<?xml version="1.0" standalone="yes"?>

<!-- ********************************************************************** -->
<!-- ******  ADSP-BF609-proc.xml                                            -->
<!-- ********************************************************************** -->
<!--                                                                        -->
<!-- Date         :   05-17-2012                                            -->
<!--                                                                        -->
<!-- Copyright (c) 2011-2012 Analog Devices, Inc.  All Rights Reserved.     -->
<!-- This software is proprietary and confidential to Analog Devices, Inc.  -->
<!-- and its licensors.                                                     -->
<!--                                                                        -->
<!-- This file was auto-generated. Do not make local changes to this file!! -->
<!--                                                                        -->
<!-- ********************************************************************** -->

<cces-proc-xml schema-version="1" name="ADSP-BF609-proc.xml">

<!-- CCES 1.0 Update 1 Version 1 -->

<version file-version="1.0.1.1"/>

<!-- ********************************************************************** -->
<!-- ******* Register set for ADSP-BF609                                    -->
<!-- ********************************************************************** -->


<!-- **************************** -->
<!-- ***  Core Register File  *** -->
<!-- **************************** -->

	<!-- *********************************************** -->
	<!-- Where to obtain the <register-core-definitions> -->
	<!-- *********************************************** -->
<register-core-file name="ADSP-EDN-core.xml" prefix="EDN"/>

	<!-- ************************ -->
	<!-- MMR register definitions -->
	<!-- ************************ -->

<register-extended-definitions>


<!-- ************* -->
<!-- ***  CNT  *** -->
<!-- ************* -->


<!-- ************** -->
<!-- ***  CNT0  *** -->
<!-- ************** -->

<register name="CNT0_CFG"                        read-address="0xFFC00400" write-address="0xFFC00400" bit-size="16" type="IO" mask="FFFF"     group="CNT0" description="CNT0 Configuration Register" />
   <register name="CNT0_CFG.INPDIS"              parent="CNT0_CFG" bit-position="15" bit-size="1" description="CUD and CDG Pin Input Disable" />
   <register name="CNT0_CFG.BNDMODE"             parent="CNT0_CFG" bit-position="12" bit-size="2" description="Boundary Register Mode" />
   <register name="CNT0_CFG.ZMZC"                parent="CNT0_CFG" bit-position="11" bit-size="1" description="CZM Zeroes Counter Enable" />
   <register name="CNT0_CFG.CNTMODE"             parent="CNT0_CFG" bit-position="8" bit-size="3" description="Counter Operating Mode" />
   <register name="CNT0_CFG.CZMINV"              parent="CNT0_CFG" bit-position="6" bit-size="1" description="CZM Pin Polarity Invert" />
   <register name="CNT0_CFG.CUDINV"              parent="CNT0_CFG" bit-position="5" bit-size="1" description="CUD Pin Polarity Invert" />
   <register name="CNT0_CFG.CDGINV"              parent="CNT0_CFG" bit-position="4" bit-size="1" description="CDG Pin Polarity Invert" />
   <register name="CNT0_CFG.DEBEN"               parent="CNT0_CFG" bit-position="1" bit-size="1" description="Debounce Enable" />
   <register name="CNT0_CFG.EN"                  parent="CNT0_CFG" bit-position="0" bit-size="1" description="Counter Enable" />
<register name="CNT0_IMSK"                       read-address="0xFFC00404" write-address="0xFFC00404" bit-size="16" type="IO" mask="FFFF"     group="CNT0" description="CNT0 Interrupt Mask Register" />
   <register name="CNT0_IMSK.CZMZ"               parent="CNT0_IMSK" bit-position="10" bit-size="1" description="Counter Zeroed by Zero Marker Interrupt Enable" />
   <register name="CNT0_IMSK.CZME"               parent="CNT0_IMSK" bit-position="9" bit-size="1" description="Zero Marker Error Interrupt Enable" />
   <register name="CNT0_IMSK.CZM"                parent="CNT0_IMSK" bit-position="8" bit-size="1" description="CZM Pin / Pushbutton Interrupt Enable" />
   <register name="CNT0_IMSK.CZERO"              parent="CNT0_IMSK" bit-position="7" bit-size="1" description="CNT_CNTR Counts To Zero Interrupt Enable" />
   <register name="CNT0_IMSK.COV15"              parent="CNT0_IMSK" bit-position="6" bit-size="1" description="Bit 15 Overflow Interrupt Enable" />
   <register name="CNT0_IMSK.COV31"              parent="CNT0_IMSK" bit-position="5" bit-size="1" description="Bit 31 Overflow Interrupt Enable" />
   <register name="CNT0_IMSK.MAXC"               parent="CNT0_IMSK" bit-position="4" bit-size="1" description="Max Count Interrupt Enable" />
   <register name="CNT0_IMSK.MINC"               parent="CNT0_IMSK" bit-position="3" bit-size="1" description="Min Count Interrupt Enable" />
   <register name="CNT0_IMSK.DC"                 parent="CNT0_IMSK" bit-position="2" bit-size="1" description="Downcount Interrupt enable" />
   <register name="CNT0_IMSK.UC"                 parent="CNT0_IMSK" bit-position="1" bit-size="1" description="Upcount Interrupt Enable" />
   <register name="CNT0_IMSK.IC"                 parent="CNT0_IMSK" bit-position="0" bit-size="1" description="Illegal Gray/Binary Code Interrupt Enable" />
<register name="CNT0_STAT"                       read-address="0xFFC00408" write-address="0xFFC00408" bit-size="16" type="IO" mask="FFFF"     group="CNT0" description="CNT0 Status Register" />
   <register name="CNT0_STAT.CZMZ"               parent="CNT0_STAT" bit-position="10" bit-size="1" description="Counter Zeroed By Zero Marker interrupt" />
   <register name="CNT0_STAT.CZME"               parent="CNT0_STAT" bit-position="9" bit-size="1" description="Zero Marker Error interrupt" />
   <register name="CNT0_STAT.CZM"                parent="CNT0_STAT" bit-position="8" bit-size="1" description="CZM Pin/Pushbutton interrupt" />
   <register name="CNT0_STAT.CZERO"              parent="CNT0_STAT" bit-position="7" bit-size="1" description="CNT_CNTR Counts To Zero interrupt" />
   <register name="CNT0_STAT.COV15"              parent="CNT0_STAT" bit-position="6" bit-size="1" description="Bit 15 overflow interrupt" />
   <register name="CNT0_STAT.COV31"              parent="CNT0_STAT" bit-position="5" bit-size="1" description="Bit 31 overflow interrupt" />
   <register name="CNT0_STAT.MAXC"               parent="CNT0_STAT" bit-position="4" bit-size="1" description="Max interrupt" />
   <register name="CNT0_STAT.MINC"               parent="CNT0_STAT" bit-position="3" bit-size="1" description="Min interrupt" />
   <register name="CNT0_STAT.DC"                 parent="CNT0_STAT" bit-position="2" bit-size="1" description="Downcount interrupt" />
   <register name="CNT0_STAT.UC"                 parent="CNT0_STAT" bit-position="1" bit-size="1" description="Upcount interrupt" />
   <register name="CNT0_STAT.IC"                 parent="CNT0_STAT" bit-position="0" bit-size="1" description="Illegal gray/binary code interrupt" />
<register name="CNT0_CMD"                        read-address="0xFFC0040C" write-address="0xFFC0040C" bit-size="16" type="IO" mask="FFFF"     group="CNT0" description="CNT0 Command Register" />
   <register name="CNT0_CMD.W1ZMONCE"            parent="CNT0_CMD" bit-position="12" bit-size="1" description="Write 1 Zero Marker Clear Once Enable" />
   <register name="CNT0_CMD.W1LMAXMIN"           parent="CNT0_CMD" bit-position="10" bit-size="1" description="Write 1 MAX copy from MIN" />
   <register name="CNT0_CMD.W1LMAXCNT"           parent="CNT0_CMD" bit-position="9" bit-size="1" description="Write 1 MAX capture from CNTR" />
   <register name="CNT0_CMD.W1LMAXZERO"          parent="CNT0_CMD" bit-position="8" bit-size="1" description="Write 1 MAX to zero" />
   <register name="CNT0_CMD.W1LMINMAX"           parent="CNT0_CMD" bit-position="7" bit-size="1" description="Write 1 MIN copy from MAX" />
   <register name="CNT0_CMD.W1LMINCNT"           parent="CNT0_CMD" bit-position="5" bit-size="1" description="Write 1 MIN capture from CNTR" />
   <register name="CNT0_CMD.W1LMINZERO"          parent="CNT0_CMD" bit-position="4" bit-size="1" description="Write 1 MIN to zero" />
   <register name="CNT0_CMD.W1LCNTMAX"           parent="CNT0_CMD" bit-position="3" bit-size="1" description="Write 1 CNTR load from MAX" />
   <register name="CNT0_CMD.W1LCNTMIN"           parent="CNT0_CMD" bit-position="2" bit-size="1" description="Write 1 CNTR load from MIN" />
   <register name="CNT0_CMD.W1LCNTZERO"          parent="CNT0_CMD" bit-position="0" bit-size="1" description="Write 1 CNTR to zero" />
<register name="CNT0_DEBNCE"                     read-address="0xFFC00410" write-address="0xFFC00410" bit-size="16" type="IO" mask="FFFF"     group="CNT0" description="CNT0 Debounce Register" />
   <register name="CNT0_DEBNCE.DPRESCALE"        parent="CNT0_DEBNCE" bit-position="0" bit-size="5" description="Debounce Prescale" />
<register name="CNT0_CNTR"                       read-address="0xFFC00414" write-address="0xFFC00414" bit-size="32" type="IO" mask="FFFFFFFF" group="CNT0" description="CNT0 Counter Register" />
<register name="CNT0_MAX"                        read-address="0xFFC00418" write-address="0xFFC00418" bit-size="32" type="IO" mask="FFFFFFFF" group="CNT0" description="CNT0 Maximum Count Register" />
<register name="CNT0_MIN"                        read-address="0xFFC0041C" write-address="0xFFC0041C" bit-size="32" type="IO" mask="FFFFFFFF" group="CNT0" description="CNT0 Minimum Count Register" />

<!-- ************* -->
<!-- ***  RSI  *** -->
<!-- ************* -->


<!-- ************** -->
<!-- ***  RSI0  *** -->
<!-- ************** -->

<register name="RSI0_CTL"                        read-address="0xFFC00604" write-address="0xFFC00604" bit-size="16" type="IO" mask="FFFF"     group="RSI0" description="RSI0 Control Register" />
   <register name="RSI0_CTL.CARDTYPE"            parent="RSI0_CTL" bit-position="13" bit-size="3" description="Type of Card" />
   <register name="RSI0_CTL.BUSWID"              parent="RSI0_CTL" bit-position="11" bit-size="2" description="Wide Bus Mode Enable" />
   <register name="RSI0_CTL.BYPASS"              parent="RSI0_CTL" bit-position="10" bit-size="1" description="Bypass clock divisor" />
   <register name="RSI0_CTL.PWRSAVE"             parent="RSI0_CTL" bit-position="9" bit-size="1" description="Power Save Enable" />
   <register name="RSI0_CTL.CLKEN"               parent="RSI0_CTL" bit-position="8" bit-size="1" description="RSI_CLK Bus Clock Enable" />
   <register name="RSI0_CTL.CLKDIV"              parent="RSI0_CTL" bit-position="0" bit-size="8" description="RSI_CLK Divisor" />
<register name="RSI0_ARG"                        read-address="0xFFC00608" write-address="0xFFC00608" bit-size="32" type="IO" mask="FFFFFFFF" group="RSI0" description="RSI0 Argument Register" />
<register name="RSI0_CMD"                        read-address="0xFFC0060C" write-address="0xFFC0060C" bit-size="16" type="IO" mask="FFFF"     group="RSI0" description="RSI0 Command Register" />
   <register name="RSI0_CMD.CHKBUSY"             parent="RSI0_CMD" bit-position="12" bit-size="1" description="Check Busy Condition" />
   <register name="RSI0_CMD.CRCDIS"              parent="RSI0_CMD" bit-position="11" bit-size="1" description="Disable CRC Check" />
   <register name="RSI0_CMD.EN"                  parent="RSI0_CMD" bit-position="10" bit-size="1" description="Command Enable" />
   <register name="RSI0_CMD.PNDEN"               parent="RSI0_CMD" bit-position="9" bit-size="1" description="Command Pending enabled" />
   <register name="RSI0_CMD.IEN"                 parent="RSI0_CMD" bit-position="8" bit-size="1" description="Command Interrupt Enabled" />
   <register name="RSI0_CMD.LRSP"                parent="RSI0_CMD" bit-position="7" bit-size="1" description="Long Response" />
   <register name="RSI0_CMD.RSP"                 parent="RSI0_CMD" bit-position="6" bit-size="1" description="Response" />
   <register name="RSI0_CMD.IDX"                 parent="RSI0_CMD" bit-position="0" bit-size="6" description="Command Index" />
<register name="RSI0_RESP_CMD"                   read-address="0xFFC00610" write-address="0xFFC00610" bit-size="16" type="IO" mask="FFFF"     group="RSI0" description="RSI0 Response Command Register" />
   <register name="RSI0_RESP_CMD.VALUE"          parent="RSI0_RESP_CMD" bit-position="0" bit-size="6" description="Response Command" />
<register name="RSI0_RESP0"                      read-address="0xFFC00614" write-address="0xFFC00614" bit-size="32" type="IO" mask="FFFFFFFF" group="RSI0" description="RSI0 Response 0 Register" />
<register name="RSI0_RESP1"                      read-address="0xFFC00618" write-address="0xFFC00618" bit-size="32" type="IO" mask="FFFFFFFF" group="RSI0" description="RSI0 Response 1 Register" />
<register name="RSI0_RESP2"                      read-address="0xFFC0061C" write-address="0xFFC0061C" bit-size="32" type="IO" mask="FFFFFFFF" group="RSI0" description="RSI0 Response 2 Register" />
<register name="RSI0_RESP3"                      read-address="0xFFC00620" write-address="0xFFC00620" bit-size="32" type="IO" mask="FFFFFFFF" group="RSI0" description="RSI0 Response 3 Register" />
<register name="RSI0_DATA_TMR"                   read-address="0xFFC00624" write-address="0xFFC00624" bit-size="32" type="IO" mask="FFFFFFFF" group="RSI0" description="RSI0 Data Timer Register" />
<register name="RSI0_DATA_LEN"                   read-address="0xFFC00628" write-address="0xFFC00628" bit-size="16" type="IO" mask="FFFF"     group="RSI0" description="RSI0 Data Length Register" />
<register name="RSI0_DATA_CTL"                   read-address="0xFFC0062C" write-address="0xFFC0062C" bit-size="16" type="IO" mask="FFFF"     group="RSI0" description="RSI0 Data Control Register" />
   <register name="RSI0_DATA_CTL.CEATAIEN"       parent="RSI0_DATA_CTL" bit-position="9" bit-size="1" description="Ceata Command Completion Interrupt Enable" />
   <register name="RSI0_DATA_CTL.CEATAMODE"      parent="RSI0_DATA_CTL" bit-position="8" bit-size="1" description="Ceata Mode enable" />
   <register name="RSI0_DATA_CTL.DMAEN"          parent="RSI0_DATA_CTL" bit-position="3" bit-size="1" description="Data Transfer DMA Enable" />
   <register name="RSI0_DATA_CTL.DATMODE"        parent="RSI0_DATA_CTL" bit-position="2" bit-size="1" description="Data Transfer Mode" />
   <register name="RSI0_DATA_CTL.DATDIR"         parent="RSI0_DATA_CTL" bit-position="1" bit-size="1" description="Data Transfer Direction" />
   <register name="RSI0_DATA_CTL.DATEN"          parent="RSI0_DATA_CTL" bit-position="0" bit-size="1" description="Data Transfer Enable" />
<register name="RSI0_DATA_CNT"                   read-address="0xFFC00630" write-address="0xFFC00630" bit-size="16" type="IO" mask="FFFF"     group="RSI0" description="RSI0 Data Count Register" />
<register name="RSI0_XFRSTAT"                    read-address="0xFFC00634" write-address="0xFFC00634" bit-size="32" type="IO" mask="FFFFFFFF" group="RSI0" description="RSI0 Status Register" />
   <register name="RSI0_XFRSTAT.RXFIFORDY"       parent="RSI0_XFRSTAT" bit-position="21" bit-size="1" description="Receive FIFO Available" />
   <register name="RSI0_XFRSTAT.TXFIFORDY"       parent="RSI0_XFRSTAT" bit-position="20" bit-size="1" description="Transmit FIFO Available" />
   <register name="RSI0_XFRSTAT.RXFIFOZERO"      parent="RSI0_XFRSTAT" bit-position="19" bit-size="1" description="Receive FIFO Empty" />
   <register name="RSI0_XFRSTAT.TXFIFOZERO"      parent="RSI0_XFRSTAT" bit-position="18" bit-size="1" description="Transmit FIFO Empty" />
   <register name="RSI0_XFRSTAT.RXFIFOFULL"      parent="RSI0_XFRSTAT" bit-position="17" bit-size="1" description="Receive FIFO Full" />
   <register name="RSI0_XFRSTAT.TXFIFOFULL"      parent="RSI0_XFRSTAT" bit-position="16" bit-size="1" description="Transmit FIFO Full" />
   <register name="RSI0_XFRSTAT.RXFIFOSTAT"      parent="RSI0_XFRSTAT" bit-position="15" bit-size="1" description="Receive FIFO Status" />
   <register name="RSI0_XFRSTAT.TXFIFOSTAT"      parent="RSI0_XFRSTAT" bit-position="14" bit-size="1" description="Transmit FIFO Status" />
   <register name="RSI0_XFRSTAT.RXACT"           parent="RSI0_XFRSTAT" bit-position="13" bit-size="1" description="Receive Active" />
   <register name="RSI0_XFRSTAT.TXACT"           parent="RSI0_XFRSTAT" bit-position="12" bit-size="1" description="Transmit Active" />
   <register name="RSI0_XFRSTAT.CMDACT"          parent="RSI0_XFRSTAT" bit-position="11" bit-size="1" description="Command Active" />
   <register name="RSI0_XFRSTAT.DATBLKEND"       parent="RSI0_XFRSTAT" bit-position="10" bit-size="1" description="Data Block End" />
   <register name="RSI0_XFRSTAT.SBITERR"         parent="RSI0_XFRSTAT" bit-position="9" bit-size="1" description="Start Bit Error" />
   <register name="RSI0_XFRSTAT.DATEND"          parent="RSI0_XFRSTAT" bit-position="8" bit-size="1" description="Data End" />
   <register name="RSI0_XFRSTAT.CMDSENT"         parent="RSI0_XFRSTAT" bit-position="7" bit-size="1" description="Command Sent" />
   <register name="RSI0_XFRSTAT.RESPEND"         parent="RSI0_XFRSTAT" bit-position="6" bit-size="1" description="Command Response End" />
   <register name="RSI0_XFRSTAT.RXOVER"          parent="RSI0_XFRSTAT" bit-position="5" bit-size="1" description="Receive Over run" />
   <register name="RSI0_XFRSTAT.TXUNDR"          parent="RSI0_XFRSTAT" bit-position="4" bit-size="1" description="Transmit Under run" />
   <register name="RSI0_XFRSTAT.DATTO"           parent="RSI0_XFRSTAT" bit-position="3" bit-size="1" description="Data Timeout" />
   <register name="RSI0_XFRSTAT.CMDTO"           parent="RSI0_XFRSTAT" bit-position="2" bit-size="1" description="CMD Timeout" />
   <register name="RSI0_XFRSTAT.DATCRCFAIL"      parent="RSI0_XFRSTAT" bit-position="1" bit-size="1" description="Data CRC Fail" />
   <register name="RSI0_XFRSTAT.CMDCRCFAIL"      parent="RSI0_XFRSTAT" bit-position="0" bit-size="1" description="CMD CRC Fail" />
<register name="RSI0_XFRSTAT_CLR"                read-address="0xFFC00638" write-address="0xFFC00638" bit-size="16" type="IO" mask="FFFF"     group="RSI0" description="RSI0 Status Clear Register" />
   <register name="RSI0_XFRSTAT_CLR.DATBLKEND"   parent="RSI0_XFRSTAT_CLR" bit-position="10" bit-size="1" description="Data Block End Status" />
   <register name="RSI0_XFRSTAT_CLR.STRTBITERR"  parent="RSI0_XFRSTAT_CLR" bit-position="9" bit-size="1" description="Start Bit Error Status" />
   <register name="RSI0_XFRSTAT_CLR.DATEND"      parent="RSI0_XFRSTAT_CLR" bit-position="8" bit-size="1" description="Data End Status" />
   <register name="RSI0_XFRSTAT_CLR.CMDSENT"     parent="RSI0_XFRSTAT_CLR" bit-position="7" bit-size="1" description="Command Sent Status" />
   <register name="RSI0_XFRSTAT_CLR.RESPEND"     parent="RSI0_XFRSTAT_CLR" bit-position="6" bit-size="1" description="Command Response End Status" />
   <register name="RSI0_XFRSTAT_CLR.RXOVER"      parent="RSI0_XFRSTAT_CLR" bit-position="5" bit-size="1" description="Receive Over run Status" />
   <register name="RSI0_XFRSTAT_CLR.TXUNDR"      parent="RSI0_XFRSTAT_CLR" bit-position="4" bit-size="1" description="Transmit Under run Status" />
   <register name="RSI0_XFRSTAT_CLR.DATTO"       parent="RSI0_XFRSTAT_CLR" bit-position="3" bit-size="1" description="Data Timeout Status" />
   <register name="RSI0_XFRSTAT_CLR.CMDTO"       parent="RSI0_XFRSTAT_CLR" bit-position="2" bit-size="1" description="CMD Timeout Status" />
   <register name="RSI0_XFRSTAT_CLR.DATCRCFAIL"  parent="RSI0_XFRSTAT_CLR" bit-position="1" bit-size="1" description="Data CRC Fail Status" />
   <register name="RSI0_XFRSTAT_CLR.CMDCRCFAIL"  parent="RSI0_XFRSTAT_CLR" bit-position="0" bit-size="1" description="CMD CRC Fail Status" />
<register name="RSI0_XFR_IMSK0"                  read-address="0xFFC0063C" write-address="0xFFC0063C" bit-size="32" type="IO" mask="FFFFFFFF" group="RSI0" description="RSI0 Interrupt 0 Mask Register" />
   <register name="RSI0_XFR_IMSK0.RXFIFORDY"     parent="RSI0_XFR_IMSK0" bit-position="21" bit-size="1" description="Enable Interrupt for Receive FIFO Available" />
   <register name="RSI0_XFR_IMSK0.TXFIFORDY"     parent="RSI0_XFR_IMSK0" bit-position="20" bit-size="1" description="Enable Interrupt for Transmit FIFO Available" />
   <register name="RSI0_XFR_IMSK0.RXFIFOZERO"    parent="RSI0_XFR_IMSK0" bit-position="19" bit-size="1" description="Enable Interrupt for Receive FIFO Empty" />
   <register name="RSI0_XFR_IMSK0.TXFIFOZERO"    parent="RSI0_XFR_IMSK0" bit-position="18" bit-size="1" description="Enable Interrupt for Transmit FIFO Empty" />
   <register name="RSI0_XFR_IMSK0.RXFIFOFULL"    parent="RSI0_XFR_IMSK0" bit-position="17" bit-size="1" description="Enable Interrupt for Receive FIFO Full" />
   <register name="RSI0_XFR_IMSK0.TXFIFOFULL"    parent="RSI0_XFR_IMSK0" bit-position="16" bit-size="1" description="Enable Interrupt for Transmit FIFO Full" />
   <register name="RSI0_XFR_IMSK0.RXFIFOSTAT"    parent="RSI0_XFR_IMSK0" bit-position="15" bit-size="1" description="Enable Interrupt for Receive FIFO Status" />
   <register name="RSI0_XFR_IMSK0.TXFIFOSTAT"    parent="RSI0_XFR_IMSK0" bit-position="14" bit-size="1" description="Enable Interrupt for Transmit FIFO Status" />
   <register name="RSI0_XFR_IMSK0.RXACT"         parent="RSI0_XFR_IMSK0" bit-position="13" bit-size="1" description="Enable Interrupt for Receive Active" />
   <register name="RSI0_XFR_IMSK0.TXACT"         parent="RSI0_XFR_IMSK0" bit-position="12" bit-size="1" description="Enable Interrupt for Transmit Active" />
   <register name="RSI0_XFR_IMSK0.CMDACT"        parent="RSI0_XFR_IMSK0" bit-position="11" bit-size="1" description="Enable Interrupt for Command Active" />
   <register name="RSI0_XFR_IMSK0.DATBLKEND"     parent="RSI0_XFR_IMSK0" bit-position="10" bit-size="1" description="Enable Interrupt for Data Block End" />
   <register name="RSI0_XFR_IMSK0.STRTBITERR"    parent="RSI0_XFR_IMSK0" bit-position="9" bit-size="1" description="Enable Interrupt for Start Bit Error" />
   <register name="RSI0_XFR_IMSK0.DATEND"        parent="RSI0_XFR_IMSK0" bit-position="8" bit-size="1" description="Enable Interrupt for Data End" />
   <register name="RSI0_XFR_IMSK0.CMDSENT"       parent="RSI0_XFR_IMSK0" bit-position="7" bit-size="1" description="Enable Interrupt for Command Sent" />
   <register name="RSI0_XFR_IMSK0.RESPEND"       parent="RSI0_XFR_IMSK0" bit-position="6" bit-size="1" description="Enable Interrupt for Command Response End" />
   <register name="RSI0_XFR_IMSK0.RXOVER"        parent="RSI0_XFR_IMSK0" bit-position="5" bit-size="1" description="Enable Interrupt for Receive Over run" />
   <register name="RSI0_XFR_IMSK0.TXUNDR"        parent="RSI0_XFR_IMSK0" bit-position="4" bit-size="1" description="Enable Interrupt for Transmit Under run" />
   <register name="RSI0_XFR_IMSK0.DATTO"         parent="RSI0_XFR_IMSK0" bit-position="3" bit-size="1" description="Enable Interrupt for Data Timeout" />
   <register name="RSI0_XFR_IMSK0.CMDTO"         parent="RSI0_XFR_IMSK0" bit-position="2" bit-size="1" description="Enable Interrupt for CMD Timeout" />
   <register name="RSI0_XFR_IMSK0.DATCRCFAIL"    parent="RSI0_XFR_IMSK0" bit-position="1" bit-size="1" description="Enable Interrupt for Data CRC Fail" />
   <register name="RSI0_XFR_IMSK0.CMDCRCFAIL"    parent="RSI0_XFR_IMSK0" bit-position="0" bit-size="1" description="Enable Interrupt for CMD CRC Fail" />
<register name="RSI0_XFR_IMSK1"                  read-address="0xFFC00640" write-address="0xFFC00640" bit-size="32" type="IO" mask="FFFFFFFF" group="RSI0" description="RSI0 Interrupt 1 Mask Register" />
   <register name="RSI0_XFR_IMSK1.RXFIFORDY"     parent="RSI0_XFR_IMSK1" bit-position="21" bit-size="1" description="Enable Interrupt for Receive FIFO Available" />
   <register name="RSI0_XFR_IMSK1.TXFIFORDY"     parent="RSI0_XFR_IMSK1" bit-position="20" bit-size="1" description="Enable Interrupt for Transmit FIFO Available" />
   <register name="RSI0_XFR_IMSK1.RXFIFOZERO"    parent="RSI0_XFR_IMSK1" bit-position="19" bit-size="1" description="Enable Interrupt for Receive FIFO Empty" />
   <register name="RSI0_XFR_IMSK1.TXFIFOZERO"    parent="RSI0_XFR_IMSK1" bit-position="18" bit-size="1" description="Enable Interrupt for Transmit FIFO Empty" />
   <register name="RSI0_XFR_IMSK1.RXFIFOFULL"    parent="RSI0_XFR_IMSK1" bit-position="17" bit-size="1" description="Enable Interrupt for Receive FIFO Full" />
   <register name="RSI0_XFR_IMSK1.TXFIFOFULL"    parent="RSI0_XFR_IMSK1" bit-position="16" bit-size="1" description="Enable Interrupt for Transmit FIFO Full" />
   <register name="RSI0_XFR_IMSK1.RXFIFOSTAT"    parent="RSI0_XFR_IMSK1" bit-position="15" bit-size="1" description="Enable Interrupt for Receive FIFO Status" />
   <register name="RSI0_XFR_IMSK1.TXFIFOSTAT"    parent="RSI0_XFR_IMSK1" bit-position="14" bit-size="1" description="Enable Interrupt for Transmit FIFO Status" />
   <register name="RSI0_XFR_IMSK1.RXACT"         parent="RSI0_XFR_IMSK1" bit-position="13" bit-size="1" description="Enable Interrupt for Receive Active" />
   <register name="RSI0_XFR_IMSK1.TXACT"         parent="RSI0_XFR_IMSK1" bit-position="12" bit-size="1" description="Enable Interrupt for Transmit Active" />
   <register name="RSI0_XFR_IMSK1.CMDACT"        parent="RSI0_XFR_IMSK1" bit-position="11" bit-size="1" description="Enable Interrupt for Command Active" />
   <register name="RSI0_XFR_IMSK1.DATBLKEND"     parent="RSI0_XFR_IMSK1" bit-position="10" bit-size="1" description="Enable Interrupt for Data Block End" />
   <register name="RSI0_XFR_IMSK1.STRTBITERR"    parent="RSI0_XFR_IMSK1" bit-position="9" bit-size="1" description="Enable Interrupt for Start Bit Error" />
   <register name="RSI0_XFR_IMSK1.DATEND"        parent="RSI0_XFR_IMSK1" bit-position="8" bit-size="1" description="Enable Interrupt for Data End" />
   <register name="RSI0_XFR_IMSK1.CMDSENT"       parent="RSI0_XFR_IMSK1" bit-position="7" bit-size="1" description="Enable Interrupt for Command Sent" />
   <register name="RSI0_XFR_IMSK1.RESPEND"       parent="RSI0_XFR_IMSK1" bit-position="6" bit-size="1" description="Enable Interrupt for Command Response End" />
   <register name="RSI0_XFR_IMSK1.RXOVER"        parent="RSI0_XFR_IMSK1" bit-position="5" bit-size="1" description="Enable Interrupt for Receive Over run" />
   <register name="RSI0_XFR_IMSK1.TXUNDR"        parent="RSI0_XFR_IMSK1" bit-position="4" bit-size="1" description="Enable Interrupt for Transmit Under run" />
   <register name="RSI0_XFR_IMSK1.DATTO"         parent="RSI0_XFR_IMSK1" bit-position="3" bit-size="1" description="Enable Interrupt for Data Timeout" />
   <register name="RSI0_XFR_IMSK1.CMDTO"         parent="RSI0_XFR_IMSK1" bit-position="2" bit-size="1" description="Enable Interrupt for CMD Timeout" />
   <register name="RSI0_XFR_IMSK1.DATCRCFAIL"    parent="RSI0_XFR_IMSK1" bit-position="1" bit-size="1" description="Enable Interrupt for Data CRC Fail" />
   <register name="RSI0_XFR_IMSK1.CMDCRCFAIL"    parent="RSI0_XFR_IMSK1" bit-position="0" bit-size="1" description="Enable Interrupt for CMD CRC Fail" />
<register name="RSI0_FIFO_CNT"                   read-address="0xFFC00648" write-address="0xFFC00648" bit-size="16" type="IO" mask="FFFF"     group="RSI0" description="RSI0 FIFO Counter Register" />
   <register name="RSI0_FIFO_CNT.VALUE"          parent="RSI0_FIFO_CNT" bit-position="0" bit-size="15" description="FIFO Count" />
<register name="RSI0_CEATA"                      read-address="0xFFC0064C" write-address="0xFFC0064C" bit-size="32" type="IO" mask="FFFFFFFF" group="RSI0" description="RSI0 This register contains bit to dis CCS gen" />
   <register name="RSI0_CEATA.INT_DIS"           parent="RSI0_CEATA" bit-position="0" bit-size="1" description="CEATA Disable Interrupt" />
<register name="RSI0_BOOT_TCNTR"                 read-address="0xFFC00650" write-address="0xFFC00650" bit-size="16" type="IO" mask="FFFF"     group="RSI0" description="RSI0 Boot Timing Counter Register" />
   <register name="RSI0_BOOT_TCNTR.HOLD"         parent="RSI0_BOOT_TCNTR" bit-position="8" bit-size="8" description="Boot Hold Time" />
   <register name="RSI0_BOOT_TCNTR.SETUP"        parent="RSI0_BOOT_TCNTR" bit-position="0" bit-size="8" description="Boot Setup Time" />
<register name="RSI0_BACK_TOUT"                  read-address="0xFFC00654" write-address="0xFFC00654" bit-size="32" type="IO" mask="FFFFFFFF" group="RSI0" description="RSI0 Boot Acknowledge Timeout Register" />
<register name="RSI0_SLP_WKUP_TOUT"              read-address="0xFFC00658" write-address="0xFFC00658" bit-size="32" type="IO" mask="FFFFFFFF" group="RSI0" description="RSI0 Sleep Wakeup Timeout Register" />
<register name="RSI0_BLKSZ"                      read-address="0xFFC0065C" write-address="0xFFC0065C" bit-size="16" type="IO" mask="FFFF"     group="RSI0" description="RSI0 Block Size Register" />
   <register name="RSI0_BLKSZ.VALUE"             parent="RSI0_BLKSZ" bit-position="0" bit-size="13" description="Size of Each Block of Data" />
<register name="RSI0_FIFO"                       read-address="0xFFC00680" write-address="0xFFC00680" bit-size="32" type="IO" mask="FFFFFFFF" group="RSI0" description="RSI0 Data FIFO Register" />
<register name="RSI0_STAT0"                      read-address="0xFFC006C0" write-address="0xFFC006C0" bit-size="32" type="IO" mask="FFFFFFFF" group="RSI0" description="RSI0 Exception Status Register" />
   <register name="RSI0_STAT0.BUSYMODE"          parent="RSI0_STAT0" bit-position="31" bit-size="1" description="Card is in Busy mode" />
   <register name="RSI0_STAT0.SLPMODE"           parent="RSI0_STAT0" bit-position="30" bit-size="1" description="Card in Sleep Mode" />
   <register name="RSI0_STAT0.CARDRDY"           parent="RSI0_STAT0" bit-position="17" bit-size="1" description="Card Ready" />
   <register name="RSI0_STAT0.SLPWKPTOUT"        parent="RSI0_STAT0" bit-position="16" bit-size="1" description="Sleep Wakeup Timer Expired" />
   <register name="RSI0_STAT0.WKPDONE"           parent="RSI0_STAT0" bit-position="15" bit-size="1" description="Card Entered Standby state" />
   <register name="RSI0_STAT0.SLPDONE"           parent="RSI0_STAT0" bit-position="14" bit-size="1" description="Card Entered Sleep State" />
   <register name="RSI0_STAT0.BACKDONE"          parent="RSI0_STAT0" bit-position="13" bit-size="1" description="Correct Boot Ack is received" />
   <register name="RSI0_STAT0.BACKBAD"           parent="RSI0_STAT0" bit-position="12" bit-size="1" description="Boot Ack received is corrupted" />
   <register name="RSI0_STAT0.BACKTO"            parent="RSI0_STAT0" bit-position="11" bit-size="1" description="Boot Acknowledge Timeout" />
   <register name="RSI0_STAT0.BDATTO"            parent="RSI0_STAT0" bit-position="10" bit-size="1" description="Boot Data Timeout" />
   <register name="RSI0_STAT0.BHOLDEXP"          parent="RSI0_STAT0" bit-position="9" bit-size="1" description="Boot Hold Time Expiry" />
   <register name="RSI0_STAT0.BSETUPEXP"         parent="RSI0_STAT0" bit-position="8" bit-size="1" description="Boot Setup Time Expiry" />
   <register name="RSI0_STAT0.CEATAINT"          parent="RSI0_STAT0" bit-position="5" bit-size="1" description="CEATA Interrupt" />
   <register name="RSI0_STAT0.SDCARD"            parent="RSI0_STAT0" bit-position="4" bit-size="1" description="SD Card Detected" />
   <register name="RSI0_STAT0.SDIOINT"           parent="RSI0_STAT0" bit-position="1" bit-size="1" description="SDIO Interrupt" />
<register name="RSI0_IMSK0"                      read-address="0xFFC006C4" write-address="0xFFC006C4" bit-size="32" type="IO" mask="FFFFFFFF" group="RSI0" description="RSI0 Exception Mask Register" />
   <register name="RSI0_IMSK0.CARDRDY"           parent="RSI0_IMSK0" bit-position="17" bit-size="1" description="Mask Interrupt for Card Ready" />
   <register name="RSI0_IMSK0.SLPWKPTOUT"        parent="RSI0_IMSK0" bit-position="16" bit-size="1" description="Mask Interrupt for Sleep Wakeup Timer Expired" />
   <register name="RSI0_IMSK0.WKPDONE"           parent="RSI0_IMSK0" bit-position="15" bit-size="1" description="Mask Interrupt for Card Entered Standby state" />
   <register name="RSI0_IMSK0.SLPDONE"           parent="RSI0_IMSK0" bit-position="14" bit-size="1" description="Mask Interrupt for Card Entered Sleep State" />
   <register name="RSI0_IMSK0.BACKDONE"          parent="RSI0_IMSK0" bit-position="13" bit-size="1" description="Mask Interrupt for Correct Boot Ack is received" />
   <register name="RSI0_IMSK0.BACKBAD"           parent="RSI0_IMSK0" bit-position="12" bit-size="1" description="Mask Interrupt for Boot Ack received is corrupted" />
   <register name="RSI0_IMSK0.BACKTO"            parent="RSI0_IMSK0" bit-position="11" bit-size="1" description="Mask Interrupt for Boot Acknowledge Timeout" />
   <register name="RSI0_IMSK0.BDATTO"            parent="RSI0_IMSK0" bit-position="10" bit-size="1" description="Mask Interrupt for Boot Data Timeout" />
   <register name="RSI0_IMSK0.BHOLDEXP"          parent="RSI0_IMSK0" bit-position="9" bit-size="1" description="Mask Interrupt for Boot Hold Time Expiry" />
   <register name="RSI0_IMSK0.BSETUPEXP"         parent="RSI0_IMSK0" bit-position="8" bit-size="1" description="Mask Interrupt for Boot Setup Time Expiry" />
   <register name="RSI0_IMSK0.CEATAINT"          parent="RSI0_IMSK0" bit-position="5" bit-size="1" description="Mask CEATA Interrupt" />
   <register name="RSI0_IMSK0.SDCARD"            parent="RSI0_IMSK0" bit-position="4" bit-size="1" description="Mask Interrupt for SD Card Detected" />
   <register name="RSI0_IMSK0.SDIOINT"           parent="RSI0_IMSK0" bit-position="1" bit-size="1" description="Mask SDIO Interrupt" />
<register name="RSI0_CFG"                        read-address="0xFFC006C8" write-address="0xFFC006C8" bit-size="16" type="IO" mask="FFFF"     group="RSI0" description="RSI0 Configuration Register" />
   <register name="RSI0_CFG.BACKEN"              parent="RSI0_CFG" bit-position="14" bit-size="1" description="Boot Acknowledge enabled" />
   <register name="RSI0_CFG.MMCBMODE"            parent="RSI0_CFG" bit-position="13" bit-size="1" description="MMC Boot Mode select" />
   <register name="RSI0_CFG.MMCBEN"              parent="RSI0_CFG" bit-position="12" bit-size="1" description="MMC Boot Enabled" />
   <register name="RSI0_CFG.OPENDRAIN"           parent="RSI0_CFG" bit-position="11" bit-size="1" description="MC_CMD Output Control" />
   <register name="RSI0_CFG.PWRON"               parent="RSI0_CFG" bit-position="9" bit-size="2" description="11 - RSI Enabled" />
   <register name="RSI0_CFG.IEBYPDIS"            parent="RSI0_CFG" bit-position="8" bit-size="1" description="Disabled IE Bypass" />
   <register name="RSI0_CFG.DAT3PUP"             parent="RSI0_CFG" bit-position="6" bit-size="1" description="Pull-Up SD_DAT3" />
   <register name="RSI0_CFG.DATPUP"              parent="RSI0_CFG" bit-position="5" bit-size="1" description="Pull-Up SD_DAT" />
   <register name="RSI0_CFG.RST"                 parent="RSI0_CFG" bit-position="4" bit-size="1" description="SDMMC Reset" />
   <register name="RSI0_CFG.MWINEN"              parent="RSI0_CFG" bit-position="3" bit-size="1" description="Moving Window Enable" />
   <register name="RSI0_CFG.SD4EN"               parent="RSI0_CFG" bit-position="2" bit-size="1" description="SDIO 4-Bit Enable" />
   <register name="RSI0_CFG.CLKSEN"              parent="RSI0_CFG" bit-position="0" bit-size="1" description="Clocks Enable" />
<register name="RSI0_RD_WAIT"                    read-address="0xFFC006CC" write-address="0xFFC006CC" bit-size="16" type="IO" mask="FFFF"     group="RSI0" description="RSI0 Read Wait Enable Register" />
   <register name="RSI0_RD_WAIT.REQUEST"         parent="RSI0_RD_WAIT" bit-position="0" bit-size="1" description="Read Wait Request" />
<register name="RSI0_PID0"                       read-address="0xFFC006D0" write-address="0xFFC006D0" bit-size="32" type="IO" mask="FFFFFFFF" group="RSI0" description="RSI0 Peripheral Identification Register" />
   <register name="RSI0_PID0.VALUE"              parent="RSI0_PID0" bit-position="0" bit-size="8" description="Peripheral Identification" />
<register name="RSI0_PID1"                       read-address="0xFFC006D4" write-address="0xFFC006D4" bit-size="32" type="IO" mask="FFFFFFFF" group="RSI0" description="RSI0 Peripheral Identification Register" />
   <register name="RSI0_PID1.VALUE"              parent="RSI0_PID1" bit-position="0" bit-size="8" description="Peripheral Identification" />
<register name="RSI0_PID2"                       read-address="0xFFC006D8" write-address="0xFFC006D8" bit-size="32" type="IO" mask="FFFFFFFF" group="RSI0" description="RSI0 Peripheral Identification Register" />
   <register name="RSI0_PID2.VALUE"              parent="RSI0_PID2" bit-position="0" bit-size="8" description="Peripheral Identification" />
<register name="RSI0_PID3"                       read-address="0xFFC006DC" write-address="0xFFC006DC" bit-size="32" type="IO" mask="FFFFFFFF" group="RSI0" description="RSI0 Peripheral Identification Register" />
   <register name="RSI0_PID3.VALUE"              parent="RSI0_PID3" bit-position="0" bit-size="8" description="Peripheral Identification" />

<!-- ********************************* -->
<!-- ***  Controller Area Network  *** -->
<!-- ********************************* -->


<!-- ************** -->
<!-- ***  CAN0  *** -->
<!-- ************** -->

<register name="CAN0_MC1"                        read-address="0xFFC00A00" write-address="0xFFC00A00" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Configuration 1 Register" />
   <register name="CAN0_MC1.MB15"                parent="CAN0_MC1" bit-position="15" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC1.MB14"                parent="CAN0_MC1" bit-position="14" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC1.MB13"                parent="CAN0_MC1" bit-position="13" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC1.MB12"                parent="CAN0_MC1" bit-position="12" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC1.MB11"                parent="CAN0_MC1" bit-position="11" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC1.MB10"                parent="CAN0_MC1" bit-position="10" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC1.MB09"                parent="CAN0_MC1" bit-position="9" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC1.MB08"                parent="CAN0_MC1" bit-position="8" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC1.MB07"                parent="CAN0_MC1" bit-position="7" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC1.MB06"                parent="CAN0_MC1" bit-position="6" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC1.MB05"                parent="CAN0_MC1" bit-position="5" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC1.MB04"                parent="CAN0_MC1" bit-position="4" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC1.MB03"                parent="CAN0_MC1" bit-position="3" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC1.MB02"                parent="CAN0_MC1" bit-position="2" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC1.MB01"                parent="CAN0_MC1" bit-position="1" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC1.MB00"                parent="CAN0_MC1" bit-position="0" bit-size="1" description="Mailbox n Enable/Disable" />
<register name="CAN0_MD1"                        read-address="0xFFC00A04" write-address="0xFFC00A04" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Direction 1 Register" />
   <register name="CAN0_MD1.MB15"                parent="CAN0_MD1" bit-position="15" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD1.MB14"                parent="CAN0_MD1" bit-position="14" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD1.MB13"                parent="CAN0_MD1" bit-position="13" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD1.MB12"                parent="CAN0_MD1" bit-position="12" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD1.MB11"                parent="CAN0_MD1" bit-position="11" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD1.MB10"                parent="CAN0_MD1" bit-position="10" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD1.MB09"                parent="CAN0_MD1" bit-position="9" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD1.MB08"                parent="CAN0_MD1" bit-position="8" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD1.MB07"                parent="CAN0_MD1" bit-position="7" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD1.MB06"                parent="CAN0_MD1" bit-position="6" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD1.MB05"                parent="CAN0_MD1" bit-position="5" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD1.MB04"                parent="CAN0_MD1" bit-position="4" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD1.MB03"                parent="CAN0_MD1" bit-position="3" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD1.MB02"                parent="CAN0_MD1" bit-position="2" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD1.MB01"                parent="CAN0_MD1" bit-position="1" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD1.MB00"                parent="CAN0_MD1" bit-position="0" bit-size="1" description="Mailbox n Transmit/Receive" />
<register name="CAN0_TRS1"                       read-address="0xFFC00A08" write-address="0xFFC00A08" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Transmission Request Set 1 Register" />
   <register name="CAN0_TRS1.MB15"               parent="CAN0_TRS1" bit-position="15" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS1.MB14"               parent="CAN0_TRS1" bit-position="14" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS1.MB13"               parent="CAN0_TRS1" bit-position="13" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS1.MB12"               parent="CAN0_TRS1" bit-position="12" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS1.MB11"               parent="CAN0_TRS1" bit-position="11" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS1.MB10"               parent="CAN0_TRS1" bit-position="10" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS1.MB09"               parent="CAN0_TRS1" bit-position="9" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS1.MB08"               parent="CAN0_TRS1" bit-position="8" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS1.MB07"               parent="CAN0_TRS1" bit-position="7" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS1.MB06"               parent="CAN0_TRS1" bit-position="6" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS1.MB05"               parent="CAN0_TRS1" bit-position="5" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS1.MB04"               parent="CAN0_TRS1" bit-position="4" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS1.MB03"               parent="CAN0_TRS1" bit-position="3" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS1.MB02"               parent="CAN0_TRS1" bit-position="2" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS1.MB01"               parent="CAN0_TRS1" bit-position="1" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS1.MB00"               parent="CAN0_TRS1" bit-position="0" bit-size="1" description="Mailbox n Transmit Request" />
<register name="CAN0_TRR1"                       read-address="0xFFC00A0C" write-address="0xFFC00A0C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Transmission Request Reset 1 Register" />
   <register name="CAN0_TRR1.MB15"               parent="CAN0_TRR1" bit-position="15" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR1.MB14"               parent="CAN0_TRR1" bit-position="14" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR1.MB13"               parent="CAN0_TRR1" bit-position="13" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR1.MB12"               parent="CAN0_TRR1" bit-position="12" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR1.MB11"               parent="CAN0_TRR1" bit-position="11" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR1.MB10"               parent="CAN0_TRR1" bit-position="10" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR1.MB09"               parent="CAN0_TRR1" bit-position="9" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR1.MB08"               parent="CAN0_TRR1" bit-position="8" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR1.MB07"               parent="CAN0_TRR1" bit-position="7" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR1.MB06"               parent="CAN0_TRR1" bit-position="6" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR1.MB05"               parent="CAN0_TRR1" bit-position="5" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR1.MB04"               parent="CAN0_TRR1" bit-position="4" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR1.MB03"               parent="CAN0_TRR1" bit-position="3" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR1.MB02"               parent="CAN0_TRR1" bit-position="2" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR1.MB01"               parent="CAN0_TRR1" bit-position="1" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR1.MB00"               parent="CAN0_TRR1" bit-position="0" bit-size="1" description="Mailbox n Transmit Abort" />
<register name="CAN0_TA1"                        read-address="0xFFC00A10" write-address="0xFFC00A10" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Transmission Acknowledge 1 Register" />
   <register name="CAN0_TA1.MB15"                parent="CAN0_TA1" bit-position="15" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA1.MB14"                parent="CAN0_TA1" bit-position="14" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA1.MB13"                parent="CAN0_TA1" bit-position="13" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA1.MB12"                parent="CAN0_TA1" bit-position="12" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA1.MB11"                parent="CAN0_TA1" bit-position="11" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA1.MB10"                parent="CAN0_TA1" bit-position="10" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA1.MB09"                parent="CAN0_TA1" bit-position="9" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA1.MB08"                parent="CAN0_TA1" bit-position="8" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA1.MB07"                parent="CAN0_TA1" bit-position="7" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA1.MB06"                parent="CAN0_TA1" bit-position="6" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA1.MB05"                parent="CAN0_TA1" bit-position="5" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA1.MB04"                parent="CAN0_TA1" bit-position="4" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA1.MB03"                parent="CAN0_TA1" bit-position="3" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA1.MB02"                parent="CAN0_TA1" bit-position="2" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA1.MB01"                parent="CAN0_TA1" bit-position="1" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA1.MB00"                parent="CAN0_TA1" bit-position="0" bit-size="1" description="Mailbox n Transmit Acknowledge" />
<register name="CAN0_AA1"                        read-address="0xFFC00A14" write-address="0xFFC00A14" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Abort Acknowledge 1 Register" />
   <register name="CAN0_AA1.MB15"                parent="CAN0_AA1" bit-position="15" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA1.MB14"                parent="CAN0_AA1" bit-position="14" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA1.MB13"                parent="CAN0_AA1" bit-position="13" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA1.MB12"                parent="CAN0_AA1" bit-position="12" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA1.MB11"                parent="CAN0_AA1" bit-position="11" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA1.MB10"                parent="CAN0_AA1" bit-position="10" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA1.MB09"                parent="CAN0_AA1" bit-position="9" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA1.MB08"                parent="CAN0_AA1" bit-position="8" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA1.MB07"                parent="CAN0_AA1" bit-position="7" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA1.MB06"                parent="CAN0_AA1" bit-position="6" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA1.MB05"                parent="CAN0_AA1" bit-position="5" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA1.MB04"                parent="CAN0_AA1" bit-position="4" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA1.MB03"                parent="CAN0_AA1" bit-position="3" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA1.MB02"                parent="CAN0_AA1" bit-position="2" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA1.MB01"                parent="CAN0_AA1" bit-position="1" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA1.MB00"                parent="CAN0_AA1" bit-position="0" bit-size="1" description="Mailbox n Abort Acknowledge" />
<register name="CAN0_RMP1"                       read-address="0xFFC00A18" write-address="0xFFC00A18" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Receive Message Pending 1 Register" />
   <register name="CAN0_RMP1.MB15"               parent="CAN0_RMP1" bit-position="15" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP1.MB14"               parent="CAN0_RMP1" bit-position="14" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP1.MB13"               parent="CAN0_RMP1" bit-position="13" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP1.MB12"               parent="CAN0_RMP1" bit-position="12" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP1.MB11"               parent="CAN0_RMP1" bit-position="11" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP1.MB10"               parent="CAN0_RMP1" bit-position="10" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP1.MB09"               parent="CAN0_RMP1" bit-position="9" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP1.MB08"               parent="CAN0_RMP1" bit-position="8" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP1.MB07"               parent="CAN0_RMP1" bit-position="7" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP1.MB06"               parent="CAN0_RMP1" bit-position="6" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP1.MB05"               parent="CAN0_RMP1" bit-position="5" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP1.MB04"               parent="CAN0_RMP1" bit-position="4" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP1.MB03"               parent="CAN0_RMP1" bit-position="3" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP1.MB02"               parent="CAN0_RMP1" bit-position="2" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP1.MB01"               parent="CAN0_RMP1" bit-position="1" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP1.MB00"               parent="CAN0_RMP1" bit-position="0" bit-size="1" description="Mailbox n Message Pending" />
<register name="CAN0_RML1"                       read-address="0xFFC00A1C" write-address="0xFFC00A1C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Receive Message Lost 1 Register" />
   <register name="CAN0_RML1.MB15"               parent="CAN0_RML1" bit-position="15" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML1.MB14"               parent="CAN0_RML1" bit-position="14" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML1.MB13"               parent="CAN0_RML1" bit-position="13" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML1.MB12"               parent="CAN0_RML1" bit-position="12" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML1.MB11"               parent="CAN0_RML1" bit-position="11" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML1.MB10"               parent="CAN0_RML1" bit-position="10" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML1.MB09"               parent="CAN0_RML1" bit-position="9" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML1.MB08"               parent="CAN0_RML1" bit-position="8" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML1.MB07"               parent="CAN0_RML1" bit-position="7" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML1.MB06"               parent="CAN0_RML1" bit-position="6" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML1.MB05"               parent="CAN0_RML1" bit-position="5" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML1.MB04"               parent="CAN0_RML1" bit-position="4" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML1.MB03"               parent="CAN0_RML1" bit-position="3" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML1.MB02"               parent="CAN0_RML1" bit-position="2" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML1.MB01"               parent="CAN0_RML1" bit-position="1" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML1.MB00"               parent="CAN0_RML1" bit-position="0" bit-size="1" description="Mailbox n Message Lost" />
<register name="CAN0_MBTIF1"                     read-address="0xFFC00A20" write-address="0xFFC00A20" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Transmit Interrupt Flag 1 Register" />
   <register name="CAN0_MBTIF1.MB15"             parent="CAN0_MBTIF1" bit-position="15" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF1.MB14"             parent="CAN0_MBTIF1" bit-position="14" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF1.MB13"             parent="CAN0_MBTIF1" bit-position="13" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF1.MB12"             parent="CAN0_MBTIF1" bit-position="12" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF1.MB11"             parent="CAN0_MBTIF1" bit-position="11" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF1.MB10"             parent="CAN0_MBTIF1" bit-position="10" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF1.MB09"             parent="CAN0_MBTIF1" bit-position="9" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF1.MB08"             parent="CAN0_MBTIF1" bit-position="8" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF1.MB07"             parent="CAN0_MBTIF1" bit-position="7" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF1.MB06"             parent="CAN0_MBTIF1" bit-position="6" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF1.MB05"             parent="CAN0_MBTIF1" bit-position="5" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF1.MB04"             parent="CAN0_MBTIF1" bit-position="4" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF1.MB03"             parent="CAN0_MBTIF1" bit-position="3" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF1.MB02"             parent="CAN0_MBTIF1" bit-position="2" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF1.MB01"             parent="CAN0_MBTIF1" bit-position="1" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF1.MB00"             parent="CAN0_MBTIF1" bit-position="0" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
<register name="CAN0_MBRIF1"                     read-address="0xFFC00A24" write-address="0xFFC00A24" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Receive Interrupt Flag 1 Register" />
   <register name="CAN0_MBRIF1.MB15"             parent="CAN0_MBRIF1" bit-position="15" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF1.MB14"             parent="CAN0_MBRIF1" bit-position="14" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF1.MB13"             parent="CAN0_MBRIF1" bit-position="13" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF1.MB12"             parent="CAN0_MBRIF1" bit-position="12" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF1.MB11"             parent="CAN0_MBRIF1" bit-position="11" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF1.MB10"             parent="CAN0_MBRIF1" bit-position="10" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF1.MB09"             parent="CAN0_MBRIF1" bit-position="9" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF1.MB08"             parent="CAN0_MBRIF1" bit-position="8" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF1.MB07"             parent="CAN0_MBRIF1" bit-position="7" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF1.MB06"             parent="CAN0_MBRIF1" bit-position="6" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF1.MB05"             parent="CAN0_MBRIF1" bit-position="5" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF1.MB04"             parent="CAN0_MBRIF1" bit-position="4" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF1.MB03"             parent="CAN0_MBRIF1" bit-position="3" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF1.MB02"             parent="CAN0_MBRIF1" bit-position="2" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF1.MB01"             parent="CAN0_MBRIF1" bit-position="1" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF1.MB00"             parent="CAN0_MBRIF1" bit-position="0" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
<register name="CAN0_MBIM1"                      read-address="0xFFC00A28" write-address="0xFFC00A28" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Interrupt Mask 1 Register" />
   <register name="CAN0_MBIM1.MB15"              parent="CAN0_MBIM1" bit-position="15" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM1.MB14"              parent="CAN0_MBIM1" bit-position="14" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM1.MB13"              parent="CAN0_MBIM1" bit-position="13" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM1.MB12"              parent="CAN0_MBIM1" bit-position="12" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM1.MB11"              parent="CAN0_MBIM1" bit-position="11" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM1.MB10"              parent="CAN0_MBIM1" bit-position="10" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM1.MB09"              parent="CAN0_MBIM1" bit-position="9" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM1.MB08"              parent="CAN0_MBIM1" bit-position="8" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM1.MB07"              parent="CAN0_MBIM1" bit-position="7" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM1.MB06"              parent="CAN0_MBIM1" bit-position="6" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM1.MB05"              parent="CAN0_MBIM1" bit-position="5" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM1.MB04"              parent="CAN0_MBIM1" bit-position="4" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM1.MB03"              parent="CAN0_MBIM1" bit-position="3" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM1.MB02"              parent="CAN0_MBIM1" bit-position="2" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM1.MB01"              parent="CAN0_MBIM1" bit-position="1" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM1.MB00"              parent="CAN0_MBIM1" bit-position="0" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
<register name="CAN0_RFH1"                       read-address="0xFFC00A2C" write-address="0xFFC00A2C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Remote Frame Handling 1 Register" />
   <register name="CAN0_RFH1.MB15"               parent="CAN0_RFH1" bit-position="15" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH1.MB14"               parent="CAN0_RFH1" bit-position="14" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH1.MB13"               parent="CAN0_RFH1" bit-position="13" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH1.MB12"               parent="CAN0_RFH1" bit-position="12" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH1.MB11"               parent="CAN0_RFH1" bit-position="11" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH1.MB10"               parent="CAN0_RFH1" bit-position="10" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH1.MB09"               parent="CAN0_RFH1" bit-position="9" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH1.MB08"               parent="CAN0_RFH1" bit-position="8" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH1.MB07"               parent="CAN0_RFH1" bit-position="7" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH1.MB06"               parent="CAN0_RFH1" bit-position="6" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH1.MB05"               parent="CAN0_RFH1" bit-position="5" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH1.MB04"               parent="CAN0_RFH1" bit-position="4" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH1.MB03"               parent="CAN0_RFH1" bit-position="3" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH1.MB02"               parent="CAN0_RFH1" bit-position="2" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH1.MB01"               parent="CAN0_RFH1" bit-position="1" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH1.MB00"               parent="CAN0_RFH1" bit-position="0" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
<register name="CAN0_OPSS1"                      read-address="0xFFC00A30" write-address="0xFFC00A30" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Overwrite Protection/Single Shot Transmission 1 Register" />
   <register name="CAN0_OPSS1.MB15"              parent="CAN0_OPSS1" bit-position="15" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS1.MB14"              parent="CAN0_OPSS1" bit-position="14" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS1.MB13"              parent="CAN0_OPSS1" bit-position="13" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS1.MB12"              parent="CAN0_OPSS1" bit-position="12" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS1.MB11"              parent="CAN0_OPSS1" bit-position="11" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS1.MB10"              parent="CAN0_OPSS1" bit-position="10" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS1.MB09"              parent="CAN0_OPSS1" bit-position="9" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS1.MB08"              parent="CAN0_OPSS1" bit-position="8" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS1.MB07"              parent="CAN0_OPSS1" bit-position="7" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS1.MB06"              parent="CAN0_OPSS1" bit-position="6" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS1.MB05"              parent="CAN0_OPSS1" bit-position="5" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS1.MB04"              parent="CAN0_OPSS1" bit-position="4" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS1.MB03"              parent="CAN0_OPSS1" bit-position="3" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS1.MB02"              parent="CAN0_OPSS1" bit-position="2" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS1.MB01"              parent="CAN0_OPSS1" bit-position="1" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS1.MB00"              parent="CAN0_OPSS1" bit-position="0" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
<register name="CAN0_MC2"                        read-address="0xFFC00A40" write-address="0xFFC00A40" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Configuration 2 Register" />
   <register name="CAN0_MC2.MB15"                parent="CAN0_MC2" bit-position="15" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC2.MB14"                parent="CAN0_MC2" bit-position="14" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC2.MB13"                parent="CAN0_MC2" bit-position="13" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC2.MB12"                parent="CAN0_MC2" bit-position="12" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC2.MB11"                parent="CAN0_MC2" bit-position="11" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC2.MB10"                parent="CAN0_MC2" bit-position="10" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC2.MB09"                parent="CAN0_MC2" bit-position="9" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC2.MB08"                parent="CAN0_MC2" bit-position="8" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC2.MB07"                parent="CAN0_MC2" bit-position="7" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC2.MB06"                parent="CAN0_MC2" bit-position="6" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC2.MB05"                parent="CAN0_MC2" bit-position="5" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC2.MB04"                parent="CAN0_MC2" bit-position="4" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC2.MB03"                parent="CAN0_MC2" bit-position="3" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC2.MB02"                parent="CAN0_MC2" bit-position="2" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC2.MB01"                parent="CAN0_MC2" bit-position="1" bit-size="1" description="Mailbox n Enable/Disable" />
   <register name="CAN0_MC2.MB00"                parent="CAN0_MC2" bit-position="0" bit-size="1" description="Mailbox n Enable/Disable" />
<register name="CAN0_MD2"                        read-address="0xFFC00A44" write-address="0xFFC00A44" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Direction 2 Register" />
   <register name="CAN0_MD2.MB15"                parent="CAN0_MD2" bit-position="15" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD2.MB14"                parent="CAN0_MD2" bit-position="14" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD2.MB13"                parent="CAN0_MD2" bit-position="13" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD2.MB12"                parent="CAN0_MD2" bit-position="12" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD2.MB11"                parent="CAN0_MD2" bit-position="11" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD2.MB10"                parent="CAN0_MD2" bit-position="10" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD2.MB09"                parent="CAN0_MD2" bit-position="9" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD2.MB08"                parent="CAN0_MD2" bit-position="8" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD2.MB07"                parent="CAN0_MD2" bit-position="7" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD2.MB06"                parent="CAN0_MD2" bit-position="6" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD2.MB05"                parent="CAN0_MD2" bit-position="5" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD2.MB04"                parent="CAN0_MD2" bit-position="4" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD2.MB03"                parent="CAN0_MD2" bit-position="3" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD2.MB02"                parent="CAN0_MD2" bit-position="2" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD2.MB01"                parent="CAN0_MD2" bit-position="1" bit-size="1" description="Mailbox n Transmit/Receive" />
   <register name="CAN0_MD2.MB00"                parent="CAN0_MD2" bit-position="0" bit-size="1" description="Mailbox n Transmit/Receive" />
<register name="CAN0_TRS2"                       read-address="0xFFC00A48" write-address="0xFFC00A48" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Transmission Request Set 2 Register" />
   <register name="CAN0_TRS2.MB15"               parent="CAN0_TRS2" bit-position="15" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS2.MB14"               parent="CAN0_TRS2" bit-position="14" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS2.MB13"               parent="CAN0_TRS2" bit-position="13" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS2.MB12"               parent="CAN0_TRS2" bit-position="12" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS2.MB11"               parent="CAN0_TRS2" bit-position="11" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS2.MB10"               parent="CAN0_TRS2" bit-position="10" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS2.MB09"               parent="CAN0_TRS2" bit-position="9" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS2.MB08"               parent="CAN0_TRS2" bit-position="8" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS2.MB07"               parent="CAN0_TRS2" bit-position="7" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS2.MB06"               parent="CAN0_TRS2" bit-position="6" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS2.MB05"               parent="CAN0_TRS2" bit-position="5" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS2.MB04"               parent="CAN0_TRS2" bit-position="4" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS2.MB03"               parent="CAN0_TRS2" bit-position="3" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS2.MB02"               parent="CAN0_TRS2" bit-position="2" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS2.MB01"               parent="CAN0_TRS2" bit-position="1" bit-size="1" description="Mailbox n Transmit Request" />
   <register name="CAN0_TRS2.MB00"               parent="CAN0_TRS2" bit-position="0" bit-size="1" description="Mailbox n Transmit Request" />
<register name="CAN0_TRR2"                       read-address="0xFFC00A4C" write-address="0xFFC00A4C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Transmission Request Reset 2 Register" />
   <register name="CAN0_TRR2.MB15"               parent="CAN0_TRR2" bit-position="15" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR2.MB14"               parent="CAN0_TRR2" bit-position="14" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR2.MB13"               parent="CAN0_TRR2" bit-position="13" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR2.MB12"               parent="CAN0_TRR2" bit-position="12" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR2.MB11"               parent="CAN0_TRR2" bit-position="11" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR2.MB10"               parent="CAN0_TRR2" bit-position="10" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR2.MB09"               parent="CAN0_TRR2" bit-position="9" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR2.MB08"               parent="CAN0_TRR2" bit-position="8" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR2.MB07"               parent="CAN0_TRR2" bit-position="7" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR2.MB06"               parent="CAN0_TRR2" bit-position="6" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR2.MB05"               parent="CAN0_TRR2" bit-position="5" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR2.MB04"               parent="CAN0_TRR2" bit-position="4" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR2.MB03"               parent="CAN0_TRR2" bit-position="3" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR2.MB02"               parent="CAN0_TRR2" bit-position="2" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR2.MB01"               parent="CAN0_TRR2" bit-position="1" bit-size="1" description="Mailbox n Transmit Abort" />
   <register name="CAN0_TRR2.MB00"               parent="CAN0_TRR2" bit-position="0" bit-size="1" description="Mailbox n Transmit Abort" />
<register name="CAN0_TA2"                        read-address="0xFFC00A50" write-address="0xFFC00A50" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Transmission Acknowledge 2 Register" />
   <register name="CAN0_TA2.MB15"                parent="CAN0_TA2" bit-position="15" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA2.MB14"                parent="CAN0_TA2" bit-position="14" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA2.MB13"                parent="CAN0_TA2" bit-position="13" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA2.MB12"                parent="CAN0_TA2" bit-position="12" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA2.MB11"                parent="CAN0_TA2" bit-position="11" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA2.MB10"                parent="CAN0_TA2" bit-position="10" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA2.MB09"                parent="CAN0_TA2" bit-position="9" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA2.MB08"                parent="CAN0_TA2" bit-position="8" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA2.MB07"                parent="CAN0_TA2" bit-position="7" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA2.MB06"                parent="CAN0_TA2" bit-position="6" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA2.MB05"                parent="CAN0_TA2" bit-position="5" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA2.MB04"                parent="CAN0_TA2" bit-position="4" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA2.MB03"                parent="CAN0_TA2" bit-position="3" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA2.MB02"                parent="CAN0_TA2" bit-position="2" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA2.MB01"                parent="CAN0_TA2" bit-position="1" bit-size="1" description="Mailbox n Transmit Acknowledge" />
   <register name="CAN0_TA2.MB00"                parent="CAN0_TA2" bit-position="0" bit-size="1" description="Mailbox n Transmit Acknowledge" />
<register name="CAN0_AA2"                        read-address="0xFFC00A54" write-address="0xFFC00A54" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Abort Acknowledge 2 Register" />
   <register name="CAN0_AA2.MB15"                parent="CAN0_AA2" bit-position="15" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA2.MB14"                parent="CAN0_AA2" bit-position="14" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA2.MB13"                parent="CAN0_AA2" bit-position="13" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA2.MB12"                parent="CAN0_AA2" bit-position="12" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA2.MB11"                parent="CAN0_AA2" bit-position="11" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA2.MB10"                parent="CAN0_AA2" bit-position="10" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA2.MB09"                parent="CAN0_AA2" bit-position="9" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA2.MB08"                parent="CAN0_AA2" bit-position="8" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA2.MB07"                parent="CAN0_AA2" bit-position="7" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA2.MB06"                parent="CAN0_AA2" bit-position="6" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA2.MB05"                parent="CAN0_AA2" bit-position="5" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA2.MB04"                parent="CAN0_AA2" bit-position="4" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA2.MB03"                parent="CAN0_AA2" bit-position="3" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA2.MB02"                parent="CAN0_AA2" bit-position="2" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA2.MB01"                parent="CAN0_AA2" bit-position="1" bit-size="1" description="Mailbox n Abort Acknowledge" />
   <register name="CAN0_AA2.MB00"                parent="CAN0_AA2" bit-position="0" bit-size="1" description="Mailbox n Abort Acknowledge" />
<register name="CAN0_RMP2"                       read-address="0xFFC00A58" write-address="0xFFC00A58" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Receive Message Pending 2 Register" />
   <register name="CAN0_RMP2.MB15"               parent="CAN0_RMP2" bit-position="15" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP2.MB14"               parent="CAN0_RMP2" bit-position="14" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP2.MB13"               parent="CAN0_RMP2" bit-position="13" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP2.MB12"               parent="CAN0_RMP2" bit-position="12" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP2.MB11"               parent="CAN0_RMP2" bit-position="11" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP2.MB10"               parent="CAN0_RMP2" bit-position="10" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP2.MB09"               parent="CAN0_RMP2" bit-position="9" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP2.MB08"               parent="CAN0_RMP2" bit-position="8" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP2.MB07"               parent="CAN0_RMP2" bit-position="7" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP2.MB06"               parent="CAN0_RMP2" bit-position="6" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP2.MB05"               parent="CAN0_RMP2" bit-position="5" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP2.MB04"               parent="CAN0_RMP2" bit-position="4" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP2.MB03"               parent="CAN0_RMP2" bit-position="3" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP2.MB02"               parent="CAN0_RMP2" bit-position="2" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP2.MB01"               parent="CAN0_RMP2" bit-position="1" bit-size="1" description="Mailbox n Message Pending" />
   <register name="CAN0_RMP2.MB00"               parent="CAN0_RMP2" bit-position="0" bit-size="1" description="Mailbox n Message Pending" />
<register name="CAN0_RML2"                       read-address="0xFFC00A5C" write-address="0xFFC00A5C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Receive Message Lost 2 Register" />
   <register name="CAN0_RML2.MB15"               parent="CAN0_RML2" bit-position="15" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML2.MB14"               parent="CAN0_RML2" bit-position="14" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML2.MB13"               parent="CAN0_RML2" bit-position="13" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML2.MB12"               parent="CAN0_RML2" bit-position="12" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML2.MB11"               parent="CAN0_RML2" bit-position="11" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML2.MB10"               parent="CAN0_RML2" bit-position="10" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML2.MB09"               parent="CAN0_RML2" bit-position="9" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML2.MB08"               parent="CAN0_RML2" bit-position="8" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML2.MB07"               parent="CAN0_RML2" bit-position="7" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML2.MB06"               parent="CAN0_RML2" bit-position="6" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML2.MB05"               parent="CAN0_RML2" bit-position="5" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML2.MB04"               parent="CAN0_RML2" bit-position="4" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML2.MB03"               parent="CAN0_RML2" bit-position="3" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML2.MB02"               parent="CAN0_RML2" bit-position="2" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML2.MB01"               parent="CAN0_RML2" bit-position="1" bit-size="1" description="Mailbox n Message Lost" />
   <register name="CAN0_RML2.MB00"               parent="CAN0_RML2" bit-position="0" bit-size="1" description="Mailbox n Message Lost" />
<register name="CAN0_MBTIF2"                     read-address="0xFFC00A60" write-address="0xFFC00A60" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Transmit Interrupt Flag 2 Register" />
   <register name="CAN0_MBTIF2.MB15"             parent="CAN0_MBTIF2" bit-position="15" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF2.MB14"             parent="CAN0_MBTIF2" bit-position="14" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF2.MB13"             parent="CAN0_MBTIF2" bit-position="13" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF2.MB12"             parent="CAN0_MBTIF2" bit-position="12" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF2.MB11"             parent="CAN0_MBTIF2" bit-position="11" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF2.MB10"             parent="CAN0_MBTIF2" bit-position="10" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF2.MB09"             parent="CAN0_MBTIF2" bit-position="9" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF2.MB08"             parent="CAN0_MBTIF2" bit-position="8" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF2.MB07"             parent="CAN0_MBTIF2" bit-position="7" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF2.MB06"             parent="CAN0_MBTIF2" bit-position="6" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF2.MB05"             parent="CAN0_MBTIF2" bit-position="5" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF2.MB04"             parent="CAN0_MBTIF2" bit-position="4" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF2.MB03"             parent="CAN0_MBTIF2" bit-position="3" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF2.MB02"             parent="CAN0_MBTIF2" bit-position="2" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF2.MB01"             parent="CAN0_MBTIF2" bit-position="1" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
   <register name="CAN0_MBTIF2.MB00"             parent="CAN0_MBTIF2" bit-position="0" bit-size="1" description="Mailbox n Transmit Interrupt Pending" />
<register name="CAN0_MBRIF2"                     read-address="0xFFC00A64" write-address="0xFFC00A64" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Receive Interrupt Flag 2 Register" />
   <register name="CAN0_MBRIF2.MB15"             parent="CAN0_MBRIF2" bit-position="15" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF2.MB14"             parent="CAN0_MBRIF2" bit-position="14" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF2.MB13"             parent="CAN0_MBRIF2" bit-position="13" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF2.MB12"             parent="CAN0_MBRIF2" bit-position="12" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF2.MB11"             parent="CAN0_MBRIF2" bit-position="11" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF2.MB10"             parent="CAN0_MBRIF2" bit-position="10" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF2.MB09"             parent="CAN0_MBRIF2" bit-position="9" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF2.MB08"             parent="CAN0_MBRIF2" bit-position="8" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF2.MB07"             parent="CAN0_MBRIF2" bit-position="7" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF2.MB06"             parent="CAN0_MBRIF2" bit-position="6" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF2.MB05"             parent="CAN0_MBRIF2" bit-position="5" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF2.MB04"             parent="CAN0_MBRIF2" bit-position="4" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF2.MB03"             parent="CAN0_MBRIF2" bit-position="3" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF2.MB02"             parent="CAN0_MBRIF2" bit-position="2" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF2.MB01"             parent="CAN0_MBRIF2" bit-position="1" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
   <register name="CAN0_MBRIF2.MB00"             parent="CAN0_MBRIF2" bit-position="0" bit-size="1" description="Mailbox n Receive Interrupt Pending" />
<register name="CAN0_MBIM2"                      read-address="0xFFC00A68" write-address="0xFFC00A68" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Interrupt Mask 2 Register" />
   <register name="CAN0_MBIM2.MB15"              parent="CAN0_MBIM2" bit-position="15" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM2.MB14"              parent="CAN0_MBIM2" bit-position="14" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM2.MB13"              parent="CAN0_MBIM2" bit-position="13" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM2.MB12"              parent="CAN0_MBIM2" bit-position="12" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM2.MB11"              parent="CAN0_MBIM2" bit-position="11" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM2.MB10"              parent="CAN0_MBIM2" bit-position="10" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM2.MB09"              parent="CAN0_MBIM2" bit-position="9" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM2.MB08"              parent="CAN0_MBIM2" bit-position="8" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM2.MB07"              parent="CAN0_MBIM2" bit-position="7" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM2.MB06"              parent="CAN0_MBIM2" bit-position="6" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM2.MB05"              parent="CAN0_MBIM2" bit-position="5" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM2.MB04"              parent="CAN0_MBIM2" bit-position="4" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM2.MB03"              parent="CAN0_MBIM2" bit-position="3" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM2.MB02"              parent="CAN0_MBIM2" bit-position="2" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM2.MB01"              parent="CAN0_MBIM2" bit-position="1" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
   <register name="CAN0_MBIM2.MB00"              parent="CAN0_MBIM2" bit-position="0" bit-size="1" description="Mailbox n Transmit and Receive Interrupt Enable" />
<register name="CAN0_RFH2"                       read-address="0xFFC00A6C" write-address="0xFFC00A6C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Remote Frame Handling 2 Register" />
   <register name="CAN0_RFH2.MB15"               parent="CAN0_RFH2" bit-position="15" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH2.MB14"               parent="CAN0_RFH2" bit-position="14" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH2.MB13"               parent="CAN0_RFH2" bit-position="13" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH2.MB12"               parent="CAN0_RFH2" bit-position="12" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH2.MB11"               parent="CAN0_RFH2" bit-position="11" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH2.MB10"               parent="CAN0_RFH2" bit-position="10" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH2.MB09"               parent="CAN0_RFH2" bit-position="9" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH2.MB08"               parent="CAN0_RFH2" bit-position="8" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH2.MB07"               parent="CAN0_RFH2" bit-position="7" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH2.MB06"               parent="CAN0_RFH2" bit-position="6" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH2.MB05"               parent="CAN0_RFH2" bit-position="5" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH2.MB04"               parent="CAN0_RFH2" bit-position="4" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH2.MB03"               parent="CAN0_RFH2" bit-position="3" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH2.MB02"               parent="CAN0_RFH2" bit-position="2" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH2.MB01"               parent="CAN0_RFH2" bit-position="1" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
   <register name="CAN0_RFH2.MB00"               parent="CAN0_RFH2" bit-position="0" bit-size="1" description="Mailbox n Remote Frame Handling Enable" />
<register name="CAN0_OPSS2"                      read-address="0xFFC00A70" write-address="0xFFC00A70" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Overwrite Protection/Single Shot Transmission 2 Register" />
   <register name="CAN0_OPSS2.MB15"              parent="CAN0_OPSS2" bit-position="15" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS2.MB14"              parent="CAN0_OPSS2" bit-position="14" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS2.MB13"              parent="CAN0_OPSS2" bit-position="13" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS2.MB12"              parent="CAN0_OPSS2" bit-position="12" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS2.MB11"              parent="CAN0_OPSS2" bit-position="11" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS2.MB10"              parent="CAN0_OPSS2" bit-position="10" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS2.MB09"              parent="CAN0_OPSS2" bit-position="9" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS2.MB08"              parent="CAN0_OPSS2" bit-position="8" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS2.MB07"              parent="CAN0_OPSS2" bit-position="7" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS2.MB06"              parent="CAN0_OPSS2" bit-position="6" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS2.MB05"              parent="CAN0_OPSS2" bit-position="5" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS2.MB04"              parent="CAN0_OPSS2" bit-position="4" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS2.MB03"              parent="CAN0_OPSS2" bit-position="3" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS2.MB02"              parent="CAN0_OPSS2" bit-position="2" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS2.MB01"              parent="CAN0_OPSS2" bit-position="1" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
   <register name="CAN0_OPSS2.MB00"              parent="CAN0_OPSS2" bit-position="0" bit-size="1" description="Mailbox n Overwrite Protection Enable" />
<register name="CAN0_CLK"                        read-address="0xFFC00A80" write-address="0xFFC00A80" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Clock Register" />
   <register name="CAN0_CLK.BRP"                 parent="CAN0_CLK" bit-position="0" bit-size="10" description="Bit Rate Prescaler" />
<register name="CAN0_TIMING"                     read-address="0xFFC00A84" write-address="0xFFC00A84" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Timing Register" />
   <register name="CAN0_TIMING.SJW"              parent="CAN0_TIMING" bit-position="8" bit-size="2" description="Synchronization Jump Width" />
   <register name="CAN0_TIMING.SAM"              parent="CAN0_TIMING" bit-position="7" bit-size="1" description="Sampling" />
   <register name="CAN0_TIMING.TSEG2"            parent="CAN0_TIMING" bit-position="4" bit-size="3" description="Time Segment 2" />
   <register name="CAN0_TIMING.TSEG1"            parent="CAN0_TIMING" bit-position="0" bit-size="4" description="Time Segment 1" />
<register name="CAN0_DBG"                        read-address="0xFFC00A88" write-address="0xFFC00A88" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Debug Register" />
   <register name="CAN0_DBG.CDE"                 parent="CAN0_DBG" bit-position="15" bit-size="1" description="CAN Debug Mode Enable" />
   <register name="CAN0_DBG.MRB"                 parent="CAN0_DBG" bit-position="5" bit-size="1" description="Mode Read Back" />
   <register name="CAN0_DBG.MAA"                 parent="CAN0_DBG" bit-position="4" bit-size="1" description="Mode Auto Acknowledge" />
   <register name="CAN0_DBG.DIL"                 parent="CAN0_DBG" bit-position="3" bit-size="1" description="Disable Internal Loop" />
   <register name="CAN0_DBG.DTO"                 parent="CAN0_DBG" bit-position="2" bit-size="1" description="Disable Tx Output Pin" />
   <register name="CAN0_DBG.DRI"                 parent="CAN0_DBG" bit-position="1" bit-size="1" description="Disable Receive Input Pin" />
   <register name="CAN0_DBG.DEC"                 parent="CAN0_DBG" bit-position="0" bit-size="1" description="Disable Transmit and Receive Error Counters" />
<register name="CAN0_STAT"                       read-address="0xFFC00A8C" write-address="0xFFC00A8C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Status Register" />
   <register name="CAN0_STAT.REC"                parent="CAN0_STAT" bit-position="15" bit-size="1" description="Receive Mode" />
   <register name="CAN0_STAT.TRM"                parent="CAN0_STAT" bit-position="14" bit-size="1" description="Transmit Mode" />
   <register name="CAN0_STAT.MBPTR"              parent="CAN0_STAT" bit-position="8" bit-size="5" description="Mailbox Pointer" />
   <register name="CAN0_STAT.CCA"                parent="CAN0_STAT" bit-position="7" bit-size="1" description="CAN Configuration Mode Acknowledge" />
   <register name="CAN0_STAT.CSA"                parent="CAN0_STAT" bit-position="6" bit-size="1" description="CAN Suspend Mode Acknowledge" />
   <register name="CAN0_STAT.EBO"                parent="CAN0_STAT" bit-position="3" bit-size="1" description="CAN Error Bus Off Mode" />
   <register name="CAN0_STAT.EP"                 parent="CAN0_STAT" bit-position="2" bit-size="1" description="CAN Error Passive Mode" />
   <register name="CAN0_STAT.WR"                 parent="CAN0_STAT" bit-position="1" bit-size="1" description="CAN Receive Warning Flag" />
   <register name="CAN0_STAT.WT"                 parent="CAN0_STAT" bit-position="0" bit-size="1" description="CAN Transmit Warning Flag" />
<register name="CAN0_CEC"                        read-address="0xFFC00A90" write-address="0xFFC00A90" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Error Counter Register" />
   <register name="CAN0_CEC.TXECNT"              parent="CAN0_CEC" bit-position="8" bit-size="8" description="Transmit Error Counter" />
   <register name="CAN0_CEC.RXECNT"              parent="CAN0_CEC" bit-position="0" bit-size="8" description="Receive Error Counter" />
<register name="CAN0_GIS"                        read-address="0xFFC00A94" write-address="0xFFC00A94" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Global CAN Interrupt Status Register" />
   <register name="CAN0_GIS.ADIS"                parent="CAN0_GIS" bit-position="10" bit-size="1" description="Access Denied Interrupt Status" />
   <register name="CAN0_GIS.UCEIS"               parent="CAN0_GIS" bit-position="8" bit-size="1" description="Universal Counter Exceeded Interrupt Status" />
   <register name="CAN0_GIS.RMLIS"               parent="CAN0_GIS" bit-position="7" bit-size="1" description="Receive Message Lost Interrupt Status" />
   <register name="CAN0_GIS.AAIS"                parent="CAN0_GIS" bit-position="6" bit-size="1" description="Abort Acknowledge Interrupt Status" />
   <register name="CAN0_GIS.UIAIS"               parent="CAN0_GIS" bit-position="5" bit-size="1" description="Unimplemented Address Interrupt Status" />
   <register name="CAN0_GIS.WUIS"                parent="CAN0_GIS" bit-position="4" bit-size="1" description="Wake Up Interrupt Status" />
   <register name="CAN0_GIS.BOIS"                parent="CAN0_GIS" bit-position="3" bit-size="1" description="Bus Off Interrupt Status" />
   <register name="CAN0_GIS.EPIS"                parent="CAN0_GIS" bit-position="2" bit-size="1" description="Error Passive Interrupt Status" />
   <register name="CAN0_GIS.EWRIS"               parent="CAN0_GIS" bit-position="1" bit-size="1" description="Error Warning Receive  Interrupt Status" />
   <register name="CAN0_GIS.EWTIS"               parent="CAN0_GIS" bit-position="0" bit-size="1" description="Error Warning Transmit Interrupt Status" />
<register name="CAN0_GIM"                        read-address="0xFFC00A98" write-address="0xFFC00A98" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Global CAN Interrupt Mask Register" />
   <register name="CAN0_GIM.ADIM"                parent="CAN0_GIM" bit-position="10" bit-size="1" description="Access Denied Interrupt Mask" />
   <register name="CAN0_GIM.UCEIM"               parent="CAN0_GIM" bit-position="8" bit-size="1" description="Universal Counter Exceeded Interrupt Mask" />
   <register name="CAN0_GIM.RMLIM"               parent="CAN0_GIM" bit-position="7" bit-size="1" description="Receive Message Lost Interrupt Mask" />
   <register name="CAN0_GIM.AAIM"                parent="CAN0_GIM" bit-position="6" bit-size="1" description="Abort Acknowledge Interrupt Mask" />
   <register name="CAN0_GIM.UIAIM"               parent="CAN0_GIM" bit-position="5" bit-size="1" description="Unimplemented Address Interrupt Mask" />
   <register name="CAN0_GIM.WUIM"                parent="CAN0_GIM" bit-position="4" bit-size="1" description="Wake Up Interrupt Mask" />
   <register name="CAN0_GIM.BOIM"                parent="CAN0_GIM" bit-position="3" bit-size="1" description="Bus Off Interrupt Mask" />
   <register name="CAN0_GIM.EPIM"                parent="CAN0_GIM" bit-position="2" bit-size="1" description="Error Passive Interrupt Mask" />
   <register name="CAN0_GIM.EWRIM"               parent="CAN0_GIM" bit-position="1" bit-size="1" description="Error Warning Receive Interrupt Mask" />
   <register name="CAN0_GIM.EWTIM"               parent="CAN0_GIM" bit-position="0" bit-size="1" description="Error Warning Transmit Interrupt Mask" />
<register name="CAN0_GIF"                        read-address="0xFFC00A9C" write-address="0xFFC00A9C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Global CAN Interrupt Flag Register" />
   <register name="CAN0_GIF.ADIF"                parent="CAN0_GIF" bit-position="10" bit-size="1" description="Access Denied Interrupt Flag" />
   <register name="CAN0_GIF.UCEIF"               parent="CAN0_GIF" bit-position="8" bit-size="1" description="Universal Counter Exceeded Interrupt Flag" />
   <register name="CAN0_GIF.RMLIF"               parent="CAN0_GIF" bit-position="7" bit-size="1" description="Receive Message Lost Interrupt Flag" />
   <register name="CAN0_GIF.AAIF"                parent="CAN0_GIF" bit-position="6" bit-size="1" description="Abort Acknowledge Interrupt Flag" />
   <register name="CAN0_GIF.UIAIF"               parent="CAN0_GIF" bit-position="5" bit-size="1" description="Unimplemented Address Interrupt Flag" />
   <register name="CAN0_GIF.WUIF"                parent="CAN0_GIF" bit-position="4" bit-size="1" description="Wake Up Interrupt Flag" />
   <register name="CAN0_GIF.BOIF"                parent="CAN0_GIF" bit-position="3" bit-size="1" description="Bus Off Interrupt Flag" />
   <register name="CAN0_GIF.EPIF"                parent="CAN0_GIF" bit-position="2" bit-size="1" description="Error Passive Interrupt Flag" />
   <register name="CAN0_GIF.EWRIF"               parent="CAN0_GIF" bit-position="1" bit-size="1" description="Error Warning Receive Interrupt Flag" />
   <register name="CAN0_GIF.EWTIF"               parent="CAN0_GIF" bit-position="0" bit-size="1" description="Error Warning Transmit Interrupt Flag" />
<register name="CAN0_CTL"                        read-address="0xFFC00AA0" write-address="0xFFC00AA0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 CAN Master Control Register" />
   <register name="CAN0_CTL.CCR"                 parent="CAN0_CTL" bit-position="7" bit-size="1" description="CAN Configuration Mode Request" />
   <register name="CAN0_CTL.CSR"                 parent="CAN0_CTL" bit-position="6" bit-size="1" description="CAN Suspend Mode Request" />
   <register name="CAN0_CTL.SMR"                 parent="CAN0_CTL" bit-position="5" bit-size="1" description="Sleep Mode Request" />
   <register name="CAN0_CTL.WBA"                 parent="CAN0_CTL" bit-position="4" bit-size="1" description="Wake Up on CAN Bus Activity" />
   <register name="CAN0_CTL.ABO"                 parent="CAN0_CTL" bit-position="2" bit-size="1" description="Auto Bus On" />
   <register name="CAN0_CTL.DNM"                 parent="CAN0_CTL" bit-position="1" bit-size="1" description="Device Net Mode" />
   <register name="CAN0_CTL.SRS"                 parent="CAN0_CTL" bit-position="0" bit-size="1" description="Software Reset" />
<register name="CAN0_INT"                        read-address="0xFFC00AA4" write-address="0xFFC00AA4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Interrupt Pending Register" />
   <register name="CAN0_INT.CANRX"               parent="CAN0_INT" bit-position="7" bit-size="1" description="Serial Input From Transceiver" />
   <register name="CAN0_INT.CANTX"               parent="CAN0_INT" bit-position="6" bit-size="1" description="Serial Input To Transceiver" />
   <register name="CAN0_INT.SMACK"               parent="CAN0_INT" bit-position="3" bit-size="1" description="Sleep Mode Acknowledge" />
   <register name="CAN0_INT.GIRQ"                parent="CAN0_INT" bit-position="2" bit-size="1" description="Global CAN Interrupt Output" />
   <register name="CAN0_INT.MBTIRQ"              parent="CAN0_INT" bit-position="1" bit-size="1" description="Mailbox Transmit Interrupt Output" />
   <register name="CAN0_INT.MBRIRQ"              parent="CAN0_INT" bit-position="0" bit-size="1" description="Mailbox Receive Interrupt Output" />
<register name="CAN0_MBTD"                       read-address="0xFFC00AAC" write-address="0xFFC00AAC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Temporary Mailbox Disable Register" />
   <register name="CAN0_MBTD.TDR"                parent="CAN0_MBTD" bit-position="7" bit-size="1" description="Temporary Disable Request" />
   <register name="CAN0_MBTD.TDA"                parent="CAN0_MBTD" bit-position="6" bit-size="1" description="Temporary Disable Acknowledge" />
   <register name="CAN0_MBTD.TDPTR"              parent="CAN0_MBTD" bit-position="0" bit-size="5" description="Temporary Disable Pointer" />
<register name="CAN0_EWR"                        read-address="0xFFC00AB0" write-address="0xFFC00AB0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Error Counter Warning Level Register" />
   <register name="CAN0_EWR.EWLTEC"              parent="CAN0_EWR" bit-position="8" bit-size="8" description="Transmit Error Warning Limit" />
   <register name="CAN0_EWR.EWLREC"              parent="CAN0_EWR" bit-position="0" bit-size="8" description="Receive Error Warning Limit" />
<register name="CAN0_ESR"                        read-address="0xFFC00AB4" write-address="0xFFC00AB4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Error Status Register" />
   <register name="CAN0_ESR.FER"                 parent="CAN0_ESR" bit-position="7" bit-size="1" description="Form Error" />
   <register name="CAN0_ESR.BEF"                 parent="CAN0_ESR" bit-position="6" bit-size="1" description="Bit Error Flag" />
   <register name="CAN0_ESR.SAO"                 parent="CAN0_ESR" bit-position="5" bit-size="1" description="Stuck at Dominant" />
   <register name="CAN0_ESR.CRCE"                parent="CAN0_ESR" bit-position="4" bit-size="1" description="CRC Error" />
   <register name="CAN0_ESR.SER"                 parent="CAN0_ESR" bit-position="3" bit-size="1" description="Stuff Bit Error" />
   <register name="CAN0_ESR.ACKE"                parent="CAN0_ESR" bit-position="2" bit-size="1" description="Acknowledge Error" />
<register name="CAN0_UCCNT"                      read-address="0xFFC00AC4" write-address="0xFFC00AC4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Universal Counter Register" />
<register name="CAN0_UCRC"                       read-address="0xFFC00AC8" write-address="0xFFC00AC8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Universal Counter Reload/Capture Register" />
<register name="CAN0_UCCNF"                      read-address="0xFFC00ACC" write-address="0xFFC00ACC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Universal Counter Configuration Mode Register" />
   <register name="CAN0_UCCNF.UCE"               parent="CAN0_UCCNF" bit-position="7" bit-size="1" description="Universal Counter Enable" />
   <register name="CAN0_UCCNF.UCCT"              parent="CAN0_UCCNF" bit-position="6" bit-size="1" description="Universal Counter CAN Trigger" />
   <register name="CAN0_UCCNF.UCRC"              parent="CAN0_UCCNF" bit-position="5" bit-size="1" description="Universal Counter Reload/Clear" />
   <register name="CAN0_UCCNF.UCCNF"             parent="CAN0_UCCNF" bit-position="0" bit-size="4" description="Universal Counter Configuration" />
<register name="CAN0_AM00L"                      read-address="0xFFC00B00" write-address="0xFFC00B00" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM01L"                      read-address="0xFFC00B08" write-address="0xFFC00B08" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM02L"                      read-address="0xFFC00B10" write-address="0xFFC00B10" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM03L"                      read-address="0xFFC00B18" write-address="0xFFC00B18" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM04L"                      read-address="0xFFC00B20" write-address="0xFFC00B20" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM05L"                      read-address="0xFFC00B28" write-address="0xFFC00B28" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM06L"                      read-address="0xFFC00B30" write-address="0xFFC00B30" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM07L"                      read-address="0xFFC00B38" write-address="0xFFC00B38" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM08L"                      read-address="0xFFC00B40" write-address="0xFFC00B40" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM09L"                      read-address="0xFFC00B48" write-address="0xFFC00B48" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM10L"                      read-address="0xFFC00B50" write-address="0xFFC00B50" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM11L"                      read-address="0xFFC00B58" write-address="0xFFC00B58" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM12L"                      read-address="0xFFC00B60" write-address="0xFFC00B60" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM13L"                      read-address="0xFFC00B68" write-address="0xFFC00B68" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM14L"                      read-address="0xFFC00B70" write-address="0xFFC00B70" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM15L"                      read-address="0xFFC00B78" write-address="0xFFC00B78" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM16L"                      read-address="0xFFC00B80" write-address="0xFFC00B80" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM17L"                      read-address="0xFFC00B88" write-address="0xFFC00B88" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM18L"                      read-address="0xFFC00B90" write-address="0xFFC00B90" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM19L"                      read-address="0xFFC00B98" write-address="0xFFC00B98" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM20L"                      read-address="0xFFC00BA0" write-address="0xFFC00BA0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM21L"                      read-address="0xFFC00BA8" write-address="0xFFC00BA8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM22L"                      read-address="0xFFC00BB0" write-address="0xFFC00BB0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM23L"                      read-address="0xFFC00BB8" write-address="0xFFC00BB8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM24L"                      read-address="0xFFC00BC0" write-address="0xFFC00BC0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM25L"                      read-address="0xFFC00BC8" write-address="0xFFC00BC8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM26L"                      read-address="0xFFC00BD0" write-address="0xFFC00BD0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM27L"                      read-address="0xFFC00BD8" write-address="0xFFC00BD8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM28L"                      read-address="0xFFC00BE0" write-address="0xFFC00BE0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM29L"                      read-address="0xFFC00BE8" write-address="0xFFC00BE8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM30L"                      read-address="0xFFC00BF0" write-address="0xFFC00BF0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM31L"                      read-address="0xFFC00BF8" write-address="0xFFC00BF8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (L) Register" />
<register name="CAN0_AM00H"                      read-address="0xFFC00B04" write-address="0xFFC00B04" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM00H.FDF"               parent="CAN0_AM00H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM00H.FMD"               parent="CAN0_AM00H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM00H.AMIDE"             parent="CAN0_AM00H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM00H.BASEID"            parent="CAN0_AM00H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM00H.EXTID"             parent="CAN0_AM00H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM01H"                      read-address="0xFFC00B0C" write-address="0xFFC00B0C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM01H.FDF"               parent="CAN0_AM01H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM01H.FMD"               parent="CAN0_AM01H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM01H.AMIDE"             parent="CAN0_AM01H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM01H.BASEID"            parent="CAN0_AM01H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM01H.EXTID"             parent="CAN0_AM01H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM02H"                      read-address="0xFFC00B14" write-address="0xFFC00B14" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM02H.FDF"               parent="CAN0_AM02H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM02H.FMD"               parent="CAN0_AM02H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM02H.AMIDE"             parent="CAN0_AM02H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM02H.BASEID"            parent="CAN0_AM02H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM02H.EXTID"             parent="CAN0_AM02H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM03H"                      read-address="0xFFC00B1C" write-address="0xFFC00B1C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM03H.FDF"               parent="CAN0_AM03H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM03H.FMD"               parent="CAN0_AM03H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM03H.AMIDE"             parent="CAN0_AM03H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM03H.BASEID"            parent="CAN0_AM03H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM03H.EXTID"             parent="CAN0_AM03H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM04H"                      read-address="0xFFC00B24" write-address="0xFFC00B24" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM04H.FDF"               parent="CAN0_AM04H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM04H.FMD"               parent="CAN0_AM04H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM04H.AMIDE"             parent="CAN0_AM04H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM04H.BASEID"            parent="CAN0_AM04H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM04H.EXTID"             parent="CAN0_AM04H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM05H"                      read-address="0xFFC00B2C" write-address="0xFFC00B2C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM05H.FDF"               parent="CAN0_AM05H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM05H.FMD"               parent="CAN0_AM05H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM05H.AMIDE"             parent="CAN0_AM05H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM05H.BASEID"            parent="CAN0_AM05H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM05H.EXTID"             parent="CAN0_AM05H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM06H"                      read-address="0xFFC00B34" write-address="0xFFC00B34" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM06H.FDF"               parent="CAN0_AM06H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM06H.FMD"               parent="CAN0_AM06H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM06H.AMIDE"             parent="CAN0_AM06H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM06H.BASEID"            parent="CAN0_AM06H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM06H.EXTID"             parent="CAN0_AM06H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM07H"                      read-address="0xFFC00B3C" write-address="0xFFC00B3C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM07H.FDF"               parent="CAN0_AM07H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM07H.FMD"               parent="CAN0_AM07H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM07H.AMIDE"             parent="CAN0_AM07H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM07H.BASEID"            parent="CAN0_AM07H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM07H.EXTID"             parent="CAN0_AM07H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM08H"                      read-address="0xFFC00B44" write-address="0xFFC00B44" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM08H.FDF"               parent="CAN0_AM08H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM08H.FMD"               parent="CAN0_AM08H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM08H.AMIDE"             parent="CAN0_AM08H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM08H.BASEID"            parent="CAN0_AM08H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM08H.EXTID"             parent="CAN0_AM08H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM09H"                      read-address="0xFFC00B4C" write-address="0xFFC00B4C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM09H.FDF"               parent="CAN0_AM09H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM09H.FMD"               parent="CAN0_AM09H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM09H.AMIDE"             parent="CAN0_AM09H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM09H.BASEID"            parent="CAN0_AM09H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM09H.EXTID"             parent="CAN0_AM09H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM10H"                      read-address="0xFFC00B54" write-address="0xFFC00B54" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM10H.FDF"               parent="CAN0_AM10H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM10H.FMD"               parent="CAN0_AM10H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM10H.AMIDE"             parent="CAN0_AM10H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM10H.BASEID"            parent="CAN0_AM10H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM10H.EXTID"             parent="CAN0_AM10H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM11H"                      read-address="0xFFC00B5C" write-address="0xFFC00B5C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM11H.FDF"               parent="CAN0_AM11H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM11H.FMD"               parent="CAN0_AM11H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM11H.AMIDE"             parent="CAN0_AM11H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM11H.BASEID"            parent="CAN0_AM11H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM11H.EXTID"             parent="CAN0_AM11H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM12H"                      read-address="0xFFC00B64" write-address="0xFFC00B64" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM12H.FDF"               parent="CAN0_AM12H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM12H.FMD"               parent="CAN0_AM12H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM12H.AMIDE"             parent="CAN0_AM12H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM12H.BASEID"            parent="CAN0_AM12H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM12H.EXTID"             parent="CAN0_AM12H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM13H"                      read-address="0xFFC00B6C" write-address="0xFFC00B6C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM13H.FDF"               parent="CAN0_AM13H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM13H.FMD"               parent="CAN0_AM13H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM13H.AMIDE"             parent="CAN0_AM13H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM13H.BASEID"            parent="CAN0_AM13H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM13H.EXTID"             parent="CAN0_AM13H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM14H"                      read-address="0xFFC00B74" write-address="0xFFC00B74" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM14H.FDF"               parent="CAN0_AM14H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM14H.FMD"               parent="CAN0_AM14H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM14H.AMIDE"             parent="CAN0_AM14H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM14H.BASEID"            parent="CAN0_AM14H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM14H.EXTID"             parent="CAN0_AM14H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM15H"                      read-address="0xFFC00B7C" write-address="0xFFC00B7C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM15H.FDF"               parent="CAN0_AM15H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM15H.FMD"               parent="CAN0_AM15H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM15H.AMIDE"             parent="CAN0_AM15H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM15H.BASEID"            parent="CAN0_AM15H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM15H.EXTID"             parent="CAN0_AM15H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM16H"                      read-address="0xFFC00B84" write-address="0xFFC00B84" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM16H.FDF"               parent="CAN0_AM16H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM16H.FMD"               parent="CAN0_AM16H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM16H.AMIDE"             parent="CAN0_AM16H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM16H.BASEID"            parent="CAN0_AM16H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM16H.EXTID"             parent="CAN0_AM16H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM17H"                      read-address="0xFFC00B8C" write-address="0xFFC00B8C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM17H.FDF"               parent="CAN0_AM17H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM17H.FMD"               parent="CAN0_AM17H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM17H.AMIDE"             parent="CAN0_AM17H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM17H.BASEID"            parent="CAN0_AM17H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM17H.EXTID"             parent="CAN0_AM17H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM18H"                      read-address="0xFFC00B94" write-address="0xFFC00B94" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM18H.FDF"               parent="CAN0_AM18H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM18H.FMD"               parent="CAN0_AM18H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM18H.AMIDE"             parent="CAN0_AM18H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM18H.BASEID"            parent="CAN0_AM18H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM18H.EXTID"             parent="CAN0_AM18H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM19H"                      read-address="0xFFC00B9C" write-address="0xFFC00B9C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM19H.FDF"               parent="CAN0_AM19H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM19H.FMD"               parent="CAN0_AM19H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM19H.AMIDE"             parent="CAN0_AM19H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM19H.BASEID"            parent="CAN0_AM19H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM19H.EXTID"             parent="CAN0_AM19H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM20H"                      read-address="0xFFC00BA4" write-address="0xFFC00BA4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM20H.FDF"               parent="CAN0_AM20H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM20H.FMD"               parent="CAN0_AM20H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM20H.AMIDE"             parent="CAN0_AM20H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM20H.BASEID"            parent="CAN0_AM20H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM20H.EXTID"             parent="CAN0_AM20H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM21H"                      read-address="0xFFC00BAC" write-address="0xFFC00BAC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM21H.FDF"               parent="CAN0_AM21H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM21H.FMD"               parent="CAN0_AM21H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM21H.AMIDE"             parent="CAN0_AM21H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM21H.BASEID"            parent="CAN0_AM21H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM21H.EXTID"             parent="CAN0_AM21H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM22H"                      read-address="0xFFC00BB4" write-address="0xFFC00BB4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM22H.FDF"               parent="CAN0_AM22H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM22H.FMD"               parent="CAN0_AM22H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM22H.AMIDE"             parent="CAN0_AM22H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM22H.BASEID"            parent="CAN0_AM22H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM22H.EXTID"             parent="CAN0_AM22H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM23H"                      read-address="0xFFC00BBC" write-address="0xFFC00BBC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM23H.FDF"               parent="CAN0_AM23H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM23H.FMD"               parent="CAN0_AM23H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM23H.AMIDE"             parent="CAN0_AM23H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM23H.BASEID"            parent="CAN0_AM23H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM23H.EXTID"             parent="CAN0_AM23H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM24H"                      read-address="0xFFC00BC4" write-address="0xFFC00BC4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM24H.FDF"               parent="CAN0_AM24H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM24H.FMD"               parent="CAN0_AM24H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM24H.AMIDE"             parent="CAN0_AM24H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM24H.BASEID"            parent="CAN0_AM24H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM24H.EXTID"             parent="CAN0_AM24H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM25H"                      read-address="0xFFC00BCC" write-address="0xFFC00BCC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM25H.FDF"               parent="CAN0_AM25H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM25H.FMD"               parent="CAN0_AM25H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM25H.AMIDE"             parent="CAN0_AM25H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM25H.BASEID"            parent="CAN0_AM25H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM25H.EXTID"             parent="CAN0_AM25H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM26H"                      read-address="0xFFC00BD4" write-address="0xFFC00BD4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM26H.FDF"               parent="CAN0_AM26H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM26H.FMD"               parent="CAN0_AM26H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM26H.AMIDE"             parent="CAN0_AM26H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM26H.BASEID"            parent="CAN0_AM26H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM26H.EXTID"             parent="CAN0_AM26H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM27H"                      read-address="0xFFC00BDC" write-address="0xFFC00BDC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM27H.FDF"               parent="CAN0_AM27H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM27H.FMD"               parent="CAN0_AM27H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM27H.AMIDE"             parent="CAN0_AM27H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM27H.BASEID"            parent="CAN0_AM27H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM27H.EXTID"             parent="CAN0_AM27H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM28H"                      read-address="0xFFC00BE4" write-address="0xFFC00BE4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM28H.FDF"               parent="CAN0_AM28H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM28H.FMD"               parent="CAN0_AM28H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM28H.AMIDE"             parent="CAN0_AM28H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM28H.BASEID"            parent="CAN0_AM28H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM28H.EXTID"             parent="CAN0_AM28H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM29H"                      read-address="0xFFC00BEC" write-address="0xFFC00BEC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM29H.FDF"               parent="CAN0_AM29H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM29H.FMD"               parent="CAN0_AM29H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM29H.AMIDE"             parent="CAN0_AM29H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM29H.BASEID"            parent="CAN0_AM29H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM29H.EXTID"             parent="CAN0_AM29H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM30H"                      read-address="0xFFC00BF4" write-address="0xFFC00BF4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM30H.FDF"               parent="CAN0_AM30H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM30H.FMD"               parent="CAN0_AM30H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM30H.AMIDE"             parent="CAN0_AM30H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM30H.BASEID"            parent="CAN0_AM30H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM30H.EXTID"             parent="CAN0_AM30H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_AM31H"                      read-address="0xFFC00BFC" write-address="0xFFC00BFC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Acceptance Mask (H) Register" />
   <register name="CAN0_AM31H.FDF"               parent="CAN0_AM31H" bit-position="15" bit-size="1" description="Filter on Delay Field" />
   <register name="CAN0_AM31H.FMD"               parent="CAN0_AM31H" bit-position="14" bit-size="1" description="Full Mask Data" />
   <register name="CAN0_AM31H.AMIDE"             parent="CAN0_AM31H" bit-position="13" bit-size="1" description="Acceptance Mask Identifier Extension" />
   <register name="CAN0_AM31H.BASEID"            parent="CAN0_AM31H" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_AM31H.EXTID"             parent="CAN0_AM31H" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB00_DATA0"                 read-address="0xFFC00C00" write-address="0xFFC00C00" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB00_DATA0.DFB6"         parent="CAN0_MB00_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB00_DATA0.DFB7"         parent="CAN0_MB00_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB01_DATA0"                 read-address="0xFFC00C20" write-address="0xFFC00C20" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB01_DATA0.DFB6"         parent="CAN0_MB01_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB01_DATA0.DFB7"         parent="CAN0_MB01_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB02_DATA0"                 read-address="0xFFC00C40" write-address="0xFFC00C40" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB02_DATA0.DFB6"         parent="CAN0_MB02_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB02_DATA0.DFB7"         parent="CAN0_MB02_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB03_DATA0"                 read-address="0xFFC00C60" write-address="0xFFC00C60" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB03_DATA0.DFB6"         parent="CAN0_MB03_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB03_DATA0.DFB7"         parent="CAN0_MB03_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB04_DATA0"                 read-address="0xFFC00C80" write-address="0xFFC00C80" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB04_DATA0.DFB6"         parent="CAN0_MB04_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB04_DATA0.DFB7"         parent="CAN0_MB04_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB05_DATA0"                 read-address="0xFFC00CA0" write-address="0xFFC00CA0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB05_DATA0.DFB6"         parent="CAN0_MB05_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB05_DATA0.DFB7"         parent="CAN0_MB05_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB06_DATA0"                 read-address="0xFFC00CC0" write-address="0xFFC00CC0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB06_DATA0.DFB6"         parent="CAN0_MB06_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB06_DATA0.DFB7"         parent="CAN0_MB06_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB07_DATA0"                 read-address="0xFFC00CE0" write-address="0xFFC00CE0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB07_DATA0.DFB6"         parent="CAN0_MB07_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB07_DATA0.DFB7"         parent="CAN0_MB07_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB08_DATA0"                 read-address="0xFFC00D00" write-address="0xFFC00D00" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB08_DATA0.DFB6"         parent="CAN0_MB08_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB08_DATA0.DFB7"         parent="CAN0_MB08_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB09_DATA0"                 read-address="0xFFC00D20" write-address="0xFFC00D20" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB09_DATA0.DFB6"         parent="CAN0_MB09_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB09_DATA0.DFB7"         parent="CAN0_MB09_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB10_DATA0"                 read-address="0xFFC00D40" write-address="0xFFC00D40" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB10_DATA0.DFB6"         parent="CAN0_MB10_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB10_DATA0.DFB7"         parent="CAN0_MB10_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB11_DATA0"                 read-address="0xFFC00D60" write-address="0xFFC00D60" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB11_DATA0.DFB6"         parent="CAN0_MB11_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB11_DATA0.DFB7"         parent="CAN0_MB11_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB12_DATA0"                 read-address="0xFFC00D80" write-address="0xFFC00D80" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB12_DATA0.DFB6"         parent="CAN0_MB12_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB12_DATA0.DFB7"         parent="CAN0_MB12_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB13_DATA0"                 read-address="0xFFC00DA0" write-address="0xFFC00DA0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB13_DATA0.DFB6"         parent="CAN0_MB13_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB13_DATA0.DFB7"         parent="CAN0_MB13_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB14_DATA0"                 read-address="0xFFC00DC0" write-address="0xFFC00DC0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB14_DATA0.DFB6"         parent="CAN0_MB14_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB14_DATA0.DFB7"         parent="CAN0_MB14_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB15_DATA0"                 read-address="0xFFC00DE0" write-address="0xFFC00DE0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB15_DATA0.DFB6"         parent="CAN0_MB15_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB15_DATA0.DFB7"         parent="CAN0_MB15_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB16_DATA0"                 read-address="0xFFC00E00" write-address="0xFFC00E00" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB16_DATA0.DFB6"         parent="CAN0_MB16_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB16_DATA0.DFB7"         parent="CAN0_MB16_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB17_DATA0"                 read-address="0xFFC00E20" write-address="0xFFC00E20" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB17_DATA0.DFB6"         parent="CAN0_MB17_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB17_DATA0.DFB7"         parent="CAN0_MB17_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB18_DATA0"                 read-address="0xFFC00E40" write-address="0xFFC00E40" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB18_DATA0.DFB6"         parent="CAN0_MB18_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB18_DATA0.DFB7"         parent="CAN0_MB18_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB19_DATA0"                 read-address="0xFFC00E60" write-address="0xFFC00E60" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB19_DATA0.DFB6"         parent="CAN0_MB19_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB19_DATA0.DFB7"         parent="CAN0_MB19_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB20_DATA0"                 read-address="0xFFC00E80" write-address="0xFFC00E80" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB20_DATA0.DFB6"         parent="CAN0_MB20_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB20_DATA0.DFB7"         parent="CAN0_MB20_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB21_DATA0"                 read-address="0xFFC00EA0" write-address="0xFFC00EA0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB21_DATA0.DFB6"         parent="CAN0_MB21_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB21_DATA0.DFB7"         parent="CAN0_MB21_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB22_DATA0"                 read-address="0xFFC00EC0" write-address="0xFFC00EC0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB22_DATA0.DFB6"         parent="CAN0_MB22_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB22_DATA0.DFB7"         parent="CAN0_MB22_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB23_DATA0"                 read-address="0xFFC00EE0" write-address="0xFFC00EE0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB23_DATA0.DFB6"         parent="CAN0_MB23_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB23_DATA0.DFB7"         parent="CAN0_MB23_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB24_DATA0"                 read-address="0xFFC00F00" write-address="0xFFC00F00" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB24_DATA0.DFB6"         parent="CAN0_MB24_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB24_DATA0.DFB7"         parent="CAN0_MB24_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB25_DATA0"                 read-address="0xFFC00F20" write-address="0xFFC00F20" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB25_DATA0.DFB6"         parent="CAN0_MB25_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB25_DATA0.DFB7"         parent="CAN0_MB25_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB26_DATA0"                 read-address="0xFFC00F40" write-address="0xFFC00F40" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB26_DATA0.DFB6"         parent="CAN0_MB26_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB26_DATA0.DFB7"         parent="CAN0_MB26_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB27_DATA0"                 read-address="0xFFC00F60" write-address="0xFFC00F60" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB27_DATA0.DFB6"         parent="CAN0_MB27_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB27_DATA0.DFB7"         parent="CAN0_MB27_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB28_DATA0"                 read-address="0xFFC00F80" write-address="0xFFC00F80" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB28_DATA0.DFB6"         parent="CAN0_MB28_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB28_DATA0.DFB7"         parent="CAN0_MB28_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB29_DATA0"                 read-address="0xFFC00FA0" write-address="0xFFC00FA0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB29_DATA0.DFB6"         parent="CAN0_MB29_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB29_DATA0.DFB7"         parent="CAN0_MB29_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB30_DATA0"                 read-address="0xFFC00FC0" write-address="0xFFC00FC0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB30_DATA0.DFB6"         parent="CAN0_MB30_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB30_DATA0.DFB7"         parent="CAN0_MB30_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB31_DATA0"                 read-address="0xFFC00FE0" write-address="0xFFC00FE0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 0 Register" />
   <register name="CAN0_MB31_DATA0.DFB6"         parent="CAN0_MB31_DATA0" bit-position="8" bit-size="8" description="Data Field Byte 6" />
   <register name="CAN0_MB31_DATA0.DFB7"         parent="CAN0_MB31_DATA0" bit-position="0" bit-size="8" description="Data Field Byte 7" />
<register name="CAN0_MB00_DATA1"                 read-address="0xFFC00C04" write-address="0xFFC00C04" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB00_DATA1.DFB4"         parent="CAN0_MB00_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB00_DATA1.DFB5"         parent="CAN0_MB00_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB01_DATA1"                 read-address="0xFFC00C24" write-address="0xFFC00C24" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB01_DATA1.DFB4"         parent="CAN0_MB01_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB01_DATA1.DFB5"         parent="CAN0_MB01_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB02_DATA1"                 read-address="0xFFC00C44" write-address="0xFFC00C44" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB02_DATA1.DFB4"         parent="CAN0_MB02_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB02_DATA1.DFB5"         parent="CAN0_MB02_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB03_DATA1"                 read-address="0xFFC00C64" write-address="0xFFC00C64" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB03_DATA1.DFB4"         parent="CAN0_MB03_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB03_DATA1.DFB5"         parent="CAN0_MB03_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB04_DATA1"                 read-address="0xFFC00C84" write-address="0xFFC00C84" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB04_DATA1.DFB4"         parent="CAN0_MB04_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB04_DATA1.DFB5"         parent="CAN0_MB04_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB05_DATA1"                 read-address="0xFFC00CA4" write-address="0xFFC00CA4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB05_DATA1.DFB4"         parent="CAN0_MB05_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB05_DATA1.DFB5"         parent="CAN0_MB05_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB06_DATA1"                 read-address="0xFFC00CC4" write-address="0xFFC00CC4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB06_DATA1.DFB4"         parent="CAN0_MB06_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB06_DATA1.DFB5"         parent="CAN0_MB06_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB07_DATA1"                 read-address="0xFFC00CE4" write-address="0xFFC00CE4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB07_DATA1.DFB4"         parent="CAN0_MB07_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB07_DATA1.DFB5"         parent="CAN0_MB07_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB08_DATA1"                 read-address="0xFFC00D04" write-address="0xFFC00D04" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB08_DATA1.DFB4"         parent="CAN0_MB08_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB08_DATA1.DFB5"         parent="CAN0_MB08_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB09_DATA1"                 read-address="0xFFC00D24" write-address="0xFFC00D24" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB09_DATA1.DFB4"         parent="CAN0_MB09_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB09_DATA1.DFB5"         parent="CAN0_MB09_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB10_DATA1"                 read-address="0xFFC00D44" write-address="0xFFC00D44" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB10_DATA1.DFB4"         parent="CAN0_MB10_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB10_DATA1.DFB5"         parent="CAN0_MB10_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB11_DATA1"                 read-address="0xFFC00D64" write-address="0xFFC00D64" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB11_DATA1.DFB4"         parent="CAN0_MB11_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB11_DATA1.DFB5"         parent="CAN0_MB11_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB12_DATA1"                 read-address="0xFFC00D84" write-address="0xFFC00D84" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB12_DATA1.DFB4"         parent="CAN0_MB12_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB12_DATA1.DFB5"         parent="CAN0_MB12_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB13_DATA1"                 read-address="0xFFC00DA4" write-address="0xFFC00DA4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB13_DATA1.DFB4"         parent="CAN0_MB13_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB13_DATA1.DFB5"         parent="CAN0_MB13_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB14_DATA1"                 read-address="0xFFC00DC4" write-address="0xFFC00DC4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB14_DATA1.DFB4"         parent="CAN0_MB14_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB14_DATA1.DFB5"         parent="CAN0_MB14_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB15_DATA1"                 read-address="0xFFC00DE4" write-address="0xFFC00DE4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB15_DATA1.DFB4"         parent="CAN0_MB15_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB15_DATA1.DFB5"         parent="CAN0_MB15_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB16_DATA1"                 read-address="0xFFC00E04" write-address="0xFFC00E04" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB16_DATA1.DFB4"         parent="CAN0_MB16_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB16_DATA1.DFB5"         parent="CAN0_MB16_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB17_DATA1"                 read-address="0xFFC00E24" write-address="0xFFC00E24" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB17_DATA1.DFB4"         parent="CAN0_MB17_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB17_DATA1.DFB5"         parent="CAN0_MB17_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB18_DATA1"                 read-address="0xFFC00E44" write-address="0xFFC00E44" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB18_DATA1.DFB4"         parent="CAN0_MB18_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB18_DATA1.DFB5"         parent="CAN0_MB18_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB19_DATA1"                 read-address="0xFFC00E64" write-address="0xFFC00E64" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB19_DATA1.DFB4"         parent="CAN0_MB19_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB19_DATA1.DFB5"         parent="CAN0_MB19_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB20_DATA1"                 read-address="0xFFC00E84" write-address="0xFFC00E84" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB20_DATA1.DFB4"         parent="CAN0_MB20_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB20_DATA1.DFB5"         parent="CAN0_MB20_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB21_DATA1"                 read-address="0xFFC00EA4" write-address="0xFFC00EA4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB21_DATA1.DFB4"         parent="CAN0_MB21_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB21_DATA1.DFB5"         parent="CAN0_MB21_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB22_DATA1"                 read-address="0xFFC00EC4" write-address="0xFFC00EC4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB22_DATA1.DFB4"         parent="CAN0_MB22_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB22_DATA1.DFB5"         parent="CAN0_MB22_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB23_DATA1"                 read-address="0xFFC00EE4" write-address="0xFFC00EE4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB23_DATA1.DFB4"         parent="CAN0_MB23_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB23_DATA1.DFB5"         parent="CAN0_MB23_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB24_DATA1"                 read-address="0xFFC00F04" write-address="0xFFC00F04" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB24_DATA1.DFB4"         parent="CAN0_MB24_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB24_DATA1.DFB5"         parent="CAN0_MB24_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB25_DATA1"                 read-address="0xFFC00F24" write-address="0xFFC00F24" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB25_DATA1.DFB4"         parent="CAN0_MB25_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB25_DATA1.DFB5"         parent="CAN0_MB25_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB26_DATA1"                 read-address="0xFFC00F44" write-address="0xFFC00F44" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB26_DATA1.DFB4"         parent="CAN0_MB26_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB26_DATA1.DFB5"         parent="CAN0_MB26_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB27_DATA1"                 read-address="0xFFC00F64" write-address="0xFFC00F64" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB27_DATA1.DFB4"         parent="CAN0_MB27_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB27_DATA1.DFB5"         parent="CAN0_MB27_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB28_DATA1"                 read-address="0xFFC00F84" write-address="0xFFC00F84" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB28_DATA1.DFB4"         parent="CAN0_MB28_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB28_DATA1.DFB5"         parent="CAN0_MB28_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB29_DATA1"                 read-address="0xFFC00FA4" write-address="0xFFC00FA4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB29_DATA1.DFB4"         parent="CAN0_MB29_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB29_DATA1.DFB5"         parent="CAN0_MB29_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB30_DATA1"                 read-address="0xFFC00FC4" write-address="0xFFC00FC4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB30_DATA1.DFB4"         parent="CAN0_MB30_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB30_DATA1.DFB5"         parent="CAN0_MB30_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB31_DATA1"                 read-address="0xFFC00FE4" write-address="0xFFC00FE4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 1 Register" />
   <register name="CAN0_MB31_DATA1.DFB4"         parent="CAN0_MB31_DATA1" bit-position="8" bit-size="8" description="Data Field Byte 4" />
   <register name="CAN0_MB31_DATA1.DFB5"         parent="CAN0_MB31_DATA1" bit-position="0" bit-size="8" description="Data Field Byte 5" />
<register name="CAN0_MB00_DATA2"                 read-address="0xFFC00C08" write-address="0xFFC00C08" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB00_DATA2.DFB2"         parent="CAN0_MB00_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB00_DATA2.DFB3"         parent="CAN0_MB00_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB01_DATA2"                 read-address="0xFFC00C28" write-address="0xFFC00C28" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB01_DATA2.DFB2"         parent="CAN0_MB01_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB01_DATA2.DFB3"         parent="CAN0_MB01_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB02_DATA2"                 read-address="0xFFC00C48" write-address="0xFFC00C48" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB02_DATA2.DFB2"         parent="CAN0_MB02_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB02_DATA2.DFB3"         parent="CAN0_MB02_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB03_DATA2"                 read-address="0xFFC00C68" write-address="0xFFC00C68" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB03_DATA2.DFB2"         parent="CAN0_MB03_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB03_DATA2.DFB3"         parent="CAN0_MB03_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB04_DATA2"                 read-address="0xFFC00C88" write-address="0xFFC00C88" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB04_DATA2.DFB2"         parent="CAN0_MB04_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB04_DATA2.DFB3"         parent="CAN0_MB04_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB05_DATA2"                 read-address="0xFFC00CA8" write-address="0xFFC00CA8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB05_DATA2.DFB2"         parent="CAN0_MB05_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB05_DATA2.DFB3"         parent="CAN0_MB05_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB06_DATA2"                 read-address="0xFFC00CC8" write-address="0xFFC00CC8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB06_DATA2.DFB2"         parent="CAN0_MB06_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB06_DATA2.DFB3"         parent="CAN0_MB06_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB07_DATA2"                 read-address="0xFFC00CE8" write-address="0xFFC00CE8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB07_DATA2.DFB2"         parent="CAN0_MB07_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB07_DATA2.DFB3"         parent="CAN0_MB07_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB08_DATA2"                 read-address="0xFFC00D08" write-address="0xFFC00D08" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB08_DATA2.DFB2"         parent="CAN0_MB08_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB08_DATA2.DFB3"         parent="CAN0_MB08_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB09_DATA2"                 read-address="0xFFC00D28" write-address="0xFFC00D28" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB09_DATA2.DFB2"         parent="CAN0_MB09_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB09_DATA2.DFB3"         parent="CAN0_MB09_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB10_DATA2"                 read-address="0xFFC00D48" write-address="0xFFC00D48" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB10_DATA2.DFB2"         parent="CAN0_MB10_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB10_DATA2.DFB3"         parent="CAN0_MB10_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB11_DATA2"                 read-address="0xFFC00D68" write-address="0xFFC00D68" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB11_DATA2.DFB2"         parent="CAN0_MB11_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB11_DATA2.DFB3"         parent="CAN0_MB11_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB12_DATA2"                 read-address="0xFFC00D88" write-address="0xFFC00D88" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB12_DATA2.DFB2"         parent="CAN0_MB12_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB12_DATA2.DFB3"         parent="CAN0_MB12_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB13_DATA2"                 read-address="0xFFC00DA8" write-address="0xFFC00DA8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB13_DATA2.DFB2"         parent="CAN0_MB13_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB13_DATA2.DFB3"         parent="CAN0_MB13_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB14_DATA2"                 read-address="0xFFC00DC8" write-address="0xFFC00DC8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB14_DATA2.DFB2"         parent="CAN0_MB14_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB14_DATA2.DFB3"         parent="CAN0_MB14_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB15_DATA2"                 read-address="0xFFC00DE8" write-address="0xFFC00DE8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB15_DATA2.DFB2"         parent="CAN0_MB15_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB15_DATA2.DFB3"         parent="CAN0_MB15_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB16_DATA2"                 read-address="0xFFC00E08" write-address="0xFFC00E08" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB16_DATA2.DFB2"         parent="CAN0_MB16_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB16_DATA2.DFB3"         parent="CAN0_MB16_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB17_DATA2"                 read-address="0xFFC00E28" write-address="0xFFC00E28" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB17_DATA2.DFB2"         parent="CAN0_MB17_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB17_DATA2.DFB3"         parent="CAN0_MB17_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB18_DATA2"                 read-address="0xFFC00E48" write-address="0xFFC00E48" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB18_DATA2.DFB2"         parent="CAN0_MB18_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB18_DATA2.DFB3"         parent="CAN0_MB18_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB19_DATA2"                 read-address="0xFFC00E68" write-address="0xFFC00E68" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB19_DATA2.DFB2"         parent="CAN0_MB19_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB19_DATA2.DFB3"         parent="CAN0_MB19_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB20_DATA2"                 read-address="0xFFC00E88" write-address="0xFFC00E88" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB20_DATA2.DFB2"         parent="CAN0_MB20_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB20_DATA2.DFB3"         parent="CAN0_MB20_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB21_DATA2"                 read-address="0xFFC00EA8" write-address="0xFFC00EA8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB21_DATA2.DFB2"         parent="CAN0_MB21_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB21_DATA2.DFB3"         parent="CAN0_MB21_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB22_DATA2"                 read-address="0xFFC00EC8" write-address="0xFFC00EC8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB22_DATA2.DFB2"         parent="CAN0_MB22_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB22_DATA2.DFB3"         parent="CAN0_MB22_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB23_DATA2"                 read-address="0xFFC00EE8" write-address="0xFFC00EE8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB23_DATA2.DFB2"         parent="CAN0_MB23_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB23_DATA2.DFB3"         parent="CAN0_MB23_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB24_DATA2"                 read-address="0xFFC00F08" write-address="0xFFC00F08" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB24_DATA2.DFB2"         parent="CAN0_MB24_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB24_DATA2.DFB3"         parent="CAN0_MB24_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB25_DATA2"                 read-address="0xFFC00F28" write-address="0xFFC00F28" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB25_DATA2.DFB2"         parent="CAN0_MB25_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB25_DATA2.DFB3"         parent="CAN0_MB25_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB26_DATA2"                 read-address="0xFFC00F48" write-address="0xFFC00F48" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB26_DATA2.DFB2"         parent="CAN0_MB26_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB26_DATA2.DFB3"         parent="CAN0_MB26_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB27_DATA2"                 read-address="0xFFC00F68" write-address="0xFFC00F68" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB27_DATA2.DFB2"         parent="CAN0_MB27_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB27_DATA2.DFB3"         parent="CAN0_MB27_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB28_DATA2"                 read-address="0xFFC00F88" write-address="0xFFC00F88" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB28_DATA2.DFB2"         parent="CAN0_MB28_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB28_DATA2.DFB3"         parent="CAN0_MB28_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB29_DATA2"                 read-address="0xFFC00FA8" write-address="0xFFC00FA8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB29_DATA2.DFB2"         parent="CAN0_MB29_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB29_DATA2.DFB3"         parent="CAN0_MB29_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB30_DATA2"                 read-address="0xFFC00FC8" write-address="0xFFC00FC8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB30_DATA2.DFB2"         parent="CAN0_MB30_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB30_DATA2.DFB3"         parent="CAN0_MB30_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB31_DATA2"                 read-address="0xFFC00FE8" write-address="0xFFC00FE8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 2 Register" />
   <register name="CAN0_MB31_DATA2.DFB2"         parent="CAN0_MB31_DATA2" bit-position="8" bit-size="8" description="Data Field Byte 2" />
   <register name="CAN0_MB31_DATA2.DFB3"         parent="CAN0_MB31_DATA2" bit-position="0" bit-size="8" description="Data Field Byte 3" />
<register name="CAN0_MB00_DATA3"                 read-address="0xFFC00C0C" write-address="0xFFC00C0C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB00_DATA3.DFB0"         parent="CAN0_MB00_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB00_DATA3.DFB1"         parent="CAN0_MB00_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB01_DATA3"                 read-address="0xFFC00C2C" write-address="0xFFC00C2C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB01_DATA3.DFB0"         parent="CAN0_MB01_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB01_DATA3.DFB1"         parent="CAN0_MB01_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB02_DATA3"                 read-address="0xFFC00C4C" write-address="0xFFC00C4C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB02_DATA3.DFB0"         parent="CAN0_MB02_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB02_DATA3.DFB1"         parent="CAN0_MB02_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB03_DATA3"                 read-address="0xFFC00C6C" write-address="0xFFC00C6C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB03_DATA3.DFB0"         parent="CAN0_MB03_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB03_DATA3.DFB1"         parent="CAN0_MB03_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB04_DATA3"                 read-address="0xFFC00C8C" write-address="0xFFC00C8C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB04_DATA3.DFB0"         parent="CAN0_MB04_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB04_DATA3.DFB1"         parent="CAN0_MB04_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB05_DATA3"                 read-address="0xFFC00CAC" write-address="0xFFC00CAC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB05_DATA3.DFB0"         parent="CAN0_MB05_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB05_DATA3.DFB1"         parent="CAN0_MB05_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB06_DATA3"                 read-address="0xFFC00CCC" write-address="0xFFC00CCC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB06_DATA3.DFB0"         parent="CAN0_MB06_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB06_DATA3.DFB1"         parent="CAN0_MB06_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB07_DATA3"                 read-address="0xFFC00CEC" write-address="0xFFC00CEC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB07_DATA3.DFB0"         parent="CAN0_MB07_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB07_DATA3.DFB1"         parent="CAN0_MB07_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB08_DATA3"                 read-address="0xFFC00D0C" write-address="0xFFC00D0C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB08_DATA3.DFB0"         parent="CAN0_MB08_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB08_DATA3.DFB1"         parent="CAN0_MB08_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB09_DATA3"                 read-address="0xFFC00D2C" write-address="0xFFC00D2C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB09_DATA3.DFB0"         parent="CAN0_MB09_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB09_DATA3.DFB1"         parent="CAN0_MB09_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB10_DATA3"                 read-address="0xFFC00D4C" write-address="0xFFC00D4C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB10_DATA3.DFB0"         parent="CAN0_MB10_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB10_DATA3.DFB1"         parent="CAN0_MB10_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB11_DATA3"                 read-address="0xFFC00D6C" write-address="0xFFC00D6C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB11_DATA3.DFB0"         parent="CAN0_MB11_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB11_DATA3.DFB1"         parent="CAN0_MB11_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB12_DATA3"                 read-address="0xFFC00D8C" write-address="0xFFC00D8C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB12_DATA3.DFB0"         parent="CAN0_MB12_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB12_DATA3.DFB1"         parent="CAN0_MB12_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB13_DATA3"                 read-address="0xFFC00DAC" write-address="0xFFC00DAC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB13_DATA3.DFB0"         parent="CAN0_MB13_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB13_DATA3.DFB1"         parent="CAN0_MB13_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB14_DATA3"                 read-address="0xFFC00DCC" write-address="0xFFC00DCC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB14_DATA3.DFB0"         parent="CAN0_MB14_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB14_DATA3.DFB1"         parent="CAN0_MB14_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB15_DATA3"                 read-address="0xFFC00DEC" write-address="0xFFC00DEC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB15_DATA3.DFB0"         parent="CAN0_MB15_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB15_DATA3.DFB1"         parent="CAN0_MB15_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB16_DATA3"                 read-address="0xFFC00E0C" write-address="0xFFC00E0C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB16_DATA3.DFB0"         parent="CAN0_MB16_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB16_DATA3.DFB1"         parent="CAN0_MB16_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB17_DATA3"                 read-address="0xFFC00E2C" write-address="0xFFC00E2C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB17_DATA3.DFB0"         parent="CAN0_MB17_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB17_DATA3.DFB1"         parent="CAN0_MB17_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB18_DATA3"                 read-address="0xFFC00E4C" write-address="0xFFC00E4C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB18_DATA3.DFB0"         parent="CAN0_MB18_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB18_DATA3.DFB1"         parent="CAN0_MB18_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB19_DATA3"                 read-address="0xFFC00E6C" write-address="0xFFC00E6C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB19_DATA3.DFB0"         parent="CAN0_MB19_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB19_DATA3.DFB1"         parent="CAN0_MB19_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB20_DATA3"                 read-address="0xFFC00E8C" write-address="0xFFC00E8C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB20_DATA3.DFB0"         parent="CAN0_MB20_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB20_DATA3.DFB1"         parent="CAN0_MB20_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB21_DATA3"                 read-address="0xFFC00EAC" write-address="0xFFC00EAC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB21_DATA3.DFB0"         parent="CAN0_MB21_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB21_DATA3.DFB1"         parent="CAN0_MB21_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB22_DATA3"                 read-address="0xFFC00ECC" write-address="0xFFC00ECC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB22_DATA3.DFB0"         parent="CAN0_MB22_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB22_DATA3.DFB1"         parent="CAN0_MB22_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB23_DATA3"                 read-address="0xFFC00EEC" write-address="0xFFC00EEC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB23_DATA3.DFB0"         parent="CAN0_MB23_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB23_DATA3.DFB1"         parent="CAN0_MB23_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB24_DATA3"                 read-address="0xFFC00F0C" write-address="0xFFC00F0C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB24_DATA3.DFB0"         parent="CAN0_MB24_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB24_DATA3.DFB1"         parent="CAN0_MB24_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB25_DATA3"                 read-address="0xFFC00F2C" write-address="0xFFC00F2C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB25_DATA3.DFB0"         parent="CAN0_MB25_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB25_DATA3.DFB1"         parent="CAN0_MB25_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB26_DATA3"                 read-address="0xFFC00F4C" write-address="0xFFC00F4C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB26_DATA3.DFB0"         parent="CAN0_MB26_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB26_DATA3.DFB1"         parent="CAN0_MB26_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB27_DATA3"                 read-address="0xFFC00F6C" write-address="0xFFC00F6C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB27_DATA3.DFB0"         parent="CAN0_MB27_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB27_DATA3.DFB1"         parent="CAN0_MB27_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB28_DATA3"                 read-address="0xFFC00F8C" write-address="0xFFC00F8C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB28_DATA3.DFB0"         parent="CAN0_MB28_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB28_DATA3.DFB1"         parent="CAN0_MB28_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB29_DATA3"                 read-address="0xFFC00FAC" write-address="0xFFC00FAC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB29_DATA3.DFB0"         parent="CAN0_MB29_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB29_DATA3.DFB1"         parent="CAN0_MB29_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB30_DATA3"                 read-address="0xFFC00FCC" write-address="0xFFC00FCC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB30_DATA3.DFB0"         parent="CAN0_MB30_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB30_DATA3.DFB1"         parent="CAN0_MB30_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB31_DATA3"                 read-address="0xFFC00FEC" write-address="0xFFC00FEC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Word 3 Register" />
   <register name="CAN0_MB31_DATA3.DFB0"         parent="CAN0_MB31_DATA3" bit-position="8" bit-size="8" description="Data Field Byte 0" />
   <register name="CAN0_MB31_DATA3.DFB1"         parent="CAN0_MB31_DATA3" bit-position="0" bit-size="8" description="Data Field Byte 1" />
<register name="CAN0_MB00_LENGTH"                read-address="0xFFC00C10" write-address="0xFFC00C10" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB00_LENGTH.DLC"         parent="CAN0_MB00_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB01_LENGTH"                read-address="0xFFC00C30" write-address="0xFFC00C30" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB01_LENGTH.DLC"         parent="CAN0_MB01_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB02_LENGTH"                read-address="0xFFC00C50" write-address="0xFFC00C50" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB02_LENGTH.DLC"         parent="CAN0_MB02_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB03_LENGTH"                read-address="0xFFC00C70" write-address="0xFFC00C70" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB03_LENGTH.DLC"         parent="CAN0_MB03_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB04_LENGTH"                read-address="0xFFC00C90" write-address="0xFFC00C90" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB04_LENGTH.DLC"         parent="CAN0_MB04_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB05_LENGTH"                read-address="0xFFC00CB0" write-address="0xFFC00CB0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB05_LENGTH.DLC"         parent="CAN0_MB05_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB06_LENGTH"                read-address="0xFFC00CD0" write-address="0xFFC00CD0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB06_LENGTH.DLC"         parent="CAN0_MB06_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB07_LENGTH"                read-address="0xFFC00CF0" write-address="0xFFC00CF0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB07_LENGTH.DLC"         parent="CAN0_MB07_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB08_LENGTH"                read-address="0xFFC00D10" write-address="0xFFC00D10" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB08_LENGTH.DLC"         parent="CAN0_MB08_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB09_LENGTH"                read-address="0xFFC00D30" write-address="0xFFC00D30" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB09_LENGTH.DLC"         parent="CAN0_MB09_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB10_LENGTH"                read-address="0xFFC00D50" write-address="0xFFC00D50" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB10_LENGTH.DLC"         parent="CAN0_MB10_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB11_LENGTH"                read-address="0xFFC00D70" write-address="0xFFC00D70" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB11_LENGTH.DLC"         parent="CAN0_MB11_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB12_LENGTH"                read-address="0xFFC00D90" write-address="0xFFC00D90" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB12_LENGTH.DLC"         parent="CAN0_MB12_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB13_LENGTH"                read-address="0xFFC00DB0" write-address="0xFFC00DB0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB13_LENGTH.DLC"         parent="CAN0_MB13_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB14_LENGTH"                read-address="0xFFC00DD0" write-address="0xFFC00DD0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB14_LENGTH.DLC"         parent="CAN0_MB14_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB15_LENGTH"                read-address="0xFFC00DF0" write-address="0xFFC00DF0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB15_LENGTH.DLC"         parent="CAN0_MB15_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB16_LENGTH"                read-address="0xFFC00E10" write-address="0xFFC00E10" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB16_LENGTH.DLC"         parent="CAN0_MB16_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB17_LENGTH"                read-address="0xFFC00E30" write-address="0xFFC00E30" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB17_LENGTH.DLC"         parent="CAN0_MB17_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB18_LENGTH"                read-address="0xFFC00E50" write-address="0xFFC00E50" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB18_LENGTH.DLC"         parent="CAN0_MB18_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB19_LENGTH"                read-address="0xFFC00E70" write-address="0xFFC00E70" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB19_LENGTH.DLC"         parent="CAN0_MB19_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB20_LENGTH"                read-address="0xFFC00E90" write-address="0xFFC00E90" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB20_LENGTH.DLC"         parent="CAN0_MB20_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB21_LENGTH"                read-address="0xFFC00EB0" write-address="0xFFC00EB0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB21_LENGTH.DLC"         parent="CAN0_MB21_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB22_LENGTH"                read-address="0xFFC00ED0" write-address="0xFFC00ED0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB22_LENGTH.DLC"         parent="CAN0_MB22_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB23_LENGTH"                read-address="0xFFC00EF0" write-address="0xFFC00EF0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB23_LENGTH.DLC"         parent="CAN0_MB23_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB24_LENGTH"                read-address="0xFFC00F10" write-address="0xFFC00F10" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB24_LENGTH.DLC"         parent="CAN0_MB24_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB25_LENGTH"                read-address="0xFFC00F30" write-address="0xFFC00F30" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB25_LENGTH.DLC"         parent="CAN0_MB25_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB26_LENGTH"                read-address="0xFFC00F50" write-address="0xFFC00F50" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB26_LENGTH.DLC"         parent="CAN0_MB26_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB27_LENGTH"                read-address="0xFFC00F70" write-address="0xFFC00F70" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB27_LENGTH.DLC"         parent="CAN0_MB27_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB28_LENGTH"                read-address="0xFFC00F90" write-address="0xFFC00F90" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB28_LENGTH.DLC"         parent="CAN0_MB28_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB29_LENGTH"                read-address="0xFFC00FB0" write-address="0xFFC00FB0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB29_LENGTH.DLC"         parent="CAN0_MB29_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB30_LENGTH"                read-address="0xFFC00FD0" write-address="0xFFC00FD0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB30_LENGTH.DLC"         parent="CAN0_MB30_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB31_LENGTH"                read-address="0xFFC00FF0" write-address="0xFFC00FF0" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Length Register" />
   <register name="CAN0_MB31_LENGTH.DLC"         parent="CAN0_MB31_LENGTH" bit-position="0" bit-size="4" description="Data Length Code" />
<register name="CAN0_MB00_TIMESTAMP"             read-address="0xFFC00C14" write-address="0xFFC00C14" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB01_TIMESTAMP"             read-address="0xFFC00C34" write-address="0xFFC00C34" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB02_TIMESTAMP"             read-address="0xFFC00C54" write-address="0xFFC00C54" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB03_TIMESTAMP"             read-address="0xFFC00C74" write-address="0xFFC00C74" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB04_TIMESTAMP"             read-address="0xFFC00C94" write-address="0xFFC00C94" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB05_TIMESTAMP"             read-address="0xFFC00CB4" write-address="0xFFC00CB4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB06_TIMESTAMP"             read-address="0xFFC00CD4" write-address="0xFFC00CD4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB07_TIMESTAMP"             read-address="0xFFC00CF4" write-address="0xFFC00CF4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB08_TIMESTAMP"             read-address="0xFFC00D14" write-address="0xFFC00D14" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB09_TIMESTAMP"             read-address="0xFFC00D34" write-address="0xFFC00D34" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB10_TIMESTAMP"             read-address="0xFFC00D54" write-address="0xFFC00D54" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB11_TIMESTAMP"             read-address="0xFFC00D74" write-address="0xFFC00D74" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB12_TIMESTAMP"             read-address="0xFFC00D94" write-address="0xFFC00D94" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB13_TIMESTAMP"             read-address="0xFFC00DB4" write-address="0xFFC00DB4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB14_TIMESTAMP"             read-address="0xFFC00DD4" write-address="0xFFC00DD4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB15_TIMESTAMP"             read-address="0xFFC00DF4" write-address="0xFFC00DF4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB16_TIMESTAMP"             read-address="0xFFC00E14" write-address="0xFFC00E14" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB17_TIMESTAMP"             read-address="0xFFC00E34" write-address="0xFFC00E34" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB18_TIMESTAMP"             read-address="0xFFC00E54" write-address="0xFFC00E54" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB19_TIMESTAMP"             read-address="0xFFC00E74" write-address="0xFFC00E74" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB20_TIMESTAMP"             read-address="0xFFC00E94" write-address="0xFFC00E94" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB21_TIMESTAMP"             read-address="0xFFC00EB4" write-address="0xFFC00EB4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB22_TIMESTAMP"             read-address="0xFFC00ED4" write-address="0xFFC00ED4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB23_TIMESTAMP"             read-address="0xFFC00EF4" write-address="0xFFC00EF4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB24_TIMESTAMP"             read-address="0xFFC00F14" write-address="0xFFC00F14" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB25_TIMESTAMP"             read-address="0xFFC00F34" write-address="0xFFC00F34" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB26_TIMESTAMP"             read-address="0xFFC00F54" write-address="0xFFC00F54" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB27_TIMESTAMP"             read-address="0xFFC00F74" write-address="0xFFC00F74" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB28_TIMESTAMP"             read-address="0xFFC00F94" write-address="0xFFC00F94" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB29_TIMESTAMP"             read-address="0xFFC00FB4" write-address="0xFFC00FB4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB30_TIMESTAMP"             read-address="0xFFC00FD4" write-address="0xFFC00FD4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB31_TIMESTAMP"             read-address="0xFFC00FF4" write-address="0xFFC00FF4" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox Timestamp Register" />
<register name="CAN0_MB00_ID0"                   read-address="0xFFC00C18" write-address="0xFFC00C18" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB01_ID0"                   read-address="0xFFC00C38" write-address="0xFFC00C38" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB02_ID0"                   read-address="0xFFC00C58" write-address="0xFFC00C58" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB03_ID0"                   read-address="0xFFC00C78" write-address="0xFFC00C78" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB04_ID0"                   read-address="0xFFC00C98" write-address="0xFFC00C98" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB05_ID0"                   read-address="0xFFC00CB8" write-address="0xFFC00CB8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB06_ID0"                   read-address="0xFFC00CD8" write-address="0xFFC00CD8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB07_ID0"                   read-address="0xFFC00CF8" write-address="0xFFC00CF8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB08_ID0"                   read-address="0xFFC00D18" write-address="0xFFC00D18" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB09_ID0"                   read-address="0xFFC00D38" write-address="0xFFC00D38" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB10_ID0"                   read-address="0xFFC00D58" write-address="0xFFC00D58" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB11_ID0"                   read-address="0xFFC00D78" write-address="0xFFC00D78" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB12_ID0"                   read-address="0xFFC00D98" write-address="0xFFC00D98" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB13_ID0"                   read-address="0xFFC00DB8" write-address="0xFFC00DB8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB14_ID0"                   read-address="0xFFC00DD8" write-address="0xFFC00DD8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB15_ID0"                   read-address="0xFFC00DF8" write-address="0xFFC00DF8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB16_ID0"                   read-address="0xFFC00E18" write-address="0xFFC00E18" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB17_ID0"                   read-address="0xFFC00E38" write-address="0xFFC00E38" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB18_ID0"                   read-address="0xFFC00E58" write-address="0xFFC00E58" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB19_ID0"                   read-address="0xFFC00E78" write-address="0xFFC00E78" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB20_ID0"                   read-address="0xFFC00E98" write-address="0xFFC00E98" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB21_ID0"                   read-address="0xFFC00EB8" write-address="0xFFC00EB8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB22_ID0"                   read-address="0xFFC00ED8" write-address="0xFFC00ED8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB23_ID0"                   read-address="0xFFC00EF8" write-address="0xFFC00EF8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB24_ID0"                   read-address="0xFFC00F18" write-address="0xFFC00F18" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB25_ID0"                   read-address="0xFFC00F38" write-address="0xFFC00F38" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB26_ID0"                   read-address="0xFFC00F58" write-address="0xFFC00F58" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB27_ID0"                   read-address="0xFFC00F78" write-address="0xFFC00F78" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB28_ID0"                   read-address="0xFFC00F98" write-address="0xFFC00F98" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB29_ID0"                   read-address="0xFFC00FB8" write-address="0xFFC00FB8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB30_ID0"                   read-address="0xFFC00FD8" write-address="0xFFC00FD8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB31_ID0"                   read-address="0xFFC00FF8" write-address="0xFFC00FF8" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 0 Register" />
<register name="CAN0_MB00_ID1"                   read-address="0xFFC00C1C" write-address="0xFFC00C1C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB00_ID1.AME"            parent="CAN0_MB00_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB00_ID1.RTR"            parent="CAN0_MB00_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB00_ID1.IDE"            parent="CAN0_MB00_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB00_ID1.BASEID"         parent="CAN0_MB00_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB00_ID1.EXTID"          parent="CAN0_MB00_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB01_ID1"                   read-address="0xFFC00C3C" write-address="0xFFC00C3C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB01_ID1.AME"            parent="CAN0_MB01_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB01_ID1.RTR"            parent="CAN0_MB01_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB01_ID1.IDE"            parent="CAN0_MB01_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB01_ID1.BASEID"         parent="CAN0_MB01_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB01_ID1.EXTID"          parent="CAN0_MB01_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB02_ID1"                   read-address="0xFFC00C5C" write-address="0xFFC00C5C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB02_ID1.AME"            parent="CAN0_MB02_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB02_ID1.RTR"            parent="CAN0_MB02_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB02_ID1.IDE"            parent="CAN0_MB02_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB02_ID1.BASEID"         parent="CAN0_MB02_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB02_ID1.EXTID"          parent="CAN0_MB02_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB03_ID1"                   read-address="0xFFC00C7C" write-address="0xFFC00C7C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB03_ID1.AME"            parent="CAN0_MB03_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB03_ID1.RTR"            parent="CAN0_MB03_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB03_ID1.IDE"            parent="CAN0_MB03_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB03_ID1.BASEID"         parent="CAN0_MB03_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB03_ID1.EXTID"          parent="CAN0_MB03_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB04_ID1"                   read-address="0xFFC00C9C" write-address="0xFFC00C9C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB04_ID1.AME"            parent="CAN0_MB04_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB04_ID1.RTR"            parent="CAN0_MB04_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB04_ID1.IDE"            parent="CAN0_MB04_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB04_ID1.BASEID"         parent="CAN0_MB04_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB04_ID1.EXTID"          parent="CAN0_MB04_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB05_ID1"                   read-address="0xFFC00CBC" write-address="0xFFC00CBC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB05_ID1.AME"            parent="CAN0_MB05_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB05_ID1.RTR"            parent="CAN0_MB05_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB05_ID1.IDE"            parent="CAN0_MB05_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB05_ID1.BASEID"         parent="CAN0_MB05_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB05_ID1.EXTID"          parent="CAN0_MB05_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB06_ID1"                   read-address="0xFFC00CDC" write-address="0xFFC00CDC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB06_ID1.AME"            parent="CAN0_MB06_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB06_ID1.RTR"            parent="CAN0_MB06_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB06_ID1.IDE"            parent="CAN0_MB06_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB06_ID1.BASEID"         parent="CAN0_MB06_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB06_ID1.EXTID"          parent="CAN0_MB06_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB07_ID1"                   read-address="0xFFC00CFC" write-address="0xFFC00CFC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB07_ID1.AME"            parent="CAN0_MB07_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB07_ID1.RTR"            parent="CAN0_MB07_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB07_ID1.IDE"            parent="CAN0_MB07_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB07_ID1.BASEID"         parent="CAN0_MB07_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB07_ID1.EXTID"          parent="CAN0_MB07_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB08_ID1"                   read-address="0xFFC00D1C" write-address="0xFFC00D1C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB08_ID1.AME"            parent="CAN0_MB08_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB08_ID1.RTR"            parent="CAN0_MB08_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB08_ID1.IDE"            parent="CAN0_MB08_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB08_ID1.BASEID"         parent="CAN0_MB08_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB08_ID1.EXTID"          parent="CAN0_MB08_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB09_ID1"                   read-address="0xFFC00D3C" write-address="0xFFC00D3C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB09_ID1.AME"            parent="CAN0_MB09_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB09_ID1.RTR"            parent="CAN0_MB09_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB09_ID1.IDE"            parent="CAN0_MB09_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB09_ID1.BASEID"         parent="CAN0_MB09_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB09_ID1.EXTID"          parent="CAN0_MB09_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB10_ID1"                   read-address="0xFFC00D5C" write-address="0xFFC00D5C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB10_ID1.AME"            parent="CAN0_MB10_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB10_ID1.RTR"            parent="CAN0_MB10_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB10_ID1.IDE"            parent="CAN0_MB10_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB10_ID1.BASEID"         parent="CAN0_MB10_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB10_ID1.EXTID"          parent="CAN0_MB10_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB11_ID1"                   read-address="0xFFC00D7C" write-address="0xFFC00D7C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB11_ID1.AME"            parent="CAN0_MB11_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB11_ID1.RTR"            parent="CAN0_MB11_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB11_ID1.IDE"            parent="CAN0_MB11_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB11_ID1.BASEID"         parent="CAN0_MB11_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB11_ID1.EXTID"          parent="CAN0_MB11_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB12_ID1"                   read-address="0xFFC00D9C" write-address="0xFFC00D9C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB12_ID1.AME"            parent="CAN0_MB12_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB12_ID1.RTR"            parent="CAN0_MB12_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB12_ID1.IDE"            parent="CAN0_MB12_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB12_ID1.BASEID"         parent="CAN0_MB12_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB12_ID1.EXTID"          parent="CAN0_MB12_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB13_ID1"                   read-address="0xFFC00DBC" write-address="0xFFC00DBC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB13_ID1.AME"            parent="CAN0_MB13_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB13_ID1.RTR"            parent="CAN0_MB13_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB13_ID1.IDE"            parent="CAN0_MB13_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB13_ID1.BASEID"         parent="CAN0_MB13_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB13_ID1.EXTID"          parent="CAN0_MB13_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB14_ID1"                   read-address="0xFFC00DDC" write-address="0xFFC00DDC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB14_ID1.AME"            parent="CAN0_MB14_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB14_ID1.RTR"            parent="CAN0_MB14_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB14_ID1.IDE"            parent="CAN0_MB14_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB14_ID1.BASEID"         parent="CAN0_MB14_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB14_ID1.EXTID"          parent="CAN0_MB14_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB15_ID1"                   read-address="0xFFC00DFC" write-address="0xFFC00DFC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB15_ID1.AME"            parent="CAN0_MB15_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB15_ID1.RTR"            parent="CAN0_MB15_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB15_ID1.IDE"            parent="CAN0_MB15_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB15_ID1.BASEID"         parent="CAN0_MB15_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB15_ID1.EXTID"          parent="CAN0_MB15_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB16_ID1"                   read-address="0xFFC00E1C" write-address="0xFFC00E1C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB16_ID1.AME"            parent="CAN0_MB16_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB16_ID1.RTR"            parent="CAN0_MB16_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB16_ID1.IDE"            parent="CAN0_MB16_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB16_ID1.BASEID"         parent="CAN0_MB16_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB16_ID1.EXTID"          parent="CAN0_MB16_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB17_ID1"                   read-address="0xFFC00E3C" write-address="0xFFC00E3C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB17_ID1.AME"            parent="CAN0_MB17_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB17_ID1.RTR"            parent="CAN0_MB17_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB17_ID1.IDE"            parent="CAN0_MB17_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB17_ID1.BASEID"         parent="CAN0_MB17_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB17_ID1.EXTID"          parent="CAN0_MB17_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB18_ID1"                   read-address="0xFFC00E5C" write-address="0xFFC00E5C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB18_ID1.AME"            parent="CAN0_MB18_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB18_ID1.RTR"            parent="CAN0_MB18_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB18_ID1.IDE"            parent="CAN0_MB18_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB18_ID1.BASEID"         parent="CAN0_MB18_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB18_ID1.EXTID"          parent="CAN0_MB18_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB19_ID1"                   read-address="0xFFC00E7C" write-address="0xFFC00E7C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB19_ID1.AME"            parent="CAN0_MB19_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB19_ID1.RTR"            parent="CAN0_MB19_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB19_ID1.IDE"            parent="CAN0_MB19_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB19_ID1.BASEID"         parent="CAN0_MB19_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB19_ID1.EXTID"          parent="CAN0_MB19_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB20_ID1"                   read-address="0xFFC00E9C" write-address="0xFFC00E9C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB20_ID1.AME"            parent="CAN0_MB20_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB20_ID1.RTR"            parent="CAN0_MB20_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB20_ID1.IDE"            parent="CAN0_MB20_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB20_ID1.BASEID"         parent="CAN0_MB20_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB20_ID1.EXTID"          parent="CAN0_MB20_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB21_ID1"                   read-address="0xFFC00EBC" write-address="0xFFC00EBC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB21_ID1.AME"            parent="CAN0_MB21_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB21_ID1.RTR"            parent="CAN0_MB21_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB21_ID1.IDE"            parent="CAN0_MB21_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB21_ID1.BASEID"         parent="CAN0_MB21_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB21_ID1.EXTID"          parent="CAN0_MB21_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB22_ID1"                   read-address="0xFFC00EDC" write-address="0xFFC00EDC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB22_ID1.AME"            parent="CAN0_MB22_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB22_ID1.RTR"            parent="CAN0_MB22_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB22_ID1.IDE"            parent="CAN0_MB22_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB22_ID1.BASEID"         parent="CAN0_MB22_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB22_ID1.EXTID"          parent="CAN0_MB22_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB23_ID1"                   read-address="0xFFC00EFC" write-address="0xFFC00EFC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB23_ID1.AME"            parent="CAN0_MB23_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB23_ID1.RTR"            parent="CAN0_MB23_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB23_ID1.IDE"            parent="CAN0_MB23_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB23_ID1.BASEID"         parent="CAN0_MB23_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB23_ID1.EXTID"          parent="CAN0_MB23_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB24_ID1"                   read-address="0xFFC00F1C" write-address="0xFFC00F1C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB24_ID1.AME"            parent="CAN0_MB24_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB24_ID1.RTR"            parent="CAN0_MB24_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB24_ID1.IDE"            parent="CAN0_MB24_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB24_ID1.BASEID"         parent="CAN0_MB24_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB24_ID1.EXTID"          parent="CAN0_MB24_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB25_ID1"                   read-address="0xFFC00F3C" write-address="0xFFC00F3C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB25_ID1.AME"            parent="CAN0_MB25_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB25_ID1.RTR"            parent="CAN0_MB25_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB25_ID1.IDE"            parent="CAN0_MB25_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB25_ID1.BASEID"         parent="CAN0_MB25_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB25_ID1.EXTID"          parent="CAN0_MB25_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB26_ID1"                   read-address="0xFFC00F5C" write-address="0xFFC00F5C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB26_ID1.AME"            parent="CAN0_MB26_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB26_ID1.RTR"            parent="CAN0_MB26_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB26_ID1.IDE"            parent="CAN0_MB26_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB26_ID1.BASEID"         parent="CAN0_MB26_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB26_ID1.EXTID"          parent="CAN0_MB26_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB27_ID1"                   read-address="0xFFC00F7C" write-address="0xFFC00F7C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB27_ID1.AME"            parent="CAN0_MB27_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB27_ID1.RTR"            parent="CAN0_MB27_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB27_ID1.IDE"            parent="CAN0_MB27_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB27_ID1.BASEID"         parent="CAN0_MB27_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB27_ID1.EXTID"          parent="CAN0_MB27_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB28_ID1"                   read-address="0xFFC00F9C" write-address="0xFFC00F9C" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB28_ID1.AME"            parent="CAN0_MB28_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB28_ID1.RTR"            parent="CAN0_MB28_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB28_ID1.IDE"            parent="CAN0_MB28_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB28_ID1.BASEID"         parent="CAN0_MB28_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB28_ID1.EXTID"          parent="CAN0_MB28_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB29_ID1"                   read-address="0xFFC00FBC" write-address="0xFFC00FBC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB29_ID1.AME"            parent="CAN0_MB29_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB29_ID1.RTR"            parent="CAN0_MB29_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB29_ID1.IDE"            parent="CAN0_MB29_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB29_ID1.BASEID"         parent="CAN0_MB29_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB29_ID1.EXTID"          parent="CAN0_MB29_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB30_ID1"                   read-address="0xFFC00FDC" write-address="0xFFC00FDC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB30_ID1.AME"            parent="CAN0_MB30_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB30_ID1.RTR"            parent="CAN0_MB30_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB30_ID1.IDE"            parent="CAN0_MB30_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB30_ID1.BASEID"         parent="CAN0_MB30_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB30_ID1.EXTID"          parent="CAN0_MB30_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />
<register name="CAN0_MB31_ID1"                   read-address="0xFFC00FFC" write-address="0xFFC00FFC" bit-size="16" type="IO" mask="FFFF"     group="CAN0" description="CAN0 Mailbox ID 1 Register" />
   <register name="CAN0_MB31_ID1.AME"            parent="CAN0_MB31_ID1" bit-position="15" bit-size="1" description="Acceptance Mask Enable" />
   <register name="CAN0_MB31_ID1.RTR"            parent="CAN0_MB31_ID1" bit-position="14" bit-size="1" description="Remote Transmission Request" />
   <register name="CAN0_MB31_ID1.IDE"            parent="CAN0_MB31_ID1" bit-position="13" bit-size="1" description="Identifier Extension" />
   <register name="CAN0_MB31_ID1.BASEID"         parent="CAN0_MB31_ID1" bit-position="2" bit-size="11" description="Base Identifier" />
   <register name="CAN0_MB31_ID1.EXTID"          parent="CAN0_MB31_ID1" bit-position="0" bit-size="2" description="Extended Identifier" />

<!-- ******************* -->
<!-- ***  Link Port  *** -->
<!-- ******************* -->


<!-- ************* -->
<!-- ***  LP0  *** -->
<!-- ************* -->

<register name="LP0_CTL"                         read-address="0xFFC01000" write-address="0xFFC01000" bit-size="32" type="IO" mask="FFFFFFFF" group="LP0" description="LP0 Control Register" />
   <register name="LP0_CTL.ITMSK"                parent="LP0_CTL" bit-position="11" bit-size="1" description="Receive FIFO Overflow Interrupt Mask" />
   <register name="LP0_CTL.RRQMSK"               parent="LP0_CTL" bit-position="9" bit-size="1" description="Receive Request Interrupt Mask" />
   <register name="LP0_CTL.TRQMSK"               parent="LP0_CTL" bit-position="8" bit-size="1" description="Transmit Request Interrupt Mask" />
   <register name="LP0_CTL.TRAN"                 parent="LP0_CTL" bit-position="3" bit-size="1" description="Transfer Direction" />
   <register name="LP0_CTL.EN"                   parent="LP0_CTL" bit-position="0" bit-size="1" description="Enable" />
<register name="LP0_STAT"                        read-address="0xFFC01004" write-address="0xFFC01004" bit-size="32" type="IO" mask="FFFFFFFF" group="LP0" description="LP0 Status Register" />
   <register name="LP0_STAT.LPBS"                parent="LP0_STAT" bit-position="8" bit-size="1" description="Bus Status" />
   <register name="LP0_STAT.LERR"                parent="LP0_STAT" bit-position="7" bit-size="1" description="Buffer Pack Error Status" />
   <register name="LP0_STAT.FFST"                parent="LP0_STAT" bit-position="4" bit-size="3" description="FIFO Status" />
   <register name="LP0_STAT.LPIT"                parent="LP0_STAT" bit-position="3" bit-size="1" description="Receive FIFO Overflow Interrupt" />
   <register name="LP0_STAT.LRRQ"                parent="LP0_STAT" bit-position="1" bit-size="1" description="Receive Request" />
   <register name="LP0_STAT.LTRQ"                parent="LP0_STAT" bit-position="0" bit-size="1" description="Transmit Request" />
<register name="LP0_DIV"                         read-address="0xFFC01008" write-address="0xFFC01008" bit-size="32" type="IO" mask="FFFFFFFF" group="LP0" description="LP0 Clock Divider Value" />
   <register name="LP0_DIV.VALUE"                parent="LP0_DIV" bit-position="0" bit-size="8" description="Divisor Value" />
<register name="LP0_TX"                          read-address="0xFFC01010" write-address="0xFFC01010" bit-size="32" type="IO" mask="FFFFFFFF" group="LP0" description="LP0 Transmit Buffer" />
<register name="LP0_RX"                          read-address="0xFFC01014" write-address="0xFFC01014" bit-size="32" type="IO" mask="FFFFFFFF" group="LP0" description="LP0 Receive Buffer" />
<register name="LP0_TXIN_SHDW"                   read-address="0xFFC01018" write-address="0xFFC01018" bit-size="32" type="IO" mask="FFFFFFFF" group="LP0" description="LP0 Shadow Input Transmit Buffer" />
<register name="LP0_TXOUT_SHDW"                  read-address="0xFFC0101C" write-address="0xFFC0101C" bit-size="32" type="IO" mask="FFFFFFFF" group="LP0" description="LP0 Shadow Output Transmit Buffer" />

<!-- ************* -->
<!-- ***  LP1  *** -->
<!-- ************* -->

<register name="LP1_CTL"                         read-address="0xFFC01100" write-address="0xFFC01100" bit-size="32" type="IO" mask="FFFFFFFF" group="LP1" description="LP1 Control Register" />
   <register name="LP1_CTL.ITMSK"                parent="LP1_CTL" bit-position="11" bit-size="1" description="Receive FIFO Overflow Interrupt Mask" />
   <register name="LP1_CTL.RRQMSK"               parent="LP1_CTL" bit-position="9" bit-size="1" description="Receive Request Interrupt Mask" />
   <register name="LP1_CTL.TRQMSK"               parent="LP1_CTL" bit-position="8" bit-size="1" description="Transmit Request Interrupt Mask" />
   <register name="LP1_CTL.TRAN"                 parent="LP1_CTL" bit-position="3" bit-size="1" description="Transfer Direction" />
   <register name="LP1_CTL.EN"                   parent="LP1_CTL" bit-position="0" bit-size="1" description="Enable" />
<register name="LP1_STAT"                        read-address="0xFFC01104" write-address="0xFFC01104" bit-size="32" type="IO" mask="FFFFFFFF" group="LP1" description="LP1 Status Register" />
   <register name="LP1_STAT.LPBS"                parent="LP1_STAT" bit-position="8" bit-size="1" description="Bus Status" />
   <register name="LP1_STAT.LERR"                parent="LP1_STAT" bit-position="7" bit-size="1" description="Buffer Pack Error Status" />
   <register name="LP1_STAT.FFST"                parent="LP1_STAT" bit-position="4" bit-size="3" description="FIFO Status" />
   <register name="LP1_STAT.LPIT"                parent="LP1_STAT" bit-position="3" bit-size="1" description="Receive FIFO Overflow Interrupt" />
   <register name="LP1_STAT.LRRQ"                parent="LP1_STAT" bit-position="1" bit-size="1" description="Receive Request" />
   <register name="LP1_STAT.LTRQ"                parent="LP1_STAT" bit-position="0" bit-size="1" description="Transmit Request" />
<register name="LP1_DIV"                         read-address="0xFFC01108" write-address="0xFFC01108" bit-size="32" type="IO" mask="FFFFFFFF" group="LP1" description="LP1 Clock Divider Value" />
   <register name="LP1_DIV.VALUE"                parent="LP1_DIV" bit-position="0" bit-size="8" description="Divisor Value" />
<register name="LP1_TX"                          read-address="0xFFC01110" write-address="0xFFC01110" bit-size="32" type="IO" mask="FFFFFFFF" group="LP1" description="LP1 Transmit Buffer" />
<register name="LP1_RX"                          read-address="0xFFC01114" write-address="0xFFC01114" bit-size="32" type="IO" mask="FFFFFFFF" group="LP1" description="LP1 Receive Buffer" />
<register name="LP1_TXIN_SHDW"                   read-address="0xFFC01118" write-address="0xFFC01118" bit-size="32" type="IO" mask="FFFFFFFF" group="LP1" description="LP1 Shadow Input Transmit Buffer" />
<register name="LP1_TXOUT_SHDW"                  read-address="0xFFC0111C" write-address="0xFFC0111C" bit-size="32" type="IO" mask="FFFFFFFF" group="LP1" description="LP1 Shadow Output Transmit Buffer" />

<!-- ************* -->
<!-- ***  LP2  *** -->
<!-- ************* -->

<register name="LP2_CTL"                         read-address="0xFFC01200" write-address="0xFFC01200" bit-size="32" type="IO" mask="FFFFFFFF" group="LP2" description="LP2 Control Register" />
   <register name="LP2_CTL.ITMSK"                parent="LP2_CTL" bit-position="11" bit-size="1" description="Receive FIFO Overflow Interrupt Mask" />
   <register name="LP2_CTL.RRQMSK"               parent="LP2_CTL" bit-position="9" bit-size="1" description="Receive Request Interrupt Mask" />
   <register name="LP2_CTL.TRQMSK"               parent="LP2_CTL" bit-position="8" bit-size="1" description="Transmit Request Interrupt Mask" />
   <register name="LP2_CTL.TRAN"                 parent="LP2_CTL" bit-position="3" bit-size="1" description="Transfer Direction" />
   <register name="LP2_CTL.EN"                   parent="LP2_CTL" bit-position="0" bit-size="1" description="Enable" />
<register name="LP2_STAT"                        read-address="0xFFC01204" write-address="0xFFC01204" bit-size="32" type="IO" mask="FFFFFFFF" group="LP2" description="LP2 Status Register" />
   <register name="LP2_STAT.LPBS"                parent="LP2_STAT" bit-position="8" bit-size="1" description="Bus Status" />
   <register name="LP2_STAT.LERR"                parent="LP2_STAT" bit-position="7" bit-size="1" description="Buffer Pack Error Status" />
   <register name="LP2_STAT.FFST"                parent="LP2_STAT" bit-position="4" bit-size="3" description="FIFO Status" />
   <register name="LP2_STAT.LPIT"                parent="LP2_STAT" bit-position="3" bit-size="1" description="Receive FIFO Overflow Interrupt" />
   <register name="LP2_STAT.LRRQ"                parent="LP2_STAT" bit-position="1" bit-size="1" description="Receive Request" />
   <register name="LP2_STAT.LTRQ"                parent="LP2_STAT" bit-position="0" bit-size="1" description="Transmit Request" />
<register name="LP2_DIV"                         read-address="0xFFC01208" write-address="0xFFC01208" bit-size="32" type="IO" mask="FFFFFFFF" group="LP2" description="LP2 Clock Divider Value" />
   <register name="LP2_DIV.VALUE"                parent="LP2_DIV" bit-position="0" bit-size="8" description="Divisor Value" />
<register name="LP2_TX"                          read-address="0xFFC01210" write-address="0xFFC01210" bit-size="32" type="IO" mask="FFFFFFFF" group="LP2" description="LP2 Transmit Buffer" />
<register name="LP2_RX"                          read-address="0xFFC01214" write-address="0xFFC01214" bit-size="32" type="IO" mask="FFFFFFFF" group="LP2" description="LP2 Receive Buffer" />
<register name="LP2_TXIN_SHDW"                   read-address="0xFFC01218" write-address="0xFFC01218" bit-size="32" type="IO" mask="FFFFFFFF" group="LP2" description="LP2 Shadow Input Transmit Buffer" />
<register name="LP2_TXOUT_SHDW"                  read-address="0xFFC0121C" write-address="0xFFC0121C" bit-size="32" type="IO" mask="FFFFFFFF" group="LP2" description="LP2 Shadow Output Transmit Buffer" />

<!-- ************* -->
<!-- ***  LP3  *** -->
<!-- ************* -->

<register name="LP3_CTL"                         read-address="0xFFC01300" write-address="0xFFC01300" bit-size="32" type="IO" mask="FFFFFFFF" group="LP3" description="LP3 Control Register" />
   <register name="LP3_CTL.ITMSK"                parent="LP3_CTL" bit-position="11" bit-size="1" description="Receive FIFO Overflow Interrupt Mask" />
   <register name="LP3_CTL.RRQMSK"               parent="LP3_CTL" bit-position="9" bit-size="1" description="Receive Request Interrupt Mask" />
   <register name="LP3_CTL.TRQMSK"               parent="LP3_CTL" bit-position="8" bit-size="1" description="Transmit Request Interrupt Mask" />
   <register name="LP3_CTL.TRAN"                 parent="LP3_CTL" bit-position="3" bit-size="1" description="Transfer Direction" />
   <register name="LP3_CTL.EN"                   parent="LP3_CTL" bit-position="0" bit-size="1" description="Enable" />
<register name="LP3_STAT"                        read-address="0xFFC01304" write-address="0xFFC01304" bit-size="32" type="IO" mask="FFFFFFFF" group="LP3" description="LP3 Status Register" />
   <register name="LP3_STAT.LPBS"                parent="LP3_STAT" bit-position="8" bit-size="1" description="Bus Status" />
   <register name="LP3_STAT.LERR"                parent="LP3_STAT" bit-position="7" bit-size="1" description="Buffer Pack Error Status" />
   <register name="LP3_STAT.FFST"                parent="LP3_STAT" bit-position="4" bit-size="3" description="FIFO Status" />
   <register name="LP3_STAT.LPIT"                parent="LP3_STAT" bit-position="3" bit-size="1" description="Receive FIFO Overflow Interrupt" />
   <register name="LP3_STAT.LRRQ"                parent="LP3_STAT" bit-position="1" bit-size="1" description="Receive Request" />
   <register name="LP3_STAT.LTRQ"                parent="LP3_STAT" bit-position="0" bit-size="1" description="Transmit Request" />
<register name="LP3_DIV"                         read-address="0xFFC01308" write-address="0xFFC01308" bit-size="32" type="IO" mask="FFFFFFFF" group="LP3" description="LP3 Clock Divider Value" />
   <register name="LP3_DIV.VALUE"                parent="LP3_DIV" bit-position="0" bit-size="8" description="Divisor Value" />
<register name="LP3_TX"                          read-address="0xFFC01310" write-address="0xFFC01310" bit-size="32" type="IO" mask="FFFFFFFF" group="LP3" description="LP3 Transmit Buffer" />
<register name="LP3_RX"                          read-address="0xFFC01314" write-address="0xFFC01314" bit-size="32" type="IO" mask="FFFFFFFF" group="LP3" description="LP3 Receive Buffer" />
<register name="LP3_TXIN_SHDW"                   read-address="0xFFC01318" write-address="0xFFC01318" bit-size="32" type="IO" mask="FFFFFFFF" group="LP3" description="LP3 Shadow Input Transmit Buffer" />
<register name="LP3_TXOUT_SHDW"                  read-address="0xFFC0131C" write-address="0xFFC0131C" bit-size="32" type="IO" mask="FFFFFFFF" group="LP3" description="LP3 Shadow Output Transmit Buffer" />

<!-- ************************************* -->
<!-- ***  General Purpose Timer Block  *** -->
<!-- ************************************* -->


<!-- **************** -->
<!-- ***  TIMER0  *** -->
<!-- **************** -->

<register name="TIMER0_REVID"                    read-address="0xFFC01400" write-address="0xFFC01400" bit-size="16" type="IO" mask="FFFF"     group="TIMER0" description="TIMER0 Revision ID Register" />
   <register name="TIMER0_REVID.MAJOR"           parent="TIMER0_REVID" bit-position="4" bit-size="4" description="Major Revision ID" />
   <register name="TIMER0_REVID.REV"             parent="TIMER0_REVID" bit-position="0" bit-size="4" description="Incremental Revision ID" />
<register name="TIMER0_RUN"                      read-address="0xFFC01404" write-address="0xFFC01404" bit-size="16" type="IO" mask="FFFF"     group="TIMER0" description="TIMER0 Run Register" />
   <register name="TIMER0_RUN.TMR07"             parent="TIMER0_RUN" bit-position="7" bit-size="1" description="Start/Stop Timer n" />
   <register name="TIMER0_RUN.TMR06"             parent="TIMER0_RUN" bit-position="6" bit-size="1" description="Start/Stop Timer n" />
   <register name="TIMER0_RUN.TMR05"             parent="TIMER0_RUN" bit-position="5" bit-size="1" description="Start/Stop Timer n" />
   <register name="TIMER0_RUN.TMR04"             parent="TIMER0_RUN" bit-position="4" bit-size="1" description="Start/Stop Timer n" />
   <register name="TIMER0_RUN.TMR03"             parent="TIMER0_RUN" bit-position="3" bit-size="1" description="Start/Stop Timer n" />
   <register name="TIMER0_RUN.TMR02"             parent="TIMER0_RUN" bit-position="2" bit-size="1" description="Start/Stop Timer n" />
   <register name="TIMER0_RUN.TMR01"             parent="TIMER0_RUN" bit-position="1" bit-size="1" description="Start/Stop Timer n" />
   <register name="TIMER0_RUN.TMR00"             parent="TIMER0_RUN" bit-position="0" bit-size="1" description="Start/Stop Timer n" />
<register name="TIMER0_RUN_SET"                  read-address="0xFFC01408" write-address="0xFFC01408" bit-size="16" type="IO" mask="FFFF"     group="TIMER0" description="TIMER0 Run Set Register" />
   <register name="TIMER0_RUN_SET.TMR07"         parent="TIMER0_RUN_SET" bit-position="7" bit-size="1" description="RUN Set Alias" />
   <register name="TIMER0_RUN_SET.TMR06"         parent="TIMER0_RUN_SET" bit-position="6" bit-size="1" description="RUN Set Alias" />
   <register name="TIMER0_RUN_SET.TMR05"         parent="TIMER0_RUN_SET" bit-position="5" bit-size="1" description="RUN Set Alias" />
   <register name="TIMER0_RUN_SET.TMR04"         parent="TIMER0_RUN_SET" bit-position="4" bit-size="1" description="RUN Set Alias" />
   <register name="TIMER0_RUN_SET.TMR03"         parent="TIMER0_RUN_SET" bit-position="3" bit-size="1" description="RUN Set Alias" />
   <register name="TIMER0_RUN_SET.TMR02"         parent="TIMER0_RUN_SET" bit-position="2" bit-size="1" description="RUN Set Alias" />
   <register name="TIMER0_RUN_SET.TMR01"         parent="TIMER0_RUN_SET" bit-position="1" bit-size="1" description="RUN Set Alias" />
   <register name="TIMER0_RUN_SET.TMR00"         parent="TIMER0_RUN_SET" bit-position="0" bit-size="1" description="RUN Set Alias" />
<register name="TIMER0_RUN_CLR"                  read-address="0xFFC0140C" write-address="0xFFC0140C" bit-size="16" type="IO" mask="FFFF"     group="TIMER0" description="TIMER0 Run Clear Register" />
   <register name="TIMER0_RUN_CLR.TMR07"         parent="TIMER0_RUN_CLR" bit-position="7" bit-size="1" description="RUN Clear Alias" />
   <register name="TIMER0_RUN_CLR.TMR06"         parent="TIMER0_RUN_CLR" bit-position="6" bit-size="1" description="RUN Clear Alias" />
   <register name="TIMER0_RUN_CLR.TMR05"         parent="TIMER0_RUN_CLR" bit-position="5" bit-size="1" description="RUN Clear Alias" />
   <register name="TIMER0_RUN_CLR.TMR04"         parent="TIMER0_RUN_CLR" bit-position="4" bit-size="1" description="RUN Clear Alias" />
   <register name="TIMER0_RUN_CLR.TMR03"         parent="TIMER0_RUN_CLR" bit-position="3" bit-size="1" description="RUN Clear Alias" />
   <register name="TIMER0_RUN_CLR.TMR02"         parent="TIMER0_RUN_CLR" bit-position="2" bit-size="1" description="RUN Clear Alias" />
   <register name="TIMER0_RUN_CLR.TMR01"         parent="TIMER0_RUN_CLR" bit-position="1" bit-size="1" description="RUN Clear Alias" />
   <register name="TIMER0_RUN_CLR.TMR00"         parent="TIMER0_RUN_CLR" bit-position="0" bit-size="1" description="RUN Clear Alias" />
<register name="TIMER0_STOP_CFG"                 read-address="0xFFC01410" write-address="0xFFC01410" bit-size="16" type="IO" mask="FFFF"     group="TIMER0" description="TIMER0 Stop Configuration Register" />
   <register name="TIMER0_STOP_CFG.TMR07"        parent="TIMER0_STOP_CFG" bit-position="7" bit-size="1" description="Stop Mode Select" />
   <register name="TIMER0_STOP_CFG.TMR06"        parent="TIMER0_STOP_CFG" bit-position="6" bit-size="1" description="Stop Mode Select" />
   <register name="TIMER0_STOP_CFG.TMR05"        parent="TIMER0_STOP_CFG" bit-position="5" bit-size="1" description="Stop Mode Select" />
   <register name="TIMER0_STOP_CFG.TMR04"        parent="TIMER0_STOP_CFG" bit-position="4" bit-size="1" description="Stop Mode Select" />
   <register name="TIMER0_STOP_CFG.TMR03"        parent="TIMER0_STOP_CFG" bit-position="3" bit-size="1" description="Stop Mode Select" />
   <register name="TIMER0_STOP_CFG.TMR02"        parent="TIMER0_STOP_CFG" bit-position="2" bit-size="1" description="Stop Mode Select" />
   <register name="TIMER0_STOP_CFG.TMR01"        parent="TIMER0_STOP_CFG" bit-position="1" bit-size="1" description="Stop Mode Select" />
   <register name="TIMER0_STOP_CFG.TMR00"        parent="TIMER0_STOP_CFG" bit-position="0" bit-size="1" description="Stop Mode Select" />
<register name="TIMER0_STOP_CFG_SET"             read-address="0xFFC01414" write-address="0xFFC01414" bit-size="16" type="IO" mask="FFFF"     group="TIMER0" description="TIMER0 Stop Configuration Set Register" />
   <register name="TIMER0_STOP_CFG_SET.TMR07"    parent="TIMER0_STOP_CFG_SET" bit-position="7" bit-size="1" description="STOP_CFG Set Alias" />
   <register name="TIMER0_STOP_CFG_SET.TMR06"    parent="TIMER0_STOP_CFG_SET" bit-position="6" bit-size="1" description="STOP_CFG Set Alias" />
   <register name="TIMER0_STOP_CFG_SET.TMR05"    parent="TIMER0_STOP_CFG_SET" bit-position="5" bit-size="1" description="STOP_CFG Set Alias" />
   <register name="TIMER0_STOP_CFG_SET.TMR04"    parent="TIMER0_STOP_CFG_SET" bit-position="4" bit-size="1" description="STOP_CFG Set Alias" />
   <register name="TIMER0_STOP_CFG_SET.TMR03"    parent="TIMER0_STOP_CFG_SET" bit-position="3" bit-size="1" description="STOP_CFG Set Alias" />
   <register name="TIMER0_STOP_CFG_SET.TMR02"    parent="TIMER0_STOP_CFG_SET" bit-position="2" bit-size="1" description="STOP_CFG Set Alias" />
   <register name="TIMER0_STOP_CFG_SET.TMR01"    parent="TIMER0_STOP_CFG_SET" bit-position="1" bit-size="1" description="STOP_CFG Set Alias" />
   <register name="TIMER0_STOP_CFG_SET.TMR00"    parent="TIMER0_STOP_CFG_SET" bit-position="0" bit-size="1" description="STOP_CFG Set Alias" />
<register name="TIMER0_STOP_CFG_CLR"             read-address="0xFFC01418" write-address="0xFFC01418" bit-size="16" type="IO" mask="FFFF"     group="TIMER0" description="TIMER0 Stop Configuration Clear Register" />
   <register name="TIMER0_STOP_CFG_CLR.TMR07"    parent="TIMER0_STOP_CFG_CLR" bit-position="7" bit-size="1" description="STOP_CFG Clear Alias" />
   <register name="TIMER0_STOP_CFG_CLR.TMR06"    parent="TIMER0_STOP_CFG_CLR" bit-position="6" bit-size="1" description="STOP_CFG Clear Alias" />
   <register name="TIMER0_STOP_CFG_CLR.TMR05"    parent="TIMER0_STOP_CFG_CLR" bit-position="5" bit-size="1" description="STOP_CFG Clear Alias" />
   <register name="TIMER0_STOP_CFG_CLR.TMR04"    parent="TIMER0_STOP_CFG_CLR" bit-position="4" bit-size="1" description="STOP_CFG Clear Alias" />
   <register name="TIMER0_STOP_CFG_CLR.TMR03"    parent="TIMER0_STOP_CFG_CLR" bit-position="3" bit-size="1" description="STOP_CFG Clear Alias" />
   <register name="TIMER0_STOP_CFG_CLR.TMR02"    parent="TIMER0_STOP_CFG_CLR" bit-position="2" bit-size="1" description="STOP_CFG Clear Alias" />
   <register name="TIMER0_STOP_CFG_CLR.TMR01"    parent="TIMER0_STOP_CFG_CLR" bit-position="1" bit-size="1" description="STOP_CFG Clear Alias" />
   <register name="TIMER0_STOP_CFG_CLR.TMR00"    parent="TIMER0_STOP_CFG_CLR" bit-position="0" bit-size="1" description="STOP_CFG Clear Alias" />
<register name="TIMER0_DATA_IMSK"                read-address="0xFFC0141C" write-address="0xFFC0141C" bit-size="16" type="IO" mask="FFFF"     group="TIMER0" description="TIMER0 Data Interrupt Mask Register" />
   <register name="TIMER0_DATA_IMSK.TMR07"       parent="TIMER0_DATA_IMSK" bit-position="7" bit-size="1" description="Data Interrupt Mask" />
   <register name="TIMER0_DATA_IMSK.TMR06"       parent="TIMER0_DATA_IMSK" bit-position="6" bit-size="1" description="Data Interrupt Mask" />
   <register name="TIMER0_DATA_IMSK.TMR05"       parent="TIMER0_DATA_IMSK" bit-position="5" bit-size="1" description="Data Interrupt Mask" />
   <register name="TIMER0_DATA_IMSK.TMR04"       parent="TIMER0_DATA_IMSK" bit-position="4" bit-size="1" description="Data Interrupt Mask" />
   <register name="TIMER0_DATA_IMSK.TMR03"       parent="TIMER0_DATA_IMSK" bit-position="3" bit-size="1" description="Data Interrupt Mask" />
   <register name="TIMER0_DATA_IMSK.TMR02"       parent="TIMER0_DATA_IMSK" bit-position="2" bit-size="1" description="Data Interrupt Mask" />
   <register name="TIMER0_DATA_IMSK.TMR01"       parent="TIMER0_DATA_IMSK" bit-position="1" bit-size="1" description="Data Interrupt Mask" />
   <register name="TIMER0_DATA_IMSK.TMR00"       parent="TIMER0_DATA_IMSK" bit-position="0" bit-size="1" description="Data Interrupt Mask" />
<register name="TIMER0_STAT_IMSK"                read-address="0xFFC01420" write-address="0xFFC01420" bit-size="16" type="IO" mask="FFFF"     group="TIMER0" description="TIMER0 Status Interrupt Mask Register" />
   <register name="TIMER0_STAT_IMSK.TMR07"       parent="TIMER0_STAT_IMSK" bit-position="7" bit-size="1" description="Status Interrupt Mask" />
   <register name="TIMER0_STAT_IMSK.TMR06"       parent="TIMER0_STAT_IMSK" bit-position="6" bit-size="1" description="Status Interrupt Mask" />
   <register name="TIMER0_STAT_IMSK.TMR05"       parent="TIMER0_STAT_IMSK" bit-position="5" bit-size="1" description="Status Interrupt Mask" />
   <register name="TIMER0_STAT_IMSK.TMR04"       parent="TIMER0_STAT_IMSK" bit-position="4" bit-size="1" description="Status Interrupt Mask" />
   <register name="TIMER0_STAT_IMSK.TMR03"       parent="TIMER0_STAT_IMSK" bit-position="3" bit-size="1" description="Status Interrupt Mask" />
   <register name="TIMER0_STAT_IMSK.TMR02"       parent="TIMER0_STAT_IMSK" bit-position="2" bit-size="1" description="Status Interrupt Mask" />
   <register name="TIMER0_STAT_IMSK.TMR01"       parent="TIMER0_STAT_IMSK" bit-position="1" bit-size="1" description="Status Interrupt Mask" />
   <register name="TIMER0_STAT_IMSK.TMR00"       parent="TIMER0_STAT_IMSK" bit-position="0" bit-size="1" description="Status Interrupt Mask" />
<register name="TIMER0_TRG_MSK"                  read-address="0xFFC01424" write-address="0xFFC01424" bit-size="16" type="IO" mask="FFFF"     group="TIMER0" description="TIMER0 Trigger Master Mask Register" />
   <register name="TIMER0_TRG_MSK.TMR07"         parent="TIMER0_TRG_MSK" bit-position="7" bit-size="1" description="Trigger Output Mask" />
   <register name="TIMER0_TRG_MSK.TMR06"         parent="TIMER0_TRG_MSK" bit-position="6" bit-size="1" description="Trigger Output Mask" />
   <register name="TIMER0_TRG_MSK.TMR05"         parent="TIMER0_TRG_MSK" bit-position="5" bit-size="1" description="Trigger Output Mask" />
   <register name="TIMER0_TRG_MSK.TMR04"         parent="TIMER0_TRG_MSK" bit-position="4" bit-size="1" description="Trigger Output Mask" />
   <register name="TIMER0_TRG_MSK.TMR03"         parent="TIMER0_TRG_MSK" bit-position="3" bit-size="1" description="Trigger Output Mask" />
   <register name="TIMER0_TRG_MSK.TMR02"         parent="TIMER0_TRG_MSK" bit-position="2" bit-size="1" description="Trigger Output Mask" />
   <register name="TIMER0_TRG_MSK.TMR01"         parent="TIMER0_TRG_MSK" bit-position="1" bit-size="1" description="Trigger Output Mask" />
   <register name="TIMER0_TRG_MSK.TMR00"         parent="TIMER0_TRG_MSK" bit-position="0" bit-size="1" description="Trigger Output Mask" />
<register name="TIMER0_TRG_IE"                   read-address="0xFFC01428" write-address="0xFFC01428" bit-size="16" type="IO" mask="FFFF"     group="TIMER0" description="TIMER0 Trigger Slave Enable Register" />
   <register name="TIMER0_TRG_IE.TMR07"          parent="TIMER0_TRG_IE" bit-position="7" bit-size="1" description="Trigger Input Enable" />
   <register name="TIMER0_TRG_IE.TMR06"          parent="TIMER0_TRG_IE" bit-position="6" bit-size="1" description="Trigger Input Enable" />
   <register name="TIMER0_TRG_IE.TMR05"          parent="TIMER0_TRG_IE" bit-position="5" bit-size="1" description="Trigger Input Enable" />
   <register name="TIMER0_TRG_IE.TMR04"          parent="TIMER0_TRG_IE" bit-position="4" bit-size="1" description="Trigger Input Enable" />
   <register name="TIMER0_TRG_IE.TMR03"          parent="TIMER0_TRG_IE" bit-position="3" bit-size="1" description="Trigger Input Enable" />
   <register name="TIMER0_TRG_IE.TMR02"          parent="TIMER0_TRG_IE" bit-position="2" bit-size="1" description="Trigger Input Enable" />
   <register name="TIMER0_TRG_IE.TMR01"          parent="TIMER0_TRG_IE" bit-position="1" bit-size="1" description="Trigger Input Enable" />
   <register name="TIMER0_TRG_IE.TMR00"          parent="TIMER0_TRG_IE" bit-position="0" bit-size="1" description="Trigger Input Enable" />
<register name="TIMER0_DATA_ILAT"                read-address="0xFFC0142C" write-address="0xFFC0142C" bit-size="16" type="IO" mask="FFFF"     group="TIMER0" description="TIMER0 Data Interrupt Latch Register" />
   <register name="TIMER0_DATA_ILAT.TMR07"       parent="TIMER0_DATA_ILAT" bit-position="7" bit-size="1" description="Data Interrupt Latch" />
   <register name="TIMER0_DATA_ILAT.TMR06"       parent="TIMER0_DATA_ILAT" bit-position="6" bit-size="1" description="Data Interrupt Latch" />
   <register name="TIMER0_DATA_ILAT.TMR05"       parent="TIMER0_DATA_ILAT" bit-position="5" bit-size="1" description="Data Interrupt Latch" />
   <register name="TIMER0_DATA_ILAT.TMR04"       parent="TIMER0_DATA_ILAT" bit-position="4" bit-size="1" description="Data Interrupt Latch" />
   <register name="TIMER0_DATA_ILAT.TMR03"       parent="TIMER0_DATA_ILAT" bit-position="3" bit-size="1" description="Data Interrupt Latch" />
   <register name="TIMER0_DATA_ILAT.TMR02"       parent="TIMER0_DATA_ILAT" bit-position="2" bit-size="1" description="Data Interrupt Latch" />
   <register name="TIMER0_DATA_ILAT.TMR01"       parent="TIMER0_DATA_ILAT" bit-position="1" bit-size="1" description="Data Interrupt Latch" />
   <register name="TIMER0_DATA_ILAT.TMR00"       parent="TIMER0_DATA_ILAT" bit-position="0" bit-size="1" description="Data Interrupt Latch" />
<register name="TIMER0_STAT_ILAT"                read-address="0xFFC01430" write-address="0xFFC01430" bit-size="16" type="IO" mask="FFFF"     group="TIMER0" description="TIMER0 Status Interrupt Latch Register" />
   <register name="TIMER0_STAT_ILAT.TMR07"       parent="TIMER0_STAT_ILAT" bit-position="7" bit-size="1" description="Status Interrupt Latch" />
   <register name="TIMER0_STAT_ILAT.TMR06"       parent="TIMER0_STAT_ILAT" bit-position="6" bit-size="1" description="Status Interrupt Latch" />
   <register name="TIMER0_STAT_ILAT.TMR05"       parent="TIMER0_STAT_ILAT" bit-position="5" bit-size="1" description="Status Interrupt Latch" />
   <register name="TIMER0_STAT_ILAT.TMR04"       parent="TIMER0_STAT_ILAT" bit-position="4" bit-size="1" description="Status Interrupt Latch" />
   <register name="TIMER0_STAT_ILAT.TMR03"       parent="TIMER0_STAT_ILAT" bit-position="3" bit-size="1" description="Status Interrupt Latch" />
   <register name="TIMER0_STAT_ILAT.TMR02"       parent="TIMER0_STAT_ILAT" bit-position="2" bit-size="1" description="Status Interrupt Latch" />
   <register name="TIMER0_STAT_ILAT.TMR01"       parent="TIMER0_STAT_ILAT" bit-position="1" bit-size="1" description="Status Interrupt Latch" />
   <register name="TIMER0_STAT_ILAT.TMR00"       parent="TIMER0_STAT_ILAT" bit-position="0" bit-size="1" description="Status Interrupt Latch" />
<register name="TIMER0_ERR_TYPE"                 read-address="0xFFC01434" write-address="0xFFC01434" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Error Type Status Register" />
   <register name="TIMER0_ERR_TYPE.TERR7"        parent="TIMER0_ERR_TYPE" bit-position="14" bit-size="2" description="Error type for Timer 7" />
   <register name="TIMER0_ERR_TYPE.TERR6"        parent="TIMER0_ERR_TYPE" bit-position="12" bit-size="2" description="Error type for Timer 6" />
   <register name="TIMER0_ERR_TYPE.TERR5"        parent="TIMER0_ERR_TYPE" bit-position="10" bit-size="2" description="Error type for Timer 5" />
   <register name="TIMER0_ERR_TYPE.TERR4"        parent="TIMER0_ERR_TYPE" bit-position="8" bit-size="2" description="Error type for Timer 4" />
   <register name="TIMER0_ERR_TYPE.TERR3"        parent="TIMER0_ERR_TYPE" bit-position="6" bit-size="2" description="Error type for Timer 3" />
   <register name="TIMER0_ERR_TYPE.TERR2"        parent="TIMER0_ERR_TYPE" bit-position="4" bit-size="2" description="Error type for Timer 2" />
   <register name="TIMER0_ERR_TYPE.TERR1"        parent="TIMER0_ERR_TYPE" bit-position="2" bit-size="2" description="Error type for Timer 1" />
   <register name="TIMER0_ERR_TYPE.TERR0"        parent="TIMER0_ERR_TYPE" bit-position="0" bit-size="2" description="Error type for Timer 0" />
<register name="TIMER0_BCAST_PER"                read-address="0xFFC01438" write-address="0xFFC01438" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Broadcast Period Register" />
<register name="TIMER0_BCAST_WID"                read-address="0xFFC0143C" write-address="0xFFC0143C" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Broadcast Width Register" />
<register name="TIMER0_BCAST_DLY"                read-address="0xFFC01440" write-address="0xFFC01440" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Broadcast Delay Register" />
<register name="TIMER0_TMR0_CFG"                 read-address="0xFFC01460" write-address="0xFFC01460" bit-size="16" type="IO" mask="FFFF"     group="TIMER0" description="TIMER0 Timer n Configuration Register" />
   <register name="TIMER0_TMR0_CFG.EMURUN"       parent="TIMER0_TMR0_CFG" bit-position="15" bit-size="1" description="Run Timer (Counter) During Emulation" />
   <register name="TIMER0_TMR0_CFG.BPEREN"       parent="TIMER0_TMR0_CFG" bit-position="14" bit-size="1" description="Broadcast Period Enable" />
   <register name="TIMER0_TMR0_CFG.BWIDEN"       parent="TIMER0_TMR0_CFG" bit-position="13" bit-size="1" description="Broadcast Width Enable" />
   <register name="TIMER0_TMR0_CFG.BDLYEN"       parent="TIMER0_TMR0_CFG" bit-position="12" bit-size="1" description="Broadcast Delay Enable" />
   <register name="TIMER0_TMR0_CFG.OUTDIS"       parent="TIMER0_TMR0_CFG" bit-position="11" bit-size="1" description="Output Disable" />
   <register name="TIMER0_TMR0_CFG.TINSEL"       parent="TIMER0_TMR0_CFG" bit-position="10" bit-size="1" description="Timer Input Select (for WIDCAP, WATCHDOG, PININT modes)" />
   <register name="TIMER0_TMR0_CFG.CLKSEL"       parent="TIMER0_TMR0_CFG" bit-position="8" bit-size="2" description="Clock Select" />
   <register name="TIMER0_TMR0_CFG.PULSEHI"      parent="TIMER0_TMR0_CFG" bit-position="7" bit-size="1" description="Polarity Response Select" />
   <register name="TIMER0_TMR0_CFG.SLAVETRIG"    parent="TIMER0_TMR0_CFG" bit-position="6" bit-size="1" description="Slave Trigger Response" />
   <register name="TIMER0_TMR0_CFG.IRQMODE"      parent="TIMER0_TMR0_CFG" bit-position="4" bit-size="2" description="Interrupt Modes" />
   <register name="TIMER0_TMR0_CFG.TMODE"        parent="TIMER0_TMR0_CFG" bit-position="0" bit-size="4" description="Timer Mode Select" />
<register name="TIMER0_TMR1_CFG"                 read-address="0xFFC01480" write-address="0xFFC01480" bit-size="16" type="IO" mask="FFFF"     group="TIMER0" description="TIMER0 Timer n Configuration Register" />
   <register name="TIMER0_TMR1_CFG.EMURUN"       parent="TIMER0_TMR1_CFG" bit-position="15" bit-size="1" description="Run Timer (Counter) During Emulation" />
   <register name="TIMER0_TMR1_CFG.BPEREN"       parent="TIMER0_TMR1_CFG" bit-position="14" bit-size="1" description="Broadcast Period Enable" />
   <register name="TIMER0_TMR1_CFG.BWIDEN"       parent="TIMER0_TMR1_CFG" bit-position="13" bit-size="1" description="Broadcast Width Enable" />
   <register name="TIMER0_TMR1_CFG.BDLYEN"       parent="TIMER0_TMR1_CFG" bit-position="12" bit-size="1" description="Broadcast Delay Enable" />
   <register name="TIMER0_TMR1_CFG.OUTDIS"       parent="TIMER0_TMR1_CFG" bit-position="11" bit-size="1" description="Output Disable" />
   <register name="TIMER0_TMR1_CFG.TINSEL"       parent="TIMER0_TMR1_CFG" bit-position="10" bit-size="1" description="Timer Input Select (for WIDCAP, WATCHDOG, PININT modes)" />
   <register name="TIMER0_TMR1_CFG.CLKSEL"       parent="TIMER0_TMR1_CFG" bit-position="8" bit-size="2" description="Clock Select" />
   <register name="TIMER0_TMR1_CFG.PULSEHI"      parent="TIMER0_TMR1_CFG" bit-position="7" bit-size="1" description="Polarity Response Select" />
   <register name="TIMER0_TMR1_CFG.SLAVETRIG"    parent="TIMER0_TMR1_CFG" bit-position="6" bit-size="1" description="Slave Trigger Response" />
   <register name="TIMER0_TMR1_CFG.IRQMODE"      parent="TIMER0_TMR1_CFG" bit-position="4" bit-size="2" description="Interrupt Modes" />
   <register name="TIMER0_TMR1_CFG.TMODE"        parent="TIMER0_TMR1_CFG" bit-position="0" bit-size="4" description="Timer Mode Select" />
<register name="TIMER0_TMR2_CFG"                 read-address="0xFFC014A0" write-address="0xFFC014A0" bit-size="16" type="IO" mask="FFFF"     group="TIMER0" description="TIMER0 Timer n Configuration Register" />
   <register name="TIMER0_TMR2_CFG.EMURUN"       parent="TIMER0_TMR2_CFG" bit-position="15" bit-size="1" description="Run Timer (Counter) During Emulation" />
   <register name="TIMER0_TMR2_CFG.BPEREN"       parent="TIMER0_TMR2_CFG" bit-position="14" bit-size="1" description="Broadcast Period Enable" />
   <register name="TIMER0_TMR2_CFG.BWIDEN"       parent="TIMER0_TMR2_CFG" bit-position="13" bit-size="1" description="Broadcast Width Enable" />
   <register name="TIMER0_TMR2_CFG.BDLYEN"       parent="TIMER0_TMR2_CFG" bit-position="12" bit-size="1" description="Broadcast Delay Enable" />
   <register name="TIMER0_TMR2_CFG.OUTDIS"       parent="TIMER0_TMR2_CFG" bit-position="11" bit-size="1" description="Output Disable" />
   <register name="TIMER0_TMR2_CFG.TINSEL"       parent="TIMER0_TMR2_CFG" bit-position="10" bit-size="1" description="Timer Input Select (for WIDCAP, WATCHDOG, PININT modes)" />
   <register name="TIMER0_TMR2_CFG.CLKSEL"       parent="TIMER0_TMR2_CFG" bit-position="8" bit-size="2" description="Clock Select" />
   <register name="TIMER0_TMR2_CFG.PULSEHI"      parent="TIMER0_TMR2_CFG" bit-position="7" bit-size="1" description="Polarity Response Select" />
   <register name="TIMER0_TMR2_CFG.SLAVETRIG"    parent="TIMER0_TMR2_CFG" bit-position="6" bit-size="1" description="Slave Trigger Response" />
   <register name="TIMER0_TMR2_CFG.IRQMODE"      parent="TIMER0_TMR2_CFG" bit-position="4" bit-size="2" description="Interrupt Modes" />
   <register name="TIMER0_TMR2_CFG.TMODE"        parent="TIMER0_TMR2_CFG" bit-position="0" bit-size="4" description="Timer Mode Select" />
<register name="TIMER0_TMR3_CFG"                 read-address="0xFFC014C0" write-address="0xFFC014C0" bit-size="16" type="IO" mask="FFFF"     group="TIMER0" description="TIMER0 Timer n Configuration Register" />
   <register name="TIMER0_TMR3_CFG.EMURUN"       parent="TIMER0_TMR3_CFG" bit-position="15" bit-size="1" description="Run Timer (Counter) During Emulation" />
   <register name="TIMER0_TMR3_CFG.BPEREN"       parent="TIMER0_TMR3_CFG" bit-position="14" bit-size="1" description="Broadcast Period Enable" />
   <register name="TIMER0_TMR3_CFG.BWIDEN"       parent="TIMER0_TMR3_CFG" bit-position="13" bit-size="1" description="Broadcast Width Enable" />
   <register name="TIMER0_TMR3_CFG.BDLYEN"       parent="TIMER0_TMR3_CFG" bit-position="12" bit-size="1" description="Broadcast Delay Enable" />
   <register name="TIMER0_TMR3_CFG.OUTDIS"       parent="TIMER0_TMR3_CFG" bit-position="11" bit-size="1" description="Output Disable" />
   <register name="TIMER0_TMR3_CFG.TINSEL"       parent="TIMER0_TMR3_CFG" bit-position="10" bit-size="1" description="Timer Input Select (for WIDCAP, WATCHDOG, PININT modes)" />
   <register name="TIMER0_TMR3_CFG.CLKSEL"       parent="TIMER0_TMR3_CFG" bit-position="8" bit-size="2" description="Clock Select" />
   <register name="TIMER0_TMR3_CFG.PULSEHI"      parent="TIMER0_TMR3_CFG" bit-position="7" bit-size="1" description="Polarity Response Select" />
   <register name="TIMER0_TMR3_CFG.SLAVETRIG"    parent="TIMER0_TMR3_CFG" bit-position="6" bit-size="1" description="Slave Trigger Response" />
   <register name="TIMER0_TMR3_CFG.IRQMODE"      parent="TIMER0_TMR3_CFG" bit-position="4" bit-size="2" description="Interrupt Modes" />
   <register name="TIMER0_TMR3_CFG.TMODE"        parent="TIMER0_TMR3_CFG" bit-position="0" bit-size="4" description="Timer Mode Select" />
<register name="TIMER0_TMR4_CFG"                 read-address="0xFFC014E0" write-address="0xFFC014E0" bit-size="16" type="IO" mask="FFFF"     group="TIMER0" description="TIMER0 Timer n Configuration Register" />
   <register name="TIMER0_TMR4_CFG.EMURUN"       parent="TIMER0_TMR4_CFG" bit-position="15" bit-size="1" description="Run Timer (Counter) During Emulation" />
   <register name="TIMER0_TMR4_CFG.BPEREN"       parent="TIMER0_TMR4_CFG" bit-position="14" bit-size="1" description="Broadcast Period Enable" />
   <register name="TIMER0_TMR4_CFG.BWIDEN"       parent="TIMER0_TMR4_CFG" bit-position="13" bit-size="1" description="Broadcast Width Enable" />
   <register name="TIMER0_TMR4_CFG.BDLYEN"       parent="TIMER0_TMR4_CFG" bit-position="12" bit-size="1" description="Broadcast Delay Enable" />
   <register name="TIMER0_TMR4_CFG.OUTDIS"       parent="TIMER0_TMR4_CFG" bit-position="11" bit-size="1" description="Output Disable" />
   <register name="TIMER0_TMR4_CFG.TINSEL"       parent="TIMER0_TMR4_CFG" bit-position="10" bit-size="1" description="Timer Input Select (for WIDCAP, WATCHDOG, PININT modes)" />
   <register name="TIMER0_TMR4_CFG.CLKSEL"       parent="TIMER0_TMR4_CFG" bit-position="8" bit-size="2" description="Clock Select" />
   <register name="TIMER0_TMR4_CFG.PULSEHI"      parent="TIMER0_TMR4_CFG" bit-position="7" bit-size="1" description="Polarity Response Select" />
   <register name="TIMER0_TMR4_CFG.SLAVETRIG"    parent="TIMER0_TMR4_CFG" bit-position="6" bit-size="1" description="Slave Trigger Response" />
   <register name="TIMER0_TMR4_CFG.IRQMODE"      parent="TIMER0_TMR4_CFG" bit-position="4" bit-size="2" description="Interrupt Modes" />
   <register name="TIMER0_TMR4_CFG.TMODE"        parent="TIMER0_TMR4_CFG" bit-position="0" bit-size="4" description="Timer Mode Select" />
<register name="TIMER0_TMR5_CFG"                 read-address="0xFFC01500" write-address="0xFFC01500" bit-size="16" type="IO" mask="FFFF"     group="TIMER0" description="TIMER0 Timer n Configuration Register" />
   <register name="TIMER0_TMR5_CFG.EMURUN"       parent="TIMER0_TMR5_CFG" bit-position="15" bit-size="1" description="Run Timer (Counter) During Emulation" />
   <register name="TIMER0_TMR5_CFG.BPEREN"       parent="TIMER0_TMR5_CFG" bit-position="14" bit-size="1" description="Broadcast Period Enable" />
   <register name="TIMER0_TMR5_CFG.BWIDEN"       parent="TIMER0_TMR5_CFG" bit-position="13" bit-size="1" description="Broadcast Width Enable" />
   <register name="TIMER0_TMR5_CFG.BDLYEN"       parent="TIMER0_TMR5_CFG" bit-position="12" bit-size="1" description="Broadcast Delay Enable" />
   <register name="TIMER0_TMR5_CFG.OUTDIS"       parent="TIMER0_TMR5_CFG" bit-position="11" bit-size="1" description="Output Disable" />
   <register name="TIMER0_TMR5_CFG.TINSEL"       parent="TIMER0_TMR5_CFG" bit-position="10" bit-size="1" description="Timer Input Select (for WIDCAP, WATCHDOG, PININT modes)" />
   <register name="TIMER0_TMR5_CFG.CLKSEL"       parent="TIMER0_TMR5_CFG" bit-position="8" bit-size="2" description="Clock Select" />
   <register name="TIMER0_TMR5_CFG.PULSEHI"      parent="TIMER0_TMR5_CFG" bit-position="7" bit-size="1" description="Polarity Response Select" />
   <register name="TIMER0_TMR5_CFG.SLAVETRIG"    parent="TIMER0_TMR5_CFG" bit-position="6" bit-size="1" description="Slave Trigger Response" />
   <register name="TIMER0_TMR5_CFG.IRQMODE"      parent="TIMER0_TMR5_CFG" bit-position="4" bit-size="2" description="Interrupt Modes" />
   <register name="TIMER0_TMR5_CFG.TMODE"        parent="TIMER0_TMR5_CFG" bit-position="0" bit-size="4" description="Timer Mode Select" />
<register name="TIMER0_TMR6_CFG"                 read-address="0xFFC01520" write-address="0xFFC01520" bit-size="16" type="IO" mask="FFFF"     group="TIMER0" description="TIMER0 Timer n Configuration Register" />
   <register name="TIMER0_TMR6_CFG.EMURUN"       parent="TIMER0_TMR6_CFG" bit-position="15" bit-size="1" description="Run Timer (Counter) During Emulation" />
   <register name="TIMER0_TMR6_CFG.BPEREN"       parent="TIMER0_TMR6_CFG" bit-position="14" bit-size="1" description="Broadcast Period Enable" />
   <register name="TIMER0_TMR6_CFG.BWIDEN"       parent="TIMER0_TMR6_CFG" bit-position="13" bit-size="1" description="Broadcast Width Enable" />
   <register name="TIMER0_TMR6_CFG.BDLYEN"       parent="TIMER0_TMR6_CFG" bit-position="12" bit-size="1" description="Broadcast Delay Enable" />
   <register name="TIMER0_TMR6_CFG.OUTDIS"       parent="TIMER0_TMR6_CFG" bit-position="11" bit-size="1" description="Output Disable" />
   <register name="TIMER0_TMR6_CFG.TINSEL"       parent="TIMER0_TMR6_CFG" bit-position="10" bit-size="1" description="Timer Input Select (for WIDCAP, WATCHDOG, PININT modes)" />
   <register name="TIMER0_TMR6_CFG.CLKSEL"       parent="TIMER0_TMR6_CFG" bit-position="8" bit-size="2" description="Clock Select" />
   <register name="TIMER0_TMR6_CFG.PULSEHI"      parent="TIMER0_TMR6_CFG" bit-position="7" bit-size="1" description="Polarity Response Select" />
   <register name="TIMER0_TMR6_CFG.SLAVETRIG"    parent="TIMER0_TMR6_CFG" bit-position="6" bit-size="1" description="Slave Trigger Response" />
   <register name="TIMER0_TMR6_CFG.IRQMODE"      parent="TIMER0_TMR6_CFG" bit-position="4" bit-size="2" description="Interrupt Modes" />
   <register name="TIMER0_TMR6_CFG.TMODE"        parent="TIMER0_TMR6_CFG" bit-position="0" bit-size="4" description="Timer Mode Select" />
<register name="TIMER0_TMR7_CFG"                 read-address="0xFFC01540" write-address="0xFFC01540" bit-size="16" type="IO" mask="FFFF"     group="TIMER0" description="TIMER0 Timer n Configuration Register" />
   <register name="TIMER0_TMR7_CFG.EMURUN"       parent="TIMER0_TMR7_CFG" bit-position="15" bit-size="1" description="Run Timer (Counter) During Emulation" />
   <register name="TIMER0_TMR7_CFG.BPEREN"       parent="TIMER0_TMR7_CFG" bit-position="14" bit-size="1" description="Broadcast Period Enable" />
   <register name="TIMER0_TMR7_CFG.BWIDEN"       parent="TIMER0_TMR7_CFG" bit-position="13" bit-size="1" description="Broadcast Width Enable" />
   <register name="TIMER0_TMR7_CFG.BDLYEN"       parent="TIMER0_TMR7_CFG" bit-position="12" bit-size="1" description="Broadcast Delay Enable" />
   <register name="TIMER0_TMR7_CFG.OUTDIS"       parent="TIMER0_TMR7_CFG" bit-position="11" bit-size="1" description="Output Disable" />
   <register name="TIMER0_TMR7_CFG.TINSEL"       parent="TIMER0_TMR7_CFG" bit-position="10" bit-size="1" description="Timer Input Select (for WIDCAP, WATCHDOG, PININT modes)" />
   <register name="TIMER0_TMR7_CFG.CLKSEL"       parent="TIMER0_TMR7_CFG" bit-position="8" bit-size="2" description="Clock Select" />
   <register name="TIMER0_TMR7_CFG.PULSEHI"      parent="TIMER0_TMR7_CFG" bit-position="7" bit-size="1" description="Polarity Response Select" />
   <register name="TIMER0_TMR7_CFG.SLAVETRIG"    parent="TIMER0_TMR7_CFG" bit-position="6" bit-size="1" description="Slave Trigger Response" />
   <register name="TIMER0_TMR7_CFG.IRQMODE"      parent="TIMER0_TMR7_CFG" bit-position="4" bit-size="2" description="Interrupt Modes" />
   <register name="TIMER0_TMR7_CFG.TMODE"        parent="TIMER0_TMR7_CFG" bit-position="0" bit-size="4" description="Timer Mode Select" />
<register name="TIMER0_TMR0_CNT"                 read-address="0xFFC01464" write-address="0xFFC01464" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Counter Register" />
<register name="TIMER0_TMR1_CNT"                 read-address="0xFFC01484" write-address="0xFFC01484" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Counter Register" />
<register name="TIMER0_TMR2_CNT"                 read-address="0xFFC014A4" write-address="0xFFC014A4" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Counter Register" />
<register name="TIMER0_TMR3_CNT"                 read-address="0xFFC014C4" write-address="0xFFC014C4" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Counter Register" />
<register name="TIMER0_TMR4_CNT"                 read-address="0xFFC014E4" write-address="0xFFC014E4" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Counter Register" />
<register name="TIMER0_TMR5_CNT"                 read-address="0xFFC01504" write-address="0xFFC01504" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Counter Register" />
<register name="TIMER0_TMR6_CNT"                 read-address="0xFFC01524" write-address="0xFFC01524" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Counter Register" />
<register name="TIMER0_TMR7_CNT"                 read-address="0xFFC01544" write-address="0xFFC01544" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Counter Register" />
<register name="TIMER0_TMR0_PER"                 read-address="0xFFC01468" write-address="0xFFC01468" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Period Register" />
<register name="TIMER0_TMR1_PER"                 read-address="0xFFC01488" write-address="0xFFC01488" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Period Register" />
<register name="TIMER0_TMR2_PER"                 read-address="0xFFC014A8" write-address="0xFFC014A8" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Period Register" />
<register name="TIMER0_TMR3_PER"                 read-address="0xFFC014C8" write-address="0xFFC014C8" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Period Register" />
<register name="TIMER0_TMR4_PER"                 read-address="0xFFC014E8" write-address="0xFFC014E8" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Period Register" />
<register name="TIMER0_TMR5_PER"                 read-address="0xFFC01508" write-address="0xFFC01508" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Period Register" />
<register name="TIMER0_TMR6_PER"                 read-address="0xFFC01528" write-address="0xFFC01528" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Period Register" />
<register name="TIMER0_TMR7_PER"                 read-address="0xFFC01548" write-address="0xFFC01548" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Period Register" />
<register name="TIMER0_TMR0_WID"                 read-address="0xFFC0146C" write-address="0xFFC0146C" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Width Register" />
<register name="TIMER0_TMR1_WID"                 read-address="0xFFC0148C" write-address="0xFFC0148C" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Width Register" />
<register name="TIMER0_TMR2_WID"                 read-address="0xFFC014AC" write-address="0xFFC014AC" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Width Register" />
<register name="TIMER0_TMR3_WID"                 read-address="0xFFC014CC" write-address="0xFFC014CC" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Width Register" />
<register name="TIMER0_TMR4_WID"                 read-address="0xFFC014EC" write-address="0xFFC014EC" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Width Register" />
<register name="TIMER0_TMR5_WID"                 read-address="0xFFC0150C" write-address="0xFFC0150C" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Width Register" />
<register name="TIMER0_TMR6_WID"                 read-address="0xFFC0152C" write-address="0xFFC0152C" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Width Register" />
<register name="TIMER0_TMR7_WID"                 read-address="0xFFC0154C" write-address="0xFFC0154C" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Width Register" />
<register name="TIMER0_TMR0_DLY"                 read-address="0xFFC01470" write-address="0xFFC01470" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Delay Register" />
<register name="TIMER0_TMR1_DLY"                 read-address="0xFFC01490" write-address="0xFFC01490" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Delay Register" />
<register name="TIMER0_TMR2_DLY"                 read-address="0xFFC014B0" write-address="0xFFC014B0" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Delay Register" />
<register name="TIMER0_TMR3_DLY"                 read-address="0xFFC014D0" write-address="0xFFC014D0" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Delay Register" />
<register name="TIMER0_TMR4_DLY"                 read-address="0xFFC014F0" write-address="0xFFC014F0" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Delay Register" />
<register name="TIMER0_TMR5_DLY"                 read-address="0xFFC01510" write-address="0xFFC01510" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Delay Register" />
<register name="TIMER0_TMR6_DLY"                 read-address="0xFFC01530" write-address="0xFFC01530" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Delay Register" />
<register name="TIMER0_TMR7_DLY"                 read-address="0xFFC01550" write-address="0xFFC01550" bit-size="32" type="IO" mask="FFFFFFFF" group="TIMER0" description="TIMER0 Timer n Delay Register" />

<!-- ************************************** -->
<!-- ***  Cyclic Redundancy Check Unit  *** -->
<!-- ************************************** -->


<!-- ************** -->
<!-- ***  CRC0  *** -->
<!-- ************** -->

<register name="CRC0_CTL"                        read-address="0xFFC01C00" write-address="0xFFC01C00" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC0" description="CRC0 Control Register" />
   <register name="CRC0_CTL.CMPMIRR"             parent="CRC0_CTL" bit-position="22" bit-size="1" description="COMPARE Register Mirroring" />
   <register name="CRC0_CTL.POLYMIRR"            parent="CRC0_CTL" bit-position="21" bit-size="1" description="Polynomial Register Mirroring" />
   <register name="CRC0_CTL.RSLTMIRR"            parent="CRC0_CTL" bit-position="20" bit-size="1" description="Result Register Mirroring" />
   <register name="CRC0_CTL.FDSEL"               parent="CRC0_CTL" bit-position="19" bit-size="1" description="FIFO Data Select" />
   <register name="CRC0_CTL.W16SWP"              parent="CRC0_CTL" bit-position="18" bit-size="1" description="Word16 Swapping" />
   <register name="CRC0_CTL.BYTMIRR"             parent="CRC0_CTL" bit-position="17" bit-size="1" description="Byte Mirroring" />
   <register name="CRC0_CTL.BITMIRR"             parent="CRC0_CTL" bit-position="16" bit-size="1" description="Bit Mirroring" />
   <register name="CRC0_CTL.IRRSTALL"            parent="CRC0_CTL" bit-position="13" bit-size="1" description="Intermediate Result Ready Stall" />
   <register name="CRC0_CTL.OBRSTALL"            parent="CRC0_CTL" bit-position="12" bit-size="1" description="Output Buffer Ready Stall" />
   <register name="CRC0_CTL.AUTOCLRF"            parent="CRC0_CTL" bit-position="9" bit-size="1" description="Auto Clear to One" />
   <register name="CRC0_CTL.AUTOCLRZ"            parent="CRC0_CTL" bit-position="8" bit-size="1" description="Auto Clear to Zero" />
   <register name="CRC0_CTL.OPMODE"              parent="CRC0_CTL" bit-position="4" bit-size="4" description="Operation Mode" />
   <register name="CRC0_CTL.BLKEN"               parent="CRC0_CTL" bit-position="0" bit-size="1" description="Block Enable" />
<register name="CRC0_DCNT"                       read-address="0xFFC01C04" write-address="0xFFC01C04" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC0" description="CRC0 Data Word Count Register" />
<register name="CRC0_DCNTRLD"                    read-address="0xFFC01C08" write-address="0xFFC01C08" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC0" description="CRC0 Data Word Count Reload Register" />
<register name="CRC0_COMP"                       read-address="0xFFC01C14" write-address="0xFFC01C14" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC0" description="CRC0 Data Compare Register" />
<register name="CRC0_FILLVAL"                    read-address="0xFFC01C18" write-address="0xFFC01C18" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC0" description="CRC0 Fill Value Register" />
<register name="CRC0_DFIFO"                      read-address="0xFFC01C1C" write-address="0xFFC01C1C" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC0" description="CRC0 Data FIFO Register" />
<register name="CRC0_INEN"                       read-address="0xFFC01C20" write-address="0xFFC01C20" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC0" description="CRC0 Interrupt Enable Register" />
   <register name="CRC0_INEN.DCNTEXP"            parent="CRC0_INEN" bit-position="4" bit-size="1" description="Data Count Expired (Status) Interrupt Enable" />
   <register name="CRC0_INEN.CMPERR"             parent="CRC0_INEN" bit-position="1" bit-size="1" description="Compare Error Interrupt Enable" />
<register name="CRC0_INEN_SET"                   read-address="0xFFC01C24" write-address="0xFFC01C24" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC0" description="CRC0 Interrupt Enable Set Register" />
   <register name="CRC0_INEN_SET.DCNTEXP"        parent="CRC0_INEN_SET" bit-position="4" bit-size="1" description="Data Count Expired (Status) Interrupt Enable Set" />
   <register name="CRC0_INEN_SET.CMPERR"         parent="CRC0_INEN_SET" bit-position="1" bit-size="1" description="Compare Error Interrupt Enable Set" />
<register name="CRC0_INEN_CLR"                   read-address="0xFFC01C28" write-address="0xFFC01C28" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC0" description="CRC0 Interrupt Enable Clear Register" />
   <register name="CRC0_INEN_CLR.DCNTEXP"        parent="CRC0_INEN_CLR" bit-position="4" bit-size="1" description="Data Count Expired (Status) Interrupt Enable Clear" />
   <register name="CRC0_INEN_CLR.CMPERR"         parent="CRC0_INEN_CLR" bit-position="1" bit-size="1" description="Compare Error Interrupt Enable Clear" />
<register name="CRC0_POLY"                       read-address="0xFFC01C2C" write-address="0xFFC01C2C" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC0" description="CRC0 Polynomial Register" />
<register name="CRC0_STAT"                       read-address="0xFFC01C40" write-address="0xFFC01C40" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC0" description="CRC0 Status Register" />
   <register name="CRC0_STAT.FSTAT"              parent="CRC0_STAT" bit-position="20" bit-size="3" description="FIFO Status" />
   <register name="CRC0_STAT.LUTDONE"            parent="CRC0_STAT" bit-position="19" bit-size="1" description="Look Up Table Done" />
   <register name="CRC0_STAT.IRR"                parent="CRC0_STAT" bit-position="18" bit-size="1" description="Intermediate Result Ready" />
   <register name="CRC0_STAT.OBR"                parent="CRC0_STAT" bit-position="17" bit-size="1" description="Output Buffer Ready" />
   <register name="CRC0_STAT.IBR"                parent="CRC0_STAT" bit-position="16" bit-size="1" description="Input Buffer Ready" />
   <register name="CRC0_STAT.DCNTEXP"            parent="CRC0_STAT" bit-position="4" bit-size="1" description="Data Count Expired" />
   <register name="CRC0_STAT.CMPERR"             parent="CRC0_STAT" bit-position="1" bit-size="1" description="Compare Error" />
<register name="CRC0_DCNTCAP"                    read-address="0xFFC01C44" write-address="0xFFC01C44" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC0" description="CRC0 Data Count Capture Register" />
<register name="CRC0_RESULT_FIN"                 read-address="0xFFC01C4C" write-address="0xFFC01C4C" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC0" description="CRC0 CRC Final Result Register" />
<register name="CRC0_RESULT_CUR"                 read-address="0xFFC01C50" write-address="0xFFC01C50" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC0" description="CRC0 CRC Current Result Register" />
<register name="CRC0_REVID"                      read-address="0xFFC01C60" write-address="0xFFC01C60" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC0" description="CRC0 Revision ID Register" />
   <register name="CRC0_REVID.MAJOR"             parent="CRC0_REVID" bit-position="4" bit-size="4" description="Major Revision ID" />
   <register name="CRC0_REVID.REV"               parent="CRC0_REVID" bit-position="0" bit-size="4" description="Incremental Revision ID" />

<!-- ************** -->
<!-- ***  CRC1  *** -->
<!-- ************** -->

<register name="CRC1_CTL"                        read-address="0xFFC01D00" write-address="0xFFC01D00" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC1" description="CRC1 Control Register" />
   <register name="CRC1_CTL.CMPMIRR"             parent="CRC1_CTL" bit-position="22" bit-size="1" description="COMPARE Register Mirroring" />
   <register name="CRC1_CTL.POLYMIRR"            parent="CRC1_CTL" bit-position="21" bit-size="1" description="Polynomial Register Mirroring" />
   <register name="CRC1_CTL.RSLTMIRR"            parent="CRC1_CTL" bit-position="20" bit-size="1" description="Result Register Mirroring" />
   <register name="CRC1_CTL.FDSEL"               parent="CRC1_CTL" bit-position="19" bit-size="1" description="FIFO Data Select" />
   <register name="CRC1_CTL.W16SWP"              parent="CRC1_CTL" bit-position="18" bit-size="1" description="Word16 Swapping" />
   <register name="CRC1_CTL.BYTMIRR"             parent="CRC1_CTL" bit-position="17" bit-size="1" description="Byte Mirroring" />
   <register name="CRC1_CTL.BITMIRR"             parent="CRC1_CTL" bit-position="16" bit-size="1" description="Bit Mirroring" />
   <register name="CRC1_CTL.IRRSTALL"            parent="CRC1_CTL" bit-position="13" bit-size="1" description="Intermediate Result Ready Stall" />
   <register name="CRC1_CTL.OBRSTALL"            parent="CRC1_CTL" bit-position="12" bit-size="1" description="Output Buffer Ready Stall" />
   <register name="CRC1_CTL.AUTOCLRF"            parent="CRC1_CTL" bit-position="9" bit-size="1" description="Auto Clear to One" />
   <register name="CRC1_CTL.AUTOCLRZ"            parent="CRC1_CTL" bit-position="8" bit-size="1" description="Auto Clear to Zero" />
   <register name="CRC1_CTL.OPMODE"              parent="CRC1_CTL" bit-position="4" bit-size="4" description="Operation Mode" />
   <register name="CRC1_CTL.BLKEN"               parent="CRC1_CTL" bit-position="0" bit-size="1" description="Block Enable" />
<register name="CRC1_DCNT"                       read-address="0xFFC01D04" write-address="0xFFC01D04" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC1" description="CRC1 Data Word Count Register" />
<register name="CRC1_DCNTRLD"                    read-address="0xFFC01D08" write-address="0xFFC01D08" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC1" description="CRC1 Data Word Count Reload Register" />
<register name="CRC1_COMP"                       read-address="0xFFC01D14" write-address="0xFFC01D14" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC1" description="CRC1 Data Compare Register" />
<register name="CRC1_FILLVAL"                    read-address="0xFFC01D18" write-address="0xFFC01D18" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC1" description="CRC1 Fill Value Register" />
<register name="CRC1_DFIFO"                      read-address="0xFFC01D1C" write-address="0xFFC01D1C" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC1" description="CRC1 Data FIFO Register" />
<register name="CRC1_INEN"                       read-address="0xFFC01D20" write-address="0xFFC01D20" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC1" description="CRC1 Interrupt Enable Register" />
   <register name="CRC1_INEN.DCNTEXP"            parent="CRC1_INEN" bit-position="4" bit-size="1" description="Data Count Expired (Status) Interrupt Enable" />
   <register name="CRC1_INEN.CMPERR"             parent="CRC1_INEN" bit-position="1" bit-size="1" description="Compare Error Interrupt Enable" />
<register name="CRC1_INEN_SET"                   read-address="0xFFC01D24" write-address="0xFFC01D24" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC1" description="CRC1 Interrupt Enable Set Register" />
   <register name="CRC1_INEN_SET.DCNTEXP"        parent="CRC1_INEN_SET" bit-position="4" bit-size="1" description="Data Count Expired (Status) Interrupt Enable Set" />
   <register name="CRC1_INEN_SET.CMPERR"         parent="CRC1_INEN_SET" bit-position="1" bit-size="1" description="Compare Error Interrupt Enable Set" />
<register name="CRC1_INEN_CLR"                   read-address="0xFFC01D28" write-address="0xFFC01D28" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC1" description="CRC1 Interrupt Enable Clear Register" />
   <register name="CRC1_INEN_CLR.DCNTEXP"        parent="CRC1_INEN_CLR" bit-position="4" bit-size="1" description="Data Count Expired (Status) Interrupt Enable Clear" />
   <register name="CRC1_INEN_CLR.CMPERR"         parent="CRC1_INEN_CLR" bit-position="1" bit-size="1" description="Compare Error Interrupt Enable Clear" />
<register name="CRC1_POLY"                       read-address="0xFFC01D2C" write-address="0xFFC01D2C" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC1" description="CRC1 Polynomial Register" />
<register name="CRC1_STAT"                       read-address="0xFFC01D40" write-address="0xFFC01D40" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC1" description="CRC1 Status Register" />
   <register name="CRC1_STAT.FSTAT"              parent="CRC1_STAT" bit-position="20" bit-size="3" description="FIFO Status" />
   <register name="CRC1_STAT.LUTDONE"            parent="CRC1_STAT" bit-position="19" bit-size="1" description="Look Up Table Done" />
   <register name="CRC1_STAT.IRR"                parent="CRC1_STAT" bit-position="18" bit-size="1" description="Intermediate Result Ready" />
   <register name="CRC1_STAT.OBR"                parent="CRC1_STAT" bit-position="17" bit-size="1" description="Output Buffer Ready" />
   <register name="CRC1_STAT.IBR"                parent="CRC1_STAT" bit-position="16" bit-size="1" description="Input Buffer Ready" />
   <register name="CRC1_STAT.DCNTEXP"            parent="CRC1_STAT" bit-position="4" bit-size="1" description="Data Count Expired" />
   <register name="CRC1_STAT.CMPERR"             parent="CRC1_STAT" bit-position="1" bit-size="1" description="Compare Error" />
<register name="CRC1_DCNTCAP"                    read-address="0xFFC01D44" write-address="0xFFC01D44" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC1" description="CRC1 Data Count Capture Register" />
<register name="CRC1_RESULT_FIN"                 read-address="0xFFC01D4C" write-address="0xFFC01D4C" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC1" description="CRC1 CRC Final Result Register" />
<register name="CRC1_RESULT_CUR"                 read-address="0xFFC01D50" write-address="0xFFC01D50" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC1" description="CRC1 CRC Current Result Register" />
<register name="CRC1_REVID"                      read-address="0xFFC01D60" write-address="0xFFC01D60" bit-size="32" type="IO" mask="FFFFFFFF" group="CRC1" description="CRC1 Revision ID Register" />
   <register name="CRC1_REVID.MAJOR"             parent="CRC1_REVID" bit-position="4" bit-size="4" description="Major Revision ID" />
   <register name="CRC1_REVID.REV"               parent="CRC1_REVID" bit-position="0" bit-size="4" description="Incremental Revision ID" />

<!-- ************************** -->
<!-- ***  2-Wire Interface  *** -->
<!-- ************************** -->


<!-- ************** -->
<!-- ***  TWI0  *** -->
<!-- ************** -->

<register name="TWI0_CLKDIV"                     read-address="0xFFC01E00" write-address="0xFFC01E00" bit-size="16" type="IO" mask="FFFF"     group="TWI0" description="TWI0 SCL Clock Divider Register" />
   <register name="TWI0_CLKDIV.CLKHI"            parent="TWI0_CLKDIV" bit-position="8" bit-size="8" description="SCL Clock High Periods" />
   <register name="TWI0_CLKDIV.CLKLO"            parent="TWI0_CLKDIV" bit-position="0" bit-size="8" description="SCL Clock Low Periods" />
<register name="TWI0_CTL"                        read-address="0xFFC01E04" write-address="0xFFC01E04" bit-size="16" type="IO" mask="FFFF"     group="TWI0" description="TWI0 Control Register" />
   <register name="TWI0_CTL.SCCB"                parent="TWI0_CTL" bit-position="9" bit-size="1" description="SCCB Compatibility" />
   <register name="TWI0_CTL.EN"                  parent="TWI0_CTL" bit-position="7" bit-size="1" description="Enable Module" />
   <register name="TWI0_CTL.PRESCALE"            parent="TWI0_CTL" bit-position="0" bit-size="7" description="SCLK Prescale Value" />
<register name="TWI0_SLVCTL"                     read-address="0xFFC01E08" write-address="0xFFC01E08" bit-size="16" type="IO" mask="FFFF"     group="TWI0" description="TWI0 Slave Mode Control Register" />
   <register name="TWI0_SLVCTL.GEN"              parent="TWI0_SLVCTL" bit-position="4" bit-size="1" description="General Call Enable" />
   <register name="TWI0_SLVCTL.NAK"              parent="TWI0_SLVCTL" bit-position="3" bit-size="1" description="Not Acknowledge" />
   <register name="TWI0_SLVCTL.TDVAL"            parent="TWI0_SLVCTL" bit-position="2" bit-size="1" description="Transmit Data Valid for Slave" />
   <register name="TWI0_SLVCTL.EN"               parent="TWI0_SLVCTL" bit-position="0" bit-size="1" description="Enable Slave Mode" />
<register name="TWI0_SLVSTAT"                    read-address="0xFFC01E0C" write-address="0xFFC01E0C" bit-size="16" type="IO" mask="FFFF"     group="TWI0" description="TWI0 Slave Mode Status Register" />
   <register name="TWI0_SLVSTAT.GCALL"           parent="TWI0_SLVSTAT" bit-position="1" bit-size="1" description="General Call" />
   <register name="TWI0_SLVSTAT.DIR"             parent="TWI0_SLVSTAT" bit-position="0" bit-size="1" description="Transfer Direction for Slave" />
<register name="TWI0_SLVADDR"                    read-address="0xFFC01E10" write-address="0xFFC01E10" bit-size="16" type="IO" mask="FFFF"     group="TWI0" description="TWI0 Slave Mode Address Register" />
   <register name="TWI0_SLVADDR.ADDR"            parent="TWI0_SLVADDR" bit-position="0" bit-size="7" description="Slave Mode Address" />
<register name="TWI0_MSTRCTL"                    read-address="0xFFC01E14" write-address="0xFFC01E14" bit-size="16" type="IO" mask="FFFF"     group="TWI0" description="TWI0 Master Mode Control Registers" />
   <register name="TWI0_MSTRCTL.SCLOVR"          parent="TWI0_MSTRCTL" bit-position="15" bit-size="1" description="Serial Clock Override" />
   <register name="TWI0_MSTRCTL.SDAOVR"          parent="TWI0_MSTRCTL" bit-position="14" bit-size="1" description="Serial Data Override" />
   <register name="TWI0_MSTRCTL.DCNT"            parent="TWI0_MSTRCTL" bit-position="6" bit-size="8" description="Data Transfer Count" />
   <register name="TWI0_MSTRCTL.RSTART"          parent="TWI0_MSTRCTL" bit-position="5" bit-size="1" description="Repeat Start" />
   <register name="TWI0_MSTRCTL.STOP"            parent="TWI0_MSTRCTL" bit-position="4" bit-size="1" description="Issue Stop Condition" />
   <register name="TWI0_MSTRCTL.FAST"            parent="TWI0_MSTRCTL" bit-position="3" bit-size="1" description="Fast Mode" />
   <register name="TWI0_MSTRCTL.DIR"             parent="TWI0_MSTRCTL" bit-position="2" bit-size="1" description="Transfer Direction for Master" />
   <register name="TWI0_MSTRCTL.EN"              parent="TWI0_MSTRCTL" bit-position="0" bit-size="1" description="Enable Master Mode" />
<register name="TWI0_MSTRSTAT"                   read-address="0xFFC01E18" write-address="0xFFC01E18" bit-size="16" type="IO" mask="FFFF"     group="TWI0" description="TWI0 Master Mode Status Register" />
   <register name="TWI0_MSTRSTAT.BUSBUSY"        parent="TWI0_MSTRSTAT" bit-position="8" bit-size="1" description="Bus Busy" />
   <register name="TWI0_MSTRSTAT.SCLSEN"         parent="TWI0_MSTRSTAT" bit-position="7" bit-size="1" description="Serial Clock Sense" />
   <register name="TWI0_MSTRSTAT.SDASEN"         parent="TWI0_MSTRSTAT" bit-position="6" bit-size="1" description="Serial Data Sense" />
   <register name="TWI0_MSTRSTAT.BUFWRERR"       parent="TWI0_MSTRSTAT" bit-position="5" bit-size="1" description="Buffer Write Error" />
   <register name="TWI0_MSTRSTAT.BUFRDERR"       parent="TWI0_MSTRSTAT" bit-position="4" bit-size="1" description="Buffer Read Error" />
   <register name="TWI0_MSTRSTAT.DNAK"           parent="TWI0_MSTRSTAT" bit-position="3" bit-size="1" description="Data Not Acknowledged" />
   <register name="TWI0_MSTRSTAT.ANAK"           parent="TWI0_MSTRSTAT" bit-position="2" bit-size="1" description="Address Not Acknowledged" />
   <register name="TWI0_MSTRSTAT.LOSTARB"        parent="TWI0_MSTRSTAT" bit-position="1" bit-size="1" description="Lost Arbitration" />
   <register name="TWI0_MSTRSTAT.MPROG"          parent="TWI0_MSTRSTAT" bit-position="0" bit-size="1" description="Master Transfer in Progress" />
<register name="TWI0_MSTRADDR"                   read-address="0xFFC01E1C" write-address="0xFFC01E1C" bit-size="16" type="IO" mask="FFFF"     group="TWI0" description="TWI0 Master Mode Address Register" />
   <register name="TWI0_MSTRADDR.ADDR"           parent="TWI0_MSTRADDR" bit-position="0" bit-size="7" description="Master Mode Address" />
<register name="TWI0_ISTAT"                      read-address="0xFFC01E20" write-address="0xFFC01E20" bit-size="16" type="IO" mask="FFFF"     group="TWI0" description="TWI0 Interrupt Status Register" />
   <register name="TWI0_ISTAT.SCLI"              parent="TWI0_ISTAT" bit-position="15" bit-size="1" description="Serial Clock Interrupt" />
   <register name="TWI0_ISTAT.SDAI"              parent="TWI0_ISTAT" bit-position="14" bit-size="1" description="Serial Data Interrupt" />
   <register name="TWI0_ISTAT.RXSERV"            parent="TWI0_ISTAT" bit-position="7" bit-size="1" description="Rx FIFO Service" />
   <register name="TWI0_ISTAT.TXSERV"            parent="TWI0_ISTAT" bit-position="6" bit-size="1" description="Tx FIFO Service" />
   <register name="TWI0_ISTAT.MERR"              parent="TWI0_ISTAT" bit-position="5" bit-size="1" description="Master Transfer Error" />
   <register name="TWI0_ISTAT.MCOMP"             parent="TWI0_ISTAT" bit-position="4" bit-size="1" description="Master Transfer Complete" />
   <register name="TWI0_ISTAT.SOVF"              parent="TWI0_ISTAT" bit-position="3" bit-size="1" description="Slave Overflow" />
   <register name="TWI0_ISTAT.SERR"              parent="TWI0_ISTAT" bit-position="2" bit-size="1" description="Slave Transfer Error" />
   <register name="TWI0_ISTAT.SCOMP"             parent="TWI0_ISTAT" bit-position="1" bit-size="1" description="Slave Transfer Complete" />
   <register name="TWI0_ISTAT.SINIT"             parent="TWI0_ISTAT" bit-position="0" bit-size="1" description="Slave Transfer Initiated" />
<register name="TWI0_IMSK"                       read-address="0xFFC01E24" write-address="0xFFC01E24" bit-size="16" type="IO" mask="FFFF"     group="TWI0" description="TWI0 Interrupt Mask Register" />
   <register name="TWI0_IMSK.SCLI"               parent="TWI0_IMSK" bit-position="15" bit-size="1" description="Serial Clock Interrupt Mask" />
   <register name="TWI0_IMSK.SDAI"               parent="TWI0_IMSK" bit-position="14" bit-size="1" description="Serial Data Interrupt Mask" />
   <register name="TWI0_IMSK.RXSERV"             parent="TWI0_IMSK" bit-position="7" bit-size="1" description="Rx FIFO Service Interrupt Mask" />
   <register name="TWI0_IMSK.TXSERV"             parent="TWI0_IMSK" bit-position="6" bit-size="1" description="Tx FIFO Service Interrupt Mask" />
   <register name="TWI0_IMSK.MERR"               parent="TWI0_IMSK" bit-position="5" bit-size="1" description="Master Transfer Error Interrupt Mask" />
   <register name="TWI0_IMSK.MCOMP"              parent="TWI0_IMSK" bit-position="4" bit-size="1" description="Master Transfer Complete Interrupt Mask" />
   <register name="TWI0_IMSK.SOVF"               parent="TWI0_IMSK" bit-position="3" bit-size="1" description="Slave Overflow Interrupt Mask" />
   <register name="TWI0_IMSK.SERR"               parent="TWI0_IMSK" bit-position="2" bit-size="1" description="Slave Transfer Error Interrupt Mask" />
   <register name="TWI0_IMSK.SCOMP"              parent="TWI0_IMSK" bit-position="1" bit-size="1" description="Slave Transfer Complete Interrupt Mask" />
   <register name="TWI0_IMSK.SINIT"              parent="TWI0_IMSK" bit-position="0" bit-size="1" description="Slave Transfer Initiated Interrupt Mask" />
<register name="TWI0_FIFOCTL"                    read-address="0xFFC01E28" write-address="0xFFC01E28" bit-size="16" type="IO" mask="FFFF"     group="TWI0" description="TWI0 FIFO Control Register" />
   <register name="TWI0_FIFOCTL.RXILEN"          parent="TWI0_FIFOCTL" bit-position="3" bit-size="1" description="Rx Buffer Interrupt Length" />
   <register name="TWI0_FIFOCTL.TXILEN"          parent="TWI0_FIFOCTL" bit-position="2" bit-size="1" description="Tx Buffer Interrupt Length" />
   <register name="TWI0_FIFOCTL.RXFLUSH"         parent="TWI0_FIFOCTL" bit-position="1" bit-size="1" description="Rx Buffer Flush" />
   <register name="TWI0_FIFOCTL.TXFLUSH"         parent="TWI0_FIFOCTL" bit-position="0" bit-size="1" description="Tx Buffer Flush" />
<register name="TWI0_FIFOSTAT"                   read-address="0xFFC01E2C" write-address="0xFFC01E2C" bit-size="16" type="IO" mask="FFFF"     group="TWI0" description="TWI0 FIFO Status Register" />
   <register name="TWI0_FIFOSTAT.RXSTAT"         parent="TWI0_FIFOSTAT" bit-position="2" bit-size="2" description="Rx FIFO Status" />
   <register name="TWI0_FIFOSTAT.TXSTAT"         parent="TWI0_FIFOSTAT" bit-position="0" bit-size="2" description="Tx FIFO Status" />
<register name="TWI0_TXDATA8"                    read-address="0xFFC01E80" write-address="0xFFC01E80" bit-size="16" type="IO" mask="FFFF"     group="TWI0" description="TWI0 Tx Data Single-Byte Register" />
   <register name="TWI0_TXDATA8.VALUE"           parent="TWI0_TXDATA8" bit-position="0" bit-size="8" description="Tx Data 8-Bit Value" />
<register name="TWI0_TXDATA16"                   read-address="0xFFC01E84" write-address="0xFFC01E84" bit-size="16" type="IO" mask="FFFF"     group="TWI0" description="TWI0 Tx Data Double-Byte Register" />
<register name="TWI0_RXDATA8"                    read-address="0xFFC01E88" write-address="0xFFC01E88" bit-size="16" type="IO" mask="FFFF"     group="TWI0" description="TWI0 Rx Data Single-Byte Register" />
   <register name="TWI0_RXDATA8.VALUE"           parent="TWI0_RXDATA8" bit-position="0" bit-size="8" description="Rx Data 8-Bit Value" />
<register name="TWI0_RXDATA16"                   read-address="0xFFC01E8C" write-address="0xFFC01E8C" bit-size="16" type="IO" mask="FFFF"     group="TWI0" description="TWI0 Rx Data Double-Byte Register" />

<!-- ************** -->
<!-- ***  TWI1  *** -->
<!-- ************** -->

<register name="TWI1_CLKDIV"                     read-address="0xFFC01F00" write-address="0xFFC01F00" bit-size="16" type="IO" mask="FFFF"     group="TWI1" description="TWI1 SCL Clock Divider Register" />
   <register name="TWI1_CLKDIV.CLKHI"            parent="TWI1_CLKDIV" bit-position="8" bit-size="8" description="SCL Clock High Periods" />
   <register name="TWI1_CLKDIV.CLKLO"            parent="TWI1_CLKDIV" bit-position="0" bit-size="8" description="SCL Clock Low Periods" />
<register name="TWI1_CTL"                        read-address="0xFFC01F04" write-address="0xFFC01F04" bit-size="16" type="IO" mask="FFFF"     group="TWI1" description="TWI1 Control Register" />
   <register name="TWI1_CTL.SCCB"                parent="TWI1_CTL" bit-position="9" bit-size="1" description="SCCB Compatibility" />
   <register name="TWI1_CTL.EN"                  parent="TWI1_CTL" bit-position="7" bit-size="1" description="Enable Module" />
   <register name="TWI1_CTL.PRESCALE"            parent="TWI1_CTL" bit-position="0" bit-size="7" description="SCLK Prescale Value" />
<register name="TWI1_SLVCTL"                     read-address="0xFFC01F08" write-address="0xFFC01F08" bit-size="16" type="IO" mask="FFFF"     group="TWI1" description="TWI1 Slave Mode Control Register" />
   <register name="TWI1_SLVCTL.GEN"              parent="TWI1_SLVCTL" bit-position="4" bit-size="1" description="General Call Enable" />
   <register name="TWI1_SLVCTL.NAK"              parent="TWI1_SLVCTL" bit-position="3" bit-size="1" description="Not Acknowledge" />
   <register name="TWI1_SLVCTL.TDVAL"            parent="TWI1_SLVCTL" bit-position="2" bit-size="1" description="Transmit Data Valid for Slave" />
   <register name="TWI1_SLVCTL.EN"               parent="TWI1_SLVCTL" bit-position="0" bit-size="1" description="Enable Slave Mode" />
<register name="TWI1_SLVSTAT"                    read-address="0xFFC01F0C" write-address="0xFFC01F0C" bit-size="16" type="IO" mask="FFFF"     group="TWI1" description="TWI1 Slave Mode Status Register" />
   <register name="TWI1_SLVSTAT.GCALL"           parent="TWI1_SLVSTAT" bit-position="1" bit-size="1" description="General Call" />
   <register name="TWI1_SLVSTAT.DIR"             parent="TWI1_SLVSTAT" bit-position="0" bit-size="1" description="Transfer Direction for Slave" />
<register name="TWI1_SLVADDR"                    read-address="0xFFC01F10" write-address="0xFFC01F10" bit-size="16" type="IO" mask="FFFF"     group="TWI1" description="TWI1 Slave Mode Address Register" />
   <register name="TWI1_SLVADDR.ADDR"            parent="TWI1_SLVADDR" bit-position="0" bit-size="7" description="Slave Mode Address" />
<register name="TWI1_MSTRCTL"                    read-address="0xFFC01F14" write-address="0xFFC01F14" bit-size="16" type="IO" mask="FFFF"     group="TWI1" description="TWI1 Master Mode Control Registers" />
   <register name="TWI1_MSTRCTL.SCLOVR"          parent="TWI1_MSTRCTL" bit-position="15" bit-size="1" description="Serial Clock Override" />
   <register name="TWI1_MSTRCTL.SDAOVR"          parent="TWI1_MSTRCTL" bit-position="14" bit-size="1" description="Serial Data Override" />
   <register name="TWI1_MSTRCTL.DCNT"            parent="TWI1_MSTRCTL" bit-position="6" bit-size="8" description="Data Transfer Count" />
   <register name="TWI1_MSTRCTL.RSTART"          parent="TWI1_MSTRCTL" bit-position="5" bit-size="1" description="Repeat Start" />
   <register name="TWI1_MSTRCTL.STOP"            parent="TWI1_MSTRCTL" bit-position="4" bit-size="1" description="Issue Stop Condition" />
   <register name="TWI1_MSTRCTL.FAST"            parent="TWI1_MSTRCTL" bit-position="3" bit-size="1" description="Fast Mode" />
   <register name="TWI1_MSTRCTL.DIR"             parent="TWI1_MSTRCTL" bit-position="2" bit-size="1" description="Transfer Direction for Master" />
   <register name="TWI1_MSTRCTL.EN"              parent="TWI1_MSTRCTL" bit-position="0" bit-size="1" description="Enable Master Mode" />
<register name="TWI1_MSTRSTAT"                   read-address="0xFFC01F18" write-address="0xFFC01F18" bit-size="16" type="IO" mask="FFFF"     group="TWI1" description="TWI1 Master Mode Status Register" />
   <register name="TWI1_MSTRSTAT.BUSBUSY"        parent="TWI1_MSTRSTAT" bit-position="8" bit-size="1" description="Bus Busy" />
   <register name="TWI1_MSTRSTAT.SCLSEN"         parent="TWI1_MSTRSTAT" bit-position="7" bit-size="1" description="Serial Clock Sense" />
   <register name="TWI1_MSTRSTAT.SDASEN"         parent="TWI1_MSTRSTAT" bit-position="6" bit-size="1" description="Serial Data Sense" />
   <register name="TWI1_MSTRSTAT.BUFWRERR"       parent="TWI1_MSTRSTAT" bit-position="5" bit-size="1" description="Buffer Write Error" />
   <register name="TWI1_MSTRSTAT.BUFRDERR"       parent="TWI1_MSTRSTAT" bit-position="4" bit-size="1" description="Buffer Read Error" />
   <register name="TWI1_MSTRSTAT.DNAK"           parent="TWI1_MSTRSTAT" bit-position="3" bit-size="1" description="Data Not Acknowledged" />
   <register name="TWI1_MSTRSTAT.ANAK"           parent="TWI1_MSTRSTAT" bit-position="2" bit-size="1" description="Address Not Acknowledged" />
   <register name="TWI1_MSTRSTAT.LOSTARB"        parent="TWI1_MSTRSTAT" bit-position="1" bit-size="1" description="Lost Arbitration" />
   <register name="TWI1_MSTRSTAT.MPROG"          parent="TWI1_MSTRSTAT" bit-position="0" bit-size="1" description="Master Transfer in Progress" />
<register name="TWI1_MSTRADDR"                   read-address="0xFFC01F1C" write-address="0xFFC01F1C" bit-size="16" type="IO" mask="FFFF"     group="TWI1" description="TWI1 Master Mode Address Register" />
   <register name="TWI1_MSTRADDR.ADDR"           parent="TWI1_MSTRADDR" bit-position="0" bit-size="7" description="Master Mode Address" />
<register name="TWI1_ISTAT"                      read-address="0xFFC01F20" write-address="0xFFC01F20" bit-size="16" type="IO" mask="FFFF"     group="TWI1" description="TWI1 Interrupt Status Register" />
   <register name="TWI1_ISTAT.SCLI"              parent="TWI1_ISTAT" bit-position="15" bit-size="1" description="Serial Clock Interrupt" />
   <register name="TWI1_ISTAT.SDAI"              parent="TWI1_ISTAT" bit-position="14" bit-size="1" description="Serial Data Interrupt" />
   <register name="TWI1_ISTAT.RXSERV"            parent="TWI1_ISTAT" bit-position="7" bit-size="1" description="Rx FIFO Service" />
   <register name="TWI1_ISTAT.TXSERV"            parent="TWI1_ISTAT" bit-position="6" bit-size="1" description="Tx FIFO Service" />
   <register name="TWI1_ISTAT.MERR"              parent="TWI1_ISTAT" bit-position="5" bit-size="1" description="Master Transfer Error" />
   <register name="TWI1_ISTAT.MCOMP"             parent="TWI1_ISTAT" bit-position="4" bit-size="1" description="Master Transfer Complete" />
   <register name="TWI1_ISTAT.SOVF"              parent="TWI1_ISTAT" bit-position="3" bit-size="1" description="Slave Overflow" />
   <register name="TWI1_ISTAT.SERR"              parent="TWI1_ISTAT" bit-position="2" bit-size="1" description="Slave Transfer Error" />
   <register name="TWI1_ISTAT.SCOMP"             parent="TWI1_ISTAT" bit-position="1" bit-size="1" description="Slave Transfer Complete" />
   <register name="TWI1_ISTAT.SINIT"             parent="TWI1_ISTAT" bit-position="0" bit-size="1" description="Slave Transfer Initiated" />
<register name="TWI1_IMSK"                       read-address="0xFFC01F24" write-address="0xFFC01F24" bit-size="16" type="IO" mask="FFFF"     group="TWI1" description="TWI1 Interrupt Mask Register" />
   <register name="TWI1_IMSK.SCLI"               parent="TWI1_IMSK" bit-position="15" bit-size="1" description="Serial Clock Interrupt Mask" />
   <register name="TWI1_IMSK.SDAI"               parent="TWI1_IMSK" bit-position="14" bit-size="1" description="Serial Data Interrupt Mask" />
   <register name="TWI1_IMSK.RXSERV"             parent="TWI1_IMSK" bit-position="7" bit-size="1" description="Rx FIFO Service Interrupt Mask" />
   <register name="TWI1_IMSK.TXSERV"             parent="TWI1_IMSK" bit-position="6" bit-size="1" description="Tx FIFO Service Interrupt Mask" />
   <register name="TWI1_IMSK.MERR"               parent="TWI1_IMSK" bit-position="5" bit-size="1" description="Master Transfer Error Interrupt Mask" />
   <register name="TWI1_IMSK.MCOMP"              parent="TWI1_IMSK" bit-position="4" bit-size="1" description="Master Transfer Complete Interrupt Mask" />
   <register name="TWI1_IMSK.SOVF"               parent="TWI1_IMSK" bit-position="3" bit-size="1" description="Slave Overflow Interrupt Mask" />
   <register name="TWI1_IMSK.SERR"               parent="TWI1_IMSK" bit-position="2" bit-size="1" description="Slave Transfer Error Interrupt Mask" />
   <register name="TWI1_IMSK.SCOMP"              parent="TWI1_IMSK" bit-position="1" bit-size="1" description="Slave Transfer Complete Interrupt Mask" />
   <register name="TWI1_IMSK.SINIT"              parent="TWI1_IMSK" bit-position="0" bit-size="1" description="Slave Transfer Initiated Interrupt Mask" />
<register name="TWI1_FIFOCTL"                    read-address="0xFFC01F28" write-address="0xFFC01F28" bit-size="16" type="IO" mask="FFFF"     group="TWI1" description="TWI1 FIFO Control Register" />
   <register name="TWI1_FIFOCTL.RXILEN"          parent="TWI1_FIFOCTL" bit-position="3" bit-size="1" description="Rx Buffer Interrupt Length" />
   <register name="TWI1_FIFOCTL.TXILEN"          parent="TWI1_FIFOCTL" bit-position="2" bit-size="1" description="Tx Buffer Interrupt Length" />
   <register name="TWI1_FIFOCTL.RXFLUSH"         parent="TWI1_FIFOCTL" bit-position="1" bit-size="1" description="Rx Buffer Flush" />
   <register name="TWI1_FIFOCTL.TXFLUSH"         parent="TWI1_FIFOCTL" bit-position="0" bit-size="1" description="Tx Buffer Flush" />
<register name="TWI1_FIFOSTAT"                   read-address="0xFFC01F2C" write-address="0xFFC01F2C" bit-size="16" type="IO" mask="FFFF"     group="TWI1" description="TWI1 FIFO Status Register" />
   <register name="TWI1_FIFOSTAT.RXSTAT"         parent="TWI1_FIFOSTAT" bit-position="2" bit-size="2" description="Rx FIFO Status" />
   <register name="TWI1_FIFOSTAT.TXSTAT"         parent="TWI1_FIFOSTAT" bit-position="0" bit-size="2" description="Tx FIFO Status" />
<register name="TWI1_TXDATA8"                    read-address="0xFFC01F80" write-address="0xFFC01F80" bit-size="16" type="IO" mask="FFFF"     group="TWI1" description="TWI1 Tx Data Single-Byte Register" />
   <register name="TWI1_TXDATA8.VALUE"           parent="TWI1_TXDATA8" bit-position="0" bit-size="8" description="Tx Data 8-Bit Value" />
<register name="TWI1_TXDATA16"                   read-address="0xFFC01F84" write-address="0xFFC01F84" bit-size="16" type="IO" mask="FFFF"     group="TWI1" description="TWI1 Tx Data Double-Byte Register" />
<register name="TWI1_RXDATA8"                    read-address="0xFFC01F88" write-address="0xFFC01F88" bit-size="16" type="IO" mask="FFFF"     group="TWI1" description="TWI1 Rx Data Single-Byte Register" />
   <register name="TWI1_RXDATA8.VALUE"           parent="TWI1_RXDATA8" bit-position="0" bit-size="8" description="Rx Data 8-Bit Value" />
<register name="TWI1_RXDATA16"                   read-address="0xFFC01F8C" write-address="0xFFC01F8C" bit-size="16" type="IO" mask="FFFF"     group="TWI1" description="TWI1 Rx Data Double-Byte Register" />

<!-- ************** -->
<!-- ***  UART  *** -->
<!-- ************** -->


<!-- *************** -->
<!-- ***  UART0  *** -->
<!-- *************** -->

<register name="UART0_REVID"                     read-address="0xFFC02000" write-address="0xFFC02000" bit-size="32" type="IO" mask="FFFFFFFF" group="UART0" description="UART0 Revision ID Register" />
   <register name="UART0_REVID.MAJOR"            parent="UART0_REVID" bit-position="4" bit-size="4" description="Major Version" />
   <register name="UART0_REVID.REV"              parent="UART0_REVID" bit-position="0" bit-size="4" description="Incremental Version" />
<register name="UART0_CTL"                       read-address="0xFFC02004" write-address="0xFFC02004" bit-size="32" type="IO" mask="FFFFFFFF" group="UART0" description="UART0 Control Register" />
   <register name="UART0_CTL.RFRT"               parent="UART0_CTL" bit-position="30" bit-size="1" description="Receive FIFO RTS Threshold" />
   <register name="UART0_CTL.RFIT"               parent="UART0_CTL" bit-position="29" bit-size="1" description="Receive FIFO IRQ Threshold" />
   <register name="UART0_CTL.ACTS"               parent="UART0_CTL" bit-position="28" bit-size="1" description="Automatic CTS" />
   <register name="UART0_CTL.ARTS"               parent="UART0_CTL" bit-position="27" bit-size="1" description="Automatic RTS" />
   <register name="UART0_CTL.XOFF"               parent="UART0_CTL" bit-position="26" bit-size="1" description="Transmitter off" />
   <register name="UART0_CTL.MRTS"               parent="UART0_CTL" bit-position="25" bit-size="1" description="Manual Request to Send" />
   <register name="UART0_CTL.TPOLC"              parent="UART0_CTL" bit-position="24" bit-size="1" description="IrDA TX Polarity Change" />
   <register name="UART0_CTL.RPOLC"              parent="UART0_CTL" bit-position="23" bit-size="1" description="IrDA RX Polarity Change" />
   <register name="UART0_CTL.FCPOL"              parent="UART0_CTL" bit-position="22" bit-size="1" description="Flow Control Pin Polarity" />
   <register name="UART0_CTL.SB"                 parent="UART0_CTL" bit-position="19" bit-size="1" description="Set Break" />
   <register name="UART0_CTL.FFE"                parent="UART0_CTL" bit-position="18" bit-size="1" description="Force Framing Error on Transmit" />
   <register name="UART0_CTL.FPE"                parent="UART0_CTL" bit-position="17" bit-size="1" description="Force Parity Error on Transmit" />
   <register name="UART0_CTL.STP"                parent="UART0_CTL" bit-position="16" bit-size="1" description="Sticky Parity" />
   <register name="UART0_CTL.EPS"                parent="UART0_CTL" bit-position="15" bit-size="1" description="Even Parity Select" />
   <register name="UART0_CTL.PEN"                parent="UART0_CTL" bit-position="14" bit-size="1" description="Parity Enable" />
   <register name="UART0_CTL.STBH"               parent="UART0_CTL" bit-position="13" bit-size="1" description="Stop Bits (Half Bit Time)" />
   <register name="UART0_CTL.STB"                parent="UART0_CTL" bit-position="12" bit-size="1" description="Stop Bits" />
   <register name="UART0_CTL.WLS"                parent="UART0_CTL" bit-position="8" bit-size="2" description="Word Length Select" />
   <register name="UART0_CTL.MOD"                parent="UART0_CTL" bit-position="4" bit-size="2" description="Mode of Operation" />
   <register name="UART0_CTL.LOOP_EN"            parent="UART0_CTL" bit-position="1" bit-size="1" description="Loopback Enable" />
   <register name="UART0_CTL.EN"                 parent="UART0_CTL" bit-position="0" bit-size="1" description="Enable UART" />
<register name="UART0_STAT"                      read-address="0xFFC02008" write-address="0xFFC02008" bit-size="32" type="IO" mask="FFFFFFFF" group="UART0" description="UART0 Status Register" />
   <register name="UART0_STAT.RFCS"              parent="UART0_STAT" bit-position="17" bit-size="1" description="Receive FIFO Count Status" />
   <register name="UART0_STAT.CTS"               parent="UART0_STAT" bit-position="16" bit-size="1" description="Clear to Send" />
   <register name="UART0_STAT.SCTS"              parent="UART0_STAT" bit-position="12" bit-size="1" description="Sticky CTS" />
   <register name="UART0_STAT.RO"                parent="UART0_STAT" bit-position="11" bit-size="1" description="Reception On-going" />
   <register name="UART0_STAT.ADDR"              parent="UART0_STAT" bit-position="10" bit-size="1" description="Address Bit Status" />
   <register name="UART0_STAT.ASTKY"             parent="UART0_STAT" bit-position="9" bit-size="1" description="Address Sticky" />
   <register name="UART0_STAT.TFI"               parent="UART0_STAT" bit-position="8" bit-size="1" description="Transmission Finished Indicator" />
   <register name="UART0_STAT.TEMT"              parent="UART0_STAT" bit-position="7" bit-size="1" description="TSR and THR Empty" />
   <register name="UART0_STAT.THRE"              parent="UART0_STAT" bit-position="5" bit-size="1" description="Transmit Hold Register Empty" />
   <register name="UART0_STAT.BI"                parent="UART0_STAT" bit-position="4" bit-size="1" description="Break Indicator" />
   <register name="UART0_STAT.FE"                parent="UART0_STAT" bit-position="3" bit-size="1" description="Framing Error" />
   <register name="UART0_STAT.PE"                parent="UART0_STAT" bit-position="2" bit-size="1" description="Parity Error" />
   <register name="UART0_STAT.OE"                parent="UART0_STAT" bit-position="1" bit-size="1" description="Overrun Error" />
   <register name="UART0_STAT.DR"                parent="UART0_STAT" bit-position="0" bit-size="1" description="Data Ready" />
<register name="UART0_SCR"                       read-address="0xFFC0200C" write-address="0xFFC0200C" bit-size="32" type="IO" mask="FFFFFFFF" group="UART0" description="UART0 Scratch Register" />
   <register name="UART0_SCR.VALUE"              parent="UART0_SCR" bit-position="0" bit-size="8" description="Stored 8-bit Data" />
<register name="UART0_CLK"                       read-address="0xFFC02010" write-address="0xFFC02010" bit-size="32" type="IO" mask="FFFFFFFF" group="UART0" description="UART0 Clock Rate Register" />
   <register name="UART0_CLK.EDBO"               parent="UART0_CLK" bit-position="31" bit-size="1" description="Enable Divide By One" />
   <register name="UART0_CLK.DIV"                parent="UART0_CLK" bit-position="0" bit-size="16" description="Divisor" />
<register name="UART0_IMSK"                      read-address="0xFFC02014" write-address="0xFFC02014" bit-size="32" type="IO" mask="FFFFFFFF" group="UART0" description="UART0 Interrupt Mask Register" />
   <register name="UART0_IMSK.ETXS"              parent="UART0_IMSK" bit-position="9" bit-size="1" description="Enable TX to Status Interrupt Mask Status" />
   <register name="UART0_IMSK.ERXS"              parent="UART0_IMSK" bit-position="8" bit-size="1" description="Enable RX to Status Interrupt Mask Status" />
   <register name="UART0_IMSK.EAWI"              parent="UART0_IMSK" bit-position="7" bit-size="1" description="Enable Address Word Interrupt Mask Status" />
   <register name="UART0_IMSK.ERFCI"             parent="UART0_IMSK" bit-position="6" bit-size="1" description="Enable Receive FIFO Count Interrupt Mask Status" />
   <register name="UART0_IMSK.ETFI"              parent="UART0_IMSK" bit-position="5" bit-size="1" description="Enable Transmission Finished Interrupt Mask Status" />
   <register name="UART0_IMSK.EDTPTI"            parent="UART0_IMSK" bit-position="4" bit-size="1" description="Enable DMA TX Peripheral Trigerred Interrupt Mask Status" />
   <register name="UART0_IMSK.EDSSI"             parent="UART0_IMSK" bit-position="3" bit-size="1" description="Enable Modem Status Interrupt Mask Status" />
   <register name="UART0_IMSK.ELSI"              parent="UART0_IMSK" bit-position="2" bit-size="1" description="Enable Line Status Interrupt Mask Status" />
   <register name="UART0_IMSK.ETBEI"             parent="UART0_IMSK" bit-position="1" bit-size="1" description="Enable Transmit Buffer Empty Interrupt Mask Status" />
   <register name="UART0_IMSK.ERBFI"             parent="UART0_IMSK" bit-position="0" bit-size="1" description="Enable Receive Buffer Full Interrupt Mask Status" />
<register name="UART0_IMSK_SET"                  read-address="0xFFC02018" write-address="0xFFC02018" bit-size="32" type="IO" mask="FFFFFFFF" group="UART0" description="UART0 Interrupt Mask Set Register" />
   <register name="UART0_IMSK_SET.ETXS"          parent="UART0_IMSK_SET" bit-position="9" bit-size="1" description="Enable TX to Status Interrupt Mask Set" />
   <register name="UART0_IMSK_SET.ERXS"          parent="UART0_IMSK_SET" bit-position="8" bit-size="1" description="Enable RX to Status Interrupt Mask Set" />
   <register name="UART0_IMSK_SET.EAWI"          parent="UART0_IMSK_SET" bit-position="7" bit-size="1" description="Enable Address Word Interrupt Mask Set" />
   <register name="UART0_IMSK_SET.ERFCI"         parent="UART0_IMSK_SET" bit-position="6" bit-size="1" description="Enable Receive FIFO Count Interrupt Mask Set" />
   <register name="UART0_IMSK_SET.ETFI"          parent="UART0_IMSK_SET" bit-position="5" bit-size="1" description="Enable Transmission Finished Interrupt Mask Set" />
   <register name="UART0_IMSK_SET.EDTPTI"        parent="UART0_IMSK_SET" bit-position="4" bit-size="1" description="Enable DMA TX Peripheral Triggered Interrupt Mask Set" />
   <register name="UART0_IMSK_SET.EDSSI"         parent="UART0_IMSK_SET" bit-position="3" bit-size="1" description="Enable Modem Status Interrupt Mask Set" />
   <register name="UART0_IMSK_SET.ELSI"          parent="UART0_IMSK_SET" bit-position="2" bit-size="1" description="Enable Line Status Interrupt Mask Set" />
   <register name="UART0_IMSK_SET.ETBEI"         parent="UART0_IMSK_SET" bit-position="1" bit-size="1" description="Enable Transmit Buffer Empty Interrupt Mask Set" />
   <register name="UART0_IMSK_SET.ERBFI"         parent="UART0_IMSK_SET" bit-position="0" bit-size="1" description="Enable Receive Buffer Full Interrupt Mask Set" />
<register name="UART0_IMSK_CLR"                  read-address="0xFFC0201C" write-address="0xFFC0201C" bit-size="32" type="IO" mask="FFFFFFFF" group="UART0" description="UART0 Interrupt Mask Clear Register" />
   <register name="UART0_IMSK_CLR.ETXS"          parent="UART0_IMSK_CLR" bit-position="9" bit-size="1" description="Enable TX to Status Interrupt Mask Clear" />
   <register name="UART0_IMSK_CLR.ERXS"          parent="UART0_IMSK_CLR" bit-position="8" bit-size="1" description="Enable RX to Status Interrupt Mask Clear" />
   <register name="UART0_IMSK_CLR.EAWI"          parent="UART0_IMSK_CLR" bit-position="7" bit-size="1" description="Enable Address Word Interrupt Mask Clear" />
   <register name="UART0_IMSK_CLR.ERFCI"         parent="UART0_IMSK_CLR" bit-position="6" bit-size="1" description="Enable Receive FIFO Count Interrupt Mask Clear" />
   <register name="UART0_IMSK_CLR.ETFI"          parent="UART0_IMSK_CLR" bit-position="5" bit-size="1" description="Enable Transmission Finished Interrupt Mask Clear" />
   <register name="UART0_IMSK_CLR.EDTPTI"        parent="UART0_IMSK_CLR" bit-position="4" bit-size="1" description="Enable DMA TX Peripheral Triggered Interrupt Mask Clear" />
   <register name="UART0_IMSK_CLR.EDSSI"         parent="UART0_IMSK_CLR" bit-position="3" bit-size="1" description="Enable Modem Status Interrupt Mask Clear" />
   <register name="UART0_IMSK_CLR.ELSI"          parent="UART0_IMSK_CLR" bit-position="2" bit-size="1" description="Enable Line Status Interrupt Mask Clear" />
   <register name="UART0_IMSK_CLR.ETBEI"         parent="UART0_IMSK_CLR" bit-position="1" bit-size="1" description="Enable Transmit Buffer Empty Interrupt Mask Clear" />
   <register name="UART0_IMSK_CLR.ERBFI"         parent="UART0_IMSK_CLR" bit-position="0" bit-size="1" description="Enable Receive Buffer Full Interrupt Mask Clear" />
<register name="UART0_RBR"                       read-address="0xFFC02020" write-address="0xFFC02020" bit-size="32" type="IO" mask="FFFFFFFF" group="UART0" description="UART0 Receive Buffer Register" />
   <register name="UART0_RBR.VALUE"              parent="UART0_RBR" bit-position="0" bit-size="8" description="8-bit data" />
<register name="UART0_THR"                       read-address="0xFFC02024" write-address="0xFFC02024" bit-size="32" type="IO" mask="FFFFFFFF" group="UART0" description="UART0 Transmit Hold Register" />
   <register name="UART0_THR.VALUE"              parent="UART0_THR" bit-position="0" bit-size="8" description="8 bit data" />
<register name="UART0_TAIP"                      read-address="0xFFC02028" write-address="0xFFC02028" bit-size="32" type="IO" mask="FFFFFFFF" group="UART0" description="UART0 Transmit Address/Insert Pulse Register" />
   <register name="UART0_TAIP.VALUE"             parent="UART0_TAIP" bit-position="0" bit-size="8" description="8-bit data" />
<register name="UART0_TSR"                       read-address="0xFFC0202C" write-address="0xFFC0202C" bit-size="32" type="IO" mask="FFFFFFFF" group="UART0" description="UART0 Transmit Shift Register" />
   <register name="UART0_TSR.VALUE"              parent="UART0_TSR" bit-position="0" bit-size="11" description="Contents of TSR" />
<register name="UART0_RSR"                       read-address="0xFFC02030" write-address="0xFFC02030" bit-size="32" type="IO" mask="FFFFFFFF" group="UART0" description="UART0 Receive Shift Register" />
   <register name="UART0_RSR.VALUE"              parent="UART0_RSR" bit-position="0" bit-size="10" description="Contents of RSR" />
<register name="UART0_TXCNT"                     read-address="0xFFC02034" write-address="0xFFC02034" bit-size="32" type="IO" mask="FFFFFFFF" group="UART0" description="UART0 Transmit Counter Register" />
   <register name="UART0_TXCNT.VALUE"            parent="UART0_TXCNT" bit-position="0" bit-size="16" description="16-bit Counter Value" />
<register name="UART0_RXCNT"                     read-address="0xFFC02038" write-address="0xFFC02038" bit-size="32" type="IO" mask="FFFFFFFF" group="UART0" description="UART0 Receive Counter Register" />
   <register name="UART0_RXCNT.VALUE"            parent="UART0_RXCNT" bit-position="0" bit-size="16" description="16-bit Counter Value" />

<!-- *************** -->
<!-- ***  UART1  *** -->
<!-- *************** -->

<register name="UART1_REVID"                     read-address="0xFFC02400" write-address="0xFFC02400" bit-size="32" type="IO" mask="FFFFFFFF" group="UART1" description="UART1 Revision ID Register" />
   <register name="UART1_REVID.MAJOR"            parent="UART1_REVID" bit-position="4" bit-size="4" description="Major Version" />
   <register name="UART1_REVID.REV"              parent="UART1_REVID" bit-position="0" bit-size="4" description="Incremental Version" />
<register name="UART1_CTL"                       read-address="0xFFC02404" write-address="0xFFC02404" bit-size="32" type="IO" mask="FFFFFFFF" group="UART1" description="UART1 Control Register" />
   <register name="UART1_CTL.RFRT"               parent="UART1_CTL" bit-position="30" bit-size="1" description="Receive FIFO RTS Threshold" />
   <register name="UART1_CTL.RFIT"               parent="UART1_CTL" bit-position="29" bit-size="1" description="Receive FIFO IRQ Threshold" />
   <register name="UART1_CTL.ACTS"               parent="UART1_CTL" bit-position="28" bit-size="1" description="Automatic CTS" />
   <register name="UART1_CTL.ARTS"               parent="UART1_CTL" bit-position="27" bit-size="1" description="Automatic RTS" />
   <register name="UART1_CTL.XOFF"               parent="UART1_CTL" bit-position="26" bit-size="1" description="Transmitter off" />
   <register name="UART1_CTL.MRTS"               parent="UART1_CTL" bit-position="25" bit-size="1" description="Manual Request to Send" />
   <register name="UART1_CTL.TPOLC"              parent="UART1_CTL" bit-position="24" bit-size="1" description="IrDA TX Polarity Change" />
   <register name="UART1_CTL.RPOLC"              parent="UART1_CTL" bit-position="23" bit-size="1" description="IrDA RX Polarity Change" />
   <register name="UART1_CTL.FCPOL"              parent="UART1_CTL" bit-position="22" bit-size="1" description="Flow Control Pin Polarity" />
   <register name="UART1_CTL.SB"                 parent="UART1_CTL" bit-position="19" bit-size="1" description="Set Break" />
   <register name="UART1_CTL.FFE"                parent="UART1_CTL" bit-position="18" bit-size="1" description="Force Framing Error on Transmit" />
   <register name="UART1_CTL.FPE"                parent="UART1_CTL" bit-position="17" bit-size="1" description="Force Parity Error on Transmit" />
   <register name="UART1_CTL.STP"                parent="UART1_CTL" bit-position="16" bit-size="1" description="Sticky Parity" />
   <register name="UART1_CTL.EPS"                parent="UART1_CTL" bit-position="15" bit-size="1" description="Even Parity Select" />
   <register name="UART1_CTL.PEN"                parent="UART1_CTL" bit-position="14" bit-size="1" description="Parity Enable" />
   <register name="UART1_CTL.STBH"               parent="UART1_CTL" bit-position="13" bit-size="1" description="Stop Bits (Half Bit Time)" />
   <register name="UART1_CTL.STB"                parent="UART1_CTL" bit-position="12" bit-size="1" description="Stop Bits" />
   <register name="UART1_CTL.WLS"                parent="UART1_CTL" bit-position="8" bit-size="2" description="Word Length Select" />
   <register name="UART1_CTL.MOD"                parent="UART1_CTL" bit-position="4" bit-size="2" description="Mode of Operation" />
   <register name="UART1_CTL.LOOP_EN"            parent="UART1_CTL" bit-position="1" bit-size="1" description="Loopback Enable" />
   <register name="UART1_CTL.EN"                 parent="UART1_CTL" bit-position="0" bit-size="1" description="Enable UART" />
<register name="UART1_STAT"                      read-address="0xFFC02408" write-address="0xFFC02408" bit-size="32" type="IO" mask="FFFFFFFF" group="UART1" description="UART1 Status Register" />
   <register name="UART1_STAT.RFCS"              parent="UART1_STAT" bit-position="17" bit-size="1" description="Receive FIFO Count Status" />
   <register name="UART1_STAT.CTS"               parent="UART1_STAT" bit-position="16" bit-size="1" description="Clear to Send" />
   <register name="UART1_STAT.SCTS"              parent="UART1_STAT" bit-position="12" bit-size="1" description="Sticky CTS" />
   <register name="UART1_STAT.RO"                parent="UART1_STAT" bit-position="11" bit-size="1" description="Reception On-going" />
   <register name="UART1_STAT.ADDR"              parent="UART1_STAT" bit-position="10" bit-size="1" description="Address Bit Status" />
   <register name="UART1_STAT.ASTKY"             parent="UART1_STAT" bit-position="9" bit-size="1" description="Address Sticky" />
   <register name="UART1_STAT.TFI"               parent="UART1_STAT" bit-position="8" bit-size="1" description="Transmission Finished Indicator" />
   <register name="UART1_STAT.TEMT"              parent="UART1_STAT" bit-position="7" bit-size="1" description="TSR and THR Empty" />
   <register name="UART1_STAT.THRE"              parent="UART1_STAT" bit-position="5" bit-size="1" description="Transmit Hold Register Empty" />
   <register name="UART1_STAT.BI"                parent="UART1_STAT" bit-position="4" bit-size="1" description="Break Indicator" />
   <register name="UART1_STAT.FE"                parent="UART1_STAT" bit-position="3" bit-size="1" description="Framing Error" />
   <register name="UART1_STAT.PE"                parent="UART1_STAT" bit-position="2" bit-size="1" description="Parity Error" />
   <register name="UART1_STAT.OE"                parent="UART1_STAT" bit-position="1" bit-size="1" description="Overrun Error" />
   <register name="UART1_STAT.DR"                parent="UART1_STAT" bit-position="0" bit-size="1" description="Data Ready" />
<register name="UART1_SCR"                       read-address="0xFFC0240C" write-address="0xFFC0240C" bit-size="32" type="IO" mask="FFFFFFFF" group="UART1" description="UART1 Scratch Register" />
   <register name="UART1_SCR.VALUE"              parent="UART1_SCR" bit-position="0" bit-size="8" description="Stored 8-bit Data" />
<register name="UART1_CLK"                       read-address="0xFFC02410" write-address="0xFFC02410" bit-size="32" type="IO" mask="FFFFFFFF" group="UART1" description="UART1 Clock Rate Register" />
   <register name="UART1_CLK.EDBO"               parent="UART1_CLK" bit-position="31" bit-size="1" description="Enable Divide By One" />
   <register name="UART1_CLK.DIV"                parent="UART1_CLK" bit-position="0" bit-size="16" description="Divisor" />
<register name="UART1_IMSK"                      read-address="0xFFC02414" write-address="0xFFC02414" bit-size="32" type="IO" mask="FFFFFFFF" group="UART1" description="UART1 Interrupt Mask Register" />
   <register name="UART1_IMSK.ETXS"              parent="UART1_IMSK" bit-position="9" bit-size="1" description="Enable TX to Status Interrupt Mask Status" />
   <register name="UART1_IMSK.ERXS"              parent="UART1_IMSK" bit-position="8" bit-size="1" description="Enable RX to Status Interrupt Mask Status" />
   <register name="UART1_IMSK.EAWI"              parent="UART1_IMSK" bit-position="7" bit-size="1" description="Enable Address Word Interrupt Mask Status" />
   <register name="UART1_IMSK.ERFCI"             parent="UART1_IMSK" bit-position="6" bit-size="1" description="Enable Receive FIFO Count Interrupt Mask Status" />
   <register name="UART1_IMSK.ETFI"              parent="UART1_IMSK" bit-position="5" bit-size="1" description="Enable Transmission Finished Interrupt Mask Status" />
   <register name="UART1_IMSK.EDTPTI"            parent="UART1_IMSK" bit-position="4" bit-size="1" description="Enable DMA TX Peripheral Trigerred Interrupt Mask Status" />
   <register name="UART1_IMSK.EDSSI"             parent="UART1_IMSK" bit-position="3" bit-size="1" description="Enable Modem Status Interrupt Mask Status" />
   <register name="UART1_IMSK.ELSI"              parent="UART1_IMSK" bit-position="2" bit-size="1" description="Enable Line Status Interrupt Mask Status" />
   <register name="UART1_IMSK.ETBEI"             parent="UART1_IMSK" bit-position="1" bit-size="1" description="Enable Transmit Buffer Empty Interrupt Mask Status" />
   <register name="UART1_IMSK.ERBFI"             parent="UART1_IMSK" bit-position="0" bit-size="1" description="Enable Receive Buffer Full Interrupt Mask Status" />
<register name="UART1_IMSK_SET"                  read-address="0xFFC02418" write-address="0xFFC02418" bit-size="32" type="IO" mask="FFFFFFFF" group="UART1" description="UART1 Interrupt Mask Set Register" />
   <register name="UART1_IMSK_SET.ETXS"          parent="UART1_IMSK_SET" bit-position="9" bit-size="1" description="Enable TX to Status Interrupt Mask Set" />
   <register name="UART1_IMSK_SET.ERXS"          parent="UART1_IMSK_SET" bit-position="8" bit-size="1" description="Enable RX to Status Interrupt Mask Set" />
   <register name="UART1_IMSK_SET.EAWI"          parent="UART1_IMSK_SET" bit-position="7" bit-size="1" description="Enable Address Word Interrupt Mask Set" />
   <register name="UART1_IMSK_SET.ERFCI"         parent="UART1_IMSK_SET" bit-position="6" bit-size="1" description="Enable Receive FIFO Count Interrupt Mask Set" />
   <register name="UART1_IMSK_SET.ETFI"          parent="UART1_IMSK_SET" bit-position="5" bit-size="1" description="Enable Transmission Finished Interrupt Mask Set" />
   <register name="UART1_IMSK_SET.EDTPTI"        parent="UART1_IMSK_SET" bit-position="4" bit-size="1" description="Enable DMA TX Peripheral Triggered Interrupt Mask Set" />
   <register name="UART1_IMSK_SET.EDSSI"         parent="UART1_IMSK_SET" bit-position="3" bit-size="1" description="Enable Modem Status Interrupt Mask Set" />
   <register name="UART1_IMSK_SET.ELSI"          parent="UART1_IMSK_SET" bit-position="2" bit-size="1" description="Enable Line Status Interrupt Mask Set" />
   <register name="UART1_IMSK_SET.ETBEI"         parent="UART1_IMSK_SET" bit-position="1" bit-size="1" description="Enable Transmit Buffer Empty Interrupt Mask Set" />
   <register name="UART1_IMSK_SET.ERBFI"         parent="UART1_IMSK_SET" bit-position="0" bit-size="1" description="Enable Receive Buffer Full Interrupt Mask Set" />
<register name="UART1_IMSK_CLR"                  read-address="0xFFC0241C" write-address="0xFFC0241C" bit-size="32" type="IO" mask="FFFFFFFF" group="UART1" description="UART1 Interrupt Mask Clear Register" />
   <register name="UART1_IMSK_CLR.ETXS"          parent="UART1_IMSK_CLR" bit-position="9" bit-size="1" description="Enable TX to Status Interrupt Mask Clear" />
   <register name="UART1_IMSK_CLR.ERXS"          parent="UART1_IMSK_CLR" bit-position="8" bit-size="1" description="Enable RX to Status Interrupt Mask Clear" />
   <register name="UART1_IMSK_CLR.EAWI"          parent="UART1_IMSK_CLR" bit-position="7" bit-size="1" description="Enable Address Word Interrupt Mask Clear" />
   <register name="UART1_IMSK_CLR.ERFCI"         parent="UART1_IMSK_CLR" bit-position="6" bit-size="1" description="Enable Receive FIFO Count Interrupt Mask Clear" />
   <register name="UART1_IMSK_CLR.ETFI"          parent="UART1_IMSK_CLR" bit-position="5" bit-size="1" description="Enable Transmission Finished Interrupt Mask Clear" />
   <register name="UART1_IMSK_CLR.EDTPTI"        parent="UART1_IMSK_CLR" bit-position="4" bit-size="1" description="Enable DMA TX Peripheral Triggered Interrupt Mask Clear" />
   <register name="UART1_IMSK_CLR.EDSSI"         parent="UART1_IMSK_CLR" bit-position="3" bit-size="1" description="Enable Modem Status Interrupt Mask Clear" />
   <register name="UART1_IMSK_CLR.ELSI"          parent="UART1_IMSK_CLR" bit-position="2" bit-size="1" description="Enable Line Status Interrupt Mask Clear" />
   <register name="UART1_IMSK_CLR.ETBEI"         parent="UART1_IMSK_CLR" bit-position="1" bit-size="1" description="Enable Transmit Buffer Empty Interrupt Mask Clear" />
   <register name="UART1_IMSK_CLR.ERBFI"         parent="UART1_IMSK_CLR" bit-position="0" bit-size="1" description="Enable Receive Buffer Full Interrupt Mask Clear" />
<register name="UART1_RBR"                       read-address="0xFFC02420" write-address="0xFFC02420" bit-size="32" type="IO" mask="FFFFFFFF" group="UART1" description="UART1 Receive Buffer Register" />
   <register name="UART1_RBR.VALUE"              parent="UART1_RBR" bit-position="0" bit-size="8" description="8-bit data" />
<register name="UART1_THR"                       read-address="0xFFC02424" write-address="0xFFC02424" bit-size="32" type="IO" mask="FFFFFFFF" group="UART1" description="UART1 Transmit Hold Register" />
   <register name="UART1_THR.VALUE"              parent="UART1_THR" bit-position="0" bit-size="8" description="8 bit data" />
<register name="UART1_TAIP"                      read-address="0xFFC02428" write-address="0xFFC02428" bit-size="32" type="IO" mask="FFFFFFFF" group="UART1" description="UART1 Transmit Address/Insert Pulse Register" />
   <register name="UART1_TAIP.VALUE"             parent="UART1_TAIP" bit-position="0" bit-size="8" description="8-bit data" />
<register name="UART1_TSR"                       read-address="0xFFC0242C" write-address="0xFFC0242C" bit-size="32" type="IO" mask="FFFFFFFF" group="UART1" description="UART1 Transmit Shift Register" />
   <register name="UART1_TSR.VALUE"              parent="UART1_TSR" bit-position="0" bit-size="11" description="Contents of TSR" />
<register name="UART1_RSR"                       read-address="0xFFC02430" write-address="0xFFC02430" bit-size="32" type="IO" mask="FFFFFFFF" group="UART1" description="UART1 Receive Shift Register" />
   <register name="UART1_RSR.VALUE"              parent="UART1_RSR" bit-position="0" bit-size="10" description="Contents of RSR" />
<register name="UART1_TXCNT"                     read-address="0xFFC02434" write-address="0xFFC02434" bit-size="32" type="IO" mask="FFFFFFFF" group="UART1" description="UART1 Transmit Counter Register" />
   <register name="UART1_TXCNT.VALUE"            parent="UART1_TXCNT" bit-position="0" bit-size="16" description="16-bit Counter Value" />
<register name="UART1_RXCNT"                     read-address="0xFFC02438" write-address="0xFFC02438" bit-size="32" type="IO" mask="FFFFFFFF" group="UART1" description="UART1 Receive Counter Register" />
   <register name="UART1_RXCNT.VALUE"            parent="UART1_RXCNT" bit-position="0" bit-size="16" description="16-bit Counter Value" />

<!-- ************************************** -->
<!-- ***  General Purpose Input/Output  *** -->
<!-- ************************************** -->


<!-- *************** -->
<!-- ***  PORTA  *** -->
<!-- *************** -->

<register name="PORTA_FER"                       read-address="0xFFC03000" write-address="0xFFC03000" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTA" description="PORTA Port x Function Enable Register" />
   <register name="PORTA_FER.PX15"               parent="PORTA_FER" bit-position="15" bit-size="1" description="Port x Bit 15 Mode" />
   <register name="PORTA_FER.PX14"               parent="PORTA_FER" bit-position="14" bit-size="1" description="Port x Bit 14 Mode" />
   <register name="PORTA_FER.PX13"               parent="PORTA_FER" bit-position="13" bit-size="1" description="Port x Bit 13 Mode" />
   <register name="PORTA_FER.PX12"               parent="PORTA_FER" bit-position="12" bit-size="1" description="Port x Bit 12 Mode" />
   <register name="PORTA_FER.PX11"               parent="PORTA_FER" bit-position="11" bit-size="1" description="Port x Bit 11 Mode" />
   <register name="PORTA_FER.PX10"               parent="PORTA_FER" bit-position="10" bit-size="1" description="Port x Bit 10 Mode" />
   <register name="PORTA_FER.PX9"                parent="PORTA_FER" bit-position="9" bit-size="1" description="Port x Bit 9 Mode" />
   <register name="PORTA_FER.PX8"                parent="PORTA_FER" bit-position="8" bit-size="1" description="Port x Bit 8 Mode" />
   <register name="PORTA_FER.PX7"                parent="PORTA_FER" bit-position="7" bit-size="1" description="Port x Bit 7 Mode" />
   <register name="PORTA_FER.PX6"                parent="PORTA_FER" bit-position="6" bit-size="1" description="Port x Bit 6 Mode" />
   <register name="PORTA_FER.PX5"                parent="PORTA_FER" bit-position="5" bit-size="1" description="Port x Bit 5 Mode" />
   <register name="PORTA_FER.PX4"                parent="PORTA_FER" bit-position="4" bit-size="1" description="Port x Bit 4 Mode" />
   <register name="PORTA_FER.PX3"                parent="PORTA_FER" bit-position="3" bit-size="1" description="Port x Bit 3 Mode" />
   <register name="PORTA_FER.PX2"                parent="PORTA_FER" bit-position="2" bit-size="1" description="Port x Bit 2 Mode" />
   <register name="PORTA_FER.PX1"                parent="PORTA_FER" bit-position="1" bit-size="1" description="Port x Bit 1 Mode" />
   <register name="PORTA_FER.PX0"                parent="PORTA_FER" bit-position="0" bit-size="1" description="Port x Bit 0 Mode" />
<register name="PORTA_FER_SET"                   read-address="0xFFC03004" write-address="0xFFC03004" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTA" description="PORTA Port x Function Enable Set Register" />
   <register name="PORTA_FER_SET.PX15"           parent="PORTA_FER_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Mode Set" />
   <register name="PORTA_FER_SET.PX14"           parent="PORTA_FER_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Mode Set" />
   <register name="PORTA_FER_SET.PX13"           parent="PORTA_FER_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Mode Set" />
   <register name="PORTA_FER_SET.PX12"           parent="PORTA_FER_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Mode Set" />
   <register name="PORTA_FER_SET.PX11"           parent="PORTA_FER_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Mode Set" />
   <register name="PORTA_FER_SET.PX10"           parent="PORTA_FER_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Mode Set" />
   <register name="PORTA_FER_SET.PX9"            parent="PORTA_FER_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Mode Set" />
   <register name="PORTA_FER_SET.PX8"            parent="PORTA_FER_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Mode Set" />
   <register name="PORTA_FER_SET.PX7"            parent="PORTA_FER_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Mode Set" />
   <register name="PORTA_FER_SET.PX6"            parent="PORTA_FER_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Mode Set" />
   <register name="PORTA_FER_SET.PX5"            parent="PORTA_FER_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Mode Set" />
   <register name="PORTA_FER_SET.PX4"            parent="PORTA_FER_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Mode Set" />
   <register name="PORTA_FER_SET.PX3"            parent="PORTA_FER_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Mode Set" />
   <register name="PORTA_FER_SET.PX2"            parent="PORTA_FER_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Mode Set" />
   <register name="PORTA_FER_SET.PX1"            parent="PORTA_FER_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Mode Set" />
   <register name="PORTA_FER_SET.PX0"            parent="PORTA_FER_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Mode Set" />
<register name="PORTA_FER_CLR"                   read-address="0xFFC03008" write-address="0xFFC03008" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTA" description="PORTA Port x Function Enable Clear Register" />
   <register name="PORTA_FER_CLR.PX15"           parent="PORTA_FER_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Mode Clear" />
   <register name="PORTA_FER_CLR.PX14"           parent="PORTA_FER_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Mode Clear" />
   <register name="PORTA_FER_CLR.PX13"           parent="PORTA_FER_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Mode Clear" />
   <register name="PORTA_FER_CLR.PX12"           parent="PORTA_FER_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Mode Clear" />
   <register name="PORTA_FER_CLR.PX11"           parent="PORTA_FER_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Mode Clear" />
   <register name="PORTA_FER_CLR.PX10"           parent="PORTA_FER_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Mode Clear" />
   <register name="PORTA_FER_CLR.PX9"            parent="PORTA_FER_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Mode Clear" />
   <register name="PORTA_FER_CLR.PX8"            parent="PORTA_FER_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Mode Clear" />
   <register name="PORTA_FER_CLR.PX7"            parent="PORTA_FER_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Mode Clear" />
   <register name="PORTA_FER_CLR.PX6"            parent="PORTA_FER_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Mode Clear" />
   <register name="PORTA_FER_CLR.PX5"            parent="PORTA_FER_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Mode Clear" />
   <register name="PORTA_FER_CLR.PX4"            parent="PORTA_FER_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Mode Clear" />
   <register name="PORTA_FER_CLR.PX3"            parent="PORTA_FER_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Mode Clear" />
   <register name="PORTA_FER_CLR.PX2"            parent="PORTA_FER_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Mode Clear" />
   <register name="PORTA_FER_CLR.PX1"            parent="PORTA_FER_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Mode Clear" />
   <register name="PORTA_FER_CLR.PX0"            parent="PORTA_FER_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Mode Clear" />
<register name="PORTA_DATA"                      read-address="0xFFC0300C" write-address="0xFFC0300C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTA" description="PORTA Port x GPIO Data Register" />
   <register name="PORTA_DATA.PX15"              parent="PORTA_DATA" bit-position="15" bit-size="1" description="Port x Bit 15 Data" />
   <register name="PORTA_DATA.PX14"              parent="PORTA_DATA" bit-position="14" bit-size="1" description="Port x Bit 14 Data" />
   <register name="PORTA_DATA.PX13"              parent="PORTA_DATA" bit-position="13" bit-size="1" description="Port x Bit 13 Data" />
   <register name="PORTA_DATA.PX12"              parent="PORTA_DATA" bit-position="12" bit-size="1" description="Port x Bit 12 Data" />
   <register name="PORTA_DATA.PX11"              parent="PORTA_DATA" bit-position="11" bit-size="1" description="Port x Bit 11 Data" />
   <register name="PORTA_DATA.PX10"              parent="PORTA_DATA" bit-position="10" bit-size="1" description="Port x Bit 10 Data" />
   <register name="PORTA_DATA.PX9"               parent="PORTA_DATA" bit-position="9" bit-size="1" description="Port x Bit 9 Data" />
   <register name="PORTA_DATA.PX8"               parent="PORTA_DATA" bit-position="8" bit-size="1" description="Port x Bit 8 Data" />
   <register name="PORTA_DATA.PX7"               parent="PORTA_DATA" bit-position="7" bit-size="1" description="Port x Bit 7 Data" />
   <register name="PORTA_DATA.PX6"               parent="PORTA_DATA" bit-position="6" bit-size="1" description="Port x Bit 6 Data" />
   <register name="PORTA_DATA.PX5"               parent="PORTA_DATA" bit-position="5" bit-size="1" description="Port x Bit 5 Data" />
   <register name="PORTA_DATA.PX4"               parent="PORTA_DATA" bit-position="4" bit-size="1" description="Port x Bit 4 Data" />
   <register name="PORTA_DATA.PX3"               parent="PORTA_DATA" bit-position="3" bit-size="1" description="Port x Bit 3 Data" />
   <register name="PORTA_DATA.PX2"               parent="PORTA_DATA" bit-position="2" bit-size="1" description="Port x Bit 2 Data" />
   <register name="PORTA_DATA.PX1"               parent="PORTA_DATA" bit-position="1" bit-size="1" description="Port x Bit 1 Data" />
   <register name="PORTA_DATA.PX0"               parent="PORTA_DATA" bit-position="0" bit-size="1" description="Port x Bit 0 Data" />
<register name="PORTA_DATA_SET"                  read-address="0xFFC03010" write-address="0xFFC03010" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTA" description="PORTA Port x GPIO Data Set Register" />
   <register name="PORTA_DATA_SET.PX15"          parent="PORTA_DATA_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Data Set" />
   <register name="PORTA_DATA_SET.PX14"          parent="PORTA_DATA_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Data Set" />
   <register name="PORTA_DATA_SET.PX13"          parent="PORTA_DATA_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Data Set" />
   <register name="PORTA_DATA_SET.PX12"          parent="PORTA_DATA_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Data Set" />
   <register name="PORTA_DATA_SET.PX11"          parent="PORTA_DATA_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Data Set" />
   <register name="PORTA_DATA_SET.PX10"          parent="PORTA_DATA_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Data Set" />
   <register name="PORTA_DATA_SET.PX9"           parent="PORTA_DATA_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Data Set" />
   <register name="PORTA_DATA_SET.PX8"           parent="PORTA_DATA_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Data Set" />
   <register name="PORTA_DATA_SET.PX7"           parent="PORTA_DATA_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Data Set" />
   <register name="PORTA_DATA_SET.PX6"           parent="PORTA_DATA_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Data Set" />
   <register name="PORTA_DATA_SET.PX5"           parent="PORTA_DATA_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Data Set" />
   <register name="PORTA_DATA_SET.PX4"           parent="PORTA_DATA_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Data Set" />
   <register name="PORTA_DATA_SET.PX3"           parent="PORTA_DATA_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Data Set" />
   <register name="PORTA_DATA_SET.PX2"           parent="PORTA_DATA_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Data Set" />
   <register name="PORTA_DATA_SET.PX1"           parent="PORTA_DATA_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Data Set" />
   <register name="PORTA_DATA_SET.PX0"           parent="PORTA_DATA_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Data Set" />
<register name="PORTA_DATA_CLR"                  read-address="0xFFC03014" write-address="0xFFC03014" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTA" description="PORTA Port x GPIO Data Clear Register" />
   <register name="PORTA_DATA_CLR.PX15"          parent="PORTA_DATA_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Data Clear" />
   <register name="PORTA_DATA_CLR.PX14"          parent="PORTA_DATA_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Data Clear" />
   <register name="PORTA_DATA_CLR.PX13"          parent="PORTA_DATA_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Data Clear" />
   <register name="PORTA_DATA_CLR.PX12"          parent="PORTA_DATA_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Data Clear" />
   <register name="PORTA_DATA_CLR.PX11"          parent="PORTA_DATA_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Data Clear" />
   <register name="PORTA_DATA_CLR.PX10"          parent="PORTA_DATA_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Data Clear" />
   <register name="PORTA_DATA_CLR.PX9"           parent="PORTA_DATA_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Data Clear" />
   <register name="PORTA_DATA_CLR.PX8"           parent="PORTA_DATA_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Data Clear" />
   <register name="PORTA_DATA_CLR.PX7"           parent="PORTA_DATA_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Data Clear" />
   <register name="PORTA_DATA_CLR.PX6"           parent="PORTA_DATA_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Data Clear" />
   <register name="PORTA_DATA_CLR.PX5"           parent="PORTA_DATA_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Data Clear" />
   <register name="PORTA_DATA_CLR.PX4"           parent="PORTA_DATA_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Data Clear" />
   <register name="PORTA_DATA_CLR.PX3"           parent="PORTA_DATA_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Data Clear" />
   <register name="PORTA_DATA_CLR.PX2"           parent="PORTA_DATA_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Data Clear" />
   <register name="PORTA_DATA_CLR.PX1"           parent="PORTA_DATA_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Data Clear" />
   <register name="PORTA_DATA_CLR.PX0"           parent="PORTA_DATA_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Data Clear" />
<register name="PORTA_DIR"                       read-address="0xFFC03018" write-address="0xFFC03018" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTA" description="PORTA Port x GPIO Direction Register" />
   <register name="PORTA_DIR.PX15"               parent="PORTA_DIR" bit-position="15" bit-size="1" description="Port x Bit 15 Direction" />
   <register name="PORTA_DIR.PX14"               parent="PORTA_DIR" bit-position="14" bit-size="1" description="Port x Bit 14 Direction" />
   <register name="PORTA_DIR.PX13"               parent="PORTA_DIR" bit-position="13" bit-size="1" description="Port x Bit 13 Direction" />
   <register name="PORTA_DIR.PX12"               parent="PORTA_DIR" bit-position="12" bit-size="1" description="Port x Bit 12 Direction" />
   <register name="PORTA_DIR.PX11"               parent="PORTA_DIR" bit-position="11" bit-size="1" description="Port x Bit 11 Direction" />
   <register name="PORTA_DIR.PX10"               parent="PORTA_DIR" bit-position="10" bit-size="1" description="Port x Bit 10 Direction" />
   <register name="PORTA_DIR.PX9"                parent="PORTA_DIR" bit-position="9" bit-size="1" description="Port x Bit 9 Direction" />
   <register name="PORTA_DIR.PX8"                parent="PORTA_DIR" bit-position="8" bit-size="1" description="Port x Bit 8 Direction" />
   <register name="PORTA_DIR.PX7"                parent="PORTA_DIR" bit-position="7" bit-size="1" description="Port x Bit 7 Direction" />
   <register name="PORTA_DIR.PX6"                parent="PORTA_DIR" bit-position="6" bit-size="1" description="Port x Bit 6 Direction" />
   <register name="PORTA_DIR.PX5"                parent="PORTA_DIR" bit-position="5" bit-size="1" description="Port x Bit 5 Direction" />
   <register name="PORTA_DIR.PX4"                parent="PORTA_DIR" bit-position="4" bit-size="1" description="Port x Bit 4 Direction" />
   <register name="PORTA_DIR.PX3"                parent="PORTA_DIR" bit-position="3" bit-size="1" description="Port x Bit 3 Direction" />
   <register name="PORTA_DIR.PX2"                parent="PORTA_DIR" bit-position="2" bit-size="1" description="Port x Bit 2 Direction" />
   <register name="PORTA_DIR.PX1"                parent="PORTA_DIR" bit-position="1" bit-size="1" description="Port x Bit 1 Direction" />
   <register name="PORTA_DIR.PX0"                parent="PORTA_DIR" bit-position="0" bit-size="1" description="Port x Bit 0 Direction" />
<register name="PORTA_DIR_SET"                   read-address="0xFFC0301C" write-address="0xFFC0301C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTA" description="PORTA Port x GPIO Direction Set Register" />
   <register name="PORTA_DIR_SET.PX15"           parent="PORTA_DIR_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Direction Set" />
   <register name="PORTA_DIR_SET.PX14"           parent="PORTA_DIR_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Direction Set" />
   <register name="PORTA_DIR_SET.PX13"           parent="PORTA_DIR_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Direction Set" />
   <register name="PORTA_DIR_SET.PX12"           parent="PORTA_DIR_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Direction Set" />
   <register name="PORTA_DIR_SET.PX11"           parent="PORTA_DIR_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Direction Set" />
   <register name="PORTA_DIR_SET.PX10"           parent="PORTA_DIR_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Direction Set" />
   <register name="PORTA_DIR_SET.PX9"            parent="PORTA_DIR_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Direction Set" />
   <register name="PORTA_DIR_SET.PX8"            parent="PORTA_DIR_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Direction Set" />
   <register name="PORTA_DIR_SET.PX7"            parent="PORTA_DIR_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Direction Set" />
   <register name="PORTA_DIR_SET.PX6"            parent="PORTA_DIR_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Direction Set" />
   <register name="PORTA_DIR_SET.PX5"            parent="PORTA_DIR_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Direction Set" />
   <register name="PORTA_DIR_SET.PX4"            parent="PORTA_DIR_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Direction Set" />
   <register name="PORTA_DIR_SET.PX3"            parent="PORTA_DIR_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Direction Set" />
   <register name="PORTA_DIR_SET.PX2"            parent="PORTA_DIR_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Direction Set" />
   <register name="PORTA_DIR_SET.PX1"            parent="PORTA_DIR_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Direction Set" />
   <register name="PORTA_DIR_SET.PX0"            parent="PORTA_DIR_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Direction Set" />
<register name="PORTA_DIR_CLR"                   read-address="0xFFC03020" write-address="0xFFC03020" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTA" description="PORTA Port x GPIO Direction Clear Register" />
   <register name="PORTA_DIR_CLR.PX15"           parent="PORTA_DIR_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Direction Clear" />
   <register name="PORTA_DIR_CLR.PX14"           parent="PORTA_DIR_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Direction Clear" />
   <register name="PORTA_DIR_CLR.PX13"           parent="PORTA_DIR_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Direction Clear" />
   <register name="PORTA_DIR_CLR.PX12"           parent="PORTA_DIR_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Direction Clear" />
   <register name="PORTA_DIR_CLR.PX11"           parent="PORTA_DIR_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Direction Clear" />
   <register name="PORTA_DIR_CLR.PX10"           parent="PORTA_DIR_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Direction Clear" />
   <register name="PORTA_DIR_CLR.PX9"            parent="PORTA_DIR_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Direction Clear" />
   <register name="PORTA_DIR_CLR.PX8"            parent="PORTA_DIR_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Direction Clear" />
   <register name="PORTA_DIR_CLR.PX7"            parent="PORTA_DIR_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Direction Clear" />
   <register name="PORTA_DIR_CLR.PX6"            parent="PORTA_DIR_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Direction Clear" />
   <register name="PORTA_DIR_CLR.PX5"            parent="PORTA_DIR_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Direction Clear" />
   <register name="PORTA_DIR_CLR.PX4"            parent="PORTA_DIR_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Direction Clear" />
   <register name="PORTA_DIR_CLR.PX3"            parent="PORTA_DIR_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Direction Clear" />
   <register name="PORTA_DIR_CLR.PX2"            parent="PORTA_DIR_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Direction Clear" />
   <register name="PORTA_DIR_CLR.PX1"            parent="PORTA_DIR_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Direction Clear" />
   <register name="PORTA_DIR_CLR.PX0"            parent="PORTA_DIR_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Direction Clear" />
<register name="PORTA_INEN"                      read-address="0xFFC03024" write-address="0xFFC03024" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTA" description="PORTA Port x GPIO Input Enable Register" />
   <register name="PORTA_INEN.PX15"              parent="PORTA_INEN" bit-position="15" bit-size="1" description="Port x Bit 15 Input Enable" />
   <register name="PORTA_INEN.PX14"              parent="PORTA_INEN" bit-position="14" bit-size="1" description="Port x Bit 14 Input Enable" />
   <register name="PORTA_INEN.PX13"              parent="PORTA_INEN" bit-position="13" bit-size="1" description="Port x Bit 13 Input Enable" />
   <register name="PORTA_INEN.PX12"              parent="PORTA_INEN" bit-position="12" bit-size="1" description="Port x Bit 12 Input Enable" />
   <register name="PORTA_INEN.PX11"              parent="PORTA_INEN" bit-position="11" bit-size="1" description="Port x Bit 11 Input Enable" />
   <register name="PORTA_INEN.PX10"              parent="PORTA_INEN" bit-position="10" bit-size="1" description="Port x Bit 10 Input Enable" />
   <register name="PORTA_INEN.PX9"               parent="PORTA_INEN" bit-position="9" bit-size="1" description="Port x Bit 9 Input Enable" />
   <register name="PORTA_INEN.PX8"               parent="PORTA_INEN" bit-position="8" bit-size="1" description="Port x Bit 8 Input Enable" />
   <register name="PORTA_INEN.PX7"               parent="PORTA_INEN" bit-position="7" bit-size="1" description="Port x Bit 7 Input Enable" />
   <register name="PORTA_INEN.PX6"               parent="PORTA_INEN" bit-position="6" bit-size="1" description="Port x Bit 6 Input Enable" />
   <register name="PORTA_INEN.PX5"               parent="PORTA_INEN" bit-position="5" bit-size="1" description="Port x Bit 5 Input Enable" />
   <register name="PORTA_INEN.PX4"               parent="PORTA_INEN" bit-position="4" bit-size="1" description="Port x Bit 4 Input Enable" />
   <register name="PORTA_INEN.PX3"               parent="PORTA_INEN" bit-position="3" bit-size="1" description="Port x Bit 3 Input Enable" />
   <register name="PORTA_INEN.PX2"               parent="PORTA_INEN" bit-position="2" bit-size="1" description="Port x Bit 2 Input Enable" />
   <register name="PORTA_INEN.PX1"               parent="PORTA_INEN" bit-position="1" bit-size="1" description="Port x Bit 1 Input Enable" />
   <register name="PORTA_INEN.PX0"               parent="PORTA_INEN" bit-position="0" bit-size="1" description="Port x Bit 0 Input Enable" />
<register name="PORTA_INEN_SET"                  read-address="0xFFC03028" write-address="0xFFC03028" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTA" description="PORTA Port x GPIO Input Enable Set Register" />
   <register name="PORTA_INEN_SET.PX15"          parent="PORTA_INEN_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Input Enable Set" />
   <register name="PORTA_INEN_SET.PX14"          parent="PORTA_INEN_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Input Enable Set" />
   <register name="PORTA_INEN_SET.PX13"          parent="PORTA_INEN_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Input Enable Set" />
   <register name="PORTA_INEN_SET.PX12"          parent="PORTA_INEN_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Input Enable Set" />
   <register name="PORTA_INEN_SET.PX11"          parent="PORTA_INEN_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Input Enable Set" />
   <register name="PORTA_INEN_SET.PX10"          parent="PORTA_INEN_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Input Enable Set" />
   <register name="PORTA_INEN_SET.PX9"           parent="PORTA_INEN_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Input Enable Set" />
   <register name="PORTA_INEN_SET.PX8"           parent="PORTA_INEN_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Input Enable Set" />
   <register name="PORTA_INEN_SET.PX7"           parent="PORTA_INEN_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Input Enable Set" />
   <register name="PORTA_INEN_SET.PX6"           parent="PORTA_INEN_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Input Enable Set" />
   <register name="PORTA_INEN_SET.PX5"           parent="PORTA_INEN_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Input Enable Set" />
   <register name="PORTA_INEN_SET.PX4"           parent="PORTA_INEN_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Input Enable Set" />
   <register name="PORTA_INEN_SET.PX3"           parent="PORTA_INEN_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Input Enable Set" />
   <register name="PORTA_INEN_SET.PX2"           parent="PORTA_INEN_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Input Enable Set" />
   <register name="PORTA_INEN_SET.PX1"           parent="PORTA_INEN_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Input Enable Set" />
   <register name="PORTA_INEN_SET.PX0"           parent="PORTA_INEN_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Input Enable Set" />
<register name="PORTA_INEN_CLR"                  read-address="0xFFC0302C" write-address="0xFFC0302C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTA" description="PORTA Port x GPIO Input Enable Clear Register" />
   <register name="PORTA_INEN_CLR.PX15"          parent="PORTA_INEN_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Input Enable Clear" />
   <register name="PORTA_INEN_CLR.PX14"          parent="PORTA_INEN_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Input Enable Clear" />
   <register name="PORTA_INEN_CLR.PX13"          parent="PORTA_INEN_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Input Enable Clear" />
   <register name="PORTA_INEN_CLR.PX12"          parent="PORTA_INEN_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Input Enable Clear" />
   <register name="PORTA_INEN_CLR.PX11"          parent="PORTA_INEN_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Input Enable Clear" />
   <register name="PORTA_INEN_CLR.PX10"          parent="PORTA_INEN_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Input Enable Clear" />
   <register name="PORTA_INEN_CLR.PX9"           parent="PORTA_INEN_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Input Enable Clear" />
   <register name="PORTA_INEN_CLR.PX8"           parent="PORTA_INEN_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Input Enable Clear" />
   <register name="PORTA_INEN_CLR.PX7"           parent="PORTA_INEN_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Input Enable Clear" />
   <register name="PORTA_INEN_CLR.PX6"           parent="PORTA_INEN_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Input Enable Clear" />
   <register name="PORTA_INEN_CLR.PX5"           parent="PORTA_INEN_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Input Enable Clear" />
   <register name="PORTA_INEN_CLR.PX4"           parent="PORTA_INEN_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Input Enable Clear" />
   <register name="PORTA_INEN_CLR.PX3"           parent="PORTA_INEN_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Input Enable Clear" />
   <register name="PORTA_INEN_CLR.PX2"           parent="PORTA_INEN_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Input Enable Clear" />
   <register name="PORTA_INEN_CLR.PX1"           parent="PORTA_INEN_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Input Enable Clear" />
   <register name="PORTA_INEN_CLR.PX0"           parent="PORTA_INEN_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Input Enable Clear" />
<register name="PORTA_MUX"                       read-address="0xFFC03030" write-address="0xFFC03030" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTA" description="PORTA Port x Multiplexer Control Register" />
   <register name="PORTA_MUX.MUX15"              parent="PORTA_MUX" bit-position="30" bit-size="2" description="Mux for Port x Bit 15" />
   <register name="PORTA_MUX.MUX14"              parent="PORTA_MUX" bit-position="28" bit-size="2" description="Mux for Port x Bit 14" />
   <register name="PORTA_MUX.MUX13"              parent="PORTA_MUX" bit-position="26" bit-size="2" description="Mux for Port x Bit 13" />
   <register name="PORTA_MUX.MUX12"              parent="PORTA_MUX" bit-position="24" bit-size="2" description="Mux for Port x Bit 12" />
   <register name="PORTA_MUX.MUX11"              parent="PORTA_MUX" bit-position="22" bit-size="2" description="Mux for Port x Bit 11" />
   <register name="PORTA_MUX.MUX10"              parent="PORTA_MUX" bit-position="20" bit-size="2" description="Mux for Port x Bit 10" />
   <register name="PORTA_MUX.MUX9"               parent="PORTA_MUX" bit-position="18" bit-size="2" description="Mux for Port x Bit 9" />
   <register name="PORTA_MUX.MUX8"               parent="PORTA_MUX" bit-position="16" bit-size="2" description="Mux for Port x Bit 8" />
   <register name="PORTA_MUX.MUX7"               parent="PORTA_MUX" bit-position="14" bit-size="2" description="Mux for Port x Bit 7" />
   <register name="PORTA_MUX.MUX6"               parent="PORTA_MUX" bit-position="12" bit-size="2" description="Mux for Port x Bit 6" />
   <register name="PORTA_MUX.MUX5"               parent="PORTA_MUX" bit-position="10" bit-size="2" description="Mux for Port x Bit 5" />
   <register name="PORTA_MUX.MUX4"               parent="PORTA_MUX" bit-position="8" bit-size="2" description="Mux for Port x Bit 4" />
   <register name="PORTA_MUX.MUX3"               parent="PORTA_MUX" bit-position="6" bit-size="2" description="Mux for Port x Bit 3" />
   <register name="PORTA_MUX.MUX2"               parent="PORTA_MUX" bit-position="4" bit-size="2" description="Mux for Port x Bit 2" />
   <register name="PORTA_MUX.MUX1"               parent="PORTA_MUX" bit-position="2" bit-size="2" description="Mux for Port x Bit 1" />
   <register name="PORTA_MUX.MUX0"               parent="PORTA_MUX" bit-position="0" bit-size="2" description="Mux for Port x Bit 0" />
<register name="PORTA_DATA_TGL"                  read-address="0xFFC03034" write-address="0xFFC03034" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTA" description="PORTA Port x GPIO Input Enable Toggle Register" />
   <register name="PORTA_DATA_TGL.PX15"          parent="PORTA_DATA_TGL" bit-position="15" bit-size="1" description="Port x Bit 15 Toggle" />
   <register name="PORTA_DATA_TGL.PX14"          parent="PORTA_DATA_TGL" bit-position="14" bit-size="1" description="Port x Bit 14 Toggle" />
   <register name="PORTA_DATA_TGL.PX13"          parent="PORTA_DATA_TGL" bit-position="13" bit-size="1" description="Port x Bit 13 Toggle" />
   <register name="PORTA_DATA_TGL.PX12"          parent="PORTA_DATA_TGL" bit-position="12" bit-size="1" description="Port x Bit 12 Toggle" />
   <register name="PORTA_DATA_TGL.PX11"          parent="PORTA_DATA_TGL" bit-position="11" bit-size="1" description="Port x Bit 11 Toggle" />
   <register name="PORTA_DATA_TGL.PX10"          parent="PORTA_DATA_TGL" bit-position="10" bit-size="1" description="Port x Bit 10 Toggle" />
   <register name="PORTA_DATA_TGL.PX9"           parent="PORTA_DATA_TGL" bit-position="9" bit-size="1" description="Port x Bit 9 Toggle" />
   <register name="PORTA_DATA_TGL.PX8"           parent="PORTA_DATA_TGL" bit-position="8" bit-size="1" description="Port x Bit 8 Toggle" />
   <register name="PORTA_DATA_TGL.PX7"           parent="PORTA_DATA_TGL" bit-position="7" bit-size="1" description="Port x Bit 7 Toggle" />
   <register name="PORTA_DATA_TGL.PX6"           parent="PORTA_DATA_TGL" bit-position="6" bit-size="1" description="Port x Bit 6 Toggle" />
   <register name="PORTA_DATA_TGL.PX5"           parent="PORTA_DATA_TGL" bit-position="5" bit-size="1" description="Port x Bit 5 Toggle" />
   <register name="PORTA_DATA_TGL.PX4"           parent="PORTA_DATA_TGL" bit-position="4" bit-size="1" description="Port x Bit 4 Toggle" />
   <register name="PORTA_DATA_TGL.PX3"           parent="PORTA_DATA_TGL" bit-position="3" bit-size="1" description="Port x Bit 3 Toggle" />
   <register name="PORTA_DATA_TGL.PX2"           parent="PORTA_DATA_TGL" bit-position="2" bit-size="1" description="Port x Bit 2 Toggle" />
   <register name="PORTA_DATA_TGL.PX1"           parent="PORTA_DATA_TGL" bit-position="1" bit-size="1" description="Port x Bit 1 Toggle" />
   <register name="PORTA_DATA_TGL.PX0"           parent="PORTA_DATA_TGL" bit-position="0" bit-size="1" description="Port x Bit 0 Toggle" />
<register name="PORTA_POL"                       read-address="0xFFC03038" write-address="0xFFC03038" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTA" description="PORTA Port x GPIO Polarity Invert Register" />
   <register name="PORTA_POL.PX15"               parent="PORTA_POL" bit-position="15" bit-size="1" description="Port x Bit 15 Polarity Invert" />
   <register name="PORTA_POL.PX14"               parent="PORTA_POL" bit-position="14" bit-size="1" description="Port x Bit 14 Polarity Invert" />
   <register name="PORTA_POL.PX13"               parent="PORTA_POL" bit-position="13" bit-size="1" description="Port x Bit 13 Polarity Invert" />
   <register name="PORTA_POL.PX12"               parent="PORTA_POL" bit-position="12" bit-size="1" description="Port x Bit 12 Polarity Invert" />
   <register name="PORTA_POL.PX11"               parent="PORTA_POL" bit-position="11" bit-size="1" description="Port x Bit 11 Polarity Invert" />
   <register name="PORTA_POL.PX10"               parent="PORTA_POL" bit-position="10" bit-size="1" description="Port x Bit 10 Polarity Invert" />
   <register name="PORTA_POL.PX9"                parent="PORTA_POL" bit-position="9" bit-size="1" description="Port x Bit 9 Polarity Invert" />
   <register name="PORTA_POL.PX8"                parent="PORTA_POL" bit-position="8" bit-size="1" description="Port x Bit 8 Polarity Invert" />
   <register name="PORTA_POL.PX7"                parent="PORTA_POL" bit-position="7" bit-size="1" description="Port x Bit 7 Polarity Invert" />
   <register name="PORTA_POL.PX6"                parent="PORTA_POL" bit-position="6" bit-size="1" description="Port x Bit 6 Polarity Invert" />
   <register name="PORTA_POL.PX5"                parent="PORTA_POL" bit-position="5" bit-size="1" description="Port x Bit 5 Polarity Invert" />
   <register name="PORTA_POL.PX4"                parent="PORTA_POL" bit-position="4" bit-size="1" description="Port x Bit 4 Polarity Invert" />
   <register name="PORTA_POL.PX3"                parent="PORTA_POL" bit-position="3" bit-size="1" description="Port x Bit 3 Polarity Invert" />
   <register name="PORTA_POL.PX2"                parent="PORTA_POL" bit-position="2" bit-size="1" description="Port x Bit 2 Polarity Invert" />
   <register name="PORTA_POL.PX1"                parent="PORTA_POL" bit-position="1" bit-size="1" description="Port x Bit 1 Polarity Invert" />
   <register name="PORTA_POL.PX0"                parent="PORTA_POL" bit-position="0" bit-size="1" description="Port x Bit 0 Polarity Invert" />
<register name="PORTA_POL_SET"                   read-address="0xFFC0303C" write-address="0xFFC0303C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTA" description="PORTA Port x GPIO Polarity Invert Set Register" />
   <register name="PORTA_POL_SET.PX15"           parent="PORTA_POL_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Polarity Invert Set" />
   <register name="PORTA_POL_SET.PX14"           parent="PORTA_POL_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Polarity Invert Set" />
   <register name="PORTA_POL_SET.PX13"           parent="PORTA_POL_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Polarity Invert Set" />
   <register name="PORTA_POL_SET.PX12"           parent="PORTA_POL_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Polarity Invert Set" />
   <register name="PORTA_POL_SET.PX11"           parent="PORTA_POL_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Polarity Invert Set" />
   <register name="PORTA_POL_SET.PX10"           parent="PORTA_POL_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Polarity Invert Set" />
   <register name="PORTA_POL_SET.PX9"            parent="PORTA_POL_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Polarity Invert Set" />
   <register name="PORTA_POL_SET.PX8"            parent="PORTA_POL_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Polarity Invert Set" />
   <register name="PORTA_POL_SET.PX7"            parent="PORTA_POL_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Polarity Invert Set" />
   <register name="PORTA_POL_SET.PX6"            parent="PORTA_POL_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Polarity Invert Set" />
   <register name="PORTA_POL_SET.PX5"            parent="PORTA_POL_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Polarity Invert Set" />
   <register name="PORTA_POL_SET.PX4"            parent="PORTA_POL_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Polarity Invert Set" />
   <register name="PORTA_POL_SET.PX3"            parent="PORTA_POL_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Polarity Invert Set" />
   <register name="PORTA_POL_SET.PX2"            parent="PORTA_POL_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Polarity Invert Set" />
   <register name="PORTA_POL_SET.PX1"            parent="PORTA_POL_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Polarity Invert Set" />
   <register name="PORTA_POL_SET.PX0"            parent="PORTA_POL_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Polarity Invert Set" />
<register name="PORTA_POL_CLR"                   read-address="0xFFC03040" write-address="0xFFC03040" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTA" description="PORTA Port x GPIO Polarity Invert Clear Register" />
   <register name="PORTA_POL_CLR.PX15"           parent="PORTA_POL_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Polarity Invert Clear" />
   <register name="PORTA_POL_CLR.PX14"           parent="PORTA_POL_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Polarity Invert Clear" />
   <register name="PORTA_POL_CLR.PX13"           parent="PORTA_POL_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Polarity Invert Clear" />
   <register name="PORTA_POL_CLR.PX12"           parent="PORTA_POL_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Polarity Invert Clear" />
   <register name="PORTA_POL_CLR.PX11"           parent="PORTA_POL_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Polarity Invert Clear" />
   <register name="PORTA_POL_CLR.PX10"           parent="PORTA_POL_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Polarity Invert Clear" />
   <register name="PORTA_POL_CLR.PX9"            parent="PORTA_POL_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Polarity Invert Clear" />
   <register name="PORTA_POL_CLR.PX8"            parent="PORTA_POL_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Polarity Invert Clear" />
   <register name="PORTA_POL_CLR.PX7"            parent="PORTA_POL_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Polarity Invert Clear" />
   <register name="PORTA_POL_CLR.PX6"            parent="PORTA_POL_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Polarity Invert Clear" />
   <register name="PORTA_POL_CLR.PX5"            parent="PORTA_POL_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Polarity Invert Clear" />
   <register name="PORTA_POL_CLR.PX4"            parent="PORTA_POL_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Polarity Invert Clear" />
   <register name="PORTA_POL_CLR.PX3"            parent="PORTA_POL_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Polarity Invert Clear" />
   <register name="PORTA_POL_CLR.PX2"            parent="PORTA_POL_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Polarity Invert Clear" />
   <register name="PORTA_POL_CLR.PX1"            parent="PORTA_POL_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Polarity Invert Clear" />
   <register name="PORTA_POL_CLR.PX0"            parent="PORTA_POL_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Polarity Invert Clear" />
<register name="PORTA_LOCK"                      read-address="0xFFC03044" write-address="0xFFC03044" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTA" description="PORTA Port x GPIO Lock Register" />
   <register name="PORTA_LOCK.LOCK"              parent="PORTA_LOCK" bit-position="31" bit-size="1" description="Lock" />
   <register name="PORTA_LOCK.POLAR"             parent="PORTA_LOCK" bit-position="5" bit-size="1" description="Polarity Lock" />
   <register name="PORTA_LOCK.INEN"              parent="PORTA_LOCK" bit-position="4" bit-size="1" description="Input Enable Lock" />
   <register name="PORTA_LOCK.DIR"               parent="PORTA_LOCK" bit-position="3" bit-size="1" description="Direction Lock" />
   <register name="PORTA_LOCK.DATA"              parent="PORTA_LOCK" bit-position="2" bit-size="1" description="Data Lock" />
   <register name="PORTA_LOCK.MUX"               parent="PORTA_LOCK" bit-position="1" bit-size="1" description="Function Multiplexer Lock" />
   <register name="PORTA_LOCK.FER"               parent="PORTA_LOCK" bit-position="0" bit-size="1" description="Function Enable Lock" />
<register name="PORTA_REVID"                     read-address="0xFFC0307C" write-address="0xFFC0307C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTA" description="PORTA Port x GPIO Revision ID" />
   <register name="PORTA_REVID.MAJOR"            parent="PORTA_REVID" bit-position="4" bit-size="4" description="Major ID" />
   <register name="PORTA_REVID.REV"              parent="PORTA_REVID" bit-position="0" bit-size="4" description="Revision ID" />

<!-- *************** -->
<!-- ***  PORTB  *** -->
<!-- *************** -->

<register name="PORTB_FER"                       read-address="0xFFC03080" write-address="0xFFC03080" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTB" description="PORTB Port x Function Enable Register" />
   <register name="PORTB_FER.PX15"               parent="PORTB_FER" bit-position="15" bit-size="1" description="Port x Bit 15 Mode" />
   <register name="PORTB_FER.PX14"               parent="PORTB_FER" bit-position="14" bit-size="1" description="Port x Bit 14 Mode" />
   <register name="PORTB_FER.PX13"               parent="PORTB_FER" bit-position="13" bit-size="1" description="Port x Bit 13 Mode" />
   <register name="PORTB_FER.PX12"               parent="PORTB_FER" bit-position="12" bit-size="1" description="Port x Bit 12 Mode" />
   <register name="PORTB_FER.PX11"               parent="PORTB_FER" bit-position="11" bit-size="1" description="Port x Bit 11 Mode" />
   <register name="PORTB_FER.PX10"               parent="PORTB_FER" bit-position="10" bit-size="1" description="Port x Bit 10 Mode" />
   <register name="PORTB_FER.PX9"                parent="PORTB_FER" bit-position="9" bit-size="1" description="Port x Bit 9 Mode" />
   <register name="PORTB_FER.PX8"                parent="PORTB_FER" bit-position="8" bit-size="1" description="Port x Bit 8 Mode" />
   <register name="PORTB_FER.PX7"                parent="PORTB_FER" bit-position="7" bit-size="1" description="Port x Bit 7 Mode" />
   <register name="PORTB_FER.PX6"                parent="PORTB_FER" bit-position="6" bit-size="1" description="Port x Bit 6 Mode" />
   <register name="PORTB_FER.PX5"                parent="PORTB_FER" bit-position="5" bit-size="1" description="Port x Bit 5 Mode" />
   <register name="PORTB_FER.PX4"                parent="PORTB_FER" bit-position="4" bit-size="1" description="Port x Bit 4 Mode" />
   <register name="PORTB_FER.PX3"                parent="PORTB_FER" bit-position="3" bit-size="1" description="Port x Bit 3 Mode" />
   <register name="PORTB_FER.PX2"                parent="PORTB_FER" bit-position="2" bit-size="1" description="Port x Bit 2 Mode" />
   <register name="PORTB_FER.PX1"                parent="PORTB_FER" bit-position="1" bit-size="1" description="Port x Bit 1 Mode" />
   <register name="PORTB_FER.PX0"                parent="PORTB_FER" bit-position="0" bit-size="1" description="Port x Bit 0 Mode" />
<register name="PORTB_FER_SET"                   read-address="0xFFC03084" write-address="0xFFC03084" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTB" description="PORTB Port x Function Enable Set Register" />
   <register name="PORTB_FER_SET.PX15"           parent="PORTB_FER_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Mode Set" />
   <register name="PORTB_FER_SET.PX14"           parent="PORTB_FER_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Mode Set" />
   <register name="PORTB_FER_SET.PX13"           parent="PORTB_FER_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Mode Set" />
   <register name="PORTB_FER_SET.PX12"           parent="PORTB_FER_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Mode Set" />
   <register name="PORTB_FER_SET.PX11"           parent="PORTB_FER_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Mode Set" />
   <register name="PORTB_FER_SET.PX10"           parent="PORTB_FER_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Mode Set" />
   <register name="PORTB_FER_SET.PX9"            parent="PORTB_FER_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Mode Set" />
   <register name="PORTB_FER_SET.PX8"            parent="PORTB_FER_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Mode Set" />
   <register name="PORTB_FER_SET.PX7"            parent="PORTB_FER_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Mode Set" />
   <register name="PORTB_FER_SET.PX6"            parent="PORTB_FER_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Mode Set" />
   <register name="PORTB_FER_SET.PX5"            parent="PORTB_FER_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Mode Set" />
   <register name="PORTB_FER_SET.PX4"            parent="PORTB_FER_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Mode Set" />
   <register name="PORTB_FER_SET.PX3"            parent="PORTB_FER_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Mode Set" />
   <register name="PORTB_FER_SET.PX2"            parent="PORTB_FER_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Mode Set" />
   <register name="PORTB_FER_SET.PX1"            parent="PORTB_FER_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Mode Set" />
   <register name="PORTB_FER_SET.PX0"            parent="PORTB_FER_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Mode Set" />
<register name="PORTB_FER_CLR"                   read-address="0xFFC03088" write-address="0xFFC03088" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTB" description="PORTB Port x Function Enable Clear Register" />
   <register name="PORTB_FER_CLR.PX15"           parent="PORTB_FER_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Mode Clear" />
   <register name="PORTB_FER_CLR.PX14"           parent="PORTB_FER_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Mode Clear" />
   <register name="PORTB_FER_CLR.PX13"           parent="PORTB_FER_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Mode Clear" />
   <register name="PORTB_FER_CLR.PX12"           parent="PORTB_FER_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Mode Clear" />
   <register name="PORTB_FER_CLR.PX11"           parent="PORTB_FER_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Mode Clear" />
   <register name="PORTB_FER_CLR.PX10"           parent="PORTB_FER_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Mode Clear" />
   <register name="PORTB_FER_CLR.PX9"            parent="PORTB_FER_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Mode Clear" />
   <register name="PORTB_FER_CLR.PX8"            parent="PORTB_FER_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Mode Clear" />
   <register name="PORTB_FER_CLR.PX7"            parent="PORTB_FER_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Mode Clear" />
   <register name="PORTB_FER_CLR.PX6"            parent="PORTB_FER_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Mode Clear" />
   <register name="PORTB_FER_CLR.PX5"            parent="PORTB_FER_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Mode Clear" />
   <register name="PORTB_FER_CLR.PX4"            parent="PORTB_FER_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Mode Clear" />
   <register name="PORTB_FER_CLR.PX3"            parent="PORTB_FER_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Mode Clear" />
   <register name="PORTB_FER_CLR.PX2"            parent="PORTB_FER_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Mode Clear" />
   <register name="PORTB_FER_CLR.PX1"            parent="PORTB_FER_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Mode Clear" />
   <register name="PORTB_FER_CLR.PX0"            parent="PORTB_FER_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Mode Clear" />
<register name="PORTB_DATA"                      read-address="0xFFC0308C" write-address="0xFFC0308C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTB" description="PORTB Port x GPIO Data Register" />
   <register name="PORTB_DATA.PX15"              parent="PORTB_DATA" bit-position="15" bit-size="1" description="Port x Bit 15 Data" />
   <register name="PORTB_DATA.PX14"              parent="PORTB_DATA" bit-position="14" bit-size="1" description="Port x Bit 14 Data" />
   <register name="PORTB_DATA.PX13"              parent="PORTB_DATA" bit-position="13" bit-size="1" description="Port x Bit 13 Data" />
   <register name="PORTB_DATA.PX12"              parent="PORTB_DATA" bit-position="12" bit-size="1" description="Port x Bit 12 Data" />
   <register name="PORTB_DATA.PX11"              parent="PORTB_DATA" bit-position="11" bit-size="1" description="Port x Bit 11 Data" />
   <register name="PORTB_DATA.PX10"              parent="PORTB_DATA" bit-position="10" bit-size="1" description="Port x Bit 10 Data" />
   <register name="PORTB_DATA.PX9"               parent="PORTB_DATA" bit-position="9" bit-size="1" description="Port x Bit 9 Data" />
   <register name="PORTB_DATA.PX8"               parent="PORTB_DATA" bit-position="8" bit-size="1" description="Port x Bit 8 Data" />
   <register name="PORTB_DATA.PX7"               parent="PORTB_DATA" bit-position="7" bit-size="1" description="Port x Bit 7 Data" />
   <register name="PORTB_DATA.PX6"               parent="PORTB_DATA" bit-position="6" bit-size="1" description="Port x Bit 6 Data" />
   <register name="PORTB_DATA.PX5"               parent="PORTB_DATA" bit-position="5" bit-size="1" description="Port x Bit 5 Data" />
   <register name="PORTB_DATA.PX4"               parent="PORTB_DATA" bit-position="4" bit-size="1" description="Port x Bit 4 Data" />
   <register name="PORTB_DATA.PX3"               parent="PORTB_DATA" bit-position="3" bit-size="1" description="Port x Bit 3 Data" />
   <register name="PORTB_DATA.PX2"               parent="PORTB_DATA" bit-position="2" bit-size="1" description="Port x Bit 2 Data" />
   <register name="PORTB_DATA.PX1"               parent="PORTB_DATA" bit-position="1" bit-size="1" description="Port x Bit 1 Data" />
   <register name="PORTB_DATA.PX0"               parent="PORTB_DATA" bit-position="0" bit-size="1" description="Port x Bit 0 Data" />
<register name="PORTB_DATA_SET"                  read-address="0xFFC03090" write-address="0xFFC03090" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTB" description="PORTB Port x GPIO Data Set Register" />
   <register name="PORTB_DATA_SET.PX15"          parent="PORTB_DATA_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Data Set" />
   <register name="PORTB_DATA_SET.PX14"          parent="PORTB_DATA_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Data Set" />
   <register name="PORTB_DATA_SET.PX13"          parent="PORTB_DATA_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Data Set" />
   <register name="PORTB_DATA_SET.PX12"          parent="PORTB_DATA_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Data Set" />
   <register name="PORTB_DATA_SET.PX11"          parent="PORTB_DATA_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Data Set" />
   <register name="PORTB_DATA_SET.PX10"          parent="PORTB_DATA_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Data Set" />
   <register name="PORTB_DATA_SET.PX9"           parent="PORTB_DATA_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Data Set" />
   <register name="PORTB_DATA_SET.PX8"           parent="PORTB_DATA_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Data Set" />
   <register name="PORTB_DATA_SET.PX7"           parent="PORTB_DATA_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Data Set" />
   <register name="PORTB_DATA_SET.PX6"           parent="PORTB_DATA_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Data Set" />
   <register name="PORTB_DATA_SET.PX5"           parent="PORTB_DATA_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Data Set" />
   <register name="PORTB_DATA_SET.PX4"           parent="PORTB_DATA_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Data Set" />
   <register name="PORTB_DATA_SET.PX3"           parent="PORTB_DATA_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Data Set" />
   <register name="PORTB_DATA_SET.PX2"           parent="PORTB_DATA_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Data Set" />
   <register name="PORTB_DATA_SET.PX1"           parent="PORTB_DATA_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Data Set" />
   <register name="PORTB_DATA_SET.PX0"           parent="PORTB_DATA_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Data Set" />
<register name="PORTB_DATA_CLR"                  read-address="0xFFC03094" write-address="0xFFC03094" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTB" description="PORTB Port x GPIO Data Clear Register" />
   <register name="PORTB_DATA_CLR.PX15"          parent="PORTB_DATA_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Data Clear" />
   <register name="PORTB_DATA_CLR.PX14"          parent="PORTB_DATA_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Data Clear" />
   <register name="PORTB_DATA_CLR.PX13"          parent="PORTB_DATA_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Data Clear" />
   <register name="PORTB_DATA_CLR.PX12"          parent="PORTB_DATA_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Data Clear" />
   <register name="PORTB_DATA_CLR.PX11"          parent="PORTB_DATA_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Data Clear" />
   <register name="PORTB_DATA_CLR.PX10"          parent="PORTB_DATA_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Data Clear" />
   <register name="PORTB_DATA_CLR.PX9"           parent="PORTB_DATA_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Data Clear" />
   <register name="PORTB_DATA_CLR.PX8"           parent="PORTB_DATA_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Data Clear" />
   <register name="PORTB_DATA_CLR.PX7"           parent="PORTB_DATA_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Data Clear" />
   <register name="PORTB_DATA_CLR.PX6"           parent="PORTB_DATA_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Data Clear" />
   <register name="PORTB_DATA_CLR.PX5"           parent="PORTB_DATA_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Data Clear" />
   <register name="PORTB_DATA_CLR.PX4"           parent="PORTB_DATA_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Data Clear" />
   <register name="PORTB_DATA_CLR.PX3"           parent="PORTB_DATA_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Data Clear" />
   <register name="PORTB_DATA_CLR.PX2"           parent="PORTB_DATA_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Data Clear" />
   <register name="PORTB_DATA_CLR.PX1"           parent="PORTB_DATA_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Data Clear" />
   <register name="PORTB_DATA_CLR.PX0"           parent="PORTB_DATA_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Data Clear" />
<register name="PORTB_DIR"                       read-address="0xFFC03098" write-address="0xFFC03098" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTB" description="PORTB Port x GPIO Direction Register" />
   <register name="PORTB_DIR.PX15"               parent="PORTB_DIR" bit-position="15" bit-size="1" description="Port x Bit 15 Direction" />
   <register name="PORTB_DIR.PX14"               parent="PORTB_DIR" bit-position="14" bit-size="1" description="Port x Bit 14 Direction" />
   <register name="PORTB_DIR.PX13"               parent="PORTB_DIR" bit-position="13" bit-size="1" description="Port x Bit 13 Direction" />
   <register name="PORTB_DIR.PX12"               parent="PORTB_DIR" bit-position="12" bit-size="1" description="Port x Bit 12 Direction" />
   <register name="PORTB_DIR.PX11"               parent="PORTB_DIR" bit-position="11" bit-size="1" description="Port x Bit 11 Direction" />
   <register name="PORTB_DIR.PX10"               parent="PORTB_DIR" bit-position="10" bit-size="1" description="Port x Bit 10 Direction" />
   <register name="PORTB_DIR.PX9"                parent="PORTB_DIR" bit-position="9" bit-size="1" description="Port x Bit 9 Direction" />
   <register name="PORTB_DIR.PX8"                parent="PORTB_DIR" bit-position="8" bit-size="1" description="Port x Bit 8 Direction" />
   <register name="PORTB_DIR.PX7"                parent="PORTB_DIR" bit-position="7" bit-size="1" description="Port x Bit 7 Direction" />
   <register name="PORTB_DIR.PX6"                parent="PORTB_DIR" bit-position="6" bit-size="1" description="Port x Bit 6 Direction" />
   <register name="PORTB_DIR.PX5"                parent="PORTB_DIR" bit-position="5" bit-size="1" description="Port x Bit 5 Direction" />
   <register name="PORTB_DIR.PX4"                parent="PORTB_DIR" bit-position="4" bit-size="1" description="Port x Bit 4 Direction" />
   <register name="PORTB_DIR.PX3"                parent="PORTB_DIR" bit-position="3" bit-size="1" description="Port x Bit 3 Direction" />
   <register name="PORTB_DIR.PX2"                parent="PORTB_DIR" bit-position="2" bit-size="1" description="Port x Bit 2 Direction" />
   <register name="PORTB_DIR.PX1"                parent="PORTB_DIR" bit-position="1" bit-size="1" description="Port x Bit 1 Direction" />
   <register name="PORTB_DIR.PX0"                parent="PORTB_DIR" bit-position="0" bit-size="1" description="Port x Bit 0 Direction" />
<register name="PORTB_DIR_SET"                   read-address="0xFFC0309C" write-address="0xFFC0309C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTB" description="PORTB Port x GPIO Direction Set Register" />
   <register name="PORTB_DIR_SET.PX15"           parent="PORTB_DIR_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Direction Set" />
   <register name="PORTB_DIR_SET.PX14"           parent="PORTB_DIR_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Direction Set" />
   <register name="PORTB_DIR_SET.PX13"           parent="PORTB_DIR_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Direction Set" />
   <register name="PORTB_DIR_SET.PX12"           parent="PORTB_DIR_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Direction Set" />
   <register name="PORTB_DIR_SET.PX11"           parent="PORTB_DIR_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Direction Set" />
   <register name="PORTB_DIR_SET.PX10"           parent="PORTB_DIR_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Direction Set" />
   <register name="PORTB_DIR_SET.PX9"            parent="PORTB_DIR_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Direction Set" />
   <register name="PORTB_DIR_SET.PX8"            parent="PORTB_DIR_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Direction Set" />
   <register name="PORTB_DIR_SET.PX7"            parent="PORTB_DIR_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Direction Set" />
   <register name="PORTB_DIR_SET.PX6"            parent="PORTB_DIR_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Direction Set" />
   <register name="PORTB_DIR_SET.PX5"            parent="PORTB_DIR_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Direction Set" />
   <register name="PORTB_DIR_SET.PX4"            parent="PORTB_DIR_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Direction Set" />
   <register name="PORTB_DIR_SET.PX3"            parent="PORTB_DIR_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Direction Set" />
   <register name="PORTB_DIR_SET.PX2"            parent="PORTB_DIR_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Direction Set" />
   <register name="PORTB_DIR_SET.PX1"            parent="PORTB_DIR_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Direction Set" />
   <register name="PORTB_DIR_SET.PX0"            parent="PORTB_DIR_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Direction Set" />
<register name="PORTB_DIR_CLR"                   read-address="0xFFC030A0" write-address="0xFFC030A0" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTB" description="PORTB Port x GPIO Direction Clear Register" />
   <register name="PORTB_DIR_CLR.PX15"           parent="PORTB_DIR_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Direction Clear" />
   <register name="PORTB_DIR_CLR.PX14"           parent="PORTB_DIR_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Direction Clear" />
   <register name="PORTB_DIR_CLR.PX13"           parent="PORTB_DIR_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Direction Clear" />
   <register name="PORTB_DIR_CLR.PX12"           parent="PORTB_DIR_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Direction Clear" />
   <register name="PORTB_DIR_CLR.PX11"           parent="PORTB_DIR_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Direction Clear" />
   <register name="PORTB_DIR_CLR.PX10"           parent="PORTB_DIR_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Direction Clear" />
   <register name="PORTB_DIR_CLR.PX9"            parent="PORTB_DIR_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Direction Clear" />
   <register name="PORTB_DIR_CLR.PX8"            parent="PORTB_DIR_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Direction Clear" />
   <register name="PORTB_DIR_CLR.PX7"            parent="PORTB_DIR_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Direction Clear" />
   <register name="PORTB_DIR_CLR.PX6"            parent="PORTB_DIR_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Direction Clear" />
   <register name="PORTB_DIR_CLR.PX5"            parent="PORTB_DIR_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Direction Clear" />
   <register name="PORTB_DIR_CLR.PX4"            parent="PORTB_DIR_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Direction Clear" />
   <register name="PORTB_DIR_CLR.PX3"            parent="PORTB_DIR_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Direction Clear" />
   <register name="PORTB_DIR_CLR.PX2"            parent="PORTB_DIR_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Direction Clear" />
   <register name="PORTB_DIR_CLR.PX1"            parent="PORTB_DIR_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Direction Clear" />
   <register name="PORTB_DIR_CLR.PX0"            parent="PORTB_DIR_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Direction Clear" />
<register name="PORTB_INEN"                      read-address="0xFFC030A4" write-address="0xFFC030A4" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTB" description="PORTB Port x GPIO Input Enable Register" />
   <register name="PORTB_INEN.PX15"              parent="PORTB_INEN" bit-position="15" bit-size="1" description="Port x Bit 15 Input Enable" />
   <register name="PORTB_INEN.PX14"              parent="PORTB_INEN" bit-position="14" bit-size="1" description="Port x Bit 14 Input Enable" />
   <register name="PORTB_INEN.PX13"              parent="PORTB_INEN" bit-position="13" bit-size="1" description="Port x Bit 13 Input Enable" />
   <register name="PORTB_INEN.PX12"              parent="PORTB_INEN" bit-position="12" bit-size="1" description="Port x Bit 12 Input Enable" />
   <register name="PORTB_INEN.PX11"              parent="PORTB_INEN" bit-position="11" bit-size="1" description="Port x Bit 11 Input Enable" />
   <register name="PORTB_INEN.PX10"              parent="PORTB_INEN" bit-position="10" bit-size="1" description="Port x Bit 10 Input Enable" />
   <register name="PORTB_INEN.PX9"               parent="PORTB_INEN" bit-position="9" bit-size="1" description="Port x Bit 9 Input Enable" />
   <register name="PORTB_INEN.PX8"               parent="PORTB_INEN" bit-position="8" bit-size="1" description="Port x Bit 8 Input Enable" />
   <register name="PORTB_INEN.PX7"               parent="PORTB_INEN" bit-position="7" bit-size="1" description="Port x Bit 7 Input Enable" />
   <register name="PORTB_INEN.PX6"               parent="PORTB_INEN" bit-position="6" bit-size="1" description="Port x Bit 6 Input Enable" />
   <register name="PORTB_INEN.PX5"               parent="PORTB_INEN" bit-position="5" bit-size="1" description="Port x Bit 5 Input Enable" />
   <register name="PORTB_INEN.PX4"               parent="PORTB_INEN" bit-position="4" bit-size="1" description="Port x Bit 4 Input Enable" />
   <register name="PORTB_INEN.PX3"               parent="PORTB_INEN" bit-position="3" bit-size="1" description="Port x Bit 3 Input Enable" />
   <register name="PORTB_INEN.PX2"               parent="PORTB_INEN" bit-position="2" bit-size="1" description="Port x Bit 2 Input Enable" />
   <register name="PORTB_INEN.PX1"               parent="PORTB_INEN" bit-position="1" bit-size="1" description="Port x Bit 1 Input Enable" />
   <register name="PORTB_INEN.PX0"               parent="PORTB_INEN" bit-position="0" bit-size="1" description="Port x Bit 0 Input Enable" />
<register name="PORTB_INEN_SET"                  read-address="0xFFC030A8" write-address="0xFFC030A8" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTB" description="PORTB Port x GPIO Input Enable Set Register" />
   <register name="PORTB_INEN_SET.PX15"          parent="PORTB_INEN_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Input Enable Set" />
   <register name="PORTB_INEN_SET.PX14"          parent="PORTB_INEN_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Input Enable Set" />
   <register name="PORTB_INEN_SET.PX13"          parent="PORTB_INEN_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Input Enable Set" />
   <register name="PORTB_INEN_SET.PX12"          parent="PORTB_INEN_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Input Enable Set" />
   <register name="PORTB_INEN_SET.PX11"          parent="PORTB_INEN_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Input Enable Set" />
   <register name="PORTB_INEN_SET.PX10"          parent="PORTB_INEN_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Input Enable Set" />
   <register name="PORTB_INEN_SET.PX9"           parent="PORTB_INEN_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Input Enable Set" />
   <register name="PORTB_INEN_SET.PX8"           parent="PORTB_INEN_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Input Enable Set" />
   <register name="PORTB_INEN_SET.PX7"           parent="PORTB_INEN_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Input Enable Set" />
   <register name="PORTB_INEN_SET.PX6"           parent="PORTB_INEN_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Input Enable Set" />
   <register name="PORTB_INEN_SET.PX5"           parent="PORTB_INEN_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Input Enable Set" />
   <register name="PORTB_INEN_SET.PX4"           parent="PORTB_INEN_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Input Enable Set" />
   <register name="PORTB_INEN_SET.PX3"           parent="PORTB_INEN_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Input Enable Set" />
   <register name="PORTB_INEN_SET.PX2"           parent="PORTB_INEN_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Input Enable Set" />
   <register name="PORTB_INEN_SET.PX1"           parent="PORTB_INEN_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Input Enable Set" />
   <register name="PORTB_INEN_SET.PX0"           parent="PORTB_INEN_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Input Enable Set" />
<register name="PORTB_INEN_CLR"                  read-address="0xFFC030AC" write-address="0xFFC030AC" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTB" description="PORTB Port x GPIO Input Enable Clear Register" />
   <register name="PORTB_INEN_CLR.PX15"          parent="PORTB_INEN_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Input Enable Clear" />
   <register name="PORTB_INEN_CLR.PX14"          parent="PORTB_INEN_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Input Enable Clear" />
   <register name="PORTB_INEN_CLR.PX13"          parent="PORTB_INEN_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Input Enable Clear" />
   <register name="PORTB_INEN_CLR.PX12"          parent="PORTB_INEN_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Input Enable Clear" />
   <register name="PORTB_INEN_CLR.PX11"          parent="PORTB_INEN_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Input Enable Clear" />
   <register name="PORTB_INEN_CLR.PX10"          parent="PORTB_INEN_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Input Enable Clear" />
   <register name="PORTB_INEN_CLR.PX9"           parent="PORTB_INEN_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Input Enable Clear" />
   <register name="PORTB_INEN_CLR.PX8"           parent="PORTB_INEN_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Input Enable Clear" />
   <register name="PORTB_INEN_CLR.PX7"           parent="PORTB_INEN_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Input Enable Clear" />
   <register name="PORTB_INEN_CLR.PX6"           parent="PORTB_INEN_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Input Enable Clear" />
   <register name="PORTB_INEN_CLR.PX5"           parent="PORTB_INEN_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Input Enable Clear" />
   <register name="PORTB_INEN_CLR.PX4"           parent="PORTB_INEN_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Input Enable Clear" />
   <register name="PORTB_INEN_CLR.PX3"           parent="PORTB_INEN_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Input Enable Clear" />
   <register name="PORTB_INEN_CLR.PX2"           parent="PORTB_INEN_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Input Enable Clear" />
   <register name="PORTB_INEN_CLR.PX1"           parent="PORTB_INEN_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Input Enable Clear" />
   <register name="PORTB_INEN_CLR.PX0"           parent="PORTB_INEN_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Input Enable Clear" />
<register name="PORTB_MUX"                       read-address="0xFFC030B0" write-address="0xFFC030B0" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTB" description="PORTB Port x Multiplexer Control Register" />
   <register name="PORTB_MUX.MUX15"              parent="PORTB_MUX" bit-position="30" bit-size="2" description="Mux for Port x Bit 15" />
   <register name="PORTB_MUX.MUX14"              parent="PORTB_MUX" bit-position="28" bit-size="2" description="Mux for Port x Bit 14" />
   <register name="PORTB_MUX.MUX13"              parent="PORTB_MUX" bit-position="26" bit-size="2" description="Mux for Port x Bit 13" />
   <register name="PORTB_MUX.MUX12"              parent="PORTB_MUX" bit-position="24" bit-size="2" description="Mux for Port x Bit 12" />
   <register name="PORTB_MUX.MUX11"              parent="PORTB_MUX" bit-position="22" bit-size="2" description="Mux for Port x Bit 11" />
   <register name="PORTB_MUX.MUX10"              parent="PORTB_MUX" bit-position="20" bit-size="2" description="Mux for Port x Bit 10" />
   <register name="PORTB_MUX.MUX9"               parent="PORTB_MUX" bit-position="18" bit-size="2" description="Mux for Port x Bit 9" />
   <register name="PORTB_MUX.MUX8"               parent="PORTB_MUX" bit-position="16" bit-size="2" description="Mux for Port x Bit 8" />
   <register name="PORTB_MUX.MUX7"               parent="PORTB_MUX" bit-position="14" bit-size="2" description="Mux for Port x Bit 7" />
   <register name="PORTB_MUX.MUX6"               parent="PORTB_MUX" bit-position="12" bit-size="2" description="Mux for Port x Bit 6" />
   <register name="PORTB_MUX.MUX5"               parent="PORTB_MUX" bit-position="10" bit-size="2" description="Mux for Port x Bit 5" />
   <register name="PORTB_MUX.MUX4"               parent="PORTB_MUX" bit-position="8" bit-size="2" description="Mux for Port x Bit 4" />
   <register name="PORTB_MUX.MUX3"               parent="PORTB_MUX" bit-position="6" bit-size="2" description="Mux for Port x Bit 3" />
   <register name="PORTB_MUX.MUX2"               parent="PORTB_MUX" bit-position="4" bit-size="2" description="Mux for Port x Bit 2" />
   <register name="PORTB_MUX.MUX1"               parent="PORTB_MUX" bit-position="2" bit-size="2" description="Mux for Port x Bit 1" />
   <register name="PORTB_MUX.MUX0"               parent="PORTB_MUX" bit-position="0" bit-size="2" description="Mux for Port x Bit 0" />
<register name="PORTB_DATA_TGL"                  read-address="0xFFC030B4" write-address="0xFFC030B4" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTB" description="PORTB Port x GPIO Input Enable Toggle Register" />
   <register name="PORTB_DATA_TGL.PX15"          parent="PORTB_DATA_TGL" bit-position="15" bit-size="1" description="Port x Bit 15 Toggle" />
   <register name="PORTB_DATA_TGL.PX14"          parent="PORTB_DATA_TGL" bit-position="14" bit-size="1" description="Port x Bit 14 Toggle" />
   <register name="PORTB_DATA_TGL.PX13"          parent="PORTB_DATA_TGL" bit-position="13" bit-size="1" description="Port x Bit 13 Toggle" />
   <register name="PORTB_DATA_TGL.PX12"          parent="PORTB_DATA_TGL" bit-position="12" bit-size="1" description="Port x Bit 12 Toggle" />
   <register name="PORTB_DATA_TGL.PX11"          parent="PORTB_DATA_TGL" bit-position="11" bit-size="1" description="Port x Bit 11 Toggle" />
   <register name="PORTB_DATA_TGL.PX10"          parent="PORTB_DATA_TGL" bit-position="10" bit-size="1" description="Port x Bit 10 Toggle" />
   <register name="PORTB_DATA_TGL.PX9"           parent="PORTB_DATA_TGL" bit-position="9" bit-size="1" description="Port x Bit 9 Toggle" />
   <register name="PORTB_DATA_TGL.PX8"           parent="PORTB_DATA_TGL" bit-position="8" bit-size="1" description="Port x Bit 8 Toggle" />
   <register name="PORTB_DATA_TGL.PX7"           parent="PORTB_DATA_TGL" bit-position="7" bit-size="1" description="Port x Bit 7 Toggle" />
   <register name="PORTB_DATA_TGL.PX6"           parent="PORTB_DATA_TGL" bit-position="6" bit-size="1" description="Port x Bit 6 Toggle" />
   <register name="PORTB_DATA_TGL.PX5"           parent="PORTB_DATA_TGL" bit-position="5" bit-size="1" description="Port x Bit 5 Toggle" />
   <register name="PORTB_DATA_TGL.PX4"           parent="PORTB_DATA_TGL" bit-position="4" bit-size="1" description="Port x Bit 4 Toggle" />
   <register name="PORTB_DATA_TGL.PX3"           parent="PORTB_DATA_TGL" bit-position="3" bit-size="1" description="Port x Bit 3 Toggle" />
   <register name="PORTB_DATA_TGL.PX2"           parent="PORTB_DATA_TGL" bit-position="2" bit-size="1" description="Port x Bit 2 Toggle" />
   <register name="PORTB_DATA_TGL.PX1"           parent="PORTB_DATA_TGL" bit-position="1" bit-size="1" description="Port x Bit 1 Toggle" />
   <register name="PORTB_DATA_TGL.PX0"           parent="PORTB_DATA_TGL" bit-position="0" bit-size="1" description="Port x Bit 0 Toggle" />
<register name="PORTB_POL"                       read-address="0xFFC030B8" write-address="0xFFC030B8" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTB" description="PORTB Port x GPIO Polarity Invert Register" />
   <register name="PORTB_POL.PX15"               parent="PORTB_POL" bit-position="15" bit-size="1" description="Port x Bit 15 Polarity Invert" />
   <register name="PORTB_POL.PX14"               parent="PORTB_POL" bit-position="14" bit-size="1" description="Port x Bit 14 Polarity Invert" />
   <register name="PORTB_POL.PX13"               parent="PORTB_POL" bit-position="13" bit-size="1" description="Port x Bit 13 Polarity Invert" />
   <register name="PORTB_POL.PX12"               parent="PORTB_POL" bit-position="12" bit-size="1" description="Port x Bit 12 Polarity Invert" />
   <register name="PORTB_POL.PX11"               parent="PORTB_POL" bit-position="11" bit-size="1" description="Port x Bit 11 Polarity Invert" />
   <register name="PORTB_POL.PX10"               parent="PORTB_POL" bit-position="10" bit-size="1" description="Port x Bit 10 Polarity Invert" />
   <register name="PORTB_POL.PX9"                parent="PORTB_POL" bit-position="9" bit-size="1" description="Port x Bit 9 Polarity Invert" />
   <register name="PORTB_POL.PX8"                parent="PORTB_POL" bit-position="8" bit-size="1" description="Port x Bit 8 Polarity Invert" />
   <register name="PORTB_POL.PX7"                parent="PORTB_POL" bit-position="7" bit-size="1" description="Port x Bit 7 Polarity Invert" />
   <register name="PORTB_POL.PX6"                parent="PORTB_POL" bit-position="6" bit-size="1" description="Port x Bit 6 Polarity Invert" />
   <register name="PORTB_POL.PX5"                parent="PORTB_POL" bit-position="5" bit-size="1" description="Port x Bit 5 Polarity Invert" />
   <register name="PORTB_POL.PX4"                parent="PORTB_POL" bit-position="4" bit-size="1" description="Port x Bit 4 Polarity Invert" />
   <register name="PORTB_POL.PX3"                parent="PORTB_POL" bit-position="3" bit-size="1" description="Port x Bit 3 Polarity Invert" />
   <register name="PORTB_POL.PX2"                parent="PORTB_POL" bit-position="2" bit-size="1" description="Port x Bit 2 Polarity Invert" />
   <register name="PORTB_POL.PX1"                parent="PORTB_POL" bit-position="1" bit-size="1" description="Port x Bit 1 Polarity Invert" />
   <register name="PORTB_POL.PX0"                parent="PORTB_POL" bit-position="0" bit-size="1" description="Port x Bit 0 Polarity Invert" />
<register name="PORTB_POL_SET"                   read-address="0xFFC030BC" write-address="0xFFC030BC" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTB" description="PORTB Port x GPIO Polarity Invert Set Register" />
   <register name="PORTB_POL_SET.PX15"           parent="PORTB_POL_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Polarity Invert Set" />
   <register name="PORTB_POL_SET.PX14"           parent="PORTB_POL_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Polarity Invert Set" />
   <register name="PORTB_POL_SET.PX13"           parent="PORTB_POL_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Polarity Invert Set" />
   <register name="PORTB_POL_SET.PX12"           parent="PORTB_POL_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Polarity Invert Set" />
   <register name="PORTB_POL_SET.PX11"           parent="PORTB_POL_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Polarity Invert Set" />
   <register name="PORTB_POL_SET.PX10"           parent="PORTB_POL_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Polarity Invert Set" />
   <register name="PORTB_POL_SET.PX9"            parent="PORTB_POL_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Polarity Invert Set" />
   <register name="PORTB_POL_SET.PX8"            parent="PORTB_POL_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Polarity Invert Set" />
   <register name="PORTB_POL_SET.PX7"            parent="PORTB_POL_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Polarity Invert Set" />
   <register name="PORTB_POL_SET.PX6"            parent="PORTB_POL_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Polarity Invert Set" />
   <register name="PORTB_POL_SET.PX5"            parent="PORTB_POL_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Polarity Invert Set" />
   <register name="PORTB_POL_SET.PX4"            parent="PORTB_POL_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Polarity Invert Set" />
   <register name="PORTB_POL_SET.PX3"            parent="PORTB_POL_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Polarity Invert Set" />
   <register name="PORTB_POL_SET.PX2"            parent="PORTB_POL_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Polarity Invert Set" />
   <register name="PORTB_POL_SET.PX1"            parent="PORTB_POL_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Polarity Invert Set" />
   <register name="PORTB_POL_SET.PX0"            parent="PORTB_POL_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Polarity Invert Set" />
<register name="PORTB_POL_CLR"                   read-address="0xFFC030C0" write-address="0xFFC030C0" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTB" description="PORTB Port x GPIO Polarity Invert Clear Register" />
   <register name="PORTB_POL_CLR.PX15"           parent="PORTB_POL_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Polarity Invert Clear" />
   <register name="PORTB_POL_CLR.PX14"           parent="PORTB_POL_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Polarity Invert Clear" />
   <register name="PORTB_POL_CLR.PX13"           parent="PORTB_POL_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Polarity Invert Clear" />
   <register name="PORTB_POL_CLR.PX12"           parent="PORTB_POL_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Polarity Invert Clear" />
   <register name="PORTB_POL_CLR.PX11"           parent="PORTB_POL_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Polarity Invert Clear" />
   <register name="PORTB_POL_CLR.PX10"           parent="PORTB_POL_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Polarity Invert Clear" />
   <register name="PORTB_POL_CLR.PX9"            parent="PORTB_POL_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Polarity Invert Clear" />
   <register name="PORTB_POL_CLR.PX8"            parent="PORTB_POL_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Polarity Invert Clear" />
   <register name="PORTB_POL_CLR.PX7"            parent="PORTB_POL_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Polarity Invert Clear" />
   <register name="PORTB_POL_CLR.PX6"            parent="PORTB_POL_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Polarity Invert Clear" />
   <register name="PORTB_POL_CLR.PX5"            parent="PORTB_POL_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Polarity Invert Clear" />
   <register name="PORTB_POL_CLR.PX4"            parent="PORTB_POL_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Polarity Invert Clear" />
   <register name="PORTB_POL_CLR.PX3"            parent="PORTB_POL_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Polarity Invert Clear" />
   <register name="PORTB_POL_CLR.PX2"            parent="PORTB_POL_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Polarity Invert Clear" />
   <register name="PORTB_POL_CLR.PX1"            parent="PORTB_POL_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Polarity Invert Clear" />
   <register name="PORTB_POL_CLR.PX0"            parent="PORTB_POL_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Polarity Invert Clear" />
<register name="PORTB_LOCK"                      read-address="0xFFC030C4" write-address="0xFFC030C4" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTB" description="PORTB Port x GPIO Lock Register" />
   <register name="PORTB_LOCK.LOCK"              parent="PORTB_LOCK" bit-position="31" bit-size="1" description="Lock" />
   <register name="PORTB_LOCK.POLAR"             parent="PORTB_LOCK" bit-position="5" bit-size="1" description="Polarity Lock" />
   <register name="PORTB_LOCK.INEN"              parent="PORTB_LOCK" bit-position="4" bit-size="1" description="Input Enable Lock" />
   <register name="PORTB_LOCK.DIR"               parent="PORTB_LOCK" bit-position="3" bit-size="1" description="Direction Lock" />
   <register name="PORTB_LOCK.DATA"              parent="PORTB_LOCK" bit-position="2" bit-size="1" description="Data Lock" />
   <register name="PORTB_LOCK.MUX"               parent="PORTB_LOCK" bit-position="1" bit-size="1" description="Function Multiplexer Lock" />
   <register name="PORTB_LOCK.FER"               parent="PORTB_LOCK" bit-position="0" bit-size="1" description="Function Enable Lock" />
<register name="PORTB_REVID"                     read-address="0xFFC030FC" write-address="0xFFC030FC" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTB" description="PORTB Port x GPIO Revision ID" />
   <register name="PORTB_REVID.MAJOR"            parent="PORTB_REVID" bit-position="4" bit-size="4" description="Major ID" />
   <register name="PORTB_REVID.REV"              parent="PORTB_REVID" bit-position="0" bit-size="4" description="Revision ID" />

<!-- *************** -->
<!-- ***  PORTC  *** -->
<!-- *************** -->

<register name="PORTC_FER"                       read-address="0xFFC03100" write-address="0xFFC03100" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTC" description="PORTC Port x Function Enable Register" />
   <register name="PORTC_FER.PX15"               parent="PORTC_FER" bit-position="15" bit-size="1" description="Port x Bit 15 Mode" />
   <register name="PORTC_FER.PX14"               parent="PORTC_FER" bit-position="14" bit-size="1" description="Port x Bit 14 Mode" />
   <register name="PORTC_FER.PX13"               parent="PORTC_FER" bit-position="13" bit-size="1" description="Port x Bit 13 Mode" />
   <register name="PORTC_FER.PX12"               parent="PORTC_FER" bit-position="12" bit-size="1" description="Port x Bit 12 Mode" />
   <register name="PORTC_FER.PX11"               parent="PORTC_FER" bit-position="11" bit-size="1" description="Port x Bit 11 Mode" />
   <register name="PORTC_FER.PX10"               parent="PORTC_FER" bit-position="10" bit-size="1" description="Port x Bit 10 Mode" />
   <register name="PORTC_FER.PX9"                parent="PORTC_FER" bit-position="9" bit-size="1" description="Port x Bit 9 Mode" />
   <register name="PORTC_FER.PX8"                parent="PORTC_FER" bit-position="8" bit-size="1" description="Port x Bit 8 Mode" />
   <register name="PORTC_FER.PX7"                parent="PORTC_FER" bit-position="7" bit-size="1" description="Port x Bit 7 Mode" />
   <register name="PORTC_FER.PX6"                parent="PORTC_FER" bit-position="6" bit-size="1" description="Port x Bit 6 Mode" />
   <register name="PORTC_FER.PX5"                parent="PORTC_FER" bit-position="5" bit-size="1" description="Port x Bit 5 Mode" />
   <register name="PORTC_FER.PX4"                parent="PORTC_FER" bit-position="4" bit-size="1" description="Port x Bit 4 Mode" />
   <register name="PORTC_FER.PX3"                parent="PORTC_FER" bit-position="3" bit-size="1" description="Port x Bit 3 Mode" />
   <register name="PORTC_FER.PX2"                parent="PORTC_FER" bit-position="2" bit-size="1" description="Port x Bit 2 Mode" />
   <register name="PORTC_FER.PX1"                parent="PORTC_FER" bit-position="1" bit-size="1" description="Port x Bit 1 Mode" />
   <register name="PORTC_FER.PX0"                parent="PORTC_FER" bit-position="0" bit-size="1" description="Port x Bit 0 Mode" />
<register name="PORTC_FER_SET"                   read-address="0xFFC03104" write-address="0xFFC03104" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTC" description="PORTC Port x Function Enable Set Register" />
   <register name="PORTC_FER_SET.PX15"           parent="PORTC_FER_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Mode Set" />
   <register name="PORTC_FER_SET.PX14"           parent="PORTC_FER_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Mode Set" />
   <register name="PORTC_FER_SET.PX13"           parent="PORTC_FER_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Mode Set" />
   <register name="PORTC_FER_SET.PX12"           parent="PORTC_FER_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Mode Set" />
   <register name="PORTC_FER_SET.PX11"           parent="PORTC_FER_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Mode Set" />
   <register name="PORTC_FER_SET.PX10"           parent="PORTC_FER_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Mode Set" />
   <register name="PORTC_FER_SET.PX9"            parent="PORTC_FER_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Mode Set" />
   <register name="PORTC_FER_SET.PX8"            parent="PORTC_FER_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Mode Set" />
   <register name="PORTC_FER_SET.PX7"            parent="PORTC_FER_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Mode Set" />
   <register name="PORTC_FER_SET.PX6"            parent="PORTC_FER_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Mode Set" />
   <register name="PORTC_FER_SET.PX5"            parent="PORTC_FER_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Mode Set" />
   <register name="PORTC_FER_SET.PX4"            parent="PORTC_FER_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Mode Set" />
   <register name="PORTC_FER_SET.PX3"            parent="PORTC_FER_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Mode Set" />
   <register name="PORTC_FER_SET.PX2"            parent="PORTC_FER_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Mode Set" />
   <register name="PORTC_FER_SET.PX1"            parent="PORTC_FER_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Mode Set" />
   <register name="PORTC_FER_SET.PX0"            parent="PORTC_FER_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Mode Set" />
<register name="PORTC_FER_CLR"                   read-address="0xFFC03108" write-address="0xFFC03108" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTC" description="PORTC Port x Function Enable Clear Register" />
   <register name="PORTC_FER_CLR.PX15"           parent="PORTC_FER_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Mode Clear" />
   <register name="PORTC_FER_CLR.PX14"           parent="PORTC_FER_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Mode Clear" />
   <register name="PORTC_FER_CLR.PX13"           parent="PORTC_FER_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Mode Clear" />
   <register name="PORTC_FER_CLR.PX12"           parent="PORTC_FER_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Mode Clear" />
   <register name="PORTC_FER_CLR.PX11"           parent="PORTC_FER_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Mode Clear" />
   <register name="PORTC_FER_CLR.PX10"           parent="PORTC_FER_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Mode Clear" />
   <register name="PORTC_FER_CLR.PX9"            parent="PORTC_FER_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Mode Clear" />
   <register name="PORTC_FER_CLR.PX8"            parent="PORTC_FER_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Mode Clear" />
   <register name="PORTC_FER_CLR.PX7"            parent="PORTC_FER_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Mode Clear" />
   <register name="PORTC_FER_CLR.PX6"            parent="PORTC_FER_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Mode Clear" />
   <register name="PORTC_FER_CLR.PX5"            parent="PORTC_FER_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Mode Clear" />
   <register name="PORTC_FER_CLR.PX4"            parent="PORTC_FER_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Mode Clear" />
   <register name="PORTC_FER_CLR.PX3"            parent="PORTC_FER_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Mode Clear" />
   <register name="PORTC_FER_CLR.PX2"            parent="PORTC_FER_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Mode Clear" />
   <register name="PORTC_FER_CLR.PX1"            parent="PORTC_FER_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Mode Clear" />
   <register name="PORTC_FER_CLR.PX0"            parent="PORTC_FER_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Mode Clear" />
<register name="PORTC_DATA"                      read-address="0xFFC0310C" write-address="0xFFC0310C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTC" description="PORTC Port x GPIO Data Register" />
   <register name="PORTC_DATA.PX15"              parent="PORTC_DATA" bit-position="15" bit-size="1" description="Port x Bit 15 Data" />
   <register name="PORTC_DATA.PX14"              parent="PORTC_DATA" bit-position="14" bit-size="1" description="Port x Bit 14 Data" />
   <register name="PORTC_DATA.PX13"              parent="PORTC_DATA" bit-position="13" bit-size="1" description="Port x Bit 13 Data" />
   <register name="PORTC_DATA.PX12"              parent="PORTC_DATA" bit-position="12" bit-size="1" description="Port x Bit 12 Data" />
   <register name="PORTC_DATA.PX11"              parent="PORTC_DATA" bit-position="11" bit-size="1" description="Port x Bit 11 Data" />
   <register name="PORTC_DATA.PX10"              parent="PORTC_DATA" bit-position="10" bit-size="1" description="Port x Bit 10 Data" />
   <register name="PORTC_DATA.PX9"               parent="PORTC_DATA" bit-position="9" bit-size="1" description="Port x Bit 9 Data" />
   <register name="PORTC_DATA.PX8"               parent="PORTC_DATA" bit-position="8" bit-size="1" description="Port x Bit 8 Data" />
   <register name="PORTC_DATA.PX7"               parent="PORTC_DATA" bit-position="7" bit-size="1" description="Port x Bit 7 Data" />
   <register name="PORTC_DATA.PX6"               parent="PORTC_DATA" bit-position="6" bit-size="1" description="Port x Bit 6 Data" />
   <register name="PORTC_DATA.PX5"               parent="PORTC_DATA" bit-position="5" bit-size="1" description="Port x Bit 5 Data" />
   <register name="PORTC_DATA.PX4"               parent="PORTC_DATA" bit-position="4" bit-size="1" description="Port x Bit 4 Data" />
   <register name="PORTC_DATA.PX3"               parent="PORTC_DATA" bit-position="3" bit-size="1" description="Port x Bit 3 Data" />
   <register name="PORTC_DATA.PX2"               parent="PORTC_DATA" bit-position="2" bit-size="1" description="Port x Bit 2 Data" />
   <register name="PORTC_DATA.PX1"               parent="PORTC_DATA" bit-position="1" bit-size="1" description="Port x Bit 1 Data" />
   <register name="PORTC_DATA.PX0"               parent="PORTC_DATA" bit-position="0" bit-size="1" description="Port x Bit 0 Data" />
<register name="PORTC_DATA_SET"                  read-address="0xFFC03110" write-address="0xFFC03110" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTC" description="PORTC Port x GPIO Data Set Register" />
   <register name="PORTC_DATA_SET.PX15"          parent="PORTC_DATA_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Data Set" />
   <register name="PORTC_DATA_SET.PX14"          parent="PORTC_DATA_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Data Set" />
   <register name="PORTC_DATA_SET.PX13"          parent="PORTC_DATA_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Data Set" />
   <register name="PORTC_DATA_SET.PX12"          parent="PORTC_DATA_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Data Set" />
   <register name="PORTC_DATA_SET.PX11"          parent="PORTC_DATA_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Data Set" />
   <register name="PORTC_DATA_SET.PX10"          parent="PORTC_DATA_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Data Set" />
   <register name="PORTC_DATA_SET.PX9"           parent="PORTC_DATA_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Data Set" />
   <register name="PORTC_DATA_SET.PX8"           parent="PORTC_DATA_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Data Set" />
   <register name="PORTC_DATA_SET.PX7"           parent="PORTC_DATA_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Data Set" />
   <register name="PORTC_DATA_SET.PX6"           parent="PORTC_DATA_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Data Set" />
   <register name="PORTC_DATA_SET.PX5"           parent="PORTC_DATA_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Data Set" />
   <register name="PORTC_DATA_SET.PX4"           parent="PORTC_DATA_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Data Set" />
   <register name="PORTC_DATA_SET.PX3"           parent="PORTC_DATA_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Data Set" />
   <register name="PORTC_DATA_SET.PX2"           parent="PORTC_DATA_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Data Set" />
   <register name="PORTC_DATA_SET.PX1"           parent="PORTC_DATA_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Data Set" />
   <register name="PORTC_DATA_SET.PX0"           parent="PORTC_DATA_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Data Set" />
<register name="PORTC_DATA_CLR"                  read-address="0xFFC03114" write-address="0xFFC03114" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTC" description="PORTC Port x GPIO Data Clear Register" />
   <register name="PORTC_DATA_CLR.PX15"          parent="PORTC_DATA_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Data Clear" />
   <register name="PORTC_DATA_CLR.PX14"          parent="PORTC_DATA_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Data Clear" />
   <register name="PORTC_DATA_CLR.PX13"          parent="PORTC_DATA_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Data Clear" />
   <register name="PORTC_DATA_CLR.PX12"          parent="PORTC_DATA_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Data Clear" />
   <register name="PORTC_DATA_CLR.PX11"          parent="PORTC_DATA_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Data Clear" />
   <register name="PORTC_DATA_CLR.PX10"          parent="PORTC_DATA_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Data Clear" />
   <register name="PORTC_DATA_CLR.PX9"           parent="PORTC_DATA_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Data Clear" />
   <register name="PORTC_DATA_CLR.PX8"           parent="PORTC_DATA_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Data Clear" />
   <register name="PORTC_DATA_CLR.PX7"           parent="PORTC_DATA_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Data Clear" />
   <register name="PORTC_DATA_CLR.PX6"           parent="PORTC_DATA_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Data Clear" />
   <register name="PORTC_DATA_CLR.PX5"           parent="PORTC_DATA_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Data Clear" />
   <register name="PORTC_DATA_CLR.PX4"           parent="PORTC_DATA_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Data Clear" />
   <register name="PORTC_DATA_CLR.PX3"           parent="PORTC_DATA_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Data Clear" />
   <register name="PORTC_DATA_CLR.PX2"           parent="PORTC_DATA_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Data Clear" />
   <register name="PORTC_DATA_CLR.PX1"           parent="PORTC_DATA_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Data Clear" />
   <register name="PORTC_DATA_CLR.PX0"           parent="PORTC_DATA_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Data Clear" />
<register name="PORTC_DIR"                       read-address="0xFFC03118" write-address="0xFFC03118" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTC" description="PORTC Port x GPIO Direction Register" />
   <register name="PORTC_DIR.PX15"               parent="PORTC_DIR" bit-position="15" bit-size="1" description="Port x Bit 15 Direction" />
   <register name="PORTC_DIR.PX14"               parent="PORTC_DIR" bit-position="14" bit-size="1" description="Port x Bit 14 Direction" />
   <register name="PORTC_DIR.PX13"               parent="PORTC_DIR" bit-position="13" bit-size="1" description="Port x Bit 13 Direction" />
   <register name="PORTC_DIR.PX12"               parent="PORTC_DIR" bit-position="12" bit-size="1" description="Port x Bit 12 Direction" />
   <register name="PORTC_DIR.PX11"               parent="PORTC_DIR" bit-position="11" bit-size="1" description="Port x Bit 11 Direction" />
   <register name="PORTC_DIR.PX10"               parent="PORTC_DIR" bit-position="10" bit-size="1" description="Port x Bit 10 Direction" />
   <register name="PORTC_DIR.PX9"                parent="PORTC_DIR" bit-position="9" bit-size="1" description="Port x Bit 9 Direction" />
   <register name="PORTC_DIR.PX8"                parent="PORTC_DIR" bit-position="8" bit-size="1" description="Port x Bit 8 Direction" />
   <register name="PORTC_DIR.PX7"                parent="PORTC_DIR" bit-position="7" bit-size="1" description="Port x Bit 7 Direction" />
   <register name="PORTC_DIR.PX6"                parent="PORTC_DIR" bit-position="6" bit-size="1" description="Port x Bit 6 Direction" />
   <register name="PORTC_DIR.PX5"                parent="PORTC_DIR" bit-position="5" bit-size="1" description="Port x Bit 5 Direction" />
   <register name="PORTC_DIR.PX4"                parent="PORTC_DIR" bit-position="4" bit-size="1" description="Port x Bit 4 Direction" />
   <register name="PORTC_DIR.PX3"                parent="PORTC_DIR" bit-position="3" bit-size="1" description="Port x Bit 3 Direction" />
   <register name="PORTC_DIR.PX2"                parent="PORTC_DIR" bit-position="2" bit-size="1" description="Port x Bit 2 Direction" />
   <register name="PORTC_DIR.PX1"                parent="PORTC_DIR" bit-position="1" bit-size="1" description="Port x Bit 1 Direction" />
   <register name="PORTC_DIR.PX0"                parent="PORTC_DIR" bit-position="0" bit-size="1" description="Port x Bit 0 Direction" />
<register name="PORTC_DIR_SET"                   read-address="0xFFC0311C" write-address="0xFFC0311C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTC" description="PORTC Port x GPIO Direction Set Register" />
   <register name="PORTC_DIR_SET.PX15"           parent="PORTC_DIR_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Direction Set" />
   <register name="PORTC_DIR_SET.PX14"           parent="PORTC_DIR_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Direction Set" />
   <register name="PORTC_DIR_SET.PX13"           parent="PORTC_DIR_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Direction Set" />
   <register name="PORTC_DIR_SET.PX12"           parent="PORTC_DIR_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Direction Set" />
   <register name="PORTC_DIR_SET.PX11"           parent="PORTC_DIR_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Direction Set" />
   <register name="PORTC_DIR_SET.PX10"           parent="PORTC_DIR_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Direction Set" />
   <register name="PORTC_DIR_SET.PX9"            parent="PORTC_DIR_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Direction Set" />
   <register name="PORTC_DIR_SET.PX8"            parent="PORTC_DIR_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Direction Set" />
   <register name="PORTC_DIR_SET.PX7"            parent="PORTC_DIR_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Direction Set" />
   <register name="PORTC_DIR_SET.PX6"            parent="PORTC_DIR_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Direction Set" />
   <register name="PORTC_DIR_SET.PX5"            parent="PORTC_DIR_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Direction Set" />
   <register name="PORTC_DIR_SET.PX4"            parent="PORTC_DIR_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Direction Set" />
   <register name="PORTC_DIR_SET.PX3"            parent="PORTC_DIR_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Direction Set" />
   <register name="PORTC_DIR_SET.PX2"            parent="PORTC_DIR_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Direction Set" />
   <register name="PORTC_DIR_SET.PX1"            parent="PORTC_DIR_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Direction Set" />
   <register name="PORTC_DIR_SET.PX0"            parent="PORTC_DIR_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Direction Set" />
<register name="PORTC_DIR_CLR"                   read-address="0xFFC03120" write-address="0xFFC03120" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTC" description="PORTC Port x GPIO Direction Clear Register" />
   <register name="PORTC_DIR_CLR.PX15"           parent="PORTC_DIR_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Direction Clear" />
   <register name="PORTC_DIR_CLR.PX14"           parent="PORTC_DIR_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Direction Clear" />
   <register name="PORTC_DIR_CLR.PX13"           parent="PORTC_DIR_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Direction Clear" />
   <register name="PORTC_DIR_CLR.PX12"           parent="PORTC_DIR_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Direction Clear" />
   <register name="PORTC_DIR_CLR.PX11"           parent="PORTC_DIR_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Direction Clear" />
   <register name="PORTC_DIR_CLR.PX10"           parent="PORTC_DIR_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Direction Clear" />
   <register name="PORTC_DIR_CLR.PX9"            parent="PORTC_DIR_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Direction Clear" />
   <register name="PORTC_DIR_CLR.PX8"            parent="PORTC_DIR_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Direction Clear" />
   <register name="PORTC_DIR_CLR.PX7"            parent="PORTC_DIR_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Direction Clear" />
   <register name="PORTC_DIR_CLR.PX6"            parent="PORTC_DIR_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Direction Clear" />
   <register name="PORTC_DIR_CLR.PX5"            parent="PORTC_DIR_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Direction Clear" />
   <register name="PORTC_DIR_CLR.PX4"            parent="PORTC_DIR_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Direction Clear" />
   <register name="PORTC_DIR_CLR.PX3"            parent="PORTC_DIR_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Direction Clear" />
   <register name="PORTC_DIR_CLR.PX2"            parent="PORTC_DIR_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Direction Clear" />
   <register name="PORTC_DIR_CLR.PX1"            parent="PORTC_DIR_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Direction Clear" />
   <register name="PORTC_DIR_CLR.PX0"            parent="PORTC_DIR_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Direction Clear" />
<register name="PORTC_INEN"                      read-address="0xFFC03124" write-address="0xFFC03124" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTC" description="PORTC Port x GPIO Input Enable Register" />
   <register name="PORTC_INEN.PX15"              parent="PORTC_INEN" bit-position="15" bit-size="1" description="Port x Bit 15 Input Enable" />
   <register name="PORTC_INEN.PX14"              parent="PORTC_INEN" bit-position="14" bit-size="1" description="Port x Bit 14 Input Enable" />
   <register name="PORTC_INEN.PX13"              parent="PORTC_INEN" bit-position="13" bit-size="1" description="Port x Bit 13 Input Enable" />
   <register name="PORTC_INEN.PX12"              parent="PORTC_INEN" bit-position="12" bit-size="1" description="Port x Bit 12 Input Enable" />
   <register name="PORTC_INEN.PX11"              parent="PORTC_INEN" bit-position="11" bit-size="1" description="Port x Bit 11 Input Enable" />
   <register name="PORTC_INEN.PX10"              parent="PORTC_INEN" bit-position="10" bit-size="1" description="Port x Bit 10 Input Enable" />
   <register name="PORTC_INEN.PX9"               parent="PORTC_INEN" bit-position="9" bit-size="1" description="Port x Bit 9 Input Enable" />
   <register name="PORTC_INEN.PX8"               parent="PORTC_INEN" bit-position="8" bit-size="1" description="Port x Bit 8 Input Enable" />
   <register name="PORTC_INEN.PX7"               parent="PORTC_INEN" bit-position="7" bit-size="1" description="Port x Bit 7 Input Enable" />
   <register name="PORTC_INEN.PX6"               parent="PORTC_INEN" bit-position="6" bit-size="1" description="Port x Bit 6 Input Enable" />
   <register name="PORTC_INEN.PX5"               parent="PORTC_INEN" bit-position="5" bit-size="1" description="Port x Bit 5 Input Enable" />
   <register name="PORTC_INEN.PX4"               parent="PORTC_INEN" bit-position="4" bit-size="1" description="Port x Bit 4 Input Enable" />
   <register name="PORTC_INEN.PX3"               parent="PORTC_INEN" bit-position="3" bit-size="1" description="Port x Bit 3 Input Enable" />
   <register name="PORTC_INEN.PX2"               parent="PORTC_INEN" bit-position="2" bit-size="1" description="Port x Bit 2 Input Enable" />
   <register name="PORTC_INEN.PX1"               parent="PORTC_INEN" bit-position="1" bit-size="1" description="Port x Bit 1 Input Enable" />
   <register name="PORTC_INEN.PX0"               parent="PORTC_INEN" bit-position="0" bit-size="1" description="Port x Bit 0 Input Enable" />
<register name="PORTC_INEN_SET"                  read-address="0xFFC03128" write-address="0xFFC03128" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTC" description="PORTC Port x GPIO Input Enable Set Register" />
   <register name="PORTC_INEN_SET.PX15"          parent="PORTC_INEN_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Input Enable Set" />
   <register name="PORTC_INEN_SET.PX14"          parent="PORTC_INEN_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Input Enable Set" />
   <register name="PORTC_INEN_SET.PX13"          parent="PORTC_INEN_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Input Enable Set" />
   <register name="PORTC_INEN_SET.PX12"          parent="PORTC_INEN_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Input Enable Set" />
   <register name="PORTC_INEN_SET.PX11"          parent="PORTC_INEN_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Input Enable Set" />
   <register name="PORTC_INEN_SET.PX10"          parent="PORTC_INEN_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Input Enable Set" />
   <register name="PORTC_INEN_SET.PX9"           parent="PORTC_INEN_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Input Enable Set" />
   <register name="PORTC_INEN_SET.PX8"           parent="PORTC_INEN_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Input Enable Set" />
   <register name="PORTC_INEN_SET.PX7"           parent="PORTC_INEN_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Input Enable Set" />
   <register name="PORTC_INEN_SET.PX6"           parent="PORTC_INEN_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Input Enable Set" />
   <register name="PORTC_INEN_SET.PX5"           parent="PORTC_INEN_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Input Enable Set" />
   <register name="PORTC_INEN_SET.PX4"           parent="PORTC_INEN_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Input Enable Set" />
   <register name="PORTC_INEN_SET.PX3"           parent="PORTC_INEN_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Input Enable Set" />
   <register name="PORTC_INEN_SET.PX2"           parent="PORTC_INEN_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Input Enable Set" />
   <register name="PORTC_INEN_SET.PX1"           parent="PORTC_INEN_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Input Enable Set" />
   <register name="PORTC_INEN_SET.PX0"           parent="PORTC_INEN_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Input Enable Set" />
<register name="PORTC_INEN_CLR"                  read-address="0xFFC0312C" write-address="0xFFC0312C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTC" description="PORTC Port x GPIO Input Enable Clear Register" />
   <register name="PORTC_INEN_CLR.PX15"          parent="PORTC_INEN_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Input Enable Clear" />
   <register name="PORTC_INEN_CLR.PX14"          parent="PORTC_INEN_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Input Enable Clear" />
   <register name="PORTC_INEN_CLR.PX13"          parent="PORTC_INEN_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Input Enable Clear" />
   <register name="PORTC_INEN_CLR.PX12"          parent="PORTC_INEN_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Input Enable Clear" />
   <register name="PORTC_INEN_CLR.PX11"          parent="PORTC_INEN_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Input Enable Clear" />
   <register name="PORTC_INEN_CLR.PX10"          parent="PORTC_INEN_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Input Enable Clear" />
   <register name="PORTC_INEN_CLR.PX9"           parent="PORTC_INEN_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Input Enable Clear" />
   <register name="PORTC_INEN_CLR.PX8"           parent="PORTC_INEN_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Input Enable Clear" />
   <register name="PORTC_INEN_CLR.PX7"           parent="PORTC_INEN_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Input Enable Clear" />
   <register name="PORTC_INEN_CLR.PX6"           parent="PORTC_INEN_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Input Enable Clear" />
   <register name="PORTC_INEN_CLR.PX5"           parent="PORTC_INEN_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Input Enable Clear" />
   <register name="PORTC_INEN_CLR.PX4"           parent="PORTC_INEN_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Input Enable Clear" />
   <register name="PORTC_INEN_CLR.PX3"           parent="PORTC_INEN_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Input Enable Clear" />
   <register name="PORTC_INEN_CLR.PX2"           parent="PORTC_INEN_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Input Enable Clear" />
   <register name="PORTC_INEN_CLR.PX1"           parent="PORTC_INEN_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Input Enable Clear" />
   <register name="PORTC_INEN_CLR.PX0"           parent="PORTC_INEN_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Input Enable Clear" />
<register name="PORTC_MUX"                       read-address="0xFFC03130" write-address="0xFFC03130" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTC" description="PORTC Port x Multiplexer Control Register" />
   <register name="PORTC_MUX.MUX15"              parent="PORTC_MUX" bit-position="30" bit-size="2" description="Mux for Port x Bit 15" />
   <register name="PORTC_MUX.MUX14"              parent="PORTC_MUX" bit-position="28" bit-size="2" description="Mux for Port x Bit 14" />
   <register name="PORTC_MUX.MUX13"              parent="PORTC_MUX" bit-position="26" bit-size="2" description="Mux for Port x Bit 13" />
   <register name="PORTC_MUX.MUX12"              parent="PORTC_MUX" bit-position="24" bit-size="2" description="Mux for Port x Bit 12" />
   <register name="PORTC_MUX.MUX11"              parent="PORTC_MUX" bit-position="22" bit-size="2" description="Mux for Port x Bit 11" />
   <register name="PORTC_MUX.MUX10"              parent="PORTC_MUX" bit-position="20" bit-size="2" description="Mux for Port x Bit 10" />
   <register name="PORTC_MUX.MUX9"               parent="PORTC_MUX" bit-position="18" bit-size="2" description="Mux for Port x Bit 9" />
   <register name="PORTC_MUX.MUX8"               parent="PORTC_MUX" bit-position="16" bit-size="2" description="Mux for Port x Bit 8" />
   <register name="PORTC_MUX.MUX7"               parent="PORTC_MUX" bit-position="14" bit-size="2" description="Mux for Port x Bit 7" />
   <register name="PORTC_MUX.MUX6"               parent="PORTC_MUX" bit-position="12" bit-size="2" description="Mux for Port x Bit 6" />
   <register name="PORTC_MUX.MUX5"               parent="PORTC_MUX" bit-position="10" bit-size="2" description="Mux for Port x Bit 5" />
   <register name="PORTC_MUX.MUX4"               parent="PORTC_MUX" bit-position="8" bit-size="2" description="Mux for Port x Bit 4" />
   <register name="PORTC_MUX.MUX3"               parent="PORTC_MUX" bit-position="6" bit-size="2" description="Mux for Port x Bit 3" />
   <register name="PORTC_MUX.MUX2"               parent="PORTC_MUX" bit-position="4" bit-size="2" description="Mux for Port x Bit 2" />
   <register name="PORTC_MUX.MUX1"               parent="PORTC_MUX" bit-position="2" bit-size="2" description="Mux for Port x Bit 1" />
   <register name="PORTC_MUX.MUX0"               parent="PORTC_MUX" bit-position="0" bit-size="2" description="Mux for Port x Bit 0" />
<register name="PORTC_DATA_TGL"                  read-address="0xFFC03134" write-address="0xFFC03134" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTC" description="PORTC Port x GPIO Input Enable Toggle Register" />
   <register name="PORTC_DATA_TGL.PX15"          parent="PORTC_DATA_TGL" bit-position="15" bit-size="1" description="Port x Bit 15 Toggle" />
   <register name="PORTC_DATA_TGL.PX14"          parent="PORTC_DATA_TGL" bit-position="14" bit-size="1" description="Port x Bit 14 Toggle" />
   <register name="PORTC_DATA_TGL.PX13"          parent="PORTC_DATA_TGL" bit-position="13" bit-size="1" description="Port x Bit 13 Toggle" />
   <register name="PORTC_DATA_TGL.PX12"          parent="PORTC_DATA_TGL" bit-position="12" bit-size="1" description="Port x Bit 12 Toggle" />
   <register name="PORTC_DATA_TGL.PX11"          parent="PORTC_DATA_TGL" bit-position="11" bit-size="1" description="Port x Bit 11 Toggle" />
   <register name="PORTC_DATA_TGL.PX10"          parent="PORTC_DATA_TGL" bit-position="10" bit-size="1" description="Port x Bit 10 Toggle" />
   <register name="PORTC_DATA_TGL.PX9"           parent="PORTC_DATA_TGL" bit-position="9" bit-size="1" description="Port x Bit 9 Toggle" />
   <register name="PORTC_DATA_TGL.PX8"           parent="PORTC_DATA_TGL" bit-position="8" bit-size="1" description="Port x Bit 8 Toggle" />
   <register name="PORTC_DATA_TGL.PX7"           parent="PORTC_DATA_TGL" bit-position="7" bit-size="1" description="Port x Bit 7 Toggle" />
   <register name="PORTC_DATA_TGL.PX6"           parent="PORTC_DATA_TGL" bit-position="6" bit-size="1" description="Port x Bit 6 Toggle" />
   <register name="PORTC_DATA_TGL.PX5"           parent="PORTC_DATA_TGL" bit-position="5" bit-size="1" description="Port x Bit 5 Toggle" />
   <register name="PORTC_DATA_TGL.PX4"           parent="PORTC_DATA_TGL" bit-position="4" bit-size="1" description="Port x Bit 4 Toggle" />
   <register name="PORTC_DATA_TGL.PX3"           parent="PORTC_DATA_TGL" bit-position="3" bit-size="1" description="Port x Bit 3 Toggle" />
   <register name="PORTC_DATA_TGL.PX2"           parent="PORTC_DATA_TGL" bit-position="2" bit-size="1" description="Port x Bit 2 Toggle" />
   <register name="PORTC_DATA_TGL.PX1"           parent="PORTC_DATA_TGL" bit-position="1" bit-size="1" description="Port x Bit 1 Toggle" />
   <register name="PORTC_DATA_TGL.PX0"           parent="PORTC_DATA_TGL" bit-position="0" bit-size="1" description="Port x Bit 0 Toggle" />
<register name="PORTC_POL"                       read-address="0xFFC03138" write-address="0xFFC03138" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTC" description="PORTC Port x GPIO Polarity Invert Register" />
   <register name="PORTC_POL.PX15"               parent="PORTC_POL" bit-position="15" bit-size="1" description="Port x Bit 15 Polarity Invert" />
   <register name="PORTC_POL.PX14"               parent="PORTC_POL" bit-position="14" bit-size="1" description="Port x Bit 14 Polarity Invert" />
   <register name="PORTC_POL.PX13"               parent="PORTC_POL" bit-position="13" bit-size="1" description="Port x Bit 13 Polarity Invert" />
   <register name="PORTC_POL.PX12"               parent="PORTC_POL" bit-position="12" bit-size="1" description="Port x Bit 12 Polarity Invert" />
   <register name="PORTC_POL.PX11"               parent="PORTC_POL" bit-position="11" bit-size="1" description="Port x Bit 11 Polarity Invert" />
   <register name="PORTC_POL.PX10"               parent="PORTC_POL" bit-position="10" bit-size="1" description="Port x Bit 10 Polarity Invert" />
   <register name="PORTC_POL.PX9"                parent="PORTC_POL" bit-position="9" bit-size="1" description="Port x Bit 9 Polarity Invert" />
   <register name="PORTC_POL.PX8"                parent="PORTC_POL" bit-position="8" bit-size="1" description="Port x Bit 8 Polarity Invert" />
   <register name="PORTC_POL.PX7"                parent="PORTC_POL" bit-position="7" bit-size="1" description="Port x Bit 7 Polarity Invert" />
   <register name="PORTC_POL.PX6"                parent="PORTC_POL" bit-position="6" bit-size="1" description="Port x Bit 6 Polarity Invert" />
   <register name="PORTC_POL.PX5"                parent="PORTC_POL" bit-position="5" bit-size="1" description="Port x Bit 5 Polarity Invert" />
   <register name="PORTC_POL.PX4"                parent="PORTC_POL" bit-position="4" bit-size="1" description="Port x Bit 4 Polarity Invert" />
   <register name="PORTC_POL.PX3"                parent="PORTC_POL" bit-position="3" bit-size="1" description="Port x Bit 3 Polarity Invert" />
   <register name="PORTC_POL.PX2"                parent="PORTC_POL" bit-position="2" bit-size="1" description="Port x Bit 2 Polarity Invert" />
   <register name="PORTC_POL.PX1"                parent="PORTC_POL" bit-position="1" bit-size="1" description="Port x Bit 1 Polarity Invert" />
   <register name="PORTC_POL.PX0"                parent="PORTC_POL" bit-position="0" bit-size="1" description="Port x Bit 0 Polarity Invert" />
<register name="PORTC_POL_SET"                   read-address="0xFFC0313C" write-address="0xFFC0313C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTC" description="PORTC Port x GPIO Polarity Invert Set Register" />
   <register name="PORTC_POL_SET.PX15"           parent="PORTC_POL_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Polarity Invert Set" />
   <register name="PORTC_POL_SET.PX14"           parent="PORTC_POL_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Polarity Invert Set" />
   <register name="PORTC_POL_SET.PX13"           parent="PORTC_POL_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Polarity Invert Set" />
   <register name="PORTC_POL_SET.PX12"           parent="PORTC_POL_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Polarity Invert Set" />
   <register name="PORTC_POL_SET.PX11"           parent="PORTC_POL_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Polarity Invert Set" />
   <register name="PORTC_POL_SET.PX10"           parent="PORTC_POL_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Polarity Invert Set" />
   <register name="PORTC_POL_SET.PX9"            parent="PORTC_POL_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Polarity Invert Set" />
   <register name="PORTC_POL_SET.PX8"            parent="PORTC_POL_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Polarity Invert Set" />
   <register name="PORTC_POL_SET.PX7"            parent="PORTC_POL_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Polarity Invert Set" />
   <register name="PORTC_POL_SET.PX6"            parent="PORTC_POL_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Polarity Invert Set" />
   <register name="PORTC_POL_SET.PX5"            parent="PORTC_POL_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Polarity Invert Set" />
   <register name="PORTC_POL_SET.PX4"            parent="PORTC_POL_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Polarity Invert Set" />
   <register name="PORTC_POL_SET.PX3"            parent="PORTC_POL_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Polarity Invert Set" />
   <register name="PORTC_POL_SET.PX2"            parent="PORTC_POL_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Polarity Invert Set" />
   <register name="PORTC_POL_SET.PX1"            parent="PORTC_POL_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Polarity Invert Set" />
   <register name="PORTC_POL_SET.PX0"            parent="PORTC_POL_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Polarity Invert Set" />
<register name="PORTC_POL_CLR"                   read-address="0xFFC03140" write-address="0xFFC03140" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTC" description="PORTC Port x GPIO Polarity Invert Clear Register" />
   <register name="PORTC_POL_CLR.PX15"           parent="PORTC_POL_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Polarity Invert Clear" />
   <register name="PORTC_POL_CLR.PX14"           parent="PORTC_POL_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Polarity Invert Clear" />
   <register name="PORTC_POL_CLR.PX13"           parent="PORTC_POL_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Polarity Invert Clear" />
   <register name="PORTC_POL_CLR.PX12"           parent="PORTC_POL_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Polarity Invert Clear" />
   <register name="PORTC_POL_CLR.PX11"           parent="PORTC_POL_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Polarity Invert Clear" />
   <register name="PORTC_POL_CLR.PX10"           parent="PORTC_POL_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Polarity Invert Clear" />
   <register name="PORTC_POL_CLR.PX9"            parent="PORTC_POL_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Polarity Invert Clear" />
   <register name="PORTC_POL_CLR.PX8"            parent="PORTC_POL_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Polarity Invert Clear" />
   <register name="PORTC_POL_CLR.PX7"            parent="PORTC_POL_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Polarity Invert Clear" />
   <register name="PORTC_POL_CLR.PX6"            parent="PORTC_POL_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Polarity Invert Clear" />
   <register name="PORTC_POL_CLR.PX5"            parent="PORTC_POL_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Polarity Invert Clear" />
   <register name="PORTC_POL_CLR.PX4"            parent="PORTC_POL_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Polarity Invert Clear" />
   <register name="PORTC_POL_CLR.PX3"            parent="PORTC_POL_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Polarity Invert Clear" />
   <register name="PORTC_POL_CLR.PX2"            parent="PORTC_POL_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Polarity Invert Clear" />
   <register name="PORTC_POL_CLR.PX1"            parent="PORTC_POL_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Polarity Invert Clear" />
   <register name="PORTC_POL_CLR.PX0"            parent="PORTC_POL_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Polarity Invert Clear" />
<register name="PORTC_LOCK"                      read-address="0xFFC03144" write-address="0xFFC03144" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTC" description="PORTC Port x GPIO Lock Register" />
   <register name="PORTC_LOCK.LOCK"              parent="PORTC_LOCK" bit-position="31" bit-size="1" description="Lock" />
   <register name="PORTC_LOCK.POLAR"             parent="PORTC_LOCK" bit-position="5" bit-size="1" description="Polarity Lock" />
   <register name="PORTC_LOCK.INEN"              parent="PORTC_LOCK" bit-position="4" bit-size="1" description="Input Enable Lock" />
   <register name="PORTC_LOCK.DIR"               parent="PORTC_LOCK" bit-position="3" bit-size="1" description="Direction Lock" />
   <register name="PORTC_LOCK.DATA"              parent="PORTC_LOCK" bit-position="2" bit-size="1" description="Data Lock" />
   <register name="PORTC_LOCK.MUX"               parent="PORTC_LOCK" bit-position="1" bit-size="1" description="Function Multiplexer Lock" />
   <register name="PORTC_LOCK.FER"               parent="PORTC_LOCK" bit-position="0" bit-size="1" description="Function Enable Lock" />
<register name="PORTC_REVID"                     read-address="0xFFC0317C" write-address="0xFFC0317C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTC" description="PORTC Port x GPIO Revision ID" />
   <register name="PORTC_REVID.MAJOR"            parent="PORTC_REVID" bit-position="4" bit-size="4" description="Major ID" />
   <register name="PORTC_REVID.REV"              parent="PORTC_REVID" bit-position="0" bit-size="4" description="Revision ID" />

<!-- *************** -->
<!-- ***  PORTD  *** -->
<!-- *************** -->

<register name="PORTD_FER"                       read-address="0xFFC03180" write-address="0xFFC03180" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTD" description="PORTD Port x Function Enable Register" />
   <register name="PORTD_FER.PX15"               parent="PORTD_FER" bit-position="15" bit-size="1" description="Port x Bit 15 Mode" />
   <register name="PORTD_FER.PX14"               parent="PORTD_FER" bit-position="14" bit-size="1" description="Port x Bit 14 Mode" />
   <register name="PORTD_FER.PX13"               parent="PORTD_FER" bit-position="13" bit-size="1" description="Port x Bit 13 Mode" />
   <register name="PORTD_FER.PX12"               parent="PORTD_FER" bit-position="12" bit-size="1" description="Port x Bit 12 Mode" />
   <register name="PORTD_FER.PX11"               parent="PORTD_FER" bit-position="11" bit-size="1" description="Port x Bit 11 Mode" />
   <register name="PORTD_FER.PX10"               parent="PORTD_FER" bit-position="10" bit-size="1" description="Port x Bit 10 Mode" />
   <register name="PORTD_FER.PX9"                parent="PORTD_FER" bit-position="9" bit-size="1" description="Port x Bit 9 Mode" />
   <register name="PORTD_FER.PX8"                parent="PORTD_FER" bit-position="8" bit-size="1" description="Port x Bit 8 Mode" />
   <register name="PORTD_FER.PX7"                parent="PORTD_FER" bit-position="7" bit-size="1" description="Port x Bit 7 Mode" />
   <register name="PORTD_FER.PX6"                parent="PORTD_FER" bit-position="6" bit-size="1" description="Port x Bit 6 Mode" />
   <register name="PORTD_FER.PX5"                parent="PORTD_FER" bit-position="5" bit-size="1" description="Port x Bit 5 Mode" />
   <register name="PORTD_FER.PX4"                parent="PORTD_FER" bit-position="4" bit-size="1" description="Port x Bit 4 Mode" />
   <register name="PORTD_FER.PX3"                parent="PORTD_FER" bit-position="3" bit-size="1" description="Port x Bit 3 Mode" />
   <register name="PORTD_FER.PX2"                parent="PORTD_FER" bit-position="2" bit-size="1" description="Port x Bit 2 Mode" />
   <register name="PORTD_FER.PX1"                parent="PORTD_FER" bit-position="1" bit-size="1" description="Port x Bit 1 Mode" />
   <register name="PORTD_FER.PX0"                parent="PORTD_FER" bit-position="0" bit-size="1" description="Port x Bit 0 Mode" />
<register name="PORTD_FER_SET"                   read-address="0xFFC03184" write-address="0xFFC03184" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTD" description="PORTD Port x Function Enable Set Register" />
   <register name="PORTD_FER_SET.PX15"           parent="PORTD_FER_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Mode Set" />
   <register name="PORTD_FER_SET.PX14"           parent="PORTD_FER_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Mode Set" />
   <register name="PORTD_FER_SET.PX13"           parent="PORTD_FER_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Mode Set" />
   <register name="PORTD_FER_SET.PX12"           parent="PORTD_FER_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Mode Set" />
   <register name="PORTD_FER_SET.PX11"           parent="PORTD_FER_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Mode Set" />
   <register name="PORTD_FER_SET.PX10"           parent="PORTD_FER_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Mode Set" />
   <register name="PORTD_FER_SET.PX9"            parent="PORTD_FER_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Mode Set" />
   <register name="PORTD_FER_SET.PX8"            parent="PORTD_FER_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Mode Set" />
   <register name="PORTD_FER_SET.PX7"            parent="PORTD_FER_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Mode Set" />
   <register name="PORTD_FER_SET.PX6"            parent="PORTD_FER_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Mode Set" />
   <register name="PORTD_FER_SET.PX5"            parent="PORTD_FER_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Mode Set" />
   <register name="PORTD_FER_SET.PX4"            parent="PORTD_FER_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Mode Set" />
   <register name="PORTD_FER_SET.PX3"            parent="PORTD_FER_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Mode Set" />
   <register name="PORTD_FER_SET.PX2"            parent="PORTD_FER_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Mode Set" />
   <register name="PORTD_FER_SET.PX1"            parent="PORTD_FER_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Mode Set" />
   <register name="PORTD_FER_SET.PX0"            parent="PORTD_FER_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Mode Set" />
<register name="PORTD_FER_CLR"                   read-address="0xFFC03188" write-address="0xFFC03188" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTD" description="PORTD Port x Function Enable Clear Register" />
   <register name="PORTD_FER_CLR.PX15"           parent="PORTD_FER_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Mode Clear" />
   <register name="PORTD_FER_CLR.PX14"           parent="PORTD_FER_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Mode Clear" />
   <register name="PORTD_FER_CLR.PX13"           parent="PORTD_FER_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Mode Clear" />
   <register name="PORTD_FER_CLR.PX12"           parent="PORTD_FER_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Mode Clear" />
   <register name="PORTD_FER_CLR.PX11"           parent="PORTD_FER_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Mode Clear" />
   <register name="PORTD_FER_CLR.PX10"           parent="PORTD_FER_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Mode Clear" />
   <register name="PORTD_FER_CLR.PX9"            parent="PORTD_FER_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Mode Clear" />
   <register name="PORTD_FER_CLR.PX8"            parent="PORTD_FER_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Mode Clear" />
   <register name="PORTD_FER_CLR.PX7"            parent="PORTD_FER_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Mode Clear" />
   <register name="PORTD_FER_CLR.PX6"            parent="PORTD_FER_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Mode Clear" />
   <register name="PORTD_FER_CLR.PX5"            parent="PORTD_FER_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Mode Clear" />
   <register name="PORTD_FER_CLR.PX4"            parent="PORTD_FER_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Mode Clear" />
   <register name="PORTD_FER_CLR.PX3"            parent="PORTD_FER_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Mode Clear" />
   <register name="PORTD_FER_CLR.PX2"            parent="PORTD_FER_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Mode Clear" />
   <register name="PORTD_FER_CLR.PX1"            parent="PORTD_FER_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Mode Clear" />
   <register name="PORTD_FER_CLR.PX0"            parent="PORTD_FER_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Mode Clear" />
<register name="PORTD_DATA"                      read-address="0xFFC0318C" write-address="0xFFC0318C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTD" description="PORTD Port x GPIO Data Register" />
   <register name="PORTD_DATA.PX15"              parent="PORTD_DATA" bit-position="15" bit-size="1" description="Port x Bit 15 Data" />
   <register name="PORTD_DATA.PX14"              parent="PORTD_DATA" bit-position="14" bit-size="1" description="Port x Bit 14 Data" />
   <register name="PORTD_DATA.PX13"              parent="PORTD_DATA" bit-position="13" bit-size="1" description="Port x Bit 13 Data" />
   <register name="PORTD_DATA.PX12"              parent="PORTD_DATA" bit-position="12" bit-size="1" description="Port x Bit 12 Data" />
   <register name="PORTD_DATA.PX11"              parent="PORTD_DATA" bit-position="11" bit-size="1" description="Port x Bit 11 Data" />
   <register name="PORTD_DATA.PX10"              parent="PORTD_DATA" bit-position="10" bit-size="1" description="Port x Bit 10 Data" />
   <register name="PORTD_DATA.PX9"               parent="PORTD_DATA" bit-position="9" bit-size="1" description="Port x Bit 9 Data" />
   <register name="PORTD_DATA.PX8"               parent="PORTD_DATA" bit-position="8" bit-size="1" description="Port x Bit 8 Data" />
   <register name="PORTD_DATA.PX7"               parent="PORTD_DATA" bit-position="7" bit-size="1" description="Port x Bit 7 Data" />
   <register name="PORTD_DATA.PX6"               parent="PORTD_DATA" bit-position="6" bit-size="1" description="Port x Bit 6 Data" />
   <register name="PORTD_DATA.PX5"               parent="PORTD_DATA" bit-position="5" bit-size="1" description="Port x Bit 5 Data" />
   <register name="PORTD_DATA.PX4"               parent="PORTD_DATA" bit-position="4" bit-size="1" description="Port x Bit 4 Data" />
   <register name="PORTD_DATA.PX3"               parent="PORTD_DATA" bit-position="3" bit-size="1" description="Port x Bit 3 Data" />
   <register name="PORTD_DATA.PX2"               parent="PORTD_DATA" bit-position="2" bit-size="1" description="Port x Bit 2 Data" />
   <register name="PORTD_DATA.PX1"               parent="PORTD_DATA" bit-position="1" bit-size="1" description="Port x Bit 1 Data" />
   <register name="PORTD_DATA.PX0"               parent="PORTD_DATA" bit-position="0" bit-size="1" description="Port x Bit 0 Data" />
<register name="PORTD_DATA_SET"                  read-address="0xFFC03190" write-address="0xFFC03190" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTD" description="PORTD Port x GPIO Data Set Register" />
   <register name="PORTD_DATA_SET.PX15"          parent="PORTD_DATA_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Data Set" />
   <register name="PORTD_DATA_SET.PX14"          parent="PORTD_DATA_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Data Set" />
   <register name="PORTD_DATA_SET.PX13"          parent="PORTD_DATA_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Data Set" />
   <register name="PORTD_DATA_SET.PX12"          parent="PORTD_DATA_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Data Set" />
   <register name="PORTD_DATA_SET.PX11"          parent="PORTD_DATA_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Data Set" />
   <register name="PORTD_DATA_SET.PX10"          parent="PORTD_DATA_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Data Set" />
   <register name="PORTD_DATA_SET.PX9"           parent="PORTD_DATA_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Data Set" />
   <register name="PORTD_DATA_SET.PX8"           parent="PORTD_DATA_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Data Set" />
   <register name="PORTD_DATA_SET.PX7"           parent="PORTD_DATA_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Data Set" />
   <register name="PORTD_DATA_SET.PX6"           parent="PORTD_DATA_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Data Set" />
   <register name="PORTD_DATA_SET.PX5"           parent="PORTD_DATA_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Data Set" />
   <register name="PORTD_DATA_SET.PX4"           parent="PORTD_DATA_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Data Set" />
   <register name="PORTD_DATA_SET.PX3"           parent="PORTD_DATA_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Data Set" />
   <register name="PORTD_DATA_SET.PX2"           parent="PORTD_DATA_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Data Set" />
   <register name="PORTD_DATA_SET.PX1"           parent="PORTD_DATA_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Data Set" />
   <register name="PORTD_DATA_SET.PX0"           parent="PORTD_DATA_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Data Set" />
<register name="PORTD_DATA_CLR"                  read-address="0xFFC03194" write-address="0xFFC03194" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTD" description="PORTD Port x GPIO Data Clear Register" />
   <register name="PORTD_DATA_CLR.PX15"          parent="PORTD_DATA_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Data Clear" />
   <register name="PORTD_DATA_CLR.PX14"          parent="PORTD_DATA_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Data Clear" />
   <register name="PORTD_DATA_CLR.PX13"          parent="PORTD_DATA_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Data Clear" />
   <register name="PORTD_DATA_CLR.PX12"          parent="PORTD_DATA_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Data Clear" />
   <register name="PORTD_DATA_CLR.PX11"          parent="PORTD_DATA_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Data Clear" />
   <register name="PORTD_DATA_CLR.PX10"          parent="PORTD_DATA_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Data Clear" />
   <register name="PORTD_DATA_CLR.PX9"           parent="PORTD_DATA_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Data Clear" />
   <register name="PORTD_DATA_CLR.PX8"           parent="PORTD_DATA_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Data Clear" />
   <register name="PORTD_DATA_CLR.PX7"           parent="PORTD_DATA_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Data Clear" />
   <register name="PORTD_DATA_CLR.PX6"           parent="PORTD_DATA_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Data Clear" />
   <register name="PORTD_DATA_CLR.PX5"           parent="PORTD_DATA_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Data Clear" />
   <register name="PORTD_DATA_CLR.PX4"           parent="PORTD_DATA_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Data Clear" />
   <register name="PORTD_DATA_CLR.PX3"           parent="PORTD_DATA_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Data Clear" />
   <register name="PORTD_DATA_CLR.PX2"           parent="PORTD_DATA_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Data Clear" />
   <register name="PORTD_DATA_CLR.PX1"           parent="PORTD_DATA_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Data Clear" />
   <register name="PORTD_DATA_CLR.PX0"           parent="PORTD_DATA_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Data Clear" />
<register name="PORTD_DIR"                       read-address="0xFFC03198" write-address="0xFFC03198" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTD" description="PORTD Port x GPIO Direction Register" />
   <register name="PORTD_DIR.PX15"               parent="PORTD_DIR" bit-position="15" bit-size="1" description="Port x Bit 15 Direction" />
   <register name="PORTD_DIR.PX14"               parent="PORTD_DIR" bit-position="14" bit-size="1" description="Port x Bit 14 Direction" />
   <register name="PORTD_DIR.PX13"               parent="PORTD_DIR" bit-position="13" bit-size="1" description="Port x Bit 13 Direction" />
   <register name="PORTD_DIR.PX12"               parent="PORTD_DIR" bit-position="12" bit-size="1" description="Port x Bit 12 Direction" />
   <register name="PORTD_DIR.PX11"               parent="PORTD_DIR" bit-position="11" bit-size="1" description="Port x Bit 11 Direction" />
   <register name="PORTD_DIR.PX10"               parent="PORTD_DIR" bit-position="10" bit-size="1" description="Port x Bit 10 Direction" />
   <register name="PORTD_DIR.PX9"                parent="PORTD_DIR" bit-position="9" bit-size="1" description="Port x Bit 9 Direction" />
   <register name="PORTD_DIR.PX8"                parent="PORTD_DIR" bit-position="8" bit-size="1" description="Port x Bit 8 Direction" />
   <register name="PORTD_DIR.PX7"                parent="PORTD_DIR" bit-position="7" bit-size="1" description="Port x Bit 7 Direction" />
   <register name="PORTD_DIR.PX6"                parent="PORTD_DIR" bit-position="6" bit-size="1" description="Port x Bit 6 Direction" />
   <register name="PORTD_DIR.PX5"                parent="PORTD_DIR" bit-position="5" bit-size="1" description="Port x Bit 5 Direction" />
   <register name="PORTD_DIR.PX4"                parent="PORTD_DIR" bit-position="4" bit-size="1" description="Port x Bit 4 Direction" />
   <register name="PORTD_DIR.PX3"                parent="PORTD_DIR" bit-position="3" bit-size="1" description="Port x Bit 3 Direction" />
   <register name="PORTD_DIR.PX2"                parent="PORTD_DIR" bit-position="2" bit-size="1" description="Port x Bit 2 Direction" />
   <register name="PORTD_DIR.PX1"                parent="PORTD_DIR" bit-position="1" bit-size="1" description="Port x Bit 1 Direction" />
   <register name="PORTD_DIR.PX0"                parent="PORTD_DIR" bit-position="0" bit-size="1" description="Port x Bit 0 Direction" />
<register name="PORTD_DIR_SET"                   read-address="0xFFC0319C" write-address="0xFFC0319C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTD" description="PORTD Port x GPIO Direction Set Register" />
   <register name="PORTD_DIR_SET.PX15"           parent="PORTD_DIR_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Direction Set" />
   <register name="PORTD_DIR_SET.PX14"           parent="PORTD_DIR_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Direction Set" />
   <register name="PORTD_DIR_SET.PX13"           parent="PORTD_DIR_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Direction Set" />
   <register name="PORTD_DIR_SET.PX12"           parent="PORTD_DIR_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Direction Set" />
   <register name="PORTD_DIR_SET.PX11"           parent="PORTD_DIR_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Direction Set" />
   <register name="PORTD_DIR_SET.PX10"           parent="PORTD_DIR_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Direction Set" />
   <register name="PORTD_DIR_SET.PX9"            parent="PORTD_DIR_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Direction Set" />
   <register name="PORTD_DIR_SET.PX8"            parent="PORTD_DIR_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Direction Set" />
   <register name="PORTD_DIR_SET.PX7"            parent="PORTD_DIR_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Direction Set" />
   <register name="PORTD_DIR_SET.PX6"            parent="PORTD_DIR_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Direction Set" />
   <register name="PORTD_DIR_SET.PX5"            parent="PORTD_DIR_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Direction Set" />
   <register name="PORTD_DIR_SET.PX4"            parent="PORTD_DIR_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Direction Set" />
   <register name="PORTD_DIR_SET.PX3"            parent="PORTD_DIR_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Direction Set" />
   <register name="PORTD_DIR_SET.PX2"            parent="PORTD_DIR_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Direction Set" />
   <register name="PORTD_DIR_SET.PX1"            parent="PORTD_DIR_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Direction Set" />
   <register name="PORTD_DIR_SET.PX0"            parent="PORTD_DIR_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Direction Set" />
<register name="PORTD_DIR_CLR"                   read-address="0xFFC031A0" write-address="0xFFC031A0" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTD" description="PORTD Port x GPIO Direction Clear Register" />
   <register name="PORTD_DIR_CLR.PX15"           parent="PORTD_DIR_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Direction Clear" />
   <register name="PORTD_DIR_CLR.PX14"           parent="PORTD_DIR_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Direction Clear" />
   <register name="PORTD_DIR_CLR.PX13"           parent="PORTD_DIR_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Direction Clear" />
   <register name="PORTD_DIR_CLR.PX12"           parent="PORTD_DIR_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Direction Clear" />
   <register name="PORTD_DIR_CLR.PX11"           parent="PORTD_DIR_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Direction Clear" />
   <register name="PORTD_DIR_CLR.PX10"           parent="PORTD_DIR_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Direction Clear" />
   <register name="PORTD_DIR_CLR.PX9"            parent="PORTD_DIR_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Direction Clear" />
   <register name="PORTD_DIR_CLR.PX8"            parent="PORTD_DIR_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Direction Clear" />
   <register name="PORTD_DIR_CLR.PX7"            parent="PORTD_DIR_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Direction Clear" />
   <register name="PORTD_DIR_CLR.PX6"            parent="PORTD_DIR_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Direction Clear" />
   <register name="PORTD_DIR_CLR.PX5"            parent="PORTD_DIR_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Direction Clear" />
   <register name="PORTD_DIR_CLR.PX4"            parent="PORTD_DIR_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Direction Clear" />
   <register name="PORTD_DIR_CLR.PX3"            parent="PORTD_DIR_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Direction Clear" />
   <register name="PORTD_DIR_CLR.PX2"            parent="PORTD_DIR_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Direction Clear" />
   <register name="PORTD_DIR_CLR.PX1"            parent="PORTD_DIR_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Direction Clear" />
   <register name="PORTD_DIR_CLR.PX0"            parent="PORTD_DIR_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Direction Clear" />
<register name="PORTD_INEN"                      read-address="0xFFC031A4" write-address="0xFFC031A4" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTD" description="PORTD Port x GPIO Input Enable Register" />
   <register name="PORTD_INEN.PX15"              parent="PORTD_INEN" bit-position="15" bit-size="1" description="Port x Bit 15 Input Enable" />
   <register name="PORTD_INEN.PX14"              parent="PORTD_INEN" bit-position="14" bit-size="1" description="Port x Bit 14 Input Enable" />
   <register name="PORTD_INEN.PX13"              parent="PORTD_INEN" bit-position="13" bit-size="1" description="Port x Bit 13 Input Enable" />
   <register name="PORTD_INEN.PX12"              parent="PORTD_INEN" bit-position="12" bit-size="1" description="Port x Bit 12 Input Enable" />
   <register name="PORTD_INEN.PX11"              parent="PORTD_INEN" bit-position="11" bit-size="1" description="Port x Bit 11 Input Enable" />
   <register name="PORTD_INEN.PX10"              parent="PORTD_INEN" bit-position="10" bit-size="1" description="Port x Bit 10 Input Enable" />
   <register name="PORTD_INEN.PX9"               parent="PORTD_INEN" bit-position="9" bit-size="1" description="Port x Bit 9 Input Enable" />
   <register name="PORTD_INEN.PX8"               parent="PORTD_INEN" bit-position="8" bit-size="1" description="Port x Bit 8 Input Enable" />
   <register name="PORTD_INEN.PX7"               parent="PORTD_INEN" bit-position="7" bit-size="1" description="Port x Bit 7 Input Enable" />
   <register name="PORTD_INEN.PX6"               parent="PORTD_INEN" bit-position="6" bit-size="1" description="Port x Bit 6 Input Enable" />
   <register name="PORTD_INEN.PX5"               parent="PORTD_INEN" bit-position="5" bit-size="1" description="Port x Bit 5 Input Enable" />
   <register name="PORTD_INEN.PX4"               parent="PORTD_INEN" bit-position="4" bit-size="1" description="Port x Bit 4 Input Enable" />
   <register name="PORTD_INEN.PX3"               parent="PORTD_INEN" bit-position="3" bit-size="1" description="Port x Bit 3 Input Enable" />
   <register name="PORTD_INEN.PX2"               parent="PORTD_INEN" bit-position="2" bit-size="1" description="Port x Bit 2 Input Enable" />
   <register name="PORTD_INEN.PX1"               parent="PORTD_INEN" bit-position="1" bit-size="1" description="Port x Bit 1 Input Enable" />
   <register name="PORTD_INEN.PX0"               parent="PORTD_INEN" bit-position="0" bit-size="1" description="Port x Bit 0 Input Enable" />
<register name="PORTD_INEN_SET"                  read-address="0xFFC031A8" write-address="0xFFC031A8" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTD" description="PORTD Port x GPIO Input Enable Set Register" />
   <register name="PORTD_INEN_SET.PX15"          parent="PORTD_INEN_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Input Enable Set" />
   <register name="PORTD_INEN_SET.PX14"          parent="PORTD_INEN_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Input Enable Set" />
   <register name="PORTD_INEN_SET.PX13"          parent="PORTD_INEN_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Input Enable Set" />
   <register name="PORTD_INEN_SET.PX12"          parent="PORTD_INEN_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Input Enable Set" />
   <register name="PORTD_INEN_SET.PX11"          parent="PORTD_INEN_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Input Enable Set" />
   <register name="PORTD_INEN_SET.PX10"          parent="PORTD_INEN_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Input Enable Set" />
   <register name="PORTD_INEN_SET.PX9"           parent="PORTD_INEN_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Input Enable Set" />
   <register name="PORTD_INEN_SET.PX8"           parent="PORTD_INEN_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Input Enable Set" />
   <register name="PORTD_INEN_SET.PX7"           parent="PORTD_INEN_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Input Enable Set" />
   <register name="PORTD_INEN_SET.PX6"           parent="PORTD_INEN_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Input Enable Set" />
   <register name="PORTD_INEN_SET.PX5"           parent="PORTD_INEN_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Input Enable Set" />
   <register name="PORTD_INEN_SET.PX4"           parent="PORTD_INEN_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Input Enable Set" />
   <register name="PORTD_INEN_SET.PX3"           parent="PORTD_INEN_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Input Enable Set" />
   <register name="PORTD_INEN_SET.PX2"           parent="PORTD_INEN_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Input Enable Set" />
   <register name="PORTD_INEN_SET.PX1"           parent="PORTD_INEN_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Input Enable Set" />
   <register name="PORTD_INEN_SET.PX0"           parent="PORTD_INEN_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Input Enable Set" />
<register name="PORTD_INEN_CLR"                  read-address="0xFFC031AC" write-address="0xFFC031AC" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTD" description="PORTD Port x GPIO Input Enable Clear Register" />
   <register name="PORTD_INEN_CLR.PX15"          parent="PORTD_INEN_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Input Enable Clear" />
   <register name="PORTD_INEN_CLR.PX14"          parent="PORTD_INEN_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Input Enable Clear" />
   <register name="PORTD_INEN_CLR.PX13"          parent="PORTD_INEN_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Input Enable Clear" />
   <register name="PORTD_INEN_CLR.PX12"          parent="PORTD_INEN_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Input Enable Clear" />
   <register name="PORTD_INEN_CLR.PX11"          parent="PORTD_INEN_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Input Enable Clear" />
   <register name="PORTD_INEN_CLR.PX10"          parent="PORTD_INEN_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Input Enable Clear" />
   <register name="PORTD_INEN_CLR.PX9"           parent="PORTD_INEN_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Input Enable Clear" />
   <register name="PORTD_INEN_CLR.PX8"           parent="PORTD_INEN_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Input Enable Clear" />
   <register name="PORTD_INEN_CLR.PX7"           parent="PORTD_INEN_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Input Enable Clear" />
   <register name="PORTD_INEN_CLR.PX6"           parent="PORTD_INEN_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Input Enable Clear" />
   <register name="PORTD_INEN_CLR.PX5"           parent="PORTD_INEN_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Input Enable Clear" />
   <register name="PORTD_INEN_CLR.PX4"           parent="PORTD_INEN_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Input Enable Clear" />
   <register name="PORTD_INEN_CLR.PX3"           parent="PORTD_INEN_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Input Enable Clear" />
   <register name="PORTD_INEN_CLR.PX2"           parent="PORTD_INEN_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Input Enable Clear" />
   <register name="PORTD_INEN_CLR.PX1"           parent="PORTD_INEN_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Input Enable Clear" />
   <register name="PORTD_INEN_CLR.PX0"           parent="PORTD_INEN_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Input Enable Clear" />
<register name="PORTD_MUX"                       read-address="0xFFC031B0" write-address="0xFFC031B0" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTD" description="PORTD Port x Multiplexer Control Register" />
   <register name="PORTD_MUX.MUX15"              parent="PORTD_MUX" bit-position="30" bit-size="2" description="Mux for Port x Bit 15" />
   <register name="PORTD_MUX.MUX14"              parent="PORTD_MUX" bit-position="28" bit-size="2" description="Mux for Port x Bit 14" />
   <register name="PORTD_MUX.MUX13"              parent="PORTD_MUX" bit-position="26" bit-size="2" description="Mux for Port x Bit 13" />
   <register name="PORTD_MUX.MUX12"              parent="PORTD_MUX" bit-position="24" bit-size="2" description="Mux for Port x Bit 12" />
   <register name="PORTD_MUX.MUX11"              parent="PORTD_MUX" bit-position="22" bit-size="2" description="Mux for Port x Bit 11" />
   <register name="PORTD_MUX.MUX10"              parent="PORTD_MUX" bit-position="20" bit-size="2" description="Mux for Port x Bit 10" />
   <register name="PORTD_MUX.MUX9"               parent="PORTD_MUX" bit-position="18" bit-size="2" description="Mux for Port x Bit 9" />
   <register name="PORTD_MUX.MUX8"               parent="PORTD_MUX" bit-position="16" bit-size="2" description="Mux for Port x Bit 8" />
   <register name="PORTD_MUX.MUX7"               parent="PORTD_MUX" bit-position="14" bit-size="2" description="Mux for Port x Bit 7" />
   <register name="PORTD_MUX.MUX6"               parent="PORTD_MUX" bit-position="12" bit-size="2" description="Mux for Port x Bit 6" />
   <register name="PORTD_MUX.MUX5"               parent="PORTD_MUX" bit-position="10" bit-size="2" description="Mux for Port x Bit 5" />
   <register name="PORTD_MUX.MUX4"               parent="PORTD_MUX" bit-position="8" bit-size="2" description="Mux for Port x Bit 4" />
   <register name="PORTD_MUX.MUX3"               parent="PORTD_MUX" bit-position="6" bit-size="2" description="Mux for Port x Bit 3" />
   <register name="PORTD_MUX.MUX2"               parent="PORTD_MUX" bit-position="4" bit-size="2" description="Mux for Port x Bit 2" />
   <register name="PORTD_MUX.MUX1"               parent="PORTD_MUX" bit-position="2" bit-size="2" description="Mux for Port x Bit 1" />
   <register name="PORTD_MUX.MUX0"               parent="PORTD_MUX" bit-position="0" bit-size="2" description="Mux for Port x Bit 0" />
<register name="PORTD_DATA_TGL"                  read-address="0xFFC031B4" write-address="0xFFC031B4" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTD" description="PORTD Port x GPIO Input Enable Toggle Register" />
   <register name="PORTD_DATA_TGL.PX15"          parent="PORTD_DATA_TGL" bit-position="15" bit-size="1" description="Port x Bit 15 Toggle" />
   <register name="PORTD_DATA_TGL.PX14"          parent="PORTD_DATA_TGL" bit-position="14" bit-size="1" description="Port x Bit 14 Toggle" />
   <register name="PORTD_DATA_TGL.PX13"          parent="PORTD_DATA_TGL" bit-position="13" bit-size="1" description="Port x Bit 13 Toggle" />
   <register name="PORTD_DATA_TGL.PX12"          parent="PORTD_DATA_TGL" bit-position="12" bit-size="1" description="Port x Bit 12 Toggle" />
   <register name="PORTD_DATA_TGL.PX11"          parent="PORTD_DATA_TGL" bit-position="11" bit-size="1" description="Port x Bit 11 Toggle" />
   <register name="PORTD_DATA_TGL.PX10"          parent="PORTD_DATA_TGL" bit-position="10" bit-size="1" description="Port x Bit 10 Toggle" />
   <register name="PORTD_DATA_TGL.PX9"           parent="PORTD_DATA_TGL" bit-position="9" bit-size="1" description="Port x Bit 9 Toggle" />
   <register name="PORTD_DATA_TGL.PX8"           parent="PORTD_DATA_TGL" bit-position="8" bit-size="1" description="Port x Bit 8 Toggle" />
   <register name="PORTD_DATA_TGL.PX7"           parent="PORTD_DATA_TGL" bit-position="7" bit-size="1" description="Port x Bit 7 Toggle" />
   <register name="PORTD_DATA_TGL.PX6"           parent="PORTD_DATA_TGL" bit-position="6" bit-size="1" description="Port x Bit 6 Toggle" />
   <register name="PORTD_DATA_TGL.PX5"           parent="PORTD_DATA_TGL" bit-position="5" bit-size="1" description="Port x Bit 5 Toggle" />
   <register name="PORTD_DATA_TGL.PX4"           parent="PORTD_DATA_TGL" bit-position="4" bit-size="1" description="Port x Bit 4 Toggle" />
   <register name="PORTD_DATA_TGL.PX3"           parent="PORTD_DATA_TGL" bit-position="3" bit-size="1" description="Port x Bit 3 Toggle" />
   <register name="PORTD_DATA_TGL.PX2"           parent="PORTD_DATA_TGL" bit-position="2" bit-size="1" description="Port x Bit 2 Toggle" />
   <register name="PORTD_DATA_TGL.PX1"           parent="PORTD_DATA_TGL" bit-position="1" bit-size="1" description="Port x Bit 1 Toggle" />
   <register name="PORTD_DATA_TGL.PX0"           parent="PORTD_DATA_TGL" bit-position="0" bit-size="1" description="Port x Bit 0 Toggle" />
<register name="PORTD_POL"                       read-address="0xFFC031B8" write-address="0xFFC031B8" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTD" description="PORTD Port x GPIO Polarity Invert Register" />
   <register name="PORTD_POL.PX15"               parent="PORTD_POL" bit-position="15" bit-size="1" description="Port x Bit 15 Polarity Invert" />
   <register name="PORTD_POL.PX14"               parent="PORTD_POL" bit-position="14" bit-size="1" description="Port x Bit 14 Polarity Invert" />
   <register name="PORTD_POL.PX13"               parent="PORTD_POL" bit-position="13" bit-size="1" description="Port x Bit 13 Polarity Invert" />
   <register name="PORTD_POL.PX12"               parent="PORTD_POL" bit-position="12" bit-size="1" description="Port x Bit 12 Polarity Invert" />
   <register name="PORTD_POL.PX11"               parent="PORTD_POL" bit-position="11" bit-size="1" description="Port x Bit 11 Polarity Invert" />
   <register name="PORTD_POL.PX10"               parent="PORTD_POL" bit-position="10" bit-size="1" description="Port x Bit 10 Polarity Invert" />
   <register name="PORTD_POL.PX9"                parent="PORTD_POL" bit-position="9" bit-size="1" description="Port x Bit 9 Polarity Invert" />
   <register name="PORTD_POL.PX8"                parent="PORTD_POL" bit-position="8" bit-size="1" description="Port x Bit 8 Polarity Invert" />
   <register name="PORTD_POL.PX7"                parent="PORTD_POL" bit-position="7" bit-size="1" description="Port x Bit 7 Polarity Invert" />
   <register name="PORTD_POL.PX6"                parent="PORTD_POL" bit-position="6" bit-size="1" description="Port x Bit 6 Polarity Invert" />
   <register name="PORTD_POL.PX5"                parent="PORTD_POL" bit-position="5" bit-size="1" description="Port x Bit 5 Polarity Invert" />
   <register name="PORTD_POL.PX4"                parent="PORTD_POL" bit-position="4" bit-size="1" description="Port x Bit 4 Polarity Invert" />
   <register name="PORTD_POL.PX3"                parent="PORTD_POL" bit-position="3" bit-size="1" description="Port x Bit 3 Polarity Invert" />
   <register name="PORTD_POL.PX2"                parent="PORTD_POL" bit-position="2" bit-size="1" description="Port x Bit 2 Polarity Invert" />
   <register name="PORTD_POL.PX1"                parent="PORTD_POL" bit-position="1" bit-size="1" description="Port x Bit 1 Polarity Invert" />
   <register name="PORTD_POL.PX0"                parent="PORTD_POL" bit-position="0" bit-size="1" description="Port x Bit 0 Polarity Invert" />
<register name="PORTD_POL_SET"                   read-address="0xFFC031BC" write-address="0xFFC031BC" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTD" description="PORTD Port x GPIO Polarity Invert Set Register" />
   <register name="PORTD_POL_SET.PX15"           parent="PORTD_POL_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Polarity Invert Set" />
   <register name="PORTD_POL_SET.PX14"           parent="PORTD_POL_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Polarity Invert Set" />
   <register name="PORTD_POL_SET.PX13"           parent="PORTD_POL_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Polarity Invert Set" />
   <register name="PORTD_POL_SET.PX12"           parent="PORTD_POL_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Polarity Invert Set" />
   <register name="PORTD_POL_SET.PX11"           parent="PORTD_POL_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Polarity Invert Set" />
   <register name="PORTD_POL_SET.PX10"           parent="PORTD_POL_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Polarity Invert Set" />
   <register name="PORTD_POL_SET.PX9"            parent="PORTD_POL_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Polarity Invert Set" />
   <register name="PORTD_POL_SET.PX8"            parent="PORTD_POL_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Polarity Invert Set" />
   <register name="PORTD_POL_SET.PX7"            parent="PORTD_POL_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Polarity Invert Set" />
   <register name="PORTD_POL_SET.PX6"            parent="PORTD_POL_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Polarity Invert Set" />
   <register name="PORTD_POL_SET.PX5"            parent="PORTD_POL_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Polarity Invert Set" />
   <register name="PORTD_POL_SET.PX4"            parent="PORTD_POL_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Polarity Invert Set" />
   <register name="PORTD_POL_SET.PX3"            parent="PORTD_POL_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Polarity Invert Set" />
   <register name="PORTD_POL_SET.PX2"            parent="PORTD_POL_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Polarity Invert Set" />
   <register name="PORTD_POL_SET.PX1"            parent="PORTD_POL_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Polarity Invert Set" />
   <register name="PORTD_POL_SET.PX0"            parent="PORTD_POL_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Polarity Invert Set" />
<register name="PORTD_POL_CLR"                   read-address="0xFFC031C0" write-address="0xFFC031C0" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTD" description="PORTD Port x GPIO Polarity Invert Clear Register" />
   <register name="PORTD_POL_CLR.PX15"           parent="PORTD_POL_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Polarity Invert Clear" />
   <register name="PORTD_POL_CLR.PX14"           parent="PORTD_POL_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Polarity Invert Clear" />
   <register name="PORTD_POL_CLR.PX13"           parent="PORTD_POL_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Polarity Invert Clear" />
   <register name="PORTD_POL_CLR.PX12"           parent="PORTD_POL_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Polarity Invert Clear" />
   <register name="PORTD_POL_CLR.PX11"           parent="PORTD_POL_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Polarity Invert Clear" />
   <register name="PORTD_POL_CLR.PX10"           parent="PORTD_POL_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Polarity Invert Clear" />
   <register name="PORTD_POL_CLR.PX9"            parent="PORTD_POL_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Polarity Invert Clear" />
   <register name="PORTD_POL_CLR.PX8"            parent="PORTD_POL_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Polarity Invert Clear" />
   <register name="PORTD_POL_CLR.PX7"            parent="PORTD_POL_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Polarity Invert Clear" />
   <register name="PORTD_POL_CLR.PX6"            parent="PORTD_POL_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Polarity Invert Clear" />
   <register name="PORTD_POL_CLR.PX5"            parent="PORTD_POL_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Polarity Invert Clear" />
   <register name="PORTD_POL_CLR.PX4"            parent="PORTD_POL_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Polarity Invert Clear" />
   <register name="PORTD_POL_CLR.PX3"            parent="PORTD_POL_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Polarity Invert Clear" />
   <register name="PORTD_POL_CLR.PX2"            parent="PORTD_POL_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Polarity Invert Clear" />
   <register name="PORTD_POL_CLR.PX1"            parent="PORTD_POL_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Polarity Invert Clear" />
   <register name="PORTD_POL_CLR.PX0"            parent="PORTD_POL_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Polarity Invert Clear" />
<register name="PORTD_LOCK"                      read-address="0xFFC031C4" write-address="0xFFC031C4" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTD" description="PORTD Port x GPIO Lock Register" />
   <register name="PORTD_LOCK.LOCK"              parent="PORTD_LOCK" bit-position="31" bit-size="1" description="Lock" />
   <register name="PORTD_LOCK.POLAR"             parent="PORTD_LOCK" bit-position="5" bit-size="1" description="Polarity Lock" />
   <register name="PORTD_LOCK.INEN"              parent="PORTD_LOCK" bit-position="4" bit-size="1" description="Input Enable Lock" />
   <register name="PORTD_LOCK.DIR"               parent="PORTD_LOCK" bit-position="3" bit-size="1" description="Direction Lock" />
   <register name="PORTD_LOCK.DATA"              parent="PORTD_LOCK" bit-position="2" bit-size="1" description="Data Lock" />
   <register name="PORTD_LOCK.MUX"               parent="PORTD_LOCK" bit-position="1" bit-size="1" description="Function Multiplexer Lock" />
   <register name="PORTD_LOCK.FER"               parent="PORTD_LOCK" bit-position="0" bit-size="1" description="Function Enable Lock" />
<register name="PORTD_REVID"                     read-address="0xFFC031FC" write-address="0xFFC031FC" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTD" description="PORTD Port x GPIO Revision ID" />
   <register name="PORTD_REVID.MAJOR"            parent="PORTD_REVID" bit-position="4" bit-size="4" description="Major ID" />
   <register name="PORTD_REVID.REV"              parent="PORTD_REVID" bit-position="0" bit-size="4" description="Revision ID" />

<!-- *************** -->
<!-- ***  PORTE  *** -->
<!-- *************** -->

<register name="PORTE_FER"                       read-address="0xFFC03200" write-address="0xFFC03200" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTE" description="PORTE Port x Function Enable Register" />
   <register name="PORTE_FER.PX15"               parent="PORTE_FER" bit-position="15" bit-size="1" description="Port x Bit 15 Mode" />
   <register name="PORTE_FER.PX14"               parent="PORTE_FER" bit-position="14" bit-size="1" description="Port x Bit 14 Mode" />
   <register name="PORTE_FER.PX13"               parent="PORTE_FER" bit-position="13" bit-size="1" description="Port x Bit 13 Mode" />
   <register name="PORTE_FER.PX12"               parent="PORTE_FER" bit-position="12" bit-size="1" description="Port x Bit 12 Mode" />
   <register name="PORTE_FER.PX11"               parent="PORTE_FER" bit-position="11" bit-size="1" description="Port x Bit 11 Mode" />
   <register name="PORTE_FER.PX10"               parent="PORTE_FER" bit-position="10" bit-size="1" description="Port x Bit 10 Mode" />
   <register name="PORTE_FER.PX9"                parent="PORTE_FER" bit-position="9" bit-size="1" description="Port x Bit 9 Mode" />
   <register name="PORTE_FER.PX8"                parent="PORTE_FER" bit-position="8" bit-size="1" description="Port x Bit 8 Mode" />
   <register name="PORTE_FER.PX7"                parent="PORTE_FER" bit-position="7" bit-size="1" description="Port x Bit 7 Mode" />
   <register name="PORTE_FER.PX6"                parent="PORTE_FER" bit-position="6" bit-size="1" description="Port x Bit 6 Mode" />
   <register name="PORTE_FER.PX5"                parent="PORTE_FER" bit-position="5" bit-size="1" description="Port x Bit 5 Mode" />
   <register name="PORTE_FER.PX4"                parent="PORTE_FER" bit-position="4" bit-size="1" description="Port x Bit 4 Mode" />
   <register name="PORTE_FER.PX3"                parent="PORTE_FER" bit-position="3" bit-size="1" description="Port x Bit 3 Mode" />
   <register name="PORTE_FER.PX2"                parent="PORTE_FER" bit-position="2" bit-size="1" description="Port x Bit 2 Mode" />
   <register name="PORTE_FER.PX1"                parent="PORTE_FER" bit-position="1" bit-size="1" description="Port x Bit 1 Mode" />
   <register name="PORTE_FER.PX0"                parent="PORTE_FER" bit-position="0" bit-size="1" description="Port x Bit 0 Mode" />
<register name="PORTE_FER_SET"                   read-address="0xFFC03204" write-address="0xFFC03204" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTE" description="PORTE Port x Function Enable Set Register" />
   <register name="PORTE_FER_SET.PX15"           parent="PORTE_FER_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Mode Set" />
   <register name="PORTE_FER_SET.PX14"           parent="PORTE_FER_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Mode Set" />
   <register name="PORTE_FER_SET.PX13"           parent="PORTE_FER_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Mode Set" />
   <register name="PORTE_FER_SET.PX12"           parent="PORTE_FER_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Mode Set" />
   <register name="PORTE_FER_SET.PX11"           parent="PORTE_FER_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Mode Set" />
   <register name="PORTE_FER_SET.PX10"           parent="PORTE_FER_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Mode Set" />
   <register name="PORTE_FER_SET.PX9"            parent="PORTE_FER_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Mode Set" />
   <register name="PORTE_FER_SET.PX8"            parent="PORTE_FER_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Mode Set" />
   <register name="PORTE_FER_SET.PX7"            parent="PORTE_FER_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Mode Set" />
   <register name="PORTE_FER_SET.PX6"            parent="PORTE_FER_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Mode Set" />
   <register name="PORTE_FER_SET.PX5"            parent="PORTE_FER_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Mode Set" />
   <register name="PORTE_FER_SET.PX4"            parent="PORTE_FER_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Mode Set" />
   <register name="PORTE_FER_SET.PX3"            parent="PORTE_FER_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Mode Set" />
   <register name="PORTE_FER_SET.PX2"            parent="PORTE_FER_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Mode Set" />
   <register name="PORTE_FER_SET.PX1"            parent="PORTE_FER_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Mode Set" />
   <register name="PORTE_FER_SET.PX0"            parent="PORTE_FER_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Mode Set" />
<register name="PORTE_FER_CLR"                   read-address="0xFFC03208" write-address="0xFFC03208" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTE" description="PORTE Port x Function Enable Clear Register" />
   <register name="PORTE_FER_CLR.PX15"           parent="PORTE_FER_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Mode Clear" />
   <register name="PORTE_FER_CLR.PX14"           parent="PORTE_FER_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Mode Clear" />
   <register name="PORTE_FER_CLR.PX13"           parent="PORTE_FER_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Mode Clear" />
   <register name="PORTE_FER_CLR.PX12"           parent="PORTE_FER_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Mode Clear" />
   <register name="PORTE_FER_CLR.PX11"           parent="PORTE_FER_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Mode Clear" />
   <register name="PORTE_FER_CLR.PX10"           parent="PORTE_FER_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Mode Clear" />
   <register name="PORTE_FER_CLR.PX9"            parent="PORTE_FER_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Mode Clear" />
   <register name="PORTE_FER_CLR.PX8"            parent="PORTE_FER_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Mode Clear" />
   <register name="PORTE_FER_CLR.PX7"            parent="PORTE_FER_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Mode Clear" />
   <register name="PORTE_FER_CLR.PX6"            parent="PORTE_FER_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Mode Clear" />
   <register name="PORTE_FER_CLR.PX5"            parent="PORTE_FER_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Mode Clear" />
   <register name="PORTE_FER_CLR.PX4"            parent="PORTE_FER_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Mode Clear" />
   <register name="PORTE_FER_CLR.PX3"            parent="PORTE_FER_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Mode Clear" />
   <register name="PORTE_FER_CLR.PX2"            parent="PORTE_FER_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Mode Clear" />
   <register name="PORTE_FER_CLR.PX1"            parent="PORTE_FER_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Mode Clear" />
   <register name="PORTE_FER_CLR.PX0"            parent="PORTE_FER_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Mode Clear" />
<register name="PORTE_DATA"                      read-address="0xFFC0320C" write-address="0xFFC0320C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTE" description="PORTE Port x GPIO Data Register" />
   <register name="PORTE_DATA.PX15"              parent="PORTE_DATA" bit-position="15" bit-size="1" description="Port x Bit 15 Data" />
   <register name="PORTE_DATA.PX14"              parent="PORTE_DATA" bit-position="14" bit-size="1" description="Port x Bit 14 Data" />
   <register name="PORTE_DATA.PX13"              parent="PORTE_DATA" bit-position="13" bit-size="1" description="Port x Bit 13 Data" />
   <register name="PORTE_DATA.PX12"              parent="PORTE_DATA" bit-position="12" bit-size="1" description="Port x Bit 12 Data" />
   <register name="PORTE_DATA.PX11"              parent="PORTE_DATA" bit-position="11" bit-size="1" description="Port x Bit 11 Data" />
   <register name="PORTE_DATA.PX10"              parent="PORTE_DATA" bit-position="10" bit-size="1" description="Port x Bit 10 Data" />
   <register name="PORTE_DATA.PX9"               parent="PORTE_DATA" bit-position="9" bit-size="1" description="Port x Bit 9 Data" />
   <register name="PORTE_DATA.PX8"               parent="PORTE_DATA" bit-position="8" bit-size="1" description="Port x Bit 8 Data" />
   <register name="PORTE_DATA.PX7"               parent="PORTE_DATA" bit-position="7" bit-size="1" description="Port x Bit 7 Data" />
   <register name="PORTE_DATA.PX6"               parent="PORTE_DATA" bit-position="6" bit-size="1" description="Port x Bit 6 Data" />
   <register name="PORTE_DATA.PX5"               parent="PORTE_DATA" bit-position="5" bit-size="1" description="Port x Bit 5 Data" />
   <register name="PORTE_DATA.PX4"               parent="PORTE_DATA" bit-position="4" bit-size="1" description="Port x Bit 4 Data" />
   <register name="PORTE_DATA.PX3"               parent="PORTE_DATA" bit-position="3" bit-size="1" description="Port x Bit 3 Data" />
   <register name="PORTE_DATA.PX2"               parent="PORTE_DATA" bit-position="2" bit-size="1" description="Port x Bit 2 Data" />
   <register name="PORTE_DATA.PX1"               parent="PORTE_DATA" bit-position="1" bit-size="1" description="Port x Bit 1 Data" />
   <register name="PORTE_DATA.PX0"               parent="PORTE_DATA" bit-position="0" bit-size="1" description="Port x Bit 0 Data" />
<register name="PORTE_DATA_SET"                  read-address="0xFFC03210" write-address="0xFFC03210" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTE" description="PORTE Port x GPIO Data Set Register" />
   <register name="PORTE_DATA_SET.PX15"          parent="PORTE_DATA_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Data Set" />
   <register name="PORTE_DATA_SET.PX14"          parent="PORTE_DATA_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Data Set" />
   <register name="PORTE_DATA_SET.PX13"          parent="PORTE_DATA_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Data Set" />
   <register name="PORTE_DATA_SET.PX12"          parent="PORTE_DATA_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Data Set" />
   <register name="PORTE_DATA_SET.PX11"          parent="PORTE_DATA_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Data Set" />
   <register name="PORTE_DATA_SET.PX10"          parent="PORTE_DATA_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Data Set" />
   <register name="PORTE_DATA_SET.PX9"           parent="PORTE_DATA_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Data Set" />
   <register name="PORTE_DATA_SET.PX8"           parent="PORTE_DATA_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Data Set" />
   <register name="PORTE_DATA_SET.PX7"           parent="PORTE_DATA_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Data Set" />
   <register name="PORTE_DATA_SET.PX6"           parent="PORTE_DATA_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Data Set" />
   <register name="PORTE_DATA_SET.PX5"           parent="PORTE_DATA_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Data Set" />
   <register name="PORTE_DATA_SET.PX4"           parent="PORTE_DATA_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Data Set" />
   <register name="PORTE_DATA_SET.PX3"           parent="PORTE_DATA_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Data Set" />
   <register name="PORTE_DATA_SET.PX2"           parent="PORTE_DATA_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Data Set" />
   <register name="PORTE_DATA_SET.PX1"           parent="PORTE_DATA_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Data Set" />
   <register name="PORTE_DATA_SET.PX0"           parent="PORTE_DATA_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Data Set" />
<register name="PORTE_DATA_CLR"                  read-address="0xFFC03214" write-address="0xFFC03214" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTE" description="PORTE Port x GPIO Data Clear Register" />
   <register name="PORTE_DATA_CLR.PX15"          parent="PORTE_DATA_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Data Clear" />
   <register name="PORTE_DATA_CLR.PX14"          parent="PORTE_DATA_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Data Clear" />
   <register name="PORTE_DATA_CLR.PX13"          parent="PORTE_DATA_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Data Clear" />
   <register name="PORTE_DATA_CLR.PX12"          parent="PORTE_DATA_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Data Clear" />
   <register name="PORTE_DATA_CLR.PX11"          parent="PORTE_DATA_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Data Clear" />
   <register name="PORTE_DATA_CLR.PX10"          parent="PORTE_DATA_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Data Clear" />
   <register name="PORTE_DATA_CLR.PX9"           parent="PORTE_DATA_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Data Clear" />
   <register name="PORTE_DATA_CLR.PX8"           parent="PORTE_DATA_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Data Clear" />
   <register name="PORTE_DATA_CLR.PX7"           parent="PORTE_DATA_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Data Clear" />
   <register name="PORTE_DATA_CLR.PX6"           parent="PORTE_DATA_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Data Clear" />
   <register name="PORTE_DATA_CLR.PX5"           parent="PORTE_DATA_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Data Clear" />
   <register name="PORTE_DATA_CLR.PX4"           parent="PORTE_DATA_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Data Clear" />
   <register name="PORTE_DATA_CLR.PX3"           parent="PORTE_DATA_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Data Clear" />
   <register name="PORTE_DATA_CLR.PX2"           parent="PORTE_DATA_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Data Clear" />
   <register name="PORTE_DATA_CLR.PX1"           parent="PORTE_DATA_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Data Clear" />
   <register name="PORTE_DATA_CLR.PX0"           parent="PORTE_DATA_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Data Clear" />
<register name="PORTE_DIR"                       read-address="0xFFC03218" write-address="0xFFC03218" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTE" description="PORTE Port x GPIO Direction Register" />
   <register name="PORTE_DIR.PX15"               parent="PORTE_DIR" bit-position="15" bit-size="1" description="Port x Bit 15 Direction" />
   <register name="PORTE_DIR.PX14"               parent="PORTE_DIR" bit-position="14" bit-size="1" description="Port x Bit 14 Direction" />
   <register name="PORTE_DIR.PX13"               parent="PORTE_DIR" bit-position="13" bit-size="1" description="Port x Bit 13 Direction" />
   <register name="PORTE_DIR.PX12"               parent="PORTE_DIR" bit-position="12" bit-size="1" description="Port x Bit 12 Direction" />
   <register name="PORTE_DIR.PX11"               parent="PORTE_DIR" bit-position="11" bit-size="1" description="Port x Bit 11 Direction" />
   <register name="PORTE_DIR.PX10"               parent="PORTE_DIR" bit-position="10" bit-size="1" description="Port x Bit 10 Direction" />
   <register name="PORTE_DIR.PX9"                parent="PORTE_DIR" bit-position="9" bit-size="1" description="Port x Bit 9 Direction" />
   <register name="PORTE_DIR.PX8"                parent="PORTE_DIR" bit-position="8" bit-size="1" description="Port x Bit 8 Direction" />
   <register name="PORTE_DIR.PX7"                parent="PORTE_DIR" bit-position="7" bit-size="1" description="Port x Bit 7 Direction" />
   <register name="PORTE_DIR.PX6"                parent="PORTE_DIR" bit-position="6" bit-size="1" description="Port x Bit 6 Direction" />
   <register name="PORTE_DIR.PX5"                parent="PORTE_DIR" bit-position="5" bit-size="1" description="Port x Bit 5 Direction" />
   <register name="PORTE_DIR.PX4"                parent="PORTE_DIR" bit-position="4" bit-size="1" description="Port x Bit 4 Direction" />
   <register name="PORTE_DIR.PX3"                parent="PORTE_DIR" bit-position="3" bit-size="1" description="Port x Bit 3 Direction" />
   <register name="PORTE_DIR.PX2"                parent="PORTE_DIR" bit-position="2" bit-size="1" description="Port x Bit 2 Direction" />
   <register name="PORTE_DIR.PX1"                parent="PORTE_DIR" bit-position="1" bit-size="1" description="Port x Bit 1 Direction" />
   <register name="PORTE_DIR.PX0"                parent="PORTE_DIR" bit-position="0" bit-size="1" description="Port x Bit 0 Direction" />
<register name="PORTE_DIR_SET"                   read-address="0xFFC0321C" write-address="0xFFC0321C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTE" description="PORTE Port x GPIO Direction Set Register" />
   <register name="PORTE_DIR_SET.PX15"           parent="PORTE_DIR_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Direction Set" />
   <register name="PORTE_DIR_SET.PX14"           parent="PORTE_DIR_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Direction Set" />
   <register name="PORTE_DIR_SET.PX13"           parent="PORTE_DIR_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Direction Set" />
   <register name="PORTE_DIR_SET.PX12"           parent="PORTE_DIR_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Direction Set" />
   <register name="PORTE_DIR_SET.PX11"           parent="PORTE_DIR_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Direction Set" />
   <register name="PORTE_DIR_SET.PX10"           parent="PORTE_DIR_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Direction Set" />
   <register name="PORTE_DIR_SET.PX9"            parent="PORTE_DIR_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Direction Set" />
   <register name="PORTE_DIR_SET.PX8"            parent="PORTE_DIR_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Direction Set" />
   <register name="PORTE_DIR_SET.PX7"            parent="PORTE_DIR_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Direction Set" />
   <register name="PORTE_DIR_SET.PX6"            parent="PORTE_DIR_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Direction Set" />
   <register name="PORTE_DIR_SET.PX5"            parent="PORTE_DIR_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Direction Set" />
   <register name="PORTE_DIR_SET.PX4"            parent="PORTE_DIR_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Direction Set" />
   <register name="PORTE_DIR_SET.PX3"            parent="PORTE_DIR_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Direction Set" />
   <register name="PORTE_DIR_SET.PX2"            parent="PORTE_DIR_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Direction Set" />
   <register name="PORTE_DIR_SET.PX1"            parent="PORTE_DIR_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Direction Set" />
   <register name="PORTE_DIR_SET.PX0"            parent="PORTE_DIR_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Direction Set" />
<register name="PORTE_DIR_CLR"                   read-address="0xFFC03220" write-address="0xFFC03220" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTE" description="PORTE Port x GPIO Direction Clear Register" />
   <register name="PORTE_DIR_CLR.PX15"           parent="PORTE_DIR_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Direction Clear" />
   <register name="PORTE_DIR_CLR.PX14"           parent="PORTE_DIR_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Direction Clear" />
   <register name="PORTE_DIR_CLR.PX13"           parent="PORTE_DIR_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Direction Clear" />
   <register name="PORTE_DIR_CLR.PX12"           parent="PORTE_DIR_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Direction Clear" />
   <register name="PORTE_DIR_CLR.PX11"           parent="PORTE_DIR_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Direction Clear" />
   <register name="PORTE_DIR_CLR.PX10"           parent="PORTE_DIR_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Direction Clear" />
   <register name="PORTE_DIR_CLR.PX9"            parent="PORTE_DIR_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Direction Clear" />
   <register name="PORTE_DIR_CLR.PX8"            parent="PORTE_DIR_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Direction Clear" />
   <register name="PORTE_DIR_CLR.PX7"            parent="PORTE_DIR_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Direction Clear" />
   <register name="PORTE_DIR_CLR.PX6"            parent="PORTE_DIR_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Direction Clear" />
   <register name="PORTE_DIR_CLR.PX5"            parent="PORTE_DIR_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Direction Clear" />
   <register name="PORTE_DIR_CLR.PX4"            parent="PORTE_DIR_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Direction Clear" />
   <register name="PORTE_DIR_CLR.PX3"            parent="PORTE_DIR_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Direction Clear" />
   <register name="PORTE_DIR_CLR.PX2"            parent="PORTE_DIR_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Direction Clear" />
   <register name="PORTE_DIR_CLR.PX1"            parent="PORTE_DIR_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Direction Clear" />
   <register name="PORTE_DIR_CLR.PX0"            parent="PORTE_DIR_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Direction Clear" />
<register name="PORTE_INEN"                      read-address="0xFFC03224" write-address="0xFFC03224" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTE" description="PORTE Port x GPIO Input Enable Register" />
   <register name="PORTE_INEN.PX15"              parent="PORTE_INEN" bit-position="15" bit-size="1" description="Port x Bit 15 Input Enable" />
   <register name="PORTE_INEN.PX14"              parent="PORTE_INEN" bit-position="14" bit-size="1" description="Port x Bit 14 Input Enable" />
   <register name="PORTE_INEN.PX13"              parent="PORTE_INEN" bit-position="13" bit-size="1" description="Port x Bit 13 Input Enable" />
   <register name="PORTE_INEN.PX12"              parent="PORTE_INEN" bit-position="12" bit-size="1" description="Port x Bit 12 Input Enable" />
   <register name="PORTE_INEN.PX11"              parent="PORTE_INEN" bit-position="11" bit-size="1" description="Port x Bit 11 Input Enable" />
   <register name="PORTE_INEN.PX10"              parent="PORTE_INEN" bit-position="10" bit-size="1" description="Port x Bit 10 Input Enable" />
   <register name="PORTE_INEN.PX9"               parent="PORTE_INEN" bit-position="9" bit-size="1" description="Port x Bit 9 Input Enable" />
   <register name="PORTE_INEN.PX8"               parent="PORTE_INEN" bit-position="8" bit-size="1" description="Port x Bit 8 Input Enable" />
   <register name="PORTE_INEN.PX7"               parent="PORTE_INEN" bit-position="7" bit-size="1" description="Port x Bit 7 Input Enable" />
   <register name="PORTE_INEN.PX6"               parent="PORTE_INEN" bit-position="6" bit-size="1" description="Port x Bit 6 Input Enable" />
   <register name="PORTE_INEN.PX5"               parent="PORTE_INEN" bit-position="5" bit-size="1" description="Port x Bit 5 Input Enable" />
   <register name="PORTE_INEN.PX4"               parent="PORTE_INEN" bit-position="4" bit-size="1" description="Port x Bit 4 Input Enable" />
   <register name="PORTE_INEN.PX3"               parent="PORTE_INEN" bit-position="3" bit-size="1" description="Port x Bit 3 Input Enable" />
   <register name="PORTE_INEN.PX2"               parent="PORTE_INEN" bit-position="2" bit-size="1" description="Port x Bit 2 Input Enable" />
   <register name="PORTE_INEN.PX1"               parent="PORTE_INEN" bit-position="1" bit-size="1" description="Port x Bit 1 Input Enable" />
   <register name="PORTE_INEN.PX0"               parent="PORTE_INEN" bit-position="0" bit-size="1" description="Port x Bit 0 Input Enable" />
<register name="PORTE_INEN_SET"                  read-address="0xFFC03228" write-address="0xFFC03228" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTE" description="PORTE Port x GPIO Input Enable Set Register" />
   <register name="PORTE_INEN_SET.PX15"          parent="PORTE_INEN_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Input Enable Set" />
   <register name="PORTE_INEN_SET.PX14"          parent="PORTE_INEN_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Input Enable Set" />
   <register name="PORTE_INEN_SET.PX13"          parent="PORTE_INEN_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Input Enable Set" />
   <register name="PORTE_INEN_SET.PX12"          parent="PORTE_INEN_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Input Enable Set" />
   <register name="PORTE_INEN_SET.PX11"          parent="PORTE_INEN_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Input Enable Set" />
   <register name="PORTE_INEN_SET.PX10"          parent="PORTE_INEN_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Input Enable Set" />
   <register name="PORTE_INEN_SET.PX9"           parent="PORTE_INEN_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Input Enable Set" />
   <register name="PORTE_INEN_SET.PX8"           parent="PORTE_INEN_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Input Enable Set" />
   <register name="PORTE_INEN_SET.PX7"           parent="PORTE_INEN_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Input Enable Set" />
   <register name="PORTE_INEN_SET.PX6"           parent="PORTE_INEN_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Input Enable Set" />
   <register name="PORTE_INEN_SET.PX5"           parent="PORTE_INEN_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Input Enable Set" />
   <register name="PORTE_INEN_SET.PX4"           parent="PORTE_INEN_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Input Enable Set" />
   <register name="PORTE_INEN_SET.PX3"           parent="PORTE_INEN_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Input Enable Set" />
   <register name="PORTE_INEN_SET.PX2"           parent="PORTE_INEN_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Input Enable Set" />
   <register name="PORTE_INEN_SET.PX1"           parent="PORTE_INEN_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Input Enable Set" />
   <register name="PORTE_INEN_SET.PX0"           parent="PORTE_INEN_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Input Enable Set" />
<register name="PORTE_INEN_CLR"                  read-address="0xFFC0322C" write-address="0xFFC0322C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTE" description="PORTE Port x GPIO Input Enable Clear Register" />
   <register name="PORTE_INEN_CLR.PX15"          parent="PORTE_INEN_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Input Enable Clear" />
   <register name="PORTE_INEN_CLR.PX14"          parent="PORTE_INEN_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Input Enable Clear" />
   <register name="PORTE_INEN_CLR.PX13"          parent="PORTE_INEN_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Input Enable Clear" />
   <register name="PORTE_INEN_CLR.PX12"          parent="PORTE_INEN_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Input Enable Clear" />
   <register name="PORTE_INEN_CLR.PX11"          parent="PORTE_INEN_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Input Enable Clear" />
   <register name="PORTE_INEN_CLR.PX10"          parent="PORTE_INEN_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Input Enable Clear" />
   <register name="PORTE_INEN_CLR.PX9"           parent="PORTE_INEN_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Input Enable Clear" />
   <register name="PORTE_INEN_CLR.PX8"           parent="PORTE_INEN_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Input Enable Clear" />
   <register name="PORTE_INEN_CLR.PX7"           parent="PORTE_INEN_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Input Enable Clear" />
   <register name="PORTE_INEN_CLR.PX6"           parent="PORTE_INEN_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Input Enable Clear" />
   <register name="PORTE_INEN_CLR.PX5"           parent="PORTE_INEN_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Input Enable Clear" />
   <register name="PORTE_INEN_CLR.PX4"           parent="PORTE_INEN_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Input Enable Clear" />
   <register name="PORTE_INEN_CLR.PX3"           parent="PORTE_INEN_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Input Enable Clear" />
   <register name="PORTE_INEN_CLR.PX2"           parent="PORTE_INEN_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Input Enable Clear" />
   <register name="PORTE_INEN_CLR.PX1"           parent="PORTE_INEN_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Input Enable Clear" />
   <register name="PORTE_INEN_CLR.PX0"           parent="PORTE_INEN_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Input Enable Clear" />
<register name="PORTE_MUX"                       read-address="0xFFC03230" write-address="0xFFC03230" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTE" description="PORTE Port x Multiplexer Control Register" />
   <register name="PORTE_MUX.MUX15"              parent="PORTE_MUX" bit-position="30" bit-size="2" description="Mux for Port x Bit 15" />
   <register name="PORTE_MUX.MUX14"              parent="PORTE_MUX" bit-position="28" bit-size="2" description="Mux for Port x Bit 14" />
   <register name="PORTE_MUX.MUX13"              parent="PORTE_MUX" bit-position="26" bit-size="2" description="Mux for Port x Bit 13" />
   <register name="PORTE_MUX.MUX12"              parent="PORTE_MUX" bit-position="24" bit-size="2" description="Mux for Port x Bit 12" />
   <register name="PORTE_MUX.MUX11"              parent="PORTE_MUX" bit-position="22" bit-size="2" description="Mux for Port x Bit 11" />
   <register name="PORTE_MUX.MUX10"              parent="PORTE_MUX" bit-position="20" bit-size="2" description="Mux for Port x Bit 10" />
   <register name="PORTE_MUX.MUX9"               parent="PORTE_MUX" bit-position="18" bit-size="2" description="Mux for Port x Bit 9" />
   <register name="PORTE_MUX.MUX8"               parent="PORTE_MUX" bit-position="16" bit-size="2" description="Mux for Port x Bit 8" />
   <register name="PORTE_MUX.MUX7"               parent="PORTE_MUX" bit-position="14" bit-size="2" description="Mux for Port x Bit 7" />
   <register name="PORTE_MUX.MUX6"               parent="PORTE_MUX" bit-position="12" bit-size="2" description="Mux for Port x Bit 6" />
   <register name="PORTE_MUX.MUX5"               parent="PORTE_MUX" bit-position="10" bit-size="2" description="Mux for Port x Bit 5" />
   <register name="PORTE_MUX.MUX4"               parent="PORTE_MUX" bit-position="8" bit-size="2" description="Mux for Port x Bit 4" />
   <register name="PORTE_MUX.MUX3"               parent="PORTE_MUX" bit-position="6" bit-size="2" description="Mux for Port x Bit 3" />
   <register name="PORTE_MUX.MUX2"               parent="PORTE_MUX" bit-position="4" bit-size="2" description="Mux for Port x Bit 2" />
   <register name="PORTE_MUX.MUX1"               parent="PORTE_MUX" bit-position="2" bit-size="2" description="Mux for Port x Bit 1" />
   <register name="PORTE_MUX.MUX0"               parent="PORTE_MUX" bit-position="0" bit-size="2" description="Mux for Port x Bit 0" />
<register name="PORTE_DATA_TGL"                  read-address="0xFFC03234" write-address="0xFFC03234" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTE" description="PORTE Port x GPIO Input Enable Toggle Register" />
   <register name="PORTE_DATA_TGL.PX15"          parent="PORTE_DATA_TGL" bit-position="15" bit-size="1" description="Port x Bit 15 Toggle" />
   <register name="PORTE_DATA_TGL.PX14"          parent="PORTE_DATA_TGL" bit-position="14" bit-size="1" description="Port x Bit 14 Toggle" />
   <register name="PORTE_DATA_TGL.PX13"          parent="PORTE_DATA_TGL" bit-position="13" bit-size="1" description="Port x Bit 13 Toggle" />
   <register name="PORTE_DATA_TGL.PX12"          parent="PORTE_DATA_TGL" bit-position="12" bit-size="1" description="Port x Bit 12 Toggle" />
   <register name="PORTE_DATA_TGL.PX11"          parent="PORTE_DATA_TGL" bit-position="11" bit-size="1" description="Port x Bit 11 Toggle" />
   <register name="PORTE_DATA_TGL.PX10"          parent="PORTE_DATA_TGL" bit-position="10" bit-size="1" description="Port x Bit 10 Toggle" />
   <register name="PORTE_DATA_TGL.PX9"           parent="PORTE_DATA_TGL" bit-position="9" bit-size="1" description="Port x Bit 9 Toggle" />
   <register name="PORTE_DATA_TGL.PX8"           parent="PORTE_DATA_TGL" bit-position="8" bit-size="1" description="Port x Bit 8 Toggle" />
   <register name="PORTE_DATA_TGL.PX7"           parent="PORTE_DATA_TGL" bit-position="7" bit-size="1" description="Port x Bit 7 Toggle" />
   <register name="PORTE_DATA_TGL.PX6"           parent="PORTE_DATA_TGL" bit-position="6" bit-size="1" description="Port x Bit 6 Toggle" />
   <register name="PORTE_DATA_TGL.PX5"           parent="PORTE_DATA_TGL" bit-position="5" bit-size="1" description="Port x Bit 5 Toggle" />
   <register name="PORTE_DATA_TGL.PX4"           parent="PORTE_DATA_TGL" bit-position="4" bit-size="1" description="Port x Bit 4 Toggle" />
   <register name="PORTE_DATA_TGL.PX3"           parent="PORTE_DATA_TGL" bit-position="3" bit-size="1" description="Port x Bit 3 Toggle" />
   <register name="PORTE_DATA_TGL.PX2"           parent="PORTE_DATA_TGL" bit-position="2" bit-size="1" description="Port x Bit 2 Toggle" />
   <register name="PORTE_DATA_TGL.PX1"           parent="PORTE_DATA_TGL" bit-position="1" bit-size="1" description="Port x Bit 1 Toggle" />
   <register name="PORTE_DATA_TGL.PX0"           parent="PORTE_DATA_TGL" bit-position="0" bit-size="1" description="Port x Bit 0 Toggle" />
<register name="PORTE_POL"                       read-address="0xFFC03238" write-address="0xFFC03238" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTE" description="PORTE Port x GPIO Polarity Invert Register" />
   <register name="PORTE_POL.PX15"               parent="PORTE_POL" bit-position="15" bit-size="1" description="Port x Bit 15 Polarity Invert" />
   <register name="PORTE_POL.PX14"               parent="PORTE_POL" bit-position="14" bit-size="1" description="Port x Bit 14 Polarity Invert" />
   <register name="PORTE_POL.PX13"               parent="PORTE_POL" bit-position="13" bit-size="1" description="Port x Bit 13 Polarity Invert" />
   <register name="PORTE_POL.PX12"               parent="PORTE_POL" bit-position="12" bit-size="1" description="Port x Bit 12 Polarity Invert" />
   <register name="PORTE_POL.PX11"               parent="PORTE_POL" bit-position="11" bit-size="1" description="Port x Bit 11 Polarity Invert" />
   <register name="PORTE_POL.PX10"               parent="PORTE_POL" bit-position="10" bit-size="1" description="Port x Bit 10 Polarity Invert" />
   <register name="PORTE_POL.PX9"                parent="PORTE_POL" bit-position="9" bit-size="1" description="Port x Bit 9 Polarity Invert" />
   <register name="PORTE_POL.PX8"                parent="PORTE_POL" bit-position="8" bit-size="1" description="Port x Bit 8 Polarity Invert" />
   <register name="PORTE_POL.PX7"                parent="PORTE_POL" bit-position="7" bit-size="1" description="Port x Bit 7 Polarity Invert" />
   <register name="PORTE_POL.PX6"                parent="PORTE_POL" bit-position="6" bit-size="1" description="Port x Bit 6 Polarity Invert" />
   <register name="PORTE_POL.PX5"                parent="PORTE_POL" bit-position="5" bit-size="1" description="Port x Bit 5 Polarity Invert" />
   <register name="PORTE_POL.PX4"                parent="PORTE_POL" bit-position="4" bit-size="1" description="Port x Bit 4 Polarity Invert" />
   <register name="PORTE_POL.PX3"                parent="PORTE_POL" bit-position="3" bit-size="1" description="Port x Bit 3 Polarity Invert" />
   <register name="PORTE_POL.PX2"                parent="PORTE_POL" bit-position="2" bit-size="1" description="Port x Bit 2 Polarity Invert" />
   <register name="PORTE_POL.PX1"                parent="PORTE_POL" bit-position="1" bit-size="1" description="Port x Bit 1 Polarity Invert" />
   <register name="PORTE_POL.PX0"                parent="PORTE_POL" bit-position="0" bit-size="1" description="Port x Bit 0 Polarity Invert" />
<register name="PORTE_POL_SET"                   read-address="0xFFC0323C" write-address="0xFFC0323C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTE" description="PORTE Port x GPIO Polarity Invert Set Register" />
   <register name="PORTE_POL_SET.PX15"           parent="PORTE_POL_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Polarity Invert Set" />
   <register name="PORTE_POL_SET.PX14"           parent="PORTE_POL_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Polarity Invert Set" />
   <register name="PORTE_POL_SET.PX13"           parent="PORTE_POL_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Polarity Invert Set" />
   <register name="PORTE_POL_SET.PX12"           parent="PORTE_POL_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Polarity Invert Set" />
   <register name="PORTE_POL_SET.PX11"           parent="PORTE_POL_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Polarity Invert Set" />
   <register name="PORTE_POL_SET.PX10"           parent="PORTE_POL_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Polarity Invert Set" />
   <register name="PORTE_POL_SET.PX9"            parent="PORTE_POL_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Polarity Invert Set" />
   <register name="PORTE_POL_SET.PX8"            parent="PORTE_POL_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Polarity Invert Set" />
   <register name="PORTE_POL_SET.PX7"            parent="PORTE_POL_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Polarity Invert Set" />
   <register name="PORTE_POL_SET.PX6"            parent="PORTE_POL_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Polarity Invert Set" />
   <register name="PORTE_POL_SET.PX5"            parent="PORTE_POL_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Polarity Invert Set" />
   <register name="PORTE_POL_SET.PX4"            parent="PORTE_POL_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Polarity Invert Set" />
   <register name="PORTE_POL_SET.PX3"            parent="PORTE_POL_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Polarity Invert Set" />
   <register name="PORTE_POL_SET.PX2"            parent="PORTE_POL_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Polarity Invert Set" />
   <register name="PORTE_POL_SET.PX1"            parent="PORTE_POL_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Polarity Invert Set" />
   <register name="PORTE_POL_SET.PX0"            parent="PORTE_POL_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Polarity Invert Set" />
<register name="PORTE_POL_CLR"                   read-address="0xFFC03240" write-address="0xFFC03240" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTE" description="PORTE Port x GPIO Polarity Invert Clear Register" />
   <register name="PORTE_POL_CLR.PX15"           parent="PORTE_POL_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Polarity Invert Clear" />
   <register name="PORTE_POL_CLR.PX14"           parent="PORTE_POL_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Polarity Invert Clear" />
   <register name="PORTE_POL_CLR.PX13"           parent="PORTE_POL_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Polarity Invert Clear" />
   <register name="PORTE_POL_CLR.PX12"           parent="PORTE_POL_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Polarity Invert Clear" />
   <register name="PORTE_POL_CLR.PX11"           parent="PORTE_POL_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Polarity Invert Clear" />
   <register name="PORTE_POL_CLR.PX10"           parent="PORTE_POL_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Polarity Invert Clear" />
   <register name="PORTE_POL_CLR.PX9"            parent="PORTE_POL_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Polarity Invert Clear" />
   <register name="PORTE_POL_CLR.PX8"            parent="PORTE_POL_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Polarity Invert Clear" />
   <register name="PORTE_POL_CLR.PX7"            parent="PORTE_POL_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Polarity Invert Clear" />
   <register name="PORTE_POL_CLR.PX6"            parent="PORTE_POL_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Polarity Invert Clear" />
   <register name="PORTE_POL_CLR.PX5"            parent="PORTE_POL_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Polarity Invert Clear" />
   <register name="PORTE_POL_CLR.PX4"            parent="PORTE_POL_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Polarity Invert Clear" />
   <register name="PORTE_POL_CLR.PX3"            parent="PORTE_POL_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Polarity Invert Clear" />
   <register name="PORTE_POL_CLR.PX2"            parent="PORTE_POL_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Polarity Invert Clear" />
   <register name="PORTE_POL_CLR.PX1"            parent="PORTE_POL_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Polarity Invert Clear" />
   <register name="PORTE_POL_CLR.PX0"            parent="PORTE_POL_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Polarity Invert Clear" />
<register name="PORTE_LOCK"                      read-address="0xFFC03244" write-address="0xFFC03244" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTE" description="PORTE Port x GPIO Lock Register" />
   <register name="PORTE_LOCK.LOCK"              parent="PORTE_LOCK" bit-position="31" bit-size="1" description="Lock" />
   <register name="PORTE_LOCK.POLAR"             parent="PORTE_LOCK" bit-position="5" bit-size="1" description="Polarity Lock" />
   <register name="PORTE_LOCK.INEN"              parent="PORTE_LOCK" bit-position="4" bit-size="1" description="Input Enable Lock" />
   <register name="PORTE_LOCK.DIR"               parent="PORTE_LOCK" bit-position="3" bit-size="1" description="Direction Lock" />
   <register name="PORTE_LOCK.DATA"              parent="PORTE_LOCK" bit-position="2" bit-size="1" description="Data Lock" />
   <register name="PORTE_LOCK.MUX"               parent="PORTE_LOCK" bit-position="1" bit-size="1" description="Function Multiplexer Lock" />
   <register name="PORTE_LOCK.FER"               parent="PORTE_LOCK" bit-position="0" bit-size="1" description="Function Enable Lock" />
<register name="PORTE_REVID"                     read-address="0xFFC0327C" write-address="0xFFC0327C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTE" description="PORTE Port x GPIO Revision ID" />
   <register name="PORTE_REVID.MAJOR"            parent="PORTE_REVID" bit-position="4" bit-size="4" description="Major ID" />
   <register name="PORTE_REVID.REV"              parent="PORTE_REVID" bit-position="0" bit-size="4" description="Revision ID" />

<!-- *************** -->
<!-- ***  PORTF  *** -->
<!-- *************** -->

<register name="PORTF_FER"                       read-address="0xFFC03280" write-address="0xFFC03280" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTF" description="PORTF Port x Function Enable Register" />
   <register name="PORTF_FER.PX15"               parent="PORTF_FER" bit-position="15" bit-size="1" description="Port x Bit 15 Mode" />
   <register name="PORTF_FER.PX14"               parent="PORTF_FER" bit-position="14" bit-size="1" description="Port x Bit 14 Mode" />
   <register name="PORTF_FER.PX13"               parent="PORTF_FER" bit-position="13" bit-size="1" description="Port x Bit 13 Mode" />
   <register name="PORTF_FER.PX12"               parent="PORTF_FER" bit-position="12" bit-size="1" description="Port x Bit 12 Mode" />
   <register name="PORTF_FER.PX11"               parent="PORTF_FER" bit-position="11" bit-size="1" description="Port x Bit 11 Mode" />
   <register name="PORTF_FER.PX10"               parent="PORTF_FER" bit-position="10" bit-size="1" description="Port x Bit 10 Mode" />
   <register name="PORTF_FER.PX9"                parent="PORTF_FER" bit-position="9" bit-size="1" description="Port x Bit 9 Mode" />
   <register name="PORTF_FER.PX8"                parent="PORTF_FER" bit-position="8" bit-size="1" description="Port x Bit 8 Mode" />
   <register name="PORTF_FER.PX7"                parent="PORTF_FER" bit-position="7" bit-size="1" description="Port x Bit 7 Mode" />
   <register name="PORTF_FER.PX6"                parent="PORTF_FER" bit-position="6" bit-size="1" description="Port x Bit 6 Mode" />
   <register name="PORTF_FER.PX5"                parent="PORTF_FER" bit-position="5" bit-size="1" description="Port x Bit 5 Mode" />
   <register name="PORTF_FER.PX4"                parent="PORTF_FER" bit-position="4" bit-size="1" description="Port x Bit 4 Mode" />
   <register name="PORTF_FER.PX3"                parent="PORTF_FER" bit-position="3" bit-size="1" description="Port x Bit 3 Mode" />
   <register name="PORTF_FER.PX2"                parent="PORTF_FER" bit-position="2" bit-size="1" description="Port x Bit 2 Mode" />
   <register name="PORTF_FER.PX1"                parent="PORTF_FER" bit-position="1" bit-size="1" description="Port x Bit 1 Mode" />
   <register name="PORTF_FER.PX0"                parent="PORTF_FER" bit-position="0" bit-size="1" description="Port x Bit 0 Mode" />
<register name="PORTF_FER_SET"                   read-address="0xFFC03284" write-address="0xFFC03284" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTF" description="PORTF Port x Function Enable Set Register" />
   <register name="PORTF_FER_SET.PX15"           parent="PORTF_FER_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Mode Set" />
   <register name="PORTF_FER_SET.PX14"           parent="PORTF_FER_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Mode Set" />
   <register name="PORTF_FER_SET.PX13"           parent="PORTF_FER_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Mode Set" />
   <register name="PORTF_FER_SET.PX12"           parent="PORTF_FER_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Mode Set" />
   <register name="PORTF_FER_SET.PX11"           parent="PORTF_FER_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Mode Set" />
   <register name="PORTF_FER_SET.PX10"           parent="PORTF_FER_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Mode Set" />
   <register name="PORTF_FER_SET.PX9"            parent="PORTF_FER_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Mode Set" />
   <register name="PORTF_FER_SET.PX8"            parent="PORTF_FER_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Mode Set" />
   <register name="PORTF_FER_SET.PX7"            parent="PORTF_FER_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Mode Set" />
   <register name="PORTF_FER_SET.PX6"            parent="PORTF_FER_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Mode Set" />
   <register name="PORTF_FER_SET.PX5"            parent="PORTF_FER_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Mode Set" />
   <register name="PORTF_FER_SET.PX4"            parent="PORTF_FER_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Mode Set" />
   <register name="PORTF_FER_SET.PX3"            parent="PORTF_FER_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Mode Set" />
   <register name="PORTF_FER_SET.PX2"            parent="PORTF_FER_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Mode Set" />
   <register name="PORTF_FER_SET.PX1"            parent="PORTF_FER_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Mode Set" />
   <register name="PORTF_FER_SET.PX0"            parent="PORTF_FER_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Mode Set" />
<register name="PORTF_FER_CLR"                   read-address="0xFFC03288" write-address="0xFFC03288" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTF" description="PORTF Port x Function Enable Clear Register" />
   <register name="PORTF_FER_CLR.PX15"           parent="PORTF_FER_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Mode Clear" />
   <register name="PORTF_FER_CLR.PX14"           parent="PORTF_FER_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Mode Clear" />
   <register name="PORTF_FER_CLR.PX13"           parent="PORTF_FER_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Mode Clear" />
   <register name="PORTF_FER_CLR.PX12"           parent="PORTF_FER_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Mode Clear" />
   <register name="PORTF_FER_CLR.PX11"           parent="PORTF_FER_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Mode Clear" />
   <register name="PORTF_FER_CLR.PX10"           parent="PORTF_FER_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Mode Clear" />
   <register name="PORTF_FER_CLR.PX9"            parent="PORTF_FER_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Mode Clear" />
   <register name="PORTF_FER_CLR.PX8"            parent="PORTF_FER_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Mode Clear" />
   <register name="PORTF_FER_CLR.PX7"            parent="PORTF_FER_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Mode Clear" />
   <register name="PORTF_FER_CLR.PX6"            parent="PORTF_FER_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Mode Clear" />
   <register name="PORTF_FER_CLR.PX5"            parent="PORTF_FER_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Mode Clear" />
   <register name="PORTF_FER_CLR.PX4"            parent="PORTF_FER_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Mode Clear" />
   <register name="PORTF_FER_CLR.PX3"            parent="PORTF_FER_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Mode Clear" />
   <register name="PORTF_FER_CLR.PX2"            parent="PORTF_FER_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Mode Clear" />
   <register name="PORTF_FER_CLR.PX1"            parent="PORTF_FER_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Mode Clear" />
   <register name="PORTF_FER_CLR.PX0"            parent="PORTF_FER_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Mode Clear" />
<register name="PORTF_DATA"                      read-address="0xFFC0328C" write-address="0xFFC0328C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTF" description="PORTF Port x GPIO Data Register" />
   <register name="PORTF_DATA.PX15"              parent="PORTF_DATA" bit-position="15" bit-size="1" description="Port x Bit 15 Data" />
   <register name="PORTF_DATA.PX14"              parent="PORTF_DATA" bit-position="14" bit-size="1" description="Port x Bit 14 Data" />
   <register name="PORTF_DATA.PX13"              parent="PORTF_DATA" bit-position="13" bit-size="1" description="Port x Bit 13 Data" />
   <register name="PORTF_DATA.PX12"              parent="PORTF_DATA" bit-position="12" bit-size="1" description="Port x Bit 12 Data" />
   <register name="PORTF_DATA.PX11"              parent="PORTF_DATA" bit-position="11" bit-size="1" description="Port x Bit 11 Data" />
   <register name="PORTF_DATA.PX10"              parent="PORTF_DATA" bit-position="10" bit-size="1" description="Port x Bit 10 Data" />
   <register name="PORTF_DATA.PX9"               parent="PORTF_DATA" bit-position="9" bit-size="1" description="Port x Bit 9 Data" />
   <register name="PORTF_DATA.PX8"               parent="PORTF_DATA" bit-position="8" bit-size="1" description="Port x Bit 8 Data" />
   <register name="PORTF_DATA.PX7"               parent="PORTF_DATA" bit-position="7" bit-size="1" description="Port x Bit 7 Data" />
   <register name="PORTF_DATA.PX6"               parent="PORTF_DATA" bit-position="6" bit-size="1" description="Port x Bit 6 Data" />
   <register name="PORTF_DATA.PX5"               parent="PORTF_DATA" bit-position="5" bit-size="1" description="Port x Bit 5 Data" />
   <register name="PORTF_DATA.PX4"               parent="PORTF_DATA" bit-position="4" bit-size="1" description="Port x Bit 4 Data" />
   <register name="PORTF_DATA.PX3"               parent="PORTF_DATA" bit-position="3" bit-size="1" description="Port x Bit 3 Data" />
   <register name="PORTF_DATA.PX2"               parent="PORTF_DATA" bit-position="2" bit-size="1" description="Port x Bit 2 Data" />
   <register name="PORTF_DATA.PX1"               parent="PORTF_DATA" bit-position="1" bit-size="1" description="Port x Bit 1 Data" />
   <register name="PORTF_DATA.PX0"               parent="PORTF_DATA" bit-position="0" bit-size="1" description="Port x Bit 0 Data" />
<register name="PORTF_DATA_SET"                  read-address="0xFFC03290" write-address="0xFFC03290" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTF" description="PORTF Port x GPIO Data Set Register" />
   <register name="PORTF_DATA_SET.PX15"          parent="PORTF_DATA_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Data Set" />
   <register name="PORTF_DATA_SET.PX14"          parent="PORTF_DATA_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Data Set" />
   <register name="PORTF_DATA_SET.PX13"          parent="PORTF_DATA_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Data Set" />
   <register name="PORTF_DATA_SET.PX12"          parent="PORTF_DATA_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Data Set" />
   <register name="PORTF_DATA_SET.PX11"          parent="PORTF_DATA_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Data Set" />
   <register name="PORTF_DATA_SET.PX10"          parent="PORTF_DATA_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Data Set" />
   <register name="PORTF_DATA_SET.PX9"           parent="PORTF_DATA_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Data Set" />
   <register name="PORTF_DATA_SET.PX8"           parent="PORTF_DATA_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Data Set" />
   <register name="PORTF_DATA_SET.PX7"           parent="PORTF_DATA_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Data Set" />
   <register name="PORTF_DATA_SET.PX6"           parent="PORTF_DATA_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Data Set" />
   <register name="PORTF_DATA_SET.PX5"           parent="PORTF_DATA_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Data Set" />
   <register name="PORTF_DATA_SET.PX4"           parent="PORTF_DATA_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Data Set" />
   <register name="PORTF_DATA_SET.PX3"           parent="PORTF_DATA_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Data Set" />
   <register name="PORTF_DATA_SET.PX2"           parent="PORTF_DATA_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Data Set" />
   <register name="PORTF_DATA_SET.PX1"           parent="PORTF_DATA_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Data Set" />
   <register name="PORTF_DATA_SET.PX0"           parent="PORTF_DATA_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Data Set" />
<register name="PORTF_DATA_CLR"                  read-address="0xFFC03294" write-address="0xFFC03294" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTF" description="PORTF Port x GPIO Data Clear Register" />
   <register name="PORTF_DATA_CLR.PX15"          parent="PORTF_DATA_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Data Clear" />
   <register name="PORTF_DATA_CLR.PX14"          parent="PORTF_DATA_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Data Clear" />
   <register name="PORTF_DATA_CLR.PX13"          parent="PORTF_DATA_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Data Clear" />
   <register name="PORTF_DATA_CLR.PX12"          parent="PORTF_DATA_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Data Clear" />
   <register name="PORTF_DATA_CLR.PX11"          parent="PORTF_DATA_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Data Clear" />
   <register name="PORTF_DATA_CLR.PX10"          parent="PORTF_DATA_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Data Clear" />
   <register name="PORTF_DATA_CLR.PX9"           parent="PORTF_DATA_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Data Clear" />
   <register name="PORTF_DATA_CLR.PX8"           parent="PORTF_DATA_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Data Clear" />
   <register name="PORTF_DATA_CLR.PX7"           parent="PORTF_DATA_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Data Clear" />
   <register name="PORTF_DATA_CLR.PX6"           parent="PORTF_DATA_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Data Clear" />
   <register name="PORTF_DATA_CLR.PX5"           parent="PORTF_DATA_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Data Clear" />
   <register name="PORTF_DATA_CLR.PX4"           parent="PORTF_DATA_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Data Clear" />
   <register name="PORTF_DATA_CLR.PX3"           parent="PORTF_DATA_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Data Clear" />
   <register name="PORTF_DATA_CLR.PX2"           parent="PORTF_DATA_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Data Clear" />
   <register name="PORTF_DATA_CLR.PX1"           parent="PORTF_DATA_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Data Clear" />
   <register name="PORTF_DATA_CLR.PX0"           parent="PORTF_DATA_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Data Clear" />
<register name="PORTF_DIR"                       read-address="0xFFC03298" write-address="0xFFC03298" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTF" description="PORTF Port x GPIO Direction Register" />
   <register name="PORTF_DIR.PX15"               parent="PORTF_DIR" bit-position="15" bit-size="1" description="Port x Bit 15 Direction" />
   <register name="PORTF_DIR.PX14"               parent="PORTF_DIR" bit-position="14" bit-size="1" description="Port x Bit 14 Direction" />
   <register name="PORTF_DIR.PX13"               parent="PORTF_DIR" bit-position="13" bit-size="1" description="Port x Bit 13 Direction" />
   <register name="PORTF_DIR.PX12"               parent="PORTF_DIR" bit-position="12" bit-size="1" description="Port x Bit 12 Direction" />
   <register name="PORTF_DIR.PX11"               parent="PORTF_DIR" bit-position="11" bit-size="1" description="Port x Bit 11 Direction" />
   <register name="PORTF_DIR.PX10"               parent="PORTF_DIR" bit-position="10" bit-size="1" description="Port x Bit 10 Direction" />
   <register name="PORTF_DIR.PX9"                parent="PORTF_DIR" bit-position="9" bit-size="1" description="Port x Bit 9 Direction" />
   <register name="PORTF_DIR.PX8"                parent="PORTF_DIR" bit-position="8" bit-size="1" description="Port x Bit 8 Direction" />
   <register name="PORTF_DIR.PX7"                parent="PORTF_DIR" bit-position="7" bit-size="1" description="Port x Bit 7 Direction" />
   <register name="PORTF_DIR.PX6"                parent="PORTF_DIR" bit-position="6" bit-size="1" description="Port x Bit 6 Direction" />
   <register name="PORTF_DIR.PX5"                parent="PORTF_DIR" bit-position="5" bit-size="1" description="Port x Bit 5 Direction" />
   <register name="PORTF_DIR.PX4"                parent="PORTF_DIR" bit-position="4" bit-size="1" description="Port x Bit 4 Direction" />
   <register name="PORTF_DIR.PX3"                parent="PORTF_DIR" bit-position="3" bit-size="1" description="Port x Bit 3 Direction" />
   <register name="PORTF_DIR.PX2"                parent="PORTF_DIR" bit-position="2" bit-size="1" description="Port x Bit 2 Direction" />
   <register name="PORTF_DIR.PX1"                parent="PORTF_DIR" bit-position="1" bit-size="1" description="Port x Bit 1 Direction" />
   <register name="PORTF_DIR.PX0"                parent="PORTF_DIR" bit-position="0" bit-size="1" description="Port x Bit 0 Direction" />
<register name="PORTF_DIR_SET"                   read-address="0xFFC0329C" write-address="0xFFC0329C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTF" description="PORTF Port x GPIO Direction Set Register" />
   <register name="PORTF_DIR_SET.PX15"           parent="PORTF_DIR_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Direction Set" />
   <register name="PORTF_DIR_SET.PX14"           parent="PORTF_DIR_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Direction Set" />
   <register name="PORTF_DIR_SET.PX13"           parent="PORTF_DIR_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Direction Set" />
   <register name="PORTF_DIR_SET.PX12"           parent="PORTF_DIR_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Direction Set" />
   <register name="PORTF_DIR_SET.PX11"           parent="PORTF_DIR_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Direction Set" />
   <register name="PORTF_DIR_SET.PX10"           parent="PORTF_DIR_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Direction Set" />
   <register name="PORTF_DIR_SET.PX9"            parent="PORTF_DIR_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Direction Set" />
   <register name="PORTF_DIR_SET.PX8"            parent="PORTF_DIR_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Direction Set" />
   <register name="PORTF_DIR_SET.PX7"            parent="PORTF_DIR_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Direction Set" />
   <register name="PORTF_DIR_SET.PX6"            parent="PORTF_DIR_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Direction Set" />
   <register name="PORTF_DIR_SET.PX5"            parent="PORTF_DIR_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Direction Set" />
   <register name="PORTF_DIR_SET.PX4"            parent="PORTF_DIR_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Direction Set" />
   <register name="PORTF_DIR_SET.PX3"            parent="PORTF_DIR_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Direction Set" />
   <register name="PORTF_DIR_SET.PX2"            parent="PORTF_DIR_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Direction Set" />
   <register name="PORTF_DIR_SET.PX1"            parent="PORTF_DIR_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Direction Set" />
   <register name="PORTF_DIR_SET.PX0"            parent="PORTF_DIR_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Direction Set" />
<register name="PORTF_DIR_CLR"                   read-address="0xFFC032A0" write-address="0xFFC032A0" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTF" description="PORTF Port x GPIO Direction Clear Register" />
   <register name="PORTF_DIR_CLR.PX15"           parent="PORTF_DIR_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Direction Clear" />
   <register name="PORTF_DIR_CLR.PX14"           parent="PORTF_DIR_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Direction Clear" />
   <register name="PORTF_DIR_CLR.PX13"           parent="PORTF_DIR_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Direction Clear" />
   <register name="PORTF_DIR_CLR.PX12"           parent="PORTF_DIR_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Direction Clear" />
   <register name="PORTF_DIR_CLR.PX11"           parent="PORTF_DIR_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Direction Clear" />
   <register name="PORTF_DIR_CLR.PX10"           parent="PORTF_DIR_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Direction Clear" />
   <register name="PORTF_DIR_CLR.PX9"            parent="PORTF_DIR_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Direction Clear" />
   <register name="PORTF_DIR_CLR.PX8"            parent="PORTF_DIR_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Direction Clear" />
   <register name="PORTF_DIR_CLR.PX7"            parent="PORTF_DIR_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Direction Clear" />
   <register name="PORTF_DIR_CLR.PX6"            parent="PORTF_DIR_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Direction Clear" />
   <register name="PORTF_DIR_CLR.PX5"            parent="PORTF_DIR_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Direction Clear" />
   <register name="PORTF_DIR_CLR.PX4"            parent="PORTF_DIR_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Direction Clear" />
   <register name="PORTF_DIR_CLR.PX3"            parent="PORTF_DIR_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Direction Clear" />
   <register name="PORTF_DIR_CLR.PX2"            parent="PORTF_DIR_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Direction Clear" />
   <register name="PORTF_DIR_CLR.PX1"            parent="PORTF_DIR_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Direction Clear" />
   <register name="PORTF_DIR_CLR.PX0"            parent="PORTF_DIR_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Direction Clear" />
<register name="PORTF_INEN"                      read-address="0xFFC032A4" write-address="0xFFC032A4" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTF" description="PORTF Port x GPIO Input Enable Register" />
   <register name="PORTF_INEN.PX15"              parent="PORTF_INEN" bit-position="15" bit-size="1" description="Port x Bit 15 Input Enable" />
   <register name="PORTF_INEN.PX14"              parent="PORTF_INEN" bit-position="14" bit-size="1" description="Port x Bit 14 Input Enable" />
   <register name="PORTF_INEN.PX13"              parent="PORTF_INEN" bit-position="13" bit-size="1" description="Port x Bit 13 Input Enable" />
   <register name="PORTF_INEN.PX12"              parent="PORTF_INEN" bit-position="12" bit-size="1" description="Port x Bit 12 Input Enable" />
   <register name="PORTF_INEN.PX11"              parent="PORTF_INEN" bit-position="11" bit-size="1" description="Port x Bit 11 Input Enable" />
   <register name="PORTF_INEN.PX10"              parent="PORTF_INEN" bit-position="10" bit-size="1" description="Port x Bit 10 Input Enable" />
   <register name="PORTF_INEN.PX9"               parent="PORTF_INEN" bit-position="9" bit-size="1" description="Port x Bit 9 Input Enable" />
   <register name="PORTF_INEN.PX8"               parent="PORTF_INEN" bit-position="8" bit-size="1" description="Port x Bit 8 Input Enable" />
   <register name="PORTF_INEN.PX7"               parent="PORTF_INEN" bit-position="7" bit-size="1" description="Port x Bit 7 Input Enable" />
   <register name="PORTF_INEN.PX6"               parent="PORTF_INEN" bit-position="6" bit-size="1" description="Port x Bit 6 Input Enable" />
   <register name="PORTF_INEN.PX5"               parent="PORTF_INEN" bit-position="5" bit-size="1" description="Port x Bit 5 Input Enable" />
   <register name="PORTF_INEN.PX4"               parent="PORTF_INEN" bit-position="4" bit-size="1" description="Port x Bit 4 Input Enable" />
   <register name="PORTF_INEN.PX3"               parent="PORTF_INEN" bit-position="3" bit-size="1" description="Port x Bit 3 Input Enable" />
   <register name="PORTF_INEN.PX2"               parent="PORTF_INEN" bit-position="2" bit-size="1" description="Port x Bit 2 Input Enable" />
   <register name="PORTF_INEN.PX1"               parent="PORTF_INEN" bit-position="1" bit-size="1" description="Port x Bit 1 Input Enable" />
   <register name="PORTF_INEN.PX0"               parent="PORTF_INEN" bit-position="0" bit-size="1" description="Port x Bit 0 Input Enable" />
<register name="PORTF_INEN_SET"                  read-address="0xFFC032A8" write-address="0xFFC032A8" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTF" description="PORTF Port x GPIO Input Enable Set Register" />
   <register name="PORTF_INEN_SET.PX15"          parent="PORTF_INEN_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Input Enable Set" />
   <register name="PORTF_INEN_SET.PX14"          parent="PORTF_INEN_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Input Enable Set" />
   <register name="PORTF_INEN_SET.PX13"          parent="PORTF_INEN_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Input Enable Set" />
   <register name="PORTF_INEN_SET.PX12"          parent="PORTF_INEN_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Input Enable Set" />
   <register name="PORTF_INEN_SET.PX11"          parent="PORTF_INEN_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Input Enable Set" />
   <register name="PORTF_INEN_SET.PX10"          parent="PORTF_INEN_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Input Enable Set" />
   <register name="PORTF_INEN_SET.PX9"           parent="PORTF_INEN_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Input Enable Set" />
   <register name="PORTF_INEN_SET.PX8"           parent="PORTF_INEN_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Input Enable Set" />
   <register name="PORTF_INEN_SET.PX7"           parent="PORTF_INEN_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Input Enable Set" />
   <register name="PORTF_INEN_SET.PX6"           parent="PORTF_INEN_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Input Enable Set" />
   <register name="PORTF_INEN_SET.PX5"           parent="PORTF_INEN_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Input Enable Set" />
   <register name="PORTF_INEN_SET.PX4"           parent="PORTF_INEN_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Input Enable Set" />
   <register name="PORTF_INEN_SET.PX3"           parent="PORTF_INEN_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Input Enable Set" />
   <register name="PORTF_INEN_SET.PX2"           parent="PORTF_INEN_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Input Enable Set" />
   <register name="PORTF_INEN_SET.PX1"           parent="PORTF_INEN_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Input Enable Set" />
   <register name="PORTF_INEN_SET.PX0"           parent="PORTF_INEN_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Input Enable Set" />
<register name="PORTF_INEN_CLR"                  read-address="0xFFC032AC" write-address="0xFFC032AC" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTF" description="PORTF Port x GPIO Input Enable Clear Register" />
   <register name="PORTF_INEN_CLR.PX15"          parent="PORTF_INEN_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Input Enable Clear" />
   <register name="PORTF_INEN_CLR.PX14"          parent="PORTF_INEN_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Input Enable Clear" />
   <register name="PORTF_INEN_CLR.PX13"          parent="PORTF_INEN_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Input Enable Clear" />
   <register name="PORTF_INEN_CLR.PX12"          parent="PORTF_INEN_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Input Enable Clear" />
   <register name="PORTF_INEN_CLR.PX11"          parent="PORTF_INEN_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Input Enable Clear" />
   <register name="PORTF_INEN_CLR.PX10"          parent="PORTF_INEN_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Input Enable Clear" />
   <register name="PORTF_INEN_CLR.PX9"           parent="PORTF_INEN_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Input Enable Clear" />
   <register name="PORTF_INEN_CLR.PX8"           parent="PORTF_INEN_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Input Enable Clear" />
   <register name="PORTF_INEN_CLR.PX7"           parent="PORTF_INEN_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Input Enable Clear" />
   <register name="PORTF_INEN_CLR.PX6"           parent="PORTF_INEN_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Input Enable Clear" />
   <register name="PORTF_INEN_CLR.PX5"           parent="PORTF_INEN_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Input Enable Clear" />
   <register name="PORTF_INEN_CLR.PX4"           parent="PORTF_INEN_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Input Enable Clear" />
   <register name="PORTF_INEN_CLR.PX3"           parent="PORTF_INEN_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Input Enable Clear" />
   <register name="PORTF_INEN_CLR.PX2"           parent="PORTF_INEN_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Input Enable Clear" />
   <register name="PORTF_INEN_CLR.PX1"           parent="PORTF_INEN_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Input Enable Clear" />
   <register name="PORTF_INEN_CLR.PX0"           parent="PORTF_INEN_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Input Enable Clear" />
<register name="PORTF_MUX"                       read-address="0xFFC032B0" write-address="0xFFC032B0" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTF" description="PORTF Port x Multiplexer Control Register" />
   <register name="PORTF_MUX.MUX15"              parent="PORTF_MUX" bit-position="30" bit-size="2" description="Mux for Port x Bit 15" />
   <register name="PORTF_MUX.MUX14"              parent="PORTF_MUX" bit-position="28" bit-size="2" description="Mux for Port x Bit 14" />
   <register name="PORTF_MUX.MUX13"              parent="PORTF_MUX" bit-position="26" bit-size="2" description="Mux for Port x Bit 13" />
   <register name="PORTF_MUX.MUX12"              parent="PORTF_MUX" bit-position="24" bit-size="2" description="Mux for Port x Bit 12" />
   <register name="PORTF_MUX.MUX11"              parent="PORTF_MUX" bit-position="22" bit-size="2" description="Mux for Port x Bit 11" />
   <register name="PORTF_MUX.MUX10"              parent="PORTF_MUX" bit-position="20" bit-size="2" description="Mux for Port x Bit 10" />
   <register name="PORTF_MUX.MUX9"               parent="PORTF_MUX" bit-position="18" bit-size="2" description="Mux for Port x Bit 9" />
   <register name="PORTF_MUX.MUX8"               parent="PORTF_MUX" bit-position="16" bit-size="2" description="Mux for Port x Bit 8" />
   <register name="PORTF_MUX.MUX7"               parent="PORTF_MUX" bit-position="14" bit-size="2" description="Mux for Port x Bit 7" />
   <register name="PORTF_MUX.MUX6"               parent="PORTF_MUX" bit-position="12" bit-size="2" description="Mux for Port x Bit 6" />
   <register name="PORTF_MUX.MUX5"               parent="PORTF_MUX" bit-position="10" bit-size="2" description="Mux for Port x Bit 5" />
   <register name="PORTF_MUX.MUX4"               parent="PORTF_MUX" bit-position="8" bit-size="2" description="Mux for Port x Bit 4" />
   <register name="PORTF_MUX.MUX3"               parent="PORTF_MUX" bit-position="6" bit-size="2" description="Mux for Port x Bit 3" />
   <register name="PORTF_MUX.MUX2"               parent="PORTF_MUX" bit-position="4" bit-size="2" description="Mux for Port x Bit 2" />
   <register name="PORTF_MUX.MUX1"               parent="PORTF_MUX" bit-position="2" bit-size="2" description="Mux for Port x Bit 1" />
   <register name="PORTF_MUX.MUX0"               parent="PORTF_MUX" bit-position="0" bit-size="2" description="Mux for Port x Bit 0" />
<register name="PORTF_DATA_TGL"                  read-address="0xFFC032B4" write-address="0xFFC032B4" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTF" description="PORTF Port x GPIO Input Enable Toggle Register" />
   <register name="PORTF_DATA_TGL.PX15"          parent="PORTF_DATA_TGL" bit-position="15" bit-size="1" description="Port x Bit 15 Toggle" />
   <register name="PORTF_DATA_TGL.PX14"          parent="PORTF_DATA_TGL" bit-position="14" bit-size="1" description="Port x Bit 14 Toggle" />
   <register name="PORTF_DATA_TGL.PX13"          parent="PORTF_DATA_TGL" bit-position="13" bit-size="1" description="Port x Bit 13 Toggle" />
   <register name="PORTF_DATA_TGL.PX12"          parent="PORTF_DATA_TGL" bit-position="12" bit-size="1" description="Port x Bit 12 Toggle" />
   <register name="PORTF_DATA_TGL.PX11"          parent="PORTF_DATA_TGL" bit-position="11" bit-size="1" description="Port x Bit 11 Toggle" />
   <register name="PORTF_DATA_TGL.PX10"          parent="PORTF_DATA_TGL" bit-position="10" bit-size="1" description="Port x Bit 10 Toggle" />
   <register name="PORTF_DATA_TGL.PX9"           parent="PORTF_DATA_TGL" bit-position="9" bit-size="1" description="Port x Bit 9 Toggle" />
   <register name="PORTF_DATA_TGL.PX8"           parent="PORTF_DATA_TGL" bit-position="8" bit-size="1" description="Port x Bit 8 Toggle" />
   <register name="PORTF_DATA_TGL.PX7"           parent="PORTF_DATA_TGL" bit-position="7" bit-size="1" description="Port x Bit 7 Toggle" />
   <register name="PORTF_DATA_TGL.PX6"           parent="PORTF_DATA_TGL" bit-position="6" bit-size="1" description="Port x Bit 6 Toggle" />
   <register name="PORTF_DATA_TGL.PX5"           parent="PORTF_DATA_TGL" bit-position="5" bit-size="1" description="Port x Bit 5 Toggle" />
   <register name="PORTF_DATA_TGL.PX4"           parent="PORTF_DATA_TGL" bit-position="4" bit-size="1" description="Port x Bit 4 Toggle" />
   <register name="PORTF_DATA_TGL.PX3"           parent="PORTF_DATA_TGL" bit-position="3" bit-size="1" description="Port x Bit 3 Toggle" />
   <register name="PORTF_DATA_TGL.PX2"           parent="PORTF_DATA_TGL" bit-position="2" bit-size="1" description="Port x Bit 2 Toggle" />
   <register name="PORTF_DATA_TGL.PX1"           parent="PORTF_DATA_TGL" bit-position="1" bit-size="1" description="Port x Bit 1 Toggle" />
   <register name="PORTF_DATA_TGL.PX0"           parent="PORTF_DATA_TGL" bit-position="0" bit-size="1" description="Port x Bit 0 Toggle" />
<register name="PORTF_POL"                       read-address="0xFFC032B8" write-address="0xFFC032B8" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTF" description="PORTF Port x GPIO Polarity Invert Register" />
   <register name="PORTF_POL.PX15"               parent="PORTF_POL" bit-position="15" bit-size="1" description="Port x Bit 15 Polarity Invert" />
   <register name="PORTF_POL.PX14"               parent="PORTF_POL" bit-position="14" bit-size="1" description="Port x Bit 14 Polarity Invert" />
   <register name="PORTF_POL.PX13"               parent="PORTF_POL" bit-position="13" bit-size="1" description="Port x Bit 13 Polarity Invert" />
   <register name="PORTF_POL.PX12"               parent="PORTF_POL" bit-position="12" bit-size="1" description="Port x Bit 12 Polarity Invert" />
   <register name="PORTF_POL.PX11"               parent="PORTF_POL" bit-position="11" bit-size="1" description="Port x Bit 11 Polarity Invert" />
   <register name="PORTF_POL.PX10"               parent="PORTF_POL" bit-position="10" bit-size="1" description="Port x Bit 10 Polarity Invert" />
   <register name="PORTF_POL.PX9"                parent="PORTF_POL" bit-position="9" bit-size="1" description="Port x Bit 9 Polarity Invert" />
   <register name="PORTF_POL.PX8"                parent="PORTF_POL" bit-position="8" bit-size="1" description="Port x Bit 8 Polarity Invert" />
   <register name="PORTF_POL.PX7"                parent="PORTF_POL" bit-position="7" bit-size="1" description="Port x Bit 7 Polarity Invert" />
   <register name="PORTF_POL.PX6"                parent="PORTF_POL" bit-position="6" bit-size="1" description="Port x Bit 6 Polarity Invert" />
   <register name="PORTF_POL.PX5"                parent="PORTF_POL" bit-position="5" bit-size="1" description="Port x Bit 5 Polarity Invert" />
   <register name="PORTF_POL.PX4"                parent="PORTF_POL" bit-position="4" bit-size="1" description="Port x Bit 4 Polarity Invert" />
   <register name="PORTF_POL.PX3"                parent="PORTF_POL" bit-position="3" bit-size="1" description="Port x Bit 3 Polarity Invert" />
   <register name="PORTF_POL.PX2"                parent="PORTF_POL" bit-position="2" bit-size="1" description="Port x Bit 2 Polarity Invert" />
   <register name="PORTF_POL.PX1"                parent="PORTF_POL" bit-position="1" bit-size="1" description="Port x Bit 1 Polarity Invert" />
   <register name="PORTF_POL.PX0"                parent="PORTF_POL" bit-position="0" bit-size="1" description="Port x Bit 0 Polarity Invert" />
<register name="PORTF_POL_SET"                   read-address="0xFFC032BC" write-address="0xFFC032BC" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTF" description="PORTF Port x GPIO Polarity Invert Set Register" />
   <register name="PORTF_POL_SET.PX15"           parent="PORTF_POL_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Polarity Invert Set" />
   <register name="PORTF_POL_SET.PX14"           parent="PORTF_POL_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Polarity Invert Set" />
   <register name="PORTF_POL_SET.PX13"           parent="PORTF_POL_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Polarity Invert Set" />
   <register name="PORTF_POL_SET.PX12"           parent="PORTF_POL_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Polarity Invert Set" />
   <register name="PORTF_POL_SET.PX11"           parent="PORTF_POL_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Polarity Invert Set" />
   <register name="PORTF_POL_SET.PX10"           parent="PORTF_POL_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Polarity Invert Set" />
   <register name="PORTF_POL_SET.PX9"            parent="PORTF_POL_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Polarity Invert Set" />
   <register name="PORTF_POL_SET.PX8"            parent="PORTF_POL_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Polarity Invert Set" />
   <register name="PORTF_POL_SET.PX7"            parent="PORTF_POL_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Polarity Invert Set" />
   <register name="PORTF_POL_SET.PX6"            parent="PORTF_POL_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Polarity Invert Set" />
   <register name="PORTF_POL_SET.PX5"            parent="PORTF_POL_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Polarity Invert Set" />
   <register name="PORTF_POL_SET.PX4"            parent="PORTF_POL_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Polarity Invert Set" />
   <register name="PORTF_POL_SET.PX3"            parent="PORTF_POL_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Polarity Invert Set" />
   <register name="PORTF_POL_SET.PX2"            parent="PORTF_POL_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Polarity Invert Set" />
   <register name="PORTF_POL_SET.PX1"            parent="PORTF_POL_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Polarity Invert Set" />
   <register name="PORTF_POL_SET.PX0"            parent="PORTF_POL_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Polarity Invert Set" />
<register name="PORTF_POL_CLR"                   read-address="0xFFC032C0" write-address="0xFFC032C0" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTF" description="PORTF Port x GPIO Polarity Invert Clear Register" />
   <register name="PORTF_POL_CLR.PX15"           parent="PORTF_POL_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Polarity Invert Clear" />
   <register name="PORTF_POL_CLR.PX14"           parent="PORTF_POL_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Polarity Invert Clear" />
   <register name="PORTF_POL_CLR.PX13"           parent="PORTF_POL_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Polarity Invert Clear" />
   <register name="PORTF_POL_CLR.PX12"           parent="PORTF_POL_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Polarity Invert Clear" />
   <register name="PORTF_POL_CLR.PX11"           parent="PORTF_POL_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Polarity Invert Clear" />
   <register name="PORTF_POL_CLR.PX10"           parent="PORTF_POL_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Polarity Invert Clear" />
   <register name="PORTF_POL_CLR.PX9"            parent="PORTF_POL_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Polarity Invert Clear" />
   <register name="PORTF_POL_CLR.PX8"            parent="PORTF_POL_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Polarity Invert Clear" />
   <register name="PORTF_POL_CLR.PX7"            parent="PORTF_POL_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Polarity Invert Clear" />
   <register name="PORTF_POL_CLR.PX6"            parent="PORTF_POL_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Polarity Invert Clear" />
   <register name="PORTF_POL_CLR.PX5"            parent="PORTF_POL_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Polarity Invert Clear" />
   <register name="PORTF_POL_CLR.PX4"            parent="PORTF_POL_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Polarity Invert Clear" />
   <register name="PORTF_POL_CLR.PX3"            parent="PORTF_POL_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Polarity Invert Clear" />
   <register name="PORTF_POL_CLR.PX2"            parent="PORTF_POL_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Polarity Invert Clear" />
   <register name="PORTF_POL_CLR.PX1"            parent="PORTF_POL_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Polarity Invert Clear" />
   <register name="PORTF_POL_CLR.PX0"            parent="PORTF_POL_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Polarity Invert Clear" />
<register name="PORTF_LOCK"                      read-address="0xFFC032C4" write-address="0xFFC032C4" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTF" description="PORTF Port x GPIO Lock Register" />
   <register name="PORTF_LOCK.LOCK"              parent="PORTF_LOCK" bit-position="31" bit-size="1" description="Lock" />
   <register name="PORTF_LOCK.POLAR"             parent="PORTF_LOCK" bit-position="5" bit-size="1" description="Polarity Lock" />
   <register name="PORTF_LOCK.INEN"              parent="PORTF_LOCK" bit-position="4" bit-size="1" description="Input Enable Lock" />
   <register name="PORTF_LOCK.DIR"               parent="PORTF_LOCK" bit-position="3" bit-size="1" description="Direction Lock" />
   <register name="PORTF_LOCK.DATA"              parent="PORTF_LOCK" bit-position="2" bit-size="1" description="Data Lock" />
   <register name="PORTF_LOCK.MUX"               parent="PORTF_LOCK" bit-position="1" bit-size="1" description="Function Multiplexer Lock" />
   <register name="PORTF_LOCK.FER"               parent="PORTF_LOCK" bit-position="0" bit-size="1" description="Function Enable Lock" />
<register name="PORTF_REVID"                     read-address="0xFFC032FC" write-address="0xFFC032FC" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTF" description="PORTF Port x GPIO Revision ID" />
   <register name="PORTF_REVID.MAJOR"            parent="PORTF_REVID" bit-position="4" bit-size="4" description="Major ID" />
   <register name="PORTF_REVID.REV"              parent="PORTF_REVID" bit-position="0" bit-size="4" description="Revision ID" />

<!-- *************** -->
<!-- ***  PORTG  *** -->
<!-- *************** -->

<register name="PORTG_FER"                       read-address="0xFFC03300" write-address="0xFFC03300" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTG" description="PORTG Port x Function Enable Register" />
   <register name="PORTG_FER.PX15"               parent="PORTG_FER" bit-position="15" bit-size="1" description="Port x Bit 15 Mode" />
   <register name="PORTG_FER.PX14"               parent="PORTG_FER" bit-position="14" bit-size="1" description="Port x Bit 14 Mode" />
   <register name="PORTG_FER.PX13"               parent="PORTG_FER" bit-position="13" bit-size="1" description="Port x Bit 13 Mode" />
   <register name="PORTG_FER.PX12"               parent="PORTG_FER" bit-position="12" bit-size="1" description="Port x Bit 12 Mode" />
   <register name="PORTG_FER.PX11"               parent="PORTG_FER" bit-position="11" bit-size="1" description="Port x Bit 11 Mode" />
   <register name="PORTG_FER.PX10"               parent="PORTG_FER" bit-position="10" bit-size="1" description="Port x Bit 10 Mode" />
   <register name="PORTG_FER.PX9"                parent="PORTG_FER" bit-position="9" bit-size="1" description="Port x Bit 9 Mode" />
   <register name="PORTG_FER.PX8"                parent="PORTG_FER" bit-position="8" bit-size="1" description="Port x Bit 8 Mode" />
   <register name="PORTG_FER.PX7"                parent="PORTG_FER" bit-position="7" bit-size="1" description="Port x Bit 7 Mode" />
   <register name="PORTG_FER.PX6"                parent="PORTG_FER" bit-position="6" bit-size="1" description="Port x Bit 6 Mode" />
   <register name="PORTG_FER.PX5"                parent="PORTG_FER" bit-position="5" bit-size="1" description="Port x Bit 5 Mode" />
   <register name="PORTG_FER.PX4"                parent="PORTG_FER" bit-position="4" bit-size="1" description="Port x Bit 4 Mode" />
   <register name="PORTG_FER.PX3"                parent="PORTG_FER" bit-position="3" bit-size="1" description="Port x Bit 3 Mode" />
   <register name="PORTG_FER.PX2"                parent="PORTG_FER" bit-position="2" bit-size="1" description="Port x Bit 2 Mode" />
   <register name="PORTG_FER.PX1"                parent="PORTG_FER" bit-position="1" bit-size="1" description="Port x Bit 1 Mode" />
   <register name="PORTG_FER.PX0"                parent="PORTG_FER" bit-position="0" bit-size="1" description="Port x Bit 0 Mode" />
<register name="PORTG_FER_SET"                   read-address="0xFFC03304" write-address="0xFFC03304" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTG" description="PORTG Port x Function Enable Set Register" />
   <register name="PORTG_FER_SET.PX15"           parent="PORTG_FER_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Mode Set" />
   <register name="PORTG_FER_SET.PX14"           parent="PORTG_FER_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Mode Set" />
   <register name="PORTG_FER_SET.PX13"           parent="PORTG_FER_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Mode Set" />
   <register name="PORTG_FER_SET.PX12"           parent="PORTG_FER_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Mode Set" />
   <register name="PORTG_FER_SET.PX11"           parent="PORTG_FER_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Mode Set" />
   <register name="PORTG_FER_SET.PX10"           parent="PORTG_FER_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Mode Set" />
   <register name="PORTG_FER_SET.PX9"            parent="PORTG_FER_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Mode Set" />
   <register name="PORTG_FER_SET.PX8"            parent="PORTG_FER_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Mode Set" />
   <register name="PORTG_FER_SET.PX7"            parent="PORTG_FER_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Mode Set" />
   <register name="PORTG_FER_SET.PX6"            parent="PORTG_FER_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Mode Set" />
   <register name="PORTG_FER_SET.PX5"            parent="PORTG_FER_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Mode Set" />
   <register name="PORTG_FER_SET.PX4"            parent="PORTG_FER_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Mode Set" />
   <register name="PORTG_FER_SET.PX3"            parent="PORTG_FER_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Mode Set" />
   <register name="PORTG_FER_SET.PX2"            parent="PORTG_FER_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Mode Set" />
   <register name="PORTG_FER_SET.PX1"            parent="PORTG_FER_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Mode Set" />
   <register name="PORTG_FER_SET.PX0"            parent="PORTG_FER_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Mode Set" />
<register name="PORTG_FER_CLR"                   read-address="0xFFC03308" write-address="0xFFC03308" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTG" description="PORTG Port x Function Enable Clear Register" />
   <register name="PORTG_FER_CLR.PX15"           parent="PORTG_FER_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Mode Clear" />
   <register name="PORTG_FER_CLR.PX14"           parent="PORTG_FER_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Mode Clear" />
   <register name="PORTG_FER_CLR.PX13"           parent="PORTG_FER_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Mode Clear" />
   <register name="PORTG_FER_CLR.PX12"           parent="PORTG_FER_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Mode Clear" />
   <register name="PORTG_FER_CLR.PX11"           parent="PORTG_FER_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Mode Clear" />
   <register name="PORTG_FER_CLR.PX10"           parent="PORTG_FER_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Mode Clear" />
   <register name="PORTG_FER_CLR.PX9"            parent="PORTG_FER_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Mode Clear" />
   <register name="PORTG_FER_CLR.PX8"            parent="PORTG_FER_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Mode Clear" />
   <register name="PORTG_FER_CLR.PX7"            parent="PORTG_FER_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Mode Clear" />
   <register name="PORTG_FER_CLR.PX6"            parent="PORTG_FER_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Mode Clear" />
   <register name="PORTG_FER_CLR.PX5"            parent="PORTG_FER_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Mode Clear" />
   <register name="PORTG_FER_CLR.PX4"            parent="PORTG_FER_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Mode Clear" />
   <register name="PORTG_FER_CLR.PX3"            parent="PORTG_FER_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Mode Clear" />
   <register name="PORTG_FER_CLR.PX2"            parent="PORTG_FER_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Mode Clear" />
   <register name="PORTG_FER_CLR.PX1"            parent="PORTG_FER_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Mode Clear" />
   <register name="PORTG_FER_CLR.PX0"            parent="PORTG_FER_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Mode Clear" />
<register name="PORTG_DATA"                      read-address="0xFFC0330C" write-address="0xFFC0330C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTG" description="PORTG Port x GPIO Data Register" />
   <register name="PORTG_DATA.PX15"              parent="PORTG_DATA" bit-position="15" bit-size="1" description="Port x Bit 15 Data" />
   <register name="PORTG_DATA.PX14"              parent="PORTG_DATA" bit-position="14" bit-size="1" description="Port x Bit 14 Data" />
   <register name="PORTG_DATA.PX13"              parent="PORTG_DATA" bit-position="13" bit-size="1" description="Port x Bit 13 Data" />
   <register name="PORTG_DATA.PX12"              parent="PORTG_DATA" bit-position="12" bit-size="1" description="Port x Bit 12 Data" />
   <register name="PORTG_DATA.PX11"              parent="PORTG_DATA" bit-position="11" bit-size="1" description="Port x Bit 11 Data" />
   <register name="PORTG_DATA.PX10"              parent="PORTG_DATA" bit-position="10" bit-size="1" description="Port x Bit 10 Data" />
   <register name="PORTG_DATA.PX9"               parent="PORTG_DATA" bit-position="9" bit-size="1" description="Port x Bit 9 Data" />
   <register name="PORTG_DATA.PX8"               parent="PORTG_DATA" bit-position="8" bit-size="1" description="Port x Bit 8 Data" />
   <register name="PORTG_DATA.PX7"               parent="PORTG_DATA" bit-position="7" bit-size="1" description="Port x Bit 7 Data" />
   <register name="PORTG_DATA.PX6"               parent="PORTG_DATA" bit-position="6" bit-size="1" description="Port x Bit 6 Data" />
   <register name="PORTG_DATA.PX5"               parent="PORTG_DATA" bit-position="5" bit-size="1" description="Port x Bit 5 Data" />
   <register name="PORTG_DATA.PX4"               parent="PORTG_DATA" bit-position="4" bit-size="1" description="Port x Bit 4 Data" />
   <register name="PORTG_DATA.PX3"               parent="PORTG_DATA" bit-position="3" bit-size="1" description="Port x Bit 3 Data" />
   <register name="PORTG_DATA.PX2"               parent="PORTG_DATA" bit-position="2" bit-size="1" description="Port x Bit 2 Data" />
   <register name="PORTG_DATA.PX1"               parent="PORTG_DATA" bit-position="1" bit-size="1" description="Port x Bit 1 Data" />
   <register name="PORTG_DATA.PX0"               parent="PORTG_DATA" bit-position="0" bit-size="1" description="Port x Bit 0 Data" />
<register name="PORTG_DATA_SET"                  read-address="0xFFC03310" write-address="0xFFC03310" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTG" description="PORTG Port x GPIO Data Set Register" />
   <register name="PORTG_DATA_SET.PX15"          parent="PORTG_DATA_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Data Set" />
   <register name="PORTG_DATA_SET.PX14"          parent="PORTG_DATA_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Data Set" />
   <register name="PORTG_DATA_SET.PX13"          parent="PORTG_DATA_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Data Set" />
   <register name="PORTG_DATA_SET.PX12"          parent="PORTG_DATA_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Data Set" />
   <register name="PORTG_DATA_SET.PX11"          parent="PORTG_DATA_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Data Set" />
   <register name="PORTG_DATA_SET.PX10"          parent="PORTG_DATA_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Data Set" />
   <register name="PORTG_DATA_SET.PX9"           parent="PORTG_DATA_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Data Set" />
   <register name="PORTG_DATA_SET.PX8"           parent="PORTG_DATA_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Data Set" />
   <register name="PORTG_DATA_SET.PX7"           parent="PORTG_DATA_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Data Set" />
   <register name="PORTG_DATA_SET.PX6"           parent="PORTG_DATA_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Data Set" />
   <register name="PORTG_DATA_SET.PX5"           parent="PORTG_DATA_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Data Set" />
   <register name="PORTG_DATA_SET.PX4"           parent="PORTG_DATA_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Data Set" />
   <register name="PORTG_DATA_SET.PX3"           parent="PORTG_DATA_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Data Set" />
   <register name="PORTG_DATA_SET.PX2"           parent="PORTG_DATA_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Data Set" />
   <register name="PORTG_DATA_SET.PX1"           parent="PORTG_DATA_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Data Set" />
   <register name="PORTG_DATA_SET.PX0"           parent="PORTG_DATA_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Data Set" />
<register name="PORTG_DATA_CLR"                  read-address="0xFFC03314" write-address="0xFFC03314" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTG" description="PORTG Port x GPIO Data Clear Register" />
   <register name="PORTG_DATA_CLR.PX15"          parent="PORTG_DATA_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Data Clear" />
   <register name="PORTG_DATA_CLR.PX14"          parent="PORTG_DATA_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Data Clear" />
   <register name="PORTG_DATA_CLR.PX13"          parent="PORTG_DATA_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Data Clear" />
   <register name="PORTG_DATA_CLR.PX12"          parent="PORTG_DATA_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Data Clear" />
   <register name="PORTG_DATA_CLR.PX11"          parent="PORTG_DATA_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Data Clear" />
   <register name="PORTG_DATA_CLR.PX10"          parent="PORTG_DATA_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Data Clear" />
   <register name="PORTG_DATA_CLR.PX9"           parent="PORTG_DATA_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Data Clear" />
   <register name="PORTG_DATA_CLR.PX8"           parent="PORTG_DATA_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Data Clear" />
   <register name="PORTG_DATA_CLR.PX7"           parent="PORTG_DATA_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Data Clear" />
   <register name="PORTG_DATA_CLR.PX6"           parent="PORTG_DATA_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Data Clear" />
   <register name="PORTG_DATA_CLR.PX5"           parent="PORTG_DATA_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Data Clear" />
   <register name="PORTG_DATA_CLR.PX4"           parent="PORTG_DATA_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Data Clear" />
   <register name="PORTG_DATA_CLR.PX3"           parent="PORTG_DATA_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Data Clear" />
   <register name="PORTG_DATA_CLR.PX2"           parent="PORTG_DATA_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Data Clear" />
   <register name="PORTG_DATA_CLR.PX1"           parent="PORTG_DATA_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Data Clear" />
   <register name="PORTG_DATA_CLR.PX0"           parent="PORTG_DATA_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Data Clear" />
<register name="PORTG_DIR"                       read-address="0xFFC03318" write-address="0xFFC03318" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTG" description="PORTG Port x GPIO Direction Register" />
   <register name="PORTG_DIR.PX15"               parent="PORTG_DIR" bit-position="15" bit-size="1" description="Port x Bit 15 Direction" />
   <register name="PORTG_DIR.PX14"               parent="PORTG_DIR" bit-position="14" bit-size="1" description="Port x Bit 14 Direction" />
   <register name="PORTG_DIR.PX13"               parent="PORTG_DIR" bit-position="13" bit-size="1" description="Port x Bit 13 Direction" />
   <register name="PORTG_DIR.PX12"               parent="PORTG_DIR" bit-position="12" bit-size="1" description="Port x Bit 12 Direction" />
   <register name="PORTG_DIR.PX11"               parent="PORTG_DIR" bit-position="11" bit-size="1" description="Port x Bit 11 Direction" />
   <register name="PORTG_DIR.PX10"               parent="PORTG_DIR" bit-position="10" bit-size="1" description="Port x Bit 10 Direction" />
   <register name="PORTG_DIR.PX9"                parent="PORTG_DIR" bit-position="9" bit-size="1" description="Port x Bit 9 Direction" />
   <register name="PORTG_DIR.PX8"                parent="PORTG_DIR" bit-position="8" bit-size="1" description="Port x Bit 8 Direction" />
   <register name="PORTG_DIR.PX7"                parent="PORTG_DIR" bit-position="7" bit-size="1" description="Port x Bit 7 Direction" />
   <register name="PORTG_DIR.PX6"                parent="PORTG_DIR" bit-position="6" bit-size="1" description="Port x Bit 6 Direction" />
   <register name="PORTG_DIR.PX5"                parent="PORTG_DIR" bit-position="5" bit-size="1" description="Port x Bit 5 Direction" />
   <register name="PORTG_DIR.PX4"                parent="PORTG_DIR" bit-position="4" bit-size="1" description="Port x Bit 4 Direction" />
   <register name="PORTG_DIR.PX3"                parent="PORTG_DIR" bit-position="3" bit-size="1" description="Port x Bit 3 Direction" />
   <register name="PORTG_DIR.PX2"                parent="PORTG_DIR" bit-position="2" bit-size="1" description="Port x Bit 2 Direction" />
   <register name="PORTG_DIR.PX1"                parent="PORTG_DIR" bit-position="1" bit-size="1" description="Port x Bit 1 Direction" />
   <register name="PORTG_DIR.PX0"                parent="PORTG_DIR" bit-position="0" bit-size="1" description="Port x Bit 0 Direction" />
<register name="PORTG_DIR_SET"                   read-address="0xFFC0331C" write-address="0xFFC0331C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTG" description="PORTG Port x GPIO Direction Set Register" />
   <register name="PORTG_DIR_SET.PX15"           parent="PORTG_DIR_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Direction Set" />
   <register name="PORTG_DIR_SET.PX14"           parent="PORTG_DIR_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Direction Set" />
   <register name="PORTG_DIR_SET.PX13"           parent="PORTG_DIR_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Direction Set" />
   <register name="PORTG_DIR_SET.PX12"           parent="PORTG_DIR_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Direction Set" />
   <register name="PORTG_DIR_SET.PX11"           parent="PORTG_DIR_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Direction Set" />
   <register name="PORTG_DIR_SET.PX10"           parent="PORTG_DIR_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Direction Set" />
   <register name="PORTG_DIR_SET.PX9"            parent="PORTG_DIR_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Direction Set" />
   <register name="PORTG_DIR_SET.PX8"            parent="PORTG_DIR_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Direction Set" />
   <register name="PORTG_DIR_SET.PX7"            parent="PORTG_DIR_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Direction Set" />
   <register name="PORTG_DIR_SET.PX6"            parent="PORTG_DIR_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Direction Set" />
   <register name="PORTG_DIR_SET.PX5"            parent="PORTG_DIR_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Direction Set" />
   <register name="PORTG_DIR_SET.PX4"            parent="PORTG_DIR_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Direction Set" />
   <register name="PORTG_DIR_SET.PX3"            parent="PORTG_DIR_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Direction Set" />
   <register name="PORTG_DIR_SET.PX2"            parent="PORTG_DIR_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Direction Set" />
   <register name="PORTG_DIR_SET.PX1"            parent="PORTG_DIR_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Direction Set" />
   <register name="PORTG_DIR_SET.PX0"            parent="PORTG_DIR_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Direction Set" />
<register name="PORTG_DIR_CLR"                   read-address="0xFFC03320" write-address="0xFFC03320" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTG" description="PORTG Port x GPIO Direction Clear Register" />
   <register name="PORTG_DIR_CLR.PX15"           parent="PORTG_DIR_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Direction Clear" />
   <register name="PORTG_DIR_CLR.PX14"           parent="PORTG_DIR_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Direction Clear" />
   <register name="PORTG_DIR_CLR.PX13"           parent="PORTG_DIR_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Direction Clear" />
   <register name="PORTG_DIR_CLR.PX12"           parent="PORTG_DIR_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Direction Clear" />
   <register name="PORTG_DIR_CLR.PX11"           parent="PORTG_DIR_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Direction Clear" />
   <register name="PORTG_DIR_CLR.PX10"           parent="PORTG_DIR_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Direction Clear" />
   <register name="PORTG_DIR_CLR.PX9"            parent="PORTG_DIR_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Direction Clear" />
   <register name="PORTG_DIR_CLR.PX8"            parent="PORTG_DIR_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Direction Clear" />
   <register name="PORTG_DIR_CLR.PX7"            parent="PORTG_DIR_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Direction Clear" />
   <register name="PORTG_DIR_CLR.PX6"            parent="PORTG_DIR_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Direction Clear" />
   <register name="PORTG_DIR_CLR.PX5"            parent="PORTG_DIR_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Direction Clear" />
   <register name="PORTG_DIR_CLR.PX4"            parent="PORTG_DIR_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Direction Clear" />
   <register name="PORTG_DIR_CLR.PX3"            parent="PORTG_DIR_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Direction Clear" />
   <register name="PORTG_DIR_CLR.PX2"            parent="PORTG_DIR_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Direction Clear" />
   <register name="PORTG_DIR_CLR.PX1"            parent="PORTG_DIR_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Direction Clear" />
   <register name="PORTG_DIR_CLR.PX0"            parent="PORTG_DIR_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Direction Clear" />
<register name="PORTG_INEN"                      read-address="0xFFC03324" write-address="0xFFC03324" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTG" description="PORTG Port x GPIO Input Enable Register" />
   <register name="PORTG_INEN.PX15"              parent="PORTG_INEN" bit-position="15" bit-size="1" description="Port x Bit 15 Input Enable" />
   <register name="PORTG_INEN.PX14"              parent="PORTG_INEN" bit-position="14" bit-size="1" description="Port x Bit 14 Input Enable" />
   <register name="PORTG_INEN.PX13"              parent="PORTG_INEN" bit-position="13" bit-size="1" description="Port x Bit 13 Input Enable" />
   <register name="PORTG_INEN.PX12"              parent="PORTG_INEN" bit-position="12" bit-size="1" description="Port x Bit 12 Input Enable" />
   <register name="PORTG_INEN.PX11"              parent="PORTG_INEN" bit-position="11" bit-size="1" description="Port x Bit 11 Input Enable" />
   <register name="PORTG_INEN.PX10"              parent="PORTG_INEN" bit-position="10" bit-size="1" description="Port x Bit 10 Input Enable" />
   <register name="PORTG_INEN.PX9"               parent="PORTG_INEN" bit-position="9" bit-size="1" description="Port x Bit 9 Input Enable" />
   <register name="PORTG_INEN.PX8"               parent="PORTG_INEN" bit-position="8" bit-size="1" description="Port x Bit 8 Input Enable" />
   <register name="PORTG_INEN.PX7"               parent="PORTG_INEN" bit-position="7" bit-size="1" description="Port x Bit 7 Input Enable" />
   <register name="PORTG_INEN.PX6"               parent="PORTG_INEN" bit-position="6" bit-size="1" description="Port x Bit 6 Input Enable" />
   <register name="PORTG_INEN.PX5"               parent="PORTG_INEN" bit-position="5" bit-size="1" description="Port x Bit 5 Input Enable" />
   <register name="PORTG_INEN.PX4"               parent="PORTG_INEN" bit-position="4" bit-size="1" description="Port x Bit 4 Input Enable" />
   <register name="PORTG_INEN.PX3"               parent="PORTG_INEN" bit-position="3" bit-size="1" description="Port x Bit 3 Input Enable" />
   <register name="PORTG_INEN.PX2"               parent="PORTG_INEN" bit-position="2" bit-size="1" description="Port x Bit 2 Input Enable" />
   <register name="PORTG_INEN.PX1"               parent="PORTG_INEN" bit-position="1" bit-size="1" description="Port x Bit 1 Input Enable" />
   <register name="PORTG_INEN.PX0"               parent="PORTG_INEN" bit-position="0" bit-size="1" description="Port x Bit 0 Input Enable" />
<register name="PORTG_INEN_SET"                  read-address="0xFFC03328" write-address="0xFFC03328" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTG" description="PORTG Port x GPIO Input Enable Set Register" />
   <register name="PORTG_INEN_SET.PX15"          parent="PORTG_INEN_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Input Enable Set" />
   <register name="PORTG_INEN_SET.PX14"          parent="PORTG_INEN_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Input Enable Set" />
   <register name="PORTG_INEN_SET.PX13"          parent="PORTG_INEN_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Input Enable Set" />
   <register name="PORTG_INEN_SET.PX12"          parent="PORTG_INEN_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Input Enable Set" />
   <register name="PORTG_INEN_SET.PX11"          parent="PORTG_INEN_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Input Enable Set" />
   <register name="PORTG_INEN_SET.PX10"          parent="PORTG_INEN_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Input Enable Set" />
   <register name="PORTG_INEN_SET.PX9"           parent="PORTG_INEN_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Input Enable Set" />
   <register name="PORTG_INEN_SET.PX8"           parent="PORTG_INEN_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Input Enable Set" />
   <register name="PORTG_INEN_SET.PX7"           parent="PORTG_INEN_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Input Enable Set" />
   <register name="PORTG_INEN_SET.PX6"           parent="PORTG_INEN_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Input Enable Set" />
   <register name="PORTG_INEN_SET.PX5"           parent="PORTG_INEN_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Input Enable Set" />
   <register name="PORTG_INEN_SET.PX4"           parent="PORTG_INEN_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Input Enable Set" />
   <register name="PORTG_INEN_SET.PX3"           parent="PORTG_INEN_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Input Enable Set" />
   <register name="PORTG_INEN_SET.PX2"           parent="PORTG_INEN_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Input Enable Set" />
   <register name="PORTG_INEN_SET.PX1"           parent="PORTG_INEN_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Input Enable Set" />
   <register name="PORTG_INEN_SET.PX0"           parent="PORTG_INEN_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Input Enable Set" />
<register name="PORTG_INEN_CLR"                  read-address="0xFFC0332C" write-address="0xFFC0332C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTG" description="PORTG Port x GPIO Input Enable Clear Register" />
   <register name="PORTG_INEN_CLR.PX15"          parent="PORTG_INEN_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Input Enable Clear" />
   <register name="PORTG_INEN_CLR.PX14"          parent="PORTG_INEN_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Input Enable Clear" />
   <register name="PORTG_INEN_CLR.PX13"          parent="PORTG_INEN_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Input Enable Clear" />
   <register name="PORTG_INEN_CLR.PX12"          parent="PORTG_INEN_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Input Enable Clear" />
   <register name="PORTG_INEN_CLR.PX11"          parent="PORTG_INEN_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Input Enable Clear" />
   <register name="PORTG_INEN_CLR.PX10"          parent="PORTG_INEN_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Input Enable Clear" />
   <register name="PORTG_INEN_CLR.PX9"           parent="PORTG_INEN_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Input Enable Clear" />
   <register name="PORTG_INEN_CLR.PX8"           parent="PORTG_INEN_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Input Enable Clear" />
   <register name="PORTG_INEN_CLR.PX7"           parent="PORTG_INEN_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Input Enable Clear" />
   <register name="PORTG_INEN_CLR.PX6"           parent="PORTG_INEN_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Input Enable Clear" />
   <register name="PORTG_INEN_CLR.PX5"           parent="PORTG_INEN_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Input Enable Clear" />
   <register name="PORTG_INEN_CLR.PX4"           parent="PORTG_INEN_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Input Enable Clear" />
   <register name="PORTG_INEN_CLR.PX3"           parent="PORTG_INEN_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Input Enable Clear" />
   <register name="PORTG_INEN_CLR.PX2"           parent="PORTG_INEN_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Input Enable Clear" />
   <register name="PORTG_INEN_CLR.PX1"           parent="PORTG_INEN_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Input Enable Clear" />
   <register name="PORTG_INEN_CLR.PX0"           parent="PORTG_INEN_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Input Enable Clear" />
<register name="PORTG_MUX"                       read-address="0xFFC03330" write-address="0xFFC03330" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTG" description="PORTG Port x Multiplexer Control Register" />
   <register name="PORTG_MUX.MUX15"              parent="PORTG_MUX" bit-position="30" bit-size="2" description="Mux for Port x Bit 15" />
   <register name="PORTG_MUX.MUX14"              parent="PORTG_MUX" bit-position="28" bit-size="2" description="Mux for Port x Bit 14" />
   <register name="PORTG_MUX.MUX13"              parent="PORTG_MUX" bit-position="26" bit-size="2" description="Mux for Port x Bit 13" />
   <register name="PORTG_MUX.MUX12"              parent="PORTG_MUX" bit-position="24" bit-size="2" description="Mux for Port x Bit 12" />
   <register name="PORTG_MUX.MUX11"              parent="PORTG_MUX" bit-position="22" bit-size="2" description="Mux for Port x Bit 11" />
   <register name="PORTG_MUX.MUX10"              parent="PORTG_MUX" bit-position="20" bit-size="2" description="Mux for Port x Bit 10" />
   <register name="PORTG_MUX.MUX9"               parent="PORTG_MUX" bit-position="18" bit-size="2" description="Mux for Port x Bit 9" />
   <register name="PORTG_MUX.MUX8"               parent="PORTG_MUX" bit-position="16" bit-size="2" description="Mux for Port x Bit 8" />
   <register name="PORTG_MUX.MUX7"               parent="PORTG_MUX" bit-position="14" bit-size="2" description="Mux for Port x Bit 7" />
   <register name="PORTG_MUX.MUX6"               parent="PORTG_MUX" bit-position="12" bit-size="2" description="Mux for Port x Bit 6" />
   <register name="PORTG_MUX.MUX5"               parent="PORTG_MUX" bit-position="10" bit-size="2" description="Mux for Port x Bit 5" />
   <register name="PORTG_MUX.MUX4"               parent="PORTG_MUX" bit-position="8" bit-size="2" description="Mux for Port x Bit 4" />
   <register name="PORTG_MUX.MUX3"               parent="PORTG_MUX" bit-position="6" bit-size="2" description="Mux for Port x Bit 3" />
   <register name="PORTG_MUX.MUX2"               parent="PORTG_MUX" bit-position="4" bit-size="2" description="Mux for Port x Bit 2" />
   <register name="PORTG_MUX.MUX1"               parent="PORTG_MUX" bit-position="2" bit-size="2" description="Mux for Port x Bit 1" />
   <register name="PORTG_MUX.MUX0"               parent="PORTG_MUX" bit-position="0" bit-size="2" description="Mux for Port x Bit 0" />
<register name="PORTG_DATA_TGL"                  read-address="0xFFC03334" write-address="0xFFC03334" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTG" description="PORTG Port x GPIO Input Enable Toggle Register" />
   <register name="PORTG_DATA_TGL.PX15"          parent="PORTG_DATA_TGL" bit-position="15" bit-size="1" description="Port x Bit 15 Toggle" />
   <register name="PORTG_DATA_TGL.PX14"          parent="PORTG_DATA_TGL" bit-position="14" bit-size="1" description="Port x Bit 14 Toggle" />
   <register name="PORTG_DATA_TGL.PX13"          parent="PORTG_DATA_TGL" bit-position="13" bit-size="1" description="Port x Bit 13 Toggle" />
   <register name="PORTG_DATA_TGL.PX12"          parent="PORTG_DATA_TGL" bit-position="12" bit-size="1" description="Port x Bit 12 Toggle" />
   <register name="PORTG_DATA_TGL.PX11"          parent="PORTG_DATA_TGL" bit-position="11" bit-size="1" description="Port x Bit 11 Toggle" />
   <register name="PORTG_DATA_TGL.PX10"          parent="PORTG_DATA_TGL" bit-position="10" bit-size="1" description="Port x Bit 10 Toggle" />
   <register name="PORTG_DATA_TGL.PX9"           parent="PORTG_DATA_TGL" bit-position="9" bit-size="1" description="Port x Bit 9 Toggle" />
   <register name="PORTG_DATA_TGL.PX8"           parent="PORTG_DATA_TGL" bit-position="8" bit-size="1" description="Port x Bit 8 Toggle" />
   <register name="PORTG_DATA_TGL.PX7"           parent="PORTG_DATA_TGL" bit-position="7" bit-size="1" description="Port x Bit 7 Toggle" />
   <register name="PORTG_DATA_TGL.PX6"           parent="PORTG_DATA_TGL" bit-position="6" bit-size="1" description="Port x Bit 6 Toggle" />
   <register name="PORTG_DATA_TGL.PX5"           parent="PORTG_DATA_TGL" bit-position="5" bit-size="1" description="Port x Bit 5 Toggle" />
   <register name="PORTG_DATA_TGL.PX4"           parent="PORTG_DATA_TGL" bit-position="4" bit-size="1" description="Port x Bit 4 Toggle" />
   <register name="PORTG_DATA_TGL.PX3"           parent="PORTG_DATA_TGL" bit-position="3" bit-size="1" description="Port x Bit 3 Toggle" />
   <register name="PORTG_DATA_TGL.PX2"           parent="PORTG_DATA_TGL" bit-position="2" bit-size="1" description="Port x Bit 2 Toggle" />
   <register name="PORTG_DATA_TGL.PX1"           parent="PORTG_DATA_TGL" bit-position="1" bit-size="1" description="Port x Bit 1 Toggle" />
   <register name="PORTG_DATA_TGL.PX0"           parent="PORTG_DATA_TGL" bit-position="0" bit-size="1" description="Port x Bit 0 Toggle" />
<register name="PORTG_POL"                       read-address="0xFFC03338" write-address="0xFFC03338" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTG" description="PORTG Port x GPIO Polarity Invert Register" />
   <register name="PORTG_POL.PX15"               parent="PORTG_POL" bit-position="15" bit-size="1" description="Port x Bit 15 Polarity Invert" />
   <register name="PORTG_POL.PX14"               parent="PORTG_POL" bit-position="14" bit-size="1" description="Port x Bit 14 Polarity Invert" />
   <register name="PORTG_POL.PX13"               parent="PORTG_POL" bit-position="13" bit-size="1" description="Port x Bit 13 Polarity Invert" />
   <register name="PORTG_POL.PX12"               parent="PORTG_POL" bit-position="12" bit-size="1" description="Port x Bit 12 Polarity Invert" />
   <register name="PORTG_POL.PX11"               parent="PORTG_POL" bit-position="11" bit-size="1" description="Port x Bit 11 Polarity Invert" />
   <register name="PORTG_POL.PX10"               parent="PORTG_POL" bit-position="10" bit-size="1" description="Port x Bit 10 Polarity Invert" />
   <register name="PORTG_POL.PX9"                parent="PORTG_POL" bit-position="9" bit-size="1" description="Port x Bit 9 Polarity Invert" />
   <register name="PORTG_POL.PX8"                parent="PORTG_POL" bit-position="8" bit-size="1" description="Port x Bit 8 Polarity Invert" />
   <register name="PORTG_POL.PX7"                parent="PORTG_POL" bit-position="7" bit-size="1" description="Port x Bit 7 Polarity Invert" />
   <register name="PORTG_POL.PX6"                parent="PORTG_POL" bit-position="6" bit-size="1" description="Port x Bit 6 Polarity Invert" />
   <register name="PORTG_POL.PX5"                parent="PORTG_POL" bit-position="5" bit-size="1" description="Port x Bit 5 Polarity Invert" />
   <register name="PORTG_POL.PX4"                parent="PORTG_POL" bit-position="4" bit-size="1" description="Port x Bit 4 Polarity Invert" />
   <register name="PORTG_POL.PX3"                parent="PORTG_POL" bit-position="3" bit-size="1" description="Port x Bit 3 Polarity Invert" />
   <register name="PORTG_POL.PX2"                parent="PORTG_POL" bit-position="2" bit-size="1" description="Port x Bit 2 Polarity Invert" />
   <register name="PORTG_POL.PX1"                parent="PORTG_POL" bit-position="1" bit-size="1" description="Port x Bit 1 Polarity Invert" />
   <register name="PORTG_POL.PX0"                parent="PORTG_POL" bit-position="0" bit-size="1" description="Port x Bit 0 Polarity Invert" />
<register name="PORTG_POL_SET"                   read-address="0xFFC0333C" write-address="0xFFC0333C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTG" description="PORTG Port x GPIO Polarity Invert Set Register" />
   <register name="PORTG_POL_SET.PX15"           parent="PORTG_POL_SET" bit-position="15" bit-size="1" description="Port x Bit 15 Polarity Invert Set" />
   <register name="PORTG_POL_SET.PX14"           parent="PORTG_POL_SET" bit-position="14" bit-size="1" description="Port x Bit 14 Polarity Invert Set" />
   <register name="PORTG_POL_SET.PX13"           parent="PORTG_POL_SET" bit-position="13" bit-size="1" description="Port x Bit 13 Polarity Invert Set" />
   <register name="PORTG_POL_SET.PX12"           parent="PORTG_POL_SET" bit-position="12" bit-size="1" description="Port x Bit 12 Polarity Invert Set" />
   <register name="PORTG_POL_SET.PX11"           parent="PORTG_POL_SET" bit-position="11" bit-size="1" description="Port x Bit 11 Polarity Invert Set" />
   <register name="PORTG_POL_SET.PX10"           parent="PORTG_POL_SET" bit-position="10" bit-size="1" description="Port x Bit 10 Polarity Invert Set" />
   <register name="PORTG_POL_SET.PX9"            parent="PORTG_POL_SET" bit-position="9" bit-size="1" description="Port x Bit 9 Polarity Invert Set" />
   <register name="PORTG_POL_SET.PX8"            parent="PORTG_POL_SET" bit-position="8" bit-size="1" description="Port x Bit 8 Polarity Invert Set" />
   <register name="PORTG_POL_SET.PX7"            parent="PORTG_POL_SET" bit-position="7" bit-size="1" description="Port x Bit 7 Polarity Invert Set" />
   <register name="PORTG_POL_SET.PX6"            parent="PORTG_POL_SET" bit-position="6" bit-size="1" description="Port x Bit 6 Polarity Invert Set" />
   <register name="PORTG_POL_SET.PX5"            parent="PORTG_POL_SET" bit-position="5" bit-size="1" description="Port x Bit 5 Polarity Invert Set" />
   <register name="PORTG_POL_SET.PX4"            parent="PORTG_POL_SET" bit-position="4" bit-size="1" description="Port x Bit 4 Polarity Invert Set" />
   <register name="PORTG_POL_SET.PX3"            parent="PORTG_POL_SET" bit-position="3" bit-size="1" description="Port x Bit 3 Polarity Invert Set" />
   <register name="PORTG_POL_SET.PX2"            parent="PORTG_POL_SET" bit-position="2" bit-size="1" description="Port x Bit 2 Polarity Invert Set" />
   <register name="PORTG_POL_SET.PX1"            parent="PORTG_POL_SET" bit-position="1" bit-size="1" description="Port x Bit 1 Polarity Invert Set" />
   <register name="PORTG_POL_SET.PX0"            parent="PORTG_POL_SET" bit-position="0" bit-size="1" description="Port x Bit 0 Polarity Invert Set" />
<register name="PORTG_POL_CLR"                   read-address="0xFFC03340" write-address="0xFFC03340" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTG" description="PORTG Port x GPIO Polarity Invert Clear Register" />
   <register name="PORTG_POL_CLR.PX15"           parent="PORTG_POL_CLR" bit-position="15" bit-size="1" description="Port x Bit 15 Polarity Invert Clear" />
   <register name="PORTG_POL_CLR.PX14"           parent="PORTG_POL_CLR" bit-position="14" bit-size="1" description="Port x Bit 14 Polarity Invert Clear" />
   <register name="PORTG_POL_CLR.PX13"           parent="PORTG_POL_CLR" bit-position="13" bit-size="1" description="Port x Bit 13 Polarity Invert Clear" />
   <register name="PORTG_POL_CLR.PX12"           parent="PORTG_POL_CLR" bit-position="12" bit-size="1" description="Port x Bit 12 Polarity Invert Clear" />
   <register name="PORTG_POL_CLR.PX11"           parent="PORTG_POL_CLR" bit-position="11" bit-size="1" description="Port x Bit 11 Polarity Invert Clear" />
   <register name="PORTG_POL_CLR.PX10"           parent="PORTG_POL_CLR" bit-position="10" bit-size="1" description="Port x Bit 10 Polarity Invert Clear" />
   <register name="PORTG_POL_CLR.PX9"            parent="PORTG_POL_CLR" bit-position="9" bit-size="1" description="Port x Bit 9 Polarity Invert Clear" />
   <register name="PORTG_POL_CLR.PX8"            parent="PORTG_POL_CLR" bit-position="8" bit-size="1" description="Port x Bit 8 Polarity Invert Clear" />
   <register name="PORTG_POL_CLR.PX7"            parent="PORTG_POL_CLR" bit-position="7" bit-size="1" description="Port x Bit 7 Polarity Invert Clear" />
   <register name="PORTG_POL_CLR.PX6"            parent="PORTG_POL_CLR" bit-position="6" bit-size="1" description="Port x Bit 6 Polarity Invert Clear" />
   <register name="PORTG_POL_CLR.PX5"            parent="PORTG_POL_CLR" bit-position="5" bit-size="1" description="Port x Bit 5 Polarity Invert Clear" />
   <register name="PORTG_POL_CLR.PX4"            parent="PORTG_POL_CLR" bit-position="4" bit-size="1" description="Port x Bit 4 Polarity Invert Clear" />
   <register name="PORTG_POL_CLR.PX3"            parent="PORTG_POL_CLR" bit-position="3" bit-size="1" description="Port x Bit 3 Polarity Invert Clear" />
   <register name="PORTG_POL_CLR.PX2"            parent="PORTG_POL_CLR" bit-position="2" bit-size="1" description="Port x Bit 2 Polarity Invert Clear" />
   <register name="PORTG_POL_CLR.PX1"            parent="PORTG_POL_CLR" bit-position="1" bit-size="1" description="Port x Bit 1 Polarity Invert Clear" />
   <register name="PORTG_POL_CLR.PX0"            parent="PORTG_POL_CLR" bit-position="0" bit-size="1" description="Port x Bit 0 Polarity Invert Clear" />
<register name="PORTG_LOCK"                      read-address="0xFFC03344" write-address="0xFFC03344" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTG" description="PORTG Port x GPIO Lock Register" />
   <register name="PORTG_LOCK.LOCK"              parent="PORTG_LOCK" bit-position="31" bit-size="1" description="Lock" />
   <register name="PORTG_LOCK.POLAR"             parent="PORTG_LOCK" bit-position="5" bit-size="1" description="Polarity Lock" />
   <register name="PORTG_LOCK.INEN"              parent="PORTG_LOCK" bit-position="4" bit-size="1" description="Input Enable Lock" />
   <register name="PORTG_LOCK.DIR"               parent="PORTG_LOCK" bit-position="3" bit-size="1" description="Direction Lock" />
   <register name="PORTG_LOCK.DATA"              parent="PORTG_LOCK" bit-position="2" bit-size="1" description="Data Lock" />
   <register name="PORTG_LOCK.MUX"               parent="PORTG_LOCK" bit-position="1" bit-size="1" description="Function Multiplexer Lock" />
   <register name="PORTG_LOCK.FER"               parent="PORTG_LOCK" bit-position="0" bit-size="1" description="Function Enable Lock" />
<register name="PORTG_REVID"                     read-address="0xFFC0337C" write-address="0xFFC0337C" bit-size="32" type="IO" mask="FFFFFFFF" group="PORTG" description="PORTG Port x GPIO Revision ID" />
   <register name="PORTG_REVID.MAJOR"            parent="PORTG_REVID" bit-position="4" bit-size="4" description="Major ID" />
   <register name="PORTG_REVID.REV"              parent="PORTG_REVID" bit-position="0" bit-size="4" description="Revision ID" />

<!-- ************************* -->
<!-- ***  Pads Controller  *** -->
<!-- ************************* -->


<!-- *************** -->
<!-- ***  PADS0  *** -->
<!-- *************** -->

<register name="PADS0_EMAC_PTP_CLKSEL"           read-address="0xFFC03404" write-address="0xFFC03404" bit-size="32" type="IO" mask="FFFFFFFF" group="PADS0" description="PADS0 Clock Selection for EMAC and PTP" />
   <register name="PADS0_EMAC_PTP_CLKSEL.EMAC1"  parent="PADS0_EMAC_PTP_CLKSEL" bit-position="2" bit-size="2" description="Select Clock Source for PTP Block in EMAC1" />
   <register name="PADS0_EMAC_PTP_CLKSEL.EMAC0"  parent="PADS0_EMAC_PTP_CLKSEL" bit-position="0" bit-size="2" description="PTP Clock Source 0" />
<register name="PADS0_TWI_VSEL"                  read-address="0xFFC03408" write-address="0xFFC03408" bit-size="32" type="IO" mask="FFFFFFFF" group="PADS0" description="PADS0 TWI Voltage Selection" />
   <register name="PADS0_TWI_VSEL.TWI1"          parent="PADS0_TWI_VSEL" bit-position="4" bit-size="3" description="TWI Voltage Select 1" />
   <register name="PADS0_TWI_VSEL.TWI0"          parent="PADS0_TWI_VSEL" bit-position="0" bit-size="3" description="TWI Voltage Select 0" />
<register name="PADS0_PORTS_HYST"                read-address="0xFFC03440" write-address="0xFFC03440" bit-size="32" type="IO" mask="FFFFFFFF" group="PADS0" description="PADS0 Hysteresis Enable Register" />
   <register name="PADS0_PORTS_HYST.G"           parent="PADS0_PORTS_HYST" bit-position="6" bit-size="1" description="Port G Hysteresis" />
   <register name="PADS0_PORTS_HYST.F"           parent="PADS0_PORTS_HYST" bit-position="5" bit-size="1" description="Port F Hysteresis" />
   <register name="PADS0_PORTS_HYST.E"           parent="PADS0_PORTS_HYST" bit-position="4" bit-size="1" description="Port E Hysteresis" />
   <register name="PADS0_PORTS_HYST.D"           parent="PADS0_PORTS_HYST" bit-position="3" bit-size="1" description="Port D Hysteresis" />
   <register name="PADS0_PORTS_HYST.C"           parent="PADS0_PORTS_HYST" bit-position="2" bit-size="1" description="Port C Hysteresis" />
   <register name="PADS0_PORTS_HYST.B"           parent="PADS0_PORTS_HYST" bit-position="1" bit-size="1" description="Port B Hysteresis" />
   <register name="PADS0_PORTS_HYST.A"           parent="PADS0_PORTS_HYST" bit-position="0" bit-size="1" description="Port A Hysteresis" />

<!-- ************** -->
<!-- ***  PINT  *** -->
<!-- ************** -->


<!-- *************** -->
<!-- ***  PINT0  *** -->
<!-- *************** -->

<register name="PINT0_MSK_SET"                   read-address="0xFFC04000" write-address="0xFFC04000" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT0" description="PINT0 Pint Mask Set Register" />
   <register name="PINT0_MSK_SET.PIQ31"          parent="PINT0_MSK_SET" bit-position="31" bit-size="1" description="Pin Interrupt 31 Unmask" />
   <register name="PINT0_MSK_SET.PIQ30"          parent="PINT0_MSK_SET" bit-position="30" bit-size="1" description="Pin Interrupt 30 Unmask" />
   <register name="PINT0_MSK_SET.PIQ29"          parent="PINT0_MSK_SET" bit-position="29" bit-size="1" description="Pin Interrupt 29 Unmask" />
   <register name="PINT0_MSK_SET.PIQ28"          parent="PINT0_MSK_SET" bit-position="28" bit-size="1" description="Pin Interrupt 28 Unmask" />
   <register name="PINT0_MSK_SET.PIQ27"          parent="PINT0_MSK_SET" bit-position="27" bit-size="1" description="Pin Interrupt 27 Unmask" />
   <register name="PINT0_MSK_SET.PIQ26"          parent="PINT0_MSK_SET" bit-position="26" bit-size="1" description="Pin Interrupt 26 Unmask" />
   <register name="PINT0_MSK_SET.PIQ25"          parent="PINT0_MSK_SET" bit-position="25" bit-size="1" description="Pin Interrupt 25 Unmask" />
   <register name="PINT0_MSK_SET.PIQ24"          parent="PINT0_MSK_SET" bit-position="24" bit-size="1" description="Pin Interrupt 24 Unmask" />
   <register name="PINT0_MSK_SET.PIQ23"          parent="PINT0_MSK_SET" bit-position="23" bit-size="1" description="Pin Interrupt 23 Unmask" />
   <register name="PINT0_MSK_SET.PIQ22"          parent="PINT0_MSK_SET" bit-position="22" bit-size="1" description="Pin Interrupt 22 Unmask" />
   <register name="PINT0_MSK_SET.PIQ21"          parent="PINT0_MSK_SET" bit-position="21" bit-size="1" description="Pin Interrupt 21 Unmask" />
   <register name="PINT0_MSK_SET.PIQ20"          parent="PINT0_MSK_SET" bit-position="20" bit-size="1" description="Pin Interrupt 20 Unmask" />
   <register name="PINT0_MSK_SET.PIQ19"          parent="PINT0_MSK_SET" bit-position="19" bit-size="1" description="Pin Interrupt 19 Unmask" />
   <register name="PINT0_MSK_SET.PIQ18"          parent="PINT0_MSK_SET" bit-position="18" bit-size="1" description="Pin Interrupt 18 Unmask" />
   <register name="PINT0_MSK_SET.PIQ17"          parent="PINT0_MSK_SET" bit-position="17" bit-size="1" description="Pin Interrupt 17 Unmask" />
   <register name="PINT0_MSK_SET.PIQ16"          parent="PINT0_MSK_SET" bit-position="16" bit-size="1" description="Pin Interrupt 16 Unmask" />
   <register name="PINT0_MSK_SET.PIQ15"          parent="PINT0_MSK_SET" bit-position="15" bit-size="1" description="Pin Interrupt 15 Unmask" />
   <register name="PINT0_MSK_SET.PIQ14"          parent="PINT0_MSK_SET" bit-position="14" bit-size="1" description="Pin Interrupt 14 Unmask" />
   <register name="PINT0_MSK_SET.PIQ13"          parent="PINT0_MSK_SET" bit-position="13" bit-size="1" description="Pin Interrupt 13 Unmask" />
   <register name="PINT0_MSK_SET.PIQ12"          parent="PINT0_MSK_SET" bit-position="12" bit-size="1" description="Pin Interrupt 12 Unmask" />
   <register name="PINT0_MSK_SET.PIQ11"          parent="PINT0_MSK_SET" bit-position="11" bit-size="1" description="Pin Interrupt 11 Unmask" />
   <register name="PINT0_MSK_SET.PIQ10"          parent="PINT0_MSK_SET" bit-position="10" bit-size="1" description="Pin Interrupt 10 Unmask" />
   <register name="PINT0_MSK_SET.PIQ9"           parent="PINT0_MSK_SET" bit-position="9" bit-size="1" description="Pin Interrupt 9 Unmask" />
   <register name="PINT0_MSK_SET.PIQ8"           parent="PINT0_MSK_SET" bit-position="8" bit-size="1" description="Pin Interrupt 8 Unmask" />
   <register name="PINT0_MSK_SET.PIQ7"           parent="PINT0_MSK_SET" bit-position="7" bit-size="1" description="Pin Interrupt 7 Unmask" />
   <register name="PINT0_MSK_SET.PIQ6"           parent="PINT0_MSK_SET" bit-position="6" bit-size="1" description="Pin Interrupt 6 Unmask" />
   <register name="PINT0_MSK_SET.PIQ5"           parent="PINT0_MSK_SET" bit-position="5" bit-size="1" description="Pin Interrupt 5 Unmask" />
   <register name="PINT0_MSK_SET.PIQ4"           parent="PINT0_MSK_SET" bit-position="4" bit-size="1" description="Pin Interrupt 4 Unmask" />
   <register name="PINT0_MSK_SET.PIQ3"           parent="PINT0_MSK_SET" bit-position="3" bit-size="1" description="Pin Interrupt 3 Unmask" />
   <register name="PINT0_MSK_SET.PIQ2"           parent="PINT0_MSK_SET" bit-position="2" bit-size="1" description="Pin Interrupt 2 Unmask" />
   <register name="PINT0_MSK_SET.PIQ1"           parent="PINT0_MSK_SET" bit-position="1" bit-size="1" description="Pin Interrupt 1 Unmask" />
   <register name="PINT0_MSK_SET.PIQ0"           parent="PINT0_MSK_SET" bit-position="0" bit-size="1" description="Pin Interrupt 0 Unmask" />
<register name="PINT0_MSK_CLR"                   read-address="0xFFC04004" write-address="0xFFC04004" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT0" description="PINT0 Pint Mask Clear Register" />
   <register name="PINT0_MSK_CLR.PIQ31"          parent="PINT0_MSK_CLR" bit-position="31" bit-size="1" description="Pin Interrupt 31 Mask" />
   <register name="PINT0_MSK_CLR.PIQ30"          parent="PINT0_MSK_CLR" bit-position="30" bit-size="1" description="Pin Interrupt 30 Mask" />
   <register name="PINT0_MSK_CLR.PIQ29"          parent="PINT0_MSK_CLR" bit-position="29" bit-size="1" description="Pin Interrupt 29 Mask" />
   <register name="PINT0_MSK_CLR.PIQ28"          parent="PINT0_MSK_CLR" bit-position="28" bit-size="1" description="Pin Interrupt 28 Mask" />
   <register name="PINT0_MSK_CLR.PIQ27"          parent="PINT0_MSK_CLR" bit-position="27" bit-size="1" description="Pin Interrupt 27 Mask" />
   <register name="PINT0_MSK_CLR.PIQ26"          parent="PINT0_MSK_CLR" bit-position="26" bit-size="1" description="Pin Interrupt 26 Mask" />
   <register name="PINT0_MSK_CLR.PIQ25"          parent="PINT0_MSK_CLR" bit-position="25" bit-size="1" description="Pin Interrupt 25 Mask" />
   <register name="PINT0_MSK_CLR.PIQ24"          parent="PINT0_MSK_CLR" bit-position="24" bit-size="1" description="Pin Interrupt 24 Mask" />
   <register name="PINT0_MSK_CLR.PIQ23"          parent="PINT0_MSK_CLR" bit-position="23" bit-size="1" description="Pin Interrupt 23 Mask" />
   <register name="PINT0_MSK_CLR.PIQ22"          parent="PINT0_MSK_CLR" bit-position="22" bit-size="1" description="Pin Interrupt 22 Mask" />
   <register name="PINT0_MSK_CLR.PIQ21"          parent="PINT0_MSK_CLR" bit-position="21" bit-size="1" description="Pin Interrupt 21 Mask" />
   <register name="PINT0_MSK_CLR.PIQ20"          parent="PINT0_MSK_CLR" bit-position="20" bit-size="1" description="Pin Interrupt 20 Mask" />
   <register name="PINT0_MSK_CLR.PIQ19"          parent="PINT0_MSK_CLR" bit-position="19" bit-size="1" description="Pin Interrupt 19 Mask" />
   <register name="PINT0_MSK_CLR.PIQ18"          parent="PINT0_MSK_CLR" bit-position="18" bit-size="1" description="Pin Interrupt 18 Mask" />
   <register name="PINT0_MSK_CLR.PIQ17"          parent="PINT0_MSK_CLR" bit-position="17" bit-size="1" description="Pin Interrupt 17 Mask" />
   <register name="PINT0_MSK_CLR.PIQ16"          parent="PINT0_MSK_CLR" bit-position="16" bit-size="1" description="Pin Interrupt 16 Mask" />
   <register name="PINT0_MSK_CLR.PIQ15"          parent="PINT0_MSK_CLR" bit-position="15" bit-size="1" description="Pin Interrupt 15 Mask" />
   <register name="PINT0_MSK_CLR.PIQ14"          parent="PINT0_MSK_CLR" bit-position="14" bit-size="1" description="Pin Interrupt 14 Mask" />
   <register name="PINT0_MSK_CLR.PIQ13"          parent="PINT0_MSK_CLR" bit-position="13" bit-size="1" description="Pin Interrupt 13 Mask" />
   <register name="PINT0_MSK_CLR.PIQ12"          parent="PINT0_MSK_CLR" bit-position="12" bit-size="1" description="Pin Interrupt 12 Mask" />
   <register name="PINT0_MSK_CLR.PIQ11"          parent="PINT0_MSK_CLR" bit-position="11" bit-size="1" description="Pin Interrupt 11 Mask" />
   <register name="PINT0_MSK_CLR.PIQ10"          parent="PINT0_MSK_CLR" bit-position="10" bit-size="1" description="Pin Interrupt 10 Mask" />
   <register name="PINT0_MSK_CLR.PIQ9"           parent="PINT0_MSK_CLR" bit-position="9" bit-size="1" description="Pin Interrupt 9 Mask" />
   <register name="PINT0_MSK_CLR.PIQ8"           parent="PINT0_MSK_CLR" bit-position="8" bit-size="1" description="Pin Interrupt 8 Mask" />
   <register name="PINT0_MSK_CLR.PIQ7"           parent="PINT0_MSK_CLR" bit-position="7" bit-size="1" description="Pin Interrupt 7 Mask" />
   <register name="PINT0_MSK_CLR.PIQ6"           parent="PINT0_MSK_CLR" bit-position="6" bit-size="1" description="Pin Interrupt 6 Mask" />
   <register name="PINT0_MSK_CLR.PIQ5"           parent="PINT0_MSK_CLR" bit-position="5" bit-size="1" description="Pin Interrupt 5 Mask" />
   <register name="PINT0_MSK_CLR.PIQ4"           parent="PINT0_MSK_CLR" bit-position="4" bit-size="1" description="Pin Interrupt 4 Mask" />
   <register name="PINT0_MSK_CLR.PIQ3"           parent="PINT0_MSK_CLR" bit-position="3" bit-size="1" description="Pin Interrupt 3 Mask" />
   <register name="PINT0_MSK_CLR.PIQ2"           parent="PINT0_MSK_CLR" bit-position="2" bit-size="1" description="Pin Interrupt 2 Mask" />
   <register name="PINT0_MSK_CLR.PIQ1"           parent="PINT0_MSK_CLR" bit-position="1" bit-size="1" description="Pin Interrupt 1 Mask" />
   <register name="PINT0_MSK_CLR.PIQ0"           parent="PINT0_MSK_CLR" bit-position="0" bit-size="1" description="Pin Interrupt 0 Mask" />
<register name="PINT0_REQ"                       read-address="0xFFC04008" write-address="0xFFC04008" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT0" description="PINT0 Pint Request Register" />
   <register name="PINT0_REQ.PIQ31"              parent="PINT0_REQ" bit-position="31" bit-size="1" description="Pin Interrupt 31 Request" />
   <register name="PINT0_REQ.PIQ30"              parent="PINT0_REQ" bit-position="30" bit-size="1" description="Pin Interrupt 30 Request" />
   <register name="PINT0_REQ.PIQ29"              parent="PINT0_REQ" bit-position="29" bit-size="1" description="Pin Interrupt 29 Request" />
   <register name="PINT0_REQ.PIQ28"              parent="PINT0_REQ" bit-position="28" bit-size="1" description="Pin Interrupt 28 Request" />
   <register name="PINT0_REQ.PIQ27"              parent="PINT0_REQ" bit-position="27" bit-size="1" description="Pin Interrupt 27 Request" />
   <register name="PINT0_REQ.PIQ26"              parent="PINT0_REQ" bit-position="26" bit-size="1" description="Pin Interrupt 26 Request" />
   <register name="PINT0_REQ.PIQ25"              parent="PINT0_REQ" bit-position="25" bit-size="1" description="Pin Interrupt 25 Request" />
   <register name="PINT0_REQ.PIQ24"              parent="PINT0_REQ" bit-position="24" bit-size="1" description="Pin Interrupt 24 Request" />
   <register name="PINT0_REQ.PIQ23"              parent="PINT0_REQ" bit-position="23" bit-size="1" description="Pin Interrupt 23 Request" />
   <register name="PINT0_REQ.PIQ22"              parent="PINT0_REQ" bit-position="22" bit-size="1" description="Pin Interrupt 22 Request" />
   <register name="PINT0_REQ.PIQ21"              parent="PINT0_REQ" bit-position="21" bit-size="1" description="Pin Interrupt 21 Request" />
   <register name="PINT0_REQ.PIQ20"              parent="PINT0_REQ" bit-position="20" bit-size="1" description="Pin Interrupt 20 Request" />
   <register name="PINT0_REQ.PIQ19"              parent="PINT0_REQ" bit-position="19" bit-size="1" description="Pin Interrupt 19 Request" />
   <register name="PINT0_REQ.PIQ18"              parent="PINT0_REQ" bit-position="18" bit-size="1" description="Pin Interrupt 18 Request" />
   <register name="PINT0_REQ.PIQ17"              parent="PINT0_REQ" bit-position="17" bit-size="1" description="Pin Interrupt 17 Request" />
   <register name="PINT0_REQ.PIQ16"              parent="PINT0_REQ" bit-position="16" bit-size="1" description="Pin Interrupt 16 Request" />
   <register name="PINT0_REQ.PIQ15"              parent="PINT0_REQ" bit-position="15" bit-size="1" description="Pin Interrupt 15 Request" />
   <register name="PINT0_REQ.PIQ14"              parent="PINT0_REQ" bit-position="14" bit-size="1" description="Pin Interrupt 14 Request" />
   <register name="PINT0_REQ.PIQ13"              parent="PINT0_REQ" bit-position="13" bit-size="1" description="Pin Interrupt 13 Request" />
   <register name="PINT0_REQ.PIQ12"              parent="PINT0_REQ" bit-position="12" bit-size="1" description="Pin Interrupt 12 Request" />
   <register name="PINT0_REQ.PIQ11"              parent="PINT0_REQ" bit-position="11" bit-size="1" description="Pin Interrupt 11 Request" />
   <register name="PINT0_REQ.PIQ10"              parent="PINT0_REQ" bit-position="10" bit-size="1" description="Pin Interrupt 10 Request" />
   <register name="PINT0_REQ.PIQ9"               parent="PINT0_REQ" bit-position="9" bit-size="1" description="Pin Interrupt 9 Request" />
   <register name="PINT0_REQ.PIQ8"               parent="PINT0_REQ" bit-position="8" bit-size="1" description="Pin Interrupt 8 Request" />
   <register name="PINT0_REQ.PIQ7"               parent="PINT0_REQ" bit-position="7" bit-size="1" description="Pin Interrupt 7 Request" />
   <register name="PINT0_REQ.PIQ6"               parent="PINT0_REQ" bit-position="6" bit-size="1" description="Pin Interrupt 6 Request" />
   <register name="PINT0_REQ.PIQ5"               parent="PINT0_REQ" bit-position="5" bit-size="1" description="Pin Interrupt 5 Request" />
   <register name="PINT0_REQ.PIQ4"               parent="PINT0_REQ" bit-position="4" bit-size="1" description="Pin Interrupt 4 Request" />
   <register name="PINT0_REQ.PIQ3"               parent="PINT0_REQ" bit-position="3" bit-size="1" description="Pin Interrupt 3 Request" />
   <register name="PINT0_REQ.PIQ2"               parent="PINT0_REQ" bit-position="2" bit-size="1" description="Pin Interrupt 2 Request" />
   <register name="PINT0_REQ.PIQ1"               parent="PINT0_REQ" bit-position="1" bit-size="1" description="Pin Interrupt 1 Request" />
   <register name="PINT0_REQ.PIQ0"               parent="PINT0_REQ" bit-position="0" bit-size="1" description="Pin Interrupt 0 Request" />
<register name="PINT0_ASSIGN"                    read-address="0xFFC0400C" write-address="0xFFC0400C" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT0" description="PINT0 Pint Assign Register" />
   <register name="PINT0_ASSIGN.B3MAP"           parent="PINT0_ASSIGN" bit-position="24" bit-size="8" description="Byte 3 Mapping" />
   <register name="PINT0_ASSIGN.B2MAP"           parent="PINT0_ASSIGN" bit-position="16" bit-size="8" description="Byte 2 Mapping" />
   <register name="PINT0_ASSIGN.B1MAP"           parent="PINT0_ASSIGN" bit-position="8" bit-size="8" description="Byte 1 Mapping" />
   <register name="PINT0_ASSIGN.B0MAP"           parent="PINT0_ASSIGN" bit-position="0" bit-size="8" description="Byte 0 Mapping" />
<register name="PINT0_EDGE_SET"                  read-address="0xFFC04010" write-address="0xFFC04010" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT0" description="PINT0 Pint Edge Set Register" />
   <register name="PINT0_EDGE_SET.PIQ31"         parent="PINT0_EDGE_SET" bit-position="31" bit-size="1" description="Pin Interrupt 31 Edge" />
   <register name="PINT0_EDGE_SET.PIQ30"         parent="PINT0_EDGE_SET" bit-position="30" bit-size="1" description="Pin Interrupt 30 Edge" />
   <register name="PINT0_EDGE_SET.PIQ29"         parent="PINT0_EDGE_SET" bit-position="29" bit-size="1" description="Pin Interrupt 29 Edge" />
   <register name="PINT0_EDGE_SET.PIQ28"         parent="PINT0_EDGE_SET" bit-position="28" bit-size="1" description="Pin Interrupt 28 Edge" />
   <register name="PINT0_EDGE_SET.PIQ27"         parent="PINT0_EDGE_SET" bit-position="27" bit-size="1" description="Pin Interrupt 27 Edge" />
   <register name="PINT0_EDGE_SET.PIQ26"         parent="PINT0_EDGE_SET" bit-position="26" bit-size="1" description="Pin Interrupt 26 Edge" />
   <register name="PINT0_EDGE_SET.PIQ25"         parent="PINT0_EDGE_SET" bit-position="25" bit-size="1" description="Pin Interrupt 25 Edge" />
   <register name="PINT0_EDGE_SET.PIQ24"         parent="PINT0_EDGE_SET" bit-position="24" bit-size="1" description="Pin Interrupt 24 Edge" />
   <register name="PINT0_EDGE_SET.PIQ23"         parent="PINT0_EDGE_SET" bit-position="23" bit-size="1" description="Pin Interrupt 23 Edge" />
   <register name="PINT0_EDGE_SET.PIQ22"         parent="PINT0_EDGE_SET" bit-position="22" bit-size="1" description="Pin Interrupt 22 Edge" />
   <register name="PINT0_EDGE_SET.PIQ21"         parent="PINT0_EDGE_SET" bit-position="21" bit-size="1" description="Pin Interrupt 21 Edge" />
   <register name="PINT0_EDGE_SET.PIQ20"         parent="PINT0_EDGE_SET" bit-position="20" bit-size="1" description="Pin Interrupt 20 Edge" />
   <register name="PINT0_EDGE_SET.PIQ19"         parent="PINT0_EDGE_SET" bit-position="19" bit-size="1" description="Pin Interrupt 19 Edge" />
   <register name="PINT0_EDGE_SET.PIQ18"         parent="PINT0_EDGE_SET" bit-position="18" bit-size="1" description="Pin Interrupt 18 Edge" />
   <register name="PINT0_EDGE_SET.PIQ17"         parent="PINT0_EDGE_SET" bit-position="17" bit-size="1" description="Pin Interrupt 17 Edge" />
   <register name="PINT0_EDGE_SET.PIQ16"         parent="PINT0_EDGE_SET" bit-position="16" bit-size="1" description="Pin Interrupt 16 Edge" />
   <register name="PINT0_EDGE_SET.PIQ15"         parent="PINT0_EDGE_SET" bit-position="15" bit-size="1" description="Pin Interrupt 15 Edge" />
   <register name="PINT0_EDGE_SET.PIQ14"         parent="PINT0_EDGE_SET" bit-position="14" bit-size="1" description="Pin Interrupt 14 Edge" />
   <register name="PINT0_EDGE_SET.PIQ13"         parent="PINT0_EDGE_SET" bit-position="13" bit-size="1" description="Pin Interrupt 13 Edge" />
   <register name="PINT0_EDGE_SET.PIQ12"         parent="PINT0_EDGE_SET" bit-position="12" bit-size="1" description="Pin Interrupt 12 Edge" />
   <register name="PINT0_EDGE_SET.PIQ11"         parent="PINT0_EDGE_SET" bit-position="11" bit-size="1" description="Pin Interrupt 11 Edge" />
   <register name="PINT0_EDGE_SET.PIQ10"         parent="PINT0_EDGE_SET" bit-position="10" bit-size="1" description="Pin Interrupt 10 Edge" />
   <register name="PINT0_EDGE_SET.PIQ9"          parent="PINT0_EDGE_SET" bit-position="9" bit-size="1" description="Pin Interrupt 9 Edge" />
   <register name="PINT0_EDGE_SET.PIQ8"          parent="PINT0_EDGE_SET" bit-position="8" bit-size="1" description="Pin Interrupt 8 Edge" />
   <register name="PINT0_EDGE_SET.PIQ7"          parent="PINT0_EDGE_SET" bit-position="7" bit-size="1" description="Pin Interrupt 7 Edge" />
   <register name="PINT0_EDGE_SET.PIQ6"          parent="PINT0_EDGE_SET" bit-position="6" bit-size="1" description="Pin Interrupt 6 Edge" />
   <register name="PINT0_EDGE_SET.PIQ5"          parent="PINT0_EDGE_SET" bit-position="5" bit-size="1" description="Pin Interrupt 5 Edge" />
   <register name="PINT0_EDGE_SET.PIQ4"          parent="PINT0_EDGE_SET" bit-position="4" bit-size="1" description="Pin Interrupt 4 Edge" />
   <register name="PINT0_EDGE_SET.PIQ3"          parent="PINT0_EDGE_SET" bit-position="3" bit-size="1" description="Pin Interrupt 3 Edge" />
   <register name="PINT0_EDGE_SET.PIQ2"          parent="PINT0_EDGE_SET" bit-position="2" bit-size="1" description="Pin Interrupt 2 Edge" />
   <register name="PINT0_EDGE_SET.PIQ1"          parent="PINT0_EDGE_SET" bit-position="1" bit-size="1" description="Pin Interrupt 1 Edge" />
   <register name="PINT0_EDGE_SET.PIQ0"          parent="PINT0_EDGE_SET" bit-position="0" bit-size="1" description="Pin Interrupt 0 Edge" />
<register name="PINT0_EDGE_CLR"                  read-address="0xFFC04014" write-address="0xFFC04014" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT0" description="PINT0 Pint Edge Clear Register" />
   <register name="PINT0_EDGE_CLR.PIQ31"         parent="PINT0_EDGE_CLR" bit-position="31" bit-size="1" description="Pin Interrupt 31 Level" />
   <register name="PINT0_EDGE_CLR.PIQ30"         parent="PINT0_EDGE_CLR" bit-position="30" bit-size="1" description="Pin Interrupt 30 Level" />
   <register name="PINT0_EDGE_CLR.PIQ29"         parent="PINT0_EDGE_CLR" bit-position="29" bit-size="1" description="Pin Interrupt 29 Level" />
   <register name="PINT0_EDGE_CLR.PIQ28"         parent="PINT0_EDGE_CLR" bit-position="28" bit-size="1" description="Pin Interrupt 28 Level" />
   <register name="PINT0_EDGE_CLR.PIQ27"         parent="PINT0_EDGE_CLR" bit-position="27" bit-size="1" description="Pin Interrupt 27 Level" />
   <register name="PINT0_EDGE_CLR.PIQ26"         parent="PINT0_EDGE_CLR" bit-position="26" bit-size="1" description="Pin Interrupt 26 Level" />
   <register name="PINT0_EDGE_CLR.PIQ25"         parent="PINT0_EDGE_CLR" bit-position="25" bit-size="1" description="Pin Interrupt 25 Level" />
   <register name="PINT0_EDGE_CLR.PIQ24"         parent="PINT0_EDGE_CLR" bit-position="24" bit-size="1" description="Pin Interrupt 24 Level" />
   <register name="PINT0_EDGE_CLR.PIQ23"         parent="PINT0_EDGE_CLR" bit-position="23" bit-size="1" description="Pin Interrupt 23 Level" />
   <register name="PINT0_EDGE_CLR.PIQ22"         parent="PINT0_EDGE_CLR" bit-position="22" bit-size="1" description="Pin Interrupt 22 Level" />
   <register name="PINT0_EDGE_CLR.PIQ21"         parent="PINT0_EDGE_CLR" bit-position="21" bit-size="1" description="Pin Interrupt 21 Level" />
   <register name="PINT0_EDGE_CLR.PIQ20"         parent="PINT0_EDGE_CLR" bit-position="20" bit-size="1" description="Pin Interrupt 20 Level" />
   <register name="PINT0_EDGE_CLR.PIQ19"         parent="PINT0_EDGE_CLR" bit-position="19" bit-size="1" description="Pin Interrupt 19 Level" />
   <register name="PINT0_EDGE_CLR.PIQ18"         parent="PINT0_EDGE_CLR" bit-position="18" bit-size="1" description="Pin Interrupt 18 Level" />
   <register name="PINT0_EDGE_CLR.PIQ17"         parent="PINT0_EDGE_CLR" bit-position="17" bit-size="1" description="Pin Interrupt 17 Level" />
   <register name="PINT0_EDGE_CLR.PIQ16"         parent="PINT0_EDGE_CLR" bit-position="16" bit-size="1" description="Pin Interrupt 16 Level" />
   <register name="PINT0_EDGE_CLR.PIQ15"         parent="PINT0_EDGE_CLR" bit-position="15" bit-size="1" description="Pin Interrupt 15 Level" />
   <register name="PINT0_EDGE_CLR.PIQ14"         parent="PINT0_EDGE_CLR" bit-position="14" bit-size="1" description="Pin Interrupt 14 Level" />
   <register name="PINT0_EDGE_CLR.PIQ13"         parent="PINT0_EDGE_CLR" bit-position="13" bit-size="1" description="Pin Interrupt 13 Level" />
   <register name="PINT0_EDGE_CLR.PIQ12"         parent="PINT0_EDGE_CLR" bit-position="12" bit-size="1" description="Pin Interrupt 12 Level" />
   <register name="PINT0_EDGE_CLR.PIQ11"         parent="PINT0_EDGE_CLR" bit-position="11" bit-size="1" description="Pin Interrupt 11 Level" />
   <register name="PINT0_EDGE_CLR.PIQ10"         parent="PINT0_EDGE_CLR" bit-position="10" bit-size="1" description="Pin Interrupt 10 Level" />
   <register name="PINT0_EDGE_CLR.PIQ9"          parent="PINT0_EDGE_CLR" bit-position="9" bit-size="1" description="Pin Interrupt 9 Level" />
   <register name="PINT0_EDGE_CLR.PIQ8"          parent="PINT0_EDGE_CLR" bit-position="8" bit-size="1" description="Pin Interrupt 8 Level" />
   <register name="PINT0_EDGE_CLR.PIQ7"          parent="PINT0_EDGE_CLR" bit-position="7" bit-size="1" description="Pin Interrupt 7 Level" />
   <register name="PINT0_EDGE_CLR.PIQ6"          parent="PINT0_EDGE_CLR" bit-position="6" bit-size="1" description="Pin Interrupt 6 Level" />
   <register name="PINT0_EDGE_CLR.PIQ5"          parent="PINT0_EDGE_CLR" bit-position="5" bit-size="1" description="Pin Interrupt 5 Level" />
   <register name="PINT0_EDGE_CLR.PIQ4"          parent="PINT0_EDGE_CLR" bit-position="4" bit-size="1" description="Pin Interrupt 4 Level" />
   <register name="PINT0_EDGE_CLR.PIQ3"          parent="PINT0_EDGE_CLR" bit-position="3" bit-size="1" description="Pin Interrupt 3 Level" />
   <register name="PINT0_EDGE_CLR.PIQ2"          parent="PINT0_EDGE_CLR" bit-position="2" bit-size="1" description="Pin Interrupt 2 Level" />
   <register name="PINT0_EDGE_CLR.PIQ1"          parent="PINT0_EDGE_CLR" bit-position="1" bit-size="1" description="Pin Interrupt 1 Level" />
   <register name="PINT0_EDGE_CLR.PIQ0"          parent="PINT0_EDGE_CLR" bit-position="0" bit-size="1" description="Pin Interrupt 0 Level" />
<register name="PINT0_INV_SET"                   read-address="0xFFC04018" write-address="0xFFC04018" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT0" description="PINT0 Pint Invert Set Register" />
   <register name="PINT0_INV_SET.PIQ31"          parent="PINT0_INV_SET" bit-position="31" bit-size="1" description="Pin Interrupt 31 Invert" />
   <register name="PINT0_INV_SET.PIQ30"          parent="PINT0_INV_SET" bit-position="30" bit-size="1" description="Pin Interrupt 30 Invert" />
   <register name="PINT0_INV_SET.PIQ29"          parent="PINT0_INV_SET" bit-position="29" bit-size="1" description="Pin Interrupt 29 Invert" />
   <register name="PINT0_INV_SET.PIQ28"          parent="PINT0_INV_SET" bit-position="28" bit-size="1" description="Pin Interrupt 28 Invert" />
   <register name="PINT0_INV_SET.PIQ27"          parent="PINT0_INV_SET" bit-position="27" bit-size="1" description="Pin Interrupt 27 Invert" />
   <register name="PINT0_INV_SET.PIQ26"          parent="PINT0_INV_SET" bit-position="26" bit-size="1" description="Pin Interrupt 26 Invert" />
   <register name="PINT0_INV_SET.PIQ25"          parent="PINT0_INV_SET" bit-position="25" bit-size="1" description="Pin Interrupt 25 Invert" />
   <register name="PINT0_INV_SET.PIQ24"          parent="PINT0_INV_SET" bit-position="24" bit-size="1" description="Pin Interrupt 24 Invert" />
   <register name="PINT0_INV_SET.PIQ23"          parent="PINT0_INV_SET" bit-position="23" bit-size="1" description="Pin Interrupt 23 Invert" />
   <register name="PINT0_INV_SET.PIQ22"          parent="PINT0_INV_SET" bit-position="22" bit-size="1" description="Pin Interrupt 22 Invert" />
   <register name="PINT0_INV_SET.PIQ21"          parent="PINT0_INV_SET" bit-position="21" bit-size="1" description="Pin Interrupt 21 Invert" />
   <register name="PINT0_INV_SET.PIQ20"          parent="PINT0_INV_SET" bit-position="20" bit-size="1" description="Pin Interrupt 20 Invert" />
   <register name="PINT0_INV_SET.PIQ19"          parent="PINT0_INV_SET" bit-position="19" bit-size="1" description="Pin Interrupt 19 Invert" />
   <register name="PINT0_INV_SET.PIQ18"          parent="PINT0_INV_SET" bit-position="18" bit-size="1" description="Pin Interrupt 18 Invert" />
   <register name="PINT0_INV_SET.PIQ17"          parent="PINT0_INV_SET" bit-position="17" bit-size="1" description="Pin Interrupt 17 Invert" />
   <register name="PINT0_INV_SET.PIQ16"          parent="PINT0_INV_SET" bit-position="16" bit-size="1" description="Pin Interrupt 16 Invert" />
   <register name="PINT0_INV_SET.PIQ15"          parent="PINT0_INV_SET" bit-position="15" bit-size="1" description="Pin Interrupt 15 Invert" />
   <register name="PINT0_INV_SET.PIQ14"          parent="PINT0_INV_SET" bit-position="14" bit-size="1" description="Pin Interrupt 14 Invert" />
   <register name="PINT0_INV_SET.PIQ13"          parent="PINT0_INV_SET" bit-position="13" bit-size="1" description="Pin Interrupt 13 Invert" />
   <register name="PINT0_INV_SET.PIQ12"          parent="PINT0_INV_SET" bit-position="12" bit-size="1" description="Pin Interrupt 12 Invert" />
   <register name="PINT0_INV_SET.PIQ11"          parent="PINT0_INV_SET" bit-position="11" bit-size="1" description="Pin Interrupt 11 Invert" />
   <register name="PINT0_INV_SET.PIQ10"          parent="PINT0_INV_SET" bit-position="10" bit-size="1" description="Pin Interrupt 10 Invert" />
   <register name="PINT0_INV_SET.PIQ9"           parent="PINT0_INV_SET" bit-position="9" bit-size="1" description="Pin Interrupt 9 Invert" />
   <register name="PINT0_INV_SET.PIQ8"           parent="PINT0_INV_SET" bit-position="8" bit-size="1" description="Pin Interrupt 8 Invert" />
   <register name="PINT0_INV_SET.PIQ7"           parent="PINT0_INV_SET" bit-position="7" bit-size="1" description="Pin Interrupt 7 Invert" />
   <register name="PINT0_INV_SET.PIQ6"           parent="PINT0_INV_SET" bit-position="6" bit-size="1" description="Pin Interrupt 6 Invert" />
   <register name="PINT0_INV_SET.PIQ5"           parent="PINT0_INV_SET" bit-position="5" bit-size="1" description="Pin Interrupt 5 Invert" />
   <register name="PINT0_INV_SET.PIQ4"           parent="PINT0_INV_SET" bit-position="4" bit-size="1" description="Pin Interrupt 4 Invert" />
   <register name="PINT0_INV_SET.PIQ3"           parent="PINT0_INV_SET" bit-position="3" bit-size="1" description="Pin Interrupt 3 Invert" />
   <register name="PINT0_INV_SET.PIQ2"           parent="PINT0_INV_SET" bit-position="2" bit-size="1" description="Pin Interrupt 2 Invert" />
   <register name="PINT0_INV_SET.PIQ1"           parent="PINT0_INV_SET" bit-position="1" bit-size="1" description="Pin Interrupt 1 Invert" />
   <register name="PINT0_INV_SET.PIQ0"           parent="PINT0_INV_SET" bit-position="0" bit-size="1" description="Pin Interrupt 0 Invert" />
<register name="PINT0_INV_CLR"                   read-address="0xFFC0401C" write-address="0xFFC0401C" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT0" description="PINT0 Pint Invert Clear Register" />
   <register name="PINT0_INV_CLR.PIQ31"          parent="PINT0_INV_CLR" bit-position="31" bit-size="1" description="Pin Interrupt 31 No Invert" />
   <register name="PINT0_INV_CLR.PIQ30"          parent="PINT0_INV_CLR" bit-position="30" bit-size="1" description="Pin Interrupt 30 No Invert" />
   <register name="PINT0_INV_CLR.PIQ29"          parent="PINT0_INV_CLR" bit-position="29" bit-size="1" description="Pin Interrupt 29 No Invert" />
   <register name="PINT0_INV_CLR.PIQ28"          parent="PINT0_INV_CLR" bit-position="28" bit-size="1" description="Pin Interrupt 28 No Invert" />
   <register name="PINT0_INV_CLR.PIQ27"          parent="PINT0_INV_CLR" bit-position="27" bit-size="1" description="Pin Interrupt 27 No Invert" />
   <register name="PINT0_INV_CLR.PIQ26"          parent="PINT0_INV_CLR" bit-position="26" bit-size="1" description="Pin Interrupt 26 No Invert" />
   <register name="PINT0_INV_CLR.PIQ25"          parent="PINT0_INV_CLR" bit-position="25" bit-size="1" description="Pin Interrupt 25 No Invert" />
   <register name="PINT0_INV_CLR.PIQ24"          parent="PINT0_INV_CLR" bit-position="24" bit-size="1" description="Pin Interrupt 24 No Invert" />
   <register name="PINT0_INV_CLR.PIQ23"          parent="PINT0_INV_CLR" bit-position="23" bit-size="1" description="Pin Interrupt 23 No Invert" />
   <register name="PINT0_INV_CLR.PIQ22"          parent="PINT0_INV_CLR" bit-position="22" bit-size="1" description="Pin Interrupt 22 No Invert" />
   <register name="PINT0_INV_CLR.PIQ21"          parent="PINT0_INV_CLR" bit-position="21" bit-size="1" description="Pin Interrupt 21 No Invert" />
   <register name="PINT0_INV_CLR.PIQ20"          parent="PINT0_INV_CLR" bit-position="20" bit-size="1" description="Pin Interrupt 20 No Invert" />
   <register name="PINT0_INV_CLR.PIQ19"          parent="PINT0_INV_CLR" bit-position="19" bit-size="1" description="Pin Interrupt 19 No Invert" />
   <register name="PINT0_INV_CLR.PIQ18"          parent="PINT0_INV_CLR" bit-position="18" bit-size="1" description="Pin Interrupt 18 No Invert" />
   <register name="PINT0_INV_CLR.PIQ17"          parent="PINT0_INV_CLR" bit-position="17" bit-size="1" description="Pin Interrupt 17 No Invert" />
   <register name="PINT0_INV_CLR.PIQ16"          parent="PINT0_INV_CLR" bit-position="16" bit-size="1" description="Pin Interrupt 16 No Invert" />
   <register name="PINT0_INV_CLR.PIQ15"          parent="PINT0_INV_CLR" bit-position="15" bit-size="1" description="Pin Interrupt 15 No Invert" />
   <register name="PINT0_INV_CLR.PIQ14"          parent="PINT0_INV_CLR" bit-position="14" bit-size="1" description="Pin Interrupt 14 No Invert" />
   <register name="PINT0_INV_CLR.PIQ13"          parent="PINT0_INV_CLR" bit-position="13" bit-size="1" description="Pin Interrupt 13 No Invert" />
   <register name="PINT0_INV_CLR.PIQ12"          parent="PINT0_INV_CLR" bit-position="12" bit-size="1" description="Pin Interrupt 12 No Invert" />
   <register name="PINT0_INV_CLR.PIQ11"          parent="PINT0_INV_CLR" bit-position="11" bit-size="1" description="Pin Interrupt 11 No Invert" />
   <register name="PINT0_INV_CLR.PIQ10"          parent="PINT0_INV_CLR" bit-position="10" bit-size="1" description="Pin Interrupt 10 No Invert" />
   <register name="PINT0_INV_CLR.PIQ9"           parent="PINT0_INV_CLR" bit-position="9" bit-size="1" description="Pin Interrupt 9 No Invert" />
   <register name="PINT0_INV_CLR.PIQ8"           parent="PINT0_INV_CLR" bit-position="8" bit-size="1" description="Pin Interrupt 8 No Invert" />
   <register name="PINT0_INV_CLR.PIQ7"           parent="PINT0_INV_CLR" bit-position="7" bit-size="1" description="Pin Interrupt 7 No Invert" />
   <register name="PINT0_INV_CLR.PIQ6"           parent="PINT0_INV_CLR" bit-position="6" bit-size="1" description="Pin Interrupt 6 No Invert" />
   <register name="PINT0_INV_CLR.PIQ5"           parent="PINT0_INV_CLR" bit-position="5" bit-size="1" description="Pin Interrupt 5 No Invert" />
   <register name="PINT0_INV_CLR.PIQ4"           parent="PINT0_INV_CLR" bit-position="4" bit-size="1" description="Pin Interrupt 4 No Invert" />
   <register name="PINT0_INV_CLR.PIQ3"           parent="PINT0_INV_CLR" bit-position="3" bit-size="1" description="Pin Interrupt 3 No Invert" />
   <register name="PINT0_INV_CLR.PIQ2"           parent="PINT0_INV_CLR" bit-position="2" bit-size="1" description="Pin Interrupt 2 No Invert" />
   <register name="PINT0_INV_CLR.PIQ1"           parent="PINT0_INV_CLR" bit-position="1" bit-size="1" description="Pin Interrupt 1 No Invert" />
   <register name="PINT0_INV_CLR.PIQ0"           parent="PINT0_INV_CLR" bit-position="0" bit-size="1" description="Pin Interrupt 0 No Invert" />
<register name="PINT0_PINSTATE"                  read-address="0xFFC04020" write-address="0xFFC04020" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT0" description="PINT0 Pint Pinstate Register" />
   <register name="PINT0_PINSTATE.PIQ31"         parent="PINT0_PINSTATE" bit-position="31" bit-size="1" description="Pin Interrupt 31 State" />
   <register name="PINT0_PINSTATE.PIQ30"         parent="PINT0_PINSTATE" bit-position="30" bit-size="1" description="Pin Interrupt 30 State" />
   <register name="PINT0_PINSTATE.PIQ29"         parent="PINT0_PINSTATE" bit-position="29" bit-size="1" description="Pin Interrupt 29 State" />
   <register name="PINT0_PINSTATE.PIQ28"         parent="PINT0_PINSTATE" bit-position="28" bit-size="1" description="Pin Interrupt 28 State" />
   <register name="PINT0_PINSTATE.PIQ27"         parent="PINT0_PINSTATE" bit-position="27" bit-size="1" description="Pin Interrupt 27 State" />
   <register name="PINT0_PINSTATE.PIQ26"         parent="PINT0_PINSTATE" bit-position="26" bit-size="1" description="Pin Interrupt 26 State" />
   <register name="PINT0_PINSTATE.PIQ25"         parent="PINT0_PINSTATE" bit-position="25" bit-size="1" description="Pin Interrupt 25 State" />
   <register name="PINT0_PINSTATE.PIQ24"         parent="PINT0_PINSTATE" bit-position="24" bit-size="1" description="Pin Interrupt 24 State" />
   <register name="PINT0_PINSTATE.PIQ23"         parent="PINT0_PINSTATE" bit-position="23" bit-size="1" description="Pin Interrupt 23 State" />
   <register name="PINT0_PINSTATE.PIQ22"         parent="PINT0_PINSTATE" bit-position="22" bit-size="1" description="Pin Interrupt 22 State" />
   <register name="PINT0_PINSTATE.PIQ21"         parent="PINT0_PINSTATE" bit-position="21" bit-size="1" description="Pin Interrupt 21 State" />
   <register name="PINT0_PINSTATE.PIQ20"         parent="PINT0_PINSTATE" bit-position="20" bit-size="1" description="Pin Interrupt 20 State" />
   <register name="PINT0_PINSTATE.PIQ19"         parent="PINT0_PINSTATE" bit-position="19" bit-size="1" description="Pin Interrupt 19 State" />
   <register name="PINT0_PINSTATE.PIQ18"         parent="PINT0_PINSTATE" bit-position="18" bit-size="1" description="Pin Interrupt 18 State" />
   <register name="PINT0_PINSTATE.PIQ17"         parent="PINT0_PINSTATE" bit-position="17" bit-size="1" description="Pin Interrupt 17 State" />
   <register name="PINT0_PINSTATE.PIQ16"         parent="PINT0_PINSTATE" bit-position="16" bit-size="1" description="Pin Interrupt 16 State" />
   <register name="PINT0_PINSTATE.PIQ15"         parent="PINT0_PINSTATE" bit-position="15" bit-size="1" description="Pin Interrupt 15 State" />
   <register name="PINT0_PINSTATE.PIQ14"         parent="PINT0_PINSTATE" bit-position="14" bit-size="1" description="Pin Interrupt 14 State" />
   <register name="PINT0_PINSTATE.PIQ13"         parent="PINT0_PINSTATE" bit-position="13" bit-size="1" description="Pin Interrupt 13 State" />
   <register name="PINT0_PINSTATE.PIQ12"         parent="PINT0_PINSTATE" bit-position="12" bit-size="1" description="Pin Interrupt 12 State" />
   <register name="PINT0_PINSTATE.PIQ11"         parent="PINT0_PINSTATE" bit-position="11" bit-size="1" description="Pin Interrupt 11 State" />
   <register name="PINT0_PINSTATE.PIQ10"         parent="PINT0_PINSTATE" bit-position="10" bit-size="1" description="Pin Interrupt 10 State" />
   <register name="PINT0_PINSTATE.PIQ9"          parent="PINT0_PINSTATE" bit-position="9" bit-size="1" description="Pin Interrupt 9 State" />
   <register name="PINT0_PINSTATE.PIQ8"          parent="PINT0_PINSTATE" bit-position="8" bit-size="1" description="Pin Interrupt 8 State" />
   <register name="PINT0_PINSTATE.PIQ7"          parent="PINT0_PINSTATE" bit-position="7" bit-size="1" description="Pin Interrupt 7 State" />
   <register name="PINT0_PINSTATE.PIQ6"          parent="PINT0_PINSTATE" bit-position="6" bit-size="1" description="Pin Interrupt 6 State" />
   <register name="PINT0_PINSTATE.PIQ5"          parent="PINT0_PINSTATE" bit-position="5" bit-size="1" description="Pin Interrupt 5 State" />
   <register name="PINT0_PINSTATE.PIQ4"          parent="PINT0_PINSTATE" bit-position="4" bit-size="1" description="Pin Interrupt 4 State" />
   <register name="PINT0_PINSTATE.PIQ3"          parent="PINT0_PINSTATE" bit-position="3" bit-size="1" description="Pin Interrupt 3 State" />
   <register name="PINT0_PINSTATE.PIQ2"          parent="PINT0_PINSTATE" bit-position="2" bit-size="1" description="Pin Interrupt 2 State" />
   <register name="PINT0_PINSTATE.PIQ1"          parent="PINT0_PINSTATE" bit-position="1" bit-size="1" description="Pin Interrupt 1 State" />
   <register name="PINT0_PINSTATE.PIQ0"          parent="PINT0_PINSTATE" bit-position="0" bit-size="1" description="Pin Interrupt 0 State" />
<register name="PINT0_LATCH"                     read-address="0xFFC04024" write-address="0xFFC04024" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT0" description="PINT0 Pint Latch Register" />
   <register name="PINT0_LATCH.PIQ31"            parent="PINT0_LATCH" bit-position="31" bit-size="1" description="Pin Interrupt 31 Latch" />
   <register name="PINT0_LATCH.PIQ30"            parent="PINT0_LATCH" bit-position="30" bit-size="1" description="Pin Interrupt 30 Latch" />
   <register name="PINT0_LATCH.PIQ29"            parent="PINT0_LATCH" bit-position="29" bit-size="1" description="Pin Interrupt 29 Latch" />
   <register name="PINT0_LATCH.PIQ28"            parent="PINT0_LATCH" bit-position="28" bit-size="1" description="Pin Interrupt 28 Latch" />
   <register name="PINT0_LATCH.PIQ27"            parent="PINT0_LATCH" bit-position="27" bit-size="1" description="Pin Interrupt 27 Latch" />
   <register name="PINT0_LATCH.PIQ26"            parent="PINT0_LATCH" bit-position="26" bit-size="1" description="Pin Interrupt 26 Latch" />
   <register name="PINT0_LATCH.PIQ25"            parent="PINT0_LATCH" bit-position="25" bit-size="1" description="Pin Interrupt 25 Latch" />
   <register name="PINT0_LATCH.PIQ24"            parent="PINT0_LATCH" bit-position="24" bit-size="1" description="Pin Interrupt 24 Latch" />
   <register name="PINT0_LATCH.PIQ23"            parent="PINT0_LATCH" bit-position="23" bit-size="1" description="Pin Interrupt 23 Latch" />
   <register name="PINT0_LATCH.PIQ22"            parent="PINT0_LATCH" bit-position="22" bit-size="1" description="Pin Interrupt 22 Latch" />
   <register name="PINT0_LATCH.PIQ21"            parent="PINT0_LATCH" bit-position="21" bit-size="1" description="Pin Interrupt 21 Latch" />
   <register name="PINT0_LATCH.PIQ20"            parent="PINT0_LATCH" bit-position="20" bit-size="1" description="Pin Interrupt 20 Latch" />
   <register name="PINT0_LATCH.PIQ19"            parent="PINT0_LATCH" bit-position="19" bit-size="1" description="Pin Interrupt 19 Latch" />
   <register name="PINT0_LATCH.PIQ18"            parent="PINT0_LATCH" bit-position="18" bit-size="1" description="Pin Interrupt 18 Latch" />
   <register name="PINT0_LATCH.PIQ17"            parent="PINT0_LATCH" bit-position="17" bit-size="1" description="Pin Interrupt 17 Latch" />
   <register name="PINT0_LATCH.PIQ16"            parent="PINT0_LATCH" bit-position="16" bit-size="1" description="Pin Interrupt 16 Latch" />
   <register name="PINT0_LATCH.PIQ15"            parent="PINT0_LATCH" bit-position="15" bit-size="1" description="Pin Interrupt 15 Latch" />
   <register name="PINT0_LATCH.PIQ14"            parent="PINT0_LATCH" bit-position="14" bit-size="1" description="Pin Interrupt 14 Latch" />
   <register name="PINT0_LATCH.PIQ13"            parent="PINT0_LATCH" bit-position="13" bit-size="1" description="Pin Interrupt 13 Latch" />
   <register name="PINT0_LATCH.PIQ12"            parent="PINT0_LATCH" bit-position="12" bit-size="1" description="Pin Interrupt 12 Latch" />
   <register name="PINT0_LATCH.PIQ11"            parent="PINT0_LATCH" bit-position="11" bit-size="1" description="Pin Interrupt 11 Latch" />
   <register name="PINT0_LATCH.PIQ10"            parent="PINT0_LATCH" bit-position="10" bit-size="1" description="Pin Interrupt 10 Latch" />
   <register name="PINT0_LATCH.PIQ9"             parent="PINT0_LATCH" bit-position="9" bit-size="1" description="Pin Interrupt 9 Latch" />
   <register name="PINT0_LATCH.PIQ8"             parent="PINT0_LATCH" bit-position="8" bit-size="1" description="Pin Interrupt 8 Latch" />
   <register name="PINT0_LATCH.PIQ7"             parent="PINT0_LATCH" bit-position="7" bit-size="1" description="Pin Interrupt 7 Latch" />
   <register name="PINT0_LATCH.PIQ6"             parent="PINT0_LATCH" bit-position="6" bit-size="1" description="Pin Interrupt 6 Latch" />
   <register name="PINT0_LATCH.PIQ5"             parent="PINT0_LATCH" bit-position="5" bit-size="1" description="Pin Interrupt 5 Latch" />
   <register name="PINT0_LATCH.PIQ4"             parent="PINT0_LATCH" bit-position="4" bit-size="1" description="Pin Interrupt 4 Latch" />
   <register name="PINT0_LATCH.PIQ3"             parent="PINT0_LATCH" bit-position="3" bit-size="1" description="Pin Interrupt 3 Latch" />
   <register name="PINT0_LATCH.PIQ2"             parent="PINT0_LATCH" bit-position="2" bit-size="1" description="Pin Interrupt 2 Latch" />
   <register name="PINT0_LATCH.PIQ1"             parent="PINT0_LATCH" bit-position="1" bit-size="1" description="Pin Interrupt 1 Latch" />
   <register name="PINT0_LATCH.PIQ0"             parent="PINT0_LATCH" bit-position="0" bit-size="1" description="Pin Interrupt 0 Latch" />

<!-- *************** -->
<!-- ***  PINT1  *** -->
<!-- *************** -->

<register name="PINT1_MSK_SET"                   read-address="0xFFC04100" write-address="0xFFC04100" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT1" description="PINT1 Pint Mask Set Register" />
   <register name="PINT1_MSK_SET.PIQ31"          parent="PINT1_MSK_SET" bit-position="31" bit-size="1" description="Pin Interrupt 31 Unmask" />
   <register name="PINT1_MSK_SET.PIQ30"          parent="PINT1_MSK_SET" bit-position="30" bit-size="1" description="Pin Interrupt 30 Unmask" />
   <register name="PINT1_MSK_SET.PIQ29"          parent="PINT1_MSK_SET" bit-position="29" bit-size="1" description="Pin Interrupt 29 Unmask" />
   <register name="PINT1_MSK_SET.PIQ28"          parent="PINT1_MSK_SET" bit-position="28" bit-size="1" description="Pin Interrupt 28 Unmask" />
   <register name="PINT1_MSK_SET.PIQ27"          parent="PINT1_MSK_SET" bit-position="27" bit-size="1" description="Pin Interrupt 27 Unmask" />
   <register name="PINT1_MSK_SET.PIQ26"          parent="PINT1_MSK_SET" bit-position="26" bit-size="1" description="Pin Interrupt 26 Unmask" />
   <register name="PINT1_MSK_SET.PIQ25"          parent="PINT1_MSK_SET" bit-position="25" bit-size="1" description="Pin Interrupt 25 Unmask" />
   <register name="PINT1_MSK_SET.PIQ24"          parent="PINT1_MSK_SET" bit-position="24" bit-size="1" description="Pin Interrupt 24 Unmask" />
   <register name="PINT1_MSK_SET.PIQ23"          parent="PINT1_MSK_SET" bit-position="23" bit-size="1" description="Pin Interrupt 23 Unmask" />
   <register name="PINT1_MSK_SET.PIQ22"          parent="PINT1_MSK_SET" bit-position="22" bit-size="1" description="Pin Interrupt 22 Unmask" />
   <register name="PINT1_MSK_SET.PIQ21"          parent="PINT1_MSK_SET" bit-position="21" bit-size="1" description="Pin Interrupt 21 Unmask" />
   <register name="PINT1_MSK_SET.PIQ20"          parent="PINT1_MSK_SET" bit-position="20" bit-size="1" description="Pin Interrupt 20 Unmask" />
   <register name="PINT1_MSK_SET.PIQ19"          parent="PINT1_MSK_SET" bit-position="19" bit-size="1" description="Pin Interrupt 19 Unmask" />
   <register name="PINT1_MSK_SET.PIQ18"          parent="PINT1_MSK_SET" bit-position="18" bit-size="1" description="Pin Interrupt 18 Unmask" />
   <register name="PINT1_MSK_SET.PIQ17"          parent="PINT1_MSK_SET" bit-position="17" bit-size="1" description="Pin Interrupt 17 Unmask" />
   <register name="PINT1_MSK_SET.PIQ16"          parent="PINT1_MSK_SET" bit-position="16" bit-size="1" description="Pin Interrupt 16 Unmask" />
   <register name="PINT1_MSK_SET.PIQ15"          parent="PINT1_MSK_SET" bit-position="15" bit-size="1" description="Pin Interrupt 15 Unmask" />
   <register name="PINT1_MSK_SET.PIQ14"          parent="PINT1_MSK_SET" bit-position="14" bit-size="1" description="Pin Interrupt 14 Unmask" />
   <register name="PINT1_MSK_SET.PIQ13"          parent="PINT1_MSK_SET" bit-position="13" bit-size="1" description="Pin Interrupt 13 Unmask" />
   <register name="PINT1_MSK_SET.PIQ12"          parent="PINT1_MSK_SET" bit-position="12" bit-size="1" description="Pin Interrupt 12 Unmask" />
   <register name="PINT1_MSK_SET.PIQ11"          parent="PINT1_MSK_SET" bit-position="11" bit-size="1" description="Pin Interrupt 11 Unmask" />
   <register name="PINT1_MSK_SET.PIQ10"          parent="PINT1_MSK_SET" bit-position="10" bit-size="1" description="Pin Interrupt 10 Unmask" />
   <register name="PINT1_MSK_SET.PIQ9"           parent="PINT1_MSK_SET" bit-position="9" bit-size="1" description="Pin Interrupt 9 Unmask" />
   <register name="PINT1_MSK_SET.PIQ8"           parent="PINT1_MSK_SET" bit-position="8" bit-size="1" description="Pin Interrupt 8 Unmask" />
   <register name="PINT1_MSK_SET.PIQ7"           parent="PINT1_MSK_SET" bit-position="7" bit-size="1" description="Pin Interrupt 7 Unmask" />
   <register name="PINT1_MSK_SET.PIQ6"           parent="PINT1_MSK_SET" bit-position="6" bit-size="1" description="Pin Interrupt 6 Unmask" />
   <register name="PINT1_MSK_SET.PIQ5"           parent="PINT1_MSK_SET" bit-position="5" bit-size="1" description="Pin Interrupt 5 Unmask" />
   <register name="PINT1_MSK_SET.PIQ4"           parent="PINT1_MSK_SET" bit-position="4" bit-size="1" description="Pin Interrupt 4 Unmask" />
   <register name="PINT1_MSK_SET.PIQ3"           parent="PINT1_MSK_SET" bit-position="3" bit-size="1" description="Pin Interrupt 3 Unmask" />
   <register name="PINT1_MSK_SET.PIQ2"           parent="PINT1_MSK_SET" bit-position="2" bit-size="1" description="Pin Interrupt 2 Unmask" />
   <register name="PINT1_MSK_SET.PIQ1"           parent="PINT1_MSK_SET" bit-position="1" bit-size="1" description="Pin Interrupt 1 Unmask" />
   <register name="PINT1_MSK_SET.PIQ0"           parent="PINT1_MSK_SET" bit-position="0" bit-size="1" description="Pin Interrupt 0 Unmask" />
<register name="PINT1_MSK_CLR"                   read-address="0xFFC04104" write-address="0xFFC04104" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT1" description="PINT1 Pint Mask Clear Register" />
   <register name="PINT1_MSK_CLR.PIQ31"          parent="PINT1_MSK_CLR" bit-position="31" bit-size="1" description="Pin Interrupt 31 Mask" />
   <register name="PINT1_MSK_CLR.PIQ30"          parent="PINT1_MSK_CLR" bit-position="30" bit-size="1" description="Pin Interrupt 30 Mask" />
   <register name="PINT1_MSK_CLR.PIQ29"          parent="PINT1_MSK_CLR" bit-position="29" bit-size="1" description="Pin Interrupt 29 Mask" />
   <register name="PINT1_MSK_CLR.PIQ28"          parent="PINT1_MSK_CLR" bit-position="28" bit-size="1" description="Pin Interrupt 28 Mask" />
   <register name="PINT1_MSK_CLR.PIQ27"          parent="PINT1_MSK_CLR" bit-position="27" bit-size="1" description="Pin Interrupt 27 Mask" />
   <register name="PINT1_MSK_CLR.PIQ26"          parent="PINT1_MSK_CLR" bit-position="26" bit-size="1" description="Pin Interrupt 26 Mask" />
   <register name="PINT1_MSK_CLR.PIQ25"          parent="PINT1_MSK_CLR" bit-position="25" bit-size="1" description="Pin Interrupt 25 Mask" />
   <register name="PINT1_MSK_CLR.PIQ24"          parent="PINT1_MSK_CLR" bit-position="24" bit-size="1" description="Pin Interrupt 24 Mask" />
   <register name="PINT1_MSK_CLR.PIQ23"          parent="PINT1_MSK_CLR" bit-position="23" bit-size="1" description="Pin Interrupt 23 Mask" />
   <register name="PINT1_MSK_CLR.PIQ22"          parent="PINT1_MSK_CLR" bit-position="22" bit-size="1" description="Pin Interrupt 22 Mask" />
   <register name="PINT1_MSK_CLR.PIQ21"          parent="PINT1_MSK_CLR" bit-position="21" bit-size="1" description="Pin Interrupt 21 Mask" />
   <register name="PINT1_MSK_CLR.PIQ20"          parent="PINT1_MSK_CLR" bit-position="20" bit-size="1" description="Pin Interrupt 20 Mask" />
   <register name="PINT1_MSK_CLR.PIQ19"          parent="PINT1_MSK_CLR" bit-position="19" bit-size="1" description="Pin Interrupt 19 Mask" />
   <register name="PINT1_MSK_CLR.PIQ18"          parent="PINT1_MSK_CLR" bit-position="18" bit-size="1" description="Pin Interrupt 18 Mask" />
   <register name="PINT1_MSK_CLR.PIQ17"          parent="PINT1_MSK_CLR" bit-position="17" bit-size="1" description="Pin Interrupt 17 Mask" />
   <register name="PINT1_MSK_CLR.PIQ16"          parent="PINT1_MSK_CLR" bit-position="16" bit-size="1" description="Pin Interrupt 16 Mask" />
   <register name="PINT1_MSK_CLR.PIQ15"          parent="PINT1_MSK_CLR" bit-position="15" bit-size="1" description="Pin Interrupt 15 Mask" />
   <register name="PINT1_MSK_CLR.PIQ14"          parent="PINT1_MSK_CLR" bit-position="14" bit-size="1" description="Pin Interrupt 14 Mask" />
   <register name="PINT1_MSK_CLR.PIQ13"          parent="PINT1_MSK_CLR" bit-position="13" bit-size="1" description="Pin Interrupt 13 Mask" />
   <register name="PINT1_MSK_CLR.PIQ12"          parent="PINT1_MSK_CLR" bit-position="12" bit-size="1" description="Pin Interrupt 12 Mask" />
   <register name="PINT1_MSK_CLR.PIQ11"          parent="PINT1_MSK_CLR" bit-position="11" bit-size="1" description="Pin Interrupt 11 Mask" />
   <register name="PINT1_MSK_CLR.PIQ10"          parent="PINT1_MSK_CLR" bit-position="10" bit-size="1" description="Pin Interrupt 10 Mask" />
   <register name="PINT1_MSK_CLR.PIQ9"           parent="PINT1_MSK_CLR" bit-position="9" bit-size="1" description="Pin Interrupt 9 Mask" />
   <register name="PINT1_MSK_CLR.PIQ8"           parent="PINT1_MSK_CLR" bit-position="8" bit-size="1" description="Pin Interrupt 8 Mask" />
   <register name="PINT1_MSK_CLR.PIQ7"           parent="PINT1_MSK_CLR" bit-position="7" bit-size="1" description="Pin Interrupt 7 Mask" />
   <register name="PINT1_MSK_CLR.PIQ6"           parent="PINT1_MSK_CLR" bit-position="6" bit-size="1" description="Pin Interrupt 6 Mask" />
   <register name="PINT1_MSK_CLR.PIQ5"           parent="PINT1_MSK_CLR" bit-position="5" bit-size="1" description="Pin Interrupt 5 Mask" />
   <register name="PINT1_MSK_CLR.PIQ4"           parent="PINT1_MSK_CLR" bit-position="4" bit-size="1" description="Pin Interrupt 4 Mask" />
   <register name="PINT1_MSK_CLR.PIQ3"           parent="PINT1_MSK_CLR" bit-position="3" bit-size="1" description="Pin Interrupt 3 Mask" />
   <register name="PINT1_MSK_CLR.PIQ2"           parent="PINT1_MSK_CLR" bit-position="2" bit-size="1" description="Pin Interrupt 2 Mask" />
   <register name="PINT1_MSK_CLR.PIQ1"           parent="PINT1_MSK_CLR" bit-position="1" bit-size="1" description="Pin Interrupt 1 Mask" />
   <register name="PINT1_MSK_CLR.PIQ0"           parent="PINT1_MSK_CLR" bit-position="0" bit-size="1" description="Pin Interrupt 0 Mask" />
<register name="PINT1_REQ"                       read-address="0xFFC04108" write-address="0xFFC04108" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT1" description="PINT1 Pint Request Register" />
   <register name="PINT1_REQ.PIQ31"              parent="PINT1_REQ" bit-position="31" bit-size="1" description="Pin Interrupt 31 Request" />
   <register name="PINT1_REQ.PIQ30"              parent="PINT1_REQ" bit-position="30" bit-size="1" description="Pin Interrupt 30 Request" />
   <register name="PINT1_REQ.PIQ29"              parent="PINT1_REQ" bit-position="29" bit-size="1" description="Pin Interrupt 29 Request" />
   <register name="PINT1_REQ.PIQ28"              parent="PINT1_REQ" bit-position="28" bit-size="1" description="Pin Interrupt 28 Request" />
   <register name="PINT1_REQ.PIQ27"              parent="PINT1_REQ" bit-position="27" bit-size="1" description="Pin Interrupt 27 Request" />
   <register name="PINT1_REQ.PIQ26"              parent="PINT1_REQ" bit-position="26" bit-size="1" description="Pin Interrupt 26 Request" />
   <register name="PINT1_REQ.PIQ25"              parent="PINT1_REQ" bit-position="25" bit-size="1" description="Pin Interrupt 25 Request" />
   <register name="PINT1_REQ.PIQ24"              parent="PINT1_REQ" bit-position="24" bit-size="1" description="Pin Interrupt 24 Request" />
   <register name="PINT1_REQ.PIQ23"              parent="PINT1_REQ" bit-position="23" bit-size="1" description="Pin Interrupt 23 Request" />
   <register name="PINT1_REQ.PIQ22"              parent="PINT1_REQ" bit-position="22" bit-size="1" description="Pin Interrupt 22 Request" />
   <register name="PINT1_REQ.PIQ21"              parent="PINT1_REQ" bit-position="21" bit-size="1" description="Pin Interrupt 21 Request" />
   <register name="PINT1_REQ.PIQ20"              parent="PINT1_REQ" bit-position="20" bit-size="1" description="Pin Interrupt 20 Request" />
   <register name="PINT1_REQ.PIQ19"              parent="PINT1_REQ" bit-position="19" bit-size="1" description="Pin Interrupt 19 Request" />
   <register name="PINT1_REQ.PIQ18"              parent="PINT1_REQ" bit-position="18" bit-size="1" description="Pin Interrupt 18 Request" />
   <register name="PINT1_REQ.PIQ17"              parent="PINT1_REQ" bit-position="17" bit-size="1" description="Pin Interrupt 17 Request" />
   <register name="PINT1_REQ.PIQ16"              parent="PINT1_REQ" bit-position="16" bit-size="1" description="Pin Interrupt 16 Request" />
   <register name="PINT1_REQ.PIQ15"              parent="PINT1_REQ" bit-position="15" bit-size="1" description="Pin Interrupt 15 Request" />
   <register name="PINT1_REQ.PIQ14"              parent="PINT1_REQ" bit-position="14" bit-size="1" description="Pin Interrupt 14 Request" />
   <register name="PINT1_REQ.PIQ13"              parent="PINT1_REQ" bit-position="13" bit-size="1" description="Pin Interrupt 13 Request" />
   <register name="PINT1_REQ.PIQ12"              parent="PINT1_REQ" bit-position="12" bit-size="1" description="Pin Interrupt 12 Request" />
   <register name="PINT1_REQ.PIQ11"              parent="PINT1_REQ" bit-position="11" bit-size="1" description="Pin Interrupt 11 Request" />
   <register name="PINT1_REQ.PIQ10"              parent="PINT1_REQ" bit-position="10" bit-size="1" description="Pin Interrupt 10 Request" />
   <register name="PINT1_REQ.PIQ9"               parent="PINT1_REQ" bit-position="9" bit-size="1" description="Pin Interrupt 9 Request" />
   <register name="PINT1_REQ.PIQ8"               parent="PINT1_REQ" bit-position="8" bit-size="1" description="Pin Interrupt 8 Request" />
   <register name="PINT1_REQ.PIQ7"               parent="PINT1_REQ" bit-position="7" bit-size="1" description="Pin Interrupt 7 Request" />
   <register name="PINT1_REQ.PIQ6"               parent="PINT1_REQ" bit-position="6" bit-size="1" description="Pin Interrupt 6 Request" />
   <register name="PINT1_REQ.PIQ5"               parent="PINT1_REQ" bit-position="5" bit-size="1" description="Pin Interrupt 5 Request" />
   <register name="PINT1_REQ.PIQ4"               parent="PINT1_REQ" bit-position="4" bit-size="1" description="Pin Interrupt 4 Request" />
   <register name="PINT1_REQ.PIQ3"               parent="PINT1_REQ" bit-position="3" bit-size="1" description="Pin Interrupt 3 Request" />
   <register name="PINT1_REQ.PIQ2"               parent="PINT1_REQ" bit-position="2" bit-size="1" description="Pin Interrupt 2 Request" />
   <register name="PINT1_REQ.PIQ1"               parent="PINT1_REQ" bit-position="1" bit-size="1" description="Pin Interrupt 1 Request" />
   <register name="PINT1_REQ.PIQ0"               parent="PINT1_REQ" bit-position="0" bit-size="1" description="Pin Interrupt 0 Request" />
<register name="PINT1_ASSIGN"                    read-address="0xFFC0410C" write-address="0xFFC0410C" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT1" description="PINT1 Pint Assign Register" />
   <register name="PINT1_ASSIGN.B3MAP"           parent="PINT1_ASSIGN" bit-position="24" bit-size="8" description="Byte 3 Mapping" />
   <register name="PINT1_ASSIGN.B2MAP"           parent="PINT1_ASSIGN" bit-position="16" bit-size="8" description="Byte 2 Mapping" />
   <register name="PINT1_ASSIGN.B1MAP"           parent="PINT1_ASSIGN" bit-position="8" bit-size="8" description="Byte 1 Mapping" />
   <register name="PINT1_ASSIGN.B0MAP"           parent="PINT1_ASSIGN" bit-position="0" bit-size="8" description="Byte 0 Mapping" />
<register name="PINT1_EDGE_SET"                  read-address="0xFFC04110" write-address="0xFFC04110" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT1" description="PINT1 Pint Edge Set Register" />
   <register name="PINT1_EDGE_SET.PIQ31"         parent="PINT1_EDGE_SET" bit-position="31" bit-size="1" description="Pin Interrupt 31 Edge" />
   <register name="PINT1_EDGE_SET.PIQ30"         parent="PINT1_EDGE_SET" bit-position="30" bit-size="1" description="Pin Interrupt 30 Edge" />
   <register name="PINT1_EDGE_SET.PIQ29"         parent="PINT1_EDGE_SET" bit-position="29" bit-size="1" description="Pin Interrupt 29 Edge" />
   <register name="PINT1_EDGE_SET.PIQ28"         parent="PINT1_EDGE_SET" bit-position="28" bit-size="1" description="Pin Interrupt 28 Edge" />
   <register name="PINT1_EDGE_SET.PIQ27"         parent="PINT1_EDGE_SET" bit-position="27" bit-size="1" description="Pin Interrupt 27 Edge" />
   <register name="PINT1_EDGE_SET.PIQ26"         parent="PINT1_EDGE_SET" bit-position="26" bit-size="1" description="Pin Interrupt 26 Edge" />
   <register name="PINT1_EDGE_SET.PIQ25"         parent="PINT1_EDGE_SET" bit-position="25" bit-size="1" description="Pin Interrupt 25 Edge" />
   <register name="PINT1_EDGE_SET.PIQ24"         parent="PINT1_EDGE_SET" bit-position="24" bit-size="1" description="Pin Interrupt 24 Edge" />
   <register name="PINT1_EDGE_SET.PIQ23"         parent="PINT1_EDGE_SET" bit-position="23" bit-size="1" description="Pin Interrupt 23 Edge" />
   <register name="PINT1_EDGE_SET.PIQ22"         parent="PINT1_EDGE_SET" bit-position="22" bit-size="1" description="Pin Interrupt 22 Edge" />
   <register name="PINT1_EDGE_SET.PIQ21"         parent="PINT1_EDGE_SET" bit-position="21" bit-size="1" description="Pin Interrupt 21 Edge" />
   <register name="PINT1_EDGE_SET.PIQ20"         parent="PINT1_EDGE_SET" bit-position="20" bit-size="1" description="Pin Interrupt 20 Edge" />
   <register name="PINT1_EDGE_SET.PIQ19"         parent="PINT1_EDGE_SET" bit-position="19" bit-size="1" description="Pin Interrupt 19 Edge" />
   <register name="PINT1_EDGE_SET.PIQ18"         parent="PINT1_EDGE_SET" bit-position="18" bit-size="1" description="Pin Interrupt 18 Edge" />
   <register name="PINT1_EDGE_SET.PIQ17"         parent="PINT1_EDGE_SET" bit-position="17" bit-size="1" description="Pin Interrupt 17 Edge" />
   <register name="PINT1_EDGE_SET.PIQ16"         parent="PINT1_EDGE_SET" bit-position="16" bit-size="1" description="Pin Interrupt 16 Edge" />
   <register name="PINT1_EDGE_SET.PIQ15"         parent="PINT1_EDGE_SET" bit-position="15" bit-size="1" description="Pin Interrupt 15 Edge" />
   <register name="PINT1_EDGE_SET.PIQ14"         parent="PINT1_EDGE_SET" bit-position="14" bit-size="1" description="Pin Interrupt 14 Edge" />
   <register name="PINT1_EDGE_SET.PIQ13"         parent="PINT1_EDGE_SET" bit-position="13" bit-size="1" description="Pin Interrupt 13 Edge" />
   <register name="PINT1_EDGE_SET.PIQ12"         parent="PINT1_EDGE_SET" bit-position="12" bit-size="1" description="Pin Interrupt 12 Edge" />
   <register name="PINT1_EDGE_SET.PIQ11"         parent="PINT1_EDGE_SET" bit-position="11" bit-size="1" description="Pin Interrupt 11 Edge" />
   <register name="PINT1_EDGE_SET.PIQ10"         parent="PINT1_EDGE_SET" bit-position="10" bit-size="1" description="Pin Interrupt 10 Edge" />
   <register name="PINT1_EDGE_SET.PIQ9"          parent="PINT1_EDGE_SET" bit-position="9" bit-size="1" description="Pin Interrupt 9 Edge" />
   <register name="PINT1_EDGE_SET.PIQ8"          parent="PINT1_EDGE_SET" bit-position="8" bit-size="1" description="Pin Interrupt 8 Edge" />
   <register name="PINT1_EDGE_SET.PIQ7"          parent="PINT1_EDGE_SET" bit-position="7" bit-size="1" description="Pin Interrupt 7 Edge" />
   <register name="PINT1_EDGE_SET.PIQ6"          parent="PINT1_EDGE_SET" bit-position="6" bit-size="1" description="Pin Interrupt 6 Edge" />
   <register name="PINT1_EDGE_SET.PIQ5"          parent="PINT1_EDGE_SET" bit-position="5" bit-size="1" description="Pin Interrupt 5 Edge" />
   <register name="PINT1_EDGE_SET.PIQ4"          parent="PINT1_EDGE_SET" bit-position="4" bit-size="1" description="Pin Interrupt 4 Edge" />
   <register name="PINT1_EDGE_SET.PIQ3"          parent="PINT1_EDGE_SET" bit-position="3" bit-size="1" description="Pin Interrupt 3 Edge" />
   <register name="PINT1_EDGE_SET.PIQ2"          parent="PINT1_EDGE_SET" bit-position="2" bit-size="1" description="Pin Interrupt 2 Edge" />
   <register name="PINT1_EDGE_SET.PIQ1"          parent="PINT1_EDGE_SET" bit-position="1" bit-size="1" description="Pin Interrupt 1 Edge" />
   <register name="PINT1_EDGE_SET.PIQ0"          parent="PINT1_EDGE_SET" bit-position="0" bit-size="1" description="Pin Interrupt 0 Edge" />
<register name="PINT1_EDGE_CLR"                  read-address="0xFFC04114" write-address="0xFFC04114" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT1" description="PINT1 Pint Edge Clear Register" />
   <register name="PINT1_EDGE_CLR.PIQ31"         parent="PINT1_EDGE_CLR" bit-position="31" bit-size="1" description="Pin Interrupt 31 Level" />
   <register name="PINT1_EDGE_CLR.PIQ30"         parent="PINT1_EDGE_CLR" bit-position="30" bit-size="1" description="Pin Interrupt 30 Level" />
   <register name="PINT1_EDGE_CLR.PIQ29"         parent="PINT1_EDGE_CLR" bit-position="29" bit-size="1" description="Pin Interrupt 29 Level" />
   <register name="PINT1_EDGE_CLR.PIQ28"         parent="PINT1_EDGE_CLR" bit-position="28" bit-size="1" description="Pin Interrupt 28 Level" />
   <register name="PINT1_EDGE_CLR.PIQ27"         parent="PINT1_EDGE_CLR" bit-position="27" bit-size="1" description="Pin Interrupt 27 Level" />
   <register name="PINT1_EDGE_CLR.PIQ26"         parent="PINT1_EDGE_CLR" bit-position="26" bit-size="1" description="Pin Interrupt 26 Level" />
   <register name="PINT1_EDGE_CLR.PIQ25"         parent="PINT1_EDGE_CLR" bit-position="25" bit-size="1" description="Pin Interrupt 25 Level" />
   <register name="PINT1_EDGE_CLR.PIQ24"         parent="PINT1_EDGE_CLR" bit-position="24" bit-size="1" description="Pin Interrupt 24 Level" />
   <register name="PINT1_EDGE_CLR.PIQ23"         parent="PINT1_EDGE_CLR" bit-position="23" bit-size="1" description="Pin Interrupt 23 Level" />
   <register name="PINT1_EDGE_CLR.PIQ22"         parent="PINT1_EDGE_CLR" bit-position="22" bit-size="1" description="Pin Interrupt 22 Level" />
   <register name="PINT1_EDGE_CLR.PIQ21"         parent="PINT1_EDGE_CLR" bit-position="21" bit-size="1" description="Pin Interrupt 21 Level" />
   <register name="PINT1_EDGE_CLR.PIQ20"         parent="PINT1_EDGE_CLR" bit-position="20" bit-size="1" description="Pin Interrupt 20 Level" />
   <register name="PINT1_EDGE_CLR.PIQ19"         parent="PINT1_EDGE_CLR" bit-position="19" bit-size="1" description="Pin Interrupt 19 Level" />
   <register name="PINT1_EDGE_CLR.PIQ18"         parent="PINT1_EDGE_CLR" bit-position="18" bit-size="1" description="Pin Interrupt 18 Level" />
   <register name="PINT1_EDGE_CLR.PIQ17"         parent="PINT1_EDGE_CLR" bit-position="17" bit-size="1" description="Pin Interrupt 17 Level" />
   <register name="PINT1_EDGE_CLR.PIQ16"         parent="PINT1_EDGE_CLR" bit-position="16" bit-size="1" description="Pin Interrupt 16 Level" />
   <register name="PINT1_EDGE_CLR.PIQ15"         parent="PINT1_EDGE_CLR" bit-position="15" bit-size="1" description="Pin Interrupt 15 Level" />
   <register name="PINT1_EDGE_CLR.PIQ14"         parent="PINT1_EDGE_CLR" bit-position="14" bit-size="1" description="Pin Interrupt 14 Level" />
   <register name="PINT1_EDGE_CLR.PIQ13"         parent="PINT1_EDGE_CLR" bit-position="13" bit-size="1" description="Pin Interrupt 13 Level" />
   <register name="PINT1_EDGE_CLR.PIQ12"         parent="PINT1_EDGE_CLR" bit-position="12" bit-size="1" description="Pin Interrupt 12 Level" />
   <register name="PINT1_EDGE_CLR.PIQ11"         parent="PINT1_EDGE_CLR" bit-position="11" bit-size="1" description="Pin Interrupt 11 Level" />
   <register name="PINT1_EDGE_CLR.PIQ10"         parent="PINT1_EDGE_CLR" bit-position="10" bit-size="1" description="Pin Interrupt 10 Level" />
   <register name="PINT1_EDGE_CLR.PIQ9"          parent="PINT1_EDGE_CLR" bit-position="9" bit-size="1" description="Pin Interrupt 9 Level" />
   <register name="PINT1_EDGE_CLR.PIQ8"          parent="PINT1_EDGE_CLR" bit-position="8" bit-size="1" description="Pin Interrupt 8 Level" />
   <register name="PINT1_EDGE_CLR.PIQ7"          parent="PINT1_EDGE_CLR" bit-position="7" bit-size="1" description="Pin Interrupt 7 Level" />
   <register name="PINT1_EDGE_CLR.PIQ6"          parent="PINT1_EDGE_CLR" bit-position="6" bit-size="1" description="Pin Interrupt 6 Level" />
   <register name="PINT1_EDGE_CLR.PIQ5"          parent="PINT1_EDGE_CLR" bit-position="5" bit-size="1" description="Pin Interrupt 5 Level" />
   <register name="PINT1_EDGE_CLR.PIQ4"          parent="PINT1_EDGE_CLR" bit-position="4" bit-size="1" description="Pin Interrupt 4 Level" />
   <register name="PINT1_EDGE_CLR.PIQ3"          parent="PINT1_EDGE_CLR" bit-position="3" bit-size="1" description="Pin Interrupt 3 Level" />
   <register name="PINT1_EDGE_CLR.PIQ2"          parent="PINT1_EDGE_CLR" bit-position="2" bit-size="1" description="Pin Interrupt 2 Level" />
   <register name="PINT1_EDGE_CLR.PIQ1"          parent="PINT1_EDGE_CLR" bit-position="1" bit-size="1" description="Pin Interrupt 1 Level" />
   <register name="PINT1_EDGE_CLR.PIQ0"          parent="PINT1_EDGE_CLR" bit-position="0" bit-size="1" description="Pin Interrupt 0 Level" />
<register name="PINT1_INV_SET"                   read-address="0xFFC04118" write-address="0xFFC04118" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT1" description="PINT1 Pint Invert Set Register" />
   <register name="PINT1_INV_SET.PIQ31"          parent="PINT1_INV_SET" bit-position="31" bit-size="1" description="Pin Interrupt 31 Invert" />
   <register name="PINT1_INV_SET.PIQ30"          parent="PINT1_INV_SET" bit-position="30" bit-size="1" description="Pin Interrupt 30 Invert" />
   <register name="PINT1_INV_SET.PIQ29"          parent="PINT1_INV_SET" bit-position="29" bit-size="1" description="Pin Interrupt 29 Invert" />
   <register name="PINT1_INV_SET.PIQ28"          parent="PINT1_INV_SET" bit-position="28" bit-size="1" description="Pin Interrupt 28 Invert" />
   <register name="PINT1_INV_SET.PIQ27"          parent="PINT1_INV_SET" bit-position="27" bit-size="1" description="Pin Interrupt 27 Invert" />
   <register name="PINT1_INV_SET.PIQ26"          parent="PINT1_INV_SET" bit-position="26" bit-size="1" description="Pin Interrupt 26 Invert" />
   <register name="PINT1_INV_SET.PIQ25"          parent="PINT1_INV_SET" bit-position="25" bit-size="1" description="Pin Interrupt 25 Invert" />
   <register name="PINT1_INV_SET.PIQ24"          parent="PINT1_INV_SET" bit-position="24" bit-size="1" description="Pin Interrupt 24 Invert" />
   <register name="PINT1_INV_SET.PIQ23"          parent="PINT1_INV_SET" bit-position="23" bit-size="1" description="Pin Interrupt 23 Invert" />
   <register name="PINT1_INV_SET.PIQ22"          parent="PINT1_INV_SET" bit-position="22" bit-size="1" description="Pin Interrupt 22 Invert" />
   <register name="PINT1_INV_SET.PIQ21"          parent="PINT1_INV_SET" bit-position="21" bit-size="1" description="Pin Interrupt 21 Invert" />
   <register name="PINT1_INV_SET.PIQ20"          parent="PINT1_INV_SET" bit-position="20" bit-size="1" description="Pin Interrupt 20 Invert" />
   <register name="PINT1_INV_SET.PIQ19"          parent="PINT1_INV_SET" bit-position="19" bit-size="1" description="Pin Interrupt 19 Invert" />
   <register name="PINT1_INV_SET.PIQ18"          parent="PINT1_INV_SET" bit-position="18" bit-size="1" description="Pin Interrupt 18 Invert" />
   <register name="PINT1_INV_SET.PIQ17"          parent="PINT1_INV_SET" bit-position="17" bit-size="1" description="Pin Interrupt 17 Invert" />
   <register name="PINT1_INV_SET.PIQ16"          parent="PINT1_INV_SET" bit-position="16" bit-size="1" description="Pin Interrupt 16 Invert" />
   <register name="PINT1_INV_SET.PIQ15"          parent="PINT1_INV_SET" bit-position="15" bit-size="1" description="Pin Interrupt 15 Invert" />
   <register name="PINT1_INV_SET.PIQ14"          parent="PINT1_INV_SET" bit-position="14" bit-size="1" description="Pin Interrupt 14 Invert" />
   <register name="PINT1_INV_SET.PIQ13"          parent="PINT1_INV_SET" bit-position="13" bit-size="1" description="Pin Interrupt 13 Invert" />
   <register name="PINT1_INV_SET.PIQ12"          parent="PINT1_INV_SET" bit-position="12" bit-size="1" description="Pin Interrupt 12 Invert" />
   <register name="PINT1_INV_SET.PIQ11"          parent="PINT1_INV_SET" bit-position="11" bit-size="1" description="Pin Interrupt 11 Invert" />
   <register name="PINT1_INV_SET.PIQ10"          parent="PINT1_INV_SET" bit-position="10" bit-size="1" description="Pin Interrupt 10 Invert" />
   <register name="PINT1_INV_SET.PIQ9"           parent="PINT1_INV_SET" bit-position="9" bit-size="1" description="Pin Interrupt 9 Invert" />
   <register name="PINT1_INV_SET.PIQ8"           parent="PINT1_INV_SET" bit-position="8" bit-size="1" description="Pin Interrupt 8 Invert" />
   <register name="PINT1_INV_SET.PIQ7"           parent="PINT1_INV_SET" bit-position="7" bit-size="1" description="Pin Interrupt 7 Invert" />
   <register name="PINT1_INV_SET.PIQ6"           parent="PINT1_INV_SET" bit-position="6" bit-size="1" description="Pin Interrupt 6 Invert" />
   <register name="PINT1_INV_SET.PIQ5"           parent="PINT1_INV_SET" bit-position="5" bit-size="1" description="Pin Interrupt 5 Invert" />
   <register name="PINT1_INV_SET.PIQ4"           parent="PINT1_INV_SET" bit-position="4" bit-size="1" description="Pin Interrupt 4 Invert" />
   <register name="PINT1_INV_SET.PIQ3"           parent="PINT1_INV_SET" bit-position="3" bit-size="1" description="Pin Interrupt 3 Invert" />
   <register name="PINT1_INV_SET.PIQ2"           parent="PINT1_INV_SET" bit-position="2" bit-size="1" description="Pin Interrupt 2 Invert" />
   <register name="PINT1_INV_SET.PIQ1"           parent="PINT1_INV_SET" bit-position="1" bit-size="1" description="Pin Interrupt 1 Invert" />
   <register name="PINT1_INV_SET.PIQ0"           parent="PINT1_INV_SET" bit-position="0" bit-size="1" description="Pin Interrupt 0 Invert" />
<register name="PINT1_INV_CLR"                   read-address="0xFFC0411C" write-address="0xFFC0411C" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT1" description="PINT1 Pint Invert Clear Register" />
   <register name="PINT1_INV_CLR.PIQ31"          parent="PINT1_INV_CLR" bit-position="31" bit-size="1" description="Pin Interrupt 31 No Invert" />
   <register name="PINT1_INV_CLR.PIQ30"          parent="PINT1_INV_CLR" bit-position="30" bit-size="1" description="Pin Interrupt 30 No Invert" />
   <register name="PINT1_INV_CLR.PIQ29"          parent="PINT1_INV_CLR" bit-position="29" bit-size="1" description="Pin Interrupt 29 No Invert" />
   <register name="PINT1_INV_CLR.PIQ28"          parent="PINT1_INV_CLR" bit-position="28" bit-size="1" description="Pin Interrupt 28 No Invert" />
   <register name="PINT1_INV_CLR.PIQ27"          parent="PINT1_INV_CLR" bit-position="27" bit-size="1" description="Pin Interrupt 27 No Invert" />
   <register name="PINT1_INV_CLR.PIQ26"          parent="PINT1_INV_CLR" bit-position="26" bit-size="1" description="Pin Interrupt 26 No Invert" />
   <register name="PINT1_INV_CLR.PIQ25"          parent="PINT1_INV_CLR" bit-position="25" bit-size="1" description="Pin Interrupt 25 No Invert" />
   <register name="PINT1_INV_CLR.PIQ24"          parent="PINT1_INV_CLR" bit-position="24" bit-size="1" description="Pin Interrupt 24 No Invert" />
   <register name="PINT1_INV_CLR.PIQ23"          parent="PINT1_INV_CLR" bit-position="23" bit-size="1" description="Pin Interrupt 23 No Invert" />
   <register name="PINT1_INV_CLR.PIQ22"          parent="PINT1_INV_CLR" bit-position="22" bit-size="1" description="Pin Interrupt 22 No Invert" />
   <register name="PINT1_INV_CLR.PIQ21"          parent="PINT1_INV_CLR" bit-position="21" bit-size="1" description="Pin Interrupt 21 No Invert" />
   <register name="PINT1_INV_CLR.PIQ20"          parent="PINT1_INV_CLR" bit-position="20" bit-size="1" description="Pin Interrupt 20 No Invert" />
   <register name="PINT1_INV_CLR.PIQ19"          parent="PINT1_INV_CLR" bit-position="19" bit-size="1" description="Pin Interrupt 19 No Invert" />
   <register name="PINT1_INV_CLR.PIQ18"          parent="PINT1_INV_CLR" bit-position="18" bit-size="1" description="Pin Interrupt 18 No Invert" />
   <register name="PINT1_INV_CLR.PIQ17"          parent="PINT1_INV_CLR" bit-position="17" bit-size="1" description="Pin Interrupt 17 No Invert" />
   <register name="PINT1_INV_CLR.PIQ16"          parent="PINT1_INV_CLR" bit-position="16" bit-size="1" description="Pin Interrupt 16 No Invert" />
   <register name="PINT1_INV_CLR.PIQ15"          parent="PINT1_INV_CLR" bit-position="15" bit-size="1" description="Pin Interrupt 15 No Invert" />
   <register name="PINT1_INV_CLR.PIQ14"          parent="PINT1_INV_CLR" bit-position="14" bit-size="1" description="Pin Interrupt 14 No Invert" />
   <register name="PINT1_INV_CLR.PIQ13"          parent="PINT1_INV_CLR" bit-position="13" bit-size="1" description="Pin Interrupt 13 No Invert" />
   <register name="PINT1_INV_CLR.PIQ12"          parent="PINT1_INV_CLR" bit-position="12" bit-size="1" description="Pin Interrupt 12 No Invert" />
   <register name="PINT1_INV_CLR.PIQ11"          parent="PINT1_INV_CLR" bit-position="11" bit-size="1" description="Pin Interrupt 11 No Invert" />
   <register name="PINT1_INV_CLR.PIQ10"          parent="PINT1_INV_CLR" bit-position="10" bit-size="1" description="Pin Interrupt 10 No Invert" />
   <register name="PINT1_INV_CLR.PIQ9"           parent="PINT1_INV_CLR" bit-position="9" bit-size="1" description="Pin Interrupt 9 No Invert" />
   <register name="PINT1_INV_CLR.PIQ8"           parent="PINT1_INV_CLR" bit-position="8" bit-size="1" description="Pin Interrupt 8 No Invert" />
   <register name="PINT1_INV_CLR.PIQ7"           parent="PINT1_INV_CLR" bit-position="7" bit-size="1" description="Pin Interrupt 7 No Invert" />
   <register name="PINT1_INV_CLR.PIQ6"           parent="PINT1_INV_CLR" bit-position="6" bit-size="1" description="Pin Interrupt 6 No Invert" />
   <register name="PINT1_INV_CLR.PIQ5"           parent="PINT1_INV_CLR" bit-position="5" bit-size="1" description="Pin Interrupt 5 No Invert" />
   <register name="PINT1_INV_CLR.PIQ4"           parent="PINT1_INV_CLR" bit-position="4" bit-size="1" description="Pin Interrupt 4 No Invert" />
   <register name="PINT1_INV_CLR.PIQ3"           parent="PINT1_INV_CLR" bit-position="3" bit-size="1" description="Pin Interrupt 3 No Invert" />
   <register name="PINT1_INV_CLR.PIQ2"           parent="PINT1_INV_CLR" bit-position="2" bit-size="1" description="Pin Interrupt 2 No Invert" />
   <register name="PINT1_INV_CLR.PIQ1"           parent="PINT1_INV_CLR" bit-position="1" bit-size="1" description="Pin Interrupt 1 No Invert" />
   <register name="PINT1_INV_CLR.PIQ0"           parent="PINT1_INV_CLR" bit-position="0" bit-size="1" description="Pin Interrupt 0 No Invert" />
<register name="PINT1_PINSTATE"                  read-address="0xFFC04120" write-address="0xFFC04120" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT1" description="PINT1 Pint Pinstate Register" />
   <register name="PINT1_PINSTATE.PIQ31"         parent="PINT1_PINSTATE" bit-position="31" bit-size="1" description="Pin Interrupt 31 State" />
   <register name="PINT1_PINSTATE.PIQ30"         parent="PINT1_PINSTATE" bit-position="30" bit-size="1" description="Pin Interrupt 30 State" />
   <register name="PINT1_PINSTATE.PIQ29"         parent="PINT1_PINSTATE" bit-position="29" bit-size="1" description="Pin Interrupt 29 State" />
   <register name="PINT1_PINSTATE.PIQ28"         parent="PINT1_PINSTATE" bit-position="28" bit-size="1" description="Pin Interrupt 28 State" />
   <register name="PINT1_PINSTATE.PIQ27"         parent="PINT1_PINSTATE" bit-position="27" bit-size="1" description="Pin Interrupt 27 State" />
   <register name="PINT1_PINSTATE.PIQ26"         parent="PINT1_PINSTATE" bit-position="26" bit-size="1" description="Pin Interrupt 26 State" />
   <register name="PINT1_PINSTATE.PIQ25"         parent="PINT1_PINSTATE" bit-position="25" bit-size="1" description="Pin Interrupt 25 State" />
   <register name="PINT1_PINSTATE.PIQ24"         parent="PINT1_PINSTATE" bit-position="24" bit-size="1" description="Pin Interrupt 24 State" />
   <register name="PINT1_PINSTATE.PIQ23"         parent="PINT1_PINSTATE" bit-position="23" bit-size="1" description="Pin Interrupt 23 State" />
   <register name="PINT1_PINSTATE.PIQ22"         parent="PINT1_PINSTATE" bit-position="22" bit-size="1" description="Pin Interrupt 22 State" />
   <register name="PINT1_PINSTATE.PIQ21"         parent="PINT1_PINSTATE" bit-position="21" bit-size="1" description="Pin Interrupt 21 State" />
   <register name="PINT1_PINSTATE.PIQ20"         parent="PINT1_PINSTATE" bit-position="20" bit-size="1" description="Pin Interrupt 20 State" />
   <register name="PINT1_PINSTATE.PIQ19"         parent="PINT1_PINSTATE" bit-position="19" bit-size="1" description="Pin Interrupt 19 State" />
   <register name="PINT1_PINSTATE.PIQ18"         parent="PINT1_PINSTATE" bit-position="18" bit-size="1" description="Pin Interrupt 18 State" />
   <register name="PINT1_PINSTATE.PIQ17"         parent="PINT1_PINSTATE" bit-position="17" bit-size="1" description="Pin Interrupt 17 State" />
   <register name="PINT1_PINSTATE.PIQ16"         parent="PINT1_PINSTATE" bit-position="16" bit-size="1" description="Pin Interrupt 16 State" />
   <register name="PINT1_PINSTATE.PIQ15"         parent="PINT1_PINSTATE" bit-position="15" bit-size="1" description="Pin Interrupt 15 State" />
   <register name="PINT1_PINSTATE.PIQ14"         parent="PINT1_PINSTATE" bit-position="14" bit-size="1" description="Pin Interrupt 14 State" />
   <register name="PINT1_PINSTATE.PIQ13"         parent="PINT1_PINSTATE" bit-position="13" bit-size="1" description="Pin Interrupt 13 State" />
   <register name="PINT1_PINSTATE.PIQ12"         parent="PINT1_PINSTATE" bit-position="12" bit-size="1" description="Pin Interrupt 12 State" />
   <register name="PINT1_PINSTATE.PIQ11"         parent="PINT1_PINSTATE" bit-position="11" bit-size="1" description="Pin Interrupt 11 State" />
   <register name="PINT1_PINSTATE.PIQ10"         parent="PINT1_PINSTATE" bit-position="10" bit-size="1" description="Pin Interrupt 10 State" />
   <register name="PINT1_PINSTATE.PIQ9"          parent="PINT1_PINSTATE" bit-position="9" bit-size="1" description="Pin Interrupt 9 State" />
   <register name="PINT1_PINSTATE.PIQ8"          parent="PINT1_PINSTATE" bit-position="8" bit-size="1" description="Pin Interrupt 8 State" />
   <register name="PINT1_PINSTATE.PIQ7"          parent="PINT1_PINSTATE" bit-position="7" bit-size="1" description="Pin Interrupt 7 State" />
   <register name="PINT1_PINSTATE.PIQ6"          parent="PINT1_PINSTATE" bit-position="6" bit-size="1" description="Pin Interrupt 6 State" />
   <register name="PINT1_PINSTATE.PIQ5"          parent="PINT1_PINSTATE" bit-position="5" bit-size="1" description="Pin Interrupt 5 State" />
   <register name="PINT1_PINSTATE.PIQ4"          parent="PINT1_PINSTATE" bit-position="4" bit-size="1" description="Pin Interrupt 4 State" />
   <register name="PINT1_PINSTATE.PIQ3"          parent="PINT1_PINSTATE" bit-position="3" bit-size="1" description="Pin Interrupt 3 State" />
   <register name="PINT1_PINSTATE.PIQ2"          parent="PINT1_PINSTATE" bit-position="2" bit-size="1" description="Pin Interrupt 2 State" />
   <register name="PINT1_PINSTATE.PIQ1"          parent="PINT1_PINSTATE" bit-position="1" bit-size="1" description="Pin Interrupt 1 State" />
   <register name="PINT1_PINSTATE.PIQ0"          parent="PINT1_PINSTATE" bit-position="0" bit-size="1" description="Pin Interrupt 0 State" />
<register name="PINT1_LATCH"                     read-address="0xFFC04124" write-address="0xFFC04124" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT1" description="PINT1 Pint Latch Register" />
   <register name="PINT1_LATCH.PIQ31"            parent="PINT1_LATCH" bit-position="31" bit-size="1" description="Pin Interrupt 31 Latch" />
   <register name="PINT1_LATCH.PIQ30"            parent="PINT1_LATCH" bit-position="30" bit-size="1" description="Pin Interrupt 30 Latch" />
   <register name="PINT1_LATCH.PIQ29"            parent="PINT1_LATCH" bit-position="29" bit-size="1" description="Pin Interrupt 29 Latch" />
   <register name="PINT1_LATCH.PIQ28"            parent="PINT1_LATCH" bit-position="28" bit-size="1" description="Pin Interrupt 28 Latch" />
   <register name="PINT1_LATCH.PIQ27"            parent="PINT1_LATCH" bit-position="27" bit-size="1" description="Pin Interrupt 27 Latch" />
   <register name="PINT1_LATCH.PIQ26"            parent="PINT1_LATCH" bit-position="26" bit-size="1" description="Pin Interrupt 26 Latch" />
   <register name="PINT1_LATCH.PIQ25"            parent="PINT1_LATCH" bit-position="25" bit-size="1" description="Pin Interrupt 25 Latch" />
   <register name="PINT1_LATCH.PIQ24"            parent="PINT1_LATCH" bit-position="24" bit-size="1" description="Pin Interrupt 24 Latch" />
   <register name="PINT1_LATCH.PIQ23"            parent="PINT1_LATCH" bit-position="23" bit-size="1" description="Pin Interrupt 23 Latch" />
   <register name="PINT1_LATCH.PIQ22"            parent="PINT1_LATCH" bit-position="22" bit-size="1" description="Pin Interrupt 22 Latch" />
   <register name="PINT1_LATCH.PIQ21"            parent="PINT1_LATCH" bit-position="21" bit-size="1" description="Pin Interrupt 21 Latch" />
   <register name="PINT1_LATCH.PIQ20"            parent="PINT1_LATCH" bit-position="20" bit-size="1" description="Pin Interrupt 20 Latch" />
   <register name="PINT1_LATCH.PIQ19"            parent="PINT1_LATCH" bit-position="19" bit-size="1" description="Pin Interrupt 19 Latch" />
   <register name="PINT1_LATCH.PIQ18"            parent="PINT1_LATCH" bit-position="18" bit-size="1" description="Pin Interrupt 18 Latch" />
   <register name="PINT1_LATCH.PIQ17"            parent="PINT1_LATCH" bit-position="17" bit-size="1" description="Pin Interrupt 17 Latch" />
   <register name="PINT1_LATCH.PIQ16"            parent="PINT1_LATCH" bit-position="16" bit-size="1" description="Pin Interrupt 16 Latch" />
   <register name="PINT1_LATCH.PIQ15"            parent="PINT1_LATCH" bit-position="15" bit-size="1" description="Pin Interrupt 15 Latch" />
   <register name="PINT1_LATCH.PIQ14"            parent="PINT1_LATCH" bit-position="14" bit-size="1" description="Pin Interrupt 14 Latch" />
   <register name="PINT1_LATCH.PIQ13"            parent="PINT1_LATCH" bit-position="13" bit-size="1" description="Pin Interrupt 13 Latch" />
   <register name="PINT1_LATCH.PIQ12"            parent="PINT1_LATCH" bit-position="12" bit-size="1" description="Pin Interrupt 12 Latch" />
   <register name="PINT1_LATCH.PIQ11"            parent="PINT1_LATCH" bit-position="11" bit-size="1" description="Pin Interrupt 11 Latch" />
   <register name="PINT1_LATCH.PIQ10"            parent="PINT1_LATCH" bit-position="10" bit-size="1" description="Pin Interrupt 10 Latch" />
   <register name="PINT1_LATCH.PIQ9"             parent="PINT1_LATCH" bit-position="9" bit-size="1" description="Pin Interrupt 9 Latch" />
   <register name="PINT1_LATCH.PIQ8"             parent="PINT1_LATCH" bit-position="8" bit-size="1" description="Pin Interrupt 8 Latch" />
   <register name="PINT1_LATCH.PIQ7"             parent="PINT1_LATCH" bit-position="7" bit-size="1" description="Pin Interrupt 7 Latch" />
   <register name="PINT1_LATCH.PIQ6"             parent="PINT1_LATCH" bit-position="6" bit-size="1" description="Pin Interrupt 6 Latch" />
   <register name="PINT1_LATCH.PIQ5"             parent="PINT1_LATCH" bit-position="5" bit-size="1" description="Pin Interrupt 5 Latch" />
   <register name="PINT1_LATCH.PIQ4"             parent="PINT1_LATCH" bit-position="4" bit-size="1" description="Pin Interrupt 4 Latch" />
   <register name="PINT1_LATCH.PIQ3"             parent="PINT1_LATCH" bit-position="3" bit-size="1" description="Pin Interrupt 3 Latch" />
   <register name="PINT1_LATCH.PIQ2"             parent="PINT1_LATCH" bit-position="2" bit-size="1" description="Pin Interrupt 2 Latch" />
   <register name="PINT1_LATCH.PIQ1"             parent="PINT1_LATCH" bit-position="1" bit-size="1" description="Pin Interrupt 1 Latch" />
   <register name="PINT1_LATCH.PIQ0"             parent="PINT1_LATCH" bit-position="0" bit-size="1" description="Pin Interrupt 0 Latch" />

<!-- *************** -->
<!-- ***  PINT2  *** -->
<!-- *************** -->

<register name="PINT2_MSK_SET"                   read-address="0xFFC04200" write-address="0xFFC04200" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT2" description="PINT2 Pint Mask Set Register" />
   <register name="PINT2_MSK_SET.PIQ31"          parent="PINT2_MSK_SET" bit-position="31" bit-size="1" description="Pin Interrupt 31 Unmask" />
   <register name="PINT2_MSK_SET.PIQ30"          parent="PINT2_MSK_SET" bit-position="30" bit-size="1" description="Pin Interrupt 30 Unmask" />
   <register name="PINT2_MSK_SET.PIQ29"          parent="PINT2_MSK_SET" bit-position="29" bit-size="1" description="Pin Interrupt 29 Unmask" />
   <register name="PINT2_MSK_SET.PIQ28"          parent="PINT2_MSK_SET" bit-position="28" bit-size="1" description="Pin Interrupt 28 Unmask" />
   <register name="PINT2_MSK_SET.PIQ27"          parent="PINT2_MSK_SET" bit-position="27" bit-size="1" description="Pin Interrupt 27 Unmask" />
   <register name="PINT2_MSK_SET.PIQ26"          parent="PINT2_MSK_SET" bit-position="26" bit-size="1" description="Pin Interrupt 26 Unmask" />
   <register name="PINT2_MSK_SET.PIQ25"          parent="PINT2_MSK_SET" bit-position="25" bit-size="1" description="Pin Interrupt 25 Unmask" />
   <register name="PINT2_MSK_SET.PIQ24"          parent="PINT2_MSK_SET" bit-position="24" bit-size="1" description="Pin Interrupt 24 Unmask" />
   <register name="PINT2_MSK_SET.PIQ23"          parent="PINT2_MSK_SET" bit-position="23" bit-size="1" description="Pin Interrupt 23 Unmask" />
   <register name="PINT2_MSK_SET.PIQ22"          parent="PINT2_MSK_SET" bit-position="22" bit-size="1" description="Pin Interrupt 22 Unmask" />
   <register name="PINT2_MSK_SET.PIQ21"          parent="PINT2_MSK_SET" bit-position="21" bit-size="1" description="Pin Interrupt 21 Unmask" />
   <register name="PINT2_MSK_SET.PIQ20"          parent="PINT2_MSK_SET" bit-position="20" bit-size="1" description="Pin Interrupt 20 Unmask" />
   <register name="PINT2_MSK_SET.PIQ19"          parent="PINT2_MSK_SET" bit-position="19" bit-size="1" description="Pin Interrupt 19 Unmask" />
   <register name="PINT2_MSK_SET.PIQ18"          parent="PINT2_MSK_SET" bit-position="18" bit-size="1" description="Pin Interrupt 18 Unmask" />
   <register name="PINT2_MSK_SET.PIQ17"          parent="PINT2_MSK_SET" bit-position="17" bit-size="1" description="Pin Interrupt 17 Unmask" />
   <register name="PINT2_MSK_SET.PIQ16"          parent="PINT2_MSK_SET" bit-position="16" bit-size="1" description="Pin Interrupt 16 Unmask" />
   <register name="PINT2_MSK_SET.PIQ15"          parent="PINT2_MSK_SET" bit-position="15" bit-size="1" description="Pin Interrupt 15 Unmask" />
   <register name="PINT2_MSK_SET.PIQ14"          parent="PINT2_MSK_SET" bit-position="14" bit-size="1" description="Pin Interrupt 14 Unmask" />
   <register name="PINT2_MSK_SET.PIQ13"          parent="PINT2_MSK_SET" bit-position="13" bit-size="1" description="Pin Interrupt 13 Unmask" />
   <register name="PINT2_MSK_SET.PIQ12"          parent="PINT2_MSK_SET" bit-position="12" bit-size="1" description="Pin Interrupt 12 Unmask" />
   <register name="PINT2_MSK_SET.PIQ11"          parent="PINT2_MSK_SET" bit-position="11" bit-size="1" description="Pin Interrupt 11 Unmask" />
   <register name="PINT2_MSK_SET.PIQ10"          parent="PINT2_MSK_SET" bit-position="10" bit-size="1" description="Pin Interrupt 10 Unmask" />
   <register name="PINT2_MSK_SET.PIQ9"           parent="PINT2_MSK_SET" bit-position="9" bit-size="1" description="Pin Interrupt 9 Unmask" />
   <register name="PINT2_MSK_SET.PIQ8"           parent="PINT2_MSK_SET" bit-position="8" bit-size="1" description="Pin Interrupt 8 Unmask" />
   <register name="PINT2_MSK_SET.PIQ7"           parent="PINT2_MSK_SET" bit-position="7" bit-size="1" description="Pin Interrupt 7 Unmask" />
   <register name="PINT2_MSK_SET.PIQ6"           parent="PINT2_MSK_SET" bit-position="6" bit-size="1" description="Pin Interrupt 6 Unmask" />
   <register name="PINT2_MSK_SET.PIQ5"           parent="PINT2_MSK_SET" bit-position="5" bit-size="1" description="Pin Interrupt 5 Unmask" />
   <register name="PINT2_MSK_SET.PIQ4"           parent="PINT2_MSK_SET" bit-position="4" bit-size="1" description="Pin Interrupt 4 Unmask" />
   <register name="PINT2_MSK_SET.PIQ3"           parent="PINT2_MSK_SET" bit-position="3" bit-size="1" description="Pin Interrupt 3 Unmask" />
   <register name="PINT2_MSK_SET.PIQ2"           parent="PINT2_MSK_SET" bit-position="2" bit-size="1" description="Pin Interrupt 2 Unmask" />
   <register name="PINT2_MSK_SET.PIQ1"           parent="PINT2_MSK_SET" bit-position="1" bit-size="1" description="Pin Interrupt 1 Unmask" />
   <register name="PINT2_MSK_SET.PIQ0"           parent="PINT2_MSK_SET" bit-position="0" bit-size="1" description="Pin Interrupt 0 Unmask" />
<register name="PINT2_MSK_CLR"                   read-address="0xFFC04204" write-address="0xFFC04204" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT2" description="PINT2 Pint Mask Clear Register" />
   <register name="PINT2_MSK_CLR.PIQ31"          parent="PINT2_MSK_CLR" bit-position="31" bit-size="1" description="Pin Interrupt 31 Mask" />
   <register name="PINT2_MSK_CLR.PIQ30"          parent="PINT2_MSK_CLR" bit-position="30" bit-size="1" description="Pin Interrupt 30 Mask" />
   <register name="PINT2_MSK_CLR.PIQ29"          parent="PINT2_MSK_CLR" bit-position="29" bit-size="1" description="Pin Interrupt 29 Mask" />
   <register name="PINT2_MSK_CLR.PIQ28"          parent="PINT2_MSK_CLR" bit-position="28" bit-size="1" description="Pin Interrupt 28 Mask" />
   <register name="PINT2_MSK_CLR.PIQ27"          parent="PINT2_MSK_CLR" bit-position="27" bit-size="1" description="Pin Interrupt 27 Mask" />
   <register name="PINT2_MSK_CLR.PIQ26"          parent="PINT2_MSK_CLR" bit-position="26" bit-size="1" description="Pin Interrupt 26 Mask" />
   <register name="PINT2_MSK_CLR.PIQ25"          parent="PINT2_MSK_CLR" bit-position="25" bit-size="1" description="Pin Interrupt 25 Mask" />
   <register name="PINT2_MSK_CLR.PIQ24"          parent="PINT2_MSK_CLR" bit-position="24" bit-size="1" description="Pin Interrupt 24 Mask" />
   <register name="PINT2_MSK_CLR.PIQ23"          parent="PINT2_MSK_CLR" bit-position="23" bit-size="1" description="Pin Interrupt 23 Mask" />
   <register name="PINT2_MSK_CLR.PIQ22"          parent="PINT2_MSK_CLR" bit-position="22" bit-size="1" description="Pin Interrupt 22 Mask" />
   <register name="PINT2_MSK_CLR.PIQ21"          parent="PINT2_MSK_CLR" bit-position="21" bit-size="1" description="Pin Interrupt 21 Mask" />
   <register name="PINT2_MSK_CLR.PIQ20"          parent="PINT2_MSK_CLR" bit-position="20" bit-size="1" description="Pin Interrupt 20 Mask" />
   <register name="PINT2_MSK_CLR.PIQ19"          parent="PINT2_MSK_CLR" bit-position="19" bit-size="1" description="Pin Interrupt 19 Mask" />
   <register name="PINT2_MSK_CLR.PIQ18"          parent="PINT2_MSK_CLR" bit-position="18" bit-size="1" description="Pin Interrupt 18 Mask" />
   <register name="PINT2_MSK_CLR.PIQ17"          parent="PINT2_MSK_CLR" bit-position="17" bit-size="1" description="Pin Interrupt 17 Mask" />
   <register name="PINT2_MSK_CLR.PIQ16"          parent="PINT2_MSK_CLR" bit-position="16" bit-size="1" description="Pin Interrupt 16 Mask" />
   <register name="PINT2_MSK_CLR.PIQ15"          parent="PINT2_MSK_CLR" bit-position="15" bit-size="1" description="Pin Interrupt 15 Mask" />
   <register name="PINT2_MSK_CLR.PIQ14"          parent="PINT2_MSK_CLR" bit-position="14" bit-size="1" description="Pin Interrupt 14 Mask" />
   <register name="PINT2_MSK_CLR.PIQ13"          parent="PINT2_MSK_CLR" bit-position="13" bit-size="1" description="Pin Interrupt 13 Mask" />
   <register name="PINT2_MSK_CLR.PIQ12"          parent="PINT2_MSK_CLR" bit-position="12" bit-size="1" description="Pin Interrupt 12 Mask" />
   <register name="PINT2_MSK_CLR.PIQ11"          parent="PINT2_MSK_CLR" bit-position="11" bit-size="1" description="Pin Interrupt 11 Mask" />
   <register name="PINT2_MSK_CLR.PIQ10"          parent="PINT2_MSK_CLR" bit-position="10" bit-size="1" description="Pin Interrupt 10 Mask" />
   <register name="PINT2_MSK_CLR.PIQ9"           parent="PINT2_MSK_CLR" bit-position="9" bit-size="1" description="Pin Interrupt 9 Mask" />
   <register name="PINT2_MSK_CLR.PIQ8"           parent="PINT2_MSK_CLR" bit-position="8" bit-size="1" description="Pin Interrupt 8 Mask" />
   <register name="PINT2_MSK_CLR.PIQ7"           parent="PINT2_MSK_CLR" bit-position="7" bit-size="1" description="Pin Interrupt 7 Mask" />
   <register name="PINT2_MSK_CLR.PIQ6"           parent="PINT2_MSK_CLR" bit-position="6" bit-size="1" description="Pin Interrupt 6 Mask" />
   <register name="PINT2_MSK_CLR.PIQ5"           parent="PINT2_MSK_CLR" bit-position="5" bit-size="1" description="Pin Interrupt 5 Mask" />
   <register name="PINT2_MSK_CLR.PIQ4"           parent="PINT2_MSK_CLR" bit-position="4" bit-size="1" description="Pin Interrupt 4 Mask" />
   <register name="PINT2_MSK_CLR.PIQ3"           parent="PINT2_MSK_CLR" bit-position="3" bit-size="1" description="Pin Interrupt 3 Mask" />
   <register name="PINT2_MSK_CLR.PIQ2"           parent="PINT2_MSK_CLR" bit-position="2" bit-size="1" description="Pin Interrupt 2 Mask" />
   <register name="PINT2_MSK_CLR.PIQ1"           parent="PINT2_MSK_CLR" bit-position="1" bit-size="1" description="Pin Interrupt 1 Mask" />
   <register name="PINT2_MSK_CLR.PIQ0"           parent="PINT2_MSK_CLR" bit-position="0" bit-size="1" description="Pin Interrupt 0 Mask" />
<register name="PINT2_REQ"                       read-address="0xFFC04208" write-address="0xFFC04208" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT2" description="PINT2 Pint Request Register" />
   <register name="PINT2_REQ.PIQ31"              parent="PINT2_REQ" bit-position="31" bit-size="1" description="Pin Interrupt 31 Request" />
   <register name="PINT2_REQ.PIQ30"              parent="PINT2_REQ" bit-position="30" bit-size="1" description="Pin Interrupt 30 Request" />
   <register name="PINT2_REQ.PIQ29"              parent="PINT2_REQ" bit-position="29" bit-size="1" description="Pin Interrupt 29 Request" />
   <register name="PINT2_REQ.PIQ28"              parent="PINT2_REQ" bit-position="28" bit-size="1" description="Pin Interrupt 28 Request" />
   <register name="PINT2_REQ.PIQ27"              parent="PINT2_REQ" bit-position="27" bit-size="1" description="Pin Interrupt 27 Request" />
   <register name="PINT2_REQ.PIQ26"              parent="PINT2_REQ" bit-position="26" bit-size="1" description="Pin Interrupt 26 Request" />
   <register name="PINT2_REQ.PIQ25"              parent="PINT2_REQ" bit-position="25" bit-size="1" description="Pin Interrupt 25 Request" />
   <register name="PINT2_REQ.PIQ24"              parent="PINT2_REQ" bit-position="24" bit-size="1" description="Pin Interrupt 24 Request" />
   <register name="PINT2_REQ.PIQ23"              parent="PINT2_REQ" bit-position="23" bit-size="1" description="Pin Interrupt 23 Request" />
   <register name="PINT2_REQ.PIQ22"              parent="PINT2_REQ" bit-position="22" bit-size="1" description="Pin Interrupt 22 Request" />
   <register name="PINT2_REQ.PIQ21"              parent="PINT2_REQ" bit-position="21" bit-size="1" description="Pin Interrupt 21 Request" />
   <register name="PINT2_REQ.PIQ20"              parent="PINT2_REQ" bit-position="20" bit-size="1" description="Pin Interrupt 20 Request" />
   <register name="PINT2_REQ.PIQ19"              parent="PINT2_REQ" bit-position="19" bit-size="1" description="Pin Interrupt 19 Request" />
   <register name="PINT2_REQ.PIQ18"              parent="PINT2_REQ" bit-position="18" bit-size="1" description="Pin Interrupt 18 Request" />
   <register name="PINT2_REQ.PIQ17"              parent="PINT2_REQ" bit-position="17" bit-size="1" description="Pin Interrupt 17 Request" />
   <register name="PINT2_REQ.PIQ16"              parent="PINT2_REQ" bit-position="16" bit-size="1" description="Pin Interrupt 16 Request" />
   <register name="PINT2_REQ.PIQ15"              parent="PINT2_REQ" bit-position="15" bit-size="1" description="Pin Interrupt 15 Request" />
   <register name="PINT2_REQ.PIQ14"              parent="PINT2_REQ" bit-position="14" bit-size="1" description="Pin Interrupt 14 Request" />
   <register name="PINT2_REQ.PIQ13"              parent="PINT2_REQ" bit-position="13" bit-size="1" description="Pin Interrupt 13 Request" />
   <register name="PINT2_REQ.PIQ12"              parent="PINT2_REQ" bit-position="12" bit-size="1" description="Pin Interrupt 12 Request" />
   <register name="PINT2_REQ.PIQ11"              parent="PINT2_REQ" bit-position="11" bit-size="1" description="Pin Interrupt 11 Request" />
   <register name="PINT2_REQ.PIQ10"              parent="PINT2_REQ" bit-position="10" bit-size="1" description="Pin Interrupt 10 Request" />
   <register name="PINT2_REQ.PIQ9"               parent="PINT2_REQ" bit-position="9" bit-size="1" description="Pin Interrupt 9 Request" />
   <register name="PINT2_REQ.PIQ8"               parent="PINT2_REQ" bit-position="8" bit-size="1" description="Pin Interrupt 8 Request" />
   <register name="PINT2_REQ.PIQ7"               parent="PINT2_REQ" bit-position="7" bit-size="1" description="Pin Interrupt 7 Request" />
   <register name="PINT2_REQ.PIQ6"               parent="PINT2_REQ" bit-position="6" bit-size="1" description="Pin Interrupt 6 Request" />
   <register name="PINT2_REQ.PIQ5"               parent="PINT2_REQ" bit-position="5" bit-size="1" description="Pin Interrupt 5 Request" />
   <register name="PINT2_REQ.PIQ4"               parent="PINT2_REQ" bit-position="4" bit-size="1" description="Pin Interrupt 4 Request" />
   <register name="PINT2_REQ.PIQ3"               parent="PINT2_REQ" bit-position="3" bit-size="1" description="Pin Interrupt 3 Request" />
   <register name="PINT2_REQ.PIQ2"               parent="PINT2_REQ" bit-position="2" bit-size="1" description="Pin Interrupt 2 Request" />
   <register name="PINT2_REQ.PIQ1"               parent="PINT2_REQ" bit-position="1" bit-size="1" description="Pin Interrupt 1 Request" />
   <register name="PINT2_REQ.PIQ0"               parent="PINT2_REQ" bit-position="0" bit-size="1" description="Pin Interrupt 0 Request" />
<register name="PINT2_ASSIGN"                    read-address="0xFFC0420C" write-address="0xFFC0420C" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT2" description="PINT2 Pint Assign Register" />
   <register name="PINT2_ASSIGN.B3MAP"           parent="PINT2_ASSIGN" bit-position="24" bit-size="8" description="Byte 3 Mapping" />
   <register name="PINT2_ASSIGN.B2MAP"           parent="PINT2_ASSIGN" bit-position="16" bit-size="8" description="Byte 2 Mapping" />
   <register name="PINT2_ASSIGN.B1MAP"           parent="PINT2_ASSIGN" bit-position="8" bit-size="8" description="Byte 1 Mapping" />
   <register name="PINT2_ASSIGN.B0MAP"           parent="PINT2_ASSIGN" bit-position="0" bit-size="8" description="Byte 0 Mapping" />
<register name="PINT2_EDGE_SET"                  read-address="0xFFC04210" write-address="0xFFC04210" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT2" description="PINT2 Pint Edge Set Register" />
   <register name="PINT2_EDGE_SET.PIQ31"         parent="PINT2_EDGE_SET" bit-position="31" bit-size="1" description="Pin Interrupt 31 Edge" />
   <register name="PINT2_EDGE_SET.PIQ30"         parent="PINT2_EDGE_SET" bit-position="30" bit-size="1" description="Pin Interrupt 30 Edge" />
   <register name="PINT2_EDGE_SET.PIQ29"         parent="PINT2_EDGE_SET" bit-position="29" bit-size="1" description="Pin Interrupt 29 Edge" />
   <register name="PINT2_EDGE_SET.PIQ28"         parent="PINT2_EDGE_SET" bit-position="28" bit-size="1" description="Pin Interrupt 28 Edge" />
   <register name="PINT2_EDGE_SET.PIQ27"         parent="PINT2_EDGE_SET" bit-position="27" bit-size="1" description="Pin Interrupt 27 Edge" />
   <register name="PINT2_EDGE_SET.PIQ26"         parent="PINT2_EDGE_SET" bit-position="26" bit-size="1" description="Pin Interrupt 26 Edge" />
   <register name="PINT2_EDGE_SET.PIQ25"         parent="PINT2_EDGE_SET" bit-position="25" bit-size="1" description="Pin Interrupt 25 Edge" />
   <register name="PINT2_EDGE_SET.PIQ24"         parent="PINT2_EDGE_SET" bit-position="24" bit-size="1" description="Pin Interrupt 24 Edge" />
   <register name="PINT2_EDGE_SET.PIQ23"         parent="PINT2_EDGE_SET" bit-position="23" bit-size="1" description="Pin Interrupt 23 Edge" />
   <register name="PINT2_EDGE_SET.PIQ22"         parent="PINT2_EDGE_SET" bit-position="22" bit-size="1" description="Pin Interrupt 22 Edge" />
   <register name="PINT2_EDGE_SET.PIQ21"         parent="PINT2_EDGE_SET" bit-position="21" bit-size="1" description="Pin Interrupt 21 Edge" />
   <register name="PINT2_EDGE_SET.PIQ20"         parent="PINT2_EDGE_SET" bit-position="20" bit-size="1" description="Pin Interrupt 20 Edge" />
   <register name="PINT2_EDGE_SET.PIQ19"         parent="PINT2_EDGE_SET" bit-position="19" bit-size="1" description="Pin Interrupt 19 Edge" />
   <register name="PINT2_EDGE_SET.PIQ18"         parent="PINT2_EDGE_SET" bit-position="18" bit-size="1" description="Pin Interrupt 18 Edge" />
   <register name="PINT2_EDGE_SET.PIQ17"         parent="PINT2_EDGE_SET" bit-position="17" bit-size="1" description="Pin Interrupt 17 Edge" />
   <register name="PINT2_EDGE_SET.PIQ16"         parent="PINT2_EDGE_SET" bit-position="16" bit-size="1" description="Pin Interrupt 16 Edge" />
   <register name="PINT2_EDGE_SET.PIQ15"         parent="PINT2_EDGE_SET" bit-position="15" bit-size="1" description="Pin Interrupt 15 Edge" />
   <register name="PINT2_EDGE_SET.PIQ14"         parent="PINT2_EDGE_SET" bit-position="14" bit-size="1" description="Pin Interrupt 14 Edge" />
   <register name="PINT2_EDGE_SET.PIQ13"         parent="PINT2_EDGE_SET" bit-position="13" bit-size="1" description="Pin Interrupt 13 Edge" />
   <register name="PINT2_EDGE_SET.PIQ12"         parent="PINT2_EDGE_SET" bit-position="12" bit-size="1" description="Pin Interrupt 12 Edge" />
   <register name="PINT2_EDGE_SET.PIQ11"         parent="PINT2_EDGE_SET" bit-position="11" bit-size="1" description="Pin Interrupt 11 Edge" />
   <register name="PINT2_EDGE_SET.PIQ10"         parent="PINT2_EDGE_SET" bit-position="10" bit-size="1" description="Pin Interrupt 10 Edge" />
   <register name="PINT2_EDGE_SET.PIQ9"          parent="PINT2_EDGE_SET" bit-position="9" bit-size="1" description="Pin Interrupt 9 Edge" />
   <register name="PINT2_EDGE_SET.PIQ8"          parent="PINT2_EDGE_SET" bit-position="8" bit-size="1" description="Pin Interrupt 8 Edge" />
   <register name="PINT2_EDGE_SET.PIQ7"          parent="PINT2_EDGE_SET" bit-position="7" bit-size="1" description="Pin Interrupt 7 Edge" />
   <register name="PINT2_EDGE_SET.PIQ6"          parent="PINT2_EDGE_SET" bit-position="6" bit-size="1" description="Pin Interrupt 6 Edge" />
   <register name="PINT2_EDGE_SET.PIQ5"          parent="PINT2_EDGE_SET" bit-position="5" bit-size="1" description="Pin Interrupt 5 Edge" />
   <register name="PINT2_EDGE_SET.PIQ4"          parent="PINT2_EDGE_SET" bit-position="4" bit-size="1" description="Pin Interrupt 4 Edge" />
   <register name="PINT2_EDGE_SET.PIQ3"          parent="PINT2_EDGE_SET" bit-position="3" bit-size="1" description="Pin Interrupt 3 Edge" />
   <register name="PINT2_EDGE_SET.PIQ2"          parent="PINT2_EDGE_SET" bit-position="2" bit-size="1" description="Pin Interrupt 2 Edge" />
   <register name="PINT2_EDGE_SET.PIQ1"          parent="PINT2_EDGE_SET" bit-position="1" bit-size="1" description="Pin Interrupt 1 Edge" />
   <register name="PINT2_EDGE_SET.PIQ0"          parent="PINT2_EDGE_SET" bit-position="0" bit-size="1" description="Pin Interrupt 0 Edge" />
<register name="PINT2_EDGE_CLR"                  read-address="0xFFC04214" write-address="0xFFC04214" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT2" description="PINT2 Pint Edge Clear Register" />
   <register name="PINT2_EDGE_CLR.PIQ31"         parent="PINT2_EDGE_CLR" bit-position="31" bit-size="1" description="Pin Interrupt 31 Level" />
   <register name="PINT2_EDGE_CLR.PIQ30"         parent="PINT2_EDGE_CLR" bit-position="30" bit-size="1" description="Pin Interrupt 30 Level" />
   <register name="PINT2_EDGE_CLR.PIQ29"         parent="PINT2_EDGE_CLR" bit-position="29" bit-size="1" description="Pin Interrupt 29 Level" />
   <register name="PINT2_EDGE_CLR.PIQ28"         parent="PINT2_EDGE_CLR" bit-position="28" bit-size="1" description="Pin Interrupt 28 Level" />
   <register name="PINT2_EDGE_CLR.PIQ27"         parent="PINT2_EDGE_CLR" bit-position="27" bit-size="1" description="Pin Interrupt 27 Level" />
   <register name="PINT2_EDGE_CLR.PIQ26"         parent="PINT2_EDGE_CLR" bit-position="26" bit-size="1" description="Pin Interrupt 26 Level" />
   <register name="PINT2_EDGE_CLR.PIQ25"         parent="PINT2_EDGE_CLR" bit-position="25" bit-size="1" description="Pin Interrupt 25 Level" />
   <register name="PINT2_EDGE_CLR.PIQ24"         parent="PINT2_EDGE_CLR" bit-position="24" bit-size="1" description="Pin Interrupt 24 Level" />
   <register name="PINT2_EDGE_CLR.PIQ23"         parent="PINT2_EDGE_CLR" bit-position="23" bit-size="1" description="Pin Interrupt 23 Level" />
   <register name="PINT2_EDGE_CLR.PIQ22"         parent="PINT2_EDGE_CLR" bit-position="22" bit-size="1" description="Pin Interrupt 22 Level" />
   <register name="PINT2_EDGE_CLR.PIQ21"         parent="PINT2_EDGE_CLR" bit-position="21" bit-size="1" description="Pin Interrupt 21 Level" />
   <register name="PINT2_EDGE_CLR.PIQ20"         parent="PINT2_EDGE_CLR" bit-position="20" bit-size="1" description="Pin Interrupt 20 Level" />
   <register name="PINT2_EDGE_CLR.PIQ19"         parent="PINT2_EDGE_CLR" bit-position="19" bit-size="1" description="Pin Interrupt 19 Level" />
   <register name="PINT2_EDGE_CLR.PIQ18"         parent="PINT2_EDGE_CLR" bit-position="18" bit-size="1" description="Pin Interrupt 18 Level" />
   <register name="PINT2_EDGE_CLR.PIQ17"         parent="PINT2_EDGE_CLR" bit-position="17" bit-size="1" description="Pin Interrupt 17 Level" />
   <register name="PINT2_EDGE_CLR.PIQ16"         parent="PINT2_EDGE_CLR" bit-position="16" bit-size="1" description="Pin Interrupt 16 Level" />
   <register name="PINT2_EDGE_CLR.PIQ15"         parent="PINT2_EDGE_CLR" bit-position="15" bit-size="1" description="Pin Interrupt 15 Level" />
   <register name="PINT2_EDGE_CLR.PIQ14"         parent="PINT2_EDGE_CLR" bit-position="14" bit-size="1" description="Pin Interrupt 14 Level" />
   <register name="PINT2_EDGE_CLR.PIQ13"         parent="PINT2_EDGE_CLR" bit-position="13" bit-size="1" description="Pin Interrupt 13 Level" />
   <register name="PINT2_EDGE_CLR.PIQ12"         parent="PINT2_EDGE_CLR" bit-position="12" bit-size="1" description="Pin Interrupt 12 Level" />
   <register name="PINT2_EDGE_CLR.PIQ11"         parent="PINT2_EDGE_CLR" bit-position="11" bit-size="1" description="Pin Interrupt 11 Level" />
   <register name="PINT2_EDGE_CLR.PIQ10"         parent="PINT2_EDGE_CLR" bit-position="10" bit-size="1" description="Pin Interrupt 10 Level" />
   <register name="PINT2_EDGE_CLR.PIQ9"          parent="PINT2_EDGE_CLR" bit-position="9" bit-size="1" description="Pin Interrupt 9 Level" />
   <register name="PINT2_EDGE_CLR.PIQ8"          parent="PINT2_EDGE_CLR" bit-position="8" bit-size="1" description="Pin Interrupt 8 Level" />
   <register name="PINT2_EDGE_CLR.PIQ7"          parent="PINT2_EDGE_CLR" bit-position="7" bit-size="1" description="Pin Interrupt 7 Level" />
   <register name="PINT2_EDGE_CLR.PIQ6"          parent="PINT2_EDGE_CLR" bit-position="6" bit-size="1" description="Pin Interrupt 6 Level" />
   <register name="PINT2_EDGE_CLR.PIQ5"          parent="PINT2_EDGE_CLR" bit-position="5" bit-size="1" description="Pin Interrupt 5 Level" />
   <register name="PINT2_EDGE_CLR.PIQ4"          parent="PINT2_EDGE_CLR" bit-position="4" bit-size="1" description="Pin Interrupt 4 Level" />
   <register name="PINT2_EDGE_CLR.PIQ3"          parent="PINT2_EDGE_CLR" bit-position="3" bit-size="1" description="Pin Interrupt 3 Level" />
   <register name="PINT2_EDGE_CLR.PIQ2"          parent="PINT2_EDGE_CLR" bit-position="2" bit-size="1" description="Pin Interrupt 2 Level" />
   <register name="PINT2_EDGE_CLR.PIQ1"          parent="PINT2_EDGE_CLR" bit-position="1" bit-size="1" description="Pin Interrupt 1 Level" />
   <register name="PINT2_EDGE_CLR.PIQ0"          parent="PINT2_EDGE_CLR" bit-position="0" bit-size="1" description="Pin Interrupt 0 Level" />
<register name="PINT2_INV_SET"                   read-address="0xFFC04218" write-address="0xFFC04218" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT2" description="PINT2 Pint Invert Set Register" />
   <register name="PINT2_INV_SET.PIQ31"          parent="PINT2_INV_SET" bit-position="31" bit-size="1" description="Pin Interrupt 31 Invert" />
   <register name="PINT2_INV_SET.PIQ30"          parent="PINT2_INV_SET" bit-position="30" bit-size="1" description="Pin Interrupt 30 Invert" />
   <register name="PINT2_INV_SET.PIQ29"          parent="PINT2_INV_SET" bit-position="29" bit-size="1" description="Pin Interrupt 29 Invert" />
   <register name="PINT2_INV_SET.PIQ28"          parent="PINT2_INV_SET" bit-position="28" bit-size="1" description="Pin Interrupt 28 Invert" />
   <register name="PINT2_INV_SET.PIQ27"          parent="PINT2_INV_SET" bit-position="27" bit-size="1" description="Pin Interrupt 27 Invert" />
   <register name="PINT2_INV_SET.PIQ26"          parent="PINT2_INV_SET" bit-position="26" bit-size="1" description="Pin Interrupt 26 Invert" />
   <register name="PINT2_INV_SET.PIQ25"          parent="PINT2_INV_SET" bit-position="25" bit-size="1" description="Pin Interrupt 25 Invert" />
   <register name="PINT2_INV_SET.PIQ24"          parent="PINT2_INV_SET" bit-position="24" bit-size="1" description="Pin Interrupt 24 Invert" />
   <register name="PINT2_INV_SET.PIQ23"          parent="PINT2_INV_SET" bit-position="23" bit-size="1" description="Pin Interrupt 23 Invert" />
   <register name="PINT2_INV_SET.PIQ22"          parent="PINT2_INV_SET" bit-position="22" bit-size="1" description="Pin Interrupt 22 Invert" />
   <register name="PINT2_INV_SET.PIQ21"          parent="PINT2_INV_SET" bit-position="21" bit-size="1" description="Pin Interrupt 21 Invert" />
   <register name="PINT2_INV_SET.PIQ20"          parent="PINT2_INV_SET" bit-position="20" bit-size="1" description="Pin Interrupt 20 Invert" />
   <register name="PINT2_INV_SET.PIQ19"          parent="PINT2_INV_SET" bit-position="19" bit-size="1" description="Pin Interrupt 19 Invert" />
   <register name="PINT2_INV_SET.PIQ18"          parent="PINT2_INV_SET" bit-position="18" bit-size="1" description="Pin Interrupt 18 Invert" />
   <register name="PINT2_INV_SET.PIQ17"          parent="PINT2_INV_SET" bit-position="17" bit-size="1" description="Pin Interrupt 17 Invert" />
   <register name="PINT2_INV_SET.PIQ16"          parent="PINT2_INV_SET" bit-position="16" bit-size="1" description="Pin Interrupt 16 Invert" />
   <register name="PINT2_INV_SET.PIQ15"          parent="PINT2_INV_SET" bit-position="15" bit-size="1" description="Pin Interrupt 15 Invert" />
   <register name="PINT2_INV_SET.PIQ14"          parent="PINT2_INV_SET" bit-position="14" bit-size="1" description="Pin Interrupt 14 Invert" />
   <register name="PINT2_INV_SET.PIQ13"          parent="PINT2_INV_SET" bit-position="13" bit-size="1" description="Pin Interrupt 13 Invert" />
   <register name="PINT2_INV_SET.PIQ12"          parent="PINT2_INV_SET" bit-position="12" bit-size="1" description="Pin Interrupt 12 Invert" />
   <register name="PINT2_INV_SET.PIQ11"          parent="PINT2_INV_SET" bit-position="11" bit-size="1" description="Pin Interrupt 11 Invert" />
   <register name="PINT2_INV_SET.PIQ10"          parent="PINT2_INV_SET" bit-position="10" bit-size="1" description="Pin Interrupt 10 Invert" />
   <register name="PINT2_INV_SET.PIQ9"           parent="PINT2_INV_SET" bit-position="9" bit-size="1" description="Pin Interrupt 9 Invert" />
   <register name="PINT2_INV_SET.PIQ8"           parent="PINT2_INV_SET" bit-position="8" bit-size="1" description="Pin Interrupt 8 Invert" />
   <register name="PINT2_INV_SET.PIQ7"           parent="PINT2_INV_SET" bit-position="7" bit-size="1" description="Pin Interrupt 7 Invert" />
   <register name="PINT2_INV_SET.PIQ6"           parent="PINT2_INV_SET" bit-position="6" bit-size="1" description="Pin Interrupt 6 Invert" />
   <register name="PINT2_INV_SET.PIQ5"           parent="PINT2_INV_SET" bit-position="5" bit-size="1" description="Pin Interrupt 5 Invert" />
   <register name="PINT2_INV_SET.PIQ4"           parent="PINT2_INV_SET" bit-position="4" bit-size="1" description="Pin Interrupt 4 Invert" />
   <register name="PINT2_INV_SET.PIQ3"           parent="PINT2_INV_SET" bit-position="3" bit-size="1" description="Pin Interrupt 3 Invert" />
   <register name="PINT2_INV_SET.PIQ2"           parent="PINT2_INV_SET" bit-position="2" bit-size="1" description="Pin Interrupt 2 Invert" />
   <register name="PINT2_INV_SET.PIQ1"           parent="PINT2_INV_SET" bit-position="1" bit-size="1" description="Pin Interrupt 1 Invert" />
   <register name="PINT2_INV_SET.PIQ0"           parent="PINT2_INV_SET" bit-position="0" bit-size="1" description="Pin Interrupt 0 Invert" />
<register name="PINT2_INV_CLR"                   read-address="0xFFC0421C" write-address="0xFFC0421C" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT2" description="PINT2 Pint Invert Clear Register" />
   <register name="PINT2_INV_CLR.PIQ31"          parent="PINT2_INV_CLR" bit-position="31" bit-size="1" description="Pin Interrupt 31 No Invert" />
   <register name="PINT2_INV_CLR.PIQ30"          parent="PINT2_INV_CLR" bit-position="30" bit-size="1" description="Pin Interrupt 30 No Invert" />
   <register name="PINT2_INV_CLR.PIQ29"          parent="PINT2_INV_CLR" bit-position="29" bit-size="1" description="Pin Interrupt 29 No Invert" />
   <register name="PINT2_INV_CLR.PIQ28"          parent="PINT2_INV_CLR" bit-position="28" bit-size="1" description="Pin Interrupt 28 No Invert" />
   <register name="PINT2_INV_CLR.PIQ27"          parent="PINT2_INV_CLR" bit-position="27" bit-size="1" description="Pin Interrupt 27 No Invert" />
   <register name="PINT2_INV_CLR.PIQ26"          parent="PINT2_INV_CLR" bit-position="26" bit-size="1" description="Pin Interrupt 26 No Invert" />
   <register name="PINT2_INV_CLR.PIQ25"          parent="PINT2_INV_CLR" bit-position="25" bit-size="1" description="Pin Interrupt 25 No Invert" />
   <register name="PINT2_INV_CLR.PIQ24"          parent="PINT2_INV_CLR" bit-position="24" bit-size="1" description="Pin Interrupt 24 No Invert" />
   <register name="PINT2_INV_CLR.PIQ23"          parent="PINT2_INV_CLR" bit-position="23" bit-size="1" description="Pin Interrupt 23 No Invert" />
   <register name="PINT2_INV_CLR.PIQ22"          parent="PINT2_INV_CLR" bit-position="22" bit-size="1" description="Pin Interrupt 22 No Invert" />
   <register name="PINT2_INV_CLR.PIQ21"          parent="PINT2_INV_CLR" bit-position="21" bit-size="1" description="Pin Interrupt 21 No Invert" />
   <register name="PINT2_INV_CLR.PIQ20"          parent="PINT2_INV_CLR" bit-position="20" bit-size="1" description="Pin Interrupt 20 No Invert" />
   <register name="PINT2_INV_CLR.PIQ19"          parent="PINT2_INV_CLR" bit-position="19" bit-size="1" description="Pin Interrupt 19 No Invert" />
   <register name="PINT2_INV_CLR.PIQ18"          parent="PINT2_INV_CLR" bit-position="18" bit-size="1" description="Pin Interrupt 18 No Invert" />
   <register name="PINT2_INV_CLR.PIQ17"          parent="PINT2_INV_CLR" bit-position="17" bit-size="1" description="Pin Interrupt 17 No Invert" />
   <register name="PINT2_INV_CLR.PIQ16"          parent="PINT2_INV_CLR" bit-position="16" bit-size="1" description="Pin Interrupt 16 No Invert" />
   <register name="PINT2_INV_CLR.PIQ15"          parent="PINT2_INV_CLR" bit-position="15" bit-size="1" description="Pin Interrupt 15 No Invert" />
   <register name="PINT2_INV_CLR.PIQ14"          parent="PINT2_INV_CLR" bit-position="14" bit-size="1" description="Pin Interrupt 14 No Invert" />
   <register name="PINT2_INV_CLR.PIQ13"          parent="PINT2_INV_CLR" bit-position="13" bit-size="1" description="Pin Interrupt 13 No Invert" />
   <register name="PINT2_INV_CLR.PIQ12"          parent="PINT2_INV_CLR" bit-position="12" bit-size="1" description="Pin Interrupt 12 No Invert" />
   <register name="PINT2_INV_CLR.PIQ11"          parent="PINT2_INV_CLR" bit-position="11" bit-size="1" description="Pin Interrupt 11 No Invert" />
   <register name="PINT2_INV_CLR.PIQ10"          parent="PINT2_INV_CLR" bit-position="10" bit-size="1" description="Pin Interrupt 10 No Invert" />
   <register name="PINT2_INV_CLR.PIQ9"           parent="PINT2_INV_CLR" bit-position="9" bit-size="1" description="Pin Interrupt 9 No Invert" />
   <register name="PINT2_INV_CLR.PIQ8"           parent="PINT2_INV_CLR" bit-position="8" bit-size="1" description="Pin Interrupt 8 No Invert" />
   <register name="PINT2_INV_CLR.PIQ7"           parent="PINT2_INV_CLR" bit-position="7" bit-size="1" description="Pin Interrupt 7 No Invert" />
   <register name="PINT2_INV_CLR.PIQ6"           parent="PINT2_INV_CLR" bit-position="6" bit-size="1" description="Pin Interrupt 6 No Invert" />
   <register name="PINT2_INV_CLR.PIQ5"           parent="PINT2_INV_CLR" bit-position="5" bit-size="1" description="Pin Interrupt 5 No Invert" />
   <register name="PINT2_INV_CLR.PIQ4"           parent="PINT2_INV_CLR" bit-position="4" bit-size="1" description="Pin Interrupt 4 No Invert" />
   <register name="PINT2_INV_CLR.PIQ3"           parent="PINT2_INV_CLR" bit-position="3" bit-size="1" description="Pin Interrupt 3 No Invert" />
   <register name="PINT2_INV_CLR.PIQ2"           parent="PINT2_INV_CLR" bit-position="2" bit-size="1" description="Pin Interrupt 2 No Invert" />
   <register name="PINT2_INV_CLR.PIQ1"           parent="PINT2_INV_CLR" bit-position="1" bit-size="1" description="Pin Interrupt 1 No Invert" />
   <register name="PINT2_INV_CLR.PIQ0"           parent="PINT2_INV_CLR" bit-position="0" bit-size="1" description="Pin Interrupt 0 No Invert" />
<register name="PINT2_PINSTATE"                  read-address="0xFFC04220" write-address="0xFFC04220" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT2" description="PINT2 Pint Pinstate Register" />
   <register name="PINT2_PINSTATE.PIQ31"         parent="PINT2_PINSTATE" bit-position="31" bit-size="1" description="Pin Interrupt 31 State" />
   <register name="PINT2_PINSTATE.PIQ30"         parent="PINT2_PINSTATE" bit-position="30" bit-size="1" description="Pin Interrupt 30 State" />
   <register name="PINT2_PINSTATE.PIQ29"         parent="PINT2_PINSTATE" bit-position="29" bit-size="1" description="Pin Interrupt 29 State" />
   <register name="PINT2_PINSTATE.PIQ28"         parent="PINT2_PINSTATE" bit-position="28" bit-size="1" description="Pin Interrupt 28 State" />
   <register name="PINT2_PINSTATE.PIQ27"         parent="PINT2_PINSTATE" bit-position="27" bit-size="1" description="Pin Interrupt 27 State" />
   <register name="PINT2_PINSTATE.PIQ26"         parent="PINT2_PINSTATE" bit-position="26" bit-size="1" description="Pin Interrupt 26 State" />
   <register name="PINT2_PINSTATE.PIQ25"         parent="PINT2_PINSTATE" bit-position="25" bit-size="1" description="Pin Interrupt 25 State" />
   <register name="PINT2_PINSTATE.PIQ24"         parent="PINT2_PINSTATE" bit-position="24" bit-size="1" description="Pin Interrupt 24 State" />
   <register name="PINT2_PINSTATE.PIQ23"         parent="PINT2_PINSTATE" bit-position="23" bit-size="1" description="Pin Interrupt 23 State" />
   <register name="PINT2_PINSTATE.PIQ22"         parent="PINT2_PINSTATE" bit-position="22" bit-size="1" description="Pin Interrupt 22 State" />
   <register name="PINT2_PINSTATE.PIQ21"         parent="PINT2_PINSTATE" bit-position="21" bit-size="1" description="Pin Interrupt 21 State" />
   <register name="PINT2_PINSTATE.PIQ20"         parent="PINT2_PINSTATE" bit-position="20" bit-size="1" description="Pin Interrupt 20 State" />
   <register name="PINT2_PINSTATE.PIQ19"         parent="PINT2_PINSTATE" bit-position="19" bit-size="1" description="Pin Interrupt 19 State" />
   <register name="PINT2_PINSTATE.PIQ18"         parent="PINT2_PINSTATE" bit-position="18" bit-size="1" description="Pin Interrupt 18 State" />
   <register name="PINT2_PINSTATE.PIQ17"         parent="PINT2_PINSTATE" bit-position="17" bit-size="1" description="Pin Interrupt 17 State" />
   <register name="PINT2_PINSTATE.PIQ16"         parent="PINT2_PINSTATE" bit-position="16" bit-size="1" description="Pin Interrupt 16 State" />
   <register name="PINT2_PINSTATE.PIQ15"         parent="PINT2_PINSTATE" bit-position="15" bit-size="1" description="Pin Interrupt 15 State" />
   <register name="PINT2_PINSTATE.PIQ14"         parent="PINT2_PINSTATE" bit-position="14" bit-size="1" description="Pin Interrupt 14 State" />
   <register name="PINT2_PINSTATE.PIQ13"         parent="PINT2_PINSTATE" bit-position="13" bit-size="1" description="Pin Interrupt 13 State" />
   <register name="PINT2_PINSTATE.PIQ12"         parent="PINT2_PINSTATE" bit-position="12" bit-size="1" description="Pin Interrupt 12 State" />
   <register name="PINT2_PINSTATE.PIQ11"         parent="PINT2_PINSTATE" bit-position="11" bit-size="1" description="Pin Interrupt 11 State" />
   <register name="PINT2_PINSTATE.PIQ10"         parent="PINT2_PINSTATE" bit-position="10" bit-size="1" description="Pin Interrupt 10 State" />
   <register name="PINT2_PINSTATE.PIQ9"          parent="PINT2_PINSTATE" bit-position="9" bit-size="1" description="Pin Interrupt 9 State" />
   <register name="PINT2_PINSTATE.PIQ8"          parent="PINT2_PINSTATE" bit-position="8" bit-size="1" description="Pin Interrupt 8 State" />
   <register name="PINT2_PINSTATE.PIQ7"          parent="PINT2_PINSTATE" bit-position="7" bit-size="1" description="Pin Interrupt 7 State" />
   <register name="PINT2_PINSTATE.PIQ6"          parent="PINT2_PINSTATE" bit-position="6" bit-size="1" description="Pin Interrupt 6 State" />
   <register name="PINT2_PINSTATE.PIQ5"          parent="PINT2_PINSTATE" bit-position="5" bit-size="1" description="Pin Interrupt 5 State" />
   <register name="PINT2_PINSTATE.PIQ4"          parent="PINT2_PINSTATE" bit-position="4" bit-size="1" description="Pin Interrupt 4 State" />
   <register name="PINT2_PINSTATE.PIQ3"          parent="PINT2_PINSTATE" bit-position="3" bit-size="1" description="Pin Interrupt 3 State" />
   <register name="PINT2_PINSTATE.PIQ2"          parent="PINT2_PINSTATE" bit-position="2" bit-size="1" description="Pin Interrupt 2 State" />
   <register name="PINT2_PINSTATE.PIQ1"          parent="PINT2_PINSTATE" bit-position="1" bit-size="1" description="Pin Interrupt 1 State" />
   <register name="PINT2_PINSTATE.PIQ0"          parent="PINT2_PINSTATE" bit-position="0" bit-size="1" description="Pin Interrupt 0 State" />
<register name="PINT2_LATCH"                     read-address="0xFFC04224" write-address="0xFFC04224" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT2" description="PINT2 Pint Latch Register" />
   <register name="PINT2_LATCH.PIQ31"            parent="PINT2_LATCH" bit-position="31" bit-size="1" description="Pin Interrupt 31 Latch" />
   <register name="PINT2_LATCH.PIQ30"            parent="PINT2_LATCH" bit-position="30" bit-size="1" description="Pin Interrupt 30 Latch" />
   <register name="PINT2_LATCH.PIQ29"            parent="PINT2_LATCH" bit-position="29" bit-size="1" description="Pin Interrupt 29 Latch" />
   <register name="PINT2_LATCH.PIQ28"            parent="PINT2_LATCH" bit-position="28" bit-size="1" description="Pin Interrupt 28 Latch" />
   <register name="PINT2_LATCH.PIQ27"            parent="PINT2_LATCH" bit-position="27" bit-size="1" description="Pin Interrupt 27 Latch" />
   <register name="PINT2_LATCH.PIQ26"            parent="PINT2_LATCH" bit-position="26" bit-size="1" description="Pin Interrupt 26 Latch" />
   <register name="PINT2_LATCH.PIQ25"            parent="PINT2_LATCH" bit-position="25" bit-size="1" description="Pin Interrupt 25 Latch" />
   <register name="PINT2_LATCH.PIQ24"            parent="PINT2_LATCH" bit-position="24" bit-size="1" description="Pin Interrupt 24 Latch" />
   <register name="PINT2_LATCH.PIQ23"            parent="PINT2_LATCH" bit-position="23" bit-size="1" description="Pin Interrupt 23 Latch" />
   <register name="PINT2_LATCH.PIQ22"            parent="PINT2_LATCH" bit-position="22" bit-size="1" description="Pin Interrupt 22 Latch" />
   <register name="PINT2_LATCH.PIQ21"            parent="PINT2_LATCH" bit-position="21" bit-size="1" description="Pin Interrupt 21 Latch" />
   <register name="PINT2_LATCH.PIQ20"            parent="PINT2_LATCH" bit-position="20" bit-size="1" description="Pin Interrupt 20 Latch" />
   <register name="PINT2_LATCH.PIQ19"            parent="PINT2_LATCH" bit-position="19" bit-size="1" description="Pin Interrupt 19 Latch" />
   <register name="PINT2_LATCH.PIQ18"            parent="PINT2_LATCH" bit-position="18" bit-size="1" description="Pin Interrupt 18 Latch" />
   <register name="PINT2_LATCH.PIQ17"            parent="PINT2_LATCH" bit-position="17" bit-size="1" description="Pin Interrupt 17 Latch" />
   <register name="PINT2_LATCH.PIQ16"            parent="PINT2_LATCH" bit-position="16" bit-size="1" description="Pin Interrupt 16 Latch" />
   <register name="PINT2_LATCH.PIQ15"            parent="PINT2_LATCH" bit-position="15" bit-size="1" description="Pin Interrupt 15 Latch" />
   <register name="PINT2_LATCH.PIQ14"            parent="PINT2_LATCH" bit-position="14" bit-size="1" description="Pin Interrupt 14 Latch" />
   <register name="PINT2_LATCH.PIQ13"            parent="PINT2_LATCH" bit-position="13" bit-size="1" description="Pin Interrupt 13 Latch" />
   <register name="PINT2_LATCH.PIQ12"            parent="PINT2_LATCH" bit-position="12" bit-size="1" description="Pin Interrupt 12 Latch" />
   <register name="PINT2_LATCH.PIQ11"            parent="PINT2_LATCH" bit-position="11" bit-size="1" description="Pin Interrupt 11 Latch" />
   <register name="PINT2_LATCH.PIQ10"            parent="PINT2_LATCH" bit-position="10" bit-size="1" description="Pin Interrupt 10 Latch" />
   <register name="PINT2_LATCH.PIQ9"             parent="PINT2_LATCH" bit-position="9" bit-size="1" description="Pin Interrupt 9 Latch" />
   <register name="PINT2_LATCH.PIQ8"             parent="PINT2_LATCH" bit-position="8" bit-size="1" description="Pin Interrupt 8 Latch" />
   <register name="PINT2_LATCH.PIQ7"             parent="PINT2_LATCH" bit-position="7" bit-size="1" description="Pin Interrupt 7 Latch" />
   <register name="PINT2_LATCH.PIQ6"             parent="PINT2_LATCH" bit-position="6" bit-size="1" description="Pin Interrupt 6 Latch" />
   <register name="PINT2_LATCH.PIQ5"             parent="PINT2_LATCH" bit-position="5" bit-size="1" description="Pin Interrupt 5 Latch" />
   <register name="PINT2_LATCH.PIQ4"             parent="PINT2_LATCH" bit-position="4" bit-size="1" description="Pin Interrupt 4 Latch" />
   <register name="PINT2_LATCH.PIQ3"             parent="PINT2_LATCH" bit-position="3" bit-size="1" description="Pin Interrupt 3 Latch" />
   <register name="PINT2_LATCH.PIQ2"             parent="PINT2_LATCH" bit-position="2" bit-size="1" description="Pin Interrupt 2 Latch" />
   <register name="PINT2_LATCH.PIQ1"             parent="PINT2_LATCH" bit-position="1" bit-size="1" description="Pin Interrupt 1 Latch" />
   <register name="PINT2_LATCH.PIQ0"             parent="PINT2_LATCH" bit-position="0" bit-size="1" description="Pin Interrupt 0 Latch" />

<!-- *************** -->
<!-- ***  PINT3  *** -->
<!-- *************** -->

<register name="PINT3_MSK_SET"                   read-address="0xFFC04300" write-address="0xFFC04300" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT3" description="PINT3 Pint Mask Set Register" />
   <register name="PINT3_MSK_SET.PIQ31"          parent="PINT3_MSK_SET" bit-position="31" bit-size="1" description="Pin Interrupt 31 Unmask" />
   <register name="PINT3_MSK_SET.PIQ30"          parent="PINT3_MSK_SET" bit-position="30" bit-size="1" description="Pin Interrupt 30 Unmask" />
   <register name="PINT3_MSK_SET.PIQ29"          parent="PINT3_MSK_SET" bit-position="29" bit-size="1" description="Pin Interrupt 29 Unmask" />
   <register name="PINT3_MSK_SET.PIQ28"          parent="PINT3_MSK_SET" bit-position="28" bit-size="1" description="Pin Interrupt 28 Unmask" />
   <register name="PINT3_MSK_SET.PIQ27"          parent="PINT3_MSK_SET" bit-position="27" bit-size="1" description="Pin Interrupt 27 Unmask" />
   <register name="PINT3_MSK_SET.PIQ26"          parent="PINT3_MSK_SET" bit-position="26" bit-size="1" description="Pin Interrupt 26 Unmask" />
   <register name="PINT3_MSK_SET.PIQ25"          parent="PINT3_MSK_SET" bit-position="25" bit-size="1" description="Pin Interrupt 25 Unmask" />
   <register name="PINT3_MSK_SET.PIQ24"          parent="PINT3_MSK_SET" bit-position="24" bit-size="1" description="Pin Interrupt 24 Unmask" />
   <register name="PINT3_MSK_SET.PIQ23"          parent="PINT3_MSK_SET" bit-position="23" bit-size="1" description="Pin Interrupt 23 Unmask" />
   <register name="PINT3_MSK_SET.PIQ22"          parent="PINT3_MSK_SET" bit-position="22" bit-size="1" description="Pin Interrupt 22 Unmask" />
   <register name="PINT3_MSK_SET.PIQ21"          parent="PINT3_MSK_SET" bit-position="21" bit-size="1" description="Pin Interrupt 21 Unmask" />
   <register name="PINT3_MSK_SET.PIQ20"          parent="PINT3_MSK_SET" bit-position="20" bit-size="1" description="Pin Interrupt 20 Unmask" />
   <register name="PINT3_MSK_SET.PIQ19"          parent="PINT3_MSK_SET" bit-position="19" bit-size="1" description="Pin Interrupt 19 Unmask" />
   <register name="PINT3_MSK_SET.PIQ18"          parent="PINT3_MSK_SET" bit-position="18" bit-size="1" description="Pin Interrupt 18 Unmask" />
   <register name="PINT3_MSK_SET.PIQ17"          parent="PINT3_MSK_SET" bit-position="17" bit-size="1" description="Pin Interrupt 17 Unmask" />
   <register name="PINT3_MSK_SET.PIQ16"          parent="PINT3_MSK_SET" bit-position="16" bit-size="1" description="Pin Interrupt 16 Unmask" />
   <register name="PINT3_MSK_SET.PIQ15"          parent="PINT3_MSK_SET" bit-position="15" bit-size="1" description="Pin Interrupt 15 Unmask" />
   <register name="PINT3_MSK_SET.PIQ14"          parent="PINT3_MSK_SET" bit-position="14" bit-size="1" description="Pin Interrupt 14 Unmask" />
   <register name="PINT3_MSK_SET.PIQ13"          parent="PINT3_MSK_SET" bit-position="13" bit-size="1" description="Pin Interrupt 13 Unmask" />
   <register name="PINT3_MSK_SET.PIQ12"          parent="PINT3_MSK_SET" bit-position="12" bit-size="1" description="Pin Interrupt 12 Unmask" />
   <register name="PINT3_MSK_SET.PIQ11"          parent="PINT3_MSK_SET" bit-position="11" bit-size="1" description="Pin Interrupt 11 Unmask" />
   <register name="PINT3_MSK_SET.PIQ10"          parent="PINT3_MSK_SET" bit-position="10" bit-size="1" description="Pin Interrupt 10 Unmask" />
   <register name="PINT3_MSK_SET.PIQ9"           parent="PINT3_MSK_SET" bit-position="9" bit-size="1" description="Pin Interrupt 9 Unmask" />
   <register name="PINT3_MSK_SET.PIQ8"           parent="PINT3_MSK_SET" bit-position="8" bit-size="1" description="Pin Interrupt 8 Unmask" />
   <register name="PINT3_MSK_SET.PIQ7"           parent="PINT3_MSK_SET" bit-position="7" bit-size="1" description="Pin Interrupt 7 Unmask" />
   <register name="PINT3_MSK_SET.PIQ6"           parent="PINT3_MSK_SET" bit-position="6" bit-size="1" description="Pin Interrupt 6 Unmask" />
   <register name="PINT3_MSK_SET.PIQ5"           parent="PINT3_MSK_SET" bit-position="5" bit-size="1" description="Pin Interrupt 5 Unmask" />
   <register name="PINT3_MSK_SET.PIQ4"           parent="PINT3_MSK_SET" bit-position="4" bit-size="1" description="Pin Interrupt 4 Unmask" />
   <register name="PINT3_MSK_SET.PIQ3"           parent="PINT3_MSK_SET" bit-position="3" bit-size="1" description="Pin Interrupt 3 Unmask" />
   <register name="PINT3_MSK_SET.PIQ2"           parent="PINT3_MSK_SET" bit-position="2" bit-size="1" description="Pin Interrupt 2 Unmask" />
   <register name="PINT3_MSK_SET.PIQ1"           parent="PINT3_MSK_SET" bit-position="1" bit-size="1" description="Pin Interrupt 1 Unmask" />
   <register name="PINT3_MSK_SET.PIQ0"           parent="PINT3_MSK_SET" bit-position="0" bit-size="1" description="Pin Interrupt 0 Unmask" />
<register name="PINT3_MSK_CLR"                   read-address="0xFFC04304" write-address="0xFFC04304" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT3" description="PINT3 Pint Mask Clear Register" />
   <register name="PINT3_MSK_CLR.PIQ31"          parent="PINT3_MSK_CLR" bit-position="31" bit-size="1" description="Pin Interrupt 31 Mask" />
   <register name="PINT3_MSK_CLR.PIQ30"          parent="PINT3_MSK_CLR" bit-position="30" bit-size="1" description="Pin Interrupt 30 Mask" />
   <register name="PINT3_MSK_CLR.PIQ29"          parent="PINT3_MSK_CLR" bit-position="29" bit-size="1" description="Pin Interrupt 29 Mask" />
   <register name="PINT3_MSK_CLR.PIQ28"          parent="PINT3_MSK_CLR" bit-position="28" bit-size="1" description="Pin Interrupt 28 Mask" />
   <register name="PINT3_MSK_CLR.PIQ27"          parent="PINT3_MSK_CLR" bit-position="27" bit-size="1" description="Pin Interrupt 27 Mask" />
   <register name="PINT3_MSK_CLR.PIQ26"          parent="PINT3_MSK_CLR" bit-position="26" bit-size="1" description="Pin Interrupt 26 Mask" />
   <register name="PINT3_MSK_CLR.PIQ25"          parent="PINT3_MSK_CLR" bit-position="25" bit-size="1" description="Pin Interrupt 25 Mask" />
   <register name="PINT3_MSK_CLR.PIQ24"          parent="PINT3_MSK_CLR" bit-position="24" bit-size="1" description="Pin Interrupt 24 Mask" />
   <register name="PINT3_MSK_CLR.PIQ23"          parent="PINT3_MSK_CLR" bit-position="23" bit-size="1" description="Pin Interrupt 23 Mask" />
   <register name="PINT3_MSK_CLR.PIQ22"          parent="PINT3_MSK_CLR" bit-position="22" bit-size="1" description="Pin Interrupt 22 Mask" />
   <register name="PINT3_MSK_CLR.PIQ21"          parent="PINT3_MSK_CLR" bit-position="21" bit-size="1" description="Pin Interrupt 21 Mask" />
   <register name="PINT3_MSK_CLR.PIQ20"          parent="PINT3_MSK_CLR" bit-position="20" bit-size="1" description="Pin Interrupt 20 Mask" />
   <register name="PINT3_MSK_CLR.PIQ19"          parent="PINT3_MSK_CLR" bit-position="19" bit-size="1" description="Pin Interrupt 19 Mask" />
   <register name="PINT3_MSK_CLR.PIQ18"          parent="PINT3_MSK_CLR" bit-position="18" bit-size="1" description="Pin Interrupt 18 Mask" />
   <register name="PINT3_MSK_CLR.PIQ17"          parent="PINT3_MSK_CLR" bit-position="17" bit-size="1" description="Pin Interrupt 17 Mask" />
   <register name="PINT3_MSK_CLR.PIQ16"          parent="PINT3_MSK_CLR" bit-position="16" bit-size="1" description="Pin Interrupt 16 Mask" />
   <register name="PINT3_MSK_CLR.PIQ15"          parent="PINT3_MSK_CLR" bit-position="15" bit-size="1" description="Pin Interrupt 15 Mask" />
   <register name="PINT3_MSK_CLR.PIQ14"          parent="PINT3_MSK_CLR" bit-position="14" bit-size="1" description="Pin Interrupt 14 Mask" />
   <register name="PINT3_MSK_CLR.PIQ13"          parent="PINT3_MSK_CLR" bit-position="13" bit-size="1" description="Pin Interrupt 13 Mask" />
   <register name="PINT3_MSK_CLR.PIQ12"          parent="PINT3_MSK_CLR" bit-position="12" bit-size="1" description="Pin Interrupt 12 Mask" />
   <register name="PINT3_MSK_CLR.PIQ11"          parent="PINT3_MSK_CLR" bit-position="11" bit-size="1" description="Pin Interrupt 11 Mask" />
   <register name="PINT3_MSK_CLR.PIQ10"          parent="PINT3_MSK_CLR" bit-position="10" bit-size="1" description="Pin Interrupt 10 Mask" />
   <register name="PINT3_MSK_CLR.PIQ9"           parent="PINT3_MSK_CLR" bit-position="9" bit-size="1" description="Pin Interrupt 9 Mask" />
   <register name="PINT3_MSK_CLR.PIQ8"           parent="PINT3_MSK_CLR" bit-position="8" bit-size="1" description="Pin Interrupt 8 Mask" />
   <register name="PINT3_MSK_CLR.PIQ7"           parent="PINT3_MSK_CLR" bit-position="7" bit-size="1" description="Pin Interrupt 7 Mask" />
   <register name="PINT3_MSK_CLR.PIQ6"           parent="PINT3_MSK_CLR" bit-position="6" bit-size="1" description="Pin Interrupt 6 Mask" />
   <register name="PINT3_MSK_CLR.PIQ5"           parent="PINT3_MSK_CLR" bit-position="5" bit-size="1" description="Pin Interrupt 5 Mask" />
   <register name="PINT3_MSK_CLR.PIQ4"           parent="PINT3_MSK_CLR" bit-position="4" bit-size="1" description="Pin Interrupt 4 Mask" />
   <register name="PINT3_MSK_CLR.PIQ3"           parent="PINT3_MSK_CLR" bit-position="3" bit-size="1" description="Pin Interrupt 3 Mask" />
   <register name="PINT3_MSK_CLR.PIQ2"           parent="PINT3_MSK_CLR" bit-position="2" bit-size="1" description="Pin Interrupt 2 Mask" />
   <register name="PINT3_MSK_CLR.PIQ1"           parent="PINT3_MSK_CLR" bit-position="1" bit-size="1" description="Pin Interrupt 1 Mask" />
   <register name="PINT3_MSK_CLR.PIQ0"           parent="PINT3_MSK_CLR" bit-position="0" bit-size="1" description="Pin Interrupt 0 Mask" />
<register name="PINT3_REQ"                       read-address="0xFFC04308" write-address="0xFFC04308" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT3" description="PINT3 Pint Request Register" />
   <register name="PINT3_REQ.PIQ31"              parent="PINT3_REQ" bit-position="31" bit-size="1" description="Pin Interrupt 31 Request" />
   <register name="PINT3_REQ.PIQ30"              parent="PINT3_REQ" bit-position="30" bit-size="1" description="Pin Interrupt 30 Request" />
   <register name="PINT3_REQ.PIQ29"              parent="PINT3_REQ" bit-position="29" bit-size="1" description="Pin Interrupt 29 Request" />
   <register name="PINT3_REQ.PIQ28"              parent="PINT3_REQ" bit-position="28" bit-size="1" description="Pin Interrupt 28 Request" />
   <register name="PINT3_REQ.PIQ27"              parent="PINT3_REQ" bit-position="27" bit-size="1" description="Pin Interrupt 27 Request" />
   <register name="PINT3_REQ.PIQ26"              parent="PINT3_REQ" bit-position="26" bit-size="1" description="Pin Interrupt 26 Request" />
   <register name="PINT3_REQ.PIQ25"              parent="PINT3_REQ" bit-position="25" bit-size="1" description="Pin Interrupt 25 Request" />
   <register name="PINT3_REQ.PIQ24"              parent="PINT3_REQ" bit-position="24" bit-size="1" description="Pin Interrupt 24 Request" />
   <register name="PINT3_REQ.PIQ23"              parent="PINT3_REQ" bit-position="23" bit-size="1" description="Pin Interrupt 23 Request" />
   <register name="PINT3_REQ.PIQ22"              parent="PINT3_REQ" bit-position="22" bit-size="1" description="Pin Interrupt 22 Request" />
   <register name="PINT3_REQ.PIQ21"              parent="PINT3_REQ" bit-position="21" bit-size="1" description="Pin Interrupt 21 Request" />
   <register name="PINT3_REQ.PIQ20"              parent="PINT3_REQ" bit-position="20" bit-size="1" description="Pin Interrupt 20 Request" />
   <register name="PINT3_REQ.PIQ19"              parent="PINT3_REQ" bit-position="19" bit-size="1" description="Pin Interrupt 19 Request" />
   <register name="PINT3_REQ.PIQ18"              parent="PINT3_REQ" bit-position="18" bit-size="1" description="Pin Interrupt 18 Request" />
   <register name="PINT3_REQ.PIQ17"              parent="PINT3_REQ" bit-position="17" bit-size="1" description="Pin Interrupt 17 Request" />
   <register name="PINT3_REQ.PIQ16"              parent="PINT3_REQ" bit-position="16" bit-size="1" description="Pin Interrupt 16 Request" />
   <register name="PINT3_REQ.PIQ15"              parent="PINT3_REQ" bit-position="15" bit-size="1" description="Pin Interrupt 15 Request" />
   <register name="PINT3_REQ.PIQ14"              parent="PINT3_REQ" bit-position="14" bit-size="1" description="Pin Interrupt 14 Request" />
   <register name="PINT3_REQ.PIQ13"              parent="PINT3_REQ" bit-position="13" bit-size="1" description="Pin Interrupt 13 Request" />
   <register name="PINT3_REQ.PIQ12"              parent="PINT3_REQ" bit-position="12" bit-size="1" description="Pin Interrupt 12 Request" />
   <register name="PINT3_REQ.PIQ11"              parent="PINT3_REQ" bit-position="11" bit-size="1" description="Pin Interrupt 11 Request" />
   <register name="PINT3_REQ.PIQ10"              parent="PINT3_REQ" bit-position="10" bit-size="1" description="Pin Interrupt 10 Request" />
   <register name="PINT3_REQ.PIQ9"               parent="PINT3_REQ" bit-position="9" bit-size="1" description="Pin Interrupt 9 Request" />
   <register name="PINT3_REQ.PIQ8"               parent="PINT3_REQ" bit-position="8" bit-size="1" description="Pin Interrupt 8 Request" />
   <register name="PINT3_REQ.PIQ7"               parent="PINT3_REQ" bit-position="7" bit-size="1" description="Pin Interrupt 7 Request" />
   <register name="PINT3_REQ.PIQ6"               parent="PINT3_REQ" bit-position="6" bit-size="1" description="Pin Interrupt 6 Request" />
   <register name="PINT3_REQ.PIQ5"               parent="PINT3_REQ" bit-position="5" bit-size="1" description="Pin Interrupt 5 Request" />
   <register name="PINT3_REQ.PIQ4"               parent="PINT3_REQ" bit-position="4" bit-size="1" description="Pin Interrupt 4 Request" />
   <register name="PINT3_REQ.PIQ3"               parent="PINT3_REQ" bit-position="3" bit-size="1" description="Pin Interrupt 3 Request" />
   <register name="PINT3_REQ.PIQ2"               parent="PINT3_REQ" bit-position="2" bit-size="1" description="Pin Interrupt 2 Request" />
   <register name="PINT3_REQ.PIQ1"               parent="PINT3_REQ" bit-position="1" bit-size="1" description="Pin Interrupt 1 Request" />
   <register name="PINT3_REQ.PIQ0"               parent="PINT3_REQ" bit-position="0" bit-size="1" description="Pin Interrupt 0 Request" />
<register name="PINT3_ASSIGN"                    read-address="0xFFC0430C" write-address="0xFFC0430C" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT3" description="PINT3 Pint Assign Register" />
   <register name="PINT3_ASSIGN.B3MAP"           parent="PINT3_ASSIGN" bit-position="24" bit-size="8" description="Byte 3 Mapping" />
   <register name="PINT3_ASSIGN.B2MAP"           parent="PINT3_ASSIGN" bit-position="16" bit-size="8" description="Byte 2 Mapping" />
   <register name="PINT3_ASSIGN.B1MAP"           parent="PINT3_ASSIGN" bit-position="8" bit-size="8" description="Byte 1 Mapping" />
   <register name="PINT3_ASSIGN.B0MAP"           parent="PINT3_ASSIGN" bit-position="0" bit-size="8" description="Byte 0 Mapping" />
<register name="PINT3_EDGE_SET"                  read-address="0xFFC04310" write-address="0xFFC04310" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT3" description="PINT3 Pint Edge Set Register" />
   <register name="PINT3_EDGE_SET.PIQ31"         parent="PINT3_EDGE_SET" bit-position="31" bit-size="1" description="Pin Interrupt 31 Edge" />
   <register name="PINT3_EDGE_SET.PIQ30"         parent="PINT3_EDGE_SET" bit-position="30" bit-size="1" description="Pin Interrupt 30 Edge" />
   <register name="PINT3_EDGE_SET.PIQ29"         parent="PINT3_EDGE_SET" bit-position="29" bit-size="1" description="Pin Interrupt 29 Edge" />
   <register name="PINT3_EDGE_SET.PIQ28"         parent="PINT3_EDGE_SET" bit-position="28" bit-size="1" description="Pin Interrupt 28 Edge" />
   <register name="PINT3_EDGE_SET.PIQ27"         parent="PINT3_EDGE_SET" bit-position="27" bit-size="1" description="Pin Interrupt 27 Edge" />
   <register name="PINT3_EDGE_SET.PIQ26"         parent="PINT3_EDGE_SET" bit-position="26" bit-size="1" description="Pin Interrupt 26 Edge" />
   <register name="PINT3_EDGE_SET.PIQ25"         parent="PINT3_EDGE_SET" bit-position="25" bit-size="1" description="Pin Interrupt 25 Edge" />
   <register name="PINT3_EDGE_SET.PIQ24"         parent="PINT3_EDGE_SET" bit-position="24" bit-size="1" description="Pin Interrupt 24 Edge" />
   <register name="PINT3_EDGE_SET.PIQ23"         parent="PINT3_EDGE_SET" bit-position="23" bit-size="1" description="Pin Interrupt 23 Edge" />
   <register name="PINT3_EDGE_SET.PIQ22"         parent="PINT3_EDGE_SET" bit-position="22" bit-size="1" description="Pin Interrupt 22 Edge" />
   <register name="PINT3_EDGE_SET.PIQ21"         parent="PINT3_EDGE_SET" bit-position="21" bit-size="1" description="Pin Interrupt 21 Edge" />
   <register name="PINT3_EDGE_SET.PIQ20"         parent="PINT3_EDGE_SET" bit-position="20" bit-size="1" description="Pin Interrupt 20 Edge" />
   <register name="PINT3_EDGE_SET.PIQ19"         parent="PINT3_EDGE_SET" bit-position="19" bit-size="1" description="Pin Interrupt 19 Edge" />
   <register name="PINT3_EDGE_SET.PIQ18"         parent="PINT3_EDGE_SET" bit-position="18" bit-size="1" description="Pin Interrupt 18 Edge" />
   <register name="PINT3_EDGE_SET.PIQ17"         parent="PINT3_EDGE_SET" bit-position="17" bit-size="1" description="Pin Interrupt 17 Edge" />
   <register name="PINT3_EDGE_SET.PIQ16"         parent="PINT3_EDGE_SET" bit-position="16" bit-size="1" description="Pin Interrupt 16 Edge" />
   <register name="PINT3_EDGE_SET.PIQ15"         parent="PINT3_EDGE_SET" bit-position="15" bit-size="1" description="Pin Interrupt 15 Edge" />
   <register name="PINT3_EDGE_SET.PIQ14"         parent="PINT3_EDGE_SET" bit-position="14" bit-size="1" description="Pin Interrupt 14 Edge" />
   <register name="PINT3_EDGE_SET.PIQ13"         parent="PINT3_EDGE_SET" bit-position="13" bit-size="1" description="Pin Interrupt 13 Edge" />
   <register name="PINT3_EDGE_SET.PIQ12"         parent="PINT3_EDGE_SET" bit-position="12" bit-size="1" description="Pin Interrupt 12 Edge" />
   <register name="PINT3_EDGE_SET.PIQ11"         parent="PINT3_EDGE_SET" bit-position="11" bit-size="1" description="Pin Interrupt 11 Edge" />
   <register name="PINT3_EDGE_SET.PIQ10"         parent="PINT3_EDGE_SET" bit-position="10" bit-size="1" description="Pin Interrupt 10 Edge" />
   <register name="PINT3_EDGE_SET.PIQ9"          parent="PINT3_EDGE_SET" bit-position="9" bit-size="1" description="Pin Interrupt 9 Edge" />
   <register name="PINT3_EDGE_SET.PIQ8"          parent="PINT3_EDGE_SET" bit-position="8" bit-size="1" description="Pin Interrupt 8 Edge" />
   <register name="PINT3_EDGE_SET.PIQ7"          parent="PINT3_EDGE_SET" bit-position="7" bit-size="1" description="Pin Interrupt 7 Edge" />
   <register name="PINT3_EDGE_SET.PIQ6"          parent="PINT3_EDGE_SET" bit-position="6" bit-size="1" description="Pin Interrupt 6 Edge" />
   <register name="PINT3_EDGE_SET.PIQ5"          parent="PINT3_EDGE_SET" bit-position="5" bit-size="1" description="Pin Interrupt 5 Edge" />
   <register name="PINT3_EDGE_SET.PIQ4"          parent="PINT3_EDGE_SET" bit-position="4" bit-size="1" description="Pin Interrupt 4 Edge" />
   <register name="PINT3_EDGE_SET.PIQ3"          parent="PINT3_EDGE_SET" bit-position="3" bit-size="1" description="Pin Interrupt 3 Edge" />
   <register name="PINT3_EDGE_SET.PIQ2"          parent="PINT3_EDGE_SET" bit-position="2" bit-size="1" description="Pin Interrupt 2 Edge" />
   <register name="PINT3_EDGE_SET.PIQ1"          parent="PINT3_EDGE_SET" bit-position="1" bit-size="1" description="Pin Interrupt 1 Edge" />
   <register name="PINT3_EDGE_SET.PIQ0"          parent="PINT3_EDGE_SET" bit-position="0" bit-size="1" description="Pin Interrupt 0 Edge" />
<register name="PINT3_EDGE_CLR"                  read-address="0xFFC04314" write-address="0xFFC04314" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT3" description="PINT3 Pint Edge Clear Register" />
   <register name="PINT3_EDGE_CLR.PIQ31"         parent="PINT3_EDGE_CLR" bit-position="31" bit-size="1" description="Pin Interrupt 31 Level" />
   <register name="PINT3_EDGE_CLR.PIQ30"         parent="PINT3_EDGE_CLR" bit-position="30" bit-size="1" description="Pin Interrupt 30 Level" />
   <register name="PINT3_EDGE_CLR.PIQ29"         parent="PINT3_EDGE_CLR" bit-position="29" bit-size="1" description="Pin Interrupt 29 Level" />
   <register name="PINT3_EDGE_CLR.PIQ28"         parent="PINT3_EDGE_CLR" bit-position="28" bit-size="1" description="Pin Interrupt 28 Level" />
   <register name="PINT3_EDGE_CLR.PIQ27"         parent="PINT3_EDGE_CLR" bit-position="27" bit-size="1" description="Pin Interrupt 27 Level" />
   <register name="PINT3_EDGE_CLR.PIQ26"         parent="PINT3_EDGE_CLR" bit-position="26" bit-size="1" description="Pin Interrupt 26 Level" />
   <register name="PINT3_EDGE_CLR.PIQ25"         parent="PINT3_EDGE_CLR" bit-position="25" bit-size="1" description="Pin Interrupt 25 Level" />
   <register name="PINT3_EDGE_CLR.PIQ24"         parent="PINT3_EDGE_CLR" bit-position="24" bit-size="1" description="Pin Interrupt 24 Level" />
   <register name="PINT3_EDGE_CLR.PIQ23"         parent="PINT3_EDGE_CLR" bit-position="23" bit-size="1" description="Pin Interrupt 23 Level" />
   <register name="PINT3_EDGE_CLR.PIQ22"         parent="PINT3_EDGE_CLR" bit-position="22" bit-size="1" description="Pin Interrupt 22 Level" />
   <register name="PINT3_EDGE_CLR.PIQ21"         parent="PINT3_EDGE_CLR" bit-position="21" bit-size="1" description="Pin Interrupt 21 Level" />
   <register name="PINT3_EDGE_CLR.PIQ20"         parent="PINT3_EDGE_CLR" bit-position="20" bit-size="1" description="Pin Interrupt 20 Level" />
   <register name="PINT3_EDGE_CLR.PIQ19"         parent="PINT3_EDGE_CLR" bit-position="19" bit-size="1" description="Pin Interrupt 19 Level" />
   <register name="PINT3_EDGE_CLR.PIQ18"         parent="PINT3_EDGE_CLR" bit-position="18" bit-size="1" description="Pin Interrupt 18 Level" />
   <register name="PINT3_EDGE_CLR.PIQ17"         parent="PINT3_EDGE_CLR" bit-position="17" bit-size="1" description="Pin Interrupt 17 Level" />
   <register name="PINT3_EDGE_CLR.PIQ16"         parent="PINT3_EDGE_CLR" bit-position="16" bit-size="1" description="Pin Interrupt 16 Level" />
   <register name="PINT3_EDGE_CLR.PIQ15"         parent="PINT3_EDGE_CLR" bit-position="15" bit-size="1" description="Pin Interrupt 15 Level" />
   <register name="PINT3_EDGE_CLR.PIQ14"         parent="PINT3_EDGE_CLR" bit-position="14" bit-size="1" description="Pin Interrupt 14 Level" />
   <register name="PINT3_EDGE_CLR.PIQ13"         parent="PINT3_EDGE_CLR" bit-position="13" bit-size="1" description="Pin Interrupt 13 Level" />
   <register name="PINT3_EDGE_CLR.PIQ12"         parent="PINT3_EDGE_CLR" bit-position="12" bit-size="1" description="Pin Interrupt 12 Level" />
   <register name="PINT3_EDGE_CLR.PIQ11"         parent="PINT3_EDGE_CLR" bit-position="11" bit-size="1" description="Pin Interrupt 11 Level" />
   <register name="PINT3_EDGE_CLR.PIQ10"         parent="PINT3_EDGE_CLR" bit-position="10" bit-size="1" description="Pin Interrupt 10 Level" />
   <register name="PINT3_EDGE_CLR.PIQ9"          parent="PINT3_EDGE_CLR" bit-position="9" bit-size="1" description="Pin Interrupt 9 Level" />
   <register name="PINT3_EDGE_CLR.PIQ8"          parent="PINT3_EDGE_CLR" bit-position="8" bit-size="1" description="Pin Interrupt 8 Level" />
   <register name="PINT3_EDGE_CLR.PIQ7"          parent="PINT3_EDGE_CLR" bit-position="7" bit-size="1" description="Pin Interrupt 7 Level" />
   <register name="PINT3_EDGE_CLR.PIQ6"          parent="PINT3_EDGE_CLR" bit-position="6" bit-size="1" description="Pin Interrupt 6 Level" />
   <register name="PINT3_EDGE_CLR.PIQ5"          parent="PINT3_EDGE_CLR" bit-position="5" bit-size="1" description="Pin Interrupt 5 Level" />
   <register name="PINT3_EDGE_CLR.PIQ4"          parent="PINT3_EDGE_CLR" bit-position="4" bit-size="1" description="Pin Interrupt 4 Level" />
   <register name="PINT3_EDGE_CLR.PIQ3"          parent="PINT3_EDGE_CLR" bit-position="3" bit-size="1" description="Pin Interrupt 3 Level" />
   <register name="PINT3_EDGE_CLR.PIQ2"          parent="PINT3_EDGE_CLR" bit-position="2" bit-size="1" description="Pin Interrupt 2 Level" />
   <register name="PINT3_EDGE_CLR.PIQ1"          parent="PINT3_EDGE_CLR" bit-position="1" bit-size="1" description="Pin Interrupt 1 Level" />
   <register name="PINT3_EDGE_CLR.PIQ0"          parent="PINT3_EDGE_CLR" bit-position="0" bit-size="1" description="Pin Interrupt 0 Level" />
<register name="PINT3_INV_SET"                   read-address="0xFFC04318" write-address="0xFFC04318" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT3" description="PINT3 Pint Invert Set Register" />
   <register name="PINT3_INV_SET.PIQ31"          parent="PINT3_INV_SET" bit-position="31" bit-size="1" description="Pin Interrupt 31 Invert" />
   <register name="PINT3_INV_SET.PIQ30"          parent="PINT3_INV_SET" bit-position="30" bit-size="1" description="Pin Interrupt 30 Invert" />
   <register name="PINT3_INV_SET.PIQ29"          parent="PINT3_INV_SET" bit-position="29" bit-size="1" description="Pin Interrupt 29 Invert" />
   <register name="PINT3_INV_SET.PIQ28"          parent="PINT3_INV_SET" bit-position="28" bit-size="1" description="Pin Interrupt 28 Invert" />
   <register name="PINT3_INV_SET.PIQ27"          parent="PINT3_INV_SET" bit-position="27" bit-size="1" description="Pin Interrupt 27 Invert" />
   <register name="PINT3_INV_SET.PIQ26"          parent="PINT3_INV_SET" bit-position="26" bit-size="1" description="Pin Interrupt 26 Invert" />
   <register name="PINT3_INV_SET.PIQ25"          parent="PINT3_INV_SET" bit-position="25" bit-size="1" description="Pin Interrupt 25 Invert" />
   <register name="PINT3_INV_SET.PIQ24"          parent="PINT3_INV_SET" bit-position="24" bit-size="1" description="Pin Interrupt 24 Invert" />
   <register name="PINT3_INV_SET.PIQ23"          parent="PINT3_INV_SET" bit-position="23" bit-size="1" description="Pin Interrupt 23 Invert" />
   <register name="PINT3_INV_SET.PIQ22"          parent="PINT3_INV_SET" bit-position="22" bit-size="1" description="Pin Interrupt 22 Invert" />
   <register name="PINT3_INV_SET.PIQ21"          parent="PINT3_INV_SET" bit-position="21" bit-size="1" description="Pin Interrupt 21 Invert" />
   <register name="PINT3_INV_SET.PIQ20"          parent="PINT3_INV_SET" bit-position="20" bit-size="1" description="Pin Interrupt 20 Invert" />
   <register name="PINT3_INV_SET.PIQ19"          parent="PINT3_INV_SET" bit-position="19" bit-size="1" description="Pin Interrupt 19 Invert" />
   <register name="PINT3_INV_SET.PIQ18"          parent="PINT3_INV_SET" bit-position="18" bit-size="1" description="Pin Interrupt 18 Invert" />
   <register name="PINT3_INV_SET.PIQ17"          parent="PINT3_INV_SET" bit-position="17" bit-size="1" description="Pin Interrupt 17 Invert" />
   <register name="PINT3_INV_SET.PIQ16"          parent="PINT3_INV_SET" bit-position="16" bit-size="1" description="Pin Interrupt 16 Invert" />
   <register name="PINT3_INV_SET.PIQ15"          parent="PINT3_INV_SET" bit-position="15" bit-size="1" description="Pin Interrupt 15 Invert" />
   <register name="PINT3_INV_SET.PIQ14"          parent="PINT3_INV_SET" bit-position="14" bit-size="1" description="Pin Interrupt 14 Invert" />
   <register name="PINT3_INV_SET.PIQ13"          parent="PINT3_INV_SET" bit-position="13" bit-size="1" description="Pin Interrupt 13 Invert" />
   <register name="PINT3_INV_SET.PIQ12"          parent="PINT3_INV_SET" bit-position="12" bit-size="1" description="Pin Interrupt 12 Invert" />
   <register name="PINT3_INV_SET.PIQ11"          parent="PINT3_INV_SET" bit-position="11" bit-size="1" description="Pin Interrupt 11 Invert" />
   <register name="PINT3_INV_SET.PIQ10"          parent="PINT3_INV_SET" bit-position="10" bit-size="1" description="Pin Interrupt 10 Invert" />
   <register name="PINT3_INV_SET.PIQ9"           parent="PINT3_INV_SET" bit-position="9" bit-size="1" description="Pin Interrupt 9 Invert" />
   <register name="PINT3_INV_SET.PIQ8"           parent="PINT3_INV_SET" bit-position="8" bit-size="1" description="Pin Interrupt 8 Invert" />
   <register name="PINT3_INV_SET.PIQ7"           parent="PINT3_INV_SET" bit-position="7" bit-size="1" description="Pin Interrupt 7 Invert" />
   <register name="PINT3_INV_SET.PIQ6"           parent="PINT3_INV_SET" bit-position="6" bit-size="1" description="Pin Interrupt 6 Invert" />
   <register name="PINT3_INV_SET.PIQ5"           parent="PINT3_INV_SET" bit-position="5" bit-size="1" description="Pin Interrupt 5 Invert" />
   <register name="PINT3_INV_SET.PIQ4"           parent="PINT3_INV_SET" bit-position="4" bit-size="1" description="Pin Interrupt 4 Invert" />
   <register name="PINT3_INV_SET.PIQ3"           parent="PINT3_INV_SET" bit-position="3" bit-size="1" description="Pin Interrupt 3 Invert" />
   <register name="PINT3_INV_SET.PIQ2"           parent="PINT3_INV_SET" bit-position="2" bit-size="1" description="Pin Interrupt 2 Invert" />
   <register name="PINT3_INV_SET.PIQ1"           parent="PINT3_INV_SET" bit-position="1" bit-size="1" description="Pin Interrupt 1 Invert" />
   <register name="PINT3_INV_SET.PIQ0"           parent="PINT3_INV_SET" bit-position="0" bit-size="1" description="Pin Interrupt 0 Invert" />
<register name="PINT3_INV_CLR"                   read-address="0xFFC0431C" write-address="0xFFC0431C" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT3" description="PINT3 Pint Invert Clear Register" />
   <register name="PINT3_INV_CLR.PIQ31"          parent="PINT3_INV_CLR" bit-position="31" bit-size="1" description="Pin Interrupt 31 No Invert" />
   <register name="PINT3_INV_CLR.PIQ30"          parent="PINT3_INV_CLR" bit-position="30" bit-size="1" description="Pin Interrupt 30 No Invert" />
   <register name="PINT3_INV_CLR.PIQ29"          parent="PINT3_INV_CLR" bit-position="29" bit-size="1" description="Pin Interrupt 29 No Invert" />
   <register name="PINT3_INV_CLR.PIQ28"          parent="PINT3_INV_CLR" bit-position="28" bit-size="1" description="Pin Interrupt 28 No Invert" />
   <register name="PINT3_INV_CLR.PIQ27"          parent="PINT3_INV_CLR" bit-position="27" bit-size="1" description="Pin Interrupt 27 No Invert" />
   <register name="PINT3_INV_CLR.PIQ26"          parent="PINT3_INV_CLR" bit-position="26" bit-size="1" description="Pin Interrupt 26 No Invert" />
   <register name="PINT3_INV_CLR.PIQ25"          parent="PINT3_INV_CLR" bit-position="25" bit-size="1" description="Pin Interrupt 25 No Invert" />
   <register name="PINT3_INV_CLR.PIQ24"          parent="PINT3_INV_CLR" bit-position="24" bit-size="1" description="Pin Interrupt 24 No Invert" />
   <register name="PINT3_INV_CLR.PIQ23"          parent="PINT3_INV_CLR" bit-position="23" bit-size="1" description="Pin Interrupt 23 No Invert" />
   <register name="PINT3_INV_CLR.PIQ22"          parent="PINT3_INV_CLR" bit-position="22" bit-size="1" description="Pin Interrupt 22 No Invert" />
   <register name="PINT3_INV_CLR.PIQ21"          parent="PINT3_INV_CLR" bit-position="21" bit-size="1" description="Pin Interrupt 21 No Invert" />
   <register name="PINT3_INV_CLR.PIQ20"          parent="PINT3_INV_CLR" bit-position="20" bit-size="1" description="Pin Interrupt 20 No Invert" />
   <register name="PINT3_INV_CLR.PIQ19"          parent="PINT3_INV_CLR" bit-position="19" bit-size="1" description="Pin Interrupt 19 No Invert" />
   <register name="PINT3_INV_CLR.PIQ18"          parent="PINT3_INV_CLR" bit-position="18" bit-size="1" description="Pin Interrupt 18 No Invert" />
   <register name="PINT3_INV_CLR.PIQ17"          parent="PINT3_INV_CLR" bit-position="17" bit-size="1" description="Pin Interrupt 17 No Invert" />
   <register name="PINT3_INV_CLR.PIQ16"          parent="PINT3_INV_CLR" bit-position="16" bit-size="1" description="Pin Interrupt 16 No Invert" />
   <register name="PINT3_INV_CLR.PIQ15"          parent="PINT3_INV_CLR" bit-position="15" bit-size="1" description="Pin Interrupt 15 No Invert" />
   <register name="PINT3_INV_CLR.PIQ14"          parent="PINT3_INV_CLR" bit-position="14" bit-size="1" description="Pin Interrupt 14 No Invert" />
   <register name="PINT3_INV_CLR.PIQ13"          parent="PINT3_INV_CLR" bit-position="13" bit-size="1" description="Pin Interrupt 13 No Invert" />
   <register name="PINT3_INV_CLR.PIQ12"          parent="PINT3_INV_CLR" bit-position="12" bit-size="1" description="Pin Interrupt 12 No Invert" />
   <register name="PINT3_INV_CLR.PIQ11"          parent="PINT3_INV_CLR" bit-position="11" bit-size="1" description="Pin Interrupt 11 No Invert" />
   <register name="PINT3_INV_CLR.PIQ10"          parent="PINT3_INV_CLR" bit-position="10" bit-size="1" description="Pin Interrupt 10 No Invert" />
   <register name="PINT3_INV_CLR.PIQ9"           parent="PINT3_INV_CLR" bit-position="9" bit-size="1" description="Pin Interrupt 9 No Invert" />
   <register name="PINT3_INV_CLR.PIQ8"           parent="PINT3_INV_CLR" bit-position="8" bit-size="1" description="Pin Interrupt 8 No Invert" />
   <register name="PINT3_INV_CLR.PIQ7"           parent="PINT3_INV_CLR" bit-position="7" bit-size="1" description="Pin Interrupt 7 No Invert" />
   <register name="PINT3_INV_CLR.PIQ6"           parent="PINT3_INV_CLR" bit-position="6" bit-size="1" description="Pin Interrupt 6 No Invert" />
   <register name="PINT3_INV_CLR.PIQ5"           parent="PINT3_INV_CLR" bit-position="5" bit-size="1" description="Pin Interrupt 5 No Invert" />
   <register name="PINT3_INV_CLR.PIQ4"           parent="PINT3_INV_CLR" bit-position="4" bit-size="1" description="Pin Interrupt 4 No Invert" />
   <register name="PINT3_INV_CLR.PIQ3"           parent="PINT3_INV_CLR" bit-position="3" bit-size="1" description="Pin Interrupt 3 No Invert" />
   <register name="PINT3_INV_CLR.PIQ2"           parent="PINT3_INV_CLR" bit-position="2" bit-size="1" description="Pin Interrupt 2 No Invert" />
   <register name="PINT3_INV_CLR.PIQ1"           parent="PINT3_INV_CLR" bit-position="1" bit-size="1" description="Pin Interrupt 1 No Invert" />
   <register name="PINT3_INV_CLR.PIQ0"           parent="PINT3_INV_CLR" bit-position="0" bit-size="1" description="Pin Interrupt 0 No Invert" />
<register name="PINT3_PINSTATE"                  read-address="0xFFC04320" write-address="0xFFC04320" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT3" description="PINT3 Pint Pinstate Register" />
   <register name="PINT3_PINSTATE.PIQ31"         parent="PINT3_PINSTATE" bit-position="31" bit-size="1" description="Pin Interrupt 31 State" />
   <register name="PINT3_PINSTATE.PIQ30"         parent="PINT3_PINSTATE" bit-position="30" bit-size="1" description="Pin Interrupt 30 State" />
   <register name="PINT3_PINSTATE.PIQ29"         parent="PINT3_PINSTATE" bit-position="29" bit-size="1" description="Pin Interrupt 29 State" />
   <register name="PINT3_PINSTATE.PIQ28"         parent="PINT3_PINSTATE" bit-position="28" bit-size="1" description="Pin Interrupt 28 State" />
   <register name="PINT3_PINSTATE.PIQ27"         parent="PINT3_PINSTATE" bit-position="27" bit-size="1" description="Pin Interrupt 27 State" />
   <register name="PINT3_PINSTATE.PIQ26"         parent="PINT3_PINSTATE" bit-position="26" bit-size="1" description="Pin Interrupt 26 State" />
   <register name="PINT3_PINSTATE.PIQ25"         parent="PINT3_PINSTATE" bit-position="25" bit-size="1" description="Pin Interrupt 25 State" />
   <register name="PINT3_PINSTATE.PIQ24"         parent="PINT3_PINSTATE" bit-position="24" bit-size="1" description="Pin Interrupt 24 State" />
   <register name="PINT3_PINSTATE.PIQ23"         parent="PINT3_PINSTATE" bit-position="23" bit-size="1" description="Pin Interrupt 23 State" />
   <register name="PINT3_PINSTATE.PIQ22"         parent="PINT3_PINSTATE" bit-position="22" bit-size="1" description="Pin Interrupt 22 State" />
   <register name="PINT3_PINSTATE.PIQ21"         parent="PINT3_PINSTATE" bit-position="21" bit-size="1" description="Pin Interrupt 21 State" />
   <register name="PINT3_PINSTATE.PIQ20"         parent="PINT3_PINSTATE" bit-position="20" bit-size="1" description="Pin Interrupt 20 State" />
   <register name="PINT3_PINSTATE.PIQ19"         parent="PINT3_PINSTATE" bit-position="19" bit-size="1" description="Pin Interrupt 19 State" />
   <register name="PINT3_PINSTATE.PIQ18"         parent="PINT3_PINSTATE" bit-position="18" bit-size="1" description="Pin Interrupt 18 State" />
   <register name="PINT3_PINSTATE.PIQ17"         parent="PINT3_PINSTATE" bit-position="17" bit-size="1" description="Pin Interrupt 17 State" />
   <register name="PINT3_PINSTATE.PIQ16"         parent="PINT3_PINSTATE" bit-position="16" bit-size="1" description="Pin Interrupt 16 State" />
   <register name="PINT3_PINSTATE.PIQ15"         parent="PINT3_PINSTATE" bit-position="15" bit-size="1" description="Pin Interrupt 15 State" />
   <register name="PINT3_PINSTATE.PIQ14"         parent="PINT3_PINSTATE" bit-position="14" bit-size="1" description="Pin Interrupt 14 State" />
   <register name="PINT3_PINSTATE.PIQ13"         parent="PINT3_PINSTATE" bit-position="13" bit-size="1" description="Pin Interrupt 13 State" />
   <register name="PINT3_PINSTATE.PIQ12"         parent="PINT3_PINSTATE" bit-position="12" bit-size="1" description="Pin Interrupt 12 State" />
   <register name="PINT3_PINSTATE.PIQ11"         parent="PINT3_PINSTATE" bit-position="11" bit-size="1" description="Pin Interrupt 11 State" />
   <register name="PINT3_PINSTATE.PIQ10"         parent="PINT3_PINSTATE" bit-position="10" bit-size="1" description="Pin Interrupt 10 State" />
   <register name="PINT3_PINSTATE.PIQ9"          parent="PINT3_PINSTATE" bit-position="9" bit-size="1" description="Pin Interrupt 9 State" />
   <register name="PINT3_PINSTATE.PIQ8"          parent="PINT3_PINSTATE" bit-position="8" bit-size="1" description="Pin Interrupt 8 State" />
   <register name="PINT3_PINSTATE.PIQ7"          parent="PINT3_PINSTATE" bit-position="7" bit-size="1" description="Pin Interrupt 7 State" />
   <register name="PINT3_PINSTATE.PIQ6"          parent="PINT3_PINSTATE" bit-position="6" bit-size="1" description="Pin Interrupt 6 State" />
   <register name="PINT3_PINSTATE.PIQ5"          parent="PINT3_PINSTATE" bit-position="5" bit-size="1" description="Pin Interrupt 5 State" />
   <register name="PINT3_PINSTATE.PIQ4"          parent="PINT3_PINSTATE" bit-position="4" bit-size="1" description="Pin Interrupt 4 State" />
   <register name="PINT3_PINSTATE.PIQ3"          parent="PINT3_PINSTATE" bit-position="3" bit-size="1" description="Pin Interrupt 3 State" />
   <register name="PINT3_PINSTATE.PIQ2"          parent="PINT3_PINSTATE" bit-position="2" bit-size="1" description="Pin Interrupt 2 State" />
   <register name="PINT3_PINSTATE.PIQ1"          parent="PINT3_PINSTATE" bit-position="1" bit-size="1" description="Pin Interrupt 1 State" />
   <register name="PINT3_PINSTATE.PIQ0"          parent="PINT3_PINSTATE" bit-position="0" bit-size="1" description="Pin Interrupt 0 State" />
<register name="PINT3_LATCH"                     read-address="0xFFC04324" write-address="0xFFC04324" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT3" description="PINT3 Pint Latch Register" />
   <register name="PINT3_LATCH.PIQ31"            parent="PINT3_LATCH" bit-position="31" bit-size="1" description="Pin Interrupt 31 Latch" />
   <register name="PINT3_LATCH.PIQ30"            parent="PINT3_LATCH" bit-position="30" bit-size="1" description="Pin Interrupt 30 Latch" />
   <register name="PINT3_LATCH.PIQ29"            parent="PINT3_LATCH" bit-position="29" bit-size="1" description="Pin Interrupt 29 Latch" />
   <register name="PINT3_LATCH.PIQ28"            parent="PINT3_LATCH" bit-position="28" bit-size="1" description="Pin Interrupt 28 Latch" />
   <register name="PINT3_LATCH.PIQ27"            parent="PINT3_LATCH" bit-position="27" bit-size="1" description="Pin Interrupt 27 Latch" />
   <register name="PINT3_LATCH.PIQ26"            parent="PINT3_LATCH" bit-position="26" bit-size="1" description="Pin Interrupt 26 Latch" />
   <register name="PINT3_LATCH.PIQ25"            parent="PINT3_LATCH" bit-position="25" bit-size="1" description="Pin Interrupt 25 Latch" />
   <register name="PINT3_LATCH.PIQ24"            parent="PINT3_LATCH" bit-position="24" bit-size="1" description="Pin Interrupt 24 Latch" />
   <register name="PINT3_LATCH.PIQ23"            parent="PINT3_LATCH" bit-position="23" bit-size="1" description="Pin Interrupt 23 Latch" />
   <register name="PINT3_LATCH.PIQ22"            parent="PINT3_LATCH" bit-position="22" bit-size="1" description="Pin Interrupt 22 Latch" />
   <register name="PINT3_LATCH.PIQ21"            parent="PINT3_LATCH" bit-position="21" bit-size="1" description="Pin Interrupt 21 Latch" />
   <register name="PINT3_LATCH.PIQ20"            parent="PINT3_LATCH" bit-position="20" bit-size="1" description="Pin Interrupt 20 Latch" />
   <register name="PINT3_LATCH.PIQ19"            parent="PINT3_LATCH" bit-position="19" bit-size="1" description="Pin Interrupt 19 Latch" />
   <register name="PINT3_LATCH.PIQ18"            parent="PINT3_LATCH" bit-position="18" bit-size="1" description="Pin Interrupt 18 Latch" />
   <register name="PINT3_LATCH.PIQ17"            parent="PINT3_LATCH" bit-position="17" bit-size="1" description="Pin Interrupt 17 Latch" />
   <register name="PINT3_LATCH.PIQ16"            parent="PINT3_LATCH" bit-position="16" bit-size="1" description="Pin Interrupt 16 Latch" />
   <register name="PINT3_LATCH.PIQ15"            parent="PINT3_LATCH" bit-position="15" bit-size="1" description="Pin Interrupt 15 Latch" />
   <register name="PINT3_LATCH.PIQ14"            parent="PINT3_LATCH" bit-position="14" bit-size="1" description="Pin Interrupt 14 Latch" />
   <register name="PINT3_LATCH.PIQ13"            parent="PINT3_LATCH" bit-position="13" bit-size="1" description="Pin Interrupt 13 Latch" />
   <register name="PINT3_LATCH.PIQ12"            parent="PINT3_LATCH" bit-position="12" bit-size="1" description="Pin Interrupt 12 Latch" />
   <register name="PINT3_LATCH.PIQ11"            parent="PINT3_LATCH" bit-position="11" bit-size="1" description="Pin Interrupt 11 Latch" />
   <register name="PINT3_LATCH.PIQ10"            parent="PINT3_LATCH" bit-position="10" bit-size="1" description="Pin Interrupt 10 Latch" />
   <register name="PINT3_LATCH.PIQ9"             parent="PINT3_LATCH" bit-position="9" bit-size="1" description="Pin Interrupt 9 Latch" />
   <register name="PINT3_LATCH.PIQ8"             parent="PINT3_LATCH" bit-position="8" bit-size="1" description="Pin Interrupt 8 Latch" />
   <register name="PINT3_LATCH.PIQ7"             parent="PINT3_LATCH" bit-position="7" bit-size="1" description="Pin Interrupt 7 Latch" />
   <register name="PINT3_LATCH.PIQ6"             parent="PINT3_LATCH" bit-position="6" bit-size="1" description="Pin Interrupt 6 Latch" />
   <register name="PINT3_LATCH.PIQ5"             parent="PINT3_LATCH" bit-position="5" bit-size="1" description="Pin Interrupt 5 Latch" />
   <register name="PINT3_LATCH.PIQ4"             parent="PINT3_LATCH" bit-position="4" bit-size="1" description="Pin Interrupt 4 Latch" />
   <register name="PINT3_LATCH.PIQ3"             parent="PINT3_LATCH" bit-position="3" bit-size="1" description="Pin Interrupt 3 Latch" />
   <register name="PINT3_LATCH.PIQ2"             parent="PINT3_LATCH" bit-position="2" bit-size="1" description="Pin Interrupt 2 Latch" />
   <register name="PINT3_LATCH.PIQ1"             parent="PINT3_LATCH" bit-position="1" bit-size="1" description="Pin Interrupt 1 Latch" />
   <register name="PINT3_LATCH.PIQ0"             parent="PINT3_LATCH" bit-position="0" bit-size="1" description="Pin Interrupt 0 Latch" />

<!-- *************** -->
<!-- ***  PINT4  *** -->
<!-- *************** -->

<register name="PINT4_MSK_SET"                   read-address="0xFFC04400" write-address="0xFFC04400" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT4" description="PINT4 Pint Mask Set Register" />
   <register name="PINT4_MSK_SET.PIQ31"          parent="PINT4_MSK_SET" bit-position="31" bit-size="1" description="Pin Interrupt 31 Unmask" />
   <register name="PINT4_MSK_SET.PIQ30"          parent="PINT4_MSK_SET" bit-position="30" bit-size="1" description="Pin Interrupt 30 Unmask" />
   <register name="PINT4_MSK_SET.PIQ29"          parent="PINT4_MSK_SET" bit-position="29" bit-size="1" description="Pin Interrupt 29 Unmask" />
   <register name="PINT4_MSK_SET.PIQ28"          parent="PINT4_MSK_SET" bit-position="28" bit-size="1" description="Pin Interrupt 28 Unmask" />
   <register name="PINT4_MSK_SET.PIQ27"          parent="PINT4_MSK_SET" bit-position="27" bit-size="1" description="Pin Interrupt 27 Unmask" />
   <register name="PINT4_MSK_SET.PIQ26"          parent="PINT4_MSK_SET" bit-position="26" bit-size="1" description="Pin Interrupt 26 Unmask" />
   <register name="PINT4_MSK_SET.PIQ25"          parent="PINT4_MSK_SET" bit-position="25" bit-size="1" description="Pin Interrupt 25 Unmask" />
   <register name="PINT4_MSK_SET.PIQ24"          parent="PINT4_MSK_SET" bit-position="24" bit-size="1" description="Pin Interrupt 24 Unmask" />
   <register name="PINT4_MSK_SET.PIQ23"          parent="PINT4_MSK_SET" bit-position="23" bit-size="1" description="Pin Interrupt 23 Unmask" />
   <register name="PINT4_MSK_SET.PIQ22"          parent="PINT4_MSK_SET" bit-position="22" bit-size="1" description="Pin Interrupt 22 Unmask" />
   <register name="PINT4_MSK_SET.PIQ21"          parent="PINT4_MSK_SET" bit-position="21" bit-size="1" description="Pin Interrupt 21 Unmask" />
   <register name="PINT4_MSK_SET.PIQ20"          parent="PINT4_MSK_SET" bit-position="20" bit-size="1" description="Pin Interrupt 20 Unmask" />
   <register name="PINT4_MSK_SET.PIQ19"          parent="PINT4_MSK_SET" bit-position="19" bit-size="1" description="Pin Interrupt 19 Unmask" />
   <register name="PINT4_MSK_SET.PIQ18"          parent="PINT4_MSK_SET" bit-position="18" bit-size="1" description="Pin Interrupt 18 Unmask" />
   <register name="PINT4_MSK_SET.PIQ17"          parent="PINT4_MSK_SET" bit-position="17" bit-size="1" description="Pin Interrupt 17 Unmask" />
   <register name="PINT4_MSK_SET.PIQ16"          parent="PINT4_MSK_SET" bit-position="16" bit-size="1" description="Pin Interrupt 16 Unmask" />
   <register name="PINT4_MSK_SET.PIQ15"          parent="PINT4_MSK_SET" bit-position="15" bit-size="1" description="Pin Interrupt 15 Unmask" />
   <register name="PINT4_MSK_SET.PIQ14"          parent="PINT4_MSK_SET" bit-position="14" bit-size="1" description="Pin Interrupt 14 Unmask" />
   <register name="PINT4_MSK_SET.PIQ13"          parent="PINT4_MSK_SET" bit-position="13" bit-size="1" description="Pin Interrupt 13 Unmask" />
   <register name="PINT4_MSK_SET.PIQ12"          parent="PINT4_MSK_SET" bit-position="12" bit-size="1" description="Pin Interrupt 12 Unmask" />
   <register name="PINT4_MSK_SET.PIQ11"          parent="PINT4_MSK_SET" bit-position="11" bit-size="1" description="Pin Interrupt 11 Unmask" />
   <register name="PINT4_MSK_SET.PIQ10"          parent="PINT4_MSK_SET" bit-position="10" bit-size="1" description="Pin Interrupt 10 Unmask" />
   <register name="PINT4_MSK_SET.PIQ9"           parent="PINT4_MSK_SET" bit-position="9" bit-size="1" description="Pin Interrupt 9 Unmask" />
   <register name="PINT4_MSK_SET.PIQ8"           parent="PINT4_MSK_SET" bit-position="8" bit-size="1" description="Pin Interrupt 8 Unmask" />
   <register name="PINT4_MSK_SET.PIQ7"           parent="PINT4_MSK_SET" bit-position="7" bit-size="1" description="Pin Interrupt 7 Unmask" />
   <register name="PINT4_MSK_SET.PIQ6"           parent="PINT4_MSK_SET" bit-position="6" bit-size="1" description="Pin Interrupt 6 Unmask" />
   <register name="PINT4_MSK_SET.PIQ5"           parent="PINT4_MSK_SET" bit-position="5" bit-size="1" description="Pin Interrupt 5 Unmask" />
   <register name="PINT4_MSK_SET.PIQ4"           parent="PINT4_MSK_SET" bit-position="4" bit-size="1" description="Pin Interrupt 4 Unmask" />
   <register name="PINT4_MSK_SET.PIQ3"           parent="PINT4_MSK_SET" bit-position="3" bit-size="1" description="Pin Interrupt 3 Unmask" />
   <register name="PINT4_MSK_SET.PIQ2"           parent="PINT4_MSK_SET" bit-position="2" bit-size="1" description="Pin Interrupt 2 Unmask" />
   <register name="PINT4_MSK_SET.PIQ1"           parent="PINT4_MSK_SET" bit-position="1" bit-size="1" description="Pin Interrupt 1 Unmask" />
   <register name="PINT4_MSK_SET.PIQ0"           parent="PINT4_MSK_SET" bit-position="0" bit-size="1" description="Pin Interrupt 0 Unmask" />
<register name="PINT4_MSK_CLR"                   read-address="0xFFC04404" write-address="0xFFC04404" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT4" description="PINT4 Pint Mask Clear Register" />
   <register name="PINT4_MSK_CLR.PIQ31"          parent="PINT4_MSK_CLR" bit-position="31" bit-size="1" description="Pin Interrupt 31 Mask" />
   <register name="PINT4_MSK_CLR.PIQ30"          parent="PINT4_MSK_CLR" bit-position="30" bit-size="1" description="Pin Interrupt 30 Mask" />
   <register name="PINT4_MSK_CLR.PIQ29"          parent="PINT4_MSK_CLR" bit-position="29" bit-size="1" description="Pin Interrupt 29 Mask" />
   <register name="PINT4_MSK_CLR.PIQ28"          parent="PINT4_MSK_CLR" bit-position="28" bit-size="1" description="Pin Interrupt 28 Mask" />
   <register name="PINT4_MSK_CLR.PIQ27"          parent="PINT4_MSK_CLR" bit-position="27" bit-size="1" description="Pin Interrupt 27 Mask" />
   <register name="PINT4_MSK_CLR.PIQ26"          parent="PINT4_MSK_CLR" bit-position="26" bit-size="1" description="Pin Interrupt 26 Mask" />
   <register name="PINT4_MSK_CLR.PIQ25"          parent="PINT4_MSK_CLR" bit-position="25" bit-size="1" description="Pin Interrupt 25 Mask" />
   <register name="PINT4_MSK_CLR.PIQ24"          parent="PINT4_MSK_CLR" bit-position="24" bit-size="1" description="Pin Interrupt 24 Mask" />
   <register name="PINT4_MSK_CLR.PIQ23"          parent="PINT4_MSK_CLR" bit-position="23" bit-size="1" description="Pin Interrupt 23 Mask" />
   <register name="PINT4_MSK_CLR.PIQ22"          parent="PINT4_MSK_CLR" bit-position="22" bit-size="1" description="Pin Interrupt 22 Mask" />
   <register name="PINT4_MSK_CLR.PIQ21"          parent="PINT4_MSK_CLR" bit-position="21" bit-size="1" description="Pin Interrupt 21 Mask" />
   <register name="PINT4_MSK_CLR.PIQ20"          parent="PINT4_MSK_CLR" bit-position="20" bit-size="1" description="Pin Interrupt 20 Mask" />
   <register name="PINT4_MSK_CLR.PIQ19"          parent="PINT4_MSK_CLR" bit-position="19" bit-size="1" description="Pin Interrupt 19 Mask" />
   <register name="PINT4_MSK_CLR.PIQ18"          parent="PINT4_MSK_CLR" bit-position="18" bit-size="1" description="Pin Interrupt 18 Mask" />
   <register name="PINT4_MSK_CLR.PIQ17"          parent="PINT4_MSK_CLR" bit-position="17" bit-size="1" description="Pin Interrupt 17 Mask" />
   <register name="PINT4_MSK_CLR.PIQ16"          parent="PINT4_MSK_CLR" bit-position="16" bit-size="1" description="Pin Interrupt 16 Mask" />
   <register name="PINT4_MSK_CLR.PIQ15"          parent="PINT4_MSK_CLR" bit-position="15" bit-size="1" description="Pin Interrupt 15 Mask" />
   <register name="PINT4_MSK_CLR.PIQ14"          parent="PINT4_MSK_CLR" bit-position="14" bit-size="1" description="Pin Interrupt 14 Mask" />
   <register name="PINT4_MSK_CLR.PIQ13"          parent="PINT4_MSK_CLR" bit-position="13" bit-size="1" description="Pin Interrupt 13 Mask" />
   <register name="PINT4_MSK_CLR.PIQ12"          parent="PINT4_MSK_CLR" bit-position="12" bit-size="1" description="Pin Interrupt 12 Mask" />
   <register name="PINT4_MSK_CLR.PIQ11"          parent="PINT4_MSK_CLR" bit-position="11" bit-size="1" description="Pin Interrupt 11 Mask" />
   <register name="PINT4_MSK_CLR.PIQ10"          parent="PINT4_MSK_CLR" bit-position="10" bit-size="1" description="Pin Interrupt 10 Mask" />
   <register name="PINT4_MSK_CLR.PIQ9"           parent="PINT4_MSK_CLR" bit-position="9" bit-size="1" description="Pin Interrupt 9 Mask" />
   <register name="PINT4_MSK_CLR.PIQ8"           parent="PINT4_MSK_CLR" bit-position="8" bit-size="1" description="Pin Interrupt 8 Mask" />
   <register name="PINT4_MSK_CLR.PIQ7"           parent="PINT4_MSK_CLR" bit-position="7" bit-size="1" description="Pin Interrupt 7 Mask" />
   <register name="PINT4_MSK_CLR.PIQ6"           parent="PINT4_MSK_CLR" bit-position="6" bit-size="1" description="Pin Interrupt 6 Mask" />
   <register name="PINT4_MSK_CLR.PIQ5"           parent="PINT4_MSK_CLR" bit-position="5" bit-size="1" description="Pin Interrupt 5 Mask" />
   <register name="PINT4_MSK_CLR.PIQ4"           parent="PINT4_MSK_CLR" bit-position="4" bit-size="1" description="Pin Interrupt 4 Mask" />
   <register name="PINT4_MSK_CLR.PIQ3"           parent="PINT4_MSK_CLR" bit-position="3" bit-size="1" description="Pin Interrupt 3 Mask" />
   <register name="PINT4_MSK_CLR.PIQ2"           parent="PINT4_MSK_CLR" bit-position="2" bit-size="1" description="Pin Interrupt 2 Mask" />
   <register name="PINT4_MSK_CLR.PIQ1"           parent="PINT4_MSK_CLR" bit-position="1" bit-size="1" description="Pin Interrupt 1 Mask" />
   <register name="PINT4_MSK_CLR.PIQ0"           parent="PINT4_MSK_CLR" bit-position="0" bit-size="1" description="Pin Interrupt 0 Mask" />
<register name="PINT4_REQ"                       read-address="0xFFC04408" write-address="0xFFC04408" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT4" description="PINT4 Pint Request Register" />
   <register name="PINT4_REQ.PIQ31"              parent="PINT4_REQ" bit-position="31" bit-size="1" description="Pin Interrupt 31 Request" />
   <register name="PINT4_REQ.PIQ30"              parent="PINT4_REQ" bit-position="30" bit-size="1" description="Pin Interrupt 30 Request" />
   <register name="PINT4_REQ.PIQ29"              parent="PINT4_REQ" bit-position="29" bit-size="1" description="Pin Interrupt 29 Request" />
   <register name="PINT4_REQ.PIQ28"              parent="PINT4_REQ" bit-position="28" bit-size="1" description="Pin Interrupt 28 Request" />
   <register name="PINT4_REQ.PIQ27"              parent="PINT4_REQ" bit-position="27" bit-size="1" description="Pin Interrupt 27 Request" />
   <register name="PINT4_REQ.PIQ26"              parent="PINT4_REQ" bit-position="26" bit-size="1" description="Pin Interrupt 26 Request" />
   <register name="PINT4_REQ.PIQ25"              parent="PINT4_REQ" bit-position="25" bit-size="1" description="Pin Interrupt 25 Request" />
   <register name="PINT4_REQ.PIQ24"              parent="PINT4_REQ" bit-position="24" bit-size="1" description="Pin Interrupt 24 Request" />
   <register name="PINT4_REQ.PIQ23"              parent="PINT4_REQ" bit-position="23" bit-size="1" description="Pin Interrupt 23 Request" />
   <register name="PINT4_REQ.PIQ22"              parent="PINT4_REQ" bit-position="22" bit-size="1" description="Pin Interrupt 22 Request" />
   <register name="PINT4_REQ.PIQ21"              parent="PINT4_REQ" bit-position="21" bit-size="1" description="Pin Interrupt 21 Request" />
   <register name="PINT4_REQ.PIQ20"              parent="PINT4_REQ" bit-position="20" bit-size="1" description="Pin Interrupt 20 Request" />
   <register name="PINT4_REQ.PIQ19"              parent="PINT4_REQ" bit-position="19" bit-size="1" description="Pin Interrupt 19 Request" />
   <register name="PINT4_REQ.PIQ18"              parent="PINT4_REQ" bit-position="18" bit-size="1" description="Pin Interrupt 18 Request" />
   <register name="PINT4_REQ.PIQ17"              parent="PINT4_REQ" bit-position="17" bit-size="1" description="Pin Interrupt 17 Request" />
   <register name="PINT4_REQ.PIQ16"              parent="PINT4_REQ" bit-position="16" bit-size="1" description="Pin Interrupt 16 Request" />
   <register name="PINT4_REQ.PIQ15"              parent="PINT4_REQ" bit-position="15" bit-size="1" description="Pin Interrupt 15 Request" />
   <register name="PINT4_REQ.PIQ14"              parent="PINT4_REQ" bit-position="14" bit-size="1" description="Pin Interrupt 14 Request" />
   <register name="PINT4_REQ.PIQ13"              parent="PINT4_REQ" bit-position="13" bit-size="1" description="Pin Interrupt 13 Request" />
   <register name="PINT4_REQ.PIQ12"              parent="PINT4_REQ" bit-position="12" bit-size="1" description="Pin Interrupt 12 Request" />
   <register name="PINT4_REQ.PIQ11"              parent="PINT4_REQ" bit-position="11" bit-size="1" description="Pin Interrupt 11 Request" />
   <register name="PINT4_REQ.PIQ10"              parent="PINT4_REQ" bit-position="10" bit-size="1" description="Pin Interrupt 10 Request" />
   <register name="PINT4_REQ.PIQ9"               parent="PINT4_REQ" bit-position="9" bit-size="1" description="Pin Interrupt 9 Request" />
   <register name="PINT4_REQ.PIQ8"               parent="PINT4_REQ" bit-position="8" bit-size="1" description="Pin Interrupt 8 Request" />
   <register name="PINT4_REQ.PIQ7"               parent="PINT4_REQ" bit-position="7" bit-size="1" description="Pin Interrupt 7 Request" />
   <register name="PINT4_REQ.PIQ6"               parent="PINT4_REQ" bit-position="6" bit-size="1" description="Pin Interrupt 6 Request" />
   <register name="PINT4_REQ.PIQ5"               parent="PINT4_REQ" bit-position="5" bit-size="1" description="Pin Interrupt 5 Request" />
   <register name="PINT4_REQ.PIQ4"               parent="PINT4_REQ" bit-position="4" bit-size="1" description="Pin Interrupt 4 Request" />
   <register name="PINT4_REQ.PIQ3"               parent="PINT4_REQ" bit-position="3" bit-size="1" description="Pin Interrupt 3 Request" />
   <register name="PINT4_REQ.PIQ2"               parent="PINT4_REQ" bit-position="2" bit-size="1" description="Pin Interrupt 2 Request" />
   <register name="PINT4_REQ.PIQ1"               parent="PINT4_REQ" bit-position="1" bit-size="1" description="Pin Interrupt 1 Request" />
   <register name="PINT4_REQ.PIQ0"               parent="PINT4_REQ" bit-position="0" bit-size="1" description="Pin Interrupt 0 Request" />
<register name="PINT4_ASSIGN"                    read-address="0xFFC0440C" write-address="0xFFC0440C" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT4" description="PINT4 Pint Assign Register" />
   <register name="PINT4_ASSIGN.B3MAP"           parent="PINT4_ASSIGN" bit-position="24" bit-size="8" description="Byte 3 Mapping" />
   <register name="PINT4_ASSIGN.B2MAP"           parent="PINT4_ASSIGN" bit-position="16" bit-size="8" description="Byte 2 Mapping" />
   <register name="PINT4_ASSIGN.B1MAP"           parent="PINT4_ASSIGN" bit-position="8" bit-size="8" description="Byte 1 Mapping" />
   <register name="PINT4_ASSIGN.B0MAP"           parent="PINT4_ASSIGN" bit-position="0" bit-size="8" description="Byte 0 Mapping" />
<register name="PINT4_EDGE_SET"                  read-address="0xFFC04410" write-address="0xFFC04410" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT4" description="PINT4 Pint Edge Set Register" />
   <register name="PINT4_EDGE_SET.PIQ31"         parent="PINT4_EDGE_SET" bit-position="31" bit-size="1" description="Pin Interrupt 31 Edge" />
   <register name="PINT4_EDGE_SET.PIQ30"         parent="PINT4_EDGE_SET" bit-position="30" bit-size="1" description="Pin Interrupt 30 Edge" />
   <register name="PINT4_EDGE_SET.PIQ29"         parent="PINT4_EDGE_SET" bit-position="29" bit-size="1" description="Pin Interrupt 29 Edge" />
   <register name="PINT4_EDGE_SET.PIQ28"         parent="PINT4_EDGE_SET" bit-position="28" bit-size="1" description="Pin Interrupt 28 Edge" />
   <register name="PINT4_EDGE_SET.PIQ27"         parent="PINT4_EDGE_SET" bit-position="27" bit-size="1" description="Pin Interrupt 27 Edge" />
   <register name="PINT4_EDGE_SET.PIQ26"         parent="PINT4_EDGE_SET" bit-position="26" bit-size="1" description="Pin Interrupt 26 Edge" />
   <register name="PINT4_EDGE_SET.PIQ25"         parent="PINT4_EDGE_SET" bit-position="25" bit-size="1" description="Pin Interrupt 25 Edge" />
   <register name="PINT4_EDGE_SET.PIQ24"         parent="PINT4_EDGE_SET" bit-position="24" bit-size="1" description="Pin Interrupt 24 Edge" />
   <register name="PINT4_EDGE_SET.PIQ23"         parent="PINT4_EDGE_SET" bit-position="23" bit-size="1" description="Pin Interrupt 23 Edge" />
   <register name="PINT4_EDGE_SET.PIQ22"         parent="PINT4_EDGE_SET" bit-position="22" bit-size="1" description="Pin Interrupt 22 Edge" />
   <register name="PINT4_EDGE_SET.PIQ21"         parent="PINT4_EDGE_SET" bit-position="21" bit-size="1" description="Pin Interrupt 21 Edge" />
   <register name="PINT4_EDGE_SET.PIQ20"         parent="PINT4_EDGE_SET" bit-position="20" bit-size="1" description="Pin Interrupt 20 Edge" />
   <register name="PINT4_EDGE_SET.PIQ19"         parent="PINT4_EDGE_SET" bit-position="19" bit-size="1" description="Pin Interrupt 19 Edge" />
   <register name="PINT4_EDGE_SET.PIQ18"         parent="PINT4_EDGE_SET" bit-position="18" bit-size="1" description="Pin Interrupt 18 Edge" />
   <register name="PINT4_EDGE_SET.PIQ17"         parent="PINT4_EDGE_SET" bit-position="17" bit-size="1" description="Pin Interrupt 17 Edge" />
   <register name="PINT4_EDGE_SET.PIQ16"         parent="PINT4_EDGE_SET" bit-position="16" bit-size="1" description="Pin Interrupt 16 Edge" />
   <register name="PINT4_EDGE_SET.PIQ15"         parent="PINT4_EDGE_SET" bit-position="15" bit-size="1" description="Pin Interrupt 15 Edge" />
   <register name="PINT4_EDGE_SET.PIQ14"         parent="PINT4_EDGE_SET" bit-position="14" bit-size="1" description="Pin Interrupt 14 Edge" />
   <register name="PINT4_EDGE_SET.PIQ13"         parent="PINT4_EDGE_SET" bit-position="13" bit-size="1" description="Pin Interrupt 13 Edge" />
   <register name="PINT4_EDGE_SET.PIQ12"         parent="PINT4_EDGE_SET" bit-position="12" bit-size="1" description="Pin Interrupt 12 Edge" />
   <register name="PINT4_EDGE_SET.PIQ11"         parent="PINT4_EDGE_SET" bit-position="11" bit-size="1" description="Pin Interrupt 11 Edge" />
   <register name="PINT4_EDGE_SET.PIQ10"         parent="PINT4_EDGE_SET" bit-position="10" bit-size="1" description="Pin Interrupt 10 Edge" />
   <register name="PINT4_EDGE_SET.PIQ9"          parent="PINT4_EDGE_SET" bit-position="9" bit-size="1" description="Pin Interrupt 9 Edge" />
   <register name="PINT4_EDGE_SET.PIQ8"          parent="PINT4_EDGE_SET" bit-position="8" bit-size="1" description="Pin Interrupt 8 Edge" />
   <register name="PINT4_EDGE_SET.PIQ7"          parent="PINT4_EDGE_SET" bit-position="7" bit-size="1" description="Pin Interrupt 7 Edge" />
   <register name="PINT4_EDGE_SET.PIQ6"          parent="PINT4_EDGE_SET" bit-position="6" bit-size="1" description="Pin Interrupt 6 Edge" />
   <register name="PINT4_EDGE_SET.PIQ5"          parent="PINT4_EDGE_SET" bit-position="5" bit-size="1" description="Pin Interrupt 5 Edge" />
   <register name="PINT4_EDGE_SET.PIQ4"          parent="PINT4_EDGE_SET" bit-position="4" bit-size="1" description="Pin Interrupt 4 Edge" />
   <register name="PINT4_EDGE_SET.PIQ3"          parent="PINT4_EDGE_SET" bit-position="3" bit-size="1" description="Pin Interrupt 3 Edge" />
   <register name="PINT4_EDGE_SET.PIQ2"          parent="PINT4_EDGE_SET" bit-position="2" bit-size="1" description="Pin Interrupt 2 Edge" />
   <register name="PINT4_EDGE_SET.PIQ1"          parent="PINT4_EDGE_SET" bit-position="1" bit-size="1" description="Pin Interrupt 1 Edge" />
   <register name="PINT4_EDGE_SET.PIQ0"          parent="PINT4_EDGE_SET" bit-position="0" bit-size="1" description="Pin Interrupt 0 Edge" />
<register name="PINT4_EDGE_CLR"                  read-address="0xFFC04414" write-address="0xFFC04414" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT4" description="PINT4 Pint Edge Clear Register" />
   <register name="PINT4_EDGE_CLR.PIQ31"         parent="PINT4_EDGE_CLR" bit-position="31" bit-size="1" description="Pin Interrupt 31 Level" />
   <register name="PINT4_EDGE_CLR.PIQ30"         parent="PINT4_EDGE_CLR" bit-position="30" bit-size="1" description="Pin Interrupt 30 Level" />
   <register name="PINT4_EDGE_CLR.PIQ29"         parent="PINT4_EDGE_CLR" bit-position="29" bit-size="1" description="Pin Interrupt 29 Level" />
   <register name="PINT4_EDGE_CLR.PIQ28"         parent="PINT4_EDGE_CLR" bit-position="28" bit-size="1" description="Pin Interrupt 28 Level" />
   <register name="PINT4_EDGE_CLR.PIQ27"         parent="PINT4_EDGE_CLR" bit-position="27" bit-size="1" description="Pin Interrupt 27 Level" />
   <register name="PINT4_EDGE_CLR.PIQ26"         parent="PINT4_EDGE_CLR" bit-position="26" bit-size="1" description="Pin Interrupt 26 Level" />
   <register name="PINT4_EDGE_CLR.PIQ25"         parent="PINT4_EDGE_CLR" bit-position="25" bit-size="1" description="Pin Interrupt 25 Level" />
   <register name="PINT4_EDGE_CLR.PIQ24"         parent="PINT4_EDGE_CLR" bit-position="24" bit-size="1" description="Pin Interrupt 24 Level" />
   <register name="PINT4_EDGE_CLR.PIQ23"         parent="PINT4_EDGE_CLR" bit-position="23" bit-size="1" description="Pin Interrupt 23 Level" />
   <register name="PINT4_EDGE_CLR.PIQ22"         parent="PINT4_EDGE_CLR" bit-position="22" bit-size="1" description="Pin Interrupt 22 Level" />
   <register name="PINT4_EDGE_CLR.PIQ21"         parent="PINT4_EDGE_CLR" bit-position="21" bit-size="1" description="Pin Interrupt 21 Level" />
   <register name="PINT4_EDGE_CLR.PIQ20"         parent="PINT4_EDGE_CLR" bit-position="20" bit-size="1" description="Pin Interrupt 20 Level" />
   <register name="PINT4_EDGE_CLR.PIQ19"         parent="PINT4_EDGE_CLR" bit-position="19" bit-size="1" description="Pin Interrupt 19 Level" />
   <register name="PINT4_EDGE_CLR.PIQ18"         parent="PINT4_EDGE_CLR" bit-position="18" bit-size="1" description="Pin Interrupt 18 Level" />
   <register name="PINT4_EDGE_CLR.PIQ17"         parent="PINT4_EDGE_CLR" bit-position="17" bit-size="1" description="Pin Interrupt 17 Level" />
   <register name="PINT4_EDGE_CLR.PIQ16"         parent="PINT4_EDGE_CLR" bit-position="16" bit-size="1" description="Pin Interrupt 16 Level" />
   <register name="PINT4_EDGE_CLR.PIQ15"         parent="PINT4_EDGE_CLR" bit-position="15" bit-size="1" description="Pin Interrupt 15 Level" />
   <register name="PINT4_EDGE_CLR.PIQ14"         parent="PINT4_EDGE_CLR" bit-position="14" bit-size="1" description="Pin Interrupt 14 Level" />
   <register name="PINT4_EDGE_CLR.PIQ13"         parent="PINT4_EDGE_CLR" bit-position="13" bit-size="1" description="Pin Interrupt 13 Level" />
   <register name="PINT4_EDGE_CLR.PIQ12"         parent="PINT4_EDGE_CLR" bit-position="12" bit-size="1" description="Pin Interrupt 12 Level" />
   <register name="PINT4_EDGE_CLR.PIQ11"         parent="PINT4_EDGE_CLR" bit-position="11" bit-size="1" description="Pin Interrupt 11 Level" />
   <register name="PINT4_EDGE_CLR.PIQ10"         parent="PINT4_EDGE_CLR" bit-position="10" bit-size="1" description="Pin Interrupt 10 Level" />
   <register name="PINT4_EDGE_CLR.PIQ9"          parent="PINT4_EDGE_CLR" bit-position="9" bit-size="1" description="Pin Interrupt 9 Level" />
   <register name="PINT4_EDGE_CLR.PIQ8"          parent="PINT4_EDGE_CLR" bit-position="8" bit-size="1" description="Pin Interrupt 8 Level" />
   <register name="PINT4_EDGE_CLR.PIQ7"          parent="PINT4_EDGE_CLR" bit-position="7" bit-size="1" description="Pin Interrupt 7 Level" />
   <register name="PINT4_EDGE_CLR.PIQ6"          parent="PINT4_EDGE_CLR" bit-position="6" bit-size="1" description="Pin Interrupt 6 Level" />
   <register name="PINT4_EDGE_CLR.PIQ5"          parent="PINT4_EDGE_CLR" bit-position="5" bit-size="1" description="Pin Interrupt 5 Level" />
   <register name="PINT4_EDGE_CLR.PIQ4"          parent="PINT4_EDGE_CLR" bit-position="4" bit-size="1" description="Pin Interrupt 4 Level" />
   <register name="PINT4_EDGE_CLR.PIQ3"          parent="PINT4_EDGE_CLR" bit-position="3" bit-size="1" description="Pin Interrupt 3 Level" />
   <register name="PINT4_EDGE_CLR.PIQ2"          parent="PINT4_EDGE_CLR" bit-position="2" bit-size="1" description="Pin Interrupt 2 Level" />
   <register name="PINT4_EDGE_CLR.PIQ1"          parent="PINT4_EDGE_CLR" bit-position="1" bit-size="1" description="Pin Interrupt 1 Level" />
   <register name="PINT4_EDGE_CLR.PIQ0"          parent="PINT4_EDGE_CLR" bit-position="0" bit-size="1" description="Pin Interrupt 0 Level" />
<register name="PINT4_INV_SET"                   read-address="0xFFC04418" write-address="0xFFC04418" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT4" description="PINT4 Pint Invert Set Register" />
   <register name="PINT4_INV_SET.PIQ31"          parent="PINT4_INV_SET" bit-position="31" bit-size="1" description="Pin Interrupt 31 Invert" />
   <register name="PINT4_INV_SET.PIQ30"          parent="PINT4_INV_SET" bit-position="30" bit-size="1" description="Pin Interrupt 30 Invert" />
   <register name="PINT4_INV_SET.PIQ29"          parent="PINT4_INV_SET" bit-position="29" bit-size="1" description="Pin Interrupt 29 Invert" />
   <register name="PINT4_INV_SET.PIQ28"          parent="PINT4_INV_SET" bit-position="28" bit-size="1" description="Pin Interrupt 28 Invert" />
   <register name="PINT4_INV_SET.PIQ27"          parent="PINT4_INV_SET" bit-position="27" bit-size="1" description="Pin Interrupt 27 Invert" />
   <register name="PINT4_INV_SET.PIQ26"          parent="PINT4_INV_SET" bit-position="26" bit-size="1" description="Pin Interrupt 26 Invert" />
   <register name="PINT4_INV_SET.PIQ25"          parent="PINT4_INV_SET" bit-position="25" bit-size="1" description="Pin Interrupt 25 Invert" />
   <register name="PINT4_INV_SET.PIQ24"          parent="PINT4_INV_SET" bit-position="24" bit-size="1" description="Pin Interrupt 24 Invert" />
   <register name="PINT4_INV_SET.PIQ23"          parent="PINT4_INV_SET" bit-position="23" bit-size="1" description="Pin Interrupt 23 Invert" />
   <register name="PINT4_INV_SET.PIQ22"          parent="PINT4_INV_SET" bit-position="22" bit-size="1" description="Pin Interrupt 22 Invert" />
   <register name="PINT4_INV_SET.PIQ21"          parent="PINT4_INV_SET" bit-position="21" bit-size="1" description="Pin Interrupt 21 Invert" />
   <register name="PINT4_INV_SET.PIQ20"          parent="PINT4_INV_SET" bit-position="20" bit-size="1" description="Pin Interrupt 20 Invert" />
   <register name="PINT4_INV_SET.PIQ19"          parent="PINT4_INV_SET" bit-position="19" bit-size="1" description="Pin Interrupt 19 Invert" />
   <register name="PINT4_INV_SET.PIQ18"          parent="PINT4_INV_SET" bit-position="18" bit-size="1" description="Pin Interrupt 18 Invert" />
   <register name="PINT4_INV_SET.PIQ17"          parent="PINT4_INV_SET" bit-position="17" bit-size="1" description="Pin Interrupt 17 Invert" />
   <register name="PINT4_INV_SET.PIQ16"          parent="PINT4_INV_SET" bit-position="16" bit-size="1" description="Pin Interrupt 16 Invert" />
   <register name="PINT4_INV_SET.PIQ15"          parent="PINT4_INV_SET" bit-position="15" bit-size="1" description="Pin Interrupt 15 Invert" />
   <register name="PINT4_INV_SET.PIQ14"          parent="PINT4_INV_SET" bit-position="14" bit-size="1" description="Pin Interrupt 14 Invert" />
   <register name="PINT4_INV_SET.PIQ13"          parent="PINT4_INV_SET" bit-position="13" bit-size="1" description="Pin Interrupt 13 Invert" />
   <register name="PINT4_INV_SET.PIQ12"          parent="PINT4_INV_SET" bit-position="12" bit-size="1" description="Pin Interrupt 12 Invert" />
   <register name="PINT4_INV_SET.PIQ11"          parent="PINT4_INV_SET" bit-position="11" bit-size="1" description="Pin Interrupt 11 Invert" />
   <register name="PINT4_INV_SET.PIQ10"          parent="PINT4_INV_SET" bit-position="10" bit-size="1" description="Pin Interrupt 10 Invert" />
   <register name="PINT4_INV_SET.PIQ9"           parent="PINT4_INV_SET" bit-position="9" bit-size="1" description="Pin Interrupt 9 Invert" />
   <register name="PINT4_INV_SET.PIQ8"           parent="PINT4_INV_SET" bit-position="8" bit-size="1" description="Pin Interrupt 8 Invert" />
   <register name="PINT4_INV_SET.PIQ7"           parent="PINT4_INV_SET" bit-position="7" bit-size="1" description="Pin Interrupt 7 Invert" />
   <register name="PINT4_INV_SET.PIQ6"           parent="PINT4_INV_SET" bit-position="6" bit-size="1" description="Pin Interrupt 6 Invert" />
   <register name="PINT4_INV_SET.PIQ5"           parent="PINT4_INV_SET" bit-position="5" bit-size="1" description="Pin Interrupt 5 Invert" />
   <register name="PINT4_INV_SET.PIQ4"           parent="PINT4_INV_SET" bit-position="4" bit-size="1" description="Pin Interrupt 4 Invert" />
   <register name="PINT4_INV_SET.PIQ3"           parent="PINT4_INV_SET" bit-position="3" bit-size="1" description="Pin Interrupt 3 Invert" />
   <register name="PINT4_INV_SET.PIQ2"           parent="PINT4_INV_SET" bit-position="2" bit-size="1" description="Pin Interrupt 2 Invert" />
   <register name="PINT4_INV_SET.PIQ1"           parent="PINT4_INV_SET" bit-position="1" bit-size="1" description="Pin Interrupt 1 Invert" />
   <register name="PINT4_INV_SET.PIQ0"           parent="PINT4_INV_SET" bit-position="0" bit-size="1" description="Pin Interrupt 0 Invert" />
<register name="PINT4_INV_CLR"                   read-address="0xFFC0441C" write-address="0xFFC0441C" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT4" description="PINT4 Pint Invert Clear Register" />
   <register name="PINT4_INV_CLR.PIQ31"          parent="PINT4_INV_CLR" bit-position="31" bit-size="1" description="Pin Interrupt 31 No Invert" />
   <register name="PINT4_INV_CLR.PIQ30"          parent="PINT4_INV_CLR" bit-position="30" bit-size="1" description="Pin Interrupt 30 No Invert" />
   <register name="PINT4_INV_CLR.PIQ29"          parent="PINT4_INV_CLR" bit-position="29" bit-size="1" description="Pin Interrupt 29 No Invert" />
   <register name="PINT4_INV_CLR.PIQ28"          parent="PINT4_INV_CLR" bit-position="28" bit-size="1" description="Pin Interrupt 28 No Invert" />
   <register name="PINT4_INV_CLR.PIQ27"          parent="PINT4_INV_CLR" bit-position="27" bit-size="1" description="Pin Interrupt 27 No Invert" />
   <register name="PINT4_INV_CLR.PIQ26"          parent="PINT4_INV_CLR" bit-position="26" bit-size="1" description="Pin Interrupt 26 No Invert" />
   <register name="PINT4_INV_CLR.PIQ25"          parent="PINT4_INV_CLR" bit-position="25" bit-size="1" description="Pin Interrupt 25 No Invert" />
   <register name="PINT4_INV_CLR.PIQ24"          parent="PINT4_INV_CLR" bit-position="24" bit-size="1" description="Pin Interrupt 24 No Invert" />
   <register name="PINT4_INV_CLR.PIQ23"          parent="PINT4_INV_CLR" bit-position="23" bit-size="1" description="Pin Interrupt 23 No Invert" />
   <register name="PINT4_INV_CLR.PIQ22"          parent="PINT4_INV_CLR" bit-position="22" bit-size="1" description="Pin Interrupt 22 No Invert" />
   <register name="PINT4_INV_CLR.PIQ21"          parent="PINT4_INV_CLR" bit-position="21" bit-size="1" description="Pin Interrupt 21 No Invert" />
   <register name="PINT4_INV_CLR.PIQ20"          parent="PINT4_INV_CLR" bit-position="20" bit-size="1" description="Pin Interrupt 20 No Invert" />
   <register name="PINT4_INV_CLR.PIQ19"          parent="PINT4_INV_CLR" bit-position="19" bit-size="1" description="Pin Interrupt 19 No Invert" />
   <register name="PINT4_INV_CLR.PIQ18"          parent="PINT4_INV_CLR" bit-position="18" bit-size="1" description="Pin Interrupt 18 No Invert" />
   <register name="PINT4_INV_CLR.PIQ17"          parent="PINT4_INV_CLR" bit-position="17" bit-size="1" description="Pin Interrupt 17 No Invert" />
   <register name="PINT4_INV_CLR.PIQ16"          parent="PINT4_INV_CLR" bit-position="16" bit-size="1" description="Pin Interrupt 16 No Invert" />
   <register name="PINT4_INV_CLR.PIQ15"          parent="PINT4_INV_CLR" bit-position="15" bit-size="1" description="Pin Interrupt 15 No Invert" />
   <register name="PINT4_INV_CLR.PIQ14"          parent="PINT4_INV_CLR" bit-position="14" bit-size="1" description="Pin Interrupt 14 No Invert" />
   <register name="PINT4_INV_CLR.PIQ13"          parent="PINT4_INV_CLR" bit-position="13" bit-size="1" description="Pin Interrupt 13 No Invert" />
   <register name="PINT4_INV_CLR.PIQ12"          parent="PINT4_INV_CLR" bit-position="12" bit-size="1" description="Pin Interrupt 12 No Invert" />
   <register name="PINT4_INV_CLR.PIQ11"          parent="PINT4_INV_CLR" bit-position="11" bit-size="1" description="Pin Interrupt 11 No Invert" />
   <register name="PINT4_INV_CLR.PIQ10"          parent="PINT4_INV_CLR" bit-position="10" bit-size="1" description="Pin Interrupt 10 No Invert" />
   <register name="PINT4_INV_CLR.PIQ9"           parent="PINT4_INV_CLR" bit-position="9" bit-size="1" description="Pin Interrupt 9 No Invert" />
   <register name="PINT4_INV_CLR.PIQ8"           parent="PINT4_INV_CLR" bit-position="8" bit-size="1" description="Pin Interrupt 8 No Invert" />
   <register name="PINT4_INV_CLR.PIQ7"           parent="PINT4_INV_CLR" bit-position="7" bit-size="1" description="Pin Interrupt 7 No Invert" />
   <register name="PINT4_INV_CLR.PIQ6"           parent="PINT4_INV_CLR" bit-position="6" bit-size="1" description="Pin Interrupt 6 No Invert" />
   <register name="PINT4_INV_CLR.PIQ5"           parent="PINT4_INV_CLR" bit-position="5" bit-size="1" description="Pin Interrupt 5 No Invert" />
   <register name="PINT4_INV_CLR.PIQ4"           parent="PINT4_INV_CLR" bit-position="4" bit-size="1" description="Pin Interrupt 4 No Invert" />
   <register name="PINT4_INV_CLR.PIQ3"           parent="PINT4_INV_CLR" bit-position="3" bit-size="1" description="Pin Interrupt 3 No Invert" />
   <register name="PINT4_INV_CLR.PIQ2"           parent="PINT4_INV_CLR" bit-position="2" bit-size="1" description="Pin Interrupt 2 No Invert" />
   <register name="PINT4_INV_CLR.PIQ1"           parent="PINT4_INV_CLR" bit-position="1" bit-size="1" description="Pin Interrupt 1 No Invert" />
   <register name="PINT4_INV_CLR.PIQ0"           parent="PINT4_INV_CLR" bit-position="0" bit-size="1" description="Pin Interrupt 0 No Invert" />
<register name="PINT4_PINSTATE"                  read-address="0xFFC04420" write-address="0xFFC04420" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT4" description="PINT4 Pint Pinstate Register" />
   <register name="PINT4_PINSTATE.PIQ31"         parent="PINT4_PINSTATE" bit-position="31" bit-size="1" description="Pin Interrupt 31 State" />
   <register name="PINT4_PINSTATE.PIQ30"         parent="PINT4_PINSTATE" bit-position="30" bit-size="1" description="Pin Interrupt 30 State" />
   <register name="PINT4_PINSTATE.PIQ29"         parent="PINT4_PINSTATE" bit-position="29" bit-size="1" description="Pin Interrupt 29 State" />
   <register name="PINT4_PINSTATE.PIQ28"         parent="PINT4_PINSTATE" bit-position="28" bit-size="1" description="Pin Interrupt 28 State" />
   <register name="PINT4_PINSTATE.PIQ27"         parent="PINT4_PINSTATE" bit-position="27" bit-size="1" description="Pin Interrupt 27 State" />
   <register name="PINT4_PINSTATE.PIQ26"         parent="PINT4_PINSTATE" bit-position="26" bit-size="1" description="Pin Interrupt 26 State" />
   <register name="PINT4_PINSTATE.PIQ25"         parent="PINT4_PINSTATE" bit-position="25" bit-size="1" description="Pin Interrupt 25 State" />
   <register name="PINT4_PINSTATE.PIQ24"         parent="PINT4_PINSTATE" bit-position="24" bit-size="1" description="Pin Interrupt 24 State" />
   <register name="PINT4_PINSTATE.PIQ23"         parent="PINT4_PINSTATE" bit-position="23" bit-size="1" description="Pin Interrupt 23 State" />
   <register name="PINT4_PINSTATE.PIQ22"         parent="PINT4_PINSTATE" bit-position="22" bit-size="1" description="Pin Interrupt 22 State" />
   <register name="PINT4_PINSTATE.PIQ21"         parent="PINT4_PINSTATE" bit-position="21" bit-size="1" description="Pin Interrupt 21 State" />
   <register name="PINT4_PINSTATE.PIQ20"         parent="PINT4_PINSTATE" bit-position="20" bit-size="1" description="Pin Interrupt 20 State" />
   <register name="PINT4_PINSTATE.PIQ19"         parent="PINT4_PINSTATE" bit-position="19" bit-size="1" description="Pin Interrupt 19 State" />
   <register name="PINT4_PINSTATE.PIQ18"         parent="PINT4_PINSTATE" bit-position="18" bit-size="1" description="Pin Interrupt 18 State" />
   <register name="PINT4_PINSTATE.PIQ17"         parent="PINT4_PINSTATE" bit-position="17" bit-size="1" description="Pin Interrupt 17 State" />
   <register name="PINT4_PINSTATE.PIQ16"         parent="PINT4_PINSTATE" bit-position="16" bit-size="1" description="Pin Interrupt 16 State" />
   <register name="PINT4_PINSTATE.PIQ15"         parent="PINT4_PINSTATE" bit-position="15" bit-size="1" description="Pin Interrupt 15 State" />
   <register name="PINT4_PINSTATE.PIQ14"         parent="PINT4_PINSTATE" bit-position="14" bit-size="1" description="Pin Interrupt 14 State" />
   <register name="PINT4_PINSTATE.PIQ13"         parent="PINT4_PINSTATE" bit-position="13" bit-size="1" description="Pin Interrupt 13 State" />
   <register name="PINT4_PINSTATE.PIQ12"         parent="PINT4_PINSTATE" bit-position="12" bit-size="1" description="Pin Interrupt 12 State" />
   <register name="PINT4_PINSTATE.PIQ11"         parent="PINT4_PINSTATE" bit-position="11" bit-size="1" description="Pin Interrupt 11 State" />
   <register name="PINT4_PINSTATE.PIQ10"         parent="PINT4_PINSTATE" bit-position="10" bit-size="1" description="Pin Interrupt 10 State" />
   <register name="PINT4_PINSTATE.PIQ9"          parent="PINT4_PINSTATE" bit-position="9" bit-size="1" description="Pin Interrupt 9 State" />
   <register name="PINT4_PINSTATE.PIQ8"          parent="PINT4_PINSTATE" bit-position="8" bit-size="1" description="Pin Interrupt 8 State" />
   <register name="PINT4_PINSTATE.PIQ7"          parent="PINT4_PINSTATE" bit-position="7" bit-size="1" description="Pin Interrupt 7 State" />
   <register name="PINT4_PINSTATE.PIQ6"          parent="PINT4_PINSTATE" bit-position="6" bit-size="1" description="Pin Interrupt 6 State" />
   <register name="PINT4_PINSTATE.PIQ5"          parent="PINT4_PINSTATE" bit-position="5" bit-size="1" description="Pin Interrupt 5 State" />
   <register name="PINT4_PINSTATE.PIQ4"          parent="PINT4_PINSTATE" bit-position="4" bit-size="1" description="Pin Interrupt 4 State" />
   <register name="PINT4_PINSTATE.PIQ3"          parent="PINT4_PINSTATE" bit-position="3" bit-size="1" description="Pin Interrupt 3 State" />
   <register name="PINT4_PINSTATE.PIQ2"          parent="PINT4_PINSTATE" bit-position="2" bit-size="1" description="Pin Interrupt 2 State" />
   <register name="PINT4_PINSTATE.PIQ1"          parent="PINT4_PINSTATE" bit-position="1" bit-size="1" description="Pin Interrupt 1 State" />
   <register name="PINT4_PINSTATE.PIQ0"          parent="PINT4_PINSTATE" bit-position="0" bit-size="1" description="Pin Interrupt 0 State" />
<register name="PINT4_LATCH"                     read-address="0xFFC04424" write-address="0xFFC04424" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT4" description="PINT4 Pint Latch Register" />
   <register name="PINT4_LATCH.PIQ31"            parent="PINT4_LATCH" bit-position="31" bit-size="1" description="Pin Interrupt 31 Latch" />
   <register name="PINT4_LATCH.PIQ30"            parent="PINT4_LATCH" bit-position="30" bit-size="1" description="Pin Interrupt 30 Latch" />
   <register name="PINT4_LATCH.PIQ29"            parent="PINT4_LATCH" bit-position="29" bit-size="1" description="Pin Interrupt 29 Latch" />
   <register name="PINT4_LATCH.PIQ28"            parent="PINT4_LATCH" bit-position="28" bit-size="1" description="Pin Interrupt 28 Latch" />
   <register name="PINT4_LATCH.PIQ27"            parent="PINT4_LATCH" bit-position="27" bit-size="1" description="Pin Interrupt 27 Latch" />
   <register name="PINT4_LATCH.PIQ26"            parent="PINT4_LATCH" bit-position="26" bit-size="1" description="Pin Interrupt 26 Latch" />
   <register name="PINT4_LATCH.PIQ25"            parent="PINT4_LATCH" bit-position="25" bit-size="1" description="Pin Interrupt 25 Latch" />
   <register name="PINT4_LATCH.PIQ24"            parent="PINT4_LATCH" bit-position="24" bit-size="1" description="Pin Interrupt 24 Latch" />
   <register name="PINT4_LATCH.PIQ23"            parent="PINT4_LATCH" bit-position="23" bit-size="1" description="Pin Interrupt 23 Latch" />
   <register name="PINT4_LATCH.PIQ22"            parent="PINT4_LATCH" bit-position="22" bit-size="1" description="Pin Interrupt 22 Latch" />
   <register name="PINT4_LATCH.PIQ21"            parent="PINT4_LATCH" bit-position="21" bit-size="1" description="Pin Interrupt 21 Latch" />
   <register name="PINT4_LATCH.PIQ20"            parent="PINT4_LATCH" bit-position="20" bit-size="1" description="Pin Interrupt 20 Latch" />
   <register name="PINT4_LATCH.PIQ19"            parent="PINT4_LATCH" bit-position="19" bit-size="1" description="Pin Interrupt 19 Latch" />
   <register name="PINT4_LATCH.PIQ18"            parent="PINT4_LATCH" bit-position="18" bit-size="1" description="Pin Interrupt 18 Latch" />
   <register name="PINT4_LATCH.PIQ17"            parent="PINT4_LATCH" bit-position="17" bit-size="1" description="Pin Interrupt 17 Latch" />
   <register name="PINT4_LATCH.PIQ16"            parent="PINT4_LATCH" bit-position="16" bit-size="1" description="Pin Interrupt 16 Latch" />
   <register name="PINT4_LATCH.PIQ15"            parent="PINT4_LATCH" bit-position="15" bit-size="1" description="Pin Interrupt 15 Latch" />
   <register name="PINT4_LATCH.PIQ14"            parent="PINT4_LATCH" bit-position="14" bit-size="1" description="Pin Interrupt 14 Latch" />
   <register name="PINT4_LATCH.PIQ13"            parent="PINT4_LATCH" bit-position="13" bit-size="1" description="Pin Interrupt 13 Latch" />
   <register name="PINT4_LATCH.PIQ12"            parent="PINT4_LATCH" bit-position="12" bit-size="1" description="Pin Interrupt 12 Latch" />
   <register name="PINT4_LATCH.PIQ11"            parent="PINT4_LATCH" bit-position="11" bit-size="1" description="Pin Interrupt 11 Latch" />
   <register name="PINT4_LATCH.PIQ10"            parent="PINT4_LATCH" bit-position="10" bit-size="1" description="Pin Interrupt 10 Latch" />
   <register name="PINT4_LATCH.PIQ9"             parent="PINT4_LATCH" bit-position="9" bit-size="1" description="Pin Interrupt 9 Latch" />
   <register name="PINT4_LATCH.PIQ8"             parent="PINT4_LATCH" bit-position="8" bit-size="1" description="Pin Interrupt 8 Latch" />
   <register name="PINT4_LATCH.PIQ7"             parent="PINT4_LATCH" bit-position="7" bit-size="1" description="Pin Interrupt 7 Latch" />
   <register name="PINT4_LATCH.PIQ6"             parent="PINT4_LATCH" bit-position="6" bit-size="1" description="Pin Interrupt 6 Latch" />
   <register name="PINT4_LATCH.PIQ5"             parent="PINT4_LATCH" bit-position="5" bit-size="1" description="Pin Interrupt 5 Latch" />
   <register name="PINT4_LATCH.PIQ4"             parent="PINT4_LATCH" bit-position="4" bit-size="1" description="Pin Interrupt 4 Latch" />
   <register name="PINT4_LATCH.PIQ3"             parent="PINT4_LATCH" bit-position="3" bit-size="1" description="Pin Interrupt 3 Latch" />
   <register name="PINT4_LATCH.PIQ2"             parent="PINT4_LATCH" bit-position="2" bit-size="1" description="Pin Interrupt 2 Latch" />
   <register name="PINT4_LATCH.PIQ1"             parent="PINT4_LATCH" bit-position="1" bit-size="1" description="Pin Interrupt 1 Latch" />
   <register name="PINT4_LATCH.PIQ0"             parent="PINT4_LATCH" bit-position="0" bit-size="1" description="Pin Interrupt 0 Latch" />

<!-- *************** -->
<!-- ***  PINT5  *** -->
<!-- *************** -->

<register name="PINT5_MSK_SET"                   read-address="0xFFC04500" write-address="0xFFC04500" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT5" description="PINT5 Pint Mask Set Register" />
   <register name="PINT5_MSK_SET.PIQ31"          parent="PINT5_MSK_SET" bit-position="31" bit-size="1" description="Pin Interrupt 31 Unmask" />
   <register name="PINT5_MSK_SET.PIQ30"          parent="PINT5_MSK_SET" bit-position="30" bit-size="1" description="Pin Interrupt 30 Unmask" />
   <register name="PINT5_MSK_SET.PIQ29"          parent="PINT5_MSK_SET" bit-position="29" bit-size="1" description="Pin Interrupt 29 Unmask" />
   <register name="PINT5_MSK_SET.PIQ28"          parent="PINT5_MSK_SET" bit-position="28" bit-size="1" description="Pin Interrupt 28 Unmask" />
   <register name="PINT5_MSK_SET.PIQ27"          parent="PINT5_MSK_SET" bit-position="27" bit-size="1" description="Pin Interrupt 27 Unmask" />
   <register name="PINT5_MSK_SET.PIQ26"          parent="PINT5_MSK_SET" bit-position="26" bit-size="1" description="Pin Interrupt 26 Unmask" />
   <register name="PINT5_MSK_SET.PIQ25"          parent="PINT5_MSK_SET" bit-position="25" bit-size="1" description="Pin Interrupt 25 Unmask" />
   <register name="PINT5_MSK_SET.PIQ24"          parent="PINT5_MSK_SET" bit-position="24" bit-size="1" description="Pin Interrupt 24 Unmask" />
   <register name="PINT5_MSK_SET.PIQ23"          parent="PINT5_MSK_SET" bit-position="23" bit-size="1" description="Pin Interrupt 23 Unmask" />
   <register name="PINT5_MSK_SET.PIQ22"          parent="PINT5_MSK_SET" bit-position="22" bit-size="1" description="Pin Interrupt 22 Unmask" />
   <register name="PINT5_MSK_SET.PIQ21"          parent="PINT5_MSK_SET" bit-position="21" bit-size="1" description="Pin Interrupt 21 Unmask" />
   <register name="PINT5_MSK_SET.PIQ20"          parent="PINT5_MSK_SET" bit-position="20" bit-size="1" description="Pin Interrupt 20 Unmask" />
   <register name="PINT5_MSK_SET.PIQ19"          parent="PINT5_MSK_SET" bit-position="19" bit-size="1" description="Pin Interrupt 19 Unmask" />
   <register name="PINT5_MSK_SET.PIQ18"          parent="PINT5_MSK_SET" bit-position="18" bit-size="1" description="Pin Interrupt 18 Unmask" />
   <register name="PINT5_MSK_SET.PIQ17"          parent="PINT5_MSK_SET" bit-position="17" bit-size="1" description="Pin Interrupt 17 Unmask" />
   <register name="PINT5_MSK_SET.PIQ16"          parent="PINT5_MSK_SET" bit-position="16" bit-size="1" description="Pin Interrupt 16 Unmask" />
   <register name="PINT5_MSK_SET.PIQ15"          parent="PINT5_MSK_SET" bit-position="15" bit-size="1" description="Pin Interrupt 15 Unmask" />
   <register name="PINT5_MSK_SET.PIQ14"          parent="PINT5_MSK_SET" bit-position="14" bit-size="1" description="Pin Interrupt 14 Unmask" />
   <register name="PINT5_MSK_SET.PIQ13"          parent="PINT5_MSK_SET" bit-position="13" bit-size="1" description="Pin Interrupt 13 Unmask" />
   <register name="PINT5_MSK_SET.PIQ12"          parent="PINT5_MSK_SET" bit-position="12" bit-size="1" description="Pin Interrupt 12 Unmask" />
   <register name="PINT5_MSK_SET.PIQ11"          parent="PINT5_MSK_SET" bit-position="11" bit-size="1" description="Pin Interrupt 11 Unmask" />
   <register name="PINT5_MSK_SET.PIQ10"          parent="PINT5_MSK_SET" bit-position="10" bit-size="1" description="Pin Interrupt 10 Unmask" />
   <register name="PINT5_MSK_SET.PIQ9"           parent="PINT5_MSK_SET" bit-position="9" bit-size="1" description="Pin Interrupt 9 Unmask" />
   <register name="PINT5_MSK_SET.PIQ8"           parent="PINT5_MSK_SET" bit-position="8" bit-size="1" description="Pin Interrupt 8 Unmask" />
   <register name="PINT5_MSK_SET.PIQ7"           parent="PINT5_MSK_SET" bit-position="7" bit-size="1" description="Pin Interrupt 7 Unmask" />
   <register name="PINT5_MSK_SET.PIQ6"           parent="PINT5_MSK_SET" bit-position="6" bit-size="1" description="Pin Interrupt 6 Unmask" />
   <register name="PINT5_MSK_SET.PIQ5"           parent="PINT5_MSK_SET" bit-position="5" bit-size="1" description="Pin Interrupt 5 Unmask" />
   <register name="PINT5_MSK_SET.PIQ4"           parent="PINT5_MSK_SET" bit-position="4" bit-size="1" description="Pin Interrupt 4 Unmask" />
   <register name="PINT5_MSK_SET.PIQ3"           parent="PINT5_MSK_SET" bit-position="3" bit-size="1" description="Pin Interrupt 3 Unmask" />
   <register name="PINT5_MSK_SET.PIQ2"           parent="PINT5_MSK_SET" bit-position="2" bit-size="1" description="Pin Interrupt 2 Unmask" />
   <register name="PINT5_MSK_SET.PIQ1"           parent="PINT5_MSK_SET" bit-position="1" bit-size="1" description="Pin Interrupt 1 Unmask" />
   <register name="PINT5_MSK_SET.PIQ0"           parent="PINT5_MSK_SET" bit-position="0" bit-size="1" description="Pin Interrupt 0 Unmask" />
<register name="PINT5_MSK_CLR"                   read-address="0xFFC04504" write-address="0xFFC04504" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT5" description="PINT5 Pint Mask Clear Register" />
   <register name="PINT5_MSK_CLR.PIQ31"          parent="PINT5_MSK_CLR" bit-position="31" bit-size="1" description="Pin Interrupt 31 Mask" />
   <register name="PINT5_MSK_CLR.PIQ30"          parent="PINT5_MSK_CLR" bit-position="30" bit-size="1" description="Pin Interrupt 30 Mask" />
   <register name="PINT5_MSK_CLR.PIQ29"          parent="PINT5_MSK_CLR" bit-position="29" bit-size="1" description="Pin Interrupt 29 Mask" />
   <register name="PINT5_MSK_CLR.PIQ28"          parent="PINT5_MSK_CLR" bit-position="28" bit-size="1" description="Pin Interrupt 28 Mask" />
   <register name="PINT5_MSK_CLR.PIQ27"          parent="PINT5_MSK_CLR" bit-position="27" bit-size="1" description="Pin Interrupt 27 Mask" />
   <register name="PINT5_MSK_CLR.PIQ26"          parent="PINT5_MSK_CLR" bit-position="26" bit-size="1" description="Pin Interrupt 26 Mask" />
   <register name="PINT5_MSK_CLR.PIQ25"          parent="PINT5_MSK_CLR" bit-position="25" bit-size="1" description="Pin Interrupt 25 Mask" />
   <register name="PINT5_MSK_CLR.PIQ24"          parent="PINT5_MSK_CLR" bit-position="24" bit-size="1" description="Pin Interrupt 24 Mask" />
   <register name="PINT5_MSK_CLR.PIQ23"          parent="PINT5_MSK_CLR" bit-position="23" bit-size="1" description="Pin Interrupt 23 Mask" />
   <register name="PINT5_MSK_CLR.PIQ22"          parent="PINT5_MSK_CLR" bit-position="22" bit-size="1" description="Pin Interrupt 22 Mask" />
   <register name="PINT5_MSK_CLR.PIQ21"          parent="PINT5_MSK_CLR" bit-position="21" bit-size="1" description="Pin Interrupt 21 Mask" />
   <register name="PINT5_MSK_CLR.PIQ20"          parent="PINT5_MSK_CLR" bit-position="20" bit-size="1" description="Pin Interrupt 20 Mask" />
   <register name="PINT5_MSK_CLR.PIQ19"          parent="PINT5_MSK_CLR" bit-position="19" bit-size="1" description="Pin Interrupt 19 Mask" />
   <register name="PINT5_MSK_CLR.PIQ18"          parent="PINT5_MSK_CLR" bit-position="18" bit-size="1" description="Pin Interrupt 18 Mask" />
   <register name="PINT5_MSK_CLR.PIQ17"          parent="PINT5_MSK_CLR" bit-position="17" bit-size="1" description="Pin Interrupt 17 Mask" />
   <register name="PINT5_MSK_CLR.PIQ16"          parent="PINT5_MSK_CLR" bit-position="16" bit-size="1" description="Pin Interrupt 16 Mask" />
   <register name="PINT5_MSK_CLR.PIQ15"          parent="PINT5_MSK_CLR" bit-position="15" bit-size="1" description="Pin Interrupt 15 Mask" />
   <register name="PINT5_MSK_CLR.PIQ14"          parent="PINT5_MSK_CLR" bit-position="14" bit-size="1" description="Pin Interrupt 14 Mask" />
   <register name="PINT5_MSK_CLR.PIQ13"          parent="PINT5_MSK_CLR" bit-position="13" bit-size="1" description="Pin Interrupt 13 Mask" />
   <register name="PINT5_MSK_CLR.PIQ12"          parent="PINT5_MSK_CLR" bit-position="12" bit-size="1" description="Pin Interrupt 12 Mask" />
   <register name="PINT5_MSK_CLR.PIQ11"          parent="PINT5_MSK_CLR" bit-position="11" bit-size="1" description="Pin Interrupt 11 Mask" />
   <register name="PINT5_MSK_CLR.PIQ10"          parent="PINT5_MSK_CLR" bit-position="10" bit-size="1" description="Pin Interrupt 10 Mask" />
   <register name="PINT5_MSK_CLR.PIQ9"           parent="PINT5_MSK_CLR" bit-position="9" bit-size="1" description="Pin Interrupt 9 Mask" />
   <register name="PINT5_MSK_CLR.PIQ8"           parent="PINT5_MSK_CLR" bit-position="8" bit-size="1" description="Pin Interrupt 8 Mask" />
   <register name="PINT5_MSK_CLR.PIQ7"           parent="PINT5_MSK_CLR" bit-position="7" bit-size="1" description="Pin Interrupt 7 Mask" />
   <register name="PINT5_MSK_CLR.PIQ6"           parent="PINT5_MSK_CLR" bit-position="6" bit-size="1" description="Pin Interrupt 6 Mask" />
   <register name="PINT5_MSK_CLR.PIQ5"           parent="PINT5_MSK_CLR" bit-position="5" bit-size="1" description="Pin Interrupt 5 Mask" />
   <register name="PINT5_MSK_CLR.PIQ4"           parent="PINT5_MSK_CLR" bit-position="4" bit-size="1" description="Pin Interrupt 4 Mask" />
   <register name="PINT5_MSK_CLR.PIQ3"           parent="PINT5_MSK_CLR" bit-position="3" bit-size="1" description="Pin Interrupt 3 Mask" />
   <register name="PINT5_MSK_CLR.PIQ2"           parent="PINT5_MSK_CLR" bit-position="2" bit-size="1" description="Pin Interrupt 2 Mask" />
   <register name="PINT5_MSK_CLR.PIQ1"           parent="PINT5_MSK_CLR" bit-position="1" bit-size="1" description="Pin Interrupt 1 Mask" />
   <register name="PINT5_MSK_CLR.PIQ0"           parent="PINT5_MSK_CLR" bit-position="0" bit-size="1" description="Pin Interrupt 0 Mask" />
<register name="PINT5_REQ"                       read-address="0xFFC04508" write-address="0xFFC04508" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT5" description="PINT5 Pint Request Register" />
   <register name="PINT5_REQ.PIQ31"              parent="PINT5_REQ" bit-position="31" bit-size="1" description="Pin Interrupt 31 Request" />
   <register name="PINT5_REQ.PIQ30"              parent="PINT5_REQ" bit-position="30" bit-size="1" description="Pin Interrupt 30 Request" />
   <register name="PINT5_REQ.PIQ29"              parent="PINT5_REQ" bit-position="29" bit-size="1" description="Pin Interrupt 29 Request" />
   <register name="PINT5_REQ.PIQ28"              parent="PINT5_REQ" bit-position="28" bit-size="1" description="Pin Interrupt 28 Request" />
   <register name="PINT5_REQ.PIQ27"              parent="PINT5_REQ" bit-position="27" bit-size="1" description="Pin Interrupt 27 Request" />
   <register name="PINT5_REQ.PIQ26"              parent="PINT5_REQ" bit-position="26" bit-size="1" description="Pin Interrupt 26 Request" />
   <register name="PINT5_REQ.PIQ25"              parent="PINT5_REQ" bit-position="25" bit-size="1" description="Pin Interrupt 25 Request" />
   <register name="PINT5_REQ.PIQ24"              parent="PINT5_REQ" bit-position="24" bit-size="1" description="Pin Interrupt 24 Request" />
   <register name="PINT5_REQ.PIQ23"              parent="PINT5_REQ" bit-position="23" bit-size="1" description="Pin Interrupt 23 Request" />
   <register name="PINT5_REQ.PIQ22"              parent="PINT5_REQ" bit-position="22" bit-size="1" description="Pin Interrupt 22 Request" />
   <register name="PINT5_REQ.PIQ21"              parent="PINT5_REQ" bit-position="21" bit-size="1" description="Pin Interrupt 21 Request" />
   <register name="PINT5_REQ.PIQ20"              parent="PINT5_REQ" bit-position="20" bit-size="1" description="Pin Interrupt 20 Request" />
   <register name="PINT5_REQ.PIQ19"              parent="PINT5_REQ" bit-position="19" bit-size="1" description="Pin Interrupt 19 Request" />
   <register name="PINT5_REQ.PIQ18"              parent="PINT5_REQ" bit-position="18" bit-size="1" description="Pin Interrupt 18 Request" />
   <register name="PINT5_REQ.PIQ17"              parent="PINT5_REQ" bit-position="17" bit-size="1" description="Pin Interrupt 17 Request" />
   <register name="PINT5_REQ.PIQ16"              parent="PINT5_REQ" bit-position="16" bit-size="1" description="Pin Interrupt 16 Request" />
   <register name="PINT5_REQ.PIQ15"              parent="PINT5_REQ" bit-position="15" bit-size="1" description="Pin Interrupt 15 Request" />
   <register name="PINT5_REQ.PIQ14"              parent="PINT5_REQ" bit-position="14" bit-size="1" description="Pin Interrupt 14 Request" />
   <register name="PINT5_REQ.PIQ13"              parent="PINT5_REQ" bit-position="13" bit-size="1" description="Pin Interrupt 13 Request" />
   <register name="PINT5_REQ.PIQ12"              parent="PINT5_REQ" bit-position="12" bit-size="1" description="Pin Interrupt 12 Request" />
   <register name="PINT5_REQ.PIQ11"              parent="PINT5_REQ" bit-position="11" bit-size="1" description="Pin Interrupt 11 Request" />
   <register name="PINT5_REQ.PIQ10"              parent="PINT5_REQ" bit-position="10" bit-size="1" description="Pin Interrupt 10 Request" />
   <register name="PINT5_REQ.PIQ9"               parent="PINT5_REQ" bit-position="9" bit-size="1" description="Pin Interrupt 9 Request" />
   <register name="PINT5_REQ.PIQ8"               parent="PINT5_REQ" bit-position="8" bit-size="1" description="Pin Interrupt 8 Request" />
   <register name="PINT5_REQ.PIQ7"               parent="PINT5_REQ" bit-position="7" bit-size="1" description="Pin Interrupt 7 Request" />
   <register name="PINT5_REQ.PIQ6"               parent="PINT5_REQ" bit-position="6" bit-size="1" description="Pin Interrupt 6 Request" />
   <register name="PINT5_REQ.PIQ5"               parent="PINT5_REQ" bit-position="5" bit-size="1" description="Pin Interrupt 5 Request" />
   <register name="PINT5_REQ.PIQ4"               parent="PINT5_REQ" bit-position="4" bit-size="1" description="Pin Interrupt 4 Request" />
   <register name="PINT5_REQ.PIQ3"               parent="PINT5_REQ" bit-position="3" bit-size="1" description="Pin Interrupt 3 Request" />
   <register name="PINT5_REQ.PIQ2"               parent="PINT5_REQ" bit-position="2" bit-size="1" description="Pin Interrupt 2 Request" />
   <register name="PINT5_REQ.PIQ1"               parent="PINT5_REQ" bit-position="1" bit-size="1" description="Pin Interrupt 1 Request" />
   <register name="PINT5_REQ.PIQ0"               parent="PINT5_REQ" bit-position="0" bit-size="1" description="Pin Interrupt 0 Request" />
<register name="PINT5_ASSIGN"                    read-address="0xFFC0450C" write-address="0xFFC0450C" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT5" description="PINT5 Pint Assign Register" />
   <register name="PINT5_ASSIGN.B3MAP"           parent="PINT5_ASSIGN" bit-position="24" bit-size="8" description="Byte 3 Mapping" />
   <register name="PINT5_ASSIGN.B2MAP"           parent="PINT5_ASSIGN" bit-position="16" bit-size="8" description="Byte 2 Mapping" />
   <register name="PINT5_ASSIGN.B1MAP"           parent="PINT5_ASSIGN" bit-position="8" bit-size="8" description="Byte 1 Mapping" />
   <register name="PINT5_ASSIGN.B0MAP"           parent="PINT5_ASSIGN" bit-position="0" bit-size="8" description="Byte 0 Mapping" />
<register name="PINT5_EDGE_SET"                  read-address="0xFFC04510" write-address="0xFFC04510" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT5" description="PINT5 Pint Edge Set Register" />
   <register name="PINT5_EDGE_SET.PIQ31"         parent="PINT5_EDGE_SET" bit-position="31" bit-size="1" description="Pin Interrupt 31 Edge" />
   <register name="PINT5_EDGE_SET.PIQ30"         parent="PINT5_EDGE_SET" bit-position="30" bit-size="1" description="Pin Interrupt 30 Edge" />
   <register name="PINT5_EDGE_SET.PIQ29"         parent="PINT5_EDGE_SET" bit-position="29" bit-size="1" description="Pin Interrupt 29 Edge" />
   <register name="PINT5_EDGE_SET.PIQ28"         parent="PINT5_EDGE_SET" bit-position="28" bit-size="1" description="Pin Interrupt 28 Edge" />
   <register name="PINT5_EDGE_SET.PIQ27"         parent="PINT5_EDGE_SET" bit-position="27" bit-size="1" description="Pin Interrupt 27 Edge" />
   <register name="PINT5_EDGE_SET.PIQ26"         parent="PINT5_EDGE_SET" bit-position="26" bit-size="1" description="Pin Interrupt 26 Edge" />
   <register name="PINT5_EDGE_SET.PIQ25"         parent="PINT5_EDGE_SET" bit-position="25" bit-size="1" description="Pin Interrupt 25 Edge" />
   <register name="PINT5_EDGE_SET.PIQ24"         parent="PINT5_EDGE_SET" bit-position="24" bit-size="1" description="Pin Interrupt 24 Edge" />
   <register name="PINT5_EDGE_SET.PIQ23"         parent="PINT5_EDGE_SET" bit-position="23" bit-size="1" description="Pin Interrupt 23 Edge" />
   <register name="PINT5_EDGE_SET.PIQ22"         parent="PINT5_EDGE_SET" bit-position="22" bit-size="1" description="Pin Interrupt 22 Edge" />
   <register name="PINT5_EDGE_SET.PIQ21"         parent="PINT5_EDGE_SET" bit-position="21" bit-size="1" description="Pin Interrupt 21 Edge" />
   <register name="PINT5_EDGE_SET.PIQ20"         parent="PINT5_EDGE_SET" bit-position="20" bit-size="1" description="Pin Interrupt 20 Edge" />
   <register name="PINT5_EDGE_SET.PIQ19"         parent="PINT5_EDGE_SET" bit-position="19" bit-size="1" description="Pin Interrupt 19 Edge" />
   <register name="PINT5_EDGE_SET.PIQ18"         parent="PINT5_EDGE_SET" bit-position="18" bit-size="1" description="Pin Interrupt 18 Edge" />
   <register name="PINT5_EDGE_SET.PIQ17"         parent="PINT5_EDGE_SET" bit-position="17" bit-size="1" description="Pin Interrupt 17 Edge" />
   <register name="PINT5_EDGE_SET.PIQ16"         parent="PINT5_EDGE_SET" bit-position="16" bit-size="1" description="Pin Interrupt 16 Edge" />
   <register name="PINT5_EDGE_SET.PIQ15"         parent="PINT5_EDGE_SET" bit-position="15" bit-size="1" description="Pin Interrupt 15 Edge" />
   <register name="PINT5_EDGE_SET.PIQ14"         parent="PINT5_EDGE_SET" bit-position="14" bit-size="1" description="Pin Interrupt 14 Edge" />
   <register name="PINT5_EDGE_SET.PIQ13"         parent="PINT5_EDGE_SET" bit-position="13" bit-size="1" description="Pin Interrupt 13 Edge" />
   <register name="PINT5_EDGE_SET.PIQ12"         parent="PINT5_EDGE_SET" bit-position="12" bit-size="1" description="Pin Interrupt 12 Edge" />
   <register name="PINT5_EDGE_SET.PIQ11"         parent="PINT5_EDGE_SET" bit-position="11" bit-size="1" description="Pin Interrupt 11 Edge" />
   <register name="PINT5_EDGE_SET.PIQ10"         parent="PINT5_EDGE_SET" bit-position="10" bit-size="1" description="Pin Interrupt 10 Edge" />
   <register name="PINT5_EDGE_SET.PIQ9"          parent="PINT5_EDGE_SET" bit-position="9" bit-size="1" description="Pin Interrupt 9 Edge" />
   <register name="PINT5_EDGE_SET.PIQ8"          parent="PINT5_EDGE_SET" bit-position="8" bit-size="1" description="Pin Interrupt 8 Edge" />
   <register name="PINT5_EDGE_SET.PIQ7"          parent="PINT5_EDGE_SET" bit-position="7" bit-size="1" description="Pin Interrupt 7 Edge" />
   <register name="PINT5_EDGE_SET.PIQ6"          parent="PINT5_EDGE_SET" bit-position="6" bit-size="1" description="Pin Interrupt 6 Edge" />
   <register name="PINT5_EDGE_SET.PIQ5"          parent="PINT5_EDGE_SET" bit-position="5" bit-size="1" description="Pin Interrupt 5 Edge" />
   <register name="PINT5_EDGE_SET.PIQ4"          parent="PINT5_EDGE_SET" bit-position="4" bit-size="1" description="Pin Interrupt 4 Edge" />
   <register name="PINT5_EDGE_SET.PIQ3"          parent="PINT5_EDGE_SET" bit-position="3" bit-size="1" description="Pin Interrupt 3 Edge" />
   <register name="PINT5_EDGE_SET.PIQ2"          parent="PINT5_EDGE_SET" bit-position="2" bit-size="1" description="Pin Interrupt 2 Edge" />
   <register name="PINT5_EDGE_SET.PIQ1"          parent="PINT5_EDGE_SET" bit-position="1" bit-size="1" description="Pin Interrupt 1 Edge" />
   <register name="PINT5_EDGE_SET.PIQ0"          parent="PINT5_EDGE_SET" bit-position="0" bit-size="1" description="Pin Interrupt 0 Edge" />
<register name="PINT5_EDGE_CLR"                  read-address="0xFFC04514" write-address="0xFFC04514" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT5" description="PINT5 Pint Edge Clear Register" />
   <register name="PINT5_EDGE_CLR.PIQ31"         parent="PINT5_EDGE_CLR" bit-position="31" bit-size="1" description="Pin Interrupt 31 Level" />
   <register name="PINT5_EDGE_CLR.PIQ30"         parent="PINT5_EDGE_CLR" bit-position="30" bit-size="1" description="Pin Interrupt 30 Level" />
   <register name="PINT5_EDGE_CLR.PIQ29"         parent="PINT5_EDGE_CLR" bit-position="29" bit-size="1" description="Pin Interrupt 29 Level" />
   <register name="PINT5_EDGE_CLR.PIQ28"         parent="PINT5_EDGE_CLR" bit-position="28" bit-size="1" description="Pin Interrupt 28 Level" />
   <register name="PINT5_EDGE_CLR.PIQ27"         parent="PINT5_EDGE_CLR" bit-position="27" bit-size="1" description="Pin Interrupt 27 Level" />
   <register name="PINT5_EDGE_CLR.PIQ26"         parent="PINT5_EDGE_CLR" bit-position="26" bit-size="1" description="Pin Interrupt 26 Level" />
   <register name="PINT5_EDGE_CLR.PIQ25"         parent="PINT5_EDGE_CLR" bit-position="25" bit-size="1" description="Pin Interrupt 25 Level" />
   <register name="PINT5_EDGE_CLR.PIQ24"         parent="PINT5_EDGE_CLR" bit-position="24" bit-size="1" description="Pin Interrupt 24 Level" />
   <register name="PINT5_EDGE_CLR.PIQ23"         parent="PINT5_EDGE_CLR" bit-position="23" bit-size="1" description="Pin Interrupt 23 Level" />
   <register name="PINT5_EDGE_CLR.PIQ22"         parent="PINT5_EDGE_CLR" bit-position="22" bit-size="1" description="Pin Interrupt 22 Level" />
   <register name="PINT5_EDGE_CLR.PIQ21"         parent="PINT5_EDGE_CLR" bit-position="21" bit-size="1" description="Pin Interrupt 21 Level" />
   <register name="PINT5_EDGE_CLR.PIQ20"         parent="PINT5_EDGE_CLR" bit-position="20" bit-size="1" description="Pin Interrupt 20 Level" />
   <register name="PINT5_EDGE_CLR.PIQ19"         parent="PINT5_EDGE_CLR" bit-position="19" bit-size="1" description="Pin Interrupt 19 Level" />
   <register name="PINT5_EDGE_CLR.PIQ18"         parent="PINT5_EDGE_CLR" bit-position="18" bit-size="1" description="Pin Interrupt 18 Level" />
   <register name="PINT5_EDGE_CLR.PIQ17"         parent="PINT5_EDGE_CLR" bit-position="17" bit-size="1" description="Pin Interrupt 17 Level" />
   <register name="PINT5_EDGE_CLR.PIQ16"         parent="PINT5_EDGE_CLR" bit-position="16" bit-size="1" description="Pin Interrupt 16 Level" />
   <register name="PINT5_EDGE_CLR.PIQ15"         parent="PINT5_EDGE_CLR" bit-position="15" bit-size="1" description="Pin Interrupt 15 Level" />
   <register name="PINT5_EDGE_CLR.PIQ14"         parent="PINT5_EDGE_CLR" bit-position="14" bit-size="1" description="Pin Interrupt 14 Level" />
   <register name="PINT5_EDGE_CLR.PIQ13"         parent="PINT5_EDGE_CLR" bit-position="13" bit-size="1" description="Pin Interrupt 13 Level" />
   <register name="PINT5_EDGE_CLR.PIQ12"         parent="PINT5_EDGE_CLR" bit-position="12" bit-size="1" description="Pin Interrupt 12 Level" />
   <register name="PINT5_EDGE_CLR.PIQ11"         parent="PINT5_EDGE_CLR" bit-position="11" bit-size="1" description="Pin Interrupt 11 Level" />
   <register name="PINT5_EDGE_CLR.PIQ10"         parent="PINT5_EDGE_CLR" bit-position="10" bit-size="1" description="Pin Interrupt 10 Level" />
   <register name="PINT5_EDGE_CLR.PIQ9"          parent="PINT5_EDGE_CLR" bit-position="9" bit-size="1" description="Pin Interrupt 9 Level" />
   <register name="PINT5_EDGE_CLR.PIQ8"          parent="PINT5_EDGE_CLR" bit-position="8" bit-size="1" description="Pin Interrupt 8 Level" />
   <register name="PINT5_EDGE_CLR.PIQ7"          parent="PINT5_EDGE_CLR" bit-position="7" bit-size="1" description="Pin Interrupt 7 Level" />
   <register name="PINT5_EDGE_CLR.PIQ6"          parent="PINT5_EDGE_CLR" bit-position="6" bit-size="1" description="Pin Interrupt 6 Level" />
   <register name="PINT5_EDGE_CLR.PIQ5"          parent="PINT5_EDGE_CLR" bit-position="5" bit-size="1" description="Pin Interrupt 5 Level" />
   <register name="PINT5_EDGE_CLR.PIQ4"          parent="PINT5_EDGE_CLR" bit-position="4" bit-size="1" description="Pin Interrupt 4 Level" />
   <register name="PINT5_EDGE_CLR.PIQ3"          parent="PINT5_EDGE_CLR" bit-position="3" bit-size="1" description="Pin Interrupt 3 Level" />
   <register name="PINT5_EDGE_CLR.PIQ2"          parent="PINT5_EDGE_CLR" bit-position="2" bit-size="1" description="Pin Interrupt 2 Level" />
   <register name="PINT5_EDGE_CLR.PIQ1"          parent="PINT5_EDGE_CLR" bit-position="1" bit-size="1" description="Pin Interrupt 1 Level" />
   <register name="PINT5_EDGE_CLR.PIQ0"          parent="PINT5_EDGE_CLR" bit-position="0" bit-size="1" description="Pin Interrupt 0 Level" />
<register name="PINT5_INV_SET"                   read-address="0xFFC04518" write-address="0xFFC04518" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT5" description="PINT5 Pint Invert Set Register" />
   <register name="PINT5_INV_SET.PIQ31"          parent="PINT5_INV_SET" bit-position="31" bit-size="1" description="Pin Interrupt 31 Invert" />
   <register name="PINT5_INV_SET.PIQ30"          parent="PINT5_INV_SET" bit-position="30" bit-size="1" description="Pin Interrupt 30 Invert" />
   <register name="PINT5_INV_SET.PIQ29"          parent="PINT5_INV_SET" bit-position="29" bit-size="1" description="Pin Interrupt 29 Invert" />
   <register name="PINT5_INV_SET.PIQ28"          parent="PINT5_INV_SET" bit-position="28" bit-size="1" description="Pin Interrupt 28 Invert" />
   <register name="PINT5_INV_SET.PIQ27"          parent="PINT5_INV_SET" bit-position="27" bit-size="1" description="Pin Interrupt 27 Invert" />
   <register name="PINT5_INV_SET.PIQ26"          parent="PINT5_INV_SET" bit-position="26" bit-size="1" description="Pin Interrupt 26 Invert" />
   <register name="PINT5_INV_SET.PIQ25"          parent="PINT5_INV_SET" bit-position="25" bit-size="1" description="Pin Interrupt 25 Invert" />
   <register name="PINT5_INV_SET.PIQ24"          parent="PINT5_INV_SET" bit-position="24" bit-size="1" description="Pin Interrupt 24 Invert" />
   <register name="PINT5_INV_SET.PIQ23"          parent="PINT5_INV_SET" bit-position="23" bit-size="1" description="Pin Interrupt 23 Invert" />
   <register name="PINT5_INV_SET.PIQ22"          parent="PINT5_INV_SET" bit-position="22" bit-size="1" description="Pin Interrupt 22 Invert" />
   <register name="PINT5_INV_SET.PIQ21"          parent="PINT5_INV_SET" bit-position="21" bit-size="1" description="Pin Interrupt 21 Invert" />
   <register name="PINT5_INV_SET.PIQ20"          parent="PINT5_INV_SET" bit-position="20" bit-size="1" description="Pin Interrupt 20 Invert" />
   <register name="PINT5_INV_SET.PIQ19"          parent="PINT5_INV_SET" bit-position="19" bit-size="1" description="Pin Interrupt 19 Invert" />
   <register name="PINT5_INV_SET.PIQ18"          parent="PINT5_INV_SET" bit-position="18" bit-size="1" description="Pin Interrupt 18 Invert" />
   <register name="PINT5_INV_SET.PIQ17"          parent="PINT5_INV_SET" bit-position="17" bit-size="1" description="Pin Interrupt 17 Invert" />
   <register name="PINT5_INV_SET.PIQ16"          parent="PINT5_INV_SET" bit-position="16" bit-size="1" description="Pin Interrupt 16 Invert" />
   <register name="PINT5_INV_SET.PIQ15"          parent="PINT5_INV_SET" bit-position="15" bit-size="1" description="Pin Interrupt 15 Invert" />
   <register name="PINT5_INV_SET.PIQ14"          parent="PINT5_INV_SET" bit-position="14" bit-size="1" description="Pin Interrupt 14 Invert" />
   <register name="PINT5_INV_SET.PIQ13"          parent="PINT5_INV_SET" bit-position="13" bit-size="1" description="Pin Interrupt 13 Invert" />
   <register name="PINT5_INV_SET.PIQ12"          parent="PINT5_INV_SET" bit-position="12" bit-size="1" description="Pin Interrupt 12 Invert" />
   <register name="PINT5_INV_SET.PIQ11"          parent="PINT5_INV_SET" bit-position="11" bit-size="1" description="Pin Interrupt 11 Invert" />
   <register name="PINT5_INV_SET.PIQ10"          parent="PINT5_INV_SET" bit-position="10" bit-size="1" description="Pin Interrupt 10 Invert" />
   <register name="PINT5_INV_SET.PIQ9"           parent="PINT5_INV_SET" bit-position="9" bit-size="1" description="Pin Interrupt 9 Invert" />
   <register name="PINT5_INV_SET.PIQ8"           parent="PINT5_INV_SET" bit-position="8" bit-size="1" description="Pin Interrupt 8 Invert" />
   <register name="PINT5_INV_SET.PIQ7"           parent="PINT5_INV_SET" bit-position="7" bit-size="1" description="Pin Interrupt 7 Invert" />
   <register name="PINT5_INV_SET.PIQ6"           parent="PINT5_INV_SET" bit-position="6" bit-size="1" description="Pin Interrupt 6 Invert" />
   <register name="PINT5_INV_SET.PIQ5"           parent="PINT5_INV_SET" bit-position="5" bit-size="1" description="Pin Interrupt 5 Invert" />
   <register name="PINT5_INV_SET.PIQ4"           parent="PINT5_INV_SET" bit-position="4" bit-size="1" description="Pin Interrupt 4 Invert" />
   <register name="PINT5_INV_SET.PIQ3"           parent="PINT5_INV_SET" bit-position="3" bit-size="1" description="Pin Interrupt 3 Invert" />
   <register name="PINT5_INV_SET.PIQ2"           parent="PINT5_INV_SET" bit-position="2" bit-size="1" description="Pin Interrupt 2 Invert" />
   <register name="PINT5_INV_SET.PIQ1"           parent="PINT5_INV_SET" bit-position="1" bit-size="1" description="Pin Interrupt 1 Invert" />
   <register name="PINT5_INV_SET.PIQ0"           parent="PINT5_INV_SET" bit-position="0" bit-size="1" description="Pin Interrupt 0 Invert" />
<register name="PINT5_INV_CLR"                   read-address="0xFFC0451C" write-address="0xFFC0451C" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT5" description="PINT5 Pint Invert Clear Register" />
   <register name="PINT5_INV_CLR.PIQ31"          parent="PINT5_INV_CLR" bit-position="31" bit-size="1" description="Pin Interrupt 31 No Invert" />
   <register name="PINT5_INV_CLR.PIQ30"          parent="PINT5_INV_CLR" bit-position="30" bit-size="1" description="Pin Interrupt 30 No Invert" />
   <register name="PINT5_INV_CLR.PIQ29"          parent="PINT5_INV_CLR" bit-position="29" bit-size="1" description="Pin Interrupt 29 No Invert" />
   <register name="PINT5_INV_CLR.PIQ28"          parent="PINT5_INV_CLR" bit-position="28" bit-size="1" description="Pin Interrupt 28 No Invert" />
   <register name="PINT5_INV_CLR.PIQ27"          parent="PINT5_INV_CLR" bit-position="27" bit-size="1" description="Pin Interrupt 27 No Invert" />
   <register name="PINT5_INV_CLR.PIQ26"          parent="PINT5_INV_CLR" bit-position="26" bit-size="1" description="Pin Interrupt 26 No Invert" />
   <register name="PINT5_INV_CLR.PIQ25"          parent="PINT5_INV_CLR" bit-position="25" bit-size="1" description="Pin Interrupt 25 No Invert" />
   <register name="PINT5_INV_CLR.PIQ24"          parent="PINT5_INV_CLR" bit-position="24" bit-size="1" description="Pin Interrupt 24 No Invert" />
   <register name="PINT5_INV_CLR.PIQ23"          parent="PINT5_INV_CLR" bit-position="23" bit-size="1" description="Pin Interrupt 23 No Invert" />
   <register name="PINT5_INV_CLR.PIQ22"          parent="PINT5_INV_CLR" bit-position="22" bit-size="1" description="Pin Interrupt 22 No Invert" />
   <register name="PINT5_INV_CLR.PIQ21"          parent="PINT5_INV_CLR" bit-position="21" bit-size="1" description="Pin Interrupt 21 No Invert" />
   <register name="PINT5_INV_CLR.PIQ20"          parent="PINT5_INV_CLR" bit-position="20" bit-size="1" description="Pin Interrupt 20 No Invert" />
   <register name="PINT5_INV_CLR.PIQ19"          parent="PINT5_INV_CLR" bit-position="19" bit-size="1" description="Pin Interrupt 19 No Invert" />
   <register name="PINT5_INV_CLR.PIQ18"          parent="PINT5_INV_CLR" bit-position="18" bit-size="1" description="Pin Interrupt 18 No Invert" />
   <register name="PINT5_INV_CLR.PIQ17"          parent="PINT5_INV_CLR" bit-position="17" bit-size="1" description="Pin Interrupt 17 No Invert" />
   <register name="PINT5_INV_CLR.PIQ16"          parent="PINT5_INV_CLR" bit-position="16" bit-size="1" description="Pin Interrupt 16 No Invert" />
   <register name="PINT5_INV_CLR.PIQ15"          parent="PINT5_INV_CLR" bit-position="15" bit-size="1" description="Pin Interrupt 15 No Invert" />
   <register name="PINT5_INV_CLR.PIQ14"          parent="PINT5_INV_CLR" bit-position="14" bit-size="1" description="Pin Interrupt 14 No Invert" />
   <register name="PINT5_INV_CLR.PIQ13"          parent="PINT5_INV_CLR" bit-position="13" bit-size="1" description="Pin Interrupt 13 No Invert" />
   <register name="PINT5_INV_CLR.PIQ12"          parent="PINT5_INV_CLR" bit-position="12" bit-size="1" description="Pin Interrupt 12 No Invert" />
   <register name="PINT5_INV_CLR.PIQ11"          parent="PINT5_INV_CLR" bit-position="11" bit-size="1" description="Pin Interrupt 11 No Invert" />
   <register name="PINT5_INV_CLR.PIQ10"          parent="PINT5_INV_CLR" bit-position="10" bit-size="1" description="Pin Interrupt 10 No Invert" />
   <register name="PINT5_INV_CLR.PIQ9"           parent="PINT5_INV_CLR" bit-position="9" bit-size="1" description="Pin Interrupt 9 No Invert" />
   <register name="PINT5_INV_CLR.PIQ8"           parent="PINT5_INV_CLR" bit-position="8" bit-size="1" description="Pin Interrupt 8 No Invert" />
   <register name="PINT5_INV_CLR.PIQ7"           parent="PINT5_INV_CLR" bit-position="7" bit-size="1" description="Pin Interrupt 7 No Invert" />
   <register name="PINT5_INV_CLR.PIQ6"           parent="PINT5_INV_CLR" bit-position="6" bit-size="1" description="Pin Interrupt 6 No Invert" />
   <register name="PINT5_INV_CLR.PIQ5"           parent="PINT5_INV_CLR" bit-position="5" bit-size="1" description="Pin Interrupt 5 No Invert" />
   <register name="PINT5_INV_CLR.PIQ4"           parent="PINT5_INV_CLR" bit-position="4" bit-size="1" description="Pin Interrupt 4 No Invert" />
   <register name="PINT5_INV_CLR.PIQ3"           parent="PINT5_INV_CLR" bit-position="3" bit-size="1" description="Pin Interrupt 3 No Invert" />
   <register name="PINT5_INV_CLR.PIQ2"           parent="PINT5_INV_CLR" bit-position="2" bit-size="1" description="Pin Interrupt 2 No Invert" />
   <register name="PINT5_INV_CLR.PIQ1"           parent="PINT5_INV_CLR" bit-position="1" bit-size="1" description="Pin Interrupt 1 No Invert" />
   <register name="PINT5_INV_CLR.PIQ0"           parent="PINT5_INV_CLR" bit-position="0" bit-size="1" description="Pin Interrupt 0 No Invert" />
<register name="PINT5_PINSTATE"                  read-address="0xFFC04520" write-address="0xFFC04520" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT5" description="PINT5 Pint Pinstate Register" />
   <register name="PINT5_PINSTATE.PIQ31"         parent="PINT5_PINSTATE" bit-position="31" bit-size="1" description="Pin Interrupt 31 State" />
   <register name="PINT5_PINSTATE.PIQ30"         parent="PINT5_PINSTATE" bit-position="30" bit-size="1" description="Pin Interrupt 30 State" />
   <register name="PINT5_PINSTATE.PIQ29"         parent="PINT5_PINSTATE" bit-position="29" bit-size="1" description="Pin Interrupt 29 State" />
   <register name="PINT5_PINSTATE.PIQ28"         parent="PINT5_PINSTATE" bit-position="28" bit-size="1" description="Pin Interrupt 28 State" />
   <register name="PINT5_PINSTATE.PIQ27"         parent="PINT5_PINSTATE" bit-position="27" bit-size="1" description="Pin Interrupt 27 State" />
   <register name="PINT5_PINSTATE.PIQ26"         parent="PINT5_PINSTATE" bit-position="26" bit-size="1" description="Pin Interrupt 26 State" />
   <register name="PINT5_PINSTATE.PIQ25"         parent="PINT5_PINSTATE" bit-position="25" bit-size="1" description="Pin Interrupt 25 State" />
   <register name="PINT5_PINSTATE.PIQ24"         parent="PINT5_PINSTATE" bit-position="24" bit-size="1" description="Pin Interrupt 24 State" />
   <register name="PINT5_PINSTATE.PIQ23"         parent="PINT5_PINSTATE" bit-position="23" bit-size="1" description="Pin Interrupt 23 State" />
   <register name="PINT5_PINSTATE.PIQ22"         parent="PINT5_PINSTATE" bit-position="22" bit-size="1" description="Pin Interrupt 22 State" />
   <register name="PINT5_PINSTATE.PIQ21"         parent="PINT5_PINSTATE" bit-position="21" bit-size="1" description="Pin Interrupt 21 State" />
   <register name="PINT5_PINSTATE.PIQ20"         parent="PINT5_PINSTATE" bit-position="20" bit-size="1" description="Pin Interrupt 20 State" />
   <register name="PINT5_PINSTATE.PIQ19"         parent="PINT5_PINSTATE" bit-position="19" bit-size="1" description="Pin Interrupt 19 State" />
   <register name="PINT5_PINSTATE.PIQ18"         parent="PINT5_PINSTATE" bit-position="18" bit-size="1" description="Pin Interrupt 18 State" />
   <register name="PINT5_PINSTATE.PIQ17"         parent="PINT5_PINSTATE" bit-position="17" bit-size="1" description="Pin Interrupt 17 State" />
   <register name="PINT5_PINSTATE.PIQ16"         parent="PINT5_PINSTATE" bit-position="16" bit-size="1" description="Pin Interrupt 16 State" />
   <register name="PINT5_PINSTATE.PIQ15"         parent="PINT5_PINSTATE" bit-position="15" bit-size="1" description="Pin Interrupt 15 State" />
   <register name="PINT5_PINSTATE.PIQ14"         parent="PINT5_PINSTATE" bit-position="14" bit-size="1" description="Pin Interrupt 14 State" />
   <register name="PINT5_PINSTATE.PIQ13"         parent="PINT5_PINSTATE" bit-position="13" bit-size="1" description="Pin Interrupt 13 State" />
   <register name="PINT5_PINSTATE.PIQ12"         parent="PINT5_PINSTATE" bit-position="12" bit-size="1" description="Pin Interrupt 12 State" />
   <register name="PINT5_PINSTATE.PIQ11"         parent="PINT5_PINSTATE" bit-position="11" bit-size="1" description="Pin Interrupt 11 State" />
   <register name="PINT5_PINSTATE.PIQ10"         parent="PINT5_PINSTATE" bit-position="10" bit-size="1" description="Pin Interrupt 10 State" />
   <register name="PINT5_PINSTATE.PIQ9"          parent="PINT5_PINSTATE" bit-position="9" bit-size="1" description="Pin Interrupt 9 State" />
   <register name="PINT5_PINSTATE.PIQ8"          parent="PINT5_PINSTATE" bit-position="8" bit-size="1" description="Pin Interrupt 8 State" />
   <register name="PINT5_PINSTATE.PIQ7"          parent="PINT5_PINSTATE" bit-position="7" bit-size="1" description="Pin Interrupt 7 State" />
   <register name="PINT5_PINSTATE.PIQ6"          parent="PINT5_PINSTATE" bit-position="6" bit-size="1" description="Pin Interrupt 6 State" />
   <register name="PINT5_PINSTATE.PIQ5"          parent="PINT5_PINSTATE" bit-position="5" bit-size="1" description="Pin Interrupt 5 State" />
   <register name="PINT5_PINSTATE.PIQ4"          parent="PINT5_PINSTATE" bit-position="4" bit-size="1" description="Pin Interrupt 4 State" />
   <register name="PINT5_PINSTATE.PIQ3"          parent="PINT5_PINSTATE" bit-position="3" bit-size="1" description="Pin Interrupt 3 State" />
   <register name="PINT5_PINSTATE.PIQ2"          parent="PINT5_PINSTATE" bit-position="2" bit-size="1" description="Pin Interrupt 2 State" />
   <register name="PINT5_PINSTATE.PIQ1"          parent="PINT5_PINSTATE" bit-position="1" bit-size="1" description="Pin Interrupt 1 State" />
   <register name="PINT5_PINSTATE.PIQ0"          parent="PINT5_PINSTATE" bit-position="0" bit-size="1" description="Pin Interrupt 0 State" />
<register name="PINT5_LATCH"                     read-address="0xFFC04524" write-address="0xFFC04524" bit-size="32" type="IO" mask="FFFFFFFF" group="PINT5" description="PINT5 Pint Latch Register" />
   <register name="PINT5_LATCH.PIQ31"            parent="PINT5_LATCH" bit-position="31" bit-size="1" description="Pin Interrupt 31 Latch" />
   <register name="PINT5_LATCH.PIQ30"            parent="PINT5_LATCH" bit-position="30" bit-size="1" description="Pin Interrupt 30 Latch" />
   <register name="PINT5_LATCH.PIQ29"            parent="PINT5_LATCH" bit-position="29" bit-size="1" description="Pin Interrupt 29 Latch" />
   <register name="PINT5_LATCH.PIQ28"            parent="PINT5_LATCH" bit-position="28" bit-size="1" description="Pin Interrupt 28 Latch" />
   <register name="PINT5_LATCH.PIQ27"            parent="PINT5_LATCH" bit-position="27" bit-size="1" description="Pin Interrupt 27 Latch" />
   <register name="PINT5_LATCH.PIQ26"            parent="PINT5_LATCH" bit-position="26" bit-size="1" description="Pin Interrupt 26 Latch" />
   <register name="PINT5_LATCH.PIQ25"            parent="PINT5_LATCH" bit-position="25" bit-size="1" description="Pin Interrupt 25 Latch" />
   <register name="PINT5_LATCH.PIQ24"            parent="PINT5_LATCH" bit-position="24" bit-size="1" description="Pin Interrupt 24 Latch" />
   <register name="PINT5_LATCH.PIQ23"            parent="PINT5_LATCH" bit-position="23" bit-size="1" description="Pin Interrupt 23 Latch" />
   <register name="PINT5_LATCH.PIQ22"            parent="PINT5_LATCH" bit-position="22" bit-size="1" description="Pin Interrupt 22 Latch" />
   <register name="PINT5_LATCH.PIQ21"            parent="PINT5_LATCH" bit-position="21" bit-size="1" description="Pin Interrupt 21 Latch" />
   <register name="PINT5_LATCH.PIQ20"            parent="PINT5_LATCH" bit-position="20" bit-size="1" description="Pin Interrupt 20 Latch" />
   <register name="PINT5_LATCH.PIQ19"            parent="PINT5_LATCH" bit-position="19" bit-size="1" description="Pin Interrupt 19 Latch" />
   <register name="PINT5_LATCH.PIQ18"            parent="PINT5_LATCH" bit-position="18" bit-size="1" description="Pin Interrupt 18 Latch" />
   <register name="PINT5_LATCH.PIQ17"            parent="PINT5_LATCH" bit-position="17" bit-size="1" description="Pin Interrupt 17 Latch" />
   <register name="PINT5_LATCH.PIQ16"            parent="PINT5_LATCH" bit-position="16" bit-size="1" description="Pin Interrupt 16 Latch" />
   <register name="PINT5_LATCH.PIQ15"            parent="PINT5_LATCH" bit-position="15" bit-size="1" description="Pin Interrupt 15 Latch" />
   <register name="PINT5_LATCH.PIQ14"            parent="PINT5_LATCH" bit-position="14" bit-size="1" description="Pin Interrupt 14 Latch" />
   <register name="PINT5_LATCH.PIQ13"            parent="PINT5_LATCH" bit-position="13" bit-size="1" description="Pin Interrupt 13 Latch" />
   <register name="PINT5_LATCH.PIQ12"            parent="PINT5_LATCH" bit-position="12" bit-size="1" description="Pin Interrupt 12 Latch" />
   <register name="PINT5_LATCH.PIQ11"            parent="PINT5_LATCH" bit-position="11" bit-size="1" description="Pin Interrupt 11 Latch" />
   <register name="PINT5_LATCH.PIQ10"            parent="PINT5_LATCH" bit-position="10" bit-size="1" description="Pin Interrupt 10 Latch" />
   <register name="PINT5_LATCH.PIQ9"             parent="PINT5_LATCH" bit-position="9" bit-size="1" description="Pin Interrupt 9 Latch" />
   <register name="PINT5_LATCH.PIQ8"             parent="PINT5_LATCH" bit-position="8" bit-size="1" description="Pin Interrupt 8 Latch" />
   <register name="PINT5_LATCH.PIQ7"             parent="PINT5_LATCH" bit-position="7" bit-size="1" description="Pin Interrupt 7 Latch" />
   <register name="PINT5_LATCH.PIQ6"             parent="PINT5_LATCH" bit-position="6" bit-size="1" description="Pin Interrupt 6 Latch" />
   <register name="PINT5_LATCH.PIQ5"             parent="PINT5_LATCH" bit-position="5" bit-size="1" description="Pin Interrupt 5 Latch" />
   <register name="PINT5_LATCH.PIQ4"             parent="PINT5_LATCH" bit-position="4" bit-size="1" description="Pin Interrupt 4 Latch" />
   <register name="PINT5_LATCH.PIQ3"             parent="PINT5_LATCH" bit-position="3" bit-size="1" description="Pin Interrupt 3 Latch" />
   <register name="PINT5_LATCH.PIQ2"             parent="PINT5_LATCH" bit-position="2" bit-size="1" description="Pin Interrupt 2 Latch" />
   <register name="PINT5_LATCH.PIQ1"             parent="PINT5_LATCH" bit-position="1" bit-size="1" description="Pin Interrupt 1 Latch" />
   <register name="PINT5_LATCH.PIQ0"             parent="PINT5_LATCH" bit-position="0" bit-size="1" description="Pin Interrupt 0 Latch" />

<!-- ********************************** -->
<!-- ***  Static Memory Controller  *** -->
<!-- ********************************** -->


<!-- ************** -->
<!-- ***  SMC0  *** -->
<!-- ************** -->

<register name="SMC0_GCTL"                       read-address="0xFFC16004" write-address="0xFFC16004" bit-size="32" type="IO" mask="FFFFFFFF" group="SMC0" description="SMC0 Grant Control Register" />
   <register name="SMC0_GCTL.BGDIS"              parent="SMC0_GCTL" bit-position="4" bit-size="1" description="Bus Grant Disable" />
<register name="SMC0_GSTAT"                      read-address="0xFFC16008" write-address="0xFFC16008" bit-size="32" type="IO" mask="FFFFFFFF" group="SMC0" description="SMC0 Grant Status Register" />
   <register name="SMC0_GSTAT.BGHSTAT"           parent="SMC0_GSTAT" bit-position="2" bit-size="1" description="Bus Grant Hold Status" />
   <register name="SMC0_GSTAT.BRQSTAT"           parent="SMC0_GSTAT" bit-position="1" bit-size="1" description="Bus Request Status" />
   <register name="SMC0_GSTAT.BGSTAT"            parent="SMC0_GSTAT" bit-position="0" bit-size="1" description="Bus Grant Status" />
<register name="SMC0_B0CTL"                      read-address="0xFFC1600C" write-address="0xFFC1600C" bit-size="32" type="IO" mask="FFFFFFFF" group="SMC0" description="SMC0 Bank 0 Control Register" />
   <register name="SMC0_B0CTL.BTYPE"             parent="SMC0_B0CTL" bit-position="26" bit-size="1" description="Burst Type for Flash" />
   <register name="SMC0_B0CTL.BCLK"              parent="SMC0_B0CTL" bit-position="24" bit-size="2" description="Burst Clock Frequency Divisor" />
   <register name="SMC0_B0CTL.PGSZ"              parent="SMC0_B0CTL" bit-position="20" bit-size="2" description="Flash Page Size" />
   <register name="SMC0_B0CTL.RDYABTEN"          parent="SMC0_B0CTL" bit-position="14" bit-size="1" description="ARDY Abort Enable" />
   <register name="SMC0_B0CTL.RDYPOL"            parent="SMC0_B0CTL" bit-position="13" bit-size="1" description="ARDY Polarity" />
   <register name="SMC0_B0CTL.RDYEN"             parent="SMC0_B0CTL" bit-position="12" bit-size="1" description="ARDY Enable" />
   <register name="SMC0_B0CTL.SELCTRL"           parent="SMC0_B0CTL" bit-position="8" bit-size="2" description="Select Control" />
   <register name="SMC0_B0CTL.MODE"              parent="SMC0_B0CTL" bit-position="4" bit-size="2" description="Memory Access Mode" />
   <register name="SMC0_B0CTL.EN"                parent="SMC0_B0CTL" bit-position="0" bit-size="1" description="Bank 0 Enable" />
<register name="SMC0_B0TIM"                      read-address="0xFFC16010" write-address="0xFFC16010" bit-size="32" type="IO" mask="FFFFFFFF" group="SMC0" description="SMC0 Bank 0 Timing Register" />
   <register name="SMC0_B0TIM.RAT"               parent="SMC0_B0TIM" bit-position="24" bit-size="6" description="Read Access Time" />
   <register name="SMC0_B0TIM.RHT"               parent="SMC0_B0TIM" bit-position="20" bit-size="3" description="Read Hold Time" />
   <register name="SMC0_B0TIM.RST"               parent="SMC0_B0TIM" bit-position="16" bit-size="3" description="Read Setup Time" />
   <register name="SMC0_B0TIM.WAT"               parent="SMC0_B0TIM" bit-position="8" bit-size="6" description="Write Access Time" />
   <register name="SMC0_B0TIM.WHT"               parent="SMC0_B0TIM" bit-position="4" bit-size="3" description="Write Hold Time" />
   <register name="SMC0_B0TIM.WST"               parent="SMC0_B0TIM" bit-position="0" bit-size="3" description="Write Setup Time" />
<register name="SMC0_B0ETIM"                     read-address="0xFFC16014" write-address="0xFFC16014" bit-size="32" type="IO" mask="FFFFFFFF" group="SMC0" description="SMC0 Bank 0 Extended Timing Register" />
   <register name="SMC0_B0ETIM.PGWS"             parent="SMC0_B0ETIM" bit-position="16" bit-size="4" description="Page Wait States" />
   <register name="SMC0_B0ETIM.IT"               parent="SMC0_B0ETIM" bit-position="12" bit-size="3" description="Idle Time" />
   <register name="SMC0_B0ETIM.TT"               parent="SMC0_B0ETIM" bit-position="8" bit-size="3" description="Transition Time" />
   <register name="SMC0_B0ETIM.PREAT"            parent="SMC0_B0ETIM" bit-position="4" bit-size="2" description="Pre Access Time" />
   <register name="SMC0_B0ETIM.PREST"            parent="SMC0_B0ETIM" bit-position="0" bit-size="2" description="Pre Setup Time" />
<register name="SMC0_B1CTL"                      read-address="0xFFC1601C" write-address="0xFFC1601C" bit-size="32" type="IO" mask="FFFFFFFF" group="SMC0" description="SMC0 Bank 1 Control Register" />
   <register name="SMC0_B1CTL.BTYPE"             parent="SMC0_B1CTL" bit-position="26" bit-size="1" description="Burst Type for Flash" />
   <register name="SMC0_B1CTL.BCLK"              parent="SMC0_B1CTL" bit-position="24" bit-size="2" description="Burst Clock Frequency Divisor" />
   <register name="SMC0_B1CTL.PGSZ"              parent="SMC0_B1CTL" bit-position="20" bit-size="2" description="Flash Page Size" />
   <register name="SMC0_B1CTL.RDYABTEN"          parent="SMC0_B1CTL" bit-position="14" bit-size="1" description="ARDY Abort Enable" />
   <register name="SMC0_B1CTL.RDYPOL"            parent="SMC0_B1CTL" bit-position="13" bit-size="1" description="ARDY Polarity" />
   <register name="SMC0_B1CTL.RDYEN"             parent="SMC0_B1CTL" bit-position="12" bit-size="1" description="ARDY Enable" />
   <register name="SMC0_B1CTL.SELCTRL"           parent="SMC0_B1CTL" bit-position="8" bit-size="2" description="Select Control" />
   <register name="SMC0_B1CTL.MODE"              parent="SMC0_B1CTL" bit-position="4" bit-size="2" description="Memory Access Mode" />
   <register name="SMC0_B1CTL.EN"                parent="SMC0_B1CTL" bit-position="0" bit-size="1" description="Bank 1 Enable" />
<register name="SMC0_B1TIM"                      read-address="0xFFC16020" write-address="0xFFC16020" bit-size="32" type="IO" mask="FFFFFFFF" group="SMC0" description="SMC0 Bank 1 Timing Register" />
   <register name="SMC0_B1TIM.RAT"               parent="SMC0_B1TIM" bit-position="24" bit-size="6" description="Read Access Time" />
   <register name="SMC0_B1TIM.RHT"               parent="SMC0_B1TIM" bit-position="20" bit-size="3" description="Read Hold Time" />
   <register name="SMC0_B1TIM.RST"               parent="SMC0_B1TIM" bit-position="16" bit-size="3" description="Read Setup Time" />
   <register name="SMC0_B1TIM.WAT"               parent="SMC0_B1TIM" bit-position="8" bit-size="6" description="Write Access Time" />
   <register name="SMC0_B1TIM.WHT"               parent="SMC0_B1TIM" bit-position="4" bit-size="3" description="Write Hold Time" />
   <register name="SMC0_B1TIM.WST"               parent="SMC0_B1TIM" bit-position="0" bit-size="3" description="Write Setup Time" />
<register name="SMC0_B1ETIM"                     read-address="0xFFC16024" write-address="0xFFC16024" bit-size="32" type="IO" mask="FFFFFFFF" group="SMC0" description="SMC0 Bank 1 Extended Timing Register" />
   <register name="SMC0_B1ETIM.PGWS"             parent="SMC0_B1ETIM" bit-position="16" bit-size="4" description="Page Wait States" />
   <register name="SMC0_B1ETIM.IT"               parent="SMC0_B1ETIM" bit-position="12" bit-size="3" description="Idle Time" />
   <register name="SMC0_B1ETIM.TT"               parent="SMC0_B1ETIM" bit-position="8" bit-size="3" description="Transition Time" />
   <register name="SMC0_B1ETIM.PREAT"            parent="SMC0_B1ETIM" bit-position="4" bit-size="2" description="Pre Access Time" />
   <register name="SMC0_B1ETIM.PREST"            parent="SMC0_B1ETIM" bit-position="0" bit-size="2" description="Pre Setup Time" />
<register name="SMC0_B2CTL"                      read-address="0xFFC1602C" write-address="0xFFC1602C" bit-size="32" type="IO" mask="FFFFFFFF" group="SMC0" description="SMC0 Bank 2 Control Register" />
   <register name="SMC0_B2CTL.BTYPE"             parent="SMC0_B2CTL" bit-position="26" bit-size="1" description="Burst Type for Flash" />
   <register name="SMC0_B2CTL.BCLK"              parent="SMC0_B2CTL" bit-position="24" bit-size="2" description="Burst Clock Frequency Divisor" />
   <register name="SMC0_B2CTL.PGSZ"              parent="SMC0_B2CTL" bit-position="20" bit-size="2" description="Flash Page Size" />
   <register name="SMC0_B2CTL.RDYABTEN"          parent="SMC0_B2CTL" bit-position="14" bit-size="1" description="ARDY Abort Enable" />
   <register name="SMC0_B2CTL.RDYPOL"            parent="SMC0_B2CTL" bit-position="13" bit-size="1" description="ARDY Polarity" />
   <register name="SMC0_B2CTL.RDYEN"             parent="SMC0_B2CTL" bit-position="12" bit-size="1" description="ARDY Enable" />
   <register name="SMC0_B2CTL.SELCTRL"           parent="SMC0_B2CTL" bit-position="8" bit-size="2" description="Select Control" />
   <register name="SMC0_B2CTL.MODE"              parent="SMC0_B2CTL" bit-position="4" bit-size="2" description="Memory Access Mode" />
   <register name="SMC0_B2CTL.EN"                parent="SMC0_B2CTL" bit-position="0" bit-size="1" description="Bank 2 Enable" />
<register name="SMC0_B2TIM"                      read-address="0xFFC16030" write-address="0xFFC16030" bit-size="32" type="IO" mask="FFFFFFFF" group="SMC0" description="SMC0 Bank 2 Timing Register" />
   <register name="SMC0_B2TIM.RAT"               parent="SMC0_B2TIM" bit-position="24" bit-size="6" description="Read Access Time" />
   <register name="SMC0_B2TIM.RHT"               parent="SMC0_B2TIM" bit-position="20" bit-size="3" description="Read Hold Time" />
   <register name="SMC0_B2TIM.RST"               parent="SMC0_B2TIM" bit-position="16" bit-size="3" description="Read Setup Time" />
   <register name="SMC0_B2TIM.WAT"               parent="SMC0_B2TIM" bit-position="8" bit-size="6" description="Write Access Time" />
   <register name="SMC0_B2TIM.WHT"               parent="SMC0_B2TIM" bit-position="4" bit-size="3" description="Write Hold Time" />
   <register name="SMC0_B2TIM.WST"               parent="SMC0_B2TIM" bit-position="0" bit-size="3" description="Write Setup Time" />
<register name="SMC0_B2ETIM"                     read-address="0xFFC16034" write-address="0xFFC16034" bit-size="32" type="IO" mask="FFFFFFFF" group="SMC0" description="SMC0 Bank 2 Extended Timing Register" />
   <register name="SMC0_B2ETIM.PGWS"             parent="SMC0_B2ETIM" bit-position="16" bit-size="4" description="Page Wait States" />
   <register name="SMC0_B2ETIM.IT"               parent="SMC0_B2ETIM" bit-position="12" bit-size="3" description="Idle Time" />
   <register name="SMC0_B2ETIM.TT"               parent="SMC0_B2ETIM" bit-position="8" bit-size="3" description="Transition Time" />
   <register name="SMC0_B2ETIM.PREAT"            parent="SMC0_B2ETIM" bit-position="4" bit-size="2" description="Pre Access Time" />
   <register name="SMC0_B2ETIM.PREST"            parent="SMC0_B2ETIM" bit-position="0" bit-size="2" description="Pre Setup Time" />
<register name="SMC0_B3CTL"                      read-address="0xFFC1603C" write-address="0xFFC1603C" bit-size="32" type="IO" mask="FFFFFFFF" group="SMC0" description="SMC0 Bank 3 Control Register" />
   <register name="SMC0_B3CTL.BTYPE"             parent="SMC0_B3CTL" bit-position="26" bit-size="1" description="Burst Type for Flash" />
   <register name="SMC0_B3CTL.BCLK"              parent="SMC0_B3CTL" bit-position="24" bit-size="2" description="Burst Clock Frequency Divisor" />
   <register name="SMC0_B3CTL.PGSZ"              parent="SMC0_B3CTL" bit-position="20" bit-size="2" description="Flash Page Size" />
   <register name="SMC0_B3CTL.RDYABTEN"          parent="SMC0_B3CTL" bit-position="14" bit-size="1" description="ARDY Abort Enable" />
   <register name="SMC0_B3CTL.RDYPOL"            parent="SMC0_B3CTL" bit-position="13" bit-size="1" description="ARDY Polarity" />
   <register name="SMC0_B3CTL.RDYEN"             parent="SMC0_B3CTL" bit-position="12" bit-size="1" description="ARDY Enable" />
   <register name="SMC0_B3CTL.SELCTRL"           parent="SMC0_B3CTL" bit-position="8" bit-size="2" description="Select Control" />
   <register name="SMC0_B3CTL.MODE"              parent="SMC0_B3CTL" bit-position="4" bit-size="2" description="Memory Access Mode" />
   <register name="SMC0_B3CTL.EN"                parent="SMC0_B3CTL" bit-position="0" bit-size="1" description="Bank 3 Enable" />
<register name="SMC0_B3TIM"                      read-address="0xFFC16040" write-address="0xFFC16040" bit-size="32" type="IO" mask="FFFFFFFF" group="SMC0" description="SMC0 Bank 3 Timing Register" />
   <register name="SMC0_B3TIM.RAT"               parent="SMC0_B3TIM" bit-position="24" bit-size="6" description="Read Access Time" />
   <register name="SMC0_B3TIM.RHT"               parent="SMC0_B3TIM" bit-position="20" bit-size="3" description="Read Hold Time" />
   <register name="SMC0_B3TIM.RST"               parent="SMC0_B3TIM" bit-position="16" bit-size="3" description="Read Setup Time" />
   <register name="SMC0_B3TIM.WAT"               parent="SMC0_B3TIM" bit-position="8" bit-size="6" description="Write Access Time" />
   <register name="SMC0_B3TIM.WHT"               parent="SMC0_B3TIM" bit-position="4" bit-size="3" description="Write Hold Time" />
   <register name="SMC0_B3TIM.WST"               parent="SMC0_B3TIM" bit-position="0" bit-size="3" description="Write Setup Time" />
<register name="SMC0_B3ETIM"                     read-address="0xFFC16044" write-address="0xFFC16044" bit-size="32" type="IO" mask="FFFFFFFF" group="SMC0" description="SMC0 Bank 3 Extended Timing Register" />
   <register name="SMC0_B3ETIM.PGWS"             parent="SMC0_B3ETIM" bit-position="16" bit-size="4" description="Page Wait States" />
   <register name="SMC0_B3ETIM.IT"               parent="SMC0_B3ETIM" bit-position="12" bit-size="3" description="Idle Time" />
   <register name="SMC0_B3ETIM.TT"               parent="SMC0_B3ETIM" bit-position="8" bit-size="3" description="Transition Time" />
   <register name="SMC0_B3ETIM.PREAT"            parent="SMC0_B3ETIM" bit-position="4" bit-size="2" description="Pre Access Time" />
   <register name="SMC0_B3ETIM.PREST"            parent="SMC0_B3ETIM" bit-position="0" bit-size="2" description="Pre Setup Time" />

<!-- ****************************** -->
<!-- ***  Watch Dog Timer Unit  *** -->
<!-- ****************************** -->


<!-- *************** -->
<!-- ***  WDOG0  *** -->
<!-- *************** -->

<register name="WDOG0_CTL"                       read-address="0xFFC17000" write-address="0xFFC17000" bit-size="32" type="IO" mask="FFFFFFFF" group="WDOG0" description="WDOG0 Control Register" />
   <register name="WDOG0_CTL.WDRO"               parent="WDOG0_CTL" bit-position="15" bit-size="1" description="Watch Dog Rollover" />
   <register name="WDOG0_CTL.WDEN"               parent="WDOG0_CTL" bit-position="4" bit-size="8" description="Watch Dog Enable" />
<register name="WDOG0_CNT"                       read-address="0xFFC17004" write-address="0xFFC17004" bit-size="32" type="IO" mask="FFFFFFFF" group="WDOG0" description="WDOG0 Count Register" />
<register name="WDOG0_STAT"                      read-address="0xFFC17008" write-address="0xFFC17008" bit-size="32" type="IO" mask="FFFFFFFF" group="WDOG0" description="WDOG0 Watchdog Timer Status Register" />

<!-- *************** -->
<!-- ***  WDOG1  *** -->
<!-- *************** -->

<register name="WDOG1_CTL"                       read-address="0xFFC17800" write-address="0xFFC17800" bit-size="32" type="IO" mask="FFFFFFFF" group="WDOG1" description="WDOG1 Control Register" />
   <register name="WDOG1_CTL.WDRO"               parent="WDOG1_CTL" bit-position="15" bit-size="1" description="Watch Dog Rollover" />
   <register name="WDOG1_CTL.WDEN"               parent="WDOG1_CTL" bit-position="4" bit-size="8" description="Watch Dog Enable" />
<register name="WDOG1_CNT"                       read-address="0xFFC17804" write-address="0xFFC17804" bit-size="32" type="IO" mask="FFFFFFFF" group="WDOG1" description="WDOG1 Count Register" />
<register name="WDOG1_STAT"                      read-address="0xFFC17808" write-address="0xFFC17808" bit-size="32" type="IO" mask="FFFFFFFF" group="WDOG1" description="WDOG1 Watchdog Timer Status Register" />

<!-- ************** -->
<!-- ***  EPPI  *** -->
<!-- ************** -->


<!-- *************** -->
<!-- ***  EPPI0  *** -->
<!-- *************** -->

<register name="EPPI0_STAT"                      read-address="0xFFC18000" write-address="0xFFC18000" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI0" description="EPPI0 Status Register" />
   <register name="EPPI0_STAT.FLD"               parent="EPPI0_STAT" bit-position="15" bit-size="1" description="Current Field Received by EPPI" />
   <register name="EPPI0_STAT.ERRDET"            parent="EPPI0_STAT" bit-position="14" bit-size="1" description="Preamble Error Detected" />
   <register name="EPPI0_STAT.PXPERR"            parent="EPPI0_STAT" bit-position="7" bit-size="1" description="PxP Ready Error" />
   <register name="EPPI0_STAT.ERRNCOR"           parent="EPPI0_STAT" bit-position="6" bit-size="1" description="Preamble Error Not Corrected" />
   <register name="EPPI0_STAT.FTERRUNDR"         parent="EPPI0_STAT" bit-position="5" bit-size="1" description="Frame Track Underflow" />
   <register name="EPPI0_STAT.FTERROVR"          parent="EPPI0_STAT" bit-position="4" bit-size="1" description="Frame Track Overflow" />
   <register name="EPPI0_STAT.LTERRUNDR"         parent="EPPI0_STAT" bit-position="3" bit-size="1" description="Line Track Underflow" />
   <register name="EPPI0_STAT.LTERROVR"          parent="EPPI0_STAT" bit-position="2" bit-size="1" description="Line Track Overflow" />
   <register name="EPPI0_STAT.YFIFOERR"          parent="EPPI0_STAT" bit-position="1" bit-size="1" description="Luma FIFO Error" />
   <register name="EPPI0_STAT.CFIFOERR"          parent="EPPI0_STAT" bit-position="0" bit-size="1" description="Chroma FIFO Error" />
<register name="EPPI0_HCNT"                      read-address="0xFFC18004" write-address="0xFFC18004" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI0" description="EPPI0 Horizontal Transfer Count Register" />
   <register name="EPPI0_HCNT.VALUE"             parent="EPPI0_HCNT" bit-position="0" bit-size="16" description="Horizontal Transfer Count" />
<register name="EPPI0_HDLY"                      read-address="0xFFC18008" write-address="0xFFC18008" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI0" description="EPPI0 Horizontal Delay Count Register" />
   <register name="EPPI0_HDLY.VALUE"             parent="EPPI0_HDLY" bit-position="0" bit-size="16" description="Horizontal Delay Count" />
<register name="EPPI0_VCNT"                      read-address="0xFFC1800C" write-address="0xFFC1800C" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI0" description="EPPI0 Vertical Transfer Count Register" />
   <register name="EPPI0_VCNT.VALUE"             parent="EPPI0_VCNT" bit-position="0" bit-size="16" description="Vertical Transfer Count" />
<register name="EPPI0_VDLY"                      read-address="0xFFC18010" write-address="0xFFC18010" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI0" description="EPPI0 Vertical Delay Count Register" />
   <register name="EPPI0_VDLY.VALUE"             parent="EPPI0_VDLY" bit-position="0" bit-size="16" description="Vertical Delay Count" />
<register name="EPPI0_FRAME"                     read-address="0xFFC18014" write-address="0xFFC18014" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI0" description="EPPI0 Lines Per Frame Register" />
   <register name="EPPI0_FRAME.VALUE"            parent="EPPI0_FRAME" bit-position="0" bit-size="16" description="Lines Per Frame" />
<register name="EPPI0_LINE"                      read-address="0xFFC18018" write-address="0xFFC18018" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI0" description="EPPI0 Samples Per Line Register" />
   <register name="EPPI0_LINE.VALUE"             parent="EPPI0_LINE" bit-position="0" bit-size="16" description="Samples Per Line" />
<register name="EPPI0_CLKDIV"                    read-address="0xFFC1801C" write-address="0xFFC1801C" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI0" description="EPPI0 Clock Divide Register" />
   <register name="EPPI0_CLKDIV.VALUE"           parent="EPPI0_CLKDIV" bit-position="0" bit-size="16" description="Internal Clock Divider" />
<register name="EPPI0_CTL"                       read-address="0xFFC18020" write-address="0xFFC18020" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI0" description="EPPI0 Control Register" />
   <register name="EPPI0_CTL.CLKGATEN"           parent="EPPI0_CTL" bit-position="31" bit-size="1" description="Clock Gating Enable" />
   <register name="EPPI0_CTL.MUXSEL"             parent="EPPI0_CTL" bit-position="30" bit-size="1" description="MUX Select" />
   <register name="EPPI0_CTL.DMAFINEN"           parent="EPPI0_CTL" bit-position="29" bit-size="1" description="DMA Finish Enable" />
   <register name="EPPI0_CTL.DMACFG"             parent="EPPI0_CTL" bit-position="28" bit-size="1" description="One or Two DMA Channels Mode" />
   <register name="EPPI0_CTL.RGBFMTEN"           parent="EPPI0_CTL" bit-position="27" bit-size="1" description="RGB Formatting Enable" />
   <register name="EPPI0_CTL.SPLTWRD"            parent="EPPI0_CTL" bit-position="26" bit-size="1" description="Split Word" />
   <register name="EPPI0_CTL.SUBSPLTODD"         parent="EPPI0_CTL" bit-position="25" bit-size="1" description="Sub-Split Odd Samples" />
   <register name="EPPI0_CTL.SPLTEO"             parent="EPPI0_CTL" bit-position="24" bit-size="1" description="Split Even and Odd Data Samples" />
   <register name="EPPI0_CTL.SWAPEN"             parent="EPPI0_CTL" bit-position="23" bit-size="1" description="Swap Enable" />
   <register name="EPPI0_CTL.PACKEN"             parent="EPPI0_CTL" bit-position="22" bit-size="1" description="Pack/Unpack Enable" />
   <register name="EPPI0_CTL.SKIPEO"             parent="EPPI0_CTL" bit-position="21" bit-size="1" description="Skip Even or Odd" />
   <register name="EPPI0_CTL.SKIPEN"             parent="EPPI0_CTL" bit-position="20" bit-size="1" description="Skip Enable" />
   <register name="EPPI0_CTL.DMIRR"              parent="EPPI0_CTL" bit-position="19" bit-size="1" description="Data Mirroring" />
   <register name="EPPI0_CTL.DLEN"               parent="EPPI0_CTL" bit-position="16" bit-size="3" description="Data Length" />
   <register name="EPPI0_CTL.POLS"               parent="EPPI0_CTL" bit-position="14" bit-size="2" description="Frame Sync Polarity" />
   <register name="EPPI0_CTL.POLC"               parent="EPPI0_CTL" bit-position="12" bit-size="2" description="Clock Polarity" />
   <register name="EPPI0_CTL.SIGNEXT"            parent="EPPI0_CTL" bit-position="11" bit-size="1" description="Sign Extension" />
   <register name="EPPI0_CTL.IFSGEN"             parent="EPPI0_CTL" bit-position="10" bit-size="1" description="Internal Frame Sync Generation" />
   <register name="EPPI0_CTL.ICLKGEN"            parent="EPPI0_CTL" bit-position="9" bit-size="1" description="Internal Clock Generation" />
   <register name="EPPI0_CTL.BLANKGEN"           parent="EPPI0_CTL" bit-position="8" bit-size="1" description="king Generation (ITU Output Mode)" />
   <register name="EPPI0_CTL.ITUTYPE"            parent="EPPI0_CTL" bit-position="7" bit-size="1" description="ITU Interlace or Progressive" />
   <register name="EPPI0_CTL.FLDSEL"             parent="EPPI0_CTL" bit-position="6" bit-size="1" description="Field Select/Trigger" />
   <register name="EPPI0_CTL.FSCFG"              parent="EPPI0_CTL" bit-position="4" bit-size="2" description="Frame Sync Configuration" />
   <register name="EPPI0_CTL.XFRTYPE"            parent="EPPI0_CTL" bit-position="2" bit-size="2" description="Transfer Type ( Operating Mode)" />
   <register name="EPPI0_CTL.DIR"                parent="EPPI0_CTL" bit-position="1" bit-size="1" description="PPI Direction" />
   <register name="EPPI0_CTL.EN"                 parent="EPPI0_CTL" bit-position="0" bit-size="1" description="PPI Enable" />
<register name="EPPI0_FS1_WLHB"                  read-address="0xFFC18024" write-address="0xFFC18024" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI0" description="EPPI0 FS1 Width Register / EPPI Horizontal Blanking Samples Per Line Register" />
<register name="EPPI0_FS1_PASPL"                 read-address="0xFFC18028" write-address="0xFFC18028" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI0" description="EPPI0 FS1 Period Register / EPPI Active Samples Per Line Register" />
<register name="EPPI0_FS2_WLVB"                  read-address="0xFFC1802C" write-address="0xFFC1802C" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI0" description="EPPI0 FS2 Width Register / EPPI Lines Of Vertical Blanking Register" />
   <register name="EPPI0_FS2_WLVB.F2VBAD"        parent="EPPI0_FS2_WLVB" bit-position="24" bit-size="8" description="Field 2 Vertical Blanking After Data" />
   <register name="EPPI0_FS2_WLVB.F2VBBD"        parent="EPPI0_FS2_WLVB" bit-position="16" bit-size="8" description="Field 2 Vertical Blanking Before Data" />
   <register name="EPPI0_FS2_WLVB.F1VBAD"        parent="EPPI0_FS2_WLVB" bit-position="8" bit-size="8" description="Field 1 Vertical Blanking After Data" />
   <register name="EPPI0_FS2_WLVB.F1VBBD"        parent="EPPI0_FS2_WLVB" bit-position="0" bit-size="8" description="Field 1 Vertical Blanking Before Data" />
<register name="EPPI0_FS2_PALPF"                 read-address="0xFFC18030" write-address="0xFFC18030" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI0" description="EPPI0 FS2 Period Register / EPPI Active Lines Per Field Register" />
   <register name="EPPI0_FS2_PALPF.F2ACT"        parent="EPPI0_FS2_PALPF" bit-position="16" bit-size="16" description="Field 2 Active" />
   <register name="EPPI0_FS2_PALPF.F1ACT"        parent="EPPI0_FS2_PALPF" bit-position="0" bit-size="16" description="Field 1 Active" />
<register name="EPPI0_IMSK"                      read-address="0xFFC18034" write-address="0xFFC18034" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI0" description="EPPI0 Interrupt Mask Register" />
   <register name="EPPI0_IMSK.PXPERR"            parent="EPPI0_IMSK" bit-position="7" bit-size="1" description="PxP Ready Error Interrupt Mask" />
   <register name="EPPI0_IMSK.ERRNCOR"           parent="EPPI0_IMSK" bit-position="6" bit-size="1" description="ITU Preamble Error Not Corrected Interrupt Mask" />
   <register name="EPPI0_IMSK.FTERRUNDR"         parent="EPPI0_IMSK" bit-position="5" bit-size="1" description="Frame Track Underflow Error Interrupt Mask" />
   <register name="EPPI0_IMSK.FTERROVR"          parent="EPPI0_IMSK" bit-position="4" bit-size="1" description="Frame Track Overflow Error Interrupt Mask" />
   <register name="EPPI0_IMSK.LTERRUNDR"         parent="EPPI0_IMSK" bit-position="3" bit-size="1" description="Line Track Underflow Error Interrupt Mask" />
   <register name="EPPI0_IMSK.LTERROVR"          parent="EPPI0_IMSK" bit-position="2" bit-size="1" description="Line Track Overflow Error Interrupt Mask" />
   <register name="EPPI0_IMSK.YFIFOERR"          parent="EPPI0_IMSK" bit-position="1" bit-size="1" description="YFIFO Underflow or Overflow Error Interrupt Mask" />
   <register name="EPPI0_IMSK.CFIFOERR"          parent="EPPI0_IMSK" bit-position="0" bit-size="1" description="CFIFO Underflow or Overflow Error Interrupt Mask" />
<register name="EPPI0_ODDCLIP"                   read-address="0xFFC1803C" write-address="0xFFC1803C" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI0" description="EPPI0 Clipping Register for ODD (Chroma) Data" />
   <register name="EPPI0_ODDCLIP.HIGHODD"        parent="EPPI0_ODDCLIP" bit-position="16" bit-size="16" description="High Odd Clipping Threshold (Chroma Data)" />
   <register name="EPPI0_ODDCLIP.LOWODD"         parent="EPPI0_ODDCLIP" bit-position="0" bit-size="16" description="Low Odd Clipping Threshold (Chroma Data)" />
<register name="EPPI0_EVENCLIP"                  read-address="0xFFC18040" write-address="0xFFC18040" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI0" description="EPPI0 Clipping Register for EVEN (Luma) Data" />
   <register name="EPPI0_EVENCLIP.HIGHEVEN"      parent="EPPI0_EVENCLIP" bit-position="16" bit-size="16" description="High Even Clipping Threshold (Luma Data)" />
   <register name="EPPI0_EVENCLIP.LOWEVEN"       parent="EPPI0_EVENCLIP" bit-position="0" bit-size="16" description="Low Even Clipping Threshold (Luma Data)" />
<register name="EPPI0_FS1_DLY"                   read-address="0xFFC18044" write-address="0xFFC18044" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI0" description="EPPI0 Frame Sync 1 Delay Value" />
<register name="EPPI0_FS2_DLY"                   read-address="0xFFC18048" write-address="0xFFC18048" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI0" description="EPPI0 Frame Sync 2 Delay Value" />
<register name="EPPI0_CTL2"                      read-address="0xFFC1804C" write-address="0xFFC1804C" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI0" description="EPPI0 Control Register 2" />
   <register name="EPPI0_CTL2.FS1FINEN"          parent="EPPI0_CTL2" bit-position="1" bit-size="1" description="HSYNC Finish Enable" />

<!-- *************** -->
<!-- ***  EPPI1  *** -->
<!-- *************** -->

<register name="EPPI1_STAT"                      read-address="0xFFC18400" write-address="0xFFC18400" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI1" description="EPPI1 Status Register" />
   <register name="EPPI1_STAT.FLD"               parent="EPPI1_STAT" bit-position="15" bit-size="1" description="Current Field Received by EPPI" />
   <register name="EPPI1_STAT.ERRDET"            parent="EPPI1_STAT" bit-position="14" bit-size="1" description="Preamble Error Detected" />
   <register name="EPPI1_STAT.PXPERR"            parent="EPPI1_STAT" bit-position="7" bit-size="1" description="PxP Ready Error" />
   <register name="EPPI1_STAT.ERRNCOR"           parent="EPPI1_STAT" bit-position="6" bit-size="1" description="Preamble Error Not Corrected" />
   <register name="EPPI1_STAT.FTERRUNDR"         parent="EPPI1_STAT" bit-position="5" bit-size="1" description="Frame Track Underflow" />
   <register name="EPPI1_STAT.FTERROVR"          parent="EPPI1_STAT" bit-position="4" bit-size="1" description="Frame Track Overflow" />
   <register name="EPPI1_STAT.LTERRUNDR"         parent="EPPI1_STAT" bit-position="3" bit-size="1" description="Line Track Underflow" />
   <register name="EPPI1_STAT.LTERROVR"          parent="EPPI1_STAT" bit-position="2" bit-size="1" description="Line Track Overflow" />
   <register name="EPPI1_STAT.YFIFOERR"          parent="EPPI1_STAT" bit-position="1" bit-size="1" description="Luma FIFO Error" />
   <register name="EPPI1_STAT.CFIFOERR"          parent="EPPI1_STAT" bit-position="0" bit-size="1" description="Chroma FIFO Error" />
<register name="EPPI1_HCNT"                      read-address="0xFFC18404" write-address="0xFFC18404" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI1" description="EPPI1 Horizontal Transfer Count Register" />
   <register name="EPPI1_HCNT.VALUE"             parent="EPPI1_HCNT" bit-position="0" bit-size="16" description="Horizontal Transfer Count" />
<register name="EPPI1_HDLY"                      read-address="0xFFC18408" write-address="0xFFC18408" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI1" description="EPPI1 Horizontal Delay Count Register" />
   <register name="EPPI1_HDLY.VALUE"             parent="EPPI1_HDLY" bit-position="0" bit-size="16" description="Horizontal Delay Count" />
<register name="EPPI1_VCNT"                      read-address="0xFFC1840C" write-address="0xFFC1840C" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI1" description="EPPI1 Vertical Transfer Count Register" />
   <register name="EPPI1_VCNT.VALUE"             parent="EPPI1_VCNT" bit-position="0" bit-size="16" description="Vertical Transfer Count" />
<register name="EPPI1_VDLY"                      read-address="0xFFC18410" write-address="0xFFC18410" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI1" description="EPPI1 Vertical Delay Count Register" />
   <register name="EPPI1_VDLY.VALUE"             parent="EPPI1_VDLY" bit-position="0" bit-size="16" description="Vertical Delay Count" />
<register name="EPPI1_FRAME"                     read-address="0xFFC18414" write-address="0xFFC18414" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI1" description="EPPI1 Lines Per Frame Register" />
   <register name="EPPI1_FRAME.VALUE"            parent="EPPI1_FRAME" bit-position="0" bit-size="16" description="Lines Per Frame" />
<register name="EPPI1_LINE"                      read-address="0xFFC18418" write-address="0xFFC18418" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI1" description="EPPI1 Samples Per Line Register" />
   <register name="EPPI1_LINE.VALUE"             parent="EPPI1_LINE" bit-position="0" bit-size="16" description="Samples Per Line" />
<register name="EPPI1_CLKDIV"                    read-address="0xFFC1841C" write-address="0xFFC1841C" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI1" description="EPPI1 Clock Divide Register" />
   <register name="EPPI1_CLKDIV.VALUE"           parent="EPPI1_CLKDIV" bit-position="0" bit-size="16" description="Internal Clock Divider" />
<register name="EPPI1_CTL"                       read-address="0xFFC18420" write-address="0xFFC18420" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI1" description="EPPI1 Control Register" />
   <register name="EPPI1_CTL.CLKGATEN"           parent="EPPI1_CTL" bit-position="31" bit-size="1" description="Clock Gating Enable" />
   <register name="EPPI1_CTL.MUXSEL"             parent="EPPI1_CTL" bit-position="30" bit-size="1" description="MUX Select" />
   <register name="EPPI1_CTL.DMAFINEN"           parent="EPPI1_CTL" bit-position="29" bit-size="1" description="DMA Finish Enable" />
   <register name="EPPI1_CTL.DMACFG"             parent="EPPI1_CTL" bit-position="28" bit-size="1" description="One or Two DMA Channels Mode" />
   <register name="EPPI1_CTL.RGBFMTEN"           parent="EPPI1_CTL" bit-position="27" bit-size="1" description="RGB Formatting Enable" />
   <register name="EPPI1_CTL.SPLTWRD"            parent="EPPI1_CTL" bit-position="26" bit-size="1" description="Split Word" />
   <register name="EPPI1_CTL.SUBSPLTODD"         parent="EPPI1_CTL" bit-position="25" bit-size="1" description="Sub-Split Odd Samples" />
   <register name="EPPI1_CTL.SPLTEO"             parent="EPPI1_CTL" bit-position="24" bit-size="1" description="Split Even and Odd Data Samples" />
   <register name="EPPI1_CTL.SWAPEN"             parent="EPPI1_CTL" bit-position="23" bit-size="1" description="Swap Enable" />
   <register name="EPPI1_CTL.PACKEN"             parent="EPPI1_CTL" bit-position="22" bit-size="1" description="Pack/Unpack Enable" />
   <register name="EPPI1_CTL.SKIPEO"             parent="EPPI1_CTL" bit-position="21" bit-size="1" description="Skip Even or Odd" />
   <register name="EPPI1_CTL.SKIPEN"             parent="EPPI1_CTL" bit-position="20" bit-size="1" description="Skip Enable" />
   <register name="EPPI1_CTL.DMIRR"              parent="EPPI1_CTL" bit-position="19" bit-size="1" description="Data Mirroring" />
   <register name="EPPI1_CTL.DLEN"               parent="EPPI1_CTL" bit-position="16" bit-size="3" description="Data Length" />
   <register name="EPPI1_CTL.POLS"               parent="EPPI1_CTL" bit-position="14" bit-size="2" description="Frame Sync Polarity" />
   <register name="EPPI1_CTL.POLC"               parent="EPPI1_CTL" bit-position="12" bit-size="2" description="Clock Polarity" />
   <register name="EPPI1_CTL.SIGNEXT"            parent="EPPI1_CTL" bit-position="11" bit-size="1" description="Sign Extension" />
   <register name="EPPI1_CTL.IFSGEN"             parent="EPPI1_CTL" bit-position="10" bit-size="1" description="Internal Frame Sync Generation" />
   <register name="EPPI1_CTL.ICLKGEN"            parent="EPPI1_CTL" bit-position="9" bit-size="1" description="Internal Clock Generation" />
   <register name="EPPI1_CTL.BLANKGEN"           parent="EPPI1_CTL" bit-position="8" bit-size="1" description="king Generation (ITU Output Mode)" />
   <register name="EPPI1_CTL.ITUTYPE"            parent="EPPI1_CTL" bit-position="7" bit-size="1" description="ITU Interlace or Progressive" />
   <register name="EPPI1_CTL.FLDSEL"             parent="EPPI1_CTL" bit-position="6" bit-size="1" description="Field Select/Trigger" />
   <register name="EPPI1_CTL.FSCFG"              parent="EPPI1_CTL" bit-position="4" bit-size="2" description="Frame Sync Configuration" />
   <register name="EPPI1_CTL.XFRTYPE"            parent="EPPI1_CTL" bit-position="2" bit-size="2" description="Transfer Type ( Operating Mode)" />
   <register name="EPPI1_CTL.DIR"                parent="EPPI1_CTL" bit-position="1" bit-size="1" description="PPI Direction" />
   <register name="EPPI1_CTL.EN"                 parent="EPPI1_CTL" bit-position="0" bit-size="1" description="PPI Enable" />
<register name="EPPI1_FS1_WLHB"                  read-address="0xFFC18424" write-address="0xFFC18424" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI1" description="EPPI1 FS1 Width Register / EPPI Horizontal Blanking Samples Per Line Register" />
<register name="EPPI1_FS1_PASPL"                 read-address="0xFFC18428" write-address="0xFFC18428" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI1" description="EPPI1 FS1 Period Register / EPPI Active Samples Per Line Register" />
<register name="EPPI1_FS2_WLVB"                  read-address="0xFFC1842C" write-address="0xFFC1842C" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI1" description="EPPI1 FS2 Width Register / EPPI Lines Of Vertical Blanking Register" />
   <register name="EPPI1_FS2_WLVB.F2VBAD"        parent="EPPI1_FS2_WLVB" bit-position="24" bit-size="8" description="Field 2 Vertical Blanking After Data" />
   <register name="EPPI1_FS2_WLVB.F2VBBD"        parent="EPPI1_FS2_WLVB" bit-position="16" bit-size="8" description="Field 2 Vertical Blanking Before Data" />
   <register name="EPPI1_FS2_WLVB.F1VBAD"        parent="EPPI1_FS2_WLVB" bit-position="8" bit-size="8" description="Field 1 Vertical Blanking After Data" />
   <register name="EPPI1_FS2_WLVB.F1VBBD"        parent="EPPI1_FS2_WLVB" bit-position="0" bit-size="8" description="Field 1 Vertical Blanking Before Data" />
<register name="EPPI1_FS2_PALPF"                 read-address="0xFFC18430" write-address="0xFFC18430" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI1" description="EPPI1 FS2 Period Register / EPPI Active Lines Per Field Register" />
   <register name="EPPI1_FS2_PALPF.F2ACT"        parent="EPPI1_FS2_PALPF" bit-position="16" bit-size="16" description="Field 2 Active" />
   <register name="EPPI1_FS2_PALPF.F1ACT"        parent="EPPI1_FS2_PALPF" bit-position="0" bit-size="16" description="Field 1 Active" />
<register name="EPPI1_IMSK"                      read-address="0xFFC18434" write-address="0xFFC18434" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI1" description="EPPI1 Interrupt Mask Register" />
   <register name="EPPI1_IMSK.PXPERR"            parent="EPPI1_IMSK" bit-position="7" bit-size="1" description="PxP Ready Error Interrupt Mask" />
   <register name="EPPI1_IMSK.ERRNCOR"           parent="EPPI1_IMSK" bit-position="6" bit-size="1" description="ITU Preamble Error Not Corrected Interrupt Mask" />
   <register name="EPPI1_IMSK.FTERRUNDR"         parent="EPPI1_IMSK" bit-position="5" bit-size="1" description="Frame Track Underflow Error Interrupt Mask" />
   <register name="EPPI1_IMSK.FTERROVR"          parent="EPPI1_IMSK" bit-position="4" bit-size="1" description="Frame Track Overflow Error Interrupt Mask" />
   <register name="EPPI1_IMSK.LTERRUNDR"         parent="EPPI1_IMSK" bit-position="3" bit-size="1" description="Line Track Underflow Error Interrupt Mask" />
   <register name="EPPI1_IMSK.LTERROVR"          parent="EPPI1_IMSK" bit-position="2" bit-size="1" description="Line Track Overflow Error Interrupt Mask" />
   <register name="EPPI1_IMSK.YFIFOERR"          parent="EPPI1_IMSK" bit-position="1" bit-size="1" description="YFIFO Underflow or Overflow Error Interrupt Mask" />
   <register name="EPPI1_IMSK.CFIFOERR"          parent="EPPI1_IMSK" bit-position="0" bit-size="1" description="CFIFO Underflow or Overflow Error Interrupt Mask" />
<register name="EPPI1_ODDCLIP"                   read-address="0xFFC1843C" write-address="0xFFC1843C" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI1" description="EPPI1 Clipping Register for ODD (Chroma) Data" />
   <register name="EPPI1_ODDCLIP.HIGHODD"        parent="EPPI1_ODDCLIP" bit-position="16" bit-size="16" description="High Odd Clipping Threshold (Chroma Data)" />
   <register name="EPPI1_ODDCLIP.LOWODD"         parent="EPPI1_ODDCLIP" bit-position="0" bit-size="16" description="Low Odd Clipping Threshold (Chroma Data)" />
<register name="EPPI1_EVENCLIP"                  read-address="0xFFC18440" write-address="0xFFC18440" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI1" description="EPPI1 Clipping Register for EVEN (Luma) Data" />
   <register name="EPPI1_EVENCLIP.HIGHEVEN"      parent="EPPI1_EVENCLIP" bit-position="16" bit-size="16" description="High Even Clipping Threshold (Luma Data)" />
   <register name="EPPI1_EVENCLIP.LOWEVEN"       parent="EPPI1_EVENCLIP" bit-position="0" bit-size="16" description="Low Even Clipping Threshold (Luma Data)" />
<register name="EPPI1_FS1_DLY"                   read-address="0xFFC18444" write-address="0xFFC18444" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI1" description="EPPI1 Frame Sync 1 Delay Value" />
<register name="EPPI1_FS2_DLY"                   read-address="0xFFC18448" write-address="0xFFC18448" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI1" description="EPPI1 Frame Sync 2 Delay Value" />
<register name="EPPI1_CTL2"                      read-address="0xFFC1844C" write-address="0xFFC1844C" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI1" description="EPPI1 Control Register 2" />
   <register name="EPPI1_CTL2.FS1FINEN"          parent="EPPI1_CTL2" bit-position="1" bit-size="1" description="HSYNC Finish Enable" />

<!-- *************** -->
<!-- ***  EPPI2  *** -->
<!-- *************** -->

<register name="EPPI2_STAT"                      read-address="0xFFC18800" write-address="0xFFC18800" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI2" description="EPPI2 Status Register" />
   <register name="EPPI2_STAT.FLD"               parent="EPPI2_STAT" bit-position="15" bit-size="1" description="Current Field Received by EPPI" />
   <register name="EPPI2_STAT.ERRDET"            parent="EPPI2_STAT" bit-position="14" bit-size="1" description="Preamble Error Detected" />
   <register name="EPPI2_STAT.PXPERR"            parent="EPPI2_STAT" bit-position="7" bit-size="1" description="PxP Ready Error" />
   <register name="EPPI2_STAT.ERRNCOR"           parent="EPPI2_STAT" bit-position="6" bit-size="1" description="Preamble Error Not Corrected" />
   <register name="EPPI2_STAT.FTERRUNDR"         parent="EPPI2_STAT" bit-position="5" bit-size="1" description="Frame Track Underflow" />
   <register name="EPPI2_STAT.FTERROVR"          parent="EPPI2_STAT" bit-position="4" bit-size="1" description="Frame Track Overflow" />
   <register name="EPPI2_STAT.LTERRUNDR"         parent="EPPI2_STAT" bit-position="3" bit-size="1" description="Line Track Underflow" />
   <register name="EPPI2_STAT.LTERROVR"          parent="EPPI2_STAT" bit-position="2" bit-size="1" description="Line Track Overflow" />
   <register name="EPPI2_STAT.YFIFOERR"          parent="EPPI2_STAT" bit-position="1" bit-size="1" description="Luma FIFO Error" />
   <register name="EPPI2_STAT.CFIFOERR"          parent="EPPI2_STAT" bit-position="0" bit-size="1" description="Chroma FIFO Error" />
<register name="EPPI2_HCNT"                      read-address="0xFFC18804" write-address="0xFFC18804" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI2" description="EPPI2 Horizontal Transfer Count Register" />
   <register name="EPPI2_HCNT.VALUE"             parent="EPPI2_HCNT" bit-position="0" bit-size="16" description="Horizontal Transfer Count" />
<register name="EPPI2_HDLY"                      read-address="0xFFC18808" write-address="0xFFC18808" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI2" description="EPPI2 Horizontal Delay Count Register" />
   <register name="EPPI2_HDLY.VALUE"             parent="EPPI2_HDLY" bit-position="0" bit-size="16" description="Horizontal Delay Count" />
<register name="EPPI2_VCNT"                      read-address="0xFFC1880C" write-address="0xFFC1880C" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI2" description="EPPI2 Vertical Transfer Count Register" />
   <register name="EPPI2_VCNT.VALUE"             parent="EPPI2_VCNT" bit-position="0" bit-size="16" description="Vertical Transfer Count" />
<register name="EPPI2_VDLY"                      read-address="0xFFC18810" write-address="0xFFC18810" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI2" description="EPPI2 Vertical Delay Count Register" />
   <register name="EPPI2_VDLY.VALUE"             parent="EPPI2_VDLY" bit-position="0" bit-size="16" description="Vertical Delay Count" />
<register name="EPPI2_FRAME"                     read-address="0xFFC18814" write-address="0xFFC18814" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI2" description="EPPI2 Lines Per Frame Register" />
   <register name="EPPI2_FRAME.VALUE"            parent="EPPI2_FRAME" bit-position="0" bit-size="16" description="Lines Per Frame" />
<register name="EPPI2_LINE"                      read-address="0xFFC18818" write-address="0xFFC18818" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI2" description="EPPI2 Samples Per Line Register" />
   <register name="EPPI2_LINE.VALUE"             parent="EPPI2_LINE" bit-position="0" bit-size="16" description="Samples Per Line" />
<register name="EPPI2_CLKDIV"                    read-address="0xFFC1881C" write-address="0xFFC1881C" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI2" description="EPPI2 Clock Divide Register" />
   <register name="EPPI2_CLKDIV.VALUE"           parent="EPPI2_CLKDIV" bit-position="0" bit-size="16" description="Internal Clock Divider" />
<register name="EPPI2_CTL"                       read-address="0xFFC18820" write-address="0xFFC18820" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI2" description="EPPI2 Control Register" />
   <register name="EPPI2_CTL.CLKGATEN"           parent="EPPI2_CTL" bit-position="31" bit-size="1" description="Clock Gating Enable" />
   <register name="EPPI2_CTL.MUXSEL"             parent="EPPI2_CTL" bit-position="30" bit-size="1" description="MUX Select" />
   <register name="EPPI2_CTL.DMAFINEN"           parent="EPPI2_CTL" bit-position="29" bit-size="1" description="DMA Finish Enable" />
   <register name="EPPI2_CTL.DMACFG"             parent="EPPI2_CTL" bit-position="28" bit-size="1" description="One or Two DMA Channels Mode" />
   <register name="EPPI2_CTL.RGBFMTEN"           parent="EPPI2_CTL" bit-position="27" bit-size="1" description="RGB Formatting Enable" />
   <register name="EPPI2_CTL.SPLTWRD"            parent="EPPI2_CTL" bit-position="26" bit-size="1" description="Split Word" />
   <register name="EPPI2_CTL.SUBSPLTODD"         parent="EPPI2_CTL" bit-position="25" bit-size="1" description="Sub-Split Odd Samples" />
   <register name="EPPI2_CTL.SPLTEO"             parent="EPPI2_CTL" bit-position="24" bit-size="1" description="Split Even and Odd Data Samples" />
   <register name="EPPI2_CTL.SWAPEN"             parent="EPPI2_CTL" bit-position="23" bit-size="1" description="Swap Enable" />
   <register name="EPPI2_CTL.PACKEN"             parent="EPPI2_CTL" bit-position="22" bit-size="1" description="Pack/Unpack Enable" />
   <register name="EPPI2_CTL.SKIPEO"             parent="EPPI2_CTL" bit-position="21" bit-size="1" description="Skip Even or Odd" />
   <register name="EPPI2_CTL.SKIPEN"             parent="EPPI2_CTL" bit-position="20" bit-size="1" description="Skip Enable" />
   <register name="EPPI2_CTL.DMIRR"              parent="EPPI2_CTL" bit-position="19" bit-size="1" description="Data Mirroring" />
   <register name="EPPI2_CTL.DLEN"               parent="EPPI2_CTL" bit-position="16" bit-size="3" description="Data Length" />
   <register name="EPPI2_CTL.POLS"               parent="EPPI2_CTL" bit-position="14" bit-size="2" description="Frame Sync Polarity" />
   <register name="EPPI2_CTL.POLC"               parent="EPPI2_CTL" bit-position="12" bit-size="2" description="Clock Polarity" />
   <register name="EPPI2_CTL.SIGNEXT"            parent="EPPI2_CTL" bit-position="11" bit-size="1" description="Sign Extension" />
   <register name="EPPI2_CTL.IFSGEN"             parent="EPPI2_CTL" bit-position="10" bit-size="1" description="Internal Frame Sync Generation" />
   <register name="EPPI2_CTL.ICLKGEN"            parent="EPPI2_CTL" bit-position="9" bit-size="1" description="Internal Clock Generation" />
   <register name="EPPI2_CTL.BLANKGEN"           parent="EPPI2_CTL" bit-position="8" bit-size="1" description="king Generation (ITU Output Mode)" />
   <register name="EPPI2_CTL.ITUTYPE"            parent="EPPI2_CTL" bit-position="7" bit-size="1" description="ITU Interlace or Progressive" />
   <register name="EPPI2_CTL.FLDSEL"             parent="EPPI2_CTL" bit-position="6" bit-size="1" description="Field Select/Trigger" />
   <register name="EPPI2_CTL.FSCFG"              parent="EPPI2_CTL" bit-position="4" bit-size="2" description="Frame Sync Configuration" />
   <register name="EPPI2_CTL.XFRTYPE"            parent="EPPI2_CTL" bit-position="2" bit-size="2" description="Transfer Type ( Operating Mode)" />
   <register name="EPPI2_CTL.DIR"                parent="EPPI2_CTL" bit-position="1" bit-size="1" description="PPI Direction" />
   <register name="EPPI2_CTL.EN"                 parent="EPPI2_CTL" bit-position="0" bit-size="1" description="PPI Enable" />
<register name="EPPI2_FS1_WLHB"                  read-address="0xFFC18824" write-address="0xFFC18824" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI2" description="EPPI2 FS1 Width Register / EPPI Horizontal Blanking Samples Per Line Register" />
<register name="EPPI2_FS1_PASPL"                 read-address="0xFFC18828" write-address="0xFFC18828" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI2" description="EPPI2 FS1 Period Register / EPPI Active Samples Per Line Register" />
<register name="EPPI2_FS2_WLVB"                  read-address="0xFFC1882C" write-address="0xFFC1882C" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI2" description="EPPI2 FS2 Width Register / EPPI Lines Of Vertical Blanking Register" />
   <register name="EPPI2_FS2_WLVB.F2VBAD"        parent="EPPI2_FS2_WLVB" bit-position="24" bit-size="8" description="Field 2 Vertical Blanking After Data" />
   <register name="EPPI2_FS2_WLVB.F2VBBD"        parent="EPPI2_FS2_WLVB" bit-position="16" bit-size="8" description="Field 2 Vertical Blanking Before Data" />
   <register name="EPPI2_FS2_WLVB.F1VBAD"        parent="EPPI2_FS2_WLVB" bit-position="8" bit-size="8" description="Field 1 Vertical Blanking After Data" />
   <register name="EPPI2_FS2_WLVB.F1VBBD"        parent="EPPI2_FS2_WLVB" bit-position="0" bit-size="8" description="Field 1 Vertical Blanking Before Data" />
<register name="EPPI2_FS2_PALPF"                 read-address="0xFFC18830" write-address="0xFFC18830" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI2" description="EPPI2 FS2 Period Register / EPPI Active Lines Per Field Register" />
   <register name="EPPI2_FS2_PALPF.F2ACT"        parent="EPPI2_FS2_PALPF" bit-position="16" bit-size="16" description="Field 2 Active" />
   <register name="EPPI2_FS2_PALPF.F1ACT"        parent="EPPI2_FS2_PALPF" bit-position="0" bit-size="16" description="Field 1 Active" />
<register name="EPPI2_IMSK"                      read-address="0xFFC18834" write-address="0xFFC18834" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI2" description="EPPI2 Interrupt Mask Register" />
   <register name="EPPI2_IMSK.PXPERR"            parent="EPPI2_IMSK" bit-position="7" bit-size="1" description="PxP Ready Error Interrupt Mask" />
   <register name="EPPI2_IMSK.ERRNCOR"           parent="EPPI2_IMSK" bit-position="6" bit-size="1" description="ITU Preamble Error Not Corrected Interrupt Mask" />
   <register name="EPPI2_IMSK.FTERRUNDR"         parent="EPPI2_IMSK" bit-position="5" bit-size="1" description="Frame Track Underflow Error Interrupt Mask" />
   <register name="EPPI2_IMSK.FTERROVR"          parent="EPPI2_IMSK" bit-position="4" bit-size="1" description="Frame Track Overflow Error Interrupt Mask" />
   <register name="EPPI2_IMSK.LTERRUNDR"         parent="EPPI2_IMSK" bit-position="3" bit-size="1" description="Line Track Underflow Error Interrupt Mask" />
   <register name="EPPI2_IMSK.LTERROVR"          parent="EPPI2_IMSK" bit-position="2" bit-size="1" description="Line Track Overflow Error Interrupt Mask" />
   <register name="EPPI2_IMSK.YFIFOERR"          parent="EPPI2_IMSK" bit-position="1" bit-size="1" description="YFIFO Underflow or Overflow Error Interrupt Mask" />
   <register name="EPPI2_IMSK.CFIFOERR"          parent="EPPI2_IMSK" bit-position="0" bit-size="1" description="CFIFO Underflow or Overflow Error Interrupt Mask" />
<register name="EPPI2_ODDCLIP"                   read-address="0xFFC1883C" write-address="0xFFC1883C" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI2" description="EPPI2 Clipping Register for ODD (Chroma) Data" />
   <register name="EPPI2_ODDCLIP.HIGHODD"        parent="EPPI2_ODDCLIP" bit-position="16" bit-size="16" description="High Odd Clipping Threshold (Chroma Data)" />
   <register name="EPPI2_ODDCLIP.LOWODD"         parent="EPPI2_ODDCLIP" bit-position="0" bit-size="16" description="Low Odd Clipping Threshold (Chroma Data)" />
<register name="EPPI2_EVENCLIP"                  read-address="0xFFC18840" write-address="0xFFC18840" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI2" description="EPPI2 Clipping Register for EVEN (Luma) Data" />
   <register name="EPPI2_EVENCLIP.HIGHEVEN"      parent="EPPI2_EVENCLIP" bit-position="16" bit-size="16" description="High Even Clipping Threshold (Luma Data)" />
   <register name="EPPI2_EVENCLIP.LOWEVEN"       parent="EPPI2_EVENCLIP" bit-position="0" bit-size="16" description="Low Even Clipping Threshold (Luma Data)" />
<register name="EPPI2_FS1_DLY"                   read-address="0xFFC18844" write-address="0xFFC18844" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI2" description="EPPI2 Frame Sync 1 Delay Value" />
<register name="EPPI2_FS2_DLY"                   read-address="0xFFC18848" write-address="0xFFC18848" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI2" description="EPPI2 Frame Sync 2 Delay Value" />
<register name="EPPI2_CTL2"                      read-address="0xFFC1884C" write-address="0xFFC1884C" bit-size="32" type="IO" mask="FFFFFFFF" group="EPPI2" description="EPPI2 Control Register 2" />
   <register name="EPPI2_CTL2.FS1FINEN"          parent="EPPI2_CTL2" bit-position="1" bit-size="1" description="HSYNC Finish Enable" />

<!-- ************************** -->
<!-- ***  Pixel Compositor  *** -->
<!-- ************************** -->


<!-- *************** -->
<!-- ***  PIXC0  *** -->
<!-- *************** -->

<register name="PIXC0_CTL"                       read-address="0xFFC19000" write-address="0xFFC19000" bit-size="32" type="IO" mask="FFFFFFFF" group="PIXC0" description="PIXC0 Control Register" />
   <register name="PIXC0_CTL.ORGBFRMT"           parent="PIXC0_CTL" bit-position="10" bit-size="2" description="Output RGB Data Format" />
   <register name="PIXC0_CTL.IRGBFRMT"           parent="PIXC0_CTL" bit-position="8" bit-size="2" description="Input Image Channel RGB Data Format" />
   <register name="PIXC0_CTL.ENTC"               parent="PIXC0_CTL" bit-position="7" bit-size="1" description="Enable Transparent Color" />
   <register name="PIXC0_CTL.UDSMOD"             parent="PIXC0_CTL" bit-position="6" bit-size="1" description="Up/Down Sampling Mode" />
   <register name="PIXC0_CTL.OUTFRMT"            parent="PIXC0_CTL" bit-position="5" bit-size="1" description="Output Data Format" />
   <register name="PIXC0_CTL.OVFRMT"             parent="PIXC0_CTL" bit-position="4" bit-size="1" description="Overlay Data Format" />
   <register name="PIXC0_CTL.IFRMT"              parent="PIXC0_CTL" bit-position="3" bit-size="1" description="Image Data Format" />
   <register name="PIXC0_CTL.OVENB"              parent="PIXC0_CTL" bit-position="2" bit-size="1" description="Overlay Block B Enable" />
   <register name="PIXC0_CTL.OVENA"              parent="PIXC0_CTL" bit-position="1" bit-size="1" description="Overlay Block A Enable" />
   <register name="PIXC0_CTL.EN"                 parent="PIXC0_CTL" bit-position="0" bit-size="1" description="Overlay Manager enable (module enable)" />
<register name="PIXC0_PPL"                       read-address="0xFFC19004" write-address="0xFFC19004" bit-size="16" type="IO" mask="FFFF"     group="PIXC0" description="PIXC0 Pixels Per Line Register" />
<register name="PIXC0_LPF"                       read-address="0xFFC19008" write-address="0xFFC19008" bit-size="16" type="IO" mask="FFFF"     group="PIXC0" description="PIXC0 Line Per Frame Register" />
<register name="PIXC0_HSTART_A"                  read-address="0xFFC1900C" write-address="0xFFC1900C" bit-size="16" type="IO" mask="FFFF"     group="PIXC0" description="PIXC0 Overlay A Horizontal Start Register" />
<register name="PIXC0_HEND_A"                    read-address="0xFFC19010" write-address="0xFFC19010" bit-size="16" type="IO" mask="FFFF"     group="PIXC0" description="PIXC0 Overlay A Horizontal End Register" />
<register name="PIXC0_VSTART_A"                  read-address="0xFFC19014" write-address="0xFFC19014" bit-size="16" type="IO" mask="FFFF"     group="PIXC0" description="PIXC0 Overlay A Vertical Start Register" />
<register name="PIXC0_VEND_A"                    read-address="0xFFC19018" write-address="0xFFC19018" bit-size="16" type="IO" mask="FFFF"     group="PIXC0" description="PIXC0 Overlay A Vertical End Register" />
<register name="PIXC0_TRANSP_A"                  read-address="0xFFC1901C" write-address="0xFFC1901C" bit-size="16" type="IO" mask="FFFF"     group="PIXC0" description="PIXC0 Overlay A Transparency Ratio Register" />
   <register name="PIXC0_TRANSP_A.VALUE"         parent="PIXC0_TRANSP_A" bit-position="0" bit-size="4" description="Overlay Transparency Ratio Values" />
<register name="PIXC0_HSTART_B"                  read-address="0xFFC19020" write-address="0xFFC19020" bit-size="16" type="IO" mask="FFFF"     group="PIXC0" description="PIXC0 Overlay B Horizontal Start Register" />
<register name="PIXC0_HEND_B"                    read-address="0xFFC19024" write-address="0xFFC19024" bit-size="16" type="IO" mask="FFFF"     group="PIXC0" description="PIXC0 Overlay B Horizontal End Register" />
<register name="PIXC0_VSTART_B"                  read-address="0xFFC19028" write-address="0xFFC19028" bit-size="16" type="IO" mask="FFFF"     group="PIXC0" description="PIXC0 Overlay B Vertical Start Register" />
<register name="PIXC0_VEND_B"                    read-address="0xFFC1902C" write-address="0xFFC1902C" bit-size="16" type="IO" mask="FFFF"     group="PIXC0" description="PIXC0 Overlay B Vertical End Register" />
<register name="PIXC0_TRANSP_B"                  read-address="0xFFC19030" write-address="0xFFC19030" bit-size="16" type="IO" mask="FFFF"     group="PIXC0" description="PIXC0 Overlay B Transparency Ratio Register" />
   <register name="PIXC0_TRANSP_B.VALUE"         parent="PIXC0_TRANSP_B" bit-position="0" bit-size="4" description="Overlay Transparency Ratio Values" />
<register name="PIXC0_IRQSTAT"                   read-address="0xFFC1903C" write-address="0xFFC1903C" bit-size="16" type="IO" mask="FFFF"     group="PIXC0" description="PIXC0 Interrupt Status Register" />
   <register name="PIXC0_IRQSTAT.FRMSTAT"        parent="PIXC0_IRQSTAT" bit-position="3" bit-size="1" description="Frame Interrupt Status" />
   <register name="PIXC0_IRQSTAT.OVSTAT"         parent="PIXC0_IRQSTAT" bit-position="2" bit-size="1" description="Overlay Interrupt Status" />
   <register name="PIXC0_IRQSTAT.FRMEN"          parent="PIXC0_IRQSTAT" bit-position="1" bit-size="1" description="Frame Interrupt  Enable" />
   <register name="PIXC0_IRQSTAT.OVEN"           parent="PIXC0_IRQSTAT" bit-position="0" bit-size="1" description="Overlay Interrupt Enable" />
<register name="PIXC0_CONRY"                     read-address="0xFFC19040" write-address="0xFFC19040" bit-size="32" type="IO" mask="FFFFFFFF" group="PIXC0" description="PIXC0 RY Conversion Component Register" />
   <register name="PIXC0_CONRY.RYMULT4"          parent="PIXC0_CONRY" bit-position="30" bit-size="1" description="Multiply the Row by 4" />
   <register name="PIXC0_CONRY.A13"              parent="PIXC0_CONRY" bit-position="20" bit-size="10" description="A13 element in the coefficient matrix" />
   <register name="PIXC0_CONRY.A12"              parent="PIXC0_CONRY" bit-position="10" bit-size="10" description="A12 element in the coefficient matrix" />
   <register name="PIXC0_CONRY.A11"              parent="PIXC0_CONRY" bit-position="0" bit-size="10" description="A11 element in the coefficient matrix" />
<register name="PIXC0_CONGU"                     read-address="0xFFC19044" write-address="0xFFC19044" bit-size="32" type="IO" mask="FFFFFFFF" group="PIXC0" description="PIXC0 GU Conversion Component Register" />
   <register name="PIXC0_CONGU.GUMULT4"          parent="PIXC0_CONGU" bit-position="30" bit-size="1" description="Multiply The Row By 4" />
   <register name="PIXC0_CONGU.A23"              parent="PIXC0_CONGU" bit-position="20" bit-size="10" description="A23 element in the coefficient matrix" />
   <register name="PIXC0_CONGU.A22"              parent="PIXC0_CONGU" bit-position="10" bit-size="10" description="A22 element in the coefficient matrix" />
   <register name="PIXC0_CONGU.A21"              parent="PIXC0_CONGU" bit-position="0" bit-size="10" description="A21 element in the coefficient matrix" />
<register name="PIXC0_CONBV"                     read-address="0xFFC19048" write-address="0xFFC19048" bit-size="32" type="IO" mask="FFFFFFFF" group="PIXC0" description="PIXC0 BV Conversion Component Register" />
   <register name="PIXC0_CONBV.BVMULT4"          parent="PIXC0_CONBV" bit-position="30" bit-size="1" description="Multiply The Row By 4" />
   <register name="PIXC0_CONBV.A33"              parent="PIXC0_CONBV" bit-position="20" bit-size="10" description="A33 element in the coefficient matrix" />
   <register name="PIXC0_CONBV.A32"              parent="PIXC0_CONBV" bit-position="10" bit-size="10" description="A32 element in the coefficient matrix" />
   <register name="PIXC0_CONBV.A31"              parent="PIXC0_CONBV" bit-position="0" bit-size="10" description="A31 element in the coefficient matrix" />
<register name="PIXC0_CCBIAS"                    read-address="0xFFC1904C" write-address="0xFFC1904C" bit-size="32" type="IO" mask="FFFFFFFF" group="PIXC0" description="PIXC0 Conversion Bias Register" />
   <register name="PIXC0_CCBIAS.A34"             parent="PIXC0_CCBIAS" bit-position="20" bit-size="10" description="A34 in bias vector" />
   <register name="PIXC0_CCBIAS.A24"             parent="PIXC0_CCBIAS" bit-position="10" bit-size="10" description="A24 in bias vector" />
   <register name="PIXC0_CCBIAS.A14"             parent="PIXC0_CCBIAS" bit-position="0" bit-size="10" description="A14 in bias vector" />
<register name="PIXC0_TC"                        read-address="0xFFC19050" write-address="0xFFC19050" bit-size="32" type="IO" mask="FFFFFFFF" group="PIXC0" description="PIXC0 Transparency Color Register" />
   <register name="PIXC0_TC.BVT"                 parent="PIXC0_TC" bit-position="16" bit-size="8" description="Trans. color - B/V component" />
   <register name="PIXC0_TC.GUT"                 parent="PIXC0_TC" bit-position="8" bit-size="8" description="Trans. color - G/U component" />
   <register name="PIXC0_TC.RYT"                 parent="PIXC0_TC" bit-position="0" bit-size="8" description="Trans. color - R/Y component" />
<register name="PIXC0_REVID"                     read-address="0xFFC19054" write-address="0xFFC19054" bit-size="32" type="IO" mask="FFFFFFFF" group="PIXC0" description="PIXC0 Revision Id" />
   <register name="PIXC0_REVID.MAJOR"            parent="PIXC0_REVID" bit-position="4" bit-size="4" description="Major Version ID" />
   <register name="PIXC0_REVID.REV"              parent="PIXC0_REVID" bit-position="0" bit-size="4" description="Incremental Version ID" />

<!-- ************* -->
<!-- ***  PVP  *** -->
<!-- ************* -->


<!-- ************** -->
<!-- ***  PVP0  *** -->
<!-- ************** -->

<register name="PVP0_REVID"                      read-address="0xFFC1A000" write-address="0xFFC1A000" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 Revision ID" />
   <register name="PVP0_REVID.MAJOR"             parent="PVP0_REVID" bit-position="4" bit-size="4" description="Major ID" />
   <register name="PVP0_REVID.REV"               parent="PVP0_REVID" bit-position="0" bit-size="4" description="Revision ID for a given Major ID" />
<register name="PVP0_CTL"                        read-address="0xFFC1A004" write-address="0xFFC1A004" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 Control" />
   <register name="PVP0_CTL.CLKDIV"              parent="PVP0_CTL" bit-position="4" bit-size="1" description="Clock Divisor" />
   <register name="PVP0_CTL.CPEN"                parent="PVP0_CTL" bit-position="2" bit-size="1" description="Camera Pipe Enable" />
   <register name="PVP0_CTL.MPEN"                parent="PVP0_CTL" bit-position="1" bit-size="1" description="Memory Pipe Enable" />
   <register name="PVP0_CTL.PVPEN"               parent="PVP0_CTL" bit-position="0" bit-size="1" description="PVP Enable" />
<register name="PVP0_IMSK0"                      read-address="0xFFC1A008" write-address="0xFFC1A008" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 Interrupt Mask n" />
   <register name="PVP0_IMSK0.ACUSUMSAT"         parent="PVP0_IMSK0" bit-position="27" bit-size="1" description="ACU SUM Saturate Unmask" />
   <register name="PVP0_IMSK0.ACUPRODSAT"        parent="PVP0_IMSK0" bit-position="26" bit-size="1" description="ACU PROD Saturate Unmask" />
   <register name="PVP0_IMSK0.ACUOUTSAT"         parent="PVP0_IMSK0" bit-position="25" bit-size="1" description="ACU MIN/MAX Saturate Unmask" />
   <register name="PVP0_IMSK0.ACUDIVERR"         parent="PVP0_IMSK0" bit-position="24" bit-size="1" description="ACU Divide By Zero Unmask" />
   <register name="PVP0_IMSK0.IIM1SOVF"          parent="PVP0_IMSK0" bit-position="23" bit-size="1" description="IIM1 Signed Overflow Unmask" />
   <register name="PVP0_IMSK0.IIM1UOVF"          parent="PVP0_IMSK0" bit-position="22" bit-size="1" description="IIM1 Unsigned Overflow Unmask" />
   <register name="PVP0_IMSK0.IIM0SOVF"          parent="PVP0_IMSK0" bit-position="21" bit-size="1" description="IIM0 Signed Overflow Unmask" />
   <register name="PVP0_IMSK0.IIM0UOVF"          parent="PVP0_IMSK0" bit-position="20" bit-size="1" description="IIM0 Unsigned Overflow Unmask" />
   <register name="PVP0_IMSK0.THC1RDY"           parent="PVP0_IMSK0" bit-position="18" bit-size="1" description="THC1 Report Ready Unmask" />
   <register name="PVP0_IMSK0.THC0RDY"           parent="PVP0_IMSK0" bit-position="16" bit-size="1" description="THC0 Report Ready Unmask" />
   <register name="PVP0_IMSK0.MPRDY"             parent="PVP0_IMSK0" bit-position="15" bit-size="1" description="Memory Pipe Ready Unmask" />
   <register name="PVP0_IMSK0.CPRDY"             parent="PVP0_IMSK0" bit-position="14" bit-size="1" description="Camera Pipe Ready Unmask" />
   <register name="PVP0_IMSK0.MPDRN"             parent="PVP0_IMSK0" bit-position="13" bit-size="1" description="Memory Pipe Drain Done Unmask" />
   <register name="PVP0_IMSK0.CPDRN"             parent="PVP0_IMSK0" bit-position="12" bit-size="1" description="Camera Pipe Drain Done Unmask" />
   <register name="PVP0_IMSK0.CPIPFOVF"          parent="PVP0_IMSK0" bit-position="10" bit-size="1" description="Camera Pipe Pixel Overrun Unmask" />
   <register name="PVP0_IMSK0.MPOPFDAT"          parent="PVP0_IMSK0" bit-position="9" bit-size="1" description="Memory Pipe First Pixel Unmask" />
   <register name="PVP0_IMSK0.CPOPFDAT"          parent="PVP0_IMSK0" bit-position="8" bit-size="1" description="Camera Pipe First Pixel Unmask" />
   <register name="PVP0_IMSK0.CPSTOVF"           parent="PVP0_IMSK0" bit-position="7" bit-size="1" description="Status DDE Stall Error Unmask" />
   <register name="PVP0_IMSK0.OPF2OVF"           parent="PVP0_IMSK0" bit-position="6" bit-size="1" description="OPF2 DDE Stall Error Unmask" />
   <register name="PVP0_IMSK0.OPF1OVF"           parent="PVP0_IMSK0" bit-position="5" bit-size="1" description="OPF1 DDE Stall Error Unmask" />
   <register name="PVP0_IMSK0.OPF0OVF"           parent="PVP0_IMSK0" bit-position="4" bit-size="1" description="OPF0 DDE Stall Error Unmask" />
   <register name="PVP0_IMSK0.MPWRERR"           parent="PVP0_IMSK0" bit-position="3" bit-size="1" description="Memory Pipe MMR Write Error Unmask" />
   <register name="PVP0_IMSK0.CPWRERR"           parent="PVP0_IMSK0" bit-position="2" bit-size="1" description="Camera Pipe MMR Write Error Unmask" />
   <register name="PVP0_IMSK0.MPDC"              parent="PVP0_IMSK0" bit-position="1" bit-size="1" description="Memory Pipe DC Unmask" />
   <register name="PVP0_IMSK0.CPDC"              parent="PVP0_IMSK0" bit-position="0" bit-size="1" description="Camera Pipe DC Unmask" />
<register name="PVP0_IMSK1"                      read-address="0xFFC1A00C" write-address="0xFFC1A00C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 Interrupt Mask n" />
   <register name="PVP0_IMSK1.ACUSUMSAT"         parent="PVP0_IMSK1" bit-position="27" bit-size="1" description="ACU SUM Saturate Unmask" />
   <register name="PVP0_IMSK1.ACUPRODSAT"        parent="PVP0_IMSK1" bit-position="26" bit-size="1" description="ACU PROD Saturate Unmask" />
   <register name="PVP0_IMSK1.ACUOUTSAT"         parent="PVP0_IMSK1" bit-position="25" bit-size="1" description="ACU MIN/MAX Saturate Unmask" />
   <register name="PVP0_IMSK1.ACUDIVERR"         parent="PVP0_IMSK1" bit-position="24" bit-size="1" description="ACU Divide By Zero Unmask" />
   <register name="PVP0_IMSK1.IIM1SOVF"          parent="PVP0_IMSK1" bit-position="23" bit-size="1" description="IIM1 Signed Overflow Unmask" />
   <register name="PVP0_IMSK1.IIM1UOVF"          parent="PVP0_IMSK1" bit-position="22" bit-size="1" description="IIM1 Unsigned Overflow Unmask" />
   <register name="PVP0_IMSK1.IIM0SOVF"          parent="PVP0_IMSK1" bit-position="21" bit-size="1" description="IIM0 Signed Overflow Unmask" />
   <register name="PVP0_IMSK1.IIM0UOVF"          parent="PVP0_IMSK1" bit-position="20" bit-size="1" description="IIM0 Unsigned Overflow Unmask" />
   <register name="PVP0_IMSK1.THC1RDY"           parent="PVP0_IMSK1" bit-position="18" bit-size="1" description="THC1 Report Ready Unmask" />
   <register name="PVP0_IMSK1.THC0RDY"           parent="PVP0_IMSK1" bit-position="16" bit-size="1" description="THC0 Report Ready Unmask" />
   <register name="PVP0_IMSK1.MPRDY"             parent="PVP0_IMSK1" bit-position="15" bit-size="1" description="Memory Pipe Ready Unmask" />
   <register name="PVP0_IMSK1.CPRDY"             parent="PVP0_IMSK1" bit-position="14" bit-size="1" description="Camera Pipe Ready Unmask" />
   <register name="PVP0_IMSK1.MPDRN"             parent="PVP0_IMSK1" bit-position="13" bit-size="1" description="Memory Pipe Drain Done Unmask" />
   <register name="PVP0_IMSK1.CPDRN"             parent="PVP0_IMSK1" bit-position="12" bit-size="1" description="Camera Pipe Drain Done Unmask" />
   <register name="PVP0_IMSK1.CPIPFOVF"          parent="PVP0_IMSK1" bit-position="10" bit-size="1" description="Camera Pipe Pixel Overrun Unmask" />
   <register name="PVP0_IMSK1.MPOPFDAT"          parent="PVP0_IMSK1" bit-position="9" bit-size="1" description="Memory Pipe First Pixel Unmask" />
   <register name="PVP0_IMSK1.CPOPFDAT"          parent="PVP0_IMSK1" bit-position="8" bit-size="1" description="Camera Pipe First Pixel Unmask" />
   <register name="PVP0_IMSK1.CPSTOVF"           parent="PVP0_IMSK1" bit-position="7" bit-size="1" description="Status DDE Stall Error Unmask" />
   <register name="PVP0_IMSK1.OPF2OVF"           parent="PVP0_IMSK1" bit-position="6" bit-size="1" description="OPF2 DDE Stall Error Unmask" />
   <register name="PVP0_IMSK1.OPF1OVF"           parent="PVP0_IMSK1" bit-position="5" bit-size="1" description="OPF1 DDE Stall Error Unmask" />
   <register name="PVP0_IMSK1.OPF0OVF"           parent="PVP0_IMSK1" bit-position="4" bit-size="1" description="OPF0 DDE Stall Error Unmask" />
   <register name="PVP0_IMSK1.MPWRERR"           parent="PVP0_IMSK1" bit-position="3" bit-size="1" description="Memory Pipe MMR Write Error Unmask" />
   <register name="PVP0_IMSK1.CPWRERR"           parent="PVP0_IMSK1" bit-position="2" bit-size="1" description="Camera Pipe MMR Write Error Unmask" />
   <register name="PVP0_IMSK1.MPDC"              parent="PVP0_IMSK1" bit-position="1" bit-size="1" description="Memory Pipe DC Unmask" />
   <register name="PVP0_IMSK1.CPDC"              parent="PVP0_IMSK1" bit-position="0" bit-size="1" description="Camera Pipe DC Unmask" />
<register name="PVP0_STAT"                       read-address="0xFFC1A010" write-address="0xFFC1A010" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 Status" />
   <register name="PVP0_STAT.ACUSUMSAT"          parent="PVP0_STAT" bit-position="27" bit-size="1" description="ACU SUM Saturate Status" />
   <register name="PVP0_STAT.ACUPRODSAT"         parent="PVP0_STAT" bit-position="26" bit-size="1" description="ACU PROD Saturate Status" />
   <register name="PVP0_STAT.ACUOUTSAT"          parent="PVP0_STAT" bit-position="25" bit-size="1" description="ACU MIN/MAX Saturate Status" />
   <register name="PVP0_STAT.ACUDIVERR"          parent="PVP0_STAT" bit-position="24" bit-size="1" description="ACU Divide By Zero Status" />
   <register name="PVP0_STAT.IIM1SOVF"           parent="PVP0_STAT" bit-position="23" bit-size="1" description="IIM1 Signed Overflow Status" />
   <register name="PVP0_STAT.IIM1UOVF"           parent="PVP0_STAT" bit-position="22" bit-size="1" description="IIM1 Unsigned Overflow Status" />
   <register name="PVP0_STAT.IIM0SOVF"           parent="PVP0_STAT" bit-position="21" bit-size="1" description="IIM0 Signed Overflow Status" />
   <register name="PVP0_STAT.IIM0UOVF"           parent="PVP0_STAT" bit-position="20" bit-size="1" description="IIM0 Unsigned Overflow Status" />
   <register name="PVP0_STAT.THC1RDY"            parent="PVP0_STAT" bit-position="18" bit-size="1" description="THC1 Report Ready Status" />
   <register name="PVP0_STAT.THC0RDY"            parent="PVP0_STAT" bit-position="16" bit-size="1" description="THC0 Report Ready Status" />
   <register name="PVP0_STAT.MPRDY"              parent="PVP0_STAT" bit-position="15" bit-size="1" description="Memory Pipe Ready Status" />
   <register name="PVP0_STAT.CPRDY"              parent="PVP0_STAT" bit-position="14" bit-size="1" description="Camera Pipe Ready Status" />
   <register name="PVP0_STAT.MPDRN"              parent="PVP0_STAT" bit-position="13" bit-size="1" description="Memory Pipe Drain Done Status" />
   <register name="PVP0_STAT.CPDRN"              parent="PVP0_STAT" bit-position="12" bit-size="1" description="Camera Pipe Drain Done Status" />
   <register name="PVP0_STAT.CPIPFOVF"           parent="PVP0_STAT" bit-position="10" bit-size="1" description="Camera Pipe Pixel Overrun Status" />
   <register name="PVP0_STAT.MPOPFDAT"           parent="PVP0_STAT" bit-position="9" bit-size="1" description="Memory Pipe First Pixel Status" />
   <register name="PVP0_STAT.CPOPFDAT"           parent="PVP0_STAT" bit-position="8" bit-size="1" description="Camera Pipe First Pixel Status" />
   <register name="PVP0_STAT.CPSTOVF"            parent="PVP0_STAT" bit-position="7" bit-size="1" description="Camera Pipe DDE Stall Error Status" />
   <register name="PVP0_STAT.OPF2OVF"            parent="PVP0_STAT" bit-position="6" bit-size="1" description="OPF2 DDE Stall Error Status" />
   <register name="PVP0_STAT.OPF1OVF"            parent="PVP0_STAT" bit-position="5" bit-size="1" description="OPF1 DDE Stall Error Status" />
   <register name="PVP0_STAT.OPF0OVF"            parent="PVP0_STAT" bit-position="4" bit-size="1" description="OPF0 DDE Stall Error Status" />
   <register name="PVP0_STAT.MPWRERR"            parent="PVP0_STAT" bit-position="3" bit-size="1" description="Memory Pipe MMR Write Error Status" />
   <register name="PVP0_STAT.CPWRERR"            parent="PVP0_STAT" bit-position="2" bit-size="1" description="Camera Pipe MMR Write Error Status" />
   <register name="PVP0_STAT.MPDC"               parent="PVP0_STAT" bit-position="1" bit-size="1" description="Memory Pipe DC Status" />
   <register name="PVP0_STAT.CPDC"               parent="PVP0_STAT" bit-position="0" bit-size="1" description="Camera Pipe DC Status" />
<register name="PVP0_ILAT"                       read-address="0xFFC1A014" write-address="0xFFC1A014" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 Interrupt Latch Status n" />
   <register name="PVP0_ILAT.ACUSUMSAT"          parent="PVP0_ILAT" bit-position="27" bit-size="1" description="ACU SUM Saturate Latch" />
   <register name="PVP0_ILAT.ACUPRODSAT"         parent="PVP0_ILAT" bit-position="26" bit-size="1" description="ACU PROD Saturate Latch" />
   <register name="PVP0_ILAT.ACUOUTSAT"          parent="PVP0_ILAT" bit-position="25" bit-size="1" description="ACU MIN/MAX Saturate Latch" />
   <register name="PVP0_ILAT.ACUDIVERR"          parent="PVP0_ILAT" bit-position="24" bit-size="1" description="ACU Divide By Zero Latch" />
   <register name="PVP0_ILAT.IIM1SOVF"           parent="PVP0_ILAT" bit-position="23" bit-size="1" description="IIM1 Signed Overflow Latch" />
   <register name="PVP0_ILAT.IIM1UOVF"           parent="PVP0_ILAT" bit-position="22" bit-size="1" description="IIM1 Unsigned Overflow Latch" />
   <register name="PVP0_ILAT.IIM0SOVF"           parent="PVP0_ILAT" bit-position="21" bit-size="1" description="IIM0 Signed Overflow Latch" />
   <register name="PVP0_ILAT.IIM0UOVF"           parent="PVP0_ILAT" bit-position="20" bit-size="1" description="IIM0 Unsigned Overflow Latch" />
   <register name="PVP0_ILAT.THC1RDY"            parent="PVP0_ILAT" bit-position="18" bit-size="1" description="THC1 Report Ready Latch" />
   <register name="PVP0_ILAT.THC0RDY"            parent="PVP0_ILAT" bit-position="16" bit-size="1" description="THC0 Report Ready Latch" />
   <register name="PVP0_ILAT.MPRDY"              parent="PVP0_ILAT" bit-position="15" bit-size="1" description="Memory Pipe Ready Latch" />
   <register name="PVP0_ILAT.CPRDY"              parent="PVP0_ILAT" bit-position="14" bit-size="1" description="Camera Pipe Ready Latch" />
   <register name="PVP0_ILAT.MPDRN"              parent="PVP0_ILAT" bit-position="13" bit-size="1" description="Memory Pipe Drain Done Latch" />
   <register name="PVP0_ILAT.CPDRN"              parent="PVP0_ILAT" bit-position="12" bit-size="1" description="Camera Pipe Drain Done Latch" />
   <register name="PVP0_ILAT.CPIPFOVF"           parent="PVP0_ILAT" bit-position="10" bit-size="1" description="Camera Pipe Pixel Overrun Latch" />
   <register name="PVP0_ILAT.MPOPFDAT"           parent="PVP0_ILAT" bit-position="9" bit-size="1" description="Memory Pipe First Pixel Latch" />
   <register name="PVP0_ILAT.CPOPFDAT"           parent="PVP0_ILAT" bit-position="8" bit-size="1" description="Camera Pipe First Pixel Latch" />
   <register name="PVP0_ILAT.CPSTOVF"            parent="PVP0_ILAT" bit-position="7" bit-size="1" description="Status DDE Stall Error Latch" />
   <register name="PVP0_ILAT.OPF2OVF"            parent="PVP0_ILAT" bit-position="6" bit-size="1" description="OPF2 DDE Stall Error Latch" />
   <register name="PVP0_ILAT.OPF1OVF"            parent="PVP0_ILAT" bit-position="5" bit-size="1" description="OPF1 DDE Stall Error Latch" />
   <register name="PVP0_ILAT.OPF0OVF"            parent="PVP0_ILAT" bit-position="4" bit-size="1" description="OPF0 DDE Stall Error Latch" />
   <register name="PVP0_ILAT.MPWRERR"            parent="PVP0_ILAT" bit-position="3" bit-size="1" description="Memory Pipe MMR Write Error Latch" />
   <register name="PVP0_ILAT.CPWRERR"            parent="PVP0_ILAT" bit-position="2" bit-size="1" description="Camera Pipe MMR Write Error Latch" />
   <register name="PVP0_ILAT.MPDC"               parent="PVP0_ILAT" bit-position="1" bit-size="1" description="Memory Pipe DC Mask" />
   <register name="PVP0_ILAT.CPDC"               parent="PVP0_ILAT" bit-position="0" bit-size="1" description="Camera Pipe DC Latch" />
<register name="PVP0_IREQ0"                      read-address="0xFFC1A018" write-address="0xFFC1A018" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 Interrupt Request n" />
   <register name="PVP0_IREQ0.ACUSUMSAT"         parent="PVP0_IREQ0" bit-position="27" bit-size="1" description="ACU SUM Saturate Request" />
   <register name="PVP0_IREQ0.ACUPRODSAT"        parent="PVP0_IREQ0" bit-position="26" bit-size="1" description="ACU PROD Saturate Request" />
   <register name="PVP0_IREQ0.ACUOUTSAT"         parent="PVP0_IREQ0" bit-position="25" bit-size="1" description="ACU MIN/MAX Saturate Request" />
   <register name="PVP0_IREQ0.ACUDIVERR"         parent="PVP0_IREQ0" bit-position="24" bit-size="1" description="ACU Divide By Zero Request" />
   <register name="PVP0_IREQ0.IIM1SOVF"          parent="PVP0_IREQ0" bit-position="23" bit-size="1" description="IIM1 Signed Overflow Request" />
   <register name="PVP0_IREQ0.IIM1UOVF"          parent="PVP0_IREQ0" bit-position="22" bit-size="1" description="IIM1 Unsigned Overflow Request" />
   <register name="PVP0_IREQ0.IIM0SOVF"          parent="PVP0_IREQ0" bit-position="21" bit-size="1" description="IIM0 Signed Overflow Request" />
   <register name="PVP0_IREQ0.IIM0UOVF"          parent="PVP0_IREQ0" bit-position="20" bit-size="1" description="IIM0 Unsigned Overflow Request" />
   <register name="PVP0_IREQ0.THC1RDY"           parent="PVP0_IREQ0" bit-position="18" bit-size="1" description="THC1 Report Ready Request" />
   <register name="PVP0_IREQ0.THC0RDY"           parent="PVP0_IREQ0" bit-position="16" bit-size="1" description="THC0 Report Ready Request" />
   <register name="PVP0_IREQ0.MPRDY"             parent="PVP0_IREQ0" bit-position="15" bit-size="1" description="Memory Pipe Ready Request" />
   <register name="PVP0_IREQ0.CPRDY"             parent="PVP0_IREQ0" bit-position="14" bit-size="1" description="Camera Pipe Ready Request" />
   <register name="PVP0_IREQ0.MPDRN"             parent="PVP0_IREQ0" bit-position="13" bit-size="1" description="Memory Pipe Drain Done Request" />
   <register name="PVP0_IREQ0.CPDRN"             parent="PVP0_IREQ0" bit-position="12" bit-size="1" description="Camera Pipe Drain Done Request" />
   <register name="PVP0_IREQ0.CPIPFOVF"          parent="PVP0_IREQ0" bit-position="10" bit-size="1" description="Camera Pipe Pixel Overrun Request" />
   <register name="PVP0_IREQ0.MPOPFDAT"          parent="PVP0_IREQ0" bit-position="9" bit-size="1" description="Memory Pipe First Pixel Request" />
   <register name="PVP0_IREQ0.CPOPFDAT"          parent="PVP0_IREQ0" bit-position="8" bit-size="1" description="Camera Pipe First Pixel Request" />
   <register name="PVP0_IREQ0.CPSTOVF"           parent="PVP0_IREQ0" bit-position="7" bit-size="1" description="Status DDE Stall Error Request" />
   <register name="PVP0_IREQ0.OPF2OVF"           parent="PVP0_IREQ0" bit-position="6" bit-size="1" description="OPF2 DDE Stall Error Request" />
   <register name="PVP0_IREQ0.OPF1OVF"           parent="PVP0_IREQ0" bit-position="5" bit-size="1" description="OPF1 DDE Stall Error Request" />
   <register name="PVP0_IREQ0.OPF0OVF"           parent="PVP0_IREQ0" bit-position="4" bit-size="1" description="OPF0 DDE Stall Error Request" />
   <register name="PVP0_IREQ0.MPWRERR"           parent="PVP0_IREQ0" bit-position="3" bit-size="1" description="Memory Pipe MMR Write Error Request" />
   <register name="PVP0_IREQ0.CPWRERR"           parent="PVP0_IREQ0" bit-position="2" bit-size="1" description="Camera Pipe MMR Write Error Request" />
   <register name="PVP0_IREQ0.MPDC"              parent="PVP0_IREQ0" bit-position="1" bit-size="1" description="Memory Pipe DC Request" />
   <register name="PVP0_IREQ0.CPDC"              parent="PVP0_IREQ0" bit-position="0" bit-size="1" description="Camera Pipe DC Request" />
<register name="PVP0_IREQ1"                      read-address="0xFFC1A01C" write-address="0xFFC1A01C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 Interrupt Request n" />
   <register name="PVP0_IREQ1.ACUSUMSAT"         parent="PVP0_IREQ1" bit-position="27" bit-size="1" description="ACU SUM Saturate Request" />
   <register name="PVP0_IREQ1.ACUPRODSAT"        parent="PVP0_IREQ1" bit-position="26" bit-size="1" description="ACU PROD Saturate Request" />
   <register name="PVP0_IREQ1.ACUOUTSAT"         parent="PVP0_IREQ1" bit-position="25" bit-size="1" description="ACU MIN/MAX Saturate Request" />
   <register name="PVP0_IREQ1.ACUDIVERR"         parent="PVP0_IREQ1" bit-position="24" bit-size="1" description="ACU Divide By Zero Request" />
   <register name="PVP0_IREQ1.IIM1SOVF"          parent="PVP0_IREQ1" bit-position="23" bit-size="1" description="IIM1 Signed Overflow Request" />
   <register name="PVP0_IREQ1.IIM1UOVF"          parent="PVP0_IREQ1" bit-position="22" bit-size="1" description="IIM1 Unsigned Overflow Request" />
   <register name="PVP0_IREQ1.IIM0SOVF"          parent="PVP0_IREQ1" bit-position="21" bit-size="1" description="IIM0 Signed Overflow Request" />
   <register name="PVP0_IREQ1.IIM0UOVF"          parent="PVP0_IREQ1" bit-position="20" bit-size="1" description="IIM0 Unsigned Overflow Request" />
   <register name="PVP0_IREQ1.THC1RDY"           parent="PVP0_IREQ1" bit-position="18" bit-size="1" description="THC1 Report Ready Request" />
   <register name="PVP0_IREQ1.THC0RDY"           parent="PVP0_IREQ1" bit-position="16" bit-size="1" description="THC0 Report Ready Request" />
   <register name="PVP0_IREQ1.MPRDY"             parent="PVP0_IREQ1" bit-position="15" bit-size="1" description="Memory Pipe Ready Request" />
   <register name="PVP0_IREQ1.CPRDY"             parent="PVP0_IREQ1" bit-position="14" bit-size="1" description="Camera Pipe Ready Request" />
   <register name="PVP0_IREQ1.MPDRN"             parent="PVP0_IREQ1" bit-position="13" bit-size="1" description="Memory Pipe Drain Done Request" />
   <register name="PVP0_IREQ1.CPDRN"             parent="PVP0_IREQ1" bit-position="12" bit-size="1" description="Camera Pipe Drain Done Request" />
   <register name="PVP0_IREQ1.CPIPFOVF"          parent="PVP0_IREQ1" bit-position="10" bit-size="1" description="Camera Pipe Pixel Overrun Request" />
   <register name="PVP0_IREQ1.MPOPFDAT"          parent="PVP0_IREQ1" bit-position="9" bit-size="1" description="Memory Pipe First Pixel Request" />
   <register name="PVP0_IREQ1.CPOPFDAT"          parent="PVP0_IREQ1" bit-position="8" bit-size="1" description="Camera Pipe First Pixel Request" />
   <register name="PVP0_IREQ1.CPSTOVF"           parent="PVP0_IREQ1" bit-position="7" bit-size="1" description="Status DDE Stall Error Request" />
   <register name="PVP0_IREQ1.OPF2OVF"           parent="PVP0_IREQ1" bit-position="6" bit-size="1" description="OPF2 DDE Stall Error Request" />
   <register name="PVP0_IREQ1.OPF1OVF"           parent="PVP0_IREQ1" bit-position="5" bit-size="1" description="OPF1 DDE Stall Error Request" />
   <register name="PVP0_IREQ1.OPF0OVF"           parent="PVP0_IREQ1" bit-position="4" bit-size="1" description="OPF0 DDE Stall Error Request" />
   <register name="PVP0_IREQ1.MPWRERR"           parent="PVP0_IREQ1" bit-position="3" bit-size="1" description="Memory Pipe MMR Write Error Request" />
   <register name="PVP0_IREQ1.CPWRERR"           parent="PVP0_IREQ1" bit-position="2" bit-size="1" description="Camera Pipe MMR Write Error Request" />
   <register name="PVP0_IREQ1.MPDC"              parent="PVP0_IREQ1" bit-position="1" bit-size="1" description="Memory Pipe DC Request" />
   <register name="PVP0_IREQ1.CPDC"              parent="PVP0_IREQ1" bit-position="0" bit-size="1" description="Camera Pipe DC Request" />
<register name="PVP0_OPF0_CFG"                   read-address="0xFFC1A020" write-address="0xFFC1A020" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 OPFn (Camera Pipe) Configuration" />
   <register name="PVP0_OPF0_CFG.IBLOCK0"        parent="PVP0_OPF0_CFG" bit-position="8" bit-size="8" description="Input Block ID" />
   <register name="PVP0_OPF0_CFG.IPORT0"         parent="PVP0_OPF0_CFG" bit-position="4" bit-size="2" description="Input Port ID" />
   <register name="PVP0_OPF0_CFG.MPIPE"          parent="PVP0_OPF0_CFG" bit-position="2" bit-size="1" description="Memory Pipe" />
   <register name="PVP0_OPF0_CFG.START"          parent="PVP0_OPF0_CFG" bit-position="0" bit-size="1" description="Start" />
<register name="PVP0_OPF1_CFG"                   read-address="0xFFC1A040" write-address="0xFFC1A040" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 OPFn (Camera Pipe) Configuration" />
   <register name="PVP0_OPF1_CFG.IBLOCK0"        parent="PVP0_OPF1_CFG" bit-position="8" bit-size="8" description="Input Block ID" />
   <register name="PVP0_OPF1_CFG.IPORT0"         parent="PVP0_OPF1_CFG" bit-position="4" bit-size="2" description="Input Port ID" />
   <register name="PVP0_OPF1_CFG.MPIPE"          parent="PVP0_OPF1_CFG" bit-position="2" bit-size="1" description="Memory Pipe" />
   <register name="PVP0_OPF1_CFG.START"          parent="PVP0_OPF1_CFG" bit-position="0" bit-size="1" description="Start" />
<register name="PVP0_OPF2_CFG"                   read-address="0xFFC1A060" write-address="0xFFC1A060" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 OPFn (Camera Pipe) Configuration" />
   <register name="PVP0_OPF2_CFG.IBLOCK0"        parent="PVP0_OPF2_CFG" bit-position="8" bit-size="8" description="Input Block ID" />
   <register name="PVP0_OPF2_CFG.IPORT0"         parent="PVP0_OPF2_CFG" bit-position="4" bit-size="2" description="Input Port ID" />
   <register name="PVP0_OPF2_CFG.MPIPE"          parent="PVP0_OPF2_CFG" bit-position="2" bit-size="1" description="Memory Pipe" />
   <register name="PVP0_OPF2_CFG.START"          parent="PVP0_OPF2_CFG" bit-position="0" bit-size="1" description="Start" />
<register name="PVP0_OPF0_CTL"                   read-address="0xFFC1A024" write-address="0xFFC1A024" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 OPFn (Camera Pipe) Control" />
   <register name="PVP0_OPF0_CTL.FINISH"         parent="PVP0_OPF0_CTL" bit-position="12" bit-size="1" description="Finish Enable" />
   <register name="PVP0_OPF0_CTL.OSIZE"          parent="PVP0_OPF0_CTL" bit-position="8" bit-size="2" description="Output Data Size" />
   <register name="PVP0_OPF0_CTL.QFRMT"          parent="PVP0_OPF0_CTL" bit-position="5" bit-size="1" description="Q Format Correction" />
   <register name="PVP0_OPF0_CTL.IUP16"          parent="PVP0_OPF0_CTL" bit-position="4" bit-size="1" description="Input Upper 16-Bit Data" />
   <register name="PVP0_OPF0_CTL.ISIZE"          parent="PVP0_OPF0_CTL" bit-position="0" bit-size="2" description="Input Data Size" />
<register name="PVP0_OPF1_CTL"                   read-address="0xFFC1A044" write-address="0xFFC1A044" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 OPFn (Camera Pipe) Control" />
   <register name="PVP0_OPF1_CTL.FINISH"         parent="PVP0_OPF1_CTL" bit-position="12" bit-size="1" description="Finish Enable" />
   <register name="PVP0_OPF1_CTL.OSIZE"          parent="PVP0_OPF1_CTL" bit-position="8" bit-size="2" description="Output Data Size" />
   <register name="PVP0_OPF1_CTL.QFRMT"          parent="PVP0_OPF1_CTL" bit-position="5" bit-size="1" description="Q Format Correction" />
   <register name="PVP0_OPF1_CTL.IUP16"          parent="PVP0_OPF1_CTL" bit-position="4" bit-size="1" description="Input Upper 16-Bit Data" />
   <register name="PVP0_OPF1_CTL.ISIZE"          parent="PVP0_OPF1_CTL" bit-position="0" bit-size="2" description="Input Data Size" />
<register name="PVP0_OPF2_CTL"                   read-address="0xFFC1A064" write-address="0xFFC1A064" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 OPFn (Camera Pipe) Control" />
   <register name="PVP0_OPF2_CTL.FINISH"         parent="PVP0_OPF2_CTL" bit-position="12" bit-size="1" description="Finish Enable" />
   <register name="PVP0_OPF2_CTL.OSIZE"          parent="PVP0_OPF2_CTL" bit-position="8" bit-size="2" description="Output Data Size" />
   <register name="PVP0_OPF2_CTL.QFRMT"          parent="PVP0_OPF2_CTL" bit-position="5" bit-size="1" description="Q Format Correction" />
   <register name="PVP0_OPF2_CTL.IUP16"          parent="PVP0_OPF2_CTL" bit-position="4" bit-size="1" description="Input Upper 16-Bit Data" />
   <register name="PVP0_OPF2_CTL.ISIZE"          parent="PVP0_OPF2_CTL" bit-position="0" bit-size="2" description="Input Data Size" />
<register name="PVP0_OPF3_CFG"                   read-address="0xFFC1A080" write-address="0xFFC1A080" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 OPF3 (Memory Pipe) Configuration" />
   <register name="PVP0_OPF3_CFG.IBLOCK0"        parent="PVP0_OPF3_CFG" bit-position="8" bit-size="8" description="Input Block ID" />
   <register name="PVP0_OPF3_CFG.IPORT0"         parent="PVP0_OPF3_CFG" bit-position="4" bit-size="2" description="Input Port ID" />
   <register name="PVP0_OPF3_CFG.MPIPE"          parent="PVP0_OPF3_CFG" bit-position="2" bit-size="1" description="Memory Pipe" />
   <register name="PVP0_OPF3_CFG.START"          parent="PVP0_OPF3_CFG" bit-position="0" bit-size="1" description="Start" />
<register name="PVP0_OPF3_CTL"                   read-address="0xFFC1A084" write-address="0xFFC1A084" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 OPF3 (Memory Pipe) Control" />
   <register name="PVP0_OPF3_CTL.FINISH"         parent="PVP0_OPF3_CTL" bit-position="12" bit-size="1" description="Finish Enable" />
   <register name="PVP0_OPF3_CTL.OSIZE"          parent="PVP0_OPF3_CTL" bit-position="8" bit-size="2" description="Output Data Size" />
   <register name="PVP0_OPF3_CTL.QFRMT"          parent="PVP0_OPF3_CTL" bit-position="5" bit-size="1" description="Q Format Correction" />
   <register name="PVP0_OPF3_CTL.IUP16"          parent="PVP0_OPF3_CTL" bit-position="4" bit-size="1" description="Input Upper 16-Bit Data" />
   <register name="PVP0_OPF3_CTL.ISIZE"          parent="PVP0_OPF3_CTL" bit-position="0" bit-size="2" description="Input Data Size" />
<register name="PVP0_PEC_CFG"                    read-address="0xFFC1A0A0" write-address="0xFFC1A0A0" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 PEC Configuration" />
   <register name="PVP0_PEC_CFG.IBLOCK0"         parent="PVP0_PEC_CFG" bit-position="8" bit-size="8" description="Input Block ID" />
   <register name="PVP0_PEC_CFG.IPORT0"          parent="PVP0_PEC_CFG" bit-position="4" bit-size="2" description="Input Port ID" />
   <register name="PVP0_PEC_CFG.MPIPE"           parent="PVP0_PEC_CFG" bit-position="2" bit-size="1" description="Memory Pipe" />
   <register name="PVP0_PEC_CFG.START"           parent="PVP0_PEC_CFG" bit-position="0" bit-size="1" description="Start" />
<register name="PVP0_PEC_CTL"                    read-address="0xFFC1A0A4" write-address="0xFFC1A0A4" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 PEC Control" />
   <register name="PVP0_PEC_CTL.IGNTH1"          parent="PVP0_PEC_CTL" bit-position="3" bit-size="1" description="Ignore TH1 Threshold for Encoding" />
   <register name="PVP0_PEC_CTL.OSIZE"           parent="PVP0_PEC_CTL" bit-position="2" bit-size="1" description="Output Data Size per Bin" />
   <register name="PVP0_PEC_CTL.ZCRSS"           parent="PVP0_PEC_CTL" bit-position="1" bit-size="1" description="Zero Cross" />
   <register name="PVP0_PEC_CTL.MODE"            parent="PVP0_PEC_CTL" bit-position="0" bit-size="1" description="Derivative Mode Select" />
<register name="PVP0_PEC_D1TH0"                  read-address="0xFFC1A0A8" write-address="0xFFC1A0A8" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 PEC Lower Hysteresis Threshold" />
   <register name="PVP0_PEC_D1TH0.VALUE"         parent="PVP0_PEC_D1TH0" bit-position="0" bit-size="16" description="Lower Hysteresis Threshold" />
<register name="PVP0_PEC_D1TH1"                  read-address="0xFFC1A0AC" write-address="0xFFC1A0AC" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 PEC Upper Hysteresis Threshold" />
   <register name="PVP0_PEC_D1TH1.VALUE"         parent="PVP0_PEC_D1TH1" bit-position="0" bit-size="16" description="Upper Hysteresis Threshold" />
<register name="PVP0_PEC_D2TH0"                  read-address="0xFFC1A0B0" write-address="0xFFC1A0B0" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 PEC Weak Zero Crossing Threshold" />
   <register name="PVP0_PEC_D2TH0.VALUE"         parent="PVP0_PEC_D2TH0" bit-position="0" bit-size="15" description="Weak Zero Crossing Threshold" />
<register name="PVP0_PEC_D2TH1"                  read-address="0xFFC1A0B4" write-address="0xFFC1A0B4" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 PEC Strong Zero Crossing Threshold" />
   <register name="PVP0_PEC_D2TH1.VALUE"         parent="PVP0_PEC_D2TH1" bit-position="0" bit-size="15" description="Strong Zero Crossing Threshold" />
<register name="PVP0_IIM0_CFG"                   read-address="0xFFC1A0C0" write-address="0xFFC1A0C0" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IIMn Configuration" />
   <register name="PVP0_IIM0_CFG.IBLOCK0"        parent="PVP0_IIM0_CFG" bit-position="8" bit-size="8" description="Input Block ID" />
   <register name="PVP0_IIM0_CFG.IPORT0"         parent="PVP0_IIM0_CFG" bit-position="4" bit-size="2" description="Input Port ID" />
   <register name="PVP0_IIM0_CFG.MPIPE"          parent="PVP0_IIM0_CFG" bit-position="2" bit-size="1" description="Memory Pipe" />
   <register name="PVP0_IIM0_CFG.START"          parent="PVP0_IIM0_CFG" bit-position="0" bit-size="1" description="Start" />
<register name="PVP0_IIM1_CFG"                   read-address="0xFFC1A0E0" write-address="0xFFC1A0E0" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IIMn Configuration" />
   <register name="PVP0_IIM1_CFG.IBLOCK0"        parent="PVP0_IIM1_CFG" bit-position="8" bit-size="8" description="Input Block ID" />
   <register name="PVP0_IIM1_CFG.IPORT0"         parent="PVP0_IIM1_CFG" bit-position="4" bit-size="2" description="Input Port ID" />
   <register name="PVP0_IIM1_CFG.MPIPE"          parent="PVP0_IIM1_CFG" bit-position="2" bit-size="1" description="Memory Pipe" />
   <register name="PVP0_IIM1_CFG.START"          parent="PVP0_IIM1_CFG" bit-position="0" bit-size="1" description="Start" />
<register name="PVP0_IIM0_CTL"                   read-address="0xFFC1A0C4" write-address="0xFFC1A0C4" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IIMn Control" />
   <register name="PVP0_IIM0_CTL.SHIFT"          parent="PVP0_IIM0_CTL" bit-position="8" bit-size="5" description="Shift Select" />
   <register name="PVP0_IIM0_CTL.WIDTH"          parent="PVP0_IIM0_CTL" bit-position="2" bit-size="2" description="Width Select" />
   <register name="PVP0_IIM0_CTL.MODE"           parent="PVP0_IIM0_CTL" bit-position="0" bit-size="2" description="Mode Select" />
<register name="PVP0_IIM1_CTL"                   read-address="0xFFC1A0E4" write-address="0xFFC1A0E4" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IIMn Control" />
   <register name="PVP0_IIM1_CTL.SHIFT"          parent="PVP0_IIM1_CTL" bit-position="8" bit-size="5" description="Shift Select" />
   <register name="PVP0_IIM1_CTL.WIDTH"          parent="PVP0_IIM1_CTL" bit-position="2" bit-size="2" description="Width Select" />
   <register name="PVP0_IIM1_CTL.MODE"           parent="PVP0_IIM1_CTL" bit-position="0" bit-size="2" description="Mode Select" />
<register name="PVP0_IIM0_SCALE"                 read-address="0xFFC1A0C8" write-address="0xFFC1A0C8" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IIMn Scaling Values" />
   <register name="PVP0_IIM0_SCALE.VSCL"         parent="PVP0_IIM0_SCALE" bit-position="16" bit-size="9" description="Vertical Scaling Factor" />
   <register name="PVP0_IIM0_SCALE.HSCL"         parent="PVP0_IIM0_SCALE" bit-position="0" bit-size="10" description="Horizontal Scaling Factor" />
<register name="PVP0_IIM1_SCALE"                 read-address="0xFFC1A0E8" write-address="0xFFC1A0E8" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IIMn Scaling Values" />
   <register name="PVP0_IIM1_SCALE.VSCL"         parent="PVP0_IIM1_SCALE" bit-position="16" bit-size="9" description="Vertical Scaling Factor" />
   <register name="PVP0_IIM1_SCALE.HSCL"         parent="PVP0_IIM1_SCALE" bit-position="0" bit-size="10" description="Horizontal Scaling Factor" />
<register name="PVP0_IIM0_SOVF_STAT"             read-address="0xFFC1A0CC" write-address="0xFFC1A0CC" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IIMn Signed Overflow Status" />
   <register name="PVP0_IIM0_SOVF_STAT.VPOS"     parent="PVP0_IIM0_SOVF_STAT" bit-position="16" bit-size="10" description="Veritcal Pixel Coordinate" />
   <register name="PVP0_IIM0_SOVF_STAT.HPOS"     parent="PVP0_IIM0_SOVF_STAT" bit-position="0" bit-size="11" description="Horizontal Pixel Coordinate" />
<register name="PVP0_IIM1_SOVF_STAT"             read-address="0xFFC1A0EC" write-address="0xFFC1A0EC" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IIMn Signed Overflow Status" />
   <register name="PVP0_IIM1_SOVF_STAT.VPOS"     parent="PVP0_IIM1_SOVF_STAT" bit-position="16" bit-size="10" description="Veritcal Pixel Coordinate" />
   <register name="PVP0_IIM1_SOVF_STAT.HPOS"     parent="PVP0_IIM1_SOVF_STAT" bit-position="0" bit-size="11" description="Horizontal Pixel Coordinate" />
<register name="PVP0_IIM0_UOVF_STAT"             read-address="0xFFC1A0D0" write-address="0xFFC1A0D0" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IIMn Unsigned Overflow Status" />
   <register name="PVP0_IIM0_UOVF_STAT.VPOS"     parent="PVP0_IIM0_UOVF_STAT" bit-position="16" bit-size="10" description="Veritcal Pixel Coordinate" />
   <register name="PVP0_IIM0_UOVF_STAT.HPOS"     parent="PVP0_IIM0_UOVF_STAT" bit-position="0" bit-size="11" description="Horizontal Pixel Coordinate" />
<register name="PVP0_IIM1_UOVF_STAT"             read-address="0xFFC1A0F0" write-address="0xFFC1A0F0" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IIMn Unsigned Overflow Status" />
   <register name="PVP0_IIM1_UOVF_STAT.VPOS"     parent="PVP0_IIM1_UOVF_STAT" bit-position="16" bit-size="10" description="Veritcal Pixel Coordinate" />
   <register name="PVP0_IIM1_UOVF_STAT.HPOS"     parent="PVP0_IIM1_UOVF_STAT" bit-position="0" bit-size="11" description="Horizontal Pixel Coordinate" />
<register name="PVP0_ACU_CFG"                    read-address="0xFFC1A100" write-address="0xFFC1A100" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 ACU Configuration" />
   <register name="PVP0_ACU_CFG.IBLOCK1"         parent="PVP0_ACU_CFG" bit-position="16" bit-size="8" description="Input Block 1 ID" />
   <register name="PVP0_ACU_CFG.IBLOCK0"         parent="PVP0_ACU_CFG" bit-position="8" bit-size="8" description="Input Block 0 ID" />
   <register name="PVP0_ACU_CFG.IPORT1"          parent="PVP0_ACU_CFG" bit-position="6" bit-size="2" description="Input Port 1 ID" />
   <register name="PVP0_ACU_CFG.IPORT0"          parent="PVP0_ACU_CFG" bit-position="4" bit-size="2" description="Input Port 0 ID" />
   <register name="PVP0_ACU_CFG.MPIPE"           parent="PVP0_ACU_CFG" bit-position="2" bit-size="1" description="Memory Pipe" />
   <register name="PVP0_ACU_CFG.START"           parent="PVP0_ACU_CFG" bit-position="0" bit-size="1" description="Start" />
<register name="PVP0_ACU_CTL"                    read-address="0xFFC1A104" write-address="0xFFC1A104" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 ACU Control" />
   <register name="PVP0_ACU_CTL.SUMOP"           parent="PVP0_ACU_CTL" bit-position="28" bit-size="1" description="Sum Operation" />
   <register name="PVP0_ACU_CTL.SUMISW"          parent="PVP0_ACU_CTL" bit-position="27" bit-size="1" description="Sum Input Swap" />
   <register name="PVP0_ACU_CTL.SUMINP"          parent="PVP0_ACU_CTL" bit-position="24" bit-size="2" description="Sum Inputs for Adder" />
   <register name="PVP0_ACU_CTL.PRDOP"           parent="PVP0_ACU_CTL" bit-position="20" bit-size="2" description="Prod Operation" />
   <register name="PVP0_ACU_CTL.PRDISW"          parent="PVP0_ACU_CTL" bit-position="19" bit-size="1" description="Prod Input Swap" />
   <register name="PVP0_ACU_CTL.PRDINP"          parent="PVP0_ACU_CTL" bit-position="16" bit-size="2" description="Prod Inputs for Mult/Div" />
   <register name="PVP0_ACU_CTL.ACCFRAME"        parent="PVP0_ACU_CTL" bit-position="15" bit-size="1" description="Accumulator Frame" />
   <register name="PVP0_ACU_CTL.ACCINP"          parent="PVP0_ACU_CTL" bit-position="8" bit-size="2" description="Accumulator Input" />
   <register name="PVP0_ACU_CTL.SFTINP"          parent="PVP0_ACU_CTL" bit-position="0" bit-size="2" description="Shift Input" />
<register name="PVP0_ACU_OFFSET"                 read-address="0xFFC1A108" write-address="0xFFC1A108" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 ACU SUM Constant" />
<register name="PVP0_ACU_FACTOR"                 read-address="0xFFC1A10C" write-address="0xFFC1A10C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 ACU PROD Constant" />
<register name="PVP0_ACU_SHIFT"                  read-address="0xFFC1A110" write-address="0xFFC1A110" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 ACU Shift Constant" />
   <register name="PVP0_ACU_SHIFT.VALUE"         parent="PVP0_ACU_SHIFT" bit-position="0" bit-size="6" description="SHIFT Constant" />
<register name="PVP0_ACU_MIN"                    read-address="0xFFC1A114" write-address="0xFFC1A114" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 ACU Lower Sat Threshold Min" />
<register name="PVP0_ACU_MAX"                    read-address="0xFFC1A118" write-address="0xFFC1A118" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 ACU Upper Sat Threshold Max" />
<register name="PVP0_UDS_CFG"                    read-address="0xFFC1A140" write-address="0xFFC1A140" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 UDS Configuration" />
   <register name="PVP0_UDS_CFG.IBLOCK0"         parent="PVP0_UDS_CFG" bit-position="8" bit-size="8" description="Input Block ID" />
   <register name="PVP0_UDS_CFG.IPORT0"          parent="PVP0_UDS_CFG" bit-position="4" bit-size="2" description="Input Port ID" />
   <register name="PVP0_UDS_CFG.MPIPE"           parent="PVP0_UDS_CFG" bit-position="2" bit-size="1" description="Memory Pipe" />
   <register name="PVP0_UDS_CFG.START"           parent="PVP0_UDS_CFG" bit-position="0" bit-size="1" description="Start" />
<register name="PVP0_UDS_CTL"                    read-address="0xFFC1A144" write-address="0xFFC1A144" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 UDS Control" />
   <register name="PVP0_UDS_CTL.AAVG"            parent="PVP0_UDS_CTL" bit-position="0" bit-size="1" description="Automatic Averaging" />
<register name="PVP0_UDS_OHCNT"                  read-address="0xFFC1A148" write-address="0xFFC1A148" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 UDS Output HCNT" />
   <register name="PVP0_UDS_OHCNT.VALUE"         parent="PVP0_UDS_OHCNT" bit-position="4" bit-size="4" description="H Dimension of Output Frame" />
<register name="PVP0_UDS_OVCNT"                  read-address="0xFFC1A14C" write-address="0xFFC1A14C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 UDS Output VCNT" />
   <register name="PVP0_UDS_OVCNT.VALUE"         parent="PVP0_UDS_OVCNT" bit-position="4" bit-size="4" description="V Dimension of Output Frame" />
<register name="PVP0_UDS_HAVG"                   read-address="0xFFC1A150" write-address="0xFFC1A150" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 UDS HAVG" />
   <register name="PVP0_UDS_HAVG.VALUE"          parent="PVP0_UDS_HAVG" bit-position="0" bit-size="8" description="H Filter Taps" />
<register name="PVP0_UDS_VAVG"                   read-address="0xFFC1A154" write-address="0xFFC1A154" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 UDS VAVG" />
   <register name="PVP0_UDS_VAVG.VALUE"          parent="PVP0_UDS_VAVG" bit-position="0" bit-size="7" description="V Filter Taps" />
<register name="PVP0_IPF0_CFG"                   read-address="0xFFC1A180" write-address="0xFFC1A180" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IPF0 (Camera Pipe) Configuration" />
   <register name="PVP0_IPF0_CFG.STATWCNT"       parent="PVP0_IPF0_CFG" bit-position="24" bit-size="8" description="Camera Pipe DMA Status" />
   <register name="PVP0_IPF0_CFG.MPIPE"          parent="PVP0_IPF0_CFG" bit-position="2" bit-size="1" description="Memory Pipe" />
   <register name="PVP0_IPF0_CFG.START"          parent="PVP0_IPF0_CFG" bit-position="0" bit-size="1" description="Start" />
<register name="PVP0_IPF0_PIPECTL"               read-address="0xFFC1A184" write-address="0xFFC1A184" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IPFn (Camera/Memory Pipe) Pipe Control" />
   <register name="PVP0_IPF0_PIPECTL.STATEN"     parent="PVP0_IPF0_PIPECTL" bit-position="4" bit-size="1" description="DMA Status Enable" />
   <register name="PVP0_IPF0_PIPECTL.DRAIN"      parent="PVP0_IPF0_PIPECTL" bit-position="0" bit-size="1" description="Drain Enable" />
<register name="PVP0_IPF1_PIPECTL"               read-address="0xFFC1A1C4" write-address="0xFFC1A1C4" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IPFn (Camera/Memory Pipe) Pipe Control" />
   <register name="PVP0_IPF1_PIPECTL.STATEN"     parent="PVP0_IPF1_PIPECTL" bit-position="4" bit-size="1" description="DMA Status Enable" />
   <register name="PVP0_IPF1_PIPECTL.DRAIN"      parent="PVP0_IPF1_PIPECTL" bit-position="0" bit-size="1" description="Drain Enable" />
<register name="PVP0_IPF0_CTL"                   read-address="0xFFC1A188" write-address="0xFFC1A188" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IPFn (Camera/Memory Pipe) Control" />
   <register name="PVP0_IPF0_CTL.QFRMT"          parent="PVP0_IPF0_CTL" bit-position="27" bit-size="1" description="Q Format Correction" />
   <register name="PVP0_IPF0_CTL.SIGNEXT"        parent="PVP0_IPF0_CTL" bit-position="26" bit-size="1" description="Sign Extend" />
   <register name="PVP0_IPF0_CTL.EXTRED"         parent="PVP0_IPF0_CTL" bit-position="25" bit-size="1" description="Extract Red/Green" />
   <register name="PVP0_IPF0_CTL.UNPACK"         parent="PVP0_IPF0_CTL" bit-position="24" bit-size="1" description="Unpack Incoming" />
   <register name="PVP0_IPF0_CTL.CFRMT"          parent="PVP0_IPF0_CTL" bit-position="16" bit-size="5" description="Color Space Format" />
   <register name="PVP0_IPF0_CTL.OPORT2EN"       parent="PVP0_IPF0_CTL" bit-position="12" bit-size="1" description="Output Port 2 Enable" />
   <register name="PVP0_IPF0_CTL.OPORT1EN"       parent="PVP0_IPF0_CTL" bit-position="8" bit-size="2" description="Output Port 1 Enable" />
   <register name="PVP0_IPF0_CTL.OPORT0EN"       parent="PVP0_IPF0_CTL" bit-position="4" bit-size="1" description="Output Port 0 Enable" />
<register name="PVP0_IPF1_CTL"                   read-address="0xFFC1A1C8" write-address="0xFFC1A1C8" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IPFn (Camera/Memory Pipe) Control" />
   <register name="PVP0_IPF1_CTL.QFRMT"          parent="PVP0_IPF1_CTL" bit-position="27" bit-size="1" description="Q Format Correction" />
   <register name="PVP0_IPF1_CTL.SIGNEXT"        parent="PVP0_IPF1_CTL" bit-position="26" bit-size="1" description="Sign Extend" />
   <register name="PVP0_IPF1_CTL.EXTRED"         parent="PVP0_IPF1_CTL" bit-position="25" bit-size="1" description="Extract Red/Green" />
   <register name="PVP0_IPF1_CTL.UNPACK"         parent="PVP0_IPF1_CTL" bit-position="24" bit-size="1" description="Unpack Incoming" />
   <register name="PVP0_IPF1_CTL.CFRMT"          parent="PVP0_IPF1_CTL" bit-position="16" bit-size="5" description="Color Space Format" />
   <register name="PVP0_IPF1_CTL.OPORT2EN"       parent="PVP0_IPF1_CTL" bit-position="12" bit-size="1" description="Output Port 2 Enable" />
   <register name="PVP0_IPF1_CTL.OPORT1EN"       parent="PVP0_IPF1_CTL" bit-position="8" bit-size="2" description="Output Port 1 Enable" />
   <register name="PVP0_IPF1_CTL.OPORT0EN"       parent="PVP0_IPF1_CTL" bit-position="4" bit-size="1" description="Output Port 0 Enable" />
<register name="PVP0_IPF0_TAG"                   read-address="0xFFC1A18C" write-address="0xFFC1A18C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IPFn (Camera/Memory Pipe) TAG Value" />
   <register name="PVP0_IPF0_TAG.VALUE"          parent="PVP0_IPF0_TAG" bit-position="0" bit-size="16" description="TAG Value" />
<register name="PVP0_IPF1_TAG"                   read-address="0xFFC1A1CC" write-address="0xFFC1A1CC" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IPFn (Camera/Memory Pipe) TAG Value" />
   <register name="PVP0_IPF1_TAG.VALUE"          parent="PVP0_IPF1_TAG" bit-position="0" bit-size="16" description="TAG Value" />
<register name="PVP0_IPF0_FCNT"                  read-address="0xFFC1A190" write-address="0xFFC1A190" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IPFn (Camera/Memory Pipe) Frame Count" />
<register name="PVP0_IPF1_FCNT"                  read-address="0xFFC1A1D0" write-address="0xFFC1A1D0" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IPFn (Camera/Memory Pipe) Frame Count" />
<register name="PVP0_IPF0_HCNT"                  read-address="0xFFC1A194" write-address="0xFFC1A194" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IPFn (Camera/Memory Pipe) Horizontal Count" />
   <register name="PVP0_IPF0_HCNT.VALUE"         parent="PVP0_IPF0_HCNT" bit-position="0" bit-size="16" description="Effective Width of ROI" />
<register name="PVP0_IPF1_HCNT"                  read-address="0xFFC1A1D4" write-address="0xFFC1A1D4" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IPFn (Camera/Memory Pipe) Horizontal Count" />
   <register name="PVP0_IPF1_HCNT.VALUE"         parent="PVP0_IPF1_HCNT" bit-position="0" bit-size="16" description="Effective Width of ROI" />
<register name="PVP0_IPF0_VCNT"                  read-address="0xFFC1A198" write-address="0xFFC1A198" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IPFn (Camera/Memory Pipe) Vertical Count" />
   <register name="PVP0_IPF0_VCNT.VALUE"         parent="PVP0_IPF0_VCNT" bit-position="0" bit-size="16" description="Effective Height of ROI" />
<register name="PVP0_IPF1_VCNT"                  read-address="0xFFC1A1D8" write-address="0xFFC1A1D8" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IPFn (Camera/Memory Pipe) Vertical Count" />
   <register name="PVP0_IPF1_VCNT.VALUE"         parent="PVP0_IPF1_VCNT" bit-position="0" bit-size="16" description="Effective Height of ROI" />
<register name="PVP0_IPF0_HPOS"                  read-address="0xFFC1A19C" write-address="0xFFC1A19C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IPF0 (Camera Pipe) Horizontal Position" />
   <register name="PVP0_IPF0_HPOS.VALUE"         parent="PVP0_IPF0_HPOS" bit-position="0" bit-size="16" description="Horizontal Delay of ROI" />
<register name="PVP0_IPF0_VPOS"                  read-address="0xFFC1A1A0" write-address="0xFFC1A1A0" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IPF0 (Camera Pipe) Vertical Position" />
   <register name="PVP0_IPF0_VPOS.VALUE"         parent="PVP0_IPF0_VPOS" bit-position="0" bit-size="16" description="Vertical Delay of ROI" />
<register name="PVP0_IPF0_TAG_STAT"              read-address="0xFFC1A1A4" write-address="0xFFC1A1A4" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IPFn (Camera/Memory Pipe) TAG Status" />
   <register name="PVP0_IPF0_TAG_STAT.VALUE"     parent="PVP0_IPF0_TAG_STAT" bit-position="0" bit-size="16" description="TAG Value" />
<register name="PVP0_IPF1_TAG_STAT"              read-address="0xFFC1A1E4" write-address="0xFFC1A1E4" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IPFn (Camera/Memory Pipe) TAG Status" />
   <register name="PVP0_IPF1_TAG_STAT.VALUE"     parent="PVP0_IPF1_TAG_STAT" bit-position="0" bit-size="16" description="TAG Value" />
<register name="PVP0_IPF1_CFG"                   read-address="0xFFC1A1C0" write-address="0xFFC1A1C0" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 IPF1 (Memory Pipe) Configuration" />
   <register name="PVP0_IPF1_CFG.STATWCNT"       parent="PVP0_IPF1_CFG" bit-position="24" bit-size="8" description="Status Word Count" />
   <register name="PVP0_IPF1_CFG.MPIPE"          parent="PVP0_IPF1_CFG" bit-position="2" bit-size="1" description="Memory Pipe" />
   <register name="PVP0_IPF1_CFG.START"          parent="PVP0_IPF1_CFG" bit-position="0" bit-size="1" description="Start" />
<register name="PVP0_CNV0_CFG"                   read-address="0xFFC1A200" write-address="0xFFC1A200" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Configuration" />
   <register name="PVP0_CNV0_CFG.IBLOCK0"        parent="PVP0_CNV0_CFG" bit-position="8" bit-size="8" description="Input Block ID" />
   <register name="PVP0_CNV0_CFG.IPORT0"         parent="PVP0_CNV0_CFG" bit-position="4" bit-size="2" description="Input Port ID" />
   <register name="PVP0_CNV0_CFG.MPIPE"          parent="PVP0_CNV0_CFG" bit-position="2" bit-size="1" description="Memory Pipe" />
   <register name="PVP0_CNV0_CFG.START"          parent="PVP0_CNV0_CFG" bit-position="0" bit-size="1" description="Start" />
<register name="PVP0_CNV1_CFG"                   read-address="0xFFC1A280" write-address="0xFFC1A280" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Configuration" />
   <register name="PVP0_CNV1_CFG.IBLOCK0"        parent="PVP0_CNV1_CFG" bit-position="8" bit-size="8" description="Input Block ID" />
   <register name="PVP0_CNV1_CFG.IPORT0"         parent="PVP0_CNV1_CFG" bit-position="4" bit-size="2" description="Input Port ID" />
   <register name="PVP0_CNV1_CFG.MPIPE"          parent="PVP0_CNV1_CFG" bit-position="2" bit-size="1" description="Memory Pipe" />
   <register name="PVP0_CNV1_CFG.START"          parent="PVP0_CNV1_CFG" bit-position="0" bit-size="1" description="Start" />
<register name="PVP0_CNV2_CFG"                   read-address="0xFFC1A300" write-address="0xFFC1A300" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Configuration" />
   <register name="PVP0_CNV2_CFG.IBLOCK0"        parent="PVP0_CNV2_CFG" bit-position="8" bit-size="8" description="Input Block ID" />
   <register name="PVP0_CNV2_CFG.IPORT0"         parent="PVP0_CNV2_CFG" bit-position="4" bit-size="2" description="Input Port ID" />
   <register name="PVP0_CNV2_CFG.MPIPE"          parent="PVP0_CNV2_CFG" bit-position="2" bit-size="1" description="Memory Pipe" />
   <register name="PVP0_CNV2_CFG.START"          parent="PVP0_CNV2_CFG" bit-position="0" bit-size="1" description="Start" />
<register name="PVP0_CNV3_CFG"                   read-address="0xFFC1A380" write-address="0xFFC1A380" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Configuration" />
   <register name="PVP0_CNV3_CFG.IBLOCK0"        parent="PVP0_CNV3_CFG" bit-position="8" bit-size="8" description="Input Block ID" />
   <register name="PVP0_CNV3_CFG.IPORT0"         parent="PVP0_CNV3_CFG" bit-position="4" bit-size="2" description="Input Port ID" />
   <register name="PVP0_CNV3_CFG.MPIPE"          parent="PVP0_CNV3_CFG" bit-position="2" bit-size="1" description="Memory Pipe" />
   <register name="PVP0_CNV3_CFG.START"          parent="PVP0_CNV3_CFG" bit-position="0" bit-size="1" description="Start" />
<register name="PVP0_CNV0_CTL"                   read-address="0xFFC1A204" write-address="0xFFC1A204" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Control" />
   <register name="PVP0_CNV0_CTL.SHIFT"          parent="PVP0_CNV0_CTL" bit-position="4" bit-size="5" description="Shift Right" />
   <register name="PVP0_CNV0_CTL.ZEROFILL"       parent="PVP0_CNV0_CTL" bit-position="1" bit-size="1" description="Zero Fill" />
   <register name="PVP0_CNV0_CTL.SAT32"          parent="PVP0_CNV0_CTL" bit-position="0" bit-size="1" description="Saturate Output to 32 Bits" />
<register name="PVP0_CNV1_CTL"                   read-address="0xFFC1A284" write-address="0xFFC1A284" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Control" />
   <register name="PVP0_CNV1_CTL.SHIFT"          parent="PVP0_CNV1_CTL" bit-position="4" bit-size="5" description="Shift Right" />
   <register name="PVP0_CNV1_CTL.ZEROFILL"       parent="PVP0_CNV1_CTL" bit-position="1" bit-size="1" description="Zero Fill" />
   <register name="PVP0_CNV1_CTL.SAT32"          parent="PVP0_CNV1_CTL" bit-position="0" bit-size="1" description="Saturate Output to 32 Bits" />
<register name="PVP0_CNV2_CTL"                   read-address="0xFFC1A304" write-address="0xFFC1A304" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Control" />
   <register name="PVP0_CNV2_CTL.SHIFT"          parent="PVP0_CNV2_CTL" bit-position="4" bit-size="5" description="Shift Right" />
   <register name="PVP0_CNV2_CTL.ZEROFILL"       parent="PVP0_CNV2_CTL" bit-position="1" bit-size="1" description="Zero Fill" />
   <register name="PVP0_CNV2_CTL.SAT32"          parent="PVP0_CNV2_CTL" bit-position="0" bit-size="1" description="Saturate Output to 32 Bits" />
<register name="PVP0_CNV3_CTL"                   read-address="0xFFC1A384" write-address="0xFFC1A384" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Control" />
   <register name="PVP0_CNV3_CTL.SHIFT"          parent="PVP0_CNV3_CTL" bit-position="4" bit-size="5" description="Shift Right" />
   <register name="PVP0_CNV3_CTL.ZEROFILL"       parent="PVP0_CNV3_CTL" bit-position="1" bit-size="1" description="Zero Fill" />
   <register name="PVP0_CNV3_CTL.SAT32"          parent="PVP0_CNV3_CTL" bit-position="0" bit-size="1" description="Saturate Output to 32 Bits" />
<register name="PVP0_CNV0_C00C01"                read-address="0xFFC1A208" write-address="0xFFC1A208" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 0,0 and 0,1" />
   <register name="PVP0_CNV0_C00C01.C01"         parent="PVP0_CNV0_C00C01" bit-position="16" bit-size="16" description="Coefficient 0, 1" />
   <register name="PVP0_CNV0_C00C01.C00"         parent="PVP0_CNV0_C00C01" bit-position="0" bit-size="16" description="Coefficient 0, 0" />
<register name="PVP0_CNV1_C00C01"                read-address="0xFFC1A288" write-address="0xFFC1A288" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 0,0 and 0,1" />
   <register name="PVP0_CNV1_C00C01.C01"         parent="PVP0_CNV1_C00C01" bit-position="16" bit-size="16" description="Coefficient 0, 1" />
   <register name="PVP0_CNV1_C00C01.C00"         parent="PVP0_CNV1_C00C01" bit-position="0" bit-size="16" description="Coefficient 0, 0" />
<register name="PVP0_CNV2_C00C01"                read-address="0xFFC1A308" write-address="0xFFC1A308" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 0,0 and 0,1" />
   <register name="PVP0_CNV2_C00C01.C01"         parent="PVP0_CNV2_C00C01" bit-position="16" bit-size="16" description="Coefficient 0, 1" />
   <register name="PVP0_CNV2_C00C01.C00"         parent="PVP0_CNV2_C00C01" bit-position="0" bit-size="16" description="Coefficient 0, 0" />
<register name="PVP0_CNV3_C00C01"                read-address="0xFFC1A388" write-address="0xFFC1A388" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 0,0 and 0,1" />
   <register name="PVP0_CNV3_C00C01.C01"         parent="PVP0_CNV3_C00C01" bit-position="16" bit-size="16" description="Coefficient 0, 1" />
   <register name="PVP0_CNV3_C00C01.C00"         parent="PVP0_CNV3_C00C01" bit-position="0" bit-size="16" description="Coefficient 0, 0" />
<register name="PVP0_CNV0_C02C03"                read-address="0xFFC1A20C" write-address="0xFFC1A20C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 0,2 and 0,3" />
   <register name="PVP0_CNV0_C02C03.C03"         parent="PVP0_CNV0_C02C03" bit-position="16" bit-size="16" description="Coefficient 0, 3" />
   <register name="PVP0_CNV0_C02C03.C02"         parent="PVP0_CNV0_C02C03" bit-position="0" bit-size="16" description="Coefficient 0, 2" />
<register name="PVP0_CNV1_C02C03"                read-address="0xFFC1A28C" write-address="0xFFC1A28C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 0,2 and 0,3" />
   <register name="PVP0_CNV1_C02C03.C03"         parent="PVP0_CNV1_C02C03" bit-position="16" bit-size="16" description="Coefficient 0, 3" />
   <register name="PVP0_CNV1_C02C03.C02"         parent="PVP0_CNV1_C02C03" bit-position="0" bit-size="16" description="Coefficient 0, 2" />
<register name="PVP0_CNV2_C02C03"                read-address="0xFFC1A30C" write-address="0xFFC1A30C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 0,2 and 0,3" />
   <register name="PVP0_CNV2_C02C03.C03"         parent="PVP0_CNV2_C02C03" bit-position="16" bit-size="16" description="Coefficient 0, 3" />
   <register name="PVP0_CNV2_C02C03.C02"         parent="PVP0_CNV2_C02C03" bit-position="0" bit-size="16" description="Coefficient 0, 2" />
<register name="PVP0_CNV3_C02C03"                read-address="0xFFC1A38C" write-address="0xFFC1A38C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 0,2 and 0,3" />
   <register name="PVP0_CNV3_C02C03.C03"         parent="PVP0_CNV3_C02C03" bit-position="16" bit-size="16" description="Coefficient 0, 3" />
   <register name="PVP0_CNV3_C02C03.C02"         parent="PVP0_CNV3_C02C03" bit-position="0" bit-size="16" description="Coefficient 0, 2" />
<register name="PVP0_CNV0_C04"                   read-address="0xFFC1A210" write-address="0xFFC1A210" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficient 0,4" />
   <register name="PVP0_CNV0_C04.C04"            parent="PVP0_CNV0_C04" bit-position="0" bit-size="16" description="Coefficient 0, 4" />
<register name="PVP0_CNV1_C04"                   read-address="0xFFC1A290" write-address="0xFFC1A290" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficient 0,4" />
   <register name="PVP0_CNV1_C04.C04"            parent="PVP0_CNV1_C04" bit-position="0" bit-size="16" description="Coefficient 0, 4" />
<register name="PVP0_CNV2_C04"                   read-address="0xFFC1A310" write-address="0xFFC1A310" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficient 0,4" />
   <register name="PVP0_CNV2_C04.C04"            parent="PVP0_CNV2_C04" bit-position="0" bit-size="16" description="Coefficient 0, 4" />
<register name="PVP0_CNV3_C04"                   read-address="0xFFC1A390" write-address="0xFFC1A390" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficient 0,4" />
   <register name="PVP0_CNV3_C04.C04"            parent="PVP0_CNV3_C04" bit-position="0" bit-size="16" description="Coefficient 0, 4" />
<register name="PVP0_CNV0_C10C11"                read-address="0xFFC1A214" write-address="0xFFC1A214" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 1,0 and 1,1" />
   <register name="PVP0_CNV0_C10C11.C11"         parent="PVP0_CNV0_C10C11" bit-position="16" bit-size="16" description="Coefficient 1, 1" />
   <register name="PVP0_CNV0_C10C11.C10"         parent="PVP0_CNV0_C10C11" bit-position="0" bit-size="16" description="Coefficient 1, 0" />
<register name="PVP0_CNV1_C10C11"                read-address="0xFFC1A294" write-address="0xFFC1A294" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 1,0 and 1,1" />
   <register name="PVP0_CNV1_C10C11.C11"         parent="PVP0_CNV1_C10C11" bit-position="16" bit-size="16" description="Coefficient 1, 1" />
   <register name="PVP0_CNV1_C10C11.C10"         parent="PVP0_CNV1_C10C11" bit-position="0" bit-size="16" description="Coefficient 1, 0" />
<register name="PVP0_CNV2_C10C11"                read-address="0xFFC1A314" write-address="0xFFC1A314" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 1,0 and 1,1" />
   <register name="PVP0_CNV2_C10C11.C11"         parent="PVP0_CNV2_C10C11" bit-position="16" bit-size="16" description="Coefficient 1, 1" />
   <register name="PVP0_CNV2_C10C11.C10"         parent="PVP0_CNV2_C10C11" bit-position="0" bit-size="16" description="Coefficient 1, 0" />
<register name="PVP0_CNV3_C10C11"                read-address="0xFFC1A394" write-address="0xFFC1A394" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 1,0 and 1,1" />
   <register name="PVP0_CNV3_C10C11.C11"         parent="PVP0_CNV3_C10C11" bit-position="16" bit-size="16" description="Coefficient 1, 1" />
   <register name="PVP0_CNV3_C10C11.C10"         parent="PVP0_CNV3_C10C11" bit-position="0" bit-size="16" description="Coefficient 1, 0" />
<register name="PVP0_CNV0_C12C13"                read-address="0xFFC1A218" write-address="0xFFC1A218" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 1,2 and 1,3" />
   <register name="PVP0_CNV0_C12C13.C13"         parent="PVP0_CNV0_C12C13" bit-position="16" bit-size="16" description="Coefficient 1, 3" />
   <register name="PVP0_CNV0_C12C13.C12"         parent="PVP0_CNV0_C12C13" bit-position="0" bit-size="16" description="Coefficient 1, 2" />
<register name="PVP0_CNV1_C12C13"                read-address="0xFFC1A298" write-address="0xFFC1A298" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 1,2 and 1,3" />
   <register name="PVP0_CNV1_C12C13.C13"         parent="PVP0_CNV1_C12C13" bit-position="16" bit-size="16" description="Coefficient 1, 3" />
   <register name="PVP0_CNV1_C12C13.C12"         parent="PVP0_CNV1_C12C13" bit-position="0" bit-size="16" description="Coefficient 1, 2" />
<register name="PVP0_CNV2_C12C13"                read-address="0xFFC1A318" write-address="0xFFC1A318" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 1,2 and 1,3" />
   <register name="PVP0_CNV2_C12C13.C13"         parent="PVP0_CNV2_C12C13" bit-position="16" bit-size="16" description="Coefficient 1, 3" />
   <register name="PVP0_CNV2_C12C13.C12"         parent="PVP0_CNV2_C12C13" bit-position="0" bit-size="16" description="Coefficient 1, 2" />
<register name="PVP0_CNV3_C12C13"                read-address="0xFFC1A398" write-address="0xFFC1A398" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 1,2 and 1,3" />
   <register name="PVP0_CNV3_C12C13.C13"         parent="PVP0_CNV3_C12C13" bit-position="16" bit-size="16" description="Coefficient 1, 3" />
   <register name="PVP0_CNV3_C12C13.C12"         parent="PVP0_CNV3_C12C13" bit-position="0" bit-size="16" description="Coefficient 1, 2" />
<register name="PVP0_CNV0_C14"                   read-address="0xFFC1A21C" write-address="0xFFC1A21C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficient 1,4" />
   <register name="PVP0_CNV0_C14.C14"            parent="PVP0_CNV0_C14" bit-position="0" bit-size="16" description="Coefficient 1, 4" />
<register name="PVP0_CNV1_C14"                   read-address="0xFFC1A29C" write-address="0xFFC1A29C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficient 1,4" />
   <register name="PVP0_CNV1_C14.C14"            parent="PVP0_CNV1_C14" bit-position="0" bit-size="16" description="Coefficient 1, 4" />
<register name="PVP0_CNV2_C14"                   read-address="0xFFC1A31C" write-address="0xFFC1A31C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficient 1,4" />
   <register name="PVP0_CNV2_C14.C14"            parent="PVP0_CNV2_C14" bit-position="0" bit-size="16" description="Coefficient 1, 4" />
<register name="PVP0_CNV3_C14"                   read-address="0xFFC1A39C" write-address="0xFFC1A39C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficient 1,4" />
   <register name="PVP0_CNV3_C14.C14"            parent="PVP0_CNV3_C14" bit-position="0" bit-size="16" description="Coefficient 1, 4" />
<register name="PVP0_CNV0_C20C21"                read-address="0xFFC1A220" write-address="0xFFC1A220" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 2,0 and 2,1" />
   <register name="PVP0_CNV0_C20C21.C21"         parent="PVP0_CNV0_C20C21" bit-position="16" bit-size="16" description="Coefficient 2, 1" />
   <register name="PVP0_CNV0_C20C21.C20"         parent="PVP0_CNV0_C20C21" bit-position="0" bit-size="16" description="Coefficient 2, 0" />
<register name="PVP0_CNV1_C20C21"                read-address="0xFFC1A2A0" write-address="0xFFC1A2A0" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 2,0 and 2,1" />
   <register name="PVP0_CNV1_C20C21.C21"         parent="PVP0_CNV1_C20C21" bit-position="16" bit-size="16" description="Coefficient 2, 1" />
   <register name="PVP0_CNV1_C20C21.C20"         parent="PVP0_CNV1_C20C21" bit-position="0" bit-size="16" description="Coefficient 2, 0" />
<register name="PVP0_CNV2_C20C21"                read-address="0xFFC1A320" write-address="0xFFC1A320" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 2,0 and 2,1" />
   <register name="PVP0_CNV2_C20C21.C21"         parent="PVP0_CNV2_C20C21" bit-position="16" bit-size="16" description="Coefficient 2, 1" />
   <register name="PVP0_CNV2_C20C21.C20"         parent="PVP0_CNV2_C20C21" bit-position="0" bit-size="16" description="Coefficient 2, 0" />
<register name="PVP0_CNV3_C20C21"                read-address="0xFFC1A3A0" write-address="0xFFC1A3A0" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 2,0 and 2,1" />
   <register name="PVP0_CNV3_C20C21.C21"         parent="PVP0_CNV3_C20C21" bit-position="16" bit-size="16" description="Coefficient 2, 1" />
   <register name="PVP0_CNV3_C20C21.C20"         parent="PVP0_CNV3_C20C21" bit-position="0" bit-size="16" description="Coefficient 2, 0" />
<register name="PVP0_CNV0_C22C23"                read-address="0xFFC1A224" write-address="0xFFC1A224" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 2,2 and 2,3" />
   <register name="PVP0_CNV0_C22C23.C23"         parent="PVP0_CNV0_C22C23" bit-position="16" bit-size="16" description="Coefficient 2, 3" />
   <register name="PVP0_CNV0_C22C23.C22"         parent="PVP0_CNV0_C22C23" bit-position="0" bit-size="16" description="Coefficient 2, 2" />
<register name="PVP0_CNV1_C22C23"                read-address="0xFFC1A2A4" write-address="0xFFC1A2A4" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 2,2 and 2,3" />
   <register name="PVP0_CNV1_C22C23.C23"         parent="PVP0_CNV1_C22C23" bit-position="16" bit-size="16" description="Coefficient 2, 3" />
   <register name="PVP0_CNV1_C22C23.C22"         parent="PVP0_CNV1_C22C23" bit-position="0" bit-size="16" description="Coefficient 2, 2" />
<register name="PVP0_CNV2_C22C23"                read-address="0xFFC1A324" write-address="0xFFC1A324" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 2,2 and 2,3" />
   <register name="PVP0_CNV2_C22C23.C23"         parent="PVP0_CNV2_C22C23" bit-position="16" bit-size="16" description="Coefficient 2, 3" />
   <register name="PVP0_CNV2_C22C23.C22"         parent="PVP0_CNV2_C22C23" bit-position="0" bit-size="16" description="Coefficient 2, 2" />
<register name="PVP0_CNV3_C22C23"                read-address="0xFFC1A3A4" write-address="0xFFC1A3A4" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 2,2 and 2,3" />
   <register name="PVP0_CNV3_C22C23.C23"         parent="PVP0_CNV3_C22C23" bit-position="16" bit-size="16" description="Coefficient 2, 3" />
   <register name="PVP0_CNV3_C22C23.C22"         parent="PVP0_CNV3_C22C23" bit-position="0" bit-size="16" description="Coefficient 2, 2" />
<register name="PVP0_CNV0_C24"                   read-address="0xFFC1A228" write-address="0xFFC1A228" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficient 2,4" />
   <register name="PVP0_CNV0_C24.C24"            parent="PVP0_CNV0_C24" bit-position="0" bit-size="16" description="Coefficient 2, 4" />
<register name="PVP0_CNV1_C24"                   read-address="0xFFC1A2A8" write-address="0xFFC1A2A8" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficient 2,4" />
   <register name="PVP0_CNV1_C24.C24"            parent="PVP0_CNV1_C24" bit-position="0" bit-size="16" description="Coefficient 2, 4" />
<register name="PVP0_CNV2_C24"                   read-address="0xFFC1A328" write-address="0xFFC1A328" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficient 2,4" />
   <register name="PVP0_CNV2_C24.C24"            parent="PVP0_CNV2_C24" bit-position="0" bit-size="16" description="Coefficient 2, 4" />
<register name="PVP0_CNV3_C24"                   read-address="0xFFC1A3A8" write-address="0xFFC1A3A8" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficient 2,4" />
   <register name="PVP0_CNV3_C24.C24"            parent="PVP0_CNV3_C24" bit-position="0" bit-size="16" description="Coefficient 2, 4" />
<register name="PVP0_CNV0_C30C31"                read-address="0xFFC1A22C" write-address="0xFFC1A22C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 3,0 and 3,1" />
   <register name="PVP0_CNV0_C30C31.C31"         parent="PVP0_CNV0_C30C31" bit-position="16" bit-size="16" description="Coefficient 3, 1" />
   <register name="PVP0_CNV0_C30C31.C30"         parent="PVP0_CNV0_C30C31" bit-position="0" bit-size="16" description="Coefficient 3, 0" />
<register name="PVP0_CNV1_C30C31"                read-address="0xFFC1A2AC" write-address="0xFFC1A2AC" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 3,0 and 3,1" />
   <register name="PVP0_CNV1_C30C31.C31"         parent="PVP0_CNV1_C30C31" bit-position="16" bit-size="16" description="Coefficient 3, 1" />
   <register name="PVP0_CNV1_C30C31.C30"         parent="PVP0_CNV1_C30C31" bit-position="0" bit-size="16" description="Coefficient 3, 0" />
<register name="PVP0_CNV2_C30C31"                read-address="0xFFC1A32C" write-address="0xFFC1A32C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 3,0 and 3,1" />
   <register name="PVP0_CNV2_C30C31.C31"         parent="PVP0_CNV2_C30C31" bit-position="16" bit-size="16" description="Coefficient 3, 1" />
   <register name="PVP0_CNV2_C30C31.C30"         parent="PVP0_CNV2_C30C31" bit-position="0" bit-size="16" description="Coefficient 3, 0" />
<register name="PVP0_CNV3_C30C31"                read-address="0xFFC1A3AC" write-address="0xFFC1A3AC" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 3,0 and 3,1" />
   <register name="PVP0_CNV3_C30C31.C31"         parent="PVP0_CNV3_C30C31" bit-position="16" bit-size="16" description="Coefficient 3, 1" />
   <register name="PVP0_CNV3_C30C31.C30"         parent="PVP0_CNV3_C30C31" bit-position="0" bit-size="16" description="Coefficient 3, 0" />
<register name="PVP0_CNV0_C32C33"                read-address="0xFFC1A230" write-address="0xFFC1A230" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 3,2 and 3,3" />
   <register name="PVP0_CNV0_C32C33.C33"         parent="PVP0_CNV0_C32C33" bit-position="16" bit-size="16" description="Coefficient 3, 3" />
   <register name="PVP0_CNV0_C32C33.C32"         parent="PVP0_CNV0_C32C33" bit-position="0" bit-size="16" description="Coefficient 3, 2" />
<register name="PVP0_CNV1_C32C33"                read-address="0xFFC1A2B0" write-address="0xFFC1A2B0" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 3,2 and 3,3" />
   <register name="PVP0_CNV1_C32C33.C33"         parent="PVP0_CNV1_C32C33" bit-position="16" bit-size="16" description="Coefficient 3, 3" />
   <register name="PVP0_CNV1_C32C33.C32"         parent="PVP0_CNV1_C32C33" bit-position="0" bit-size="16" description="Coefficient 3, 2" />
<register name="PVP0_CNV2_C32C33"                read-address="0xFFC1A330" write-address="0xFFC1A330" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 3,2 and 3,3" />
   <register name="PVP0_CNV2_C32C33.C33"         parent="PVP0_CNV2_C32C33" bit-position="16" bit-size="16" description="Coefficient 3, 3" />
   <register name="PVP0_CNV2_C32C33.C32"         parent="PVP0_CNV2_C32C33" bit-position="0" bit-size="16" description="Coefficient 3, 2" />
<register name="PVP0_CNV3_C32C33"                read-address="0xFFC1A3B0" write-address="0xFFC1A3B0" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 3,2 and 3,3" />
   <register name="PVP0_CNV3_C32C33.C33"         parent="PVP0_CNV3_C32C33" bit-position="16" bit-size="16" description="Coefficient 3, 3" />
   <register name="PVP0_CNV3_C32C33.C32"         parent="PVP0_CNV3_C32C33" bit-position="0" bit-size="16" description="Coefficient 3, 2" />
<register name="PVP0_CNV0_C34"                   read-address="0xFFC1A234" write-address="0xFFC1A234" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficient 3,4" />
   <register name="PVP0_CNV0_C34.C34"            parent="PVP0_CNV0_C34" bit-position="0" bit-size="16" description="Coefficient 3, 4" />
<register name="PVP0_CNV1_C34"                   read-address="0xFFC1A2B4" write-address="0xFFC1A2B4" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficient 3,4" />
   <register name="PVP0_CNV1_C34.C34"            parent="PVP0_CNV1_C34" bit-position="0" bit-size="16" description="Coefficient 3, 4" />
<register name="PVP0_CNV2_C34"                   read-address="0xFFC1A334" write-address="0xFFC1A334" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficient 3,4" />
   <register name="PVP0_CNV2_C34.C34"            parent="PVP0_CNV2_C34" bit-position="0" bit-size="16" description="Coefficient 3, 4" />
<register name="PVP0_CNV3_C34"                   read-address="0xFFC1A3B4" write-address="0xFFC1A3B4" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficient 3,4" />
   <register name="PVP0_CNV3_C34.C34"            parent="PVP0_CNV3_C34" bit-position="0" bit-size="16" description="Coefficient 3, 4" />
<register name="PVP0_CNV0_C40C41"                read-address="0xFFC1A238" write-address="0xFFC1A238" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 4,0 and 4,1" />
   <register name="PVP0_CNV0_C40C41.C41"         parent="PVP0_CNV0_C40C41" bit-position="16" bit-size="16" description="Coefficient 4, 1" />
   <register name="PVP0_CNV0_C40C41.C40"         parent="PVP0_CNV0_C40C41" bit-position="0" bit-size="16" description="Coefficient 4, 0" />
<register name="PVP0_CNV1_C40C41"                read-address="0xFFC1A2B8" write-address="0xFFC1A2B8" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 4,0 and 4,1" />
   <register name="PVP0_CNV1_C40C41.C41"         parent="PVP0_CNV1_C40C41" bit-position="16" bit-size="16" description="Coefficient 4, 1" />
   <register name="PVP0_CNV1_C40C41.C40"         parent="PVP0_CNV1_C40C41" bit-position="0" bit-size="16" description="Coefficient 4, 0" />
<register name="PVP0_CNV2_C40C41"                read-address="0xFFC1A338" write-address="0xFFC1A338" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 4,0 and 4,1" />
   <register name="PVP0_CNV2_C40C41.C41"         parent="PVP0_CNV2_C40C41" bit-position="16" bit-size="16" description="Coefficient 4, 1" />
   <register name="PVP0_CNV2_C40C41.C40"         parent="PVP0_CNV2_C40C41" bit-position="0" bit-size="16" description="Coefficient 4, 0" />
<register name="PVP0_CNV3_C40C41"                read-address="0xFFC1A3B8" write-address="0xFFC1A3B8" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 4,0 and 4,1" />
   <register name="PVP0_CNV3_C40C41.C41"         parent="PVP0_CNV3_C40C41" bit-position="16" bit-size="16" description="Coefficient 4, 1" />
   <register name="PVP0_CNV3_C40C41.C40"         parent="PVP0_CNV3_C40C41" bit-position="0" bit-size="16" description="Coefficient 4, 0" />
<register name="PVP0_CNV0_C42C43"                read-address="0xFFC1A23C" write-address="0xFFC1A23C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 4,2 and 4,3" />
   <register name="PVP0_CNV0_C42C43.C43"         parent="PVP0_CNV0_C42C43" bit-position="16" bit-size="16" description="Coefficient 4, 3" />
   <register name="PVP0_CNV0_C42C43.C42"         parent="PVP0_CNV0_C42C43" bit-position="0" bit-size="16" description="Coefficient 4, 2" />
<register name="PVP0_CNV1_C42C43"                read-address="0xFFC1A2BC" write-address="0xFFC1A2BC" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 4,2 and 4,3" />
   <register name="PVP0_CNV1_C42C43.C43"         parent="PVP0_CNV1_C42C43" bit-position="16" bit-size="16" description="Coefficient 4, 3" />
   <register name="PVP0_CNV1_C42C43.C42"         parent="PVP0_CNV1_C42C43" bit-position="0" bit-size="16" description="Coefficient 4, 2" />
<register name="PVP0_CNV2_C42C43"                read-address="0xFFC1A33C" write-address="0xFFC1A33C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 4,2 and 4,3" />
   <register name="PVP0_CNV2_C42C43.C43"         parent="PVP0_CNV2_C42C43" bit-position="16" bit-size="16" description="Coefficient 4, 3" />
   <register name="PVP0_CNV2_C42C43.C42"         parent="PVP0_CNV2_C42C43" bit-position="0" bit-size="16" description="Coefficient 4, 2" />
<register name="PVP0_CNV3_C42C43"                read-address="0xFFC1A3BC" write-address="0xFFC1A3BC" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficients 4,2 and 4,3" />
   <register name="PVP0_CNV3_C42C43.C43"         parent="PVP0_CNV3_C42C43" bit-position="16" bit-size="16" description="Coefficient 4, 3" />
   <register name="PVP0_CNV3_C42C43.C42"         parent="PVP0_CNV3_C42C43" bit-position="0" bit-size="16" description="Coefficient 4, 2" />
<register name="PVP0_CNV0_C44"                   read-address="0xFFC1A240" write-address="0xFFC1A240" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficient 4,4" />
   <register name="PVP0_CNV0_C44.C44"            parent="PVP0_CNV0_C44" bit-position="0" bit-size="16" description="Coefficient 4, 4" />
<register name="PVP0_CNV1_C44"                   read-address="0xFFC1A2C0" write-address="0xFFC1A2C0" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficient 4,4" />
   <register name="PVP0_CNV1_C44.C44"            parent="PVP0_CNV1_C44" bit-position="0" bit-size="16" description="Coefficient 4, 4" />
<register name="PVP0_CNV2_C44"                   read-address="0xFFC1A340" write-address="0xFFC1A340" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficient 4,4" />
   <register name="PVP0_CNV2_C44.C44"            parent="PVP0_CNV2_C44" bit-position="0" bit-size="16" description="Coefficient 4, 4" />
<register name="PVP0_CNV3_C44"                   read-address="0xFFC1A3C0" write-address="0xFFC1A3C0" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Coefficient 4,4" />
   <register name="PVP0_CNV3_C44.C44"            parent="PVP0_CNV3_C44" bit-position="0" bit-size="16" description="Coefficient 4, 4" />
<register name="PVP0_CNV0_SCALE"                 read-address="0xFFC1A244" write-address="0xFFC1A244" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Scaling Factor" />
   <register name="PVP0_CNV0_SCALE.VSCL"         parent="PVP0_CNV0_SCALE" bit-position="16" bit-size="9" description="Vertical Scaling factor" />
   <register name="PVP0_CNV0_SCALE.HSCL"         parent="PVP0_CNV0_SCALE" bit-position="0" bit-size="10" description="Horizontal Scaling factor" />
<register name="PVP0_CNV1_SCALE"                 read-address="0xFFC1A2C4" write-address="0xFFC1A2C4" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Scaling Factor" />
   <register name="PVP0_CNV1_SCALE.VSCL"         parent="PVP0_CNV1_SCALE" bit-position="16" bit-size="9" description="Vertical Scaling factor" />
   <register name="PVP0_CNV1_SCALE.HSCL"         parent="PVP0_CNV1_SCALE" bit-position="0" bit-size="10" description="Horizontal Scaling factor" />
<register name="PVP0_CNV2_SCALE"                 read-address="0xFFC1A344" write-address="0xFFC1A344" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Scaling Factor" />
   <register name="PVP0_CNV2_SCALE.VSCL"         parent="PVP0_CNV2_SCALE" bit-position="16" bit-size="9" description="Vertical Scaling factor" />
   <register name="PVP0_CNV2_SCALE.HSCL"         parent="PVP0_CNV2_SCALE" bit-position="0" bit-size="10" description="Horizontal Scaling factor" />
<register name="PVP0_CNV3_SCALE"                 read-address="0xFFC1A3C4" write-address="0xFFC1A3C4" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 CNVn Scaling Factor" />
   <register name="PVP0_CNV3_SCALE.VSCL"         parent="PVP0_CNV3_SCALE" bit-position="16" bit-size="9" description="Vertical Scaling factor" />
   <register name="PVP0_CNV3_SCALE.HSCL"         parent="PVP0_CNV3_SCALE" bit-position="0" bit-size="10" description="Horizontal Scaling factor" />
<register name="PVP0_THC0_CFG"                   read-address="0xFFC1A400" write-address="0xFFC1A400" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Configuration" />
   <register name="PVP0_THC0_CFG.STATWCNT"       parent="PVP0_THC0_CFG" bit-position="24" bit-size="8" description="Status Word Count" />
   <register name="PVP0_THC0_CFG.IBLOCK0"        parent="PVP0_THC0_CFG" bit-position="8" bit-size="8" description="Input Block ID" />
   <register name="PVP0_THC0_CFG.IPORT0"         parent="PVP0_THC0_CFG" bit-position="4" bit-size="2" description="Input Port ID" />
   <register name="PVP0_THC0_CFG.MPIPE"          parent="PVP0_THC0_CFG" bit-position="2" bit-size="1" description="Memory Pipe" />
   <register name="PVP0_THC0_CFG.START"          parent="PVP0_THC0_CFG" bit-position="0" bit-size="1" description="Start" />
<register name="PVP0_THC1_CFG"                   read-address="0xFFC1A500" write-address="0xFFC1A500" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Configuration" />
   <register name="PVP0_THC1_CFG.STATWCNT"       parent="PVP0_THC1_CFG" bit-position="24" bit-size="8" description="Status Word Count" />
   <register name="PVP0_THC1_CFG.IBLOCK0"        parent="PVP0_THC1_CFG" bit-position="8" bit-size="8" description="Input Block ID" />
   <register name="PVP0_THC1_CFG.IPORT0"         parent="PVP0_THC1_CFG" bit-position="4" bit-size="2" description="Input Port ID" />
   <register name="PVP0_THC1_CFG.MPIPE"          parent="PVP0_THC1_CFG" bit-position="2" bit-size="1" description="Memory Pipe" />
   <register name="PVP0_THC1_CFG.START"          parent="PVP0_THC1_CFG" bit-position="0" bit-size="1" description="Start" />
<register name="PVP0_THC0_CTL"                   read-address="0xFFC1A404" write-address="0xFFC1A404" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Control" />
   <register name="PVP0_THC0_CTL.HISTEN"         parent="PVP0_THC0_CTL" bit-position="16" bit-size="1" description="Histogram Counters Enable" />
   <register name="PVP0_THC0_CTL.RLEWM"          parent="PVP0_THC0_CTL" bit-position="11" bit-size="2" description="Run-length Encoding Window Mode" />
   <register name="PVP0_THC0_CTL.HISTWM"         parent="PVP0_THC0_CTL" bit-position="9" bit-size="2" description="Histogram Window Mode" />
   <register name="PVP0_THC0_CTL.RLEFRAME"       parent="PVP0_THC0_CTL" bit-position="8" bit-size="1" description="Run-Length-Encode Frame" />
   <register name="PVP0_THC0_CTL.OFRMT"          parent="PVP0_THC0_CTL" bit-position="4" bit-size="4" description="Output Format" />
   <register name="PVP0_THC0_CTL.ZEXT"           parent="PVP0_THC0_CTL" bit-position="2" bit-size="1" description="Zero Extend" />
   <register name="PVP0_THC0_CTL.MODE"           parent="PVP0_THC0_CTL" bit-position="0" bit-size="2" description="Mode" />
<register name="PVP0_THC1_CTL"                   read-address="0xFFC1A504" write-address="0xFFC1A504" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Control" />
   <register name="PVP0_THC1_CTL.HISTEN"         parent="PVP0_THC1_CTL" bit-position="16" bit-size="1" description="Histogram Counters Enable" />
   <register name="PVP0_THC1_CTL.RLEWM"          parent="PVP0_THC1_CTL" bit-position="11" bit-size="2" description="Run-length Encoding Window Mode" />
   <register name="PVP0_THC1_CTL.HISTWM"         parent="PVP0_THC1_CTL" bit-position="9" bit-size="2" description="Histogram Window Mode" />
   <register name="PVP0_THC1_CTL.RLEFRAME"       parent="PVP0_THC1_CTL" bit-position="8" bit-size="1" description="Run-Length-Encode Frame" />
   <register name="PVP0_THC1_CTL.OFRMT"          parent="PVP0_THC1_CTL" bit-position="4" bit-size="4" description="Output Format" />
   <register name="PVP0_THC1_CTL.ZEXT"           parent="PVP0_THC1_CTL" bit-position="2" bit-size="1" description="Zero Extend" />
   <register name="PVP0_THC1_CTL.MODE"           parent="PVP0_THC1_CTL" bit-position="0" bit-size="2" description="Mode" />
<register name="PVP0_THC0_HFCNT"                 read-address="0xFFC1A408" write-address="0xFFC1A408" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Frame Count" />
<register name="PVP0_THC1_HFCNT"                 read-address="0xFFC1A508" write-address="0xFFC1A508" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Frame Count" />
<register name="PVP0_THC0_RMAXREP"               read-address="0xFFC1A40C" write-address="0xFFC1A40C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Max RLE Reports" />
<register name="PVP0_THC1_RMAXREP"               read-address="0xFFC1A50C" write-address="0xFFC1A50C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Max RLE Reports" />
<register name="PVP0_THC0_CMINVAL"               read-address="0xFFC1A410" write-address="0xFFC1A410" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Min Clip Value" />
<register name="PVP0_THC1_CMINVAL"               read-address="0xFFC1A510" write-address="0xFFC1A510" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Min Clip Value" />
<register name="PVP0_THC0_CMINTH"                read-address="0xFFC1A414" write-address="0xFFC1A414" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Clip Min Threshold" />
<register name="PVP0_THC1_CMINTH"                read-address="0xFFC1A514" write-address="0xFFC1A514" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Clip Min Threshold" />
<register name="PVP0_THC0_CMAXTH"                read-address="0xFFC1A418" write-address="0xFFC1A418" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Clip Max Threshold" />
<register name="PVP0_THC1_CMAXTH"                read-address="0xFFC1A518" write-address="0xFFC1A518" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Clip Max Threshold" />
<register name="PVP0_THC0_CMAXVAL"               read-address="0xFFC1A41C" write-address="0xFFC1A41C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Max Clip Value" />
<register name="PVP0_THC1_CMAXVAL"               read-address="0xFFC1A51C" write-address="0xFFC1A51C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Max Clip Value" />
<register name="PVP0_THC0_TH0"                   read-address="0xFFC1A420" write-address="0xFFC1A420" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 0" />
<register name="PVP0_THC1_TH0"                   read-address="0xFFC1A520" write-address="0xFFC1A520" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 0" />
<register name="PVP0_THC0_TH1"                   read-address="0xFFC1A424" write-address="0xFFC1A424" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 1" />
<register name="PVP0_THC1_TH1"                   read-address="0xFFC1A524" write-address="0xFFC1A524" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 1" />
<register name="PVP0_THC0_TH2"                   read-address="0xFFC1A428" write-address="0xFFC1A428" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 2" />
<register name="PVP0_THC1_TH2"                   read-address="0xFFC1A528" write-address="0xFFC1A528" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 2" />
<register name="PVP0_THC0_TH3"                   read-address="0xFFC1A42C" write-address="0xFFC1A42C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 3" />
<register name="PVP0_THC1_TH3"                   read-address="0xFFC1A52C" write-address="0xFFC1A52C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 3" />
<register name="PVP0_THC0_TH4"                   read-address="0xFFC1A430" write-address="0xFFC1A430" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 4" />
<register name="PVP0_THC1_TH4"                   read-address="0xFFC1A530" write-address="0xFFC1A530" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 4" />
<register name="PVP0_THC0_TH5"                   read-address="0xFFC1A434" write-address="0xFFC1A434" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 5" />
<register name="PVP0_THC1_TH5"                   read-address="0xFFC1A534" write-address="0xFFC1A534" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 5" />
<register name="PVP0_THC0_TH6"                   read-address="0xFFC1A438" write-address="0xFFC1A438" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 6" />
<register name="PVP0_THC1_TH6"                   read-address="0xFFC1A538" write-address="0xFFC1A538" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 6" />
<register name="PVP0_THC0_TH7"                   read-address="0xFFC1A43C" write-address="0xFFC1A43C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 7" />
<register name="PVP0_THC1_TH7"                   read-address="0xFFC1A53C" write-address="0xFFC1A53C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 7" />
<register name="PVP0_THC0_TH8"                   read-address="0xFFC1A440" write-address="0xFFC1A440" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 8" />
<register name="PVP0_THC1_TH8"                   read-address="0xFFC1A540" write-address="0xFFC1A540" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 8" />
<register name="PVP0_THC0_TH9"                   read-address="0xFFC1A444" write-address="0xFFC1A444" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 9" />
<register name="PVP0_THC1_TH9"                   read-address="0xFFC1A544" write-address="0xFFC1A544" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 9" />
<register name="PVP0_THC0_TH10"                  read-address="0xFFC1A448" write-address="0xFFC1A448" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 10" />
<register name="PVP0_THC1_TH10"                  read-address="0xFFC1A548" write-address="0xFFC1A548" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 10" />
<register name="PVP0_THC0_TH11"                  read-address="0xFFC1A44C" write-address="0xFFC1A44C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 11" />
<register name="PVP0_THC1_TH11"                  read-address="0xFFC1A54C" write-address="0xFFC1A54C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 11" />
<register name="PVP0_THC0_TH12"                  read-address="0xFFC1A450" write-address="0xFFC1A450" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 12" />
<register name="PVP0_THC1_TH12"                  read-address="0xFFC1A550" write-address="0xFFC1A550" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 12" />
<register name="PVP0_THC0_TH13"                  read-address="0xFFC1A454" write-address="0xFFC1A454" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 13" />
<register name="PVP0_THC1_TH13"                  read-address="0xFFC1A554" write-address="0xFFC1A554" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 13" />
<register name="PVP0_THC0_TH14"                  read-address="0xFFC1A458" write-address="0xFFC1A458" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 14" />
<register name="PVP0_THC1_TH14"                  read-address="0xFFC1A558" write-address="0xFFC1A558" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 14" />
<register name="PVP0_THC0_TH15"                  read-address="0xFFC1A45C" write-address="0xFFC1A45C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 15" />
<register name="PVP0_THC1_TH15"                  read-address="0xFFC1A55C" write-address="0xFFC1A55C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Threshold Value 15" />
<register name="PVP0_THC0_HHPOS"                 read-address="0xFFC1A460" write-address="0xFFC1A460" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Horzontal Position" />
<register name="PVP0_THC1_HHPOS"                 read-address="0xFFC1A560" write-address="0xFFC1A560" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Horzontal Position" />
<register name="PVP0_THC0_HVPOS"                 read-address="0xFFC1A464" write-address="0xFFC1A464" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Vertical Position" />
<register name="PVP0_THC1_HVPOS"                 read-address="0xFFC1A564" write-address="0xFFC1A564" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Vertical Position" />
<register name="PVP0_THC0_HHCNT"                 read-address="0xFFC1A468" write-address="0xFFC1A468" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Horizontal Count" />
<register name="PVP0_THC1_HHCNT"                 read-address="0xFFC1A568" write-address="0xFFC1A568" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Horizontal Count" />
<register name="PVP0_THC0_HVCNT"                 read-address="0xFFC1A46C" write-address="0xFFC1A46C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Vertical Count" />
<register name="PVP0_THC1_HVCNT"                 read-address="0xFFC1A56C" write-address="0xFFC1A56C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Vertical Count" />
<register name="PVP0_THC0_RHPOS"                 read-address="0xFFC1A470" write-address="0xFFC1A470" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn RLE Horizontal Position" />
<register name="PVP0_THC1_RHPOS"                 read-address="0xFFC1A570" write-address="0xFFC1A570" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn RLE Horizontal Position" />
<register name="PVP0_THC0_RVPOS"                 read-address="0xFFC1A474" write-address="0xFFC1A474" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn RLE Vertical Position" />
<register name="PVP0_THC1_RVPOS"                 read-address="0xFFC1A574" write-address="0xFFC1A574" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn RLE Vertical Position" />
<register name="PVP0_THC0_RHCNT"                 read-address="0xFFC1A478" write-address="0xFFC1A478" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn RLE Horizontal Count" />
<register name="PVP0_THC1_RHCNT"                 read-address="0xFFC1A578" write-address="0xFFC1A578" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn RLE Horizontal Count" />
<register name="PVP0_THC0_RVCNT"                 read-address="0xFFC1A47C" write-address="0xFFC1A47C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn RLE Vertical Count" />
<register name="PVP0_THC1_RVCNT"                 read-address="0xFFC1A57C" write-address="0xFFC1A57C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn RLE Vertical Count" />
<register name="PVP0_THC0_HFCNT_STAT"            read-address="0xFFC1A480" write-address="0xFFC1A480" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Frame Count Status" />
<register name="PVP0_THC1_HFCNT_STAT"            read-address="0xFFC1A580" write-address="0xFFC1A580" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Frame Count Status" />
<register name="PVP0_THC0_HCNT0_STAT"            read-address="0xFFC1A484" write-address="0xFFC1A484" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 0" />
<register name="PVP0_THC1_HCNT0_STAT"            read-address="0xFFC1A584" write-address="0xFFC1A584" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 0" />
<register name="PVP0_THC0_HCNT1_STAT"            read-address="0xFFC1A488" write-address="0xFFC1A488" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 1" />
<register name="PVP0_THC1_HCNT1_STAT"            read-address="0xFFC1A588" write-address="0xFFC1A588" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 1" />
<register name="PVP0_THC0_HCNT2_STAT"            read-address="0xFFC1A48C" write-address="0xFFC1A48C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 2" />
<register name="PVP0_THC1_HCNT2_STAT"            read-address="0xFFC1A58C" write-address="0xFFC1A58C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 2" />
<register name="PVP0_THC0_HCNT3_STAT"            read-address="0xFFC1A490" write-address="0xFFC1A490" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 3" />
<register name="PVP0_THC1_HCNT3_STAT"            read-address="0xFFC1A590" write-address="0xFFC1A590" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 3" />
<register name="PVP0_THC0_HCNT4_STAT"            read-address="0xFFC1A494" write-address="0xFFC1A494" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 4" />
<register name="PVP0_THC1_HCNT4_STAT"            read-address="0xFFC1A594" write-address="0xFFC1A594" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 4" />
<register name="PVP0_THC0_HCNT5_STAT"            read-address="0xFFC1A498" write-address="0xFFC1A498" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 5" />
<register name="PVP0_THC1_HCNT5_STAT"            read-address="0xFFC1A598" write-address="0xFFC1A598" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 5" />
<register name="PVP0_THC0_HCNT6_STAT"            read-address="0xFFC1A49C" write-address="0xFFC1A49C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 6" />
<register name="PVP0_THC1_HCNT6_STAT"            read-address="0xFFC1A59C" write-address="0xFFC1A59C" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 6" />
<register name="PVP0_THC0_HCNT7_STAT"            read-address="0xFFC1A4A0" write-address="0xFFC1A4A0" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 7" />
<register name="PVP0_THC1_HCNT7_STAT"            read-address="0xFFC1A5A0" write-address="0xFFC1A5A0" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 7" />
<register name="PVP0_THC0_HCNT8_STAT"            read-address="0xFFC1A4A4" write-address="0xFFC1A4A4" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 8" />
<register name="PVP0_THC1_HCNT8_STAT"            read-address="0xFFC1A5A4" write-address="0xFFC1A5A4" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 8" />
<register name="PVP0_THC0_HCNT9_STAT"            read-address="0xFFC1A4A8" write-address="0xFFC1A4A8" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 9" />
<register name="PVP0_THC1_HCNT9_STAT"            read-address="0xFFC1A5A8" write-address="0xFFC1A5A8" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 9" />
<register name="PVP0_THC0_HCNT10_STAT"           read-address="0xFFC1A4AC" write-address="0xFFC1A4AC" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 10" />
<register name="PVP0_THC1_HCNT10_STAT"           read-address="0xFFC1A5AC" write-address="0xFFC1A5AC" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 10" />
<register name="PVP0_THC0_HCNT11_STAT"           read-address="0xFFC1A4B0" write-address="0xFFC1A4B0" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 11" />
<register name="PVP0_THC1_HCNT11_STAT"           read-address="0xFFC1A5B0" write-address="0xFFC1A5B0" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 11" />
<register name="PVP0_THC0_HCNT12_STAT"           read-address="0xFFC1A4B4" write-address="0xFFC1A4B4" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 12" />
<register name="PVP0_THC1_HCNT12_STAT"           read-address="0xFFC1A5B4" write-address="0xFFC1A5B4" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 12" />
<register name="PVP0_THC0_HCNT13_STAT"           read-address="0xFFC1A4B8" write-address="0xFFC1A4B8" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 13" />
<register name="PVP0_THC1_HCNT13_STAT"           read-address="0xFFC1A5B8" write-address="0xFFC1A5B8" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 13" />
<register name="PVP0_THC0_HCNT14_STAT"           read-address="0xFFC1A4BC" write-address="0xFFC1A4BC" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 14" />
<register name="PVP0_THC1_HCNT14_STAT"           read-address="0xFFC1A5BC" write-address="0xFFC1A5BC" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 14" />
<register name="PVP0_THC0_HCNT15_STAT"           read-address="0xFFC1A4C0" write-address="0xFFC1A4C0" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 15" />
<register name="PVP0_THC1_HCNT15_STAT"           read-address="0xFFC1A5C0" write-address="0xFFC1A5C0" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Histogram Counter Value 15" />
<register name="PVP0_THC0_RREP_STAT"             read-address="0xFFC1A4C4" write-address="0xFFC1A4C4" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Number of RLE Reports" />
<register name="PVP0_THC1_RREP_STAT"             read-address="0xFFC1A5C4" write-address="0xFFC1A5C4" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 THCn Number of RLE Reports" />
<register name="PVP0_PMA_CFG"                    read-address="0xFFC1A600" write-address="0xFFC1A600" bit-size="32" type="IO" mask="FFFFFFFF" group="PVP0" description="PVP0 PMA Configuration" />
   <register name="PVP0_PMA_CFG.IBLOCK1"         parent="PVP0_PMA_CFG" bit-position="16" bit-size="8" description="Input Block 1 ID" />
   <register name="PVP0_PMA_CFG.IBLOCK0"         parent="PVP0_PMA_CFG" bit-position="8" bit-size="8" description="Input Block 0 ID" />
   <register name="PVP0_PMA_CFG.IPORT1"          parent="PVP0_PMA_CFG" bit-position="6" bit-size="2" description="Input Port 1 ID" />
   <register name="PVP0_PMA_CFG.IPORT0"          parent="PVP0_PMA_CFG" bit-position="4" bit-size="2" description="Input Port 0 ID" />
   <register name="PVP0_PMA_CFG.MPIPE"           parent="PVP0_PMA_CFG" bit-position="2" bit-size="1" description="Memory Pipe" />
   <register name="PVP0_PMA_CFG.START"           parent="PVP0_PMA_CFG" bit-position="0" bit-size="1" description="Start" />

<!-- ******************************* -->
<!-- ***  Pulse-Width Modulator  *** -->
<!-- ******************************* -->


<!-- ************** -->
<!-- ***  PWM0  *** -->
<!-- ************** -->

<register name="PWM0_CTL"                        read-address="0xFFC1B000" write-address="0xFFC1B000" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Control Register" />
   <register name="PWM0_CTL.INTSYNCREF"          parent="PWM0_CTL" bit-position="18" bit-size="3" description="Timer reference for Internal Sync" />
   <register name="PWM0_CTL.EXTSYNCSEL"          parent="PWM0_CTL" bit-position="17" bit-size="1" description="External Sync Select" />
   <register name="PWM0_CTL.EXTSYNC"             parent="PWM0_CTL" bit-position="16" bit-size="1" description="External Sync" />
   <register name="PWM0_CTL.DLYDEN"              parent="PWM0_CTL" bit-position="7" bit-size="1" description="Enable Delay Counter for Channel D" />
   <register name="PWM0_CTL.DLYCEN"              parent="PWM0_CTL" bit-position="6" bit-size="1" description="Enable Delay Counter for Channel C" />
   <register name="PWM0_CTL.DLYBEN"              parent="PWM0_CTL" bit-position="5" bit-size="1" description="Enable Delay Counter for Channel B" />
   <register name="PWM0_CTL.DLYAEN"              parent="PWM0_CTL" bit-position="4" bit-size="1" description="Enable Delay Counter for Channel A" />
   <register name="PWM0_CTL.SWTRIP"              parent="PWM0_CTL" bit-position="2" bit-size="1" description="Software Trip" />
   <register name="PWM0_CTL.EMURUN"              parent="PWM0_CTL" bit-position="1" bit-size="1" description="Output Behavior During Emulation Mode" />
   <register name="PWM0_CTL.GLOBEN"              parent="PWM0_CTL" bit-position="0" bit-size="1" description="Module Enable" />
<register name="PWM0_CHANCFG"                    read-address="0xFFC1B004" write-address="0xFFC1B004" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel Config Register" />
   <register name="PWM0_CHANCFG.ENCHOPDL"        parent="PWM0_CHANCFG" bit-position="30" bit-size="1" description="Channel D Gate Chopping Enable Low Side" />
   <register name="PWM0_CHANCFG.POLDL"           parent="PWM0_CHANCFG" bit-position="29" bit-size="1" description="Channel D low side Polarity" />
   <register name="PWM0_CHANCFG.ENCHOPDH"        parent="PWM0_CHANCFG" bit-position="27" bit-size="1" description="Channel D Gate Chopping Enable High Side" />
   <register name="PWM0_CHANCFG.POLDH"           parent="PWM0_CHANCFG" bit-position="26" bit-size="1" description="Channel D High side Polarity" />
   <register name="PWM0_CHANCFG.MODELSD"         parent="PWM0_CHANCFG" bit-position="25" bit-size="1" description="Channel D Mode of low Side Output" />
   <register name="PWM0_CHANCFG.REFTMRD"         parent="PWM0_CHANCFG" bit-position="24" bit-size="1" description="Channel D Timer Reference" />
   <register name="PWM0_CHANCFG.ENCHOPCL"        parent="PWM0_CHANCFG" bit-position="22" bit-size="1" description="Channel C Gate Chopping Enable Low Side" />
   <register name="PWM0_CHANCFG.POLCL"           parent="PWM0_CHANCFG" bit-position="21" bit-size="1" description="Channel C low side Polarity" />
   <register name="PWM0_CHANCFG.ENCHOPCH"        parent="PWM0_CHANCFG" bit-position="19" bit-size="1" description="Channel C Gate Chopping Enable High Side" />
   <register name="PWM0_CHANCFG.POLCH"           parent="PWM0_CHANCFG" bit-position="18" bit-size="1" description="Channel C High side Polarity" />
   <register name="PWM0_CHANCFG.MODELSC"         parent="PWM0_CHANCFG" bit-position="17" bit-size="1" description="Channel C Mode of low Side Output" />
   <register name="PWM0_CHANCFG.REFTMRC"         parent="PWM0_CHANCFG" bit-position="16" bit-size="1" description="Channel C Timer Reference" />
   <register name="PWM0_CHANCFG.ENCHOPBL"        parent="PWM0_CHANCFG" bit-position="14" bit-size="1" description="Channel B Gate Chopping Enable Low Side" />
   <register name="PWM0_CHANCFG.POLBL"           parent="PWM0_CHANCFG" bit-position="13" bit-size="1" description="Channel B low side Polarity" />
   <register name="PWM0_CHANCFG.ENCHOPBH"        parent="PWM0_CHANCFG" bit-position="11" bit-size="1" description="Channel B Gate Chopping Enable High Side" />
   <register name="PWM0_CHANCFG.POLBH"           parent="PWM0_CHANCFG" bit-position="10" bit-size="1" description="Channel B High side Polarity" />
   <register name="PWM0_CHANCFG.MODELSB"         parent="PWM0_CHANCFG" bit-position="9" bit-size="1" description="Channel B Mode of low Side Output" />
   <register name="PWM0_CHANCFG.REFTMRB"         parent="PWM0_CHANCFG" bit-position="8" bit-size="1" description="Channel B Timer Reference" />
   <register name="PWM0_CHANCFG.ENCHOPAL"        parent="PWM0_CHANCFG" bit-position="6" bit-size="1" description="Channel A Gate Chopping Enable Low Side" />
   <register name="PWM0_CHANCFG.POLAL"           parent="PWM0_CHANCFG" bit-position="5" bit-size="1" description="Channel A low side Polarity" />
   <register name="PWM0_CHANCFG.ENCHOPAH"        parent="PWM0_CHANCFG" bit-position="3" bit-size="1" description="Channel A Gate Chopping Enable High Side" />
   <register name="PWM0_CHANCFG.POLAH"           parent="PWM0_CHANCFG" bit-position="2" bit-size="1" description="Channel A High side Polarity" />
   <register name="PWM0_CHANCFG.MODELSA"         parent="PWM0_CHANCFG" bit-position="1" bit-size="1" description="Channel A Mode of low Side Output" />
   <register name="PWM0_CHANCFG.REFTMRA"         parent="PWM0_CHANCFG" bit-position="0" bit-size="1" description="Channel A Timer Reference" />
<register name="PWM0_TRIPCFG"                    read-address="0xFFC1B008" write-address="0xFFC1B008" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Trip Config Register" />
   <register name="PWM0_TRIPCFG.MODE1D"          parent="PWM0_TRIPCFG" bit-position="27" bit-size="1" description="Mode of TRIP1 for Channel D" />
   <register name="PWM0_TRIPCFG.EN1D"            parent="PWM0_TRIPCFG" bit-position="26" bit-size="1" description="Enable TRIP1 as a trip source for Channel D" />
   <register name="PWM0_TRIPCFG.MODE0D"          parent="PWM0_TRIPCFG" bit-position="25" bit-size="1" description="Mode of TRIP0 for Channel D" />
   <register name="PWM0_TRIPCFG.EN0D"            parent="PWM0_TRIPCFG" bit-position="24" bit-size="1" description="Enable TRIP0 as a trip source for Channel D" />
   <register name="PWM0_TRIPCFG.MODE1C"          parent="PWM0_TRIPCFG" bit-position="19" bit-size="1" description="Mode of TRIP1 for Channel C" />
   <register name="PWM0_TRIPCFG.EN1C"            parent="PWM0_TRIPCFG" bit-position="18" bit-size="1" description="Enable TRIP1 as a trip source for Channel C" />
   <register name="PWM0_TRIPCFG.MODE0C"          parent="PWM0_TRIPCFG" bit-position="17" bit-size="1" description="Mode of TRIP0 for Channel C" />
   <register name="PWM0_TRIPCFG.EN0C"            parent="PWM0_TRIPCFG" bit-position="16" bit-size="1" description="Enable TRIP0 as a trip source for Channel C" />
   <register name="PWM0_TRIPCFG.MODE1B"          parent="PWM0_TRIPCFG" bit-position="11" bit-size="1" description="Mode of TRIP1 for Channel B" />
   <register name="PWM0_TRIPCFG.EN1B"            parent="PWM0_TRIPCFG" bit-position="10" bit-size="1" description="Enable TRIP1 as a trip source for Channel B" />
   <register name="PWM0_TRIPCFG.MODE0B"          parent="PWM0_TRIPCFG" bit-position="9" bit-size="1" description="Mode of TRIP0 for Channel B" />
   <register name="PWM0_TRIPCFG.EN0B"            parent="PWM0_TRIPCFG" bit-position="8" bit-size="1" description="Enable TRIP0 as a trip source for Channel B" />
   <register name="PWM0_TRIPCFG.MODE1A"          parent="PWM0_TRIPCFG" bit-position="3" bit-size="1" description="Mode of TRIP1 for Channel A" />
   <register name="PWM0_TRIPCFG.EN1A"            parent="PWM0_TRIPCFG" bit-position="2" bit-size="1" description="Enable TRIP1 as a trip source for Channel A" />
   <register name="PWM0_TRIPCFG.MODE0A"          parent="PWM0_TRIPCFG" bit-position="1" bit-size="1" description="Mode of TRIP0 for Channel A" />
   <register name="PWM0_TRIPCFG.EN0A"            parent="PWM0_TRIPCFG" bit-position="0" bit-size="1" description="Enable TRIP0 as a trip source for Channel A" />
<register name="PWM0_STAT"                       read-address="0xFFC1B00C" write-address="0xFFC1B00C" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Status Register" />
   <register name="PWM0_STAT.TMR4PHASE"          parent="PWM0_STAT" bit-position="28" bit-size="1" description="PWMTMR4 Phase Status" />
   <register name="PWM0_STAT.TMR3PHASE"          parent="PWM0_STAT" bit-position="27" bit-size="1" description="PWMTMR3 Phase Status" />
   <register name="PWM0_STAT.TMR2PHASE"          parent="PWM0_STAT" bit-position="26" bit-size="1" description="PWMTMR2 Phase Status" />
   <register name="PWM0_STAT.TMR1PHASE"          parent="PWM0_STAT" bit-position="25" bit-size="1" description="PWMTMR1 Phase Status" />
   <register name="PWM0_STAT.TMR0PHASE"          parent="PWM0_STAT" bit-position="24" bit-size="1" description="PWMTMR0 Phase Status" />
   <register name="PWM0_STAT.TMR4PER"            parent="PWM0_STAT" bit-position="20" bit-size="1" description="PWMTMR4 Period Boundary Status" />
   <register name="PWM0_STAT.TMR3PER"            parent="PWM0_STAT" bit-position="19" bit-size="1" description="PWMTMR3 Period Boundary Status" />
   <register name="PWM0_STAT.TMR2PER"            parent="PWM0_STAT" bit-position="18" bit-size="1" description="PWMTMR2 Period Boundary Status" />
   <register name="PWM0_STAT.TMR1PER"            parent="PWM0_STAT" bit-position="17" bit-size="1" description="PWMTMR1 Period Boundary Status" />
   <register name="PWM0_STAT.TMR0PER"            parent="PWM0_STAT" bit-position="16" bit-size="1" description="PWMTMR0 Period Boundary Status" />
   <register name="PWM0_STAT.SRTRIPD"            parent="PWM0_STAT" bit-position="11" bit-size="1" description="Self-Restart Trip Status for Channel D" />
   <register name="PWM0_STAT.FLTTRIPD"           parent="PWM0_STAT" bit-position="10" bit-size="1" description="Fault Trip Status for Channel D" />
   <register name="PWM0_STAT.SRTRIPC"            parent="PWM0_STAT" bit-position="9" bit-size="1" description="Self-Restart Trip Status for Channel C" />
   <register name="PWM0_STAT.FLTTRIPC"           parent="PWM0_STAT" bit-position="8" bit-size="1" description="Fault Trip Status for Channel C" />
   <register name="PWM0_STAT.SRTRIPB"            parent="PWM0_STAT" bit-position="7" bit-size="1" description="Self-Restart Trip Status for Channel B" />
   <register name="PWM0_STAT.FLTTRIPB"           parent="PWM0_STAT" bit-position="6" bit-size="1" description="Fault Trip Status for Channel B" />
   <register name="PWM0_STAT.SRTRIPA"            parent="PWM0_STAT" bit-position="5" bit-size="1" description="Self-Restart Trip Status for Channel A" />
   <register name="PWM0_STAT.FLTTRIPA"           parent="PWM0_STAT" bit-position="4" bit-size="1" description="Fault Trip Status for Channel A" />
   <register name="PWM0_STAT.RAWTRIP1"           parent="PWM0_STAT" bit-position="3" bit-size="1" description="Raw Trip 1 Status" />
   <register name="PWM0_STAT.RAWTRIP0"           parent="PWM0_STAT" bit-position="2" bit-size="1" description="Raw Trip 0 Status" />
   <register name="PWM0_STAT.TRIP1"              parent="PWM0_STAT" bit-position="1" bit-size="1" description="Status bit set when TRIP1 is active low" />
   <register name="PWM0_STAT.TRIP0"              parent="PWM0_STAT" bit-position="0" bit-size="1" description="Status bit set when TRIP0 is active low" />
<register name="PWM0_IMSK"                       read-address="0xFFC1B010" write-address="0xFFC1B010" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Interrupt Mask Register" />
   <register name="PWM0_IMSK.TMR4PER"            parent="PWM0_IMSK" bit-position="20" bit-size="1" description="PWMTMR4 Period Boundary Interrupt Enable" />
   <register name="PWM0_IMSK.TMR3PER"            parent="PWM0_IMSK" bit-position="19" bit-size="1" description="PWMTMR3 Period Boundary Interrupt Enable" />
   <register name="PWM0_IMSK.TMR2PER"            parent="PWM0_IMSK" bit-position="18" bit-size="1" description="PWMTMR2 Period Boundary Interrupt Enable" />
   <register name="PWM0_IMSK.TMR1PER"            parent="PWM0_IMSK" bit-position="17" bit-size="1" description="PWMTMR1 Period Boundary Interrupt Enable" />
   <register name="PWM0_IMSK.TMR0PER"            parent="PWM0_IMSK" bit-position="16" bit-size="1" description="PWMTMR0 Period Boundary Interrupt Enable" />
   <register name="PWM0_IMSK.TRIP1"              parent="PWM0_IMSK" bit-position="1" bit-size="1" description="TRIP1 Interrupt Enable" />
   <register name="PWM0_IMSK.TRIP0"              parent="PWM0_IMSK" bit-position="0" bit-size="1" description="TRIP0 Interrupt Enable" />
<register name="PWM0_ILAT"                       read-address="0xFFC1B014" write-address="0xFFC1B014" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Interrupt Latch Register" />
   <register name="PWM0_ILAT.TMR4PER"            parent="PWM0_ILAT" bit-position="20" bit-size="1" description="PWMTMR4 Period Latched Interrupt Status" />
   <register name="PWM0_ILAT.TMR3PER"            parent="PWM0_ILAT" bit-position="19" bit-size="1" description="PWMTMR3 Period Latched Interrupt Status" />
   <register name="PWM0_ILAT.TMR2PER"            parent="PWM0_ILAT" bit-position="18" bit-size="1" description="PWMTMR2 Period Latched Interrupt Status" />
   <register name="PWM0_ILAT.TMR1PER"            parent="PWM0_ILAT" bit-position="17" bit-size="1" description="PWMTMR1 Period Latched Interrupt Status" />
   <register name="PWM0_ILAT.TMR0PER"            parent="PWM0_ILAT" bit-position="16" bit-size="1" description="PWMTMR0 Period Boundary Interrupt Latched Status" />
   <register name="PWM0_ILAT.TRIP1"              parent="PWM0_ILAT" bit-position="1" bit-size="1" description="TRIP1 Interrupt Latched Status" />
   <register name="PWM0_ILAT.TRIP0"              parent="PWM0_ILAT" bit-position="0" bit-size="1" description="TRIP0 Interrupt Latched Status" />
<register name="PWM0_CHOPCFG"                    read-address="0xFFC1B018" write-address="0xFFC1B018" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Chop Configuration Register" />
   <register name="PWM0_CHOPCFG.VALUE"           parent="PWM0_CHOPCFG" bit-position="0" bit-size="8" description="Gate Chopping Divisor" />
<register name="PWM0_DT"                         read-address="0xFFC1B01C" write-address="0xFFC1B01C" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Dead Time Register" />
   <register name="PWM0_DT.VALUE"                parent="PWM0_DT" bit-position="0" bit-size="10" description="Dead Time" />
<register name="PWM0_SYNC_WID"                   read-address="0xFFC1B020" write-address="0xFFC1B020" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Sync Pulse Width Register" />
   <register name="PWM0_SYNC_WID.VALUE"          parent="PWM0_SYNC_WID" bit-position="0" bit-size="10" description="Sync Pulse Width" />
<register name="PWM0_TM0"                        read-address="0xFFC1B024" write-address="0xFFC1B024" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Timer 0 Period Register" />
   <register name="PWM0_TM0.VALUE"               parent="PWM0_TM0" bit-position="0" bit-size="16" description="Timer PWMTMR0 Period Value" />
<register name="PWM0_TM1"                        read-address="0xFFC1B028" write-address="0xFFC1B028" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Timer 1 Period Register" />
   <register name="PWM0_TM1.VALUE"               parent="PWM0_TM1" bit-position="0" bit-size="16" description="Timer PWMTMR1 Period Value" />
<register name="PWM0_TM2"                        read-address="0xFFC1B02C" write-address="0xFFC1B02C" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Timer 2 Period Register" />
   <register name="PWM0_TM2.VALUE"               parent="PWM0_TM2" bit-position="0" bit-size="16" description="Timer PWMTMR2 Period Value" />
<register name="PWM0_TM3"                        read-address="0xFFC1B030" write-address="0xFFC1B030" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Timer 3 Period Register" />
   <register name="PWM0_TM3.VALUE"               parent="PWM0_TM3" bit-position="0" bit-size="16" description="Timer PWMTMR3 Period Value" />
<register name="PWM0_TM4"                        read-address="0xFFC1B034" write-address="0xFFC1B034" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Timer 4 Period Register" />
   <register name="PWM0_TM4.VALUE"               parent="PWM0_TM4" bit-position="0" bit-size="16" description="Timer PWMTMR4 Period Value" />
<register name="PWM0_DLYA"                       read-address="0xFFC1B038" write-address="0xFFC1B038" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel A Delay Register" />
   <register name="PWM0_DLYA.VALUE"              parent="PWM0_DLYA" bit-position="0" bit-size="16" description="Channel A Delay Value" />
<register name="PWM0_DLYB"                       read-address="0xFFC1B03C" write-address="0xFFC1B03C" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel B Delay Register" />
   <register name="PWM0_DLYB.VALUE"              parent="PWM0_DLYB" bit-position="0" bit-size="16" description="Channel B Delay Value" />
<register name="PWM0_DLYC"                       read-address="0xFFC1B040" write-address="0xFFC1B040" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel C Delay Register" />
   <register name="PWM0_DLYC.VALUE"              parent="PWM0_DLYC" bit-position="0" bit-size="16" description="Channel C Delay Value" />
<register name="PWM0_DLYD"                       read-address="0xFFC1B044" write-address="0xFFC1B044" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel D Delay Register" />
   <register name="PWM0_DLYD.VALUE"              parent="PWM0_DLYD" bit-position="0" bit-size="16" description="Channel D Delay Value" />
<register name="PWM0_ACTL"                       read-address="0xFFC1B048" write-address="0xFFC1B048" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel A Control Register" />
   <register name="PWM0_ACTL.PULSEMODELO"        parent="PWM0_ACTL" bit-position="10" bit-size="2" description="Low Side Output Pulse Position" />
   <register name="PWM0_ACTL.PULSEMODEHI"        parent="PWM0_ACTL" bit-position="8" bit-size="2" description="High Side Output Pulse Position" />
   <register name="PWM0_ACTL.XOVR"               parent="PWM0_ACTL" bit-position="2" bit-size="1" description="high-low Crossover Enable" />
   <register name="PWM0_ACTL.DISLO"              parent="PWM0_ACTL" bit-position="1" bit-size="1" description="Channel Low Side Output Disable" />
   <register name="PWM0_ACTL.DISHI"              parent="PWM0_ACTL" bit-position="0" bit-size="1" description="Channel High Side Output Disable" />
<register name="PWM0_AH0"                        read-address="0xFFC1B04C" write-address="0xFFC1B04C" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel A-High Duty-0 Register" />
   <register name="PWM0_AH0.DUTY"                parent="PWM0_AH0" bit-position="0" bit-size="16" description="Duty Cycle Asserted Count" />
<register name="PWM0_AH1"                        read-address="0xFFC1B050" write-address="0xFFC1B050" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel A-High Duty-1 Register" />
   <register name="PWM0_AH1.DUTY"                parent="PWM0_AH1" bit-position="0" bit-size="16" description="Duty Cycle De-Asserted Count" />
<register name="PWM0_AL0"                        read-address="0xFFC1B05C" write-address="0xFFC1B05C" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel A-Low Duty-0 Register" />
   <register name="PWM0_AL0.DUTY"                parent="PWM0_AL0" bit-position="0" bit-size="16" description="Duty Cycle Asserted Count" />
<register name="PWM0_AL1"                        read-address="0xFFC1B060" write-address="0xFFC1B060" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel A-Low Duty-1 Register" />
   <register name="PWM0_AL1.DUTY"                parent="PWM0_AL1" bit-position="0" bit-size="16" description="Duty Cycle De-Asserted Count" />
<register name="PWM0_BCTL"                       read-address="0xFFC1B064" write-address="0xFFC1B064" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel B Control Register" />
   <register name="PWM0_BCTL.PULSEMODELO"        parent="PWM0_BCTL" bit-position="10" bit-size="2" description="Low Side Output Pulse Position" />
   <register name="PWM0_BCTL.PULSEMODEHI"        parent="PWM0_BCTL" bit-position="8" bit-size="2" description="High Side Output Pulse Position" />
   <register name="PWM0_BCTL.XOVR"               parent="PWM0_BCTL" bit-position="2" bit-size="1" description="high-low Crossover Enable" />
   <register name="PWM0_BCTL.DISLO"              parent="PWM0_BCTL" bit-position="1" bit-size="1" description="Channel Low Side Output Disable" />
   <register name="PWM0_BCTL.DISHI"              parent="PWM0_BCTL" bit-position="0" bit-size="1" description="Channel High Side Output Disable" />
<register name="PWM0_BH0"                        read-address="0xFFC1B068" write-address="0xFFC1B068" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel B-High Duty-0 Register" />
   <register name="PWM0_BH0.DUTY"                parent="PWM0_BH0" bit-position="0" bit-size="16" description="Duty Cycle Asserted Count" />
<register name="PWM0_BH1"                        read-address="0xFFC1B06C" write-address="0xFFC1B06C" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel B-High Duty-1 Register" />
   <register name="PWM0_BH1.DUTY"                parent="PWM0_BH1" bit-position="0" bit-size="16" description="Duty Cycle De-Asserted Count" />
<register name="PWM0_BL0"                        read-address="0xFFC1B078" write-address="0xFFC1B078" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel B-Low Duty-0 Register" />
   <register name="PWM0_BL0.DUTY"                parent="PWM0_BL0" bit-position="0" bit-size="16" description="Duty Cycle Asserted Count" />
<register name="PWM0_BL1"                        read-address="0xFFC1B07C" write-address="0xFFC1B07C" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel B-Low Duty-1 Register" />
   <register name="PWM0_BL1.DUTY"                parent="PWM0_BL1" bit-position="0" bit-size="16" description="Duty Cycle De-Asserted Count" />
<register name="PWM0_CCTL"                       read-address="0xFFC1B080" write-address="0xFFC1B080" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel C Control Register" />
   <register name="PWM0_CCTL.PULSEMODELO"        parent="PWM0_CCTL" bit-position="10" bit-size="2" description="Low Side Output Pulse Position" />
   <register name="PWM0_CCTL.PULSEMODEHI"        parent="PWM0_CCTL" bit-position="8" bit-size="2" description="High Side Output Pulse Position" />
   <register name="PWM0_CCTL.XOVR"               parent="PWM0_CCTL" bit-position="2" bit-size="1" description="high-low Crossover Enable" />
   <register name="PWM0_CCTL.DISLO"              parent="PWM0_CCTL" bit-position="1" bit-size="1" description="Channel Low Side Output Disable" />
   <register name="PWM0_CCTL.DISHI"              parent="PWM0_CCTL" bit-position="0" bit-size="1" description="Channel High Side Output Disable" />
<register name="PWM0_CH0"                        read-address="0xFFC1B084" write-address="0xFFC1B084" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel C-High Pulse Duty Register 0" />
   <register name="PWM0_CH0.DUTY"                parent="PWM0_CH0" bit-position="0" bit-size="16" description="Duty Cycle Asserted Count" />
<register name="PWM0_CH1"                        read-address="0xFFC1B088" write-address="0xFFC1B088" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel C-High Pulse Duty Register 1" />
   <register name="PWM0_CH1.DUTY"                parent="PWM0_CH1" bit-position="0" bit-size="16" description="Duty Cycle De-Asserted Count" />
<register name="PWM0_CL0"                        read-address="0xFFC1B094" write-address="0xFFC1B094" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel C-Low Pulse Duty Register 0" />
   <register name="PWM0_CL0.DUTY"                parent="PWM0_CL0" bit-position="0" bit-size="16" description="Duty Cycle Asserted Count" />
<register name="PWM0_CL1"                        read-address="0xFFC1B098" write-address="0xFFC1B098" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel C-Low Duty-1 Register" />
   <register name="PWM0_CL1.DUTY"                parent="PWM0_CL1" bit-position="0" bit-size="16" description="Duty Cycle De-Asserted Count" />
<register name="PWM0_DCTL"                       read-address="0xFFC1B09C" write-address="0xFFC1B09C" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel D Control Register" />
   <register name="PWM0_DCTL.PULSEMODELO"        parent="PWM0_DCTL" bit-position="10" bit-size="2" description="Low Side Output Pulse Position" />
   <register name="PWM0_DCTL.PULSEMODEHI"        parent="PWM0_DCTL" bit-position="8" bit-size="2" description="High Side Output Pulse Position" />
   <register name="PWM0_DCTL.XOVR"               parent="PWM0_DCTL" bit-position="2" bit-size="1" description="high-low Crossover Enable" />
   <register name="PWM0_DCTL.DISLO"              parent="PWM0_DCTL" bit-position="1" bit-size="1" description="Channel Low Side Output Disable" />
   <register name="PWM0_DCTL.DISHI"              parent="PWM0_DCTL" bit-position="0" bit-size="1" description="Channel High Side Output Disable" />
<register name="PWM0_DH0"                        read-address="0xFFC1B0A0" write-address="0xFFC1B0A0" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel D-High Duty-0 Register" />
   <register name="PWM0_DH0.DUTY"                parent="PWM0_DH0" bit-position="0" bit-size="16" description="Duty Cycle Asserted Count" />
<register name="PWM0_DH1"                        read-address="0xFFC1B0A4" write-address="0xFFC1B0A4" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel D-High Pulse Duty Register 1" />
   <register name="PWM0_DH1.DUTY"                parent="PWM0_DH1" bit-position="0" bit-size="16" description="Duty Cycle De-Asserted Count" />
<register name="PWM0_DL0"                        read-address="0xFFC1B0B0" write-address="0xFFC1B0B0" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel D-Low Pulse Duty Register 0" />
   <register name="PWM0_DL0.DUTY"                parent="PWM0_DL0" bit-position="0" bit-size="16" description="Duty Cycle Asserted Count" />
<register name="PWM0_DL1"                        read-address="0xFFC1B0B4" write-address="0xFFC1B0B4" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM0" description="PWM0 Channel D-Low Pulse Duty Register 1" />
   <register name="PWM0_DL1.DUTY"                parent="PWM0_DL1" bit-position="0" bit-size="16" description="Duty Cycle De-Asserted Count" />

<!-- ************** -->
<!-- ***  PWM1  *** -->
<!-- ************** -->

<register name="PWM1_CTL"                        read-address="0xFFC1B400" write-address="0xFFC1B400" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Control Register" />
   <register name="PWM1_CTL.INTSYNCREF"          parent="PWM1_CTL" bit-position="18" bit-size="3" description="Timer reference for Internal Sync" />
   <register name="PWM1_CTL.EXTSYNCSEL"          parent="PWM1_CTL" bit-position="17" bit-size="1" description="External Sync Select" />
   <register name="PWM1_CTL.EXTSYNC"             parent="PWM1_CTL" bit-position="16" bit-size="1" description="External Sync" />
   <register name="PWM1_CTL.DLYDEN"              parent="PWM1_CTL" bit-position="7" bit-size="1" description="Enable Delay Counter for Channel D" />
   <register name="PWM1_CTL.DLYCEN"              parent="PWM1_CTL" bit-position="6" bit-size="1" description="Enable Delay Counter for Channel C" />
   <register name="PWM1_CTL.DLYBEN"              parent="PWM1_CTL" bit-position="5" bit-size="1" description="Enable Delay Counter for Channel B" />
   <register name="PWM1_CTL.DLYAEN"              parent="PWM1_CTL" bit-position="4" bit-size="1" description="Enable Delay Counter for Channel A" />
   <register name="PWM1_CTL.SWTRIP"              parent="PWM1_CTL" bit-position="2" bit-size="1" description="Software Trip" />
   <register name="PWM1_CTL.EMURUN"              parent="PWM1_CTL" bit-position="1" bit-size="1" description="Output Behavior During Emulation Mode" />
   <register name="PWM1_CTL.GLOBEN"              parent="PWM1_CTL" bit-position="0" bit-size="1" description="Module Enable" />
<register name="PWM1_CHANCFG"                    read-address="0xFFC1B404" write-address="0xFFC1B404" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel Config Register" />
   <register name="PWM1_CHANCFG.ENCHOPDL"        parent="PWM1_CHANCFG" bit-position="30" bit-size="1" description="Channel D Gate Chopping Enable Low Side" />
   <register name="PWM1_CHANCFG.POLDL"           parent="PWM1_CHANCFG" bit-position="29" bit-size="1" description="Channel D low side Polarity" />
   <register name="PWM1_CHANCFG.ENCHOPDH"        parent="PWM1_CHANCFG" bit-position="27" bit-size="1" description="Channel D Gate Chopping Enable High Side" />
   <register name="PWM1_CHANCFG.POLDH"           parent="PWM1_CHANCFG" bit-position="26" bit-size="1" description="Channel D High side Polarity" />
   <register name="PWM1_CHANCFG.MODELSD"         parent="PWM1_CHANCFG" bit-position="25" bit-size="1" description="Channel D Mode of low Side Output" />
   <register name="PWM1_CHANCFG.REFTMRD"         parent="PWM1_CHANCFG" bit-position="24" bit-size="1" description="Channel D Timer Reference" />
   <register name="PWM1_CHANCFG.ENCHOPCL"        parent="PWM1_CHANCFG" bit-position="22" bit-size="1" description="Channel C Gate Chopping Enable Low Side" />
   <register name="PWM1_CHANCFG.POLCL"           parent="PWM1_CHANCFG" bit-position="21" bit-size="1" description="Channel C low side Polarity" />
   <register name="PWM1_CHANCFG.ENCHOPCH"        parent="PWM1_CHANCFG" bit-position="19" bit-size="1" description="Channel C Gate Chopping Enable High Side" />
   <register name="PWM1_CHANCFG.POLCH"           parent="PWM1_CHANCFG" bit-position="18" bit-size="1" description="Channel C High side Polarity" />
   <register name="PWM1_CHANCFG.MODELSC"         parent="PWM1_CHANCFG" bit-position="17" bit-size="1" description="Channel C Mode of low Side Output" />
   <register name="PWM1_CHANCFG.REFTMRC"         parent="PWM1_CHANCFG" bit-position="16" bit-size="1" description="Channel C Timer Reference" />
   <register name="PWM1_CHANCFG.ENCHOPBL"        parent="PWM1_CHANCFG" bit-position="14" bit-size="1" description="Channel B Gate Chopping Enable Low Side" />
   <register name="PWM1_CHANCFG.POLBL"           parent="PWM1_CHANCFG" bit-position="13" bit-size="1" description="Channel B low side Polarity" />
   <register name="PWM1_CHANCFG.ENCHOPBH"        parent="PWM1_CHANCFG" bit-position="11" bit-size="1" description="Channel B Gate Chopping Enable High Side" />
   <register name="PWM1_CHANCFG.POLBH"           parent="PWM1_CHANCFG" bit-position="10" bit-size="1" description="Channel B High side Polarity" />
   <register name="PWM1_CHANCFG.MODELSB"         parent="PWM1_CHANCFG" bit-position="9" bit-size="1" description="Channel B Mode of low Side Output" />
   <register name="PWM1_CHANCFG.REFTMRB"         parent="PWM1_CHANCFG" bit-position="8" bit-size="1" description="Channel B Timer Reference" />
   <register name="PWM1_CHANCFG.ENCHOPAL"        parent="PWM1_CHANCFG" bit-position="6" bit-size="1" description="Channel A Gate Chopping Enable Low Side" />
   <register name="PWM1_CHANCFG.POLAL"           parent="PWM1_CHANCFG" bit-position="5" bit-size="1" description="Channel A low side Polarity" />
   <register name="PWM1_CHANCFG.ENCHOPAH"        parent="PWM1_CHANCFG" bit-position="3" bit-size="1" description="Channel A Gate Chopping Enable High Side" />
   <register name="PWM1_CHANCFG.POLAH"           parent="PWM1_CHANCFG" bit-position="2" bit-size="1" description="Channel A High side Polarity" />
   <register name="PWM1_CHANCFG.MODELSA"         parent="PWM1_CHANCFG" bit-position="1" bit-size="1" description="Channel A Mode of low Side Output" />
   <register name="PWM1_CHANCFG.REFTMRA"         parent="PWM1_CHANCFG" bit-position="0" bit-size="1" description="Channel A Timer Reference" />
<register name="PWM1_TRIPCFG"                    read-address="0xFFC1B408" write-address="0xFFC1B408" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Trip Config Register" />
   <register name="PWM1_TRIPCFG.MODE1D"          parent="PWM1_TRIPCFG" bit-position="27" bit-size="1" description="Mode of TRIP1 for Channel D" />
   <register name="PWM1_TRIPCFG.EN1D"            parent="PWM1_TRIPCFG" bit-position="26" bit-size="1" description="Enable TRIP1 as a trip source for Channel D" />
   <register name="PWM1_TRIPCFG.MODE0D"          parent="PWM1_TRIPCFG" bit-position="25" bit-size="1" description="Mode of TRIP0 for Channel D" />
   <register name="PWM1_TRIPCFG.EN0D"            parent="PWM1_TRIPCFG" bit-position="24" bit-size="1" description="Enable TRIP0 as a trip source for Channel D" />
   <register name="PWM1_TRIPCFG.MODE1C"          parent="PWM1_TRIPCFG" bit-position="19" bit-size="1" description="Mode of TRIP1 for Channel C" />
   <register name="PWM1_TRIPCFG.EN1C"            parent="PWM1_TRIPCFG" bit-position="18" bit-size="1" description="Enable TRIP1 as a trip source for Channel C" />
   <register name="PWM1_TRIPCFG.MODE0C"          parent="PWM1_TRIPCFG" bit-position="17" bit-size="1" description="Mode of TRIP0 for Channel C" />
   <register name="PWM1_TRIPCFG.EN0C"            parent="PWM1_TRIPCFG" bit-position="16" bit-size="1" description="Enable TRIP0 as a trip source for Channel C" />
   <register name="PWM1_TRIPCFG.MODE1B"          parent="PWM1_TRIPCFG" bit-position="11" bit-size="1" description="Mode of TRIP1 for Channel B" />
   <register name="PWM1_TRIPCFG.EN1B"            parent="PWM1_TRIPCFG" bit-position="10" bit-size="1" description="Enable TRIP1 as a trip source for Channel B" />
   <register name="PWM1_TRIPCFG.MODE0B"          parent="PWM1_TRIPCFG" bit-position="9" bit-size="1" description="Mode of TRIP0 for Channel B" />
   <register name="PWM1_TRIPCFG.EN0B"            parent="PWM1_TRIPCFG" bit-position="8" bit-size="1" description="Enable TRIP0 as a trip source for Channel B" />
   <register name="PWM1_TRIPCFG.MODE1A"          parent="PWM1_TRIPCFG" bit-position="3" bit-size="1" description="Mode of TRIP1 for Channel A" />
   <register name="PWM1_TRIPCFG.EN1A"            parent="PWM1_TRIPCFG" bit-position="2" bit-size="1" description="Enable TRIP1 as a trip source for Channel A" />
   <register name="PWM1_TRIPCFG.MODE0A"          parent="PWM1_TRIPCFG" bit-position="1" bit-size="1" description="Mode of TRIP0 for Channel A" />
   <register name="PWM1_TRIPCFG.EN0A"            parent="PWM1_TRIPCFG" bit-position="0" bit-size="1" description="Enable TRIP0 as a trip source for Channel A" />
<register name="PWM1_STAT"                       read-address="0xFFC1B40C" write-address="0xFFC1B40C" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Status Register" />
   <register name="PWM1_STAT.TMR4PHASE"          parent="PWM1_STAT" bit-position="28" bit-size="1" description="PWMTMR4 Phase Status" />
   <register name="PWM1_STAT.TMR3PHASE"          parent="PWM1_STAT" bit-position="27" bit-size="1" description="PWMTMR3 Phase Status" />
   <register name="PWM1_STAT.TMR2PHASE"          parent="PWM1_STAT" bit-position="26" bit-size="1" description="PWMTMR2 Phase Status" />
   <register name="PWM1_STAT.TMR1PHASE"          parent="PWM1_STAT" bit-position="25" bit-size="1" description="PWMTMR1 Phase Status" />
   <register name="PWM1_STAT.TMR0PHASE"          parent="PWM1_STAT" bit-position="24" bit-size="1" description="PWMTMR0 Phase Status" />
   <register name="PWM1_STAT.TMR4PER"            parent="PWM1_STAT" bit-position="20" bit-size="1" description="PWMTMR4 Period Boundary Status" />
   <register name="PWM1_STAT.TMR3PER"            parent="PWM1_STAT" bit-position="19" bit-size="1" description="PWMTMR3 Period Boundary Status" />
   <register name="PWM1_STAT.TMR2PER"            parent="PWM1_STAT" bit-position="18" bit-size="1" description="PWMTMR2 Period Boundary Status" />
   <register name="PWM1_STAT.TMR1PER"            parent="PWM1_STAT" bit-position="17" bit-size="1" description="PWMTMR1 Period Boundary Status" />
   <register name="PWM1_STAT.TMR0PER"            parent="PWM1_STAT" bit-position="16" bit-size="1" description="PWMTMR0 Period Boundary Status" />
   <register name="PWM1_STAT.SRTRIPD"            parent="PWM1_STAT" bit-position="11" bit-size="1" description="Self-Restart Trip Status for Channel D" />
   <register name="PWM1_STAT.FLTTRIPD"           parent="PWM1_STAT" bit-position="10" bit-size="1" description="Fault Trip Status for Channel D" />
   <register name="PWM1_STAT.SRTRIPC"            parent="PWM1_STAT" bit-position="9" bit-size="1" description="Self-Restart Trip Status for Channel C" />
   <register name="PWM1_STAT.FLTTRIPC"           parent="PWM1_STAT" bit-position="8" bit-size="1" description="Fault Trip Status for Channel C" />
   <register name="PWM1_STAT.SRTRIPB"            parent="PWM1_STAT" bit-position="7" bit-size="1" description="Self-Restart Trip Status for Channel B" />
   <register name="PWM1_STAT.FLTTRIPB"           parent="PWM1_STAT" bit-position="6" bit-size="1" description="Fault Trip Status for Channel B" />
   <register name="PWM1_STAT.SRTRIPA"            parent="PWM1_STAT" bit-position="5" bit-size="1" description="Self-Restart Trip Status for Channel A" />
   <register name="PWM1_STAT.FLTTRIPA"           parent="PWM1_STAT" bit-position="4" bit-size="1" description="Fault Trip Status for Channel A" />
   <register name="PWM1_STAT.RAWTRIP1"           parent="PWM1_STAT" bit-position="3" bit-size="1" description="Raw Trip 1 Status" />
   <register name="PWM1_STAT.RAWTRIP0"           parent="PWM1_STAT" bit-position="2" bit-size="1" description="Raw Trip 0 Status" />
   <register name="PWM1_STAT.TRIP1"              parent="PWM1_STAT" bit-position="1" bit-size="1" description="Status bit set when TRIP1 is active low" />
   <register name="PWM1_STAT.TRIP0"              parent="PWM1_STAT" bit-position="0" bit-size="1" description="Status bit set when TRIP0 is active low" />
<register name="PWM1_IMSK"                       read-address="0xFFC1B410" write-address="0xFFC1B410" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Interrupt Mask Register" />
   <register name="PWM1_IMSK.TMR4PER"            parent="PWM1_IMSK" bit-position="20" bit-size="1" description="PWMTMR4 Period Boundary Interrupt Enable" />
   <register name="PWM1_IMSK.TMR3PER"            parent="PWM1_IMSK" bit-position="19" bit-size="1" description="PWMTMR3 Period Boundary Interrupt Enable" />
   <register name="PWM1_IMSK.TMR2PER"            parent="PWM1_IMSK" bit-position="18" bit-size="1" description="PWMTMR2 Period Boundary Interrupt Enable" />
   <register name="PWM1_IMSK.TMR1PER"            parent="PWM1_IMSK" bit-position="17" bit-size="1" description="PWMTMR1 Period Boundary Interrupt Enable" />
   <register name="PWM1_IMSK.TMR0PER"            parent="PWM1_IMSK" bit-position="16" bit-size="1" description="PWMTMR0 Period Boundary Interrupt Enable" />
   <register name="PWM1_IMSK.TRIP1"              parent="PWM1_IMSK" bit-position="1" bit-size="1" description="TRIP1 Interrupt Enable" />
   <register name="PWM1_IMSK.TRIP0"              parent="PWM1_IMSK" bit-position="0" bit-size="1" description="TRIP0 Interrupt Enable" />
<register name="PWM1_ILAT"                       read-address="0xFFC1B414" write-address="0xFFC1B414" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Interrupt Latch Register" />
   <register name="PWM1_ILAT.TMR4PER"            parent="PWM1_ILAT" bit-position="20" bit-size="1" description="PWMTMR4 Period Latched Interrupt Status" />
   <register name="PWM1_ILAT.TMR3PER"            parent="PWM1_ILAT" bit-position="19" bit-size="1" description="PWMTMR3 Period Latched Interrupt Status" />
   <register name="PWM1_ILAT.TMR2PER"            parent="PWM1_ILAT" bit-position="18" bit-size="1" description="PWMTMR2 Period Latched Interrupt Status" />
   <register name="PWM1_ILAT.TMR1PER"            parent="PWM1_ILAT" bit-position="17" bit-size="1" description="PWMTMR1 Period Latched Interrupt Status" />
   <register name="PWM1_ILAT.TMR0PER"            parent="PWM1_ILAT" bit-position="16" bit-size="1" description="PWMTMR0 Period Boundary Interrupt Latched Status" />
   <register name="PWM1_ILAT.TRIP1"              parent="PWM1_ILAT" bit-position="1" bit-size="1" description="TRIP1 Interrupt Latched Status" />
   <register name="PWM1_ILAT.TRIP0"              parent="PWM1_ILAT" bit-position="0" bit-size="1" description="TRIP0 Interrupt Latched Status" />
<register name="PWM1_CHOPCFG"                    read-address="0xFFC1B418" write-address="0xFFC1B418" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Chop Configuration Register" />
   <register name="PWM1_CHOPCFG.VALUE"           parent="PWM1_CHOPCFG" bit-position="0" bit-size="8" description="Gate Chopping Divisor" />
<register name="PWM1_DT"                         read-address="0xFFC1B41C" write-address="0xFFC1B41C" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Dead Time Register" />
   <register name="PWM1_DT.VALUE"                parent="PWM1_DT" bit-position="0" bit-size="10" description="Dead Time" />
<register name="PWM1_SYNC_WID"                   read-address="0xFFC1B420" write-address="0xFFC1B420" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Sync Pulse Width Register" />
   <register name="PWM1_SYNC_WID.VALUE"          parent="PWM1_SYNC_WID" bit-position="0" bit-size="10" description="Sync Pulse Width" />
<register name="PWM1_TM0"                        read-address="0xFFC1B424" write-address="0xFFC1B424" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Timer 0 Period Register" />
   <register name="PWM1_TM0.VALUE"               parent="PWM1_TM0" bit-position="0" bit-size="16" description="Timer PWMTMR0 Period Value" />
<register name="PWM1_TM1"                        read-address="0xFFC1B428" write-address="0xFFC1B428" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Timer 1 Period Register" />
   <register name="PWM1_TM1.VALUE"               parent="PWM1_TM1" bit-position="0" bit-size="16" description="Timer PWMTMR1 Period Value" />
<register name="PWM1_TM2"                        read-address="0xFFC1B42C" write-address="0xFFC1B42C" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Timer 2 Period Register" />
   <register name="PWM1_TM2.VALUE"               parent="PWM1_TM2" bit-position="0" bit-size="16" description="Timer PWMTMR2 Period Value" />
<register name="PWM1_TM3"                        read-address="0xFFC1B430" write-address="0xFFC1B430" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Timer 3 Period Register" />
   <register name="PWM1_TM3.VALUE"               parent="PWM1_TM3" bit-position="0" bit-size="16" description="Timer PWMTMR3 Period Value" />
<register name="PWM1_TM4"                        read-address="0xFFC1B434" write-address="0xFFC1B434" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Timer 4 Period Register" />
   <register name="PWM1_TM4.VALUE"               parent="PWM1_TM4" bit-position="0" bit-size="16" description="Timer PWMTMR4 Period Value" />
<register name="PWM1_DLYA"                       read-address="0xFFC1B438" write-address="0xFFC1B438" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel A Delay Register" />
   <register name="PWM1_DLYA.VALUE"              parent="PWM1_DLYA" bit-position="0" bit-size="16" description="Channel A Delay Value" />
<register name="PWM1_DLYB"                       read-address="0xFFC1B43C" write-address="0xFFC1B43C" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel B Delay Register" />
   <register name="PWM1_DLYB.VALUE"              parent="PWM1_DLYB" bit-position="0" bit-size="16" description="Channel B Delay Value" />
<register name="PWM1_DLYC"                       read-address="0xFFC1B440" write-address="0xFFC1B440" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel C Delay Register" />
   <register name="PWM1_DLYC.VALUE"              parent="PWM1_DLYC" bit-position="0" bit-size="16" description="Channel C Delay Value" />
<register name="PWM1_DLYD"                       read-address="0xFFC1B444" write-address="0xFFC1B444" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel D Delay Register" />
   <register name="PWM1_DLYD.VALUE"              parent="PWM1_DLYD" bit-position="0" bit-size="16" description="Channel D Delay Value" />
<register name="PWM1_ACTL"                       read-address="0xFFC1B448" write-address="0xFFC1B448" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel A Control Register" />
   <register name="PWM1_ACTL.PULSEMODELO"        parent="PWM1_ACTL" bit-position="10" bit-size="2" description="Low Side Output Pulse Position" />
   <register name="PWM1_ACTL.PULSEMODEHI"        parent="PWM1_ACTL" bit-position="8" bit-size="2" description="High Side Output Pulse Position" />
   <register name="PWM1_ACTL.XOVR"               parent="PWM1_ACTL" bit-position="2" bit-size="1" description="high-low Crossover Enable" />
   <register name="PWM1_ACTL.DISLO"              parent="PWM1_ACTL" bit-position="1" bit-size="1" description="Channel Low Side Output Disable" />
   <register name="PWM1_ACTL.DISHI"              parent="PWM1_ACTL" bit-position="0" bit-size="1" description="Channel High Side Output Disable" />
<register name="PWM1_AH0"                        read-address="0xFFC1B44C" write-address="0xFFC1B44C" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel A-High Duty-0 Register" />
   <register name="PWM1_AH0.DUTY"                parent="PWM1_AH0" bit-position="0" bit-size="16" description="Duty Cycle Asserted Count" />
<register name="PWM1_AH1"                        read-address="0xFFC1B450" write-address="0xFFC1B450" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel A-High Duty-1 Register" />
   <register name="PWM1_AH1.DUTY"                parent="PWM1_AH1" bit-position="0" bit-size="16" description="Duty Cycle De-Asserted Count" />
<register name="PWM1_AL0"                        read-address="0xFFC1B45C" write-address="0xFFC1B45C" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel A-Low Duty-0 Register" />
   <register name="PWM1_AL0.DUTY"                parent="PWM1_AL0" bit-position="0" bit-size="16" description="Duty Cycle Asserted Count" />
<register name="PWM1_AL1"                        read-address="0xFFC1B460" write-address="0xFFC1B460" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel A-Low Duty-1 Register" />
   <register name="PWM1_AL1.DUTY"                parent="PWM1_AL1" bit-position="0" bit-size="16" description="Duty Cycle De-Asserted Count" />
<register name="PWM1_BCTL"                       read-address="0xFFC1B464" write-address="0xFFC1B464" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel B Control Register" />
   <register name="PWM1_BCTL.PULSEMODELO"        parent="PWM1_BCTL" bit-position="10" bit-size="2" description="Low Side Output Pulse Position" />
   <register name="PWM1_BCTL.PULSEMODEHI"        parent="PWM1_BCTL" bit-position="8" bit-size="2" description="High Side Output Pulse Position" />
   <register name="PWM1_BCTL.XOVR"               parent="PWM1_BCTL" bit-position="2" bit-size="1" description="high-low Crossover Enable" />
   <register name="PWM1_BCTL.DISLO"              parent="PWM1_BCTL" bit-position="1" bit-size="1" description="Channel Low Side Output Disable" />
   <register name="PWM1_BCTL.DISHI"              parent="PWM1_BCTL" bit-position="0" bit-size="1" description="Channel High Side Output Disable" />
<register name="PWM1_BH0"                        read-address="0xFFC1B468" write-address="0xFFC1B468" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel B-High Duty-0 Register" />
   <register name="PWM1_BH0.DUTY"                parent="PWM1_BH0" bit-position="0" bit-size="16" description="Duty Cycle Asserted Count" />
<register name="PWM1_BH1"                        read-address="0xFFC1B46C" write-address="0xFFC1B46C" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel B-High Duty-1 Register" />
   <register name="PWM1_BH1.DUTY"                parent="PWM1_BH1" bit-position="0" bit-size="16" description="Duty Cycle De-Asserted Count" />
<register name="PWM1_BL0"                        read-address="0xFFC1B478" write-address="0xFFC1B478" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel B-Low Duty-0 Register" />
   <register name="PWM1_BL0.DUTY"                parent="PWM1_BL0" bit-position="0" bit-size="16" description="Duty Cycle Asserted Count" />
<register name="PWM1_BL1"                        read-address="0xFFC1B47C" write-address="0xFFC1B47C" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel B-Low Duty-1 Register" />
   <register name="PWM1_BL1.DUTY"                parent="PWM1_BL1" bit-position="0" bit-size="16" description="Duty Cycle De-Asserted Count" />
<register name="PWM1_CCTL"                       read-address="0xFFC1B480" write-address="0xFFC1B480" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel C Control Register" />
   <register name="PWM1_CCTL.PULSEMODELO"        parent="PWM1_CCTL" bit-position="10" bit-size="2" description="Low Side Output Pulse Position" />
   <register name="PWM1_CCTL.PULSEMODEHI"        parent="PWM1_CCTL" bit-position="8" bit-size="2" description="High Side Output Pulse Position" />
   <register name="PWM1_CCTL.XOVR"               parent="PWM1_CCTL" bit-position="2" bit-size="1" description="high-low Crossover Enable" />
   <register name="PWM1_CCTL.DISLO"              parent="PWM1_CCTL" bit-position="1" bit-size="1" description="Channel Low Side Output Disable" />
   <register name="PWM1_CCTL.DISHI"              parent="PWM1_CCTL" bit-position="0" bit-size="1" description="Channel High Side Output Disable" />
<register name="PWM1_CH0"                        read-address="0xFFC1B484" write-address="0xFFC1B484" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel C-High Pulse Duty Register 0" />
   <register name="PWM1_CH0.DUTY"                parent="PWM1_CH0" bit-position="0" bit-size="16" description="Duty Cycle Asserted Count" />
<register name="PWM1_CH1"                        read-address="0xFFC1B488" write-address="0xFFC1B488" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel C-High Pulse Duty Register 1" />
   <register name="PWM1_CH1.DUTY"                parent="PWM1_CH1" bit-position="0" bit-size="16" description="Duty Cycle De-Asserted Count" />
<register name="PWM1_CL0"                        read-address="0xFFC1B494" write-address="0xFFC1B494" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel C-Low Pulse Duty Register 0" />
   <register name="PWM1_CL0.DUTY"                parent="PWM1_CL0" bit-position="0" bit-size="16" description="Duty Cycle Asserted Count" />
<register name="PWM1_CL1"                        read-address="0xFFC1B498" write-address="0xFFC1B498" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel C-Low Duty-1 Register" />
   <register name="PWM1_CL1.DUTY"                parent="PWM1_CL1" bit-position="0" bit-size="16" description="Duty Cycle De-Asserted Count" />
<register name="PWM1_DCTL"                       read-address="0xFFC1B49C" write-address="0xFFC1B49C" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel D Control Register" />
   <register name="PWM1_DCTL.PULSEMODELO"        parent="PWM1_DCTL" bit-position="10" bit-size="2" description="Low Side Output Pulse Position" />
   <register name="PWM1_DCTL.PULSEMODEHI"        parent="PWM1_DCTL" bit-position="8" bit-size="2" description="High Side Output Pulse Position" />
   <register name="PWM1_DCTL.XOVR"               parent="PWM1_DCTL" bit-position="2" bit-size="1" description="high-low Crossover Enable" />
   <register name="PWM1_DCTL.DISLO"              parent="PWM1_DCTL" bit-position="1" bit-size="1" description="Channel Low Side Output Disable" />
   <register name="PWM1_DCTL.DISHI"              parent="PWM1_DCTL" bit-position="0" bit-size="1" description="Channel High Side Output Disable" />
<register name="PWM1_DH0"                        read-address="0xFFC1B4A0" write-address="0xFFC1B4A0" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel D-High Duty-0 Register" />
   <register name="PWM1_DH0.DUTY"                parent="PWM1_DH0" bit-position="0" bit-size="16" description="Duty Cycle Asserted Count" />
<register name="PWM1_DH1"                        read-address="0xFFC1B4A4" write-address="0xFFC1B4A4" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel D-High Pulse Duty Register 1" />
   <register name="PWM1_DH1.DUTY"                parent="PWM1_DH1" bit-position="0" bit-size="16" description="Duty Cycle De-Asserted Count" />
<register name="PWM1_DL0"                        read-address="0xFFC1B4B0" write-address="0xFFC1B4B0" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel D-Low Pulse Duty Register 0" />
   <register name="PWM1_DL0.DUTY"                parent="PWM1_DL0" bit-position="0" bit-size="16" description="Duty Cycle Asserted Count" />
<register name="PWM1_DL1"                        read-address="0xFFC1B4B4" write-address="0xFFC1B4B4" bit-size="32" type="IO" mask="FFFFFFFF" group="PWM1" description="PWM1 Channel D-Low Pulse Duty Register 1" />
   <register name="PWM1_DL1.DUTY"                parent="PWM1_DL1" bit-position="0" bit-size="16" description="Duty Cycle De-Asserted Count" />

<!-- *********************************** -->
<!-- ***  Video Subsystem Registers  *** -->
<!-- *********************************** -->


<!-- ************** -->
<!-- ***  VID0  *** -->
<!-- ************** -->

<register name="VID0_CONN"                       read-address="0xFFC1D000" write-address="0xFFC1D000" bit-size="32" type="IO" mask="FFFFFFFF" group="VID0" description="VID0 Video Subsystem Connect Register" />
   <register name="VID0_CONN.PPI2BCAST"          parent="VID0_CONN" bit-position="23" bit-size="1" description="PPI_2 Broadcast Mode" />
   <register name="VID0_CONN.PPI1BCAST"          parent="VID0_CONN" bit-position="22" bit-size="1" description="PPI_1 Broadcast Mode" />
   <register name="VID0_CONN.PPI0BCAST"          parent="VID0_CONN" bit-position="21" bit-size="1" description="PPI_0 Broadcast Mode" />
   <register name="VID0_CONN.PPI2TX"             parent="VID0_CONN" bit-position="16" bit-size="4" description="PPI_2_TX Connectivity" />
   <register name="VID0_CONN.PPI1TX"             parent="VID0_CONN" bit-position="12" bit-size="4" description="PPI_1_TX Connectivity" />
   <register name="VID0_CONN.PPI0TX"             parent="VID0_CONN" bit-position="8" bit-size="4" description="PPI_0_TX Connectivity" />
   <register name="VID0_CONN.PVP0IN"             parent="VID0_CONN" bit-position="4" bit-size="4" description="PVP_IN Connectivity" />
   <register name="VID0_CONN.PIXC0IN"            parent="VID0_CONN" bit-position="0" bit-size="4" description="PIXC_IN Connectivity" />

<!-- ******************************** -->
<!-- ***  System Watchpoint Unit  *** -->
<!-- ******************************** -->


<!-- ************** -->
<!-- ***  SWU0  *** -->
<!-- ************** -->

<register name="SWU0_GCTL"                       read-address="0xFFC1E000" write-address="0xFFC1E000" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Global Control Register" />
   <register name="SWU0_GCTL.RST"                parent="SWU0_GCTL" bit-position="1" bit-size="1" description="Global Reset" />
   <register name="SWU0_GCTL.EN"                 parent="SWU0_GCTL" bit-position="0" bit-size="1" description="Global Enable" />
<register name="SWU0_GSTAT"                      read-address="0xFFC1E004" write-address="0xFFC1E004" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Global Status Register" />
   <register name="SWU0_GSTAT.ADDRERR"           parent="SWU0_GSTAT" bit-position="30" bit-size="1" description="Address Error Status" />
   <register name="SWU0_GSTAT.OVRBW3"            parent="SWU0_GSTAT" bit-position="15" bit-size="1" description="Group 3 Bandwidth Above Maximum Target" />
   <register name="SWU0_GSTAT.UNDRBW3"           parent="SWU0_GSTAT" bit-position="14" bit-size="1" description="Group 3 Bandwidth Below Minimum Target" />
   <register name="SWU0_GSTAT.OVRBW2"            parent="SWU0_GSTAT" bit-position="13" bit-size="1" description="Group 2 Bandwidth Above Maximum Target" />
   <register name="SWU0_GSTAT.UNDRBW2"           parent="SWU0_GSTAT" bit-position="12" bit-size="1" description="Group 2 Bandwidth Below Minimum Target" />
   <register name="SWU0_GSTAT.OVRBW1"            parent="SWU0_GSTAT" bit-position="11" bit-size="1" description="Group 1 Bandwidth Above Maximum Target" />
   <register name="SWU0_GSTAT.UNDRBW1"           parent="SWU0_GSTAT" bit-position="10" bit-size="1" description="Group 1 Bandwidth Below Minimum Target" />
   <register name="SWU0_GSTAT.OVRBW0"            parent="SWU0_GSTAT" bit-position="9" bit-size="1" description="Group 0 Bandwidth Above Maximum Target" />
   <register name="SWU0_GSTAT.UNDRBW0"           parent="SWU0_GSTAT" bit-position="8" bit-size="1" description="Group 0 Bandwidth Below Minimum Target" />
   <register name="SWU0_GSTAT.INT3"              parent="SWU0_GSTAT" bit-position="7" bit-size="1" description="Group 3 Interrupt Status" />
   <register name="SWU0_GSTAT.INT2"              parent="SWU0_GSTAT" bit-position="6" bit-size="1" description="Group 2 Interrupt Status" />
   <register name="SWU0_GSTAT.INT1"              parent="SWU0_GSTAT" bit-position="5" bit-size="1" description="Group 1 Interrupt Status" />
   <register name="SWU0_GSTAT.INT0"              parent="SWU0_GSTAT" bit-position="4" bit-size="1" description="Group 0 Interrupt Status" />
   <register name="SWU0_GSTAT.MTCH3"             parent="SWU0_GSTAT" bit-position="3" bit-size="1" description="Group 3 Match" />
   <register name="SWU0_GSTAT.MTCH2"             parent="SWU0_GSTAT" bit-position="2" bit-size="1" description="Group 2 Match" />
   <register name="SWU0_GSTAT.MTCH1"             parent="SWU0_GSTAT" bit-position="1" bit-size="1" description="Group 1 Match" />
   <register name="SWU0_GSTAT.MTCH0"             parent="SWU0_GSTAT" bit-position="0" bit-size="1" description="Group 0 Match" />
<register name="SWU0_CTL0"                       read-address="0xFFC1E010" write-address="0xFFC1E010" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Control Register n" />
   <register name="SWU0_CTL0.MAXACT"             parent="SWU0_CTL0" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU0_CTL0.MINACT"             parent="SWU0_CTL0" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU0_CTL0.BLENINC"            parent="SWU0_CTL0" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU0_CTL0.BWEN"               parent="SWU0_CTL0" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU0_CTL0.TMEN"               parent="SWU0_CTL0" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU0_CTL0.TRGEN"              parent="SWU0_CTL0" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU0_CTL0.INTEN"              parent="SWU0_CTL0" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU0_CTL0.DBGEN"              parent="SWU0_CTL0" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU0_CTL0.CNTRPTEN"           parent="SWU0_CTL0" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU0_CTL0.CNTEN"              parent="SWU0_CTL0" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU0_CTL0.LCMPEN"             parent="SWU0_CTL0" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU0_CTL0.SCMPEN"             parent="SWU0_CTL0" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU0_CTL0.IDCMPEN"            parent="SWU0_CTL0" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU0_CTL0.ACMPM"              parent="SWU0_CTL0" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU0_CTL0.DIR"                parent="SWU0_CTL0" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU0_CTL0.EN"                 parent="SWU0_CTL0" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU0_CTL1"                       read-address="0xFFC1E030" write-address="0xFFC1E030" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Control Register n" />
   <register name="SWU0_CTL1.MAXACT"             parent="SWU0_CTL1" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU0_CTL1.MINACT"             parent="SWU0_CTL1" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU0_CTL1.BLENINC"            parent="SWU0_CTL1" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU0_CTL1.BWEN"               parent="SWU0_CTL1" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU0_CTL1.TMEN"               parent="SWU0_CTL1" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU0_CTL1.TRGEN"              parent="SWU0_CTL1" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU0_CTL1.INTEN"              parent="SWU0_CTL1" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU0_CTL1.DBGEN"              parent="SWU0_CTL1" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU0_CTL1.CNTRPTEN"           parent="SWU0_CTL1" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU0_CTL1.CNTEN"              parent="SWU0_CTL1" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU0_CTL1.LCMPEN"             parent="SWU0_CTL1" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU0_CTL1.SCMPEN"             parent="SWU0_CTL1" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU0_CTL1.IDCMPEN"            parent="SWU0_CTL1" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU0_CTL1.ACMPM"              parent="SWU0_CTL1" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU0_CTL1.DIR"                parent="SWU0_CTL1" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU0_CTL1.EN"                 parent="SWU0_CTL1" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU0_CTL2"                       read-address="0xFFC1E050" write-address="0xFFC1E050" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Control Register n" />
   <register name="SWU0_CTL2.MAXACT"             parent="SWU0_CTL2" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU0_CTL2.MINACT"             parent="SWU0_CTL2" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU0_CTL2.BLENINC"            parent="SWU0_CTL2" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU0_CTL2.BWEN"               parent="SWU0_CTL2" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU0_CTL2.TMEN"               parent="SWU0_CTL2" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU0_CTL2.TRGEN"              parent="SWU0_CTL2" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU0_CTL2.INTEN"              parent="SWU0_CTL2" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU0_CTL2.DBGEN"              parent="SWU0_CTL2" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU0_CTL2.CNTRPTEN"           parent="SWU0_CTL2" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU0_CTL2.CNTEN"              parent="SWU0_CTL2" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU0_CTL2.LCMPEN"             parent="SWU0_CTL2" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU0_CTL2.SCMPEN"             parent="SWU0_CTL2" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU0_CTL2.IDCMPEN"            parent="SWU0_CTL2" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU0_CTL2.ACMPM"              parent="SWU0_CTL2" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU0_CTL2.DIR"                parent="SWU0_CTL2" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU0_CTL2.EN"                 parent="SWU0_CTL2" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU0_CTL3"                       read-address="0xFFC1E070" write-address="0xFFC1E070" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Control Register n" />
   <register name="SWU0_CTL3.MAXACT"             parent="SWU0_CTL3" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU0_CTL3.MINACT"             parent="SWU0_CTL3" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU0_CTL3.BLENINC"            parent="SWU0_CTL3" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU0_CTL3.BWEN"               parent="SWU0_CTL3" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU0_CTL3.TMEN"               parent="SWU0_CTL3" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU0_CTL3.TRGEN"              parent="SWU0_CTL3" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU0_CTL3.INTEN"              parent="SWU0_CTL3" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU0_CTL3.DBGEN"              parent="SWU0_CTL3" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU0_CTL3.CNTRPTEN"           parent="SWU0_CTL3" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU0_CTL3.CNTEN"              parent="SWU0_CTL3" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU0_CTL3.LCMPEN"             parent="SWU0_CTL3" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU0_CTL3.SCMPEN"             parent="SWU0_CTL3" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU0_CTL3.IDCMPEN"            parent="SWU0_CTL3" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU0_CTL3.ACMPM"              parent="SWU0_CTL3" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU0_CTL3.DIR"                parent="SWU0_CTL3" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU0_CTL3.EN"                 parent="SWU0_CTL3" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU0_LA0"                        read-address="0xFFC1E014" write-address="0xFFC1E014" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Lower Address Register n" />
<register name="SWU0_LA1"                        read-address="0xFFC1E034" write-address="0xFFC1E034" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Lower Address Register n" />
<register name="SWU0_LA2"                        read-address="0xFFC1E054" write-address="0xFFC1E054" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Lower Address Register n" />
<register name="SWU0_LA3"                        read-address="0xFFC1E074" write-address="0xFFC1E074" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Lower Address Register n" />
<register name="SWU0_UA0"                        read-address="0xFFC1E018" write-address="0xFFC1E018" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Upper Address Register n" />
<register name="SWU0_UA1"                        read-address="0xFFC1E038" write-address="0xFFC1E038" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Upper Address Register n" />
<register name="SWU0_UA2"                        read-address="0xFFC1E058" write-address="0xFFC1E058" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Upper Address Register n" />
<register name="SWU0_UA3"                        read-address="0xFFC1E078" write-address="0xFFC1E078" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Upper Address Register n" />
<register name="SWU0_ID0"                        read-address="0xFFC1E01C" write-address="0xFFC1E01C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 ID Register n" />
   <register name="SWU0_ID0.IDMASK"              parent="SWU0_ID0" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU0_ID0.ID"                  parent="SWU0_ID0" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU0_ID1"                        read-address="0xFFC1E03C" write-address="0xFFC1E03C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 ID Register n" />
   <register name="SWU0_ID1.IDMASK"              parent="SWU0_ID1" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU0_ID1.ID"                  parent="SWU0_ID1" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU0_ID2"                        read-address="0xFFC1E05C" write-address="0xFFC1E05C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 ID Register n" />
   <register name="SWU0_ID2.IDMASK"              parent="SWU0_ID2" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU0_ID2.ID"                  parent="SWU0_ID2" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU0_ID3"                        read-address="0xFFC1E07C" write-address="0xFFC1E07C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 ID Register n" />
   <register name="SWU0_ID3.IDMASK"              parent="SWU0_ID3" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU0_ID3.ID"                  parent="SWU0_ID3" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU0_CNT0"                       read-address="0xFFC1E020" write-address="0xFFC1E020" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Count Register n" />
   <register name="SWU0_CNT0.COUNT"              parent="SWU0_CNT0" bit-position="0" bit-size="16" description="Count" />
<register name="SWU0_CNT1"                       read-address="0xFFC1E040" write-address="0xFFC1E040" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Count Register n" />
   <register name="SWU0_CNT1.COUNT"              parent="SWU0_CNT1" bit-position="0" bit-size="16" description="Count" />
<register name="SWU0_CNT2"                       read-address="0xFFC1E060" write-address="0xFFC1E060" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Count Register n" />
   <register name="SWU0_CNT2.COUNT"              parent="SWU0_CNT2" bit-position="0" bit-size="16" description="Count" />
<register name="SWU0_CNT3"                       read-address="0xFFC1E080" write-address="0xFFC1E080" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Count Register n" />
   <register name="SWU0_CNT3.COUNT"              parent="SWU0_CNT3" bit-position="0" bit-size="16" description="Count" />
<register name="SWU0_TARG0"                      read-address="0xFFC1E024" write-address="0xFFC1E024" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Target Register n" />
   <register name="SWU0_TARG0.BWMAX"             parent="SWU0_TARG0" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU0_TARG0.BWMIN"             parent="SWU0_TARG0" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU0_TARG1"                      read-address="0xFFC1E044" write-address="0xFFC1E044" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Target Register n" />
   <register name="SWU0_TARG1.BWMAX"             parent="SWU0_TARG1" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU0_TARG1.BWMIN"             parent="SWU0_TARG1" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU0_TARG2"                      read-address="0xFFC1E064" write-address="0xFFC1E064" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Target Register n" />
   <register name="SWU0_TARG2.BWMAX"             parent="SWU0_TARG2" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU0_TARG2.BWMIN"             parent="SWU0_TARG2" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU0_TARG3"                      read-address="0xFFC1E084" write-address="0xFFC1E084" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Target Register n" />
   <register name="SWU0_TARG3.BWMAX"             parent="SWU0_TARG3" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU0_TARG3.BWMIN"             parent="SWU0_TARG3" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU0_HIST0"                      read-address="0xFFC1E028" write-address="0xFFC1E028" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Bandwidth History Register n" />
   <register name="SWU0_HIST0.BWHIST1"           parent="SWU0_HIST0" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU0_HIST0.BWHIST0"           parent="SWU0_HIST0" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU0_HIST1"                      read-address="0xFFC1E048" write-address="0xFFC1E048" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Bandwidth History Register n" />
   <register name="SWU0_HIST1.BWHIST1"           parent="SWU0_HIST1" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU0_HIST1.BWHIST0"           parent="SWU0_HIST1" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU0_HIST2"                      read-address="0xFFC1E068" write-address="0xFFC1E068" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Bandwidth History Register n" />
   <register name="SWU0_HIST2.BWHIST1"           parent="SWU0_HIST2" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU0_HIST2.BWHIST0"           parent="SWU0_HIST2" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU0_HIST3"                      read-address="0xFFC1E088" write-address="0xFFC1E088" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Bandwidth History Register n" />
   <register name="SWU0_HIST3.BWHIST1"           parent="SWU0_HIST3" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU0_HIST3.BWHIST0"           parent="SWU0_HIST3" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU0_CUR0"                       read-address="0xFFC1E02C" write-address="0xFFC1E02C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Current Register n" />
   <register name="SWU0_CUR0.CURBW"              parent="SWU0_CUR0" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU0_CUR0.CURCNT"             parent="SWU0_CUR0" bit-position="0" bit-size="16" description="Current Count" />
<register name="SWU0_CUR1"                       read-address="0xFFC1E04C" write-address="0xFFC1E04C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Current Register n" />
   <register name="SWU0_CUR1.CURBW"              parent="SWU0_CUR1" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU0_CUR1.CURCNT"             parent="SWU0_CUR1" bit-position="0" bit-size="16" description="Current Count" />
<register name="SWU0_CUR2"                       read-address="0xFFC1E06C" write-address="0xFFC1E06C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Current Register n" />
   <register name="SWU0_CUR2.CURBW"              parent="SWU0_CUR2" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU0_CUR2.CURCNT"             parent="SWU0_CUR2" bit-position="0" bit-size="16" description="Current Count" />
<register name="SWU0_CUR3"                       read-address="0xFFC1E08C" write-address="0xFFC1E08C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU0" description="SWU0 Current Register n" />
   <register name="SWU0_CUR3.CURBW"              parent="SWU0_CUR3" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU0_CUR3.CURCNT"             parent="SWU0_CUR3" bit-position="0" bit-size="16" description="Current Count" />

<!-- ************** -->
<!-- ***  SWU1  *** -->
<!-- ************** -->

<register name="SWU1_GCTL"                       read-address="0xFFCAB000" write-address="0xFFCAB000" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Global Control Register" />
   <register name="SWU1_GCTL.RST"                parent="SWU1_GCTL" bit-position="1" bit-size="1" description="Global Reset" />
   <register name="SWU1_GCTL.EN"                 parent="SWU1_GCTL" bit-position="0" bit-size="1" description="Global Enable" />
<register name="SWU1_GSTAT"                      read-address="0xFFCAB004" write-address="0xFFCAB004" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Global Status Register" />
   <register name="SWU1_GSTAT.ADDRERR"           parent="SWU1_GSTAT" bit-position="30" bit-size="1" description="Address Error Status" />
   <register name="SWU1_GSTAT.OVRBW3"            parent="SWU1_GSTAT" bit-position="15" bit-size="1" description="Group 3 Bandwidth Above Maximum Target" />
   <register name="SWU1_GSTAT.UNDRBW3"           parent="SWU1_GSTAT" bit-position="14" bit-size="1" description="Group 3 Bandwidth Below Minimum Target" />
   <register name="SWU1_GSTAT.OVRBW2"            parent="SWU1_GSTAT" bit-position="13" bit-size="1" description="Group 2 Bandwidth Above Maximum Target" />
   <register name="SWU1_GSTAT.UNDRBW2"           parent="SWU1_GSTAT" bit-position="12" bit-size="1" description="Group 2 Bandwidth Below Minimum Target" />
   <register name="SWU1_GSTAT.OVRBW1"            parent="SWU1_GSTAT" bit-position="11" bit-size="1" description="Group 1 Bandwidth Above Maximum Target" />
   <register name="SWU1_GSTAT.UNDRBW1"           parent="SWU1_GSTAT" bit-position="10" bit-size="1" description="Group 1 Bandwidth Below Minimum Target" />
   <register name="SWU1_GSTAT.OVRBW0"            parent="SWU1_GSTAT" bit-position="9" bit-size="1" description="Group 0 Bandwidth Above Maximum Target" />
   <register name="SWU1_GSTAT.UNDRBW0"           parent="SWU1_GSTAT" bit-position="8" bit-size="1" description="Group 0 Bandwidth Below Minimum Target" />
   <register name="SWU1_GSTAT.INT3"              parent="SWU1_GSTAT" bit-position="7" bit-size="1" description="Group 3 Interrupt Status" />
   <register name="SWU1_GSTAT.INT2"              parent="SWU1_GSTAT" bit-position="6" bit-size="1" description="Group 2 Interrupt Status" />
   <register name="SWU1_GSTAT.INT1"              parent="SWU1_GSTAT" bit-position="5" bit-size="1" description="Group 1 Interrupt Status" />
   <register name="SWU1_GSTAT.INT0"              parent="SWU1_GSTAT" bit-position="4" bit-size="1" description="Group 0 Interrupt Status" />
   <register name="SWU1_GSTAT.MTCH3"             parent="SWU1_GSTAT" bit-position="3" bit-size="1" description="Group 3 Match" />
   <register name="SWU1_GSTAT.MTCH2"             parent="SWU1_GSTAT" bit-position="2" bit-size="1" description="Group 2 Match" />
   <register name="SWU1_GSTAT.MTCH1"             parent="SWU1_GSTAT" bit-position="1" bit-size="1" description="Group 1 Match" />
   <register name="SWU1_GSTAT.MTCH0"             parent="SWU1_GSTAT" bit-position="0" bit-size="1" description="Group 0 Match" />
<register name="SWU1_CTL0"                       read-address="0xFFCAB010" write-address="0xFFCAB010" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Control Register n" />
   <register name="SWU1_CTL0.MAXACT"             parent="SWU1_CTL0" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU1_CTL0.MINACT"             parent="SWU1_CTL0" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU1_CTL0.BLENINC"            parent="SWU1_CTL0" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU1_CTL0.BWEN"               parent="SWU1_CTL0" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU1_CTL0.TMEN"               parent="SWU1_CTL0" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU1_CTL0.TRGEN"              parent="SWU1_CTL0" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU1_CTL0.INTEN"              parent="SWU1_CTL0" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU1_CTL0.DBGEN"              parent="SWU1_CTL0" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU1_CTL0.CNTRPTEN"           parent="SWU1_CTL0" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU1_CTL0.CNTEN"              parent="SWU1_CTL0" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU1_CTL0.LCMPEN"             parent="SWU1_CTL0" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU1_CTL0.SCMPEN"             parent="SWU1_CTL0" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU1_CTL0.IDCMPEN"            parent="SWU1_CTL0" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU1_CTL0.ACMPM"              parent="SWU1_CTL0" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU1_CTL0.DIR"                parent="SWU1_CTL0" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU1_CTL0.EN"                 parent="SWU1_CTL0" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU1_CTL1"                       read-address="0xFFCAB030" write-address="0xFFCAB030" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Control Register n" />
   <register name="SWU1_CTL1.MAXACT"             parent="SWU1_CTL1" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU1_CTL1.MINACT"             parent="SWU1_CTL1" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU1_CTL1.BLENINC"            parent="SWU1_CTL1" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU1_CTL1.BWEN"               parent="SWU1_CTL1" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU1_CTL1.TMEN"               parent="SWU1_CTL1" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU1_CTL1.TRGEN"              parent="SWU1_CTL1" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU1_CTL1.INTEN"              parent="SWU1_CTL1" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU1_CTL1.DBGEN"              parent="SWU1_CTL1" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU1_CTL1.CNTRPTEN"           parent="SWU1_CTL1" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU1_CTL1.CNTEN"              parent="SWU1_CTL1" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU1_CTL1.LCMPEN"             parent="SWU1_CTL1" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU1_CTL1.SCMPEN"             parent="SWU1_CTL1" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU1_CTL1.IDCMPEN"            parent="SWU1_CTL1" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU1_CTL1.ACMPM"              parent="SWU1_CTL1" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU1_CTL1.DIR"                parent="SWU1_CTL1" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU1_CTL1.EN"                 parent="SWU1_CTL1" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU1_CTL2"                       read-address="0xFFCAB050" write-address="0xFFCAB050" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Control Register n" />
   <register name="SWU1_CTL2.MAXACT"             parent="SWU1_CTL2" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU1_CTL2.MINACT"             parent="SWU1_CTL2" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU1_CTL2.BLENINC"            parent="SWU1_CTL2" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU1_CTL2.BWEN"               parent="SWU1_CTL2" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU1_CTL2.TMEN"               parent="SWU1_CTL2" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU1_CTL2.TRGEN"              parent="SWU1_CTL2" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU1_CTL2.INTEN"              parent="SWU1_CTL2" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU1_CTL2.DBGEN"              parent="SWU1_CTL2" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU1_CTL2.CNTRPTEN"           parent="SWU1_CTL2" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU1_CTL2.CNTEN"              parent="SWU1_CTL2" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU1_CTL2.LCMPEN"             parent="SWU1_CTL2" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU1_CTL2.SCMPEN"             parent="SWU1_CTL2" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU1_CTL2.IDCMPEN"            parent="SWU1_CTL2" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU1_CTL2.ACMPM"              parent="SWU1_CTL2" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU1_CTL2.DIR"                parent="SWU1_CTL2" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU1_CTL2.EN"                 parent="SWU1_CTL2" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU1_CTL3"                       read-address="0xFFCAB070" write-address="0xFFCAB070" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Control Register n" />
   <register name="SWU1_CTL3.MAXACT"             parent="SWU1_CTL3" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU1_CTL3.MINACT"             parent="SWU1_CTL3" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU1_CTL3.BLENINC"            parent="SWU1_CTL3" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU1_CTL3.BWEN"               parent="SWU1_CTL3" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU1_CTL3.TMEN"               parent="SWU1_CTL3" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU1_CTL3.TRGEN"              parent="SWU1_CTL3" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU1_CTL3.INTEN"              parent="SWU1_CTL3" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU1_CTL3.DBGEN"              parent="SWU1_CTL3" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU1_CTL3.CNTRPTEN"           parent="SWU1_CTL3" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU1_CTL3.CNTEN"              parent="SWU1_CTL3" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU1_CTL3.LCMPEN"             parent="SWU1_CTL3" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU1_CTL3.SCMPEN"             parent="SWU1_CTL3" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU1_CTL3.IDCMPEN"            parent="SWU1_CTL3" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU1_CTL3.ACMPM"              parent="SWU1_CTL3" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU1_CTL3.DIR"                parent="SWU1_CTL3" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU1_CTL3.EN"                 parent="SWU1_CTL3" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU1_LA0"                        read-address="0xFFCAB014" write-address="0xFFCAB014" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Lower Address Register n" />
<register name="SWU1_LA1"                        read-address="0xFFCAB034" write-address="0xFFCAB034" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Lower Address Register n" />
<register name="SWU1_LA2"                        read-address="0xFFCAB054" write-address="0xFFCAB054" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Lower Address Register n" />
<register name="SWU1_LA3"                        read-address="0xFFCAB074" write-address="0xFFCAB074" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Lower Address Register n" />
<register name="SWU1_UA0"                        read-address="0xFFCAB018" write-address="0xFFCAB018" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Upper Address Register n" />
<register name="SWU1_UA1"                        read-address="0xFFCAB038" write-address="0xFFCAB038" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Upper Address Register n" />
<register name="SWU1_UA2"                        read-address="0xFFCAB058" write-address="0xFFCAB058" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Upper Address Register n" />
<register name="SWU1_UA3"                        read-address="0xFFCAB078" write-address="0xFFCAB078" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Upper Address Register n" />
<register name="SWU1_ID0"                        read-address="0xFFCAB01C" write-address="0xFFCAB01C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 ID Register n" />
   <register name="SWU1_ID0.IDMASK"              parent="SWU1_ID0" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU1_ID0.ID"                  parent="SWU1_ID0" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU1_ID1"                        read-address="0xFFCAB03C" write-address="0xFFCAB03C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 ID Register n" />
   <register name="SWU1_ID1.IDMASK"              parent="SWU1_ID1" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU1_ID1.ID"                  parent="SWU1_ID1" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU1_ID2"                        read-address="0xFFCAB05C" write-address="0xFFCAB05C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 ID Register n" />
   <register name="SWU1_ID2.IDMASK"              parent="SWU1_ID2" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU1_ID2.ID"                  parent="SWU1_ID2" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU1_ID3"                        read-address="0xFFCAB07C" write-address="0xFFCAB07C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 ID Register n" />
   <register name="SWU1_ID3.IDMASK"              parent="SWU1_ID3" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU1_ID3.ID"                  parent="SWU1_ID3" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU1_CNT0"                       read-address="0xFFCAB020" write-address="0xFFCAB020" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Count Register n" />
   <register name="SWU1_CNT0.COUNT"              parent="SWU1_CNT0" bit-position="0" bit-size="16" description="Count" />
<register name="SWU1_CNT1"                       read-address="0xFFCAB040" write-address="0xFFCAB040" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Count Register n" />
   <register name="SWU1_CNT1.COUNT"              parent="SWU1_CNT1" bit-position="0" bit-size="16" description="Count" />
<register name="SWU1_CNT2"                       read-address="0xFFCAB060" write-address="0xFFCAB060" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Count Register n" />
   <register name="SWU1_CNT2.COUNT"              parent="SWU1_CNT2" bit-position="0" bit-size="16" description="Count" />
<register name="SWU1_CNT3"                       read-address="0xFFCAB080" write-address="0xFFCAB080" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Count Register n" />
   <register name="SWU1_CNT3.COUNT"              parent="SWU1_CNT3" bit-position="0" bit-size="16" description="Count" />
<register name="SWU1_TARG0"                      read-address="0xFFCAB024" write-address="0xFFCAB024" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Target Register n" />
   <register name="SWU1_TARG0.BWMAX"             parent="SWU1_TARG0" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU1_TARG0.BWMIN"             parent="SWU1_TARG0" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU1_TARG1"                      read-address="0xFFCAB044" write-address="0xFFCAB044" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Target Register n" />
   <register name="SWU1_TARG1.BWMAX"             parent="SWU1_TARG1" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU1_TARG1.BWMIN"             parent="SWU1_TARG1" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU1_TARG2"                      read-address="0xFFCAB064" write-address="0xFFCAB064" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Target Register n" />
   <register name="SWU1_TARG2.BWMAX"             parent="SWU1_TARG2" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU1_TARG2.BWMIN"             parent="SWU1_TARG2" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU1_TARG3"                      read-address="0xFFCAB084" write-address="0xFFCAB084" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Target Register n" />
   <register name="SWU1_TARG3.BWMAX"             parent="SWU1_TARG3" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU1_TARG3.BWMIN"             parent="SWU1_TARG3" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU1_HIST0"                      read-address="0xFFCAB028" write-address="0xFFCAB028" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Bandwidth History Register n" />
   <register name="SWU1_HIST0.BWHIST1"           parent="SWU1_HIST0" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU1_HIST0.BWHIST0"           parent="SWU1_HIST0" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU1_HIST1"                      read-address="0xFFCAB048" write-address="0xFFCAB048" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Bandwidth History Register n" />
   <register name="SWU1_HIST1.BWHIST1"           parent="SWU1_HIST1" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU1_HIST1.BWHIST0"           parent="SWU1_HIST1" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU1_HIST2"                      read-address="0xFFCAB068" write-address="0xFFCAB068" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Bandwidth History Register n" />
   <register name="SWU1_HIST2.BWHIST1"           parent="SWU1_HIST2" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU1_HIST2.BWHIST0"           parent="SWU1_HIST2" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU1_HIST3"                      read-address="0xFFCAB088" write-address="0xFFCAB088" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Bandwidth History Register n" />
   <register name="SWU1_HIST3.BWHIST1"           parent="SWU1_HIST3" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU1_HIST3.BWHIST0"           parent="SWU1_HIST3" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU1_CUR0"                       read-address="0xFFCAB02C" write-address="0xFFCAB02C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Current Register n" />
   <register name="SWU1_CUR0.CURBW"              parent="SWU1_CUR0" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU1_CUR0.CURCNT"             parent="SWU1_CUR0" bit-position="0" bit-size="16" description="Current Count" />
<register name="SWU1_CUR1"                       read-address="0xFFCAB04C" write-address="0xFFCAB04C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Current Register n" />
   <register name="SWU1_CUR1.CURBW"              parent="SWU1_CUR1" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU1_CUR1.CURCNT"             parent="SWU1_CUR1" bit-position="0" bit-size="16" description="Current Count" />
<register name="SWU1_CUR2"                       read-address="0xFFCAB06C" write-address="0xFFCAB06C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Current Register n" />
   <register name="SWU1_CUR2.CURBW"              parent="SWU1_CUR2" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU1_CUR2.CURCNT"             parent="SWU1_CUR2" bit-position="0" bit-size="16" description="Current Count" />
<register name="SWU1_CUR3"                       read-address="0xFFCAB08C" write-address="0xFFCAB08C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU1" description="SWU1 Current Register n" />
   <register name="SWU1_CUR3.CURBW"              parent="SWU1_CUR3" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU1_CUR3.CURCNT"             parent="SWU1_CUR3" bit-position="0" bit-size="16" description="Current Count" />

<!-- ************** -->
<!-- ***  SWU2  *** -->
<!-- ************** -->

<register name="SWU2_GCTL"                       read-address="0xFFCAC000" write-address="0xFFCAC000" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Global Control Register" />
   <register name="SWU2_GCTL.RST"                parent="SWU2_GCTL" bit-position="1" bit-size="1" description="Global Reset" />
   <register name="SWU2_GCTL.EN"                 parent="SWU2_GCTL" bit-position="0" bit-size="1" description="Global Enable" />
<register name="SWU2_GSTAT"                      read-address="0xFFCAC004" write-address="0xFFCAC004" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Global Status Register" />
   <register name="SWU2_GSTAT.ADDRERR"           parent="SWU2_GSTAT" bit-position="30" bit-size="1" description="Address Error Status" />
   <register name="SWU2_GSTAT.OVRBW3"            parent="SWU2_GSTAT" bit-position="15" bit-size="1" description="Group 3 Bandwidth Above Maximum Target" />
   <register name="SWU2_GSTAT.UNDRBW3"           parent="SWU2_GSTAT" bit-position="14" bit-size="1" description="Group 3 Bandwidth Below Minimum Target" />
   <register name="SWU2_GSTAT.OVRBW2"            parent="SWU2_GSTAT" bit-position="13" bit-size="1" description="Group 2 Bandwidth Above Maximum Target" />
   <register name="SWU2_GSTAT.UNDRBW2"           parent="SWU2_GSTAT" bit-position="12" bit-size="1" description="Group 2 Bandwidth Below Minimum Target" />
   <register name="SWU2_GSTAT.OVRBW1"            parent="SWU2_GSTAT" bit-position="11" bit-size="1" description="Group 1 Bandwidth Above Maximum Target" />
   <register name="SWU2_GSTAT.UNDRBW1"           parent="SWU2_GSTAT" bit-position="10" bit-size="1" description="Group 1 Bandwidth Below Minimum Target" />
   <register name="SWU2_GSTAT.OVRBW0"            parent="SWU2_GSTAT" bit-position="9" bit-size="1" description="Group 0 Bandwidth Above Maximum Target" />
   <register name="SWU2_GSTAT.UNDRBW0"           parent="SWU2_GSTAT" bit-position="8" bit-size="1" description="Group 0 Bandwidth Below Minimum Target" />
   <register name="SWU2_GSTAT.INT3"              parent="SWU2_GSTAT" bit-position="7" bit-size="1" description="Group 3 Interrupt Status" />
   <register name="SWU2_GSTAT.INT2"              parent="SWU2_GSTAT" bit-position="6" bit-size="1" description="Group 2 Interrupt Status" />
   <register name="SWU2_GSTAT.INT1"              parent="SWU2_GSTAT" bit-position="5" bit-size="1" description="Group 1 Interrupt Status" />
   <register name="SWU2_GSTAT.INT0"              parent="SWU2_GSTAT" bit-position="4" bit-size="1" description="Group 0 Interrupt Status" />
   <register name="SWU2_GSTAT.MTCH3"             parent="SWU2_GSTAT" bit-position="3" bit-size="1" description="Group 3 Match" />
   <register name="SWU2_GSTAT.MTCH2"             parent="SWU2_GSTAT" bit-position="2" bit-size="1" description="Group 2 Match" />
   <register name="SWU2_GSTAT.MTCH1"             parent="SWU2_GSTAT" bit-position="1" bit-size="1" description="Group 1 Match" />
   <register name="SWU2_GSTAT.MTCH0"             parent="SWU2_GSTAT" bit-position="0" bit-size="1" description="Group 0 Match" />
<register name="SWU2_CTL0"                       read-address="0xFFCAC010" write-address="0xFFCAC010" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Control Register n" />
   <register name="SWU2_CTL0.MAXACT"             parent="SWU2_CTL0" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU2_CTL0.MINACT"             parent="SWU2_CTL0" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU2_CTL0.BLENINC"            parent="SWU2_CTL0" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU2_CTL0.BWEN"               parent="SWU2_CTL0" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU2_CTL0.TMEN"               parent="SWU2_CTL0" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU2_CTL0.TRGEN"              parent="SWU2_CTL0" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU2_CTL0.INTEN"              parent="SWU2_CTL0" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU2_CTL0.DBGEN"              parent="SWU2_CTL0" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU2_CTL0.CNTRPTEN"           parent="SWU2_CTL0" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU2_CTL0.CNTEN"              parent="SWU2_CTL0" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU2_CTL0.LCMPEN"             parent="SWU2_CTL0" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU2_CTL0.SCMPEN"             parent="SWU2_CTL0" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU2_CTL0.IDCMPEN"            parent="SWU2_CTL0" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU2_CTL0.ACMPM"              parent="SWU2_CTL0" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU2_CTL0.DIR"                parent="SWU2_CTL0" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU2_CTL0.EN"                 parent="SWU2_CTL0" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU2_CTL1"                       read-address="0xFFCAC030" write-address="0xFFCAC030" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Control Register n" />
   <register name="SWU2_CTL1.MAXACT"             parent="SWU2_CTL1" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU2_CTL1.MINACT"             parent="SWU2_CTL1" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU2_CTL1.BLENINC"            parent="SWU2_CTL1" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU2_CTL1.BWEN"               parent="SWU2_CTL1" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU2_CTL1.TMEN"               parent="SWU2_CTL1" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU2_CTL1.TRGEN"              parent="SWU2_CTL1" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU2_CTL1.INTEN"              parent="SWU2_CTL1" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU2_CTL1.DBGEN"              parent="SWU2_CTL1" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU2_CTL1.CNTRPTEN"           parent="SWU2_CTL1" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU2_CTL1.CNTEN"              parent="SWU2_CTL1" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU2_CTL1.LCMPEN"             parent="SWU2_CTL1" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU2_CTL1.SCMPEN"             parent="SWU2_CTL1" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU2_CTL1.IDCMPEN"            parent="SWU2_CTL1" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU2_CTL1.ACMPM"              parent="SWU2_CTL1" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU2_CTL1.DIR"                parent="SWU2_CTL1" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU2_CTL1.EN"                 parent="SWU2_CTL1" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU2_CTL2"                       read-address="0xFFCAC050" write-address="0xFFCAC050" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Control Register n" />
   <register name="SWU2_CTL2.MAXACT"             parent="SWU2_CTL2" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU2_CTL2.MINACT"             parent="SWU2_CTL2" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU2_CTL2.BLENINC"            parent="SWU2_CTL2" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU2_CTL2.BWEN"               parent="SWU2_CTL2" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU2_CTL2.TMEN"               parent="SWU2_CTL2" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU2_CTL2.TRGEN"              parent="SWU2_CTL2" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU2_CTL2.INTEN"              parent="SWU2_CTL2" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU2_CTL2.DBGEN"              parent="SWU2_CTL2" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU2_CTL2.CNTRPTEN"           parent="SWU2_CTL2" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU2_CTL2.CNTEN"              parent="SWU2_CTL2" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU2_CTL2.LCMPEN"             parent="SWU2_CTL2" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU2_CTL2.SCMPEN"             parent="SWU2_CTL2" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU2_CTL2.IDCMPEN"            parent="SWU2_CTL2" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU2_CTL2.ACMPM"              parent="SWU2_CTL2" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU2_CTL2.DIR"                parent="SWU2_CTL2" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU2_CTL2.EN"                 parent="SWU2_CTL2" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU2_CTL3"                       read-address="0xFFCAC070" write-address="0xFFCAC070" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Control Register n" />
   <register name="SWU2_CTL3.MAXACT"             parent="SWU2_CTL3" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU2_CTL3.MINACT"             parent="SWU2_CTL3" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU2_CTL3.BLENINC"            parent="SWU2_CTL3" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU2_CTL3.BWEN"               parent="SWU2_CTL3" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU2_CTL3.TMEN"               parent="SWU2_CTL3" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU2_CTL3.TRGEN"              parent="SWU2_CTL3" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU2_CTL3.INTEN"              parent="SWU2_CTL3" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU2_CTL3.DBGEN"              parent="SWU2_CTL3" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU2_CTL3.CNTRPTEN"           parent="SWU2_CTL3" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU2_CTL3.CNTEN"              parent="SWU2_CTL3" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU2_CTL3.LCMPEN"             parent="SWU2_CTL3" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU2_CTL3.SCMPEN"             parent="SWU2_CTL3" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU2_CTL3.IDCMPEN"            parent="SWU2_CTL3" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU2_CTL3.ACMPM"              parent="SWU2_CTL3" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU2_CTL3.DIR"                parent="SWU2_CTL3" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU2_CTL3.EN"                 parent="SWU2_CTL3" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU2_LA0"                        read-address="0xFFCAC014" write-address="0xFFCAC014" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Lower Address Register n" />
<register name="SWU2_LA1"                        read-address="0xFFCAC034" write-address="0xFFCAC034" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Lower Address Register n" />
<register name="SWU2_LA2"                        read-address="0xFFCAC054" write-address="0xFFCAC054" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Lower Address Register n" />
<register name="SWU2_LA3"                        read-address="0xFFCAC074" write-address="0xFFCAC074" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Lower Address Register n" />
<register name="SWU2_UA0"                        read-address="0xFFCAC018" write-address="0xFFCAC018" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Upper Address Register n" />
<register name="SWU2_UA1"                        read-address="0xFFCAC038" write-address="0xFFCAC038" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Upper Address Register n" />
<register name="SWU2_UA2"                        read-address="0xFFCAC058" write-address="0xFFCAC058" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Upper Address Register n" />
<register name="SWU2_UA3"                        read-address="0xFFCAC078" write-address="0xFFCAC078" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Upper Address Register n" />
<register name="SWU2_ID0"                        read-address="0xFFCAC01C" write-address="0xFFCAC01C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 ID Register n" />
   <register name="SWU2_ID0.IDMASK"              parent="SWU2_ID0" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU2_ID0.ID"                  parent="SWU2_ID0" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU2_ID1"                        read-address="0xFFCAC03C" write-address="0xFFCAC03C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 ID Register n" />
   <register name="SWU2_ID1.IDMASK"              parent="SWU2_ID1" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU2_ID1.ID"                  parent="SWU2_ID1" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU2_ID2"                        read-address="0xFFCAC05C" write-address="0xFFCAC05C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 ID Register n" />
   <register name="SWU2_ID2.IDMASK"              parent="SWU2_ID2" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU2_ID2.ID"                  parent="SWU2_ID2" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU2_ID3"                        read-address="0xFFCAC07C" write-address="0xFFCAC07C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 ID Register n" />
   <register name="SWU2_ID3.IDMASK"              parent="SWU2_ID3" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU2_ID3.ID"                  parent="SWU2_ID3" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU2_CNT0"                       read-address="0xFFCAC020" write-address="0xFFCAC020" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Count Register n" />
   <register name="SWU2_CNT0.COUNT"              parent="SWU2_CNT0" bit-position="0" bit-size="16" description="Count" />
<register name="SWU2_CNT1"                       read-address="0xFFCAC040" write-address="0xFFCAC040" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Count Register n" />
   <register name="SWU2_CNT1.COUNT"              parent="SWU2_CNT1" bit-position="0" bit-size="16" description="Count" />
<register name="SWU2_CNT2"                       read-address="0xFFCAC060" write-address="0xFFCAC060" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Count Register n" />
   <register name="SWU2_CNT2.COUNT"              parent="SWU2_CNT2" bit-position="0" bit-size="16" description="Count" />
<register name="SWU2_CNT3"                       read-address="0xFFCAC080" write-address="0xFFCAC080" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Count Register n" />
   <register name="SWU2_CNT3.COUNT"              parent="SWU2_CNT3" bit-position="0" bit-size="16" description="Count" />
<register name="SWU2_TARG0"                      read-address="0xFFCAC024" write-address="0xFFCAC024" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Target Register n" />
   <register name="SWU2_TARG0.BWMAX"             parent="SWU2_TARG0" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU2_TARG0.BWMIN"             parent="SWU2_TARG0" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU2_TARG1"                      read-address="0xFFCAC044" write-address="0xFFCAC044" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Target Register n" />
   <register name="SWU2_TARG1.BWMAX"             parent="SWU2_TARG1" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU2_TARG1.BWMIN"             parent="SWU2_TARG1" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU2_TARG2"                      read-address="0xFFCAC064" write-address="0xFFCAC064" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Target Register n" />
   <register name="SWU2_TARG2.BWMAX"             parent="SWU2_TARG2" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU2_TARG2.BWMIN"             parent="SWU2_TARG2" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU2_TARG3"                      read-address="0xFFCAC084" write-address="0xFFCAC084" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Target Register n" />
   <register name="SWU2_TARG3.BWMAX"             parent="SWU2_TARG3" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU2_TARG3.BWMIN"             parent="SWU2_TARG3" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU2_HIST0"                      read-address="0xFFCAC028" write-address="0xFFCAC028" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Bandwidth History Register n" />
   <register name="SWU2_HIST0.BWHIST1"           parent="SWU2_HIST0" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU2_HIST0.BWHIST0"           parent="SWU2_HIST0" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU2_HIST1"                      read-address="0xFFCAC048" write-address="0xFFCAC048" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Bandwidth History Register n" />
   <register name="SWU2_HIST1.BWHIST1"           parent="SWU2_HIST1" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU2_HIST1.BWHIST0"           parent="SWU2_HIST1" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU2_HIST2"                      read-address="0xFFCAC068" write-address="0xFFCAC068" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Bandwidth History Register n" />
   <register name="SWU2_HIST2.BWHIST1"           parent="SWU2_HIST2" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU2_HIST2.BWHIST0"           parent="SWU2_HIST2" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU2_HIST3"                      read-address="0xFFCAC088" write-address="0xFFCAC088" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Bandwidth History Register n" />
   <register name="SWU2_HIST3.BWHIST1"           parent="SWU2_HIST3" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU2_HIST3.BWHIST0"           parent="SWU2_HIST3" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU2_CUR0"                       read-address="0xFFCAC02C" write-address="0xFFCAC02C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Current Register n" />
   <register name="SWU2_CUR0.CURBW"              parent="SWU2_CUR0" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU2_CUR0.CURCNT"             parent="SWU2_CUR0" bit-position="0" bit-size="16" description="Current Count" />
<register name="SWU2_CUR1"                       read-address="0xFFCAC04C" write-address="0xFFCAC04C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Current Register n" />
   <register name="SWU2_CUR1.CURBW"              parent="SWU2_CUR1" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU2_CUR1.CURCNT"             parent="SWU2_CUR1" bit-position="0" bit-size="16" description="Current Count" />
<register name="SWU2_CUR2"                       read-address="0xFFCAC06C" write-address="0xFFCAC06C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Current Register n" />
   <register name="SWU2_CUR2.CURBW"              parent="SWU2_CUR2" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU2_CUR2.CURCNT"             parent="SWU2_CUR2" bit-position="0" bit-size="16" description="Current Count" />
<register name="SWU2_CUR3"                       read-address="0xFFCAC08C" write-address="0xFFCAC08C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU2" description="SWU2 Current Register n" />
   <register name="SWU2_CUR3.CURBW"              parent="SWU2_CUR3" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU2_CUR3.CURCNT"             parent="SWU2_CUR3" bit-position="0" bit-size="16" description="Current Count" />

<!-- ************** -->
<!-- ***  SWU3  *** -->
<!-- ************** -->

<register name="SWU3_GCTL"                       read-address="0xFFCAD000" write-address="0xFFCAD000" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Global Control Register" />
   <register name="SWU3_GCTL.RST"                parent="SWU3_GCTL" bit-position="1" bit-size="1" description="Global Reset" />
   <register name="SWU3_GCTL.EN"                 parent="SWU3_GCTL" bit-position="0" bit-size="1" description="Global Enable" />
<register name="SWU3_GSTAT"                      read-address="0xFFCAD004" write-address="0xFFCAD004" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Global Status Register" />
   <register name="SWU3_GSTAT.ADDRERR"           parent="SWU3_GSTAT" bit-position="30" bit-size="1" description="Address Error Status" />
   <register name="SWU3_GSTAT.OVRBW3"            parent="SWU3_GSTAT" bit-position="15" bit-size="1" description="Group 3 Bandwidth Above Maximum Target" />
   <register name="SWU3_GSTAT.UNDRBW3"           parent="SWU3_GSTAT" bit-position="14" bit-size="1" description="Group 3 Bandwidth Below Minimum Target" />
   <register name="SWU3_GSTAT.OVRBW2"            parent="SWU3_GSTAT" bit-position="13" bit-size="1" description="Group 2 Bandwidth Above Maximum Target" />
   <register name="SWU3_GSTAT.UNDRBW2"           parent="SWU3_GSTAT" bit-position="12" bit-size="1" description="Group 2 Bandwidth Below Minimum Target" />
   <register name="SWU3_GSTAT.OVRBW1"            parent="SWU3_GSTAT" bit-position="11" bit-size="1" description="Group 1 Bandwidth Above Maximum Target" />
   <register name="SWU3_GSTAT.UNDRBW1"           parent="SWU3_GSTAT" bit-position="10" bit-size="1" description="Group 1 Bandwidth Below Minimum Target" />
   <register name="SWU3_GSTAT.OVRBW0"            parent="SWU3_GSTAT" bit-position="9" bit-size="1" description="Group 0 Bandwidth Above Maximum Target" />
   <register name="SWU3_GSTAT.UNDRBW0"           parent="SWU3_GSTAT" bit-position="8" bit-size="1" description="Group 0 Bandwidth Below Minimum Target" />
   <register name="SWU3_GSTAT.INT3"              parent="SWU3_GSTAT" bit-position="7" bit-size="1" description="Group 3 Interrupt Status" />
   <register name="SWU3_GSTAT.INT2"              parent="SWU3_GSTAT" bit-position="6" bit-size="1" description="Group 2 Interrupt Status" />
   <register name="SWU3_GSTAT.INT1"              parent="SWU3_GSTAT" bit-position="5" bit-size="1" description="Group 1 Interrupt Status" />
   <register name="SWU3_GSTAT.INT0"              parent="SWU3_GSTAT" bit-position="4" bit-size="1" description="Group 0 Interrupt Status" />
   <register name="SWU3_GSTAT.MTCH3"             parent="SWU3_GSTAT" bit-position="3" bit-size="1" description="Group 3 Match" />
   <register name="SWU3_GSTAT.MTCH2"             parent="SWU3_GSTAT" bit-position="2" bit-size="1" description="Group 2 Match" />
   <register name="SWU3_GSTAT.MTCH1"             parent="SWU3_GSTAT" bit-position="1" bit-size="1" description="Group 1 Match" />
   <register name="SWU3_GSTAT.MTCH0"             parent="SWU3_GSTAT" bit-position="0" bit-size="1" description="Group 0 Match" />
<register name="SWU3_CTL0"                       read-address="0xFFCAD010" write-address="0xFFCAD010" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Control Register n" />
   <register name="SWU3_CTL0.MAXACT"             parent="SWU3_CTL0" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU3_CTL0.MINACT"             parent="SWU3_CTL0" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU3_CTL0.BLENINC"            parent="SWU3_CTL0" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU3_CTL0.BWEN"               parent="SWU3_CTL0" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU3_CTL0.TMEN"               parent="SWU3_CTL0" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU3_CTL0.TRGEN"              parent="SWU3_CTL0" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU3_CTL0.INTEN"              parent="SWU3_CTL0" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU3_CTL0.DBGEN"              parent="SWU3_CTL0" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU3_CTL0.CNTRPTEN"           parent="SWU3_CTL0" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU3_CTL0.CNTEN"              parent="SWU3_CTL0" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU3_CTL0.LCMPEN"             parent="SWU3_CTL0" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU3_CTL0.SCMPEN"             parent="SWU3_CTL0" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU3_CTL0.IDCMPEN"            parent="SWU3_CTL0" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU3_CTL0.ACMPM"              parent="SWU3_CTL0" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU3_CTL0.DIR"                parent="SWU3_CTL0" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU3_CTL0.EN"                 parent="SWU3_CTL0" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU3_CTL1"                       read-address="0xFFCAD030" write-address="0xFFCAD030" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Control Register n" />
   <register name="SWU3_CTL1.MAXACT"             parent="SWU3_CTL1" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU3_CTL1.MINACT"             parent="SWU3_CTL1" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU3_CTL1.BLENINC"            parent="SWU3_CTL1" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU3_CTL1.BWEN"               parent="SWU3_CTL1" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU3_CTL1.TMEN"               parent="SWU3_CTL1" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU3_CTL1.TRGEN"              parent="SWU3_CTL1" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU3_CTL1.INTEN"              parent="SWU3_CTL1" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU3_CTL1.DBGEN"              parent="SWU3_CTL1" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU3_CTL1.CNTRPTEN"           parent="SWU3_CTL1" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU3_CTL1.CNTEN"              parent="SWU3_CTL1" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU3_CTL1.LCMPEN"             parent="SWU3_CTL1" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU3_CTL1.SCMPEN"             parent="SWU3_CTL1" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU3_CTL1.IDCMPEN"            parent="SWU3_CTL1" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU3_CTL1.ACMPM"              parent="SWU3_CTL1" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU3_CTL1.DIR"                parent="SWU3_CTL1" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU3_CTL1.EN"                 parent="SWU3_CTL1" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU3_CTL2"                       read-address="0xFFCAD050" write-address="0xFFCAD050" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Control Register n" />
   <register name="SWU3_CTL2.MAXACT"             parent="SWU3_CTL2" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU3_CTL2.MINACT"             parent="SWU3_CTL2" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU3_CTL2.BLENINC"            parent="SWU3_CTL2" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU3_CTL2.BWEN"               parent="SWU3_CTL2" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU3_CTL2.TMEN"               parent="SWU3_CTL2" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU3_CTL2.TRGEN"              parent="SWU3_CTL2" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU3_CTL2.INTEN"              parent="SWU3_CTL2" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU3_CTL2.DBGEN"              parent="SWU3_CTL2" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU3_CTL2.CNTRPTEN"           parent="SWU3_CTL2" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU3_CTL2.CNTEN"              parent="SWU3_CTL2" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU3_CTL2.LCMPEN"             parent="SWU3_CTL2" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU3_CTL2.SCMPEN"             parent="SWU3_CTL2" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU3_CTL2.IDCMPEN"            parent="SWU3_CTL2" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU3_CTL2.ACMPM"              parent="SWU3_CTL2" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU3_CTL2.DIR"                parent="SWU3_CTL2" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU3_CTL2.EN"                 parent="SWU3_CTL2" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU3_CTL3"                       read-address="0xFFCAD070" write-address="0xFFCAD070" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Control Register n" />
   <register name="SWU3_CTL3.MAXACT"             parent="SWU3_CTL3" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU3_CTL3.MINACT"             parent="SWU3_CTL3" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU3_CTL3.BLENINC"            parent="SWU3_CTL3" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU3_CTL3.BWEN"               parent="SWU3_CTL3" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU3_CTL3.TMEN"               parent="SWU3_CTL3" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU3_CTL3.TRGEN"              parent="SWU3_CTL3" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU3_CTL3.INTEN"              parent="SWU3_CTL3" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU3_CTL3.DBGEN"              parent="SWU3_CTL3" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU3_CTL3.CNTRPTEN"           parent="SWU3_CTL3" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU3_CTL3.CNTEN"              parent="SWU3_CTL3" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU3_CTL3.LCMPEN"             parent="SWU3_CTL3" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU3_CTL3.SCMPEN"             parent="SWU3_CTL3" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU3_CTL3.IDCMPEN"            parent="SWU3_CTL3" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU3_CTL3.ACMPM"              parent="SWU3_CTL3" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU3_CTL3.DIR"                parent="SWU3_CTL3" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU3_CTL3.EN"                 parent="SWU3_CTL3" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU3_LA0"                        read-address="0xFFCAD014" write-address="0xFFCAD014" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Lower Address Register n" />
<register name="SWU3_LA1"                        read-address="0xFFCAD034" write-address="0xFFCAD034" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Lower Address Register n" />
<register name="SWU3_LA2"                        read-address="0xFFCAD054" write-address="0xFFCAD054" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Lower Address Register n" />
<register name="SWU3_LA3"                        read-address="0xFFCAD074" write-address="0xFFCAD074" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Lower Address Register n" />
<register name="SWU3_UA0"                        read-address="0xFFCAD018" write-address="0xFFCAD018" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Upper Address Register n" />
<register name="SWU3_UA1"                        read-address="0xFFCAD038" write-address="0xFFCAD038" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Upper Address Register n" />
<register name="SWU3_UA2"                        read-address="0xFFCAD058" write-address="0xFFCAD058" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Upper Address Register n" />
<register name="SWU3_UA3"                        read-address="0xFFCAD078" write-address="0xFFCAD078" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Upper Address Register n" />
<register name="SWU3_ID0"                        read-address="0xFFCAD01C" write-address="0xFFCAD01C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 ID Register n" />
   <register name="SWU3_ID0.IDMASK"              parent="SWU3_ID0" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU3_ID0.ID"                  parent="SWU3_ID0" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU3_ID1"                        read-address="0xFFCAD03C" write-address="0xFFCAD03C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 ID Register n" />
   <register name="SWU3_ID1.IDMASK"              parent="SWU3_ID1" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU3_ID1.ID"                  parent="SWU3_ID1" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU3_ID2"                        read-address="0xFFCAD05C" write-address="0xFFCAD05C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 ID Register n" />
   <register name="SWU3_ID2.IDMASK"              parent="SWU3_ID2" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU3_ID2.ID"                  parent="SWU3_ID2" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU3_ID3"                        read-address="0xFFCAD07C" write-address="0xFFCAD07C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 ID Register n" />
   <register name="SWU3_ID3.IDMASK"              parent="SWU3_ID3" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU3_ID3.ID"                  parent="SWU3_ID3" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU3_CNT0"                       read-address="0xFFCAD020" write-address="0xFFCAD020" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Count Register n" />
   <register name="SWU3_CNT0.COUNT"              parent="SWU3_CNT0" bit-position="0" bit-size="16" description="Count" />
<register name="SWU3_CNT1"                       read-address="0xFFCAD040" write-address="0xFFCAD040" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Count Register n" />
   <register name="SWU3_CNT1.COUNT"              parent="SWU3_CNT1" bit-position="0" bit-size="16" description="Count" />
<register name="SWU3_CNT2"                       read-address="0xFFCAD060" write-address="0xFFCAD060" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Count Register n" />
   <register name="SWU3_CNT2.COUNT"              parent="SWU3_CNT2" bit-position="0" bit-size="16" description="Count" />
<register name="SWU3_CNT3"                       read-address="0xFFCAD080" write-address="0xFFCAD080" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Count Register n" />
   <register name="SWU3_CNT3.COUNT"              parent="SWU3_CNT3" bit-position="0" bit-size="16" description="Count" />
<register name="SWU3_TARG0"                      read-address="0xFFCAD024" write-address="0xFFCAD024" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Target Register n" />
   <register name="SWU3_TARG0.BWMAX"             parent="SWU3_TARG0" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU3_TARG0.BWMIN"             parent="SWU3_TARG0" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU3_TARG1"                      read-address="0xFFCAD044" write-address="0xFFCAD044" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Target Register n" />
   <register name="SWU3_TARG1.BWMAX"             parent="SWU3_TARG1" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU3_TARG1.BWMIN"             parent="SWU3_TARG1" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU3_TARG2"                      read-address="0xFFCAD064" write-address="0xFFCAD064" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Target Register n" />
   <register name="SWU3_TARG2.BWMAX"             parent="SWU3_TARG2" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU3_TARG2.BWMIN"             parent="SWU3_TARG2" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU3_TARG3"                      read-address="0xFFCAD084" write-address="0xFFCAD084" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Target Register n" />
   <register name="SWU3_TARG3.BWMAX"             parent="SWU3_TARG3" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU3_TARG3.BWMIN"             parent="SWU3_TARG3" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU3_HIST0"                      read-address="0xFFCAD028" write-address="0xFFCAD028" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Bandwidth History Register n" />
   <register name="SWU3_HIST0.BWHIST1"           parent="SWU3_HIST0" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU3_HIST0.BWHIST0"           parent="SWU3_HIST0" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU3_HIST1"                      read-address="0xFFCAD048" write-address="0xFFCAD048" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Bandwidth History Register n" />
   <register name="SWU3_HIST1.BWHIST1"           parent="SWU3_HIST1" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU3_HIST1.BWHIST0"           parent="SWU3_HIST1" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU3_HIST2"                      read-address="0xFFCAD068" write-address="0xFFCAD068" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Bandwidth History Register n" />
   <register name="SWU3_HIST2.BWHIST1"           parent="SWU3_HIST2" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU3_HIST2.BWHIST0"           parent="SWU3_HIST2" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU3_HIST3"                      read-address="0xFFCAD088" write-address="0xFFCAD088" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Bandwidth History Register n" />
   <register name="SWU3_HIST3.BWHIST1"           parent="SWU3_HIST3" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU3_HIST3.BWHIST0"           parent="SWU3_HIST3" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU3_CUR0"                       read-address="0xFFCAD02C" write-address="0xFFCAD02C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Current Register n" />
   <register name="SWU3_CUR0.CURBW"              parent="SWU3_CUR0" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU3_CUR0.CURCNT"             parent="SWU3_CUR0" bit-position="0" bit-size="16" description="Current Count" />
<register name="SWU3_CUR1"                       read-address="0xFFCAD04C" write-address="0xFFCAD04C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Current Register n" />
   <register name="SWU3_CUR1.CURBW"              parent="SWU3_CUR1" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU3_CUR1.CURCNT"             parent="SWU3_CUR1" bit-position="0" bit-size="16" description="Current Count" />
<register name="SWU3_CUR2"                       read-address="0xFFCAD06C" write-address="0xFFCAD06C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Current Register n" />
   <register name="SWU3_CUR2.CURBW"              parent="SWU3_CUR2" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU3_CUR2.CURCNT"             parent="SWU3_CUR2" bit-position="0" bit-size="16" description="Current Count" />
<register name="SWU3_CUR3"                       read-address="0xFFCAD08C" write-address="0xFFCAD08C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU3" description="SWU3 Current Register n" />
   <register name="SWU3_CUR3.CURBW"              parent="SWU3_CUR3" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU3_CUR3.CURCNT"             parent="SWU3_CUR3" bit-position="0" bit-size="16" description="Current Count" />

<!-- ************** -->
<!-- ***  SWU4  *** -->
<!-- ************** -->

<register name="SWU4_GCTL"                       read-address="0xFFCAE000" write-address="0xFFCAE000" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Global Control Register" />
   <register name="SWU4_GCTL.RST"                parent="SWU4_GCTL" bit-position="1" bit-size="1" description="Global Reset" />
   <register name="SWU4_GCTL.EN"                 parent="SWU4_GCTL" bit-position="0" bit-size="1" description="Global Enable" />
<register name="SWU4_GSTAT"                      read-address="0xFFCAE004" write-address="0xFFCAE004" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Global Status Register" />
   <register name="SWU4_GSTAT.ADDRERR"           parent="SWU4_GSTAT" bit-position="30" bit-size="1" description="Address Error Status" />
   <register name="SWU4_GSTAT.OVRBW3"            parent="SWU4_GSTAT" bit-position="15" bit-size="1" description="Group 3 Bandwidth Above Maximum Target" />
   <register name="SWU4_GSTAT.UNDRBW3"           parent="SWU4_GSTAT" bit-position="14" bit-size="1" description="Group 3 Bandwidth Below Minimum Target" />
   <register name="SWU4_GSTAT.OVRBW2"            parent="SWU4_GSTAT" bit-position="13" bit-size="1" description="Group 2 Bandwidth Above Maximum Target" />
   <register name="SWU4_GSTAT.UNDRBW2"           parent="SWU4_GSTAT" bit-position="12" bit-size="1" description="Group 2 Bandwidth Below Minimum Target" />
   <register name="SWU4_GSTAT.OVRBW1"            parent="SWU4_GSTAT" bit-position="11" bit-size="1" description="Group 1 Bandwidth Above Maximum Target" />
   <register name="SWU4_GSTAT.UNDRBW1"           parent="SWU4_GSTAT" bit-position="10" bit-size="1" description="Group 1 Bandwidth Below Minimum Target" />
   <register name="SWU4_GSTAT.OVRBW0"            parent="SWU4_GSTAT" bit-position="9" bit-size="1" description="Group 0 Bandwidth Above Maximum Target" />
   <register name="SWU4_GSTAT.UNDRBW0"           parent="SWU4_GSTAT" bit-position="8" bit-size="1" description="Group 0 Bandwidth Below Minimum Target" />
   <register name="SWU4_GSTAT.INT3"              parent="SWU4_GSTAT" bit-position="7" bit-size="1" description="Group 3 Interrupt Status" />
   <register name="SWU4_GSTAT.INT2"              parent="SWU4_GSTAT" bit-position="6" bit-size="1" description="Group 2 Interrupt Status" />
   <register name="SWU4_GSTAT.INT1"              parent="SWU4_GSTAT" bit-position="5" bit-size="1" description="Group 1 Interrupt Status" />
   <register name="SWU4_GSTAT.INT0"              parent="SWU4_GSTAT" bit-position="4" bit-size="1" description="Group 0 Interrupt Status" />
   <register name="SWU4_GSTAT.MTCH3"             parent="SWU4_GSTAT" bit-position="3" bit-size="1" description="Group 3 Match" />
   <register name="SWU4_GSTAT.MTCH2"             parent="SWU4_GSTAT" bit-position="2" bit-size="1" description="Group 2 Match" />
   <register name="SWU4_GSTAT.MTCH1"             parent="SWU4_GSTAT" bit-position="1" bit-size="1" description="Group 1 Match" />
   <register name="SWU4_GSTAT.MTCH0"             parent="SWU4_GSTAT" bit-position="0" bit-size="1" description="Group 0 Match" />
<register name="SWU4_CTL0"                       read-address="0xFFCAE010" write-address="0xFFCAE010" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Control Register n" />
   <register name="SWU4_CTL0.MAXACT"             parent="SWU4_CTL0" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU4_CTL0.MINACT"             parent="SWU4_CTL0" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU4_CTL0.BLENINC"            parent="SWU4_CTL0" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU4_CTL0.BWEN"               parent="SWU4_CTL0" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU4_CTL0.TMEN"               parent="SWU4_CTL0" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU4_CTL0.TRGEN"              parent="SWU4_CTL0" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU4_CTL0.INTEN"              parent="SWU4_CTL0" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU4_CTL0.DBGEN"              parent="SWU4_CTL0" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU4_CTL0.CNTRPTEN"           parent="SWU4_CTL0" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU4_CTL0.CNTEN"              parent="SWU4_CTL0" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU4_CTL0.LCMPEN"             parent="SWU4_CTL0" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU4_CTL0.SCMPEN"             parent="SWU4_CTL0" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU4_CTL0.IDCMPEN"            parent="SWU4_CTL0" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU4_CTL0.ACMPM"              parent="SWU4_CTL0" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU4_CTL0.DIR"                parent="SWU4_CTL0" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU4_CTL0.EN"                 parent="SWU4_CTL0" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU4_CTL1"                       read-address="0xFFCAE030" write-address="0xFFCAE030" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Control Register n" />
   <register name="SWU4_CTL1.MAXACT"             parent="SWU4_CTL1" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU4_CTL1.MINACT"             parent="SWU4_CTL1" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU4_CTL1.BLENINC"            parent="SWU4_CTL1" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU4_CTL1.BWEN"               parent="SWU4_CTL1" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU4_CTL1.TMEN"               parent="SWU4_CTL1" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU4_CTL1.TRGEN"              parent="SWU4_CTL1" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU4_CTL1.INTEN"              parent="SWU4_CTL1" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU4_CTL1.DBGEN"              parent="SWU4_CTL1" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU4_CTL1.CNTRPTEN"           parent="SWU4_CTL1" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU4_CTL1.CNTEN"              parent="SWU4_CTL1" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU4_CTL1.LCMPEN"             parent="SWU4_CTL1" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU4_CTL1.SCMPEN"             parent="SWU4_CTL1" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU4_CTL1.IDCMPEN"            parent="SWU4_CTL1" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU4_CTL1.ACMPM"              parent="SWU4_CTL1" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU4_CTL1.DIR"                parent="SWU4_CTL1" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU4_CTL1.EN"                 parent="SWU4_CTL1" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU4_CTL2"                       read-address="0xFFCAE050" write-address="0xFFCAE050" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Control Register n" />
   <register name="SWU4_CTL2.MAXACT"             parent="SWU4_CTL2" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU4_CTL2.MINACT"             parent="SWU4_CTL2" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU4_CTL2.BLENINC"            parent="SWU4_CTL2" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU4_CTL2.BWEN"               parent="SWU4_CTL2" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU4_CTL2.TMEN"               parent="SWU4_CTL2" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU4_CTL2.TRGEN"              parent="SWU4_CTL2" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU4_CTL2.INTEN"              parent="SWU4_CTL2" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU4_CTL2.DBGEN"              parent="SWU4_CTL2" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU4_CTL2.CNTRPTEN"           parent="SWU4_CTL2" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU4_CTL2.CNTEN"              parent="SWU4_CTL2" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU4_CTL2.LCMPEN"             parent="SWU4_CTL2" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU4_CTL2.SCMPEN"             parent="SWU4_CTL2" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU4_CTL2.IDCMPEN"            parent="SWU4_CTL2" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU4_CTL2.ACMPM"              parent="SWU4_CTL2" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU4_CTL2.DIR"                parent="SWU4_CTL2" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU4_CTL2.EN"                 parent="SWU4_CTL2" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU4_CTL3"                       read-address="0xFFCAE070" write-address="0xFFCAE070" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Control Register n" />
   <register name="SWU4_CTL3.MAXACT"             parent="SWU4_CTL3" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU4_CTL3.MINACT"             parent="SWU4_CTL3" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU4_CTL3.BLENINC"            parent="SWU4_CTL3" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU4_CTL3.BWEN"               parent="SWU4_CTL3" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU4_CTL3.TMEN"               parent="SWU4_CTL3" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU4_CTL3.TRGEN"              parent="SWU4_CTL3" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU4_CTL3.INTEN"              parent="SWU4_CTL3" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU4_CTL3.DBGEN"              parent="SWU4_CTL3" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU4_CTL3.CNTRPTEN"           parent="SWU4_CTL3" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU4_CTL3.CNTEN"              parent="SWU4_CTL3" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU4_CTL3.LCMPEN"             parent="SWU4_CTL3" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU4_CTL3.SCMPEN"             parent="SWU4_CTL3" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU4_CTL3.IDCMPEN"            parent="SWU4_CTL3" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU4_CTL3.ACMPM"              parent="SWU4_CTL3" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU4_CTL3.DIR"                parent="SWU4_CTL3" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU4_CTL3.EN"                 parent="SWU4_CTL3" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU4_LA0"                        read-address="0xFFCAE014" write-address="0xFFCAE014" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Lower Address Register n" />
<register name="SWU4_LA1"                        read-address="0xFFCAE034" write-address="0xFFCAE034" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Lower Address Register n" />
<register name="SWU4_LA2"                        read-address="0xFFCAE054" write-address="0xFFCAE054" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Lower Address Register n" />
<register name="SWU4_LA3"                        read-address="0xFFCAE074" write-address="0xFFCAE074" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Lower Address Register n" />
<register name="SWU4_UA0"                        read-address="0xFFCAE018" write-address="0xFFCAE018" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Upper Address Register n" />
<register name="SWU4_UA1"                        read-address="0xFFCAE038" write-address="0xFFCAE038" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Upper Address Register n" />
<register name="SWU4_UA2"                        read-address="0xFFCAE058" write-address="0xFFCAE058" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Upper Address Register n" />
<register name="SWU4_UA3"                        read-address="0xFFCAE078" write-address="0xFFCAE078" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Upper Address Register n" />
<register name="SWU4_ID0"                        read-address="0xFFCAE01C" write-address="0xFFCAE01C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 ID Register n" />
   <register name="SWU4_ID0.IDMASK"              parent="SWU4_ID0" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU4_ID0.ID"                  parent="SWU4_ID0" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU4_ID1"                        read-address="0xFFCAE03C" write-address="0xFFCAE03C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 ID Register n" />
   <register name="SWU4_ID1.IDMASK"              parent="SWU4_ID1" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU4_ID1.ID"                  parent="SWU4_ID1" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU4_ID2"                        read-address="0xFFCAE05C" write-address="0xFFCAE05C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 ID Register n" />
   <register name="SWU4_ID2.IDMASK"              parent="SWU4_ID2" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU4_ID2.ID"                  parent="SWU4_ID2" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU4_ID3"                        read-address="0xFFCAE07C" write-address="0xFFCAE07C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 ID Register n" />
   <register name="SWU4_ID3.IDMASK"              parent="SWU4_ID3" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU4_ID3.ID"                  parent="SWU4_ID3" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU4_CNT0"                       read-address="0xFFCAE020" write-address="0xFFCAE020" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Count Register n" />
   <register name="SWU4_CNT0.COUNT"              parent="SWU4_CNT0" bit-position="0" bit-size="16" description="Count" />
<register name="SWU4_CNT1"                       read-address="0xFFCAE040" write-address="0xFFCAE040" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Count Register n" />
   <register name="SWU4_CNT1.COUNT"              parent="SWU4_CNT1" bit-position="0" bit-size="16" description="Count" />
<register name="SWU4_CNT2"                       read-address="0xFFCAE060" write-address="0xFFCAE060" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Count Register n" />
   <register name="SWU4_CNT2.COUNT"              parent="SWU4_CNT2" bit-position="0" bit-size="16" description="Count" />
<register name="SWU4_CNT3"                       read-address="0xFFCAE080" write-address="0xFFCAE080" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Count Register n" />
   <register name="SWU4_CNT3.COUNT"              parent="SWU4_CNT3" bit-position="0" bit-size="16" description="Count" />
<register name="SWU4_TARG0"                      read-address="0xFFCAE024" write-address="0xFFCAE024" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Target Register n" />
   <register name="SWU4_TARG0.BWMAX"             parent="SWU4_TARG0" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU4_TARG0.BWMIN"             parent="SWU4_TARG0" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU4_TARG1"                      read-address="0xFFCAE044" write-address="0xFFCAE044" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Target Register n" />
   <register name="SWU4_TARG1.BWMAX"             parent="SWU4_TARG1" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU4_TARG1.BWMIN"             parent="SWU4_TARG1" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU4_TARG2"                      read-address="0xFFCAE064" write-address="0xFFCAE064" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Target Register n" />
   <register name="SWU4_TARG2.BWMAX"             parent="SWU4_TARG2" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU4_TARG2.BWMIN"             parent="SWU4_TARG2" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU4_TARG3"                      read-address="0xFFCAE084" write-address="0xFFCAE084" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Target Register n" />
   <register name="SWU4_TARG3.BWMAX"             parent="SWU4_TARG3" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU4_TARG3.BWMIN"             parent="SWU4_TARG3" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU4_HIST0"                      read-address="0xFFCAE028" write-address="0xFFCAE028" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Bandwidth History Register n" />
   <register name="SWU4_HIST0.BWHIST1"           parent="SWU4_HIST0" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU4_HIST0.BWHIST0"           parent="SWU4_HIST0" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU4_HIST1"                      read-address="0xFFCAE048" write-address="0xFFCAE048" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Bandwidth History Register n" />
   <register name="SWU4_HIST1.BWHIST1"           parent="SWU4_HIST1" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU4_HIST1.BWHIST0"           parent="SWU4_HIST1" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU4_HIST2"                      read-address="0xFFCAE068" write-address="0xFFCAE068" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Bandwidth History Register n" />
   <register name="SWU4_HIST2.BWHIST1"           parent="SWU4_HIST2" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU4_HIST2.BWHIST0"           parent="SWU4_HIST2" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU4_HIST3"                      read-address="0xFFCAE088" write-address="0xFFCAE088" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Bandwidth History Register n" />
   <register name="SWU4_HIST3.BWHIST1"           parent="SWU4_HIST3" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU4_HIST3.BWHIST0"           parent="SWU4_HIST3" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU4_CUR0"                       read-address="0xFFCAE02C" write-address="0xFFCAE02C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Current Register n" />
   <register name="SWU4_CUR0.CURBW"              parent="SWU4_CUR0" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU4_CUR0.CURCNT"             parent="SWU4_CUR0" bit-position="0" bit-size="16" description="Current Count" />
<register name="SWU4_CUR1"                       read-address="0xFFCAE04C" write-address="0xFFCAE04C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Current Register n" />
   <register name="SWU4_CUR1.CURBW"              parent="SWU4_CUR1" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU4_CUR1.CURCNT"             parent="SWU4_CUR1" bit-position="0" bit-size="16" description="Current Count" />
<register name="SWU4_CUR2"                       read-address="0xFFCAE06C" write-address="0xFFCAE06C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Current Register n" />
   <register name="SWU4_CUR2.CURBW"              parent="SWU4_CUR2" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU4_CUR2.CURCNT"             parent="SWU4_CUR2" bit-position="0" bit-size="16" description="Current Count" />
<register name="SWU4_CUR3"                       read-address="0xFFCAE08C" write-address="0xFFCAE08C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU4" description="SWU4 Current Register n" />
   <register name="SWU4_CUR3.CURBW"              parent="SWU4_CUR3" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU4_CUR3.CURCNT"             parent="SWU4_CUR3" bit-position="0" bit-size="16" description="Current Count" />

<!-- ************** -->
<!-- ***  SWU5  *** -->
<!-- ************** -->

<register name="SWU5_GCTL"                       read-address="0xFFCAF000" write-address="0xFFCAF000" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Global Control Register" />
   <register name="SWU5_GCTL.RST"                parent="SWU5_GCTL" bit-position="1" bit-size="1" description="Global Reset" />
   <register name="SWU5_GCTL.EN"                 parent="SWU5_GCTL" bit-position="0" bit-size="1" description="Global Enable" />
<register name="SWU5_GSTAT"                      read-address="0xFFCAF004" write-address="0xFFCAF004" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Global Status Register" />
   <register name="SWU5_GSTAT.ADDRERR"           parent="SWU5_GSTAT" bit-position="30" bit-size="1" description="Address Error Status" />
   <register name="SWU5_GSTAT.OVRBW3"            parent="SWU5_GSTAT" bit-position="15" bit-size="1" description="Group 3 Bandwidth Above Maximum Target" />
   <register name="SWU5_GSTAT.UNDRBW3"           parent="SWU5_GSTAT" bit-position="14" bit-size="1" description="Group 3 Bandwidth Below Minimum Target" />
   <register name="SWU5_GSTAT.OVRBW2"            parent="SWU5_GSTAT" bit-position="13" bit-size="1" description="Group 2 Bandwidth Above Maximum Target" />
   <register name="SWU5_GSTAT.UNDRBW2"           parent="SWU5_GSTAT" bit-position="12" bit-size="1" description="Group 2 Bandwidth Below Minimum Target" />
   <register name="SWU5_GSTAT.OVRBW1"            parent="SWU5_GSTAT" bit-position="11" bit-size="1" description="Group 1 Bandwidth Above Maximum Target" />
   <register name="SWU5_GSTAT.UNDRBW1"           parent="SWU5_GSTAT" bit-position="10" bit-size="1" description="Group 1 Bandwidth Below Minimum Target" />
   <register name="SWU5_GSTAT.OVRBW0"            parent="SWU5_GSTAT" bit-position="9" bit-size="1" description="Group 0 Bandwidth Above Maximum Target" />
   <register name="SWU5_GSTAT.UNDRBW0"           parent="SWU5_GSTAT" bit-position="8" bit-size="1" description="Group 0 Bandwidth Below Minimum Target" />
   <register name="SWU5_GSTAT.INT3"              parent="SWU5_GSTAT" bit-position="7" bit-size="1" description="Group 3 Interrupt Status" />
   <register name="SWU5_GSTAT.INT2"              parent="SWU5_GSTAT" bit-position="6" bit-size="1" description="Group 2 Interrupt Status" />
   <register name="SWU5_GSTAT.INT1"              parent="SWU5_GSTAT" bit-position="5" bit-size="1" description="Group 1 Interrupt Status" />
   <register name="SWU5_GSTAT.INT0"              parent="SWU5_GSTAT" bit-position="4" bit-size="1" description="Group 0 Interrupt Status" />
   <register name="SWU5_GSTAT.MTCH3"             parent="SWU5_GSTAT" bit-position="3" bit-size="1" description="Group 3 Match" />
   <register name="SWU5_GSTAT.MTCH2"             parent="SWU5_GSTAT" bit-position="2" bit-size="1" description="Group 2 Match" />
   <register name="SWU5_GSTAT.MTCH1"             parent="SWU5_GSTAT" bit-position="1" bit-size="1" description="Group 1 Match" />
   <register name="SWU5_GSTAT.MTCH0"             parent="SWU5_GSTAT" bit-position="0" bit-size="1" description="Group 0 Match" />
<register name="SWU5_CTL0"                       read-address="0xFFCAF010" write-address="0xFFCAF010" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Control Register n" />
   <register name="SWU5_CTL0.MAXACT"             parent="SWU5_CTL0" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU5_CTL0.MINACT"             parent="SWU5_CTL0" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU5_CTL0.BLENINC"            parent="SWU5_CTL0" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU5_CTL0.BWEN"               parent="SWU5_CTL0" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU5_CTL0.TMEN"               parent="SWU5_CTL0" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU5_CTL0.TRGEN"              parent="SWU5_CTL0" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU5_CTL0.INTEN"              parent="SWU5_CTL0" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU5_CTL0.DBGEN"              parent="SWU5_CTL0" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU5_CTL0.CNTRPTEN"           parent="SWU5_CTL0" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU5_CTL0.CNTEN"              parent="SWU5_CTL0" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU5_CTL0.LCMPEN"             parent="SWU5_CTL0" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU5_CTL0.SCMPEN"             parent="SWU5_CTL0" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU5_CTL0.IDCMPEN"            parent="SWU5_CTL0" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU5_CTL0.ACMPM"              parent="SWU5_CTL0" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU5_CTL0.DIR"                parent="SWU5_CTL0" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU5_CTL0.EN"                 parent="SWU5_CTL0" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU5_CTL1"                       read-address="0xFFCAF030" write-address="0xFFCAF030" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Control Register n" />
   <register name="SWU5_CTL1.MAXACT"             parent="SWU5_CTL1" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU5_CTL1.MINACT"             parent="SWU5_CTL1" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU5_CTL1.BLENINC"            parent="SWU5_CTL1" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU5_CTL1.BWEN"               parent="SWU5_CTL1" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU5_CTL1.TMEN"               parent="SWU5_CTL1" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU5_CTL1.TRGEN"              parent="SWU5_CTL1" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU5_CTL1.INTEN"              parent="SWU5_CTL1" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU5_CTL1.DBGEN"              parent="SWU5_CTL1" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU5_CTL1.CNTRPTEN"           parent="SWU5_CTL1" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU5_CTL1.CNTEN"              parent="SWU5_CTL1" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU5_CTL1.LCMPEN"             parent="SWU5_CTL1" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU5_CTL1.SCMPEN"             parent="SWU5_CTL1" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU5_CTL1.IDCMPEN"            parent="SWU5_CTL1" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU5_CTL1.ACMPM"              parent="SWU5_CTL1" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU5_CTL1.DIR"                parent="SWU5_CTL1" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU5_CTL1.EN"                 parent="SWU5_CTL1" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU5_CTL2"                       read-address="0xFFCAF050" write-address="0xFFCAF050" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Control Register n" />
   <register name="SWU5_CTL2.MAXACT"             parent="SWU5_CTL2" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU5_CTL2.MINACT"             parent="SWU5_CTL2" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU5_CTL2.BLENINC"            parent="SWU5_CTL2" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU5_CTL2.BWEN"               parent="SWU5_CTL2" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU5_CTL2.TMEN"               parent="SWU5_CTL2" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU5_CTL2.TRGEN"              parent="SWU5_CTL2" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU5_CTL2.INTEN"              parent="SWU5_CTL2" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU5_CTL2.DBGEN"              parent="SWU5_CTL2" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU5_CTL2.CNTRPTEN"           parent="SWU5_CTL2" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU5_CTL2.CNTEN"              parent="SWU5_CTL2" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU5_CTL2.LCMPEN"             parent="SWU5_CTL2" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU5_CTL2.SCMPEN"             parent="SWU5_CTL2" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU5_CTL2.IDCMPEN"            parent="SWU5_CTL2" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU5_CTL2.ACMPM"              parent="SWU5_CTL2" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU5_CTL2.DIR"                parent="SWU5_CTL2" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU5_CTL2.EN"                 parent="SWU5_CTL2" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU5_CTL3"                       read-address="0xFFCAF070" write-address="0xFFCAF070" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Control Register n" />
   <register name="SWU5_CTL3.MAXACT"             parent="SWU5_CTL3" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU5_CTL3.MINACT"             parent="SWU5_CTL3" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU5_CTL3.BLENINC"            parent="SWU5_CTL3" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU5_CTL3.BWEN"               parent="SWU5_CTL3" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU5_CTL3.TMEN"               parent="SWU5_CTL3" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU5_CTL3.TRGEN"              parent="SWU5_CTL3" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU5_CTL3.INTEN"              parent="SWU5_CTL3" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU5_CTL3.DBGEN"              parent="SWU5_CTL3" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU5_CTL3.CNTRPTEN"           parent="SWU5_CTL3" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU5_CTL3.CNTEN"              parent="SWU5_CTL3" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU5_CTL3.LCMPEN"             parent="SWU5_CTL3" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU5_CTL3.SCMPEN"             parent="SWU5_CTL3" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU5_CTL3.IDCMPEN"            parent="SWU5_CTL3" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU5_CTL3.ACMPM"              parent="SWU5_CTL3" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU5_CTL3.DIR"                parent="SWU5_CTL3" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU5_CTL3.EN"                 parent="SWU5_CTL3" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU5_LA0"                        read-address="0xFFCAF014" write-address="0xFFCAF014" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Lower Address Register n" />
<register name="SWU5_LA1"                        read-address="0xFFCAF034" write-address="0xFFCAF034" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Lower Address Register n" />
<register name="SWU5_LA2"                        read-address="0xFFCAF054" write-address="0xFFCAF054" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Lower Address Register n" />
<register name="SWU5_LA3"                        read-address="0xFFCAF074" write-address="0xFFCAF074" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Lower Address Register n" />
<register name="SWU5_UA0"                        read-address="0xFFCAF018" write-address="0xFFCAF018" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Upper Address Register n" />
<register name="SWU5_UA1"                        read-address="0xFFCAF038" write-address="0xFFCAF038" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Upper Address Register n" />
<register name="SWU5_UA2"                        read-address="0xFFCAF058" write-address="0xFFCAF058" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Upper Address Register n" />
<register name="SWU5_UA3"                        read-address="0xFFCAF078" write-address="0xFFCAF078" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Upper Address Register n" />
<register name="SWU5_ID0"                        read-address="0xFFCAF01C" write-address="0xFFCAF01C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 ID Register n" />
   <register name="SWU5_ID0.IDMASK"              parent="SWU5_ID0" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU5_ID0.ID"                  parent="SWU5_ID0" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU5_ID1"                        read-address="0xFFCAF03C" write-address="0xFFCAF03C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 ID Register n" />
   <register name="SWU5_ID1.IDMASK"              parent="SWU5_ID1" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU5_ID1.ID"                  parent="SWU5_ID1" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU5_ID2"                        read-address="0xFFCAF05C" write-address="0xFFCAF05C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 ID Register n" />
   <register name="SWU5_ID2.IDMASK"              parent="SWU5_ID2" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU5_ID2.ID"                  parent="SWU5_ID2" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU5_ID3"                        read-address="0xFFCAF07C" write-address="0xFFCAF07C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 ID Register n" />
   <register name="SWU5_ID3.IDMASK"              parent="SWU5_ID3" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU5_ID3.ID"                  parent="SWU5_ID3" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU5_CNT0"                       read-address="0xFFCAF020" write-address="0xFFCAF020" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Count Register n" />
   <register name="SWU5_CNT0.COUNT"              parent="SWU5_CNT0" bit-position="0" bit-size="16" description="Count" />
<register name="SWU5_CNT1"                       read-address="0xFFCAF040" write-address="0xFFCAF040" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Count Register n" />
   <register name="SWU5_CNT1.COUNT"              parent="SWU5_CNT1" bit-position="0" bit-size="16" description="Count" />
<register name="SWU5_CNT2"                       read-address="0xFFCAF060" write-address="0xFFCAF060" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Count Register n" />
   <register name="SWU5_CNT2.COUNT"              parent="SWU5_CNT2" bit-position="0" bit-size="16" description="Count" />
<register name="SWU5_CNT3"                       read-address="0xFFCAF080" write-address="0xFFCAF080" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Count Register n" />
   <register name="SWU5_CNT3.COUNT"              parent="SWU5_CNT3" bit-position="0" bit-size="16" description="Count" />
<register name="SWU5_TARG0"                      read-address="0xFFCAF024" write-address="0xFFCAF024" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Target Register n" />
   <register name="SWU5_TARG0.BWMAX"             parent="SWU5_TARG0" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU5_TARG0.BWMIN"             parent="SWU5_TARG0" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU5_TARG1"                      read-address="0xFFCAF044" write-address="0xFFCAF044" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Target Register n" />
   <register name="SWU5_TARG1.BWMAX"             parent="SWU5_TARG1" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU5_TARG1.BWMIN"             parent="SWU5_TARG1" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU5_TARG2"                      read-address="0xFFCAF064" write-address="0xFFCAF064" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Target Register n" />
   <register name="SWU5_TARG2.BWMAX"             parent="SWU5_TARG2" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU5_TARG2.BWMIN"             parent="SWU5_TARG2" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU5_TARG3"                      read-address="0xFFCAF084" write-address="0xFFCAF084" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Target Register n" />
   <register name="SWU5_TARG3.BWMAX"             parent="SWU5_TARG3" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU5_TARG3.BWMIN"             parent="SWU5_TARG3" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU5_HIST0"                      read-address="0xFFCAF028" write-address="0xFFCAF028" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Bandwidth History Register n" />
   <register name="SWU5_HIST0.BWHIST1"           parent="SWU5_HIST0" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU5_HIST0.BWHIST0"           parent="SWU5_HIST0" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU5_HIST1"                      read-address="0xFFCAF048" write-address="0xFFCAF048" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Bandwidth History Register n" />
   <register name="SWU5_HIST1.BWHIST1"           parent="SWU5_HIST1" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU5_HIST1.BWHIST0"           parent="SWU5_HIST1" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU5_HIST2"                      read-address="0xFFCAF068" write-address="0xFFCAF068" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Bandwidth History Register n" />
   <register name="SWU5_HIST2.BWHIST1"           parent="SWU5_HIST2" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU5_HIST2.BWHIST0"           parent="SWU5_HIST2" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU5_HIST3"                      read-address="0xFFCAF088" write-address="0xFFCAF088" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Bandwidth History Register n" />
   <register name="SWU5_HIST3.BWHIST1"           parent="SWU5_HIST3" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU5_HIST3.BWHIST0"           parent="SWU5_HIST3" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU5_CUR0"                       read-address="0xFFCAF02C" write-address="0xFFCAF02C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Current Register n" />
   <register name="SWU5_CUR0.CURBW"              parent="SWU5_CUR0" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU5_CUR0.CURCNT"             parent="SWU5_CUR0" bit-position="0" bit-size="16" description="Current Count" />
<register name="SWU5_CUR1"                       read-address="0xFFCAF04C" write-address="0xFFCAF04C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Current Register n" />
   <register name="SWU5_CUR1.CURBW"              parent="SWU5_CUR1" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU5_CUR1.CURCNT"             parent="SWU5_CUR1" bit-position="0" bit-size="16" description="Current Count" />
<register name="SWU5_CUR2"                       read-address="0xFFCAF06C" write-address="0xFFCAF06C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Current Register n" />
   <register name="SWU5_CUR2.CURBW"              parent="SWU5_CUR2" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU5_CUR2.CURCNT"             parent="SWU5_CUR2" bit-position="0" bit-size="16" description="Current Count" />
<register name="SWU5_CUR3"                       read-address="0xFFCAF08C" write-address="0xFFCAF08C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU5" description="SWU5 Current Register n" />
   <register name="SWU5_CUR3.CURBW"              parent="SWU5_CUR3" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU5_CUR3.CURCNT"             parent="SWU5_CUR3" bit-position="0" bit-size="16" description="Current Count" />

<!-- ************** -->
<!-- ***  SWU6  *** -->
<!-- ************** -->

<register name="SWU6_GCTL"                       read-address="0xFFC82000" write-address="0xFFC82000" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Global Control Register" />
   <register name="SWU6_GCTL.RST"                parent="SWU6_GCTL" bit-position="1" bit-size="1" description="Global Reset" />
   <register name="SWU6_GCTL.EN"                 parent="SWU6_GCTL" bit-position="0" bit-size="1" description="Global Enable" />
<register name="SWU6_GSTAT"                      read-address="0xFFC82004" write-address="0xFFC82004" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Global Status Register" />
   <register name="SWU6_GSTAT.ADDRERR"           parent="SWU6_GSTAT" bit-position="30" bit-size="1" description="Address Error Status" />
   <register name="SWU6_GSTAT.OVRBW3"            parent="SWU6_GSTAT" bit-position="15" bit-size="1" description="Group 3 Bandwidth Above Maximum Target" />
   <register name="SWU6_GSTAT.UNDRBW3"           parent="SWU6_GSTAT" bit-position="14" bit-size="1" description="Group 3 Bandwidth Below Minimum Target" />
   <register name="SWU6_GSTAT.OVRBW2"            parent="SWU6_GSTAT" bit-position="13" bit-size="1" description="Group 2 Bandwidth Above Maximum Target" />
   <register name="SWU6_GSTAT.UNDRBW2"           parent="SWU6_GSTAT" bit-position="12" bit-size="1" description="Group 2 Bandwidth Below Minimum Target" />
   <register name="SWU6_GSTAT.OVRBW1"            parent="SWU6_GSTAT" bit-position="11" bit-size="1" description="Group 1 Bandwidth Above Maximum Target" />
   <register name="SWU6_GSTAT.UNDRBW1"           parent="SWU6_GSTAT" bit-position="10" bit-size="1" description="Group 1 Bandwidth Below Minimum Target" />
   <register name="SWU6_GSTAT.OVRBW0"            parent="SWU6_GSTAT" bit-position="9" bit-size="1" description="Group 0 Bandwidth Above Maximum Target" />
   <register name="SWU6_GSTAT.UNDRBW0"           parent="SWU6_GSTAT" bit-position="8" bit-size="1" description="Group 0 Bandwidth Below Minimum Target" />
   <register name="SWU6_GSTAT.INT3"              parent="SWU6_GSTAT" bit-position="7" bit-size="1" description="Group 3 Interrupt Status" />
   <register name="SWU6_GSTAT.INT2"              parent="SWU6_GSTAT" bit-position="6" bit-size="1" description="Group 2 Interrupt Status" />
   <register name="SWU6_GSTAT.INT1"              parent="SWU6_GSTAT" bit-position="5" bit-size="1" description="Group 1 Interrupt Status" />
   <register name="SWU6_GSTAT.INT0"              parent="SWU6_GSTAT" bit-position="4" bit-size="1" description="Group 0 Interrupt Status" />
   <register name="SWU6_GSTAT.MTCH3"             parent="SWU6_GSTAT" bit-position="3" bit-size="1" description="Group 3 Match" />
   <register name="SWU6_GSTAT.MTCH2"             parent="SWU6_GSTAT" bit-position="2" bit-size="1" description="Group 2 Match" />
   <register name="SWU6_GSTAT.MTCH1"             parent="SWU6_GSTAT" bit-position="1" bit-size="1" description="Group 1 Match" />
   <register name="SWU6_GSTAT.MTCH0"             parent="SWU6_GSTAT" bit-position="0" bit-size="1" description="Group 0 Match" />
<register name="SWU6_CTL0"                       read-address="0xFFC82010" write-address="0xFFC82010" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Control Register n" />
   <register name="SWU6_CTL0.MAXACT"             parent="SWU6_CTL0" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU6_CTL0.MINACT"             parent="SWU6_CTL0" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU6_CTL0.BLENINC"            parent="SWU6_CTL0" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU6_CTL0.BWEN"               parent="SWU6_CTL0" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU6_CTL0.TMEN"               parent="SWU6_CTL0" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU6_CTL0.TRGEN"              parent="SWU6_CTL0" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU6_CTL0.INTEN"              parent="SWU6_CTL0" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU6_CTL0.DBGEN"              parent="SWU6_CTL0" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU6_CTL0.CNTRPTEN"           parent="SWU6_CTL0" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU6_CTL0.CNTEN"              parent="SWU6_CTL0" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU6_CTL0.LCMPEN"             parent="SWU6_CTL0" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU6_CTL0.SCMPEN"             parent="SWU6_CTL0" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU6_CTL0.IDCMPEN"            parent="SWU6_CTL0" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU6_CTL0.ACMPM"              parent="SWU6_CTL0" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU6_CTL0.DIR"                parent="SWU6_CTL0" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU6_CTL0.EN"                 parent="SWU6_CTL0" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU6_CTL1"                       read-address="0xFFC82030" write-address="0xFFC82030" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Control Register n" />
   <register name="SWU6_CTL1.MAXACT"             parent="SWU6_CTL1" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU6_CTL1.MINACT"             parent="SWU6_CTL1" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU6_CTL1.BLENINC"            parent="SWU6_CTL1" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU6_CTL1.BWEN"               parent="SWU6_CTL1" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU6_CTL1.TMEN"               parent="SWU6_CTL1" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU6_CTL1.TRGEN"              parent="SWU6_CTL1" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU6_CTL1.INTEN"              parent="SWU6_CTL1" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU6_CTL1.DBGEN"              parent="SWU6_CTL1" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU6_CTL1.CNTRPTEN"           parent="SWU6_CTL1" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU6_CTL1.CNTEN"              parent="SWU6_CTL1" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU6_CTL1.LCMPEN"             parent="SWU6_CTL1" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU6_CTL1.SCMPEN"             parent="SWU6_CTL1" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU6_CTL1.IDCMPEN"            parent="SWU6_CTL1" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU6_CTL1.ACMPM"              parent="SWU6_CTL1" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU6_CTL1.DIR"                parent="SWU6_CTL1" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU6_CTL1.EN"                 parent="SWU6_CTL1" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU6_CTL2"                       read-address="0xFFC82050" write-address="0xFFC82050" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Control Register n" />
   <register name="SWU6_CTL2.MAXACT"             parent="SWU6_CTL2" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU6_CTL2.MINACT"             parent="SWU6_CTL2" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU6_CTL2.BLENINC"            parent="SWU6_CTL2" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU6_CTL2.BWEN"               parent="SWU6_CTL2" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU6_CTL2.TMEN"               parent="SWU6_CTL2" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU6_CTL2.TRGEN"              parent="SWU6_CTL2" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU6_CTL2.INTEN"              parent="SWU6_CTL2" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU6_CTL2.DBGEN"              parent="SWU6_CTL2" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU6_CTL2.CNTRPTEN"           parent="SWU6_CTL2" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU6_CTL2.CNTEN"              parent="SWU6_CTL2" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU6_CTL2.LCMPEN"             parent="SWU6_CTL2" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU6_CTL2.SCMPEN"             parent="SWU6_CTL2" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU6_CTL2.IDCMPEN"            parent="SWU6_CTL2" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU6_CTL2.ACMPM"              parent="SWU6_CTL2" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU6_CTL2.DIR"                parent="SWU6_CTL2" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU6_CTL2.EN"                 parent="SWU6_CTL2" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU6_CTL3"                       read-address="0xFFC82070" write-address="0xFFC82070" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Control Register n" />
   <register name="SWU6_CTL3.MAXACT"             parent="SWU6_CTL3" bit-position="19" bit-size="1" description="Action for Bandwidth Above Maximum" />
   <register name="SWU6_CTL3.MINACT"             parent="SWU6_CTL3" bit-position="18" bit-size="1" description="Action for Bandwidth Below Minimum" />
   <register name="SWU6_CTL3.BLENINC"            parent="SWU6_CTL3" bit-position="17" bit-size="1" description="Increment Bandwidth Count by Burst Length" />
   <register name="SWU6_CTL3.BWEN"               parent="SWU6_CTL3" bit-position="16" bit-size="1" description="Bandwidth Mode Enable" />
   <register name="SWU6_CTL3.TMEN"               parent="SWU6_CTL3" bit-position="15" bit-size="1" description="Trace Message Enable" />
   <register name="SWU6_CTL3.TRGEN"              parent="SWU6_CTL3" bit-position="14" bit-size="1" description="Trigger Enable" />
   <register name="SWU6_CTL3.INTEN"              parent="SWU6_CTL3" bit-position="13" bit-size="1" description="Interrupt Enable" />
   <register name="SWU6_CTL3.DBGEN"              parent="SWU6_CTL3" bit-position="12" bit-size="1" description="Debug Event Enable" />
   <register name="SWU6_CTL3.CNTRPTEN"           parent="SWU6_CTL3" bit-position="9" bit-size="1" description="Count Repeat Enable" />
   <register name="SWU6_CTL3.CNTEN"              parent="SWU6_CTL3" bit-position="8" bit-size="1" description="Count Enable" />
   <register name="SWU6_CTL3.LCMPEN"             parent="SWU6_CTL3" bit-position="6" bit-size="1" description="Locked Comparison Enable" />
   <register name="SWU6_CTL3.SCMPEN"             parent="SWU6_CTL3" bit-position="5" bit-size="1" description="Secure Comparison Enable" />
   <register name="SWU6_CTL3.IDCMPEN"            parent="SWU6_CTL3" bit-position="4" bit-size="1" description="ID Comparison Enable" />
   <register name="SWU6_CTL3.ACMPM"              parent="SWU6_CTL3" bit-position="2" bit-size="2" description="Address Comparison Mode" />
   <register name="SWU6_CTL3.DIR"                parent="SWU6_CTL3" bit-position="1" bit-size="1" description="Transaction Direction for Match" />
   <register name="SWU6_CTL3.EN"                 parent="SWU6_CTL3" bit-position="0" bit-size="1" description="Enable Watchpoint" />
<register name="SWU6_LA0"                        read-address="0xFFC82014" write-address="0xFFC82014" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Lower Address Register n" />
<register name="SWU6_LA1"                        read-address="0xFFC82034" write-address="0xFFC82034" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Lower Address Register n" />
<register name="SWU6_LA2"                        read-address="0xFFC82054" write-address="0xFFC82054" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Lower Address Register n" />
<register name="SWU6_LA3"                        read-address="0xFFC82074" write-address="0xFFC82074" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Lower Address Register n" />
<register name="SWU6_UA0"                        read-address="0xFFC82018" write-address="0xFFC82018" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Upper Address Register n" />
<register name="SWU6_UA1"                        read-address="0xFFC82038" write-address="0xFFC82038" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Upper Address Register n" />
<register name="SWU6_UA2"                        read-address="0xFFC82058" write-address="0xFFC82058" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Upper Address Register n" />
<register name="SWU6_UA3"                        read-address="0xFFC82078" write-address="0xFFC82078" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Upper Address Register n" />
<register name="SWU6_ID0"                        read-address="0xFFC8201C" write-address="0xFFC8201C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 ID Register n" />
   <register name="SWU6_ID0.IDMASK"              parent="SWU6_ID0" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU6_ID0.ID"                  parent="SWU6_ID0" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU6_ID1"                        read-address="0xFFC8203C" write-address="0xFFC8203C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 ID Register n" />
   <register name="SWU6_ID1.IDMASK"              parent="SWU6_ID1" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU6_ID1.ID"                  parent="SWU6_ID1" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU6_ID2"                        read-address="0xFFC8205C" write-address="0xFFC8205C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 ID Register n" />
   <register name="SWU6_ID2.IDMASK"              parent="SWU6_ID2" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU6_ID2.ID"                  parent="SWU6_ID2" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU6_ID3"                        read-address="0xFFC8207C" write-address="0xFFC8207C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 ID Register n" />
   <register name="SWU6_ID3.IDMASK"              parent="SWU6_ID3" bit-position="16" bit-size="16" description="Identity Mask (for Or with ID)" />
   <register name="SWU6_ID3.ID"                  parent="SWU6_ID3" bit-position="0" bit-size="16" description="Identity" />
<register name="SWU6_CNT0"                       read-address="0xFFC82020" write-address="0xFFC82020" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Count Register n" />
   <register name="SWU6_CNT0.COUNT"              parent="SWU6_CNT0" bit-position="0" bit-size="16" description="Count" />
<register name="SWU6_CNT1"                       read-address="0xFFC82040" write-address="0xFFC82040" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Count Register n" />
   <register name="SWU6_CNT1.COUNT"              parent="SWU6_CNT1" bit-position="0" bit-size="16" description="Count" />
<register name="SWU6_CNT2"                       read-address="0xFFC82060" write-address="0xFFC82060" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Count Register n" />
   <register name="SWU6_CNT2.COUNT"              parent="SWU6_CNT2" bit-position="0" bit-size="16" description="Count" />
<register name="SWU6_CNT3"                       read-address="0xFFC82080" write-address="0xFFC82080" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Count Register n" />
   <register name="SWU6_CNT3.COUNT"              parent="SWU6_CNT3" bit-position="0" bit-size="16" description="Count" />
<register name="SWU6_TARG0"                      read-address="0xFFC82024" write-address="0xFFC82024" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Target Register n" />
   <register name="SWU6_TARG0.BWMAX"             parent="SWU6_TARG0" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU6_TARG0.BWMIN"             parent="SWU6_TARG0" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU6_TARG1"                      read-address="0xFFC82044" write-address="0xFFC82044" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Target Register n" />
   <register name="SWU6_TARG1.BWMAX"             parent="SWU6_TARG1" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU6_TARG1.BWMIN"             parent="SWU6_TARG1" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU6_TARG2"                      read-address="0xFFC82064" write-address="0xFFC82064" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Target Register n" />
   <register name="SWU6_TARG2.BWMAX"             parent="SWU6_TARG2" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU6_TARG2.BWMIN"             parent="SWU6_TARG2" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU6_TARG3"                      read-address="0xFFC82084" write-address="0xFFC82084" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Target Register n" />
   <register name="SWU6_TARG3.BWMAX"             parent="SWU6_TARG3" bit-position="16" bit-size="16" description="Maximum Bandwidth Target" />
   <register name="SWU6_TARG3.BWMIN"             parent="SWU6_TARG3" bit-position="0" bit-size="16" description="Minimum Bandwidth Target" />
<register name="SWU6_HIST0"                      read-address="0xFFC82028" write-address="0xFFC82028" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Bandwidth History Register n" />
   <register name="SWU6_HIST0.BWHIST1"           parent="SWU6_HIST0" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU6_HIST0.BWHIST0"           parent="SWU6_HIST0" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU6_HIST1"                      read-address="0xFFC82048" write-address="0xFFC82048" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Bandwidth History Register n" />
   <register name="SWU6_HIST1.BWHIST1"           parent="SWU6_HIST1" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU6_HIST1.BWHIST0"           parent="SWU6_HIST1" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU6_HIST2"                      read-address="0xFFC82068" write-address="0xFFC82068" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Bandwidth History Register n" />
   <register name="SWU6_HIST2.BWHIST1"           parent="SWU6_HIST2" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU6_HIST2.BWHIST0"           parent="SWU6_HIST2" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU6_HIST3"                      read-address="0xFFC82088" write-address="0xFFC82088" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Bandwidth History Register n" />
   <register name="SWU6_HIST3.BWHIST1"           parent="SWU6_HIST3" bit-position="16" bit-size="16" description="Bandwidth from Window Before Last" />
   <register name="SWU6_HIST3.BWHIST0"           parent="SWU6_HIST3" bit-position="0" bit-size="16" description="Bandwidth from Last Window" />
<register name="SWU6_CUR0"                       read-address="0xFFC8202C" write-address="0xFFC8202C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Current Register n" />
   <register name="SWU6_CUR0.CURBW"              parent="SWU6_CUR0" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU6_CUR0.CURCNT"             parent="SWU6_CUR0" bit-position="0" bit-size="16" description="Current Count" />
<register name="SWU6_CUR1"                       read-address="0xFFC8204C" write-address="0xFFC8204C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Current Register n" />
   <register name="SWU6_CUR1.CURBW"              parent="SWU6_CUR1" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU6_CUR1.CURCNT"             parent="SWU6_CUR1" bit-position="0" bit-size="16" description="Current Count" />
<register name="SWU6_CUR2"                       read-address="0xFFC8206C" write-address="0xFFC8206C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Current Register n" />
   <register name="SWU6_CUR2.CURBW"              parent="SWU6_CUR2" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU6_CUR2.CURCNT"             parent="SWU6_CUR2" bit-position="0" bit-size="16" description="Current Count" />
<register name="SWU6_CUR3"                       read-address="0xFFC8208C" write-address="0xFFC8208C" bit-size="32" type="IO" mask="FFFFFFFF" group="SWU6" description="SWU6 Current Register n" />
   <register name="SWU6_CUR3.CURBW"              parent="SWU6_CUR3" bit-position="16" bit-size="16" description="Current Bandwidth" />
   <register name="SWU6_CUR3.CURCNT"             parent="SWU6_CUR3" bit-position="0" bit-size="16" description="Current Count" />

<!-- *************************** -->
<!-- ***  System Debug Unit  *** -->
<!-- *************************** -->


<!-- ************** -->
<!-- ***  SDU0  *** -->
<!-- ************** -->

<register name="SDU0_IDCODE"                     read-address="0xFFC1F020" write-address="0xFFC1F020" bit-size="32" type="IO" mask="FFFFFFFF" group="SDU0" description="SDU0 ID Code Register" />
   <register name="SDU0_IDCODE.REVID"            parent="SDU0_IDCODE" bit-position="28" bit-size="4" description="Revision ID" />
   <register name="SDU0_IDCODE.PRID"             parent="SDU0_IDCODE" bit-position="12" bit-size="16" description="Product ID" />
   <register name="SDU0_IDCODE.MFID"             parent="SDU0_IDCODE" bit-position="1" bit-size="11" description="Manufacturer ID" />
<register name="SDU0_CTL"                        read-address="0xFFC1F050" write-address="0xFFC1F050" bit-size="32" type="IO" mask="FFFFFFFF" group="SDU0" description="SDU0 Control Register" />
   <register name="SDU0_CTL.EHLT"                parent="SDU0_CTL" bit-position="8" bit-size="8" description="Emulator Halt Select" />
   <register name="SDU0_CTL.EMEEN"               parent="SDU0_CTL" bit-position="4" bit-size="1" description="Emulation Event Enable" />
   <register name="SDU0_CTL.DMAEN"               parent="SDU0_CTL" bit-position="2" bit-size="1" description="DMA Enable" />
   <register name="SDU0_CTL.CSPEN"               parent="SDU0_CTL" bit-position="1" bit-size="1" description="Core Scan Path Enable" />
   <register name="SDU0_CTL.SYSRST"              parent="SDU0_CTL" bit-position="0" bit-size="1" description="System Reset" />
<register name="SDU0_STAT"                       read-address="0xFFC1F054" write-address="0xFFC1F054" bit-size="32" type="IO" mask="FFFFFFFF" group="SDU0" description="SDU0 Status Register" />
   <register name="SDU0_STAT.CRST"               parent="SDU0_STAT" bit-position="22" bit-size="1" description="Core Reset" />
   <register name="SDU0_STAT.CHLT"               parent="SDU0_STAT" bit-position="21" bit-size="1" description="Core Halt" />
   <register name="SDU0_STAT.EME"                parent="SDU0_STAT" bit-position="20" bit-size="1" description="Emulation Event" />
   <register name="SDU0_STAT.GHLTC"              parent="SDU0_STAT" bit-position="17" bit-size="3" description="Group Halt Cause" />
   <register name="SDU0_STAT.GHLT"               parent="SDU0_STAT" bit-position="16" bit-size="1" description="Group Halt" />
   <register name="SDU0_STAT.DMAFIFO"            parent="SDU0_STAT" bit-position="12" bit-size="3" description="DMA FIFO" />
   <register name="SDU0_STAT.ADDRERR"            parent="SDU0_STAT" bit-position="11" bit-size="1" description="Address Error" />
   <register name="SDU0_STAT.DMAWDRDY"           parent="SDU0_STAT" bit-position="10" bit-size="1" description="DMAWD Ready" />
   <register name="SDU0_STAT.DMARDRDY"           parent="SDU0_STAT" bit-position="9" bit-size="1" description="DMARD Ready" />
   <register name="SDU0_STAT.MACRDY"             parent="SDU0_STAT" bit-position="8" bit-size="1" description="MAC Ready" />
   <register name="SDU0_STAT.ERRC"               parent="SDU0_STAT" bit-position="4" bit-size="4" description="Error Cause" />
   <register name="SDU0_STAT.SECURE"             parent="SDU0_STAT" bit-position="3" bit-size="1" description="Secure Mode" />
   <register name="SDU0_STAT.DEEPSLEEP"          parent="SDU0_STAT" bit-position="2" bit-size="1" description="Deep Sleep Mode" />
   <register name="SDU0_STAT.ERR"                parent="SDU0_STAT" bit-position="1" bit-size="1" description="Error" />
   <register name="SDU0_STAT.SYSRST"             parent="SDU0_STAT" bit-position="0" bit-size="1" description="System Reset" />
<register name="SDU0_MACCTL"                     read-address="0xFFC1F058" write-address="0xFFC1F058" bit-size="32" type="IO" mask="FFFFFFFF" group="SDU0" description="SDU0 Memory Access Control Register" />
   <register name="SDU0_MACCTL.AUTOINC"          parent="SDU0_MACCTL" bit-position="4" bit-size="1" description="Auto (Post) Increment MACADDR (by SIZE)" />
   <register name="SDU0_MACCTL.RNW"              parent="SDU0_MACCTL" bit-position="3" bit-size="1" description="Read Not Write" />
   <register name="SDU0_MACCTL.SIZE"             parent="SDU0_MACCTL" bit-position="0" bit-size="3" description="Transfer Data Size" />
<register name="SDU0_MACADDR"                    read-address="0xFFC1F05C" write-address="0xFFC1F05C" bit-size="32" type="IO" mask="FFFFFFFF" group="SDU0" description="SDU0 Memory Access Address Register" />
<register name="SDU0_MACDATA"                    read-address="0xFFC1F060" write-address="0xFFC1F060" bit-size="32" type="IO" mask="FFFFFFFF" group="SDU0" description="SDU0 Memory Access Data Register" />
<register name="SDU0_DMARD"                      read-address="0xFFC1F064" write-address="0xFFC1F064" bit-size="32" type="IO" mask="FFFFFFFF" group="SDU0" description="SDU0 DMA Read Data Register" />
<register name="SDU0_DMAWD"                      read-address="0xFFC1F068" write-address="0xFFC1F068" bit-size="32" type="IO" mask="FFFFFFFF" group="SDU0" description="SDU0 DMA Write Data Register" />
<register name="SDU0_MSG"                        read-address="0xFFC1F080" write-address="0xFFC1F080" bit-size="32" type="IO" mask="FFFFFFFF" group="SDU0" description="SDU0 Message Register" />
   <register name="SDU0_MSG.CALLERR"             parent="SDU0_MSG" bit-position="31" bit-size="1" description="Flag Set by the Boot Code Prior to an Error Call" />
   <register name="SDU0_MSG.CALLBACK"            parent="SDU0_MSG" bit-position="30" bit-size="1" description="Flag Set by the Boot Code Prior to a Callback Call" />
   <register name="SDU0_MSG.CALLINIT"            parent="SDU0_MSG" bit-position="29" bit-size="1" description="Flag Set by the Boot Code Prior to an Initcode Call" />
   <register name="SDU0_MSG.CALLAPP"             parent="SDU0_MSG" bit-position="28" bit-size="1" description="Flag Set by the Boot Code Prior to an Application Call" />
   <register name="SDU0_MSG.HALTONERR"           parent="SDU0_MSG" bit-position="27" bit-size="1" description="Generate an Emulation Exception Prior to an Error Call" />
   <register name="SDU0_MSG.HALTONCALL"          parent="SDU0_MSG" bit-position="26" bit-size="1" description="Generate an Emulation Exception Prior to a Callback Call" />
   <register name="SDU0_MSG.HALTONINIT"          parent="SDU0_MSG" bit-position="25" bit-size="1" description="Generate an Emulation Exception Prior to an Initcode Call" />
   <register name="SDU0_MSG.HALTONAPP"           parent="SDU0_MSG" bit-position="24" bit-size="1" description="Generate an Emulation Exception Prior to an Application Call" />
   <register name="SDU0_MSG.L3INIT"              parent="SDU0_MSG" bit-position="23" bit-size="1" description="Indicates that the L3 Resource is Initialized" />
   <register name="SDU0_MSG.L2INIT"              parent="SDU0_MSG" bit-position="22" bit-size="1" description="Indicates that the L2 Resource is Initialized" />
   <register name="SDU0_MSG.C1L1INIT"            parent="SDU0_MSG" bit-position="17" bit-size="1" description="Indicates that the Core 1 L1 Resource is Initialized" />
   <register name="SDU0_MSG.C0L1INIT"            parent="SDU0_MSG" bit-position="16" bit-size="1" description="Indicates that the Core 0 L1 Resource is Initialized" />
<register name="SDU0_MSG_SET"                    read-address="0xFFC1F084" write-address="0xFFC1F084" bit-size="32" type="IO" mask="FFFFFFFF" group="SDU0" description="SDU0 Message Set Register" />
<register name="SDU0_MSG_CLR"                    read-address="0xFFC1F088" write-address="0xFFC1F088" bit-size="32" type="IO" mask="FFFFFFFF" group="SDU0" description="SDU0 Message Clear Register" />
<register name="SDU0_GHLT"                       read-address="0xFFC1F08C" write-address="0xFFC1F08C" bit-size="32" type="IO" mask="FFFFFFFF" group="SDU0" description="SDU0 Group Halt Register" />
   <register name="SDU0_GHLT.SS2"                parent="SDU0_GHLT" bit-position="18" bit-size="1" description="Slave Select 2" />
   <register name="SDU0_GHLT.SS1"                parent="SDU0_GHLT" bit-position="17" bit-size="1" description="Slave Select 1" />
   <register name="SDU0_GHLT.SS0"                parent="SDU0_GHLT" bit-position="16" bit-size="1" description="Slave Select 0" />
   <register name="SDU0_GHLT.MS2"                parent="SDU0_GHLT" bit-position="2" bit-size="1" description="Master Select 2" />
   <register name="SDU0_GHLT.MS1"                parent="SDU0_GHLT" bit-position="1" bit-size="1" description="Master Select 1" />
   <register name="SDU0_GHLT.MS0"                parent="SDU0_GHLT" bit-position="0" bit-size="1" description="Master Select 0" />

<!-- ********************** -->
<!-- ***  Ethernet MAC  *** -->
<!-- ********************** -->


<!-- *************** -->
<!-- ***  EMAC0  *** -->
<!-- *************** -->

<register name="EMAC0_MACCFG"                    read-address="0xFFC20000" write-address="0xFFC20000" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 MAC Configuration Register" />
   <register name="EMAC0_MACCFG.CST"             parent="EMAC0_MACCFG" bit-position="25" bit-size="1" description="CRC Stripping" />
   <register name="EMAC0_MACCFG.WD"              parent="EMAC0_MACCFG" bit-position="23" bit-size="1" description="Watch Dog Disable" />
   <register name="EMAC0_MACCFG.JB"              parent="EMAC0_MACCFG" bit-position="22" bit-size="1" description="Jabber Disable" />
   <register name="EMAC0_MACCFG.JE"              parent="EMAC0_MACCFG" bit-position="20" bit-size="1" description="Jumbo Frame Enable" />
   <register name="EMAC0_MACCFG.IFG"             parent="EMAC0_MACCFG" bit-position="17" bit-size="3" description="Inter Frame Gap" />
   <register name="EMAC0_MACCFG.DCRS"            parent="EMAC0_MACCFG" bit-position="16" bit-size="1" description="Disable Carrier Sense" />
   <register name="EMAC0_MACCFG.FES"             parent="EMAC0_MACCFG" bit-position="14" bit-size="1" description="Speed of Operation" />
   <register name="EMAC0_MACCFG.DO"              parent="EMAC0_MACCFG" bit-position="13" bit-size="1" description="Disable Receive Own" />
   <register name="EMAC0_MACCFG.LM"              parent="EMAC0_MACCFG" bit-position="12" bit-size="1" description="Loopback Mode" />
   <register name="EMAC0_MACCFG.DM"              parent="EMAC0_MACCFG" bit-position="11" bit-size="1" description="Duplex Mode" />
   <register name="EMAC0_MACCFG.IPC"             parent="EMAC0_MACCFG" bit-position="10" bit-size="1" description="IP Checksum" />
   <register name="EMAC0_MACCFG.DR"              parent="EMAC0_MACCFG" bit-position="9" bit-size="1" description="Disable Retry" />
   <register name="EMAC0_MACCFG.ACS"             parent="EMAC0_MACCFG" bit-position="7" bit-size="1" description="Automatic Pad/CRC Stripping" />
   <register name="EMAC0_MACCFG.BL"              parent="EMAC0_MACCFG" bit-position="5" bit-size="2" description="Back Off Limit" />
   <register name="EMAC0_MACCFG.DC"              parent="EMAC0_MACCFG" bit-position="4" bit-size="1" description="Deferral Check" />
   <register name="EMAC0_MACCFG.TE"              parent="EMAC0_MACCFG" bit-position="3" bit-size="1" description="Transmitter Enable" />
   <register name="EMAC0_MACCFG.RE"              parent="EMAC0_MACCFG" bit-position="2" bit-size="1" description="Receiver Enable" />
<register name="EMAC0_MACFRMFILT"                read-address="0xFFC20004" write-address="0xFFC20004" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 MAC Rx Frame Filter Register" />
   <register name="EMAC0_MACFRMFILT.RA"          parent="EMAC0_MACFRMFILT" bit-position="31" bit-size="1" description="Receive All Frames" />
   <register name="EMAC0_MACFRMFILT.HPF"         parent="EMAC0_MACFRMFILT" bit-position="10" bit-size="1" description="Hash or Perfect Filter" />
   <register name="EMAC0_MACFRMFILT.PCF"         parent="EMAC0_MACFRMFILT" bit-position="6" bit-size="2" description="Pass Control Frames" />
   <register name="EMAC0_MACFRMFILT.DBF"         parent="EMAC0_MACFRMFILT" bit-position="5" bit-size="1" description="Disable Broadcast Frames" />
   <register name="EMAC0_MACFRMFILT.PM"          parent="EMAC0_MACFRMFILT" bit-position="4" bit-size="1" description="Pass All Multicast Frames" />
   <register name="EMAC0_MACFRMFILT.DAIF"        parent="EMAC0_MACFRMFILT" bit-position="3" bit-size="1" description="Destination Address Inverse Filtering" />
   <register name="EMAC0_MACFRMFILT.HMC"         parent="EMAC0_MACFRMFILT" bit-position="2" bit-size="1" description="Hash Multicast" />
   <register name="EMAC0_MACFRMFILT.HUC"         parent="EMAC0_MACFRMFILT" bit-position="1" bit-size="1" description="Hash Unicast" />
   <register name="EMAC0_MACFRMFILT.PR"          parent="EMAC0_MACFRMFILT" bit-position="0" bit-size="1" description="Promiscuous Mode" />
<register name="EMAC0_HASHTBL_HI"                read-address="0xFFC20008" write-address="0xFFC20008" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Hash Table High Register" />
<register name="EMAC0_HASHTBL_LO"                read-address="0xFFC2000C" write-address="0xFFC2000C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Hash Table Low Register" />
<register name="EMAC0_SMI_ADDR"                  read-address="0xFFC20010" write-address="0xFFC20010" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 SMI Address Register" />
   <register name="EMAC0_SMI_ADDR.PA"            parent="EMAC0_SMI_ADDR" bit-position="11" bit-size="5" description="Physical Layer Address" />
   <register name="EMAC0_SMI_ADDR.SMIR"          parent="EMAC0_SMI_ADDR" bit-position="6" bit-size="5" description="SMI Register Address" />
   <register name="EMAC0_SMI_ADDR.CR"            parent="EMAC0_SMI_ADDR" bit-position="2" bit-size="4" description="Clock Range" />
   <register name="EMAC0_SMI_ADDR.SMIW"          parent="EMAC0_SMI_ADDR" bit-position="1" bit-size="1" description="SMI Write" />
   <register name="EMAC0_SMI_ADDR.SMIB"          parent="EMAC0_SMI_ADDR" bit-position="0" bit-size="1" description="SMI Busy" />
<register name="EMAC0_SMI_DATA"                  read-address="0xFFC20014" write-address="0xFFC20014" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 SMI Data Register" />
   <register name="EMAC0_SMI_DATA.SMID"          parent="EMAC0_SMI_DATA" bit-position="0" bit-size="16" description="SMI Data" />
<register name="EMAC0_FLOWCTL"                   read-address="0xFFC20018" write-address="0xFFC20018" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 FLow Control Register" />
   <register name="EMAC0_FLOWCTL.PT"             parent="EMAC0_FLOWCTL" bit-position="16" bit-size="16" description="Pause Time" />
   <register name="EMAC0_FLOWCTL.UP"             parent="EMAC0_FLOWCTL" bit-position="3" bit-size="1" description="Unicast Pause Frame Detect" />
   <register name="EMAC0_FLOWCTL.RFE"            parent="EMAC0_FLOWCTL" bit-position="2" bit-size="1" description="Receive Flow Control Enable" />
   <register name="EMAC0_FLOWCTL.TFE"            parent="EMAC0_FLOWCTL" bit-position="1" bit-size="1" description="Transmit Flow Control Enable" />
   <register name="EMAC0_FLOWCTL.FCBBPA"         parent="EMAC0_FLOWCTL" bit-position="0" bit-size="1" description="Initiate Pause Control Frame" />
<register name="EMAC0_VLANTAG"                   read-address="0xFFC2001C" write-address="0xFFC2001C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 VLAN Tag Register" />
   <register name="EMAC0_VLANTAG.ETV"            parent="EMAC0_VLANTAG" bit-position="16" bit-size="1" description="Enable Tag VLAN Comparison" />
   <register name="EMAC0_VLANTAG.VL"             parent="EMAC0_VLANTAG" bit-position="0" bit-size="16" description="VLAN Tag Id Receive Frames" />
<register name="EMAC0_DBG"                       read-address="0xFFC20024" write-address="0xFFC20024" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Debug Register" />
   <register name="EMAC0_DBG.TXFIFOFULL"         parent="EMAC0_DBG" bit-position="25" bit-size="1" description="Tx FIFO Full" />
   <register name="EMAC0_DBG.TXFIFONE"           parent="EMAC0_DBG" bit-position="24" bit-size="1" description="Tx FIFO Not Empty" />
   <register name="EMAC0_DBG.TXFIFOACT"          parent="EMAC0_DBG" bit-position="22" bit-size="1" description="Tx FIFO Active" />
   <register name="EMAC0_DBG.TXFIFOCTLST"        parent="EMAC0_DBG" bit-position="20" bit-size="2" description="Tx FIFO Controller State" />
   <register name="EMAC0_DBG.TXPAUSE"            parent="EMAC0_DBG" bit-position="19" bit-size="1" description="Tx Paused" />
   <register name="EMAC0_DBG.TXFRCTL"            parent="EMAC0_DBG" bit-position="17" bit-size="2" description="Tx Frame Controller State" />
   <register name="EMAC0_DBG.MMTEA"              parent="EMAC0_DBG" bit-position="16" bit-size="1" description="MM Tx Engine Active" />
   <register name="EMAC0_DBG.RXFIFOST"           parent="EMAC0_DBG" bit-position="8" bit-size="2" description="Rx FIFO State" />
   <register name="EMAC0_DBG.RXFIFOCTLST"        parent="EMAC0_DBG" bit-position="5" bit-size="2" description="Rx FIFO Controller State" />
   <register name="EMAC0_DBG.RXFIFOACT"          parent="EMAC0_DBG" bit-position="4" bit-size="1" description="Rx FIFO Active" />
   <register name="EMAC0_DBG.SFIFOST"            parent="EMAC0_DBG" bit-position="1" bit-size="2" description="Small FIFO State" />
   <register name="EMAC0_DBG.MMREA"              parent="EMAC0_DBG" bit-position="0" bit-size="1" description="MM Rx Engine Active" />
<register name="EMAC0_ISTAT"                     read-address="0xFFC20038" write-address="0xFFC20038" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Interrupt Status Register" />
   <register name="EMAC0_ISTAT.TS"               parent="EMAC0_ISTAT" bit-position="9" bit-size="1" description="Time Stamp Interrupt Status" />
   <register name="EMAC0_ISTAT.MMCRC"            parent="EMAC0_ISTAT" bit-position="7" bit-size="1" description="MMC Receive Checksum Offload Interrupt Status" />
   <register name="EMAC0_ISTAT.MMCTX"            parent="EMAC0_ISTAT" bit-position="6" bit-size="1" description="MMC Transmit Interrupt Status" />
   <register name="EMAC0_ISTAT.MMCRX"            parent="EMAC0_ISTAT" bit-position="5" bit-size="1" description="MMC Receive Interrupt Status" />
   <register name="EMAC0_ISTAT.MMC"              parent="EMAC0_ISTAT" bit-position="4" bit-size="1" description="MMC Interrupt Status" />
<register name="EMAC0_IMSK"                      read-address="0xFFC2003C" write-address="0xFFC2003C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Interrupt Mask Register" />
   <register name="EMAC0_IMSK.TS"                parent="EMAC0_IMSK" bit-position="9" bit-size="1" description="Time Stamp Interrupt Mask" />
<register name="EMAC0_ADDR0_HI"                  read-address="0xFFC20040" write-address="0xFFC20040" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 MAC Address 0 High Register" />
   <register name="EMAC0_ADDR0_HI.ADDR"          parent="EMAC0_ADDR0_HI" bit-position="0" bit-size="16" description="Address" />
<register name="EMAC0_ADDR0_LO"                  read-address="0xFFC20044" write-address="0xFFC20044" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 MAC Address 0 Low Register" />
<register name="EMAC0_MMC_CTL"                   read-address="0xFFC20100" write-address="0xFFC20100" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 MMC Control Register" />
   <register name="EMAC0_MMC_CTL.FULLPSET"       parent="EMAC0_MMC_CTL" bit-position="5" bit-size="1" description="Full Preset" />
   <register name="EMAC0_MMC_CTL.CNTRPSET"       parent="EMAC0_MMC_CTL" bit-position="4" bit-size="1" description="Counter Reset/Preset" />
   <register name="EMAC0_MMC_CTL.CNTRFRZ"        parent="EMAC0_MMC_CTL" bit-position="3" bit-size="1" description="Counter Freeze" />
   <register name="EMAC0_MMC_CTL.RDRST"          parent="EMAC0_MMC_CTL" bit-position="2" bit-size="1" description="Read Reset" />
   <register name="EMAC0_MMC_CTL.NOROLL"         parent="EMAC0_MMC_CTL" bit-position="1" bit-size="1" description="No Rollover" />
   <register name="EMAC0_MMC_CTL.RST"            parent="EMAC0_MMC_CTL" bit-position="0" bit-size="1" description="Reset" />
<register name="EMAC0_MMC_RXINT"                 read-address="0xFFC20104" write-address="0xFFC20104" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 MMC Rx Interrupt Register" />
   <register name="EMAC0_MMC_RXINT.WDOGERR"      parent="EMAC0_MMC_RXINT" bit-position="23" bit-size="1" description="Rx Watch Dog Error Count Half/Full" />
   <register name="EMAC0_MMC_RXINT.VLANFRGB"     parent="EMAC0_MMC_RXINT" bit-position="22" bit-size="1" description="Rx VLAN Frames (Good/Bad) Count Half/Full" />
   <register name="EMAC0_MMC_RXINT.FIFOOVF"      parent="EMAC0_MMC_RXINT" bit-position="21" bit-size="1" description="Rx FIFO Overflow Count Half/Full" />
   <register name="EMAC0_MMC_RXINT.PAUSEFR"      parent="EMAC0_MMC_RXINT" bit-position="20" bit-size="1" description="Rx Pause Frames Count Half/Full" />
   <register name="EMAC0_MMC_RXINT.OUTRANGE"     parent="EMAC0_MMC_RXINT" bit-position="19" bit-size="1" description="Rx Out Of Range Type Count Half/Full" />
   <register name="EMAC0_MMC_RXINT.LENERR"       parent="EMAC0_MMC_RXINT" bit-position="18" bit-size="1" description="Rx Length Error Count Half/Full" />
   <register name="EMAC0_MMC_RXINT.UCASTG"       parent="EMAC0_MMC_RXINT" bit-position="17" bit-size="1" description="Rx Unicast Frames (Good) Count Half/Full" />
   <register name="EMAC0_MMC_RXINT.R1024TOMAX"   parent="EMAC0_MMC_RXINT" bit-position="16" bit-size="1" description="Rx 1024-to-max Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC0_MMC_RXINT.R512TO1023"   parent="EMAC0_MMC_RXINT" bit-position="15" bit-size="1" description="Rx 512-to-1023 Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC0_MMC_RXINT.R256TO511"    parent="EMAC0_MMC_RXINT" bit-position="14" bit-size="1" description="Rx 255-to-511 Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC0_MMC_RXINT.R128TO255"    parent="EMAC0_MMC_RXINT" bit-position="13" bit-size="1" description="Rx 128-to-255 Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC0_MMC_RXINT.R65TO127"     parent="EMAC0_MMC_RXINT" bit-position="12" bit-size="1" description="Rx 65-to-127 Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC0_MMC_RXINT.R64"          parent="EMAC0_MMC_RXINT" bit-position="11" bit-size="1" description="Rx 64 Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC0_MMC_RXINT.OSIZEG"       parent="EMAC0_MMC_RXINT" bit-position="10" bit-size="1" description="Rx Oversize (Good) Count Half/Full" />
   <register name="EMAC0_MMC_RXINT.USIZEG"       parent="EMAC0_MMC_RXINT" bit-position="9" bit-size="1" description="Rx Undersize (Good) Count Half/Full" />
   <register name="EMAC0_MMC_RXINT.JABERR"       parent="EMAC0_MMC_RXINT" bit-position="8" bit-size="1" description="Rx Jabber Error Count Half/Full" />
   <register name="EMAC0_MMC_RXINT.RUNTERR"      parent="EMAC0_MMC_RXINT" bit-position="7" bit-size="1" description="Rx Runt Error Count Half/Full" />
   <register name="EMAC0_MMC_RXINT.ALIGNERR"     parent="EMAC0_MMC_RXINT" bit-position="6" bit-size="1" description="Rx Alignment Error Count Half/Full" />
   <register name="EMAC0_MMC_RXINT.CRCERR"       parent="EMAC0_MMC_RXINT" bit-position="5" bit-size="1" description="Rx CRC Error Counter Half/Full" />
   <register name="EMAC0_MMC_RXINT.MCASTG"       parent="EMAC0_MMC_RXINT" bit-position="4" bit-size="1" description="Rx Multicast Count (Good) Half/Full" />
   <register name="EMAC0_MMC_RXINT.BCASTG"       parent="EMAC0_MMC_RXINT" bit-position="3" bit-size="1" description="Rx Broadcast Count (Good) Half/Full" />
   <register name="EMAC0_MMC_RXINT.OCTCNTG"      parent="EMAC0_MMC_RXINT" bit-position="2" bit-size="1" description="Octet Count (Good) Half/Full" />
   <register name="EMAC0_MMC_RXINT.OCTCNTGB"     parent="EMAC0_MMC_RXINT" bit-position="1" bit-size="1" description="Octet Count (Good/Bad) Half/Full" />
   <register name="EMAC0_MMC_RXINT.FRCNTGB"      parent="EMAC0_MMC_RXINT" bit-position="0" bit-size="1" description="Frame Count (Good/Bad) Half/Full" />
<register name="EMAC0_MMC_TXINT"                 read-address="0xFFC20108" write-address="0xFFC20108" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 MMC Tx Interrupt Register" />
   <register name="EMAC0_MMC_TXINT.VLANFRGB"     parent="EMAC0_MMC_TXINT" bit-position="24" bit-size="1" description="Tx VLAN Frames (Good) Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.PAUSEFRM"     parent="EMAC0_MMC_TXINT" bit-position="23" bit-size="1" description="Tx Pause Frames Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.EXCESSDEF"    parent="EMAC0_MMC_TXINT" bit-position="22" bit-size="1" description="Tx Excess Deferred Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.FRCNTG"       parent="EMAC0_MMC_TXINT" bit-position="21" bit-size="1" description="Tx Frame Count (Good) Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.OCTCNTG"      parent="EMAC0_MMC_TXINT" bit-position="20" bit-size="1" description="Tx Octet Count (Good) Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.CARRERR"      parent="EMAC0_MMC_TXINT" bit-position="19" bit-size="1" description="Tx Carrier Error Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.EXCESSCOL"    parent="EMAC0_MMC_TXINT" bit-position="18" bit-size="1" description="Tx Exess Collision Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.LATECOL"      parent="EMAC0_MMC_TXINT" bit-position="17" bit-size="1" description="Tx Late Collision Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.DEFERRED"     parent="EMAC0_MMC_TXINT" bit-position="16" bit-size="1" description="Tx Deffered Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.MULTCOLG"     parent="EMAC0_MMC_TXINT" bit-position="15" bit-size="1" description="Tx Multiple collision (Good) Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.SNGCOLG"      parent="EMAC0_MMC_TXINT" bit-position="14" bit-size="1" description="Tx Single Collision (Good) Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.UNDERR"       parent="EMAC0_MMC_TXINT" bit-position="13" bit-size="1" description="Tx Underflow Error Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.BCASTGB"      parent="EMAC0_MMC_TXINT" bit-position="12" bit-size="1" description="Tx Broadcast Frames (Good/Bad) Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.MCASTGB"      parent="EMAC0_MMC_TXINT" bit-position="11" bit-size="1" description="Tx Multicast Frames (Good/Bad) Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.UCASTGB"      parent="EMAC0_MMC_TXINT" bit-position="10" bit-size="1" description="Tx Unicast Frames (Good/Bad) Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.T1024TOMAX"   parent="EMAC0_MMC_TXINT" bit-position="9" bit-size="1" description="Tx 1024-to-max Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.T512TO1023"   parent="EMAC0_MMC_TXINT" bit-position="8" bit-size="1" description="Tx 512-to-1023 Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.T256TO511"    parent="EMAC0_MMC_TXINT" bit-position="7" bit-size="1" description="Tx 256-to-511 Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.T128TO255"    parent="EMAC0_MMC_TXINT" bit-position="6" bit-size="1" description="Tx 128-to-255 Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.T65TO127"     parent="EMAC0_MMC_TXINT" bit-position="5" bit-size="1" description="Tx 65-to-127 Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.T64"          parent="EMAC0_MMC_TXINT" bit-position="4" bit-size="1" description="Tx 64 Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.MCASTG"       parent="EMAC0_MMC_TXINT" bit-position="3" bit-size="1" description="Tx Multicast Frames (Good) Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.BCASTG"       parent="EMAC0_MMC_TXINT" bit-position="2" bit-size="1" description="Tx Broadcast Frames (Good) Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.FRCNTGB"      parent="EMAC0_MMC_TXINT" bit-position="1" bit-size="1" description="Tx Frame Count (Good/Bad) Count Half/Full" />
   <register name="EMAC0_MMC_TXINT.OCTCNTGB"     parent="EMAC0_MMC_TXINT" bit-position="0" bit-size="1" description="Tx Octet Count (Good/Bad) Count Half/Full" />
<register name="EMAC0_MMC_RXIMSK"                read-address="0xFFC2010C" write-address="0xFFC2010C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 MMC Rx Interrupt Mask Register" />
   <register name="EMAC0_MMC_RXIMSK.WATCHERR"    parent="EMAC0_MMC_RXIMSK" bit-position="23" bit-size="1" description="Rx Watch Dog Error Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.VLANFRGB"    parent="EMAC0_MMC_RXIMSK" bit-position="22" bit-size="1" description="Rx VLAN Frames (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.FIFOOV"      parent="EMAC0_MMC_RXIMSK" bit-position="21" bit-size="1" description="Rx FIFO Overflow Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.PAUSEFRM"    parent="EMAC0_MMC_RXIMSK" bit-position="20" bit-size="1" description="Rx Pause Frames Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.OUTRANGE"    parent="EMAC0_MMC_RXIMSK" bit-position="19" bit-size="1" description="Rx Out Of Range Type Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.LENERR"      parent="EMAC0_MMC_RXIMSK" bit-position="18" bit-size="1" description="Rx Length Error Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.UCASTG"      parent="EMAC0_MMC_RXIMSK" bit-position="17" bit-size="1" description="Rx Unicast Frames (Good) Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.R1024TOMAX"  parent="EMAC0_MMC_RXIMSK" bit-position="16" bit-size="1" description="Rx 1024-to-max Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.R512TO1023"  parent="EMAC0_MMC_RXIMSK" bit-position="15" bit-size="1" description="Rx 512-to-1023 Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.R256TO511"   parent="EMAC0_MMC_RXIMSK" bit-position="14" bit-size="1" description="Rx 255-to-511 Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.R128TO255"   parent="EMAC0_MMC_RXIMSK" bit-position="13" bit-size="1" description="Rx 128-to-255 Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.R65TO127"    parent="EMAC0_MMC_RXIMSK" bit-position="12" bit-size="1" description="Rx 65-to-127 Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.R64"         parent="EMAC0_MMC_RXIMSK" bit-position="11" bit-size="1" description="Rx 64 Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.OSIZEG"      parent="EMAC0_MMC_RXIMSK" bit-position="10" bit-size="1" description="Rx Oversize (Good) Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.USIZEG"      parent="EMAC0_MMC_RXIMSK" bit-position="9" bit-size="1" description="Rx Undersize (Good) Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.JABERR"      parent="EMAC0_MMC_RXIMSK" bit-position="8" bit-size="1" description="Rx Jabber Error Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.RUNTERR"     parent="EMAC0_MMC_RXIMSK" bit-position="7" bit-size="1" description="Rx Runt Error Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.ALIGNERR"    parent="EMAC0_MMC_RXIMSK" bit-position="6" bit-size="1" description="Rx Alignment Error Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.CRCERR"      parent="EMAC0_MMC_RXIMSK" bit-position="5" bit-size="1" description="Rx CRC Error Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.MCASTG"      parent="EMAC0_MMC_RXIMSK" bit-position="4" bit-size="1" description="Rx Multicast Frames (Good) Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.BCASTG"      parent="EMAC0_MMC_RXIMSK" bit-position="3" bit-size="1" description="Rx Broadcast Frames (Good) Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.OCTCNTG"     parent="EMAC0_MMC_RXIMSK" bit-position="2" bit-size="1" description="Rx Octet Count (Good) Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.OCTCNTGB"    parent="EMAC0_MMC_RXIMSK" bit-position="1" bit-size="1" description="Rx Octet Count (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC0_MMC_RXIMSK.FRCNTGB"     parent="EMAC0_MMC_RXIMSK" bit-position="0" bit-size="1" description="Rx Frame Count (Good/Bad) Count Half/Full Mask" />
<register name="EMAC0_MMC_TXIMSK"                read-address="0xFFC20110" write-address="0xFFC20110" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 MMC TX Interrupt Mask Register" />
   <register name="EMAC0_MMC_TXIMSK.VLANFRG"     parent="EMAC0_MMC_TXIMSK" bit-position="24" bit-size="1" description="Tx VLAN Frames (Good) Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.PAUSEFRM"    parent="EMAC0_MMC_TXIMSK" bit-position="23" bit-size="1" description="Tx Pause Frames Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.EXCESSDEF"   parent="EMAC0_MMC_TXIMSK" bit-position="22" bit-size="1" description="Tx Excess Deferred Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.FRCNTG"      parent="EMAC0_MMC_TXIMSK" bit-position="21" bit-size="1" description="Tx Frame Count (Good) Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.OCTCNTG"     parent="EMAC0_MMC_TXIMSK" bit-position="20" bit-size="1" description="Tx Octet Count (Good) Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.CARRERR"     parent="EMAC0_MMC_TXIMSK" bit-position="19" bit-size="1" description="Tx Carrier Error Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.EXCESSCOL"   parent="EMAC0_MMC_TXIMSK" bit-position="18" bit-size="1" description="Tx Exess collision Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.LATECOL"     parent="EMAC0_MMC_TXIMSK" bit-position="17" bit-size="1" description="Tx Late Collision Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.DEFERRED"    parent="EMAC0_MMC_TXIMSK" bit-position="16" bit-size="1" description="Tx Deferred Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.MULTCOLG"    parent="EMAC0_MMC_TXIMSK" bit-position="15" bit-size="1" description="Tx Multiple Collisions (Good) Count Mask" />
   <register name="EMAC0_MMC_TXIMSK.SNGCOLG"     parent="EMAC0_MMC_TXIMSK" bit-position="14" bit-size="1" description="Tx Single Collision (Good) Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.UNDERR"      parent="EMAC0_MMC_TXIMSK" bit-position="13" bit-size="1" description="Tx Underflow Error Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.BCASTGB"     parent="EMAC0_MMC_TXIMSK" bit-position="12" bit-size="1" description="Tx Broadcast Frames (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.MCASTGB"     parent="EMAC0_MMC_TXIMSK" bit-position="11" bit-size="1" description="Tx Multicast Frames (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.UCASTGB"     parent="EMAC0_MMC_TXIMSK" bit-position="10" bit-size="1" description="Tx Unicast Frames (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.T1024TOMAX"  parent="EMAC0_MMC_TXIMSK" bit-position="9" bit-size="1" description="Tx 1024-to-max Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.T512TO1023"  parent="EMAC0_MMC_TXIMSK" bit-position="8" bit-size="1" description="Tx 512-to-1023 Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.T256TO511"   parent="EMAC0_MMC_TXIMSK" bit-position="7" bit-size="1" description="Tx 256-to-511 Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.T128TO255"   parent="EMAC0_MMC_TXIMSK" bit-position="6" bit-size="1" description="Tx 128-to-255 Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.T65TO127"    parent="EMAC0_MMC_TXIMSK" bit-position="5" bit-size="1" description="Tx 65-to-127 Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.T64"         parent="EMAC0_MMC_TXIMSK" bit-position="4" bit-size="1" description="Tx 64 Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.MCASTG"      parent="EMAC0_MMC_TXIMSK" bit-position="3" bit-size="1" description="Tx Multicast Frames (Good) Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.BCASTG"      parent="EMAC0_MMC_TXIMSK" bit-position="2" bit-size="1" description="Tx Broadcast Frames (Good) Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.FRCNTGB"     parent="EMAC0_MMC_TXIMSK" bit-position="1" bit-size="1" description="Tx Frame Count (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC0_MMC_TXIMSK.OCTCNTGB"    parent="EMAC0_MMC_TXIMSK" bit-position="0" bit-size="1" description="Tx Octet Count (Good/Bad) Count Half/Full Mask" />
<register name="EMAC0_TXOCTCNT_GB"               read-address="0xFFC20114" write-address="0xFFC20114" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx OCT Count (Good/Bad) Register" />
<register name="EMAC0_TXFRMCNT_GB"               read-address="0xFFC20118" write-address="0xFFC20118" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx Frame Count (Good/Bad) Register" />
<register name="EMAC0_TXBCASTFRM_G"              read-address="0xFFC2011C" write-address="0xFFC2011C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx Broadcast Frames (Good) Register" />
<register name="EMAC0_TXMCASTFRM_G"              read-address="0xFFC20120" write-address="0xFFC20120" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx Multicast Frames (Good) Register" />
<register name="EMAC0_TX64_GB"                   read-address="0xFFC20124" write-address="0xFFC20124" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx 64-Byte Frames (Good/Bad) Register" />
<register name="EMAC0_TX65TO127_GB"              read-address="0xFFC20128" write-address="0xFFC20128" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx 65- to 127-Byte Frames (Good/Bad) Register" />
<register name="EMAC0_TX128TO255_GB"             read-address="0xFFC2012C" write-address="0xFFC2012C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx 128- to 255-Byte Frames (Good/Bad) Register" />
<register name="EMAC0_TX256TO511_GB"             read-address="0xFFC20130" write-address="0xFFC20130" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx 256- to 511-Byte Frames (Good/Bad) Register" />
<register name="EMAC0_TX512TO1023_GB"            read-address="0xFFC20134" write-address="0xFFC20134" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx 512- to 1023-Byte Frames (Good/Bad) Register" />
<register name="EMAC0_TX1024TOMAX_GB"            read-address="0xFFC20138" write-address="0xFFC20138" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx 1024- to Max-Byte Frames (Good/Bad) Register" />
<register name="EMAC0_TXUCASTFRM_GB"             read-address="0xFFC2013C" write-address="0xFFC2013C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx Unicast Frames (Good/Bad) Register" />
<register name="EMAC0_TXMCASTFRM_GB"             read-address="0xFFC20140" write-address="0xFFC20140" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx Multicast Frames (Good/Bad) Register" />
<register name="EMAC0_TXBCASTFRM_GB"             read-address="0xFFC20144" write-address="0xFFC20144" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx Broadcast Frames (Good/Bad) Register" />
<register name="EMAC0_TXUNDR_ERR"                read-address="0xFFC20148" write-address="0xFFC20148" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx Underflow Error Register" />
<register name="EMAC0_TXSNGCOL_G"                read-address="0xFFC2014C" write-address="0xFFC2014C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx Single Collision (Good) Register" />
<register name="EMAC0_TXMULTCOL_G"               read-address="0xFFC20150" write-address="0xFFC20150" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx Multiple Collision (Good) Register" />
<register name="EMAC0_TXDEFERRED"                read-address="0xFFC20154" write-address="0xFFC20154" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx Deferred Register" />
<register name="EMAC0_TXLATECOL"                 read-address="0xFFC20158" write-address="0xFFC20158" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx Late Collision Register" />
<register name="EMAC0_TXEXCESSCOL"               read-address="0xFFC2015C" write-address="0xFFC2015C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx Excess Collision Register" />
<register name="EMAC0_TXCARR_ERR"                read-address="0xFFC20160" write-address="0xFFC20160" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx Carrier Error Register" />
<register name="EMAC0_TXOCTCNT_G"                read-address="0xFFC20164" write-address="0xFFC20164" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx Octet Count (Good) Register" />
<register name="EMAC0_TXFRMCNT_G"                read-address="0xFFC20168" write-address="0xFFC20168" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx Frame Count (Good) Register" />
<register name="EMAC0_TXEXCESSDEF"               read-address="0xFFC2016C" write-address="0xFFC2016C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx Excess Deferral Register" />
<register name="EMAC0_TXPAUSEFRM"                read-address="0xFFC20170" write-address="0xFFC20170" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx Pause Frame Register" />
<register name="EMAC0_TXVLANFRM_G"               read-address="0xFFC20174" write-address="0xFFC20174" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Tx VLAN Frames (Good) Register" />
<register name="EMAC0_RXFRMCNT_GB"               read-address="0xFFC20180" write-address="0xFFC20180" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx Frame Count (Good/Bad) Register" />
<register name="EMAC0_RXOCTCNT_GB"               read-address="0xFFC20184" write-address="0xFFC20184" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx Octet Count (Good/Bad) Register" />
<register name="EMAC0_RXOCTCNT_G"                read-address="0xFFC20188" write-address="0xFFC20188" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx Octet Count (Good) Register" />
<register name="EMAC0_RXBCASTFRM_G"              read-address="0xFFC2018C" write-address="0xFFC2018C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx Broadcast Frames (Good) Register" />
<register name="EMAC0_RXMCASTFRM_G"              read-address="0xFFC20190" write-address="0xFFC20190" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx Multicast Frames (Good) Register" />
<register name="EMAC0_RXCRC_ERR"                 read-address="0xFFC20194" write-address="0xFFC20194" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx CRC Error Register" />
<register name="EMAC0_RXALIGN_ERR"               read-address="0xFFC20198" write-address="0xFFC20198" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx alignment Error Register" />
<register name="EMAC0_RXRUNT_ERR"                read-address="0xFFC2019C" write-address="0xFFC2019C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx Runt Error Register" />
<register name="EMAC0_RXJAB_ERR"                 read-address="0xFFC201A0" write-address="0xFFC201A0" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx Jab Error Register" />
<register name="EMAC0_RXUSIZE_G"                 read-address="0xFFC201A4" write-address="0xFFC201A4" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx Undersize (Good) Register" />
<register name="EMAC0_RXOSIZE_G"                 read-address="0xFFC201A8" write-address="0xFFC201A8" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx Oversize (Good) Register" />
<register name="EMAC0_RX64_GB"                   read-address="0xFFC201AC" write-address="0xFFC201AC" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx 64-Byte Frames (Good/Bad) Register" />
<register name="EMAC0_RX65TO127_GB"              read-address="0xFFC201B0" write-address="0xFFC201B0" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx 65- to 127-Byte Frames (Good/Bad) Register" />
<register name="EMAC0_RX128TO255_GB"             read-address="0xFFC201B4" write-address="0xFFC201B4" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx 128- to 255-Byte Frames (Good/Bad) Register" />
<register name="EMAC0_RX256TO511_GB"             read-address="0xFFC201B8" write-address="0xFFC201B8" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx 256- to 511-Byte Frames (Good/Bad) Register" />
<register name="EMAC0_RX512TO1023_GB"            read-address="0xFFC201BC" write-address="0xFFC201BC" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx 512- to 1023-Byte Frames (Good/Bad) Register" />
<register name="EMAC0_RX1024TOMAX_GB"            read-address="0xFFC201C0" write-address="0xFFC201C0" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx 1024- to Max-Byte Frames (Good/Bad) Register" />
<register name="EMAC0_RXUCASTFRM_G"              read-address="0xFFC201C4" write-address="0xFFC201C4" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx Unicast Frames (Good) Register" />
<register name="EMAC0_RXLEN_ERR"                 read-address="0xFFC201C8" write-address="0xFFC201C8" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx Length Error Register" />
<register name="EMAC0_RXOORTYPE"                 read-address="0xFFC201CC" write-address="0xFFC201CC" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx Out Of Range Type Register" />
<register name="EMAC0_RXPAUSEFRM"                read-address="0xFFC201D0" write-address="0xFFC201D0" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx Pause Frames Register" />
<register name="EMAC0_RXFIFO_OVF"                read-address="0xFFC201D4" write-address="0xFFC201D4" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx FIFO Overflow Register" />
<register name="EMAC0_RXVLANFRM_GB"              read-address="0xFFC201D8" write-address="0xFFC201D8" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx VLAN Frames (Good/Bad) Register" />
<register name="EMAC0_RXWDOG_ERR"                read-address="0xFFC201DC" write-address="0xFFC201DC" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx Watch Dog Error Register" />
<register name="EMAC0_IPC_RXIMSK"                read-address="0xFFC20200" write-address="0xFFC20200" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 MMC IPC Rx Interrupt Mask Register" />
   <register name="EMAC0_IPC_RXIMSK.ICMPERROCT"  parent="EMAC0_IPC_RXIMSK" bit-position="29" bit-size="1" description="Rx ICMP Error Octets Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.ICMPGOCT"    parent="EMAC0_IPC_RXIMSK" bit-position="28" bit-size="1" description="Rx ICMP (Good) Octets Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.TCPERROCT"   parent="EMAC0_IPC_RXIMSK" bit-position="27" bit-size="1" description="Rx TCP Error Octets Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.TCPGOCT"     parent="EMAC0_IPC_RXIMSK" bit-position="26" bit-size="1" description="Rx TCP (Good) Octets Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.UDPERROCT"   parent="EMAC0_IPC_RXIMSK" bit-position="25" bit-size="1" description="Rx UDP Error Octets Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.UDPGOCT"     parent="EMAC0_IPC_RXIMSK" bit-position="24" bit-size="1" description="Rx UDP (Good) Octets Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.V6NOPAYOCT"  parent="EMAC0_IPC_RXIMSK" bit-position="23" bit-size="1" description="Rx IPv6 No Payload Octets Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.V6HDERROCT"  parent="EMAC0_IPC_RXIMSK" bit-position="22" bit-size="1" description="Rx IPv6 Header Error Octets Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.V6GOCT"      parent="EMAC0_IPC_RXIMSK" bit-position="21" bit-size="1" description="Rx IPv6 (Good) Octets Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.V4UDSBLOCT"  parent="EMAC0_IPC_RXIMSK" bit-position="20" bit-size="1" description="Rx IPv4 UDS Disable Octets Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.V4FRAGOCT"   parent="EMAC0_IPC_RXIMSK" bit-position="19" bit-size="1" description="Rx IPv4 Fragmented Octets Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.V4NOPAYOCT"  parent="EMAC0_IPC_RXIMSK" bit-position="18" bit-size="1" description="Rx IPv4 No Payload Octets Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.V4HDERROCT"  parent="EMAC0_IPC_RXIMSK" bit-position="17" bit-size="1" description="Rx IPv4 Header Error Octets Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.V4GOCT"      parent="EMAC0_IPC_RXIMSK" bit-position="16" bit-size="1" description="Rx IPv4 (Good) Octets Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.ICMPERRFRM"  parent="EMAC0_IPC_RXIMSK" bit-position="13" bit-size="1" description="Rx ICMP Error Frames Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.ICMPGFRM"    parent="EMAC0_IPC_RXIMSK" bit-position="12" bit-size="1" description="Rx ICMP (Good) Frames Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.TCPERRFRM"   parent="EMAC0_IPC_RXIMSK" bit-position="11" bit-size="1" description="Rx TCP Error Frames Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.TCPGFRM"     parent="EMAC0_IPC_RXIMSK" bit-position="10" bit-size="1" description="Rx TCP (Good) Frames Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.UDPERRFRM"   parent="EMAC0_IPC_RXIMSK" bit-position="9" bit-size="1" description="Rx UDP Error Frames Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.UDPGFRM"     parent="EMAC0_IPC_RXIMSK" bit-position="8" bit-size="1" description="Rx UDP (Good) Frames Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.V6NOPAYFRM"  parent="EMAC0_IPC_RXIMSK" bit-position="7" bit-size="1" description="Rx IPv6 No Payload Frames Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.V6HDERRFRM"  parent="EMAC0_IPC_RXIMSK" bit-position="6" bit-size="1" description="Rx IPv6 Header Error Frames Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.V6GFRM"      parent="EMAC0_IPC_RXIMSK" bit-position="5" bit-size="1" description="Rx IPv6 (Good) Frames Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.V4UDSBLFRM"  parent="EMAC0_IPC_RXIMSK" bit-position="4" bit-size="1" description="Rx IPv4 UDS Disable Frames Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.V4FRAGFRM"   parent="EMAC0_IPC_RXIMSK" bit-position="3" bit-size="1" description="Rx IPv4 Fragmented Frames Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.V4NOPAYFRM"  parent="EMAC0_IPC_RXIMSK" bit-position="2" bit-size="1" description="Rx IPv4 No Payload Frame Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.V4HDERRFRM"  parent="EMAC0_IPC_RXIMSK" bit-position="1" bit-size="1" description="Rx IPv4 Header Error Frame Count Half/Full Mask" />
   <register name="EMAC0_IPC_RXIMSK.V4GFRM"      parent="EMAC0_IPC_RXIMSK" bit-position="0" bit-size="1" description="Rx IPv4 (Good) Frames Count Half/Full Mask" />
<register name="EMAC0_IPC_RXINT"                 read-address="0xFFC20208" write-address="0xFFC20208" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 MMC IPC Rx Interrupt Register" />
   <register name="EMAC0_IPC_RXINT.ICMPERROCT"   parent="EMAC0_IPC_RXINT" bit-position="29" bit-size="1" description="Rx ICMP Error Octets Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.ICMPGOCT"     parent="EMAC0_IPC_RXINT" bit-position="28" bit-size="1" description="Rx ICMP (Good) Octets Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.TCPERROCT"    parent="EMAC0_IPC_RXINT" bit-position="27" bit-size="1" description="Rx TCP Error Octets Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.TCPGOCT"      parent="EMAC0_IPC_RXINT" bit-position="26" bit-size="1" description="Rx TCP (Good) Octets Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.UDPERROCT"    parent="EMAC0_IPC_RXINT" bit-position="25" bit-size="1" description="Rx UDP Error Octets Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.UDPGOCT"      parent="EMAC0_IPC_RXINT" bit-position="24" bit-size="1" description="Rx UDP (Good) Octets Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.V6NOPAYOCT"   parent="EMAC0_IPC_RXINT" bit-position="23" bit-size="1" description="Rx IPv6 No Payload Octets Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.V6HDERROCT"   parent="EMAC0_IPC_RXINT" bit-position="22" bit-size="1" description="Rx IPv6 Header Error Octets Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.V6GOCT"       parent="EMAC0_IPC_RXINT" bit-position="21" bit-size="1" description="Rx IPv6 (Good) Octets Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.V4UDSBLOCT"   parent="EMAC0_IPC_RXINT" bit-position="20" bit-size="1" description="Rx IPv4 UDS Disable Octets Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.V4FRAGOCT"    parent="EMAC0_IPC_RXINT" bit-position="19" bit-size="1" description="Rx IPv4 Fragmented Octets Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.V4NOPAYOCT"   parent="EMAC0_IPC_RXINT" bit-position="18" bit-size="1" description="Rx IPv4 No Payload Octets Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.V4HDERROCT"   parent="EMAC0_IPC_RXINT" bit-position="17" bit-size="1" description="Rx IPv4 Header Error Octets Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.V4GOCT"       parent="EMAC0_IPC_RXINT" bit-position="16" bit-size="1" description="Rx IPv4 (Good) Octets Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.ICMPERRFRM"   parent="EMAC0_IPC_RXINT" bit-position="13" bit-size="1" description="Rx ICMP Error Frames Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.ICMPGFRM"     parent="EMAC0_IPC_RXINT" bit-position="12" bit-size="1" description="Rx ICMP (Good) Frames Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.TCPERRFRM"    parent="EMAC0_IPC_RXINT" bit-position="11" bit-size="1" description="Rx TCP Error Frames Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.TCPGFRM"      parent="EMAC0_IPC_RXINT" bit-position="10" bit-size="1" description="Rx TCP (Good) Frames Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.UDPERRFRM"    parent="EMAC0_IPC_RXINT" bit-position="9" bit-size="1" description="Rx IDP Error Frames Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.UDPGFRM"      parent="EMAC0_IPC_RXINT" bit-position="8" bit-size="1" description="Rx UDP (Good) Frames Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.V6NOPAYFRM"   parent="EMAC0_IPC_RXINT" bit-position="7" bit-size="1" description="Rx IPv6 No Payload Frames Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.V6HDERRFRM"   parent="EMAC0_IPC_RXINT" bit-position="6" bit-size="1" description="Rx IPv6 Header Error Frames Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.V6GFRM"       parent="EMAC0_IPC_RXINT" bit-position="5" bit-size="1" description="Rx IPv6 (Good) Frames Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.V4UDSBLFRM"   parent="EMAC0_IPC_RXINT" bit-position="4" bit-size="1" description="Rx IPv4 UDS Disable Frames Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.V4FRAGFRM"    parent="EMAC0_IPC_RXINT" bit-position="3" bit-size="1" description="Rx IPv4 Fragmented Frames Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.V4NOPAYFRM"   parent="EMAC0_IPC_RXINT" bit-position="2" bit-size="1" description="Rx IPv4 No Payload Frames Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.V4HDERRFRM"   parent="EMAC0_IPC_RXINT" bit-position="1" bit-size="1" description="Rx IPv4 Header Error Frames Count Half/Full Interrupt" />
   <register name="EMAC0_IPC_RXINT.V4GFRM"       parent="EMAC0_IPC_RXINT" bit-position="0" bit-size="1" description="Rx IPv4 (Good) Frames Count Half/Full Interrupt" />
<register name="EMAC0_RXIPV4_GD_FRM"             read-address="0xFFC20210" write-address="0xFFC20210" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx IPv4 Datagrams (Good) Register" />
<register name="EMAC0_RXIPV4_HDR_ERR_FRM"        read-address="0xFFC20214" write-address="0xFFC20214" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx IPv4 Datagrams Header Errors Register" />
<register name="EMAC0_RXIPV4_NOPAY_FRM"          read-address="0xFFC20218" write-address="0xFFC20218" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx IPv4 Datagrams No Payload Frame Register" />
<register name="EMAC0_RXIPV4_FRAG_FRM"           read-address="0xFFC2021C" write-address="0xFFC2021C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx IPv4 Datagrams Fragmented Frames Register" />
<register name="EMAC0_RXIPV4_UDSBL_FRM"          read-address="0xFFC20220" write-address="0xFFC20220" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx IPv4 UDP Disabled Frames Register" />
<register name="EMAC0_RXIPV6_GD_FRM"             read-address="0xFFC20224" write-address="0xFFC20224" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx IPv6 Datagrams Good Frames Register" />
<register name="EMAC0_RXIPV6_HDR_ERR_FRM"        read-address="0xFFC20228" write-address="0xFFC20228" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx IPv6 Datagrams Header Error Frames Register" />
<register name="EMAC0_RXIPV6_NOPAY_FRM"          read-address="0xFFC2022C" write-address="0xFFC2022C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx IPv6 Datagrams No Payload Frames Register" />
<register name="EMAC0_RXUDP_GD_FRM"              read-address="0xFFC20230" write-address="0xFFC20230" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx UDP Good Frames Register" />
<register name="EMAC0_RXUDP_ERR_FRM"             read-address="0xFFC20234" write-address="0xFFC20234" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx UDP Error Frames Register" />
<register name="EMAC0_RXTCP_GD_FRM"              read-address="0xFFC20238" write-address="0xFFC20238" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx TCP Good Frames Register" />
<register name="EMAC0_RXTCP_ERR_FRM"             read-address="0xFFC2023C" write-address="0xFFC2023C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx TCP Error Frames Register" />
<register name="EMAC0_RXICMP_GD_FRM"             read-address="0xFFC20240" write-address="0xFFC20240" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx ICMP Good Frames Register" />
<register name="EMAC0_RXICMP_ERR_FRM"            read-address="0xFFC20244" write-address="0xFFC20244" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx ICMP Error Frames Register" />
<register name="EMAC0_RXIPV4_GD_OCT"             read-address="0xFFC20250" write-address="0xFFC20250" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx IPv4 Datagrams Good Octets Register" />
<register name="EMAC0_RXIPV4_HDR_ERR_OCT"        read-address="0xFFC20254" write-address="0xFFC20254" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx IPv4 Datagrams Header Errors Register" />
<register name="EMAC0_RXIPV4_NOPAY_OCT"          read-address="0xFFC20258" write-address="0xFFC20258" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx IPv4 Datagrams No Payload Octets Register" />
<register name="EMAC0_RXIPV4_FRAG_OCT"           read-address="0xFFC2025C" write-address="0xFFC2025C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx IPv4 Datagrams Fragmented Octets Register" />
<register name="EMAC0_RXIPV4_UDSBL_OCT"          read-address="0xFFC20260" write-address="0xFFC20260" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx IPv4 UDP Disabled Octets Register" />
<register name="EMAC0_RXIPV6_GD_OCT"             read-address="0xFFC20264" write-address="0xFFC20264" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx IPv6 Good Octets Register" />
<register name="EMAC0_RXIPV6_HDR_ERR_OCT"        read-address="0xFFC20268" write-address="0xFFC20268" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx IPv6 Header Errors Register" />
<register name="EMAC0_RXIPV6_NOPAY_OCT"          read-address="0xFFC2026C" write-address="0xFFC2026C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx IPv6 No Payload Octets Register" />
<register name="EMAC0_RXUDP_GD_OCT"              read-address="0xFFC20270" write-address="0xFFC20270" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx UDP Good Octets Register" />
<register name="EMAC0_RXUDP_ERR_OCT"             read-address="0xFFC20274" write-address="0xFFC20274" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx UDP Error Octets Register" />
<register name="EMAC0_RXTCP_GD_OCT"              read-address="0xFFC20278" write-address="0xFFC20278" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx TCP Good Octets Register" />
<register name="EMAC0_RXTCP_ERR_OCT"             read-address="0xFFC2027C" write-address="0xFFC2027C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx TCP Error Octets Register" />
<register name="EMAC0_RXICMP_GD_OCT"             read-address="0xFFC20280" write-address="0xFFC20280" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx ICMP Good Octets Register" />
<register name="EMAC0_RXICMP_ERR_OCT"            read-address="0xFFC20284" write-address="0xFFC20284" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Rx ICMP Error Octets Register" />
<register name="EMAC0_TM_CTL"                    read-address="0xFFC20700" write-address="0xFFC20700" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Time Stamp Control Register" />
   <register name="EMAC0_TM_CTL.ATSFC"           parent="EMAC0_TM_CTL" bit-position="24" bit-size="1" description="Auxilary Time Stamp FIFO Clear" />
   <register name="EMAC0_TM_CTL.TSENMACADDR"     parent="EMAC0_TM_CTL" bit-position="18" bit-size="1" description="Time Stamp Enable MAC Address" />
   <register name="EMAC0_TM_CTL.SNAPTYPSEL"      parent="EMAC0_TM_CTL" bit-position="16" bit-size="2" description="Snapshot Type Select" />
   <register name="EMAC0_TM_CTL.TSMSTRENA"       parent="EMAC0_TM_CTL" bit-position="15" bit-size="1" description="Time Stamp Master (Frames) Enable" />
   <register name="EMAC0_TM_CTL.TSEVNTENA"       parent="EMAC0_TM_CTL" bit-position="14" bit-size="1" description="Time Stamp Event (PTP Frames) Enable" />
   <register name="EMAC0_TM_CTL.TSIPV4ENA"       parent="EMAC0_TM_CTL" bit-position="13" bit-size="1" description="Time Stamp IPV4 (PTP Frames) Enable" />
   <register name="EMAC0_TM_CTL.TSIPV6ENA"       parent="EMAC0_TM_CTL" bit-position="12" bit-size="1" description="Time Stamp IPV6 (PTP Frames) Enable" />
   <register name="EMAC0_TM_CTL.TSIPENA"         parent="EMAC0_TM_CTL" bit-position="11" bit-size="1" description="Time Stamp IP Enable" />
   <register name="EMAC0_TM_CTL.TSVER2ENA"       parent="EMAC0_TM_CTL" bit-position="10" bit-size="1" description="Time Stamp VER2 (Snooping) Enable" />
   <register name="EMAC0_TM_CTL.TSCTRLSSR"       parent="EMAC0_TM_CTL" bit-position="9" bit-size="1" description="Time Stamp Control Nanosecond Rollover" />
   <register name="EMAC0_TM_CTL.TSENALL"         parent="EMAC0_TM_CTL" bit-position="8" bit-size="1" description="Time Stamp Enable All (Frames)" />
   <register name="EMAC0_TM_CTL.TSADDREG"        parent="EMAC0_TM_CTL" bit-position="5" bit-size="1" description="Time Stamp Addend Register Update" />
   <register name="EMAC0_TM_CTL.TSTRIG"          parent="EMAC0_TM_CTL" bit-position="4" bit-size="1" description="Time Stamp (Target Time) Trigger Enable" />
   <register name="EMAC0_TM_CTL.TSUPDT"          parent="EMAC0_TM_CTL" bit-position="3" bit-size="1" description="Time Stamp (System Time) Update" />
   <register name="EMAC0_TM_CTL.TSINIT"          parent="EMAC0_TM_CTL" bit-position="2" bit-size="1" description="Time Stamp (System Time) Initialize" />
   <register name="EMAC0_TM_CTL.TSCFUPDT"        parent="EMAC0_TM_CTL" bit-position="1" bit-size="1" description="Time Stamp (System Time) Fine/Coarse Update" />
   <register name="EMAC0_TM_CTL.TSENA"           parent="EMAC0_TM_CTL" bit-position="0" bit-size="1" description="Time Stamp (PTP) Enable" />
<register name="EMAC0_TM_SUBSEC"                 read-address="0xFFC20704" write-address="0xFFC20704" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Time Stamp Sub Second Increment Register" />
   <register name="EMAC0_TM_SUBSEC.SSINC"        parent="EMAC0_TM_SUBSEC" bit-position="0" bit-size="8" description="Sub-Second Increment Value" />
<register name="EMAC0_TM_SEC"                    read-address="0xFFC20708" write-address="0xFFC20708" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Time Stamp Low Seconds Register" />
<register name="EMAC0_TM_NSEC"                   read-address="0xFFC2070C" write-address="0xFFC2070C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Time Stamp Nano Seconds Register" />
   <register name="EMAC0_TM_NSEC.TSSS"           parent="EMAC0_TM_NSEC" bit-position="0" bit-size="31" description="Time Stamp Nanoseconds" />
<register name="EMAC0_TM_SECUPDT"                read-address="0xFFC20710" write-address="0xFFC20710" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Time Stamp Seconds Update Register" />
<register name="EMAC0_TM_NSECUPDT"               read-address="0xFFC20714" write-address="0xFFC20714" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Time Stamp Nano Seconds Update Register" />
   <register name="EMAC0_TM_NSECUPDT.ADDSUB"     parent="EMAC0_TM_NSECUPDT" bit-position="31" bit-size="1" description="Add or Subtract the Time" />
   <register name="EMAC0_TM_NSECUPDT.TSSS"       parent="EMAC0_TM_NSECUPDT" bit-position="0" bit-size="31" description="Time Stamp Sub Second Initialize/Increment" />
<register name="EMAC0_TM_ADDEND"                 read-address="0xFFC20718" write-address="0xFFC20718" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Time Stamp Addend Register" />
<register name="EMAC0_TM_TGTM"                   read-address="0xFFC2071C" write-address="0xFFC2071C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Time Stamp Target Time Seconds Register" />
<register name="EMAC0_TM_NTGTM"                  read-address="0xFFC20720" write-address="0xFFC20720" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Time Stamp Target Time Nano Seconds Register" />
   <register name="EMAC0_TM_NTGTM.TSTRBUSY"      parent="EMAC0_TM_NTGTM" bit-position="31" bit-size="1" description="Target Time Register Busy" />
   <register name="EMAC0_TM_NTGTM.TSTR"          parent="EMAC0_TM_NTGTM" bit-position="0" bit-size="31" description="Target Time Nano Seconds" />
<register name="EMAC0_TM_HISEC"                  read-address="0xFFC20724" write-address="0xFFC20724" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Time Stamp High Second Register" />
   <register name="EMAC0_TM_HISEC.TSHWR"         parent="EMAC0_TM_HISEC" bit-position="0" bit-size="16" description="Time Stamp Higher Word Seconds Register" />
<register name="EMAC0_TM_STMPSTAT"               read-address="0xFFC20728" write-address="0xFFC20728" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Time Stamp Status Register" />
   <register name="EMAC0_TM_STMPSTAT.ATSNS"      parent="EMAC0_TM_STMPSTAT" bit-position="25" bit-size="3" description="Auxilary Time Stamp Number of Snapshots" />
   <register name="EMAC0_TM_STMPSTAT.ATSSTM"     parent="EMAC0_TM_STMPSTAT" bit-position="24" bit-size="1" description="Auxilary Time Stamp Snapshot Trigger Missed" />
   <register name="EMAC0_TM_STMPSTAT.TSTRGTERR"  parent="EMAC0_TM_STMPSTAT" bit-position="3" bit-size="1" description="Time Stamp Target Time Programming Error" />
   <register name="EMAC0_TM_STMPSTAT.ATSTS"      parent="EMAC0_TM_STMPSTAT" bit-position="2" bit-size="1" description="Auxilary Time Stamp Trigger Snapshot" />
   <register name="EMAC0_TM_STMPSTAT.TSTARGT"    parent="EMAC0_TM_STMPSTAT" bit-position="1" bit-size="1" description="Time Stamp Target Time Reached" />
   <register name="EMAC0_TM_STMPSTAT.TSSOVF"     parent="EMAC0_TM_STMPSTAT" bit-position="0" bit-size="1" description="Time Stamp Seconds Overflow" />
<register name="EMAC0_TM_PPSCTL"                 read-address="0xFFC2072C" write-address="0xFFC2072C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 PPS Control Register" />
   <register name="EMAC0_TM_PPSCTL.TRGTMODSEL"   parent="EMAC0_TM_PPSCTL" bit-position="5" bit-size="2" description="Target Time Register Mode" />
   <register name="EMAC0_TM_PPSCTL.PPSEN"        parent="EMAC0_TM_PPSCTL" bit-position="4" bit-size="1" description="Enable the flexible PPS output mode" />
   <register name="EMAC0_TM_PPSCTL.PPSCTL"       parent="EMAC0_TM_PPSCTL" bit-position="0" bit-size="4" description="PPS Frequency Control" />
<register name="EMAC0_TM_AUXSTMP_NSEC"           read-address="0xFFC20730" write-address="0xFFC20730" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Time Stamp Auxilary TS Nano Seconds Register" />
<register name="EMAC0_TM_AUXSTMP_SEC"            read-address="0xFFC20734" write-address="0xFFC20734" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Time Stamp Auxilary TM Seconds Register" />
<register name="EMAC0_TM_PPSINTVL"               read-address="0xFFC20760" write-address="0xFFC20760" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 Time Stamp PPS Interval Register" />
<register name="EMAC0_TM_PPSWIDTH"               read-address="0xFFC20764" write-address="0xFFC20764" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 PPS Width Register" />
<register name="EMAC0_DMA_BUSMODE"               read-address="0xFFC21000" write-address="0xFFC21000" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 DMA Bus Mode Register" />
   <register name="EMAC0_DMA_BUSMODE.AAL"        parent="EMAC0_DMA_BUSMODE" bit-position="25" bit-size="1" description="Address Aligned Bursts" />
   <register name="EMAC0_DMA_BUSMODE.PBL8"       parent="EMAC0_DMA_BUSMODE" bit-position="24" bit-size="1" description="PBL * 8" />
   <register name="EMAC0_DMA_BUSMODE.USP"        parent="EMAC0_DMA_BUSMODE" bit-position="23" bit-size="1" description="Use Separate PBL" />
   <register name="EMAC0_DMA_BUSMODE.RPBL"       parent="EMAC0_DMA_BUSMODE" bit-position="17" bit-size="6" description="Receive Programmable Burst Length" />
   <register name="EMAC0_DMA_BUSMODE.FB"         parent="EMAC0_DMA_BUSMODE" bit-position="16" bit-size="1" description="Fixed Burst" />
   <register name="EMAC0_DMA_BUSMODE.PBL"        parent="EMAC0_DMA_BUSMODE" bit-position="8" bit-size="6" description="Programmable Burst Length" />
   <register name="EMAC0_DMA_BUSMODE.ATDS"       parent="EMAC0_DMA_BUSMODE" bit-position="7" bit-size="1" description="Alternate Descriptor Size" />
   <register name="EMAC0_DMA_BUSMODE.DSL"        parent="EMAC0_DMA_BUSMODE" bit-position="2" bit-size="5" description="Descriptor Skip Length" />
   <register name="EMAC0_DMA_BUSMODE.SWR"        parent="EMAC0_DMA_BUSMODE" bit-position="0" bit-size="1" description="Software Reset" />
<register name="EMAC0_DMA_TXPOLL"                read-address="0xFFC21004" write-address="0xFFC21004" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 DMA Tx Poll Demand Register" />
<register name="EMAC0_DMA_RXPOLL"                read-address="0xFFC21008" write-address="0xFFC21008" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 DMA Rx Poll Demand register" />
<register name="EMAC0_DMA_RXDSC_ADDR"            read-address="0xFFC2100C" write-address="0xFFC2100C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 DMA Rx Descriptor List Address Register" />
<register name="EMAC0_DMA_TXDSC_ADDR"            read-address="0xFFC21010" write-address="0xFFC21010" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 DMA Tx Descriptor List Address Register" />
<register name="EMAC0_DMA_STAT"                  read-address="0xFFC21014" write-address="0xFFC21014" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 DMA Status Register" />
   <register name="EMAC0_DMA_STAT.TTI"           parent="EMAC0_DMA_STAT" bit-position="29" bit-size="1" description="Time Stamp Trigger Interrupt" />
   <register name="EMAC0_DMA_STAT.MCI"           parent="EMAC0_DMA_STAT" bit-position="27" bit-size="1" description="MAC MMC Interrupt" />
   <register name="EMAC0_DMA_STAT.EB"            parent="EMAC0_DMA_STAT" bit-position="23" bit-size="3" description="Error Bits" />
   <register name="EMAC0_DMA_STAT.TS"            parent="EMAC0_DMA_STAT" bit-position="20" bit-size="3" description="Transmit Process State" />
   <register name="EMAC0_DMA_STAT.RS"            parent="EMAC0_DMA_STAT" bit-position="17" bit-size="3" description="Receive Process State" />
   <register name="EMAC0_DMA_STAT.NIS"           parent="EMAC0_DMA_STAT" bit-position="16" bit-size="1" description="Normal Interrupt Summary" />
   <register name="EMAC0_DMA_STAT.AIS"           parent="EMAC0_DMA_STAT" bit-position="15" bit-size="1" description="Abnormal Interrupt Summary" />
   <register name="EMAC0_DMA_STAT.ERI"           parent="EMAC0_DMA_STAT" bit-position="14" bit-size="1" description="Early Receive Interrupt" />
   <register name="EMAC0_DMA_STAT.FBI"           parent="EMAC0_DMA_STAT" bit-position="13" bit-size="1" description="Fatal Bus Error Interrupt" />
   <register name="EMAC0_DMA_STAT.ETI"           parent="EMAC0_DMA_STAT" bit-position="10" bit-size="1" description="Early Transmit Interrupt" />
   <register name="EMAC0_DMA_STAT.RWT"           parent="EMAC0_DMA_STAT" bit-position="9" bit-size="1" description="Receive WatchDog Timeout" />
   <register name="EMAC0_DMA_STAT.RPS"           parent="EMAC0_DMA_STAT" bit-position="8" bit-size="1" description="Receive Process Stopped" />
   <register name="EMAC0_DMA_STAT.RU"            parent="EMAC0_DMA_STAT" bit-position="7" bit-size="1" description="Receive Buffer Unavailable" />
   <register name="EMAC0_DMA_STAT.RI"            parent="EMAC0_DMA_STAT" bit-position="6" bit-size="1" description="Receive Interrupt" />
   <register name="EMAC0_DMA_STAT.UNF"           parent="EMAC0_DMA_STAT" bit-position="5" bit-size="1" description="Transmit Buffer Underflow" />
   <register name="EMAC0_DMA_STAT.OVF"           parent="EMAC0_DMA_STAT" bit-position="4" bit-size="1" description="Receive Buffer Overflow" />
   <register name="EMAC0_DMA_STAT.TJT"           parent="EMAC0_DMA_STAT" bit-position="3" bit-size="1" description="Transmit Jabber Timeout" />
   <register name="EMAC0_DMA_STAT.TU"            parent="EMAC0_DMA_STAT" bit-position="2" bit-size="1" description="Transmit Buffer Unavailable" />
   <register name="EMAC0_DMA_STAT.TPS"           parent="EMAC0_DMA_STAT" bit-position="1" bit-size="1" description="Transmit Process Stopped" />
   <register name="EMAC0_DMA_STAT.TI"            parent="EMAC0_DMA_STAT" bit-position="0" bit-size="1" description="Transmit Interrupt" />
<register name="EMAC0_DMA_OPMODE"                read-address="0xFFC21018" write-address="0xFFC21018" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 DMA Operation Mode Register" />
   <register name="EMAC0_DMA_OPMODE.DT"          parent="EMAC0_DMA_OPMODE" bit-position="26" bit-size="1" description="Disable Dropping TCP/IP Errors" />
   <register name="EMAC0_DMA_OPMODE.RSF"         parent="EMAC0_DMA_OPMODE" bit-position="25" bit-size="1" description="Receive Store and Forward" />
   <register name="EMAC0_DMA_OPMODE.DFF"         parent="EMAC0_DMA_OPMODE" bit-position="24" bit-size="1" description="Disable Flushing of received Frames" />
   <register name="EMAC0_DMA_OPMODE.TSF"         parent="EMAC0_DMA_OPMODE" bit-position="21" bit-size="1" description="Transmit Store and Forward" />
   <register name="EMAC0_DMA_OPMODE.FTF"         parent="EMAC0_DMA_OPMODE" bit-position="20" bit-size="1" description="Flush Transmit FIFO" />
   <register name="EMAC0_DMA_OPMODE.TTC"         parent="EMAC0_DMA_OPMODE" bit-position="14" bit-size="3" description="Transmit Threshold Control" />
   <register name="EMAC0_DMA_OPMODE.ST"          parent="EMAC0_DMA_OPMODE" bit-position="13" bit-size="1" description="Start/Stop Transmission" />
   <register name="EMAC0_DMA_OPMODE.FEF"         parent="EMAC0_DMA_OPMODE" bit-position="7" bit-size="1" description="Forward Error Frames" />
   <register name="EMAC0_DMA_OPMODE.FUF"         parent="EMAC0_DMA_OPMODE" bit-position="6" bit-size="1" description="Forward Undersized good Frames" />
   <register name="EMAC0_DMA_OPMODE.RTC"         parent="EMAC0_DMA_OPMODE" bit-position="3" bit-size="2" description="Receive Threshold Control" />
   <register name="EMAC0_DMA_OPMODE.OSF"         parent="EMAC0_DMA_OPMODE" bit-position="2" bit-size="1" description="Operate on Second Frame" />
   <register name="EMAC0_DMA_OPMODE.SR"          parent="EMAC0_DMA_OPMODE" bit-position="1" bit-size="1" description="Start/Stop Receive" />
<register name="EMAC0_DMA_IEN"                   read-address="0xFFC2101C" write-address="0xFFC2101C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 DMA Interrupt Enable Register" />
   <register name="EMAC0_DMA_IEN.NIS"            parent="EMAC0_DMA_IEN" bit-position="16" bit-size="1" description="Normal Interrupt Summary Enable" />
   <register name="EMAC0_DMA_IEN.AIS"            parent="EMAC0_DMA_IEN" bit-position="15" bit-size="1" description="Abnormal Interrupt Summary Enable" />
   <register name="EMAC0_DMA_IEN.ERI"            parent="EMAC0_DMA_IEN" bit-position="14" bit-size="1" description="Early Receive Interrupt Enable" />
   <register name="EMAC0_DMA_IEN.FBI"            parent="EMAC0_DMA_IEN" bit-position="13" bit-size="1" description="Fatal Bus Error Enable" />
   <register name="EMAC0_DMA_IEN.ETI"            parent="EMAC0_DMA_IEN" bit-position="10" bit-size="1" description="Early Transmit Interrupt Enable" />
   <register name="EMAC0_DMA_IEN.RWT"            parent="EMAC0_DMA_IEN" bit-position="9" bit-size="1" description="Receive WatchdogTimeout Enable" />
   <register name="EMAC0_DMA_IEN.RPS"            parent="EMAC0_DMA_IEN" bit-position="8" bit-size="1" description="Receive Stopped Enable" />
   <register name="EMAC0_DMA_IEN.RU"             parent="EMAC0_DMA_IEN" bit-position="7" bit-size="1" description="Receive Buffer Unavailable Enable" />
   <register name="EMAC0_DMA_IEN.RI"             parent="EMAC0_DMA_IEN" bit-position="6" bit-size="1" description="Receive Interrupt Enable" />
   <register name="EMAC0_DMA_IEN.UNF"            parent="EMAC0_DMA_IEN" bit-position="5" bit-size="1" description="Underflow Interrupt Enable" />
   <register name="EMAC0_DMA_IEN.OVF"            parent="EMAC0_DMA_IEN" bit-position="4" bit-size="1" description="Overflow Interrupt Enable" />
   <register name="EMAC0_DMA_IEN.TJT"            parent="EMAC0_DMA_IEN" bit-position="3" bit-size="1" description="Transmit Jabber Timeout Enable" />
   <register name="EMAC0_DMA_IEN.TU"             parent="EMAC0_DMA_IEN" bit-position="2" bit-size="1" description="Transmit Buffer Unavailable Enable" />
   <register name="EMAC0_DMA_IEN.TPS"            parent="EMAC0_DMA_IEN" bit-position="1" bit-size="1" description="Transmit Stopped Enable" />
   <register name="EMAC0_DMA_IEN.TI"             parent="EMAC0_DMA_IEN" bit-position="0" bit-size="1" description="Transmit Interrupt Enable" />
<register name="EMAC0_DMA_MISS_FRM"              read-address="0xFFC21020" write-address="0xFFC21020" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 DMA Missed Frame Register" />
   <register name="EMAC0_DMA_MISS_FRM.OVFFIFO"   parent="EMAC0_DMA_MISS_FRM" bit-position="28" bit-size="1" description="Overflow bit for FIFO Overflow Counter" />
   <register name="EMAC0_DMA_MISS_FRM.MISSFROV"  parent="EMAC0_DMA_MISS_FRM" bit-position="17" bit-size="11" description="Missed Frames Buffer Overflow" />
   <register name="EMAC0_DMA_MISS_FRM.OVFMISS"   parent="EMAC0_DMA_MISS_FRM" bit-position="16" bit-size="1" description="Overflow bit for Missed Frame Counter" />
   <register name="EMAC0_DMA_MISS_FRM.MISSFRUN"  parent="EMAC0_DMA_MISS_FRM" bit-position="0" bit-size="16" description="Missed Frames Unavailable Buffer" />
<register name="EMAC0_DMA_RXIWDOG"               read-address="0xFFC21024" write-address="0xFFC21024" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 DMA Rx Interrupt Watch Dog Register" />
   <register name="EMAC0_DMA_RXIWDOG.RIWT"       parent="EMAC0_DMA_RXIWDOG" bit-position="0" bit-size="8" description="RI WatchDog Timer Count" />
<register name="EMAC0_DMA_BMMODE"                read-address="0xFFC21028" write-address="0xFFC21028" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 DMA SCB Bus Mode Register" />
   <register name="EMAC0_DMA_BMMODE.WROSRLMT"    parent="EMAC0_DMA_BMMODE" bit-position="20" bit-size="3" description="SCB Maximum Write Outstanding Request" />
   <register name="EMAC0_DMA_BMMODE.RDOSRLMT"    parent="EMAC0_DMA_BMMODE" bit-position="16" bit-size="3" description="SCB Maximum Read Outstanding Request" />
   <register name="EMAC0_DMA_BMMODE.AAL"         parent="EMAC0_DMA_BMMODE" bit-position="12" bit-size="1" description="Address Aligned Beats" />
   <register name="EMAC0_DMA_BMMODE.BLEN16"      parent="EMAC0_DMA_BMMODE" bit-position="3" bit-size="1" description="SCB Burst Length 16" />
   <register name="EMAC0_DMA_BMMODE.BLEN8"       parent="EMAC0_DMA_BMMODE" bit-position="2" bit-size="1" description="SCB Burst Length 8" />
   <register name="EMAC0_DMA_BMMODE.BLEN4"       parent="EMAC0_DMA_BMMODE" bit-position="1" bit-size="1" description="SCB Burst Length 4" />
   <register name="EMAC0_DMA_BMMODE.UNDEF"       parent="EMAC0_DMA_BMMODE" bit-position="0" bit-size="1" description="SCB Undefined Burst Length" />
<register name="EMAC0_DMA_BMSTAT"                read-address="0xFFC2102C" write-address="0xFFC2102C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 DMA SCB Status Register" />
   <register name="EMAC0_DMA_BMSTAT.BUSRD"       parent="EMAC0_DMA_BMSTAT" bit-position="1" bit-size="1" description="Bus (SCB master) Read Active" />
   <register name="EMAC0_DMA_BMSTAT.BUSWR"       parent="EMAC0_DMA_BMSTAT" bit-position="0" bit-size="1" description="Bus (SCB master) Write Active" />
<register name="EMAC0_DMA_TXDSC_CUR"             read-address="0xFFC21048" write-address="0xFFC21048" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 DMA Tx Descriptor Current Register" />
<register name="EMAC0_DMA_RXDSC_CUR"             read-address="0xFFC2104C" write-address="0xFFC2104C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 DMA Rx Descriptor Current Register" />
<register name="EMAC0_DMA_TXBUF_CUR"             read-address="0xFFC21050" write-address="0xFFC21050" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 DMA Tx Buffer Current Register" />
<register name="EMAC0_DMA_RXBUF_CUR"             read-address="0xFFC21054" write-address="0xFFC21054" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC0" description="EMAC0 DMA Rx Buffer Current Register" />

<!-- *************** -->
<!-- ***  EMAC1  *** -->
<!-- *************** -->

<register name="EMAC1_MACCFG"                    read-address="0xFFC22000" write-address="0xFFC22000" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 MAC Configuration Register" />
   <register name="EMAC1_MACCFG.CST"             parent="EMAC1_MACCFG" bit-position="25" bit-size="1" description="CRC Stripping" />
   <register name="EMAC1_MACCFG.WD"              parent="EMAC1_MACCFG" bit-position="23" bit-size="1" description="Watch Dog Disable" />
   <register name="EMAC1_MACCFG.JB"              parent="EMAC1_MACCFG" bit-position="22" bit-size="1" description="Jabber Disable" />
   <register name="EMAC1_MACCFG.JE"              parent="EMAC1_MACCFG" bit-position="20" bit-size="1" description="Jumbo Frame Enable" />
   <register name="EMAC1_MACCFG.IFG"             parent="EMAC1_MACCFG" bit-position="17" bit-size="3" description="Inter Frame Gap" />
   <register name="EMAC1_MACCFG.DCRS"            parent="EMAC1_MACCFG" bit-position="16" bit-size="1" description="Disable Carrier Sense" />
   <register name="EMAC1_MACCFG.FES"             parent="EMAC1_MACCFG" bit-position="14" bit-size="1" description="Speed of Operation" />
   <register name="EMAC1_MACCFG.DO"              parent="EMAC1_MACCFG" bit-position="13" bit-size="1" description="Disable Receive Own" />
   <register name="EMAC1_MACCFG.LM"              parent="EMAC1_MACCFG" bit-position="12" bit-size="1" description="Loopback Mode" />
   <register name="EMAC1_MACCFG.DM"              parent="EMAC1_MACCFG" bit-position="11" bit-size="1" description="Duplex Mode" />
   <register name="EMAC1_MACCFG.IPC"             parent="EMAC1_MACCFG" bit-position="10" bit-size="1" description="IP Checksum" />
   <register name="EMAC1_MACCFG.DR"              parent="EMAC1_MACCFG" bit-position="9" bit-size="1" description="Disable Retry" />
   <register name="EMAC1_MACCFG.ACS"             parent="EMAC1_MACCFG" bit-position="7" bit-size="1" description="Automatic Pad/CRC Stripping" />
   <register name="EMAC1_MACCFG.BL"              parent="EMAC1_MACCFG" bit-position="5" bit-size="2" description="Back Off Limit" />
   <register name="EMAC1_MACCFG.DC"              parent="EMAC1_MACCFG" bit-position="4" bit-size="1" description="Deferral Check" />
   <register name="EMAC1_MACCFG.TE"              parent="EMAC1_MACCFG" bit-position="3" bit-size="1" description="Transmitter Enable" />
   <register name="EMAC1_MACCFG.RE"              parent="EMAC1_MACCFG" bit-position="2" bit-size="1" description="Receiver Enable" />
<register name="EMAC1_MACFRMFILT"                read-address="0xFFC22004" write-address="0xFFC22004" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 MAC Rx Frame Filter Register" />
   <register name="EMAC1_MACFRMFILT.RA"          parent="EMAC1_MACFRMFILT" bit-position="31" bit-size="1" description="Receive All Frames" />
   <register name="EMAC1_MACFRMFILT.HPF"         parent="EMAC1_MACFRMFILT" bit-position="10" bit-size="1" description="Hash or Perfect Filter" />
   <register name="EMAC1_MACFRMFILT.PCF"         parent="EMAC1_MACFRMFILT" bit-position="6" bit-size="2" description="Pass Control Frames" />
   <register name="EMAC1_MACFRMFILT.DBF"         parent="EMAC1_MACFRMFILT" bit-position="5" bit-size="1" description="Disable Broadcast Frames" />
   <register name="EMAC1_MACFRMFILT.PM"          parent="EMAC1_MACFRMFILT" bit-position="4" bit-size="1" description="Pass All Multicast Frames" />
   <register name="EMAC1_MACFRMFILT.DAIF"        parent="EMAC1_MACFRMFILT" bit-position="3" bit-size="1" description="Destination Address Inverse Filtering" />
   <register name="EMAC1_MACFRMFILT.HMC"         parent="EMAC1_MACFRMFILT" bit-position="2" bit-size="1" description="Hash Multicast" />
   <register name="EMAC1_MACFRMFILT.HUC"         parent="EMAC1_MACFRMFILT" bit-position="1" bit-size="1" description="Hash Unicast" />
   <register name="EMAC1_MACFRMFILT.PR"          parent="EMAC1_MACFRMFILT" bit-position="0" bit-size="1" description="Promiscuous Mode" />
<register name="EMAC1_HASHTBL_HI"                read-address="0xFFC22008" write-address="0xFFC22008" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Hash Table High Register" />
<register name="EMAC1_HASHTBL_LO"                read-address="0xFFC2200C" write-address="0xFFC2200C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Hash Table Low Register" />
<register name="EMAC1_SMI_ADDR"                  read-address="0xFFC22010" write-address="0xFFC22010" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 SMI Address Register" />
   <register name="EMAC1_SMI_ADDR.PA"            parent="EMAC1_SMI_ADDR" bit-position="11" bit-size="5" description="Physical Layer Address" />
   <register name="EMAC1_SMI_ADDR.SMIR"          parent="EMAC1_SMI_ADDR" bit-position="6" bit-size="5" description="SMI Register Address" />
   <register name="EMAC1_SMI_ADDR.CR"            parent="EMAC1_SMI_ADDR" bit-position="2" bit-size="4" description="Clock Range" />
   <register name="EMAC1_SMI_ADDR.SMIW"          parent="EMAC1_SMI_ADDR" bit-position="1" bit-size="1" description="SMI Write" />
   <register name="EMAC1_SMI_ADDR.SMIB"          parent="EMAC1_SMI_ADDR" bit-position="0" bit-size="1" description="SMI Busy" />
<register name="EMAC1_SMI_DATA"                  read-address="0xFFC22014" write-address="0xFFC22014" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 SMI Data Register" />
   <register name="EMAC1_SMI_DATA.SMID"          parent="EMAC1_SMI_DATA" bit-position="0" bit-size="16" description="SMI Data" />
<register name="EMAC1_FLOWCTL"                   read-address="0xFFC22018" write-address="0xFFC22018" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 FLow Control Register" />
   <register name="EMAC1_FLOWCTL.PT"             parent="EMAC1_FLOWCTL" bit-position="16" bit-size="16" description="Pause Time" />
   <register name="EMAC1_FLOWCTL.UP"             parent="EMAC1_FLOWCTL" bit-position="3" bit-size="1" description="Unicast Pause Frame Detect" />
   <register name="EMAC1_FLOWCTL.RFE"            parent="EMAC1_FLOWCTL" bit-position="2" bit-size="1" description="Receive Flow Control Enable" />
   <register name="EMAC1_FLOWCTL.TFE"            parent="EMAC1_FLOWCTL" bit-position="1" bit-size="1" description="Transmit Flow Control Enable" />
   <register name="EMAC1_FLOWCTL.FCBBPA"         parent="EMAC1_FLOWCTL" bit-position="0" bit-size="1" description="Initiate Pause Control Frame" />
<register name="EMAC1_VLANTAG"                   read-address="0xFFC2201C" write-address="0xFFC2201C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 VLAN Tag Register" />
   <register name="EMAC1_VLANTAG.ETV"            parent="EMAC1_VLANTAG" bit-position="16" bit-size="1" description="Enable Tag VLAN Comparison" />
   <register name="EMAC1_VLANTAG.VL"             parent="EMAC1_VLANTAG" bit-position="0" bit-size="16" description="VLAN Tag Id Receive Frames" />
<register name="EMAC1_DBG"                       read-address="0xFFC22024" write-address="0xFFC22024" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Debug Register" />
   <register name="EMAC1_DBG.TXFIFOFULL"         parent="EMAC1_DBG" bit-position="25" bit-size="1" description="Tx FIFO Full" />
   <register name="EMAC1_DBG.TXFIFONE"           parent="EMAC1_DBG" bit-position="24" bit-size="1" description="Tx FIFO Not Empty" />
   <register name="EMAC1_DBG.TXFIFOACT"          parent="EMAC1_DBG" bit-position="22" bit-size="1" description="Tx FIFO Active" />
   <register name="EMAC1_DBG.TXFIFOCTLST"        parent="EMAC1_DBG" bit-position="20" bit-size="2" description="Tx FIFO Controller State" />
   <register name="EMAC1_DBG.TXPAUSE"            parent="EMAC1_DBG" bit-position="19" bit-size="1" description="Tx Paused" />
   <register name="EMAC1_DBG.TXFRCTL"            parent="EMAC1_DBG" bit-position="17" bit-size="2" description="Tx Frame Controller State" />
   <register name="EMAC1_DBG.MMTEA"              parent="EMAC1_DBG" bit-position="16" bit-size="1" description="MM Tx Engine Active" />
   <register name="EMAC1_DBG.RXFIFOST"           parent="EMAC1_DBG" bit-position="8" bit-size="2" description="Rx FIFO State" />
   <register name="EMAC1_DBG.RXFIFOCTLST"        parent="EMAC1_DBG" bit-position="5" bit-size="2" description="Rx FIFO Controller State" />
   <register name="EMAC1_DBG.RXFIFOACT"          parent="EMAC1_DBG" bit-position="4" bit-size="1" description="Rx FIFO Active" />
   <register name="EMAC1_DBG.SFIFOST"            parent="EMAC1_DBG" bit-position="1" bit-size="2" description="Small FIFO State" />
   <register name="EMAC1_DBG.MMREA"              parent="EMAC1_DBG" bit-position="0" bit-size="1" description="MM Rx Engine Active" />
<register name="EMAC1_ISTAT"                     read-address="0xFFC22038" write-address="0xFFC22038" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Interrupt Status Register" />
   <register name="EMAC1_ISTAT.TS"               parent="EMAC1_ISTAT" bit-position="9" bit-size="1" description="Time Stamp Interrupt Status" />
   <register name="EMAC1_ISTAT.MMCRC"            parent="EMAC1_ISTAT" bit-position="7" bit-size="1" description="MMC Receive Checksum Offload Interrupt Status" />
   <register name="EMAC1_ISTAT.MMCTX"            parent="EMAC1_ISTAT" bit-position="6" bit-size="1" description="MMC Transmit Interrupt Status" />
   <register name="EMAC1_ISTAT.MMCRX"            parent="EMAC1_ISTAT" bit-position="5" bit-size="1" description="MMC Receive Interrupt Status" />
   <register name="EMAC1_ISTAT.MMC"              parent="EMAC1_ISTAT" bit-position="4" bit-size="1" description="MMC Interrupt Status" />
<register name="EMAC1_IMSK"                      read-address="0xFFC2203C" write-address="0xFFC2203C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Interrupt Mask Register" />
   <register name="EMAC1_IMSK.TS"                parent="EMAC1_IMSK" bit-position="9" bit-size="1" description="Time Stamp Interrupt Mask" />
<register name="EMAC1_ADDR0_HI"                  read-address="0xFFC22040" write-address="0xFFC22040" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 MAC Address 0 High Register" />
   <register name="EMAC1_ADDR0_HI.ADDR"          parent="EMAC1_ADDR0_HI" bit-position="0" bit-size="16" description="Address" />
<register name="EMAC1_ADDR0_LO"                  read-address="0xFFC22044" write-address="0xFFC22044" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 MAC Address 0 Low Register" />
<register name="EMAC1_MMC_CTL"                   read-address="0xFFC22100" write-address="0xFFC22100" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 MMC Control Register" />
   <register name="EMAC1_MMC_CTL.FULLPSET"       parent="EMAC1_MMC_CTL" bit-position="5" bit-size="1" description="Full Preset" />
   <register name="EMAC1_MMC_CTL.CNTRPSET"       parent="EMAC1_MMC_CTL" bit-position="4" bit-size="1" description="Counter Reset/Preset" />
   <register name="EMAC1_MMC_CTL.CNTRFRZ"        parent="EMAC1_MMC_CTL" bit-position="3" bit-size="1" description="Counter Freeze" />
   <register name="EMAC1_MMC_CTL.RDRST"          parent="EMAC1_MMC_CTL" bit-position="2" bit-size="1" description="Read Reset" />
   <register name="EMAC1_MMC_CTL.NOROLL"         parent="EMAC1_MMC_CTL" bit-position="1" bit-size="1" description="No Rollover" />
   <register name="EMAC1_MMC_CTL.RST"            parent="EMAC1_MMC_CTL" bit-position="0" bit-size="1" description="Reset" />
<register name="EMAC1_MMC_RXINT"                 read-address="0xFFC22104" write-address="0xFFC22104" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 MMC Rx Interrupt Register" />
   <register name="EMAC1_MMC_RXINT.WDOGERR"      parent="EMAC1_MMC_RXINT" bit-position="23" bit-size="1" description="Rx Watch Dog Error Count Half/Full" />
   <register name="EMAC1_MMC_RXINT.VLANFRGB"     parent="EMAC1_MMC_RXINT" bit-position="22" bit-size="1" description="Rx VLAN Frames (Good/Bad) Count Half/Full" />
   <register name="EMAC1_MMC_RXINT.FIFOOVF"      parent="EMAC1_MMC_RXINT" bit-position="21" bit-size="1" description="Rx FIFO Overflow Count Half/Full" />
   <register name="EMAC1_MMC_RXINT.PAUSEFR"      parent="EMAC1_MMC_RXINT" bit-position="20" bit-size="1" description="Rx Pause Frames Count Half/Full" />
   <register name="EMAC1_MMC_RXINT.OUTRANGE"     parent="EMAC1_MMC_RXINT" bit-position="19" bit-size="1" description="Rx Out Of Range Type Count Half/Full" />
   <register name="EMAC1_MMC_RXINT.LENERR"       parent="EMAC1_MMC_RXINT" bit-position="18" bit-size="1" description="Rx Length Error Count Half/Full" />
   <register name="EMAC1_MMC_RXINT.UCASTG"       parent="EMAC1_MMC_RXINT" bit-position="17" bit-size="1" description="Rx Unicast Frames (Good) Count Half/Full" />
   <register name="EMAC1_MMC_RXINT.R1024TOMAX"   parent="EMAC1_MMC_RXINT" bit-position="16" bit-size="1" description="Rx 1024-to-max Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC1_MMC_RXINT.R512TO1023"   parent="EMAC1_MMC_RXINT" bit-position="15" bit-size="1" description="Rx 512-to-1023 Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC1_MMC_RXINT.R256TO511"    parent="EMAC1_MMC_RXINT" bit-position="14" bit-size="1" description="Rx 255-to-511 Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC1_MMC_RXINT.R128TO255"    parent="EMAC1_MMC_RXINT" bit-position="13" bit-size="1" description="Rx 128-to-255 Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC1_MMC_RXINT.R65TO127"     parent="EMAC1_MMC_RXINT" bit-position="12" bit-size="1" description="Rx 65-to-127 Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC1_MMC_RXINT.R64"          parent="EMAC1_MMC_RXINT" bit-position="11" bit-size="1" description="Rx 64 Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC1_MMC_RXINT.OSIZEG"       parent="EMAC1_MMC_RXINT" bit-position="10" bit-size="1" description="Rx Oversize (Good) Count Half/Full" />
   <register name="EMAC1_MMC_RXINT.USIZEG"       parent="EMAC1_MMC_RXINT" bit-position="9" bit-size="1" description="Rx Undersize (Good) Count Half/Full" />
   <register name="EMAC1_MMC_RXINT.JABERR"       parent="EMAC1_MMC_RXINT" bit-position="8" bit-size="1" description="Rx Jabber Error Count Half/Full" />
   <register name="EMAC1_MMC_RXINT.RUNTERR"      parent="EMAC1_MMC_RXINT" bit-position="7" bit-size="1" description="Rx Runt Error Count Half/Full" />
   <register name="EMAC1_MMC_RXINT.ALIGNERR"     parent="EMAC1_MMC_RXINT" bit-position="6" bit-size="1" description="Rx Alignment Error Count Half/Full" />
   <register name="EMAC1_MMC_RXINT.CRCERR"       parent="EMAC1_MMC_RXINT" bit-position="5" bit-size="1" description="Rx CRC Error Counter Half/Full" />
   <register name="EMAC1_MMC_RXINT.MCASTG"       parent="EMAC1_MMC_RXINT" bit-position="4" bit-size="1" description="Rx Multicast Count (Good) Half/Full" />
   <register name="EMAC1_MMC_RXINT.BCASTG"       parent="EMAC1_MMC_RXINT" bit-position="3" bit-size="1" description="Rx Broadcast Count (Good) Half/Full" />
   <register name="EMAC1_MMC_RXINT.OCTCNTG"      parent="EMAC1_MMC_RXINT" bit-position="2" bit-size="1" description="Octet Count (Good) Half/Full" />
   <register name="EMAC1_MMC_RXINT.OCTCNTGB"     parent="EMAC1_MMC_RXINT" bit-position="1" bit-size="1" description="Octet Count (Good/Bad) Half/Full" />
   <register name="EMAC1_MMC_RXINT.FRCNTGB"      parent="EMAC1_MMC_RXINT" bit-position="0" bit-size="1" description="Frame Count (Good/Bad) Half/Full" />
<register name="EMAC1_MMC_TXINT"                 read-address="0xFFC22108" write-address="0xFFC22108" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 MMC Tx Interrupt Register" />
   <register name="EMAC1_MMC_TXINT.VLANFRGB"     parent="EMAC1_MMC_TXINT" bit-position="24" bit-size="1" description="Tx VLAN Frames (Good) Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.PAUSEFRM"     parent="EMAC1_MMC_TXINT" bit-position="23" bit-size="1" description="Tx Pause Frames Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.EXCESSDEF"    parent="EMAC1_MMC_TXINT" bit-position="22" bit-size="1" description="Tx Excess Deferred Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.FRCNTG"       parent="EMAC1_MMC_TXINT" bit-position="21" bit-size="1" description="Tx Frame Count (Good) Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.OCTCNTG"      parent="EMAC1_MMC_TXINT" bit-position="20" bit-size="1" description="Tx Octet Count (Good) Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.CARRERR"      parent="EMAC1_MMC_TXINT" bit-position="19" bit-size="1" description="Tx Carrier Error Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.EXCESSCOL"    parent="EMAC1_MMC_TXINT" bit-position="18" bit-size="1" description="Tx Exess Collision Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.LATECOL"      parent="EMAC1_MMC_TXINT" bit-position="17" bit-size="1" description="Tx Late Collision Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.DEFERRED"     parent="EMAC1_MMC_TXINT" bit-position="16" bit-size="1" description="Tx Deffered Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.MULTCOLG"     parent="EMAC1_MMC_TXINT" bit-position="15" bit-size="1" description="Tx Multiple collision (Good) Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.SNGCOLG"      parent="EMAC1_MMC_TXINT" bit-position="14" bit-size="1" description="Tx Single Collision (Good) Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.UNDERR"       parent="EMAC1_MMC_TXINT" bit-position="13" bit-size="1" description="Tx Underflow Error Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.BCASTGB"      parent="EMAC1_MMC_TXINT" bit-position="12" bit-size="1" description="Tx Broadcast Frames (Good/Bad) Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.MCASTGB"      parent="EMAC1_MMC_TXINT" bit-position="11" bit-size="1" description="Tx Multicast Frames (Good/Bad) Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.UCASTGB"      parent="EMAC1_MMC_TXINT" bit-position="10" bit-size="1" description="Tx Unicast Frames (Good/Bad) Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.T1024TOMAX"   parent="EMAC1_MMC_TXINT" bit-position="9" bit-size="1" description="Tx 1024-to-max Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.T512TO1023"   parent="EMAC1_MMC_TXINT" bit-position="8" bit-size="1" description="Tx 512-to-1023 Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.T256TO511"    parent="EMAC1_MMC_TXINT" bit-position="7" bit-size="1" description="Tx 256-to-511 Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.T128TO255"    parent="EMAC1_MMC_TXINT" bit-position="6" bit-size="1" description="Tx 128-to-255 Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.T65TO127"     parent="EMAC1_MMC_TXINT" bit-position="5" bit-size="1" description="Tx 65-to-127 Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.T64"          parent="EMAC1_MMC_TXINT" bit-position="4" bit-size="1" description="Tx 64 Octets (Good/Bad) Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.MCASTG"       parent="EMAC1_MMC_TXINT" bit-position="3" bit-size="1" description="Tx Multicast Frames (Good) Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.BCASTG"       parent="EMAC1_MMC_TXINT" bit-position="2" bit-size="1" description="Tx Broadcast Frames (Good) Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.FRCNTGB"      parent="EMAC1_MMC_TXINT" bit-position="1" bit-size="1" description="Tx Frame Count (Good/Bad) Count Half/Full" />
   <register name="EMAC1_MMC_TXINT.OCTCNTGB"     parent="EMAC1_MMC_TXINT" bit-position="0" bit-size="1" description="Tx Octet Count (Good/Bad) Count Half/Full" />
<register name="EMAC1_MMC_RXIMSK"                read-address="0xFFC2210C" write-address="0xFFC2210C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 MMC Rx Interrupt Mask Register" />
   <register name="EMAC1_MMC_RXIMSK.WATCHERR"    parent="EMAC1_MMC_RXIMSK" bit-position="23" bit-size="1" description="Rx Watch Dog Error Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.VLANFRGB"    parent="EMAC1_MMC_RXIMSK" bit-position="22" bit-size="1" description="Rx VLAN Frames (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.FIFOOV"      parent="EMAC1_MMC_RXIMSK" bit-position="21" bit-size="1" description="Rx FIFO Overflow Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.PAUSEFRM"    parent="EMAC1_MMC_RXIMSK" bit-position="20" bit-size="1" description="Rx Pause Frames Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.OUTRANGE"    parent="EMAC1_MMC_RXIMSK" bit-position="19" bit-size="1" description="Rx Out Of Range Type Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.LENERR"      parent="EMAC1_MMC_RXIMSK" bit-position="18" bit-size="1" description="Rx Length Error Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.UCASTG"      parent="EMAC1_MMC_RXIMSK" bit-position="17" bit-size="1" description="Rx Unicast Frames (Good) Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.R1024TOMAX"  parent="EMAC1_MMC_RXIMSK" bit-position="16" bit-size="1" description="Rx 1024-to-max Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.R512TO1023"  parent="EMAC1_MMC_RXIMSK" bit-position="15" bit-size="1" description="Rx 512-to-1023 Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.R256TO511"   parent="EMAC1_MMC_RXIMSK" bit-position="14" bit-size="1" description="Rx 255-to-511 Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.R128TO255"   parent="EMAC1_MMC_RXIMSK" bit-position="13" bit-size="1" description="Rx 128-to-255 Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.R65TO127"    parent="EMAC1_MMC_RXIMSK" bit-position="12" bit-size="1" description="Rx 65-to-127 Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.R64"         parent="EMAC1_MMC_RXIMSK" bit-position="11" bit-size="1" description="Rx 64 Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.OSIZEG"      parent="EMAC1_MMC_RXIMSK" bit-position="10" bit-size="1" description="Rx Oversize (Good) Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.USIZEG"      parent="EMAC1_MMC_RXIMSK" bit-position="9" bit-size="1" description="Rx Undersize (Good) Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.JABERR"      parent="EMAC1_MMC_RXIMSK" bit-position="8" bit-size="1" description="Rx Jabber Error Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.RUNTERR"     parent="EMAC1_MMC_RXIMSK" bit-position="7" bit-size="1" description="Rx Runt Error Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.ALIGNERR"    parent="EMAC1_MMC_RXIMSK" bit-position="6" bit-size="1" description="Rx Alignment Error Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.CRCERR"      parent="EMAC1_MMC_RXIMSK" bit-position="5" bit-size="1" description="Rx CRC Error Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.MCASTG"      parent="EMAC1_MMC_RXIMSK" bit-position="4" bit-size="1" description="Rx Multicast Frames (Good) Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.BCASTG"      parent="EMAC1_MMC_RXIMSK" bit-position="3" bit-size="1" description="Rx Broadcast Frames (Good) Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.OCTCNTG"     parent="EMAC1_MMC_RXIMSK" bit-position="2" bit-size="1" description="Rx Octet Count (Good) Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.OCTCNTGB"    parent="EMAC1_MMC_RXIMSK" bit-position="1" bit-size="1" description="Rx Octet Count (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC1_MMC_RXIMSK.FRCNTGB"     parent="EMAC1_MMC_RXIMSK" bit-position="0" bit-size="1" description="Rx Frame Count (Good/Bad) Count Half/Full Mask" />
<register name="EMAC1_MMC_TXIMSK"                read-address="0xFFC22110" write-address="0xFFC22110" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 MMC TX Interrupt Mask Register" />
   <register name="EMAC1_MMC_TXIMSK.VLANFRG"     parent="EMAC1_MMC_TXIMSK" bit-position="24" bit-size="1" description="Tx VLAN Frames (Good) Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.PAUSEFRM"    parent="EMAC1_MMC_TXIMSK" bit-position="23" bit-size="1" description="Tx Pause Frames Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.EXCESSDEF"   parent="EMAC1_MMC_TXIMSK" bit-position="22" bit-size="1" description="Tx Excess Deferred Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.FRCNTG"      parent="EMAC1_MMC_TXIMSK" bit-position="21" bit-size="1" description="Tx Frame Count (Good) Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.OCTCNTG"     parent="EMAC1_MMC_TXIMSK" bit-position="20" bit-size="1" description="Tx Octet Count (Good) Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.CARRERR"     parent="EMAC1_MMC_TXIMSK" bit-position="19" bit-size="1" description="Tx Carrier Error Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.EXCESSCOL"   parent="EMAC1_MMC_TXIMSK" bit-position="18" bit-size="1" description="Tx Exess collision Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.LATECOL"     parent="EMAC1_MMC_TXIMSK" bit-position="17" bit-size="1" description="Tx Late Collision Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.DEFERRED"    parent="EMAC1_MMC_TXIMSK" bit-position="16" bit-size="1" description="Tx Deferred Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.MULTCOLG"    parent="EMAC1_MMC_TXIMSK" bit-position="15" bit-size="1" description="Tx Multiple Collisions (Good) Count Mask" />
   <register name="EMAC1_MMC_TXIMSK.SNGCOLG"     parent="EMAC1_MMC_TXIMSK" bit-position="14" bit-size="1" description="Tx Single Collision (Good) Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.UNDERR"      parent="EMAC1_MMC_TXIMSK" bit-position="13" bit-size="1" description="Tx Underflow Error Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.BCASTGB"     parent="EMAC1_MMC_TXIMSK" bit-position="12" bit-size="1" description="Tx Broadcast Frames (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.MCASTGB"     parent="EMAC1_MMC_TXIMSK" bit-position="11" bit-size="1" description="Tx Multicast Frames (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.UCASTGB"     parent="EMAC1_MMC_TXIMSK" bit-position="10" bit-size="1" description="Tx Unicast Frames (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.T1024TOMAX"  parent="EMAC1_MMC_TXIMSK" bit-position="9" bit-size="1" description="Tx 1024-to-max Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.T512TO1023"  parent="EMAC1_MMC_TXIMSK" bit-position="8" bit-size="1" description="Tx 512-to-1023 Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.T256TO511"   parent="EMAC1_MMC_TXIMSK" bit-position="7" bit-size="1" description="Tx 256-to-511 Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.T128TO255"   parent="EMAC1_MMC_TXIMSK" bit-position="6" bit-size="1" description="Tx 128-to-255 Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.T65TO127"    parent="EMAC1_MMC_TXIMSK" bit-position="5" bit-size="1" description="Tx 65-to-127 Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.T64"         parent="EMAC1_MMC_TXIMSK" bit-position="4" bit-size="1" description="Tx 64 Octets (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.MCASTG"      parent="EMAC1_MMC_TXIMSK" bit-position="3" bit-size="1" description="Tx Multicast Frames (Good) Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.BCASTG"      parent="EMAC1_MMC_TXIMSK" bit-position="2" bit-size="1" description="Tx Broadcast Frames (Good) Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.FRCNTGB"     parent="EMAC1_MMC_TXIMSK" bit-position="1" bit-size="1" description="Tx Frame Count (Good/Bad) Count Half/Full Mask" />
   <register name="EMAC1_MMC_TXIMSK.OCTCNTGB"    parent="EMAC1_MMC_TXIMSK" bit-position="0" bit-size="1" description="Tx Octet Count (Good/Bad) Count Half/Full Mask" />
<register name="EMAC1_TXOCTCNT_GB"               read-address="0xFFC22114" write-address="0xFFC22114" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx OCT Count (Good/Bad) Register" />
<register name="EMAC1_TXFRMCNT_GB"               read-address="0xFFC22118" write-address="0xFFC22118" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx Frame Count (Good/Bad) Register" />
<register name="EMAC1_TXBCASTFRM_G"              read-address="0xFFC2211C" write-address="0xFFC2211C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx Broadcast Frames (Good) Register" />
<register name="EMAC1_TXMCASTFRM_G"              read-address="0xFFC22120" write-address="0xFFC22120" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx Multicast Frames (Good) Register" />
<register name="EMAC1_TX64_GB"                   read-address="0xFFC22124" write-address="0xFFC22124" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx 64-Byte Frames (Good/Bad) Register" />
<register name="EMAC1_TX65TO127_GB"              read-address="0xFFC22128" write-address="0xFFC22128" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx 65- to 127-Byte Frames (Good/Bad) Register" />
<register name="EMAC1_TX128TO255_GB"             read-address="0xFFC2212C" write-address="0xFFC2212C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx 128- to 255-Byte Frames (Good/Bad) Register" />
<register name="EMAC1_TX256TO511_GB"             read-address="0xFFC22130" write-address="0xFFC22130" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx 256- to 511-Byte Frames (Good/Bad) Register" />
<register name="EMAC1_TX512TO1023_GB"            read-address="0xFFC22134" write-address="0xFFC22134" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx 512- to 1023-Byte Frames (Good/Bad) Register" />
<register name="EMAC1_TX1024TOMAX_GB"            read-address="0xFFC22138" write-address="0xFFC22138" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx 1024- to Max-Byte Frames (Good/Bad) Register" />
<register name="EMAC1_TXUCASTFRM_GB"             read-address="0xFFC2213C" write-address="0xFFC2213C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx Unicast Frames (Good/Bad) Register" />
<register name="EMAC1_TXMCASTFRM_GB"             read-address="0xFFC22140" write-address="0xFFC22140" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx Multicast Frames (Good/Bad) Register" />
<register name="EMAC1_TXBCASTFRM_GB"             read-address="0xFFC22144" write-address="0xFFC22144" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx Broadcast Frames (Good/Bad) Register" />
<register name="EMAC1_TXUNDR_ERR"                read-address="0xFFC22148" write-address="0xFFC22148" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx Underflow Error Register" />
<register name="EMAC1_TXSNGCOL_G"                read-address="0xFFC2214C" write-address="0xFFC2214C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx Single Collision (Good) Register" />
<register name="EMAC1_TXMULTCOL_G"               read-address="0xFFC22150" write-address="0xFFC22150" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx Multiple Collision (Good) Register" />
<register name="EMAC1_TXDEFERRED"                read-address="0xFFC22154" write-address="0xFFC22154" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx Deferred Register" />
<register name="EMAC1_TXLATECOL"                 read-address="0xFFC22158" write-address="0xFFC22158" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx Late Collision Register" />
<register name="EMAC1_TXEXCESSCOL"               read-address="0xFFC2215C" write-address="0xFFC2215C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx Excess Collision Register" />
<register name="EMAC1_TXCARR_ERR"                read-address="0xFFC22160" write-address="0xFFC22160" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx Carrier Error Register" />
<register name="EMAC1_TXOCTCNT_G"                read-address="0xFFC22164" write-address="0xFFC22164" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx Octet Count (Good) Register" />
<register name="EMAC1_TXFRMCNT_G"                read-address="0xFFC22168" write-address="0xFFC22168" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx Frame Count (Good) Register" />
<register name="EMAC1_TXEXCESSDEF"               read-address="0xFFC2216C" write-address="0xFFC2216C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx Excess Deferral Register" />
<register name="EMAC1_TXPAUSEFRM"                read-address="0xFFC22170" write-address="0xFFC22170" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx Pause Frame Register" />
<register name="EMAC1_TXVLANFRM_G"               read-address="0xFFC22174" write-address="0xFFC22174" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Tx VLAN Frames (Good) Register" />
<register name="EMAC1_RXFRMCNT_GB"               read-address="0xFFC22180" write-address="0xFFC22180" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx Frame Count (Good/Bad) Register" />
<register name="EMAC1_RXOCTCNT_GB"               read-address="0xFFC22184" write-address="0xFFC22184" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx Octet Count (Good/Bad) Register" />
<register name="EMAC1_RXOCTCNT_G"                read-address="0xFFC22188" write-address="0xFFC22188" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx Octet Count (Good) Register" />
<register name="EMAC1_RXBCASTFRM_G"              read-address="0xFFC2218C" write-address="0xFFC2218C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx Broadcast Frames (Good) Register" />
<register name="EMAC1_RXMCASTFRM_G"              read-address="0xFFC22190" write-address="0xFFC22190" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx Multicast Frames (Good) Register" />
<register name="EMAC1_RXCRC_ERR"                 read-address="0xFFC22194" write-address="0xFFC22194" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx CRC Error Register" />
<register name="EMAC1_RXALIGN_ERR"               read-address="0xFFC22198" write-address="0xFFC22198" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx alignment Error Register" />
<register name="EMAC1_RXRUNT_ERR"                read-address="0xFFC2219C" write-address="0xFFC2219C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx Runt Error Register" />
<register name="EMAC1_RXJAB_ERR"                 read-address="0xFFC221A0" write-address="0xFFC221A0" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx Jab Error Register" />
<register name="EMAC1_RXUSIZE_G"                 read-address="0xFFC221A4" write-address="0xFFC221A4" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx Undersize (Good) Register" />
<register name="EMAC1_RXOSIZE_G"                 read-address="0xFFC221A8" write-address="0xFFC221A8" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx Oversize (Good) Register" />
<register name="EMAC1_RX64_GB"                   read-address="0xFFC221AC" write-address="0xFFC221AC" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx 64-Byte Frames (Good/Bad) Register" />
<register name="EMAC1_RX65TO127_GB"              read-address="0xFFC221B0" write-address="0xFFC221B0" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx 65- to 127-Byte Frames (Good/Bad) Register" />
<register name="EMAC1_RX128TO255_GB"             read-address="0xFFC221B4" write-address="0xFFC221B4" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx 128- to 255-Byte Frames (Good/Bad) Register" />
<register name="EMAC1_RX256TO511_GB"             read-address="0xFFC221B8" write-address="0xFFC221B8" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx 256- to 511-Byte Frames (Good/Bad) Register" />
<register name="EMAC1_RX512TO1023_GB"            read-address="0xFFC221BC" write-address="0xFFC221BC" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx 512- to 1023-Byte Frames (Good/Bad) Register" />
<register name="EMAC1_RX1024TOMAX_GB"            read-address="0xFFC221C0" write-address="0xFFC221C0" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx 1024- to Max-Byte Frames (Good/Bad) Register" />
<register name="EMAC1_RXUCASTFRM_G"              read-address="0xFFC221C4" write-address="0xFFC221C4" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx Unicast Frames (Good) Register" />
<register name="EMAC1_RXLEN_ERR"                 read-address="0xFFC221C8" write-address="0xFFC221C8" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx Length Error Register" />
<register name="EMAC1_RXOORTYPE"                 read-address="0xFFC221CC" write-address="0xFFC221CC" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx Out Of Range Type Register" />
<register name="EMAC1_RXPAUSEFRM"                read-address="0xFFC221D0" write-address="0xFFC221D0" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx Pause Frames Register" />
<register name="EMAC1_RXFIFO_OVF"                read-address="0xFFC221D4" write-address="0xFFC221D4" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx FIFO Overflow Register" />
<register name="EMAC1_RXVLANFRM_GB"              read-address="0xFFC221D8" write-address="0xFFC221D8" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx VLAN Frames (Good/Bad) Register" />
<register name="EMAC1_RXWDOG_ERR"                read-address="0xFFC221DC" write-address="0xFFC221DC" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx Watch Dog Error Register" />
<register name="EMAC1_IPC_RXIMSK"                read-address="0xFFC22200" write-address="0xFFC22200" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 MMC IPC Rx Interrupt Mask Register" />
   <register name="EMAC1_IPC_RXIMSK.ICMPERROCT"  parent="EMAC1_IPC_RXIMSK" bit-position="29" bit-size="1" description="Rx ICMP Error Octets Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.ICMPGOCT"    parent="EMAC1_IPC_RXIMSK" bit-position="28" bit-size="1" description="Rx ICMP (Good) Octets Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.TCPERROCT"   parent="EMAC1_IPC_RXIMSK" bit-position="27" bit-size="1" description="Rx TCP Error Octets Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.TCPGOCT"     parent="EMAC1_IPC_RXIMSK" bit-position="26" bit-size="1" description="Rx TCP (Good) Octets Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.UDPERROCT"   parent="EMAC1_IPC_RXIMSK" bit-position="25" bit-size="1" description="Rx UDP Error Octets Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.UDPGOCT"     parent="EMAC1_IPC_RXIMSK" bit-position="24" bit-size="1" description="Rx UDP (Good) Octets Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.V6NOPAYOCT"  parent="EMAC1_IPC_RXIMSK" bit-position="23" bit-size="1" description="Rx IPv6 No Payload Octets Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.V6HDERROCT"  parent="EMAC1_IPC_RXIMSK" bit-position="22" bit-size="1" description="Rx IPv6 Header Error Octets Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.V6GOCT"      parent="EMAC1_IPC_RXIMSK" bit-position="21" bit-size="1" description="Rx IPv6 (Good) Octets Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.V4UDSBLOCT"  parent="EMAC1_IPC_RXIMSK" bit-position="20" bit-size="1" description="Rx IPv4 UDS Disable Octets Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.V4FRAGOCT"   parent="EMAC1_IPC_RXIMSK" bit-position="19" bit-size="1" description="Rx IPv4 Fragmented Octets Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.V4NOPAYOCT"  parent="EMAC1_IPC_RXIMSK" bit-position="18" bit-size="1" description="Rx IPv4 No Payload Octets Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.V4HDERROCT"  parent="EMAC1_IPC_RXIMSK" bit-position="17" bit-size="1" description="Rx IPv4 Header Error Octets Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.V4GOCT"      parent="EMAC1_IPC_RXIMSK" bit-position="16" bit-size="1" description="Rx IPv4 (Good) Octets Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.ICMPERRFRM"  parent="EMAC1_IPC_RXIMSK" bit-position="13" bit-size="1" description="Rx ICMP Error Frames Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.ICMPGFRM"    parent="EMAC1_IPC_RXIMSK" bit-position="12" bit-size="1" description="Rx ICMP (Good) Frames Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.TCPERRFRM"   parent="EMAC1_IPC_RXIMSK" bit-position="11" bit-size="1" description="Rx TCP Error Frames Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.TCPGFRM"     parent="EMAC1_IPC_RXIMSK" bit-position="10" bit-size="1" description="Rx TCP (Good) Frames Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.UDPERRFRM"   parent="EMAC1_IPC_RXIMSK" bit-position="9" bit-size="1" description="Rx UDP Error Frames Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.UDPGFRM"     parent="EMAC1_IPC_RXIMSK" bit-position="8" bit-size="1" description="Rx UDP (Good) Frames Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.V6NOPAYFRM"  parent="EMAC1_IPC_RXIMSK" bit-position="7" bit-size="1" description="Rx IPv6 No Payload Frames Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.V6HDERRFRM"  parent="EMAC1_IPC_RXIMSK" bit-position="6" bit-size="1" description="Rx IPv6 Header Error Frames Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.V6GFRM"      parent="EMAC1_IPC_RXIMSK" bit-position="5" bit-size="1" description="Rx IPv6 (Good) Frames Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.V4UDSBLFRM"  parent="EMAC1_IPC_RXIMSK" bit-position="4" bit-size="1" description="Rx IPv4 UDS Disable Frames Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.V4FRAGFRM"   parent="EMAC1_IPC_RXIMSK" bit-position="3" bit-size="1" description="Rx IPv4 Fragmented Frames Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.V4NOPAYFRM"  parent="EMAC1_IPC_RXIMSK" bit-position="2" bit-size="1" description="Rx IPv4 No Payload Frame Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.V4HDERRFRM"  parent="EMAC1_IPC_RXIMSK" bit-position="1" bit-size="1" description="Rx IPv4 Header Error Frame Count Half/Full Mask" />
   <register name="EMAC1_IPC_RXIMSK.V4GFRM"      parent="EMAC1_IPC_RXIMSK" bit-position="0" bit-size="1" description="Rx IPv4 (Good) Frames Count Half/Full Mask" />
<register name="EMAC1_IPC_RXINT"                 read-address="0xFFC22208" write-address="0xFFC22208" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 MMC IPC Rx Interrupt Register" />
   <register name="EMAC1_IPC_RXINT.ICMPERROCT"   parent="EMAC1_IPC_RXINT" bit-position="29" bit-size="1" description="Rx ICMP Error Octets Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.ICMPGOCT"     parent="EMAC1_IPC_RXINT" bit-position="28" bit-size="1" description="Rx ICMP (Good) Octets Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.TCPERROCT"    parent="EMAC1_IPC_RXINT" bit-position="27" bit-size="1" description="Rx TCP Error Octets Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.TCPGOCT"      parent="EMAC1_IPC_RXINT" bit-position="26" bit-size="1" description="Rx TCP (Good) Octets Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.UDPERROCT"    parent="EMAC1_IPC_RXINT" bit-position="25" bit-size="1" description="Rx UDP Error Octets Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.UDPGOCT"      parent="EMAC1_IPC_RXINT" bit-position="24" bit-size="1" description="Rx UDP (Good) Octets Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.V6NOPAYOCT"   parent="EMAC1_IPC_RXINT" bit-position="23" bit-size="1" description="Rx IPv6 No Payload Octets Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.V6HDERROCT"   parent="EMAC1_IPC_RXINT" bit-position="22" bit-size="1" description="Rx IPv6 Header Error Octets Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.V6GOCT"       parent="EMAC1_IPC_RXINT" bit-position="21" bit-size="1" description="Rx IPv6 (Good) Octets Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.V4UDSBLOCT"   parent="EMAC1_IPC_RXINT" bit-position="20" bit-size="1" description="Rx IPv4 UDS Disable Octets Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.V4FRAGOCT"    parent="EMAC1_IPC_RXINT" bit-position="19" bit-size="1" description="Rx IPv4 Fragmented Octets Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.V4NOPAYOCT"   parent="EMAC1_IPC_RXINT" bit-position="18" bit-size="1" description="Rx IPv4 No Payload Octets Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.V4HDERROCT"   parent="EMAC1_IPC_RXINT" bit-position="17" bit-size="1" description="Rx IPv4 Header Error Octets Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.V4GOCT"       parent="EMAC1_IPC_RXINT" bit-position="16" bit-size="1" description="Rx IPv4 (Good) Octets Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.ICMPERRFRM"   parent="EMAC1_IPC_RXINT" bit-position="13" bit-size="1" description="Rx ICMP Error Frames Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.ICMPGFRM"     parent="EMAC1_IPC_RXINT" bit-position="12" bit-size="1" description="Rx ICMP (Good) Frames Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.TCPERRFRM"    parent="EMAC1_IPC_RXINT" bit-position="11" bit-size="1" description="Rx TCP Error Frames Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.TCPGFRM"      parent="EMAC1_IPC_RXINT" bit-position="10" bit-size="1" description="Rx TCP (Good) Frames Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.UDPERRFRM"    parent="EMAC1_IPC_RXINT" bit-position="9" bit-size="1" description="Rx IDP Error Frames Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.UDPGFRM"      parent="EMAC1_IPC_RXINT" bit-position="8" bit-size="1" description="Rx UDP (Good) Frames Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.V6NOPAYFRM"   parent="EMAC1_IPC_RXINT" bit-position="7" bit-size="1" description="Rx IPv6 No Payload Frames Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.V6HDERRFRM"   parent="EMAC1_IPC_RXINT" bit-position="6" bit-size="1" description="Rx IPv6 Header Error Frames Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.V6GFRM"       parent="EMAC1_IPC_RXINT" bit-position="5" bit-size="1" description="Rx IPv6 (Good) Frames Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.V4UDSBLFRM"   parent="EMAC1_IPC_RXINT" bit-position="4" bit-size="1" description="Rx IPv4 UDS Disable Frames Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.V4FRAGFRM"    parent="EMAC1_IPC_RXINT" bit-position="3" bit-size="1" description="Rx IPv4 Fragmented Frames Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.V4NOPAYFRM"   parent="EMAC1_IPC_RXINT" bit-position="2" bit-size="1" description="Rx IPv4 No Payload Frames Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.V4HDERRFRM"   parent="EMAC1_IPC_RXINT" bit-position="1" bit-size="1" description="Rx IPv4 Header Error Frames Count Half/Full Interrupt" />
   <register name="EMAC1_IPC_RXINT.V4GFRM"       parent="EMAC1_IPC_RXINT" bit-position="0" bit-size="1" description="Rx IPv4 (Good) Frames Count Half/Full Interrupt" />
<register name="EMAC1_RXIPV4_GD_FRM"             read-address="0xFFC22210" write-address="0xFFC22210" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx IPv4 Datagrams (Good) Register" />
<register name="EMAC1_RXIPV4_HDR_ERR_FRM"        read-address="0xFFC22214" write-address="0xFFC22214" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx IPv4 Datagrams Header Errors Register" />
<register name="EMAC1_RXIPV4_NOPAY_FRM"          read-address="0xFFC22218" write-address="0xFFC22218" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx IPv4 Datagrams No Payload Frame Register" />
<register name="EMAC1_RXIPV4_FRAG_FRM"           read-address="0xFFC2221C" write-address="0xFFC2221C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx IPv4 Datagrams Fragmented Frames Register" />
<register name="EMAC1_RXIPV4_UDSBL_FRM"          read-address="0xFFC22220" write-address="0xFFC22220" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx IPv4 UDP Disabled Frames Register" />
<register name="EMAC1_RXIPV6_GD_FRM"             read-address="0xFFC22224" write-address="0xFFC22224" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx IPv6 Datagrams Good Frames Register" />
<register name="EMAC1_RXIPV6_HDR_ERR_FRM"        read-address="0xFFC22228" write-address="0xFFC22228" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx IPv6 Datagrams Header Error Frames Register" />
<register name="EMAC1_RXIPV6_NOPAY_FRM"          read-address="0xFFC2222C" write-address="0xFFC2222C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx IPv6 Datagrams No Payload Frames Register" />
<register name="EMAC1_RXUDP_GD_FRM"              read-address="0xFFC22230" write-address="0xFFC22230" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx UDP Good Frames Register" />
<register name="EMAC1_RXUDP_ERR_FRM"             read-address="0xFFC22234" write-address="0xFFC22234" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx UDP Error Frames Register" />
<register name="EMAC1_RXTCP_GD_FRM"              read-address="0xFFC22238" write-address="0xFFC22238" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx TCP Good Frames Register" />
<register name="EMAC1_RXTCP_ERR_FRM"             read-address="0xFFC2223C" write-address="0xFFC2223C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx TCP Error Frames Register" />
<register name="EMAC1_RXICMP_GD_FRM"             read-address="0xFFC22240" write-address="0xFFC22240" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx ICMP Good Frames Register" />
<register name="EMAC1_RXICMP_ERR_FRM"            read-address="0xFFC22244" write-address="0xFFC22244" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx ICMP Error Frames Register" />
<register name="EMAC1_RXIPV4_GD_OCT"             read-address="0xFFC22250" write-address="0xFFC22250" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx IPv4 Datagrams Good Octets Register" />
<register name="EMAC1_RXIPV4_HDR_ERR_OCT"        read-address="0xFFC22254" write-address="0xFFC22254" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx IPv4 Datagrams Header Errors Register" />
<register name="EMAC1_RXIPV4_NOPAY_OCT"          read-address="0xFFC22258" write-address="0xFFC22258" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx IPv4 Datagrams No Payload Octets Register" />
<register name="EMAC1_RXIPV4_FRAG_OCT"           read-address="0xFFC2225C" write-address="0xFFC2225C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx IPv4 Datagrams Fragmented Octets Register" />
<register name="EMAC1_RXIPV4_UDSBL_OCT"          read-address="0xFFC22260" write-address="0xFFC22260" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx IPv4 UDP Disabled Octets Register" />
<register name="EMAC1_RXIPV6_GD_OCT"             read-address="0xFFC22264" write-address="0xFFC22264" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx IPv6 Good Octets Register" />
<register name="EMAC1_RXIPV6_HDR_ERR_OCT"        read-address="0xFFC22268" write-address="0xFFC22268" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx IPv6 Header Errors Register" />
<register name="EMAC1_RXIPV6_NOPAY_OCT"          read-address="0xFFC2226C" write-address="0xFFC2226C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx IPv6 No Payload Octets Register" />
<register name="EMAC1_RXUDP_GD_OCT"              read-address="0xFFC22270" write-address="0xFFC22270" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx UDP Good Octets Register" />
<register name="EMAC1_RXUDP_ERR_OCT"             read-address="0xFFC22274" write-address="0xFFC22274" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx UDP Error Octets Register" />
<register name="EMAC1_RXTCP_GD_OCT"              read-address="0xFFC22278" write-address="0xFFC22278" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx TCP Good Octets Register" />
<register name="EMAC1_RXTCP_ERR_OCT"             read-address="0xFFC2227C" write-address="0xFFC2227C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx TCP Error Octets Register" />
<register name="EMAC1_RXICMP_GD_OCT"             read-address="0xFFC22280" write-address="0xFFC22280" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx ICMP Good Octets Register" />
<register name="EMAC1_RXICMP_ERR_OCT"            read-address="0xFFC22284" write-address="0xFFC22284" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Rx ICMP Error Octets Register" />
<register name="EMAC1_TM_CTL"                    read-address="0xFFC22700" write-address="0xFFC22700" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Time Stamp Control Register" />
   <register name="EMAC1_TM_CTL.ATSFC"           parent="EMAC1_TM_CTL" bit-position="24" bit-size="1" description="Auxilary Time Stamp FIFO Clear" />
   <register name="EMAC1_TM_CTL.TSENMACADDR"     parent="EMAC1_TM_CTL" bit-position="18" bit-size="1" description="Time Stamp Enable MAC Address" />
   <register name="EMAC1_TM_CTL.SNAPTYPSEL"      parent="EMAC1_TM_CTL" bit-position="16" bit-size="2" description="Snapshot Type Select" />
   <register name="EMAC1_TM_CTL.TSMSTRENA"       parent="EMAC1_TM_CTL" bit-position="15" bit-size="1" description="Time Stamp Master (Frames) Enable" />
   <register name="EMAC1_TM_CTL.TSEVNTENA"       parent="EMAC1_TM_CTL" bit-position="14" bit-size="1" description="Time Stamp Event (PTP Frames) Enable" />
   <register name="EMAC1_TM_CTL.TSIPV4ENA"       parent="EMAC1_TM_CTL" bit-position="13" bit-size="1" description="Time Stamp IPV4 (PTP Frames) Enable" />
   <register name="EMAC1_TM_CTL.TSIPV6ENA"       parent="EMAC1_TM_CTL" bit-position="12" bit-size="1" description="Time Stamp IPV6 (PTP Frames) Enable" />
   <register name="EMAC1_TM_CTL.TSIPENA"         parent="EMAC1_TM_CTL" bit-position="11" bit-size="1" description="Time Stamp IP Enable" />
   <register name="EMAC1_TM_CTL.TSVER2ENA"       parent="EMAC1_TM_CTL" bit-position="10" bit-size="1" description="Time Stamp VER2 (Snooping) Enable" />
   <register name="EMAC1_TM_CTL.TSCTRLSSR"       parent="EMAC1_TM_CTL" bit-position="9" bit-size="1" description="Time Stamp Control Nanosecond Rollover" />
   <register name="EMAC1_TM_CTL.TSENALL"         parent="EMAC1_TM_CTL" bit-position="8" bit-size="1" description="Time Stamp Enable All (Frames)" />
   <register name="EMAC1_TM_CTL.TSADDREG"        parent="EMAC1_TM_CTL" bit-position="5" bit-size="1" description="Time Stamp Addend Register Update" />
   <register name="EMAC1_TM_CTL.TSTRIG"          parent="EMAC1_TM_CTL" bit-position="4" bit-size="1" description="Time Stamp (Target Time) Trigger Enable" />
   <register name="EMAC1_TM_CTL.TSUPDT"          parent="EMAC1_TM_CTL" bit-position="3" bit-size="1" description="Time Stamp (System Time) Update" />
   <register name="EMAC1_TM_CTL.TSINIT"          parent="EMAC1_TM_CTL" bit-position="2" bit-size="1" description="Time Stamp (System Time) Initialize" />
   <register name="EMAC1_TM_CTL.TSCFUPDT"        parent="EMAC1_TM_CTL" bit-position="1" bit-size="1" description="Time Stamp (System Time) Fine/Coarse Update" />
   <register name="EMAC1_TM_CTL.TSENA"           parent="EMAC1_TM_CTL" bit-position="0" bit-size="1" description="Time Stamp (PTP) Enable" />
<register name="EMAC1_TM_SUBSEC"                 read-address="0xFFC22704" write-address="0xFFC22704" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Time Stamp Sub Second Increment Register" />
   <register name="EMAC1_TM_SUBSEC.SSINC"        parent="EMAC1_TM_SUBSEC" bit-position="0" bit-size="8" description="Sub-Second Increment Value" />
<register name="EMAC1_TM_SEC"                    read-address="0xFFC22708" write-address="0xFFC22708" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Time Stamp Low Seconds Register" />
<register name="EMAC1_TM_NSEC"                   read-address="0xFFC2270C" write-address="0xFFC2270C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Time Stamp Nano Seconds Register" />
   <register name="EMAC1_TM_NSEC.TSSS"           parent="EMAC1_TM_NSEC" bit-position="0" bit-size="31" description="Time Stamp Nanoseconds" />
<register name="EMAC1_TM_SECUPDT"                read-address="0xFFC22710" write-address="0xFFC22710" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Time Stamp Seconds Update Register" />
<register name="EMAC1_TM_NSECUPDT"               read-address="0xFFC22714" write-address="0xFFC22714" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Time Stamp Nano Seconds Update Register" />
   <register name="EMAC1_TM_NSECUPDT.ADDSUB"     parent="EMAC1_TM_NSECUPDT" bit-position="31" bit-size="1" description="Add or Subtract the Time" />
   <register name="EMAC1_TM_NSECUPDT.TSSS"       parent="EMAC1_TM_NSECUPDT" bit-position="0" bit-size="31" description="Time Stamp Sub Second Initialize/Increment" />
<register name="EMAC1_TM_ADDEND"                 read-address="0xFFC22718" write-address="0xFFC22718" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Time Stamp Addend Register" />
<register name="EMAC1_TM_TGTM"                   read-address="0xFFC2271C" write-address="0xFFC2271C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Time Stamp Target Time Seconds Register" />
<register name="EMAC1_TM_NTGTM"                  read-address="0xFFC22720" write-address="0xFFC22720" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Time Stamp Target Time Nano Seconds Register" />
   <register name="EMAC1_TM_NTGTM.TSTRBUSY"      parent="EMAC1_TM_NTGTM" bit-position="31" bit-size="1" description="Target Time Register Busy" />
   <register name="EMAC1_TM_NTGTM.TSTR"          parent="EMAC1_TM_NTGTM" bit-position="0" bit-size="31" description="Target Time Nano Seconds" />
<register name="EMAC1_TM_HISEC"                  read-address="0xFFC22724" write-address="0xFFC22724" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Time Stamp High Second Register" />
   <register name="EMAC1_TM_HISEC.TSHWR"         parent="EMAC1_TM_HISEC" bit-position="0" bit-size="16" description="Time Stamp Higher Word Seconds Register" />
<register name="EMAC1_TM_STMPSTAT"               read-address="0xFFC22728" write-address="0xFFC22728" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Time Stamp Status Register" />
   <register name="EMAC1_TM_STMPSTAT.ATSNS"      parent="EMAC1_TM_STMPSTAT" bit-position="25" bit-size="3" description="Auxilary Time Stamp Number of Snapshots" />
   <register name="EMAC1_TM_STMPSTAT.ATSSTM"     parent="EMAC1_TM_STMPSTAT" bit-position="24" bit-size="1" description="Auxilary Time Stamp Snapshot Trigger Missed" />
   <register name="EMAC1_TM_STMPSTAT.TSTRGTERR"  parent="EMAC1_TM_STMPSTAT" bit-position="3" bit-size="1" description="Time Stamp Target Time Programming Error" />
   <register name="EMAC1_TM_STMPSTAT.ATSTS"      parent="EMAC1_TM_STMPSTAT" bit-position="2" bit-size="1" description="Auxilary Time Stamp Trigger Snapshot" />
   <register name="EMAC1_TM_STMPSTAT.TSTARGT"    parent="EMAC1_TM_STMPSTAT" bit-position="1" bit-size="1" description="Time Stamp Target Time Reached" />
   <register name="EMAC1_TM_STMPSTAT.TSSOVF"     parent="EMAC1_TM_STMPSTAT" bit-position="0" bit-size="1" description="Time Stamp Seconds Overflow" />
<register name="EMAC1_TM_PPSCTL"                 read-address="0xFFC2272C" write-address="0xFFC2272C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 PPS Control Register" />
   <register name="EMAC1_TM_PPSCTL.TRGTMODSEL"   parent="EMAC1_TM_PPSCTL" bit-position="5" bit-size="2" description="Target Time Register Mode" />
   <register name="EMAC1_TM_PPSCTL.PPSEN"        parent="EMAC1_TM_PPSCTL" bit-position="4" bit-size="1" description="Enable the flexible PPS output mode" />
   <register name="EMAC1_TM_PPSCTL.PPSCTL"       parent="EMAC1_TM_PPSCTL" bit-position="0" bit-size="4" description="PPS Frequency Control" />
<register name="EMAC1_TM_AUXSTMP_NSEC"           read-address="0xFFC22730" write-address="0xFFC22730" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Time Stamp Auxilary TS Nano Seconds Register" />
<register name="EMAC1_TM_AUXSTMP_SEC"            read-address="0xFFC22734" write-address="0xFFC22734" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Time Stamp Auxilary TM Seconds Register" />
<register name="EMAC1_TM_PPSINTVL"               read-address="0xFFC22760" write-address="0xFFC22760" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 Time Stamp PPS Interval Register" />
<register name="EMAC1_TM_PPSWIDTH"               read-address="0xFFC22764" write-address="0xFFC22764" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 PPS Width Register" />
<register name="EMAC1_DMA_BUSMODE"               read-address="0xFFC23000" write-address="0xFFC23000" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 DMA Bus Mode Register" />
   <register name="EMAC1_DMA_BUSMODE.AAL"        parent="EMAC1_DMA_BUSMODE" bit-position="25" bit-size="1" description="Address Aligned Bursts" />
   <register name="EMAC1_DMA_BUSMODE.PBL8"       parent="EMAC1_DMA_BUSMODE" bit-position="24" bit-size="1" description="PBL * 8" />
   <register name="EMAC1_DMA_BUSMODE.USP"        parent="EMAC1_DMA_BUSMODE" bit-position="23" bit-size="1" description="Use Separate PBL" />
   <register name="EMAC1_DMA_BUSMODE.RPBL"       parent="EMAC1_DMA_BUSMODE" bit-position="17" bit-size="6" description="Receive Programmable Burst Length" />
   <register name="EMAC1_DMA_BUSMODE.FB"         parent="EMAC1_DMA_BUSMODE" bit-position="16" bit-size="1" description="Fixed Burst" />
   <register name="EMAC1_DMA_BUSMODE.PBL"        parent="EMAC1_DMA_BUSMODE" bit-position="8" bit-size="6" description="Programmable Burst Length" />
   <register name="EMAC1_DMA_BUSMODE.ATDS"       parent="EMAC1_DMA_BUSMODE" bit-position="7" bit-size="1" description="Alternate Descriptor Size" />
   <register name="EMAC1_DMA_BUSMODE.DSL"        parent="EMAC1_DMA_BUSMODE" bit-position="2" bit-size="5" description="Descriptor Skip Length" />
   <register name="EMAC1_DMA_BUSMODE.SWR"        parent="EMAC1_DMA_BUSMODE" bit-position="0" bit-size="1" description="Software Reset" />
<register name="EMAC1_DMA_TXPOLL"                read-address="0xFFC23004" write-address="0xFFC23004" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 DMA Tx Poll Demand Register" />
<register name="EMAC1_DMA_RXPOLL"                read-address="0xFFC23008" write-address="0xFFC23008" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 DMA Rx Poll Demand register" />
<register name="EMAC1_DMA_RXDSC_ADDR"            read-address="0xFFC2300C" write-address="0xFFC2300C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 DMA Rx Descriptor List Address Register" />
<register name="EMAC1_DMA_TXDSC_ADDR"            read-address="0xFFC23010" write-address="0xFFC23010" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 DMA Tx Descriptor List Address Register" />
<register name="EMAC1_DMA_STAT"                  read-address="0xFFC23014" write-address="0xFFC23014" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 DMA Status Register" />
   <register name="EMAC1_DMA_STAT.TTI"           parent="EMAC1_DMA_STAT" bit-position="29" bit-size="1" description="Time Stamp Trigger Interrupt" />
   <register name="EMAC1_DMA_STAT.MCI"           parent="EMAC1_DMA_STAT" bit-position="27" bit-size="1" description="MAC MMC Interrupt" />
   <register name="EMAC1_DMA_STAT.EB"            parent="EMAC1_DMA_STAT" bit-position="23" bit-size="3" description="Error Bits" />
   <register name="EMAC1_DMA_STAT.TS"            parent="EMAC1_DMA_STAT" bit-position="20" bit-size="3" description="Transmit Process State" />
   <register name="EMAC1_DMA_STAT.RS"            parent="EMAC1_DMA_STAT" bit-position="17" bit-size="3" description="Receive Process State" />
   <register name="EMAC1_DMA_STAT.NIS"           parent="EMAC1_DMA_STAT" bit-position="16" bit-size="1" description="Normal Interrupt Summary" />
   <register name="EMAC1_DMA_STAT.AIS"           parent="EMAC1_DMA_STAT" bit-position="15" bit-size="1" description="Abnormal Interrupt Summary" />
   <register name="EMAC1_DMA_STAT.ERI"           parent="EMAC1_DMA_STAT" bit-position="14" bit-size="1" description="Early Receive Interrupt" />
   <register name="EMAC1_DMA_STAT.FBI"           parent="EMAC1_DMA_STAT" bit-position="13" bit-size="1" description="Fatal Bus Error Interrupt" />
   <register name="EMAC1_DMA_STAT.ETI"           parent="EMAC1_DMA_STAT" bit-position="10" bit-size="1" description="Early Transmit Interrupt" />
   <register name="EMAC1_DMA_STAT.RWT"           parent="EMAC1_DMA_STAT" bit-position="9" bit-size="1" description="Receive WatchDog Timeout" />
   <register name="EMAC1_DMA_STAT.RPS"           parent="EMAC1_DMA_STAT" bit-position="8" bit-size="1" description="Receive Process Stopped" />
   <register name="EMAC1_DMA_STAT.RU"            parent="EMAC1_DMA_STAT" bit-position="7" bit-size="1" description="Receive Buffer Unavailable" />
   <register name="EMAC1_DMA_STAT.RI"            parent="EMAC1_DMA_STAT" bit-position="6" bit-size="1" description="Receive Interrupt" />
   <register name="EMAC1_DMA_STAT.UNF"           parent="EMAC1_DMA_STAT" bit-position="5" bit-size="1" description="Transmit Buffer Underflow" />
   <register name="EMAC1_DMA_STAT.OVF"           parent="EMAC1_DMA_STAT" bit-position="4" bit-size="1" description="Receive Buffer Overflow" />
   <register name="EMAC1_DMA_STAT.TJT"           parent="EMAC1_DMA_STAT" bit-position="3" bit-size="1" description="Transmit Jabber Timeout" />
   <register name="EMAC1_DMA_STAT.TU"            parent="EMAC1_DMA_STAT" bit-position="2" bit-size="1" description="Transmit Buffer Unavailable" />
   <register name="EMAC1_DMA_STAT.TPS"           parent="EMAC1_DMA_STAT" bit-position="1" bit-size="1" description="Transmit Process Stopped" />
   <register name="EMAC1_DMA_STAT.TI"            parent="EMAC1_DMA_STAT" bit-position="0" bit-size="1" description="Transmit Interrupt" />
<register name="EMAC1_DMA_OPMODE"                read-address="0xFFC23018" write-address="0xFFC23018" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 DMA Operation Mode Register" />
   <register name="EMAC1_DMA_OPMODE.DT"          parent="EMAC1_DMA_OPMODE" bit-position="26" bit-size="1" description="Disable Dropping TCP/IP Errors" />
   <register name="EMAC1_DMA_OPMODE.RSF"         parent="EMAC1_DMA_OPMODE" bit-position="25" bit-size="1" description="Receive Store and Forward" />
   <register name="EMAC1_DMA_OPMODE.DFF"         parent="EMAC1_DMA_OPMODE" bit-position="24" bit-size="1" description="Disable Flushing of received Frames" />
   <register name="EMAC1_DMA_OPMODE.TSF"         parent="EMAC1_DMA_OPMODE" bit-position="21" bit-size="1" description="Transmit Store and Forward" />
   <register name="EMAC1_DMA_OPMODE.FTF"         parent="EMAC1_DMA_OPMODE" bit-position="20" bit-size="1" description="Flush Transmit FIFO" />
   <register name="EMAC1_DMA_OPMODE.TTC"         parent="EMAC1_DMA_OPMODE" bit-position="14" bit-size="3" description="Transmit Threshold Control" />
   <register name="EMAC1_DMA_OPMODE.ST"          parent="EMAC1_DMA_OPMODE" bit-position="13" bit-size="1" description="Start/Stop Transmission" />
   <register name="EMAC1_DMA_OPMODE.FEF"         parent="EMAC1_DMA_OPMODE" bit-position="7" bit-size="1" description="Forward Error Frames" />
   <register name="EMAC1_DMA_OPMODE.FUF"         parent="EMAC1_DMA_OPMODE" bit-position="6" bit-size="1" description="Forward Undersized good Frames" />
   <register name="EMAC1_DMA_OPMODE.RTC"         parent="EMAC1_DMA_OPMODE" bit-position="3" bit-size="2" description="Receive Threshold Control" />
   <register name="EMAC1_DMA_OPMODE.OSF"         parent="EMAC1_DMA_OPMODE" bit-position="2" bit-size="1" description="Operate on Second Frame" />
   <register name="EMAC1_DMA_OPMODE.SR"          parent="EMAC1_DMA_OPMODE" bit-position="1" bit-size="1" description="Start/Stop Receive" />
<register name="EMAC1_DMA_IEN"                   read-address="0xFFC2301C" write-address="0xFFC2301C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 DMA Interrupt Enable Register" />
   <register name="EMAC1_DMA_IEN.NIS"            parent="EMAC1_DMA_IEN" bit-position="16" bit-size="1" description="Normal Interrupt Summary Enable" />
   <register name="EMAC1_DMA_IEN.AIS"            parent="EMAC1_DMA_IEN" bit-position="15" bit-size="1" description="Abnormal Interrupt Summary Enable" />
   <register name="EMAC1_DMA_IEN.ERI"            parent="EMAC1_DMA_IEN" bit-position="14" bit-size="1" description="Early Receive Interrupt Enable" />
   <register name="EMAC1_DMA_IEN.FBI"            parent="EMAC1_DMA_IEN" bit-position="13" bit-size="1" description="Fatal Bus Error Enable" />
   <register name="EMAC1_DMA_IEN.ETI"            parent="EMAC1_DMA_IEN" bit-position="10" bit-size="1" description="Early Transmit Interrupt Enable" />
   <register name="EMAC1_DMA_IEN.RWT"            parent="EMAC1_DMA_IEN" bit-position="9" bit-size="1" description="Receive WatchdogTimeout Enable" />
   <register name="EMAC1_DMA_IEN.RPS"            parent="EMAC1_DMA_IEN" bit-position="8" bit-size="1" description="Receive Stopped Enable" />
   <register name="EMAC1_DMA_IEN.RU"             parent="EMAC1_DMA_IEN" bit-position="7" bit-size="1" description="Receive Buffer Unavailable Enable" />
   <register name="EMAC1_DMA_IEN.RI"             parent="EMAC1_DMA_IEN" bit-position="6" bit-size="1" description="Receive Interrupt Enable" />
   <register name="EMAC1_DMA_IEN.UNF"            parent="EMAC1_DMA_IEN" bit-position="5" bit-size="1" description="Underflow Interrupt Enable" />
   <register name="EMAC1_DMA_IEN.OVF"            parent="EMAC1_DMA_IEN" bit-position="4" bit-size="1" description="Overflow Interrupt Enable" />
   <register name="EMAC1_DMA_IEN.TJT"            parent="EMAC1_DMA_IEN" bit-position="3" bit-size="1" description="Transmit Jabber Timeout Enable" />
   <register name="EMAC1_DMA_IEN.TU"             parent="EMAC1_DMA_IEN" bit-position="2" bit-size="1" description="Transmit Buffer Unavailable Enable" />
   <register name="EMAC1_DMA_IEN.TPS"            parent="EMAC1_DMA_IEN" bit-position="1" bit-size="1" description="Transmit Stopped Enable" />
   <register name="EMAC1_DMA_IEN.TI"             parent="EMAC1_DMA_IEN" bit-position="0" bit-size="1" description="Transmit Interrupt Enable" />
<register name="EMAC1_DMA_MISS_FRM"              read-address="0xFFC23020" write-address="0xFFC23020" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 DMA Missed Frame Register" />
   <register name="EMAC1_DMA_MISS_FRM.OVFFIFO"   parent="EMAC1_DMA_MISS_FRM" bit-position="28" bit-size="1" description="Overflow bit for FIFO Overflow Counter" />
   <register name="EMAC1_DMA_MISS_FRM.MISSFROV"  parent="EMAC1_DMA_MISS_FRM" bit-position="17" bit-size="11" description="Missed Frames Buffer Overflow" />
   <register name="EMAC1_DMA_MISS_FRM.OVFMISS"   parent="EMAC1_DMA_MISS_FRM" bit-position="16" bit-size="1" description="Overflow bit for Missed Frame Counter" />
   <register name="EMAC1_DMA_MISS_FRM.MISSFRUN"  parent="EMAC1_DMA_MISS_FRM" bit-position="0" bit-size="16" description="Missed Frames Unavailable Buffer" />
<register name="EMAC1_DMA_RXIWDOG"               read-address="0xFFC23024" write-address="0xFFC23024" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 DMA Rx Interrupt Watch Dog Register" />
   <register name="EMAC1_DMA_RXIWDOG.RIWT"       parent="EMAC1_DMA_RXIWDOG" bit-position="0" bit-size="8" description="RI WatchDog Timer Count" />
<register name="EMAC1_DMA_BMMODE"                read-address="0xFFC23028" write-address="0xFFC23028" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 DMA SCB Bus Mode Register" />
   <register name="EMAC1_DMA_BMMODE.WROSRLMT"    parent="EMAC1_DMA_BMMODE" bit-position="20" bit-size="3" description="SCB Maximum Write Outstanding Request" />
   <register name="EMAC1_DMA_BMMODE.RDOSRLMT"    parent="EMAC1_DMA_BMMODE" bit-position="16" bit-size="3" description="SCB Maximum Read Outstanding Request" />
   <register name="EMAC1_DMA_BMMODE.AAL"         parent="EMAC1_DMA_BMMODE" bit-position="12" bit-size="1" description="Address Aligned Beats" />
   <register name="EMAC1_DMA_BMMODE.BLEN16"      parent="EMAC1_DMA_BMMODE" bit-position="3" bit-size="1" description="SCB Burst Length 16" />
   <register name="EMAC1_DMA_BMMODE.BLEN8"       parent="EMAC1_DMA_BMMODE" bit-position="2" bit-size="1" description="SCB Burst Length 8" />
   <register name="EMAC1_DMA_BMMODE.BLEN4"       parent="EMAC1_DMA_BMMODE" bit-position="1" bit-size="1" description="SCB Burst Length 4" />
   <register name="EMAC1_DMA_BMMODE.UNDEF"       parent="EMAC1_DMA_BMMODE" bit-position="0" bit-size="1" description="SCB Undefined Burst Length" />
<register name="EMAC1_DMA_BMSTAT"                read-address="0xFFC2302C" write-address="0xFFC2302C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 DMA SCB Status Register" />
   <register name="EMAC1_DMA_BMSTAT.BUSRD"       parent="EMAC1_DMA_BMSTAT" bit-position="1" bit-size="1" description="Bus (SCB master) Read Active" />
   <register name="EMAC1_DMA_BMSTAT.BUSWR"       parent="EMAC1_DMA_BMSTAT" bit-position="0" bit-size="1" description="Bus (SCB master) Write Active" />
<register name="EMAC1_DMA_TXDSC_CUR"             read-address="0xFFC23048" write-address="0xFFC23048" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 DMA Tx Descriptor Current Register" />
<register name="EMAC1_DMA_RXDSC_CUR"             read-address="0xFFC2304C" write-address="0xFFC2304C" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 DMA Rx Descriptor Current Register" />
<register name="EMAC1_DMA_TXBUF_CUR"             read-address="0xFFC23050" write-address="0xFFC23050" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 DMA Tx Buffer Current Register" />
<register name="EMAC1_DMA_RXBUF_CUR"             read-address="0xFFC23054" write-address="0xFFC23054" bit-size="32" type="IO" mask="FFFFFFFF" group="EMAC1" description="EMAC1 DMA Rx Buffer Current Register" />

<!-- ********************* -->
<!-- ***  Serial Port  *** -->
<!-- ********************* -->


<!-- **************** -->
<!-- ***  SPORT0  *** -->
<!-- **************** -->

<register name="SPORT0_CTL_A"                    read-address="0xFFC40000" write-address="0xFFC40000" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'A' Control Register" />
   <register name="SPORT0_CTL_A.DXSPRI"          parent="SPORT0_CTL_A" bit-position="30" bit-size="2" description="Data Transfer Buffer Status (Primary)" />
   <register name="SPORT0_CTL_A.DERRPRI"         parent="SPORT0_CTL_A" bit-position="29" bit-size="1" description="Data Error Status (Primary)" />
   <register name="SPORT0_CTL_A.DXSSEC"          parent="SPORT0_CTL_A" bit-position="27" bit-size="2" description="Data Transfer Buffer Status (Secondary)" />
   <register name="SPORT0_CTL_A.DERRSEC"         parent="SPORT0_CTL_A" bit-position="26" bit-size="1" description="Data Error Status (Secondary)" />
   <register name="SPORT0_CTL_A.SPTRAN"          parent="SPORT0_CTL_A" bit-position="25" bit-size="1" description="Serial Port Transfer Direction" />
   <register name="SPORT0_CTL_A.SPENSEC"         parent="SPORT0_CTL_A" bit-position="24" bit-size="1" description="Serial Port Enable (Secondary)" />
   <register name="SPORT0_CTL_A.GCLKEN"          parent="SPORT0_CTL_A" bit-position="21" bit-size="1" description="Gated Clock Enable" />
   <register name="SPORT0_CTL_A.TFIEN"           parent="SPORT0_CTL_A" bit-position="20" bit-size="1" description="Transmit Finish Interrupt Enable" />
   <register name="SPORT0_CTL_A.FSED"            parent="SPORT0_CTL_A" bit-position="19" bit-size="1" description="Frame Sync Edge Detect" />
   <register name="SPORT0_CTL_A.RJUST"           parent="SPORT0_CTL_A" bit-position="18" bit-size="1" description="Right-Justified Operation Mode" />
   <register name="SPORT0_CTL_A.LAFS"            parent="SPORT0_CTL_A" bit-position="17" bit-size="1" description="Late Frame Sync / OPMODE2" />
   <register name="SPORT0_CTL_A.LFS"             parent="SPORT0_CTL_A" bit-position="16" bit-size="1" description="Active-Low Frame Sync / L_FIRST / PLFS" />
   <register name="SPORT0_CTL_A.DIFS"            parent="SPORT0_CTL_A" bit-position="15" bit-size="1" description="Data-Independent Frame Sync" />
   <register name="SPORT0_CTL_A.IFS"             parent="SPORT0_CTL_A" bit-position="14" bit-size="1" description="Internal Frame Sync" />
   <register name="SPORT0_CTL_A.FSR"             parent="SPORT0_CTL_A" bit-position="13" bit-size="1" description="Frame Sync Required" />
   <register name="SPORT0_CTL_A.CKRE"            parent="SPORT0_CTL_A" bit-position="12" bit-size="1" description="Clock Rising Edge" />
   <register name="SPORT0_CTL_A.OPMODE"          parent="SPORT0_CTL_A" bit-position="11" bit-size="1" description="Operation mode" />
   <register name="SPORT0_CTL_A.ICLK"            parent="SPORT0_CTL_A" bit-position="10" bit-size="1" description="Internal Clock" />
   <register name="SPORT0_CTL_A.PACK"            parent="SPORT0_CTL_A" bit-position="9" bit-size="1" description="Packing Enable" />
   <register name="SPORT0_CTL_A.SLEN"            parent="SPORT0_CTL_A" bit-position="4" bit-size="5" description="Serial Word Length" />
   <register name="SPORT0_CTL_A.LSBF"            parent="SPORT0_CTL_A" bit-position="3" bit-size="1" description="Least-Significant Bit First" />
   <register name="SPORT0_CTL_A.DTYPE"           parent="SPORT0_CTL_A" bit-position="1" bit-size="2" description="Data Type" />
   <register name="SPORT0_CTL_A.SPENPRI"         parent="SPORT0_CTL_A" bit-position="0" bit-size="1" description="Serial Port Enable (Primary)" />
<register name="SPORT0_DIV_A"                    read-address="0xFFC40004" write-address="0xFFC40004" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'A' Divisor Register" />
   <register name="SPORT0_DIV_A.FSDIV"           parent="SPORT0_DIV_A" bit-position="16" bit-size="16" description="Frame Sync Divisor" />
   <register name="SPORT0_DIV_A.CLKDIV"          parent="SPORT0_DIV_A" bit-position="0" bit-size="16" description="Clock Divisor" />
<register name="SPORT0_MCTL_A"                   read-address="0xFFC40008" write-address="0xFFC40008" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'A' Multi-channel Control Register" />
   <register name="SPORT0_MCTL_A.WOFFSET"        parent="SPORT0_MCTL_A" bit-position="16" bit-size="10" description="Window Offset" />
   <register name="SPORT0_MCTL_A.WSIZE"          parent="SPORT0_MCTL_A" bit-position="8" bit-size="7" description="Window Size" />
   <register name="SPORT0_MCTL_A.MFD"            parent="SPORT0_MCTL_A" bit-position="4" bit-size="4" description="Multi-channel Frame Delay" />
   <register name="SPORT0_MCTL_A.MCPDE"          parent="SPORT0_MCTL_A" bit-position="2" bit-size="1" description="Multi-Channel Packing DMA Enable" />
   <register name="SPORT0_MCTL_A.MCE"            parent="SPORT0_MCTL_A" bit-position="0" bit-size="1" description="Multichannel enable" />
<register name="SPORT0_CS0_A"                    read-address="0xFFC4000C" write-address="0xFFC4000C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'A' Multi-channel 0-31 Select Register" />
<register name="SPORT0_CS1_A"                    read-address="0xFFC40010" write-address="0xFFC40010" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'A' Multi-channel 32-63 Select Register" />
<register name="SPORT0_CS2_A"                    read-address="0xFFC40014" write-address="0xFFC40014" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'A' Multi-channel 64-95 Select Register" />
<register name="SPORT0_CS3_A"                    read-address="0xFFC40018" write-address="0xFFC40018" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'A' Multi-channel 96-127 Select Register" />
<register name="SPORT0_ERR_A"                    read-address="0xFFC40020" write-address="0xFFC40020" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'A' Error Register" />
   <register name="SPORT0_ERR_A.FSERRSTAT"       parent="SPORT0_ERR_A" bit-position="6" bit-size="1" description="Frame Sync Error Status" />
   <register name="SPORT0_ERR_A.DERRSSTAT"       parent="SPORT0_ERR_A" bit-position="5" bit-size="1" description="Data Error Secondary Status" />
   <register name="SPORT0_ERR_A.DERRPSTAT"       parent="SPORT0_ERR_A" bit-position="4" bit-size="1" description="Data Error Primary Status" />
   <register name="SPORT0_ERR_A.FSERRMSK"        parent="SPORT0_ERR_A" bit-position="2" bit-size="1" description="Frame Sync Error (Interrupt) Mask" />
   <register name="SPORT0_ERR_A.DERRSMSK"        parent="SPORT0_ERR_A" bit-position="1" bit-size="1" description="Data Error Secondary (Interrupt) Mask" />
   <register name="SPORT0_ERR_A.DERRPMSK"        parent="SPORT0_ERR_A" bit-position="0" bit-size="1" description="Data Error Primary (Interrupt) Mask" />
<register name="SPORT0_MSTAT_A"                  read-address="0xFFC40024" write-address="0xFFC40024" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'A' Multi-channel Status Register" />
   <register name="SPORT0_MSTAT_A.CURCHAN"       parent="SPORT0_MSTAT_A" bit-position="0" bit-size="10" description="Current Channel" />
<register name="SPORT0_CTL2_A"                   read-address="0xFFC40028" write-address="0xFFC40028" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'A' Control 2 Register" />
   <register name="SPORT0_CTL2_A.CKMUXSEL"       parent="SPORT0_CTL2_A" bit-position="1" bit-size="1" description="Clock Multiplexer Select" />
   <register name="SPORT0_CTL2_A.FSMUXSEL"       parent="SPORT0_CTL2_A" bit-position="0" bit-size="1" description="Frame Sync Multiplexer Select" />
<register name="SPORT0_TXPRI_A"                  read-address="0xFFC40040" write-address="0xFFC40040" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'A' Tx Buffer (Primary) Register" />
<register name="SPORT0_RXPRI_A"                  read-address="0xFFC40044" write-address="0xFFC40044" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'A' Rx Buffer (Primary) Register" />
<register name="SPORT0_TXSEC_A"                  read-address="0xFFC40048" write-address="0xFFC40048" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'A' Tx Buffer (Secondary) Register" />
<register name="SPORT0_RXSEC_A"                  read-address="0xFFC4004C" write-address="0xFFC4004C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'A' Rx Buffer (Secondary) Register" />
<register name="SPORT0_CTL_B"                    read-address="0xFFC40080" write-address="0xFFC40080" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'B' Control Register" />
   <register name="SPORT0_CTL_B.DXSPRI"          parent="SPORT0_CTL_B" bit-position="30" bit-size="2" description="Data Transfer Buffer Status (Primary)" />
   <register name="SPORT0_CTL_B.DERRPRI"         parent="SPORT0_CTL_B" bit-position="29" bit-size="1" description="Data Error Status (Primary)" />
   <register name="SPORT0_CTL_B.DXSSEC"          parent="SPORT0_CTL_B" bit-position="27" bit-size="2" description="Data Transfer Buffer Status (Secondary)" />
   <register name="SPORT0_CTL_B.DERRSEC"         parent="SPORT0_CTL_B" bit-position="26" bit-size="1" description="Data Error Status (Secondary)" />
   <register name="SPORT0_CTL_B.SPTRAN"          parent="SPORT0_CTL_B" bit-position="25" bit-size="1" description="Serial Port Transfer Direction" />
   <register name="SPORT0_CTL_B.SPENSEC"         parent="SPORT0_CTL_B" bit-position="24" bit-size="1" description="Serial Port Enable (Secondary)" />
   <register name="SPORT0_CTL_B.GCLKEN"          parent="SPORT0_CTL_B" bit-position="21" bit-size="1" description="Gated Clock Enable" />
   <register name="SPORT0_CTL_B.TFIEN"           parent="SPORT0_CTL_B" bit-position="20" bit-size="1" description="Transmit Finish Interrupt Enable" />
   <register name="SPORT0_CTL_B.FSED"            parent="SPORT0_CTL_B" bit-position="19" bit-size="1" description="Frame Sync Edge Detect" />
   <register name="SPORT0_CTL_B.RJUST"           parent="SPORT0_CTL_B" bit-position="18" bit-size="1" description="Right-Justified Operation Mode" />
   <register name="SPORT0_CTL_B.LAFS"            parent="SPORT0_CTL_B" bit-position="17" bit-size="1" description="Late Frame Sync / OPMODE2" />
   <register name="SPORT0_CTL_B.LFS"             parent="SPORT0_CTL_B" bit-position="16" bit-size="1" description="Active-Low Frame Sync / L_FIRST / PLFS" />
   <register name="SPORT0_CTL_B.DIFS"            parent="SPORT0_CTL_B" bit-position="15" bit-size="1" description="Data-Independent Frame Sync" />
   <register name="SPORT0_CTL_B.IFS"             parent="SPORT0_CTL_B" bit-position="14" bit-size="1" description="Internal Frame Sync" />
   <register name="SPORT0_CTL_B.FSR"             parent="SPORT0_CTL_B" bit-position="13" bit-size="1" description="Frame Sync Required" />
   <register name="SPORT0_CTL_B.CKRE"            parent="SPORT0_CTL_B" bit-position="12" bit-size="1" description="Clock Rising Edge" />
   <register name="SPORT0_CTL_B.OPMODE"          parent="SPORT0_CTL_B" bit-position="11" bit-size="1" description="Operation mode" />
   <register name="SPORT0_CTL_B.ICLK"            parent="SPORT0_CTL_B" bit-position="10" bit-size="1" description="Internal Clock" />
   <register name="SPORT0_CTL_B.PACK"            parent="SPORT0_CTL_B" bit-position="9" bit-size="1" description="Packing Enable" />
   <register name="SPORT0_CTL_B.SLEN"            parent="SPORT0_CTL_B" bit-position="4" bit-size="5" description="Serial Word Length" />
   <register name="SPORT0_CTL_B.LSBF"            parent="SPORT0_CTL_B" bit-position="3" bit-size="1" description="Least-Significant Bit First" />
   <register name="SPORT0_CTL_B.DTYPE"           parent="SPORT0_CTL_B" bit-position="1" bit-size="2" description="Data Type" />
   <register name="SPORT0_CTL_B.SPENPRI"         parent="SPORT0_CTL_B" bit-position="0" bit-size="1" description="Serial Port Enable (Primary)" />
<register name="SPORT0_DIV_B"                    read-address="0xFFC40084" write-address="0xFFC40084" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'B' Divisor Register" />
   <register name="SPORT0_DIV_B.FSDIV"           parent="SPORT0_DIV_B" bit-position="16" bit-size="16" description="Frame Sync Divisor" />
   <register name="SPORT0_DIV_B.CLKDIV"          parent="SPORT0_DIV_B" bit-position="0" bit-size="16" description="Clock Divisor" />
<register name="SPORT0_MCTL_B"                   read-address="0xFFC40088" write-address="0xFFC40088" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'B' Multi-channel Control Register" />
   <register name="SPORT0_MCTL_B.WOFFSET"        parent="SPORT0_MCTL_B" bit-position="16" bit-size="10" description="Window Offset" />
   <register name="SPORT0_MCTL_B.WSIZE"          parent="SPORT0_MCTL_B" bit-position="8" bit-size="7" description="Window Size" />
   <register name="SPORT0_MCTL_B.MFD"            parent="SPORT0_MCTL_B" bit-position="4" bit-size="4" description="Multi-channel Frame Delay" />
   <register name="SPORT0_MCTL_B.MCPDE"          parent="SPORT0_MCTL_B" bit-position="2" bit-size="1" description="Multi-Channel Packing DMA Enable" />
   <register name="SPORT0_MCTL_B.MCE"            parent="SPORT0_MCTL_B" bit-position="0" bit-size="1" description="Multi-Channel Enable" />
<register name="SPORT0_CS0_B"                    read-address="0xFFC4008C" write-address="0xFFC4008C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'B' Multi-channel 0-31 Select Register" />
<register name="SPORT0_CS1_B"                    read-address="0xFFC40090" write-address="0xFFC40090" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'B' Multi-channel 32-63 Select Register" />
<register name="SPORT0_CS2_B"                    read-address="0xFFC40094" write-address="0xFFC40094" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'B' Multichannel 64-95 Select Register" />
<register name="SPORT0_CS3_B"                    read-address="0xFFC40098" write-address="0xFFC40098" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'B' Multichannel 96-127 Select Register" />
<register name="SPORT0_ERR_B"                    read-address="0xFFC400A0" write-address="0xFFC400A0" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'B' Error Register" />
   <register name="SPORT0_ERR_B.FSERRSTAT"       parent="SPORT0_ERR_B" bit-position="6" bit-size="1" description="Frame Sync Error Status" />
   <register name="SPORT0_ERR_B.DERRSSTAT"       parent="SPORT0_ERR_B" bit-position="5" bit-size="1" description="Data Error Secondary Status" />
   <register name="SPORT0_ERR_B.DERRPSTAT"       parent="SPORT0_ERR_B" bit-position="4" bit-size="1" description="Data Error Primary Status" />
   <register name="SPORT0_ERR_B.FSERRMSK"        parent="SPORT0_ERR_B" bit-position="2" bit-size="1" description="Frame Sync Error (Interrupt) Mask" />
   <register name="SPORT0_ERR_B.DERRSMSK"        parent="SPORT0_ERR_B" bit-position="1" bit-size="1" description="Data Error Secondary (Interrupt) Mask" />
   <register name="SPORT0_ERR_B.DERRPMSK"        parent="SPORT0_ERR_B" bit-position="0" bit-size="1" description="Data Error Primary (Interrupt) Mask" />
<register name="SPORT0_MSTAT_B"                  read-address="0xFFC400A4" write-address="0xFFC400A4" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'B' Multi-channel Status Register" />
   <register name="SPORT0_MSTAT_B.CURCHAN"       parent="SPORT0_MSTAT_B" bit-position="0" bit-size="10" description="Current Channel" />
<register name="SPORT0_CTL2_B"                   read-address="0xFFC400A8" write-address="0xFFC400A8" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'B' Control 2 Register" />
   <register name="SPORT0_CTL2_B.CKMUXSEL"       parent="SPORT0_CTL2_B" bit-position="1" bit-size="1" description="Clock Multiplexer Select" />
   <register name="SPORT0_CTL2_B.FSMUXSEL"       parent="SPORT0_CTL2_B" bit-position="0" bit-size="1" description="Frame Sync Multiplexer Select" />
<register name="SPORT0_TXPRI_B"                  read-address="0xFFC400C0" write-address="0xFFC400C0" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'B' Tx Buffer (Primary) Register" />
<register name="SPORT0_RXPRI_B"                  read-address="0xFFC400C4" write-address="0xFFC400C4" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'B' Rx Buffer (Primary) Register" />
<register name="SPORT0_TXSEC_B"                  read-address="0xFFC400C8" write-address="0xFFC400C8" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'B' Tx Buffer (Secondary) Register" />
<register name="SPORT0_RXSEC_B"                  read-address="0xFFC400CC" write-address="0xFFC400CC" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT0" description="SPORT0 Half SPORT 'B' Rx Buffer (Secondary) Register" />

<!-- **************** -->
<!-- ***  SPORT1  *** -->
<!-- **************** -->

<register name="SPORT1_CTL_A"                    read-address="0xFFC40100" write-address="0xFFC40100" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'A' Control Register" />
   <register name="SPORT1_CTL_A.DXSPRI"          parent="SPORT1_CTL_A" bit-position="30" bit-size="2" description="Data Transfer Buffer Status (Primary)" />
   <register name="SPORT1_CTL_A.DERRPRI"         parent="SPORT1_CTL_A" bit-position="29" bit-size="1" description="Data Error Status (Primary)" />
   <register name="SPORT1_CTL_A.DXSSEC"          parent="SPORT1_CTL_A" bit-position="27" bit-size="2" description="Data Transfer Buffer Status (Secondary)" />
   <register name="SPORT1_CTL_A.DERRSEC"         parent="SPORT1_CTL_A" bit-position="26" bit-size="1" description="Data Error Status (Secondary)" />
   <register name="SPORT1_CTL_A.SPTRAN"          parent="SPORT1_CTL_A" bit-position="25" bit-size="1" description="Serial Port Transfer Direction" />
   <register name="SPORT1_CTL_A.SPENSEC"         parent="SPORT1_CTL_A" bit-position="24" bit-size="1" description="Serial Port Enable (Secondary)" />
   <register name="SPORT1_CTL_A.GCLKEN"          parent="SPORT1_CTL_A" bit-position="21" bit-size="1" description="Gated Clock Enable" />
   <register name="SPORT1_CTL_A.TFIEN"           parent="SPORT1_CTL_A" bit-position="20" bit-size="1" description="Transmit Finish Interrupt Enable" />
   <register name="SPORT1_CTL_A.FSED"            parent="SPORT1_CTL_A" bit-position="19" bit-size="1" description="Frame Sync Edge Detect" />
   <register name="SPORT1_CTL_A.RJUST"           parent="SPORT1_CTL_A" bit-position="18" bit-size="1" description="Right-Justified Operation Mode" />
   <register name="SPORT1_CTL_A.LAFS"            parent="SPORT1_CTL_A" bit-position="17" bit-size="1" description="Late Frame Sync / OPMODE2" />
   <register name="SPORT1_CTL_A.LFS"             parent="SPORT1_CTL_A" bit-position="16" bit-size="1" description="Active-Low Frame Sync / L_FIRST / PLFS" />
   <register name="SPORT1_CTL_A.DIFS"            parent="SPORT1_CTL_A" bit-position="15" bit-size="1" description="Data-Independent Frame Sync" />
   <register name="SPORT1_CTL_A.IFS"             parent="SPORT1_CTL_A" bit-position="14" bit-size="1" description="Internal Frame Sync" />
   <register name="SPORT1_CTL_A.FSR"             parent="SPORT1_CTL_A" bit-position="13" bit-size="1" description="Frame Sync Required" />
   <register name="SPORT1_CTL_A.CKRE"            parent="SPORT1_CTL_A" bit-position="12" bit-size="1" description="Clock Rising Edge" />
   <register name="SPORT1_CTL_A.OPMODE"          parent="SPORT1_CTL_A" bit-position="11" bit-size="1" description="Operation mode" />
   <register name="SPORT1_CTL_A.ICLK"            parent="SPORT1_CTL_A" bit-position="10" bit-size="1" description="Internal Clock" />
   <register name="SPORT1_CTL_A.PACK"            parent="SPORT1_CTL_A" bit-position="9" bit-size="1" description="Packing Enable" />
   <register name="SPORT1_CTL_A.SLEN"            parent="SPORT1_CTL_A" bit-position="4" bit-size="5" description="Serial Word Length" />
   <register name="SPORT1_CTL_A.LSBF"            parent="SPORT1_CTL_A" bit-position="3" bit-size="1" description="Least-Significant Bit First" />
   <register name="SPORT1_CTL_A.DTYPE"           parent="SPORT1_CTL_A" bit-position="1" bit-size="2" description="Data Type" />
   <register name="SPORT1_CTL_A.SPENPRI"         parent="SPORT1_CTL_A" bit-position="0" bit-size="1" description="Serial Port Enable (Primary)" />
<register name="SPORT1_DIV_A"                    read-address="0xFFC40104" write-address="0xFFC40104" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'A' Divisor Register" />
   <register name="SPORT1_DIV_A.FSDIV"           parent="SPORT1_DIV_A" bit-position="16" bit-size="16" description="Frame Sync Divisor" />
   <register name="SPORT1_DIV_A.CLKDIV"          parent="SPORT1_DIV_A" bit-position="0" bit-size="16" description="Clock Divisor" />
<register name="SPORT1_MCTL_A"                   read-address="0xFFC40108" write-address="0xFFC40108" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'A' Multi-channel Control Register" />
   <register name="SPORT1_MCTL_A.WOFFSET"        parent="SPORT1_MCTL_A" bit-position="16" bit-size="10" description="Window Offset" />
   <register name="SPORT1_MCTL_A.WSIZE"          parent="SPORT1_MCTL_A" bit-position="8" bit-size="7" description="Window Size" />
   <register name="SPORT1_MCTL_A.MFD"            parent="SPORT1_MCTL_A" bit-position="4" bit-size="4" description="Multi-channel Frame Delay" />
   <register name="SPORT1_MCTL_A.MCPDE"          parent="SPORT1_MCTL_A" bit-position="2" bit-size="1" description="Multi-Channel Packing DMA Enable" />
   <register name="SPORT1_MCTL_A.MCE"            parent="SPORT1_MCTL_A" bit-position="0" bit-size="1" description="Multichannel enable" />
<register name="SPORT1_CS0_A"                    read-address="0xFFC4010C" write-address="0xFFC4010C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'A' Multi-channel 0-31 Select Register" />
<register name="SPORT1_CS1_A"                    read-address="0xFFC40110" write-address="0xFFC40110" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'A' Multi-channel 32-63 Select Register" />
<register name="SPORT1_CS2_A"                    read-address="0xFFC40114" write-address="0xFFC40114" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'A' Multi-channel 64-95 Select Register" />
<register name="SPORT1_CS3_A"                    read-address="0xFFC40118" write-address="0xFFC40118" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'A' Multi-channel 96-127 Select Register" />
<register name="SPORT1_ERR_A"                    read-address="0xFFC40120" write-address="0xFFC40120" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'A' Error Register" />
   <register name="SPORT1_ERR_A.FSERRSTAT"       parent="SPORT1_ERR_A" bit-position="6" bit-size="1" description="Frame Sync Error Status" />
   <register name="SPORT1_ERR_A.DERRSSTAT"       parent="SPORT1_ERR_A" bit-position="5" bit-size="1" description="Data Error Secondary Status" />
   <register name="SPORT1_ERR_A.DERRPSTAT"       parent="SPORT1_ERR_A" bit-position="4" bit-size="1" description="Data Error Primary Status" />
   <register name="SPORT1_ERR_A.FSERRMSK"        parent="SPORT1_ERR_A" bit-position="2" bit-size="1" description="Frame Sync Error (Interrupt) Mask" />
   <register name="SPORT1_ERR_A.DERRSMSK"        parent="SPORT1_ERR_A" bit-position="1" bit-size="1" description="Data Error Secondary (Interrupt) Mask" />
   <register name="SPORT1_ERR_A.DERRPMSK"        parent="SPORT1_ERR_A" bit-position="0" bit-size="1" description="Data Error Primary (Interrupt) Mask" />
<register name="SPORT1_MSTAT_A"                  read-address="0xFFC40124" write-address="0xFFC40124" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'A' Multi-channel Status Register" />
   <register name="SPORT1_MSTAT_A.CURCHAN"       parent="SPORT1_MSTAT_A" bit-position="0" bit-size="10" description="Current Channel" />
<register name="SPORT1_CTL2_A"                   read-address="0xFFC40128" write-address="0xFFC40128" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'A' Control 2 Register" />
   <register name="SPORT1_CTL2_A.CKMUXSEL"       parent="SPORT1_CTL2_A" bit-position="1" bit-size="1" description="Clock Multiplexer Select" />
   <register name="SPORT1_CTL2_A.FSMUXSEL"       parent="SPORT1_CTL2_A" bit-position="0" bit-size="1" description="Frame Sync Multiplexer Select" />
<register name="SPORT1_TXPRI_A"                  read-address="0xFFC40140" write-address="0xFFC40140" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'A' Tx Buffer (Primary) Register" />
<register name="SPORT1_RXPRI_A"                  read-address="0xFFC40144" write-address="0xFFC40144" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'A' Rx Buffer (Primary) Register" />
<register name="SPORT1_TXSEC_A"                  read-address="0xFFC40148" write-address="0xFFC40148" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'A' Tx Buffer (Secondary) Register" />
<register name="SPORT1_RXSEC_A"                  read-address="0xFFC4014C" write-address="0xFFC4014C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'A' Rx Buffer (Secondary) Register" />
<register name="SPORT1_CTL_B"                    read-address="0xFFC40180" write-address="0xFFC40180" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'B' Control Register" />
   <register name="SPORT1_CTL_B.DXSPRI"          parent="SPORT1_CTL_B" bit-position="30" bit-size="2" description="Data Transfer Buffer Status (Primary)" />
   <register name="SPORT1_CTL_B.DERRPRI"         parent="SPORT1_CTL_B" bit-position="29" bit-size="1" description="Data Error Status (Primary)" />
   <register name="SPORT1_CTL_B.DXSSEC"          parent="SPORT1_CTL_B" bit-position="27" bit-size="2" description="Data Transfer Buffer Status (Secondary)" />
   <register name="SPORT1_CTL_B.DERRSEC"         parent="SPORT1_CTL_B" bit-position="26" bit-size="1" description="Data Error Status (Secondary)" />
   <register name="SPORT1_CTL_B.SPTRAN"          parent="SPORT1_CTL_B" bit-position="25" bit-size="1" description="Serial Port Transfer Direction" />
   <register name="SPORT1_CTL_B.SPENSEC"         parent="SPORT1_CTL_B" bit-position="24" bit-size="1" description="Serial Port Enable (Secondary)" />
   <register name="SPORT1_CTL_B.GCLKEN"          parent="SPORT1_CTL_B" bit-position="21" bit-size="1" description="Gated Clock Enable" />
   <register name="SPORT1_CTL_B.TFIEN"           parent="SPORT1_CTL_B" bit-position="20" bit-size="1" description="Transmit Finish Interrupt Enable" />
   <register name="SPORT1_CTL_B.FSED"            parent="SPORT1_CTL_B" bit-position="19" bit-size="1" description="Frame Sync Edge Detect" />
   <register name="SPORT1_CTL_B.RJUST"           parent="SPORT1_CTL_B" bit-position="18" bit-size="1" description="Right-Justified Operation Mode" />
   <register name="SPORT1_CTL_B.LAFS"            parent="SPORT1_CTL_B" bit-position="17" bit-size="1" description="Late Frame Sync / OPMODE2" />
   <register name="SPORT1_CTL_B.LFS"             parent="SPORT1_CTL_B" bit-position="16" bit-size="1" description="Active-Low Frame Sync / L_FIRST / PLFS" />
   <register name="SPORT1_CTL_B.DIFS"            parent="SPORT1_CTL_B" bit-position="15" bit-size="1" description="Data-Independent Frame Sync" />
   <register name="SPORT1_CTL_B.IFS"             parent="SPORT1_CTL_B" bit-position="14" bit-size="1" description="Internal Frame Sync" />
   <register name="SPORT1_CTL_B.FSR"             parent="SPORT1_CTL_B" bit-position="13" bit-size="1" description="Frame Sync Required" />
   <register name="SPORT1_CTL_B.CKRE"            parent="SPORT1_CTL_B" bit-position="12" bit-size="1" description="Clock Rising Edge" />
   <register name="SPORT1_CTL_B.OPMODE"          parent="SPORT1_CTL_B" bit-position="11" bit-size="1" description="Operation mode" />
   <register name="SPORT1_CTL_B.ICLK"            parent="SPORT1_CTL_B" bit-position="10" bit-size="1" description="Internal Clock" />
   <register name="SPORT1_CTL_B.PACK"            parent="SPORT1_CTL_B" bit-position="9" bit-size="1" description="Packing Enable" />
   <register name="SPORT1_CTL_B.SLEN"            parent="SPORT1_CTL_B" bit-position="4" bit-size="5" description="Serial Word Length" />
   <register name="SPORT1_CTL_B.LSBF"            parent="SPORT1_CTL_B" bit-position="3" bit-size="1" description="Least-Significant Bit First" />
   <register name="SPORT1_CTL_B.DTYPE"           parent="SPORT1_CTL_B" bit-position="1" bit-size="2" description="Data Type" />
   <register name="SPORT1_CTL_B.SPENPRI"         parent="SPORT1_CTL_B" bit-position="0" bit-size="1" description="Serial Port Enable (Primary)" />
<register name="SPORT1_DIV_B"                    read-address="0xFFC40184" write-address="0xFFC40184" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'B' Divisor Register" />
   <register name="SPORT1_DIV_B.FSDIV"           parent="SPORT1_DIV_B" bit-position="16" bit-size="16" description="Frame Sync Divisor" />
   <register name="SPORT1_DIV_B.CLKDIV"          parent="SPORT1_DIV_B" bit-position="0" bit-size="16" description="Clock Divisor" />
<register name="SPORT1_MCTL_B"                   read-address="0xFFC40188" write-address="0xFFC40188" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'B' Multi-channel Control Register" />
   <register name="SPORT1_MCTL_B.WOFFSET"        parent="SPORT1_MCTL_B" bit-position="16" bit-size="10" description="Window Offset" />
   <register name="SPORT1_MCTL_B.WSIZE"          parent="SPORT1_MCTL_B" bit-position="8" bit-size="7" description="Window Size" />
   <register name="SPORT1_MCTL_B.MFD"            parent="SPORT1_MCTL_B" bit-position="4" bit-size="4" description="Multi-channel Frame Delay" />
   <register name="SPORT1_MCTL_B.MCPDE"          parent="SPORT1_MCTL_B" bit-position="2" bit-size="1" description="Multi-Channel Packing DMA Enable" />
   <register name="SPORT1_MCTL_B.MCE"            parent="SPORT1_MCTL_B" bit-position="0" bit-size="1" description="Multi-Channel Enable" />
<register name="SPORT1_CS0_B"                    read-address="0xFFC4018C" write-address="0xFFC4018C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'B' Multi-channel 0-31 Select Register" />
<register name="SPORT1_CS1_B"                    read-address="0xFFC40190" write-address="0xFFC40190" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'B' Multi-channel 32-63 Select Register" />
<register name="SPORT1_CS2_B"                    read-address="0xFFC40194" write-address="0xFFC40194" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'B' Multichannel 64-95 Select Register" />
<register name="SPORT1_CS3_B"                    read-address="0xFFC40198" write-address="0xFFC40198" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'B' Multichannel 96-127 Select Register" />
<register name="SPORT1_ERR_B"                    read-address="0xFFC401A0" write-address="0xFFC401A0" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'B' Error Register" />
   <register name="SPORT1_ERR_B.FSERRSTAT"       parent="SPORT1_ERR_B" bit-position="6" bit-size="1" description="Frame Sync Error Status" />
   <register name="SPORT1_ERR_B.DERRSSTAT"       parent="SPORT1_ERR_B" bit-position="5" bit-size="1" description="Data Error Secondary Status" />
   <register name="SPORT1_ERR_B.DERRPSTAT"       parent="SPORT1_ERR_B" bit-position="4" bit-size="1" description="Data Error Primary Status" />
   <register name="SPORT1_ERR_B.FSERRMSK"        parent="SPORT1_ERR_B" bit-position="2" bit-size="1" description="Frame Sync Error (Interrupt) Mask" />
   <register name="SPORT1_ERR_B.DERRSMSK"        parent="SPORT1_ERR_B" bit-position="1" bit-size="1" description="Data Error Secondary (Interrupt) Mask" />
   <register name="SPORT1_ERR_B.DERRPMSK"        parent="SPORT1_ERR_B" bit-position="0" bit-size="1" description="Data Error Primary (Interrupt) Mask" />
<register name="SPORT1_MSTAT_B"                  read-address="0xFFC401A4" write-address="0xFFC401A4" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'B' Multi-channel Status Register" />
   <register name="SPORT1_MSTAT_B.CURCHAN"       parent="SPORT1_MSTAT_B" bit-position="0" bit-size="10" description="Current Channel" />
<register name="SPORT1_CTL2_B"                   read-address="0xFFC401A8" write-address="0xFFC401A8" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'B' Control 2 Register" />
   <register name="SPORT1_CTL2_B.CKMUXSEL"       parent="SPORT1_CTL2_B" bit-position="1" bit-size="1" description="Clock Multiplexer Select" />
   <register name="SPORT1_CTL2_B.FSMUXSEL"       parent="SPORT1_CTL2_B" bit-position="0" bit-size="1" description="Frame Sync Multiplexer Select" />
<register name="SPORT1_TXPRI_B"                  read-address="0xFFC401C0" write-address="0xFFC401C0" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'B' Tx Buffer (Primary) Register" />
<register name="SPORT1_RXPRI_B"                  read-address="0xFFC401C4" write-address="0xFFC401C4" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'B' Rx Buffer (Primary) Register" />
<register name="SPORT1_TXSEC_B"                  read-address="0xFFC401C8" write-address="0xFFC401C8" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'B' Tx Buffer (Secondary) Register" />
<register name="SPORT1_RXSEC_B"                  read-address="0xFFC401CC" write-address="0xFFC401CC" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT1" description="SPORT1 Half SPORT 'B' Rx Buffer (Secondary) Register" />

<!-- **************** -->
<!-- ***  SPORT2  *** -->
<!-- **************** -->

<register name="SPORT2_CTL_A"                    read-address="0xFFC40200" write-address="0xFFC40200" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'A' Control Register" />
   <register name="SPORT2_CTL_A.DXSPRI"          parent="SPORT2_CTL_A" bit-position="30" bit-size="2" description="Data Transfer Buffer Status (Primary)" />
   <register name="SPORT2_CTL_A.DERRPRI"         parent="SPORT2_CTL_A" bit-position="29" bit-size="1" description="Data Error Status (Primary)" />
   <register name="SPORT2_CTL_A.DXSSEC"          parent="SPORT2_CTL_A" bit-position="27" bit-size="2" description="Data Transfer Buffer Status (Secondary)" />
   <register name="SPORT2_CTL_A.DERRSEC"         parent="SPORT2_CTL_A" bit-position="26" bit-size="1" description="Data Error Status (Secondary)" />
   <register name="SPORT2_CTL_A.SPTRAN"          parent="SPORT2_CTL_A" bit-position="25" bit-size="1" description="Serial Port Transfer Direction" />
   <register name="SPORT2_CTL_A.SPENSEC"         parent="SPORT2_CTL_A" bit-position="24" bit-size="1" description="Serial Port Enable (Secondary)" />
   <register name="SPORT2_CTL_A.GCLKEN"          parent="SPORT2_CTL_A" bit-position="21" bit-size="1" description="Gated Clock Enable" />
   <register name="SPORT2_CTL_A.TFIEN"           parent="SPORT2_CTL_A" bit-position="20" bit-size="1" description="Transmit Finish Interrupt Enable" />
   <register name="SPORT2_CTL_A.FSED"            parent="SPORT2_CTL_A" bit-position="19" bit-size="1" description="Frame Sync Edge Detect" />
   <register name="SPORT2_CTL_A.RJUST"           parent="SPORT2_CTL_A" bit-position="18" bit-size="1" description="Right-Justified Operation Mode" />
   <register name="SPORT2_CTL_A.LAFS"            parent="SPORT2_CTL_A" bit-position="17" bit-size="1" description="Late Frame Sync / OPMODE2" />
   <register name="SPORT2_CTL_A.LFS"             parent="SPORT2_CTL_A" bit-position="16" bit-size="1" description="Active-Low Frame Sync / L_FIRST / PLFS" />
   <register name="SPORT2_CTL_A.DIFS"            parent="SPORT2_CTL_A" bit-position="15" bit-size="1" description="Data-Independent Frame Sync" />
   <register name="SPORT2_CTL_A.IFS"             parent="SPORT2_CTL_A" bit-position="14" bit-size="1" description="Internal Frame Sync" />
   <register name="SPORT2_CTL_A.FSR"             parent="SPORT2_CTL_A" bit-position="13" bit-size="1" description="Frame Sync Required" />
   <register name="SPORT2_CTL_A.CKRE"            parent="SPORT2_CTL_A" bit-position="12" bit-size="1" description="Clock Rising Edge" />
   <register name="SPORT2_CTL_A.OPMODE"          parent="SPORT2_CTL_A" bit-position="11" bit-size="1" description="Operation mode" />
   <register name="SPORT2_CTL_A.ICLK"            parent="SPORT2_CTL_A" bit-position="10" bit-size="1" description="Internal Clock" />
   <register name="SPORT2_CTL_A.PACK"            parent="SPORT2_CTL_A" bit-position="9" bit-size="1" description="Packing Enable" />
   <register name="SPORT2_CTL_A.SLEN"            parent="SPORT2_CTL_A" bit-position="4" bit-size="5" description="Serial Word Length" />
   <register name="SPORT2_CTL_A.LSBF"            parent="SPORT2_CTL_A" bit-position="3" bit-size="1" description="Least-Significant Bit First" />
   <register name="SPORT2_CTL_A.DTYPE"           parent="SPORT2_CTL_A" bit-position="1" bit-size="2" description="Data Type" />
   <register name="SPORT2_CTL_A.SPENPRI"         parent="SPORT2_CTL_A" bit-position="0" bit-size="1" description="Serial Port Enable (Primary)" />
<register name="SPORT2_DIV_A"                    read-address="0xFFC40204" write-address="0xFFC40204" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'A' Divisor Register" />
   <register name="SPORT2_DIV_A.FSDIV"           parent="SPORT2_DIV_A" bit-position="16" bit-size="16" description="Frame Sync Divisor" />
   <register name="SPORT2_DIV_A.CLKDIV"          parent="SPORT2_DIV_A" bit-position="0" bit-size="16" description="Clock Divisor" />
<register name="SPORT2_MCTL_A"                   read-address="0xFFC40208" write-address="0xFFC40208" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'A' Multi-channel Control Register" />
   <register name="SPORT2_MCTL_A.WOFFSET"        parent="SPORT2_MCTL_A" bit-position="16" bit-size="10" description="Window Offset" />
   <register name="SPORT2_MCTL_A.WSIZE"          parent="SPORT2_MCTL_A" bit-position="8" bit-size="7" description="Window Size" />
   <register name="SPORT2_MCTL_A.MFD"            parent="SPORT2_MCTL_A" bit-position="4" bit-size="4" description="Multi-channel Frame Delay" />
   <register name="SPORT2_MCTL_A.MCPDE"          parent="SPORT2_MCTL_A" bit-position="2" bit-size="1" description="Multi-Channel Packing DMA Enable" />
   <register name="SPORT2_MCTL_A.MCE"            parent="SPORT2_MCTL_A" bit-position="0" bit-size="1" description="Multichannel enable" />
<register name="SPORT2_CS0_A"                    read-address="0xFFC4020C" write-address="0xFFC4020C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'A' Multi-channel 0-31 Select Register" />
<register name="SPORT2_CS1_A"                    read-address="0xFFC40210" write-address="0xFFC40210" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'A' Multi-channel 32-63 Select Register" />
<register name="SPORT2_CS2_A"                    read-address="0xFFC40214" write-address="0xFFC40214" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'A' Multi-channel 64-95 Select Register" />
<register name="SPORT2_CS3_A"                    read-address="0xFFC40218" write-address="0xFFC40218" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'A' Multi-channel 96-127 Select Register" />
<register name="SPORT2_ERR_A"                    read-address="0xFFC40220" write-address="0xFFC40220" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'A' Error Register" />
   <register name="SPORT2_ERR_A.FSERRSTAT"       parent="SPORT2_ERR_A" bit-position="6" bit-size="1" description="Frame Sync Error Status" />
   <register name="SPORT2_ERR_A.DERRSSTAT"       parent="SPORT2_ERR_A" bit-position="5" bit-size="1" description="Data Error Secondary Status" />
   <register name="SPORT2_ERR_A.DERRPSTAT"       parent="SPORT2_ERR_A" bit-position="4" bit-size="1" description="Data Error Primary Status" />
   <register name="SPORT2_ERR_A.FSERRMSK"        parent="SPORT2_ERR_A" bit-position="2" bit-size="1" description="Frame Sync Error (Interrupt) Mask" />
   <register name="SPORT2_ERR_A.DERRSMSK"        parent="SPORT2_ERR_A" bit-position="1" bit-size="1" description="Data Error Secondary (Interrupt) Mask" />
   <register name="SPORT2_ERR_A.DERRPMSK"        parent="SPORT2_ERR_A" bit-position="0" bit-size="1" description="Data Error Primary (Interrupt) Mask" />
<register name="SPORT2_MSTAT_A"                  read-address="0xFFC40224" write-address="0xFFC40224" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'A' Multi-channel Status Register" />
   <register name="SPORT2_MSTAT_A.CURCHAN"       parent="SPORT2_MSTAT_A" bit-position="0" bit-size="10" description="Current Channel" />
<register name="SPORT2_CTL2_A"                   read-address="0xFFC40228" write-address="0xFFC40228" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'A' Control 2 Register" />
   <register name="SPORT2_CTL2_A.CKMUXSEL"       parent="SPORT2_CTL2_A" bit-position="1" bit-size="1" description="Clock Multiplexer Select" />
   <register name="SPORT2_CTL2_A.FSMUXSEL"       parent="SPORT2_CTL2_A" bit-position="0" bit-size="1" description="Frame Sync Multiplexer Select" />
<register name="SPORT2_TXPRI_A"                  read-address="0xFFC40240" write-address="0xFFC40240" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'A' Tx Buffer (Primary) Register" />
<register name="SPORT2_RXPRI_A"                  read-address="0xFFC40244" write-address="0xFFC40244" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'A' Rx Buffer (Primary) Register" />
<register name="SPORT2_TXSEC_A"                  read-address="0xFFC40248" write-address="0xFFC40248" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'A' Tx Buffer (Secondary) Register" />
<register name="SPORT2_RXSEC_A"                  read-address="0xFFC4024C" write-address="0xFFC4024C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'A' Rx Buffer (Secondary) Register" />
<register name="SPORT2_CTL_B"                    read-address="0xFFC40280" write-address="0xFFC40280" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'B' Control Register" />
   <register name="SPORT2_CTL_B.DXSPRI"          parent="SPORT2_CTL_B" bit-position="30" bit-size="2" description="Data Transfer Buffer Status (Primary)" />
   <register name="SPORT2_CTL_B.DERRPRI"         parent="SPORT2_CTL_B" bit-position="29" bit-size="1" description="Data Error Status (Primary)" />
   <register name="SPORT2_CTL_B.DXSSEC"          parent="SPORT2_CTL_B" bit-position="27" bit-size="2" description="Data Transfer Buffer Status (Secondary)" />
   <register name="SPORT2_CTL_B.DERRSEC"         parent="SPORT2_CTL_B" bit-position="26" bit-size="1" description="Data Error Status (Secondary)" />
   <register name="SPORT2_CTL_B.SPTRAN"          parent="SPORT2_CTL_B" bit-position="25" bit-size="1" description="Serial Port Transfer Direction" />
   <register name="SPORT2_CTL_B.SPENSEC"         parent="SPORT2_CTL_B" bit-position="24" bit-size="1" description="Serial Port Enable (Secondary)" />
   <register name="SPORT2_CTL_B.GCLKEN"          parent="SPORT2_CTL_B" bit-position="21" bit-size="1" description="Gated Clock Enable" />
   <register name="SPORT2_CTL_B.TFIEN"           parent="SPORT2_CTL_B" bit-position="20" bit-size="1" description="Transmit Finish Interrupt Enable" />
   <register name="SPORT2_CTL_B.FSED"            parent="SPORT2_CTL_B" bit-position="19" bit-size="1" description="Frame Sync Edge Detect" />
   <register name="SPORT2_CTL_B.RJUST"           parent="SPORT2_CTL_B" bit-position="18" bit-size="1" description="Right-Justified Operation Mode" />
   <register name="SPORT2_CTL_B.LAFS"            parent="SPORT2_CTL_B" bit-position="17" bit-size="1" description="Late Frame Sync / OPMODE2" />
   <register name="SPORT2_CTL_B.LFS"             parent="SPORT2_CTL_B" bit-position="16" bit-size="1" description="Active-Low Frame Sync / L_FIRST / PLFS" />
   <register name="SPORT2_CTL_B.DIFS"            parent="SPORT2_CTL_B" bit-position="15" bit-size="1" description="Data-Independent Frame Sync" />
   <register name="SPORT2_CTL_B.IFS"             parent="SPORT2_CTL_B" bit-position="14" bit-size="1" description="Internal Frame Sync" />
   <register name="SPORT2_CTL_B.FSR"             parent="SPORT2_CTL_B" bit-position="13" bit-size="1" description="Frame Sync Required" />
   <register name="SPORT2_CTL_B.CKRE"            parent="SPORT2_CTL_B" bit-position="12" bit-size="1" description="Clock Rising Edge" />
   <register name="SPORT2_CTL_B.OPMODE"          parent="SPORT2_CTL_B" bit-position="11" bit-size="1" description="Operation mode" />
   <register name="SPORT2_CTL_B.ICLK"            parent="SPORT2_CTL_B" bit-position="10" bit-size="1" description="Internal Clock" />
   <register name="SPORT2_CTL_B.PACK"            parent="SPORT2_CTL_B" bit-position="9" bit-size="1" description="Packing Enable" />
   <register name="SPORT2_CTL_B.SLEN"            parent="SPORT2_CTL_B" bit-position="4" bit-size="5" description="Serial Word Length" />
   <register name="SPORT2_CTL_B.LSBF"            parent="SPORT2_CTL_B" bit-position="3" bit-size="1" description="Least-Significant Bit First" />
   <register name="SPORT2_CTL_B.DTYPE"           parent="SPORT2_CTL_B" bit-position="1" bit-size="2" description="Data Type" />
   <register name="SPORT2_CTL_B.SPENPRI"         parent="SPORT2_CTL_B" bit-position="0" bit-size="1" description="Serial Port Enable (Primary)" />
<register name="SPORT2_DIV_B"                    read-address="0xFFC40284" write-address="0xFFC40284" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'B' Divisor Register" />
   <register name="SPORT2_DIV_B.FSDIV"           parent="SPORT2_DIV_B" bit-position="16" bit-size="16" description="Frame Sync Divisor" />
   <register name="SPORT2_DIV_B.CLKDIV"          parent="SPORT2_DIV_B" bit-position="0" bit-size="16" description="Clock Divisor" />
<register name="SPORT2_MCTL_B"                   read-address="0xFFC40288" write-address="0xFFC40288" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'B' Multi-channel Control Register" />
   <register name="SPORT2_MCTL_B.WOFFSET"        parent="SPORT2_MCTL_B" bit-position="16" bit-size="10" description="Window Offset" />
   <register name="SPORT2_MCTL_B.WSIZE"          parent="SPORT2_MCTL_B" bit-position="8" bit-size="7" description="Window Size" />
   <register name="SPORT2_MCTL_B.MFD"            parent="SPORT2_MCTL_B" bit-position="4" bit-size="4" description="Multi-channel Frame Delay" />
   <register name="SPORT2_MCTL_B.MCPDE"          parent="SPORT2_MCTL_B" bit-position="2" bit-size="1" description="Multi-Channel Packing DMA Enable" />
   <register name="SPORT2_MCTL_B.MCE"            parent="SPORT2_MCTL_B" bit-position="0" bit-size="1" description="Multi-Channel Enable" />
<register name="SPORT2_CS0_B"                    read-address="0xFFC4028C" write-address="0xFFC4028C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'B' Multi-channel 0-31 Select Register" />
<register name="SPORT2_CS1_B"                    read-address="0xFFC40290" write-address="0xFFC40290" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'B' Multi-channel 32-63 Select Register" />
<register name="SPORT2_CS2_B"                    read-address="0xFFC40294" write-address="0xFFC40294" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'B' Multichannel 64-95 Select Register" />
<register name="SPORT2_CS3_B"                    read-address="0xFFC40298" write-address="0xFFC40298" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'B' Multichannel 96-127 Select Register" />
<register name="SPORT2_ERR_B"                    read-address="0xFFC402A0" write-address="0xFFC402A0" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'B' Error Register" />
   <register name="SPORT2_ERR_B.FSERRSTAT"       parent="SPORT2_ERR_B" bit-position="6" bit-size="1" description="Frame Sync Error Status" />
   <register name="SPORT2_ERR_B.DERRSSTAT"       parent="SPORT2_ERR_B" bit-position="5" bit-size="1" description="Data Error Secondary Status" />
   <register name="SPORT2_ERR_B.DERRPSTAT"       parent="SPORT2_ERR_B" bit-position="4" bit-size="1" description="Data Error Primary Status" />
   <register name="SPORT2_ERR_B.FSERRMSK"        parent="SPORT2_ERR_B" bit-position="2" bit-size="1" description="Frame Sync Error (Interrupt) Mask" />
   <register name="SPORT2_ERR_B.DERRSMSK"        parent="SPORT2_ERR_B" bit-position="1" bit-size="1" description="Data Error Secondary (Interrupt) Mask" />
   <register name="SPORT2_ERR_B.DERRPMSK"        parent="SPORT2_ERR_B" bit-position="0" bit-size="1" description="Data Error Primary (Interrupt) Mask" />
<register name="SPORT2_MSTAT_B"                  read-address="0xFFC402A4" write-address="0xFFC402A4" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'B' Multi-channel Status Register" />
   <register name="SPORT2_MSTAT_B.CURCHAN"       parent="SPORT2_MSTAT_B" bit-position="0" bit-size="10" description="Current Channel" />
<register name="SPORT2_CTL2_B"                   read-address="0xFFC402A8" write-address="0xFFC402A8" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'B' Control 2 Register" />
   <register name="SPORT2_CTL2_B.CKMUXSEL"       parent="SPORT2_CTL2_B" bit-position="1" bit-size="1" description="Clock Multiplexer Select" />
   <register name="SPORT2_CTL2_B.FSMUXSEL"       parent="SPORT2_CTL2_B" bit-position="0" bit-size="1" description="Frame Sync Multiplexer Select" />
<register name="SPORT2_TXPRI_B"                  read-address="0xFFC402C0" write-address="0xFFC402C0" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'B' Tx Buffer (Primary) Register" />
<register name="SPORT2_RXPRI_B"                  read-address="0xFFC402C4" write-address="0xFFC402C4" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'B' Rx Buffer (Primary) Register" />
<register name="SPORT2_TXSEC_B"                  read-address="0xFFC402C8" write-address="0xFFC402C8" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'B' Tx Buffer (Secondary) Register" />
<register name="SPORT2_RXSEC_B"                  read-address="0xFFC402CC" write-address="0xFFC402CC" bit-size="32" type="IO" mask="FFFFFFFF" group="SPORT2" description="SPORT2 Half SPORT 'B' Rx Buffer (Secondary) Register" />

<!-- ************************************* -->
<!-- ***  Serial Peripheral Interface  *** -->
<!-- ************************************* -->


<!-- ************** -->
<!-- ***  SPI0  *** -->
<!-- ************** -->

<register name="SPI0_CTL"                        read-address="0xFFC40404" write-address="0xFFC40404" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI0" description="SPI0 Control Register" />
   <register name="SPI0_CTL.SOSI"                parent="SPI0_CTL" bit-position="22" bit-size="1" description="Start on MOSI" />
   <register name="SPI0_CTL.MIOM"                parent="SPI0_CTL" bit-position="20" bit-size="2" description="Multiple I/O Mode" />
   <register name="SPI0_CTL.FMODE"               parent="SPI0_CTL" bit-position="18" bit-size="1" description="Fast-Mode Enable" />
   <register name="SPI0_CTL.FCWM"                parent="SPI0_CTL" bit-position="16" bit-size="2" description="Flow Control Watermark" />
   <register name="SPI0_CTL.FCPL"                parent="SPI0_CTL" bit-position="15" bit-size="1" description="Flow Control Polarity" />
   <register name="SPI0_CTL.FCCH"                parent="SPI0_CTL" bit-position="14" bit-size="1" description="Flow Control Channel Selection" />
   <register name="SPI0_CTL.FCEN"                parent="SPI0_CTL" bit-position="13" bit-size="1" description="Flow Control Enable" />
   <register name="SPI0_CTL.LSBF"                parent="SPI0_CTL" bit-position="12" bit-size="1" description="Least Significant Bit First" />
   <register name="SPI0_CTL.SIZE"                parent="SPI0_CTL" bit-position="9" bit-size="2" description="Word Transfer Size" />
   <register name="SPI0_CTL.EMISO"               parent="SPI0_CTL" bit-position="8" bit-size="1" description="Enable MISO" />
   <register name="SPI0_CTL.SELST"               parent="SPI0_CTL" bit-position="7" bit-size="1" description="Slave Select Polarity Between Transfers" />
   <register name="SPI0_CTL.ASSEL"               parent="SPI0_CTL" bit-position="6" bit-size="1" description="Slave Select Pin Control" />
   <register name="SPI0_CTL.CPOL"                parent="SPI0_CTL" bit-position="5" bit-size="1" description="Clock Polarity" />
   <register name="SPI0_CTL.CPHA"                parent="SPI0_CTL" bit-position="4" bit-size="1" description="Clock Phase" />
   <register name="SPI0_CTL.ODM"                 parent="SPI0_CTL" bit-position="3" bit-size="1" description="Open Drain Mode" />
   <register name="SPI0_CTL.PSSE"                parent="SPI0_CTL" bit-position="2" bit-size="1" description="Protected Slave Select Enable" />
   <register name="SPI0_CTL.MSTR"                parent="SPI0_CTL" bit-position="1" bit-size="1" description="Master / Slave" />
   <register name="SPI0_CTL.EN"                  parent="SPI0_CTL" bit-position="0" bit-size="1" description="Enable" />
<register name="SPI0_RXCTL"                      read-address="0xFFC40408" write-address="0xFFC40408" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI0" description="SPI0 Receive Control Register" />
   <register name="SPI0_RXCTL.RUWM"              parent="SPI0_RXCTL" bit-position="16" bit-size="3" description="Receive FIFO Urgent Watermark" />
   <register name="SPI0_RXCTL.RRWM"              parent="SPI0_RXCTL" bit-position="12" bit-size="2" description="Receive FIFO Regular Watermark" />
   <register name="SPI0_RXCTL.RDO"               parent="SPI0_RXCTL" bit-position="8" bit-size="1" description="Receive Data Overrun" />
   <register name="SPI0_RXCTL.RDR"               parent="SPI0_RXCTL" bit-position="4" bit-size="3" description="Receive Data Request" />
   <register name="SPI0_RXCTL.RWCEN"             parent="SPI0_RXCTL" bit-position="3" bit-size="1" description="Receive Word Counter Enable" />
   <register name="SPI0_RXCTL.RTI"               parent="SPI0_RXCTL" bit-position="2" bit-size="1" description="Receive Transfer Initiate" />
   <register name="SPI0_RXCTL.REN"               parent="SPI0_RXCTL" bit-position="0" bit-size="1" description="Receive Enable" />
<register name="SPI0_TXCTL"                      read-address="0xFFC4040C" write-address="0xFFC4040C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI0" description="SPI0 Transmit Control Register" />
   <register name="SPI0_TXCTL.TUWM"              parent="SPI0_TXCTL" bit-position="16" bit-size="3" description="FIFO Urgent Watermark" />
   <register name="SPI0_TXCTL.TRWM"              parent="SPI0_TXCTL" bit-position="12" bit-size="2" description="FIFO Regular Watermark" />
   <register name="SPI0_TXCTL.TDU"               parent="SPI0_TXCTL" bit-position="8" bit-size="1" description="Transmit Data Under-run" />
   <register name="SPI0_TXCTL.TDR"               parent="SPI0_TXCTL" bit-position="4" bit-size="3" description="Transmit Data Request" />
   <register name="SPI0_TXCTL.TWCEN"             parent="SPI0_TXCTL" bit-position="3" bit-size="1" description="Transmit Word Counter Enable" />
   <register name="SPI0_TXCTL.TTI"               parent="SPI0_TXCTL" bit-position="2" bit-size="1" description="Transmit Transfer Initiate" />
   <register name="SPI0_TXCTL.TEN"               parent="SPI0_TXCTL" bit-position="0" bit-size="1" description="Transmit Enable" />
<register name="SPI0_CLK"                        read-address="0xFFC40410" write-address="0xFFC40410" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI0" description="SPI0 Clock Rate Register" />
   <register name="SPI0_CLK.BAUD"                parent="SPI0_CLK" bit-position="0" bit-size="16" description="Baud Rate" />
<register name="SPI0_DLY"                        read-address="0xFFC40414" write-address="0xFFC40414" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI0" description="SPI0 Delay Register" />
   <register name="SPI0_DLY.LAGX"                parent="SPI0_DLY" bit-position="9" bit-size="1" description="Extended SPI Clock Lag Control" />
   <register name="SPI0_DLY.LEADX"               parent="SPI0_DLY" bit-position="8" bit-size="1" description="Extended SPI Clock Lead Control" />
   <register name="SPI0_DLY.STOP"                parent="SPI0_DLY" bit-position="0" bit-size="8" description="Transfer delay time in multiples of SPI clock period" />
<register name="SPI0_SLVSEL"                     read-address="0xFFC40418" write-address="0xFFC40418" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI0" description="SPI0 Slave Select Register" />
   <register name="SPI0_SLVSEL.SSEL7"            parent="SPI0_SLVSEL" bit-position="15" bit-size="1" description="Slave Select 7 Input" />
   <register name="SPI0_SLVSEL.SSEL6"            parent="SPI0_SLVSEL" bit-position="14" bit-size="1" description="Slave Select 6 Input" />
   <register name="SPI0_SLVSEL.SSEL5"            parent="SPI0_SLVSEL" bit-position="13" bit-size="1" description="Slave Select 5 Input" />
   <register name="SPI0_SLVSEL.SSEL4"            parent="SPI0_SLVSEL" bit-position="12" bit-size="1" description="Slave Select 4 Input" />
   <register name="SPI0_SLVSEL.SSEL3"            parent="SPI0_SLVSEL" bit-position="11" bit-size="1" description="Slave Select 3 Input" />
   <register name="SPI0_SLVSEL.SSEL2"            parent="SPI0_SLVSEL" bit-position="10" bit-size="1" description="Slave Select 2 Input" />
   <register name="SPI0_SLVSEL.SSEL1"            parent="SPI0_SLVSEL" bit-position="9" bit-size="1" description="Slave Select 1 Input" />
   <register name="SPI0_SLVSEL.SSE7"             parent="SPI0_SLVSEL" bit-position="7" bit-size="1" description="Slave Select 7 Enable" />
   <register name="SPI0_SLVSEL.SSE6"             parent="SPI0_SLVSEL" bit-position="6" bit-size="1" description="Slave Select 6 Enable" />
   <register name="SPI0_SLVSEL.SSE5"             parent="SPI0_SLVSEL" bit-position="5" bit-size="1" description="Slave Select 5 Enable" />
   <register name="SPI0_SLVSEL.SSE4"             parent="SPI0_SLVSEL" bit-position="4" bit-size="1" description="Slave Select 4 Enable" />
   <register name="SPI0_SLVSEL.SSE3"             parent="SPI0_SLVSEL" bit-position="3" bit-size="1" description="Slave Select 3 Enable" />
   <register name="SPI0_SLVSEL.SSE2"             parent="SPI0_SLVSEL" bit-position="2" bit-size="1" description="Slave Select 2 Enable" />
   <register name="SPI0_SLVSEL.SSE1"             parent="SPI0_SLVSEL" bit-position="1" bit-size="1" description="Slave Select 1 Enable" />
<register name="SPI0_RWC"                        read-address="0xFFC4041C" write-address="0xFFC4041C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI0" description="SPI0 Received Word Count Register" />
   <register name="SPI0_RWC.VALUE"               parent="SPI0_RWC" bit-position="0" bit-size="16" description="Received Word Count" />
<register name="SPI0_RWCR"                       read-address="0xFFC40420" write-address="0xFFC40420" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI0" description="SPI0 Received Word Count Reload Register" />
   <register name="SPI0_RWCR.VALUE"              parent="SPI0_RWCR" bit-position="0" bit-size="16" description="Received Word Count Reload" />
<register name="SPI0_TWC"                        read-address="0xFFC40424" write-address="0xFFC40424" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI0" description="SPI0 Transmitted Word Count Register" />
   <register name="SPI0_TWC.VALUE"               parent="SPI0_TWC" bit-position="0" bit-size="16" description="Transmitted Word Count" />
<register name="SPI0_TWCR"                       read-address="0xFFC40428" write-address="0xFFC40428" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI0" description="SPI0 Transmitted Word Count Reload Register" />
   <register name="SPI0_TWCR.VALUE"              parent="SPI0_TWCR" bit-position="0" bit-size="16" description="Transmitted Word Count Reload" />
<register name="SPI0_IMSK"                       read-address="0xFFC40430" write-address="0xFFC40430" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI0" description="SPI0 Interrupt Mask Register" />
   <register name="SPI0_IMSK.TF"                 parent="SPI0_IMSK" bit-position="11" bit-size="1" description="Transmit Finish Interrupt Mask" />
   <register name="SPI0_IMSK.RF"                 parent="SPI0_IMSK" bit-position="10" bit-size="1" description="Receive Finish Interrupt Mask" />
   <register name="SPI0_IMSK.TS"                 parent="SPI0_IMSK" bit-position="9" bit-size="1" description="Transmit Start Interrupt Mask" />
   <register name="SPI0_IMSK.RS"                 parent="SPI0_IMSK" bit-position="8" bit-size="1" description="Receive Start Interrupt Mask" />
   <register name="SPI0_IMSK.MF"                 parent="SPI0_IMSK" bit-position="7" bit-size="1" description="Mode Fault Interrupt Mask" />
   <register name="SPI0_IMSK.TC"                 parent="SPI0_IMSK" bit-position="6" bit-size="1" description="Transmit Collision Interrupt Mask" />
   <register name="SPI0_IMSK.TUR"                parent="SPI0_IMSK" bit-position="5" bit-size="1" description="Transmit Underrun Interrupt Mask" />
   <register name="SPI0_IMSK.ROR"                parent="SPI0_IMSK" bit-position="4" bit-size="1" description="Receive Overrun Interrupt Mask" />
   <register name="SPI0_IMSK.TUWM"               parent="SPI0_IMSK" bit-position="2" bit-size="1" description="Transmit Urgent Watermark Interrupt Mask" />
   <register name="SPI0_IMSK.RUWM"               parent="SPI0_IMSK" bit-position="1" bit-size="1" description="Receive Urgent Watermark Interrupt Mask" />
<register name="SPI0_IMSK_CLR"                   read-address="0xFFC40434" write-address="0xFFC40434" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI0" description="SPI0 Interrupt Mask Clear Register" />
   <register name="SPI0_IMSK_CLR.TF"             parent="SPI0_IMSK_CLR" bit-position="11" bit-size="1" description="Clear Transmit Finish Interrupt Mask" />
   <register name="SPI0_IMSK_CLR.RF"             parent="SPI0_IMSK_CLR" bit-position="10" bit-size="1" description="Clear Receive Finish Interrupt Mask" />
   <register name="SPI0_IMSK_CLR.TS"             parent="SPI0_IMSK_CLR" bit-position="9" bit-size="1" description="Clear Transmit Start Interrupt Mask" />
   <register name="SPI0_IMSK_CLR.RS"             parent="SPI0_IMSK_CLR" bit-position="8" bit-size="1" description="Clear Receive Start Interrupt Mask" />
   <register name="SPI0_IMSK_CLR.MF"             parent="SPI0_IMSK_CLR" bit-position="7" bit-size="1" description="Clear Mode Fault Interrupt Mask" />
   <register name="SPI0_IMSK_CLR.TC"             parent="SPI0_IMSK_CLR" bit-position="6" bit-size="1" description="Clear Transmit Collision Interrupt Mask" />
   <register name="SPI0_IMSK_CLR.TUR"            parent="SPI0_IMSK_CLR" bit-position="5" bit-size="1" description="Clear Transmit Under-run Interrupt Mask" />
   <register name="SPI0_IMSK_CLR.ROR"            parent="SPI0_IMSK_CLR" bit-position="4" bit-size="1" description="Clear Receive Overrun Interrupt Mask" />
   <register name="SPI0_IMSK_CLR.TUWM"           parent="SPI0_IMSK_CLR" bit-position="2" bit-size="1" description="Clear Transmit Urgent Watermark Interrupt Mask" />
   <register name="SPI0_IMSK_CLR.RUWM"           parent="SPI0_IMSK_CLR" bit-position="1" bit-size="1" description="Clear Receive Urgent Watermark Interrupt Mask" />
<register name="SPI0_IMSK_SET"                   read-address="0xFFC40438" write-address="0xFFC40438" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI0" description="SPI0 Interrupt Mask Set Register" />
   <register name="SPI0_IMSK_SET.TF"             parent="SPI0_IMSK_SET" bit-position="11" bit-size="1" description="Set Transmit Finish Interrupt Mask" />
   <register name="SPI0_IMSK_SET.RF"             parent="SPI0_IMSK_SET" bit-position="10" bit-size="1" description="Set Receive Finish Interrupt Mask" />
   <register name="SPI0_IMSK_SET.TS"             parent="SPI0_IMSK_SET" bit-position="9" bit-size="1" description="Set Transmit Start Interrupt Mask" />
   <register name="SPI0_IMSK_SET.RS"             parent="SPI0_IMSK_SET" bit-position="8" bit-size="1" description="Set Receive Start Interrupt Mask" />
   <register name="SPI0_IMSK_SET.MF"             parent="SPI0_IMSK_SET" bit-position="7" bit-size="1" description="Set Mode Fault Interrupt Mask" />
   <register name="SPI0_IMSK_SET.TC"             parent="SPI0_IMSK_SET" bit-position="6" bit-size="1" description="Set Transmit Collision Interrupt Mask" />
   <register name="SPI0_IMSK_SET.TUR"            parent="SPI0_IMSK_SET" bit-position="5" bit-size="1" description="Set Transmit Under-run  Interrupt Mask" />
   <register name="SPI0_IMSK_SET.ROR"            parent="SPI0_IMSK_SET" bit-position="4" bit-size="1" description="Set Receive Overrun Interrupt Mask" />
   <register name="SPI0_IMSK_SET.TUWM"           parent="SPI0_IMSK_SET" bit-position="2" bit-size="1" description="Set Transmit Urgent Watermark Interrupt Mask" />
   <register name="SPI0_IMSK_SET.RUWM"           parent="SPI0_IMSK_SET" bit-position="1" bit-size="1" description="Set Receive Urgent Watermark Interrupt Mask" />
<register name="SPI0_STAT"                       read-address="0xFFC40440" write-address="0xFFC40440" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI0" description="SPI0 Status Register" />
   <register name="SPI0_STAT.TFF"                parent="SPI0_STAT" bit-position="23" bit-size="1" description="SPI_TFIFO Full" />
   <register name="SPI0_STAT.RFE"                parent="SPI0_STAT" bit-position="22" bit-size="1" description="SPI_RFIFO Empty" />
   <register name="SPI0_STAT.FCS"                parent="SPI0_STAT" bit-position="20" bit-size="1" description="Flow Control Stall Indication" />
   <register name="SPI0_STAT.TFS"                parent="SPI0_STAT" bit-position="16" bit-size="3" description="SPI_TFIFO Status" />
   <register name="SPI0_STAT.RFS"                parent="SPI0_STAT" bit-position="12" bit-size="3" description="SPI_RFIFO Status" />
   <register name="SPI0_STAT.TF"                 parent="SPI0_STAT" bit-position="11" bit-size="1" description="Transmit Finish Indication" />
   <register name="SPI0_STAT.RF"                 parent="SPI0_STAT" bit-position="10" bit-size="1" description="Receive Finish Indication" />
   <register name="SPI0_STAT.TS"                 parent="SPI0_STAT" bit-position="9" bit-size="1" description="Transmit Start" />
   <register name="SPI0_STAT.RS"                 parent="SPI0_STAT" bit-position="8" bit-size="1" description="Receive Start" />
   <register name="SPI0_STAT.MF"                 parent="SPI0_STAT" bit-position="7" bit-size="1" description="Mode Fault Indication" />
   <register name="SPI0_STAT.TC"                 parent="SPI0_STAT" bit-position="6" bit-size="1" description="Transmit Collision Indication" />
   <register name="SPI0_STAT.TUR"                parent="SPI0_STAT" bit-position="5" bit-size="1" description="Transmit Underrun Indication" />
   <register name="SPI0_STAT.ROR"                parent="SPI0_STAT" bit-position="4" bit-size="1" description="Receive Overrun Indication" />
   <register name="SPI0_STAT.TUWM"               parent="SPI0_STAT" bit-position="2" bit-size="1" description="Transmit Urgent Watermark Breached" />
   <register name="SPI0_STAT.RUWM"               parent="SPI0_STAT" bit-position="1" bit-size="1" description="Receive Urgent Watermark Breached" />
   <register name="SPI0_STAT.SPIF"               parent="SPI0_STAT" bit-position="0" bit-size="1" description="SPI Finished" />
<register name="SPI0_ILAT"                       read-address="0xFFC40444" write-address="0xFFC40444" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI0" description="SPI0 Masked Interrupt Condition Register" />
   <register name="SPI0_ILAT.TF"                 parent="SPI0_ILAT" bit-position="11" bit-size="1" description="Transmit Finish Interrupt Latch" />
   <register name="SPI0_ILAT.RF"                 parent="SPI0_ILAT" bit-position="10" bit-size="1" description="Receive Finish Interrupt Latch" />
   <register name="SPI0_ILAT.TS"                 parent="SPI0_ILAT" bit-position="9" bit-size="1" description="Transmit Start Interrupt Latch" />
   <register name="SPI0_ILAT.RS"                 parent="SPI0_ILAT" bit-position="8" bit-size="1" description="Receive Start Interrupt Latch" />
   <register name="SPI0_ILAT.MF"                 parent="SPI0_ILAT" bit-position="7" bit-size="1" description="Mode Fault Interrupt Latch" />
   <register name="SPI0_ILAT.TC"                 parent="SPI0_ILAT" bit-position="6" bit-size="1" description="Transmit Collision Interrupt Latch" />
   <register name="SPI0_ILAT.TUR"                parent="SPI0_ILAT" bit-position="5" bit-size="1" description="Transmit Under-run Interrupt Latch" />
   <register name="SPI0_ILAT.ROR"                parent="SPI0_ILAT" bit-position="4" bit-size="1" description="Receive Overrun Interrupt Latch" />
   <register name="SPI0_ILAT.TUWM"               parent="SPI0_ILAT" bit-position="2" bit-size="1" description="Transmit Urgent Watermark Interrupt Latch" />
   <register name="SPI0_ILAT.RUWM"               parent="SPI0_ILAT" bit-position="1" bit-size="1" description="Receive Urgent Watermark Interrupt Latch" />
<register name="SPI0_ILAT_CLR"                   read-address="0xFFC40448" write-address="0xFFC40448" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI0" description="SPI0 Masked Interrupt Clear Register" />
   <register name="SPI0_ILAT_CLR.TF"             parent="SPI0_ILAT_CLR" bit-position="11" bit-size="1" description="Clear Transmit Finish Interrupt Latch" />
   <register name="SPI0_ILAT_CLR.RF"             parent="SPI0_ILAT_CLR" bit-position="10" bit-size="1" description="Clear Receive Finish Interrupt Latch" />
   <register name="SPI0_ILAT_CLR.TS"             parent="SPI0_ILAT_CLR" bit-position="9" bit-size="1" description="Clear Transmit Start Interrupt Latch" />
   <register name="SPI0_ILAT_CLR.RS"             parent="SPI0_ILAT_CLR" bit-position="8" bit-size="1" description="Clear Receive Start Interrupt Latch" />
   <register name="SPI0_ILAT_CLR.MF"             parent="SPI0_ILAT_CLR" bit-position="7" bit-size="1" description="Clear Mode Fault Interrupt Latch" />
   <register name="SPI0_ILAT_CLR.TC"             parent="SPI0_ILAT_CLR" bit-position="6" bit-size="1" description="Clear Transmit Collision Interrupt Latch" />
   <register name="SPI0_ILAT_CLR.TUR"            parent="SPI0_ILAT_CLR" bit-position="5" bit-size="1" description="Clear Transmit Under-run Interrupt Latch" />
   <register name="SPI0_ILAT_CLR.ROR"            parent="SPI0_ILAT_CLR" bit-position="4" bit-size="1" description="Clear Receive Overrun Interrupt Latch" />
   <register name="SPI0_ILAT_CLR.TUWM"           parent="SPI0_ILAT_CLR" bit-position="2" bit-size="1" description="Clear Transmit Urgent Watermark Interrupt Latch" />
   <register name="SPI0_ILAT_CLR.RUWM"           parent="SPI0_ILAT_CLR" bit-position="1" bit-size="1" description="Clear Receive Urgent Watermark Interrupt Latch" />
<register name="SPI0_RFIFO"                      read-address="0xFFC40450" write-address="0xFFC40450" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI0" description="SPI0 Receive FIFO Data Register" />
<register name="SPI0_TFIFO"                      read-address="0xFFC40458" write-address="0xFFC40458" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI0" description="SPI0 Transmit FIFO Data Register" />

<!-- ************** -->
<!-- ***  SPI1  *** -->
<!-- ************** -->

<register name="SPI1_CTL"                        read-address="0xFFC40504" write-address="0xFFC40504" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI1" description="SPI1 Control Register" />
   <register name="SPI1_CTL.SOSI"                parent="SPI1_CTL" bit-position="22" bit-size="1" description="Start on MOSI" />
   <register name="SPI1_CTL.MIOM"                parent="SPI1_CTL" bit-position="20" bit-size="2" description="Multiple I/O Mode" />
   <register name="SPI1_CTL.FMODE"               parent="SPI1_CTL" bit-position="18" bit-size="1" description="Fast-Mode Enable" />
   <register name="SPI1_CTL.FCWM"                parent="SPI1_CTL" bit-position="16" bit-size="2" description="Flow Control Watermark" />
   <register name="SPI1_CTL.FCPL"                parent="SPI1_CTL" bit-position="15" bit-size="1" description="Flow Control Polarity" />
   <register name="SPI1_CTL.FCCH"                parent="SPI1_CTL" bit-position="14" bit-size="1" description="Flow Control Channel Selection" />
   <register name="SPI1_CTL.FCEN"                parent="SPI1_CTL" bit-position="13" bit-size="1" description="Flow Control Enable" />
   <register name="SPI1_CTL.LSBF"                parent="SPI1_CTL" bit-position="12" bit-size="1" description="Least Significant Bit First" />
   <register name="SPI1_CTL.SIZE"                parent="SPI1_CTL" bit-position="9" bit-size="2" description="Word Transfer Size" />
   <register name="SPI1_CTL.EMISO"               parent="SPI1_CTL" bit-position="8" bit-size="1" description="Enable MISO" />
   <register name="SPI1_CTL.SELST"               parent="SPI1_CTL" bit-position="7" bit-size="1" description="Slave Select Polarity Between Transfers" />
   <register name="SPI1_CTL.ASSEL"               parent="SPI1_CTL" bit-position="6" bit-size="1" description="Slave Select Pin Control" />
   <register name="SPI1_CTL.CPOL"                parent="SPI1_CTL" bit-position="5" bit-size="1" description="Clock Polarity" />
   <register name="SPI1_CTL.CPHA"                parent="SPI1_CTL" bit-position="4" bit-size="1" description="Clock Phase" />
   <register name="SPI1_CTL.ODM"                 parent="SPI1_CTL" bit-position="3" bit-size="1" description="Open Drain Mode" />
   <register name="SPI1_CTL.PSSE"                parent="SPI1_CTL" bit-position="2" bit-size="1" description="Protected Slave Select Enable" />
   <register name="SPI1_CTL.MSTR"                parent="SPI1_CTL" bit-position="1" bit-size="1" description="Master / Slave" />
   <register name="SPI1_CTL.EN"                  parent="SPI1_CTL" bit-position="0" bit-size="1" description="Enable" />
<register name="SPI1_RXCTL"                      read-address="0xFFC40508" write-address="0xFFC40508" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI1" description="SPI1 Receive Control Register" />
   <register name="SPI1_RXCTL.RUWM"              parent="SPI1_RXCTL" bit-position="16" bit-size="3" description="Receive FIFO Urgent Watermark" />
   <register name="SPI1_RXCTL.RRWM"              parent="SPI1_RXCTL" bit-position="12" bit-size="2" description="Receive FIFO Regular Watermark" />
   <register name="SPI1_RXCTL.RDO"               parent="SPI1_RXCTL" bit-position="8" bit-size="1" description="Receive Data Overrun" />
   <register name="SPI1_RXCTL.RDR"               parent="SPI1_RXCTL" bit-position="4" bit-size="3" description="Receive Data Request" />
   <register name="SPI1_RXCTL.RWCEN"             parent="SPI1_RXCTL" bit-position="3" bit-size="1" description="Receive Word Counter Enable" />
   <register name="SPI1_RXCTL.RTI"               parent="SPI1_RXCTL" bit-position="2" bit-size="1" description="Receive Transfer Initiate" />
   <register name="SPI1_RXCTL.REN"               parent="SPI1_RXCTL" bit-position="0" bit-size="1" description="Receive Enable" />
<register name="SPI1_TXCTL"                      read-address="0xFFC4050C" write-address="0xFFC4050C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI1" description="SPI1 Transmit Control Register" />
   <register name="SPI1_TXCTL.TUWM"              parent="SPI1_TXCTL" bit-position="16" bit-size="3" description="FIFO Urgent Watermark" />
   <register name="SPI1_TXCTL.TRWM"              parent="SPI1_TXCTL" bit-position="12" bit-size="2" description="FIFO Regular Watermark" />
   <register name="SPI1_TXCTL.TDU"               parent="SPI1_TXCTL" bit-position="8" bit-size="1" description="Transmit Data Under-run" />
   <register name="SPI1_TXCTL.TDR"               parent="SPI1_TXCTL" bit-position="4" bit-size="3" description="Transmit Data Request" />
   <register name="SPI1_TXCTL.TWCEN"             parent="SPI1_TXCTL" bit-position="3" bit-size="1" description="Transmit Word Counter Enable" />
   <register name="SPI1_TXCTL.TTI"               parent="SPI1_TXCTL" bit-position="2" bit-size="1" description="Transmit Transfer Initiate" />
   <register name="SPI1_TXCTL.TEN"               parent="SPI1_TXCTL" bit-position="0" bit-size="1" description="Transmit Enable" />
<register name="SPI1_CLK"                        read-address="0xFFC40510" write-address="0xFFC40510" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI1" description="SPI1 Clock Rate Register" />
   <register name="SPI1_CLK.BAUD"                parent="SPI1_CLK" bit-position="0" bit-size="16" description="Baud Rate" />
<register name="SPI1_DLY"                        read-address="0xFFC40514" write-address="0xFFC40514" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI1" description="SPI1 Delay Register" />
   <register name="SPI1_DLY.LAGX"                parent="SPI1_DLY" bit-position="9" bit-size="1" description="Extended SPI Clock Lag Control" />
   <register name="SPI1_DLY.LEADX"               parent="SPI1_DLY" bit-position="8" bit-size="1" description="Extended SPI Clock Lead Control" />
   <register name="SPI1_DLY.STOP"                parent="SPI1_DLY" bit-position="0" bit-size="8" description="Transfer delay time in multiples of SPI clock period" />
<register name="SPI1_SLVSEL"                     read-address="0xFFC40518" write-address="0xFFC40518" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI1" description="SPI1 Slave Select Register" />
   <register name="SPI1_SLVSEL.SSEL7"            parent="SPI1_SLVSEL" bit-position="15" bit-size="1" description="Slave Select 7 Input" />
   <register name="SPI1_SLVSEL.SSEL6"            parent="SPI1_SLVSEL" bit-position="14" bit-size="1" description="Slave Select 6 Input" />
   <register name="SPI1_SLVSEL.SSEL5"            parent="SPI1_SLVSEL" bit-position="13" bit-size="1" description="Slave Select 5 Input" />
   <register name="SPI1_SLVSEL.SSEL4"            parent="SPI1_SLVSEL" bit-position="12" bit-size="1" description="Slave Select 4 Input" />
   <register name="SPI1_SLVSEL.SSEL3"            parent="SPI1_SLVSEL" bit-position="11" bit-size="1" description="Slave Select 3 Input" />
   <register name="SPI1_SLVSEL.SSEL2"            parent="SPI1_SLVSEL" bit-position="10" bit-size="1" description="Slave Select 2 Input" />
   <register name="SPI1_SLVSEL.SSEL1"            parent="SPI1_SLVSEL" bit-position="9" bit-size="1" description="Slave Select 1 Input" />
   <register name="SPI1_SLVSEL.SSE7"             parent="SPI1_SLVSEL" bit-position="7" bit-size="1" description="Slave Select 7 Enable" />
   <register name="SPI1_SLVSEL.SSE6"             parent="SPI1_SLVSEL" bit-position="6" bit-size="1" description="Slave Select 6 Enable" />
   <register name="SPI1_SLVSEL.SSE5"             parent="SPI1_SLVSEL" bit-position="5" bit-size="1" description="Slave Select 5 Enable" />
   <register name="SPI1_SLVSEL.SSE4"             parent="SPI1_SLVSEL" bit-position="4" bit-size="1" description="Slave Select 4 Enable" />
   <register name="SPI1_SLVSEL.SSE3"             parent="SPI1_SLVSEL" bit-position="3" bit-size="1" description="Slave Select 3 Enable" />
   <register name="SPI1_SLVSEL.SSE2"             parent="SPI1_SLVSEL" bit-position="2" bit-size="1" description="Slave Select 2 Enable" />
   <register name="SPI1_SLVSEL.SSE1"             parent="SPI1_SLVSEL" bit-position="1" bit-size="1" description="Slave Select 1 Enable" />
<register name="SPI1_RWC"                        read-address="0xFFC4051C" write-address="0xFFC4051C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI1" description="SPI1 Received Word Count Register" />
   <register name="SPI1_RWC.VALUE"               parent="SPI1_RWC" bit-position="0" bit-size="16" description="Received Word Count" />
<register name="SPI1_RWCR"                       read-address="0xFFC40520" write-address="0xFFC40520" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI1" description="SPI1 Received Word Count Reload Register" />
   <register name="SPI1_RWCR.VALUE"              parent="SPI1_RWCR" bit-position="0" bit-size="16" description="Received Word Count Reload" />
<register name="SPI1_TWC"                        read-address="0xFFC40524" write-address="0xFFC40524" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI1" description="SPI1 Transmitted Word Count Register" />
   <register name="SPI1_TWC.VALUE"               parent="SPI1_TWC" bit-position="0" bit-size="16" description="Transmitted Word Count" />
<register name="SPI1_TWCR"                       read-address="0xFFC40528" write-address="0xFFC40528" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI1" description="SPI1 Transmitted Word Count Reload Register" />
   <register name="SPI1_TWCR.VALUE"              parent="SPI1_TWCR" bit-position="0" bit-size="16" description="Transmitted Word Count Reload" />
<register name="SPI1_IMSK"                       read-address="0xFFC40530" write-address="0xFFC40530" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI1" description="SPI1 Interrupt Mask Register" />
   <register name="SPI1_IMSK.TF"                 parent="SPI1_IMSK" bit-position="11" bit-size="1" description="Transmit Finish Interrupt Mask" />
   <register name="SPI1_IMSK.RF"                 parent="SPI1_IMSK" bit-position="10" bit-size="1" description="Receive Finish Interrupt Mask" />
   <register name="SPI1_IMSK.TS"                 parent="SPI1_IMSK" bit-position="9" bit-size="1" description="Transmit Start Interrupt Mask" />
   <register name="SPI1_IMSK.RS"                 parent="SPI1_IMSK" bit-position="8" bit-size="1" description="Receive Start Interrupt Mask" />
   <register name="SPI1_IMSK.MF"                 parent="SPI1_IMSK" bit-position="7" bit-size="1" description="Mode Fault Interrupt Mask" />
   <register name="SPI1_IMSK.TC"                 parent="SPI1_IMSK" bit-position="6" bit-size="1" description="Transmit Collision Interrupt Mask" />
   <register name="SPI1_IMSK.TUR"                parent="SPI1_IMSK" bit-position="5" bit-size="1" description="Transmit Underrun Interrupt Mask" />
   <register name="SPI1_IMSK.ROR"                parent="SPI1_IMSK" bit-position="4" bit-size="1" description="Receive Overrun Interrupt Mask" />
   <register name="SPI1_IMSK.TUWM"               parent="SPI1_IMSK" bit-position="2" bit-size="1" description="Transmit Urgent Watermark Interrupt Mask" />
   <register name="SPI1_IMSK.RUWM"               parent="SPI1_IMSK" bit-position="1" bit-size="1" description="Receive Urgent Watermark Interrupt Mask" />
<register name="SPI1_IMSK_CLR"                   read-address="0xFFC40534" write-address="0xFFC40534" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI1" description="SPI1 Interrupt Mask Clear Register" />
   <register name="SPI1_IMSK_CLR.TF"             parent="SPI1_IMSK_CLR" bit-position="11" bit-size="1" description="Clear Transmit Finish Interrupt Mask" />
   <register name="SPI1_IMSK_CLR.RF"             parent="SPI1_IMSK_CLR" bit-position="10" bit-size="1" description="Clear Receive Finish Interrupt Mask" />
   <register name="SPI1_IMSK_CLR.TS"             parent="SPI1_IMSK_CLR" bit-position="9" bit-size="1" description="Clear Transmit Start Interrupt Mask" />
   <register name="SPI1_IMSK_CLR.RS"             parent="SPI1_IMSK_CLR" bit-position="8" bit-size="1" description="Clear Receive Start Interrupt Mask" />
   <register name="SPI1_IMSK_CLR.MF"             parent="SPI1_IMSK_CLR" bit-position="7" bit-size="1" description="Clear Mode Fault Interrupt Mask" />
   <register name="SPI1_IMSK_CLR.TC"             parent="SPI1_IMSK_CLR" bit-position="6" bit-size="1" description="Clear Transmit Collision Interrupt Mask" />
   <register name="SPI1_IMSK_CLR.TUR"            parent="SPI1_IMSK_CLR" bit-position="5" bit-size="1" description="Clear Transmit Under-run Interrupt Mask" />
   <register name="SPI1_IMSK_CLR.ROR"            parent="SPI1_IMSK_CLR" bit-position="4" bit-size="1" description="Clear Receive Overrun Interrupt Mask" />
   <register name="SPI1_IMSK_CLR.TUWM"           parent="SPI1_IMSK_CLR" bit-position="2" bit-size="1" description="Clear Transmit Urgent Watermark Interrupt Mask" />
   <register name="SPI1_IMSK_CLR.RUWM"           parent="SPI1_IMSK_CLR" bit-position="1" bit-size="1" description="Clear Receive Urgent Watermark Interrupt Mask" />
<register name="SPI1_IMSK_SET"                   read-address="0xFFC40538" write-address="0xFFC40538" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI1" description="SPI1 Interrupt Mask Set Register" />
   <register name="SPI1_IMSK_SET.TF"             parent="SPI1_IMSK_SET" bit-position="11" bit-size="1" description="Set Transmit Finish Interrupt Mask" />
   <register name="SPI1_IMSK_SET.RF"             parent="SPI1_IMSK_SET" bit-position="10" bit-size="1" description="Set Receive Finish Interrupt Mask" />
   <register name="SPI1_IMSK_SET.TS"             parent="SPI1_IMSK_SET" bit-position="9" bit-size="1" description="Set Transmit Start Interrupt Mask" />
   <register name="SPI1_IMSK_SET.RS"             parent="SPI1_IMSK_SET" bit-position="8" bit-size="1" description="Set Receive Start Interrupt Mask" />
   <register name="SPI1_IMSK_SET.MF"             parent="SPI1_IMSK_SET" bit-position="7" bit-size="1" description="Set Mode Fault Interrupt Mask" />
   <register name="SPI1_IMSK_SET.TC"             parent="SPI1_IMSK_SET" bit-position="6" bit-size="1" description="Set Transmit Collision Interrupt Mask" />
   <register name="SPI1_IMSK_SET.TUR"            parent="SPI1_IMSK_SET" bit-position="5" bit-size="1" description="Set Transmit Under-run  Interrupt Mask" />
   <register name="SPI1_IMSK_SET.ROR"            parent="SPI1_IMSK_SET" bit-position="4" bit-size="1" description="Set Receive Overrun Interrupt Mask" />
   <register name="SPI1_IMSK_SET.TUWM"           parent="SPI1_IMSK_SET" bit-position="2" bit-size="1" description="Set Transmit Urgent Watermark Interrupt Mask" />
   <register name="SPI1_IMSK_SET.RUWM"           parent="SPI1_IMSK_SET" bit-position="1" bit-size="1" description="Set Receive Urgent Watermark Interrupt Mask" />
<register name="SPI1_STAT"                       read-address="0xFFC40540" write-address="0xFFC40540" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI1" description="SPI1 Status Register" />
   <register name="SPI1_STAT.TFF"                parent="SPI1_STAT" bit-position="23" bit-size="1" description="SPI_TFIFO Full" />
   <register name="SPI1_STAT.RFE"                parent="SPI1_STAT" bit-position="22" bit-size="1" description="SPI_RFIFO Empty" />
   <register name="SPI1_STAT.FCS"                parent="SPI1_STAT" bit-position="20" bit-size="1" description="Flow Control Stall Indication" />
   <register name="SPI1_STAT.TFS"                parent="SPI1_STAT" bit-position="16" bit-size="3" description="SPI_TFIFO Status" />
   <register name="SPI1_STAT.RFS"                parent="SPI1_STAT" bit-position="12" bit-size="3" description="SPI_RFIFO Status" />
   <register name="SPI1_STAT.TF"                 parent="SPI1_STAT" bit-position="11" bit-size="1" description="Transmit Finish Indication" />
   <register name="SPI1_STAT.RF"                 parent="SPI1_STAT" bit-position="10" bit-size="1" description="Receive Finish Indication" />
   <register name="SPI1_STAT.TS"                 parent="SPI1_STAT" bit-position="9" bit-size="1" description="Transmit Start" />
   <register name="SPI1_STAT.RS"                 parent="SPI1_STAT" bit-position="8" bit-size="1" description="Receive Start" />
   <register name="SPI1_STAT.MF"                 parent="SPI1_STAT" bit-position="7" bit-size="1" description="Mode Fault Indication" />
   <register name="SPI1_STAT.TC"                 parent="SPI1_STAT" bit-position="6" bit-size="1" description="Transmit Collision Indication" />
   <register name="SPI1_STAT.TUR"                parent="SPI1_STAT" bit-position="5" bit-size="1" description="Transmit Underrun Indication" />
   <register name="SPI1_STAT.ROR"                parent="SPI1_STAT" bit-position="4" bit-size="1" description="Receive Overrun Indication" />
   <register name="SPI1_STAT.TUWM"               parent="SPI1_STAT" bit-position="2" bit-size="1" description="Transmit Urgent Watermark Breached" />
   <register name="SPI1_STAT.RUWM"               parent="SPI1_STAT" bit-position="1" bit-size="1" description="Receive Urgent Watermark Breached" />
   <register name="SPI1_STAT.SPIF"               parent="SPI1_STAT" bit-position="0" bit-size="1" description="SPI Finished" />
<register name="SPI1_ILAT"                       read-address="0xFFC40544" write-address="0xFFC40544" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI1" description="SPI1 Masked Interrupt Condition Register" />
   <register name="SPI1_ILAT.TF"                 parent="SPI1_ILAT" bit-position="11" bit-size="1" description="Transmit Finish Interrupt Latch" />
   <register name="SPI1_ILAT.RF"                 parent="SPI1_ILAT" bit-position="10" bit-size="1" description="Receive Finish Interrupt Latch" />
   <register name="SPI1_ILAT.TS"                 parent="SPI1_ILAT" bit-position="9" bit-size="1" description="Transmit Start Interrupt Latch" />
   <register name="SPI1_ILAT.RS"                 parent="SPI1_ILAT" bit-position="8" bit-size="1" description="Receive Start Interrupt Latch" />
   <register name="SPI1_ILAT.MF"                 parent="SPI1_ILAT" bit-position="7" bit-size="1" description="Mode Fault Interrupt Latch" />
   <register name="SPI1_ILAT.TC"                 parent="SPI1_ILAT" bit-position="6" bit-size="1" description="Transmit Collision Interrupt Latch" />
   <register name="SPI1_ILAT.TUR"                parent="SPI1_ILAT" bit-position="5" bit-size="1" description="Transmit Under-run Interrupt Latch" />
   <register name="SPI1_ILAT.ROR"                parent="SPI1_ILAT" bit-position="4" bit-size="1" description="Receive Overrun Interrupt Latch" />
   <register name="SPI1_ILAT.TUWM"               parent="SPI1_ILAT" bit-position="2" bit-size="1" description="Transmit Urgent Watermark Interrupt Latch" />
   <register name="SPI1_ILAT.RUWM"               parent="SPI1_ILAT" bit-position="1" bit-size="1" description="Receive Urgent Watermark Interrupt Latch" />
<register name="SPI1_ILAT_CLR"                   read-address="0xFFC40548" write-address="0xFFC40548" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI1" description="SPI1 Masked Interrupt Clear Register" />
   <register name="SPI1_ILAT_CLR.TF"             parent="SPI1_ILAT_CLR" bit-position="11" bit-size="1" description="Clear Transmit Finish Interrupt Latch" />
   <register name="SPI1_ILAT_CLR.RF"             parent="SPI1_ILAT_CLR" bit-position="10" bit-size="1" description="Clear Receive Finish Interrupt Latch" />
   <register name="SPI1_ILAT_CLR.TS"             parent="SPI1_ILAT_CLR" bit-position="9" bit-size="1" description="Clear Transmit Start Interrupt Latch" />
   <register name="SPI1_ILAT_CLR.RS"             parent="SPI1_ILAT_CLR" bit-position="8" bit-size="1" description="Clear Receive Start Interrupt Latch" />
   <register name="SPI1_ILAT_CLR.MF"             parent="SPI1_ILAT_CLR" bit-position="7" bit-size="1" description="Clear Mode Fault Interrupt Latch" />
   <register name="SPI1_ILAT_CLR.TC"             parent="SPI1_ILAT_CLR" bit-position="6" bit-size="1" description="Clear Transmit Collision Interrupt Latch" />
   <register name="SPI1_ILAT_CLR.TUR"            parent="SPI1_ILAT_CLR" bit-position="5" bit-size="1" description="Clear Transmit Under-run Interrupt Latch" />
   <register name="SPI1_ILAT_CLR.ROR"            parent="SPI1_ILAT_CLR" bit-position="4" bit-size="1" description="Clear Receive Overrun Interrupt Latch" />
   <register name="SPI1_ILAT_CLR.TUWM"           parent="SPI1_ILAT_CLR" bit-position="2" bit-size="1" description="Clear Transmit Urgent Watermark Interrupt Latch" />
   <register name="SPI1_ILAT_CLR.RUWM"           parent="SPI1_ILAT_CLR" bit-position="1" bit-size="1" description="Clear Receive Urgent Watermark Interrupt Latch" />
<register name="SPI1_RFIFO"                      read-address="0xFFC40550" write-address="0xFFC40550" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI1" description="SPI1 Receive FIFO Data Register" />
<register name="SPI1_TFIFO"                      read-address="0xFFC40558" write-address="0xFFC40558" bit-size="32" type="IO" mask="FFFFFFFF" group="SPI1" description="SPI1 Transmit FIFO Data Register" />

<!-- ********************* -->
<!-- ***  DMA Channel  *** -->
<!-- ********************* -->


<!-- ************** -->
<!-- ***  DMA0  *** -->
<!-- ************** -->

<register name="DMA0_DSCPTR_NXT"                 read-address="0xFFC41000" write-address="0xFFC41000" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA0" description="DMA0 Pointer to Next Initial Descriptor" />
<register name="DMA0_ADDRSTART"                  read-address="0xFFC41004" write-address="0xFFC41004" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA0" description="DMA0 Start Address of Current Buffer" />
<register name="DMA0_CFG"                        read-address="0xFFC41008" write-address="0xFFC41008" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA0" description="DMA0 Configuration Register" />
   <register name="DMA0_CFG.PDRF"                parent="DMA0_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA0_CFG.TWOD"                parent="DMA0_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA0_CFG.DESCIDCPY"           parent="DMA0_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA0_CFG.TOVEN"               parent="DMA0_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA0_CFG.TRIG"                parent="DMA0_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA0_CFG.INT"                 parent="DMA0_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA0_CFG.NDSIZE"              parent="DMA0_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA0_CFG.TWAIT"               parent="DMA0_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA0_CFG.FLOW"                parent="DMA0_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA0_CFG.MSIZE"               parent="DMA0_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA0_CFG.PSIZE"               parent="DMA0_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA0_CFG.CADDR"               parent="DMA0_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA0_CFG.SYNC"                parent="DMA0_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA0_CFG.WNR"                 parent="DMA0_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA0_CFG.EN"                  parent="DMA0_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA0_XCNT"                       read-address="0xFFC4100C" write-address="0xFFC4100C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA0" description="DMA0 Inner Loop Count Start Value" />
<register name="DMA0_XMOD"                       read-address="0xFFC41010" write-address="0xFFC41010" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA0" description="DMA0 Inner Loop Address Increment" />
<register name="DMA0_YCNT"                       read-address="0xFFC41014" write-address="0xFFC41014" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA0" description="DMA0 Outer Loop Count Start Value (2D only)" />
<register name="DMA0_YMOD"                       read-address="0xFFC41018" write-address="0xFFC41018" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA0" description="DMA0 Outer Loop Address Increment (2D only)" />
<register name="DMA0_DSCPTR_CUR"                 read-address="0xFFC41024" write-address="0xFFC41024" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA0" description="DMA0 Current Descriptor Pointer" />
<register name="DMA0_DSCPTR_PRV"                 read-address="0xFFC41028" write-address="0xFFC41028" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA0" description="DMA0 Previous Initial Descriptor Pointer" />
   <register name="DMA0_DSCPTR_PRV.DESCPPREV"    parent="DMA0_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA0_DSCPTR_PRV.PDPO"         parent="DMA0_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA0_ADDR_CUR"                   read-address="0xFFC4102C" write-address="0xFFC4102C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA0" description="DMA0 Current Address" />
<register name="DMA0_STAT"                       read-address="0xFFC41030" write-address="0xFFC41030" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA0" description="DMA0 Status Register" />
   <register name="DMA0_STAT.TWAIT"              parent="DMA0_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA0_STAT.FIFOFILL"           parent="DMA0_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA0_STAT.MBWID"              parent="DMA0_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA0_STAT.PBWID"              parent="DMA0_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA0_STAT.RUN"                parent="DMA0_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA0_STAT.ERRC"               parent="DMA0_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA0_STAT.PIRQ"               parent="DMA0_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA0_STAT.IRQERR"             parent="DMA0_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA0_STAT.IRQDONE"            parent="DMA0_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA0_XCNT_CUR"                   read-address="0xFFC41034" write-address="0xFFC41034" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA0" description="DMA0 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA0_YCNT_CUR"                   read-address="0xFFC41038" write-address="0xFFC41038" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA0" description="DMA0 Current Row Count (2D only)" />
<register name="DMA0_BWLCNT"                     read-address="0xFFC41040" write-address="0xFFC41040" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA0" description="DMA0 Bandwidth Limit Count" />
   <register name="DMA0_BWLCNT.VALUE"            parent="DMA0_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA0_BWLCNT_CUR"                 read-address="0xFFC41044" write-address="0xFFC41044" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA0" description="DMA0 Bandwidth Limit Count Current" />
   <register name="DMA0_BWLCNT_CUR.VALUE"        parent="DMA0_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA0_BWMCNT"                     read-address="0xFFC41048" write-address="0xFFC41048" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA0" description="DMA0 Bandwidth Monitor Count" />
<register name="DMA0_BWMCNT_CUR"                 read-address="0xFFC4104C" write-address="0xFFC4104C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA0" description="DMA0 Bandwidth Monitor Count Current" />

<!-- ************** -->
<!-- ***  DMA1  *** -->
<!-- ************** -->

<register name="DMA1_DSCPTR_NXT"                 read-address="0xFFC41080" write-address="0xFFC41080" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA1" description="DMA1 Pointer to Next Initial Descriptor" />
<register name="DMA1_ADDRSTART"                  read-address="0xFFC41084" write-address="0xFFC41084" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA1" description="DMA1 Start Address of Current Buffer" />
<register name="DMA1_CFG"                        read-address="0xFFC41088" write-address="0xFFC41088" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA1" description="DMA1 Configuration Register" />
   <register name="DMA1_CFG.PDRF"                parent="DMA1_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA1_CFG.TWOD"                parent="DMA1_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA1_CFG.DESCIDCPY"           parent="DMA1_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA1_CFG.TOVEN"               parent="DMA1_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA1_CFG.TRIG"                parent="DMA1_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA1_CFG.INT"                 parent="DMA1_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA1_CFG.NDSIZE"              parent="DMA1_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA1_CFG.TWAIT"               parent="DMA1_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA1_CFG.FLOW"                parent="DMA1_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA1_CFG.MSIZE"               parent="DMA1_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA1_CFG.PSIZE"               parent="DMA1_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA1_CFG.CADDR"               parent="DMA1_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA1_CFG.SYNC"                parent="DMA1_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA1_CFG.WNR"                 parent="DMA1_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA1_CFG.EN"                  parent="DMA1_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA1_XCNT"                       read-address="0xFFC4108C" write-address="0xFFC4108C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA1" description="DMA1 Inner Loop Count Start Value" />
<register name="DMA1_XMOD"                       read-address="0xFFC41090" write-address="0xFFC41090" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA1" description="DMA1 Inner Loop Address Increment" />
<register name="DMA1_YCNT"                       read-address="0xFFC41094" write-address="0xFFC41094" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA1" description="DMA1 Outer Loop Count Start Value (2D only)" />
<register name="DMA1_YMOD"                       read-address="0xFFC41098" write-address="0xFFC41098" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA1" description="DMA1 Outer Loop Address Increment (2D only)" />
<register name="DMA1_DSCPTR_CUR"                 read-address="0xFFC410A4" write-address="0xFFC410A4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA1" description="DMA1 Current Descriptor Pointer" />
<register name="DMA1_DSCPTR_PRV"                 read-address="0xFFC410A8" write-address="0xFFC410A8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA1" description="DMA1 Previous Initial Descriptor Pointer" />
   <register name="DMA1_DSCPTR_PRV.DESCPPREV"    parent="DMA1_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA1_DSCPTR_PRV.PDPO"         parent="DMA1_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA1_ADDR_CUR"                   read-address="0xFFC410AC" write-address="0xFFC410AC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA1" description="DMA1 Current Address" />
<register name="DMA1_STAT"                       read-address="0xFFC410B0" write-address="0xFFC410B0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA1" description="DMA1 Status Register" />
   <register name="DMA1_STAT.TWAIT"              parent="DMA1_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA1_STAT.FIFOFILL"           parent="DMA1_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA1_STAT.MBWID"              parent="DMA1_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA1_STAT.PBWID"              parent="DMA1_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA1_STAT.RUN"                parent="DMA1_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA1_STAT.ERRC"               parent="DMA1_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA1_STAT.PIRQ"               parent="DMA1_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA1_STAT.IRQERR"             parent="DMA1_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA1_STAT.IRQDONE"            parent="DMA1_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA1_XCNT_CUR"                   read-address="0xFFC410B4" write-address="0xFFC410B4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA1" description="DMA1 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA1_YCNT_CUR"                   read-address="0xFFC410B8" write-address="0xFFC410B8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA1" description="DMA1 Current Row Count (2D only)" />
<register name="DMA1_BWLCNT"                     read-address="0xFFC410C0" write-address="0xFFC410C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA1" description="DMA1 Bandwidth Limit Count" />
   <register name="DMA1_BWLCNT.VALUE"            parent="DMA1_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA1_BWLCNT_CUR"                 read-address="0xFFC410C4" write-address="0xFFC410C4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA1" description="DMA1 Bandwidth Limit Count Current" />
   <register name="DMA1_BWLCNT_CUR.VALUE"        parent="DMA1_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA1_BWMCNT"                     read-address="0xFFC410C8" write-address="0xFFC410C8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA1" description="DMA1 Bandwidth Monitor Count" />
<register name="DMA1_BWMCNT_CUR"                 read-address="0xFFC410CC" write-address="0xFFC410CC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA1" description="DMA1 Bandwidth Monitor Count Current" />

<!-- ************** -->
<!-- ***  DMA2  *** -->
<!-- ************** -->

<register name="DMA2_DSCPTR_NXT"                 read-address="0xFFC41100" write-address="0xFFC41100" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA2" description="DMA2 Pointer to Next Initial Descriptor" />
<register name="DMA2_ADDRSTART"                  read-address="0xFFC41104" write-address="0xFFC41104" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA2" description="DMA2 Start Address of Current Buffer" />
<register name="DMA2_CFG"                        read-address="0xFFC41108" write-address="0xFFC41108" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA2" description="DMA2 Configuration Register" />
   <register name="DMA2_CFG.PDRF"                parent="DMA2_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA2_CFG.TWOD"                parent="DMA2_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA2_CFG.DESCIDCPY"           parent="DMA2_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA2_CFG.TOVEN"               parent="DMA2_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA2_CFG.TRIG"                parent="DMA2_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA2_CFG.INT"                 parent="DMA2_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA2_CFG.NDSIZE"              parent="DMA2_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA2_CFG.TWAIT"               parent="DMA2_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA2_CFG.FLOW"                parent="DMA2_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA2_CFG.MSIZE"               parent="DMA2_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA2_CFG.PSIZE"               parent="DMA2_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA2_CFG.CADDR"               parent="DMA2_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA2_CFG.SYNC"                parent="DMA2_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA2_CFG.WNR"                 parent="DMA2_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA2_CFG.EN"                  parent="DMA2_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA2_XCNT"                       read-address="0xFFC4110C" write-address="0xFFC4110C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA2" description="DMA2 Inner Loop Count Start Value" />
<register name="DMA2_XMOD"                       read-address="0xFFC41110" write-address="0xFFC41110" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA2" description="DMA2 Inner Loop Address Increment" />
<register name="DMA2_YCNT"                       read-address="0xFFC41114" write-address="0xFFC41114" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA2" description="DMA2 Outer Loop Count Start Value (2D only)" />
<register name="DMA2_YMOD"                       read-address="0xFFC41118" write-address="0xFFC41118" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA2" description="DMA2 Outer Loop Address Increment (2D only)" />
<register name="DMA2_DSCPTR_CUR"                 read-address="0xFFC41124" write-address="0xFFC41124" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA2" description="DMA2 Current Descriptor Pointer" />
<register name="DMA2_DSCPTR_PRV"                 read-address="0xFFC41128" write-address="0xFFC41128" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA2" description="DMA2 Previous Initial Descriptor Pointer" />
   <register name="DMA2_DSCPTR_PRV.DESCPPREV"    parent="DMA2_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA2_DSCPTR_PRV.PDPO"         parent="DMA2_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA2_ADDR_CUR"                   read-address="0xFFC4112C" write-address="0xFFC4112C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA2" description="DMA2 Current Address" />
<register name="DMA2_STAT"                       read-address="0xFFC41130" write-address="0xFFC41130" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA2" description="DMA2 Status Register" />
   <register name="DMA2_STAT.TWAIT"              parent="DMA2_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA2_STAT.FIFOFILL"           parent="DMA2_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA2_STAT.MBWID"              parent="DMA2_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA2_STAT.PBWID"              parent="DMA2_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA2_STAT.RUN"                parent="DMA2_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA2_STAT.ERRC"               parent="DMA2_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA2_STAT.PIRQ"               parent="DMA2_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA2_STAT.IRQERR"             parent="DMA2_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA2_STAT.IRQDONE"            parent="DMA2_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA2_XCNT_CUR"                   read-address="0xFFC41134" write-address="0xFFC41134" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA2" description="DMA2 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA2_YCNT_CUR"                   read-address="0xFFC41138" write-address="0xFFC41138" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA2" description="DMA2 Current Row Count (2D only)" />
<register name="DMA2_BWLCNT"                     read-address="0xFFC41140" write-address="0xFFC41140" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA2" description="DMA2 Bandwidth Limit Count" />
   <register name="DMA2_BWLCNT.VALUE"            parent="DMA2_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA2_BWLCNT_CUR"                 read-address="0xFFC41144" write-address="0xFFC41144" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA2" description="DMA2 Bandwidth Limit Count Current" />
   <register name="DMA2_BWLCNT_CUR.VALUE"        parent="DMA2_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA2_BWMCNT"                     read-address="0xFFC41148" write-address="0xFFC41148" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA2" description="DMA2 Bandwidth Monitor Count" />
<register name="DMA2_BWMCNT_CUR"                 read-address="0xFFC4114C" write-address="0xFFC4114C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA2" description="DMA2 Bandwidth Monitor Count Current" />

<!-- ************** -->
<!-- ***  DMA3  *** -->
<!-- ************** -->

<register name="DMA3_DSCPTR_NXT"                 read-address="0xFFC41180" write-address="0xFFC41180" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA3" description="DMA3 Pointer to Next Initial Descriptor" />
<register name="DMA3_ADDRSTART"                  read-address="0xFFC41184" write-address="0xFFC41184" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA3" description="DMA3 Start Address of Current Buffer" />
<register name="DMA3_CFG"                        read-address="0xFFC41188" write-address="0xFFC41188" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA3" description="DMA3 Configuration Register" />
   <register name="DMA3_CFG.PDRF"                parent="DMA3_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA3_CFG.TWOD"                parent="DMA3_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA3_CFG.DESCIDCPY"           parent="DMA3_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA3_CFG.TOVEN"               parent="DMA3_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA3_CFG.TRIG"                parent="DMA3_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA3_CFG.INT"                 parent="DMA3_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA3_CFG.NDSIZE"              parent="DMA3_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA3_CFG.TWAIT"               parent="DMA3_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA3_CFG.FLOW"                parent="DMA3_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA3_CFG.MSIZE"               parent="DMA3_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA3_CFG.PSIZE"               parent="DMA3_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA3_CFG.CADDR"               parent="DMA3_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA3_CFG.SYNC"                parent="DMA3_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA3_CFG.WNR"                 parent="DMA3_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA3_CFG.EN"                  parent="DMA3_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA3_XCNT"                       read-address="0xFFC4118C" write-address="0xFFC4118C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA3" description="DMA3 Inner Loop Count Start Value" />
<register name="DMA3_XMOD"                       read-address="0xFFC41190" write-address="0xFFC41190" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA3" description="DMA3 Inner Loop Address Increment" />
<register name="DMA3_YCNT"                       read-address="0xFFC41194" write-address="0xFFC41194" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA3" description="DMA3 Outer Loop Count Start Value (2D only)" />
<register name="DMA3_YMOD"                       read-address="0xFFC41198" write-address="0xFFC41198" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA3" description="DMA3 Outer Loop Address Increment (2D only)" />
<register name="DMA3_DSCPTR_CUR"                 read-address="0xFFC411A4" write-address="0xFFC411A4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA3" description="DMA3 Current Descriptor Pointer" />
<register name="DMA3_DSCPTR_PRV"                 read-address="0xFFC411A8" write-address="0xFFC411A8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA3" description="DMA3 Previous Initial Descriptor Pointer" />
   <register name="DMA3_DSCPTR_PRV.DESCPPREV"    parent="DMA3_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA3_DSCPTR_PRV.PDPO"         parent="DMA3_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA3_ADDR_CUR"                   read-address="0xFFC411AC" write-address="0xFFC411AC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA3" description="DMA3 Current Address" />
<register name="DMA3_STAT"                       read-address="0xFFC411B0" write-address="0xFFC411B0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA3" description="DMA3 Status Register" />
   <register name="DMA3_STAT.TWAIT"              parent="DMA3_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA3_STAT.FIFOFILL"           parent="DMA3_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA3_STAT.MBWID"              parent="DMA3_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA3_STAT.PBWID"              parent="DMA3_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA3_STAT.RUN"                parent="DMA3_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA3_STAT.ERRC"               parent="DMA3_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA3_STAT.PIRQ"               parent="DMA3_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA3_STAT.IRQERR"             parent="DMA3_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA3_STAT.IRQDONE"            parent="DMA3_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA3_XCNT_CUR"                   read-address="0xFFC411B4" write-address="0xFFC411B4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA3" description="DMA3 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA3_YCNT_CUR"                   read-address="0xFFC411B8" write-address="0xFFC411B8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA3" description="DMA3 Current Row Count (2D only)" />
<register name="DMA3_BWLCNT"                     read-address="0xFFC411C0" write-address="0xFFC411C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA3" description="DMA3 Bandwidth Limit Count" />
   <register name="DMA3_BWLCNT.VALUE"            parent="DMA3_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA3_BWLCNT_CUR"                 read-address="0xFFC411C4" write-address="0xFFC411C4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA3" description="DMA3 Bandwidth Limit Count Current" />
   <register name="DMA3_BWLCNT_CUR.VALUE"        parent="DMA3_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA3_BWMCNT"                     read-address="0xFFC411C8" write-address="0xFFC411C8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA3" description="DMA3 Bandwidth Monitor Count" />
<register name="DMA3_BWMCNT_CUR"                 read-address="0xFFC411CC" write-address="0xFFC411CC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA3" description="DMA3 Bandwidth Monitor Count Current" />

<!-- ************** -->
<!-- ***  DMA4  *** -->
<!-- ************** -->

<register name="DMA4_DSCPTR_NXT"                 read-address="0xFFC41200" write-address="0xFFC41200" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA4" description="DMA4 Pointer to Next Initial Descriptor" />
<register name="DMA4_ADDRSTART"                  read-address="0xFFC41204" write-address="0xFFC41204" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA4" description="DMA4 Start Address of Current Buffer" />
<register name="DMA4_CFG"                        read-address="0xFFC41208" write-address="0xFFC41208" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA4" description="DMA4 Configuration Register" />
   <register name="DMA4_CFG.PDRF"                parent="DMA4_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA4_CFG.TWOD"                parent="DMA4_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA4_CFG.DESCIDCPY"           parent="DMA4_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA4_CFG.TOVEN"               parent="DMA4_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA4_CFG.TRIG"                parent="DMA4_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA4_CFG.INT"                 parent="DMA4_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA4_CFG.NDSIZE"              parent="DMA4_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA4_CFG.TWAIT"               parent="DMA4_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA4_CFG.FLOW"                parent="DMA4_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA4_CFG.MSIZE"               parent="DMA4_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA4_CFG.PSIZE"               parent="DMA4_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA4_CFG.CADDR"               parent="DMA4_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA4_CFG.SYNC"                parent="DMA4_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA4_CFG.WNR"                 parent="DMA4_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA4_CFG.EN"                  parent="DMA4_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA4_XCNT"                       read-address="0xFFC4120C" write-address="0xFFC4120C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA4" description="DMA4 Inner Loop Count Start Value" />
<register name="DMA4_XMOD"                       read-address="0xFFC41210" write-address="0xFFC41210" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA4" description="DMA4 Inner Loop Address Increment" />
<register name="DMA4_YCNT"                       read-address="0xFFC41214" write-address="0xFFC41214" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA4" description="DMA4 Outer Loop Count Start Value (2D only)" />
<register name="DMA4_YMOD"                       read-address="0xFFC41218" write-address="0xFFC41218" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA4" description="DMA4 Outer Loop Address Increment (2D only)" />
<register name="DMA4_DSCPTR_CUR"                 read-address="0xFFC41224" write-address="0xFFC41224" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA4" description="DMA4 Current Descriptor Pointer" />
<register name="DMA4_DSCPTR_PRV"                 read-address="0xFFC41228" write-address="0xFFC41228" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA4" description="DMA4 Previous Initial Descriptor Pointer" />
   <register name="DMA4_DSCPTR_PRV.DESCPPREV"    parent="DMA4_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA4_DSCPTR_PRV.PDPO"         parent="DMA4_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA4_ADDR_CUR"                   read-address="0xFFC4122C" write-address="0xFFC4122C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA4" description="DMA4 Current Address" />
<register name="DMA4_STAT"                       read-address="0xFFC41230" write-address="0xFFC41230" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA4" description="DMA4 Status Register" />
   <register name="DMA4_STAT.TWAIT"              parent="DMA4_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA4_STAT.FIFOFILL"           parent="DMA4_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA4_STAT.MBWID"              parent="DMA4_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA4_STAT.PBWID"              parent="DMA4_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA4_STAT.RUN"                parent="DMA4_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA4_STAT.ERRC"               parent="DMA4_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA4_STAT.PIRQ"               parent="DMA4_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA4_STAT.IRQERR"             parent="DMA4_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA4_STAT.IRQDONE"            parent="DMA4_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA4_XCNT_CUR"                   read-address="0xFFC41234" write-address="0xFFC41234" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA4" description="DMA4 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA4_YCNT_CUR"                   read-address="0xFFC41238" write-address="0xFFC41238" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA4" description="DMA4 Current Row Count (2D only)" />
<register name="DMA4_BWLCNT"                     read-address="0xFFC41240" write-address="0xFFC41240" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA4" description="DMA4 Bandwidth Limit Count" />
   <register name="DMA4_BWLCNT.VALUE"            parent="DMA4_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA4_BWLCNT_CUR"                 read-address="0xFFC41244" write-address="0xFFC41244" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA4" description="DMA4 Bandwidth Limit Count Current" />
   <register name="DMA4_BWLCNT_CUR.VALUE"        parent="DMA4_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA4_BWMCNT"                     read-address="0xFFC41248" write-address="0xFFC41248" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA4" description="DMA4 Bandwidth Monitor Count" />
<register name="DMA4_BWMCNT_CUR"                 read-address="0xFFC4124C" write-address="0xFFC4124C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA4" description="DMA4 Bandwidth Monitor Count Current" />

<!-- ************** -->
<!-- ***  DMA5  *** -->
<!-- ************** -->

<register name="DMA5_DSCPTR_NXT"                 read-address="0xFFC41280" write-address="0xFFC41280" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA5" description="DMA5 Pointer to Next Initial Descriptor" />
<register name="DMA5_ADDRSTART"                  read-address="0xFFC41284" write-address="0xFFC41284" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA5" description="DMA5 Start Address of Current Buffer" />
<register name="DMA5_CFG"                        read-address="0xFFC41288" write-address="0xFFC41288" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA5" description="DMA5 Configuration Register" />
   <register name="DMA5_CFG.PDRF"                parent="DMA5_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA5_CFG.TWOD"                parent="DMA5_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA5_CFG.DESCIDCPY"           parent="DMA5_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA5_CFG.TOVEN"               parent="DMA5_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA5_CFG.TRIG"                parent="DMA5_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA5_CFG.INT"                 parent="DMA5_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA5_CFG.NDSIZE"              parent="DMA5_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA5_CFG.TWAIT"               parent="DMA5_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA5_CFG.FLOW"                parent="DMA5_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA5_CFG.MSIZE"               parent="DMA5_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA5_CFG.PSIZE"               parent="DMA5_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA5_CFG.CADDR"               parent="DMA5_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA5_CFG.SYNC"                parent="DMA5_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA5_CFG.WNR"                 parent="DMA5_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA5_CFG.EN"                  parent="DMA5_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA5_XCNT"                       read-address="0xFFC4128C" write-address="0xFFC4128C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA5" description="DMA5 Inner Loop Count Start Value" />
<register name="DMA5_XMOD"                       read-address="0xFFC41290" write-address="0xFFC41290" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA5" description="DMA5 Inner Loop Address Increment" />
<register name="DMA5_YCNT"                       read-address="0xFFC41294" write-address="0xFFC41294" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA5" description="DMA5 Outer Loop Count Start Value (2D only)" />
<register name="DMA5_YMOD"                       read-address="0xFFC41298" write-address="0xFFC41298" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA5" description="DMA5 Outer Loop Address Increment (2D only)" />
<register name="DMA5_DSCPTR_CUR"                 read-address="0xFFC412A4" write-address="0xFFC412A4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA5" description="DMA5 Current Descriptor Pointer" />
<register name="DMA5_DSCPTR_PRV"                 read-address="0xFFC412A8" write-address="0xFFC412A8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA5" description="DMA5 Previous Initial Descriptor Pointer" />
   <register name="DMA5_DSCPTR_PRV.DESCPPREV"    parent="DMA5_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA5_DSCPTR_PRV.PDPO"         parent="DMA5_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA5_ADDR_CUR"                   read-address="0xFFC412AC" write-address="0xFFC412AC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA5" description="DMA5 Current Address" />
<register name="DMA5_STAT"                       read-address="0xFFC412B0" write-address="0xFFC412B0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA5" description="DMA5 Status Register" />
   <register name="DMA5_STAT.TWAIT"              parent="DMA5_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA5_STAT.FIFOFILL"           parent="DMA5_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA5_STAT.MBWID"              parent="DMA5_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA5_STAT.PBWID"              parent="DMA5_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA5_STAT.RUN"                parent="DMA5_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA5_STAT.ERRC"               parent="DMA5_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA5_STAT.PIRQ"               parent="DMA5_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA5_STAT.IRQERR"             parent="DMA5_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA5_STAT.IRQDONE"            parent="DMA5_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA5_XCNT_CUR"                   read-address="0xFFC412B4" write-address="0xFFC412B4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA5" description="DMA5 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA5_YCNT_CUR"                   read-address="0xFFC412B8" write-address="0xFFC412B8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA5" description="DMA5 Current Row Count (2D only)" />
<register name="DMA5_BWLCNT"                     read-address="0xFFC412C0" write-address="0xFFC412C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA5" description="DMA5 Bandwidth Limit Count" />
   <register name="DMA5_BWLCNT.VALUE"            parent="DMA5_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA5_BWLCNT_CUR"                 read-address="0xFFC412C4" write-address="0xFFC412C4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA5" description="DMA5 Bandwidth Limit Count Current" />
   <register name="DMA5_BWLCNT_CUR.VALUE"        parent="DMA5_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA5_BWMCNT"                     read-address="0xFFC412C8" write-address="0xFFC412C8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA5" description="DMA5 Bandwidth Monitor Count" />
<register name="DMA5_BWMCNT_CUR"                 read-address="0xFFC412CC" write-address="0xFFC412CC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA5" description="DMA5 Bandwidth Monitor Count Current" />

<!-- ************** -->
<!-- ***  DMA6  *** -->
<!-- ************** -->

<register name="DMA6_DSCPTR_NXT"                 read-address="0xFFC41300" write-address="0xFFC41300" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA6" description="DMA6 Pointer to Next Initial Descriptor" />
<register name="DMA6_ADDRSTART"                  read-address="0xFFC41304" write-address="0xFFC41304" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA6" description="DMA6 Start Address of Current Buffer" />
<register name="DMA6_CFG"                        read-address="0xFFC41308" write-address="0xFFC41308" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA6" description="DMA6 Configuration Register" />
   <register name="DMA6_CFG.PDRF"                parent="DMA6_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA6_CFG.TWOD"                parent="DMA6_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA6_CFG.DESCIDCPY"           parent="DMA6_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA6_CFG.TOVEN"               parent="DMA6_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA6_CFG.TRIG"                parent="DMA6_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA6_CFG.INT"                 parent="DMA6_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA6_CFG.NDSIZE"              parent="DMA6_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA6_CFG.TWAIT"               parent="DMA6_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA6_CFG.FLOW"                parent="DMA6_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA6_CFG.MSIZE"               parent="DMA6_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA6_CFG.PSIZE"               parent="DMA6_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA6_CFG.CADDR"               parent="DMA6_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA6_CFG.SYNC"                parent="DMA6_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA6_CFG.WNR"                 parent="DMA6_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA6_CFG.EN"                  parent="DMA6_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA6_XCNT"                       read-address="0xFFC4130C" write-address="0xFFC4130C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA6" description="DMA6 Inner Loop Count Start Value" />
<register name="DMA6_XMOD"                       read-address="0xFFC41310" write-address="0xFFC41310" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA6" description="DMA6 Inner Loop Address Increment" />
<register name="DMA6_YCNT"                       read-address="0xFFC41314" write-address="0xFFC41314" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA6" description="DMA6 Outer Loop Count Start Value (2D only)" />
<register name="DMA6_YMOD"                       read-address="0xFFC41318" write-address="0xFFC41318" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA6" description="DMA6 Outer Loop Address Increment (2D only)" />
<register name="DMA6_DSCPTR_CUR"                 read-address="0xFFC41324" write-address="0xFFC41324" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA6" description="DMA6 Current Descriptor Pointer" />
<register name="DMA6_DSCPTR_PRV"                 read-address="0xFFC41328" write-address="0xFFC41328" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA6" description="DMA6 Previous Initial Descriptor Pointer" />
   <register name="DMA6_DSCPTR_PRV.DESCPPREV"    parent="DMA6_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA6_DSCPTR_PRV.PDPO"         parent="DMA6_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA6_ADDR_CUR"                   read-address="0xFFC4132C" write-address="0xFFC4132C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA6" description="DMA6 Current Address" />
<register name="DMA6_STAT"                       read-address="0xFFC41330" write-address="0xFFC41330" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA6" description="DMA6 Status Register" />
   <register name="DMA6_STAT.TWAIT"              parent="DMA6_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA6_STAT.FIFOFILL"           parent="DMA6_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA6_STAT.MBWID"              parent="DMA6_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA6_STAT.PBWID"              parent="DMA6_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA6_STAT.RUN"                parent="DMA6_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA6_STAT.ERRC"               parent="DMA6_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA6_STAT.PIRQ"               parent="DMA6_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA6_STAT.IRQERR"             parent="DMA6_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA6_STAT.IRQDONE"            parent="DMA6_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA6_XCNT_CUR"                   read-address="0xFFC41334" write-address="0xFFC41334" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA6" description="DMA6 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA6_YCNT_CUR"                   read-address="0xFFC41338" write-address="0xFFC41338" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA6" description="DMA6 Current Row Count (2D only)" />
<register name="DMA6_BWLCNT"                     read-address="0xFFC41340" write-address="0xFFC41340" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA6" description="DMA6 Bandwidth Limit Count" />
   <register name="DMA6_BWLCNT.VALUE"            parent="DMA6_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA6_BWLCNT_CUR"                 read-address="0xFFC41344" write-address="0xFFC41344" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA6" description="DMA6 Bandwidth Limit Count Current" />
   <register name="DMA6_BWLCNT_CUR.VALUE"        parent="DMA6_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA6_BWMCNT"                     read-address="0xFFC41348" write-address="0xFFC41348" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA6" description="DMA6 Bandwidth Monitor Count" />
<register name="DMA6_BWMCNT_CUR"                 read-address="0xFFC4134C" write-address="0xFFC4134C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA6" description="DMA6 Bandwidth Monitor Count Current" />

<!-- ************** -->
<!-- ***  DMA7  *** -->
<!-- ************** -->

<register name="DMA7_DSCPTR_NXT"                 read-address="0xFFC41380" write-address="0xFFC41380" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA7" description="DMA7 Pointer to Next Initial Descriptor" />
<register name="DMA7_ADDRSTART"                  read-address="0xFFC41384" write-address="0xFFC41384" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA7" description="DMA7 Start Address of Current Buffer" />
<register name="DMA7_CFG"                        read-address="0xFFC41388" write-address="0xFFC41388" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA7" description="DMA7 Configuration Register" />
   <register name="DMA7_CFG.PDRF"                parent="DMA7_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA7_CFG.TWOD"                parent="DMA7_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA7_CFG.DESCIDCPY"           parent="DMA7_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA7_CFG.TOVEN"               parent="DMA7_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA7_CFG.TRIG"                parent="DMA7_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA7_CFG.INT"                 parent="DMA7_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA7_CFG.NDSIZE"              parent="DMA7_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA7_CFG.TWAIT"               parent="DMA7_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA7_CFG.FLOW"                parent="DMA7_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA7_CFG.MSIZE"               parent="DMA7_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA7_CFG.PSIZE"               parent="DMA7_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA7_CFG.CADDR"               parent="DMA7_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA7_CFG.SYNC"                parent="DMA7_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA7_CFG.WNR"                 parent="DMA7_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA7_CFG.EN"                  parent="DMA7_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA7_XCNT"                       read-address="0xFFC4138C" write-address="0xFFC4138C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA7" description="DMA7 Inner Loop Count Start Value" />
<register name="DMA7_XMOD"                       read-address="0xFFC41390" write-address="0xFFC41390" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA7" description="DMA7 Inner Loop Address Increment" />
<register name="DMA7_YCNT"                       read-address="0xFFC41394" write-address="0xFFC41394" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA7" description="DMA7 Outer Loop Count Start Value (2D only)" />
<register name="DMA7_YMOD"                       read-address="0xFFC41398" write-address="0xFFC41398" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA7" description="DMA7 Outer Loop Address Increment (2D only)" />
<register name="DMA7_DSCPTR_CUR"                 read-address="0xFFC413A4" write-address="0xFFC413A4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA7" description="DMA7 Current Descriptor Pointer" />
<register name="DMA7_DSCPTR_PRV"                 read-address="0xFFC413A8" write-address="0xFFC413A8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA7" description="DMA7 Previous Initial Descriptor Pointer" />
   <register name="DMA7_DSCPTR_PRV.DESCPPREV"    parent="DMA7_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA7_DSCPTR_PRV.PDPO"         parent="DMA7_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA7_ADDR_CUR"                   read-address="0xFFC413AC" write-address="0xFFC413AC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA7" description="DMA7 Current Address" />
<register name="DMA7_STAT"                       read-address="0xFFC413B0" write-address="0xFFC413B0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA7" description="DMA7 Status Register" />
   <register name="DMA7_STAT.TWAIT"              parent="DMA7_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA7_STAT.FIFOFILL"           parent="DMA7_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA7_STAT.MBWID"              parent="DMA7_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA7_STAT.PBWID"              parent="DMA7_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA7_STAT.RUN"                parent="DMA7_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA7_STAT.ERRC"               parent="DMA7_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA7_STAT.PIRQ"               parent="DMA7_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA7_STAT.IRQERR"             parent="DMA7_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA7_STAT.IRQDONE"            parent="DMA7_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA7_XCNT_CUR"                   read-address="0xFFC413B4" write-address="0xFFC413B4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA7" description="DMA7 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA7_YCNT_CUR"                   read-address="0xFFC413B8" write-address="0xFFC413B8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA7" description="DMA7 Current Row Count (2D only)" />
<register name="DMA7_BWLCNT"                     read-address="0xFFC413C0" write-address="0xFFC413C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA7" description="DMA7 Bandwidth Limit Count" />
   <register name="DMA7_BWLCNT.VALUE"            parent="DMA7_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA7_BWLCNT_CUR"                 read-address="0xFFC413C4" write-address="0xFFC413C4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA7" description="DMA7 Bandwidth Limit Count Current" />
   <register name="DMA7_BWLCNT_CUR.VALUE"        parent="DMA7_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA7_BWMCNT"                     read-address="0xFFC413C8" write-address="0xFFC413C8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA7" description="DMA7 Bandwidth Monitor Count" />
<register name="DMA7_BWMCNT_CUR"                 read-address="0xFFC413CC" write-address="0xFFC413CC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA7" description="DMA7 Bandwidth Monitor Count Current" />

<!-- ************** -->
<!-- ***  DMA8  *** -->
<!-- ************** -->

<register name="DMA8_DSCPTR_NXT"                 read-address="0xFFC41400" write-address="0xFFC41400" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA8" description="DMA8 Pointer to Next Initial Descriptor" />
<register name="DMA8_ADDRSTART"                  read-address="0xFFC41404" write-address="0xFFC41404" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA8" description="DMA8 Start Address of Current Buffer" />
<register name="DMA8_CFG"                        read-address="0xFFC41408" write-address="0xFFC41408" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA8" description="DMA8 Configuration Register" />
   <register name="DMA8_CFG.PDRF"                parent="DMA8_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA8_CFG.TWOD"                parent="DMA8_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA8_CFG.DESCIDCPY"           parent="DMA8_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA8_CFG.TOVEN"               parent="DMA8_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA8_CFG.TRIG"                parent="DMA8_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA8_CFG.INT"                 parent="DMA8_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA8_CFG.NDSIZE"              parent="DMA8_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA8_CFG.TWAIT"               parent="DMA8_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA8_CFG.FLOW"                parent="DMA8_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA8_CFG.MSIZE"               parent="DMA8_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA8_CFG.PSIZE"               parent="DMA8_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA8_CFG.CADDR"               parent="DMA8_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA8_CFG.SYNC"                parent="DMA8_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA8_CFG.WNR"                 parent="DMA8_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA8_CFG.EN"                  parent="DMA8_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA8_XCNT"                       read-address="0xFFC4140C" write-address="0xFFC4140C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA8" description="DMA8 Inner Loop Count Start Value" />
<register name="DMA8_XMOD"                       read-address="0xFFC41410" write-address="0xFFC41410" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA8" description="DMA8 Inner Loop Address Increment" />
<register name="DMA8_YCNT"                       read-address="0xFFC41414" write-address="0xFFC41414" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA8" description="DMA8 Outer Loop Count Start Value (2D only)" />
<register name="DMA8_YMOD"                       read-address="0xFFC41418" write-address="0xFFC41418" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA8" description="DMA8 Outer Loop Address Increment (2D only)" />
<register name="DMA8_DSCPTR_CUR"                 read-address="0xFFC41424" write-address="0xFFC41424" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA8" description="DMA8 Current Descriptor Pointer" />
<register name="DMA8_DSCPTR_PRV"                 read-address="0xFFC41428" write-address="0xFFC41428" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA8" description="DMA8 Previous Initial Descriptor Pointer" />
   <register name="DMA8_DSCPTR_PRV.DESCPPREV"    parent="DMA8_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA8_DSCPTR_PRV.PDPO"         parent="DMA8_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA8_ADDR_CUR"                   read-address="0xFFC4142C" write-address="0xFFC4142C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA8" description="DMA8 Current Address" />
<register name="DMA8_STAT"                       read-address="0xFFC41430" write-address="0xFFC41430" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA8" description="DMA8 Status Register" />
   <register name="DMA8_STAT.TWAIT"              parent="DMA8_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA8_STAT.FIFOFILL"           parent="DMA8_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA8_STAT.MBWID"              parent="DMA8_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA8_STAT.PBWID"              parent="DMA8_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA8_STAT.RUN"                parent="DMA8_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA8_STAT.ERRC"               parent="DMA8_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA8_STAT.PIRQ"               parent="DMA8_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA8_STAT.IRQERR"             parent="DMA8_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA8_STAT.IRQDONE"            parent="DMA8_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA8_XCNT_CUR"                   read-address="0xFFC41434" write-address="0xFFC41434" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA8" description="DMA8 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA8_YCNT_CUR"                   read-address="0xFFC41438" write-address="0xFFC41438" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA8" description="DMA8 Current Row Count (2D only)" />
<register name="DMA8_BWLCNT"                     read-address="0xFFC41440" write-address="0xFFC41440" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA8" description="DMA8 Bandwidth Limit Count" />
   <register name="DMA8_BWLCNT.VALUE"            parent="DMA8_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA8_BWLCNT_CUR"                 read-address="0xFFC41444" write-address="0xFFC41444" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA8" description="DMA8 Bandwidth Limit Count Current" />
   <register name="DMA8_BWLCNT_CUR.VALUE"        parent="DMA8_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA8_BWMCNT"                     read-address="0xFFC41448" write-address="0xFFC41448" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA8" description="DMA8 Bandwidth Monitor Count" />
<register name="DMA8_BWMCNT_CUR"                 read-address="0xFFC4144C" write-address="0xFFC4144C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA8" description="DMA8 Bandwidth Monitor Count Current" />

<!-- ************** -->
<!-- ***  DMA9  *** -->
<!-- ************** -->

<register name="DMA9_DSCPTR_NXT"                 read-address="0xFFC41480" write-address="0xFFC41480" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA9" description="DMA9 Pointer to Next Initial Descriptor" />
<register name="DMA9_ADDRSTART"                  read-address="0xFFC41484" write-address="0xFFC41484" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA9" description="DMA9 Start Address of Current Buffer" />
<register name="DMA9_CFG"                        read-address="0xFFC41488" write-address="0xFFC41488" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA9" description="DMA9 Configuration Register" />
   <register name="DMA9_CFG.PDRF"                parent="DMA9_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA9_CFG.TWOD"                parent="DMA9_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA9_CFG.DESCIDCPY"           parent="DMA9_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA9_CFG.TOVEN"               parent="DMA9_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA9_CFG.TRIG"                parent="DMA9_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA9_CFG.INT"                 parent="DMA9_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA9_CFG.NDSIZE"              parent="DMA9_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA9_CFG.TWAIT"               parent="DMA9_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA9_CFG.FLOW"                parent="DMA9_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA9_CFG.MSIZE"               parent="DMA9_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA9_CFG.PSIZE"               parent="DMA9_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA9_CFG.CADDR"               parent="DMA9_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA9_CFG.SYNC"                parent="DMA9_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA9_CFG.WNR"                 parent="DMA9_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA9_CFG.EN"                  parent="DMA9_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA9_XCNT"                       read-address="0xFFC4148C" write-address="0xFFC4148C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA9" description="DMA9 Inner Loop Count Start Value" />
<register name="DMA9_XMOD"                       read-address="0xFFC41490" write-address="0xFFC41490" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA9" description="DMA9 Inner Loop Address Increment" />
<register name="DMA9_YCNT"                       read-address="0xFFC41494" write-address="0xFFC41494" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA9" description="DMA9 Outer Loop Count Start Value (2D only)" />
<register name="DMA9_YMOD"                       read-address="0xFFC41498" write-address="0xFFC41498" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA9" description="DMA9 Outer Loop Address Increment (2D only)" />
<register name="DMA9_DSCPTR_CUR"                 read-address="0xFFC414A4" write-address="0xFFC414A4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA9" description="DMA9 Current Descriptor Pointer" />
<register name="DMA9_DSCPTR_PRV"                 read-address="0xFFC414A8" write-address="0xFFC414A8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA9" description="DMA9 Previous Initial Descriptor Pointer" />
   <register name="DMA9_DSCPTR_PRV.DESCPPREV"    parent="DMA9_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA9_DSCPTR_PRV.PDPO"         parent="DMA9_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA9_ADDR_CUR"                   read-address="0xFFC414AC" write-address="0xFFC414AC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA9" description="DMA9 Current Address" />
<register name="DMA9_STAT"                       read-address="0xFFC414B0" write-address="0xFFC414B0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA9" description="DMA9 Status Register" />
   <register name="DMA9_STAT.TWAIT"              parent="DMA9_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA9_STAT.FIFOFILL"           parent="DMA9_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA9_STAT.MBWID"              parent="DMA9_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA9_STAT.PBWID"              parent="DMA9_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA9_STAT.RUN"                parent="DMA9_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA9_STAT.ERRC"               parent="DMA9_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA9_STAT.PIRQ"               parent="DMA9_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA9_STAT.IRQERR"             parent="DMA9_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA9_STAT.IRQDONE"            parent="DMA9_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA9_XCNT_CUR"                   read-address="0xFFC414B4" write-address="0xFFC414B4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA9" description="DMA9 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA9_YCNT_CUR"                   read-address="0xFFC414B8" write-address="0xFFC414B8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA9" description="DMA9 Current Row Count (2D only)" />
<register name="DMA9_BWLCNT"                     read-address="0xFFC414C0" write-address="0xFFC414C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA9" description="DMA9 Bandwidth Limit Count" />
   <register name="DMA9_BWLCNT.VALUE"            parent="DMA9_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA9_BWLCNT_CUR"                 read-address="0xFFC414C4" write-address="0xFFC414C4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA9" description="DMA9 Bandwidth Limit Count Current" />
   <register name="DMA9_BWLCNT_CUR.VALUE"        parent="DMA9_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA9_BWMCNT"                     read-address="0xFFC414C8" write-address="0xFFC414C8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA9" description="DMA9 Bandwidth Monitor Count" />
<register name="DMA9_BWMCNT_CUR"                 read-address="0xFFC414CC" write-address="0xFFC414CC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA9" description="DMA9 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA10  *** -->
<!-- *************** -->

<register name="DMA10_DSCPTR_NXT"                read-address="0xFFC05000" write-address="0xFFC05000" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA10" description="DMA10 Pointer to Next Initial Descriptor" />
<register name="DMA10_ADDRSTART"                 read-address="0xFFC05004" write-address="0xFFC05004" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA10" description="DMA10 Start Address of Current Buffer" />
<register name="DMA10_CFG"                       read-address="0xFFC05008" write-address="0xFFC05008" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA10" description="DMA10 Configuration Register" />
   <register name="DMA10_CFG.PDRF"               parent="DMA10_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA10_CFG.TWOD"               parent="DMA10_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA10_CFG.DESCIDCPY"          parent="DMA10_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA10_CFG.TOVEN"              parent="DMA10_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA10_CFG.TRIG"               parent="DMA10_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA10_CFG.INT"                parent="DMA10_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA10_CFG.NDSIZE"             parent="DMA10_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA10_CFG.TWAIT"              parent="DMA10_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA10_CFG.FLOW"               parent="DMA10_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA10_CFG.MSIZE"              parent="DMA10_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA10_CFG.PSIZE"              parent="DMA10_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA10_CFG.CADDR"              parent="DMA10_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA10_CFG.SYNC"               parent="DMA10_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA10_CFG.WNR"                parent="DMA10_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA10_CFG.EN"                 parent="DMA10_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA10_XCNT"                      read-address="0xFFC0500C" write-address="0xFFC0500C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA10" description="DMA10 Inner Loop Count Start Value" />
<register name="DMA10_XMOD"                      read-address="0xFFC05010" write-address="0xFFC05010" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA10" description="DMA10 Inner Loop Address Increment" />
<register name="DMA10_YCNT"                      read-address="0xFFC05014" write-address="0xFFC05014" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA10" description="DMA10 Outer Loop Count Start Value (2D only)" />
<register name="DMA10_YMOD"                      read-address="0xFFC05018" write-address="0xFFC05018" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA10" description="DMA10 Outer Loop Address Increment (2D only)" />
<register name="DMA10_DSCPTR_CUR"                read-address="0xFFC05024" write-address="0xFFC05024" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA10" description="DMA10 Current Descriptor Pointer" />
<register name="DMA10_DSCPTR_PRV"                read-address="0xFFC05028" write-address="0xFFC05028" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA10" description="DMA10 Previous Initial Descriptor Pointer" />
   <register name="DMA10_DSCPTR_PRV.DESCPPREV"   parent="DMA10_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA10_DSCPTR_PRV.PDPO"        parent="DMA10_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA10_ADDR_CUR"                  read-address="0xFFC0502C" write-address="0xFFC0502C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA10" description="DMA10 Current Address" />
<register name="DMA10_STAT"                      read-address="0xFFC05030" write-address="0xFFC05030" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA10" description="DMA10 Status Register" />
   <register name="DMA10_STAT.TWAIT"             parent="DMA10_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA10_STAT.FIFOFILL"          parent="DMA10_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA10_STAT.MBWID"             parent="DMA10_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA10_STAT.PBWID"             parent="DMA10_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA10_STAT.RUN"               parent="DMA10_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA10_STAT.ERRC"              parent="DMA10_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA10_STAT.PIRQ"              parent="DMA10_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA10_STAT.IRQERR"            parent="DMA10_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA10_STAT.IRQDONE"           parent="DMA10_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA10_XCNT_CUR"                  read-address="0xFFC05034" write-address="0xFFC05034" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA10" description="DMA10 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA10_YCNT_CUR"                  read-address="0xFFC05038" write-address="0xFFC05038" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA10" description="DMA10 Current Row Count (2D only)" />
<register name="DMA10_BWLCNT"                    read-address="0xFFC05040" write-address="0xFFC05040" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA10" description="DMA10 Bandwidth Limit Count" />
   <register name="DMA10_BWLCNT.VALUE"           parent="DMA10_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA10_BWLCNT_CUR"                read-address="0xFFC05044" write-address="0xFFC05044" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA10" description="DMA10 Bandwidth Limit Count Current" />
   <register name="DMA10_BWLCNT_CUR.VALUE"       parent="DMA10_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA10_BWMCNT"                    read-address="0xFFC05048" write-address="0xFFC05048" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA10" description="DMA10 Bandwidth Monitor Count" />
<register name="DMA10_BWMCNT_CUR"                read-address="0xFFC0504C" write-address="0xFFC0504C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA10" description="DMA10 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA11  *** -->
<!-- *************** -->

<register name="DMA11_DSCPTR_NXT"                read-address="0xFFC05080" write-address="0xFFC05080" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA11" description="DMA11 Pointer to Next Initial Descriptor" />
<register name="DMA11_ADDRSTART"                 read-address="0xFFC05084" write-address="0xFFC05084" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA11" description="DMA11 Start Address of Current Buffer" />
<register name="DMA11_CFG"                       read-address="0xFFC05088" write-address="0xFFC05088" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA11" description="DMA11 Configuration Register" />
   <register name="DMA11_CFG.PDRF"               parent="DMA11_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA11_CFG.TWOD"               parent="DMA11_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA11_CFG.DESCIDCPY"          parent="DMA11_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA11_CFG.TOVEN"              parent="DMA11_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA11_CFG.TRIG"               parent="DMA11_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA11_CFG.INT"                parent="DMA11_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA11_CFG.NDSIZE"             parent="DMA11_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA11_CFG.TWAIT"              parent="DMA11_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA11_CFG.FLOW"               parent="DMA11_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA11_CFG.MSIZE"              parent="DMA11_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA11_CFG.PSIZE"              parent="DMA11_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA11_CFG.CADDR"              parent="DMA11_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA11_CFG.SYNC"               parent="DMA11_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA11_CFG.WNR"                parent="DMA11_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA11_CFG.EN"                 parent="DMA11_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA11_XCNT"                      read-address="0xFFC0508C" write-address="0xFFC0508C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA11" description="DMA11 Inner Loop Count Start Value" />
<register name="DMA11_XMOD"                      read-address="0xFFC05090" write-address="0xFFC05090" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA11" description="DMA11 Inner Loop Address Increment" />
<register name="DMA11_YCNT"                      read-address="0xFFC05094" write-address="0xFFC05094" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA11" description="DMA11 Outer Loop Count Start Value (2D only)" />
<register name="DMA11_YMOD"                      read-address="0xFFC05098" write-address="0xFFC05098" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA11" description="DMA11 Outer Loop Address Increment (2D only)" />
<register name="DMA11_DSCPTR_CUR"                read-address="0xFFC050A4" write-address="0xFFC050A4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA11" description="DMA11 Current Descriptor Pointer" />
<register name="DMA11_DSCPTR_PRV"                read-address="0xFFC050A8" write-address="0xFFC050A8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA11" description="DMA11 Previous Initial Descriptor Pointer" />
   <register name="DMA11_DSCPTR_PRV.DESCPPREV"   parent="DMA11_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA11_DSCPTR_PRV.PDPO"        parent="DMA11_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA11_ADDR_CUR"                  read-address="0xFFC050AC" write-address="0xFFC050AC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA11" description="DMA11 Current Address" />
<register name="DMA11_STAT"                      read-address="0xFFC050B0" write-address="0xFFC050B0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA11" description="DMA11 Status Register" />
   <register name="DMA11_STAT.TWAIT"             parent="DMA11_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA11_STAT.FIFOFILL"          parent="DMA11_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA11_STAT.MBWID"             parent="DMA11_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA11_STAT.PBWID"             parent="DMA11_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA11_STAT.RUN"               parent="DMA11_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA11_STAT.ERRC"              parent="DMA11_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA11_STAT.PIRQ"              parent="DMA11_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA11_STAT.IRQERR"            parent="DMA11_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA11_STAT.IRQDONE"           parent="DMA11_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA11_XCNT_CUR"                  read-address="0xFFC050B4" write-address="0xFFC050B4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA11" description="DMA11 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA11_YCNT_CUR"                  read-address="0xFFC050B8" write-address="0xFFC050B8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA11" description="DMA11 Current Row Count (2D only)" />
<register name="DMA11_BWLCNT"                    read-address="0xFFC050C0" write-address="0xFFC050C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA11" description="DMA11 Bandwidth Limit Count" />
   <register name="DMA11_BWLCNT.VALUE"           parent="DMA11_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA11_BWLCNT_CUR"                read-address="0xFFC050C4" write-address="0xFFC050C4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA11" description="DMA11 Bandwidth Limit Count Current" />
   <register name="DMA11_BWLCNT_CUR.VALUE"       parent="DMA11_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA11_BWMCNT"                    read-address="0xFFC050C8" write-address="0xFFC050C8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA11" description="DMA11 Bandwidth Monitor Count" />
<register name="DMA11_BWMCNT_CUR"                read-address="0xFFC050CC" write-address="0xFFC050CC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA11" description="DMA11 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA12  *** -->
<!-- *************** -->

<register name="DMA12_DSCPTR_NXT"                read-address="0xFFC05100" write-address="0xFFC05100" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA12" description="DMA12 Pointer to Next Initial Descriptor" />
<register name="DMA12_ADDRSTART"                 read-address="0xFFC05104" write-address="0xFFC05104" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA12" description="DMA12 Start Address of Current Buffer" />
<register name="DMA12_CFG"                       read-address="0xFFC05108" write-address="0xFFC05108" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA12" description="DMA12 Configuration Register" />
   <register name="DMA12_CFG.PDRF"               parent="DMA12_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA12_CFG.TWOD"               parent="DMA12_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA12_CFG.DESCIDCPY"          parent="DMA12_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA12_CFG.TOVEN"              parent="DMA12_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA12_CFG.TRIG"               parent="DMA12_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA12_CFG.INT"                parent="DMA12_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA12_CFG.NDSIZE"             parent="DMA12_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA12_CFG.TWAIT"              parent="DMA12_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA12_CFG.FLOW"               parent="DMA12_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA12_CFG.MSIZE"              parent="DMA12_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA12_CFG.PSIZE"              parent="DMA12_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA12_CFG.CADDR"              parent="DMA12_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA12_CFG.SYNC"               parent="DMA12_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA12_CFG.WNR"                parent="DMA12_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA12_CFG.EN"                 parent="DMA12_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA12_XCNT"                      read-address="0xFFC0510C" write-address="0xFFC0510C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA12" description="DMA12 Inner Loop Count Start Value" />
<register name="DMA12_XMOD"                      read-address="0xFFC05110" write-address="0xFFC05110" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA12" description="DMA12 Inner Loop Address Increment" />
<register name="DMA12_YCNT"                      read-address="0xFFC05114" write-address="0xFFC05114" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA12" description="DMA12 Outer Loop Count Start Value (2D only)" />
<register name="DMA12_YMOD"                      read-address="0xFFC05118" write-address="0xFFC05118" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA12" description="DMA12 Outer Loop Address Increment (2D only)" />
<register name="DMA12_DSCPTR_CUR"                read-address="0xFFC05124" write-address="0xFFC05124" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA12" description="DMA12 Current Descriptor Pointer" />
<register name="DMA12_DSCPTR_PRV"                read-address="0xFFC05128" write-address="0xFFC05128" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA12" description="DMA12 Previous Initial Descriptor Pointer" />
   <register name="DMA12_DSCPTR_PRV.DESCPPREV"   parent="DMA12_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA12_DSCPTR_PRV.PDPO"        parent="DMA12_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA12_ADDR_CUR"                  read-address="0xFFC0512C" write-address="0xFFC0512C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA12" description="DMA12 Current Address" />
<register name="DMA12_STAT"                      read-address="0xFFC05130" write-address="0xFFC05130" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA12" description="DMA12 Status Register" />
   <register name="DMA12_STAT.TWAIT"             parent="DMA12_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA12_STAT.FIFOFILL"          parent="DMA12_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA12_STAT.MBWID"             parent="DMA12_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA12_STAT.PBWID"             parent="DMA12_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA12_STAT.RUN"               parent="DMA12_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA12_STAT.ERRC"              parent="DMA12_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA12_STAT.PIRQ"              parent="DMA12_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA12_STAT.IRQERR"            parent="DMA12_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA12_STAT.IRQDONE"           parent="DMA12_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA12_XCNT_CUR"                  read-address="0xFFC05134" write-address="0xFFC05134" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA12" description="DMA12 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA12_YCNT_CUR"                  read-address="0xFFC05138" write-address="0xFFC05138" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA12" description="DMA12 Current Row Count (2D only)" />
<register name="DMA12_BWLCNT"                    read-address="0xFFC05140" write-address="0xFFC05140" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA12" description="DMA12 Bandwidth Limit Count" />
   <register name="DMA12_BWLCNT.VALUE"           parent="DMA12_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA12_BWLCNT_CUR"                read-address="0xFFC05144" write-address="0xFFC05144" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA12" description="DMA12 Bandwidth Limit Count Current" />
   <register name="DMA12_BWLCNT_CUR.VALUE"       parent="DMA12_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA12_BWMCNT"                    read-address="0xFFC05148" write-address="0xFFC05148" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA12" description="DMA12 Bandwidth Monitor Count" />
<register name="DMA12_BWMCNT_CUR"                read-address="0xFFC0514C" write-address="0xFFC0514C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA12" description="DMA12 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA13  *** -->
<!-- *************** -->

<register name="DMA13_DSCPTR_NXT"                read-address="0xFFC07000" write-address="0xFFC07000" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA13" description="DMA13 Pointer to Next Initial Descriptor" />
<register name="DMA13_ADDRSTART"                 read-address="0xFFC07004" write-address="0xFFC07004" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA13" description="DMA13 Start Address of Current Buffer" />
<register name="DMA13_CFG"                       read-address="0xFFC07008" write-address="0xFFC07008" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA13" description="DMA13 Configuration Register" />
   <register name="DMA13_CFG.PDRF"               parent="DMA13_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA13_CFG.TWOD"               parent="DMA13_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA13_CFG.DESCIDCPY"          parent="DMA13_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA13_CFG.TOVEN"              parent="DMA13_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA13_CFG.TRIG"               parent="DMA13_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA13_CFG.INT"                parent="DMA13_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA13_CFG.NDSIZE"             parent="DMA13_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA13_CFG.TWAIT"              parent="DMA13_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA13_CFG.FLOW"               parent="DMA13_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA13_CFG.MSIZE"              parent="DMA13_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA13_CFG.PSIZE"              parent="DMA13_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA13_CFG.CADDR"              parent="DMA13_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA13_CFG.SYNC"               parent="DMA13_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA13_CFG.WNR"                parent="DMA13_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA13_CFG.EN"                 parent="DMA13_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA13_XCNT"                      read-address="0xFFC0700C" write-address="0xFFC0700C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA13" description="DMA13 Inner Loop Count Start Value" />
<register name="DMA13_XMOD"                      read-address="0xFFC07010" write-address="0xFFC07010" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA13" description="DMA13 Inner Loop Address Increment" />
<register name="DMA13_YCNT"                      read-address="0xFFC07014" write-address="0xFFC07014" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA13" description="DMA13 Outer Loop Count Start Value (2D only)" />
<register name="DMA13_YMOD"                      read-address="0xFFC07018" write-address="0xFFC07018" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA13" description="DMA13 Outer Loop Address Increment (2D only)" />
<register name="DMA13_DSCPTR_CUR"                read-address="0xFFC07024" write-address="0xFFC07024" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA13" description="DMA13 Current Descriptor Pointer" />
<register name="DMA13_DSCPTR_PRV"                read-address="0xFFC07028" write-address="0xFFC07028" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA13" description="DMA13 Previous Initial Descriptor Pointer" />
   <register name="DMA13_DSCPTR_PRV.DESCPPREV"   parent="DMA13_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA13_DSCPTR_PRV.PDPO"        parent="DMA13_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA13_ADDR_CUR"                  read-address="0xFFC0702C" write-address="0xFFC0702C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA13" description="DMA13 Current Address" />
<register name="DMA13_STAT"                      read-address="0xFFC07030" write-address="0xFFC07030" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA13" description="DMA13 Status Register" />
   <register name="DMA13_STAT.TWAIT"             parent="DMA13_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA13_STAT.FIFOFILL"          parent="DMA13_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA13_STAT.MBWID"             parent="DMA13_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA13_STAT.PBWID"             parent="DMA13_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA13_STAT.RUN"               parent="DMA13_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA13_STAT.ERRC"              parent="DMA13_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA13_STAT.PIRQ"              parent="DMA13_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA13_STAT.IRQERR"            parent="DMA13_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA13_STAT.IRQDONE"           parent="DMA13_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA13_XCNT_CUR"                  read-address="0xFFC07034" write-address="0xFFC07034" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA13" description="DMA13 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA13_YCNT_CUR"                  read-address="0xFFC07038" write-address="0xFFC07038" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA13" description="DMA13 Current Row Count (2D only)" />
<register name="DMA13_BWLCNT"                    read-address="0xFFC07040" write-address="0xFFC07040" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA13" description="DMA13 Bandwidth Limit Count" />
   <register name="DMA13_BWLCNT.VALUE"           parent="DMA13_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA13_BWLCNT_CUR"                read-address="0xFFC07044" write-address="0xFFC07044" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA13" description="DMA13 Bandwidth Limit Count Current" />
   <register name="DMA13_BWLCNT_CUR.VALUE"       parent="DMA13_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA13_BWMCNT"                    read-address="0xFFC07048" write-address="0xFFC07048" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA13" description="DMA13 Bandwidth Monitor Count" />
<register name="DMA13_BWMCNT_CUR"                read-address="0xFFC0704C" write-address="0xFFC0704C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA13" description="DMA13 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA14  *** -->
<!-- *************** -->

<register name="DMA14_DSCPTR_NXT"                read-address="0xFFC07080" write-address="0xFFC07080" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA14" description="DMA14 Pointer to Next Initial Descriptor" />
<register name="DMA14_ADDRSTART"                 read-address="0xFFC07084" write-address="0xFFC07084" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA14" description="DMA14 Start Address of Current Buffer" />
<register name="DMA14_CFG"                       read-address="0xFFC07088" write-address="0xFFC07088" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA14" description="DMA14 Configuration Register" />
   <register name="DMA14_CFG.PDRF"               parent="DMA14_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA14_CFG.TWOD"               parent="DMA14_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA14_CFG.DESCIDCPY"          parent="DMA14_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA14_CFG.TOVEN"              parent="DMA14_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA14_CFG.TRIG"               parent="DMA14_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA14_CFG.INT"                parent="DMA14_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA14_CFG.NDSIZE"             parent="DMA14_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA14_CFG.TWAIT"              parent="DMA14_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA14_CFG.FLOW"               parent="DMA14_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA14_CFG.MSIZE"              parent="DMA14_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA14_CFG.PSIZE"              parent="DMA14_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA14_CFG.CADDR"              parent="DMA14_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA14_CFG.SYNC"               parent="DMA14_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA14_CFG.WNR"                parent="DMA14_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA14_CFG.EN"                 parent="DMA14_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA14_XCNT"                      read-address="0xFFC0708C" write-address="0xFFC0708C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA14" description="DMA14 Inner Loop Count Start Value" />
<register name="DMA14_XMOD"                      read-address="0xFFC07090" write-address="0xFFC07090" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA14" description="DMA14 Inner Loop Address Increment" />
<register name="DMA14_YCNT"                      read-address="0xFFC07094" write-address="0xFFC07094" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA14" description="DMA14 Outer Loop Count Start Value (2D only)" />
<register name="DMA14_YMOD"                      read-address="0xFFC07098" write-address="0xFFC07098" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA14" description="DMA14 Outer Loop Address Increment (2D only)" />
<register name="DMA14_DSCPTR_CUR"                read-address="0xFFC070A4" write-address="0xFFC070A4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA14" description="DMA14 Current Descriptor Pointer" />
<register name="DMA14_DSCPTR_PRV"                read-address="0xFFC070A8" write-address="0xFFC070A8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA14" description="DMA14 Previous Initial Descriptor Pointer" />
   <register name="DMA14_DSCPTR_PRV.DESCPPREV"   parent="DMA14_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA14_DSCPTR_PRV.PDPO"        parent="DMA14_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA14_ADDR_CUR"                  read-address="0xFFC070AC" write-address="0xFFC070AC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA14" description="DMA14 Current Address" />
<register name="DMA14_STAT"                      read-address="0xFFC070B0" write-address="0xFFC070B0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA14" description="DMA14 Status Register" />
   <register name="DMA14_STAT.TWAIT"             parent="DMA14_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA14_STAT.FIFOFILL"          parent="DMA14_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA14_STAT.MBWID"             parent="DMA14_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA14_STAT.PBWID"             parent="DMA14_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA14_STAT.RUN"               parent="DMA14_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA14_STAT.ERRC"              parent="DMA14_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA14_STAT.PIRQ"              parent="DMA14_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA14_STAT.IRQERR"            parent="DMA14_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA14_STAT.IRQDONE"           parent="DMA14_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA14_XCNT_CUR"                  read-address="0xFFC070B4" write-address="0xFFC070B4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA14" description="DMA14 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA14_YCNT_CUR"                  read-address="0xFFC070B8" write-address="0xFFC070B8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA14" description="DMA14 Current Row Count (2D only)" />
<register name="DMA14_BWLCNT"                    read-address="0xFFC070C0" write-address="0xFFC070C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA14" description="DMA14 Bandwidth Limit Count" />
   <register name="DMA14_BWLCNT.VALUE"           parent="DMA14_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA14_BWLCNT_CUR"                read-address="0xFFC070C4" write-address="0xFFC070C4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA14" description="DMA14 Bandwidth Limit Count Current" />
   <register name="DMA14_BWLCNT_CUR.VALUE"       parent="DMA14_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA14_BWMCNT"                    read-address="0xFFC070C8" write-address="0xFFC070C8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA14" description="DMA14 Bandwidth Monitor Count" />
<register name="DMA14_BWMCNT_CUR"                read-address="0xFFC070CC" write-address="0xFFC070CC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA14" description="DMA14 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA15  *** -->
<!-- *************** -->

<register name="DMA15_DSCPTR_NXT"                read-address="0xFFC07100" write-address="0xFFC07100" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA15" description="DMA15 Pointer to Next Initial Descriptor" />
<register name="DMA15_ADDRSTART"                 read-address="0xFFC07104" write-address="0xFFC07104" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA15" description="DMA15 Start Address of Current Buffer" />
<register name="DMA15_CFG"                       read-address="0xFFC07108" write-address="0xFFC07108" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA15" description="DMA15 Configuration Register" />
   <register name="DMA15_CFG.PDRF"               parent="DMA15_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA15_CFG.TWOD"               parent="DMA15_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA15_CFG.DESCIDCPY"          parent="DMA15_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA15_CFG.TOVEN"              parent="DMA15_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA15_CFG.TRIG"               parent="DMA15_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA15_CFG.INT"                parent="DMA15_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA15_CFG.NDSIZE"             parent="DMA15_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA15_CFG.TWAIT"              parent="DMA15_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA15_CFG.FLOW"               parent="DMA15_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA15_CFG.MSIZE"              parent="DMA15_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA15_CFG.PSIZE"              parent="DMA15_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA15_CFG.CADDR"              parent="DMA15_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA15_CFG.SYNC"               parent="DMA15_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA15_CFG.WNR"                parent="DMA15_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA15_CFG.EN"                 parent="DMA15_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA15_XCNT"                      read-address="0xFFC0710C" write-address="0xFFC0710C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA15" description="DMA15 Inner Loop Count Start Value" />
<register name="DMA15_XMOD"                      read-address="0xFFC07110" write-address="0xFFC07110" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA15" description="DMA15 Inner Loop Address Increment" />
<register name="DMA15_YCNT"                      read-address="0xFFC07114" write-address="0xFFC07114" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA15" description="DMA15 Outer Loop Count Start Value (2D only)" />
<register name="DMA15_YMOD"                      read-address="0xFFC07118" write-address="0xFFC07118" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA15" description="DMA15 Outer Loop Address Increment (2D only)" />
<register name="DMA15_DSCPTR_CUR"                read-address="0xFFC07124" write-address="0xFFC07124" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA15" description="DMA15 Current Descriptor Pointer" />
<register name="DMA15_DSCPTR_PRV"                read-address="0xFFC07128" write-address="0xFFC07128" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA15" description="DMA15 Previous Initial Descriptor Pointer" />
   <register name="DMA15_DSCPTR_PRV.DESCPPREV"   parent="DMA15_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA15_DSCPTR_PRV.PDPO"        parent="DMA15_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA15_ADDR_CUR"                  read-address="0xFFC0712C" write-address="0xFFC0712C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA15" description="DMA15 Current Address" />
<register name="DMA15_STAT"                      read-address="0xFFC07130" write-address="0xFFC07130" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA15" description="DMA15 Status Register" />
   <register name="DMA15_STAT.TWAIT"             parent="DMA15_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA15_STAT.FIFOFILL"          parent="DMA15_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA15_STAT.MBWID"             parent="DMA15_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA15_STAT.PBWID"             parent="DMA15_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA15_STAT.RUN"               parent="DMA15_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA15_STAT.ERRC"              parent="DMA15_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA15_STAT.PIRQ"              parent="DMA15_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA15_STAT.IRQERR"            parent="DMA15_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA15_STAT.IRQDONE"           parent="DMA15_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA15_XCNT_CUR"                  read-address="0xFFC07134" write-address="0xFFC07134" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA15" description="DMA15 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA15_YCNT_CUR"                  read-address="0xFFC07138" write-address="0xFFC07138" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA15" description="DMA15 Current Row Count (2D only)" />
<register name="DMA15_BWLCNT"                    read-address="0xFFC07140" write-address="0xFFC07140" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA15" description="DMA15 Bandwidth Limit Count" />
   <register name="DMA15_BWLCNT.VALUE"           parent="DMA15_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA15_BWLCNT_CUR"                read-address="0xFFC07144" write-address="0xFFC07144" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA15" description="DMA15 Bandwidth Limit Count Current" />
   <register name="DMA15_BWLCNT_CUR.VALUE"       parent="DMA15_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA15_BWMCNT"                    read-address="0xFFC07148" write-address="0xFFC07148" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA15" description="DMA15 Bandwidth Monitor Count" />
<register name="DMA15_BWMCNT_CUR"                read-address="0xFFC0714C" write-address="0xFFC0714C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA15" description="DMA15 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA16  *** -->
<!-- *************** -->

<register name="DMA16_DSCPTR_NXT"                read-address="0xFFC07180" write-address="0xFFC07180" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA16" description="DMA16 Pointer to Next Initial Descriptor" />
<register name="DMA16_ADDRSTART"                 read-address="0xFFC07184" write-address="0xFFC07184" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA16" description="DMA16 Start Address of Current Buffer" />
<register name="DMA16_CFG"                       read-address="0xFFC07188" write-address="0xFFC07188" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA16" description="DMA16 Configuration Register" />
   <register name="DMA16_CFG.PDRF"               parent="DMA16_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA16_CFG.TWOD"               parent="DMA16_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA16_CFG.DESCIDCPY"          parent="DMA16_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA16_CFG.TOVEN"              parent="DMA16_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA16_CFG.TRIG"               parent="DMA16_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA16_CFG.INT"                parent="DMA16_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA16_CFG.NDSIZE"             parent="DMA16_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA16_CFG.TWAIT"              parent="DMA16_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA16_CFG.FLOW"               parent="DMA16_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA16_CFG.MSIZE"              parent="DMA16_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA16_CFG.PSIZE"              parent="DMA16_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA16_CFG.CADDR"              parent="DMA16_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA16_CFG.SYNC"               parent="DMA16_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA16_CFG.WNR"                parent="DMA16_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA16_CFG.EN"                 parent="DMA16_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA16_XCNT"                      read-address="0xFFC0718C" write-address="0xFFC0718C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA16" description="DMA16 Inner Loop Count Start Value" />
<register name="DMA16_XMOD"                      read-address="0xFFC07190" write-address="0xFFC07190" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA16" description="DMA16 Inner Loop Address Increment" />
<register name="DMA16_YCNT"                      read-address="0xFFC07194" write-address="0xFFC07194" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA16" description="DMA16 Outer Loop Count Start Value (2D only)" />
<register name="DMA16_YMOD"                      read-address="0xFFC07198" write-address="0xFFC07198" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA16" description="DMA16 Outer Loop Address Increment (2D only)" />
<register name="DMA16_DSCPTR_CUR"                read-address="0xFFC071A4" write-address="0xFFC071A4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA16" description="DMA16 Current Descriptor Pointer" />
<register name="DMA16_DSCPTR_PRV"                read-address="0xFFC071A8" write-address="0xFFC071A8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA16" description="DMA16 Previous Initial Descriptor Pointer" />
   <register name="DMA16_DSCPTR_PRV.DESCPPREV"   parent="DMA16_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA16_DSCPTR_PRV.PDPO"        parent="DMA16_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA16_ADDR_CUR"                  read-address="0xFFC071AC" write-address="0xFFC071AC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA16" description="DMA16 Current Address" />
<register name="DMA16_STAT"                      read-address="0xFFC071B0" write-address="0xFFC071B0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA16" description="DMA16 Status Register" />
   <register name="DMA16_STAT.TWAIT"             parent="DMA16_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA16_STAT.FIFOFILL"          parent="DMA16_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA16_STAT.MBWID"             parent="DMA16_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA16_STAT.PBWID"             parent="DMA16_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA16_STAT.RUN"               parent="DMA16_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA16_STAT.ERRC"              parent="DMA16_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA16_STAT.PIRQ"              parent="DMA16_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA16_STAT.IRQERR"            parent="DMA16_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA16_STAT.IRQDONE"           parent="DMA16_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA16_XCNT_CUR"                  read-address="0xFFC071B4" write-address="0xFFC071B4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA16" description="DMA16 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA16_YCNT_CUR"                  read-address="0xFFC071B8" write-address="0xFFC071B8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA16" description="DMA16 Current Row Count (2D only)" />
<register name="DMA16_BWLCNT"                    read-address="0xFFC071C0" write-address="0xFFC071C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA16" description="DMA16 Bandwidth Limit Count" />
   <register name="DMA16_BWLCNT.VALUE"           parent="DMA16_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA16_BWLCNT_CUR"                read-address="0xFFC071C4" write-address="0xFFC071C4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA16" description="DMA16 Bandwidth Limit Count Current" />
   <register name="DMA16_BWLCNT_CUR.VALUE"       parent="DMA16_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA16_BWMCNT"                    read-address="0xFFC071C8" write-address="0xFFC071C8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA16" description="DMA16 Bandwidth Monitor Count" />
<register name="DMA16_BWMCNT_CUR"                read-address="0xFFC071CC" write-address="0xFFC071CC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA16" description="DMA16 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA17  *** -->
<!-- *************** -->

<register name="DMA17_DSCPTR_NXT"                read-address="0xFFC07200" write-address="0xFFC07200" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA17" description="DMA17 Pointer to Next Initial Descriptor" />
<register name="DMA17_ADDRSTART"                 read-address="0xFFC07204" write-address="0xFFC07204" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA17" description="DMA17 Start Address of Current Buffer" />
<register name="DMA17_CFG"                       read-address="0xFFC07208" write-address="0xFFC07208" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA17" description="DMA17 Configuration Register" />
   <register name="DMA17_CFG.PDRF"               parent="DMA17_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA17_CFG.TWOD"               parent="DMA17_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA17_CFG.DESCIDCPY"          parent="DMA17_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA17_CFG.TOVEN"              parent="DMA17_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA17_CFG.TRIG"               parent="DMA17_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA17_CFG.INT"                parent="DMA17_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA17_CFG.NDSIZE"             parent="DMA17_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA17_CFG.TWAIT"              parent="DMA17_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA17_CFG.FLOW"               parent="DMA17_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA17_CFG.MSIZE"              parent="DMA17_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA17_CFG.PSIZE"              parent="DMA17_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA17_CFG.CADDR"              parent="DMA17_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA17_CFG.SYNC"               parent="DMA17_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA17_CFG.WNR"                parent="DMA17_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA17_CFG.EN"                 parent="DMA17_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA17_XCNT"                      read-address="0xFFC0720C" write-address="0xFFC0720C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA17" description="DMA17 Inner Loop Count Start Value" />
<register name="DMA17_XMOD"                      read-address="0xFFC07210" write-address="0xFFC07210" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA17" description="DMA17 Inner Loop Address Increment" />
<register name="DMA17_YCNT"                      read-address="0xFFC07214" write-address="0xFFC07214" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA17" description="DMA17 Outer Loop Count Start Value (2D only)" />
<register name="DMA17_YMOD"                      read-address="0xFFC07218" write-address="0xFFC07218" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA17" description="DMA17 Outer Loop Address Increment (2D only)" />
<register name="DMA17_DSCPTR_CUR"                read-address="0xFFC07224" write-address="0xFFC07224" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA17" description="DMA17 Current Descriptor Pointer" />
<register name="DMA17_DSCPTR_PRV"                read-address="0xFFC07228" write-address="0xFFC07228" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA17" description="DMA17 Previous Initial Descriptor Pointer" />
   <register name="DMA17_DSCPTR_PRV.DESCPPREV"   parent="DMA17_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA17_DSCPTR_PRV.PDPO"        parent="DMA17_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA17_ADDR_CUR"                  read-address="0xFFC0722C" write-address="0xFFC0722C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA17" description="DMA17 Current Address" />
<register name="DMA17_STAT"                      read-address="0xFFC07230" write-address="0xFFC07230" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA17" description="DMA17 Status Register" />
   <register name="DMA17_STAT.TWAIT"             parent="DMA17_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA17_STAT.FIFOFILL"          parent="DMA17_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA17_STAT.MBWID"             parent="DMA17_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA17_STAT.PBWID"             parent="DMA17_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA17_STAT.RUN"               parent="DMA17_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA17_STAT.ERRC"              parent="DMA17_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA17_STAT.PIRQ"              parent="DMA17_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA17_STAT.IRQERR"            parent="DMA17_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA17_STAT.IRQDONE"           parent="DMA17_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA17_XCNT_CUR"                  read-address="0xFFC07234" write-address="0xFFC07234" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA17" description="DMA17 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA17_YCNT_CUR"                  read-address="0xFFC07238" write-address="0xFFC07238" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA17" description="DMA17 Current Row Count (2D only)" />
<register name="DMA17_BWLCNT"                    read-address="0xFFC07240" write-address="0xFFC07240" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA17" description="DMA17 Bandwidth Limit Count" />
   <register name="DMA17_BWLCNT.VALUE"           parent="DMA17_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA17_BWLCNT_CUR"                read-address="0xFFC07244" write-address="0xFFC07244" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA17" description="DMA17 Bandwidth Limit Count Current" />
   <register name="DMA17_BWLCNT_CUR.VALUE"       parent="DMA17_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA17_BWMCNT"                    read-address="0xFFC07248" write-address="0xFFC07248" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA17" description="DMA17 Bandwidth Monitor Count" />
<register name="DMA17_BWMCNT_CUR"                read-address="0xFFC0724C" write-address="0xFFC0724C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA17" description="DMA17 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA18  *** -->
<!-- *************** -->

<register name="DMA18_DSCPTR_NXT"                read-address="0xFFC07280" write-address="0xFFC07280" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA18" description="DMA18 Pointer to Next Initial Descriptor" />
<register name="DMA18_ADDRSTART"                 read-address="0xFFC07284" write-address="0xFFC07284" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA18" description="DMA18 Start Address of Current Buffer" />
<register name="DMA18_CFG"                       read-address="0xFFC07288" write-address="0xFFC07288" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA18" description="DMA18 Configuration Register" />
   <register name="DMA18_CFG.PDRF"               parent="DMA18_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA18_CFG.TWOD"               parent="DMA18_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA18_CFG.DESCIDCPY"          parent="DMA18_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA18_CFG.TOVEN"              parent="DMA18_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA18_CFG.TRIG"               parent="DMA18_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA18_CFG.INT"                parent="DMA18_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA18_CFG.NDSIZE"             parent="DMA18_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA18_CFG.TWAIT"              parent="DMA18_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA18_CFG.FLOW"               parent="DMA18_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA18_CFG.MSIZE"              parent="DMA18_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA18_CFG.PSIZE"              parent="DMA18_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA18_CFG.CADDR"              parent="DMA18_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA18_CFG.SYNC"               parent="DMA18_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA18_CFG.WNR"                parent="DMA18_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA18_CFG.EN"                 parent="DMA18_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA18_XCNT"                      read-address="0xFFC0728C" write-address="0xFFC0728C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA18" description="DMA18 Inner Loop Count Start Value" />
<register name="DMA18_XMOD"                      read-address="0xFFC07290" write-address="0xFFC07290" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA18" description="DMA18 Inner Loop Address Increment" />
<register name="DMA18_YCNT"                      read-address="0xFFC07294" write-address="0xFFC07294" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA18" description="DMA18 Outer Loop Count Start Value (2D only)" />
<register name="DMA18_YMOD"                      read-address="0xFFC07298" write-address="0xFFC07298" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA18" description="DMA18 Outer Loop Address Increment (2D only)" />
<register name="DMA18_DSCPTR_CUR"                read-address="0xFFC072A4" write-address="0xFFC072A4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA18" description="DMA18 Current Descriptor Pointer" />
<register name="DMA18_DSCPTR_PRV"                read-address="0xFFC072A8" write-address="0xFFC072A8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA18" description="DMA18 Previous Initial Descriptor Pointer" />
   <register name="DMA18_DSCPTR_PRV.DESCPPREV"   parent="DMA18_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA18_DSCPTR_PRV.PDPO"        parent="DMA18_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA18_ADDR_CUR"                  read-address="0xFFC072AC" write-address="0xFFC072AC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA18" description="DMA18 Current Address" />
<register name="DMA18_STAT"                      read-address="0xFFC072B0" write-address="0xFFC072B0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA18" description="DMA18 Status Register" />
   <register name="DMA18_STAT.TWAIT"             parent="DMA18_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA18_STAT.FIFOFILL"          parent="DMA18_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA18_STAT.MBWID"             parent="DMA18_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA18_STAT.PBWID"             parent="DMA18_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA18_STAT.RUN"               parent="DMA18_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA18_STAT.ERRC"              parent="DMA18_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA18_STAT.PIRQ"              parent="DMA18_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA18_STAT.IRQERR"            parent="DMA18_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA18_STAT.IRQDONE"           parent="DMA18_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA18_XCNT_CUR"                  read-address="0xFFC072B4" write-address="0xFFC072B4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA18" description="DMA18 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA18_YCNT_CUR"                  read-address="0xFFC072B8" write-address="0xFFC072B8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA18" description="DMA18 Current Row Count (2D only)" />
<register name="DMA18_BWLCNT"                    read-address="0xFFC072C0" write-address="0xFFC072C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA18" description="DMA18 Bandwidth Limit Count" />
   <register name="DMA18_BWLCNT.VALUE"           parent="DMA18_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA18_BWLCNT_CUR"                read-address="0xFFC072C4" write-address="0xFFC072C4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA18" description="DMA18 Bandwidth Limit Count Current" />
   <register name="DMA18_BWLCNT_CUR.VALUE"       parent="DMA18_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA18_BWMCNT"                    read-address="0xFFC072C8" write-address="0xFFC072C8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA18" description="DMA18 Bandwidth Monitor Count" />
<register name="DMA18_BWMCNT_CUR"                read-address="0xFFC072CC" write-address="0xFFC072CC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA18" description="DMA18 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA19  *** -->
<!-- *************** -->

<register name="DMA19_DSCPTR_NXT"                read-address="0xFFC07300" write-address="0xFFC07300" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA19" description="DMA19 Pointer to Next Initial Descriptor" />
<register name="DMA19_ADDRSTART"                 read-address="0xFFC07304" write-address="0xFFC07304" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA19" description="DMA19 Start Address of Current Buffer" />
<register name="DMA19_CFG"                       read-address="0xFFC07308" write-address="0xFFC07308" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA19" description="DMA19 Configuration Register" />
   <register name="DMA19_CFG.PDRF"               parent="DMA19_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA19_CFG.TWOD"               parent="DMA19_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA19_CFG.DESCIDCPY"          parent="DMA19_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA19_CFG.TOVEN"              parent="DMA19_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA19_CFG.TRIG"               parent="DMA19_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA19_CFG.INT"                parent="DMA19_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA19_CFG.NDSIZE"             parent="DMA19_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA19_CFG.TWAIT"              parent="DMA19_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA19_CFG.FLOW"               parent="DMA19_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA19_CFG.MSIZE"              parent="DMA19_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA19_CFG.PSIZE"              parent="DMA19_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA19_CFG.CADDR"              parent="DMA19_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA19_CFG.SYNC"               parent="DMA19_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA19_CFG.WNR"                parent="DMA19_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA19_CFG.EN"                 parent="DMA19_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA19_XCNT"                      read-address="0xFFC0730C" write-address="0xFFC0730C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA19" description="DMA19 Inner Loop Count Start Value" />
<register name="DMA19_XMOD"                      read-address="0xFFC07310" write-address="0xFFC07310" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA19" description="DMA19 Inner Loop Address Increment" />
<register name="DMA19_YCNT"                      read-address="0xFFC07314" write-address="0xFFC07314" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA19" description="DMA19 Outer Loop Count Start Value (2D only)" />
<register name="DMA19_YMOD"                      read-address="0xFFC07318" write-address="0xFFC07318" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA19" description="DMA19 Outer Loop Address Increment (2D only)" />
<register name="DMA19_DSCPTR_CUR"                read-address="0xFFC07324" write-address="0xFFC07324" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA19" description="DMA19 Current Descriptor Pointer" />
<register name="DMA19_DSCPTR_PRV"                read-address="0xFFC07328" write-address="0xFFC07328" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA19" description="DMA19 Previous Initial Descriptor Pointer" />
   <register name="DMA19_DSCPTR_PRV.DESCPPREV"   parent="DMA19_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA19_DSCPTR_PRV.PDPO"        parent="DMA19_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA19_ADDR_CUR"                  read-address="0xFFC0732C" write-address="0xFFC0732C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA19" description="DMA19 Current Address" />
<register name="DMA19_STAT"                      read-address="0xFFC07330" write-address="0xFFC07330" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA19" description="DMA19 Status Register" />
   <register name="DMA19_STAT.TWAIT"             parent="DMA19_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA19_STAT.FIFOFILL"          parent="DMA19_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA19_STAT.MBWID"             parent="DMA19_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA19_STAT.PBWID"             parent="DMA19_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA19_STAT.RUN"               parent="DMA19_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA19_STAT.ERRC"              parent="DMA19_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA19_STAT.PIRQ"              parent="DMA19_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA19_STAT.IRQERR"            parent="DMA19_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA19_STAT.IRQDONE"           parent="DMA19_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA19_XCNT_CUR"                  read-address="0xFFC07334" write-address="0xFFC07334" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA19" description="DMA19 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA19_YCNT_CUR"                  read-address="0xFFC07338" write-address="0xFFC07338" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA19" description="DMA19 Current Row Count (2D only)" />
<register name="DMA19_BWLCNT"                    read-address="0xFFC07340" write-address="0xFFC07340" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA19" description="DMA19 Bandwidth Limit Count" />
   <register name="DMA19_BWLCNT.VALUE"           parent="DMA19_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA19_BWLCNT_CUR"                read-address="0xFFC07344" write-address="0xFFC07344" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA19" description="DMA19 Bandwidth Limit Count Current" />
   <register name="DMA19_BWLCNT_CUR.VALUE"       parent="DMA19_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA19_BWMCNT"                    read-address="0xFFC07348" write-address="0xFFC07348" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA19" description="DMA19 Bandwidth Monitor Count" />
<register name="DMA19_BWMCNT_CUR"                read-address="0xFFC0734C" write-address="0xFFC0734C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA19" description="DMA19 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA20  *** -->
<!-- *************** -->

<register name="DMA20_DSCPTR_NXT"                read-address="0xFFC07380" write-address="0xFFC07380" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA20" description="DMA20 Pointer to Next Initial Descriptor" />
<register name="DMA20_ADDRSTART"                 read-address="0xFFC07384" write-address="0xFFC07384" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA20" description="DMA20 Start Address of Current Buffer" />
<register name="DMA20_CFG"                       read-address="0xFFC07388" write-address="0xFFC07388" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA20" description="DMA20 Configuration Register" />
   <register name="DMA20_CFG.PDRF"               parent="DMA20_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA20_CFG.TWOD"               parent="DMA20_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA20_CFG.DESCIDCPY"          parent="DMA20_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA20_CFG.TOVEN"              parent="DMA20_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA20_CFG.TRIG"               parent="DMA20_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA20_CFG.INT"                parent="DMA20_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA20_CFG.NDSIZE"             parent="DMA20_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA20_CFG.TWAIT"              parent="DMA20_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA20_CFG.FLOW"               parent="DMA20_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA20_CFG.MSIZE"              parent="DMA20_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA20_CFG.PSIZE"              parent="DMA20_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA20_CFG.CADDR"              parent="DMA20_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA20_CFG.SYNC"               parent="DMA20_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA20_CFG.WNR"                parent="DMA20_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA20_CFG.EN"                 parent="DMA20_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA20_XCNT"                      read-address="0xFFC0738C" write-address="0xFFC0738C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA20" description="DMA20 Inner Loop Count Start Value" />
<register name="DMA20_XMOD"                      read-address="0xFFC07390" write-address="0xFFC07390" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA20" description="DMA20 Inner Loop Address Increment" />
<register name="DMA20_YCNT"                      read-address="0xFFC07394" write-address="0xFFC07394" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA20" description="DMA20 Outer Loop Count Start Value (2D only)" />
<register name="DMA20_YMOD"                      read-address="0xFFC07398" write-address="0xFFC07398" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA20" description="DMA20 Outer Loop Address Increment (2D only)" />
<register name="DMA20_DSCPTR_CUR"                read-address="0xFFC073A4" write-address="0xFFC073A4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA20" description="DMA20 Current Descriptor Pointer" />
<register name="DMA20_DSCPTR_PRV"                read-address="0xFFC073A8" write-address="0xFFC073A8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA20" description="DMA20 Previous Initial Descriptor Pointer" />
   <register name="DMA20_DSCPTR_PRV.DESCPPREV"   parent="DMA20_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA20_DSCPTR_PRV.PDPO"        parent="DMA20_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA20_ADDR_CUR"                  read-address="0xFFC073AC" write-address="0xFFC073AC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA20" description="DMA20 Current Address" />
<register name="DMA20_STAT"                      read-address="0xFFC073B0" write-address="0xFFC073B0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA20" description="DMA20 Status Register" />
   <register name="DMA20_STAT.TWAIT"             parent="DMA20_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA20_STAT.FIFOFILL"          parent="DMA20_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA20_STAT.MBWID"             parent="DMA20_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA20_STAT.PBWID"             parent="DMA20_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA20_STAT.RUN"               parent="DMA20_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA20_STAT.ERRC"              parent="DMA20_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA20_STAT.PIRQ"              parent="DMA20_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA20_STAT.IRQERR"            parent="DMA20_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA20_STAT.IRQDONE"           parent="DMA20_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA20_XCNT_CUR"                  read-address="0xFFC073B4" write-address="0xFFC073B4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA20" description="DMA20 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA20_YCNT_CUR"                  read-address="0xFFC073B8" write-address="0xFFC073B8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA20" description="DMA20 Current Row Count (2D only)" />
<register name="DMA20_BWLCNT"                    read-address="0xFFC073C0" write-address="0xFFC073C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA20" description="DMA20 Bandwidth Limit Count" />
   <register name="DMA20_BWLCNT.VALUE"           parent="DMA20_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA20_BWLCNT_CUR"                read-address="0xFFC073C4" write-address="0xFFC073C4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA20" description="DMA20 Bandwidth Limit Count Current" />
   <register name="DMA20_BWLCNT_CUR.VALUE"       parent="DMA20_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA20_BWMCNT"                    read-address="0xFFC073C8" write-address="0xFFC073C8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA20" description="DMA20 Bandwidth Monitor Count" />
<register name="DMA20_BWMCNT_CUR"                read-address="0xFFC073CC" write-address="0xFFC073CC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA20" description="DMA20 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA21  *** -->
<!-- *************** -->

<register name="DMA21_DSCPTR_NXT"                read-address="0xFFC09000" write-address="0xFFC09000" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA21" description="DMA21 Pointer to Next Initial Descriptor" />
<register name="DMA21_ADDRSTART"                 read-address="0xFFC09004" write-address="0xFFC09004" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA21" description="DMA21 Start Address of Current Buffer" />
<register name="DMA21_CFG"                       read-address="0xFFC09008" write-address="0xFFC09008" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA21" description="DMA21 Configuration Register" />
   <register name="DMA21_CFG.PDRF"               parent="DMA21_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA21_CFG.TWOD"               parent="DMA21_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA21_CFG.DESCIDCPY"          parent="DMA21_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA21_CFG.TOVEN"              parent="DMA21_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA21_CFG.TRIG"               parent="DMA21_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA21_CFG.INT"                parent="DMA21_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA21_CFG.NDSIZE"             parent="DMA21_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA21_CFG.TWAIT"              parent="DMA21_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA21_CFG.FLOW"               parent="DMA21_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA21_CFG.MSIZE"              parent="DMA21_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA21_CFG.PSIZE"              parent="DMA21_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA21_CFG.CADDR"              parent="DMA21_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA21_CFG.SYNC"               parent="DMA21_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA21_CFG.WNR"                parent="DMA21_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA21_CFG.EN"                 parent="DMA21_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA21_XCNT"                      read-address="0xFFC0900C" write-address="0xFFC0900C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA21" description="DMA21 Inner Loop Count Start Value" />
<register name="DMA21_XMOD"                      read-address="0xFFC09010" write-address="0xFFC09010" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA21" description="DMA21 Inner Loop Address Increment" />
<register name="DMA21_YCNT"                      read-address="0xFFC09014" write-address="0xFFC09014" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA21" description="DMA21 Outer Loop Count Start Value (2D only)" />
<register name="DMA21_YMOD"                      read-address="0xFFC09018" write-address="0xFFC09018" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA21" description="DMA21 Outer Loop Address Increment (2D only)" />
<register name="DMA21_DSCPTR_CUR"                read-address="0xFFC09024" write-address="0xFFC09024" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA21" description="DMA21 Current Descriptor Pointer" />
<register name="DMA21_DSCPTR_PRV"                read-address="0xFFC09028" write-address="0xFFC09028" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA21" description="DMA21 Previous Initial Descriptor Pointer" />
   <register name="DMA21_DSCPTR_PRV.DESCPPREV"   parent="DMA21_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA21_DSCPTR_PRV.PDPO"        parent="DMA21_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA21_ADDR_CUR"                  read-address="0xFFC0902C" write-address="0xFFC0902C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA21" description="DMA21 Current Address" />
<register name="DMA21_STAT"                      read-address="0xFFC09030" write-address="0xFFC09030" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA21" description="DMA21 Status Register" />
   <register name="DMA21_STAT.TWAIT"             parent="DMA21_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA21_STAT.FIFOFILL"          parent="DMA21_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA21_STAT.MBWID"             parent="DMA21_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA21_STAT.PBWID"             parent="DMA21_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA21_STAT.RUN"               parent="DMA21_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA21_STAT.ERRC"              parent="DMA21_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA21_STAT.PIRQ"              parent="DMA21_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA21_STAT.IRQERR"            parent="DMA21_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA21_STAT.IRQDONE"           parent="DMA21_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA21_XCNT_CUR"                  read-address="0xFFC09034" write-address="0xFFC09034" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA21" description="DMA21 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA21_YCNT_CUR"                  read-address="0xFFC09038" write-address="0xFFC09038" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA21" description="DMA21 Current Row Count (2D only)" />
<register name="DMA21_BWLCNT"                    read-address="0xFFC09040" write-address="0xFFC09040" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA21" description="DMA21 Bandwidth Limit Count" />
   <register name="DMA21_BWLCNT.VALUE"           parent="DMA21_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA21_BWLCNT_CUR"                read-address="0xFFC09044" write-address="0xFFC09044" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA21" description="DMA21 Bandwidth Limit Count Current" />
   <register name="DMA21_BWLCNT_CUR.VALUE"       parent="DMA21_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA21_BWMCNT"                    read-address="0xFFC09048" write-address="0xFFC09048" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA21" description="DMA21 Bandwidth Monitor Count" />
<register name="DMA21_BWMCNT_CUR"                read-address="0xFFC0904C" write-address="0xFFC0904C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA21" description="DMA21 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA22  *** -->
<!-- *************** -->

<register name="DMA22_DSCPTR_NXT"                read-address="0xFFC09080" write-address="0xFFC09080" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA22" description="DMA22 Pointer to Next Initial Descriptor" />
<register name="DMA22_ADDRSTART"                 read-address="0xFFC09084" write-address="0xFFC09084" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA22" description="DMA22 Start Address of Current Buffer" />
<register name="DMA22_CFG"                       read-address="0xFFC09088" write-address="0xFFC09088" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA22" description="DMA22 Configuration Register" />
   <register name="DMA22_CFG.PDRF"               parent="DMA22_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA22_CFG.TWOD"               parent="DMA22_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA22_CFG.DESCIDCPY"          parent="DMA22_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA22_CFG.TOVEN"              parent="DMA22_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA22_CFG.TRIG"               parent="DMA22_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA22_CFG.INT"                parent="DMA22_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA22_CFG.NDSIZE"             parent="DMA22_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA22_CFG.TWAIT"              parent="DMA22_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA22_CFG.FLOW"               parent="DMA22_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA22_CFG.MSIZE"              parent="DMA22_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA22_CFG.PSIZE"              parent="DMA22_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA22_CFG.CADDR"              parent="DMA22_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA22_CFG.SYNC"               parent="DMA22_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA22_CFG.WNR"                parent="DMA22_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA22_CFG.EN"                 parent="DMA22_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA22_XCNT"                      read-address="0xFFC0908C" write-address="0xFFC0908C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA22" description="DMA22 Inner Loop Count Start Value" />
<register name="DMA22_XMOD"                      read-address="0xFFC09090" write-address="0xFFC09090" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA22" description="DMA22 Inner Loop Address Increment" />
<register name="DMA22_YCNT"                      read-address="0xFFC09094" write-address="0xFFC09094" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA22" description="DMA22 Outer Loop Count Start Value (2D only)" />
<register name="DMA22_YMOD"                      read-address="0xFFC09098" write-address="0xFFC09098" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA22" description="DMA22 Outer Loop Address Increment (2D only)" />
<register name="DMA22_DSCPTR_CUR"                read-address="0xFFC090A4" write-address="0xFFC090A4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA22" description="DMA22 Current Descriptor Pointer" />
<register name="DMA22_DSCPTR_PRV"                read-address="0xFFC090A8" write-address="0xFFC090A8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA22" description="DMA22 Previous Initial Descriptor Pointer" />
   <register name="DMA22_DSCPTR_PRV.DESCPPREV"   parent="DMA22_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA22_DSCPTR_PRV.PDPO"        parent="DMA22_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA22_ADDR_CUR"                  read-address="0xFFC090AC" write-address="0xFFC090AC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA22" description="DMA22 Current Address" />
<register name="DMA22_STAT"                      read-address="0xFFC090B0" write-address="0xFFC090B0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA22" description="DMA22 Status Register" />
   <register name="DMA22_STAT.TWAIT"             parent="DMA22_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA22_STAT.FIFOFILL"          parent="DMA22_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA22_STAT.MBWID"             parent="DMA22_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA22_STAT.PBWID"             parent="DMA22_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA22_STAT.RUN"               parent="DMA22_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA22_STAT.ERRC"              parent="DMA22_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA22_STAT.PIRQ"              parent="DMA22_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA22_STAT.IRQERR"            parent="DMA22_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA22_STAT.IRQDONE"           parent="DMA22_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA22_XCNT_CUR"                  read-address="0xFFC090B4" write-address="0xFFC090B4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA22" description="DMA22 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA22_YCNT_CUR"                  read-address="0xFFC090B8" write-address="0xFFC090B8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA22" description="DMA22 Current Row Count (2D only)" />
<register name="DMA22_BWLCNT"                    read-address="0xFFC090C0" write-address="0xFFC090C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA22" description="DMA22 Bandwidth Limit Count" />
   <register name="DMA22_BWLCNT.VALUE"           parent="DMA22_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA22_BWLCNT_CUR"                read-address="0xFFC090C4" write-address="0xFFC090C4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA22" description="DMA22 Bandwidth Limit Count Current" />
   <register name="DMA22_BWLCNT_CUR.VALUE"       parent="DMA22_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA22_BWMCNT"                    read-address="0xFFC090C8" write-address="0xFFC090C8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA22" description="DMA22 Bandwidth Monitor Count" />
<register name="DMA22_BWMCNT_CUR"                read-address="0xFFC090CC" write-address="0xFFC090CC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA22" description="DMA22 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA23  *** -->
<!-- *************** -->

<register name="DMA23_DSCPTR_NXT"                read-address="0xFFC09100" write-address="0xFFC09100" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA23" description="DMA23 Pointer to Next Initial Descriptor" />
<register name="DMA23_ADDRSTART"                 read-address="0xFFC09104" write-address="0xFFC09104" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA23" description="DMA23 Start Address of Current Buffer" />
<register name="DMA23_CFG"                       read-address="0xFFC09108" write-address="0xFFC09108" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA23" description="DMA23 Configuration Register" />
   <register name="DMA23_CFG.PDRF"               parent="DMA23_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA23_CFG.TWOD"               parent="DMA23_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA23_CFG.DESCIDCPY"          parent="DMA23_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA23_CFG.TOVEN"              parent="DMA23_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA23_CFG.TRIG"               parent="DMA23_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA23_CFG.INT"                parent="DMA23_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA23_CFG.NDSIZE"             parent="DMA23_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA23_CFG.TWAIT"              parent="DMA23_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA23_CFG.FLOW"               parent="DMA23_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA23_CFG.MSIZE"              parent="DMA23_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA23_CFG.PSIZE"              parent="DMA23_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA23_CFG.CADDR"              parent="DMA23_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA23_CFG.SYNC"               parent="DMA23_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA23_CFG.WNR"                parent="DMA23_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA23_CFG.EN"                 parent="DMA23_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA23_XCNT"                      read-address="0xFFC0910C" write-address="0xFFC0910C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA23" description="DMA23 Inner Loop Count Start Value" />
<register name="DMA23_XMOD"                      read-address="0xFFC09110" write-address="0xFFC09110" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA23" description="DMA23 Inner Loop Address Increment" />
<register name="DMA23_YCNT"                      read-address="0xFFC09114" write-address="0xFFC09114" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA23" description="DMA23 Outer Loop Count Start Value (2D only)" />
<register name="DMA23_YMOD"                      read-address="0xFFC09118" write-address="0xFFC09118" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA23" description="DMA23 Outer Loop Address Increment (2D only)" />
<register name="DMA23_DSCPTR_CUR"                read-address="0xFFC09124" write-address="0xFFC09124" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA23" description="DMA23 Current Descriptor Pointer" />
<register name="DMA23_DSCPTR_PRV"                read-address="0xFFC09128" write-address="0xFFC09128" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA23" description="DMA23 Previous Initial Descriptor Pointer" />
   <register name="DMA23_DSCPTR_PRV.DESCPPREV"   parent="DMA23_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA23_DSCPTR_PRV.PDPO"        parent="DMA23_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA23_ADDR_CUR"                  read-address="0xFFC0912C" write-address="0xFFC0912C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA23" description="DMA23 Current Address" />
<register name="DMA23_STAT"                      read-address="0xFFC09130" write-address="0xFFC09130" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA23" description="DMA23 Status Register" />
   <register name="DMA23_STAT.TWAIT"             parent="DMA23_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA23_STAT.FIFOFILL"          parent="DMA23_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA23_STAT.MBWID"             parent="DMA23_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA23_STAT.PBWID"             parent="DMA23_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA23_STAT.RUN"               parent="DMA23_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA23_STAT.ERRC"              parent="DMA23_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA23_STAT.PIRQ"              parent="DMA23_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA23_STAT.IRQERR"            parent="DMA23_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA23_STAT.IRQDONE"           parent="DMA23_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA23_XCNT_CUR"                  read-address="0xFFC09134" write-address="0xFFC09134" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA23" description="DMA23 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA23_YCNT_CUR"                  read-address="0xFFC09138" write-address="0xFFC09138" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA23" description="DMA23 Current Row Count (2D only)" />
<register name="DMA23_BWLCNT"                    read-address="0xFFC09140" write-address="0xFFC09140" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA23" description="DMA23 Bandwidth Limit Count" />
   <register name="DMA23_BWLCNT.VALUE"           parent="DMA23_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA23_BWLCNT_CUR"                read-address="0xFFC09144" write-address="0xFFC09144" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA23" description="DMA23 Bandwidth Limit Count Current" />
   <register name="DMA23_BWLCNT_CUR.VALUE"       parent="DMA23_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA23_BWMCNT"                    read-address="0xFFC09148" write-address="0xFFC09148" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA23" description="DMA23 Bandwidth Monitor Count" />
<register name="DMA23_BWMCNT_CUR"                read-address="0xFFC0914C" write-address="0xFFC0914C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA23" description="DMA23 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA24  *** -->
<!-- *************** -->

<register name="DMA24_DSCPTR_NXT"                read-address="0xFFC09180" write-address="0xFFC09180" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA24" description="DMA24 Pointer to Next Initial Descriptor" />
<register name="DMA24_ADDRSTART"                 read-address="0xFFC09184" write-address="0xFFC09184" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA24" description="DMA24 Start Address of Current Buffer" />
<register name="DMA24_CFG"                       read-address="0xFFC09188" write-address="0xFFC09188" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA24" description="DMA24 Configuration Register" />
   <register name="DMA24_CFG.PDRF"               parent="DMA24_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA24_CFG.TWOD"               parent="DMA24_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA24_CFG.DESCIDCPY"          parent="DMA24_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA24_CFG.TOVEN"              parent="DMA24_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA24_CFG.TRIG"               parent="DMA24_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA24_CFG.INT"                parent="DMA24_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA24_CFG.NDSIZE"             parent="DMA24_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA24_CFG.TWAIT"              parent="DMA24_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA24_CFG.FLOW"               parent="DMA24_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA24_CFG.MSIZE"              parent="DMA24_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA24_CFG.PSIZE"              parent="DMA24_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA24_CFG.CADDR"              parent="DMA24_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA24_CFG.SYNC"               parent="DMA24_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA24_CFG.WNR"                parent="DMA24_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA24_CFG.EN"                 parent="DMA24_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA24_XCNT"                      read-address="0xFFC0918C" write-address="0xFFC0918C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA24" description="DMA24 Inner Loop Count Start Value" />
<register name="DMA24_XMOD"                      read-address="0xFFC09190" write-address="0xFFC09190" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA24" description="DMA24 Inner Loop Address Increment" />
<register name="DMA24_YCNT"                      read-address="0xFFC09194" write-address="0xFFC09194" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA24" description="DMA24 Outer Loop Count Start Value (2D only)" />
<register name="DMA24_YMOD"                      read-address="0xFFC09198" write-address="0xFFC09198" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA24" description="DMA24 Outer Loop Address Increment (2D only)" />
<register name="DMA24_DSCPTR_CUR"                read-address="0xFFC091A4" write-address="0xFFC091A4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA24" description="DMA24 Current Descriptor Pointer" />
<register name="DMA24_DSCPTR_PRV"                read-address="0xFFC091A8" write-address="0xFFC091A8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA24" description="DMA24 Previous Initial Descriptor Pointer" />
   <register name="DMA24_DSCPTR_PRV.DESCPPREV"   parent="DMA24_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA24_DSCPTR_PRV.PDPO"        parent="DMA24_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA24_ADDR_CUR"                  read-address="0xFFC091AC" write-address="0xFFC091AC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA24" description="DMA24 Current Address" />
<register name="DMA24_STAT"                      read-address="0xFFC091B0" write-address="0xFFC091B0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA24" description="DMA24 Status Register" />
   <register name="DMA24_STAT.TWAIT"             parent="DMA24_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA24_STAT.FIFOFILL"          parent="DMA24_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA24_STAT.MBWID"             parent="DMA24_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA24_STAT.PBWID"             parent="DMA24_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA24_STAT.RUN"               parent="DMA24_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA24_STAT.ERRC"              parent="DMA24_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA24_STAT.PIRQ"              parent="DMA24_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA24_STAT.IRQERR"            parent="DMA24_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA24_STAT.IRQDONE"           parent="DMA24_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA24_XCNT_CUR"                  read-address="0xFFC091B4" write-address="0xFFC091B4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA24" description="DMA24 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA24_YCNT_CUR"                  read-address="0xFFC091B8" write-address="0xFFC091B8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA24" description="DMA24 Current Row Count (2D only)" />
<register name="DMA24_BWLCNT"                    read-address="0xFFC091C0" write-address="0xFFC091C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA24" description="DMA24 Bandwidth Limit Count" />
   <register name="DMA24_BWLCNT.VALUE"           parent="DMA24_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA24_BWLCNT_CUR"                read-address="0xFFC091C4" write-address="0xFFC091C4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA24" description="DMA24 Bandwidth Limit Count Current" />
   <register name="DMA24_BWLCNT_CUR.VALUE"       parent="DMA24_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA24_BWMCNT"                    read-address="0xFFC091C8" write-address="0xFFC091C8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA24" description="DMA24 Bandwidth Monitor Count" />
<register name="DMA24_BWMCNT_CUR"                read-address="0xFFC091CC" write-address="0xFFC091CC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA24" description="DMA24 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA25  *** -->
<!-- *************** -->

<register name="DMA25_DSCPTR_NXT"                read-address="0xFFC09200" write-address="0xFFC09200" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA25" description="DMA25 Pointer to Next Initial Descriptor" />
<register name="DMA25_ADDRSTART"                 read-address="0xFFC09204" write-address="0xFFC09204" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA25" description="DMA25 Start Address of Current Buffer" />
<register name="DMA25_CFG"                       read-address="0xFFC09208" write-address="0xFFC09208" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA25" description="DMA25 Configuration Register" />
   <register name="DMA25_CFG.PDRF"               parent="DMA25_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA25_CFG.TWOD"               parent="DMA25_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA25_CFG.DESCIDCPY"          parent="DMA25_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA25_CFG.TOVEN"              parent="DMA25_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA25_CFG.TRIG"               parent="DMA25_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA25_CFG.INT"                parent="DMA25_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA25_CFG.NDSIZE"             parent="DMA25_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA25_CFG.TWAIT"              parent="DMA25_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA25_CFG.FLOW"               parent="DMA25_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA25_CFG.MSIZE"              parent="DMA25_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA25_CFG.PSIZE"              parent="DMA25_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA25_CFG.CADDR"              parent="DMA25_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA25_CFG.SYNC"               parent="DMA25_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA25_CFG.WNR"                parent="DMA25_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA25_CFG.EN"                 parent="DMA25_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA25_XCNT"                      read-address="0xFFC0920C" write-address="0xFFC0920C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA25" description="DMA25 Inner Loop Count Start Value" />
<register name="DMA25_XMOD"                      read-address="0xFFC09210" write-address="0xFFC09210" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA25" description="DMA25 Inner Loop Address Increment" />
<register name="DMA25_YCNT"                      read-address="0xFFC09214" write-address="0xFFC09214" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA25" description="DMA25 Outer Loop Count Start Value (2D only)" />
<register name="DMA25_YMOD"                      read-address="0xFFC09218" write-address="0xFFC09218" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA25" description="DMA25 Outer Loop Address Increment (2D only)" />
<register name="DMA25_DSCPTR_CUR"                read-address="0xFFC09224" write-address="0xFFC09224" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA25" description="DMA25 Current Descriptor Pointer" />
<register name="DMA25_DSCPTR_PRV"                read-address="0xFFC09228" write-address="0xFFC09228" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA25" description="DMA25 Previous Initial Descriptor Pointer" />
   <register name="DMA25_DSCPTR_PRV.DESCPPREV"   parent="DMA25_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA25_DSCPTR_PRV.PDPO"        parent="DMA25_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA25_ADDR_CUR"                  read-address="0xFFC0922C" write-address="0xFFC0922C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA25" description="DMA25 Current Address" />
<register name="DMA25_STAT"                      read-address="0xFFC09230" write-address="0xFFC09230" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA25" description="DMA25 Status Register" />
   <register name="DMA25_STAT.TWAIT"             parent="DMA25_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA25_STAT.FIFOFILL"          parent="DMA25_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA25_STAT.MBWID"             parent="DMA25_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA25_STAT.PBWID"             parent="DMA25_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA25_STAT.RUN"               parent="DMA25_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA25_STAT.ERRC"              parent="DMA25_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA25_STAT.PIRQ"              parent="DMA25_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA25_STAT.IRQERR"            parent="DMA25_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA25_STAT.IRQDONE"           parent="DMA25_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA25_XCNT_CUR"                  read-address="0xFFC09234" write-address="0xFFC09234" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA25" description="DMA25 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA25_YCNT_CUR"                  read-address="0xFFC09238" write-address="0xFFC09238" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA25" description="DMA25 Current Row Count (2D only)" />
<register name="DMA25_BWLCNT"                    read-address="0xFFC09240" write-address="0xFFC09240" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA25" description="DMA25 Bandwidth Limit Count" />
   <register name="DMA25_BWLCNT.VALUE"           parent="DMA25_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA25_BWLCNT_CUR"                read-address="0xFFC09244" write-address="0xFFC09244" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA25" description="DMA25 Bandwidth Limit Count Current" />
   <register name="DMA25_BWLCNT_CUR.VALUE"       parent="DMA25_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA25_BWMCNT"                    read-address="0xFFC09248" write-address="0xFFC09248" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA25" description="DMA25 Bandwidth Monitor Count" />
<register name="DMA25_BWMCNT_CUR"                read-address="0xFFC0924C" write-address="0xFFC0924C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA25" description="DMA25 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA26  *** -->
<!-- *************** -->

<register name="DMA26_DSCPTR_NXT"                read-address="0xFFC09280" write-address="0xFFC09280" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA26" description="DMA26 Pointer to Next Initial Descriptor" />
<register name="DMA26_ADDRSTART"                 read-address="0xFFC09284" write-address="0xFFC09284" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA26" description="DMA26 Start Address of Current Buffer" />
<register name="DMA26_CFG"                       read-address="0xFFC09288" write-address="0xFFC09288" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA26" description="DMA26 Configuration Register" />
   <register name="DMA26_CFG.PDRF"               parent="DMA26_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA26_CFG.TWOD"               parent="DMA26_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA26_CFG.DESCIDCPY"          parent="DMA26_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA26_CFG.TOVEN"              parent="DMA26_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA26_CFG.TRIG"               parent="DMA26_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA26_CFG.INT"                parent="DMA26_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA26_CFG.NDSIZE"             parent="DMA26_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA26_CFG.TWAIT"              parent="DMA26_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA26_CFG.FLOW"               parent="DMA26_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA26_CFG.MSIZE"              parent="DMA26_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA26_CFG.PSIZE"              parent="DMA26_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA26_CFG.CADDR"              parent="DMA26_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA26_CFG.SYNC"               parent="DMA26_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA26_CFG.WNR"                parent="DMA26_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA26_CFG.EN"                 parent="DMA26_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA26_XCNT"                      read-address="0xFFC0928C" write-address="0xFFC0928C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA26" description="DMA26 Inner Loop Count Start Value" />
<register name="DMA26_XMOD"                      read-address="0xFFC09290" write-address="0xFFC09290" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA26" description="DMA26 Inner Loop Address Increment" />
<register name="DMA26_YCNT"                      read-address="0xFFC09294" write-address="0xFFC09294" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA26" description="DMA26 Outer Loop Count Start Value (2D only)" />
<register name="DMA26_YMOD"                      read-address="0xFFC09298" write-address="0xFFC09298" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA26" description="DMA26 Outer Loop Address Increment (2D only)" />
<register name="DMA26_DSCPTR_CUR"                read-address="0xFFC092A4" write-address="0xFFC092A4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA26" description="DMA26 Current Descriptor Pointer" />
<register name="DMA26_DSCPTR_PRV"                read-address="0xFFC092A8" write-address="0xFFC092A8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA26" description="DMA26 Previous Initial Descriptor Pointer" />
   <register name="DMA26_DSCPTR_PRV.DESCPPREV"   parent="DMA26_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA26_DSCPTR_PRV.PDPO"        parent="DMA26_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA26_ADDR_CUR"                  read-address="0xFFC092AC" write-address="0xFFC092AC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA26" description="DMA26 Current Address" />
<register name="DMA26_STAT"                      read-address="0xFFC092B0" write-address="0xFFC092B0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA26" description="DMA26 Status Register" />
   <register name="DMA26_STAT.TWAIT"             parent="DMA26_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA26_STAT.FIFOFILL"          parent="DMA26_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA26_STAT.MBWID"             parent="DMA26_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA26_STAT.PBWID"             parent="DMA26_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA26_STAT.RUN"               parent="DMA26_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA26_STAT.ERRC"              parent="DMA26_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA26_STAT.PIRQ"              parent="DMA26_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA26_STAT.IRQERR"            parent="DMA26_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA26_STAT.IRQDONE"           parent="DMA26_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA26_XCNT_CUR"                  read-address="0xFFC092B4" write-address="0xFFC092B4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA26" description="DMA26 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA26_YCNT_CUR"                  read-address="0xFFC092B8" write-address="0xFFC092B8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA26" description="DMA26 Current Row Count (2D only)" />
<register name="DMA26_BWLCNT"                    read-address="0xFFC092C0" write-address="0xFFC092C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA26" description="DMA26 Bandwidth Limit Count" />
   <register name="DMA26_BWLCNT.VALUE"           parent="DMA26_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA26_BWLCNT_CUR"                read-address="0xFFC092C4" write-address="0xFFC092C4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA26" description="DMA26 Bandwidth Limit Count Current" />
   <register name="DMA26_BWLCNT_CUR.VALUE"       parent="DMA26_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA26_BWMCNT"                    read-address="0xFFC092C8" write-address="0xFFC092C8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA26" description="DMA26 Bandwidth Monitor Count" />
<register name="DMA26_BWMCNT_CUR"                read-address="0xFFC092CC" write-address="0xFFC092CC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA26" description="DMA26 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA27  *** -->
<!-- *************** -->

<register name="DMA27_DSCPTR_NXT"                read-address="0xFFC09300" write-address="0xFFC09300" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA27" description="DMA27 Pointer to Next Initial Descriptor" />
<register name="DMA27_ADDRSTART"                 read-address="0xFFC09304" write-address="0xFFC09304" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA27" description="DMA27 Start Address of Current Buffer" />
<register name="DMA27_CFG"                       read-address="0xFFC09308" write-address="0xFFC09308" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA27" description="DMA27 Configuration Register" />
   <register name="DMA27_CFG.PDRF"               parent="DMA27_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA27_CFG.TWOD"               parent="DMA27_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA27_CFG.DESCIDCPY"          parent="DMA27_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA27_CFG.TOVEN"              parent="DMA27_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA27_CFG.TRIG"               parent="DMA27_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA27_CFG.INT"                parent="DMA27_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA27_CFG.NDSIZE"             parent="DMA27_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA27_CFG.TWAIT"              parent="DMA27_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA27_CFG.FLOW"               parent="DMA27_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA27_CFG.MSIZE"              parent="DMA27_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA27_CFG.PSIZE"              parent="DMA27_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA27_CFG.CADDR"              parent="DMA27_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA27_CFG.SYNC"               parent="DMA27_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA27_CFG.WNR"                parent="DMA27_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA27_CFG.EN"                 parent="DMA27_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA27_XCNT"                      read-address="0xFFC0930C" write-address="0xFFC0930C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA27" description="DMA27 Inner Loop Count Start Value" />
<register name="DMA27_XMOD"                      read-address="0xFFC09310" write-address="0xFFC09310" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA27" description="DMA27 Inner Loop Address Increment" />
<register name="DMA27_YCNT"                      read-address="0xFFC09314" write-address="0xFFC09314" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA27" description="DMA27 Outer Loop Count Start Value (2D only)" />
<register name="DMA27_YMOD"                      read-address="0xFFC09318" write-address="0xFFC09318" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA27" description="DMA27 Outer Loop Address Increment (2D only)" />
<register name="DMA27_DSCPTR_CUR"                read-address="0xFFC09324" write-address="0xFFC09324" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA27" description="DMA27 Current Descriptor Pointer" />
<register name="DMA27_DSCPTR_PRV"                read-address="0xFFC09328" write-address="0xFFC09328" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA27" description="DMA27 Previous Initial Descriptor Pointer" />
   <register name="DMA27_DSCPTR_PRV.DESCPPREV"   parent="DMA27_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA27_DSCPTR_PRV.PDPO"        parent="DMA27_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA27_ADDR_CUR"                  read-address="0xFFC0932C" write-address="0xFFC0932C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA27" description="DMA27 Current Address" />
<register name="DMA27_STAT"                      read-address="0xFFC09330" write-address="0xFFC09330" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA27" description="DMA27 Status Register" />
   <register name="DMA27_STAT.TWAIT"             parent="DMA27_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA27_STAT.FIFOFILL"          parent="DMA27_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA27_STAT.MBWID"             parent="DMA27_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA27_STAT.PBWID"             parent="DMA27_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA27_STAT.RUN"               parent="DMA27_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA27_STAT.ERRC"              parent="DMA27_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA27_STAT.PIRQ"              parent="DMA27_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA27_STAT.IRQERR"            parent="DMA27_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA27_STAT.IRQDONE"           parent="DMA27_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA27_XCNT_CUR"                  read-address="0xFFC09334" write-address="0xFFC09334" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA27" description="DMA27 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA27_YCNT_CUR"                  read-address="0xFFC09338" write-address="0xFFC09338" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA27" description="DMA27 Current Row Count (2D only)" />
<register name="DMA27_BWLCNT"                    read-address="0xFFC09340" write-address="0xFFC09340" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA27" description="DMA27 Bandwidth Limit Count" />
   <register name="DMA27_BWLCNT.VALUE"           parent="DMA27_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA27_BWLCNT_CUR"                read-address="0xFFC09344" write-address="0xFFC09344" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA27" description="DMA27 Bandwidth Limit Count Current" />
   <register name="DMA27_BWLCNT_CUR.VALUE"       parent="DMA27_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA27_BWMCNT"                    read-address="0xFFC09348" write-address="0xFFC09348" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA27" description="DMA27 Bandwidth Monitor Count" />
<register name="DMA27_BWMCNT_CUR"                read-address="0xFFC0934C" write-address="0xFFC0934C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA27" description="DMA27 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA28  *** -->
<!-- *************** -->

<register name="DMA28_DSCPTR_NXT"                read-address="0xFFC09380" write-address="0xFFC09380" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA28" description="DMA28 Pointer to Next Initial Descriptor" />
<register name="DMA28_ADDRSTART"                 read-address="0xFFC09384" write-address="0xFFC09384" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA28" description="DMA28 Start Address of Current Buffer" />
<register name="DMA28_CFG"                       read-address="0xFFC09388" write-address="0xFFC09388" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA28" description="DMA28 Configuration Register" />
   <register name="DMA28_CFG.PDRF"               parent="DMA28_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA28_CFG.TWOD"               parent="DMA28_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA28_CFG.DESCIDCPY"          parent="DMA28_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA28_CFG.TOVEN"              parent="DMA28_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA28_CFG.TRIG"               parent="DMA28_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA28_CFG.INT"                parent="DMA28_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA28_CFG.NDSIZE"             parent="DMA28_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA28_CFG.TWAIT"              parent="DMA28_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA28_CFG.FLOW"               parent="DMA28_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA28_CFG.MSIZE"              parent="DMA28_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA28_CFG.PSIZE"              parent="DMA28_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA28_CFG.CADDR"              parent="DMA28_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA28_CFG.SYNC"               parent="DMA28_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA28_CFG.WNR"                parent="DMA28_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA28_CFG.EN"                 parent="DMA28_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA28_XCNT"                      read-address="0xFFC0938C" write-address="0xFFC0938C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA28" description="DMA28 Inner Loop Count Start Value" />
<register name="DMA28_XMOD"                      read-address="0xFFC09390" write-address="0xFFC09390" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA28" description="DMA28 Inner Loop Address Increment" />
<register name="DMA28_YCNT"                      read-address="0xFFC09394" write-address="0xFFC09394" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA28" description="DMA28 Outer Loop Count Start Value (2D only)" />
<register name="DMA28_YMOD"                      read-address="0xFFC09398" write-address="0xFFC09398" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA28" description="DMA28 Outer Loop Address Increment (2D only)" />
<register name="DMA28_DSCPTR_CUR"                read-address="0xFFC093A4" write-address="0xFFC093A4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA28" description="DMA28 Current Descriptor Pointer" />
<register name="DMA28_DSCPTR_PRV"                read-address="0xFFC093A8" write-address="0xFFC093A8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA28" description="DMA28 Previous Initial Descriptor Pointer" />
   <register name="DMA28_DSCPTR_PRV.DESCPPREV"   parent="DMA28_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA28_DSCPTR_PRV.PDPO"        parent="DMA28_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA28_ADDR_CUR"                  read-address="0xFFC093AC" write-address="0xFFC093AC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA28" description="DMA28 Current Address" />
<register name="DMA28_STAT"                      read-address="0xFFC093B0" write-address="0xFFC093B0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA28" description="DMA28 Status Register" />
   <register name="DMA28_STAT.TWAIT"             parent="DMA28_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA28_STAT.FIFOFILL"          parent="DMA28_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA28_STAT.MBWID"             parent="DMA28_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA28_STAT.PBWID"             parent="DMA28_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA28_STAT.RUN"               parent="DMA28_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA28_STAT.ERRC"              parent="DMA28_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA28_STAT.PIRQ"              parent="DMA28_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA28_STAT.IRQERR"            parent="DMA28_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA28_STAT.IRQDONE"           parent="DMA28_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA28_XCNT_CUR"                  read-address="0xFFC093B4" write-address="0xFFC093B4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA28" description="DMA28 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA28_YCNT_CUR"                  read-address="0xFFC093B8" write-address="0xFFC093B8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA28" description="DMA28 Current Row Count (2D only)" />
<register name="DMA28_BWLCNT"                    read-address="0xFFC093C0" write-address="0xFFC093C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA28" description="DMA28 Bandwidth Limit Count" />
   <register name="DMA28_BWLCNT.VALUE"           parent="DMA28_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA28_BWLCNT_CUR"                read-address="0xFFC093C4" write-address="0xFFC093C4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA28" description="DMA28 Bandwidth Limit Count Current" />
   <register name="DMA28_BWLCNT_CUR.VALUE"       parent="DMA28_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA28_BWMCNT"                    read-address="0xFFC093C8" write-address="0xFFC093C8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA28" description="DMA28 Bandwidth Monitor Count" />
<register name="DMA28_BWMCNT_CUR"                read-address="0xFFC093CC" write-address="0xFFC093CC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA28" description="DMA28 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA29  *** -->
<!-- *************** -->

<register name="DMA29_DSCPTR_NXT"                read-address="0xFFC0B000" write-address="0xFFC0B000" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA29" description="DMA29 Pointer to Next Initial Descriptor" />
<register name="DMA29_ADDRSTART"                 read-address="0xFFC0B004" write-address="0xFFC0B004" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA29" description="DMA29 Start Address of Current Buffer" />
<register name="DMA29_CFG"                       read-address="0xFFC0B008" write-address="0xFFC0B008" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA29" description="DMA29 Configuration Register" />
   <register name="DMA29_CFG.PDRF"               parent="DMA29_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA29_CFG.TWOD"               parent="DMA29_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA29_CFG.DESCIDCPY"          parent="DMA29_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA29_CFG.TOVEN"              parent="DMA29_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA29_CFG.TRIG"               parent="DMA29_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA29_CFG.INT"                parent="DMA29_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA29_CFG.NDSIZE"             parent="DMA29_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA29_CFG.TWAIT"              parent="DMA29_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA29_CFG.FLOW"               parent="DMA29_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA29_CFG.MSIZE"              parent="DMA29_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA29_CFG.PSIZE"              parent="DMA29_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA29_CFG.CADDR"              parent="DMA29_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA29_CFG.SYNC"               parent="DMA29_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA29_CFG.WNR"                parent="DMA29_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA29_CFG.EN"                 parent="DMA29_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA29_XCNT"                      read-address="0xFFC0B00C" write-address="0xFFC0B00C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA29" description="DMA29 Inner Loop Count Start Value" />
<register name="DMA29_XMOD"                      read-address="0xFFC0B010" write-address="0xFFC0B010" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA29" description="DMA29 Inner Loop Address Increment" />
<register name="DMA29_YCNT"                      read-address="0xFFC0B014" write-address="0xFFC0B014" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA29" description="DMA29 Outer Loop Count Start Value (2D only)" />
<register name="DMA29_YMOD"                      read-address="0xFFC0B018" write-address="0xFFC0B018" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA29" description="DMA29 Outer Loop Address Increment (2D only)" />
<register name="DMA29_DSCPTR_CUR"                read-address="0xFFC0B024" write-address="0xFFC0B024" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA29" description="DMA29 Current Descriptor Pointer" />
<register name="DMA29_DSCPTR_PRV"                read-address="0xFFC0B028" write-address="0xFFC0B028" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA29" description="DMA29 Previous Initial Descriptor Pointer" />
   <register name="DMA29_DSCPTR_PRV.DESCPPREV"   parent="DMA29_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA29_DSCPTR_PRV.PDPO"        parent="DMA29_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA29_ADDR_CUR"                  read-address="0xFFC0B02C" write-address="0xFFC0B02C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA29" description="DMA29 Current Address" />
<register name="DMA29_STAT"                      read-address="0xFFC0B030" write-address="0xFFC0B030" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA29" description="DMA29 Status Register" />
   <register name="DMA29_STAT.TWAIT"             parent="DMA29_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA29_STAT.FIFOFILL"          parent="DMA29_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA29_STAT.MBWID"             parent="DMA29_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA29_STAT.PBWID"             parent="DMA29_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA29_STAT.RUN"               parent="DMA29_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA29_STAT.ERRC"              parent="DMA29_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA29_STAT.PIRQ"              parent="DMA29_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA29_STAT.IRQERR"            parent="DMA29_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA29_STAT.IRQDONE"           parent="DMA29_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA29_XCNT_CUR"                  read-address="0xFFC0B034" write-address="0xFFC0B034" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA29" description="DMA29 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA29_YCNT_CUR"                  read-address="0xFFC0B038" write-address="0xFFC0B038" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA29" description="DMA29 Current Row Count (2D only)" />
<register name="DMA29_BWLCNT"                    read-address="0xFFC0B040" write-address="0xFFC0B040" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA29" description="DMA29 Bandwidth Limit Count" />
   <register name="DMA29_BWLCNT.VALUE"           parent="DMA29_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA29_BWLCNT_CUR"                read-address="0xFFC0B044" write-address="0xFFC0B044" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA29" description="DMA29 Bandwidth Limit Count Current" />
   <register name="DMA29_BWLCNT_CUR.VALUE"       parent="DMA29_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA29_BWMCNT"                    read-address="0xFFC0B048" write-address="0xFFC0B048" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA29" description="DMA29 Bandwidth Monitor Count" />
<register name="DMA29_BWMCNT_CUR"                read-address="0xFFC0B04C" write-address="0xFFC0B04C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA29" description="DMA29 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA30  *** -->
<!-- *************** -->

<register name="DMA30_DSCPTR_NXT"                read-address="0xFFC0B080" write-address="0xFFC0B080" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA30" description="DMA30 Pointer to Next Initial Descriptor" />
<register name="DMA30_ADDRSTART"                 read-address="0xFFC0B084" write-address="0xFFC0B084" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA30" description="DMA30 Start Address of Current Buffer" />
<register name="DMA30_CFG"                       read-address="0xFFC0B088" write-address="0xFFC0B088" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA30" description="DMA30 Configuration Register" />
   <register name="DMA30_CFG.PDRF"               parent="DMA30_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA30_CFG.TWOD"               parent="DMA30_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA30_CFG.DESCIDCPY"          parent="DMA30_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA30_CFG.TOVEN"              parent="DMA30_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA30_CFG.TRIG"               parent="DMA30_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA30_CFG.INT"                parent="DMA30_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA30_CFG.NDSIZE"             parent="DMA30_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA30_CFG.TWAIT"              parent="DMA30_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA30_CFG.FLOW"               parent="DMA30_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA30_CFG.MSIZE"              parent="DMA30_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA30_CFG.PSIZE"              parent="DMA30_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA30_CFG.CADDR"              parent="DMA30_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA30_CFG.SYNC"               parent="DMA30_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA30_CFG.WNR"                parent="DMA30_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA30_CFG.EN"                 parent="DMA30_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA30_XCNT"                      read-address="0xFFC0B08C" write-address="0xFFC0B08C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA30" description="DMA30 Inner Loop Count Start Value" />
<register name="DMA30_XMOD"                      read-address="0xFFC0B090" write-address="0xFFC0B090" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA30" description="DMA30 Inner Loop Address Increment" />
<register name="DMA30_YCNT"                      read-address="0xFFC0B094" write-address="0xFFC0B094" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA30" description="DMA30 Outer Loop Count Start Value (2D only)" />
<register name="DMA30_YMOD"                      read-address="0xFFC0B098" write-address="0xFFC0B098" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA30" description="DMA30 Outer Loop Address Increment (2D only)" />
<register name="DMA30_DSCPTR_CUR"                read-address="0xFFC0B0A4" write-address="0xFFC0B0A4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA30" description="DMA30 Current Descriptor Pointer" />
<register name="DMA30_DSCPTR_PRV"                read-address="0xFFC0B0A8" write-address="0xFFC0B0A8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA30" description="DMA30 Previous Initial Descriptor Pointer" />
   <register name="DMA30_DSCPTR_PRV.DESCPPREV"   parent="DMA30_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA30_DSCPTR_PRV.PDPO"        parent="DMA30_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA30_ADDR_CUR"                  read-address="0xFFC0B0AC" write-address="0xFFC0B0AC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA30" description="DMA30 Current Address" />
<register name="DMA30_STAT"                      read-address="0xFFC0B0B0" write-address="0xFFC0B0B0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA30" description="DMA30 Status Register" />
   <register name="DMA30_STAT.TWAIT"             parent="DMA30_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA30_STAT.FIFOFILL"          parent="DMA30_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA30_STAT.MBWID"             parent="DMA30_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA30_STAT.PBWID"             parent="DMA30_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA30_STAT.RUN"               parent="DMA30_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA30_STAT.ERRC"              parent="DMA30_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA30_STAT.PIRQ"              parent="DMA30_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA30_STAT.IRQERR"            parent="DMA30_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA30_STAT.IRQDONE"           parent="DMA30_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA30_XCNT_CUR"                  read-address="0xFFC0B0B4" write-address="0xFFC0B0B4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA30" description="DMA30 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA30_YCNT_CUR"                  read-address="0xFFC0B0B8" write-address="0xFFC0B0B8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA30" description="DMA30 Current Row Count (2D only)" />
<register name="DMA30_BWLCNT"                    read-address="0xFFC0B0C0" write-address="0xFFC0B0C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA30" description="DMA30 Bandwidth Limit Count" />
   <register name="DMA30_BWLCNT.VALUE"           parent="DMA30_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA30_BWLCNT_CUR"                read-address="0xFFC0B0C4" write-address="0xFFC0B0C4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA30" description="DMA30 Bandwidth Limit Count Current" />
   <register name="DMA30_BWLCNT_CUR.VALUE"       parent="DMA30_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA30_BWMCNT"                    read-address="0xFFC0B0C8" write-address="0xFFC0B0C8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA30" description="DMA30 Bandwidth Monitor Count" />
<register name="DMA30_BWMCNT_CUR"                read-address="0xFFC0B0CC" write-address="0xFFC0B0CC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA30" description="DMA30 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA31  *** -->
<!-- *************** -->

<register name="DMA31_DSCPTR_NXT"                read-address="0xFFC0B100" write-address="0xFFC0B100" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA31" description="DMA31 Pointer to Next Initial Descriptor" />
<register name="DMA31_ADDRSTART"                 read-address="0xFFC0B104" write-address="0xFFC0B104" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA31" description="DMA31 Start Address of Current Buffer" />
<register name="DMA31_CFG"                       read-address="0xFFC0B108" write-address="0xFFC0B108" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA31" description="DMA31 Configuration Register" />
   <register name="DMA31_CFG.PDRF"               parent="DMA31_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA31_CFG.TWOD"               parent="DMA31_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA31_CFG.DESCIDCPY"          parent="DMA31_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA31_CFG.TOVEN"              parent="DMA31_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA31_CFG.TRIG"               parent="DMA31_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA31_CFG.INT"                parent="DMA31_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA31_CFG.NDSIZE"             parent="DMA31_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA31_CFG.TWAIT"              parent="DMA31_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA31_CFG.FLOW"               parent="DMA31_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA31_CFG.MSIZE"              parent="DMA31_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA31_CFG.PSIZE"              parent="DMA31_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA31_CFG.CADDR"              parent="DMA31_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA31_CFG.SYNC"               parent="DMA31_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA31_CFG.WNR"                parent="DMA31_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA31_CFG.EN"                 parent="DMA31_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA31_XCNT"                      read-address="0xFFC0B10C" write-address="0xFFC0B10C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA31" description="DMA31 Inner Loop Count Start Value" />
<register name="DMA31_XMOD"                      read-address="0xFFC0B110" write-address="0xFFC0B110" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA31" description="DMA31 Inner Loop Address Increment" />
<register name="DMA31_YCNT"                      read-address="0xFFC0B114" write-address="0xFFC0B114" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA31" description="DMA31 Outer Loop Count Start Value (2D only)" />
<register name="DMA31_YMOD"                      read-address="0xFFC0B118" write-address="0xFFC0B118" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA31" description="DMA31 Outer Loop Address Increment (2D only)" />
<register name="DMA31_DSCPTR_CUR"                read-address="0xFFC0B124" write-address="0xFFC0B124" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA31" description="DMA31 Current Descriptor Pointer" />
<register name="DMA31_DSCPTR_PRV"                read-address="0xFFC0B128" write-address="0xFFC0B128" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA31" description="DMA31 Previous Initial Descriptor Pointer" />
   <register name="DMA31_DSCPTR_PRV.DESCPPREV"   parent="DMA31_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA31_DSCPTR_PRV.PDPO"        parent="DMA31_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA31_ADDR_CUR"                  read-address="0xFFC0B12C" write-address="0xFFC0B12C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA31" description="DMA31 Current Address" />
<register name="DMA31_STAT"                      read-address="0xFFC0B130" write-address="0xFFC0B130" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA31" description="DMA31 Status Register" />
   <register name="DMA31_STAT.TWAIT"             parent="DMA31_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA31_STAT.FIFOFILL"          parent="DMA31_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA31_STAT.MBWID"             parent="DMA31_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA31_STAT.PBWID"             parent="DMA31_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA31_STAT.RUN"               parent="DMA31_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA31_STAT.ERRC"              parent="DMA31_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA31_STAT.PIRQ"              parent="DMA31_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA31_STAT.IRQERR"            parent="DMA31_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA31_STAT.IRQDONE"           parent="DMA31_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA31_XCNT_CUR"                  read-address="0xFFC0B134" write-address="0xFFC0B134" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA31" description="DMA31 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA31_YCNT_CUR"                  read-address="0xFFC0B138" write-address="0xFFC0B138" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA31" description="DMA31 Current Row Count (2D only)" />
<register name="DMA31_BWLCNT"                    read-address="0xFFC0B140" write-address="0xFFC0B140" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA31" description="DMA31 Bandwidth Limit Count" />
   <register name="DMA31_BWLCNT.VALUE"           parent="DMA31_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA31_BWLCNT_CUR"                read-address="0xFFC0B144" write-address="0xFFC0B144" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA31" description="DMA31 Bandwidth Limit Count Current" />
   <register name="DMA31_BWLCNT_CUR.VALUE"       parent="DMA31_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA31_BWMCNT"                    read-address="0xFFC0B148" write-address="0xFFC0B148" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA31" description="DMA31 Bandwidth Monitor Count" />
<register name="DMA31_BWMCNT_CUR"                read-address="0xFFC0B14C" write-address="0xFFC0B14C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA31" description="DMA31 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA32  *** -->
<!-- *************** -->

<register name="DMA32_DSCPTR_NXT"                read-address="0xFFC0B180" write-address="0xFFC0B180" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA32" description="DMA32 Pointer to Next Initial Descriptor" />
<register name="DMA32_ADDRSTART"                 read-address="0xFFC0B184" write-address="0xFFC0B184" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA32" description="DMA32 Start Address of Current Buffer" />
<register name="DMA32_CFG"                       read-address="0xFFC0B188" write-address="0xFFC0B188" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA32" description="DMA32 Configuration Register" />
   <register name="DMA32_CFG.PDRF"               parent="DMA32_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA32_CFG.TWOD"               parent="DMA32_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA32_CFG.DESCIDCPY"          parent="DMA32_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA32_CFG.TOVEN"              parent="DMA32_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA32_CFG.TRIG"               parent="DMA32_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA32_CFG.INT"                parent="DMA32_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA32_CFG.NDSIZE"             parent="DMA32_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA32_CFG.TWAIT"              parent="DMA32_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA32_CFG.FLOW"               parent="DMA32_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA32_CFG.MSIZE"              parent="DMA32_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA32_CFG.PSIZE"              parent="DMA32_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA32_CFG.CADDR"              parent="DMA32_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA32_CFG.SYNC"               parent="DMA32_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA32_CFG.WNR"                parent="DMA32_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA32_CFG.EN"                 parent="DMA32_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA32_XCNT"                      read-address="0xFFC0B18C" write-address="0xFFC0B18C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA32" description="DMA32 Inner Loop Count Start Value" />
<register name="DMA32_XMOD"                      read-address="0xFFC0B190" write-address="0xFFC0B190" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA32" description="DMA32 Inner Loop Address Increment" />
<register name="DMA32_YCNT"                      read-address="0xFFC0B194" write-address="0xFFC0B194" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA32" description="DMA32 Outer Loop Count Start Value (2D only)" />
<register name="DMA32_YMOD"                      read-address="0xFFC0B198" write-address="0xFFC0B198" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA32" description="DMA32 Outer Loop Address Increment (2D only)" />
<register name="DMA32_DSCPTR_CUR"                read-address="0xFFC0B1A4" write-address="0xFFC0B1A4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA32" description="DMA32 Current Descriptor Pointer" />
<register name="DMA32_DSCPTR_PRV"                read-address="0xFFC0B1A8" write-address="0xFFC0B1A8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA32" description="DMA32 Previous Initial Descriptor Pointer" />
   <register name="DMA32_DSCPTR_PRV.DESCPPREV"   parent="DMA32_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA32_DSCPTR_PRV.PDPO"        parent="DMA32_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA32_ADDR_CUR"                  read-address="0xFFC0B1AC" write-address="0xFFC0B1AC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA32" description="DMA32 Current Address" />
<register name="DMA32_STAT"                      read-address="0xFFC0B1B0" write-address="0xFFC0B1B0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA32" description="DMA32 Status Register" />
   <register name="DMA32_STAT.TWAIT"             parent="DMA32_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA32_STAT.FIFOFILL"          parent="DMA32_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA32_STAT.MBWID"             parent="DMA32_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA32_STAT.PBWID"             parent="DMA32_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA32_STAT.RUN"               parent="DMA32_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA32_STAT.ERRC"              parent="DMA32_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA32_STAT.PIRQ"              parent="DMA32_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA32_STAT.IRQERR"            parent="DMA32_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA32_STAT.IRQDONE"           parent="DMA32_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA32_XCNT_CUR"                  read-address="0xFFC0B1B4" write-address="0xFFC0B1B4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA32" description="DMA32 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA32_YCNT_CUR"                  read-address="0xFFC0B1B8" write-address="0xFFC0B1B8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA32" description="DMA32 Current Row Count (2D only)" />
<register name="DMA32_BWLCNT"                    read-address="0xFFC0B1C0" write-address="0xFFC0B1C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA32" description="DMA32 Bandwidth Limit Count" />
   <register name="DMA32_BWLCNT.VALUE"           parent="DMA32_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA32_BWLCNT_CUR"                read-address="0xFFC0B1C4" write-address="0xFFC0B1C4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA32" description="DMA32 Bandwidth Limit Count Current" />
   <register name="DMA32_BWLCNT_CUR.VALUE"       parent="DMA32_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA32_BWMCNT"                    read-address="0xFFC0B1C8" write-address="0xFFC0B1C8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA32" description="DMA32 Bandwidth Monitor Count" />
<register name="DMA32_BWMCNT_CUR"                read-address="0xFFC0B1CC" write-address="0xFFC0B1CC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA32" description="DMA32 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA33  *** -->
<!-- *************** -->

<register name="DMA33_DSCPTR_NXT"                read-address="0xFFC0D000" write-address="0xFFC0D000" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA33" description="DMA33 Pointer to Next Initial Descriptor" />
<register name="DMA33_ADDRSTART"                 read-address="0xFFC0D004" write-address="0xFFC0D004" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA33" description="DMA33 Start Address of Current Buffer" />
<register name="DMA33_CFG"                       read-address="0xFFC0D008" write-address="0xFFC0D008" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA33" description="DMA33 Configuration Register" />
   <register name="DMA33_CFG.PDRF"               parent="DMA33_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA33_CFG.TWOD"               parent="DMA33_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA33_CFG.DESCIDCPY"          parent="DMA33_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA33_CFG.TOVEN"              parent="DMA33_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA33_CFG.TRIG"               parent="DMA33_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA33_CFG.INT"                parent="DMA33_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA33_CFG.NDSIZE"             parent="DMA33_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA33_CFG.TWAIT"              parent="DMA33_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA33_CFG.FLOW"               parent="DMA33_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA33_CFG.MSIZE"              parent="DMA33_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA33_CFG.PSIZE"              parent="DMA33_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA33_CFG.CADDR"              parent="DMA33_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA33_CFG.SYNC"               parent="DMA33_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA33_CFG.WNR"                parent="DMA33_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA33_CFG.EN"                 parent="DMA33_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA33_XCNT"                      read-address="0xFFC0D00C" write-address="0xFFC0D00C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA33" description="DMA33 Inner Loop Count Start Value" />
<register name="DMA33_XMOD"                      read-address="0xFFC0D010" write-address="0xFFC0D010" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA33" description="DMA33 Inner Loop Address Increment" />
<register name="DMA33_YCNT"                      read-address="0xFFC0D014" write-address="0xFFC0D014" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA33" description="DMA33 Outer Loop Count Start Value (2D only)" />
<register name="DMA33_YMOD"                      read-address="0xFFC0D018" write-address="0xFFC0D018" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA33" description="DMA33 Outer Loop Address Increment (2D only)" />
<register name="DMA33_DSCPTR_CUR"                read-address="0xFFC0D024" write-address="0xFFC0D024" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA33" description="DMA33 Current Descriptor Pointer" />
<register name="DMA33_DSCPTR_PRV"                read-address="0xFFC0D028" write-address="0xFFC0D028" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA33" description="DMA33 Previous Initial Descriptor Pointer" />
   <register name="DMA33_DSCPTR_PRV.DESCPPREV"   parent="DMA33_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA33_DSCPTR_PRV.PDPO"        parent="DMA33_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA33_ADDR_CUR"                  read-address="0xFFC0D02C" write-address="0xFFC0D02C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA33" description="DMA33 Current Address" />
<register name="DMA33_STAT"                      read-address="0xFFC0D030" write-address="0xFFC0D030" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA33" description="DMA33 Status Register" />
   <register name="DMA33_STAT.TWAIT"             parent="DMA33_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA33_STAT.FIFOFILL"          parent="DMA33_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA33_STAT.MBWID"             parent="DMA33_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA33_STAT.PBWID"             parent="DMA33_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA33_STAT.RUN"               parent="DMA33_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA33_STAT.ERRC"              parent="DMA33_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA33_STAT.PIRQ"              parent="DMA33_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA33_STAT.IRQERR"            parent="DMA33_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA33_STAT.IRQDONE"           parent="DMA33_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA33_XCNT_CUR"                  read-address="0xFFC0D034" write-address="0xFFC0D034" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA33" description="DMA33 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA33_YCNT_CUR"                  read-address="0xFFC0D038" write-address="0xFFC0D038" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA33" description="DMA33 Current Row Count (2D only)" />
<register name="DMA33_BWLCNT"                    read-address="0xFFC0D040" write-address="0xFFC0D040" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA33" description="DMA33 Bandwidth Limit Count" />
   <register name="DMA33_BWLCNT.VALUE"           parent="DMA33_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA33_BWLCNT_CUR"                read-address="0xFFC0D044" write-address="0xFFC0D044" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA33" description="DMA33 Bandwidth Limit Count Current" />
   <register name="DMA33_BWLCNT_CUR.VALUE"       parent="DMA33_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA33_BWMCNT"                    read-address="0xFFC0D048" write-address="0xFFC0D048" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA33" description="DMA33 Bandwidth Monitor Count" />
<register name="DMA33_BWMCNT_CUR"                read-address="0xFFC0D04C" write-address="0xFFC0D04C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA33" description="DMA33 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA34  *** -->
<!-- *************** -->

<register name="DMA34_DSCPTR_NXT"                read-address="0xFFC0D080" write-address="0xFFC0D080" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA34" description="DMA34 Pointer to Next Initial Descriptor" />
<register name="DMA34_ADDRSTART"                 read-address="0xFFC0D084" write-address="0xFFC0D084" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA34" description="DMA34 Start Address of Current Buffer" />
<register name="DMA34_CFG"                       read-address="0xFFC0D088" write-address="0xFFC0D088" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA34" description="DMA34 Configuration Register" />
   <register name="DMA34_CFG.PDRF"               parent="DMA34_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA34_CFG.TWOD"               parent="DMA34_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA34_CFG.DESCIDCPY"          parent="DMA34_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA34_CFG.TOVEN"              parent="DMA34_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA34_CFG.TRIG"               parent="DMA34_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA34_CFG.INT"                parent="DMA34_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA34_CFG.NDSIZE"             parent="DMA34_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA34_CFG.TWAIT"              parent="DMA34_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA34_CFG.FLOW"               parent="DMA34_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA34_CFG.MSIZE"              parent="DMA34_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA34_CFG.PSIZE"              parent="DMA34_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA34_CFG.CADDR"              parent="DMA34_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA34_CFG.SYNC"               parent="DMA34_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA34_CFG.WNR"                parent="DMA34_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA34_CFG.EN"                 parent="DMA34_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA34_XCNT"                      read-address="0xFFC0D08C" write-address="0xFFC0D08C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA34" description="DMA34 Inner Loop Count Start Value" />
<register name="DMA34_XMOD"                      read-address="0xFFC0D090" write-address="0xFFC0D090" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA34" description="DMA34 Inner Loop Address Increment" />
<register name="DMA34_YCNT"                      read-address="0xFFC0D094" write-address="0xFFC0D094" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA34" description="DMA34 Outer Loop Count Start Value (2D only)" />
<register name="DMA34_YMOD"                      read-address="0xFFC0D098" write-address="0xFFC0D098" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA34" description="DMA34 Outer Loop Address Increment (2D only)" />
<register name="DMA34_DSCPTR_CUR"                read-address="0xFFC0D0A4" write-address="0xFFC0D0A4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA34" description="DMA34 Current Descriptor Pointer" />
<register name="DMA34_DSCPTR_PRV"                read-address="0xFFC0D0A8" write-address="0xFFC0D0A8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA34" description="DMA34 Previous Initial Descriptor Pointer" />
   <register name="DMA34_DSCPTR_PRV.DESCPPREV"   parent="DMA34_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA34_DSCPTR_PRV.PDPO"        parent="DMA34_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA34_ADDR_CUR"                  read-address="0xFFC0D0AC" write-address="0xFFC0D0AC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA34" description="DMA34 Current Address" />
<register name="DMA34_STAT"                      read-address="0xFFC0D0B0" write-address="0xFFC0D0B0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA34" description="DMA34 Status Register" />
   <register name="DMA34_STAT.TWAIT"             parent="DMA34_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA34_STAT.FIFOFILL"          parent="DMA34_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA34_STAT.MBWID"             parent="DMA34_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA34_STAT.PBWID"             parent="DMA34_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA34_STAT.RUN"               parent="DMA34_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA34_STAT.ERRC"              parent="DMA34_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA34_STAT.PIRQ"              parent="DMA34_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA34_STAT.IRQERR"            parent="DMA34_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA34_STAT.IRQDONE"           parent="DMA34_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA34_XCNT_CUR"                  read-address="0xFFC0D0B4" write-address="0xFFC0D0B4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA34" description="DMA34 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA34_YCNT_CUR"                  read-address="0xFFC0D0B8" write-address="0xFFC0D0B8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA34" description="DMA34 Current Row Count (2D only)" />
<register name="DMA34_BWLCNT"                    read-address="0xFFC0D0C0" write-address="0xFFC0D0C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA34" description="DMA34 Bandwidth Limit Count" />
   <register name="DMA34_BWLCNT.VALUE"           parent="DMA34_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA34_BWLCNT_CUR"                read-address="0xFFC0D0C4" write-address="0xFFC0D0C4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA34" description="DMA34 Bandwidth Limit Count Current" />
   <register name="DMA34_BWLCNT_CUR.VALUE"       parent="DMA34_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA34_BWMCNT"                    read-address="0xFFC0D0C8" write-address="0xFFC0D0C8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA34" description="DMA34 Bandwidth Monitor Count" />
<register name="DMA34_BWMCNT_CUR"                read-address="0xFFC0D0CC" write-address="0xFFC0D0CC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA34" description="DMA34 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA35  *** -->
<!-- *************** -->

<register name="DMA35_DSCPTR_NXT"                read-address="0xFFC10000" write-address="0xFFC10000" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA35" description="DMA35 Pointer to Next Initial Descriptor" />
<register name="DMA35_ADDRSTART"                 read-address="0xFFC10004" write-address="0xFFC10004" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA35" description="DMA35 Start Address of Current Buffer" />
<register name="DMA35_CFG"                       read-address="0xFFC10008" write-address="0xFFC10008" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA35" description="DMA35 Configuration Register" />
   <register name="DMA35_CFG.PDRF"               parent="DMA35_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA35_CFG.TWOD"               parent="DMA35_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA35_CFG.DESCIDCPY"          parent="DMA35_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA35_CFG.TOVEN"              parent="DMA35_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA35_CFG.TRIG"               parent="DMA35_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA35_CFG.INT"                parent="DMA35_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA35_CFG.NDSIZE"             parent="DMA35_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA35_CFG.TWAIT"              parent="DMA35_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA35_CFG.FLOW"               parent="DMA35_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA35_CFG.MSIZE"              parent="DMA35_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA35_CFG.PSIZE"              parent="DMA35_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA35_CFG.CADDR"              parent="DMA35_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA35_CFG.SYNC"               parent="DMA35_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA35_CFG.WNR"                parent="DMA35_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA35_CFG.EN"                 parent="DMA35_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA35_XCNT"                      read-address="0xFFC1000C" write-address="0xFFC1000C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA35" description="DMA35 Inner Loop Count Start Value" />
<register name="DMA35_XMOD"                      read-address="0xFFC10010" write-address="0xFFC10010" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA35" description="DMA35 Inner Loop Address Increment" />
<register name="DMA35_YCNT"                      read-address="0xFFC10014" write-address="0xFFC10014" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA35" description="DMA35 Outer Loop Count Start Value (2D only)" />
<register name="DMA35_YMOD"                      read-address="0xFFC10018" write-address="0xFFC10018" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA35" description="DMA35 Outer Loop Address Increment (2D only)" />
<register name="DMA35_DSCPTR_CUR"                read-address="0xFFC10024" write-address="0xFFC10024" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA35" description="DMA35 Current Descriptor Pointer" />
<register name="DMA35_DSCPTR_PRV"                read-address="0xFFC10028" write-address="0xFFC10028" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA35" description="DMA35 Previous Initial Descriptor Pointer" />
   <register name="DMA35_DSCPTR_PRV.DESCPPREV"   parent="DMA35_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA35_DSCPTR_PRV.PDPO"        parent="DMA35_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA35_ADDR_CUR"                  read-address="0xFFC1002C" write-address="0xFFC1002C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA35" description="DMA35 Current Address" />
<register name="DMA35_STAT"                      read-address="0xFFC10030" write-address="0xFFC10030" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA35" description="DMA35 Status Register" />
   <register name="DMA35_STAT.TWAIT"             parent="DMA35_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA35_STAT.FIFOFILL"          parent="DMA35_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA35_STAT.MBWID"             parent="DMA35_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA35_STAT.PBWID"             parent="DMA35_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA35_STAT.RUN"               parent="DMA35_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA35_STAT.ERRC"              parent="DMA35_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA35_STAT.PIRQ"              parent="DMA35_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA35_STAT.IRQERR"            parent="DMA35_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA35_STAT.IRQDONE"           parent="DMA35_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA35_XCNT_CUR"                  read-address="0xFFC10034" write-address="0xFFC10034" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA35" description="DMA35 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA35_YCNT_CUR"                  read-address="0xFFC10038" write-address="0xFFC10038" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA35" description="DMA35 Current Row Count (2D only)" />
<register name="DMA35_BWLCNT"                    read-address="0xFFC10040" write-address="0xFFC10040" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA35" description="DMA35 Bandwidth Limit Count" />
   <register name="DMA35_BWLCNT.VALUE"           parent="DMA35_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA35_BWLCNT_CUR"                read-address="0xFFC10044" write-address="0xFFC10044" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA35" description="DMA35 Bandwidth Limit Count Current" />
   <register name="DMA35_BWLCNT_CUR.VALUE"       parent="DMA35_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA35_BWMCNT"                    read-address="0xFFC10048" write-address="0xFFC10048" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA35" description="DMA35 Bandwidth Monitor Count" />
<register name="DMA35_BWMCNT_CUR"                read-address="0xFFC1004C" write-address="0xFFC1004C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA35" description="DMA35 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA36  *** -->
<!-- *************** -->

<register name="DMA36_DSCPTR_NXT"                read-address="0xFFC10080" write-address="0xFFC10080" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA36" description="DMA36 Pointer to Next Initial Descriptor" />
<register name="DMA36_ADDRSTART"                 read-address="0xFFC10084" write-address="0xFFC10084" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA36" description="DMA36 Start Address of Current Buffer" />
<register name="DMA36_CFG"                       read-address="0xFFC10088" write-address="0xFFC10088" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA36" description="DMA36 Configuration Register" />
   <register name="DMA36_CFG.PDRF"               parent="DMA36_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA36_CFG.TWOD"               parent="DMA36_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA36_CFG.DESCIDCPY"          parent="DMA36_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA36_CFG.TOVEN"              parent="DMA36_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA36_CFG.TRIG"               parent="DMA36_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA36_CFG.INT"                parent="DMA36_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA36_CFG.NDSIZE"             parent="DMA36_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA36_CFG.TWAIT"              parent="DMA36_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA36_CFG.FLOW"               parent="DMA36_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA36_CFG.MSIZE"              parent="DMA36_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA36_CFG.PSIZE"              parent="DMA36_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA36_CFG.CADDR"              parent="DMA36_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA36_CFG.SYNC"               parent="DMA36_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA36_CFG.WNR"                parent="DMA36_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA36_CFG.EN"                 parent="DMA36_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA36_XCNT"                      read-address="0xFFC1008C" write-address="0xFFC1008C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA36" description="DMA36 Inner Loop Count Start Value" />
<register name="DMA36_XMOD"                      read-address="0xFFC10090" write-address="0xFFC10090" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA36" description="DMA36 Inner Loop Address Increment" />
<register name="DMA36_YCNT"                      read-address="0xFFC10094" write-address="0xFFC10094" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA36" description="DMA36 Outer Loop Count Start Value (2D only)" />
<register name="DMA36_YMOD"                      read-address="0xFFC10098" write-address="0xFFC10098" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA36" description="DMA36 Outer Loop Address Increment (2D only)" />
<register name="DMA36_DSCPTR_CUR"                read-address="0xFFC100A4" write-address="0xFFC100A4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA36" description="DMA36 Current Descriptor Pointer" />
<register name="DMA36_DSCPTR_PRV"                read-address="0xFFC100A8" write-address="0xFFC100A8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA36" description="DMA36 Previous Initial Descriptor Pointer" />
   <register name="DMA36_DSCPTR_PRV.DESCPPREV"   parent="DMA36_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA36_DSCPTR_PRV.PDPO"        parent="DMA36_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA36_ADDR_CUR"                  read-address="0xFFC100AC" write-address="0xFFC100AC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA36" description="DMA36 Current Address" />
<register name="DMA36_STAT"                      read-address="0xFFC100B0" write-address="0xFFC100B0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA36" description="DMA36 Status Register" />
   <register name="DMA36_STAT.TWAIT"             parent="DMA36_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA36_STAT.FIFOFILL"          parent="DMA36_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA36_STAT.MBWID"             parent="DMA36_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA36_STAT.PBWID"             parent="DMA36_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA36_STAT.RUN"               parent="DMA36_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA36_STAT.ERRC"              parent="DMA36_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA36_STAT.PIRQ"              parent="DMA36_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA36_STAT.IRQERR"            parent="DMA36_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA36_STAT.IRQDONE"           parent="DMA36_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA36_XCNT_CUR"                  read-address="0xFFC100B4" write-address="0xFFC100B4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA36" description="DMA36 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA36_YCNT_CUR"                  read-address="0xFFC100B8" write-address="0xFFC100B8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA36" description="DMA36 Current Row Count (2D only)" />
<register name="DMA36_BWLCNT"                    read-address="0xFFC100C0" write-address="0xFFC100C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA36" description="DMA36 Bandwidth Limit Count" />
   <register name="DMA36_BWLCNT.VALUE"           parent="DMA36_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA36_BWLCNT_CUR"                read-address="0xFFC100C4" write-address="0xFFC100C4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA36" description="DMA36 Bandwidth Limit Count Current" />
   <register name="DMA36_BWLCNT_CUR.VALUE"       parent="DMA36_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA36_BWMCNT"                    read-address="0xFFC100C8" write-address="0xFFC100C8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA36" description="DMA36 Bandwidth Monitor Count" />
<register name="DMA36_BWMCNT_CUR"                read-address="0xFFC100CC" write-address="0xFFC100CC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA36" description="DMA36 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA37  *** -->
<!-- *************** -->

<register name="DMA37_DSCPTR_NXT"                read-address="0xFFC10100" write-address="0xFFC10100" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA37" description="DMA37 Pointer to Next Initial Descriptor" />
<register name="DMA37_ADDRSTART"                 read-address="0xFFC10104" write-address="0xFFC10104" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA37" description="DMA37 Start Address of Current Buffer" />
<register name="DMA37_CFG"                       read-address="0xFFC10108" write-address="0xFFC10108" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA37" description="DMA37 Configuration Register" />
   <register name="DMA37_CFG.PDRF"               parent="DMA37_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA37_CFG.TWOD"               parent="DMA37_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA37_CFG.DESCIDCPY"          parent="DMA37_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA37_CFG.TOVEN"              parent="DMA37_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA37_CFG.TRIG"               parent="DMA37_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA37_CFG.INT"                parent="DMA37_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA37_CFG.NDSIZE"             parent="DMA37_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA37_CFG.TWAIT"              parent="DMA37_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA37_CFG.FLOW"               parent="DMA37_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA37_CFG.MSIZE"              parent="DMA37_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA37_CFG.PSIZE"              parent="DMA37_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA37_CFG.CADDR"              parent="DMA37_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA37_CFG.SYNC"               parent="DMA37_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA37_CFG.WNR"                parent="DMA37_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA37_CFG.EN"                 parent="DMA37_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA37_XCNT"                      read-address="0xFFC1010C" write-address="0xFFC1010C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA37" description="DMA37 Inner Loop Count Start Value" />
<register name="DMA37_XMOD"                      read-address="0xFFC10110" write-address="0xFFC10110" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA37" description="DMA37 Inner Loop Address Increment" />
<register name="DMA37_YCNT"                      read-address="0xFFC10114" write-address="0xFFC10114" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA37" description="DMA37 Outer Loop Count Start Value (2D only)" />
<register name="DMA37_YMOD"                      read-address="0xFFC10118" write-address="0xFFC10118" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA37" description="DMA37 Outer Loop Address Increment (2D only)" />
<register name="DMA37_DSCPTR_CUR"                read-address="0xFFC10124" write-address="0xFFC10124" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA37" description="DMA37 Current Descriptor Pointer" />
<register name="DMA37_DSCPTR_PRV"                read-address="0xFFC10128" write-address="0xFFC10128" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA37" description="DMA37 Previous Initial Descriptor Pointer" />
   <register name="DMA37_DSCPTR_PRV.DESCPPREV"   parent="DMA37_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA37_DSCPTR_PRV.PDPO"        parent="DMA37_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA37_ADDR_CUR"                  read-address="0xFFC1012C" write-address="0xFFC1012C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA37" description="DMA37 Current Address" />
<register name="DMA37_STAT"                      read-address="0xFFC10130" write-address="0xFFC10130" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA37" description="DMA37 Status Register" />
   <register name="DMA37_STAT.TWAIT"             parent="DMA37_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA37_STAT.FIFOFILL"          parent="DMA37_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA37_STAT.MBWID"             parent="DMA37_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA37_STAT.PBWID"             parent="DMA37_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA37_STAT.RUN"               parent="DMA37_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA37_STAT.ERRC"              parent="DMA37_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA37_STAT.PIRQ"              parent="DMA37_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA37_STAT.IRQERR"            parent="DMA37_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA37_STAT.IRQDONE"           parent="DMA37_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA37_XCNT_CUR"                  read-address="0xFFC10134" write-address="0xFFC10134" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA37" description="DMA37 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA37_YCNT_CUR"                  read-address="0xFFC10138" write-address="0xFFC10138" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA37" description="DMA37 Current Row Count (2D only)" />
<register name="DMA37_BWLCNT"                    read-address="0xFFC10140" write-address="0xFFC10140" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA37" description="DMA37 Bandwidth Limit Count" />
   <register name="DMA37_BWLCNT.VALUE"           parent="DMA37_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA37_BWLCNT_CUR"                read-address="0xFFC10144" write-address="0xFFC10144" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA37" description="DMA37 Bandwidth Limit Count Current" />
   <register name="DMA37_BWLCNT_CUR.VALUE"       parent="DMA37_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA37_BWMCNT"                    read-address="0xFFC10148" write-address="0xFFC10148" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA37" description="DMA37 Bandwidth Monitor Count" />
<register name="DMA37_BWMCNT_CUR"                read-address="0xFFC1014C" write-address="0xFFC1014C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA37" description="DMA37 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA38  *** -->
<!-- *************** -->

<register name="DMA38_DSCPTR_NXT"                read-address="0xFFC12000" write-address="0xFFC12000" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA38" description="DMA38 Pointer to Next Initial Descriptor" />
<register name="DMA38_ADDRSTART"                 read-address="0xFFC12004" write-address="0xFFC12004" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA38" description="DMA38 Start Address of Current Buffer" />
<register name="DMA38_CFG"                       read-address="0xFFC12008" write-address="0xFFC12008" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA38" description="DMA38 Configuration Register" />
   <register name="DMA38_CFG.PDRF"               parent="DMA38_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA38_CFG.TWOD"               parent="DMA38_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA38_CFG.DESCIDCPY"          parent="DMA38_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA38_CFG.TOVEN"              parent="DMA38_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA38_CFG.TRIG"               parent="DMA38_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA38_CFG.INT"                parent="DMA38_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA38_CFG.NDSIZE"             parent="DMA38_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA38_CFG.TWAIT"              parent="DMA38_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA38_CFG.FLOW"               parent="DMA38_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA38_CFG.MSIZE"              parent="DMA38_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA38_CFG.PSIZE"              parent="DMA38_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA38_CFG.CADDR"              parent="DMA38_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA38_CFG.SYNC"               parent="DMA38_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA38_CFG.WNR"                parent="DMA38_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA38_CFG.EN"                 parent="DMA38_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA38_XCNT"                      read-address="0xFFC1200C" write-address="0xFFC1200C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA38" description="DMA38 Inner Loop Count Start Value" />
<register name="DMA38_XMOD"                      read-address="0xFFC12010" write-address="0xFFC12010" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA38" description="DMA38 Inner Loop Address Increment" />
<register name="DMA38_YCNT"                      read-address="0xFFC12014" write-address="0xFFC12014" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA38" description="DMA38 Outer Loop Count Start Value (2D only)" />
<register name="DMA38_YMOD"                      read-address="0xFFC12018" write-address="0xFFC12018" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA38" description="DMA38 Outer Loop Address Increment (2D only)" />
<register name="DMA38_DSCPTR_CUR"                read-address="0xFFC12024" write-address="0xFFC12024" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA38" description="DMA38 Current Descriptor Pointer" />
<register name="DMA38_DSCPTR_PRV"                read-address="0xFFC12028" write-address="0xFFC12028" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA38" description="DMA38 Previous Initial Descriptor Pointer" />
   <register name="DMA38_DSCPTR_PRV.DESCPPREV"   parent="DMA38_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA38_DSCPTR_PRV.PDPO"        parent="DMA38_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA38_ADDR_CUR"                  read-address="0xFFC1202C" write-address="0xFFC1202C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA38" description="DMA38 Current Address" />
<register name="DMA38_STAT"                      read-address="0xFFC12030" write-address="0xFFC12030" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA38" description="DMA38 Status Register" />
   <register name="DMA38_STAT.TWAIT"             parent="DMA38_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA38_STAT.FIFOFILL"          parent="DMA38_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA38_STAT.MBWID"             parent="DMA38_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA38_STAT.PBWID"             parent="DMA38_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA38_STAT.RUN"               parent="DMA38_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA38_STAT.ERRC"              parent="DMA38_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA38_STAT.PIRQ"              parent="DMA38_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA38_STAT.IRQERR"            parent="DMA38_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA38_STAT.IRQDONE"           parent="DMA38_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA38_XCNT_CUR"                  read-address="0xFFC12034" write-address="0xFFC12034" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA38" description="DMA38 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA38_YCNT_CUR"                  read-address="0xFFC12038" write-address="0xFFC12038" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA38" description="DMA38 Current Row Count (2D only)" />
<register name="DMA38_BWLCNT"                    read-address="0xFFC12040" write-address="0xFFC12040" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA38" description="DMA38 Bandwidth Limit Count" />
   <register name="DMA38_BWLCNT.VALUE"           parent="DMA38_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA38_BWLCNT_CUR"                read-address="0xFFC12044" write-address="0xFFC12044" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA38" description="DMA38 Bandwidth Limit Count Current" />
   <register name="DMA38_BWLCNT_CUR.VALUE"       parent="DMA38_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA38_BWMCNT"                    read-address="0xFFC12048" write-address="0xFFC12048" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA38" description="DMA38 Bandwidth Monitor Count" />
<register name="DMA38_BWMCNT_CUR"                read-address="0xFFC1204C" write-address="0xFFC1204C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA38" description="DMA38 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA39  *** -->
<!-- *************** -->

<register name="DMA39_DSCPTR_NXT"                read-address="0xFFC12080" write-address="0xFFC12080" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA39" description="DMA39 Pointer to Next Initial Descriptor" />
<register name="DMA39_ADDRSTART"                 read-address="0xFFC12084" write-address="0xFFC12084" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA39" description="DMA39 Start Address of Current Buffer" />
<register name="DMA39_CFG"                       read-address="0xFFC12088" write-address="0xFFC12088" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA39" description="DMA39 Configuration Register" />
   <register name="DMA39_CFG.PDRF"               parent="DMA39_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA39_CFG.TWOD"               parent="DMA39_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA39_CFG.DESCIDCPY"          parent="DMA39_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA39_CFG.TOVEN"              parent="DMA39_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA39_CFG.TRIG"               parent="DMA39_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA39_CFG.INT"                parent="DMA39_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA39_CFG.NDSIZE"             parent="DMA39_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA39_CFG.TWAIT"              parent="DMA39_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA39_CFG.FLOW"               parent="DMA39_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA39_CFG.MSIZE"              parent="DMA39_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA39_CFG.PSIZE"              parent="DMA39_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA39_CFG.CADDR"              parent="DMA39_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA39_CFG.SYNC"               parent="DMA39_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA39_CFG.WNR"                parent="DMA39_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA39_CFG.EN"                 parent="DMA39_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA39_XCNT"                      read-address="0xFFC1208C" write-address="0xFFC1208C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA39" description="DMA39 Inner Loop Count Start Value" />
<register name="DMA39_XMOD"                      read-address="0xFFC12090" write-address="0xFFC12090" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA39" description="DMA39 Inner Loop Address Increment" />
<register name="DMA39_YCNT"                      read-address="0xFFC12094" write-address="0xFFC12094" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA39" description="DMA39 Outer Loop Count Start Value (2D only)" />
<register name="DMA39_YMOD"                      read-address="0xFFC12098" write-address="0xFFC12098" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA39" description="DMA39 Outer Loop Address Increment (2D only)" />
<register name="DMA39_DSCPTR_CUR"                read-address="0xFFC120A4" write-address="0xFFC120A4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA39" description="DMA39 Current Descriptor Pointer" />
<register name="DMA39_DSCPTR_PRV"                read-address="0xFFC120A8" write-address="0xFFC120A8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA39" description="DMA39 Previous Initial Descriptor Pointer" />
   <register name="DMA39_DSCPTR_PRV.DESCPPREV"   parent="DMA39_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA39_DSCPTR_PRV.PDPO"        parent="DMA39_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA39_ADDR_CUR"                  read-address="0xFFC120AC" write-address="0xFFC120AC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA39" description="DMA39 Current Address" />
<register name="DMA39_STAT"                      read-address="0xFFC120B0" write-address="0xFFC120B0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA39" description="DMA39 Status Register" />
   <register name="DMA39_STAT.TWAIT"             parent="DMA39_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA39_STAT.FIFOFILL"          parent="DMA39_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA39_STAT.MBWID"             parent="DMA39_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA39_STAT.PBWID"             parent="DMA39_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA39_STAT.RUN"               parent="DMA39_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA39_STAT.ERRC"              parent="DMA39_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA39_STAT.PIRQ"              parent="DMA39_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA39_STAT.IRQERR"            parent="DMA39_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA39_STAT.IRQDONE"           parent="DMA39_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA39_XCNT_CUR"                  read-address="0xFFC120B4" write-address="0xFFC120B4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA39" description="DMA39 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA39_YCNT_CUR"                  read-address="0xFFC120B8" write-address="0xFFC120B8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA39" description="DMA39 Current Row Count (2D only)" />
<register name="DMA39_BWLCNT"                    read-address="0xFFC120C0" write-address="0xFFC120C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA39" description="DMA39 Bandwidth Limit Count" />
   <register name="DMA39_BWLCNT.VALUE"           parent="DMA39_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA39_BWLCNT_CUR"                read-address="0xFFC120C4" write-address="0xFFC120C4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA39" description="DMA39 Bandwidth Limit Count Current" />
   <register name="DMA39_BWLCNT_CUR.VALUE"       parent="DMA39_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA39_BWMCNT"                    read-address="0xFFC120C8" write-address="0xFFC120C8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA39" description="DMA39 Bandwidth Monitor Count" />
<register name="DMA39_BWMCNT_CUR"                read-address="0xFFC120CC" write-address="0xFFC120CC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA39" description="DMA39 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA40  *** -->
<!-- *************** -->

<register name="DMA40_DSCPTR_NXT"                read-address="0xFFC12100" write-address="0xFFC12100" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA40" description="DMA40 Pointer to Next Initial Descriptor" />
<register name="DMA40_ADDRSTART"                 read-address="0xFFC12104" write-address="0xFFC12104" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA40" description="DMA40 Start Address of Current Buffer" />
<register name="DMA40_CFG"                       read-address="0xFFC12108" write-address="0xFFC12108" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA40" description="DMA40 Configuration Register" />
   <register name="DMA40_CFG.PDRF"               parent="DMA40_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA40_CFG.TWOD"               parent="DMA40_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA40_CFG.DESCIDCPY"          parent="DMA40_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA40_CFG.TOVEN"              parent="DMA40_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA40_CFG.TRIG"               parent="DMA40_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA40_CFG.INT"                parent="DMA40_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA40_CFG.NDSIZE"             parent="DMA40_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA40_CFG.TWAIT"              parent="DMA40_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA40_CFG.FLOW"               parent="DMA40_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA40_CFG.MSIZE"              parent="DMA40_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA40_CFG.PSIZE"              parent="DMA40_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA40_CFG.CADDR"              parent="DMA40_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA40_CFG.SYNC"               parent="DMA40_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA40_CFG.WNR"                parent="DMA40_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA40_CFG.EN"                 parent="DMA40_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA40_XCNT"                      read-address="0xFFC1210C" write-address="0xFFC1210C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA40" description="DMA40 Inner Loop Count Start Value" />
<register name="DMA40_XMOD"                      read-address="0xFFC12110" write-address="0xFFC12110" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA40" description="DMA40 Inner Loop Address Increment" />
<register name="DMA40_YCNT"                      read-address="0xFFC12114" write-address="0xFFC12114" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA40" description="DMA40 Outer Loop Count Start Value (2D only)" />
<register name="DMA40_YMOD"                      read-address="0xFFC12118" write-address="0xFFC12118" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA40" description="DMA40 Outer Loop Address Increment (2D only)" />
<register name="DMA40_DSCPTR_CUR"                read-address="0xFFC12124" write-address="0xFFC12124" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA40" description="DMA40 Current Descriptor Pointer" />
<register name="DMA40_DSCPTR_PRV"                read-address="0xFFC12128" write-address="0xFFC12128" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA40" description="DMA40 Previous Initial Descriptor Pointer" />
   <register name="DMA40_DSCPTR_PRV.DESCPPREV"   parent="DMA40_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA40_DSCPTR_PRV.PDPO"        parent="DMA40_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA40_ADDR_CUR"                  read-address="0xFFC1212C" write-address="0xFFC1212C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA40" description="DMA40 Current Address" />
<register name="DMA40_STAT"                      read-address="0xFFC12130" write-address="0xFFC12130" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA40" description="DMA40 Status Register" />
   <register name="DMA40_STAT.TWAIT"             parent="DMA40_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA40_STAT.FIFOFILL"          parent="DMA40_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA40_STAT.MBWID"             parent="DMA40_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA40_STAT.PBWID"             parent="DMA40_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA40_STAT.RUN"               parent="DMA40_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA40_STAT.ERRC"              parent="DMA40_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA40_STAT.PIRQ"              parent="DMA40_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA40_STAT.IRQERR"            parent="DMA40_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA40_STAT.IRQDONE"           parent="DMA40_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA40_XCNT_CUR"                  read-address="0xFFC12134" write-address="0xFFC12134" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA40" description="DMA40 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA40_YCNT_CUR"                  read-address="0xFFC12138" write-address="0xFFC12138" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA40" description="DMA40 Current Row Count (2D only)" />
<register name="DMA40_BWLCNT"                    read-address="0xFFC12140" write-address="0xFFC12140" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA40" description="DMA40 Bandwidth Limit Count" />
   <register name="DMA40_BWLCNT.VALUE"           parent="DMA40_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA40_BWLCNT_CUR"                read-address="0xFFC12144" write-address="0xFFC12144" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA40" description="DMA40 Bandwidth Limit Count Current" />
   <register name="DMA40_BWLCNT_CUR.VALUE"       parent="DMA40_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA40_BWMCNT"                    read-address="0xFFC12148" write-address="0xFFC12148" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA40" description="DMA40 Bandwidth Monitor Count" />
<register name="DMA40_BWMCNT_CUR"                read-address="0xFFC1214C" write-address="0xFFC1214C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA40" description="DMA40 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA41  *** -->
<!-- *************** -->

<register name="DMA41_DSCPTR_NXT"                read-address="0xFFC12180" write-address="0xFFC12180" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA41" description="DMA41 Pointer to Next Initial Descriptor" />
<register name="DMA41_ADDRSTART"                 read-address="0xFFC12184" write-address="0xFFC12184" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA41" description="DMA41 Start Address of Current Buffer" />
<register name="DMA41_CFG"                       read-address="0xFFC12188" write-address="0xFFC12188" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA41" description="DMA41 Configuration Register" />
   <register name="DMA41_CFG.PDRF"               parent="DMA41_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA41_CFG.TWOD"               parent="DMA41_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA41_CFG.DESCIDCPY"          parent="DMA41_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA41_CFG.TOVEN"              parent="DMA41_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA41_CFG.TRIG"               parent="DMA41_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA41_CFG.INT"                parent="DMA41_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA41_CFG.NDSIZE"             parent="DMA41_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA41_CFG.TWAIT"              parent="DMA41_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA41_CFG.FLOW"               parent="DMA41_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA41_CFG.MSIZE"              parent="DMA41_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA41_CFG.PSIZE"              parent="DMA41_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA41_CFG.CADDR"              parent="DMA41_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA41_CFG.SYNC"               parent="DMA41_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA41_CFG.WNR"                parent="DMA41_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA41_CFG.EN"                 parent="DMA41_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA41_XCNT"                      read-address="0xFFC1218C" write-address="0xFFC1218C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA41" description="DMA41 Inner Loop Count Start Value" />
<register name="DMA41_XMOD"                      read-address="0xFFC12190" write-address="0xFFC12190" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA41" description="DMA41 Inner Loop Address Increment" />
<register name="DMA41_YCNT"                      read-address="0xFFC12194" write-address="0xFFC12194" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA41" description="DMA41 Outer Loop Count Start Value (2D only)" />
<register name="DMA41_YMOD"                      read-address="0xFFC12198" write-address="0xFFC12198" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA41" description="DMA41 Outer Loop Address Increment (2D only)" />
<register name="DMA41_DSCPTR_CUR"                read-address="0xFFC121A4" write-address="0xFFC121A4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA41" description="DMA41 Current Descriptor Pointer" />
<register name="DMA41_DSCPTR_PRV"                read-address="0xFFC121A8" write-address="0xFFC121A8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA41" description="DMA41 Previous Initial Descriptor Pointer" />
   <register name="DMA41_DSCPTR_PRV.DESCPPREV"   parent="DMA41_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA41_DSCPTR_PRV.PDPO"        parent="DMA41_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA41_ADDR_CUR"                  read-address="0xFFC121AC" write-address="0xFFC121AC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA41" description="DMA41 Current Address" />
<register name="DMA41_STAT"                      read-address="0xFFC121B0" write-address="0xFFC121B0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA41" description="DMA41 Status Register" />
   <register name="DMA41_STAT.TWAIT"             parent="DMA41_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA41_STAT.FIFOFILL"          parent="DMA41_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA41_STAT.MBWID"             parent="DMA41_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA41_STAT.PBWID"             parent="DMA41_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA41_STAT.RUN"               parent="DMA41_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA41_STAT.ERRC"              parent="DMA41_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA41_STAT.PIRQ"              parent="DMA41_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA41_STAT.IRQERR"            parent="DMA41_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA41_STAT.IRQDONE"           parent="DMA41_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA41_XCNT_CUR"                  read-address="0xFFC121B4" write-address="0xFFC121B4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA41" description="DMA41 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA41_YCNT_CUR"                  read-address="0xFFC121B8" write-address="0xFFC121B8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA41" description="DMA41 Current Row Count (2D only)" />
<register name="DMA41_BWLCNT"                    read-address="0xFFC121C0" write-address="0xFFC121C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA41" description="DMA41 Bandwidth Limit Count" />
   <register name="DMA41_BWLCNT.VALUE"           parent="DMA41_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA41_BWLCNT_CUR"                read-address="0xFFC121C4" write-address="0xFFC121C4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA41" description="DMA41 Bandwidth Limit Count Current" />
   <register name="DMA41_BWLCNT_CUR.VALUE"       parent="DMA41_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA41_BWMCNT"                    read-address="0xFFC121C8" write-address="0xFFC121C8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA41" description="DMA41 Bandwidth Monitor Count" />
<register name="DMA41_BWMCNT_CUR"                read-address="0xFFC121CC" write-address="0xFFC121CC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA41" description="DMA41 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA42  *** -->
<!-- *************** -->

<register name="DMA42_DSCPTR_NXT"                read-address="0xFFC14000" write-address="0xFFC14000" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA42" description="DMA42 Pointer to Next Initial Descriptor" />
<register name="DMA42_ADDRSTART"                 read-address="0xFFC14004" write-address="0xFFC14004" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA42" description="DMA42 Start Address of Current Buffer" />
<register name="DMA42_CFG"                       read-address="0xFFC14008" write-address="0xFFC14008" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA42" description="DMA42 Configuration Register" />
   <register name="DMA42_CFG.PDRF"               parent="DMA42_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA42_CFG.TWOD"               parent="DMA42_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA42_CFG.DESCIDCPY"          parent="DMA42_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA42_CFG.TOVEN"              parent="DMA42_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA42_CFG.TRIG"               parent="DMA42_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA42_CFG.INT"                parent="DMA42_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA42_CFG.NDSIZE"             parent="DMA42_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA42_CFG.TWAIT"              parent="DMA42_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA42_CFG.FLOW"               parent="DMA42_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA42_CFG.MSIZE"              parent="DMA42_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA42_CFG.PSIZE"              parent="DMA42_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA42_CFG.CADDR"              parent="DMA42_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA42_CFG.SYNC"               parent="DMA42_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA42_CFG.WNR"                parent="DMA42_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA42_CFG.EN"                 parent="DMA42_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA42_XCNT"                      read-address="0xFFC1400C" write-address="0xFFC1400C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA42" description="DMA42 Inner Loop Count Start Value" />
<register name="DMA42_XMOD"                      read-address="0xFFC14010" write-address="0xFFC14010" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA42" description="DMA42 Inner Loop Address Increment" />
<register name="DMA42_YCNT"                      read-address="0xFFC14014" write-address="0xFFC14014" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA42" description="DMA42 Outer Loop Count Start Value (2D only)" />
<register name="DMA42_YMOD"                      read-address="0xFFC14018" write-address="0xFFC14018" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA42" description="DMA42 Outer Loop Address Increment (2D only)" />
<register name="DMA42_DSCPTR_CUR"                read-address="0xFFC14024" write-address="0xFFC14024" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA42" description="DMA42 Current Descriptor Pointer" />
<register name="DMA42_DSCPTR_PRV"                read-address="0xFFC14028" write-address="0xFFC14028" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA42" description="DMA42 Previous Initial Descriptor Pointer" />
   <register name="DMA42_DSCPTR_PRV.DESCPPREV"   parent="DMA42_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA42_DSCPTR_PRV.PDPO"        parent="DMA42_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA42_ADDR_CUR"                  read-address="0xFFC1402C" write-address="0xFFC1402C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA42" description="DMA42 Current Address" />
<register name="DMA42_STAT"                      read-address="0xFFC14030" write-address="0xFFC14030" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA42" description="DMA42 Status Register" />
   <register name="DMA42_STAT.TWAIT"             parent="DMA42_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA42_STAT.FIFOFILL"          parent="DMA42_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA42_STAT.MBWID"             parent="DMA42_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA42_STAT.PBWID"             parent="DMA42_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA42_STAT.RUN"               parent="DMA42_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA42_STAT.ERRC"              parent="DMA42_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA42_STAT.PIRQ"              parent="DMA42_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA42_STAT.IRQERR"            parent="DMA42_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA42_STAT.IRQDONE"           parent="DMA42_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA42_XCNT_CUR"                  read-address="0xFFC14034" write-address="0xFFC14034" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA42" description="DMA42 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA42_YCNT_CUR"                  read-address="0xFFC14038" write-address="0xFFC14038" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA42" description="DMA42 Current Row Count (2D only)" />
<register name="DMA42_BWLCNT"                    read-address="0xFFC14040" write-address="0xFFC14040" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA42" description="DMA42 Bandwidth Limit Count" />
   <register name="DMA42_BWLCNT.VALUE"           parent="DMA42_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA42_BWLCNT_CUR"                read-address="0xFFC14044" write-address="0xFFC14044" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA42" description="DMA42 Bandwidth Limit Count Current" />
   <register name="DMA42_BWLCNT_CUR.VALUE"       parent="DMA42_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA42_BWMCNT"                    read-address="0xFFC14048" write-address="0xFFC14048" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA42" description="DMA42 Bandwidth Monitor Count" />
<register name="DMA42_BWMCNT_CUR"                read-address="0xFFC1404C" write-address="0xFFC1404C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA42" description="DMA42 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA43  *** -->
<!-- *************** -->

<register name="DMA43_DSCPTR_NXT"                read-address="0xFFC14080" write-address="0xFFC14080" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA43" description="DMA43 Pointer to Next Initial Descriptor" />
<register name="DMA43_ADDRSTART"                 read-address="0xFFC14084" write-address="0xFFC14084" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA43" description="DMA43 Start Address of Current Buffer" />
<register name="DMA43_CFG"                       read-address="0xFFC14088" write-address="0xFFC14088" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA43" description="DMA43 Configuration Register" />
   <register name="DMA43_CFG.PDRF"               parent="DMA43_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA43_CFG.TWOD"               parent="DMA43_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA43_CFG.DESCIDCPY"          parent="DMA43_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA43_CFG.TOVEN"              parent="DMA43_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA43_CFG.TRIG"               parent="DMA43_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA43_CFG.INT"                parent="DMA43_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA43_CFG.NDSIZE"             parent="DMA43_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA43_CFG.TWAIT"              parent="DMA43_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA43_CFG.FLOW"               parent="DMA43_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA43_CFG.MSIZE"              parent="DMA43_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA43_CFG.PSIZE"              parent="DMA43_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA43_CFG.CADDR"              parent="DMA43_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA43_CFG.SYNC"               parent="DMA43_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA43_CFG.WNR"                parent="DMA43_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA43_CFG.EN"                 parent="DMA43_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA43_XCNT"                      read-address="0xFFC1408C" write-address="0xFFC1408C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA43" description="DMA43 Inner Loop Count Start Value" />
<register name="DMA43_XMOD"                      read-address="0xFFC14090" write-address="0xFFC14090" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA43" description="DMA43 Inner Loop Address Increment" />
<register name="DMA43_YCNT"                      read-address="0xFFC14094" write-address="0xFFC14094" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA43" description="DMA43 Outer Loop Count Start Value (2D only)" />
<register name="DMA43_YMOD"                      read-address="0xFFC14098" write-address="0xFFC14098" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA43" description="DMA43 Outer Loop Address Increment (2D only)" />
<register name="DMA43_DSCPTR_CUR"                read-address="0xFFC140A4" write-address="0xFFC140A4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA43" description="DMA43 Current Descriptor Pointer" />
<register name="DMA43_DSCPTR_PRV"                read-address="0xFFC140A8" write-address="0xFFC140A8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA43" description="DMA43 Previous Initial Descriptor Pointer" />
   <register name="DMA43_DSCPTR_PRV.DESCPPREV"   parent="DMA43_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA43_DSCPTR_PRV.PDPO"        parent="DMA43_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA43_ADDR_CUR"                  read-address="0xFFC140AC" write-address="0xFFC140AC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA43" description="DMA43 Current Address" />
<register name="DMA43_STAT"                      read-address="0xFFC140B0" write-address="0xFFC140B0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA43" description="DMA43 Status Register" />
   <register name="DMA43_STAT.TWAIT"             parent="DMA43_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA43_STAT.FIFOFILL"          parent="DMA43_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA43_STAT.MBWID"             parent="DMA43_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA43_STAT.PBWID"             parent="DMA43_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA43_STAT.RUN"               parent="DMA43_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA43_STAT.ERRC"              parent="DMA43_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA43_STAT.PIRQ"              parent="DMA43_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA43_STAT.IRQERR"            parent="DMA43_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA43_STAT.IRQDONE"           parent="DMA43_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA43_XCNT_CUR"                  read-address="0xFFC140B4" write-address="0xFFC140B4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA43" description="DMA43 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA43_YCNT_CUR"                  read-address="0xFFC140B8" write-address="0xFFC140B8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA43" description="DMA43 Current Row Count (2D only)" />
<register name="DMA43_BWLCNT"                    read-address="0xFFC140C0" write-address="0xFFC140C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA43" description="DMA43 Bandwidth Limit Count" />
   <register name="DMA43_BWLCNT.VALUE"           parent="DMA43_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA43_BWLCNT_CUR"                read-address="0xFFC140C4" write-address="0xFFC140C4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA43" description="DMA43 Bandwidth Limit Count Current" />
   <register name="DMA43_BWLCNT_CUR.VALUE"       parent="DMA43_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA43_BWMCNT"                    read-address="0xFFC140C8" write-address="0xFFC140C8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA43" description="DMA43 Bandwidth Monitor Count" />
<register name="DMA43_BWMCNT_CUR"                read-address="0xFFC140CC" write-address="0xFFC140CC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA43" description="DMA43 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA44  *** -->
<!-- *************** -->

<register name="DMA44_DSCPTR_NXT"                read-address="0xFFC14100" write-address="0xFFC14100" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA44" description="DMA44 Pointer to Next Initial Descriptor" />
<register name="DMA44_ADDRSTART"                 read-address="0xFFC14104" write-address="0xFFC14104" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA44" description="DMA44 Start Address of Current Buffer" />
<register name="DMA44_CFG"                       read-address="0xFFC14108" write-address="0xFFC14108" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA44" description="DMA44 Configuration Register" />
   <register name="DMA44_CFG.PDRF"               parent="DMA44_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA44_CFG.TWOD"               parent="DMA44_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA44_CFG.DESCIDCPY"          parent="DMA44_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA44_CFG.TOVEN"              parent="DMA44_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA44_CFG.TRIG"               parent="DMA44_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA44_CFG.INT"                parent="DMA44_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA44_CFG.NDSIZE"             parent="DMA44_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA44_CFG.TWAIT"              parent="DMA44_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA44_CFG.FLOW"               parent="DMA44_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA44_CFG.MSIZE"              parent="DMA44_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA44_CFG.PSIZE"              parent="DMA44_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA44_CFG.CADDR"              parent="DMA44_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA44_CFG.SYNC"               parent="DMA44_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA44_CFG.WNR"                parent="DMA44_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA44_CFG.EN"                 parent="DMA44_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA44_XCNT"                      read-address="0xFFC1410C" write-address="0xFFC1410C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA44" description="DMA44 Inner Loop Count Start Value" />
<register name="DMA44_XMOD"                      read-address="0xFFC14110" write-address="0xFFC14110" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA44" description="DMA44 Inner Loop Address Increment" />
<register name="DMA44_YCNT"                      read-address="0xFFC14114" write-address="0xFFC14114" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA44" description="DMA44 Outer Loop Count Start Value (2D only)" />
<register name="DMA44_YMOD"                      read-address="0xFFC14118" write-address="0xFFC14118" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA44" description="DMA44 Outer Loop Address Increment (2D only)" />
<register name="DMA44_DSCPTR_CUR"                read-address="0xFFC14124" write-address="0xFFC14124" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA44" description="DMA44 Current Descriptor Pointer" />
<register name="DMA44_DSCPTR_PRV"                read-address="0xFFC14128" write-address="0xFFC14128" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA44" description="DMA44 Previous Initial Descriptor Pointer" />
   <register name="DMA44_DSCPTR_PRV.DESCPPREV"   parent="DMA44_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA44_DSCPTR_PRV.PDPO"        parent="DMA44_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA44_ADDR_CUR"                  read-address="0xFFC1412C" write-address="0xFFC1412C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA44" description="DMA44 Current Address" />
<register name="DMA44_STAT"                      read-address="0xFFC14130" write-address="0xFFC14130" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA44" description="DMA44 Status Register" />
   <register name="DMA44_STAT.TWAIT"             parent="DMA44_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA44_STAT.FIFOFILL"          parent="DMA44_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA44_STAT.MBWID"             parent="DMA44_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA44_STAT.PBWID"             parent="DMA44_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA44_STAT.RUN"               parent="DMA44_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA44_STAT.ERRC"              parent="DMA44_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA44_STAT.PIRQ"              parent="DMA44_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA44_STAT.IRQERR"            parent="DMA44_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA44_STAT.IRQDONE"           parent="DMA44_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA44_XCNT_CUR"                  read-address="0xFFC14134" write-address="0xFFC14134" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA44" description="DMA44 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA44_YCNT_CUR"                  read-address="0xFFC14138" write-address="0xFFC14138" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA44" description="DMA44 Current Row Count (2D only)" />
<register name="DMA44_BWLCNT"                    read-address="0xFFC14140" write-address="0xFFC14140" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA44" description="DMA44 Bandwidth Limit Count" />
   <register name="DMA44_BWLCNT.VALUE"           parent="DMA44_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA44_BWLCNT_CUR"                read-address="0xFFC14144" write-address="0xFFC14144" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA44" description="DMA44 Bandwidth Limit Count Current" />
   <register name="DMA44_BWLCNT_CUR.VALUE"       parent="DMA44_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA44_BWMCNT"                    read-address="0xFFC14148" write-address="0xFFC14148" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA44" description="DMA44 Bandwidth Monitor Count" />
<register name="DMA44_BWMCNT_CUR"                read-address="0xFFC1414C" write-address="0xFFC1414C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA44" description="DMA44 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA45  *** -->
<!-- *************** -->

<register name="DMA45_DSCPTR_NXT"                read-address="0xFFC14180" write-address="0xFFC14180" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA45" description="DMA45 Pointer to Next Initial Descriptor" />
<register name="DMA45_ADDRSTART"                 read-address="0xFFC14184" write-address="0xFFC14184" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA45" description="DMA45 Start Address of Current Buffer" />
<register name="DMA45_CFG"                       read-address="0xFFC14188" write-address="0xFFC14188" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA45" description="DMA45 Configuration Register" />
   <register name="DMA45_CFG.PDRF"               parent="DMA45_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA45_CFG.TWOD"               parent="DMA45_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA45_CFG.DESCIDCPY"          parent="DMA45_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA45_CFG.TOVEN"              parent="DMA45_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA45_CFG.TRIG"               parent="DMA45_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA45_CFG.INT"                parent="DMA45_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA45_CFG.NDSIZE"             parent="DMA45_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA45_CFG.TWAIT"              parent="DMA45_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA45_CFG.FLOW"               parent="DMA45_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA45_CFG.MSIZE"              parent="DMA45_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA45_CFG.PSIZE"              parent="DMA45_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA45_CFG.CADDR"              parent="DMA45_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA45_CFG.SYNC"               parent="DMA45_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA45_CFG.WNR"                parent="DMA45_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA45_CFG.EN"                 parent="DMA45_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA45_XCNT"                      read-address="0xFFC1418C" write-address="0xFFC1418C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA45" description="DMA45 Inner Loop Count Start Value" />
<register name="DMA45_XMOD"                      read-address="0xFFC14190" write-address="0xFFC14190" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA45" description="DMA45 Inner Loop Address Increment" />
<register name="DMA45_YCNT"                      read-address="0xFFC14194" write-address="0xFFC14194" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA45" description="DMA45 Outer Loop Count Start Value (2D only)" />
<register name="DMA45_YMOD"                      read-address="0xFFC14198" write-address="0xFFC14198" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA45" description="DMA45 Outer Loop Address Increment (2D only)" />
<register name="DMA45_DSCPTR_CUR"                read-address="0xFFC141A4" write-address="0xFFC141A4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA45" description="DMA45 Current Descriptor Pointer" />
<register name="DMA45_DSCPTR_PRV"                read-address="0xFFC141A8" write-address="0xFFC141A8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA45" description="DMA45 Previous Initial Descriptor Pointer" />
   <register name="DMA45_DSCPTR_PRV.DESCPPREV"   parent="DMA45_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA45_DSCPTR_PRV.PDPO"        parent="DMA45_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA45_ADDR_CUR"                  read-address="0xFFC141AC" write-address="0xFFC141AC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA45" description="DMA45 Current Address" />
<register name="DMA45_STAT"                      read-address="0xFFC141B0" write-address="0xFFC141B0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA45" description="DMA45 Status Register" />
   <register name="DMA45_STAT.TWAIT"             parent="DMA45_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA45_STAT.FIFOFILL"          parent="DMA45_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA45_STAT.MBWID"             parent="DMA45_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA45_STAT.PBWID"             parent="DMA45_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA45_STAT.RUN"               parent="DMA45_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA45_STAT.ERRC"              parent="DMA45_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA45_STAT.PIRQ"              parent="DMA45_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA45_STAT.IRQERR"            parent="DMA45_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA45_STAT.IRQDONE"           parent="DMA45_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA45_XCNT_CUR"                  read-address="0xFFC141B4" write-address="0xFFC141B4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA45" description="DMA45 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA45_YCNT_CUR"                  read-address="0xFFC141B8" write-address="0xFFC141B8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA45" description="DMA45 Current Row Count (2D only)" />
<register name="DMA45_BWLCNT"                    read-address="0xFFC141C0" write-address="0xFFC141C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA45" description="DMA45 Bandwidth Limit Count" />
   <register name="DMA45_BWLCNT.VALUE"           parent="DMA45_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA45_BWLCNT_CUR"                read-address="0xFFC141C4" write-address="0xFFC141C4" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA45" description="DMA45 Bandwidth Limit Count Current" />
   <register name="DMA45_BWLCNT_CUR.VALUE"       parent="DMA45_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA45_BWMCNT"                    read-address="0xFFC141C8" write-address="0xFFC141C8" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA45" description="DMA45 Bandwidth Monitor Count" />
<register name="DMA45_BWMCNT_CUR"                read-address="0xFFC141CC" write-address="0xFFC141CC" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA45" description="DMA45 Bandwidth Monitor Count Current" />

<!-- *************** -->
<!-- ***  DMA46  *** -->
<!-- *************** -->

<register name="DMA46_DSCPTR_NXT"                read-address="0xFFC14200" write-address="0xFFC14200" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA46" description="DMA46 Pointer to Next Initial Descriptor" />
<register name="DMA46_ADDRSTART"                 read-address="0xFFC14204" write-address="0xFFC14204" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA46" description="DMA46 Start Address of Current Buffer" />
<register name="DMA46_CFG"                       read-address="0xFFC14208" write-address="0xFFC14208" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA46" description="DMA46 Configuration Register" />
   <register name="DMA46_CFG.PDRF"               parent="DMA46_CFG" bit-position="28" bit-size="1" description="Peripheral Data Request Forward" />
   <register name="DMA46_CFG.TWOD"               parent="DMA46_CFG" bit-position="26" bit-size="1" description="Two Dimension Addressing Enable" />
   <register name="DMA46_CFG.DESCIDCPY"          parent="DMA46_CFG" bit-position="25" bit-size="1" description="Descriptor ID Copy Control" />
   <register name="DMA46_CFG.TOVEN"              parent="DMA46_CFG" bit-position="24" bit-size="1" description="Trigger Overrun Error Enable" />
   <register name="DMA46_CFG.TRIG"               parent="DMA46_CFG" bit-position="22" bit-size="2" description="Generate Outgoing Trigger" />
   <register name="DMA46_CFG.INT"                parent="DMA46_CFG" bit-position="20" bit-size="2" description="Generate Interrupt" />
   <register name="DMA46_CFG.NDSIZE"             parent="DMA46_CFG" bit-position="16" bit-size="3" description="Next Descriptor Set Size" />
   <register name="DMA46_CFG.TWAIT"              parent="DMA46_CFG" bit-position="15" bit-size="1" description="Wait for Trigger" />
   <register name="DMA46_CFG.FLOW"               parent="DMA46_CFG" bit-position="12" bit-size="3" description="Next Operation" />
   <register name="DMA46_CFG.MSIZE"              parent="DMA46_CFG" bit-position="8" bit-size="3" description="Memory Transfer Word Size" />
   <register name="DMA46_CFG.PSIZE"              parent="DMA46_CFG" bit-position="4" bit-size="3" description="Peripheral Transfer Word Size" />
   <register name="DMA46_CFG.CADDR"              parent="DMA46_CFG" bit-position="3" bit-size="1" description="Use Current Address" />
   <register name="DMA46_CFG.SYNC"               parent="DMA46_CFG" bit-position="2" bit-size="1" description="Synchronize Work Unit Transitions" />
   <register name="DMA46_CFG.WNR"                parent="DMA46_CFG" bit-position="1" bit-size="1" description="Write/Read Channel Direction" />
   <register name="DMA46_CFG.EN"                 parent="DMA46_CFG" bit-position="0" bit-size="1" description="DMA Channel Enable" />
<register name="DMA46_XCNT"                      read-address="0xFFC1420C" write-address="0xFFC1420C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA46" description="DMA46 Inner Loop Count Start Value" />
<register name="DMA46_XMOD"                      read-address="0xFFC14210" write-address="0xFFC14210" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA46" description="DMA46 Inner Loop Address Increment" />
<register name="DMA46_YCNT"                      read-address="0xFFC14214" write-address="0xFFC14214" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA46" description="DMA46 Outer Loop Count Start Value (2D only)" />
<register name="DMA46_YMOD"                      read-address="0xFFC14218" write-address="0xFFC14218" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA46" description="DMA46 Outer Loop Address Increment (2D only)" />
<register name="DMA46_DSCPTR_CUR"                read-address="0xFFC14224" write-address="0xFFC14224" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA46" description="DMA46 Current Descriptor Pointer" />
<register name="DMA46_DSCPTR_PRV"                read-address="0xFFC14228" write-address="0xFFC14228" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA46" description="DMA46 Previous Initial Descriptor Pointer" />
   <register name="DMA46_DSCPTR_PRV.DESCPPREV"   parent="DMA46_DSCPTR_PRV" bit-position="2" bit-size="30" description="Pointer for Previous Descriptor Element" />
   <register name="DMA46_DSCPTR_PRV.PDPO"        parent="DMA46_DSCPTR_PRV" bit-position="0" bit-size="1" description="Previous Descriptor Pointer Overrun" />
<register name="DMA46_ADDR_CUR"                  read-address="0xFFC1422C" write-address="0xFFC1422C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA46" description="DMA46 Current Address" />
<register name="DMA46_STAT"                      read-address="0xFFC14230" write-address="0xFFC14230" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA46" description="DMA46 Status Register" />
   <register name="DMA46_STAT.TWAIT"             parent="DMA46_STAT" bit-position="20" bit-size="1" description="Trigger Wait Status" />
   <register name="DMA46_STAT.FIFOFILL"          parent="DMA46_STAT" bit-position="16" bit-size="3" description="FIFO Fill Status" />
   <register name="DMA46_STAT.MBWID"             parent="DMA46_STAT" bit-position="14" bit-size="2" description="Memory Bus Width" />
   <register name="DMA46_STAT.PBWID"             parent="DMA46_STAT" bit-position="12" bit-size="2" description="Peripheral Bus Width" />
   <register name="DMA46_STAT.RUN"               parent="DMA46_STAT" bit-position="8" bit-size="3" description="Run Status" />
   <register name="DMA46_STAT.ERRC"              parent="DMA46_STAT" bit-position="4" bit-size="3" description="Error Cause" />
   <register name="DMA46_STAT.PIRQ"              parent="DMA46_STAT" bit-position="2" bit-size="1" description="Peripheral Interrupt Request" />
   <register name="DMA46_STAT.IRQERR"            parent="DMA46_STAT" bit-position="1" bit-size="1" description="Error Interrupt" />
   <register name="DMA46_STAT.IRQDONE"           parent="DMA46_STAT" bit-position="0" bit-size="1" description="Work Unit/Row Done Interrupt" />
<register name="DMA46_XCNT_CUR"                  read-address="0xFFC14234" write-address="0xFFC14234" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA46" description="DMA46 Current Count(1D) or intra-row XCNT (2D)" />
<register name="DMA46_YCNT_CUR"                  read-address="0xFFC14238" write-address="0xFFC14238" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA46" description="DMA46 Current Row Count (2D only)" />
<register name="DMA46_BWLCNT"                    read-address="0xFFC14240" write-address="0xFFC14240" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA46" description="DMA46 Bandwidth Limit Count" />
   <register name="DMA46_BWLCNT.VALUE"           parent="DMA46_BWLCNT" bit-position="0" bit-size="16" description="Bandwidth Limit Count" />
<register name="DMA46_BWLCNT_CUR"                read-address="0xFFC14244" write-address="0xFFC14244" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA46" description="DMA46 Bandwidth Limit Count Current" />
   <register name="DMA46_BWLCNT_CUR.VALUE"       parent="DMA46_BWLCNT_CUR" bit-position="0" bit-size="16" description="Bandwidth Limit Count Current" />
<register name="DMA46_BWMCNT"                    read-address="0xFFC14248" write-address="0xFFC14248" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA46" description="DMA46 Bandwidth Monitor Count" />
<register name="DMA46_BWMCNT_CUR"                read-address="0xFFC1424C" write-address="0xFFC1424C" bit-size="32" type="IO" mask="FFFFFFFF" group="DMA46" description="DMA46 Bandwidth Monitor Count Current" />

<!-- ************* -->
<!-- ***  ACM  *** -->
<!-- ************* -->


<!-- ************** -->
<!-- ***  ACM0  *** -->
<!-- ************** -->

<register name="ACM0_CTL"                        read-address="0xFFC45000" write-address="0xFFC45000" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Control Register" />
   <register name="ACM0_CTL.EPS"                 parent="ACM0_CTL" bit-position="15" bit-size="1" description="External Peripheral Select" />
   <register name="ACM0_CTL.OTSEL"               parent="ACM0_CTL" bit-position="14" bit-size="1" description="Trigger Select for Order Register Reset" />
   <register name="ACM0_CTL.AOREN"               parent="ACM0_CTL" bit-position="13" bit-size="1" description="Automatic Order Reset Enable" />
   <register name="ACM0_CTL.ORST"                parent="ACM0_CTL" bit-position="12" bit-size="1" description="Order Register Reset Bit" />
   <register name="ACM0_CTL.CLKMOD"              parent="ACM0_CTL" bit-position="11" bit-size="1" description="ADC Clock Mode" />
   <register name="ACM0_CTL.CLKPOL"              parent="ACM0_CTL" bit-position="10" bit-size="1" description="ADC_CLK Polarity" />
   <register name="ACM0_CTL.CSPOL"               parent="ACM0_CTL" bit-position="9" bit-size="1" description="CS Polarity" />
   <register name="ACM0_CTL.TRGPOL1"             parent="ACM0_CTL" bit-position="8" bit-size="1" description="Trigger Polarity for Timer1 Triggers" />
   <register name="ACM0_CTL.TRGPOL0"             parent="ACM0_CTL" bit-position="7" bit-size="1" description="Trigger Polarity for Timer0 Triggers" />
   <register name="ACM0_CTL.TRGSEL1"             parent="ACM0_CTL" bit-position="5" bit-size="2" description="Trigger Select 1" />
   <register name="ACM0_CTL.TRGSEL0"             parent="ACM0_CTL" bit-position="3" bit-size="2" description="Trigger Select 0" />
   <register name="ACM0_CTL.TMR1EN"              parent="ACM0_CTL" bit-position="2" bit-size="1" description="Enable ACM Timer1" />
   <register name="ACM0_CTL.TMR0EN"              parent="ACM0_CTL" bit-position="1" bit-size="1" description="Enable ACM Timer0" />
   <register name="ACM0_CTL.EN"                  parent="ACM0_CTL" bit-position="0" bit-size="1" description="ACM Enable" />
<register name="ACM0_TC0"                        read-address="0xFFC45004" write-address="0xFFC45004" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Timing Configuration 0 Register" />
   <register name="ACM0_TC0.SC"                  parent="ACM0_TC0" bit-position="16" bit-size="12" description="Setup Cycle - ADC Control setup in SCLK cycles" />
   <register name="ACM0_TC0.CKDIV"               parent="ACM0_TC0" bit-position="0" bit-size="8" description="Serial Clock Divide Modulus[7:0] CKDIV=0 is Reserved" />
<register name="ACM0_TC1"                        read-address="0xFFC45008" write-address="0xFFC45008" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Timing Configuration 1 Register" />
   <register name="ACM0_TC1.ZC"                  parent="ACM0_TC1" bit-position="12" bit-size="4" description="Zero Cycle - ADC Control zero duration" />
   <register name="ACM0_TC1.HC"                  parent="ACM0_TC1" bit-position="8" bit-size="4" description="Hold Cycle - ADC Control hold in ACLK cycle" />
   <register name="ACM0_TC1.CSW"                 parent="ACM0_TC1" bit-position="0" bit-size="8" description="CS Width. Active duration of CS in ACLK cycles" />
<register name="ACM0_STAT"                       read-address="0xFFC4500C" write-address="0xFFC4500C" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Status Register" />
   <register name="ACM0_STAT.CEVNT"              parent="ACM0_STAT" bit-position="4" bit-size="4" description="Current Event." />
   <register name="ACM0_STAT.ECOM1"              parent="ACM0_STAT" bit-position="3" bit-size="1" description="ACM Timer1 Event Completion. This bit gets cleared with each trigger." />
   <register name="ACM0_STAT.ECOM0"              parent="ACM0_STAT" bit-position="2" bit-size="1" description="ACM Timer0 Event Completion. This bit gets cleared with each trigger." />
   <register name="ACM0_STAT.EMISS"              parent="ACM0_STAT" bit-position="1" bit-size="1" description="Event Missed This bit will be set if any of the bits in MEVSTAT is set, this bit has to be cleared by writing into the MEVSTAT register" />
   <register name="ACM0_STAT.BSY"                parent="ACM0_STAT" bit-position="0" bit-size="1" description="ACM Busy" />
<register name="ACM0_EVSTAT"                     read-address="0xFFC45010" write-address="0xFFC45010" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Event Status Register" />
   <register name="ACM0_EVSTAT.ECOM1S"           parent="ACM0_EVSTAT" bit-position="17" bit-size="1" description="Reflects the ECOM1 bit of ACM_STAT register but this bit will not be cleared by trigger. W1C bit" />
   <register name="ACM0_EVSTAT.ECOM0S"           parent="ACM0_EVSTAT" bit-position="16" bit-size="1" description="Reflects the ECOM0 bit of ACM_STAT register but this bit will not be cleared by trigger. W1C bit" />
   <register name="ACM0_EVSTAT.EV15"             parent="ACM0_EVSTAT" bit-position="15" bit-size="1" description="Event15 Status. W1C bit." />
   <register name="ACM0_EVSTAT.EV14"             parent="ACM0_EVSTAT" bit-position="14" bit-size="1" description="Event14 Status. W1C bit." />
   <register name="ACM0_EVSTAT.EV13"             parent="ACM0_EVSTAT" bit-position="13" bit-size="1" description="Event13 Status. W1C bit." />
   <register name="ACM0_EVSTAT.EV12"             parent="ACM0_EVSTAT" bit-position="12" bit-size="1" description="Event12 Status. W1C bit." />
   <register name="ACM0_EVSTAT.EV11"             parent="ACM0_EVSTAT" bit-position="11" bit-size="1" description="Event11 Status. W1C bit." />
   <register name="ACM0_EVSTAT.EV10"             parent="ACM0_EVSTAT" bit-position="10" bit-size="1" description="Event10 Status. W1C bit." />
   <register name="ACM0_EVSTAT.EV9"              parent="ACM0_EVSTAT" bit-position="9" bit-size="1" description="Event9 Status. W1C bit." />
   <register name="ACM0_EVSTAT.EV8"              parent="ACM0_EVSTAT" bit-position="8" bit-size="1" description="Event8 Status. W1C bit." />
   <register name="ACM0_EVSTAT.EV7"              parent="ACM0_EVSTAT" bit-position="7" bit-size="1" description="Event7 Status. W1C bit." />
   <register name="ACM0_EVSTAT.EV6"              parent="ACM0_EVSTAT" bit-position="6" bit-size="1" description="Event6 Status. W1C bit." />
   <register name="ACM0_EVSTAT.EV5"              parent="ACM0_EVSTAT" bit-position="5" bit-size="1" description="Event5 Status. W1C bit." />
   <register name="ACM0_EVSTAT.EV4"              parent="ACM0_EVSTAT" bit-position="4" bit-size="1" description="Event4 Status. W1C bit." />
   <register name="ACM0_EVSTAT.EV3"              parent="ACM0_EVSTAT" bit-position="3" bit-size="1" description="Event3 Status. W1C bit." />
   <register name="ACM0_EVSTAT.EV2"              parent="ACM0_EVSTAT" bit-position="2" bit-size="1" description="Event2 Status. W1C bit." />
   <register name="ACM0_EVSTAT.EV1"              parent="ACM0_EVSTAT" bit-position="1" bit-size="1" description="Event1 Status. W1C bit." />
   <register name="ACM0_EVSTAT.EV0"              parent="ACM0_EVSTAT" bit-position="0" bit-size="1" description="Event0 Status. W1C bit. Creates an interrupt if corresponding bit in EVMSK register is set." />
<register name="ACM0_EVMSK"                      read-address="0xFFC45014" write-address="0xFFC45014" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Completed Event Interrupt Mask Register" />
   <register name="ACM0_EVMSK.IECOM1"            parent="ACM0_EVMSK" bit-position="17" bit-size="1" description="Timer1 Event Completion Status Interrupt Enable" />
   <register name="ACM0_EVMSK.IECOM0"            parent="ACM0_EVMSK" bit-position="16" bit-size="1" description="Timer0 Event Completion Status Interrupt Enable" />
   <register name="ACM0_EVMSK.EV15"              parent="ACM0_EVMSK" bit-position="15" bit-size="1" description="Event15 Status Interrupt Enable" />
   <register name="ACM0_EVMSK.EV14"              parent="ACM0_EVMSK" bit-position="14" bit-size="1" description="Event14 Status Interrupt Enable" />
   <register name="ACM0_EVMSK.EV13"              parent="ACM0_EVMSK" bit-position="13" bit-size="1" description="Event13 Status Interrupt Enable" />
   <register name="ACM0_EVMSK.EV12"              parent="ACM0_EVMSK" bit-position="12" bit-size="1" description="Event12 Status Interrupt Enable" />
   <register name="ACM0_EVMSK.EV11"              parent="ACM0_EVMSK" bit-position="11" bit-size="1" description="Event11 Status Interrupt Enable" />
   <register name="ACM0_EVMSK.EV10"              parent="ACM0_EVMSK" bit-position="10" bit-size="1" description="Event10 Status Interrupt Enable" />
   <register name="ACM0_EVMSK.EV9"               parent="ACM0_EVMSK" bit-position="9" bit-size="1" description="Event9 Status Interrupt Enable" />
   <register name="ACM0_EVMSK.EV8"               parent="ACM0_EVMSK" bit-position="8" bit-size="1" description="Event8 Status Interrupt Enable" />
   <register name="ACM0_EVMSK.EV7"               parent="ACM0_EVMSK" bit-position="7" bit-size="1" description="Event7 Status Interrupt Enable" />
   <register name="ACM0_EVMSK.EV6"               parent="ACM0_EVMSK" bit-position="6" bit-size="1" description="Event6 Status Interrupt Enable" />
   <register name="ACM0_EVMSK.EV5"               parent="ACM0_EVMSK" bit-position="5" bit-size="1" description="Event5 Status Interrupt Enable" />
   <register name="ACM0_EVMSK.EV4"               parent="ACM0_EVMSK" bit-position="4" bit-size="1" description="Event4 Status Interrupt Enable" />
   <register name="ACM0_EVMSK.EV3"               parent="ACM0_EVMSK" bit-position="3" bit-size="1" description="Event3 Status Interrupt Enable" />
   <register name="ACM0_EVMSK.EV2"               parent="ACM0_EVMSK" bit-position="2" bit-size="1" description="Event2 Status Interrupt Enable" />
   <register name="ACM0_EVMSK.EV1"               parent="ACM0_EVMSK" bit-position="1" bit-size="1" description="Event1 Status Interrupt Enable" />
   <register name="ACM0_EVMSK.EV0"               parent="ACM0_EVMSK" bit-position="0" bit-size="1" description="Event0 Status Interrupt Enable" />
<register name="ACM0_MEVSTAT"                    read-address="0xFFC45018" write-address="0xFFC45018" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Missed Event Status Register" />
   <register name="ACM0_MEVSTAT.EV15"            parent="ACM0_MEVSTAT" bit-position="15" bit-size="1" description="Event15 Missed. W1C bit." />
   <register name="ACM0_MEVSTAT.EV14"            parent="ACM0_MEVSTAT" bit-position="14" bit-size="1" description="Event14 Missed. W1C bit." />
   <register name="ACM0_MEVSTAT.EV13"            parent="ACM0_MEVSTAT" bit-position="13" bit-size="1" description="Event13 Missed. W1C bit." />
   <register name="ACM0_MEVSTAT.EV12"            parent="ACM0_MEVSTAT" bit-position="12" bit-size="1" description="Event12 Missed. W1C bit." />
   <register name="ACM0_MEVSTAT.EV11"            parent="ACM0_MEVSTAT" bit-position="11" bit-size="1" description="Event11 Missed. W1C bit." />
   <register name="ACM0_MEVSTAT.EV10"            parent="ACM0_MEVSTAT" bit-position="10" bit-size="1" description="Event10 Missed. W1C bit." />
   <register name="ACM0_MEVSTAT.EV9"             parent="ACM0_MEVSTAT" bit-position="9" bit-size="1" description="Event9 Missed. W1C bit." />
   <register name="ACM0_MEVSTAT.EV8"             parent="ACM0_MEVSTAT" bit-position="8" bit-size="1" description="Event8 Missed. W1C bit." />
   <register name="ACM0_MEVSTAT.EV7"             parent="ACM0_MEVSTAT" bit-position="7" bit-size="1" description="Event7 Missed. W1C bit." />
   <register name="ACM0_MEVSTAT.EV6"             parent="ACM0_MEVSTAT" bit-position="6" bit-size="1" description="Event6 Missed. W1C bit." />
   <register name="ACM0_MEVSTAT.EV5"             parent="ACM0_MEVSTAT" bit-position="5" bit-size="1" description="Event5 Missed. W1C bit." />
   <register name="ACM0_MEVSTAT.EV4"             parent="ACM0_MEVSTAT" bit-position="4" bit-size="1" description="Event4 Missed. W1C bit." />
   <register name="ACM0_MEVSTAT.EV3"             parent="ACM0_MEVSTAT" bit-position="3" bit-size="1" description="Event3 Missed. W1C bit." />
   <register name="ACM0_MEVSTAT.EV2"             parent="ACM0_MEVSTAT" bit-position="2" bit-size="1" description="Event2 Missed. W1C bit." />
   <register name="ACM0_MEVSTAT.EV1"             parent="ACM0_MEVSTAT" bit-position="1" bit-size="1" description="Event1 Missed. W1C bit." />
   <register name="ACM0_MEVSTAT.EV0"             parent="ACM0_MEVSTAT" bit-position="0" bit-size="1" description="Event0 Missed. W1C bit. Creates an interrupt if corresponding bit in MEVMSK register is set." />
<register name="ACM0_MEVMSK"                     read-address="0xFFC4501C" write-address="0xFFC4501C" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Missed Event Interrupt Mask Register" />
   <register name="ACM0_MEVMSK.EV15"             parent="ACM0_MEVMSK" bit-position="15" bit-size="1" description="Event15 Missed Interrupt Enable" />
   <register name="ACM0_MEVMSK.EV14"             parent="ACM0_MEVMSK" bit-position="14" bit-size="1" description="Event14 Missed Interrupt Enable" />
   <register name="ACM0_MEVMSK.EV13"             parent="ACM0_MEVMSK" bit-position="13" bit-size="1" description="Event13 Missed Interrupt Enable" />
   <register name="ACM0_MEVMSK.EV12"             parent="ACM0_MEVMSK" bit-position="12" bit-size="1" description="Event12 Missed Interrupt Enable" />
   <register name="ACM0_MEVMSK.EV11"             parent="ACM0_MEVMSK" bit-position="11" bit-size="1" description="Event11 Missed Interrupt Enable" />
   <register name="ACM0_MEVMSK.EV10"             parent="ACM0_MEVMSK" bit-position="10" bit-size="1" description="Event10 Missed Interrupt Enable" />
   <register name="ACM0_MEVMSK.EV9"              parent="ACM0_MEVMSK" bit-position="9" bit-size="1" description="Event9 Missed Interrupt Enable" />
   <register name="ACM0_MEVMSK.EV8"              parent="ACM0_MEVMSK" bit-position="8" bit-size="1" description="Event8 Missed Interrupt Enable" />
   <register name="ACM0_MEVMSK.EV7"              parent="ACM0_MEVMSK" bit-position="7" bit-size="1" description="Event7 Missed Interrupt Enable" />
   <register name="ACM0_MEVMSK.EV6"              parent="ACM0_MEVMSK" bit-position="6" bit-size="1" description="Event6 Missed Interrupt Enable" />
   <register name="ACM0_MEVMSK.EV5"              parent="ACM0_MEVMSK" bit-position="5" bit-size="1" description="Event5 Missed Interrupt Enable" />
   <register name="ACM0_MEVMSK.EV4"              parent="ACM0_MEVMSK" bit-position="4" bit-size="1" description="Event4 Missed Interrupt Enable" />
   <register name="ACM0_MEVMSK.EV3"              parent="ACM0_MEVMSK" bit-position="3" bit-size="1" description="Event3 Missed Interrupt Enable" />
   <register name="ACM0_MEVMSK.EV2"              parent="ACM0_MEVMSK" bit-position="2" bit-size="1" description="Event2 Missed Interrupt Enable" />
   <register name="ACM0_MEVMSK.EV1"              parent="ACM0_MEVMSK" bit-position="1" bit-size="1" description="Event1 Missed Interrupt Enable" />
   <register name="ACM0_MEVMSK.EV0"              parent="ACM0_MEVMSK" bit-position="0" bit-size="1" description="Event0 Missed Interrupt Enable" />
<register name="ACM0_EVCTL0"                     read-address="0xFFC45020" write-address="0xFFC45020" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Control Register" />
   <register name="ACM0_EVCTL0.EPF"              parent="ACM0_EVCTL0" bit-position="1" bit-size="5" description="Event Parameter Field. All EPF[4:0] has same external pin timing." />
   <register name="ACM0_EVCTL0.ENAEV"            parent="ACM0_EVCTL0" bit-position="0" bit-size="1" description="Enable Event" />
<register name="ACM0_EVCTL1"                     read-address="0xFFC45024" write-address="0xFFC45024" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Control Register" />
   <register name="ACM0_EVCTL1.EPF"              parent="ACM0_EVCTL1" bit-position="1" bit-size="5" description="Event Parameter Field. All EPF[4:0] has same external pin timing." />
   <register name="ACM0_EVCTL1.ENAEV"            parent="ACM0_EVCTL1" bit-position="0" bit-size="1" description="Enable Event" />
<register name="ACM0_EVCTL2"                     read-address="0xFFC45028" write-address="0xFFC45028" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Control Register" />
   <register name="ACM0_EVCTL2.EPF"              parent="ACM0_EVCTL2" bit-position="1" bit-size="5" description="Event Parameter Field. All EPF[4:0] has same external pin timing." />
   <register name="ACM0_EVCTL2.ENAEV"            parent="ACM0_EVCTL2" bit-position="0" bit-size="1" description="Enable Event" />
<register name="ACM0_EVCTL3"                     read-address="0xFFC4502C" write-address="0xFFC4502C" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Control Register" />
   <register name="ACM0_EVCTL3.EPF"              parent="ACM0_EVCTL3" bit-position="1" bit-size="5" description="Event Parameter Field. All EPF[4:0] has same external pin timing." />
   <register name="ACM0_EVCTL3.ENAEV"            parent="ACM0_EVCTL3" bit-position="0" bit-size="1" description="Enable Event" />
<register name="ACM0_EVCTL4"                     read-address="0xFFC45030" write-address="0xFFC45030" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Control Register" />
   <register name="ACM0_EVCTL4.EPF"              parent="ACM0_EVCTL4" bit-position="1" bit-size="5" description="Event Parameter Field. All EPF[4:0] has same external pin timing." />
   <register name="ACM0_EVCTL4.ENAEV"            parent="ACM0_EVCTL4" bit-position="0" bit-size="1" description="Enable Event" />
<register name="ACM0_EVCTL5"                     read-address="0xFFC45034" write-address="0xFFC45034" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Control Register" />
   <register name="ACM0_EVCTL5.EPF"              parent="ACM0_EVCTL5" bit-position="1" bit-size="5" description="Event Parameter Field. All EPF[4:0] has same external pin timing." />
   <register name="ACM0_EVCTL5.ENAEV"            parent="ACM0_EVCTL5" bit-position="0" bit-size="1" description="Enable Event" />
<register name="ACM0_EVCTL6"                     read-address="0xFFC45038" write-address="0xFFC45038" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Control Register" />
   <register name="ACM0_EVCTL6.EPF"              parent="ACM0_EVCTL6" bit-position="1" bit-size="5" description="Event Parameter Field. All EPF[4:0] has same external pin timing." />
   <register name="ACM0_EVCTL6.ENAEV"            parent="ACM0_EVCTL6" bit-position="0" bit-size="1" description="Enable Event" />
<register name="ACM0_EVCTL7"                     read-address="0xFFC4503C" write-address="0xFFC4503C" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Control Register" />
   <register name="ACM0_EVCTL7.EPF"              parent="ACM0_EVCTL7" bit-position="1" bit-size="5" description="Event Parameter Field. All EPF[4:0] has same external pin timing." />
   <register name="ACM0_EVCTL7.ENAEV"            parent="ACM0_EVCTL7" bit-position="0" bit-size="1" description="Enable Event" />
<register name="ACM0_EVCTL8"                     read-address="0xFFC45040" write-address="0xFFC45040" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Control Register" />
   <register name="ACM0_EVCTL8.EPF"              parent="ACM0_EVCTL8" bit-position="1" bit-size="5" description="Event Parameter Field. All EPF[4:0] has same external pin timing." />
   <register name="ACM0_EVCTL8.ENAEV"            parent="ACM0_EVCTL8" bit-position="0" bit-size="1" description="Enable Event" />
<register name="ACM0_EVCTL9"                     read-address="0xFFC45044" write-address="0xFFC45044" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Control Register" />
   <register name="ACM0_EVCTL9.EPF"              parent="ACM0_EVCTL9" bit-position="1" bit-size="5" description="Event Parameter Field. All EPF[4:0] has same external pin timing." />
   <register name="ACM0_EVCTL9.ENAEV"            parent="ACM0_EVCTL9" bit-position="0" bit-size="1" description="Enable Event" />
<register name="ACM0_EVCTL10"                    read-address="0xFFC45048" write-address="0xFFC45048" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Control Register" />
   <register name="ACM0_EVCTL10.EPF"             parent="ACM0_EVCTL10" bit-position="1" bit-size="5" description="Event Parameter Field. All EPF[4:0] has same external pin timing." />
   <register name="ACM0_EVCTL10.ENAEV"           parent="ACM0_EVCTL10" bit-position="0" bit-size="1" description="Enable Event" />
<register name="ACM0_EVCTL11"                    read-address="0xFFC4504C" write-address="0xFFC4504C" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Control Register" />
   <register name="ACM0_EVCTL11.EPF"             parent="ACM0_EVCTL11" bit-position="1" bit-size="5" description="Event Parameter Field. All EPF[4:0] has same external pin timing." />
   <register name="ACM0_EVCTL11.ENAEV"           parent="ACM0_EVCTL11" bit-position="0" bit-size="1" description="Enable Event" />
<register name="ACM0_EVCTL12"                    read-address="0xFFC45050" write-address="0xFFC45050" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Control Register" />
   <register name="ACM0_EVCTL12.EPF"             parent="ACM0_EVCTL12" bit-position="1" bit-size="5" description="Event Parameter Field. All EPF[4:0] has same external pin timing." />
   <register name="ACM0_EVCTL12.ENAEV"           parent="ACM0_EVCTL12" bit-position="0" bit-size="1" description="Enable Event" />
<register name="ACM0_EVCTL13"                    read-address="0xFFC45054" write-address="0xFFC45054" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Control Register" />
   <register name="ACM0_EVCTL13.EPF"             parent="ACM0_EVCTL13" bit-position="1" bit-size="5" description="Event Parameter Field. All EPF[4:0] has same external pin timing." />
   <register name="ACM0_EVCTL13.ENAEV"           parent="ACM0_EVCTL13" bit-position="0" bit-size="1" description="Enable Event" />
<register name="ACM0_EVCTL14"                    read-address="0xFFC45058" write-address="0xFFC45058" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Control Register" />
   <register name="ACM0_EVCTL14.EPF"             parent="ACM0_EVCTL14" bit-position="1" bit-size="5" description="Event Parameter Field. All EPF[4:0] has same external pin timing." />
   <register name="ACM0_EVCTL14.ENAEV"           parent="ACM0_EVCTL14" bit-position="0" bit-size="1" description="Enable Event" />
<register name="ACM0_EVCTL15"                    read-address="0xFFC4505C" write-address="0xFFC4505C" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Control Register" />
   <register name="ACM0_EVCTL15.EPF"             parent="ACM0_EVCTL15" bit-position="1" bit-size="5" description="Event Parameter Field. All EPF[4:0] has same external pin timing." />
   <register name="ACM0_EVCTL15.ENAEV"           parent="ACM0_EVCTL15" bit-position="0" bit-size="1" description="Enable Event" />
<register name="ACM0_EVTIME0"                    read-address="0xFFC45060" write-address="0xFFC45060" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Time Register" />
<register name="ACM0_EVTIME1"                    read-address="0xFFC45064" write-address="0xFFC45064" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Time Register" />
<register name="ACM0_EVTIME2"                    read-address="0xFFC45068" write-address="0xFFC45068" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Time Register" />
<register name="ACM0_EVTIME3"                    read-address="0xFFC4506C" write-address="0xFFC4506C" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Time Register" />
<register name="ACM0_EVTIME4"                    read-address="0xFFC45070" write-address="0xFFC45070" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Time Register" />
<register name="ACM0_EVTIME5"                    read-address="0xFFC45074" write-address="0xFFC45074" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Time Register" />
<register name="ACM0_EVTIME6"                    read-address="0xFFC45078" write-address="0xFFC45078" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Time Register" />
<register name="ACM0_EVTIME7"                    read-address="0xFFC4507C" write-address="0xFFC4507C" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Time Register" />
<register name="ACM0_EVTIME8"                    read-address="0xFFC45080" write-address="0xFFC45080" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Time Register" />
<register name="ACM0_EVTIME9"                    read-address="0xFFC45084" write-address="0xFFC45084" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Time Register" />
<register name="ACM0_EVTIME10"                   read-address="0xFFC45088" write-address="0xFFC45088" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Time Register" />
<register name="ACM0_EVTIME11"                   read-address="0xFFC4508C" write-address="0xFFC4508C" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Time Register" />
<register name="ACM0_EVTIME12"                   read-address="0xFFC45090" write-address="0xFFC45090" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Time Register" />
<register name="ACM0_EVTIME13"                   read-address="0xFFC45094" write-address="0xFFC45094" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Time Register" />
<register name="ACM0_EVTIME14"                   read-address="0xFFC45098" write-address="0xFFC45098" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Time Register" />
<register name="ACM0_EVTIME15"                   read-address="0xFFC4509C" write-address="0xFFC4509C" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Time Register" />
<register name="ACM0_EVORD0"                     read-address="0xFFC450A0" write-address="0xFFC450A0" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Order Register" />
   <register name="ACM0_EVORD0.EVSTAT"           parent="ACM0_EVORD0" bit-position="17" bit-size="1" description="Reflects the EVSTATn Bit in the EVSTAT Register" />
   <register name="ACM0_EVORD0.MEVSTAT"          parent="ACM0_EVORD0" bit-position="16" bit-size="1" description="Reflects the MEVSTATn Bit in the MEVSTAT Register" />
   <register name="ACM0_EVORD0.ORD"              parent="ACM0_EVORD0" bit-position="0" bit-size="8" description="Order of Event Completion" />
<register name="ACM0_EVORD1"                     read-address="0xFFC450A4" write-address="0xFFC450A4" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Order Register" />
   <register name="ACM0_EVORD1.EVSTAT"           parent="ACM0_EVORD1" bit-position="17" bit-size="1" description="Reflects the EVSTATn Bit in the EVSTAT Register" />
   <register name="ACM0_EVORD1.MEVSTAT"          parent="ACM0_EVORD1" bit-position="16" bit-size="1" description="Reflects the MEVSTATn Bit in the MEVSTAT Register" />
   <register name="ACM0_EVORD1.ORD"              parent="ACM0_EVORD1" bit-position="0" bit-size="8" description="Order of Event Completion" />
<register name="ACM0_EVORD2"                     read-address="0xFFC450A8" write-address="0xFFC450A8" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Order Register" />
   <register name="ACM0_EVORD2.EVSTAT"           parent="ACM0_EVORD2" bit-position="17" bit-size="1" description="Reflects the EVSTATn Bit in the EVSTAT Register" />
   <register name="ACM0_EVORD2.MEVSTAT"          parent="ACM0_EVORD2" bit-position="16" bit-size="1" description="Reflects the MEVSTATn Bit in the MEVSTAT Register" />
   <register name="ACM0_EVORD2.ORD"              parent="ACM0_EVORD2" bit-position="0" bit-size="8" description="Order of Event Completion" />
<register name="ACM0_EVORD3"                     read-address="0xFFC450AC" write-address="0xFFC450AC" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Order Register" />
   <register name="ACM0_EVORD3.EVSTAT"           parent="ACM0_EVORD3" bit-position="17" bit-size="1" description="Reflects the EVSTATn Bit in the EVSTAT Register" />
   <register name="ACM0_EVORD3.MEVSTAT"          parent="ACM0_EVORD3" bit-position="16" bit-size="1" description="Reflects the MEVSTATn Bit in the MEVSTAT Register" />
   <register name="ACM0_EVORD3.ORD"              parent="ACM0_EVORD3" bit-position="0" bit-size="8" description="Order of Event Completion" />
<register name="ACM0_EVORD4"                     read-address="0xFFC450B0" write-address="0xFFC450B0" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Order Register" />
   <register name="ACM0_EVORD4.EVSTAT"           parent="ACM0_EVORD4" bit-position="17" bit-size="1" description="Reflects the EVSTATn Bit in the EVSTAT Register" />
   <register name="ACM0_EVORD4.MEVSTAT"          parent="ACM0_EVORD4" bit-position="16" bit-size="1" description="Reflects the MEVSTATn Bit in the MEVSTAT Register" />
   <register name="ACM0_EVORD4.ORD"              parent="ACM0_EVORD4" bit-position="0" bit-size="8" description="Order of Event Completion" />
<register name="ACM0_EVORD5"                     read-address="0xFFC450B4" write-address="0xFFC450B4" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Order Register" />
   <register name="ACM0_EVORD5.EVSTAT"           parent="ACM0_EVORD5" bit-position="17" bit-size="1" description="Reflects the EVSTATn Bit in the EVSTAT Register" />
   <register name="ACM0_EVORD5.MEVSTAT"          parent="ACM0_EVORD5" bit-position="16" bit-size="1" description="Reflects the MEVSTATn Bit in the MEVSTAT Register" />
   <register name="ACM0_EVORD5.ORD"              parent="ACM0_EVORD5" bit-position="0" bit-size="8" description="Order of Event Completion" />
<register name="ACM0_EVORD6"                     read-address="0xFFC450B8" write-address="0xFFC450B8" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Order Register" />
   <register name="ACM0_EVORD6.EVSTAT"           parent="ACM0_EVORD6" bit-position="17" bit-size="1" description="Reflects the EVSTATn Bit in the EVSTAT Register" />
   <register name="ACM0_EVORD6.MEVSTAT"          parent="ACM0_EVORD6" bit-position="16" bit-size="1" description="Reflects the MEVSTATn Bit in the MEVSTAT Register" />
   <register name="ACM0_EVORD6.ORD"              parent="ACM0_EVORD6" bit-position="0" bit-size="8" description="Order of Event Completion" />
<register name="ACM0_EVORD7"                     read-address="0xFFC450BC" write-address="0xFFC450BC" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Order Register" />
   <register name="ACM0_EVORD7.EVSTAT"           parent="ACM0_EVORD7" bit-position="17" bit-size="1" description="Reflects the EVSTATn Bit in the EVSTAT Register" />
   <register name="ACM0_EVORD7.MEVSTAT"          parent="ACM0_EVORD7" bit-position="16" bit-size="1" description="Reflects the MEVSTATn Bit in the MEVSTAT Register" />
   <register name="ACM0_EVORD7.ORD"              parent="ACM0_EVORD7" bit-position="0" bit-size="8" description="Order of Event Completion" />
<register name="ACM0_EVORD8"                     read-address="0xFFC450C0" write-address="0xFFC450C0" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Order Register" />
   <register name="ACM0_EVORD8.EVSTAT"           parent="ACM0_EVORD8" bit-position="17" bit-size="1" description="Reflects the EVSTATn Bit in the EVSTAT Register" />
   <register name="ACM0_EVORD8.MEVSTAT"          parent="ACM0_EVORD8" bit-position="16" bit-size="1" description="Reflects the MEVSTATn Bit in the MEVSTAT Register" />
   <register name="ACM0_EVORD8.ORD"              parent="ACM0_EVORD8" bit-position="0" bit-size="8" description="Order of Event Completion" />
<register name="ACM0_EVORD9"                     read-address="0xFFC450C4" write-address="0xFFC450C4" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Order Register" />
   <register name="ACM0_EVORD9.EVSTAT"           parent="ACM0_EVORD9" bit-position="17" bit-size="1" description="Reflects the EVSTATn Bit in the EVSTAT Register" />
   <register name="ACM0_EVORD9.MEVSTAT"          parent="ACM0_EVORD9" bit-position="16" bit-size="1" description="Reflects the MEVSTATn Bit in the MEVSTAT Register" />
   <register name="ACM0_EVORD9.ORD"              parent="ACM0_EVORD9" bit-position="0" bit-size="8" description="Order of Event Completion" />
<register name="ACM0_EVORD10"                    read-address="0xFFC450C8" write-address="0xFFC450C8" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Order Register" />
   <register name="ACM0_EVORD10.EVSTAT"          parent="ACM0_EVORD10" bit-position="17" bit-size="1" description="Reflects the EVSTATn Bit in the EVSTAT Register" />
   <register name="ACM0_EVORD10.MEVSTAT"         parent="ACM0_EVORD10" bit-position="16" bit-size="1" description="Reflects the MEVSTATn Bit in the MEVSTAT Register" />
   <register name="ACM0_EVORD10.ORD"             parent="ACM0_EVORD10" bit-position="0" bit-size="8" description="Order of Event Completion" />
<register name="ACM0_EVORD11"                    read-address="0xFFC450CC" write-address="0xFFC450CC" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Order Register" />
   <register name="ACM0_EVORD11.EVSTAT"          parent="ACM0_EVORD11" bit-position="17" bit-size="1" description="Reflects the EVSTATn Bit in the EVSTAT Register" />
   <register name="ACM0_EVORD11.MEVSTAT"         parent="ACM0_EVORD11" bit-position="16" bit-size="1" description="Reflects the MEVSTATn Bit in the MEVSTAT Register" />
   <register name="ACM0_EVORD11.ORD"             parent="ACM0_EVORD11" bit-position="0" bit-size="8" description="Order of Event Completion" />
<register name="ACM0_EVORD12"                    read-address="0xFFC450D0" write-address="0xFFC450D0" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Order Register" />
   <register name="ACM0_EVORD12.EVSTAT"          parent="ACM0_EVORD12" bit-position="17" bit-size="1" description="Reflects the EVSTATn Bit in the EVSTAT Register" />
   <register name="ACM0_EVORD12.MEVSTAT"         parent="ACM0_EVORD12" bit-position="16" bit-size="1" description="Reflects the MEVSTATn Bit in the MEVSTAT Register" />
   <register name="ACM0_EVORD12.ORD"             parent="ACM0_EVORD12" bit-position="0" bit-size="8" description="Order of Event Completion" />
<register name="ACM0_EVORD13"                    read-address="0xFFC450D4" write-address="0xFFC450D4" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Order Register" />
   <register name="ACM0_EVORD13.EVSTAT"          parent="ACM0_EVORD13" bit-position="17" bit-size="1" description="Reflects the EVSTATn Bit in the EVSTAT Register" />
   <register name="ACM0_EVORD13.MEVSTAT"         parent="ACM0_EVORD13" bit-position="16" bit-size="1" description="Reflects the MEVSTATn Bit in the MEVSTAT Register" />
   <register name="ACM0_EVORD13.ORD"             parent="ACM0_EVORD13" bit-position="0" bit-size="8" description="Order of Event Completion" />
<register name="ACM0_EVORD14"                    read-address="0xFFC450D8" write-address="0xFFC450D8" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Order Register" />
   <register name="ACM0_EVORD14.EVSTAT"          parent="ACM0_EVORD14" bit-position="17" bit-size="1" description="Reflects the EVSTATn Bit in the EVSTAT Register" />
   <register name="ACM0_EVORD14.MEVSTAT"         parent="ACM0_EVORD14" bit-position="16" bit-size="1" description="Reflects the MEVSTATn Bit in the MEVSTAT Register" />
   <register name="ACM0_EVORD14.ORD"             parent="ACM0_EVORD14" bit-position="0" bit-size="8" description="Order of Event Completion" />
<register name="ACM0_EVORD15"                    read-address="0xFFC450DC" write-address="0xFFC450DC" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Eventn Order Register" />
   <register name="ACM0_EVORD15.EVSTAT"          parent="ACM0_EVORD15" bit-position="17" bit-size="1" description="Reflects the EVSTATn Bit in the EVSTAT Register" />
   <register name="ACM0_EVORD15.MEVSTAT"         parent="ACM0_EVORD15" bit-position="16" bit-size="1" description="Reflects the MEVSTATn Bit in the MEVSTAT Register" />
   <register name="ACM0_EVORD15.ORD"             parent="ACM0_EVORD15" bit-position="0" bit-size="8" description="Order of Event Completion" />
<register name="ACM0_TMR0"                       read-address="0xFFC450E8" write-address="0xFFC450E8" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Timer 0 Register" />
<register name="ACM0_TMR1"                       read-address="0xFFC450EC" write-address="0xFFC450EC" bit-size="32" type="IO" mask="FFFFFFFF" group="ACM0" description="ACM0 ACM Timer 1 Register" />

<!-- ************* -->
<!-- ***  DDR  *** -->
<!-- ************* -->


<!-- ************** -->
<!-- ***  DDR0  *** -->
<!-- ************** -->

<register name="DDR0_CTL"                        read-address="0xFFC80004" write-address="0xFFC80004" bit-size="32" type="IO" mask="FFFFFFFF" group="DDR0" description="DDR0 Control Register" />
   <register name="DDR0_CTL.DLLCAL"              parent="DDR0_CTL" bit-position="13" bit-size="1" description="DLL Calibration Start" />
   <register name="DDR0_CTL.PPREF"               parent="DDR0_CTL" bit-position="12" bit-size="1" description="Postpone Refresh" />
   <register name="DDR0_CTL.RDTOWR"              parent="DDR0_CTL" bit-position="9" bit-size="3" description="Read-to-Write Cycle" />
   <register name="DDR0_CTL.ADDRMODE"            parent="DDR0_CTL" bit-position="8" bit-size="1" description="Addressing (Page/Bank) Mode" />
   <register name="DDR0_CTL.PREC"                parent="DDR0_CTL" bit-position="6" bit-size="1" description="Precharge" />
   <register name="DDR0_CTL.DPDREQ"              parent="DDR0_CTL" bit-position="5" bit-size="1" description="Deep Power Down Request" />
   <register name="DDR0_CTL.PDREQ"               parent="DDR0_CTL" bit-position="4" bit-size="1" description="Power Down Request" />
   <register name="DDR0_CTL.SRREQ"               parent="DDR0_CTL" bit-position="3" bit-size="1" description="Self Refresh Request" />
   <register name="DDR0_CTL.INIT"                parent="DDR0_CTL" bit-position="2" bit-size="1" description="Initialize DRAM Start" />
   <register name="DDR0_CTL.LPDDR"               parent="DDR0_CTL" bit-position="1" bit-size="1" description="Low Power DDR Mode" />
<register name="DDR0_STAT"                       read-address="0xFFC80008" write-address="0xFFC80008" bit-size="32" type="IO" mask="FFFFFFFF" group="DDR0" description="DDR0 Status Register" />
   <register name="DDR0_STAT.PHYRDPHASE"         parent="DDR0_STAT" bit-position="20" bit-size="4" description="PHY Read Phase" />
   <register name="DDR0_STAT.PENDREF"            parent="DDR0_STAT" bit-position="16" bit-size="4" description="Pending Refresh" />
   <register name="DDR0_STAT.DLLCALDONE"         parent="DDR0_STAT" bit-position="13" bit-size="1" description="DLL Calibration Done" />
   <register name="DDR0_STAT.DPDACK"             parent="DDR0_STAT" bit-position="5" bit-size="1" description="Deep Powerdown Acknowledge" />
   <register name="DDR0_STAT.PDACK"              parent="DDR0_STAT" bit-position="4" bit-size="1" description="Power Down Acknowledge" />
   <register name="DDR0_STAT.SRACK"              parent="DDR0_STAT" bit-position="3" bit-size="1" description="Self Refresh Acknowledge" />
   <register name="DDR0_STAT.MEMINITDONE"        parent="DDR0_STAT" bit-position="1" bit-size="1" description="Memory Initialization Done" />
   <register name="DDR0_STAT.IDLE"               parent="DDR0_STAT" bit-position="0" bit-size="1" description="Idle State" />
<register name="DDR0_EFFCTL"                     read-address="0xFFC8000C" write-address="0xFFC8000C" bit-size="32" type="IO" mask="FFFFFFFF" group="DDR0" description="DDR0 Efficiency Control Register" />
   <register name="DDR0_EFFCTL.IDLECYC"          parent="DDR0_EFFCTL" bit-position="20" bit-size="4" description="Idle Cycle" />
   <register name="DDR0_EFFCTL.NUMREF"           parent="DDR0_EFFCTL" bit-position="16" bit-size="4" description="Number of Refresh Commands" />
   <register name="DDR0_EFFCTL.PRECBANK7"        parent="DDR0_EFFCTL" bit-position="15" bit-size="1" description="Precharge Bank 7" />
   <register name="DDR0_EFFCTL.PRECBANK6"        parent="DDR0_EFFCTL" bit-position="14" bit-size="1" description="Precharge Bank 6" />
   <register name="DDR0_EFFCTL.PRECBANK5"        parent="DDR0_EFFCTL" bit-position="13" bit-size="1" description="Precharge Bank 5" />
   <register name="DDR0_EFFCTL.PRECBANK4"        parent="DDR0_EFFCTL" bit-position="12" bit-size="1" description="Precharge Bank 4" />
   <register name="DDR0_EFFCTL.PRECBANK3"        parent="DDR0_EFFCTL" bit-position="11" bit-size="1" description="Precharge Bank 3" />
   <register name="DDR0_EFFCTL.PRECBANK2"        parent="DDR0_EFFCTL" bit-position="10" bit-size="1" description="Precharge Bank 2" />
   <register name="DDR0_EFFCTL.PRECBANK1"        parent="DDR0_EFFCTL" bit-position="9" bit-size="1" description="Precharge Bank 1" />
   <register name="DDR0_EFFCTL.PRECBANK0"        parent="DDR0_EFFCTL" bit-position="8" bit-size="1" description="Precharge Bank 0" />
   <register name="DDR0_EFFCTL.WAITWRDATA"       parent="DDR0_EFFCTL" bit-position="7" bit-size="1" description="Wait in Write Data Snapshot" />
   <register name="DDR0_EFFCTL.FULLWRDATA"       parent="DDR0_EFFCTL" bit-position="6" bit-size="1" description="Wait for Full Write Data" />
<register name="DDR0_PRIO"                       read-address="0xFFC80010" write-address="0xFFC80010" bit-size="32" type="IO" mask="FFFFFFFF" group="DDR0" description="DDR0 Priority ID Register" />
   <register name="DDR0_PRIO.ID2"                parent="DDR0_PRIO" bit-position="16" bit-size="16" description="ID2 Requiring Elevated Priority" />
   <register name="DDR0_PRIO.ID1"                parent="DDR0_PRIO" bit-position="0" bit-size="16" description="ID1 Requiring Elevated Priority" />
<register name="DDR0_PRIOMSK"                    read-address="0xFFC80014" write-address="0xFFC80014" bit-size="32" type="IO" mask="FFFFFFFF" group="DDR0" description="DDR0 Priority ID Mask Register" />
   <register name="DDR0_PRIOMSK.ID2MSK"          parent="DDR0_PRIOMSK" bit-position="16" bit-size="16" description="Mask for ID2" />
   <register name="DDR0_PRIOMSK.ID1MSK"          parent="DDR0_PRIOMSK" bit-position="0" bit-size="16" description="Mask for ID1" />
<register name="DDR0_CFG"                        read-address="0xFFC80040" write-address="0xFFC80040" bit-size="32" type="IO" mask="FFFFFFFF" group="DDR0" description="DDR0 Configuration Register" />
   <register name="DDR0_CFG.EXTBANK"             parent="DDR0_CFG" bit-position="12" bit-size="4" description="External Banks" />
   <register name="DDR0_CFG.SDRSIZE"             parent="DDR0_CFG" bit-position="8" bit-size="4" description="SDRAM Size" />
   <register name="DDR0_CFG.SDRWID"              parent="DDR0_CFG" bit-position="4" bit-size="4" description="SDRAM Width" />
   <register name="DDR0_CFG.IFWID"               parent="DDR0_CFG" bit-position="0" bit-size="4" description="Interface Width" />
<register name="DDR0_TR0"                        read-address="0xFFC80044" write-address="0xFFC80044" bit-size="32" type="IO" mask="FFFFFFFF" group="DDR0" description="DDR0 Timing 0 Register" />
   <register name="DDR0_TR0.TMRD"                parent="DDR0_TR0" bit-position="28" bit-size="4" description="Timing Mode Register Delay" />
   <register name="DDR0_TR0.TRC"                 parent="DDR0_TR0" bit-position="20" bit-size="6" description="Timing Row Cycle" />
   <register name="DDR0_TR0.TRAS"                parent="DDR0_TR0" bit-position="12" bit-size="5" description="Timing Row Active Time" />
   <register name="DDR0_TR0.TRP"                 parent="DDR0_TR0" bit-position="8" bit-size="4" description="Timing RAS Precharge." />
   <register name="DDR0_TR0.TWTR"                parent="DDR0_TR0" bit-position="4" bit-size="4" description="Timing Write to Read" />
   <register name="DDR0_TR0.TRCD"                parent="DDR0_TR0" bit-position="0" bit-size="4" description="Timing RAS to CAS Delay" />
<register name="DDR0_TR1"                        read-address="0xFFC80048" write-address="0xFFC80048" bit-size="32" type="IO" mask="FFFFFFFF" group="DDR0" description="DDR0 Timing 1 Register" />
   <register name="DDR0_TR1.TRRD"                parent="DDR0_TR1" bit-position="28" bit-size="3" description="Timing Read-Read Delay" />
   <register name="DDR0_TR1.TRFC"                parent="DDR0_TR1" bit-position="16" bit-size="8" description="Timing Refresh-to-Command" />
   <register name="DDR0_TR1.TREF"                parent="DDR0_TR1" bit-position="0" bit-size="14" description="Timing Refresh Interval" />
<register name="DDR0_TR2"                        read-address="0xFFC8004C" write-address="0xFFC8004C" bit-size="32" type="IO" mask="FFFFFFFF" group="DDR0" description="DDR0 Timing 2 Register" />
   <register name="DDR0_TR2.TCKE"                parent="DDR0_TR2" bit-position="20" bit-size="4" description="Timing Clock Enable" />
   <register name="DDR0_TR2.TXP"                 parent="DDR0_TR2" bit-position="16" bit-size="4" description="Timing Exit Powerdown" />
   <register name="DDR0_TR2.TWR"                 parent="DDR0_TR2" bit-position="12" bit-size="4" description="Timing Write Recovery" />
   <register name="DDR0_TR2.TRTP"                parent="DDR0_TR2" bit-position="8" bit-size="4" description="Timing Read-to-Precharge" />
   <register name="DDR0_TR2.TFAW"                parent="DDR0_TR2" bit-position="0" bit-size="5" description="Timing Four-Activated-Window" />
<register name="DDR0_MSK"                        read-address="0xFFC8005C" write-address="0xFFC8005C" bit-size="32" type="IO" mask="FFFFFFFF" group="DDR0" description="DDR0 Mask (Mode Register Shadow) Register" />
   <register name="DDR0_MSK.EMR3"                parent="DDR0_MSK" bit-position="11" bit-size="1" description="Shadow EMR3 Unmask" />
   <register name="DDR0_MSK.EMR2"                parent="DDR0_MSK" bit-position="10" bit-size="1" description="Shadow EMR2 Unmask" />
   <register name="DDR0_MSK.EMR1"                parent="DDR0_MSK" bit-position="9" bit-size="1" description="Shadow EMR1 Unmask" />
   <register name="DDR0_MSK.MR"                  parent="DDR0_MSK" bit-position="8" bit-size="1" description="Shadow MR Unmask" />
<register name="DDR0_MR"                         read-address="0xFFC80060" write-address="0xFFC80060" bit-size="32" type="IO" mask="FFFFFFFF" group="DDR0" description="DDR0 Shadow MR Register" />
   <register name="DDR0_MR.PD"                   parent="DDR0_MR" bit-position="12" bit-size="1" description="Active Powerdown Mode" />
   <register name="DDR0_MR.WRRECOV"              parent="DDR0_MR" bit-position="9" bit-size="3" description="Write Recovery" />
   <register name="DDR0_MR.DLLRST"               parent="DDR0_MR" bit-position="8" bit-size="1" description="DLL Reset" />
   <register name="DDR0_MR.CL"                   parent="DDR0_MR" bit-position="4" bit-size="3" description="CAS Latency" />
   <register name="DDR0_MR.BLEN"                 parent="DDR0_MR" bit-position="0" bit-size="3" description="Burst Length" />
<register name="DDR0_EMR1"                       read-address="0xFFC80064" write-address="0xFFC80064" bit-size="32" type="IO" mask="FFFFFFFF" group="DDR0" description="DDR0 Shadow EMR1 Register" />
   <register name="DDR0_EMR1.QOFF"               parent="DDR0_EMR1" bit-position="12" bit-size="1" description="Output Buffer Enable" />
   <register name="DDR0_EMR1.DQS"                parent="DDR0_EMR1" bit-position="10" bit-size="1" description="DQS Enable" />
   <register name="DDR0_EMR1.RTT1"               parent="DDR0_EMR1" bit-position="6" bit-size="1" description="Termination Resistance 1" />
   <register name="DDR0_EMR1.AL"                 parent="DDR0_EMR1" bit-position="3" bit-size="3" description="Additive Latency" />
   <register name="DDR0_EMR1.RTT0"               parent="DDR0_EMR1" bit-position="2" bit-size="1" description="Termination Resistance 0." />
   <register name="DDR0_EMR1.DIC"                parent="DDR0_EMR1" bit-position="1" bit-size="1" description="Output Driver Impedance Control" />
   <register name="DDR0_EMR1.DLLEN"              parent="DDR0_EMR1" bit-position="0" bit-size="1" description="DLL Enable" />
<register name="DDR0_EMR2"                       read-address="0xFFC80068" write-address="0xFFC80068" bit-size="32" type="IO" mask="FFFFFFFF" group="DDR0" description="DDR0 Shadow EMR2 Register" />
   <register name="DDR0_EMR2.SRF"                parent="DDR0_EMR2" bit-position="7" bit-size="1" description="High Temp. Self Refresh" />
   <register name="DDR0_EMR2.DS"                 parent="DDR0_EMR2" bit-position="5" bit-size="2" description="Drive Strength" />
   <register name="DDR0_EMR2.TCSR"               parent="DDR0_EMR2" bit-position="3" bit-size="2" description="Temp. Comp. Self Refresh" />
   <register name="DDR0_EMR2.PASR"               parent="DDR0_EMR2" bit-position="0" bit-size="3" description="Partial Array Self Refresh" />
<register name="DDR0_EMR3"                       read-address="0xFFC8006C" write-address="0xFFC8006C" bit-size="32" type="IO" mask="FFFFFFFF" group="DDR0" description="DDR0 Shadow EMR3 Register" />
<register name="DDR0_DLLCTL"                     read-address="0xFFC80080" write-address="0xFFC80080" bit-size="32" type="IO" mask="FFFFFFFF" group="DDR0" description="DDR0 DLL Control Register" />
   <register name="DDR0_DLLCTL.DATACYC"          parent="DDR0_DLLCTL" bit-position="8" bit-size="4" description="Data Cycles" />
   <register name="DDR0_DLLCTL.DLLCALRDCNT"      parent="DDR0_DLLCTL" bit-position="0" bit-size="8" description="DLL Calibration RD Count" />
<register name="DDR0_PHY_CTL1"                   read-address="0xFFC80094" write-address="0xFFC80094" bit-size="32" type="IO" mask="FFFFFFFF" group="DDR0" description="DDR0 PHY Control 1 Register" />
   <register name="DDR0_PHY_CTL1.CONTODTVAL"     parent="DDR0_PHY_CTL1" bit-position="19" bit-size="1" description="Select ODT value on controller" />
<register name="DDR0_PHY_CTL3"                   read-address="0xFFC8009C" write-address="0xFFC8009C" bit-size="32" type="IO" mask="FFFFFFFF" group="DDR0" description="DDR0 PHY Control 3 Register" />
   <register name="DDR0_PHY_CTL3.OFST1"          parent="DDR0_PHY_CTL3" bit-position="26" bit-size="1" description="Offset Parameter 1" />
   <register name="DDR0_PHY_CTL3.OFST0"          parent="DDR0_PHY_CTL3" bit-position="24" bit-size="1" description="Offset Parameter 0" />
   <register name="DDR0_PHY_CTL3.ENODTDQS"       parent="DDR0_PHY_CTL3" bit-position="10" bit-size="1" description="Enables controller ODT on read of DQS" />
   <register name="DDR0_PHY_CTL3.TMG1"           parent="DDR0_PHY_CTL3" bit-position="7" bit-size="1" description="Timing Parameter 1" />
   <register name="DDR0_PHY_CTL3.TMG0"           parent="DDR0_PHY_CTL3" bit-position="6" bit-size="1" description="Timing Parameter 0" />
   <register name="DDR0_PHY_CTL3.ENODTDQ"        parent="DDR0_PHY_CTL3" bit-position="2" bit-size="1" description="Enables controller ODT on read of DQ" />
<register name="DDR0_PADCTL"                     read-address="0xFFC800C0" write-address="0xFFC800C0" bit-size="32" type="IO" mask="FFFFFFFF" group="DDR0" description="DDR0 PAD Control Register" />
   <register name="DDR0_PADCTL.CKEOE"            parent="DDR0_PADCTL" bit-position="19" bit-size="1" description="CKE Output Enable" />
   <register name="DDR0_PADCTL.CKEPWD"           parent="DDR0_PADCTL" bit-position="18" bit-size="1" description="CKE pad receiver power down." />
   <register name="DDR0_PADCTL.CKEODS"           parent="DDR0_PADCTL" bit-position="16" bit-size="2" description="CKE Output Drive Strength" />
   <register name="DDR0_PADCTL.CMDOE"            parent="DDR0_PADCTL" bit-position="15" bit-size="1" description="CMD Output Enable" />
   <register name="DDR0_PADCTL.CMDPWD"           parent="DDR0_PADCTL" bit-position="14" bit-size="1" description="CMD Powerdown" />
   <register name="DDR0_PADCTL.CMDODS"           parent="DDR0_PADCTL" bit-position="12" bit-size="2" description="CMD Output Drive Strength" />
   <register name="DDR0_PADCTL.CLKOE"            parent="DDR0_PADCTL" bit-position="11" bit-size="1" description="CLK Output Enable" />
   <register name="DDR0_PADCTL.CLKPWD"           parent="DDR0_PADCTL" bit-position="10" bit-size="1" description="CLK Powerdown" />
   <register name="DDR0_PADCTL.CLKODS"           parent="DDR0_PADCTL" bit-position="8" bit-size="2" description="Clock Output Drive Strength" />
   <register name="DDR0_PADCTL.DQSPWD"           parent="DDR0_PADCTL" bit-position="6" bit-size="1" description="DQ/DQS Powerdown" />
   <register name="DDR0_PADCTL.DQSODS"           parent="DDR0_PADCTL" bit-position="4" bit-size="2" description="DQS Output Drive Strength" />
   <register name="DDR0_PADCTL.DQPWD"            parent="DDR0_PADCTL" bit-position="2" bit-size="1" description="DQ Powerdown." />
   <register name="DDR0_PADCTL.DQODS"            parent="DDR0_PADCTL" bit-position="0" bit-size="2" description="DQ Output Drive Strength" />

<!-- ************************** -->
<!-- ***  System Cross Bar  *** -->
<!-- ************************** -->


<!-- ************** -->
<!-- ***  SCB0  *** -->
<!-- ************** -->

<register name="SCB0_ARBR0"                      read-address="0xFFCA2408" write-address="0xFFCA2408" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB0" description="SCB0 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB0_ARBR0.SLOT"              parent="SCB0_ARBR0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB0_ARBR0.SLAVE"             parent="SCB0_ARBR0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB0_ARBR1"                      read-address="0xFFCA2428" write-address="0xFFCA2428" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB0" description="SCB0 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB0_ARBR1.SLOT"              parent="SCB0_ARBR1" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB0_ARBR1.SLAVE"             parent="SCB0_ARBR1" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB0_ARBR2"                      read-address="0xFFCA2448" write-address="0xFFCA2448" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB0" description="SCB0 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB0_ARBR2.SLOT"              parent="SCB0_ARBR2" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB0_ARBR2.SLAVE"             parent="SCB0_ARBR2" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB0_ARBR3"                      read-address="0xFFCA2468" write-address="0xFFCA2468" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB0" description="SCB0 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB0_ARBR3.SLOT"              parent="SCB0_ARBR3" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB0_ARBR3.SLAVE"             parent="SCB0_ARBR3" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB0_ARBR4"                      read-address="0xFFCA2488" write-address="0xFFCA2488" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB0" description="SCB0 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB0_ARBR4.SLOT"              parent="SCB0_ARBR4" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB0_ARBR4.SLAVE"             parent="SCB0_ARBR4" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB0_ARBR5"                      read-address="0xFFCA24A8" write-address="0xFFCA24A8" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB0" description="SCB0 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB0_ARBR5.SLOT"              parent="SCB0_ARBR5" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB0_ARBR5.SLAVE"             parent="SCB0_ARBR5" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB0_ARBW0"                      read-address="0xFFCA240C" write-address="0xFFCA240C" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB0" description="SCB0 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB0_ARBW0.SLOT"              parent="SCB0_ARBW0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB0_ARBW0.SLAVE"             parent="SCB0_ARBW0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB0_ARBW1"                      read-address="0xFFCA242C" write-address="0xFFCA242C" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB0" description="SCB0 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB0_ARBW1.SLOT"              parent="SCB0_ARBW1" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB0_ARBW1.SLAVE"             parent="SCB0_ARBW1" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB0_ARBW2"                      read-address="0xFFCA244C" write-address="0xFFCA244C" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB0" description="SCB0 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB0_ARBW2.SLOT"              parent="SCB0_ARBW2" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB0_ARBW2.SLAVE"             parent="SCB0_ARBW2" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB0_ARBW3"                      read-address="0xFFCA246C" write-address="0xFFCA246C" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB0" description="SCB0 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB0_ARBW3.SLOT"              parent="SCB0_ARBW3" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB0_ARBW3.SLAVE"             parent="SCB0_ARBW3" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB0_ARBW4"                      read-address="0xFFCA248C" write-address="0xFFCA248C" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB0" description="SCB0 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB0_ARBW4.SLOT"              parent="SCB0_ARBW4" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB0_ARBW4.SLAVE"             parent="SCB0_ARBW4" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB0_ARBW5"                      read-address="0xFFCA24AC" write-address="0xFFCA24AC" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB0" description="SCB0 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB0_ARBW5.SLOT"              parent="SCB0_ARBW5" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB0_ARBW5.SLAVE"             parent="SCB0_ARBW5" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB0_SLAVES"                     read-address="0xFFCA2FC0" write-address="0xFFCA2FC0" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB0" description="SCB0 Slave Interfaces Number Register" />
   <register name="SCB0_SLAVES.SI"               parent="SCB0_SLAVES" bit-position="0" bit-size="8" description="Slave Interface Value" />
<register name="SCB0_MASTERS"                    read-address="0xFFCA2FC4" write-address="0xFFCA2FC4" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB0" description="SCB0 Master Interfaces Number Register" />
   <register name="SCB0_MASTERS.MI"              parent="SCB0_MASTERS" bit-position="0" bit-size="8" description="Master Interface Value" />

<!-- ************** -->
<!-- ***  SCB1  *** -->
<!-- ************** -->

<register name="SCB1_ARBR0"                      read-address="0xFFC42408" write-address="0xFFC42408" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB1" description="SCB1 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB1_ARBR0.SLOT"              parent="SCB1_ARBR0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB1_ARBR0.SLAVE"             parent="SCB1_ARBR0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB1_ARBW0"                      read-address="0xFFC4240C" write-address="0xFFC4240C" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB1" description="SCB1 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB1_ARBW0.SLOT"              parent="SCB1_ARBW0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB1_ARBW0.SLAVE"             parent="SCB1_ARBW0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB1_SLAVES"                     read-address="0xFFC42FC0" write-address="0xFFC42FC0" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB1" description="SCB1 Slave Interfaces Number Register" />
   <register name="SCB1_SLAVES.SI"               parent="SCB1_SLAVES" bit-position="0" bit-size="8" description="Slave Interface Value" />
<register name="SCB1_MASTERS"                    read-address="0xFFC42FC4" write-address="0xFFC42FC4" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB1" description="SCB1 Master Interfaces Number Register" />
   <register name="SCB1_MASTERS.MI"              parent="SCB1_MASTERS" bit-position="0" bit-size="8" description="Master Interface Value" />

<!-- ************** -->
<!-- ***  SCB2  *** -->
<!-- ************** -->

<register name="SCB2_ARBR0"                      read-address="0xFFC06408" write-address="0xFFC06408" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB2" description="SCB2 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB2_ARBR0.SLOT"              parent="SCB2_ARBR0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB2_ARBR0.SLAVE"             parent="SCB2_ARBR0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB2_ARBW0"                      read-address="0xFFC0640C" write-address="0xFFC0640C" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB2" description="SCB2 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB2_ARBW0.SLOT"              parent="SCB2_ARBW0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB2_ARBW0.SLAVE"             parent="SCB2_ARBW0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB2_SLAVES"                     read-address="0xFFC06FC0" write-address="0xFFC06FC0" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB2" description="SCB2 Slave Interfaces Number Register" />
   <register name="SCB2_SLAVES.SI"               parent="SCB2_SLAVES" bit-position="0" bit-size="8" description="Slave Interface Value" />
<register name="SCB2_MASTERS"                    read-address="0xFFC06FC4" write-address="0xFFC06FC4" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB2" description="SCB2 Master Interfaces Number Register" />
   <register name="SCB2_MASTERS.MI"              parent="SCB2_MASTERS" bit-position="0" bit-size="8" description="Master Interface Value" />

<!-- ************** -->
<!-- ***  SCB3  *** -->
<!-- ************** -->

<register name="SCB3_ARBR0"                      read-address="0xFFC08408" write-address="0xFFC08408" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB3" description="SCB3 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB3_ARBR0.SLOT"              parent="SCB3_ARBR0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB3_ARBR0.SLAVE"             parent="SCB3_ARBR0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB3_ARBW0"                      read-address="0xFFC0840C" write-address="0xFFC0840C" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB3" description="SCB3 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB3_ARBW0.SLOT"              parent="SCB3_ARBW0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB3_ARBW0.SLAVE"             parent="SCB3_ARBW0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB3_SLAVES"                     read-address="0xFFC08FC0" write-address="0xFFC08FC0" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB3" description="SCB3 Slave Interfaces Number Register" />
   <register name="SCB3_SLAVES.SI"               parent="SCB3_SLAVES" bit-position="0" bit-size="8" description="Slave Interface Value" />
<register name="SCB3_MASTERS"                    read-address="0xFFC08FC4" write-address="0xFFC08FC4" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB3" description="SCB3 Master Interfaces Number Register" />
   <register name="SCB3_MASTERS.MI"              parent="SCB3_MASTERS" bit-position="0" bit-size="8" description="Master Interface Value" />

<!-- ************** -->
<!-- ***  SCB4  *** -->
<!-- ************** -->

<register name="SCB4_ARBR0"                      read-address="0xFFC0A408" write-address="0xFFC0A408" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB4" description="SCB4 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB4_ARBR0.SLOT"              parent="SCB4_ARBR0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB4_ARBR0.SLAVE"             parent="SCB4_ARBR0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB4_ARBW0"                      read-address="0xFFC0A40C" write-address="0xFFC0A40C" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB4" description="SCB4 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB4_ARBW0.SLOT"              parent="SCB4_ARBW0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB4_ARBW0.SLAVE"             parent="SCB4_ARBW0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB4_SLAVES"                     read-address="0xFFC0AFC0" write-address="0xFFC0AFC0" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB4" description="SCB4 Slave Interfaces Number Register" />
   <register name="SCB4_SLAVES.SI"               parent="SCB4_SLAVES" bit-position="0" bit-size="8" description="Slave Interface Value" />
<register name="SCB4_MASTERS"                    read-address="0xFFC0AFC4" write-address="0xFFC0AFC4" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB4" description="SCB4 Master Interfaces Number Register" />
   <register name="SCB4_MASTERS.MI"              parent="SCB4_MASTERS" bit-position="0" bit-size="8" description="Master Interface Value" />

<!-- ************** -->
<!-- ***  SCB5  *** -->
<!-- ************** -->

<register name="SCB5_ARBR0"                      read-address="0xFFC0C408" write-address="0xFFC0C408" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB5" description="SCB5 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB5_ARBR0.SLOT"              parent="SCB5_ARBR0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB5_ARBR0.SLAVE"             parent="SCB5_ARBR0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB5_ARBW0"                      read-address="0xFFC0C40C" write-address="0xFFC0C40C" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB5" description="SCB5 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB5_ARBW0.SLOT"              parent="SCB5_ARBW0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB5_ARBW0.SLAVE"             parent="SCB5_ARBW0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB5_SLAVES"                     read-address="0xFFC0CFC0" write-address="0xFFC0CFC0" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB5" description="SCB5 Slave Interfaces Number Register" />
   <register name="SCB5_SLAVES.SI"               parent="SCB5_SLAVES" bit-position="0" bit-size="8" description="Slave Interface Value" />
<register name="SCB5_MASTERS"                    read-address="0xFFC0CFC4" write-address="0xFFC0CFC4" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB5" description="SCB5 Master Interfaces Number Register" />
   <register name="SCB5_MASTERS.MI"              parent="SCB5_MASTERS" bit-position="0" bit-size="8" description="Master Interface Value" />

<!-- ************** -->
<!-- ***  SCB6  *** -->
<!-- ************** -->

<register name="SCB6_ARBR0"                      read-address="0xFFC0E408" write-address="0xFFC0E408" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB6" description="SCB6 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB6_ARBR0.SLOT"              parent="SCB6_ARBR0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB6_ARBR0.SLAVE"             parent="SCB6_ARBR0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB6_ARBW0"                      read-address="0xFFC0E40C" write-address="0xFFC0E40C" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB6" description="SCB6 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB6_ARBW0.SLOT"              parent="SCB6_ARBW0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB6_ARBW0.SLAVE"             parent="SCB6_ARBW0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB6_SLAVES"                     read-address="0xFFC0EFC0" write-address="0xFFC0EFC0" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB6" description="SCB6 Slave Interfaces Number Register" />
   <register name="SCB6_SLAVES.SI"               parent="SCB6_SLAVES" bit-position="0" bit-size="8" description="Slave Interface Value" />
<register name="SCB6_MASTERS"                    read-address="0xFFC0EFC4" write-address="0xFFC0EFC4" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB6" description="SCB6 Master Interfaces Number Register" />
   <register name="SCB6_MASTERS.MI"              parent="SCB6_MASTERS" bit-position="0" bit-size="8" description="Master Interface Value" />

<!-- ************** -->
<!-- ***  SCB7  *** -->
<!-- ************** -->

<register name="SCB7_ARBR0"                      read-address="0xFFC11408" write-address="0xFFC11408" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB7" description="SCB7 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB7_ARBR0.SLOT"              parent="SCB7_ARBR0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB7_ARBR0.SLAVE"             parent="SCB7_ARBR0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB7_ARBW0"                      read-address="0xFFC1140C" write-address="0xFFC1140C" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB7" description="SCB7 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB7_ARBW0.SLOT"              parent="SCB7_ARBW0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB7_ARBW0.SLAVE"             parent="SCB7_ARBW0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB7_SLAVES"                     read-address="0xFFC11FC0" write-address="0xFFC11FC0" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB7" description="SCB7 Slave Interfaces Number Register" />
   <register name="SCB7_SLAVES.SI"               parent="SCB7_SLAVES" bit-position="0" bit-size="8" description="Slave Interface Value" />
<register name="SCB7_MASTERS"                    read-address="0xFFC11FC4" write-address="0xFFC11FC4" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB7" description="SCB7 Master Interfaces Number Register" />
   <register name="SCB7_MASTERS.MI"              parent="SCB7_MASTERS" bit-position="0" bit-size="8" description="Master Interface Value" />

<!-- ************** -->
<!-- ***  SCB8  *** -->
<!-- ************** -->

<register name="SCB8_ARBR0"                      read-address="0xFFC13408" write-address="0xFFC13408" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB8" description="SCB8 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB8_ARBR0.SLOT"              parent="SCB8_ARBR0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB8_ARBR0.SLAVE"             parent="SCB8_ARBR0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB8_ARBW0"                      read-address="0xFFC1340C" write-address="0xFFC1340C" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB8" description="SCB8 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB8_ARBW0.SLOT"              parent="SCB8_ARBW0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB8_ARBW0.SLAVE"             parent="SCB8_ARBW0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB8_SLAVES"                     read-address="0xFFC13FC0" write-address="0xFFC13FC0" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB8" description="SCB8 Slave Interfaces Number Register" />
   <register name="SCB8_SLAVES.SI"               parent="SCB8_SLAVES" bit-position="0" bit-size="8" description="Slave Interface Value" />
<register name="SCB8_MASTERS"                    read-address="0xFFC13FC4" write-address="0xFFC13FC4" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB8" description="SCB8 Master Interfaces Number Register" />
   <register name="SCB8_MASTERS.MI"              parent="SCB8_MASTERS" bit-position="0" bit-size="8" description="Master Interface Value" />

<!-- ************** -->
<!-- ***  SCB9  *** -->
<!-- ************** -->

<register name="SCB9_ARBR0"                      read-address="0xFFC15408" write-address="0xFFC15408" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB9" description="SCB9 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB9_ARBR0.SLOT"              parent="SCB9_ARBR0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB9_ARBR0.SLAVE"             parent="SCB9_ARBR0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB9_ARBW0"                      read-address="0xFFC1540C" write-address="0xFFC1540C" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB9" description="SCB9 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB9_ARBW0.SLOT"              parent="SCB9_ARBW0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB9_ARBW0.SLAVE"             parent="SCB9_ARBW0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB9_SLAVES"                     read-address="0xFFC15FC0" write-address="0xFFC15FC0" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB9" description="SCB9 Slave Interfaces Number Register" />
   <register name="SCB9_SLAVES.SI"               parent="SCB9_SLAVES" bit-position="0" bit-size="8" description="Slave Interface Value" />
<register name="SCB9_MASTERS"                    read-address="0xFFC15FC4" write-address="0xFFC15FC4" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB9" description="SCB9 Master Interfaces Number Register" />
   <register name="SCB9_MASTERS.MI"              parent="SCB9_MASTERS" bit-position="0" bit-size="8" description="Master Interface Value" />

<!-- *************** -->
<!-- ***  SCB10  *** -->
<!-- *************** -->

<register name="SCB10_ARBR0"                     read-address="0xFFCA1408" write-address="0xFFCA1408" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB10" description="SCB10 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB10_ARBR0.SLOT"             parent="SCB10_ARBR0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB10_ARBR0.SLAVE"            parent="SCB10_ARBR0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB10_ARBR1"                     read-address="0xFFCA1428" write-address="0xFFCA1428" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB10" description="SCB10 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB10_ARBR1.SLOT"             parent="SCB10_ARBR1" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB10_ARBR1.SLAVE"            parent="SCB10_ARBR1" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB10_ARBR2"                     read-address="0xFFCA1448" write-address="0xFFCA1448" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB10" description="SCB10 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB10_ARBR2.SLOT"             parent="SCB10_ARBR2" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB10_ARBR2.SLAVE"            parent="SCB10_ARBR2" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB10_ARBW0"                     read-address="0xFFCA140C" write-address="0xFFCA140C" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB10" description="SCB10 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB10_ARBW0.SLOT"             parent="SCB10_ARBW0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB10_ARBW0.SLAVE"            parent="SCB10_ARBW0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB10_ARBW1"                     read-address="0xFFCA142C" write-address="0xFFCA142C" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB10" description="SCB10 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB10_ARBW1.SLOT"             parent="SCB10_ARBW1" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB10_ARBW1.SLAVE"            parent="SCB10_ARBW1" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB10_ARBW2"                     read-address="0xFFCA144C" write-address="0xFFCA144C" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB10" description="SCB10 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB10_ARBW2.SLOT"             parent="SCB10_ARBW2" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB10_ARBW2.SLAVE"            parent="SCB10_ARBW2" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB10_SLAVES"                    read-address="0xFFCA1FC0" write-address="0xFFCA1FC0" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB10" description="SCB10 Slave Interfaces Number Register" />
   <register name="SCB10_SLAVES.SI"              parent="SCB10_SLAVES" bit-position="0" bit-size="8" description="Slave Interface Value" />
<register name="SCB10_MASTERS"                   read-address="0xFFCA1FC4" write-address="0xFFCA1FC4" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB10" description="SCB10 Master Interfaces Number Register" />
   <register name="SCB10_MASTERS.MI"             parent="SCB10_MASTERS" bit-position="0" bit-size="8" description="Master Interface Value" />

<!-- *************** -->
<!-- ***  SCB11  *** -->
<!-- *************** -->

<register name="SCB11_ARBR0"                     read-address="0xFFCA0408" write-address="0xFFCA0408" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB11" description="SCB11 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB11_ARBR0.SLOT"             parent="SCB11_ARBR0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB11_ARBR0.SLAVE"            parent="SCB11_ARBR0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB11_ARBR1"                     read-address="0xFFCA0428" write-address="0xFFCA0428" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB11" description="SCB11 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB11_ARBR1.SLOT"             parent="SCB11_ARBR1" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB11_ARBR1.SLAVE"            parent="SCB11_ARBR1" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB11_ARBR2"                     read-address="0xFFCA0448" write-address="0xFFCA0448" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB11" description="SCB11 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB11_ARBR2.SLOT"             parent="SCB11_ARBR2" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB11_ARBR2.SLAVE"            parent="SCB11_ARBR2" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB11_ARBR3"                     read-address="0xFFCA0468" write-address="0xFFCA0468" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB11" description="SCB11 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB11_ARBR3.SLOT"             parent="SCB11_ARBR3" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB11_ARBR3.SLAVE"            parent="SCB11_ARBR3" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB11_ARBR4"                     read-address="0xFFCA0488" write-address="0xFFCA0488" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB11" description="SCB11 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB11_ARBR4.SLOT"             parent="SCB11_ARBR4" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB11_ARBR4.SLAVE"            parent="SCB11_ARBR4" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB11_ARBR5"                     read-address="0xFFCA04A8" write-address="0xFFCA04A8" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB11" description="SCB11 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB11_ARBR5.SLOT"             parent="SCB11_ARBR5" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB11_ARBR5.SLAVE"            parent="SCB11_ARBR5" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB11_ARBR6"                     read-address="0xFFCA04C8" write-address="0xFFCA04C8" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB11" description="SCB11 Arbitration Read Channel Master Interface n Register" />
   <register name="SCB11_ARBR6.SLOT"             parent="SCB11_ARBR6" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB11_ARBR6.SLAVE"            parent="SCB11_ARBR6" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB11_ARBW0"                     read-address="0xFFCA040C" write-address="0xFFCA040C" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB11" description="SCB11 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB11_ARBW0.SLOT"             parent="SCB11_ARBW0" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB11_ARBW0.SLAVE"            parent="SCB11_ARBW0" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB11_ARBW1"                     read-address="0xFFCA042C" write-address="0xFFCA042C" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB11" description="SCB11 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB11_ARBW1.SLOT"             parent="SCB11_ARBW1" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB11_ARBW1.SLAVE"            parent="SCB11_ARBW1" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB11_ARBW2"                     read-address="0xFFCA044C" write-address="0xFFCA044C" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB11" description="SCB11 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB11_ARBW2.SLOT"             parent="SCB11_ARBW2" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB11_ARBW2.SLAVE"            parent="SCB11_ARBW2" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB11_ARBW3"                     read-address="0xFFCA046C" write-address="0xFFCA046C" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB11" description="SCB11 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB11_ARBW3.SLOT"             parent="SCB11_ARBW3" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB11_ARBW3.SLAVE"            parent="SCB11_ARBW3" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB11_ARBW4"                     read-address="0xFFCA048C" write-address="0xFFCA048C" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB11" description="SCB11 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB11_ARBW4.SLOT"             parent="SCB11_ARBW4" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB11_ARBW4.SLAVE"            parent="SCB11_ARBW4" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB11_ARBW5"                     read-address="0xFFCA04AC" write-address="0xFFCA04AC" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB11" description="SCB11 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB11_ARBW5.SLOT"             parent="SCB11_ARBW5" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB11_ARBW5.SLAVE"            parent="SCB11_ARBW5" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB11_ARBW6"                     read-address="0xFFCA04CC" write-address="0xFFCA04CC" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB11" description="SCB11 Arbitration Write Channel Master Interface n Register" />
   <register name="SCB11_ARBW6.SLOT"             parent="SCB11_ARBW6" bit-position="24" bit-size="8" description="Slot Number" />
   <register name="SCB11_ARBW6.SLAVE"            parent="SCB11_ARBW6" bit-position="0" bit-size="8" description="Slave Interface" />
<register name="SCB11_SLAVES"                    read-address="0xFFCA0FC0" write-address="0xFFCA0FC0" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB11" description="SCB11 Slave Interfaces Number Register" />
   <register name="SCB11_SLAVES.SI"              parent="SCB11_SLAVES" bit-position="0" bit-size="8" description="Slave Interface Value" />
<register name="SCB11_MASTERS"                   read-address="0xFFCA0FC4" write-address="0xFFCA0FC4" bit-size="32" type="IO" mask="FFFFFFFF" group="SCB11" description="SCB11 Master Interfaces Number Register" />
   <register name="SCB11_MASTERS.MI"             parent="SCB11_MASTERS" bit-position="0" bit-size="8" description="Master Interface Value" />

<!-- ****************************** -->
<!-- ***  L2 Memory Controller  *** -->
<!-- ****************************** -->


<!-- **************** -->
<!-- ***  L2CTL0  *** -->
<!-- **************** -->

<register name="L2CTL0_CTL"                      read-address="0xFFCA3000" write-address="0xFFCA3000" bit-size="32" type="IO" mask="FFFFFFFF" group="L2CTL0" description="L2CTL0 Control Register" />
   <register name="L2CTL0_CTL.LOCK"              parent="L2CTL0_CTL" bit-position="31" bit-size="1" description="Lock" />
   <register name="L2CTL0_CTL.DISURP"            parent="L2CTL0_CTL" bit-position="16" bit-size="1" description="Disable Urgent Request Priority" />
   <register name="L2CTL0_CTL.ECCMAP7"           parent="L2CTL0_CTL" bit-position="15" bit-size="1" description="ECC Map Bank 7" />
   <register name="L2CTL0_CTL.ECCMAP6"           parent="L2CTL0_CTL" bit-position="14" bit-size="1" description="ECC Map Bank 6" />
   <register name="L2CTL0_CTL.ECCMAP5"           parent="L2CTL0_CTL" bit-position="13" bit-size="1" description="ECC Map Bank 5" />
   <register name="L2CTL0_CTL.ECCMAP4"           parent="L2CTL0_CTL" bit-position="12" bit-size="1" description="ECC Map Bank 4" />
   <register name="L2CTL0_CTL.ECCMAP3"           parent="L2CTL0_CTL" bit-position="11" bit-size="1" description="ECC Map Bank 3" />
   <register name="L2CTL0_CTL.ECCMAP2"           parent="L2CTL0_CTL" bit-position="10" bit-size="1" description="ECC Map Bank 2" />
   <register name="L2CTL0_CTL.ECCMAP1"           parent="L2CTL0_CTL" bit-position="9" bit-size="1" description="ECC Map Bank 1" />
   <register name="L2CTL0_CTL.ECCMAP0"           parent="L2CTL0_CTL" bit-position="8" bit-size="1" description="ECC Map Bank 0" />
   <register name="L2CTL0_CTL.BK7EDIS"           parent="L2CTL0_CTL" bit-position="7" bit-size="1" description="Bank 7 ECC Disable" />
   <register name="L2CTL0_CTL.BK6EDIS"           parent="L2CTL0_CTL" bit-position="6" bit-size="1" description="Bank 6 ECC Disable" />
   <register name="L2CTL0_CTL.BK5EDIS"           parent="L2CTL0_CTL" bit-position="5" bit-size="1" description="Bank 5 ECC Disable" />
   <register name="L2CTL0_CTL.BK4EDIS"           parent="L2CTL0_CTL" bit-position="4" bit-size="1" description="Bank 4 ECC Disable" />
   <register name="L2CTL0_CTL.BK3EDIS"           parent="L2CTL0_CTL" bit-position="3" bit-size="1" description="Bank 3 ECC Disable" />
   <register name="L2CTL0_CTL.BK2EDIS"           parent="L2CTL0_CTL" bit-position="2" bit-size="1" description="Bank 2 ECC Disable" />
   <register name="L2CTL0_CTL.BK1EDIS"           parent="L2CTL0_CTL" bit-position="1" bit-size="1" description="Bank 1 ECC Disable" />
   <register name="L2CTL0_CTL.BK0EDIS"           parent="L2CTL0_CTL" bit-position="0" bit-size="1" description="Bank 0 ECC Disable" />
<register name="L2CTL0_ACTL_C0"                  read-address="0xFFCA3004" write-address="0xFFCA3004" bit-size="32" type="IO" mask="FFFFFFFF" group="L2CTL0" description="L2CTL0 Access Control Core 0 Register" />
   <register name="L2CTL0_ACTL_C0.LOCK"          parent="L2CTL0_ACTL_C0" bit-position="31" bit-size="1" description="Lock" />
   <register name="L2CTL0_ACTL_C0.BK7WDIS"       parent="L2CTL0_ACTL_C0" bit-position="7" bit-size="1" description="Bank 7 Write Disable" />
   <register name="L2CTL0_ACTL_C0.BK6WDIS"       parent="L2CTL0_ACTL_C0" bit-position="6" bit-size="1" description="Bank 6 Write Disable" />
   <register name="L2CTL0_ACTL_C0.BK5WDIS"       parent="L2CTL0_ACTL_C0" bit-position="5" bit-size="1" description="Bank 5 Write Disable" />
   <register name="L2CTL0_ACTL_C0.BK4WDIS"       parent="L2CTL0_ACTL_C0" bit-position="4" bit-size="1" description="Bank 4 Write Disable" />
   <register name="L2CTL0_ACTL_C0.BK3WDIS"       parent="L2CTL0_ACTL_C0" bit-position="3" bit-size="1" description="Bank 3 Write Disable" />
   <register name="L2CTL0_ACTL_C0.BK2WDIS"       parent="L2CTL0_ACTL_C0" bit-position="2" bit-size="1" description="Bank 2 Write Disable" />
   <register name="L2CTL0_ACTL_C0.BK1WDIS"       parent="L2CTL0_ACTL_C0" bit-position="1" bit-size="1" description="Bank 1 Write Disable" />
   <register name="L2CTL0_ACTL_C0.BK0WDIS"       parent="L2CTL0_ACTL_C0" bit-position="0" bit-size="1" description="Bank 0 Write Disable" />
<register name="L2CTL0_ACTL_C1"                  read-address="0xFFCA3008" write-address="0xFFCA3008" bit-size="32" type="IO" mask="FFFFFFFF" group="L2CTL0" description="L2CTL0 Access Control Core 1 Register" />
   <register name="L2CTL0_ACTL_C1.LOCK"          parent="L2CTL0_ACTL_C1" bit-position="31" bit-size="1" description="Lock" />
   <register name="L2CTL0_ACTL_C1.BK7WDIS"       parent="L2CTL0_ACTL_C1" bit-position="7" bit-size="1" description="Bank 7 Write Disable" />
   <register name="L2CTL0_ACTL_C1.BK6WDIS"       parent="L2CTL0_ACTL_C1" bit-position="6" bit-size="1" description="Bank 6 Write Disable" />
   <register name="L2CTL0_ACTL_C1.BK5WDIS"       parent="L2CTL0_ACTL_C1" bit-position="5" bit-size="1" description="Bank 5 Write Disable" />
   <register name="L2CTL0_ACTL_C1.BK4WDIS"       parent="L2CTL0_ACTL_C1" bit-position="4" bit-size="1" description="Bank 4 Write Disable" />
   <register name="L2CTL0_ACTL_C1.BK3WDIS"       parent="L2CTL0_ACTL_C1" bit-position="3" bit-size="1" description="Bank 3 Write Disable" />
   <register name="L2CTL0_ACTL_C1.BK2WDIS"       parent="L2CTL0_ACTL_C1" bit-position="2" bit-size="1" description="Bank 2 Write Disable" />
   <register name="L2CTL0_ACTL_C1.BK1WDIS"       parent="L2CTL0_ACTL_C1" bit-position="1" bit-size="1" description="Bank 1 Write Disable" />
   <register name="L2CTL0_ACTL_C1.BK0WDIS"       parent="L2CTL0_ACTL_C1" bit-position="0" bit-size="1" description="Bank 0 Write Disable" />
<register name="L2CTL0_ACTL_SYS"                 read-address="0xFFCA300C" write-address="0xFFCA300C" bit-size="32" type="IO" mask="FFFFFFFF" group="L2CTL0" description="L2CTL0 Access Control System Register" />
   <register name="L2CTL0_ACTL_SYS.LOCK"         parent="L2CTL0_ACTL_SYS" bit-position="31" bit-size="1" description="Lock" />
   <register name="L2CTL0_ACTL_SYS.BK7WDIS"      parent="L2CTL0_ACTL_SYS" bit-position="7" bit-size="1" description="Bank 7 Write Disable" />
   <register name="L2CTL0_ACTL_SYS.BK6WDIS"      parent="L2CTL0_ACTL_SYS" bit-position="6" bit-size="1" description="Bank 6 Write Disable" />
   <register name="L2CTL0_ACTL_SYS.BK5WDIS"      parent="L2CTL0_ACTL_SYS" bit-position="5" bit-size="1" description="Bank 5 Write Disable" />
   <register name="L2CTL0_ACTL_SYS.BK4WDIS"      parent="L2CTL0_ACTL_SYS" bit-position="4" bit-size="1" description="Bank 4 Write Disable" />
   <register name="L2CTL0_ACTL_SYS.BK3WDIS"      parent="L2CTL0_ACTL_SYS" bit-position="3" bit-size="1" description="Bank 3 Write Disable" />
   <register name="L2CTL0_ACTL_SYS.BK2WDIS"      parent="L2CTL0_ACTL_SYS" bit-position="2" bit-size="1" description="Bank 2 Write Disable" />
   <register name="L2CTL0_ACTL_SYS.BK1WDIS"      parent="L2CTL0_ACTL_SYS" bit-position="1" bit-size="1" description="Bank 1 Write Disable" />
   <register name="L2CTL0_ACTL_SYS.BK0WDIS"      parent="L2CTL0_ACTL_SYS" bit-position="0" bit-size="1" description="Bank 0 Write Disable" />
<register name="L2CTL0_STAT"                     read-address="0xFFCA3010" write-address="0xFFCA3010" bit-size="32" type="IO" mask="FFFFFFFF" group="L2CTL0" description="L2CTL0 Status Register" />
   <register name="L2CTL0_STAT.ECCERR7"          parent="L2CTL0_STAT" bit-position="15" bit-size="1" description="ECC Error Bank 7" />
   <register name="L2CTL0_STAT.ECCERR6"          parent="L2CTL0_STAT" bit-position="14" bit-size="1" description="ECC Error Bank 6" />
   <register name="L2CTL0_STAT.ECCERR5"          parent="L2CTL0_STAT" bit-position="13" bit-size="1" description="ECC Error Bank 5" />
   <register name="L2CTL0_STAT.ECCERR4"          parent="L2CTL0_STAT" bit-position="12" bit-size="1" description="ECC Error Bank 4" />
   <register name="L2CTL0_STAT.ECCERR3"          parent="L2CTL0_STAT" bit-position="11" bit-size="1" description="ECC Error Bank 3" />
   <register name="L2CTL0_STAT.ECCERR2"          parent="L2CTL0_STAT" bit-position="10" bit-size="1" description="ECC Error Bank 2" />
   <register name="L2CTL0_STAT.ECCERR1"          parent="L2CTL0_STAT" bit-position="9" bit-size="1" description="ECC Error Bank 1" />
   <register name="L2CTL0_STAT.ECCERR0"          parent="L2CTL0_STAT" bit-position="8" bit-size="1" description="ECC Error Bank 0" />
   <register name="L2CTL0_STAT.RFRS"             parent="L2CTL0_STAT" bit-position="4" bit-size="1" description="Refresh Register Status" />
   <register name="L2CTL0_STAT.ERR1"             parent="L2CTL0_STAT" bit-position="1" bit-size="1" description="Error Port 1" />
   <register name="L2CTL0_STAT.ERR0"             parent="L2CTL0_STAT" bit-position="0" bit-size="1" description="Error Port 0" />
<register name="L2CTL0_RPCR"                     read-address="0xFFCA3014" write-address="0xFFCA3014" bit-size="32" type="IO" mask="FFFFFFFF" group="L2CTL0" description="L2CTL0 Read Priority Count Register" />
   <register name="L2CTL0_RPCR.RPC1"             parent="L2CTL0_RPCR" bit-position="8" bit-size="8" description="Read Priority Count 1" />
   <register name="L2CTL0_RPCR.RPC0"             parent="L2CTL0_RPCR" bit-position="0" bit-size="8" description="Read Priority Count 0" />
<register name="L2CTL0_WPCR"                     read-address="0xFFCA3018" write-address="0xFFCA3018" bit-size="32" type="IO" mask="FFFFFFFF" group="L2CTL0" description="L2CTL0 Write Priority Count Register" />
   <register name="L2CTL0_WPCR.WPC1"             parent="L2CTL0_WPCR" bit-position="8" bit-size="8" description="Write Priority Count 1" />
   <register name="L2CTL0_WPCR.WPC0"             parent="L2CTL0_WPCR" bit-position="0" bit-size="8" description="Write Priority Count 0" />
<register name="L2CTL0_RFA"                      read-address="0xFFCA3024" write-address="0xFFCA3024" bit-size="32" type="IO" mask="FFFFFFFF" group="L2CTL0" description="L2CTL0 Refresh Address Register" />
   <register name="L2CTL0_RFA.ADDRHI"            parent="L2CTL0_RFA" bit-position="18" bit-size="14" description="Address High" />
   <register name="L2CTL0_RFA.ADDRLO"            parent="L2CTL0_RFA" bit-position="0" bit-size="18" description="Address Low" />
<register name="L2CTL0_ERRADDR0"                 read-address="0xFFCA3040" write-address="0xFFCA3040" bit-size="32" type="IO" mask="FFFFFFFF" group="L2CTL0" description="L2CTL0 ECC Error Address 0 Register" />
<register name="L2CTL0_ERRADDR1"                 read-address="0xFFCA3044" write-address="0xFFCA3044" bit-size="32" type="IO" mask="FFFFFFFF" group="L2CTL0" description="L2CTL0 ECC Error Address 1 Register" />
<register name="L2CTL0_ERRADDR2"                 read-address="0xFFCA3048" write-address="0xFFCA3048" bit-size="32" type="IO" mask="FFFFFFFF" group="L2CTL0" description="L2CTL0 ECC Error Address 2 Register" />
<register name="L2CTL0_ERRADDR3"                 read-address="0xFFCA304C" write-address="0xFFCA304C" bit-size="32" type="IO" mask="FFFFFFFF" group="L2CTL0" description="L2CTL0 ECC Error Address 3 Register" />
<register name="L2CTL0_ERRADDR4"                 read-address="0xFFCA3050" write-address="0xFFCA3050" bit-size="32" type="IO" mask="FFFFFFFF" group="L2CTL0" description="L2CTL0 ECC Error Address 4 Register" />
<register name="L2CTL0_ERRADDR5"                 read-address="0xFFCA3054" write-address="0xFFCA3054" bit-size="32" type="IO" mask="FFFFFFFF" group="L2CTL0" description="L2CTL0 ECC Error Address 5 Register" />
<register name="L2CTL0_ERRADDR6"                 read-address="0xFFCA3058" write-address="0xFFCA3058" bit-size="32" type="IO" mask="FFFFFFFF" group="L2CTL0" description="L2CTL0 ECC Error Address 6 Register" />
<register name="L2CTL0_ERRADDR7"                 read-address="0xFFCA305C" write-address="0xFFCA305C" bit-size="32" type="IO" mask="FFFFFFFF" group="L2CTL0" description="L2CTL0 ECC Error Address 7 Register" />
<register name="L2CTL0_ET0"                      read-address="0xFFCA3080" write-address="0xFFCA3080" bit-size="32" type="IO" mask="FFFFFFFF" group="L2CTL0" description="L2CTL0 Error Type 0 Register" />
   <register name="L2CTL0_ET0.ID"                parent="L2CTL0_ET0" bit-position="8" bit-size="8" description="Error ID" />
   <register name="L2CTL0_ET0.RDWR"              parent="L2CTL0_ET0" bit-position="4" bit-size="1" description="Read/Write Error" />
   <register name="L2CTL0_ET0.ECCERR"            parent="L2CTL0_ET0" bit-position="3" bit-size="1" description="ECC Error" />
   <register name="L2CTL0_ET0.ACCERR"            parent="L2CTL0_ET0" bit-position="2" bit-size="1" description="Access Error" />
   <register name="L2CTL0_ET0.RSVERR"            parent="L2CTL0_ET0" bit-position="1" bit-size="1" description="Reserved Error" />
   <register name="L2CTL0_ET0.ROMERR"            parent="L2CTL0_ET0" bit-position="0" bit-size="1" description="ROM Error" />
<register name="L2CTL0_EADDR0"                   read-address="0xFFCA3084" write-address="0xFFCA3084" bit-size="32" type="IO" mask="FFFFFFFF" group="L2CTL0" description="L2CTL0 Error Type 0 Address Register" />
<register name="L2CTL0_ET1"                      read-address="0xFFCA3088" write-address="0xFFCA3088" bit-size="32" type="IO" mask="FFFFFFFF" group="L2CTL0" description="L2CTL0 Error Type 1 Register" />
   <register name="L2CTL0_ET1.ID"                parent="L2CTL0_ET1" bit-position="8" bit-size="8" description="Error ID" />
   <register name="L2CTL0_ET1.RDWR"              parent="L2CTL0_ET1" bit-position="4" bit-size="1" description="Read/Write Error" />
   <register name="L2CTL0_ET1.ECCERR"            parent="L2CTL0_ET1" bit-position="3" bit-size="1" description="ECC Error" />
   <register name="L2CTL0_ET1.ACCERR"            parent="L2CTL0_ET1" bit-position="2" bit-size="1" description="Access Error" />
   <register name="L2CTL0_ET1.RSVERR"            parent="L2CTL0_ET1" bit-position="1" bit-size="1" description="Reserved Error" />
   <register name="L2CTL0_ET1.ROMERR"            parent="L2CTL0_ET1" bit-position="0" bit-size="1" description="ROM Error" />
<register name="L2CTL0_EADDR1"                   read-address="0xFFCA308C" write-address="0xFFCA308C" bit-size="32" type="IO" mask="FFFFFFFF" group="L2CTL0" description="L2CTL0 Error Type 1 Address Register" />

<!-- ********************************* -->
<!-- ***  System Event Controller  *** -->
<!-- ********************************* -->


<!-- ************** -->
<!-- ***  SEC0  *** -->
<!-- ************** -->


<!-- ********************************** -->
<!-- ***  SEC Core Interface (SCI)  *** -->
<!-- ********************************** -->

<register name="SEC0_CCTL0"                      read-address="0xFFCA4400" write-address="0xFFCA4400" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 SCI Control Register n" />
   <register name="SEC0_CCTL0.LOCK"              parent="SEC0_CCTL0" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_CCTL0.NMIEN"             parent="SEC0_CCTL0" bit-position="16" bit-size="1" description="NMI Enable" />
   <register name="SEC0_CCTL0.WFI"               parent="SEC0_CCTL0" bit-position="12" bit-size="1" description="Wait For Idle" />
   <register name="SEC0_CCTL0.RESET"             parent="SEC0_CCTL0" bit-position="1" bit-size="1" description="Reset" />
   <register name="SEC0_CCTL0.EN"                parent="SEC0_CCTL0" bit-position="0" bit-size="1" description="Enable" />
<register name="SEC0_CCTL1"                      read-address="0xFFCA4440" write-address="0xFFCA4440" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 SCI Control Register n" />
   <register name="SEC0_CCTL1.LOCK"              parent="SEC0_CCTL1" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_CCTL1.NMIEN"             parent="SEC0_CCTL1" bit-position="16" bit-size="1" description="NMI Enable" />
   <register name="SEC0_CCTL1.WFI"               parent="SEC0_CCTL1" bit-position="12" bit-size="1" description="Wait For Idle" />
   <register name="SEC0_CCTL1.RESET"             parent="SEC0_CCTL1" bit-position="1" bit-size="1" description="Reset" />
   <register name="SEC0_CCTL1.EN"                parent="SEC0_CCTL1" bit-position="0" bit-size="1" description="Enable" />
<register name="SEC0_CSTAT0"                     read-address="0xFFCA4404" write-address="0xFFCA4404" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 SCI Status Register n" />
   <register name="SEC0_CSTAT0.NMI"              parent="SEC0_CSTAT0" bit-position="16" bit-size="1" description="NMI" />
   <register name="SEC0_CSTAT0.WFI"              parent="SEC0_CSTAT0" bit-position="12" bit-size="1" description="Wait For Idle" />
   <register name="SEC0_CSTAT0.SIDV"             parent="SEC0_CSTAT0" bit-position="10" bit-size="1" description="SID Valid" />
   <register name="SEC0_CSTAT0.ACTV"             parent="SEC0_CSTAT0" bit-position="9" bit-size="1" description="ACT Valid" />
   <register name="SEC0_CSTAT0.PNDV"             parent="SEC0_CSTAT0" bit-position="8" bit-size="1" description="PND Valid" />
   <register name="SEC0_CSTAT0.ERRC"             parent="SEC0_CSTAT0" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_CSTAT0.ERR"              parent="SEC0_CSTAT0" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_CSTAT1"                     read-address="0xFFCA4444" write-address="0xFFCA4444" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 SCI Status Register n" />
   <register name="SEC0_CSTAT1.NMI"              parent="SEC0_CSTAT1" bit-position="16" bit-size="1" description="NMI" />
   <register name="SEC0_CSTAT1.WFI"              parent="SEC0_CSTAT1" bit-position="12" bit-size="1" description="Wait For Idle" />
   <register name="SEC0_CSTAT1.SIDV"             parent="SEC0_CSTAT1" bit-position="10" bit-size="1" description="SID Valid" />
   <register name="SEC0_CSTAT1.ACTV"             parent="SEC0_CSTAT1" bit-position="9" bit-size="1" description="ACT Valid" />
   <register name="SEC0_CSTAT1.PNDV"             parent="SEC0_CSTAT1" bit-position="8" bit-size="1" description="PND Valid" />
   <register name="SEC0_CSTAT1.ERRC"             parent="SEC0_CSTAT1" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_CSTAT1.ERR"              parent="SEC0_CSTAT1" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_CPND0"                      read-address="0xFFCA4408" write-address="0xFFCA4408" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Core Pending Register n" />
   <register name="SEC0_CPND0.PRIO"              parent="SEC0_CPND0" bit-position="8" bit-size="8" description="Highest Pending IRQ Priority" />
   <register name="SEC0_CPND0.SID"               parent="SEC0_CPND0" bit-position="0" bit-size="8" description="Highest Pending IRQ Source ID" />
<register name="SEC0_CPND1"                      read-address="0xFFCA4448" write-address="0xFFCA4448" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Core Pending Register n" />
   <register name="SEC0_CPND1.PRIO"              parent="SEC0_CPND1" bit-position="8" bit-size="8" description="Highest Pending IRQ Priority" />
   <register name="SEC0_CPND1.SID"               parent="SEC0_CPND1" bit-position="0" bit-size="8" description="Highest Pending IRQ Source ID" />
<register name="SEC0_CACT0"                      read-address="0xFFCA440C" write-address="0xFFCA440C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 SCI Active Register n" />
   <register name="SEC0_CACT0.PRIO"              parent="SEC0_CACT0" bit-position="8" bit-size="8" description="Highest Active IRQ Priority" />
   <register name="SEC0_CACT0.SID"               parent="SEC0_CACT0" bit-position="0" bit-size="8" description="Highest Active IRQ Source ID" />
<register name="SEC0_CACT1"                      read-address="0xFFCA444C" write-address="0xFFCA444C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 SCI Active Register n" />
   <register name="SEC0_CACT1.PRIO"              parent="SEC0_CACT1" bit-position="8" bit-size="8" description="Highest Active IRQ Priority" />
   <register name="SEC0_CACT1.SID"               parent="SEC0_CACT1" bit-position="0" bit-size="8" description="Highest Active IRQ Source ID" />
<register name="SEC0_CPMSK0"                     read-address="0xFFCA4410" write-address="0xFFCA4410" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 SCI Priority Mask Register n" />
   <register name="SEC0_CPMSK0.LOCK"             parent="SEC0_CPMSK0" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_CPMSK0.PRIO"             parent="SEC0_CPMSK0" bit-position="0" bit-size="8" description="IRQ Priority Mask" />
<register name="SEC0_CPMSK1"                     read-address="0xFFCA4450" write-address="0xFFCA4450" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 SCI Priority Mask Register n" />
   <register name="SEC0_CPMSK1.LOCK"             parent="SEC0_CPMSK1" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_CPMSK1.PRIO"             parent="SEC0_CPMSK1" bit-position="0" bit-size="8" description="IRQ Priority Mask" />
<register name="SEC0_CGMSK0"                     read-address="0xFFCA4414" write-address="0xFFCA4414" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 SCI Group Mask Register n" />
   <register name="SEC0_CGMSK0.LOCK"             parent="SEC0_CGMSK0" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_CGMSK0.UGRP"             parent="SEC0_CGMSK0" bit-position="8" bit-size="1" description="Ungrouped Mask" />
   <register name="SEC0_CGMSK0.GRP"              parent="SEC0_CGMSK0" bit-position="0" bit-size="4" description="Grouped Mask" />
<register name="SEC0_CGMSK1"                     read-address="0xFFCA4454" write-address="0xFFCA4454" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 SCI Group Mask Register n" />
   <register name="SEC0_CGMSK1.LOCK"             parent="SEC0_CGMSK1" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_CGMSK1.UGRP"             parent="SEC0_CGMSK1" bit-position="8" bit-size="1" description="Ungrouped Mask" />
   <register name="SEC0_CGMSK1.GRP"              parent="SEC0_CGMSK1" bit-position="0" bit-size="4" description="Grouped Mask" />
<register name="SEC0_CPLVL0"                     read-address="0xFFCA4418" write-address="0xFFCA4418" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 SCI Priority Level Register n" />
   <register name="SEC0_CPLVL0.LOCK"             parent="SEC0_CPLVL0" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_CPLVL0.PLVL"             parent="SEC0_CPLVL0" bit-position="0" bit-size="3" description="Priority Levels" />
<register name="SEC0_CPLVL1"                     read-address="0xFFCA4458" write-address="0xFFCA4458" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 SCI Priority Level Register n" />
   <register name="SEC0_CPLVL1.LOCK"             parent="SEC0_CPLVL1" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_CPLVL1.PLVL"             parent="SEC0_CPLVL1" bit-position="0" bit-size="3" description="Priority Levels" />
<register name="SEC0_CSID0"                      read-address="0xFFCA441C" write-address="0xFFCA441C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 SCI Source ID Register n" />
   <register name="SEC0_CSID0.SID"               parent="SEC0_CSID0" bit-position="0" bit-size="8" description="Source ID" />
<register name="SEC0_CSID1"                      read-address="0xFFCA445C" write-address="0xFFCA445C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 SCI Source ID Register n" />
   <register name="SEC0_CSID1.SID"               parent="SEC0_CSID1" bit-position="0" bit-size="8" description="Source ID" />

<!-- ********************************************** -->
<!-- ***  SEC Fault Management Interface (SFI)  *** -->
<!-- ********************************************** -->

<register name="SEC0_FCTL"                       read-address="0xFFCA4010" write-address="0xFFCA4010" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Fault Control Register" />
   <register name="SEC0_FCTL.LOCK"               parent="SEC0_FCTL" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_FCTL.TES"                parent="SEC0_FCTL" bit-position="13" bit-size="1" description="Trigger Event Select" />
   <register name="SEC0_FCTL.CMS"                parent="SEC0_FCTL" bit-position="12" bit-size="1" description="COP Mode Select" />
   <register name="SEC0_FCTL.FIEN"               parent="SEC0_FCTL" bit-position="7" bit-size="1" description="Fault Input Enable" />
   <register name="SEC0_FCTL.SREN"               parent="SEC0_FCTL" bit-position="6" bit-size="1" description="System Reset Enable" />
   <register name="SEC0_FCTL.TOEN"               parent="SEC0_FCTL" bit-position="5" bit-size="1" description="Trigger Output Enable" />
   <register name="SEC0_FCTL.FOEN"               parent="SEC0_FCTL" bit-position="4" bit-size="1" description="Fault Output Enable" />
   <register name="SEC0_FCTL.RESET"              parent="SEC0_FCTL" bit-position="1" bit-size="1" description="Reset" />
   <register name="SEC0_FCTL.EN"                 parent="SEC0_FCTL" bit-position="0" bit-size="1" description="Enable" />
<register name="SEC0_FSTAT"                      read-address="0xFFCA4014" write-address="0xFFCA4014" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Fault Status Register" />
   <register name="SEC0_FSTAT.NPND"              parent="SEC0_FSTAT" bit-position="10" bit-size="1" description="Next Pending Fault" />
   <register name="SEC0_FSTAT.ACT"               parent="SEC0_FSTAT" bit-position="9" bit-size="1" description="Fault Active" />
   <register name="SEC0_FSTAT.PND"               parent="SEC0_FSTAT" bit-position="8" bit-size="1" description="Pending Fault" />
   <register name="SEC0_FSTAT.ERRC"              parent="SEC0_FSTAT" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_FSTAT.ERR"               parent="SEC0_FSTAT" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_FSID"                       read-address="0xFFCA4018" write-address="0xFFCA4018" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Fault Source ID Register" />
   <register name="SEC0_FSID.FEXT"               parent="SEC0_FSID" bit-position="16" bit-size="1" description="Fault External" />
   <register name="SEC0_FSID.SID"                parent="SEC0_FSID" bit-position="0" bit-size="8" description="Source ID" />
<register name="SEC0_FEND"                       read-address="0xFFCA401C" write-address="0xFFCA401C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Fault End Register" />
   <register name="SEC0_FEND.FEXT"               parent="SEC0_FEND" bit-position="16" bit-size="1" description="Fault External" />
   <register name="SEC0_FEND.SID"                parent="SEC0_FEND" bit-position="0" bit-size="8" description="Source ID" />
<register name="SEC0_FDLY"                       read-address="0xFFCA4020" write-address="0xFFCA4020" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Fault Delay Register" />
<register name="SEC0_FDLY_CUR"                   read-address="0xFFCA4024" write-address="0xFFCA4024" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Fault Delay Current Register" />
<register name="SEC0_FSRDLY"                     read-address="0xFFCA4028" write-address="0xFFCA4028" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Fault System Reset Delay Register" />
<register name="SEC0_FSRDLY_CUR"                 read-address="0xFFCA402C" write-address="0xFFCA402C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Fault System Reset Delay Current Register" />
<register name="SEC0_FCOPP"                      read-address="0xFFCA4030" write-address="0xFFCA4030" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Fault COP Period Register" />
<register name="SEC0_FCOPP_CUR"                  read-address="0xFFCA4034" write-address="0xFFCA4034" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Fault COP Period Current Register" />

<!-- ******************** -->
<!-- ***  SEC Global  *** -->
<!-- ******************** -->

<register name="SEC0_GCTL"                       read-address="0xFFCA4000" write-address="0xFFCA4000" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Global Control Register" />
   <register name="SEC0_GCTL.LOCK"               parent="SEC0_GCTL" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_GCTL.RESET"              parent="SEC0_GCTL" bit-position="1" bit-size="1" description="Reset" />
   <register name="SEC0_GCTL.EN"                 parent="SEC0_GCTL" bit-position="0" bit-size="1" description="Enable" />
<register name="SEC0_GSTAT"                      read-address="0xFFCA4004" write-address="0xFFCA4004" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Global Status Register" />
   <register name="SEC0_GSTAT.LWERR"             parent="SEC0_GSTAT" bit-position="31" bit-size="1" description="Lock Write Error" />
   <register name="SEC0_GSTAT.ADRERR"            parent="SEC0_GSTAT" bit-position="30" bit-size="1" description="Address Error" />
   <register name="SEC0_GSTAT.SID"               parent="SEC0_GSTAT" bit-position="16" bit-size="8" description="Source ID for SSI Error" />
   <register name="SEC0_GSTAT.SCI"               parent="SEC0_GSTAT" bit-position="8" bit-size="4" description="SCI ID for SCI Error" />
   <register name="SEC0_GSTAT.ERRC"              parent="SEC0_GSTAT" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_GSTAT.ERR"               parent="SEC0_GSTAT" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_RAISE"                      read-address="0xFFCA4008" write-address="0xFFCA4008" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Global Raise Register" />
   <register name="SEC0_RAISE.SID"               parent="SEC0_RAISE" bit-position="0" bit-size="8" description="Source ID IRQ Set to Pending" />
<register name="SEC0_END"                        read-address="0xFFCA400C" write-address="0xFFCA400C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Global End Register" />
   <register name="SEC0_END.SID"                 parent="SEC0_END" bit-position="0" bit-size="8" description="Source ID IRQ to End" />

<!-- ************************************ -->
<!-- ***  SEC Source Interface (SSI)  *** -->
<!-- ************************************ -->

<register name="SEC0_SCTL0"                      read-address="0xFFCA4800" write-address="0xFFCA4800" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL0.LOCK"              parent="SEC0_SCTL0" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL0.CTG"               parent="SEC0_SCTL0" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL0.GRP"               parent="SEC0_SCTL0" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL0.PRIO"              parent="SEC0_SCTL0" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL0.ERREN"             parent="SEC0_SCTL0" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL0.ES"                parent="SEC0_SCTL0" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL0.SEN"               parent="SEC0_SCTL0" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL0.FEN"               parent="SEC0_SCTL0" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL0.IEN"               parent="SEC0_SCTL0" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL1"                      read-address="0xFFCA4808" write-address="0xFFCA4808" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL1.LOCK"              parent="SEC0_SCTL1" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL1.CTG"               parent="SEC0_SCTL1" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL1.GRP"               parent="SEC0_SCTL1" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL1.PRIO"              parent="SEC0_SCTL1" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL1.ERREN"             parent="SEC0_SCTL1" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL1.ES"                parent="SEC0_SCTL1" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL1.SEN"               parent="SEC0_SCTL1" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL1.FEN"               parent="SEC0_SCTL1" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL1.IEN"               parent="SEC0_SCTL1" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL2"                      read-address="0xFFCA4810" write-address="0xFFCA4810" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL2.LOCK"              parent="SEC0_SCTL2" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL2.CTG"               parent="SEC0_SCTL2" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL2.GRP"               parent="SEC0_SCTL2" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL2.PRIO"              parent="SEC0_SCTL2" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL2.ERREN"             parent="SEC0_SCTL2" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL2.ES"                parent="SEC0_SCTL2" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL2.SEN"               parent="SEC0_SCTL2" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL2.FEN"               parent="SEC0_SCTL2" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL2.IEN"               parent="SEC0_SCTL2" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL3"                      read-address="0xFFCA4818" write-address="0xFFCA4818" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL3.LOCK"              parent="SEC0_SCTL3" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL3.CTG"               parent="SEC0_SCTL3" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL3.GRP"               parent="SEC0_SCTL3" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL3.PRIO"              parent="SEC0_SCTL3" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL3.ERREN"             parent="SEC0_SCTL3" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL3.ES"                parent="SEC0_SCTL3" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL3.SEN"               parent="SEC0_SCTL3" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL3.FEN"               parent="SEC0_SCTL3" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL3.IEN"               parent="SEC0_SCTL3" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL4"                      read-address="0xFFCA4820" write-address="0xFFCA4820" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL4.LOCK"              parent="SEC0_SCTL4" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL4.CTG"               parent="SEC0_SCTL4" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL4.GRP"               parent="SEC0_SCTL4" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL4.PRIO"              parent="SEC0_SCTL4" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL4.ERREN"             parent="SEC0_SCTL4" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL4.ES"                parent="SEC0_SCTL4" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL4.SEN"               parent="SEC0_SCTL4" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL4.FEN"               parent="SEC0_SCTL4" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL4.IEN"               parent="SEC0_SCTL4" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL5"                      read-address="0xFFCA4828" write-address="0xFFCA4828" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL5.LOCK"              parent="SEC0_SCTL5" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL5.CTG"               parent="SEC0_SCTL5" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL5.GRP"               parent="SEC0_SCTL5" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL5.PRIO"              parent="SEC0_SCTL5" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL5.ERREN"             parent="SEC0_SCTL5" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL5.ES"                parent="SEC0_SCTL5" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL5.SEN"               parent="SEC0_SCTL5" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL5.FEN"               parent="SEC0_SCTL5" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL5.IEN"               parent="SEC0_SCTL5" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL6"                      read-address="0xFFCA4830" write-address="0xFFCA4830" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL6.LOCK"              parent="SEC0_SCTL6" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL6.CTG"               parent="SEC0_SCTL6" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL6.GRP"               parent="SEC0_SCTL6" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL6.PRIO"              parent="SEC0_SCTL6" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL6.ERREN"             parent="SEC0_SCTL6" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL6.ES"                parent="SEC0_SCTL6" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL6.SEN"               parent="SEC0_SCTL6" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL6.FEN"               parent="SEC0_SCTL6" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL6.IEN"               parent="SEC0_SCTL6" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL7"                      read-address="0xFFCA4838" write-address="0xFFCA4838" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL7.LOCK"              parent="SEC0_SCTL7" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL7.CTG"               parent="SEC0_SCTL7" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL7.GRP"               parent="SEC0_SCTL7" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL7.PRIO"              parent="SEC0_SCTL7" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL7.ERREN"             parent="SEC0_SCTL7" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL7.ES"                parent="SEC0_SCTL7" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL7.SEN"               parent="SEC0_SCTL7" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL7.FEN"               parent="SEC0_SCTL7" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL7.IEN"               parent="SEC0_SCTL7" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL8"                      read-address="0xFFCA4840" write-address="0xFFCA4840" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL8.LOCK"              parent="SEC0_SCTL8" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL8.CTG"               parent="SEC0_SCTL8" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL8.GRP"               parent="SEC0_SCTL8" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL8.PRIO"              parent="SEC0_SCTL8" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL8.ERREN"             parent="SEC0_SCTL8" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL8.ES"                parent="SEC0_SCTL8" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL8.SEN"               parent="SEC0_SCTL8" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL8.FEN"               parent="SEC0_SCTL8" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL8.IEN"               parent="SEC0_SCTL8" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL9"                      read-address="0xFFCA4848" write-address="0xFFCA4848" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL9.LOCK"              parent="SEC0_SCTL9" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL9.CTG"               parent="SEC0_SCTL9" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL9.GRP"               parent="SEC0_SCTL9" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL9.PRIO"              parent="SEC0_SCTL9" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL9.ERREN"             parent="SEC0_SCTL9" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL9.ES"                parent="SEC0_SCTL9" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL9.SEN"               parent="SEC0_SCTL9" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL9.FEN"               parent="SEC0_SCTL9" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL9.IEN"               parent="SEC0_SCTL9" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL10"                     read-address="0xFFCA4850" write-address="0xFFCA4850" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL10.LOCK"             parent="SEC0_SCTL10" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL10.CTG"              parent="SEC0_SCTL10" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL10.GRP"              parent="SEC0_SCTL10" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL10.PRIO"             parent="SEC0_SCTL10" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL10.ERREN"            parent="SEC0_SCTL10" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL10.ES"               parent="SEC0_SCTL10" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL10.SEN"              parent="SEC0_SCTL10" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL10.FEN"              parent="SEC0_SCTL10" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL10.IEN"              parent="SEC0_SCTL10" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL11"                     read-address="0xFFCA4858" write-address="0xFFCA4858" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL11.LOCK"             parent="SEC0_SCTL11" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL11.CTG"              parent="SEC0_SCTL11" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL11.GRP"              parent="SEC0_SCTL11" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL11.PRIO"             parent="SEC0_SCTL11" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL11.ERREN"            parent="SEC0_SCTL11" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL11.ES"               parent="SEC0_SCTL11" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL11.SEN"              parent="SEC0_SCTL11" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL11.FEN"              parent="SEC0_SCTL11" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL11.IEN"              parent="SEC0_SCTL11" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL12"                     read-address="0xFFCA4860" write-address="0xFFCA4860" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL12.LOCK"             parent="SEC0_SCTL12" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL12.CTG"              parent="SEC0_SCTL12" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL12.GRP"              parent="SEC0_SCTL12" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL12.PRIO"             parent="SEC0_SCTL12" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL12.ERREN"            parent="SEC0_SCTL12" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL12.ES"               parent="SEC0_SCTL12" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL12.SEN"              parent="SEC0_SCTL12" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL12.FEN"              parent="SEC0_SCTL12" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL12.IEN"              parent="SEC0_SCTL12" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL13"                     read-address="0xFFCA4868" write-address="0xFFCA4868" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL13.LOCK"             parent="SEC0_SCTL13" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL13.CTG"              parent="SEC0_SCTL13" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL13.GRP"              parent="SEC0_SCTL13" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL13.PRIO"             parent="SEC0_SCTL13" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL13.ERREN"            parent="SEC0_SCTL13" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL13.ES"               parent="SEC0_SCTL13" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL13.SEN"              parent="SEC0_SCTL13" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL13.FEN"              parent="SEC0_SCTL13" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL13.IEN"              parent="SEC0_SCTL13" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL14"                     read-address="0xFFCA4870" write-address="0xFFCA4870" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL14.LOCK"             parent="SEC0_SCTL14" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL14.CTG"              parent="SEC0_SCTL14" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL14.GRP"              parent="SEC0_SCTL14" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL14.PRIO"             parent="SEC0_SCTL14" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL14.ERREN"            parent="SEC0_SCTL14" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL14.ES"               parent="SEC0_SCTL14" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL14.SEN"              parent="SEC0_SCTL14" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL14.FEN"              parent="SEC0_SCTL14" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL14.IEN"              parent="SEC0_SCTL14" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL15"                     read-address="0xFFCA4878" write-address="0xFFCA4878" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL15.LOCK"             parent="SEC0_SCTL15" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL15.CTG"              parent="SEC0_SCTL15" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL15.GRP"              parent="SEC0_SCTL15" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL15.PRIO"             parent="SEC0_SCTL15" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL15.ERREN"            parent="SEC0_SCTL15" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL15.ES"               parent="SEC0_SCTL15" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL15.SEN"              parent="SEC0_SCTL15" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL15.FEN"              parent="SEC0_SCTL15" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL15.IEN"              parent="SEC0_SCTL15" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL16"                     read-address="0xFFCA4880" write-address="0xFFCA4880" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL16.LOCK"             parent="SEC0_SCTL16" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL16.CTG"              parent="SEC0_SCTL16" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL16.GRP"              parent="SEC0_SCTL16" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL16.PRIO"             parent="SEC0_SCTL16" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL16.ERREN"            parent="SEC0_SCTL16" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL16.ES"               parent="SEC0_SCTL16" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL16.SEN"              parent="SEC0_SCTL16" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL16.FEN"              parent="SEC0_SCTL16" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL16.IEN"              parent="SEC0_SCTL16" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL17"                     read-address="0xFFCA4888" write-address="0xFFCA4888" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL17.LOCK"             parent="SEC0_SCTL17" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL17.CTG"              parent="SEC0_SCTL17" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL17.GRP"              parent="SEC0_SCTL17" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL17.PRIO"             parent="SEC0_SCTL17" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL17.ERREN"            parent="SEC0_SCTL17" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL17.ES"               parent="SEC0_SCTL17" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL17.SEN"              parent="SEC0_SCTL17" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL17.FEN"              parent="SEC0_SCTL17" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL17.IEN"              parent="SEC0_SCTL17" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL18"                     read-address="0xFFCA4890" write-address="0xFFCA4890" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL18.LOCK"             parent="SEC0_SCTL18" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL18.CTG"              parent="SEC0_SCTL18" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL18.GRP"              parent="SEC0_SCTL18" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL18.PRIO"             parent="SEC0_SCTL18" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL18.ERREN"            parent="SEC0_SCTL18" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL18.ES"               parent="SEC0_SCTL18" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL18.SEN"              parent="SEC0_SCTL18" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL18.FEN"              parent="SEC0_SCTL18" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL18.IEN"              parent="SEC0_SCTL18" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL19"                     read-address="0xFFCA4898" write-address="0xFFCA4898" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL19.LOCK"             parent="SEC0_SCTL19" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL19.CTG"              parent="SEC0_SCTL19" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL19.GRP"              parent="SEC0_SCTL19" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL19.PRIO"             parent="SEC0_SCTL19" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL19.ERREN"            parent="SEC0_SCTL19" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL19.ES"               parent="SEC0_SCTL19" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL19.SEN"              parent="SEC0_SCTL19" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL19.FEN"              parent="SEC0_SCTL19" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL19.IEN"              parent="SEC0_SCTL19" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL20"                     read-address="0xFFCA48A0" write-address="0xFFCA48A0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL20.LOCK"             parent="SEC0_SCTL20" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL20.CTG"              parent="SEC0_SCTL20" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL20.GRP"              parent="SEC0_SCTL20" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL20.PRIO"             parent="SEC0_SCTL20" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL20.ERREN"            parent="SEC0_SCTL20" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL20.ES"               parent="SEC0_SCTL20" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL20.SEN"              parent="SEC0_SCTL20" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL20.FEN"              parent="SEC0_SCTL20" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL20.IEN"              parent="SEC0_SCTL20" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL21"                     read-address="0xFFCA48A8" write-address="0xFFCA48A8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL21.LOCK"             parent="SEC0_SCTL21" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL21.CTG"              parent="SEC0_SCTL21" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL21.GRP"              parent="SEC0_SCTL21" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL21.PRIO"             parent="SEC0_SCTL21" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL21.ERREN"            parent="SEC0_SCTL21" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL21.ES"               parent="SEC0_SCTL21" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL21.SEN"              parent="SEC0_SCTL21" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL21.FEN"              parent="SEC0_SCTL21" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL21.IEN"              parent="SEC0_SCTL21" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL22"                     read-address="0xFFCA48B0" write-address="0xFFCA48B0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL22.LOCK"             parent="SEC0_SCTL22" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL22.CTG"              parent="SEC0_SCTL22" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL22.GRP"              parent="SEC0_SCTL22" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL22.PRIO"             parent="SEC0_SCTL22" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL22.ERREN"            parent="SEC0_SCTL22" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL22.ES"               parent="SEC0_SCTL22" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL22.SEN"              parent="SEC0_SCTL22" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL22.FEN"              parent="SEC0_SCTL22" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL22.IEN"              parent="SEC0_SCTL22" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL23"                     read-address="0xFFCA48B8" write-address="0xFFCA48B8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL23.LOCK"             parent="SEC0_SCTL23" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL23.CTG"              parent="SEC0_SCTL23" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL23.GRP"              parent="SEC0_SCTL23" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL23.PRIO"             parent="SEC0_SCTL23" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL23.ERREN"            parent="SEC0_SCTL23" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL23.ES"               parent="SEC0_SCTL23" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL23.SEN"              parent="SEC0_SCTL23" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL23.FEN"              parent="SEC0_SCTL23" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL23.IEN"              parent="SEC0_SCTL23" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL24"                     read-address="0xFFCA48C0" write-address="0xFFCA48C0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL24.LOCK"             parent="SEC0_SCTL24" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL24.CTG"              parent="SEC0_SCTL24" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL24.GRP"              parent="SEC0_SCTL24" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL24.PRIO"             parent="SEC0_SCTL24" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL24.ERREN"            parent="SEC0_SCTL24" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL24.ES"               parent="SEC0_SCTL24" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL24.SEN"              parent="SEC0_SCTL24" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL24.FEN"              parent="SEC0_SCTL24" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL24.IEN"              parent="SEC0_SCTL24" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL25"                     read-address="0xFFCA48C8" write-address="0xFFCA48C8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL25.LOCK"             parent="SEC0_SCTL25" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL25.CTG"              parent="SEC0_SCTL25" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL25.GRP"              parent="SEC0_SCTL25" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL25.PRIO"             parent="SEC0_SCTL25" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL25.ERREN"            parent="SEC0_SCTL25" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL25.ES"               parent="SEC0_SCTL25" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL25.SEN"              parent="SEC0_SCTL25" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL25.FEN"              parent="SEC0_SCTL25" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL25.IEN"              parent="SEC0_SCTL25" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL26"                     read-address="0xFFCA48D0" write-address="0xFFCA48D0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL26.LOCK"             parent="SEC0_SCTL26" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL26.CTG"              parent="SEC0_SCTL26" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL26.GRP"              parent="SEC0_SCTL26" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL26.PRIO"             parent="SEC0_SCTL26" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL26.ERREN"            parent="SEC0_SCTL26" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL26.ES"               parent="SEC0_SCTL26" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL26.SEN"              parent="SEC0_SCTL26" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL26.FEN"              parent="SEC0_SCTL26" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL26.IEN"              parent="SEC0_SCTL26" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL27"                     read-address="0xFFCA48D8" write-address="0xFFCA48D8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL27.LOCK"             parent="SEC0_SCTL27" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL27.CTG"              parent="SEC0_SCTL27" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL27.GRP"              parent="SEC0_SCTL27" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL27.PRIO"             parent="SEC0_SCTL27" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL27.ERREN"            parent="SEC0_SCTL27" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL27.ES"               parent="SEC0_SCTL27" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL27.SEN"              parent="SEC0_SCTL27" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL27.FEN"              parent="SEC0_SCTL27" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL27.IEN"              parent="SEC0_SCTL27" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL28"                     read-address="0xFFCA48E0" write-address="0xFFCA48E0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL28.LOCK"             parent="SEC0_SCTL28" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL28.CTG"              parent="SEC0_SCTL28" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL28.GRP"              parent="SEC0_SCTL28" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL28.PRIO"             parent="SEC0_SCTL28" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL28.ERREN"            parent="SEC0_SCTL28" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL28.ES"               parent="SEC0_SCTL28" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL28.SEN"              parent="SEC0_SCTL28" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL28.FEN"              parent="SEC0_SCTL28" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL28.IEN"              parent="SEC0_SCTL28" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL29"                     read-address="0xFFCA48E8" write-address="0xFFCA48E8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL29.LOCK"             parent="SEC0_SCTL29" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL29.CTG"              parent="SEC0_SCTL29" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL29.GRP"              parent="SEC0_SCTL29" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL29.PRIO"             parent="SEC0_SCTL29" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL29.ERREN"            parent="SEC0_SCTL29" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL29.ES"               parent="SEC0_SCTL29" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL29.SEN"              parent="SEC0_SCTL29" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL29.FEN"              parent="SEC0_SCTL29" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL29.IEN"              parent="SEC0_SCTL29" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL30"                     read-address="0xFFCA48F0" write-address="0xFFCA48F0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL30.LOCK"             parent="SEC0_SCTL30" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL30.CTG"              parent="SEC0_SCTL30" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL30.GRP"              parent="SEC0_SCTL30" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL30.PRIO"             parent="SEC0_SCTL30" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL30.ERREN"            parent="SEC0_SCTL30" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL30.ES"               parent="SEC0_SCTL30" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL30.SEN"              parent="SEC0_SCTL30" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL30.FEN"              parent="SEC0_SCTL30" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL30.IEN"              parent="SEC0_SCTL30" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL31"                     read-address="0xFFCA48F8" write-address="0xFFCA48F8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL31.LOCK"             parent="SEC0_SCTL31" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL31.CTG"              parent="SEC0_SCTL31" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL31.GRP"              parent="SEC0_SCTL31" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL31.PRIO"             parent="SEC0_SCTL31" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL31.ERREN"            parent="SEC0_SCTL31" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL31.ES"               parent="SEC0_SCTL31" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL31.SEN"              parent="SEC0_SCTL31" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL31.FEN"              parent="SEC0_SCTL31" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL31.IEN"              parent="SEC0_SCTL31" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL32"                     read-address="0xFFCA4900" write-address="0xFFCA4900" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL32.LOCK"             parent="SEC0_SCTL32" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL32.CTG"              parent="SEC0_SCTL32" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL32.GRP"              parent="SEC0_SCTL32" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL32.PRIO"             parent="SEC0_SCTL32" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL32.ERREN"            parent="SEC0_SCTL32" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL32.ES"               parent="SEC0_SCTL32" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL32.SEN"              parent="SEC0_SCTL32" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL32.FEN"              parent="SEC0_SCTL32" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL32.IEN"              parent="SEC0_SCTL32" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL33"                     read-address="0xFFCA4908" write-address="0xFFCA4908" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL33.LOCK"             parent="SEC0_SCTL33" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL33.CTG"              parent="SEC0_SCTL33" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL33.GRP"              parent="SEC0_SCTL33" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL33.PRIO"             parent="SEC0_SCTL33" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL33.ERREN"            parent="SEC0_SCTL33" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL33.ES"               parent="SEC0_SCTL33" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL33.SEN"              parent="SEC0_SCTL33" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL33.FEN"              parent="SEC0_SCTL33" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL33.IEN"              parent="SEC0_SCTL33" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL34"                     read-address="0xFFCA4910" write-address="0xFFCA4910" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL34.LOCK"             parent="SEC0_SCTL34" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL34.CTG"              parent="SEC0_SCTL34" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL34.GRP"              parent="SEC0_SCTL34" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL34.PRIO"             parent="SEC0_SCTL34" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL34.ERREN"            parent="SEC0_SCTL34" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL34.ES"               parent="SEC0_SCTL34" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL34.SEN"              parent="SEC0_SCTL34" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL34.FEN"              parent="SEC0_SCTL34" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL34.IEN"              parent="SEC0_SCTL34" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL35"                     read-address="0xFFCA4918" write-address="0xFFCA4918" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL35.LOCK"             parent="SEC0_SCTL35" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL35.CTG"              parent="SEC0_SCTL35" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL35.GRP"              parent="SEC0_SCTL35" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL35.PRIO"             parent="SEC0_SCTL35" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL35.ERREN"            parent="SEC0_SCTL35" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL35.ES"               parent="SEC0_SCTL35" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL35.SEN"              parent="SEC0_SCTL35" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL35.FEN"              parent="SEC0_SCTL35" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL35.IEN"              parent="SEC0_SCTL35" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL36"                     read-address="0xFFCA4920" write-address="0xFFCA4920" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL36.LOCK"             parent="SEC0_SCTL36" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL36.CTG"              parent="SEC0_SCTL36" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL36.GRP"              parent="SEC0_SCTL36" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL36.PRIO"             parent="SEC0_SCTL36" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL36.ERREN"            parent="SEC0_SCTL36" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL36.ES"               parent="SEC0_SCTL36" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL36.SEN"              parent="SEC0_SCTL36" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL36.FEN"              parent="SEC0_SCTL36" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL36.IEN"              parent="SEC0_SCTL36" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL37"                     read-address="0xFFCA4928" write-address="0xFFCA4928" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL37.LOCK"             parent="SEC0_SCTL37" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL37.CTG"              parent="SEC0_SCTL37" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL37.GRP"              parent="SEC0_SCTL37" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL37.PRIO"             parent="SEC0_SCTL37" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL37.ERREN"            parent="SEC0_SCTL37" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL37.ES"               parent="SEC0_SCTL37" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL37.SEN"              parent="SEC0_SCTL37" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL37.FEN"              parent="SEC0_SCTL37" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL37.IEN"              parent="SEC0_SCTL37" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL38"                     read-address="0xFFCA4930" write-address="0xFFCA4930" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL38.LOCK"             parent="SEC0_SCTL38" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL38.CTG"              parent="SEC0_SCTL38" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL38.GRP"              parent="SEC0_SCTL38" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL38.PRIO"             parent="SEC0_SCTL38" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL38.ERREN"            parent="SEC0_SCTL38" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL38.ES"               parent="SEC0_SCTL38" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL38.SEN"              parent="SEC0_SCTL38" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL38.FEN"              parent="SEC0_SCTL38" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL38.IEN"              parent="SEC0_SCTL38" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL39"                     read-address="0xFFCA4938" write-address="0xFFCA4938" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL39.LOCK"             parent="SEC0_SCTL39" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL39.CTG"              parent="SEC0_SCTL39" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL39.GRP"              parent="SEC0_SCTL39" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL39.PRIO"             parent="SEC0_SCTL39" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL39.ERREN"            parent="SEC0_SCTL39" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL39.ES"               parent="SEC0_SCTL39" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL39.SEN"              parent="SEC0_SCTL39" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL39.FEN"              parent="SEC0_SCTL39" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL39.IEN"              parent="SEC0_SCTL39" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL40"                     read-address="0xFFCA4940" write-address="0xFFCA4940" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL40.LOCK"             parent="SEC0_SCTL40" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL40.CTG"              parent="SEC0_SCTL40" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL40.GRP"              parent="SEC0_SCTL40" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL40.PRIO"             parent="SEC0_SCTL40" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL40.ERREN"            parent="SEC0_SCTL40" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL40.ES"               parent="SEC0_SCTL40" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL40.SEN"              parent="SEC0_SCTL40" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL40.FEN"              parent="SEC0_SCTL40" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL40.IEN"              parent="SEC0_SCTL40" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL41"                     read-address="0xFFCA4948" write-address="0xFFCA4948" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL41.LOCK"             parent="SEC0_SCTL41" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL41.CTG"              parent="SEC0_SCTL41" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL41.GRP"              parent="SEC0_SCTL41" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL41.PRIO"             parent="SEC0_SCTL41" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL41.ERREN"            parent="SEC0_SCTL41" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL41.ES"               parent="SEC0_SCTL41" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL41.SEN"              parent="SEC0_SCTL41" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL41.FEN"              parent="SEC0_SCTL41" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL41.IEN"              parent="SEC0_SCTL41" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL42"                     read-address="0xFFCA4950" write-address="0xFFCA4950" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL42.LOCK"             parent="SEC0_SCTL42" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL42.CTG"              parent="SEC0_SCTL42" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL42.GRP"              parent="SEC0_SCTL42" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL42.PRIO"             parent="SEC0_SCTL42" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL42.ERREN"            parent="SEC0_SCTL42" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL42.ES"               parent="SEC0_SCTL42" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL42.SEN"              parent="SEC0_SCTL42" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL42.FEN"              parent="SEC0_SCTL42" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL42.IEN"              parent="SEC0_SCTL42" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL43"                     read-address="0xFFCA4958" write-address="0xFFCA4958" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL43.LOCK"             parent="SEC0_SCTL43" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL43.CTG"              parent="SEC0_SCTL43" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL43.GRP"              parent="SEC0_SCTL43" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL43.PRIO"             parent="SEC0_SCTL43" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL43.ERREN"            parent="SEC0_SCTL43" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL43.ES"               parent="SEC0_SCTL43" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL43.SEN"              parent="SEC0_SCTL43" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL43.FEN"              parent="SEC0_SCTL43" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL43.IEN"              parent="SEC0_SCTL43" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL44"                     read-address="0xFFCA4960" write-address="0xFFCA4960" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL44.LOCK"             parent="SEC0_SCTL44" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL44.CTG"              parent="SEC0_SCTL44" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL44.GRP"              parent="SEC0_SCTL44" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL44.PRIO"             parent="SEC0_SCTL44" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL44.ERREN"            parent="SEC0_SCTL44" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL44.ES"               parent="SEC0_SCTL44" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL44.SEN"              parent="SEC0_SCTL44" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL44.FEN"              parent="SEC0_SCTL44" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL44.IEN"              parent="SEC0_SCTL44" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL45"                     read-address="0xFFCA4968" write-address="0xFFCA4968" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL45.LOCK"             parent="SEC0_SCTL45" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL45.CTG"              parent="SEC0_SCTL45" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL45.GRP"              parent="SEC0_SCTL45" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL45.PRIO"             parent="SEC0_SCTL45" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL45.ERREN"            parent="SEC0_SCTL45" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL45.ES"               parent="SEC0_SCTL45" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL45.SEN"              parent="SEC0_SCTL45" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL45.FEN"              parent="SEC0_SCTL45" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL45.IEN"              parent="SEC0_SCTL45" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL46"                     read-address="0xFFCA4970" write-address="0xFFCA4970" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL46.LOCK"             parent="SEC0_SCTL46" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL46.CTG"              parent="SEC0_SCTL46" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL46.GRP"              parent="SEC0_SCTL46" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL46.PRIO"             parent="SEC0_SCTL46" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL46.ERREN"            parent="SEC0_SCTL46" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL46.ES"               parent="SEC0_SCTL46" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL46.SEN"              parent="SEC0_SCTL46" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL46.FEN"              parent="SEC0_SCTL46" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL46.IEN"              parent="SEC0_SCTL46" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL47"                     read-address="0xFFCA4978" write-address="0xFFCA4978" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL47.LOCK"             parent="SEC0_SCTL47" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL47.CTG"              parent="SEC0_SCTL47" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL47.GRP"              parent="SEC0_SCTL47" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL47.PRIO"             parent="SEC0_SCTL47" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL47.ERREN"            parent="SEC0_SCTL47" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL47.ES"               parent="SEC0_SCTL47" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL47.SEN"              parent="SEC0_SCTL47" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL47.FEN"              parent="SEC0_SCTL47" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL47.IEN"              parent="SEC0_SCTL47" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL48"                     read-address="0xFFCA4980" write-address="0xFFCA4980" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL48.LOCK"             parent="SEC0_SCTL48" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL48.CTG"              parent="SEC0_SCTL48" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL48.GRP"              parent="SEC0_SCTL48" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL48.PRIO"             parent="SEC0_SCTL48" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL48.ERREN"            parent="SEC0_SCTL48" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL48.ES"               parent="SEC0_SCTL48" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL48.SEN"              parent="SEC0_SCTL48" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL48.FEN"              parent="SEC0_SCTL48" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL48.IEN"              parent="SEC0_SCTL48" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL49"                     read-address="0xFFCA4988" write-address="0xFFCA4988" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL49.LOCK"             parent="SEC0_SCTL49" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL49.CTG"              parent="SEC0_SCTL49" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL49.GRP"              parent="SEC0_SCTL49" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL49.PRIO"             parent="SEC0_SCTL49" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL49.ERREN"            parent="SEC0_SCTL49" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL49.ES"               parent="SEC0_SCTL49" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL49.SEN"              parent="SEC0_SCTL49" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL49.FEN"              parent="SEC0_SCTL49" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL49.IEN"              parent="SEC0_SCTL49" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL50"                     read-address="0xFFCA4990" write-address="0xFFCA4990" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL50.LOCK"             parent="SEC0_SCTL50" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL50.CTG"              parent="SEC0_SCTL50" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL50.GRP"              parent="SEC0_SCTL50" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL50.PRIO"             parent="SEC0_SCTL50" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL50.ERREN"            parent="SEC0_SCTL50" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL50.ES"               parent="SEC0_SCTL50" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL50.SEN"              parent="SEC0_SCTL50" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL50.FEN"              parent="SEC0_SCTL50" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL50.IEN"              parent="SEC0_SCTL50" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL51"                     read-address="0xFFCA4998" write-address="0xFFCA4998" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL51.LOCK"             parent="SEC0_SCTL51" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL51.CTG"              parent="SEC0_SCTL51" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL51.GRP"              parent="SEC0_SCTL51" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL51.PRIO"             parent="SEC0_SCTL51" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL51.ERREN"            parent="SEC0_SCTL51" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL51.ES"               parent="SEC0_SCTL51" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL51.SEN"              parent="SEC0_SCTL51" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL51.FEN"              parent="SEC0_SCTL51" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL51.IEN"              parent="SEC0_SCTL51" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL52"                     read-address="0xFFCA49A0" write-address="0xFFCA49A0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL52.LOCK"             parent="SEC0_SCTL52" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL52.CTG"              parent="SEC0_SCTL52" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL52.GRP"              parent="SEC0_SCTL52" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL52.PRIO"             parent="SEC0_SCTL52" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL52.ERREN"            parent="SEC0_SCTL52" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL52.ES"               parent="SEC0_SCTL52" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL52.SEN"              parent="SEC0_SCTL52" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL52.FEN"              parent="SEC0_SCTL52" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL52.IEN"              parent="SEC0_SCTL52" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL53"                     read-address="0xFFCA49A8" write-address="0xFFCA49A8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL53.LOCK"             parent="SEC0_SCTL53" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL53.CTG"              parent="SEC0_SCTL53" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL53.GRP"              parent="SEC0_SCTL53" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL53.PRIO"             parent="SEC0_SCTL53" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL53.ERREN"            parent="SEC0_SCTL53" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL53.ES"               parent="SEC0_SCTL53" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL53.SEN"              parent="SEC0_SCTL53" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL53.FEN"              parent="SEC0_SCTL53" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL53.IEN"              parent="SEC0_SCTL53" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL54"                     read-address="0xFFCA49B0" write-address="0xFFCA49B0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL54.LOCK"             parent="SEC0_SCTL54" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL54.CTG"              parent="SEC0_SCTL54" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL54.GRP"              parent="SEC0_SCTL54" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL54.PRIO"             parent="SEC0_SCTL54" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL54.ERREN"            parent="SEC0_SCTL54" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL54.ES"               parent="SEC0_SCTL54" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL54.SEN"              parent="SEC0_SCTL54" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL54.FEN"              parent="SEC0_SCTL54" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL54.IEN"              parent="SEC0_SCTL54" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL55"                     read-address="0xFFCA49B8" write-address="0xFFCA49B8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL55.LOCK"             parent="SEC0_SCTL55" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL55.CTG"              parent="SEC0_SCTL55" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL55.GRP"              parent="SEC0_SCTL55" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL55.PRIO"             parent="SEC0_SCTL55" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL55.ERREN"            parent="SEC0_SCTL55" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL55.ES"               parent="SEC0_SCTL55" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL55.SEN"              parent="SEC0_SCTL55" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL55.FEN"              parent="SEC0_SCTL55" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL55.IEN"              parent="SEC0_SCTL55" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL56"                     read-address="0xFFCA49C0" write-address="0xFFCA49C0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL56.LOCK"             parent="SEC0_SCTL56" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL56.CTG"              parent="SEC0_SCTL56" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL56.GRP"              parent="SEC0_SCTL56" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL56.PRIO"             parent="SEC0_SCTL56" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL56.ERREN"            parent="SEC0_SCTL56" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL56.ES"               parent="SEC0_SCTL56" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL56.SEN"              parent="SEC0_SCTL56" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL56.FEN"              parent="SEC0_SCTL56" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL56.IEN"              parent="SEC0_SCTL56" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL57"                     read-address="0xFFCA49C8" write-address="0xFFCA49C8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL57.LOCK"             parent="SEC0_SCTL57" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL57.CTG"              parent="SEC0_SCTL57" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL57.GRP"              parent="SEC0_SCTL57" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL57.PRIO"             parent="SEC0_SCTL57" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL57.ERREN"            parent="SEC0_SCTL57" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL57.ES"               parent="SEC0_SCTL57" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL57.SEN"              parent="SEC0_SCTL57" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL57.FEN"              parent="SEC0_SCTL57" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL57.IEN"              parent="SEC0_SCTL57" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL58"                     read-address="0xFFCA49D0" write-address="0xFFCA49D0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL58.LOCK"             parent="SEC0_SCTL58" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL58.CTG"              parent="SEC0_SCTL58" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL58.GRP"              parent="SEC0_SCTL58" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL58.PRIO"             parent="SEC0_SCTL58" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL58.ERREN"            parent="SEC0_SCTL58" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL58.ES"               parent="SEC0_SCTL58" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL58.SEN"              parent="SEC0_SCTL58" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL58.FEN"              parent="SEC0_SCTL58" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL58.IEN"              parent="SEC0_SCTL58" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL59"                     read-address="0xFFCA49D8" write-address="0xFFCA49D8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL59.LOCK"             parent="SEC0_SCTL59" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL59.CTG"              parent="SEC0_SCTL59" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL59.GRP"              parent="SEC0_SCTL59" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL59.PRIO"             parent="SEC0_SCTL59" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL59.ERREN"            parent="SEC0_SCTL59" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL59.ES"               parent="SEC0_SCTL59" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL59.SEN"              parent="SEC0_SCTL59" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL59.FEN"              parent="SEC0_SCTL59" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL59.IEN"              parent="SEC0_SCTL59" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL60"                     read-address="0xFFCA49E0" write-address="0xFFCA49E0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL60.LOCK"             parent="SEC0_SCTL60" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL60.CTG"              parent="SEC0_SCTL60" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL60.GRP"              parent="SEC0_SCTL60" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL60.PRIO"             parent="SEC0_SCTL60" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL60.ERREN"            parent="SEC0_SCTL60" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL60.ES"               parent="SEC0_SCTL60" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL60.SEN"              parent="SEC0_SCTL60" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL60.FEN"              parent="SEC0_SCTL60" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL60.IEN"              parent="SEC0_SCTL60" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL61"                     read-address="0xFFCA49E8" write-address="0xFFCA49E8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL61.LOCK"             parent="SEC0_SCTL61" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL61.CTG"              parent="SEC0_SCTL61" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL61.GRP"              parent="SEC0_SCTL61" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL61.PRIO"             parent="SEC0_SCTL61" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL61.ERREN"            parent="SEC0_SCTL61" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL61.ES"               parent="SEC0_SCTL61" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL61.SEN"              parent="SEC0_SCTL61" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL61.FEN"              parent="SEC0_SCTL61" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL61.IEN"              parent="SEC0_SCTL61" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL62"                     read-address="0xFFCA49F0" write-address="0xFFCA49F0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL62.LOCK"             parent="SEC0_SCTL62" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL62.CTG"              parent="SEC0_SCTL62" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL62.GRP"              parent="SEC0_SCTL62" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL62.PRIO"             parent="SEC0_SCTL62" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL62.ERREN"            parent="SEC0_SCTL62" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL62.ES"               parent="SEC0_SCTL62" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL62.SEN"              parent="SEC0_SCTL62" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL62.FEN"              parent="SEC0_SCTL62" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL62.IEN"              parent="SEC0_SCTL62" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL63"                     read-address="0xFFCA49F8" write-address="0xFFCA49F8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL63.LOCK"             parent="SEC0_SCTL63" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL63.CTG"              parent="SEC0_SCTL63" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL63.GRP"              parent="SEC0_SCTL63" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL63.PRIO"             parent="SEC0_SCTL63" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL63.ERREN"            parent="SEC0_SCTL63" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL63.ES"               parent="SEC0_SCTL63" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL63.SEN"              parent="SEC0_SCTL63" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL63.FEN"              parent="SEC0_SCTL63" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL63.IEN"              parent="SEC0_SCTL63" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL64"                     read-address="0xFFCA4A00" write-address="0xFFCA4A00" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL64.LOCK"             parent="SEC0_SCTL64" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL64.CTG"              parent="SEC0_SCTL64" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL64.GRP"              parent="SEC0_SCTL64" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL64.PRIO"             parent="SEC0_SCTL64" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL64.ERREN"            parent="SEC0_SCTL64" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL64.ES"               parent="SEC0_SCTL64" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL64.SEN"              parent="SEC0_SCTL64" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL64.FEN"              parent="SEC0_SCTL64" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL64.IEN"              parent="SEC0_SCTL64" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL65"                     read-address="0xFFCA4A08" write-address="0xFFCA4A08" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL65.LOCK"             parent="SEC0_SCTL65" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL65.CTG"              parent="SEC0_SCTL65" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL65.GRP"              parent="SEC0_SCTL65" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL65.PRIO"             parent="SEC0_SCTL65" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL65.ERREN"            parent="SEC0_SCTL65" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL65.ES"               parent="SEC0_SCTL65" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL65.SEN"              parent="SEC0_SCTL65" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL65.FEN"              parent="SEC0_SCTL65" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL65.IEN"              parent="SEC0_SCTL65" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL66"                     read-address="0xFFCA4A10" write-address="0xFFCA4A10" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL66.LOCK"             parent="SEC0_SCTL66" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL66.CTG"              parent="SEC0_SCTL66" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL66.GRP"              parent="SEC0_SCTL66" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL66.PRIO"             parent="SEC0_SCTL66" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL66.ERREN"            parent="SEC0_SCTL66" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL66.ES"               parent="SEC0_SCTL66" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL66.SEN"              parent="SEC0_SCTL66" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL66.FEN"              parent="SEC0_SCTL66" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL66.IEN"              parent="SEC0_SCTL66" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL67"                     read-address="0xFFCA4A18" write-address="0xFFCA4A18" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL67.LOCK"             parent="SEC0_SCTL67" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL67.CTG"              parent="SEC0_SCTL67" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL67.GRP"              parent="SEC0_SCTL67" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL67.PRIO"             parent="SEC0_SCTL67" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL67.ERREN"            parent="SEC0_SCTL67" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL67.ES"               parent="SEC0_SCTL67" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL67.SEN"              parent="SEC0_SCTL67" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL67.FEN"              parent="SEC0_SCTL67" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL67.IEN"              parent="SEC0_SCTL67" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL68"                     read-address="0xFFCA4A20" write-address="0xFFCA4A20" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL68.LOCK"             parent="SEC0_SCTL68" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL68.CTG"              parent="SEC0_SCTL68" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL68.GRP"              parent="SEC0_SCTL68" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL68.PRIO"             parent="SEC0_SCTL68" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL68.ERREN"            parent="SEC0_SCTL68" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL68.ES"               parent="SEC0_SCTL68" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL68.SEN"              parent="SEC0_SCTL68" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL68.FEN"              parent="SEC0_SCTL68" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL68.IEN"              parent="SEC0_SCTL68" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL69"                     read-address="0xFFCA4A28" write-address="0xFFCA4A28" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL69.LOCK"             parent="SEC0_SCTL69" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL69.CTG"              parent="SEC0_SCTL69" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL69.GRP"              parent="SEC0_SCTL69" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL69.PRIO"             parent="SEC0_SCTL69" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL69.ERREN"            parent="SEC0_SCTL69" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL69.ES"               parent="SEC0_SCTL69" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL69.SEN"              parent="SEC0_SCTL69" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL69.FEN"              parent="SEC0_SCTL69" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL69.IEN"              parent="SEC0_SCTL69" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL70"                     read-address="0xFFCA4A30" write-address="0xFFCA4A30" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL70.LOCK"             parent="SEC0_SCTL70" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL70.CTG"              parent="SEC0_SCTL70" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL70.GRP"              parent="SEC0_SCTL70" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL70.PRIO"             parent="SEC0_SCTL70" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL70.ERREN"            parent="SEC0_SCTL70" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL70.ES"               parent="SEC0_SCTL70" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL70.SEN"              parent="SEC0_SCTL70" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL70.FEN"              parent="SEC0_SCTL70" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL70.IEN"              parent="SEC0_SCTL70" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL71"                     read-address="0xFFCA4A38" write-address="0xFFCA4A38" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL71.LOCK"             parent="SEC0_SCTL71" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL71.CTG"              parent="SEC0_SCTL71" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL71.GRP"              parent="SEC0_SCTL71" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL71.PRIO"             parent="SEC0_SCTL71" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL71.ERREN"            parent="SEC0_SCTL71" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL71.ES"               parent="SEC0_SCTL71" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL71.SEN"              parent="SEC0_SCTL71" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL71.FEN"              parent="SEC0_SCTL71" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL71.IEN"              parent="SEC0_SCTL71" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL72"                     read-address="0xFFCA4A40" write-address="0xFFCA4A40" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL72.LOCK"             parent="SEC0_SCTL72" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL72.CTG"              parent="SEC0_SCTL72" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL72.GRP"              parent="SEC0_SCTL72" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL72.PRIO"             parent="SEC0_SCTL72" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL72.ERREN"            parent="SEC0_SCTL72" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL72.ES"               parent="SEC0_SCTL72" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL72.SEN"              parent="SEC0_SCTL72" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL72.FEN"              parent="SEC0_SCTL72" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL72.IEN"              parent="SEC0_SCTL72" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL73"                     read-address="0xFFCA4A48" write-address="0xFFCA4A48" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL73.LOCK"             parent="SEC0_SCTL73" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL73.CTG"              parent="SEC0_SCTL73" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL73.GRP"              parent="SEC0_SCTL73" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL73.PRIO"             parent="SEC0_SCTL73" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL73.ERREN"            parent="SEC0_SCTL73" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL73.ES"               parent="SEC0_SCTL73" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL73.SEN"              parent="SEC0_SCTL73" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL73.FEN"              parent="SEC0_SCTL73" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL73.IEN"              parent="SEC0_SCTL73" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL74"                     read-address="0xFFCA4A50" write-address="0xFFCA4A50" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL74.LOCK"             parent="SEC0_SCTL74" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL74.CTG"              parent="SEC0_SCTL74" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL74.GRP"              parent="SEC0_SCTL74" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL74.PRIO"             parent="SEC0_SCTL74" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL74.ERREN"            parent="SEC0_SCTL74" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL74.ES"               parent="SEC0_SCTL74" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL74.SEN"              parent="SEC0_SCTL74" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL74.FEN"              parent="SEC0_SCTL74" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL74.IEN"              parent="SEC0_SCTL74" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL75"                     read-address="0xFFCA4A58" write-address="0xFFCA4A58" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL75.LOCK"             parent="SEC0_SCTL75" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL75.CTG"              parent="SEC0_SCTL75" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL75.GRP"              parent="SEC0_SCTL75" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL75.PRIO"             parent="SEC0_SCTL75" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL75.ERREN"            parent="SEC0_SCTL75" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL75.ES"               parent="SEC0_SCTL75" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL75.SEN"              parent="SEC0_SCTL75" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL75.FEN"              parent="SEC0_SCTL75" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL75.IEN"              parent="SEC0_SCTL75" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL76"                     read-address="0xFFCA4A60" write-address="0xFFCA4A60" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL76.LOCK"             parent="SEC0_SCTL76" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL76.CTG"              parent="SEC0_SCTL76" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL76.GRP"              parent="SEC0_SCTL76" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL76.PRIO"             parent="SEC0_SCTL76" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL76.ERREN"            parent="SEC0_SCTL76" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL76.ES"               parent="SEC0_SCTL76" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL76.SEN"              parent="SEC0_SCTL76" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL76.FEN"              parent="SEC0_SCTL76" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL76.IEN"              parent="SEC0_SCTL76" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL77"                     read-address="0xFFCA4A68" write-address="0xFFCA4A68" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL77.LOCK"             parent="SEC0_SCTL77" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL77.CTG"              parent="SEC0_SCTL77" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL77.GRP"              parent="SEC0_SCTL77" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL77.PRIO"             parent="SEC0_SCTL77" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL77.ERREN"            parent="SEC0_SCTL77" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL77.ES"               parent="SEC0_SCTL77" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL77.SEN"              parent="SEC0_SCTL77" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL77.FEN"              parent="SEC0_SCTL77" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL77.IEN"              parent="SEC0_SCTL77" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL78"                     read-address="0xFFCA4A70" write-address="0xFFCA4A70" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL78.LOCK"             parent="SEC0_SCTL78" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL78.CTG"              parent="SEC0_SCTL78" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL78.GRP"              parent="SEC0_SCTL78" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL78.PRIO"             parent="SEC0_SCTL78" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL78.ERREN"            parent="SEC0_SCTL78" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL78.ES"               parent="SEC0_SCTL78" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL78.SEN"              parent="SEC0_SCTL78" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL78.FEN"              parent="SEC0_SCTL78" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL78.IEN"              parent="SEC0_SCTL78" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL79"                     read-address="0xFFCA4A78" write-address="0xFFCA4A78" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL79.LOCK"             parent="SEC0_SCTL79" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL79.CTG"              parent="SEC0_SCTL79" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL79.GRP"              parent="SEC0_SCTL79" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL79.PRIO"             parent="SEC0_SCTL79" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL79.ERREN"            parent="SEC0_SCTL79" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL79.ES"               parent="SEC0_SCTL79" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL79.SEN"              parent="SEC0_SCTL79" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL79.FEN"              parent="SEC0_SCTL79" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL79.IEN"              parent="SEC0_SCTL79" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL80"                     read-address="0xFFCA4A80" write-address="0xFFCA4A80" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL80.LOCK"             parent="SEC0_SCTL80" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL80.CTG"              parent="SEC0_SCTL80" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL80.GRP"              parent="SEC0_SCTL80" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL80.PRIO"             parent="SEC0_SCTL80" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL80.ERREN"            parent="SEC0_SCTL80" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL80.ES"               parent="SEC0_SCTL80" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL80.SEN"              parent="SEC0_SCTL80" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL80.FEN"              parent="SEC0_SCTL80" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL80.IEN"              parent="SEC0_SCTL80" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL81"                     read-address="0xFFCA4A88" write-address="0xFFCA4A88" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL81.LOCK"             parent="SEC0_SCTL81" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL81.CTG"              parent="SEC0_SCTL81" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL81.GRP"              parent="SEC0_SCTL81" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL81.PRIO"             parent="SEC0_SCTL81" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL81.ERREN"            parent="SEC0_SCTL81" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL81.ES"               parent="SEC0_SCTL81" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL81.SEN"              parent="SEC0_SCTL81" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL81.FEN"              parent="SEC0_SCTL81" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL81.IEN"              parent="SEC0_SCTL81" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL82"                     read-address="0xFFCA4A90" write-address="0xFFCA4A90" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL82.LOCK"             parent="SEC0_SCTL82" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL82.CTG"              parent="SEC0_SCTL82" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL82.GRP"              parent="SEC0_SCTL82" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL82.PRIO"             parent="SEC0_SCTL82" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL82.ERREN"            parent="SEC0_SCTL82" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL82.ES"               parent="SEC0_SCTL82" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL82.SEN"              parent="SEC0_SCTL82" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL82.FEN"              parent="SEC0_SCTL82" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL82.IEN"              parent="SEC0_SCTL82" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL83"                     read-address="0xFFCA4A98" write-address="0xFFCA4A98" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL83.LOCK"             parent="SEC0_SCTL83" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL83.CTG"              parent="SEC0_SCTL83" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL83.GRP"              parent="SEC0_SCTL83" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL83.PRIO"             parent="SEC0_SCTL83" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL83.ERREN"            parent="SEC0_SCTL83" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL83.ES"               parent="SEC0_SCTL83" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL83.SEN"              parent="SEC0_SCTL83" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL83.FEN"              parent="SEC0_SCTL83" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL83.IEN"              parent="SEC0_SCTL83" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL84"                     read-address="0xFFCA4AA0" write-address="0xFFCA4AA0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL84.LOCK"             parent="SEC0_SCTL84" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL84.CTG"              parent="SEC0_SCTL84" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL84.GRP"              parent="SEC0_SCTL84" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL84.PRIO"             parent="SEC0_SCTL84" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL84.ERREN"            parent="SEC0_SCTL84" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL84.ES"               parent="SEC0_SCTL84" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL84.SEN"              parent="SEC0_SCTL84" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL84.FEN"              parent="SEC0_SCTL84" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL84.IEN"              parent="SEC0_SCTL84" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL85"                     read-address="0xFFCA4AA8" write-address="0xFFCA4AA8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL85.LOCK"             parent="SEC0_SCTL85" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL85.CTG"              parent="SEC0_SCTL85" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL85.GRP"              parent="SEC0_SCTL85" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL85.PRIO"             parent="SEC0_SCTL85" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL85.ERREN"            parent="SEC0_SCTL85" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL85.ES"               parent="SEC0_SCTL85" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL85.SEN"              parent="SEC0_SCTL85" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL85.FEN"              parent="SEC0_SCTL85" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL85.IEN"              parent="SEC0_SCTL85" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL86"                     read-address="0xFFCA4AB0" write-address="0xFFCA4AB0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL86.LOCK"             parent="SEC0_SCTL86" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL86.CTG"              parent="SEC0_SCTL86" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL86.GRP"              parent="SEC0_SCTL86" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL86.PRIO"             parent="SEC0_SCTL86" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL86.ERREN"            parent="SEC0_SCTL86" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL86.ES"               parent="SEC0_SCTL86" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL86.SEN"              parent="SEC0_SCTL86" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL86.FEN"              parent="SEC0_SCTL86" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL86.IEN"              parent="SEC0_SCTL86" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL87"                     read-address="0xFFCA4AB8" write-address="0xFFCA4AB8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL87.LOCK"             parent="SEC0_SCTL87" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL87.CTG"              parent="SEC0_SCTL87" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL87.GRP"              parent="SEC0_SCTL87" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL87.PRIO"             parent="SEC0_SCTL87" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL87.ERREN"            parent="SEC0_SCTL87" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL87.ES"               parent="SEC0_SCTL87" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL87.SEN"              parent="SEC0_SCTL87" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL87.FEN"              parent="SEC0_SCTL87" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL87.IEN"              parent="SEC0_SCTL87" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL88"                     read-address="0xFFCA4AC0" write-address="0xFFCA4AC0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL88.LOCK"             parent="SEC0_SCTL88" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL88.CTG"              parent="SEC0_SCTL88" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL88.GRP"              parent="SEC0_SCTL88" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL88.PRIO"             parent="SEC0_SCTL88" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL88.ERREN"            parent="SEC0_SCTL88" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL88.ES"               parent="SEC0_SCTL88" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL88.SEN"              parent="SEC0_SCTL88" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL88.FEN"              parent="SEC0_SCTL88" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL88.IEN"              parent="SEC0_SCTL88" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL89"                     read-address="0xFFCA4AC8" write-address="0xFFCA4AC8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL89.LOCK"             parent="SEC0_SCTL89" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL89.CTG"              parent="SEC0_SCTL89" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL89.GRP"              parent="SEC0_SCTL89" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL89.PRIO"             parent="SEC0_SCTL89" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL89.ERREN"            parent="SEC0_SCTL89" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL89.ES"               parent="SEC0_SCTL89" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL89.SEN"              parent="SEC0_SCTL89" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL89.FEN"              parent="SEC0_SCTL89" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL89.IEN"              parent="SEC0_SCTL89" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL90"                     read-address="0xFFCA4AD0" write-address="0xFFCA4AD0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL90.LOCK"             parent="SEC0_SCTL90" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL90.CTG"              parent="SEC0_SCTL90" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL90.GRP"              parent="SEC0_SCTL90" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL90.PRIO"             parent="SEC0_SCTL90" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL90.ERREN"            parent="SEC0_SCTL90" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL90.ES"               parent="SEC0_SCTL90" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL90.SEN"              parent="SEC0_SCTL90" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL90.FEN"              parent="SEC0_SCTL90" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL90.IEN"              parent="SEC0_SCTL90" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL91"                     read-address="0xFFCA4AD8" write-address="0xFFCA4AD8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL91.LOCK"             parent="SEC0_SCTL91" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL91.CTG"              parent="SEC0_SCTL91" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL91.GRP"              parent="SEC0_SCTL91" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL91.PRIO"             parent="SEC0_SCTL91" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL91.ERREN"            parent="SEC0_SCTL91" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL91.ES"               parent="SEC0_SCTL91" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL91.SEN"              parent="SEC0_SCTL91" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL91.FEN"              parent="SEC0_SCTL91" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL91.IEN"              parent="SEC0_SCTL91" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL92"                     read-address="0xFFCA4AE0" write-address="0xFFCA4AE0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL92.LOCK"             parent="SEC0_SCTL92" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL92.CTG"              parent="SEC0_SCTL92" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL92.GRP"              parent="SEC0_SCTL92" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL92.PRIO"             parent="SEC0_SCTL92" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL92.ERREN"            parent="SEC0_SCTL92" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL92.ES"               parent="SEC0_SCTL92" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL92.SEN"              parent="SEC0_SCTL92" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL92.FEN"              parent="SEC0_SCTL92" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL92.IEN"              parent="SEC0_SCTL92" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL93"                     read-address="0xFFCA4AE8" write-address="0xFFCA4AE8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL93.LOCK"             parent="SEC0_SCTL93" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL93.CTG"              parent="SEC0_SCTL93" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL93.GRP"              parent="SEC0_SCTL93" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL93.PRIO"             parent="SEC0_SCTL93" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL93.ERREN"            parent="SEC0_SCTL93" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL93.ES"               parent="SEC0_SCTL93" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL93.SEN"              parent="SEC0_SCTL93" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL93.FEN"              parent="SEC0_SCTL93" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL93.IEN"              parent="SEC0_SCTL93" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL94"                     read-address="0xFFCA4AF0" write-address="0xFFCA4AF0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL94.LOCK"             parent="SEC0_SCTL94" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL94.CTG"              parent="SEC0_SCTL94" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL94.GRP"              parent="SEC0_SCTL94" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL94.PRIO"             parent="SEC0_SCTL94" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL94.ERREN"            parent="SEC0_SCTL94" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL94.ES"               parent="SEC0_SCTL94" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL94.SEN"              parent="SEC0_SCTL94" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL94.FEN"              parent="SEC0_SCTL94" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL94.IEN"              parent="SEC0_SCTL94" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL95"                     read-address="0xFFCA4AF8" write-address="0xFFCA4AF8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL95.LOCK"             parent="SEC0_SCTL95" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL95.CTG"              parent="SEC0_SCTL95" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL95.GRP"              parent="SEC0_SCTL95" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL95.PRIO"             parent="SEC0_SCTL95" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL95.ERREN"            parent="SEC0_SCTL95" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL95.ES"               parent="SEC0_SCTL95" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL95.SEN"              parent="SEC0_SCTL95" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL95.FEN"              parent="SEC0_SCTL95" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL95.IEN"              parent="SEC0_SCTL95" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL96"                     read-address="0xFFCA4B00" write-address="0xFFCA4B00" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL96.LOCK"             parent="SEC0_SCTL96" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL96.CTG"              parent="SEC0_SCTL96" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL96.GRP"              parent="SEC0_SCTL96" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL96.PRIO"             parent="SEC0_SCTL96" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL96.ERREN"            parent="SEC0_SCTL96" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL96.ES"               parent="SEC0_SCTL96" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL96.SEN"              parent="SEC0_SCTL96" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL96.FEN"              parent="SEC0_SCTL96" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL96.IEN"              parent="SEC0_SCTL96" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL97"                     read-address="0xFFCA4B08" write-address="0xFFCA4B08" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL97.LOCK"             parent="SEC0_SCTL97" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL97.CTG"              parent="SEC0_SCTL97" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL97.GRP"              parent="SEC0_SCTL97" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL97.PRIO"             parent="SEC0_SCTL97" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL97.ERREN"            parent="SEC0_SCTL97" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL97.ES"               parent="SEC0_SCTL97" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL97.SEN"              parent="SEC0_SCTL97" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL97.FEN"              parent="SEC0_SCTL97" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL97.IEN"              parent="SEC0_SCTL97" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL98"                     read-address="0xFFCA4B10" write-address="0xFFCA4B10" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL98.LOCK"             parent="SEC0_SCTL98" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL98.CTG"              parent="SEC0_SCTL98" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL98.GRP"              parent="SEC0_SCTL98" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL98.PRIO"             parent="SEC0_SCTL98" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL98.ERREN"            parent="SEC0_SCTL98" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL98.ES"               parent="SEC0_SCTL98" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL98.SEN"              parent="SEC0_SCTL98" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL98.FEN"              parent="SEC0_SCTL98" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL98.IEN"              parent="SEC0_SCTL98" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL99"                     read-address="0xFFCA4B18" write-address="0xFFCA4B18" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL99.LOCK"             parent="SEC0_SCTL99" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL99.CTG"              parent="SEC0_SCTL99" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL99.GRP"              parent="SEC0_SCTL99" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL99.PRIO"             parent="SEC0_SCTL99" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL99.ERREN"            parent="SEC0_SCTL99" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL99.ES"               parent="SEC0_SCTL99" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL99.SEN"              parent="SEC0_SCTL99" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL99.FEN"              parent="SEC0_SCTL99" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL99.IEN"              parent="SEC0_SCTL99" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL100"                    read-address="0xFFCA4B20" write-address="0xFFCA4B20" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL100.LOCK"            parent="SEC0_SCTL100" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL100.CTG"             parent="SEC0_SCTL100" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL100.GRP"             parent="SEC0_SCTL100" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL100.PRIO"            parent="SEC0_SCTL100" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL100.ERREN"           parent="SEC0_SCTL100" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL100.ES"              parent="SEC0_SCTL100" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL100.SEN"             parent="SEC0_SCTL100" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL100.FEN"             parent="SEC0_SCTL100" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL100.IEN"             parent="SEC0_SCTL100" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL101"                    read-address="0xFFCA4B28" write-address="0xFFCA4B28" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL101.LOCK"            parent="SEC0_SCTL101" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL101.CTG"             parent="SEC0_SCTL101" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL101.GRP"             parent="SEC0_SCTL101" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL101.PRIO"            parent="SEC0_SCTL101" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL101.ERREN"           parent="SEC0_SCTL101" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL101.ES"              parent="SEC0_SCTL101" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL101.SEN"             parent="SEC0_SCTL101" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL101.FEN"             parent="SEC0_SCTL101" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL101.IEN"             parent="SEC0_SCTL101" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL102"                    read-address="0xFFCA4B30" write-address="0xFFCA4B30" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL102.LOCK"            parent="SEC0_SCTL102" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL102.CTG"             parent="SEC0_SCTL102" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL102.GRP"             parent="SEC0_SCTL102" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL102.PRIO"            parent="SEC0_SCTL102" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL102.ERREN"           parent="SEC0_SCTL102" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL102.ES"              parent="SEC0_SCTL102" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL102.SEN"             parent="SEC0_SCTL102" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL102.FEN"             parent="SEC0_SCTL102" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL102.IEN"             parent="SEC0_SCTL102" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL103"                    read-address="0xFFCA4B38" write-address="0xFFCA4B38" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL103.LOCK"            parent="SEC0_SCTL103" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL103.CTG"             parent="SEC0_SCTL103" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL103.GRP"             parent="SEC0_SCTL103" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL103.PRIO"            parent="SEC0_SCTL103" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL103.ERREN"           parent="SEC0_SCTL103" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL103.ES"              parent="SEC0_SCTL103" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL103.SEN"             parent="SEC0_SCTL103" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL103.FEN"             parent="SEC0_SCTL103" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL103.IEN"             parent="SEC0_SCTL103" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL104"                    read-address="0xFFCA4B40" write-address="0xFFCA4B40" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL104.LOCK"            parent="SEC0_SCTL104" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL104.CTG"             parent="SEC0_SCTL104" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL104.GRP"             parent="SEC0_SCTL104" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL104.PRIO"            parent="SEC0_SCTL104" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL104.ERREN"           parent="SEC0_SCTL104" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL104.ES"              parent="SEC0_SCTL104" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL104.SEN"             parent="SEC0_SCTL104" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL104.FEN"             parent="SEC0_SCTL104" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL104.IEN"             parent="SEC0_SCTL104" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL105"                    read-address="0xFFCA4B48" write-address="0xFFCA4B48" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL105.LOCK"            parent="SEC0_SCTL105" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL105.CTG"             parent="SEC0_SCTL105" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL105.GRP"             parent="SEC0_SCTL105" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL105.PRIO"            parent="SEC0_SCTL105" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL105.ERREN"           parent="SEC0_SCTL105" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL105.ES"              parent="SEC0_SCTL105" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL105.SEN"             parent="SEC0_SCTL105" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL105.FEN"             parent="SEC0_SCTL105" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL105.IEN"             parent="SEC0_SCTL105" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL106"                    read-address="0xFFCA4B50" write-address="0xFFCA4B50" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL106.LOCK"            parent="SEC0_SCTL106" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL106.CTG"             parent="SEC0_SCTL106" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL106.GRP"             parent="SEC0_SCTL106" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL106.PRIO"            parent="SEC0_SCTL106" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL106.ERREN"           parent="SEC0_SCTL106" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL106.ES"              parent="SEC0_SCTL106" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL106.SEN"             parent="SEC0_SCTL106" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL106.FEN"             parent="SEC0_SCTL106" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL106.IEN"             parent="SEC0_SCTL106" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL107"                    read-address="0xFFCA4B58" write-address="0xFFCA4B58" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL107.LOCK"            parent="SEC0_SCTL107" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL107.CTG"             parent="SEC0_SCTL107" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL107.GRP"             parent="SEC0_SCTL107" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL107.PRIO"            parent="SEC0_SCTL107" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL107.ERREN"           parent="SEC0_SCTL107" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL107.ES"              parent="SEC0_SCTL107" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL107.SEN"             parent="SEC0_SCTL107" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL107.FEN"             parent="SEC0_SCTL107" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL107.IEN"             parent="SEC0_SCTL107" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL108"                    read-address="0xFFCA4B60" write-address="0xFFCA4B60" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL108.LOCK"            parent="SEC0_SCTL108" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL108.CTG"             parent="SEC0_SCTL108" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL108.GRP"             parent="SEC0_SCTL108" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL108.PRIO"            parent="SEC0_SCTL108" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL108.ERREN"           parent="SEC0_SCTL108" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL108.ES"              parent="SEC0_SCTL108" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL108.SEN"             parent="SEC0_SCTL108" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL108.FEN"             parent="SEC0_SCTL108" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL108.IEN"             parent="SEC0_SCTL108" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL109"                    read-address="0xFFCA4B68" write-address="0xFFCA4B68" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL109.LOCK"            parent="SEC0_SCTL109" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL109.CTG"             parent="SEC0_SCTL109" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL109.GRP"             parent="SEC0_SCTL109" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL109.PRIO"            parent="SEC0_SCTL109" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL109.ERREN"           parent="SEC0_SCTL109" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL109.ES"              parent="SEC0_SCTL109" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL109.SEN"             parent="SEC0_SCTL109" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL109.FEN"             parent="SEC0_SCTL109" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL109.IEN"             parent="SEC0_SCTL109" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL110"                    read-address="0xFFCA4B70" write-address="0xFFCA4B70" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL110.LOCK"            parent="SEC0_SCTL110" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL110.CTG"             parent="SEC0_SCTL110" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL110.GRP"             parent="SEC0_SCTL110" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL110.PRIO"            parent="SEC0_SCTL110" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL110.ERREN"           parent="SEC0_SCTL110" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL110.ES"              parent="SEC0_SCTL110" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL110.SEN"             parent="SEC0_SCTL110" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL110.FEN"             parent="SEC0_SCTL110" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL110.IEN"             parent="SEC0_SCTL110" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL111"                    read-address="0xFFCA4B78" write-address="0xFFCA4B78" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL111.LOCK"            parent="SEC0_SCTL111" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL111.CTG"             parent="SEC0_SCTL111" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL111.GRP"             parent="SEC0_SCTL111" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL111.PRIO"            parent="SEC0_SCTL111" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL111.ERREN"           parent="SEC0_SCTL111" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL111.ES"              parent="SEC0_SCTL111" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL111.SEN"             parent="SEC0_SCTL111" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL111.FEN"             parent="SEC0_SCTL111" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL111.IEN"             parent="SEC0_SCTL111" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL112"                    read-address="0xFFCA4B80" write-address="0xFFCA4B80" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL112.LOCK"            parent="SEC0_SCTL112" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL112.CTG"             parent="SEC0_SCTL112" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL112.GRP"             parent="SEC0_SCTL112" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL112.PRIO"            parent="SEC0_SCTL112" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL112.ERREN"           parent="SEC0_SCTL112" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL112.ES"              parent="SEC0_SCTL112" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL112.SEN"             parent="SEC0_SCTL112" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL112.FEN"             parent="SEC0_SCTL112" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL112.IEN"             parent="SEC0_SCTL112" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL113"                    read-address="0xFFCA4B88" write-address="0xFFCA4B88" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL113.LOCK"            parent="SEC0_SCTL113" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL113.CTG"             parent="SEC0_SCTL113" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL113.GRP"             parent="SEC0_SCTL113" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL113.PRIO"            parent="SEC0_SCTL113" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL113.ERREN"           parent="SEC0_SCTL113" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL113.ES"              parent="SEC0_SCTL113" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL113.SEN"             parent="SEC0_SCTL113" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL113.FEN"             parent="SEC0_SCTL113" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL113.IEN"             parent="SEC0_SCTL113" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL114"                    read-address="0xFFCA4B90" write-address="0xFFCA4B90" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL114.LOCK"            parent="SEC0_SCTL114" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL114.CTG"             parent="SEC0_SCTL114" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL114.GRP"             parent="SEC0_SCTL114" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL114.PRIO"            parent="SEC0_SCTL114" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL114.ERREN"           parent="SEC0_SCTL114" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL114.ES"              parent="SEC0_SCTL114" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL114.SEN"             parent="SEC0_SCTL114" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL114.FEN"             parent="SEC0_SCTL114" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL114.IEN"             parent="SEC0_SCTL114" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL115"                    read-address="0xFFCA4B98" write-address="0xFFCA4B98" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL115.LOCK"            parent="SEC0_SCTL115" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL115.CTG"             parent="SEC0_SCTL115" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL115.GRP"             parent="SEC0_SCTL115" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL115.PRIO"            parent="SEC0_SCTL115" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL115.ERREN"           parent="SEC0_SCTL115" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL115.ES"              parent="SEC0_SCTL115" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL115.SEN"             parent="SEC0_SCTL115" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL115.FEN"             parent="SEC0_SCTL115" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL115.IEN"             parent="SEC0_SCTL115" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL116"                    read-address="0xFFCA4BA0" write-address="0xFFCA4BA0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL116.LOCK"            parent="SEC0_SCTL116" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL116.CTG"             parent="SEC0_SCTL116" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL116.GRP"             parent="SEC0_SCTL116" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL116.PRIO"            parent="SEC0_SCTL116" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL116.ERREN"           parent="SEC0_SCTL116" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL116.ES"              parent="SEC0_SCTL116" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL116.SEN"             parent="SEC0_SCTL116" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL116.FEN"             parent="SEC0_SCTL116" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL116.IEN"             parent="SEC0_SCTL116" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL117"                    read-address="0xFFCA4BA8" write-address="0xFFCA4BA8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL117.LOCK"            parent="SEC0_SCTL117" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL117.CTG"             parent="SEC0_SCTL117" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL117.GRP"             parent="SEC0_SCTL117" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL117.PRIO"            parent="SEC0_SCTL117" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL117.ERREN"           parent="SEC0_SCTL117" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL117.ES"              parent="SEC0_SCTL117" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL117.SEN"             parent="SEC0_SCTL117" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL117.FEN"             parent="SEC0_SCTL117" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL117.IEN"             parent="SEC0_SCTL117" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL118"                    read-address="0xFFCA4BB0" write-address="0xFFCA4BB0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL118.LOCK"            parent="SEC0_SCTL118" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL118.CTG"             parent="SEC0_SCTL118" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL118.GRP"             parent="SEC0_SCTL118" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL118.PRIO"            parent="SEC0_SCTL118" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL118.ERREN"           parent="SEC0_SCTL118" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL118.ES"              parent="SEC0_SCTL118" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL118.SEN"             parent="SEC0_SCTL118" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL118.FEN"             parent="SEC0_SCTL118" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL118.IEN"             parent="SEC0_SCTL118" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL119"                    read-address="0xFFCA4BB8" write-address="0xFFCA4BB8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL119.LOCK"            parent="SEC0_SCTL119" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL119.CTG"             parent="SEC0_SCTL119" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL119.GRP"             parent="SEC0_SCTL119" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL119.PRIO"            parent="SEC0_SCTL119" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL119.ERREN"           parent="SEC0_SCTL119" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL119.ES"              parent="SEC0_SCTL119" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL119.SEN"             parent="SEC0_SCTL119" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL119.FEN"             parent="SEC0_SCTL119" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL119.IEN"             parent="SEC0_SCTL119" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL120"                    read-address="0xFFCA4BC0" write-address="0xFFCA4BC0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL120.LOCK"            parent="SEC0_SCTL120" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL120.CTG"             parent="SEC0_SCTL120" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL120.GRP"             parent="SEC0_SCTL120" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL120.PRIO"            parent="SEC0_SCTL120" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL120.ERREN"           parent="SEC0_SCTL120" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL120.ES"              parent="SEC0_SCTL120" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL120.SEN"             parent="SEC0_SCTL120" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL120.FEN"             parent="SEC0_SCTL120" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL120.IEN"             parent="SEC0_SCTL120" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL121"                    read-address="0xFFCA4BC8" write-address="0xFFCA4BC8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL121.LOCK"            parent="SEC0_SCTL121" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL121.CTG"             parent="SEC0_SCTL121" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL121.GRP"             parent="SEC0_SCTL121" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL121.PRIO"            parent="SEC0_SCTL121" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL121.ERREN"           parent="SEC0_SCTL121" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL121.ES"              parent="SEC0_SCTL121" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL121.SEN"             parent="SEC0_SCTL121" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL121.FEN"             parent="SEC0_SCTL121" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL121.IEN"             parent="SEC0_SCTL121" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL122"                    read-address="0xFFCA4BD0" write-address="0xFFCA4BD0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL122.LOCK"            parent="SEC0_SCTL122" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL122.CTG"             parent="SEC0_SCTL122" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL122.GRP"             parent="SEC0_SCTL122" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL122.PRIO"            parent="SEC0_SCTL122" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL122.ERREN"           parent="SEC0_SCTL122" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL122.ES"              parent="SEC0_SCTL122" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL122.SEN"             parent="SEC0_SCTL122" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL122.FEN"             parent="SEC0_SCTL122" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL122.IEN"             parent="SEC0_SCTL122" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL123"                    read-address="0xFFCA4BD8" write-address="0xFFCA4BD8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL123.LOCK"            parent="SEC0_SCTL123" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL123.CTG"             parent="SEC0_SCTL123" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL123.GRP"             parent="SEC0_SCTL123" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL123.PRIO"            parent="SEC0_SCTL123" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL123.ERREN"           parent="SEC0_SCTL123" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL123.ES"              parent="SEC0_SCTL123" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL123.SEN"             parent="SEC0_SCTL123" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL123.FEN"             parent="SEC0_SCTL123" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL123.IEN"             parent="SEC0_SCTL123" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL124"                    read-address="0xFFCA4BE0" write-address="0xFFCA4BE0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL124.LOCK"            parent="SEC0_SCTL124" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL124.CTG"             parent="SEC0_SCTL124" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL124.GRP"             parent="SEC0_SCTL124" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL124.PRIO"            parent="SEC0_SCTL124" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL124.ERREN"           parent="SEC0_SCTL124" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL124.ES"              parent="SEC0_SCTL124" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL124.SEN"             parent="SEC0_SCTL124" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL124.FEN"             parent="SEC0_SCTL124" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL124.IEN"             parent="SEC0_SCTL124" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL125"                    read-address="0xFFCA4BE8" write-address="0xFFCA4BE8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL125.LOCK"            parent="SEC0_SCTL125" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL125.CTG"             parent="SEC0_SCTL125" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL125.GRP"             parent="SEC0_SCTL125" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL125.PRIO"            parent="SEC0_SCTL125" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL125.ERREN"           parent="SEC0_SCTL125" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL125.ES"              parent="SEC0_SCTL125" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL125.SEN"             parent="SEC0_SCTL125" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL125.FEN"             parent="SEC0_SCTL125" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL125.IEN"             parent="SEC0_SCTL125" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL126"                    read-address="0xFFCA4BF0" write-address="0xFFCA4BF0" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL126.LOCK"            parent="SEC0_SCTL126" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL126.CTG"             parent="SEC0_SCTL126" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL126.GRP"             parent="SEC0_SCTL126" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL126.PRIO"            parent="SEC0_SCTL126" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL126.ERREN"           parent="SEC0_SCTL126" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL126.ES"              parent="SEC0_SCTL126" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL126.SEN"             parent="SEC0_SCTL126" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL126.FEN"             parent="SEC0_SCTL126" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL126.IEN"             parent="SEC0_SCTL126" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL127"                    read-address="0xFFCA4BF8" write-address="0xFFCA4BF8" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL127.LOCK"            parent="SEC0_SCTL127" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL127.CTG"             parent="SEC0_SCTL127" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL127.GRP"             parent="SEC0_SCTL127" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL127.PRIO"            parent="SEC0_SCTL127" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL127.ERREN"           parent="SEC0_SCTL127" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL127.ES"              parent="SEC0_SCTL127" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL127.SEN"             parent="SEC0_SCTL127" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL127.FEN"             parent="SEC0_SCTL127" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL127.IEN"             parent="SEC0_SCTL127" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL128"                    read-address="0xFFCA4C00" write-address="0xFFCA4C00" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL128.LOCK"            parent="SEC0_SCTL128" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL128.CTG"             parent="SEC0_SCTL128" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL128.GRP"             parent="SEC0_SCTL128" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL128.PRIO"            parent="SEC0_SCTL128" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL128.ERREN"           parent="SEC0_SCTL128" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL128.ES"              parent="SEC0_SCTL128" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL128.SEN"             parent="SEC0_SCTL128" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL128.FEN"             parent="SEC0_SCTL128" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL128.IEN"             parent="SEC0_SCTL128" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL129"                    read-address="0xFFCA4C08" write-address="0xFFCA4C08" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL129.LOCK"            parent="SEC0_SCTL129" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL129.CTG"             parent="SEC0_SCTL129" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL129.GRP"             parent="SEC0_SCTL129" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL129.PRIO"            parent="SEC0_SCTL129" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL129.ERREN"           parent="SEC0_SCTL129" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL129.ES"              parent="SEC0_SCTL129" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL129.SEN"             parent="SEC0_SCTL129" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL129.FEN"             parent="SEC0_SCTL129" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL129.IEN"             parent="SEC0_SCTL129" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL130"                    read-address="0xFFCA4C10" write-address="0xFFCA4C10" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL130.LOCK"            parent="SEC0_SCTL130" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL130.CTG"             parent="SEC0_SCTL130" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL130.GRP"             parent="SEC0_SCTL130" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL130.PRIO"            parent="SEC0_SCTL130" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL130.ERREN"           parent="SEC0_SCTL130" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL130.ES"              parent="SEC0_SCTL130" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL130.SEN"             parent="SEC0_SCTL130" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL130.FEN"             parent="SEC0_SCTL130" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL130.IEN"             parent="SEC0_SCTL130" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL131"                    read-address="0xFFCA4C18" write-address="0xFFCA4C18" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL131.LOCK"            parent="SEC0_SCTL131" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL131.CTG"             parent="SEC0_SCTL131" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL131.GRP"             parent="SEC0_SCTL131" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL131.PRIO"            parent="SEC0_SCTL131" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL131.ERREN"           parent="SEC0_SCTL131" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL131.ES"              parent="SEC0_SCTL131" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL131.SEN"             parent="SEC0_SCTL131" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL131.FEN"             parent="SEC0_SCTL131" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL131.IEN"             parent="SEC0_SCTL131" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL132"                    read-address="0xFFCA4C20" write-address="0xFFCA4C20" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL132.LOCK"            parent="SEC0_SCTL132" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL132.CTG"             parent="SEC0_SCTL132" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL132.GRP"             parent="SEC0_SCTL132" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL132.PRIO"            parent="SEC0_SCTL132" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL132.ERREN"           parent="SEC0_SCTL132" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL132.ES"              parent="SEC0_SCTL132" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL132.SEN"             parent="SEC0_SCTL132" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL132.FEN"             parent="SEC0_SCTL132" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL132.IEN"             parent="SEC0_SCTL132" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL133"                    read-address="0xFFCA4C28" write-address="0xFFCA4C28" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL133.LOCK"            parent="SEC0_SCTL133" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL133.CTG"             parent="SEC0_SCTL133" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL133.GRP"             parent="SEC0_SCTL133" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL133.PRIO"            parent="SEC0_SCTL133" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL133.ERREN"           parent="SEC0_SCTL133" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL133.ES"              parent="SEC0_SCTL133" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL133.SEN"             parent="SEC0_SCTL133" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL133.FEN"             parent="SEC0_SCTL133" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL133.IEN"             parent="SEC0_SCTL133" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL134"                    read-address="0xFFCA4C30" write-address="0xFFCA4C30" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL134.LOCK"            parent="SEC0_SCTL134" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL134.CTG"             parent="SEC0_SCTL134" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL134.GRP"             parent="SEC0_SCTL134" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL134.PRIO"            parent="SEC0_SCTL134" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL134.ERREN"           parent="SEC0_SCTL134" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL134.ES"              parent="SEC0_SCTL134" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL134.SEN"             parent="SEC0_SCTL134" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL134.FEN"             parent="SEC0_SCTL134" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL134.IEN"             parent="SEC0_SCTL134" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL135"                    read-address="0xFFCA4C38" write-address="0xFFCA4C38" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL135.LOCK"            parent="SEC0_SCTL135" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL135.CTG"             parent="SEC0_SCTL135" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL135.GRP"             parent="SEC0_SCTL135" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL135.PRIO"            parent="SEC0_SCTL135" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL135.ERREN"           parent="SEC0_SCTL135" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL135.ES"              parent="SEC0_SCTL135" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL135.SEN"             parent="SEC0_SCTL135" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL135.FEN"             parent="SEC0_SCTL135" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL135.IEN"             parent="SEC0_SCTL135" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL136"                    read-address="0xFFCA4C40" write-address="0xFFCA4C40" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL136.LOCK"            parent="SEC0_SCTL136" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL136.CTG"             parent="SEC0_SCTL136" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL136.GRP"             parent="SEC0_SCTL136" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL136.PRIO"            parent="SEC0_SCTL136" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL136.ERREN"           parent="SEC0_SCTL136" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL136.ES"              parent="SEC0_SCTL136" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL136.SEN"             parent="SEC0_SCTL136" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL136.FEN"             parent="SEC0_SCTL136" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL136.IEN"             parent="SEC0_SCTL136" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL137"                    read-address="0xFFCA4C48" write-address="0xFFCA4C48" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL137.LOCK"            parent="SEC0_SCTL137" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL137.CTG"             parent="SEC0_SCTL137" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL137.GRP"             parent="SEC0_SCTL137" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL137.PRIO"            parent="SEC0_SCTL137" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL137.ERREN"           parent="SEC0_SCTL137" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL137.ES"              parent="SEC0_SCTL137" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL137.SEN"             parent="SEC0_SCTL137" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL137.FEN"             parent="SEC0_SCTL137" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL137.IEN"             parent="SEC0_SCTL137" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL138"                    read-address="0xFFCA4C50" write-address="0xFFCA4C50" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL138.LOCK"            parent="SEC0_SCTL138" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL138.CTG"             parent="SEC0_SCTL138" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL138.GRP"             parent="SEC0_SCTL138" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL138.PRIO"            parent="SEC0_SCTL138" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL138.ERREN"           parent="SEC0_SCTL138" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL138.ES"              parent="SEC0_SCTL138" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL138.SEN"             parent="SEC0_SCTL138" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL138.FEN"             parent="SEC0_SCTL138" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL138.IEN"             parent="SEC0_SCTL138" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SCTL139"                    read-address="0xFFCA4C58" write-address="0xFFCA4C58" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Control Register n" />
   <register name="SEC0_SCTL139.LOCK"            parent="SEC0_SCTL139" bit-position="31" bit-size="1" description="Lock" />
   <register name="SEC0_SCTL139.CTG"             parent="SEC0_SCTL139" bit-position="24" bit-size="4" description="Core Target Select" />
   <register name="SEC0_SCTL139.GRP"             parent="SEC0_SCTL139" bit-position="16" bit-size="4" description="Group Select" />
   <register name="SEC0_SCTL139.PRIO"            parent="SEC0_SCTL139" bit-position="8" bit-size="8" description="Priority Level Select" />
   <register name="SEC0_SCTL139.ERREN"           parent="SEC0_SCTL139" bit-position="4" bit-size="1" description="Error Enable" />
   <register name="SEC0_SCTL139.ES"              parent="SEC0_SCTL139" bit-position="3" bit-size="1" description="Edge Select" />
   <register name="SEC0_SCTL139.SEN"             parent="SEC0_SCTL139" bit-position="2" bit-size="1" description="Source (signal) Enable" />
   <register name="SEC0_SCTL139.FEN"             parent="SEC0_SCTL139" bit-position="1" bit-size="1" description="Fault Enable" />
   <register name="SEC0_SCTL139.IEN"             parent="SEC0_SCTL139" bit-position="0" bit-size="1" description="Interrupt Enable" />
<register name="SEC0_SSTAT0"                     read-address="0xFFCA4804" write-address="0xFFCA4804" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT0.CHID"             parent="SEC0_SSTAT0" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT0.ACT"              parent="SEC0_SSTAT0" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT0.PND"              parent="SEC0_SSTAT0" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT0.ERRC"             parent="SEC0_SSTAT0" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT0.ERR"              parent="SEC0_SSTAT0" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT1"                     read-address="0xFFCA480C" write-address="0xFFCA480C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT1.CHID"             parent="SEC0_SSTAT1" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT1.ACT"              parent="SEC0_SSTAT1" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT1.PND"              parent="SEC0_SSTAT1" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT1.ERRC"             parent="SEC0_SSTAT1" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT1.ERR"              parent="SEC0_SSTAT1" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT2"                     read-address="0xFFCA4814" write-address="0xFFCA4814" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT2.CHID"             parent="SEC0_SSTAT2" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT2.ACT"              parent="SEC0_SSTAT2" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT2.PND"              parent="SEC0_SSTAT2" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT2.ERRC"             parent="SEC0_SSTAT2" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT2.ERR"              parent="SEC0_SSTAT2" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT3"                     read-address="0xFFCA481C" write-address="0xFFCA481C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT3.CHID"             parent="SEC0_SSTAT3" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT3.ACT"              parent="SEC0_SSTAT3" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT3.PND"              parent="SEC0_SSTAT3" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT3.ERRC"             parent="SEC0_SSTAT3" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT3.ERR"              parent="SEC0_SSTAT3" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT4"                     read-address="0xFFCA4824" write-address="0xFFCA4824" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT4.CHID"             parent="SEC0_SSTAT4" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT4.ACT"              parent="SEC0_SSTAT4" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT4.PND"              parent="SEC0_SSTAT4" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT4.ERRC"             parent="SEC0_SSTAT4" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT4.ERR"              parent="SEC0_SSTAT4" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT5"                     read-address="0xFFCA482C" write-address="0xFFCA482C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT5.CHID"             parent="SEC0_SSTAT5" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT5.ACT"              parent="SEC0_SSTAT5" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT5.PND"              parent="SEC0_SSTAT5" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT5.ERRC"             parent="SEC0_SSTAT5" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT5.ERR"              parent="SEC0_SSTAT5" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT6"                     read-address="0xFFCA4834" write-address="0xFFCA4834" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT6.CHID"             parent="SEC0_SSTAT6" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT6.ACT"              parent="SEC0_SSTAT6" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT6.PND"              parent="SEC0_SSTAT6" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT6.ERRC"             parent="SEC0_SSTAT6" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT6.ERR"              parent="SEC0_SSTAT6" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT7"                     read-address="0xFFCA483C" write-address="0xFFCA483C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT7.CHID"             parent="SEC0_SSTAT7" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT7.ACT"              parent="SEC0_SSTAT7" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT7.PND"              parent="SEC0_SSTAT7" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT7.ERRC"             parent="SEC0_SSTAT7" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT7.ERR"              parent="SEC0_SSTAT7" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT8"                     read-address="0xFFCA4844" write-address="0xFFCA4844" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT8.CHID"             parent="SEC0_SSTAT8" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT8.ACT"              parent="SEC0_SSTAT8" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT8.PND"              parent="SEC0_SSTAT8" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT8.ERRC"             parent="SEC0_SSTAT8" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT8.ERR"              parent="SEC0_SSTAT8" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT9"                     read-address="0xFFCA484C" write-address="0xFFCA484C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT9.CHID"             parent="SEC0_SSTAT9" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT9.ACT"              parent="SEC0_SSTAT9" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT9.PND"              parent="SEC0_SSTAT9" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT9.ERRC"             parent="SEC0_SSTAT9" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT9.ERR"              parent="SEC0_SSTAT9" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT10"                    read-address="0xFFCA4854" write-address="0xFFCA4854" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT10.CHID"            parent="SEC0_SSTAT10" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT10.ACT"             parent="SEC0_SSTAT10" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT10.PND"             parent="SEC0_SSTAT10" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT10.ERRC"            parent="SEC0_SSTAT10" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT10.ERR"             parent="SEC0_SSTAT10" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT11"                    read-address="0xFFCA485C" write-address="0xFFCA485C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT11.CHID"            parent="SEC0_SSTAT11" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT11.ACT"             parent="SEC0_SSTAT11" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT11.PND"             parent="SEC0_SSTAT11" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT11.ERRC"            parent="SEC0_SSTAT11" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT11.ERR"             parent="SEC0_SSTAT11" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT12"                    read-address="0xFFCA4864" write-address="0xFFCA4864" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT12.CHID"            parent="SEC0_SSTAT12" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT12.ACT"             parent="SEC0_SSTAT12" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT12.PND"             parent="SEC0_SSTAT12" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT12.ERRC"            parent="SEC0_SSTAT12" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT12.ERR"             parent="SEC0_SSTAT12" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT13"                    read-address="0xFFCA486C" write-address="0xFFCA486C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT13.CHID"            parent="SEC0_SSTAT13" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT13.ACT"             parent="SEC0_SSTAT13" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT13.PND"             parent="SEC0_SSTAT13" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT13.ERRC"            parent="SEC0_SSTAT13" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT13.ERR"             parent="SEC0_SSTAT13" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT14"                    read-address="0xFFCA4874" write-address="0xFFCA4874" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT14.CHID"            parent="SEC0_SSTAT14" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT14.ACT"             parent="SEC0_SSTAT14" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT14.PND"             parent="SEC0_SSTAT14" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT14.ERRC"            parent="SEC0_SSTAT14" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT14.ERR"             parent="SEC0_SSTAT14" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT15"                    read-address="0xFFCA487C" write-address="0xFFCA487C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT15.CHID"            parent="SEC0_SSTAT15" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT15.ACT"             parent="SEC0_SSTAT15" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT15.PND"             parent="SEC0_SSTAT15" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT15.ERRC"            parent="SEC0_SSTAT15" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT15.ERR"             parent="SEC0_SSTAT15" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT16"                    read-address="0xFFCA4884" write-address="0xFFCA4884" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT16.CHID"            parent="SEC0_SSTAT16" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT16.ACT"             parent="SEC0_SSTAT16" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT16.PND"             parent="SEC0_SSTAT16" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT16.ERRC"            parent="SEC0_SSTAT16" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT16.ERR"             parent="SEC0_SSTAT16" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT17"                    read-address="0xFFCA488C" write-address="0xFFCA488C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT17.CHID"            parent="SEC0_SSTAT17" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT17.ACT"             parent="SEC0_SSTAT17" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT17.PND"             parent="SEC0_SSTAT17" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT17.ERRC"            parent="SEC0_SSTAT17" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT17.ERR"             parent="SEC0_SSTAT17" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT18"                    read-address="0xFFCA4894" write-address="0xFFCA4894" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT18.CHID"            parent="SEC0_SSTAT18" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT18.ACT"             parent="SEC0_SSTAT18" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT18.PND"             parent="SEC0_SSTAT18" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT18.ERRC"            parent="SEC0_SSTAT18" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT18.ERR"             parent="SEC0_SSTAT18" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT19"                    read-address="0xFFCA489C" write-address="0xFFCA489C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT19.CHID"            parent="SEC0_SSTAT19" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT19.ACT"             parent="SEC0_SSTAT19" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT19.PND"             parent="SEC0_SSTAT19" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT19.ERRC"            parent="SEC0_SSTAT19" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT19.ERR"             parent="SEC0_SSTAT19" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT20"                    read-address="0xFFCA48A4" write-address="0xFFCA48A4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT20.CHID"            parent="SEC0_SSTAT20" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT20.ACT"             parent="SEC0_SSTAT20" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT20.PND"             parent="SEC0_SSTAT20" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT20.ERRC"            parent="SEC0_SSTAT20" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT20.ERR"             parent="SEC0_SSTAT20" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT21"                    read-address="0xFFCA48AC" write-address="0xFFCA48AC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT21.CHID"            parent="SEC0_SSTAT21" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT21.ACT"             parent="SEC0_SSTAT21" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT21.PND"             parent="SEC0_SSTAT21" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT21.ERRC"            parent="SEC0_SSTAT21" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT21.ERR"             parent="SEC0_SSTAT21" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT22"                    read-address="0xFFCA48B4" write-address="0xFFCA48B4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT22.CHID"            parent="SEC0_SSTAT22" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT22.ACT"             parent="SEC0_SSTAT22" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT22.PND"             parent="SEC0_SSTAT22" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT22.ERRC"            parent="SEC0_SSTAT22" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT22.ERR"             parent="SEC0_SSTAT22" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT23"                    read-address="0xFFCA48BC" write-address="0xFFCA48BC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT23.CHID"            parent="SEC0_SSTAT23" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT23.ACT"             parent="SEC0_SSTAT23" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT23.PND"             parent="SEC0_SSTAT23" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT23.ERRC"            parent="SEC0_SSTAT23" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT23.ERR"             parent="SEC0_SSTAT23" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT24"                    read-address="0xFFCA48C4" write-address="0xFFCA48C4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT24.CHID"            parent="SEC0_SSTAT24" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT24.ACT"             parent="SEC0_SSTAT24" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT24.PND"             parent="SEC0_SSTAT24" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT24.ERRC"            parent="SEC0_SSTAT24" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT24.ERR"             parent="SEC0_SSTAT24" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT25"                    read-address="0xFFCA48CC" write-address="0xFFCA48CC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT25.CHID"            parent="SEC0_SSTAT25" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT25.ACT"             parent="SEC0_SSTAT25" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT25.PND"             parent="SEC0_SSTAT25" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT25.ERRC"            parent="SEC0_SSTAT25" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT25.ERR"             parent="SEC0_SSTAT25" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT26"                    read-address="0xFFCA48D4" write-address="0xFFCA48D4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT26.CHID"            parent="SEC0_SSTAT26" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT26.ACT"             parent="SEC0_SSTAT26" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT26.PND"             parent="SEC0_SSTAT26" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT26.ERRC"            parent="SEC0_SSTAT26" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT26.ERR"             parent="SEC0_SSTAT26" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT27"                    read-address="0xFFCA48DC" write-address="0xFFCA48DC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT27.CHID"            parent="SEC0_SSTAT27" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT27.ACT"             parent="SEC0_SSTAT27" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT27.PND"             parent="SEC0_SSTAT27" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT27.ERRC"            parent="SEC0_SSTAT27" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT27.ERR"             parent="SEC0_SSTAT27" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT28"                    read-address="0xFFCA48E4" write-address="0xFFCA48E4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT28.CHID"            parent="SEC0_SSTAT28" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT28.ACT"             parent="SEC0_SSTAT28" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT28.PND"             parent="SEC0_SSTAT28" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT28.ERRC"            parent="SEC0_SSTAT28" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT28.ERR"             parent="SEC0_SSTAT28" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT29"                    read-address="0xFFCA48EC" write-address="0xFFCA48EC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT29.CHID"            parent="SEC0_SSTAT29" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT29.ACT"             parent="SEC0_SSTAT29" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT29.PND"             parent="SEC0_SSTAT29" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT29.ERRC"            parent="SEC0_SSTAT29" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT29.ERR"             parent="SEC0_SSTAT29" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT30"                    read-address="0xFFCA48F4" write-address="0xFFCA48F4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT30.CHID"            parent="SEC0_SSTAT30" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT30.ACT"             parent="SEC0_SSTAT30" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT30.PND"             parent="SEC0_SSTAT30" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT30.ERRC"            parent="SEC0_SSTAT30" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT30.ERR"             parent="SEC0_SSTAT30" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT31"                    read-address="0xFFCA48FC" write-address="0xFFCA48FC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT31.CHID"            parent="SEC0_SSTAT31" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT31.ACT"             parent="SEC0_SSTAT31" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT31.PND"             parent="SEC0_SSTAT31" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT31.ERRC"            parent="SEC0_SSTAT31" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT31.ERR"             parent="SEC0_SSTAT31" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT32"                    read-address="0xFFCA4904" write-address="0xFFCA4904" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT32.CHID"            parent="SEC0_SSTAT32" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT32.ACT"             parent="SEC0_SSTAT32" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT32.PND"             parent="SEC0_SSTAT32" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT32.ERRC"            parent="SEC0_SSTAT32" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT32.ERR"             parent="SEC0_SSTAT32" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT33"                    read-address="0xFFCA490C" write-address="0xFFCA490C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT33.CHID"            parent="SEC0_SSTAT33" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT33.ACT"             parent="SEC0_SSTAT33" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT33.PND"             parent="SEC0_SSTAT33" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT33.ERRC"            parent="SEC0_SSTAT33" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT33.ERR"             parent="SEC0_SSTAT33" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT34"                    read-address="0xFFCA4914" write-address="0xFFCA4914" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT34.CHID"            parent="SEC0_SSTAT34" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT34.ACT"             parent="SEC0_SSTAT34" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT34.PND"             parent="SEC0_SSTAT34" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT34.ERRC"            parent="SEC0_SSTAT34" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT34.ERR"             parent="SEC0_SSTAT34" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT35"                    read-address="0xFFCA491C" write-address="0xFFCA491C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT35.CHID"            parent="SEC0_SSTAT35" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT35.ACT"             parent="SEC0_SSTAT35" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT35.PND"             parent="SEC0_SSTAT35" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT35.ERRC"            parent="SEC0_SSTAT35" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT35.ERR"             parent="SEC0_SSTAT35" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT36"                    read-address="0xFFCA4924" write-address="0xFFCA4924" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT36.CHID"            parent="SEC0_SSTAT36" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT36.ACT"             parent="SEC0_SSTAT36" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT36.PND"             parent="SEC0_SSTAT36" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT36.ERRC"            parent="SEC0_SSTAT36" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT36.ERR"             parent="SEC0_SSTAT36" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT37"                    read-address="0xFFCA492C" write-address="0xFFCA492C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT37.CHID"            parent="SEC0_SSTAT37" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT37.ACT"             parent="SEC0_SSTAT37" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT37.PND"             parent="SEC0_SSTAT37" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT37.ERRC"            parent="SEC0_SSTAT37" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT37.ERR"             parent="SEC0_SSTAT37" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT38"                    read-address="0xFFCA4934" write-address="0xFFCA4934" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT38.CHID"            parent="SEC0_SSTAT38" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT38.ACT"             parent="SEC0_SSTAT38" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT38.PND"             parent="SEC0_SSTAT38" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT38.ERRC"            parent="SEC0_SSTAT38" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT38.ERR"             parent="SEC0_SSTAT38" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT39"                    read-address="0xFFCA493C" write-address="0xFFCA493C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT39.CHID"            parent="SEC0_SSTAT39" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT39.ACT"             parent="SEC0_SSTAT39" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT39.PND"             parent="SEC0_SSTAT39" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT39.ERRC"            parent="SEC0_SSTAT39" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT39.ERR"             parent="SEC0_SSTAT39" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT40"                    read-address="0xFFCA4944" write-address="0xFFCA4944" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT40.CHID"            parent="SEC0_SSTAT40" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT40.ACT"             parent="SEC0_SSTAT40" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT40.PND"             parent="SEC0_SSTAT40" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT40.ERRC"            parent="SEC0_SSTAT40" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT40.ERR"             parent="SEC0_SSTAT40" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT41"                    read-address="0xFFCA494C" write-address="0xFFCA494C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT41.CHID"            parent="SEC0_SSTAT41" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT41.ACT"             parent="SEC0_SSTAT41" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT41.PND"             parent="SEC0_SSTAT41" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT41.ERRC"            parent="SEC0_SSTAT41" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT41.ERR"             parent="SEC0_SSTAT41" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT42"                    read-address="0xFFCA4954" write-address="0xFFCA4954" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT42.CHID"            parent="SEC0_SSTAT42" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT42.ACT"             parent="SEC0_SSTAT42" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT42.PND"             parent="SEC0_SSTAT42" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT42.ERRC"            parent="SEC0_SSTAT42" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT42.ERR"             parent="SEC0_SSTAT42" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT43"                    read-address="0xFFCA495C" write-address="0xFFCA495C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT43.CHID"            parent="SEC0_SSTAT43" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT43.ACT"             parent="SEC0_SSTAT43" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT43.PND"             parent="SEC0_SSTAT43" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT43.ERRC"            parent="SEC0_SSTAT43" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT43.ERR"             parent="SEC0_SSTAT43" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT44"                    read-address="0xFFCA4964" write-address="0xFFCA4964" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT44.CHID"            parent="SEC0_SSTAT44" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT44.ACT"             parent="SEC0_SSTAT44" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT44.PND"             parent="SEC0_SSTAT44" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT44.ERRC"            parent="SEC0_SSTAT44" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT44.ERR"             parent="SEC0_SSTAT44" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT45"                    read-address="0xFFCA496C" write-address="0xFFCA496C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT45.CHID"            parent="SEC0_SSTAT45" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT45.ACT"             parent="SEC0_SSTAT45" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT45.PND"             parent="SEC0_SSTAT45" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT45.ERRC"            parent="SEC0_SSTAT45" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT45.ERR"             parent="SEC0_SSTAT45" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT46"                    read-address="0xFFCA4974" write-address="0xFFCA4974" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT46.CHID"            parent="SEC0_SSTAT46" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT46.ACT"             parent="SEC0_SSTAT46" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT46.PND"             parent="SEC0_SSTAT46" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT46.ERRC"            parent="SEC0_SSTAT46" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT46.ERR"             parent="SEC0_SSTAT46" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT47"                    read-address="0xFFCA497C" write-address="0xFFCA497C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT47.CHID"            parent="SEC0_SSTAT47" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT47.ACT"             parent="SEC0_SSTAT47" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT47.PND"             parent="SEC0_SSTAT47" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT47.ERRC"            parent="SEC0_SSTAT47" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT47.ERR"             parent="SEC0_SSTAT47" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT48"                    read-address="0xFFCA4984" write-address="0xFFCA4984" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT48.CHID"            parent="SEC0_SSTAT48" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT48.ACT"             parent="SEC0_SSTAT48" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT48.PND"             parent="SEC0_SSTAT48" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT48.ERRC"            parent="SEC0_SSTAT48" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT48.ERR"             parent="SEC0_SSTAT48" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT49"                    read-address="0xFFCA498C" write-address="0xFFCA498C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT49.CHID"            parent="SEC0_SSTAT49" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT49.ACT"             parent="SEC0_SSTAT49" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT49.PND"             parent="SEC0_SSTAT49" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT49.ERRC"            parent="SEC0_SSTAT49" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT49.ERR"             parent="SEC0_SSTAT49" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT50"                    read-address="0xFFCA4994" write-address="0xFFCA4994" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT50.CHID"            parent="SEC0_SSTAT50" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT50.ACT"             parent="SEC0_SSTAT50" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT50.PND"             parent="SEC0_SSTAT50" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT50.ERRC"            parent="SEC0_SSTAT50" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT50.ERR"             parent="SEC0_SSTAT50" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT51"                    read-address="0xFFCA499C" write-address="0xFFCA499C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT51.CHID"            parent="SEC0_SSTAT51" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT51.ACT"             parent="SEC0_SSTAT51" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT51.PND"             parent="SEC0_SSTAT51" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT51.ERRC"            parent="SEC0_SSTAT51" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT51.ERR"             parent="SEC0_SSTAT51" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT52"                    read-address="0xFFCA49A4" write-address="0xFFCA49A4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT52.CHID"            parent="SEC0_SSTAT52" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT52.ACT"             parent="SEC0_SSTAT52" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT52.PND"             parent="SEC0_SSTAT52" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT52.ERRC"            parent="SEC0_SSTAT52" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT52.ERR"             parent="SEC0_SSTAT52" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT53"                    read-address="0xFFCA49AC" write-address="0xFFCA49AC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT53.CHID"            parent="SEC0_SSTAT53" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT53.ACT"             parent="SEC0_SSTAT53" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT53.PND"             parent="SEC0_SSTAT53" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT53.ERRC"            parent="SEC0_SSTAT53" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT53.ERR"             parent="SEC0_SSTAT53" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT54"                    read-address="0xFFCA49B4" write-address="0xFFCA49B4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT54.CHID"            parent="SEC0_SSTAT54" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT54.ACT"             parent="SEC0_SSTAT54" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT54.PND"             parent="SEC0_SSTAT54" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT54.ERRC"            parent="SEC0_SSTAT54" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT54.ERR"             parent="SEC0_SSTAT54" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT55"                    read-address="0xFFCA49BC" write-address="0xFFCA49BC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT55.CHID"            parent="SEC0_SSTAT55" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT55.ACT"             parent="SEC0_SSTAT55" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT55.PND"             parent="SEC0_SSTAT55" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT55.ERRC"            parent="SEC0_SSTAT55" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT55.ERR"             parent="SEC0_SSTAT55" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT56"                    read-address="0xFFCA49C4" write-address="0xFFCA49C4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT56.CHID"            parent="SEC0_SSTAT56" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT56.ACT"             parent="SEC0_SSTAT56" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT56.PND"             parent="SEC0_SSTAT56" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT56.ERRC"            parent="SEC0_SSTAT56" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT56.ERR"             parent="SEC0_SSTAT56" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT57"                    read-address="0xFFCA49CC" write-address="0xFFCA49CC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT57.CHID"            parent="SEC0_SSTAT57" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT57.ACT"             parent="SEC0_SSTAT57" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT57.PND"             parent="SEC0_SSTAT57" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT57.ERRC"            parent="SEC0_SSTAT57" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT57.ERR"             parent="SEC0_SSTAT57" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT58"                    read-address="0xFFCA49D4" write-address="0xFFCA49D4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT58.CHID"            parent="SEC0_SSTAT58" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT58.ACT"             parent="SEC0_SSTAT58" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT58.PND"             parent="SEC0_SSTAT58" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT58.ERRC"            parent="SEC0_SSTAT58" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT58.ERR"             parent="SEC0_SSTAT58" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT59"                    read-address="0xFFCA49DC" write-address="0xFFCA49DC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT59.CHID"            parent="SEC0_SSTAT59" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT59.ACT"             parent="SEC0_SSTAT59" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT59.PND"             parent="SEC0_SSTAT59" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT59.ERRC"            parent="SEC0_SSTAT59" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT59.ERR"             parent="SEC0_SSTAT59" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT60"                    read-address="0xFFCA49E4" write-address="0xFFCA49E4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT60.CHID"            parent="SEC0_SSTAT60" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT60.ACT"             parent="SEC0_SSTAT60" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT60.PND"             parent="SEC0_SSTAT60" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT60.ERRC"            parent="SEC0_SSTAT60" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT60.ERR"             parent="SEC0_SSTAT60" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT61"                    read-address="0xFFCA49EC" write-address="0xFFCA49EC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT61.CHID"            parent="SEC0_SSTAT61" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT61.ACT"             parent="SEC0_SSTAT61" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT61.PND"             parent="SEC0_SSTAT61" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT61.ERRC"            parent="SEC0_SSTAT61" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT61.ERR"             parent="SEC0_SSTAT61" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT62"                    read-address="0xFFCA49F4" write-address="0xFFCA49F4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT62.CHID"            parent="SEC0_SSTAT62" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT62.ACT"             parent="SEC0_SSTAT62" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT62.PND"             parent="SEC0_SSTAT62" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT62.ERRC"            parent="SEC0_SSTAT62" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT62.ERR"             parent="SEC0_SSTAT62" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT63"                    read-address="0xFFCA49FC" write-address="0xFFCA49FC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT63.CHID"            parent="SEC0_SSTAT63" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT63.ACT"             parent="SEC0_SSTAT63" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT63.PND"             parent="SEC0_SSTAT63" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT63.ERRC"            parent="SEC0_SSTAT63" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT63.ERR"             parent="SEC0_SSTAT63" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT64"                    read-address="0xFFCA4A04" write-address="0xFFCA4A04" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT64.CHID"            parent="SEC0_SSTAT64" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT64.ACT"             parent="SEC0_SSTAT64" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT64.PND"             parent="SEC0_SSTAT64" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT64.ERRC"            parent="SEC0_SSTAT64" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT64.ERR"             parent="SEC0_SSTAT64" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT65"                    read-address="0xFFCA4A0C" write-address="0xFFCA4A0C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT65.CHID"            parent="SEC0_SSTAT65" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT65.ACT"             parent="SEC0_SSTAT65" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT65.PND"             parent="SEC0_SSTAT65" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT65.ERRC"            parent="SEC0_SSTAT65" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT65.ERR"             parent="SEC0_SSTAT65" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT66"                    read-address="0xFFCA4A14" write-address="0xFFCA4A14" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT66.CHID"            parent="SEC0_SSTAT66" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT66.ACT"             parent="SEC0_SSTAT66" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT66.PND"             parent="SEC0_SSTAT66" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT66.ERRC"            parent="SEC0_SSTAT66" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT66.ERR"             parent="SEC0_SSTAT66" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT67"                    read-address="0xFFCA4A1C" write-address="0xFFCA4A1C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT67.CHID"            parent="SEC0_SSTAT67" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT67.ACT"             parent="SEC0_SSTAT67" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT67.PND"             parent="SEC0_SSTAT67" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT67.ERRC"            parent="SEC0_SSTAT67" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT67.ERR"             parent="SEC0_SSTAT67" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT68"                    read-address="0xFFCA4A24" write-address="0xFFCA4A24" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT68.CHID"            parent="SEC0_SSTAT68" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT68.ACT"             parent="SEC0_SSTAT68" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT68.PND"             parent="SEC0_SSTAT68" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT68.ERRC"            parent="SEC0_SSTAT68" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT68.ERR"             parent="SEC0_SSTAT68" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT69"                    read-address="0xFFCA4A2C" write-address="0xFFCA4A2C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT69.CHID"            parent="SEC0_SSTAT69" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT69.ACT"             parent="SEC0_SSTAT69" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT69.PND"             parent="SEC0_SSTAT69" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT69.ERRC"            parent="SEC0_SSTAT69" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT69.ERR"             parent="SEC0_SSTAT69" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT70"                    read-address="0xFFCA4A34" write-address="0xFFCA4A34" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT70.CHID"            parent="SEC0_SSTAT70" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT70.ACT"             parent="SEC0_SSTAT70" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT70.PND"             parent="SEC0_SSTAT70" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT70.ERRC"            parent="SEC0_SSTAT70" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT70.ERR"             parent="SEC0_SSTAT70" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT71"                    read-address="0xFFCA4A3C" write-address="0xFFCA4A3C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT71.CHID"            parent="SEC0_SSTAT71" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT71.ACT"             parent="SEC0_SSTAT71" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT71.PND"             parent="SEC0_SSTAT71" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT71.ERRC"            parent="SEC0_SSTAT71" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT71.ERR"             parent="SEC0_SSTAT71" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT72"                    read-address="0xFFCA4A44" write-address="0xFFCA4A44" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT72.CHID"            parent="SEC0_SSTAT72" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT72.ACT"             parent="SEC0_SSTAT72" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT72.PND"             parent="SEC0_SSTAT72" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT72.ERRC"            parent="SEC0_SSTAT72" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT72.ERR"             parent="SEC0_SSTAT72" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT73"                    read-address="0xFFCA4A4C" write-address="0xFFCA4A4C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT73.CHID"            parent="SEC0_SSTAT73" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT73.ACT"             parent="SEC0_SSTAT73" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT73.PND"             parent="SEC0_SSTAT73" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT73.ERRC"            parent="SEC0_SSTAT73" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT73.ERR"             parent="SEC0_SSTAT73" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT74"                    read-address="0xFFCA4A54" write-address="0xFFCA4A54" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT74.CHID"            parent="SEC0_SSTAT74" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT74.ACT"             parent="SEC0_SSTAT74" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT74.PND"             parent="SEC0_SSTAT74" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT74.ERRC"            parent="SEC0_SSTAT74" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT74.ERR"             parent="SEC0_SSTAT74" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT75"                    read-address="0xFFCA4A5C" write-address="0xFFCA4A5C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT75.CHID"            parent="SEC0_SSTAT75" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT75.ACT"             parent="SEC0_SSTAT75" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT75.PND"             parent="SEC0_SSTAT75" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT75.ERRC"            parent="SEC0_SSTAT75" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT75.ERR"             parent="SEC0_SSTAT75" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT76"                    read-address="0xFFCA4A64" write-address="0xFFCA4A64" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT76.CHID"            parent="SEC0_SSTAT76" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT76.ACT"             parent="SEC0_SSTAT76" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT76.PND"             parent="SEC0_SSTAT76" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT76.ERRC"            parent="SEC0_SSTAT76" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT76.ERR"             parent="SEC0_SSTAT76" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT77"                    read-address="0xFFCA4A6C" write-address="0xFFCA4A6C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT77.CHID"            parent="SEC0_SSTAT77" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT77.ACT"             parent="SEC0_SSTAT77" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT77.PND"             parent="SEC0_SSTAT77" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT77.ERRC"            parent="SEC0_SSTAT77" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT77.ERR"             parent="SEC0_SSTAT77" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT78"                    read-address="0xFFCA4A74" write-address="0xFFCA4A74" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT78.CHID"            parent="SEC0_SSTAT78" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT78.ACT"             parent="SEC0_SSTAT78" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT78.PND"             parent="SEC0_SSTAT78" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT78.ERRC"            parent="SEC0_SSTAT78" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT78.ERR"             parent="SEC0_SSTAT78" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT79"                    read-address="0xFFCA4A7C" write-address="0xFFCA4A7C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT79.CHID"            parent="SEC0_SSTAT79" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT79.ACT"             parent="SEC0_SSTAT79" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT79.PND"             parent="SEC0_SSTAT79" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT79.ERRC"            parent="SEC0_SSTAT79" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT79.ERR"             parent="SEC0_SSTAT79" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT80"                    read-address="0xFFCA4A84" write-address="0xFFCA4A84" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT80.CHID"            parent="SEC0_SSTAT80" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT80.ACT"             parent="SEC0_SSTAT80" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT80.PND"             parent="SEC0_SSTAT80" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT80.ERRC"            parent="SEC0_SSTAT80" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT80.ERR"             parent="SEC0_SSTAT80" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT81"                    read-address="0xFFCA4A8C" write-address="0xFFCA4A8C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT81.CHID"            parent="SEC0_SSTAT81" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT81.ACT"             parent="SEC0_SSTAT81" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT81.PND"             parent="SEC0_SSTAT81" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT81.ERRC"            parent="SEC0_SSTAT81" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT81.ERR"             parent="SEC0_SSTAT81" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT82"                    read-address="0xFFCA4A94" write-address="0xFFCA4A94" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT82.CHID"            parent="SEC0_SSTAT82" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT82.ACT"             parent="SEC0_SSTAT82" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT82.PND"             parent="SEC0_SSTAT82" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT82.ERRC"            parent="SEC0_SSTAT82" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT82.ERR"             parent="SEC0_SSTAT82" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT83"                    read-address="0xFFCA4A9C" write-address="0xFFCA4A9C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT83.CHID"            parent="SEC0_SSTAT83" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT83.ACT"             parent="SEC0_SSTAT83" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT83.PND"             parent="SEC0_SSTAT83" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT83.ERRC"            parent="SEC0_SSTAT83" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT83.ERR"             parent="SEC0_SSTAT83" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT84"                    read-address="0xFFCA4AA4" write-address="0xFFCA4AA4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT84.CHID"            parent="SEC0_SSTAT84" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT84.ACT"             parent="SEC0_SSTAT84" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT84.PND"             parent="SEC0_SSTAT84" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT84.ERRC"            parent="SEC0_SSTAT84" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT84.ERR"             parent="SEC0_SSTAT84" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT85"                    read-address="0xFFCA4AAC" write-address="0xFFCA4AAC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT85.CHID"            parent="SEC0_SSTAT85" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT85.ACT"             parent="SEC0_SSTAT85" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT85.PND"             parent="SEC0_SSTAT85" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT85.ERRC"            parent="SEC0_SSTAT85" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT85.ERR"             parent="SEC0_SSTAT85" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT86"                    read-address="0xFFCA4AB4" write-address="0xFFCA4AB4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT86.CHID"            parent="SEC0_SSTAT86" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT86.ACT"             parent="SEC0_SSTAT86" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT86.PND"             parent="SEC0_SSTAT86" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT86.ERRC"            parent="SEC0_SSTAT86" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT86.ERR"             parent="SEC0_SSTAT86" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT87"                    read-address="0xFFCA4ABC" write-address="0xFFCA4ABC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT87.CHID"            parent="SEC0_SSTAT87" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT87.ACT"             parent="SEC0_SSTAT87" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT87.PND"             parent="SEC0_SSTAT87" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT87.ERRC"            parent="SEC0_SSTAT87" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT87.ERR"             parent="SEC0_SSTAT87" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT88"                    read-address="0xFFCA4AC4" write-address="0xFFCA4AC4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT88.CHID"            parent="SEC0_SSTAT88" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT88.ACT"             parent="SEC0_SSTAT88" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT88.PND"             parent="SEC0_SSTAT88" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT88.ERRC"            parent="SEC0_SSTAT88" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT88.ERR"             parent="SEC0_SSTAT88" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT89"                    read-address="0xFFCA4ACC" write-address="0xFFCA4ACC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT89.CHID"            parent="SEC0_SSTAT89" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT89.ACT"             parent="SEC0_SSTAT89" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT89.PND"             parent="SEC0_SSTAT89" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT89.ERRC"            parent="SEC0_SSTAT89" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT89.ERR"             parent="SEC0_SSTAT89" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT90"                    read-address="0xFFCA4AD4" write-address="0xFFCA4AD4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT90.CHID"            parent="SEC0_SSTAT90" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT90.ACT"             parent="SEC0_SSTAT90" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT90.PND"             parent="SEC0_SSTAT90" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT90.ERRC"            parent="SEC0_SSTAT90" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT90.ERR"             parent="SEC0_SSTAT90" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT91"                    read-address="0xFFCA4ADC" write-address="0xFFCA4ADC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT91.CHID"            parent="SEC0_SSTAT91" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT91.ACT"             parent="SEC0_SSTAT91" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT91.PND"             parent="SEC0_SSTAT91" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT91.ERRC"            parent="SEC0_SSTAT91" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT91.ERR"             parent="SEC0_SSTAT91" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT92"                    read-address="0xFFCA4AE4" write-address="0xFFCA4AE4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT92.CHID"            parent="SEC0_SSTAT92" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT92.ACT"             parent="SEC0_SSTAT92" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT92.PND"             parent="SEC0_SSTAT92" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT92.ERRC"            parent="SEC0_SSTAT92" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT92.ERR"             parent="SEC0_SSTAT92" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT93"                    read-address="0xFFCA4AEC" write-address="0xFFCA4AEC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT93.CHID"            parent="SEC0_SSTAT93" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT93.ACT"             parent="SEC0_SSTAT93" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT93.PND"             parent="SEC0_SSTAT93" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT93.ERRC"            parent="SEC0_SSTAT93" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT93.ERR"             parent="SEC0_SSTAT93" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT94"                    read-address="0xFFCA4AF4" write-address="0xFFCA4AF4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT94.CHID"            parent="SEC0_SSTAT94" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT94.ACT"             parent="SEC0_SSTAT94" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT94.PND"             parent="SEC0_SSTAT94" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT94.ERRC"            parent="SEC0_SSTAT94" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT94.ERR"             parent="SEC0_SSTAT94" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT95"                    read-address="0xFFCA4AFC" write-address="0xFFCA4AFC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT95.CHID"            parent="SEC0_SSTAT95" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT95.ACT"             parent="SEC0_SSTAT95" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT95.PND"             parent="SEC0_SSTAT95" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT95.ERRC"            parent="SEC0_SSTAT95" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT95.ERR"             parent="SEC0_SSTAT95" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT96"                    read-address="0xFFCA4B04" write-address="0xFFCA4B04" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT96.CHID"            parent="SEC0_SSTAT96" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT96.ACT"             parent="SEC0_SSTAT96" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT96.PND"             parent="SEC0_SSTAT96" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT96.ERRC"            parent="SEC0_SSTAT96" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT96.ERR"             parent="SEC0_SSTAT96" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT97"                    read-address="0xFFCA4B0C" write-address="0xFFCA4B0C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT97.CHID"            parent="SEC0_SSTAT97" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT97.ACT"             parent="SEC0_SSTAT97" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT97.PND"             parent="SEC0_SSTAT97" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT97.ERRC"            parent="SEC0_SSTAT97" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT97.ERR"             parent="SEC0_SSTAT97" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT98"                    read-address="0xFFCA4B14" write-address="0xFFCA4B14" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT98.CHID"            parent="SEC0_SSTAT98" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT98.ACT"             parent="SEC0_SSTAT98" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT98.PND"             parent="SEC0_SSTAT98" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT98.ERRC"            parent="SEC0_SSTAT98" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT98.ERR"             parent="SEC0_SSTAT98" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT99"                    read-address="0xFFCA4B1C" write-address="0xFFCA4B1C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT99.CHID"            parent="SEC0_SSTAT99" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT99.ACT"             parent="SEC0_SSTAT99" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT99.PND"             parent="SEC0_SSTAT99" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT99.ERRC"            parent="SEC0_SSTAT99" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT99.ERR"             parent="SEC0_SSTAT99" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT100"                   read-address="0xFFCA4B24" write-address="0xFFCA4B24" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT100.CHID"           parent="SEC0_SSTAT100" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT100.ACT"            parent="SEC0_SSTAT100" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT100.PND"            parent="SEC0_SSTAT100" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT100.ERRC"           parent="SEC0_SSTAT100" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT100.ERR"            parent="SEC0_SSTAT100" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT101"                   read-address="0xFFCA4B2C" write-address="0xFFCA4B2C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT101.CHID"           parent="SEC0_SSTAT101" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT101.ACT"            parent="SEC0_SSTAT101" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT101.PND"            parent="SEC0_SSTAT101" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT101.ERRC"           parent="SEC0_SSTAT101" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT101.ERR"            parent="SEC0_SSTAT101" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT102"                   read-address="0xFFCA4B34" write-address="0xFFCA4B34" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT102.CHID"           parent="SEC0_SSTAT102" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT102.ACT"            parent="SEC0_SSTAT102" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT102.PND"            parent="SEC0_SSTAT102" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT102.ERRC"           parent="SEC0_SSTAT102" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT102.ERR"            parent="SEC0_SSTAT102" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT103"                   read-address="0xFFCA4B3C" write-address="0xFFCA4B3C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT103.CHID"           parent="SEC0_SSTAT103" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT103.ACT"            parent="SEC0_SSTAT103" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT103.PND"            parent="SEC0_SSTAT103" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT103.ERRC"           parent="SEC0_SSTAT103" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT103.ERR"            parent="SEC0_SSTAT103" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT104"                   read-address="0xFFCA4B44" write-address="0xFFCA4B44" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT104.CHID"           parent="SEC0_SSTAT104" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT104.ACT"            parent="SEC0_SSTAT104" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT104.PND"            parent="SEC0_SSTAT104" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT104.ERRC"           parent="SEC0_SSTAT104" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT104.ERR"            parent="SEC0_SSTAT104" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT105"                   read-address="0xFFCA4B4C" write-address="0xFFCA4B4C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT105.CHID"           parent="SEC0_SSTAT105" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT105.ACT"            parent="SEC0_SSTAT105" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT105.PND"            parent="SEC0_SSTAT105" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT105.ERRC"           parent="SEC0_SSTAT105" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT105.ERR"            parent="SEC0_SSTAT105" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT106"                   read-address="0xFFCA4B54" write-address="0xFFCA4B54" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT106.CHID"           parent="SEC0_SSTAT106" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT106.ACT"            parent="SEC0_SSTAT106" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT106.PND"            parent="SEC0_SSTAT106" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT106.ERRC"           parent="SEC0_SSTAT106" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT106.ERR"            parent="SEC0_SSTAT106" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT107"                   read-address="0xFFCA4B5C" write-address="0xFFCA4B5C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT107.CHID"           parent="SEC0_SSTAT107" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT107.ACT"            parent="SEC0_SSTAT107" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT107.PND"            parent="SEC0_SSTAT107" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT107.ERRC"           parent="SEC0_SSTAT107" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT107.ERR"            parent="SEC0_SSTAT107" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT108"                   read-address="0xFFCA4B64" write-address="0xFFCA4B64" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT108.CHID"           parent="SEC0_SSTAT108" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT108.ACT"            parent="SEC0_SSTAT108" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT108.PND"            parent="SEC0_SSTAT108" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT108.ERRC"           parent="SEC0_SSTAT108" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT108.ERR"            parent="SEC0_SSTAT108" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT109"                   read-address="0xFFCA4B6C" write-address="0xFFCA4B6C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT109.CHID"           parent="SEC0_SSTAT109" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT109.ACT"            parent="SEC0_SSTAT109" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT109.PND"            parent="SEC0_SSTAT109" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT109.ERRC"           parent="SEC0_SSTAT109" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT109.ERR"            parent="SEC0_SSTAT109" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT110"                   read-address="0xFFCA4B74" write-address="0xFFCA4B74" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT110.CHID"           parent="SEC0_SSTAT110" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT110.ACT"            parent="SEC0_SSTAT110" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT110.PND"            parent="SEC0_SSTAT110" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT110.ERRC"           parent="SEC0_SSTAT110" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT110.ERR"            parent="SEC0_SSTAT110" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT111"                   read-address="0xFFCA4B7C" write-address="0xFFCA4B7C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT111.CHID"           parent="SEC0_SSTAT111" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT111.ACT"            parent="SEC0_SSTAT111" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT111.PND"            parent="SEC0_SSTAT111" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT111.ERRC"           parent="SEC0_SSTAT111" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT111.ERR"            parent="SEC0_SSTAT111" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT112"                   read-address="0xFFCA4B84" write-address="0xFFCA4B84" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT112.CHID"           parent="SEC0_SSTAT112" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT112.ACT"            parent="SEC0_SSTAT112" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT112.PND"            parent="SEC0_SSTAT112" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT112.ERRC"           parent="SEC0_SSTAT112" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT112.ERR"            parent="SEC0_SSTAT112" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT113"                   read-address="0xFFCA4B8C" write-address="0xFFCA4B8C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT113.CHID"           parent="SEC0_SSTAT113" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT113.ACT"            parent="SEC0_SSTAT113" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT113.PND"            parent="SEC0_SSTAT113" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT113.ERRC"           parent="SEC0_SSTAT113" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT113.ERR"            parent="SEC0_SSTAT113" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT114"                   read-address="0xFFCA4B94" write-address="0xFFCA4B94" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT114.CHID"           parent="SEC0_SSTAT114" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT114.ACT"            parent="SEC0_SSTAT114" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT114.PND"            parent="SEC0_SSTAT114" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT114.ERRC"           parent="SEC0_SSTAT114" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT114.ERR"            parent="SEC0_SSTAT114" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT115"                   read-address="0xFFCA4B9C" write-address="0xFFCA4B9C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT115.CHID"           parent="SEC0_SSTAT115" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT115.ACT"            parent="SEC0_SSTAT115" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT115.PND"            parent="SEC0_SSTAT115" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT115.ERRC"           parent="SEC0_SSTAT115" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT115.ERR"            parent="SEC0_SSTAT115" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT116"                   read-address="0xFFCA4BA4" write-address="0xFFCA4BA4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT116.CHID"           parent="SEC0_SSTAT116" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT116.ACT"            parent="SEC0_SSTAT116" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT116.PND"            parent="SEC0_SSTAT116" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT116.ERRC"           parent="SEC0_SSTAT116" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT116.ERR"            parent="SEC0_SSTAT116" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT117"                   read-address="0xFFCA4BAC" write-address="0xFFCA4BAC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT117.CHID"           parent="SEC0_SSTAT117" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT117.ACT"            parent="SEC0_SSTAT117" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT117.PND"            parent="SEC0_SSTAT117" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT117.ERRC"           parent="SEC0_SSTAT117" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT117.ERR"            parent="SEC0_SSTAT117" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT118"                   read-address="0xFFCA4BB4" write-address="0xFFCA4BB4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT118.CHID"           parent="SEC0_SSTAT118" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT118.ACT"            parent="SEC0_SSTAT118" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT118.PND"            parent="SEC0_SSTAT118" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT118.ERRC"           parent="SEC0_SSTAT118" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT118.ERR"            parent="SEC0_SSTAT118" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT119"                   read-address="0xFFCA4BBC" write-address="0xFFCA4BBC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT119.CHID"           parent="SEC0_SSTAT119" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT119.ACT"            parent="SEC0_SSTAT119" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT119.PND"            parent="SEC0_SSTAT119" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT119.ERRC"           parent="SEC0_SSTAT119" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT119.ERR"            parent="SEC0_SSTAT119" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT120"                   read-address="0xFFCA4BC4" write-address="0xFFCA4BC4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT120.CHID"           parent="SEC0_SSTAT120" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT120.ACT"            parent="SEC0_SSTAT120" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT120.PND"            parent="SEC0_SSTAT120" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT120.ERRC"           parent="SEC0_SSTAT120" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT120.ERR"            parent="SEC0_SSTAT120" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT121"                   read-address="0xFFCA4BCC" write-address="0xFFCA4BCC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT121.CHID"           parent="SEC0_SSTAT121" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT121.ACT"            parent="SEC0_SSTAT121" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT121.PND"            parent="SEC0_SSTAT121" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT121.ERRC"           parent="SEC0_SSTAT121" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT121.ERR"            parent="SEC0_SSTAT121" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT122"                   read-address="0xFFCA4BD4" write-address="0xFFCA4BD4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT122.CHID"           parent="SEC0_SSTAT122" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT122.ACT"            parent="SEC0_SSTAT122" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT122.PND"            parent="SEC0_SSTAT122" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT122.ERRC"           parent="SEC0_SSTAT122" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT122.ERR"            parent="SEC0_SSTAT122" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT123"                   read-address="0xFFCA4BDC" write-address="0xFFCA4BDC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT123.CHID"           parent="SEC0_SSTAT123" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT123.ACT"            parent="SEC0_SSTAT123" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT123.PND"            parent="SEC0_SSTAT123" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT123.ERRC"           parent="SEC0_SSTAT123" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT123.ERR"            parent="SEC0_SSTAT123" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT124"                   read-address="0xFFCA4BE4" write-address="0xFFCA4BE4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT124.CHID"           parent="SEC0_SSTAT124" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT124.ACT"            parent="SEC0_SSTAT124" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT124.PND"            parent="SEC0_SSTAT124" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT124.ERRC"           parent="SEC0_SSTAT124" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT124.ERR"            parent="SEC0_SSTAT124" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT125"                   read-address="0xFFCA4BEC" write-address="0xFFCA4BEC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT125.CHID"           parent="SEC0_SSTAT125" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT125.ACT"            parent="SEC0_SSTAT125" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT125.PND"            parent="SEC0_SSTAT125" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT125.ERRC"           parent="SEC0_SSTAT125" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT125.ERR"            parent="SEC0_SSTAT125" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT126"                   read-address="0xFFCA4BF4" write-address="0xFFCA4BF4" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT126.CHID"           parent="SEC0_SSTAT126" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT126.ACT"            parent="SEC0_SSTAT126" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT126.PND"            parent="SEC0_SSTAT126" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT126.ERRC"           parent="SEC0_SSTAT126" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT126.ERR"            parent="SEC0_SSTAT126" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT127"                   read-address="0xFFCA4BFC" write-address="0xFFCA4BFC" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT127.CHID"           parent="SEC0_SSTAT127" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT127.ACT"            parent="SEC0_SSTAT127" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT127.PND"            parent="SEC0_SSTAT127" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT127.ERRC"           parent="SEC0_SSTAT127" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT127.ERR"            parent="SEC0_SSTAT127" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT128"                   read-address="0xFFCA4C04" write-address="0xFFCA4C04" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT128.CHID"           parent="SEC0_SSTAT128" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT128.ACT"            parent="SEC0_SSTAT128" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT128.PND"            parent="SEC0_SSTAT128" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT128.ERRC"           parent="SEC0_SSTAT128" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT128.ERR"            parent="SEC0_SSTAT128" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT129"                   read-address="0xFFCA4C0C" write-address="0xFFCA4C0C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT129.CHID"           parent="SEC0_SSTAT129" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT129.ACT"            parent="SEC0_SSTAT129" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT129.PND"            parent="SEC0_SSTAT129" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT129.ERRC"           parent="SEC0_SSTAT129" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT129.ERR"            parent="SEC0_SSTAT129" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT130"                   read-address="0xFFCA4C14" write-address="0xFFCA4C14" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT130.CHID"           parent="SEC0_SSTAT130" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT130.ACT"            parent="SEC0_SSTAT130" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT130.PND"            parent="SEC0_SSTAT130" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT130.ERRC"           parent="SEC0_SSTAT130" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT130.ERR"            parent="SEC0_SSTAT130" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT131"                   read-address="0xFFCA4C1C" write-address="0xFFCA4C1C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT131.CHID"           parent="SEC0_SSTAT131" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT131.ACT"            parent="SEC0_SSTAT131" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT131.PND"            parent="SEC0_SSTAT131" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT131.ERRC"           parent="SEC0_SSTAT131" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT131.ERR"            parent="SEC0_SSTAT131" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT132"                   read-address="0xFFCA4C24" write-address="0xFFCA4C24" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT132.CHID"           parent="SEC0_SSTAT132" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT132.ACT"            parent="SEC0_SSTAT132" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT132.PND"            parent="SEC0_SSTAT132" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT132.ERRC"           parent="SEC0_SSTAT132" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT132.ERR"            parent="SEC0_SSTAT132" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT133"                   read-address="0xFFCA4C2C" write-address="0xFFCA4C2C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT133.CHID"           parent="SEC0_SSTAT133" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT133.ACT"            parent="SEC0_SSTAT133" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT133.PND"            parent="SEC0_SSTAT133" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT133.ERRC"           parent="SEC0_SSTAT133" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT133.ERR"            parent="SEC0_SSTAT133" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT134"                   read-address="0xFFCA4C34" write-address="0xFFCA4C34" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT134.CHID"           parent="SEC0_SSTAT134" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT134.ACT"            parent="SEC0_SSTAT134" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT134.PND"            parent="SEC0_SSTAT134" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT134.ERRC"           parent="SEC0_SSTAT134" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT134.ERR"            parent="SEC0_SSTAT134" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT135"                   read-address="0xFFCA4C3C" write-address="0xFFCA4C3C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT135.CHID"           parent="SEC0_SSTAT135" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT135.ACT"            parent="SEC0_SSTAT135" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT135.PND"            parent="SEC0_SSTAT135" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT135.ERRC"           parent="SEC0_SSTAT135" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT135.ERR"            parent="SEC0_SSTAT135" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT136"                   read-address="0xFFCA4C44" write-address="0xFFCA4C44" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT136.CHID"           parent="SEC0_SSTAT136" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT136.ACT"            parent="SEC0_SSTAT136" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT136.PND"            parent="SEC0_SSTAT136" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT136.ERRC"           parent="SEC0_SSTAT136" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT136.ERR"            parent="SEC0_SSTAT136" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT137"                   read-address="0xFFCA4C4C" write-address="0xFFCA4C4C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT137.CHID"           parent="SEC0_SSTAT137" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT137.ACT"            parent="SEC0_SSTAT137" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT137.PND"            parent="SEC0_SSTAT137" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT137.ERRC"           parent="SEC0_SSTAT137" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT137.ERR"            parent="SEC0_SSTAT137" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT138"                   read-address="0xFFCA4C54" write-address="0xFFCA4C54" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT138.CHID"           parent="SEC0_SSTAT138" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT138.ACT"            parent="SEC0_SSTAT138" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT138.PND"            parent="SEC0_SSTAT138" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT138.ERRC"           parent="SEC0_SSTAT138" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT138.ERR"            parent="SEC0_SSTAT138" bit-position="1" bit-size="1" description="Error" />
<register name="SEC0_SSTAT139"                   read-address="0xFFCA4C5C" write-address="0xFFCA4C5C" bit-size="32" type="IO" mask="FFFFFFFF" group="SEC0" description="SEC0 Source Status Register n" />
   <register name="SEC0_SSTAT139.CHID"           parent="SEC0_SSTAT139" bit-position="16" bit-size="8" description="Channel ID" />
   <register name="SEC0_SSTAT139.ACT"            parent="SEC0_SSTAT139" bit-position="9" bit-size="1" description="Active Source" />
   <register name="SEC0_SSTAT139.PND"            parent="SEC0_SSTAT139" bit-position="8" bit-size="1" description="Pending Source" />
   <register name="SEC0_SSTAT139.ERRC"           parent="SEC0_SSTAT139" bit-position="4" bit-size="2" description="Error Cause" />
   <register name="SEC0_SSTAT139.ERR"            parent="SEC0_SSTAT139" bit-position="1" bit-size="1" description="Error" />

<!-- ****************************** -->
<!-- ***  Trigger Routing Unit  *** -->
<!-- ****************************** -->


<!-- ************** -->
<!-- ***  TRU0  *** -->
<!-- ************** -->

<register name="TRU0_SSR0"                       read-address="0xFFCA5000" write-address="0xFFCA5000" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR0.LOCK"               parent="TRU0_SSR0" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR0.SSR"                parent="TRU0_SSR0" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR1"                       read-address="0xFFCA5004" write-address="0xFFCA5004" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR1.LOCK"               parent="TRU0_SSR1" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR1.SSR"                parent="TRU0_SSR1" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR2"                       read-address="0xFFCA5008" write-address="0xFFCA5008" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR2.LOCK"               parent="TRU0_SSR2" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR2.SSR"                parent="TRU0_SSR2" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR3"                       read-address="0xFFCA500C" write-address="0xFFCA500C" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR3.LOCK"               parent="TRU0_SSR3" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR3.SSR"                parent="TRU0_SSR3" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR4"                       read-address="0xFFCA5010" write-address="0xFFCA5010" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR4.LOCK"               parent="TRU0_SSR4" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR4.SSR"                parent="TRU0_SSR4" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR5"                       read-address="0xFFCA5014" write-address="0xFFCA5014" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR5.LOCK"               parent="TRU0_SSR5" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR5.SSR"                parent="TRU0_SSR5" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR6"                       read-address="0xFFCA5018" write-address="0xFFCA5018" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR6.LOCK"               parent="TRU0_SSR6" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR6.SSR"                parent="TRU0_SSR6" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR7"                       read-address="0xFFCA501C" write-address="0xFFCA501C" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR7.LOCK"               parent="TRU0_SSR7" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR7.SSR"                parent="TRU0_SSR7" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR8"                       read-address="0xFFCA5020" write-address="0xFFCA5020" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR8.LOCK"               parent="TRU0_SSR8" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR8.SSR"                parent="TRU0_SSR8" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR9"                       read-address="0xFFCA5024" write-address="0xFFCA5024" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR9.LOCK"               parent="TRU0_SSR9" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR9.SSR"                parent="TRU0_SSR9" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR10"                      read-address="0xFFCA5028" write-address="0xFFCA5028" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR10.LOCK"              parent="TRU0_SSR10" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR10.SSR"               parent="TRU0_SSR10" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR11"                      read-address="0xFFCA502C" write-address="0xFFCA502C" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR11.LOCK"              parent="TRU0_SSR11" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR11.SSR"               parent="TRU0_SSR11" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR12"                      read-address="0xFFCA5030" write-address="0xFFCA5030" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR12.LOCK"              parent="TRU0_SSR12" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR12.SSR"               parent="TRU0_SSR12" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR13"                      read-address="0xFFCA5034" write-address="0xFFCA5034" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR13.LOCK"              parent="TRU0_SSR13" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR13.SSR"               parent="TRU0_SSR13" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR14"                      read-address="0xFFCA5038" write-address="0xFFCA5038" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR14.LOCK"              parent="TRU0_SSR14" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR14.SSR"               parent="TRU0_SSR14" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR15"                      read-address="0xFFCA503C" write-address="0xFFCA503C" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR15.LOCK"              parent="TRU0_SSR15" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR15.SSR"               parent="TRU0_SSR15" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR16"                      read-address="0xFFCA5040" write-address="0xFFCA5040" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR16.LOCK"              parent="TRU0_SSR16" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR16.SSR"               parent="TRU0_SSR16" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR17"                      read-address="0xFFCA5044" write-address="0xFFCA5044" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR17.LOCK"              parent="TRU0_SSR17" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR17.SSR"               parent="TRU0_SSR17" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR18"                      read-address="0xFFCA5048" write-address="0xFFCA5048" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR18.LOCK"              parent="TRU0_SSR18" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR18.SSR"               parent="TRU0_SSR18" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR19"                      read-address="0xFFCA504C" write-address="0xFFCA504C" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR19.LOCK"              parent="TRU0_SSR19" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR19.SSR"               parent="TRU0_SSR19" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR20"                      read-address="0xFFCA5050" write-address="0xFFCA5050" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR20.LOCK"              parent="TRU0_SSR20" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR20.SSR"               parent="TRU0_SSR20" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR21"                      read-address="0xFFCA5054" write-address="0xFFCA5054" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR21.LOCK"              parent="TRU0_SSR21" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR21.SSR"               parent="TRU0_SSR21" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR22"                      read-address="0xFFCA5058" write-address="0xFFCA5058" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR22.LOCK"              parent="TRU0_SSR22" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR22.SSR"               parent="TRU0_SSR22" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR23"                      read-address="0xFFCA505C" write-address="0xFFCA505C" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR23.LOCK"              parent="TRU0_SSR23" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR23.SSR"               parent="TRU0_SSR23" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR24"                      read-address="0xFFCA5060" write-address="0xFFCA5060" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR24.LOCK"              parent="TRU0_SSR24" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR24.SSR"               parent="TRU0_SSR24" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR25"                      read-address="0xFFCA5064" write-address="0xFFCA5064" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR25.LOCK"              parent="TRU0_SSR25" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR25.SSR"               parent="TRU0_SSR25" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR26"                      read-address="0xFFCA5068" write-address="0xFFCA5068" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR26.LOCK"              parent="TRU0_SSR26" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR26.SSR"               parent="TRU0_SSR26" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR27"                      read-address="0xFFCA506C" write-address="0xFFCA506C" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR27.LOCK"              parent="TRU0_SSR27" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR27.SSR"               parent="TRU0_SSR27" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR28"                      read-address="0xFFCA5070" write-address="0xFFCA5070" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR28.LOCK"              parent="TRU0_SSR28" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR28.SSR"               parent="TRU0_SSR28" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR29"                      read-address="0xFFCA5074" write-address="0xFFCA5074" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR29.LOCK"              parent="TRU0_SSR29" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR29.SSR"               parent="TRU0_SSR29" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR30"                      read-address="0xFFCA5078" write-address="0xFFCA5078" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR30.LOCK"              parent="TRU0_SSR30" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR30.SSR"               parent="TRU0_SSR30" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR31"                      read-address="0xFFCA507C" write-address="0xFFCA507C" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR31.LOCK"              parent="TRU0_SSR31" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR31.SSR"               parent="TRU0_SSR31" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR32"                      read-address="0xFFCA5080" write-address="0xFFCA5080" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR32.LOCK"              parent="TRU0_SSR32" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR32.SSR"               parent="TRU0_SSR32" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR33"                      read-address="0xFFCA5084" write-address="0xFFCA5084" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR33.LOCK"              parent="TRU0_SSR33" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR33.SSR"               parent="TRU0_SSR33" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR34"                      read-address="0xFFCA5088" write-address="0xFFCA5088" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR34.LOCK"              parent="TRU0_SSR34" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR34.SSR"               parent="TRU0_SSR34" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR35"                      read-address="0xFFCA508C" write-address="0xFFCA508C" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR35.LOCK"              parent="TRU0_SSR35" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR35.SSR"               parent="TRU0_SSR35" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR36"                      read-address="0xFFCA5090" write-address="0xFFCA5090" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR36.LOCK"              parent="TRU0_SSR36" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR36.SSR"               parent="TRU0_SSR36" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR37"                      read-address="0xFFCA5094" write-address="0xFFCA5094" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR37.LOCK"              parent="TRU0_SSR37" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR37.SSR"               parent="TRU0_SSR37" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR38"                      read-address="0xFFCA5098" write-address="0xFFCA5098" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR38.LOCK"              parent="TRU0_SSR38" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR38.SSR"               parent="TRU0_SSR38" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR39"                      read-address="0xFFCA509C" write-address="0xFFCA509C" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR39.LOCK"              parent="TRU0_SSR39" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR39.SSR"               parent="TRU0_SSR39" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR40"                      read-address="0xFFCA50A0" write-address="0xFFCA50A0" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR40.LOCK"              parent="TRU0_SSR40" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR40.SSR"               parent="TRU0_SSR40" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR41"                      read-address="0xFFCA50A4" write-address="0xFFCA50A4" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR41.LOCK"              parent="TRU0_SSR41" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR41.SSR"               parent="TRU0_SSR41" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR42"                      read-address="0xFFCA50A8" write-address="0xFFCA50A8" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR42.LOCK"              parent="TRU0_SSR42" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR42.SSR"               parent="TRU0_SSR42" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR43"                      read-address="0xFFCA50AC" write-address="0xFFCA50AC" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR43.LOCK"              parent="TRU0_SSR43" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR43.SSR"               parent="TRU0_SSR43" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR44"                      read-address="0xFFCA50B0" write-address="0xFFCA50B0" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR44.LOCK"              parent="TRU0_SSR44" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR44.SSR"               parent="TRU0_SSR44" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR45"                      read-address="0xFFCA50B4" write-address="0xFFCA50B4" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR45.LOCK"              parent="TRU0_SSR45" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR45.SSR"               parent="TRU0_SSR45" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR46"                      read-address="0xFFCA50B8" write-address="0xFFCA50B8" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR46.LOCK"              parent="TRU0_SSR46" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR46.SSR"               parent="TRU0_SSR46" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR47"                      read-address="0xFFCA50BC" write-address="0xFFCA50BC" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR47.LOCK"              parent="TRU0_SSR47" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR47.SSR"               parent="TRU0_SSR47" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR48"                      read-address="0xFFCA50C0" write-address="0xFFCA50C0" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR48.LOCK"              parent="TRU0_SSR48" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR48.SSR"               parent="TRU0_SSR48" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR49"                      read-address="0xFFCA50C4" write-address="0xFFCA50C4" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR49.LOCK"              parent="TRU0_SSR49" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR49.SSR"               parent="TRU0_SSR49" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR50"                      read-address="0xFFCA50C8" write-address="0xFFCA50C8" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR50.LOCK"              parent="TRU0_SSR50" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR50.SSR"               parent="TRU0_SSR50" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR51"                      read-address="0xFFCA50CC" write-address="0xFFCA50CC" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR51.LOCK"              parent="TRU0_SSR51" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR51.SSR"               parent="TRU0_SSR51" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR52"                      read-address="0xFFCA50D0" write-address="0xFFCA50D0" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR52.LOCK"              parent="TRU0_SSR52" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR52.SSR"               parent="TRU0_SSR52" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR53"                      read-address="0xFFCA50D4" write-address="0xFFCA50D4" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR53.LOCK"              parent="TRU0_SSR53" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR53.SSR"               parent="TRU0_SSR53" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR54"                      read-address="0xFFCA50D8" write-address="0xFFCA50D8" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR54.LOCK"              parent="TRU0_SSR54" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR54.SSR"               parent="TRU0_SSR54" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR55"                      read-address="0xFFCA50DC" write-address="0xFFCA50DC" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR55.LOCK"              parent="TRU0_SSR55" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR55.SSR"               parent="TRU0_SSR55" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR56"                      read-address="0xFFCA50E0" write-address="0xFFCA50E0" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR56.LOCK"              parent="TRU0_SSR56" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR56.SSR"               parent="TRU0_SSR56" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR57"                      read-address="0xFFCA50E4" write-address="0xFFCA50E4" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR57.LOCK"              parent="TRU0_SSR57" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR57.SSR"               parent="TRU0_SSR57" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR58"                      read-address="0xFFCA50E8" write-address="0xFFCA50E8" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR58.LOCK"              parent="TRU0_SSR58" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR58.SSR"               parent="TRU0_SSR58" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR59"                      read-address="0xFFCA50EC" write-address="0xFFCA50EC" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR59.LOCK"              parent="TRU0_SSR59" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR59.SSR"               parent="TRU0_SSR59" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR60"                      read-address="0xFFCA50F0" write-address="0xFFCA50F0" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR60.LOCK"              parent="TRU0_SSR60" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR60.SSR"               parent="TRU0_SSR60" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR61"                      read-address="0xFFCA50F4" write-address="0xFFCA50F4" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR61.LOCK"              parent="TRU0_SSR61" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR61.SSR"               parent="TRU0_SSR61" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR62"                      read-address="0xFFCA50F8" write-address="0xFFCA50F8" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR62.LOCK"              parent="TRU0_SSR62" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR62.SSR"               parent="TRU0_SSR62" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR63"                      read-address="0xFFCA50FC" write-address="0xFFCA50FC" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR63.LOCK"              parent="TRU0_SSR63" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR63.SSR"               parent="TRU0_SSR63" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR64"                      read-address="0xFFCA5100" write-address="0xFFCA5100" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR64.LOCK"              parent="TRU0_SSR64" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR64.SSR"               parent="TRU0_SSR64" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR65"                      read-address="0xFFCA5104" write-address="0xFFCA5104" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR65.LOCK"              parent="TRU0_SSR65" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR65.SSR"               parent="TRU0_SSR65" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR66"                      read-address="0xFFCA5108" write-address="0xFFCA5108" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR66.LOCK"              parent="TRU0_SSR66" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR66.SSR"               parent="TRU0_SSR66" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR67"                      read-address="0xFFCA510C" write-address="0xFFCA510C" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR67.LOCK"              parent="TRU0_SSR67" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR67.SSR"               parent="TRU0_SSR67" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR68"                      read-address="0xFFCA5110" write-address="0xFFCA5110" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR68.LOCK"              parent="TRU0_SSR68" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR68.SSR"               parent="TRU0_SSR68" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR69"                      read-address="0xFFCA5114" write-address="0xFFCA5114" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR69.LOCK"              parent="TRU0_SSR69" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR69.SSR"               parent="TRU0_SSR69" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR70"                      read-address="0xFFCA5118" write-address="0xFFCA5118" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR70.LOCK"              parent="TRU0_SSR70" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR70.SSR"               parent="TRU0_SSR70" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR71"                      read-address="0xFFCA511C" write-address="0xFFCA511C" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR71.LOCK"              parent="TRU0_SSR71" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR71.SSR"               parent="TRU0_SSR71" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR72"                      read-address="0xFFCA5120" write-address="0xFFCA5120" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR72.LOCK"              parent="TRU0_SSR72" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR72.SSR"               parent="TRU0_SSR72" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR73"                      read-address="0xFFCA5124" write-address="0xFFCA5124" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR73.LOCK"              parent="TRU0_SSR73" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR73.SSR"               parent="TRU0_SSR73" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR74"                      read-address="0xFFCA5128" write-address="0xFFCA5128" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR74.LOCK"              parent="TRU0_SSR74" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR74.SSR"               parent="TRU0_SSR74" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR75"                      read-address="0xFFCA512C" write-address="0xFFCA512C" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR75.LOCK"              parent="TRU0_SSR75" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR75.SSR"               parent="TRU0_SSR75" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR76"                      read-address="0xFFCA5130" write-address="0xFFCA5130" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR76.LOCK"              parent="TRU0_SSR76" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR76.SSR"               parent="TRU0_SSR76" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR77"                      read-address="0xFFCA5134" write-address="0xFFCA5134" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR77.LOCK"              parent="TRU0_SSR77" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR77.SSR"               parent="TRU0_SSR77" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR78"                      read-address="0xFFCA5138" write-address="0xFFCA5138" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR78.LOCK"              parent="TRU0_SSR78" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR78.SSR"               parent="TRU0_SSR78" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR79"                      read-address="0xFFCA513C" write-address="0xFFCA513C" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR79.LOCK"              parent="TRU0_SSR79" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR79.SSR"               parent="TRU0_SSR79" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR80"                      read-address="0xFFCA5140" write-address="0xFFCA5140" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR80.LOCK"              parent="TRU0_SSR80" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR80.SSR"               parent="TRU0_SSR80" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR81"                      read-address="0xFFCA5144" write-address="0xFFCA5144" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR81.LOCK"              parent="TRU0_SSR81" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR81.SSR"               parent="TRU0_SSR81" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR82"                      read-address="0xFFCA5148" write-address="0xFFCA5148" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR82.LOCK"              parent="TRU0_SSR82" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR82.SSR"               parent="TRU0_SSR82" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR83"                      read-address="0xFFCA514C" write-address="0xFFCA514C" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR83.LOCK"              parent="TRU0_SSR83" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR83.SSR"               parent="TRU0_SSR83" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR84"                      read-address="0xFFCA5150" write-address="0xFFCA5150" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR84.LOCK"              parent="TRU0_SSR84" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR84.SSR"               parent="TRU0_SSR84" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR85"                      read-address="0xFFCA5154" write-address="0xFFCA5154" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR85.LOCK"              parent="TRU0_SSR85" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR85.SSR"               parent="TRU0_SSR85" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_SSR86"                      read-address="0xFFCA5158" write-address="0xFFCA5158" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Slave Select Register" />
   <register name="TRU0_SSR86.LOCK"              parent="TRU0_SSR86" bit-position="31" bit-size="1" description="SSRn Lock" />
   <register name="TRU0_SSR86.SSR"               parent="TRU0_SSR86" bit-position="0" bit-size="8" description="SSRn Slave Select" />
<register name="TRU0_MTR"                        read-address="0xFFCA57E0" write-address="0xFFCA57E0" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Master Trigger Register" />
   <register name="TRU0_MTR.MTR3"                parent="TRU0_MTR" bit-position="24" bit-size="8" description="Master Trigger Register 3" />
   <register name="TRU0_MTR.MTR2"                parent="TRU0_MTR" bit-position="16" bit-size="8" description="Master Trigger Register 2" />
   <register name="TRU0_MTR.MTR1"                parent="TRU0_MTR" bit-position="8" bit-size="8" description="Master Trigger Register 1" />
   <register name="TRU0_MTR.MTR0"                parent="TRU0_MTR" bit-position="0" bit-size="8" description="Master Trigger Register 0" />
<register name="TRU0_ERRADDR"                    read-address="0xFFCA57E8" write-address="0xFFCA57E8" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Error Address Register" />
   <register name="TRU0_ERRADDR.ADDR"            parent="TRU0_ERRADDR" bit-position="0" bit-size="12" description="Error Address" />
<register name="TRU0_STAT"                       read-address="0xFFCA57EC" write-address="0xFFCA57EC" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Status Information Register" />
   <register name="TRU0_STAT.ADDRERR"            parent="TRU0_STAT" bit-position="1" bit-size="1" description="Address Error Status" />
   <register name="TRU0_STAT.LWERR"              parent="TRU0_STAT" bit-position="0" bit-size="1" description="Lock Write Error Status" />
<register name="TRU0_REVID"                      read-address="0xFFCA57F0" write-address="0xFFCA57F0" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Revision ID Register" />
   <register name="TRU0_REVID.MAJOR"             parent="TRU0_REVID" bit-position="4" bit-size="4" description="Major Version ID" />
   <register name="TRU0_REVID.REV"               parent="TRU0_REVID" bit-position="0" bit-size="4" description="Incremental Version ID" />
<register name="TRU0_GCTL"                       read-address="0xFFCA57F4" write-address="0xFFCA57F4" bit-size="32" type="IO" mask="FFFFFFFF" group="TRU0" description="TRU0 Global Control Register" />
   <register name="TRU0_GCTL.LOCK"               parent="TRU0_GCTL" bit-position="31" bit-size="1" description="GCTL Lock Bit" />
   <register name="TRU0_GCTL.MTRL"               parent="TRU0_GCTL" bit-position="2" bit-size="1" description="MTR Lock Bit" />
   <register name="TRU0_GCTL.RESET"              parent="TRU0_GCTL" bit-position="1" bit-size="1" description="Soft Reset" />
   <register name="TRU0_GCTL.EN"                 parent="TRU0_GCTL" bit-position="0" bit-size="1" description="Non-MMR Enable" />

<!-- **************************** -->
<!-- ***  Reset Control Unit  *** -->
<!-- **************************** -->


<!-- ************** -->
<!-- ***  RCU0  *** -->
<!-- ************** -->

<register name="RCU0_CTL"                        read-address="0xFFCA6000" write-address="0xFFCA6000" bit-size="32" type="IO" mask="FFFFFFFF" group="RCU0" description="RCU0 Control Register" />
   <register name="RCU0_CTL.LOCK"                parent="RCU0_CTL" bit-position="31" bit-size="1" description="Lock" />
   <register name="RCU0_CTL.RSTOUTDSRT"          parent="RCU0_CTL" bit-position="2" bit-size="1" description="Reset Out Deassert" />
   <register name="RCU0_CTL.RSTOUTASRT"          parent="RCU0_CTL" bit-position="1" bit-size="1" description="Reset Out Assert" />
   <register name="RCU0_CTL.SYSRST"              parent="RCU0_CTL" bit-position="0" bit-size="1" description="System Reset" />
<register name="RCU0_STAT"                       read-address="0xFFCA6004" write-address="0xFFCA6004" bit-size="32" type="IO" mask="FFFFFFFF" group="RCU0" description="RCU0 Status Register" />
   <register name="RCU0_STAT.RSTOUTERR"          parent="RCU0_STAT" bit-position="18" bit-size="1" description="Reset Out Error" />
   <register name="RCU0_STAT.LWERR"              parent="RCU0_STAT" bit-position="17" bit-size="1" description="Lock Write Error" />
   <register name="RCU0_STAT.ADDRERR"            parent="RCU0_STAT" bit-position="16" bit-size="1" description="Address Error" />
   <register name="RCU0_STAT.BMODE"              parent="RCU0_STAT" bit-position="8" bit-size="4" description="Boot Mode" />
   <register name="RCU0_STAT.RSTOUT"             parent="RCU0_STAT" bit-position="5" bit-size="1" description="Reset Out Status" />
   <register name="RCU0_STAT.SWRST"              parent="RCU0_STAT" bit-position="3" bit-size="1" description="Software Reset" />
   <register name="RCU0_STAT.SSRST"              parent="RCU0_STAT" bit-position="2" bit-size="1" description="System Source Reset" />
   <register name="RCU0_STAT.HBRST"              parent="RCU0_STAT" bit-position="1" bit-size="1" description="Hibernate Reset" />
   <register name="RCU0_STAT.HWRST"              parent="RCU0_STAT" bit-position="0" bit-size="1" description="Hardware Reset" />
<register name="RCU0_CRCTL"                      read-address="0xFFCA6008" write-address="0xFFCA6008" bit-size="32" type="IO" mask="FFFFFFFF" group="RCU0" description="RCU0 Core Reset Control Register" />
   <register name="RCU0_CRCTL.LOCK"              parent="RCU0_CRCTL" bit-position="31" bit-size="1" description="Lock" />
   <register name="RCU0_CRCTL.CR1"               parent="RCU0_CRCTL" bit-position="1" bit-size="1" description="Core Reset n" />
   <register name="RCU0_CRCTL.CR0"               parent="RCU0_CRCTL" bit-position="0" bit-size="1" description="Core Reset n" />
<register name="RCU0_CRSTAT"                     read-address="0xFFCA600C" write-address="0xFFCA600C" bit-size="32" type="IO" mask="FFFFFFFF" group="RCU0" description="RCU0 Core Reset Status Register" />
   <register name="RCU0_CRSTAT.CR1"              parent="RCU0_CRSTAT" bit-position="1" bit-size="1" description="Core Reset n" />
   <register name="RCU0_CRSTAT.CR0"              parent="RCU0_CRSTAT" bit-position="0" bit-size="1" description="Core Reset n" />
<register name="RCU0_SIDIS"                      read-address="0xFFCA6010" write-address="0xFFCA6010" bit-size="32" type="IO" mask="FFFFFFFF" group="RCU0" description="RCU0 System Interface Disable Register" />
   <register name="RCU0_SIDIS.LOCK"              parent="RCU0_SIDIS" bit-position="31" bit-size="1" description="Lock" />
   <register name="RCU0_SIDIS.SI1"               parent="RCU0_SIDIS" bit-position="1" bit-size="1" description="System Interface n" />
   <register name="RCU0_SIDIS.SI0"               parent="RCU0_SIDIS" bit-position="0" bit-size="1" description="System Interface n" />
<register name="RCU0_SISTAT"                     read-address="0xFFCA6014" write-address="0xFFCA6014" bit-size="32" type="IO" mask="FFFFFFFF" group="RCU0" description="RCU0 System Interface Status Register" />
   <register name="RCU0_SISTAT.SI1"              parent="RCU0_SISTAT" bit-position="1" bit-size="1" description="System Interface n" />
   <register name="RCU0_SISTAT.SI0"              parent="RCU0_SISTAT" bit-position="0" bit-size="1" description="System Interface n" />
<register name="RCU0_SVECT_LCK"                  read-address="0xFFCA6018" write-address="0xFFCA6018" bit-size="32" type="IO" mask="FFFFFFFF" group="RCU0" description="RCU0 SVECT Lock Register" />
   <register name="RCU0_SVECT_LCK.LOCK"          parent="RCU0_SVECT_LCK" bit-position="31" bit-size="1" description="Lock" />
   <register name="RCU0_SVECT_LCK.SVECT1"        parent="RCU0_SVECT_LCK" bit-position="1" bit-size="1" description="Software Vector Register n" />
   <register name="RCU0_SVECT_LCK.SVECT0"        parent="RCU0_SVECT_LCK" bit-position="0" bit-size="1" description="Software Vector Register n" />
<register name="RCU0_BCODE"                      read-address="0xFFCA601C" write-address="0xFFCA601C" bit-size="32" type="IO" mask="FFFFFFFF" group="RCU0" description="RCU0 Boot Code Register" />
   <register name="RCU0_BCODE.LOCK"              parent="RCU0_BCODE" bit-position="31" bit-size="1" description="Lock" />
   <register name="RCU0_BCODE.BCODE"             parent="RCU0_BCODE" bit-position="0" bit-size="31" description="Boot Code" />
<register name="RCU0_SVECT0"                     read-address="0xFFCA6020" write-address="0xFFCA6020" bit-size="32" type="IO" mask="FFFFFFFF" group="RCU0" description="RCU0 Software Vector Register n" />
<register name="RCU0_SVECT1"                     read-address="0xFFCA6024" write-address="0xFFCA6024" bit-size="32" type="IO" mask="FFFFFFFF" group="RCU0" description="RCU0 Software Vector Register n" />

<!-- ******************************** -->
<!-- ***  System Protection Unit  *** -->
<!-- ******************************** -->


<!-- ************** -->
<!-- ***  SPU0  *** -->
<!-- ************** -->

<register name="SPU0_CTL"                        read-address="0xFFCA7000" write-address="0xFFCA7000" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Control Register" />
   <register name="SPU0_CTL.WPLCK"               parent="SPU0_CTL" bit-position="16" bit-size="1" description="Write Protect Register Lock" />
   <register name="SPU0_CTL.GLCK"                parent="SPU0_CTL" bit-position="0" bit-size="8" description="Global Lock Disable" />
<register name="SPU0_STAT"                       read-address="0xFFCA7004" write-address="0xFFCA7004" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Status Register" />
   <register name="SPU0_STAT.LWERR"              parent="SPU0_STAT" bit-position="31" bit-size="1" description="Lock Write Error" />
   <register name="SPU0_STAT.ADDRERR"            parent="SPU0_STAT" bit-position="30" bit-size="1" description="Address Error" />
   <register name="SPU0_STAT.GLCK"               parent="SPU0_STAT" bit-position="0" bit-size="1" description="Global Lock Status" />
<register name="SPU0_WP0"                        read-address="0xFFCA7400" write-address="0xFFCA7400" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP0.SM1"                 parent="SPU0_WP0" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP0.SM0"                 parent="SPU0_WP0" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP0.CM1"                 parent="SPU0_WP0" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP0.CM0"                 parent="SPU0_WP0" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP1"                        read-address="0xFFCA7404" write-address="0xFFCA7404" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP1.SM1"                 parent="SPU0_WP1" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP1.SM0"                 parent="SPU0_WP1" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP1.CM1"                 parent="SPU0_WP1" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP1.CM0"                 parent="SPU0_WP1" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP2"                        read-address="0xFFCA7408" write-address="0xFFCA7408" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP2.SM1"                 parent="SPU0_WP2" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP2.SM0"                 parent="SPU0_WP2" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP2.CM1"                 parent="SPU0_WP2" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP2.CM0"                 parent="SPU0_WP2" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP3"                        read-address="0xFFCA740C" write-address="0xFFCA740C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP3.SM1"                 parent="SPU0_WP3" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP3.SM0"                 parent="SPU0_WP3" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP3.CM1"                 parent="SPU0_WP3" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP3.CM0"                 parent="SPU0_WP3" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP4"                        read-address="0xFFCA7410" write-address="0xFFCA7410" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP4.SM1"                 parent="SPU0_WP4" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP4.SM0"                 parent="SPU0_WP4" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP4.CM1"                 parent="SPU0_WP4" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP4.CM0"                 parent="SPU0_WP4" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP5"                        read-address="0xFFCA7414" write-address="0xFFCA7414" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP5.SM1"                 parent="SPU0_WP5" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP5.SM0"                 parent="SPU0_WP5" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP5.CM1"                 parent="SPU0_WP5" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP5.CM0"                 parent="SPU0_WP5" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP6"                        read-address="0xFFCA7418" write-address="0xFFCA7418" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP6.SM1"                 parent="SPU0_WP6" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP6.SM0"                 parent="SPU0_WP6" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP6.CM1"                 parent="SPU0_WP6" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP6.CM0"                 parent="SPU0_WP6" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP7"                        read-address="0xFFCA741C" write-address="0xFFCA741C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP7.SM1"                 parent="SPU0_WP7" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP7.SM0"                 parent="SPU0_WP7" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP7.CM1"                 parent="SPU0_WP7" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP7.CM0"                 parent="SPU0_WP7" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP8"                        read-address="0xFFCA7420" write-address="0xFFCA7420" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP8.SM1"                 parent="SPU0_WP8" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP8.SM0"                 parent="SPU0_WP8" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP8.CM1"                 parent="SPU0_WP8" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP8.CM0"                 parent="SPU0_WP8" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP9"                        read-address="0xFFCA7424" write-address="0xFFCA7424" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP9.SM1"                 parent="SPU0_WP9" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP9.SM0"                 parent="SPU0_WP9" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP9.CM1"                 parent="SPU0_WP9" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP9.CM0"                 parent="SPU0_WP9" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP10"                       read-address="0xFFCA7428" write-address="0xFFCA7428" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP10.SM1"                parent="SPU0_WP10" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP10.SM0"                parent="SPU0_WP10" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP10.CM1"                parent="SPU0_WP10" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP10.CM0"                parent="SPU0_WP10" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP11"                       read-address="0xFFCA742C" write-address="0xFFCA742C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP11.SM1"                parent="SPU0_WP11" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP11.SM0"                parent="SPU0_WP11" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP11.CM1"                parent="SPU0_WP11" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP11.CM0"                parent="SPU0_WP11" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP12"                       read-address="0xFFCA7430" write-address="0xFFCA7430" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP12.SM1"                parent="SPU0_WP12" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP12.SM0"                parent="SPU0_WP12" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP12.CM1"                parent="SPU0_WP12" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP12.CM0"                parent="SPU0_WP12" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP13"                       read-address="0xFFCA7434" write-address="0xFFCA7434" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP13.SM1"                parent="SPU0_WP13" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP13.SM0"                parent="SPU0_WP13" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP13.CM1"                parent="SPU0_WP13" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP13.CM0"                parent="SPU0_WP13" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP14"                       read-address="0xFFCA7438" write-address="0xFFCA7438" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP14.SM1"                parent="SPU0_WP14" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP14.SM0"                parent="SPU0_WP14" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP14.CM1"                parent="SPU0_WP14" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP14.CM0"                parent="SPU0_WP14" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP15"                       read-address="0xFFCA743C" write-address="0xFFCA743C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP15.SM1"                parent="SPU0_WP15" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP15.SM0"                parent="SPU0_WP15" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP15.CM1"                parent="SPU0_WP15" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP15.CM0"                parent="SPU0_WP15" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP16"                       read-address="0xFFCA7440" write-address="0xFFCA7440" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP16.SM1"                parent="SPU0_WP16" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP16.SM0"                parent="SPU0_WP16" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP16.CM1"                parent="SPU0_WP16" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP16.CM0"                parent="SPU0_WP16" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP17"                       read-address="0xFFCA7444" write-address="0xFFCA7444" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP17.SM1"                parent="SPU0_WP17" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP17.SM0"                parent="SPU0_WP17" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP17.CM1"                parent="SPU0_WP17" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP17.CM0"                parent="SPU0_WP17" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP18"                       read-address="0xFFCA7448" write-address="0xFFCA7448" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP18.SM1"                parent="SPU0_WP18" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP18.SM0"                parent="SPU0_WP18" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP18.CM1"                parent="SPU0_WP18" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP18.CM0"                parent="SPU0_WP18" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP19"                       read-address="0xFFCA744C" write-address="0xFFCA744C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP19.SM1"                parent="SPU0_WP19" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP19.SM0"                parent="SPU0_WP19" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP19.CM1"                parent="SPU0_WP19" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP19.CM0"                parent="SPU0_WP19" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP20"                       read-address="0xFFCA7450" write-address="0xFFCA7450" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP20.SM1"                parent="SPU0_WP20" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP20.SM0"                parent="SPU0_WP20" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP20.CM1"                parent="SPU0_WP20" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP20.CM0"                parent="SPU0_WP20" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP21"                       read-address="0xFFCA7454" write-address="0xFFCA7454" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP21.SM1"                parent="SPU0_WP21" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP21.SM0"                parent="SPU0_WP21" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP21.CM1"                parent="SPU0_WP21" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP21.CM0"                parent="SPU0_WP21" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP22"                       read-address="0xFFCA7458" write-address="0xFFCA7458" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP22.SM1"                parent="SPU0_WP22" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP22.SM0"                parent="SPU0_WP22" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP22.CM1"                parent="SPU0_WP22" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP22.CM0"                parent="SPU0_WP22" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP23"                       read-address="0xFFCA745C" write-address="0xFFCA745C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP23.SM1"                parent="SPU0_WP23" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP23.SM0"                parent="SPU0_WP23" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP23.CM1"                parent="SPU0_WP23" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP23.CM0"                parent="SPU0_WP23" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP24"                       read-address="0xFFCA7460" write-address="0xFFCA7460" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP24.SM1"                parent="SPU0_WP24" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP24.SM0"                parent="SPU0_WP24" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP24.CM1"                parent="SPU0_WP24" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP24.CM0"                parent="SPU0_WP24" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP25"                       read-address="0xFFCA7464" write-address="0xFFCA7464" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP25.SM1"                parent="SPU0_WP25" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP25.SM0"                parent="SPU0_WP25" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP25.CM1"                parent="SPU0_WP25" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP25.CM0"                parent="SPU0_WP25" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP26"                       read-address="0xFFCA7468" write-address="0xFFCA7468" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP26.SM1"                parent="SPU0_WP26" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP26.SM0"                parent="SPU0_WP26" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP26.CM1"                parent="SPU0_WP26" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP26.CM0"                parent="SPU0_WP26" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP27"                       read-address="0xFFCA746C" write-address="0xFFCA746C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP27.SM1"                parent="SPU0_WP27" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP27.SM0"                parent="SPU0_WP27" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP27.CM1"                parent="SPU0_WP27" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP27.CM0"                parent="SPU0_WP27" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP28"                       read-address="0xFFCA7470" write-address="0xFFCA7470" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP28.SM1"                parent="SPU0_WP28" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP28.SM0"                parent="SPU0_WP28" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP28.CM1"                parent="SPU0_WP28" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP28.CM0"                parent="SPU0_WP28" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP29"                       read-address="0xFFCA7474" write-address="0xFFCA7474" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP29.SM1"                parent="SPU0_WP29" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP29.SM0"                parent="SPU0_WP29" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP29.CM1"                parent="SPU0_WP29" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP29.CM0"                parent="SPU0_WP29" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP30"                       read-address="0xFFCA7478" write-address="0xFFCA7478" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP30.SM1"                parent="SPU0_WP30" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP30.SM0"                parent="SPU0_WP30" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP30.CM1"                parent="SPU0_WP30" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP30.CM0"                parent="SPU0_WP30" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP31"                       read-address="0xFFCA747C" write-address="0xFFCA747C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP31.SM1"                parent="SPU0_WP31" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP31.SM0"                parent="SPU0_WP31" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP31.CM1"                parent="SPU0_WP31" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP31.CM0"                parent="SPU0_WP31" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP32"                       read-address="0xFFCA7480" write-address="0xFFCA7480" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP32.SM1"                parent="SPU0_WP32" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP32.SM0"                parent="SPU0_WP32" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP32.CM1"                parent="SPU0_WP32" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP32.CM0"                parent="SPU0_WP32" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP33"                       read-address="0xFFCA7484" write-address="0xFFCA7484" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP33.SM1"                parent="SPU0_WP33" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP33.SM0"                parent="SPU0_WP33" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP33.CM1"                parent="SPU0_WP33" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP33.CM0"                parent="SPU0_WP33" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP34"                       read-address="0xFFCA7488" write-address="0xFFCA7488" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP34.SM1"                parent="SPU0_WP34" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP34.SM0"                parent="SPU0_WP34" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP34.CM1"                parent="SPU0_WP34" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP34.CM0"                parent="SPU0_WP34" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP35"                       read-address="0xFFCA748C" write-address="0xFFCA748C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP35.SM1"                parent="SPU0_WP35" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP35.SM0"                parent="SPU0_WP35" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP35.CM1"                parent="SPU0_WP35" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP35.CM0"                parent="SPU0_WP35" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP36"                       read-address="0xFFCA7490" write-address="0xFFCA7490" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP36.SM1"                parent="SPU0_WP36" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP36.SM0"                parent="SPU0_WP36" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP36.CM1"                parent="SPU0_WP36" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP36.CM0"                parent="SPU0_WP36" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP37"                       read-address="0xFFCA7494" write-address="0xFFCA7494" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP37.SM1"                parent="SPU0_WP37" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP37.SM0"                parent="SPU0_WP37" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP37.CM1"                parent="SPU0_WP37" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP37.CM0"                parent="SPU0_WP37" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP38"                       read-address="0xFFCA7498" write-address="0xFFCA7498" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP38.SM1"                parent="SPU0_WP38" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP38.SM0"                parent="SPU0_WP38" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP38.CM1"                parent="SPU0_WP38" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP38.CM0"                parent="SPU0_WP38" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP39"                       read-address="0xFFCA749C" write-address="0xFFCA749C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP39.SM1"                parent="SPU0_WP39" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP39.SM0"                parent="SPU0_WP39" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP39.CM1"                parent="SPU0_WP39" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP39.CM0"                parent="SPU0_WP39" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP40"                       read-address="0xFFCA74A0" write-address="0xFFCA74A0" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP40.SM1"                parent="SPU0_WP40" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP40.SM0"                parent="SPU0_WP40" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP40.CM1"                parent="SPU0_WP40" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP40.CM0"                parent="SPU0_WP40" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP41"                       read-address="0xFFCA74A4" write-address="0xFFCA74A4" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP41.SM1"                parent="SPU0_WP41" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP41.SM0"                parent="SPU0_WP41" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP41.CM1"                parent="SPU0_WP41" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP41.CM0"                parent="SPU0_WP41" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP42"                       read-address="0xFFCA74A8" write-address="0xFFCA74A8" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP42.SM1"                parent="SPU0_WP42" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP42.SM0"                parent="SPU0_WP42" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP42.CM1"                parent="SPU0_WP42" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP42.CM0"                parent="SPU0_WP42" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP43"                       read-address="0xFFCA74AC" write-address="0xFFCA74AC" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP43.SM1"                parent="SPU0_WP43" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP43.SM0"                parent="SPU0_WP43" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP43.CM1"                parent="SPU0_WP43" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP43.CM0"                parent="SPU0_WP43" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP44"                       read-address="0xFFCA74B0" write-address="0xFFCA74B0" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP44.SM1"                parent="SPU0_WP44" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP44.SM0"                parent="SPU0_WP44" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP44.CM1"                parent="SPU0_WP44" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP44.CM0"                parent="SPU0_WP44" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP45"                       read-address="0xFFCA74B4" write-address="0xFFCA74B4" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP45.SM1"                parent="SPU0_WP45" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP45.SM0"                parent="SPU0_WP45" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP45.CM1"                parent="SPU0_WP45" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP45.CM0"                parent="SPU0_WP45" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP46"                       read-address="0xFFCA74B8" write-address="0xFFCA74B8" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP46.SM1"                parent="SPU0_WP46" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP46.SM0"                parent="SPU0_WP46" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP46.CM1"                parent="SPU0_WP46" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP46.CM0"                parent="SPU0_WP46" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP47"                       read-address="0xFFCA74BC" write-address="0xFFCA74BC" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP47.SM1"                parent="SPU0_WP47" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP47.SM0"                parent="SPU0_WP47" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP47.CM1"                parent="SPU0_WP47" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP47.CM0"                parent="SPU0_WP47" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP48"                       read-address="0xFFCA74C0" write-address="0xFFCA74C0" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP48.SM1"                parent="SPU0_WP48" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP48.SM0"                parent="SPU0_WP48" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP48.CM1"                parent="SPU0_WP48" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP48.CM0"                parent="SPU0_WP48" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP49"                       read-address="0xFFCA74C4" write-address="0xFFCA74C4" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP49.SM1"                parent="SPU0_WP49" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP49.SM0"                parent="SPU0_WP49" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP49.CM1"                parent="SPU0_WP49" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP49.CM0"                parent="SPU0_WP49" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP50"                       read-address="0xFFCA74C8" write-address="0xFFCA74C8" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP50.SM1"                parent="SPU0_WP50" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP50.SM0"                parent="SPU0_WP50" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP50.CM1"                parent="SPU0_WP50" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP50.CM0"                parent="SPU0_WP50" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP51"                       read-address="0xFFCA74CC" write-address="0xFFCA74CC" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP51.SM1"                parent="SPU0_WP51" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP51.SM0"                parent="SPU0_WP51" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP51.CM1"                parent="SPU0_WP51" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP51.CM0"                parent="SPU0_WP51" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP52"                       read-address="0xFFCA74D0" write-address="0xFFCA74D0" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP52.SM1"                parent="SPU0_WP52" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP52.SM0"                parent="SPU0_WP52" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP52.CM1"                parent="SPU0_WP52" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP52.CM0"                parent="SPU0_WP52" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP53"                       read-address="0xFFCA74D4" write-address="0xFFCA74D4" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP53.SM1"                parent="SPU0_WP53" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP53.SM0"                parent="SPU0_WP53" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP53.CM1"                parent="SPU0_WP53" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP53.CM0"                parent="SPU0_WP53" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP54"                       read-address="0xFFCA74D8" write-address="0xFFCA74D8" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP54.SM1"                parent="SPU0_WP54" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP54.SM0"                parent="SPU0_WP54" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP54.CM1"                parent="SPU0_WP54" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP54.CM0"                parent="SPU0_WP54" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP55"                       read-address="0xFFCA74DC" write-address="0xFFCA74DC" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP55.SM1"                parent="SPU0_WP55" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP55.SM0"                parent="SPU0_WP55" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP55.CM1"                parent="SPU0_WP55" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP55.CM0"                parent="SPU0_WP55" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP56"                       read-address="0xFFCA74E0" write-address="0xFFCA74E0" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP56.SM1"                parent="SPU0_WP56" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP56.SM0"                parent="SPU0_WP56" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP56.CM1"                parent="SPU0_WP56" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP56.CM0"                parent="SPU0_WP56" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP57"                       read-address="0xFFCA74E4" write-address="0xFFCA74E4" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP57.SM1"                parent="SPU0_WP57" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP57.SM0"                parent="SPU0_WP57" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP57.CM1"                parent="SPU0_WP57" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP57.CM0"                parent="SPU0_WP57" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP58"                       read-address="0xFFCA74E8" write-address="0xFFCA74E8" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP58.SM1"                parent="SPU0_WP58" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP58.SM0"                parent="SPU0_WP58" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP58.CM1"                parent="SPU0_WP58" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP58.CM0"                parent="SPU0_WP58" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP59"                       read-address="0xFFCA74EC" write-address="0xFFCA74EC" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP59.SM1"                parent="SPU0_WP59" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP59.SM0"                parent="SPU0_WP59" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP59.CM1"                parent="SPU0_WP59" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP59.CM0"                parent="SPU0_WP59" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP60"                       read-address="0xFFCA74F0" write-address="0xFFCA74F0" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP60.SM1"                parent="SPU0_WP60" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP60.SM0"                parent="SPU0_WP60" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP60.CM1"                parent="SPU0_WP60" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP60.CM0"                parent="SPU0_WP60" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP61"                       read-address="0xFFCA74F4" write-address="0xFFCA74F4" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP61.SM1"                parent="SPU0_WP61" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP61.SM0"                parent="SPU0_WP61" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP61.CM1"                parent="SPU0_WP61" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP61.CM0"                parent="SPU0_WP61" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP62"                       read-address="0xFFCA74F8" write-address="0xFFCA74F8" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP62.SM1"                parent="SPU0_WP62" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP62.SM0"                parent="SPU0_WP62" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP62.CM1"                parent="SPU0_WP62" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP62.CM0"                parent="SPU0_WP62" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP63"                       read-address="0xFFCA74FC" write-address="0xFFCA74FC" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP63.SM1"                parent="SPU0_WP63" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP63.SM0"                parent="SPU0_WP63" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP63.CM1"                parent="SPU0_WP63" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP63.CM0"                parent="SPU0_WP63" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP64"                       read-address="0xFFCA7500" write-address="0xFFCA7500" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP64.SM1"                parent="SPU0_WP64" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP64.SM0"                parent="SPU0_WP64" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP64.CM1"                parent="SPU0_WP64" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP64.CM0"                parent="SPU0_WP64" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP65"                       read-address="0xFFCA7504" write-address="0xFFCA7504" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP65.SM1"                parent="SPU0_WP65" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP65.SM0"                parent="SPU0_WP65" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP65.CM1"                parent="SPU0_WP65" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP65.CM0"                parent="SPU0_WP65" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP66"                       read-address="0xFFCA7508" write-address="0xFFCA7508" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP66.SM1"                parent="SPU0_WP66" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP66.SM0"                parent="SPU0_WP66" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP66.CM1"                parent="SPU0_WP66" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP66.CM0"                parent="SPU0_WP66" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP67"                       read-address="0xFFCA750C" write-address="0xFFCA750C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP67.SM1"                parent="SPU0_WP67" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP67.SM0"                parent="SPU0_WP67" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP67.CM1"                parent="SPU0_WP67" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP67.CM0"                parent="SPU0_WP67" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP68"                       read-address="0xFFCA7510" write-address="0xFFCA7510" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP68.SM1"                parent="SPU0_WP68" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP68.SM0"                parent="SPU0_WP68" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP68.CM1"                parent="SPU0_WP68" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP68.CM0"                parent="SPU0_WP68" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP69"                       read-address="0xFFCA7514" write-address="0xFFCA7514" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP69.SM1"                parent="SPU0_WP69" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP69.SM0"                parent="SPU0_WP69" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP69.CM1"                parent="SPU0_WP69" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP69.CM0"                parent="SPU0_WP69" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP70"                       read-address="0xFFCA7518" write-address="0xFFCA7518" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP70.SM1"                parent="SPU0_WP70" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP70.SM0"                parent="SPU0_WP70" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP70.CM1"                parent="SPU0_WP70" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP70.CM0"                parent="SPU0_WP70" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP71"                       read-address="0xFFCA751C" write-address="0xFFCA751C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP71.SM1"                parent="SPU0_WP71" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP71.SM0"                parent="SPU0_WP71" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP71.CM1"                parent="SPU0_WP71" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP71.CM0"                parent="SPU0_WP71" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP72"                       read-address="0xFFCA7520" write-address="0xFFCA7520" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP72.SM1"                parent="SPU0_WP72" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP72.SM0"                parent="SPU0_WP72" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP72.CM1"                parent="SPU0_WP72" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP72.CM0"                parent="SPU0_WP72" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP73"                       read-address="0xFFCA7524" write-address="0xFFCA7524" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP73.SM1"                parent="SPU0_WP73" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP73.SM0"                parent="SPU0_WP73" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP73.CM1"                parent="SPU0_WP73" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP73.CM0"                parent="SPU0_WP73" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP74"                       read-address="0xFFCA7528" write-address="0xFFCA7528" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP74.SM1"                parent="SPU0_WP74" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP74.SM0"                parent="SPU0_WP74" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP74.CM1"                parent="SPU0_WP74" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP74.CM0"                parent="SPU0_WP74" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP75"                       read-address="0xFFCA752C" write-address="0xFFCA752C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP75.SM1"                parent="SPU0_WP75" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP75.SM0"                parent="SPU0_WP75" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP75.CM1"                parent="SPU0_WP75" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP75.CM0"                parent="SPU0_WP75" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP76"                       read-address="0xFFCA7530" write-address="0xFFCA7530" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP76.SM1"                parent="SPU0_WP76" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP76.SM0"                parent="SPU0_WP76" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP76.CM1"                parent="SPU0_WP76" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP76.CM0"                parent="SPU0_WP76" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP77"                       read-address="0xFFCA7534" write-address="0xFFCA7534" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP77.SM1"                parent="SPU0_WP77" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP77.SM0"                parent="SPU0_WP77" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP77.CM1"                parent="SPU0_WP77" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP77.CM0"                parent="SPU0_WP77" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP78"                       read-address="0xFFCA7538" write-address="0xFFCA7538" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP78.SM1"                parent="SPU0_WP78" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP78.SM0"                parent="SPU0_WP78" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP78.CM1"                parent="SPU0_WP78" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP78.CM0"                parent="SPU0_WP78" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP79"                       read-address="0xFFCA753C" write-address="0xFFCA753C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP79.SM1"                parent="SPU0_WP79" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP79.SM0"                parent="SPU0_WP79" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP79.CM1"                parent="SPU0_WP79" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP79.CM0"                parent="SPU0_WP79" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP80"                       read-address="0xFFCA7540" write-address="0xFFCA7540" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP80.SM1"                parent="SPU0_WP80" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP80.SM0"                parent="SPU0_WP80" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP80.CM1"                parent="SPU0_WP80" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP80.CM0"                parent="SPU0_WP80" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP81"                       read-address="0xFFCA7544" write-address="0xFFCA7544" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP81.SM1"                parent="SPU0_WP81" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP81.SM0"                parent="SPU0_WP81" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP81.CM1"                parent="SPU0_WP81" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP81.CM0"                parent="SPU0_WP81" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP82"                       read-address="0xFFCA7548" write-address="0xFFCA7548" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP82.SM1"                parent="SPU0_WP82" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP82.SM0"                parent="SPU0_WP82" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP82.CM1"                parent="SPU0_WP82" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP82.CM0"                parent="SPU0_WP82" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP83"                       read-address="0xFFCA754C" write-address="0xFFCA754C" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP83.SM1"                parent="SPU0_WP83" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP83.SM0"                parent="SPU0_WP83" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP83.CM1"                parent="SPU0_WP83" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP83.CM0"                parent="SPU0_WP83" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP84"                       read-address="0xFFCA7550" write-address="0xFFCA7550" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP84.SM1"                parent="SPU0_WP84" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP84.SM0"                parent="SPU0_WP84" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP84.CM1"                parent="SPU0_WP84" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP84.CM0"                parent="SPU0_WP84" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />
<register name="SPU0_WP85"                       read-address="0xFFCA7554" write-address="0xFFCA7554" bit-size="32" type="IO" mask="FFFFFFFF" group="SPU0" description="SPU0 Write Protect Register n" />
   <register name="SPU0_WP85.SM1"                parent="SPU0_WP85" bit-position="1" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP85.SM0"                parent="SPU0_WP85" bit-position="0" bit-size="1" description="System Master x Write Protect Enable" />
   <register name="SPU0_WP85.CM1"                parent="SPU0_WP85" bit-position="1" bit-size="1" description="Core Master x Write Protect Enable" />
   <register name="SPU0_WP85.CM0"                parent="SPU0_WP85" bit-position="0" bit-size="1" description="Core Master x Write Protect Enable" />

<!-- ******************************* -->
<!-- ***  Clock Generation Unit  *** -->
<!-- ******************************* -->


<!-- ************** -->
<!-- ***  CGU0  *** -->
<!-- ************** -->

<register name="CGU0_CTL"                        read-address="0xFFCA8000" write-address="0xFFCA8000" bit-size="32" type="IO" mask="FFFFFFFF" group="CGU0" description="CGU0 Control Register" />
   <register name="CGU0_CTL.LOCK"                parent="CGU0_CTL" bit-position="31" bit-size="1" description="Lock" />
   <register name="CGU0_CTL.WFI"                 parent="CGU0_CTL" bit-position="30" bit-size="1" description="Wait For Idle" />
   <register name="CGU0_CTL.MSEL"                parent="CGU0_CTL" bit-position="8" bit-size="7" description="Multiplier Select" />
   <register name="CGU0_CTL.DF"                  parent="CGU0_CTL" bit-position="0" bit-size="1" description="Divide Frequency" />
<register name="CGU0_STAT"                       read-address="0xFFCA8004" write-address="0xFFCA8004" bit-size="32" type="IO" mask="FFFFFFFF" group="CGU0" description="CGU0 Status Register" />
   <register name="CGU0_STAT.PLOCKERR"           parent="CGU0_STAT" bit-position="21" bit-size="1" description="PLL Lock Error" />
   <register name="CGU0_STAT.WDIVERR"            parent="CGU0_STAT" bit-position="20" bit-size="1" description="Write to DIV Error" />
   <register name="CGU0_STAT.WDFMSERR"           parent="CGU0_STAT" bit-position="19" bit-size="1" description="Write to DF or MSEL Error" />
   <register name="CGU0_STAT.DIVERR"             parent="CGU0_STAT" bit-position="18" bit-size="1" description="DIV Error" />
   <register name="CGU0_STAT.LWERR"              parent="CGU0_STAT" bit-position="17" bit-size="1" description="Lock Write Error" />
   <register name="CGU0_STAT.ADDRERR"            parent="CGU0_STAT" bit-position="16" bit-size="1" description="Address Error" />
   <register name="CGU0_STAT.OCBF"               parent="CGU0_STAT" bit-position="9" bit-size="1" description="OUTCLK Buffer Status" />
   <register name="CGU0_STAT.DCBF"               parent="CGU0_STAT" bit-position="8" bit-size="1" description="DCLK Buffer Status" />
   <register name="CGU0_STAT.SCBF1"              parent="CGU0_STAT" bit-position="7" bit-size="1" description="SCLK1 Buffer Status" />
   <register name="CGU0_STAT.SCBF0"              parent="CGU0_STAT" bit-position="6" bit-size="1" description="SCLK0 Buffer Status" />
   <register name="CGU0_STAT.CCBF1"              parent="CGU0_STAT" bit-position="5" bit-size="1" description="CCLK1 Buffer Status" />
   <register name="CGU0_STAT.CCBF0"              parent="CGU0_STAT" bit-position="4" bit-size="1" description="CCLK0 Buffer Status" />
   <register name="CGU0_STAT.CLKSALGN"           parent="CGU0_STAT" bit-position="3" bit-size="1" description="Clock Alignment" />
   <register name="CGU0_STAT.PLOCK"              parent="CGU0_STAT" bit-position="2" bit-size="1" description="PLL Lock" />
   <register name="CGU0_STAT.PLLBP"              parent="CGU0_STAT" bit-position="1" bit-size="1" description="PLL Bypass" />
   <register name="CGU0_STAT.PLLEN"              parent="CGU0_STAT" bit-position="0" bit-size="1" description="PLL Enable" />
<register name="CGU0_DIV"                        read-address="0xFFCA8008" write-address="0xFFCA8008" bit-size="32" type="IO" mask="FFFFFFFF" group="CGU0" description="CGU0 Divisor Register" />
   <register name="CGU0_DIV.LOCK"                parent="CGU0_DIV" bit-position="31" bit-size="1" description="Lock" />
   <register name="CGU0_DIV.UPDT"                parent="CGU0_DIV" bit-position="30" bit-size="1" description="Update Clock Divisors" />
   <register name="CGU0_DIV.ALGN"                parent="CGU0_DIV" bit-position="29" bit-size="1" description="Align" />
   <register name="CGU0_DIV.OSEL"                parent="CGU0_DIV" bit-position="22" bit-size="7" description="OUTCLK Divisor" />
   <register name="CGU0_DIV.DSEL"                parent="CGU0_DIV" bit-position="16" bit-size="5" description="DCLK Divisor" />
   <register name="CGU0_DIV.S1SEL"               parent="CGU0_DIV" bit-position="13" bit-size="3" description="SCLK 1 Divisor" />
   <register name="CGU0_DIV.SYSSEL"              parent="CGU0_DIV" bit-position="8" bit-size="5" description="SYSCLK Divisor" />
   <register name="CGU0_DIV.S0SEL"               parent="CGU0_DIV" bit-position="5" bit-size="3" description="SCLK 0 Divisor" />
   <register name="CGU0_DIV.CSEL"                parent="CGU0_DIV" bit-position="0" bit-size="5" description="CCLK Divisor" />
<register name="CGU0_CLKOUTSEL"                  read-address="0xFFCA800C" write-address="0xFFCA800C" bit-size="32" type="IO" mask="FFFFFFFF" group="CGU0" description="CGU0 CLKOUT Select Register" />
   <register name="CGU0_CLKOUTSEL.LOCK"          parent="CGU0_CLKOUTSEL" bit-position="31" bit-size="1" description="Lock" />
   <register name="CGU0_CLKOUTSEL.CLKOUTSEL"     parent="CGU0_CLKOUTSEL" bit-position="0" bit-size="4" description="CLKOUT Select" />

<!-- ********************************** -->
<!-- ***  Dynamic Power Management  *** -->
<!-- ********************************** -->


<!-- ************** -->
<!-- ***  DPM0  *** -->
<!-- ************** -->

<register name="DPM0_CTL"                        read-address="0xFFCA9000" write-address="0xFFCA9000" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Control Register" />
   <register name="DPM0_CTL.LOCK"                parent="DPM0_CTL" bit-position="31" bit-size="1" description="Lock" />
   <register name="DPM0_CTL.HIBERNATE"           parent="DPM0_CTL" bit-position="4" bit-size="1" description="Hibernate" />
   <register name="DPM0_CTL.DEEPSLEEP"           parent="DPM0_CTL" bit-position="3" bit-size="1" description="Deep Sleep" />
   <register name="DPM0_CTL.PLLDIS"              parent="DPM0_CTL" bit-position="2" bit-size="1" description="PLL Disable" />
   <register name="DPM0_CTL.PLLBPCL"             parent="DPM0_CTL" bit-position="1" bit-size="1" description="PLL Bypass Clear" />
   <register name="DPM0_CTL.PLLBPST"             parent="DPM0_CTL" bit-position="0" bit-size="1" description="PLL Bypass Set" />
<register name="DPM0_STAT"                       read-address="0xFFCA9004" write-address="0xFFCA9004" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Status Register" />
   <register name="DPM0_STAT.PLLCFGERR"          parent="DPM0_STAT" bit-position="19" bit-size="1" description="PLL Configuration Error" />
   <register name="DPM0_STAT.HVBSYERR"           parent="DPM0_STAT" bit-position="18" bit-size="1" description="HV Busy Error" />
   <register name="DPM0_STAT.LWERR"              parent="DPM0_STAT" bit-position="17" bit-size="1" description="Lock Write Error" />
   <register name="DPM0_STAT.ADDRERR"            parent="DPM0_STAT" bit-position="16" bit-size="1" description="Address Error" />
   <register name="DPM0_STAT.HVBSY"              parent="DPM0_STAT" bit-position="9" bit-size="1" description="HV Busy" />
   <register name="DPM0_STAT.CCLKDIS"            parent="DPM0_STAT" bit-position="8" bit-size="1" description="Core Clock(s) Disabled" />
   <register name="DPM0_STAT.PRVMODE"            parent="DPM0_STAT" bit-position="4" bit-size="4" description="Previous Mode" />
   <register name="DPM0_STAT.CURMODE"            parent="DPM0_STAT" bit-position="0" bit-size="4" description="Current Mode" />
<register name="DPM0_CCBF_DIS"                   read-address="0xFFCA9008" write-address="0xFFCA9008" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Core Clock Buffer Disable Register" />
   <register name="DPM0_CCBF_DIS.LOCK"           parent="DPM0_CCBF_DIS" bit-position="31" bit-size="1" description="Lock" />
   <register name="DPM0_CCBF_DIS.CCBF1"          parent="DPM0_CCBF_DIS" bit-position="1" bit-size="1" description="Core Clock Buffer n Disable" />
   <register name="DPM0_CCBF_DIS.CCBF0"          parent="DPM0_CCBF_DIS" bit-position="0" bit-size="1" description="Core Clock Buffer n Disable" />
<register name="DPM0_CCBF_EN"                    read-address="0xFFCA900C" write-address="0xFFCA900C" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Core Clock Buffer Enable Register" />
   <register name="DPM0_CCBF_EN.LOCK"            parent="DPM0_CCBF_EN" bit-position="31" bit-size="1" description="Lock" />
   <register name="DPM0_CCBF_EN.CCBF1"           parent="DPM0_CCBF_EN" bit-position="1" bit-size="1" description="Core Clock Buffer n Enable" />
   <register name="DPM0_CCBF_EN.CCBF0"           parent="DPM0_CCBF_EN" bit-position="0" bit-size="1" description="Core Clock Buffer n Enable" />
<register name="DPM0_CCBF_STAT"                  read-address="0xFFCA9010" write-address="0xFFCA9010" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Core Clock Buffer Status Register" />
   <register name="DPM0_CCBF_STAT.CCBF1"         parent="DPM0_CCBF_STAT" bit-position="1" bit-size="1" description="Core Clock Buffer n Status" />
   <register name="DPM0_CCBF_STAT.CCBF0"         parent="DPM0_CCBF_STAT" bit-position="0" bit-size="1" description="Core Clock Buffer n Status" />
<register name="DPM0_CCBF_STAT_STKY"             read-address="0xFFCA9014" write-address="0xFFCA9014" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Core Clock Buffer Status Sticky Register" />
   <register name="DPM0_CCBF_STAT_STKY.CCBF1"    parent="DPM0_CCBF_STAT_STKY" bit-position="1" bit-size="1" description="Core Clock Buffer n Status - Sticky" />
   <register name="DPM0_CCBF_STAT_STKY.CCBF0"    parent="DPM0_CCBF_STAT_STKY" bit-position="0" bit-size="1" description="Core Clock Buffer n Status - Sticky" />
<register name="DPM0_SCBF_DIS"                   read-address="0xFFCA9018" write-address="0xFFCA9018" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 System Clock Buffer Disable Register" />
   <register name="DPM0_SCBF_DIS.LOCK"           parent="DPM0_SCBF_DIS" bit-position="31" bit-size="1" description="Lock" />
   <register name="DPM0_SCBF_DIS.SCBF3"          parent="DPM0_SCBF_DIS" bit-position="3" bit-size="1" description="System Clock Buffer n Disable" />
   <register name="DPM0_SCBF_DIS.SCBF2"          parent="DPM0_SCBF_DIS" bit-position="2" bit-size="1" description="System Clock Buffer n Disable" />
   <register name="DPM0_SCBF_DIS.SCBF1"          parent="DPM0_SCBF_DIS" bit-position="1" bit-size="1" description="System Clock Buffer n Disable" />
   <register name="DPM0_SCBF_DIS.SCBF0"          parent="DPM0_SCBF_DIS" bit-position="0" bit-size="1" description="System Clock Buffer n Disable" />
<register name="DPM0_WAKE_EN"                    read-address="0xFFCA901C" write-address="0xFFCA901C" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Wakeup Enable Register" />
   <register name="DPM0_WAKE_EN.LOCK"            parent="DPM0_WAKE_EN" bit-position="31" bit-size="1" description="Lock" />
   <register name="DPM0_WAKE_EN.WS7"             parent="DPM0_WAKE_EN" bit-position="7" bit-size="1" description="Wakeup Source n Enable" />
   <register name="DPM0_WAKE_EN.WS6"             parent="DPM0_WAKE_EN" bit-position="6" bit-size="1" description="Wakeup Source n Enable" />
   <register name="DPM0_WAKE_EN.WS5"             parent="DPM0_WAKE_EN" bit-position="5" bit-size="1" description="Wakeup Source n Enable" />
   <register name="DPM0_WAKE_EN.WS4"             parent="DPM0_WAKE_EN" bit-position="4" bit-size="1" description="Wakeup Source n Enable" />
   <register name="DPM0_WAKE_EN.WS3"             parent="DPM0_WAKE_EN" bit-position="3" bit-size="1" description="Wakeup Source n Enable" />
   <register name="DPM0_WAKE_EN.WS2"             parent="DPM0_WAKE_EN" bit-position="2" bit-size="1" description="Wakeup Source n Enable" />
   <register name="DPM0_WAKE_EN.WS1"             parent="DPM0_WAKE_EN" bit-position="1" bit-size="1" description="Wakeup Source n Enable" />
   <register name="DPM0_WAKE_EN.WS0"             parent="DPM0_WAKE_EN" bit-position="0" bit-size="1" description="Wakeup Source n Enable" />
<register name="DPM0_WAKE_POL"                   read-address="0xFFCA9020" write-address="0xFFCA9020" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Wakeup Polarity Register" />
   <register name="DPM0_WAKE_POL.LOCK"           parent="DPM0_WAKE_POL" bit-position="31" bit-size="1" description="Lock" />
   <register name="DPM0_WAKE_POL.WS7"            parent="DPM0_WAKE_POL" bit-position="7" bit-size="1" description="Wakeup Source n Polarity" />
   <register name="DPM0_WAKE_POL.WS6"            parent="DPM0_WAKE_POL" bit-position="6" bit-size="1" description="Wakeup Source n Polarity" />
   <register name="DPM0_WAKE_POL.WS5"            parent="DPM0_WAKE_POL" bit-position="5" bit-size="1" description="Wakeup Source n Polarity" />
   <register name="DPM0_WAKE_POL.WS4"            parent="DPM0_WAKE_POL" bit-position="4" bit-size="1" description="Wakeup Source n Polarity" />
   <register name="DPM0_WAKE_POL.WS3"            parent="DPM0_WAKE_POL" bit-position="3" bit-size="1" description="Wakeup Source n Polarity" />
   <register name="DPM0_WAKE_POL.WS2"            parent="DPM0_WAKE_POL" bit-position="2" bit-size="1" description="Wakeup Source n Polarity" />
   <register name="DPM0_WAKE_POL.WS1"            parent="DPM0_WAKE_POL" bit-position="1" bit-size="1" description="Wakeup Source n Polarity" />
   <register name="DPM0_WAKE_POL.WS0"            parent="DPM0_WAKE_POL" bit-position="0" bit-size="1" description="Wakeup Source n Polarity" />
<register name="DPM0_WAKE_STAT"                  read-address="0xFFCA9024" write-address="0xFFCA9024" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Wakeup Status Register" />
   <register name="DPM0_WAKE_STAT.WS7"           parent="DPM0_WAKE_STAT" bit-position="7" bit-size="1" description="Wakeup Source n Status" />
   <register name="DPM0_WAKE_STAT.WS6"           parent="DPM0_WAKE_STAT" bit-position="6" bit-size="1" description="Wakeup Source n Status" />
   <register name="DPM0_WAKE_STAT.WS5"           parent="DPM0_WAKE_STAT" bit-position="5" bit-size="1" description="Wakeup Source n Status" />
   <register name="DPM0_WAKE_STAT.WS4"           parent="DPM0_WAKE_STAT" bit-position="4" bit-size="1" description="Wakeup Source n Status" />
   <register name="DPM0_WAKE_STAT.WS3"           parent="DPM0_WAKE_STAT" bit-position="3" bit-size="1" description="Wakeup Source n Status" />
   <register name="DPM0_WAKE_STAT.WS2"           parent="DPM0_WAKE_STAT" bit-position="2" bit-size="1" description="Wakeup Source n Status" />
   <register name="DPM0_WAKE_STAT.WS1"           parent="DPM0_WAKE_STAT" bit-position="1" bit-size="1" description="Wakeup Source n Status" />
   <register name="DPM0_WAKE_STAT.WS0"           parent="DPM0_WAKE_STAT" bit-position="0" bit-size="1" description="Wakeup Source n Status" />
<register name="DPM0_HIB_DIS"                    read-address="0xFFCA9028" write-address="0xFFCA9028" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Hibernate Disable Register" />
   <register name="DPM0_HIB_DIS.LOCK"            parent="DPM0_HIB_DIS" bit-position="31" bit-size="1" description="Lock" />
   <register name="DPM0_HIB_DIS.HD7"             parent="DPM0_HIB_DIS" bit-position="7" bit-size="1" description="Hibernate Disable n" />
   <register name="DPM0_HIB_DIS.HD6"             parent="DPM0_HIB_DIS" bit-position="6" bit-size="1" description="Hibernate Disable n" />
   <register name="DPM0_HIB_DIS.HD5"             parent="DPM0_HIB_DIS" bit-position="5" bit-size="1" description="Hibernate Disable n" />
   <register name="DPM0_HIB_DIS.HD4"             parent="DPM0_HIB_DIS" bit-position="4" bit-size="1" description="Hibernate Disable n" />
   <register name="DPM0_HIB_DIS.HD3"             parent="DPM0_HIB_DIS" bit-position="3" bit-size="1" description="Hibernate Disable n" />
   <register name="DPM0_HIB_DIS.HD2"             parent="DPM0_HIB_DIS" bit-position="2" bit-size="1" description="Hibernate Disable n" />
   <register name="DPM0_HIB_DIS.HD1"             parent="DPM0_HIB_DIS" bit-position="1" bit-size="1" description="Hibernate Disable n" />
   <register name="DPM0_HIB_DIS.HD0"             parent="DPM0_HIB_DIS" bit-position="0" bit-size="1" description="Hibernate Disable n" />
<register name="DPM0_PGCNTR"                     read-address="0xFFCA902C" write-address="0xFFCA902C" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Power Good Counter Register" />
   <register name="DPM0_PGCNTR.LOCK"             parent="DPM0_PGCNTR" bit-position="31" bit-size="1" description="Lock" />
   <register name="DPM0_PGCNTR.CNT"              parent="DPM0_PGCNTR" bit-position="0" bit-size="16" description="Power Good Count" />
<register name="DPM0_RESTORE0"                   read-address="0xFFCA9030" write-address="0xFFCA9030" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Restore n Register" />
<register name="DPM0_RESTORE1"                   read-address="0xFFCA9034" write-address="0xFFCA9034" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Restore n Register" />
<register name="DPM0_RESTORE2"                   read-address="0xFFCA9038" write-address="0xFFCA9038" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Restore n Register" />
<register name="DPM0_RESTORE3"                   read-address="0xFFCA903C" write-address="0xFFCA903C" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Restore n Register" />
<register name="DPM0_RESTORE4"                   read-address="0xFFCA9040" write-address="0xFFCA9040" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Restore n Register" />
<register name="DPM0_RESTORE5"                   read-address="0xFFCA9044" write-address="0xFFCA9044" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Restore n Register" />
<register name="DPM0_RESTORE6"                   read-address="0xFFCA9048" write-address="0xFFCA9048" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Restore n Register" />
<register name="DPM0_RESTORE7"                   read-address="0xFFCA904C" write-address="0xFFCA904C" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Restore n Register" />
<register name="DPM0_RESTORE8"                   read-address="0xFFCA9050" write-address="0xFFCA9050" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Restore n Register" />
<register name="DPM0_RESTORE9"                   read-address="0xFFCA9054" write-address="0xFFCA9054" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Restore n Register" />
<register name="DPM0_RESTORE10"                  read-address="0xFFCA9058" write-address="0xFFCA9058" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Restore n Register" />
<register name="DPM0_RESTORE11"                  read-address="0xFFCA905C" write-address="0xFFCA905C" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Restore n Register" />
<register name="DPM0_RESTORE12"                  read-address="0xFFCA9060" write-address="0xFFCA9060" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Restore n Register" />
<register name="DPM0_RESTORE13"                  read-address="0xFFCA9064" write-address="0xFFCA9064" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Restore n Register" />
<register name="DPM0_RESTORE14"                  read-address="0xFFCA9068" write-address="0xFFCA9068" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Restore n Register" />
<register name="DPM0_RESTORE15"                  read-address="0xFFCA906C" write-address="0xFFCA906C" bit-size="32" type="IO" mask="FFFFFFFF" group="DPM0" description="DPM0 Restore n Register" />

<!-- ************************** -->
<!-- ***  eFUSE Controller  *** -->
<!-- ************************** -->


<!-- ***************************************** -->
<!-- ***  Universal Serial Bus Controller  *** -->
<!-- ***************************************** -->


<!-- ************** -->
<!-- ***  USB0  *** -->
<!-- ************** -->

<register name="USB0_FADDR"                      read-address="0xFFCC1000" write-address="0xFFCC1000" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 Function Address Register" />
   <register name="USB0_FADDR.VALUE"             parent="USB0_FADDR" bit-position="0" bit-size="7" description="Function Address Value" />
<register name="USB0_POWER"                      read-address="0xFFCC1001" write-address="0xFFCC1001" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 Power and Device Control Register" />
   <register name="USB0_POWER.ISOUPDT"           parent="USB0_POWER" bit-position="7" bit-size="1" description="ISO Update Enable" />
   <register name="USB0_POWER.SOFTCONN"          parent="USB0_POWER" bit-position="6" bit-size="1" description="Soft Connect/Disconnect Enable" />
   <register name="USB0_POWER.HSEN"              parent="USB0_POWER" bit-position="5" bit-size="1" description="High Speed Mode Enable" />
   <register name="USB0_POWER.HSMODE"            parent="USB0_POWER" bit-position="4" bit-size="1" description="High Speed Mode" />
   <register name="USB0_POWER.RESET"             parent="USB0_POWER" bit-position="3" bit-size="1" description="Reset USB" />
   <register name="USB0_POWER.RESUME"            parent="USB0_POWER" bit-position="2" bit-size="1" description="Resume Mode" />
   <register name="USB0_POWER.SUSPEND"           parent="USB0_POWER" bit-position="1" bit-size="1" description="Suspend Mode" />
   <register name="USB0_POWER.SUSEN"             parent="USB0_POWER" bit-position="0" bit-size="1" description="SUSPENDM Output Enable" />
<register name="USB0_INTRTX"                     read-address="0xFFCC1002" write-address="0xFFCC1002" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 Transmit Interrupt Register" />
   <register name="USB0_INTRTX.EP11"             parent="USB0_INTRTX" bit-position="11" bit-size="1" description="End Point 11 Tx Interrupt" />
   <register name="USB0_INTRTX.EP10"             parent="USB0_INTRTX" bit-position="10" bit-size="1" description="End Point 10 Tx Interrupt" />
   <register name="USB0_INTRTX.EP9"              parent="USB0_INTRTX" bit-position="9" bit-size="1" description="End Point 9 Tx Interrupt" />
   <register name="USB0_INTRTX.EP8"              parent="USB0_INTRTX" bit-position="8" bit-size="1" description="End Point 8 Tx Interrupt" />
   <register name="USB0_INTRTX.EP7"              parent="USB0_INTRTX" bit-position="7" bit-size="1" description="End Point 7 Tx Interrupt" />
   <register name="USB0_INTRTX.EP6"              parent="USB0_INTRTX" bit-position="6" bit-size="1" description="End Point 6 Tx Interrupt" />
   <register name="USB0_INTRTX.EP5"              parent="USB0_INTRTX" bit-position="5" bit-size="1" description="End Point 5 Tx Interrupt" />
   <register name="USB0_INTRTX.EP4"              parent="USB0_INTRTX" bit-position="4" bit-size="1" description="End Point 4 Tx Interrupt" />
   <register name="USB0_INTRTX.EP3"              parent="USB0_INTRTX" bit-position="3" bit-size="1" description="End Point 3 Tx Interrupt" />
   <register name="USB0_INTRTX.EP2"              parent="USB0_INTRTX" bit-position="2" bit-size="1" description="End Point 2 Tx Interrupt" />
   <register name="USB0_INTRTX.EP1"              parent="USB0_INTRTX" bit-position="1" bit-size="1" description="End Point 1 Tx Interrupt" />
   <register name="USB0_INTRTX.EP0"              parent="USB0_INTRTX" bit-position="0" bit-size="1" description="End Point 0 Tx Interrupt" />
<register name="USB0_INTRRX"                     read-address="0xFFCC1004" write-address="0xFFCC1004" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 Receive Interrupt Register" />
   <register name="USB0_INTRRX.EP11"             parent="USB0_INTRRX" bit-position="11" bit-size="1" description="End Point 11 Rx Interrupt." />
   <register name="USB0_INTRRX.EP10"             parent="USB0_INTRRX" bit-position="10" bit-size="1" description="End Point 10 Rx Interrupt." />
   <register name="USB0_INTRRX.EP9"              parent="USB0_INTRRX" bit-position="9" bit-size="1" description="End Point 9 Rx Interrupt." />
   <register name="USB0_INTRRX.EP8"              parent="USB0_INTRRX" bit-position="8" bit-size="1" description="End Point 8 Rx Interrupt." />
   <register name="USB0_INTRRX.EP7"              parent="USB0_INTRRX" bit-position="7" bit-size="1" description="End Point 7 Rx Interrupt." />
   <register name="USB0_INTRRX.EP6"              parent="USB0_INTRRX" bit-position="6" bit-size="1" description="End Point 6 Rx Interrupt." />
   <register name="USB0_INTRRX.EP5"              parent="USB0_INTRRX" bit-position="5" bit-size="1" description="End Point 5 Rx Interrupt." />
   <register name="USB0_INTRRX.EP4"              parent="USB0_INTRRX" bit-position="4" bit-size="1" description="End Point 4 Rx Interrupt." />
   <register name="USB0_INTRRX.EP3"              parent="USB0_INTRRX" bit-position="3" bit-size="1" description="End Point 3 Rx Interrupt." />
   <register name="USB0_INTRRX.EP2"              parent="USB0_INTRRX" bit-position="2" bit-size="1" description="End Point 2 Rx Interrupt." />
   <register name="USB0_INTRRX.EP1"              parent="USB0_INTRRX" bit-position="1" bit-size="1" description="End Point 1 Rx Interrupt." />
<register name="USB0_INTRTXE"                    read-address="0xFFCC1006" write-address="0xFFCC1006" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 Transmit Interrupt Enable Register" />
   <register name="USB0_INTRTXE.EP11"            parent="USB0_INTRTXE" bit-position="11" bit-size="1" description="End Point 11 Tx Interrupt Enable" />
   <register name="USB0_INTRTXE.EP10"            parent="USB0_INTRTXE" bit-position="10" bit-size="1" description="End Point 10 Tx Interrupt Enable" />
   <register name="USB0_INTRTXE.EP9"             parent="USB0_INTRTXE" bit-position="9" bit-size="1" description="End Point 9 Tx Interrupt Enable" />
   <register name="USB0_INTRTXE.EP8"             parent="USB0_INTRTXE" bit-position="8" bit-size="1" description="End Point 8 Tx Interrupt Enable" />
   <register name="USB0_INTRTXE.EP7"             parent="USB0_INTRTXE" bit-position="7" bit-size="1" description="End Point 7 Tx Interrupt Enable" />
   <register name="USB0_INTRTXE.EP6"             parent="USB0_INTRTXE" bit-position="6" bit-size="1" description="End Point 6 Tx Interrupt Enable" />
   <register name="USB0_INTRTXE.EP5"             parent="USB0_INTRTXE" bit-position="5" bit-size="1" description="End Point 5 Tx Interrupt Enable" />
   <register name="USB0_INTRTXE.EP4"             parent="USB0_INTRTXE" bit-position="4" bit-size="1" description="End Point 4 Tx Interrupt Enable" />
   <register name="USB0_INTRTXE.EP3"             parent="USB0_INTRTXE" bit-position="3" bit-size="1" description="End Point 3 Tx Interrupt Enable" />
   <register name="USB0_INTRTXE.EP2"             parent="USB0_INTRTXE" bit-position="2" bit-size="1" description="End Point 2 Tx Interrupt Enable" />
   <register name="USB0_INTRTXE.EP1"             parent="USB0_INTRTXE" bit-position="1" bit-size="1" description="End Point 1 Tx Interrupt Enable" />
   <register name="USB0_INTRTXE.EP0"             parent="USB0_INTRTXE" bit-position="0" bit-size="1" description="End Point 0 Tx Interrupt Enable" />
<register name="USB0_INTRRXE"                    read-address="0xFFCC1008" write-address="0xFFCC1008" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 Receive Interrupt Enable Register" />
   <register name="USB0_INTRRXE.EP11"            parent="USB0_INTRRXE" bit-position="11" bit-size="1" description="End Point 11 Rx Interrupt Enable" />
   <register name="USB0_INTRRXE.EP10"            parent="USB0_INTRRXE" bit-position="10" bit-size="1" description="End Point 10 Rx Interrupt Enable" />
   <register name="USB0_INTRRXE.EP9"             parent="USB0_INTRRXE" bit-position="9" bit-size="1" description="End Point 9 Rx Interrupt Enable" />
   <register name="USB0_INTRRXE.EP8"             parent="USB0_INTRRXE" bit-position="8" bit-size="1" description="End Point 8 Rx Interrupt Enable" />
   <register name="USB0_INTRRXE.EP7"             parent="USB0_INTRRXE" bit-position="7" bit-size="1" description="End Point 7 Rx Interrupt Enable" />
   <register name="USB0_INTRRXE.EP6"             parent="USB0_INTRRXE" bit-position="6" bit-size="1" description="End Point 6 Rx Interrupt Enable" />
   <register name="USB0_INTRRXE.EP5"             parent="USB0_INTRRXE" bit-position="5" bit-size="1" description="End Point 5 Rx Interrupt Enable" />
   <register name="USB0_INTRRXE.EP4"             parent="USB0_INTRRXE" bit-position="4" bit-size="1" description="End Point 4 Rx Interrupt Enable" />
   <register name="USB0_INTRRXE.EP3"             parent="USB0_INTRRXE" bit-position="3" bit-size="1" description="End Point 3 Rx Interrupt Enable" />
   <register name="USB0_INTRRXE.EP2"             parent="USB0_INTRRXE" bit-position="2" bit-size="1" description="End Point 2 Rx Interrupt Enable" />
   <register name="USB0_INTRRXE.EP1"             parent="USB0_INTRRXE" bit-position="1" bit-size="1" description="End Point 1 Rx Interrupt Enable" />
<register name="USB0_IRQ"                        read-address="0xFFCC100A" write-address="0xFFCC100A" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 Common Interrupts Register" />
   <register name="USB0_IRQ.VBUSERR"             parent="USB0_IRQ" bit-position="7" bit-size="1" description="VBUS Threshold Indicator" />
   <register name="USB0_IRQ.SESSREQ"             parent="USB0_IRQ" bit-position="6" bit-size="1" description="Session Request Indicator" />
   <register name="USB0_IRQ.DISCON"              parent="USB0_IRQ" bit-position="5" bit-size="1" description="Disconnect Indicator" />
   <register name="USB0_IRQ.CON"                 parent="USB0_IRQ" bit-position="4" bit-size="1" description="Connection Indicator" />
   <register name="USB0_IRQ.SOF"                 parent="USB0_IRQ" bit-position="3" bit-size="1" description="Start-of-frame Indicator" />
   <register name="USB0_IRQ.RSTBABBLE"           parent="USB0_IRQ" bit-position="2" bit-size="1" description="Reset/Babble Indicator" />
   <register name="USB0_IRQ.RESUME"              parent="USB0_IRQ" bit-position="1" bit-size="1" description="Resume Indicator" />
   <register name="USB0_IRQ.SUSPEND"             parent="USB0_IRQ" bit-position="0" bit-size="1" description="Suspend Indicator" />
<register name="USB0_IEN"                        read-address="0xFFCC100B" write-address="0xFFCC100B" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 Common Interrupts Enable Register" />
   <register name="USB0_IEN.VBUSERR"             parent="USB0_IEN" bit-position="7" bit-size="1" description="VBUS Threshold Indicator Interrupt Enable" />
   <register name="USB0_IEN.SESSREQ"             parent="USB0_IEN" bit-position="6" bit-size="1" description="Session Request Indicator Interrupt Enable" />
   <register name="USB0_IEN.DISCON"              parent="USB0_IEN" bit-position="5" bit-size="1" description="Disconnect Indicator Interrupt Enable" />
   <register name="USB0_IEN.CON"                 parent="USB0_IEN" bit-position="4" bit-size="1" description="Connection Indicator Interrupt Enable" />
   <register name="USB0_IEN.SOF"                 parent="USB0_IEN" bit-position="3" bit-size="1" description="Start-of-frame Indicator Interrupt Enable" />
   <register name="USB0_IEN.RSTBABBLE"           parent="USB0_IEN" bit-position="2" bit-size="1" description="Reset/Babble Indicator Interrupt Enable" />
   <register name="USB0_IEN.RESUME"              parent="USB0_IEN" bit-position="1" bit-size="1" description="Resume Indicator Interrupt Enable" />
   <register name="USB0_IEN.SUSPEND"             parent="USB0_IEN" bit-position="0" bit-size="1" description="Suspend Indicator Interrupt Enable" />
<register name="USB0_FRAME"                      read-address="0xFFCC100C" write-address="0xFFCC100C" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 Frame Number Register" />
   <register name="USB0_FRAME.VALUE"             parent="USB0_FRAME" bit-position="0" bit-size="11" description="Frame Number Value" />
<register name="USB0_INDEX"                      read-address="0xFFCC100E" write-address="0xFFCC100E" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 Index Register" />
   <register name="USB0_INDEX.EP"                parent="USB0_INDEX" bit-position="0" bit-size="4" description="Endpoint Index" />
<register name="USB0_TESTMODE"                   read-address="0xFFCC100F" write-address="0xFFCC100F" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 Testmode Register" />
   <register name="USB0_TESTMODE.FIFOACCESS"     parent="USB0_TESTMODE" bit-position="6" bit-size="1" description="FIFO Access" />
   <register name="USB0_TESTMODE.TESTPACKET"     parent="USB0_TESTMODE" bit-position="3" bit-size="1" description="Test_Packet Mode" />
   <register name="USB0_TESTMODE.TESTK"          parent="USB0_TESTMODE" bit-position="2" bit-size="1" description="Test_K Mode" />
   <register name="USB0_TESTMODE.TESTJ"          parent="USB0_TESTMODE" bit-position="1" bit-size="1" description="Test_J Mode" />
   <register name="USB0_TESTMODE.TESTSE0NAK"     parent="USB0_TESTMODE" bit-position="0" bit-size="1" description="Test SE0 NAK" />
<register name="USB0_EPI_TXMAXP0"                read-address="0xFFCC1010" write-address="0xFFCC1010" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Maximum Packet Length Register" />
   <register name="USB0_EPI_TXMAXP0.MULTM1"      parent="USB0_EPI_TXMAXP0" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EPI_TXMAXP0.MAXPAY"      parent="USB0_EPI_TXMAXP0" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EPI_TXCSR_P0"               read-address="0xFFCC1012" write-address="0xFFCC1012" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Peripheral) Register" />
   <register name="USB0_EPI_TXCSR_P0.AUTOSET"    parent="USB0_EPI_TXCSR_P0" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EPI_TXCSR_P0.ISO"        parent="USB0_EPI_TXCSR_P0" bit-position="14" bit-size="1" description="Isochronous Transfers Enable" />
   <register name="USB0_EPI_TXCSR_P0.DMAREQEN"   parent="USB0_EPI_TXCSR_P0" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EPI_TXCSR_P0.FRCDATATGL" parent="USB0_EPI_TXCSR_P0" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EPI_TXCSR_P0.DMAREQMODE" parent="USB0_EPI_TXCSR_P0" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EPI_TXCSR_P0.INCOMPTX"   parent="USB0_EPI_TXCSR_P0" bit-position="7" bit-size="1" description="Incomplete Tx" />
   <register name="USB0_EPI_TXCSR_P0.CLRDATATGL" parent="USB0_EPI_TXCSR_P0" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EPI_TXCSR_P0.SENTSTALL"  parent="USB0_EPI_TXCSR_P0" bit-position="5" bit-size="1" description="Sent STALL" />
   <register name="USB0_EPI_TXCSR_P0.SENDSTALL"  parent="USB0_EPI_TXCSR_P0" bit-position="4" bit-size="1" description="Send STALL" />
   <register name="USB0_EPI_TXCSR_P0.FLUSHFIFO"  parent="USB0_EPI_TXCSR_P0" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EPI_TXCSR_P0.URUNERR"    parent="USB0_EPI_TXCSR_P0" bit-position="2" bit-size="1" description="Underrun Error" />
   <register name="USB0_EPI_TXCSR_P0.NEFIFO"     parent="USB0_EPI_TXCSR_P0" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EPI_TXCSR_P0.TXPKTRDY"   parent="USB0_EPI_TXCSR_P0" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EPI_TXCSR_H0"               read-address="0xFFCC1012" write-address="0xFFCC1012" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Host) Register" />
   <register name="USB0_EPI_TXCSR_H0.AUTOSET"    parent="USB0_EPI_TXCSR_H0" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EPI_TXCSR_H0.DMAREQEN"   parent="USB0_EPI_TXCSR_H0" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EPI_TXCSR_H0.FRCDATATGL" parent="USB0_EPI_TXCSR_H0" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EPI_TXCSR_H0.DMAREQMODE" parent="USB0_EPI_TXCSR_H0" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EPI_TXCSR_H0.DATGLEN"    parent="USB0_EPI_TXCSR_H0" bit-position="9" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EPI_TXCSR_H0.DATGL"      parent="USB0_EPI_TXCSR_H0" bit-position="8" bit-size="1" description="Data Toggle" />
   <register name="USB0_EPI_TXCSR_H0.NAKTOINCMP" parent="USB0_EPI_TXCSR_H0" bit-position="7" bit-size="1" description="NAK Timeout Incomplete" />
   <register name="USB0_EPI_TXCSR_H0.CLRDATATGL" parent="USB0_EPI_TXCSR_H0" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EPI_TXCSR_H0.RXSTALL"    parent="USB0_EPI_TXCSR_H0" bit-position="5" bit-size="1" description="Rx STALL" />
   <register name="USB0_EPI_TXCSR_H0.SETUPPKT"   parent="USB0_EPI_TXCSR_H0" bit-position="4" bit-size="1" description="Setup Packet" />
   <register name="USB0_EPI_TXCSR_H0.FLUSHFIFO"  parent="USB0_EPI_TXCSR_H0" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EPI_TXCSR_H0.TXTOERR"    parent="USB0_EPI_TXCSR_H0" bit-position="2" bit-size="1" description="Tx Timeout Error" />
   <register name="USB0_EPI_TXCSR_H0.NEFIFO"     parent="USB0_EPI_TXCSR_H0" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EPI_TXCSR_H0.TXPKTRDY"   parent="USB0_EPI_TXCSR_H0" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP0I_CSR0_P"                read-address="0xFFCC1012" write-address="0xFFCC1012" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EP0 Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP0I_CSR0_P.FLUSHFIFO"   parent="USB0_EP0I_CSR0_P" bit-position="8" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP0I_CSR0_P.SSETUPEND"   parent="USB0_EP0I_CSR0_P" bit-position="7" bit-size="1" description="Service Setup End" />
   <register name="USB0_EP0I_CSR0_P.SPKTRDY"     parent="USB0_EP0I_CSR0_P" bit-position="6" bit-size="1" description="Service Rx Packet Ready" />
   <register name="USB0_EP0I_CSR0_P.SENDSTALL"   parent="USB0_EP0I_CSR0_P" bit-position="5" bit-size="1" description="Send Stall" />
   <register name="USB0_EP0I_CSR0_P.SETUPEND"    parent="USB0_EP0I_CSR0_P" bit-position="4" bit-size="1" description="Setup End" />
   <register name="USB0_EP0I_CSR0_P.DATAEND"     parent="USB0_EP0I_CSR0_P" bit-position="3" bit-size="1" description="Data End" />
   <register name="USB0_EP0I_CSR0_P.SENTSTALL"   parent="USB0_EP0I_CSR0_P" bit-position="2" bit-size="1" description="Sent Stall" />
   <register name="USB0_EP0I_CSR0_P.TXPKTRDY"    parent="USB0_EP0I_CSR0_P" bit-position="1" bit-size="1" description="Tx Packet Ready" />
   <register name="USB0_EP0I_CSR0_P.RXPKTRDY"    parent="USB0_EP0I_CSR0_P" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP0I_CSR0_H"                read-address="0xFFCC1012" write-address="0xFFCC1012" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EP0 Configuration and Status (Host) Register" />
   <register name="USB0_EP0I_CSR0_H.DISPING"     parent="USB0_EP0I_CSR0_H" bit-position="11" bit-size="1" description="Disable Ping" />
   <register name="USB0_EP0I_CSR0_H.DATGLEN"     parent="USB0_EP0I_CSR0_H" bit-position="10" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP0I_CSR0_H.DATGL"       parent="USB0_EP0I_CSR0_H" bit-position="9" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP0I_CSR0_H.FLUSHFIFO"   parent="USB0_EP0I_CSR0_H" bit-position="8" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP0I_CSR0_H.NAKTO"       parent="USB0_EP0I_CSR0_H" bit-position="7" bit-size="1" description="NAK Timeout" />
   <register name="USB0_EP0I_CSR0_H.STATUSPKT"   parent="USB0_EP0I_CSR0_H" bit-position="6" bit-size="1" description="Status Packet" />
   <register name="USB0_EP0I_CSR0_H.REQPKT"      parent="USB0_EP0I_CSR0_H" bit-position="5" bit-size="1" description="Request Packet" />
   <register name="USB0_EP0I_CSR0_H.TOERR"       parent="USB0_EP0I_CSR0_H" bit-position="4" bit-size="1" description="Timeout Error" />
   <register name="USB0_EP0I_CSR0_H.SETUPPKT"    parent="USB0_EP0I_CSR0_H" bit-position="3" bit-size="1" description="Setup Packet" />
   <register name="USB0_EP0I_CSR0_H.RXSTALL"     parent="USB0_EP0I_CSR0_H" bit-position="2" bit-size="1" description="Rx Stall" />
   <register name="USB0_EP0I_CSR0_H.TXPKTRDY"    parent="USB0_EP0I_CSR0_H" bit-position="1" bit-size="1" description="Tx Packet Ready" />
   <register name="USB0_EP0I_CSR0_H.RXPKTRDY"    parent="USB0_EP0I_CSR0_H" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EPI_RXMAXP0"                read-address="0xFFCC1014" write-address="0xFFCC1014" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Maximum Packet Length Register" />
   <register name="USB0_EPI_RXMAXP0.MULTM1"      parent="USB0_EPI_RXMAXP0" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EPI_RXMAXP0.MAXPAY"      parent="USB0_EPI_RXMAXP0" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EPI_RXCSR_H0"               read-address="0xFFCC1016" write-address="0xFFCC1016" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Host) Register" />
   <register name="USB0_EPI_RXCSR_H0.AUTOCLR"    parent="USB0_EPI_RXCSR_H0" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EPI_RXCSR_H0.AUTOREQ"    parent="USB0_EPI_RXCSR_H0" bit-position="14" bit-size="1" description="Auto Request Clear Enable" />
   <register name="USB0_EPI_RXCSR_H0.DMAREQEN"   parent="USB0_EPI_RXCSR_H0" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EPI_RXCSR_H0.PIDERR"     parent="USB0_EPI_RXCSR_H0" bit-position="12" bit-size="1" description="Packet ID Error" />
   <register name="USB0_EPI_RXCSR_H0.DMAREQMODE" parent="USB0_EPI_RXCSR_H0" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EPI_RXCSR_H0.DATGLEN"    parent="USB0_EPI_RXCSR_H0" bit-position="10" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EPI_RXCSR_H0.DATGL"      parent="USB0_EPI_RXCSR_H0" bit-position="9" bit-size="1" description="Data Toggle" />
   <register name="USB0_EPI_RXCSR_H0.INCOMPRX"   parent="USB0_EPI_RXCSR_H0" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EPI_RXCSR_H0.CLRDATATGL" parent="USB0_EPI_RXCSR_H0" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EPI_RXCSR_H0.RXSTALL"    parent="USB0_EPI_RXCSR_H0" bit-position="6" bit-size="1" description="Rx STALL" />
   <register name="USB0_EPI_RXCSR_H0.REQPKT"     parent="USB0_EPI_RXCSR_H0" bit-position="5" bit-size="1" description="Request Packet" />
   <register name="USB0_EPI_RXCSR_H0.FLUSHFIFO"  parent="USB0_EPI_RXCSR_H0" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EPI_RXCSR_H0.NAKTODERR"  parent="USB0_EPI_RXCSR_H0" bit-position="3" bit-size="1" description="NAK Timeout Data Error" />
   <register name="USB0_EPI_RXCSR_H0.RXTOERR"    parent="USB0_EPI_RXCSR_H0" bit-position="2" bit-size="1" description="Rx Timeout Error" />
   <register name="USB0_EPI_RXCSR_H0.FIFOFULL"   parent="USB0_EPI_RXCSR_H0" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EPI_RXCSR_H0.RXPKTRDY"   parent="USB0_EPI_RXCSR_H0" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EPI_RXCSR_P0"               read-address="0xFFCC1016" write-address="0xFFCC1016" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Peripheral) Register" />
   <register name="USB0_EPI_RXCSR_P0.AUTOCLR"    parent="USB0_EPI_RXCSR_P0" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EPI_RXCSR_P0.ISO"        parent="USB0_EPI_RXCSR_P0" bit-position="14" bit-size="1" description="Isochronous Transfers" />
   <register name="USB0_EPI_RXCSR_P0.DMAREQEN"   parent="USB0_EPI_RXCSR_P0" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EPI_RXCSR_P0.DNYETPERR"  parent="USB0_EPI_RXCSR_P0" bit-position="12" bit-size="1" description="Disable NYET Handshake" />
   <register name="USB0_EPI_RXCSR_P0.DMAREQMODE" parent="USB0_EPI_RXCSR_P0" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EPI_RXCSR_P0.INCOMPRX"   parent="USB0_EPI_RXCSR_P0" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EPI_RXCSR_P0.CLRDATATGL" parent="USB0_EPI_RXCSR_P0" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EPI_RXCSR_P0.SENTSTALL"  parent="USB0_EPI_RXCSR_P0" bit-position="6" bit-size="1" description="Sent STALL" />
   <register name="USB0_EPI_RXCSR_P0.SENDSTALL"  parent="USB0_EPI_RXCSR_P0" bit-position="5" bit-size="1" description="Send STALL" />
   <register name="USB0_EPI_RXCSR_P0.FLUSHFIFO"  parent="USB0_EPI_RXCSR_P0" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EPI_RXCSR_P0.DATAERR"    parent="USB0_EPI_RXCSR_P0" bit-position="3" bit-size="1" description="Data Error" />
   <register name="USB0_EPI_RXCSR_P0.ORUNERR"    parent="USB0_EPI_RXCSR_P0" bit-position="2" bit-size="1" description="OUT Run Error" />
   <register name="USB0_EPI_RXCSR_P0.FIFOFULL"   parent="USB0_EPI_RXCSR_P0" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EPI_RXCSR_P0.RXPKTRDY"   parent="USB0_EPI_RXCSR_P0" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP0I_CNT0"                  read-address="0xFFCC1018" write-address="0xFFCC1018" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EP0 Number of Received Bytes Register" />
   <register name="USB0_EP0I_CNT0.RXCNT"         parent="USB0_EP0I_CNT0" bit-position="0" bit-size="7" description="Rx Byte Count Value" />
<register name="USB0_EPI_RXCNT0"                 read-address="0xFFCC1018" write-address="0xFFCC1018" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Number of Bytes Received Register" />
   <register name="USB0_EPI_RXCNT0.EPRXCNT"      parent="USB0_EPI_RXCNT0" bit-position="0" bit-size="14" description="EP Rx Count" />
<register name="USB0_EPI_TXTYPE0"                read-address="0xFFCC101A" write-address="0xFFCC101A" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Type Register" />
   <register name="USB0_EPI_TXTYPE0.SPEED"       parent="USB0_EPI_TXTYPE0" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EPI_TXTYPE0.PROTOCOL"    parent="USB0_EPI_TXTYPE0" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EPI_TXTYPE0.TGTEP"       parent="USB0_EPI_TXTYPE0" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP0I_TYPE0"                 read-address="0xFFCC101A" write-address="0xFFCC101A" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EP0 Connection Type Register" />
   <register name="USB0_EP0I_TYPE0.SPEED"        parent="USB0_EP0I_TYPE0" bit-position="0" bit-size="2" description="Speed of Operation Value" />
<register name="USB0_EPI_TXINTERVAL0"            read-address="0xFFCC101B" write-address="0xFFCC101B" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Polling Interval Register" />
<register name="USB0_EP0I_NAKLIMIT0"             read-address="0xFFCC101B" write-address="0xFFCC101B" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EP0 NAK Limit Register" />
   <register name="USB0_EP0I_NAKLIMIT0.VALUE"    parent="USB0_EP0I_NAKLIMIT0" bit-position="0" bit-size="5" description="Endpoint 0 Timeout Value (in Frames)" />
<register name="USB0_EPI_RXTYPE0"                read-address="0xFFCC101C" write-address="0xFFCC101C" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Type Register" />
   <register name="USB0_EPI_RXTYPE0.SPEED"       parent="USB0_EPI_RXTYPE0" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EPI_RXTYPE0.PROTOCOL"    parent="USB0_EPI_RXTYPE0" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EPI_RXTYPE0.TGTEP"       parent="USB0_EPI_RXTYPE0" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EPI_RXINTERVAL0"            read-address="0xFFCC101D" write-address="0xFFCC101D" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Polling Interval Register" />
<register name="USB0_EP0I_CFGDATA0"              read-address="0xFFCC101F" write-address="0xFFCC101F" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EP0 Configuration Information Register" />
   <register name="USB0_EP0I_CFGDATA0.MPRX"      parent="USB0_EP0I_CFGDATA0" bit-position="7" bit-size="1" description="Multi-Packet Aggregate for Rx Enable" />
   <register name="USB0_EP0I_CFGDATA0.MPTX"      parent="USB0_EP0I_CFGDATA0" bit-position="6" bit-size="1" description="Multi-Packet Split for Tx Enable" />
   <register name="USB0_EP0I_CFGDATA0.BIGEND"    parent="USB0_EP0I_CFGDATA0" bit-position="5" bit-size="1" description="Big Endian Data" />
   <register name="USB0_EP0I_CFGDATA0.HBRX"      parent="USB0_EP0I_CFGDATA0" bit-position="4" bit-size="1" description="High Bandwidth Rx Enable" />
   <register name="USB0_EP0I_CFGDATA0.HBTX"      parent="USB0_EP0I_CFGDATA0" bit-position="3" bit-size="1" description="High Bandwidth Tx Enable" />
   <register name="USB0_EP0I_CFGDATA0.DYNFIFO"   parent="USB0_EP0I_CFGDATA0" bit-position="2" bit-size="1" description="Dynamic FIFO Size Enable" />
   <register name="USB0_EP0I_CFGDATA0.SOFTCON"   parent="USB0_EP0I_CFGDATA0" bit-position="1" bit-size="1" description="Soft Connect Enable" />
   <register name="USB0_EP0I_CFGDATA0.UTMIWID"   parent="USB0_EP0I_CFGDATA0" bit-position="0" bit-size="1" description="UTMI Data Width" />
<register name="USB0_FIFOB0"                     read-address="0xFFCC1020" write-address="0xFFCC1020" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 FIFO Byte (8-Bit) Register" />
<register name="USB0_FIFOB1"                     read-address="0xFFCC1024" write-address="0xFFCC1024" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 FIFO Byte (8-Bit) Register" />
<register name="USB0_FIFOB2"                     read-address="0xFFCC1028" write-address="0xFFCC1028" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 FIFO Byte (8-Bit) Register" />
<register name="USB0_FIFOB3"                     read-address="0xFFCC102C" write-address="0xFFCC102C" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 FIFO Byte (8-Bit) Register" />
<register name="USB0_FIFOB4"                     read-address="0xFFCC1030" write-address="0xFFCC1030" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 FIFO Byte (8-Bit) Register" />
<register name="USB0_FIFOB5"                     read-address="0xFFCC1034" write-address="0xFFCC1034" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 FIFO Byte (8-Bit) Register" />
<register name="USB0_FIFOB6"                     read-address="0xFFCC1038" write-address="0xFFCC1038" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 FIFO Byte (8-Bit) Register" />
<register name="USB0_FIFOB7"                     read-address="0xFFCC103C" write-address="0xFFCC103C" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 FIFO Byte (8-Bit) Register" />
<register name="USB0_FIFOB8"                     read-address="0xFFCC1040" write-address="0xFFCC1040" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 FIFO Byte (8-Bit) Register" />
<register name="USB0_FIFOB9"                     read-address="0xFFCC1044" write-address="0xFFCC1044" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 FIFO Byte (8-Bit) Register" />
<register name="USB0_FIFOB10"                    read-address="0xFFCC1048" write-address="0xFFCC1048" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 FIFO Byte (8-Bit) Register" />
<register name="USB0_FIFOB11"                    read-address="0xFFCC104C" write-address="0xFFCC104C" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 FIFO Byte (8-Bit) Register" />
<register name="USB0_FIFOH0"                     read-address="0xFFCC1020" write-address="0xFFCC1020" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 FIFO Half-Word (16-Bit) Register" />
<register name="USB0_FIFOH1"                     read-address="0xFFCC1024" write-address="0xFFCC1024" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 FIFO Half-Word (16-Bit) Register" />
<register name="USB0_FIFOH2"                     read-address="0xFFCC1028" write-address="0xFFCC1028" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 FIFO Half-Word (16-Bit) Register" />
<register name="USB0_FIFOH3"                     read-address="0xFFCC102C" write-address="0xFFCC102C" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 FIFO Half-Word (16-Bit) Register" />
<register name="USB0_FIFOH4"                     read-address="0xFFCC1030" write-address="0xFFCC1030" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 FIFO Half-Word (16-Bit) Register" />
<register name="USB0_FIFOH5"                     read-address="0xFFCC1034" write-address="0xFFCC1034" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 FIFO Half-Word (16-Bit) Register" />
<register name="USB0_FIFOH6"                     read-address="0xFFCC1038" write-address="0xFFCC1038" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 FIFO Half-Word (16-Bit) Register" />
<register name="USB0_FIFOH7"                     read-address="0xFFCC103C" write-address="0xFFCC103C" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 FIFO Half-Word (16-Bit) Register" />
<register name="USB0_FIFOH8"                     read-address="0xFFCC1040" write-address="0xFFCC1040" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 FIFO Half-Word (16-Bit) Register" />
<register name="USB0_FIFOH9"                     read-address="0xFFCC1044" write-address="0xFFCC1044" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 FIFO Half-Word (16-Bit) Register" />
<register name="USB0_FIFOH10"                    read-address="0xFFCC1048" write-address="0xFFCC1048" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 FIFO Half-Word (16-Bit) Register" />
<register name="USB0_FIFOH11"                    read-address="0xFFCC104C" write-address="0xFFCC104C" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 FIFO Half-Word (16-Bit) Register" />
<register name="USB0_FIFO0"                      read-address="0xFFCC1020" write-address="0xFFCC1020" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 FIFO Word (32-Bit) Register" />
<register name="USB0_FIFO1"                      read-address="0xFFCC1024" write-address="0xFFCC1024" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 FIFO Word (32-Bit) Register" />
<register name="USB0_FIFO2"                      read-address="0xFFCC1028" write-address="0xFFCC1028" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 FIFO Word (32-Bit) Register" />
<register name="USB0_FIFO3"                      read-address="0xFFCC102C" write-address="0xFFCC102C" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 FIFO Word (32-Bit) Register" />
<register name="USB0_FIFO4"                      read-address="0xFFCC1030" write-address="0xFFCC1030" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 FIFO Word (32-Bit) Register" />
<register name="USB0_FIFO5"                      read-address="0xFFCC1034" write-address="0xFFCC1034" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 FIFO Word (32-Bit) Register" />
<register name="USB0_FIFO6"                      read-address="0xFFCC1038" write-address="0xFFCC1038" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 FIFO Word (32-Bit) Register" />
<register name="USB0_FIFO7"                      read-address="0xFFCC103C" write-address="0xFFCC103C" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 FIFO Word (32-Bit) Register" />
<register name="USB0_FIFO8"                      read-address="0xFFCC1040" write-address="0xFFCC1040" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 FIFO Word (32-Bit) Register" />
<register name="USB0_FIFO9"                      read-address="0xFFCC1044" write-address="0xFFCC1044" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 FIFO Word (32-Bit) Register" />
<register name="USB0_FIFO10"                     read-address="0xFFCC1048" write-address="0xFFCC1048" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 FIFO Word (32-Bit) Register" />
<register name="USB0_FIFO11"                     read-address="0xFFCC104C" write-address="0xFFCC104C" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 FIFO Word (32-Bit) Register" />
<register name="USB0_DEV_CTL"                    read-address="0xFFCC1060" write-address="0xFFCC1060" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 Device Control Register" />
   <register name="USB0_DEV_CTL.BDEVICE"         parent="USB0_DEV_CTL" bit-position="7" bit-size="1" description="A or B Devices Indicator" />
   <register name="USB0_DEV_CTL.FSDEV"           parent="USB0_DEV_CTL" bit-position="6" bit-size="1" description="Full or High-Speed Indicator" />
   <register name="USB0_DEV_CTL.LSDEV"           parent="USB0_DEV_CTL" bit-position="5" bit-size="1" description="Low-Speed Indicator" />
   <register name="USB0_DEV_CTL.VBUS"            parent="USB0_DEV_CTL" bit-position="3" bit-size="2" description="VBUS Level Indicator" />
   <register name="USB0_DEV_CTL.HOSTMODE"        parent="USB0_DEV_CTL" bit-position="2" bit-size="1" description="Host Mode Indicator" />
   <register name="USB0_DEV_CTL.HOSTREQ"         parent="USB0_DEV_CTL" bit-position="1" bit-size="1" description="Host Negotiation Request" />
   <register name="USB0_DEV_CTL.SESSION"         parent="USB0_DEV_CTL" bit-position="0" bit-size="1" description="Session Indicator" />
<register name="USB0_TXFIFOSZ"                   read-address="0xFFCC1062" write-address="0xFFCC1062" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 Transmit FIFO Size Register" />
   <register name="USB0_TXFIFOSZ.DPB"            parent="USB0_TXFIFOSZ" bit-position="4" bit-size="1" description="Double Packet Buffering Enable" />
   <register name="USB0_TXFIFOSZ.SZ"             parent="USB0_TXFIFOSZ" bit-position="0" bit-size="4" description="Maximum Packet Size" />
<register name="USB0_RXFIFOSZ"                   read-address="0xFFCC1063" write-address="0xFFCC1063" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 Receive FIFO Size Register" />
   <register name="USB0_RXFIFOSZ.DPB"            parent="USB0_RXFIFOSZ" bit-position="4" bit-size="1" description="Double Packet Buffering Enable" />
   <register name="USB0_RXFIFOSZ.SZ"             parent="USB0_RXFIFOSZ" bit-position="0" bit-size="4" description="Maximum Packet Size" />
<register name="USB0_TXFIFOADDR"                 read-address="0xFFCC1064" write-address="0xFFCC1064" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 Transmit FIFO Address Register" />
   <register name="USB0_TXFIFOADDR.VALUE"        parent="USB0_TXFIFOADDR" bit-position="0" bit-size="13" description="Tx FIFO Start Address" />
<register name="USB0_RXFIFOADDR"                 read-address="0xFFCC1066" write-address="0xFFCC1066" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 Receive FIFO Address Register" />
   <register name="USB0_RXFIFOADDR.VALUE"        parent="USB0_RXFIFOADDR" bit-position="0" bit-size="12" description="Rx FIFO Start Address" />
<register name="USB0_EPINFO"                     read-address="0xFFCC1078" write-address="0xFFCC1078" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 Endpoint Information Register" />
   <register name="USB0_EPINFO.RXEP"             parent="USB0_EPINFO" bit-position="4" bit-size="4" description="Rx Endpoints" />
   <register name="USB0_EPINFO.TXEP"             parent="USB0_EPINFO" bit-position="0" bit-size="4" description="Tx Endpoints" />
<register name="USB0_RAMINFO"                    read-address="0xFFCC1079" write-address="0xFFCC1079" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 RAM Information Register" />
   <register name="USB0_RAMINFO.DMACHANS"        parent="USB0_RAMINFO" bit-position="4" bit-size="4" description="DMA Channels" />
   <register name="USB0_RAMINFO.RAMBITS"         parent="USB0_RAMINFO" bit-position="0" bit-size="4" description="RAM Address Bits" />
<register name="USB0_LINKINFO"                   read-address="0xFFCC107A" write-address="0xFFCC107A" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 Link Information Register" />
   <register name="USB0_LINKINFO.WTCON"          parent="USB0_LINKINFO" bit-position="4" bit-size="4" description="Wait for Connect/Disconnect" />
   <register name="USB0_LINKINFO.WTID"           parent="USB0_LINKINFO" bit-position="0" bit-size="4" description="Wait from ID Pull-up" />
<register name="USB0_VPLEN"                      read-address="0xFFCC107B" write-address="0xFFCC107B" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 VBUS Pulse Length Register" />
<register name="USB0_HS_EOF1"                    read-address="0xFFCC107C" write-address="0xFFCC107C" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 High-Speed EOF 1 Register" />
<register name="USB0_FS_EOF1"                    read-address="0xFFCC107D" write-address="0xFFCC107D" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 Full-Speed EOF 1 Register" />
<register name="USB0_LS_EOF1"                    read-address="0xFFCC107E" write-address="0xFFCC107E" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 Low-Speed EOF 1 Register" />
<register name="USB0_SOFT_RST"                   read-address="0xFFCC107F" write-address="0xFFCC107F" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 Software Reset Register" />
   <register name="USB0_SOFT_RST.RSTX"           parent="USB0_SOFT_RST" bit-position="1" bit-size="1" description="Reset USB XCLK Domain" />
   <register name="USB0_SOFT_RST.RST"            parent="USB0_SOFT_RST" bit-position="0" bit-size="1" description="Reset USB CLK Domain" />
<register name="USB0_MP0_TXFUNCADDR"             read-address="0xFFCC1080" write-address="0xFFCC1080" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Function Address Register" />
   <register name="USB0_MP0_TXFUNCADDR.VALUE"    parent="USB0_MP0_TXFUNCADDR" bit-position="0" bit-size="7" description="Tx Function Address Value" />
<register name="USB0_MP1_TXFUNCADDR"             read-address="0xFFCC1088" write-address="0xFFCC1088" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Function Address Register" />
   <register name="USB0_MP1_TXFUNCADDR.VALUE"    parent="USB0_MP1_TXFUNCADDR" bit-position="0" bit-size="7" description="Tx Function Address Value" />
<register name="USB0_MP2_TXFUNCADDR"             read-address="0xFFCC1090" write-address="0xFFCC1090" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Function Address Register" />
   <register name="USB0_MP2_TXFUNCADDR.VALUE"    parent="USB0_MP2_TXFUNCADDR" bit-position="0" bit-size="7" description="Tx Function Address Value" />
<register name="USB0_MP3_TXFUNCADDR"             read-address="0xFFCC1098" write-address="0xFFCC1098" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Function Address Register" />
   <register name="USB0_MP3_TXFUNCADDR.VALUE"    parent="USB0_MP3_TXFUNCADDR" bit-position="0" bit-size="7" description="Tx Function Address Value" />
<register name="USB0_MP4_TXFUNCADDR"             read-address="0xFFCC10A0" write-address="0xFFCC10A0" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Function Address Register" />
   <register name="USB0_MP4_TXFUNCADDR.VALUE"    parent="USB0_MP4_TXFUNCADDR" bit-position="0" bit-size="7" description="Tx Function Address Value" />
<register name="USB0_MP5_TXFUNCADDR"             read-address="0xFFCC10A8" write-address="0xFFCC10A8" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Function Address Register" />
   <register name="USB0_MP5_TXFUNCADDR.VALUE"    parent="USB0_MP5_TXFUNCADDR" bit-position="0" bit-size="7" description="Tx Function Address Value" />
<register name="USB0_MP6_TXFUNCADDR"             read-address="0xFFCC10B0" write-address="0xFFCC10B0" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Function Address Register" />
   <register name="USB0_MP6_TXFUNCADDR.VALUE"    parent="USB0_MP6_TXFUNCADDR" bit-position="0" bit-size="7" description="Tx Function Address Value" />
<register name="USB0_MP7_TXFUNCADDR"             read-address="0xFFCC10B8" write-address="0xFFCC10B8" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Function Address Register" />
   <register name="USB0_MP7_TXFUNCADDR.VALUE"    parent="USB0_MP7_TXFUNCADDR" bit-position="0" bit-size="7" description="Tx Function Address Value" />
<register name="USB0_MP8_TXFUNCADDR"             read-address="0xFFCC10C0" write-address="0xFFCC10C0" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Function Address Register" />
   <register name="USB0_MP8_TXFUNCADDR.VALUE"    parent="USB0_MP8_TXFUNCADDR" bit-position="0" bit-size="7" description="Tx Function Address Value" />
<register name="USB0_MP9_TXFUNCADDR"             read-address="0xFFCC10C8" write-address="0xFFCC10C8" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Function Address Register" />
   <register name="USB0_MP9_TXFUNCADDR.VALUE"    parent="USB0_MP9_TXFUNCADDR" bit-position="0" bit-size="7" description="Tx Function Address Value" />
<register name="USB0_MP10_TXFUNCADDR"            read-address="0xFFCC10D0" write-address="0xFFCC10D0" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Function Address Register" />
   <register name="USB0_MP10_TXFUNCADDR.VALUE"   parent="USB0_MP10_TXFUNCADDR" bit-position="0" bit-size="7" description="Tx Function Address Value" />
<register name="USB0_MP11_TXFUNCADDR"            read-address="0xFFCC10D8" write-address="0xFFCC10D8" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Function Address Register" />
   <register name="USB0_MP11_TXFUNCADDR.VALUE"   parent="USB0_MP11_TXFUNCADDR" bit-position="0" bit-size="7" description="Tx Function Address Value" />
<register name="USB0_MP0_TXHUBADDR"              read-address="0xFFCC1082" write-address="0xFFCC1082" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Address Register" />
   <register name="USB0_MP0_TXHUBADDR.MULTTRANS" parent="USB0_MP0_TXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP0_TXHUBADDR.ADDR"      parent="USB0_MP0_TXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP1_TXHUBADDR"              read-address="0xFFCC108A" write-address="0xFFCC108A" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Address Register" />
   <register name="USB0_MP1_TXHUBADDR.MULTTRANS" parent="USB0_MP1_TXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP1_TXHUBADDR.ADDR"      parent="USB0_MP1_TXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP2_TXHUBADDR"              read-address="0xFFCC1092" write-address="0xFFCC1092" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Address Register" />
   <register name="USB0_MP2_TXHUBADDR.MULTTRANS" parent="USB0_MP2_TXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP2_TXHUBADDR.ADDR"      parent="USB0_MP2_TXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP3_TXHUBADDR"              read-address="0xFFCC109A" write-address="0xFFCC109A" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Address Register" />
   <register name="USB0_MP3_TXHUBADDR.MULTTRANS" parent="USB0_MP3_TXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP3_TXHUBADDR.ADDR"      parent="USB0_MP3_TXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP4_TXHUBADDR"              read-address="0xFFCC10A2" write-address="0xFFCC10A2" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Address Register" />
   <register name="USB0_MP4_TXHUBADDR.MULTTRANS" parent="USB0_MP4_TXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP4_TXHUBADDR.ADDR"      parent="USB0_MP4_TXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP5_TXHUBADDR"              read-address="0xFFCC10AA" write-address="0xFFCC10AA" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Address Register" />
   <register name="USB0_MP5_TXHUBADDR.MULTTRANS" parent="USB0_MP5_TXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP5_TXHUBADDR.ADDR"      parent="USB0_MP5_TXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP6_TXHUBADDR"              read-address="0xFFCC10B2" write-address="0xFFCC10B2" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Address Register" />
   <register name="USB0_MP6_TXHUBADDR.MULTTRANS" parent="USB0_MP6_TXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP6_TXHUBADDR.ADDR"      parent="USB0_MP6_TXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP7_TXHUBADDR"              read-address="0xFFCC10BA" write-address="0xFFCC10BA" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Address Register" />
   <register name="USB0_MP7_TXHUBADDR.MULTTRANS" parent="USB0_MP7_TXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP7_TXHUBADDR.ADDR"      parent="USB0_MP7_TXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP8_TXHUBADDR"              read-address="0xFFCC10C2" write-address="0xFFCC10C2" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Address Register" />
   <register name="USB0_MP8_TXHUBADDR.MULTTRANS" parent="USB0_MP8_TXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP8_TXHUBADDR.ADDR"      parent="USB0_MP8_TXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP9_TXHUBADDR"              read-address="0xFFCC10CA" write-address="0xFFCC10CA" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Address Register" />
   <register name="USB0_MP9_TXHUBADDR.MULTTRANS" parent="USB0_MP9_TXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP9_TXHUBADDR.ADDR"      parent="USB0_MP9_TXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP10_TXHUBADDR"             read-address="0xFFCC10D2" write-address="0xFFCC10D2" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Address Register" />
   <register name="USB0_MP10_TXHUBADDR.MULTTRANS" parent="USB0_MP10_TXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP10_TXHUBADDR.ADDR"     parent="USB0_MP10_TXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP11_TXHUBADDR"             read-address="0xFFCC10DA" write-address="0xFFCC10DA" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Address Register" />
   <register name="USB0_MP11_TXHUBADDR.MULTTRANS" parent="USB0_MP11_TXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP11_TXHUBADDR.ADDR"     parent="USB0_MP11_TXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP0_TXHUBPORT"              read-address="0xFFCC1083" write-address="0xFFCC1083" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Port Register" />
   <register name="USB0_MP0_TXHUBPORT.VALUE"     parent="USB0_MP0_TXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP1_TXHUBPORT"              read-address="0xFFCC108B" write-address="0xFFCC108B" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Port Register" />
   <register name="USB0_MP1_TXHUBPORT.VALUE"     parent="USB0_MP1_TXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP2_TXHUBPORT"              read-address="0xFFCC1093" write-address="0xFFCC1093" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Port Register" />
   <register name="USB0_MP2_TXHUBPORT.VALUE"     parent="USB0_MP2_TXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP3_TXHUBPORT"              read-address="0xFFCC109B" write-address="0xFFCC109B" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Port Register" />
   <register name="USB0_MP3_TXHUBPORT.VALUE"     parent="USB0_MP3_TXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP4_TXHUBPORT"              read-address="0xFFCC10A3" write-address="0xFFCC10A3" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Port Register" />
   <register name="USB0_MP4_TXHUBPORT.VALUE"     parent="USB0_MP4_TXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP5_TXHUBPORT"              read-address="0xFFCC10AB" write-address="0xFFCC10AB" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Port Register" />
   <register name="USB0_MP5_TXHUBPORT.VALUE"     parent="USB0_MP5_TXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP6_TXHUBPORT"              read-address="0xFFCC10B3" write-address="0xFFCC10B3" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Port Register" />
   <register name="USB0_MP6_TXHUBPORT.VALUE"     parent="USB0_MP6_TXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP7_TXHUBPORT"              read-address="0xFFCC10BB" write-address="0xFFCC10BB" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Port Register" />
   <register name="USB0_MP7_TXHUBPORT.VALUE"     parent="USB0_MP7_TXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP8_TXHUBPORT"              read-address="0xFFCC10C3" write-address="0xFFCC10C3" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Port Register" />
   <register name="USB0_MP8_TXHUBPORT.VALUE"     parent="USB0_MP8_TXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP9_TXHUBPORT"              read-address="0xFFCC10CB" write-address="0xFFCC10CB" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Port Register" />
   <register name="USB0_MP9_TXHUBPORT.VALUE"     parent="USB0_MP9_TXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP10_TXHUBPORT"             read-address="0xFFCC10D3" write-address="0xFFCC10D3" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Port Register" />
   <register name="USB0_MP10_TXHUBPORT.VALUE"    parent="USB0_MP10_TXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP11_TXHUBPORT"             read-address="0xFFCC10DB" write-address="0xFFCC10DB" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Hub Port Register" />
   <register name="USB0_MP11_TXHUBPORT.VALUE"    parent="USB0_MP11_TXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP0_RXFUNCADDR"             read-address="0xFFCC1084" write-address="0xFFCC1084" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Function Address Register" />
   <register name="USB0_MP0_RXFUNCADDR.VALUE"    parent="USB0_MP0_RXFUNCADDR" bit-position="0" bit-size="7" description="Rx Function Address Value" />
<register name="USB0_MP1_RXFUNCADDR"             read-address="0xFFCC108C" write-address="0xFFCC108C" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Function Address Register" />
   <register name="USB0_MP1_RXFUNCADDR.VALUE"    parent="USB0_MP1_RXFUNCADDR" bit-position="0" bit-size="7" description="Rx Function Address Value" />
<register name="USB0_MP2_RXFUNCADDR"             read-address="0xFFCC1094" write-address="0xFFCC1094" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Function Address Register" />
   <register name="USB0_MP2_RXFUNCADDR.VALUE"    parent="USB0_MP2_RXFUNCADDR" bit-position="0" bit-size="7" description="Rx Function Address Value" />
<register name="USB0_MP3_RXFUNCADDR"             read-address="0xFFCC109C" write-address="0xFFCC109C" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Function Address Register" />
   <register name="USB0_MP3_RXFUNCADDR.VALUE"    parent="USB0_MP3_RXFUNCADDR" bit-position="0" bit-size="7" description="Rx Function Address Value" />
<register name="USB0_MP4_RXFUNCADDR"             read-address="0xFFCC10A4" write-address="0xFFCC10A4" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Function Address Register" />
   <register name="USB0_MP4_RXFUNCADDR.VALUE"    parent="USB0_MP4_RXFUNCADDR" bit-position="0" bit-size="7" description="Rx Function Address Value" />
<register name="USB0_MP5_RXFUNCADDR"             read-address="0xFFCC10AC" write-address="0xFFCC10AC" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Function Address Register" />
   <register name="USB0_MP5_RXFUNCADDR.VALUE"    parent="USB0_MP5_RXFUNCADDR" bit-position="0" bit-size="7" description="Rx Function Address Value" />
<register name="USB0_MP6_RXFUNCADDR"             read-address="0xFFCC10B4" write-address="0xFFCC10B4" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Function Address Register" />
   <register name="USB0_MP6_RXFUNCADDR.VALUE"    parent="USB0_MP6_RXFUNCADDR" bit-position="0" bit-size="7" description="Rx Function Address Value" />
<register name="USB0_MP7_RXFUNCADDR"             read-address="0xFFCC10BC" write-address="0xFFCC10BC" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Function Address Register" />
   <register name="USB0_MP7_RXFUNCADDR.VALUE"    parent="USB0_MP7_RXFUNCADDR" bit-position="0" bit-size="7" description="Rx Function Address Value" />
<register name="USB0_MP8_RXFUNCADDR"             read-address="0xFFCC10C4" write-address="0xFFCC10C4" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Function Address Register" />
   <register name="USB0_MP8_RXFUNCADDR.VALUE"    parent="USB0_MP8_RXFUNCADDR" bit-position="0" bit-size="7" description="Rx Function Address Value" />
<register name="USB0_MP9_RXFUNCADDR"             read-address="0xFFCC10CC" write-address="0xFFCC10CC" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Function Address Register" />
   <register name="USB0_MP9_RXFUNCADDR.VALUE"    parent="USB0_MP9_RXFUNCADDR" bit-position="0" bit-size="7" description="Rx Function Address Value" />
<register name="USB0_MP10_RXFUNCADDR"            read-address="0xFFCC10D4" write-address="0xFFCC10D4" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Function Address Register" />
   <register name="USB0_MP10_RXFUNCADDR.VALUE"   parent="USB0_MP10_RXFUNCADDR" bit-position="0" bit-size="7" description="Rx Function Address Value" />
<register name="USB0_MP11_RXFUNCADDR"            read-address="0xFFCC10DC" write-address="0xFFCC10DC" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Function Address Register" />
   <register name="USB0_MP11_RXFUNCADDR.VALUE"   parent="USB0_MP11_RXFUNCADDR" bit-position="0" bit-size="7" description="Rx Function Address Value" />
<register name="USB0_MP0_RXHUBADDR"              read-address="0xFFCC1086" write-address="0xFFCC1086" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Address Register" />
   <register name="USB0_MP0_RXHUBADDR.MULTTRANS" parent="USB0_MP0_RXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP0_RXHUBADDR.ADDR"      parent="USB0_MP0_RXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP1_RXHUBADDR"              read-address="0xFFCC108E" write-address="0xFFCC108E" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Address Register" />
   <register name="USB0_MP1_RXHUBADDR.MULTTRANS" parent="USB0_MP1_RXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP1_RXHUBADDR.ADDR"      parent="USB0_MP1_RXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP2_RXHUBADDR"              read-address="0xFFCC1096" write-address="0xFFCC1096" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Address Register" />
   <register name="USB0_MP2_RXHUBADDR.MULTTRANS" parent="USB0_MP2_RXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP2_RXHUBADDR.ADDR"      parent="USB0_MP2_RXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP3_RXHUBADDR"              read-address="0xFFCC109E" write-address="0xFFCC109E" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Address Register" />
   <register name="USB0_MP3_RXHUBADDR.MULTTRANS" parent="USB0_MP3_RXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP3_RXHUBADDR.ADDR"      parent="USB0_MP3_RXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP4_RXHUBADDR"              read-address="0xFFCC10A6" write-address="0xFFCC10A6" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Address Register" />
   <register name="USB0_MP4_RXHUBADDR.MULTTRANS" parent="USB0_MP4_RXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP4_RXHUBADDR.ADDR"      parent="USB0_MP4_RXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP5_RXHUBADDR"              read-address="0xFFCC10AE" write-address="0xFFCC10AE" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Address Register" />
   <register name="USB0_MP5_RXHUBADDR.MULTTRANS" parent="USB0_MP5_RXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP5_RXHUBADDR.ADDR"      parent="USB0_MP5_RXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP6_RXHUBADDR"              read-address="0xFFCC10B6" write-address="0xFFCC10B6" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Address Register" />
   <register name="USB0_MP6_RXHUBADDR.MULTTRANS" parent="USB0_MP6_RXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP6_RXHUBADDR.ADDR"      parent="USB0_MP6_RXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP7_RXHUBADDR"              read-address="0xFFCC10BE" write-address="0xFFCC10BE" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Address Register" />
   <register name="USB0_MP7_RXHUBADDR.MULTTRANS" parent="USB0_MP7_RXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP7_RXHUBADDR.ADDR"      parent="USB0_MP7_RXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP8_RXHUBADDR"              read-address="0xFFCC10C6" write-address="0xFFCC10C6" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Address Register" />
   <register name="USB0_MP8_RXHUBADDR.MULTTRANS" parent="USB0_MP8_RXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP8_RXHUBADDR.ADDR"      parent="USB0_MP8_RXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP9_RXHUBADDR"              read-address="0xFFCC10CE" write-address="0xFFCC10CE" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Address Register" />
   <register name="USB0_MP9_RXHUBADDR.MULTTRANS" parent="USB0_MP9_RXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP9_RXHUBADDR.ADDR"      parent="USB0_MP9_RXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP10_RXHUBADDR"             read-address="0xFFCC10D6" write-address="0xFFCC10D6" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Address Register" />
   <register name="USB0_MP10_RXHUBADDR.MULTTRANS" parent="USB0_MP10_RXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP10_RXHUBADDR.ADDR"     parent="USB0_MP10_RXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP11_RXHUBADDR"             read-address="0xFFCC10DE" write-address="0xFFCC10DE" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Address Register" />
   <register name="USB0_MP11_RXHUBADDR.MULTTRANS" parent="USB0_MP11_RXHUBADDR" bit-position="7" bit-size="1" description="Multiple Transaction Translators" />
   <register name="USB0_MP11_RXHUBADDR.ADDR"     parent="USB0_MP11_RXHUBADDR" bit-position="0" bit-size="7" description="Hub Address Value" />
<register name="USB0_MP0_RXHUBPORT"              read-address="0xFFCC1087" write-address="0xFFCC1087" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Port Register" />
   <register name="USB0_MP0_RXHUBPORT.VALUE"     parent="USB0_MP0_RXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP1_RXHUBPORT"              read-address="0xFFCC108F" write-address="0xFFCC108F" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Port Register" />
   <register name="USB0_MP1_RXHUBPORT.VALUE"     parent="USB0_MP1_RXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP2_RXHUBPORT"              read-address="0xFFCC1097" write-address="0xFFCC1097" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Port Register" />
   <register name="USB0_MP2_RXHUBPORT.VALUE"     parent="USB0_MP2_RXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP3_RXHUBPORT"              read-address="0xFFCC109F" write-address="0xFFCC109F" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Port Register" />
   <register name="USB0_MP3_RXHUBPORT.VALUE"     parent="USB0_MP3_RXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP4_RXHUBPORT"              read-address="0xFFCC10A7" write-address="0xFFCC10A7" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Port Register" />
   <register name="USB0_MP4_RXHUBPORT.VALUE"     parent="USB0_MP4_RXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP5_RXHUBPORT"              read-address="0xFFCC10AF" write-address="0xFFCC10AF" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Port Register" />
   <register name="USB0_MP5_RXHUBPORT.VALUE"     parent="USB0_MP5_RXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP6_RXHUBPORT"              read-address="0xFFCC10B7" write-address="0xFFCC10B7" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Port Register" />
   <register name="USB0_MP6_RXHUBPORT.VALUE"     parent="USB0_MP6_RXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP7_RXHUBPORT"              read-address="0xFFCC10BF" write-address="0xFFCC10BF" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Port Register" />
   <register name="USB0_MP7_RXHUBPORT.VALUE"     parent="USB0_MP7_RXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP8_RXHUBPORT"              read-address="0xFFCC10C7" write-address="0xFFCC10C7" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Port Register" />
   <register name="USB0_MP8_RXHUBPORT.VALUE"     parent="USB0_MP8_RXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP9_RXHUBPORT"              read-address="0xFFCC10CF" write-address="0xFFCC10CF" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Port Register" />
   <register name="USB0_MP9_RXHUBPORT.VALUE"     parent="USB0_MP9_RXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP10_RXHUBPORT"             read-address="0xFFCC10D7" write-address="0xFFCC10D7" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Port Register" />
   <register name="USB0_MP10_RXHUBPORT.VALUE"    parent="USB0_MP10_RXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_MP11_RXHUBPORT"             read-address="0xFFCC10DF" write-address="0xFFCC10DF" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Hub Port Register" />
   <register name="USB0_MP11_RXHUBPORT.VALUE"    parent="USB0_MP11_RXHUBPORT" bit-position="0" bit-size="7" description="Hub Port Value" />
<register name="USB0_EP0_TXMAXP"                 read-address="0xFFCC1100" write-address="0xFFCC1100" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Maximum Packet Length Register" />
   <register name="USB0_EP0_TXMAXP.MULTM1"       parent="USB0_EP0_TXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP0_TXMAXP.MAXPAY"       parent="USB0_EP0_TXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP1_TXMAXP"                 read-address="0xFFCC1110" write-address="0xFFCC1110" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Maximum Packet Length Register" />
   <register name="USB0_EP1_TXMAXP.MULTM1"       parent="USB0_EP1_TXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP1_TXMAXP.MAXPAY"       parent="USB0_EP1_TXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP2_TXMAXP"                 read-address="0xFFCC1120" write-address="0xFFCC1120" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Maximum Packet Length Register" />
   <register name="USB0_EP2_TXMAXP.MULTM1"       parent="USB0_EP2_TXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP2_TXMAXP.MAXPAY"       parent="USB0_EP2_TXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP3_TXMAXP"                 read-address="0xFFCC1130" write-address="0xFFCC1130" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Maximum Packet Length Register" />
   <register name="USB0_EP3_TXMAXP.MULTM1"       parent="USB0_EP3_TXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP3_TXMAXP.MAXPAY"       parent="USB0_EP3_TXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP4_TXMAXP"                 read-address="0xFFCC1140" write-address="0xFFCC1140" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Maximum Packet Length Register" />
   <register name="USB0_EP4_TXMAXP.MULTM1"       parent="USB0_EP4_TXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP4_TXMAXP.MAXPAY"       parent="USB0_EP4_TXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP5_TXMAXP"                 read-address="0xFFCC1150" write-address="0xFFCC1150" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Maximum Packet Length Register" />
   <register name="USB0_EP5_TXMAXP.MULTM1"       parent="USB0_EP5_TXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP5_TXMAXP.MAXPAY"       parent="USB0_EP5_TXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP6_TXMAXP"                 read-address="0xFFCC1160" write-address="0xFFCC1160" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Maximum Packet Length Register" />
   <register name="USB0_EP6_TXMAXP.MULTM1"       parent="USB0_EP6_TXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP6_TXMAXP.MAXPAY"       parent="USB0_EP6_TXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP7_TXMAXP"                 read-address="0xFFCC1170" write-address="0xFFCC1170" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Maximum Packet Length Register" />
   <register name="USB0_EP7_TXMAXP.MULTM1"       parent="USB0_EP7_TXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP7_TXMAXP.MAXPAY"       parent="USB0_EP7_TXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP8_TXMAXP"                 read-address="0xFFCC1180" write-address="0xFFCC1180" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Maximum Packet Length Register" />
   <register name="USB0_EP8_TXMAXP.MULTM1"       parent="USB0_EP8_TXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP8_TXMAXP.MAXPAY"       parent="USB0_EP8_TXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP9_TXMAXP"                 read-address="0xFFCC1190" write-address="0xFFCC1190" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Maximum Packet Length Register" />
   <register name="USB0_EP9_TXMAXP.MULTM1"       parent="USB0_EP9_TXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP9_TXMAXP.MAXPAY"       parent="USB0_EP9_TXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP10_TXMAXP"                read-address="0xFFCC11A0" write-address="0xFFCC11A0" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Maximum Packet Length Register" />
   <register name="USB0_EP10_TXMAXP.MULTM1"      parent="USB0_EP10_TXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP10_TXMAXP.MAXPAY"      parent="USB0_EP10_TXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP11_TXMAXP"                read-address="0xFFCC11B0" write-address="0xFFCC11B0" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Maximum Packet Length Register" />
   <register name="USB0_EP11_TXMAXP.MULTM1"      parent="USB0_EP11_TXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP11_TXMAXP.MAXPAY"      parent="USB0_EP11_TXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP0_CSR0_H"                 read-address="0xFFCC1102" write-address="0xFFCC1102" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EP0 Configuration and Status (Host) Register" />
   <register name="USB0_EP0_CSR0_H.DISPING"      parent="USB0_EP0_CSR0_H" bit-position="11" bit-size="1" description="Disable Ping" />
   <register name="USB0_EP0_CSR0_H.DATGLEN"      parent="USB0_EP0_CSR0_H" bit-position="10" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP0_CSR0_H.DATGL"        parent="USB0_EP0_CSR0_H" bit-position="9" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP0_CSR0_H.FLUSHFIFO"    parent="USB0_EP0_CSR0_H" bit-position="8" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP0_CSR0_H.NAKTO"        parent="USB0_EP0_CSR0_H" bit-position="7" bit-size="1" description="NAK Timeout" />
   <register name="USB0_EP0_CSR0_H.STATUSPKT"    parent="USB0_EP0_CSR0_H" bit-position="6" bit-size="1" description="Status Packet" />
   <register name="USB0_EP0_CSR0_H.REQPKT"       parent="USB0_EP0_CSR0_H" bit-position="5" bit-size="1" description="Request Packet" />
   <register name="USB0_EP0_CSR0_H.TOERR"        parent="USB0_EP0_CSR0_H" bit-position="4" bit-size="1" description="Timeout Error" />
   <register name="USB0_EP0_CSR0_H.SETUPPKT"     parent="USB0_EP0_CSR0_H" bit-position="3" bit-size="1" description="Setup Packet" />
   <register name="USB0_EP0_CSR0_H.RXSTALL"      parent="USB0_EP0_CSR0_H" bit-position="2" bit-size="1" description="Rx Stall" />
   <register name="USB0_EP0_CSR0_H.TXPKTRDY"     parent="USB0_EP0_CSR0_H" bit-position="1" bit-size="1" description="Tx Packet Ready" />
   <register name="USB0_EP0_CSR0_H.RXPKTRDY"     parent="USB0_EP0_CSR0_H" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP0_TXCSR_H"                read-address="0xFFCC1102" write-address="0xFFCC1102" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Host) Register" />
   <register name="USB0_EP0_TXCSR_H.AUTOSET"     parent="USB0_EP0_TXCSR_H" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP0_TXCSR_H.DMAREQEN"    parent="USB0_EP0_TXCSR_H" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP0_TXCSR_H.FRCDATATGL"  parent="USB0_EP0_TXCSR_H" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP0_TXCSR_H.DMAREQMODE"  parent="USB0_EP0_TXCSR_H" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP0_TXCSR_H.DATGLEN"     parent="USB0_EP0_TXCSR_H" bit-position="9" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP0_TXCSR_H.DATGL"       parent="USB0_EP0_TXCSR_H" bit-position="8" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP0_TXCSR_H.NAKTOINCMP"  parent="USB0_EP0_TXCSR_H" bit-position="7" bit-size="1" description="NAK Timeout Incomplete" />
   <register name="USB0_EP0_TXCSR_H.CLRDATATGL"  parent="USB0_EP0_TXCSR_H" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP0_TXCSR_H.RXSTALL"     parent="USB0_EP0_TXCSR_H" bit-position="5" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP0_TXCSR_H.SETUPPKT"    parent="USB0_EP0_TXCSR_H" bit-position="4" bit-size="1" description="Setup Packet" />
   <register name="USB0_EP0_TXCSR_H.FLUSHFIFO"   parent="USB0_EP0_TXCSR_H" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP0_TXCSR_H.TXTOERR"     parent="USB0_EP0_TXCSR_H" bit-position="2" bit-size="1" description="Tx Timeout Error" />
   <register name="USB0_EP0_TXCSR_H.NEFIFO"      parent="USB0_EP0_TXCSR_H" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP0_TXCSR_H.TXPKTRDY"    parent="USB0_EP0_TXCSR_H" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP1_TXCSR_H"                read-address="0xFFCC1112" write-address="0xFFCC1112" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Host) Register" />
   <register name="USB0_EP1_TXCSR_H.AUTOSET"     parent="USB0_EP1_TXCSR_H" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP1_TXCSR_H.DMAREQEN"    parent="USB0_EP1_TXCSR_H" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP1_TXCSR_H.FRCDATATGL"  parent="USB0_EP1_TXCSR_H" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP1_TXCSR_H.DMAREQMODE"  parent="USB0_EP1_TXCSR_H" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP1_TXCSR_H.DATGLEN"     parent="USB0_EP1_TXCSR_H" bit-position="9" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP1_TXCSR_H.DATGL"       parent="USB0_EP1_TXCSR_H" bit-position="8" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP1_TXCSR_H.NAKTOINCMP"  parent="USB0_EP1_TXCSR_H" bit-position="7" bit-size="1" description="NAK Timeout Incomplete" />
   <register name="USB0_EP1_TXCSR_H.CLRDATATGL"  parent="USB0_EP1_TXCSR_H" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP1_TXCSR_H.RXSTALL"     parent="USB0_EP1_TXCSR_H" bit-position="5" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP1_TXCSR_H.SETUPPKT"    parent="USB0_EP1_TXCSR_H" bit-position="4" bit-size="1" description="Setup Packet" />
   <register name="USB0_EP1_TXCSR_H.FLUSHFIFO"   parent="USB0_EP1_TXCSR_H" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP1_TXCSR_H.TXTOERR"     parent="USB0_EP1_TXCSR_H" bit-position="2" bit-size="1" description="Tx Timeout Error" />
   <register name="USB0_EP1_TXCSR_H.NEFIFO"      parent="USB0_EP1_TXCSR_H" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP1_TXCSR_H.TXPKTRDY"    parent="USB0_EP1_TXCSR_H" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP2_TXCSR_H"                read-address="0xFFCC1122" write-address="0xFFCC1122" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Host) Register" />
   <register name="USB0_EP2_TXCSR_H.AUTOSET"     parent="USB0_EP2_TXCSR_H" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP2_TXCSR_H.DMAREQEN"    parent="USB0_EP2_TXCSR_H" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP2_TXCSR_H.FRCDATATGL"  parent="USB0_EP2_TXCSR_H" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP2_TXCSR_H.DMAREQMODE"  parent="USB0_EP2_TXCSR_H" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP2_TXCSR_H.DATGLEN"     parent="USB0_EP2_TXCSR_H" bit-position="9" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP2_TXCSR_H.DATGL"       parent="USB0_EP2_TXCSR_H" bit-position="8" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP2_TXCSR_H.NAKTOINCMP"  parent="USB0_EP2_TXCSR_H" bit-position="7" bit-size="1" description="NAK Timeout Incomplete" />
   <register name="USB0_EP2_TXCSR_H.CLRDATATGL"  parent="USB0_EP2_TXCSR_H" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP2_TXCSR_H.RXSTALL"     parent="USB0_EP2_TXCSR_H" bit-position="5" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP2_TXCSR_H.SETUPPKT"    parent="USB0_EP2_TXCSR_H" bit-position="4" bit-size="1" description="Setup Packet" />
   <register name="USB0_EP2_TXCSR_H.FLUSHFIFO"   parent="USB0_EP2_TXCSR_H" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP2_TXCSR_H.TXTOERR"     parent="USB0_EP2_TXCSR_H" bit-position="2" bit-size="1" description="Tx Timeout Error" />
   <register name="USB0_EP2_TXCSR_H.NEFIFO"      parent="USB0_EP2_TXCSR_H" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP2_TXCSR_H.TXPKTRDY"    parent="USB0_EP2_TXCSR_H" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP3_TXCSR_H"                read-address="0xFFCC1132" write-address="0xFFCC1132" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Host) Register" />
   <register name="USB0_EP3_TXCSR_H.AUTOSET"     parent="USB0_EP3_TXCSR_H" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP3_TXCSR_H.DMAREQEN"    parent="USB0_EP3_TXCSR_H" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP3_TXCSR_H.FRCDATATGL"  parent="USB0_EP3_TXCSR_H" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP3_TXCSR_H.DMAREQMODE"  parent="USB0_EP3_TXCSR_H" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP3_TXCSR_H.DATGLEN"     parent="USB0_EP3_TXCSR_H" bit-position="9" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP3_TXCSR_H.DATGL"       parent="USB0_EP3_TXCSR_H" bit-position="8" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP3_TXCSR_H.NAKTOINCMP"  parent="USB0_EP3_TXCSR_H" bit-position="7" bit-size="1" description="NAK Timeout Incomplete" />
   <register name="USB0_EP3_TXCSR_H.CLRDATATGL"  parent="USB0_EP3_TXCSR_H" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP3_TXCSR_H.RXSTALL"     parent="USB0_EP3_TXCSR_H" bit-position="5" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP3_TXCSR_H.SETUPPKT"    parent="USB0_EP3_TXCSR_H" bit-position="4" bit-size="1" description="Setup Packet" />
   <register name="USB0_EP3_TXCSR_H.FLUSHFIFO"   parent="USB0_EP3_TXCSR_H" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP3_TXCSR_H.TXTOERR"     parent="USB0_EP3_TXCSR_H" bit-position="2" bit-size="1" description="Tx Timeout Error" />
   <register name="USB0_EP3_TXCSR_H.NEFIFO"      parent="USB0_EP3_TXCSR_H" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP3_TXCSR_H.TXPKTRDY"    parent="USB0_EP3_TXCSR_H" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP4_TXCSR_H"                read-address="0xFFCC1142" write-address="0xFFCC1142" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Host) Register" />
   <register name="USB0_EP4_TXCSR_H.AUTOSET"     parent="USB0_EP4_TXCSR_H" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP4_TXCSR_H.DMAREQEN"    parent="USB0_EP4_TXCSR_H" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP4_TXCSR_H.FRCDATATGL"  parent="USB0_EP4_TXCSR_H" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP4_TXCSR_H.DMAREQMODE"  parent="USB0_EP4_TXCSR_H" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP4_TXCSR_H.DATGLEN"     parent="USB0_EP4_TXCSR_H" bit-position="9" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP4_TXCSR_H.DATGL"       parent="USB0_EP4_TXCSR_H" bit-position="8" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP4_TXCSR_H.NAKTOINCMP"  parent="USB0_EP4_TXCSR_H" bit-position="7" bit-size="1" description="NAK Timeout Incomplete" />
   <register name="USB0_EP4_TXCSR_H.CLRDATATGL"  parent="USB0_EP4_TXCSR_H" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP4_TXCSR_H.RXSTALL"     parent="USB0_EP4_TXCSR_H" bit-position="5" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP4_TXCSR_H.SETUPPKT"    parent="USB0_EP4_TXCSR_H" bit-position="4" bit-size="1" description="Setup Packet" />
   <register name="USB0_EP4_TXCSR_H.FLUSHFIFO"   parent="USB0_EP4_TXCSR_H" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP4_TXCSR_H.TXTOERR"     parent="USB0_EP4_TXCSR_H" bit-position="2" bit-size="1" description="Tx Timeout Error" />
   <register name="USB0_EP4_TXCSR_H.NEFIFO"      parent="USB0_EP4_TXCSR_H" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP4_TXCSR_H.TXPKTRDY"    parent="USB0_EP4_TXCSR_H" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP5_TXCSR_H"                read-address="0xFFCC1152" write-address="0xFFCC1152" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Host) Register" />
   <register name="USB0_EP5_TXCSR_H.AUTOSET"     parent="USB0_EP5_TXCSR_H" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP5_TXCSR_H.DMAREQEN"    parent="USB0_EP5_TXCSR_H" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP5_TXCSR_H.FRCDATATGL"  parent="USB0_EP5_TXCSR_H" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP5_TXCSR_H.DMAREQMODE"  parent="USB0_EP5_TXCSR_H" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP5_TXCSR_H.DATGLEN"     parent="USB0_EP5_TXCSR_H" bit-position="9" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP5_TXCSR_H.DATGL"       parent="USB0_EP5_TXCSR_H" bit-position="8" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP5_TXCSR_H.NAKTOINCMP"  parent="USB0_EP5_TXCSR_H" bit-position="7" bit-size="1" description="NAK Timeout Incomplete" />
   <register name="USB0_EP5_TXCSR_H.CLRDATATGL"  parent="USB0_EP5_TXCSR_H" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP5_TXCSR_H.RXSTALL"     parent="USB0_EP5_TXCSR_H" bit-position="5" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP5_TXCSR_H.SETUPPKT"    parent="USB0_EP5_TXCSR_H" bit-position="4" bit-size="1" description="Setup Packet" />
   <register name="USB0_EP5_TXCSR_H.FLUSHFIFO"   parent="USB0_EP5_TXCSR_H" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP5_TXCSR_H.TXTOERR"     parent="USB0_EP5_TXCSR_H" bit-position="2" bit-size="1" description="Tx Timeout Error" />
   <register name="USB0_EP5_TXCSR_H.NEFIFO"      parent="USB0_EP5_TXCSR_H" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP5_TXCSR_H.TXPKTRDY"    parent="USB0_EP5_TXCSR_H" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP6_TXCSR_H"                read-address="0xFFCC1162" write-address="0xFFCC1162" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Host) Register" />
   <register name="USB0_EP6_TXCSR_H.AUTOSET"     parent="USB0_EP6_TXCSR_H" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP6_TXCSR_H.DMAREQEN"    parent="USB0_EP6_TXCSR_H" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP6_TXCSR_H.FRCDATATGL"  parent="USB0_EP6_TXCSR_H" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP6_TXCSR_H.DMAREQMODE"  parent="USB0_EP6_TXCSR_H" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP6_TXCSR_H.DATGLEN"     parent="USB0_EP6_TXCSR_H" bit-position="9" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP6_TXCSR_H.DATGL"       parent="USB0_EP6_TXCSR_H" bit-position="8" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP6_TXCSR_H.NAKTOINCMP"  parent="USB0_EP6_TXCSR_H" bit-position="7" bit-size="1" description="NAK Timeout Incomplete" />
   <register name="USB0_EP6_TXCSR_H.CLRDATATGL"  parent="USB0_EP6_TXCSR_H" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP6_TXCSR_H.RXSTALL"     parent="USB0_EP6_TXCSR_H" bit-position="5" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP6_TXCSR_H.SETUPPKT"    parent="USB0_EP6_TXCSR_H" bit-position="4" bit-size="1" description="Setup Packet" />
   <register name="USB0_EP6_TXCSR_H.FLUSHFIFO"   parent="USB0_EP6_TXCSR_H" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP6_TXCSR_H.TXTOERR"     parent="USB0_EP6_TXCSR_H" bit-position="2" bit-size="1" description="Tx Timeout Error" />
   <register name="USB0_EP6_TXCSR_H.NEFIFO"      parent="USB0_EP6_TXCSR_H" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP6_TXCSR_H.TXPKTRDY"    parent="USB0_EP6_TXCSR_H" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP7_TXCSR_H"                read-address="0xFFCC1172" write-address="0xFFCC1172" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Host) Register" />
   <register name="USB0_EP7_TXCSR_H.AUTOSET"     parent="USB0_EP7_TXCSR_H" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP7_TXCSR_H.DMAREQEN"    parent="USB0_EP7_TXCSR_H" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP7_TXCSR_H.FRCDATATGL"  parent="USB0_EP7_TXCSR_H" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP7_TXCSR_H.DMAREQMODE"  parent="USB0_EP7_TXCSR_H" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP7_TXCSR_H.DATGLEN"     parent="USB0_EP7_TXCSR_H" bit-position="9" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP7_TXCSR_H.DATGL"       parent="USB0_EP7_TXCSR_H" bit-position="8" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP7_TXCSR_H.NAKTOINCMP"  parent="USB0_EP7_TXCSR_H" bit-position="7" bit-size="1" description="NAK Timeout Incomplete" />
   <register name="USB0_EP7_TXCSR_H.CLRDATATGL"  parent="USB0_EP7_TXCSR_H" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP7_TXCSR_H.RXSTALL"     parent="USB0_EP7_TXCSR_H" bit-position="5" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP7_TXCSR_H.SETUPPKT"    parent="USB0_EP7_TXCSR_H" bit-position="4" bit-size="1" description="Setup Packet" />
   <register name="USB0_EP7_TXCSR_H.FLUSHFIFO"   parent="USB0_EP7_TXCSR_H" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP7_TXCSR_H.TXTOERR"     parent="USB0_EP7_TXCSR_H" bit-position="2" bit-size="1" description="Tx Timeout Error" />
   <register name="USB0_EP7_TXCSR_H.NEFIFO"      parent="USB0_EP7_TXCSR_H" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP7_TXCSR_H.TXPKTRDY"    parent="USB0_EP7_TXCSR_H" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP8_TXCSR_H"                read-address="0xFFCC1182" write-address="0xFFCC1182" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Host) Register" />
   <register name="USB0_EP8_TXCSR_H.AUTOSET"     parent="USB0_EP8_TXCSR_H" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP8_TXCSR_H.DMAREQEN"    parent="USB0_EP8_TXCSR_H" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP8_TXCSR_H.FRCDATATGL"  parent="USB0_EP8_TXCSR_H" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP8_TXCSR_H.DMAREQMODE"  parent="USB0_EP8_TXCSR_H" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP8_TXCSR_H.DATGLEN"     parent="USB0_EP8_TXCSR_H" bit-position="9" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP8_TXCSR_H.DATGL"       parent="USB0_EP8_TXCSR_H" bit-position="8" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP8_TXCSR_H.NAKTOINCMP"  parent="USB0_EP8_TXCSR_H" bit-position="7" bit-size="1" description="NAK Timeout Incomplete" />
   <register name="USB0_EP8_TXCSR_H.CLRDATATGL"  parent="USB0_EP8_TXCSR_H" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP8_TXCSR_H.RXSTALL"     parent="USB0_EP8_TXCSR_H" bit-position="5" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP8_TXCSR_H.SETUPPKT"    parent="USB0_EP8_TXCSR_H" bit-position="4" bit-size="1" description="Setup Packet" />
   <register name="USB0_EP8_TXCSR_H.FLUSHFIFO"   parent="USB0_EP8_TXCSR_H" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP8_TXCSR_H.TXTOERR"     parent="USB0_EP8_TXCSR_H" bit-position="2" bit-size="1" description="Tx Timeout Error" />
   <register name="USB0_EP8_TXCSR_H.NEFIFO"      parent="USB0_EP8_TXCSR_H" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP8_TXCSR_H.TXPKTRDY"    parent="USB0_EP8_TXCSR_H" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP9_TXCSR_H"                read-address="0xFFCC1192" write-address="0xFFCC1192" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Host) Register" />
   <register name="USB0_EP9_TXCSR_H.AUTOSET"     parent="USB0_EP9_TXCSR_H" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP9_TXCSR_H.DMAREQEN"    parent="USB0_EP9_TXCSR_H" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP9_TXCSR_H.FRCDATATGL"  parent="USB0_EP9_TXCSR_H" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP9_TXCSR_H.DMAREQMODE"  parent="USB0_EP9_TXCSR_H" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP9_TXCSR_H.DATGLEN"     parent="USB0_EP9_TXCSR_H" bit-position="9" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP9_TXCSR_H.DATGL"       parent="USB0_EP9_TXCSR_H" bit-position="8" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP9_TXCSR_H.NAKTOINCMP"  parent="USB0_EP9_TXCSR_H" bit-position="7" bit-size="1" description="NAK Timeout Incomplete" />
   <register name="USB0_EP9_TXCSR_H.CLRDATATGL"  parent="USB0_EP9_TXCSR_H" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP9_TXCSR_H.RXSTALL"     parent="USB0_EP9_TXCSR_H" bit-position="5" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP9_TXCSR_H.SETUPPKT"    parent="USB0_EP9_TXCSR_H" bit-position="4" bit-size="1" description="Setup Packet" />
   <register name="USB0_EP9_TXCSR_H.FLUSHFIFO"   parent="USB0_EP9_TXCSR_H" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP9_TXCSR_H.TXTOERR"     parent="USB0_EP9_TXCSR_H" bit-position="2" bit-size="1" description="Tx Timeout Error" />
   <register name="USB0_EP9_TXCSR_H.NEFIFO"      parent="USB0_EP9_TXCSR_H" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP9_TXCSR_H.TXPKTRDY"    parent="USB0_EP9_TXCSR_H" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP10_TXCSR_H"               read-address="0xFFCC11A2" write-address="0xFFCC11A2" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Host) Register" />
   <register name="USB0_EP10_TXCSR_H.AUTOSET"    parent="USB0_EP10_TXCSR_H" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP10_TXCSR_H.DMAREQEN"   parent="USB0_EP10_TXCSR_H" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP10_TXCSR_H.FRCDATATGL" parent="USB0_EP10_TXCSR_H" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP10_TXCSR_H.DMAREQMODE" parent="USB0_EP10_TXCSR_H" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP10_TXCSR_H.DATGLEN"    parent="USB0_EP10_TXCSR_H" bit-position="9" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP10_TXCSR_H.DATGL"      parent="USB0_EP10_TXCSR_H" bit-position="8" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP10_TXCSR_H.NAKTOINCMP" parent="USB0_EP10_TXCSR_H" bit-position="7" bit-size="1" description="NAK Timeout Incomplete" />
   <register name="USB0_EP10_TXCSR_H.CLRDATATGL" parent="USB0_EP10_TXCSR_H" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP10_TXCSR_H.RXSTALL"    parent="USB0_EP10_TXCSR_H" bit-position="5" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP10_TXCSR_H.SETUPPKT"   parent="USB0_EP10_TXCSR_H" bit-position="4" bit-size="1" description="Setup Packet" />
   <register name="USB0_EP10_TXCSR_H.FLUSHFIFO"  parent="USB0_EP10_TXCSR_H" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP10_TXCSR_H.TXTOERR"    parent="USB0_EP10_TXCSR_H" bit-position="2" bit-size="1" description="Tx Timeout Error" />
   <register name="USB0_EP10_TXCSR_H.NEFIFO"     parent="USB0_EP10_TXCSR_H" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP10_TXCSR_H.TXPKTRDY"   parent="USB0_EP10_TXCSR_H" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP11_TXCSR_H"               read-address="0xFFCC11B2" write-address="0xFFCC11B2" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Host) Register" />
   <register name="USB0_EP11_TXCSR_H.AUTOSET"    parent="USB0_EP11_TXCSR_H" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP11_TXCSR_H.DMAREQEN"   parent="USB0_EP11_TXCSR_H" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP11_TXCSR_H.FRCDATATGL" parent="USB0_EP11_TXCSR_H" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP11_TXCSR_H.DMAREQMODE" parent="USB0_EP11_TXCSR_H" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP11_TXCSR_H.DATGLEN"    parent="USB0_EP11_TXCSR_H" bit-position="9" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP11_TXCSR_H.DATGL"      parent="USB0_EP11_TXCSR_H" bit-position="8" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP11_TXCSR_H.NAKTOINCMP" parent="USB0_EP11_TXCSR_H" bit-position="7" bit-size="1" description="NAK Timeout Incomplete" />
   <register name="USB0_EP11_TXCSR_H.CLRDATATGL" parent="USB0_EP11_TXCSR_H" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP11_TXCSR_H.RXSTALL"    parent="USB0_EP11_TXCSR_H" bit-position="5" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP11_TXCSR_H.SETUPPKT"   parent="USB0_EP11_TXCSR_H" bit-position="4" bit-size="1" description="Setup Packet" />
   <register name="USB0_EP11_TXCSR_H.FLUSHFIFO"  parent="USB0_EP11_TXCSR_H" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP11_TXCSR_H.TXTOERR"    parent="USB0_EP11_TXCSR_H" bit-position="2" bit-size="1" description="Tx Timeout Error" />
   <register name="USB0_EP11_TXCSR_H.NEFIFO"     parent="USB0_EP11_TXCSR_H" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP11_TXCSR_H.TXPKTRDY"   parent="USB0_EP11_TXCSR_H" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP0_CSR0_P"                 read-address="0xFFCC1102" write-address="0xFFCC1102" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EP0 Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP0_CSR0_P.FLUSHFIFO"    parent="USB0_EP0_CSR0_P" bit-position="8" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP0_CSR0_P.SSETUPEND"    parent="USB0_EP0_CSR0_P" bit-position="7" bit-size="1" description="Service Setup End" />
   <register name="USB0_EP0_CSR0_P.SPKTRDY"      parent="USB0_EP0_CSR0_P" bit-position="6" bit-size="1" description="Service Rx Packet Ready" />
   <register name="USB0_EP0_CSR0_P.SENDSTALL"    parent="USB0_EP0_CSR0_P" bit-position="5" bit-size="1" description="Send Stall" />
   <register name="USB0_EP0_CSR0_P.SETUPEND"     parent="USB0_EP0_CSR0_P" bit-position="4" bit-size="1" description="Setup End" />
   <register name="USB0_EP0_CSR0_P.DATAEND"      parent="USB0_EP0_CSR0_P" bit-position="3" bit-size="1" description="Data End" />
   <register name="USB0_EP0_CSR0_P.SENTSTALL"    parent="USB0_EP0_CSR0_P" bit-position="2" bit-size="1" description="Sent Stall" />
   <register name="USB0_EP0_CSR0_P.TXPKTRDY"     parent="USB0_EP0_CSR0_P" bit-position="1" bit-size="1" description="Tx Packet Ready" />
   <register name="USB0_EP0_CSR0_P.RXPKTRDY"     parent="USB0_EP0_CSR0_P" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP0_TXCSR_P"                read-address="0xFFCC1102" write-address="0xFFCC1102" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP0_TXCSR_P.AUTOSET"     parent="USB0_EP0_TXCSR_P" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP0_TXCSR_P.ISO"         parent="USB0_EP0_TXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers Enable" />
   <register name="USB0_EP0_TXCSR_P.DMAREQEN"    parent="USB0_EP0_TXCSR_P" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP0_TXCSR_P.FRCDATATGL"  parent="USB0_EP0_TXCSR_P" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP0_TXCSR_P.DMAREQMODE"  parent="USB0_EP0_TXCSR_P" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP0_TXCSR_P.INCOMPTX"    parent="USB0_EP0_TXCSR_P" bit-position="7" bit-size="1" description="Incomplete Tx" />
   <register name="USB0_EP0_TXCSR_P.CLRDATATGL"  parent="USB0_EP0_TXCSR_P" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP0_TXCSR_P.SENTSTALL"   parent="USB0_EP0_TXCSR_P" bit-position="5" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP0_TXCSR_P.SENDSTALL"   parent="USB0_EP0_TXCSR_P" bit-position="4" bit-size="1" description="Send STALL" />
   <register name="USB0_EP0_TXCSR_P.FLUSHFIFO"   parent="USB0_EP0_TXCSR_P" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP0_TXCSR_P.URUNERR"     parent="USB0_EP0_TXCSR_P" bit-position="2" bit-size="1" description="Underrun Error" />
   <register name="USB0_EP0_TXCSR_P.NEFIFO"      parent="USB0_EP0_TXCSR_P" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP0_TXCSR_P.TXPKTRDY"    parent="USB0_EP0_TXCSR_P" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP1_TXCSR_P"                read-address="0xFFCC1112" write-address="0xFFCC1112" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP1_TXCSR_P.AUTOSET"     parent="USB0_EP1_TXCSR_P" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP1_TXCSR_P.ISO"         parent="USB0_EP1_TXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers Enable" />
   <register name="USB0_EP1_TXCSR_P.DMAREQEN"    parent="USB0_EP1_TXCSR_P" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP1_TXCSR_P.FRCDATATGL"  parent="USB0_EP1_TXCSR_P" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP1_TXCSR_P.DMAREQMODE"  parent="USB0_EP1_TXCSR_P" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP1_TXCSR_P.INCOMPTX"    parent="USB0_EP1_TXCSR_P" bit-position="7" bit-size="1" description="Incomplete Tx" />
   <register name="USB0_EP1_TXCSR_P.CLRDATATGL"  parent="USB0_EP1_TXCSR_P" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP1_TXCSR_P.SENTSTALL"   parent="USB0_EP1_TXCSR_P" bit-position="5" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP1_TXCSR_P.SENDSTALL"   parent="USB0_EP1_TXCSR_P" bit-position="4" bit-size="1" description="Send STALL" />
   <register name="USB0_EP1_TXCSR_P.FLUSHFIFO"   parent="USB0_EP1_TXCSR_P" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP1_TXCSR_P.URUNERR"     parent="USB0_EP1_TXCSR_P" bit-position="2" bit-size="1" description="Underrun Error" />
   <register name="USB0_EP1_TXCSR_P.NEFIFO"      parent="USB0_EP1_TXCSR_P" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP1_TXCSR_P.TXPKTRDY"    parent="USB0_EP1_TXCSR_P" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP2_TXCSR_P"                read-address="0xFFCC1122" write-address="0xFFCC1122" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP2_TXCSR_P.AUTOSET"     parent="USB0_EP2_TXCSR_P" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP2_TXCSR_P.ISO"         parent="USB0_EP2_TXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers Enable" />
   <register name="USB0_EP2_TXCSR_P.DMAREQEN"    parent="USB0_EP2_TXCSR_P" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP2_TXCSR_P.FRCDATATGL"  parent="USB0_EP2_TXCSR_P" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP2_TXCSR_P.DMAREQMODE"  parent="USB0_EP2_TXCSR_P" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP2_TXCSR_P.INCOMPTX"    parent="USB0_EP2_TXCSR_P" bit-position="7" bit-size="1" description="Incomplete Tx" />
   <register name="USB0_EP2_TXCSR_P.CLRDATATGL"  parent="USB0_EP2_TXCSR_P" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP2_TXCSR_P.SENTSTALL"   parent="USB0_EP2_TXCSR_P" bit-position="5" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP2_TXCSR_P.SENDSTALL"   parent="USB0_EP2_TXCSR_P" bit-position="4" bit-size="1" description="Send STALL" />
   <register name="USB0_EP2_TXCSR_P.FLUSHFIFO"   parent="USB0_EP2_TXCSR_P" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP2_TXCSR_P.URUNERR"     parent="USB0_EP2_TXCSR_P" bit-position="2" bit-size="1" description="Underrun Error" />
   <register name="USB0_EP2_TXCSR_P.NEFIFO"      parent="USB0_EP2_TXCSR_P" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP2_TXCSR_P.TXPKTRDY"    parent="USB0_EP2_TXCSR_P" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP3_TXCSR_P"                read-address="0xFFCC1132" write-address="0xFFCC1132" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP3_TXCSR_P.AUTOSET"     parent="USB0_EP3_TXCSR_P" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP3_TXCSR_P.ISO"         parent="USB0_EP3_TXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers Enable" />
   <register name="USB0_EP3_TXCSR_P.DMAREQEN"    parent="USB0_EP3_TXCSR_P" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP3_TXCSR_P.FRCDATATGL"  parent="USB0_EP3_TXCSR_P" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP3_TXCSR_P.DMAREQMODE"  parent="USB0_EP3_TXCSR_P" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP3_TXCSR_P.INCOMPTX"    parent="USB0_EP3_TXCSR_P" bit-position="7" bit-size="1" description="Incomplete Tx" />
   <register name="USB0_EP3_TXCSR_P.CLRDATATGL"  parent="USB0_EP3_TXCSR_P" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP3_TXCSR_P.SENTSTALL"   parent="USB0_EP3_TXCSR_P" bit-position="5" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP3_TXCSR_P.SENDSTALL"   parent="USB0_EP3_TXCSR_P" bit-position="4" bit-size="1" description="Send STALL" />
   <register name="USB0_EP3_TXCSR_P.FLUSHFIFO"   parent="USB0_EP3_TXCSR_P" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP3_TXCSR_P.URUNERR"     parent="USB0_EP3_TXCSR_P" bit-position="2" bit-size="1" description="Underrun Error" />
   <register name="USB0_EP3_TXCSR_P.NEFIFO"      parent="USB0_EP3_TXCSR_P" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP3_TXCSR_P.TXPKTRDY"    parent="USB0_EP3_TXCSR_P" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP4_TXCSR_P"                read-address="0xFFCC1142" write-address="0xFFCC1142" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP4_TXCSR_P.AUTOSET"     parent="USB0_EP4_TXCSR_P" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP4_TXCSR_P.ISO"         parent="USB0_EP4_TXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers Enable" />
   <register name="USB0_EP4_TXCSR_P.DMAREQEN"    parent="USB0_EP4_TXCSR_P" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP4_TXCSR_P.FRCDATATGL"  parent="USB0_EP4_TXCSR_P" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP4_TXCSR_P.DMAREQMODE"  parent="USB0_EP4_TXCSR_P" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP4_TXCSR_P.INCOMPTX"    parent="USB0_EP4_TXCSR_P" bit-position="7" bit-size="1" description="Incomplete Tx" />
   <register name="USB0_EP4_TXCSR_P.CLRDATATGL"  parent="USB0_EP4_TXCSR_P" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP4_TXCSR_P.SENTSTALL"   parent="USB0_EP4_TXCSR_P" bit-position="5" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP4_TXCSR_P.SENDSTALL"   parent="USB0_EP4_TXCSR_P" bit-position="4" bit-size="1" description="Send STALL" />
   <register name="USB0_EP4_TXCSR_P.FLUSHFIFO"   parent="USB0_EP4_TXCSR_P" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP4_TXCSR_P.URUNERR"     parent="USB0_EP4_TXCSR_P" bit-position="2" bit-size="1" description="Underrun Error" />
   <register name="USB0_EP4_TXCSR_P.NEFIFO"      parent="USB0_EP4_TXCSR_P" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP4_TXCSR_P.TXPKTRDY"    parent="USB0_EP4_TXCSR_P" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP5_TXCSR_P"                read-address="0xFFCC1152" write-address="0xFFCC1152" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP5_TXCSR_P.AUTOSET"     parent="USB0_EP5_TXCSR_P" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP5_TXCSR_P.ISO"         parent="USB0_EP5_TXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers Enable" />
   <register name="USB0_EP5_TXCSR_P.DMAREQEN"    parent="USB0_EP5_TXCSR_P" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP5_TXCSR_P.FRCDATATGL"  parent="USB0_EP5_TXCSR_P" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP5_TXCSR_P.DMAREQMODE"  parent="USB0_EP5_TXCSR_P" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP5_TXCSR_P.INCOMPTX"    parent="USB0_EP5_TXCSR_P" bit-position="7" bit-size="1" description="Incomplete Tx" />
   <register name="USB0_EP5_TXCSR_P.CLRDATATGL"  parent="USB0_EP5_TXCSR_P" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP5_TXCSR_P.SENTSTALL"   parent="USB0_EP5_TXCSR_P" bit-position="5" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP5_TXCSR_P.SENDSTALL"   parent="USB0_EP5_TXCSR_P" bit-position="4" bit-size="1" description="Send STALL" />
   <register name="USB0_EP5_TXCSR_P.FLUSHFIFO"   parent="USB0_EP5_TXCSR_P" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP5_TXCSR_P.URUNERR"     parent="USB0_EP5_TXCSR_P" bit-position="2" bit-size="1" description="Underrun Error" />
   <register name="USB0_EP5_TXCSR_P.NEFIFO"      parent="USB0_EP5_TXCSR_P" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP5_TXCSR_P.TXPKTRDY"    parent="USB0_EP5_TXCSR_P" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP6_TXCSR_P"                read-address="0xFFCC1162" write-address="0xFFCC1162" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP6_TXCSR_P.AUTOSET"     parent="USB0_EP6_TXCSR_P" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP6_TXCSR_P.ISO"         parent="USB0_EP6_TXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers Enable" />
   <register name="USB0_EP6_TXCSR_P.DMAREQEN"    parent="USB0_EP6_TXCSR_P" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP6_TXCSR_P.FRCDATATGL"  parent="USB0_EP6_TXCSR_P" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP6_TXCSR_P.DMAREQMODE"  parent="USB0_EP6_TXCSR_P" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP6_TXCSR_P.INCOMPTX"    parent="USB0_EP6_TXCSR_P" bit-position="7" bit-size="1" description="Incomplete Tx" />
   <register name="USB0_EP6_TXCSR_P.CLRDATATGL"  parent="USB0_EP6_TXCSR_P" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP6_TXCSR_P.SENTSTALL"   parent="USB0_EP6_TXCSR_P" bit-position="5" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP6_TXCSR_P.SENDSTALL"   parent="USB0_EP6_TXCSR_P" bit-position="4" bit-size="1" description="Send STALL" />
   <register name="USB0_EP6_TXCSR_P.FLUSHFIFO"   parent="USB0_EP6_TXCSR_P" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP6_TXCSR_P.URUNERR"     parent="USB0_EP6_TXCSR_P" bit-position="2" bit-size="1" description="Underrun Error" />
   <register name="USB0_EP6_TXCSR_P.NEFIFO"      parent="USB0_EP6_TXCSR_P" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP6_TXCSR_P.TXPKTRDY"    parent="USB0_EP6_TXCSR_P" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP7_TXCSR_P"                read-address="0xFFCC1172" write-address="0xFFCC1172" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP7_TXCSR_P.AUTOSET"     parent="USB0_EP7_TXCSR_P" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP7_TXCSR_P.ISO"         parent="USB0_EP7_TXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers Enable" />
   <register name="USB0_EP7_TXCSR_P.DMAREQEN"    parent="USB0_EP7_TXCSR_P" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP7_TXCSR_P.FRCDATATGL"  parent="USB0_EP7_TXCSR_P" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP7_TXCSR_P.DMAREQMODE"  parent="USB0_EP7_TXCSR_P" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP7_TXCSR_P.INCOMPTX"    parent="USB0_EP7_TXCSR_P" bit-position="7" bit-size="1" description="Incomplete Tx" />
   <register name="USB0_EP7_TXCSR_P.CLRDATATGL"  parent="USB0_EP7_TXCSR_P" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP7_TXCSR_P.SENTSTALL"   parent="USB0_EP7_TXCSR_P" bit-position="5" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP7_TXCSR_P.SENDSTALL"   parent="USB0_EP7_TXCSR_P" bit-position="4" bit-size="1" description="Send STALL" />
   <register name="USB0_EP7_TXCSR_P.FLUSHFIFO"   parent="USB0_EP7_TXCSR_P" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP7_TXCSR_P.URUNERR"     parent="USB0_EP7_TXCSR_P" bit-position="2" bit-size="1" description="Underrun Error" />
   <register name="USB0_EP7_TXCSR_P.NEFIFO"      parent="USB0_EP7_TXCSR_P" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP7_TXCSR_P.TXPKTRDY"    parent="USB0_EP7_TXCSR_P" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP8_TXCSR_P"                read-address="0xFFCC1182" write-address="0xFFCC1182" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP8_TXCSR_P.AUTOSET"     parent="USB0_EP8_TXCSR_P" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP8_TXCSR_P.ISO"         parent="USB0_EP8_TXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers Enable" />
   <register name="USB0_EP8_TXCSR_P.DMAREQEN"    parent="USB0_EP8_TXCSR_P" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP8_TXCSR_P.FRCDATATGL"  parent="USB0_EP8_TXCSR_P" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP8_TXCSR_P.DMAREQMODE"  parent="USB0_EP8_TXCSR_P" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP8_TXCSR_P.INCOMPTX"    parent="USB0_EP8_TXCSR_P" bit-position="7" bit-size="1" description="Incomplete Tx" />
   <register name="USB0_EP8_TXCSR_P.CLRDATATGL"  parent="USB0_EP8_TXCSR_P" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP8_TXCSR_P.SENTSTALL"   parent="USB0_EP8_TXCSR_P" bit-position="5" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP8_TXCSR_P.SENDSTALL"   parent="USB0_EP8_TXCSR_P" bit-position="4" bit-size="1" description="Send STALL" />
   <register name="USB0_EP8_TXCSR_P.FLUSHFIFO"   parent="USB0_EP8_TXCSR_P" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP8_TXCSR_P.URUNERR"     parent="USB0_EP8_TXCSR_P" bit-position="2" bit-size="1" description="Underrun Error" />
   <register name="USB0_EP8_TXCSR_P.NEFIFO"      parent="USB0_EP8_TXCSR_P" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP8_TXCSR_P.TXPKTRDY"    parent="USB0_EP8_TXCSR_P" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP9_TXCSR_P"                read-address="0xFFCC1192" write-address="0xFFCC1192" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP9_TXCSR_P.AUTOSET"     parent="USB0_EP9_TXCSR_P" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP9_TXCSR_P.ISO"         parent="USB0_EP9_TXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers Enable" />
   <register name="USB0_EP9_TXCSR_P.DMAREQEN"    parent="USB0_EP9_TXCSR_P" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP9_TXCSR_P.FRCDATATGL"  parent="USB0_EP9_TXCSR_P" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP9_TXCSR_P.DMAREQMODE"  parent="USB0_EP9_TXCSR_P" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP9_TXCSR_P.INCOMPTX"    parent="USB0_EP9_TXCSR_P" bit-position="7" bit-size="1" description="Incomplete Tx" />
   <register name="USB0_EP9_TXCSR_P.CLRDATATGL"  parent="USB0_EP9_TXCSR_P" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP9_TXCSR_P.SENTSTALL"   parent="USB0_EP9_TXCSR_P" bit-position="5" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP9_TXCSR_P.SENDSTALL"   parent="USB0_EP9_TXCSR_P" bit-position="4" bit-size="1" description="Send STALL" />
   <register name="USB0_EP9_TXCSR_P.FLUSHFIFO"   parent="USB0_EP9_TXCSR_P" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP9_TXCSR_P.URUNERR"     parent="USB0_EP9_TXCSR_P" bit-position="2" bit-size="1" description="Underrun Error" />
   <register name="USB0_EP9_TXCSR_P.NEFIFO"      parent="USB0_EP9_TXCSR_P" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP9_TXCSR_P.TXPKTRDY"    parent="USB0_EP9_TXCSR_P" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP10_TXCSR_P"               read-address="0xFFCC11A2" write-address="0xFFCC11A2" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP10_TXCSR_P.AUTOSET"    parent="USB0_EP10_TXCSR_P" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP10_TXCSR_P.ISO"        parent="USB0_EP10_TXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers Enable" />
   <register name="USB0_EP10_TXCSR_P.DMAREQEN"   parent="USB0_EP10_TXCSR_P" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP10_TXCSR_P.FRCDATATGL" parent="USB0_EP10_TXCSR_P" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP10_TXCSR_P.DMAREQMODE" parent="USB0_EP10_TXCSR_P" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP10_TXCSR_P.INCOMPTX"   parent="USB0_EP10_TXCSR_P" bit-position="7" bit-size="1" description="Incomplete Tx" />
   <register name="USB0_EP10_TXCSR_P.CLRDATATGL" parent="USB0_EP10_TXCSR_P" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP10_TXCSR_P.SENTSTALL"  parent="USB0_EP10_TXCSR_P" bit-position="5" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP10_TXCSR_P.SENDSTALL"  parent="USB0_EP10_TXCSR_P" bit-position="4" bit-size="1" description="Send STALL" />
   <register name="USB0_EP10_TXCSR_P.FLUSHFIFO"  parent="USB0_EP10_TXCSR_P" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP10_TXCSR_P.URUNERR"    parent="USB0_EP10_TXCSR_P" bit-position="2" bit-size="1" description="Underrun Error" />
   <register name="USB0_EP10_TXCSR_P.NEFIFO"     parent="USB0_EP10_TXCSR_P" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP10_TXCSR_P.TXPKTRDY"   parent="USB0_EP10_TXCSR_P" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP11_TXCSR_P"               read-address="0xFFCC11B2" write-address="0xFFCC11B2" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Transmit Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP11_TXCSR_P.AUTOSET"    parent="USB0_EP11_TXCSR_P" bit-position="15" bit-size="1" description="TxPkRdy Autoset Enable" />
   <register name="USB0_EP11_TXCSR_P.ISO"        parent="USB0_EP11_TXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers Enable" />
   <register name="USB0_EP11_TXCSR_P.DMAREQEN"   parent="USB0_EP11_TXCSR_P" bit-position="12" bit-size="1" description="DMA Request Enable Tx EP" />
   <register name="USB0_EP11_TXCSR_P.FRCDATATGL" parent="USB0_EP11_TXCSR_P" bit-position="11" bit-size="1" description="Force Data Toggle" />
   <register name="USB0_EP11_TXCSR_P.DMAREQMODE" parent="USB0_EP11_TXCSR_P" bit-position="10" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP11_TXCSR_P.INCOMPTX"   parent="USB0_EP11_TXCSR_P" bit-position="7" bit-size="1" description="Incomplete Tx" />
   <register name="USB0_EP11_TXCSR_P.CLRDATATGL" parent="USB0_EP11_TXCSR_P" bit-position="6" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP11_TXCSR_P.SENTSTALL"  parent="USB0_EP11_TXCSR_P" bit-position="5" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP11_TXCSR_P.SENDSTALL"  parent="USB0_EP11_TXCSR_P" bit-position="4" bit-size="1" description="Send STALL" />
   <register name="USB0_EP11_TXCSR_P.FLUSHFIFO"  parent="USB0_EP11_TXCSR_P" bit-position="3" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP11_TXCSR_P.URUNERR"    parent="USB0_EP11_TXCSR_P" bit-position="2" bit-size="1" description="Underrun Error" />
   <register name="USB0_EP11_TXCSR_P.NEFIFO"     parent="USB0_EP11_TXCSR_P" bit-position="1" bit-size="1" description="Not Empty FIFO" />
   <register name="USB0_EP11_TXCSR_P.TXPKTRDY"   parent="USB0_EP11_TXCSR_P" bit-position="0" bit-size="1" description="Tx Packet Ready" />
<register name="USB0_EP0_RXMAXP"                 read-address="0xFFCC1104" write-address="0xFFCC1104" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Maximum Packet Length Register" />
   <register name="USB0_EP0_RXMAXP.MULTM1"       parent="USB0_EP0_RXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP0_RXMAXP.MAXPAY"       parent="USB0_EP0_RXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP1_RXMAXP"                 read-address="0xFFCC1114" write-address="0xFFCC1114" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Maximum Packet Length Register" />
   <register name="USB0_EP1_RXMAXP.MULTM1"       parent="USB0_EP1_RXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP1_RXMAXP.MAXPAY"       parent="USB0_EP1_RXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP2_RXMAXP"                 read-address="0xFFCC1124" write-address="0xFFCC1124" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Maximum Packet Length Register" />
   <register name="USB0_EP2_RXMAXP.MULTM1"       parent="USB0_EP2_RXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP2_RXMAXP.MAXPAY"       parent="USB0_EP2_RXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP3_RXMAXP"                 read-address="0xFFCC1134" write-address="0xFFCC1134" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Maximum Packet Length Register" />
   <register name="USB0_EP3_RXMAXP.MULTM1"       parent="USB0_EP3_RXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP3_RXMAXP.MAXPAY"       parent="USB0_EP3_RXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP4_RXMAXP"                 read-address="0xFFCC1144" write-address="0xFFCC1144" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Maximum Packet Length Register" />
   <register name="USB0_EP4_RXMAXP.MULTM1"       parent="USB0_EP4_RXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP4_RXMAXP.MAXPAY"       parent="USB0_EP4_RXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP5_RXMAXP"                 read-address="0xFFCC1154" write-address="0xFFCC1154" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Maximum Packet Length Register" />
   <register name="USB0_EP5_RXMAXP.MULTM1"       parent="USB0_EP5_RXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP5_RXMAXP.MAXPAY"       parent="USB0_EP5_RXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP6_RXMAXP"                 read-address="0xFFCC1164" write-address="0xFFCC1164" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Maximum Packet Length Register" />
   <register name="USB0_EP6_RXMAXP.MULTM1"       parent="USB0_EP6_RXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP6_RXMAXP.MAXPAY"       parent="USB0_EP6_RXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP7_RXMAXP"                 read-address="0xFFCC1174" write-address="0xFFCC1174" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Maximum Packet Length Register" />
   <register name="USB0_EP7_RXMAXP.MULTM1"       parent="USB0_EP7_RXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP7_RXMAXP.MAXPAY"       parent="USB0_EP7_RXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP8_RXMAXP"                 read-address="0xFFCC1184" write-address="0xFFCC1184" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Maximum Packet Length Register" />
   <register name="USB0_EP8_RXMAXP.MULTM1"       parent="USB0_EP8_RXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP8_RXMAXP.MAXPAY"       parent="USB0_EP8_RXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP9_RXMAXP"                 read-address="0xFFCC1194" write-address="0xFFCC1194" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Maximum Packet Length Register" />
   <register name="USB0_EP9_RXMAXP.MULTM1"       parent="USB0_EP9_RXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP9_RXMAXP.MAXPAY"       parent="USB0_EP9_RXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP10_RXMAXP"                read-address="0xFFCC11A4" write-address="0xFFCC11A4" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Maximum Packet Length Register" />
   <register name="USB0_EP10_RXMAXP.MULTM1"      parent="USB0_EP10_RXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP10_RXMAXP.MAXPAY"      parent="USB0_EP10_RXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP11_RXMAXP"                read-address="0xFFCC11B4" write-address="0xFFCC11B4" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Maximum Packet Length Register" />
   <register name="USB0_EP11_RXMAXP.MULTM1"      parent="USB0_EP11_RXMAXP" bit-position="11" bit-size="2" description="Multi-Packets per Micro-frame" />
   <register name="USB0_EP11_RXMAXP.MAXPAY"      parent="USB0_EP11_RXMAXP" bit-position="0" bit-size="11" description="Maximum Payload" />
<register name="USB0_EP0_RXCSR_H"                read-address="0xFFCC1106" write-address="0xFFCC1106" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Host) Register" />
   <register name="USB0_EP0_RXCSR_H.AUTOCLR"     parent="USB0_EP0_RXCSR_H" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP0_RXCSR_H.AUTOREQ"     parent="USB0_EP0_RXCSR_H" bit-position="14" bit-size="1" description="Auto Request Clear Enable" />
   <register name="USB0_EP0_RXCSR_H.DMAREQEN"    parent="USB0_EP0_RXCSR_H" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP0_RXCSR_H.PIDERR"      parent="USB0_EP0_RXCSR_H" bit-position="12" bit-size="1" description="Packet ID Error" />
   <register name="USB0_EP0_RXCSR_H.DMAREQMODE"  parent="USB0_EP0_RXCSR_H" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP0_RXCSR_H.DATGLEN"     parent="USB0_EP0_RXCSR_H" bit-position="10" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP0_RXCSR_H.DATGL"       parent="USB0_EP0_RXCSR_H" bit-position="9" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP0_RXCSR_H.INCOMPRX"    parent="USB0_EP0_RXCSR_H" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP0_RXCSR_H.CLRDATATGL"  parent="USB0_EP0_RXCSR_H" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP0_RXCSR_H.RXSTALL"     parent="USB0_EP0_RXCSR_H" bit-position="6" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP0_RXCSR_H.REQPKT"      parent="USB0_EP0_RXCSR_H" bit-position="5" bit-size="1" description="Request Packet" />
   <register name="USB0_EP0_RXCSR_H.FLUSHFIFO"   parent="USB0_EP0_RXCSR_H" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP0_RXCSR_H.NAKTODERR"   parent="USB0_EP0_RXCSR_H" bit-position="3" bit-size="1" description="NAK Timeout Data Error" />
   <register name="USB0_EP0_RXCSR_H.RXTOERR"     parent="USB0_EP0_RXCSR_H" bit-position="2" bit-size="1" description="Rx Timeout Error" />
   <register name="USB0_EP0_RXCSR_H.FIFOFULL"    parent="USB0_EP0_RXCSR_H" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP0_RXCSR_H.RXPKTRDY"    parent="USB0_EP0_RXCSR_H" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP1_RXCSR_H"                read-address="0xFFCC1116" write-address="0xFFCC1116" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Host) Register" />
   <register name="USB0_EP1_RXCSR_H.AUTOCLR"     parent="USB0_EP1_RXCSR_H" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP1_RXCSR_H.AUTOREQ"     parent="USB0_EP1_RXCSR_H" bit-position="14" bit-size="1" description="Auto Request Clear Enable" />
   <register name="USB0_EP1_RXCSR_H.DMAREQEN"    parent="USB0_EP1_RXCSR_H" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP1_RXCSR_H.PIDERR"      parent="USB0_EP1_RXCSR_H" bit-position="12" bit-size="1" description="Packet ID Error" />
   <register name="USB0_EP1_RXCSR_H.DMAREQMODE"  parent="USB0_EP1_RXCSR_H" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP1_RXCSR_H.DATGLEN"     parent="USB0_EP1_RXCSR_H" bit-position="10" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP1_RXCSR_H.DATGL"       parent="USB0_EP1_RXCSR_H" bit-position="9" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP1_RXCSR_H.INCOMPRX"    parent="USB0_EP1_RXCSR_H" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP1_RXCSR_H.CLRDATATGL"  parent="USB0_EP1_RXCSR_H" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP1_RXCSR_H.RXSTALL"     parent="USB0_EP1_RXCSR_H" bit-position="6" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP1_RXCSR_H.REQPKT"      parent="USB0_EP1_RXCSR_H" bit-position="5" bit-size="1" description="Request Packet" />
   <register name="USB0_EP1_RXCSR_H.FLUSHFIFO"   parent="USB0_EP1_RXCSR_H" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP1_RXCSR_H.NAKTODERR"   parent="USB0_EP1_RXCSR_H" bit-position="3" bit-size="1" description="NAK Timeout Data Error" />
   <register name="USB0_EP1_RXCSR_H.RXTOERR"     parent="USB0_EP1_RXCSR_H" bit-position="2" bit-size="1" description="Rx Timeout Error" />
   <register name="USB0_EP1_RXCSR_H.FIFOFULL"    parent="USB0_EP1_RXCSR_H" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP1_RXCSR_H.RXPKTRDY"    parent="USB0_EP1_RXCSR_H" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP2_RXCSR_H"                read-address="0xFFCC1126" write-address="0xFFCC1126" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Host) Register" />
   <register name="USB0_EP2_RXCSR_H.AUTOCLR"     parent="USB0_EP2_RXCSR_H" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP2_RXCSR_H.AUTOREQ"     parent="USB0_EP2_RXCSR_H" bit-position="14" bit-size="1" description="Auto Request Clear Enable" />
   <register name="USB0_EP2_RXCSR_H.DMAREQEN"    parent="USB0_EP2_RXCSR_H" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP2_RXCSR_H.PIDERR"      parent="USB0_EP2_RXCSR_H" bit-position="12" bit-size="1" description="Packet ID Error" />
   <register name="USB0_EP2_RXCSR_H.DMAREQMODE"  parent="USB0_EP2_RXCSR_H" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP2_RXCSR_H.DATGLEN"     parent="USB0_EP2_RXCSR_H" bit-position="10" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP2_RXCSR_H.DATGL"       parent="USB0_EP2_RXCSR_H" bit-position="9" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP2_RXCSR_H.INCOMPRX"    parent="USB0_EP2_RXCSR_H" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP2_RXCSR_H.CLRDATATGL"  parent="USB0_EP2_RXCSR_H" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP2_RXCSR_H.RXSTALL"     parent="USB0_EP2_RXCSR_H" bit-position="6" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP2_RXCSR_H.REQPKT"      parent="USB0_EP2_RXCSR_H" bit-position="5" bit-size="1" description="Request Packet" />
   <register name="USB0_EP2_RXCSR_H.FLUSHFIFO"   parent="USB0_EP2_RXCSR_H" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP2_RXCSR_H.NAKTODERR"   parent="USB0_EP2_RXCSR_H" bit-position="3" bit-size="1" description="NAK Timeout Data Error" />
   <register name="USB0_EP2_RXCSR_H.RXTOERR"     parent="USB0_EP2_RXCSR_H" bit-position="2" bit-size="1" description="Rx Timeout Error" />
   <register name="USB0_EP2_RXCSR_H.FIFOFULL"    parent="USB0_EP2_RXCSR_H" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP2_RXCSR_H.RXPKTRDY"    parent="USB0_EP2_RXCSR_H" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP3_RXCSR_H"                read-address="0xFFCC1136" write-address="0xFFCC1136" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Host) Register" />
   <register name="USB0_EP3_RXCSR_H.AUTOCLR"     parent="USB0_EP3_RXCSR_H" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP3_RXCSR_H.AUTOREQ"     parent="USB0_EP3_RXCSR_H" bit-position="14" bit-size="1" description="Auto Request Clear Enable" />
   <register name="USB0_EP3_RXCSR_H.DMAREQEN"    parent="USB0_EP3_RXCSR_H" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP3_RXCSR_H.PIDERR"      parent="USB0_EP3_RXCSR_H" bit-position="12" bit-size="1" description="Packet ID Error" />
   <register name="USB0_EP3_RXCSR_H.DMAREQMODE"  parent="USB0_EP3_RXCSR_H" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP3_RXCSR_H.DATGLEN"     parent="USB0_EP3_RXCSR_H" bit-position="10" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP3_RXCSR_H.DATGL"       parent="USB0_EP3_RXCSR_H" bit-position="9" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP3_RXCSR_H.INCOMPRX"    parent="USB0_EP3_RXCSR_H" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP3_RXCSR_H.CLRDATATGL"  parent="USB0_EP3_RXCSR_H" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP3_RXCSR_H.RXSTALL"     parent="USB0_EP3_RXCSR_H" bit-position="6" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP3_RXCSR_H.REQPKT"      parent="USB0_EP3_RXCSR_H" bit-position="5" bit-size="1" description="Request Packet" />
   <register name="USB0_EP3_RXCSR_H.FLUSHFIFO"   parent="USB0_EP3_RXCSR_H" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP3_RXCSR_H.NAKTODERR"   parent="USB0_EP3_RXCSR_H" bit-position="3" bit-size="1" description="NAK Timeout Data Error" />
   <register name="USB0_EP3_RXCSR_H.RXTOERR"     parent="USB0_EP3_RXCSR_H" bit-position="2" bit-size="1" description="Rx Timeout Error" />
   <register name="USB0_EP3_RXCSR_H.FIFOFULL"    parent="USB0_EP3_RXCSR_H" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP3_RXCSR_H.RXPKTRDY"    parent="USB0_EP3_RXCSR_H" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP4_RXCSR_H"                read-address="0xFFCC1146" write-address="0xFFCC1146" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Host) Register" />
   <register name="USB0_EP4_RXCSR_H.AUTOCLR"     parent="USB0_EP4_RXCSR_H" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP4_RXCSR_H.AUTOREQ"     parent="USB0_EP4_RXCSR_H" bit-position="14" bit-size="1" description="Auto Request Clear Enable" />
   <register name="USB0_EP4_RXCSR_H.DMAREQEN"    parent="USB0_EP4_RXCSR_H" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP4_RXCSR_H.PIDERR"      parent="USB0_EP4_RXCSR_H" bit-position="12" bit-size="1" description="Packet ID Error" />
   <register name="USB0_EP4_RXCSR_H.DMAREQMODE"  parent="USB0_EP4_RXCSR_H" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP4_RXCSR_H.DATGLEN"     parent="USB0_EP4_RXCSR_H" bit-position="10" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP4_RXCSR_H.DATGL"       parent="USB0_EP4_RXCSR_H" bit-position="9" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP4_RXCSR_H.INCOMPRX"    parent="USB0_EP4_RXCSR_H" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP4_RXCSR_H.CLRDATATGL"  parent="USB0_EP4_RXCSR_H" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP4_RXCSR_H.RXSTALL"     parent="USB0_EP4_RXCSR_H" bit-position="6" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP4_RXCSR_H.REQPKT"      parent="USB0_EP4_RXCSR_H" bit-position="5" bit-size="1" description="Request Packet" />
   <register name="USB0_EP4_RXCSR_H.FLUSHFIFO"   parent="USB0_EP4_RXCSR_H" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP4_RXCSR_H.NAKTODERR"   parent="USB0_EP4_RXCSR_H" bit-position="3" bit-size="1" description="NAK Timeout Data Error" />
   <register name="USB0_EP4_RXCSR_H.RXTOERR"     parent="USB0_EP4_RXCSR_H" bit-position="2" bit-size="1" description="Rx Timeout Error" />
   <register name="USB0_EP4_RXCSR_H.FIFOFULL"    parent="USB0_EP4_RXCSR_H" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP4_RXCSR_H.RXPKTRDY"    parent="USB0_EP4_RXCSR_H" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP5_RXCSR_H"                read-address="0xFFCC1156" write-address="0xFFCC1156" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Host) Register" />
   <register name="USB0_EP5_RXCSR_H.AUTOCLR"     parent="USB0_EP5_RXCSR_H" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP5_RXCSR_H.AUTOREQ"     parent="USB0_EP5_RXCSR_H" bit-position="14" bit-size="1" description="Auto Request Clear Enable" />
   <register name="USB0_EP5_RXCSR_H.DMAREQEN"    parent="USB0_EP5_RXCSR_H" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP5_RXCSR_H.PIDERR"      parent="USB0_EP5_RXCSR_H" bit-position="12" bit-size="1" description="Packet ID Error" />
   <register name="USB0_EP5_RXCSR_H.DMAREQMODE"  parent="USB0_EP5_RXCSR_H" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP5_RXCSR_H.DATGLEN"     parent="USB0_EP5_RXCSR_H" bit-position="10" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP5_RXCSR_H.DATGL"       parent="USB0_EP5_RXCSR_H" bit-position="9" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP5_RXCSR_H.INCOMPRX"    parent="USB0_EP5_RXCSR_H" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP5_RXCSR_H.CLRDATATGL"  parent="USB0_EP5_RXCSR_H" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP5_RXCSR_H.RXSTALL"     parent="USB0_EP5_RXCSR_H" bit-position="6" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP5_RXCSR_H.REQPKT"      parent="USB0_EP5_RXCSR_H" bit-position="5" bit-size="1" description="Request Packet" />
   <register name="USB0_EP5_RXCSR_H.FLUSHFIFO"   parent="USB0_EP5_RXCSR_H" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP5_RXCSR_H.NAKTODERR"   parent="USB0_EP5_RXCSR_H" bit-position="3" bit-size="1" description="NAK Timeout Data Error" />
   <register name="USB0_EP5_RXCSR_H.RXTOERR"     parent="USB0_EP5_RXCSR_H" bit-position="2" bit-size="1" description="Rx Timeout Error" />
   <register name="USB0_EP5_RXCSR_H.FIFOFULL"    parent="USB0_EP5_RXCSR_H" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP5_RXCSR_H.RXPKTRDY"    parent="USB0_EP5_RXCSR_H" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP6_RXCSR_H"                read-address="0xFFCC1166" write-address="0xFFCC1166" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Host) Register" />
   <register name="USB0_EP6_RXCSR_H.AUTOCLR"     parent="USB0_EP6_RXCSR_H" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP6_RXCSR_H.AUTOREQ"     parent="USB0_EP6_RXCSR_H" bit-position="14" bit-size="1" description="Auto Request Clear Enable" />
   <register name="USB0_EP6_RXCSR_H.DMAREQEN"    parent="USB0_EP6_RXCSR_H" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP6_RXCSR_H.PIDERR"      parent="USB0_EP6_RXCSR_H" bit-position="12" bit-size="1" description="Packet ID Error" />
   <register name="USB0_EP6_RXCSR_H.DMAREQMODE"  parent="USB0_EP6_RXCSR_H" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP6_RXCSR_H.DATGLEN"     parent="USB0_EP6_RXCSR_H" bit-position="10" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP6_RXCSR_H.DATGL"       parent="USB0_EP6_RXCSR_H" bit-position="9" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP6_RXCSR_H.INCOMPRX"    parent="USB0_EP6_RXCSR_H" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP6_RXCSR_H.CLRDATATGL"  parent="USB0_EP6_RXCSR_H" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP6_RXCSR_H.RXSTALL"     parent="USB0_EP6_RXCSR_H" bit-position="6" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP6_RXCSR_H.REQPKT"      parent="USB0_EP6_RXCSR_H" bit-position="5" bit-size="1" description="Request Packet" />
   <register name="USB0_EP6_RXCSR_H.FLUSHFIFO"   parent="USB0_EP6_RXCSR_H" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP6_RXCSR_H.NAKTODERR"   parent="USB0_EP6_RXCSR_H" bit-position="3" bit-size="1" description="NAK Timeout Data Error" />
   <register name="USB0_EP6_RXCSR_H.RXTOERR"     parent="USB0_EP6_RXCSR_H" bit-position="2" bit-size="1" description="Rx Timeout Error" />
   <register name="USB0_EP6_RXCSR_H.FIFOFULL"    parent="USB0_EP6_RXCSR_H" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP6_RXCSR_H.RXPKTRDY"    parent="USB0_EP6_RXCSR_H" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP7_RXCSR_H"                read-address="0xFFCC1176" write-address="0xFFCC1176" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Host) Register" />
   <register name="USB0_EP7_RXCSR_H.AUTOCLR"     parent="USB0_EP7_RXCSR_H" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP7_RXCSR_H.AUTOREQ"     parent="USB0_EP7_RXCSR_H" bit-position="14" bit-size="1" description="Auto Request Clear Enable" />
   <register name="USB0_EP7_RXCSR_H.DMAREQEN"    parent="USB0_EP7_RXCSR_H" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP7_RXCSR_H.PIDERR"      parent="USB0_EP7_RXCSR_H" bit-position="12" bit-size="1" description="Packet ID Error" />
   <register name="USB0_EP7_RXCSR_H.DMAREQMODE"  parent="USB0_EP7_RXCSR_H" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP7_RXCSR_H.DATGLEN"     parent="USB0_EP7_RXCSR_H" bit-position="10" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP7_RXCSR_H.DATGL"       parent="USB0_EP7_RXCSR_H" bit-position="9" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP7_RXCSR_H.INCOMPRX"    parent="USB0_EP7_RXCSR_H" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP7_RXCSR_H.CLRDATATGL"  parent="USB0_EP7_RXCSR_H" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP7_RXCSR_H.RXSTALL"     parent="USB0_EP7_RXCSR_H" bit-position="6" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP7_RXCSR_H.REQPKT"      parent="USB0_EP7_RXCSR_H" bit-position="5" bit-size="1" description="Request Packet" />
   <register name="USB0_EP7_RXCSR_H.FLUSHFIFO"   parent="USB0_EP7_RXCSR_H" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP7_RXCSR_H.NAKTODERR"   parent="USB0_EP7_RXCSR_H" bit-position="3" bit-size="1" description="NAK Timeout Data Error" />
   <register name="USB0_EP7_RXCSR_H.RXTOERR"     parent="USB0_EP7_RXCSR_H" bit-position="2" bit-size="1" description="Rx Timeout Error" />
   <register name="USB0_EP7_RXCSR_H.FIFOFULL"    parent="USB0_EP7_RXCSR_H" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP7_RXCSR_H.RXPKTRDY"    parent="USB0_EP7_RXCSR_H" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP8_RXCSR_H"                read-address="0xFFCC1186" write-address="0xFFCC1186" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Host) Register" />
   <register name="USB0_EP8_RXCSR_H.AUTOCLR"     parent="USB0_EP8_RXCSR_H" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP8_RXCSR_H.AUTOREQ"     parent="USB0_EP8_RXCSR_H" bit-position="14" bit-size="1" description="Auto Request Clear Enable" />
   <register name="USB0_EP8_RXCSR_H.DMAREQEN"    parent="USB0_EP8_RXCSR_H" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP8_RXCSR_H.PIDERR"      parent="USB0_EP8_RXCSR_H" bit-position="12" bit-size="1" description="Packet ID Error" />
   <register name="USB0_EP8_RXCSR_H.DMAREQMODE"  parent="USB0_EP8_RXCSR_H" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP8_RXCSR_H.DATGLEN"     parent="USB0_EP8_RXCSR_H" bit-position="10" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP8_RXCSR_H.DATGL"       parent="USB0_EP8_RXCSR_H" bit-position="9" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP8_RXCSR_H.INCOMPRX"    parent="USB0_EP8_RXCSR_H" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP8_RXCSR_H.CLRDATATGL"  parent="USB0_EP8_RXCSR_H" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP8_RXCSR_H.RXSTALL"     parent="USB0_EP8_RXCSR_H" bit-position="6" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP8_RXCSR_H.REQPKT"      parent="USB0_EP8_RXCSR_H" bit-position="5" bit-size="1" description="Request Packet" />
   <register name="USB0_EP8_RXCSR_H.FLUSHFIFO"   parent="USB0_EP8_RXCSR_H" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP8_RXCSR_H.NAKTODERR"   parent="USB0_EP8_RXCSR_H" bit-position="3" bit-size="1" description="NAK Timeout Data Error" />
   <register name="USB0_EP8_RXCSR_H.RXTOERR"     parent="USB0_EP8_RXCSR_H" bit-position="2" bit-size="1" description="Rx Timeout Error" />
   <register name="USB0_EP8_RXCSR_H.FIFOFULL"    parent="USB0_EP8_RXCSR_H" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP8_RXCSR_H.RXPKTRDY"    parent="USB0_EP8_RXCSR_H" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP9_RXCSR_H"                read-address="0xFFCC1196" write-address="0xFFCC1196" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Host) Register" />
   <register name="USB0_EP9_RXCSR_H.AUTOCLR"     parent="USB0_EP9_RXCSR_H" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP9_RXCSR_H.AUTOREQ"     parent="USB0_EP9_RXCSR_H" bit-position="14" bit-size="1" description="Auto Request Clear Enable" />
   <register name="USB0_EP9_RXCSR_H.DMAREQEN"    parent="USB0_EP9_RXCSR_H" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP9_RXCSR_H.PIDERR"      parent="USB0_EP9_RXCSR_H" bit-position="12" bit-size="1" description="Packet ID Error" />
   <register name="USB0_EP9_RXCSR_H.DMAREQMODE"  parent="USB0_EP9_RXCSR_H" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP9_RXCSR_H.DATGLEN"     parent="USB0_EP9_RXCSR_H" bit-position="10" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP9_RXCSR_H.DATGL"       parent="USB0_EP9_RXCSR_H" bit-position="9" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP9_RXCSR_H.INCOMPRX"    parent="USB0_EP9_RXCSR_H" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP9_RXCSR_H.CLRDATATGL"  parent="USB0_EP9_RXCSR_H" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP9_RXCSR_H.RXSTALL"     parent="USB0_EP9_RXCSR_H" bit-position="6" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP9_RXCSR_H.REQPKT"      parent="USB0_EP9_RXCSR_H" bit-position="5" bit-size="1" description="Request Packet" />
   <register name="USB0_EP9_RXCSR_H.FLUSHFIFO"   parent="USB0_EP9_RXCSR_H" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP9_RXCSR_H.NAKTODERR"   parent="USB0_EP9_RXCSR_H" bit-position="3" bit-size="1" description="NAK Timeout Data Error" />
   <register name="USB0_EP9_RXCSR_H.RXTOERR"     parent="USB0_EP9_RXCSR_H" bit-position="2" bit-size="1" description="Rx Timeout Error" />
   <register name="USB0_EP9_RXCSR_H.FIFOFULL"    parent="USB0_EP9_RXCSR_H" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP9_RXCSR_H.RXPKTRDY"    parent="USB0_EP9_RXCSR_H" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP10_RXCSR_H"               read-address="0xFFCC11A6" write-address="0xFFCC11A6" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Host) Register" />
   <register name="USB0_EP10_RXCSR_H.AUTOCLR"    parent="USB0_EP10_RXCSR_H" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP10_RXCSR_H.AUTOREQ"    parent="USB0_EP10_RXCSR_H" bit-position="14" bit-size="1" description="Auto Request Clear Enable" />
   <register name="USB0_EP10_RXCSR_H.DMAREQEN"   parent="USB0_EP10_RXCSR_H" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP10_RXCSR_H.PIDERR"     parent="USB0_EP10_RXCSR_H" bit-position="12" bit-size="1" description="Packet ID Error" />
   <register name="USB0_EP10_RXCSR_H.DMAREQMODE" parent="USB0_EP10_RXCSR_H" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP10_RXCSR_H.DATGLEN"    parent="USB0_EP10_RXCSR_H" bit-position="10" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP10_RXCSR_H.DATGL"      parent="USB0_EP10_RXCSR_H" bit-position="9" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP10_RXCSR_H.INCOMPRX"   parent="USB0_EP10_RXCSR_H" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP10_RXCSR_H.CLRDATATGL" parent="USB0_EP10_RXCSR_H" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP10_RXCSR_H.RXSTALL"    parent="USB0_EP10_RXCSR_H" bit-position="6" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP10_RXCSR_H.REQPKT"     parent="USB0_EP10_RXCSR_H" bit-position="5" bit-size="1" description="Request Packet" />
   <register name="USB0_EP10_RXCSR_H.FLUSHFIFO"  parent="USB0_EP10_RXCSR_H" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP10_RXCSR_H.NAKTODERR"  parent="USB0_EP10_RXCSR_H" bit-position="3" bit-size="1" description="NAK Timeout Data Error" />
   <register name="USB0_EP10_RXCSR_H.RXTOERR"    parent="USB0_EP10_RXCSR_H" bit-position="2" bit-size="1" description="Rx Timeout Error" />
   <register name="USB0_EP10_RXCSR_H.FIFOFULL"   parent="USB0_EP10_RXCSR_H" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP10_RXCSR_H.RXPKTRDY"   parent="USB0_EP10_RXCSR_H" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP11_RXCSR_H"               read-address="0xFFCC11B6" write-address="0xFFCC11B6" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Host) Register" />
   <register name="USB0_EP11_RXCSR_H.AUTOCLR"    parent="USB0_EP11_RXCSR_H" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP11_RXCSR_H.AUTOREQ"    parent="USB0_EP11_RXCSR_H" bit-position="14" bit-size="1" description="Auto Request Clear Enable" />
   <register name="USB0_EP11_RXCSR_H.DMAREQEN"   parent="USB0_EP11_RXCSR_H" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP11_RXCSR_H.PIDERR"     parent="USB0_EP11_RXCSR_H" bit-position="12" bit-size="1" description="Packet ID Error" />
   <register name="USB0_EP11_RXCSR_H.DMAREQMODE" parent="USB0_EP11_RXCSR_H" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP11_RXCSR_H.DATGLEN"    parent="USB0_EP11_RXCSR_H" bit-position="10" bit-size="1" description="Data Toggle Write Enable" />
   <register name="USB0_EP11_RXCSR_H.DATGL"      parent="USB0_EP11_RXCSR_H" bit-position="9" bit-size="1" description="Data Toggle" />
   <register name="USB0_EP11_RXCSR_H.INCOMPRX"   parent="USB0_EP11_RXCSR_H" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP11_RXCSR_H.CLRDATATGL" parent="USB0_EP11_RXCSR_H" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP11_RXCSR_H.RXSTALL"    parent="USB0_EP11_RXCSR_H" bit-position="6" bit-size="1" description="Rx STALL" />
   <register name="USB0_EP11_RXCSR_H.REQPKT"     parent="USB0_EP11_RXCSR_H" bit-position="5" bit-size="1" description="Request Packet" />
   <register name="USB0_EP11_RXCSR_H.FLUSHFIFO"  parent="USB0_EP11_RXCSR_H" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP11_RXCSR_H.NAKTODERR"  parent="USB0_EP11_RXCSR_H" bit-position="3" bit-size="1" description="NAK Timeout Data Error" />
   <register name="USB0_EP11_RXCSR_H.RXTOERR"    parent="USB0_EP11_RXCSR_H" bit-position="2" bit-size="1" description="Rx Timeout Error" />
   <register name="USB0_EP11_RXCSR_H.FIFOFULL"   parent="USB0_EP11_RXCSR_H" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP11_RXCSR_H.RXPKTRDY"   parent="USB0_EP11_RXCSR_H" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP0_RXCSR_P"                read-address="0xFFCC1106" write-address="0xFFCC1106" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP0_RXCSR_P.AUTOCLR"     parent="USB0_EP0_RXCSR_P" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP0_RXCSR_P.ISO"         parent="USB0_EP0_RXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers" />
   <register name="USB0_EP0_RXCSR_P.DMAREQEN"    parent="USB0_EP0_RXCSR_P" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP0_RXCSR_P.DNYETPERR"   parent="USB0_EP0_RXCSR_P" bit-position="12" bit-size="1" description="Disable NYET Handshake" />
   <register name="USB0_EP0_RXCSR_P.DMAREQMODE"  parent="USB0_EP0_RXCSR_P" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP0_RXCSR_P.INCOMPRX"    parent="USB0_EP0_RXCSR_P" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP0_RXCSR_P.CLRDATATGL"  parent="USB0_EP0_RXCSR_P" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP0_RXCSR_P.SENTSTALL"   parent="USB0_EP0_RXCSR_P" bit-position="6" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP0_RXCSR_P.SENDSTALL"   parent="USB0_EP0_RXCSR_P" bit-position="5" bit-size="1" description="Send STALL" />
   <register name="USB0_EP0_RXCSR_P.FLUSHFIFO"   parent="USB0_EP0_RXCSR_P" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP0_RXCSR_P.DATAERR"     parent="USB0_EP0_RXCSR_P" bit-position="3" bit-size="1" description="Data Error" />
   <register name="USB0_EP0_RXCSR_P.ORUNERR"     parent="USB0_EP0_RXCSR_P" bit-position="2" bit-size="1" description="OUT Run Error" />
   <register name="USB0_EP0_RXCSR_P.FIFOFULL"    parent="USB0_EP0_RXCSR_P" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP0_RXCSR_P.RXPKTRDY"    parent="USB0_EP0_RXCSR_P" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP1_RXCSR_P"                read-address="0xFFCC1116" write-address="0xFFCC1116" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP1_RXCSR_P.AUTOCLR"     parent="USB0_EP1_RXCSR_P" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP1_RXCSR_P.ISO"         parent="USB0_EP1_RXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers" />
   <register name="USB0_EP1_RXCSR_P.DMAREQEN"    parent="USB0_EP1_RXCSR_P" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP1_RXCSR_P.DNYETPERR"   parent="USB0_EP1_RXCSR_P" bit-position="12" bit-size="1" description="Disable NYET Handshake" />
   <register name="USB0_EP1_RXCSR_P.DMAREQMODE"  parent="USB0_EP1_RXCSR_P" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP1_RXCSR_P.INCOMPRX"    parent="USB0_EP1_RXCSR_P" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP1_RXCSR_P.CLRDATATGL"  parent="USB0_EP1_RXCSR_P" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP1_RXCSR_P.SENTSTALL"   parent="USB0_EP1_RXCSR_P" bit-position="6" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP1_RXCSR_P.SENDSTALL"   parent="USB0_EP1_RXCSR_P" bit-position="5" bit-size="1" description="Send STALL" />
   <register name="USB0_EP1_RXCSR_P.FLUSHFIFO"   parent="USB0_EP1_RXCSR_P" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP1_RXCSR_P.DATAERR"     parent="USB0_EP1_RXCSR_P" bit-position="3" bit-size="1" description="Data Error" />
   <register name="USB0_EP1_RXCSR_P.ORUNERR"     parent="USB0_EP1_RXCSR_P" bit-position="2" bit-size="1" description="OUT Run Error" />
   <register name="USB0_EP1_RXCSR_P.FIFOFULL"    parent="USB0_EP1_RXCSR_P" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP1_RXCSR_P.RXPKTRDY"    parent="USB0_EP1_RXCSR_P" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP2_RXCSR_P"                read-address="0xFFCC1126" write-address="0xFFCC1126" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP2_RXCSR_P.AUTOCLR"     parent="USB0_EP2_RXCSR_P" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP2_RXCSR_P.ISO"         parent="USB0_EP2_RXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers" />
   <register name="USB0_EP2_RXCSR_P.DMAREQEN"    parent="USB0_EP2_RXCSR_P" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP2_RXCSR_P.DNYETPERR"   parent="USB0_EP2_RXCSR_P" bit-position="12" bit-size="1" description="Disable NYET Handshake" />
   <register name="USB0_EP2_RXCSR_P.DMAREQMODE"  parent="USB0_EP2_RXCSR_P" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP2_RXCSR_P.INCOMPRX"    parent="USB0_EP2_RXCSR_P" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP2_RXCSR_P.CLRDATATGL"  parent="USB0_EP2_RXCSR_P" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP2_RXCSR_P.SENTSTALL"   parent="USB0_EP2_RXCSR_P" bit-position="6" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP2_RXCSR_P.SENDSTALL"   parent="USB0_EP2_RXCSR_P" bit-position="5" bit-size="1" description="Send STALL" />
   <register name="USB0_EP2_RXCSR_P.FLUSHFIFO"   parent="USB0_EP2_RXCSR_P" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP2_RXCSR_P.DATAERR"     parent="USB0_EP2_RXCSR_P" bit-position="3" bit-size="1" description="Data Error" />
   <register name="USB0_EP2_RXCSR_P.ORUNERR"     parent="USB0_EP2_RXCSR_P" bit-position="2" bit-size="1" description="OUT Run Error" />
   <register name="USB0_EP2_RXCSR_P.FIFOFULL"    parent="USB0_EP2_RXCSR_P" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP2_RXCSR_P.RXPKTRDY"    parent="USB0_EP2_RXCSR_P" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP3_RXCSR_P"                read-address="0xFFCC1136" write-address="0xFFCC1136" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP3_RXCSR_P.AUTOCLR"     parent="USB0_EP3_RXCSR_P" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP3_RXCSR_P.ISO"         parent="USB0_EP3_RXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers" />
   <register name="USB0_EP3_RXCSR_P.DMAREQEN"    parent="USB0_EP3_RXCSR_P" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP3_RXCSR_P.DNYETPERR"   parent="USB0_EP3_RXCSR_P" bit-position="12" bit-size="1" description="Disable NYET Handshake" />
   <register name="USB0_EP3_RXCSR_P.DMAREQMODE"  parent="USB0_EP3_RXCSR_P" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP3_RXCSR_P.INCOMPRX"    parent="USB0_EP3_RXCSR_P" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP3_RXCSR_P.CLRDATATGL"  parent="USB0_EP3_RXCSR_P" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP3_RXCSR_P.SENTSTALL"   parent="USB0_EP3_RXCSR_P" bit-position="6" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP3_RXCSR_P.SENDSTALL"   parent="USB0_EP3_RXCSR_P" bit-position="5" bit-size="1" description="Send STALL" />
   <register name="USB0_EP3_RXCSR_P.FLUSHFIFO"   parent="USB0_EP3_RXCSR_P" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP3_RXCSR_P.DATAERR"     parent="USB0_EP3_RXCSR_P" bit-position="3" bit-size="1" description="Data Error" />
   <register name="USB0_EP3_RXCSR_P.ORUNERR"     parent="USB0_EP3_RXCSR_P" bit-position="2" bit-size="1" description="OUT Run Error" />
   <register name="USB0_EP3_RXCSR_P.FIFOFULL"    parent="USB0_EP3_RXCSR_P" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP3_RXCSR_P.RXPKTRDY"    parent="USB0_EP3_RXCSR_P" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP4_RXCSR_P"                read-address="0xFFCC1146" write-address="0xFFCC1146" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP4_RXCSR_P.AUTOCLR"     parent="USB0_EP4_RXCSR_P" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP4_RXCSR_P.ISO"         parent="USB0_EP4_RXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers" />
   <register name="USB0_EP4_RXCSR_P.DMAREQEN"    parent="USB0_EP4_RXCSR_P" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP4_RXCSR_P.DNYETPERR"   parent="USB0_EP4_RXCSR_P" bit-position="12" bit-size="1" description="Disable NYET Handshake" />
   <register name="USB0_EP4_RXCSR_P.DMAREQMODE"  parent="USB0_EP4_RXCSR_P" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP4_RXCSR_P.INCOMPRX"    parent="USB0_EP4_RXCSR_P" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP4_RXCSR_P.CLRDATATGL"  parent="USB0_EP4_RXCSR_P" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP4_RXCSR_P.SENTSTALL"   parent="USB0_EP4_RXCSR_P" bit-position="6" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP4_RXCSR_P.SENDSTALL"   parent="USB0_EP4_RXCSR_P" bit-position="5" bit-size="1" description="Send STALL" />
   <register name="USB0_EP4_RXCSR_P.FLUSHFIFO"   parent="USB0_EP4_RXCSR_P" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP4_RXCSR_P.DATAERR"     parent="USB0_EP4_RXCSR_P" bit-position="3" bit-size="1" description="Data Error" />
   <register name="USB0_EP4_RXCSR_P.ORUNERR"     parent="USB0_EP4_RXCSR_P" bit-position="2" bit-size="1" description="OUT Run Error" />
   <register name="USB0_EP4_RXCSR_P.FIFOFULL"    parent="USB0_EP4_RXCSR_P" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP4_RXCSR_P.RXPKTRDY"    parent="USB0_EP4_RXCSR_P" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP5_RXCSR_P"                read-address="0xFFCC1156" write-address="0xFFCC1156" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP5_RXCSR_P.AUTOCLR"     parent="USB0_EP5_RXCSR_P" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP5_RXCSR_P.ISO"         parent="USB0_EP5_RXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers" />
   <register name="USB0_EP5_RXCSR_P.DMAREQEN"    parent="USB0_EP5_RXCSR_P" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP5_RXCSR_P.DNYETPERR"   parent="USB0_EP5_RXCSR_P" bit-position="12" bit-size="1" description="Disable NYET Handshake" />
   <register name="USB0_EP5_RXCSR_P.DMAREQMODE"  parent="USB0_EP5_RXCSR_P" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP5_RXCSR_P.INCOMPRX"    parent="USB0_EP5_RXCSR_P" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP5_RXCSR_P.CLRDATATGL"  parent="USB0_EP5_RXCSR_P" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP5_RXCSR_P.SENTSTALL"   parent="USB0_EP5_RXCSR_P" bit-position="6" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP5_RXCSR_P.SENDSTALL"   parent="USB0_EP5_RXCSR_P" bit-position="5" bit-size="1" description="Send STALL" />
   <register name="USB0_EP5_RXCSR_P.FLUSHFIFO"   parent="USB0_EP5_RXCSR_P" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP5_RXCSR_P.DATAERR"     parent="USB0_EP5_RXCSR_P" bit-position="3" bit-size="1" description="Data Error" />
   <register name="USB0_EP5_RXCSR_P.ORUNERR"     parent="USB0_EP5_RXCSR_P" bit-position="2" bit-size="1" description="OUT Run Error" />
   <register name="USB0_EP5_RXCSR_P.FIFOFULL"    parent="USB0_EP5_RXCSR_P" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP5_RXCSR_P.RXPKTRDY"    parent="USB0_EP5_RXCSR_P" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP6_RXCSR_P"                read-address="0xFFCC1166" write-address="0xFFCC1166" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP6_RXCSR_P.AUTOCLR"     parent="USB0_EP6_RXCSR_P" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP6_RXCSR_P.ISO"         parent="USB0_EP6_RXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers" />
   <register name="USB0_EP6_RXCSR_P.DMAREQEN"    parent="USB0_EP6_RXCSR_P" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP6_RXCSR_P.DNYETPERR"   parent="USB0_EP6_RXCSR_P" bit-position="12" bit-size="1" description="Disable NYET Handshake" />
   <register name="USB0_EP6_RXCSR_P.DMAREQMODE"  parent="USB0_EP6_RXCSR_P" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP6_RXCSR_P.INCOMPRX"    parent="USB0_EP6_RXCSR_P" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP6_RXCSR_P.CLRDATATGL"  parent="USB0_EP6_RXCSR_P" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP6_RXCSR_P.SENTSTALL"   parent="USB0_EP6_RXCSR_P" bit-position="6" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP6_RXCSR_P.SENDSTALL"   parent="USB0_EP6_RXCSR_P" bit-position="5" bit-size="1" description="Send STALL" />
   <register name="USB0_EP6_RXCSR_P.FLUSHFIFO"   parent="USB0_EP6_RXCSR_P" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP6_RXCSR_P.DATAERR"     parent="USB0_EP6_RXCSR_P" bit-position="3" bit-size="1" description="Data Error" />
   <register name="USB0_EP6_RXCSR_P.ORUNERR"     parent="USB0_EP6_RXCSR_P" bit-position="2" bit-size="1" description="OUT Run Error" />
   <register name="USB0_EP6_RXCSR_P.FIFOFULL"    parent="USB0_EP6_RXCSR_P" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP6_RXCSR_P.RXPKTRDY"    parent="USB0_EP6_RXCSR_P" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP7_RXCSR_P"                read-address="0xFFCC1176" write-address="0xFFCC1176" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP7_RXCSR_P.AUTOCLR"     parent="USB0_EP7_RXCSR_P" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP7_RXCSR_P.ISO"         parent="USB0_EP7_RXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers" />
   <register name="USB0_EP7_RXCSR_P.DMAREQEN"    parent="USB0_EP7_RXCSR_P" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP7_RXCSR_P.DNYETPERR"   parent="USB0_EP7_RXCSR_P" bit-position="12" bit-size="1" description="Disable NYET Handshake" />
   <register name="USB0_EP7_RXCSR_P.DMAREQMODE"  parent="USB0_EP7_RXCSR_P" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP7_RXCSR_P.INCOMPRX"    parent="USB0_EP7_RXCSR_P" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP7_RXCSR_P.CLRDATATGL"  parent="USB0_EP7_RXCSR_P" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP7_RXCSR_P.SENTSTALL"   parent="USB0_EP7_RXCSR_P" bit-position="6" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP7_RXCSR_P.SENDSTALL"   parent="USB0_EP7_RXCSR_P" bit-position="5" bit-size="1" description="Send STALL" />
   <register name="USB0_EP7_RXCSR_P.FLUSHFIFO"   parent="USB0_EP7_RXCSR_P" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP7_RXCSR_P.DATAERR"     parent="USB0_EP7_RXCSR_P" bit-position="3" bit-size="1" description="Data Error" />
   <register name="USB0_EP7_RXCSR_P.ORUNERR"     parent="USB0_EP7_RXCSR_P" bit-position="2" bit-size="1" description="OUT Run Error" />
   <register name="USB0_EP7_RXCSR_P.FIFOFULL"    parent="USB0_EP7_RXCSR_P" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP7_RXCSR_P.RXPKTRDY"    parent="USB0_EP7_RXCSR_P" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP8_RXCSR_P"                read-address="0xFFCC1186" write-address="0xFFCC1186" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP8_RXCSR_P.AUTOCLR"     parent="USB0_EP8_RXCSR_P" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP8_RXCSR_P.ISO"         parent="USB0_EP8_RXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers" />
   <register name="USB0_EP8_RXCSR_P.DMAREQEN"    parent="USB0_EP8_RXCSR_P" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP8_RXCSR_P.DNYETPERR"   parent="USB0_EP8_RXCSR_P" bit-position="12" bit-size="1" description="Disable NYET Handshake" />
   <register name="USB0_EP8_RXCSR_P.DMAREQMODE"  parent="USB0_EP8_RXCSR_P" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP8_RXCSR_P.INCOMPRX"    parent="USB0_EP8_RXCSR_P" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP8_RXCSR_P.CLRDATATGL"  parent="USB0_EP8_RXCSR_P" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP8_RXCSR_P.SENTSTALL"   parent="USB0_EP8_RXCSR_P" bit-position="6" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP8_RXCSR_P.SENDSTALL"   parent="USB0_EP8_RXCSR_P" bit-position="5" bit-size="1" description="Send STALL" />
   <register name="USB0_EP8_RXCSR_P.FLUSHFIFO"   parent="USB0_EP8_RXCSR_P" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP8_RXCSR_P.DATAERR"     parent="USB0_EP8_RXCSR_P" bit-position="3" bit-size="1" description="Data Error" />
   <register name="USB0_EP8_RXCSR_P.ORUNERR"     parent="USB0_EP8_RXCSR_P" bit-position="2" bit-size="1" description="OUT Run Error" />
   <register name="USB0_EP8_RXCSR_P.FIFOFULL"    parent="USB0_EP8_RXCSR_P" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP8_RXCSR_P.RXPKTRDY"    parent="USB0_EP8_RXCSR_P" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP9_RXCSR_P"                read-address="0xFFCC1196" write-address="0xFFCC1196" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP9_RXCSR_P.AUTOCLR"     parent="USB0_EP9_RXCSR_P" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP9_RXCSR_P.ISO"         parent="USB0_EP9_RXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers" />
   <register name="USB0_EP9_RXCSR_P.DMAREQEN"    parent="USB0_EP9_RXCSR_P" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP9_RXCSR_P.DNYETPERR"   parent="USB0_EP9_RXCSR_P" bit-position="12" bit-size="1" description="Disable NYET Handshake" />
   <register name="USB0_EP9_RXCSR_P.DMAREQMODE"  parent="USB0_EP9_RXCSR_P" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP9_RXCSR_P.INCOMPRX"    parent="USB0_EP9_RXCSR_P" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP9_RXCSR_P.CLRDATATGL"  parent="USB0_EP9_RXCSR_P" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP9_RXCSR_P.SENTSTALL"   parent="USB0_EP9_RXCSR_P" bit-position="6" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP9_RXCSR_P.SENDSTALL"   parent="USB0_EP9_RXCSR_P" bit-position="5" bit-size="1" description="Send STALL" />
   <register name="USB0_EP9_RXCSR_P.FLUSHFIFO"   parent="USB0_EP9_RXCSR_P" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP9_RXCSR_P.DATAERR"     parent="USB0_EP9_RXCSR_P" bit-position="3" bit-size="1" description="Data Error" />
   <register name="USB0_EP9_RXCSR_P.ORUNERR"     parent="USB0_EP9_RXCSR_P" bit-position="2" bit-size="1" description="OUT Run Error" />
   <register name="USB0_EP9_RXCSR_P.FIFOFULL"    parent="USB0_EP9_RXCSR_P" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP9_RXCSR_P.RXPKTRDY"    parent="USB0_EP9_RXCSR_P" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP10_RXCSR_P"               read-address="0xFFCC11A6" write-address="0xFFCC11A6" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP10_RXCSR_P.AUTOCLR"    parent="USB0_EP10_RXCSR_P" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP10_RXCSR_P.ISO"        parent="USB0_EP10_RXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers" />
   <register name="USB0_EP10_RXCSR_P.DMAREQEN"   parent="USB0_EP10_RXCSR_P" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP10_RXCSR_P.DNYETPERR"  parent="USB0_EP10_RXCSR_P" bit-position="12" bit-size="1" description="Disable NYET Handshake" />
   <register name="USB0_EP10_RXCSR_P.DMAREQMODE" parent="USB0_EP10_RXCSR_P" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP10_RXCSR_P.INCOMPRX"   parent="USB0_EP10_RXCSR_P" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP10_RXCSR_P.CLRDATATGL" parent="USB0_EP10_RXCSR_P" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP10_RXCSR_P.SENTSTALL"  parent="USB0_EP10_RXCSR_P" bit-position="6" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP10_RXCSR_P.SENDSTALL"  parent="USB0_EP10_RXCSR_P" bit-position="5" bit-size="1" description="Send STALL" />
   <register name="USB0_EP10_RXCSR_P.FLUSHFIFO"  parent="USB0_EP10_RXCSR_P" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP10_RXCSR_P.DATAERR"    parent="USB0_EP10_RXCSR_P" bit-position="3" bit-size="1" description="Data Error" />
   <register name="USB0_EP10_RXCSR_P.ORUNERR"    parent="USB0_EP10_RXCSR_P" bit-position="2" bit-size="1" description="OUT Run Error" />
   <register name="USB0_EP10_RXCSR_P.FIFOFULL"   parent="USB0_EP10_RXCSR_P" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP10_RXCSR_P.RXPKTRDY"   parent="USB0_EP10_RXCSR_P" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP11_RXCSR_P"               read-address="0xFFCC11B6" write-address="0xFFCC11B6" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Receive Configuration and Status (Peripheral) Register" />
   <register name="USB0_EP11_RXCSR_P.AUTOCLR"    parent="USB0_EP11_RXCSR_P" bit-position="15" bit-size="1" description="Auto Clear Enable" />
   <register name="USB0_EP11_RXCSR_P.ISO"        parent="USB0_EP11_RXCSR_P" bit-position="14" bit-size="1" description="Isochronous Transfers" />
   <register name="USB0_EP11_RXCSR_P.DMAREQEN"   parent="USB0_EP11_RXCSR_P" bit-position="13" bit-size="1" description="DMA Request Enable Rx EP" />
   <register name="USB0_EP11_RXCSR_P.DNYETPERR"  parent="USB0_EP11_RXCSR_P" bit-position="12" bit-size="1" description="Disable NYET Handshake" />
   <register name="USB0_EP11_RXCSR_P.DMAREQMODE" parent="USB0_EP11_RXCSR_P" bit-position="11" bit-size="1" description="DMA Mode Select" />
   <register name="USB0_EP11_RXCSR_P.INCOMPRX"   parent="USB0_EP11_RXCSR_P" bit-position="8" bit-size="1" description="Incomplete Rx" />
   <register name="USB0_EP11_RXCSR_P.CLRDATATGL" parent="USB0_EP11_RXCSR_P" bit-position="7" bit-size="1" description="Clear Endpoint Data Toggle" />
   <register name="USB0_EP11_RXCSR_P.SENTSTALL"  parent="USB0_EP11_RXCSR_P" bit-position="6" bit-size="1" description="Sent STALL" />
   <register name="USB0_EP11_RXCSR_P.SENDSTALL"  parent="USB0_EP11_RXCSR_P" bit-position="5" bit-size="1" description="Send STALL" />
   <register name="USB0_EP11_RXCSR_P.FLUSHFIFO"  parent="USB0_EP11_RXCSR_P" bit-position="4" bit-size="1" description="Flush Endpoint FIFO" />
   <register name="USB0_EP11_RXCSR_P.DATAERR"    parent="USB0_EP11_RXCSR_P" bit-position="3" bit-size="1" description="Data Error" />
   <register name="USB0_EP11_RXCSR_P.ORUNERR"    parent="USB0_EP11_RXCSR_P" bit-position="2" bit-size="1" description="OUT Run Error" />
   <register name="USB0_EP11_RXCSR_P.FIFOFULL"   parent="USB0_EP11_RXCSR_P" bit-position="1" bit-size="1" description="FIFO Full" />
   <register name="USB0_EP11_RXCSR_P.RXPKTRDY"   parent="USB0_EP11_RXCSR_P" bit-position="0" bit-size="1" description="Rx Packet Ready" />
<register name="USB0_EP0_CNT0"                   read-address="0xFFCC1108" write-address="0xFFCC1108" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EP0 Number of Received Bytes Register" />
   <register name="USB0_EP0_CNT0.RXCNT"          parent="USB0_EP0_CNT0" bit-position="0" bit-size="7" description="Rx Byte Count Value" />
<register name="USB0_EP0_RXCNT"                  read-address="0xFFCC1108" write-address="0xFFCC1108" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Number of Bytes Received Register" />
   <register name="USB0_EP0_RXCNT.EPRXCNT"       parent="USB0_EP0_RXCNT" bit-position="0" bit-size="14" description="EP Rx Count" />
<register name="USB0_EP1_RXCNT"                  read-address="0xFFCC1118" write-address="0xFFCC1118" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Number of Bytes Received Register" />
   <register name="USB0_EP1_RXCNT.EPRXCNT"       parent="USB0_EP1_RXCNT" bit-position="0" bit-size="14" description="EP Rx Count" />
<register name="USB0_EP2_RXCNT"                  read-address="0xFFCC1128" write-address="0xFFCC1128" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Number of Bytes Received Register" />
   <register name="USB0_EP2_RXCNT.EPRXCNT"       parent="USB0_EP2_RXCNT" bit-position="0" bit-size="14" description="EP Rx Count" />
<register name="USB0_EP3_RXCNT"                  read-address="0xFFCC1138" write-address="0xFFCC1138" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Number of Bytes Received Register" />
   <register name="USB0_EP3_RXCNT.EPRXCNT"       parent="USB0_EP3_RXCNT" bit-position="0" bit-size="14" description="EP Rx Count" />
<register name="USB0_EP4_RXCNT"                  read-address="0xFFCC1148" write-address="0xFFCC1148" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Number of Bytes Received Register" />
   <register name="USB0_EP4_RXCNT.EPRXCNT"       parent="USB0_EP4_RXCNT" bit-position="0" bit-size="14" description="EP Rx Count" />
<register name="USB0_EP5_RXCNT"                  read-address="0xFFCC1158" write-address="0xFFCC1158" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Number of Bytes Received Register" />
   <register name="USB0_EP5_RXCNT.EPRXCNT"       parent="USB0_EP5_RXCNT" bit-position="0" bit-size="14" description="EP Rx Count" />
<register name="USB0_EP6_RXCNT"                  read-address="0xFFCC1168" write-address="0xFFCC1168" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Number of Bytes Received Register" />
   <register name="USB0_EP6_RXCNT.EPRXCNT"       parent="USB0_EP6_RXCNT" bit-position="0" bit-size="14" description="EP Rx Count" />
<register name="USB0_EP7_RXCNT"                  read-address="0xFFCC1178" write-address="0xFFCC1178" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Number of Bytes Received Register" />
   <register name="USB0_EP7_RXCNT.EPRXCNT"       parent="USB0_EP7_RXCNT" bit-position="0" bit-size="14" description="EP Rx Count" />
<register name="USB0_EP8_RXCNT"                  read-address="0xFFCC1188" write-address="0xFFCC1188" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Number of Bytes Received Register" />
   <register name="USB0_EP8_RXCNT.EPRXCNT"       parent="USB0_EP8_RXCNT" bit-position="0" bit-size="14" description="EP Rx Count" />
<register name="USB0_EP9_RXCNT"                  read-address="0xFFCC1198" write-address="0xFFCC1198" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Number of Bytes Received Register" />
   <register name="USB0_EP9_RXCNT.EPRXCNT"       parent="USB0_EP9_RXCNT" bit-position="0" bit-size="14" description="EP Rx Count" />
<register name="USB0_EP10_RXCNT"                 read-address="0xFFCC11A8" write-address="0xFFCC11A8" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Number of Bytes Received Register" />
   <register name="USB0_EP10_RXCNT.EPRXCNT"      parent="USB0_EP10_RXCNT" bit-position="0" bit-size="14" description="EP Rx Count" />
<register name="USB0_EP11_RXCNT"                 read-address="0xFFCC11B8" write-address="0xFFCC11B8" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Number of Bytes Received Register" />
   <register name="USB0_EP11_RXCNT.EPRXCNT"      parent="USB0_EP11_RXCNT" bit-position="0" bit-size="14" description="EP Rx Count" />
<register name="USB0_EP0_TYPE0"                  read-address="0xFFCC110A" write-address="0xFFCC110A" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EP0 Connection Type Register" />
   <register name="USB0_EP0_TYPE0.SPEED"         parent="USB0_EP0_TYPE0" bit-position="0" bit-size="2" description="Speed of Operation Value" />
<register name="USB0_EP0_TXTYPE"                 read-address="0xFFCC110A" write-address="0xFFCC110A" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Type Register" />
   <register name="USB0_EP0_TXTYPE.SPEED"        parent="USB0_EP0_TXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP0_TXTYPE.PROTOCOL"     parent="USB0_EP0_TXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP0_TXTYPE.TGTEP"        parent="USB0_EP0_TXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP1_TXTYPE"                 read-address="0xFFCC111A" write-address="0xFFCC111A" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Type Register" />
   <register name="USB0_EP1_TXTYPE.SPEED"        parent="USB0_EP1_TXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP1_TXTYPE.PROTOCOL"     parent="USB0_EP1_TXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP1_TXTYPE.TGTEP"        parent="USB0_EP1_TXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP2_TXTYPE"                 read-address="0xFFCC112A" write-address="0xFFCC112A" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Type Register" />
   <register name="USB0_EP2_TXTYPE.SPEED"        parent="USB0_EP2_TXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP2_TXTYPE.PROTOCOL"     parent="USB0_EP2_TXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP2_TXTYPE.TGTEP"        parent="USB0_EP2_TXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP3_TXTYPE"                 read-address="0xFFCC113A" write-address="0xFFCC113A" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Type Register" />
   <register name="USB0_EP3_TXTYPE.SPEED"        parent="USB0_EP3_TXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP3_TXTYPE.PROTOCOL"     parent="USB0_EP3_TXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP3_TXTYPE.TGTEP"        parent="USB0_EP3_TXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP4_TXTYPE"                 read-address="0xFFCC114A" write-address="0xFFCC114A" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Type Register" />
   <register name="USB0_EP4_TXTYPE.SPEED"        parent="USB0_EP4_TXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP4_TXTYPE.PROTOCOL"     parent="USB0_EP4_TXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP4_TXTYPE.TGTEP"        parent="USB0_EP4_TXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP5_TXTYPE"                 read-address="0xFFCC115A" write-address="0xFFCC115A" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Type Register" />
   <register name="USB0_EP5_TXTYPE.SPEED"        parent="USB0_EP5_TXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP5_TXTYPE.PROTOCOL"     parent="USB0_EP5_TXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP5_TXTYPE.TGTEP"        parent="USB0_EP5_TXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP6_TXTYPE"                 read-address="0xFFCC116A" write-address="0xFFCC116A" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Type Register" />
   <register name="USB0_EP6_TXTYPE.SPEED"        parent="USB0_EP6_TXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP6_TXTYPE.PROTOCOL"     parent="USB0_EP6_TXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP6_TXTYPE.TGTEP"        parent="USB0_EP6_TXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP7_TXTYPE"                 read-address="0xFFCC117A" write-address="0xFFCC117A" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Type Register" />
   <register name="USB0_EP7_TXTYPE.SPEED"        parent="USB0_EP7_TXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP7_TXTYPE.PROTOCOL"     parent="USB0_EP7_TXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP7_TXTYPE.TGTEP"        parent="USB0_EP7_TXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP8_TXTYPE"                 read-address="0xFFCC118A" write-address="0xFFCC118A" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Type Register" />
   <register name="USB0_EP8_TXTYPE.SPEED"        parent="USB0_EP8_TXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP8_TXTYPE.PROTOCOL"     parent="USB0_EP8_TXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP8_TXTYPE.TGTEP"        parent="USB0_EP8_TXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP9_TXTYPE"                 read-address="0xFFCC119A" write-address="0xFFCC119A" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Type Register" />
   <register name="USB0_EP9_TXTYPE.SPEED"        parent="USB0_EP9_TXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP9_TXTYPE.PROTOCOL"     parent="USB0_EP9_TXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP9_TXTYPE.TGTEP"        parent="USB0_EP9_TXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP10_TXTYPE"                read-address="0xFFCC11AA" write-address="0xFFCC11AA" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Type Register" />
   <register name="USB0_EP10_TXTYPE.SPEED"       parent="USB0_EP10_TXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP10_TXTYPE.PROTOCOL"    parent="USB0_EP10_TXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP10_TXTYPE.TGTEP"       parent="USB0_EP10_TXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP11_TXTYPE"                read-address="0xFFCC11BA" write-address="0xFFCC11BA" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Type Register" />
   <register name="USB0_EP11_TXTYPE.SPEED"       parent="USB0_EP11_TXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP11_TXTYPE.PROTOCOL"    parent="USB0_EP11_TXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP11_TXTYPE.TGTEP"       parent="USB0_EP11_TXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP0_NAKLIMIT0"              read-address="0xFFCC110B" write-address="0xFFCC110B" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EP0 NAK Limit Register" />
   <register name="USB0_EP0_NAKLIMIT0.VALUE"     parent="USB0_EP0_NAKLIMIT0" bit-position="0" bit-size="5" description="Endpoint 0 Timeout Value (in Frames)" />
<register name="USB0_EP0_TXINTERVAL"             read-address="0xFFCC110B" write-address="0xFFCC110B" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Polling Interval Register" />
<register name="USB0_EP1_TXINTERVAL"             read-address="0xFFCC111B" write-address="0xFFCC111B" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Polling Interval Register" />
<register name="USB0_EP2_TXINTERVAL"             read-address="0xFFCC112B" write-address="0xFFCC112B" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Polling Interval Register" />
<register name="USB0_EP3_TXINTERVAL"             read-address="0xFFCC113B" write-address="0xFFCC113B" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Polling Interval Register" />
<register name="USB0_EP4_TXINTERVAL"             read-address="0xFFCC114B" write-address="0xFFCC114B" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Polling Interval Register" />
<register name="USB0_EP5_TXINTERVAL"             read-address="0xFFCC115B" write-address="0xFFCC115B" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Polling Interval Register" />
<register name="USB0_EP6_TXINTERVAL"             read-address="0xFFCC116B" write-address="0xFFCC116B" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Polling Interval Register" />
<register name="USB0_EP7_TXINTERVAL"             read-address="0xFFCC117B" write-address="0xFFCC117B" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Polling Interval Register" />
<register name="USB0_EP8_TXINTERVAL"             read-address="0xFFCC118B" write-address="0xFFCC118B" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Polling Interval Register" />
<register name="USB0_EP9_TXINTERVAL"             read-address="0xFFCC119B" write-address="0xFFCC119B" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Polling Interval Register" />
<register name="USB0_EP10_TXINTERVAL"            read-address="0xFFCC11AB" write-address="0xFFCC11AB" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Polling Interval Register" />
<register name="USB0_EP11_TXINTERVAL"            read-address="0xFFCC11BB" write-address="0xFFCC11BB" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Transmit Polling Interval Register" />
<register name="USB0_EP0_RXTYPE"                 read-address="0xFFCC110C" write-address="0xFFCC110C" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Type Register" />
   <register name="USB0_EP0_RXTYPE.SPEED"        parent="USB0_EP0_RXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP0_RXTYPE.PROTOCOL"     parent="USB0_EP0_RXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP0_RXTYPE.TGTEP"        parent="USB0_EP0_RXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP1_RXTYPE"                 read-address="0xFFCC111C" write-address="0xFFCC111C" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Type Register" />
   <register name="USB0_EP1_RXTYPE.SPEED"        parent="USB0_EP1_RXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP1_RXTYPE.PROTOCOL"     parent="USB0_EP1_RXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP1_RXTYPE.TGTEP"        parent="USB0_EP1_RXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP2_RXTYPE"                 read-address="0xFFCC112C" write-address="0xFFCC112C" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Type Register" />
   <register name="USB0_EP2_RXTYPE.SPEED"        parent="USB0_EP2_RXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP2_RXTYPE.PROTOCOL"     parent="USB0_EP2_RXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP2_RXTYPE.TGTEP"        parent="USB0_EP2_RXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP3_RXTYPE"                 read-address="0xFFCC113C" write-address="0xFFCC113C" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Type Register" />
   <register name="USB0_EP3_RXTYPE.SPEED"        parent="USB0_EP3_RXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP3_RXTYPE.PROTOCOL"     parent="USB0_EP3_RXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP3_RXTYPE.TGTEP"        parent="USB0_EP3_RXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP4_RXTYPE"                 read-address="0xFFCC114C" write-address="0xFFCC114C" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Type Register" />
   <register name="USB0_EP4_RXTYPE.SPEED"        parent="USB0_EP4_RXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP4_RXTYPE.PROTOCOL"     parent="USB0_EP4_RXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP4_RXTYPE.TGTEP"        parent="USB0_EP4_RXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP5_RXTYPE"                 read-address="0xFFCC115C" write-address="0xFFCC115C" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Type Register" />
   <register name="USB0_EP5_RXTYPE.SPEED"        parent="USB0_EP5_RXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP5_RXTYPE.PROTOCOL"     parent="USB0_EP5_RXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP5_RXTYPE.TGTEP"        parent="USB0_EP5_RXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP6_RXTYPE"                 read-address="0xFFCC116C" write-address="0xFFCC116C" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Type Register" />
   <register name="USB0_EP6_RXTYPE.SPEED"        parent="USB0_EP6_RXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP6_RXTYPE.PROTOCOL"     parent="USB0_EP6_RXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP6_RXTYPE.TGTEP"        parent="USB0_EP6_RXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP7_RXTYPE"                 read-address="0xFFCC117C" write-address="0xFFCC117C" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Type Register" />
   <register name="USB0_EP7_RXTYPE.SPEED"        parent="USB0_EP7_RXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP7_RXTYPE.PROTOCOL"     parent="USB0_EP7_RXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP7_RXTYPE.TGTEP"        parent="USB0_EP7_RXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP8_RXTYPE"                 read-address="0xFFCC118C" write-address="0xFFCC118C" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Type Register" />
   <register name="USB0_EP8_RXTYPE.SPEED"        parent="USB0_EP8_RXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP8_RXTYPE.PROTOCOL"     parent="USB0_EP8_RXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP8_RXTYPE.TGTEP"        parent="USB0_EP8_RXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP9_RXTYPE"                 read-address="0xFFCC119C" write-address="0xFFCC119C" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Type Register" />
   <register name="USB0_EP9_RXTYPE.SPEED"        parent="USB0_EP9_RXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP9_RXTYPE.PROTOCOL"     parent="USB0_EP9_RXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP9_RXTYPE.TGTEP"        parent="USB0_EP9_RXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP10_RXTYPE"                read-address="0xFFCC11AC" write-address="0xFFCC11AC" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Type Register" />
   <register name="USB0_EP10_RXTYPE.SPEED"       parent="USB0_EP10_RXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP10_RXTYPE.PROTOCOL"    parent="USB0_EP10_RXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP10_RXTYPE.TGTEP"       parent="USB0_EP10_RXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP11_RXTYPE"                read-address="0xFFCC11BC" write-address="0xFFCC11BC" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Type Register" />
   <register name="USB0_EP11_RXTYPE.SPEED"       parent="USB0_EP11_RXTYPE" bit-position="6" bit-size="2" description="Speed of Operation Value" />
   <register name="USB0_EP11_RXTYPE.PROTOCOL"    parent="USB0_EP11_RXTYPE" bit-position="4" bit-size="2" description="Protocol for Transfer" />
   <register name="USB0_EP11_RXTYPE.TGTEP"       parent="USB0_EP11_RXTYPE" bit-position="0" bit-size="4" description="Target Endpoint Number" />
<register name="USB0_EP0_RXINTERVAL"             read-address="0xFFCC110D" write-address="0xFFCC110D" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Polling Interval Register" />
<register name="USB0_EP1_RXINTERVAL"             read-address="0xFFCC111D" write-address="0xFFCC111D" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Polling Interval Register" />
<register name="USB0_EP2_RXINTERVAL"             read-address="0xFFCC112D" write-address="0xFFCC112D" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Polling Interval Register" />
<register name="USB0_EP3_RXINTERVAL"             read-address="0xFFCC113D" write-address="0xFFCC113D" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Polling Interval Register" />
<register name="USB0_EP4_RXINTERVAL"             read-address="0xFFCC114D" write-address="0xFFCC114D" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Polling Interval Register" />
<register name="USB0_EP5_RXINTERVAL"             read-address="0xFFCC115D" write-address="0xFFCC115D" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Polling Interval Register" />
<register name="USB0_EP6_RXINTERVAL"             read-address="0xFFCC116D" write-address="0xFFCC116D" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Polling Interval Register" />
<register name="USB0_EP7_RXINTERVAL"             read-address="0xFFCC117D" write-address="0xFFCC117D" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Polling Interval Register" />
<register name="USB0_EP8_RXINTERVAL"             read-address="0xFFCC118D" write-address="0xFFCC118D" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Polling Interval Register" />
<register name="USB0_EP9_RXINTERVAL"             read-address="0xFFCC119D" write-address="0xFFCC119D" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Polling Interval Register" />
<register name="USB0_EP10_RXINTERVAL"            read-address="0xFFCC11AD" write-address="0xFFCC11AD" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Polling Interval Register" />
<register name="USB0_EP11_RXINTERVAL"            read-address="0xFFCC11BD" write-address="0xFFCC11BD" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EPn Receive Polling Interval Register" />
<register name="USB0_EP0_CFGDATA0"               read-address="0xFFCC110F" write-address="0xFFCC110F" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 EP0 Configuration Information Register" />
   <register name="USB0_EP0_CFGDATA0.MPRX"       parent="USB0_EP0_CFGDATA0" bit-position="7" bit-size="1" description="Multi-Packet Aggregate for Rx Enable" />
   <register name="USB0_EP0_CFGDATA0.MPTX"       parent="USB0_EP0_CFGDATA0" bit-position="6" bit-size="1" description="Multi-Packet Split for Tx Enable" />
   <register name="USB0_EP0_CFGDATA0.BIGEND"     parent="USB0_EP0_CFGDATA0" bit-position="5" bit-size="1" description="Big Endian Data" />
   <register name="USB0_EP0_CFGDATA0.HBRX"       parent="USB0_EP0_CFGDATA0" bit-position="4" bit-size="1" description="High Bandwidth Rx Enable" />
   <register name="USB0_EP0_CFGDATA0.HBTX"       parent="USB0_EP0_CFGDATA0" bit-position="3" bit-size="1" description="High Bandwidth Tx Enable" />
   <register name="USB0_EP0_CFGDATA0.DYNFIFO"    parent="USB0_EP0_CFGDATA0" bit-position="2" bit-size="1" description="Dynamic FIFO Size Enable" />
   <register name="USB0_EP0_CFGDATA0.SOFTCON"    parent="USB0_EP0_CFGDATA0" bit-position="1" bit-size="1" description="Soft Connect Enable" />
   <register name="USB0_EP0_CFGDATA0.UTMIWID"    parent="USB0_EP0_CFGDATA0" bit-position="0" bit-size="1" description="UTMI Data Width" />
<register name="USB0_DMA_IRQ"                    read-address="0xFFCC1200" write-address="0xFFCC1200" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 DMA Interrupt Register" />
   <register name="USB0_DMA_IRQ.D7"              parent="USB0_DMA_IRQ" bit-position="7" bit-size="1" description="DMA 7 Interrupt Pending Status" />
   <register name="USB0_DMA_IRQ.D6"              parent="USB0_DMA_IRQ" bit-position="6" bit-size="1" description="DMA 6 Interrupt Pending Status" />
   <register name="USB0_DMA_IRQ.D5"              parent="USB0_DMA_IRQ" bit-position="5" bit-size="1" description="DMA 5 Interrupt Pending Status" />
   <register name="USB0_DMA_IRQ.D4"              parent="USB0_DMA_IRQ" bit-position="4" bit-size="1" description="DMA 4 Interrupt Pending Status" />
   <register name="USB0_DMA_IRQ.D3"              parent="USB0_DMA_IRQ" bit-position="3" bit-size="1" description="DMA 3 Interrupt Pending Status" />
   <register name="USB0_DMA_IRQ.D2"              parent="USB0_DMA_IRQ" bit-position="2" bit-size="1" description="DMA 2 Interrupt Pending Status" />
   <register name="USB0_DMA_IRQ.D1"              parent="USB0_DMA_IRQ" bit-position="1" bit-size="1" description="DMA 1 Interrupt Pending Status" />
   <register name="USB0_DMA_IRQ.D0"              parent="USB0_DMA_IRQ" bit-position="0" bit-size="1" description="DMA 0 Interrupt Pending Status" />
<register name="USB0_DMA0_CTL"                   read-address="0xFFCC1204" write-address="0xFFCC1204" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 DMA Channel n Control Register" />
   <register name="USB0_DMA0_CTL.BRSTM"          parent="USB0_DMA0_CTL" bit-position="9" bit-size="2" description="Burst Mode" />
   <register name="USB0_DMA0_CTL.ERR"            parent="USB0_DMA0_CTL" bit-position="8" bit-size="1" description="Bus Error" />
   <register name="USB0_DMA0_CTL.EP"             parent="USB0_DMA0_CTL" bit-position="4" bit-size="4" description="DMA Channel Endpoint Assignment" />
   <register name="USB0_DMA0_CTL.IE"             parent="USB0_DMA0_CTL" bit-position="3" bit-size="1" description="DMA Interrupt Enable" />
   <register name="USB0_DMA0_CTL.MODE"           parent="USB0_DMA0_CTL" bit-position="2" bit-size="1" description="DMA Mode" />
   <register name="USB0_DMA0_CTL.DIR"            parent="USB0_DMA0_CTL" bit-position="1" bit-size="1" description="DMA Transfer Direction" />
   <register name="USB0_DMA0_CTL.EN"             parent="USB0_DMA0_CTL" bit-position="0" bit-size="1" description="DMA Enable" />
<register name="USB0_DMA1_CTL"                   read-address="0xFFCC1214" write-address="0xFFCC1214" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 DMA Channel n Control Register" />
   <register name="USB0_DMA1_CTL.BRSTM"          parent="USB0_DMA1_CTL" bit-position="9" bit-size="2" description="Burst Mode" />
   <register name="USB0_DMA1_CTL.ERR"            parent="USB0_DMA1_CTL" bit-position="8" bit-size="1" description="Bus Error" />
   <register name="USB0_DMA1_CTL.EP"             parent="USB0_DMA1_CTL" bit-position="4" bit-size="4" description="DMA Channel Endpoint Assignment" />
   <register name="USB0_DMA1_CTL.IE"             parent="USB0_DMA1_CTL" bit-position="3" bit-size="1" description="DMA Interrupt Enable" />
   <register name="USB0_DMA1_CTL.MODE"           parent="USB0_DMA1_CTL" bit-position="2" bit-size="1" description="DMA Mode" />
   <register name="USB0_DMA1_CTL.DIR"            parent="USB0_DMA1_CTL" bit-position="1" bit-size="1" description="DMA Transfer Direction" />
   <register name="USB0_DMA1_CTL.EN"             parent="USB0_DMA1_CTL" bit-position="0" bit-size="1" description="DMA Enable" />
<register name="USB0_DMA2_CTL"                   read-address="0xFFCC1224" write-address="0xFFCC1224" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 DMA Channel n Control Register" />
   <register name="USB0_DMA2_CTL.BRSTM"          parent="USB0_DMA2_CTL" bit-position="9" bit-size="2" description="Burst Mode" />
   <register name="USB0_DMA2_CTL.ERR"            parent="USB0_DMA2_CTL" bit-position="8" bit-size="1" description="Bus Error" />
   <register name="USB0_DMA2_CTL.EP"             parent="USB0_DMA2_CTL" bit-position="4" bit-size="4" description="DMA Channel Endpoint Assignment" />
   <register name="USB0_DMA2_CTL.IE"             parent="USB0_DMA2_CTL" bit-position="3" bit-size="1" description="DMA Interrupt Enable" />
   <register name="USB0_DMA2_CTL.MODE"           parent="USB0_DMA2_CTL" bit-position="2" bit-size="1" description="DMA Mode" />
   <register name="USB0_DMA2_CTL.DIR"            parent="USB0_DMA2_CTL" bit-position="1" bit-size="1" description="DMA Transfer Direction" />
   <register name="USB0_DMA2_CTL.EN"             parent="USB0_DMA2_CTL" bit-position="0" bit-size="1" description="DMA Enable" />
<register name="USB0_DMA3_CTL"                   read-address="0xFFCC1234" write-address="0xFFCC1234" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 DMA Channel n Control Register" />
   <register name="USB0_DMA3_CTL.BRSTM"          parent="USB0_DMA3_CTL" bit-position="9" bit-size="2" description="Burst Mode" />
   <register name="USB0_DMA3_CTL.ERR"            parent="USB0_DMA3_CTL" bit-position="8" bit-size="1" description="Bus Error" />
   <register name="USB0_DMA3_CTL.EP"             parent="USB0_DMA3_CTL" bit-position="4" bit-size="4" description="DMA Channel Endpoint Assignment" />
   <register name="USB0_DMA3_CTL.IE"             parent="USB0_DMA3_CTL" bit-position="3" bit-size="1" description="DMA Interrupt Enable" />
   <register name="USB0_DMA3_CTL.MODE"           parent="USB0_DMA3_CTL" bit-position="2" bit-size="1" description="DMA Mode" />
   <register name="USB0_DMA3_CTL.DIR"            parent="USB0_DMA3_CTL" bit-position="1" bit-size="1" description="DMA Transfer Direction" />
   <register name="USB0_DMA3_CTL.EN"             parent="USB0_DMA3_CTL" bit-position="0" bit-size="1" description="DMA Enable" />
<register name="USB0_DMA4_CTL"                   read-address="0xFFCC1244" write-address="0xFFCC1244" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 DMA Channel n Control Register" />
   <register name="USB0_DMA4_CTL.BRSTM"          parent="USB0_DMA4_CTL" bit-position="9" bit-size="2" description="Burst Mode" />
   <register name="USB0_DMA4_CTL.ERR"            parent="USB0_DMA4_CTL" bit-position="8" bit-size="1" description="Bus Error" />
   <register name="USB0_DMA4_CTL.EP"             parent="USB0_DMA4_CTL" bit-position="4" bit-size="4" description="DMA Channel Endpoint Assignment" />
   <register name="USB0_DMA4_CTL.IE"             parent="USB0_DMA4_CTL" bit-position="3" bit-size="1" description="DMA Interrupt Enable" />
   <register name="USB0_DMA4_CTL.MODE"           parent="USB0_DMA4_CTL" bit-position="2" bit-size="1" description="DMA Mode" />
   <register name="USB0_DMA4_CTL.DIR"            parent="USB0_DMA4_CTL" bit-position="1" bit-size="1" description="DMA Transfer Direction" />
   <register name="USB0_DMA4_CTL.EN"             parent="USB0_DMA4_CTL" bit-position="0" bit-size="1" description="DMA Enable" />
<register name="USB0_DMA5_CTL"                   read-address="0xFFCC1254" write-address="0xFFCC1254" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 DMA Channel n Control Register" />
   <register name="USB0_DMA5_CTL.BRSTM"          parent="USB0_DMA5_CTL" bit-position="9" bit-size="2" description="Burst Mode" />
   <register name="USB0_DMA5_CTL.ERR"            parent="USB0_DMA5_CTL" bit-position="8" bit-size="1" description="Bus Error" />
   <register name="USB0_DMA5_CTL.EP"             parent="USB0_DMA5_CTL" bit-position="4" bit-size="4" description="DMA Channel Endpoint Assignment" />
   <register name="USB0_DMA5_CTL.IE"             parent="USB0_DMA5_CTL" bit-position="3" bit-size="1" description="DMA Interrupt Enable" />
   <register name="USB0_DMA5_CTL.MODE"           parent="USB0_DMA5_CTL" bit-position="2" bit-size="1" description="DMA Mode" />
   <register name="USB0_DMA5_CTL.DIR"            parent="USB0_DMA5_CTL" bit-position="1" bit-size="1" description="DMA Transfer Direction" />
   <register name="USB0_DMA5_CTL.EN"             parent="USB0_DMA5_CTL" bit-position="0" bit-size="1" description="DMA Enable" />
<register name="USB0_DMA6_CTL"                   read-address="0xFFCC1264" write-address="0xFFCC1264" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 DMA Channel n Control Register" />
   <register name="USB0_DMA6_CTL.BRSTM"          parent="USB0_DMA6_CTL" bit-position="9" bit-size="2" description="Burst Mode" />
   <register name="USB0_DMA6_CTL.ERR"            parent="USB0_DMA6_CTL" bit-position="8" bit-size="1" description="Bus Error" />
   <register name="USB0_DMA6_CTL.EP"             parent="USB0_DMA6_CTL" bit-position="4" bit-size="4" description="DMA Channel Endpoint Assignment" />
   <register name="USB0_DMA6_CTL.IE"             parent="USB0_DMA6_CTL" bit-position="3" bit-size="1" description="DMA Interrupt Enable" />
   <register name="USB0_DMA6_CTL.MODE"           parent="USB0_DMA6_CTL" bit-position="2" bit-size="1" description="DMA Mode" />
   <register name="USB0_DMA6_CTL.DIR"            parent="USB0_DMA6_CTL" bit-position="1" bit-size="1" description="DMA Transfer Direction" />
   <register name="USB0_DMA6_CTL.EN"             parent="USB0_DMA6_CTL" bit-position="0" bit-size="1" description="DMA Enable" />
<register name="USB0_DMA7_CTL"                   read-address="0xFFCC1274" write-address="0xFFCC1274" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 DMA Channel n Control Register" />
   <register name="USB0_DMA7_CTL.BRSTM"          parent="USB0_DMA7_CTL" bit-position="9" bit-size="2" description="Burst Mode" />
   <register name="USB0_DMA7_CTL.ERR"            parent="USB0_DMA7_CTL" bit-position="8" bit-size="1" description="Bus Error" />
   <register name="USB0_DMA7_CTL.EP"             parent="USB0_DMA7_CTL" bit-position="4" bit-size="4" description="DMA Channel Endpoint Assignment" />
   <register name="USB0_DMA7_CTL.IE"             parent="USB0_DMA7_CTL" bit-position="3" bit-size="1" description="DMA Interrupt Enable" />
   <register name="USB0_DMA7_CTL.MODE"           parent="USB0_DMA7_CTL" bit-position="2" bit-size="1" description="DMA Mode" />
   <register name="USB0_DMA7_CTL.DIR"            parent="USB0_DMA7_CTL" bit-position="1" bit-size="1" description="DMA Transfer Direction" />
   <register name="USB0_DMA7_CTL.EN"             parent="USB0_DMA7_CTL" bit-position="0" bit-size="1" description="DMA Enable" />
<register name="USB0_DMA0_ADDR"                  read-address="0xFFCC1208" write-address="0xFFCC1208" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 DMA Channel n Address Register" />
<register name="USB0_DMA1_ADDR"                  read-address="0xFFCC1218" write-address="0xFFCC1218" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 DMA Channel n Address Register" />
<register name="USB0_DMA2_ADDR"                  read-address="0xFFCC1228" write-address="0xFFCC1228" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 DMA Channel n Address Register" />
<register name="USB0_DMA3_ADDR"                  read-address="0xFFCC1238" write-address="0xFFCC1238" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 DMA Channel n Address Register" />
<register name="USB0_DMA4_ADDR"                  read-address="0xFFCC1248" write-address="0xFFCC1248" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 DMA Channel n Address Register" />
<register name="USB0_DMA5_ADDR"                  read-address="0xFFCC1258" write-address="0xFFCC1258" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 DMA Channel n Address Register" />
<register name="USB0_DMA6_ADDR"                  read-address="0xFFCC1268" write-address="0xFFCC1268" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 DMA Channel n Address Register" />
<register name="USB0_DMA7_ADDR"                  read-address="0xFFCC1278" write-address="0xFFCC1278" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 DMA Channel n Address Register" />
<register name="USB0_DMA0_CNT"                   read-address="0xFFCC120C" write-address="0xFFCC120C" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 DMA Channel n Count Register" />
<register name="USB0_DMA1_CNT"                   read-address="0xFFCC121C" write-address="0xFFCC121C" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 DMA Channel n Count Register" />
<register name="USB0_DMA2_CNT"                   read-address="0xFFCC122C" write-address="0xFFCC122C" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 DMA Channel n Count Register" />
<register name="USB0_DMA3_CNT"                   read-address="0xFFCC123C" write-address="0xFFCC123C" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 DMA Channel n Count Register" />
<register name="USB0_DMA4_CNT"                   read-address="0xFFCC124C" write-address="0xFFCC124C" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 DMA Channel n Count Register" />
<register name="USB0_DMA5_CNT"                   read-address="0xFFCC125C" write-address="0xFFCC125C" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 DMA Channel n Count Register" />
<register name="USB0_DMA6_CNT"                   read-address="0xFFCC126C" write-address="0xFFCC126C" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 DMA Channel n Count Register" />
<register name="USB0_DMA7_CNT"                   read-address="0xFFCC127C" write-address="0xFFCC127C" bit-size="32" type="IO" mask="FFFFFFFF" group="USB0" description="USB0 DMA Channel n Count Register" />
<register name="USB0_RQPKTCNT0"                  read-address="0xFFCC1300" write-address="0xFFCC1300" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Request Packet Count Register" />
<register name="USB0_RQPKTCNT1"                  read-address="0xFFCC1304" write-address="0xFFCC1304" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Request Packet Count Register" />
<register name="USB0_RQPKTCNT2"                  read-address="0xFFCC1308" write-address="0xFFCC1308" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Request Packet Count Register" />
<register name="USB0_RQPKTCNT3"                  read-address="0xFFCC130C" write-address="0xFFCC130C" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Request Packet Count Register" />
<register name="USB0_RQPKTCNT4"                  read-address="0xFFCC1310" write-address="0xFFCC1310" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Request Packet Count Register" />
<register name="USB0_RQPKTCNT5"                  read-address="0xFFCC1314" write-address="0xFFCC1314" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Request Packet Count Register" />
<register name="USB0_RQPKTCNT6"                  read-address="0xFFCC1318" write-address="0xFFCC1318" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Request Packet Count Register" />
<register name="USB0_RQPKTCNT7"                  read-address="0xFFCC131C" write-address="0xFFCC131C" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Request Packet Count Register" />
<register name="USB0_RQPKTCNT8"                  read-address="0xFFCC1320" write-address="0xFFCC1320" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Request Packet Count Register" />
<register name="USB0_RQPKTCNT9"                  read-address="0xFFCC1324" write-address="0xFFCC1324" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Request Packet Count Register" />
<register name="USB0_RQPKTCNT10"                 read-address="0xFFCC1328" write-address="0xFFCC1328" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 EPn Request Packet Count Register" />
<register name="USB0_CT_UCH"                     read-address="0xFFCC1344" write-address="0xFFCC1344" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 Chirp Timeout Register" />
   <register name="USB0_CT_UCH.VALUE"            parent="USB0_CT_UCH" bit-position="0" bit-size="15" description="Chirp Timeout Value" />
<register name="USB0_CT_HHSRTN"                  read-address="0xFFCC1346" write-address="0xFFCC1346" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 Host High Speed Return to Normal Register" />
   <register name="USB0_CT_HHSRTN.VALUE"         parent="USB0_CT_HHSRTN" bit-position="0" bit-size="15" description="Host High Speed Return to Normal Value" />
<register name="USB0_CT_HSBT"                    read-address="0xFFCC1348" write-address="0xFFCC1348" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 High Speed Timeout Register" />
   <register name="USB0_CT_HSBT.VALUE"           parent="USB0_CT_HSBT" bit-position="0" bit-size="4" description="HS Timeout Adder" />
<register name="USB0_LPM_ATTR"                   read-address="0xFFCC1360" write-address="0xFFCC1360" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 LPM Attribute Register" />
   <register name="USB0_LPM_ATTR.EP"             parent="USB0_LPM_ATTR" bit-position="12" bit-size="4" description="Endpoint" />
   <register name="USB0_LPM_ATTR.RMTWAK"         parent="USB0_LPM_ATTR" bit-position="8" bit-size="1" description="Remote Wakeup Enable" />
   <register name="USB0_LPM_ATTR.HIRD"           parent="USB0_LPM_ATTR" bit-position="4" bit-size="4" description="Host Initiated Resume Duration" />
   <register name="USB0_LPM_ATTR.LINKSTATE"      parent="USB0_LPM_ATTR" bit-position="0" bit-size="4" description="Link State" />
<register name="USB0_LPM_CTL"                    read-address="0xFFCC1362" write-address="0xFFCC1362" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 LPM Control Register" />
   <register name="USB0_LPM_CTL.NAK"             parent="USB0_LPM_CTL" bit-position="4" bit-size="1" description="LPM NAK Enable" />
   <register name="USB0_LPM_CTL.EN"              parent="USB0_LPM_CTL" bit-position="2" bit-size="2" description="LPM Enable" />
   <register name="USB0_LPM_CTL.RESUME"          parent="USB0_LPM_CTL" bit-position="1" bit-size="1" description="LPM Resume (Remote Wakeup)" />
   <register name="USB0_LPM_CTL.TX"              parent="USB0_LPM_CTL" bit-position="0" bit-size="1" description="field" />
<register name="USB0_LPM_IEN"                    read-address="0xFFCC1363" write-address="0xFFCC1363" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 LPM Interrupt Enable Register" />
   <register name="USB0_LPM_IEN.LPMERR"          parent="USB0_LPM_IEN" bit-position="5" bit-size="1" description="LPM Error Interrupt Enable" />
   <register name="USB0_LPM_IEN.LPMRES"          parent="USB0_LPM_IEN" bit-position="4" bit-size="1" description="LPM Resume Interrupt Enable" />
   <register name="USB0_LPM_IEN.LPMNC"           parent="USB0_LPM_IEN" bit-position="3" bit-size="1" description="LPM NYET Control Interrupt Enable" />
   <register name="USB0_LPM_IEN.LPMACK"          parent="USB0_LPM_IEN" bit-position="2" bit-size="1" description="LPM ACK Interrupt Enable" />
   <register name="USB0_LPM_IEN.LPMNY"           parent="USB0_LPM_IEN" bit-position="1" bit-size="1" description="LPM NYET Interrupt Enable" />
   <register name="USB0_LPM_IEN.LPMST"           parent="USB0_LPM_IEN" bit-position="0" bit-size="1" description="LPM STALL Interrupt Enable" />
<register name="USB0_LPM_IRQ"                    read-address="0xFFCC1364" write-address="0xFFCC1364" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 LPM Interrupt Status Register" />
   <register name="USB0_LPM_IRQ.LPMERR"          parent="USB0_LPM_IRQ" bit-position="5" bit-size="1" description="LPM Error Interrupt" />
   <register name="USB0_LPM_IRQ.LPMRES"          parent="USB0_LPM_IRQ" bit-position="4" bit-size="1" description="LPM Resume Interrupt" />
   <register name="USB0_LPM_IRQ.LPMNC"           parent="USB0_LPM_IRQ" bit-position="3" bit-size="1" description="LPM NYET Control Interrupt" />
   <register name="USB0_LPM_IRQ.LPMACK"          parent="USB0_LPM_IRQ" bit-position="2" bit-size="1" description="LPM ACK Interrupt" />
   <register name="USB0_LPM_IRQ.LPMNY"           parent="USB0_LPM_IRQ" bit-position="1" bit-size="1" description="LPM NYET Interrupt" />
   <register name="USB0_LPM_IRQ.LPMST"           parent="USB0_LPM_IRQ" bit-position="0" bit-size="1" description="field" />
<register name="USB0_LPM_FADDR"                  read-address="0xFFCC1365" write-address="0xFFCC1365" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 LPM Function Address Register" />
   <register name="USB0_LPM_FADDR.VALUE"         parent="USB0_LPM_FADDR" bit-position="0" bit-size="7" description="Function Address Value" />
<register name="USB0_VBUS_CTL"                   read-address="0xFFCC1380" write-address="0xFFCC1380" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 VBUS Control Register" />
   <register name="USB0_VBUS_CTL.DRV"            parent="USB0_VBUS_CTL" bit-position="4" bit-size="1" description="VBUS Drive" />
   <register name="USB0_VBUS_CTL.DRVINT"         parent="USB0_VBUS_CTL" bit-position="3" bit-size="1" description="VBUS Drive Interrupt" />
   <register name="USB0_VBUS_CTL.DRVIEN"         parent="USB0_VBUS_CTL" bit-position="2" bit-size="1" description="VBUS Drive Interrupt Enable" />
   <register name="USB0_VBUS_CTL.DRVOD"          parent="USB0_VBUS_CTL" bit-position="1" bit-size="1" description="VBUS Drive Open Drain" />
   <register name="USB0_VBUS_CTL.INVDRV"         parent="USB0_VBUS_CTL" bit-position="0" bit-size="1" description="VBUS Invert Drive" />
<register name="USB0_BAT_CHG"                    read-address="0xFFCC1381" write-address="0xFFCC1381" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 Battery Charging Control Register" />
   <register name="USB0_BAT_CHG.DEDCHG"          parent="USB0_BAT_CHG" bit-position="4" bit-size="1" description="Dedicated Charging Port" />
   <register name="USB0_BAT_CHG.CHGDET"          parent="USB0_BAT_CHG" bit-position="3" bit-size="1" description="Charging Port Detected" />
   <register name="USB0_BAT_CHG.SNSCHGDET"       parent="USB0_BAT_CHG" bit-position="2" bit-size="1" description="Sense Charger Detection" />
   <register name="USB0_BAT_CHG.CONDET"          parent="USB0_BAT_CHG" bit-position="1" bit-size="1" description="Connected Detected" />
   <register name="USB0_BAT_CHG.SNSCONDET"       parent="USB0_BAT_CHG" bit-position="0" bit-size="1" description="Sense Connection Detection" />
<register name="USB0_PHY_CTL"                    read-address="0xFFCC1394" write-address="0xFFCC1394" bit-size="8"  type="IO" mask="FF"       group="USB0" description="USB0 PHY Control Register" />
   <register name="USB0_PHY_CTL.EN"              parent="USB0_PHY_CTL" bit-position="7" bit-size="1" description="PHY Enable" />
   <register name="USB0_PHY_CTL.RESTORE"         parent="USB0_PHY_CTL" bit-position="1" bit-size="1" description="Restore from Hibernate" />
   <register name="USB0_PHY_CTL.HIBER"           parent="USB0_PHY_CTL" bit-position="0" bit-size="1" description="Hibernate" />
<register name="USB0_PLL_OSC"                    read-address="0xFFCC1398" write-address="0xFFCC1398" bit-size="16" type="IO" mask="FFFF"     group="USB0" description="USB0 PLL and Oscillator Control Register" />
   <register name="USB0_PLL_OSC.PLLMSEL"         parent="USB0_PLL_OSC" bit-position="7" bit-size="1" description="PLL Multiplier Select" />
   <register name="USB0_PLL_OSC.PLLM"            parent="USB0_PLL_OSC" bit-position="1" bit-size="6" description="PLL Multiplier Value" />
   <register name="USB0_PLL_OSC.DIVCLKIN"        parent="USB0_PLL_OSC" bit-position="0" bit-size="1" description="Divide CLKIN" />

<!-- ************************** -->
<!-- ***  Data Memory Unit  *** -->
<!-- ************************** -->


<!-- *************** -->
<!-- ***  L1DM0  *** -->
<!-- *************** -->

<register name="SRAM_BASE_ADDRESS"               read-address="0xFFE00000" write-address="0xFFE00000" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="SRAM Base Address" />
   <register name="SRAM_BASE_ADDRESS.ADDR"       parent="SRAM_BASE_ADDRESS" bit-position="22" bit-size="10" description="SRAM Base Address" />
<register name="DMEM_CONTROL"                    read-address="0xFFE00004" write-address="0xFFE00004" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Data memory control" />
   <register name="DMEM_CONTROL.PARCTL"          parent="DMEM_CONTROL" bit-position="15" bit-size="1" description="L1 Scratch Parity Control" />
   <register name="DMEM_CONTROL.PARSEL"          parent="DMEM_CONTROL" bit-position="14" bit-size="1" description="L1 Scratch Parity Select" />
   <register name="DMEM_CONTROL.PPREF1"          parent="DMEM_CONTROL" bit-position="13" bit-size="1" description="DAG1 Port Preference" />
   <register name="DMEM_CONTROL.PPREF0"          parent="DMEM_CONTROL" bit-position="12" bit-size="1" description="DAG0 Port Preference" />
   <register name="DMEM_CONTROL.RDCHK"           parent="DMEM_CONTROL" bit-position="9" bit-size="1" description="Read Parity Checking" />
   <register name="DMEM_CONTROL.CBYPASS"         parent="DMEM_CONTROL" bit-position="8" bit-size="1" description="Cache Bypass" />
   <register name="DMEM_CONTROL.DCBS"            parent="DMEM_CONTROL" bit-position="4" bit-size="1" description="L1 Data Cache Bank Select" />
   <register name="DMEM_CONTROL.CFG"             parent="DMEM_CONTROL" bit-position="2" bit-size="2" description="Data Memory Configuration" />
   <register name="DMEM_CONTROL.ENCPLB"          parent="DMEM_CONTROL" bit-position="1" bit-size="1" description="Enable DCPLB" />
<register name="DCPLB_STATUS"                    read-address="0xFFE00008" write-address="0xFFE00008" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Data Cacheability Protection Lookaside Buffer Status" />
   <register name="DCPLB_STATUS.ILLADDR"         parent="DCPLB_STATUS" bit-position="19" bit-size="1" description="Illegal Address" />
   <register name="DCPLB_STATUS.DAG"             parent="DCPLB_STATUS" bit-position="18" bit-size="1" description="Access DAG" />
   <register name="DCPLB_STATUS.MODE"            parent="DCPLB_STATUS" bit-position="17" bit-size="1" description="Access Mode" />
   <register name="DCPLB_STATUS.RW"              parent="DCPLB_STATUS" bit-position="16" bit-size="1" description="Access Read/Write" />
   <register name="DCPLB_STATUS.FAULT"           parent="DCPLB_STATUS" bit-position="0" bit-size="16" description="Fault Status" />
<register name="DCPLB_FAULT_ADDR"                read-address="0xFFE0000C" write-address="0xFFE0000C" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Data Cacheability Protection Lookaside Buffer Fault Address" />
<register name="DCPLB_ADDR0"                     read-address="0xFFE00100" write-address="0xFFE00100" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="DCPLB_ADDR0.ADDR"             parent="DCPLB_ADDR0" bit-position="10" bit-size="22" description="Address for match" />
<register name="DCPLB_ADDR1"                     read-address="0xFFE00104" write-address="0xFFE00104" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="DCPLB_ADDR1.ADDR"             parent="DCPLB_ADDR1" bit-position="10" bit-size="22" description="Address for match" />
<register name="DCPLB_ADDR2"                     read-address="0xFFE00108" write-address="0xFFE00108" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="DCPLB_ADDR2.ADDR"             parent="DCPLB_ADDR2" bit-position="10" bit-size="22" description="Address for match" />
<register name="DCPLB_ADDR3"                     read-address="0xFFE0010C" write-address="0xFFE0010C" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="DCPLB_ADDR3.ADDR"             parent="DCPLB_ADDR3" bit-position="10" bit-size="22" description="Address for match" />
<register name="DCPLB_ADDR4"                     read-address="0xFFE00110" write-address="0xFFE00110" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="DCPLB_ADDR4.ADDR"             parent="DCPLB_ADDR4" bit-position="10" bit-size="22" description="Address for match" />
<register name="DCPLB_ADDR5"                     read-address="0xFFE00114" write-address="0xFFE00114" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="DCPLB_ADDR5.ADDR"             parent="DCPLB_ADDR5" bit-position="10" bit-size="22" description="Address for match" />
<register name="DCPLB_ADDR6"                     read-address="0xFFE00118" write-address="0xFFE00118" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="DCPLB_ADDR6.ADDR"             parent="DCPLB_ADDR6" bit-position="10" bit-size="22" description="Address for match" />
<register name="DCPLB_ADDR7"                     read-address="0xFFE0011C" write-address="0xFFE0011C" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="DCPLB_ADDR7.ADDR"             parent="DCPLB_ADDR7" bit-position="10" bit-size="22" description="Address for match" />
<register name="DCPLB_ADDR8"                     read-address="0xFFE00120" write-address="0xFFE00120" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="DCPLB_ADDR8.ADDR"             parent="DCPLB_ADDR8" bit-position="10" bit-size="22" description="Address for match" />
<register name="DCPLB_ADDR9"                     read-address="0xFFE00124" write-address="0xFFE00124" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="DCPLB_ADDR9.ADDR"             parent="DCPLB_ADDR9" bit-position="10" bit-size="22" description="Address for match" />
<register name="DCPLB_ADDR10"                    read-address="0xFFE00128" write-address="0xFFE00128" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="DCPLB_ADDR10.ADDR"            parent="DCPLB_ADDR10" bit-position="10" bit-size="22" description="Address for match" />
<register name="DCPLB_ADDR11"                    read-address="0xFFE0012C" write-address="0xFFE0012C" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="DCPLB_ADDR11.ADDR"            parent="DCPLB_ADDR11" bit-position="10" bit-size="22" description="Address for match" />
<register name="DCPLB_ADDR12"                    read-address="0xFFE00130" write-address="0xFFE00130" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="DCPLB_ADDR12.ADDR"            parent="DCPLB_ADDR12" bit-position="10" bit-size="22" description="Address for match" />
<register name="DCPLB_ADDR13"                    read-address="0xFFE00134" write-address="0xFFE00134" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="DCPLB_ADDR13.ADDR"            parent="DCPLB_ADDR13" bit-position="10" bit-size="22" description="Address for match" />
<register name="DCPLB_ADDR14"                    read-address="0xFFE00138" write-address="0xFFE00138" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="DCPLB_ADDR14.ADDR"            parent="DCPLB_ADDR14" bit-position="10" bit-size="22" description="Address for match" />
<register name="DCPLB_ADDR15"                    read-address="0xFFE0013C" write-address="0xFFE0013C" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="DCPLB_ADDR15.ADDR"            parent="DCPLB_ADDR15" bit-position="10" bit-size="22" description="Address for match" />
<register name="DCPLB_DATA0"                     read-address="0xFFE00200" write-address="0xFFE00200" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Data" />
   <register name="DCPLB_DATA0.PSIZE"            parent="DCPLB_DATA0" bit-position="16" bit-size="3" description="Page Size" />
   <register name="DCPLB_DATA0.WT"               parent="DCPLB_DATA0" bit-position="14" bit-size="1" description="CPLB Write Through" />
   <register name="DCPLB_DATA0.L2CHBL"           parent="DCPLB_DATA0" bit-position="13" bit-size="1" description="CPLB L2 Cacheable" />
   <register name="DCPLB_DATA0.L1CHBL"           parent="DCPLB_DATA0" bit-position="12" bit-size="1" description="CPLB L1 Cacheable" />
   <register name="DCPLB_DATA0.DIRTY"            parent="DCPLB_DATA0" bit-position="7" bit-size="1" description="CPLB DIRTY" />
   <register name="DCPLB_DATA0.L1SRAM"           parent="DCPLB_DATA0" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="DCPLB_DATA0.SWRITE"           parent="DCPLB_DATA0" bit-position="4" bit-size="1" description="CPLB Supervisor Write" />
   <register name="DCPLB_DATA0.UWRITE"           parent="DCPLB_DATA0" bit-position="3" bit-size="1" description="CPLB User Write" />
   <register name="DCPLB_DATA0.UREAD"            parent="DCPLB_DATA0" bit-position="2" bit-size="1" description="CPLB User Read" />
   <register name="DCPLB_DATA0.LOCK"             parent="DCPLB_DATA0" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="DCPLB_DATA0.VALID"            parent="DCPLB_DATA0" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="DCPLB_DATA1"                     read-address="0xFFE00204" write-address="0xFFE00204" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Data" />
   <register name="DCPLB_DATA1.PSIZE"            parent="DCPLB_DATA1" bit-position="16" bit-size="3" description="Page Size" />
   <register name="DCPLB_DATA1.WT"               parent="DCPLB_DATA1" bit-position="14" bit-size="1" description="CPLB Write Through" />
   <register name="DCPLB_DATA1.L2CHBL"           parent="DCPLB_DATA1" bit-position="13" bit-size="1" description="CPLB L2 Cacheable" />
   <register name="DCPLB_DATA1.L1CHBL"           parent="DCPLB_DATA1" bit-position="12" bit-size="1" description="CPLB L1 Cacheable" />
   <register name="DCPLB_DATA1.DIRTY"            parent="DCPLB_DATA1" bit-position="7" bit-size="1" description="CPLB DIRTY" />
   <register name="DCPLB_DATA1.L1SRAM"           parent="DCPLB_DATA1" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="DCPLB_DATA1.SWRITE"           parent="DCPLB_DATA1" bit-position="4" bit-size="1" description="CPLB Supervisor Write" />
   <register name="DCPLB_DATA1.UWRITE"           parent="DCPLB_DATA1" bit-position="3" bit-size="1" description="CPLB User Write" />
   <register name="DCPLB_DATA1.UREAD"            parent="DCPLB_DATA1" bit-position="2" bit-size="1" description="CPLB User Read" />
   <register name="DCPLB_DATA1.LOCK"             parent="DCPLB_DATA1" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="DCPLB_DATA1.VALID"            parent="DCPLB_DATA1" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="DCPLB_DATA2"                     read-address="0xFFE00208" write-address="0xFFE00208" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Data" />
   <register name="DCPLB_DATA2.PSIZE"            parent="DCPLB_DATA2" bit-position="16" bit-size="3" description="Page Size" />
   <register name="DCPLB_DATA2.WT"               parent="DCPLB_DATA2" bit-position="14" bit-size="1" description="CPLB Write Through" />
   <register name="DCPLB_DATA2.L2CHBL"           parent="DCPLB_DATA2" bit-position="13" bit-size="1" description="CPLB L2 Cacheable" />
   <register name="DCPLB_DATA2.L1CHBL"           parent="DCPLB_DATA2" bit-position="12" bit-size="1" description="CPLB L1 Cacheable" />
   <register name="DCPLB_DATA2.DIRTY"            parent="DCPLB_DATA2" bit-position="7" bit-size="1" description="CPLB DIRTY" />
   <register name="DCPLB_DATA2.L1SRAM"           parent="DCPLB_DATA2" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="DCPLB_DATA2.SWRITE"           parent="DCPLB_DATA2" bit-position="4" bit-size="1" description="CPLB Supervisor Write" />
   <register name="DCPLB_DATA2.UWRITE"           parent="DCPLB_DATA2" bit-position="3" bit-size="1" description="CPLB User Write" />
   <register name="DCPLB_DATA2.UREAD"            parent="DCPLB_DATA2" bit-position="2" bit-size="1" description="CPLB User Read" />
   <register name="DCPLB_DATA2.LOCK"             parent="DCPLB_DATA2" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="DCPLB_DATA2.VALID"            parent="DCPLB_DATA2" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="DCPLB_DATA3"                     read-address="0xFFE0020C" write-address="0xFFE0020C" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Data" />
   <register name="DCPLB_DATA3.PSIZE"            parent="DCPLB_DATA3" bit-position="16" bit-size="3" description="Page Size" />
   <register name="DCPLB_DATA3.WT"               parent="DCPLB_DATA3" bit-position="14" bit-size="1" description="CPLB Write Through" />
   <register name="DCPLB_DATA3.L2CHBL"           parent="DCPLB_DATA3" bit-position="13" bit-size="1" description="CPLB L2 Cacheable" />
   <register name="DCPLB_DATA3.L1CHBL"           parent="DCPLB_DATA3" bit-position="12" bit-size="1" description="CPLB L1 Cacheable" />
   <register name="DCPLB_DATA3.DIRTY"            parent="DCPLB_DATA3" bit-position="7" bit-size="1" description="CPLB DIRTY" />
   <register name="DCPLB_DATA3.L1SRAM"           parent="DCPLB_DATA3" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="DCPLB_DATA3.SWRITE"           parent="DCPLB_DATA3" bit-position="4" bit-size="1" description="CPLB Supervisor Write" />
   <register name="DCPLB_DATA3.UWRITE"           parent="DCPLB_DATA3" bit-position="3" bit-size="1" description="CPLB User Write" />
   <register name="DCPLB_DATA3.UREAD"            parent="DCPLB_DATA3" bit-position="2" bit-size="1" description="CPLB User Read" />
   <register name="DCPLB_DATA3.LOCK"             parent="DCPLB_DATA3" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="DCPLB_DATA3.VALID"            parent="DCPLB_DATA3" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="DCPLB_DATA4"                     read-address="0xFFE00210" write-address="0xFFE00210" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Data" />
   <register name="DCPLB_DATA4.PSIZE"            parent="DCPLB_DATA4" bit-position="16" bit-size="3" description="Page Size" />
   <register name="DCPLB_DATA4.WT"               parent="DCPLB_DATA4" bit-position="14" bit-size="1" description="CPLB Write Through" />
   <register name="DCPLB_DATA4.L2CHBL"           parent="DCPLB_DATA4" bit-position="13" bit-size="1" description="CPLB L2 Cacheable" />
   <register name="DCPLB_DATA4.L1CHBL"           parent="DCPLB_DATA4" bit-position="12" bit-size="1" description="CPLB L1 Cacheable" />
   <register name="DCPLB_DATA4.DIRTY"            parent="DCPLB_DATA4" bit-position="7" bit-size="1" description="CPLB DIRTY" />
   <register name="DCPLB_DATA4.L1SRAM"           parent="DCPLB_DATA4" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="DCPLB_DATA4.SWRITE"           parent="DCPLB_DATA4" bit-position="4" bit-size="1" description="CPLB Supervisor Write" />
   <register name="DCPLB_DATA4.UWRITE"           parent="DCPLB_DATA4" bit-position="3" bit-size="1" description="CPLB User Write" />
   <register name="DCPLB_DATA4.UREAD"            parent="DCPLB_DATA4" bit-position="2" bit-size="1" description="CPLB User Read" />
   <register name="DCPLB_DATA4.LOCK"             parent="DCPLB_DATA4" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="DCPLB_DATA4.VALID"            parent="DCPLB_DATA4" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="DCPLB_DATA5"                     read-address="0xFFE00214" write-address="0xFFE00214" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Data" />
   <register name="DCPLB_DATA5.PSIZE"            parent="DCPLB_DATA5" bit-position="16" bit-size="3" description="Page Size" />
   <register name="DCPLB_DATA5.WT"               parent="DCPLB_DATA5" bit-position="14" bit-size="1" description="CPLB Write Through" />
   <register name="DCPLB_DATA5.L2CHBL"           parent="DCPLB_DATA5" bit-position="13" bit-size="1" description="CPLB L2 Cacheable" />
   <register name="DCPLB_DATA5.L1CHBL"           parent="DCPLB_DATA5" bit-position="12" bit-size="1" description="CPLB L1 Cacheable" />
   <register name="DCPLB_DATA5.DIRTY"            parent="DCPLB_DATA5" bit-position="7" bit-size="1" description="CPLB DIRTY" />
   <register name="DCPLB_DATA5.L1SRAM"           parent="DCPLB_DATA5" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="DCPLB_DATA5.SWRITE"           parent="DCPLB_DATA5" bit-position="4" bit-size="1" description="CPLB Supervisor Write" />
   <register name="DCPLB_DATA5.UWRITE"           parent="DCPLB_DATA5" bit-position="3" bit-size="1" description="CPLB User Write" />
   <register name="DCPLB_DATA5.UREAD"            parent="DCPLB_DATA5" bit-position="2" bit-size="1" description="CPLB User Read" />
   <register name="DCPLB_DATA5.LOCK"             parent="DCPLB_DATA5" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="DCPLB_DATA5.VALID"            parent="DCPLB_DATA5" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="DCPLB_DATA6"                     read-address="0xFFE00218" write-address="0xFFE00218" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Data" />
   <register name="DCPLB_DATA6.PSIZE"            parent="DCPLB_DATA6" bit-position="16" bit-size="3" description="Page Size" />
   <register name="DCPLB_DATA6.WT"               parent="DCPLB_DATA6" bit-position="14" bit-size="1" description="CPLB Write Through" />
   <register name="DCPLB_DATA6.L2CHBL"           parent="DCPLB_DATA6" bit-position="13" bit-size="1" description="CPLB L2 Cacheable" />
   <register name="DCPLB_DATA6.L1CHBL"           parent="DCPLB_DATA6" bit-position="12" bit-size="1" description="CPLB L1 Cacheable" />
   <register name="DCPLB_DATA6.DIRTY"            parent="DCPLB_DATA6" bit-position="7" bit-size="1" description="CPLB DIRTY" />
   <register name="DCPLB_DATA6.L1SRAM"           parent="DCPLB_DATA6" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="DCPLB_DATA6.SWRITE"           parent="DCPLB_DATA6" bit-position="4" bit-size="1" description="CPLB Supervisor Write" />
   <register name="DCPLB_DATA6.UWRITE"           parent="DCPLB_DATA6" bit-position="3" bit-size="1" description="CPLB User Write" />
   <register name="DCPLB_DATA6.UREAD"            parent="DCPLB_DATA6" bit-position="2" bit-size="1" description="CPLB User Read" />
   <register name="DCPLB_DATA6.LOCK"             parent="DCPLB_DATA6" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="DCPLB_DATA6.VALID"            parent="DCPLB_DATA6" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="DCPLB_DATA7"                     read-address="0xFFE0021C" write-address="0xFFE0021C" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Data" />
   <register name="DCPLB_DATA7.PSIZE"            parent="DCPLB_DATA7" bit-position="16" bit-size="3" description="Page Size" />
   <register name="DCPLB_DATA7.WT"               parent="DCPLB_DATA7" bit-position="14" bit-size="1" description="CPLB Write Through" />
   <register name="DCPLB_DATA7.L2CHBL"           parent="DCPLB_DATA7" bit-position="13" bit-size="1" description="CPLB L2 Cacheable" />
   <register name="DCPLB_DATA7.L1CHBL"           parent="DCPLB_DATA7" bit-position="12" bit-size="1" description="CPLB L1 Cacheable" />
   <register name="DCPLB_DATA7.DIRTY"            parent="DCPLB_DATA7" bit-position="7" bit-size="1" description="CPLB DIRTY" />
   <register name="DCPLB_DATA7.L1SRAM"           parent="DCPLB_DATA7" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="DCPLB_DATA7.SWRITE"           parent="DCPLB_DATA7" bit-position="4" bit-size="1" description="CPLB Supervisor Write" />
   <register name="DCPLB_DATA7.UWRITE"           parent="DCPLB_DATA7" bit-position="3" bit-size="1" description="CPLB User Write" />
   <register name="DCPLB_DATA7.UREAD"            parent="DCPLB_DATA7" bit-position="2" bit-size="1" description="CPLB User Read" />
   <register name="DCPLB_DATA7.LOCK"             parent="DCPLB_DATA7" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="DCPLB_DATA7.VALID"            parent="DCPLB_DATA7" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="DCPLB_DATA8"                     read-address="0xFFE00220" write-address="0xFFE00220" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Data" />
   <register name="DCPLB_DATA8.PSIZE"            parent="DCPLB_DATA8" bit-position="16" bit-size="3" description="Page Size" />
   <register name="DCPLB_DATA8.WT"               parent="DCPLB_DATA8" bit-position="14" bit-size="1" description="CPLB Write Through" />
   <register name="DCPLB_DATA8.L2CHBL"           parent="DCPLB_DATA8" bit-position="13" bit-size="1" description="CPLB L2 Cacheable" />
   <register name="DCPLB_DATA8.L1CHBL"           parent="DCPLB_DATA8" bit-position="12" bit-size="1" description="CPLB L1 Cacheable" />
   <register name="DCPLB_DATA8.DIRTY"            parent="DCPLB_DATA8" bit-position="7" bit-size="1" description="CPLB DIRTY" />
   <register name="DCPLB_DATA8.L1SRAM"           parent="DCPLB_DATA8" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="DCPLB_DATA8.SWRITE"           parent="DCPLB_DATA8" bit-position="4" bit-size="1" description="CPLB Supervisor Write" />
   <register name="DCPLB_DATA8.UWRITE"           parent="DCPLB_DATA8" bit-position="3" bit-size="1" description="CPLB User Write" />
   <register name="DCPLB_DATA8.UREAD"            parent="DCPLB_DATA8" bit-position="2" bit-size="1" description="CPLB User Read" />
   <register name="DCPLB_DATA8.LOCK"             parent="DCPLB_DATA8" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="DCPLB_DATA8.VALID"            parent="DCPLB_DATA8" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="DCPLB_DATA9"                     read-address="0xFFE00224" write-address="0xFFE00224" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Data" />
   <register name="DCPLB_DATA9.PSIZE"            parent="DCPLB_DATA9" bit-position="16" bit-size="3" description="Page Size" />
   <register name="DCPLB_DATA9.WT"               parent="DCPLB_DATA9" bit-position="14" bit-size="1" description="CPLB Write Through" />
   <register name="DCPLB_DATA9.L2CHBL"           parent="DCPLB_DATA9" bit-position="13" bit-size="1" description="CPLB L2 Cacheable" />
   <register name="DCPLB_DATA9.L1CHBL"           parent="DCPLB_DATA9" bit-position="12" bit-size="1" description="CPLB L1 Cacheable" />
   <register name="DCPLB_DATA9.DIRTY"            parent="DCPLB_DATA9" bit-position="7" bit-size="1" description="CPLB DIRTY" />
   <register name="DCPLB_DATA9.L1SRAM"           parent="DCPLB_DATA9" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="DCPLB_DATA9.SWRITE"           parent="DCPLB_DATA9" bit-position="4" bit-size="1" description="CPLB Supervisor Write" />
   <register name="DCPLB_DATA9.UWRITE"           parent="DCPLB_DATA9" bit-position="3" bit-size="1" description="CPLB User Write" />
   <register name="DCPLB_DATA9.UREAD"            parent="DCPLB_DATA9" bit-position="2" bit-size="1" description="CPLB User Read" />
   <register name="DCPLB_DATA9.LOCK"             parent="DCPLB_DATA9" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="DCPLB_DATA9.VALID"            parent="DCPLB_DATA9" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="DCPLB_DATA10"                    read-address="0xFFE00228" write-address="0xFFE00228" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Data" />
   <register name="DCPLB_DATA10.PSIZE"           parent="DCPLB_DATA10" bit-position="16" bit-size="3" description="Page Size" />
   <register name="DCPLB_DATA10.WT"              parent="DCPLB_DATA10" bit-position="14" bit-size="1" description="CPLB Write Through" />
   <register name="DCPLB_DATA10.L2CHBL"          parent="DCPLB_DATA10" bit-position="13" bit-size="1" description="CPLB L2 Cacheable" />
   <register name="DCPLB_DATA10.L1CHBL"          parent="DCPLB_DATA10" bit-position="12" bit-size="1" description="CPLB L1 Cacheable" />
   <register name="DCPLB_DATA10.DIRTY"           parent="DCPLB_DATA10" bit-position="7" bit-size="1" description="CPLB DIRTY" />
   <register name="DCPLB_DATA10.L1SRAM"          parent="DCPLB_DATA10" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="DCPLB_DATA10.SWRITE"          parent="DCPLB_DATA10" bit-position="4" bit-size="1" description="CPLB Supervisor Write" />
   <register name="DCPLB_DATA10.UWRITE"          parent="DCPLB_DATA10" bit-position="3" bit-size="1" description="CPLB User Write" />
   <register name="DCPLB_DATA10.UREAD"           parent="DCPLB_DATA10" bit-position="2" bit-size="1" description="CPLB User Read" />
   <register name="DCPLB_DATA10.LOCK"            parent="DCPLB_DATA10" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="DCPLB_DATA10.VALID"           parent="DCPLB_DATA10" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="DCPLB_DATA11"                    read-address="0xFFE0022C" write-address="0xFFE0022C" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Data" />
   <register name="DCPLB_DATA11.PSIZE"           parent="DCPLB_DATA11" bit-position="16" bit-size="3" description="Page Size" />
   <register name="DCPLB_DATA11.WT"              parent="DCPLB_DATA11" bit-position="14" bit-size="1" description="CPLB Write Through" />
   <register name="DCPLB_DATA11.L2CHBL"          parent="DCPLB_DATA11" bit-position="13" bit-size="1" description="CPLB L2 Cacheable" />
   <register name="DCPLB_DATA11.L1CHBL"          parent="DCPLB_DATA11" bit-position="12" bit-size="1" description="CPLB L1 Cacheable" />
   <register name="DCPLB_DATA11.DIRTY"           parent="DCPLB_DATA11" bit-position="7" bit-size="1" description="CPLB DIRTY" />
   <register name="DCPLB_DATA11.L1SRAM"          parent="DCPLB_DATA11" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="DCPLB_DATA11.SWRITE"          parent="DCPLB_DATA11" bit-position="4" bit-size="1" description="CPLB Supervisor Write" />
   <register name="DCPLB_DATA11.UWRITE"          parent="DCPLB_DATA11" bit-position="3" bit-size="1" description="CPLB User Write" />
   <register name="DCPLB_DATA11.UREAD"           parent="DCPLB_DATA11" bit-position="2" bit-size="1" description="CPLB User Read" />
   <register name="DCPLB_DATA11.LOCK"            parent="DCPLB_DATA11" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="DCPLB_DATA11.VALID"           parent="DCPLB_DATA11" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="DCPLB_DATA12"                    read-address="0xFFE00230" write-address="0xFFE00230" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Data" />
   <register name="DCPLB_DATA12.PSIZE"           parent="DCPLB_DATA12" bit-position="16" bit-size="3" description="Page Size" />
   <register name="DCPLB_DATA12.WT"              parent="DCPLB_DATA12" bit-position="14" bit-size="1" description="CPLB Write Through" />
   <register name="DCPLB_DATA12.L2CHBL"          parent="DCPLB_DATA12" bit-position="13" bit-size="1" description="CPLB L2 Cacheable" />
   <register name="DCPLB_DATA12.L1CHBL"          parent="DCPLB_DATA12" bit-position="12" bit-size="1" description="CPLB L1 Cacheable" />
   <register name="DCPLB_DATA12.DIRTY"           parent="DCPLB_DATA12" bit-position="7" bit-size="1" description="CPLB DIRTY" />
   <register name="DCPLB_DATA12.L1SRAM"          parent="DCPLB_DATA12" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="DCPLB_DATA12.SWRITE"          parent="DCPLB_DATA12" bit-position="4" bit-size="1" description="CPLB Supervisor Write" />
   <register name="DCPLB_DATA12.UWRITE"          parent="DCPLB_DATA12" bit-position="3" bit-size="1" description="CPLB User Write" />
   <register name="DCPLB_DATA12.UREAD"           parent="DCPLB_DATA12" bit-position="2" bit-size="1" description="CPLB User Read" />
   <register name="DCPLB_DATA12.LOCK"            parent="DCPLB_DATA12" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="DCPLB_DATA12.VALID"           parent="DCPLB_DATA12" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="DCPLB_DATA13"                    read-address="0xFFE00234" write-address="0xFFE00234" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Data" />
   <register name="DCPLB_DATA13.PSIZE"           parent="DCPLB_DATA13" bit-position="16" bit-size="3" description="Page Size" />
   <register name="DCPLB_DATA13.WT"              parent="DCPLB_DATA13" bit-position="14" bit-size="1" description="CPLB Write Through" />
   <register name="DCPLB_DATA13.L2CHBL"          parent="DCPLB_DATA13" bit-position="13" bit-size="1" description="CPLB L2 Cacheable" />
   <register name="DCPLB_DATA13.L1CHBL"          parent="DCPLB_DATA13" bit-position="12" bit-size="1" description="CPLB L1 Cacheable" />
   <register name="DCPLB_DATA13.DIRTY"           parent="DCPLB_DATA13" bit-position="7" bit-size="1" description="CPLB DIRTY" />
   <register name="DCPLB_DATA13.L1SRAM"          parent="DCPLB_DATA13" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="DCPLB_DATA13.SWRITE"          parent="DCPLB_DATA13" bit-position="4" bit-size="1" description="CPLB Supervisor Write" />
   <register name="DCPLB_DATA13.UWRITE"          parent="DCPLB_DATA13" bit-position="3" bit-size="1" description="CPLB User Write" />
   <register name="DCPLB_DATA13.UREAD"           parent="DCPLB_DATA13" bit-position="2" bit-size="1" description="CPLB User Read" />
   <register name="DCPLB_DATA13.LOCK"            parent="DCPLB_DATA13" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="DCPLB_DATA13.VALID"           parent="DCPLB_DATA13" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="DCPLB_DATA14"                    read-address="0xFFE00238" write-address="0xFFE00238" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Data" />
   <register name="DCPLB_DATA14.PSIZE"           parent="DCPLB_DATA14" bit-position="16" bit-size="3" description="Page Size" />
   <register name="DCPLB_DATA14.WT"              parent="DCPLB_DATA14" bit-position="14" bit-size="1" description="CPLB Write Through" />
   <register name="DCPLB_DATA14.L2CHBL"          parent="DCPLB_DATA14" bit-position="13" bit-size="1" description="CPLB L2 Cacheable" />
   <register name="DCPLB_DATA14.L1CHBL"          parent="DCPLB_DATA14" bit-position="12" bit-size="1" description="CPLB L1 Cacheable" />
   <register name="DCPLB_DATA14.DIRTY"           parent="DCPLB_DATA14" bit-position="7" bit-size="1" description="CPLB DIRTY" />
   <register name="DCPLB_DATA14.L1SRAM"          parent="DCPLB_DATA14" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="DCPLB_DATA14.SWRITE"          parent="DCPLB_DATA14" bit-position="4" bit-size="1" description="CPLB Supervisor Write" />
   <register name="DCPLB_DATA14.UWRITE"          parent="DCPLB_DATA14" bit-position="3" bit-size="1" description="CPLB User Write" />
   <register name="DCPLB_DATA14.UREAD"           parent="DCPLB_DATA14" bit-position="2" bit-size="1" description="CPLB User Read" />
   <register name="DCPLB_DATA14.LOCK"            parent="DCPLB_DATA14" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="DCPLB_DATA14.VALID"           parent="DCPLB_DATA14" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="DCPLB_DATA15"                    read-address="0xFFE0023C" write-address="0xFFE0023C" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Cacheability Protection Lookaside Buffer Descriptor Data" />
   <register name="DCPLB_DATA15.PSIZE"           parent="DCPLB_DATA15" bit-position="16" bit-size="3" description="Page Size" />
   <register name="DCPLB_DATA15.WT"              parent="DCPLB_DATA15" bit-position="14" bit-size="1" description="CPLB Write Through" />
   <register name="DCPLB_DATA15.L2CHBL"          parent="DCPLB_DATA15" bit-position="13" bit-size="1" description="CPLB L2 Cacheable" />
   <register name="DCPLB_DATA15.L1CHBL"          parent="DCPLB_DATA15" bit-position="12" bit-size="1" description="CPLB L1 Cacheable" />
   <register name="DCPLB_DATA15.DIRTY"           parent="DCPLB_DATA15" bit-position="7" bit-size="1" description="CPLB DIRTY" />
   <register name="DCPLB_DATA15.L1SRAM"          parent="DCPLB_DATA15" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="DCPLB_DATA15.SWRITE"          parent="DCPLB_DATA15" bit-position="4" bit-size="1" description="CPLB Supervisor Write" />
   <register name="DCPLB_DATA15.UWRITE"          parent="DCPLB_DATA15" bit-position="3" bit-size="1" description="CPLB User Write" />
   <register name="DCPLB_DATA15.UREAD"           parent="DCPLB_DATA15" bit-position="2" bit-size="1" description="CPLB User Read" />
   <register name="DCPLB_DATA15.LOCK"            parent="DCPLB_DATA15" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="DCPLB_DATA15.VALID"           parent="DCPLB_DATA15" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="DTEST_COMMAND"                   read-address="0xFFE00300" write-address="0xFFE00300" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Data Test Command Register" />
   <register name="DTEST_COMMAND.PARCTL"         parent="DTEST_COMMAND" bit-position="30" bit-size="1" description="Parity Control" />
   <register name="DTEST_COMMAND.PARSEL"         parent="DTEST_COMMAND" bit-position="29" bit-size="1" description="Parity Select" />
   <register name="DTEST_COMMAND.WAYSEL"         parent="DTEST_COMMAND" bit-position="26" bit-size="1" description="Access Way/Instruction Address Bit 11" />
   <register name="DTEST_COMMAND.IDSEL"          parent="DTEST_COMMAND" bit-position="24" bit-size="1" description="Instruction/Data Access" />
   <register name="DTEST_COMMAND.BNKSEL"         parent="DTEST_COMMAND" bit-position="23" bit-size="1" description="Data Bank Access" />
   <register name="DTEST_COMMAND.SBNK"           parent="DTEST_COMMAND" bit-position="16" bit-size="2" description="Subbank Access" />
   <register name="DTEST_COMMAND.SEL16K"         parent="DTEST_COMMAND" bit-position="14" bit-size="1" description="Address bit 14" />
   <register name="DTEST_COMMAND.SET"            parent="DTEST_COMMAND" bit-position="5" bit-size="6" description="Set Index" />
   <register name="DTEST_COMMAND.DW"             parent="DTEST_COMMAND" bit-position="3" bit-size="2" description="Double Word Index" />
   <register name="DTEST_COMMAND.TAGSELB"        parent="DTEST_COMMAND" bit-position="2" bit-size="1" description="Array Access" />
   <register name="DTEST_COMMAND.RW"             parent="DTEST_COMMAND" bit-position="1" bit-size="1" description="Read/Write Access" />
<register name="DTEST_DATA0"                     read-address="0xFFE00400" write-address="0xFFE00400" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Data Test Data Register" />
<register name="DTEST_DATA1"                     read-address="0xFFE00404" write-address="0xFFE00404" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Data Test Data Register" />
<register name="L1DBNKA_PELOC"                   read-address="0xFFE00408" write-address="0xFFE00408" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Data Bank A Parity Error Location" />
   <register name="L1DBNKA_PELOC.SCRATCHMEM"     parent="L1DBNKA_PELOC" bit-position="12" bit-size="1" description="Scratch Memory Parity Status" />
   <register name="L1DBNKA_PELOC.TAGPAIR"        parent="L1DBNKA_PELOC" bit-position="8" bit-size="2" description="Tag Parity Status" />
   <register name="L1DBNKA_PELOC.MEMBLK"         parent="L1DBNKA_PELOC" bit-position="0" bit-size="8" description="Memory Parity Status" />
<register name="L1DBNKB_PELOC"                   read-address="0xFFE0040C" write-address="0xFFE0040C" bit-size="32" type="IO" mask="FFFFFFFF" group="L1DM0" description="Data Bank B Parity Error Location" />
   <register name="L1DBNKB_PELOC.TAGPAIR"        parent="L1DBNKB_PELOC" bit-position="8" bit-size="2" description="Tag Parity Status" />
   <register name="L1DBNKB_PELOC.MEMBLK"         parent="L1DBNKB_PELOC" bit-position="0" bit-size="8" description="Memory Parity Status" />

<!-- ********************************* -->
<!-- ***  Instruction Memory Unit  *** -->
<!-- ********************************* -->


<!-- *************** -->
<!-- ***  L1IM0  *** -->
<!-- *************** -->

<register name="IMEM_CONTROL"                    read-address="0xFFE01004" write-address="0xFFE01004" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Instruction memory control" />
   <register name="IMEM_CONTROL.LRUPRIORST"      parent="IMEM_CONTROL" bit-position="13" bit-size="1" description="LRU Priority Reset" />
   <register name="IMEM_CONTROL.RDCHK"           parent="IMEM_CONTROL" bit-position="9" bit-size="1" description="Read Parity Checking" />
   <register name="IMEM_CONTROL.CBYPASS"         parent="IMEM_CONTROL" bit-position="8" bit-size="1" description="Cache Bypass" />
   <register name="IMEM_CONTROL.LOC"             parent="IMEM_CONTROL" bit-position="3" bit-size="4" description="Cache Way Lock" />
   <register name="IMEM_CONTROL.CFG"             parent="IMEM_CONTROL" bit-position="2" bit-size="1" description="Configure L1 code memory as cache" />
   <register name="IMEM_CONTROL.ENCPLB"          parent="IMEM_CONTROL" bit-position="1" bit-size="1" description="Enable ICPLB" />
<register name="ICPLB_STATUS"                    read-address="0xFFE01008" write-address="0xFFE01008" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Status" />
   <register name="ICPLB_STATUS.ILLADDR"         parent="ICPLB_STATUS" bit-position="19" bit-size="1" description="Illegal Address" />
   <register name="ICPLB_STATUS.MODE"            parent="ICPLB_STATUS" bit-position="17" bit-size="1" description="Access Mode" />
   <register name="ICPLB_STATUS.FAULT"           parent="ICPLB_STATUS" bit-position="0" bit-size="16" description="Fault Status" />
<register name="ICPLB_FAULT_ADDR"                read-address="0xFFE0100C" write-address="0xFFE0100C" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Fault Address" />
<register name="ICPLB_ADDR0"                     read-address="0xFFE01100" write-address="0xFFE01100" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="ICPLB_ADDR0.ADDR"             parent="ICPLB_ADDR0" bit-position="10" bit-size="22" description="Address for match" />
<register name="ICPLB_ADDR1"                     read-address="0xFFE01104" write-address="0xFFE01104" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="ICPLB_ADDR1.ADDR"             parent="ICPLB_ADDR1" bit-position="10" bit-size="22" description="Address for match" />
<register name="ICPLB_ADDR2"                     read-address="0xFFE01108" write-address="0xFFE01108" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="ICPLB_ADDR2.ADDR"             parent="ICPLB_ADDR2" bit-position="10" bit-size="22" description="Address for match" />
<register name="ICPLB_ADDR3"                     read-address="0xFFE0110C" write-address="0xFFE0110C" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="ICPLB_ADDR3.ADDR"             parent="ICPLB_ADDR3" bit-position="10" bit-size="22" description="Address for match" />
<register name="ICPLB_ADDR4"                     read-address="0xFFE01110" write-address="0xFFE01110" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="ICPLB_ADDR4.ADDR"             parent="ICPLB_ADDR4" bit-position="10" bit-size="22" description="Address for match" />
<register name="ICPLB_ADDR5"                     read-address="0xFFE01114" write-address="0xFFE01114" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="ICPLB_ADDR5.ADDR"             parent="ICPLB_ADDR5" bit-position="10" bit-size="22" description="Address for match" />
<register name="ICPLB_ADDR6"                     read-address="0xFFE01118" write-address="0xFFE01118" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="ICPLB_ADDR6.ADDR"             parent="ICPLB_ADDR6" bit-position="10" bit-size="22" description="Address for match" />
<register name="ICPLB_ADDR7"                     read-address="0xFFE0111C" write-address="0xFFE0111C" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="ICPLB_ADDR7.ADDR"             parent="ICPLB_ADDR7" bit-position="10" bit-size="22" description="Address for match" />
<register name="ICPLB_ADDR8"                     read-address="0xFFE01120" write-address="0xFFE01120" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="ICPLB_ADDR8.ADDR"             parent="ICPLB_ADDR8" bit-position="10" bit-size="22" description="Address for match" />
<register name="ICPLB_ADDR9"                     read-address="0xFFE01124" write-address="0xFFE01124" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="ICPLB_ADDR9.ADDR"             parent="ICPLB_ADDR9" bit-position="10" bit-size="22" description="Address for match" />
<register name="ICPLB_ADDR10"                    read-address="0xFFE01128" write-address="0xFFE01128" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="ICPLB_ADDR10.ADDR"            parent="ICPLB_ADDR10" bit-position="10" bit-size="22" description="Address for match" />
<register name="ICPLB_ADDR11"                    read-address="0xFFE0112C" write-address="0xFFE0112C" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="ICPLB_ADDR11.ADDR"            parent="ICPLB_ADDR11" bit-position="10" bit-size="22" description="Address for match" />
<register name="ICPLB_ADDR12"                    read-address="0xFFE01130" write-address="0xFFE01130" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="ICPLB_ADDR12.ADDR"            parent="ICPLB_ADDR12" bit-position="10" bit-size="22" description="Address for match" />
<register name="ICPLB_ADDR13"                    read-address="0xFFE01134" write-address="0xFFE01134" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="ICPLB_ADDR13.ADDR"            parent="ICPLB_ADDR13" bit-position="10" bit-size="22" description="Address for match" />
<register name="ICPLB_ADDR14"                    read-address="0xFFE01138" write-address="0xFFE01138" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="ICPLB_ADDR14.ADDR"            parent="ICPLB_ADDR14" bit-position="10" bit-size="22" description="Address for match" />
<register name="ICPLB_ADDR15"                    read-address="0xFFE0113C" write-address="0xFFE0113C" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Address" />
   <register name="ICPLB_ADDR15.ADDR"            parent="ICPLB_ADDR15" bit-position="10" bit-size="22" description="Address for match" />
<register name="ICPLB_DATA0"                     read-address="0xFFE01200" write-address="0xFFE01200" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Status" />
   <register name="ICPLB_DATA0.PSIZE"            parent="ICPLB_DATA0" bit-position="16" bit-size="3" description="Page Size" />
   <register name="ICPLB_DATA0.L1CHBL"           parent="ICPLB_DATA0" bit-position="12" bit-size="1" description="L1 Cacheable" />
   <register name="ICPLB_DATA0.LRUPRIO"          parent="ICPLB_DATA0" bit-position="8" bit-size="1" description="Least Recently Used Priority" />
   <register name="ICPLB_DATA0.L1SRAM"           parent="ICPLB_DATA0" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="ICPLB_DATA0.UREAD"            parent="ICPLB_DATA0" bit-position="2" bit-size="1" description="Allow User Read" />
   <register name="ICPLB_DATA0.LOCK"             parent="ICPLB_DATA0" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="ICPLB_DATA0.VALID"            parent="ICPLB_DATA0" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="ICPLB_DATA1"                     read-address="0xFFE01204" write-address="0xFFE01204" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Status" />
   <register name="ICPLB_DATA1.PSIZE"            parent="ICPLB_DATA1" bit-position="16" bit-size="3" description="Page Size" />
   <register name="ICPLB_DATA1.L1CHBL"           parent="ICPLB_DATA1" bit-position="12" bit-size="1" description="L1 Cacheable" />
   <register name="ICPLB_DATA1.LRUPRIO"          parent="ICPLB_DATA1" bit-position="8" bit-size="1" description="Least Recently Used Priority" />
   <register name="ICPLB_DATA1.L1SRAM"           parent="ICPLB_DATA1" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="ICPLB_DATA1.UREAD"            parent="ICPLB_DATA1" bit-position="2" bit-size="1" description="Allow User Read" />
   <register name="ICPLB_DATA1.LOCK"             parent="ICPLB_DATA1" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="ICPLB_DATA1.VALID"            parent="ICPLB_DATA1" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="ICPLB_DATA2"                     read-address="0xFFE01208" write-address="0xFFE01208" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Status" />
   <register name="ICPLB_DATA2.PSIZE"            parent="ICPLB_DATA2" bit-position="16" bit-size="3" description="Page Size" />
   <register name="ICPLB_DATA2.L1CHBL"           parent="ICPLB_DATA2" bit-position="12" bit-size="1" description="L1 Cacheable" />
   <register name="ICPLB_DATA2.LRUPRIO"          parent="ICPLB_DATA2" bit-position="8" bit-size="1" description="Least Recently Used Priority" />
   <register name="ICPLB_DATA2.L1SRAM"           parent="ICPLB_DATA2" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="ICPLB_DATA2.UREAD"            parent="ICPLB_DATA2" bit-position="2" bit-size="1" description="Allow User Read" />
   <register name="ICPLB_DATA2.LOCK"             parent="ICPLB_DATA2" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="ICPLB_DATA2.VALID"            parent="ICPLB_DATA2" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="ICPLB_DATA3"                     read-address="0xFFE0120C" write-address="0xFFE0120C" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Status" />
   <register name="ICPLB_DATA3.PSIZE"            parent="ICPLB_DATA3" bit-position="16" bit-size="3" description="Page Size" />
   <register name="ICPLB_DATA3.L1CHBL"           parent="ICPLB_DATA3" bit-position="12" bit-size="1" description="L1 Cacheable" />
   <register name="ICPLB_DATA3.LRUPRIO"          parent="ICPLB_DATA3" bit-position="8" bit-size="1" description="Least Recently Used Priority" />
   <register name="ICPLB_DATA3.L1SRAM"           parent="ICPLB_DATA3" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="ICPLB_DATA3.UREAD"            parent="ICPLB_DATA3" bit-position="2" bit-size="1" description="Allow User Read" />
   <register name="ICPLB_DATA3.LOCK"             parent="ICPLB_DATA3" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="ICPLB_DATA3.VALID"            parent="ICPLB_DATA3" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="ICPLB_DATA4"                     read-address="0xFFE01210" write-address="0xFFE01210" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Status" />
   <register name="ICPLB_DATA4.PSIZE"            parent="ICPLB_DATA4" bit-position="16" bit-size="3" description="Page Size" />
   <register name="ICPLB_DATA4.L1CHBL"           parent="ICPLB_DATA4" bit-position="12" bit-size="1" description="L1 Cacheable" />
   <register name="ICPLB_DATA4.LRUPRIO"          parent="ICPLB_DATA4" bit-position="8" bit-size="1" description="Least Recently Used Priority" />
   <register name="ICPLB_DATA4.L1SRAM"           parent="ICPLB_DATA4" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="ICPLB_DATA4.UREAD"            parent="ICPLB_DATA4" bit-position="2" bit-size="1" description="Allow User Read" />
   <register name="ICPLB_DATA4.LOCK"             parent="ICPLB_DATA4" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="ICPLB_DATA4.VALID"            parent="ICPLB_DATA4" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="ICPLB_DATA5"                     read-address="0xFFE01214" write-address="0xFFE01214" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Status" />
   <register name="ICPLB_DATA5.PSIZE"            parent="ICPLB_DATA5" bit-position="16" bit-size="3" description="Page Size" />
   <register name="ICPLB_DATA5.L1CHBL"           parent="ICPLB_DATA5" bit-position="12" bit-size="1" description="L1 Cacheable" />
   <register name="ICPLB_DATA5.LRUPRIO"          parent="ICPLB_DATA5" bit-position="8" bit-size="1" description="Least Recently Used Priority" />
   <register name="ICPLB_DATA5.L1SRAM"           parent="ICPLB_DATA5" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="ICPLB_DATA5.UREAD"            parent="ICPLB_DATA5" bit-position="2" bit-size="1" description="Allow User Read" />
   <register name="ICPLB_DATA5.LOCK"             parent="ICPLB_DATA5" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="ICPLB_DATA5.VALID"            parent="ICPLB_DATA5" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="ICPLB_DATA6"                     read-address="0xFFE01218" write-address="0xFFE01218" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Status" />
   <register name="ICPLB_DATA6.PSIZE"            parent="ICPLB_DATA6" bit-position="16" bit-size="3" description="Page Size" />
   <register name="ICPLB_DATA6.L1CHBL"           parent="ICPLB_DATA6" bit-position="12" bit-size="1" description="L1 Cacheable" />
   <register name="ICPLB_DATA6.LRUPRIO"          parent="ICPLB_DATA6" bit-position="8" bit-size="1" description="Least Recently Used Priority" />
   <register name="ICPLB_DATA6.L1SRAM"           parent="ICPLB_DATA6" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="ICPLB_DATA6.UREAD"            parent="ICPLB_DATA6" bit-position="2" bit-size="1" description="Allow User Read" />
   <register name="ICPLB_DATA6.LOCK"             parent="ICPLB_DATA6" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="ICPLB_DATA6.VALID"            parent="ICPLB_DATA6" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="ICPLB_DATA7"                     read-address="0xFFE0121C" write-address="0xFFE0121C" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Status" />
   <register name="ICPLB_DATA7.PSIZE"            parent="ICPLB_DATA7" bit-position="16" bit-size="3" description="Page Size" />
   <register name="ICPLB_DATA7.L1CHBL"           parent="ICPLB_DATA7" bit-position="12" bit-size="1" description="L1 Cacheable" />
   <register name="ICPLB_DATA7.LRUPRIO"          parent="ICPLB_DATA7" bit-position="8" bit-size="1" description="Least Recently Used Priority" />
   <register name="ICPLB_DATA7.L1SRAM"           parent="ICPLB_DATA7" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="ICPLB_DATA7.UREAD"            parent="ICPLB_DATA7" bit-position="2" bit-size="1" description="Allow User Read" />
   <register name="ICPLB_DATA7.LOCK"             parent="ICPLB_DATA7" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="ICPLB_DATA7.VALID"            parent="ICPLB_DATA7" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="ICPLB_DATA8"                     read-address="0xFFE01220" write-address="0xFFE01220" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Status" />
   <register name="ICPLB_DATA8.PSIZE"            parent="ICPLB_DATA8" bit-position="16" bit-size="3" description="Page Size" />
   <register name="ICPLB_DATA8.L1CHBL"           parent="ICPLB_DATA8" bit-position="12" bit-size="1" description="L1 Cacheable" />
   <register name="ICPLB_DATA8.LRUPRIO"          parent="ICPLB_DATA8" bit-position="8" bit-size="1" description="Least Recently Used Priority" />
   <register name="ICPLB_DATA8.L1SRAM"           parent="ICPLB_DATA8" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="ICPLB_DATA8.UREAD"            parent="ICPLB_DATA8" bit-position="2" bit-size="1" description="Allow User Read" />
   <register name="ICPLB_DATA8.LOCK"             parent="ICPLB_DATA8" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="ICPLB_DATA8.VALID"            parent="ICPLB_DATA8" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="ICPLB_DATA9"                     read-address="0xFFE01224" write-address="0xFFE01224" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Status" />
   <register name="ICPLB_DATA9.PSIZE"            parent="ICPLB_DATA9" bit-position="16" bit-size="3" description="Page Size" />
   <register name="ICPLB_DATA9.L1CHBL"           parent="ICPLB_DATA9" bit-position="12" bit-size="1" description="L1 Cacheable" />
   <register name="ICPLB_DATA9.LRUPRIO"          parent="ICPLB_DATA9" bit-position="8" bit-size="1" description="Least Recently Used Priority" />
   <register name="ICPLB_DATA9.L1SRAM"           parent="ICPLB_DATA9" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="ICPLB_DATA9.UREAD"            parent="ICPLB_DATA9" bit-position="2" bit-size="1" description="Allow User Read" />
   <register name="ICPLB_DATA9.LOCK"             parent="ICPLB_DATA9" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="ICPLB_DATA9.VALID"            parent="ICPLB_DATA9" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="ICPLB_DATA10"                    read-address="0xFFE01228" write-address="0xFFE01228" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Status" />
   <register name="ICPLB_DATA10.PSIZE"           parent="ICPLB_DATA10" bit-position="16" bit-size="3" description="Page Size" />
   <register name="ICPLB_DATA10.L1CHBL"          parent="ICPLB_DATA10" bit-position="12" bit-size="1" description="L1 Cacheable" />
   <register name="ICPLB_DATA10.LRUPRIO"         parent="ICPLB_DATA10" bit-position="8" bit-size="1" description="Least Recently Used Priority" />
   <register name="ICPLB_DATA10.L1SRAM"          parent="ICPLB_DATA10" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="ICPLB_DATA10.UREAD"           parent="ICPLB_DATA10" bit-position="2" bit-size="1" description="Allow User Read" />
   <register name="ICPLB_DATA10.LOCK"            parent="ICPLB_DATA10" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="ICPLB_DATA10.VALID"           parent="ICPLB_DATA10" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="ICPLB_DATA11"                    read-address="0xFFE0122C" write-address="0xFFE0122C" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Status" />
   <register name="ICPLB_DATA11.PSIZE"           parent="ICPLB_DATA11" bit-position="16" bit-size="3" description="Page Size" />
   <register name="ICPLB_DATA11.L1CHBL"          parent="ICPLB_DATA11" bit-position="12" bit-size="1" description="L1 Cacheable" />
   <register name="ICPLB_DATA11.LRUPRIO"         parent="ICPLB_DATA11" bit-position="8" bit-size="1" description="Least Recently Used Priority" />
   <register name="ICPLB_DATA11.L1SRAM"          parent="ICPLB_DATA11" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="ICPLB_DATA11.UREAD"           parent="ICPLB_DATA11" bit-position="2" bit-size="1" description="Allow User Read" />
   <register name="ICPLB_DATA11.LOCK"            parent="ICPLB_DATA11" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="ICPLB_DATA11.VALID"           parent="ICPLB_DATA11" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="ICPLB_DATA12"                    read-address="0xFFE01230" write-address="0xFFE01230" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Status" />
   <register name="ICPLB_DATA12.PSIZE"           parent="ICPLB_DATA12" bit-position="16" bit-size="3" description="Page Size" />
   <register name="ICPLB_DATA12.L1CHBL"          parent="ICPLB_DATA12" bit-position="12" bit-size="1" description="L1 Cacheable" />
   <register name="ICPLB_DATA12.LRUPRIO"         parent="ICPLB_DATA12" bit-position="8" bit-size="1" description="Least Recently Used Priority" />
   <register name="ICPLB_DATA12.L1SRAM"          parent="ICPLB_DATA12" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="ICPLB_DATA12.UREAD"           parent="ICPLB_DATA12" bit-position="2" bit-size="1" description="Allow User Read" />
   <register name="ICPLB_DATA12.LOCK"            parent="ICPLB_DATA12" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="ICPLB_DATA12.VALID"           parent="ICPLB_DATA12" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="ICPLB_DATA13"                    read-address="0xFFE01234" write-address="0xFFE01234" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Status" />
   <register name="ICPLB_DATA13.PSIZE"           parent="ICPLB_DATA13" bit-position="16" bit-size="3" description="Page Size" />
   <register name="ICPLB_DATA13.L1CHBL"          parent="ICPLB_DATA13" bit-position="12" bit-size="1" description="L1 Cacheable" />
   <register name="ICPLB_DATA13.LRUPRIO"         parent="ICPLB_DATA13" bit-position="8" bit-size="1" description="Least Recently Used Priority" />
   <register name="ICPLB_DATA13.L1SRAM"          parent="ICPLB_DATA13" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="ICPLB_DATA13.UREAD"           parent="ICPLB_DATA13" bit-position="2" bit-size="1" description="Allow User Read" />
   <register name="ICPLB_DATA13.LOCK"            parent="ICPLB_DATA13" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="ICPLB_DATA13.VALID"           parent="ICPLB_DATA13" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="ICPLB_DATA14"                    read-address="0xFFE01238" write-address="0xFFE01238" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Status" />
   <register name="ICPLB_DATA14.PSIZE"           parent="ICPLB_DATA14" bit-position="16" bit-size="3" description="Page Size" />
   <register name="ICPLB_DATA14.L1CHBL"          parent="ICPLB_DATA14" bit-position="12" bit-size="1" description="L1 Cacheable" />
   <register name="ICPLB_DATA14.LRUPRIO"         parent="ICPLB_DATA14" bit-position="8" bit-size="1" description="Least Recently Used Priority" />
   <register name="ICPLB_DATA14.L1SRAM"          parent="ICPLB_DATA14" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="ICPLB_DATA14.UREAD"           parent="ICPLB_DATA14" bit-position="2" bit-size="1" description="Allow User Read" />
   <register name="ICPLB_DATA14.LOCK"            parent="ICPLB_DATA14" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="ICPLB_DATA14.VALID"           parent="ICPLB_DATA14" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="ICPLB_DATA15"                    read-address="0xFFE0123C" write-address="0xFFE0123C" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Cacheability Protection Lookaside Buffer Descriptor Status" />
   <register name="ICPLB_DATA15.PSIZE"           parent="ICPLB_DATA15" bit-position="16" bit-size="3" description="Page Size" />
   <register name="ICPLB_DATA15.L1CHBL"          parent="ICPLB_DATA15" bit-position="12" bit-size="1" description="L1 Cacheable" />
   <register name="ICPLB_DATA15.LRUPRIO"         parent="ICPLB_DATA15" bit-position="8" bit-size="1" description="Least Recently Used Priority" />
   <register name="ICPLB_DATA15.L1SRAM"          parent="ICPLB_DATA15" bit-position="5" bit-size="1" description="CPLB L1SRAM" />
   <register name="ICPLB_DATA15.UREAD"           parent="ICPLB_DATA15" bit-position="2" bit-size="1" description="Allow User Read" />
   <register name="ICPLB_DATA15.LOCK"            parent="ICPLB_DATA15" bit-position="1" bit-size="1" description="CPLB Lock" />
   <register name="ICPLB_DATA15.VALID"           parent="ICPLB_DATA15" bit-position="0" bit-size="1" description="CPLB Valid" />
<register name="ITEST_COMMAND"                   read-address="0xFFE01300" write-address="0xFFE01300" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Instruction Test Command Register" />
   <register name="ITEST_COMMAND.PARCTL"         parent="ITEST_COMMAND" bit-position="30" bit-size="1" description="Parity Control" />
   <register name="ITEST_COMMAND.PARSEL"         parent="ITEST_COMMAND" bit-position="29" bit-size="1" description="Parity Select" />
   <register name="ITEST_COMMAND.WAYSEL"         parent="ITEST_COMMAND" bit-position="26" bit-size="2" description="Access Way/Instruction Address Bits 11:10" />
   <register name="ITEST_COMMAND.SBNK"           parent="ITEST_COMMAND" bit-position="16" bit-size="2" description="Subbank Access" />
   <register name="ITEST_COMMAND.SET"            parent="ITEST_COMMAND" bit-position="5" bit-size="5" description="Set Index" />
   <register name="ITEST_COMMAND.DW"             parent="ITEST_COMMAND" bit-position="3" bit-size="2" description="Double Word Index" />
   <register name="ITEST_COMMAND.TAGSELB"        parent="ITEST_COMMAND" bit-position="2" bit-size="1" description="Array Access" />
   <register name="ITEST_COMMAND.RW"             parent="ITEST_COMMAND" bit-position="1" bit-size="1" description="Read/Write Access" />
<register name="ITEST_DATA0"                     read-address="0xFFE01400" write-address="0xFFE01400" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Instruction Test Data Register" />
<register name="ITEST_DATA1"                     read-address="0xFFE01404" write-address="0xFFE01404" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Instruction Test Data Register" />
<register name="L1IBNKA_PELOC"                   read-address="0xFFE01408" write-address="0xFFE01408" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Instruction Bank A Parity Error Location" />
   <register name="L1IBNKA_PELOC.MEMBLK"         parent="L1IBNKA_PELOC" bit-position="0" bit-size="8" description="Memory Parity Status" />
<register name="L1IBNKB_PELOC"                   read-address="0xFFE0140C" write-address="0xFFE0140C" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Instruction Bank B Parity Error Location" />
   <register name="L1IBNKB_PELOC.MEMBLK"         parent="L1IBNKB_PELOC" bit-position="0" bit-size="8" description="Memory Parity Status" />
<register name="L1IBNKC_PELOC"                   read-address="0xFFE01410" write-address="0xFFE01410" bit-size="32" type="IO" mask="FFFFFFFF" group="L1IM0" description="Instruction Bank C Parity Error Location" />
   <register name="L1IBNKC_PELOC.TAGPAIR"        parent="L1IBNKC_PELOC" bit-position="4" bit-size="2" description="Tag Parity Status" />
   <register name="L1IBNKC_PELOC.MEMBLK"         parent="L1IBNKC_PELOC" bit-position="0" bit-size="4" description="Memory Parity Status" />

<!-- ****************************** -->
<!-- ***  Interrupt Controller  *** -->
<!-- ****************************** -->


<!-- ************** -->
<!-- ***  ICU0  *** -->
<!-- ************** -->

<register name="EVT0"                            read-address="0xFFE02000" write-address="0xFFE02000" bit-size="32" type="IO" mask="FFFFFFFF" group="ICU0" description="Event Vector" />
<register name="EVT1"                            read-address="0xFFE02004" write-address="0xFFE02004" bit-size="32" type="IO" mask="FFFFFFFF" group="ICU0" description="Event Vector" />
<register name="EVT2"                            read-address="0xFFE02008" write-address="0xFFE02008" bit-size="32" type="IO" mask="FFFFFFFF" group="ICU0" description="Event Vector" />
<register name="EVT3"                            read-address="0xFFE0200C" write-address="0xFFE0200C" bit-size="32" type="IO" mask="FFFFFFFF" group="ICU0" description="Event Vector" />
<register name="EVT4"                            read-address="0xFFE02010" write-address="0xFFE02010" bit-size="32" type="IO" mask="FFFFFFFF" group="ICU0" description="Event Vector" />
<register name="EVT5"                            read-address="0xFFE02014" write-address="0xFFE02014" bit-size="32" type="IO" mask="FFFFFFFF" group="ICU0" description="Event Vector" />
<register name="EVT6"                            read-address="0xFFE02018" write-address="0xFFE02018" bit-size="32" type="IO" mask="FFFFFFFF" group="ICU0" description="Event Vector" />
<register name="EVT7"                            read-address="0xFFE0201C" write-address="0xFFE0201C" bit-size="32" type="IO" mask="FFFFFFFF" group="ICU0" description="Event Vector" />
<register name="EVT8"                            read-address="0xFFE02020" write-address="0xFFE02020" bit-size="32" type="IO" mask="FFFFFFFF" group="ICU0" description="Event Vector" />
<register name="EVT9"                            read-address="0xFFE02024" write-address="0xFFE02024" bit-size="32" type="IO" mask="FFFFFFFF" group="ICU0" description="Event Vector" />
<register name="EVT10"                           read-address="0xFFE02028" write-address="0xFFE02028" bit-size="32" type="IO" mask="FFFFFFFF" group="ICU0" description="Event Vector" />
<register name="EVT11"                           read-address="0xFFE0202C" write-address="0xFFE0202C" bit-size="32" type="IO" mask="FFFFFFFF" group="ICU0" description="Event Vector" />
<register name="EVT12"                           read-address="0xFFE02030" write-address="0xFFE02030" bit-size="32" type="IO" mask="FFFFFFFF" group="ICU0" description="Event Vector" />
<register name="EVT13"                           read-address="0xFFE02034" write-address="0xFFE02034" bit-size="32" type="IO" mask="FFFFFFFF" group="ICU0" description="Event Vector" />
<register name="EVT14"                           read-address="0xFFE02038" write-address="0xFFE02038" bit-size="32" type="IO" mask="FFFFFFFF" group="ICU0" description="Event Vector" />
<register name="EVT15"                           read-address="0xFFE0203C" write-address="0xFFE0203C" bit-size="32" type="IO" mask="FFFFFFFF" group="ICU0" description="Event Vector" />
<register name="IMASK"                           read-address="0xFFE02104" write-address="0xFFE02104" bit-size="32" type="IO" mask="FFFFFFFF" group="ICU0" description="Interrupt Mask Register" />
   <register name="IMASK.IVG15"                  parent="IMASK" bit-position="15" bit-size="1" description="IVG15 interrupt bit position" />
   <register name="IMASK.IVG14"                  parent="IMASK" bit-position="14" bit-size="1" description="IVG14 interrupt bit position" />
   <register name="IMASK.IVG13"                  parent="IMASK" bit-position="13" bit-size="1" description="IVG13 interrupt bit position" />
   <register name="IMASK.IVG12"                  parent="IMASK" bit-position="12" bit-size="1" description="IVG12 interrupt bit position" />
   <register name="IMASK.IVG11"                  parent="IMASK" bit-position="11" bit-size="1" description="IVG11 interrupt bit position" />
   <register name="IMASK.IVG10"                  parent="IMASK" bit-position="10" bit-size="1" description="IVG10 interrupt bit position" />
   <register name="IMASK.IVG9"                   parent="IMASK" bit-position="9" bit-size="1" description="IVG9 interrupt bit position" />
   <register name="IMASK.IVG8"                   parent="IMASK" bit-position="8" bit-size="1" description="IVG8 interrupt bit position" />
   <register name="IMASK.IVG7"                   parent="IMASK" bit-position="7" bit-size="1" description="IVG7 interrupt bit position" />
   <register name="IMASK.IVTMR"                  parent="IMASK" bit-position="6" bit-size="1" description="Timer interrupt bit position" />
   <register name="IMASK.IVHW"                   parent="IMASK" bit-position="5" bit-size="1" description="Hardware Error interrupt bit position" />
   <register name="IMASK.UNMASKABLE"             parent="IMASK" bit-position="0" bit-size="5" description="Unmaskable interrupts" />
<register name="IPEND"                           read-address="0xFFE02108" write-address="0xFFE02108" bit-size="32" type="IO" mask="FFFFFFFF" group="ICU0" description="Interrupts Pending Register" />
   <register name="IPEND.IVG15"                  parent="IPEND" bit-position="15" bit-size="1" description="IVG15 interrupt bit position" />
   <register name="IPEND.IVG14"                  parent="IPEND" bit-position="14" bit-size="1" description="IVG14 interrupt bit position" />
   <register name="IPEND.IVG13"                  parent="IPEND" bit-position="13" bit-size="1" description="IVG13 interrupt bit position" />
   <register name="IPEND.IVG12"                  parent="IPEND" bit-position="12" bit-size="1" description="IVG12 interrupt bit position" />
   <register name="IPEND.IVG11"                  parent="IPEND" bit-position="11" bit-size="1" description="IVG11 interrupt bit position" />
   <register name="IPEND.IVG10"                  parent="IPEND" bit-position="10" bit-size="1" description="IVG10 interrupt bit position" />
   <register name="IPEND.IVG9"                   parent="IPEND" bit-position="9" bit-size="1" description="IVG9 interrupt bit position" />
   <register name="IPEND.IVG8"                   parent="IPEND" bit-position="8" bit-size="1" description="IVG8 interrupt bit position" />
   <register name="IPEND.IVG7"                   parent="IPEND" bit-position="7" bit-size="1" description="IVG7 interrupt bit position" />
   <register name="IPEND.IVTMR"                  parent="IPEND" bit-position="6" bit-size="1" description="Timer interrupt bit position" />
   <register name="IPEND.IVHW"                   parent="IPEND" bit-position="5" bit-size="1" description="Hardware Error interrupt bit position" />
   <register name="IPEND.IRPTEN"                 parent="IPEND" bit-position="4" bit-size="1" description="Global interrupt enable bit position" />
   <register name="IPEND.EVX"                    parent="IPEND" bit-position="3" bit-size="1" description="Exception bit position" />
   <register name="IPEND.NMI"                    parent="IPEND" bit-position="2" bit-size="1" description="Non Maskable interrupt bit position" />
   <register name="IPEND.RST"                    parent="IPEND" bit-position="1" bit-size="1" description="Reset interrupt bit position" />
   <register name="IPEND.EMU"                    parent="IPEND" bit-position="0" bit-size="1" description="Emulator interrupt bit position" />
<register name="ILAT"                            read-address="0xFFE0210C" write-address="0xFFE0210C" bit-size="32" type="IO" mask="FFFFFFFF" group="ICU0" description="Interrupt Latch Register" />
   <register name="ILAT.IVG15"                   parent="ILAT" bit-position="15" bit-size="1" description="IVG15 interrupt bit position" />
   <register name="ILAT.IVG14"                   parent="ILAT" bit-position="14" bit-size="1" description="IVG14 interrupt bit position" />
   <register name="ILAT.IVG13"                   parent="ILAT" bit-position="13" bit-size="1" description="IVG13 interrupt bit position" />
   <register name="ILAT.IVG12"                   parent="ILAT" bit-position="12" bit-size="1" description="IVG12 interrupt bit position" />
   <register name="ILAT.IVG11"                   parent="ILAT" bit-position="11" bit-size="1" description="IVG11 interrupt bit position" />
   <register name="ILAT.IVG10"                   parent="ILAT" bit-position="10" bit-size="1" description="IVG10 interrupt bit position" />
   <register name="ILAT.IVG9"                    parent="ILAT" bit-position="9" bit-size="1" description="IVG9 interrupt bit position" />
   <register name="ILAT.IVG8"                    parent="ILAT" bit-position="8" bit-size="1" description="IVG8 interrupt bit position" />
   <register name="ILAT.IVG7"                    parent="ILAT" bit-position="7" bit-size="1" description="IVG7 interrupt bit position" />
   <register name="ILAT.IVTMR"                   parent="ILAT" bit-position="6" bit-size="1" description="Timer interrupt bit position" />
   <register name="ILAT.IVHW"                    parent="ILAT" bit-position="5" bit-size="1" description="Hardware Error interrupt bit position" />
   <register name="ILAT.EVX"                     parent="ILAT" bit-position="3" bit-size="1" description="Exception bit position" />
   <register name="ILAT.NMI"                     parent="ILAT" bit-position="2" bit-size="1" description="Non Maskable interrupt bit position" />
   <register name="ILAT.RST"                     parent="ILAT" bit-position="1" bit-size="1" description="Reset interrupt bit position" />
   <register name="ILAT.EMU"                     parent="ILAT" bit-position="0" bit-size="1" description="Emulator interrupt bit position" />
<register name="IPRIO"                           read-address="0xFFE02110" write-address="0xFFE02110" bit-size="32" type="IO" mask="FFFFFFFF" group="ICU0" description="Interrupt Priority Register" />
   <register name="IPRIO.IPRIOMARK"              parent="IPRIO" bit-position="0" bit-size="4" description="Priority Watermark" />
<register name="CEC_SID"                         read-address="0xFFE02118" write-address="0xFFE02118" bit-size="32" type="IO" mask="FFFFFFFF" group="ICU0" description="Core System Interrupt ID" />
   <register name="CEC_SID.SID"                  parent="CEC_SID" bit-position="0" bit-size="8" description="System Interrupt ID" />

<!-- ******************** -->
<!-- ***  Core Timer  *** -->
<!-- ******************** -->


<!-- ************** -->
<!-- ***  TMR0  *** -->
<!-- ************** -->

<register name="TCNTL"                           read-address="0xFFE03000" write-address="0xFFE03000" bit-size="32" type="IO" mask="FFFFFFFF" group="TMR0" description="Timer Control Register" />
   <register name="TCNTL.INT"                    parent="TCNTL" bit-position="3" bit-size="1" description="Interrupt Status (sticky)" />
   <register name="TCNTL.AUTORLD"                parent="TCNTL" bit-position="2" bit-size="1" description="Auto Reload Enable" />
   <register name="TCNTL.EN"                     parent="TCNTL" bit-position="1" bit-size="1" description="Timer Enable" />
   <register name="TCNTL.PWR"                    parent="TCNTL" bit-position="0" bit-size="1" description="Low Power Mode Select" />
<register name="TPERIOD"                         read-address="0xFFE03004" write-address="0xFFE03004" bit-size="32" type="IO" mask="FFFFFFFF" group="TMR0" description="Timer Period Register" />
<register name="TSCALE"                          read-address="0xFFE03008" write-address="0xFFE03008" bit-size="32" type="IO" mask="FFFFFFFF" group="TMR0" description="Timer Scale Register" />
   <register name="TSCALE.SCALE"                 parent="TSCALE" bit-position="0" bit-size="8" description="Timer Scaling Value" />
<register name="TCOUNT"                          read-address="0xFFE0300C" write-address="0xFFE0300C" bit-size="32" type="IO" mask="FFFFFFFF" group="TMR0" description="Timer Count Register" />

<!-- ******************** -->
<!-- ***  Debug Unit  *** -->
<!-- ******************** -->


<!-- ************** -->
<!-- ***  DBG0  *** -->
<!-- ************** -->

<register name="DSPID"                           read-address="0xFFE05000" write-address="0xFFE05000" bit-size="32" type="IO" mask="FFFFFFFF" group="DBG0" description="DSP Identification Register" />
   <register name="DSPID.COMPANY"                parent="DSPID" bit-position="24" bit-size="8" description="Analog Devices, Inc." />
   <register name="DSPID.MAJOR"                  parent="DSPID" bit-position="16" bit-size="8" description="Major Architectural Change" />
   <register name="DSPID.COREID"                 parent="DSPID" bit-position="0" bit-size="8" description="Core ID" />

<!-- ******************** -->
<!-- ***  Trace Unit  *** -->
<!-- ******************** -->


<!-- ************* -->
<!-- ***  TB0  *** -->
<!-- ************* -->

<register name="TBUFCTL"                         read-address="0xFFE06000" write-address="0xFFE06000" bit-size="32" type="IO" mask="FFFFFFFF" group="TB0" description="Trace Buffer Control Register" />
   <register name="TBUFCTL.COMPRESS"             parent="TBUFCTL" bit-position="3" bit-size="2" description="Trace Buffer Compression" />
   <register name="TBUFCTL.OVF"                  parent="TBUFCTL" bit-position="2" bit-size="1" description="Trace Buffer Overflow" />
   <register name="TBUFCTL.EN"                   parent="TBUFCTL" bit-position="1" bit-size="1" description="Trace Buffer Enable" />
   <register name="TBUFCTL.PWR"                  parent="TBUFCTL" bit-position="0" bit-size="1" description="Trace Buffer Power" />
<register name="TBUFSTAT"                        read-address="0xFFE06004" write-address="0xFFE06004" bit-size="32" type="IO" mask="FFFFFFFF" group="TB0" description="Trace Buffer Status Register" />
   <register name="TBUFSTAT.CNT"                 parent="TBUFSTAT" bit-position="0" bit-size="5" description="Trace Buffer Count" />
<register name="TBUF"                            read-address="0xFFE06100" write-address="0xFFE06100" bit-size="32" type="IO" mask="FFFFFFFF" group="TB0" description="Trace Buffer" />

<!-- ************************* -->
<!-- ***  Watchpoint Unit  *** -->
<!-- ************************* -->

<!-- ADSP-BF609 05-17-2012: deleted content from the auto-generated file here because it is an odd special case that exists in the core.xml being brought in -->


<!-- ***************************** -->
<!-- ***  Performance Monitor  *** -->
<!-- ***************************** -->


<!-- ************* -->
<!-- ***  PF0  *** -->
<!-- ************* -->

<register name="PFCTL"                           read-address="0xFFE08000" write-address="0xFFE08000" bit-size="32" type="IO" mask="FFFFFFFF" group="PF0" description="Performance Monitor Control Register" />
   <register name="PFCTL.CNT1"                   parent="PFCTL" bit-position="25" bit-size="1" description="Count Cycles or Edges 1" />
   <register name="PFCTL.CNT0"                   parent="PFCTL" bit-position="24" bit-size="1" description="Count Cycles or Edges 0" />
   <register name="PFCTL.MON1"                   parent="PFCTL" bit-position="16" bit-size="8" description="Monitor 1 Events" />
   <register name="PFCTL.ENA1"                   parent="PFCTL" bit-position="14" bit-size="2" description="Enable Monitor 1" />
   <register name="PFCTL.EVENT1"                 parent="PFCTL" bit-position="13" bit-size="1" description="Emulator or Exception Event 1" />
   <register name="PFCTL.MON0"                   parent="PFCTL" bit-position="5" bit-size="8" description="Monitor 0 Events" />
   <register name="PFCTL.ENA0"                   parent="PFCTL" bit-position="3" bit-size="2" description="Enable Monitor 0" />
   <register name="PFCTL.EVENT0"                 parent="PFCTL" bit-position="2" bit-size="1" description="Emulator or Exception Event 0" />
   <register name="PFCTL.PWR"                    parent="PFCTL" bit-position="0" bit-size="1" description="Power" />
<register name="PFCNTR0"                         read-address="0xFFE08100" write-address="0xFFE08100" bit-size="32" type="IO" mask="FFFFFFFF" group="PF0" description="Performance Monitor Counter 0" />
<register name="PFCNTR1"                         read-address="0xFFE08104" write-address="0xFFE08104" bit-size="32" type="IO" mask="FFFFFFFF" group="PF0" description="Performance Monitor Counter 1" />

</register-extended-definitions>

<!-- ********************************************** -->
<!-- *******  Register Window Definitions   ******* -->
<!-- ********************************************** -->

<!-- *** No <register-window-definitions> block is used for Eclipse based releases *** -->

<!-- ********************************************* -->
<!-- *******   Memory Window Definitions   ******* -->
<!-- ********************************************* -->

<!-- *** No <memory-window-definitions> block is used for Eclipse based releases *** -->

<!-- ************************************** -->
<!-- *******   Memory Definitions   ******* -->
<!-- ************************************** -->

<!-- ADSP-BF609 is a multi-core processor (2 cores) -->

<memory-definitions>

<!-- complete memory map for ADSP-BF609 P0 (Core 0) -->

   <memory-segment core="P0" start="0x00000000" end="0x0FFFFFFF" width="8" type="RAM EXTERNAL" name="Blackfin Memory" memory-id="0" description="DDR2 or LPDDR Memory (256 MB)" />
   <memory-segment core="P0" start="0xB0000000" end="0xB3FFFFFF" width="8" type="RAM EXTERNAL" name="Blackfin Memory" memory-id="0" description="Async Memory Bank 0 (64 MB)" />
   <memory-segment core="P0" start="0xB4000000" end="0xB7FFFFFF" width="8" type="RAM EXTERNAL" name="Blackfin Memory" memory-id="0" description="Async Memory Bank 1 (64 MB)" />
   <memory-segment core="P0" start="0xB8000000" end="0xBBFFFFFF" width="8" type="RAM EXTERNAL" name="Blackfin Memory" memory-id="0" description="Async Memory Bank 2 (64 MB)" />
   <memory-segment core="P0" start="0xBC000000" end="0xBFFFFFFF" width="8" type="RAM EXTERNAL" name="Blackfin Memory" memory-id="0" description="Async Memory Bank 3 (64 MB)" />
   <memory-segment core="P0" start="0xC8000000" end="0xC8007FFF" width="8" type="ROM INTERNAL" name="Blackfin Memory" memory-id="0" description="L2 ROM (32 KB)" />
   <memory-segment core="P0" start="0xC8080000" end="0xC80BFFFF" width="8" type="RAM INTERNAL" name="Blackfin Memory" memory-id="0" description="L2 SRAM (256 KB)" />
   <memory-segment core="P0" start="0xFF800000" end="0xFF803FFF" width="8" type="RAM INTERNAL" name="Blackfin Memory" memory-id="0" description="L1 Data Bank A SRAM (16 KB)" />
   <memory-segment core="P0" start="0xFF804000" end="0xFF807FFF" width="8" type="RAM INTERNAL" name="Blackfin Memory" memory-id="0" description="L1 Data Bank A SRAM/Cache (16 KB)" />
   <memory-segment core="P0" start="0xFF900000" end="0xFF903FFF" width="8" type="RAM INTERNAL" name="Blackfin Memory" memory-id="0" description="L1 Data Bank B SRAM (16 KB)" />
   <memory-segment core="P0" start="0xFF904000" end="0xFF907FFF" width="8" type="RAM INTERNAL" name="Blackfin Memory" memory-id="0" description="L1 Data Bank B SRAM/Cache (16 KB)" />
   <memory-segment core="P0" start="0xFFA00000" end="0xFFA0FFFF" width="8" type="RAM INTERNAL" name="Blackfin Memory" memory-id="0" description="L1 Instruction SRAM (64 KB)" />
   <memory-segment core="P0" start="0xFFA10000" end="0xFFA13FFF" width="8" type="RAM INTERNAL" name="Blackfin Memory" memory-id="0" description="L1 Instruction SRAM/Cache (16 KB)" />
   <memory-segment core="P0" start="0xFFB00000" end="0xFFB00FFF" width="8" type="RAM INTERNAL" name="Blackfin Memory" memory-id="0" description="L1 Scratchpad SRAM (4 KB)" />
   <memory-segment core="P0" start="0xFFC00000" end="0xFFDFFFFF" width="8" type="RAM INTERNAL MMR" name="Blackfin Memory" memory-id="0" description="System MMR Registers (2 MB)" />
   <memory-segment core="P0" start="0xFFE00000" end="0xFFFFFFFF" width="8" type="RAM INTERNAL MMR" name="Blackfin Memory" memory-id="0" description="Core MMR Registers (2 MB)" />

<!-- complete memory map for ADSP-BF609 P1 (Core 1) -->

   <memory-segment core="P1" start="0x00000000" end="0x0FFFFFFF" width="8" type="RAM EXTERNAL" name="Blackfin Memory" memory-id="0" description="DDR2 or LPDDR Memory (256 MB)" />
   <memory-segment core="P1" start="0xB0000000" end="0xB3FFFFFF" width="8" type="RAM EXTERNAL" name="Blackfin Memory" memory-id="0" description="Async Memory Bank 0 (64 MB)" />
   <memory-segment core="P1" start="0xB4000000" end="0xB7FFFFFF" width="8" type="RAM EXTERNAL" name="Blackfin Memory" memory-id="0" description="Async Memory Bank 1 (64 MB)" />
   <memory-segment core="P1" start="0xB8000000" end="0xBBFFFFFF" width="8" type="RAM EXTERNAL" name="Blackfin Memory" memory-id="0" description="Async Memory Bank 2 (64 MB)" />
   <memory-segment core="P1" start="0xBC000000" end="0xBFFFFFFF" width="8" type="RAM EXTERNAL" name="Blackfin Memory" memory-id="0" description="Async Memory Bank 3 (64 MB)" />
   <memory-segment core="P1" start="0xC8000000" end="0xC8007FFF" width="8" type="ROM INTERNAL" name="Blackfin Memory" memory-id="0" description="L2 ROM (32 KB)" />
   <memory-segment core="P1" start="0xC8080000" end="0xC80BFFFF" width="8" type="RAM INTERNAL" name="Blackfin Memory" memory-id="0" description="L2 SRAM (256 KB)" />
   <memory-segment core="P1" start="0xFF400000" end="0xFF403FFF" width="8" type="RAM INTERNAL" name="Blackfin Memory" memory-id="0" description="L1 Data Bank A SRAM (16 KB)" />
   <memory-segment core="P1" start="0xFF404000" end="0xFF407FFF" width="8" type="RAM INTERNAL" name="Blackfin Memory" memory-id="0" description="L1 Data Bank A SRAM/Cache (16 KB)" />
   <memory-segment core="P1" start="0xFF500000" end="0xFF503FFF" width="8" type="RAM INTERNAL" name="Blackfin Memory" memory-id="0" description="L1 Data Bank B SRAM (16 KB)" />
   <memory-segment core="P1" start="0xFF504000" end="0xFF507FFF" width="8" type="RAM INTERNAL" name="Blackfin Memory" memory-id="0" description="L1 Data Bank B SRAM/Cache (16 KB)" />
   <memory-segment core="P1" start="0xFF600000" end="0xFF60FFFF" width="8" type="RAM INTERNAL" name="Blackfin Memory" memory-id="0" description="L1 Instruction SRAM (64 KB)" />
   <memory-segment core="P1" start="0xFF610000" end="0xFF613FFF" width="8" type="RAM INTERNAL" name="Blackfin Memory" memory-id="0" description="L1 Instruction SRAM/Cache (16 KB)" />
   <memory-segment core="P1" start="0xFF700000" end="0xFF700FFF" width="8" type="RAM INTERNAL" name="Blackfin Memory" memory-id="0" description="L1 Scratchpad SRAM (4 KB)" />
   <memory-segment core="P1" start="0xFFC00000" end="0xFFDFFFFF" width="8" type="RAM INTERNAL MMR" name="Blackfin Memory" memory-id="0" description="System MMR Registers (2 MB)" />
   <memory-segment core="P1" start="0xFFE00000" end="0xFFFFFFFF" width="8" type="RAM INTERNAL MMR" name="Blackfin Memory" memory-id="0" description="Core MMR Registers (2 MB)" />

</memory-definitions>


</cces-proc-xml>

