<!doctype html>
<html>
    <head>
        <meta charset="utf-8" />
        <meta name="viewport" content="width=device-width, initial-scale=1" />
        <title>vram waitstates - gbadev.org forum archive</title>
        <link rel="stylesheet" href="/static/pure-min.css" />
        <link rel="stylesheet" href="/static/main.css" />
    </head>
    <body>
        <h1>gbadev.org forum archive</h1>

        This is a mirror of the content originally found on forum.gbadev.org
        (now offline), salvaged from Wayback machine copies. <br />

        <h2>DS development > vram waitstates</h2>
<div id="posts">
<div class="post">
    <h4>#139034 - ingramb - Fri Aug 31, 2007 9:58 pm</h4>
    <div class="postbody"><span class="postbody">From gbatek:
<br/>
The display controller performs VRAM-reads once every 6 clock cycles, a 1 cycle waitstate is generated if the CPU simultaneously accesses VRAM.
<br/>
<br/>
How is a simultaneous defined?  If 32k of vram is allocated to a background, and the tiles/map for that background are in the first 16k of vram, will the cpu get waitstates when accessing the second 16k?
<br/>
<br/>
Or more generally, does the video controller lock down the entire vram block it needs, or just the portion of the block it is accessing from?</span><span class="gensmall"></span></div>    
</div>
</div>

    </body>
</html>
