{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598774225429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598774225437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 30 15:57:05 2020 " "Processing started: Sun Aug 30 15:57:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598774225437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774225437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774225437 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598774226037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598774226037 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "final_nios_system.qsys " "Elaborating Platform Designer system entity \"final_nios_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598774234989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:18 Progress: Loading Final/final_nios_system.qsys " "2020.08.30.15:57:18 Progress: Loading Final/final_nios_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774238949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:19 Progress: Reading input file " "2020.08.30.15:57:19 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774239991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:20 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.08.30.15:57:20 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774240072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:20 Progress: Parameterizing module clk_0 " "2020.08.30.15:57:20 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774240729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:20 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2020.08.30.15:57:20 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774240730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:20 Progress: Parameterizing module jtag_uart_0 " "2020.08.30.15:57:20 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774240831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:20 Progress: Adding key \[altera_avalon_pio 18.1\] " "2020.08.30.15:57:20 Progress: Adding key \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774240833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:20 Progress: Parameterizing module key " "2020.08.30.15:57:20 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774240857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:20 Progress: Adding keycode \[altera_avalon_pio 18.1\] " "2020.08.30.15:57:20 Progress: Adding keycode \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774240858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:20 Progress: Parameterizing module keycode " "2020.08.30.15:57:20 Progress: Parameterizing module keycode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774240858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:20 Progress: Adding led \[altera_avalon_pio 18.1\] " "2020.08.30.15:57:20 Progress: Adding led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774240859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:20 Progress: Parameterizing module led " "2020.08.30.15:57:20 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774240859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:20 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2020.08.30.15:57:20 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774240860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Parameterizing module nios2_gen2_0 " "2020.08.30.15:57:21 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2020.08.30.15:57:21 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Parameterizing module onchip_memory2_0 " "2020.08.30.15:57:21 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Adding otg_hpi_address \[altera_avalon_pio 18.1\] " "2020.08.30.15:57:21 Progress: Adding otg_hpi_address \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Parameterizing module otg_hpi_address " "2020.08.30.15:57:21 Progress: Parameterizing module otg_hpi_address" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Adding otg_hpi_cs \[altera_avalon_pio 18.1\] " "2020.08.30.15:57:21 Progress: Adding otg_hpi_cs \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Parameterizing module otg_hpi_cs " "2020.08.30.15:57:21 Progress: Parameterizing module otg_hpi_cs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Adding otg_hpi_data \[altera_avalon_pio 18.1\] " "2020.08.30.15:57:21 Progress: Adding otg_hpi_data \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Parameterizing module otg_hpi_data " "2020.08.30.15:57:21 Progress: Parameterizing module otg_hpi_data" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Adding otg_hpi_r \[altera_avalon_pio 18.1\] " "2020.08.30.15:57:21 Progress: Adding otg_hpi_r \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Parameterizing module otg_hpi_r " "2020.08.30.15:57:21 Progress: Parameterizing module otg_hpi_r" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Adding otg_hpi_reset \[altera_avalon_pio 18.1\] " "2020.08.30.15:57:21 Progress: Adding otg_hpi_reset \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Parameterizing module otg_hpi_reset " "2020.08.30.15:57:21 Progress: Parameterizing module otg_hpi_reset" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Adding otg_hpi_w \[altera_avalon_pio 18.1\] " "2020.08.30.15:57:21 Progress: Adding otg_hpi_w \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Parameterizing module otg_hpi_w " "2020.08.30.15:57:21 Progress: Parameterizing module otg_hpi_w" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2020.08.30.15:57:21 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Parameterizing module sdram " "2020.08.30.15:57:21 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Adding sdram_pll \[altpll 18.1\] " "2020.08.30.15:57:21 Progress: Adding sdram_pll \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Parameterizing module sdram_pll " "2020.08.30.15:57:21 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Adding switch \[altera_avalon_pio 18.1\] " "2020.08.30.15:57:21 Progress: Adding switch \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Parameterizing module switch " "2020.08.30.15:57:21 Progress: Parameterizing module switch" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2020.08.30.15:57:21 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Parameterizing module sysid_qsys_0 " "2020.08.30.15:57:21 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Building connections " "2020.08.30.15:57:21 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Parameterizing connections " "2020.08.30.15:57:21 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:21 Progress: Validating " "2020.08.30.15:57:21 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774241465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.30.15:57:22 Progress: Done reading input file " "2020.08.30.15:57:22 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774242767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Final_nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774244527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_nios_system.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Final_nios_system.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774244527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_nios_system.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Final_nios_system.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774244527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_nios_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Final_nios_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774244527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Final_nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774244528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Final_nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774244528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_nios_system: Generating final_nios_system \"final_nios_system\" for QUARTUS_SYNTH " "Final_nios_system: Generating final_nios_system \"final_nios_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774245270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774248894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774248918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774248922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4 " "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774248927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'final_nios_system_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'final_nios_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774254486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_nios_system_jtag_uart_0 --dir=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0002_jtag_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0002_jtag_uart_0_gen//final_nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_nios_system_jtag_uart_0 --dir=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0002_jtag_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0002_jtag_uart_0_gen//final_nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774254487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'final_nios_system_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'final_nios_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774254804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"final_nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"final_nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774254812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'final_nios_system_key' " "Key: Starting RTL generation for module 'final_nios_system_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774254816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_nios_system_key --dir=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0003_key_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0003_key_gen//final_nios_system_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_nios_system_key --dir=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0003_key_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0003_key_gen//final_nios_system_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774254816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'final_nios_system_key' " "Key: Done RTL generation for module 'final_nios_system_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774255027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"final_nios_system\" instantiated altera_avalon_pio \"key\" " "Key: \"final_nios_system\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774255031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Starting RTL generation for module 'final_nios_system_keycode' " "Keycode: Starting RTL generation for module 'final_nios_system_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774255036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_nios_system_keycode --dir=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0004_keycode_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0004_keycode_gen//final_nios_system_keycode_component_configuration.pl  --do_build_sim=0  \] " "Keycode:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_nios_system_keycode --dir=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0004_keycode_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0004_keycode_gen//final_nios_system_keycode_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774255036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Done RTL generation for module 'final_nios_system_keycode' " "Keycode: Done RTL generation for module 'final_nios_system_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774255240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: \"final_nios_system\" instantiated altera_avalon_pio \"keycode\" " "Keycode: \"final_nios_system\" instantiated altera_avalon_pio \"keycode\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774255244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"final_nios_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"final_nios_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774256815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'final_nios_system_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'final_nios_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774256819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_nios_system_onchip_memory2_0 --dir=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0005_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0005_onchip_memory2_0_gen//final_nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_nios_system_onchip_memory2_0 --dir=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0005_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0005_onchip_memory2_0_gen//final_nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774256819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'final_nios_system_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'final_nios_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774257045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"final_nios_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"final_nios_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774257051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Starting RTL generation for module 'final_nios_system_otg_hpi_address' " "Otg_hpi_address: Starting RTL generation for module 'final_nios_system_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774257057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_nios_system_otg_hpi_address --dir=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0006_otg_hpi_address_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0006_otg_hpi_address_gen//final_nios_system_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_address:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_nios_system_otg_hpi_address --dir=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0006_otg_hpi_address_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0006_otg_hpi_address_gen//final_nios_system_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774257057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Done RTL generation for module 'final_nios_system_otg_hpi_address' " "Otg_hpi_address: Done RTL generation for module 'final_nios_system_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774257264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: \"final_nios_system\" instantiated altera_avalon_pio \"otg_hpi_address\" " "Otg_hpi_address: \"final_nios_system\" instantiated altera_avalon_pio \"otg_hpi_address\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774257267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: Starting RTL generation for module 'final_nios_system_otg_hpi_cs' " "Otg_hpi_cs: Starting RTL generation for module 'final_nios_system_otg_hpi_cs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774257273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_nios_system_otg_hpi_cs --dir=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0007_otg_hpi_cs_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0007_otg_hpi_cs_gen//final_nios_system_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_cs:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_nios_system_otg_hpi_cs --dir=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0007_otg_hpi_cs_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0007_otg_hpi_cs_gen//final_nios_system_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774257273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: Done RTL generation for module 'final_nios_system_otg_hpi_cs' " "Otg_hpi_cs: Done RTL generation for module 'final_nios_system_otg_hpi_cs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774257482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: \"final_nios_system\" instantiated altera_avalon_pio \"otg_hpi_cs\" " "Otg_hpi_cs: \"final_nios_system\" instantiated altera_avalon_pio \"otg_hpi_cs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774257485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Starting RTL generation for module 'final_nios_system_otg_hpi_data' " "Otg_hpi_data: Starting RTL generation for module 'final_nios_system_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774257490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_nios_system_otg_hpi_data --dir=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0008_otg_hpi_data_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0008_otg_hpi_data_gen//final_nios_system_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_data:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_nios_system_otg_hpi_data --dir=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0008_otg_hpi_data_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0008_otg_hpi_data_gen//final_nios_system_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774257490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Done RTL generation for module 'final_nios_system_otg_hpi_data' " "Otg_hpi_data: Done RTL generation for module 'final_nios_system_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774257697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: \"final_nios_system\" instantiated altera_avalon_pio \"otg_hpi_data\" " "Otg_hpi_data: \"final_nios_system\" instantiated altera_avalon_pio \"otg_hpi_data\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774257701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'final_nios_system_sdram' " "Sdram: Starting RTL generation for module 'final_nios_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774257705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_nios_system_sdram --dir=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0009_sdram_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0009_sdram_gen//final_nios_system_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_nios_system_sdram --dir=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0009_sdram_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0009_sdram_gen//final_nios_system_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774257705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'final_nios_system_sdram' " "Sdram: Done RTL generation for module 'final_nios_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774258051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"final_nios_system\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"final_nios_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774258055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_pll: \"final_nios_system\" instantiated altpll \"sdram_pll\" " "Sdram_pll: \"final_nios_system\" instantiated altpll \"sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774258979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"final_nios_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"final_nios_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774258985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774273624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774274405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774275205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774275999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774276785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774277577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774278370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774279185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774279993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774280790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774281574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774282357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774283143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774283929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"final_nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"final_nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774295900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"final_nios_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"final_nios_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774295906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"final_nios_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"final_nios_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774295910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'final_nios_system_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'final_nios_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774295935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_nios_system_nios2_gen2_0_cpu --dir=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0015_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0015_cpu_gen//final_nios_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_nios_system_nios2_gen2_0_cpu --dir=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0015_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/zheny/AppData/Local/Temp/alt8504_2746596119694539478.dir/0015_cpu_gen//final_nios_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774295935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.30 15:58:16 (*) Starting Nios II generation " "Cpu: # 2020.08.30 15:58:16 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.30 15:58:16 (*)   Checking for plaintext license. " "Cpu: # 2020.08.30 15:58:16 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.30 15:58:17 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2020.08.30 15:58:17 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.30 15:58:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.08.30 15:58:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.30 15:58:17 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.08.30 15:58:17 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.30 15:58:17 (*)   Plaintext license not found. " "Cpu: # 2020.08.30 15:58:17 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.30 15:58:17 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.08.30 15:58:17 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.30 15:58:17 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.08.30 15:58:17 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.30 15:58:17 (*)   Creating all objects for CPU " "Cpu: # 2020.08.30 15:58:17 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.30 15:58:18 (*)   Generating RTL from CPU objects " "Cpu: # 2020.08.30 15:58:18 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.30 15:58:18 (*)   Creating plain-text RTL " "Cpu: # 2020.08.30 15:58:18 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.30 15:58:18 (*) Done Nios II generation " "Cpu: # 2020.08.30 15:58:18 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'final_nios_system_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'final_nios_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774298696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774300250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774300271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_nios_system: Done \"final_nios_system\" with 36 modules, 53 files " "Final_nios_system: Done \"final_nios_system\" with 36 modules, 53 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774300271 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "final_nios_system.qsys " "Finished elaborating Platform Designer system entity \"final_nios_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598774301509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.sv" "" { Text "D:/ECE385/FinalProject/Final/FinalProject.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "D:/ECE385/FinalProject/Final/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "D:/ECE385/FinalProject/Final/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301650 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "D:/ECE385/FinalProject/Final/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1598774301652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/ECE385/FinalProject/Final/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "D:/ECE385/FinalProject/Final/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "D:/ECE385/FinalProject/Final/ball.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "D:/ECE385/FinalProject/Final/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/final_nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/final_nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system " "Found entity 1: final_nios_system" {  } { { "db/ip/final_nios_system/final_nios_system.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/final_nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/final_nios_system/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/final_nios_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/final_nios_system/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/final_nios_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_nios_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/final_nios_system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301675 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/final_nios_system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/final_nios_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/final_nios_system/submodules/altera_merlin_master_agent.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/final_nios_system/submodules/altera_merlin_master_translator.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/final_nios_system/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/final_nios_system/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/final_nios_system/submodules/altera_reset_controller.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/final_nios_system/submodules/altera_reset_synchronizer.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/final_nios_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_irq_mapper " "Found entity 1: final_nios_system_irq_mapper" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_irq_mapper.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: final_nios_system_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_jtag_uart_0.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301698 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_nios_system_jtag_uart_0_scfifo_w " "Found entity 2: final_nios_system_jtag_uart_0_scfifo_w" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_jtag_uart_0.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301698 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_nios_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: final_nios_system_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_jtag_uart_0.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301698 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_nios_system_jtag_uart_0_scfifo_r " "Found entity 4: final_nios_system_jtag_uart_0_scfifo_r" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_jtag_uart_0.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301698 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_nios_system_jtag_uart_0 " "Found entity 5: final_nios_system_jtag_uart_0" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_jtag_uart_0.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_key " "Found entity 1: final_nios_system_key" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_key.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_keycode " "Found entity 1: final_nios_system_keycode" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_keycode.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_mm_interconnect_0 " "Found entity 1: final_nios_system_mm_interconnect_0" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_nios_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_mm_interconnect_0_cmd_demux " "Found entity 1: final_nios_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: final_nios_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_mm_interconnect_0_cmd_mux " "Found entity 1: final_nios_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: final_nios_system_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_nios_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_nios_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598774301727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_nios_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_nios_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598774301727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_mm_interconnect_0_router_default_decode " "Found entity 1: final_nios_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301728 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_nios_system_mm_interconnect_0_router " "Found entity 2: final_nios_system_mm_interconnect_0_router" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_nios_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at final_nios_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598774301730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_nios_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at final_nios_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598774301730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: final_nios_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301730 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_nios_system_mm_interconnect_0_router_001 " "Found entity 2: final_nios_system_mm_interconnect_0_router_001" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_nios_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_nios_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598774301731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_nios_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_nios_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598774301731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_nios_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301732 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_nios_system_mm_interconnect_0_router_002 " "Found entity 2: final_nios_system_mm_interconnect_0_router_002" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_nios_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at final_nios_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598774301734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_nios_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at final_nios_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598774301734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: final_nios_system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301735 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_nios_system_mm_interconnect_0_router_003 " "Found entity 2: final_nios_system_mm_interconnect_0_router_003" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_mm_interconnect_0_rsp_demux " "Found entity 1: final_nios_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: final_nios_system_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_mm_interconnect_0_rsp_mux " "Found entity 1: final_nios_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: final_nios_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_nios2_gen2_0 " "Found entity 1: final_nios_system_nios2_gen2_0" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_nios_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301763 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_nios_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_nios_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301763 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_nios_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_nios_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301763 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_nios_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_nios_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301763 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301763 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301763 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_nios_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_nios_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301763 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301763 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301763 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301763 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301763 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301763 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301763 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_nios_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_nios_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301763 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_nios_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_nios_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301763 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_nios_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_nios_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301763 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301763 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301763 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_nios_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_nios_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301763 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_nios_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_nios_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301763 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_nios_system_nios2_gen2_0_cpu " "Found entity 21: final_nios_system_nios2_gen2_0_cpu" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_nios_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_nios_system_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_onchip_memory2_0 " "Found entity 1: final_nios_system_onchip_memory2_0" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_onchip_memory2_0.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_otg_hpi_address " "Found entity 1: final_nios_system_otg_hpi_address" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_otg_hpi_address.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_otg_hpi_cs " "Found entity 1: final_nios_system_otg_hpi_cs" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_otg_hpi_cs.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_otg_hpi_data " "Found entity 1: final_nios_system_otg_hpi_data" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_otg_hpi_data.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_sdram_input_efifo_module " "Found entity 1: final_nios_system_sdram_input_efifo_module" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_sdram.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301791 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_nios_system_sdram " "Found entity 2: final_nios_system_sdram" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_sdram.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_sdram_pll_dffpipe_l2c " "Found entity 1: final_nios_system_sdram_pll_dffpipe_l2c" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_sdram_pll.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301795 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_nios_system_sdram_pll_stdsync_sv6 " "Found entity 2: final_nios_system_sdram_pll_stdsync_sv6" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_sdram_pll.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301795 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_nios_system_sdram_pll_altpll_lqa2 " "Found entity 3: final_nios_system_sdram_pll_altpll_lqa2" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_sdram_pll.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301795 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_nios_system_sdram_pll " "Found entity 4: final_nios_system_sdram_pll" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_sdram_pll.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_nios_system/submodules/final_nios_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_nios_system/submodules/final_nios_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_nios_system_sysid_qsys_0 " "Found entity 1: final_nios_system_sysid_qsys_0" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_sysid_qsys_0.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598774301797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774301797 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_nios_system_sdram.v(318) " "Verilog HDL or VHDL warning at final_nios_system_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_sdram.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1598774301811 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_nios_system_sdram.v(328) " "Verilog HDL or VHDL warning at final_nios_system_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_sdram.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1598774301811 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_nios_system_sdram.v(338) " "Verilog HDL or VHDL warning at final_nios_system_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_sdram.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1598774301811 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_nios_system_sdram.v(682) " "Verilog HDL or VHDL warning at final_nios_system_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/final_nios_system/submodules/final_nios_system_sdram.v" "" { Text "D:/ECE385/FinalProject/Final/db/ip/final_nios_system/submodules/final_nios_system_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1598774301813 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "lab8 " "Top-level design entity \"lab8\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1598774301960 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ECE385/FinalProject/Final/FinalProject.map.smsg " "Generated suppressed messages file D:/ECE385/FinalProject/Final/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774302017 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598774302089 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Aug 30 15:58:22 2020 " "Processing ended: Sun Aug 30 15:58:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598774302089 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598774302089 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598774302089 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774302089 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598774302693 ""}
