

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Tue May 14 07:47:22 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W14_6_OPT3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    20.119|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  36958|  36958|  36958|  36958|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1      |  3976|  3976|       142|          -|          -|    28|    no    |
        | + Loop 1.1   |   140|   140|         5|          -|          -|    28|    no    |
        |- DENSE_LOOP  |  3090|  3090|       103|          -|          -|    30|    no    |
        | + FLAT_LOOP  |   100|   100|         2|          -|          -|    50|    no    |
        |- Dense_Loop  |   630|   630|        63|          -|          -|    10|    no    |
        | + Flat_Loop  |    60|    60|         2|          -|          -|    30|    no    |
        |- Loop 4      |    30|    30|         3|          -|          -|    10|    no    |
        +--------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 24 
21 --> 22 23 
22 --> 21 
23 --> 20 
24 --> 28 25 
25 --> 26 27 
26 --> 25 
27 --> 24 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 29 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%dense_array_V = alloca [10 x i14], align 2" [cnn_ap_type/dense_out.cpp:38->cnn_ap_type/cnn.cpp:67]   --->   Operation 32 'alloca' 'dense_array_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !434"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction_output) nounwind, !map !440"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 35 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv_1_input_0_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 36 'alloca' 'conv_1_input_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv_1_input_1_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 37 'alloca' 'conv_1_input_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv_1_input_2_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 38 'alloca' 'conv_1_input_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv_1_input_3_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 39 'alloca' 'conv_1_input_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv_1_input_4_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 40 'alloca' 'conv_1_input_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv_1_input_5_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 41 'alloca' 'conv_1_input_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv_1_input_6_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 42 'alloca' 'conv_1_input_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv_1_input_7_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 43 'alloca' 'conv_1_input_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv_1_input_8_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 44 'alloca' 'conv_1_input_8_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv_1_input_9_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 45 'alloca' 'conv_1_input_9_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv_1_input_10_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 46 'alloca' 'conv_1_input_10_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv_1_input_11_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 47 'alloca' 'conv_1_input_11_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv_1_input_12_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 48 'alloca' 'conv_1_input_12_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv_1_input_13_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 49 'alloca' 'conv_1_input_13_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv_1_input_14_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 50 'alloca' 'conv_1_input_14_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv_1_input_15_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 51 'alloca' 'conv_1_input_15_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv_1_input_16_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 52 'alloca' 'conv_1_input_16_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%conv_1_input_17_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 53 'alloca' 'conv_1_input_17_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%conv_1_input_18_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 54 'alloca' 'conv_1_input_18_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv_1_input_19_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 55 'alloca' 'conv_1_input_19_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv_1_input_20_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 56 'alloca' 'conv_1_input_20_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%conv_1_input_21_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 57 'alloca' 'conv_1_input_21_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv_1_input_22_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 58 'alloca' 'conv_1_input_22_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv_1_input_23_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 59 'alloca' 'conv_1_input_23_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv_1_input_24_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 60 'alloca' 'conv_1_input_24_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv_1_input_25_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 61 'alloca' 'conv_1_input_25_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%conv_1_input_26_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 62 'alloca' 'conv_1_input_26_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv_1_input_27_V = alloca [28 x i14], align 2" [cnn_ap_type/cnn.cpp:19]   --->   Operation 63 'alloca' 'conv_1_input_27_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%conv_1_out_V = alloca [4056 x i14], align 2" [cnn_ap_type/cnn.cpp:32]   --->   Operation 64 'alloca' 'conv_1_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv_1_out_V_addr = getelementptr [4056 x i14]* %conv_1_out_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:32]   --->   Operation 65 'getelementptr' 'conv_1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_V = alloca [169 x i14], align 2" [cnn_ap_type/cnn.cpp:37]   --->   Operation 66 'alloca' 'max_pool_1_out_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_V_s = getelementptr [169 x i14]* %max_pool_1_out_0_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:37]   --->   Operation 67 'getelementptr' 'max_pool_1_out_0_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_V = alloca [169 x i14], align 2" [cnn_ap_type/cnn.cpp:37]   --->   Operation 68 'alloca' 'max_pool_1_out_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_V = alloca [169 x i14], align 2" [cnn_ap_type/cnn.cpp:37]   --->   Operation 69 'alloca' 'max_pool_1_out_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%max_pool_1_out_3_V = alloca [169 x i14], align 2" [cnn_ap_type/cnn.cpp:37]   --->   Operation 70 'alloca' 'max_pool_1_out_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%max_pool_1_out_4_V = alloca [169 x i14], align 2" [cnn_ap_type/cnn.cpp:37]   --->   Operation 71 'alloca' 'max_pool_1_out_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%max_pool_1_out_5_V = alloca [169 x i14], align 2" [cnn_ap_type/cnn.cpp:37]   --->   Operation 72 'alloca' 'max_pool_1_out_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv_2_out_V = alloca [1936 x i14], align 2" [cnn_ap_type/cnn.cpp:42]   --->   Operation 73 'alloca' 'conv_2_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%conv_2_out_V_addr = getelementptr [1936 x i14]* %conv_2_out_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:42]   --->   Operation 74 'getelementptr' 'conv_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%max_pool_2_out_V = alloca [400 x i14], align 2" [cnn_ap_type/cnn.cpp:47]   --->   Operation 75 'alloca' 'max_pool_2_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%max_pool_2_out_V_add = getelementptr [400 x i14]* %max_pool_2_out_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:47]   --->   Operation 76 'getelementptr' 'max_pool_2_out_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%flat_array_0_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 77 'alloca' 'flat_array_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%flat_array_1_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 78 'alloca' 'flat_array_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%flat_array_2_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 79 'alloca' 'flat_array_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%flat_array_3_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 80 'alloca' 'flat_array_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%flat_array_4_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 81 'alloca' 'flat_array_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%flat_array_5_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 82 'alloca' 'flat_array_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%flat_array_6_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 83 'alloca' 'flat_array_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%flat_array_7_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 84 'alloca' 'flat_array_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%flat_array_8_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 85 'alloca' 'flat_array_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%flat_array_9_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 86 'alloca' 'flat_array_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%flat_array_10_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 87 'alloca' 'flat_array_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%flat_array_11_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 88 'alloca' 'flat_array_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%flat_array_12_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 89 'alloca' 'flat_array_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%flat_array_13_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 90 'alloca' 'flat_array_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%flat_array_14_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 91 'alloca' 'flat_array_14_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%flat_array_15_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 92 'alloca' 'flat_array_15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%flat_array_16_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 93 'alloca' 'flat_array_16_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%flat_array_17_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 94 'alloca' 'flat_array_17_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%flat_array_18_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 95 'alloca' 'flat_array_18_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%flat_array_19_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 96 'alloca' 'flat_array_19_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%flat_array_20_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 97 'alloca' 'flat_array_20_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%flat_array_21_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 98 'alloca' 'flat_array_21_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%flat_array_22_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 99 'alloca' 'flat_array_22_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%flat_array_23_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 100 'alloca' 'flat_array_23_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%flat_array_24_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 101 'alloca' 'flat_array_24_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%flat_array_25_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 102 'alloca' 'flat_array_25_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%flat_array_26_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 103 'alloca' 'flat_array_26_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%flat_array_27_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 104 'alloca' 'flat_array_27_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%flat_array_28_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 105 'alloca' 'flat_array_28_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%flat_array_29_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 106 'alloca' 'flat_array_29_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%flat_array_30_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 107 'alloca' 'flat_array_30_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%flat_array_31_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 108 'alloca' 'flat_array_31_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%flat_array_32_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 109 'alloca' 'flat_array_32_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%flat_array_33_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 110 'alloca' 'flat_array_33_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%flat_array_34_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 111 'alloca' 'flat_array_34_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%flat_array_35_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 112 'alloca' 'flat_array_35_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%flat_array_36_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 113 'alloca' 'flat_array_36_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%flat_array_37_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 114 'alloca' 'flat_array_37_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%flat_array_38_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 115 'alloca' 'flat_array_38_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%flat_array_39_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 116 'alloca' 'flat_array_39_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%flat_array_40_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 117 'alloca' 'flat_array_40_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%flat_array_41_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 118 'alloca' 'flat_array_41_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%flat_array_42_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 119 'alloca' 'flat_array_42_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%flat_array_43_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 120 'alloca' 'flat_array_43_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%flat_array_44_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 121 'alloca' 'flat_array_44_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%flat_array_45_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 122 'alloca' 'flat_array_45_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%flat_array_46_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 123 'alloca' 'flat_array_46_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%flat_array_47_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 124 'alloca' 'flat_array_47_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%flat_array_48_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 125 'alloca' 'flat_array_48_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%flat_array_49_V = alloca [8 x i14], align 2" [cnn_ap_type/cnn.cpp:52]   --->   Operation 126 'alloca' 'flat_array_49_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%dense_2_out_V = alloca [30 x i13], align 2" [cnn_ap_type/cnn.cpp:62]   --->   Operation 127 'alloca' 'dense_2_out_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%prediction_V = alloca [10 x i14], align 2" [cnn_ap_type/cnn.cpp:66]   --->   Operation 128 'alloca' 'prediction_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str1304, i32 0, i32 0, [1 x i8]* @p_str11305, i32 0, i32 0, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305) nounwind" [cnn_ap_type/cnn.cpp:18]   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction_output, [5 x i8]* @p_str1304, i32 0, i32 0, [1 x i8]* @p_str11305, i32 0, i32 0, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305) nounwind" [cnn_ap_type/cnn.cpp:18]   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str21306, i32 0, i32 0, [1 x i8]* @p_str11305, i32 0, i32 0, [9 x i8]* @p_str31307, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11305, [1 x i8]* @p_str11305) nounwind" [cnn_ap_type/cnn.cpp:18]   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (1.76ns)   --->   "br label %.loopexit" [cnn_ap_type/cnn.cpp:23]   --->   Operation 132 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %.loopexit.loopexit ]"   --->   Operation 133 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 134 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn_ap_type/cnn.cpp:23]   --->   Operation 135 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 136 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn_ap_type/cnn.cpp:23]   --->   Operation 137 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11, label %1" [cnn_ap_type/cnn.cpp:23]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.73ns)   --->   "%ix_in = add i10 %ix_in_0, 28" [cnn_ap_type/cnn.cpp:28]   --->   Operation 139 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %i_0 to i64" [cnn_ap_type/cnn.cpp:27]   --->   Operation 140 'zext' 'zext_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%conv_1_input_0_V_ad = getelementptr [28 x i14]* %conv_1_input_0_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 141 'getelementptr' 'conv_1_input_0_V_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%conv_1_input_1_V_ad = getelementptr [28 x i14]* %conv_1_input_1_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 142 'getelementptr' 'conv_1_input_1_V_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%conv_1_input_2_V_ad = getelementptr [28 x i14]* %conv_1_input_2_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 143 'getelementptr' 'conv_1_input_2_V_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%conv_1_input_3_V_ad = getelementptr [28 x i14]* %conv_1_input_3_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 144 'getelementptr' 'conv_1_input_3_V_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%conv_1_input_4_V_ad = getelementptr [28 x i14]* %conv_1_input_4_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 145 'getelementptr' 'conv_1_input_4_V_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%conv_1_input_5_V_ad = getelementptr [28 x i14]* %conv_1_input_5_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 146 'getelementptr' 'conv_1_input_5_V_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%conv_1_input_6_V_ad = getelementptr [28 x i14]* %conv_1_input_6_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 147 'getelementptr' 'conv_1_input_6_V_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%conv_1_input_7_V_ad = getelementptr [28 x i14]* %conv_1_input_7_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 148 'getelementptr' 'conv_1_input_7_V_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%conv_1_input_8_V_ad = getelementptr [28 x i14]* %conv_1_input_8_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 149 'getelementptr' 'conv_1_input_8_V_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%conv_1_input_9_V_ad = getelementptr [28 x i14]* %conv_1_input_9_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 150 'getelementptr' 'conv_1_input_9_V_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%conv_1_input_10_V_a = getelementptr [28 x i14]* %conv_1_input_10_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 151 'getelementptr' 'conv_1_input_10_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%conv_1_input_11_V_a = getelementptr [28 x i14]* %conv_1_input_11_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 152 'getelementptr' 'conv_1_input_11_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%conv_1_input_12_V_a = getelementptr [28 x i14]* %conv_1_input_12_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 153 'getelementptr' 'conv_1_input_12_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%conv_1_input_13_V_a = getelementptr [28 x i14]* %conv_1_input_13_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 154 'getelementptr' 'conv_1_input_13_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%conv_1_input_14_V_a = getelementptr [28 x i14]* %conv_1_input_14_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 155 'getelementptr' 'conv_1_input_14_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%conv_1_input_15_V_a = getelementptr [28 x i14]* %conv_1_input_15_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 156 'getelementptr' 'conv_1_input_15_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%conv_1_input_16_V_a = getelementptr [28 x i14]* %conv_1_input_16_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 157 'getelementptr' 'conv_1_input_16_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%conv_1_input_17_V_a = getelementptr [28 x i14]* %conv_1_input_17_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 158 'getelementptr' 'conv_1_input_17_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%conv_1_input_18_V_a = getelementptr [28 x i14]* %conv_1_input_18_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 159 'getelementptr' 'conv_1_input_18_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%conv_1_input_19_V_a = getelementptr [28 x i14]* %conv_1_input_19_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 160 'getelementptr' 'conv_1_input_19_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%conv_1_input_20_V_a = getelementptr [28 x i14]* %conv_1_input_20_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 161 'getelementptr' 'conv_1_input_20_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%conv_1_input_21_V_a = getelementptr [28 x i14]* %conv_1_input_21_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 162 'getelementptr' 'conv_1_input_21_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%conv_1_input_22_V_a = getelementptr [28 x i14]* %conv_1_input_22_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 163 'getelementptr' 'conv_1_input_22_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%conv_1_input_23_V_a = getelementptr [28 x i14]* %conv_1_input_23_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 164 'getelementptr' 'conv_1_input_23_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%conv_1_input_24_V_a = getelementptr [28 x i14]* %conv_1_input_24_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 165 'getelementptr' 'conv_1_input_24_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%conv_1_input_25_V_a = getelementptr [28 x i14]* %conv_1_input_25_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 166 'getelementptr' 'conv_1_input_25_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%conv_1_input_26_V_a = getelementptr [28 x i14]* %conv_1_input_26_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 167 'getelementptr' 'conv_1_input_26_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%conv_1_input_27_V_a = getelementptr [28 x i14]* %conv_1_input_27_V, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 168 'getelementptr' 'conv_1_input_27_V_a' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_type/cnn.cpp:25]   --->   Operation 169 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 170 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_1_out_V_addr, align 16" [cnn_ap_type/cnn.cpp:32]   --->   Operation 170 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 171 [1/1] (3.25ns)   --->   "store i14 0, i14* %max_pool_1_out_0_V_s, align 16" [cnn_ap_type/cnn.cpp:37]   --->   Operation 171 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 172 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_2_out_V_addr, align 16" [cnn_ap_type/cnn.cpp:42]   --->   Operation 172 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 173 [1/1] (3.25ns)   --->   "store i14 0, i14* %max_pool_2_out_V_add, align 16" [cnn_ap_type/cnn.cpp:47]   --->   Operation 173 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %1 ], [ %add_ln28, %ap_fixed_base.exit32 ]" [cnn_ap_type/cnn.cpp:28]   --->   Operation 174 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %1 ], [ %j_1, %ap_fixed_base.exit32 ]"   --->   Operation 175 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn_ap_type/cnn.cpp:25]   --->   Operation 176 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 177 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j_0, 1" [cnn_ap_type/cnn.cpp:25]   --->   Operation 178 'add' 'j_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.loopexit.loopexit, label %_ifconv" [cnn_ap_type/cnn.cpp:25]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i10 %ix_in_1 to i64" [cnn_ap_type/cnn.cpp:27]   --->   Operation 180 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27_1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 181 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 182 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_type/cnn.cpp:27]   --->   Operation 182 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 183 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.69>
ST_4 : Operation 184 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_type/cnn.cpp:27]   --->   Operation 184 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 185 [2/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_type/cnn.cpp:27]   --->   Operation 185 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 11.6>
ST_5 : Operation 186 [1/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_type/cnn.cpp:27]   --->   Operation 186 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [cnn_ap_type/cnn.cpp:27]   --->   Operation 187 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [cnn_ap_type/cnn.cpp:27]   --->   Operation 188 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 189 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 190 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [cnn_ap_type/cnn.cpp:27]   --->   Operation 191 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [cnn_ap_type/cnn.cpp:27]   --->   Operation 192 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 193 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%p_Result_30 = zext i53 %tmp to i54" [cnn_ap_type/cnn.cpp:27]   --->   Operation 194 'zext' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_30" [cnn_ap_type/cnn.cpp:27]   --->   Operation 195 'sub' 'man_V_1' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_29, i54 %man_V_1, i54 %p_Result_30" [cnn_ap_type/cnn.cpp:27]   --->   Operation 196 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [cnn_ap_type/cnn.cpp:27]   --->   Operation 197 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [cnn_ap_type/cnn.cpp:27]   --->   Operation 198 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 8" [cnn_ap_type/cnn.cpp:27]   --->   Operation 199 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -8, %F2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 200 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 8, %F2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 201 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [cnn_ap_type/cnn.cpp:27]   --->   Operation 202 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 8" [cnn_ap_type/cnn.cpp:27]   --->   Operation 203 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i14" [cnn_ap_type/cnn.cpp:27]   --->   Operation 204 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [cnn_ap_type/cnn.cpp:27]   --->   Operation 205 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 14" [cnn_ap_type/cnn.cpp:27]   --->   Operation 206 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%bitcast_ln696 = bitcast float %cnn_input_load to i32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 207 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 208 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%select_ln588 = select i1 %tmp_42, i14 -1, i14 0" [cnn_ap_type/cnn.cpp:27]   --->   Operation 209 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 210 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [cnn_ap_type/cnn.cpp:27]   --->   Operation 211 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%select_ln582 = select i1 %and_ln582, i14 %trunc_ln583, i14 0" [cnn_ap_type/cnn.cpp:27]   --->   Operation 212 'select' 'select_ln582' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [cnn_ap_type/cnn.cpp:27]   --->   Operation 213 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 214 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 215 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [cnn_ap_type/cnn.cpp:27]   --->   Operation 215 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 216 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [cnn_ap_type/cnn.cpp:27]   --->   Operation 217 'and' 'and_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585 = select i1 %and_ln585, i14 %select_ln588, i14 %select_ln582" [cnn_ap_type/cnn.cpp:27]   --->   Operation 218 'select' 'select_ln585' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [cnn_ap_type/cnn.cpp:27]   --->   Operation 219 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 220 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [cnn_ap_type/cnn.cpp:27]   --->   Operation 221 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.7>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 222 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [cnn_ap_type/cnn.cpp:27]   --->   Operation 223 'zext' 'zext_ln586' <Predicate = (!and_ln603)> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [cnn_ap_type/cnn.cpp:27]   --->   Operation 224 'ashr' 'ashr_ln586' <Predicate = (!and_ln603)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i14" [cnn_ap_type/cnn.cpp:27]   --->   Operation 225 'trunc' 'trunc_ln586' <Predicate = (!and_ln603)> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i14" [cnn_ap_type/cnn.cpp:27]   --->   Operation 226 'trunc' 'sext_ln581cast' <Predicate = (and_ln603)> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i14 %trunc_ln583, %sext_ln581cast" [cnn_ap_type/cnn.cpp:27]   --->   Operation 227 'shl' 'shl_ln604' <Predicate = (and_ln603)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [cnn_ap_type/cnn.cpp:27]   --->   Operation 228 'and' 'and_ln585_1' <Predicate = (!and_ln603)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln585_1 = select i1 %and_ln585_1, i14 %trunc_ln586, i14 %select_ln585" [cnn_ap_type/cnn.cpp:27]   --->   Operation 229 'select' 'select_ln585_1' <Predicate = (!and_ln603)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (3.77ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i14 %shl_ln604, i14 %select_ln585_1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 230 'select' 'select_ln603' <Predicate = true> <Delay = 3.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (1.42ns)   --->   "switch i5 %j_0, label %branch27 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
    i5 -8, label %branch24
    i5 -7, label %branch25
    i5 -6, label %branch26
  ]" [cnn_ap_type/cnn.cpp:27]   --->   Operation 231 'switch' <Predicate = true> <Delay = 1.42>
ST_6 : Operation 232 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_26_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 232 'store' <Predicate = (j_0 == 26)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 233 'br' <Predicate = (j_0 == 26)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_25_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 234 'store' <Predicate = (j_0 == 25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 235 'br' <Predicate = (j_0 == 25)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_24_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 236 'store' <Predicate = (j_0 == 24)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 237 'br' <Predicate = (j_0 == 24)> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_23_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 238 'store' <Predicate = (j_0 == 23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 239 'br' <Predicate = (j_0 == 23)> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_22_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 240 'store' <Predicate = (j_0 == 22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 241 'br' <Predicate = (j_0 == 22)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_21_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 242 'store' <Predicate = (j_0 == 21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 243 'br' <Predicate = (j_0 == 21)> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_20_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 244 'store' <Predicate = (j_0 == 20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 245 'br' <Predicate = (j_0 == 20)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_19_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 246 'store' <Predicate = (j_0 == 19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 247 'br' <Predicate = (j_0 == 19)> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_18_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 248 'store' <Predicate = (j_0 == 18)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 249 'br' <Predicate = (j_0 == 18)> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_17_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 250 'store' <Predicate = (j_0 == 17)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 251 'br' <Predicate = (j_0 == 17)> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_16_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 252 'store' <Predicate = (j_0 == 16)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 253 'br' <Predicate = (j_0 == 16)> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_15_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 254 'store' <Predicate = (j_0 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 255 'br' <Predicate = (j_0 == 15)> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_14_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 256 'store' <Predicate = (j_0 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 257 'br' <Predicate = (j_0 == 14)> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_13_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 258 'store' <Predicate = (j_0 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 259 'br' <Predicate = (j_0 == 13)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_12_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 260 'store' <Predicate = (j_0 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 261 'br' <Predicate = (j_0 == 12)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_11_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 262 'store' <Predicate = (j_0 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 263 'br' <Predicate = (j_0 == 11)> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_10_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 264 'store' <Predicate = (j_0 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 265 'br' <Predicate = (j_0 == 10)> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_9_V_ad, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 266 'store' <Predicate = (j_0 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 267 'br' <Predicate = (j_0 == 9)> <Delay = 0.00>
ST_6 : Operation 268 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_8_V_ad, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 268 'store' <Predicate = (j_0 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 269 'br' <Predicate = (j_0 == 8)> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_7_V_ad, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 270 'store' <Predicate = (j_0 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 271 'br' <Predicate = (j_0 == 7)> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_6_V_ad, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 272 'store' <Predicate = (j_0 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 273 'br' <Predicate = (j_0 == 6)> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_5_V_ad, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 274 'store' <Predicate = (j_0 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 275 'br' <Predicate = (j_0 == 5)> <Delay = 0.00>
ST_6 : Operation 276 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_4_V_ad, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 276 'store' <Predicate = (j_0 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 277 'br' <Predicate = (j_0 == 4)> <Delay = 0.00>
ST_6 : Operation 278 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_3_V_ad, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 278 'store' <Predicate = (j_0 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 279 'br' <Predicate = (j_0 == 3)> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_2_V_ad, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 280 'store' <Predicate = (j_0 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 281 'br' <Predicate = (j_0 == 2)> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_1_V_ad, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 282 'store' <Predicate = (j_0 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 283 'br' <Predicate = (j_0 == 1)> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_0_V_ad, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 284 'store' <Predicate = (j_0 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 285 'br' <Predicate = (j_0 == 0)> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (2.32ns)   --->   "store i14 %select_ln603, i14* %conv_1_input_27_V_a, align 2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 286 'store' <Predicate = (j_0 == 31) | (j_0 == 30) | (j_0 == 29) | (j_0 == 28) | (j_0 == 27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 287 'br' <Predicate = (j_0 == 31) | (j_0 == 30) | (j_0 == 29) | (j_0 == 28) | (j_0 == 27)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.73>
ST_7 : Operation 288 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %ix_in_1, 1" [cnn_ap_type/cnn.cpp:28]   --->   Operation 288 'add' 'add_ln28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 289 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_type/cnn.cpp:25]   --->   Operation 289 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 290 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([28 x i14]* %conv_1_input_0_V, [28 x i14]* %conv_1_input_1_V, [28 x i14]* %conv_1_input_2_V, [28 x i14]* %conv_1_input_3_V, [28 x i14]* %conv_1_input_4_V, [28 x i14]* %conv_1_input_5_V, [28 x i14]* %conv_1_input_6_V, [28 x i14]* %conv_1_input_7_V, [28 x i14]* %conv_1_input_8_V, [28 x i14]* %conv_1_input_9_V, [28 x i14]* %conv_1_input_10_V, [28 x i14]* %conv_1_input_11_V, [28 x i14]* %conv_1_input_12_V, [28 x i14]* %conv_1_input_13_V, [28 x i14]* %conv_1_input_14_V, [28 x i14]* %conv_1_input_15_V, [28 x i14]* %conv_1_input_16_V, [28 x i14]* %conv_1_input_17_V, [28 x i14]* %conv_1_input_18_V, [28 x i14]* %conv_1_input_19_V, [28 x i14]* %conv_1_input_20_V, [28 x i14]* %conv_1_input_21_V, [28 x i14]* %conv_1_input_22_V, [28 x i14]* %conv_1_input_23_V, [28 x i14]* %conv_1_input_24_V, [28 x i14]* %conv_1_input_25_V, [28 x i14]* %conv_1_input_26_V, [28 x i14]* %conv_1_input_27_V, [4056 x i14]* %conv_1_out_V) nounwind" [cnn_ap_type/cnn.cpp:33]   --->   Operation 290 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 291 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([28 x i14]* %conv_1_input_0_V, [28 x i14]* %conv_1_input_1_V, [28 x i14]* %conv_1_input_2_V, [28 x i14]* %conv_1_input_3_V, [28 x i14]* %conv_1_input_4_V, [28 x i14]* %conv_1_input_5_V, [28 x i14]* %conv_1_input_6_V, [28 x i14]* %conv_1_input_7_V, [28 x i14]* %conv_1_input_8_V, [28 x i14]* %conv_1_input_9_V, [28 x i14]* %conv_1_input_10_V, [28 x i14]* %conv_1_input_11_V, [28 x i14]* %conv_1_input_12_V, [28 x i14]* %conv_1_input_13_V, [28 x i14]* %conv_1_input_14_V, [28 x i14]* %conv_1_input_15_V, [28 x i14]* %conv_1_input_16_V, [28 x i14]* %conv_1_input_17_V, [28 x i14]* %conv_1_input_18_V, [28 x i14]* %conv_1_input_19_V, [28 x i14]* %conv_1_input_20_V, [28 x i14]* %conv_1_input_21_V, [28 x i14]* %conv_1_input_22_V, [28 x i14]* %conv_1_input_23_V, [28 x i14]* %conv_1_input_24_V, [28 x i14]* %conv_1_input_25_V, [28 x i14]* %conv_1_input_26_V, [28 x i14]* %conv_1_input_27_V, [4056 x i14]* %conv_1_out_V) nounwind" [cnn_ap_type/cnn.cpp:33]   --->   Operation 291 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 292 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x i14]* %conv_1_out_V, [169 x i14]* %max_pool_1_out_0_V, [169 x i14]* %max_pool_1_out_1_V, [169 x i14]* %max_pool_1_out_2_V, [169 x i14]* %max_pool_1_out_3_V, [169 x i14]* %max_pool_1_out_4_V, [169 x i14]* %max_pool_1_out_5_V) nounwind" [cnn_ap_type/cnn.cpp:38]   --->   Operation 292 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 293 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x i14]* %conv_1_out_V, [169 x i14]* %max_pool_1_out_0_V, [169 x i14]* %max_pool_1_out_1_V, [169 x i14]* %max_pool_1_out_2_V, [169 x i14]* %max_pool_1_out_3_V, [169 x i14]* %max_pool_1_out_4_V, [169 x i14]* %max_pool_1_out_5_V) nounwind" [cnn_ap_type/cnn.cpp:38]   --->   Operation 293 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 294 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([169 x i14]* %max_pool_1_out_0_V, [169 x i14]* %max_pool_1_out_1_V, [169 x i14]* %max_pool_1_out_2_V, [169 x i14]* %max_pool_1_out_3_V, [169 x i14]* %max_pool_1_out_4_V, [169 x i14]* %max_pool_1_out_5_V, [1936 x i14]* %conv_2_out_V) nounwind" [cnn_ap_type/cnn.cpp:43]   --->   Operation 294 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 7> <Delay = 0.00>
ST_13 : Operation 295 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([169 x i14]* %max_pool_1_out_0_V, [169 x i14]* %max_pool_1_out_1_V, [169 x i14]* %max_pool_1_out_2_V, [169 x i14]* %max_pool_1_out_3_V, [169 x i14]* %max_pool_1_out_4_V, [169 x i14]* %max_pool_1_out_5_V, [1936 x i14]* %conv_2_out_V) nounwind" [cnn_ap_type/cnn.cpp:43]   --->   Operation 295 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 8> <Delay = 0.00>
ST_14 : Operation 296 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind" [cnn_ap_type/cnn.cpp:48]   --->   Operation 296 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 9> <Delay = 2.32>
ST_15 : Operation 297 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind" [cnn_ap_type/cnn.cpp:48]   --->   Operation 297 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 298 [1/1] (0.00ns)   --->   "%flat_array_0_V_addr = getelementptr [8 x i14]* %flat_array_0_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:52]   --->   Operation 298 'getelementptr' 'flat_array_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 299 [1/1] (2.32ns)   --->   "store i14 0, i14* %flat_array_0_V_addr, align 16" [cnn_ap_type/cnn.cpp:52]   --->   Operation 299 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 16 <SV = 10> <Delay = 0.00>
ST_16 : Operation 300 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [8 x i14]* %flat_array_0_V, [8 x i14]* %flat_array_1_V, [8 x i14]* %flat_array_2_V, [8 x i14]* %flat_array_3_V, [8 x i14]* %flat_array_4_V, [8 x i14]* %flat_array_5_V, [8 x i14]* %flat_array_6_V, [8 x i14]* %flat_array_7_V, [8 x i14]* %flat_array_8_V, [8 x i14]* %flat_array_9_V, [8 x i14]* %flat_array_10_V, [8 x i14]* %flat_array_11_V, [8 x i14]* %flat_array_12_V, [8 x i14]* %flat_array_13_V, [8 x i14]* %flat_array_14_V, [8 x i14]* %flat_array_15_V, [8 x i14]* %flat_array_16_V, [8 x i14]* %flat_array_17_V, [8 x i14]* %flat_array_18_V, [8 x i14]* %flat_array_19_V, [8 x i14]* %flat_array_20_V, [8 x i14]* %flat_array_21_V, [8 x i14]* %flat_array_22_V, [8 x i14]* %flat_array_23_V, [8 x i14]* %flat_array_24_V, [8 x i14]* %flat_array_25_V, [8 x i14]* %flat_array_26_V, [8 x i14]* %flat_array_27_V, [8 x i14]* %flat_array_28_V, [8 x i14]* %flat_array_29_V, [8 x i14]* %flat_array_30_V, [8 x i14]* %flat_array_31_V, [8 x i14]* %flat_array_32_V, [8 x i14]* %flat_array_33_V, [8 x i14]* %flat_array_34_V, [8 x i14]* %flat_array_35_V, [8 x i14]* %flat_array_36_V, [8 x i14]* %flat_array_37_V, [8 x i14]* %flat_array_38_V, [8 x i14]* %flat_array_39_V, [8 x i14]* %flat_array_40_V, [8 x i14]* %flat_array_41_V, [8 x i14]* %flat_array_42_V, [8 x i14]* %flat_array_43_V, [8 x i14]* %flat_array_44_V, [8 x i14]* %flat_array_45_V, [8 x i14]* %flat_array_46_V, [8 x i14]* %flat_array_47_V, [8 x i14]* %flat_array_48_V, [8 x i14]* %flat_array_49_V) nounwind" [cnn_ap_type/cnn.cpp:53]   --->   Operation 300 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 11> <Delay = 0.00>
ST_17 : Operation 301 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [8 x i14]* %flat_array_0_V, [8 x i14]* %flat_array_1_V, [8 x i14]* %flat_array_2_V, [8 x i14]* %flat_array_3_V, [8 x i14]* %flat_array_4_V, [8 x i14]* %flat_array_5_V, [8 x i14]* %flat_array_6_V, [8 x i14]* %flat_array_7_V, [8 x i14]* %flat_array_8_V, [8 x i14]* %flat_array_9_V, [8 x i14]* %flat_array_10_V, [8 x i14]* %flat_array_11_V, [8 x i14]* %flat_array_12_V, [8 x i14]* %flat_array_13_V, [8 x i14]* %flat_array_14_V, [8 x i14]* %flat_array_15_V, [8 x i14]* %flat_array_16_V, [8 x i14]* %flat_array_17_V, [8 x i14]* %flat_array_18_V, [8 x i14]* %flat_array_19_V, [8 x i14]* %flat_array_20_V, [8 x i14]* %flat_array_21_V, [8 x i14]* %flat_array_22_V, [8 x i14]* %flat_array_23_V, [8 x i14]* %flat_array_24_V, [8 x i14]* %flat_array_25_V, [8 x i14]* %flat_array_26_V, [8 x i14]* %flat_array_27_V, [8 x i14]* %flat_array_28_V, [8 x i14]* %flat_array_29_V, [8 x i14]* %flat_array_30_V, [8 x i14]* %flat_array_31_V, [8 x i14]* %flat_array_32_V, [8 x i14]* %flat_array_33_V, [8 x i14]* %flat_array_34_V, [8 x i14]* %flat_array_35_V, [8 x i14]* %flat_array_36_V, [8 x i14]* %flat_array_37_V, [8 x i14]* %flat_array_38_V, [8 x i14]* %flat_array_39_V, [8 x i14]* %flat_array_40_V, [8 x i14]* %flat_array_41_V, [8 x i14]* %flat_array_42_V, [8 x i14]* %flat_array_43_V, [8 x i14]* %flat_array_44_V, [8 x i14]* %flat_array_45_V, [8 x i14]* %flat_array_46_V, [8 x i14]* %flat_array_47_V, [8 x i14]* %flat_array_48_V, [8 x i14]* %flat_array_49_V) nounwind" [cnn_ap_type/cnn.cpp:53]   --->   Operation 301 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 12> <Delay = 0.00>
ST_18 : Operation 302 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } @dense_1([8 x i14]* %flat_array_0_V, [8 x i14]* %flat_array_1_V, [8 x i14]* %flat_array_2_V, [8 x i14]* %flat_array_3_V, [8 x i14]* %flat_array_4_V, [8 x i14]* %flat_array_5_V, [8 x i14]* %flat_array_6_V, [8 x i14]* %flat_array_7_V, [8 x i14]* %flat_array_8_V, [8 x i14]* %flat_array_9_V, [8 x i14]* %flat_array_10_V, [8 x i14]* %flat_array_11_V, [8 x i14]* %flat_array_12_V, [8 x i14]* %flat_array_13_V, [8 x i14]* %flat_array_14_V, [8 x i14]* %flat_array_15_V, [8 x i14]* %flat_array_16_V, [8 x i14]* %flat_array_17_V, [8 x i14]* %flat_array_18_V, [8 x i14]* %flat_array_19_V, [8 x i14]* %flat_array_20_V, [8 x i14]* %flat_array_21_V, [8 x i14]* %flat_array_22_V, [8 x i14]* %flat_array_23_V, [8 x i14]* %flat_array_24_V, [8 x i14]* %flat_array_25_V, [8 x i14]* %flat_array_26_V, [8 x i14]* %flat_array_27_V, [8 x i14]* %flat_array_28_V, [8 x i14]* %flat_array_29_V, [8 x i14]* %flat_array_30_V, [8 x i14]* %flat_array_31_V, [8 x i14]* %flat_array_32_V, [8 x i14]* %flat_array_33_V, [8 x i14]* %flat_array_34_V, [8 x i14]* %flat_array_35_V, [8 x i14]* %flat_array_36_V, [8 x i14]* %flat_array_37_V, [8 x i14]* %flat_array_38_V, [8 x i14]* %flat_array_39_V, [8 x i14]* %flat_array_40_V, [8 x i14]* %flat_array_41_V, [8 x i14]* %flat_array_42_V, [8 x i14]* %flat_array_43_V, [8 x i14]* %flat_array_44_V, [8 x i14]* %flat_array_45_V, [8 x i14]* %flat_array_46_V, [8 x i14]* %flat_array_47_V, [8 x i14]* %flat_array_48_V, [8 x i14]* %flat_array_49_V) nounwind" [cnn_ap_type/cnn.cpp:58]   --->   Operation 302 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 13> <Delay = 2.32>
ST_19 : Operation 303 [1/2] (0.70ns)   --->   "%call_ret = call fastcc { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } @dense_1([8 x i14]* %flat_array_0_V, [8 x i14]* %flat_array_1_V, [8 x i14]* %flat_array_2_V, [8 x i14]* %flat_array_3_V, [8 x i14]* %flat_array_4_V, [8 x i14]* %flat_array_5_V, [8 x i14]* %flat_array_6_V, [8 x i14]* %flat_array_7_V, [8 x i14]* %flat_array_8_V, [8 x i14]* %flat_array_9_V, [8 x i14]* %flat_array_10_V, [8 x i14]* %flat_array_11_V, [8 x i14]* %flat_array_12_V, [8 x i14]* %flat_array_13_V, [8 x i14]* %flat_array_14_V, [8 x i14]* %flat_array_15_V, [8 x i14]* %flat_array_16_V, [8 x i14]* %flat_array_17_V, [8 x i14]* %flat_array_18_V, [8 x i14]* %flat_array_19_V, [8 x i14]* %flat_array_20_V, [8 x i14]* %flat_array_21_V, [8 x i14]* %flat_array_22_V, [8 x i14]* %flat_array_23_V, [8 x i14]* %flat_array_24_V, [8 x i14]* %flat_array_25_V, [8 x i14]* %flat_array_26_V, [8 x i14]* %flat_array_27_V, [8 x i14]* %flat_array_28_V, [8 x i14]* %flat_array_29_V, [8 x i14]* %flat_array_30_V, [8 x i14]* %flat_array_31_V, [8 x i14]* %flat_array_32_V, [8 x i14]* %flat_array_33_V, [8 x i14]* %flat_array_34_V, [8 x i14]* %flat_array_35_V, [8 x i14]* %flat_array_36_V, [8 x i14]* %flat_array_37_V, [8 x i14]* %flat_array_38_V, [8 x i14]* %flat_array_39_V, [8 x i14]* %flat_array_40_V, [8 x i14]* %flat_array_41_V, [8 x i14]* %flat_array_42_V, [8 x i14]* %flat_array_43_V, [8 x i14]* %flat_array_44_V, [8 x i14]* %flat_array_45_V, [8 x i14]* %flat_array_46_V, [8 x i14]* %flat_array_47_V, [8 x i14]* %flat_array_48_V, [8 x i14]* %flat_array_49_V) nounwind" [cnn_ap_type/cnn.cpp:58]   --->   Operation 303 'call' 'call_ret' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "%dense_1_out_0_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 0" [cnn_ap_type/cnn.cpp:58]   --->   Operation 304 'extractvalue' 'dense_1_out_0_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%dense_1_out_1_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 1" [cnn_ap_type/cnn.cpp:58]   --->   Operation 305 'extractvalue' 'dense_1_out_1_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 306 [1/1] (0.00ns)   --->   "%dense_1_out_2_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 2" [cnn_ap_type/cnn.cpp:58]   --->   Operation 306 'extractvalue' 'dense_1_out_2_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 307 [1/1] (0.00ns)   --->   "%dense_1_out_3_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 3" [cnn_ap_type/cnn.cpp:58]   --->   Operation 307 'extractvalue' 'dense_1_out_3_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 308 [1/1] (0.00ns)   --->   "%dense_1_out_4_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 4" [cnn_ap_type/cnn.cpp:58]   --->   Operation 308 'extractvalue' 'dense_1_out_4_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 309 [1/1] (0.00ns)   --->   "%dense_1_out_5_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 5" [cnn_ap_type/cnn.cpp:58]   --->   Operation 309 'extractvalue' 'dense_1_out_5_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 310 [1/1] (0.00ns)   --->   "%dense_1_out_6_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 6" [cnn_ap_type/cnn.cpp:58]   --->   Operation 310 'extractvalue' 'dense_1_out_6_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 311 [1/1] (0.00ns)   --->   "%dense_1_out_7_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 7" [cnn_ap_type/cnn.cpp:58]   --->   Operation 311 'extractvalue' 'dense_1_out_7_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 312 [1/1] (0.00ns)   --->   "%dense_1_out_8_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 8" [cnn_ap_type/cnn.cpp:58]   --->   Operation 312 'extractvalue' 'dense_1_out_8_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 313 [1/1] (0.00ns)   --->   "%dense_1_out_9_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 9" [cnn_ap_type/cnn.cpp:58]   --->   Operation 313 'extractvalue' 'dense_1_out_9_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 314 [1/1] (0.00ns)   --->   "%dense_1_out_10_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 10" [cnn_ap_type/cnn.cpp:58]   --->   Operation 314 'extractvalue' 'dense_1_out_10_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 315 [1/1] (0.00ns)   --->   "%dense_1_out_11_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 11" [cnn_ap_type/cnn.cpp:58]   --->   Operation 315 'extractvalue' 'dense_1_out_11_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 316 [1/1] (0.00ns)   --->   "%dense_1_out_12_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 12" [cnn_ap_type/cnn.cpp:58]   --->   Operation 316 'extractvalue' 'dense_1_out_12_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 317 [1/1] (0.00ns)   --->   "%dense_1_out_13_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 13" [cnn_ap_type/cnn.cpp:58]   --->   Operation 317 'extractvalue' 'dense_1_out_13_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 318 [1/1] (0.00ns)   --->   "%dense_1_out_14_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 14" [cnn_ap_type/cnn.cpp:58]   --->   Operation 318 'extractvalue' 'dense_1_out_14_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 319 [1/1] (0.00ns)   --->   "%dense_1_out_15_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 15" [cnn_ap_type/cnn.cpp:58]   --->   Operation 319 'extractvalue' 'dense_1_out_15_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 320 [1/1] (0.00ns)   --->   "%dense_1_out_16_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 16" [cnn_ap_type/cnn.cpp:58]   --->   Operation 320 'extractvalue' 'dense_1_out_16_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "%dense_1_out_17_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 17" [cnn_ap_type/cnn.cpp:58]   --->   Operation 321 'extractvalue' 'dense_1_out_17_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "%dense_1_out_18_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 18" [cnn_ap_type/cnn.cpp:58]   --->   Operation 322 'extractvalue' 'dense_1_out_18_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 323 [1/1] (0.00ns)   --->   "%dense_1_out_19_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 19" [cnn_ap_type/cnn.cpp:58]   --->   Operation 323 'extractvalue' 'dense_1_out_19_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 324 [1/1] (0.00ns)   --->   "%dense_1_out_20_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 20" [cnn_ap_type/cnn.cpp:58]   --->   Operation 324 'extractvalue' 'dense_1_out_20_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 325 [1/1] (0.00ns)   --->   "%dense_1_out_21_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 21" [cnn_ap_type/cnn.cpp:58]   --->   Operation 325 'extractvalue' 'dense_1_out_21_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 326 [1/1] (0.00ns)   --->   "%dense_1_out_22_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 22" [cnn_ap_type/cnn.cpp:58]   --->   Operation 326 'extractvalue' 'dense_1_out_22_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 327 [1/1] (0.00ns)   --->   "%dense_1_out_23_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 23" [cnn_ap_type/cnn.cpp:58]   --->   Operation 327 'extractvalue' 'dense_1_out_23_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 328 [1/1] (0.00ns)   --->   "%dense_1_out_24_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 24" [cnn_ap_type/cnn.cpp:58]   --->   Operation 328 'extractvalue' 'dense_1_out_24_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 329 [1/1] (0.00ns)   --->   "%dense_1_out_25_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 25" [cnn_ap_type/cnn.cpp:58]   --->   Operation 329 'extractvalue' 'dense_1_out_25_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 330 [1/1] (0.00ns)   --->   "%dense_1_out_26_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 26" [cnn_ap_type/cnn.cpp:58]   --->   Operation 330 'extractvalue' 'dense_1_out_26_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 331 [1/1] (0.00ns)   --->   "%dense_1_out_27_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 27" [cnn_ap_type/cnn.cpp:58]   --->   Operation 331 'extractvalue' 'dense_1_out_27_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 332 [1/1] (0.00ns)   --->   "%dense_1_out_28_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 28" [cnn_ap_type/cnn.cpp:58]   --->   Operation 332 'extractvalue' 'dense_1_out_28_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 333 [1/1] (0.00ns)   --->   "%dense_1_out_29_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 29" [cnn_ap_type/cnn.cpp:58]   --->   Operation 333 'extractvalue' 'dense_1_out_29_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 334 [1/1] (0.00ns)   --->   "%dense_1_out_30_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 30" [cnn_ap_type/cnn.cpp:58]   --->   Operation 334 'extractvalue' 'dense_1_out_30_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 335 [1/1] (0.00ns)   --->   "%dense_1_out_31_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 31" [cnn_ap_type/cnn.cpp:58]   --->   Operation 335 'extractvalue' 'dense_1_out_31_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 336 [1/1] (0.00ns)   --->   "%dense_1_out_32_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 32" [cnn_ap_type/cnn.cpp:58]   --->   Operation 336 'extractvalue' 'dense_1_out_32_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 337 [1/1] (0.00ns)   --->   "%dense_1_out_33_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 33" [cnn_ap_type/cnn.cpp:58]   --->   Operation 337 'extractvalue' 'dense_1_out_33_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 338 [1/1] (0.00ns)   --->   "%dense_1_out_34_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 34" [cnn_ap_type/cnn.cpp:58]   --->   Operation 338 'extractvalue' 'dense_1_out_34_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 339 [1/1] (0.00ns)   --->   "%dense_1_out_35_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 35" [cnn_ap_type/cnn.cpp:58]   --->   Operation 339 'extractvalue' 'dense_1_out_35_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 340 [1/1] (0.00ns)   --->   "%dense_1_out_36_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 36" [cnn_ap_type/cnn.cpp:58]   --->   Operation 340 'extractvalue' 'dense_1_out_36_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 341 [1/1] (0.00ns)   --->   "%dense_1_out_37_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 37" [cnn_ap_type/cnn.cpp:58]   --->   Operation 341 'extractvalue' 'dense_1_out_37_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 342 [1/1] (0.00ns)   --->   "%dense_1_out_38_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 38" [cnn_ap_type/cnn.cpp:58]   --->   Operation 342 'extractvalue' 'dense_1_out_38_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 343 [1/1] (0.00ns)   --->   "%dense_1_out_39_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 39" [cnn_ap_type/cnn.cpp:58]   --->   Operation 343 'extractvalue' 'dense_1_out_39_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 344 [1/1] (0.00ns)   --->   "%dense_1_out_40_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 40" [cnn_ap_type/cnn.cpp:58]   --->   Operation 344 'extractvalue' 'dense_1_out_40_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 345 [1/1] (0.00ns)   --->   "%dense_1_out_41_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 41" [cnn_ap_type/cnn.cpp:58]   --->   Operation 345 'extractvalue' 'dense_1_out_41_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 346 [1/1] (0.00ns)   --->   "%dense_1_out_42_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 42" [cnn_ap_type/cnn.cpp:58]   --->   Operation 346 'extractvalue' 'dense_1_out_42_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 347 [1/1] (0.00ns)   --->   "%dense_1_out_43_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 43" [cnn_ap_type/cnn.cpp:58]   --->   Operation 347 'extractvalue' 'dense_1_out_43_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 348 [1/1] (0.00ns)   --->   "%dense_1_out_44_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 44" [cnn_ap_type/cnn.cpp:58]   --->   Operation 348 'extractvalue' 'dense_1_out_44_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 349 [1/1] (0.00ns)   --->   "%dense_1_out_45_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 45" [cnn_ap_type/cnn.cpp:58]   --->   Operation 349 'extractvalue' 'dense_1_out_45_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 350 [1/1] (0.00ns)   --->   "%dense_1_out_46_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 46" [cnn_ap_type/cnn.cpp:58]   --->   Operation 350 'extractvalue' 'dense_1_out_46_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 351 [1/1] (0.00ns)   --->   "%dense_1_out_47_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 47" [cnn_ap_type/cnn.cpp:58]   --->   Operation 351 'extractvalue' 'dense_1_out_47_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 352 [1/1] (0.00ns)   --->   "%dense_1_out_48_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 48" [cnn_ap_type/cnn.cpp:58]   --->   Operation 352 'extractvalue' 'dense_1_out_48_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 353 [1/1] (0.00ns)   --->   "%dense_1_out_49_V = extractvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %call_ret, 49" [cnn_ap_type/cnn.cpp:58]   --->   Operation 353 'extractvalue' 'dense_1_out_49_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 354 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:62]   --->   Operation 354 'getelementptr' 'dense_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 355 [1/1] (2.32ns)   --->   "store i13 0, i13* %dense_2_out_V_addr, align 2" [cnn_ap_type/cnn.cpp:62]   --->   Operation 355 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_19 : Operation 356 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_type/dense_2.cpp:9->cnn_ap_type/cnn.cpp:63]   --->   Operation 356 'br' <Predicate = true> <Delay = 1.76>

State 20 <SV = 14> <Delay = 2.32>
ST_20 : Operation 357 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11 ], [ %i_1, %DENSE_LOOP_end ]"   --->   Operation 357 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 358 [1/1] (1.36ns)   --->   "%icmp_ln9 = icmp eq i5 %i_0_i, -2" [cnn_ap_type/dense_2.cpp:9->cnn_ap_type/cnn.cpp:63]   --->   Operation 358 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 359 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 359 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 360 [1/1] (1.78ns)   --->   "%i_1 = add i5 %i_0_i, 1" [cnn_ap_type/dense_2.cpp:9->cnn_ap_type/cnn.cpp:63]   --->   Operation 360 'add' 'i_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 361 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %dense_2.exit, label %DENSE_LOOP_begin" [cnn_ap_type/dense_2.cpp:9->cnn_ap_type/cnn.cpp:63]   --->   Operation 361 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 362 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str159) nounwind" [cnn_ap_type/dense_2.cpp:9->cnn_ap_type/cnn.cpp:63]   --->   Operation 362 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_20 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str159) nounwind" [cnn_ap_type/dense_2.cpp:9->cnn_ap_type/cnn.cpp:63]   --->   Operation 363 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_20 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %i_0_i to i64" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 364 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_20 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %i_0_i to i12" [cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63]   --->   Operation 365 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_20 : Operation 366 [1/1] (1.76ns)   --->   "br label %4" [cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63]   --->   Operation 366 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_20 : Operation 367 [1/1] (0.00ns)   --->   "%prediction_V_addr = getelementptr [10 x i14]* %prediction_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:66]   --->   Operation 367 'getelementptr' 'prediction_V_addr' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_20 : Operation 368 [1/1] (2.32ns)   --->   "store i14 0, i14* %prediction_V_addr, align 16" [cnn_ap_type/cnn.cpp:66]   --->   Operation 368 'store' <Predicate = (icmp_ln9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_20 : Operation 369 [1/1] (1.76ns)   --->   "br label %.preheader.i" [cnn_ap_type/dense_out.cpp:41->cnn_ap_type/cnn.cpp:67]   --->   Operation 369 'br' <Predicate = (icmp_ln9)> <Delay = 1.76>

State 21 <SV = 15> <Delay = 7.04>
ST_21 : Operation 370 [1/1] (0.00ns)   --->   "%p_Val2_18 = phi i14 [ 0, %DENSE_LOOP_begin ], [ %sum_V, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i ]"   --->   Operation 370 'phi' 'p_Val2_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 371 [1/1] (0.00ns)   --->   "%j_0_i = phi i6 [ 0, %DENSE_LOOP_begin ], [ %j, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i ]"   --->   Operation 371 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 372 [1/1] (1.42ns)   --->   "%icmp_ln13 = icmp eq i6 %j_0_i, -14" [cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63]   --->   Operation 372 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 373 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 373 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 374 [1/1] (1.82ns)   --->   "%j = add i6 %j_0_i, 1" [cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63]   --->   Operation 374 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 375 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %DENSE_LOOP_end, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63]   --->   Operation 375 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_199 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %j_0_i, i5 0)" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 376 'bitconcatenate' 'tmp_199' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i11 %tmp_199 to i12" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 377 'zext' 'zext_ln1117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_200 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %j_0_i, i1 false)" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 378 'bitconcatenate' 'tmp_200' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln1117_111 = zext i7 %tmp_200 to i12" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 379 'zext' 'zext_ln1117_111' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i12 %zext_ln1117, %zext_ln1117_111" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 380 'sub' 'sub_ln1117' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 381 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1117 = add i12 %sub_ln1117, %zext_ln13" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 381 'add' 'add_ln1117' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i12 %add_ln1117 to i64" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 382 'sext' 'sext_ln1117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 383 [1/1] (0.00ns)   --->   "%dense_2_weights_V_ad = getelementptr [1500 x i9]* @dense_2_weights_V, i64 0, i64 %sext_ln1117" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 383 'getelementptr' 'dense_2_weights_V_ad' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 384 [1/1] (3.17ns)   --->   "%tmp_13 = call i14 @_ssdm_op_Mux.ap_auto.50i14.i6(i14 %dense_1_out_0_V, i14 %dense_1_out_1_V, i14 %dense_1_out_2_V, i14 %dense_1_out_3_V, i14 %dense_1_out_4_V, i14 %dense_1_out_5_V, i14 %dense_1_out_6_V, i14 %dense_1_out_7_V, i14 %dense_1_out_8_V, i14 %dense_1_out_9_V, i14 %dense_1_out_10_V, i14 %dense_1_out_11_V, i14 %dense_1_out_12_V, i14 %dense_1_out_13_V, i14 %dense_1_out_14_V, i14 %dense_1_out_15_V, i14 %dense_1_out_16_V, i14 %dense_1_out_17_V, i14 %dense_1_out_18_V, i14 %dense_1_out_19_V, i14 %dense_1_out_20_V, i14 %dense_1_out_21_V, i14 %dense_1_out_22_V, i14 %dense_1_out_23_V, i14 %dense_1_out_24_V, i14 %dense_1_out_25_V, i14 %dense_1_out_26_V, i14 %dense_1_out_27_V, i14 %dense_1_out_28_V, i14 %dense_1_out_29_V, i14 %dense_1_out_30_V, i14 %dense_1_out_31_V, i14 %dense_1_out_32_V, i14 %dense_1_out_33_V, i14 %dense_1_out_34_V, i14 %dense_1_out_35_V, i14 %dense_1_out_36_V, i14 %dense_1_out_37_V, i14 %dense_1_out_38_V, i14 %dense_1_out_39_V, i14 %dense_1_out_40_V, i14 %dense_1_out_41_V, i14 %dense_1_out_42_V, i14 %dense_1_out_43_V, i14 %dense_1_out_44_V, i14 %dense_1_out_45_V, i14 %dense_1_out_46_V, i14 %dense_1_out_47_V, i14 %dense_1_out_48_V, i14 %dense_1_out_49_V, i6 %j_0_i) nounwind" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 384 'mux' 'tmp_13' <Predicate = (!icmp_ln13)> <Delay = 3.17> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 385 [2/2] (3.25ns)   --->   "%dense_2_weights_V_lo = load i9* %dense_2_weights_V_ad, align 2" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 385 'load' 'dense_2_weights_V_lo' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_21 : Operation 386 [1/1] (0.00ns)   --->   "%dense_2_bias_V_addr = getelementptr [30 x i9]* @dense_2_bias_V, i64 0, i64 %zext_ln14" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 386 'getelementptr' 'dense_2_bias_V_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 387 [2/2] (3.25ns)   --->   "%p_Val2_19 = load i9* %dense_2_bias_V_addr, align 2" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 387 'load' 'p_Val2_19' <Predicate = (icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 22 <SV = 16> <Delay = 9.63>
ST_22 : Operation 388 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2160) nounwind" [cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63]   --->   Operation 388 'specloopname' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i14 %tmp_13 to i22" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 389 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 390 [1/2] (3.25ns)   --->   "%dense_2_weights_V_lo = load i9* %dense_2_weights_V_ad, align 2" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 390 'load' 'dense_2_weights_V_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_22 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln1192_100 = sext i9 %dense_2_weights_V_lo to i22" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 391 'sext' 'sext_ln1192_100' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 392 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i22 %sext_ln1192_100, %sext_ln1192" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 392 'mul' 'mul_ln1192' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 393 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_18, i8 0)" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 393 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 394 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = add i22 %mul_ln1192, %lhs_V" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 394 'add' 'ret_V' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 395 [1/1] (0.00ns)   --->   "%sum_V = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V, i32 8, i32 21)" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 395 'partselect' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 396 [1/1] (0.00ns)   --->   "br label %4" [cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63]   --->   Operation 396 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 16> <Delay = 8.08>
ST_23 : Operation 397 [1/2] (3.25ns)   --->   "%p_Val2_19 = load i9* %dense_2_bias_V_addr, align 2" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 397 'load' 'p_Val2_19' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_23 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i9 %p_Val2_19 to i14" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 398 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i14 %p_Val2_18 to i13" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 399 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i9 %p_Val2_19 to i13" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 400 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 401 [1/1] (1.81ns)   --->   "%add_ln703 = add i14 %p_Val2_18, %sext_ln1265" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 401 'add' 'add_ln703' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 402 [1/1] (1.67ns)   --->   "%add_ln203 = add i13 %sext_ln703, %trunc_ln703" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 402 'add' 'add_ln203' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 403 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr_1 = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 %zext_ln14" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 403 'getelementptr' 'dense_2_out_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)" [cnn_ap_type/dense_2.cpp:19->cnn_ap_type/cnn.cpp:63]   --->   Operation 404 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 405 [1/1] (0.69ns)   --->   "%select_ln19 = select i1 %tmp_43, i13 0, i13 %add_ln203" [cnn_ap_type/dense_2.cpp:19->cnn_ap_type/cnn.cpp:63]   --->   Operation 405 'select' 'select_ln19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 406 [1/1] (2.32ns)   --->   "store i13 %select_ln19, i13* %dense_2_out_V_addr_1, align 2" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 406 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : Operation 407 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str159, i32 %tmp_i) nounwind" [cnn_ap_type/dense_2.cpp:22->cnn_ap_type/cnn.cpp:63]   --->   Operation 407 'specregionend' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 408 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_type/dense_2.cpp:9->cnn_ap_type/cnn.cpp:63]   --->   Operation 408 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 15> <Delay = 1.76>
ST_24 : Operation 409 [1/1] (0.00ns)   --->   "%d_0_i = phi i4 [ %d, %Dense_Loop_end ], [ 0, %dense_2.exit ]"   --->   Operation 409 'phi' 'd_0_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 410 [1/1] (1.30ns)   --->   "%icmp_ln41 = icmp eq i4 %d_0_i, -6" [cnn_ap_type/dense_out.cpp:41->cnn_ap_type/cnn.cpp:67]   --->   Operation 410 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 411 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 411 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 412 [1/1] (1.73ns)   --->   "%d = add i4 %d_0_i, 1" [cnn_ap_type/dense_out.cpp:41->cnn_ap_type/cnn.cpp:67]   --->   Operation 412 'add' 'd' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 413 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %dense_out.exit, label %Dense_Loop_begin" [cnn_ap_type/dense_out.cpp:41->cnn_ap_type/cnn.cpp:67]   --->   Operation 413 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 414 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str417) nounwind" [cnn_ap_type/dense_out.cpp:42->cnn_ap_type/cnn.cpp:67]   --->   Operation 414 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str417) nounwind" [cnn_ap_type/dense_out.cpp:42->cnn_ap_type/cnn.cpp:67]   --->   Operation 415 'specregionbegin' 'tmp_i1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i4 %d_0_i to i64" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 416 'zext' 'zext_ln48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i4 %d_0_i to i9" [cnn_ap_type/dense_out.cpp:46->cnn_ap_type/cnn.cpp:67]   --->   Operation 417 'zext' 'zext_ln46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 418 [1/1] (1.76ns)   --->   "br label %5" [cnn_ap_type/dense_out.cpp:46->cnn_ap_type/cnn.cpp:67]   --->   Operation 418 'br' <Predicate = (!icmp_ln41)> <Delay = 1.76>
ST_24 : Operation 419 [2/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x i14]* %dense_array_V, [10 x i14]* %prediction_V) nounwind" [cnn_ap_type/dense_out.cpp:54->cnn_ap_type/cnn.cpp:67]   --->   Operation 419 'call' <Predicate = (icmp_ln41)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 16> <Delay = 6.95>
ST_25 : Operation 420 [1/1] (0.00ns)   --->   "%p_Val2_23 = phi i14 [ 0, %Dense_Loop_begin ], [ %w_sum_V, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i207 ]"   --->   Operation 420 'phi' 'p_Val2_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 421 [1/1] (0.00ns)   --->   "%f_0_i = phi i5 [ 0, %Dense_Loop_begin ], [ %f, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i207 ]"   --->   Operation 421 'phi' 'f_0_i' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 422 [1/1] (1.36ns)   --->   "%icmp_ln46 = icmp eq i5 %f_0_i, -2" [cnn_ap_type/dense_out.cpp:46->cnn_ap_type/cnn.cpp:67]   --->   Operation 422 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 423 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 423 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 424 [1/1] (1.78ns)   --->   "%f = add i5 %f_0_i, 1" [cnn_ap_type/dense_out.cpp:46->cnn_ap_type/cnn.cpp:67]   --->   Operation 424 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 425 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %Dense_Loop_end, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i207" [cnn_ap_type/dense_out.cpp:46->cnn_ap_type/cnn.cpp:67]   --->   Operation 425 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i5 %f_0_i to i64" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 426 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_25 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_201 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %f_0_i, i3 0)" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 427 'bitconcatenate' 'tmp_201' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_25 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i8 %tmp_201 to i9" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 428 'zext' 'zext_ln1116' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_25 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_202 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %f_0_i, i1 false)" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 429 'bitconcatenate' 'tmp_202' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_25 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln1116_56 = zext i6 %tmp_202 to i9" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 430 'zext' 'zext_ln1116_56' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_25 : Operation 431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116 = add i9 %zext_ln1116_56, %zext_ln1116" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 431 'add' 'add_ln1116' <Predicate = (!icmp_ln46)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 432 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_5 = add i9 %add_ln1116, %zext_ln46" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 432 'add' 'add_ln1116_5' <Predicate = (!icmp_ln46)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln1116_57 = zext i9 %add_ln1116_5 to i64" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 433 'zext' 'zext_ln1116_57' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_25 : Operation 434 [1/1] (0.00ns)   --->   "%dense_out_weights_V_s = getelementptr [300 x i9]* @dense_out_weights_V, i64 0, i64 %zext_ln1116_57" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 434 'getelementptr' 'dense_out_weights_V_s' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_25 : Operation 435 [2/2] (3.25ns)   --->   "%dense_out_weights_V_1 = load i9* %dense_out_weights_V_s, align 2" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 435 'load' 'dense_out_weights_V_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_25 : Operation 436 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr_2 = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 %zext_ln48_1" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 436 'getelementptr' 'dense_2_out_V_addr_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_25 : Operation 437 [2/2] (2.32ns)   --->   "%dense_2_out_V_load = load i13* %dense_2_out_V_addr_2, align 2" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 437 'load' 'dense_2_out_V_load' <Predicate = (!icmp_ln46)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 438 [1/1] (0.00ns)   --->   "%dense_out_bias_V_add = getelementptr [10 x i8]* @dense_out_bias_V, i64 0, i64 %zext_ln48" [cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67]   --->   Operation 438 'getelementptr' 'dense_out_bias_V_add' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_25 : Operation 439 [2/2] (3.25ns)   --->   "%p_Val2_25 = load i8* %dense_out_bias_V_add, align 1" [cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67]   --->   Operation 439 'load' 'p_Val2_25' <Predicate = (icmp_ln46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 26 <SV = 17> <Delay = 9.63>
ST_26 : Operation 440 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str518) nounwind" [cnn_ap_type/dense_out.cpp:47->cnn_ap_type/cnn.cpp:67]   --->   Operation 440 'specloopname' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 441 [1/2] (3.25ns)   --->   "%dense_out_weights_V_1 = load i9* %dense_out_weights_V_s, align 2" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 441 'load' 'dense_out_weights_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_26 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln1192_101 = sext i9 %dense_out_weights_V_1 to i22" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 442 'sext' 'sext_ln1192_101' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 443 [1/2] (2.32ns)   --->   "%dense_2_out_V_load = load i13* %dense_2_out_V_addr_2, align 2" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 443 'load' 'dense_2_out_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i13 %dense_2_out_V_load to i22" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 444 'zext' 'zext_ln1192' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 445 [1/1] (3.36ns) (grouped into DSP with root node ret_V_3)   --->   "%mul_ln1192_50 = mul i22 %zext_ln1192, %sext_ln1192_101" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 445 'mul' 'mul_ln1192_50' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 446 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_23, i8 0)" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 446 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 447 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_3 = add i22 %mul_ln1192_50, %lhs_V_1" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 447 'add' 'ret_V_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 448 [1/1] (0.00ns)   --->   "%w_sum_V = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_3, i32 8, i32 21)" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 448 'partselect' 'w_sum_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 449 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/dense_out.cpp:46->cnn_ap_type/cnn.cpp:67]   --->   Operation 449 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 17> <Delay = 7.38>
ST_27 : Operation 450 [1/2] (3.25ns)   --->   "%p_Val2_25 = load i8* %dense_out_bias_V_add, align 1" [cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67]   --->   Operation 450 'load' 'p_Val2_25' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_27 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln1265_1 = sext i8 %p_Val2_25 to i14" [cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67]   --->   Operation 451 'sext' 'sext_ln1265_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 452 [1/1] (1.81ns)   --->   "%add_ln703_6 = add i14 %sext_ln1265_1, %p_Val2_23" [cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67]   --->   Operation 452 'add' 'add_ln703_6' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 453 [1/1] (0.00ns)   --->   "%dense_array_V_addr = getelementptr [10 x i14]* %dense_array_V, i64 0, i64 %zext_ln48" [cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67]   --->   Operation 453 'getelementptr' 'dense_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 454 [1/1] (2.32ns)   --->   "store i14 %add_ln703_6, i14* %dense_array_V_addr, align 2" [cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67]   --->   Operation 454 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 455 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str417, i32 %tmp_i1) nounwind" [cnn_ap_type/dense_out.cpp:52->cnn_ap_type/cnn.cpp:67]   --->   Operation 455 'specregionend' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 456 [1/1] (0.00ns)   --->   "br label %.preheader.i" [cnn_ap_type/dense_out.cpp:41->cnn_ap_type/cnn.cpp:67]   --->   Operation 456 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 16> <Delay = 1.76>
ST_28 : Operation 457 [1/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x i14]* %dense_array_V, [10 x i14]* %prediction_V) nounwind" [cnn_ap_type/dense_out.cpp:54->cnn_ap_type/cnn.cpp:67]   --->   Operation 457 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 458 [1/1] (1.76ns)   --->   "br label %6" [cnn_ap_type/cnn.cpp:69]   --->   Operation 458 'br' <Predicate = true> <Delay = 1.76>

State 29 <SV = 17> <Delay = 2.32>
ST_29 : Operation 459 [1/1] (0.00ns)   --->   "%i24_0 = phi i4 [ 0, %dense_out.exit ], [ %i_2, %_ifconv24 ]"   --->   Operation 459 'phi' 'i24_0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 460 [1/1] (1.30ns)   --->   "%icmp_ln69 = icmp eq i4 %i24_0, -6" [cnn_ap_type/cnn.cpp:69]   --->   Operation 460 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 461 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 461 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 462 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i24_0, 1" [cnn_ap_type/cnn.cpp:69]   --->   Operation 462 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 463 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %7, label %_ifconv24" [cnn_ap_type/cnn.cpp:69]   --->   Operation 463 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i4 %i24_0 to i64" [cnn_ap_type/cnn.cpp:70]   --->   Operation 464 'zext' 'zext_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_29 : Operation 465 [1/1] (0.00ns)   --->   "%prediction_V_addr_1 = getelementptr [10 x i14]* %prediction_V, i64 0, i64 %zext_ln70" [cnn_ap_type/cnn.cpp:70]   --->   Operation 465 'getelementptr' 'prediction_V_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_29 : Operation 466 [2/2] (2.32ns)   --->   "%tmp_V_7 = load i14* %prediction_V_addr_1, align 2" [cnn_ap_type/cnn.cpp:70]   --->   Operation 466 'load' 'tmp_V_7' <Predicate = (!icmp_ln69)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_29 : Operation 467 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_type/cnn.cpp:72]   --->   Operation 467 'ret' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 30 <SV = 18> <Delay = 16.7>
ST_30 : Operation 468 [1/2] (2.32ns)   --->   "%tmp_V_7 = load i14* %prediction_V_addr_1, align 2" [cnn_ap_type/cnn.cpp:70]   --->   Operation 468 'load' 'tmp_V_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_30 : Operation 469 [1/1] (2.20ns)   --->   "%icmp_ln935 = icmp eq i14 %tmp_V_7, 0" [cnn_ap_type/cnn.cpp:70]   --->   Operation 469 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 470 [1/1] (0.00ns)   --->   "%p_Result_31 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_7, i32 13)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 470 'bitselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 471 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_7" [cnn_ap_type/cnn.cpp:70]   --->   Operation 471 'sub' 'tmp_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 472 [1/1] (0.70ns)   --->   "%tmp_V_8 = select i1 %p_Result_31, i14 %tmp_V, i14 %tmp_V_7" [cnn_ap_type/cnn.cpp:70]   --->   Operation 472 'select' 'tmp_V_8' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 473 [1/1] (0.00ns)   --->   "%p_Result_13 = call i14 @llvm.part.select.i14(i14 %tmp_V_8, i32 13, i32 0) nounwind" [cnn_ap_type/cnn.cpp:70]   --->   Operation 473 'partselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 474 [1/1] (0.00ns)   --->   "%p_Result_32 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_13)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 474 'bitconcatenate' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 475 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_32, i1 true) nounwind" [cnn_ap_type/cnn.cpp:70]   --->   Operation 475 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 476 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 14, %l" [cnn_ap_type/cnn.cpp:70]   --->   Operation 476 'sub' 'sub_ln944' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i14" [cnn_ap_type/cnn.cpp:70]   --->   Operation 477 'trunc' 'trunc_ln944' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 478 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [cnn_ap_type/cnn.cpp:70]   --->   Operation 478 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_45 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 479 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 480 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_45, 0" [cnn_ap_type/cnn.cpp:70]   --->   Operation 480 'icmp' 'icmp_ln947' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i4" [cnn_ap_type/cnn.cpp:70]   --->   Operation 481 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 482 [1/1] (1.73ns)   --->   "%sub_ln947 = sub i4 7, %trunc_ln947" [cnn_ap_type/cnn.cpp:70]   --->   Operation 482 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i4 %sub_ln947 to i14" [cnn_ap_type/cnn.cpp:70]   --->   Operation 483 'zext' 'zext_ln947' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i14 -1, %zext_ln947" [cnn_ap_type/cnn.cpp:70]   --->   Operation 484 'lshr' 'lshr_ln947' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_s = and i14 %tmp_V_8, %lshr_ln947" [cnn_ap_type/cnn.cpp:70]   --->   Operation 485 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 486 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i14 %p_Result_s, 0" [cnn_ap_type/cnn.cpp:70]   --->   Operation 486 'icmp' 'icmp_ln947_1' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [cnn_ap_type/cnn.cpp:70]   --->   Operation 487 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 488 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_46, true" [cnn_ap_type/cnn.cpp:70]   --->   Operation 489 'xor' 'xor_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 490 [1/1] (1.81ns)   --->   "%add_ln949 = add i14 -24, %trunc_ln944" [cnn_ap_type/cnn.cpp:70]   --->   Operation 490 'add' 'add_ln949' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_8, i14 %add_ln949)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 491 'bitselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_27, %xor_ln949" [cnn_ap_type/cnn.cpp:70]   --->   Operation 492 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [cnn_ap_type/cnn.cpp:70]   --->   Operation 493 'or' 'or_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 494 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 494 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_30 : Operation 495 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [cnn_ap_type/cnn.cpp:70]   --->   Operation 495 'icmp' 'icmp_ln958' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [cnn_ap_type/cnn.cpp:70]   --->   Operation 496 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 31 <SV = 19> <Delay = 14.9>
ST_31 : Operation 497 [1/1] (0.00ns)   --->   "%m = zext i14 %tmp_V_8 to i32" [cnn_ap_type/cnn.cpp:70]   --->   Operation 497 'zext' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_31 : Operation 498 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [cnn_ap_type/cnn.cpp:70]   --->   Operation 498 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%lshr_ln958 = lshr i32 %m, %add_ln958" [cnn_ap_type/cnn.cpp:70]   --->   Operation 499 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 500 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [cnn_ap_type/cnn.cpp:70]   --->   Operation 500 'sub' 'sub_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%shl_ln958 = shl i32 %m, %sub_ln958" [cnn_ap_type/cnn.cpp:70]   --->   Operation 501 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m_7 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [cnn_ap_type/cnn.cpp:70]   --->   Operation 502 'select' 'm_7' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 503 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_8 = add i32 %m_7, %or_ln" [cnn_ap_type/cnn.cpp:70]   --->   Operation 503 'add' 'm_8' <Predicate = (!icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 504 [1/1] (0.00ns)   --->   "%m_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_8, i32 1, i32 31)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 504 'partselect' 'm_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_31 : Operation 505 [1/1] (0.00ns)   --->   "%m_11 = zext i31 %m_s to i32" [cnn_ap_type/cnn.cpp:70]   --->   Operation 505 'zext' 'm_11' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_31 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_8, i32 25)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 506 'bitselect' 'tmp_47' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_31 : Operation 507 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_47, i8 127, i8 126" [cnn_ap_type/cnn.cpp:70]   --->   Operation 507 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 508 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 6, %trunc_ln943" [cnn_ap_type/cnn.cpp:70]   --->   Operation 508 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 509 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [cnn_ap_type/cnn.cpp:70]   --->   Operation 509 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_31, i8 %add_ln964)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 510 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_31 : Operation 511 [1/1] (0.00ns)   --->   "%p_Result_33 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_11, i9 %tmp_s, i32 23, i32 31)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 511 'partset' 'p_Result_33' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_31 : Operation 512 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_33 to float" [cnn_ap_type/cnn.cpp:70]   --->   Operation 512 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_31 : Operation 513 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [cnn_ap_type/cnn.cpp:70]   --->   Operation 513 'select' 'select_ln935' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 514 [1/1] (0.00ns)   --->   "%prediction_output_ad = getelementptr [10 x float]* %prediction_output, i64 0, i64 %zext_ln70" [cnn_ap_type/cnn.cpp:70]   --->   Operation 514 'getelementptr' 'prediction_output_ad' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 515 [1/1] (2.32ns)   --->   "store float %select_ln935, float* %prediction_output_ad, align 4" [cnn_ap_type/cnn.cpp:70]   --->   Operation 515 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_31 : Operation 516 [1/1] (0.00ns)   --->   "br label %6" [cnn_ap_type/cnn.cpp:69]   --->   Operation 516 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ix_in') with incoming values : ('ix_in', cnn_ap_type/cnn.cpp:28) [169]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln32', cnn_ap_type/cnn.cpp:32) of constant 0 on array 'conv_1_out.V', cnn_ap_type/cnn.cpp:32 [354]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('ix_in_1', cnn_ap_type/cnn.cpp:28) with incoming values : ('ix_in', cnn_ap_type/cnn.cpp:28) ('add_ln28', cnn_ap_type/cnn.cpp:28) [208]  (0 ns)
	'getelementptr' operation ('cnn_input_addr', cnn_ap_type/cnn.cpp:27) [216]  (0 ns)
	'load' operation ('v', cnn_ap_type/cnn.cpp:27) on array 'cnn_input' [217]  (3.25 ns)

 <State 4>: 7.69ns
The critical path consists of the following:
	'load' operation ('v', cnn_ap_type/cnn.cpp:27) on array 'cnn_input' [217]  (3.25 ns)
	'fpext' operation ('d', cnn_ap_type/cnn.cpp:27) [218]  (4.44 ns)

 <State 5>: 11.7ns
The critical path consists of the following:
	'fpext' operation ('d', cnn_ap_type/cnn.cpp:27) [218]  (4.44 ns)
	'sub' operation ('F2', cnn_ap_type/cnn.cpp:27) [230]  (1.55 ns)
	'icmp' operation ('icmp_ln581', cnn_ap_type/cnn.cpp:27) [231]  (1.99 ns)
	'select' operation ('sh_amt', cnn_ap_type/cnn.cpp:27) [234]  (0.697 ns)
	'icmp' operation ('icmp_ln585', cnn_ap_type/cnn.cpp:27) [238]  (1.99 ns)
	'xor' operation ('xor_ln585', cnn_ap_type/cnn.cpp:27) [254]  (0 ns)
	'and' operation ('and_ln585', cnn_ap_type/cnn.cpp:27) [255]  (0 ns)
	'select' operation ('select_ln585', cnn_ap_type/cnn.cpp:27) [256]  (0.993 ns)

 <State 6>: 10.7ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln586', cnn_ap_type/cnn.cpp:27) [241]  (0 ns)
	'select' operation ('select_ln585_1', cnn_ap_type/cnn.cpp:27) [258]  (4.61 ns)
	'select' operation ('select_ln603', cnn_ap_type/cnn.cpp:27) [262]  (3.78 ns)
	'store' operation ('store_ln27', cnn_ap_type/cnn.cpp:27) of variable 'select_ln603', cnn_ap_type/cnn.cpp:27 on array 'conv_1_input[26].V', cnn_ap_type/cnn.cpp:19 [265]  (2.32 ns)

 <State 7>: 1.73ns
The critical path consists of the following:
	'add' operation ('add_ln28', cnn_ap_type/cnn.cpp:28) [349]  (1.73 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('flat_array_0_V_addr', cnn_ap_type/cnn.cpp:52) [362]  (0 ns)
	'store' operation ('store_ln52', cnn_ap_type/cnn.cpp:52) of constant 0 on array 'flat_array[0].V', cnn_ap_type/cnn.cpp:52 [363]  (2.32 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('dense_2_out_V_addr', cnn_ap_type/cnn.cpp:62) [416]  (0 ns)
	'store' operation ('store_ln62', cnn_ap_type/cnn.cpp:62) of constant 0 on array 'dense_2_out.V', cnn_ap_type/cnn.cpp:62 [417]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('prediction_V_addr', cnn_ap_type/cnn.cpp:66) [472]  (0 ns)
	'store' operation ('store_ln66', cnn_ap_type/cnn.cpp:66) of constant 0 on array 'prediction.V', cnn_ap_type/cnn.cpp:66 [473]  (2.32 ns)

 <State 21>: 7.04ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63) [433]  (0 ns)
	'sub' operation ('sub_ln1117', cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63) [444]  (0 ns)
	'add' operation ('add_ln1117', cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63) [445]  (3.79 ns)
	'getelementptr' operation ('dense_2_weights_V_ad', cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63) [447]  (0 ns)
	'load' operation ('dense_2_weights_V_lo', cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63) on array 'dense_2_weights_V' [450]  (3.25 ns)

 <State 22>: 9.63ns
The critical path consists of the following:
	'load' operation ('dense_2_weights_V_lo', cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63) on array 'dense_2_weights_V' [450]  (3.25 ns)
	'mul' operation of DSP[454] ('mul_ln1192', cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63) [452]  (3.36 ns)
	'add' operation of DSP[454] ('ret.V', cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63) [454]  (3.02 ns)

 <State 23>: 8.09ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63) on array 'dense_2_bias_V' [459]  (3.25 ns)
	'add' operation ('add_ln703', cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63) [463]  (1.81 ns)
	'select' operation ('select_ln19', cnn_ap_type/dense_2.cpp:19->cnn_ap_type/cnn.cpp:63) [467]  (0.7 ns)
	'store' operation ('store_ln17', cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63) of variable 'select_ln19', cnn_ap_type/dense_2.cpp:19->cnn_ap_type/cnn.cpp:63 on array 'dense_2_out.V', cnn_ap_type/cnn.cpp:62 [468]  (2.32 ns)

 <State 24>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('w_sum.V') with incoming values : ('w_sum.V', cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67) [488]  (1.77 ns)

 <State 25>: 6.95ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', cnn_ap_type/dense_out.cpp:46->cnn_ap_type/cnn.cpp:67) [489]  (0 ns)
	'add' operation ('add_ln1116', cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67) [501]  (0 ns)
	'add' operation ('add_ln1116_5', cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67) [502]  (3.7 ns)
	'getelementptr' operation ('dense_out_weights_V_s', cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67) [504]  (0 ns)
	'load' operation ('dense_out_weights_V_1', cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67) on array 'dense_out_weights_V' [505]  (3.25 ns)

 <State 26>: 9.63ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_V_1', cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67) on array 'dense_out_weights_V' [505]  (3.25 ns)
	'mul' operation of DSP[512] ('mul_ln1192_50', cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67) [510]  (3.36 ns)
	'add' operation of DSP[512] ('ret.V', cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67) [512]  (3.02 ns)

 <State 27>: 7.39ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67) on array 'dense_out_bias_V' [517]  (3.25 ns)
	'add' operation ('add_ln703_6', cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67) [519]  (1.81 ns)
	'store' operation ('store_ln51', cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67) of variable 'add_ln703_6', cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67 on array 'dense_array.V', cnn_ap_type/dense_out.cpp:38->cnn_ap_type/cnn.cpp:67 [521]  (2.32 ns)

 <State 28>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', cnn_ap_type/cnn.cpp:69) [528]  (1.77 ns)

 <State 29>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn_ap_type/cnn.cpp:69) [528]  (0 ns)
	'getelementptr' operation ('prediction_V_addr_1', cnn_ap_type/cnn.cpp:70) [535]  (0 ns)
	'load' operation ('tmp.V', cnn_ap_type/cnn.cpp:70) on array 'prediction.V', cnn_ap_type/cnn.cpp:66 [536]  (2.32 ns)

 <State 30>: 16.8ns
The critical path consists of the following:
	'load' operation ('tmp.V', cnn_ap_type/cnn.cpp:70) on array 'prediction.V', cnn_ap_type/cnn.cpp:66 [536]  (2.32 ns)
	'sub' operation ('tmp.V', cnn_ap_type/cnn.cpp:70) [539]  (1.81 ns)
	'select' operation ('tmp.V', cnn_ap_type/cnn.cpp:70) [540]  (0.702 ns)
	'cttz' operation ('l', cnn_ap_type/cnn.cpp:70) [543]  (3.4 ns)
	'sub' operation ('sub_ln944', cnn_ap_type/cnn.cpp:70) [544]  (2.55 ns)
	'add' operation ('lsb_index', cnn_ap_type/cnn.cpp:70) [546]  (2.55 ns)
	'icmp' operation ('icmp_ln947', cnn_ap_type/cnn.cpp:70) [548]  (2.47 ns)
	'and' operation ('a', cnn_ap_type/cnn.cpp:70) [555]  (0 ns)
	'or' operation ('or_ln949', cnn_ap_type/cnn.cpp:70) [561]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 31>: 14.9ns
The critical path consists of the following:
	'add' operation ('add_ln958', cnn_ap_type/cnn.cpp:70) [565]  (2.55 ns)
	'lshr' operation ('lshr_ln958', cnn_ap_type/cnn.cpp:70) [566]  (0 ns)
	'select' operation ('m', cnn_ap_type/cnn.cpp:70) [569]  (0 ns)
	'add' operation ('m', cnn_ap_type/cnn.cpp:70) [570]  (4.42 ns)
	'select' operation ('select_ln964', cnn_ap_type/cnn.cpp:70) [574]  (1.25 ns)
	'add' operation ('add_ln964', cnn_ap_type/cnn.cpp:70) [577]  (3.67 ns)
	'select' operation ('select_ln935', cnn_ap_type/cnn.cpp:70) [581]  (0.698 ns)
	'store' operation ('store_ln70', cnn_ap_type/cnn.cpp:70) of variable 'select_ln935', cnn_ap_type/cnn.cpp:70 on array 'prediction_output' [583]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
