// Seed: 1638267978
module module_0;
  assign id_1 = 1;
  assign id_1 = 1 - 1;
  assign id_1 = id_1;
endmodule
module module_1 (
    input wire id_0
    , id_3,
    input tri0 id_1
);
  assign id_3[1] = id_0;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4, id_5;
  module_0();
  assign id_4 = 1;
  id_6(
      .id_0(id_3 - 1 || ""), .id_1(id_2), .id_2(1), .id_3(id_4), .id_4(1), .id_5(1'h0 * id_3)
  );
endmodule
