Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Aug 31 14:36:24 2023
| Host         : adil-ms7c80 running 64-bit Manjaro Linux
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 84
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 84         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on i2c_scl_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on i2c_sda_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[10] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[11] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[12] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[13] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[4] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[5] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[6] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[7] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[8] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on shield_dp0_dp13_tri_io[9] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[10] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[11] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[12] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[13] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[14] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[15] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[4] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[5] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[6] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[7] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[8] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on shield_dp26_dp41_tri_io[9] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on spi_io0_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on spi_io1_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on i2c_scl_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on i2c_sda_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on rgb_led_tri_o[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on rgb_led_tri_o[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on rgb_led_tri_o[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on rgb_led_tri_o[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on rgb_led_tri_o[4] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on rgb_led_tri_o[5] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on shield_dp0_dp13_tri_io[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on shield_dp0_dp13_tri_io[10] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on shield_dp0_dp13_tri_io[11] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on shield_dp0_dp13_tri_io[12] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on shield_dp0_dp13_tri_io[13] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on shield_dp0_dp13_tri_io[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on shield_dp0_dp13_tri_io[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on shield_dp0_dp13_tri_io[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on shield_dp0_dp13_tri_io[4] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on shield_dp0_dp13_tri_io[5] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on shield_dp0_dp13_tri_io[6] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on shield_dp0_dp13_tri_io[7] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on shield_dp0_dp13_tri_io[8] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on shield_dp0_dp13_tri_io[9] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on shield_dp26_dp41_tri_io[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on shield_dp26_dp41_tri_io[10] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on shield_dp26_dp41_tri_io[11] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on shield_dp26_dp41_tri_io[12] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on shield_dp26_dp41_tri_io[13] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on shield_dp26_dp41_tri_io[14] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on shield_dp26_dp41_tri_io[15] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on shield_dp26_dp41_tri_io[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on shield_dp26_dp41_tri_io[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on shield_dp26_dp41_tri_io[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on shield_dp26_dp41_tri_io[4] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on shield_dp26_dp41_tri_io[5] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on shield_dp26_dp41_tri_io[6] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on shield_dp26_dp41_tri_io[7] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on shield_dp26_dp41_tri_io[8] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on shield_dp26_dp41_tri_io[9] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on spi_io0_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on spi_io1_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on spi_sck_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on spi_ss_io relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>


