
==============================================================================
XRT Build Version: 2.14.354 (2022.2)
       Build Date: 2022-10-08 09:51:53
          Hash ID: 43926231f7183688add2dccfd391b36a1f000bea
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2022.2) on 2022-10-13-17:52:11
   Version:                2.14.354
   Kernels:                vertexApply, readEdgesCU1, readEdgesCU4, readEdgesCU2, readEdgesCU3
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          205535d9-9e8e-d0df-3781-6eebd76a2aed
   UUID (IINTF):           a8880c2311a2a42b5fb76899d385acee
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u250
   Name:                   gen3x16_xdma_4_1
   Version:                202210.1
   Generated Version:      Vivado 2022.1 (SW Build: 3510589)
   Created:
               Thu Mar 31 09:04:14 2022   FPGA Device:            xcu250
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au250:1.4
   Board Part:             xilinx.com:au250:part0:1.4
   Platform VBNV:          xilinx_u250_gen3x16_xdma_4_1_202210_1
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   Name:      DATA_CLK
   Index:     0
   Type:      DATA
   Frequency: 210 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

System Clocks
------
   Name:           ii_level1_wire_ulp_m_aclk_ctrl_00 
   Type:           FIXED 
   Default Freq:   50 MHz

   Name:           ii_level1_wire_ulp_m_aclk_pcie_user_00 
   Type:           FIXED 
   Default Freq:   250 MHz

   Name:           ii_level1_wire_ulp_m_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

   Name:           ss_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 280 MHz
   Achieved Freq:  210.3 MHz

   Name:           ss_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 500 MHz
   Achieved Freq:  500 MHz

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x5000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank2
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x6000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank3
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x7000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x3000000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x3000200000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x3000400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x3000600000
   Address Size: 0x20000
   Bank Used:    No

   Name:         HOST[0]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x2000000000
   Address Size: 0x400000000
   Bank Used:    No
==============================================================================
Kernel: vertexApply

Definition
----------
   Signature: vertexApply (void* vertexProp, void* tmpVertexProp0, void* newVertexProp0, void* outDegree, void* outReg, unsigned int vertexNum, unsigned int addrOffset, unsigned int argReg)

Ports
-----
   Port:          M_AXI_GMEM6
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM7
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM5
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x64
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        vertexApply_1
   Base Address: 0xc50000

   Argument:          vertexProp
   Register Offset:   0x10
   Port:              M_AXI_GMEM6
   Memory:            bank0 (MEM_DDR4)

   Argument:          tmpVertexProp0
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            bank0 (MEM_DDR4)

   Argument:          newVertexProp0
   Register Offset:   0x28
   Port:              M_AXI_GMEM0
   Memory:            bank0 (MEM_DDR4)

   Argument:          outDegree
   Register Offset:   0x34
   Port:              M_AXI_GMEM7
   Memory:            bank2 (MEM_DDR4)

   Argument:          outReg
   Register Offset:   0x40
   Port:              M_AXI_GMEM5
   Memory:            bank2 (MEM_DDR4)

   Argument:          vertexNum
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          addrOffset
   Register Offset:   0x54
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          argReg
   Register Offset:   0x5C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: readEdgesCU1

Definition
----------
   Signature: readEdgesCU1 (void* edgesHeadArray, void* vertexPushinProp, void* edgesTailArray, void* tmpVertexProp, unsigned int edge_end, unsigned int sink_offset, unsigned int sink_end)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x58
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        readEdgesCU1_1
   Base Address: 0xc10000

   Argument:          edgesHeadArray
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            bank0 (MEM_DDR4)

   Argument:          vertexPushinProp
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            bank0 (MEM_DDR4)

   Argument:          edgesTailArray
   Register Offset:   0x28
   Port:              M_AXI_GMEM2
   Memory:            bank0 (MEM_DDR4)

   Argument:          tmpVertexProp
   Register Offset:   0x34
   Port:              M_AXI_GMEM1
   Memory:            bank0 (MEM_DDR4)

   Argument:          edge_end
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          sink_offset
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          sink_end
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: readEdgesCU4

Definition
----------
   Signature: readEdgesCU4 (void* edgesHeadArray, void* vertexPushinProp, void* edgesTailArray, void* tmpVertexProp, unsigned int edge_end, unsigned int sink_offset, unsigned int sink_end)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x58
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        readEdgesCU4_1
   Base Address: 0xc40000

   Argument:          edgesHeadArray
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            bank0 (MEM_DDR4)

   Argument:          vertexPushinProp
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            bank0 (MEM_DDR4)

   Argument:          edgesTailArray
   Register Offset:   0x28
   Port:              M_AXI_GMEM2
   Memory:            bank0 (MEM_DDR4)

   Argument:          tmpVertexProp
   Register Offset:   0x34
   Port:              M_AXI_GMEM1
   Memory:            bank0 (MEM_DDR4)

   Argument:          edge_end
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          sink_offset
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          sink_end
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: readEdgesCU2

Definition
----------
   Signature: readEdgesCU2 (void* edgesHeadArray, void* vertexPushinProp, void* edgesTailArray, void* tmpVertexProp, unsigned int edge_end, unsigned int sink_offset, unsigned int sink_end)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x58
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        readEdgesCU2_1
   Base Address: 0xc20000

   Argument:          edgesHeadArray
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            bank0 (MEM_DDR4)

   Argument:          vertexPushinProp
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            bank0 (MEM_DDR4)

   Argument:          edgesTailArray
   Register Offset:   0x28
   Port:              M_AXI_GMEM2
   Memory:            bank0 (MEM_DDR4)

   Argument:          tmpVertexProp
   Register Offset:   0x34
   Port:              M_AXI_GMEM1
   Memory:            bank0 (MEM_DDR4)

   Argument:          edge_end
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          sink_offset
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          sink_end
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: readEdgesCU3

Definition
----------
   Signature: readEdgesCU3 (void* edgesHeadArray, void* vertexPushinProp, void* edgesTailArray, void* tmpVertexProp, unsigned int edge_end, unsigned int sink_offset, unsigned int sink_end)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    256 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x58
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        readEdgesCU3_1
   Base Address: 0xc30000

   Argument:          edgesHeadArray
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            bank0 (MEM_DDR4)

   Argument:          vertexPushinProp
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            bank0 (MEM_DDR4)

   Argument:          edgesTailArray
   Register Offset:   0x28
   Port:              M_AXI_GMEM2
   Memory:            bank0 (MEM_DDR4)

   Argument:          tmpVertexProp
   Register Offset:   0x34
   Port:              M_AXI_GMEM1
   Memory:            bank0 (MEM_DDR4)

   Argument:          edge_end
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          sink_offset
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          sink_end
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2022.2 - 2022-10-13-17:52:11 (SW BUILD: 3671529)
   Command Line:  v++ --config ./tmp_fpga_top/gs_kernel_1.cfg --config ./tmp_fpga_top/gs_kernel_2.cfg --config ./tmp_fpga_top/gs_kernel_3.cfg --config ./tmp_fpga_top/gs_kernel_4.cfg --config ./tmp_fpga_top/apply_kernel.cfg --connectivity.nk readEdgesCU1:1 --connectivity.nk readEdgesCU2:1 --connectivity.nk readEdgesCU3:1 --connectivity.nk readEdgesCU4:1 --connectivity.nk vertexApply:1 --connectivity.sp readEdgesCU1_1.edgesHeadArray:DDR[$(GS1_DDR)] --connectivity.sp readEdgesCU1_1.edgesTailArray:DDR[$(GS1_DDR)] --connectivity.sp readEdgesCU1_1.vertexPushinProp:DDR[$(GS1_DDR)] --connectivity.sp readEdgesCU1_1.tmpVertexProp:DDR[$(GS1_DDR)] --connectivity.sp readEdgesCU2_1.edgesHeadArray:DDR[$(GS2_DDR)] --connectivity.sp readEdgesCU2_1.edgesTailArray:DDR[$(GS2_DDR)] --connectivity.sp readEdgesCU2_1.vertexPushinProp:DDR[$(GS2_DDR)] --connectivity.sp readEdgesCU2_1.tmpVertexProp:DDR[$(GS2_DDR)] --connectivity.sp readEdgesCU3_1.edgesHeadArray:DDR[$(GS3_DDR)] --connectivity.sp readEdgesCU3_1.edgesTailArray:DDR[$(GS3_DDR)] --connectivity.sp readEdgesCU3_1.vertexPushinProp:DDR[$(GS3_DDR)] --connectivity.sp readEdgesCU3_1.tmpVertexProp:DDR[$(GS3_DDR)] --connectivity.sp readEdgesCU4_1.edgesHeadArray:DDR[$(GS4_DDR)] --connectivity.sp readEdgesCU4_1.edgesTailArray:DDR[$(GS4_DDR)] --connectivity.sp readEdgesCU4_1.vertexPushinProp:DDR[$(GS4_DDR)] --connectivity.sp readEdgesCU4_1.tmpVertexProp:DDR[$(GS4_DDR)] --connectivity.sp vertexApply_1.newVertexProp0:DDR[$(INTERFACE_0_ID)] --connectivity.sp vertexApply_1.newVertexProp0:DDR[$(INTERFACE_0_ID)] --connectivity.sp vertexApply_1.outDegree:DDR[2] --connectivity.sp vertexApply_1.outReg:DDR[2] --define SUB_PARTITION_NUM=1 --define PARTITION_SIZE=524288 --define HAVE_EDGE_PROP=0 --define HAVE_UNSIGNED_PROP=0 --define HAVE_APPLY_OUTDEG=1 --define CUSTOMIZE_APPLY=0 --define QUEUE_SIZE_FILTER=16 --define QUEUE_SIZE_MEMORY=512 --define LOG_SCATTER_CACHE_BURST_SIZE=6 --define APPLY_REF_ARRAY_SIZE=1 --include ./ --include ./libfpga --include ./libfpga/common --include ./application/pr --include ./application --input_files xclbin_pr/readEdgesCU1.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1.xo --input_files xclbin_pr/readEdgesCU2.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1.xo --input_files xclbin_pr/readEdgesCU3.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1.xo --input_files xclbin_pr/readEdgesCU4.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1.xo --input_files xclbin_pr/vertexApply.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1.xo --kernel_frequency 280 --link --optimize 3 --output xclbin_pr/graph_fpga.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1.xclbin --platform xilinx_u250_gen3x16_xdma_4_1_202210_1 --report_level 0 --save-temps --target hw 
   Options:       --config ./tmp_fpga_top/gs_kernel_1.cfg
                  --config ./tmp_fpga_top/gs_kernel_2.cfg
                  --config ./tmp_fpga_top/gs_kernel_3.cfg
                  --config ./tmp_fpga_top/gs_kernel_4.cfg
                  --config ./tmp_fpga_top/apply_kernel.cfg
                  --connectivity.nk readEdgesCU1:1
                  --connectivity.nk readEdgesCU2:1
                  --connectivity.nk readEdgesCU3:1
                  --connectivity.nk readEdgesCU4:1
                  --connectivity.nk vertexApply:1
                  --connectivity.sp readEdgesCU1_1.edgesHeadArray:DDR[$(GS1_DDR)]
                  --connectivity.sp readEdgesCU1_1.edgesTailArray:DDR[$(GS1_DDR)]
                  --connectivity.sp readEdgesCU1_1.vertexPushinProp:DDR[$(GS1_DDR)]
                  --connectivity.sp readEdgesCU1_1.tmpVertexProp:DDR[$(GS1_DDR)]
                  --connectivity.sp readEdgesCU2_1.edgesHeadArray:DDR[$(GS2_DDR)]
                  --connectivity.sp readEdgesCU2_1.edgesTailArray:DDR[$(GS2_DDR)]
                  --connectivity.sp readEdgesCU2_1.vertexPushinProp:DDR[$(GS2_DDR)]
                  --connectivity.sp readEdgesCU2_1.tmpVertexProp:DDR[$(GS2_DDR)]
                  --connectivity.sp readEdgesCU3_1.edgesHeadArray:DDR[$(GS3_DDR)]
                  --connectivity.sp readEdgesCU3_1.edgesTailArray:DDR[$(GS3_DDR)]
                  --connectivity.sp readEdgesCU3_1.vertexPushinProp:DDR[$(GS3_DDR)]
                  --connectivity.sp readEdgesCU3_1.tmpVertexProp:DDR[$(GS3_DDR)]
                  --connectivity.sp readEdgesCU4_1.edgesHeadArray:DDR[$(GS4_DDR)]
                  --connectivity.sp readEdgesCU4_1.edgesTailArray:DDR[$(GS4_DDR)]
                  --connectivity.sp readEdgesCU4_1.vertexPushinProp:DDR[$(GS4_DDR)]
                  --connectivity.sp readEdgesCU4_1.tmpVertexProp:DDR[$(GS4_DDR)]
                  --connectivity.sp vertexApply_1.newVertexProp0:DDR[$(INTERFACE_0_ID)]
                  --connectivity.sp vertexApply_1.newVertexProp0:DDR[$(INTERFACE_0_ID)]
                  --connectivity.sp vertexApply_1.outDegree:DDR[2]
                  --connectivity.sp vertexApply_1.outReg:DDR[2]
                  --define SUB_PARTITION_NUM=1
                  --define PARTITION_SIZE=524288
                  --define HAVE_EDGE_PROP=0
                  --define HAVE_UNSIGNED_PROP=0
                  --define HAVE_APPLY_OUTDEG=1
                  --define CUSTOMIZE_APPLY=0
                  --define QUEUE_SIZE_FILTER=16
                  --define QUEUE_SIZE_MEMORY=512
                  --define LOG_SCATTER_CACHE_BURST_SIZE=6
                  --define APPLY_REF_ARRAY_SIZE=1
                  --include ./
                  --include ./libfpga
                  --include ./libfpga/common
                  --include ./application/pr
                  --include ./application
                  --input_files xclbin_pr/readEdgesCU1.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1.xo
                  --input_files xclbin_pr/readEdgesCU2.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1.xo
                  --input_files xclbin_pr/readEdgesCU3.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1.xo
                  --input_files xclbin_pr/readEdgesCU4.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1.xo
                  --input_files xclbin_pr/vertexApply.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1.xo
                  --kernel_frequency 280
                  --link
                  --optimize 3
                  --output xclbin_pr/graph_fpga.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1.xclbin
                  --platform xilinx_u250_gen3x16_xdma_4_1_202210_1
                  --report_level 0
                  --save-temps
                  --target hw 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
