Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_030.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_030.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_030.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_030.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_027.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_027.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_027.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_027.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_024.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_024.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_024.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_024.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_023.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_023.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_023.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_023.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_017.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_017.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_017.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_017.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_012.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_012.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_012.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_012.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_011.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_011.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_011.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_011.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_010.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_010.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_010.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_010.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_009.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_009.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_009.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_009.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_008.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_008.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_008.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_008.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at acl_pop.v(55): object "POP_GARBAGE" differs only in case from object "pop_garbage" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_pop.v Line: 55
Warning (10273): Verilog HDL warning at acl_push.v(93): extended using "x" or "z" File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_push.v Line: 93
Info (10281): Verilog HDL Declaration information at st_top.v(132): object "NON_BLOCKING" differs only in case from object "non_blocking" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/st_top.v Line: 132
Info (10281): Verilog HDL Declaration information at st_top.v(131): object "INIT_VAL" differs only in case from object "init_val" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/st_top.v Line: 131
Info (10281): Verilog HDL Declaration information at st_top.v(299): object "NON_BLOCKING" differs only in case from object "non_blocking" in the same scope File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/st_top.v Line: 299
Warning (10273): Verilog HDL warning at Computer_System_SDRAM_test_component.v(236): extended using "x" or "z" File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v Line: 236
Warning (10273): Verilog HDL warning at Computer_System_SDRAM_test_component.v(237): extended using "x" or "z" File: D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v Line: 237
