# do BinUDCntEnRst4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/altera/docs/Aula7/Parte2/BinUDCntEnRst4.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:52:11 on Apr 09,2017
# vcom -reportprogress 300 -93 -work work C:/altera/docs/Aula7/Parte2/BinUDCntEnRst4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinUDCntEnRst4
# -- Compiling architecture Behavioral of BinUDCntEnRst4
# End time: 21:52:12 on Apr 09,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/altera/docs/Aula7/Parte2/BinUDCntEnRst4Tb.vhd
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:54:17 on Apr 09,2017
# vcom -reportprogress 300 -work work C:/altera/docs/Aula7/Parte2/BinUDCntEnRst4Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinUDCntEnRst4Tb
# -- Compiling architecture Stimulus of BinUDCntEnRst4Tb
# -- Loading package NUMERIC_STD
# -- Loading entity BinUDCntEnRst4
# End time: 21:54:17 on Apr 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.binudcntenrst4tb
# vsim work.binudcntenrst4tb 
# Start time: 21:54:22 on Apr 09,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binudcntenrst4tb(stimulus)
# Loading work.binudcntenrst4(behavioral)
add wave -position end  sim:/binudcntenrst4tb/s_reset
add wave -position end  sim:/binudcntenrst4tb/s_clk
add wave -position end  sim:/binudcntenrst4tb/s_enable
add wave -position end  sim:/binudcntenrst4tb/s_upDown_n
add wave -position end  sim:/binudcntenrst4tb/s_cntOut
run
# End time: 21:55:54 on Apr 09,2017, Elapsed time: 0:01:32
# Errors: 0, Warnings: 0
