
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.127334                       # Number of seconds simulated
sim_ticks                                127334130133                       # Number of ticks simulated
final_tick                               1268969465764                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 182902                       # Simulator instruction rate (inst/s)
host_op_rate                                   234236                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4983561                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928284                       # Number of bytes of host memory used
host_seconds                                 25550.83                       # Real time elapsed on the host
sim_insts                                  4673303274                       # Number of instructions simulated
sim_ops                                    5984926779                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2165376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3494144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1110144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1666176                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8442624                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2576640                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2576640                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16917                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        27298                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8673                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        13017                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 65958                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           20130                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                20130                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17005464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13068                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27440750                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8718354                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        12063                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13085070                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                66302915                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14073                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13068                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14073                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        12063                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              53277                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20235266                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20235266                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20235266                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17005464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13068                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27440750                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8718354                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        12063                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13085070                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               86538181                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               152862102                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22323774                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19565674                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1742511                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11048655                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10779795                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1554251                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54225                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117736492                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124081365                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22323774                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12334046                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25250544                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5708917                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2243680                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13418880                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1096168                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    149186944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.946261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.315492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123936400     83.07%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271819      0.85%     83.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2328498      1.56%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1947744      1.31%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3569780      2.39%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3863679      2.59%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844102      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663808      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10761114      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    149186944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.146039                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.811721                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116769527                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3403565                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25037357                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25439                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3951048                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2398894                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140073464                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1301                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3951048                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117242899                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1730000                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       804119                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24577917                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       880954                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139081166                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90562                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       544895                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184698426                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    631072814                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    631072814                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35802215                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19860                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9939                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2739542                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23163441                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4492884                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81899                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1003422                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137463901                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129112346                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104080                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22913334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49124567                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    149186944                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.865440                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477225                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95433544     63.97%     63.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21909753     14.69%     78.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10990735      7.37%     86.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7197856      4.82%     90.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7511494      5.03%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3880590      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1744451      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       436245      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82276      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    149186944                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         324047     59.60%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        139167     25.59%     85.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80531     14.81%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101932416     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081871      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21628223     16.75%     96.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4459915      3.45%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129112346                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.844633                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             543745                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004211                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    408059457                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160397403                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126186613                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129656091                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       240784                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4233370                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139529                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3951048                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1190914                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53185                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137483762                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50538                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23163441                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4492884                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9939                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34340                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          211                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       838843                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1039458                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1878301                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127722003                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21293387                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1390339                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25753096                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19671435                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4459709                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.835537                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126299365                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126186613                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72881488                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173084699                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.825493                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421074                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23873144                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1747274                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145235896                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.782256                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.658703                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    103033772     70.94%     70.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16384691     11.28%     82.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11833321      8.15%     90.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2647854      1.82%     92.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3014190      2.08%     94.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1068643      0.74%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4454729      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901223      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1897473      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145235896                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1897473                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280823156                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278920605                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43537                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3675158                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.528621                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.528621                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.654184                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.654184                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590834282                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165782316                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146868058                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               152862102                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24762740                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20065114                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2144844                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10037370                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9511474                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2647991                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95402                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    107993399                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             136304678                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24762740                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12159465                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29780008                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6970221                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3875256                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12602141                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1730753                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    146426401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.136608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.551070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116646393     79.66%     79.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2792352      1.91%     81.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2137206      1.46%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5248630      3.58%     86.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1187825      0.81%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1692815      1.16%     88.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1280983      0.87%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          806055      0.55%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14634142      9.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    146426401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.161994                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.891684                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       106715783                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5538053                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29319993                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       118911                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4733656                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4275897                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44094                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     164433971                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82345                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4733656                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       107621305                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1516682                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2458836                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28523256                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1572661                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     162734799                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        26410                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        289068                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       637667                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       189511                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    228624425                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    757978420                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    757978420                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180486746                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48137659                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39513                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22029                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5288003                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15707590                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7663738                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       129302                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1704004                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         159886354                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39487                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148515752                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       201101                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29165504                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63222619                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4527                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    146426401                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.014269                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.563190                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84214681     57.51%     57.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26143504     17.85%     75.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12223815      8.35%     83.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8954435      6.12%     89.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7958653      5.44%     95.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3161516      2.16%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3126841      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       485573      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       157383      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    146426401                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         595055     68.76%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        120376     13.91%     82.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       150006     17.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124654075     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2232884      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17480      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14022105      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7589208      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148515752                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.971567                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             865437                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005827                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    444524439                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    189091791                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144786879                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149381189                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       366125                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3830679                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1024                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          446                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       236322                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4733656                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         913155                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97789                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    159925841                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        52877                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15707590                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7663738                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22007                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84946                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          446                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1165452                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1223082                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2388534                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145848061                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13476651                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2667687                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21064080                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20718955                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7587429                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.954115                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144976183                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144786879                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86854247                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        240585047                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.947173                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361013                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105732269                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129847431                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30080231                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2148124                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    141692745                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.916401                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.690912                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88438961     62.42%     62.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24916706     17.59%     80.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10976160      7.75%     87.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5756324      4.06%     91.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4584624      3.24%     95.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1649118      1.16%     96.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1397666      0.99%     97.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1046137      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2927049      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    141692745                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105732269                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129847431                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19304324                       # Number of memory references committed
system.switch_cpus1.commit.loads             11876908                       # Number of loads committed
system.switch_cpus1.commit.membars              17480                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18656230                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116997180                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2643215                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2927049                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           298693358                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          324589251                       # The number of ROB writes
system.switch_cpus1.timesIdled                  77796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                6435701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105732269                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129847431                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105732269                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.445747                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.445747                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.691684                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.691684                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       657652721                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      201676868                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      153826898                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34960                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               152862102                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25417526                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20612866                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2169810                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10242522                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9767002                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2732441                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       100029                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    110955235                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             139011379                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25417526                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12499443                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30587749                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7077313                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3337945                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12961824                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1703786                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    149760769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.136089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.540592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       119173020     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2150990      1.44%     81.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3939201      2.63%     83.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3576428      2.39%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2284156      1.53%     87.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1853032      1.24%     88.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1080019      0.72%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1130435      0.75%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14573488      9.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    149760769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166277                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.909391                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       109826234                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4814405                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         30191875                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        51904                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4876350                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4395111                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         3475                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     168198861                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        27321                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4876350                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       110713533                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1171039                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2382645                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29336638                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1280562                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     166317901                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        245492                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       551797                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    235250021                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    774491532                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    774491532                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    186133007                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        49117005                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36652                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18326                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4591013                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15771041                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7819209                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        89432                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1754900                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         163170563                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36652                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151573063                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       168683                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28687068                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     63075450                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    149760769                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.012101                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.559180                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     86278303     57.61%     57.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26121600     17.44%     75.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13732243      9.17%     84.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7946382      5.31%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8795748      5.87%     95.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3259939      2.18%     97.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2896766      1.93%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       553756      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       176032      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    149760769                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         605943     68.74%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        126194     14.32%     83.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       149402     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127645152     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2144762      1.42%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18326      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13984284      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7780539      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151573063                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.991567                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             881539                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005816                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    453957117                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    191894511                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148253447                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152454602                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       292290                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3637153                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       132666                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4876350                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         754794                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       117180                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    163207216                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        64381                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15771041                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7819209                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18326                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        101864                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1207891                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1215016                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2422907                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149078719                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13432053                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2494344                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21212203                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21211939                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7780150                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.975250                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148388147                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148253447                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86504139                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        242995340                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.969851                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.355991                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108403782                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    133476860                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29730730                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36652                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2193828                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    144884419                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.921264                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.692487                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89978909     62.10%     62.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25438401     17.56%     79.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12633249      8.72%     88.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4293375      2.96%     91.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5295122      3.65%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1852189      1.28%     96.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1307058      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1080873      0.75%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3005243      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    144884419                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108403782                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     133476860                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19820429                       # Number of memory references committed
system.switch_cpus2.commit.loads             12133888                       # Number of loads committed
system.switch_cpus2.commit.membars              18326                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19266167                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        120252205                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2753016                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3005243                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           305086766                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          331291738                       # The number of ROB writes
system.switch_cpus2.timesIdled                  46234                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3101333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108403782                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            133476860                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108403782                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.410118                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.410118                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.709161                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.709161                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       671255080                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      207513313                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      156733776                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36652                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               152862102                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23347258                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19247369                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2081002                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9572780                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8957144                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2447813                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91855                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    113673179                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             128233950                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23347258                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11404957                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26803972                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6168570                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4268834                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13188639                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1722271                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    148798908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.058103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.478572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       121994936     81.99%     81.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1397958      0.94%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1980060      1.33%     84.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2584248      1.74%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2900800      1.95%     87.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2160198      1.45%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1246668      0.84%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1822719      1.22%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12711321      8.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    148798908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.152734                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.838886                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       112419141                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5941292                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26324448                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        61334                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4052692                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3728487                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     154725085                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1284                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4052692                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       113201843                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1132418                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3410360                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25605944                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1395650                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     153693244                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1416                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        281312                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       576853                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1200                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    214320139                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    718025220                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    718025220                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175055488                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        39264651                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        40534                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23445                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4216759                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14601436                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7585328                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       125238                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1653996                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         149376862                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40506                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        139753045                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27213                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21555827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     50896288                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6326                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    148798908                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.939207                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.502574                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     89660058     60.26%     60.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23821994     16.01%     76.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13194592      8.87%     85.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8507385      5.72%     90.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7809647      5.25%     96.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3113310      2.09%     98.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1889909      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       540984      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       261029      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    148798908                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          67044     22.73%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         98397     33.36%     56.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       129482     43.90%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    117331241     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2133515      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17089      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12743605      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7527595      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     139753045                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.914243                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             294923                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002110                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    428627134                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    170973536                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    137090051                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     140047968                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       339466                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3049547                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          341                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       181553                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           85                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4052692                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         865457                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       114540                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    149417368                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1435700                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14601436                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7585328                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23416                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         87379                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          341                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1222725                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1175444                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2398169                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    137870018                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12569871                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1883027                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20096115                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19320788                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7526244                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.901924                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             137090313                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            137090051                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         80305473                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        218156337                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.896822                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368110                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102523804                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126005402                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     23421702                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34180                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2115050                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    144746216                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.870526                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.679326                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     93667933     64.71%     64.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24560739     16.97%     81.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9645326      6.66%     88.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4961399      3.43%     91.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4331221      2.99%     94.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2080512      1.44%     96.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1800674      1.24%     97.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       848970      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2849442      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    144746216                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102523804                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126005402                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18955664                       # Number of memory references committed
system.switch_cpus3.commit.loads             11551889                       # Number of loads committed
system.switch_cpus3.commit.membars              17090                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18072849                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113575992                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2571062                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2849442                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           291323878                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          302906948                       # The number of ROB writes
system.switch_cpus3.timesIdled                  48167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                4063194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102523804                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126005402                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102523804                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.490991                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.490991                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.670695                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.670695                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       621243338                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      190200739                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      144940414                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34180                       # number of misc regfile writes
system.l20.replacements                         16934                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          172664                       # Total number of references to valid blocks.
system.l20.sampled_refs                         21030                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.210366                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           66.013347                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.269338                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3135.014516                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           892.702799                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.016117                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000554                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.765384                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.217945                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        32648                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32648                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8174                       # number of Writeback hits
system.l20.Writeback_hits::total                 8174                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        32648                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32648                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        32648                       # number of overall hits
system.l20.overall_hits::total                  32648                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16917                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16931                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16917                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16931                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16917                       # number of overall misses
system.l20.overall_misses::total                16931                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4178071                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5066105240                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5070283311                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4178071                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5066105240                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5070283311                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4178071                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5066105240                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5070283311                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49565                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49579                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8174                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8174                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49565                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49579                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49565                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49579                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.341309                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.341495                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.341309                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.341495                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.341309                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.341495                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 298433.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 299468.300526                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 299467.444983                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 298433.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 299468.300526                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 299467.444983                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 298433.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 299468.300526                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 299467.444983                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2643                       # number of writebacks
system.l20.writebacks::total                     2643                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16917                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16931                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16917                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16931                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16917                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16931                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3282601                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3985256193                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3988538794                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3282601                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3985256193                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3988538794                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3282601                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3985256193                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3988538794                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.341309                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.341495                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.341309                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.341495                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.341309                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.341495                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 234471.500000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 235577.004965                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 235576.090839                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 234471.500000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 235577.004965                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 235576.090839                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 234471.500000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 235577.004965                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 235576.090839                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         27311                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          355482                       # Total number of references to valid blocks.
system.l21.sampled_refs                         31407                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.318560                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.128541                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.289580                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2690.072023                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1366.509856                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009065                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000559                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.656756                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.333621                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        50014                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  50014                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13641                       # number of Writeback hits
system.l21.Writeback_hits::total                13641                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        50014                       # number of demand (read+write) hits
system.l21.demand_hits::total                   50014                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        50014                       # number of overall hits
system.l21.overall_hits::total                  50014                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        27298                       # number of ReadReq misses
system.l21.ReadReq_misses::total                27311                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        27298                       # number of demand (read+write) misses
system.l21.demand_misses::total                 27311                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        27298                       # number of overall misses
system.l21.overall_misses::total                27311                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4684203                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   9306396603                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     9311080806                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4684203                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   9306396603                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      9311080806                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4684203                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   9306396603                       # number of overall miss cycles
system.l21.overall_miss_latency::total     9311080806                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        77312                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              77325                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13641                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13641                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        77312                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               77325                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        77312                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              77325                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.353089                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.353198                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.353089                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.353198                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.353089                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.353198                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 360323.307692                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 340918.624185                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 340927.860789                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 360323.307692                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 340918.624185                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 340927.860789                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 360323.307692                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 340918.624185                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 340927.860789                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4404                       # number of writebacks
system.l21.writebacks::total                     4404                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        27298                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           27311                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        27298                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            27311                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        27298                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           27311                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3851973                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   7560866057                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   7564718030                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3851973                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   7560866057                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   7564718030                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3851973                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   7560866057                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   7564718030                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.353089                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.353198                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.353089                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.353198                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.353089                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.353198                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 296305.615385                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 276975.091838                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 276984.293142                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 296305.615385                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 276975.091838                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 276984.293142                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 296305.615385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 276975.091838                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 276984.293142                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8689                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          316749                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12785                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.775049                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           83.789653                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.375112                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2501.938064                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1505.897171                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020456                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001068                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.610825                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.367651                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        33461                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  33461                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10576                       # number of Writeback hits
system.l22.Writeback_hits::total                10576                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        33461                       # number of demand (read+write) hits
system.l22.demand_hits::total                   33461                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        33461                       # number of overall hits
system.l22.overall_hits::total                  33461                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8673                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8687                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8673                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8687                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8673                       # number of overall misses
system.l22.overall_misses::total                 8687                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4078317                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2654310665                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2658388982                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4078317                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2654310665                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2658388982                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4078317                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2654310665                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2658388982                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        42134                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              42148                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10576                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10576                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        42134                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               42148                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        42134                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              42148                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.205843                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.206107                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.205843                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.206107                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.205843                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.206107                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 291308.357143                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 306042.968408                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 306019.222056                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 291308.357143                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 306042.968408                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 306019.222056                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 291308.357143                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 306042.968408                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 306019.222056                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4659                       # number of writebacks
system.l22.writebacks::total                     4659                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8673                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8687                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8673                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8687                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8673                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8687                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3184198                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2100120858                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2103305056                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3184198                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2100120858                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2103305056                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3184198                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2100120858                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2103305056                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.205843                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.206107                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.205843                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.206107                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.205843                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.206107                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 227442.714286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 242144.685576                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 242120.991827                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 227442.714286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 242144.685576                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 242120.991827                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 227442.714286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 242144.685576                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 242120.991827                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         13032                       # number of replacements
system.l23.tagsinuse                      4095.993957                       # Cycle average of tags in use
system.l23.total_refs                          418045                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17128                       # Sample count of references to valid blocks.
system.l23.avg_refs                         24.407111                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           84.988673                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.494347                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2763.186239                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1244.324698                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020749                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000853                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.674606                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.303790                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        40551                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  40551                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           23972                       # number of Writeback hits
system.l23.Writeback_hits::total                23972                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        40551                       # number of demand (read+write) hits
system.l23.demand_hits::total                   40551                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        40551                       # number of overall hits
system.l23.overall_hits::total                  40551                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           12                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        13016                       # number of ReadReq misses
system.l23.ReadReq_misses::total                13028                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           12                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        13017                       # number of demand (read+write) misses
system.l23.demand_misses::total                 13029                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           12                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        13017                       # number of overall misses
system.l23.overall_misses::total                13029                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3840270                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   4310846509                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     4314686779                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       373554                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       373554                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3840270                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   4311220063                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      4315060333                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3840270                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   4311220063                       # number of overall miss cycles
system.l23.overall_miss_latency::total     4315060333                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           12                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53567                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53579                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        23972                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            23972                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           12                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53568                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53580                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           12                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53568                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53580                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.242985                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.243155                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.243000                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.243169                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.243000                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.243169                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 320022.500000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 331195.951829                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 331185.660040                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       373554                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       373554                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 320022.500000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 331199.205885                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 331188.911889                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 320022.500000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 331199.205885                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 331188.911889                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8424                       # number of writebacks
system.l23.writebacks::total                     8424                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        13016                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           13028                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        13017                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            13029                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        13017                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           13029                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3074136                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   3478891016                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   3481965152                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       309754                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       309754                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3074136                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   3479200770                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   3482274906                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3074136                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   3479200770                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   3482274906                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.242985                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.243155                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.243000                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.243169                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.243000                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.243169                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       256178                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 267278.043639                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 267267.819466                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       309754                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       309754                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst       256178                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 267281.306753                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 267271.080359                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst       256178                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 267281.306753                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 267271.080359                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.955526                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013450977                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873292.009242                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.955526                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022365                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866916                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13418863                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13418863                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13418863                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13418863                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13418863                       # number of overall hits
system.cpu0.icache.overall_hits::total       13418863                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5452423                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5452423                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5452423                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5452423                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5452423                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5452423                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13418880                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13418880                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13418880                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13418880                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13418880                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13418880                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 320730.764706                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 320730.764706                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 320730.764706                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 320730.764706                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 320730.764706                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 320730.764706                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4294271                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4294271                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4294271                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4294271                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4294271                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4294271                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 306733.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 306733.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 306733.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 306733.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 306733.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 306733.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49565                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245041237                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49821                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4918.432729                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.686190                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.313810                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826899                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173101                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19258467                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19258467                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23591959                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23591959                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23591959                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23591959                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       190852                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       190852                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       190852                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        190852                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       190852                       # number of overall misses
system.cpu0.dcache.overall_misses::total       190852                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  33761595235                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33761595235                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  33761595235                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  33761595235                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  33761595235                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  33761595235                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19449319                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19449319                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23782811                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23782811                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23782811                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23782811                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009813                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009813                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008025                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008025                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008025                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008025                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 176899.352561                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 176899.352561                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 176899.352561                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 176899.352561                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 176899.352561                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 176899.352561                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8174                       # number of writebacks
system.cpu0.dcache.writebacks::total             8174                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       141287                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       141287                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       141287                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       141287                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       141287                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       141287                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49565                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49565                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49565                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49565                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49565                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49565                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7333624194                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7333624194                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7333624194                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7333624194                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7333624194                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7333624194                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002084                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002084                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002084                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002084                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147959.733562                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 147959.733562                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 147959.733562                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 147959.733562                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 147959.733562                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 147959.733562                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996968                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099575536                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2216886.161290                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996968                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12602122                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12602122                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12602122                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12602122                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12602122                       # number of overall hits
system.cpu1.icache.overall_hits::total       12602122                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6264569                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6264569                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6264569                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6264569                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6264569                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6264569                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12602141                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12602141                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12602141                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12602141                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12602141                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12602141                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 329714.157895                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 329714.157895                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 329714.157895                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 329714.157895                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 329714.157895                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 329714.157895                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4792103                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4792103                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4792103                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4792103                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4792103                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4792103                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 368623.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 368623.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 368623.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 368623.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 368623.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 368623.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 77312                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193774305                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 77568                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2498.121713                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.244725                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.755275                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899393                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100607                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10141936                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10141936                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7392456                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7392456                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21749                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21749                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17480                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17480                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17534392                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17534392                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17534392                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17534392                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       190020                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       190020                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       190020                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        190020                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       190020                       # number of overall misses
system.cpu1.dcache.overall_misses::total       190020                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  32251929855                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  32251929855                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  32251929855                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  32251929855                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  32251929855                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  32251929855                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10331956                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10331956                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7392456                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7392456                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21749                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21749                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17480                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17480                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17724412                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17724412                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17724412                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17724412                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018391                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018391                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010721                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010721                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010721                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010721                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 169729.133012                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 169729.133012                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 169729.133012                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 169729.133012                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 169729.133012                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 169729.133012                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13641                       # number of writebacks
system.cpu1.dcache.writebacks::total            13641                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       112708                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       112708                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       112708                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       112708                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       112708                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       112708                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        77312                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        77312                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        77312                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        77312                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        77312                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        77312                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  12797508750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  12797508750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  12797508750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12797508750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  12797508750                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12797508750                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007483                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007483                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004362                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004362                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004362                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004362                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 165530.690578                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 165530.690578                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 165530.690578                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 165530.690578                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 165530.690578                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 165530.690578                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997226                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1097601493                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2370629.574514                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997226                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12961809                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12961809                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12961809                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12961809                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12961809                       # number of overall hits
system.cpu2.icache.overall_hits::total       12961809                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4637542                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4637542                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4637542                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4637542                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4637542                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4637542                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12961824                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12961824                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12961824                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12961824                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12961824                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12961824                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 309169.466667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 309169.466667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 309169.466667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 309169.466667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 309169.466667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 309169.466667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4194517                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4194517                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4194517                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4194517                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4194517                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4194517                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 299608.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 299608.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 299608.357143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 299608.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 299608.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 299608.357143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 42134                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               182347094                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 42390                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4301.653550                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.655608                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.344392                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908811                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091189                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10103531                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10103531                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7650469                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7650469                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18326                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18326                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18326                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18326                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17754000                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17754000                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17754000                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17754000                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       127610                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       127610                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       127610                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        127610                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       127610                       # number of overall misses
system.cpu2.dcache.overall_misses::total       127610                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  18046211153                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  18046211153                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  18046211153                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18046211153                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  18046211153                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18046211153                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10231141                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10231141                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7650469                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7650469                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18326                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18326                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17881610                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17881610                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17881610                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17881610                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012473                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012473                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007136                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007136                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007136                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007136                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 141416.904263                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 141416.904263                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 141416.904263                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 141416.904263                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 141416.904263                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 141416.904263                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10576                       # number of writebacks
system.cpu2.dcache.writebacks::total            10576                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        85476                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        85476                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85476                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85476                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85476                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85476                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        42134                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42134                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        42134                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        42134                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        42134                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        42134                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4903187602                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4903187602                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4903187602                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4903187602                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4903187602                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4903187602                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002356                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002356                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002356                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 116371.282147                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 116371.282147                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 116371.282147                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 116371.282147                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 116371.282147                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 116371.282147                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               494.997323                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1098241819                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218670.341414                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    11.997323                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019226                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13188624                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13188624                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13188624                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13188624                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13188624                       # number of overall hits
system.cpu3.icache.overall_hits::total       13188624                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4892819                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4892819                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4892819                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4892819                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4892819                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4892819                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13188639                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13188639                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13188639                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13188639                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13188639                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13188639                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 326187.933333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 326187.933333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 326187.933333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 326187.933333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 326187.933333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 326187.933333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3939870                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3939870                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3939870                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3939870                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3939870                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3939870                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 328322.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 328322.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 328322.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 328322.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 328322.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 328322.500000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53568                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185843717                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53824                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3452.803898                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.714822                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.285178                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912949                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087051                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9361913                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9361913                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7365424                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7365424                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18111                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18111                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17090                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17090                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16727337                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16727337                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16727337                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16727337                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       155435                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       155435                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3191                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3191                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       158626                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        158626                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       158626                       # number of overall misses
system.cpu3.dcache.overall_misses::total       158626                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  24550751614                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  24550751614                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    807736833                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    807736833                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  25358488447                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  25358488447                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  25358488447                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  25358488447                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9517348                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9517348                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7368615                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7368615                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17090                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17090                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16885963                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16885963                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16885963                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16885963                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016332                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016332                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000433                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000433                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009394                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009394                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009394                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009394                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 157948.670595                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 157948.670595                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 253129.687559                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 253129.687559                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 159863.379566                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 159863.379566                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 159863.379566                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 159863.379566                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1272009                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 254401.800000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23972                       # number of writebacks
system.cpu3.dcache.writebacks::total            23972                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       101868                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       101868                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3190                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3190                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       105058                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       105058                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       105058                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       105058                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53567                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53567                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53568                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53568                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53568                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53568                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   7075120170                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   7075120170                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       381854                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       381854                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   7075502024                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7075502024                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   7075502024                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7075502024                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005628                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005628                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003172                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003172                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003172                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003172                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 132079.828439                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 132079.828439                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       381854                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       381854                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 132084.491189                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 132084.491189                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 132084.491189                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 132084.491189                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
