// Seed: 1380351373
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  reg id_3;
  logic id_4, id_5, id_6;
  assign id_3 = 1;
  assign id_1 = (1'b0);
  always #1 @* id_3 <= 'b0;
  logic id_7 = (1), id_8 = 1'b0;
  logic id_9;
  type_16 id_10 (id_9);
  assign id_7 = 1;
  assign id_4 = 1;
  logic id_11, id_12;
endmodule
`timescale 1ps / 1ps
