$date
	Tue Aug 13 15:37:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux41 $end
$var wire 1 ! yy $end
$var reg 4 " ii [0:3] $end
$var reg 1 # s0 $end
$var reg 1 $ s1 $end
$scope module newMUX $end
$var wire 4 % a [3:0] $end
$var wire 4 & s0 [3:0] $end
$var wire 4 ' s1 [3:0] $end
$var wire 1 ( o1 $end
$var wire 1 ) o0 $end
$var wire 1 ! o $end
$scope module m1 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 , s $end
$var wire 1 ) o $end
$upscope $end
$scope module m2 $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 / s $end
$var wire 1 ( o $end
$upscope $end
$scope module m3 $end
$var wire 1 ) a $end
$var wire 1 ( b $end
$var wire 1 0 s $end
$var wire 1 ! o $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x0
x/
x.
x-
x,
x+
x*
x)
x(
b0x '
b0x &
bx %
x$
x#
bx "
x!
$end
#5
0!
0)
0(
00
0,
0/
0*
0+
0-
1.
b0 '
0$
b0 &
0#
b1000 "
b1000 %
#10
1!
1(
10
1-
0.
b1 '
1$
b100 "
b100 %
#15
1)
0(
00
1,
1/
1+
0-
b0 '
0$
b1 &
1#
b10 "
b10 %
#20
0!
0)
10
1*
0+
b1 '
1$
b1 "
b1 %
#25
00
0,
0/
0*
1.
b0 '
0$
b0 &
0#
b1000 "
b1000 %
#30
1!
1(
10
1-
0.
b1 '
1$
b100 "
b100 %
#35
1)
0(
00
1,
1/
1+
0-
b0 '
0$
b1 &
1#
b10 "
b10 %
#40
0!
0)
10
1*
0+
b1 '
1$
b1 "
b1 %
