Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 18:36:36 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_98_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 Delay1No6_instance/Y_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 1.073ns (33.271%)  route 2.152ns (66.729%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.409ns = ( 6.409 - 4.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.127ns (routing 0.921ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.836ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=19004, routed)       2.127     3.078    Delay1No6_instance/clk_IBUF_BUFG
    SLICE_X150Y363       FDCE                                         r  Delay1No6_instance/Y_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y363       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.156 r  Delay1No6_instance/Y_reg[29]/Q
                         net (fo=6, routed)           0.883     4.039    Delay1No6_instance/Q[29]
    SLICE_X140Y346       LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.136 r  Delay1No6_instance/geqOp_carry__0_i_10/O
                         net (fo=1, routed)           0.008     4.144    Sum1_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[6]
    SLICE_X140Y346       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.259 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.285    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X140Y347       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.337 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.308     4.645    Delay1No7_instance/CO[0]
    SLICE_X139Y348       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     4.755 f  Delay1No7_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.154     4.909    Delay1No6_instance/Y_reg[23]_0[0]
    SLICE_X140Y348       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.058 f  Delay1No6_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.054     5.112    Delay1No6_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X140Y348       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     5.236 r  Delay1No6_instance/shiftedFracY_d1[45]_i_4/O
                         net (fo=31, routed)          0.235     5.471    Delay1No7_instance/Y_reg[23]_0
    SLICE_X139Y344       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     5.572 r  Delay1No7_instance/shiftedFracY_d1[34]_i_2/O
                         net (fo=4, routed)           0.286     5.858    Delay1No7_instance/Sum1_0_impl_instance/level2[11]
    SLICE_X136Y346       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     5.982 r  Delay1No7_instance/shiftedFracY_d1[34]_i_1/O
                         net (fo=2, routed)           0.148     6.130    Delay1No6_instance/Y_reg[26]_0[11]
    SLICE_X136Y345       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     6.253 r  Delay1No6_instance/shiftedFracY_d1[18]_i_1/O
                         net (fo=1, routed)           0.050     6.303    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY[7]
    SLICE_X136Y345       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=19004, routed)       1.749     6.409    Sum1_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X136Y345       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/C
                         clock pessimism              0.376     6.785    
                         clock uncertainty           -0.035     6.749    
    SLICE_X136Y345       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.774    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                          -6.303    
  -------------------------------------------------------------------
                         slack                                  0.472    




