0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/nages/verilog_projects/Sequential Circuits/clock dividers/clock dividers.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/nages/verilog_projects/Sequential Circuits/clock dividers/clock dividers.srcs/sim_1/new/Fby2divider_tb.v,1757708843,verilog,,,,Fby2divider_tb,,,,,,,,
C:/Users/nages/verilog_projects/Sequential Circuits/clock dividers/clock dividers.srcs/sources_1/new/Fby2divider.v,1757708289,verilog,,C:/Users/nages/verilog_projects/Sequential Circuits/clock dividers/clock dividers.srcs/sim_1/new/Fby2divider_tb.v,,Fby2divider,,,,,,,,
