# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ece449_processor.srcs/sources_1/ip/DIST_ROM_1024/sim/DIST_ROM_1024.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
