{
  "module_name": "mhl.h",
  "hash_id": "881eb98cf442335d05e11633d32beecdaa7597144e32d6b6f42933e977f514cd",
  "original_prompt": "Ingested from linux-6.6.14/include/drm/bridge/mhl.h",
  "human_readable_source": " \n \n\n#ifndef __MHL_H__\n#define __MHL_H__\n\n#include <linux/types.h>\n\n \nenum {\n\tMHL_DCAP_DEV_STATE,\n\tMHL_DCAP_MHL_VERSION,\n\tMHL_DCAP_CAT,\n\tMHL_DCAP_ADOPTER_ID_H,\n\tMHL_DCAP_ADOPTER_ID_L,\n\tMHL_DCAP_VID_LINK_MODE,\n\tMHL_DCAP_AUD_LINK_MODE,\n\tMHL_DCAP_VIDEO_TYPE,\n\tMHL_DCAP_LOG_DEV_MAP,\n\tMHL_DCAP_BANDWIDTH,\n\tMHL_DCAP_FEATURE_FLAG,\n\tMHL_DCAP_DEVICE_ID_H,\n\tMHL_DCAP_DEVICE_ID_L,\n\tMHL_DCAP_SCRATCHPAD_SIZE,\n\tMHL_DCAP_INT_STAT_SIZE,\n\tMHL_DCAP_RESERVED,\n\tMHL_DCAP_SIZE\n};\n\n#define MHL_DCAP_CAT_SINK\t\t\t0x01\n#define MHL_DCAP_CAT_SOURCE\t\t\t0x02\n#define MHL_DCAP_CAT_POWER\t\t\t0x10\n#define MHL_DCAP_CAT_PLIM(x)\t\t\t((x) << 5)\n\n#define MHL_DCAP_VID_LINK_RGB444\t\t0x01\n#define MHL_DCAP_VID_LINK_YCBCR444\t\t0x02\n#define MHL_DCAP_VID_LINK_YCBCR422\t\t0x04\n#define MHL_DCAP_VID_LINK_PPIXEL\t\t0x08\n#define MHL_DCAP_VID_LINK_ISLANDS\t\t0x10\n#define MHL_DCAP_VID_LINK_VGA\t\t\t0x20\n#define MHL_DCAP_VID_LINK_16BPP\t\t\t0x40\n\n#define MHL_DCAP_AUD_LINK_2CH\t\t\t0x01\n#define MHL_DCAP_AUD_LINK_8CH\t\t\t0x02\n\n#define MHL_DCAP_VT_GRAPHICS\t\t\t0x00\n#define MHL_DCAP_VT_PHOTO\t\t\t0x02\n#define MHL_DCAP_VT_CINEMA\t\t\t0x04\n#define MHL_DCAP_VT_GAMES\t\t\t0x08\n#define MHL_DCAP_SUPP_VT\t\t\t0x80\n\n#define MHL_DCAP_LD_DISPLAY\t\t\t0x01\n#define MHL_DCAP_LD_VIDEO\t\t\t0x02\n#define MHL_DCAP_LD_AUDIO\t\t\t0x04\n#define MHL_DCAP_LD_MEDIA\t\t\t0x08\n#define MHL_DCAP_LD_TUNER\t\t\t0x10\n#define MHL_DCAP_LD_RECORD\t\t\t0x20\n#define MHL_DCAP_LD_SPEAKER\t\t\t0x40\n#define MHL_DCAP_LD_GUI\t\t\t\t0x80\n#define MHL_DCAP_LD_ALL\t\t\t\t0xFF\n\n#define MHL_DCAP_FEATURE_RCP_SUPPORT\t\t0x01\n#define MHL_DCAP_FEATURE_RAP_SUPPORT\t\t0x02\n#define MHL_DCAP_FEATURE_SP_SUPPORT\t\t0x04\n#define MHL_DCAP_FEATURE_UCP_SEND_SUPPOR\t0x08\n#define MHL_DCAP_FEATURE_UCP_RECV_SUPPORT\t0x10\n#define MHL_DCAP_FEATURE_RBP_SUPPORT\t\t0x40\n\n \nenum {\n\tMHL_XDC_ECBUS_SPEEDS,\n\tMHL_XDC_TMDS_SPEEDS,\n\tMHL_XDC_ECBUS_ROLES,\n\tMHL_XDC_LOG_DEV_MAPX,\n\tMHL_XDC_SIZE\n};\n\n#define MHL_XDC_ECBUS_S_075\t\t\t0x01\n#define MHL_XDC_ECBUS_S_8BIT\t\t\t0x02\n#define MHL_XDC_ECBUS_S_12BIT\t\t\t0x04\n#define MHL_XDC_ECBUS_D_150\t\t\t0x10\n#define MHL_XDC_ECBUS_D_8BIT\t\t\t0x20\n\n#define MHL_XDC_TMDS_000\t\t\t0x00\n#define MHL_XDC_TMDS_150\t\t\t0x01\n#define MHL_XDC_TMDS_300\t\t\t0x02\n#define MHL_XDC_TMDS_600\t\t\t0x04\n\n \n#define MHL_XDC_DEV_HOST\t\t\t0x01\n#define MHL_XDC_DEV_DEVICE\t\t\t0x02\n#define MHL_XDC_DEV_CHARGER\t\t\t0x04\n#define MHL_XDC_HID_HOST\t\t\t0x08\n#define MHL_XDC_HID_DEVICE\t\t\t0x10\n\n \n#define MHL_XDC_LD_PHONE\t\t\t0x01\n\n \nenum {\n\tMHL_DST_CONNECTED_RDY,\n\tMHL_DST_LINK_MODE,\n\tMHL_DST_VERSION,\n\tMHL_DST_SIZE\n};\n\n \n#define MHL_DST_OFFSET\t\t\t\t0x30\n#define MHL_DST_REG(name) (MHL_DST_OFFSET + MHL_DST_##name)\n\n#define MHL_DST_CONN_DCAP_RDY\t\t\t0x01\n#define MHL_DST_CONN_XDEVCAPP_SUPP\t\t0x02\n#define MHL_DST_CONN_POW_STAT\t\t\t0x04\n#define MHL_DST_CONN_PLIM_STAT_MASK\t\t0x38\n\n#define MHL_DST_LM_CLK_MODE_MASK\t\t0x07\n#define MHL_DST_LM_CLK_MODE_PACKED_PIXEL\t0x02\n#define MHL_DST_LM_CLK_MODE_NORMAL\t\t0x03\n#define MHL_DST_LM_PATH_EN_MASK\t\t\t0x08\n#define MHL_DST_LM_PATH_ENABLED\t\t\t0x08\n#define MHL_DST_LM_PATH_DISABLED\t\t0x00\n#define MHL_DST_LM_MUTED_MASK\t\t\t0x10\n\n \nenum {\n\tMHL_XDS_CURR_ECBUS_MODE,\n\tMHL_XDS_AVLINK_MODE_STATUS,\n\tMHL_XDS_AVLINK_MODE_CONTROL,\n\tMHL_XDS_MULTI_SINK_STATUS,\n\tMHL_XDS_SIZE\n};\n\n \n#define MHL_XDS_OFFSET\t\t\t\t0x90\n#define MHL_XDS_REG(name) (MHL_XDS_OFFSET + MHL_XDS_##name)\n\n \n#define MHL_XDS_SLOT_MODE_8BIT\t\t\t0x00\n#define MHL_XDS_SLOT_MODE_6BIT\t\t\t0x01\n#define MHL_XDS_ECBUS_S\t\t\t\t0x04\n#define MHL_XDS_ECBUS_D\t\t\t\t0x08\n\n#define MHL_XDS_LINK_CLOCK_75MHZ\t\t0x00\n#define MHL_XDS_LINK_CLOCK_150MHZ\t\t0x10\n#define MHL_XDS_LINK_CLOCK_300MHZ\t\t0x20\n#define MHL_XDS_LINK_CLOCK_600MHZ\t\t0x30\n\n#define MHL_XDS_LINK_STATUS_NO_SIGNAL\t\t0x00\n#define MHL_XDS_LINK_STATUS_CRU_LOCKED\t\t0x01\n#define MHL_XDS_LINK_STATUS_TMDS_NORMAL\t\t0x02\n#define MHL_XDS_LINK_STATUS_TMDS_RESERVED\t0x03\n\n#define MHL_XDS_LINK_RATE_1_5_GBPS\t\t0x00\n#define MHL_XDS_LINK_RATE_3_0_GBPS\t\t0x01\n#define MHL_XDS_LINK_RATE_6_0_GBPS\t\t0x02\n#define MHL_XDS_ATT_CAPABLE\t\t\t0x08\n\n#define MHL_XDS_SINK_STATUS_1_HPD_LOW\t\t0x00\n#define MHL_XDS_SINK_STATUS_1_HPD_HIGH\t\t0x01\n#define MHL_XDS_SINK_STATUS_2_HPD_LOW\t\t0x00\n#define MHL_XDS_SINK_STATUS_2_HPD_HIGH\t\t0x04\n#define MHL_XDS_SINK_STATUS_3_HPD_LOW\t\t0x00\n#define MHL_XDS_SINK_STATUS_3_HPD_HIGH\t\t0x10\n#define MHL_XDS_SINK_STATUS_4_HPD_LOW\t\t0x00\n#define MHL_XDS_SINK_STATUS_4_HPD_HIGH\t\t0x40\n\n \nenum {\n\tMHL_INT_RCHANGE,\n\tMHL_INT_DCHANGE,\n\tMHL_INT_SIZE\n};\n\n \n#define MHL_INT_OFFSET\t\t\t\t0x20\n#define MHL_INT_REG(name) (MHL_INT_OFFSET + MHL_INT_##name)\n\n#define\tMHL_INT_RC_DCAP_CHG\t\t\t0x01\n#define MHL_INT_RC_DSCR_CHG\t\t\t0x02\n#define MHL_INT_RC_REQ_WRT\t\t\t0x04\n#define MHL_INT_RC_GRT_WRT\t\t\t0x08\n#define MHL_INT_RC_3D_REQ\t\t\t0x10\n#define MHL_INT_RC_FEAT_REQ\t\t\t0x20\n#define MHL_INT_RC_FEAT_COMPLETE\t\t0x40\n\n#define MHL_INT_DC_EDID_CHG\t\t\t0x02\n\nenum {\n\tMHL_ACK = 0x33,  \n\tMHL_NACK = 0x34,  \n\tMHL_ABORT = 0x35,  \n\tMHL_WRITE_STAT = 0xe0,  \n\tMHL_SET_INT = 0x60,  \n\tMHL_READ_DEVCAP_REG = 0x61,  \n\tMHL_GET_STATE = 0x62,  \n\tMHL_GET_VENDOR_ID = 0x63,  \n\tMHL_SET_HPD = 0x64,  \n\tMHL_CLR_HPD = 0x65,  \n\tMHL_SET_CAP_ID = 0x66,  \n\tMHL_GET_CAP_ID = 0x67,  \n\tMHL_MSC_MSG = 0x68,  \n\tMHL_GET_SC1_ERRORCODE = 0x69,  \n\tMHL_GET_DDC_ERRORCODE = 0x6A,  \n\tMHL_GET_MSC_ERRORCODE = 0x6B,  \n\tMHL_WRITE_BURST = 0x6C,  \n\tMHL_GET_SC3_ERRORCODE = 0x6D,  \n\tMHL_WRITE_XSTAT = 0x70,  \n\tMHL_READ_XDEVCAP_REG = 0x71,  \n\t \n\tMHL_READ_EDID_BLOCK,\n\tMHL_SEND_3D_REQ_OR_FEAT_REQ,\n\tMHL_READ_DEVCAP,\n\tMHL_READ_XDEVCAP\n};\n\n \nenum {\n\tMHL_MSC_MSG_RCP = 0x10,  \n\tMHL_MSC_MSG_RCPK = 0x11,  \n\tMHL_MSC_MSG_RCPE = 0x12,  \n\tMHL_MSC_MSG_RAP = 0x20,  \n\tMHL_MSC_MSG_RAPK = 0x21,  \n\tMHL_MSC_MSG_RBP = 0x22,  \n\tMHL_MSC_MSG_RBPK = 0x23,  \n\tMHL_MSC_MSG_RBPE = 0x24,  \n\tMHL_MSC_MSG_UCP = 0x30,  \n\tMHL_MSC_MSG_UCPK = 0x31,  \n\tMHL_MSC_MSG_UCPE = 0x32,  \n\tMHL_MSC_MSG_RUSB = 0x40,  \n\tMHL_MSC_MSG_RUSBK = 0x41,  \n\tMHL_MSC_MSG_RHID = 0x42,  \n\tMHL_MSC_MSG_RHIDK = 0x43,  \n\tMHL_MSC_MSG_ATT = 0x50,  \n\tMHL_MSC_MSG_ATTK = 0x51,  \n\tMHL_MSC_MSG_BIST_TRIGGER = 0x60,\n\tMHL_MSC_MSG_BIST_REQUEST_STAT = 0x61,\n\tMHL_MSC_MSG_BIST_READY = 0x62,\n\tMHL_MSC_MSG_BIST_STOP = 0x63,\n};\n\n \n#define MHL_RAP_POLL\t\t0x00\t \n#define MHL_RAP_CONTENT_ON\t0x10\t \n#define MHL_RAP_CONTENT_OFF\t0x11\t \n#define MHL_RAP_CBUS_MODE_DOWN\t0x20\n#define MHL_RAP_CBUS_MODE_UP\t0x21\n\n \n#define MHL_RAPK_NO_ERR\t\t0x00\t \n#define MHL_RAPK_UNRECOGNIZED\t0x01\t \n#define MHL_RAPK_UNSUPPORTED\t0x02\t \n#define MHL_RAPK_BUSY\t\t0x03\t \n\n \n#define MHL_RCP_KEY_RELEASED_MASK\t0x80\n#define MHL_RCP_KEY_ID_MASK\t\t0x7F\n\n \n \n#define MHL_RCPE_STATUS_NO_ERROR\t\t0x00\n \n#define MHL_RCPE_STATUS_INEFFECTIVE_KEY_CODE\t0x01\n \n#define MHL_RCPE_STATUS_BUSY\t\t\t0x02\n\n \n \n#define MHL_RBPE_STATUS_NO_ERROR\t\t0x00\n \n#define MHL_RBPE_STATUS_INEFFECTIVE_BUTTON_CODE\t0x01\n \n#define MHL_RBPE_STATUS_BUSY\t\t\t0x02\n\n \n \n#define MHL_UCPE_STATUS_NO_ERROR\t\t0x00\n \n#define MHL_UCPE_STATUS_INEFFECTIVE_KEY_CODE\t0x01\n\nenum mhl_burst_id {\n\tMHL_BURST_ID_3D_VIC = 0x10,\n\tMHL_BURST_ID_3D_DTD = 0x11,\n\tMHL_BURST_ID_HEV_VIC = 0x20,\n\tMHL_BURST_ID_HEV_DTDA = 0x21,\n\tMHL_BURST_ID_HEV_DTDB = 0x22,\n\tMHL_BURST_ID_VC_ASSIGN = 0x38,\n\tMHL_BURST_ID_VC_CONFIRM = 0x39,\n\tMHL_BURST_ID_AUD_DELAY = 0x40,\n\tMHL_BURST_ID_ADT_BURSTID = 0x41,\n\tMHL_BURST_ID_BIST_SETUP = 0x51,\n\tMHL_BURST_ID_BIST_RETURN_STAT = 0x52,\n\tMHL_BURST_ID_EMSC_SUPPORT = 0x61,\n\tMHL_BURST_ID_HID_PAYLOAD = 0x62,\n\tMHL_BURST_ID_BLK_RCV_BUFFER_INFO = 0x63,\n\tMHL_BURST_ID_BITS_PER_PIXEL_FMT = 0x64,\n};\n\nstruct mhl_burst_blk_rcv_buffer_info {\n\t__be16 id;\n\t__le16 size;\n} __packed;\n\nstruct mhl3_burst_header {\n\t__be16 id;\n\tu8 checksum;\n\tu8 total_entries;\n\tu8 sequence_index;\n} __packed;\n\nstruct mhl_burst_bits_per_pixel_fmt {\n\tstruct mhl3_burst_header hdr;\n\tu8 num_entries;\n\tstruct {\n\t\tu8 stream_id;\n\t\tu8 pixel_format;\n\t} __packed desc[];\n} __packed;\n\nstruct mhl_burst_emsc_support {\n\tstruct mhl3_burst_header hdr;\n\tu8 num_entries;\n\t__be16 burst_id[];\n} __packed;\n\nstruct mhl_burst_audio_descr {\n\tstruct mhl3_burst_header hdr;\n\tu8 flags;\n\tu8 short_desc[9];\n} __packed;\n\n \n\n#define MHL3_IEEE_OUI\t\t0x7ca61d\n#define MHL3_INFOFRAME_SIZE\t15\n\nenum mhl3_video_format {\n\tMHL3_VIDEO_FORMAT_NONE,\n\tMHL3_VIDEO_FORMAT_3D,\n\tMHL3_VIDEO_FORMAT_MULTI_VIEW,\n\tMHL3_VIDEO_FORMAT_DUAL_3D\n};\n\nenum mhl3_3d_format_type {\n\tMHL3_3D_FORMAT_TYPE_FS,  \n\tMHL3_3D_FORMAT_TYPE_TB,  \n\tMHL3_3D_FORMAT_TYPE_LR,  \n\tMHL3_3D_FORMAT_TYPE_FS_TB,  \n\tMHL3_3D_FORMAT_TYPE_FS_LR,  \n\tMHL3_3D_FORMAT_TYPE_TB_LR  \n};\n\nstruct mhl3_infoframe {\n\tunsigned char version;\n\tenum mhl3_video_format video_format;\n\tenum mhl3_3d_format_type format_type;\n\tbool sep_audio;\n\tint hev_format;\n\tint av_delay;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}