22:01:32 **** Build of configuration Debug for project Hello_Zynq_application_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 54254 C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/Hello_Zynq.xpfm standalone_domain C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application_system/Debug/system.bif
sdcard_gen --xpfm C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/Hello_Zynq.xpfm --sys_config Hello_Zynq --bif C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application_system/Debug/system.bif --bitstream C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit --elf C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
Running C:/Xilinx/Vitis/2019.2/bin/bootgen  -image C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

22:01:37 Build Finished (took 4s.689ms)

