{
   "data" : {
      "userid" : {
         "name" : "Wilson Snyder",
         "id" : "WSNYDER"
      },
      "description" : "Build and access netlist interconnects",
      "communities" : "",
      "chapterid" : {
         "name" : "Language_Interfaces",
         "id" : "9"
      },
      "similar" : "",
      "DSLIP" : "RdpOp",
      "modid" : "Verilog::Netlist",
      "enteredon" : "Mon Apr  8 14:04:15 2002 GMT",
      "enteredby" : {
         "name" : "Wilson Snyder",
         "id" : "WSNYDER"
      },
      "PS" : "The following links are only valid for module list maintainers:",
      "rationale" : "This is a higher level abstraction of the Verilog modules, allowing\n    extraction of netlist information at a higher level then other\n    previous methods.\n\n    It's also the baseclass for the listed SystemC::Netlist."
   },
   "meta" : {
      "message_id" : "200204081404.QAA27406@pause.perl.org",
      "epoch" : 1018274656,
      "from" : "upload@p11.speed-link.de",
      "subject" : "Module submission Verilog::Netlist",
      "file" : "11076.txt",
      "type" : "module_submission"
   }
}
