Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Wed Oct 18 10:05:03 2023
| Host              : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/course-lab_3/vvd_fir/vvd_fir/timing_report.txt
| Design            : fir
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (130)
6. checking no_output_delay (159)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (130)
--------------------------------
 There are 130 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[1]
wdata[2]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (159)
---------------------------------
 There are 159 ports with no output delay specified. (HIGH)

data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.529        0.000                      0                  179        0.002        0.000                      0                  179        2.725        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axis_clk  {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.529        0.000                      0                  179        0.002        0.000                      0                  179        2.725        0.000                       0                   127  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 coe_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            acc_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (axis_clk rise@6.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 4.135ns (77.507%)  route 1.200ns (22.493%))
  Logic Levels:           15  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 9.202 - 6.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.114     4.024 r  coe_cnt_reg[1]/Q
                         net (fo=79, unplaced)        0.194     4.218    coe_cnt[1]
                                                                      r  mul_result_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.188     4.406 f  mul_result_i_1/O
                         net (fo=2, unplaced)         0.252     4.658    mul_result__0/B[16]
                                                                      f  mul_result__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     4.874 r  mul_result__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.874    mul_result__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  mul_result__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     4.971 r  mul_result__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     4.971    mul_result__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  mul_result__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     5.744 f  mul_result__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     5.744    mul_result__0/DSP_MULTIPLIER.U<43>
                                                                      f  mul_result__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     5.811 r  mul_result__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     5.811    mul_result__0/DSP_M_DATA.U_DATA<43>
                                                                      r  mul_result__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.538 f  mul_result__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.538    mul_result__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mul_result__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.705 r  mul_result__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.719    mul_result__1/PCIN[47]
                                                                      r  mul_result__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     7.458 f  mul_result__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     7.458    mul_result__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mul_result__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     7.604 r  mul_result__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     7.862    mul_result__1_n_105
                                                                      r  acc_reg[23]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     7.945 r  acc_reg[23]_i_18/O
                         net (fo=1, unplaced)         0.021     7.966    acc_reg[23]_i_18_n_0
                                                                      r  acc_reg_reg[23]_i_11/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.269     8.235 r  acc_reg_reg[23]_i_11/CO[7]
                         net (fo=1, unplaced)         0.006     8.241    acc_reg_reg[23]_i_11_n_0
                                                                      r  acc_reg_reg[31]_i_14/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     8.347 r  acc_reg_reg[31]_i_14/O[1]
                         net (fo=1, unplaced)         0.216     8.563    mul_result__3[25]
                                                                      r  acc_reg[31]_i_12/I1
                         LUT2 (Prop_LUT2_I1_O)        0.058     8.621 r  acc_reg[31]_i_12/O
                         net (fo=1, unplaced)         0.021     8.642    acc_reg[31]_i_12_n_0
                                                                      r  acc_reg_reg[31]_i_5/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[7])
                                                      0.327     8.969 r  acc_reg_reg[31]_i_5/O[7]
                         net (fo=1, unplaced)         0.151     9.120    acc_reg0[31]
                                                                      r  acc_reg[31]_i_2/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     9.178 r  acc_reg[31]_i_2/O
                         net (fo=1, unplaced)         0.067     9.245    p_1_in[31]
                         FDCE                                         r  acc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     6.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     6.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.439     9.202    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[31]/C
                         clock pessimism              0.562     9.765    
                         clock uncertainty           -0.035     9.729    
                         FDCE (Setup_FDCE_C_D)        0.044     9.773    acc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 coe_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            acc_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (axis_clk rise@6.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 4.087ns (76.622%)  route 1.247ns (23.378%))
  Logic Levels:           15  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 9.202 - 6.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.114     4.024 r  coe_cnt_reg[1]/Q
                         net (fo=79, unplaced)        0.194     4.218    coe_cnt[1]
                                                                      r  mul_result_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.188     4.406 f  mul_result_i_1/O
                         net (fo=2, unplaced)         0.252     4.658    mul_result__0/B[16]
                                                                      f  mul_result__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     4.874 r  mul_result__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.874    mul_result__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  mul_result__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     4.971 r  mul_result__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     4.971    mul_result__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  mul_result__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     5.744 f  mul_result__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     5.744    mul_result__0/DSP_MULTIPLIER.U<43>
                                                                      f  mul_result__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     5.811 r  mul_result__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     5.811    mul_result__0/DSP_M_DATA.U_DATA<43>
                                                                      r  mul_result__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.538 f  mul_result__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.538    mul_result__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mul_result__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.705 r  mul_result__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.719    mul_result__1/PCIN[47]
                                                                      r  mul_result__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     7.458 f  mul_result__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     7.458    mul_result__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mul_result__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     7.604 r  mul_result__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     7.862    mul_result__1_n_105
                                                                      r  acc_reg[23]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     7.945 r  acc_reg[23]_i_18/O
                         net (fo=1, unplaced)         0.021     7.966    acc_reg[23]_i_18_n_0
                                                                      r  acc_reg_reg[23]_i_11/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.269     8.235 r  acc_reg_reg[23]_i_11/CO[7]
                         net (fo=1, unplaced)         0.006     8.241    acc_reg_reg[23]_i_11_n_0
                                                                      r  acc_reg_reg[31]_i_14/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     8.347 r  acc_reg_reg[31]_i_14/O[1]
                         net (fo=1, unplaced)         0.216     8.563    mul_result__3[25]
                                                                      r  acc_reg[31]_i_12/I1
                         LUT2 (Prop_LUT2_I1_O)        0.058     8.621 r  acc_reg[31]_i_12/O
                         net (fo=1, unplaced)         0.021     8.642    acc_reg[31]_i_12_n_0
                                                                      r  acc_reg_reg[31]_i_5/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     8.921 r  acc_reg_reg[31]_i_5/O[4]
                         net (fo=1, unplaced)         0.198     9.119    acc_reg0[28]
                                                                      r  acc_reg[28]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     9.177 r  acc_reg[28]_i_1/O
                         net (fo=1, unplaced)         0.067     9.244    p_1_in[28]
                         FDCE                                         r  acc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     6.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     6.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.439     9.202    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[28]/C
                         clock pessimism              0.562     9.765    
                         clock uncertainty           -0.035     9.729    
                         FDCE (Setup_FDCE_C_D)        0.044     9.773    acc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 coe_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            acc_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (axis_clk rise@6.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 4.114ns (77.418%)  route 1.200ns (22.582%))
  Logic Levels:           15  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 9.202 - 6.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.114     4.024 r  coe_cnt_reg[1]/Q
                         net (fo=79, unplaced)        0.194     4.218    coe_cnt[1]
                                                                      r  mul_result_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.188     4.406 f  mul_result_i_1/O
                         net (fo=2, unplaced)         0.252     4.658    mul_result__0/B[16]
                                                                      f  mul_result__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     4.874 r  mul_result__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.874    mul_result__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  mul_result__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     4.971 r  mul_result__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     4.971    mul_result__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  mul_result__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     5.744 f  mul_result__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     5.744    mul_result__0/DSP_MULTIPLIER.U<43>
                                                                      f  mul_result__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     5.811 r  mul_result__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     5.811    mul_result__0/DSP_M_DATA.U_DATA<43>
                                                                      r  mul_result__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.538 f  mul_result__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.538    mul_result__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mul_result__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.705 r  mul_result__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.719    mul_result__1/PCIN[47]
                                                                      r  mul_result__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     7.458 f  mul_result__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     7.458    mul_result__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mul_result__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     7.604 r  mul_result__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     7.862    mul_result__1_n_105
                                                                      r  acc_reg[23]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     7.945 r  acc_reg[23]_i_18/O
                         net (fo=1, unplaced)         0.021     7.966    acc_reg[23]_i_18_n_0
                                                                      r  acc_reg_reg[23]_i_11/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.269     8.235 r  acc_reg_reg[23]_i_11/CO[7]
                         net (fo=1, unplaced)         0.006     8.241    acc_reg_reg[23]_i_11_n_0
                                                                      r  acc_reg_reg[31]_i_14/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     8.347 r  acc_reg_reg[31]_i_14/O[1]
                         net (fo=1, unplaced)         0.216     8.563    mul_result__3[25]
                                                                      r  acc_reg[31]_i_12/I1
                         LUT2 (Prop_LUT2_I1_O)        0.058     8.621 r  acc_reg[31]_i_12/O
                         net (fo=1, unplaced)         0.021     8.642    acc_reg[31]_i_12_n_0
                                                                      r  acc_reg_reg[31]_i_5/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[6])
                                                      0.306     8.948 r  acc_reg_reg[31]_i_5/O[6]
                         net (fo=1, unplaced)         0.151     9.099    acc_reg0[30]
                                                                      r  acc_reg[30]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     9.157 r  acc_reg[30]_i_1/O
                         net (fo=1, unplaced)         0.067     9.224    p_1_in[30]
                         FDCE                                         r  acc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     6.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     6.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.439     9.202    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[30]/C
                         clock pessimism              0.562     9.765    
                         clock uncertainty           -0.035     9.729    
                         FDCE (Setup_FDCE_C_D)        0.044     9.773    acc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 coe_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            acc_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (axis_clk rise@6.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 4.057ns (76.518%)  route 1.245ns (23.482%))
  Logic Levels:           15  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 9.202 - 6.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.114     4.024 r  coe_cnt_reg[1]/Q
                         net (fo=79, unplaced)        0.194     4.218    coe_cnt[1]
                                                                      r  mul_result_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.188     4.406 f  mul_result_i_1/O
                         net (fo=2, unplaced)         0.252     4.658    mul_result__0/B[16]
                                                                      f  mul_result__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     4.874 r  mul_result__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.874    mul_result__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  mul_result__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     4.971 r  mul_result__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     4.971    mul_result__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  mul_result__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     5.744 f  mul_result__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     5.744    mul_result__0/DSP_MULTIPLIER.U<43>
                                                                      f  mul_result__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     5.811 r  mul_result__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     5.811    mul_result__0/DSP_M_DATA.U_DATA<43>
                                                                      r  mul_result__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.538 f  mul_result__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.538    mul_result__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mul_result__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.705 r  mul_result__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.719    mul_result__1/PCIN[47]
                                                                      r  mul_result__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     7.458 f  mul_result__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     7.458    mul_result__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mul_result__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     7.604 r  mul_result__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     7.862    mul_result__1_n_105
                                                                      r  acc_reg[23]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     7.945 r  acc_reg[23]_i_18/O
                         net (fo=1, unplaced)         0.021     7.966    acc_reg[23]_i_18_n_0
                                                                      r  acc_reg_reg[23]_i_11/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     8.245 r  acc_reg_reg[23]_i_11/O[4]
                         net (fo=1, unplaced)         0.198     8.443    mul_result__3[20]
                                                                      r  acc_reg[23]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.057     8.500 r  acc_reg[23]_i_6/O
                         net (fo=1, unplaced)         0.019     8.519    acc_reg[23]_i_6_n_0
                                                                      r  acc_reg_reg[23]_i_2/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.240     8.759 r  acc_reg_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     8.765    acc_reg_reg[23]_i_2_n_0
                                                                      r  acc_reg_reg[31]_i_5/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     8.871 r  acc_reg_reg[31]_i_5/O[1]
                         net (fo=1, unplaced)         0.216     9.087    acc_reg0[25]
                                                                      r  acc_reg[25]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     9.145 r  acc_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.067     9.212    p_1_in[25]
                         FDCE                                         r  acc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     6.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     6.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.439     9.202    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[25]/C
                         clock pessimism              0.562     9.765    
                         clock uncertainty           -0.035     9.729    
                         FDCE (Setup_FDCE_C_D)        0.044     9.773    acc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 coe_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            acc_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (axis_clk rise@6.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 4.134ns (78.192%)  route 1.153ns (21.808%))
  Logic Levels:           15  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 9.202 - 6.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.114     4.024 r  coe_cnt_reg[1]/Q
                         net (fo=79, unplaced)        0.194     4.218    coe_cnt[1]
                                                                      r  mul_result_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.188     4.406 f  mul_result_i_1/O
                         net (fo=2, unplaced)         0.252     4.658    mul_result__0/B[16]
                                                                      f  mul_result__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     4.874 r  mul_result__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.874    mul_result__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  mul_result__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     4.971 r  mul_result__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     4.971    mul_result__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  mul_result__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     5.744 f  mul_result__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     5.744    mul_result__0/DSP_MULTIPLIER.U<43>
                                                                      f  mul_result__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     5.811 r  mul_result__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     5.811    mul_result__0/DSP_M_DATA.U_DATA<43>
                                                                      r  mul_result__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.538 f  mul_result__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.538    mul_result__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mul_result__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.705 r  mul_result__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.719    mul_result__1/PCIN[47]
                                                                      r  mul_result__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     7.458 f  mul_result__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     7.458    mul_result__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mul_result__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     7.604 r  mul_result__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     7.862    mul_result__1_n_105
                                                                      r  acc_reg[23]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     7.945 r  acc_reg[23]_i_18/O
                         net (fo=1, unplaced)         0.021     7.966    acc_reg[23]_i_18_n_0
                                                                      r  acc_reg_reg[23]_i_11/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.269     8.235 r  acc_reg_reg[23]_i_11/CO[7]
                         net (fo=1, unplaced)         0.006     8.241    acc_reg_reg[23]_i_11_n_0
                                                                      r  acc_reg_reg[31]_i_14/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     8.347 r  acc_reg_reg[31]_i_14/O[1]
                         net (fo=1, unplaced)         0.216     8.563    mul_result__3[25]
                                                                      r  acc_reg[31]_i_12/I1
                         LUT2 (Prop_LUT2_I1_O)        0.058     8.621 r  acc_reg[31]_i_12/O
                         net (fo=1, unplaced)         0.021     8.642    acc_reg[31]_i_12_n_0
                                                                      r  acc_reg_reg[31]_i_5/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[5])
                                                      0.326     8.968 r  acc_reg_reg[31]_i_5/O[5]
                         net (fo=1, unplaced)         0.104     9.072    acc_reg0[29]
                                                                      r  acc_reg[29]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     9.130 r  acc_reg[29]_i_1/O
                         net (fo=1, unplaced)         0.067     9.197    p_1_in[29]
                         FDCE                                         r  acc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     6.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     6.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.439     9.202    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[29]/C
                         clock pessimism              0.562     9.765    
                         clock uncertainty           -0.035     9.729    
                         FDCE (Setup_FDCE_C_D)        0.044     9.773    acc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 coe_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            acc_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (axis_clk rise@6.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 4.029ns (76.365%)  route 1.247ns (23.635%))
  Logic Levels:           15  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 9.202 - 6.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.114     4.024 r  coe_cnt_reg[1]/Q
                         net (fo=79, unplaced)        0.194     4.218    coe_cnt[1]
                                                                      r  mul_result_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.188     4.406 f  mul_result_i_1/O
                         net (fo=2, unplaced)         0.252     4.658    mul_result__0/B[16]
                                                                      f  mul_result__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     4.874 r  mul_result__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.874    mul_result__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  mul_result__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     4.971 r  mul_result__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     4.971    mul_result__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  mul_result__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     5.744 f  mul_result__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     5.744    mul_result__0/DSP_MULTIPLIER.U<43>
                                                                      f  mul_result__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     5.811 r  mul_result__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     5.811    mul_result__0/DSP_M_DATA.U_DATA<43>
                                                                      r  mul_result__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.538 f  mul_result__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.538    mul_result__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mul_result__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.705 r  mul_result__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.719    mul_result__1/PCIN[47]
                                                                      r  mul_result__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     7.458 f  mul_result__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     7.458    mul_result__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mul_result__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     7.604 r  mul_result__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     7.862    mul_result__1_n_105
                                                                      r  acc_reg[23]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     7.945 r  acc_reg[23]_i_18/O
                         net (fo=1, unplaced)         0.021     7.966    acc_reg[23]_i_18_n_0
                                                                      r  acc_reg_reg[23]_i_11/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     8.245 r  acc_reg_reg[23]_i_11/O[4]
                         net (fo=1, unplaced)         0.198     8.443    mul_result__3[20]
                                                                      r  acc_reg[23]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.057     8.500 r  acc_reg[23]_i_6/O
                         net (fo=1, unplaced)         0.019     8.519    acc_reg[23]_i_6_n_0
                                                                      r  acc_reg_reg[23]_i_2/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.240     8.759 r  acc_reg_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     8.765    acc_reg_reg[23]_i_2_n_0
                                                                      r  acc_reg_reg[31]_i_5/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.078     8.843 r  acc_reg_reg[31]_i_5/O[0]
                         net (fo=1, unplaced)         0.218     9.061    acc_reg0[24]
                                                                      r  acc_reg[24]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     9.119 r  acc_reg[24]_i_1/O
                         net (fo=1, unplaced)         0.067     9.186    p_1_in[24]
                         FDCE                                         r  acc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     6.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     6.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.439     9.202    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[24]/C
                         clock pessimism              0.562     9.765    
                         clock uncertainty           -0.035     9.729    
                         FDCE (Setup_FDCE_C_D)        0.044     9.773    acc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 coe_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            acc_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (axis_clk rise@6.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 4.044ns (76.693%)  route 1.229ns (23.307%))
  Logic Levels:           15  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 9.202 - 6.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.114     4.024 r  coe_cnt_reg[1]/Q
                         net (fo=79, unplaced)        0.194     4.218    coe_cnt[1]
                                                                      r  mul_result_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.188     4.406 f  mul_result_i_1/O
                         net (fo=2, unplaced)         0.252     4.658    mul_result__0/B[16]
                                                                      f  mul_result__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     4.874 r  mul_result__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.874    mul_result__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  mul_result__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     4.971 r  mul_result__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     4.971    mul_result__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  mul_result__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     5.744 f  mul_result__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     5.744    mul_result__0/DSP_MULTIPLIER.U<43>
                                                                      f  mul_result__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     5.811 r  mul_result__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     5.811    mul_result__0/DSP_M_DATA.U_DATA<43>
                                                                      r  mul_result__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.538 f  mul_result__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.538    mul_result__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mul_result__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.705 r  mul_result__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.719    mul_result__1/PCIN[47]
                                                                      r  mul_result__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     7.458 f  mul_result__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     7.458    mul_result__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mul_result__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     7.604 r  mul_result__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     7.862    mul_result__1_n_105
                                                                      r  acc_reg[23]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     7.945 r  acc_reg[23]_i_18/O
                         net (fo=1, unplaced)         0.021     7.966    acc_reg[23]_i_18_n_0
                                                                      r  acc_reg_reg[23]_i_11/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     8.245 r  acc_reg_reg[23]_i_11/O[4]
                         net (fo=1, unplaced)         0.198     8.443    mul_result__3[20]
                                                                      r  acc_reg[23]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.057     8.500 r  acc_reg[23]_i_6/O
                         net (fo=1, unplaced)         0.019     8.519    acc_reg[23]_i_6_n_0
                                                                      r  acc_reg_reg[23]_i_2/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.240     8.759 r  acc_reg_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     8.765    acc_reg_reg[23]_i_2_n_0
                                                                      r  acc_reg_reg[31]_i_5/CI
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.093     8.858 r  acc_reg_reg[31]_i_5/O[2]
                         net (fo=1, unplaced)         0.200     9.058    acc_reg0[26]
                                                                      r  acc_reg[26]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     9.116 r  acc_reg[26]_i_1/O
                         net (fo=1, unplaced)         0.067     9.183    p_1_in[26]
                         FDCE                                         r  acc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     6.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     6.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.439     9.202    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[26]/C
                         clock pessimism              0.562     9.765    
                         clock uncertainty           -0.035     9.729    
                         FDCE (Setup_FDCE_C_D)        0.044     9.773    acc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 coe_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            acc_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (axis_clk rise@6.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 4.065ns (78.263%)  route 1.129ns (21.737%))
  Logic Levels:           15  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 9.202 - 6.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.114     4.024 r  coe_cnt_reg[1]/Q
                         net (fo=79, unplaced)        0.194     4.218    coe_cnt[1]
                                                                      r  mul_result_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.188     4.406 f  mul_result_i_1/O
                         net (fo=2, unplaced)         0.252     4.658    mul_result__0/B[16]
                                                                      f  mul_result__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     4.874 r  mul_result__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.874    mul_result__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  mul_result__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     4.971 r  mul_result__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     4.971    mul_result__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  mul_result__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     5.744 f  mul_result__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     5.744    mul_result__0/DSP_MULTIPLIER.U<43>
                                                                      f  mul_result__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     5.811 r  mul_result__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     5.811    mul_result__0/DSP_M_DATA.U_DATA<43>
                                                                      r  mul_result__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.538 f  mul_result__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.538    mul_result__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mul_result__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.705 r  mul_result__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.719    mul_result__1/PCIN[47]
                                                                      r  mul_result__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     7.458 f  mul_result__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     7.458    mul_result__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mul_result__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     7.604 r  mul_result__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     7.862    mul_result__1_n_105
                                                                      r  acc_reg[23]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     7.945 r  acc_reg[23]_i_18/O
                         net (fo=1, unplaced)         0.021     7.966    acc_reg[23]_i_18_n_0
                                                                      r  acc_reg_reg[23]_i_11/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     8.245 r  acc_reg_reg[23]_i_11/O[4]
                         net (fo=1, unplaced)         0.198     8.443    mul_result__3[20]
                                                                      r  acc_reg[23]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.057     8.500 r  acc_reg[23]_i_6/O
                         net (fo=1, unplaced)         0.019     8.519    acc_reg[23]_i_6_n_0
                                                                      r  acc_reg_reg[23]_i_2/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.240     8.759 r  acc_reg_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     8.765    acc_reg_reg[23]_i_2_n_0
                                                                      r  acc_reg_reg[31]_i_5/CI
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.114     8.879 r  acc_reg_reg[31]_i_5/O[3]
                         net (fo=1, unplaced)         0.100     8.979    acc_reg0[27]
                                                                      r  acc_reg[27]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     9.037 r  acc_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.067     9.104    p_1_in[27]
                         FDCE                                         r  acc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     6.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     6.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.439     9.202    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[27]/C
                         clock pessimism              0.562     9.765    
                         clock uncertainty           -0.035     9.729    
                         FDCE (Setup_FDCE_C_D)        0.044     9.773    acc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 coe_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            acc_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (axis_clk rise@6.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 3.906ns (76.890%)  route 1.174ns (23.110%))
  Logic Levels:           14  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 9.202 - 6.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.114     4.024 r  coe_cnt_reg[1]/Q
                         net (fo=79, unplaced)        0.194     4.218    coe_cnt[1]
                                                                      r  mul_result_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.188     4.406 f  mul_result_i_1/O
                         net (fo=2, unplaced)         0.252     4.658    mul_result__0/B[16]
                                                                      f  mul_result__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     4.874 r  mul_result__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.874    mul_result__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  mul_result__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     4.971 r  mul_result__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     4.971    mul_result__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  mul_result__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     5.744 f  mul_result__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     5.744    mul_result__0/DSP_MULTIPLIER.U<43>
                                                                      f  mul_result__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     5.811 r  mul_result__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     5.811    mul_result__0/DSP_M_DATA.U_DATA<43>
                                                                      r  mul_result__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.538 f  mul_result__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.538    mul_result__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mul_result__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.705 r  mul_result__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.719    mul_result__1/PCIN[47]
                                                                      r  mul_result__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     7.458 f  mul_result__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     7.458    mul_result__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mul_result__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     7.604 r  mul_result__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     7.862    mul_result__1_n_105
                                                                      r  acc_reg[23]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     7.945 r  acc_reg[23]_i_18/O
                         net (fo=1, unplaced)         0.021     7.966    acc_reg[23]_i_18_n_0
                                                                      r  acc_reg_reg[23]_i_11/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     8.245 r  acc_reg_reg[23]_i_11/O[4]
                         net (fo=1, unplaced)         0.198     8.443    mul_result__3[20]
                                                                      r  acc_reg[23]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.057     8.500 r  acc_reg[23]_i_6/O
                         net (fo=1, unplaced)         0.019     8.519    acc_reg[23]_i_6_n_0
                                                                      r  acc_reg_reg[23]_i_2/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.195     8.714 r  acc_reg_reg[23]_i_2/O[7]
                         net (fo=1, unplaced)         0.151     8.865    acc_reg0[23]
                                                                      r  acc_reg[23]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     8.923 r  acc_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.067     8.990    p_1_in[23]
                         FDCE                                         r  acc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     6.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     6.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.439     9.202    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[23]/C
                         clock pessimism              0.562     9.765    
                         clock uncertainty           -0.035     9.729    
                         FDCE (Setup_FDCE_C_D)        0.044     9.773    acc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 coe_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            acc_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (axis_clk rise@6.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 3.836ns (75.765%)  route 1.227ns (24.235%))
  Logic Levels:           14  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 9.202 - 6.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.114     4.024 r  coe_cnt_reg[1]/Q
                         net (fo=79, unplaced)        0.194     4.218    coe_cnt[1]
                                                                      r  mul_result_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.188     4.406 f  mul_result_i_1/O
                         net (fo=2, unplaced)         0.252     4.658    mul_result__0/B[16]
                                                                      f  mul_result__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     4.874 r  mul_result__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.874    mul_result__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  mul_result__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     4.971 r  mul_result__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     4.971    mul_result__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  mul_result__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     5.744 f  mul_result__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     5.744    mul_result__0/DSP_MULTIPLIER.U<43>
                                                                      f  mul_result__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     5.811 r  mul_result__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     5.811    mul_result__0/DSP_M_DATA.U_DATA<43>
                                                                      r  mul_result__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.538 f  mul_result__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.538    mul_result__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mul_result__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.705 r  mul_result__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.719    mul_result__1/PCIN[47]
                                                                      r  mul_result__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     7.458 f  mul_result__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     7.458    mul_result__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mul_result__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     7.604 r  mul_result__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     7.862    mul_result__1_n_105
                                                                      r  acc_reg[23]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     7.945 r  acc_reg[23]_i_18/O
                         net (fo=1, unplaced)         0.021     7.966    acc_reg[23]_i_18_n_0
                                                                      r  acc_reg_reg[23]_i_11/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.175     8.141 r  acc_reg_reg[23]_i_11/O[2]
                         net (fo=1, unplaced)         0.200     8.341    mul_result__3[18]
                                                                      r  acc_reg[23]_i_8/I1
                         LUT2 (Prop_LUT2_I1_O)        0.056     8.397 r  acc_reg[23]_i_8/O
                         net (fo=1, unplaced)         0.023     8.420    acc_reg[23]_i_8_n_0
                                                                      r  acc_reg_reg[23]_i_2/S[2]
                         CARRY8 (Prop_CARRY8_S[2]_O[4])
                                                      0.230     8.650 r  acc_reg_reg[23]_i_2/O[4]
                         net (fo=1, unplaced)         0.198     8.848    acc_reg0[20]
                                                                      r  acc_reg[20]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     8.906 r  acc_reg[20]_i_1/O
                         net (fo=1, unplaced)         0.067     8.973    p_1_in[20]
                         FDCE                                         r  acc_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     6.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     6.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.439     9.202    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[20]/C
                         clock pessimism              0.562     9.765    
                         clock uncertainty           -0.035     9.729    
                         FDCE (Setup_FDCE_C_D)        0.044     9.773    acc_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  0.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.120ns (62.827%)  route 0.071ns (37.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.084     1.768 r  cnt_reg[2]/Q
                         net (fo=6, unplaced)         0.053     1.821    cnt[2]
                                                                      r  cnt[3]_i_2/I3
                         LUT5 (Prop_LUT5_I3_O)        0.036     1.857 r  cnt[3]_i_2/O
                         net (fo=1, unplaced)         0.018     1.875    cnt[3]_i_2_n_0
                         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.294     1.829    
                         FDCE (Hold_FDCE_C_D)         0.044     1.873    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.121ns (63.021%)  route 0.071ns (36.979%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.084     1.768 r  cnt_reg[1]/Q
                         net (fo=6, unplaced)         0.053     1.821    cnt[1]
                                                                      r  cnt[2]_i_1/I2
                         LUT4 (Prop_LUT4_I2_O)        0.037     1.858 r  cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.018     1.876    cnt[2]_i_1_n_0
                         FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.294     1.829    
                         FDCE (Hold_FDCE_C_D)         0.044     1.873    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.120ns (62.176%)  route 0.073ns (37.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.084     1.768 r  cnt_reg[0]/Q
                         net (fo=7, unplaced)         0.055     1.823    cnt[0]
                                                                      r  cnt[1]_i_1/I1
                         LUT3 (Prop_LUT3_I1_O)        0.036     1.859 r  cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.018     1.877    cnt[1]_i_1_n_0
                         FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.294     1.829    
                         FDCE (Hold_FDCE_C_D)         0.044     1.873    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.121ns (62.371%)  route 0.073ns (37.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.084     1.768 f  cnt_reg[0]/Q
                         net (fo=7, unplaced)         0.055     1.823    cnt[0]
                                                                      f  cnt[0]_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.037     1.860 r  cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.018     1.878    cnt[0]_i_1_n_0
                         FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDCE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.294     1.829    
                         FDCE (Hold_FDCE_C_D)         0.044     1.873    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 coe_point_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            coe_point_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.120ns (60.914%)  route 0.077ns (39.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_point_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.084     1.768 r  coe_point_reg[0]/Q
                         net (fo=10, unplaced)        0.059     1.827    coe_point[0]
                                                                      r  coe_point[3]_i_2/I3
                         LUT5 (Prop_LUT5_I3_O)        0.036     1.863 r  coe_point[3]_i_2/O
                         net (fo=1, unplaced)         0.018     1.881    coe_point[3]_i_2_n_0
                         FDCE                                         r  coe_point_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_point_reg[3]/C
                         clock pessimism             -0.294     1.829    
                         FDCE (Hold_FDCE_C_D)         0.044     1.873    coe_point_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 coe_point_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            coe_point_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.121ns (61.111%)  route 0.077ns (38.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_point_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.084     1.768 r  coe_point_reg[1]/Q
                         net (fo=10, unplaced)        0.059     1.827    coe_point[1]
                                                                      r  coe_point[1]_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.037     1.864 r  coe_point[1]_i_1/O
                         net (fo=1, unplaced)         0.018     1.882    coe_point[1]_i_1_n_0
                         FDCE                                         r  coe_point_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_point_reg[1]/C
                         clock pessimism             -0.294     1.829    
                         FDCE (Hold_FDCE_C_D)         0.044     1.873    coe_point_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 coe_point_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            coe_point_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.120ns (60.606%)  route 0.078ns (39.394%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_point_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.084     1.768 r  coe_point_reg[2]/Q
                         net (fo=11, unplaced)        0.060     1.828    coe_point[2]
                                                                      r  coe_point[2]_i_1/I2
                         LUT4 (Prop_LUT4_I2_O)        0.036     1.864 r  coe_point[2]_i_1/O
                         net (fo=1, unplaced)         0.018     1.882    coe_point[2]_i_1_n_0
                         FDCE                                         r  coe_point_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_point_reg[2]/C
                         clock pessimism             -0.294     1.829    
                         FDCE (Hold_FDCE_C_D)         0.044     1.873    coe_point_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 eof_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            eof_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.106ns (52.475%)  route 0.096ns (47.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDCE                                         r  eof_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.084     1.768 r  eof_reg/Q
                         net (fo=6, unplaced)         0.078     1.846    eof
                                                                      r  eof_i_1/I3
                         LUT4 (Prop_LUT4_I3_O)        0.022     1.868 r  eof_i_1/O
                         net (fo=1, unplaced)         0.018     1.886    eof_i_1_n_0
                         FDCE                                         r  eof_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDCE                                         r  eof_reg/C
                         clock pessimism             -0.294     1.829    
                         FDCE (Hold_FDCE_C_D)         0.044     1.873    eof_reg
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 coe_point_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            coe_point_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.105ns (50.725%)  route 0.102ns (49.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_point_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.084     1.768 f  coe_point_reg[0]/Q
                         net (fo=10, unplaced)        0.084     1.852    coe_point[0]
                                                                      f  coe_point[0]_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.021     1.873 r  coe_point[0]_i_1/O
                         net (fo=1, unplaced)         0.018     1.891    coe_point[0]_i_1_n_0
                         FDCE                                         r  coe_point_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_point_reg[0]/C
                         clock pessimism             -0.294     1.829    
                         FDCE (Hold_FDCE_C_D)         0.044     1.873    coe_point_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 axiw_c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            addr_temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.121ns (56.018%)  route 0.095ns (43.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDCE                                         r  axiw_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.084     1.768 r  axiw_c_reg[0]/Q
                         net (fo=48, unplaced)        0.077     1.845    axiw_c[0]
                                                                      r  addr_temp[0]_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.037     1.882 r  addr_temp[0]_i_1/O
                         net (fo=1, unplaced)         0.018     1.900    addr_temp[0]_i_1_n_0
                         FDCE                                         r  addr_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_temp_reg[0]/C
                         clock pessimism             -0.294     1.829    
                         FDCE (Hold_FDCE_C_D)         0.044     1.873    addr_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         6.000       4.621                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         6.000       5.450                acc_reg_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         6.000       5.450                acc_reg_reg[10]/C
Min Period        n/a     FDCE/C    n/a            0.550         6.000       5.450                acc_reg_reg[11]/C
Min Period        n/a     FDCE/C    n/a            0.550         6.000       5.450                acc_reg_reg[12]/C
Min Period        n/a     FDCE/C    n/a            0.550         6.000       5.450                acc_reg_reg[13]/C
Min Period        n/a     FDCE/C    n/a            0.550         6.000       5.450                acc_reg_reg[14]/C
Min Period        n/a     FDCE/C    n/a            0.550         6.000       5.450                acc_reg_reg[15]/C
Min Period        n/a     FDCE/C    n/a            0.550         6.000       5.450                acc_reg_reg[16]/C
Min Period        n/a     FDCE/C    n/a            0.550         6.000       5.450                acc_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         3.000       2.725                acc_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         3.000       2.725                acc_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         3.000       2.725                acc_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         3.000       2.725                acc_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         3.000       2.725                acc_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         3.000       2.725                acc_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         3.000       2.725                acc_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         3.000       2.725                acc_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         3.000       2.725                acc_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         3.000       2.725                acc_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         3.000       2.725                acc_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         3.000       2.725                acc_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         3.000       2.725                acc_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         3.000       2.725                acc_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         3.000       2.725                acc_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         3.000       2.725                acc_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         3.000       2.725                acc_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         3.000       2.725                acc_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         3.000       2.725                acc_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         3.000       2.725                acc_reg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.873ns  (logic 4.018ns (68.415%)  route 1.855ns (31.585%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n_IBUF_inst/I
                                                                      r  axis_rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_rst_n_IBUF_inst/OUT
                                                                      r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=124, unplaced)       0.747     1.773    axis_rst_n_IBUF
                                                                      r  data_A_OBUF[6]_inst_i_2/I0
                         LUT3 (Prop_LUT3_I0_O)        0.137     1.910 r  data_A_OBUF[6]_inst_i_2/O
                         net (fo=3, unplaced)         0.160     2.070    data_A_OBUF[6]_inst_i_2_n_0
                                                                      r  data_A_OBUF[4]_inst_i_1/I2
                         LUT6 (Prop_LUT6_I2_O)        0.152     2.222 r  data_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     3.170    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     5.873 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.873    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.826ns  (logic 3.939ns (67.611%)  route 1.887ns (32.389%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n_IBUF_inst/I
                                                                      r  axis_rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_rst_n_IBUF_inst/OUT
                                                                      r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=124, unplaced)       0.785     1.811    axis_rst_n_IBUF
                                                                      r  data_A_OBUF[3]_inst_i_2/I3
                         LUT4 (Prop_LUT4_I3_O)        0.058     1.869 r  data_A_OBUF[3]_inst_i_2/O
                         net (fo=1, unplaced)         0.154     2.023    data_A_OBUF[3]_inst_i_2_n_0
                                                                      r  data_A_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.152     2.175 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     3.123    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     5.826 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.826    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            data_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.797ns  (logic 3.948ns (68.104%)  route 1.849ns (31.896%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n_IBUF_inst/I
                                                                      r  axis_rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_rst_n_IBUF_inst/OUT
                                                                      r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=124, unplaced)       0.747     1.773    axis_rst_n_IBUF
                                                                      r  data_A_OBUF[6]_inst_i_2/I0
                         LUT3 (Prop_LUT3_I0_O)        0.137     1.910 r  data_A_OBUF[6]_inst_i_2/O
                         net (fo=3, unplaced)         0.154     2.064    data_A_OBUF[6]_inst_i_2_n_0
                                                                      r  data_A_OBUF[6]_inst_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.082     2.146 r  data_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     3.094    data_A_OBUF[6]
                                                                      r  data_A_OBUF[6]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     5.797 r  data_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.797    data_A[6]
                                                                      r  data_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            sm_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.658ns  (logic 3.953ns (69.866%)  route 1.705ns (30.134%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n_IBUF_inst/I
                                                                      r  axis_rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_rst_n_IBUF_inst/OUT
                                                                      r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=124, unplaced)       0.757     1.783    axis_rst_n_IBUF
                                                                      r  sm_tvalid_OBUF_inst_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.224     2.007 r  sm_tvalid_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.948     2.955    sm_tvalid_OBUF
                                                                      r  sm_tvalid_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     5.658 r  sm_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     5.658    sm_tvalid
                                                                      r  sm_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.658ns  (logic 3.953ns (69.866%)  route 1.705ns (30.134%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n_IBUF_inst/I
                                                                      r  axis_rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_rst_n_IBUF_inst/OUT
                                                                      r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=124, unplaced)       0.757     1.783    axis_rst_n_IBUF
                                                                      r  tap_A_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.224     2.007 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     2.955    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     5.658 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.658    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.658ns  (logic 3.953ns (69.866%)  route 1.705ns (30.134%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n_IBUF_inst/I
                                                                      r  axis_rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_rst_n_IBUF_inst/OUT
                                                                      r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=124, unplaced)       0.757     1.783    axis_rst_n_IBUF
                                                                      r  tap_A_OBUF[6]_inst_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.224     2.007 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     2.955    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     5.658 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.658    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 3.917ns (69.450%)  route 1.723ns (30.550%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n_IBUF_inst/I
                                                                      r  axis_rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_rst_n_IBUF_inst/OUT
                                                                      r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=124, unplaced)       0.757     1.783    axis_rst_n_IBUF
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.188     1.971 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=5, unplaced)         0.966     2.937    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     5.640 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.640    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 3.917ns (69.450%)  route 1.723ns (30.550%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n_IBUF_inst/I
                                                                      r  axis_rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_rst_n_IBUF_inst/OUT
                                                                      r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=124, unplaced)       0.757     1.783    axis_rst_n_IBUF
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.188     1.971 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=5, unplaced)         0.966     2.937    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     5.640 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.640    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 3.917ns (69.450%)  route 1.723ns (30.550%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n_IBUF_inst/I
                                                                      r  axis_rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_rst_n_IBUF_inst/OUT
                                                                      r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=124, unplaced)       0.757     1.783    axis_rst_n_IBUF
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.188     1.971 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=5, unplaced)         0.966     2.937    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     5.640 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.640    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 3.917ns (69.450%)  route 1.723ns (30.550%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n_IBUF_inst/I
                                                                      r  axis_rst_n_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_rst_n_IBUF_inst/OUT
                                                                      r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=124, unplaced)       0.757     1.783    axis_rst_n_IBUF
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.188     1.971 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=5, unplaced)         0.966     2.937    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     5.640 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.640    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.493ns  (logic 1.789ns (71.759%)  route 0.704ns (28.241%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid_IBUF_inst/I
                                                                      r  arvalid_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  arvalid_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    arvalid_IBUF_inst/OUT
                                                                      r  arvalid_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  arvalid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, unplaced)         0.313     0.762    arvalid_IBUF
                                                                      r  arready_OBUF_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.021     0.783 r  arready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.391     1.174    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     2.493 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.493    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.821ns (72.896%)  route 0.677ns (27.104%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[0]_inst/I
                                                                      r  ss_tdata_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[0]_inst/OUT
                                                                      r  ss_tdata_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.286     0.735    ss_tdata_IBUF[0]
                                                                      r  data_Di_OBUF[0]_inst_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.053     0.788 r  data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     1.179    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     2.498 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.498    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.821ns (72.896%)  route 0.677ns (27.104%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[12]_inst/I
                                                                      r  ss_tdata_IBUF[12]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[12]_inst/OUT
                                                                      r  ss_tdata_IBUF[12]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.286     0.735    ss_tdata_IBUF[12]
                                                                      r  data_Di_OBUF[12]_inst_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.053     0.788 r  data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     1.179    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     2.498 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.498    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.821ns (72.896%)  route 0.677ns (27.104%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[14]_inst/I
                                                                      r  ss_tdata_IBUF[14]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[14]_inst/OUT
                                                                      r  ss_tdata_IBUF[14]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.286     0.735    ss_tdata_IBUF[14]
                                                                      r  data_Di_OBUF[14]_inst_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.053     0.788 r  data_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     1.179    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     2.498 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.498    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.821ns (72.896%)  route 0.677ns (27.104%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[16]_inst/I
                                                                      r  ss_tdata_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[16]_inst/OUT
                                                                      r  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.286     0.735    ss_tdata_IBUF[16]
                                                                      r  data_Di_OBUF[16]_inst_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.053     0.788 r  data_Di_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     1.179    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     2.498 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.498    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[18]
                            (input port)
  Destination:            data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.821ns (72.896%)  route 0.677ns (27.104%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[18] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[18]_inst/I
                                                                      r  ss_tdata_IBUF[18]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[18]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[18]_inst/OUT
                                                                      r  ss_tdata_IBUF[18]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[18]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.286     0.735    ss_tdata_IBUF[18]
                                                                      r  data_Di_OBUF[18]_inst_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.053     0.788 r  data_Di_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     1.179    data_Di_OBUF[18]
                                                                      r  data_Di_OBUF[18]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     2.498 r  data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.498    data_Di[18]
                                                                      r  data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[20]
                            (input port)
  Destination:            data_Di[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.821ns (72.896%)  route 0.677ns (27.104%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[20] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[20]_inst/I
                                                                      r  ss_tdata_IBUF[20]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[20]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[20]_inst/OUT
                                                                      r  ss_tdata_IBUF[20]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[20]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.286     0.735    ss_tdata_IBUF[20]
                                                                      r  data_Di_OBUF[20]_inst_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.053     0.788 r  data_Di_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     1.179    data_Di_OBUF[20]
                                                                      r  data_Di_OBUF[20]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     2.498 r  data_Di_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.498    data_Di[20]
                                                                      r  data_Di[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[22]
                            (input port)
  Destination:            data_Di[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.821ns (72.896%)  route 0.677ns (27.104%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[22] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[22]_inst/I
                                                                      r  ss_tdata_IBUF[22]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[22]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[22]_inst/OUT
                                                                      r  ss_tdata_IBUF[22]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[22]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.286     0.735    ss_tdata_IBUF[22]
                                                                      r  data_Di_OBUF[22]_inst_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.053     0.788 r  data_Di_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     1.179    data_Di_OBUF[22]
                                                                      r  data_Di_OBUF[22]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     2.498 r  data_Di_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.498    data_Di[22]
                                                                      r  data_Di[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[24]
                            (input port)
  Destination:            data_Di[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.821ns (72.896%)  route 0.677ns (27.104%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[24] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[24]_inst/I
                                                                      r  ss_tdata_IBUF[24]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[24]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[24]_inst/OUT
                                                                      r  ss_tdata_IBUF[24]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[24]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.286     0.735    ss_tdata_IBUF[24]
                                                                      r  data_Di_OBUF[24]_inst_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.053     0.788 r  data_Di_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     1.179    data_Di_OBUF[24]
                                                                      r  data_Di_OBUF[24]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     2.498 r  data_Di_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.498    data_Di[24]
                                                                      r  data_Di[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[26]
                            (input port)
  Destination:            data_Di[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.821ns (72.896%)  route 0.677ns (27.104%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[26] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[26]_inst/I
                                                                      r  ss_tdata_IBUF[26]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[26]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[26]_inst/OUT
                                                                      r  ss_tdata_IBUF[26]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[26]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.286     0.735    ss_tdata_IBUF[26]
                                                                      r  data_Di_OBUF[26]_inst_i_1/I0
                         LUT4 (Prop_LUT4_I0_O)        0.053     0.788 r  data_Di_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     1.179    data_Di_OBUF[26]
                                                                      r  data_Di_OBUF[26]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     2.498 r  data_Di_OBUF[26]_inst/O
                         net (fo=0)                   0.000     2.498    data_Di[26]
                                                                      r  data_Di[26] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           159 Endpoints
Min Delay           159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 coe_point_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.756ns  (logic 3.159ns (66.418%)  route 1.597ns (33.582%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_point_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.114     4.024 r  coe_point_reg[0]/Q
                         net (fo=10, unplaced)        0.207     4.231    coe_point[0]
                                                                      r  data_A_OBUF[5]_inst_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     4.456 r  data_A_OBUF[5]_inst_i_3/O
                         net (fo=2, unplaced)         0.218     4.674    data_A_OBUF[5]_inst_i_3_n_0
                                                                      r  data_A_OBUF[4]_inst_i_3/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     4.732 r  data_A_OBUF[4]_inst_i_3/O
                         net (fo=3, unplaced)         0.224     4.956    data_A_OBUF[4]_inst_i_3_n_0
                                                                      r  data_A_OBUF[2]_inst_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.058     5.014 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     5.962    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     8.665 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.665    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coe_point_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.756ns  (logic 3.159ns (66.418%)  route 1.597ns (33.582%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_point_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.114     4.024 r  coe_point_reg[0]/Q
                         net (fo=10, unplaced)        0.207     4.231    coe_point[0]
                                                                      r  data_A_OBUF[5]_inst_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     4.456 r  data_A_OBUF[5]_inst_i_3/O
                         net (fo=2, unplaced)         0.218     4.674    data_A_OBUF[5]_inst_i_3_n_0
                                                                      r  data_A_OBUF[4]_inst_i_3/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     4.732 r  data_A_OBUF[4]_inst_i_3/O
                         net (fo=3, unplaced)         0.224     4.956    data_A_OBUF[4]_inst_i_3_n_0
                                                                      r  data_A_OBUF[3]_inst_i_1/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     5.014 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     5.962    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     8.665 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.665    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coe_point_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.756ns  (logic 3.159ns (66.418%)  route 1.597ns (33.582%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_point_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.114     4.024 r  coe_point_reg[0]/Q
                         net (fo=10, unplaced)        0.207     4.231    coe_point[0]
                                                                      r  data_A_OBUF[5]_inst_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     4.456 r  data_A_OBUF[5]_inst_i_3/O
                         net (fo=2, unplaced)         0.218     4.674    data_A_OBUF[5]_inst_i_3_n_0
                                                                      r  data_A_OBUF[4]_inst_i_3/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     4.732 r  data_A_OBUF[4]_inst_i_3/O
                         net (fo=3, unplaced)         0.224     4.956    data_A_OBUF[4]_inst_i_3_n_0
                                                                      r  data_A_OBUF[4]_inst_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     5.014 r  data_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     5.962    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     8.665 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.665    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coe_point_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.750ns  (logic 3.159ns (66.502%)  route 1.591ns (33.498%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_point_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.114     4.024 r  coe_point_reg[0]/Q
                         net (fo=10, unplaced)        0.207     4.231    coe_point[0]
                                                                      r  data_A_OBUF[6]_inst_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     4.456 r  data_A_OBUF[6]_inst_i_3/O
                         net (fo=2, unplaced)         0.218     4.674    data_A_OBUF[6]_inst_i_3_n_0
                                                                      r  data_A_OBUF[5]_inst_i_2/I3
                         LUT6 (Prop_LUT6_I3_O)        0.058     4.732 r  data_A_OBUF[5]_inst_i_2/O
                         net (fo=1, unplaced)         0.218     4.950    data_A_OBUF[5]_inst_i_2_n_0
                                                                      r  data_A_OBUF[5]_inst_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.058     5.008 r  data_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     5.956    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     8.659 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.659    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            sm_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.573ns  (logic 3.135ns (68.551%)  route 1.438ns (31.449%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDCE                                         r  c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.114     4.024 r  c_state_reg[0]/Q
                         net (fo=103, unplaced)       0.260     4.284    c_state[0]
                                                                      r  sm_tvalid_OBUF_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     4.509 f  sm_tvalid_OBUF_inst_i_2/O
                         net (fo=4, unplaced)         0.230     4.739    sm_tvalid_OBUF_inst_i_2_n_0
                                                                      f  sm_tvalid_OBUF_inst_i_1/I1
                         LUT5 (Prop_LUT5_I1_O)        0.092     4.831 r  sm_tvalid_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.948     5.779    sm_tvalid_OBUF
                                                                      r  sm_tvalid_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     8.482 r  sm_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     8.482    sm_tvalid
                                                                      r  sm_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            sm_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.539ns  (logic 3.101ns (68.316%)  route 1.438ns (31.684%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDCE                                         r  c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.114     4.024 r  c_state_reg[0]/Q
                         net (fo=103, unplaced)       0.260     4.284    c_state[0]
                                                                      r  sm_tvalid_OBUF_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     4.509 f  sm_tvalid_OBUF_inst_i_2/O
                         net (fo=4, unplaced)         0.230     4.739    sm_tvalid_OBUF_inst_i_2_n_0
                                                                      f  sm_tlast_OBUF_inst_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.058     4.797 r  sm_tlast_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.948     5.745    sm_tlast_OBUF
                                                                      r  sm_tlast_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     8.448 r  sm_tlast_OBUF_inst/O
                         net (fo=0)                   0.000     8.448    sm_tlast
                                                                      r  sm_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coe_point_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.474ns  (logic 3.101ns (69.308%)  route 1.373ns (30.692%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_point_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.114     4.024 f  coe_point_reg[0]/Q
                         net (fo=10, unplaced)        0.207     4.231    coe_point[0]
                                                                      f  data_A_OBUF[6]_inst_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     4.456 f  data_A_OBUF[6]_inst_i_3/O
                         net (fo=2, unplaced)         0.218     4.674    data_A_OBUF[6]_inst_i_3_n_0
                                                                      f  data_A_OBUF[6]_inst_i_1/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.732 r  data_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     5.680    data_A_OBUF[6]
                                                                      r  data_A_OBUF[6]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     8.383 r  data_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.383    data_A[6]
                                                                      r  data_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coe_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.368ns  (logic 2.968ns (67.945%)  route 1.400ns (32.055%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.114     4.024 f  coe_cnt_reg[1]/Q
                         net (fo=79, unplaced)        0.234     4.258    coe_cnt[1]
                                                                      f  tap_A_OBUF[5]_inst_i_2/I1
                         LUT2 (Prop_LUT2_I1_O)        0.092     4.350 r  tap_A_OBUF[5]_inst_i_2/O
                         net (fo=1, unplaced)         0.218     4.568    tap_A_OBUF[5]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_1/I2
                         LUT6 (Prop_LUT6_I2_O)        0.058     4.626 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     5.574    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     8.277 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.277    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coe_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.184ns  (logic 3.042ns (72.702%)  route 1.142ns (27.298%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDCE                                         r  coe_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.114     4.024 f  coe_cnt_reg[0]/Q
                         net (fo=79, unplaced)        0.194     4.218    coe_cnt[0]
                                                                      f  tap_A_OBUF[2]_inst_i_1/I0
                         LUT5 (Prop_LUT5_I0_O)        0.224     4.442 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     5.390    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     8.093 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.093    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_temp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.165ns  (logic 3.043ns (73.058%)  route 1.122ns (26.942%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.114     4.024 r  addr_temp_reg[4]/Q
                         net (fo=1, unplaced)         0.174     4.198    addr_temp[4]
                                                                      r  tap_A_OBUF[4]_inst_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     4.423 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     5.371    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     8.074 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.074    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temp_smdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.402ns (79.573%)  route 0.360ns (20.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_smdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.084     1.768 r  temp_smdata_reg[0]/Q
                         net (fo=1, unplaced)         0.360     2.128    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     3.447 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.447    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_smdata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.402ns (79.573%)  route 0.360ns (20.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_smdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.084     1.768 r  temp_smdata_reg[10]/Q
                         net (fo=1, unplaced)         0.360     2.128    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     3.447 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.447    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_smdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.402ns (79.573%)  route 0.360ns (20.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_smdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.084     1.768 r  temp_smdata_reg[11]/Q
                         net (fo=1, unplaced)         0.360     2.128    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     3.447 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.447    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_smdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.402ns (79.573%)  route 0.360ns (20.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_smdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.084     1.768 r  temp_smdata_reg[12]/Q
                         net (fo=1, unplaced)         0.360     2.128    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     3.447 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.447    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_smdata_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.402ns (79.573%)  route 0.360ns (20.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_smdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.084     1.768 r  temp_smdata_reg[13]/Q
                         net (fo=1, unplaced)         0.360     2.128    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     3.447 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.447    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_smdata_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            sm_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.402ns (79.573%)  route 0.360ns (20.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_smdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.084     1.768 r  temp_smdata_reg[14]/Q
                         net (fo=1, unplaced)         0.360     2.128    sm_tdata_OBUF[14]
                                                                      r  sm_tdata_OBUF[14]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     3.447 r  sm_tdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.447    sm_tdata[14]
                                                                      r  sm_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_smdata_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            sm_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.402ns (79.573%)  route 0.360ns (20.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_smdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.084     1.768 r  temp_smdata_reg[15]/Q
                         net (fo=1, unplaced)         0.360     2.128    sm_tdata_OBUF[15]
                                                                      r  sm_tdata_OBUF[15]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     3.447 r  sm_tdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.447    sm_tdata[15]
                                                                      r  sm_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_smdata_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            sm_tdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.402ns (79.573%)  route 0.360ns (20.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_smdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.084     1.768 r  temp_smdata_reg[16]/Q
                         net (fo=1, unplaced)         0.360     2.128    sm_tdata_OBUF[16]
                                                                      r  sm_tdata_OBUF[16]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     3.447 r  sm_tdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.447    sm_tdata[16]
                                                                      r  sm_tdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_smdata_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            sm_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.402ns (79.573%)  route 0.360ns (20.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_smdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.084     1.768 r  temp_smdata_reg[17]/Q
                         net (fo=1, unplaced)         0.360     2.128    sm_tdata_OBUF[17]
                                                                      r  sm_tdata_OBUF[17]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     3.447 r  sm_tdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.447    sm_tdata[17]
                                                                      r  sm_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_smdata_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            sm_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.402ns (79.573%)  route 0.360ns (20.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_smdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.084     1.768 r  temp_smdata_reg[18]/Q
                         net (fo=1, unplaced)         0.360     2.128    sm_tdata_OBUF[18]
                                                                      r  sm_tdata_OBUF[18]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     3.447 r  sm_tdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.447    sm_tdata[18]
                                                                      r  sm_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           218 Endpoints
Min Delay           218 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            acc_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.812ns  (logic 5.084ns (74.631%)  route 1.728ns (25.369%))
  Logic Levels:           17  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do_IBUF[16]_inst/I
                                                                      f  data_Do_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  data_Do_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    data_Do_IBUF[16]_inst/OUT
                                                                      f  data_Do_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  data_Do_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.722     1.748    data_Do_IBUF[16]
                                                                      f  mul_result_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.973 f  mul_result_i_1/O
                         net (fo=2, unplaced)         0.252     2.225    mul_result__0/B[16]
                                                                      f  mul_result__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     2.441 r  mul_result__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     2.441    mul_result__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  mul_result__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     2.538 r  mul_result__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     2.538    mul_result__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  mul_result__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     3.311 f  mul_result__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     3.311    mul_result__0/DSP_MULTIPLIER.U<43>
                                                                      f  mul_result__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     3.378 r  mul_result__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     3.378    mul_result__0/DSP_M_DATA.U_DATA<43>
                                                                      r  mul_result__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.105 f  mul_result__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.105    mul_result__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mul_result__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.272 r  mul_result__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.286    mul_result__1/PCIN[47]
                                                                      r  mul_result__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     5.025 f  mul_result__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.025    mul_result__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mul_result__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.171 r  mul_result__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.429    mul_result__1_n_105
                                                                      r  acc_reg[23]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.512 r  acc_reg[23]_i_18/O
                         net (fo=1, unplaced)         0.021     5.533    acc_reg[23]_i_18_n_0
                                                                      r  acc_reg_reg[23]_i_11/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.269     5.802 r  acc_reg_reg[23]_i_11/CO[7]
                         net (fo=1, unplaced)         0.006     5.808    acc_reg_reg[23]_i_11_n_0
                                                                      r  acc_reg_reg[31]_i_14/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     5.914 r  acc_reg_reg[31]_i_14/O[1]
                         net (fo=1, unplaced)         0.216     6.130    mul_result__3[25]
                                                                      r  acc_reg[31]_i_12/I1
                         LUT2 (Prop_LUT2_I1_O)        0.058     6.188 r  acc_reg[31]_i_12/O
                         net (fo=1, unplaced)         0.021     6.209    acc_reg[31]_i_12_n_0
                                                                      r  acc_reg_reg[31]_i_5/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[7])
                                                      0.327     6.536 r  acc_reg_reg[31]_i_5/O[7]
                         net (fo=1, unplaced)         0.151     6.687    acc_reg0[31]
                                                                      r  acc_reg[31]_i_2/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.745 r  acc_reg[31]_i_2/O
                         net (fo=1, unplaced)         0.067     6.812    p_1_in[31]
                         FDCE                                         r  acc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     0.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     0.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.439     3.202    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            acc_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.811ns  (logic 5.036ns (73.937%)  route 1.775ns (26.063%))
  Logic Levels:           17  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do_IBUF[16]_inst/I
                                                                      f  data_Do_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  data_Do_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    data_Do_IBUF[16]_inst/OUT
                                                                      f  data_Do_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  data_Do_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.722     1.748    data_Do_IBUF[16]
                                                                      f  mul_result_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.973 f  mul_result_i_1/O
                         net (fo=2, unplaced)         0.252     2.225    mul_result__0/B[16]
                                                                      f  mul_result__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     2.441 r  mul_result__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     2.441    mul_result__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  mul_result__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     2.538 r  mul_result__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     2.538    mul_result__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  mul_result__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     3.311 f  mul_result__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     3.311    mul_result__0/DSP_MULTIPLIER.U<43>
                                                                      f  mul_result__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     3.378 r  mul_result__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     3.378    mul_result__0/DSP_M_DATA.U_DATA<43>
                                                                      r  mul_result__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.105 f  mul_result__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.105    mul_result__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mul_result__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.272 r  mul_result__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.286    mul_result__1/PCIN[47]
                                                                      r  mul_result__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     5.025 f  mul_result__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.025    mul_result__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mul_result__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.171 r  mul_result__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.429    mul_result__1_n_105
                                                                      r  acc_reg[23]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.512 r  acc_reg[23]_i_18/O
                         net (fo=1, unplaced)         0.021     5.533    acc_reg[23]_i_18_n_0
                                                                      r  acc_reg_reg[23]_i_11/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.269     5.802 r  acc_reg_reg[23]_i_11/CO[7]
                         net (fo=1, unplaced)         0.006     5.808    acc_reg_reg[23]_i_11_n_0
                                                                      r  acc_reg_reg[31]_i_14/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     5.914 r  acc_reg_reg[31]_i_14/O[1]
                         net (fo=1, unplaced)         0.216     6.130    mul_result__3[25]
                                                                      r  acc_reg[31]_i_12/I1
                         LUT2 (Prop_LUT2_I1_O)        0.058     6.188 r  acc_reg[31]_i_12/O
                         net (fo=1, unplaced)         0.021     6.209    acc_reg[31]_i_12_n_0
                                                                      r  acc_reg_reg[31]_i_5/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     6.488 r  acc_reg_reg[31]_i_5/O[4]
                         net (fo=1, unplaced)         0.198     6.686    acc_reg0[28]
                                                                      r  acc_reg[28]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.744 r  acc_reg[28]_i_1/O
                         net (fo=1, unplaced)         0.067     6.811    p_1_in[28]
                         FDCE                                         r  acc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     0.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     0.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.439     3.202    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[28]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            acc_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.791ns  (logic 5.063ns (74.553%)  route 1.728ns (25.447%))
  Logic Levels:           17  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do_IBUF[16]_inst/I
                                                                      f  data_Do_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  data_Do_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    data_Do_IBUF[16]_inst/OUT
                                                                      f  data_Do_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  data_Do_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.722     1.748    data_Do_IBUF[16]
                                                                      f  mul_result_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.973 f  mul_result_i_1/O
                         net (fo=2, unplaced)         0.252     2.225    mul_result__0/B[16]
                                                                      f  mul_result__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     2.441 r  mul_result__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     2.441    mul_result__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  mul_result__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     2.538 r  mul_result__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     2.538    mul_result__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  mul_result__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     3.311 f  mul_result__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     3.311    mul_result__0/DSP_MULTIPLIER.U<43>
                                                                      f  mul_result__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     3.378 r  mul_result__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     3.378    mul_result__0/DSP_M_DATA.U_DATA<43>
                                                                      r  mul_result__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.105 f  mul_result__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.105    mul_result__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mul_result__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.272 r  mul_result__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.286    mul_result__1/PCIN[47]
                                                                      r  mul_result__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     5.025 f  mul_result__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.025    mul_result__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mul_result__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.171 r  mul_result__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.429    mul_result__1_n_105
                                                                      r  acc_reg[23]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.512 r  acc_reg[23]_i_18/O
                         net (fo=1, unplaced)         0.021     5.533    acc_reg[23]_i_18_n_0
                                                                      r  acc_reg_reg[23]_i_11/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.269     5.802 r  acc_reg_reg[23]_i_11/CO[7]
                         net (fo=1, unplaced)         0.006     5.808    acc_reg_reg[23]_i_11_n_0
                                                                      r  acc_reg_reg[31]_i_14/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     5.914 r  acc_reg_reg[31]_i_14/O[1]
                         net (fo=1, unplaced)         0.216     6.130    mul_result__3[25]
                                                                      r  acc_reg[31]_i_12/I1
                         LUT2 (Prop_LUT2_I1_O)        0.058     6.188 r  acc_reg[31]_i_12/O
                         net (fo=1, unplaced)         0.021     6.209    acc_reg[31]_i_12_n_0
                                                                      r  acc_reg_reg[31]_i_5/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[6])
                                                      0.306     6.515 r  acc_reg_reg[31]_i_5/O[6]
                         net (fo=1, unplaced)         0.151     6.666    acc_reg0[30]
                                                                      r  acc_reg[30]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.724 r  acc_reg[30]_i_1/O
                         net (fo=1, unplaced)         0.067     6.791    p_1_in[30]
                         FDCE                                         r  acc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     0.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     0.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.439     3.202    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            acc_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.779ns  (logic 5.006ns (73.844%)  route 1.773ns (26.156%))
  Logic Levels:           17  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do_IBUF[16]_inst/I
                                                                      f  data_Do_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  data_Do_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    data_Do_IBUF[16]_inst/OUT
                                                                      f  data_Do_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  data_Do_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.722     1.748    data_Do_IBUF[16]
                                                                      f  mul_result_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.973 f  mul_result_i_1/O
                         net (fo=2, unplaced)         0.252     2.225    mul_result__0/B[16]
                                                                      f  mul_result__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     2.441 r  mul_result__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     2.441    mul_result__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  mul_result__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     2.538 r  mul_result__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     2.538    mul_result__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  mul_result__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     3.311 f  mul_result__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     3.311    mul_result__0/DSP_MULTIPLIER.U<43>
                                                                      f  mul_result__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     3.378 r  mul_result__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     3.378    mul_result__0/DSP_M_DATA.U_DATA<43>
                                                                      r  mul_result__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.105 f  mul_result__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.105    mul_result__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mul_result__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.272 r  mul_result__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.286    mul_result__1/PCIN[47]
                                                                      r  mul_result__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     5.025 f  mul_result__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.025    mul_result__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mul_result__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.171 r  mul_result__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.429    mul_result__1_n_105
                                                                      r  acc_reg[23]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.512 r  acc_reg[23]_i_18/O
                         net (fo=1, unplaced)         0.021     5.533    acc_reg[23]_i_18_n_0
                                                                      r  acc_reg_reg[23]_i_11/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     5.812 r  acc_reg_reg[23]_i_11/O[4]
                         net (fo=1, unplaced)         0.198     6.010    mul_result__3[20]
                                                                      r  acc_reg[23]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.057     6.067 r  acc_reg[23]_i_6/O
                         net (fo=1, unplaced)         0.019     6.086    acc_reg[23]_i_6_n_0
                                                                      r  acc_reg_reg[23]_i_2/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.240     6.326 r  acc_reg_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     6.332    acc_reg_reg[23]_i_2_n_0
                                                                      r  acc_reg_reg[31]_i_5/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     6.438 r  acc_reg_reg[31]_i_5/O[1]
                         net (fo=1, unplaced)         0.216     6.654    acc_reg0[25]
                                                                      r  acc_reg[25]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.712 r  acc_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.067     6.779    p_1_in[25]
                         FDCE                                         r  acc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     0.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     0.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.439     3.202    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[25]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            acc_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.764ns  (logic 5.083ns (75.146%)  route 1.681ns (24.854%))
  Logic Levels:           17  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do_IBUF[16]_inst/I
                                                                      f  data_Do_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  data_Do_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    data_Do_IBUF[16]_inst/OUT
                                                                      f  data_Do_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  data_Do_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.722     1.748    data_Do_IBUF[16]
                                                                      f  mul_result_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.973 f  mul_result_i_1/O
                         net (fo=2, unplaced)         0.252     2.225    mul_result__0/B[16]
                                                                      f  mul_result__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     2.441 r  mul_result__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     2.441    mul_result__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  mul_result__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     2.538 r  mul_result__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     2.538    mul_result__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  mul_result__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     3.311 f  mul_result__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     3.311    mul_result__0/DSP_MULTIPLIER.U<43>
                                                                      f  mul_result__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     3.378 r  mul_result__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     3.378    mul_result__0/DSP_M_DATA.U_DATA<43>
                                                                      r  mul_result__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.105 f  mul_result__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.105    mul_result__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mul_result__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.272 r  mul_result__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.286    mul_result__1/PCIN[47]
                                                                      r  mul_result__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     5.025 f  mul_result__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.025    mul_result__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mul_result__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.171 r  mul_result__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.429    mul_result__1_n_105
                                                                      r  acc_reg[23]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.512 r  acc_reg[23]_i_18/O
                         net (fo=1, unplaced)         0.021     5.533    acc_reg[23]_i_18_n_0
                                                                      r  acc_reg_reg[23]_i_11/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.269     5.802 r  acc_reg_reg[23]_i_11/CO[7]
                         net (fo=1, unplaced)         0.006     5.808    acc_reg_reg[23]_i_11_n_0
                                                                      r  acc_reg_reg[31]_i_14/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     5.914 r  acc_reg_reg[31]_i_14/O[1]
                         net (fo=1, unplaced)         0.216     6.130    mul_result__3[25]
                                                                      r  acc_reg[31]_i_12/I1
                         LUT2 (Prop_LUT2_I1_O)        0.058     6.188 r  acc_reg[31]_i_12/O
                         net (fo=1, unplaced)         0.021     6.209    acc_reg[31]_i_12_n_0
                                                                      r  acc_reg_reg[31]_i_5/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[5])
                                                      0.326     6.535 r  acc_reg_reg[31]_i_5/O[5]
                         net (fo=1, unplaced)         0.104     6.639    acc_reg0[29]
                                                                      r  acc_reg[29]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.697 r  acc_reg[29]_i_1/O
                         net (fo=1, unplaced)         0.067     6.764    p_1_in[29]
                         FDCE                                         r  acc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     0.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     0.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.439     3.202    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            acc_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.753ns  (logic 4.978ns (73.713%)  route 1.775ns (26.287%))
  Logic Levels:           17  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do_IBUF[16]_inst/I
                                                                      f  data_Do_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  data_Do_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    data_Do_IBUF[16]_inst/OUT
                                                                      f  data_Do_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  data_Do_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.722     1.748    data_Do_IBUF[16]
                                                                      f  mul_result_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.973 f  mul_result_i_1/O
                         net (fo=2, unplaced)         0.252     2.225    mul_result__0/B[16]
                                                                      f  mul_result__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     2.441 r  mul_result__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     2.441    mul_result__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  mul_result__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     2.538 r  mul_result__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     2.538    mul_result__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  mul_result__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     3.311 f  mul_result__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     3.311    mul_result__0/DSP_MULTIPLIER.U<43>
                                                                      f  mul_result__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     3.378 r  mul_result__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     3.378    mul_result__0/DSP_M_DATA.U_DATA<43>
                                                                      r  mul_result__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.105 f  mul_result__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.105    mul_result__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mul_result__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.272 r  mul_result__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.286    mul_result__1/PCIN[47]
                                                                      r  mul_result__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     5.025 f  mul_result__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.025    mul_result__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mul_result__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.171 r  mul_result__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.429    mul_result__1_n_105
                                                                      r  acc_reg[23]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.512 r  acc_reg[23]_i_18/O
                         net (fo=1, unplaced)         0.021     5.533    acc_reg[23]_i_18_n_0
                                                                      r  acc_reg_reg[23]_i_11/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     5.812 r  acc_reg_reg[23]_i_11/O[4]
                         net (fo=1, unplaced)         0.198     6.010    mul_result__3[20]
                                                                      r  acc_reg[23]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.057     6.067 r  acc_reg[23]_i_6/O
                         net (fo=1, unplaced)         0.019     6.086    acc_reg[23]_i_6_n_0
                                                                      r  acc_reg_reg[23]_i_2/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.240     6.326 r  acc_reg_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     6.332    acc_reg_reg[23]_i_2_n_0
                                                                      r  acc_reg_reg[31]_i_5/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.078     6.410 r  acc_reg_reg[31]_i_5/O[0]
                         net (fo=1, unplaced)         0.218     6.628    acc_reg0[24]
                                                                      r  acc_reg[24]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.686 r  acc_reg[24]_i_1/O
                         net (fo=1, unplaced)         0.067     6.753    p_1_in[24]
                         FDCE                                         r  acc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     0.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     0.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.439     3.202    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[24]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            acc_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.750ns  (logic 4.993ns (73.968%)  route 1.757ns (26.032%))
  Logic Levels:           17  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do_IBUF[16]_inst/I
                                                                      f  data_Do_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  data_Do_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    data_Do_IBUF[16]_inst/OUT
                                                                      f  data_Do_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  data_Do_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.722     1.748    data_Do_IBUF[16]
                                                                      f  mul_result_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.973 f  mul_result_i_1/O
                         net (fo=2, unplaced)         0.252     2.225    mul_result__0/B[16]
                                                                      f  mul_result__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     2.441 r  mul_result__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     2.441    mul_result__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  mul_result__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     2.538 r  mul_result__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     2.538    mul_result__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  mul_result__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     3.311 f  mul_result__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     3.311    mul_result__0/DSP_MULTIPLIER.U<43>
                                                                      f  mul_result__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     3.378 r  mul_result__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     3.378    mul_result__0/DSP_M_DATA.U_DATA<43>
                                                                      r  mul_result__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.105 f  mul_result__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.105    mul_result__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mul_result__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.272 r  mul_result__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.286    mul_result__1/PCIN[47]
                                                                      r  mul_result__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     5.025 f  mul_result__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.025    mul_result__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mul_result__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.171 r  mul_result__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.429    mul_result__1_n_105
                                                                      r  acc_reg[23]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.512 r  acc_reg[23]_i_18/O
                         net (fo=1, unplaced)         0.021     5.533    acc_reg[23]_i_18_n_0
                                                                      r  acc_reg_reg[23]_i_11/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     5.812 r  acc_reg_reg[23]_i_11/O[4]
                         net (fo=1, unplaced)         0.198     6.010    mul_result__3[20]
                                                                      r  acc_reg[23]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.057     6.067 r  acc_reg[23]_i_6/O
                         net (fo=1, unplaced)         0.019     6.086    acc_reg[23]_i_6_n_0
                                                                      r  acc_reg_reg[23]_i_2/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.240     6.326 r  acc_reg_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     6.332    acc_reg_reg[23]_i_2_n_0
                                                                      r  acc_reg_reg[31]_i_5/CI
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.093     6.425 r  acc_reg_reg[31]_i_5/O[2]
                         net (fo=1, unplaced)         0.200     6.625    acc_reg0[26]
                                                                      r  acc_reg[26]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.683 r  acc_reg[26]_i_1/O
                         net (fo=1, unplaced)         0.067     6.750    p_1_in[26]
                         FDCE                                         r  acc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     0.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     0.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.439     3.202    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[26]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            acc_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.671ns  (logic 5.014ns (75.159%)  route 1.657ns (24.841%))
  Logic Levels:           17  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do_IBUF[16]_inst/I
                                                                      f  data_Do_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  data_Do_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    data_Do_IBUF[16]_inst/OUT
                                                                      f  data_Do_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  data_Do_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.722     1.748    data_Do_IBUF[16]
                                                                      f  mul_result_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.973 f  mul_result_i_1/O
                         net (fo=2, unplaced)         0.252     2.225    mul_result__0/B[16]
                                                                      f  mul_result__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     2.441 r  mul_result__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     2.441    mul_result__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  mul_result__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     2.538 r  mul_result__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     2.538    mul_result__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  mul_result__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     3.311 f  mul_result__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     3.311    mul_result__0/DSP_MULTIPLIER.U<43>
                                                                      f  mul_result__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     3.378 r  mul_result__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     3.378    mul_result__0/DSP_M_DATA.U_DATA<43>
                                                                      r  mul_result__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.105 f  mul_result__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.105    mul_result__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mul_result__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.272 r  mul_result__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.286    mul_result__1/PCIN[47]
                                                                      r  mul_result__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     5.025 f  mul_result__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.025    mul_result__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mul_result__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.171 r  mul_result__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.429    mul_result__1_n_105
                                                                      r  acc_reg[23]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.512 r  acc_reg[23]_i_18/O
                         net (fo=1, unplaced)         0.021     5.533    acc_reg[23]_i_18_n_0
                                                                      r  acc_reg_reg[23]_i_11/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     5.812 r  acc_reg_reg[23]_i_11/O[4]
                         net (fo=1, unplaced)         0.198     6.010    mul_result__3[20]
                                                                      r  acc_reg[23]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.057     6.067 r  acc_reg[23]_i_6/O
                         net (fo=1, unplaced)         0.019     6.086    acc_reg[23]_i_6_n_0
                                                                      r  acc_reg_reg[23]_i_2/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.240     6.326 r  acc_reg_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     6.332    acc_reg_reg[23]_i_2_n_0
                                                                      r  acc_reg_reg[31]_i_5/CI
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.114     6.446 r  acc_reg_reg[31]_i_5/O[3]
                         net (fo=1, unplaced)         0.100     6.546    acc_reg0[27]
                                                                      r  acc_reg[27]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.604 r  acc_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.067     6.671    p_1_in[27]
                         FDCE                                         r  acc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     0.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     0.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.439     3.202    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            acc_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.557ns  (logic 4.855ns (74.041%)  route 1.702ns (25.959%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do_IBUF[16]_inst/I
                                                                      f  data_Do_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  data_Do_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    data_Do_IBUF[16]_inst/OUT
                                                                      f  data_Do_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  data_Do_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.722     1.748    data_Do_IBUF[16]
                                                                      f  mul_result_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.973 f  mul_result_i_1/O
                         net (fo=2, unplaced)         0.252     2.225    mul_result__0/B[16]
                                                                      f  mul_result__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     2.441 r  mul_result__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     2.441    mul_result__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  mul_result__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     2.538 r  mul_result__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     2.538    mul_result__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  mul_result__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     3.311 f  mul_result__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     3.311    mul_result__0/DSP_MULTIPLIER.U<43>
                                                                      f  mul_result__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     3.378 r  mul_result__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     3.378    mul_result__0/DSP_M_DATA.U_DATA<43>
                                                                      r  mul_result__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.105 f  mul_result__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.105    mul_result__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mul_result__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.272 r  mul_result__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.286    mul_result__1/PCIN[47]
                                                                      r  mul_result__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     5.025 f  mul_result__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.025    mul_result__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mul_result__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.171 r  mul_result__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.429    mul_result__1_n_105
                                                                      r  acc_reg[23]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.512 r  acc_reg[23]_i_18/O
                         net (fo=1, unplaced)         0.021     5.533    acc_reg[23]_i_18_n_0
                                                                      r  acc_reg_reg[23]_i_11/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     5.812 r  acc_reg_reg[23]_i_11/O[4]
                         net (fo=1, unplaced)         0.198     6.010    mul_result__3[20]
                                                                      r  acc_reg[23]_i_6/I1
                         LUT2 (Prop_LUT2_I1_O)        0.057     6.067 r  acc_reg[23]_i_6/O
                         net (fo=1, unplaced)         0.019     6.086    acc_reg[23]_i_6_n_0
                                                                      r  acc_reg_reg[23]_i_2/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.195     6.281 r  acc_reg_reg[23]_i_2/O[7]
                         net (fo=1, unplaced)         0.151     6.432    acc_reg0[23]
                                                                      r  acc_reg[23]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.490 r  acc_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.067     6.557    p_1_in[23]
                         FDCE                                         r  acc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     0.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     0.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.439     3.202    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[23]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            acc_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.540ns  (logic 4.785ns (73.163%)  route 1.755ns (26.837%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do_IBUF[16]_inst/I
                                                                      f  data_Do_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  data_Do_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    data_Do_IBUF[16]_inst/OUT
                                                                      f  data_Do_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  data_Do_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.722     1.748    data_Do_IBUF[16]
                                                                      f  mul_result_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.973 f  mul_result_i_1/O
                         net (fo=2, unplaced)         0.252     2.225    mul_result__0/B[16]
                                                                      f  mul_result__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     2.441 r  mul_result__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     2.441    mul_result__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  mul_result__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     2.538 r  mul_result__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     2.538    mul_result__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  mul_result__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     3.311 f  mul_result__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     3.311    mul_result__0/DSP_MULTIPLIER.U<43>
                                                                      f  mul_result__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     3.378 r  mul_result__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     3.378    mul_result__0/DSP_M_DATA.U_DATA<43>
                                                                      r  mul_result__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.105 f  mul_result__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.105    mul_result__0/DSP_ALU.ALU_OUT<47>
                                                                      f  mul_result__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.272 r  mul_result__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.286    mul_result__1/PCIN[47]
                                                                      r  mul_result__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     5.025 f  mul_result__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.025    mul_result__1/DSP_ALU.ALU_OUT<0>
                                                                      f  mul_result__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.171 r  mul_result__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.429    mul_result__1_n_105
                                                                      r  acc_reg[23]_i_18/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.512 r  acc_reg[23]_i_18/O
                         net (fo=1, unplaced)         0.021     5.533    acc_reg[23]_i_18_n_0
                                                                      r  acc_reg_reg[23]_i_11/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.175     5.708 r  acc_reg_reg[23]_i_11/O[2]
                         net (fo=1, unplaced)         0.200     5.908    mul_result__3[18]
                                                                      r  acc_reg[23]_i_8/I1
                         LUT2 (Prop_LUT2_I1_O)        0.056     5.964 r  acc_reg[23]_i_8/O
                         net (fo=1, unplaced)         0.023     5.987    acc_reg[23]_i_8_n_0
                                                                      r  acc_reg_reg[23]_i_2/S[2]
                         CARRY8 (Prop_CARRY8_S[2]_O[4])
                                                      0.230     6.217 r  acc_reg_reg[23]_i_2/O[4]
                         net (fo=1, unplaced)         0.198     6.415    acc_reg0[20]
                                                                      r  acc_reg[20]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.058     6.473 r  acc_reg[20]_i_1/O
                         net (fo=1, unplaced)         0.067     6.540    p_1_in[20]
                         FDCE                                         r  acc_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     0.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     0.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       2.439     3.202    axis_clk_IBUF_BUFG
                         FDCE                                         r  acc_reg_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            temp_sdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.449ns (58.638%)  route 0.317ns (41.362%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[0]_inst/I
                                                                      r  ss_tdata_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[0]_inst/OUT
                                                                      r  ss_tdata_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.317     0.766    ss_tdata_IBUF[0]
                         FDCE                                         r  temp_sdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_sdata_reg[0]/C

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            temp_sdata_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.449ns (58.638%)  route 0.317ns (41.362%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[10]_inst/I
                                                                      r  ss_tdata_IBUF[10]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[10]_inst/OUT
                                                                      r  ss_tdata_IBUF[10]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.317     0.766    ss_tdata_IBUF[10]
                         FDCE                                         r  temp_sdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_sdata_reg[10]/C

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            temp_sdata_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.449ns (58.638%)  route 0.317ns (41.362%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[11]_inst/I
                                                                      r  ss_tdata_IBUF[11]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[11]_inst/OUT
                                                                      r  ss_tdata_IBUF[11]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.317     0.766    ss_tdata_IBUF[11]
                         FDCE                                         r  temp_sdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_sdata_reg[11]/C

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            temp_sdata_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.449ns (58.638%)  route 0.317ns (41.362%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[12]_inst/I
                                                                      r  ss_tdata_IBUF[12]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[12]_inst/OUT
                                                                      r  ss_tdata_IBUF[12]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.317     0.766    ss_tdata_IBUF[12]
                         FDCE                                         r  temp_sdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_sdata_reg[12]/C

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            temp_sdata_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.449ns (58.638%)  route 0.317ns (41.362%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[13]_inst/I
                                                                      r  ss_tdata_IBUF[13]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[13]_inst/OUT
                                                                      r  ss_tdata_IBUF[13]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.317     0.766    ss_tdata_IBUF[13]
                         FDCE                                         r  temp_sdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_sdata_reg[13]/C

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            temp_sdata_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.449ns (58.638%)  route 0.317ns (41.362%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[14]_inst/I
                                                                      r  ss_tdata_IBUF[14]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[14]_inst/OUT
                                                                      r  ss_tdata_IBUF[14]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.317     0.766    ss_tdata_IBUF[14]
                         FDCE                                         r  temp_sdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_sdata_reg[14]/C

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            temp_sdata_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.449ns (58.638%)  route 0.317ns (41.362%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[15]_inst/I
                                                                      r  ss_tdata_IBUF[15]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[15]_inst/OUT
                                                                      r  ss_tdata_IBUF[15]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.317     0.766    ss_tdata_IBUF[15]
                         FDCE                                         r  temp_sdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_sdata_reg[15]/C

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            temp_sdata_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.449ns (58.638%)  route 0.317ns (41.362%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[16]_inst/I
                                                                      r  ss_tdata_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[16]_inst/OUT
                                                                      r  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.317     0.766    ss_tdata_IBUF[16]
                         FDCE                                         r  temp_sdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_sdata_reg[16]/C

Slack:                    inf
  Source:                 ss_tdata[17]
                            (input port)
  Destination:            temp_sdata_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.449ns (58.638%)  route 0.317ns (41.362%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[17] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[17]_inst/I
                                                                      r  ss_tdata_IBUF[17]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[17]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[17]_inst/OUT
                                                                      r  ss_tdata_IBUF[17]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[17]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.317     0.766    ss_tdata_IBUF[17]
                         FDCE                                         r  temp_sdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_sdata_reg[17]/C

Slack:                    inf
  Source:                 ss_tdata[18]
                            (input port)
  Destination:            temp_sdata_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.449ns (58.638%)  route 0.317ns (41.362%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[18] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[18]_inst/I
                                                                      r  ss_tdata_IBUF[18]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[18]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[18]_inst/OUT
                                                                      r  ss_tdata_IBUF[18]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[18]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.317     0.766    ss_tdata_IBUF[18]
                         FDCE                                         r  temp_sdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=126, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDCE                                         r  temp_sdata_reg[18]/C





