* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:02:28

* File Generated:     Dec 17 2017 21:46:17

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer  /home/ed/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P04.dev  /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/netlist/oadb-timer  --package  TQ144  --outdir  /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer  --translator  /home/ed/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl  --src_sdc_file  /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/placer/timer_pl.sdc  --dst_sdc_file  /home/ed/dev/prog_fpgas/mystorm/ch06_countdown_timer/ch06_countdown_timer_Implmnt/sbt/outputs/packer/timer_pk.sdc  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: timer
Used Logic Cell: 435/3520
Used Logic Tile: 88/440
Used IO Cell:    24/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 0/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: CLK_c_g
Clock Source: clk 
Clock Driver: CLK_ibuf_gb_io (ICE_GB_IO)
Driver Position: (12, 21, 1)
Fanout to FF: 227
Fanout to Tile: 74


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
19|   0 0 0 0 0 0 0 0 2 6 8 5 0 0 0 0 0 0 0 0 0 0 0 0   
18|   0 0 0 0 0 0 0 3 4 8 8 7 0 0 0 0 0 0 0 0 0 0 0 0   
17|   0 0 0 0 0 1 8 8 5 7 8 6 0 0 0 0 0 0 0 0 0 0 0 0   
16|   0 0 0 0 0 3 8 8 7 5 8 4 1 0 0 0 0 0 0 0 0 0 0 0   
15|   3 4 1 0 8 1 7 8 7 5 8 6 0 0 0 0 0 0 0 0 0 0 0 0   
14|   4 3 4 0 8 1 2 4 4 8 8 5 2 8 0 2 0 0 0 0 0 0 1 3   
13|   0 0 8 0 8 1 4 8 8 7 8 3 4 8 8 2 1 0 0 0 0 0 1 2   
12|   0 0 0 0 1 0 7 8 7 5 8 1 0 8 4 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 4 8 8 6 8 0 0 0 0 0 0 0 0 0 0 0 0 0   
10|   0 0 0 0 0 0 0 1 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 8|   0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.94

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  2 19 16 13  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  6 10 19 16 21  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  2 16 16 20 22 22 18  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  8 16 16 19 20 19 16  2  0  0  0  0  0  0  0  0  0  0  0    
15|     4  7  4  0 18  2 18 16 22 20 21 21  0  0  0  0  0  0  0  0  0  0  0  0    
14|     4  7 10  0 16  1  2 14  7 22 16 15  4 14  0  6  0  0  0  0  0  0  4  4    
13|     0  0 19  0 16  2 13 16  8 22 16  6 10 16 22  6  1  0  0  0  0  0  4  4    
12|     0  0  0  0  4  0 13 16 14 12 16  3  0 16 10  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0 16 16 15 18 16  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  2  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  1  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 11.69

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  3 23 16 16  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  6 10 32 16 28  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  2 16 16 20 28 27 24  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0 12 16 16 23 20 31 16  2  0  0  0  0  0  0  0  0  0  0  0    
15|    12 10  4  0 18  2 24 16 26 20 29 22  0  0  0  0  0  0  0  0  0  0  0  0    
14|    16 11 16  0 16  1  3 14  7 27 16 15  4 18  0  8  0  0  0  0  0  0  4 12    
13|     0  0 30  0 16  2 13 16  8 25 16  7 16 16 31  8  1  0  0  0  0  0  4  8    
12|     0  0  0  0  4  0 28 16 23 15 16  3  0 16 14  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0 16 16 25 19 16  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  2  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  2  0  0  0  0  0  1  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 14.15

***** Run Time Info *****
Run Time:  0
