S. Antoniazzi , A. Balboni , W. Fornaciari , D. Sciuto, A methodology for control-dominated systems codesign, Proceedings of the 3rd international workshop on Hardware/software co-design, September 22-24, 1994, Grenoble, France
A. Balboni , W. Fornaciari , D. Sciuto, Partitioning and Exploration Strategies in the TOSCA Co-Design Flow, Proceedings of the 4th International Workshop on Hardware/Software Co-Design, p.62, March 18-20, 1996
Craig David Chambers, The design and implementation of the self compiler, an optimizing compiler for object-oriented programming languages, Stanford University, Stanford, CA, 1992
CHEN, Y., HSU, Y., AND KING, C. 1994. MULTIPAR: Behavioral partition for synthesizing multiprocessor architectures. IEEE Trans. Very Large Scale Integr. Syst. 2, 1 (Mar.), 21-32.
COOPER, K., HALL, M., AND KENNEDY, K. 1993. A methodology for procedure cloning. Comput. Lang. 19, 2.
ELES, P., PENG, Z., AND DOBOLI, A. 1992. VHDL system-level specification and partitioning in a hardware/software co-synthesis environment. In Proceedings of the International Workshop on Hardware-Software Co-Design. 49-55.
Petru Eles , Zebo Peng , Krzysztof Kuchcinski , Alexa Doboli, Hardware/Software Partitioning with Iterative Improvement Heuristics, Proceedings of the 9th international symposium on System synthesis, p.71, November 06-08, 1996
Rolf Ernst , Jorg Henkel , Thomas Benner, Hardware-Software Cosynthesis for Microcontrollers, IEEE Design & Test, v.10 n.4, p.64-75, October 1993[doi>10.1109/54.245964]
Daniel D. Gajski , Frank Vahid , Sanjiv Narayan , Jie Gong, Specification and design of embedded systems, Prentice-Hall, Inc., Upper Saddle River, NJ, 1994
Daniel D. Gajski , Frank Vahid , Sanjiv Narayan , Jie Gong, SpecSyn: an environment supporting the specify-explore-refine paradigm for hardware/software system design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.1, p.84-100, March 1998[doi>10.1109/92.661251]
Rajesh K. Gupta , Giovanni De Micheli, Hardware-Software Cosynthesis for Digital Systems, IEEE Design & Test, v.10 n.3, p.29-41, July 1993[doi>10.1109/54.232470]
GUPTA, R. AND DEMICHELI, G. 1990. Partitioning of functional models of synchronous digital systems. In Proceedings of the International Conference on Computer-Aided Design. 216-219.
Mary W. Hall , Jennifer M. Anderson , Saman P. Amarasinghe , Brian R. Murphy , Shih-Wei Liao , Edouard Bugnion , Monica S. Lam, Maximizing Multiprocessor Performance with the SUIF Compiler, Computer, v.29 n.12, p.84-89, December 1996[doi>10.1109/2.546613]
L. J. Hwang , A. El Gamal, Min-cut replication in partitioned networks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.1, p.96-106, November 2006[doi>10.1109/43.363121]
Frank M. Johannes, Partitioning of VLSI circuits and systems, Proceedings of the 33rd annual Design Automation Conference, p.83-87, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240535]
Asawaree Kalavade , Edward A. Lee, A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem, Proceedings of the 3rd international workshop on Hardware/software co-design, September 22-24, 1994, Grenoble, France
KERNIGHAN, B. AND LIN, S. 1970. An efficient heuristic procedure for partitioning graphs. Bell Syst. Tech. J. (Feb.).
Peter Voigt Knudsen , Jan Madsen, PACE: A Dynamic Programming Algorithm for Hardware/Software Partitioning, Proceedings of the 4th International Workshop on Hardware/Software Co-Design, p.85, March 18-20, 1996
Kayhan Kükçakar , Alice C. Parker, CHOP: A constraint-driven system-level partitioner, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.514-519, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127724]
E. D. Lagnese , D. E. Thomas, Architectural partitioning for system level design, Proceedings of the 26th ACM/IEEE Design Automation Conference, p.62-67, June 25-28, 1989, Las Vegas, Nevada, USA[doi>10.1145/74382.74394]
LAGNESE, E. AND THOMAS, D. 1991. Architectural partitioning for system level synthesis of integrated circuits. IEEE Trans. Comput.-Aided Des. 10 (July), 847-860.
Thomas Lengauer, Combinatorial algorithms for integrated circuit layout, John Wiley & Sons, Inc., New York, NY, 1990
LIU, L., Kuo, M., Hu, T., AND CHENG, C. 1995. Performance-driven partitioning using a replication graph approach. In Proceedings of the European Conference EURO-DAC '95 with EURO-VHDL '95 on Design Automation (Brighton, UK, Sept. 18-22), G. Musgrave, Ed. IEEE Computer Society Press, Los Alamitos, CA, 206-210.
Alex Orailoglu , Daniel D. Gajski, Flow graph representation, Proceedings of the 23rd ACM/IEEE Design Automation Conference, p.503-509, July 1986, Las Vegas, Nevada, USA
Erik Ruf , Daniel Weise, Using types to avoid redundant specialization, ACM SIGPLAN Notices, v.26 n.9, p.321-333, Sept. 1991[doi>10.1145/115866.115902]
Donald E. Thomas , Jay K. Adams , Herman Schmit, A Model and Methodology for Hardware-Software Codesign, IEEE Design & Test, v.10 n.3, p.6-15, July 1993[doi>10.1109/54.232468]
Frank Vahid, I/O and performance tradeoffs with the FunctionBus during multi-FPGA partitioning, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.27-34, February 09-11, 1997, Monterey, California, USA[doi>10.1145/258305.258309]
Vahid , Le , Hsu, A Comparison of Functional and Structural Partitioning, Proceedings of the 9th international symposium on System synthesis, p.121, November 06-08, 1996
Frank Vahid , Thuy DM Le, Towards a Model for Hardware and Software Functional Partitioning, Proceedings of the 4th International Workshop on Hardware/Software Co-Design, p.116, March 18-20, 1996
Frank Vahid , Daniel D. Gajski, Incremental hardware estimation during hardware/software functional partitioning, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.3, p.459-464, Sept. 1995[doi>10.1109/92.407006]
Frank Vahid, Procedure exlining: a transformation for improved system and behavioral synthesis, Proceedings of the 8th international symposium on System synthesis, p.84-89, September 13-15, 1995, Cannes, France[doi>10.1145/224486.224506]
F. Vahid , D. D. Gajski, SLIF: a specification-level intermediate format for system design, Proceedings of the 1995 European conference on Design and Test, p.185, March 06-09, 1995
WOLF, W. 1994. Hardware-software co-design of embedded systems. Proc. IEEE 82, 7 (July), 967-989.
Xun Xiong , Edna Barros , Wolfgang Rosenstiel, A method for partitioning UNITY language in hardware and software, Proceedings of the conference on European design automation, p.220-225, September 19-23, 1994, Grenoble, France
Hannah Honghua Yang , D. F. Wong, New algorithms for min-cut replication in partitioned circuits, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.216-222, November 05-09, 1995, San Jose, California, USA
