/* automatically generated by rust-bindgen 0.69.4 */

#![allow(non_snake_case, non_camel_case_types, non_upper_case_globals)]

pub const CONFIG_y: u8 = 1;
pub const CONFIG_m: u8 = 2;
pub const CONFIG_HOST_LINUX: u8 = 1;
pub const CONFIG_APPS_DIR: &[u8; 8] = b"../apps\0";
pub const CONFIG_BASE_DEFCONFIG: &[u8; 20] = b"nucleo-144:f746-nsh\0";
pub const CONFIG_BUILD_FLAT: u8 = 1;
pub const CONFIG_RAW_BINARY: u8 = 1;
pub const CONFIG_ARCH_HAVE_STDARG_H: u8 = 1;
pub const CONFIG_ARCH_HAVE_SETJMP: u8 = 1;
pub const CONFIG_ARCH_NONE_DEBUG_H: u8 = 1;
pub const CONFIG_FORTIFY_SOURCE: u8 = 0;
pub const CONFIG_NDEBUG: u8 = 1;
pub const CONFIG_DEBUG_ALERT: u8 = 1;
pub const CONFIG_ARCH_HAVE_STACKCHECK: u8 = 1;
pub const CONFIG_STACK_COLORATION: u8 = 1;
pub const CONFIG_STACK_USAGE_WARNING: u8 = 0;
pub const CONFIG_ARCH_HAVE_HEAPCHECK: u8 = 1;
pub const CONFIG_DEBUG_SYMBOLS: u8 = 1;
pub const CONFIG_ARCH_HAVE_CUSTOMOPT: u8 = 1;
pub const CONFIG_DEBUG_NOOPT: u8 = 1;
pub const CONFIG_DEBUG_OPT_UNUSED_SECTIONS: u8 = 1;
pub const CONFIG_DEBUG_LINK_MAP: u8 = 1;
pub const CONFIG_ARCH_ARM: u8 = 1;
pub const CONFIG_ARCH: &[u8; 4] = b"arm\0";
pub const CONFIG_ARM_TOOLCHAIN_GNU_EABI: u8 = 1;
pub const CONFIG_ARCH_CHIP_STM32F7: u8 = 1;
pub const CONFIG_ARCH_ARMV7M: u8 = 1;
pub const CONFIG_ARCH_CORTEXM7: u8 = 1;
pub const CONFIG_ARCH_FAMILY: &[u8; 8] = b"armv7-m\0";
pub const CONFIG_ARCH_CHIP: &[u8; 8] = b"stm32f7\0";
pub const CONFIG_ARM_THUMB: u8 = 1;
pub const CONFIG_ARM_HAVE_MPU_UNIFIED: u8 = 1;
pub const CONFIG_ARCH_HAVE_HARDFAULT_DEBUG: u8 = 1;
pub const CONFIG_ARCH_HAVE_MEMFAULT_DEBUG: u8 = 1;
pub const CONFIG_ARCH_HAVE_BUSFAULT_DEBUG: u8 = 1;
pub const CONFIG_ARCH_HAVE_USAGEFAULT_DEBUG: u8 = 1;
pub const CONFIG_ARMV7M_HAVE_ICACHE: u8 = 1;
pub const CONFIG_ARMV7M_HAVE_DCACHE: u8 = 1;
pub const CONFIG_ARMV7M_ICACHE: u8 = 1;
pub const CONFIG_ARMV7M_DCACHE: u8 = 1;
pub const CONFIG_ARMV7M_DCACHE_WRITETHROUGH: u8 = 1;
pub const CONFIG_ARMV7M_HAVE_ITCM: u8 = 1;
pub const CONFIG_ARMV7M_HAVE_DTCM: u8 = 1;
pub const CONFIG_ARMV7M_DTCM: u8 = 1;
pub const CONFIG_ARMV7M_HAVE_STACKCHECK: u8 = 1;
pub const CONFIG_ARCH_CHIP_STM32F746ZG: u8 = 1;
pub const CONFIG_STM32F7_STM32F74XX: u8 = 1;
pub const CONFIG_STM32F7_IO_CONFIG_Z: u8 = 1;
pub const CONFIG_STM32F7_STM32F746XX: u8 = 1;
pub const CONFIG_STM32F7_FLASH_CONFIG_G: u8 = 1;
pub const CONFIG_STM32F7_FLASH_OVERRIDE_DEFAULT: u8 = 1;
pub const CONFIG_STM32F7_HAVE_LTDC: u8 = 1;
pub const CONFIG_STM32F7_HAVE_FMC: u8 = 1;
pub const CONFIG_STM32F7_HAVE_ETHRNET: u8 = 1;
pub const CONFIG_STM32F7_HAVE_RNG: u8 = 1;
pub const CONFIG_STM32F7_HAVE_SPI4: u8 = 1;
pub const CONFIG_STM32F7_HAVE_SPI5: u8 = 1;
pub const CONFIG_STM32F7_HAVE_SPI6: u8 = 1;
pub const CONFIG_STM32F7_HAVE_CAN2: u8 = 1;
pub const CONFIG_STM32F7_HAVE_DCMI: u8 = 1;
pub const CONFIG_STM32F7_HAVE_DMA2D: u8 = 1;
pub const CONFIG_STM32F7_HAVE_EXTERNAL_ULPI: u8 = 1;
pub const CONFIG_STM32F7_HAVE_SAI1: u8 = 1;
pub const CONFIG_STM32F7_HAVE_SAI2: u8 = 1;
pub const CONFIG_STM32F7_USART: u8 = 1;
pub const CONFIG_STM32F7_SYSCFG: u8 = 1;
pub const CONFIG_STM32F7_USART3: u8 = 1;
pub const CONFIG_STM32F7_SERIAL_DISABLE_REORDERING: u8 = 1;
pub const CONFIG_STM32F7_USART_BREAKS: u8 = 1;
pub const CONFIG_STM32F7_SERIALBRK_BSDCOMPAT: u8 = 1;
pub const CONFIG_STM32F7_HAVE_RTC_SUBSECONDS: u8 = 1;
pub const CONFIG_ARCH_BOARD: &[u8; 11] = b"nucleo-144\0";
pub const CONFIG_ARCH_TOOLCHAIN_GNU: u8 = 1;
pub const CONFIG_LTO_NONE: u8 = 1;
pub const CONFIG_ARCH_HAVE_IRQTRIGGER: u8 = 1;
pub const CONFIG_ARCH_HAVE_IRQPRIO: u8 = 1;
pub const CONFIG_ARCH_ICACHE: u8 = 1;
pub const CONFIG_ARCH_DCACHE: u8 = 1;
pub const CONFIG_ARCH_HAVE_FORK: u8 = 1;
pub const CONFIG_ARCH_HAVE_FPU: u8 = 1;
pub const CONFIG_ARCH_HAVE_MPU: u8 = 1;
pub const CONFIG_ARCH_HAVE_PROGMEM: u8 = 1;
pub const CONFIG_ARCH_HAVE_RESET: u8 = 1;
pub const CONFIG_ARCH_HAVE_TESTSET: u8 = 1;
pub const CONFIG_ARCH_HAVE_THREAD_LOCAL: u8 = 1;
pub const CONFIG_ARCH_HAVE_FETCHADD: u8 = 1;
pub const CONFIG_ARCH_HAVE_RTC_SUBSECONDS: u8 = 1;
pub const CONFIG_ARCH_HAVE_SYSCALL_HOOKS: u8 = 1;
pub const CONFIG_ARCH_HAVE_BACKTRACE: u8 = 1;
pub const CONFIG_ARCH_HAVE_DEBUG: u8 = 1;
pub const CONFIG_ARCH_HAVE_PERF_EVENTS: u8 = 1;
pub const CONFIG_ARCH_HAVE_CPUINFO: u8 = 1;
pub const CONFIG_ARCH_HAVE_TCBINFO: u8 = 1;
pub const CONFIG_ARCH_STACKDUMP: u8 = 1;
pub const CONFIG_ARCH_STACKDUMP_MAX_LENGTH: u8 = 0;
pub const CONFIG_ARCH_HAVE_RAMVECTORS: u8 = 1;
pub const CONFIG_BOARD_LOOPSPERMSEC: u16 = 43103;
pub const CONFIG_ARCH_HAVE_INTERRUPTSTACK: u8 = 1;
pub const CONFIG_ARCH_INTERRUPTSTACK: u8 = 0;
pub const CONFIG_ARCH_HAVE_HIPRI_INTERRUPT: u8 = 1;
pub const CONFIG_BOOT_RUNFROMFLASH: u8 = 1;
pub const CONFIG_RAM_START: u32 = 536936448;
pub const CONFIG_RAM_SIZE: u32 = 245760;
pub const CONFIG_ARCH_BOARD_NUCLEO_144: u8 = 1;
pub const CONFIG_ARCH_HAVE_LEDS: u8 = 1;
pub const CONFIG_ARCH_LEDS: u8 = 1;
pub const CONFIG_ARCH_HAVE_BUTTONS: u8 = 1;
pub const CONFIG_ARCH_BUTTONS: u8 = 1;
pub const CONFIG_ARCH_HAVE_IRQBUTTONS: u8 = 1;
pub const CONFIG_NUCLEO_CONSOLE_VIRTUAL: u8 = 1;
pub const CONFIG_BOARDCTL: u8 = 1;
pub const CONFIG_BOARDCTL_MKRD: u8 = 1;
pub const CONFIG_BOARD_MEMORY_RANGE: &[u8; 1] = b"\0";
pub const CONFIG_DISABLE_OS_API: u8 = 1;
pub const CONFIG_ARCH_HAVE_TICKLESS: u8 = 1;
pub const CONFIG_USEC_PER_TICK: u16 = 10000;
pub const CONFIG_ARCH_HAVE_TIMEKEEPING: u8 = 1;
pub const CONFIG_START_YEAR: u16 = 2015;
pub const CONFIG_START_MONTH: u8 = 11;
pub const CONFIG_START_DAY: u8 = 30;
pub const CONFIG_PREALLOC_TIMERS: u8 = 4;
pub const CONFIG_INIT_ENTRY: u8 = 1;
pub const CONFIG_INIT_STACKSIZE: u16 = 2048;
pub const CONFIG_INIT_PRIORITY: u8 = 100;
pub const CONFIG_INIT_ENTRYNAME: &[u8; 9] = b"nsh_main\0";
pub const CONFIG_RR_INTERVAL: u8 = 200;
pub const CONFIG_TASK_NAME_SIZE: u8 = 0;
pub const CONFIG_SCHED_WAITPID: u8 = 1;
pub const CONFIG_PTHREAD_MUTEX_ROBUST: u8 = 1;
pub const CONFIG_PTHREAD_MUTEX_DEFAULT_PRIO_NONE: u8 = 1;
pub const CONFIG_PTHREAD_CLEANUP_STACKSIZE: u8 = 0;
pub const CONFIG_SCHED_CPULOAD_NONE: u8 = 1;
pub const CONFIG_SCHED_STACK_RECORD: u8 = 0;
pub const CONFIG_DEV_CONSOLE: u8 = 1;
pub const CONFIG_NFILE_DESCRIPTORS_PER_BLOCK: u8 = 8;
pub const CONFIG_FILE_STREAM: u8 = 1;
pub const CONFIG_NAME_MAX: u8 = 32;
pub const CONFIG_PATH_MAX: u16 = 256;
pub const CONFIG_SIG_PREALLOC_IRQ_ACTIONS: u8 = 8;
pub const CONFIG_PREALLOC_MQ_MSGS: u8 = 8;
pub const CONFIG_PREALLOC_MQ_IRQ_MSGS: u8 = 8;
pub const CONFIG_MQ_MAXMSGSIZE: u8 = 32;
pub const CONFIG_DEFAULT_TASK_STACKSIZE: u16 = 2048;
pub const CONFIG_IDLETHREAD_STACKSIZE: u16 = 1024;
pub const CONFIG_PTHREAD_STACK_MIN: u16 = 256;
pub const CONFIG_PTHREAD_STACK_DEFAULT: u16 = 2048;
pub const CONFIG_ARCH_HAVE_I2CRESET: u8 = 1;
pub const CONFIG_ARCH_HAVE_SPI_BITORDER: u8 = 1;
pub const CONFIG_SPI: u8 = 1;
pub const CONFIG_SPI_EXCHANGE: u8 = 1;
pub const CONFIG_DEV_NULL: u8 = 1;
pub const CONFIG_DEV_OPTEE_NONE: u8 = 1;
pub const CONFIG_DRVR_MKRD: u8 = 1;
pub const CONFIG_ARCH_HAVE_RDWR_MEM_CPU_RUN: u8 = 1;
pub const CONFIG_ARCH_HAVE_SERIAL_TERMIOS: u8 = 1;
pub const CONFIG_SERIAL: u8 = 1;
pub const CONFIG_SERIAL_CONSOLE: u8 = 1;
pub const CONFIG_MCU_SERIAL: u8 = 1;
pub const CONFIG_STANDARD_SERIAL: u8 = 1;
pub const CONFIG_SERIAL_NPOLLWAITERS: u8 = 4;
pub const CONFIG_USART3_SERIAL_CONSOLE: u8 = 1;
pub const CONFIG_USART3_SERIALDRIVER: u8 = 1;
pub const CONFIG_USART3_RXBUFSIZE: u16 = 256;
pub const CONFIG_USART3_TXBUFSIZE: u16 = 256;
pub const CONFIG_USART3_BAUD: u32 = 115200;
pub const CONFIG_USART3_BITS: u8 = 8;
pub const CONFIG_USART3_PARITY: u8 = 0;
pub const CONFIG_USART3_2STOP: u8 = 0;
pub const CONFIG_SYSLOG_MAX_CHANNELS: u8 = 1;
pub const CONFIG_SYSLOG_DEVPATH: &[u8; 11] = b"/dev/ttyS1\0";
pub const CONFIG_SYSLOG_DEFAULT: u8 = 1;
pub const CONFIG_FS_NEPOLL_DESCRIPTORS: u8 = 8;
pub const CONFIG_SENDFILE_BUFSIZE: u16 = 512;
pub const CONFIG_FS_MQUEUE_VFS_PATH: &[u8; 12] = b"/var/mqueue\0";
pub const CONFIG_FS_MQUEUE_NPOLLWAITERS: u8 = 4;
pub const CONFIG_FS_ANONMAP: u8 = 1;
pub const CONFIG_NXFONTS_PACKEDMSFIRST: u8 = 1;
pub const CONFIG_MM_DEFAULT_MANAGER: u8 = 1;
pub const CONFIG_MM_DFAULT_ALIGNMENT: u8 = 0;
pub const CONFIG_MM_REGIONS: u8 = 2;
pub const CONFIG_MM_MAP_COUNT_MAX: u16 = 1024;
pub const CONFIG_MM_HEAP_MEMPOOL_THRESHOLD: u8 = 0;
pub const CONFIG_MM_BACKTRACE: i8 = -1;
pub const CONFIG_MM_FREE_DELAYCOUNT_MAX: u8 = 0;
pub const CONFIG_BINFMT_ELF_RELOCATABLE: u8 = 1;
pub const CONFIG_STDIO_BUFFER_SIZE: u8 = 64;
pub const CONFIG_STDIO_LINEBUFFER: u8 = 1;
pub const CONFIG_NUNGET_CHARS: u8 = 2;
pub const CONFIG_LIBC_LONG_LONG: u8 = 1;
pub const CONFIG_ARCH_LOWPUTC: u8 = 1;
pub const CONFIG_LIBC_RAND_ORDER: u8 = 1;
pub const CONFIG_LIBC_HOMEDIR: &[u8; 2] = b"/\0";
pub const CONFIG_LIBC_TMPDIR: &[u8; 5] = b"/tmp\0";
pub const CONFIG_LIBC_MAX_TMPFILE: u8 = 32;
pub const CONFIG_LIBC_MAX_EXITFUNS: u8 = 0;
pub const CONFIG_POSIX_SPAWN_DEFAULT_STACKSIZE: u16 = 2048;
pub const CONFIG_LIBC_HOSTNAME: &[u8; 1] = b"\0";
pub const CONFIG_LIBC_OPEN_MAX: u16 = 256;
pub const CONFIG_LIBC_STRERROR_ERRNUM: u8 = 1;
pub const CONFIG_LIBC_STRSIGNAL: u8 = 1;
pub const CONFIG_TLS_NELEM: u8 = 0;
pub const CONFIG_TLS_TASK_NELEM: u8 = 0;
pub const CONFIG_LIBC_GAISTRERROR_ERRNUM: u8 = 1;
pub const CONFIG_LIBC_FTOK_VFS_PATH: &[u8; 10] = b"/var/ftok\0";
pub const CONFIG_LIBC_MEMFD_ERROR: u8 = 1;
pub const CONFIG_BUILTIN: u8 = 1;
pub const CONFIG_STREAM_OUT_BUFFER_SIZE: u8 = 64;
pub const CONFIG_STREAM_HEXDUMP_BUFFER_SIZE: u8 = 128;
pub const CONFIG_LIBM_TOOLCHAIN: u8 = 1;
pub const CONFIG_HAVE_CXX: u8 = 1;
pub const CONFIG_HAVE_CXXINITIALIZE: u8 = 1;
pub const CONFIG_LIBCXXMINI: u8 = 1;
pub const CONFIG_CXX_STANDARD: &[u8; 8] = b"gnu++17\0";
pub const CONFIG_NSH_LIBRARY: u8 = 1;
pub const CONFIG_NSH_PROMPT_STRING: &[u8; 6] = b"nsh> \0";
pub const CONFIG_NSH_READLINE: u8 = 1;
pub const CONFIG_NSH_LINELEN: u8 = 64;
pub const CONFIG_NSH_QUOTE: u8 = 1;
pub const CONFIG_NSH_MAXARGUMENTS: u8 = 7;
pub const CONFIG_NSH_ARGCAT: u8 = 1;
pub const CONFIG_NSH_NESTDEPTH: u8 = 3;
pub const CONFIG_NSH_ALIAS: u8 = 1;
pub const CONFIG_NSH_ALIAS_MAX_AMOUNT: u8 = 1;
pub const CONFIG_NSH_BUILTIN_APPS: u8 = 1;
pub const CONFIG_NSH_DISABLE_DATE: u8 = 1;
pub const CONFIG_NSH_DISABLE_IFUPDOWN: u8 = 1;
pub const CONFIG_NSH_DISABLE_LOSMART: u8 = 1;
pub const CONFIG_NSH_DISABLE_LOMTD: u8 = 1;
pub const CONFIG_NSH_DISABLE_MB: u8 = 1;
pub const CONFIG_NSH_DISABLE_MH: u8 = 1;
pub const CONFIG_NSH_DISABLE_MW: u8 = 1;
pub const CONFIG_NSH_DISABLE_TIMEDATECTL: u8 = 1;
pub const CONFIG_NSH_CODECS_BUFSIZE: u8 = 128;
pub const CONFIG_NSH_CMDOPT_HEXDUMP: u8 = 1;
pub const CONFIG_NSH_FILEIOSIZE: u16 = 512;
pub const CONFIG_NSH_SYSINITSCRIPT: &[u8; 18] = b"init.d/rc.sysinit\0";
pub const CONFIG_NSH_INITSCRIPT: &[u8; 11] = b"init.d/rcS\0";
pub const CONFIG_NSH_SCRIPT_REDIRECT_PATH: &[u8; 1] = b"\0";
pub const CONFIG_NSH_CONSOLE: u8 = 1;
pub const CONFIG_SYSTEM_NSH: u8 = 1;
pub const CONFIG_SYSTEM_NSH_PRIORITY: u8 = 100;
pub const CONFIG_SYSTEM_NSH_STACKSIZE: u16 = 2048;
pub const CONFIG_SYSTEM_NSH_PROGNAME: &[u8; 4] = b"nsh\0";
pub const CONFIG_SYSTEM_READLINE: u8 = 1;
pub const CONFIG_READLINE_HAVE_EXTMATCH: u8 = 1;
pub const CONFIG_READLINE_ECHO: u8 = 1;
pub const CONFIG_RAM_END: u32 = 537182208;
pub const CONFIG_HAVE_ANONYMOUS_STRUCT: u8 = 1;
pub const CONFIG_HAVE_ANONYMOUS_UNION: u8 = 1;
pub const CONFIG_C99_BOOL: u8 = 1;
pub const CONFIG_DESIGNATED_INITIALIZERS: u8 = 1;
pub const CONFIG_HAVE_BUILTIN_BSWAP16: u8 = 1;
pub const CONFIG_HAVE_BUILTIN_BSWAP32: u8 = 1;
pub const CONFIG_HAVE_BUILTIN_BSWAP64: u8 = 1;
pub const CONFIG_HAVE_BUILTIN_CTZ: u8 = 1;
pub const CONFIG_HAVE_BUILTIN_CLZ: u8 = 1;
pub const CONFIG_HAVE_BUILTIN_POPCOUNT: u8 = 1;
pub const CONFIG_HAVE_BUILTIN_POPCOUNTLL: u8 = 1;
pub const CONFIG_HAVE_BUILTIN_FFS: u8 = 1;
pub const CONFIG_HAVE_BUILTIN_FFSL: u8 = 1;
pub const CONFIG_HAVE_BUILTIN_FFSLL: u8 = 1;
pub const CONFIG_CPP_HAVE_VARARGS: u8 = 1;
pub const CONFIG_CPP_HAVE_WARNING: u8 = 1;
pub const CONFIG_HAVE_FUNCTIONNAME: u8 = 1;
pub const CONFIG_HAVE_FILENAME: u8 = 1;
pub const CONFIG_HAVE_WEAKFUNCTIONS: u8 = 1;
pub const CONFIG_HAVE_LONG_LONG: u8 = 1;
pub const CONFIG_HAVE_FLOAT: u8 = 1;
pub const CONFIG_HAVE_DOUBLE: u8 = 1;
pub const CONFIG_HAVE_LONG_DOUBLE: u8 = 1;
pub const PRId8: &[u8; 2] = b"d\0";
pub const PRId16: &[u8; 2] = b"d\0";
pub const PRId32: &[u8; 2] = b"d\0";
pub const PRId64: &[u8; 4] = b"lld\0";
pub const PRIdPTR: &[u8; 2] = b"d\0";
pub const PRIi8: &[u8; 2] = b"i\0";
pub const PRIi16: &[u8; 2] = b"i\0";
pub const PRIi32: &[u8; 2] = b"i\0";
pub const PRIi64: &[u8; 4] = b"lli\0";
pub const PRIiPTR: &[u8; 2] = b"i\0";
pub const PRIo8: &[u8; 2] = b"o\0";
pub const PRIo16: &[u8; 2] = b"o\0";
pub const PRIo32: &[u8; 2] = b"o\0";
pub const PRIo64: &[u8; 4] = b"llo\0";
pub const PRIoPTR: &[u8; 2] = b"o\0";
pub const PRIu8: &[u8; 2] = b"u\0";
pub const PRIu16: &[u8; 2] = b"u\0";
pub const PRIu32: &[u8; 2] = b"u\0";
pub const PRIu64: &[u8; 4] = b"llu\0";
pub const PRIuPTR: &[u8; 2] = b"u\0";
pub const PRIx8: &[u8; 2] = b"x\0";
pub const PRIx16: &[u8; 2] = b"x\0";
pub const PRIx32: &[u8; 2] = b"x\0";
pub const PRIx64: &[u8; 4] = b"llx\0";
pub const PRIxPTR: &[u8; 2] = b"x\0";
pub const PRIX8: &[u8; 2] = b"X\0";
pub const PRIX16: &[u8; 2] = b"X\0";
pub const PRIX32: &[u8; 2] = b"X\0";
pub const PRIX64: &[u8; 4] = b"llX\0";
pub const PRIXPTR: &[u8; 2] = b"X\0";
pub const SCNd8: &[u8; 4] = b"hhd\0";
pub const SCNd16: &[u8; 3] = b"hd\0";
pub const SCNd32: &[u8; 2] = b"d\0";
pub const SCNd64: &[u8; 4] = b"lld\0";
pub const SCNdPTR: &[u8; 2] = b"d\0";
pub const SCNi8: &[u8; 4] = b"hhi\0";
pub const SCNi16: &[u8; 3] = b"hi\0";
pub const SCNi32: &[u8; 2] = b"i\0";
pub const SCNi64: &[u8; 4] = b"lli\0";
pub const SCNiPTR: &[u8; 2] = b"i\0";
pub const SCNo8: &[u8; 4] = b"hho\0";
pub const SCNo16: &[u8; 3] = b"ho\0";
pub const SCNo32: &[u8; 2] = b"o\0";
pub const SCNo64: &[u8; 4] = b"llo\0";
pub const SCNoPTR: &[u8; 2] = b"o\0";
pub const SCNu8: &[u8; 4] = b"hhu\0";
pub const SCNu16: &[u8; 3] = b"hu\0";
pub const SCNu32: &[u8; 2] = b"u\0";
pub const SCNu64: &[u8; 4] = b"llu\0";
pub const SCNuPTR: &[u8; 2] = b"u\0";
pub const SCNx8: &[u8; 4] = b"hhx\0";
pub const SCNx16: &[u8; 3] = b"hx\0";
pub const SCNx32: &[u8; 2] = b"x\0";
pub const SCNx64: &[u8; 4] = b"llx\0";
pub const SCNxPTR: &[u8; 2] = b"x\0";
pub const CHAR_BIT: u8 = 8;
pub const SCHAR_MAX: u8 = 127;
pub const UCHAR_MAX: u8 = 255;
pub const CHAR_MIN: u8 = 0;
pub const CHAR_MAX: u8 = 255;
pub const SHRT_MAX: u16 = 32767;
pub const USHRT_MAX: u16 = 65535;
pub const INT_MAX: u32 = 2147483647;
pub const UINT_MAX: u32 = 4294967295;
pub const LONG_MAX: u32 = 2147483647;
pub const ULONG_MAX: u32 = 4294967295;
pub const LLONG_MAX: u64 = 9223372036854775807;
pub const ULLONG_MAX: i8 = -1;
pub const PTR_MAX: u32 = 2147483647;
pub const UPTR_MAX: u32 = 4294967295;
pub const WCHAR_MIN: u8 = 0;
pub const MB_LEN_MAX: u8 = 4;
pub const _POSIX_ARG_MAX: u16 = 4096;
pub const _POSIX_CHILD_MAX: u8 = 6;
pub const _POSIX_LINK_MAX: u8 = 8;
pub const _POSIX_MAX_CANON: u8 = 255;
pub const _POSIX_MAX_INPUT: u8 = 255;
pub const _POSIX_NAME_MAX: u8 = 32;
pub const _POSIX_NGROUPS_MAX: u8 = 0;
pub const _POSIX_OPEN_MAX: u8 = 16;
pub const _POSIX_PATH_MAX: u16 = 256;
pub const _POSIX_PIPE_BUF: u16 = 512;
pub const _POSIX_STREAM_MAX: u8 = 16;
pub const _POSIX_TZNAME_MAX: u8 = 3;
pub const _POSIX_SIZE_MAX: u32 = 4294967295;
pub const _POSIX_SIZE_MIN: u8 = 0;
pub const _POSIX_SSIZE_MAX: u32 = 2147483647;
pub const _POSIX_RTSIG_MAX: u8 = 8;
pub const _POSIX_SIGQUEUE_MAX: u8 = 32;
pub const _POSIX_SYMLOOP_MAX: u8 = 8;
pub const _POSIX_DELAYTIMER_MAX: u8 = 32;
pub const _POSIX_TIMER_MAX: u8 = 32;
pub const _POSIX_CLOCKRES_MIN: u32 = 10000000;
pub const _POSIX_AIO_LISTIO_MAX: u8 = 2;
pub const _POSIX_AIO_MAX: u8 = 1;
pub const _POSIX_MQ_OPEN_MAX: u8 = 8;
pub const _POSIX_MQ_PRIO_MAX: u8 = 255;
pub const _POSIX_SEM_NSEMS_MAX: u32 = 2147483647;
pub const _POSIX_SEM_VALUE_MAX: u16 = 32767;
pub const ARG_MAX: u16 = 4096;
pub const CHILD_MAX: u8 = 6;
pub const LINK_MAX: u8 = 8;
pub const MAX_CANON: u8 = 255;
pub const MAX_INPUT: u8 = 255;
pub const NAME_MAX: u8 = 32;
pub const TTY_NAME_MAX: u8 = 32;
pub const NGROUPS_MAX: u8 = 0;
pub const OPEN_MAX: u16 = 256;
pub const PATH_MAX: u16 = 256;
pub const PIPE_BUF: u16 = 512;
pub const SIZE_MAX: u32 = 4294967295;
pub const SIZE_MIN: u8 = 0;
pub const RSIZE_MAX: u32 = 4294967295;
pub const SSIZE_MAX: u32 = 2147483647;
pub const STREAM_MAX: u8 = 16;
pub const TZNAME_MAX: u8 = 3;
pub const RTSIG_MAX: u8 = 32;
pub const SIGQUEUE_MAX: u8 = 32;
pub const SYMLOOP_MAX: u8 = 8;
pub const DELAYTIMER_MAX: u8 = 32;
pub const TIMER_MAX: u8 = 32;
pub const CLOCKRES_MIN: u32 = 10000000;
pub const CHARCLASS_NAME_MAX: u8 = 14;
pub const NL_LANGMAX: u8 = 14;
pub const NL_MSGMAX: u16 = 32767;
pub const NL_SETMAX: u8 = 255;
pub const AIO_LISTIO_MAX: u8 = 2;
pub const AIO_MAX: u8 = 1;
pub const MQ_OPEN_MAX: u8 = 8;
pub const MQ_PRIO_MAX: u8 = 255;
pub const SEM_NSEMS_MAX: u32 = 2147483647;
pub const SEM_VALUE_MAX: u16 = 32767;
pub const IOV_MAX: u32 = 2147483647;
pub const HOST_NAME_MAX: u8 = 32;
pub const PTRDIFF_MAX: u32 = 2147483647;
pub const INTPTR_MAX: u32 = 2147483647;
pub const UINTPTR_MAX: u32 = 4294967295;
pub const STM32_BOARD_XTAL: u32 = 8000000;
pub const STM32_HSI_FREQUENCY: u32 = 16000000;
pub const STM32_LSI_FREQUENCY: u16 = 32000;
pub const STM32_HSE_FREQUENCY: u32 = 8000000;
pub const STM32_LSE_FREQUENCY: u16 = 32768;
pub const STM32_VCO_FREQUENCY: u32 = 432000000;
pub const STM32_SYSCLK_FREQUENCY: u32 = 216000000;
pub const STM32_OTGFS_FREQUENCY: u32 = 48000000;
pub const CONFIG_STM32F7_PLLSAI: u8 = 1;
pub const STM32_RCC_DCKCFGR1_TIMPRESRC: u8 = 0;
pub const STM32_RCC_DCKCFGR1_DFSDM1SRC: u8 = 0;
pub const STM32_RCC_DCKCFGR1_ADFSDM1SRC: u8 = 0;
pub const CONFIG_STM32F7_PLLI2S: u8 = 1;
pub const STM32_HCLK_FREQUENCY: u32 = 216000000;
pub const STM32_PCLK1_FREQUENCY: u32 = 54000000;
pub const STM32_APB1_TIM2_CLKIN: u32 = 108000000;
pub const STM32_APB1_TIM3_CLKIN: u32 = 108000000;
pub const STM32_APB1_TIM4_CLKIN: u32 = 108000000;
pub const STM32_APB1_TIM5_CLKIN: u32 = 108000000;
pub const STM32_APB1_TIM6_CLKIN: u32 = 108000000;
pub const STM32_APB1_TIM7_CLKIN: u32 = 108000000;
pub const STM32_APB1_TIM12_CLKIN: u32 = 108000000;
pub const STM32_APB1_TIM13_CLKIN: u32 = 108000000;
pub const STM32_APB1_TIM14_CLKIN: u32 = 108000000;
pub const STM32_PCLK2_FREQUENCY: u32 = 108000000;
pub const STM32_APB2_TIM1_CLKIN: u32 = 216000000;
pub const STM32_APB2_TIM8_CLKIN: u32 = 216000000;
pub const STM32_APB2_TIM9_CLKIN: u32 = 216000000;
pub const STM32_APB2_TIM10_CLKIN: u32 = 216000000;
pub const STM32_APB2_TIM11_CLKIN: u32 = 216000000;
pub const BOARD_FLASH_WAITSTATES: u8 = 7;
pub const BOARD_LED1: u8 = 0;
pub const BOARD_LED2: u8 = 1;
pub const BOARD_LED3: u8 = 2;
pub const BOARD_NLEDS: u8 = 3;
pub const BOARD_LED_GREEN: u8 = 0;
pub const BOARD_LED_BLUE: u8 = 1;
pub const BOARD_LED_RED: u8 = 2;
pub const BOARD_LED1_BIT: u8 = 1;
pub const BOARD_LED2_BIT: u8 = 2;
pub const BOARD_LED3_BIT: u8 = 4;
pub const LED_STARTED: u8 = 0;
pub const LED_HEAPALLOCATE: u8 = 1;
pub const LED_IRQSENABLED: u8 = 2;
pub const LED_STACKCREATED: u8 = 3;
pub const LED_INIRQ: u8 = 4;
pub const LED_SIGNAL: u8 = 5;
pub const LED_ASSERTION: u8 = 6;
pub const LED_PANIC: u8 = 7;
pub const LED_IDLE: u8 = 8;
pub const BUTTON_USER: u8 = 0;
pub const NUM_BUTTONS: u8 = 1;
pub const BUTTON_USER_BIT: u8 = 1;
pub const LED_DRIVER_PATH: &[u8; 14] = b"/dev/userleds\0";
pub const SDIO_SLOTNO: u8 = 0;
pub const BOARD_NGPIOIN: u8 = 4;
pub const BOARD_NGPIOOUT: u8 = 10;
pub const BOARD_NGPIOINT: u8 = 1;
pub const __bool_true_false_are_defined: u8 = 1;
pub const TRUE: u8 = 1;
pub const FALSE: u8 = 0;
pub const SEEK_SET: u8 = 0;
pub const SEEK_CUR: u8 = 1;
pub const SEEK_END: u8 = 2;
pub const CONFIG_SMP_NCPUS: u8 = 1;
pub const SCHED_PRIORITY_MAX: u8 = 255;
pub const SCHED_PRIORITY_DEFAULT: u8 = 100;
pub const SCHED_PRIORITY_MIN: u8 = 1;
pub const SCHED_PRIORITY_IDLE: u8 = 0;
pub const STM32_IRQ_RESERVED: u8 = 0;
pub const STM32_IRQ_NMI: u8 = 2;
pub const STM32_IRQ_HARDFAULT: u8 = 3;
pub const STM32_IRQ_MEMFAULT: u8 = 4;
pub const STM32_IRQ_BUSFAULT: u8 = 5;
pub const STM32_IRQ_USAGEFAULT: u8 = 6;
pub const STM32_IRQ_SVCALL: u8 = 11;
pub const STM32_IRQ_DBGMONITOR: u8 = 12;
pub const STM32_IRQ_PENDSV: u8 = 14;
pub const STM32_IRQ_SYSTICK: u8 = 15;
pub const STM32_IRQ_FIRST: u8 = 16;
pub const STM32_IRQ_WWDG: u8 = 16;
pub const STM32_IRQ_PVD: u8 = 17;
pub const STM32_IRQ_TAMPER: u8 = 18;
pub const STM32_IRQ_TIMESTAMP: u8 = 18;
pub const STM32_IRQ_RTC_WKUP: u8 = 19;
pub const STM32_IRQ_FLASH: u8 = 20;
pub const STM32_IRQ_RCC: u8 = 21;
pub const STM32_IRQ_EXTI0: u8 = 22;
pub const STM32_IRQ_EXTI1: u8 = 23;
pub const STM32_IRQ_EXTI2: u8 = 24;
pub const STM32_IRQ_EXTI3: u8 = 25;
pub const STM32_IRQ_EXTI4: u8 = 26;
pub const STM32_IRQ_DMA1S0: u8 = 27;
pub const STM32_IRQ_DMA1S1: u8 = 28;
pub const STM32_IRQ_DMA1S2: u8 = 29;
pub const STM32_IRQ_DMA1S3: u8 = 30;
pub const STM32_IRQ_DMA1S4: u8 = 31;
pub const STM32_IRQ_DMA1S5: u8 = 32;
pub const STM32_IRQ_DMA1S6: u8 = 33;
pub const STM32_IRQ_ADC: u8 = 34;
pub const STM32_IRQ_CAN1TX: u8 = 35;
pub const STM32_IRQ_CAN1RX0: u8 = 36;
pub const STM32_IRQ_CAN1RX1: u8 = 37;
pub const STM32_IRQ_CAN1SCE: u8 = 38;
pub const STM32_IRQ_EXTI95: u8 = 39;
pub const STM32_IRQ_TIM1BRK: u8 = 40;
pub const STM32_IRQ_TIM9: u8 = 40;
pub const STM32_IRQ_TIM1UP: u8 = 41;
pub const STM32_IRQ_TIM10: u8 = 41;
pub const STM32_IRQ_TIM1TRGCOM: u8 = 42;
pub const STM32_IRQ_TIM11: u8 = 42;
pub const STM32_IRQ_TIM1CC: u8 = 43;
pub const STM32_IRQ_TIM2: u8 = 44;
pub const STM32_IRQ_TIM3: u8 = 45;
pub const STM32_IRQ_TIM4: u8 = 46;
pub const STM32_IRQ_I2C1EV: u8 = 47;
pub const STM32_IRQ_I2C1ER: u8 = 48;
pub const STM32_IRQ_I2C2EV: u8 = 49;
pub const STM32_IRQ_I2C2ER: u8 = 50;
pub const STM32_IRQ_SPI1: u8 = 51;
pub const STM32_IRQ_SPI2: u8 = 52;
pub const STM32_IRQ_USART1: u8 = 53;
pub const STM32_IRQ_USART2: u8 = 54;
pub const STM32_IRQ_USART3: u8 = 55;
pub const STM32_IRQ_EXTI1510: u8 = 56;
pub const STM32_IRQ_RTCALRM: u8 = 57;
pub const STM32_IRQ_OTGFSWKUP: u8 = 58;
pub const STM32_IRQ_TIM8BRK: u8 = 59;
pub const STM32_IRQ_TIM12: u8 = 59;
pub const STM32_IRQ_TIM8UP: u8 = 60;
pub const STM32_IRQ_TIM13: u8 = 60;
pub const STM32_IRQ_TIM8TRGCOM: u8 = 61;
pub const STM32_IRQ_TIM14: u8 = 61;
pub const STM32_IRQ_TIM8CC: u8 = 62;
pub const STM32_IRQ_DMA1S7: u8 = 63;
pub const STM32_IRQ_FMC: u8 = 64;
pub const STM32_IRQ_SDMMC1: u8 = 65;
pub const STM32_IRQ_TIM5: u8 = 66;
pub const STM32_IRQ_SPI3: u8 = 67;
pub const STM32_IRQ_UART4: u8 = 68;
pub const STM32_IRQ_UART5: u8 = 69;
pub const STM32_IRQ_TIM6: u8 = 70;
pub const STM32_IRQ_DAC: u8 = 70;
pub const STM32_IRQ_TIM7: u8 = 71;
pub const STM32_IRQ_DMA2S0: u8 = 72;
pub const STM32_IRQ_DMA2S1: u8 = 73;
pub const STM32_IRQ_DMA2S2: u8 = 74;
pub const STM32_IRQ_DMA2S3: u8 = 75;
pub const STM32_IRQ_DMA2S4: u8 = 76;
pub const STM32_IRQ_ETH: u8 = 77;
pub const STM32_IRQ_ETHWKUP: u8 = 78;
pub const STM32_IRQ_CAN2TX: u8 = 79;
pub const STM32_IRQ_CAN2RX0: u8 = 80;
pub const STM32_IRQ_CAN2RX1: u8 = 81;
pub const STM32_IRQ_CAN2SCE: u8 = 82;
pub const STM32_IRQ_OTGFS: u8 = 83;
pub const STM32_IRQ_DMA2S5: u8 = 84;
pub const STM32_IRQ_DMA2S6: u8 = 85;
pub const STM32_IRQ_DMA2S7: u8 = 86;
pub const STM32_IRQ_USART6: u8 = 87;
pub const STM32_IRQ_I2C3EV: u8 = 88;
pub const STM32_IRQ_I2C3ER: u8 = 89;
pub const STM32_IRQ_OTGHSEP1OUT: u8 = 90;
pub const STM32_IRQ_OTGHSEP1IN: u8 = 91;
pub const STM32_IRQ_OTGHSWKUP: u8 = 92;
pub const STM32_IRQ_OTGHS: u8 = 93;
pub const STM32_IRQ_DCMI: u8 = 94;
pub const STM32_IRQ_CRYP: u8 = 95;
pub const STM32_IRQ_HASH: u8 = 96;
pub const STM32_IRQ_RNG: u8 = 96;
pub const STM32_IRQ_FPU: u8 = 97;
pub const STM32_IRQ_UART7: u8 = 98;
pub const STM32_IRQ_UART8: u8 = 99;
pub const STM32_IRQ_SPI4: u8 = 100;
pub const STM32_IRQ_SPI5: u8 = 101;
pub const STM32_IRQ_SPI6: u8 = 102;
pub const STM32_IRQ_SAI1: u8 = 103;
pub const STM32_IRQ_LTDCINT: u8 = 104;
pub const STM32_IRQ_LTDCERRINT: u8 = 105;
pub const STM32_IRQ_DMA2D: u8 = 106;
pub const STM32_IRQ_SAI2: u8 = 107;
pub const STM32_IRQ_QUADSPI: u8 = 108;
pub const STM32_IRQ_LPTIMER1: u8 = 109;
pub const STM32_IRQ_HDMICEC: u8 = 110;
pub const STM32_IRQ_I2C4EV: u8 = 111;
pub const STM32_IRQ_I2C4ER: u8 = 112;
pub const STM32_IRQ_SPDIFRX: u8 = 113;
pub const STM32_IRQ_NEXTINTS: u8 = 98;
pub const NR_IRQS: u8 = 114;
pub const STM32F7_SRAM1_SIZE: u32 = 245760;
pub const STM32F7_SRAM2_SIZE: u16 = 16384;
pub const STM32F7_DTCM_SRAM_SIZE: u32 = 65536;
pub const STM32F7_ITCM_SRAM_SIZE: u16 = 16384;
pub const STM32F7_NSPDIFRX: u8 = 4;
pub const STM32F7_NGPIO: u8 = 11;
pub const STM32F7_NI2C: u8 = 4;
pub const STM32F7_NATIM: u8 = 2;
pub const STM32F7_NGTIM32: u8 = 2;
pub const STM32F7_NGTIM16: u8 = 2;
pub const STM32F7_NGTIMNDMA: u8 = 6;
pub const STM32F7_NBTIM: u8 = 2;
pub const STM32F7_NUART: u8 = 4;
pub const STM32F7_NUSART: u8 = 4;
pub const STM32F7_NI2S: u8 = 3;
pub const STM32F7_NUSBOTGFS: u8 = 1;
pub const STM32F7_NUSBOTGHS: u8 = 1;
pub const STM32F7_NSAI: u8 = 2;
pub const STM32F7_NDMA: u8 = 2;
pub const STM32F7_NADC: u8 = 3;
pub const STM32F7_NDAC: u8 = 2;
pub const STM32F7_NCAPSENSE: u8 = 0;
pub const STM32F7_NCRC: u8 = 1;
pub const STM32F7_NFMC: u8 = 1;
pub const STM32F7_NETHERNET: u8 = 1;
pub const STM32F7_NRNG: u8 = 1;
pub const STM32F7_NSPI: u8 = 6;
pub const STM32F7_NSDMMC: u8 = 1;
pub const STM32F7_NCAN: u8 = 2;
pub const STM32F7_NDCMI: u8 = 1;
pub const STM32F7_NDSIHOST: u8 = 0;
pub const STM32F7_NLCDTFT: u8 = 1;
pub const STM32F7_NDMA2D: u8 = 1;
pub const STM32F7_NJPEG: u8 = 0;
pub const STM32F7_NCRYP: u8 = 0;
pub const STM32F7_NHASH: u8 = 0;
pub const STM32F7_NDFSDM: u8 = 0;
pub const NVIC_SYSH_PRIORITY_MIN: u8 = 240;
pub const NVIC_SYSH_PRIORITY_DEFAULT: u8 = 128;
pub const NVIC_SYSH_PRIORITY_MAX: u8 = 0;
pub const NVIC_SYSH_PRIORITY_STEP: u8 = 16;
pub const NVIC_SYSH_MAXNORMAL_PRIORITY: u8 = 128;
pub const NVIC_SYSH_HIGH_PRIORITY: u8 = 96;
pub const NVIC_SYSH_DISABLE_PRIORITY: u8 = 128;
pub const NVIC_SYSH_SVCALL_PRIORITY: u8 = 112;
pub const CONFIG_SYS_NNEST: u8 = 2;
pub const REG_R13: u8 = 0;
pub const REG_PRIMASK: u8 = 1;
pub const REG_R4: u8 = 2;
pub const REG_R5: u8 = 3;
pub const REG_R6: u8 = 4;
pub const REG_R7: u8 = 5;
pub const REG_R8: u8 = 6;
pub const REG_R9: u8 = 7;
pub const REG_R10: u8 = 8;
pub const REG_R11: u8 = 9;
pub const REG_CONTROL: u8 = 10;
pub const REG_EXC_RETURN: u8 = 11;
pub const SW_INT_REGS: u8 = 12;
pub const SW_FPU_REGS: u8 = 0;
pub const SW_XCPT_REGS: u8 = 12;
pub const SW_XCPT_SIZE: u8 = 48;
pub const REG_R0: u8 = 12;
pub const REG_R1: u8 = 13;
pub const REG_R2: u8 = 14;
pub const REG_R3: u8 = 15;
pub const REG_R12: u8 = 16;
pub const REG_R14: u8 = 17;
pub const REG_R15: u8 = 18;
pub const REG_XPSR: u8 = 19;
pub const HW_INT_REGS: u8 = 8;
pub const HW_FPU_REGS: u8 = 0;
pub const HW_XCPT_REGS: u8 = 8;
pub const HW_XCPT_SIZE: u8 = 32;
pub const XCPTCONTEXT_REGS: u8 = 20;
pub const XCPTCONTEXT_SIZE: u8 = 80;
pub const REG_A1: u8 = 12;
pub const REG_A2: u8 = 13;
pub const REG_A3: u8 = 14;
pub const REG_A4: u8 = 15;
pub const REG_V1: u8 = 2;
pub const REG_V2: u8 = 3;
pub const REG_V3: u8 = 4;
pub const REG_V4: u8 = 5;
pub const REG_V5: u8 = 6;
pub const REG_V6: u8 = 7;
pub const REG_V7: u8 = 8;
pub const REG_SB: u8 = 7;
pub const REG_SL: u8 = 8;
pub const REG_FP: u8 = 5;
pub const REG_IP: u8 = 16;
pub const REG_SP: u8 = 0;
pub const REG_LR: u8 = 17;
pub const REG_PC: u8 = 18;
pub const REG_PIC: u8 = 8;
pub const CONTROL_FPCA: u8 = 4;
pub const CONTROL_SPSEL: u8 = 2;
pub const CONTROL_NPRIV: u8 = 1;
pub const STM32_GPIO_MODER_OFFSET: u8 = 0;
pub const STM32_GPIO_OTYPER_OFFSET: u8 = 4;
pub const STM32_GPIO_OSPEED_OFFSET: u8 = 8;
pub const STM32_GPIO_PUPDR_OFFSET: u8 = 12;
pub const STM32_GPIO_IDR_OFFSET: u8 = 16;
pub const STM32_GPIO_ODR_OFFSET: u8 = 20;
pub const STM32_GPIO_BSRR_OFFSET: u8 = 24;
pub const STM32_GPIO_LCKR_OFFSET: u8 = 28;
pub const STM32_GPIO_AFRL_OFFSET: u8 = 32;
pub const STM32_GPIO_AFRH_OFFSET: u8 = 36;
pub const GPIO_MODER_INPUT: u8 = 0;
pub const GPIO_MODER_OUTPUT: u8 = 1;
pub const GPIO_MODER_ALT: u8 = 2;
pub const GPIO_MODER_ANALOG: u8 = 3;
pub const GPIO_MODER0_SHIFT: u8 = 0;
pub const GPIO_MODER0_MASK: u8 = 3;
pub const GPIO_MODER1_SHIFT: u8 = 2;
pub const GPIO_MODER1_MASK: u8 = 12;
pub const GPIO_MODER2_SHIFT: u8 = 4;
pub const GPIO_MODER2_MASK: u8 = 48;
pub const GPIO_MODER3_SHIFT: u8 = 6;
pub const GPIO_MODER3_MASK: u8 = 192;
pub const GPIO_MODER4_SHIFT: u8 = 8;
pub const GPIO_MODER4_MASK: u16 = 768;
pub const GPIO_MODER5_SHIFT: u8 = 10;
pub const GPIO_MODER5_MASK: u16 = 3072;
pub const GPIO_MODER6_SHIFT: u8 = 12;
pub const GPIO_MODER6_MASK: u16 = 12288;
pub const GPIO_MODER7_SHIFT: u8 = 14;
pub const GPIO_MODER7_MASK: u16 = 49152;
pub const GPIO_MODER8_SHIFT: u8 = 16;
pub const GPIO_MODER8_MASK: u32 = 196608;
pub const GPIO_MODER9_SHIFT: u8 = 18;
pub const GPIO_MODER9_MASK: u32 = 786432;
pub const GPIO_MODER10_SHIFT: u8 = 20;
pub const GPIO_MODER10_MASK: u32 = 3145728;
pub const GPIO_MODER11_SHIFT: u8 = 22;
pub const GPIO_MODER11_MASK: u32 = 12582912;
pub const GPIO_MODER12_SHIFT: u8 = 24;
pub const GPIO_MODER12_MASK: u32 = 50331648;
pub const GPIO_MODER13_SHIFT: u8 = 26;
pub const GPIO_MODER13_MASK: u32 = 201326592;
pub const GPIO_MODER14_SHIFT: u8 = 28;
pub const GPIO_MODER14_MASK: u32 = 805306368;
pub const GPIO_MODER15_SHIFT: u8 = 30;
pub const GPIO_MODER15_MASK: u32 = 3221225472;
pub const GPIO_OSPEED_2MHz: u8 = 0;
pub const GPIO_OSPEED_25MHz: u8 = 1;
pub const GPIO_OSPEED_50MHz: u8 = 2;
pub const GPIO_OSPEED_100MHz: u8 = 3;
pub const GPIO_OSPEED0_SHIFT: u8 = 0;
pub const GPIO_OSPEED0_MASK: u8 = 3;
pub const GPIO_OSPEED1_SHIFT: u8 = 2;
pub const GPIO_OSPEED1_MASK: u8 = 12;
pub const GPIO_OSPEED2_SHIFT: u8 = 4;
pub const GPIO_OSPEED2_MASK: u8 = 48;
pub const GPIO_OSPEED3_SHIFT: u8 = 6;
pub const GPIO_OSPEED3_MASK: u8 = 192;
pub const GPIO_OSPEED4_SHIFT: u8 = 8;
pub const GPIO_OSPEED4_MASK: u16 = 768;
pub const GPIO_OSPEED5_SHIFT: u8 = 10;
pub const GPIO_OSPEED5_MASK: u16 = 3072;
pub const GPIO_OSPEED6_SHIFT: u8 = 12;
pub const GPIO_OSPEED6_MASK: u16 = 12288;
pub const GPIO_OSPEED7_SHIFT: u8 = 14;
pub const GPIO_OSPEED7_MASK: u16 = 49152;
pub const GPIO_OSPEED8_SHIFT: u8 = 16;
pub const GPIO_OSPEED8_MASK: u32 = 196608;
pub const GPIO_OSPEED9_SHIFT: u8 = 18;
pub const GPIO_OSPEED9_MASK: u32 = 786432;
pub const GPIO_OSPEED10_SHIFT: u8 = 20;
pub const GPIO_OSPEED10_MASK: u32 = 3145728;
pub const GPIO_OSPEED11_SHIFT: u8 = 22;
pub const GPIO_OSPEED11_MASK: u32 = 12582912;
pub const GPIO_OSPEED12_SHIFT: u8 = 24;
pub const GPIO_OSPEED12_MASK: u32 = 50331648;
pub const GPIO_OSPEED13_SHIFT: u8 = 26;
pub const GPIO_OSPEED13_MASK: u32 = 201326592;
pub const GPIO_OSPEED14_SHIFT: u8 = 28;
pub const GPIO_OSPEED14_MASK: u32 = 805306368;
pub const GPIO_OSPEED15_SHIFT: u8 = 30;
pub const GPIO_OSPEED15_MASK: u32 = 3221225472;
pub const GPIO_PUPDR_NONE: u8 = 0;
pub const GPIO_PUPDR_PULLUP: u8 = 1;
pub const GPIO_PUPDR_PULLDOWN: u8 = 2;
pub const GPIO_PUPDR0_SHIFT: u8 = 0;
pub const GPIO_PUPDR0_MASK: u8 = 3;
pub const GPIO_PUPDR1_SHIFT: u8 = 2;
pub const GPIO_PUPDR1_MASK: u8 = 12;
pub const GPIO_PUPDR2_SHIFT: u8 = 4;
pub const GPIO_PUPDR2_MASK: u8 = 48;
pub const GPIO_PUPDR3_SHIFT: u8 = 6;
pub const GPIO_PUPDR3_MASK: u8 = 192;
pub const GPIO_PUPDR4_SHIFT: u8 = 8;
pub const GPIO_PUPDR4_MASK: u16 = 768;
pub const GPIO_PUPDR5_SHIFT: u8 = 10;
pub const GPIO_PUPDR5_MASK: u16 = 3072;
pub const GPIO_PUPDR6_SHIFT: u8 = 12;
pub const GPIO_PUPDR6_MASK: u16 = 12288;
pub const GPIO_PUPDR7_SHIFT: u8 = 14;
pub const GPIO_PUPDR7_MASK: u16 = 49152;
pub const GPIO_PUPDR8_SHIFT: u8 = 16;
pub const GPIO_PUPDR8_MASK: u32 = 196608;
pub const GPIO_PUPDR9_SHIFT: u8 = 18;
pub const GPIO_PUPDR9_MASK: u32 = 786432;
pub const GPIO_PUPDR10_SHIFT: u8 = 20;
pub const GPIO_PUPDR10_MASK: u32 = 3145728;
pub const GPIO_PUPDR11_SHIFT: u8 = 22;
pub const GPIO_PUPDR11_MASK: u32 = 12582912;
pub const GPIO_PUPDR12_SHIFT: u8 = 24;
pub const GPIO_PUPDR12_MASK: u32 = 50331648;
pub const GPIO_PUPDR13_SHIFT: u8 = 26;
pub const GPIO_PUPDR13_MASK: u32 = 201326592;
pub const GPIO_PUPDR14_SHIFT: u8 = 28;
pub const GPIO_PUPDR14_MASK: u32 = 805306368;
pub const GPIO_PUPDR15_SHIFT: u8 = 30;
pub const GPIO_PUPDR15_MASK: u32 = 3221225472;
pub const GPIO_LCKK: u32 = 65536;
pub const GPIO_AFRL0_SHIFT: u8 = 0;
pub const GPIO_AFRL0_MASK: u8 = 15;
pub const GPIO_AFRL1_SHIFT: u8 = 4;
pub const GPIO_AFRL1_MASK: u8 = 240;
pub const GPIO_AFRL2_SHIFT: u8 = 8;
pub const GPIO_AFRL2_MASK: u16 = 3840;
pub const GPIO_AFRL3_SHIFT: u8 = 12;
pub const GPIO_AFRL3_MASK: u16 = 61440;
pub const GPIO_AFRL4_SHIFT: u8 = 16;
pub const GPIO_AFRL4_MASK: u32 = 983040;
pub const GPIO_AFRL5_SHIFT: u8 = 20;
pub const GPIO_AFRL5_MASK: u32 = 15728640;
pub const GPIO_AFRL6_SHIFT: u8 = 24;
pub const GPIO_AFRL6_MASK: u32 = 251658240;
pub const GPIO_AFRL7_SHIFT: u8 = 28;
pub const GPIO_AFRL7_MASK: u32 = 4026531840;
pub const GPIO_AFRH8_SHIFT: u8 = 0;
pub const GPIO_AFRH8_MASK: u8 = 15;
pub const GPIO_AFRH9_SHIFT: u8 = 4;
pub const GPIO_AFRH9_MASK: u8 = 240;
pub const GPIO_AFRH10_SHIFT: u8 = 8;
pub const GPIO_AFRH10_MASK: u16 = 3840;
pub const GPIO_AFRH11_SHIFT: u8 = 12;
pub const GPIO_AFRH11_MASK: u16 = 61440;
pub const GPIO_AFRH12_SHIFT: u8 = 16;
pub const GPIO_AFRH12_MASK: u32 = 983040;
pub const GPIO_AFRH13_SHIFT: u8 = 20;
pub const GPIO_AFRH13_MASK: u32 = 15728640;
pub const GPIO_AFRH14_SHIFT: u8 = 24;
pub const GPIO_AFRH14_MASK: u32 = 251658240;
pub const GPIO_AFRH15_SHIFT: u8 = 28;
pub const GPIO_AFRH15_MASK: u32 = 4026531840;
pub const STM32_CODE_BASE: u8 = 0;
pub const STM32_SRAM_BASE: u32 = 536870912;
pub const STM32_PERIPH_BASE: u32 = 1073741824;
pub const STM32_FMC_BASE12: u32 = 1610612736;
pub const STM32_FMC_BANK1: u32 = 1610612736;
pub const STM32_FMC_BANK2: u32 = 1879048192;
pub const STM32_FMC_BASE34: u32 = 2147483648;
pub const STM32_FMC_BANK3: u32 = 2147483648;
pub const STM32_FMC_BANK4: u32 = 2415919104;
pub const STM32_FMC_BASE5: u32 = 3221225472;
pub const STM32_FMC_BASE6: u32 = 3489660928;
pub const STM32_CORTEX_BASE: u32 = 3758096384;
pub const STM32_REGION_MASK: u32 = 4026531840;
pub const STM32_BOOT_BASE: u8 = 0;
pub const STM32_INSTRAM_BASE: u8 = 0;
pub const STM32_SYSMEM_ICTM: u32 = 1048576;
pub const STM32_FLASH_ITCM: u32 = 2097152;
pub const STM32_LOADER_BASE: u32 = 16777216;
pub const STM32_FLASH_AXIM: u32 = 134217728;
pub const STM32_FLASH_BASE: u32 = 134217728;
pub const STM32_OPTIONS_BASE: u32 = 536805376;
pub const STM32_SYSMEM_AXIM: u32 = 535822336;
pub const STM32_SYSMEM_UID: u32 = 535884832;
pub const STM32_OTP_ICTM: u32 = 1110016;
pub const STM32_OTP_AXIM: u32 = 535883776;
pub const STM32_OPT_BASE: u32 = 535883776;
pub const STM32_OPT_SIZE: u16 = 1056;
pub const STM32_DTCRAM_BASE: u32 = 536870912;
pub const STM32_SRAM1_BASE: u32 = 536936448;
pub const STM32_SRAM2_BASE: u32 = 537182208;
pub const STM32_APB1_BASE: u32 = 1073741824;
pub const STM32_APB2_BASE: u32 = 1073807360;
pub const STM32_AHB1_BASE: u32 = 1073872896;
pub const STM32_AHB2_BASE: u32 = 1342177280;
pub const STM32_AHB3_BASE: u32 = 1610612736;
pub const STM32_TIM2_BASE: u32 = 1073741824;
pub const STM32_TIM3_BASE: u32 = 1073742848;
pub const STM32_TIM4_BASE: u32 = 1073743872;
pub const STM32_TIM5_BASE: u32 = 1073744896;
pub const STM32_TIM6_BASE: u32 = 1073745920;
pub const STM32_TIM7_BASE: u32 = 1073746944;
pub const STM32_TIM12_BASE: u32 = 1073747968;
pub const STM32_TIM13_BASE: u32 = 1073748992;
pub const STM32_TIM14_BASE: u32 = 1073750016;
pub const STM32_LPTIM1_BASE: u32 = 1073751040;
pub const STM32_RTC_BASE: u32 = 1073752064;
pub const STM32_WWDG_BASE: u32 = 1073753088;
pub const STM32_IWDG_BASE: u32 = 1073754112;
pub const STM32_SPI2_BASE: u32 = 1073756160;
pub const STM32_I2S2_BASE: u32 = 1073756160;
pub const STM32_SPI3_BASE: u32 = 1073757184;
pub const STM32_I2S3_BASE: u32 = 1073757184;
pub const STM32_SPDIFRX_BASE: u32 = 1073758208;
pub const STM32_USART2_BASE: u32 = 1073759232;
pub const STM32_USART3_BASE: u32 = 1073760256;
pub const STM32_UART4_BASE: u32 = 1073761280;
pub const STM32_UART5_BASE: u32 = 1073762304;
pub const STM32_I2C1_BASE: u32 = 1073763328;
pub const STM32_I2C2_BASE: u32 = 1073764352;
pub const STM32_I2C3_BASE: u32 = 1073765376;
pub const STM32_I2C4_BASE: u32 = 1073766400;
pub const STM32_CAN1_BASE: u32 = 1073767424;
pub const STM32_CAN2_BASE: u32 = 1073768448;
pub const STM32_HDMICEC_BASE: u32 = 1073769472;
pub const STM32_PWR_BASE: u32 = 1073770496;
pub const STM32_DAC_BASE: u32 = 1073771520;
pub const STM32_UART7_BASE: u32 = 1073772544;
pub const STM32_UART8_BASE: u32 = 1073773568;
pub const STM32_TIM1_BASE: u32 = 1073807360;
pub const STM32_TIM8_BASE: u32 = 1073808384;
pub const STM32_USART1_BASE: u32 = 1073811456;
pub const STM32_USART6_BASE: u32 = 1073812480;
pub const STM32_ADC_BASE: u32 = 1073815552;
pub const STM32_ADC1_BASE: u32 = 1073815552;
pub const STM32_ADC2_BASE: u32 = 1073815808;
pub const STM32_ADC3_BASE: u32 = 1073816064;
pub const STM32_ADCCMN_BASE: u32 = 1073816320;
pub const STM32_SDMMC1_BASE: u32 = 1073818624;
pub const STM32_SPI1_BASE: u32 = 1073819648;
pub const STM32_SPI4_BASE: u32 = 1073820672;
pub const STM32_SYSCFG_BASE: u32 = 1073821696;
pub const STM32_EXTI_BASE: u32 = 1073822720;
pub const STM32_TIM9_BASE: u32 = 1073823744;
pub const STM32_TIM10_BASE: u32 = 1073824768;
pub const STM32_TIM11_BASE: u32 = 1073825792;
pub const STM32_SPI5_BASE: u32 = 1073827840;
pub const STM32_SPI6_BASE: u32 = 1073828864;
pub const STM32_SAI1_BASE: u32 = 1073829888;
pub const STM32_SAI2_BASE: u32 = 1073830912;
pub const STM32_LTDC_BASE: u32 = 1073833984;
pub const STM32_GPIOA_BASE: u32 = 1073872896;
pub const STM32_GPIOB_BASE: u32 = 1073873920;
pub const STM32_GPIOC_BASE: u32 = 1073874944;
pub const STM32_GPIOD_BASE: u32 = 1073875968;
pub const STM32_GPIOE_BASE: u32 = 1073876992;
pub const STM32_GPIOF_BASE: u32 = 1073878016;
pub const STM32_GPIOG_BASE: u32 = 1073879040;
pub const STM32_GPIOH_BASE: u32 = 1073880064;
pub const STM32_GPIOI_BASE: u32 = 1073881088;
pub const STM32_GPIOJ_BASE: u32 = 1073882112;
pub const STM32_GPIOK_BASE: u32 = 1073883136;
pub const STM32_CRC_BASE: u32 = 1073885184;
pub const STM32_RCC_BASE: u32 = 1073887232;
pub const STM32_FLASHIF_BASE: u32 = 1073888256;
pub const STM32_BKPSRAM_BASE: u32 = 1073889280;
pub const STM32_DMA1_BASE: u32 = 1073897472;
pub const STM32_DMA2_BASE: u32 = 1073898496;
pub const STM32_ETHMAC_BASE: u32 = 1073905664;
pub const STM32_DMA2D_BASE: u32 = 1073917952;
pub const STM32_USBOTGHS_BASE: u32 = 1074003968;
pub const STM32_USBOTGFS_BASE: u32 = 1342177280;
pub const STM32_DCMI_BASE: u32 = 1342504960;
pub const STM32_CRYP_BASE: u32 = 1342570496;
pub const STM32_HASH_BASE: u32 = 1342571520;
pub const STM32_RNG_BASE: u32 = 1342572544;
pub const STM32_FMCBANK1_BASE: u32 = 1610612736;
pub const STM32_FMCBANK2_BASE: u32 = 1879048192;
pub const STM32_FMCBANK3_BASE: u32 = 2147483648;
pub const STM32_FMCBANK4_BASE: u32 = 2415919104;
pub const STM32_FMC_BASE: u32 = 2684354560;
pub const STM32_QUADSPI_BASE: u32 = 2684358656;
pub const STM32_FMCBANK5_BASE: u32 = 3221225472;
pub const STM32_FMCBANK6_BASE: u32 = 3489660928;
pub const STM32_DEBUGMCU_BASE: u32 = 3758366720;
pub const ARMV7M_PERIPHERAL_INTERRUPTS: u8 = 98;
pub const ARMV7M_DCACHE_LINESIZE: u8 = 32;
pub const ARMV7M_ICACHE_LINESIZE: u8 = 32;
pub const GPIO_MODE_SHIFT: u8 = 18;
pub const GPIO_MODE_MASK: u32 = 786432;
pub const GPIO_INPUT: u8 = 0;
pub const GPIO_OUTPUT: u32 = 262144;
pub const GPIO_ALT: u32 = 524288;
pub const GPIO_ANALOG: u32 = 786432;
pub const GPIO_PUPD_SHIFT: u8 = 16;
pub const GPIO_PUPD_MASK: u32 = 196608;
pub const GPIO_FLOAT: u8 = 0;
pub const GPIO_PULLUP: u32 = 65536;
pub const GPIO_PULLDOWN: u32 = 131072;
pub const GPIO_AF_SHIFT: u8 = 12;
pub const GPIO_AF_MASK: u16 = 61440;
pub const GPIO_AF0: u8 = 0;
pub const GPIO_AF1: u16 = 4096;
pub const GPIO_AF2: u16 = 8192;
pub const GPIO_AF3: u16 = 12288;
pub const GPIO_AF4: u16 = 16384;
pub const GPIO_AF5: u16 = 20480;
pub const GPIO_AF6: u16 = 24576;
pub const GPIO_AF7: u16 = 28672;
pub const GPIO_AF8: u16 = 32768;
pub const GPIO_AF9: u16 = 36864;
pub const GPIO_AF10: u16 = 40960;
pub const GPIO_AF11: u16 = 45056;
pub const GPIO_AF12: u16 = 49152;
pub const GPIO_AF13: u16 = 53248;
pub const GPIO_AF14: u16 = 57344;
pub const GPIO_AF15: u16 = 61440;
pub const GPIO_SPEED_SHIFT: u8 = 10;
pub const GPIO_SPEED_MASK: u16 = 3072;
pub const GPIO_SPEED_2MHz: u8 = 0;
pub const GPIO_SPEED_25MHz: u16 = 1024;
pub const GPIO_SPEED_50MHz: u16 = 2048;
pub const GPIO_SPEED_100MHz: u16 = 3072;
pub const GPIO_OPENDRAIN: u16 = 512;
pub const GPIO_PUSHPULL: u8 = 0;
pub const GPIO_OUTPUT_SET: u16 = 256;
pub const GPIO_OUTPUT_CLEAR: u8 = 0;
pub const GPIO_EXTI: u16 = 256;
pub const GPIO_PORT_SHIFT: u8 = 4;
pub const GPIO_PORT_MASK: u8 = 240;
pub const GPIO_PORTA: u8 = 0;
pub const GPIO_PORTB: u8 = 16;
pub const GPIO_PORTC: u8 = 32;
pub const GPIO_PORTD: u8 = 48;
pub const GPIO_PORTE: u8 = 64;
pub const GPIO_PORTF: u8 = 80;
pub const GPIO_PORTG: u8 = 96;
pub const GPIO_PORTH: u8 = 112;
pub const GPIO_PORTI: u8 = 128;
pub const GPIO_PORTJ: u8 = 144;
pub const GPIO_PORTK: u8 = 160;
pub const GPIO_PIN_SHIFT: u8 = 0;
pub const GPIO_PIN_MASK: u8 = 15;
pub const GPIO_PIN0: u8 = 0;
pub const GPIO_PIN1: u8 = 1;
pub const GPIO_PIN2: u8 = 2;
pub const GPIO_PIN3: u8 = 3;
pub const GPIO_PIN4: u8 = 4;
pub const GPIO_PIN5: u8 = 5;
pub const GPIO_PIN6: u8 = 6;
pub const GPIO_PIN7: u8 = 7;
pub const GPIO_PIN8: u8 = 8;
pub const GPIO_PIN9: u8 = 9;
pub const GPIO_PIN10: u8 = 10;
pub const GPIO_PIN11: u8 = 11;
pub const GPIO_PIN12: u8 = 12;
pub const GPIO_PIN13: u8 = 13;
pub const GPIO_PIN14: u8 = 14;
pub const GPIO_PIN15: u8 = 15;
pub type _int8_t = cty::c_schar;
pub type _uint8_t = cty::c_uchar;
pub type _int16_t = cty::c_short;
pub type _uint16_t = cty::c_ushort;
pub type _int32_t = cty::c_int;
pub type _uint32_t = cty::c_uint;
pub type _int64_t = cty::c_longlong;
pub type _uint64_t = cty::c_ulonglong;
pub type _intmax_t = _int64_t;
pub type _uintmax_t = _uint64_t;
pub type _wchar_t = cty::c_uint;
pub type _ssize_t = cty::c_int;
pub type _size_t = cty::c_uint;
pub type irqstate_t = cty::c_ushort;
pub type int_least8_t = _int8_t;
pub type uint_least8_t = _uint8_t;
pub type int_least16_t = _int16_t;
pub type uint_least16_t = _uint16_t;
pub type int_least24_t = _int32_t;
pub type uint_least24_t = _uint32_t;
pub type int_least32_t = _int32_t;
pub type uint_least32_t = _uint32_t;
pub type int_least64_t = _int64_t;
pub type uint_least64_t = _uint64_t;
pub type int_fast8_t = _int8_t;
pub type uint_fast8_t = _uint8_t;
pub type int_fast16_t = cty::c_int;
pub type uint_fast16_t = cty::c_uint;
pub type int_fast24_t = _int32_t;
pub type uint_fast24_t = _uint32_t;
pub type int_fast32_t = _int32_t;
pub type uint_fast32_t = _uint32_t;
pub type int_fast64_t = _int64_t;
pub type uint_fast64_t = _uint64_t;
pub type intmax_t = _intmax_t;
pub type uintmax_t = _uintmax_t;
extern "C" {
    #[doc = " Name: stm32_bringup\n\n Description:\n   Perform architecture specific initialization\n\n   CONFIG_BOARDCTL=y:\n     If CONFIG_NSH_ARCHINITIALIZE=y:\n       Called from the NSH library (or other application)\n     Otherwise, assumed to be called from some other application.\n\n   Otherwise CONFIG_BOARD_LATE_INITIALIZE=y:\n     Called from board_late_initialize().\n\n   Otherwise, bad news:  Never called\n"]
    pub fn stm32_bringup() -> cty::c_int;
}
extern "C" {
    pub fn stm32_spidev_initialize();
}
extern "C" {
    #[doc = " Name: stm32_dma_alloc_init\n\n Description:\n   Called to create a FAT DMA allocator\n\n Returned Value:\n   0 on success or -ENOMEM\n"]
    pub fn stm32_dma_alloc_init();
}
pub type mode_t = cty::c_uint;
pub type rsize_t = _size_t;
pub type uid_t = cty::c_uint;
pub type gid_t = cty::c_uint;
pub type dev_t = u32;
pub type ino_t = u16;
pub type nlink_t = u16;
pub type pid_t = cty::c_int;
pub type id_t = cty::c_int;
pub type key_t = i32;
pub type wchar_t = _wchar_t;
pub type wint_t = cty::c_int;
pub type wctype_t = cty::c_int;
pub type fsblkcnt_t = u32;
pub type fsfilcnt_t = u32;
pub type blkcnt_t = u32;
pub type off_t = i32;
pub type fpos_t = i32;
pub type blksize_t = i16;
pub type socklen_t = cty::c_uint;
pub type sa_family_t = u16;
pub type clock_t = u32;
pub type time_t = u32;
pub type clockid_t = cty::c_int;
pub type timer_t = *mut cty::c_void;
pub type useconds_t = u32;
pub type suseconds_t = i32;
pub type cpu_set_t = u8;
pub type u_char = cty::c_uchar;
pub type u_short = cty::c_ushort;
pub type u_int = cty::c_uint;
pub type u_long = cty::c_ulong;
pub type unchar = cty::c_uchar;
pub type ushort = cty::c_ushort;
pub type uint = cty::c_uint;
pub type ulong = cty::c_ulong;
pub type s_char = cty::c_schar;
pub type caddr_t = *mut cty::c_char;
pub type u_int8_t = u8;
pub type u_int16_t = u16;
pub type u_int32_t = u32;
pub type u_int64_t = u64;
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct fsid_s {
    pub val: [cty::c_int; 2usize],
}
pub type main_t = ::core::option::Option<
    unsafe extern "C" fn(argc: cty::c_int, argv: *mut *mut cty::c_char) -> cty::c_int,
>;
pub const ERROR: _bindgen_ty_1 = -1;
pub const OK: _bindgen_ty_1 = 0;
pub type _bindgen_ty_1 = cty::c_int;
extern "C" {
    pub fn nsh_main(argc: cty::c_int, argv: *mut *mut cty::c_char) -> cty::c_int;
}
#[repr(C)]
#[derive(Debug, Copy, Clone)]
pub struct xcptcontext {
    pub sigdeliver: *mut cty::c_void,
    pub saved_regs: *mut u32,
    pub regs: *mut u32,
}
extern "C" {
    #[doc = " Public Data"]
    pub static mut g_current_regs: [*mut u32; 1usize];
}
pub type irq_t = u8;
pub type xcpt_t = ::core::option::Option<
    unsafe extern "C" fn(
        irq: cty::c_int,
        context: *mut cty::c_void,
        arg: *mut cty::c_void,
    ) -> cty::c_int,
>;
extern "C" {
    #[doc = " Name: irq_attach\n\n Description:\n   Configure the IRQ subsystem so that IRQ number 'irq' is dispatched to\n   'isr' with argument 'arg'\n"]
    pub fn irq_attach(irq: cty::c_int, isr: xcpt_t, arg: *mut cty::c_void) -> cty::c_int;
}
extern "C" {
    pub static g_gpiobase: [u32; 11usize];
}
extern "C" {
    #[doc = " Name: stm32_configgpio\n\n Description:\n   Configure a GPIO pin based on bit-encoded description of the pin.\n   Once it is configured as Alternative (GPIO_ALT|GPIO_CNF_AFPP|...)\n   function, it must be unconfigured with stm32_unconfiggpio() with\n   the same cfgset first before it can be set to non-alternative function.\n\n Returned Value:\n   OK on success\n   ERROR on invalid port, or when pin is locked as ALT function.\n"]
    pub fn stm32_configgpio(cfgset: u32) -> cty::c_int;
}
extern "C" {
    #[doc = " Name: stm32_unconfiggpio\n\n Description:\n   Unconfigure a GPIO pin based on bit-encoded description of the pin, set\n   it into default HiZ state (and possibly mark it's unused) and unlock it\n   whether it was previously selected as alternative function\n   (GPIO_ALT|GPIO_CNF_AFPP|...).\n\n   This is a safety function and prevents hardware from shocks, as\n   unexpected write to the Timer Channel Output GPIO to fixed '1' or '0'\n   while it should operate in PWM mode could produce excessive on-board\n   currents and trigger over-current/alarm function.\n\n Returned Value:\n  OK on success\n  ERROR on invalid port\n"]
    pub fn stm32_unconfiggpio(cfgset: u32) -> cty::c_int;
}
extern "C" {
    #[doc = " Name: stm32_gpiowrite\n\n Description:\n   Write one or zero to the selected GPIO pin\n"]
    pub fn stm32_gpiowrite(pinset: u32, value: bool);
}
extern "C" {
    #[doc = " Name: stm32_gpioread\n\n Description:\n   Read one or zero from the selected GPIO pin\n"]
    pub fn stm32_gpioread(pinset: u32) -> bool;
}
extern "C" {
    #[doc = " Name: stm32_iocompensation\n\n Description:\n   Enable I/O compensation.\n\n   By default the I/O compensation cell is not used. However when the I/O\n   output buffer speed is configured in 50 MHz or 100 MHz mode, it is\n   recommended to use the compensation cell for slew rate control on I/O\n   tf(IO)out)/tr(IO)out commutation to reduce the I/O noise on power\n   supply.\n\n   The I/O compensation cell can be used only when the supply voltage\n   ranges from 2.4 to 3.6 V.\n\n Input Parameters:\n   None\n\n Returned Value:\n   None\n"]
    pub fn stm32_iocompensation();
}
extern "C" {
    #[doc = " Name: stm32_gpiosetevent\n\n Description:\n   Sets/clears GPIO based event and interrupt triggers.\n\n Input Parameters:\n  - pinset:      GPIO pin configuration\n  - risingedge:  Enables interrupt on rising edges\n  - fallingedge: Enables interrupt on falling edges\n  - event:       Generate event when set\n  - func:        When non-NULL, generate interrupt\n  - arg:         Argument passed to the interrupt callback\n\n Returned Value:\n   Zero (OK) on success; a negated errno value on failure indicating the\n   nature of the failure.\n"]
    pub fn stm32_gpiosetevent(
        pinset: u32,
        risingedge: bool,
        fallingedge: bool,
        event: bool,
        func: xcpt_t,
        arg: *mut cty::c_void,
    ) -> cty::c_int;
}
