// Seed: 1274393104
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1;
  id_1 :
  assert property (@(posedge 1'h0) (1'b0));
  tri1 id_2, id_3, id_4, id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_2, id_1, id_5, id_4, id_5
  ); id_6(
      1, id_1 ? 1'd0 : id_5
  );
  wire id_7;
  assign id_4 = 1;
  wire id_8;
endmodule
