Info: Generated by version: 24.3.1 build 102
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_traffic_generator.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_traffic_generator --family="Agilex 5" --part=A5ED065BB32AE6SR0
Warning: ed_sim_traffic_generator.hydra_inst: Test Engine IP is provided as a beta version and is subject to change in future releases
Info: ed_sim_traffic_generator: "Transforming system: ed_sim_traffic_generator"
Warning: hydra_inst: Test Engine IP is provided as a beta version and is subject to change in future releases
Info: Interconnect is inserted between master global_csr_axi_bridge.m0 and slave global_csr.apb3 because the master is of type axi4lite and the slave is of type apb.
Info: ed_sim_traffic_generator: "Naming system components in system: ed_sim_traffic_generator"
Info: ed_sim_traffic_generator: "Processing generation queue"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_hydra_200_gcz73hi"
Info: ed_sim_traffic_generator: "Generating: hydra_software_dummy_top"
Info: ed_sim_traffic_generator: "Generating: hydra_rtl_library_dummy_top"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_jtag_avalon_master_191_unfwqdy"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_hydra_global_csr_100_7ggcjai"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_axi_bridge_1992_kxv226q"
Info: ed_sim_traffic_generator: "Generating: hydra_mem_axi4_driver_top"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_mm_interconnect_1920_rqcbspq"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_mm_interconnect_1920_vtrezla"
Info: ed_sim_traffic_generator: "Generating: altera_reset_controller"
Info: ed_sim_traffic_generator: "Generating: altera_avalon_st_jtag_interface"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_timing_adapter_1950_obb3kfy"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_avalon_sc_fifo_1932_onpcouq"
Info: ed_sim_traffic_generator: "Generating: altera_avalon_st_bytes_to_packets"
Info: ed_sim_traffic_generator: "Generating: altera_avalon_st_packets_to_bytes"
Info: ed_sim_traffic_generator: "Generating: altera_avalon_packets_to_master"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_channel_adapter_1922_rd56ufy"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_channel_adapter_1922_5vp3d5a"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_apb_translator_1920_6aahr2a"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_axi_master_ni_19100_y3ctica"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_apb_slave_agent_1940_4j3b5gq"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_router_1921_iegcfmq"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_router_1921_ah5veci"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_demultiplexer_1921_bcyqn7i"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_multiplexer_1922_faztmpq"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_demultiplexer_1921_lpkcrti"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_multiplexer_1922_wwowo6i"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_master_translator_192_54w642y"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_master_agent_1930_l64uqry"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_axi_slave_ni_19112_ykxseta"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_altera_avalon_st_pipeline_stage_rd: "Generating: my_altera_avalon_st_pipeline_stage_rd"
Info: my_altera_avalon_st_pipeline_stage_wr: "Generating: my_altera_avalon_st_pipeline_stage_wr"
Info: my_altera_avalon_st_pipeline_stage_rp: "Generating: my_altera_avalon_st_pipeline_stage_rp"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_axi_slave_ni_19112_5emdibi"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_altera_avalon_st_pipeline_stage_rd: "Generating: my_altera_avalon_st_pipeline_stage_rd"
Info: my_altera_avalon_st_pipeline_stage_wr: "Generating: my_altera_avalon_st_pipeline_stage_wr"
Info: my_altera_avalon_st_pipeline_stage_rp: "Generating: my_altera_avalon_st_pipeline_stage_rp"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_router_1921_lras3ty"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_router_1921_cq4uqsy"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_traffic_limiter_1921_6hyjguq"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_demultiplexer_1921_yicp2kq"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_multiplexer_1922_avyhzyy"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_demultiplexer_1921_qq5eekq"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_multiplexer_1922_wrdg73y"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_19112_qo57tlq"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_r3vseti"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_34k67jq"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_htxwsja"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_19112_3oiloga"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_r3vseti"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_34k67jq"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_19112_htxwsja"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_ihngjoq"
Info: ed_sim_traffic_generator: "Generating: ed_sim_traffic_generator_altera_avalon_st_pipeline_stage_1930_oiupeiq"
Info: ed_sim_traffic_generator: Done "ed_sim_traffic_generator" with 49 modules, 159 files
Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_traffic_generator/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_traffic_generator/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_traffic_generator/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_traffic_generator.ip --output-directory=C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_traffic_generator/sim/ --use-relative-paths=true
Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_traffic_generator/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: 	mentor/run_msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_traffic_generator/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: 	aldec/run_rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_traffic_generator/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
