
MB-synthetiseur.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001411c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000dbc  080142b0  080142b0  000242b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801506c  0801506c  000305fc  2**0
                  CONTENTS
  4 .ARM          00000008  0801506c  0801506c  0002506c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015074  08015074  000305fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015074  08015074  00025074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015078  08015078  00025078  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005fc  20000000  0801507c  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000088a4  20000600  08015678  00030600  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20008ea4  08015678  00038ea4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000305fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000414c3  00000000  00000000  0003062c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000798f  00000000  00000000  00071aef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002588  00000000  00000000  00079480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0002ae33  00000000  00000000  0007ba08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0002fbd3  00000000  00000000  000a683b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000f0c2d  00000000  00000000  000d640e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  001c703b  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00002290  00000000  00000000  001c7090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000ab18  00000000  00000000  001c9320  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000600 	.word	0x20000600
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08014294 	.word	0x08014294

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000604 	.word	0x20000604
 80001cc:	08014294 	.word	0x08014294

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96e 	b.w	8000edc <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468c      	mov	ip, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f040 8083 	bne.w	8000d2e <__udivmoddi4+0x116>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d947      	bls.n	8000cbe <__udivmoddi4+0xa6>
 8000c2e:	fab2 f282 	clz	r2, r2
 8000c32:	b142      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	f1c2 0020 	rsb	r0, r2, #32
 8000c38:	fa24 f000 	lsr.w	r0, r4, r0
 8000c3c:	4091      	lsls	r1, r2
 8000c3e:	4097      	lsls	r7, r2
 8000c40:	ea40 0c01 	orr.w	ip, r0, r1
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c50:	fa1f fe87 	uxth.w	lr, r7
 8000c54:	fb08 c116 	mls	r1, r8, r6, ip
 8000c58:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6a:	f080 8119 	bcs.w	8000ea0 <__udivmoddi4+0x288>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8116 	bls.w	8000ea0 <__udivmoddi4+0x288>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c80:	fb08 3310 	mls	r3, r8, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	193c      	adds	r4, r7, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	f080 8105 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c9a:	45a6      	cmp	lr, r4
 8000c9c:	f240 8102 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	443c      	add	r4, r7
 8000ca4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca8:	eba4 040e 	sub.w	r4, r4, lr
 8000cac:	2600      	movs	r6, #0
 8000cae:	b11d      	cbz	r5, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb8:	4631      	mov	r1, r6
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	b902      	cbnz	r2, 8000cc2 <__udivmoddi4+0xaa>
 8000cc0:	deff      	udf	#255	; 0xff
 8000cc2:	fab2 f282 	clz	r2, r2
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	d150      	bne.n	8000d6c <__udivmoddi4+0x154>
 8000cca:	1bcb      	subs	r3, r1, r7
 8000ccc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd0:	fa1f f887 	uxth.w	r8, r7
 8000cd4:	2601      	movs	r6, #1
 8000cd6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cda:	0c21      	lsrs	r1, r4, #16
 8000cdc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ce0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000cec:	1879      	adds	r1, r7, r1
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0xe2>
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	f200 80e9 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1ac9      	subs	r1, r1, r3
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d08:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x10c>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x10a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80d9 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e7bf      	b.n	8000cae <__udivmoddi4+0x96>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x12e>
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	f000 80b1 	beq.w	8000e9a <__udivmoddi4+0x282>
 8000d38:	2600      	movs	r6, #0
 8000d3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3e:	4630      	mov	r0, r6
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f683 	clz	r6, r3
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d14a      	bne.n	8000de4 <__udivmoddi4+0x1cc>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0x140>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80b8 	bhi.w	8000ec8 <__udivmoddi4+0x2b0>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	468c      	mov	ip, r1
 8000d62:	2d00      	cmp	r5, #0
 8000d64:	d0a8      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000d66:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d6a:	e7a5      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000d6c:	f1c2 0320 	rsb	r3, r2, #32
 8000d70:	fa20 f603 	lsr.w	r6, r0, r3
 8000d74:	4097      	lsls	r7, r2
 8000d76:	fa01 f002 	lsl.w	r0, r1, r2
 8000d7a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7e:	40d9      	lsrs	r1, r3
 8000d80:	4330      	orrs	r0, r6
 8000d82:	0c03      	lsrs	r3, r0, #16
 8000d84:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d88:	fa1f f887 	uxth.w	r8, r7
 8000d8c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb06 f108 	mul.w	r1, r6, r8
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x19c>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000da6:	f080 808d 	bcs.w	8000ec4 <__udivmoddi4+0x2ac>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 808a 	bls.w	8000ec4 <__udivmoddi4+0x2ac>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b281      	uxth	r1, r0
 8000db8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dbc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc4:	fb00 f308 	mul.w	r3, r0, r8
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x1c4>
 8000dcc:	1879      	adds	r1, r7, r1
 8000dce:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dd2:	d273      	bcs.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d971      	bls.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd8:	3802      	subs	r0, #2
 8000dda:	4439      	add	r1, r7
 8000ddc:	1acb      	subs	r3, r1, r3
 8000dde:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000de2:	e778      	b.n	8000cd6 <__udivmoddi4+0xbe>
 8000de4:	f1c6 0c20 	rsb	ip, r6, #32
 8000de8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dec:	fa22 f30c 	lsr.w	r3, r2, ip
 8000df0:	431c      	orrs	r4, r3
 8000df2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000df6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dfe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e02:	431f      	orrs	r7, r3
 8000e04:	0c3b      	lsrs	r3, r7, #16
 8000e06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e0a:	fa1f f884 	uxth.w	r8, r4
 8000e0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e12:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e16:	fb09 fa08 	mul.w	sl, r9, r8
 8000e1a:	458a      	cmp	sl, r1
 8000e1c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e20:	fa00 f306 	lsl.w	r3, r0, r6
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x220>
 8000e26:	1861      	adds	r1, r4, r1
 8000e28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e2c:	d248      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e2e:	458a      	cmp	sl, r1
 8000e30:	d946      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4421      	add	r1, r4
 8000e38:	eba1 010a 	sub.w	r1, r1, sl
 8000e3c:	b2bf      	uxth	r7, r7
 8000e3e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e42:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e46:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e4a:	fb00 f808 	mul.w	r8, r0, r8
 8000e4e:	45b8      	cmp	r8, r7
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x24a>
 8000e52:	19e7      	adds	r7, r4, r7
 8000e54:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e58:	d22e      	bcs.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5a:	45b8      	cmp	r8, r7
 8000e5c:	d92c      	bls.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4427      	add	r7, r4
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	eba7 0708 	sub.w	r7, r7, r8
 8000e6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6e:	454f      	cmp	r7, r9
 8000e70:	46c6      	mov	lr, r8
 8000e72:	4649      	mov	r1, r9
 8000e74:	d31a      	bcc.n	8000eac <__udivmoddi4+0x294>
 8000e76:	d017      	beq.n	8000ea8 <__udivmoddi4+0x290>
 8000e78:	b15d      	cbz	r5, 8000e92 <__udivmoddi4+0x27a>
 8000e7a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e7e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e82:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e86:	40f2      	lsrs	r2, r6
 8000e88:	ea4c 0202 	orr.w	r2, ip, r2
 8000e8c:	40f7      	lsrs	r7, r6
 8000e8e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e92:	2600      	movs	r6, #0
 8000e94:	4631      	mov	r1, r6
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e70b      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6fd      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000ea8:	4543      	cmp	r3, r8
 8000eaa:	d2e5      	bcs.n	8000e78 <__udivmoddi4+0x260>
 8000eac:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eb0:	eb69 0104 	sbc.w	r1, r9, r4
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7df      	b.n	8000e78 <__udivmoddi4+0x260>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e7d2      	b.n	8000e62 <__udivmoddi4+0x24a>
 8000ebc:	4660      	mov	r0, ip
 8000ebe:	e78d      	b.n	8000ddc <__udivmoddi4+0x1c4>
 8000ec0:	4681      	mov	r9, r0
 8000ec2:	e7b9      	b.n	8000e38 <__udivmoddi4+0x220>
 8000ec4:	4666      	mov	r6, ip
 8000ec6:	e775      	b.n	8000db4 <__udivmoddi4+0x19c>
 8000ec8:	4630      	mov	r0, r6
 8000eca:	e74a      	b.n	8000d62 <__udivmoddi4+0x14a>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	4439      	add	r1, r7
 8000ed2:	e713      	b.n	8000cfc <__udivmoddi4+0xe4>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e724      	b.n	8000d24 <__udivmoddi4+0x10c>
 8000eda:	bf00      	nop

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b086      	sub	sp, #24
 8000ee4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ee6:	463b      	mov	r3, r7
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
 8000eec:	605a      	str	r2, [r3, #4]
 8000eee:	609a      	str	r2, [r3, #8]
 8000ef0:	60da      	str	r2, [r3, #12]
 8000ef2:	611a      	str	r2, [r3, #16]
 8000ef4:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ef6:	4b29      	ldr	r3, [pc, #164]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000ef8:	4a29      	ldr	r2, [pc, #164]	; (8000fa0 <MX_ADC1_Init+0xc0>)
 8000efa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000efc:	4b27      	ldr	r3, [pc, #156]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f02:	4b26      	ldr	r3, [pc, #152]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f08:	4b24      	ldr	r3, [pc, #144]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f0e:	4b23      	ldr	r3, [pc, #140]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f14:	4b21      	ldr	r3, [pc, #132]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f16:	2204      	movs	r2, #4
 8000f18:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f1a:	4b20      	ldr	r3, [pc, #128]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f20:	4b1e      	ldr	r3, [pc, #120]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000f26:	4b1d      	ldr	r3, [pc, #116]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f28:	2201      	movs	r2, #1
 8000f2a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f2c:	4b1b      	ldr	r3, [pc, #108]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f34:	4b19      	ldr	r3, [pc, #100]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f3a:	4b18      	ldr	r3, [pc, #96]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f40:	4b16      	ldr	r3, [pc, #88]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f48:	4b14      	ldr	r3, [pc, #80]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f4e:	4b13      	ldr	r3, [pc, #76]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f56:	4811      	ldr	r0, [pc, #68]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f58:	f007 fe80 	bl	8008c5c <HAL_ADC_Init>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000f62:	f001 fbcf 	bl	8002704 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000f66:	4b0f      	ldr	r3, [pc, #60]	; (8000fa4 <MX_ADC1_Init+0xc4>)
 8000f68:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f6a:	2306      	movs	r3, #6
 8000f6c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f72:	237f      	movs	r3, #127	; 0x7f
 8000f74:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f76:	2304      	movs	r3, #4
 8000f78:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f7e:	463b      	mov	r3, r7
 8000f80:	4619      	mov	r1, r3
 8000f82:	4806      	ldr	r0, [pc, #24]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f84:	f007 ffb2 	bl	8008eec <HAL_ADC_ConfigChannel>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000f8e:	f001 fbb9 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f92:	bf00      	nop
 8000f94:	3718      	adds	r7, #24
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	20008918 	.word	0x20008918
 8000fa0:	50040000 	.word	0x50040000
 8000fa4:	19200040 	.word	0x19200040

08000fa8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b08a      	sub	sp, #40	; 0x28
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb0:	f107 0314 	add.w	r3, r7, #20
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	60da      	str	r2, [r3, #12]
 8000fbe:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a15      	ldr	r2, [pc, #84]	; (800101c <HAL_ADC_MspInit+0x74>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d124      	bne.n	8001014 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000fca:	4b15      	ldr	r3, [pc, #84]	; (8001020 <HAL_ADC_MspInit+0x78>)
 8000fcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fce:	4a14      	ldr	r2, [pc, #80]	; (8001020 <HAL_ADC_MspInit+0x78>)
 8000fd0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000fd4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fd6:	4b12      	ldr	r3, [pc, #72]	; (8001020 <HAL_ADC_MspInit+0x78>)
 8000fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fda:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000fde:	613b      	str	r3, [r7, #16]
 8000fe0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fe2:	4b0f      	ldr	r3, [pc, #60]	; (8001020 <HAL_ADC_MspInit+0x78>)
 8000fe4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe6:	4a0e      	ldr	r2, [pc, #56]	; (8001020 <HAL_ADC_MspInit+0x78>)
 8000fe8:	f043 0301 	orr.w	r3, r3, #1
 8000fec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fee:	4b0c      	ldr	r3, [pc, #48]	; (8001020 <HAL_ADC_MspInit+0x78>)
 8000ff0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ff2:	f003 0301 	and.w	r3, r3, #1
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN6
    PA4     ------> ADC1_IN9
    PA5     ------> ADC1_IN10
    PA6     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000ffa:	2372      	movs	r3, #114	; 0x72
 8000ffc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000ffe:	230b      	movs	r3, #11
 8001000:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001002:	2300      	movs	r3, #0
 8001004:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001006:	f107 0314 	add.w	r3, r7, #20
 800100a:	4619      	mov	r1, r3
 800100c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001010:	f009 fcfc 	bl	800aa0c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001014:	bf00      	nop
 8001016:	3728      	adds	r7, #40	; 0x28
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	50040000 	.word	0x50040000
 8001020:	40021000 	.word	0x40021000

08001024 <initSensor>:

CO_ReturnError_t err;
uint16_t timer1msPrevious;
CO_NMT_reset_cmd_t reset_co = CO_RESET_NOT;

uint8_t initSensor(){
 8001024:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001026:	b0ab      	sub	sp, #172	; 0xac
 8001028:	af12      	add	r7, sp, #72	; 0x48
	uint8_t status = 0;
 800102a:	2300      	movs	r3, #0
 800102c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	I2C_Module i2cm;
	i2cm.instance=hi2c1;
 8001030:	4a45      	ldr	r2, [pc, #276]	; (8001148 <initSensor+0x124>)
 8001032:	463b      	mov	r3, r7
 8001034:	4611      	mov	r1, r2
 8001036:	224c      	movs	r2, #76	; 0x4c
 8001038:	4618      	mov	r0, r3
 800103a:	f010 fc59 	bl	80118f0 <memcpy>
	i2cm.sdaPin=GPIO_PIN_6;
 800103e:	2340      	movs	r3, #64	; 0x40
 8001040:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	i2cm.sdaPort=GPIOB;
 8001044:	4b41      	ldr	r3, [pc, #260]	; (800114c <initSensor+0x128>)
 8001046:	653b      	str	r3, [r7, #80]	; 0x50
	i2cm.sclPin=GPIO_PIN_7;
 8001048:	2380      	movs	r3, #128	; 0x80
 800104a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	i2cm.sclPort=GPIOB;
 800104e:	4b3f      	ldr	r3, [pc, #252]	; (800114c <initSensor+0x128>)
 8001050:	65bb      	str	r3, [r7, #88]	; 0x58

	I2C_ClearBusyFlagErratum(&i2cm);
 8001052:	463b      	mov	r3, r7
 8001054:	4618      	mov	r0, r3
 8001056:	f001 f907 	bl	8002268 <I2C_ClearBusyFlagErratum>

	do{

	status = PCM9600begin(&module_PCM9600_t, hi2c1);
 800105a:	4e3b      	ldr	r6, [pc, #236]	; (8001148 <initSensor+0x124>)
 800105c:	466d      	mov	r5, sp
 800105e:	f106 040c 	add.w	r4, r6, #12
 8001062:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001064:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001066:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001068:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800106a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800106c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800106e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001072:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001076:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800107a:	4835      	ldr	r0, [pc, #212]	; (8001150 <initSensor+0x12c>)
 800107c:	f007 fadc 	bl	8008638 <PCM9600begin>
 8001080:	4603      	mov	r3, r0
 8001082:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

	status = PCA9685begin(&module_PCA9685_t,hi2c1,3);
 8001086:	4e30      	ldr	r6, [pc, #192]	; (8001148 <initSensor+0x124>)
 8001088:	2303      	movs	r3, #3
 800108a:	9310      	str	r3, [sp, #64]	; 0x40
 800108c:	466d      	mov	r5, sp
 800108e:	f106 040c 	add.w	r4, r6, #12
 8001092:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001094:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001096:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001098:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800109a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800109c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800109e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80010a2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80010a6:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80010aa:	482a      	ldr	r0, [pc, #168]	; (8001154 <initSensor+0x130>)
 80010ac:	f007 fb49 	bl	8008742 <PCA9685begin>
 80010b0:	4603      	mov	r3, r0
 80010b2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	pca9685_init(&module_PCA9685_t);
 80010b6:	4827      	ldr	r0, [pc, #156]	; (8001154 <initSensor+0x130>)
 80010b8:	f007 fb60 	bl	800877c <pca9685_init>
	pca9685_pwm(&module_PCA9685_t, 0, 0, 4095);//turn off pwm1
 80010bc:	f640 73ff 	movw	r3, #4095	; 0xfff
 80010c0:	2200      	movs	r2, #0
 80010c2:	2100      	movs	r1, #0
 80010c4:	4823      	ldr	r0, [pc, #140]	; (8001154 <initSensor+0x130>)
 80010c6:	f007 fbd1 	bl	800886c <pca9685_pwm>
	pca9685_pwm(&module_PCA9685_t, 1, 0, 4095);//turn off pwm2
 80010ca:	f640 73ff 	movw	r3, #4095	; 0xfff
 80010ce:	2200      	movs	r2, #0
 80010d0:	2101      	movs	r1, #1
 80010d2:	4820      	ldr	r0, [pc, #128]	; (8001154 <initSensor+0x130>)
 80010d4:	f007 fbca 	bl	800886c <pca9685_pwm>


	status = AS7341init(hi2c1, 0x80);
 80010d8:	4e1b      	ldr	r6, [pc, #108]	; (8001148 <initSensor+0x124>)
 80010da:	2380      	movs	r3, #128	; 0x80
 80010dc:	930f      	str	r3, [sp, #60]	; 0x3c
 80010de:	466d      	mov	r5, sp
 80010e0:	f106 0410 	add.w	r4, r6, #16
 80010e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010f0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80010f4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80010f8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80010fc:	f001 ffa0 	bl	8003040 <AS7341init>
 8001100:	4603      	mov	r3, r0
 8001102:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	/*  Tint = (ATIME + 1)  (ASTEP + 1)  2.78s
	 *  Tint = 50ms
	 * */
	status = setASTEP(999);
 8001106:	f240 30e7 	movw	r0, #999	; 0x3e7
 800110a:	f002 f819 	bl	8003140 <setASTEP>
 800110e:	4603      	mov	r3, r0
 8001110:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	status = setATIME(100);
 8001114:	2064      	movs	r0, #100	; 0x64
 8001116:	f002 f845 	bl	80031a4 <setATIME>
 800111a:	4603      	mov	r3, r0
 800111c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	status = setGain(AS7341_GAIN_256X);
 8001120:	2009      	movs	r0, #9
 8001122:	f002 f863 	bl	80031ec <setGain>
 8001126:	4603      	mov	r3, r0
 8001128:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	//status = INA226configure(INA226_AVERAGES_1, INA226_BUS_CONV_TIME_1100US, INA226_SHUNT_CONV_TIME_1100US, INA226_MODE_SHUNT_BUS_CONT);
	// Calibrate INA226. Rshunt = 0.01 ohm, Max excepted current = 4A
	//status = INA226calibrate(0.01, 4);


	osDelay(5000);
 800112c:	f241 3088 	movw	r0, #5000	; 0x1388
 8001130:	f00e f822 	bl	800f178 <osDelay>

	}while(status!=0);
 8001134:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001138:	2b00      	cmp	r3, #0
 800113a:	d18e      	bne.n	800105a <initSensor+0x36>

	return status;
 800113c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8001140:	4618      	mov	r0, r3
 8001142:	3764      	adds	r7, #100	; 0x64
 8001144:	46bd      	mov	sp, r7
 8001146:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001148:	20008b88 	.word	0x20008b88
 800114c:	48000400 	.word	0x48000400
 8001150:	200089f0 	.word	0x200089f0
 8001154:	20008a44 	.word	0x20008a44

08001158 <spectro>:


void spectro(){
 8001158:	b580      	push	{r7, lr}
 800115a:	b086      	sub	sp, #24
 800115c:	af00      	add	r7, sp, #0
      //startReading(); /* reading in a loop */

      uint16_t buff[12];
      //do{
		  if(!readAllChannels(buff)){
 800115e:	463b      	mov	r3, r7
 8001160:	4618      	mov	r0, r3
 8001162:	f002 f867 	bl	8003234 <readAllChannels>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d14f      	bne.n	800120c <spectro+0xb4>
			  //cansend can0 602#4001640100000000
			  //!!!!weird number if scan is too fast
			  //CO_OD_RAM.readAnalogueInput16Bit[0] = getChannel(AS7341_CHANNEL_415nm_F1);//getChannel(AS7341_CHANNEL_415nm_F1); //added by me set the value of an object
			  //CO_OD_RAM.readAnalogueInput16Bit[1] = getChannel(AS7341_CHANNEL_445nm_F2);
			  //CO_OD_RAM.readAnalogueInput16Bit[2] = getChannel(AS7341_CHANNEL_480nm_F3);
			  CO_OD_RAM.spectroRegister[AS7341_CHANNEL_415nm_F1] = getChannel(AS7341_CHANNEL_415nm_F1);
 800116c:	2000      	movs	r0, #0
 800116e:	f002 f997 	bl	80034a0 <getChannel>
 8001172:	4603      	mov	r3, r0
 8001174:	461a      	mov	r2, r3
 8001176:	4b27      	ldr	r3, [pc, #156]	; (8001214 <spectro+0xbc>)
 8001178:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
			  CO_OD_RAM.spectroRegister[AS7341_CHANNEL_445nm_F2] = getChannel(AS7341_CHANNEL_445nm_F2);
 800117c:	2001      	movs	r0, #1
 800117e:	f002 f98f 	bl	80034a0 <getChannel>
 8001182:	4603      	mov	r3, r0
 8001184:	461a      	mov	r2, r3
 8001186:	4b23      	ldr	r3, [pc, #140]	; (8001214 <spectro+0xbc>)
 8001188:	f8a3 2106 	strh.w	r2, [r3, #262]	; 0x106
			  CO_OD_RAM.spectroRegister[AS7341_CHANNEL_480nm_F3] = getChannel(AS7341_CHANNEL_480nm_F3);
 800118c:	2002      	movs	r0, #2
 800118e:	f002 f987 	bl	80034a0 <getChannel>
 8001192:	4603      	mov	r3, r0
 8001194:	461a      	mov	r2, r3
 8001196:	4b1f      	ldr	r3, [pc, #124]	; (8001214 <spectro+0xbc>)
 8001198:	f8a3 2108 	strh.w	r2, [r3, #264]	; 0x108
			  CO_OD_RAM.spectroRegister[AS7341_CHANNEL_515nm_F4] = getChannel(AS7341_CHANNEL_515nm_F4);
 800119c:	2003      	movs	r0, #3
 800119e:	f002 f97f 	bl	80034a0 <getChannel>
 80011a2:	4603      	mov	r3, r0
 80011a4:	461a      	mov	r2, r3
 80011a6:	4b1b      	ldr	r3, [pc, #108]	; (8001214 <spectro+0xbc>)
 80011a8:	f8a3 210a 	strh.w	r2, [r3, #266]	; 0x10a
			  CO_OD_RAM.spectroRegister[AS7341_CHANNEL_555nm_F5] = getChannel(AS7341_CHANNEL_555nm_F5);
 80011ac:	2004      	movs	r0, #4
 80011ae:	f002 f977 	bl	80034a0 <getChannel>
 80011b2:	4603      	mov	r3, r0
 80011b4:	461a      	mov	r2, r3
 80011b6:	4b17      	ldr	r3, [pc, #92]	; (8001214 <spectro+0xbc>)
 80011b8:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c
			  CO_OD_RAM.spectroRegister[AS7341_CHANNEL_590nm_F6] = getChannel(AS7341_CHANNEL_590nm_F6);
 80011bc:	2005      	movs	r0, #5
 80011be:	f002 f96f 	bl	80034a0 <getChannel>
 80011c2:	4603      	mov	r3, r0
 80011c4:	461a      	mov	r2, r3
 80011c6:	4b13      	ldr	r3, [pc, #76]	; (8001214 <spectro+0xbc>)
 80011c8:	f8a3 210e 	strh.w	r2, [r3, #270]	; 0x10e
			  CO_OD_RAM.spectroRegister[AS7341_CHANNEL_630nm_F7] = getChannel(AS7341_CHANNEL_630nm_F7);
 80011cc:	2006      	movs	r0, #6
 80011ce:	f002 f967 	bl	80034a0 <getChannel>
 80011d2:	4603      	mov	r3, r0
 80011d4:	461a      	mov	r2, r3
 80011d6:	4b0f      	ldr	r3, [pc, #60]	; (8001214 <spectro+0xbc>)
 80011d8:	f8a3 2110 	strh.w	r2, [r3, #272]	; 0x110
			  CO_OD_RAM.spectroRegister[AS7341_CHANNEL_680nm_F8] = getChannel(AS7341_CHANNEL_680nm_F8);
 80011dc:	2007      	movs	r0, #7
 80011de:	f002 f95f 	bl	80034a0 <getChannel>
 80011e2:	4603      	mov	r3, r0
 80011e4:	461a      	mov	r2, r3
 80011e6:	4b0b      	ldr	r3, [pc, #44]	; (8001214 <spectro+0xbc>)
 80011e8:	f8a3 2112 	strh.w	r2, [r3, #274]	; 0x112
			  CO_OD_RAM.spectroRegister[AS7341_CHANNEL_CLEAR] = getChannel(AS7341_CHANNEL_CLEAR);
 80011ec:	2008      	movs	r0, #8
 80011ee:	f002 f957 	bl	80034a0 <getChannel>
 80011f2:	4603      	mov	r3, r0
 80011f4:	461a      	mov	r2, r3
 80011f6:	4b07      	ldr	r3, [pc, #28]	; (8001214 <spectro+0xbc>)
 80011f8:	f8a3 2114 	strh.w	r2, [r3, #276]	; 0x114
			  CO_OD_RAM.spectroRegister[AS7341_CHANNEL_NIR] = getChannel(AS7341_CHANNEL_NIR);
 80011fc:	2009      	movs	r0, #9
 80011fe:	f002 f94f 	bl	80034a0 <getChannel>
 8001202:	4603      	mov	r3, r0
 8001204:	461a      	mov	r2, r3
 8001206:	4b03      	ldr	r3, [pc, #12]	; (8001214 <spectro+0xbc>)
 8001208:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116
			  //CO_OD_RAM.readAnalogueInput16Bit[3] = getThermocoupleTemp(&module,0);
			  //scenario();
			  //startReading();
		  }
      //}while(1);
}
 800120c:	bf00      	nop
 800120e:	3718      	adds	r7, #24
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	20000000 	.word	0x20000000

08001218 <temperature>:

void temperature(void){
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
	CO_OD_RAM.temperatureRegister = getThermocoupleTemp(&module_PCM9600_t,0);
 800121c:	2100      	movs	r1, #0
 800121e:	4805      	ldr	r0, [pc, #20]	; (8001234 <temperature+0x1c>)
 8001220:	f007 fa27 	bl	8008672 <getThermocoupleTemp>
 8001224:	4603      	mov	r3, r0
 8001226:	461a      	mov	r2, r3
 8001228:	4b03      	ldr	r3, [pc, #12]	; (8001238 <temperature+0x20>)
 800122a:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
}
 800122e:	bf00      	nop
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	200089f0 	.word	0x200089f0
 8001238:	20000000 	.word	0x20000000

0800123c <test2>:
	 }


}

void test2(void){
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
	pca9685_pwm(&module_PCA9685_t, 0, 0,  ref);//turn off pwm1
 8001240:	4b4f      	ldr	r3, [pc, #316]	; (8001380 <test2+0x144>)
 8001242:	edd3 7a00 	vldr	s15, [r3]
 8001246:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800124a:	ee17 3a90 	vmov	r3, s15
 800124e:	b29b      	uxth	r3, r3
 8001250:	2200      	movs	r2, #0
 8001252:	2100      	movs	r1, #0
 8001254:	484b      	ldr	r0, [pc, #300]	; (8001384 <test2+0x148>)
 8001256:	f007 fb09 	bl	800886c <pca9685_pwm>
    pca9685_pwm(&module_PCA9685_t, 1, 0,  ref);//turn off pwm1
 800125a:	4b49      	ldr	r3, [pc, #292]	; (8001380 <test2+0x144>)
 800125c:	edd3 7a00 	vldr	s15, [r3]
 8001260:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001264:	ee17 3a90 	vmov	r3, s15
 8001268:	b29b      	uxth	r3, r3
 800126a:	2200      	movs	r2, #0
 800126c:	2101      	movs	r1, #1
 800126e:	4845      	ldr	r0, [pc, #276]	; (8001384 <test2+0x148>)
 8001270:	f007 fafc 	bl	800886c <pca9685_pwm>
	osDelay(5000);
 8001274:	f241 3088 	movw	r0, #5000	; 0x1388
 8001278:	f00d ff7e 	bl	800f178 <osDelay>

	//HAL_Delay(10);
	//pca9685_mult_pwm(0x80, 1, 0, 4095-(16*i));
	//pca9685_pwm(0x80, 1, 0, 4095-(16*i));
	if (percent>=0){
 800127c:	4b42      	ldr	r3, [pc, #264]	; (8001388 <test2+0x14c>)
 800127e:	edd3 7a00 	vldr	s15, [r3]
 8001282:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800128a:	db50      	blt.n	800132e <test2+0xf2>
	CO_OD_RAM.spectroRegister[AS7341_CHANNEL_415nm_F1] = getChannel(AS7341_CHANNEL_415nm_F1);
 800128c:	2000      	movs	r0, #0
 800128e:	f002 f907 	bl	80034a0 <getChannel>
 8001292:	4603      	mov	r3, r0
 8001294:	461a      	mov	r2, r3
 8001296:	4b3d      	ldr	r3, [pc, #244]	; (800138c <test2+0x150>)
 8001298:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
	CO_OD_RAM.spectroRegister[AS7341_CHANNEL_445nm_F2] = getChannel(AS7341_CHANNEL_445nm_F2);
 800129c:	2001      	movs	r0, #1
 800129e:	f002 f8ff 	bl	80034a0 <getChannel>
 80012a2:	4603      	mov	r3, r0
 80012a4:	461a      	mov	r2, r3
 80012a6:	4b39      	ldr	r3, [pc, #228]	; (800138c <test2+0x150>)
 80012a8:	f8a3 2106 	strh.w	r2, [r3, #262]	; 0x106
	CO_OD_RAM.spectroRegister[AS7341_CHANNEL_480nm_F3] = getChannel(AS7341_CHANNEL_480nm_F3);
 80012ac:	2002      	movs	r0, #2
 80012ae:	f002 f8f7 	bl	80034a0 <getChannel>
 80012b2:	4603      	mov	r3, r0
 80012b4:	461a      	mov	r2, r3
 80012b6:	4b35      	ldr	r3, [pc, #212]	; (800138c <test2+0x150>)
 80012b8:	f8a3 2108 	strh.w	r2, [r3, #264]	; 0x108
	CO_OD_RAM.spectroRegister[AS7341_CHANNEL_515nm_F4] = getChannel(AS7341_CHANNEL_515nm_F4);
 80012bc:	2003      	movs	r0, #3
 80012be:	f002 f8ef 	bl	80034a0 <getChannel>
 80012c2:	4603      	mov	r3, r0
 80012c4:	461a      	mov	r2, r3
 80012c6:	4b31      	ldr	r3, [pc, #196]	; (800138c <test2+0x150>)
 80012c8:	f8a3 210a 	strh.w	r2, [r3, #266]	; 0x10a
	CO_OD_RAM.spectroRegister[AS7341_CHANNEL_555nm_F5] = getChannel(AS7341_CHANNEL_555nm_F5);
 80012cc:	2004      	movs	r0, #4
 80012ce:	f002 f8e7 	bl	80034a0 <getChannel>
 80012d2:	4603      	mov	r3, r0
 80012d4:	461a      	mov	r2, r3
 80012d6:	4b2d      	ldr	r3, [pc, #180]	; (800138c <test2+0x150>)
 80012d8:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c
	CO_OD_RAM.spectroRegister[AS7341_CHANNEL_590nm_F6] = getChannel(AS7341_CHANNEL_590nm_F6);
 80012dc:	2005      	movs	r0, #5
 80012de:	f002 f8df 	bl	80034a0 <getChannel>
 80012e2:	4603      	mov	r3, r0
 80012e4:	461a      	mov	r2, r3
 80012e6:	4b29      	ldr	r3, [pc, #164]	; (800138c <test2+0x150>)
 80012e8:	f8a3 210e 	strh.w	r2, [r3, #270]	; 0x10e
	CO_OD_RAM.spectroRegister[AS7341_CHANNEL_630nm_F7] = getChannel(AS7341_CHANNEL_630nm_F7);
 80012ec:	2006      	movs	r0, #6
 80012ee:	f002 f8d7 	bl	80034a0 <getChannel>
 80012f2:	4603      	mov	r3, r0
 80012f4:	461a      	mov	r2, r3
 80012f6:	4b25      	ldr	r3, [pc, #148]	; (800138c <test2+0x150>)
 80012f8:	f8a3 2110 	strh.w	r2, [r3, #272]	; 0x110
	CO_OD_RAM.spectroRegister[AS7341_CHANNEL_680nm_F8] = getChannel(AS7341_CHANNEL_680nm_F8);
 80012fc:	2007      	movs	r0, #7
 80012fe:	f002 f8cf 	bl	80034a0 <getChannel>
 8001302:	4603      	mov	r3, r0
 8001304:	461a      	mov	r2, r3
 8001306:	4b21      	ldr	r3, [pc, #132]	; (800138c <test2+0x150>)
 8001308:	f8a3 2112 	strh.w	r2, [r3, #274]	; 0x112
	CO_OD_RAM.spectroRegister[AS7341_CHANNEL_CLEAR] = getChannel(AS7341_CHANNEL_CLEAR);
 800130c:	2008      	movs	r0, #8
 800130e:	f002 f8c7 	bl	80034a0 <getChannel>
 8001312:	4603      	mov	r3, r0
 8001314:	461a      	mov	r2, r3
 8001316:	4b1d      	ldr	r3, [pc, #116]	; (800138c <test2+0x150>)
 8001318:	f8a3 2114 	strh.w	r2, [r3, #276]	; 0x114
	CO_OD_RAM.spectroRegister[AS7341_CHANNEL_NIR] = getChannel(AS7341_CHANNEL_NIR);
 800131c:	2009      	movs	r0, #9
 800131e:	f002 f8bf 	bl	80034a0 <getChannel>
 8001322:	4603      	mov	r3, r0
 8001324:	461a      	mov	r2, r3
 8001326:	4b19      	ldr	r3, [pc, #100]	; (800138c <test2+0x150>)
 8001328:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116
 800132c:	e00d      	b.n	800134a <test2+0x10e>
	}
	else{
		pca9685_pwm(&module_PCA9685_t, 0, 0, 4095);//turn off pwm1
 800132e:	f640 73ff 	movw	r3, #4095	; 0xfff
 8001332:	2200      	movs	r2, #0
 8001334:	2100      	movs	r1, #0
 8001336:	4813      	ldr	r0, [pc, #76]	; (8001384 <test2+0x148>)
 8001338:	f007 fa98 	bl	800886c <pca9685_pwm>
		pca9685_pwm(&module_PCA9685_t, 1, 0, 4095);//turn off pwm2
 800133c:	f640 73ff 	movw	r3, #4095	; 0xfff
 8001340:	2200      	movs	r2, #0
 8001342:	2101      	movs	r1, #1
 8001344:	480f      	ldr	r0, [pc, #60]	; (8001384 <test2+0x148>)
 8001346:	f007 fa91 	bl	800886c <pca9685_pwm>

	}

	percent-=10;
 800134a:	4b0f      	ldr	r3, [pc, #60]	; (8001388 <test2+0x14c>)
 800134c:	edd3 7a00 	vldr	s15, [r3]
 8001350:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001354:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001358:	4b0b      	ldr	r3, [pc, #44]	; (8001388 <test2+0x14c>)
 800135a:	edc3 7a00 	vstr	s15, [r3]
	ref=ref-cnst;
 800135e:	4b08      	ldr	r3, [pc, #32]	; (8001380 <test2+0x144>)
 8001360:	ed93 7a00 	vldr	s14, [r3]
 8001364:	4b0a      	ldr	r3, [pc, #40]	; (8001390 <test2+0x154>)
 8001366:	edd3 7a00 	vldr	s15, [r3]
 800136a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800136e:	4b04      	ldr	r3, [pc, #16]	; (8001380 <test2+0x144>)
 8001370:	edc3 7a00 	vstr	s15, [r3]

	go=1;
 8001374:	4b07      	ldr	r3, [pc, #28]	; (8001394 <test2+0x158>)
 8001376:	2201      	movs	r2, #1
 8001378:	601a      	str	r2, [r3, #0]


}
 800137a:	bf00      	nop
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	20000414 	.word	0x20000414
 8001384:	20008a44 	.word	0x20008a44
 8001388:	2000040c 	.word	0x2000040c
 800138c:	20000000 	.word	0x20000000
 8001390:	20000410 	.word	0x20000410
 8001394:	20000620 	.word	0x20000620

08001398 <programStart>:

/*******************************************************************************/
void programStart(void){
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
	  CO_NMT_reset_cmd_t reset = CO_RESET_NOT;
 800139e:	2300      	movs	r3, #0
 80013a0:	71fb      	strb	r3, [r7, #7]

	  /* Configure microcontroller. */
	  initSensor();
 80013a2:	f7ff fe3f 	bl	8001024 <initSensor>

	  //PID(&module_PID_t, &Input, &Output, &Setpoint, Kp,  Ki,  Kd,  P_ON_M,  DIRECT);
	  //SetMode(&module_PID_t, AUTOMATIC);
	  //Setpoint = 10000;

	  spectro();
 80013a6:	f7ff fed7 	bl	8001158 <spectro>
	  //PIDInit(&module_PID_t, Kp, Ki, Kd, 0.1, 0, 65535, AUTOMATIC, DIRECT);
	  //module_PID_t.setpoint = 55000;

	  /* initialize EEPROM */
	  /* increase variable each startup. Variable is stored in EEPROM. */
	  OD_powerOnCounter++;
 80013aa:	4b55      	ldr	r3, [pc, #340]	; (8001500 <programStart+0x168>)
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	3301      	adds	r3, #1
 80013b0:	4a53      	ldr	r2, [pc, #332]	; (8001500 <programStart+0x168>)
 80013b2:	6053      	str	r3, [r2, #4]

	  while(reset != CO_RESET_APP){
 80013b4:	e097      	b.n	80014e6 <programStart+0x14e>
	  /* CANopen communication reset - initialize CANopen objects *******************/
	        CO_ReturnError_t err;
	        uint16_t timer1msPrevious;

	          /* disable CAN and CAN interrupts */
	  	    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 1, 0);    //added by me
 80013b6:	2200      	movs	r2, #0
 80013b8:	2101      	movs	r1, #1
 80013ba:	2013      	movs	r0, #19
 80013bc:	f009 f938 	bl	800a630 <HAL_NVIC_SetPriority>
	  	    HAL_NVIC_DisableIRQ(CAN1_TX_IRQn);			 //added by me
 80013c0:	2013      	movs	r0, #19
 80013c2:	f009 f95f 	bl	800a684 <HAL_NVIC_DisableIRQ>
	  	    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);	 //added by me
 80013c6:	2200      	movs	r2, #0
 80013c8:	2101      	movs	r1, #1
 80013ca:	2014      	movs	r0, #20
 80013cc:	f009 f930 	bl	800a630 <HAL_NVIC_SetPriority>
	  	    HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);			 //added by me
 80013d0:	2014      	movs	r0, #20
 80013d2:	f009 f957 	bl	800a684 <HAL_NVIC_DisableIRQ>



	          /* Configure Timer interrupt function for execution every 1 millisecond */
	          /* Configure CAN transmit and receive interrupt */
	          err = CO_init((uint32_t)&hcan1, 2, 20);
 80013d6:	4b4b      	ldr	r3, [pc, #300]	; (8001504 <programStart+0x16c>)
 80013d8:	2214      	movs	r2, #20
 80013da:	2102      	movs	r1, #2
 80013dc:	4618      	mov	r0, r3
 80013de:	f000 f94b 	bl	8001678 <CO_init>
 80013e2:	4603      	mov	r3, r0
 80013e4:	71bb      	strb	r3, [r7, #6]

	          //CO_errorReset();
	          for (int i = 0; i < ODL_errorStatusBits_stringLength; i++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	60bb      	str	r3, [r7, #8]
 80013ea:	e008      	b.n	80013fe <programStart+0x66>
	        	  OD_errorStatusBits[i] = 0;
 80013ec:	4a46      	ldr	r2, [pc, #280]	; (8001508 <programStart+0x170>)
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	4413      	add	r3, r2
 80013f2:	3334      	adds	r3, #52	; 0x34
 80013f4:	2200      	movs	r2, #0
 80013f6:	701a      	strb	r2, [r3, #0]
	          for (int i = 0; i < ODL_errorStatusBits_stringLength; i++) {
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	3301      	adds	r3, #1
 80013fc:	60bb      	str	r3, [r7, #8]
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	2b09      	cmp	r3, #9
 8001402:	ddf3      	ble.n	80013ec <programStart+0x54>
	            	 //TODO behavior in a case of the stack error. Currently not defined.
	            	 //_Error_Handler(0, 0);
	             }

	          /* start CAN */
	          CO_CANsetNormalMode(CO->CANmodule[0]);
 8001404:	4b41      	ldr	r3, [pc, #260]	; (800150c <programStart+0x174>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4618      	mov	r0, r3
 800140c:	f006 fcfe 	bl	8007e0c <CO_CANsetNormalMode>


	          reset_co = CO_RESET_NOT;
 8001410:	4b3f      	ldr	r3, [pc, #252]	; (8001510 <programStart+0x178>)
 8001412:	2200      	movs	r2, #0
 8001414:	701a      	strb	r2, [r3, #0]
	          timer1msPrevious = CO_timer1ms;  //added by me
 8001416:	4b3f      	ldr	r3, [pc, #252]	; (8001514 <programStart+0x17c>)
 8001418:	881b      	ldrh	r3, [r3, #0]
 800141a:	81fb      	strh	r3, [r7, #14]
	          //put the device in preoperational waiting for master to put in operational
	          //cansend can0 000#010(0)
	          //CO->NMT->operatingState = CO_NMT_OPERATIONAL;//added by me
	          //CO_OD_ROM.producerHeartbeatTime = 0x50;//added by me
	          CO_OD_RAM.errorRegister=0;
 800141c:	4b3a      	ldr	r3, [pc, #232]	; (8001508 <programStart+0x170>)
 800141e:	2200      	movs	r2, #0
 8001420:	711a      	strb	r2, [r3, #4]

	          while(reset_co == CO_RESET_NOT){
 8001422:	e05c      	b.n	80014de <programStart+0x146>
	                  	  /* loop for normal program execution ******************************************/
	        	  	  	  	INCREMENT_1MS(CO_timer1ms);
 8001424:	4b3b      	ldr	r3, [pc, #236]	; (8001514 <programStart+0x17c>)
 8001426:	881b      	ldrh	r3, [r3, #0]
 8001428:	b29b      	uxth	r3, r3
 800142a:	3301      	adds	r3, #1
 800142c:	b29a      	uxth	r2, r3
 800142e:	4b39      	ldr	r3, [pc, #228]	; (8001514 <programStart+0x17c>)
 8001430:	801a      	strh	r2, [r3, #0]
	                        uint16_t timer1msCopy, timer1msDiff;

	                        timer1msCopy = CO_timer1ms;
 8001432:	4b38      	ldr	r3, [pc, #224]	; (8001514 <programStart+0x17c>)
 8001434:	881b      	ldrh	r3, [r3, #0]
 8001436:	80bb      	strh	r3, [r7, #4]
	                        timer1msDiff = timer1msCopy - timer1msPrevious;
 8001438:	88ba      	ldrh	r2, [r7, #4]
 800143a:	89fb      	ldrh	r3, [r7, #14]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	807b      	strh	r3, [r7, #2]
	                        timer1msPrevious = timer1msCopy;
 8001440:	88bb      	ldrh	r3, [r7, #4]
 8001442:	81fb      	strh	r3, [r7, #14]

	                        /* CANopen process */

	                        reset_co = CO_process(CO,100, NULL);
 8001444:	4b31      	ldr	r3, [pc, #196]	; (800150c <programStart+0x174>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2200      	movs	r2, #0
 800144a:	2164      	movs	r1, #100	; 0x64
 800144c:	4618      	mov	r0, r3
 800144e:	f000 fd71 	bl	8001f34 <CO_process>
 8001452:	4603      	mov	r3, r0
 8001454:	461a      	mov	r2, r3
 8001456:	4b2e      	ldr	r3, [pc, #184]	; (8001510 <programStart+0x178>)
 8001458:	701a      	strb	r2, [r3, #0]
                        	bool_t syncWas;

                             /* Process Sync and read inputs */


                             syncWas = CO_process_SYNC_RPDO(CO, 1000);
 800145a:	4b2c      	ldr	r3, [pc, #176]	; (800150c <programStart+0x174>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001462:	4618      	mov	r0, r3
 8001464:	f000 fdea 	bl	800203c <CO_process_SYNC_RPDO>
 8001468:	4603      	mov	r3, r0
 800146a:	707b      	strb	r3, [r7, #1]


	                        switch(CO->NMT->operatingState)
 800146c:	4b27      	ldr	r3, [pc, #156]	; (800150c <programStart+0x174>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	691b      	ldr	r3, [r3, #16]
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	2b7f      	cmp	r3, #127	; 0x7f
 8001476:	d023      	beq.n	80014c0 <programStart+0x128>
 8001478:	2b7f      	cmp	r3, #127	; 0x7f
 800147a:	dc22      	bgt.n	80014c2 <programStart+0x12a>
 800147c:	2b05      	cmp	r3, #5
 800147e:	d006      	beq.n	800148e <programStart+0xf6>
 8001480:	2b05      	cmp	r3, #5
 8001482:	dc1e      	bgt.n	80014c2 <programStart+0x12a>
 8001484:	2b00      	cmp	r3, #0
 8001486:	d018      	beq.n	80014ba <programStart+0x122>
 8001488:	2b04      	cmp	r3, #4
 800148a:	d007      	beq.n	800149c <programStart+0x104>
 800148c:	e019      	b.n	80014c2 <programStart+0x12a>
	                              */
	                             /* 0x2500 */
	                             //if(CO_OD_RAM.pidRegister[ST]){
	                            	 //pca9685_pwm(&module_PCA9685_t, CH1, 0, CO_OD_RAM.pidRegister[PWM]);
	                             //}
	                             spectro();
 800148e:	f7ff fe63 	bl	8001158 <spectro>
	                             temperature();
 8001492:	f7ff fec1 	bl	8001218 <temperature>
	                             test2();
 8001496:	f7ff fed1 	bl	800123c <test2>
	                             break;
 800149a:	e012      	b.n	80014c2 <programStart+0x12a>
	                        case CO_NMT_STOPPED:
	                        	pca9685_pwm(&module_PCA9685_t, 0, 0, 4095);//turn off pwm1
 800149c:	f640 73ff 	movw	r3, #4095	; 0xfff
 80014a0:	2200      	movs	r2, #0
 80014a2:	2100      	movs	r1, #0
 80014a4:	481c      	ldr	r0, [pc, #112]	; (8001518 <programStart+0x180>)
 80014a6:	f007 f9e1 	bl	800886c <pca9685_pwm>
	                            pca9685_pwm(&module_PCA9685_t, 1, 0, 4095);//turn off pwm2
 80014aa:	f640 73ff 	movw	r3, #4095	; 0xfff
 80014ae:	2200      	movs	r2, #0
 80014b0:	2101      	movs	r1, #1
 80014b2:	4819      	ldr	r0, [pc, #100]	; (8001518 <programStart+0x180>)
 80014b4:	f007 f9da 	bl	800886c <pca9685_pwm>
	                            break;
 80014b8:	e003      	b.n	80014c2 <programStart+0x12a>
	                        case CO_NMT_INITIALIZING:
	                        	initSensor();
 80014ba:	f7ff fdb3 	bl	8001024 <initSensor>
	                        break;
 80014be:	e000      	b.n	80014c2 <programStart+0x12a>
	                        case CO_NMT_PRE_OPERATIONAL:

	                        	break;
 80014c0:	bf00      	nop
	                         }

                            //can be read with cansend can0 60(2)#40 20 21 00 00 00 00 00
                            //cansend can0 602#3F006201AF000000
                            //cansend can0 602#4000620100000000
	                        CO_process_TPDO(CO, syncWas, 1000);
 80014c2:	4b12      	ldr	r3, [pc, #72]	; (800150c <programStart+0x174>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	7879      	ldrb	r1, [r7, #1]
 80014c8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80014cc:	4618      	mov	r0, r3
 80014ce:	f000 fdf3 	bl	80020b8 <CO_process_TPDO>
	                        CO_CANpolling_Tx(CO->CANmodule[0]);
 80014d2:	4b0e      	ldr	r3, [pc, #56]	; (800150c <programStart+0x174>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4618      	mov	r0, r3
 80014da:	f007 f825 	bl	8008528 <CO_CANpolling_Tx>
	          while(reset_co == CO_RESET_NOT){
 80014de:	4b0c      	ldr	r3, [pc, #48]	; (8001510 <programStart+0x178>)
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d09e      	beq.n	8001424 <programStart+0x8c>
	  while(reset != CO_RESET_APP){
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	2b02      	cmp	r3, #2
 80014ea:	f47f af64 	bne.w	80013b6 <programStart+0x1e>
	            	  /* program exit ***************************************************************/
	                /* stop threads */


	                /* delete objects from memory */
	                CO_delete((uint32_t)&hcan1/* CAN module address */);
 80014ee:	4b05      	ldr	r3, [pc, #20]	; (8001504 <programStart+0x16c>)
 80014f0:	4618      	mov	r0, r3
 80014f2:	f000 fc83 	bl	8001dfc <CO_delete>


	                /* reset */
	                //return 0;
}
 80014f6:	bf00      	nop
 80014f8:	3710      	adds	r7, #16
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	20000168 	.word	0x20000168
 8001504:	20008b54 	.word	0x20008b54
 8001508:	20000000 	.word	0x20000000
 800150c:	20000668 	.word	0x20000668
 8001510:	20000624 	.word	0x20000624
 8001514:	2000061c 	.word	0x2000061c
 8001518:	20008a44 	.word	0x20008a44

0800151c <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001520:	4b17      	ldr	r3, [pc, #92]	; (8001580 <MX_CAN1_Init+0x64>)
 8001522:	4a18      	ldr	r2, [pc, #96]	; (8001584 <MX_CAN1_Init+0x68>)
 8001524:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 1;
 8001526:	4b16      	ldr	r3, [pc, #88]	; (8001580 <MX_CAN1_Init+0x64>)
 8001528:	2201      	movs	r2, #1
 800152a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800152c:	4b14      	ldr	r3, [pc, #80]	; (8001580 <MX_CAN1_Init+0x64>)
 800152e:	2200      	movs	r2, #0
 8001530:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001532:	4b13      	ldr	r3, [pc, #76]	; (8001580 <MX_CAN1_Init+0x64>)
 8001534:	2200      	movs	r2, #0
 8001536:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001538:	4b11      	ldr	r3, [pc, #68]	; (8001580 <MX_CAN1_Init+0x64>)
 800153a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800153e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001540:	4b0f      	ldr	r3, [pc, #60]	; (8001580 <MX_CAN1_Init+0x64>)
 8001542:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001546:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001548:	4b0d      	ldr	r3, [pc, #52]	; (8001580 <MX_CAN1_Init+0x64>)
 800154a:	2200      	movs	r2, #0
 800154c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800154e:	4b0c      	ldr	r3, [pc, #48]	; (8001580 <MX_CAN1_Init+0x64>)
 8001550:	2200      	movs	r2, #0
 8001552:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001554:	4b0a      	ldr	r3, [pc, #40]	; (8001580 <MX_CAN1_Init+0x64>)
 8001556:	2200      	movs	r2, #0
 8001558:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800155a:	4b09      	ldr	r3, [pc, #36]	; (8001580 <MX_CAN1_Init+0x64>)
 800155c:	2200      	movs	r2, #0
 800155e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001560:	4b07      	ldr	r3, [pc, #28]	; (8001580 <MX_CAN1_Init+0x64>)
 8001562:	2200      	movs	r2, #0
 8001564:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001566:	4b06      	ldr	r3, [pc, #24]	; (8001580 <MX_CAN1_Init+0x64>)
 8001568:	2200      	movs	r2, #0
 800156a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800156c:	4804      	ldr	r0, [pc, #16]	; (8001580 <MX_CAN1_Init+0x64>)
 800156e:	f008 f89d 	bl	80096ac <HAL_CAN_Init>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001578:	f001 f8c4 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800157c:	bf00      	nop
 800157e:	bd80      	pop	{r7, pc}
 8001580:	20008b54 	.word	0x20008b54
 8001584:	40006400 	.word	0x40006400

08001588 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b08a      	sub	sp, #40	; 0x28
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001590:	f107 0314 	add.w	r3, r7, #20
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
 8001598:	605a      	str	r2, [r3, #4]
 800159a:	609a      	str	r2, [r3, #8]
 800159c:	60da      	str	r2, [r3, #12]
 800159e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a20      	ldr	r2, [pc, #128]	; (8001628 <HAL_CAN_MspInit+0xa0>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d139      	bne.n	800161e <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80015aa:	4b20      	ldr	r3, [pc, #128]	; (800162c <HAL_CAN_MspInit+0xa4>)
 80015ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015ae:	4a1f      	ldr	r2, [pc, #124]	; (800162c <HAL_CAN_MspInit+0xa4>)
 80015b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80015b4:	6593      	str	r3, [r2, #88]	; 0x58
 80015b6:	4b1d      	ldr	r3, [pc, #116]	; (800162c <HAL_CAN_MspInit+0xa4>)
 80015b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015be:	613b      	str	r3, [r7, #16]
 80015c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c2:	4b1a      	ldr	r3, [pc, #104]	; (800162c <HAL_CAN_MspInit+0xa4>)
 80015c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015c6:	4a19      	ldr	r2, [pc, #100]	; (800162c <HAL_CAN_MspInit+0xa4>)
 80015c8:	f043 0301 	orr.w	r3, r3, #1
 80015cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015ce:	4b17      	ldr	r3, [pc, #92]	; (800162c <HAL_CAN_MspInit+0xa4>)
 80015d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015d2:	f003 0301 	and.w	r3, r3, #1
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80015da:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80015de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e0:	2302      	movs	r3, #2
 80015e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015e8:	2303      	movs	r3, #3
 80015ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80015ec:	2309      	movs	r3, #9
 80015ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015f0:	f107 0314 	add.w	r3, r7, #20
 80015f4:	4619      	mov	r1, r3
 80015f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015fa:	f009 fa07 	bl	800aa0c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 80015fe:	2200      	movs	r2, #0
 8001600:	2105      	movs	r1, #5
 8001602:	2013      	movs	r0, #19
 8001604:	f009 f814 	bl	800a630 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001608:	2013      	movs	r0, #19
 800160a:	f009 f82d 	bl	800a668 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 800160e:	2200      	movs	r2, #0
 8001610:	2105      	movs	r1, #5
 8001612:	2014      	movs	r0, #20
 8001614:	f009 f80c 	bl	800a630 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001618:	2014      	movs	r0, #20
 800161a:	f009 f825 	bl	800a668 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 800161e:	bf00      	nop
 8001620:	3728      	adds	r7, #40	; 0x28
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40006400 	.word	0x40006400
 800162c:	40021000 	.word	0x40021000

08001630 <HAL_CAN_MspDeInit>:

void HAL_CAN_MspDeInit(CAN_HandleTypeDef* canHandle)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]

  if(canHandle->Instance==CAN1)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a0c      	ldr	r2, [pc, #48]	; (8001670 <HAL_CAN_MspDeInit+0x40>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d111      	bne.n	8001666 <HAL_CAN_MspDeInit+0x36>
  {
  /* USER CODE BEGIN CAN1_MspDeInit 0 */

  /* USER CODE END CAN1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CAN1_CLK_DISABLE();
 8001642:	4b0c      	ldr	r3, [pc, #48]	; (8001674 <HAL_CAN_MspDeInit+0x44>)
 8001644:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001646:	4a0b      	ldr	r2, [pc, #44]	; (8001674 <HAL_CAN_MspDeInit+0x44>)
 8001648:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800164c:	6593      	str	r3, [r2, #88]	; 0x58

    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 800164e:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8001652:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001656:	f009 fb43 	bl	800ace0 <HAL_GPIO_DeInit>

    /* CAN1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(CAN1_TX_IRQn);
 800165a:	2013      	movs	r0, #19
 800165c:	f009 f812 	bl	800a684 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 8001660:	2014      	movs	r0, #20
 8001662:	f009 f80f 	bl	800a684 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN CAN1_MspDeInit 1 */

  /* USER CODE END CAN1_MspDeInit 1 */
  }
}
 8001666:	bf00      	nop
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	40006400 	.word	0x40006400
 8001674:	40021000 	.word	0x40021000

08001678 <CO_init>:
/******************************************************************************/
CO_ReturnError_t CO_init(
        int32_t                 CANbaseAddress,
        uint8_t                 nodeId,
        uint16_t                bitRate)
{
 8001678:	b5f0      	push	{r4, r5, r6, r7, lr}
 800167a:	b097      	sub	sp, #92	; 0x5c
 800167c:	af0a      	add	r7, sp, #40	; 0x28
 800167e:	6178      	str	r0, [r7, #20]
 8001680:	460b      	mov	r3, r1
 8001682:	74fb      	strb	r3, [r7, #19]
 8001684:	4613      	mov	r3, r2
 8001686:	823b      	strh	r3, [r7, #16]
        CO_traceValueBuffers[i]         = &COO_traceValueBuffers[i][0];
        CO_traceBufferSize[i]           = CO_TRACE_BUFFER_SIZE_FIXED;
    }
  #endif
#else
    if(CO == NULL){    /* Use malloc only once */
 8001688:	4ba4      	ldr	r3, [pc, #656]	; (800191c <CO_init+0x2a4>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	2b00      	cmp	r3, #0
 800168e:	f040 80a2 	bne.w	80017d6 <CO_init+0x15e>
        CO = &COO;
 8001692:	4ba2      	ldr	r3, [pc, #648]	; (800191c <CO_init+0x2a4>)
 8001694:	4aa2      	ldr	r2, [pc, #648]	; (8001920 <CO_init+0x2a8>)
 8001696:	601a      	str	r2, [r3, #0]
        CO->CANmodule[0]                    = (CO_CANmodule_t *)    calloc(1, sizeof(CO_CANmodule_t));
 8001698:	4ba0      	ldr	r3, [pc, #640]	; (800191c <CO_init+0x2a4>)
 800169a:	681c      	ldr	r4, [r3, #0]
 800169c:	2120      	movs	r1, #32
 800169e:	2001      	movs	r0, #1
 80016a0:	f010 f8e4 	bl	801186c <calloc>
 80016a4:	4603      	mov	r3, r0
 80016a6:	6023      	str	r3, [r4, #0]
        CO_CANmodule_rxArray0               = (CO_CANrx_t *)        calloc(CO_RXCAN_NO_MSGS, sizeof(CO_CANrx_t));
 80016a8:	210c      	movs	r1, #12
 80016aa:	200b      	movs	r0, #11
 80016ac:	f010 f8de 	bl	801186c <calloc>
 80016b0:	4603      	mov	r3, r0
 80016b2:	461a      	mov	r2, r3
 80016b4:	4b9b      	ldr	r3, [pc, #620]	; (8001924 <CO_init+0x2ac>)
 80016b6:	601a      	str	r2, [r3, #0]
        CO_CANmodule_txArray0               = (CO_CANtx_t *)        calloc(CO_TXCAN_NO_MSGS, sizeof(CO_CANtx_t));
 80016b8:	2110      	movs	r1, #16
 80016ba:	2008      	movs	r0, #8
 80016bc:	f010 f8d6 	bl	801186c <calloc>
 80016c0:	4603      	mov	r3, r0
 80016c2:	461a      	mov	r2, r3
 80016c4:	4b98      	ldr	r3, [pc, #608]	; (8001928 <CO_init+0x2b0>)
 80016c6:	601a      	str	r2, [r3, #0]
        for(i=0; i<CO_NO_SDO_SERVER; i++){
 80016c8:	2300      	movs	r3, #0
 80016ca:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80016cc:	e012      	b.n	80016f4 <CO_init+0x7c>
            CO->SDO[i]                      = (CO_SDO_t *)          calloc(1, sizeof(CO_SDO_t));
 80016ce:	4b93      	ldr	r3, [pc, #588]	; (800191c <CO_init+0x2a4>)
 80016d0:	681c      	ldr	r4, [r3, #0]
 80016d2:	f9b7 502e 	ldrsh.w	r5, [r7, #46]	; 0x2e
 80016d6:	217c      	movs	r1, #124	; 0x7c
 80016d8:	2001      	movs	r0, #1
 80016da:	f010 f8c7 	bl	801186c <calloc>
 80016de:	4603      	mov	r3, r0
 80016e0:	461a      	mov	r2, r3
 80016e2:	00ab      	lsls	r3, r5, #2
 80016e4:	4423      	add	r3, r4
 80016e6:	605a      	str	r2, [r3, #4]
        for(i=0; i<CO_NO_SDO_SERVER; i++){
 80016e8:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80016ec:	b29b      	uxth	r3, r3
 80016ee:	3301      	adds	r3, #1
 80016f0:	b29b      	uxth	r3, r3
 80016f2:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80016f4:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	dde8      	ble.n	80016ce <CO_init+0x56>
        }
        CO_SDO_ODExtensions                 = (CO_OD_extension_t*)  calloc(CO_OD_NoOfElements, sizeof(CO_OD_extension_t));
 80016fc:	210c      	movs	r1, #12
 80016fe:	203c      	movs	r0, #60	; 0x3c
 8001700:	f010 f8b4 	bl	801186c <calloc>
 8001704:	4603      	mov	r3, r0
 8001706:	461a      	mov	r2, r3
 8001708:	4b88      	ldr	r3, [pc, #544]	; (800192c <CO_init+0x2b4>)
 800170a:	601a      	str	r2, [r3, #0]
        CO->em                              = (CO_EM_t *)           calloc(1, sizeof(CO_EM_t));
 800170c:	4b83      	ldr	r3, [pc, #524]	; (800191c <CO_init+0x2a4>)
 800170e:	681c      	ldr	r4, [r3, #0]
 8001710:	216c      	movs	r1, #108	; 0x6c
 8001712:	2001      	movs	r0, #1
 8001714:	f010 f8aa 	bl	801186c <calloc>
 8001718:	4603      	mov	r3, r0
 800171a:	60a3      	str	r3, [r4, #8]
        CO->emPr                            = (CO_EMpr_t *)         calloc(1, sizeof(CO_EMpr_t));
 800171c:	4b7f      	ldr	r3, [pc, #508]	; (800191c <CO_init+0x2a4>)
 800171e:	681c      	ldr	r4, [r3, #0]
 8001720:	2118      	movs	r1, #24
 8001722:	2001      	movs	r0, #1
 8001724:	f010 f8a2 	bl	801186c <calloc>
 8001728:	4603      	mov	r3, r0
 800172a:	60e3      	str	r3, [r4, #12]
        CO->NMT                             = (CO_NMT_t *)          calloc(1, sizeof(CO_NMT_t));
 800172c:	4b7b      	ldr	r3, [pc, #492]	; (800191c <CO_init+0x2a4>)
 800172e:	681c      	ldr	r4, [r3, #0]
 8001730:	2120      	movs	r1, #32
 8001732:	2001      	movs	r0, #1
 8001734:	f010 f89a 	bl	801186c <calloc>
 8001738:	4603      	mov	r3, r0
 800173a:	6123      	str	r3, [r4, #16]
        CO->SYNC                            = (CO_SYNC_t *)         calloc(1, sizeof(CO_SYNC_t));
 800173c:	4b77      	ldr	r3, [pc, #476]	; (800191c <CO_init+0x2a4>)
 800173e:	681c      	ldr	r4, [r3, #0]
 8001740:	2138      	movs	r1, #56	; 0x38
 8001742:	2001      	movs	r0, #1
 8001744:	f010 f892 	bl	801186c <calloc>
 8001748:	4603      	mov	r3, r0
 800174a:	6163      	str	r3, [r4, #20]
        for(i=0; i<CO_NO_RPDO; i++){
 800174c:	2300      	movs	r3, #0
 800174e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001750:	e012      	b.n	8001778 <CO_init+0x100>
            CO->RPDO[i]                     = (CO_RPDO_t *)         calloc(1, sizeof(CO_RPDO_t));
 8001752:	4b72      	ldr	r3, [pc, #456]	; (800191c <CO_init+0x2a4>)
 8001754:	681c      	ldr	r4, [r3, #0]
 8001756:	f9b7 502e 	ldrsh.w	r5, [r7, #46]	; 0x2e
 800175a:	215c      	movs	r1, #92	; 0x5c
 800175c:	2001      	movs	r0, #1
 800175e:	f010 f885 	bl	801186c <calloc>
 8001762:	4603      	mov	r3, r0
 8001764:	461a      	mov	r2, r3
 8001766:	1dab      	adds	r3, r5, #6
 8001768:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
        for(i=0; i<CO_NO_RPDO; i++){
 800176c:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001770:	b29b      	uxth	r3, r3
 8001772:	3301      	adds	r3, #1
 8001774:	b29b      	uxth	r3, r3
 8001776:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001778:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800177c:	2b03      	cmp	r3, #3
 800177e:	dde8      	ble.n	8001752 <CO_init+0xda>
        }
        for(i=0; i<CO_NO_TPDO; i++){
 8001780:	2300      	movs	r3, #0
 8001782:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001784:	e013      	b.n	80017ae <CO_init+0x136>
            CO->TPDO[i]                     = (CO_TPDO_t *)         calloc(1, sizeof(CO_TPDO_t));
 8001786:	4b65      	ldr	r3, [pc, #404]	; (800191c <CO_init+0x2a4>)
 8001788:	681c      	ldr	r4, [r3, #0]
 800178a:	f9b7 502e 	ldrsh.w	r5, [r7, #46]	; 0x2e
 800178e:	2154      	movs	r1, #84	; 0x54
 8001790:	2001      	movs	r0, #1
 8001792:	f010 f86b 	bl	801186c <calloc>
 8001796:	4603      	mov	r3, r0
 8001798:	461a      	mov	r2, r3
 800179a:	f105 030a 	add.w	r3, r5, #10
 800179e:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
        for(i=0; i<CO_NO_TPDO; i++){
 80017a2:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	3301      	adds	r3, #1
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80017ae:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80017b2:	2b03      	cmp	r3, #3
 80017b4:	dde7      	ble.n	8001786 <CO_init+0x10e>
        }
        CO->HBcons                          = (CO_HBconsumer_t *)   calloc(1, sizeof(CO_HBconsumer_t));
 80017b6:	4b59      	ldr	r3, [pc, #356]	; (800191c <CO_init+0x2a4>)
 80017b8:	681c      	ldr	r4, [r3, #0]
 80017ba:	2118      	movs	r1, #24
 80017bc:	2001      	movs	r0, #1
 80017be:	f010 f855 	bl	801186c <calloc>
 80017c2:	4603      	mov	r3, r0
 80017c4:	63a3      	str	r3, [r4, #56]	; 0x38
        CO_HBcons_monitoredNodes            = (CO_HBconsNode_t *)   calloc(CO_NO_HB_CONS, sizeof(CO_HBconsNode_t));
 80017c6:	2108      	movs	r1, #8
 80017c8:	2004      	movs	r0, #4
 80017ca:	f010 f84f 	bl	801186c <calloc>
 80017ce:	4603      	mov	r3, r0
 80017d0:	461a      	mov	r2, r3
 80017d2:	4b57      	ldr	r3, [pc, #348]	; (8001930 <CO_init+0x2b8>)
 80017d4:	601a      	str	r2, [r3, #0]
            }
        }
      #endif
    }

    CO_memoryUsed = sizeof(CO_CANmodule_t)
 80017d6:	4b57      	ldr	r3, [pc, #348]	; (8001934 <CO_init+0x2bc>)
 80017d8:	f640 0244 	movw	r2, #2116	; 0x844
 80017dc:	601a      	str	r2, [r3, #0]
    for(i=0; i<CO_NO_TRACE; i++) {
        CO_memoryUsed += CO_traceBufferSize[i] * 8;
    }
  #endif

    errCnt = 0;
 80017de:	2300      	movs	r3, #0
 80017e0:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO->CANmodule[0]                 == NULL) errCnt++;
 80017e2:	4b4e      	ldr	r3, [pc, #312]	; (800191c <CO_init+0x2a4>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d102      	bne.n	80017f2 <CO_init+0x17a>
 80017ec:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80017ee:	3301      	adds	r3, #1
 80017f0:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO_CANmodule_rxArray0            == NULL) errCnt++;
 80017f2:	4b4c      	ldr	r3, [pc, #304]	; (8001924 <CO_init+0x2ac>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d102      	bne.n	8001800 <CO_init+0x188>
 80017fa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80017fc:	3301      	adds	r3, #1
 80017fe:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO_CANmodule_txArray0            == NULL) errCnt++;
 8001800:	4b49      	ldr	r3, [pc, #292]	; (8001928 <CO_init+0x2b0>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d102      	bne.n	800180e <CO_init+0x196>
 8001808:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800180a:	3301      	adds	r3, #1
 800180c:	857b      	strh	r3, [r7, #42]	; 0x2a
    for(i=0; i<CO_NO_SDO_SERVER; i++){
 800180e:	2300      	movs	r3, #0
 8001810:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001812:	e011      	b.n	8001838 <CO_init+0x1c0>
        if(CO->SDO[i]                   == NULL) errCnt++;
 8001814:	4b41      	ldr	r3, [pc, #260]	; (800191c <CO_init+0x2a4>)
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	4413      	add	r3, r2
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d102      	bne.n	800182c <CO_init+0x1b4>
 8001826:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001828:	3301      	adds	r3, #1
 800182a:	857b      	strh	r3, [r7, #42]	; 0x2a
    for(i=0; i<CO_NO_SDO_SERVER; i++){
 800182c:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001830:	b29b      	uxth	r3, r3
 8001832:	3301      	adds	r3, #1
 8001834:	b29b      	uxth	r3, r3
 8001836:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001838:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800183c:	2b00      	cmp	r3, #0
 800183e:	dde9      	ble.n	8001814 <CO_init+0x19c>
    }
    if(CO_SDO_ODExtensions              == NULL) errCnt++;
 8001840:	4b3a      	ldr	r3, [pc, #232]	; (800192c <CO_init+0x2b4>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d102      	bne.n	800184e <CO_init+0x1d6>
 8001848:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800184a:	3301      	adds	r3, #1
 800184c:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO->em                           == NULL) errCnt++;
 800184e:	4b33      	ldr	r3, [pc, #204]	; (800191c <CO_init+0x2a4>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d102      	bne.n	800185e <CO_init+0x1e6>
 8001858:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800185a:	3301      	adds	r3, #1
 800185c:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO->emPr                         == NULL) errCnt++;
 800185e:	4b2f      	ldr	r3, [pc, #188]	; (800191c <CO_init+0x2a4>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	68db      	ldr	r3, [r3, #12]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d102      	bne.n	800186e <CO_init+0x1f6>
 8001868:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800186a:	3301      	adds	r3, #1
 800186c:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO->NMT                          == NULL) errCnt++;
 800186e:	4b2b      	ldr	r3, [pc, #172]	; (800191c <CO_init+0x2a4>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	691b      	ldr	r3, [r3, #16]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d102      	bne.n	800187e <CO_init+0x206>
 8001878:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800187a:	3301      	adds	r3, #1
 800187c:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO->SYNC                         == NULL) errCnt++;
 800187e:	4b27      	ldr	r3, [pc, #156]	; (800191c <CO_init+0x2a4>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	695b      	ldr	r3, [r3, #20]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d102      	bne.n	800188e <CO_init+0x216>
 8001888:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800188a:	3301      	adds	r3, #1
 800188c:	857b      	strh	r3, [r7, #42]	; 0x2a
    for(i=0; i<CO_NO_RPDO; i++){
 800188e:	2300      	movs	r3, #0
 8001890:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001892:	e011      	b.n	80018b8 <CO_init+0x240>
        if(CO->RPDO[i]                  == NULL) errCnt++;
 8001894:	4b21      	ldr	r3, [pc, #132]	; (800191c <CO_init+0x2a4>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 800189c:	3206      	adds	r2, #6
 800189e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d102      	bne.n	80018ac <CO_init+0x234>
 80018a6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80018a8:	3301      	adds	r3, #1
 80018aa:	857b      	strh	r3, [r7, #42]	; 0x2a
    for(i=0; i<CO_NO_RPDO; i++){
 80018ac:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80018b0:	b29b      	uxth	r3, r3
 80018b2:	3301      	adds	r3, #1
 80018b4:	b29b      	uxth	r3, r3
 80018b6:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80018b8:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80018bc:	2b03      	cmp	r3, #3
 80018be:	dde9      	ble.n	8001894 <CO_init+0x21c>
    }
    for(i=0; i<CO_NO_TPDO; i++){
 80018c0:	2300      	movs	r3, #0
 80018c2:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80018c4:	e011      	b.n	80018ea <CO_init+0x272>
        if(CO->TPDO[i]                  == NULL) errCnt++;
 80018c6:	4b15      	ldr	r3, [pc, #84]	; (800191c <CO_init+0x2a4>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80018ce:	320a      	adds	r2, #10
 80018d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d102      	bne.n	80018de <CO_init+0x266>
 80018d8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80018da:	3301      	adds	r3, #1
 80018dc:	857b      	strh	r3, [r7, #42]	; 0x2a
    for(i=0; i<CO_NO_TPDO; i++){
 80018de:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80018e2:	b29b      	uxth	r3, r3
 80018e4:	3301      	adds	r3, #1
 80018e6:	b29b      	uxth	r3, r3
 80018e8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80018ea:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80018ee:	2b03      	cmp	r3, #3
 80018f0:	dde9      	ble.n	80018c6 <CO_init+0x24e>
    }
    if(CO->HBcons                       == NULL) errCnt++;
 80018f2:	4b0a      	ldr	r3, [pc, #40]	; (800191c <CO_init+0x2a4>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d102      	bne.n	8001902 <CO_init+0x28a>
 80018fc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80018fe:	3301      	adds	r3, #1
 8001900:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO_HBcons_monitoredNodes         == NULL) errCnt++;
 8001902:	4b0b      	ldr	r3, [pc, #44]	; (8001930 <CO_init+0x2b8>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d102      	bne.n	8001910 <CO_init+0x298>
 800190a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800190c:	3301      	adds	r3, #1
 800190e:	857b      	strh	r3, [r7, #42]	; 0x2a
    for(i=0; i<CO_NO_TRACE; i++) {
        if(CO->trace[i]                 == NULL) errCnt++;
    }
  #endif

    if(errCnt != 0) return CO_ERROR_OUT_OF_MEMORY;
 8001910:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001912:	2b00      	cmp	r3, #0
 8001914:	d010      	beq.n	8001938 <CO_init+0x2c0>
 8001916:	f06f 0301 	mvn.w	r3, #1
 800191a:	e262      	b.n	8001de2 <CO_init+0x76a>
 800191c:	20000668 	.word	0x20000668
 8001920:	2000062c 	.word	0x2000062c
 8001924:	2000066c 	.word	0x2000066c
 8001928:	20000670 	.word	0x20000670
 800192c:	20000674 	.word	0x20000674
 8001930:	20000678 	.word	0x20000678
 8001934:	20000628 	.word	0x20000628
#endif


    CO->CANmodule[0]->CANnormal = false;
 8001938:	4b9d      	ldr	r3, [pc, #628]	; (8001bb0 <CO_init+0x538>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2200      	movs	r2, #0
 8001940:	749a      	strb	r2, [r3, #18]
    CO_CANsetConfigurationMode(CANbaseAddress);
 8001942:	6978      	ldr	r0, [r7, #20]
 8001944:	f006 fa58 	bl	8007df8 <CO_CANsetConfigurationMode>

    /* Verify CANopen Node-ID */
    if(nodeId<1 || nodeId>127)
 8001948:	7cfb      	ldrb	r3, [r7, #19]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d003      	beq.n	8001956 <CO_init+0x2de>
 800194e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001952:	2b00      	cmp	r3, #0
 8001954:	da05      	bge.n	8001962 <CO_init+0x2ea>
    {
        CO_delete(CANbaseAddress);
 8001956:	6978      	ldr	r0, [r7, #20]
 8001958:	f000 fa50 	bl	8001dfc <CO_delete>
        return CO_ERROR_PARAMETERS;
 800195c:	f06f 030b 	mvn.w	r3, #11
 8001960:	e23f      	b.n	8001de2 <CO_init+0x76a>
    }


    err = CO_CANmodule_init(
            CO->CANmodule[0],
 8001962:	4b93      	ldr	r3, [pc, #588]	; (8001bb0 <CO_init+0x538>)
 8001964:	681b      	ldr	r3, [r3, #0]
    err = CO_CANmodule_init(
 8001966:	6818      	ldr	r0, [r3, #0]
 8001968:	6979      	ldr	r1, [r7, #20]
 800196a:	4b92      	ldr	r3, [pc, #584]	; (8001bb4 <CO_init+0x53c>)
 800196c:	681c      	ldr	r4, [r3, #0]
 800196e:	4b92      	ldr	r3, [pc, #584]	; (8001bb8 <CO_init+0x540>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	8a3a      	ldrh	r2, [r7, #16]
 8001974:	9202      	str	r2, [sp, #8]
 8001976:	2208      	movs	r2, #8
 8001978:	9201      	str	r2, [sp, #4]
 800197a:	9300      	str	r3, [sp, #0]
 800197c:	230b      	movs	r3, #11
 800197e:	4622      	mov	r2, r4
 8001980:	f006 fa80 	bl	8007e84 <CO_CANmodule_init>
 8001984:	4603      	mov	r3, r0
 8001986:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            CO_RXCAN_NO_MSGS,
            CO_CANmodule_txArray0,
            CO_TXCAN_NO_MSGS,
            bitRate);

    if(err){CO_delete(CANbaseAddress); return err;}
 800198a:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 800198e:	2b00      	cmp	r3, #0
 8001990:	d005      	beq.n	800199e <CO_init+0x326>
 8001992:	6978      	ldr	r0, [r7, #20]
 8001994:	f000 fa32 	bl	8001dfc <CO_delete>
 8001998:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 800199c:	e221      	b.n	8001de2 <CO_init+0x76a>

    for (i=0; i<CO_NO_SDO_SERVER; i++)
 800199e:	2300      	movs	r3, #0
 80019a0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80019a2:	e060      	b.n	8001a66 <CO_init+0x3ee>
    {
        uint32_t COB_IDClientToServer;
        uint32_t COB_IDServerToClient;
        if(i==0){
 80019a4:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d108      	bne.n	80019be <CO_init+0x346>
            /*Default SDO server must be located at first index*/
            COB_IDClientToServer = CO_CAN_ID_RSDO + nodeId;
 80019ac:	7cfb      	ldrb	r3, [r7, #19]
 80019ae:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 80019b2:	627b      	str	r3, [r7, #36]	; 0x24
            COB_IDServerToClient = CO_CAN_ID_TSDO + nodeId;
 80019b4:	7cfb      	ldrb	r3, [r7, #19]
 80019b6:	f503 63b0 	add.w	r3, r3, #1408	; 0x580
 80019ba:	623b      	str	r3, [r7, #32]
 80019bc:	e015      	b.n	80019ea <CO_init+0x372>
        }else{
            COB_IDClientToServer = OD_SDOServerParameter[i].COB_IDClientToServer;
 80019be:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80019c2:	497e      	ldr	r1, [pc, #504]	; (8001bbc <CO_init+0x544>)
 80019c4:	4613      	mov	r3, r2
 80019c6:	005b      	lsls	r3, r3, #1
 80019c8:	4413      	add	r3, r2
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	440b      	add	r3, r1
 80019ce:	3364      	adds	r3, #100	; 0x64
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	627b      	str	r3, [r7, #36]	; 0x24
            COB_IDServerToClient = OD_SDOServerParameter[i].COB_IDServerToClient;
 80019d4:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80019d8:	4978      	ldr	r1, [pc, #480]	; (8001bbc <CO_init+0x544>)
 80019da:	4613      	mov	r3, r2
 80019dc:	005b      	lsls	r3, r3, #1
 80019de:	4413      	add	r3, r2
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	440b      	add	r3, r1
 80019e4:	3368      	adds	r3, #104	; 0x68
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	623b      	str	r3, [r7, #32]
        }

        err = CO_SDO_init(
                CO->SDO[i],
 80019ea:	4b71      	ldr	r3, [pc, #452]	; (8001bb0 <CO_init+0x538>)
 80019ec:	681a      	ldr	r2, [r3, #0]
        err = CO_SDO_init(
 80019ee:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	4413      	add	r3, r2
 80019f6:	685e      	ldr	r6, [r3, #4]
 80019f8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80019fa:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 80019fe:	fa1f fc83 	uxth.w	ip, r3
 8001a02:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d003      	beq.n	8001a12 <CO_init+0x39a>
                COB_IDClientToServer,
                COB_IDServerToClient,
                OD_H1200_SDO_SERVER_PARAM+i,
                i==0 ? 0 : CO->SDO[0],
 8001a0a:	4b69      	ldr	r3, [pc, #420]	; (8001bb0 <CO_init+0x538>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
        err = CO_SDO_init(
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	e000      	b.n	8001a14 <CO_init+0x39c>
 8001a12:	2300      	movs	r3, #0
 8001a14:	4a6a      	ldr	r2, [pc, #424]	; (8001bc0 <CO_init+0x548>)
 8001a16:	6812      	ldr	r2, [r2, #0]
               &CO_OD[0],
                CO_OD_NoOfElements,
                CO_SDO_ODExtensions,
                nodeId,
                CO->CANmodule[0],
 8001a18:	4965      	ldr	r1, [pc, #404]	; (8001bb0 <CO_init+0x538>)
 8001a1a:	6809      	ldr	r1, [r1, #0]
        err = CO_SDO_init(
 8001a1c:	6809      	ldr	r1, [r1, #0]
 8001a1e:	8df8      	ldrh	r0, [r7, #46]	; 0x2e
 8001a20:	3006      	adds	r0, #6
 8001a22:	b280      	uxth	r0, r0
                CO_RXCAN_SDO_SRV+i,
                CO->CANmodule[0],
 8001a24:	4c62      	ldr	r4, [pc, #392]	; (8001bb0 <CO_init+0x538>)
 8001a26:	6824      	ldr	r4, [r4, #0]
        err = CO_SDO_init(
 8001a28:	6824      	ldr	r4, [r4, #0]
 8001a2a:	8dfd      	ldrh	r5, [r7, #46]	; 0x2e
 8001a2c:	3506      	adds	r5, #6
 8001a2e:	b2ad      	uxth	r5, r5
 8001a30:	9508      	str	r5, [sp, #32]
 8001a32:	9407      	str	r4, [sp, #28]
 8001a34:	9006      	str	r0, [sp, #24]
 8001a36:	9105      	str	r1, [sp, #20]
 8001a38:	7cf9      	ldrb	r1, [r7, #19]
 8001a3a:	9104      	str	r1, [sp, #16]
 8001a3c:	9203      	str	r2, [sp, #12]
 8001a3e:	223c      	movs	r2, #60	; 0x3c
 8001a40:	9202      	str	r2, [sp, #8]
 8001a42:	4a60      	ldr	r2, [pc, #384]	; (8001bc4 <CO_init+0x54c>)
 8001a44:	9201      	str	r2, [sp, #4]
 8001a46:	9300      	str	r3, [sp, #0]
 8001a48:	4663      	mov	r3, ip
 8001a4a:	6a3a      	ldr	r2, [r7, #32]
 8001a4c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001a4e:	4630      	mov	r0, r6
 8001a50:	f004 fa0c 	bl	8005e6c <CO_SDO_init>
 8001a54:	4603      	mov	r3, r0
 8001a56:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    for (i=0; i<CO_NO_SDO_SERVER; i++)
 8001a5a:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001a5e:	b29b      	uxth	r3, r3
 8001a60:	3301      	adds	r3, #1
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001a66:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	dd9a      	ble.n	80019a4 <CO_init+0x32c>
                CO_TXCAN_SDO_SRV+i);
    }

    if(err){CO_delete(CANbaseAddress); return err;}
 8001a6e:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d005      	beq.n	8001a82 <CO_init+0x40a>
 8001a76:	6978      	ldr	r0, [r7, #20]
 8001a78:	f000 f9c0 	bl	8001dfc <CO_delete>
 8001a7c:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001a80:	e1af      	b.n	8001de2 <CO_init+0x76a>



    err = CO_EM_init(
            CO->em,
 8001a82:	4b4b      	ldr	r3, [pc, #300]	; (8001bb0 <CO_init+0x538>)
 8001a84:	681b      	ldr	r3, [r3, #0]
    err = CO_EM_init(
 8001a86:	6898      	ldr	r0, [r3, #8]
            CO->emPr,
 8001a88:	4b49      	ldr	r3, [pc, #292]	; (8001bb0 <CO_init+0x538>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
    err = CO_EM_init(
 8001a8c:	68d9      	ldr	r1, [r3, #12]
            CO->SDO[0],
 8001a8e:	4b48      	ldr	r3, [pc, #288]	; (8001bb0 <CO_init+0x538>)
 8001a90:	681b      	ldr	r3, [r3, #0]
    err = CO_EM_init(
 8001a92:	685c      	ldr	r4, [r3, #4]
           &OD_errorStatusBits[0],
            ODL_errorStatusBits_stringLength,
           &OD_errorRegister,
           &OD_preDefinedErrorField[0],
            ODL_preDefinedErrorField_arrayLength,
            CO->CANmodule[0],
 8001a94:	4b46      	ldr	r3, [pc, #280]	; (8001bb0 <CO_init+0x538>)
 8001a96:	681b      	ldr	r3, [r3, #0]
    err = CO_EM_init(
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	7cfa      	ldrb	r2, [r7, #19]
 8001a9c:	b292      	uxth	r2, r2
 8001a9e:	3280      	adds	r2, #128	; 0x80
 8001aa0:	b292      	uxth	r2, r2
 8001aa2:	9206      	str	r2, [sp, #24]
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	9205      	str	r2, [sp, #20]
 8001aa8:	9304      	str	r3, [sp, #16]
 8001aaa:	2308      	movs	r3, #8
 8001aac:	9303      	str	r3, [sp, #12]
 8001aae:	4b46      	ldr	r3, [pc, #280]	; (8001bc8 <CO_init+0x550>)
 8001ab0:	9302      	str	r3, [sp, #8]
 8001ab2:	4b46      	ldr	r3, [pc, #280]	; (8001bcc <CO_init+0x554>)
 8001ab4:	9301      	str	r3, [sp, #4]
 8001ab6:	230a      	movs	r3, #10
 8001ab8:	9300      	str	r3, [sp, #0]
 8001aba:	4b45      	ldr	r3, [pc, #276]	; (8001bd0 <CO_init+0x558>)
 8001abc:	4622      	mov	r2, r4
 8001abe:	f001 ff65 	bl	800398c <CO_EM_init>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            CO_TXCAN_EMERG,
            CO_CAN_ID_EMERGENCY + nodeId);

    if(err){CO_delete(CANbaseAddress); return err;}
 8001ac8:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d005      	beq.n	8001adc <CO_init+0x464>
 8001ad0:	6978      	ldr	r0, [r7, #20]
 8001ad2:	f000 f993 	bl	8001dfc <CO_delete>
 8001ad6:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001ada:	e182      	b.n	8001de2 <CO_init+0x76a>


    err = CO_NMT_init(
            CO->NMT,
 8001adc:	4b34      	ldr	r3, [pc, #208]	; (8001bb0 <CO_init+0x538>)
 8001ade:	681b      	ldr	r3, [r3, #0]
    err = CO_NMT_init(
 8001ae0:	6918      	ldr	r0, [r3, #16]
            CO->emPr,
 8001ae2:	4b33      	ldr	r3, [pc, #204]	; (8001bb0 <CO_init+0x538>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
    err = CO_NMT_init(
 8001ae6:	68dc      	ldr	r4, [r3, #12]
            nodeId,
            500,
            CO->CANmodule[0],
 8001ae8:	4b31      	ldr	r3, [pc, #196]	; (8001bb0 <CO_init+0x538>)
 8001aea:	681b      	ldr	r3, [r3, #0]
    err = CO_NMT_init(
 8001aec:	681b      	ldr	r3, [r3, #0]
            CO_RXCAN_NMT,
            CO_CAN_ID_NMT_SERVICE,
            CO->CANmodule[0],
 8001aee:	4a30      	ldr	r2, [pc, #192]	; (8001bb0 <CO_init+0x538>)
 8001af0:	6812      	ldr	r2, [r2, #0]
    err = CO_NMT_init(
 8001af2:	6812      	ldr	r2, [r2, #0]
 8001af4:	7cf9      	ldrb	r1, [r7, #19]
 8001af6:	b289      	uxth	r1, r1
 8001af8:	f501 61e0 	add.w	r1, r1, #1792	; 0x700
 8001afc:	b289      	uxth	r1, r1
 8001afe:	7cfd      	ldrb	r5, [r7, #19]
 8001b00:	9105      	str	r1, [sp, #20]
 8001b02:	2107      	movs	r1, #7
 8001b04:	9104      	str	r1, [sp, #16]
 8001b06:	9203      	str	r2, [sp, #12]
 8001b08:	2200      	movs	r2, #0
 8001b0a:	9202      	str	r2, [sp, #8]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	9201      	str	r2, [sp, #4]
 8001b10:	9300      	str	r3, [sp, #0]
 8001b12:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001b16:	462a      	mov	r2, r5
 8001b18:	4621      	mov	r1, r4
 8001b1a:	f002 fc51 	bl	80043c0 <CO_NMT_init>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            CO_TXCAN_HB,
            CO_CAN_ID_HEARTBEAT + nodeId);


    if(err){CO_delete(CANbaseAddress); return err;}
 8001b24:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d005      	beq.n	8001b38 <CO_init+0x4c0>
 8001b2c:	6978      	ldr	r0, [r7, #20]
 8001b2e:	f000 f965 	bl	8001dfc <CO_delete>
 8001b32:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001b36:	e154      	b.n	8001de2 <CO_init+0x76a>
            0);               /* synchronous message flag bit */
#endif


    err = CO_SYNC_init(
            CO->SYNC,
 8001b38:	4b1d      	ldr	r3, [pc, #116]	; (8001bb0 <CO_init+0x538>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
    err = CO_SYNC_init(
 8001b3c:	695d      	ldr	r5, [r3, #20]
            CO->em,
 8001b3e:	4b1c      	ldr	r3, [pc, #112]	; (8001bb0 <CO_init+0x538>)
 8001b40:	681b      	ldr	r3, [r3, #0]
    err = CO_SYNC_init(
 8001b42:	689e      	ldr	r6, [r3, #8]
            CO->SDO[0],
 8001b44:	4b1a      	ldr	r3, [pc, #104]	; (8001bb0 <CO_init+0x538>)
 8001b46:	681b      	ldr	r3, [r3, #0]
    err = CO_SYNC_init(
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	60fb      	str	r3, [r7, #12]
           &CO->NMT->operatingState,
 8001b4c:	4b18      	ldr	r3, [pc, #96]	; (8001bb0 <CO_init+0x538>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	691b      	ldr	r3, [r3, #16]
    err = CO_SYNC_init(
 8001b52:	469c      	mov	ip, r3
 8001b54:	4b19      	ldr	r3, [pc, #100]	; (8001bbc <CO_init+0x544>)
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	4a18      	ldr	r2, [pc, #96]	; (8001bbc <CO_init+0x544>)
 8001b5a:	68d2      	ldr	r2, [r2, #12]
 8001b5c:	4917      	ldr	r1, [pc, #92]	; (8001bbc <CO_init+0x544>)
 8001b5e:	f891 1058 	ldrb.w	r1, [r1, #88]	; 0x58
 8001b62:	60b9      	str	r1, [r7, #8]
            OD_COB_ID_SYNCMessage,
            OD_communicationCyclePeriod,
            OD_synchronousCounterOverflowValue,
            CO->CANmodule[0],
 8001b64:	4812      	ldr	r0, [pc, #72]	; (8001bb0 <CO_init+0x538>)
 8001b66:	6800      	ldr	r0, [r0, #0]
    err = CO_SYNC_init(
 8001b68:	6800      	ldr	r0, [r0, #0]
            CO_RXCAN_SYNC,
            CO->CANmodule[0],
 8001b6a:	4c11      	ldr	r4, [pc, #68]	; (8001bb0 <CO_init+0x538>)
 8001b6c:	6824      	ldr	r4, [r4, #0]
    err = CO_SYNC_init(
 8001b6e:	6824      	ldr	r4, [r4, #0]
 8001b70:	2100      	movs	r1, #0
 8001b72:	9106      	str	r1, [sp, #24]
 8001b74:	9405      	str	r4, [sp, #20]
 8001b76:	2401      	movs	r4, #1
 8001b78:	9404      	str	r4, [sp, #16]
 8001b7a:	9003      	str	r0, [sp, #12]
 8001b7c:	68b9      	ldr	r1, [r7, #8]
 8001b7e:	9102      	str	r1, [sp, #8]
 8001b80:	9201      	str	r2, [sp, #4]
 8001b82:	9300      	str	r3, [sp, #0]
 8001b84:	4663      	mov	r3, ip
 8001b86:	68fa      	ldr	r2, [r7, #12]
 8001b88:	4631      	mov	r1, r6
 8001b8a:	4628      	mov	r0, r5
 8001b8c:	f005 ff82 	bl	8007a94 <CO_SYNC_init>
 8001b90:	4603      	mov	r3, r0
 8001b92:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            CO_TXCAN_SYNC);

    if(err){CO_delete(CANbaseAddress); return err;}
 8001b96:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d005      	beq.n	8001baa <CO_init+0x532>
 8001b9e:	6978      	ldr	r0, [r7, #20]
 8001ba0:	f000 f92c 	bl	8001dfc <CO_delete>
 8001ba4:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001ba8:	e11b      	b.n	8001de2 <CO_init+0x76a>


    for(i=0; i<CO_NO_RPDO; i++){
 8001baa:	2300      	movs	r3, #0
 8001bac:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001bae:	e07f      	b.n	8001cb0 <CO_init+0x638>
 8001bb0:	20000668 	.word	0x20000668
 8001bb4:	2000066c 	.word	0x2000066c
 8001bb8:	20000670 	.word	0x20000670
 8001bbc:	200001b4 	.word	0x200001b4
 8001bc0:	20000674 	.word	0x20000674
 8001bc4:	08014704 	.word	0x08014704
 8001bc8:	2000000c 	.word	0x2000000c
 8001bcc:	20000004 	.word	0x20000004
 8001bd0:	20000034 	.word	0x20000034
        CO_CANmodule_t *CANdevRx = CO->CANmodule[0];
 8001bd4:	4b85      	ldr	r3, [pc, #532]	; (8001dec <CO_init+0x774>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	61fb      	str	r3, [r7, #28]
        uint16_t CANdevRxIdx = CO_RXCAN_RPDO + i;
 8001bdc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001bde:	3302      	adds	r3, #2
 8001be0:	837b      	strh	r3, [r7, #26]

        err = CO_RPDO_init(
                CO->RPDO[i],
 8001be2:	4b82      	ldr	r3, [pc, #520]	; (8001dec <CO_init+0x774>)
 8001be4:	681b      	ldr	r3, [r3, #0]
        err = CO_RPDO_init(
 8001be6:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8001bea:	3206      	adds	r2, #6
 8001bec:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
                CO->em,
 8001bf0:	4b7e      	ldr	r3, [pc, #504]	; (8001dec <CO_init+0x774>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
        err = CO_RPDO_init(
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	60fb      	str	r3, [r7, #12]
                CO->SDO[0],
 8001bf8:	4b7c      	ldr	r3, [pc, #496]	; (8001dec <CO_init+0x774>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
        err = CO_RPDO_init(
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	60bb      	str	r3, [r7, #8]
                CO->SYNC,
 8001c00:	4b7a      	ldr	r3, [pc, #488]	; (8001dec <CO_init+0x774>)
 8001c02:	681b      	ldr	r3, [r3, #0]
        err = CO_RPDO_init(
 8001c04:	695b      	ldr	r3, [r3, #20]
 8001c06:	607b      	str	r3, [r7, #4]
               &CO->NMT->operatingState,
 8001c08:	4b78      	ldr	r3, [pc, #480]	; (8001dec <CO_init+0x774>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	691b      	ldr	r3, [r3, #16]
        err = CO_RPDO_init(
 8001c0e:	603b      	str	r3, [r7, #0]
 8001c10:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001c14:	2b03      	cmp	r3, #3
 8001c16:	dc06      	bgt.n	8001c26 <CO_init+0x5ae>
                nodeId,
                ((i<4) ? (CO_CAN_ID_RPDO_1+i*0x100) : 0),
 8001c18:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001c1c:	3302      	adds	r3, #2
        err = CO_RPDO_init(
 8001c1e:	b29b      	uxth	r3, r3
 8001c20:	021b      	lsls	r3, r3, #8
 8001c22:	b29a      	uxth	r2, r3
 8001c24:	e000      	b.n	8001c28 <CO_init+0x5b0>
 8001c26:	2200      	movs	r2, #0
                0,
                (CO_RPDOCommPar_t*) &OD_RPDOCommunicationParameter[i],
 8001c28:	f9b7 102e 	ldrsh.w	r1, [r7, #46]	; 0x2e
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	440b      	add	r3, r1
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	3368      	adds	r3, #104	; 0x68
 8001c36:	496e      	ldr	r1, [pc, #440]	; (8001df0 <CO_init+0x778>)
 8001c38:	440b      	add	r3, r1
 8001c3a:	1d18      	adds	r0, r3, #4
                (CO_RPDOMapPar_t*) &OD_RPDOMappingParameter[i],
 8001c3c:	f9b7 102e 	ldrsh.w	r1, [r7, #46]	; 0x2e
 8001c40:	460b      	mov	r3, r1
 8001c42:	00db      	lsls	r3, r3, #3
 8001c44:	440b      	add	r3, r1
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	3398      	adds	r3, #152	; 0x98
 8001c4a:	4969      	ldr	r1, [pc, #420]	; (8001df0 <CO_init+0x778>)
 8001c4c:	440b      	add	r3, r1
 8001c4e:	3304      	adds	r3, #4
        err = CO_RPDO_init(
 8001c50:	8df9      	ldrh	r1, [r7, #46]	; 0x2e
 8001c52:	f501 51a0 	add.w	r1, r1, #5120	; 0x1400
 8001c56:	b289      	uxth	r1, r1
 8001c58:	8dfc      	ldrh	r4, [r7, #46]	; 0x2e
 8001c5a:	f504 54b0 	add.w	r4, r4, #5632	; 0x1600
 8001c5e:	b2a4      	uxth	r4, r4
 8001c60:	8b7d      	ldrh	r5, [r7, #26]
 8001c62:	9509      	str	r5, [sp, #36]	; 0x24
 8001c64:	69fd      	ldr	r5, [r7, #28]
 8001c66:	9508      	str	r5, [sp, #32]
 8001c68:	9407      	str	r4, [sp, #28]
 8001c6a:	9106      	str	r1, [sp, #24]
 8001c6c:	9305      	str	r3, [sp, #20]
 8001c6e:	9004      	str	r0, [sp, #16]
 8001c70:	2300      	movs	r3, #0
 8001c72:	9303      	str	r3, [sp, #12]
 8001c74:	9202      	str	r2, [sp, #8]
 8001c76:	7cfb      	ldrb	r3, [r7, #19]
 8001c78:	9301      	str	r3, [sp, #4]
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	9300      	str	r3, [sp, #0]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	68ba      	ldr	r2, [r7, #8]
 8001c82:	68f9      	ldr	r1, [r7, #12]
 8001c84:	4630      	mov	r0, r6
 8001c86:	f003 fc2d 	bl	80054e4 <CO_RPDO_init>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
                OD_H1400_RXPDO_1_PARAM+i,
                OD_H1600_RXPDO_1_MAPPING+i,
                CANdevRx,
                CANdevRxIdx);

        if(err){CO_delete(CANbaseAddress); return err;}
 8001c90:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d005      	beq.n	8001ca4 <CO_init+0x62c>
 8001c98:	6978      	ldr	r0, [r7, #20]
 8001c9a:	f000 f8af 	bl	8001dfc <CO_delete>
 8001c9e:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001ca2:	e09e      	b.n	8001de2 <CO_init+0x76a>
    for(i=0; i<CO_NO_RPDO; i++){
 8001ca4:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001ca8:	b29b      	uxth	r3, r3
 8001caa:	3301      	adds	r3, #1
 8001cac:	b29b      	uxth	r3, r3
 8001cae:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001cb0:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001cb4:	2b03      	cmp	r3, #3
 8001cb6:	dd8d      	ble.n	8001bd4 <CO_init+0x55c>
    }


    for(i=0; i<CO_NO_TPDO; i++){
 8001cb8:	2300      	movs	r3, #0
 8001cba:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001cbc:	e067      	b.n	8001d8e <CO_init+0x716>
        err = CO_TPDO_init(
                CO->TPDO[i],
 8001cbe:	4b4b      	ldr	r3, [pc, #300]	; (8001dec <CO_init+0x774>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
        err = CO_TPDO_init(
 8001cc2:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8001cc6:	320a      	adds	r2, #10
 8001cc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ccc:	60fb      	str	r3, [r7, #12]
                CO->em,
 8001cce:	4b47      	ldr	r3, [pc, #284]	; (8001dec <CO_init+0x774>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
        err = CO_TPDO_init(
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	60bb      	str	r3, [r7, #8]
                CO->SDO[0],
 8001cd6:	4b45      	ldr	r3, [pc, #276]	; (8001dec <CO_init+0x774>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
        err = CO_TPDO_init(
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	607b      	str	r3, [r7, #4]
               &CO->NMT->operatingState,
 8001cde:	4b43      	ldr	r3, [pc, #268]	; (8001dec <CO_init+0x774>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	691b      	ldr	r3, [r3, #16]
        err = CO_TPDO_init(
 8001ce4:	469c      	mov	ip, r3
 8001ce6:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001cea:	2b03      	cmp	r3, #3
 8001cec:	dc06      	bgt.n	8001cfc <CO_init+0x684>
                nodeId,
                ((i<4) ? (CO_CAN_ID_TPDO_1+i*0x100) : 0),
 8001cee:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001cf0:	021b      	lsls	r3, r3, #8
 8001cf2:	b29b      	uxth	r3, r3
        err = CO_TPDO_init(
 8001cf4:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001cf8:	b29a      	uxth	r2, r3
 8001cfa:	e000      	b.n	8001cfe <CO_init+0x686>
 8001cfc:	2200      	movs	r2, #0
                0,
                (CO_TPDOCommPar_t*) &OD_TPDOCommunicationParameter[i],
 8001cfe:	f9b7 102e 	ldrsh.w	r1, [r7, #46]	; 0x2e
 8001d02:	460b      	mov	r3, r1
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	440b      	add	r3, r1
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001d0e:	4938      	ldr	r1, [pc, #224]	; (8001df0 <CO_init+0x778>)
 8001d10:	440b      	add	r3, r1
 8001d12:	1d18      	adds	r0, r3, #4
                (CO_TPDOMapPar_t*) &OD_TPDOMappingParameter[i],
 8001d14:	f9b7 102e 	ldrsh.w	r1, [r7, #46]	; 0x2e
 8001d18:	460b      	mov	r3, r1
 8001d1a:	00db      	lsls	r3, r3, #3
 8001d1c:	440b      	add	r3, r1
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8001d24:	4932      	ldr	r1, [pc, #200]	; (8001df0 <CO_init+0x778>)
 8001d26:	440b      	add	r3, r1
 8001d28:	3304      	adds	r3, #4
        err = CO_TPDO_init(
 8001d2a:	8df9      	ldrh	r1, [r7, #46]	; 0x2e
 8001d2c:	f501 51c0 	add.w	r1, r1, #6144	; 0x1800
 8001d30:	b289      	uxth	r1, r1
 8001d32:	8dfc      	ldrh	r4, [r7, #46]	; 0x2e
 8001d34:	f504 54d0 	add.w	r4, r4, #6656	; 0x1a00
 8001d38:	b2a4      	uxth	r4, r4
                OD_H1800_TXPDO_1_PARAM+i,
                OD_H1A00_TXPDO_1_MAPPING+i,
                CO->CANmodule[0],
 8001d3a:	4d2c      	ldr	r5, [pc, #176]	; (8001dec <CO_init+0x774>)
 8001d3c:	682d      	ldr	r5, [r5, #0]
        err = CO_TPDO_init(
 8001d3e:	682d      	ldr	r5, [r5, #0]
 8001d40:	8dfe      	ldrh	r6, [r7, #46]	; 0x2e
 8001d42:	3602      	adds	r6, #2
 8001d44:	b2b6      	uxth	r6, r6
 8001d46:	9608      	str	r6, [sp, #32]
 8001d48:	9507      	str	r5, [sp, #28]
 8001d4a:	9406      	str	r4, [sp, #24]
 8001d4c:	9105      	str	r1, [sp, #20]
 8001d4e:	9304      	str	r3, [sp, #16]
 8001d50:	9003      	str	r0, [sp, #12]
 8001d52:	2300      	movs	r3, #0
 8001d54:	9302      	str	r3, [sp, #8]
 8001d56:	9201      	str	r2, [sp, #4]
 8001d58:	7cfb      	ldrb	r3, [r7, #19]
 8001d5a:	9300      	str	r3, [sp, #0]
 8001d5c:	4663      	mov	r3, ip
 8001d5e:	687a      	ldr	r2, [r7, #4]
 8001d60:	68b9      	ldr	r1, [r7, #8]
 8001d62:	68f8      	ldr	r0, [r7, #12]
 8001d64:	f003 fc36 	bl	80055d4 <CO_TPDO_init>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
                CO_TXCAN_TPDO+i);

        if(err){CO_delete(CANbaseAddress); return err;}
 8001d6e:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d005      	beq.n	8001d82 <CO_init+0x70a>
 8001d76:	6978      	ldr	r0, [r7, #20]
 8001d78:	f000 f840 	bl	8001dfc <CO_delete>
 8001d7c:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001d80:	e02f      	b.n	8001de2 <CO_init+0x76a>
    for(i=0; i<CO_NO_TPDO; i++){
 8001d82:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001d86:	b29b      	uxth	r3, r3
 8001d88:	3301      	adds	r3, #1
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001d8e:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001d92:	2b03      	cmp	r3, #3
 8001d94:	dd93      	ble.n	8001cbe <CO_init+0x646>
    }


    err = CO_HBconsumer_init(
            CO->HBcons,
 8001d96:	4b15      	ldr	r3, [pc, #84]	; (8001dec <CO_init+0x774>)
 8001d98:	681b      	ldr	r3, [r3, #0]
    err = CO_HBconsumer_init(
 8001d9a:	6b98      	ldr	r0, [r3, #56]	; 0x38
            CO->em,
 8001d9c:	4b13      	ldr	r3, [pc, #76]	; (8001dec <CO_init+0x774>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
    err = CO_HBconsumer_init(
 8001da0:	6899      	ldr	r1, [r3, #8]
            CO->SDO[0],
 8001da2:	4b12      	ldr	r3, [pc, #72]	; (8001dec <CO_init+0x774>)
 8001da4:	681b      	ldr	r3, [r3, #0]
    err = CO_HBconsumer_init(
 8001da6:	685c      	ldr	r4, [r3, #4]
 8001da8:	4b12      	ldr	r3, [pc, #72]	; (8001df4 <CO_init+0x77c>)
 8001daa:	681b      	ldr	r3, [r3, #0]
           &OD_consumerHeartbeatTime[0],
            CO_HBcons_monitoredNodes,
            CO_NO_HB_CONS,
            CO->CANmodule[0],
 8001dac:	4a0f      	ldr	r2, [pc, #60]	; (8001dec <CO_init+0x774>)
 8001dae:	6812      	ldr	r2, [r2, #0]
    err = CO_HBconsumer_init(
 8001db0:	6812      	ldr	r2, [r2, #0]
 8001db2:	2507      	movs	r5, #7
 8001db4:	9503      	str	r5, [sp, #12]
 8001db6:	9202      	str	r2, [sp, #8]
 8001db8:	2204      	movs	r2, #4
 8001dba:	9201      	str	r2, [sp, #4]
 8001dbc:	9300      	str	r3, [sp, #0]
 8001dbe:	4b0e      	ldr	r3, [pc, #56]	; (8001df8 <CO_init+0x780>)
 8001dc0:	4622      	mov	r2, r4
 8001dc2:	f002 f9b9 	bl	8004138 <CO_HBconsumer_init>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            CO_RXCAN_CONS_HB);

    if(err){CO_delete(CANbaseAddress); return err;}
 8001dcc:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d005      	beq.n	8001de0 <CO_init+0x768>
 8001dd4:	6978      	ldr	r0, [r7, #20]
 8001dd6:	f000 f811 	bl	8001dfc <CO_delete>
 8001dda:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001dde:	e000      	b.n	8001de2 <CO_init+0x76a>
            OD_INDEX_TRACE + i);
    }
#endif


    return CO_ERROR_NO;
 8001de0:	2300      	movs	r3, #0
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3734      	adds	r7, #52	; 0x34
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dea:	bf00      	nop
 8001dec:	20000668 	.word	0x20000668
 8001df0:	200001b4 	.word	0x200001b4
 8001df4:	20000678 	.word	0x20000678
 8001df8:	200001e4 	.word	0x200001e4

08001dfc <CO_delete>:


/******************************************************************************/
void CO_delete(int32_t CANbaseAddress){
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
#ifndef CO_USE_GLOBALS
    int16_t i;
#endif

    CO_CANsetConfigurationMode(CANbaseAddress);
 8001e04:	6878      	ldr	r0, [r7, #4]
 8001e06:	f005 fff7 	bl	8007df8 <CO_CANsetConfigurationMode>
    CO_CANmodule_disable(CO->CANmodule[0]);
 8001e0a:	4b45      	ldr	r3, [pc, #276]	; (8001f20 <CO_delete+0x124>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4618      	mov	r0, r3
 8001e12:	f006 f933 	bl	800807c <CO_CANmodule_disable>
      }
  #endif
  #if CO_NO_SDO_CLIENT == 1
    free(CO->SDOclient);
  #endif
    free(CO_HBcons_monitoredNodes);
 8001e16:	4b43      	ldr	r3, [pc, #268]	; (8001f24 <CO_delete+0x128>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f00f fd60 	bl	80118e0 <free>
    free(CO->HBcons);
 8001e20:	4b3f      	ldr	r3, [pc, #252]	; (8001f20 <CO_delete+0x124>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e26:	4618      	mov	r0, r3
 8001e28:	f00f fd5a 	bl	80118e0 <free>
    for(i=0; i<CO_NO_RPDO; i++){
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	81fb      	strh	r3, [r7, #14]
 8001e30:	e00f      	b.n	8001e52 <CO_delete+0x56>
        free(CO->RPDO[i]);
 8001e32:	4b3b      	ldr	r3, [pc, #236]	; (8001f20 <CO_delete+0x124>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001e3a:	3206      	adds	r2, #6
 8001e3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f00f fd4d 	bl	80118e0 <free>
    for(i=0; i<CO_NO_RPDO; i++){
 8001e46:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e4a:	b29b      	uxth	r3, r3
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	81fb      	strh	r3, [r7, #14]
 8001e52:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e56:	2b03      	cmp	r3, #3
 8001e58:	ddeb      	ble.n	8001e32 <CO_delete+0x36>
    }
    for(i=0; i<CO_NO_TPDO; i++){
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	81fb      	strh	r3, [r7, #14]
 8001e5e:	e00f      	b.n	8001e80 <CO_delete+0x84>
        free(CO->TPDO[i]);
 8001e60:	4b2f      	ldr	r3, [pc, #188]	; (8001f20 <CO_delete+0x124>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001e68:	320a      	adds	r2, #10
 8001e6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f00f fd36 	bl	80118e0 <free>
    for(i=0; i<CO_NO_TPDO; i++){
 8001e74:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e78:	b29b      	uxth	r3, r3
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	b29b      	uxth	r3, r3
 8001e7e:	81fb      	strh	r3, [r7, #14]
 8001e80:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e84:	2b03      	cmp	r3, #3
 8001e86:	ddeb      	ble.n	8001e60 <CO_delete+0x64>
    }
    free(CO->SYNC);
 8001e88:	4b25      	ldr	r3, [pc, #148]	; (8001f20 <CO_delete+0x124>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	695b      	ldr	r3, [r3, #20]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f00f fd26 	bl	80118e0 <free>
    free(CO->NMT);
 8001e94:	4b22      	ldr	r3, [pc, #136]	; (8001f20 <CO_delete+0x124>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	691b      	ldr	r3, [r3, #16]
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f00f fd20 	bl	80118e0 <free>
    free(CO->emPr);
 8001ea0:	4b1f      	ldr	r3, [pc, #124]	; (8001f20 <CO_delete+0x124>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	68db      	ldr	r3, [r3, #12]
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f00f fd1a 	bl	80118e0 <free>
    free(CO->em);
 8001eac:	4b1c      	ldr	r3, [pc, #112]	; (8001f20 <CO_delete+0x124>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f00f fd14 	bl	80118e0 <free>
    free(CO_SDO_ODExtensions);
 8001eb8:	4b1b      	ldr	r3, [pc, #108]	; (8001f28 <CO_delete+0x12c>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f00f fd0f 	bl	80118e0 <free>
    for(i=0; i<CO_NO_SDO_SERVER; i++){
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	81fb      	strh	r3, [r7, #14]
 8001ec6:	e00f      	b.n	8001ee8 <CO_delete+0xec>
        free(CO->SDO[i]);
 8001ec8:	4b15      	ldr	r3, [pc, #84]	; (8001f20 <CO_delete+0x124>)
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	4413      	add	r3, r2
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f00f fd02 	bl	80118e0 <free>
    for(i=0; i<CO_NO_SDO_SERVER; i++){
 8001edc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001ee0:	b29b      	uxth	r3, r3
 8001ee2:	3301      	adds	r3, #1
 8001ee4:	b29b      	uxth	r3, r3
 8001ee6:	81fb      	strh	r3, [r7, #14]
 8001ee8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	ddeb      	ble.n	8001ec8 <CO_delete+0xcc>
    }
    free(CO_CANmodule_txArray0);
 8001ef0:	4b0e      	ldr	r3, [pc, #56]	; (8001f2c <CO_delete+0x130>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f00f fcf3 	bl	80118e0 <free>
    free(CO_CANmodule_rxArray0);
 8001efa:	4b0d      	ldr	r3, [pc, #52]	; (8001f30 <CO_delete+0x134>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f00f fcee 	bl	80118e0 <free>
    free(CO->CANmodule[0]);
 8001f04:	4b06      	ldr	r3, [pc, #24]	; (8001f20 <CO_delete+0x124>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f00f fce8 	bl	80118e0 <free>
    CO = NULL;
 8001f10:	4b03      	ldr	r3, [pc, #12]	; (8001f20 <CO_delete+0x124>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	601a      	str	r2, [r3, #0]
#endif
}
 8001f16:	bf00      	nop
 8001f18:	3710      	adds	r7, #16
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	20000668 	.word	0x20000668
 8001f24:	20000678 	.word	0x20000678
 8001f28:	20000674 	.word	0x20000674
 8001f2c:	20000670 	.word	0x20000670
 8001f30:	2000066c 	.word	0x2000066c

08001f34 <CO_process>:
/******************************************************************************/
CO_NMT_reset_cmd_t CO_process(
        CO_t                   *CO,
        uint16_t                timeDifference_ms,
        uint16_t               *timerNext_ms)
{
 8001f34:	b5b0      	push	{r4, r5, r7, lr}
 8001f36:	b08a      	sub	sp, #40	; 0x28
 8001f38:	af04      	add	r7, sp, #16
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	607a      	str	r2, [r7, #4]
 8001f40:	817b      	strh	r3, [r7, #10]
    uint8_t i;
    bool_t NMTisPreOrOperational = false;
 8001f42:	2300      	movs	r3, #0
 8001f44:	75bb      	strb	r3, [r7, #22]
    CO_NMT_reset_cmd_t reset = CO_RESET_NOT;
 8001f46:	2300      	movs	r3, #0
 8001f48:	757b      	strb	r3, [r7, #21]
    static uint16_t ms50 = 0;

    if(CO->NMT->operatingState == CO_NMT_PRE_OPERATIONAL || CO->NMT->operatingState == CO_NMT_OPERATIONAL)
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	691b      	ldr	r3, [r3, #16]
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	2b7f      	cmp	r3, #127	; 0x7f
 8001f52:	d004      	beq.n	8001f5e <CO_process+0x2a>
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	691b      	ldr	r3, [r3, #16]
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	2b05      	cmp	r3, #5
 8001f5c:	d101      	bne.n	8001f62 <CO_process+0x2e>
        NMTisPreOrOperational = true;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	75bb      	strb	r3, [r7, #22]

    ms50 += timeDifference_ms;
 8001f62:	4b32      	ldr	r3, [pc, #200]	; (800202c <CO_process+0xf8>)
 8001f64:	881a      	ldrh	r2, [r3, #0]
 8001f66:	897b      	ldrh	r3, [r7, #10]
 8001f68:	4413      	add	r3, r2
 8001f6a:	b29a      	uxth	r2, r3
 8001f6c:	4b2f      	ldr	r3, [pc, #188]	; (800202c <CO_process+0xf8>)
 8001f6e:	801a      	strh	r2, [r3, #0]
    if(ms50 >= 50){
 8001f70:	4b2e      	ldr	r3, [pc, #184]	; (800202c <CO_process+0xf8>)
 8001f72:	881b      	ldrh	r3, [r3, #0]
 8001f74:	2b31      	cmp	r3, #49	; 0x31
 8001f76:	d90a      	bls.n	8001f8e <CO_process+0x5a>
        ms50 -= 50;
 8001f78:	4b2c      	ldr	r3, [pc, #176]	; (800202c <CO_process+0xf8>)
 8001f7a:	881b      	ldrh	r3, [r3, #0]
 8001f7c:	3b32      	subs	r3, #50	; 0x32
 8001f7e:	b29a      	uxth	r2, r3
 8001f80:	4b2a      	ldr	r3, [pc, #168]	; (800202c <CO_process+0xf8>)
 8001f82:	801a      	strh	r2, [r3, #0]
        CO_NMT_blinkingProcess50ms(CO->NMT);
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	691b      	ldr	r3, [r3, #16]
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f002 fa85 	bl	8004498 <CO_NMT_blinkingProcess50ms>
    }
    if(timerNext_ms != NULL){
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d006      	beq.n	8001fa2 <CO_process+0x6e>
        if(*timerNext_ms > 50){
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	881b      	ldrh	r3, [r3, #0]
 8001f98:	2b32      	cmp	r3, #50	; 0x32
 8001f9a:	d902      	bls.n	8001fa2 <CO_process+0x6e>
            *timerNext_ms = 50;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2232      	movs	r2, #50	; 0x32
 8001fa0:	801a      	strh	r2, [r3, #0]
        }
    }


    for(i=0; i<CO_NO_SDO_SERVER; i++){
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	75fb      	strb	r3, [r7, #23]
 8001fa6:	e00f      	b.n	8001fc8 <CO_process+0x94>
        CO_SDO_process(
 8001fa8:	7dfb      	ldrb	r3, [r7, #23]
 8001faa:	68fa      	ldr	r2, [r7, #12]
 8001fac:	009b      	lsls	r3, r3, #2
 8001fae:	4413      	add	r3, r2
 8001fb0:	6858      	ldr	r0, [r3, #4]
 8001fb2:	897a      	ldrh	r2, [r7, #10]
 8001fb4:	7db9      	ldrb	r1, [r7, #22]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	9300      	str	r3, [sp, #0]
 8001fba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fbe:	f004 fbb5 	bl	800672c <CO_SDO_process>
    for(i=0; i<CO_NO_SDO_SERVER; i++){
 8001fc2:	7dfb      	ldrb	r3, [r7, #23]
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	75fb      	strb	r3, [r7, #23]
 8001fc8:	7dfb      	ldrb	r3, [r7, #23]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d0ec      	beq.n	8001fa8 <CO_process+0x74>
                timeDifference_ms,
                1000,
                timerNext_ms);
    }

    CO_EM_process(
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	68d8      	ldr	r0, [r3, #12]
 8001fd2:	897b      	ldrh	r3, [r7, #10]
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	0092      	lsls	r2, r2, #2
 8001fd8:	4413      	add	r3, r2
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	b29a      	uxth	r2, r3
 8001fde:	4b14      	ldr	r3, [pc, #80]	; (8002030 <CO_process+0xfc>)
 8001fe0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001fe2:	7db9      	ldrb	r1, [r7, #22]
 8001fe4:	f001 fd6e 	bl	8003ac4 <CO_EM_process>
            NMTisPreOrOperational,
            timeDifference_ms * 10,
            OD_inhibitTimeEMCY);


    reset = CO_NMT_process(
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	6918      	ldr	r0, [r3, #16]
 8001fec:	4b10      	ldr	r3, [pc, #64]	; (8002030 <CO_process+0xfc>)
 8001fee:	f8b3 4040 	ldrh.w	r4, [r3, #64]	; 0x40
 8001ff2:	4b0f      	ldr	r3, [pc, #60]	; (8002030 <CO_process+0xfc>)
 8001ff4:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 8001ff8:	4b0e      	ldr	r3, [pc, #56]	; (8002034 <CO_process+0x100>)
 8001ffa:	791b      	ldrb	r3, [r3, #4]
 8001ffc:	8979      	ldrh	r1, [r7, #10]
 8001ffe:	687a      	ldr	r2, [r7, #4]
 8002000:	9202      	str	r2, [sp, #8]
 8002002:	4a0d      	ldr	r2, [pc, #52]	; (8002038 <CO_process+0x104>)
 8002004:	9201      	str	r2, [sp, #4]
 8002006:	9300      	str	r3, [sp, #0]
 8002008:	462b      	mov	r3, r5
 800200a:	4622      	mov	r2, r4
 800200c:	f002 fb1a 	bl	8004644 <CO_NMT_process>
 8002010:	4603      	mov	r3, r0
 8002012:	757b      	strb	r3, [r7, #21]
            OD_errorRegister,
            OD_errorBehavior,
            timerNext_ms);


    CO_HBconsumer_process(
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002018:	897a      	ldrh	r2, [r7, #10]
 800201a:	7db9      	ldrb	r1, [r7, #22]
 800201c:	4618      	mov	r0, r3
 800201e:	f002 f8e5 	bl	80041ec <CO_HBconsumer_process>
            CO->HBcons,
            NMTisPreOrOperational,
            timeDifference_ms);

    return reset;
 8002022:	7d7b      	ldrb	r3, [r7, #21]
}
 8002024:	4618      	mov	r0, r3
 8002026:	3718      	adds	r7, #24
 8002028:	46bd      	mov	sp, r7
 800202a:	bdb0      	pop	{r4, r5, r7, pc}
 800202c:	2000067c 	.word	0x2000067c
 8002030:	200001b4 	.word	0x200001b4
 8002034:	20000000 	.word	0x20000000
 8002038:	2000020d 	.word	0x2000020d

0800203c <CO_process_SYNC_RPDO>:

/******************************************************************************/
bool_t CO_process_SYNC_RPDO(
        CO_t                   *CO,
        uint32_t                timeDifference_us)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b084      	sub	sp, #16
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
    int16_t i;
    bool_t syncWas = false;
 8002046:	2300      	movs	r3, #0
 8002048:	737b      	strb	r3, [r7, #13]

    switch(CO_SYNC_process(CO->SYNC, timeDifference_us, OD_synchronousWindowLength)){
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	695b      	ldr	r3, [r3, #20]
 800204e:	4a19      	ldr	r2, [pc, #100]	; (80020b4 <CO_process_SYNC_RPDO+0x78>)
 8002050:	6912      	ldr	r2, [r2, #16]
 8002052:	6839      	ldr	r1, [r7, #0]
 8002054:	4618      	mov	r0, r3
 8002056:	f005 fdd5 	bl	8007c04 <CO_SYNC_process>
 800205a:	4603      	mov	r3, r0
 800205c:	2b01      	cmp	r3, #1
 800205e:	d002      	beq.n	8002066 <CO_process_SYNC_RPDO+0x2a>
 8002060:	2b02      	cmp	r3, #2
 8002062:	d003      	beq.n	800206c <CO_process_SYNC_RPDO+0x30>
 8002064:	e008      	b.n	8002078 <CO_process_SYNC_RPDO+0x3c>
        case 1:     //immediately after the SYNC message
            syncWas = true;
 8002066:	2301      	movs	r3, #1
 8002068:	737b      	strb	r3, [r7, #13]
            break;
 800206a:	e005      	b.n	8002078 <CO_process_SYNC_RPDO+0x3c>
        case 2:     //outside SYNC window
            CO_CANclearPendingSyncPDOs(CO->CANmodule[0]);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4618      	mov	r0, r3
 8002072:	f006 f93d 	bl	80082f0 <CO_CANclearPendingSyncPDOs>
            break;
 8002076:	bf00      	nop
    }

    for(i=0; i<CO_NO_RPDO; i++){
 8002078:	2300      	movs	r3, #0
 800207a:	81fb      	strh	r3, [r7, #14]
 800207c:	e010      	b.n	80020a0 <CO_process_SYNC_RPDO+0x64>
        CO_RPDO_process(CO->RPDO[i], syncWas);
 800207e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	3206      	adds	r2, #6
 8002086:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800208a:	7b7a      	ldrb	r2, [r7, #13]
 800208c:	4611      	mov	r1, r2
 800208e:	4618      	mov	r0, r3
 8002090:	f003 fc4b 	bl	800592a <CO_RPDO_process>
    for(i=0; i<CO_NO_RPDO; i++){
 8002094:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002098:	b29b      	uxth	r3, r3
 800209a:	3301      	adds	r3, #1
 800209c:	b29b      	uxth	r3, r3
 800209e:	81fb      	strh	r3, [r7, #14]
 80020a0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80020a4:	2b03      	cmp	r3, #3
 80020a6:	ddea      	ble.n	800207e <CO_process_SYNC_RPDO+0x42>
    }

    return syncWas;
 80020a8:	7b7b      	ldrb	r3, [r7, #13]
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3710      	adds	r7, #16
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	200001b4 	.word	0x200001b4

080020b8 <CO_process_TPDO>:
/******************************************************************************/
void CO_process_TPDO(
        CO_t                   *CO,
        bool_t                  syncWas,
        uint32_t                timeDifference_us)
{
 80020b8:	b590      	push	{r4, r7, lr}
 80020ba:	b087      	sub	sp, #28
 80020bc:	af00      	add	r7, sp, #0
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	460b      	mov	r3, r1
 80020c2:	607a      	str	r2, [r7, #4]
 80020c4:	72fb      	strb	r3, [r7, #11]
    int16_t i;

    /* Verify PDO Change Of State and process PDOs */
    for(i=0; i<CO_NO_TPDO; i++){
 80020c6:	2300      	movs	r3, #0
 80020c8:	82fb      	strh	r3, [r7, #22]
 80020ca:	e02b      	b.n	8002124 <CO_process_TPDO+0x6c>
        if(!CO->TPDO[i]->sendRequest) CO->TPDO[i]->sendRequest = CO_TPDOisCOS(CO->TPDO[i]);
 80020cc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	320a      	adds	r2, #10
 80020d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020d8:	7edb      	ldrb	r3, [r3, #27]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d110      	bne.n	8002100 <CO_process_TPDO+0x48>
 80020de:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	320a      	adds	r2, #10
 80020e6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80020ea:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	320a      	adds	r2, #10
 80020f2:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 80020f6:	4608      	mov	r0, r1
 80020f8:	f003 fb02 	bl	8005700 <CO_TPDOisCOS>
 80020fc:	4603      	mov	r3, r0
 80020fe:	76e3      	strb	r3, [r4, #27]
        CO_TPDO_process(CO->TPDO[i], CO->SYNC, syncWas, timeDifference_us);
 8002100:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	320a      	adds	r2, #10
 8002108:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	6959      	ldr	r1, [r3, #20]
 8002110:	7afa      	ldrb	r2, [r7, #11]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	f003 fc6c 	bl	80059f0 <CO_TPDO_process>
    for(i=0; i<CO_NO_TPDO; i++){
 8002118:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800211c:	b29b      	uxth	r3, r3
 800211e:	3301      	adds	r3, #1
 8002120:	b29b      	uxth	r3, r3
 8002122:	82fb      	strh	r3, [r7, #22]
 8002124:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002128:	2b03      	cmp	r3, #3
 800212a:	ddcf      	ble.n	80020cc <CO_process_TPDO+0x14>
    }
}
 800212c:	bf00      	nop
 800212e:	bf00      	nop
 8002130:	371c      	adds	r7, #28
 8002132:	46bd      	mov	sp, r7
 8002134:	bd90      	pop	{r4, r7, pc}
	...

08002138 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800213e:	4b10      	ldr	r3, [pc, #64]	; (8002180 <MX_DMA_Init+0x48>)
 8002140:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002142:	4a0f      	ldr	r2, [pc, #60]	; (8002180 <MX_DMA_Init+0x48>)
 8002144:	f043 0301 	orr.w	r3, r3, #1
 8002148:	6493      	str	r3, [r2, #72]	; 0x48
 800214a:	4b0d      	ldr	r3, [pc, #52]	; (8002180 <MX_DMA_Init+0x48>)
 800214c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800214e:	f003 0301 	and.w	r3, r3, #1
 8002152:	607b      	str	r3, [r7, #4]
 8002154:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8002156:	2200      	movs	r2, #0
 8002158:	2105      	movs	r1, #5
 800215a:	2010      	movs	r0, #16
 800215c:	f008 fa68 	bl	800a630 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8002160:	2010      	movs	r0, #16
 8002162:	f008 fa81 	bl	800a668 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8002166:	2200      	movs	r2, #0
 8002168:	2105      	movs	r1, #5
 800216a:	2011      	movs	r0, #17
 800216c:	f008 fa60 	bl	800a630 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8002170:	2011      	movs	r0, #17
 8002172:	f008 fa79 	bl	800a668 <HAL_NVIC_EnableIRQ>

}
 8002176:	bf00      	nop
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	40021000 	.word	0x40021000

08002184 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002188:	4a0c      	ldr	r2, [pc, #48]	; (80021bc <MX_FREERTOS_Init+0x38>)
 800218a:	2100      	movs	r1, #0
 800218c:	480c      	ldr	r0, [pc, #48]	; (80021c0 <MX_FREERTOS_Init+0x3c>)
 800218e:	f00c ff61 	bl	800f054 <osThreadNew>
 8002192:	4603      	mov	r3, r0
 8002194:	4a0b      	ldr	r2, [pc, #44]	; (80021c4 <MX_FREERTOS_Init+0x40>)
 8002196:	6013      	str	r3, [r2, #0]

  /* creation of readTempTask */
  readTempTaskHandle = osThreadNew(StartReadTempTask, NULL, &readTempTask_attributes);
 8002198:	4a0b      	ldr	r2, [pc, #44]	; (80021c8 <MX_FREERTOS_Init+0x44>)
 800219a:	2100      	movs	r1, #0
 800219c:	480b      	ldr	r0, [pc, #44]	; (80021cc <MX_FREERTOS_Init+0x48>)
 800219e:	f00c ff59 	bl	800f054 <osThreadNew>
 80021a2:	4603      	mov	r3, r0
 80021a4:	4a0a      	ldr	r2, [pc, #40]	; (80021d0 <MX_FREERTOS_Init+0x4c>)
 80021a6:	6013      	str	r3, [r2, #0]

  /* creation of readLightTask */
  readLightTaskHandle = osThreadNew(StartReadLightTask, NULL, &readLightTask_attributes);
 80021a8:	4a0a      	ldr	r2, [pc, #40]	; (80021d4 <MX_FREERTOS_Init+0x50>)
 80021aa:	2100      	movs	r1, #0
 80021ac:	480a      	ldr	r0, [pc, #40]	; (80021d8 <MX_FREERTOS_Init+0x54>)
 80021ae:	f00c ff51 	bl	800f054 <osThreadNew>
 80021b2:	4603      	mov	r3, r0
 80021b4:	4a09      	ldr	r2, [pc, #36]	; (80021dc <MX_FREERTOS_Init+0x58>)
 80021b6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80021b8:	bf00      	nop
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	080149d4 	.word	0x080149d4
 80021c0:	080021e1 	.word	0x080021e1
 80021c4:	20008b7c 	.word	0x20008b7c
 80021c8:	080149f8 	.word	0x080149f8
 80021cc:	080021ef 	.word	0x080021ef
 80021d0:	20008b80 	.word	0x20008b80
 80021d4:	08014a1c 	.word	0x08014a1c
 80021d8:	080021f9 	.word	0x080021f9
 80021dc:	20008b84 	.word	0x20008b84

080021e0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	  //spectro();
	  programStart();
 80021e8:	f7ff f8d6 	bl	8001398 <programStart>
  {
 80021ec:	e7fc      	b.n	80021e8 <StartDefaultTask+0x8>

080021ee <StartReadTempTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadTempTask */
void StartReadTempTask(void *argument)
{
 80021ee:	b480      	push	{r7}
 80021f0:	b083      	sub	sp, #12
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadTempTask */
  /* Infinite loop */
  for(;;)
 80021f6:	e7fe      	b.n	80021f6 <StartReadTempTask+0x8>

080021f8 <StartReadLightTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadLightTask */
void StartReadLightTask(void *argument)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadLightTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002200:	2001      	movs	r0, #1
 8002202:	f00c ffb9 	bl	800f178 <osDelay>
 8002206:	e7fb      	b.n	8002200 <StartReadLightTask+0x8>

08002208 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002208:	b480      	push	{r7}
 800220a:	b085      	sub	sp, #20
 800220c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800220e:	4b15      	ldr	r3, [pc, #84]	; (8002264 <MX_GPIO_Init+0x5c>)
 8002210:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002212:	4a14      	ldr	r2, [pc, #80]	; (8002264 <MX_GPIO_Init+0x5c>)
 8002214:	f043 0304 	orr.w	r3, r3, #4
 8002218:	64d3      	str	r3, [r2, #76]	; 0x4c
 800221a:	4b12      	ldr	r3, [pc, #72]	; (8002264 <MX_GPIO_Init+0x5c>)
 800221c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800221e:	f003 0304 	and.w	r3, r3, #4
 8002222:	60fb      	str	r3, [r7, #12]
 8002224:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002226:	4b0f      	ldr	r3, [pc, #60]	; (8002264 <MX_GPIO_Init+0x5c>)
 8002228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800222a:	4a0e      	ldr	r2, [pc, #56]	; (8002264 <MX_GPIO_Init+0x5c>)
 800222c:	f043 0301 	orr.w	r3, r3, #1
 8002230:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002232:	4b0c      	ldr	r3, [pc, #48]	; (8002264 <MX_GPIO_Init+0x5c>)
 8002234:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002236:	f003 0301 	and.w	r3, r3, #1
 800223a:	60bb      	str	r3, [r7, #8]
 800223c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800223e:	4b09      	ldr	r3, [pc, #36]	; (8002264 <MX_GPIO_Init+0x5c>)
 8002240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002242:	4a08      	ldr	r2, [pc, #32]	; (8002264 <MX_GPIO_Init+0x5c>)
 8002244:	f043 0302 	orr.w	r3, r3, #2
 8002248:	64d3      	str	r3, [r2, #76]	; 0x4c
 800224a:	4b06      	ldr	r3, [pc, #24]	; (8002264 <MX_GPIO_Init+0x5c>)
 800224c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800224e:	f003 0302 	and.w	r3, r3, #2
 8002252:	607b      	str	r3, [r7, #4]
 8002254:	687b      	ldr	r3, [r7, #4]

}
 8002256:	bf00      	nop
 8002258:	3714      	adds	r7, #20
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	40021000 	.word	0x40021000

08002268 <I2C_ClearBusyFlagErratum>:

/* USER CODE BEGIN 0 */


void I2C_ClearBusyFlagErratum(I2C_Module* i2c)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b088      	sub	sp, #32
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStructure;

  // 1. Clear PE bit.
  i2c->instance.Instance->CR1 &= ~(0x0001);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f022 0201 	bic.w	r2, r2, #1
 800227e:	601a      	str	r2, [r3, #0]

  //  2. Configure the SCL and SDA I/Os as General Purpose Output Open-Drain, High level (Write 1 to GPIOx_ODR).
  GPIO_InitStructure.Mode         = GPIO_MODE_OUTPUT_OD;
 8002280:	2311      	movs	r3, #17
 8002282:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Alternate    = GPIO_AF4_I2C1;
 8002284:	2304      	movs	r3, #4
 8002286:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Pull         = GPIO_PULLUP;
 8002288:	2301      	movs	r3, #1
 800228a:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed        = GPIO_SPEED_FREQ_HIGH;
 800228c:	2302      	movs	r3, #2
 800228e:	61bb      	str	r3, [r7, #24]

  GPIO_InitStructure.Pin          = i2c->sclPin;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002296:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(i2c->sclPort, &GPIO_InitStructure);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800229c:	f107 020c 	add.w	r2, r7, #12
 80022a0:	4611      	mov	r1, r2
 80022a2:	4618      	mov	r0, r3
 80022a4:	f008 fbb2 	bl	800aa0c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(i2c->sclPort, i2c->sclPin, GPIO_PIN_SET);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80022b2:	2201      	movs	r2, #1
 80022b4:	4619      	mov	r1, r3
 80022b6:	f008 fdf5 	bl	800aea4 <HAL_GPIO_WritePin>

  GPIO_InitStructure.Pin          = i2c->sdaPin;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 80022c0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(i2c->sdaPort, &GPIO_InitStructure);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022c6:	f107 020c 	add.w	r2, r7, #12
 80022ca:	4611      	mov	r1, r2
 80022cc:	4618      	mov	r0, r3
 80022ce:	f008 fb9d 	bl	800aa0c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(i2c->sdaPort, i2c->sdaPin, GPIO_PIN_SET);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 80022dc:	2201      	movs	r2, #1
 80022de:	4619      	mov	r1, r3
 80022e0:	f008 fde0 	bl	800aea4 <HAL_GPIO_WritePin>

  // 3. Check SCL and SDA High level in GPIOx_IDR.
  while (GPIO_PIN_SET != HAL_GPIO_ReadPin(i2c->sclPort, i2c->sclPin))
 80022e4:	e000      	b.n	80022e8 <I2C_ClearBusyFlagErratum+0x80>
  {
    asm("nop");
 80022e6:	bf00      	nop
  while (GPIO_PIN_SET != HAL_GPIO_ReadPin(i2c->sclPort, i2c->sclPin))
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80022f2:	4619      	mov	r1, r3
 80022f4:	4610      	mov	r0, r2
 80022f6:	f008 fdbd 	bl	800ae74 <HAL_GPIO_ReadPin>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d1f2      	bne.n	80022e6 <I2C_ClearBusyFlagErratum+0x7e>
  }

  while (GPIO_PIN_SET != HAL_GPIO_ReadPin(i2c->sdaPort, i2c->sdaPin))
 8002300:	e000      	b.n	8002304 <I2C_ClearBusyFlagErratum+0x9c>
  {
    asm("nop");
 8002302:	bf00      	nop
  while (GPIO_PIN_SET != HAL_GPIO_ReadPin(i2c->sdaPort, i2c->sdaPin))
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 800230e:	4619      	mov	r1, r3
 8002310:	4610      	mov	r0, r2
 8002312:	f008 fdaf 	bl	800ae74 <HAL_GPIO_ReadPin>
 8002316:	4603      	mov	r3, r0
 8002318:	2b01      	cmp	r3, #1
 800231a:	d1f2      	bne.n	8002302 <I2C_ClearBusyFlagErratum+0x9a>
  }

  // 4. Configure the SDA I/O as General Purpose Output Open-Drain, Low level (Write 0 to GPIOx_ODR).
  HAL_GPIO_WritePin(i2c->sdaPort, i2c->sdaPin, GPIO_PIN_RESET);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 8002326:	2200      	movs	r2, #0
 8002328:	4619      	mov	r1, r3
 800232a:	f008 fdbb 	bl	800aea4 <HAL_GPIO_WritePin>

  //  5. Check SDA Low level in GPIOx_IDR.
  while (GPIO_PIN_RESET != HAL_GPIO_ReadPin(i2c->sdaPort, i2c->sdaPin))
 800232e:	e000      	b.n	8002332 <I2C_ClearBusyFlagErratum+0xca>
  {
    asm("nop");
 8002330:	bf00      	nop
  while (GPIO_PIN_RESET != HAL_GPIO_ReadPin(i2c->sdaPort, i2c->sdaPin))
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 800233c:	4619      	mov	r1, r3
 800233e:	4610      	mov	r0, r2
 8002340:	f008 fd98 	bl	800ae74 <HAL_GPIO_ReadPin>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d1f2      	bne.n	8002330 <I2C_ClearBusyFlagErratum+0xc8>
  }

  // 6. Configure the SCL I/O as General Purpose Output Open-Drain, Low level (Write 0 to GPIOx_ODR).
  HAL_GPIO_WritePin(i2c->sclPort, i2c->sclPin, GPIO_PIN_RESET);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002354:	2200      	movs	r2, #0
 8002356:	4619      	mov	r1, r3
 8002358:	f008 fda4 	bl	800aea4 <HAL_GPIO_WritePin>

  //  7. Check SCL Low level in GPIOx_IDR.
  while (GPIO_PIN_RESET != HAL_GPIO_ReadPin(i2c->sclPort, i2c->sclPin))
 800235c:	e000      	b.n	8002360 <I2C_ClearBusyFlagErratum+0xf8>
  {
    asm("nop");
 800235e:	bf00      	nop
  while (GPIO_PIN_RESET != HAL_GPIO_ReadPin(i2c->sclPort, i2c->sclPin))
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800236a:	4619      	mov	r1, r3
 800236c:	4610      	mov	r0, r2
 800236e:	f008 fd81 	bl	800ae74 <HAL_GPIO_ReadPin>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d1f2      	bne.n	800235e <I2C_ClearBusyFlagErratum+0xf6>
  }

  // 8. Configure the SCL I/O as General Purpose Output Open-Drain, High level (Write 1 to GPIOx_ODR).
  HAL_GPIO_WritePin(i2c->sclPort, i2c->sclPin, GPIO_PIN_SET);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002382:	2201      	movs	r2, #1
 8002384:	4619      	mov	r1, r3
 8002386:	f008 fd8d 	bl	800aea4 <HAL_GPIO_WritePin>

  // 9. Check SCL High level in GPIOx_IDR.
  while (GPIO_PIN_SET != HAL_GPIO_ReadPin(i2c->sclPort, i2c->sclPin))
 800238a:	e000      	b.n	800238e <I2C_ClearBusyFlagErratum+0x126>
  {
    asm("nop");
 800238c:	bf00      	nop
  while (GPIO_PIN_SET != HAL_GPIO_ReadPin(i2c->sclPort, i2c->sclPin))
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002398:	4619      	mov	r1, r3
 800239a:	4610      	mov	r0, r2
 800239c:	f008 fd6a 	bl	800ae74 <HAL_GPIO_ReadPin>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d1f2      	bne.n	800238c <I2C_ClearBusyFlagErratum+0x124>
  }

  // 10. Configure the SDA I/O as General Purpose Output Open-Drain , High level (Write 1 to GPIOx_ODR).
  HAL_GPIO_WritePin(i2c->sdaPort, i2c->sdaPin, GPIO_PIN_SET);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 80023b0:	2201      	movs	r2, #1
 80023b2:	4619      	mov	r1, r3
 80023b4:	f008 fd76 	bl	800aea4 <HAL_GPIO_WritePin>

  // 11. Check SDA High level in GPIOx_IDR.
  while (GPIO_PIN_SET != HAL_GPIO_ReadPin(i2c->sdaPort, i2c->sdaPin))
 80023b8:	e000      	b.n	80023bc <I2C_ClearBusyFlagErratum+0x154>
  {
    asm("nop");
 80023ba:	bf00      	nop
  while (GPIO_PIN_SET != HAL_GPIO_ReadPin(i2c->sdaPort, i2c->sdaPin))
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 80023c6:	4619      	mov	r1, r3
 80023c8:	4610      	mov	r0, r2
 80023ca:	f008 fd53 	bl	800ae74 <HAL_GPIO_ReadPin>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d1f2      	bne.n	80023ba <I2C_ClearBusyFlagErratum+0x152>
  }

  // 12. Configure the SCL and SDA I/Os as Alternate function Open-Drain.
  GPIO_InitStructure.Mode         = GPIO_MODE_AF_OD;
 80023d4:	2312      	movs	r3, #18
 80023d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Alternate    = GPIO_AF4_I2C1;
 80023d8:	2304      	movs	r3, #4
 80023da:	61fb      	str	r3, [r7, #28]

  GPIO_InitStructure.Pin          = i2c->sclPin;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80023e2:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(i2c->sclPort, &GPIO_InitStructure);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023e8:	f107 020c 	add.w	r2, r7, #12
 80023ec:	4611      	mov	r1, r2
 80023ee:	4618      	mov	r0, r3
 80023f0:	f008 fb0c 	bl	800aa0c <HAL_GPIO_Init>

  GPIO_InitStructure.Pin          = i2c->sdaPin;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 80023fa:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(i2c->sdaPort, &GPIO_InitStructure);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002400:	f107 020c 	add.w	r2, r7, #12
 8002404:	4611      	mov	r1, r2
 8002406:	4618      	mov	r0, r3
 8002408:	f008 fb00 	bl	800aa0c <HAL_GPIO_Init>

  // 13. Set SWRST bit in I2Cx_CR1 register.
  i2c->instance.Instance->CR1 |= 0x8000;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800241a:	601a      	str	r2, [r3, #0]

  asm("nop");
 800241c:	bf00      	nop

  // 14. Clear SWRST bit in I2Cx_CR1 register.
  i2c->instance.Instance->CR1 &= ~0x8000;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800242c:	601a      	str	r2, [r3, #0]

  asm("nop");
 800242e:	bf00      	nop

  // 15. Enable the I2C peripheral by setting the PE bit in I2Cx_CR1 register
  i2c->instance.Instance->CR1 |= 0x0001;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f042 0201 	orr.w	r2, r2, #1
 800243e:	601a      	str	r2, [r3, #0]

  // Call initialization function.
  HAL_I2C_Init(&(i2c->instance));
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	4618      	mov	r0, r3
 8002444:	f008 fd46 	bl	800aed4 <HAL_I2C_Init>
}
 8002448:	bf00      	nop
 800244a:	3720      	adds	r7, #32
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}

08002450 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002454:	4b1b      	ldr	r3, [pc, #108]	; (80024c4 <MX_I2C1_Init+0x74>)
 8002456:	4a1c      	ldr	r2, [pc, #112]	; (80024c8 <MX_I2C1_Init+0x78>)
 8002458:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000000;
 800245a:	4b1a      	ldr	r3, [pc, #104]	; (80024c4 <MX_I2C1_Init+0x74>)
 800245c:	2200      	movs	r2, #0
 800245e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002460:	4b18      	ldr	r3, [pc, #96]	; (80024c4 <MX_I2C1_Init+0x74>)
 8002462:	2200      	movs	r2, #0
 8002464:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002466:	4b17      	ldr	r3, [pc, #92]	; (80024c4 <MX_I2C1_Init+0x74>)
 8002468:	2201      	movs	r2, #1
 800246a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800246c:	4b15      	ldr	r3, [pc, #84]	; (80024c4 <MX_I2C1_Init+0x74>)
 800246e:	2200      	movs	r2, #0
 8002470:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002472:	4b14      	ldr	r3, [pc, #80]	; (80024c4 <MX_I2C1_Init+0x74>)
 8002474:	2200      	movs	r2, #0
 8002476:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002478:	4b12      	ldr	r3, [pc, #72]	; (80024c4 <MX_I2C1_Init+0x74>)
 800247a:	2200      	movs	r2, #0
 800247c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800247e:	4b11      	ldr	r3, [pc, #68]	; (80024c4 <MX_I2C1_Init+0x74>)
 8002480:	2200      	movs	r2, #0
 8002482:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002484:	4b0f      	ldr	r3, [pc, #60]	; (80024c4 <MX_I2C1_Init+0x74>)
 8002486:	2200      	movs	r2, #0
 8002488:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800248a:	480e      	ldr	r0, [pc, #56]	; (80024c4 <MX_I2C1_Init+0x74>)
 800248c:	f008 fd22 	bl	800aed4 <HAL_I2C_Init>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002496:	f000 f935 	bl	8002704 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800249a:	2100      	movs	r1, #0
 800249c:	4809      	ldr	r0, [pc, #36]	; (80024c4 <MX_I2C1_Init+0x74>)
 800249e:	f009 ffef 	bl	800c480 <HAL_I2CEx_ConfigAnalogFilter>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80024a8:	f000 f92c 	bl	8002704 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80024ac:	2100      	movs	r1, #0
 80024ae:	4805      	ldr	r0, [pc, #20]	; (80024c4 <MX_I2C1_Init+0x74>)
 80024b0:	f00a f831 	bl	800c516 <HAL_I2CEx_ConfigDigitalFilter>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d001      	beq.n	80024be <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80024ba:	f000 f923 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80024be:	bf00      	nop
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	20008b88 	.word	0x20008b88
 80024c8:	40005400 	.word	0x40005400

080024cc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b08a      	sub	sp, #40	; 0x28
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024d4:	f107 0314 	add.w	r3, r7, #20
 80024d8:	2200      	movs	r2, #0
 80024da:	601a      	str	r2, [r3, #0]
 80024dc:	605a      	str	r2, [r3, #4]
 80024de:	609a      	str	r2, [r3, #8]
 80024e0:	60da      	str	r2, [r3, #12]
 80024e2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a1f      	ldr	r2, [pc, #124]	; (8002568 <HAL_I2C_MspInit+0x9c>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d137      	bne.n	800255e <HAL_I2C_MspInit+0x92>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ee:	4b1f      	ldr	r3, [pc, #124]	; (800256c <HAL_I2C_MspInit+0xa0>)
 80024f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024f2:	4a1e      	ldr	r2, [pc, #120]	; (800256c <HAL_I2C_MspInit+0xa0>)
 80024f4:	f043 0302 	orr.w	r3, r3, #2
 80024f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024fa:	4b1c      	ldr	r3, [pc, #112]	; (800256c <HAL_I2C_MspInit+0xa0>)
 80024fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024fe:	f003 0302 	and.w	r3, r3, #2
 8002502:	613b      	str	r3, [r7, #16]
 8002504:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002506:	23c0      	movs	r3, #192	; 0xc0
 8002508:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800250a:	2312      	movs	r3, #18
 800250c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800250e:	2301      	movs	r3, #1
 8002510:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002512:	2303      	movs	r3, #3
 8002514:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002516:	2304      	movs	r3, #4
 8002518:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800251a:	f107 0314 	add.w	r3, r7, #20
 800251e:	4619      	mov	r1, r3
 8002520:	4813      	ldr	r0, [pc, #76]	; (8002570 <HAL_I2C_MspInit+0xa4>)
 8002522:	f008 fa73 	bl	800aa0c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002526:	4b11      	ldr	r3, [pc, #68]	; (800256c <HAL_I2C_MspInit+0xa0>)
 8002528:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800252a:	4a10      	ldr	r2, [pc, #64]	; (800256c <HAL_I2C_MspInit+0xa0>)
 800252c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002530:	6593      	str	r3, [r2, #88]	; 0x58
 8002532:	4b0e      	ldr	r3, [pc, #56]	; (800256c <HAL_I2C_MspInit+0xa0>)
 8002534:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002536:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800253a:	60fb      	str	r3, [r7, #12]
 800253c:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 800253e:	2200      	movs	r2, #0
 8002540:	2105      	movs	r1, #5
 8002542:	201f      	movs	r0, #31
 8002544:	f008 f874 	bl	800a630 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002548:	201f      	movs	r0, #31
 800254a:	f008 f88d 	bl	800a668 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 800254e:	2200      	movs	r2, #0
 8002550:	2105      	movs	r1, #5
 8002552:	2020      	movs	r0, #32
 8002554:	f008 f86c 	bl	800a630 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002558:	2020      	movs	r0, #32
 800255a:	f008 f885 	bl	800a668 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800255e:	bf00      	nop
 8002560:	3728      	adds	r7, #40	; 0x28
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	40005400 	.word	0x40005400
 800256c:	40021000 	.word	0x40021000
 8002570:	48000400 	.word	0x48000400

08002574 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002578:	f006 f9ab 	bl	80088d2 <HAL_Init>
  //uint8_t I2C_address = 0x80;
  //pca9685_init(&hi2c3, I2C_address);
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800257c:	f000 f818 	bl	80025b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002580:	f7ff fe42 	bl	8002208 <MX_GPIO_Init>
  MX_DMA_Init();
 8002584:	f7ff fdd8 	bl	8002138 <MX_DMA_Init>
  MX_I2C1_Init();
 8002588:	f7ff ff62 	bl	8002450 <MX_I2C1_Init>
  MX_CAN1_Init();
 800258c:	f7fe ffc6 	bl	800151c <MX_CAN1_Init>
  MX_TIM1_Init();
 8002590:	f000 fa90 	bl	8002ab4 <MX_TIM1_Init>
  MX_ADC1_Init();
 8002594:	f7fe fca4 	bl	8000ee0 <MX_ADC1_Init>
  MX_TIM15_Init();
 8002598:	f000 fb34 	bl	8002c04 <MX_TIM15_Init>
  MX_USART2_UART_Init();
 800259c:	f000 fc46 	bl	8002e2c <MX_USART2_UART_Init>
*/

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80025a0:	f00c fd0e 	bl	800efc0 <osKernelInitialize>
  MX_FREERTOS_Init();
 80025a4:	f7ff fdee 	bl	8002184 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80025a8:	f00c fd2e 	bl	800f008 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80025ac:	e7fe      	b.n	80025ac <main+0x38>
	...

080025b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b0ac      	sub	sp, #176	; 0xb0
 80025b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80025b6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80025ba:	2244      	movs	r2, #68	; 0x44
 80025bc:	2100      	movs	r1, #0
 80025be:	4618      	mov	r0, r3
 80025c0:	f00f f9a4 	bl	801190c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80025c4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80025c8:	2200      	movs	r2, #0
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	605a      	str	r2, [r3, #4]
 80025ce:	609a      	str	r2, [r3, #8]
 80025d0:	60da      	str	r2, [r3, #12]
 80025d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025d4:	1d3b      	adds	r3, r7, #4
 80025d6:	2254      	movs	r2, #84	; 0x54
 80025d8:	2100      	movs	r1, #0
 80025da:	4618      	mov	r0, r3
 80025dc:	f00f f996 	bl	801190c <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80025e0:	f009 ffe6 	bl	800c5b0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80025e4:	4b3d      	ldr	r3, [pc, #244]	; (80026dc <SystemClock_Config+0x12c>)
 80025e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025ea:	4a3c      	ldr	r2, [pc, #240]	; (80026dc <SystemClock_Config+0x12c>)
 80025ec:	f023 0318 	bic.w	r3, r3, #24
 80025f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80025f4:	2314      	movs	r3, #20
 80025f6:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80025f8:	2301      	movs	r3, #1
 80025fa:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80025fc:	2301      	movs	r3, #1
 80025fe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002602:	2300      	movs	r3, #0
 8002604:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_9;
 8002608:	2390      	movs	r3, #144	; 0x90
 800260a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800260e:	2302      	movs	r3, #2
 8002610:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002614:	2301      	movs	r3, #1
 8002616:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 5;
 800261a:	2305      	movs	r3, #5
 800261c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 16;
 8002620:	2310      	movs	r3, #16
 8002622:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002626:	2307      	movs	r3, #7
 8002628:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800262c:	2302      	movs	r3, #2
 800262e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
 8002632:	2306      	movs	r3, #6
 8002634:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002638:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800263c:	4618      	mov	r0, r3
 800263e:	f00a f82b 	bl	800c698 <HAL_RCC_OscConfig>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d001      	beq.n	800264c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002648:	f000 f85c 	bl	8002704 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800264c:	230f      	movs	r3, #15
 800264e:	65bb      	str	r3, [r7, #88]	; 0x58
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002650:	2303      	movs	r3, #3
 8002652:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 8002654:	23a0      	movs	r3, #160	; 0xa0
 8002656:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8002658:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800265c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800265e:	2300      	movs	r3, #0
 8002660:	66bb      	str	r3, [r7, #104]	; 0x68

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002662:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002666:	2100      	movs	r1, #0
 8002668:	4618      	mov	r0, r3
 800266a:	f00a fc35 	bl	800ced8 <HAL_RCC_ClockConfig>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d001      	beq.n	8002678 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8002674:	f000 f846 	bl	8002704 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8002678:	f244 0342 	movw	r3, #16450	; 0x4042
 800267c:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 800267e:	2304      	movs	r3, #4
 8002680:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002682:	2300      	movs	r3, #0
 8002684:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002686:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800268a:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800268c:	2301      	movs	r3, #1
 800268e:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 5;
 8002690:	2305      	movs	r3, #5
 8002692:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 14;
 8002694:	230e      	movs	r3, #14
 8002696:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8002698:	2307      	movs	r3, #7
 800269a:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800269c:	2302      	movs	r3, #2
 800269e:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80026a0:	2302      	movs	r3, #2
 80026a2:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80026a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026a8:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026aa:	1d3b      	adds	r3, r7, #4
 80026ac:	4618      	mov	r0, r3
 80026ae:	f00a fe49 	bl	800d344 <HAL_RCCEx_PeriphCLKConfig>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d001      	beq.n	80026bc <SystemClock_Config+0x10c>
  {
    Error_Handler();
 80026b8:	f000 f824 	bl	8002704 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80026bc:	f44f 7000 	mov.w	r0, #512	; 0x200
 80026c0:	f009 ff94 	bl	800c5ec <HAL_PWREx_ControlVoltageScaling>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d001      	beq.n	80026ce <SystemClock_Config+0x11e>
  {
    Error_Handler();
 80026ca:	f000 f81b 	bl	8002704 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80026ce:	f00b f82d 	bl	800d72c <HAL_RCCEx_EnableMSIPLLMode>
}
 80026d2:	bf00      	nop
 80026d4:	37b0      	adds	r7, #176	; 0xb0
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	40021000 	.word	0x40021000

080026e0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a04      	ldr	r2, [pc, #16]	; (8002700 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d101      	bne.n	80026f6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80026f2:	f006 f907 	bl	8008904 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80026f6:	bf00      	nop
 80026f8:	3708      	adds	r7, #8
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	40001000 	.word	0x40001000

08002704 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  //__disable_irq();
  while (1)
 8002708:	e7fe      	b.n	8002708 <Error_Handler+0x4>
	...

0800270c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002712:	4b11      	ldr	r3, [pc, #68]	; (8002758 <HAL_MspInit+0x4c>)
 8002714:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002716:	4a10      	ldr	r2, [pc, #64]	; (8002758 <HAL_MspInit+0x4c>)
 8002718:	f043 0301 	orr.w	r3, r3, #1
 800271c:	6613      	str	r3, [r2, #96]	; 0x60
 800271e:	4b0e      	ldr	r3, [pc, #56]	; (8002758 <HAL_MspInit+0x4c>)
 8002720:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	607b      	str	r3, [r7, #4]
 8002728:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800272a:	4b0b      	ldr	r3, [pc, #44]	; (8002758 <HAL_MspInit+0x4c>)
 800272c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800272e:	4a0a      	ldr	r2, [pc, #40]	; (8002758 <HAL_MspInit+0x4c>)
 8002730:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002734:	6593      	str	r3, [r2, #88]	; 0x58
 8002736:	4b08      	ldr	r3, [pc, #32]	; (8002758 <HAL_MspInit+0x4c>)
 8002738:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800273a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800273e:	603b      	str	r3, [r7, #0]
 8002740:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002742:	2200      	movs	r2, #0
 8002744:	210f      	movs	r1, #15
 8002746:	f06f 0001 	mvn.w	r0, #1
 800274a:	f007 ff71 	bl	800a630 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800274e:	bf00      	nop
 8002750:	3708      	adds	r7, #8
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	40021000 	.word	0x40021000

0800275c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b08c      	sub	sp, #48	; 0x30
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002764:	2300      	movs	r3, #0
 8002766:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002768:	2300      	movs	r3, #0
 800276a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800276c:	2200      	movs	r2, #0
 800276e:	6879      	ldr	r1, [r7, #4]
 8002770:	2036      	movs	r0, #54	; 0x36
 8002772:	f007 ff5d 	bl	800a630 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002776:	2036      	movs	r0, #54	; 0x36
 8002778:	f007 ff76 	bl	800a668 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800277c:	4b1f      	ldr	r3, [pc, #124]	; (80027fc <HAL_InitTick+0xa0>)
 800277e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002780:	4a1e      	ldr	r2, [pc, #120]	; (80027fc <HAL_InitTick+0xa0>)
 8002782:	f043 0310 	orr.w	r3, r3, #16
 8002786:	6593      	str	r3, [r2, #88]	; 0x58
 8002788:	4b1c      	ldr	r3, [pc, #112]	; (80027fc <HAL_InitTick+0xa0>)
 800278a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800278c:	f003 0310 	and.w	r3, r3, #16
 8002790:	60fb      	str	r3, [r7, #12]
 8002792:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002794:	f107 0210 	add.w	r2, r7, #16
 8002798:	f107 0314 	add.w	r3, r7, #20
 800279c:	4611      	mov	r1, r2
 800279e:	4618      	mov	r0, r3
 80027a0:	f00a fd3e 	bl	800d220 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80027a4:	f00a fd10 	bl	800d1c8 <HAL_RCC_GetPCLK1Freq>
 80027a8:	4603      	mov	r3, r0
 80027aa:	005b      	lsls	r3, r3, #1
 80027ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80027ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027b0:	4a13      	ldr	r2, [pc, #76]	; (8002800 <HAL_InitTick+0xa4>)
 80027b2:	fba2 2303 	umull	r2, r3, r2, r3
 80027b6:	0c9b      	lsrs	r3, r3, #18
 80027b8:	3b01      	subs	r3, #1
 80027ba:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80027bc:	4b11      	ldr	r3, [pc, #68]	; (8002804 <HAL_InitTick+0xa8>)
 80027be:	4a12      	ldr	r2, [pc, #72]	; (8002808 <HAL_InitTick+0xac>)
 80027c0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80027c2:	4b10      	ldr	r3, [pc, #64]	; (8002804 <HAL_InitTick+0xa8>)
 80027c4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80027c8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80027ca:	4a0e      	ldr	r2, [pc, #56]	; (8002804 <HAL_InitTick+0xa8>)
 80027cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027ce:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80027d0:	4b0c      	ldr	r3, [pc, #48]	; (8002804 <HAL_InitTick+0xa8>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027d6:	4b0b      	ldr	r3, [pc, #44]	; (8002804 <HAL_InitTick+0xa8>)
 80027d8:	2200      	movs	r2, #0
 80027da:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80027dc:	4809      	ldr	r0, [pc, #36]	; (8002804 <HAL_InitTick+0xa8>)
 80027de:	f00b f8a7 	bl	800d930 <HAL_TIM_Base_Init>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d104      	bne.n	80027f2 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80027e8:	4806      	ldr	r0, [pc, #24]	; (8002804 <HAL_InitTick+0xa8>)
 80027ea:	f00b f903 	bl	800d9f4 <HAL_TIM_Base_Start_IT>
 80027ee:	4603      	mov	r3, r0
 80027f0:	e000      	b.n	80027f4 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3730      	adds	r7, #48	; 0x30
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	40021000 	.word	0x40021000
 8002800:	431bde83 	.word	0x431bde83
 8002804:	20008bd4 	.word	0x20008bd4
 8002808:	40001000 	.word	0x40001000

0800280c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800280c:	b480      	push	{r7}
 800280e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002810:	e7fe      	b.n	8002810 <NMI_Handler+0x4>

08002812 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002812:	b480      	push	{r7}
 8002814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002816:	e7fe      	b.n	8002816 <HardFault_Handler+0x4>

08002818 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800281c:	e7fe      	b.n	800281c <MemManage_Handler+0x4>

0800281e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800281e:	b480      	push	{r7}
 8002820:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002822:	e7fe      	b.n	8002822 <BusFault_Handler+0x4>

08002824 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002828:	e7fe      	b.n	8002828 <UsageFault_Handler+0x4>

0800282a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800282a:	b480      	push	{r7}
 800282c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800282e:	bf00      	nop
 8002830:	46bd      	mov	sp, r7
 8002832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002836:	4770      	bx	lr

08002838 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800283c:	4802      	ldr	r0, [pc, #8]	; (8002848 <DMA1_Channel6_IRQHandler+0x10>)
 800283e:	f008 f828 	bl	800a892 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002842:	bf00      	nop
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	20008cb8 	.word	0x20008cb8

0800284c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002850:	4802      	ldr	r0, [pc, #8]	; (800285c <DMA1_Channel7_IRQHandler+0x10>)
 8002852:	f008 f81e 	bl	800a892 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002856:	bf00      	nop
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	20008d00 	.word	0x20008d00

08002860 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002864:	4802      	ldr	r0, [pc, #8]	; (8002870 <CAN1_TX_IRQHandler+0x10>)
 8002866:	f007 fbe2 	bl	800a02e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 800286a:	bf00      	nop
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	20008b54 	.word	0x20008b54

08002874 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002878:	4802      	ldr	r0, [pc, #8]	; (8002884 <CAN1_RX0_IRQHandler+0x10>)
 800287a:	f007 fbd8 	bl	800a02e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800287e:	bf00      	nop
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	20008b54 	.word	0x20008b54

08002888 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800288c:	4802      	ldr	r0, [pc, #8]	; (8002898 <I2C1_EV_IRQHandler+0x10>)
 800288e:	f008 fea2 	bl	800b5d6 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002892:	bf00      	nop
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	20008b88 	.word	0x20008b88

0800289c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80028a0:	4802      	ldr	r0, [pc, #8]	; (80028ac <I2C1_ER_IRQHandler+0x10>)
 80028a2:	f008 feb2 	bl	800b60a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80028a6:	bf00      	nop
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	20008b88 	.word	0x20008b88

080028b0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80028b4:	4802      	ldr	r0, [pc, #8]	; (80028c0 <TIM6_DAC_IRQHandler+0x10>)
 80028b6:	f00b f948 	bl	800db4a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80028ba:	bf00      	nop
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	20008bd4 	.word	0x20008bd4

080028c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	af00      	add	r7, sp, #0
	return 1;
 80028c8:	2301      	movs	r3, #1
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr

080028d4 <_kill>:

int _kill(int pid, int sig)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b082      	sub	sp, #8
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80028de:	f00e ffcd 	bl	801187c <__errno>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2216      	movs	r2, #22
 80028e6:	601a      	str	r2, [r3, #0]
	return -1;
 80028e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3708      	adds	r7, #8
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}

080028f4 <_exit>:

void _exit (int status)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80028fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f7ff ffe7 	bl	80028d4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002906:	e7fe      	b.n	8002906 <_exit+0x12>

08002908 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b086      	sub	sp, #24
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002914:	2300      	movs	r3, #0
 8002916:	617b      	str	r3, [r7, #20]
 8002918:	e00a      	b.n	8002930 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800291a:	f3af 8000 	nop.w
 800291e:	4601      	mov	r1, r0
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	1c5a      	adds	r2, r3, #1
 8002924:	60ba      	str	r2, [r7, #8]
 8002926:	b2ca      	uxtb	r2, r1
 8002928:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	3301      	adds	r3, #1
 800292e:	617b      	str	r3, [r7, #20]
 8002930:	697a      	ldr	r2, [r7, #20]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	429a      	cmp	r2, r3
 8002936:	dbf0      	blt.n	800291a <_read+0x12>
	}

return len;
 8002938:	687b      	ldr	r3, [r7, #4]
}
 800293a:	4618      	mov	r0, r3
 800293c:	3718      	adds	r7, #24
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}

08002942 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002942:	b580      	push	{r7, lr}
 8002944:	b086      	sub	sp, #24
 8002946:	af00      	add	r7, sp, #0
 8002948:	60f8      	str	r0, [r7, #12]
 800294a:	60b9      	str	r1, [r7, #8]
 800294c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800294e:	2300      	movs	r3, #0
 8002950:	617b      	str	r3, [r7, #20]
 8002952:	e009      	b.n	8002968 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	1c5a      	adds	r2, r3, #1
 8002958:	60ba      	str	r2, [r7, #8]
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	4618      	mov	r0, r3
 800295e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	3301      	adds	r3, #1
 8002966:	617b      	str	r3, [r7, #20]
 8002968:	697a      	ldr	r2, [r7, #20]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	429a      	cmp	r2, r3
 800296e:	dbf1      	blt.n	8002954 <_write+0x12>
	}
	return len;
 8002970:	687b      	ldr	r3, [r7, #4]
}
 8002972:	4618      	mov	r0, r3
 8002974:	3718      	adds	r7, #24
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}

0800297a <_close>:

int _close(int file)
{
 800297a:	b480      	push	{r7}
 800297c:	b083      	sub	sp, #12
 800297e:	af00      	add	r7, sp, #0
 8002980:	6078      	str	r0, [r7, #4]
	return -1;
 8002982:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002986:	4618      	mov	r0, r3
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr

08002992 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002992:	b480      	push	{r7}
 8002994:	b083      	sub	sp, #12
 8002996:	af00      	add	r7, sp, #0
 8002998:	6078      	str	r0, [r7, #4]
 800299a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80029a2:	605a      	str	r2, [r3, #4]
	return 0;
 80029a4:	2300      	movs	r3, #0
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	370c      	adds	r7, #12
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr

080029b2 <_isatty>:

int _isatty(int file)
{
 80029b2:	b480      	push	{r7}
 80029b4:	b083      	sub	sp, #12
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
	return 1;
 80029ba:	2301      	movs	r3, #1
}
 80029bc:	4618      	mov	r0, r3
 80029be:	370c      	adds	r7, #12
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr

080029c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b085      	sub	sp, #20
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	60f8      	str	r0, [r7, #12]
 80029d0:	60b9      	str	r1, [r7, #8]
 80029d2:	607a      	str	r2, [r7, #4]
	return 0;
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3714      	adds	r7, #20
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
	...

080029e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b086      	sub	sp, #24
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029ec:	4a14      	ldr	r2, [pc, #80]	; (8002a40 <_sbrk+0x5c>)
 80029ee:	4b15      	ldr	r3, [pc, #84]	; (8002a44 <_sbrk+0x60>)
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80029f8:	4b13      	ldr	r3, [pc, #76]	; (8002a48 <_sbrk+0x64>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d102      	bne.n	8002a06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a00:	4b11      	ldr	r3, [pc, #68]	; (8002a48 <_sbrk+0x64>)
 8002a02:	4a12      	ldr	r2, [pc, #72]	; (8002a4c <_sbrk+0x68>)
 8002a04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a06:	4b10      	ldr	r3, [pc, #64]	; (8002a48 <_sbrk+0x64>)
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	4413      	add	r3, r2
 8002a0e:	693a      	ldr	r2, [r7, #16]
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d207      	bcs.n	8002a24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a14:	f00e ff32 	bl	801187c <__errno>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	220c      	movs	r2, #12
 8002a1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a22:	e009      	b.n	8002a38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a24:	4b08      	ldr	r3, [pc, #32]	; (8002a48 <_sbrk+0x64>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a2a:	4b07      	ldr	r3, [pc, #28]	; (8002a48 <_sbrk+0x64>)
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4413      	add	r3, r2
 8002a32:	4a05      	ldr	r2, [pc, #20]	; (8002a48 <_sbrk+0x64>)
 8002a34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a36:	68fb      	ldr	r3, [r7, #12]
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3718      	adds	r7, #24
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	20010000 	.word	0x20010000
 8002a44:	00000400 	.word	0x00000400
 8002a48:	20000680 	.word	0x20000680
 8002a4c:	20008ea8 	.word	0x20008ea8

08002a50 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002a50:	b480      	push	{r7}
 8002a52:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002a54:	4b15      	ldr	r3, [pc, #84]	; (8002aac <SystemInit+0x5c>)
 8002a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a5a:	4a14      	ldr	r2, [pc, #80]	; (8002aac <SystemInit+0x5c>)
 8002a5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002a60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002a64:	4b12      	ldr	r3, [pc, #72]	; (8002ab0 <SystemInit+0x60>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a11      	ldr	r2, [pc, #68]	; (8002ab0 <SystemInit+0x60>)
 8002a6a:	f043 0301 	orr.w	r3, r3, #1
 8002a6e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002a70:	4b0f      	ldr	r3, [pc, #60]	; (8002ab0 <SystemInit+0x60>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002a76:	4b0e      	ldr	r3, [pc, #56]	; (8002ab0 <SystemInit+0x60>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a0d      	ldr	r2, [pc, #52]	; (8002ab0 <SystemInit+0x60>)
 8002a7c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002a80:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002a84:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002a86:	4b0a      	ldr	r3, [pc, #40]	; (8002ab0 <SystemInit+0x60>)
 8002a88:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002a8c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002a8e:	4b08      	ldr	r3, [pc, #32]	; (8002ab0 <SystemInit+0x60>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a07      	ldr	r2, [pc, #28]	; (8002ab0 <SystemInit+0x60>)
 8002a94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a98:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002a9a:	4b05      	ldr	r3, [pc, #20]	; (8002ab0 <SystemInit+0x60>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	619a      	str	r2, [r3, #24]
}
 8002aa0:	bf00      	nop
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	e000ed00 	.word	0xe000ed00
 8002ab0:	40021000 	.word	0x40021000

08002ab4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim15;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b096      	sub	sp, #88	; 0x58
 8002ab8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002aba:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002abe:	2200      	movs	r2, #0
 8002ac0:	601a      	str	r2, [r3, #0]
 8002ac2:	605a      	str	r2, [r3, #4]
 8002ac4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ac6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002aca:	2200      	movs	r2, #0
 8002acc:	601a      	str	r2, [r3, #0]
 8002ace:	605a      	str	r2, [r3, #4]
 8002ad0:	609a      	str	r2, [r3, #8]
 8002ad2:	60da      	str	r2, [r3, #12]
 8002ad4:	611a      	str	r2, [r3, #16]
 8002ad6:	615a      	str	r2, [r3, #20]
 8002ad8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002ada:	1d3b      	adds	r3, r7, #4
 8002adc:	222c      	movs	r2, #44	; 0x2c
 8002ade:	2100      	movs	r1, #0
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f00e ff13 	bl	801190c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002ae6:	4b45      	ldr	r3, [pc, #276]	; (8002bfc <MX_TIM1_Init+0x148>)
 8002ae8:	4a45      	ldr	r2, [pc, #276]	; (8002c00 <MX_TIM1_Init+0x14c>)
 8002aea:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002aec:	4b43      	ldr	r3, [pc, #268]	; (8002bfc <MX_TIM1_Init+0x148>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002af2:	4b42      	ldr	r3, [pc, #264]	; (8002bfc <MX_TIM1_Init+0x148>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002af8:	4b40      	ldr	r3, [pc, #256]	; (8002bfc <MX_TIM1_Init+0x148>)
 8002afa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002afe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b00:	4b3e      	ldr	r3, [pc, #248]	; (8002bfc <MX_TIM1_Init+0x148>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002b06:	4b3d      	ldr	r3, [pc, #244]	; (8002bfc <MX_TIM1_Init+0x148>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b0c:	4b3b      	ldr	r3, [pc, #236]	; (8002bfc <MX_TIM1_Init+0x148>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002b12:	483a      	ldr	r0, [pc, #232]	; (8002bfc <MX_TIM1_Init+0x148>)
 8002b14:	f00a ffc2 	bl	800da9c <HAL_TIM_PWM_Init>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d001      	beq.n	8002b22 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8002b1e:	f7ff fdf1 	bl	8002704 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b22:	2300      	movs	r3, #0
 8002b24:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002b26:	2300      	movs	r3, #0
 8002b28:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002b2e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002b32:	4619      	mov	r1, r3
 8002b34:	4831      	ldr	r0, [pc, #196]	; (8002bfc <MX_TIM1_Init+0x148>)
 8002b36:	f00b fd41 	bl	800e5bc <HAL_TIMEx_MasterConfigSynchronization>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d001      	beq.n	8002b44 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002b40:	f7ff fde0 	bl	8002704 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b44:	2360      	movs	r3, #96	; 0x60
 8002b46:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002b50:	2300      	movs	r3, #0
 8002b52:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b54:	2300      	movs	r3, #0
 8002b56:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b60:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002b64:	2200      	movs	r2, #0
 8002b66:	4619      	mov	r1, r3
 8002b68:	4824      	ldr	r0, [pc, #144]	; (8002bfc <MX_TIM1_Init+0x148>)
 8002b6a:	f00b f90d 	bl	800dd88 <HAL_TIM_PWM_ConfigChannel>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d001      	beq.n	8002b78 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002b74:	f7ff fdc6 	bl	8002704 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002b78:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002b7c:	2204      	movs	r2, #4
 8002b7e:	4619      	mov	r1, r3
 8002b80:	481e      	ldr	r0, [pc, #120]	; (8002bfc <MX_TIM1_Init+0x148>)
 8002b82:	f00b f901 	bl	800dd88 <HAL_TIM_PWM_ConfigChannel>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d001      	beq.n	8002b90 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8002b8c:	f7ff fdba 	bl	8002704 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002b90:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002b94:	2208      	movs	r2, #8
 8002b96:	4619      	mov	r1, r3
 8002b98:	4818      	ldr	r0, [pc, #96]	; (8002bfc <MX_TIM1_Init+0x148>)
 8002b9a:	f00b f8f5 	bl	800dd88 <HAL_TIM_PWM_ConfigChannel>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d001      	beq.n	8002ba8 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8002ba4:	f7ff fdae 	bl	8002704 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002bac:	2300      	movs	r3, #0
 8002bae:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002bbc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002bc0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002bca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002bce:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002bd8:	1d3b      	adds	r3, r7, #4
 8002bda:	4619      	mov	r1, r3
 8002bdc:	4807      	ldr	r0, [pc, #28]	; (8002bfc <MX_TIM1_Init+0x148>)
 8002bde:	f00b fd53 	bl	800e688 <HAL_TIMEx_ConfigBreakDeadTime>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d001      	beq.n	8002bec <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8002be8:	f7ff fd8c 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002bec:	4803      	ldr	r0, [pc, #12]	; (8002bfc <MX_TIM1_Init+0x148>)
 8002bee:	f000 f8c1 	bl	8002d74 <HAL_TIM_MspPostInit>

}
 8002bf2:	bf00      	nop
 8002bf4:	3758      	adds	r7, #88	; 0x58
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	20008c6c 	.word	0x20008c6c
 8002c00:	40012c00 	.word	0x40012c00

08002c04 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b096      	sub	sp, #88	; 0x58
 8002c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c0a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002c0e:	2200      	movs	r2, #0
 8002c10:	601a      	str	r2, [r3, #0]
 8002c12:	605a      	str	r2, [r3, #4]
 8002c14:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c16:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	601a      	str	r2, [r3, #0]
 8002c1e:	605a      	str	r2, [r3, #4]
 8002c20:	609a      	str	r2, [r3, #8]
 8002c22:	60da      	str	r2, [r3, #12]
 8002c24:	611a      	str	r2, [r3, #16]
 8002c26:	615a      	str	r2, [r3, #20]
 8002c28:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002c2a:	1d3b      	adds	r3, r7, #4
 8002c2c:	222c      	movs	r2, #44	; 0x2c
 8002c2e:	2100      	movs	r1, #0
 8002c30:	4618      	mov	r0, r3
 8002c32:	f00e fe6b 	bl	801190c <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8002c36:	4b33      	ldr	r3, [pc, #204]	; (8002d04 <MX_TIM15_Init+0x100>)
 8002c38:	4a33      	ldr	r2, [pc, #204]	; (8002d08 <MX_TIM15_Init+0x104>)
 8002c3a:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8002c3c:	4b31      	ldr	r3, [pc, #196]	; (8002d04 <MX_TIM15_Init+0x100>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c42:	4b30      	ldr	r3, [pc, #192]	; (8002d04 <MX_TIM15_Init+0x100>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8002c48:	4b2e      	ldr	r3, [pc, #184]	; (8002d04 <MX_TIM15_Init+0x100>)
 8002c4a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002c4e:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c50:	4b2c      	ldr	r3, [pc, #176]	; (8002d04 <MX_TIM15_Init+0x100>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002c56:	4b2b      	ldr	r3, [pc, #172]	; (8002d04 <MX_TIM15_Init+0x100>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c5c:	4b29      	ldr	r3, [pc, #164]	; (8002d04 <MX_TIM15_Init+0x100>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8002c62:	4828      	ldr	r0, [pc, #160]	; (8002d04 <MX_TIM15_Init+0x100>)
 8002c64:	f00a ff1a 	bl	800da9c <HAL_TIM_PWM_Init>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d001      	beq.n	8002c72 <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 8002c6e:	f7ff fd49 	bl	8002704 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c72:	2300      	movs	r3, #0
 8002c74:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c76:	2300      	movs	r3, #0
 8002c78:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002c7a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002c7e:	4619      	mov	r1, r3
 8002c80:	4820      	ldr	r0, [pc, #128]	; (8002d04 <MX_TIM15_Init+0x100>)
 8002c82:	f00b fc9b 	bl	800e5bc <HAL_TIMEx_MasterConfigSynchronization>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d001      	beq.n	8002c90 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 8002c8c:	f7ff fd3a 	bl	8002704 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c90:	2360      	movs	r3, #96	; 0x60
 8002c92:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8002c94:	2300      	movs	r3, #0
 8002c96:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002cac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002cb0:	2204      	movs	r2, #4
 8002cb2:	4619      	mov	r1, r3
 8002cb4:	4813      	ldr	r0, [pc, #76]	; (8002d04 <MX_TIM15_Init+0x100>)
 8002cb6:	f00b f867 	bl	800dd88 <HAL_TIM_PWM_ConfigChannel>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d001      	beq.n	8002cc4 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 8002cc0:	f7ff fd20 	bl	8002704 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002cd8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002cdc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8002ce2:	1d3b      	adds	r3, r7, #4
 8002ce4:	4619      	mov	r1, r3
 8002ce6:	4807      	ldr	r0, [pc, #28]	; (8002d04 <MX_TIM15_Init+0x100>)
 8002ce8:	f00b fcce 	bl	800e688 <HAL_TIMEx_ConfigBreakDeadTime>
 8002cec:	4603      	mov	r3, r0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d001      	beq.n	8002cf6 <MX_TIM15_Init+0xf2>
  {
    Error_Handler();
 8002cf2:	f7ff fd07 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8002cf6:	4803      	ldr	r0, [pc, #12]	; (8002d04 <MX_TIM15_Init+0x100>)
 8002cf8:	f000 f83c 	bl	8002d74 <HAL_TIM_MspPostInit>

}
 8002cfc:	bf00      	nop
 8002cfe:	3758      	adds	r7, #88	; 0x58
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	20008c20 	.word	0x20008c20
 8002d08:	40014000 	.word	0x40014000

08002d0c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b085      	sub	sp, #20
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a13      	ldr	r2, [pc, #76]	; (8002d68 <HAL_TIM_PWM_MspInit+0x5c>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d10c      	bne.n	8002d38 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002d1e:	4b13      	ldr	r3, [pc, #76]	; (8002d6c <HAL_TIM_PWM_MspInit+0x60>)
 8002d20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d22:	4a12      	ldr	r2, [pc, #72]	; (8002d6c <HAL_TIM_PWM_MspInit+0x60>)
 8002d24:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002d28:	6613      	str	r3, [r2, #96]	; 0x60
 8002d2a:	4b10      	ldr	r3, [pc, #64]	; (8002d6c <HAL_TIM_PWM_MspInit+0x60>)
 8002d2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d32:	60fb      	str	r3, [r7, #12]
 8002d34:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8002d36:	e010      	b.n	8002d5a <HAL_TIM_PWM_MspInit+0x4e>
  else if(tim_pwmHandle->Instance==TIM15)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a0c      	ldr	r2, [pc, #48]	; (8002d70 <HAL_TIM_PWM_MspInit+0x64>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d10b      	bne.n	8002d5a <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002d42:	4b0a      	ldr	r3, [pc, #40]	; (8002d6c <HAL_TIM_PWM_MspInit+0x60>)
 8002d44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d46:	4a09      	ldr	r2, [pc, #36]	; (8002d6c <HAL_TIM_PWM_MspInit+0x60>)
 8002d48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d4c:	6613      	str	r3, [r2, #96]	; 0x60
 8002d4e:	4b07      	ldr	r3, [pc, #28]	; (8002d6c <HAL_TIM_PWM_MspInit+0x60>)
 8002d50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d56:	60bb      	str	r3, [r7, #8]
 8002d58:	68bb      	ldr	r3, [r7, #8]
}
 8002d5a:	bf00      	nop
 8002d5c:	3714      	adds	r7, #20
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr
 8002d66:	bf00      	nop
 8002d68:	40012c00 	.word	0x40012c00
 8002d6c:	40021000 	.word	0x40021000
 8002d70:	40014000 	.word	0x40014000

08002d74 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b08a      	sub	sp, #40	; 0x28
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d7c:	f107 0314 	add.w	r3, r7, #20
 8002d80:	2200      	movs	r2, #0
 8002d82:	601a      	str	r2, [r3, #0]
 8002d84:	605a      	str	r2, [r3, #4]
 8002d86:	609a      	str	r2, [r3, #8]
 8002d88:	60da      	str	r2, [r3, #12]
 8002d8a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a23      	ldr	r2, [pc, #140]	; (8002e20 <HAL_TIM_MspPostInit+0xac>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d11e      	bne.n	8002dd4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d96:	4b23      	ldr	r3, [pc, #140]	; (8002e24 <HAL_TIM_MspPostInit+0xb0>)
 8002d98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d9a:	4a22      	ldr	r2, [pc, #136]	; (8002e24 <HAL_TIM_MspPostInit+0xb0>)
 8002d9c:	f043 0301 	orr.w	r3, r3, #1
 8002da0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002da2:	4b20      	ldr	r3, [pc, #128]	; (8002e24 <HAL_TIM_MspPostInit+0xb0>)
 8002da4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	613b      	str	r3, [r7, #16]
 8002dac:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002dae:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002db2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002db4:	2302      	movs	r3, #2
 8002db6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db8:	2300      	movs	r3, #0
 8002dba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dc4:	f107 0314 	add.w	r3, r7, #20
 8002dc8:	4619      	mov	r1, r3
 8002dca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002dce:	f007 fe1d 	bl	800aa0c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8002dd2:	e021      	b.n	8002e18 <HAL_TIM_MspPostInit+0xa4>
  else if(timHandle->Instance==TIM15)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a13      	ldr	r2, [pc, #76]	; (8002e28 <HAL_TIM_MspPostInit+0xb4>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d11c      	bne.n	8002e18 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dde:	4b11      	ldr	r3, [pc, #68]	; (8002e24 <HAL_TIM_MspPostInit+0xb0>)
 8002de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002de2:	4a10      	ldr	r2, [pc, #64]	; (8002e24 <HAL_TIM_MspPostInit+0xb0>)
 8002de4:	f043 0301 	orr.w	r3, r3, #1
 8002de8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002dea:	4b0e      	ldr	r3, [pc, #56]	; (8002e24 <HAL_TIM_MspPostInit+0xb0>)
 8002dec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dee:	f003 0301 	and.w	r3, r3, #1
 8002df2:	60fb      	str	r3, [r7, #12]
 8002df4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002df6:	2308      	movs	r3, #8
 8002df8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dfa:	2302      	movs	r3, #2
 8002dfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e02:	2300      	movs	r3, #0
 8002e04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8002e06:	230e      	movs	r3, #14
 8002e08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e0a:	f107 0314 	add.w	r3, r7, #20
 8002e0e:	4619      	mov	r1, r3
 8002e10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e14:	f007 fdfa 	bl	800aa0c <HAL_GPIO_Init>
}
 8002e18:	bf00      	nop
 8002e1a:	3728      	adds	r7, #40	; 0x28
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	40012c00 	.word	0x40012c00
 8002e24:	40021000 	.word	0x40021000
 8002e28:	40014000 	.word	0x40014000

08002e2c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002e30:	4b14      	ldr	r3, [pc, #80]	; (8002e84 <MX_USART2_UART_Init+0x58>)
 8002e32:	4a15      	ldr	r2, [pc, #84]	; (8002e88 <MX_USART2_UART_Init+0x5c>)
 8002e34:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002e36:	4b13      	ldr	r3, [pc, #76]	; (8002e84 <MX_USART2_UART_Init+0x58>)
 8002e38:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002e3c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002e3e:	4b11      	ldr	r3, [pc, #68]	; (8002e84 <MX_USART2_UART_Init+0x58>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002e44:	4b0f      	ldr	r3, [pc, #60]	; (8002e84 <MX_USART2_UART_Init+0x58>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002e4a:	4b0e      	ldr	r3, [pc, #56]	; (8002e84 <MX_USART2_UART_Init+0x58>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002e50:	4b0c      	ldr	r3, [pc, #48]	; (8002e84 <MX_USART2_UART_Init+0x58>)
 8002e52:	220c      	movs	r2, #12
 8002e54:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e56:	4b0b      	ldr	r3, [pc, #44]	; (8002e84 <MX_USART2_UART_Init+0x58>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e5c:	4b09      	ldr	r3, [pc, #36]	; (8002e84 <MX_USART2_UART_Init+0x58>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e62:	4b08      	ldr	r3, [pc, #32]	; (8002e84 <MX_USART2_UART_Init+0x58>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e68:	4b06      	ldr	r3, [pc, #24]	; (8002e84 <MX_USART2_UART_Init+0x58>)
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e6e:	4805      	ldr	r0, [pc, #20]	; (8002e84 <MX_USART2_UART_Init+0x58>)
 8002e70:	f00b fca0 	bl	800e7b4 <HAL_UART_Init>
 8002e74:	4603      	mov	r3, r0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d001      	beq.n	8002e7e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002e7a:	f7ff fc43 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002e7e:	bf00      	nop
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	20008d48 	.word	0x20008d48
 8002e88:	40004400 	.word	0x40004400

08002e8c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b08a      	sub	sp, #40	; 0x28
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e94:	f107 0314 	add.w	r3, r7, #20
 8002e98:	2200      	movs	r2, #0
 8002e9a:	601a      	str	r2, [r3, #0]
 8002e9c:	605a      	str	r2, [r3, #4]
 8002e9e:	609a      	str	r2, [r3, #8]
 8002ea0:	60da      	str	r2, [r3, #12]
 8002ea2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a4a      	ldr	r2, [pc, #296]	; (8002fd4 <HAL_UART_MspInit+0x148>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	f040 808d 	bne.w	8002fca <HAL_UART_MspInit+0x13e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002eb0:	4b49      	ldr	r3, [pc, #292]	; (8002fd8 <HAL_UART_MspInit+0x14c>)
 8002eb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eb4:	4a48      	ldr	r2, [pc, #288]	; (8002fd8 <HAL_UART_MspInit+0x14c>)
 8002eb6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002eba:	6593      	str	r3, [r2, #88]	; 0x58
 8002ebc:	4b46      	ldr	r3, [pc, #280]	; (8002fd8 <HAL_UART_MspInit+0x14c>)
 8002ebe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ec0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ec4:	613b      	str	r3, [r7, #16]
 8002ec6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ec8:	4b43      	ldr	r3, [pc, #268]	; (8002fd8 <HAL_UART_MspInit+0x14c>)
 8002eca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ecc:	4a42      	ldr	r2, [pc, #264]	; (8002fd8 <HAL_UART_MspInit+0x14c>)
 8002ece:	f043 0301 	orr.w	r3, r3, #1
 8002ed2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ed4:	4b40      	ldr	r3, [pc, #256]	; (8002fd8 <HAL_UART_MspInit+0x14c>)
 8002ed6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ed8:	f003 0301 	and.w	r3, r3, #1
 8002edc:	60fb      	str	r3, [r7, #12]
 8002ede:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002ee0:	2304      	movs	r3, #4
 8002ee2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eec:	2303      	movs	r3, #3
 8002eee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ef0:	2307      	movs	r3, #7
 8002ef2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ef4:	f107 0314 	add.w	r3, r7, #20
 8002ef8:	4619      	mov	r1, r3
 8002efa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002efe:	f007 fd85 	bl	800aa0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002f02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f08:	2302      	movs	r3, #2
 8002f0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f10:	2303      	movs	r3, #3
 8002f12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8002f14:	2303      	movs	r3, #3
 8002f16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f18:	f107 0314 	add.w	r3, r7, #20
 8002f1c:	4619      	mov	r1, r3
 8002f1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f22:	f007 fd73 	bl	800aa0c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8002f26:	4b2d      	ldr	r3, [pc, #180]	; (8002fdc <HAL_UART_MspInit+0x150>)
 8002f28:	4a2d      	ldr	r2, [pc, #180]	; (8002fe0 <HAL_UART_MspInit+0x154>)
 8002f2a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8002f2c:	4b2b      	ldr	r3, [pc, #172]	; (8002fdc <HAL_UART_MspInit+0x150>)
 8002f2e:	2202      	movs	r2, #2
 8002f30:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f32:	4b2a      	ldr	r3, [pc, #168]	; (8002fdc <HAL_UART_MspInit+0x150>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f38:	4b28      	ldr	r3, [pc, #160]	; (8002fdc <HAL_UART_MspInit+0x150>)
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f3e:	4b27      	ldr	r3, [pc, #156]	; (8002fdc <HAL_UART_MspInit+0x150>)
 8002f40:	2280      	movs	r2, #128	; 0x80
 8002f42:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f44:	4b25      	ldr	r3, [pc, #148]	; (8002fdc <HAL_UART_MspInit+0x150>)
 8002f46:	2200      	movs	r2, #0
 8002f48:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f4a:	4b24      	ldr	r3, [pc, #144]	; (8002fdc <HAL_UART_MspInit+0x150>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002f50:	4b22      	ldr	r3, [pc, #136]	; (8002fdc <HAL_UART_MspInit+0x150>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002f56:	4b21      	ldr	r3, [pc, #132]	; (8002fdc <HAL_UART_MspInit+0x150>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002f5c:	481f      	ldr	r0, [pc, #124]	; (8002fdc <HAL_UART_MspInit+0x150>)
 8002f5e:	f007 fb9f 	bl	800a6a0 <HAL_DMA_Init>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d001      	beq.n	8002f6c <HAL_UART_MspInit+0xe0>
    {
      Error_Handler();
 8002f68:	f7ff fbcc 	bl	8002704 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	4a1b      	ldr	r2, [pc, #108]	; (8002fdc <HAL_UART_MspInit+0x150>)
 8002f70:	671a      	str	r2, [r3, #112]	; 0x70
 8002f72:	4a1a      	ldr	r2, [pc, #104]	; (8002fdc <HAL_UART_MspInit+0x150>)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8002f78:	4b1a      	ldr	r3, [pc, #104]	; (8002fe4 <HAL_UART_MspInit+0x158>)
 8002f7a:	4a1b      	ldr	r2, [pc, #108]	; (8002fe8 <HAL_UART_MspInit+0x15c>)
 8002f7c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8002f7e:	4b19      	ldr	r3, [pc, #100]	; (8002fe4 <HAL_UART_MspInit+0x158>)
 8002f80:	2202      	movs	r2, #2
 8002f82:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f84:	4b17      	ldr	r3, [pc, #92]	; (8002fe4 <HAL_UART_MspInit+0x158>)
 8002f86:	2210      	movs	r2, #16
 8002f88:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f8a:	4b16      	ldr	r3, [pc, #88]	; (8002fe4 <HAL_UART_MspInit+0x158>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f90:	4b14      	ldr	r3, [pc, #80]	; (8002fe4 <HAL_UART_MspInit+0x158>)
 8002f92:	2280      	movs	r2, #128	; 0x80
 8002f94:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f96:	4b13      	ldr	r3, [pc, #76]	; (8002fe4 <HAL_UART_MspInit+0x158>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f9c:	4b11      	ldr	r3, [pc, #68]	; (8002fe4 <HAL_UART_MspInit+0x158>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002fa2:	4b10      	ldr	r3, [pc, #64]	; (8002fe4 <HAL_UART_MspInit+0x158>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002fa8:	4b0e      	ldr	r3, [pc, #56]	; (8002fe4 <HAL_UART_MspInit+0x158>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002fae:	480d      	ldr	r0, [pc, #52]	; (8002fe4 <HAL_UART_MspInit+0x158>)
 8002fb0:	f007 fb76 	bl	800a6a0 <HAL_DMA_Init>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d001      	beq.n	8002fbe <HAL_UART_MspInit+0x132>
    {
      Error_Handler();
 8002fba:	f7ff fba3 	bl	8002704 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a08      	ldr	r2, [pc, #32]	; (8002fe4 <HAL_UART_MspInit+0x158>)
 8002fc2:	66da      	str	r2, [r3, #108]	; 0x6c
 8002fc4:	4a07      	ldr	r2, [pc, #28]	; (8002fe4 <HAL_UART_MspInit+0x158>)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002fca:	bf00      	nop
 8002fcc:	3728      	adds	r7, #40	; 0x28
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	40004400 	.word	0x40004400
 8002fd8:	40021000 	.word	0x40021000
 8002fdc:	20008cb8 	.word	0x20008cb8
 8002fe0:	4002006c 	.word	0x4002006c
 8002fe4:	20008d00 	.word	0x20008d00
 8002fe8:	40020080 	.word	0x40020080

08002fec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002fec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003024 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002ff0:	f7ff fd2e 	bl	8002a50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002ff4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002ff6:	e003      	b.n	8003000 <LoopCopyDataInit>

08002ff8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002ff8:	4b0b      	ldr	r3, [pc, #44]	; (8003028 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002ffa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002ffc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002ffe:	3104      	adds	r1, #4

08003000 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003000:	480a      	ldr	r0, [pc, #40]	; (800302c <LoopForever+0xa>)
	ldr	r3, =_edata
 8003002:	4b0b      	ldr	r3, [pc, #44]	; (8003030 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003004:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003006:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003008:	d3f6      	bcc.n	8002ff8 <CopyDataInit>
	ldr	r2, =_sbss
 800300a:	4a0a      	ldr	r2, [pc, #40]	; (8003034 <LoopForever+0x12>)
	b	LoopFillZerobss
 800300c:	e002      	b.n	8003014 <LoopFillZerobss>

0800300e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800300e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003010:	f842 3b04 	str.w	r3, [r2], #4

08003014 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003014:	4b08      	ldr	r3, [pc, #32]	; (8003038 <LoopForever+0x16>)
	cmp	r2, r3
 8003016:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003018:	d3f9      	bcc.n	800300e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800301a:	f00e fc35 	bl	8011888 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800301e:	f7ff faa9 	bl	8002574 <main>

08003022 <LoopForever>:

LoopForever:
    b LoopForever
 8003022:	e7fe      	b.n	8003022 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003024:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8003028:	0801507c 	.word	0x0801507c
	ldr	r0, =_sdata
 800302c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003030:	200005fc 	.word	0x200005fc
	ldr	r2, =_sbss
 8003034:	20000600 	.word	0x20000600
	ldr	r3, = _ebss
 8003038:	20008ea4 	.word	0x20008ea4

0800303c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800303c:	e7fe      	b.n	800303c <ADC1_IRQHandler>
	...

08003040 <AS7341init>:
/*
void AS7341begin(I2C_HandleTypeDef hi2c1){

}
*/
bool AS7341init(I2C_HandleTypeDef hi2c1, int32_t sensor_id){
 8003040:	b084      	sub	sp, #16
 8003042:	b580      	push	{r7, lr}
 8003044:	af00      	add	r7, sp, #0
 8003046:	f107 0c08 	add.w	ip, r7, #8
 800304a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	as7341.hi2c 			= hi2c1;
 800304e:	4b38      	ldr	r3, [pc, #224]	; (8003130 <AS7341init+0xf0>)
 8003050:	4618      	mov	r0, r3
 8003052:	f107 0308 	add.w	r3, r7, #8
 8003056:	224c      	movs	r2, #76	; 0x4c
 8003058:	4619      	mov	r1, r3
 800305a:	f00e fc49 	bl	80118f0 <memcpy>

	as7341.sensor_ID 		= sensor_id;
 800305e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003060:	b2da      	uxtb	r2, r3
 8003062:	4b33      	ldr	r3, [pc, #204]	; (8003130 <AS7341init+0xf0>)
 8003064:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	as7341.writing_ID		= 0x72;
 8003068:	4b31      	ldr	r3, [pc, #196]	; (8003130 <AS7341init+0xf0>)
 800306a:	2272      	movs	r2, #114	; 0x72
 800306c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

	as7341.astep.address_L 	= AS7341_ASTEP_L;
 8003070:	4b2f      	ldr	r3, [pc, #188]	; (8003130 <AS7341init+0xf0>)
 8003072:	22ca      	movs	r2, #202	; 0xca
 8003074:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
	as7341.astep.address_H 	= AS7341_ASTEP_H;
 8003078:	4b2d      	ldr	r3, [pc, #180]	; (8003130 <AS7341init+0xf0>)
 800307a:	22cb      	movs	r2, #203	; 0xcb
 800307c:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	as7341.astep.value		= 1;
 8003080:	4b2b      	ldr	r3, [pc, #172]	; (8003130 <AS7341init+0xf0>)
 8003082:	2201      	movs	r2, #1
 8003084:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

	as7341.atime.address 	= AS7341_ATIME;
 8003088:	4b29      	ldr	r3, [pc, #164]	; (8003130 <AS7341init+0xf0>)
 800308a:	2281      	movs	r2, #129	; 0x81
 800308c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	as7341.atime.value		= 999;
 8003090:	4b27      	ldr	r3, [pc, #156]	; (8003130 <AS7341init+0xf0>)
 8003092:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003096:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

	as7341.gain.address		= AS7341_CFG1;
 800309a:	4b25      	ldr	r3, [pc, #148]	; (8003130 <AS7341init+0xf0>)
 800309c:	22aa      	movs	r2, #170	; 0xaa
 800309e:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56

	as7341.integrationTime	= (as7341.atime.value + 1) * (as7341.astep.value + 1) * 2.78 / 1000;
 80030a2:	4b23      	ldr	r3, [pc, #140]	; (8003130 <AS7341init+0xf0>)
 80030a4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80030a8:	3301      	adds	r3, #1
 80030aa:	4a21      	ldr	r2, [pc, #132]	; (8003130 <AS7341init+0xf0>)
 80030ac:	f8b2 2050 	ldrh.w	r2, [r2, #80]	; 0x50
 80030b0:	3201      	adds	r2, #1
 80030b2:	fb02 f303 	mul.w	r3, r2, r3
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7fd fa34 	bl	8000524 <__aeabi_i2d>
 80030bc:	a31a      	add	r3, pc, #104	; (adr r3, 8003128 <AS7341init+0xe8>)
 80030be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030c2:	f7fd fa99 	bl	80005f8 <__aeabi_dmul>
 80030c6:	4602      	mov	r2, r0
 80030c8:	460b      	mov	r3, r1
 80030ca:	4610      	mov	r0, r2
 80030cc:	4619      	mov	r1, r3
 80030ce:	f04f 0200 	mov.w	r2, #0
 80030d2:	4b18      	ldr	r3, [pc, #96]	; (8003134 <AS7341init+0xf4>)
 80030d4:	f7fd fbba 	bl	800084c <__aeabi_ddiv>
 80030d8:	4602      	mov	r2, r0
 80030da:	460b      	mov	r3, r1
 80030dc:	4610      	mov	r0, r2
 80030de:	4619      	mov	r1, r3
 80030e0:	f7fd fd62 	bl	8000ba8 <__aeabi_d2uiz>
 80030e4:	4603      	mov	r3, r0
 80030e6:	b29a      	uxth	r2, r3
 80030e8:	4b11      	ldr	r3, [pc, #68]	; (8003130 <AS7341init+0xf0>)
 80030ea:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

	as7341_enable_reg = 0x01; /* set PON to 1 */
 80030ee:	4b12      	ldr	r3, [pc, #72]	; (8003138 <AS7341init+0xf8>)
 80030f0:	2201      	movs	r2, #1
 80030f2:	701a      	strb	r2, [r3, #0]
	errAS7341 = writeRegister(AS7341_ENABLE, as7341_enable_reg);
 80030f4:	4b10      	ldr	r3, [pc, #64]	; (8003138 <AS7341init+0xf8>)
 80030f6:	781b      	ldrb	r3, [r3, #0]
 80030f8:	4619      	mov	r1, r3
 80030fa:	2080      	movs	r0, #128	; 0x80
 80030fc:	f000 fb8c 	bl	8003818 <writeRegister>
 8003100:	4603      	mov	r3, r0
 8003102:	461a      	mov	r2, r3
 8003104:	4b0d      	ldr	r3, [pc, #52]	; (800313c <AS7341init+0xfc>)
 8003106:	701a      	strb	r2, [r3, #0]
	return errAS7341;
 8003108:	4b0c      	ldr	r3, [pc, #48]	; (800313c <AS7341init+0xfc>)
 800310a:	f993 3000 	ldrsb.w	r3, [r3]
 800310e:	2b00      	cmp	r3, #0
 8003110:	bf14      	ite	ne
 8003112:	2301      	movne	r3, #1
 8003114:	2300      	moveq	r3, #0
 8003116:	b2db      	uxtb	r3, r3
}
 8003118:	4618      	mov	r0, r3
 800311a:	46bd      	mov	sp, r7
 800311c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003120:	b004      	add	sp, #16
 8003122:	4770      	bx	lr
 8003124:	f3af 8000 	nop.w
 8003128:	a3d70a3d 	.word	0xa3d70a3d
 800312c:	40063d70 	.word	0x40063d70
 8003130:	20008dcc 	.word	0x20008dcc
 8003134:	408f4000 	.word	0x408f4000
 8003138:	20000685 	.word	0x20000685
 800313c:	20000684 	.word	0x20000684

08003140 <setASTEP>:
//TESTED
as7341_ReturnError_t setASTEP(uint16_t  astep_value) {
 8003140:	b580      	push	{r7, lr}
 8003142:	b082      	sub	sp, #8
 8003144:	af00      	add	r7, sp, #0
 8003146:	4603      	mov	r3, r0
 8003148:	80fb      	strh	r3, [r7, #6]
	//make sure ASTEP is between 0 and 65534
	if(astep_value<0 || astep_value>=65535){
 800314a:	88fb      	ldrh	r3, [r7, #6]
 800314c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003150:	4293      	cmp	r3, r2
 8003152:	d102      	bne.n	800315a <setASTEP+0x1a>
		return AS7341_ERROR_ASTEP_OUT_OF_RANGE;
 8003154:	f04f 33ff 	mov.w	r3, #4294967295
 8003158:	e01c      	b.n	8003194 <setASTEP+0x54>
	}

	//write to the LSB astep_value
	errAS7341 = writeRegister(AS7341_ASTEP_L, astep_value);
 800315a:	88fb      	ldrh	r3, [r7, #6]
 800315c:	b2db      	uxtb	r3, r3
 800315e:	4619      	mov	r1, r3
 8003160:	20ca      	movs	r0, #202	; 0xca
 8003162:	f000 fb59 	bl	8003818 <writeRegister>
 8003166:	4603      	mov	r3, r0
 8003168:	461a      	mov	r2, r3
 800316a:	4b0c      	ldr	r3, [pc, #48]	; (800319c <setASTEP+0x5c>)
 800316c:	701a      	strb	r2, [r3, #0]
	//write to the MSB astep_value
	errAS7341 = writeRegister(AS7341_ASTEP_H, astep_value>>8);
 800316e:	88fb      	ldrh	r3, [r7, #6]
 8003170:	0a1b      	lsrs	r3, r3, #8
 8003172:	b29b      	uxth	r3, r3
 8003174:	b2db      	uxtb	r3, r3
 8003176:	4619      	mov	r1, r3
 8003178:	20cb      	movs	r0, #203	; 0xcb
 800317a:	f000 fb4d 	bl	8003818 <writeRegister>
 800317e:	4603      	mov	r3, r0
 8003180:	461a      	mov	r2, r3
 8003182:	4b06      	ldr	r3, [pc, #24]	; (800319c <setASTEP+0x5c>)
 8003184:	701a      	strb	r2, [r3, #0]
	//copy value to register stm32 if everything is ok
	as7341.astep.value = astep_value;
 8003186:	4a06      	ldr	r2, [pc, #24]	; (80031a0 <setASTEP+0x60>)
 8003188:	88fb      	ldrh	r3, [r7, #6]
 800318a:	f8a2 3050 	strh.w	r3, [r2, #80]	; 0x50

	return errAS7341;
 800318e:	4b03      	ldr	r3, [pc, #12]	; (800319c <setASTEP+0x5c>)
 8003190:	f993 3000 	ldrsb.w	r3, [r3]
}
 8003194:	4618      	mov	r0, r3
 8003196:	3708      	adds	r7, #8
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	20000684 	.word	0x20000684
 80031a0:	20008dcc 	.word	0x20008dcc

080031a4 <setATIME>:

//TESTED
as7341_ReturnError_t setATIME(uint8_t atime_value) {
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	4603      	mov	r3, r0
 80031ac:	71fb      	strb	r3, [r7, #7]
	//make sure ATIME is between 0 and 255
	if(atime_value<0 || atime_value>=255){
 80031ae:	79fb      	ldrb	r3, [r7, #7]
 80031b0:	2bff      	cmp	r3, #255	; 0xff
 80031b2:	d102      	bne.n	80031ba <setATIME+0x16>
		return AS7341_ERROR_ATIME_OUT_OF_RANGE;
 80031b4:	f06f 0301 	mvn.w	r3, #1
 80031b8:	e010      	b.n	80031dc <setATIME+0x38>
	}

	//uint8_t data[] = {as7341.atime.address, atime_value};
	//set atime on AS7341
	//uint8_t data[] = {AS7341_ATIME, atime_value};
	errAS7341 = writeRegister(AS7341_ATIME, atime_value);
 80031ba:	79fb      	ldrb	r3, [r7, #7]
 80031bc:	4619      	mov	r1, r3
 80031be:	2081      	movs	r0, #129	; 0x81
 80031c0:	f000 fb2a 	bl	8003818 <writeRegister>
 80031c4:	4603      	mov	r3, r0
 80031c6:	461a      	mov	r2, r3
 80031c8:	4b06      	ldr	r3, [pc, #24]	; (80031e4 <setATIME+0x40>)
 80031ca:	701a      	strb	r2, [r3, #0]
	//status = HAL_I2C_Master_Transmit(&as7341.hi2c, as7341.writing_ID, data, sizeof(data), HAL_MAX_DELAY);
	//status = HAL_I2C_IsDeviceReady(&as7341.hi2c,as7341.writing_ID,10,200);

	as7341.atime.value = atime_value;
 80031cc:	79fb      	ldrb	r3, [r7, #7]
 80031ce:	b29a      	uxth	r2, r3
 80031d0:	4b05      	ldr	r3, [pc, #20]	; (80031e8 <setATIME+0x44>)
 80031d2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

	return errAS7341;
 80031d6:	4b03      	ldr	r3, [pc, #12]	; (80031e4 <setATIME+0x40>)
 80031d8:	f993 3000 	ldrsb.w	r3, [r3]
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3708      	adds	r7, #8
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	20000684 	.word	0x20000684
 80031e8:	20008dcc 	.word	0x20008dcc

080031ec <setGain>:

//TESTED
as7341_ReturnError_t setGain(uint8_t gain_value) {
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	4603      	mov	r3, r0
 80031f4:	71fb      	strb	r3, [r7, #7]
	//make sure GAIN is between 0 and 10
	if(gain_value<AS7341_GAIN_0_5X || gain_value>=AS7341_GAIN_512X){
 80031f6:	79fb      	ldrb	r3, [r7, #7]
 80031f8:	2b09      	cmp	r3, #9
 80031fa:	d902      	bls.n	8003202 <setGain+0x16>
		return AS7341_ERROR_ATIME_OUT_OF_RANGE;
 80031fc:	f06f 0301 	mvn.w	r3, #1
 8003200:	e00f      	b.n	8003222 <setGain+0x36>
	}

	//uint8_t data[] = {as7341.gain.address, gain_value};
	//set gain on AS7341
	//uint8_t data[] = {as7341.gain.address, gain_value};
	errAS7341 = writeRegister(AS7341_CFG1, gain_value);
 8003202:	79fb      	ldrb	r3, [r7, #7]
 8003204:	4619      	mov	r1, r3
 8003206:	20aa      	movs	r0, #170	; 0xaa
 8003208:	f000 fb06 	bl	8003818 <writeRegister>
 800320c:	4603      	mov	r3, r0
 800320e:	461a      	mov	r2, r3
 8003210:	4b06      	ldr	r3, [pc, #24]	; (800322c <setGain+0x40>)
 8003212:	701a      	strb	r2, [r3, #0]
	//status = HAL_I2C_Master_Transmit(&as7341.hi2c, as7341.writing_ID, data, sizeof(data), HAL_MAX_DELAY);
	//status = HAL_I2C_IsDeviceReady(&as7341.hi2c, as7341.writing_ID, 10, 200);

	as7341.gain.value = gain_value;
 8003214:	4a06      	ldr	r2, [pc, #24]	; (8003230 <setGain+0x44>)
 8003216:	79fb      	ldrb	r3, [r7, #7]
 8003218:	f882 3057 	strb.w	r3, [r2, #87]	; 0x57

	return errAS7341;
 800321c:	4b03      	ldr	r3, [pc, #12]	; (800322c <setGain+0x40>)
 800321e:	f993 3000 	ldrsb.w	r3, [r3]
}
 8003222:	4618      	mov	r0, r3
 8003224:	3708      	adds	r7, #8
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	20000684 	.word	0x20000684
 8003230:	20008dcc 	.word	0x20008dcc

08003234 <readAllChannels>:
	  as7341.rawToBasicCounts = raw / (gain_val * (as7341.atime.value + 1) * (as7341.astep.value + 1) * 2.78 / 1000);
	  return as7341.rawToBasicCounts;
}

//TESTED
as7341_ReturnError_t readAllChannels(uint16_t *readings_buffer) {
 8003234:	b580      	push	{r7, lr}
 8003236:	b086      	sub	sp, #24
 8003238:	af02      	add	r7, sp, #8
 800323a:	6078      	str	r0, [r7, #4]
	uint8_t regwrite[1];

	regwrite[0]=AS7341_CH0_DATA_L;
 800323c:	2395      	movs	r3, #149	; 0x95
 800323e:	733b      	strb	r3, [r7, #12]

    errAS7341 = setSMUXLowChannels(1);        /* Configure SMUX to read low channels */
 8003240:	2001      	movs	r0, #1
 8003242:	f000 fb15 	bl	8003870 <setSMUXLowChannels>
 8003246:	4603      	mov	r3, r0
 8003248:	461a      	mov	r2, r3
 800324a:	4b85      	ldr	r3, [pc, #532]	; (8003460 <readAllChannels+0x22c>)
 800324c:	701a      	strb	r2, [r3, #0]
    if(errAS7341){return errAS7341;}
 800324e:	4b84      	ldr	r3, [pc, #528]	; (8003460 <readAllChannels+0x22c>)
 8003250:	f993 3000 	ldrsb.w	r3, [r3]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d003      	beq.n	8003260 <readAllChannels+0x2c>
 8003258:	4b81      	ldr	r3, [pc, #516]	; (8003460 <readAllChannels+0x22c>)
 800325a:	f993 3000 	ldrsb.w	r3, [r3]
 800325e:	e0fa      	b.n	8003456 <readAllChannels+0x222>

    errAS7341 = enableSpectralMeasurement(1); /* Start integration */
 8003260:	2001      	movs	r0, #1
 8003262:	f000 f9e7 	bl	8003634 <enableSpectralMeasurement>
 8003266:	4603      	mov	r3, r0
 8003268:	461a      	mov	r2, r3
 800326a:	4b7d      	ldr	r3, [pc, #500]	; (8003460 <readAllChannels+0x22c>)
 800326c:	701a      	strb	r2, [r3, #0]
    if(errAS7341){return errAS7341;}
 800326e:	4b7c      	ldr	r3, [pc, #496]	; (8003460 <readAllChannels+0x22c>)
 8003270:	f993 3000 	ldrsb.w	r3, [r3]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d003      	beq.n	8003280 <readAllChannels+0x4c>
 8003278:	4b79      	ldr	r3, [pc, #484]	; (8003460 <readAllChannels+0x22c>)
 800327a:	f993 3000 	ldrsb.w	r3, [r3]
 800327e:	e0ea      	b.n	8003456 <readAllChannels+0x222>
    //osDelay(500); /* IMPORTANT NEED TO GIVE TIME FOR SPECTRO TO GET READY */

    errAS7341 = delayForData(0);                 /* I'll wait for you for all time */
 8003280:	2000      	movs	r0, #0
 8003282:	f000 f8f5 	bl	8003470 <delayForData>
 8003286:	4603      	mov	r3, r0
 8003288:	461a      	mov	r2, r3
 800328a:	4b75      	ldr	r3, [pc, #468]	; (8003460 <readAllChannels+0x22c>)
 800328c:	701a      	strb	r2, [r3, #0]
    if(errAS7341){return errAS7341;}
 800328e:	4b74      	ldr	r3, [pc, #464]	; (8003460 <readAllChannels+0x22c>)
 8003290:	f993 3000 	ldrsb.w	r3, [r3]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d003      	beq.n	80032a0 <readAllChannels+0x6c>
 8003298:	4b71      	ldr	r3, [pc, #452]	; (8003460 <readAllChannels+0x22c>)
 800329a:	f993 3000 	ldrsb.w	r3, [r3]
 800329e:	e0da      	b.n	8003456 <readAllChannels+0x222>


    errAS7341 = HAL_I2C_Master_Transmit(&as7341.hi2c, as7341.writing_ID, regwrite, 1, HAL_MAX_DELAY);
 80032a0:	4b70      	ldr	r3, [pc, #448]	; (8003464 <readAllChannels+0x230>)
 80032a2:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80032a6:	b299      	uxth	r1, r3
 80032a8:	f107 020c 	add.w	r2, r7, #12
 80032ac:	f04f 33ff 	mov.w	r3, #4294967295
 80032b0:	9300      	str	r3, [sp, #0]
 80032b2:	2301      	movs	r3, #1
 80032b4:	486b      	ldr	r0, [pc, #428]	; (8003464 <readAllChannels+0x230>)
 80032b6:	f007 fe9d 	bl	800aff4 <HAL_I2C_Master_Transmit>
 80032ba:	4603      	mov	r3, r0
 80032bc:	b25a      	sxtb	r2, r3
 80032be:	4b68      	ldr	r3, [pc, #416]	; (8003460 <readAllChannels+0x22c>)
 80032c0:	701a      	strb	r2, [r3, #0]
    errAS7341 = HAL_I2C_IsDeviceReady(&as7341.hi2c,as7341.writing_ID,10,200);
 80032c2:	4b68      	ldr	r3, [pc, #416]	; (8003464 <readAllChannels+0x230>)
 80032c4:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80032c8:	b299      	uxth	r1, r3
 80032ca:	23c8      	movs	r3, #200	; 0xc8
 80032cc:	220a      	movs	r2, #10
 80032ce:	4865      	ldr	r0, [pc, #404]	; (8003464 <readAllChannels+0x230>)
 80032d0:	f008 f87a 	bl	800b3c8 <HAL_I2C_IsDeviceReady>
 80032d4:	4603      	mov	r3, r0
 80032d6:	b25a      	sxtb	r2, r3
 80032d8:	4b61      	ldr	r3, [pc, #388]	; (8003460 <readAllChannels+0x22c>)
 80032da:	701a      	strb	r2, [r3, #0]

  	errAS7341 = HAL_I2C_Master_Transmit(&as7341.hi2c, as7341.writing_ID, regwrite, sizeof(regwrite), HAL_MAX_DELAY);
 80032dc:	4b61      	ldr	r3, [pc, #388]	; (8003464 <readAllChannels+0x230>)
 80032de:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80032e2:	b299      	uxth	r1, r3
 80032e4:	f107 020c 	add.w	r2, r7, #12
 80032e8:	f04f 33ff 	mov.w	r3, #4294967295
 80032ec:	9300      	str	r3, [sp, #0]
 80032ee:	2301      	movs	r3, #1
 80032f0:	485c      	ldr	r0, [pc, #368]	; (8003464 <readAllChannels+0x230>)
 80032f2:	f007 fe7f 	bl	800aff4 <HAL_I2C_Master_Transmit>
 80032f6:	4603      	mov	r3, r0
 80032f8:	b25a      	sxtb	r2, r3
 80032fa:	4b59      	ldr	r3, [pc, #356]	; (8003460 <readAllChannels+0x22c>)
 80032fc:	701a      	strb	r2, [r3, #0]
  	errAS7341 = HAL_I2C_IsDeviceReady(&as7341.hi2c,as7341.writing_ID,10,200);
 80032fe:	4b59      	ldr	r3, [pc, #356]	; (8003464 <readAllChannels+0x230>)
 8003300:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8003304:	b299      	uxth	r1, r3
 8003306:	23c8      	movs	r3, #200	; 0xc8
 8003308:	220a      	movs	r2, #10
 800330a:	4856      	ldr	r0, [pc, #344]	; (8003464 <readAllChannels+0x230>)
 800330c:	f008 f85c 	bl	800b3c8 <HAL_I2C_IsDeviceReady>
 8003310:	4603      	mov	r3, r0
 8003312:	b25a      	sxtb	r2, r3
 8003314:	4b52      	ldr	r3, [pc, #328]	; (8003460 <readAllChannels+0x22c>)
 8003316:	701a      	strb	r2, [r3, #0]
  	errAS7341 = HAL_I2C_Master_Receive(&as7341.hi2c, as7341.writing_ID, (uint8_t *)as7341._channel_readings, 12, HAL_MAX_DELAY);
 8003318:	4b52      	ldr	r3, [pc, #328]	; (8003464 <readAllChannels+0x230>)
 800331a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800331e:	b299      	uxth	r1, r3
 8003320:	f04f 33ff 	mov.w	r3, #4294967295
 8003324:	9300      	str	r3, [sp, #0]
 8003326:	230c      	movs	r3, #12
 8003328:	4a4f      	ldr	r2, [pc, #316]	; (8003468 <readAllChannels+0x234>)
 800332a:	484e      	ldr	r0, [pc, #312]	; (8003464 <readAllChannels+0x230>)
 800332c:	f007 ff56 	bl	800b1dc <HAL_I2C_Master_Receive>
 8003330:	4603      	mov	r3, r0
 8003332:	b25a      	sxtb	r2, r3
 8003334:	4b4a      	ldr	r3, [pc, #296]	; (8003460 <readAllChannels+0x22c>)
 8003336:	701a      	strb	r2, [r3, #0]

  	if(errAS7341){return errAS7341;}
 8003338:	4b49      	ldr	r3, [pc, #292]	; (8003460 <readAllChannels+0x22c>)
 800333a:	f993 3000 	ldrsb.w	r3, [r3]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d003      	beq.n	800334a <readAllChannels+0x116>
 8003342:	4b47      	ldr	r3, [pc, #284]	; (8003460 <readAllChannels+0x22c>)
 8003344:	f993 3000 	ldrsb.w	r3, [r3]
 8003348:	e085      	b.n	8003456 <readAllChannels+0x222>

  	errAS7341 = setSMUXLowChannels(0);       /* Configure SMUX to read high channels */
 800334a:	2000      	movs	r0, #0
 800334c:	f000 fa90 	bl	8003870 <setSMUXLowChannels>
 8003350:	4603      	mov	r3, r0
 8003352:	461a      	mov	r2, r3
 8003354:	4b42      	ldr	r3, [pc, #264]	; (8003460 <readAllChannels+0x22c>)
 8003356:	701a      	strb	r2, [r3, #0]
  	if(errAS7341){return errAS7341;}
 8003358:	4b41      	ldr	r3, [pc, #260]	; (8003460 <readAllChannels+0x22c>)
 800335a:	f993 3000 	ldrsb.w	r3, [r3]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d003      	beq.n	800336a <readAllChannels+0x136>
 8003362:	4b3f      	ldr	r3, [pc, #252]	; (8003460 <readAllChannels+0x22c>)
 8003364:	f993 3000 	ldrsb.w	r3, [r3]
 8003368:	e075      	b.n	8003456 <readAllChannels+0x222>

  	errAS7341 = enableSpectralMeasurement(1); /* Start integration */
 800336a:	2001      	movs	r0, #1
 800336c:	f000 f962 	bl	8003634 <enableSpectralMeasurement>
 8003370:	4603      	mov	r3, r0
 8003372:	461a      	mov	r2, r3
 8003374:	4b3a      	ldr	r3, [pc, #232]	; (8003460 <readAllChannels+0x22c>)
 8003376:	701a      	strb	r2, [r3, #0]
  	if(errAS7341){return errAS7341;}
 8003378:	4b39      	ldr	r3, [pc, #228]	; (8003460 <readAllChannels+0x22c>)
 800337a:	f993 3000 	ldrsb.w	r3, [r3]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d003      	beq.n	800338a <readAllChannels+0x156>
 8003382:	4b37      	ldr	r3, [pc, #220]	; (8003460 <readAllChannels+0x22c>)
 8003384:	f993 3000 	ldrsb.w	r3, [r3]
 8003388:	e065      	b.n	8003456 <readAllChannels+0x222>
  	//osDelay(500); /* IMPORTANT NEED TO GIVE TIME FOR SPECTRO TO GET READY */

  	errAS7341 = delayForData(0);                 /* I'll wait for you for all time */
 800338a:	2000      	movs	r0, #0
 800338c:	f000 f870 	bl	8003470 <delayForData>
 8003390:	4603      	mov	r3, r0
 8003392:	461a      	mov	r2, r3
 8003394:	4b32      	ldr	r3, [pc, #200]	; (8003460 <readAllChannels+0x22c>)
 8003396:	701a      	strb	r2, [r3, #0]
  	if(errAS7341){return errAS7341;}
 8003398:	4b31      	ldr	r3, [pc, #196]	; (8003460 <readAllChannels+0x22c>)
 800339a:	f993 3000 	ldrsb.w	r3, [r3]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d003      	beq.n	80033aa <readAllChannels+0x176>
 80033a2:	4b2f      	ldr	r3, [pc, #188]	; (8003460 <readAllChannels+0x22c>)
 80033a4:	f993 3000 	ldrsb.w	r3, [r3]
 80033a8:	e055      	b.n	8003456 <readAllChannels+0x222>

  	errAS7341 = HAL_I2C_Master_Transmit(&as7341.hi2c, as7341.writing_ID, regwrite, 1, HAL_MAX_DELAY);
 80033aa:	4b2e      	ldr	r3, [pc, #184]	; (8003464 <readAllChannels+0x230>)
 80033ac:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80033b0:	b299      	uxth	r1, r3
 80033b2:	f107 020c 	add.w	r2, r7, #12
 80033b6:	f04f 33ff 	mov.w	r3, #4294967295
 80033ba:	9300      	str	r3, [sp, #0]
 80033bc:	2301      	movs	r3, #1
 80033be:	4829      	ldr	r0, [pc, #164]	; (8003464 <readAllChannels+0x230>)
 80033c0:	f007 fe18 	bl	800aff4 <HAL_I2C_Master_Transmit>
 80033c4:	4603      	mov	r3, r0
 80033c6:	b25a      	sxtb	r2, r3
 80033c8:	4b25      	ldr	r3, [pc, #148]	; (8003460 <readAllChannels+0x22c>)
 80033ca:	701a      	strb	r2, [r3, #0]
  	errAS7341 = HAL_I2C_IsDeviceReady(&as7341.hi2c,as7341.writing_ID,10,200);
 80033cc:	4b25      	ldr	r3, [pc, #148]	; (8003464 <readAllChannels+0x230>)
 80033ce:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80033d2:	b299      	uxth	r1, r3
 80033d4:	23c8      	movs	r3, #200	; 0xc8
 80033d6:	220a      	movs	r2, #10
 80033d8:	4822      	ldr	r0, [pc, #136]	; (8003464 <readAllChannels+0x230>)
 80033da:	f007 fff5 	bl	800b3c8 <HAL_I2C_IsDeviceReady>
 80033de:	4603      	mov	r3, r0
 80033e0:	b25a      	sxtb	r2, r3
 80033e2:	4b1f      	ldr	r3, [pc, #124]	; (8003460 <readAllChannels+0x22c>)
 80033e4:	701a      	strb	r2, [r3, #0]

  	errAS7341 = HAL_I2C_Master_Transmit(&as7341.hi2c, as7341.writing_ID, regwrite, sizeof(regwrite), HAL_MAX_DELAY);
 80033e6:	4b1f      	ldr	r3, [pc, #124]	; (8003464 <readAllChannels+0x230>)
 80033e8:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80033ec:	b299      	uxth	r1, r3
 80033ee:	f107 020c 	add.w	r2, r7, #12
 80033f2:	f04f 33ff 	mov.w	r3, #4294967295
 80033f6:	9300      	str	r3, [sp, #0]
 80033f8:	2301      	movs	r3, #1
 80033fa:	481a      	ldr	r0, [pc, #104]	; (8003464 <readAllChannels+0x230>)
 80033fc:	f007 fdfa 	bl	800aff4 <HAL_I2C_Master_Transmit>
 8003400:	4603      	mov	r3, r0
 8003402:	b25a      	sxtb	r2, r3
 8003404:	4b16      	ldr	r3, [pc, #88]	; (8003460 <readAllChannels+0x22c>)
 8003406:	701a      	strb	r2, [r3, #0]
  	errAS7341 = HAL_I2C_IsDeviceReady(&as7341.hi2c,as7341.writing_ID,10,200);
 8003408:	4b16      	ldr	r3, [pc, #88]	; (8003464 <readAllChannels+0x230>)
 800340a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800340e:	b299      	uxth	r1, r3
 8003410:	23c8      	movs	r3, #200	; 0xc8
 8003412:	220a      	movs	r2, #10
 8003414:	4813      	ldr	r0, [pc, #76]	; (8003464 <readAllChannels+0x230>)
 8003416:	f007 ffd7 	bl	800b3c8 <HAL_I2C_IsDeviceReady>
 800341a:	4603      	mov	r3, r0
 800341c:	b25a      	sxtb	r2, r3
 800341e:	4b10      	ldr	r3, [pc, #64]	; (8003460 <readAllChannels+0x22c>)
 8003420:	701a      	strb	r2, [r3, #0]
  	errAS7341 = HAL_I2C_Master_Receive(&as7341.hi2c, as7341.writing_ID, (uint8_t *)&as7341._channel_readings[6], 12, HAL_MAX_DELAY);
 8003422:	4b10      	ldr	r3, [pc, #64]	; (8003464 <readAllChannels+0x230>)
 8003424:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8003428:	b299      	uxth	r1, r3
 800342a:	f04f 33ff 	mov.w	r3, #4294967295
 800342e:	9300      	str	r3, [sp, #0]
 8003430:	230c      	movs	r3, #12
 8003432:	4a0e      	ldr	r2, [pc, #56]	; (800346c <readAllChannels+0x238>)
 8003434:	480b      	ldr	r0, [pc, #44]	; (8003464 <readAllChannels+0x230>)
 8003436:	f007 fed1 	bl	800b1dc <HAL_I2C_Master_Receive>
 800343a:	4603      	mov	r3, r0
 800343c:	b25a      	sxtb	r2, r3
 800343e:	4b08      	ldr	r3, [pc, #32]	; (8003460 <readAllChannels+0x22c>)
 8003440:	701a      	strb	r2, [r3, #0]
  	if(errAS7341){return errAS7341;}
 8003442:	4b07      	ldr	r3, [pc, #28]	; (8003460 <readAllChannels+0x22c>)
 8003444:	f993 3000 	ldrsb.w	r3, [r3]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d003      	beq.n	8003454 <readAllChannels+0x220>
 800344c:	4b04      	ldr	r3, [pc, #16]	; (8003460 <readAllChannels+0x22c>)
 800344e:	f993 3000 	ldrsb.w	r3, [r3]
 8003452:	e000      	b.n	8003456 <readAllChannels+0x222>

	return AS7341_ERROR_NO;
 8003454:	2300      	movs	r3, #0
}
 8003456:	4618      	mov	r0, r3
 8003458:	3710      	adds	r7, #16
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	20000684 	.word	0x20000684
 8003464:	20008dcc 	.word	0x20008dcc
 8003468:	20008e30 	.word	0x20008e30
 800346c:	20008e3c 	.word	0x20008e3c

08003470 <delayForData>:

//TESTED
as7341_ReturnError_t delayForData(int waitTime) {
 8003470:	b580      	push	{r7, lr}
 8003472:	b082      	sub	sp, #8
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
	if(waitTime == 0){
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d10a      	bne.n	8003494 <delayForData+0x24>
		while(!getIsDataReady()) {
 800347e:	bf00      	nop
 8003480:	f000 f910 	bl	80036a4 <getIsDataReady>
 8003484:	4603      	mov	r3, r0
 8003486:	f083 0301 	eor.w	r3, r3, #1
 800348a:	b2db      	uxtb	r3, r3
 800348c:	2b00      	cmp	r3, #0
 800348e:	d1f7      	bne.n	8003480 <delayForData+0x10>
			/* TODO add a timeout */
		}
		return AS7341_ERROR_NO;
 8003490:	2300      	movs	r3, #0
 8003492:	e000      	b.n	8003496 <delayForData+0x26>
	}

	return AS7341_ERROR_NO;
 8003494:	2300      	movs	r3, #0
}
 8003496:	4618      	mov	r0, r3
 8003498:	3708      	adds	r7, #8
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
	...

080034a0 <getChannel>:

	//as7341._channel_readings[channel] = ((as7341._channel_readings[channel] & 0x00FF) << 8) | (as7341._channel_readings[channel]>>8);
	return AS7341_ERROR_NO;
}
//TESTED
uint16_t getChannel(as7341_color_channel_t channel) {
 80034a0:	b480      	push	{r7}
 80034a2:	b083      	sub	sp, #12
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	4603      	mov	r3, r0
 80034a8:	71fb      	strb	r3, [r7, #7]
	/*  Swap msb and lsb  */
	return (((as7341._channel_readings[channel] & 0x00FF) << 8) | (as7341._channel_readings[channel]>>8));
 80034aa:	79fb      	ldrb	r3, [r7, #7]
 80034ac:	4a0c      	ldr	r2, [pc, #48]	; (80034e0 <getChannel+0x40>)
 80034ae:	3330      	adds	r3, #48	; 0x30
 80034b0:	005b      	lsls	r3, r3, #1
 80034b2:	4413      	add	r3, r2
 80034b4:	889b      	ldrh	r3, [r3, #4]
 80034b6:	021b      	lsls	r3, r3, #8
 80034b8:	b21a      	sxth	r2, r3
 80034ba:	79fb      	ldrb	r3, [r7, #7]
 80034bc:	4908      	ldr	r1, [pc, #32]	; (80034e0 <getChannel+0x40>)
 80034be:	3330      	adds	r3, #48	; 0x30
 80034c0:	005b      	lsls	r3, r3, #1
 80034c2:	440b      	add	r3, r1
 80034c4:	889b      	ldrh	r3, [r3, #4]
 80034c6:	0a1b      	lsrs	r3, r3, #8
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	b21b      	sxth	r3, r3
 80034cc:	4313      	orrs	r3, r2
 80034ce:	b21b      	sxth	r3, r3
 80034d0:	b29b      	uxth	r3, r3
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	370c      	adds	r7, #12
 80034d6:	46bd      	mov	sp, r7
 80034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034dc:	4770      	bx	lr
 80034de:	bf00      	nop
 80034e0:	20008dcc 	.word	0x20008dcc

080034e4 <setup_F1F4_Clear_NIR>:
	  default:
	    return 0;
	  }
}

void setup_F1F4_Clear_NIR() {
 80034e4:	b580      	push	{r7, lr}
 80034e6:	af00      	add	r7, sp, #0
  // SMUX Config for F1,F2,F3,F4,NIR,Clear
  writeRegister((0x00), (0x30)); // F3 left set to ADC2
 80034e8:	2130      	movs	r1, #48	; 0x30
 80034ea:	2000      	movs	r0, #0
 80034ec:	f000 f994 	bl	8003818 <writeRegister>
  writeRegister((0x01), (0x01)); // F1 left set to ADC0
 80034f0:	2101      	movs	r1, #1
 80034f2:	2001      	movs	r0, #1
 80034f4:	f000 f990 	bl	8003818 <writeRegister>
  writeRegister((0x02), (0x00)); // Reserved or disabled
 80034f8:	2100      	movs	r1, #0
 80034fa:	2002      	movs	r0, #2
 80034fc:	f000 f98c 	bl	8003818 <writeRegister>
  writeRegister((0x03), (0x00)); // F8 left disabled
 8003500:	2100      	movs	r1, #0
 8003502:	2003      	movs	r0, #3
 8003504:	f000 f988 	bl	8003818 <writeRegister>
  writeRegister((0x04), (0x00)); // F6 left disabled
 8003508:	2100      	movs	r1, #0
 800350a:	2004      	movs	r0, #4
 800350c:	f000 f984 	bl	8003818 <writeRegister>
  writeRegister((0x05), (0x42)); // F4 left connected to ADC3/f2 left connected to ADC1
 8003510:	2142      	movs	r1, #66	; 0x42
 8003512:	2005      	movs	r0, #5
 8003514:	f000 f980 	bl	8003818 <writeRegister>
  writeRegister((0x06), (0x00)); // F5 left disbled
 8003518:	2100      	movs	r1, #0
 800351a:	2006      	movs	r0, #6
 800351c:	f000 f97c 	bl	8003818 <writeRegister>
  writeRegister((0x07), (0x00)); // F7 left disbled
 8003520:	2100      	movs	r1, #0
 8003522:	2007      	movs	r0, #7
 8003524:	f000 f978 	bl	8003818 <writeRegister>
  writeRegister((0x08), (0x50)); // CLEAR connected to ADC4
 8003528:	2150      	movs	r1, #80	; 0x50
 800352a:	2008      	movs	r0, #8
 800352c:	f000 f974 	bl	8003818 <writeRegister>
  writeRegister((0x09), (0x00)); // F5 right disabled
 8003530:	2100      	movs	r1, #0
 8003532:	2009      	movs	r0, #9
 8003534:	f000 f970 	bl	8003818 <writeRegister>
  writeRegister((0x0A), (0x00)); // F7 right disabled
 8003538:	2100      	movs	r1, #0
 800353a:	200a      	movs	r0, #10
 800353c:	f000 f96c 	bl	8003818 <writeRegister>
  writeRegister((0x0B), (0x00)); // Reserved or disabled
 8003540:	2100      	movs	r1, #0
 8003542:	200b      	movs	r0, #11
 8003544:	f000 f968 	bl	8003818 <writeRegister>
  writeRegister((0x0C), (0x20)); // F2 right connected to ADC1
 8003548:	2120      	movs	r1, #32
 800354a:	200c      	movs	r0, #12
 800354c:	f000 f964 	bl	8003818 <writeRegister>
  writeRegister((0x0D), (0x04)); // F4 right connected to ADC3
 8003550:	2104      	movs	r1, #4
 8003552:	200d      	movs	r0, #13
 8003554:	f000 f960 	bl	8003818 <writeRegister>
  writeRegister((0x0E), (0x00)); // F6/F8 right disabled
 8003558:	2100      	movs	r1, #0
 800355a:	200e      	movs	r0, #14
 800355c:	f000 f95c 	bl	8003818 <writeRegister>
  writeRegister((0x0F), (0x30)); // F3 right connected to AD2
 8003560:	2130      	movs	r1, #48	; 0x30
 8003562:	200f      	movs	r0, #15
 8003564:	f000 f958 	bl	8003818 <writeRegister>
  writeRegister((0x10), (0x01)); // F1 right connected to AD0
 8003568:	2101      	movs	r1, #1
 800356a:	2010      	movs	r0, #16
 800356c:	f000 f954 	bl	8003818 <writeRegister>
  writeRegister((0x11), (0x50)); // CLEAR right connected to AD4
 8003570:	2150      	movs	r1, #80	; 0x50
 8003572:	2011      	movs	r0, #17
 8003574:	f000 f950 	bl	8003818 <writeRegister>
  writeRegister((0x12), (0x00)); // Reserved or disabled
 8003578:	2100      	movs	r1, #0
 800357a:	2012      	movs	r0, #18
 800357c:	f000 f94c 	bl	8003818 <writeRegister>
  writeRegister((0x13), (0x06)); // NIR connected to ADC5
 8003580:	2106      	movs	r1, #6
 8003582:	2013      	movs	r0, #19
 8003584:	f000 f948 	bl	8003818 <writeRegister>
}
 8003588:	bf00      	nop
 800358a:	bd80      	pop	{r7, pc}

0800358c <setup_F5F8_Clear_NIR>:

void setup_F5F8_Clear_NIR() {
 800358c:	b580      	push	{r7, lr}
 800358e:	af00      	add	r7, sp, #0
  // SMUX Config for F5,F6,F7,F8,NIR,Clear
  writeRegister((0x00), (0x00)); // F3 left disable
 8003590:	2100      	movs	r1, #0
 8003592:	2000      	movs	r0, #0
 8003594:	f000 f940 	bl	8003818 <writeRegister>
  writeRegister((0x01), (0x00)); // F1 left disable
 8003598:	2100      	movs	r1, #0
 800359a:	2001      	movs	r0, #1
 800359c:	f000 f93c 	bl	8003818 <writeRegister>
  writeRegister((0x02), (0x00)); // reserved/disable
 80035a0:	2100      	movs	r1, #0
 80035a2:	2002      	movs	r0, #2
 80035a4:	f000 f938 	bl	8003818 <writeRegister>
  writeRegister((0x03), (0x40)); // F8 left connected to ADC3
 80035a8:	2140      	movs	r1, #64	; 0x40
 80035aa:	2003      	movs	r0, #3
 80035ac:	f000 f934 	bl	8003818 <writeRegister>
  writeRegister((0x04), (0x02)); // F6 left connected to ADC1
 80035b0:	2102      	movs	r1, #2
 80035b2:	2004      	movs	r0, #4
 80035b4:	f000 f930 	bl	8003818 <writeRegister>
  writeRegister((0x05), (0x00)); // F4/ F2 disabled
 80035b8:	2100      	movs	r1, #0
 80035ba:	2005      	movs	r0, #5
 80035bc:	f000 f92c 	bl	8003818 <writeRegister>
  writeRegister((0x06), (0x10)); // F5 left connected to ADC0
 80035c0:	2110      	movs	r1, #16
 80035c2:	2006      	movs	r0, #6
 80035c4:	f000 f928 	bl	8003818 <writeRegister>
  writeRegister((0x07), (0x03)); // F7 left connected to ADC2
 80035c8:	2103      	movs	r1, #3
 80035ca:	2007      	movs	r0, #7
 80035cc:	f000 f924 	bl	8003818 <writeRegister>
  writeRegister((0x08), (0x50)); // CLEAR Connected to ADC4
 80035d0:	2150      	movs	r1, #80	; 0x50
 80035d2:	2008      	movs	r0, #8
 80035d4:	f000 f920 	bl	8003818 <writeRegister>
  writeRegister((0x09), (0x10)); // F5 right connected to ADC0
 80035d8:	2110      	movs	r1, #16
 80035da:	2009      	movs	r0, #9
 80035dc:	f000 f91c 	bl	8003818 <writeRegister>
  writeRegister((0x0A), (0x03)); // F7 right connected to ADC2
 80035e0:	2103      	movs	r1, #3
 80035e2:	200a      	movs	r0, #10
 80035e4:	f000 f918 	bl	8003818 <writeRegister>
  writeRegister((0x0B), (0x00)); // Reserved or disabled
 80035e8:	2100      	movs	r1, #0
 80035ea:	200b      	movs	r0, #11
 80035ec:	f000 f914 	bl	8003818 <writeRegister>
  writeRegister((0x0C), (0x00)); // F2 right disabled
 80035f0:	2100      	movs	r1, #0
 80035f2:	200c      	movs	r0, #12
 80035f4:	f000 f910 	bl	8003818 <writeRegister>
  writeRegister((0x0D), (0x00)); // F4 right disabled
 80035f8:	2100      	movs	r1, #0
 80035fa:	200d      	movs	r0, #13
 80035fc:	f000 f90c 	bl	8003818 <writeRegister>
  writeRegister((0x0E), (0x24)); // F8 right connected to ADC2/ F6 right connected to ADC1
 8003600:	2124      	movs	r1, #36	; 0x24
 8003602:	200e      	movs	r0, #14
 8003604:	f000 f908 	bl	8003818 <writeRegister>
  writeRegister((0x0F), (0x00)); // F3 right disabled
 8003608:	2100      	movs	r1, #0
 800360a:	200f      	movs	r0, #15
 800360c:	f000 f904 	bl	8003818 <writeRegister>
  writeRegister((0x10), (0x00)); // F1 right disabled
 8003610:	2100      	movs	r1, #0
 8003612:	2010      	movs	r0, #16
 8003614:	f000 f900 	bl	8003818 <writeRegister>
  writeRegister((0x11), (0x50)); // CLEAR right connected to AD4
 8003618:	2150      	movs	r1, #80	; 0x50
 800361a:	2011      	movs	r0, #17
 800361c:	f000 f8fc 	bl	8003818 <writeRegister>
  writeRegister((0x12), (0x00)); // Reserved or disabled
 8003620:	2100      	movs	r1, #0
 8003622:	2012      	movs	r0, #18
 8003624:	f000 f8f8 	bl	8003818 <writeRegister>
  writeRegister((0x13), (0x06)); // NIR connected to ADC5
 8003628:	2106      	movs	r1, #6
 800362a:	2013      	movs	r0, #19
 800362c:	f000 f8f4 	bl	8003818 <writeRegister>
}
 8003630:	bf00      	nop
 8003632:	bd80      	pop	{r7, pc}

08003634 <enableSpectralMeasurement>:
	uint8_t regWrite[] = {AS7341_ENABLE, 0x01}; //PON to 1
	while(HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, regWrite, sizeof(regWrite), HAL_MAX_DELAY) != HAL_OK);
	while(HAL_I2C_IsDeviceReady(&as7341.hi2c,0x72,10,200) != HAL_OK);
}

as7341_ReturnError_t enableSpectralMeasurement(bool enable_measurement) {
 8003634:	b580      	push	{r7, lr}
 8003636:	b086      	sub	sp, #24
 8003638:	af02      	add	r7, sp, #8
 800363a:	4603      	mov	r3, r0
 800363c:	71fb      	strb	r3, [r7, #7]
	uint8_t regwrite[2];
	regwrite[0] = AS7341_ENABLE;
 800363e:	2380      	movs	r3, #128	; 0x80
 8003640:	733b      	strb	r3, [r7, #12]

	/*
	 * 	   Changing the n_th bit to x
	 *     (number & ~(1UL << n)) will clear the nth bit and (x << n) will set the nth bit to x
	 */
	as7341_enable_reg = (as7341_enable_reg & ~(1UL << 0x01)) | (enable_measurement << 0x01); /* setting as7341_enable_reg bit 0x01 SP_EN to enable_measurement  */
 8003642:	4b16      	ldr	r3, [pc, #88]	; (800369c <enableSpectralMeasurement+0x68>)
 8003644:	781b      	ldrb	r3, [r3, #0]
 8003646:	f023 0302 	bic.w	r3, r3, #2
 800364a:	b2da      	uxtb	r2, r3
 800364c:	79fb      	ldrb	r3, [r7, #7]
 800364e:	005b      	lsls	r3, r3, #1
 8003650:	b2db      	uxtb	r3, r3
 8003652:	4313      	orrs	r3, r2
 8003654:	b2da      	uxtb	r2, r3
 8003656:	4b11      	ldr	r3, [pc, #68]	; (800369c <enableSpectralMeasurement+0x68>)
 8003658:	701a      	strb	r2, [r3, #0]
	regwrite[1] = as7341_enable_reg;
 800365a:	4b10      	ldr	r3, [pc, #64]	; (800369c <enableSpectralMeasurement+0x68>)
 800365c:	781b      	ldrb	r3, [r3, #0]
 800365e:	737b      	strb	r3, [r7, #13]
	while(HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, regwrite, sizeof(regwrite), HAL_MAX_DELAY)!=HAL_OK);
 8003660:	bf00      	nop
 8003662:	f107 020c 	add.w	r2, r7, #12
 8003666:	f04f 33ff 	mov.w	r3, #4294967295
 800366a:	9300      	str	r3, [sp, #0]
 800366c:	2302      	movs	r3, #2
 800366e:	2172      	movs	r1, #114	; 0x72
 8003670:	480b      	ldr	r0, [pc, #44]	; (80036a0 <enableSpectralMeasurement+0x6c>)
 8003672:	f007 fcbf 	bl	800aff4 <HAL_I2C_Master_Transmit>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d1f2      	bne.n	8003662 <enableSpectralMeasurement+0x2e>
	while(HAL_I2C_IsDeviceReady(&as7341.hi2c,0x72,10,200)!=HAL_OK);
 800367c:	bf00      	nop
 800367e:	23c8      	movs	r3, #200	; 0xc8
 8003680:	220a      	movs	r2, #10
 8003682:	2172      	movs	r1, #114	; 0x72
 8003684:	4806      	ldr	r0, [pc, #24]	; (80036a0 <enableSpectralMeasurement+0x6c>)
 8003686:	f007 fe9f 	bl	800b3c8 <HAL_I2C_IsDeviceReady>
 800368a:	4603      	mov	r3, r0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d1f6      	bne.n	800367e <enableSpectralMeasurement+0x4a>

  return AS7341_ERROR_NO;
 8003690:	2300      	movs	r3, #0
}
 8003692:	4618      	mov	r0, r3
 8003694:	3710      	adds	r7, #16
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	20000685 	.word	0x20000685
 80036a0:	20008dcc 	.word	0x20008dcc

080036a4 <getIsDataReady>:
	uint8_t regwrite[]={AS7341_ENABLE,0x00}; //PON to 1
	while(HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, regwrite, sizeof(regwrite), HAL_MAX_DELAY) != HAL_OK);
	while(HAL_I2C_IsDeviceReady(&as7341.hi2c,0x72,10,200)!=HAL_OK);
}

bool getIsDataReady(){
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b084      	sub	sp, #16
 80036a8:	af02      	add	r7, sp, #8
	uint8_t regwrite[2];
	uint8_t regRead[1];

	regwrite[0] = AS7341_STATUS2;
 80036aa:	23a3      	movs	r3, #163	; 0xa3
 80036ac:	713b      	strb	r3, [r7, #4]
	status = HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, regwrite, 1, HAL_MAX_DELAY);
 80036ae:	1d3a      	adds	r2, r7, #4
 80036b0:	f04f 33ff 	mov.w	r3, #4294967295
 80036b4:	9300      	str	r3, [sp, #0]
 80036b6:	2301      	movs	r3, #1
 80036b8:	2172      	movs	r1, #114	; 0x72
 80036ba:	4820      	ldr	r0, [pc, #128]	; (800373c <getIsDataReady+0x98>)
 80036bc:	f007 fc9a 	bl	800aff4 <HAL_I2C_Master_Transmit>
 80036c0:	4603      	mov	r3, r0
 80036c2:	461a      	mov	r2, r3
 80036c4:	4b1e      	ldr	r3, [pc, #120]	; (8003740 <getIsDataReady+0x9c>)
 80036c6:	701a      	strb	r2, [r3, #0]
	status = HAL_I2C_IsDeviceReady(&as7341.hi2c,0x72,10,200);
 80036c8:	23c8      	movs	r3, #200	; 0xc8
 80036ca:	220a      	movs	r2, #10
 80036cc:	2172      	movs	r1, #114	; 0x72
 80036ce:	481b      	ldr	r0, [pc, #108]	; (800373c <getIsDataReady+0x98>)
 80036d0:	f007 fe7a 	bl	800b3c8 <HAL_I2C_IsDeviceReady>
 80036d4:	4603      	mov	r3, r0
 80036d6:	461a      	mov	r2, r3
 80036d8:	4b19      	ldr	r3, [pc, #100]	; (8003740 <getIsDataReady+0x9c>)
 80036da:	701a      	strb	r2, [r3, #0]
	status = HAL_I2C_Master_Receive(&as7341.hi2c, as7341.writing_ID, regRead, sizeof(regRead), HAL_MAX_DELAY);
 80036dc:	4b17      	ldr	r3, [pc, #92]	; (800373c <getIsDataReady+0x98>)
 80036de:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80036e2:	b299      	uxth	r1, r3
 80036e4:	463a      	mov	r2, r7
 80036e6:	f04f 33ff 	mov.w	r3, #4294967295
 80036ea:	9300      	str	r3, [sp, #0]
 80036ec:	2301      	movs	r3, #1
 80036ee:	4813      	ldr	r0, [pc, #76]	; (800373c <getIsDataReady+0x98>)
 80036f0:	f007 fd74 	bl	800b1dc <HAL_I2C_Master_Receive>
 80036f4:	4603      	mov	r3, r0
 80036f6:	461a      	mov	r2, r3
 80036f8:	4b11      	ldr	r3, [pc, #68]	; (8003740 <getIsDataReady+0x9c>)
 80036fa:	701a      	strb	r2, [r3, #0]
	 *  register clears that status bit. In this way, the user should read the STATUS register, handle all
	 *  indicated event(s) and then write the register value back to STATUS to clear the handled events.
	 *  Writing 0 will not clear those bits if they have a value of 1, which means that new events that
	 *  occurred since the last read of the STATUS register will not be accidentally cleared.
	 */
	if(regRead[0]>>6){
 80036fc:	783b      	ldrb	r3, [r7, #0]
 80036fe:	099b      	lsrs	r3, r3, #6
 8003700:	b2db      	uxtb	r3, r3
 8003702:	2b00      	cmp	r3, #0
 8003704:	d00e      	beq.n	8003724 <getIsDataReady+0x80>
    	regwrite[1] = regRead[0];
 8003706:	783b      	ldrb	r3, [r7, #0]
 8003708:	717b      	strb	r3, [r7, #5]
    	status = HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, regwrite, sizeof(regwrite), HAL_MAX_DELAY);
 800370a:	1d3a      	adds	r2, r7, #4
 800370c:	f04f 33ff 	mov.w	r3, #4294967295
 8003710:	9300      	str	r3, [sp, #0]
 8003712:	2302      	movs	r3, #2
 8003714:	2172      	movs	r1, #114	; 0x72
 8003716:	4809      	ldr	r0, [pc, #36]	; (800373c <getIsDataReady+0x98>)
 8003718:	f007 fc6c 	bl	800aff4 <HAL_I2C_Master_Transmit>
 800371c:	4603      	mov	r3, r0
 800371e:	461a      	mov	r2, r3
 8003720:	4b07      	ldr	r3, [pc, #28]	; (8003740 <getIsDataReady+0x9c>)
 8003722:	701a      	strb	r2, [r3, #0]
    }

    return (regRead[0]>>6);
 8003724:	783b      	ldrb	r3, [r7, #0]
 8003726:	099b      	lsrs	r3, r3, #6
 8003728:	b2db      	uxtb	r3, r3
 800372a:	2b00      	cmp	r3, #0
 800372c:	bf14      	ite	ne
 800372e:	2301      	movne	r3, #1
 8003730:	2300      	moveq	r3, #0
 8003732:	b2db      	uxtb	r3, r3
}
 8003734:	4618      	mov	r0, r3
 8003736:	3708      	adds	r7, #8
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}
 800373c:	20008dcc 	.word	0x20008dcc
 8003740:	20008e4c 	.word	0x20008e4c

08003744 <enableSMUX>:
	while(HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, regWrite, sizeof(regWrite), HAL_MAX_DELAY) != HAL_OK);
	while(HAL_I2C_IsDeviceReady(&as7341.hi2c,0x72,10,200)!=HAL_OK);
	return 1;
}*/

bool enableSMUX() {
 8003744:	b580      	push	{r7, lr}
 8003746:	b084      	sub	sp, #16
 8003748:	af02      	add	r7, sp, #8

	/*
	 * 	   Changing the n_th bit to x
	 *     (number & ~(1UL << n)) will clear the nth bit and (x << n) will set the nth bit to x
	 */
	as7341_enable_reg = (as7341_enable_reg & ~(1UL << 0x04)) | (0x01 << 0x04); /* setting as7341_enable_reg bit 0x04 SMUXEN to 0x01 (activate)  */
 800374a:	4b18      	ldr	r3, [pc, #96]	; (80037ac <enableSMUX+0x68>)
 800374c:	781b      	ldrb	r3, [r3, #0]
 800374e:	f043 0310 	orr.w	r3, r3, #16
 8003752:	b2da      	uxtb	r2, r3
 8003754:	4b15      	ldr	r3, [pc, #84]	; (80037ac <enableSMUX+0x68>)
 8003756:	701a      	strb	r2, [r3, #0]
	status = writeRegister(AS7341_ENABLE, as7341_enable_reg);
 8003758:	4b14      	ldr	r3, [pc, #80]	; (80037ac <enableSMUX+0x68>)
 800375a:	781b      	ldrb	r3, [r3, #0]
 800375c:	4619      	mov	r1, r3
 800375e:	2080      	movs	r0, #128	; 0x80
 8003760:	f000 f85a 	bl	8003818 <writeRegister>
 8003764:	4603      	mov	r3, r0
 8003766:	b2da      	uxtb	r2, r3
 8003768:	4b11      	ldr	r3, [pc, #68]	; (80037b0 <enableSMUX+0x6c>)
 800376a:	701a      	strb	r2, [r3, #0]

	regwrite[0] = AS7341_ENABLE;
 800376c:	2380      	movs	r3, #128	; 0x80
 800376e:	713b      	strb	r3, [r7, #4]
		 * To read a register, it must be selected with an I2C write operation by sending the appropriate register pointer
		 * (Note that if you have written this register right before the read then you do not have to send again its address to the pointer register,
		 * as you have already set it during write). Then with an I2C read operation.
		 *
		 * */
		status = HAL_I2C_Master_Receive(&as7341.hi2c, 0x72, regRead, sizeof(regRead), HAL_MAX_DELAY);
 8003770:	463a      	mov	r2, r7
 8003772:	f04f 33ff 	mov.w	r3, #4294967295
 8003776:	9300      	str	r3, [sp, #0]
 8003778:	2301      	movs	r3, #1
 800377a:	2172      	movs	r1, #114	; 0x72
 800377c:	480d      	ldr	r0, [pc, #52]	; (80037b4 <enableSMUX+0x70>)
 800377e:	f007 fd2d 	bl	800b1dc <HAL_I2C_Master_Receive>
 8003782:	4603      	mov	r3, r0
 8003784:	461a      	mov	r2, r3
 8003786:	4b0a      	ldr	r3, [pc, #40]	; (80037b0 <enableSMUX+0x6c>)
 8003788:	701a      	strb	r2, [r3, #0]
	}while((regRead[0]>>4)!=0x01); /* TODO add timeout */
 800378a:	783b      	ldrb	r3, [r7, #0]
 800378c:	091b      	lsrs	r3, r3, #4
 800378e:	b2db      	uxtb	r3, r3
 8003790:	2b01      	cmp	r3, #1
 8003792:	d1ed      	bne.n	8003770 <enableSMUX+0x2c>

    return status;
 8003794:	4b06      	ldr	r3, [pc, #24]	; (80037b0 <enableSMUX+0x6c>)
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	2b00      	cmp	r3, #0
 800379a:	bf14      	ite	ne
 800379c:	2301      	movne	r3, #1
 800379e:	2300      	moveq	r3, #0
 80037a0:	b2db      	uxtb	r3, r3
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3708      	adds	r7, #8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	20000685 	.word	0x20000685
 80037b0:	20008e4c 	.word	0x20008e4c
 80037b4:	20008dcc 	.word	0x20008dcc

080037b8 <setSMUXCommand>:
	while(HAL_I2C_Master_Receive(&as7341.hi2c, 0x72, read, sizeof(read), HAL_MAX_DELAY)!= HAL_OK);

	return read[0];
}

bool setSMUXCommand(as7341_smux_cmd_t command) {
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b086      	sub	sp, #24
 80037bc:	af02      	add	r7, sp, #8
 80037be:	4603      	mov	r3, r0
 80037c0:	71fb      	strb	r3, [r7, #7]
	uint8_t regwrite[2];
	status = 0; /* TODO check if needs to be set to 0 */
 80037c2:	4b13      	ldr	r3, [pc, #76]	; (8003810 <setSMUXCommand+0x58>)
 80037c4:	2200      	movs	r2, #0
 80037c6:	701a      	strb	r2, [r3, #0]

	regwrite[0] = AS7341_CFG6;
 80037c8:	23af      	movs	r3, #175	; 0xaf
 80037ca:	733b      	strb	r3, [r7, #12]
	regwrite[1] = command<<3;
 80037cc:	79fb      	ldrb	r3, [r7, #7]
 80037ce:	00db      	lsls	r3, r3, #3
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	737b      	strb	r3, [r7, #13]
	while(HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, regwrite, sizeof(regwrite), HAL_MAX_DELAY)!=HAL_OK);
 80037d4:	bf00      	nop
 80037d6:	f107 020c 	add.w	r2, r7, #12
 80037da:	f04f 33ff 	mov.w	r3, #4294967295
 80037de:	9300      	str	r3, [sp, #0]
 80037e0:	2302      	movs	r3, #2
 80037e2:	2172      	movs	r1, #114	; 0x72
 80037e4:	480b      	ldr	r0, [pc, #44]	; (8003814 <setSMUXCommand+0x5c>)
 80037e6:	f007 fc05 	bl	800aff4 <HAL_I2C_Master_Transmit>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d1f2      	bne.n	80037d6 <setSMUXCommand+0x1e>
	while(HAL_I2C_IsDeviceReady(&as7341.hi2c,0x72,10,200)!=HAL_OK);
 80037f0:	bf00      	nop
 80037f2:	23c8      	movs	r3, #200	; 0xc8
 80037f4:	220a      	movs	r2, #10
 80037f6:	2172      	movs	r1, #114	; 0x72
 80037f8:	4806      	ldr	r0, [pc, #24]	; (8003814 <setSMUXCommand+0x5c>)
 80037fa:	f007 fde5 	bl	800b3c8 <HAL_I2C_IsDeviceReady>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d1f6      	bne.n	80037f2 <setSMUXCommand+0x3a>

	return AS7341_ERROR_NO;
 8003804:	2300      	movs	r3, #0
}
 8003806:	4618      	mov	r0, r3
 8003808:	3710      	adds	r7, #16
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	20008e4c 	.word	0x20008e4c
 8003814:	20008dcc 	.word	0x20008dcc

08003818 <writeRegister>:

as7341_ReturnError_t writeRegister(uint8_t addr, uint8_t val) {
 8003818:	b580      	push	{r7, lr}
 800381a:	b086      	sub	sp, #24
 800381c:	af02      	add	r7, sp, #8
 800381e:	4603      	mov	r3, r0
 8003820:	460a      	mov	r2, r1
 8003822:	71fb      	strb	r3, [r7, #7]
 8003824:	4613      	mov	r3, r2
 8003826:	71bb      	strb	r3, [r7, #6]
	uint8_t data[] = {addr, val};
 8003828:	79fb      	ldrb	r3, [r7, #7]
 800382a:	733b      	strb	r3, [r7, #12]
 800382c:	79bb      	ldrb	r3, [r7, #6]
 800382e:	737b      	strb	r3, [r7, #13]
	while(HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, data, sizeof(data), HAL_MAX_DELAY) != HAL_OK);
 8003830:	bf00      	nop
 8003832:	f107 020c 	add.w	r2, r7, #12
 8003836:	f04f 33ff 	mov.w	r3, #4294967295
 800383a:	9300      	str	r3, [sp, #0]
 800383c:	2302      	movs	r3, #2
 800383e:	2172      	movs	r1, #114	; 0x72
 8003840:	480a      	ldr	r0, [pc, #40]	; (800386c <writeRegister+0x54>)
 8003842:	f007 fbd7 	bl	800aff4 <HAL_I2C_Master_Transmit>
 8003846:	4603      	mov	r3, r0
 8003848:	2b00      	cmp	r3, #0
 800384a:	d1f2      	bne.n	8003832 <writeRegister+0x1a>
	while(HAL_I2C_IsDeviceReady(&as7341.hi2c,0x72,10,200)!=HAL_OK);
 800384c:	bf00      	nop
 800384e:	23c8      	movs	r3, #200	; 0xc8
 8003850:	220a      	movs	r2, #10
 8003852:	2172      	movs	r1, #114	; 0x72
 8003854:	4805      	ldr	r0, [pc, #20]	; (800386c <writeRegister+0x54>)
 8003856:	f007 fdb7 	bl	800b3c8 <HAL_I2C_IsDeviceReady>
 800385a:	4603      	mov	r3, r0
 800385c:	2b00      	cmp	r3, #0
 800385e:	d1f6      	bne.n	800384e <writeRegister+0x36>
	return AS7341_ERROR_NO;
 8003860:	2300      	movs	r3, #0
}
 8003862:	4618      	mov	r0, r3
 8003864:	3710      	adds	r7, #16
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	20008dcc 	.word	0x20008dcc

08003870 <setSMUXLowChannels>:
	status = HAL_I2C_Master_Receive(&as7341.hi2c, as7341.writing_ID, &as7341.astep.value, 1, HAL_MAX_DELAY);
	return AS7341_ERROR_NO;
}

*/
as7341_ReturnError_t setSMUXLowChannels(bool f1_f4) {
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
 8003876:	4603      	mov	r3, r0
 8003878:	71fb      	strb	r3, [r7, #7]
  as7341_ReturnError_t err = AS7341_ERROR_NO;
 800387a:	2300      	movs	r3, #0
 800387c:	73fb      	strb	r3, [r7, #15]
  err = enableSpectralMeasurement(0);
 800387e:	2000      	movs	r0, #0
 8003880:	f7ff fed8 	bl	8003634 <enableSpectralMeasurement>
 8003884:	4603      	mov	r3, r0
 8003886:	73fb      	strb	r3, [r7, #15]
  err = setSMUXCommand(AS7341_SMUX_CMD_WRITE);
 8003888:	2002      	movs	r0, #2
 800388a:	f7ff ff95 	bl	80037b8 <setSMUXCommand>
 800388e:	4603      	mov	r3, r0
 8003890:	73fb      	strb	r3, [r7, #15]
  if (f1_f4) {
 8003892:	79fb      	ldrb	r3, [r7, #7]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d002      	beq.n	800389e <setSMUXLowChannels+0x2e>
    setup_F1F4_Clear_NIR();
 8003898:	f7ff fe24 	bl	80034e4 <setup_F1F4_Clear_NIR>
 800389c:	e001      	b.n	80038a2 <setSMUXLowChannels+0x32>
  } else {
    setup_F5F8_Clear_NIR();
 800389e:	f7ff fe75 	bl	800358c <setup_F5F8_Clear_NIR>
  }
  err = enableSMUX();
 80038a2:	f7ff ff4f 	bl	8003744 <enableSMUX>
 80038a6:	4603      	mov	r3, r0
 80038a8:	73fb      	strb	r3, [r7, #15]
  return err;
 80038aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3710      	adds	r7, #16
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
	...

080038b8 <CO_ODF_1003>:
 * Function for accessing _Pre-Defined Error Field_ (index 0x1003) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_1003(CO_ODF_arg_t *ODF_arg);
static CO_SDO_abortCode_t CO_ODF_1003(CO_ODF_arg_t *ODF_arg){
 80038b8:	b480      	push	{r7}
 80038ba:	b087      	sub	sp, #28
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
    CO_EMpr_t *emPr;
    uint8_t value;
    CO_SDO_abortCode_t ret = CO_SDO_AB_NONE;
 80038c0:	2300      	movs	r3, #0
 80038c2:	617b      	str	r3, [r7, #20]

    emPr = (CO_EMpr_t*) ODF_arg->object;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	613b      	str	r3, [r7, #16]
    value = ODF_arg->data[0];
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	781b      	ldrb	r3, [r3, #0]
 80038d0:	73fb      	strb	r3, [r7, #15]

    if(ODF_arg->reading){
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	7ddb      	ldrb	r3, [r3, #23]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d016      	beq.n	8003908 <CO_ODF_1003+0x50>
        uint8_t noOfErrors;
        noOfErrors = emPr->preDefErrNoOfErrors;
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	7a5b      	ldrb	r3, [r3, #9]
 80038de:	73bb      	strb	r3, [r7, #14]

        if(ODF_arg->subIndex == 0U){
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	7d9b      	ldrb	r3, [r3, #22]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d104      	bne.n	80038f2 <CO_ODF_1003+0x3a>
            ODF_arg->data[0] = noOfErrors;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	7bba      	ldrb	r2, [r7, #14]
 80038ee:	701a      	strb	r2, [r3, #0]
 80038f0:	e01a      	b.n	8003928 <CO_ODF_1003+0x70>
        }
        else if(ODF_arg->subIndex > noOfErrors){
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	7d9b      	ldrb	r3, [r3, #22]
 80038f6:	7bba      	ldrb	r2, [r7, #14]
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d202      	bcs.n	8003902 <CO_ODF_1003+0x4a>
            ret = CO_SDO_AB_NO_DATA;
 80038fc:	4b0e      	ldr	r3, [pc, #56]	; (8003938 <CO_ODF_1003+0x80>)
 80038fe:	617b      	str	r3, [r7, #20]
 8003900:	e012      	b.n	8003928 <CO_ODF_1003+0x70>
        }
        else{
            ret = CO_SDO_AB_NONE;
 8003902:	2300      	movs	r3, #0
 8003904:	617b      	str	r3, [r7, #20]
 8003906:	e00f      	b.n	8003928 <CO_ODF_1003+0x70>
        }
    }
    else{
        /* only '0' may be written to subIndex 0 */
        if(ODF_arg->subIndex == 0U){
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	7d9b      	ldrb	r3, [r3, #22]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d109      	bne.n	8003924 <CO_ODF_1003+0x6c>
            if(value == 0U){
 8003910:	7bfb      	ldrb	r3, [r7, #15]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d103      	bne.n	800391e <CO_ODF_1003+0x66>
                emPr->preDefErrNoOfErrors = 0U;
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	2200      	movs	r2, #0
 800391a:	725a      	strb	r2, [r3, #9]
 800391c:	e004      	b.n	8003928 <CO_ODF_1003+0x70>
            }
            else{
                ret = CO_SDO_AB_INVALID_VALUE;
 800391e:	4b07      	ldr	r3, [pc, #28]	; (800393c <CO_ODF_1003+0x84>)
 8003920:	617b      	str	r3, [r7, #20]
 8003922:	e001      	b.n	8003928 <CO_ODF_1003+0x70>
            }
        }
        else{
            ret = CO_SDO_AB_READONLY;
 8003924:	4b06      	ldr	r3, [pc, #24]	; (8003940 <CO_ODF_1003+0x88>)
 8003926:	617b      	str	r3, [r7, #20]
        }
    }

    return ret;
 8003928:	697b      	ldr	r3, [r7, #20]
}
 800392a:	4618      	mov	r0, r3
 800392c:	371c      	adds	r7, #28
 800392e:	46bd      	mov	sp, r7
 8003930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop
 8003938:	08000024 	.word	0x08000024
 800393c:	06090030 	.word	0x06090030
 8003940:	06010002 	.word	0x06010002

08003944 <CO_ODF_1014>:
 * Function for accessing _COB ID EMCY_ (index 0x1014) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_1014(CO_ODF_arg_t *ODF_arg);
static CO_SDO_abortCode_t CO_ODF_1014(CO_ODF_arg_t *ODF_arg){
 8003944:	b580      	push	{r7, lr}
 8003946:	b086      	sub	sp, #24
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
    uint8_t *nodeId;
    uint32_t value;
    CO_SDO_abortCode_t ret = CO_SDO_AB_NONE;
 800394c:	2300      	movs	r3, #0
 800394e:	617b      	str	r3, [r7, #20]

    nodeId = (uint8_t*) ODF_arg->object;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	613b      	str	r3, [r7, #16]
    value = CO_getUint32(ODF_arg->data);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	4618      	mov	r0, r3
 800395c:	f002 f932 	bl	8005bc4 <CO_getUint32>
 8003960:	60f8      	str	r0, [r7, #12]

    /* add nodeId to the value */
    if(ODF_arg->reading){
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	7ddb      	ldrb	r3, [r3, #23]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d00a      	beq.n	8003980 <CO_ODF_1014+0x3c>
        CO_setUint32(ODF_arg->data, value + *nodeId);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685a      	ldr	r2, [r3, #4]
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	781b      	ldrb	r3, [r3, #0]
 8003972:	4619      	mov	r1, r3
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	440b      	add	r3, r1
 8003978:	4619      	mov	r1, r3
 800397a:	4610      	mov	r0, r2
 800397c:	f002 f939 	bl	8005bf2 <CO_setUint32>
    }

    return ret;
 8003980:	697b      	ldr	r3, [r7, #20]
}
 8003982:	4618      	mov	r0, r3
 8003984:	3718      	adds	r7, #24
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
	...

0800398c <CO_EM_init>:
        uint32_t               *preDefErr,
        uint8_t                 preDefErrSize,
        CO_CANmodule_t         *CANdev,
        uint16_t                CANdevTxIdx,
        uint16_t                CANidTxEM)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b088      	sub	sp, #32
 8003990:	af02      	add	r7, sp, #8
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	60b9      	str	r1, [r7, #8]
 8003996:	607a      	str	r2, [r7, #4]
 8003998:	603b      	str	r3, [r7, #0]
    uint8_t i;

    /* verify arguments */
    if(em==NULL || emPr==NULL || SDO==NULL || errorStatusBits==NULL ||
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d015      	beq.n	80039cc <CO_EM_init+0x40>
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d012      	beq.n	80039cc <CO_EM_init+0x40>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d00f      	beq.n	80039cc <CO_EM_init+0x40>
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d00c      	beq.n	80039cc <CO_EM_init+0x40>
 80039b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80039b6:	2b05      	cmp	r3, #5
 80039b8:	d908      	bls.n	80039cc <CO_EM_init+0x40>
        errorStatusBitsSize<6U || errorRegister==NULL || preDefErr==NULL || CANdev==NULL){
 80039ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d005      	beq.n	80039cc <CO_EM_init+0x40>
 80039c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d002      	beq.n	80039cc <CO_EM_init+0x40>
 80039c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d102      	bne.n	80039d2 <CO_EM_init+0x46>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80039cc:	f04f 33ff 	mov.w	r3, #4294967295
 80039d0:	e06f      	b.n	8003ab2 <CO_EM_init+0x126>
    }

    /* Configure object variables */
    em->errorStatusBits         = errorStatusBits;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	683a      	ldr	r2, [r7, #0]
 80039d6:	601a      	str	r2, [r3, #0]
    em->errorStatusBitsSize     = errorStatusBitsSize;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	f897 2020 	ldrb.w	r2, [r7, #32]
 80039de:	711a      	strb	r2, [r3, #4]
    em->bufEnd                  = em->buf + (CO_EM_INTERNAL_BUFFER_SIZE * 8);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	3305      	adds	r3, #5
 80039e4:	f103 0250 	add.w	r2, r3, #80	; 0x50
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	659a      	str	r2, [r3, #88]	; 0x58
    em->bufWritePtr             = em->buf;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	1d5a      	adds	r2, r3, #5
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	65da      	str	r2, [r3, #92]	; 0x5c
    em->bufReadPtr              = em->buf;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	1d5a      	adds	r2, r3, #5
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	661a      	str	r2, [r3, #96]	; 0x60
    em->bufFull                 = 0U;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    em->wrongErrorReport        = 0U;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    em->pFunctSignal            = NULL;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	669a      	str	r2, [r3, #104]	; 0x68
    emPr->em                    = em;
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	68fa      	ldr	r2, [r7, #12]
 8003a16:	60da      	str	r2, [r3, #12]
    emPr->errorRegister         = errorRegister;
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a1c:	601a      	str	r2, [r3, #0]
    emPr->preDefErr             = preDefErr;
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a22:	605a      	str	r2, [r3, #4]
    emPr->preDefErrSize         = preDefErrSize;
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8003a2a:	721a      	strb	r2, [r3, #8]
    emPr->preDefErrNoOfErrors   = 0U;
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	725a      	strb	r2, [r3, #9]
    emPr->inhibitEmTimer        = 0U;
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	2200      	movs	r2, #0
 8003a36:	815a      	strh	r2, [r3, #10]

    /* clear error status bits */
    for(i=0U; i<errorStatusBitsSize; i++){
 8003a38:	2300      	movs	r3, #0
 8003a3a:	75fb      	strb	r3, [r7, #23]
 8003a3c:	e008      	b.n	8003a50 <CO_EM_init+0xc4>
        em->errorStatusBits[i] = 0U;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	7dfb      	ldrb	r3, [r7, #23]
 8003a44:	4413      	add	r3, r2
 8003a46:	2200      	movs	r2, #0
 8003a48:	701a      	strb	r2, [r3, #0]
    for(i=0U; i<errorStatusBitsSize; i++){
 8003a4a:	7dfb      	ldrb	r3, [r7, #23]
 8003a4c:	3301      	adds	r3, #1
 8003a4e:	75fb      	strb	r3, [r7, #23]
 8003a50:	7dfa      	ldrb	r2, [r7, #23]
 8003a52:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003a56:	429a      	cmp	r2, r3
 8003a58:	d3f1      	bcc.n	8003a3e <CO_EM_init+0xb2>
    }

    /* Configure Object dictionary entry at index 0x1003 and 0x1014 */
    CO_OD_configure(SDO, OD_H1003_PREDEF_ERR_FIELD, CO_ODF_1003, (void*)emPr, 0, 0U);
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	9301      	str	r3, [sp, #4]
 8003a5e:	2300      	movs	r3, #0
 8003a60:	9300      	str	r3, [sp, #0]
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	4a15      	ldr	r2, [pc, #84]	; (8003abc <CO_EM_init+0x130>)
 8003a66:	f241 0103 	movw	r1, #4099	; 0x1003
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f002 faac 	bl	8005fc8 <CO_OD_configure>
    CO_OD_configure(SDO, OD_H1014_COBID_EMERGENCY, CO_ODF_1014, (void*)&SDO->nodeId, 0, 0U);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	3360      	adds	r3, #96	; 0x60
 8003a74:	2200      	movs	r2, #0
 8003a76:	9201      	str	r2, [sp, #4]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	9200      	str	r2, [sp, #0]
 8003a7c:	4a10      	ldr	r2, [pc, #64]	; (8003ac0 <CO_EM_init+0x134>)
 8003a7e:	f241 0114 	movw	r1, #4116	; 0x1014
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f002 faa0 	bl	8005fc8 <CO_OD_configure>

    /* configure emergency message CAN transmission */
    emPr->CANdev = CANdev;
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a8c:	611a      	str	r2, [r3, #16]
    emPr->CANdev->em = (void*)em; /* update pointer inside CAN device. */
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	691b      	ldr	r3, [r3, #16]
 8003a92:	68fa      	ldr	r2, [r7, #12]
 8003a94:	61da      	str	r2, [r3, #28]
    emPr->CANtxBuff = CO_CANtxBufferInit(
 8003a96:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8003a98:	8eb9      	ldrh	r1, [r7, #52]	; 0x34
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	9301      	str	r3, [sp, #4]
 8003a9e:	2308      	movs	r3, #8
 8003aa0:	9300      	str	r3, [sp, #0]
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003aa6:	f004 fb80 	bl	80081aa <CO_CANtxBufferInit>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	615a      	str	r2, [r3, #20]
            CANidTxEM,          /* CAN identifier */
            0,                  /* rtr */
            8U,                  /* number of data bytes */
            0);                 /* synchronous message flag bit */

    return CO_ERROR_NO;
 8003ab0:	2300      	movs	r3, #0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3718      	adds	r7, #24
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	080038b9 	.word	0x080038b9
 8003ac0:	08003945 	.word	0x08003945

08003ac4 <CO_EM_process>:
void CO_EM_process(
        CO_EMpr_t              *emPr,
        bool_t                  NMTisPreOrOperational,
        uint16_t                timeDifference_100us,
        uint16_t                emInhTime)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b088      	sub	sp, #32
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	60f8      	str	r0, [r7, #12]
 8003acc:	4608      	mov	r0, r1
 8003ace:	4611      	mov	r1, r2
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	72fb      	strb	r3, [r7, #11]
 8003ad6:	460b      	mov	r3, r1
 8003ad8:	813b      	strh	r3, [r7, #8]
 8003ada:	4613      	mov	r3, r2
 8003adc:	80fb      	strh	r3, [r7, #6]

    CO_EM_t *em = emPr->em;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	68db      	ldr	r3, [r3, #12]
 8003ae2:	61bb      	str	r3, [r7, #24]
    uint8_t errorRegister;

    /* verify errors from driver and other */
    CO_CANverifyErrors(emPr->CANdev);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	691b      	ldr	r3, [r3, #16]
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f004 fc58 	bl	800839e <CO_CANverifyErrors>
    if(em->wrongErrorReport != 0U){
 8003aee:	69bb      	ldr	r3, [r7, #24]
 8003af0:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d00c      	beq.n	8003b12 <CO_EM_process+0x4e>
        CO_errorReport(em, CO_EM_WRONG_ERROR_REPORT, CO_EMC_SOFTWARE_INTERNAL, (uint32_t)em->wrongErrorReport);
 8003af8:	69bb      	ldr	r3, [r7, #24]
 8003afa:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
 8003afe:	f44f 42c2 	mov.w	r2, #24832	; 0x6100
 8003b02:	2128      	movs	r1, #40	; 0x28
 8003b04:	69b8      	ldr	r0, [r7, #24]
 8003b06:	f000 f8cf 	bl	8003ca8 <CO_errorReport>
        em->wrongErrorReport = 0U;
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    }


    /* calculate Error register */
    errorRegister = 0U;
 8003b12:	2300      	movs	r3, #0
 8003b14:	77fb      	strb	r3, [r7, #31]
    /* generic error */
    if(em->errorStatusBits[5]){
 8003b16:	69bb      	ldr	r3, [r7, #24]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	3305      	adds	r3, #5
 8003b1c:	781b      	ldrb	r3, [r3, #0]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d003      	beq.n	8003b2a <CO_EM_process+0x66>
        errorRegister |= CO_ERR_REG_GENERIC_ERR;
 8003b22:	7ffb      	ldrb	r3, [r7, #31]
 8003b24:	f043 0301 	orr.w	r3, r3, #1
 8003b28:	77fb      	strb	r3, [r7, #31]
    }
    /* communication error (overrun, error state) */
    if(em->errorStatusBits[2] || em->errorStatusBits[3]){
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	3302      	adds	r3, #2
 8003b30:	781b      	ldrb	r3, [r3, #0]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d105      	bne.n	8003b42 <CO_EM_process+0x7e>
 8003b36:	69bb      	ldr	r3, [r7, #24]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	3303      	adds	r3, #3
 8003b3c:	781b      	ldrb	r3, [r3, #0]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d003      	beq.n	8003b4a <CO_EM_process+0x86>
        errorRegister |= CO_ERR_REG_COMM_ERR;
 8003b42:	7ffb      	ldrb	r3, [r7, #31]
 8003b44:	f043 0310 	orr.w	r3, r3, #16
 8003b48:	77fb      	strb	r3, [r7, #31]
    }
    *emPr->errorRegister = (*emPr->errorRegister & 0xEEU) | errorRegister;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	781b      	ldrb	r3, [r3, #0]
 8003b50:	f023 0311 	bic.w	r3, r3, #17
 8003b54:	b2d9      	uxtb	r1, r3
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	7ffa      	ldrb	r2, [r7, #31]
 8003b5c:	430a      	orrs	r2, r1
 8003b5e:	b2d2      	uxtb	r2, r2
 8003b60:	701a      	strb	r2, [r3, #0]

    /* inhibit time */
    if(emPr->inhibitEmTimer < emInhTime){
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	895b      	ldrh	r3, [r3, #10]
 8003b66:	88fa      	ldrh	r2, [r7, #6]
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	d906      	bls.n	8003b7a <CO_EM_process+0xb6>
        emPr->inhibitEmTimer += timeDifference_100us;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	895a      	ldrh	r2, [r3, #10]
 8003b70:	893b      	ldrh	r3, [r7, #8]
 8003b72:	4413      	add	r3, r2
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	815a      	strh	r2, [r3, #10]
    }

    /* send Emergency message. */
    if(     NMTisPreOrOperational &&
 8003b7a:	7afb      	ldrb	r3, [r7, #11]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	f000 808f 	beq.w	8003ca0 <CO_EM_process+0x1dc>
            !emPr->CANtxBuff->bufferFull &&
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	695b      	ldr	r3, [r3, #20]
 8003b86:	7b5b      	ldrb	r3, [r3, #13]
 8003b88:	b2db      	uxtb	r3, r3
    if(     NMTisPreOrOperational &&
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	f040 8088 	bne.w	8003ca0 <CO_EM_process+0x1dc>
            emPr->inhibitEmTimer >= emInhTime &&
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	895b      	ldrh	r3, [r3, #10]
            !emPr->CANtxBuff->bufferFull &&
 8003b94:	88fa      	ldrh	r2, [r7, #6]
 8003b96:	429a      	cmp	r2, r3
 8003b98:	f200 8082 	bhi.w	8003ca0 <CO_EM_process+0x1dc>
            (em->bufReadPtr != em->bufWritePtr || em->bufFull))
 8003b9c:	69bb      	ldr	r3, [r7, #24]
 8003b9e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003ba0:	69bb      	ldr	r3, [r7, #24]
 8003ba2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
            emPr->inhibitEmTimer >= emInhTime &&
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d104      	bne.n	8003bb2 <CO_EM_process+0xee>
            (em->bufReadPtr != em->bufWritePtr || em->bufFull))
 8003ba8:	69bb      	ldr	r3, [r7, #24]
 8003baa:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d076      	beq.n	8003ca0 <CO_EM_process+0x1dc>
    {
        uint32_t preDEF;    /* preDefinedErrorField */
        
        /* add error register */
        em->bufReadPtr[2] = *emPr->errorRegister;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	69bb      	ldr	r3, [r7, #24]
 8003bb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bba:	3302      	adds	r3, #2
 8003bbc:	7812      	ldrb	r2, [r2, #0]
 8003bbe:	701a      	strb	r2, [r3, #0]

        /* copy data to CAN emergency message */
        CO_memcpy(emPr->CANtxBuff->data, em->bufReadPtr, 8U);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	695b      	ldr	r3, [r3, #20]
 8003bc4:	1d58      	adds	r0, r3, #5
 8003bc6:	69bb      	ldr	r3, [r7, #24]
 8003bc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bca:	2208      	movs	r2, #8
 8003bcc:	4619      	mov	r1, r3
 8003bce:	f001 ffd9 	bl	8005b84 <CO_memcpy>
        CO_memcpy((uint8_t*)&preDEF, em->bufReadPtr, 4U);
 8003bd2:	69bb      	ldr	r3, [r7, #24]
 8003bd4:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8003bd6:	f107 0314 	add.w	r3, r7, #20
 8003bda:	2204      	movs	r2, #4
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f001 ffd1 	bl	8005b84 <CO_memcpy>
        em->bufReadPtr += 8;
 8003be2:	69bb      	ldr	r3, [r7, #24]
 8003be4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003be6:	f103 0208 	add.w	r2, r3, #8
 8003bea:	69bb      	ldr	r3, [r7, #24]
 8003bec:	661a      	str	r2, [r3, #96]	; 0x60

        /* Update read buffer pointer and reset inhibit timer */
        if(em->bufReadPtr == em->bufEnd){
 8003bee:	69bb      	ldr	r3, [r7, #24]
 8003bf0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d103      	bne.n	8003c02 <CO_EM_process+0x13e>
            em->bufReadPtr = em->buf;
 8003bfa:	69bb      	ldr	r3, [r7, #24]
 8003bfc:	1d5a      	adds	r2, r3, #5
 8003bfe:	69bb      	ldr	r3, [r7, #24]
 8003c00:	661a      	str	r2, [r3, #96]	; 0x60
        }
        emPr->inhibitEmTimer = 0U;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2200      	movs	r2, #0
 8003c06:	815a      	strh	r2, [r3, #10]

        /* verify message buffer overflow, then clear full flag */
        if(em->bufFull == 2U){
 8003c08:	69bb      	ldr	r3, [r7, #24]
 8003c0a:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8003c0e:	2b02      	cmp	r3, #2
 8003c10:	d10b      	bne.n	8003c2a <CO_EM_process+0x166>
            em->bufFull = 0U;    /* will be updated below */
 8003c12:	69bb      	ldr	r3, [r7, #24]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
            CO_errorReport(em, CO_EM_EMERGENCY_BUFFER_FULL, CO_EMC_GENERIC, 0U);
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003c20:	2120      	movs	r1, #32
 8003c22:	69b8      	ldr	r0, [r7, #24]
 8003c24:	f000 f840 	bl	8003ca8 <CO_errorReport>
 8003c28:	e003      	b.n	8003c32 <CO_EM_process+0x16e>
        }
        else{
            em->bufFull = 0;
 8003c2a:	69bb      	ldr	r3, [r7, #24]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
        }

        /* write to 'pre-defined error field' (object dictionary, index 0x1003) */
        if(emPr->preDefErr){
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d029      	beq.n	8003c8e <CO_EM_process+0x1ca>
            uint8_t i;

            if(emPr->preDefErrNoOfErrors < emPr->preDefErrSize)
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	7a5a      	ldrb	r2, [r3, #9]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	7a1b      	ldrb	r3, [r3, #8]
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d205      	bcs.n	8003c52 <CO_EM_process+0x18e>
                emPr->preDefErrNoOfErrors++;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	7a5b      	ldrb	r3, [r3, #9]
 8003c4a:	3301      	adds	r3, #1
 8003c4c:	b2da      	uxtb	r2, r3
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	725a      	strb	r2, [r3, #9]
            for(i=emPr->preDefErrNoOfErrors-1; i>0; i--)
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	7a5b      	ldrb	r3, [r3, #9]
 8003c56:	3b01      	subs	r3, #1
 8003c58:	77bb      	strb	r3, [r7, #30]
 8003c5a:	e011      	b.n	8003c80 <CO_EM_process+0x1bc>
                emPr->preDefErr[i] = emPr->preDefErr[i-1];
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	685a      	ldr	r2, [r3, #4]
 8003c60:	7fbb      	ldrb	r3, [r7, #30]
 8003c62:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003c66:	3b01      	subs	r3, #1
 8003c68:	009b      	lsls	r3, r3, #2
 8003c6a:	441a      	add	r2, r3
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6859      	ldr	r1, [r3, #4]
 8003c70:	7fbb      	ldrb	r3, [r7, #30]
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	440b      	add	r3, r1
 8003c76:	6812      	ldr	r2, [r2, #0]
 8003c78:	601a      	str	r2, [r3, #0]
            for(i=emPr->preDefErrNoOfErrors-1; i>0; i--)
 8003c7a:	7fbb      	ldrb	r3, [r7, #30]
 8003c7c:	3b01      	subs	r3, #1
 8003c7e:	77bb      	strb	r3, [r7, #30]
 8003c80:	7fbb      	ldrb	r3, [r7, #30]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d1ea      	bne.n	8003c5c <CO_EM_process+0x198>
            emPr->preDefErr[0] = preDEF;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	697a      	ldr	r2, [r7, #20]
 8003c8c:	601a      	str	r2, [r3, #0]
        }

        /* send CAN message */
        CO_CANsend(emPr->CANdev, emPr->CANtxBuff);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	691a      	ldr	r2, [r3, #16]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	695b      	ldr	r3, [r3, #20]
 8003c96:	4619      	mov	r1, r3
 8003c98:	4610      	mov	r0, r2
 8003c9a:	f004 fac9 	bl	8008230 <CO_CANsend>
    }

    return;
 8003c9e:	bf00      	nop
 8003ca0:	bf00      	nop
}
 8003ca2:	3720      	adds	r7, #32
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}

08003ca8 <CO_errorReport>:


/******************************************************************************/
void CO_errorReport(CO_EM_t *em, const uint8_t errorBit, const uint16_t errorCode, const uint32_t infoCode){
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b08c      	sub	sp, #48	; 0x30
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	607b      	str	r3, [r7, #4]
 8003cb2:	460b      	mov	r3, r1
 8003cb4:	72fb      	strb	r3, [r7, #11]
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	813b      	strh	r3, [r7, #8]
    uint8_t index = errorBit >> 3;
 8003cba:	7afb      	ldrb	r3, [r7, #11]
 8003cbc:	08db      	lsrs	r3, r3, #3
 8003cbe:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    uint8_t bitmask = 1 << (errorBit & 0x7);
 8003cc2:	7afb      	ldrb	r3, [r7, #11]
 8003cc4:	f003 0307 	and.w	r3, r3, #7
 8003cc8:	2201      	movs	r2, #1
 8003cca:	fa02 f303 	lsl.w	r3, r2, r3
 8003cce:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    uint8_t *errorStatusBits = 0;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
    bool_t sendEmergency = true;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if(em == NULL){
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d103      	bne.n	8003cea <CO_errorReport+0x42>
        sendEmergency = false;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003ce8:	e01e      	b.n	8003d28 <CO_errorReport+0x80>
    }
    else if(index >= em->errorStatusBitsSize){
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	791b      	ldrb	r3, [r3, #4]
 8003cee:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d307      	bcc.n	8003d06 <CO_errorReport+0x5e>
        /* if errorBit value not supported, send emergency 'CO_EM_WRONG_ERROR_REPORT' */
        em->wrongErrorReport = errorBit;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	7afa      	ldrb	r2, [r7, #11]
 8003cfa:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
        sendEmergency = false;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003d04:	e010      	b.n	8003d28 <CO_errorReport+0x80>
    }
    else{
        errorStatusBits = &em->errorStatusBits[index];
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003d0e:	4413      	add	r3, r2
 8003d10:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* if error was already reported, do nothing */
        if((*errorStatusBits & bitmask) != 0){
 8003d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d14:	781a      	ldrb	r2, [r3, #0]
 8003d16:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d002      	beq.n	8003d28 <CO_errorReport+0x80>
            sendEmergency = false;
 8003d22:	2300      	movs	r3, #0
 8003d24:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        }
    }

    if(sendEmergency){
 8003d28:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d05e      	beq.n	8003dee <CO_errorReport+0x146>
        /* set error bit */
        if(errorBit){
 8003d30:	7afb      	ldrb	r3, [r7, #11]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d007      	beq.n	8003d46 <CO_errorReport+0x9e>
            /* any error except NO_ERROR */
            *errorStatusBits |= bitmask;
 8003d36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d38:	781a      	ldrb	r2, [r3, #0]
 8003d3a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	b2da      	uxtb	r2, r3
 8003d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d44:	701a      	strb	r2, [r3, #0]
        }

        /* verify buffer full, set overflow */
        if(em->bufFull){
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d004      	beq.n	8003d5a <CO_errorReport+0xb2>
            em->bufFull = 2;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2202      	movs	r2, #2
 8003d54:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
            if(em->pFunctSignal != NULL) {
                em->pFunctSignal();
            }
        }
    }
}
 8003d58:	e049      	b.n	8003dee <CO_errorReport+0x146>
            CO_memcpySwap2(&bufCopy[0], &errorCode);
 8003d5a:	f107 0208 	add.w	r2, r7, #8
 8003d5e:	f107 0314 	add.w	r3, r7, #20
 8003d62:	4611      	mov	r1, r2
 8003d64:	4618      	mov	r0, r3
 8003d66:	f001 ff60 	bl	8005c2a <CO_memcpySwap2>
            bufCopy[2] = 0; /* error register will be set later */
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	75bb      	strb	r3, [r7, #22]
            bufCopy[3] = errorBit;
 8003d6e:	7afb      	ldrb	r3, [r7, #11]
 8003d70:	75fb      	strb	r3, [r7, #23]
            CO_memcpySwap4(&bufCopy[4], &infoCode);
 8003d72:	1d3a      	adds	r2, r7, #4
 8003d74:	f107 0314 	add.w	r3, r7, #20
 8003d78:	3304      	adds	r3, #4
 8003d7a:	4611      	mov	r1, r2
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f001 ff6c 	bl	8005c5a <CO_memcpySwap4>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d82:	f3ef 8310 	mrs	r3, PRIMASK
 8003d86:	623b      	str	r3, [r7, #32]
  return(result);
 8003d88:	6a3b      	ldr	r3, [r7, #32]
            CO_LOCK_EMCY();
 8003d8a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8003d8c:	b672      	cpsid	i
}
 8003d8e:	bf00      	nop
            CO_memcpy(em->bufWritePtr, &bufCopy[0], 8);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d94:	f107 0114 	add.w	r1, r7, #20
 8003d98:	2208      	movs	r2, #8
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f001 fef2 	bl	8005b84 <CO_memcpy>
            em->bufWritePtr += 8;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003da4:	f103 0208 	add.w	r2, r3, #8
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	65da      	str	r2, [r3, #92]	; 0x5c
            if(em->bufWritePtr == em->bufEnd) em->bufWritePtr = em->buf;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d103      	bne.n	8003dc0 <CO_errorReport+0x118>
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	1d5a      	adds	r2, r3, #5
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	65da      	str	r2, [r3, #92]	; 0x5c
            if(em->bufWritePtr == em->bufReadPtr) em->bufFull = 1;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d103      	bne.n	8003dd4 <CO_errorReport+0x12c>
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 8003dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd6:	61fb      	str	r3, [r7, #28]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	f383 8810 	msr	PRIMASK, r3
}
 8003dde:	bf00      	nop
            if(em->pFunctSignal != NULL) {
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d002      	beq.n	8003dee <CO_errorReport+0x146>
                em->pFunctSignal();
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003dec:	4798      	blx	r3
}
 8003dee:	bf00      	nop
 8003df0:	3730      	adds	r7, #48	; 0x30
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}

08003df6 <CO_errorReset>:


/******************************************************************************/
void CO_errorReset(CO_EM_t *em, const uint8_t errorBit, const uint32_t infoCode){
 8003df6:	b580      	push	{r7, lr}
 8003df8:	b08c      	sub	sp, #48	; 0x30
 8003dfa:	af00      	add	r7, sp, #0
 8003dfc:	60f8      	str	r0, [r7, #12]
 8003dfe:	460b      	mov	r3, r1
 8003e00:	607a      	str	r2, [r7, #4]
 8003e02:	72fb      	strb	r3, [r7, #11]
    uint8_t index = errorBit >> 3;
 8003e04:	7afb      	ldrb	r3, [r7, #11]
 8003e06:	08db      	lsrs	r3, r3, #3
 8003e08:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    uint8_t bitmask = 1 << (errorBit & 0x7);
 8003e0c:	7afb      	ldrb	r3, [r7, #11]
 8003e0e:	f003 0307 	and.w	r3, r3, #7
 8003e12:	2201      	movs	r2, #1
 8003e14:	fa02 f303 	lsl.w	r3, r2, r3
 8003e18:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    uint8_t *errorStatusBits = 0;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    bool_t sendEmergency = true;
 8003e20:	2301      	movs	r3, #1
 8003e22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if(em == NULL){
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d103      	bne.n	8003e34 <CO_errorReset+0x3e>
        sendEmergency = false;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e32:	e01e      	b.n	8003e72 <CO_errorReset+0x7c>
    }
    else if(index >= em->errorStatusBitsSize){
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	791b      	ldrb	r3, [r3, #4]
 8003e38:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d307      	bcc.n	8003e50 <CO_errorReset+0x5a>
        /* if errorBit value not supported, send emergency 'CO_EM_WRONG_ERROR_REPORT' */
        em->wrongErrorReport = errorBit;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	7afa      	ldrb	r2, [r7, #11]
 8003e44:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
        sendEmergency = false;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e4e:	e010      	b.n	8003e72 <CO_errorReset+0x7c>
    }
    else{
        errorStatusBits = &em->errorStatusBits[index];
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003e58:	4413      	add	r3, r2
 8003e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* if error was allready cleared, do nothing */
        if((*errorStatusBits & bitmask) == 0){
 8003e5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e5e:	781a      	ldrb	r2, [r3, #0]
 8003e60:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8003e64:	4013      	ands	r3, r2
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d102      	bne.n	8003e72 <CO_errorReset+0x7c>
            sendEmergency = false;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        }
    }

    if(sendEmergency){
 8003e72:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d05b      	beq.n	8003f32 <CO_errorReset+0x13c>
        /* erase error bit */
        *errorStatusBits &= ~bitmask;
 8003e7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e7c:	781b      	ldrb	r3, [r3, #0]
 8003e7e:	b25a      	sxtb	r2, r3
 8003e80:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 8003e84:	43db      	mvns	r3, r3
 8003e86:	b25b      	sxtb	r3, r3
 8003e88:	4013      	ands	r3, r2
 8003e8a:	b25b      	sxtb	r3, r3
 8003e8c:	b2da      	uxtb	r2, r3
 8003e8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e90:	701a      	strb	r2, [r3, #0]

        /* verify buffer full */
        if(em->bufFull){
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d004      	beq.n	8003ea6 <CO_errorReset+0xb0>
            em->bufFull = 2;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2202      	movs	r2, #2
 8003ea0:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
            if(em->pFunctSignal != NULL) {
                em->pFunctSignal();
            }
        }
    }
}
 8003ea4:	e045      	b.n	8003f32 <CO_errorReset+0x13c>
            bufCopy[0] = 0;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	753b      	strb	r3, [r7, #20]
            bufCopy[1] = 0;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	757b      	strb	r3, [r7, #21]
            bufCopy[2] = 0; /* error register will be set later */
 8003eae:	2300      	movs	r3, #0
 8003eb0:	75bb      	strb	r3, [r7, #22]
            bufCopy[3] = errorBit;
 8003eb2:	7afb      	ldrb	r3, [r7, #11]
 8003eb4:	75fb      	strb	r3, [r7, #23]
            CO_memcpySwap4(&bufCopy[4], &infoCode);
 8003eb6:	1d3a      	adds	r2, r7, #4
 8003eb8:	f107 0314 	add.w	r3, r7, #20
 8003ebc:	3304      	adds	r3, #4
 8003ebe:	4611      	mov	r1, r2
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f001 feca 	bl	8005c5a <CO_memcpySwap4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ec6:	f3ef 8310 	mrs	r3, PRIMASK
 8003eca:	623b      	str	r3, [r7, #32]
  return(result);
 8003ecc:	6a3b      	ldr	r3, [r7, #32]
            CO_LOCK_EMCY();
 8003ece:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8003ed0:	b672      	cpsid	i
}
 8003ed2:	bf00      	nop
            CO_memcpy(em->bufWritePtr, &bufCopy[0], 8);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ed8:	f107 0114 	add.w	r1, r7, #20
 8003edc:	2208      	movs	r2, #8
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f001 fe50 	bl	8005b84 <CO_memcpy>
            em->bufWritePtr += 8;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ee8:	f103 0208 	add.w	r2, r3, #8
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	65da      	str	r2, [r3, #92]	; 0x5c
            if(em->bufWritePtr == em->bufEnd) em->bufWritePtr = em->buf;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d103      	bne.n	8003f04 <CO_errorReset+0x10e>
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	1d5a      	adds	r2, r3, #5
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	65da      	str	r2, [r3, #92]	; 0x5c
            if(em->bufWritePtr == em->bufReadPtr) em->bufFull = 1;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d103      	bne.n	8003f18 <CO_errorReset+0x122>
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 8003f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f1a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	f383 8810 	msr	PRIMASK, r3
}
 8003f22:	bf00      	nop
            if(em->pFunctSignal != NULL) {
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d002      	beq.n	8003f32 <CO_errorReset+0x13c>
                em->pFunctSignal();
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f30:	4798      	blx	r3
}
 8003f32:	bf00      	nop
 8003f34:	3730      	adds	r7, #48	; 0x30
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <CO_isError>:


/******************************************************************************/
bool_t CO_isError(CO_EM_t *em, const uint8_t errorBit){
 8003f3a:	b480      	push	{r7}
 8003f3c:	b085      	sub	sp, #20
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	6078      	str	r0, [r7, #4]
 8003f42:	460b      	mov	r3, r1
 8003f44:	70fb      	strb	r3, [r7, #3]
    uint8_t index = errorBit >> 3;
 8003f46:	78fb      	ldrb	r3, [r7, #3]
 8003f48:	08db      	lsrs	r3, r3, #3
 8003f4a:	73bb      	strb	r3, [r7, #14]
    uint8_t bitmask = 1 << (errorBit & 0x7);
 8003f4c:	78fb      	ldrb	r3, [r7, #3]
 8003f4e:	f003 0307 	and.w	r3, r3, #7
 8003f52:	2201      	movs	r2, #1
 8003f54:	fa02 f303 	lsl.w	r3, r2, r3
 8003f58:	737b      	strb	r3, [r7, #13]
    bool_t ret = false;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	73fb      	strb	r3, [r7, #15]

    if(em != NULL && index < em->errorStatusBitsSize){
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d010      	beq.n	8003f86 <CO_isError+0x4c>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	791b      	ldrb	r3, [r3, #4]
 8003f68:	7bba      	ldrb	r2, [r7, #14]
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d20b      	bcs.n	8003f86 <CO_isError+0x4c>
        if((em->errorStatusBits[index] & bitmask) != 0){
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	7bbb      	ldrb	r3, [r7, #14]
 8003f74:	4413      	add	r3, r2
 8003f76:	781a      	ldrb	r2, [r3, #0]
 8003f78:	7b7b      	ldrb	r3, [r7, #13]
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d001      	beq.n	8003f86 <CO_isError+0x4c>
            ret = true;
 8003f82:	2301      	movs	r3, #1
 8003f84:	73fb      	strb	r3, [r7, #15]
        }
    }

    return ret;
 8003f86:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3714      	adds	r7, #20
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f92:	4770      	bx	lr

08003f94 <CO_HBcons_receive>:
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_HBcons_receive(void *object, const CO_CANrxMsg_t *msg);
static void CO_HBcons_receive(void *object, const CO_CANrxMsg_t *msg){
 8003f94:	b480      	push	{r7}
 8003f96:	b085      	sub	sp, #20
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	6039      	str	r1, [r7, #0]
    CO_HBconsNode_t *HBconsNode;

    HBconsNode = (CO_HBconsNode_t*) object; /* this is the correct pointer type of the first argument */
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	60fb      	str	r3, [r7, #12]

    /* verify message length */
    if(msg->DLC == 1){
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d107      	bne.n	8003fbc <CO_HBcons_receive+0x28>
        /* copy data and set 'new message' flag. */
        HBconsNode->NMTstate = msg->data[0];
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	701a      	strb	r2, [r3, #0]
        HBconsNode->CANrxNew = true;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	719a      	strb	r2, [r3, #6]
    }
}
 8003fbc:	bf00      	nop
 8003fbe:	3714      	adds	r7, #20
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr

08003fc8 <CO_HBcons_monitoredNodeConfig>:
 */
static void CO_HBcons_monitoredNodeConfig(
        CO_HBconsumer_t        *HBcons,
        uint8_t                 idx,
        uint32_t                HBconsTime)
{
 8003fc8:	b590      	push	{r4, r7, lr}
 8003fca:	b08b      	sub	sp, #44	; 0x2c
 8003fcc:	af04      	add	r7, sp, #16
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	460b      	mov	r3, r1
 8003fd2:	607a      	str	r2, [r7, #4]
 8003fd4:	72fb      	strb	r3, [r7, #11]
    uint16_t COB_ID;
    uint16_t NodeID;
    CO_HBconsNode_t *monitoredNode;

    if(idx >= HBcons->numberOfMonitoredNodes) return;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	7b1b      	ldrb	r3, [r3, #12]
 8003fda:	7afa      	ldrb	r2, [r7, #11]
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d23d      	bcs.n	800405c <CO_HBcons_monitoredNodeConfig+0x94>

    NodeID = (uint16_t)((HBconsTime>>16)&0xFF);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	0c1b      	lsrs	r3, r3, #16
 8003fe4:	b29b      	uxth	r3, r3
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	82bb      	strh	r3, [r7, #20]
    monitoredNode = &HBcons->monitoredNodes[idx];
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	689a      	ldr	r2, [r3, #8]
 8003fee:	7afb      	ldrb	r3, [r7, #11]
 8003ff0:	00db      	lsls	r3, r3, #3
 8003ff2:	4413      	add	r3, r2
 8003ff4:	613b      	str	r3, [r7, #16]
    monitoredNode->time = (uint16_t)HBconsTime;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	b29a      	uxth	r2, r3
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	809a      	strh	r2, [r3, #4]
    monitoredNode->NMTstate = 0;
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	2200      	movs	r2, #0
 8004002:	701a      	strb	r2, [r3, #0]
    monitoredNode->monStarted = false;
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	2200      	movs	r2, #0
 8004008:	705a      	strb	r2, [r3, #1]

    /* is channel used */
    if(NodeID && monitoredNode->time){
 800400a:	8abb      	ldrh	r3, [r7, #20]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d008      	beq.n	8004022 <CO_HBcons_monitoredNodeConfig+0x5a>
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	889b      	ldrh	r3, [r3, #4]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d004      	beq.n	8004022 <CO_HBcons_monitoredNodeConfig+0x5a>
        COB_ID = NodeID + 0x700;
 8004018:	8abb      	ldrh	r3, [r7, #20]
 800401a:	f503 63e0 	add.w	r3, r3, #1792	; 0x700
 800401e:	82fb      	strh	r3, [r7, #22]
 8004020:	e004      	b.n	800402c <CO_HBcons_monitoredNodeConfig+0x64>
    }
    else{
        COB_ID = 0;
 8004022:	2300      	movs	r3, #0
 8004024:	82fb      	strh	r3, [r7, #22]
        monitoredNode->time = 0;
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	2200      	movs	r2, #0
 800402a:	809a      	strh	r2, [r3, #4]
    }

    /* configure Heartbeat consumer CAN reception */
    CO_CANrxBufferInit(
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6918      	ldr	r0, [r3, #16]
            HBcons->CANdevRx,
            HBcons->CANdevRxIdxStart + idx,
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	8a9a      	ldrh	r2, [r3, #20]
    CO_CANrxBufferInit(
 8004034:	7afb      	ldrb	r3, [r7, #11]
 8004036:	b29b      	uxth	r3, r3
 8004038:	4413      	add	r3, r2
 800403a:	b299      	uxth	r1, r3
            COB_ID,
            0x7FF,
            0,
            (void*)&HBcons->monitoredNodes[idx],
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	689a      	ldr	r2, [r3, #8]
 8004040:	7afb      	ldrb	r3, [r7, #11]
 8004042:	00db      	lsls	r3, r3, #3
 8004044:	4413      	add	r3, r2
    CO_CANrxBufferInit(
 8004046:	8afa      	ldrh	r2, [r7, #22]
 8004048:	4c06      	ldr	r4, [pc, #24]	; (8004064 <CO_HBcons_monitoredNodeConfig+0x9c>)
 800404a:	9402      	str	r4, [sp, #8]
 800404c:	9301      	str	r3, [sp, #4]
 800404e:	2300      	movs	r3, #0
 8004050:	9300      	str	r3, [sp, #0]
 8004052:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8004056:	f004 f824 	bl	80080a2 <CO_CANrxBufferInit>
 800405a:	e000      	b.n	800405e <CO_HBcons_monitoredNodeConfig+0x96>
    if(idx >= HBcons->numberOfMonitoredNodes) return;
 800405c:	bf00      	nop
            CO_HBcons_receive);
}
 800405e:	371c      	adds	r7, #28
 8004060:	46bd      	mov	sp, r7
 8004062:	bd90      	pop	{r4, r7, pc}
 8004064:	08003f95 	.word	0x08003f95

08004068 <CO_ODF_1016>:
 * OD function for accessing _Consumer Heartbeat Time_ (index 0x1016) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_1016(CO_ODF_arg_t *ODF_arg);
static CO_SDO_abortCode_t CO_ODF_1016(CO_ODF_arg_t *ODF_arg){
 8004068:	b580      	push	{r7, lr}
 800406a:	b08a      	sub	sp, #40	; 0x28
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
    CO_HBconsumer_t *HBcons;
    uint32_t value;
    CO_SDO_abortCode_t ret = CO_SDO_AB_NONE;
 8004070:	2300      	movs	r3, #0
 8004072:	627b      	str	r3, [r7, #36]	; 0x24

    HBcons = (CO_HBconsumer_t*) ODF_arg->object;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	61fb      	str	r3, [r7, #28]
    value = CO_getUint32(ODF_arg->data);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	4618      	mov	r0, r3
 8004080:	f001 fda0 	bl	8005bc4 <CO_getUint32>
 8004084:	61b8      	str	r0, [r7, #24]

    if(!ODF_arg->reading){
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	7ddb      	ldrb	r3, [r3, #23]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d14d      	bne.n	800412a <CO_ODF_1016+0xc2>
        uint8_t NodeID;
        uint16_t HBconsTime;

        NodeID = (value >> 16U) & 0xFFU;
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	0c1b      	lsrs	r3, r3, #16
 8004092:	75fb      	strb	r3, [r7, #23]
        HBconsTime = value & 0xFFFFU;
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	82bb      	strh	r3, [r7, #20]

        if((value & 0xFF800000U) != 0){
 8004098:	69bb      	ldr	r3, [r7, #24]
 800409a:	0ddb      	lsrs	r3, r3, #23
 800409c:	05db      	lsls	r3, r3, #23
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d002      	beq.n	80040a8 <CO_ODF_1016+0x40>
            ret = CO_SDO_AB_PRAM_INCOMPAT;
 80040a2:	4b24      	ldr	r3, [pc, #144]	; (8004134 <CO_ODF_1016+0xcc>)
 80040a4:	627b      	str	r3, [r7, #36]	; 0x24
 80040a6:	e034      	b.n	8004112 <CO_ODF_1016+0xaa>
        }
        else if((HBconsTime != 0) && (NodeID != 0)){
 80040a8:	8abb      	ldrh	r3, [r7, #20]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d02f      	beq.n	800410e <CO_ODF_1016+0xa6>
 80040ae:	7dfb      	ldrb	r3, [r7, #23]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d02c      	beq.n	800410e <CO_ODF_1016+0xa6>
            uint8_t i;
            /* there must not be more entries with same index and time different than zero */
            for(i = 0U; i<HBcons->numberOfMonitoredNodes; i++){
 80040b4:	2300      	movs	r3, #0
 80040b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040ba:	e021      	b.n	8004100 <CO_ODF_1016+0x98>
                uint32_t objectCopy = HBcons->HBconsTime[i];
 80040bc:	69fb      	ldr	r3, [r7, #28]
 80040be:	685a      	ldr	r2, [r3, #4]
 80040c0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	4413      	add	r3, r2
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	613b      	str	r3, [r7, #16]
                uint8_t NodeIDObj = (objectCopy >> 16U) & 0xFFU;
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	0c1b      	lsrs	r3, r3, #16
 80040d0:	73fb      	strb	r3, [r7, #15]
                uint16_t HBconsTimeObj = objectCopy & 0xFFFFU;
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	81bb      	strh	r3, [r7, #12]
                if(((ODF_arg->subIndex-1U) != i) && (HBconsTimeObj != 0) && (NodeID == NodeIDObj)){
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	7d9b      	ldrb	r3, [r3, #22]
 80040da:	1e5a      	subs	r2, r3, #1
 80040dc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d008      	beq.n	80040f6 <CO_ODF_1016+0x8e>
 80040e4:	89bb      	ldrh	r3, [r7, #12]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d005      	beq.n	80040f6 <CO_ODF_1016+0x8e>
 80040ea:	7dfa      	ldrb	r2, [r7, #23]
 80040ec:	7bfb      	ldrb	r3, [r7, #15]
 80040ee:	429a      	cmp	r2, r3
 80040f0:	d101      	bne.n	80040f6 <CO_ODF_1016+0x8e>
                    ret = CO_SDO_AB_PRAM_INCOMPAT;
 80040f2:	4b10      	ldr	r3, [pc, #64]	; (8004134 <CO_ODF_1016+0xcc>)
 80040f4:	627b      	str	r3, [r7, #36]	; 0x24
            for(i = 0U; i<HBcons->numberOfMonitoredNodes; i++){
 80040f6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80040fa:	3301      	adds	r3, #1
 80040fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004100:	69fb      	ldr	r3, [r7, #28]
 8004102:	7b1b      	ldrb	r3, [r3, #12]
 8004104:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8004108:	429a      	cmp	r2, r3
 800410a:	d3d7      	bcc.n	80040bc <CO_ODF_1016+0x54>
        else if((HBconsTime != 0) && (NodeID != 0)){
 800410c:	e001      	b.n	8004112 <CO_ODF_1016+0xaa>
                }
            }
        }
        else{
            ret = CO_SDO_AB_NONE;
 800410e:	2300      	movs	r3, #0
 8004110:	627b      	str	r3, [r7, #36]	; 0x24
        }

        /* Configure */
        if(ret == CO_SDO_AB_NONE){
 8004112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004114:	2b00      	cmp	r3, #0
 8004116:	d108      	bne.n	800412a <CO_ODF_1016+0xc2>
            CO_HBcons_monitoredNodeConfig(HBcons, ODF_arg->subIndex-1U, value);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	7d9b      	ldrb	r3, [r3, #22]
 800411c:	3b01      	subs	r3, #1
 800411e:	b2db      	uxtb	r3, r3
 8004120:	69ba      	ldr	r2, [r7, #24]
 8004122:	4619      	mov	r1, r3
 8004124:	69f8      	ldr	r0, [r7, #28]
 8004126:	f7ff ff4f 	bl	8003fc8 <CO_HBcons_monitoredNodeConfig>
        }
    }

    return ret;
 800412a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800412c:	4618      	mov	r0, r3
 800412e:	3728      	adds	r7, #40	; 0x28
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}
 8004134:	06040043 	.word	0x06040043

08004138 <CO_HBconsumer_init>:
        const uint32_t          HBconsTime[],
        CO_HBconsNode_t         monitoredNodes[],
        uint8_t                 numberOfMonitoredNodes,
        CO_CANmodule_t         *CANdevRx,
        uint16_t                CANdevRxIdxStart)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b088      	sub	sp, #32
 800413c:	af02      	add	r7, sp, #8
 800413e:	60f8      	str	r0, [r7, #12]
 8004140:	60b9      	str	r1, [r7, #8]
 8004142:	607a      	str	r2, [r7, #4]
 8004144:	603b      	str	r3, [r7, #0]
    uint8_t i;

    /* verify arguments */
    if(HBcons==NULL || em==NULL || SDO==NULL || HBconsTime==NULL ||
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d00e      	beq.n	800416a <CO_HBconsumer_init+0x32>
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00b      	beq.n	800416a <CO_HBconsumer_init+0x32>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d008      	beq.n	800416a <CO_HBconsumer_init+0x32>
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d005      	beq.n	800416a <CO_HBconsumer_init+0x32>
 800415e:	6a3b      	ldr	r3, [r7, #32]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d002      	beq.n	800416a <CO_HBconsumer_init+0x32>
        monitoredNodes==NULL || CANdevRx==NULL){
 8004164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004166:	2b00      	cmp	r3, #0
 8004168:	d102      	bne.n	8004170 <CO_HBconsumer_init+0x38>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800416a:	f04f 33ff 	mov.w	r3, #4294967295
 800416e:	e037      	b.n	80041e0 <CO_HBconsumer_init+0xa8>
    }

    /* Configure object variables */
    HBcons->em = em;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	68ba      	ldr	r2, [r7, #8]
 8004174:	601a      	str	r2, [r3, #0]
    HBcons->HBconsTime = HBconsTime;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	683a      	ldr	r2, [r7, #0]
 800417a:	605a      	str	r2, [r3, #4]
    HBcons->monitoredNodes = monitoredNodes;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6a3a      	ldr	r2, [r7, #32]
 8004180:	609a      	str	r2, [r3, #8]
    HBcons->numberOfMonitoredNodes = numberOfMonitoredNodes;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8004188:	731a      	strb	r2, [r3, #12]
    HBcons->allMonitoredOperational = 0;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2200      	movs	r2, #0
 800418e:	735a      	strb	r2, [r3, #13]
    HBcons->CANdevRx = CANdevRx;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004194:	611a      	str	r2, [r3, #16]
    HBcons->CANdevRxIdxStart = CANdevRxIdxStart;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800419a:	829a      	strh	r2, [r3, #20]

    for(i=0; i<HBcons->numberOfMonitoredNodes; i++)
 800419c:	2300      	movs	r3, #0
 800419e:	75fb      	strb	r3, [r7, #23]
 80041a0:	e00d      	b.n	80041be <CO_HBconsumer_init+0x86>
        CO_HBcons_monitoredNodeConfig(HBcons, i, HBcons->HBconsTime[i]);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	685a      	ldr	r2, [r3, #4]
 80041a6:	7dfb      	ldrb	r3, [r7, #23]
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	4413      	add	r3, r2
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	7dfb      	ldrb	r3, [r7, #23]
 80041b0:	4619      	mov	r1, r3
 80041b2:	68f8      	ldr	r0, [r7, #12]
 80041b4:	f7ff ff08 	bl	8003fc8 <CO_HBcons_monitoredNodeConfig>
    for(i=0; i<HBcons->numberOfMonitoredNodes; i++)
 80041b8:	7dfb      	ldrb	r3, [r7, #23]
 80041ba:	3301      	adds	r3, #1
 80041bc:	75fb      	strb	r3, [r7, #23]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	7b1b      	ldrb	r3, [r3, #12]
 80041c2:	7dfa      	ldrb	r2, [r7, #23]
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d3ec      	bcc.n	80041a2 <CO_HBconsumer_init+0x6a>

    /* Configure Object dictionary entry at index 0x1016 */
    CO_OD_configure(SDO, OD_H1016_CONSUMER_HB_TIME, CO_ODF_1016, (void*)HBcons, 0, 0);
 80041c8:	2300      	movs	r3, #0
 80041ca:	9301      	str	r3, [sp, #4]
 80041cc:	2300      	movs	r3, #0
 80041ce:	9300      	str	r3, [sp, #0]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	4a05      	ldr	r2, [pc, #20]	; (80041e8 <CO_HBconsumer_init+0xb0>)
 80041d4:	f241 0116 	movw	r1, #4118	; 0x1016
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f001 fef5 	bl	8005fc8 <CO_OD_configure>

    return CO_ERROR_NO;
 80041de:	2300      	movs	r3, #0
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	3718      	adds	r7, #24
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}
 80041e8:	08004069 	.word	0x08004069

080041ec <CO_HBconsumer_process>:
/******************************************************************************/
void CO_HBconsumer_process(
        CO_HBconsumer_t        *HBcons,
        bool_t                  NMTisPreOrOperational,
        uint16_t                timeDifference_ms)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b084      	sub	sp, #16
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
 80041f4:	460b      	mov	r3, r1
 80041f6:	70fb      	strb	r3, [r7, #3]
 80041f8:	4613      	mov	r3, r2
 80041fa:	803b      	strh	r3, [r7, #0]
    uint8_t i;
    uint8_t AllMonitoredOperationalCopy;
    CO_HBconsNode_t *monitoredNode;

    AllMonitoredOperationalCopy = 5;
 80041fc:	2305      	movs	r3, #5
 80041fe:	73bb      	strb	r3, [r7, #14]
    monitoredNode = &HBcons->monitoredNodes[0];
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	60bb      	str	r3, [r7, #8]

    if(NMTisPreOrOperational){
 8004206:	78fb      	ldrb	r3, [r7, #3]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d05a      	beq.n	80042c2 <CO_HBconsumer_process+0xd6>
        for(i=0; i<HBcons->numberOfMonitoredNodes; i++){
 800420c:	2300      	movs	r3, #0
 800420e:	73fb      	strb	r3, [r7, #15]
 8004210:	e051      	b.n	80042b6 <CO_HBconsumer_process+0xca>
            if(monitoredNode->time){/* is node monitored */
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	889b      	ldrh	r3, [r3, #4]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d047      	beq.n	80042aa <CO_HBconsumer_process+0xbe>
                /* Verify if new Consumer Heartbeat message received */
                if(monitoredNode->CANrxNew){
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	799b      	ldrb	r3, [r3, #6]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d00e      	beq.n	8004240 <CO_HBconsumer_process+0x54>
                    if(monitoredNode->NMTstate){
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	781b      	ldrb	r3, [r3, #0]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d007      	beq.n	800423a <CO_HBconsumer_process+0x4e>
                        /* not a bootup message */
                        monitoredNode->monStarted = true;
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	2201      	movs	r2, #1
 800422e:	705a      	strb	r2, [r3, #1]
                        monitoredNode->timeoutTimer = 0;  /* reset timer */
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	2200      	movs	r2, #0
 8004234:	805a      	strh	r2, [r3, #2]
                        timeDifference_ms = 0;
 8004236:	2300      	movs	r3, #0
 8004238:	803b      	strh	r3, [r7, #0]
                    }
                    monitoredNode->CANrxNew = false;
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	2200      	movs	r2, #0
 800423e:	719a      	strb	r2, [r3, #6]
                }
                /* Verify timeout */
                if(monitoredNode->timeoutTimer < monitoredNode->time) monitoredNode->timeoutTimer += timeDifference_ms;
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	885a      	ldrh	r2, [r3, #2]
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	889b      	ldrh	r3, [r3, #4]
 8004248:	429a      	cmp	r2, r3
 800424a:	d206      	bcs.n	800425a <CO_HBconsumer_process+0x6e>
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	885a      	ldrh	r2, [r3, #2]
 8004250:	883b      	ldrh	r3, [r7, #0]
 8004252:	4413      	add	r3, r2
 8004254:	b29a      	uxth	r2, r3
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	805a      	strh	r2, [r3, #2]

                if(monitoredNode->monStarted){
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	785b      	ldrb	r3, [r3, #1]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d01d      	beq.n	800429e <CO_HBconsumer_process+0xb2>
                    if(monitoredNode->timeoutTimer >= monitoredNode->time){
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	885a      	ldrh	r2, [r3, #2]
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	889b      	ldrh	r3, [r3, #4]
 800426a:	429a      	cmp	r2, r3
 800426c:	d30b      	bcc.n	8004286 <CO_HBconsumer_process+0x9a>
                        CO_errorReport(HBcons->em, CO_EM_HEARTBEAT_CONSUMER, CO_EMC_HEARTBEAT, i);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6818      	ldr	r0, [r3, #0]
 8004272:	7bfb      	ldrb	r3, [r7, #15]
 8004274:	f248 1230 	movw	r2, #33072	; 0x8130
 8004278:	211b      	movs	r1, #27
 800427a:	f7ff fd15 	bl	8003ca8 <CO_errorReport>
                        monitoredNode->NMTstate = 0;
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	2200      	movs	r2, #0
 8004282:	701a      	strb	r2, [r3, #0]
 8004284:	e00b      	b.n	800429e <CO_HBconsumer_process+0xb2>
                    }
                    else if(monitoredNode->NMTstate == 0){
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	781b      	ldrb	r3, [r3, #0]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d107      	bne.n	800429e <CO_HBconsumer_process+0xb2>
                        /* there was a bootup message */
                        CO_errorReport(HBcons->em, CO_EM_HB_CONSUMER_REMOTE_RESET, CO_EMC_HEARTBEAT, i);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6818      	ldr	r0, [r3, #0]
 8004292:	7bfb      	ldrb	r3, [r7, #15]
 8004294:	f248 1230 	movw	r2, #33072	; 0x8130
 8004298:	211c      	movs	r1, #28
 800429a:	f7ff fd05 	bl	8003ca8 <CO_errorReport>
                    }
                }
                if(monitoredNode->NMTstate != CO_NMT_OPERATIONAL)
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	2b05      	cmp	r3, #5
 80042a4:	d001      	beq.n	80042aa <CO_HBconsumer_process+0xbe>
                    AllMonitoredOperationalCopy = 0;
 80042a6:	2300      	movs	r3, #0
 80042a8:	73bb      	strb	r3, [r7, #14]
            }
            monitoredNode++;
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	3308      	adds	r3, #8
 80042ae:	60bb      	str	r3, [r7, #8]
        for(i=0; i<HBcons->numberOfMonitoredNodes; i++){
 80042b0:	7bfb      	ldrb	r3, [r7, #15]
 80042b2:	3301      	adds	r3, #1
 80042b4:	73fb      	strb	r3, [r7, #15]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	7b1b      	ldrb	r3, [r3, #12]
 80042ba:	7bfa      	ldrb	r2, [r7, #15]
 80042bc:	429a      	cmp	r2, r3
 80042be:	d3a8      	bcc.n	8004212 <CO_HBconsumer_process+0x26>
 80042c0:	e018      	b.n	80042f4 <CO_HBconsumer_process+0x108>
        }
    }
    else{ /* not in (pre)operational state */
        for(i=0; i<HBcons->numberOfMonitoredNodes; i++){
 80042c2:	2300      	movs	r3, #0
 80042c4:	73fb      	strb	r3, [r7, #15]
 80042c6:	e00e      	b.n	80042e6 <CO_HBconsumer_process+0xfa>
            monitoredNode->NMTstate = 0;
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	2200      	movs	r2, #0
 80042cc:	701a      	strb	r2, [r3, #0]
            monitoredNode->CANrxNew = false;
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	2200      	movs	r2, #0
 80042d2:	719a      	strb	r2, [r3, #6]
            monitoredNode->monStarted = false;
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	2200      	movs	r2, #0
 80042d8:	705a      	strb	r2, [r3, #1]
            monitoredNode++;
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	3308      	adds	r3, #8
 80042de:	60bb      	str	r3, [r7, #8]
        for(i=0; i<HBcons->numberOfMonitoredNodes; i++){
 80042e0:	7bfb      	ldrb	r3, [r7, #15]
 80042e2:	3301      	adds	r3, #1
 80042e4:	73fb      	strb	r3, [r7, #15]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	7b1b      	ldrb	r3, [r3, #12]
 80042ea:	7bfa      	ldrb	r2, [r7, #15]
 80042ec:	429a      	cmp	r2, r3
 80042ee:	d3eb      	bcc.n	80042c8 <CO_HBconsumer_process+0xdc>
        }
        AllMonitoredOperationalCopy = 0;
 80042f0:	2300      	movs	r3, #0
 80042f2:	73bb      	strb	r3, [r7, #14]
    }
    HBcons->allMonitoredOperational = AllMonitoredOperationalCopy;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	7bba      	ldrb	r2, [r7, #14]
 80042f8:	735a      	strb	r2, [r3, #13]
}
 80042fa:	bf00      	nop
 80042fc:	3710      	adds	r7, #16
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}

08004302 <CO_NMT_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_NMT_receive(void *object, const CO_CANrxMsg_t *msg){
 8004302:	b580      	push	{r7, lr}
 8004304:	b084      	sub	sp, #16
 8004306:	af00      	add	r7, sp, #0
 8004308:	6078      	str	r0, [r7, #4]
 800430a:	6039      	str	r1, [r7, #0]
    CO_NMT_t *NMT;
    uint8_t nodeId;

    NMT = (CO_NMT_t*)object;   /* this is the correct pointer type of the first argument */
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	60fb      	str	r3, [r7, #12]

    nodeId = msg->data[1];
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8004316:	72fb      	strb	r3, [r7, #11]

    if((msg->DLC == 2) && ((nodeId == 0) || (nodeId == NMT->nodeId))){
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800431e:	2b02      	cmp	r3, #2
 8004320:	d14a      	bne.n	80043b8 <CO_NMT_receive+0xb6>
 8004322:	7afb      	ldrb	r3, [r7, #11]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d004      	beq.n	8004332 <CO_NMT_receive+0x30>
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	7a9b      	ldrb	r3, [r3, #10]
 800432c:	7afa      	ldrb	r2, [r7, #11]
 800432e:	429a      	cmp	r2, r3
 8004330:	d142      	bne.n	80043b8 <CO_NMT_receive+0xb6>
        uint8_t command = msg->data[0];
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004338:	72bb      	strb	r3, [r7, #10]
        uint8_t currentOperatingState = NMT->operatingState;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	781b      	ldrb	r3, [r3, #0]
 800433e:	727b      	strb	r3, [r7, #9]

        switch(command){
 8004340:	7abb      	ldrb	r3, [r7, #10]
 8004342:	2b82      	cmp	r3, #130	; 0x82
 8004344:	d024      	beq.n	8004390 <CO_NMT_receive+0x8e>
 8004346:	2b82      	cmp	r3, #130	; 0x82
 8004348:	dc27      	bgt.n	800439a <CO_NMT_receive+0x98>
 800434a:	2b81      	cmp	r3, #129	; 0x81
 800434c:	d01c      	beq.n	8004388 <CO_NMT_receive+0x86>
 800434e:	2b81      	cmp	r3, #129	; 0x81
 8004350:	dc23      	bgt.n	800439a <CO_NMT_receive+0x98>
 8004352:	2b80      	cmp	r3, #128	; 0x80
 8004354:	d014      	beq.n	8004380 <CO_NMT_receive+0x7e>
 8004356:	2b80      	cmp	r3, #128	; 0x80
 8004358:	dc1f      	bgt.n	800439a <CO_NMT_receive+0x98>
 800435a:	2b01      	cmp	r3, #1
 800435c:	d002      	beq.n	8004364 <CO_NMT_receive+0x62>
 800435e:	2b02      	cmp	r3, #2
 8004360:	d00a      	beq.n	8004378 <CO_NMT_receive+0x76>
 8004362:	e01a      	b.n	800439a <CO_NMT_receive+0x98>
            case CO_NMT_ENTER_OPERATIONAL:
                if((*NMT->emPr->errorRegister) == 0U){
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	691b      	ldr	r3, [r3, #16]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	781b      	ldrb	r3, [r3, #0]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d113      	bne.n	8004398 <CO_NMT_receive+0x96>
                    NMT->operatingState = CO_NMT_OPERATIONAL;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2205      	movs	r2, #5
 8004374:	701a      	strb	r2, [r3, #0]
                }
                break;
 8004376:	e00f      	b.n	8004398 <CO_NMT_receive+0x96>
            case CO_NMT_ENTER_STOPPED:
                NMT->operatingState = CO_NMT_STOPPED;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2204      	movs	r2, #4
 800437c:	701a      	strb	r2, [r3, #0]
                break;
 800437e:	e00c      	b.n	800439a <CO_NMT_receive+0x98>
            case CO_NMT_ENTER_PRE_OPERATIONAL:
                NMT->operatingState = CO_NMT_PRE_OPERATIONAL;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	227f      	movs	r2, #127	; 0x7f
 8004384:	701a      	strb	r2, [r3, #0]
                break;
 8004386:	e008      	b.n	800439a <CO_NMT_receive+0x98>
            case CO_NMT_RESET_NODE:
                NMT->resetCommand = CO_RESET_APP;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2202      	movs	r2, #2
 800438c:	725a      	strb	r2, [r3, #9]
                break;
 800438e:	e004      	b.n	800439a <CO_NMT_receive+0x98>
            case CO_NMT_RESET_COMMUNICATION:
                NMT->resetCommand = CO_RESET_COMM;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2201      	movs	r2, #1
 8004394:	725a      	strb	r2, [r3, #9]
                break;
 8004396:	e000      	b.n	800439a <CO_NMT_receive+0x98>
                break;
 8004398:	bf00      	nop
        }

        if(NMT->pFunctNMT!=NULL && currentOperatingState!=NMT->operatingState){
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	699b      	ldr	r3, [r3, #24]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d00a      	beq.n	80043b8 <CO_NMT_receive+0xb6>
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	781b      	ldrb	r3, [r3, #0]
 80043a6:	7a7a      	ldrb	r2, [r7, #9]
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d005      	beq.n	80043b8 <CO_NMT_receive+0xb6>
            NMT->pFunctNMT(NMT->operatingState);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	699b      	ldr	r3, [r3, #24]
 80043b0:	68fa      	ldr	r2, [r7, #12]
 80043b2:	7812      	ldrb	r2, [r2, #0]
 80043b4:	4610      	mov	r0, r2
 80043b6:	4798      	blx	r3
        }
    }
}
 80043b8:	bf00      	nop
 80043ba:	3710      	adds	r7, #16
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}

080043c0 <CO_NMT_init>:
        uint16_t                NMT_rxIdx,
        uint16_t                CANidRxNMT,
        CO_CANmodule_t         *HB_CANdev,
        uint16_t                HB_txIdx,
        uint16_t                CANidTxHB)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b088      	sub	sp, #32
 80043c4:	af04      	add	r7, sp, #16
 80043c6:	60f8      	str	r0, [r7, #12]
 80043c8:	60b9      	str	r1, [r7, #8]
 80043ca:	4611      	mov	r1, r2
 80043cc:	461a      	mov	r2, r3
 80043ce:	460b      	mov	r3, r1
 80043d0:	71fb      	strb	r3, [r7, #7]
 80043d2:	4613      	mov	r3, r2
 80043d4:	80bb      	strh	r3, [r7, #4]
    /* verify arguments */
    if(NMT==NULL || emPr==NULL || NMT_CANdev==NULL || HB_CANdev==NULL){
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d008      	beq.n	80043ee <CO_NMT_init+0x2e>
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d005      	beq.n	80043ee <CO_NMT_init+0x2e>
 80043e2:	69bb      	ldr	r3, [r7, #24]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d002      	beq.n	80043ee <CO_NMT_init+0x2e>
 80043e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d102      	bne.n	80043f4 <CO_NMT_init+0x34>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80043ee:	f04f 33ff 	mov.w	r3, #4294967295
 80043f2:	e04b      	b.n	800448c <CO_NMT_init+0xcc>
    }

    /* blinking bytes */
    NMT->LEDflickering          = 0;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2200      	movs	r2, #0
 80043f8:	705a      	strb	r2, [r3, #1]
    NMT->LEDblinking            = 0;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2200      	movs	r2, #0
 80043fe:	709a      	strb	r2, [r3, #2]
    NMT->LEDsingleFlash         = 0;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2200      	movs	r2, #0
 8004404:	70da      	strb	r2, [r3, #3]
    NMT->LEDdoubleFlash         = 0;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2200      	movs	r2, #0
 800440a:	711a      	strb	r2, [r3, #4]
    NMT->LEDtripleFlash         = 0;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2200      	movs	r2, #0
 8004410:	715a      	strb	r2, [r3, #5]
    NMT->LEDquadrupleFlash      = 0;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	2200      	movs	r2, #0
 8004416:	719a      	strb	r2, [r3, #6]

    /* Configure object variables */
    NMT->operatingState         = CO_NMT_INITIALIZING;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2200      	movs	r2, #0
 800441c:	701a      	strb	r2, [r3, #0]
    NMT->LEDgreenRun            = -1;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	22ff      	movs	r2, #255	; 0xff
 8004422:	71da      	strb	r2, [r3, #7]
    NMT->LEDredError            = 1;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2201      	movs	r2, #1
 8004428:	721a      	strb	r2, [r3, #8]
    NMT->nodeId                 = nodeId;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	79fa      	ldrb	r2, [r7, #7]
 800442e:	729a      	strb	r2, [r3, #10]
    NMT->firstHBTime            = firstHBTime;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	88ba      	ldrh	r2, [r7, #4]
 8004434:	81da      	strh	r2, [r3, #14]
    NMT->resetCommand           = 0;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2200      	movs	r2, #0
 800443a:	725a      	strb	r2, [r3, #9]
    NMT->HBproducerTimer        = 0xFFFF;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004442:	819a      	strh	r2, [r3, #12]
    NMT->emPr                   = emPr;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	68ba      	ldr	r2, [r7, #8]
 8004448:	611a      	str	r2, [r3, #16]
    NMT->pFunctNMT              = NULL;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2200      	movs	r2, #0
 800444e:	619a      	str	r2, [r3, #24]

    /* configure NMT CAN reception */
    CO_CANrxBufferInit(
 8004450:	8c3a      	ldrh	r2, [r7, #32]
 8004452:	8bb9      	ldrh	r1, [r7, #28]
 8004454:	4b0f      	ldr	r3, [pc, #60]	; (8004494 <CO_NMT_init+0xd4>)
 8004456:	9302      	str	r3, [sp, #8]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	9301      	str	r3, [sp, #4]
 800445c:	2300      	movs	r3, #0
 800445e:	9300      	str	r3, [sp, #0]
 8004460:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8004464:	69b8      	ldr	r0, [r7, #24]
 8004466:	f003 fe1c 	bl	80080a2 <CO_CANrxBufferInit>
            0,                  /* rtr */
            (void*)NMT,         /* object passed to receive function */
            CO_NMT_receive);    /* this function will process received message */

    /* configure HB CAN transmission */
    NMT->HB_CANdev = HB_CANdev;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800446e:	615a      	str	r2, [r3, #20]
    NMT->HB_TXbuff = CO_CANtxBufferInit(
 8004470:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8004472:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8004474:	2300      	movs	r3, #0
 8004476:	9301      	str	r3, [sp, #4]
 8004478:	2301      	movs	r3, #1
 800447a:	9300      	str	r3, [sp, #0]
 800447c:	2300      	movs	r3, #0
 800447e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004480:	f003 fe93 	bl	80081aa <CO_CANtxBufferInit>
 8004484:	4602      	mov	r2, r0
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	61da      	str	r2, [r3, #28]
            CANidTxHB,          /* CAN identifier */
            0,                  /* rtr */
            1,                  /* number of data bytes */
            0);                 /* synchronous message flag bit */

    return CO_ERROR_NO;
 800448a:	2300      	movs	r3, #0
}
 800448c:	4618      	mov	r0, r3
 800448e:	3710      	adds	r7, #16
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}
 8004494:	08004303 	.word	0x08004303

08004498 <CO_NMT_blinkingProcess50ms>:
    }
}


/******************************************************************************/
void CO_NMT_blinkingProcess50ms(CO_NMT_t *NMT){
 8004498:	b480      	push	{r7}
 800449a:	b083      	sub	sp, #12
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]

    if(++NMT->LEDflickering >= 1) NMT->LEDflickering = -1;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	3301      	adds	r3, #1
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	b25a      	sxtb	r2, r3
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	705a      	strb	r2, [r3, #1]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	dd02      	ble.n	80044c2 <CO_NMT_blinkingProcess50ms+0x2a>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	22ff      	movs	r2, #255	; 0xff
 80044c0:	705a      	strb	r2, [r3, #1]

    if(++NMT->LEDblinking >= 4) NMT->LEDblinking = -4;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	3301      	adds	r3, #1
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	b25a      	sxtb	r2, r3
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	709a      	strb	r2, [r3, #2]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80044da:	2b03      	cmp	r3, #3
 80044dc:	dd02      	ble.n	80044e4 <CO_NMT_blinkingProcess50ms+0x4c>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	22fc      	movs	r2, #252	; 0xfc
 80044e2:	709a      	strb	r2, [r3, #2]

    if(++NMT->LEDsingleFlash >= 4) NMT->LEDsingleFlash = -20;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	f993 3003 	ldrsb.w	r3, [r3, #3]
 80044ea:	b2db      	uxtb	r3, r3
 80044ec:	3301      	adds	r3, #1
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	b25a      	sxtb	r2, r3
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	70da      	strb	r2, [r3, #3]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f993 3003 	ldrsb.w	r3, [r3, #3]
 80044fc:	2b03      	cmp	r3, #3
 80044fe:	dd02      	ble.n	8004506 <CO_NMT_blinkingProcess50ms+0x6e>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	22ec      	movs	r2, #236	; 0xec
 8004504:	70da      	strb	r2, [r3, #3]

    switch(++NMT->LEDdoubleFlash){
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800450c:	b2db      	uxtb	r3, r3
 800450e:	3301      	adds	r3, #1
 8004510:	b2db      	uxtb	r3, r3
 8004512:	b25a      	sxtb	r2, r3
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	711a      	strb	r2, [r3, #4]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800451e:	2b68      	cmp	r3, #104	; 0x68
 8004520:	d00e      	beq.n	8004540 <CO_NMT_blinkingProcess50ms+0xa8>
 8004522:	2b68      	cmp	r3, #104	; 0x68
 8004524:	dc10      	bgt.n	8004548 <CO_NMT_blinkingProcess50ms+0xb0>
 8004526:	f113 0f64 	cmn.w	r3, #100	; 0x64
 800452a:	d005      	beq.n	8004538 <CO_NMT_blinkingProcess50ms+0xa0>
 800452c:	2b04      	cmp	r3, #4
 800452e:	d10b      	bne.n	8004548 <CO_NMT_blinkingProcess50ms+0xb0>
        case    4:  NMT->LEDdoubleFlash = -104; break;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2298      	movs	r2, #152	; 0x98
 8004534:	711a      	strb	r2, [r3, #4]
 8004536:	e007      	b.n	8004548 <CO_NMT_blinkingProcess50ms+0xb0>
        case -100:  NMT->LEDdoubleFlash =  100; break;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2264      	movs	r2, #100	; 0x64
 800453c:	711a      	strb	r2, [r3, #4]
 800453e:	e003      	b.n	8004548 <CO_NMT_blinkingProcess50ms+0xb0>
        case  104:  NMT->LEDdoubleFlash =  -20; break;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	22ec      	movs	r2, #236	; 0xec
 8004544:	711a      	strb	r2, [r3, #4]
 8004546:	bf00      	nop
    }

    switch(++NMT->LEDtripleFlash){
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800454e:	b2db      	uxtb	r3, r3
 8004550:	3301      	adds	r3, #1
 8004552:	b2db      	uxtb	r3, r3
 8004554:	b25a      	sxtb	r2, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	715a      	strb	r2, [r3, #5]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8004560:	2b72      	cmp	r3, #114	; 0x72
 8004562:	d020      	beq.n	80045a6 <CO_NMT_blinkingProcess50ms+0x10e>
 8004564:	2b72      	cmp	r3, #114	; 0x72
 8004566:	dc22      	bgt.n	80045ae <CO_NMT_blinkingProcess50ms+0x116>
 8004568:	2b68      	cmp	r3, #104	; 0x68
 800456a:	d014      	beq.n	8004596 <CO_NMT_blinkingProcess50ms+0xfe>
 800456c:	2b68      	cmp	r3, #104	; 0x68
 800456e:	dc1e      	bgt.n	80045ae <CO_NMT_blinkingProcess50ms+0x116>
 8004570:	2b04      	cmp	r3, #4
 8004572:	d008      	beq.n	8004586 <CO_NMT_blinkingProcess50ms+0xee>
 8004574:	2b04      	cmp	r3, #4
 8004576:	dc1a      	bgt.n	80045ae <CO_NMT_blinkingProcess50ms+0x116>
 8004578:	f113 0f6e 	cmn.w	r3, #110	; 0x6e
 800457c:	d00f      	beq.n	800459e <CO_NMT_blinkingProcess50ms+0x106>
 800457e:	f113 0f64 	cmn.w	r3, #100	; 0x64
 8004582:	d004      	beq.n	800458e <CO_NMT_blinkingProcess50ms+0xf6>
 8004584:	e013      	b.n	80045ae <CO_NMT_blinkingProcess50ms+0x116>
        case    4:  NMT->LEDtripleFlash = -104; break;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2298      	movs	r2, #152	; 0x98
 800458a:	715a      	strb	r2, [r3, #5]
 800458c:	e00f      	b.n	80045ae <CO_NMT_blinkingProcess50ms+0x116>
        case -100:  NMT->LEDtripleFlash =  100; break;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2264      	movs	r2, #100	; 0x64
 8004592:	715a      	strb	r2, [r3, #5]
 8004594:	e00b      	b.n	80045ae <CO_NMT_blinkingProcess50ms+0x116>
        case  104:  NMT->LEDtripleFlash = -114; break;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	228e      	movs	r2, #142	; 0x8e
 800459a:	715a      	strb	r2, [r3, #5]
 800459c:	e007      	b.n	80045ae <CO_NMT_blinkingProcess50ms+0x116>
        case -110:  NMT->LEDtripleFlash =  110; break;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	226e      	movs	r2, #110	; 0x6e
 80045a2:	715a      	strb	r2, [r3, #5]
 80045a4:	e003      	b.n	80045ae <CO_NMT_blinkingProcess50ms+0x116>
        case  114:  NMT->LEDtripleFlash =  -20; break;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	22ec      	movs	r2, #236	; 0xec
 80045aa:	715a      	strb	r2, [r3, #5]
 80045ac:	bf00      	nop
    }

    switch(++NMT->LEDquadrupleFlash){
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	f993 3006 	ldrsb.w	r3, [r3, #6]
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	3301      	adds	r3, #1
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	b25a      	sxtb	r2, r3
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	719a      	strb	r2, [r3, #6]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	f993 3006 	ldrsb.w	r3, [r3, #6]
 80045c6:	2b7c      	cmp	r3, #124	; 0x7c
 80045c8:	d032      	beq.n	8004630 <CO_NMT_blinkingProcess50ms+0x198>
 80045ca:	2b7c      	cmp	r3, #124	; 0x7c
 80045cc:	dc34      	bgt.n	8004638 <CO_NMT_blinkingProcess50ms+0x1a0>
 80045ce:	2b72      	cmp	r3, #114	; 0x72
 80045d0:	d026      	beq.n	8004620 <CO_NMT_blinkingProcess50ms+0x188>
 80045d2:	2b72      	cmp	r3, #114	; 0x72
 80045d4:	dc30      	bgt.n	8004638 <CO_NMT_blinkingProcess50ms+0x1a0>
 80045d6:	2b68      	cmp	r3, #104	; 0x68
 80045d8:	d01a      	beq.n	8004610 <CO_NMT_blinkingProcess50ms+0x178>
 80045da:	2b68      	cmp	r3, #104	; 0x68
 80045dc:	dc2c      	bgt.n	8004638 <CO_NMT_blinkingProcess50ms+0x1a0>
 80045de:	2b04      	cmp	r3, #4
 80045e0:	d00e      	beq.n	8004600 <CO_NMT_blinkingProcess50ms+0x168>
 80045e2:	2b04      	cmp	r3, #4
 80045e4:	dc28      	bgt.n	8004638 <CO_NMT_blinkingProcess50ms+0x1a0>
 80045e6:	f113 0f64 	cmn.w	r3, #100	; 0x64
 80045ea:	d00d      	beq.n	8004608 <CO_NMT_blinkingProcess50ms+0x170>
 80045ec:	f113 0f64 	cmn.w	r3, #100	; 0x64
 80045f0:	dc22      	bgt.n	8004638 <CO_NMT_blinkingProcess50ms+0x1a0>
 80045f2:	f113 0f78 	cmn.w	r3, #120	; 0x78
 80045f6:	d017      	beq.n	8004628 <CO_NMT_blinkingProcess50ms+0x190>
 80045f8:	f113 0f6e 	cmn.w	r3, #110	; 0x6e
 80045fc:	d00c      	beq.n	8004618 <CO_NMT_blinkingProcess50ms+0x180>
        case -110:  NMT->LEDquadrupleFlash =  110; break;
        case  114:  NMT->LEDquadrupleFlash = -124; break;
        case -120:  NMT->LEDquadrupleFlash =  120; break;
        case  124:  NMT->LEDquadrupleFlash =  -20; break;
    }
}
 80045fe:	e01b      	b.n	8004638 <CO_NMT_blinkingProcess50ms+0x1a0>
        case    4:  NMT->LEDquadrupleFlash = -104; break;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2298      	movs	r2, #152	; 0x98
 8004604:	719a      	strb	r2, [r3, #6]
 8004606:	e017      	b.n	8004638 <CO_NMT_blinkingProcess50ms+0x1a0>
        case -100:  NMT->LEDquadrupleFlash =  100; break;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2264      	movs	r2, #100	; 0x64
 800460c:	719a      	strb	r2, [r3, #6]
 800460e:	e013      	b.n	8004638 <CO_NMT_blinkingProcess50ms+0x1a0>
        case  104:  NMT->LEDquadrupleFlash = -114; break;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	228e      	movs	r2, #142	; 0x8e
 8004614:	719a      	strb	r2, [r3, #6]
 8004616:	e00f      	b.n	8004638 <CO_NMT_blinkingProcess50ms+0x1a0>
        case -110:  NMT->LEDquadrupleFlash =  110; break;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	226e      	movs	r2, #110	; 0x6e
 800461c:	719a      	strb	r2, [r3, #6]
 800461e:	e00b      	b.n	8004638 <CO_NMT_blinkingProcess50ms+0x1a0>
        case  114:  NMT->LEDquadrupleFlash = -124; break;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2284      	movs	r2, #132	; 0x84
 8004624:	719a      	strb	r2, [r3, #6]
 8004626:	e007      	b.n	8004638 <CO_NMT_blinkingProcess50ms+0x1a0>
        case -120:  NMT->LEDquadrupleFlash =  120; break;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2278      	movs	r2, #120	; 0x78
 800462c:	719a      	strb	r2, [r3, #6]
 800462e:	e003      	b.n	8004638 <CO_NMT_blinkingProcess50ms+0x1a0>
        case  124:  NMT->LEDquadrupleFlash =  -20; break;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	22ec      	movs	r2, #236	; 0xec
 8004634:	719a      	strb	r2, [r3, #6]
 8004636:	bf00      	nop
}
 8004638:	bf00      	nop
 800463a:	370c      	adds	r7, #12
 800463c:	46bd      	mov	sp, r7
 800463e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004642:	4770      	bx	lr

08004644 <CO_NMT_process>:
        uint16_t                HBtime,
        uint32_t                NMTstartup,
        uint8_t                 errorRegister,
        const uint8_t           errorBehavior[],
        uint16_t               *timerNext_ms)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b086      	sub	sp, #24
 8004648:	af00      	add	r7, sp, #0
 800464a:	60f8      	str	r0, [r7, #12]
 800464c:	607b      	str	r3, [r7, #4]
 800464e:	460b      	mov	r3, r1
 8004650:	817b      	strh	r3, [r7, #10]
 8004652:	4613      	mov	r3, r2
 8004654:	813b      	strh	r3, [r7, #8]
    uint8_t CANpassive;

    uint8_t currentOperatingState = NMT->operatingState;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	781b      	ldrb	r3, [r3, #0]
 800465a:	75bb      	strb	r3, [r7, #22]

    NMT->HBproducerTimer += timeDifference_ms;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	899a      	ldrh	r2, [r3, #12]
 8004660:	897b      	ldrh	r3, [r7, #10]
 8004662:	4413      	add	r3, r2
 8004664:	b29a      	uxth	r2, r3
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	819a      	strh	r2, [r3, #12]

    /* Heartbeat producer message & Bootup message */
    if((HBtime != 0 && NMT->HBproducerTimer >= HBtime) || NMT->operatingState == CO_NMT_INITIALIZING){
 800466a:	893b      	ldrh	r3, [r7, #8]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d004      	beq.n	800467a <CO_NMT_process+0x36>
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	899b      	ldrh	r3, [r3, #12]
 8004674:	893a      	ldrh	r2, [r7, #8]
 8004676:	429a      	cmp	r2, r3
 8004678:	d903      	bls.n	8004682 <CO_NMT_process+0x3e>
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	781b      	ldrb	r3, [r3, #0]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d12f      	bne.n	80046e2 <CO_NMT_process+0x9e>

        /* Start from the beginning. If OS is slow, time sliding may occur. However, heartbeat is
         * not for synchronization, it is for health report. */
        NMT->HBproducerTimer = 0;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2200      	movs	r2, #0
 8004686:	819a      	strh	r2, [r3, #12]

        NMT->HB_TXbuff->data[0] = NMT->operatingState;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	69db      	ldr	r3, [r3, #28]
 800468c:	68fa      	ldr	r2, [r7, #12]
 800468e:	7812      	ldrb	r2, [r2, #0]
 8004690:	715a      	strb	r2, [r3, #5]
        CO_CANsend(NMT->HB_CANdev, NMT->HB_TXbuff);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	695a      	ldr	r2, [r3, #20]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	69db      	ldr	r3, [r3, #28]
 800469a:	4619      	mov	r1, r3
 800469c:	4610      	mov	r0, r2
 800469e:	f003 fdc7 	bl	8008230 <CO_CANsend>

        if(NMT->operatingState == CO_NMT_INITIALIZING){
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	781b      	ldrb	r3, [r3, #0]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d11b      	bne.n	80046e2 <CO_NMT_process+0x9e>
            if(HBtime > NMT->firstHBTime) NMT->HBproducerTimer = HBtime - NMT->firstHBTime;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	89db      	ldrh	r3, [r3, #14]
 80046ae:	893a      	ldrh	r2, [r7, #8]
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d907      	bls.n	80046c4 <CO_NMT_process+0x80>
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	89db      	ldrh	r3, [r3, #14]
 80046b8:	893a      	ldrh	r2, [r7, #8]
 80046ba:	1ad3      	subs	r3, r2, r3
 80046bc:	b29a      	uxth	r2, r3
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	819a      	strh	r2, [r3, #12]
 80046c2:	e002      	b.n	80046ca <CO_NMT_process+0x86>
            else                          NMT->HBproducerTimer = 0;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2200      	movs	r2, #0
 80046c8:	819a      	strh	r2, [r3, #12]

            if((NMTstartup & 0x04) == 0) NMT->operatingState = CO_NMT_OPERATIONAL;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	f003 0304 	and.w	r3, r3, #4
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d103      	bne.n	80046dc <CO_NMT_process+0x98>
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2205      	movs	r2, #5
 80046d8:	701a      	strb	r2, [r3, #0]
 80046da:	e002      	b.n	80046e2 <CO_NMT_process+0x9e>
            else                         NMT->operatingState = CO_NMT_PRE_OPERATIONAL;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	227f      	movs	r2, #127	; 0x7f
 80046e0:	701a      	strb	r2, [r3, #0]
        }
    }


    /* Calculate, when next Heartbeat needs to be send and lower timerNext_ms if necessary. */
    if(HBtime != 0 && timerNext_ms != NULL){
 80046e2:	893b      	ldrh	r3, [r7, #8]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d018      	beq.n	800471a <CO_NMT_process+0xd6>
 80046e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d015      	beq.n	800471a <CO_NMT_process+0xd6>
        if(NMT->HBproducerTimer < HBtime){
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	899b      	ldrh	r3, [r3, #12]
 80046f2:	893a      	ldrh	r2, [r7, #8]
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d90d      	bls.n	8004714 <CO_NMT_process+0xd0>
            uint16_t diff = HBtime - NMT->HBproducerTimer;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	899b      	ldrh	r3, [r3, #12]
 80046fc:	893a      	ldrh	r2, [r7, #8]
 80046fe:	1ad3      	subs	r3, r2, r3
 8004700:	82bb      	strh	r3, [r7, #20]
            if(*timerNext_ms > diff){
 8004702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004704:	881b      	ldrh	r3, [r3, #0]
 8004706:	8aba      	ldrh	r2, [r7, #20]
 8004708:	429a      	cmp	r2, r3
 800470a:	d206      	bcs.n	800471a <CO_NMT_process+0xd6>
                *timerNext_ms = diff;
 800470c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800470e:	8aba      	ldrh	r2, [r7, #20]
 8004710:	801a      	strh	r2, [r3, #0]
 8004712:	e002      	b.n	800471a <CO_NMT_process+0xd6>
            }
        }else{
            *timerNext_ms = 0;
 8004714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004716:	2200      	movs	r2, #0
 8004718:	801a      	strh	r2, [r3, #0]
        }
    }


    /* CAN passive flag */
    CANpassive = 0;
 800471a:	2300      	movs	r3, #0
 800471c:	75fb      	strb	r3, [r7, #23]
    if(CO_isError(NMT->emPr->em, CO_EM_CAN_TX_BUS_PASSIVE) || CO_isError(NMT->emPr->em, CO_EM_CAN_RX_BUS_PASSIVE))
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	2107      	movs	r1, #7
 8004726:	4618      	mov	r0, r3
 8004728:	f7ff fc07 	bl	8003f3a <CO_isError>
 800472c:	4603      	mov	r3, r0
 800472e:	2b00      	cmp	r3, #0
 8004730:	d109      	bne.n	8004746 <CO_NMT_process+0x102>
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	691b      	ldr	r3, [r3, #16]
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	2106      	movs	r1, #6
 800473a:	4618      	mov	r0, r3
 800473c:	f7ff fbfd 	bl	8003f3a <CO_isError>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d001      	beq.n	800474a <CO_NMT_process+0x106>
        CANpassive = 1;
 8004746:	2301      	movs	r3, #1
 8004748:	75fb      	strb	r3, [r7, #23]


    /* CANopen green RUN LED (DR 303-3) */
    switch(NMT->operatingState){
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	781b      	ldrb	r3, [r3, #0]
 800474e:	2b7f      	cmp	r3, #127	; 0x7f
 8004750:	d00c      	beq.n	800476c <CO_NMT_process+0x128>
 8004752:	2b7f      	cmp	r3, #127	; 0x7f
 8004754:	dc14      	bgt.n	8004780 <CO_NMT_process+0x13c>
 8004756:	2b04      	cmp	r3, #4
 8004758:	d002      	beq.n	8004760 <CO_NMT_process+0x11c>
 800475a:	2b05      	cmp	r3, #5
 800475c:	d00c      	beq.n	8004778 <CO_NMT_process+0x134>
 800475e:	e00f      	b.n	8004780 <CO_NMT_process+0x13c>
        case CO_NMT_STOPPED:          NMT->LEDgreenRun = NMT->LEDsingleFlash;   break;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	71da      	strb	r2, [r3, #7]
 800476a:	e009      	b.n	8004780 <CO_NMT_process+0x13c>
        case CO_NMT_PRE_OPERATIONAL:  NMT->LEDgreenRun = NMT->LEDblinking;      break;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f993 2002 	ldrsb.w	r2, [r3, #2]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	71da      	strb	r2, [r3, #7]
 8004776:	e003      	b.n	8004780 <CO_NMT_process+0x13c>
        case CO_NMT_OPERATIONAL:      NMT->LEDgreenRun = 1;                     break;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2201      	movs	r2, #1
 800477c:	71da      	strb	r2, [r3, #7]
 800477e:	bf00      	nop
    }


    /* CANopen red ERROR LED (DR 303-3) */
    if(CO_isError(NMT->emPr->em, CO_EM_CAN_TX_BUS_OFF))
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	691b      	ldr	r3, [r3, #16]
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	2112      	movs	r1, #18
 8004788:	4618      	mov	r0, r3
 800478a:	f7ff fbd6 	bl	8003f3a <CO_isError>
 800478e:	4603      	mov	r3, r0
 8004790:	2b00      	cmp	r3, #0
 8004792:	d003      	beq.n	800479c <CO_NMT_process+0x158>
        NMT->LEDredError = 1;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2201      	movs	r2, #1
 8004798:	721a      	strb	r2, [r3, #8]
 800479a:	e04f      	b.n	800483c <CO_NMT_process+0x1f8>

    else if(CO_isError(NMT->emPr->em, CO_EM_SYNC_TIME_OUT))
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	691b      	ldr	r3, [r3, #16]
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	2118      	movs	r1, #24
 80047a4:	4618      	mov	r0, r3
 80047a6:	f7ff fbc8 	bl	8003f3a <CO_isError>
 80047aa:	4603      	mov	r3, r0
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d005      	beq.n	80047bc <CO_NMT_process+0x178>
        NMT->LEDredError = NMT->LEDtripleFlash;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f993 2005 	ldrsb.w	r2, [r3, #5]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	721a      	strb	r2, [r3, #8]
 80047ba:	e03f      	b.n	800483c <CO_NMT_process+0x1f8>

    else if(CO_isError(NMT->emPr->em, CO_EM_HEARTBEAT_CONSUMER) || CO_isError(NMT->emPr->em, CO_EM_HB_CONSUMER_REMOTE_RESET))
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	691b      	ldr	r3, [r3, #16]
 80047c0:	68db      	ldr	r3, [r3, #12]
 80047c2:	211b      	movs	r1, #27
 80047c4:	4618      	mov	r0, r3
 80047c6:	f7ff fbb8 	bl	8003f3a <CO_isError>
 80047ca:	4603      	mov	r3, r0
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d109      	bne.n	80047e4 <CO_NMT_process+0x1a0>
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	691b      	ldr	r3, [r3, #16]
 80047d4:	68db      	ldr	r3, [r3, #12]
 80047d6:	211c      	movs	r1, #28
 80047d8:	4618      	mov	r0, r3
 80047da:	f7ff fbae 	bl	8003f3a <CO_isError>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d005      	beq.n	80047f0 <CO_NMT_process+0x1ac>
        NMT->LEDredError = NMT->LEDdoubleFlash;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f993 2004 	ldrsb.w	r2, [r3, #4]
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	721a      	strb	r2, [r3, #8]
 80047ee:	e025      	b.n	800483c <CO_NMT_process+0x1f8>

    else if(CANpassive || CO_isError(NMT->emPr->em, CO_EM_CAN_BUS_WARNING))
 80047f0:	7dfb      	ldrb	r3, [r7, #23]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d109      	bne.n	800480a <CO_NMT_process+0x1c6>
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	691b      	ldr	r3, [r3, #16]
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	2101      	movs	r1, #1
 80047fe:	4618      	mov	r0, r3
 8004800:	f7ff fb9b 	bl	8003f3a <CO_isError>
 8004804:	4603      	mov	r3, r0
 8004806:	2b00      	cmp	r3, #0
 8004808:	d005      	beq.n	8004816 <CO_NMT_process+0x1d2>
        NMT->LEDredError = NMT->LEDsingleFlash;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	721a      	strb	r2, [r3, #8]
 8004814:	e012      	b.n	800483c <CO_NMT_process+0x1f8>

    else if(errorRegister)
 8004816:	f897 3020 	ldrb.w	r3, [r7, #32]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d00b      	beq.n	8004836 <CO_NMT_process+0x1f2>
        NMT->LEDredError = (NMT->LEDblinking>=0)?-1:1;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8004824:	2b00      	cmp	r3, #0
 8004826:	db02      	blt.n	800482e <CO_NMT_process+0x1ea>
 8004828:	f04f 32ff 	mov.w	r2, #4294967295
 800482c:	e000      	b.n	8004830 <CO_NMT_process+0x1ec>
 800482e:	2201      	movs	r2, #1
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	721a      	strb	r2, [r3, #8]
 8004834:	e002      	b.n	800483c <CO_NMT_process+0x1f8>

    else
        NMT->LEDredError = -1;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	22ff      	movs	r2, #255	; 0xff
 800483a:	721a      	strb	r2, [r3, #8]


    /* in case of error enter pre-operational state */
    if(errorBehavior && (NMT->operatingState == CO_NMT_OPERATIONAL)){
 800483c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800483e:	2b00      	cmp	r3, #0
 8004840:	f000 80ac 	beq.w	800499c <CO_NMT_process+0x358>
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	781b      	ldrb	r3, [r3, #0]
 8004848:	2b05      	cmp	r3, #5
 800484a:	f040 80a7 	bne.w	800499c <CO_NMT_process+0x358>
        if(CANpassive && (errorBehavior[2] == 0 || errorBehavior[2] == 2)) errorRegister |= 0x10;
 800484e:	7dfb      	ldrb	r3, [r7, #23]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d00f      	beq.n	8004874 <CO_NMT_process+0x230>
 8004854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004856:	3302      	adds	r3, #2
 8004858:	781b      	ldrb	r3, [r3, #0]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d004      	beq.n	8004868 <CO_NMT_process+0x224>
 800485e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004860:	3302      	adds	r3, #2
 8004862:	781b      	ldrb	r3, [r3, #0]
 8004864:	2b02      	cmp	r3, #2
 8004866:	d105      	bne.n	8004874 <CO_NMT_process+0x230>
 8004868:	f897 3020 	ldrb.w	r3, [r7, #32]
 800486c:	f043 0310 	orr.w	r3, r3, #16
 8004870:	f887 3020 	strb.w	r3, [r7, #32]

        if(errorRegister){
 8004874:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004878:	2b00      	cmp	r3, #0
 800487a:	f000 808f 	beq.w	800499c <CO_NMT_process+0x358>
            /* Communication error */
            if(errorRegister & CO_ERR_REG_COMM_ERR){
 800487e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004882:	f003 0310 	and.w	r3, r3, #16
 8004886:	2b00      	cmp	r3, #0
 8004888:	d03e      	beq.n	8004908 <CO_NMT_process+0x2c4>
                if(errorBehavior[1] == 0){
 800488a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800488c:	3301      	adds	r3, #1
 800488e:	781b      	ldrb	r3, [r3, #0]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d103      	bne.n	800489c <CO_NMT_process+0x258>
                    NMT->operatingState = CO_NMT_PRE_OPERATIONAL;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	227f      	movs	r2, #127	; 0x7f
 8004898:	701a      	strb	r2, [r3, #0]
 800489a:	e035      	b.n	8004908 <CO_NMT_process+0x2c4>
                }
                else if(errorBehavior[1] == 2){
 800489c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800489e:	3301      	adds	r3, #1
 80048a0:	781b      	ldrb	r3, [r3, #0]
 80048a2:	2b02      	cmp	r3, #2
 80048a4:	d103      	bne.n	80048ae <CO_NMT_process+0x26a>
                    NMT->operatingState = CO_NMT_STOPPED;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2204      	movs	r2, #4
 80048aa:	701a      	strb	r2, [r3, #0]
 80048ac:	e02c      	b.n	8004908 <CO_NMT_process+0x2c4>
                }
                else if(CO_isError(NMT->emPr->em, CO_EM_CAN_TX_BUS_OFF)
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	691b      	ldr	r3, [r3, #16]
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	2112      	movs	r1, #18
 80048b6:	4618      	mov	r0, r3
 80048b8:	f7ff fb3f 	bl	8003f3a <CO_isError>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d113      	bne.n	80048ea <CO_NMT_process+0x2a6>
                     || CO_isError(NMT->emPr->em, CO_EM_HEARTBEAT_CONSUMER)
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	691b      	ldr	r3, [r3, #16]
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	211b      	movs	r1, #27
 80048ca:	4618      	mov	r0, r3
 80048cc:	f7ff fb35 	bl	8003f3a <CO_isError>
 80048d0:	4603      	mov	r3, r0
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d109      	bne.n	80048ea <CO_NMT_process+0x2a6>
                     || CO_isError(NMT->emPr->em, CO_EM_HB_CONSUMER_REMOTE_RESET))
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	691b      	ldr	r3, [r3, #16]
 80048da:	68db      	ldr	r3, [r3, #12]
 80048dc:	211c      	movs	r1, #28
 80048de:	4618      	mov	r0, r3
 80048e0:	f7ff fb2b 	bl	8003f3a <CO_isError>
 80048e4:	4603      	mov	r3, r0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d00e      	beq.n	8004908 <CO_NMT_process+0x2c4>
                {
                    if(errorBehavior[0] == 0){
 80048ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ec:	781b      	ldrb	r3, [r3, #0]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d103      	bne.n	80048fa <CO_NMT_process+0x2b6>
                        NMT->operatingState = CO_NMT_PRE_OPERATIONAL;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	227f      	movs	r2, #127	; 0x7f
 80048f6:	701a      	strb	r2, [r3, #0]
 80048f8:	e006      	b.n	8004908 <CO_NMT_process+0x2c4>
                    }
                    else if(errorBehavior[0] == 2){
 80048fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048fc:	781b      	ldrb	r3, [r3, #0]
 80048fe:	2b02      	cmp	r3, #2
 8004900:	d102      	bne.n	8004908 <CO_NMT_process+0x2c4>
                        NMT->operatingState = CO_NMT_STOPPED;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2204      	movs	r2, #4
 8004906:	701a      	strb	r2, [r3, #0]
                    }
                }
            }

            /* Generic error */
            if(errorRegister & CO_ERR_REG_GENERIC_ERR){
 8004908:	f897 3020 	ldrb.w	r3, [r7, #32]
 800490c:	f003 0301 	and.w	r3, r3, #1
 8004910:	2b00      	cmp	r3, #0
 8004912:	d010      	beq.n	8004936 <CO_NMT_process+0x2f2>
                if      (errorBehavior[3] == 0) NMT->operatingState = CO_NMT_PRE_OPERATIONAL;
 8004914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004916:	3303      	adds	r3, #3
 8004918:	781b      	ldrb	r3, [r3, #0]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d103      	bne.n	8004926 <CO_NMT_process+0x2e2>
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	227f      	movs	r2, #127	; 0x7f
 8004922:	701a      	strb	r2, [r3, #0]
 8004924:	e007      	b.n	8004936 <CO_NMT_process+0x2f2>
                else if (errorBehavior[3] == 2) NMT->operatingState = CO_NMT_STOPPED;
 8004926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004928:	3303      	adds	r3, #3
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	2b02      	cmp	r3, #2
 800492e:	d102      	bne.n	8004936 <CO_NMT_process+0x2f2>
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2204      	movs	r2, #4
 8004934:	701a      	strb	r2, [r3, #0]
            }

            /* Device profile error */
            if(errorRegister & CO_ERR_REG_DEV_PROFILE){
 8004936:	f897 3020 	ldrb.w	r3, [r7, #32]
 800493a:	f003 0320 	and.w	r3, r3, #32
 800493e:	2b00      	cmp	r3, #0
 8004940:	d010      	beq.n	8004964 <CO_NMT_process+0x320>
                if      (errorBehavior[4] == 0) NMT->operatingState = CO_NMT_PRE_OPERATIONAL;
 8004942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004944:	3304      	adds	r3, #4
 8004946:	781b      	ldrb	r3, [r3, #0]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d103      	bne.n	8004954 <CO_NMT_process+0x310>
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	227f      	movs	r2, #127	; 0x7f
 8004950:	701a      	strb	r2, [r3, #0]
 8004952:	e007      	b.n	8004964 <CO_NMT_process+0x320>
                else if (errorBehavior[4] == 2) NMT->operatingState = CO_NMT_STOPPED;
 8004954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004956:	3304      	adds	r3, #4
 8004958:	781b      	ldrb	r3, [r3, #0]
 800495a:	2b02      	cmp	r3, #2
 800495c:	d102      	bne.n	8004964 <CO_NMT_process+0x320>
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2204      	movs	r2, #4
 8004962:	701a      	strb	r2, [r3, #0]
            }

            /* Manufacturer specific error */
            if(errorRegister & CO_ERR_REG_MANUFACTURER){
 8004964:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8004968:	2b00      	cmp	r3, #0
 800496a:	da10      	bge.n	800498e <CO_NMT_process+0x34a>
                if      (errorBehavior[5] == 0) NMT->operatingState = CO_NMT_PRE_OPERATIONAL;
 800496c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800496e:	3305      	adds	r3, #5
 8004970:	781b      	ldrb	r3, [r3, #0]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d103      	bne.n	800497e <CO_NMT_process+0x33a>
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	227f      	movs	r2, #127	; 0x7f
 800497a:	701a      	strb	r2, [r3, #0]
 800497c:	e007      	b.n	800498e <CO_NMT_process+0x34a>
                else if (errorBehavior[5] == 2) NMT->operatingState = CO_NMT_STOPPED;
 800497e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004980:	3305      	adds	r3, #5
 8004982:	781b      	ldrb	r3, [r3, #0]
 8004984:	2b02      	cmp	r3, #2
 8004986:	d102      	bne.n	800498e <CO_NMT_process+0x34a>
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2204      	movs	r2, #4
 800498c:	701a      	strb	r2, [r3, #0]
            }

            /* if operational state is lost, send HB immediately. */
            if(NMT->operatingState != CO_NMT_OPERATIONAL)
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	781b      	ldrb	r3, [r3, #0]
 8004992:	2b05      	cmp	r3, #5
 8004994:	d002      	beq.n	800499c <CO_NMT_process+0x358>
                NMT->HBproducerTimer = HBtime;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	893a      	ldrh	r2, [r7, #8]
 800499a:	819a      	strh	r2, [r3, #12]
        }
    }

    if(NMT->pFunctNMT!=NULL && currentOperatingState!=NMT->operatingState){
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	699b      	ldr	r3, [r3, #24]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d00a      	beq.n	80049ba <CO_NMT_process+0x376>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	781b      	ldrb	r3, [r3, #0]
 80049a8:	7dba      	ldrb	r2, [r7, #22]
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d005      	beq.n	80049ba <CO_NMT_process+0x376>
        NMT->pFunctNMT(NMT->operatingState);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	699b      	ldr	r3, [r3, #24]
 80049b2:	68fa      	ldr	r2, [r7, #12]
 80049b4:	7812      	ldrb	r2, [r2, #0]
 80049b6:	4610      	mov	r0, r2
 80049b8:	4798      	blx	r3
    }

    return NMT->resetCommand;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	7a5b      	ldrb	r3, [r3, #9]
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3718      	adds	r7, #24
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}

080049c6 <CO_PDO_receive>:
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 * If new message arrives and previous message wasn't processed yet, then
 * previous message will be lost and overwritten by new message. That's OK with PDOs.
 */
static void CO_PDO_receive(void *object, const CO_CANrxMsg_t *msg){
 80049c6:	b480      	push	{r7}
 80049c8:	b085      	sub	sp, #20
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]
 80049ce:	6039      	str	r1, [r7, #0]
    CO_RPDO_t *RPDO;

    RPDO = (CO_RPDO_t*)object;   /* this is the correct pointer type of the first argument */
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	60fb      	str	r3, [r7, #12]

    if( (RPDO->valid) &&
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	7f5b      	ldrb	r3, [r3, #29]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d07d      	beq.n	8004ad8 <CO_PDO_receive+0x112>
        (*RPDO->operatingState == CO_NMT_OPERATIONAL) &&
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	695b      	ldr	r3, [r3, #20]
 80049e0:	781b      	ldrb	r3, [r3, #0]
    if( (RPDO->valid) &&
 80049e2:	2b05      	cmp	r3, #5
 80049e4:	d178      	bne.n	8004ad8 <CO_PDO_receive+0x112>
        (msg->DLC >= RPDO->dataLength))
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	f893 2020 	ldrb.w	r2, [r3, #32]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	7fdb      	ldrb	r3, [r3, #31]
        (*RPDO->operatingState == CO_NMT_OPERATIONAL) &&
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d371      	bcc.n	8004ad8 <CO_PDO_receive+0x112>
    {
        if(RPDO->synchronous && RPDO->SYNC->CANrxToggle) {
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	7f9b      	ldrb	r3, [r3, #30]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d039      	beq.n	8004a70 <CO_PDO_receive+0xaa>
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	7ddb      	ldrb	r3, [r3, #23]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d034      	beq.n	8004a70 <CO_PDO_receive+0xaa>
            /* copy data into second buffer and set 'new message' flag */
            RPDO->CANrxData[1][0] = msg->data[0];
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
            RPDO->CANrxData[1][1] = msg->data[1];
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
            RPDO->CANrxData[1][2] = msg->data[2];
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            RPDO->CANrxData[1][3] = msg->data[3];
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
            RPDO->CANrxData[1][4] = msg->data[4];
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
            RPDO->CANrxData[1][5] = msg->data[5];
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
            RPDO->CANrxData[1][6] = msg->data[6];
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            RPDO->CANrxData[1][7] = msg->data[7];
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

            RPDO->CANrxNew[1] = true;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2201      	movs	r2, #1
 8004a6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            RPDO->CANrxData[0][7] = msg->data[7];

            RPDO->CANrxNew[0] = true;
        }
    }
}
 8004a6e:	e033      	b.n	8004ad8 <CO_PDO_receive+0x112>
            RPDO->CANrxData[0][0] = msg->data[0];
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            RPDO->CANrxData[0][1] = msg->data[1];
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
            RPDO->CANrxData[0][2] = msg->data[2];
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            RPDO->CANrxData[0][3] = msg->data[3];
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            RPDO->CANrxData[0][4] = msg->data[4];
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
            RPDO->CANrxData[0][5] = msg->data[5];
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
            RPDO->CANrxData[0][6] = msg->data[6];
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
            RPDO->CANrxData[0][7] = msg->data[7];
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
            RPDO->CANrxNew[0] = true;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8004ad8:	bf00      	nop
 8004ada:	3714      	adds	r7, #20
 8004adc:	46bd      	mov	sp, r7
 8004ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae2:	4770      	bx	lr

08004ae4 <CO_RPDOconfigCom>:
 *
 * @param RPDO RPDO object.
 * @param COB_IDUsedByRPDO _RPDO communication parameter_, _COB-ID for PDO_ variable
 * from Object dictionary (index 0x1400+, subindex 1).
 */
static void CO_RPDOconfigCom(CO_RPDO_t* RPDO, uint32_t COB_IDUsedByRPDO){
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b088      	sub	sp, #32
 8004ae8:	af04      	add	r7, sp, #16
 8004aea:	6078      	str	r0, [r7, #4]
 8004aec:	6039      	str	r1, [r7, #0]
    uint16_t ID;
    CO_ReturnError_t r;

    ID = (uint16_t)COB_IDUsedByRPDO;
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	81fb      	strh	r3, [r7, #14]

    /* is RPDO used? */
    if((COB_IDUsedByRPDO & 0xBFFFF800L) == 0 && RPDO->dataLength && ID){
 8004af2:	683a      	ldr	r2, [r7, #0]
 8004af4:	4b2c      	ldr	r3, [pc, #176]	; (8004ba8 <CO_RPDOconfigCom+0xc4>)
 8004af6:	4013      	ands	r3, r2
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d120      	bne.n	8004b3e <CO_RPDOconfigCom+0x5a>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	7fdb      	ldrb	r3, [r3, #31]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d01c      	beq.n	8004b3e <CO_RPDOconfigCom+0x5a>
 8004b04:	89fb      	ldrh	r3, [r7, #14]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d019      	beq.n	8004b3e <CO_RPDOconfigCom+0x5a>
        /* is used default COB-ID? */
        if(ID == RPDO->defaultCOB_ID) ID += RPDO->nodeId;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	8b5b      	ldrh	r3, [r3, #26]
 8004b0e:	89fa      	ldrh	r2, [r7, #14]
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d105      	bne.n	8004b20 <CO_RPDOconfigCom+0x3c>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	7e1b      	ldrb	r3, [r3, #24]
 8004b18:	b29a      	uxth	r2, r3
 8004b1a:	89fb      	ldrh	r3, [r7, #14]
 8004b1c:	4413      	add	r3, r2
 8004b1e:	81fb      	strh	r3, [r7, #14]
        RPDO->valid = true;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2201      	movs	r2, #1
 8004b24:	775a      	strb	r2, [r3, #29]
        RPDO->synchronous = (RPDO->RPDOCommPar->transmissionType <= 240) ? true : false;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	7a1b      	ldrb	r3, [r3, #8]
 8004b2c:	2bf0      	cmp	r3, #240	; 0xf0
 8004b2e:	bf94      	ite	ls
 8004b30:	2301      	movls	r3, #1
 8004b32:	2300      	movhi	r3, #0
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	461a      	mov	r2, r3
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	779a      	strb	r2, [r3, #30]
 8004b3c:	e00d      	b.n	8004b5a <CO_RPDOconfigCom+0x76>
    }
    else{
        ID = 0;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	81fb      	strh	r3, [r7, #14]
        RPDO->valid = false;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	775a      	strb	r2, [r3, #29]
        RPDO->CANrxNew[0] = RPDO->CANrxNew[1] = false;
 8004b48:	2100      	movs	r1, #0
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	460a      	mov	r2, r1
 8004b4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	460a      	mov	r2, r1
 8004b56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    }
    r = CO_CANrxBufferInit(
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f8b3 1058 	ldrh.w	r1, [r3, #88]	; 0x58
 8004b64:	89fa      	ldrh	r2, [r7, #14]
 8004b66:	4b11      	ldr	r3, [pc, #68]	; (8004bac <CO_RPDOconfigCom+0xc8>)
 8004b68:	9302      	str	r3, [sp, #8]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	9301      	str	r3, [sp, #4]
 8004b6e:	2300      	movs	r3, #0
 8004b70:	9300      	str	r3, [sp, #0]
 8004b72:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8004b76:	f003 fa94 	bl	80080a2 <CO_CANrxBufferInit>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	737b      	strb	r3, [r7, #13]
            ID,                     /* CAN identifier */
            0x7FF,                  /* mask */
            0,                      /* rtr */
            (void*)RPDO,            /* object passed to receive function */
            CO_PDO_receive);        /* this function will process received message */
    if(r != CO_ERROR_NO){
 8004b7e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d00b      	beq.n	8004b9e <CO_RPDOconfigCom+0xba>
        RPDO->valid = false;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	775a      	strb	r2, [r3, #29]
        RPDO->CANrxNew[0] = RPDO->CANrxNew[1] = false;
 8004b8c:	2100      	movs	r1, #0
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	460a      	mov	r2, r1
 8004b92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	460a      	mov	r2, r1
 8004b9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    }
}
 8004b9e:	bf00      	nop
 8004ba0:	3710      	adds	r7, #16
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	bffff800 	.word	0xbffff800
 8004bac:	080049c7 	.word	0x080049c7

08004bb0 <CO_TPDOconfigCom>:
 * @param TPDO TPDO object.
 * @param COB_IDUsedByTPDO _TPDO communication parameter_, _COB-ID for PDO_ variable
 * from Object dictionary (index 0x1400+, subindex 1).
 * @param syncFlag Indicate, if TPDO is synchronous.
 */
static void CO_TPDOconfigCom(CO_TPDO_t* TPDO, uint32_t COB_IDUsedByTPDO, uint8_t syncFlag){
 8004bb0:	b590      	push	{r4, r7, lr}
 8004bb2:	b089      	sub	sp, #36	; 0x24
 8004bb4:	af02      	add	r7, sp, #8
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	60b9      	str	r1, [r7, #8]
 8004bba:	4613      	mov	r3, r2
 8004bbc:	71fb      	strb	r3, [r7, #7]
    uint16_t ID;

    ID = (uint16_t)COB_IDUsedByTPDO;
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	82fb      	strh	r3, [r7, #22]

    /* is TPDO used? */
    if((COB_IDUsedByTPDO & 0xBFFFF800L) == 0 && TPDO->dataLength && ID){
 8004bc2:	68ba      	ldr	r2, [r7, #8]
 8004bc4:	4b1d      	ldr	r3, [pc, #116]	; (8004c3c <CO_TPDOconfigCom+0x8c>)
 8004bc6:	4013      	ands	r3, r2
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d115      	bne.n	8004bf8 <CO_TPDOconfigCom+0x48>
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	7e9b      	ldrb	r3, [r3, #26]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d011      	beq.n	8004bf8 <CO_TPDOconfigCom+0x48>
 8004bd4:	8afb      	ldrh	r3, [r7, #22]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d00e      	beq.n	8004bf8 <CO_TPDOconfigCom+0x48>
        /* is used default COB-ID? */
        if(ID == TPDO->defaultCOB_ID) ID += TPDO->nodeId;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	8adb      	ldrh	r3, [r3, #22]
 8004bde:	8afa      	ldrh	r2, [r7, #22]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d105      	bne.n	8004bf0 <CO_TPDOconfigCom+0x40>
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	7d1b      	ldrb	r3, [r3, #20]
 8004be8:	b29a      	uxth	r2, r3
 8004bea:	8afb      	ldrh	r3, [r7, #22]
 8004bec:	4413      	add	r3, r2
 8004bee:	82fb      	strh	r3, [r7, #22]
        TPDO->valid = true;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	765a      	strb	r2, [r3, #25]
 8004bf6:	e004      	b.n	8004c02 <CO_TPDOconfigCom+0x52>
    }
    else{
        ID = 0;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	82fb      	strh	r3, [r7, #22]
        TPDO->valid = false;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	765a      	strb	r2, [r3, #25]
    }

    TPDO->CANtxBuff = CO_CANtxBufferInit(
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	f8b3 1050 	ldrh.w	r1, [r3, #80]	; 0x50
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	7e9b      	ldrb	r3, [r3, #26]
 8004c10:	8afc      	ldrh	r4, [r7, #22]
 8004c12:	79fa      	ldrb	r2, [r7, #7]
 8004c14:	9201      	str	r2, [sp, #4]
 8004c16:	9300      	str	r3, [sp, #0]
 8004c18:	2300      	movs	r3, #0
 8004c1a:	4622      	mov	r2, r4
 8004c1c:	f003 fac5 	bl	80081aa <CO_CANtxBufferInit>
 8004c20:	4602      	mov	r2, r0
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	64da      	str	r2, [r3, #76]	; 0x4c
            ID,                        /* CAN identifier */
            0,                         /* rtr */
            TPDO->dataLength,          /* number of data bytes */
            syncFlag);                 /* synchronous message flag bit */

    if(TPDO->CANtxBuff == 0){
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d102      	bne.n	8004c34 <CO_TPDOconfigCom+0x84>
        TPDO->valid = false;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2200      	movs	r2, #0
 8004c32:	765a      	strb	r2, [r3, #25]
    }
}
 8004c34:	bf00      	nop
 8004c36:	371c      	adds	r7, #28
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd90      	pop	{r4, r7, pc}
 8004c3c:	bffff800 	.word	0xbffff800

08004c40 <CO_PDOfindMap>:
        uint8_t                 R_T,
        uint8_t               **ppData,
        uint8_t                *pLength,
        uint8_t                *pSendIfCOSFlags,
        uint8_t                *pIsMultibyteVar)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b088      	sub	sp, #32
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	60f8      	str	r0, [r7, #12]
 8004c48:	60b9      	str	r1, [r7, #8]
 8004c4a:	603b      	str	r3, [r7, #0]
 8004c4c:	4613      	mov	r3, r2
 8004c4e:	71fb      	strb	r3, [r7, #7]
    uint8_t subIndex;
    uint8_t dataLen;
    uint8_t objectLen;
    uint8_t attr;

    index = (uint16_t)(map>>16);
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	0c1b      	lsrs	r3, r3, #16
 8004c54:	837b      	strh	r3, [r7, #26]
    subIndex = (uint8_t)(map>>8);
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	0a1b      	lsrs	r3, r3, #8
 8004c5a:	767b      	strb	r3, [r7, #25]
    dataLen = (uint8_t) map;   /* data length in bits */
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	763b      	strb	r3, [r7, #24]

    /* data length must be byte aligned */
    if(dataLen&0x07) return CO_SDO_AB_NO_MAP;   /* Object cannot be mapped to the PDO. */
 8004c60:	7e3b      	ldrb	r3, [r7, #24]
 8004c62:	f003 0307 	and.w	r3, r3, #7
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d001      	beq.n	8004c6e <CO_PDOfindMap+0x2e>
 8004c6a:	4b66      	ldr	r3, [pc, #408]	; (8004e04 <CO_PDOfindMap+0x1c4>)
 8004c6c:	e0c5      	b.n	8004dfa <CO_PDOfindMap+0x1ba>

    dataLen >>= 3;    /* new data length is in bytes */
 8004c6e:	7e3b      	ldrb	r3, [r7, #24]
 8004c70:	08db      	lsrs	r3, r3, #3
 8004c72:	763b      	strb	r3, [r7, #24]
    *pLength += dataLen;
 8004c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c76:	781a      	ldrb	r2, [r3, #0]
 8004c78:	7e3b      	ldrb	r3, [r7, #24]
 8004c7a:	4413      	add	r3, r2
 8004c7c:	b2da      	uxtb	r2, r3
 8004c7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c80:	701a      	strb	r2, [r3, #0]

    /* total PDO length can not be more than 8 bytes */
    if(*pLength > 8) return CO_SDO_AB_MAP_LEN;  /* The number and length of the objects to be mapped would exceed PDO length. */
 8004c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c84:	781b      	ldrb	r3, [r3, #0]
 8004c86:	2b08      	cmp	r3, #8
 8004c88:	d901      	bls.n	8004c8e <CO_PDOfindMap+0x4e>
 8004c8a:	4b5f      	ldr	r3, [pc, #380]	; (8004e08 <CO_PDOfindMap+0x1c8>)
 8004c8c:	e0b5      	b.n	8004dfa <CO_PDOfindMap+0x1ba>

    /* is there a reference to dummy entries */
    if(index <=7 && subIndex == 0){
 8004c8e:	8b7b      	ldrh	r3, [r7, #26]
 8004c90:	2b07      	cmp	r3, #7
 8004c92:	d82d      	bhi.n	8004cf0 <CO_PDOfindMap+0xb0>
 8004c94:	7e7b      	ldrb	r3, [r7, #25]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d12a      	bne.n	8004cf0 <CO_PDOfindMap+0xb0>
        static uint32_t dummyTX = 0;
        static uint32_t dummyRX;
        uint8_t dummySize = 4;
 8004c9a:	2304      	movs	r3, #4
 8004c9c:	77fb      	strb	r3, [r7, #31]

        if(index<2) dummySize = 0;
 8004c9e:	8b7b      	ldrh	r3, [r7, #26]
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d802      	bhi.n	8004caa <CO_PDOfindMap+0x6a>
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	77fb      	strb	r3, [r7, #31]
 8004ca8:	e010      	b.n	8004ccc <CO_PDOfindMap+0x8c>
        else if(index==2 || index==5) dummySize = 1;
 8004caa:	8b7b      	ldrh	r3, [r7, #26]
 8004cac:	2b02      	cmp	r3, #2
 8004cae:	d002      	beq.n	8004cb6 <CO_PDOfindMap+0x76>
 8004cb0:	8b7b      	ldrh	r3, [r7, #26]
 8004cb2:	2b05      	cmp	r3, #5
 8004cb4:	d102      	bne.n	8004cbc <CO_PDOfindMap+0x7c>
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	77fb      	strb	r3, [r7, #31]
 8004cba:	e007      	b.n	8004ccc <CO_PDOfindMap+0x8c>
        else if(index==3 || index==6) dummySize = 2;
 8004cbc:	8b7b      	ldrh	r3, [r7, #26]
 8004cbe:	2b03      	cmp	r3, #3
 8004cc0:	d002      	beq.n	8004cc8 <CO_PDOfindMap+0x88>
 8004cc2:	8b7b      	ldrh	r3, [r7, #26]
 8004cc4:	2b06      	cmp	r3, #6
 8004cc6:	d101      	bne.n	8004ccc <CO_PDOfindMap+0x8c>
 8004cc8:	2302      	movs	r3, #2
 8004cca:	77fb      	strb	r3, [r7, #31]

        /* is size of variable big enough for map */
        if(dummySize < dataLen) return CO_SDO_AB_NO_MAP;   /* Object cannot be mapped to the PDO. */
 8004ccc:	7ffa      	ldrb	r2, [r7, #31]
 8004cce:	7e3b      	ldrb	r3, [r7, #24]
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d201      	bcs.n	8004cd8 <CO_PDOfindMap+0x98>
 8004cd4:	4b4b      	ldr	r3, [pc, #300]	; (8004e04 <CO_PDOfindMap+0x1c4>)
 8004cd6:	e090      	b.n	8004dfa <CO_PDOfindMap+0x1ba>

        /* Data and ODE pointer */
        if(R_T == 0) *ppData = (uint8_t*) &dummyRX;
 8004cd8:	79fb      	ldrb	r3, [r7, #7]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d103      	bne.n	8004ce6 <CO_PDOfindMap+0xa6>
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	4a4a      	ldr	r2, [pc, #296]	; (8004e0c <CO_PDOfindMap+0x1cc>)
 8004ce2:	601a      	str	r2, [r3, #0]
 8004ce4:	e002      	b.n	8004cec <CO_PDOfindMap+0xac>
        else         *ppData = (uint8_t*) &dummyTX;
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	4a49      	ldr	r2, [pc, #292]	; (8004e10 <CO_PDOfindMap+0x1d0>)
 8004cea:	601a      	str	r2, [r3, #0]

        return 0;
 8004cec:	2300      	movs	r3, #0
 8004cee:	e084      	b.n	8004dfa <CO_PDOfindMap+0x1ba>
    }

    /* find object in Object Dictionary */
    entryNo = CO_OD_find(SDO, index);
 8004cf0:	8b7b      	ldrh	r3, [r7, #26]
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	68f8      	ldr	r0, [r7, #12]
 8004cf6:	f001 f9bd 	bl	8006074 <CO_OD_find>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	82fb      	strh	r3, [r7, #22]

    /* Does object exist in OD? */
    if(entryNo == 0xFFFF || subIndex > SDO->OD[entryNo].maxSubIndex)
 8004cfe:	8afb      	ldrh	r3, [r7, #22]
 8004d00:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d00b      	beq.n	8004d20 <CO_PDOfindMap+0xe0>
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004d0c:	8afa      	ldrh	r2, [r7, #22]
 8004d0e:	4613      	mov	r3, r2
 8004d10:	005b      	lsls	r3, r3, #1
 8004d12:	4413      	add	r3, r2
 8004d14:	009b      	lsls	r3, r3, #2
 8004d16:	440b      	add	r3, r1
 8004d18:	789b      	ldrb	r3, [r3, #2]
 8004d1a:	7e7a      	ldrb	r2, [r7, #25]
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d901      	bls.n	8004d24 <CO_PDOfindMap+0xe4>
        return CO_SDO_AB_NOT_EXIST;   /* Object does not exist in the object dictionary. */
 8004d20:	4b3c      	ldr	r3, [pc, #240]	; (8004e14 <CO_PDOfindMap+0x1d4>)
 8004d22:	e06a      	b.n	8004dfa <CO_PDOfindMap+0x1ba>

    attr = CO_OD_getAttribute(SDO, entryNo, subIndex);
 8004d24:	7e7a      	ldrb	r2, [r7, #25]
 8004d26:	8afb      	ldrh	r3, [r7, #22]
 8004d28:	4619      	mov	r1, r3
 8004d2a:	68f8      	ldr	r0, [r7, #12]
 8004d2c:	f001 fa44 	bl	80061b8 <CO_OD_getAttribute>
 8004d30:	4603      	mov	r3, r0
 8004d32:	757b      	strb	r3, [r7, #21]
    /* Is object Mappable for RPDO? */
    if(R_T==0 && !((attr&CO_ODA_RPDO_MAPABLE) && (attr&CO_ODA_WRITEABLE))) return CO_SDO_AB_NO_MAP;   /* Object cannot be mapped to the PDO. */
 8004d34:	79fb      	ldrb	r3, [r7, #7]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d10b      	bne.n	8004d52 <CO_PDOfindMap+0x112>
 8004d3a:	7d7b      	ldrb	r3, [r7, #21]
 8004d3c:	f003 0310 	and.w	r3, r3, #16
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d004      	beq.n	8004d4e <CO_PDOfindMap+0x10e>
 8004d44:	7d7b      	ldrb	r3, [r7, #21]
 8004d46:	f003 0308 	and.w	r3, r3, #8
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d101      	bne.n	8004d52 <CO_PDOfindMap+0x112>
 8004d4e:	4b2d      	ldr	r3, [pc, #180]	; (8004e04 <CO_PDOfindMap+0x1c4>)
 8004d50:	e053      	b.n	8004dfa <CO_PDOfindMap+0x1ba>
    /* Is object Mappable for TPDO? */
    if(R_T!=0 && !((attr&CO_ODA_TPDO_MAPABLE) && (attr&CO_ODA_READABLE))) return CO_SDO_AB_NO_MAP;   /* Object cannot be mapped to the PDO. */
 8004d52:	79fb      	ldrb	r3, [r7, #7]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d00b      	beq.n	8004d70 <CO_PDOfindMap+0x130>
 8004d58:	7d7b      	ldrb	r3, [r7, #21]
 8004d5a:	f003 0320 	and.w	r3, r3, #32
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d004      	beq.n	8004d6c <CO_PDOfindMap+0x12c>
 8004d62:	7d7b      	ldrb	r3, [r7, #21]
 8004d64:	f003 0304 	and.w	r3, r3, #4
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d101      	bne.n	8004d70 <CO_PDOfindMap+0x130>
 8004d6c:	4b25      	ldr	r3, [pc, #148]	; (8004e04 <CO_PDOfindMap+0x1c4>)
 8004d6e:	e044      	b.n	8004dfa <CO_PDOfindMap+0x1ba>

    /* is size of variable big enough for map */
    objectLen = CO_OD_getLength(SDO, entryNo, subIndex);
 8004d70:	7e7a      	ldrb	r2, [r7, #25]
 8004d72:	8afb      	ldrh	r3, [r7, #22]
 8004d74:	4619      	mov	r1, r3
 8004d76:	68f8      	ldr	r0, [r7, #12]
 8004d78:	f001 f9d1 	bl	800611e <CO_OD_getLength>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	753b      	strb	r3, [r7, #20]
    if(objectLen < dataLen) return CO_SDO_AB_NO_MAP;   /* Object cannot be mapped to the PDO. */
 8004d80:	7d3a      	ldrb	r2, [r7, #20]
 8004d82:	7e3b      	ldrb	r3, [r7, #24]
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d201      	bcs.n	8004d8c <CO_PDOfindMap+0x14c>
 8004d88:	4b1e      	ldr	r3, [pc, #120]	; (8004e04 <CO_PDOfindMap+0x1c4>)
 8004d8a:	e036      	b.n	8004dfa <CO_PDOfindMap+0x1ba>

    /* mark multibyte variable */
    *pIsMultibyteVar = (attr&CO_ODA_MB_VALUE) ? 1 : 0;
 8004d8c:	7d7b      	ldrb	r3, [r7, #21]
 8004d8e:	09db      	lsrs	r3, r3, #7
 8004d90:	b2da      	uxtb	r2, r3
 8004d92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d94:	701a      	strb	r2, [r3, #0]

    /* pointer to data */
    *ppData = (uint8_t*) CO_OD_getDataPointer(SDO, entryNo, subIndex);
 8004d96:	7e7a      	ldrb	r2, [r7, #25]
 8004d98:	8afb      	ldrh	r3, [r7, #22]
 8004d9a:	4619      	mov	r1, r3
 8004d9c:	68f8      	ldr	r0, [r7, #12]
 8004d9e:	f001 fa5e 	bl	800625e <CO_OD_getDataPointer>
 8004da2:	4602      	mov	r2, r0
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	601a      	str	r2, [r3, #0]
        *ppData += objectLen - dataLen;
    }
#endif

    /* setup change of state flags */
    if(attr&CO_ODA_TPDO_DETECT_COS){
 8004da8:	7d7b      	ldrb	r3, [r7, #21]
 8004daa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d022      	beq.n	8004df8 <CO_PDOfindMap+0x1b8>
        int16_t i;
        for(i=*pLength-dataLen; i<*pLength; i++){
 8004db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004db4:	781b      	ldrb	r3, [r3, #0]
 8004db6:	b29a      	uxth	r2, r3
 8004db8:	7e3b      	ldrb	r3, [r7, #24]
 8004dba:	b29b      	uxth	r3, r3
 8004dbc:	1ad3      	subs	r3, r2, r3
 8004dbe:	b29b      	uxth	r3, r3
 8004dc0:	83bb      	strh	r3, [r7, #28]
 8004dc2:	e013      	b.n	8004dec <CO_PDOfindMap+0x1ac>
            *pSendIfCOSFlags |= 1<<i;
 8004dc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dc6:	781b      	ldrb	r3, [r3, #0]
 8004dc8:	b25a      	sxtb	r2, r3
 8004dca:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004dce:	2101      	movs	r1, #1
 8004dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8004dd4:	b25b      	sxtb	r3, r3
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	b25b      	sxtb	r3, r3
 8004dda:	b2da      	uxtb	r2, r3
 8004ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dde:	701a      	strb	r2, [r3, #0]
        for(i=*pLength-dataLen; i<*pLength; i++){
 8004de0:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	3301      	adds	r3, #1
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	83bb      	strh	r3, [r7, #28]
 8004dec:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004df0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004df2:	7812      	ldrb	r2, [r2, #0]
 8004df4:	4293      	cmp	r3, r2
 8004df6:	dbe5      	blt.n	8004dc4 <CO_PDOfindMap+0x184>
        }
    }

    return 0;
 8004df8:	2300      	movs	r3, #0
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3720      	adds	r7, #32
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}
 8004e02:	bf00      	nop
 8004e04:	06040041 	.word	0x06040041
 8004e08:	06040042 	.word	0x06040042
 8004e0c:	20000688 	.word	0x20000688
 8004e10:	2000068c 	.word	0x2000068c
 8004e14:	06020000 	.word	0x06020000

08004e18 <CO_RPDOconfigMap>:
 * @param RPDO RPDO object.
 * @param noOfMappedObjects Number of mapped object (from OD).
 *
 * @return 0 on success, otherwise SDO abort code.
 */
static uint32_t CO_RPDOconfigMap(CO_RPDO_t* RPDO, uint8_t noOfMappedObjects){
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b08e      	sub	sp, #56	; 0x38
 8004e1c:	af04      	add	r7, sp, #16
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	460b      	mov	r3, r1
 8004e22:	70fb      	strb	r3, [r7, #3]
    int16_t i;
    uint8_t length = 0;
 8004e24:	2300      	movs	r3, #0
 8004e26:	74fb      	strb	r3, [r7, #19]
    uint32_t ret = 0;
 8004e28:	2300      	movs	r3, #0
 8004e2a:	623b      	str	r3, [r7, #32]
    const uint32_t* pMap = &RPDO->RPDOMapPar->mappedObject1;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	691b      	ldr	r3, [r3, #16]
 8004e30:	3304      	adds	r3, #4
 8004e32:	61fb      	str	r3, [r7, #28]

    for(i=noOfMappedObjects; i>0; i--){
 8004e34:	78fb      	ldrb	r3, [r7, #3]
 8004e36:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004e38:	e046      	b.n	8004ec8 <CO_RPDOconfigMap+0xb0>
        int16_t j;
        uint8_t* pData;
        uint8_t dummy = 0;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	72fb      	strb	r3, [r7, #11]
        uint8_t prevLength = length;
 8004e3e:	7cfb      	ldrb	r3, [r7, #19]
 8004e40:	767b      	strb	r3, [r7, #25]
        uint8_t MBvar;
        uint32_t map = *(pMap++);
 8004e42:	69fb      	ldr	r3, [r7, #28]
 8004e44:	1d1a      	adds	r2, r3, #4
 8004e46:	61fa      	str	r2, [r7, #28]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	617b      	str	r3, [r7, #20]

        /* function do much checking of errors in map */
        ret = CO_PDOfindMap(
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6858      	ldr	r0, [r3, #4]
 8004e50:	f107 020c 	add.w	r2, r7, #12
 8004e54:	f107 030a 	add.w	r3, r7, #10
 8004e58:	9302      	str	r3, [sp, #8]
 8004e5a:	f107 030b 	add.w	r3, r7, #11
 8004e5e:	9301      	str	r3, [sp, #4]
 8004e60:	f107 0313 	add.w	r3, r7, #19
 8004e64:	9300      	str	r3, [sp, #0]
 8004e66:	4613      	mov	r3, r2
 8004e68:	2200      	movs	r2, #0
 8004e6a:	6979      	ldr	r1, [r7, #20]
 8004e6c:	f7ff fee8 	bl	8004c40 <CO_PDOfindMap>
 8004e70:	6238      	str	r0, [r7, #32]
                0,
                &pData,
                &length,
                &dummy,
                &MBvar);
        if(ret){
 8004e72:	6a3b      	ldr	r3, [r7, #32]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d00a      	beq.n	8004e8e <CO_RPDOconfigMap+0x76>
            length = 0;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	74fb      	strb	r3, [r7, #19]
            CO_errorReport(RPDO->em, CO_EM_PDO_WRONG_MAPPING, CO_EMC_PROTOCOL_ERROR, map);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6818      	ldr	r0, [r3, #0]
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8004e86:	211a      	movs	r1, #26
 8004e88:	f7fe ff0e 	bl	8003ca8 <CO_errorReport>
 8004e8c:	e020      	b.n	8004ed0 <CO_RPDOconfigMap+0xb8>
        else{
            for(j=prevLength; j<length; j++)
                RPDO->mapPointer[j] = pData++;
        }
#else
        for(j=prevLength; j<length; j++){
 8004e8e:	7e7b      	ldrb	r3, [r7, #25]
 8004e90:	837b      	strh	r3, [r7, #26]
 8004e92:	e00e      	b.n	8004eb2 <CO_RPDOconfigMap+0x9a>
            RPDO->mapPointer[j] = pData++;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	1c5a      	adds	r2, r3, #1
 8004e98:	60fa      	str	r2, [r7, #12]
 8004e9a:	f9b7 101a 	ldrsh.w	r1, [r7, #26]
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	3108      	adds	r1, #8
 8004ea2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        for(j=prevLength; j<length; j++){
 8004ea6:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004eaa:	b29b      	uxth	r3, r3
 8004eac:	3301      	adds	r3, #1
 8004eae:	b29b      	uxth	r3, r3
 8004eb0:	837b      	strh	r3, [r7, #26]
 8004eb2:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004eb6:	7cfa      	ldrb	r2, [r7, #19]
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	dbeb      	blt.n	8004e94 <CO_RPDOconfigMap+0x7c>
    for(i=noOfMappedObjects; i>0; i--){
 8004ebc:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	3b01      	subs	r3, #1
 8004ec4:	b29b      	uxth	r3, r3
 8004ec6:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004ec8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	dcb4      	bgt.n	8004e3a <CO_RPDOconfigMap+0x22>
        }
#endif

    }

    RPDO->dataLength = length;
 8004ed0:	7cfa      	ldrb	r2, [r7, #19]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	77da      	strb	r2, [r3, #31]

    return ret;
 8004ed6:	6a3b      	ldr	r3, [r7, #32]
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3728      	adds	r7, #40	; 0x28
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}

08004ee0 <CO_TPDOconfigMap>:
 * @param TPDO TPDO object.
 * @param noOfMappedObjects Number of mapped object (from OD).
 *
 * @return 0 on success, otherwise SDO abort code.
 */
static uint32_t CO_TPDOconfigMap(CO_TPDO_t* TPDO, uint8_t noOfMappedObjects){
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b08e      	sub	sp, #56	; 0x38
 8004ee4:	af04      	add	r7, sp, #16
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	460b      	mov	r3, r1
 8004eea:	70fb      	strb	r3, [r7, #3]
    int16_t i;
    uint8_t length = 0;
 8004eec:	2300      	movs	r3, #0
 8004eee:	74fb      	strb	r3, [r7, #19]
    uint32_t ret = 0;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	623b      	str	r3, [r7, #32]
    const uint32_t* pMap = &TPDO->TPDOMapPar->mappedObject1;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	68db      	ldr	r3, [r3, #12]
 8004ef8:	3304      	adds	r3, #4
 8004efa:	61fb      	str	r3, [r7, #28]

    TPDO->sendIfCOSFlags = 0;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    for(i=noOfMappedObjects; i>0; i--){
 8004f04:	78fb      	ldrb	r3, [r7, #3]
 8004f06:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004f08:	e045      	b.n	8004f96 <CO_TPDOconfigMap+0xb6>
        int16_t j;
        uint8_t* pData;
        uint8_t prevLength = length;
 8004f0a:	7cfb      	ldrb	r3, [r7, #19]
 8004f0c:	767b      	strb	r3, [r7, #25]
        uint8_t MBvar;
        uint32_t map = *(pMap++);
 8004f0e:	69fb      	ldr	r3, [r7, #28]
 8004f10:	1d1a      	adds	r2, r3, #4
 8004f12:	61fa      	str	r2, [r7, #28]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	617b      	str	r3, [r7, #20]

        /* function do much checking of errors in map */
        ret = CO_PDOfindMap(
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6858      	ldr	r0, [r3, #4]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	333c      	adds	r3, #60	; 0x3c
 8004f20:	f107 010c 	add.w	r1, r7, #12
 8004f24:	f107 020b 	add.w	r2, r7, #11
 8004f28:	9202      	str	r2, [sp, #8]
 8004f2a:	9301      	str	r3, [sp, #4]
 8004f2c:	f107 0313 	add.w	r3, r7, #19
 8004f30:	9300      	str	r3, [sp, #0]
 8004f32:	460b      	mov	r3, r1
 8004f34:	2201      	movs	r2, #1
 8004f36:	6979      	ldr	r1, [r7, #20]
 8004f38:	f7ff fe82 	bl	8004c40 <CO_PDOfindMap>
 8004f3c:	6238      	str	r0, [r7, #32]
                1,
                &pData,
                &length,
                &TPDO->sendIfCOSFlags,
                &MBvar);
        if(ret){
 8004f3e:	6a3b      	ldr	r3, [r7, #32]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d00a      	beq.n	8004f5a <CO_TPDOconfigMap+0x7a>
            length = 0;
 8004f44:	2300      	movs	r3, #0
 8004f46:	74fb      	strb	r3, [r7, #19]
            CO_errorReport(TPDO->em, CO_EM_PDO_WRONG_MAPPING, CO_EMC_PROTOCOL_ERROR, map);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6818      	ldr	r0, [r3, #0]
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8004f52:	211a      	movs	r1, #26
 8004f54:	f7fe fea8 	bl	8003ca8 <CO_errorReport>
 8004f58:	e021      	b.n	8004f9e <CO_TPDOconfigMap+0xbe>
        else{
            for(j=prevLength; j<length; j++)
                TPDO->mapPointer[j] = pData++;
        }
#else
        for(j=prevLength; j<length; j++){
 8004f5a:	7e7b      	ldrb	r3, [r7, #25]
 8004f5c:	837b      	strh	r3, [r7, #26]
 8004f5e:	e00f      	b.n	8004f80 <CO_TPDOconfigMap+0xa0>
            TPDO->mapPointer[j] = pData++;
 8004f60:	68fa      	ldr	r2, [r7, #12]
 8004f62:	1c53      	adds	r3, r2, #1
 8004f64:	60fb      	str	r3, [r7, #12]
 8004f66:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004f6a:	6879      	ldr	r1, [r7, #4]
 8004f6c:	3306      	adds	r3, #6
 8004f6e:	009b      	lsls	r3, r3, #2
 8004f70:	440b      	add	r3, r1
 8004f72:	605a      	str	r2, [r3, #4]
        for(j=prevLength; j<length; j++){
 8004f74:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004f78:	b29b      	uxth	r3, r3
 8004f7a:	3301      	adds	r3, #1
 8004f7c:	b29b      	uxth	r3, r3
 8004f7e:	837b      	strh	r3, [r7, #26]
 8004f80:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004f84:	7cfa      	ldrb	r2, [r7, #19]
 8004f86:	4293      	cmp	r3, r2
 8004f88:	dbea      	blt.n	8004f60 <CO_TPDOconfigMap+0x80>
    for(i=noOfMappedObjects; i>0; i--){
 8004f8a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	3b01      	subs	r3, #1
 8004f92:	b29b      	uxth	r3, r3
 8004f94:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004f96:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	dcb5      	bgt.n	8004f0a <CO_TPDOconfigMap+0x2a>
        }
#endif

    }

    TPDO->dataLength = length;
 8004f9e:	7cfa      	ldrb	r2, [r7, #19]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	769a      	strb	r2, [r3, #26]

    return ret;
 8004fa4:	6a3b      	ldr	r3, [r7, #32]
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3728      	adds	r7, #40	; 0x28
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}
	...

08004fb0 <CO_ODF_RPDOcom>:
/*
 * Function for accessing _RPDO communication parameter_ (index 0x1400+) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_RPDOcom(CO_ODF_arg_t *ODF_arg){
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b088      	sub	sp, #32
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
    CO_RPDO_t *RPDO;

    RPDO = (CO_RPDO_t*) ODF_arg->object;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	61fb      	str	r3, [r7, #28]

    /* Reading Object Dictionary variable */
    if(ODF_arg->reading){
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	7ddb      	ldrb	r3, [r3, #23]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d024      	beq.n	8005010 <CO_ODF_RPDOcom+0x60>
        if(ODF_arg->subIndex == 1){
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	7d9b      	ldrb	r3, [r3, #22]
 8004fca:	2b01      	cmp	r3, #1
 8004fcc:	d11e      	bne.n	800500c <CO_ODF_RPDOcom+0x5c>
            uint32_t *value = (uint32_t*) ODF_arg->data;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	60fb      	str	r3, [r7, #12]

            /* if default COB ID is used, write default value here */
            if(((*value)&0xFFFF) == RPDO->defaultCOB_ID && RPDO->defaultCOB_ID)
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	69fa      	ldr	r2, [r7, #28]
 8004fdc:	8b52      	ldrh	r2, [r2, #26]
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d10a      	bne.n	8004ff8 <CO_ODF_RPDOcom+0x48>
 8004fe2:	69fb      	ldr	r3, [r7, #28]
 8004fe4:	8b5b      	ldrh	r3, [r3, #26]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d006      	beq.n	8004ff8 <CO_ODF_RPDOcom+0x48>
                *value += RPDO->nodeId;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	69fa      	ldr	r2, [r7, #28]
 8004ff0:	7e12      	ldrb	r2, [r2, #24]
 8004ff2:	441a      	add	r2, r3
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	601a      	str	r2, [r3, #0]

            /* If PDO is not valid, set bit 31 */
            if(!RPDO->valid) *value |= 0x80000000L;
 8004ff8:	69fb      	ldr	r3, [r7, #28]
 8004ffa:	7f5b      	ldrb	r3, [r3, #29]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d105      	bne.n	800500c <CO_ODF_RPDOcom+0x5c>
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	601a      	str	r2, [r3, #0]
        }
        return CO_SDO_AB_NONE;
 800500c:	2300      	movs	r3, #0
 800500e:	e07a      	b.n	8005106 <CO_ODF_RPDOcom+0x156>
    }

    /* Writing Object Dictionary variable */
    if(RPDO->restrictionFlags & 0x04)
 8005010:	69fb      	ldr	r3, [r7, #28]
 8005012:	7f1b      	ldrb	r3, [r3, #28]
 8005014:	f003 0304 	and.w	r3, r3, #4
 8005018:	2b00      	cmp	r3, #0
 800501a:	d001      	beq.n	8005020 <CO_ODF_RPDOcom+0x70>
        return CO_SDO_AB_READONLY;  /* Attempt to write a read only object. */
 800501c:	4b3c      	ldr	r3, [pc, #240]	; (8005110 <CO_ODF_RPDOcom+0x160>)
 800501e:	e072      	b.n	8005106 <CO_ODF_RPDOcom+0x156>
    if(*RPDO->operatingState == CO_NMT_OPERATIONAL && (RPDO->restrictionFlags & 0x01))
 8005020:	69fb      	ldr	r3, [r7, #28]
 8005022:	695b      	ldr	r3, [r3, #20]
 8005024:	781b      	ldrb	r3, [r3, #0]
 8005026:	2b05      	cmp	r3, #5
 8005028:	d107      	bne.n	800503a <CO_ODF_RPDOcom+0x8a>
 800502a:	69fb      	ldr	r3, [r7, #28]
 800502c:	7f1b      	ldrb	r3, [r3, #28]
 800502e:	f003 0301 	and.w	r3, r3, #1
 8005032:	2b00      	cmp	r3, #0
 8005034:	d001      	beq.n	800503a <CO_ODF_RPDOcom+0x8a>
        return CO_SDO_AB_DATA_DEV_STATE;   /* Data cannot be transferred or stored to the application because of the present device state. */
 8005036:	4b37      	ldr	r3, [pc, #220]	; (8005114 <CO_ODF_RPDOcom+0x164>)
 8005038:	e065      	b.n	8005106 <CO_ODF_RPDOcom+0x156>

    if(ODF_arg->subIndex == 1){   /* COB_ID */
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	7d9b      	ldrb	r3, [r3, #22]
 800503e:	2b01      	cmp	r3, #1
 8005040:	d139      	bne.n	80050b6 <CO_ODF_RPDOcom+0x106>
        uint32_t *value = (uint32_t*) ODF_arg->data;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	613b      	str	r3, [r7, #16]

        /* bits 11...29 must be zero */
        if(*value & 0x3FFF8000L)
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	4b32      	ldr	r3, [pc, #200]	; (8005118 <CO_ODF_RPDOcom+0x168>)
 800504e:	4013      	ands	r3, r2
 8005050:	2b00      	cmp	r3, #0
 8005052:	d001      	beq.n	8005058 <CO_ODF_RPDOcom+0xa8>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 8005054:	4b31      	ldr	r3, [pc, #196]	; (800511c <CO_ODF_RPDOcom+0x16c>)
 8005056:	e056      	b.n	8005106 <CO_ODF_RPDOcom+0x156>

        /* if default COB-ID is being written, write defaultCOB_ID without nodeId */
        if(((*value)&0xFFFF) == (RPDO->defaultCOB_ID + RPDO->nodeId)){
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	b29b      	uxth	r3, r3
 800505e:	69fa      	ldr	r2, [r7, #28]
 8005060:	8b52      	ldrh	r2, [r2, #26]
 8005062:	4611      	mov	r1, r2
 8005064:	69fa      	ldr	r2, [r7, #28]
 8005066:	7e12      	ldrb	r2, [r2, #24]
 8005068:	440a      	add	r2, r1
 800506a:	4293      	cmp	r3, r2
 800506c:	d10c      	bne.n	8005088 <CO_ODF_RPDOcom+0xd8>
            *value &= 0xC0000000L;
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
 8005076:	693b      	ldr	r3, [r7, #16]
 8005078:	601a      	str	r2, [r3, #0]
            *value += RPDO->defaultCOB_ID;
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	69fa      	ldr	r2, [r7, #28]
 8005080:	8b52      	ldrh	r2, [r2, #26]
 8005082:	441a      	add	r2, r3
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	601a      	str	r2, [r3, #0]
        }

        /* if PDO is valid, bits 0..29 can not be changed */
        if(RPDO->valid && ((*value ^ RPDO->RPDOCommPar->COB_IDUsedByRPDO) & 0x3FFFFFFFL))
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	7f5b      	ldrb	r3, [r3, #29]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d00b      	beq.n	80050a8 <CO_ODF_RPDOcom+0xf8>
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	69fb      	ldr	r3, [r7, #28]
 8005096:	68db      	ldr	r3, [r3, #12]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	4053      	eors	r3, r2
 800509c:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d001      	beq.n	80050a8 <CO_ODF_RPDOcom+0xf8>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 80050a4:	4b1d      	ldr	r3, [pc, #116]	; (800511c <CO_ODF_RPDOcom+0x16c>)
 80050a6:	e02e      	b.n	8005106 <CO_ODF_RPDOcom+0x156>

        /* configure RPDO */
        CO_RPDOconfigCom(RPDO, *value);
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4619      	mov	r1, r3
 80050ae:	69f8      	ldr	r0, [r7, #28]
 80050b0:	f7ff fd18 	bl	8004ae4 <CO_RPDOconfigCom>
 80050b4:	e026      	b.n	8005104 <CO_ODF_RPDOcom+0x154>
    }
    else if(ODF_arg->subIndex == 2){   /* Transmission_type */
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	7d9b      	ldrb	r3, [r3, #22]
 80050ba:	2b02      	cmp	r3, #2
 80050bc:	d122      	bne.n	8005104 <CO_ODF_RPDOcom+0x154>
        uint8_t *value = (uint8_t*) ODF_arg->data;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	61bb      	str	r3, [r7, #24]
        bool_t synchronousPrev = RPDO->synchronous;
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	7f9b      	ldrb	r3, [r3, #30]
 80050c8:	75fb      	strb	r3, [r7, #23]

        /* values from 241...253 are not valid */
        if(*value >= 241 && *value <= 253)
 80050ca:	69bb      	ldr	r3, [r7, #24]
 80050cc:	781b      	ldrb	r3, [r3, #0]
 80050ce:	2bf0      	cmp	r3, #240	; 0xf0
 80050d0:	d905      	bls.n	80050de <CO_ODF_RPDOcom+0x12e>
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	781b      	ldrb	r3, [r3, #0]
 80050d6:	2bfd      	cmp	r3, #253	; 0xfd
 80050d8:	d801      	bhi.n	80050de <CO_ODF_RPDOcom+0x12e>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 80050da:	4b10      	ldr	r3, [pc, #64]	; (800511c <CO_ODF_RPDOcom+0x16c>)
 80050dc:	e013      	b.n	8005106 <CO_ODF_RPDOcom+0x156>

        RPDO->synchronous = (*value <= 240) ? true : false;
 80050de:	69bb      	ldr	r3, [r7, #24]
 80050e0:	781b      	ldrb	r3, [r3, #0]
 80050e2:	2bf0      	cmp	r3, #240	; 0xf0
 80050e4:	bf94      	ite	ls
 80050e6:	2301      	movls	r3, #1
 80050e8:	2300      	movhi	r3, #0
 80050ea:	b2db      	uxtb	r3, r3
 80050ec:	461a      	mov	r2, r3
 80050ee:	69fb      	ldr	r3, [r7, #28]
 80050f0:	779a      	strb	r2, [r3, #30]

        /* Remove old message from second buffer. */
        if(RPDO->synchronous != synchronousPrev) {
 80050f2:	69fb      	ldr	r3, [r7, #28]
 80050f4:	7f9b      	ldrb	r3, [r3, #30]
 80050f6:	7dfa      	ldrb	r2, [r7, #23]
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d003      	beq.n	8005104 <CO_ODF_RPDOcom+0x154>
            RPDO->CANrxNew[1] = false;
 80050fc:	69fb      	ldr	r3, [r7, #28]
 80050fe:	2200      	movs	r2, #0
 8005100:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        }
    }

    return CO_SDO_AB_NONE;
 8005104:	2300      	movs	r3, #0
}
 8005106:	4618      	mov	r0, r3
 8005108:	3720      	adds	r7, #32
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
 800510e:	bf00      	nop
 8005110:	06010002 	.word	0x06010002
 8005114:	08000022 	.word	0x08000022
 8005118:	3fff8000 	.word	0x3fff8000
 800511c:	06090030 	.word	0x06090030

08005120 <CO_ODF_TPDOcom>:
/*
 * Function for accessing _TPDO communication parameter_ (index 0x1800+) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_TPDOcom(CO_ODF_arg_t *ODF_arg){
 8005120:	b580      	push	{r7, lr}
 8005122:	b088      	sub	sp, #32
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
    CO_TPDO_t *TPDO;

    TPDO = (CO_TPDO_t*) ODF_arg->object;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	61fb      	str	r3, [r7, #28]

    if(ODF_arg->subIndex == 4) return CO_SDO_AB_SUB_UNKNOWN;  /* Sub-index does not exist. */
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	7d9b      	ldrb	r3, [r3, #22]
 8005132:	2b04      	cmp	r3, #4
 8005134:	d101      	bne.n	800513a <CO_ODF_TPDOcom+0x1a>
 8005136:	4b6e      	ldr	r3, [pc, #440]	; (80052f0 <CO_ODF_TPDOcom+0x1d0>)
 8005138:	e0d6      	b.n	80052e8 <CO_ODF_TPDOcom+0x1c8>

    /* Reading Object Dictionary variable */
    if(ODF_arg->reading){
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	7ddb      	ldrb	r3, [r3, #23]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d024      	beq.n	800518c <CO_ODF_TPDOcom+0x6c>
        if(ODF_arg->subIndex == 1){   /* COB_ID */
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	7d9b      	ldrb	r3, [r3, #22]
 8005146:	2b01      	cmp	r3, #1
 8005148:	d11e      	bne.n	8005188 <CO_ODF_TPDOcom+0x68>
            uint32_t *value = (uint32_t*) ODF_arg->data;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	60bb      	str	r3, [r7, #8]

            /* if default COB ID is used, write default value here */
            if(((*value)&0xFFFF) == TPDO->defaultCOB_ID && TPDO->defaultCOB_ID)
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	b29b      	uxth	r3, r3
 8005156:	69fa      	ldr	r2, [r7, #28]
 8005158:	8ad2      	ldrh	r2, [r2, #22]
 800515a:	4293      	cmp	r3, r2
 800515c:	d10a      	bne.n	8005174 <CO_ODF_TPDOcom+0x54>
 800515e:	69fb      	ldr	r3, [r7, #28]
 8005160:	8adb      	ldrh	r3, [r3, #22]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d006      	beq.n	8005174 <CO_ODF_TPDOcom+0x54>
                *value += TPDO->nodeId;
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	69fa      	ldr	r2, [r7, #28]
 800516c:	7d12      	ldrb	r2, [r2, #20]
 800516e:	441a      	add	r2, r3
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	601a      	str	r2, [r3, #0]

            /* If PDO is not valid, set bit 31 */
            if(!TPDO->valid) *value |= 0x80000000L;
 8005174:	69fb      	ldr	r3, [r7, #28]
 8005176:	7e5b      	ldrb	r3, [r3, #25]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d105      	bne.n	8005188 <CO_ODF_TPDOcom+0x68>
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	601a      	str	r2, [r3, #0]
        }
        return CO_SDO_AB_NONE;
 8005188:	2300      	movs	r3, #0
 800518a:	e0ad      	b.n	80052e8 <CO_ODF_TPDOcom+0x1c8>
    }

    /* Writing Object Dictionary variable */
    if(TPDO->restrictionFlags & 0x04)
 800518c:	69fb      	ldr	r3, [r7, #28]
 800518e:	7e1b      	ldrb	r3, [r3, #24]
 8005190:	f003 0304 	and.w	r3, r3, #4
 8005194:	2b00      	cmp	r3, #0
 8005196:	d001      	beq.n	800519c <CO_ODF_TPDOcom+0x7c>
        return CO_SDO_AB_READONLY;  /* Attempt to write a read only object. */
 8005198:	4b56      	ldr	r3, [pc, #344]	; (80052f4 <CO_ODF_TPDOcom+0x1d4>)
 800519a:	e0a5      	b.n	80052e8 <CO_ODF_TPDOcom+0x1c8>
    if(*TPDO->operatingState == CO_NMT_OPERATIONAL && (TPDO->restrictionFlags & 0x01))
 800519c:	69fb      	ldr	r3, [r7, #28]
 800519e:	691b      	ldr	r3, [r3, #16]
 80051a0:	781b      	ldrb	r3, [r3, #0]
 80051a2:	2b05      	cmp	r3, #5
 80051a4:	d107      	bne.n	80051b6 <CO_ODF_TPDOcom+0x96>
 80051a6:	69fb      	ldr	r3, [r7, #28]
 80051a8:	7e1b      	ldrb	r3, [r3, #24]
 80051aa:	f003 0301 	and.w	r3, r3, #1
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d001      	beq.n	80051b6 <CO_ODF_TPDOcom+0x96>
        return CO_SDO_AB_DATA_DEV_STATE;   /* Data cannot be transferred or stored to the application because of the present device state. */
 80051b2:	4b51      	ldr	r3, [pc, #324]	; (80052f8 <CO_ODF_TPDOcom+0x1d8>)
 80051b4:	e098      	b.n	80052e8 <CO_ODF_TPDOcom+0x1c8>

    if(ODF_arg->subIndex == 1){   /* COB_ID */
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	7d9b      	ldrb	r3, [r3, #22]
 80051ba:	2b01      	cmp	r3, #1
 80051bc:	d141      	bne.n	8005242 <CO_ODF_TPDOcom+0x122>
        uint32_t *value = (uint32_t*) ODF_arg->data;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	60fb      	str	r3, [r7, #12]

        /* bits 11...29 must be zero */
        if(*value & 0x3FFF8000L)
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	4b4c      	ldr	r3, [pc, #304]	; (80052fc <CO_ODF_TPDOcom+0x1dc>)
 80051ca:	4013      	ands	r3, r2
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d001      	beq.n	80051d4 <CO_ODF_TPDOcom+0xb4>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 80051d0:	4b4b      	ldr	r3, [pc, #300]	; (8005300 <CO_ODF_TPDOcom+0x1e0>)
 80051d2:	e089      	b.n	80052e8 <CO_ODF_TPDOcom+0x1c8>

        /* if default COB-ID is being written, write defaultCOB_ID without nodeId */
        if(((*value)&0xFFFF) == (TPDO->defaultCOB_ID + TPDO->nodeId)){
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	b29b      	uxth	r3, r3
 80051da:	69fa      	ldr	r2, [r7, #28]
 80051dc:	8ad2      	ldrh	r2, [r2, #22]
 80051de:	4611      	mov	r1, r2
 80051e0:	69fa      	ldr	r2, [r7, #28]
 80051e2:	7d12      	ldrb	r2, [r2, #20]
 80051e4:	440a      	add	r2, r1
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d10c      	bne.n	8005204 <CO_ODF_TPDOcom+0xe4>
            *value &= 0xC0000000L;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	601a      	str	r2, [r3, #0]
            *value += TPDO->defaultCOB_ID;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	69fa      	ldr	r2, [r7, #28]
 80051fc:	8ad2      	ldrh	r2, [r2, #22]
 80051fe:	441a      	add	r2, r3
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	601a      	str	r2, [r3, #0]
        }

        /* if PDO is valid, bits 0..29 can not be changed */
        if(TPDO->valid && ((*value ^ TPDO->TPDOCommPar->COB_IDUsedByTPDO) & 0x3FFFFFFFL))
 8005204:	69fb      	ldr	r3, [r7, #28]
 8005206:	7e5b      	ldrb	r3, [r3, #25]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d00b      	beq.n	8005224 <CO_ODF_TPDOcom+0x104>
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681a      	ldr	r2, [r3, #0]
 8005210:	69fb      	ldr	r3, [r7, #28]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	4053      	eors	r3, r2
 8005218:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800521c:	2b00      	cmp	r3, #0
 800521e:	d001      	beq.n	8005224 <CO_ODF_TPDOcom+0x104>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 8005220:	4b37      	ldr	r3, [pc, #220]	; (8005300 <CO_ODF_TPDOcom+0x1e0>)
 8005222:	e061      	b.n	80052e8 <CO_ODF_TPDOcom+0x1c8>

        /* configure TPDO */
        CO_TPDOconfigCom(TPDO, *value, TPDO->CANtxBuff->syncFlag);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6819      	ldr	r1, [r3, #0]
 8005228:	69fb      	ldr	r3, [r7, #28]
 800522a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800522c:	7b9b      	ldrb	r3, [r3, #14]
 800522e:	b2db      	uxtb	r3, r3
 8005230:	461a      	mov	r2, r3
 8005232:	69f8      	ldr	r0, [r7, #28]
 8005234:	f7ff fcbc 	bl	8004bb0 <CO_TPDOconfigCom>
        TPDO->syncCounter = 255;
 8005238:	69fb      	ldr	r3, [r7, #28]
 800523a:	22ff      	movs	r2, #255	; 0xff
 800523c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005240:	e051      	b.n	80052e6 <CO_ODF_TPDOcom+0x1c6>
    }
    else if(ODF_arg->subIndex == 2){   /* Transmission_type */
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	7d9b      	ldrb	r3, [r3, #22]
 8005246:	2b02      	cmp	r3, #2
 8005248:	d11b      	bne.n	8005282 <CO_ODF_TPDOcom+0x162>
        uint8_t *value = (uint8_t*) ODF_arg->data;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	613b      	str	r3, [r7, #16]

        /* values from 241...253 are not valid */
        if(*value >= 241 && *value <= 253)
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	781b      	ldrb	r3, [r3, #0]
 8005254:	2bf0      	cmp	r3, #240	; 0xf0
 8005256:	d905      	bls.n	8005264 <CO_ODF_TPDOcom+0x144>
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	781b      	ldrb	r3, [r3, #0]
 800525c:	2bfd      	cmp	r3, #253	; 0xfd
 800525e:	d801      	bhi.n	8005264 <CO_ODF_TPDOcom+0x144>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 8005260:	4b27      	ldr	r3, [pc, #156]	; (8005300 <CO_ODF_TPDOcom+0x1e0>)
 8005262:	e041      	b.n	80052e8 <CO_ODF_TPDOcom+0x1c8>
        TPDO->CANtxBuff->syncFlag = (*value <= 240) ? 1 : 0;
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	781b      	ldrb	r3, [r3, #0]
 8005268:	2bf0      	cmp	r3, #240	; 0xf0
 800526a:	bf94      	ite	ls
 800526c:	2301      	movls	r3, #1
 800526e:	2300      	movhi	r3, #0
 8005270:	b2da      	uxtb	r2, r3
 8005272:	69fb      	ldr	r3, [r7, #28]
 8005274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005276:	739a      	strb	r2, [r3, #14]
        TPDO->syncCounter = 255;
 8005278:	69fb      	ldr	r3, [r7, #28]
 800527a:	22ff      	movs	r2, #255	; 0xff
 800527c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005280:	e031      	b.n	80052e6 <CO_ODF_TPDOcom+0x1c6>
    }
    else if(ODF_arg->subIndex == 3){   /* Inhibit_Time */
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	7d9b      	ldrb	r3, [r3, #22]
 8005286:	2b03      	cmp	r3, #3
 8005288:	d109      	bne.n	800529e <CO_ODF_TPDOcom+0x17e>
        /* if PDO is valid, value can not be changed */
        if(TPDO->valid)
 800528a:	69fb      	ldr	r3, [r7, #28]
 800528c:	7e5b      	ldrb	r3, [r3, #25]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d001      	beq.n	8005296 <CO_ODF_TPDOcom+0x176>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 8005292:	4b1b      	ldr	r3, [pc, #108]	; (8005300 <CO_ODF_TPDOcom+0x1e0>)
 8005294:	e028      	b.n	80052e8 <CO_ODF_TPDOcom+0x1c8>

        TPDO->inhibitTimer = 0;
 8005296:	69fb      	ldr	r3, [r7, #28]
 8005298:	2200      	movs	r2, #0
 800529a:	641a      	str	r2, [r3, #64]	; 0x40
 800529c:	e023      	b.n	80052e6 <CO_ODF_TPDOcom+0x1c6>
    }
    else if(ODF_arg->subIndex == 5){   /* Event_Timer */
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	7d9b      	ldrb	r3, [r3, #22]
 80052a2:	2b05      	cmp	r3, #5
 80052a4:	d10c      	bne.n	80052c0 <CO_ODF_TPDOcom+0x1a0>
        uint16_t *value = (uint16_t*) ODF_arg->data;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	617b      	str	r3, [r7, #20]

        TPDO->eventTimer = ((uint32_t) *value) * 1000;
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	881b      	ldrh	r3, [r3, #0]
 80052b0:	461a      	mov	r2, r3
 80052b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80052b6:	fb03 f202 	mul.w	r2, r3, r2
 80052ba:	69fb      	ldr	r3, [r7, #28]
 80052bc:	645a      	str	r2, [r3, #68]	; 0x44
 80052be:	e012      	b.n	80052e6 <CO_ODF_TPDOcom+0x1c6>
    }
    else if(ODF_arg->subIndex == 6){   /* SYNC start value */
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	7d9b      	ldrb	r3, [r3, #22]
 80052c4:	2b06      	cmp	r3, #6
 80052c6:	d10e      	bne.n	80052e6 <CO_ODF_TPDOcom+0x1c6>
        uint8_t *value = (uint8_t*) ODF_arg->data;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	61bb      	str	r3, [r7, #24]

        /* if PDO is valid, value can not be changed */
        if(TPDO->valid)
 80052ce:	69fb      	ldr	r3, [r7, #28]
 80052d0:	7e5b      	ldrb	r3, [r3, #25]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d001      	beq.n	80052da <CO_ODF_TPDOcom+0x1ba>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 80052d6:	4b0a      	ldr	r3, [pc, #40]	; (8005300 <CO_ODF_TPDOcom+0x1e0>)
 80052d8:	e006      	b.n	80052e8 <CO_ODF_TPDOcom+0x1c8>

        /* values from 240...255 are not valid */
        if(*value > 240)
 80052da:	69bb      	ldr	r3, [r7, #24]
 80052dc:	781b      	ldrb	r3, [r3, #0]
 80052de:	2bf0      	cmp	r3, #240	; 0xf0
 80052e0:	d901      	bls.n	80052e6 <CO_ODF_TPDOcom+0x1c6>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 80052e2:	4b07      	ldr	r3, [pc, #28]	; (8005300 <CO_ODF_TPDOcom+0x1e0>)
 80052e4:	e000      	b.n	80052e8 <CO_ODF_TPDOcom+0x1c8>
    }

    return CO_SDO_AB_NONE;
 80052e6:	2300      	movs	r3, #0
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	3720      	adds	r7, #32
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}
 80052f0:	06090011 	.word	0x06090011
 80052f4:	06010002 	.word	0x06010002
 80052f8:	08000022 	.word	0x08000022
 80052fc:	3fff8000 	.word	0x3fff8000
 8005300:	06090030 	.word	0x06090030

08005304 <CO_ODF_RPDOmap>:
/*
 * Function for accessing _RPDO mapping parameter_ (index 0x1600+) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_RPDOmap(CO_ODF_arg_t *ODF_arg){
 8005304:	b580      	push	{r7, lr}
 8005306:	b08c      	sub	sp, #48	; 0x30
 8005308:	af04      	add	r7, sp, #16
 800530a:	6078      	str	r0, [r7, #4]
    CO_RPDO_t *RPDO;

    RPDO = (CO_RPDO_t*) ODF_arg->object;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	61fb      	str	r3, [r7, #28]

    /* Reading Object Dictionary variable */
    if(ODF_arg->reading){
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	7ddb      	ldrb	r3, [r3, #23]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d00f      	beq.n	800533a <CO_ODF_RPDOmap+0x36>
        uint8_t *value = (uint8_t*) ODF_arg->data;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	613b      	str	r3, [r7, #16]

        if(ODF_arg->subIndex == 0){
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	7d9b      	ldrb	r3, [r3, #22]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d106      	bne.n	8005336 <CO_ODF_RPDOmap+0x32>
            /* If there is error in mapping, dataLength is 0, so numberOfMappedObjects is 0. */
            if(!RPDO->dataLength) *value = 0;
 8005328:	69fb      	ldr	r3, [r7, #28]
 800532a:	7fdb      	ldrb	r3, [r3, #31]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d102      	bne.n	8005336 <CO_ODF_RPDOmap+0x32>
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	2200      	movs	r2, #0
 8005334:	701a      	strb	r2, [r3, #0]
        }
        return CO_SDO_AB_NONE;
 8005336:	2300      	movs	r3, #0
 8005338:	e050      	b.n	80053dc <CO_ODF_RPDOmap+0xd8>
    }

    /* Writing Object Dictionary variable */
    if(RPDO->restrictionFlags & 0x08)
 800533a:	69fb      	ldr	r3, [r7, #28]
 800533c:	7f1b      	ldrb	r3, [r3, #28]
 800533e:	f003 0308 	and.w	r3, r3, #8
 8005342:	2b00      	cmp	r3, #0
 8005344:	d001      	beq.n	800534a <CO_ODF_RPDOmap+0x46>
        return CO_SDO_AB_READONLY;  /* Attempt to write a read only object. */
 8005346:	4b27      	ldr	r3, [pc, #156]	; (80053e4 <CO_ODF_RPDOmap+0xe0>)
 8005348:	e048      	b.n	80053dc <CO_ODF_RPDOmap+0xd8>
    if(*RPDO->operatingState == CO_NMT_OPERATIONAL && (RPDO->restrictionFlags & 0x02))
 800534a:	69fb      	ldr	r3, [r7, #28]
 800534c:	695b      	ldr	r3, [r3, #20]
 800534e:	781b      	ldrb	r3, [r3, #0]
 8005350:	2b05      	cmp	r3, #5
 8005352:	d107      	bne.n	8005364 <CO_ODF_RPDOmap+0x60>
 8005354:	69fb      	ldr	r3, [r7, #28]
 8005356:	7f1b      	ldrb	r3, [r3, #28]
 8005358:	f003 0302 	and.w	r3, r3, #2
 800535c:	2b00      	cmp	r3, #0
 800535e:	d001      	beq.n	8005364 <CO_ODF_RPDOmap+0x60>
        return CO_SDO_AB_DATA_DEV_STATE;   /* Data cannot be transferred or stored to the application because of the present device state. */
 8005360:	4b21      	ldr	r3, [pc, #132]	; (80053e8 <CO_ODF_RPDOmap+0xe4>)
 8005362:	e03b      	b.n	80053dc <CO_ODF_RPDOmap+0xd8>
    if(RPDO->valid)
 8005364:	69fb      	ldr	r3, [r7, #28]
 8005366:	7f5b      	ldrb	r3, [r3, #29]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d001      	beq.n	8005370 <CO_ODF_RPDOmap+0x6c>
        return CO_SDO_AB_UNSUPPORTED_ACCESS;  /* Unsupported access to an object. */
 800536c:	4b1f      	ldr	r3, [pc, #124]	; (80053ec <CO_ODF_RPDOmap+0xe8>)
 800536e:	e035      	b.n	80053dc <CO_ODF_RPDOmap+0xd8>

    /* numberOfMappedObjects */
    if(ODF_arg->subIndex == 0){
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	7d9b      	ldrb	r3, [r3, #22]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d110      	bne.n	800539a <CO_ODF_RPDOmap+0x96>
        uint8_t *value = (uint8_t*) ODF_arg->data;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	617b      	str	r3, [r7, #20]

        if(*value > 8)
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	781b      	ldrb	r3, [r3, #0]
 8005382:	2b08      	cmp	r3, #8
 8005384:	d901      	bls.n	800538a <CO_ODF_RPDOmap+0x86>
            return CO_SDO_AB_MAP_LEN;  /* Number and length of object to be mapped exceeds PDO length. */
 8005386:	4b1a      	ldr	r3, [pc, #104]	; (80053f0 <CO_ODF_RPDOmap+0xec>)
 8005388:	e028      	b.n	80053dc <CO_ODF_RPDOmap+0xd8>

        /* configure mapping */
        return CO_RPDOconfigMap(RPDO, *value);
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	781b      	ldrb	r3, [r3, #0]
 800538e:	4619      	mov	r1, r3
 8005390:	69f8      	ldr	r0, [r7, #28]
 8005392:	f7ff fd41 	bl	8004e18 <CO_RPDOconfigMap>
 8005396:	4603      	mov	r3, r0
 8005398:	e020      	b.n	80053dc <CO_ODF_RPDOmap+0xd8>
    }

    /* mappedObject */
    else{
        uint32_t *value = (uint32_t*) ODF_arg->data;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	61bb      	str	r3, [r7, #24]
        uint8_t* pData;
        uint8_t length = 0;
 80053a0:	2300      	movs	r3, #0
 80053a2:	72fb      	strb	r3, [r7, #11]
        uint8_t dummy = 0;
 80053a4:	2300      	movs	r3, #0
 80053a6:	72bb      	strb	r3, [r7, #10]
        uint8_t MBvar;

        if(RPDO->dataLength)
 80053a8:	69fb      	ldr	r3, [r7, #28]
 80053aa:	7fdb      	ldrb	r3, [r3, #31]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d001      	beq.n	80053b4 <CO_ODF_RPDOmap+0xb0>
            return CO_SDO_AB_UNSUPPORTED_ACCESS;  /* Unsupported access to an object. */
 80053b0:	4b0e      	ldr	r3, [pc, #56]	; (80053ec <CO_ODF_RPDOmap+0xe8>)
 80053b2:	e013      	b.n	80053dc <CO_ODF_RPDOmap+0xd8>

        /* verify if mapping is correct */
        return CO_PDOfindMap(
 80053b4:	69fb      	ldr	r3, [r7, #28]
 80053b6:	6858      	ldr	r0, [r3, #4]
 80053b8:	69bb      	ldr	r3, [r7, #24]
 80053ba:	6819      	ldr	r1, [r3, #0]
 80053bc:	f107 020c 	add.w	r2, r7, #12
 80053c0:	f107 0309 	add.w	r3, r7, #9
 80053c4:	9302      	str	r3, [sp, #8]
 80053c6:	f107 030a 	add.w	r3, r7, #10
 80053ca:	9301      	str	r3, [sp, #4]
 80053cc:	f107 030b 	add.w	r3, r7, #11
 80053d0:	9300      	str	r3, [sp, #0]
 80053d2:	4613      	mov	r3, r2
 80053d4:	2200      	movs	r2, #0
 80053d6:	f7ff fc33 	bl	8004c40 <CO_PDOfindMap>
 80053da:	4603      	mov	r3, r0
               &dummy,
               &MBvar);
    }

    return CO_SDO_AB_NONE;
}
 80053dc:	4618      	mov	r0, r3
 80053de:	3720      	adds	r7, #32
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}
 80053e4:	06010002 	.word	0x06010002
 80053e8:	08000022 	.word	0x08000022
 80053ec:	06010000 	.word	0x06010000
 80053f0:	06040042 	.word	0x06040042

080053f4 <CO_ODF_TPDOmap>:
/*
 * Function for accessing _TPDO mapping parameter_ (index 0x1A00+) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_TPDOmap(CO_ODF_arg_t *ODF_arg){
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b08c      	sub	sp, #48	; 0x30
 80053f8:	af04      	add	r7, sp, #16
 80053fa:	6078      	str	r0, [r7, #4]
    CO_TPDO_t *TPDO;

    TPDO = (CO_TPDO_t*) ODF_arg->object;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	61fb      	str	r3, [r7, #28]

    /* Reading Object Dictionary variable */
    if(ODF_arg->reading){
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	7ddb      	ldrb	r3, [r3, #23]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d00f      	beq.n	800542a <CO_ODF_TPDOmap+0x36>
        uint8_t *value = (uint8_t*) ODF_arg->data;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	613b      	str	r3, [r7, #16]

        if(ODF_arg->subIndex == 0){
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	7d9b      	ldrb	r3, [r3, #22]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d106      	bne.n	8005426 <CO_ODF_TPDOmap+0x32>
            /* If there is error in mapping, dataLength is 0, so numberOfMappedObjects is 0. */
            if(!TPDO->dataLength) *value = 0;
 8005418:	69fb      	ldr	r3, [r7, #28]
 800541a:	7e9b      	ldrb	r3, [r3, #26]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d102      	bne.n	8005426 <CO_ODF_TPDOmap+0x32>
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	2200      	movs	r2, #0
 8005424:	701a      	strb	r2, [r3, #0]
        }
        return CO_SDO_AB_NONE;
 8005426:	2300      	movs	r3, #0
 8005428:	e050      	b.n	80054cc <CO_ODF_TPDOmap+0xd8>
    }

    /* Writing Object Dictionary variable */
    if(TPDO->restrictionFlags & 0x08)
 800542a:	69fb      	ldr	r3, [r7, #28]
 800542c:	7e1b      	ldrb	r3, [r3, #24]
 800542e:	f003 0308 	and.w	r3, r3, #8
 8005432:	2b00      	cmp	r3, #0
 8005434:	d001      	beq.n	800543a <CO_ODF_TPDOmap+0x46>
        return CO_SDO_AB_READONLY;  /* Attempt to write a read only object. */
 8005436:	4b27      	ldr	r3, [pc, #156]	; (80054d4 <CO_ODF_TPDOmap+0xe0>)
 8005438:	e048      	b.n	80054cc <CO_ODF_TPDOmap+0xd8>
    if(*TPDO->operatingState == CO_NMT_OPERATIONAL && (TPDO->restrictionFlags & 0x02))
 800543a:	69fb      	ldr	r3, [r7, #28]
 800543c:	691b      	ldr	r3, [r3, #16]
 800543e:	781b      	ldrb	r3, [r3, #0]
 8005440:	2b05      	cmp	r3, #5
 8005442:	d107      	bne.n	8005454 <CO_ODF_TPDOmap+0x60>
 8005444:	69fb      	ldr	r3, [r7, #28]
 8005446:	7e1b      	ldrb	r3, [r3, #24]
 8005448:	f003 0302 	and.w	r3, r3, #2
 800544c:	2b00      	cmp	r3, #0
 800544e:	d001      	beq.n	8005454 <CO_ODF_TPDOmap+0x60>
        return CO_SDO_AB_DATA_DEV_STATE;   /* Data cannot be transferred or stored to the application because of the present device state. */
 8005450:	4b21      	ldr	r3, [pc, #132]	; (80054d8 <CO_ODF_TPDOmap+0xe4>)
 8005452:	e03b      	b.n	80054cc <CO_ODF_TPDOmap+0xd8>
    if(TPDO->valid)
 8005454:	69fb      	ldr	r3, [r7, #28]
 8005456:	7e5b      	ldrb	r3, [r3, #25]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d001      	beq.n	8005460 <CO_ODF_TPDOmap+0x6c>
        return CO_SDO_AB_UNSUPPORTED_ACCESS;  /* Unsupported access to an object. */
 800545c:	4b1f      	ldr	r3, [pc, #124]	; (80054dc <CO_ODF_TPDOmap+0xe8>)
 800545e:	e035      	b.n	80054cc <CO_ODF_TPDOmap+0xd8>

    /* numberOfMappedObjects */
    if(ODF_arg->subIndex == 0){
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	7d9b      	ldrb	r3, [r3, #22]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d110      	bne.n	800548a <CO_ODF_TPDOmap+0x96>
        uint8_t *value = (uint8_t*) ODF_arg->data;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	617b      	str	r3, [r7, #20]

        if(*value > 8)
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	781b      	ldrb	r3, [r3, #0]
 8005472:	2b08      	cmp	r3, #8
 8005474:	d901      	bls.n	800547a <CO_ODF_TPDOmap+0x86>
            return CO_SDO_AB_MAP_LEN;  /* Number and length of object to be mapped exceeds PDO length. */
 8005476:	4b1a      	ldr	r3, [pc, #104]	; (80054e0 <CO_ODF_TPDOmap+0xec>)
 8005478:	e028      	b.n	80054cc <CO_ODF_TPDOmap+0xd8>

        /* configure mapping */
        return CO_TPDOconfigMap(TPDO, *value);
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	781b      	ldrb	r3, [r3, #0]
 800547e:	4619      	mov	r1, r3
 8005480:	69f8      	ldr	r0, [r7, #28]
 8005482:	f7ff fd2d 	bl	8004ee0 <CO_TPDOconfigMap>
 8005486:	4603      	mov	r3, r0
 8005488:	e020      	b.n	80054cc <CO_ODF_TPDOmap+0xd8>
    }

    /* mappedObject */
    else{
        uint32_t *value = (uint32_t*) ODF_arg->data;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	61bb      	str	r3, [r7, #24]
        uint8_t* pData;
        uint8_t length = 0;
 8005490:	2300      	movs	r3, #0
 8005492:	72fb      	strb	r3, [r7, #11]
        uint8_t dummy = 0;
 8005494:	2300      	movs	r3, #0
 8005496:	72bb      	strb	r3, [r7, #10]
        uint8_t MBvar;

        if(TPDO->dataLength)
 8005498:	69fb      	ldr	r3, [r7, #28]
 800549a:	7e9b      	ldrb	r3, [r3, #26]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d001      	beq.n	80054a4 <CO_ODF_TPDOmap+0xb0>
            return CO_SDO_AB_UNSUPPORTED_ACCESS;  /* Unsupported access to an object. */
 80054a0:	4b0e      	ldr	r3, [pc, #56]	; (80054dc <CO_ODF_TPDOmap+0xe8>)
 80054a2:	e013      	b.n	80054cc <CO_ODF_TPDOmap+0xd8>

        /* verify if mapping is correct */
        return CO_PDOfindMap(
 80054a4:	69fb      	ldr	r3, [r7, #28]
 80054a6:	6858      	ldr	r0, [r3, #4]
 80054a8:	69bb      	ldr	r3, [r7, #24]
 80054aa:	6819      	ldr	r1, [r3, #0]
 80054ac:	f107 020c 	add.w	r2, r7, #12
 80054b0:	f107 0309 	add.w	r3, r7, #9
 80054b4:	9302      	str	r3, [sp, #8]
 80054b6:	f107 030a 	add.w	r3, r7, #10
 80054ba:	9301      	str	r3, [sp, #4]
 80054bc:	f107 030b 	add.w	r3, r7, #11
 80054c0:	9300      	str	r3, [sp, #0]
 80054c2:	4613      	mov	r3, r2
 80054c4:	2201      	movs	r2, #1
 80054c6:	f7ff fbbb 	bl	8004c40 <CO_PDOfindMap>
 80054ca:	4603      	mov	r3, r0
               &dummy,
               &MBvar);
    }

    return CO_SDO_AB_NONE;
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3720      	adds	r7, #32
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	06010002 	.word	0x06010002
 80054d8:	08000022 	.word	0x08000022
 80054dc:	06010000 	.word	0x06010000
 80054e0:	06040042 	.word	0x06040042

080054e4 <CO_RPDO_init>:
        const CO_RPDOMapPar_t  *RPDOMapPar,
        uint16_t                idx_RPDOCommPar,
        uint16_t                idx_RPDOMapPar,
        CO_CANmodule_t         *CANdevRx,
        uint16_t                CANdevRxIdx)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b086      	sub	sp, #24
 80054e8:	af02      	add	r7, sp, #8
 80054ea:	60f8      	str	r0, [r7, #12]
 80054ec:	60b9      	str	r1, [r7, #8]
 80054ee:	607a      	str	r2, [r7, #4]
 80054f0:	603b      	str	r3, [r7, #0]
    /* verify arguments */
    if(RPDO==NULL || em==NULL || SDO==NULL || SYNC==NULL || operatingState==NULL ||
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d014      	beq.n	8005522 <CO_RPDO_init+0x3e>
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d011      	beq.n	8005522 <CO_RPDO_init+0x3e>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d00e      	beq.n	8005522 <CO_RPDO_init+0x3e>
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d00b      	beq.n	8005522 <CO_RPDO_init+0x3e>
 800550a:	69bb      	ldr	r3, [r7, #24]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d008      	beq.n	8005522 <CO_RPDO_init+0x3e>
 8005510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005512:	2b00      	cmp	r3, #0
 8005514:	d005      	beq.n	8005522 <CO_RPDO_init+0x3e>
        RPDOCommPar==NULL || RPDOMapPar==NULL || CANdevRx==NULL){
 8005516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005518:	2b00      	cmp	r3, #0
 800551a:	d002      	beq.n	8005522 <CO_RPDO_init+0x3e>
 800551c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800551e:	2b00      	cmp	r3, #0
 8005520:	d102      	bne.n	8005528 <CO_RPDO_init+0x44>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8005522:	f04f 33ff 	mov.w	r3, #4294967295
 8005526:	e04c      	b.n	80055c2 <CO_RPDO_init+0xde>
    }

    /* Configure object variables */
    RPDO->em = em;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	68ba      	ldr	r2, [r7, #8]
 800552c:	601a      	str	r2, [r3, #0]
    RPDO->SDO = SDO;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	687a      	ldr	r2, [r7, #4]
 8005532:	605a      	str	r2, [r3, #4]
    RPDO->SYNC = SYNC;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	683a      	ldr	r2, [r7, #0]
 8005538:	609a      	str	r2, [r3, #8]
    RPDO->RPDOCommPar = RPDOCommPar;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800553e:	60da      	str	r2, [r3, #12]
    RPDO->RPDOMapPar = RPDOMapPar;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005544:	611a      	str	r2, [r3, #16]
    RPDO->operatingState = operatingState;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	69ba      	ldr	r2, [r7, #24]
 800554a:	615a      	str	r2, [r3, #20]
    RPDO->nodeId = nodeId;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	7f3a      	ldrb	r2, [r7, #28]
 8005550:	761a      	strb	r2, [r3, #24]
    RPDO->defaultCOB_ID = defaultCOB_ID;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	8c3a      	ldrh	r2, [r7, #32]
 8005556:	835a      	strh	r2, [r3, #26]
    RPDO->restrictionFlags = restrictionFlags;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800555e:	771a      	strb	r2, [r3, #28]

    /* Configure Object dictionary entry at index 0x1400+ and 0x1600+ */
    CO_OD_configure(SDO, idx_RPDOCommPar, CO_ODF_RPDOcom, (void*)RPDO, 0, 0);
 8005560:	8e39      	ldrh	r1, [r7, #48]	; 0x30
 8005562:	2300      	movs	r3, #0
 8005564:	9301      	str	r3, [sp, #4]
 8005566:	2300      	movs	r3, #0
 8005568:	9300      	str	r3, [sp, #0]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	4a17      	ldr	r2, [pc, #92]	; (80055cc <CO_RPDO_init+0xe8>)
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f000 fd2a 	bl	8005fc8 <CO_OD_configure>
    CO_OD_configure(SDO, idx_RPDOMapPar, CO_ODF_RPDOmap, (void*)RPDO, 0, 0);
 8005574:	8eb9      	ldrh	r1, [r7, #52]	; 0x34
 8005576:	2300      	movs	r3, #0
 8005578:	9301      	str	r3, [sp, #4]
 800557a:	2300      	movs	r3, #0
 800557c:	9300      	str	r3, [sp, #0]
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	4a13      	ldr	r2, [pc, #76]	; (80055d0 <CO_RPDO_init+0xec>)
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f000 fd20 	bl	8005fc8 <CO_OD_configure>

    /* configure communication and mapping */
    RPDO->CANrxNew[0] = RPDO->CANrxNew[1] = false;
 8005588:	2100      	movs	r1, #0
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	460a      	mov	r2, r1
 800558e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	460a      	mov	r2, r1
 8005596:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    RPDO->CANdevRx = CANdevRx;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800559e:	655a      	str	r2, [r3, #84]	; 0x54
    RPDO->CANdevRxIdx = CANdevRxIdx;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 80055a4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    CO_RPDOconfigMap(RPDO, RPDOMapPar->numberOfMappedObjects);
 80055a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055aa:	781b      	ldrb	r3, [r3, #0]
 80055ac:	4619      	mov	r1, r3
 80055ae:	68f8      	ldr	r0, [r7, #12]
 80055b0:	f7ff fc32 	bl	8004e18 <CO_RPDOconfigMap>
    CO_RPDOconfigCom(RPDO, RPDOCommPar->COB_IDUsedByRPDO);
 80055b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	4619      	mov	r1, r3
 80055ba:	68f8      	ldr	r0, [r7, #12]
 80055bc:	f7ff fa92 	bl	8004ae4 <CO_RPDOconfigCom>

    return CO_ERROR_NO;
 80055c0:	2300      	movs	r3, #0
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3710      	adds	r7, #16
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	bf00      	nop
 80055cc:	08004fb1 	.word	0x08004fb1
 80055d0:	08005305 	.word	0x08005305

080055d4 <CO_TPDO_init>:
        const CO_TPDOMapPar_t  *TPDOMapPar,
        uint16_t                idx_TPDOCommPar,
        uint16_t                idx_TPDOMapPar,
        CO_CANmodule_t         *CANdevTx,
        uint16_t                CANdevTxIdx)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b086      	sub	sp, #24
 80055d8:	af02      	add	r7, sp, #8
 80055da:	60f8      	str	r0, [r7, #12]
 80055dc:	60b9      	str	r1, [r7, #8]
 80055de:	607a      	str	r2, [r7, #4]
 80055e0:	603b      	str	r3, [r7, #0]
    /* verify arguments */
    if(TPDO==NULL || em==NULL || SDO==NULL || operatingState==NULL ||
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d011      	beq.n	800560c <CO_TPDO_init+0x38>
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d00e      	beq.n	800560c <CO_TPDO_init+0x38>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d00b      	beq.n	800560c <CO_TPDO_init+0x38>
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d008      	beq.n	800560c <CO_TPDO_init+0x38>
 80055fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d005      	beq.n	800560c <CO_TPDO_init+0x38>
        TPDOCommPar==NULL || TPDOMapPar==NULL || CANdevTx==NULL){
 8005600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005602:	2b00      	cmp	r3, #0
 8005604:	d002      	beq.n	800560c <CO_TPDO_init+0x38>
 8005606:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005608:	2b00      	cmp	r3, #0
 800560a:	d102      	bne.n	8005612 <CO_TPDO_init+0x3e>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800560c:	f04f 33ff 	mov.w	r3, #4294967295
 8005610:	e06d      	b.n	80056ee <CO_TPDO_init+0x11a>
    }

    /* Configure object variables */
    TPDO->em = em;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	68ba      	ldr	r2, [r7, #8]
 8005616:	601a      	str	r2, [r3, #0]
    TPDO->SDO = SDO;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	605a      	str	r2, [r3, #4]
    TPDO->TPDOCommPar = TPDOCommPar;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005622:	609a      	str	r2, [r3, #8]
    TPDO->TPDOMapPar = TPDOMapPar;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005628:	60da      	str	r2, [r3, #12]
    TPDO->operatingState = operatingState;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	683a      	ldr	r2, [r7, #0]
 800562e:	611a      	str	r2, [r3, #16]
    TPDO->nodeId = nodeId;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	7e3a      	ldrb	r2, [r7, #24]
 8005634:	751a      	strb	r2, [r3, #20]
    TPDO->defaultCOB_ID = defaultCOB_ID;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	8bba      	ldrh	r2, [r7, #28]
 800563a:	82da      	strh	r2, [r3, #22]
    TPDO->restrictionFlags = restrictionFlags;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8005642:	761a      	strb	r2, [r3, #24]

    /* Configure Object dictionary entry at index 0x1800+ and 0x1A00+ */
    CO_OD_configure(SDO, idx_TPDOCommPar, CO_ODF_TPDOcom, (void*)TPDO, 0, 0);
 8005644:	8db9      	ldrh	r1, [r7, #44]	; 0x2c
 8005646:	2300      	movs	r3, #0
 8005648:	9301      	str	r3, [sp, #4]
 800564a:	2300      	movs	r3, #0
 800564c:	9300      	str	r3, [sp, #0]
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	4a29      	ldr	r2, [pc, #164]	; (80056f8 <CO_TPDO_init+0x124>)
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f000 fcb8 	bl	8005fc8 <CO_OD_configure>
    CO_OD_configure(SDO, idx_TPDOMapPar, CO_ODF_TPDOmap, (void*)TPDO, 0, 0);
 8005658:	8e39      	ldrh	r1, [r7, #48]	; 0x30
 800565a:	2300      	movs	r3, #0
 800565c:	9301      	str	r3, [sp, #4]
 800565e:	2300      	movs	r3, #0
 8005660:	9300      	str	r3, [sp, #0]
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	4a25      	ldr	r2, [pc, #148]	; (80056fc <CO_TPDO_init+0x128>)
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f000 fcae 	bl	8005fc8 <CO_OD_configure>

    /* configure communication and mapping */
    TPDO->CANdevTx = CANdevTx;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005670:	649a      	str	r2, [r3, #72]	; 0x48
    TPDO->CANdevTxIdx = CANdevTxIdx;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8005676:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    TPDO->syncCounter = 255;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	22ff      	movs	r2, #255	; 0xff
 800567e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    TPDO->inhibitTimer = 0;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	641a      	str	r2, [r3, #64]	; 0x40
    TPDO->eventTimer = ((uint32_t) TPDOCommPar->eventTimer) * 1000;
 8005688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800568a:	89db      	ldrh	r3, [r3, #14]
 800568c:	461a      	mov	r2, r3
 800568e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005692:	fb03 f202 	mul.w	r2, r3, r2
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	645a      	str	r2, [r3, #68]	; 0x44
    if(TPDOCommPar->transmissionType>=254) TPDO->sendRequest = 1;
 800569a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800569c:	7a1b      	ldrb	r3, [r3, #8]
 800569e:	2bfd      	cmp	r3, #253	; 0xfd
 80056a0:	d902      	bls.n	80056a8 <CO_TPDO_init+0xd4>
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2201      	movs	r2, #1
 80056a6:	76da      	strb	r2, [r3, #27]

    CO_TPDOconfigMap(TPDO, TPDOMapPar->numberOfMappedObjects);
 80056a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056aa:	781b      	ldrb	r3, [r3, #0]
 80056ac:	4619      	mov	r1, r3
 80056ae:	68f8      	ldr	r0, [r7, #12]
 80056b0:	f7ff fc16 	bl	8004ee0 <CO_TPDOconfigMap>
    CO_TPDOconfigCom(TPDO, TPDOCommPar->COB_IDUsedByTPDO, ((TPDOCommPar->transmissionType<=240) ? 1 : 0));
 80056b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b6:	6859      	ldr	r1, [r3, #4]
 80056b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ba:	7a1b      	ldrb	r3, [r3, #8]
 80056bc:	2bf0      	cmp	r3, #240	; 0xf0
 80056be:	bf94      	ite	ls
 80056c0:	2301      	movls	r3, #1
 80056c2:	2300      	movhi	r3, #0
 80056c4:	b2db      	uxtb	r3, r3
 80056c6:	461a      	mov	r2, r3
 80056c8:	68f8      	ldr	r0, [r7, #12]
 80056ca:	f7ff fa71 	bl	8004bb0 <CO_TPDOconfigCom>

    if((TPDOCommPar->transmissionType>240 &&
 80056ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d0:	7a1b      	ldrb	r3, [r3, #8]
 80056d2:	2bf0      	cmp	r3, #240	; 0xf0
 80056d4:	d903      	bls.n	80056de <CO_TPDO_init+0x10a>
         TPDOCommPar->transmissionType<254) ||
 80056d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d8:	7a1b      	ldrb	r3, [r3, #8]
    if((TPDOCommPar->transmissionType>240 &&
 80056da:	2bfd      	cmp	r3, #253	; 0xfd
 80056dc:	d903      	bls.n	80056e6 <CO_TPDO_init+0x112>
         TPDOCommPar->SYNCStartValue>240){
 80056de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e0:	7c1b      	ldrb	r3, [r3, #16]
         TPDOCommPar->transmissionType<254) ||
 80056e2:	2bf0      	cmp	r3, #240	; 0xf0
 80056e4:	d902      	bls.n	80056ec <CO_TPDO_init+0x118>
            TPDO->valid = false;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2200      	movs	r2, #0
 80056ea:	765a      	strb	r2, [r3, #25]
    }

    return CO_ERROR_NO;
 80056ec:	2300      	movs	r3, #0
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3710      	adds	r7, #16
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}
 80056f6:	bf00      	nop
 80056f8:	08005121 	.word	0x08005121
 80056fc:	080053f5 	.word	0x080053f5

08005700 <CO_TPDOisCOS>:


/******************************************************************************/
uint8_t CO_TPDOisCOS(CO_TPDO_t *TPDO){
 8005700:	b480      	push	{r7}
 8005702:	b085      	sub	sp, #20
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]

    /* Prepare TPDO data automatically from Object Dictionary variables */
    uint8_t* pPDOdataByte;
    uint8_t** ppODdataByte;

    pPDOdataByte = &TPDO->CANtxBuff->data[TPDO->dataLength];
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800570c:	687a      	ldr	r2, [r7, #4]
 800570e:	7e92      	ldrb	r2, [r2, #26]
 8005710:	4413      	add	r3, r2
 8005712:	3305      	adds	r3, #5
 8005714:	60fb      	str	r3, [r7, #12]
    ppODdataByte = &TPDO->mapPointer[TPDO->dataLength];
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	7e9b      	ldrb	r3, [r3, #26]
 800571a:	3306      	adds	r3, #6
 800571c:	009b      	lsls	r3, r3, #2
 800571e:	687a      	ldr	r2, [r7, #4]
 8005720:	4413      	add	r3, r2
 8005722:	3304      	adds	r3, #4
 8005724:	60bb      	str	r3, [r7, #8]

    switch(TPDO->dataLength){
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	7e9b      	ldrb	r3, [r3, #26]
 800572a:	3b01      	subs	r3, #1
 800572c:	2b07      	cmp	r3, #7
 800572e:	f200 80c2 	bhi.w	80058b6 <CO_TPDOisCOS+0x1b6>
 8005732:	a201      	add	r2, pc, #4	; (adr r2, 8005738 <CO_TPDOisCOS+0x38>)
 8005734:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005738:	0800588b 	.word	0x0800588b
 800573c:	0800585f 	.word	0x0800585f
 8005740:	08005833 	.word	0x08005833
 8005744:	08005807 	.word	0x08005807
 8005748:	080057db 	.word	0x080057db
 800574c:	080057af 	.word	0x080057af
 8005750:	08005783 	.word	0x08005783
 8005754:	08005759 	.word	0x08005759
        case 8: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x80)) return 1;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	3b01      	subs	r3, #1
 800575c:	60fb      	str	r3, [r7, #12]
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	781a      	ldrb	r2, [r3, #0]
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	3b04      	subs	r3, #4
 8005766:	60bb      	str	r3, [r7, #8]
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	781b      	ldrb	r3, [r3, #0]
 800576e:	429a      	cmp	r2, r3
 8005770:	d007      	beq.n	8005782 <CO_TPDOisCOS+0x82>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005778:	b25b      	sxtb	r3, r3
 800577a:	2b00      	cmp	r3, #0
 800577c:	da01      	bge.n	8005782 <CO_TPDOisCOS+0x82>
 800577e:	2301      	movs	r3, #1
 8005780:	e09a      	b.n	80058b8 <CO_TPDOisCOS+0x1b8>
        case 7: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x40)) return 1;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	3b01      	subs	r3, #1
 8005786:	60fb      	str	r3, [r7, #12]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	781a      	ldrb	r2, [r3, #0]
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	3b04      	subs	r3, #4
 8005790:	60bb      	str	r3, [r7, #8]
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	781b      	ldrb	r3, [r3, #0]
 8005798:	429a      	cmp	r2, r3
 800579a:	d008      	beq.n	80057ae <CO_TPDOisCOS+0xae>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d001      	beq.n	80057ae <CO_TPDOisCOS+0xae>
 80057aa:	2301      	movs	r3, #1
 80057ac:	e084      	b.n	80058b8 <CO_TPDOisCOS+0x1b8>
        case 6: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x20)) return 1;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	3b01      	subs	r3, #1
 80057b2:	60fb      	str	r3, [r7, #12]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	781a      	ldrb	r2, [r3, #0]
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	3b04      	subs	r3, #4
 80057bc:	60bb      	str	r3, [r7, #8]
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	781b      	ldrb	r3, [r3, #0]
 80057c4:	429a      	cmp	r2, r3
 80057c6:	d008      	beq.n	80057da <CO_TPDOisCOS+0xda>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057ce:	f003 0320 	and.w	r3, r3, #32
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d001      	beq.n	80057da <CO_TPDOisCOS+0xda>
 80057d6:	2301      	movs	r3, #1
 80057d8:	e06e      	b.n	80058b8 <CO_TPDOisCOS+0x1b8>
        case 5: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x10)) return 1;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	3b01      	subs	r3, #1
 80057de:	60fb      	str	r3, [r7, #12]
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	781a      	ldrb	r2, [r3, #0]
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	3b04      	subs	r3, #4
 80057e8:	60bb      	str	r3, [r7, #8]
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	781b      	ldrb	r3, [r3, #0]
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d008      	beq.n	8005806 <CO_TPDOisCOS+0x106>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057fa:	f003 0310 	and.w	r3, r3, #16
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d001      	beq.n	8005806 <CO_TPDOisCOS+0x106>
 8005802:	2301      	movs	r3, #1
 8005804:	e058      	b.n	80058b8 <CO_TPDOisCOS+0x1b8>
        case 4: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x08)) return 1;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	3b01      	subs	r3, #1
 800580a:	60fb      	str	r3, [r7, #12]
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	781a      	ldrb	r2, [r3, #0]
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	3b04      	subs	r3, #4
 8005814:	60bb      	str	r3, [r7, #8]
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	781b      	ldrb	r3, [r3, #0]
 800581c:	429a      	cmp	r2, r3
 800581e:	d008      	beq.n	8005832 <CO_TPDOisCOS+0x132>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005826:	f003 0308 	and.w	r3, r3, #8
 800582a:	2b00      	cmp	r3, #0
 800582c:	d001      	beq.n	8005832 <CO_TPDOisCOS+0x132>
 800582e:	2301      	movs	r3, #1
 8005830:	e042      	b.n	80058b8 <CO_TPDOisCOS+0x1b8>
        case 3: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x04)) return 1;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	3b01      	subs	r3, #1
 8005836:	60fb      	str	r3, [r7, #12]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	781a      	ldrb	r2, [r3, #0]
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	3b04      	subs	r3, #4
 8005840:	60bb      	str	r3, [r7, #8]
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	781b      	ldrb	r3, [r3, #0]
 8005848:	429a      	cmp	r2, r3
 800584a:	d008      	beq.n	800585e <CO_TPDOisCOS+0x15e>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005852:	f003 0304 	and.w	r3, r3, #4
 8005856:	2b00      	cmp	r3, #0
 8005858:	d001      	beq.n	800585e <CO_TPDOisCOS+0x15e>
 800585a:	2301      	movs	r3, #1
 800585c:	e02c      	b.n	80058b8 <CO_TPDOisCOS+0x1b8>
        case 2: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x02)) return 1;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	3b01      	subs	r3, #1
 8005862:	60fb      	str	r3, [r7, #12]
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	781a      	ldrb	r2, [r3, #0]
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	3b04      	subs	r3, #4
 800586c:	60bb      	str	r3, [r7, #8]
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	781b      	ldrb	r3, [r3, #0]
 8005874:	429a      	cmp	r2, r3
 8005876:	d008      	beq.n	800588a <CO_TPDOisCOS+0x18a>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800587e:	f003 0302 	and.w	r3, r3, #2
 8005882:	2b00      	cmp	r3, #0
 8005884:	d001      	beq.n	800588a <CO_TPDOisCOS+0x18a>
 8005886:	2301      	movs	r3, #1
 8005888:	e016      	b.n	80058b8 <CO_TPDOisCOS+0x1b8>
        case 1: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x01)) return 1;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	3b01      	subs	r3, #1
 800588e:	60fb      	str	r3, [r7, #12]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	781a      	ldrb	r2, [r3, #0]
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	3b04      	subs	r3, #4
 8005898:	60bb      	str	r3, [r7, #8]
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	781b      	ldrb	r3, [r3, #0]
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d008      	beq.n	80058b6 <CO_TPDOisCOS+0x1b6>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058aa:	f003 0301 	and.w	r3, r3, #1
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d001      	beq.n	80058b6 <CO_TPDOisCOS+0x1b6>
 80058b2:	2301      	movs	r3, #1
 80058b4:	e000      	b.n	80058b8 <CO_TPDOisCOS+0x1b8>
    }

    return 0;
 80058b6:	2300      	movs	r3, #0
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	3714      	adds	r7, #20
 80058bc:	46bd      	mov	sp, r7
 80058be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c2:	4770      	bx	lr

080058c4 <CO_TPDOsend>:

//#define TPDO_CALLS_EXTENSION
/******************************************************************************/
int16_t CO_TPDOsend(CO_TPDO_t *TPDO){
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b086      	sub	sp, #24
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
            ODF_arg.dataLength = CO_OD_getLength(pSDO, entryNo, subIndex);
            ext->pODFunc(&ODF_arg);
        }
    }
#endif
    i = TPDO->dataLength;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	7e9b      	ldrb	r3, [r3, #26]
 80058d0:	82fb      	strh	r3, [r7, #22]
    pPDOdataByte = &TPDO->CANtxBuff->data[0];
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058d6:	3305      	adds	r3, #5
 80058d8:	613b      	str	r3, [r7, #16]
    ppODdataByte = &TPDO->mapPointer[0];
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	331c      	adds	r3, #28
 80058de:	60fb      	str	r3, [r7, #12]

    /* Copy data from Object dictionary. */
    for(; i>0; i--) {
 80058e0:	e00e      	b.n	8005900 <CO_TPDOsend+0x3c>
        *(pPDOdataByte++) = **(ppODdataByte++);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	1d1a      	adds	r2, r3, #4
 80058e6:	60fa      	str	r2, [r7, #12]
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	1c59      	adds	r1, r3, #1
 80058ee:	6139      	str	r1, [r7, #16]
 80058f0:	7812      	ldrb	r2, [r2, #0]
 80058f2:	701a      	strb	r2, [r3, #0]
    for(; i>0; i--) {
 80058f4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	3b01      	subs	r3, #1
 80058fc:	b29b      	uxth	r3, r3
 80058fe:	82fb      	strh	r3, [r7, #22]
 8005900:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005904:	2b00      	cmp	r3, #0
 8005906:	dcec      	bgt.n	80058e2 <CO_TPDOsend+0x1e>
    }

    TPDO->sendRequest = 0;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2200      	movs	r2, #0
 800590c:	76da      	strb	r2, [r3, #27]

    return CO_CANsend(TPDO->CANdevTx, TPDO->CANtxBuff);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005916:	4619      	mov	r1, r3
 8005918:	4610      	mov	r0, r2
 800591a:	f002 fc89 	bl	8008230 <CO_CANsend>
 800591e:	4603      	mov	r3, r0
 8005920:	b21b      	sxth	r3, r3
}
 8005922:	4618      	mov	r0, r3
 8005924:	3718      	adds	r7, #24
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}

0800592a <CO_RPDO_process>:

//#define RPDO_CALLS_EXTENSION
/******************************************************************************/
void CO_RPDO_process(CO_RPDO_t *RPDO, bool_t syncWas){
 800592a:	b480      	push	{r7}
 800592c:	b087      	sub	sp, #28
 800592e:	af00      	add	r7, sp, #0
 8005930:	6078      	str	r0, [r7, #4]
 8005932:	460b      	mov	r3, r1
 8005934:	70fb      	strb	r3, [r7, #3]

    if(!RPDO->valid || !(*RPDO->operatingState == CO_NMT_OPERATIONAL))
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	7f5b      	ldrb	r3, [r3, #29]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d004      	beq.n	8005948 <CO_RPDO_process+0x1e>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	695b      	ldr	r3, [r3, #20]
 8005942:	781b      	ldrb	r3, [r3, #0]
 8005944:	2b05      	cmp	r3, #5
 8005946:	d009      	beq.n	800595c <CO_RPDO_process+0x32>
    {
        RPDO->CANrxNew[0] = RPDO->CANrxNew[1] = false;
 8005948:	2100      	movs	r1, #0
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	460a      	mov	r2, r1
 800594e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	460a      	mov	r2, r1
 8005956:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                }
            }
#endif
        }
    }
}
 800595a:	e043      	b.n	80059e4 <CO_RPDO_process+0xba>
    else if(!RPDO->synchronous || syncWas)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	7f9b      	ldrb	r3, [r3, #30]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d002      	beq.n	800596a <CO_RPDO_process+0x40>
 8005964:	78fb      	ldrb	r3, [r7, #3]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d03c      	beq.n	80059e4 <CO_RPDO_process+0xba>
        uint8_t bufNo = 0;
 800596a:	2300      	movs	r3, #0
 800596c:	75fb      	strb	r3, [r7, #23]
        if(RPDO->synchronous && !RPDO->SYNC->CANrxToggle) {
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	7f9b      	ldrb	r3, [r3, #30]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d02e      	beq.n	80059d4 <CO_RPDO_process+0xaa>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	7ddb      	ldrb	r3, [r3, #23]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d129      	bne.n	80059d4 <CO_RPDO_process+0xaa>
            bufNo = 1;
 8005980:	2301      	movs	r3, #1
 8005982:	75fb      	strb	r3, [r7, #23]
        while(RPDO->CANrxNew[bufNo]){
 8005984:	e026      	b.n	80059d4 <CO_RPDO_process+0xaa>
            i = RPDO->dataLength;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	7fdb      	ldrb	r3, [r3, #31]
 800598a:	82bb      	strh	r3, [r7, #20]
            pPDOdataByte = &RPDO->CANrxData[bufNo][0];
 800598c:	7dfb      	ldrb	r3, [r7, #23]
 800598e:	3308      	adds	r3, #8
 8005990:	00db      	lsls	r3, r3, #3
 8005992:	687a      	ldr	r2, [r7, #4]
 8005994:	4413      	add	r3, r2
 8005996:	3302      	adds	r3, #2
 8005998:	613b      	str	r3, [r7, #16]
            ppODdataByte = &RPDO->mapPointer[0];
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	3320      	adds	r3, #32
 800599e:	60fb      	str	r3, [r7, #12]
            RPDO->CANrxNew[bufNo] = false;
 80059a0:	7dfb      	ldrb	r3, [r7, #23]
 80059a2:	687a      	ldr	r2, [r7, #4]
 80059a4:	4413      	add	r3, r2
 80059a6:	2200      	movs	r2, #0
 80059a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
            for(; i>0; i--) {
 80059ac:	e00e      	b.n	80059cc <CO_RPDO_process+0xa2>
                **(ppODdataByte++) = *(pPDOdataByte++);
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	1c5a      	adds	r2, r3, #1
 80059b2:	613a      	str	r2, [r7, #16]
 80059b4:	68fa      	ldr	r2, [r7, #12]
 80059b6:	1d11      	adds	r1, r2, #4
 80059b8:	60f9      	str	r1, [r7, #12]
 80059ba:	6812      	ldr	r2, [r2, #0]
 80059bc:	781b      	ldrb	r3, [r3, #0]
 80059be:	7013      	strb	r3, [r2, #0]
            for(; i>0; i--) {
 80059c0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80059c4:	b29b      	uxth	r3, r3
 80059c6:	3b01      	subs	r3, #1
 80059c8:	b29b      	uxth	r3, r3
 80059ca:	82bb      	strh	r3, [r7, #20]
 80059cc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	dcec      	bgt.n	80059ae <CO_RPDO_process+0x84>
        while(RPDO->CANrxNew[bufNo]){
 80059d4:	7dfb      	ldrb	r3, [r7, #23]
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	4413      	add	r3, r2
 80059da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80059de:	b2db      	uxtb	r3, r3
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d1d0      	bne.n	8005986 <CO_RPDO_process+0x5c>
}
 80059e4:	bf00      	nop
 80059e6:	371c      	adds	r7, #28
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr

080059f0 <CO_TPDO_process>:
void CO_TPDO_process(
        CO_TPDO_t              *TPDO,
        CO_SYNC_t              *SYNC,
        bool_t                  syncWas,
        uint32_t                timeDifference_us)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b084      	sub	sp, #16
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	60f8      	str	r0, [r7, #12]
 80059f8:	60b9      	str	r1, [r7, #8]
 80059fa:	603b      	str	r3, [r7, #0]
 80059fc:	4613      	mov	r3, r2
 80059fe:	71fb      	strb	r3, [r7, #7]
    if(TPDO->valid && *TPDO->operatingState == CO_NMT_OPERATIONAL){
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	7e5b      	ldrb	r3, [r3, #25]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	f000 8091 	beq.w	8005b2c <CO_TPDO_process+0x13c>
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	691b      	ldr	r3, [r3, #16]
 8005a0e:	781b      	ldrb	r3, [r3, #0]
 8005a10:	2b05      	cmp	r3, #5
 8005a12:	f040 808b 	bne.w	8005b2c <CO_TPDO_process+0x13c>

        /* Send PDO by application request or by Event timer */
        if(TPDO->TPDOCommPar->transmissionType >= 253){
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	7a1b      	ldrb	r3, [r3, #8]
 8005a1c:	2bfc      	cmp	r3, #252	; 0xfc
 8005a1e:	d92c      	bls.n	8005a7a <CO_TPDO_process+0x8a>
            if(TPDO->inhibitTimer == 0 && (TPDO->sendRequest || (TPDO->TPDOCommPar->eventTimer && TPDO->eventTimer == 0))){
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	f040 808e 	bne.w	8005b46 <CO_TPDO_process+0x156>
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	7edb      	ldrb	r3, [r3, #27]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d109      	bne.n	8005a46 <CO_TPDO_process+0x56>
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	89db      	ldrh	r3, [r3, #14]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	f000 8084 	beq.w	8005b46 <CO_TPDO_process+0x156>
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d17f      	bne.n	8005b46 <CO_TPDO_process+0x156>
                if(CO_TPDOsend(TPDO) == CO_ERROR_NO){
 8005a46:	68f8      	ldr	r0, [r7, #12]
 8005a48:	f7ff ff3c 	bl	80058c4 <CO_TPDOsend>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d179      	bne.n	8005b46 <CO_TPDO_process+0x156>
                    /* successfully sent */
                    TPDO->inhibitTimer = ((uint32_t) TPDO->TPDOCommPar->inhibitTime) * 100;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	895b      	ldrh	r3, [r3, #10]
 8005a58:	461a      	mov	r2, r3
 8005a5a:	2364      	movs	r3, #100	; 0x64
 8005a5c:	fb03 f202 	mul.w	r2, r3, r2
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	641a      	str	r2, [r3, #64]	; 0x40
                    TPDO->eventTimer = ((uint32_t) TPDO->TPDOCommPar->eventTimer) * 1000;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	89db      	ldrh	r3, [r3, #14]
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005a70:	fb03 f202 	mul.w	r2, r3, r2
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	645a      	str	r2, [r3, #68]	; 0x44
        if(TPDO->TPDOCommPar->transmissionType >= 253){
 8005a78:	e065      	b.n	8005b46 <CO_TPDO_process+0x156>
                }
            }
        }

        /* Synchronous PDOs */
        else if(SYNC && syncWas){
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d062      	beq.n	8005b46 <CO_TPDO_process+0x156>
 8005a80:	79fb      	ldrb	r3, [r7, #7]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d05f      	beq.n	8005b46 <CO_TPDO_process+0x156>
            /* send synchronous acyclic PDO */
            if(TPDO->TPDOCommPar->transmissionType == 0){
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	7a1b      	ldrb	r3, [r3, #8]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d107      	bne.n	8005aa0 <CO_TPDO_process+0xb0>
                if(TPDO->sendRequest) CO_TPDOsend(TPDO);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	7edb      	ldrb	r3, [r3, #27]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d056      	beq.n	8005b46 <CO_TPDO_process+0x156>
 8005a98:	68f8      	ldr	r0, [r7, #12]
 8005a9a:	f7ff ff13 	bl	80058c4 <CO_TPDOsend>
        if(TPDO->TPDOCommPar->transmissionType >= 253){
 8005a9e:	e052      	b.n	8005b46 <CO_TPDO_process+0x156>
            }
            /* send synchronous cyclic PDO */
            else{
                /* is the start of synchronous TPDO transmission */
                if(TPDO->syncCounter == 255){
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005aa6:	2bff      	cmp	r3, #255	; 0xff
 8005aa8:	d113      	bne.n	8005ad2 <CO_TPDO_process+0xe2>
                    if(SYNC->counterOverflowValue && TPDO->TPDOCommPar->SYNCStartValue)
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	7d1b      	ldrb	r3, [r3, #20]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d009      	beq.n	8005ac6 <CO_TPDO_process+0xd6>
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	689b      	ldr	r3, [r3, #8]
 8005ab6:	7c1b      	ldrb	r3, [r3, #16]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d004      	beq.n	8005ac6 <CO_TPDO_process+0xd6>
                        TPDO->syncCounter = 254;   /* SYNCStartValue is in use */
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	22fe      	movs	r2, #254	; 0xfe
 8005ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005ac4:	e005      	b.n	8005ad2 <CO_TPDO_process+0xe2>
                    else
                        TPDO->syncCounter = TPDO->TPDOCommPar->transmissionType;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	689b      	ldr	r3, [r3, #8]
 8005aca:	7a1a      	ldrb	r2, [r3, #8]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
                }
                /* if the SYNCStartValue is in use, start first TPDO after SYNC with matched SYNCStartValue. */
                if(TPDO->syncCounter == 254){
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ad8:	2bfe      	cmp	r3, #254	; 0xfe
 8005ada:	d110      	bne.n	8005afe <CO_TPDO_process+0x10e>
                    if(SYNC->counter == TPDO->TPDOCommPar->SYNCStartValue){
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	7e1a      	ldrb	r2, [r3, #24]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	7c1b      	ldrb	r3, [r3, #16]
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d12d      	bne.n	8005b46 <CO_TPDO_process+0x156>
                        TPDO->syncCounter = TPDO->TPDOCommPar->transmissionType;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	7a1a      	ldrb	r2, [r3, #8]
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
                        CO_TPDOsend(TPDO);
 8005af6:	68f8      	ldr	r0, [r7, #12]
 8005af8:	f7ff fee4 	bl	80058c4 <CO_TPDOsend>
        if(TPDO->TPDOCommPar->transmissionType >= 253){
 8005afc:	e023      	b.n	8005b46 <CO_TPDO_process+0x156>
                    }
                }
                /* Send PDO after every N-th Sync */
                else if(--TPDO->syncCounter == 0){
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b04:	3b01      	subs	r3, #1
 8005b06:	b2da      	uxtb	r2, r3
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d116      	bne.n	8005b46 <CO_TPDO_process+0x156>
                    TPDO->syncCounter = TPDO->TPDOCommPar->transmissionType;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	7a1a      	ldrb	r2, [r3, #8]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
                    CO_TPDOsend(TPDO);
 8005b24:	68f8      	ldr	r0, [r7, #12]
 8005b26:	f7ff fecd 	bl	80058c4 <CO_TPDOsend>
        if(TPDO->TPDOCommPar->transmissionType >= 253){
 8005b2a:	e00c      	b.n	8005b46 <CO_TPDO_process+0x156>
        }

    }
    else{
        /* Not operational or valid. Force TPDO first send after operational or valid. */
        if(TPDO->TPDOCommPar->transmissionType>=254) TPDO->sendRequest = 1;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	689b      	ldr	r3, [r3, #8]
 8005b30:	7a1b      	ldrb	r3, [r3, #8]
 8005b32:	2bfd      	cmp	r3, #253	; 0xfd
 8005b34:	d903      	bls.n	8005b3e <CO_TPDO_process+0x14e>
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2201      	movs	r2, #1
 8005b3a:	76da      	strb	r2, [r3, #27]
 8005b3c:	e004      	b.n	8005b48 <CO_TPDO_process+0x158>
        else                                         TPDO->sendRequest = 0;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2200      	movs	r2, #0
 8005b42:	76da      	strb	r2, [r3, #27]
 8005b44:	e000      	b.n	8005b48 <CO_TPDO_process+0x158>
        if(TPDO->TPDOCommPar->transmissionType >= 253){
 8005b46:	bf00      	nop
    }

    /* update timers */
    TPDO->inhibitTimer = (TPDO->inhibitTimer > timeDifference_us) ? (TPDO->inhibitTimer - timeDifference_us) : 0;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b4c:	683a      	ldr	r2, [r7, #0]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d204      	bcs.n	8005b5c <CO_TPDO_process+0x16c>
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	1ad3      	subs	r3, r2, r3
 8005b5a:	e000      	b.n	8005b5e <CO_TPDO_process+0x16e>
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	68fa      	ldr	r2, [r7, #12]
 8005b60:	6413      	str	r3, [r2, #64]	; 0x40
    TPDO->eventTimer = (TPDO->eventTimer > timeDifference_us) ? (TPDO->eventTimer - timeDifference_us) : 0;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b66:	683a      	ldr	r2, [r7, #0]
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d204      	bcs.n	8005b76 <CO_TPDO_process+0x186>
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	1ad3      	subs	r3, r2, r3
 8005b74:	e000      	b.n	8005b78 <CO_TPDO_process+0x188>
 8005b76:	2300      	movs	r3, #0
 8005b78:	68fa      	ldr	r2, [r7, #12]
 8005b7a:	6453      	str	r3, [r2, #68]	; 0x44
}
 8005b7c:	bf00      	nop
 8005b7e:	3710      	adds	r7, #16
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}

08005b84 <CO_memcpy>:
    #error CO_SDO_BUFFER_SIZE must be greater than 7
#endif


/* Helper functions. **********************************************************/
void CO_memcpy(uint8_t dest[], const uint8_t src[], const uint16_t size){
 8005b84:	b480      	push	{r7}
 8005b86:	b087      	sub	sp, #28
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	60f8      	str	r0, [r7, #12]
 8005b8c:	60b9      	str	r1, [r7, #8]
 8005b8e:	4613      	mov	r3, r2
 8005b90:	80fb      	strh	r3, [r7, #6]
    uint16_t i;
    for(i = 0; i < size; i++){
 8005b92:	2300      	movs	r3, #0
 8005b94:	82fb      	strh	r3, [r7, #22]
 8005b96:	e00a      	b.n	8005bae <CO_memcpy+0x2a>
        dest[i] = src[i];
 8005b98:	8afb      	ldrh	r3, [r7, #22]
 8005b9a:	68ba      	ldr	r2, [r7, #8]
 8005b9c:	441a      	add	r2, r3
 8005b9e:	8afb      	ldrh	r3, [r7, #22]
 8005ba0:	68f9      	ldr	r1, [r7, #12]
 8005ba2:	440b      	add	r3, r1
 8005ba4:	7812      	ldrb	r2, [r2, #0]
 8005ba6:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < size; i++){
 8005ba8:	8afb      	ldrh	r3, [r7, #22]
 8005baa:	3301      	adds	r3, #1
 8005bac:	82fb      	strh	r3, [r7, #22]
 8005bae:	8afa      	ldrh	r2, [r7, #22]
 8005bb0:	88fb      	ldrh	r3, [r7, #6]
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d3f0      	bcc.n	8005b98 <CO_memcpy+0x14>
    }
}
 8005bb6:	bf00      	nop
 8005bb8:	bf00      	nop
 8005bba:	371c      	adds	r7, #28
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc2:	4770      	bx	lr

08005bc4 <CO_getUint32>:
    b.u8[0] = data[0];
    b.u8[1] = data[1];
    return b.u16[0];
}

uint32_t CO_getUint32(const uint8_t data[]){
 8005bc4:	b480      	push	{r7}
 8005bc6:	b085      	sub	sp, #20
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
    CO_bytes_t b;
    b.u8[0] = data[0];
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	781b      	ldrb	r3, [r3, #0]
 8005bd0:	723b      	strb	r3, [r7, #8]
    b.u8[1] = data[1];
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	785b      	ldrb	r3, [r3, #1]
 8005bd6:	727b      	strb	r3, [r7, #9]
    b.u8[2] = data[2];
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	789b      	ldrb	r3, [r3, #2]
 8005bdc:	72bb      	strb	r3, [r7, #10]
    b.u8[3] = data[3];
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	78db      	ldrb	r3, [r3, #3]
 8005be2:	72fb      	strb	r3, [r7, #11]
    return b.u32[0];
 8005be4:	68bb      	ldr	r3, [r7, #8]
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3714      	adds	r7, #20
 8005bea:	46bd      	mov	sp, r7
 8005bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf0:	4770      	bx	lr

08005bf2 <CO_setUint32>:
    b.u16[0] = value;
    data[0] = b.u8[0];
    data[1] = b.u8[1];
}

void CO_setUint32(uint8_t data[], const uint32_t value){
 8005bf2:	b480      	push	{r7}
 8005bf4:	b085      	sub	sp, #20
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	6078      	str	r0, [r7, #4]
 8005bfa:	6039      	str	r1, [r7, #0]
    CO_bytes_t b;
    b.u32[0] = value;
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	60bb      	str	r3, [r7, #8]
    data[0] = b.u8[0];
 8005c00:	7a3a      	ldrb	r2, [r7, #8]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	701a      	strb	r2, [r3, #0]
    data[1] = b.u8[1];
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	3301      	adds	r3, #1
 8005c0a:	7a7a      	ldrb	r2, [r7, #9]
 8005c0c:	701a      	strb	r2, [r3, #0]
    data[2] = b.u8[2];
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	3302      	adds	r3, #2
 8005c12:	7aba      	ldrb	r2, [r7, #10]
 8005c14:	701a      	strb	r2, [r3, #0]
    data[3] = b.u8[3];
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	3303      	adds	r3, #3
 8005c1a:	7afa      	ldrb	r2, [r7, #11]
 8005c1c:	701a      	strb	r2, [r3, #0]
}
 8005c1e:	bf00      	nop
 8005c20:	3714      	adds	r7, #20
 8005c22:	46bd      	mov	sp, r7
 8005c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c28:	4770      	bx	lr

08005c2a <CO_memcpySwap2>:

#ifdef CO_LITTLE_ENDIAN
void CO_memcpySwap2(void* dest, const void* src){
 8005c2a:	b480      	push	{r7}
 8005c2c:	b085      	sub	sp, #20
 8005c2e:	af00      	add	r7, sp, #0
 8005c30:	6078      	str	r0, [r7, #4]
 8005c32:	6039      	str	r1, [r7, #0]
    char *cdest;
    char *csrc;
    cdest = (char *) dest;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	60fb      	str	r3, [r7, #12]
    csrc = (char *) src;
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	60bb      	str	r3, [r7, #8]
    cdest[0] = csrc[0];
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	781a      	ldrb	r2, [r3, #0]
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	701a      	strb	r2, [r3, #0]
    cdest[1] = csrc[1];
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	3301      	adds	r3, #1
 8005c48:	68ba      	ldr	r2, [r7, #8]
 8005c4a:	7852      	ldrb	r2, [r2, #1]
 8005c4c:	701a      	strb	r2, [r3, #0]
}
 8005c4e:	bf00      	nop
 8005c50:	3714      	adds	r7, #20
 8005c52:	46bd      	mov	sp, r7
 8005c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c58:	4770      	bx	lr

08005c5a <CO_memcpySwap4>:
void CO_memcpySwap4(void* dest, const void* src){
 8005c5a:	b480      	push	{r7}
 8005c5c:	b085      	sub	sp, #20
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	6078      	str	r0, [r7, #4]
 8005c62:	6039      	str	r1, [r7, #0]
    char *cdest;
    char *csrc;
    cdest = (char *) dest;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	60fb      	str	r3, [r7, #12]
    csrc = (char *) src;
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	60bb      	str	r3, [r7, #8]
    cdest[0] = csrc[0];
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	781a      	ldrb	r2, [r3, #0]
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	701a      	strb	r2, [r3, #0]
    cdest[1] = csrc[1];
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	3301      	adds	r3, #1
 8005c78:	68ba      	ldr	r2, [r7, #8]
 8005c7a:	7852      	ldrb	r2, [r2, #1]
 8005c7c:	701a      	strb	r2, [r3, #0]
    cdest[2] = csrc[2];
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	3302      	adds	r3, #2
 8005c82:	68ba      	ldr	r2, [r7, #8]
 8005c84:	7892      	ldrb	r2, [r2, #2]
 8005c86:	701a      	strb	r2, [r3, #0]
    cdest[3] = csrc[3];
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	3303      	adds	r3, #3
 8005c8c:	68ba      	ldr	r2, [r7, #8]
 8005c8e:	78d2      	ldrb	r2, [r2, #3]
 8005c90:	701a      	strb	r2, [r3, #0]
}
 8005c92:	bf00      	nop
 8005c94:	3714      	adds	r7, #20
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr

08005c9e <CO_SDO_receive>:
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_SDO_receive(void *object, const CO_CANrxMsg_t *msg);
static void CO_SDO_receive(void *object, const CO_CANrxMsg_t *msg){
 8005c9e:	b590      	push	{r4, r7, lr}
 8005ca0:	b087      	sub	sp, #28
 8005ca2:	af00      	add	r7, sp, #0
 8005ca4:	6078      	str	r0, [r7, #4]
 8005ca6:	6039      	str	r1, [r7, #0]
    CO_SDO_t *SDO;

    SDO = (CO_SDO_t*)object;   /* this is the correct pointer type of the first argument */
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	613b      	str	r3, [r7, #16]
     * starting another SDO request, this request is dropped. Especially if
     * processing function has slow response.
     * See: https://github.com/CANopenNode/CANopenNode/issues/39 */

    /* verify message length and message overflow (previous message was not processed yet) */
    if((msg->DLC == 8U) && (!SDO->CANrxNew)){
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005cb2:	2b08      	cmp	r3, #8
 8005cb4:	f040 80af 	bne.w	8005e16 <CO_SDO_receive+0x178>
 8005cb8:	693b      	ldr	r3, [r7, #16]
 8005cba:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	f040 80a9 	bne.w	8005e16 <CO_SDO_receive+0x178>
        if(SDO->state != CO_SDO_ST_DOWNLOAD_BL_SUBBLOCK) {
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8005cca:	2b15      	cmp	r3, #21
 8005ccc:	d02c      	beq.n	8005d28 <CO_SDO_receive+0x8a>
            /* copy data and set 'new message' flag */
            SDO->CANrxData[0] = msg->data[0];
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	701a      	strb	r2, [r3, #0]
            SDO->CANrxData[1] = msg->data[1];
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	705a      	strb	r2, [r3, #1]
            SDO->CANrxData[2] = msg->data[2];
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	709a      	strb	r2, [r3, #2]
            SDO->CANrxData[3] = msg->data[3];
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	70da      	strb	r2, [r3, #3]
            SDO->CANrxData[4] = msg->data[4];
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8005cfc:	693b      	ldr	r3, [r7, #16]
 8005cfe:	711a      	strb	r2, [r3, #4]
            SDO->CANrxData[5] = msg->data[5];
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	715a      	strb	r2, [r3, #5]
            SDO->CANrxData[6] = msg->data[6];
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	719a      	strb	r2, [r3, #6]
            SDO->CANrxData[7] = msg->data[7];
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	71da      	strb	r2, [r3, #7]

            SDO->CANrxNew = true;
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	2201      	movs	r2, #1
 8005d22:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 8005d26:	e06a      	b.n	8005dfe <CO_SDO_receive+0x160>
        }
        else {
            /* block download, copy data directly */
            uint8_t seqno;

            SDO->CANrxData[0] = msg->data[0];
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	701a      	strb	r2, [r3, #0]
            seqno = SDO->CANrxData[0] & 0x7fU;
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	781b      	ldrb	r3, [r3, #0]
 8005d36:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d3a:	73fb      	strb	r3, [r7, #15]
            SDO->timeoutTimer = 0;
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

            /* check correct sequence number. */
            if(seqno == (SDO->sequence + 1U)) {
 8005d44:	7bfa      	ldrb	r2, [r7, #15]
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8005d4c:	3301      	adds	r3, #1
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	d142      	bne.n	8005dd8 <CO_SDO_receive+0x13a>
                /* sequence is correct */
                uint8_t i;

                SDO->sequence++;
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8005d58:	3301      	adds	r3, #1
 8005d5a:	b2da      	uxtb	r2, r3
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62

                /* copy data */
                for(i=1; i<8; i++) {
 8005d62:	2301      	movs	r3, #1
 8005d64:	75fb      	strb	r3, [r7, #23]
 8005d66:	e01e      	b.n	8005da6 <CO_SDO_receive+0x108>
                    SDO->ODF_arg.data[SDO->bufferOffset++] = msg->data[i]; //SDO->ODF_arg.data is equal as SDO->databuffer
 8005d68:	7dfa      	ldrb	r2, [r7, #23]
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8005d72:	1c58      	adds	r0, r3, #1
 8005d74:	b284      	uxth	r4, r0
 8005d76:	6938      	ldr	r0, [r7, #16]
 8005d78:	8704      	strh	r4, [r0, #56]	; 0x38
 8005d7a:	440b      	add	r3, r1
 8005d7c:	6839      	ldr	r1, [r7, #0]
 8005d7e:	440a      	add	r2, r1
 8005d80:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 8005d84:	701a      	strb	r2, [r3, #0]
                    if(SDO->bufferOffset >= CO_SDO_BUFFER_SIZE) {
 8005d86:	693b      	ldr	r3, [r7, #16]
 8005d88:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8005d8a:	2b1f      	cmp	r3, #31
 8005d8c:	d908      	bls.n	8005da0 <CO_SDO_receive+0x102>
                        /* buffer full, break reception */
                        SDO->state = CO_SDO_ST_DOWNLOAD_BL_SUB_RESP;
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	2216      	movs	r2, #22
 8005d92:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                        SDO->CANrxNew = true;
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	2201      	movs	r2, #1
 8005d9a:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
                        break;
 8005d9e:	e005      	b.n	8005dac <CO_SDO_receive+0x10e>
                for(i=1; i<8; i++) {
 8005da0:	7dfb      	ldrb	r3, [r7, #23]
 8005da2:	3301      	adds	r3, #1
 8005da4:	75fb      	strb	r3, [r7, #23]
 8005da6:	7dfb      	ldrb	r3, [r7, #23]
 8005da8:	2b07      	cmp	r3, #7
 8005daa:	d9dd      	bls.n	8005d68 <CO_SDO_receive+0xca>
                    }
                }

                /* break reception if last segment or block sequence is too large */
                if(((SDO->CANrxData[0] & 0x80U) == 0x80U) || (SDO->sequence >= SDO->blksize)) {
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	781b      	ldrb	r3, [r3, #0]
 8005db0:	b25b      	sxtb	r3, r3
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	db07      	blt.n	8005dc6 <CO_SDO_receive+0x128>
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	f893 2062 	ldrb.w	r2, [r3, #98]	; 0x62
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	d31b      	bcc.n	8005dfe <CO_SDO_receive+0x160>
                    SDO->state = CO_SDO_ST_DOWNLOAD_BL_SUB_RESP;
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	2216      	movs	r2, #22
 8005dca:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                    SDO->CANrxNew = true;
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 8005dd6:	e012      	b.n	8005dfe <CO_SDO_receive+0x160>
                }
            }
            else if((seqno == SDO->sequence) || (SDO->sequence == 0U)){
 8005dd8:	693b      	ldr	r3, [r7, #16]
 8005dda:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8005dde:	7bfa      	ldrb	r2, [r7, #15]
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d00c      	beq.n	8005dfe <CO_SDO_receive+0x160>
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d007      	beq.n	8005dfe <CO_SDO_receive+0x160>
                /* Ignore message, if it is duplicate or if sequence didn't started yet. */
            }
            else {
                /* seqno is totally wrong, break reception. */
                SDO->state = CO_SDO_ST_DOWNLOAD_BL_SUB_RESP;
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	2216      	movs	r2, #22
 8005df2:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                SDO->CANrxNew = true;
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	2201      	movs	r2, #1
 8005dfa:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
            }
        }

        /* Optional signal to RTOS, which can resume task, which handles SDO server. */
        if(SDO->CANrxNew && SDO->pFunctSignal != NULL) {
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d006      	beq.n	8005e16 <CO_SDO_receive+0x178>
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d002      	beq.n	8005e16 <CO_SDO_receive+0x178>
            SDO->pFunctSignal();
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e14:	4798      	blx	r3
        }
    }
}
 8005e16:	bf00      	nop
 8005e18:	371c      	adds	r7, #28
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bd90      	pop	{r4, r7, pc}

08005e1e <CO_ODF_1200>:
 * from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_1200(CO_ODF_arg_t *ODF_arg);
static CO_SDO_abortCode_t CO_ODF_1200(CO_ODF_arg_t *ODF_arg){
 8005e1e:	b580      	push	{r7, lr}
 8005e20:	b086      	sub	sp, #24
 8005e22:	af00      	add	r7, sp, #0
 8005e24:	6078      	str	r0, [r7, #4]
    uint8_t *nodeId;
    uint32_t value;
    CO_SDO_abortCode_t ret = CO_SDO_AB_NONE;
 8005e26:	2300      	movs	r3, #0
 8005e28:	617b      	str	r3, [r7, #20]

    nodeId = (uint8_t*) ODF_arg->object;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	613b      	str	r3, [r7, #16]
    value = CO_getUint32(ODF_arg->data);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	4618      	mov	r0, r3
 8005e36:	f7ff fec5 	bl	8005bc4 <CO_getUint32>
 8005e3a:	60f8      	str	r0, [r7, #12]

    /* if SDO reading Object dictionary 0x1200, add nodeId to the value */
    if((ODF_arg->reading) && (ODF_arg->subIndex > 0U)){
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	7ddb      	ldrb	r3, [r3, #23]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d00e      	beq.n	8005e62 <CO_ODF_1200+0x44>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	7d9b      	ldrb	r3, [r3, #22]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d00a      	beq.n	8005e62 <CO_ODF_1200+0x44>
        CO_setUint32(ODF_arg->data, value + *nodeId);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	685a      	ldr	r2, [r3, #4]
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	781b      	ldrb	r3, [r3, #0]
 8005e54:	4619      	mov	r1, r3
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	440b      	add	r3, r1
 8005e5a:	4619      	mov	r1, r3
 8005e5c:	4610      	mov	r0, r2
 8005e5e:	f7ff fec8 	bl	8005bf2 <CO_setUint32>
    }

    return ret;
 8005e62:	697b      	ldr	r3, [r7, #20]
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3718      	adds	r7, #24
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bd80      	pop	{r7, pc}

08005e6c <CO_SDO_init>:
        uint8_t                 nodeId,
        CO_CANmodule_t         *CANdevRx,
        uint16_t                CANdevRxIdx,
        CO_CANmodule_t         *CANdevTx,
        uint16_t                CANdevTxIdx)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b08a      	sub	sp, #40	; 0x28
 8005e70:	af04      	add	r7, sp, #16
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	607a      	str	r2, [r7, #4]
 8005e78:	807b      	strh	r3, [r7, #2]
    /* verify arguments */
    if(SDO==NULL || CANdevRx==NULL || CANdevTx==NULL){
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d005      	beq.n	8005e8c <CO_SDO_init+0x20>
 8005e80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d002      	beq.n	8005e8c <CO_SDO_init+0x20>
 8005e86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d102      	bne.n	8005e92 <CO_SDO_init+0x26>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8005e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8005e90:	e092      	b.n	8005fb8 <CO_SDO_init+0x14c>
    }

    /* configure own object dictionary */
    if(parentSDO == NULL){
 8005e92:	6a3b      	ldr	r3, [r7, #32]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d135      	bne.n	8005f04 <CO_SDO_init+0x98>
        uint16_t i;

        SDO->ownOD = true;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        SDO->OD = OD;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ea4:	62da      	str	r2, [r3, #44]	; 0x2c
        SDO->ODSize = ODSize;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8005eaa:	861a      	strh	r2, [r3, #48]	; 0x30
        SDO->ODExtensions = ODExtensions;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005eb0:	635a      	str	r2, [r3, #52]	; 0x34

        /* clear pointers in ODExtensions */
        for(i=0U; i<ODSize; i++){
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	82fb      	strh	r3, [r7, #22]
 8005eb6:	e020      	b.n	8005efa <CO_SDO_init+0x8e>
            SDO->ODExtensions[i].pODFunc = NULL;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005ebc:	8afa      	ldrh	r2, [r7, #22]
 8005ebe:	4613      	mov	r3, r2
 8005ec0:	005b      	lsls	r3, r3, #1
 8005ec2:	4413      	add	r3, r2
 8005ec4:	009b      	lsls	r3, r3, #2
 8005ec6:	440b      	add	r3, r1
 8005ec8:	2200      	movs	r2, #0
 8005eca:	601a      	str	r2, [r3, #0]
            SDO->ODExtensions[i].object = NULL;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005ed0:	8afa      	ldrh	r2, [r7, #22]
 8005ed2:	4613      	mov	r3, r2
 8005ed4:	005b      	lsls	r3, r3, #1
 8005ed6:	4413      	add	r3, r2
 8005ed8:	009b      	lsls	r3, r3, #2
 8005eda:	440b      	add	r3, r1
 8005edc:	2200      	movs	r2, #0
 8005ede:	605a      	str	r2, [r3, #4]
            SDO->ODExtensions[i].flags = NULL;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005ee4:	8afa      	ldrh	r2, [r7, #22]
 8005ee6:	4613      	mov	r3, r2
 8005ee8:	005b      	lsls	r3, r3, #1
 8005eea:	4413      	add	r3, r2
 8005eec:	009b      	lsls	r3, r3, #2
 8005eee:	440b      	add	r3, r1
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	609a      	str	r2, [r3, #8]
        for(i=0U; i<ODSize; i++){
 8005ef4:	8afb      	ldrh	r3, [r7, #22]
 8005ef6:	3301      	adds	r3, #1
 8005ef8:	82fb      	strh	r3, [r7, #22]
 8005efa:	8afa      	ldrh	r2, [r7, #22]
 8005efc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005efe:	429a      	cmp	r2, r3
 8005f00:	d3da      	bcc.n	8005eb8 <CO_SDO_init+0x4c>
 8005f02:	e00f      	b.n	8005f24 <CO_SDO_init+0xb8>
        }
    }
    /* copy object dictionary from parent */
    else{
        SDO->ownOD = false;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2200      	movs	r2, #0
 8005f08:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        SDO->OD = parentSDO->OD;
 8005f0c:	6a3b      	ldr	r3, [r7, #32]
 8005f0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	62da      	str	r2, [r3, #44]	; 0x2c
        SDO->ODSize = parentSDO->ODSize;
 8005f14:	6a3b      	ldr	r3, [r7, #32]
 8005f16:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	861a      	strh	r2, [r3, #48]	; 0x30
        SDO->ODExtensions = parentSDO->ODExtensions;
 8005f1c:	6a3b      	ldr	r3, [r7, #32]
 8005f1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	635a      	str	r2, [r3, #52]	; 0x34
    }

    /* Configure object variables */
    SDO->nodeId = nodeId;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8005f2a:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    SDO->state = CO_SDO_ST_IDLE;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2200      	movs	r2, #0
 8005f32:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    SDO->CANrxNew = false;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
    SDO->pFunctSignal = NULL;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2200      	movs	r2, #0
 8005f42:	671a      	str	r2, [r3, #112]	; 0x70


    /* Configure Object dictionary entry at index 0x1200 */
    if(ObjDictIndex_SDOServerParameter == OD_H1200_SDO_SERVER_PARAM){
 8005f44:	887b      	ldrh	r3, [r7, #2]
 8005f46:	f5b3 5f90 	cmp.w	r3, #4608	; 0x1200
 8005f4a:	d10a      	bne.n	8005f62 <CO_SDO_init+0xf6>
        CO_OD_configure(SDO, ObjDictIndex_SDOServerParameter, CO_ODF_1200, (void*)&SDO->nodeId, 0U, 0U);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	3360      	adds	r3, #96	; 0x60
 8005f50:	8879      	ldrh	r1, [r7, #2]
 8005f52:	2200      	movs	r2, #0
 8005f54:	9201      	str	r2, [sp, #4]
 8005f56:	2200      	movs	r2, #0
 8005f58:	9200      	str	r2, [sp, #0]
 8005f5a:	4a19      	ldr	r2, [pc, #100]	; (8005fc0 <CO_SDO_init+0x154>)
 8005f5c:	68f8      	ldr	r0, [r7, #12]
 8005f5e:	f000 f833 	bl	8005fc8 <CO_OD_configure>
    }

    if((COB_IDClientToServer & 0x80000000) != 0 || (COB_IDServerToClient & 0x80000000) != 0 ){
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	db02      	blt.n	8005f6e <CO_SDO_init+0x102>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	da03      	bge.n	8005f76 <CO_SDO_init+0x10a>
        // SDO is invalid
        COB_IDClientToServer = 0;
 8005f6e:	2300      	movs	r3, #0
 8005f70:	60bb      	str	r3, [r7, #8]
        COB_IDServerToClient = 0;
 8005f72:	2300      	movs	r3, #0
 8005f74:	607b      	str	r3, [r7, #4]
    }
    /* configure SDO server CAN reception */
    CO_CANrxBufferInit(
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	b29a      	uxth	r2, r3
 8005f7a:	8f39      	ldrh	r1, [r7, #56]	; 0x38
 8005f7c:	4b11      	ldr	r3, [pc, #68]	; (8005fc4 <CO_SDO_init+0x158>)
 8005f7e:	9302      	str	r3, [sp, #8]
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	9301      	str	r3, [sp, #4]
 8005f84:	2300      	movs	r3, #0
 8005f86:	9300      	str	r3, [sp, #0]
 8005f88:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8005f8c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005f8e:	f002 f888 	bl	80080a2 <CO_CANrxBufferInit>
            0,                      /* rtr */
            (void*)SDO,             /* object passed to receive function */
            CO_SDO_receive);        /* this function will process received message */

    /* configure SDO server CAN transmission */
    SDO->CANdevTx = CANdevTx;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005f96:	675a      	str	r2, [r3, #116]	; 0x74
    SDO->CANtxBuff = CO_CANtxBufferInit(
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	b29a      	uxth	r2, r3
 8005f9c:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	9301      	str	r3, [sp, #4]
 8005fa4:	2308      	movs	r3, #8
 8005fa6:	9300      	str	r3, [sp, #0]
 8005fa8:	2300      	movs	r3, #0
 8005faa:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8005fac:	f002 f8fd 	bl	80081aa <CO_CANtxBufferInit>
 8005fb0:	4602      	mov	r2, r0
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	679a      	str	r2, [r3, #120]	; 0x78
            COB_IDServerToClient,   /* CAN identifier */
            0,                      /* rtr */
            8,                      /* number of data bytes */
            0);                     /* synchronous message flag bit */

    return CO_ERROR_NO;
 8005fb6:	2300      	movs	r3, #0
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3718      	adds	r7, #24
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}
 8005fc0:	08005e1f 	.word	0x08005e1f
 8005fc4:	08005c9f 	.word	0x08005c9f

08005fc8 <CO_OD_configure>:
        uint16_t                index,
        CO_SDO_abortCode_t    (*pODFunc)(CO_ODF_arg_t *ODF_arg),
        void                   *object,
        uint8_t                *flags,
        uint8_t                 flagsSize)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b088      	sub	sp, #32
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	607a      	str	r2, [r7, #4]
 8005fd2:	603b      	str	r3, [r7, #0]
 8005fd4:	460b      	mov	r3, r1
 8005fd6:	817b      	strh	r3, [r7, #10]
    uint16_t entryNo;

    entryNo = CO_OD_find(SDO, index);
 8005fd8:	897b      	ldrh	r3, [r7, #10]
 8005fda:	4619      	mov	r1, r3
 8005fdc:	68f8      	ldr	r0, [r7, #12]
 8005fde:	f000 f849 	bl	8006074 <CO_OD_find>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	83bb      	strh	r3, [r7, #28]
    if(entryNo < 0xFFFFU){
 8005fe6:	8bbb      	ldrh	r3, [r7, #28]
 8005fe8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d03d      	beq.n	800606c <CO_OD_configure+0xa4>
        CO_OD_extension_t *ext = &SDO->ODExtensions[entryNo];
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005ff4:	8bba      	ldrh	r2, [r7, #28]
 8005ff6:	4613      	mov	r3, r2
 8005ff8:	005b      	lsls	r3, r3, #1
 8005ffa:	4413      	add	r3, r2
 8005ffc:	009b      	lsls	r3, r3, #2
 8005ffe:	440b      	add	r3, r1
 8006000:	61bb      	str	r3, [r7, #24]
        uint8_t maxSubIndex = SDO->OD[entryNo].maxSubIndex;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006006:	8bba      	ldrh	r2, [r7, #28]
 8006008:	4613      	mov	r3, r2
 800600a:	005b      	lsls	r3, r3, #1
 800600c:	4413      	add	r3, r2
 800600e:	009b      	lsls	r3, r3, #2
 8006010:	440b      	add	r3, r1
 8006012:	789b      	ldrb	r3, [r3, #2]
 8006014:	75fb      	strb	r3, [r7, #23]

        ext->pODFunc = pODFunc;
 8006016:	69bb      	ldr	r3, [r7, #24]
 8006018:	687a      	ldr	r2, [r7, #4]
 800601a:	601a      	str	r2, [r3, #0]
        ext->object = object;
 800601c:	69bb      	ldr	r3, [r7, #24]
 800601e:	683a      	ldr	r2, [r7, #0]
 8006020:	605a      	str	r2, [r3, #4]
        if((flags != NULL) && (flagsSize != 0U) && (flagsSize == maxSubIndex)){
 8006022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006024:	2b00      	cmp	r3, #0
 8006026:	d01d      	beq.n	8006064 <CO_OD_configure+0x9c>
 8006028:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800602c:	2b00      	cmp	r3, #0
 800602e:	d019      	beq.n	8006064 <CO_OD_configure+0x9c>
 8006030:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8006034:	7dfb      	ldrb	r3, [r7, #23]
 8006036:	429a      	cmp	r2, r3
 8006038:	d114      	bne.n	8006064 <CO_OD_configure+0x9c>
            uint16_t i;
            ext->flags = flags;
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800603e:	609a      	str	r2, [r3, #8]
            for(i=0U; i<=maxSubIndex; i++){
 8006040:	2300      	movs	r3, #0
 8006042:	83fb      	strh	r3, [r7, #30]
 8006044:	e008      	b.n	8006058 <CO_OD_configure+0x90>
                ext->flags[i] = 0U;
 8006046:	69bb      	ldr	r3, [r7, #24]
 8006048:	689a      	ldr	r2, [r3, #8]
 800604a:	8bfb      	ldrh	r3, [r7, #30]
 800604c:	4413      	add	r3, r2
 800604e:	2200      	movs	r2, #0
 8006050:	701a      	strb	r2, [r3, #0]
            for(i=0U; i<=maxSubIndex; i++){
 8006052:	8bfb      	ldrh	r3, [r7, #30]
 8006054:	3301      	adds	r3, #1
 8006056:	83fb      	strh	r3, [r7, #30]
 8006058:	7dfb      	ldrb	r3, [r7, #23]
 800605a:	b29b      	uxth	r3, r3
 800605c:	8bfa      	ldrh	r2, [r7, #30]
 800605e:	429a      	cmp	r2, r3
 8006060:	d9f1      	bls.n	8006046 <CO_OD_configure+0x7e>
        if((flags != NULL) && (flagsSize != 0U) && (flagsSize == maxSubIndex)){
 8006062:	e003      	b.n	800606c <CO_OD_configure+0xa4>
            }
        }
        else{
            ext->flags = NULL;
 8006064:	69bb      	ldr	r3, [r7, #24]
 8006066:	2200      	movs	r2, #0
 8006068:	609a      	str	r2, [r3, #8]
        }
    }
}
 800606a:	e7ff      	b.n	800606c <CO_OD_configure+0xa4>
 800606c:	bf00      	nop
 800606e:	3720      	adds	r7, #32
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}

08006074 <CO_OD_find>:


/******************************************************************************/
uint16_t CO_OD_find(CO_SDO_t *SDO, uint16_t index){
 8006074:	b480      	push	{r7}
 8006076:	b087      	sub	sp, #28
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	460b      	mov	r3, r1
 800607e:	807b      	strh	r3, [r7, #2]
    /* Fast search in ordered Object Dictionary. If indexes are mixed, this won't work. */
    /* If Object Dictionary has up to 2^N entries, then N is max number of loop passes. */
    uint16_t cur, min, max;
    const CO_OD_entry_t* object;

    min = 0U;
 8006080:	2300      	movs	r3, #0
 8006082:	82fb      	strh	r3, [r7, #22]
    max = SDO->ODSize - 1U;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8006088:	3b01      	subs	r3, #1
 800608a:	82bb      	strh	r3, [r7, #20]
    while(min < max){
 800608c:	e027      	b.n	80060de <CO_OD_find+0x6a>
        cur = (min + max) / 2;
 800608e:	8afa      	ldrh	r2, [r7, #22]
 8006090:	8abb      	ldrh	r3, [r7, #20]
 8006092:	4413      	add	r3, r2
 8006094:	0fda      	lsrs	r2, r3, #31
 8006096:	4413      	add	r3, r2
 8006098:	105b      	asrs	r3, r3, #1
 800609a:	81fb      	strh	r3, [r7, #14]
        object = &SDO->OD[cur];
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80060a0:	89fa      	ldrh	r2, [r7, #14]
 80060a2:	4613      	mov	r3, r2
 80060a4:	005b      	lsls	r3, r3, #1
 80060a6:	4413      	add	r3, r2
 80060a8:	009b      	lsls	r3, r3, #2
 80060aa:	440b      	add	r3, r1
 80060ac:	613b      	str	r3, [r7, #16]
        /* Is object matched */
        if(index == object->index){
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	881b      	ldrh	r3, [r3, #0]
 80060b2:	887a      	ldrh	r2, [r7, #2]
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d101      	bne.n	80060bc <CO_OD_find+0x48>
            return cur;
 80060b8:	89fb      	ldrh	r3, [r7, #14]
 80060ba:	e02a      	b.n	8006112 <CO_OD_find+0x9e>
        }
        if(index < object->index){
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	881b      	ldrh	r3, [r3, #0]
 80060c0:	887a      	ldrh	r2, [r7, #2]
 80060c2:	429a      	cmp	r2, r3
 80060c4:	d208      	bcs.n	80060d8 <CO_OD_find+0x64>
            max = cur;
 80060c6:	89fb      	ldrh	r3, [r7, #14]
 80060c8:	82bb      	strh	r3, [r7, #20]
            if(max) max--;
 80060ca:	8abb      	ldrh	r3, [r7, #20]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d006      	beq.n	80060de <CO_OD_find+0x6a>
 80060d0:	8abb      	ldrh	r3, [r7, #20]
 80060d2:	3b01      	subs	r3, #1
 80060d4:	82bb      	strh	r3, [r7, #20]
 80060d6:	e002      	b.n	80060de <CO_OD_find+0x6a>
        }
        else
            min = cur + 1U;
 80060d8:	89fb      	ldrh	r3, [r7, #14]
 80060da:	3301      	adds	r3, #1
 80060dc:	82fb      	strh	r3, [r7, #22]
    while(min < max){
 80060de:	8afa      	ldrh	r2, [r7, #22]
 80060e0:	8abb      	ldrh	r3, [r7, #20]
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d3d3      	bcc.n	800608e <CO_OD_find+0x1a>
    }

    if(min == max){
 80060e6:	8afa      	ldrh	r2, [r7, #22]
 80060e8:	8abb      	ldrh	r3, [r7, #20]
 80060ea:	429a      	cmp	r2, r3
 80060ec:	d10f      	bne.n	800610e <CO_OD_find+0x9a>
        object = &SDO->OD[min];
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80060f2:	8afa      	ldrh	r2, [r7, #22]
 80060f4:	4613      	mov	r3, r2
 80060f6:	005b      	lsls	r3, r3, #1
 80060f8:	4413      	add	r3, r2
 80060fa:	009b      	lsls	r3, r3, #2
 80060fc:	440b      	add	r3, r1
 80060fe:	613b      	str	r3, [r7, #16]
        /* Is object matched */
        if(index == object->index){
 8006100:	693b      	ldr	r3, [r7, #16]
 8006102:	881b      	ldrh	r3, [r3, #0]
 8006104:	887a      	ldrh	r2, [r7, #2]
 8006106:	429a      	cmp	r2, r3
 8006108:	d101      	bne.n	800610e <CO_OD_find+0x9a>
            return min;
 800610a:	8afb      	ldrh	r3, [r7, #22]
 800610c:	e001      	b.n	8006112 <CO_OD_find+0x9e>
        }
    }

    return 0xFFFFU;  /* object does not exist in OD */
 800610e:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8006112:	4618      	mov	r0, r3
 8006114:	371c      	adds	r7, #28
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr

0800611e <CO_OD_getLength>:


/******************************************************************************/
uint16_t CO_OD_getLength(CO_SDO_t *SDO, uint16_t entryNo, uint8_t subIndex){
 800611e:	b480      	push	{r7}
 8006120:	b085      	sub	sp, #20
 8006122:	af00      	add	r7, sp, #0
 8006124:	6078      	str	r0, [r7, #4]
 8006126:	460b      	mov	r3, r1
 8006128:	807b      	strh	r3, [r7, #2]
 800612a:	4613      	mov	r3, r2
 800612c:	707b      	strb	r3, [r7, #1]
    const CO_OD_entry_t* object = &SDO->OD[entryNo];
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006132:	887a      	ldrh	r2, [r7, #2]
 8006134:	4613      	mov	r3, r2
 8006136:	005b      	lsls	r3, r3, #1
 8006138:	4413      	add	r3, r2
 800613a:	009b      	lsls	r3, r3, #2
 800613c:	440b      	add	r3, r1
 800613e:	60fb      	str	r3, [r7, #12]

    if(entryNo == 0xFFFFU){
 8006140:	887b      	ldrh	r3, [r7, #2]
 8006142:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006146:	4293      	cmp	r3, r2
 8006148:	d101      	bne.n	800614e <CO_OD_getLength+0x30>
        return 0U;
 800614a:	2300      	movs	r3, #0
 800614c:	e02e      	b.n	80061ac <CO_OD_getLength+0x8e>
    }

    if(object->maxSubIndex == 0U){    /* Object type is Var */
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	789b      	ldrb	r3, [r3, #2]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d108      	bne.n	8006168 <CO_OD_getLength+0x4a>
        if(object->pData == 0){ /* data type is domain */
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d101      	bne.n	8006162 <CO_OD_getLength+0x44>
            return CO_SDO_BUFFER_SIZE;
 800615e:	2320      	movs	r3, #32
 8006160:	e024      	b.n	80061ac <CO_OD_getLength+0x8e>
        }
        else{
            return object->length;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	88db      	ldrh	r3, [r3, #6]
 8006166:	e021      	b.n	80061ac <CO_OD_getLength+0x8e>
        }
    }
    else if(object->attribute != 0U){ /* Object type is Array */
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	889b      	ldrh	r3, [r3, #4]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d00d      	beq.n	800618c <CO_OD_getLength+0x6e>
        if(subIndex == 0U){
 8006170:	787b      	ldrb	r3, [r7, #1]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d101      	bne.n	800617a <CO_OD_getLength+0x5c>
            return 1U;
 8006176:	2301      	movs	r3, #1
 8006178:	e018      	b.n	80061ac <CO_OD_getLength+0x8e>
        }
        else if(object->pData == 0){
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d101      	bne.n	8006186 <CO_OD_getLength+0x68>
            /* data type is domain */
            return CO_SDO_BUFFER_SIZE;
 8006182:	2320      	movs	r3, #32
 8006184:	e012      	b.n	80061ac <CO_OD_getLength+0x8e>
        }
        else{
            return object->length;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	88db      	ldrh	r3, [r3, #6]
 800618a:	e00f      	b.n	80061ac <CO_OD_getLength+0x8e>
        }
    }
    else{                            /* Object type is Record */
        if(((const CO_OD_entryRecord_t*)(object->pData))[subIndex].pData == 0){
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	689a      	ldr	r2, [r3, #8]
 8006190:	787b      	ldrb	r3, [r7, #1]
 8006192:	00db      	lsls	r3, r3, #3
 8006194:	4413      	add	r3, r2
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d101      	bne.n	80061a0 <CO_OD_getLength+0x82>
            /* data type is domain */
            return CO_SDO_BUFFER_SIZE;
 800619c:	2320      	movs	r3, #32
 800619e:	e005      	b.n	80061ac <CO_OD_getLength+0x8e>
        }
        else{
            return ((const CO_OD_entryRecord_t*)(object->pData))[subIndex].length;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	689a      	ldr	r2, [r3, #8]
 80061a4:	787b      	ldrb	r3, [r7, #1]
 80061a6:	00db      	lsls	r3, r3, #3
 80061a8:	4413      	add	r3, r2
 80061aa:	88db      	ldrh	r3, [r3, #6]
        }
    }
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3714      	adds	r7, #20
 80061b0:	46bd      	mov	sp, r7
 80061b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b6:	4770      	bx	lr

080061b8 <CO_OD_getAttribute>:


/******************************************************************************/
uint16_t CO_OD_getAttribute(CO_SDO_t *SDO, uint16_t entryNo, uint8_t subIndex){
 80061b8:	b480      	push	{r7}
 80061ba:	b085      	sub	sp, #20
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
 80061c0:	460b      	mov	r3, r1
 80061c2:	807b      	strh	r3, [r7, #2]
 80061c4:	4613      	mov	r3, r2
 80061c6:	707b      	strb	r3, [r7, #1]
    const CO_OD_entry_t* object = &SDO->OD[entryNo];
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80061cc:	887a      	ldrh	r2, [r7, #2]
 80061ce:	4613      	mov	r3, r2
 80061d0:	005b      	lsls	r3, r3, #1
 80061d2:	4413      	add	r3, r2
 80061d4:	009b      	lsls	r3, r3, #2
 80061d6:	440b      	add	r3, r1
 80061d8:	60bb      	str	r3, [r7, #8]

    if(entryNo == 0xFFFFU){
 80061da:	887b      	ldrh	r3, [r7, #2]
 80061dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d101      	bne.n	80061e8 <CO_OD_getAttribute+0x30>
        return 0U;
 80061e4:	2300      	movs	r3, #0
 80061e6:	e034      	b.n	8006252 <CO_OD_getAttribute+0x9a>
    }

    if(object->maxSubIndex == 0U){   /* Object type is Var */
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	789b      	ldrb	r3, [r3, #2]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d102      	bne.n	80061f6 <CO_OD_getAttribute+0x3e>
        return object->attribute;
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	889b      	ldrh	r3, [r3, #4]
 80061f4:	e02d      	b.n	8006252 <CO_OD_getAttribute+0x9a>
    }
    else if(object->attribute != 0U){/* Object type is Array */
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	889b      	ldrh	r3, [r3, #4]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d023      	beq.n	8006246 <CO_OD_getAttribute+0x8e>
        bool_t exception_1003 = false;
 80061fe:	2300      	movs	r3, #0
 8006200:	73fb      	strb	r3, [r7, #15]
        uint16_t attr = object->attribute;
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	889b      	ldrh	r3, [r3, #4]
 8006206:	81bb      	strh	r3, [r7, #12]

        /* Special exception: Object 1003,00 should be writable */
        if(object->index == 0x1003 && subIndex == 0) {
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	881b      	ldrh	r3, [r3, #0]
 800620c:	f241 0203 	movw	r2, #4099	; 0x1003
 8006210:	4293      	cmp	r3, r2
 8006212:	d108      	bne.n	8006226 <CO_OD_getAttribute+0x6e>
 8006214:	787b      	ldrb	r3, [r7, #1]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d105      	bne.n	8006226 <CO_OD_getAttribute+0x6e>
            exception_1003 = true;
 800621a:	2301      	movs	r3, #1
 800621c:	73fb      	strb	r3, [r7, #15]
            attr |= CO_ODA_WRITEABLE;
 800621e:	89bb      	ldrh	r3, [r7, #12]
 8006220:	f043 0308 	orr.w	r3, r3, #8
 8006224:	81bb      	strh	r3, [r7, #12]
        }

        if(subIndex == 0U  && exception_1003 == false){
 8006226:	787b      	ldrb	r3, [r7, #1]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d10a      	bne.n	8006242 <CO_OD_getAttribute+0x8a>
 800622c:	7bfb      	ldrb	r3, [r7, #15]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d107      	bne.n	8006242 <CO_OD_getAttribute+0x8a>
            /* First subIndex is readonly */
            attr &= ~(CO_ODA_WRITEABLE | CO_ODA_RPDO_MAPABLE);
 8006232:	89bb      	ldrh	r3, [r7, #12]
 8006234:	f023 0318 	bic.w	r3, r3, #24
 8006238:	81bb      	strh	r3, [r7, #12]
            attr |= CO_ODA_READABLE;
 800623a:	89bb      	ldrh	r3, [r7, #12]
 800623c:	f043 0304 	orr.w	r3, r3, #4
 8006240:	81bb      	strh	r3, [r7, #12]
        }
        return attr;
 8006242:	89bb      	ldrh	r3, [r7, #12]
 8006244:	e005      	b.n	8006252 <CO_OD_getAttribute+0x9a>
    }
    else{                            /* Object type is Record */
        return ((const CO_OD_entryRecord_t*)(object->pData))[subIndex].attribute;
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	689a      	ldr	r2, [r3, #8]
 800624a:	787b      	ldrb	r3, [r7, #1]
 800624c:	00db      	lsls	r3, r3, #3
 800624e:	4413      	add	r3, r2
 8006250:	889b      	ldrh	r3, [r3, #4]
    }
}
 8006252:	4618      	mov	r0, r3
 8006254:	3714      	adds	r7, #20
 8006256:	46bd      	mov	sp, r7
 8006258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625c:	4770      	bx	lr

0800625e <CO_OD_getDataPointer>:


/******************************************************************************/
void* CO_OD_getDataPointer(CO_SDO_t *SDO, uint16_t entryNo, uint8_t subIndex){
 800625e:	b480      	push	{r7}
 8006260:	b085      	sub	sp, #20
 8006262:	af00      	add	r7, sp, #0
 8006264:	6078      	str	r0, [r7, #4]
 8006266:	460b      	mov	r3, r1
 8006268:	807b      	strh	r3, [r7, #2]
 800626a:	4613      	mov	r3, r2
 800626c:	707b      	strb	r3, [r7, #1]
    const CO_OD_entry_t* object = &SDO->OD[entryNo];
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006272:	887a      	ldrh	r2, [r7, #2]
 8006274:	4613      	mov	r3, r2
 8006276:	005b      	lsls	r3, r3, #1
 8006278:	4413      	add	r3, r2
 800627a:	009b      	lsls	r3, r3, #2
 800627c:	440b      	add	r3, r1
 800627e:	60fb      	str	r3, [r7, #12]

    if(entryNo == 0xFFFFU){
 8006280:	887b      	ldrh	r3, [r7, #2]
 8006282:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006286:	4293      	cmp	r3, r2
 8006288:	d101      	bne.n	800628e <CO_OD_getDataPointer+0x30>
        return 0;
 800628a:	2300      	movs	r3, #0
 800628c:	e026      	b.n	80062dc <CO_OD_getDataPointer+0x7e>
    }

    if(object->maxSubIndex == 0U){   /* Object type is Var */
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	789b      	ldrb	r3, [r3, #2]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d102      	bne.n	800629c <CO_OD_getDataPointer+0x3e>
        return object->pData;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	e01f      	b.n	80062dc <CO_OD_getDataPointer+0x7e>
    }
    else if(object->attribute != 0U){/* Object type is Array */
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	889b      	ldrh	r3, [r3, #4]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d015      	beq.n	80062d0 <CO_OD_getDataPointer+0x72>
        if(subIndex==0){
 80062a4:	787b      	ldrb	r3, [r7, #1]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d102      	bne.n	80062b0 <CO_OD_getDataPointer+0x52>
            /* this is the data, for the subIndex 0 in the array */
            return (void*) &object->maxSubIndex;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	3302      	adds	r3, #2
 80062ae:	e015      	b.n	80062dc <CO_OD_getDataPointer+0x7e>
        }
        else if(object->pData == 0){
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d101      	bne.n	80062bc <CO_OD_getDataPointer+0x5e>
            /* data type is domain */
            return 0;
 80062b8:	2300      	movs	r3, #0
 80062ba:	e00f      	b.n	80062dc <CO_OD_getDataPointer+0x7e>
        }
        else{
            return (void*)(((int8_t*)object->pData) + ((subIndex-1) * object->length));
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	787a      	ldrb	r2, [r7, #1]
 80062c2:	3a01      	subs	r2, #1
 80062c4:	68f9      	ldr	r1, [r7, #12]
 80062c6:	88c9      	ldrh	r1, [r1, #6]
 80062c8:	fb01 f202 	mul.w	r2, r1, r2
 80062cc:	4413      	add	r3, r2
 80062ce:	e005      	b.n	80062dc <CO_OD_getDataPointer+0x7e>
        }
    }
    else{                            /* Object Type is Record */
        return ((const CO_OD_entryRecord_t*)(object->pData))[subIndex].pData;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	689a      	ldr	r2, [r3, #8]
 80062d4:	787b      	ldrb	r3, [r7, #1]
 80062d6:	00db      	lsls	r3, r3, #3
 80062d8:	4413      	add	r3, r2
 80062da:	681b      	ldr	r3, [r3, #0]
    }
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3714      	adds	r7, #20
 80062e0:	46bd      	mov	sp, r7
 80062e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e6:	4770      	bx	lr

080062e8 <CO_OD_getFlagsPointer>:


/******************************************************************************/
uint8_t* CO_OD_getFlagsPointer(CO_SDO_t *SDO, uint16_t entryNo, uint8_t subIndex){
 80062e8:	b480      	push	{r7}
 80062ea:	b085      	sub	sp, #20
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
 80062f0:	460b      	mov	r3, r1
 80062f2:	807b      	strh	r3, [r7, #2]
 80062f4:	4613      	mov	r3, r2
 80062f6:	707b      	strb	r3, [r7, #1]
    CO_OD_extension_t* ext;

    if((entryNo == 0xFFFFU) || (SDO->ODExtensions == 0)){
 80062f8:	887b      	ldrh	r3, [r7, #2]
 80062fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80062fe:	4293      	cmp	r3, r2
 8006300:	d003      	beq.n	800630a <CO_OD_getFlagsPointer+0x22>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006306:	2b00      	cmp	r3, #0
 8006308:	d101      	bne.n	800630e <CO_OD_getFlagsPointer+0x26>
        return 0;
 800630a:	2300      	movs	r3, #0
 800630c:	e00c      	b.n	8006328 <CO_OD_getFlagsPointer+0x40>
    }

    ext = &SDO->ODExtensions[entryNo];
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006312:	887a      	ldrh	r2, [r7, #2]
 8006314:	4613      	mov	r3, r2
 8006316:	005b      	lsls	r3, r3, #1
 8006318:	4413      	add	r3, r2
 800631a:	009b      	lsls	r3, r3, #2
 800631c:	440b      	add	r3, r1
 800631e:	60fb      	str	r3, [r7, #12]

    return &ext->flags[subIndex];
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	689a      	ldr	r2, [r3, #8]
 8006324:	787b      	ldrb	r3, [r7, #1]
 8006326:	4413      	add	r3, r2
}
 8006328:	4618      	mov	r0, r3
 800632a:	3714      	adds	r7, #20
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr

08006334 <CO_SDO_initTransfer>:


/******************************************************************************/
uint32_t CO_SDO_initTransfer(CO_SDO_t *SDO, uint16_t index, uint8_t subIndex){
 8006334:	b580      	push	{r7, lr}
 8006336:	b084      	sub	sp, #16
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
 800633c:	460b      	mov	r3, r1
 800633e:	807b      	strh	r3, [r7, #2]
 8006340:	4613      	mov	r3, r2
 8006342:	707b      	strb	r3, [r7, #1]

    SDO->ODF_arg.index = index;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	887a      	ldrh	r2, [r7, #2]
 8006348:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    SDO->ODF_arg.subIndex = subIndex;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	787a      	ldrb	r2, [r7, #1]
 8006350:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

    /* find object in Object Dictionary */
    SDO->entryNo = CO_OD_find(SDO, index);
 8006354:	887b      	ldrh	r3, [r7, #2]
 8006356:	4619      	mov	r1, r3
 8006358:	6878      	ldr	r0, [r7, #4]
 800635a:	f7ff fe8b 	bl	8006074 <CO_OD_find>
 800635e:	4603      	mov	r3, r0
 8006360:	461a      	mov	r2, r3
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	875a      	strh	r2, [r3, #58]	; 0x3a
    if(SDO->entryNo == 0xFFFFU){
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800636a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800636e:	4293      	cmp	r3, r2
 8006370:	d101      	bne.n	8006376 <CO_SDO_initTransfer+0x42>
        return CO_SDO_AB_NOT_EXIST ;     /* object does not exist in OD */
 8006372:	4b44      	ldr	r3, [pc, #272]	; (8006484 <CO_SDO_initTransfer+0x150>)
 8006374:	e082      	b.n	800647c <CO_SDO_initTransfer+0x148>
    }

    /* verify existance of subIndex */
    if(subIndex > SDO->OD[SDO->entryNo].maxSubIndex &&
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800637e:	4619      	mov	r1, r3
 8006380:	460b      	mov	r3, r1
 8006382:	005b      	lsls	r3, r3, #1
 8006384:	440b      	add	r3, r1
 8006386:	009b      	lsls	r3, r3, #2
 8006388:	4413      	add	r3, r2
 800638a:	789b      	ldrb	r3, [r3, #2]
 800638c:	787a      	ldrb	r2, [r7, #1]
 800638e:	429a      	cmp	r2, r3
 8006390:	d90e      	bls.n	80063b0 <CO_SDO_initTransfer+0x7c>
            SDO->OD[SDO->entryNo].pData != NULL)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800639a:	4619      	mov	r1, r3
 800639c:	460b      	mov	r3, r1
 800639e:	005b      	lsls	r3, r3, #1
 80063a0:	440b      	add	r3, r1
 80063a2:	009b      	lsls	r3, r3, #2
 80063a4:	4413      	add	r3, r2
 80063a6:	689b      	ldr	r3, [r3, #8]
    if(subIndex > SDO->OD[SDO->entryNo].maxSubIndex &&
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d001      	beq.n	80063b0 <CO_SDO_initTransfer+0x7c>
    {
        return CO_SDO_AB_SUB_UNKNOWN;     /* Sub-index does not exist. */
 80063ac:	4b36      	ldr	r3, [pc, #216]	; (8006488 <CO_SDO_initTransfer+0x154>)
 80063ae:	e065      	b.n	800647c <CO_SDO_initTransfer+0x148>
    }

    /* pointer to data in Object dictionary */
    SDO->ODF_arg.ODdataStorage = CO_OD_getDataPointer(SDO, SDO->entryNo, subIndex);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80063b4:	787a      	ldrb	r2, [r7, #1]
 80063b6:	4619      	mov	r1, r3
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f7ff ff50 	bl	800625e <CO_OD_getDataPointer>
 80063be:	4602      	mov	r2, r0
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	645a      	str	r2, [r3, #68]	; 0x44

    /* fill ODF_arg */
    SDO->ODF_arg.object = NULL;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2200      	movs	r2, #0
 80063c8:	63da      	str	r2, [r3, #60]	; 0x3c
    if(SDO->ODExtensions){
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d00e      	beq.n	80063f0 <CO_SDO_initTransfer+0xbc>
        CO_OD_extension_t *ext = &SDO->ODExtensions[SDO->entryNo];
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80063da:	4619      	mov	r1, r3
 80063dc:	460b      	mov	r3, r1
 80063de:	005b      	lsls	r3, r3, #1
 80063e0:	440b      	add	r3, r1
 80063e2:	009b      	lsls	r3, r3, #2
 80063e4:	4413      	add	r3, r2
 80063e6:	60fb      	str	r3, [r7, #12]
        SDO->ODF_arg.object = ext->object;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	685a      	ldr	r2, [r3, #4]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    SDO->ODF_arg.data = SDO->databuffer;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	f103 0208 	add.w	r2, r3, #8
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	641a      	str	r2, [r3, #64]	; 0x40
    SDO->ODF_arg.dataLength = CO_OD_getLength(SDO, SDO->entryNo, subIndex);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80063fe:	787a      	ldrb	r2, [r7, #1]
 8006400:	4619      	mov	r1, r3
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f7ff fe8b 	bl	800611e <CO_OD_getLength>
 8006408:	4603      	mov	r3, r0
 800640a:	461a      	mov	r2, r3
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    SDO->ODF_arg.attribute = CO_OD_getAttribute(SDO, SDO->entryNo, subIndex);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006416:	787a      	ldrb	r2, [r7, #1]
 8006418:	4619      	mov	r1, r3
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f7ff fecc 	bl	80061b8 <CO_OD_getAttribute>
 8006420:	4603      	mov	r3, r0
 8006422:	461a      	mov	r2, r3
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
    SDO->ODF_arg.pFlags = CO_OD_getFlagsPointer(SDO, SDO->entryNo, subIndex);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800642e:	787a      	ldrb	r2, [r7, #1]
 8006430:	4619      	mov	r1, r3
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	f7ff ff58 	bl	80062e8 <CO_OD_getFlagsPointer>
 8006438:	4602      	mov	r2, r0
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	64da      	str	r2, [r3, #76]	; 0x4c

    SDO->ODF_arg.firstSegment = true;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2201      	movs	r2, #1
 8006442:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
    SDO->ODF_arg.lastSegment = true;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2201      	movs	r2, #1
 800644a:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

    /* indicate total data length, if not domain */
    SDO->ODF_arg.dataLengthTotal = (SDO->ODF_arg.ODdataStorage) ? SDO->ODF_arg.dataLength : 0U;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006452:	2b00      	cmp	r3, #0
 8006454:	d004      	beq.n	8006460 <CO_SDO_initTransfer+0x12c>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800645c:	461a      	mov	r2, r3
 800645e:	e000      	b.n	8006462 <CO_SDO_initTransfer+0x12e>
 8006460:	2200      	movs	r2, #0
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	659a      	str	r2, [r3, #88]	; 0x58

    SDO->ODF_arg.offset = 0U;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2200      	movs	r2, #0
 800646a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* verify length */
    if(SDO->ODF_arg.dataLength > CO_SDO_BUFFER_SIZE){
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006472:	2b20      	cmp	r3, #32
 8006474:	d901      	bls.n	800647a <CO_SDO_initTransfer+0x146>
        return CO_SDO_AB_DEVICE_INCOMPAT;     /* general internal incompatibility in the device */
 8006476:	4b05      	ldr	r3, [pc, #20]	; (800648c <CO_SDO_initTransfer+0x158>)
 8006478:	e000      	b.n	800647c <CO_SDO_initTransfer+0x148>
    }

    return 0U;
 800647a:	2300      	movs	r3, #0
}
 800647c:	4618      	mov	r0, r3
 800647e:	3710      	adds	r7, #16
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}
 8006484:	06020000 	.word	0x06020000
 8006488:	06090011 	.word	0x06090011
 800648c:	06040047 	.word	0x06040047

08006490 <CO_SDO_readOD>:


/******************************************************************************/
uint32_t CO_SDO_readOD(CO_SDO_t *SDO, uint16_t SDOBufferSize){
 8006490:	b580      	push	{r7, lr}
 8006492:	b08a      	sub	sp, #40	; 0x28
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
 8006498:	460b      	mov	r3, r1
 800649a:	807b      	strh	r3, [r7, #2]
    uint8_t *SDObuffer = SDO->ODF_arg.data;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a0:	627b      	str	r3, [r7, #36]	; 0x24
    uint8_t *ODdata = (uint8_t*)SDO->ODF_arg.ODdataStorage;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064a6:	623b      	str	r3, [r7, #32]
    uint16_t length = SDO->ODF_arg.dataLength;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80064ae:	83fb      	strh	r3, [r7, #30]
    CO_OD_extension_t *ext = 0;
 80064b0:	2300      	movs	r3, #0
 80064b2:	61bb      	str	r3, [r7, #24]

    /* is object readable? */
    if((SDO->ODF_arg.attribute & CO_ODA_READABLE) == 0)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80064ba:	f003 0304 	and.w	r3, r3, #4
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d101      	bne.n	80064c6 <CO_SDO_readOD+0x36>
        return CO_SDO_AB_WRITEONLY;     /* attempt to read a write-only object */
 80064c2:	4b33      	ldr	r3, [pc, #204]	; (8006590 <CO_SDO_readOD+0x100>)
 80064c4:	e060      	b.n	8006588 <CO_SDO_readOD+0xf8>

    /* find extension */
    if(SDO->ODExtensions != NULL){
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d00a      	beq.n	80064e4 <CO_SDO_readOD+0x54>
        ext = &SDO->ODExtensions[SDO->entryNo];
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80064d6:	4619      	mov	r1, r3
 80064d8:	460b      	mov	r3, r1
 80064da:	005b      	lsls	r3, r3, #1
 80064dc:	440b      	add	r3, r1
 80064de:	009b      	lsls	r3, r3, #2
 80064e0:	4413      	add	r3, r2
 80064e2:	61bb      	str	r3, [r7, #24]
    }

    /* copy data from OD to SDO buffer if not domain */
    if(ODdata != NULL){
 80064e4:	6a3b      	ldr	r3, [r7, #32]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d01a      	beq.n	8006520 <CO_SDO_readOD+0x90>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064ea:	f3ef 8310 	mrs	r3, PRIMASK
 80064ee:	60fb      	str	r3, [r7, #12]
  return(result);
 80064f0:	68fb      	ldr	r3, [r7, #12]
        CO_LOCK_OD();
 80064f2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80064f4:	b672      	cpsid	i
}
 80064f6:	bf00      	nop
        while(length--) *(SDObuffer++) = *(ODdata++);
 80064f8:	e007      	b.n	800650a <CO_SDO_readOD+0x7a>
 80064fa:	6a3a      	ldr	r2, [r7, #32]
 80064fc:	1c53      	adds	r3, r2, #1
 80064fe:	623b      	str	r3, [r7, #32]
 8006500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006502:	1c59      	adds	r1, r3, #1
 8006504:	6279      	str	r1, [r7, #36]	; 0x24
 8006506:	7812      	ldrb	r2, [r2, #0]
 8006508:	701a      	strb	r2, [r3, #0]
 800650a:	8bfb      	ldrh	r3, [r7, #30]
 800650c:	1e5a      	subs	r2, r3, #1
 800650e:	83fa      	strh	r2, [r7, #30]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d1f2      	bne.n	80064fa <CO_SDO_readOD+0x6a>
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	f383 8810 	msr	PRIMASK, r3
}
 800651e:	e005      	b.n	800652c <CO_SDO_readOD+0x9c>
        CO_UNLOCK_OD();
    }
    /* if domain, Object dictionary function MUST exist */
    else{
        if(ext->pODFunc == NULL){
 8006520:	69bb      	ldr	r3, [r7, #24]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d101      	bne.n	800652c <CO_SDO_readOD+0x9c>
            return CO_SDO_AB_DEVICE_INCOMPAT;     /* general internal incompatibility in the device */
 8006528:	4b1a      	ldr	r3, [pc, #104]	; (8006594 <CO_SDO_readOD+0x104>)
 800652a:	e02d      	b.n	8006588 <CO_SDO_readOD+0xf8>
        }
    }

    /* call Object dictionary function if registered */
    SDO->ODF_arg.reading = true;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2201      	movs	r2, #1
 8006530:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
    if(ext->pODFunc != NULL){
 8006534:	69bb      	ldr	r3, [r7, #24]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d018      	beq.n	800656e <CO_SDO_readOD+0xde>
        uint32_t abortCode = ext->pODFunc(&SDO->ODF_arg);
 800653c:	69bb      	ldr	r3, [r7, #24]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	687a      	ldr	r2, [r7, #4]
 8006542:	323c      	adds	r2, #60	; 0x3c
 8006544:	4610      	mov	r0, r2
 8006546:	4798      	blx	r3
 8006548:	6138      	str	r0, [r7, #16]
        if(abortCode != 0U){
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d001      	beq.n	8006554 <CO_SDO_readOD+0xc4>
            return abortCode;
 8006550:	693b      	ldr	r3, [r7, #16]
 8006552:	e019      	b.n	8006588 <CO_SDO_readOD+0xf8>
        }

        /* dataLength (upadted by pODFunc) must be inside limits */
        if((SDO->ODF_arg.dataLength == 0U) || (SDO->ODF_arg.dataLength > SDOBufferSize)){
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800655a:	2b00      	cmp	r3, #0
 800655c:	d005      	beq.n	800656a <CO_SDO_readOD+0xda>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006564:	887a      	ldrh	r2, [r7, #2]
 8006566:	429a      	cmp	r2, r3
 8006568:	d201      	bcs.n	800656e <CO_SDO_readOD+0xde>
            return CO_SDO_AB_DEVICE_INCOMPAT;     /* general internal incompatibility in the device */
 800656a:	4b0a      	ldr	r3, [pc, #40]	; (8006594 <CO_SDO_readOD+0x104>)
 800656c:	e00c      	b.n	8006588 <CO_SDO_readOD+0xf8>
        }
    }
    SDO->ODF_arg.offset += SDO->ODF_arg.dataLength;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006572:	687a      	ldr	r2, [r7, #4]
 8006574:	f8b2 2048 	ldrh.w	r2, [r2, #72]	; 0x48
 8006578:	441a      	add	r2, r3
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	65da      	str	r2, [r3, #92]	; 0x5c
    SDO->ODF_arg.firstSegment = false;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            *(buf2--) = b;
        }
    }
#endif

    return 0U;
 8006586:	2300      	movs	r3, #0
}
 8006588:	4618      	mov	r0, r3
 800658a:	3728      	adds	r7, #40	; 0x28
 800658c:	46bd      	mov	sp, r7
 800658e:	bd80      	pop	{r7, pc}
 8006590:	06010001 	.word	0x06010001
 8006594:	06040047 	.word	0x06040047

08006598 <CO_SDO_writeOD>:


/******************************************************************************/
uint32_t CO_SDO_writeOD(CO_SDO_t *SDO, uint16_t length){
 8006598:	b580      	push	{r7, lr}
 800659a:	b08a      	sub	sp, #40	; 0x28
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
 80065a0:	460b      	mov	r3, r1
 80065a2:	807b      	strh	r3, [r7, #2]
    uint8_t *SDObuffer = SDO->ODF_arg.data;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065a8:	627b      	str	r3, [r7, #36]	; 0x24
    uint8_t *ODdata = (uint8_t*)SDO->ODF_arg.ODdataStorage;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065ae:	623b      	str	r3, [r7, #32]
    bool_t exception_1003 = false;
 80065b0:	2300      	movs	r3, #0
 80065b2:	77fb      	strb	r3, [r7, #31]

    /* is object writeable? */
    if((SDO->ODF_arg.attribute & CO_ODA_WRITEABLE) == 0){
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80065ba:	f003 0308 	and.w	r3, r3, #8
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d101      	bne.n	80065c6 <CO_SDO_writeOD+0x2e>
        return CO_SDO_AB_READONLY;     /* attempt to write a read-only object */
 80065c2:	4b3a      	ldr	r3, [pc, #232]	; (80066ac <CO_SDO_writeOD+0x114>)
 80065c4:	e06e      	b.n	80066a4 <CO_SDO_writeOD+0x10c>
    }

    /* length of domain data is application specific and not verified */
    if(ODdata == 0){
 80065c6:	6a3b      	ldr	r3, [r7, #32]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d104      	bne.n	80065d6 <CO_SDO_writeOD+0x3e>
        SDO->ODF_arg.dataLength = length;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	887a      	ldrh	r2, [r7, #2]
 80065d0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80065d4:	e007      	b.n	80065e6 <CO_SDO_writeOD+0x4e>
    }

    /* verify length except for domain data type */
    else if(SDO->ODF_arg.dataLength != length){
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80065dc:	887a      	ldrh	r2, [r7, #2]
 80065de:	429a      	cmp	r2, r3
 80065e0:	d001      	beq.n	80065e6 <CO_SDO_writeOD+0x4e>
        return CO_SDO_AB_TYPE_MISMATCH;     /* Length of service parameter does not match */
 80065e2:	4b33      	ldr	r3, [pc, #204]	; (80066b0 <CO_SDO_writeOD+0x118>)
 80065e4:	e05e      	b.n	80066a4 <CO_SDO_writeOD+0x10c>
        }
    }
#endif

    /* call Object dictionary function if registered */
    SDO->ODF_arg.reading = false;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
    if(SDO->ODExtensions != NULL){
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d01a      	beq.n	800662c <CO_SDO_writeOD+0x94>
        CO_OD_extension_t *ext = &SDO->ODExtensions[SDO->entryNo];
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80065fe:	4619      	mov	r1, r3
 8006600:	460b      	mov	r3, r1
 8006602:	005b      	lsls	r3, r3, #1
 8006604:	440b      	add	r3, r1
 8006606:	009b      	lsls	r3, r3, #2
 8006608:	4413      	add	r3, r2
 800660a:	61bb      	str	r3, [r7, #24]

        if(ext->pODFunc != NULL){
 800660c:	69bb      	ldr	r3, [r7, #24]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d00b      	beq.n	800662c <CO_SDO_writeOD+0x94>
            uint32_t abortCode = ext->pODFunc(&SDO->ODF_arg);
 8006614:	69bb      	ldr	r3, [r7, #24]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	687a      	ldr	r2, [r7, #4]
 800661a:	323c      	adds	r2, #60	; 0x3c
 800661c:	4610      	mov	r0, r2
 800661e:	4798      	blx	r3
 8006620:	6178      	str	r0, [r7, #20]
            if(abortCode != 0U){
 8006622:	697b      	ldr	r3, [r7, #20]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d001      	beq.n	800662c <CO_SDO_writeOD+0x94>
                return abortCode;
 8006628:	697b      	ldr	r3, [r7, #20]
 800662a:	e03b      	b.n	80066a4 <CO_SDO_writeOD+0x10c>
            }
        }
    }
    SDO->ODF_arg.offset += SDO->ODF_arg.dataLength;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006630:	687a      	ldr	r2, [r7, #4]
 8006632:	f8b2 2048 	ldrh.w	r2, [r2, #72]	; 0x48
 8006636:	441a      	add	r2, r3
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	65da      	str	r2, [r3, #92]	; 0x5c
    SDO->ODF_arg.firstSegment = false;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2200      	movs	r2, #0
 8006640:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Special exception: 1003,00 is writable from network, but not in OD  */
    if(SDO->ODF_arg.index == 0x1003 && SDO->ODF_arg.subIndex == 0) {
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800664a:	f241 0203 	movw	r2, #4099	; 0x1003
 800664e:	4293      	cmp	r3, r2
 8006650:	d106      	bne.n	8006660 <CO_SDO_writeOD+0xc8>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8006658:	2b00      	cmp	r3, #0
 800665a:	d101      	bne.n	8006660 <CO_SDO_writeOD+0xc8>
        exception_1003 = true;
 800665c:	2301      	movs	r3, #1
 800665e:	77fb      	strb	r3, [r7, #31]
    }

    /* copy data from SDO buffer to OD if not domain */
    if(ODdata != NULL && exception_1003 == false){
 8006660:	6a3b      	ldr	r3, [r7, #32]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d01d      	beq.n	80066a2 <CO_SDO_writeOD+0x10a>
 8006666:	7ffb      	ldrb	r3, [r7, #31]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d11a      	bne.n	80066a2 <CO_SDO_writeOD+0x10a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800666c:	f3ef 8310 	mrs	r3, PRIMASK
 8006670:	60fb      	str	r3, [r7, #12]
  return(result);
 8006672:	68fb      	ldr	r3, [r7, #12]
        CO_LOCK_OD();
 8006674:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8006676:	b672      	cpsid	i
}
 8006678:	bf00      	nop
        while(length--){
 800667a:	e007      	b.n	800668c <CO_SDO_writeOD+0xf4>
            *(ODdata++) = *(SDObuffer++);
 800667c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800667e:	1c53      	adds	r3, r2, #1
 8006680:	627b      	str	r3, [r7, #36]	; 0x24
 8006682:	6a3b      	ldr	r3, [r7, #32]
 8006684:	1c59      	adds	r1, r3, #1
 8006686:	6239      	str	r1, [r7, #32]
 8006688:	7812      	ldrb	r2, [r2, #0]
 800668a:	701a      	strb	r2, [r3, #0]
        while(length--){
 800668c:	887b      	ldrh	r3, [r7, #2]
 800668e:	1e5a      	subs	r2, r3, #1
 8006690:	807a      	strh	r2, [r7, #2]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d1f2      	bne.n	800667c <CO_SDO_writeOD+0xe4>
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	f383 8810 	msr	PRIMASK, r3
}
 80066a0:	bf00      	nop
        }
        CO_UNLOCK_OD();
    }

    return 0;
 80066a2:	2300      	movs	r3, #0
}
 80066a4:	4618      	mov	r0, r3
 80066a6:	3728      	adds	r7, #40	; 0x28
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bd80      	pop	{r7, pc}
 80066ac:	06010002 	.word	0x06010002
 80066b0:	06070010 	.word	0x06070010

080066b4 <CO_SDO_abort>:


/******************************************************************************/
static void CO_SDO_abort(CO_SDO_t *SDO, uint32_t code){
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b082      	sub	sp, #8
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
 80066bc:	6039      	str	r1, [r7, #0]
    SDO->CANtxBuff->data[0] = 0x80;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80066c2:	2280      	movs	r2, #128	; 0x80
 80066c4:	715a      	strb	r2, [r3, #5]
    SDO->CANtxBuff->data[1] = SDO->ODF_arg.index & 0xFF;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80066d0:	b2d2      	uxtb	r2, r2
 80066d2:	719a      	strb	r2, [r3, #6]
    SDO->CANtxBuff->data[2] = (SDO->ODF_arg.index>>8) & 0xFF;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80066da:	0a1b      	lsrs	r3, r3, #8
 80066dc:	b29a      	uxth	r2, r3
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80066e2:	b2d2      	uxtb	r2, r2
 80066e4:	71da      	strb	r2, [r3, #7]
    SDO->CANtxBuff->data[3] = SDO->ODF_arg.subIndex;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80066ea:	687a      	ldr	r2, [r7, #4]
 80066ec:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 80066f0:	721a      	strb	r2, [r3, #8]
    CO_memcpySwap4(&SDO->CANtxBuff->data[4], &code);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80066f6:	3309      	adds	r3, #9
 80066f8:	463a      	mov	r2, r7
 80066fa:	4611      	mov	r1, r2
 80066fc:	4618      	mov	r0, r3
 80066fe:	f7ff faac 	bl	8005c5a <CO_memcpySwap4>
    SDO->state = CO_SDO_ST_IDLE;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2200      	movs	r2, #0
 8006706:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    SDO->CANrxNew = false;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2200      	movs	r2, #0
 800670e:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
    CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800671a:	4619      	mov	r1, r3
 800671c:	4610      	mov	r0, r2
 800671e:	f001 fd87 	bl	8008230 <CO_CANsend>
}
 8006722:	bf00      	nop
 8006724:	3708      	adds	r7, #8
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}
	...

0800672c <CO_SDO_process>:
        CO_SDO_t               *SDO,
        bool_t                  NMTisPreOrOperational,
        uint16_t                timeDifference_ms,
        uint16_t                SDOtimeoutTime,
        uint16_t               *timerNext_ms)
{
 800672c:	b590      	push	{r4, r7, lr}
 800672e:	b093      	sub	sp, #76	; 0x4c
 8006730:	af00      	add	r7, sp, #0
 8006732:	60f8      	str	r0, [r7, #12]
 8006734:	4608      	mov	r0, r1
 8006736:	4611      	mov	r1, r2
 8006738:	461a      	mov	r2, r3
 800673a:	4603      	mov	r3, r0
 800673c:	72fb      	strb	r3, [r7, #11]
 800673e:	460b      	mov	r3, r1
 8006740:	813b      	strh	r3, [r7, #8]
 8006742:	4613      	mov	r3, r2
 8006744:	80fb      	strh	r3, [r7, #6]
    CO_SDO_state_t state = CO_SDO_ST_IDLE;
 8006746:	2300      	movs	r3, #0
 8006748:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    bool_t timeoutSubblockDownolad = false;
 800674c:	2300      	movs	r3, #0
 800674e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    bool_t sendResponse = false;
 8006752:	2300      	movs	r3, #0
 8006754:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45

    /* return if idle */
    if((SDO->state == CO_SDO_ST_IDLE) && (!SDO->CANrxNew)){
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800675e:	2b00      	cmp	r3, #0
 8006760:	d107      	bne.n	8006772 <CO_SDO_process+0x46>
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8006768:	2b00      	cmp	r3, #0
 800676a:	d102      	bne.n	8006772 <CO_SDO_process+0x46>
        return 0;
 800676c:	2300      	movs	r3, #0
 800676e:	f001 b83e 	b.w	80077ee <CO_SDO_process+0x10c2>
    }

    /* SDO is allowed to work only in operational or pre-operational NMT state */
    if(!NMTisPreOrOperational){
 8006772:	7afb      	ldrb	r3, [r7, #11]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d10a      	bne.n	800678e <CO_SDO_process+0x62>
        SDO->state = CO_SDO_ST_IDLE;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2200      	movs	r2, #0
 800677c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
        SDO->CANrxNew = false;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2200      	movs	r2, #0
 8006784:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
        return 0;
 8006788:	2300      	movs	r3, #0
 800678a:	f001 b830 	b.w	80077ee <CO_SDO_process+0x10c2>
    }

    /* Is something new to process? */
    if((!SDO->CANtxBuff->bufferFull) && ((SDO->CANrxNew) || (SDO->state == CO_SDO_ST_UPLOAD_BL_SUBBLOCK))){
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006792:	7b5b      	ldrb	r3, [r3, #13]
 8006794:	b2db      	uxtb	r3, r3
 8006796:	2b00      	cmp	r3, #0
 8006798:	f040 80d6 	bne.w	8006948 <CO_SDO_process+0x21c>
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d105      	bne.n	80067b2 <CO_SDO_process+0x86>
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80067ac:	2b26      	cmp	r3, #38	; 0x26
 80067ae:	f040 80cb 	bne.w	8006948 <CO_SDO_process+0x21c>
        uint8_t CCS = SDO->CANrxData[0] >> 5;   /* Client command specifier */
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	781b      	ldrb	r3, [r3, #0]
 80067b6:	095b      	lsrs	r3, r3, #5
 80067b8:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

        /* reset timeout */
        if(SDO->state != CO_SDO_ST_UPLOAD_BL_SUBBLOCK)
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80067c2:	2b26      	cmp	r3, #38	; 0x26
 80067c4:	d003      	beq.n	80067ce <CO_SDO_process+0xa2>
            SDO->timeoutTimer = 0;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2200      	movs	r2, #0
 80067ca:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

        /* clear response buffer */
        SDO->CANtxBuff->data[0] = SDO->CANtxBuff->data[1] = SDO->CANtxBuff->data[2] = SDO->CANtxBuff->data[3] = 0;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80067d2:	2200      	movs	r2, #0
 80067d4:	721a      	strb	r2, [r3, #8]
 80067d6:	68fa      	ldr	r2, [r7, #12]
 80067d8:	6f92      	ldr	r2, [r2, #120]	; 0x78
 80067da:	7a1b      	ldrb	r3, [r3, #8]
 80067dc:	71d3      	strb	r3, [r2, #7]
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80067e2:	79d2      	ldrb	r2, [r2, #7]
 80067e4:	719a      	strb	r2, [r3, #6]
 80067e6:	68fa      	ldr	r2, [r7, #12]
 80067e8:	6f92      	ldr	r2, [r2, #120]	; 0x78
 80067ea:	799b      	ldrb	r3, [r3, #6]
 80067ec:	7153      	strb	r3, [r2, #5]
        SDO->CANtxBuff->data[4] = SDO->CANtxBuff->data[5] = SDO->CANtxBuff->data[6] = SDO->CANtxBuff->data[7] = 0;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80067f2:	2200      	movs	r2, #0
 80067f4:	731a      	strb	r2, [r3, #12]
 80067f6:	68fa      	ldr	r2, [r7, #12]
 80067f8:	6f92      	ldr	r2, [r2, #120]	; 0x78
 80067fa:	7b1b      	ldrb	r3, [r3, #12]
 80067fc:	72d3      	strb	r3, [r2, #11]
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006802:	7ad2      	ldrb	r2, [r2, #11]
 8006804:	729a      	strb	r2, [r3, #10]
 8006806:	68fa      	ldr	r2, [r7, #12]
 8006808:	6f92      	ldr	r2, [r2, #120]	; 0x78
 800680a:	7a9b      	ldrb	r3, [r3, #10]
 800680c:	7253      	strb	r3, [r2, #9]

        /* Is abort from client? */
        if((SDO->CANrxNew) && (SDO->CANrxData[0] == CCS_ABORT)){
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8006814:	2b00      	cmp	r3, #0
 8006816:	d00f      	beq.n	8006838 <CO_SDO_process+0x10c>
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	781b      	ldrb	r3, [r3, #0]
 800681c:	2b80      	cmp	r3, #128	; 0x80
 800681e:	d10b      	bne.n	8006838 <CO_SDO_process+0x10c>
            SDO->state = CO_SDO_ST_IDLE;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	2200      	movs	r2, #0
 8006824:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            SDO->CANrxNew = false;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	2200      	movs	r2, #0
 800682c:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
            return -1;
 8006830:	f04f 33ff 	mov.w	r3, #4294967295
 8006834:	f000 bfdb 	b.w	80077ee <CO_SDO_process+0x10c2>
        }

        /* continue with previous SDO communication or start new */
        if(SDO->state != CO_SDO_ST_IDLE){
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800683e:	2b00      	cmp	r3, #0
 8006840:	d005      	beq.n	800684e <CO_SDO_process+0x122>
            state = SDO->state;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8006848:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800684c:	e07c      	b.n	8006948 <CO_SDO_process+0x21c>
        else{
            uint32_t abortCode;
            uint16_t index;

            /* Is client command specifier valid */
            if((CCS != CCS_DOWNLOAD_INITIATE) && (CCS != CCS_UPLOAD_INITIATE) &&
 800684e:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8006852:	2b01      	cmp	r3, #1
 8006854:	d013      	beq.n	800687e <CO_SDO_process+0x152>
 8006856:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800685a:	2b02      	cmp	r3, #2
 800685c:	d00f      	beq.n	800687e <CO_SDO_process+0x152>
 800685e:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8006862:	2b06      	cmp	r3, #6
 8006864:	d00b      	beq.n	800687e <CO_SDO_process+0x152>
                (CCS != CCS_DOWNLOAD_BLOCK) && (CCS != CCS_UPLOAD_BLOCK)){
 8006866:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800686a:	2b05      	cmp	r3, #5
 800686c:	d007      	beq.n	800687e <CO_SDO_process+0x152>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 800686e:	49b3      	ldr	r1, [pc, #716]	; (8006b3c <CO_SDO_process+0x410>)
 8006870:	68f8      	ldr	r0, [r7, #12]
 8006872:	f7ff ff1f 	bl	80066b4 <CO_SDO_abort>
                return -1;
 8006876:	f04f 33ff 	mov.w	r3, #4294967295
 800687a:	f000 bfb8 	b.w	80077ee <CO_SDO_process+0x10c2>
            }

            /* init ODF_arg */
            index = SDO->CANrxData[2];
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	789b      	ldrb	r3, [r3, #2]
 8006882:	877b      	strh	r3, [r7, #58]	; 0x3a
            index = index << 8 | SDO->CANrxData[1];
 8006884:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8006886:	021b      	lsls	r3, r3, #8
 8006888:	b21a      	sxth	r2, r3
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	785b      	ldrb	r3, [r3, #1]
 800688e:	b21b      	sxth	r3, r3
 8006890:	4313      	orrs	r3, r2
 8006892:	b21b      	sxth	r3, r3
 8006894:	877b      	strh	r3, [r7, #58]	; 0x3a
            abortCode = CO_SDO_initTransfer(SDO, index, SDO->CANrxData[3]);
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	78da      	ldrb	r2, [r3, #3]
 800689a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800689c:	4619      	mov	r1, r3
 800689e:	68f8      	ldr	r0, [r7, #12]
 80068a0:	f7ff fd48 	bl	8006334 <CO_SDO_initTransfer>
 80068a4:	6378      	str	r0, [r7, #52]	; 0x34
            if(abortCode != 0U){
 80068a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d007      	beq.n	80068bc <CO_SDO_process+0x190>
                CO_SDO_abort(SDO, abortCode);
 80068ac:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80068ae:	68f8      	ldr	r0, [r7, #12]
 80068b0:	f7ff ff00 	bl	80066b4 <CO_SDO_abort>
                return -1;
 80068b4:	f04f 33ff 	mov.w	r3, #4294967295
 80068b8:	f000 bf99 	b.w	80077ee <CO_SDO_process+0x10c2>
            }

            /* download */
            if((CCS == CCS_DOWNLOAD_INITIATE) || (CCS == CCS_DOWNLOAD_BLOCK)){
 80068bc:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d003      	beq.n	80068cc <CO_SDO_process+0x1a0>
 80068c4:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80068c8:	2b06      	cmp	r3, #6
 80068ca:	d11a      	bne.n	8006902 <CO_SDO_process+0x1d6>
                if((SDO->ODF_arg.attribute & CO_ODA_WRITEABLE) == 0U){
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80068d2:	f003 0308 	and.w	r3, r3, #8
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d107      	bne.n	80068ea <CO_SDO_process+0x1be>
                    CO_SDO_abort(SDO, CO_SDO_AB_READONLY); /* attempt to write a read-only object */
 80068da:	4999      	ldr	r1, [pc, #612]	; (8006b40 <CO_SDO_process+0x414>)
 80068dc:	68f8      	ldr	r0, [r7, #12]
 80068de:	f7ff fee9 	bl	80066b4 <CO_SDO_abort>
                    return -1;
 80068e2:	f04f 33ff 	mov.w	r3, #4294967295
 80068e6:	f000 bf82 	b.w	80077ee <CO_SDO_process+0x10c2>
                }

                /* set state machine to normal or block download */
                if(CCS == CCS_DOWNLOAD_INITIATE){
 80068ea:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80068ee:	2b01      	cmp	r3, #1
 80068f0:	d103      	bne.n	80068fa <CO_SDO_process+0x1ce>
                    state = CO_SDO_ST_DOWNLOAD_INITIATE;
 80068f2:	2311      	movs	r3, #17
 80068f4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                if(CCS == CCS_DOWNLOAD_INITIATE){
 80068f8:	e026      	b.n	8006948 <CO_SDO_process+0x21c>
                }
                else{
                    state = CO_SDO_ST_DOWNLOAD_BL_INITIATE;
 80068fa:	2314      	movs	r3, #20
 80068fc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                if(CCS == CCS_DOWNLOAD_INITIATE){
 8006900:	e022      	b.n	8006948 <CO_SDO_process+0x21c>
                }
            }

            /* upload */
            else{
                abortCode = CO_SDO_readOD(SDO, CO_SDO_BUFFER_SIZE);
 8006902:	2120      	movs	r1, #32
 8006904:	68f8      	ldr	r0, [r7, #12]
 8006906:	f7ff fdc3 	bl	8006490 <CO_SDO_readOD>
 800690a:	6378      	str	r0, [r7, #52]	; 0x34
                if(abortCode != 0U){
 800690c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800690e:	2b00      	cmp	r3, #0
 8006910:	d007      	beq.n	8006922 <CO_SDO_process+0x1f6>
                    CO_SDO_abort(SDO, abortCode);
 8006912:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006914:	68f8      	ldr	r0, [r7, #12]
 8006916:	f7ff fecd 	bl	80066b4 <CO_SDO_abort>
                    return -1;
 800691a:	f04f 33ff 	mov.w	r3, #4294967295
 800691e:	f000 bf66 	b.w	80077ee <CO_SDO_process+0x10c2>
                }

                /* if data size is large enough set state machine to block upload, otherwise set to normal transfer */
                if((CCS == CCS_UPLOAD_BLOCK) && (SDO->ODF_arg.dataLength > SDO->CANrxData[5])){
 8006922:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8006926:	2b05      	cmp	r3, #5
 8006928:	d10b      	bne.n	8006942 <CO_SDO_process+0x216>
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	795b      	ldrb	r3, [r3, #5]
 8006934:	b29b      	uxth	r3, r3
 8006936:	429a      	cmp	r2, r3
 8006938:	d903      	bls.n	8006942 <CO_SDO_process+0x216>
                    state = CO_SDO_ST_UPLOAD_BL_INITIATE;
 800693a:	2324      	movs	r3, #36	; 0x24
 800693c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8006940:	e002      	b.n	8006948 <CO_SDO_process+0x21c>
                }
                else{
                    state = CO_SDO_ST_UPLOAD_INITIATE;
 8006942:	2321      	movs	r3, #33	; 0x21
 8006944:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            }
        }
    }

    /* verify SDO timeout */
    if(SDO->timeoutTimer < SDOtimeoutTime){
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800694e:	88fa      	ldrh	r2, [r7, #6]
 8006950:	429a      	cmp	r2, r3
 8006952:	d908      	bls.n	8006966 <CO_SDO_process+0x23a>
        SDO->timeoutTimer += timeDifference_ms;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 800695a:	893b      	ldrh	r3, [r7, #8]
 800695c:	4413      	add	r3, r2
 800695e:	b29a      	uxth	r2, r3
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    }
    if(SDO->timeoutTimer >= SDOtimeoutTime){
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800696c:	88fa      	ldrh	r2, [r7, #6]
 800696e:	429a      	cmp	r2, r3
 8006970:	d81e      	bhi.n	80069b0 <CO_SDO_process+0x284>
        if((SDO->state == CO_SDO_ST_DOWNLOAD_BL_SUBBLOCK) && (SDO->sequence != 0) && (!SDO->CANtxBuff->bufferFull)){
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8006978:	2b15      	cmp	r3, #21
 800697a:	d111      	bne.n	80069a0 <CO_SDO_process+0x274>
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8006982:	2b00      	cmp	r3, #0
 8006984:	d00c      	beq.n	80069a0 <CO_SDO_process+0x274>
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800698a:	7b5b      	ldrb	r3, [r3, #13]
 800698c:	b2db      	uxtb	r3, r3
 800698e:	2b00      	cmp	r3, #0
 8006990:	d106      	bne.n	80069a0 <CO_SDO_process+0x274>
            timeoutSubblockDownolad = true;
 8006992:	2301      	movs	r3, #1
 8006994:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            state = CO_SDO_ST_DOWNLOAD_BL_SUB_RESP;
 8006998:	2316      	movs	r3, #22
 800699a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800699e:	e007      	b.n	80069b0 <CO_SDO_process+0x284>
        }
        else{
            CO_SDO_abort(SDO, CO_SDO_AB_TIMEOUT); /* SDO protocol timed out */
 80069a0:	4968      	ldr	r1, [pc, #416]	; (8006b44 <CO_SDO_process+0x418>)
 80069a2:	68f8      	ldr	r0, [r7, #12]
 80069a4:	f7ff fe86 	bl	80066b4 <CO_SDO_abort>
            return -1;
 80069a8:	f04f 33ff 	mov.w	r3, #4294967295
 80069ac:	f000 bf1f 	b.w	80077ee <CO_SDO_process+0x10c2>
        }
    }

    /* return immediately if still idle */
    if(state == CO_SDO_ST_IDLE){
 80069b0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d102      	bne.n	80069be <CO_SDO_process+0x292>
        return 0;
 80069b8:	2300      	movs	r3, #0
 80069ba:	f000 bf18 	b.w	80077ee <CO_SDO_process+0x10c2>
    }

    /* state machine (buffer is freed (SDO->CANrxNew = 0;) at the end) */
    switch(state){
 80069be:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80069c2:	3b11      	subs	r3, #17
 80069c4:	2b16      	cmp	r3, #22
 80069c6:	f200 86f2 	bhi.w	80077ae <CO_SDO_process+0x1082>
 80069ca:	a201      	add	r2, pc, #4	; (adr r2, 80069d0 <CO_SDO_process+0x2a4>)
 80069cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069d0:	08006a2d 	.word	0x08006a2d
 80069d4:	08006b6d 	.word	0x08006b6d
 80069d8:	080077af 	.word	0x080077af
 80069dc:	08006ceb 	.word	0x08006ceb
 80069e0:	080077bd 	.word	0x080077bd
 80069e4:	08006dc5 	.word	0x08006dc5
 80069e8:	08006f0b 	.word	0x08006f0b
 80069ec:	080077af 	.word	0x080077af
 80069f0:	080077af 	.word	0x080077af
 80069f4:	080077af 	.word	0x080077af
 80069f8:	080077af 	.word	0x080077af
 80069fc:	080077af 	.word	0x080077af
 8006a00:	080077af 	.word	0x080077af
 8006a04:	080077af 	.word	0x080077af
 8006a08:	080077af 	.word	0x080077af
 8006a0c:	080077af 	.word	0x080077af
 8006a10:	08006fe3 	.word	0x08006fe3
 8006a14:	080070c5 	.word	0x080070c5
 8006a18:	080077af 	.word	0x080077af
 8006a1c:	080072e5 	.word	0x080072e5
 8006a20:	080073f1 	.word	0x080073f1
 8006a24:	08007431 	.word	0x08007431
 8006a28:	0800778b 	.word	0x0800778b
        uint16_t len, i;
        bool_t lastSegmentInSubblock;

        case CO_SDO_ST_DOWNLOAD_INITIATE:{
            /* default response */
            SDO->CANtxBuff->data[0] = 0x60;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a30:	2260      	movs	r2, #96	; 0x60
 8006a32:	715a      	strb	r2, [r3, #5]
            SDO->CANtxBuff->data[1] = SDO->CANrxData[1];
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a38:	68fa      	ldr	r2, [r7, #12]
 8006a3a:	7852      	ldrb	r2, [r2, #1]
 8006a3c:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = SDO->CANrxData[2];
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a42:	68fa      	ldr	r2, [r7, #12]
 8006a44:	7892      	ldrb	r2, [r2, #2]
 8006a46:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->CANrxData[3];
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a4c:	68fa      	ldr	r2, [r7, #12]
 8006a4e:	78d2      	ldrb	r2, [r2, #3]
 8006a50:	721a      	strb	r2, [r3, #8]

            /* Expedited transfer */
            if((SDO->CANrxData[0] & 0x02U) != 0U){
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	781b      	ldrb	r3, [r3, #0]
 8006a56:	f003 0302 	and.w	r3, r3, #2
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d049      	beq.n	8006af2 <CO_SDO_process+0x3c6>
                /* is size indicated? Get message length */
                if((SDO->CANrxData[0] & 0x01U) != 0U){
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	781b      	ldrb	r3, [r3, #0]
 8006a62:	f003 0301 	and.w	r3, r3, #1
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d00c      	beq.n	8006a84 <CO_SDO_process+0x358>
                    len = 4U - ((SDO->CANrxData[0] >> 2U) & 0x03U);
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	089b      	lsrs	r3, r3, #2
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	f003 0303 	and.w	r3, r3, #3
 8006a78:	b29b      	uxth	r3, r3
 8006a7a:	f1c3 0304 	rsb	r3, r3, #4
 8006a7e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8006a82:	e004      	b.n	8006a8e <CO_SDO_process+0x362>
                }
                else{
                    len = SDO->ODF_arg.dataLength;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006a8a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
                }

                /* copy data to SDO buffer */
                SDO->ODF_arg.data[0] = SDO->CANrxData[4];
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a92:	68fa      	ldr	r2, [r7, #12]
 8006a94:	7912      	ldrb	r2, [r2, #4]
 8006a96:	701a      	strb	r2, [r3, #0]
                SDO->ODF_arg.data[1] = SDO->CANrxData[5];
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a9c:	3301      	adds	r3, #1
 8006a9e:	68fa      	ldr	r2, [r7, #12]
 8006aa0:	7952      	ldrb	r2, [r2, #5]
 8006aa2:	701a      	strb	r2, [r3, #0]
                SDO->ODF_arg.data[2] = SDO->CANrxData[6];
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aa8:	3302      	adds	r3, #2
 8006aaa:	68fa      	ldr	r2, [r7, #12]
 8006aac:	7992      	ldrb	r2, [r2, #6]
 8006aae:	701a      	strb	r2, [r3, #0]
                SDO->ODF_arg.data[3] = SDO->CANrxData[7];
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ab4:	3303      	adds	r3, #3
 8006ab6:	68fa      	ldr	r2, [r7, #12]
 8006ab8:	79d2      	ldrb	r2, [r2, #7]
 8006aba:	701a      	strb	r2, [r3, #0]

                /* write data to the Object dictionary */
                abortCode = CO_SDO_writeOD(SDO, len);
 8006abc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006ac0:	4619      	mov	r1, r3
 8006ac2:	68f8      	ldr	r0, [r7, #12]
 8006ac4:	f7ff fd68 	bl	8006598 <CO_SDO_writeOD>
 8006ac8:	62f8      	str	r0, [r7, #44]	; 0x2c
                if(abortCode != 0U){
 8006aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d007      	beq.n	8006ae0 <CO_SDO_process+0x3b4>
                    CO_SDO_abort(SDO, abortCode);
 8006ad0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006ad2:	68f8      	ldr	r0, [r7, #12]
 8006ad4:	f7ff fdee 	bl	80066b4 <CO_SDO_abort>
                    return -1;
 8006ad8:	f04f 33ff 	mov.w	r3, #4294967295
 8006adc:	f000 be87 	b.w	80077ee <CO_SDO_process+0x10c2>
                }

                /* finish the communication */
                SDO->state = CO_SDO_ST_IDLE;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                sendResponse = true;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
                SDO->bufferOffset = 0;
                SDO->sequence = 0;
                SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENTED;
                sendResponse = true;
            }
            break;
 8006aee:	f000 be66 	b.w	80077be <CO_SDO_process+0x1092>
                if((SDO->CANrxData[0]&0x01) != 0){
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	781b      	ldrb	r3, [r3, #0]
 8006af6:	f003 0301 	and.w	r3, r3, #1
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d026      	beq.n	8006b4c <CO_SDO_process+0x420>
                    CO_memcpySwap4(&lenRx, &SDO->CANrxData[4]);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	1d1a      	adds	r2, r3, #4
 8006b02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006b06:	4611      	mov	r1, r2
 8006b08:	4618      	mov	r0, r3
 8006b0a:	f7ff f8a6 	bl	8005c5a <CO_memcpySwap4>
                    SDO->ODF_arg.dataLengthTotal = lenRx;
 8006b0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	659a      	str	r2, [r3, #88]	; 0x58
                    if((lenRx != SDO->ODF_arg.dataLength) && (SDO->ODF_arg.ODdataStorage != 0)){
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006b1a:	461a      	mov	r2, r3
 8006b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	d014      	beq.n	8006b4c <CO_SDO_process+0x420>
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d010      	beq.n	8006b4c <CO_SDO_process+0x420>
                        CO_SDO_abort(SDO, CO_SDO_AB_TYPE_MISMATCH);  /* Length of service parameter does not match */
 8006b2a:	4907      	ldr	r1, [pc, #28]	; (8006b48 <CO_SDO_process+0x41c>)
 8006b2c:	68f8      	ldr	r0, [r7, #12]
 8006b2e:	f7ff fdc1 	bl	80066b4 <CO_SDO_abort>
                        return -1;
 8006b32:	f04f 33ff 	mov.w	r3, #4294967295
 8006b36:	f000 be5a 	b.w	80077ee <CO_SDO_process+0x10c2>
 8006b3a:	bf00      	nop
 8006b3c:	05040001 	.word	0x05040001
 8006b40:	06010002 	.word	0x06010002
 8006b44:	05040000 	.word	0x05040000
 8006b48:	06070010 	.word	0x06070010
                SDO->bufferOffset = 0;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	871a      	strh	r2, [r3, #56]	; 0x38
                SDO->sequence = 0;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	2200      	movs	r2, #0
 8006b56:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
                SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENTED;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2212      	movs	r2, #18
 8006b5e:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                sendResponse = true;
 8006b62:	2301      	movs	r3, #1
 8006b64:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 8006b68:	f000 be29 	b.w	80077be <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_DOWNLOAD_SEGMENTED:{
            /* verify client command specifier */
            if((SDO->CANrxData[0]&0xE0) != 0x00U){
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	781b      	ldrb	r3, [r3, #0]
 8006b70:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d007      	beq.n	8006b88 <CO_SDO_process+0x45c>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 8006b78:	4998      	ldr	r1, [pc, #608]	; (8006ddc <CO_SDO_process+0x6b0>)
 8006b7a:	68f8      	ldr	r0, [r7, #12]
 8006b7c:	f7ff fd9a 	bl	80066b4 <CO_SDO_abort>
                return -1;
 8006b80:	f04f 33ff 	mov.w	r3, #4294967295
 8006b84:	f000 be33 	b.w	80077ee <CO_SDO_process+0x10c2>
            }

            /* verify toggle bit */
            i = (SDO->CANrxData[0]&0x10U) ? 1U : 0U;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	781b      	ldrb	r3, [r3, #0]
 8006b8c:	091b      	lsrs	r3, r3, #4
 8006b8e:	b29b      	uxth	r3, r3
 8006b90:	f003 0301 	and.w	r3, r3, #1
 8006b94:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            if(i != SDO->sequence){
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8006b9e:	b29b      	uxth	r3, r3
 8006ba0:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	d007      	beq.n	8006bb8 <CO_SDO_process+0x48c>
                CO_SDO_abort(SDO, CO_SDO_AB_TOGGLE_BIT);/* toggle bit not alternated */
 8006ba8:	498d      	ldr	r1, [pc, #564]	; (8006de0 <CO_SDO_process+0x6b4>)
 8006baa:	68f8      	ldr	r0, [r7, #12]
 8006bac:	f7ff fd82 	bl	80066b4 <CO_SDO_abort>
                return -1;
 8006bb0:	f04f 33ff 	mov.w	r3, #4294967295
 8006bb4:	f000 be1b 	b.w	80077ee <CO_SDO_process+0x10c2>
            }

            /* get size of data in message */
            len = 7U - ((SDO->CANrxData[0] >> 1U) & 0x07U);
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	781b      	ldrb	r3, [r3, #0]
 8006bbc:	085b      	lsrs	r3, r3, #1
 8006bbe:	b2db      	uxtb	r3, r3
 8006bc0:	b29b      	uxth	r3, r3
 8006bc2:	43db      	mvns	r3, r3
 8006bc4:	b29b      	uxth	r3, r3
 8006bc6:	f003 0307 	and.w	r3, r3, #7
 8006bca:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

            /* verify length. Domain data type enables length larger than SDO buffer size */
            if((SDO->bufferOffset + len) > SDO->ODF_arg.dataLength){
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006bd2:	461a      	mov	r2, r3
 8006bd4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006bd8:	4413      	add	r3, r2
 8006bda:	68fa      	ldr	r2, [r7, #12]
 8006bdc:	f8b2 2048 	ldrh.w	r2, [r2, #72]	; 0x48
 8006be0:	4293      	cmp	r3, r2
 8006be2:	dd28      	ble.n	8006c36 <CO_SDO_process+0x50a>
                if(SDO->ODF_arg.ODdataStorage != 0){
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d007      	beq.n	8006bfc <CO_SDO_process+0x4d0>
                    CO_SDO_abort(SDO, CO_SDO_AB_DATA_LONG);  /* Length of service parameter too high */
 8006bec:	497d      	ldr	r1, [pc, #500]	; (8006de4 <CO_SDO_process+0x6b8>)
 8006bee:	68f8      	ldr	r0, [r7, #12]
 8006bf0:	f7ff fd60 	bl	80066b4 <CO_SDO_abort>
                    return -1;
 8006bf4:	f04f 33ff 	mov.w	r3, #4294967295
 8006bf8:	f000 bdf9 	b.w	80077ee <CO_SDO_process+0x10c2>
                }
                else{
                    /* empty buffer in domain data type */
                    SDO->ODF_arg.lastSegment = false;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
                    abortCode = CO_SDO_writeOD(SDO, SDO->bufferOffset);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006c08:	4619      	mov	r1, r3
 8006c0a:	68f8      	ldr	r0, [r7, #12]
 8006c0c:	f7ff fcc4 	bl	8006598 <CO_SDO_writeOD>
 8006c10:	62f8      	str	r0, [r7, #44]	; 0x2c
                    if(abortCode != 0U){
 8006c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d007      	beq.n	8006c28 <CO_SDO_process+0x4fc>
                        CO_SDO_abort(SDO, abortCode);
 8006c18:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c1a:	68f8      	ldr	r0, [r7, #12]
 8006c1c:	f7ff fd4a 	bl	80066b4 <CO_SDO_abort>
                        return -1;
 8006c20:	f04f 33ff 	mov.w	r3, #4294967295
 8006c24:	f000 bde3 	b.w	80077ee <CO_SDO_process+0x10c2>
                    }

                    SDO->ODF_arg.dataLength = CO_SDO_BUFFER_SIZE;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2220      	movs	r2, #32
 8006c2c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                    SDO->bufferOffset = 0;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2200      	movs	r2, #0
 8006c34:	871a      	strh	r2, [r3, #56]	; 0x38
                }
            }

            /* copy data to buffer */
            for(i=0U; i<len; i++)
 8006c36:	2300      	movs	r3, #0
 8006c38:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006c3c:	e013      	b.n	8006c66 <CO_SDO_process+0x53a>
                SDO->ODF_arg.data[SDO->bufferOffset++] = SDO->CANrxData[i+1];
 8006c3e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006c42:	1c5a      	adds	r2, r3, #1
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006c4c:	1c58      	adds	r0, r3, #1
 8006c4e:	b284      	uxth	r4, r0
 8006c50:	68f8      	ldr	r0, [r7, #12]
 8006c52:	8704      	strh	r4, [r0, #56]	; 0x38
 8006c54:	440b      	add	r3, r1
 8006c56:	68f9      	ldr	r1, [r7, #12]
 8006c58:	5c8a      	ldrb	r2, [r1, r2]
 8006c5a:	701a      	strb	r2, [r3, #0]
            for(i=0U; i<len; i++)
 8006c5c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006c60:	3301      	adds	r3, #1
 8006c62:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006c66:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006c6a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006c6e:	429a      	cmp	r2, r3
 8006c70:	d3e5      	bcc.n	8006c3e <CO_SDO_process+0x512>

            /* If no more segments to be downloaded, write data to the Object dictionary */
            if((SDO->CANrxData[0] & 0x01U) != 0U){
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	781b      	ldrb	r3, [r3, #0]
 8006c76:	f003 0301 	and.w	r3, r3, #1
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d019      	beq.n	8006cb2 <CO_SDO_process+0x586>
                SDO->ODF_arg.lastSegment = true;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	2201      	movs	r2, #1
 8006c82:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
                abortCode = CO_SDO_writeOD(SDO, SDO->bufferOffset);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006c8a:	4619      	mov	r1, r3
 8006c8c:	68f8      	ldr	r0, [r7, #12]
 8006c8e:	f7ff fc83 	bl	8006598 <CO_SDO_writeOD>
 8006c92:	62f8      	str	r0, [r7, #44]	; 0x2c
                if(abortCode != 0U){
 8006c94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d007      	beq.n	8006caa <CO_SDO_process+0x57e>
                    CO_SDO_abort(SDO, abortCode);
 8006c9a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c9c:	68f8      	ldr	r0, [r7, #12]
 8006c9e:	f7ff fd09 	bl	80066b4 <CO_SDO_abort>
                    return -1;
 8006ca2:	f04f 33ff 	mov.w	r3, #4294967295
 8006ca6:	f000 bda2 	b.w	80077ee <CO_SDO_process+0x10c2>
                }

                /* finish */
                SDO->state = CO_SDO_ST_IDLE;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	2200      	movs	r2, #0
 8006cae:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            }

            /* download segment response and alternate toggle bit */
            SDO->CANtxBuff->data[0] = 0x20 | (SDO->sequence ? 0x10 : 0x00);
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d001      	beq.n	8006cc0 <CO_SDO_process+0x594>
 8006cbc:	2230      	movs	r2, #48	; 0x30
 8006cbe:	e000      	b.n	8006cc2 <CO_SDO_process+0x596>
 8006cc0:	2220      	movs	r2, #32
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006cc6:	715a      	strb	r2, [r3, #5]
            SDO->sequence = (SDO->sequence) ? 0 : 1;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	bf0c      	ite	eq
 8006cd2:	2301      	moveq	r3, #1
 8006cd4:	2300      	movne	r3, #0
 8006cd6:	b2db      	uxtb	r3, r3
 8006cd8:	461a      	mov	r2, r3
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
            sendResponse = true;
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 8006ce6:	f000 bd6a 	b.w	80077be <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_DOWNLOAD_BL_INITIATE:{
            /* verify client command specifier and subcommand */
            if((SDO->CANrxData[0]&0xE1U) != 0xC0U){
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	781b      	ldrb	r3, [r3, #0]
 8006cee:	f003 03e1 	and.w	r3, r3, #225	; 0xe1
 8006cf2:	2bc0      	cmp	r3, #192	; 0xc0
 8006cf4:	d007      	beq.n	8006d06 <CO_SDO_process+0x5da>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 8006cf6:	4939      	ldr	r1, [pc, #228]	; (8006ddc <CO_SDO_process+0x6b0>)
 8006cf8:	68f8      	ldr	r0, [r7, #12]
 8006cfa:	f7ff fcdb 	bl	80066b4 <CO_SDO_abort>
                return -1;
 8006cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8006d02:	f000 bd74 	b.w	80077ee <CO_SDO_process+0x10c2>
            }

            /* prepare response */
            SDO->CANtxBuff->data[0] = 0xA4;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006d0a:	22a4      	movs	r2, #164	; 0xa4
 8006d0c:	715a      	strb	r2, [r3, #5]
            SDO->CANtxBuff->data[1] = SDO->CANrxData[1];
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006d12:	68fa      	ldr	r2, [r7, #12]
 8006d14:	7852      	ldrb	r2, [r2, #1]
 8006d16:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = SDO->CANrxData[2];
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006d1c:	68fa      	ldr	r2, [r7, #12]
 8006d1e:	7892      	ldrb	r2, [r2, #2]
 8006d20:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->CANrxData[3];
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006d26:	68fa      	ldr	r2, [r7, #12]
 8006d28:	78d2      	ldrb	r2, [r2, #3]
 8006d2a:	721a      	strb	r2, [r3, #8]

            /* blksize */
            SDO->blksize = (CO_SDO_BUFFER_SIZE > (7*127)) ? 127 : (CO_SDO_BUFFER_SIZE / 7);
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2204      	movs	r2, #4
 8006d30:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
            SDO->CANtxBuff->data[4] = SDO->blksize;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006d38:	68fa      	ldr	r2, [r7, #12]
 8006d3a:	f892 2066 	ldrb.w	r2, [r2, #102]	; 0x66
 8006d3e:	725a      	strb	r2, [r3, #9]

            /* is CRC enabled */
            SDO->crcEnabled = (SDO->CANrxData[0] & 0x04) ? true : false;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	781b      	ldrb	r3, [r3, #0]
 8006d44:	109b      	asrs	r3, r3, #2
 8006d46:	b2db      	uxtb	r3, r3
 8006d48:	f003 0301 	and.w	r3, r3, #1
 8006d4c:	b2da      	uxtb	r2, r3
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
            SDO->crc = 0;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2200      	movs	r2, #0
 8006d58:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

            /* verify length if size is indicated */
            if((SDO->CANrxData[0]&0x02) != 0U){
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	781b      	ldrb	r3, [r3, #0]
 8006d60:	f003 0302 	and.w	r3, r3, #2
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d01d      	beq.n	8006da4 <CO_SDO_process+0x678>
                uint32_t lenRx;
                CO_memcpySwap4(&lenRx, &SDO->CANrxData[4]);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	1d1a      	adds	r2, r3, #4
 8006d6c:	f107 0320 	add.w	r3, r7, #32
 8006d70:	4611      	mov	r1, r2
 8006d72:	4618      	mov	r0, r3
 8006d74:	f7fe ff71 	bl	8005c5a <CO_memcpySwap4>
                SDO->ODF_arg.dataLengthTotal = lenRx;
 8006d78:	6a3a      	ldr	r2, [r7, #32]
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	659a      	str	r2, [r3, #88]	; 0x58

                /* verify length except for domain data type */
                if((lenRx != SDO->ODF_arg.dataLength) && (SDO->ODF_arg.ODdataStorage != 0)){
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006d84:	461a      	mov	r2, r3
 8006d86:	6a3b      	ldr	r3, [r7, #32]
 8006d88:	429a      	cmp	r2, r3
 8006d8a:	d00b      	beq.n	8006da4 <CO_SDO_process+0x678>
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d007      	beq.n	8006da4 <CO_SDO_process+0x678>
                    CO_SDO_abort(SDO, CO_SDO_AB_TYPE_MISMATCH);  /* Length of service parameter does not match */
 8006d94:	4914      	ldr	r1, [pc, #80]	; (8006de8 <CO_SDO_process+0x6bc>)
 8006d96:	68f8      	ldr	r0, [r7, #12]
 8006d98:	f7ff fc8c 	bl	80066b4 <CO_SDO_abort>
                    return -1;
 8006d9c:	f04f 33ff 	mov.w	r3, #4294967295
 8006da0:	f000 bd25 	b.w	80077ee <CO_SDO_process+0x10c2>
                }
            }

            SDO->bufferOffset = 0;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	2200      	movs	r2, #0
 8006da8:	871a      	strh	r2, [r3, #56]	; 0x38
            SDO->sequence = 0;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	2200      	movs	r2, #0
 8006dae:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
            SDO->state = CO_SDO_ST_DOWNLOAD_BL_SUBBLOCK;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	2215      	movs	r2, #21
 8006db6:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

            /* send response */
            sendResponse = true;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 8006dc0:	f000 bcfd 	b.w	80077be <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_DOWNLOAD_BL_SUB_RESP:{
            /* no new message received, SDO timeout occured, try to response */
            lastSegmentInSubblock = (!timeoutSubblockDownolad &&
                        ((SDO->CANrxData[0] & 0x80U) == 0x80U)) ? true : false;
 8006dc4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d10f      	bne.n	8006dec <CO_SDO_process+0x6c0>
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	781b      	ldrb	r3, [r3, #0]
 8006dd0:	b25b      	sxtb	r3, r3
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	da0a      	bge.n	8006dec <CO_SDO_process+0x6c0>
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	e009      	b.n	8006dee <CO_SDO_process+0x6c2>
 8006dda:	bf00      	nop
 8006ddc:	05040001 	.word	0x05040001
 8006de0:	05030000 	.word	0x05030000
 8006de4:	06070012 	.word	0x06070012
 8006de8:	06070010 	.word	0x06070010
 8006dec:	2300      	movs	r3, #0
            lastSegmentInSubblock = (!timeoutSubblockDownolad &&
 8006dee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

            /* prepare response */
            SDO->CANtxBuff->data[0] = 0xA2;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006df6:	22a2      	movs	r2, #162	; 0xa2
 8006df8:	715a      	strb	r2, [r3, #5]
            SDO->CANtxBuff->data[1] = SDO->sequence;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006dfe:	68fa      	ldr	r2, [r7, #12]
 8006e00:	f892 2062 	ldrb.w	r2, [r2, #98]	; 0x62
 8006e04:	719a      	strb	r2, [r3, #6]
            SDO->sequence = 0;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62

            /* empty buffer in domain data type if not last segment */
            if((SDO->ODF_arg.ODdataStorage == 0) && (SDO->bufferOffset != 0) && !lastSegmentInSubblock){
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d139      	bne.n	8006e8a <CO_SDO_process+0x75e>
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d035      	beq.n	8006e8a <CO_SDO_process+0x75e>
 8006e1e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d131      	bne.n	8006e8a <CO_SDO_process+0x75e>
                /* calculate CRC on next bytes, if enabled */
                if(SDO->crcEnabled){
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d00f      	beq.n	8006e50 <CO_SDO_process+0x724>
                    SDO->crc = crc16_ccitt(SDO->ODF_arg.data, SDO->bufferOffset, SDO->crc);
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006e38:	4619      	mov	r1, r3
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006e40:	461a      	mov	r2, r3
 8006e42:	f001 fbcb 	bl	80085dc <crc16_ccitt>
 8006e46:	4603      	mov	r3, r0
 8006e48:	461a      	mov	r2, r3
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
                }

                /* write data to the Object dictionary */
                SDO->ODF_arg.lastSegment = false;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	2200      	movs	r2, #0
 8006e54:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
                abortCode = CO_SDO_writeOD(SDO, SDO->bufferOffset);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006e5c:	4619      	mov	r1, r3
 8006e5e:	68f8      	ldr	r0, [r7, #12]
 8006e60:	f7ff fb9a 	bl	8006598 <CO_SDO_writeOD>
 8006e64:	62f8      	str	r0, [r7, #44]	; 0x2c
                if(abortCode != 0U){
 8006e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d007      	beq.n	8006e7c <CO_SDO_process+0x750>
                    CO_SDO_abort(SDO, abortCode);
 8006e6c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006e6e:	68f8      	ldr	r0, [r7, #12]
 8006e70:	f7ff fc20 	bl	80066b4 <CO_SDO_abort>
                    return -1;
 8006e74:	f04f 33ff 	mov.w	r3, #4294967295
 8006e78:	f000 bcb9 	b.w	80077ee <CO_SDO_process+0x10c2>
                }

                SDO->ODF_arg.dataLength = CO_SDO_BUFFER_SIZE;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	2220      	movs	r2, #32
 8006e80:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                SDO->bufferOffset = 0;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	2200      	movs	r2, #0
 8006e88:	871a      	strh	r2, [r3, #56]	; 0x38
            }

            /* blksize */
            len = CO_SDO_BUFFER_SIZE - SDO->bufferOffset;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006e8e:	f1c3 0320 	rsb	r3, r3, #32
 8006e92:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            SDO->blksize = (len > (7*127)) ? 127 : (len / 7);
 8006e96:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006e9a:	f240 3279 	movw	r2, #889	; 0x379
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d80b      	bhi.n	8006eba <CO_SDO_process+0x78e>
 8006ea2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8006ea6:	4ba9      	ldr	r3, [pc, #676]	; (800714c <CO_SDO_process+0xa20>)
 8006ea8:	fba3 1302 	umull	r1, r3, r3, r2
 8006eac:	1ad2      	subs	r2, r2, r3
 8006eae:	0852      	lsrs	r2, r2, #1
 8006eb0:	4413      	add	r3, r2
 8006eb2:	089b      	lsrs	r3, r3, #2
 8006eb4:	b29b      	uxth	r3, r3
 8006eb6:	b2da      	uxtb	r2, r3
 8006eb8:	e000      	b.n	8006ebc <CO_SDO_process+0x790>
 8006eba:	227f      	movs	r2, #127	; 0x7f
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
            SDO->CANtxBuff->data[2] = SDO->blksize;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006ec6:	68fa      	ldr	r2, [r7, #12]
 8006ec8:	f892 2066 	ldrb.w	r2, [r2, #102]	; 0x66
 8006ecc:	71da      	strb	r2, [r3, #7]

            /* set next state */
            if(lastSegmentInSubblock) {
 8006ece:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d004      	beq.n	8006ee0 <CO_SDO_process+0x7b4>
                SDO->state = CO_SDO_ST_DOWNLOAD_BL_END;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2217      	movs	r2, #23
 8006eda:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
 8006ede:	e00f      	b.n	8006f00 <CO_SDO_process+0x7d4>
            }
            else if(SDO->bufferOffset >= CO_SDO_BUFFER_SIZE) {
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006ee4:	2b1f      	cmp	r3, #31
 8006ee6:	d907      	bls.n	8006ef8 <CO_SDO_process+0x7cc>
                CO_SDO_abort(SDO, CO_SDO_AB_DEVICE_INCOMPAT);
 8006ee8:	4999      	ldr	r1, [pc, #612]	; (8007150 <CO_SDO_process+0xa24>)
 8006eea:	68f8      	ldr	r0, [r7, #12]
 8006eec:	f7ff fbe2 	bl	80066b4 <CO_SDO_abort>
                return -1;
 8006ef0:	f04f 33ff 	mov.w	r3, #4294967295
 8006ef4:	f000 bc7b 	b.w	80077ee <CO_SDO_process+0x10c2>
            }
            else {
                SDO->state = CO_SDO_ST_DOWNLOAD_BL_SUBBLOCK;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	2215      	movs	r2, #21
 8006efc:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            }

            /* send response */
            sendResponse = true;
 8006f00:	2301      	movs	r3, #1
 8006f02:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45

            break;
 8006f06:	f000 bc5a 	b.w	80077be <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_DOWNLOAD_BL_END:{
            /* verify client command specifier and subcommand */
            if((SDO->CANrxData[0]&0xE1U) != 0xC1U){
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	781b      	ldrb	r3, [r3, #0]
 8006f0e:	f003 03e1 	and.w	r3, r3, #225	; 0xe1
 8006f12:	2bc1      	cmp	r3, #193	; 0xc1
 8006f14:	d007      	beq.n	8006f26 <CO_SDO_process+0x7fa>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 8006f16:	498f      	ldr	r1, [pc, #572]	; (8007154 <CO_SDO_process+0xa28>)
 8006f18:	68f8      	ldr	r0, [r7, #12]
 8006f1a:	f7ff fbcb 	bl	80066b4 <CO_SDO_abort>
                return -1;
 8006f1e:	f04f 33ff 	mov.w	r3, #4294967295
 8006f22:	f000 bc64 	b.w	80077ee <CO_SDO_process+0x10c2>
            }

            /* number of bytes in the last segment of the last block that do not contain data. */
            len = (SDO->CANrxData[0]>>2U) & 0x07U;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	781b      	ldrb	r3, [r3, #0]
 8006f2a:	089b      	lsrs	r3, r3, #2
 8006f2c:	b2db      	uxtb	r3, r3
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	f003 0307 	and.w	r3, r3, #7
 8006f34:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            SDO->bufferOffset -= len;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 8006f3c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006f40:	1ad3      	subs	r3, r2, r3
 8006f42:	b29a      	uxth	r2, r3
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	871a      	strh	r2, [r3, #56]	; 0x38

            /* calculate and verify CRC, if enabled */
            if(SDO->crcEnabled){
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d025      	beq.n	8006f9e <CO_SDO_process+0x872>
                uint16_t crc;
                SDO->crc = crc16_ccitt(SDO->ODF_arg.data, SDO->bufferOffset, SDO->crc);
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006f5a:	4619      	mov	r1, r3
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006f62:	461a      	mov	r2, r3
 8006f64:	f001 fb3a 	bl	80085dc <crc16_ccitt>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	461a      	mov	r2, r3
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

                CO_memcpySwap2(&crc, &SDO->CANrxData[1]);
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	1c5a      	adds	r2, r3, #1
 8006f76:	f107 031e 	add.w	r3, r7, #30
 8006f7a:	4611      	mov	r1, r2
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	f7fe fe54 	bl	8005c2a <CO_memcpySwap2>

                if(SDO->crc != crc){
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	f8b3 2068 	ldrh.w	r2, [r3, #104]	; 0x68
 8006f88:	8bfb      	ldrh	r3, [r7, #30]
 8006f8a:	429a      	cmp	r2, r3
 8006f8c:	d007      	beq.n	8006f9e <CO_SDO_process+0x872>
                    CO_SDO_abort(SDO, CO_SDO_AB_CRC);   /* CRC error (block mode only). */
 8006f8e:	4972      	ldr	r1, [pc, #456]	; (8007158 <CO_SDO_process+0xa2c>)
 8006f90:	68f8      	ldr	r0, [r7, #12]
 8006f92:	f7ff fb8f 	bl	80066b4 <CO_SDO_abort>
                    return -1;
 8006f96:	f04f 33ff 	mov.w	r3, #4294967295
 8006f9a:	f000 bc28 	b.w	80077ee <CO_SDO_process+0x10c2>
                }
            }

            /* write data to the Object dictionary */
            SDO->ODF_arg.lastSegment = true;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2201      	movs	r2, #1
 8006fa2:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
            abortCode = CO_SDO_writeOD(SDO, SDO->bufferOffset);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006faa:	4619      	mov	r1, r3
 8006fac:	68f8      	ldr	r0, [r7, #12]
 8006fae:	f7ff faf3 	bl	8006598 <CO_SDO_writeOD>
 8006fb2:	62f8      	str	r0, [r7, #44]	; 0x2c
            if(abortCode != 0U){
 8006fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d007      	beq.n	8006fca <CO_SDO_process+0x89e>
                CO_SDO_abort(SDO, abortCode);
 8006fba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006fbc:	68f8      	ldr	r0, [r7, #12]
 8006fbe:	f7ff fb79 	bl	80066b4 <CO_SDO_abort>
                return -1;
 8006fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8006fc6:	f000 bc12 	b.w	80077ee <CO_SDO_process+0x10c2>
            }

            /* send response */
            SDO->CANtxBuff->data[0] = 0xA1;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006fce:	22a1      	movs	r2, #161	; 0xa1
 8006fd0:	715a      	strb	r2, [r3, #5]
            SDO->state = CO_SDO_ST_IDLE;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            sendResponse = true;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 8006fe0:	e3ed      	b.n	80077be <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_UPLOAD_INITIATE:{
            /* default response */
            SDO->CANtxBuff->data[1] = SDO->CANrxData[1];
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006fe6:	68fa      	ldr	r2, [r7, #12]
 8006fe8:	7852      	ldrb	r2, [r2, #1]
 8006fea:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = SDO->CANrxData[2];
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006ff0:	68fa      	ldr	r2, [r7, #12]
 8006ff2:	7892      	ldrb	r2, [r2, #2]
 8006ff4:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->CANrxData[3];
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006ffa:	68fa      	ldr	r2, [r7, #12]
 8006ffc:	78d2      	ldrb	r2, [r2, #3]
 8006ffe:	721a      	strb	r2, [r3, #8]

            /* Expedited transfer */
            if(SDO->ODF_arg.dataLength <= 4U){
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8007006:	2b04      	cmp	r3, #4
 8007008:	d834      	bhi.n	8007074 <CO_SDO_process+0x948>
                for(i=0U; i<SDO->ODF_arg.dataLength; i++)
 800700a:	2300      	movs	r3, #0
 800700c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8007010:	e012      	b.n	8007038 <CO_SDO_process+0x90c>
                    SDO->CANtxBuff->data[4U+i] = SDO->ODF_arg.data[i];
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007016:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800701a:	18d1      	adds	r1, r2, r3
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8007020:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007024:	3304      	adds	r3, #4
 8007026:	7809      	ldrb	r1, [r1, #0]
 8007028:	4413      	add	r3, r2
 800702a:	460a      	mov	r2, r1
 800702c:	715a      	strb	r2, [r3, #5]
                for(i=0U; i<SDO->ODF_arg.dataLength; i++)
 800702e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007032:	3301      	adds	r3, #1
 8007034:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800703e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8007042:	429a      	cmp	r2, r3
 8007044:	d3e5      	bcc.n	8007012 <CO_SDO_process+0x8e6>

                SDO->CANtxBuff->data[0] = 0x43U | ((4U-SDO->ODF_arg.dataLength) << 2U);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800704c:	b2db      	uxtb	r3, r3
 800704e:	f1c3 0304 	rsb	r3, r3, #4
 8007052:	b2db      	uxtb	r3, r3
 8007054:	009b      	lsls	r3, r3, #2
 8007056:	b2da      	uxtb	r2, r3
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800705c:	f042 0243 	orr.w	r2, r2, #67	; 0x43
 8007060:	b2d2      	uxtb	r2, r2
 8007062:	715a      	strb	r2, [r3, #5]
                SDO->state = CO_SDO_ST_IDLE;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	2200      	movs	r2, #0
 8007068:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

                sendResponse = true;
 800706c:	2301      	movs	r3, #1
 800706e:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
                }

                /* send response */
                sendResponse = true;
            }
            break;
 8007072:	e3a4      	b.n	80077be <CO_SDO_process+0x1092>
                SDO->bufferOffset = 0U;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	2200      	movs	r2, #0
 8007078:	871a      	strh	r2, [r3, #56]	; 0x38
                SDO->sequence = 0U;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	2200      	movs	r2, #0
 800707e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
                SDO->state = CO_SDO_ST_UPLOAD_SEGMENTED;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	2222      	movs	r2, #34	; 0x22
 8007086:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                if(SDO->ODF_arg.dataLengthTotal != 0U){
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800708e:	2b00      	cmp	r3, #0
 8007090:	d010      	beq.n	80070b4 <CO_SDO_process+0x988>
                    uint32_t len = SDO->ODF_arg.dataLengthTotal;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007096:	61bb      	str	r3, [r7, #24]
                    CO_memcpySwap4(&SDO->CANtxBuff->data[4], &len);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800709c:	3309      	adds	r3, #9
 800709e:	f107 0218 	add.w	r2, r7, #24
 80070a2:	4611      	mov	r1, r2
 80070a4:	4618      	mov	r0, r3
 80070a6:	f7fe fdd8 	bl	8005c5a <CO_memcpySwap4>
                    SDO->CANtxBuff->data[0] = 0x41U;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80070ae:	2241      	movs	r2, #65	; 0x41
 80070b0:	715a      	strb	r2, [r3, #5]
 80070b2:	e003      	b.n	80070bc <CO_SDO_process+0x990>
                    SDO->CANtxBuff->data[0] = 0x40U;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80070b8:	2240      	movs	r2, #64	; 0x40
 80070ba:	715a      	strb	r2, [r3, #5]
                sendResponse = true;
 80070bc:	2301      	movs	r3, #1
 80070be:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 80070c2:	e37c      	b.n	80077be <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_UPLOAD_SEGMENTED:{
            /* verify client command specifier */
            if((SDO->CANrxData[0]&0xE0U) != 0x60U){
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	781b      	ldrb	r3, [r3, #0]
 80070c8:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 80070cc:	2b60      	cmp	r3, #96	; 0x60
 80070ce:	d006      	beq.n	80070de <CO_SDO_process+0x9b2>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 80070d0:	4920      	ldr	r1, [pc, #128]	; (8007154 <CO_SDO_process+0xa28>)
 80070d2:	68f8      	ldr	r0, [r7, #12]
 80070d4:	f7ff faee 	bl	80066b4 <CO_SDO_abort>
                return -1;
 80070d8:	f04f 33ff 	mov.w	r3, #4294967295
 80070dc:	e387      	b.n	80077ee <CO_SDO_process+0x10c2>
            }

            /* verify toggle bit */
            i = ((SDO->CANrxData[0]&0x10U) != 0) ? 1U : 0U;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	781b      	ldrb	r3, [r3, #0]
 80070e2:	091b      	lsrs	r3, r3, #4
 80070e4:	b29b      	uxth	r3, r3
 80070e6:	f003 0301 	and.w	r3, r3, #1
 80070ea:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            if(i != SDO->sequence){
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 80070f4:	b29b      	uxth	r3, r3
 80070f6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80070fa:	429a      	cmp	r2, r3
 80070fc:	d006      	beq.n	800710c <CO_SDO_process+0x9e0>
                CO_SDO_abort(SDO, CO_SDO_AB_TOGGLE_BIT);/* toggle bit not alternated */
 80070fe:	4917      	ldr	r1, [pc, #92]	; (800715c <CO_SDO_process+0xa30>)
 8007100:	68f8      	ldr	r0, [r7, #12]
 8007102:	f7ff fad7 	bl	80066b4 <CO_SDO_abort>
                return -1;
 8007106:	f04f 33ff 	mov.w	r3, #4294967295
 800710a:	e370      	b.n	80077ee <CO_SDO_process+0x10c2>
            }

            /* calculate length to be sent */
            len = SDO->ODF_arg.dataLength - SDO->bufferOffset;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8007116:	1ad3      	subs	r3, r2, r3
 8007118:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            if(len > 7U) len = 7U;
 800711c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007120:	2b07      	cmp	r3, #7
 8007122:	d902      	bls.n	800712a <CO_SDO_process+0x9fe>
 8007124:	2307      	movs	r3, #7
 8007126:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

            /* If data type is domain, re-fill the data buffer if neccessary and indicated so. */
            if((SDO->ODF_arg.ODdataStorage == 0) && (len < 7U) && (!SDO->ODF_arg.lastSegment)){
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800712e:	2b00      	cmp	r3, #0
 8007130:	d17a      	bne.n	8007228 <CO_SDO_process+0xafc>
 8007132:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007136:	2b06      	cmp	r3, #6
 8007138:	d876      	bhi.n	8007228 <CO_SDO_process+0xafc>
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8007140:	2b00      	cmp	r3, #0
 8007142:	d171      	bne.n	8007228 <CO_SDO_process+0xafc>
                /* copy previous data to the beginning */
                for(i=0U; i<len; i++){
 8007144:	2300      	movs	r3, #0
 8007146:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800714a:	e01e      	b.n	800718a <CO_SDO_process+0xa5e>
 800714c:	24924925 	.word	0x24924925
 8007150:	06040047 	.word	0x06040047
 8007154:	05040001 	.word	0x05040001
 8007158:	05040004 	.word	0x05040004
 800715c:	05030000 	.word	0x05030000
                    SDO->ODF_arg.data[i] = SDO->ODF_arg.data[SDO->bufferOffset+i];
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007164:	68fa      	ldr	r2, [r7, #12]
 8007166:	8f12      	ldrh	r2, [r2, #56]	; 0x38
 8007168:	4611      	mov	r1, r2
 800716a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800716e:	440a      	add	r2, r1
 8007170:	441a      	add	r2, r3
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8007176:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800717a:	440b      	add	r3, r1
 800717c:	7812      	ldrb	r2, [r2, #0]
 800717e:	701a      	strb	r2, [r3, #0]
                for(i=0U; i<len; i++){
 8007180:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007184:	3301      	adds	r3, #1
 8007186:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800718a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800718e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007192:	429a      	cmp	r2, r3
 8007194:	d3e4      	bcc.n	8007160 <CO_SDO_process+0xa34>
                }

                /* move the beginning of the data buffer */
                SDO->ODF_arg.data += len;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800719a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800719e:	441a      	add	r2, r3
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	641a      	str	r2, [r3, #64]	; 0x40
                SDO->ODF_arg.dataLength = CO_OD_getLength(SDO, SDO->entryNo, SDO->ODF_arg.subIndex) - len;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	8f59      	ldrh	r1, [r3, #58]	; 0x3a
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80071ae:	461a      	mov	r2, r3
 80071b0:	68f8      	ldr	r0, [r7, #12]
 80071b2:	f7fe ffb4 	bl	800611e <CO_OD_getLength>
 80071b6:	4603      	mov	r3, r0
 80071b8:	461a      	mov	r2, r3
 80071ba:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80071be:	1ad3      	subs	r3, r2, r3
 80071c0:	b29a      	uxth	r2, r3
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48

                /* read next data from Object dictionary function */
                abortCode = CO_SDO_readOD(SDO, CO_SDO_BUFFER_SIZE);
 80071c8:	2120      	movs	r1, #32
 80071ca:	68f8      	ldr	r0, [r7, #12]
 80071cc:	f7ff f960 	bl	8006490 <CO_SDO_readOD>
 80071d0:	62f8      	str	r0, [r7, #44]	; 0x2c
                if(abortCode != 0U){
 80071d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d006      	beq.n	80071e6 <CO_SDO_process+0xaba>
                    CO_SDO_abort(SDO, abortCode);
 80071d8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80071da:	68f8      	ldr	r0, [r7, #12]
 80071dc:	f7ff fa6a 	bl	80066b4 <CO_SDO_abort>
                    return -1;
 80071e0:	f04f 33ff 	mov.w	r3, #4294967295
 80071e4:	e303      	b.n	80077ee <CO_SDO_process+0x10c2>
                }

                /* return to the original data buffer */
                SDO->ODF_arg.data -= len;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80071ea:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80071ee:	425b      	negs	r3, r3
 80071f0:	441a      	add	r2, r3
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	641a      	str	r2, [r3, #64]	; 0x40
                SDO->ODF_arg.dataLength +=  len;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80071fc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007200:	4413      	add	r3, r2
 8007202:	b29a      	uxth	r2, r3
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                SDO->bufferOffset = 0;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	2200      	movs	r2, #0
 800720e:	871a      	strh	r2, [r3, #56]	; 0x38

                /* re-calculate the length */
                len = SDO->ODF_arg.dataLength;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8007216:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
                if(len > 7U) len = 7U;
 800721a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800721e:	2b07      	cmp	r3, #7
 8007220:	d902      	bls.n	8007228 <CO_SDO_process+0xafc>
 8007222:	2307      	movs	r3, #7
 8007224:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            }

            /* fill response data bytes */
            for(i=0U; i<len; i++)
 8007228:	2300      	movs	r3, #0
 800722a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800722e:	e016      	b.n	800725e <CO_SDO_process+0xb32>
                SDO->CANtxBuff->data[i+1] = SDO->ODF_arg.data[SDO->bufferOffset++];
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8007238:	1c59      	adds	r1, r3, #1
 800723a:	b288      	uxth	r0, r1
 800723c:	68f9      	ldr	r1, [r7, #12]
 800723e:	8708      	strh	r0, [r1, #56]	; 0x38
 8007240:	18d1      	adds	r1, r2, r3
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8007246:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800724a:	3301      	adds	r3, #1
 800724c:	7809      	ldrb	r1, [r1, #0]
 800724e:	4413      	add	r3, r2
 8007250:	460a      	mov	r2, r1
 8007252:	715a      	strb	r2, [r3, #5]
            for(i=0U; i<len; i++)
 8007254:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007258:	3301      	adds	r3, #1
 800725a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800725e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8007262:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007266:	429a      	cmp	r2, r3
 8007268:	d3e2      	bcc.n	8007230 <CO_SDO_process+0xb04>

            /* first response byte */
            SDO->CANtxBuff->data[0] = 0x00 | (SDO->sequence ? 0x10 : 0x00) | ((7-len)<<1);
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8007270:	2b00      	cmp	r3, #0
 8007272:	d001      	beq.n	8007278 <CO_SDO_process+0xb4c>
 8007274:	2210      	movs	r2, #16
 8007276:	e000      	b.n	800727a <CO_SDO_process+0xb4e>
 8007278:	2200      	movs	r2, #0
 800727a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800727e:	f1c3 0307 	rsb	r3, r3, #7
 8007282:	005b      	lsls	r3, r3, #1
 8007284:	b25b      	sxtb	r3, r3
 8007286:	4313      	orrs	r3, r2
 8007288:	b25a      	sxtb	r2, r3
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800728e:	b2d2      	uxtb	r2, r2
 8007290:	715a      	strb	r2, [r3, #5]
            SDO->sequence = (SDO->sequence) ? 0 : 1;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8007298:	2b00      	cmp	r3, #0
 800729a:	bf0c      	ite	eq
 800729c:	2301      	moveq	r3, #1
 800729e:	2300      	movne	r3, #0
 80072a0:	b2db      	uxtb	r3, r3
 80072a2:	461a      	mov	r2, r3
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62

            /* verify end of transfer */
            if((SDO->bufferOffset == SDO->ODF_arg.dataLength) && (SDO->ODF_arg.lastSegment)){
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80072b4:	429a      	cmp	r2, r3
 80072b6:	d111      	bne.n	80072dc <CO_SDO_process+0xbb0>
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d00c      	beq.n	80072dc <CO_SDO_process+0xbb0>
                SDO->CANtxBuff->data[0] |= 0x01;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80072c6:	795a      	ldrb	r2, [r3, #5]
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80072cc:	f042 0201 	orr.w	r2, r2, #1
 80072d0:	b2d2      	uxtb	r2, r2
 80072d2:	715a      	strb	r2, [r3, #5]
                SDO->state = CO_SDO_ST_IDLE;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            }

            /* send response */
            sendResponse = true;
 80072dc:	2301      	movs	r3, #1
 80072de:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 80072e2:	e26c      	b.n	80077be <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_UPLOAD_BL_INITIATE:{
            /* default response */
            SDO->CANtxBuff->data[1] = SDO->CANrxData[1];
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80072e8:	68fa      	ldr	r2, [r7, #12]
 80072ea:	7852      	ldrb	r2, [r2, #1]
 80072ec:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = SDO->CANrxData[2];
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80072f2:	68fa      	ldr	r2, [r7, #12]
 80072f4:	7892      	ldrb	r2, [r2, #2]
 80072f6:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->CANrxData[3];
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80072fc:	68fa      	ldr	r2, [r7, #12]
 80072fe:	78d2      	ldrb	r2, [r2, #3]
 8007300:	721a      	strb	r2, [r3, #8]

            /* calculate CRC, if enabled */
            if((SDO->CANrxData[0] & 0x04U) != 0U){
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	781b      	ldrb	r3, [r3, #0]
 8007306:	f003 0304 	and.w	r3, r3, #4
 800730a:	2b00      	cmp	r3, #0
 800730c:	d012      	beq.n	8007334 <CO_SDO_process+0xc08>
                SDO->crcEnabled = true;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	2201      	movs	r2, #1
 8007312:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
                SDO->crc = crc16_ccitt(SDO->ODF_arg.data, SDO->ODF_arg.dataLength, 0);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8007320:	2200      	movs	r2, #0
 8007322:	4619      	mov	r1, r3
 8007324:	f001 f95a 	bl	80085dc <crc16_ccitt>
 8007328:	4603      	mov	r3, r0
 800732a:	461a      	mov	r2, r3
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8007332:	e007      	b.n	8007344 <CO_SDO_process+0xc18>
            }
            else{
                SDO->crcEnabled = false;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	2200      	movs	r2, #0
 8007338:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
                SDO->crc = 0;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2200      	movs	r2, #0
 8007340:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
            }

            /* Number of segments per block */
            SDO->blksize = SDO->CANrxData[4];
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	791a      	ldrb	r2, [r3, #4]
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66

            /* verify client subcommand */
            if((SDO->CANrxData[0]&0x03U) != 0x00U){
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	781b      	ldrb	r3, [r3, #0]
 8007352:	f003 0303 	and.w	r3, r3, #3
 8007356:	2b00      	cmp	r3, #0
 8007358:	d006      	beq.n	8007368 <CO_SDO_process+0xc3c>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 800735a:	499e      	ldr	r1, [pc, #632]	; (80075d4 <CO_SDO_process+0xea8>)
 800735c:	68f8      	ldr	r0, [r7, #12]
 800735e:	f7ff f9a9 	bl	80066b4 <CO_SDO_abort>
                return -1;
 8007362:	f04f 33ff 	mov.w	r3, #4294967295
 8007366:	e242      	b.n	80077ee <CO_SDO_process+0x10c2>
            }

            /* verify blksize and if SDO data buffer is large enough */
            if((SDO->blksize < 1U) || (SDO->blksize > 127U) ||
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 800736e:	2b00      	cmp	r3, #0
 8007370:	d016      	beq.n	80073a0 <CO_SDO_process+0xc74>
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8007378:	b25b      	sxtb	r3, r3
 800737a:	2b00      	cmp	r3, #0
 800737c:	db10      	blt.n	80073a0 <CO_SDO_process+0xc74>
               (((SDO->blksize*7U) > SDO->ODF_arg.dataLength) && (!SDO->ODF_arg.lastSegment))){
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8007384:	461a      	mov	r2, r3
 8007386:	4613      	mov	r3, r2
 8007388:	00db      	lsls	r3, r3, #3
 800738a:	1a9b      	subs	r3, r3, r2
 800738c:	68fa      	ldr	r2, [r7, #12]
 800738e:	f8b2 2048 	ldrh.w	r2, [r2, #72]	; 0x48
            if((SDO->blksize < 1U) || (SDO->blksize > 127U) ||
 8007392:	4293      	cmp	r3, r2
 8007394:	d90b      	bls.n	80073ae <CO_SDO_process+0xc82>
               (((SDO->blksize*7U) > SDO->ODF_arg.dataLength) && (!SDO->ODF_arg.lastSegment))){
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800739c:	2b00      	cmp	r3, #0
 800739e:	d106      	bne.n	80073ae <CO_SDO_process+0xc82>
                CO_SDO_abort(SDO, CO_SDO_AB_BLOCK_SIZE); /* Invalid block size (block mode only). */
 80073a0:	498d      	ldr	r1, [pc, #564]	; (80075d8 <CO_SDO_process+0xeac>)
 80073a2:	68f8      	ldr	r0, [r7, #12]
 80073a4:	f7ff f986 	bl	80066b4 <CO_SDO_abort>
                return -1;
 80073a8:	f04f 33ff 	mov.w	r3, #4294967295
 80073ac:	e21f      	b.n	80077ee <CO_SDO_process+0x10c2>
            }

            /* indicate data size, if known */
            if(SDO->ODF_arg.dataLengthTotal != 0U){
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d010      	beq.n	80073d8 <CO_SDO_process+0xcac>
                uint32_t len = SDO->ODF_arg.dataLengthTotal;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073ba:	617b      	str	r3, [r7, #20]
                CO_memcpySwap4(&SDO->CANtxBuff->data[4], &len);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80073c0:	3309      	adds	r3, #9
 80073c2:	f107 0214 	add.w	r2, r7, #20
 80073c6:	4611      	mov	r1, r2
 80073c8:	4618      	mov	r0, r3
 80073ca:	f7fe fc46 	bl	8005c5a <CO_memcpySwap4>
                SDO->CANtxBuff->data[0] = 0xC6U;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80073d2:	22c6      	movs	r2, #198	; 0xc6
 80073d4:	715a      	strb	r2, [r3, #5]
 80073d6:	e003      	b.n	80073e0 <CO_SDO_process+0xcb4>
            }
            else{
                SDO->CANtxBuff->data[0] = 0xC4U;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80073dc:	22c4      	movs	r2, #196	; 0xc4
 80073de:	715a      	strb	r2, [r3, #5]
            }

            /* send response */
            SDO->state = CO_SDO_ST_UPLOAD_BL_INITIATE_2;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	2225      	movs	r2, #37	; 0x25
 80073e4:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            sendResponse = true;
 80073e8:	2301      	movs	r3, #1
 80073ea:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 80073ee:	e1e6      	b.n	80077be <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_UPLOAD_BL_INITIATE_2:{
            /* verify client command specifier and subcommand */
            if((SDO->CANrxData[0]&0xE3U) != 0xA3U){
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	781b      	ldrb	r3, [r3, #0]
 80073f4:	f003 03e3 	and.w	r3, r3, #227	; 0xe3
 80073f8:	2ba3      	cmp	r3, #163	; 0xa3
 80073fa:	d006      	beq.n	800740a <CO_SDO_process+0xcde>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 80073fc:	4975      	ldr	r1, [pc, #468]	; (80075d4 <CO_SDO_process+0xea8>)
 80073fe:	68f8      	ldr	r0, [r7, #12]
 8007400:	f7ff f958 	bl	80066b4 <CO_SDO_abort>
                return -1;
 8007404:	f04f 33ff 	mov.w	r3, #4294967295
 8007408:	e1f1      	b.n	80077ee <CO_SDO_process+0x10c2>
            }

            SDO->bufferOffset = 0;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	2200      	movs	r2, #0
 800740e:	871a      	strh	r2, [r3, #56]	; 0x38
            SDO->sequence = 0;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	2200      	movs	r2, #0
 8007414:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
            SDO->endOfTransfer = false;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2200      	movs	r2, #0
 800741c:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
            SDO->CANrxNew = false;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2200      	movs	r2, #0
 8007424:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
            SDO->state = CO_SDO_ST_UPLOAD_BL_SUBBLOCK;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2226      	movs	r2, #38	; 0x26
 800742c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            /* continue in next case */
        }

        case CO_SDO_ST_UPLOAD_BL_SUBBLOCK:{
            /* is block confirmation received */
            if(SDO->CANrxNew){
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8007436:	2b00      	cmp	r3, #0
 8007438:	f000 8121 	beq.w	800767e <CO_SDO_process+0xf52>
                uint8_t ackseq;
                uint16_t j;

                /* verify client command specifier and subcommand */
                if((SDO->CANrxData[0]&0xE3U) != 0xA2U){
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	781b      	ldrb	r3, [r3, #0]
 8007440:	f003 03e3 	and.w	r3, r3, #227	; 0xe3
 8007444:	2ba2      	cmp	r3, #162	; 0xa2
 8007446:	d006      	beq.n	8007456 <CO_SDO_process+0xd2a>
                    CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 8007448:	4962      	ldr	r1, [pc, #392]	; (80075d4 <CO_SDO_process+0xea8>)
 800744a:	68f8      	ldr	r0, [r7, #12]
 800744c:	f7ff f932 	bl	80066b4 <CO_SDO_abort>
                    return -1;
 8007450:	f04f 33ff 	mov.w	r3, #4294967295
 8007454:	e1cb      	b.n	80077ee <CO_SDO_process+0x10c2>
                }

                ackseq = SDO->CANrxData[1];   /* sequence number of the last segment, that was received correctly. */
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	785b      	ldrb	r3, [r3, #1]
 800745a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

                /* verify if response is too early */
                if(ackseq > SDO->sequence){
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8007464:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8007468:	429a      	cmp	r2, r3
 800746a:	d906      	bls.n	800747a <CO_SDO_process+0xd4e>
                    CO_SDO_abort(SDO, CO_SDO_AB_SEQ_NUM); /* Invalid sequence */
 800746c:	495b      	ldr	r1, [pc, #364]	; (80075dc <CO_SDO_process+0xeb0>)
 800746e:	68f8      	ldr	r0, [r7, #12]
 8007470:	f7ff f920 	bl	80066b4 <CO_SDO_abort>
                    return -1;
 8007474:	f04f 33ff 	mov.w	r3, #4294967295
 8007478:	e1b9      	b.n	80077ee <CO_SDO_process+0x10c2>
                }

                /* end of transfer */
                if((SDO->endOfTransfer) && (ackseq == SDO->blksize)){
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 8007480:	2b00      	cmp	r3, #0
 8007482:	d02a      	beq.n	80074da <CO_SDO_process+0xdae>
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 800748a:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800748e:	429a      	cmp	r2, r3
 8007490:	d123      	bne.n	80074da <CO_SDO_process+0xdae>
                    /* first response byte */
                    SDO->CANtxBuff->data[0] = 0xC1 | ((7 - SDO->lastLen) << 2);
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8007498:	f1c3 0307 	rsb	r3, r3, #7
 800749c:	009b      	lsls	r3, r3, #2
 800749e:	b25b      	sxtb	r3, r3
 80074a0:	f063 033e 	orn	r3, r3, #62	; 0x3e
 80074a4:	b25a      	sxtb	r2, r3
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80074aa:	b2d2      	uxtb	r2, r2
 80074ac:	715a      	strb	r2, [r3, #5]

                    /* CRC */
                    if(SDO->crcEnabled)
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d008      	beq.n	80074ca <CO_SDO_process+0xd9e>
                        CO_memcpySwap2(&SDO->CANtxBuff->data[1], &SDO->crc);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80074bc:	1d9a      	adds	r2, r3, #6
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	3368      	adds	r3, #104	; 0x68
 80074c2:	4619      	mov	r1, r3
 80074c4:	4610      	mov	r0, r2
 80074c6:	f7fe fbb0 	bl	8005c2a <CO_memcpySwap2>

                    SDO->state = CO_SDO_ST_UPLOAD_BL_END;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2227      	movs	r2, #39	; 0x27
 80074ce:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

                    /* send response */
                    sendResponse = true;
 80074d2:	2301      	movs	r3, #1
 80074d4:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
                    break;
 80074d8:	e171      	b.n	80077be <CO_SDO_process+0x1092>
                }

                /* move remaining data to the beginning */
                for(i=ackseq*7, j=0; i<SDO->ODF_arg.dataLength; i++, j++)
 80074da:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80074de:	b29b      	uxth	r3, r3
 80074e0:	461a      	mov	r2, r3
 80074e2:	00d2      	lsls	r2, r2, #3
 80074e4:	1ad3      	subs	r3, r2, r3
 80074e6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80074ea:	2300      	movs	r3, #0
 80074ec:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80074ee:	e012      	b.n	8007516 <CO_SDO_process+0xdea>
                    SDO->ODF_arg.data[j] = SDO->ODF_arg.data[i];
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80074f4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80074f8:	441a      	add	r2, r3
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80074fe:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8007500:	440b      	add	r3, r1
 8007502:	7812      	ldrb	r2, [r2, #0]
 8007504:	701a      	strb	r2, [r3, #0]
                for(i=ackseq*7, j=0; i<SDO->ODF_arg.dataLength; i++, j++)
 8007506:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800750a:	3301      	adds	r3, #1
 800750c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8007510:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8007512:	3301      	adds	r3, #1
 8007514:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800751c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8007520:	429a      	cmp	r2, r3
 8007522:	d3e5      	bcc.n	80074f0 <CO_SDO_process+0xdc4>

                /* set remaining data length in buffer */
                SDO->ODF_arg.dataLength -= ackseq * 7U;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800752a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800752e:	b29b      	uxth	r3, r3
 8007530:	4619      	mov	r1, r3
 8007532:	00c9      	lsls	r1, r1, #3
 8007534:	1acb      	subs	r3, r1, r3
 8007536:	b29b      	uxth	r3, r3
 8007538:	1ad3      	subs	r3, r2, r3
 800753a:	b29a      	uxth	r2, r3
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48

                /* new block size */
                SDO->blksize = SDO->CANrxData[2];
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	789a      	ldrb	r2, [r3, #2]
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66

                /* If data type is domain, re-fill the data buffer if necessary and indicated so. */
                if((SDO->ODF_arg.ODdataStorage == 0) && (SDO->ODF_arg.dataLength < (SDO->blksize*7U)) && (!SDO->ODF_arg.lastSegment)){
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007550:	2b00      	cmp	r3, #0
 8007552:	d16d      	bne.n	8007630 <CO_SDO_process+0xf04>
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800755a:	4619      	mov	r1, r3
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8007562:	461a      	mov	r2, r3
 8007564:	4613      	mov	r3, r2
 8007566:	00db      	lsls	r3, r3, #3
 8007568:	1a9b      	subs	r3, r3, r2
 800756a:	4299      	cmp	r1, r3
 800756c:	d260      	bcs.n	8007630 <CO_SDO_process+0xf04>
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8007574:	2b00      	cmp	r3, #0
 8007576:	d15b      	bne.n	8007630 <CO_SDO_process+0xf04>
                    /* move the beginning of the data buffer */
                    len = SDO->ODF_arg.dataLength; /* length of valid data in buffer */
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800757e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
                    SDO->ODF_arg.data += len;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007586:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800758a:	441a      	add	r2, r3
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	641a      	str	r2, [r3, #64]	; 0x40
                    SDO->ODF_arg.dataLength = CO_OD_getLength(SDO, SDO->entryNo, SDO->ODF_arg.subIndex) - len;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	8f59      	ldrh	r1, [r3, #58]	; 0x3a
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800759a:	461a      	mov	r2, r3
 800759c:	68f8      	ldr	r0, [r7, #12]
 800759e:	f7fe fdbe 	bl	800611e <CO_OD_getLength>
 80075a2:	4603      	mov	r3, r0
 80075a4:	461a      	mov	r2, r3
 80075a6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80075aa:	1ad3      	subs	r3, r2, r3
 80075ac:	b29a      	uxth	r2, r3
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48

                    /* read next data from Object dictionary function */
                    abortCode = CO_SDO_readOD(SDO, CO_SDO_BUFFER_SIZE);
 80075b4:	2120      	movs	r1, #32
 80075b6:	68f8      	ldr	r0, [r7, #12]
 80075b8:	f7fe ff6a 	bl	8006490 <CO_SDO_readOD>
 80075bc:	62f8      	str	r0, [r7, #44]	; 0x2c
                    if(abortCode != 0U){
 80075be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d00d      	beq.n	80075e0 <CO_SDO_process+0xeb4>
                        CO_SDO_abort(SDO, abortCode);
 80075c4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80075c6:	68f8      	ldr	r0, [r7, #12]
 80075c8:	f7ff f874 	bl	80066b4 <CO_SDO_abort>
                        return -1;
 80075cc:	f04f 33ff 	mov.w	r3, #4294967295
 80075d0:	e10d      	b.n	80077ee <CO_SDO_process+0x10c2>
 80075d2:	bf00      	nop
 80075d4:	05040001 	.word	0x05040001
 80075d8:	05040002 	.word	0x05040002
 80075dc:	05040003 	.word	0x05040003
                    }

                    /* calculate CRC on next bytes, if enabled */
                    if(SDO->crcEnabled){
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d010      	beq.n	800760c <CO_SDO_process+0xee0>
                        SDO->crc = crc16_ccitt(SDO->ODF_arg.data, SDO->ODF_arg.dataLength, SDO->crc);
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80075f4:	4619      	mov	r1, r3
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80075fc:	461a      	mov	r2, r3
 80075fe:	f000 ffed 	bl	80085dc <crc16_ccitt>
 8007602:	4603      	mov	r3, r0
 8007604:	461a      	mov	r2, r3
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
                    }

                  /* return to the original data buffer */
                    SDO->ODF_arg.data -= len;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007610:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007614:	425b      	negs	r3, r3
 8007616:	441a      	add	r2, r3
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	641a      	str	r2, [r3, #64]	; 0x40
                    SDO->ODF_arg.dataLength +=  len;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8007622:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007626:	4413      	add	r3, r2
 8007628:	b29a      	uxth	r2, r3
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                }

                /* verify if SDO data buffer is large enough */
                if(((SDO->blksize*7U) > SDO->ODF_arg.dataLength) && (!SDO->ODF_arg.lastSegment)){
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8007636:	461a      	mov	r2, r3
 8007638:	4613      	mov	r3, r2
 800763a:	00db      	lsls	r3, r3, #3
 800763c:	1a9b      	subs	r3, r3, r2
 800763e:	68fa      	ldr	r2, [r7, #12]
 8007640:	f8b2 2048 	ldrh.w	r2, [r2, #72]	; 0x48
 8007644:	4293      	cmp	r3, r2
 8007646:	d90b      	bls.n	8007660 <CO_SDO_process+0xf34>
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800764e:	2b00      	cmp	r3, #0
 8007650:	d106      	bne.n	8007660 <CO_SDO_process+0xf34>
                    CO_SDO_abort(SDO, CO_SDO_AB_BLOCK_SIZE); /* Invalid block size (block mode only). */
 8007652:	4969      	ldr	r1, [pc, #420]	; (80077f8 <CO_SDO_process+0x10cc>)
 8007654:	68f8      	ldr	r0, [r7, #12]
 8007656:	f7ff f82d 	bl	80066b4 <CO_SDO_abort>
                    return -1;
 800765a:	f04f 33ff 	mov.w	r3, #4294967295
 800765e:	e0c6      	b.n	80077ee <CO_SDO_process+0x10c2>
                }

                SDO->bufferOffset = 0U;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	2200      	movs	r2, #0
 8007664:	871a      	strh	r2, [r3, #56]	; 0x38
                SDO->sequence = 0U;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2200      	movs	r2, #0
 800766a:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
                SDO->endOfTransfer = false;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	2200      	movs	r2, #0
 8007672:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b

                /* clear flag here */
                SDO->CANrxNew = false;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	2200      	movs	r2, #0
 800767a:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
            }

            /* return, if all segments was already transfered or on end of transfer */
            if((SDO->sequence == SDO->blksize) || (SDO->endOfTransfer)){
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	f893 2062 	ldrb.w	r2, [r3, #98]	; 0x62
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 800768a:	429a      	cmp	r2, r3
 800768c:	d004      	beq.n	8007698 <CO_SDO_process+0xf6c>
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 8007694:	2b00      	cmp	r3, #0
 8007696:	d001      	beq.n	800769c <CO_SDO_process+0xf70>
                return 1;/* don't clear the SDO->CANrxNew flag, so return directly */
 8007698:	2301      	movs	r3, #1
 800769a:	e0a8      	b.n	80077ee <CO_SDO_process+0x10c2>
            }

            /* reset timeout */
            SDO->timeoutTimer = 0;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	2200      	movs	r2, #0
 80076a0:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

            /* calculate length to be sent */
            len = SDO->ODF_arg.dataLength - SDO->bufferOffset;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80076ae:	1ad3      	subs	r3, r2, r3
 80076b0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            if(len > 7U){
 80076b4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80076b8:	2b07      	cmp	r3, #7
 80076ba:	d902      	bls.n	80076c2 <CO_SDO_process+0xf96>
                len = 7U;
 80076bc:	2307      	movs	r3, #7
 80076be:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            }

            /* fill response data bytes */
            for(i=0U; i<len; i++){
 80076c2:	2300      	movs	r3, #0
 80076c4:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80076c8:	e016      	b.n	80076f8 <CO_SDO_process+0xfcc>
                SDO->CANtxBuff->data[i+1] = SDO->ODF_arg.data[SDO->bufferOffset++];
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80076d2:	1c59      	adds	r1, r3, #1
 80076d4:	b288      	uxth	r0, r1
 80076d6:	68f9      	ldr	r1, [r7, #12]
 80076d8:	8708      	strh	r0, [r1, #56]	; 0x38
 80076da:	18d1      	adds	r1, r2, r3
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 80076e0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80076e4:	3301      	adds	r3, #1
 80076e6:	7809      	ldrb	r1, [r1, #0]
 80076e8:	4413      	add	r3, r2
 80076ea:	460a      	mov	r2, r1
 80076ec:	715a      	strb	r2, [r3, #5]
            for(i=0U; i<len; i++){
 80076ee:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80076f2:	3301      	adds	r3, #1
 80076f4:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80076f8:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80076fc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007700:	429a      	cmp	r2, r3
 8007702:	d3e2      	bcc.n	80076ca <CO_SDO_process+0xf9e>
            }

            /* first response byte */
            SDO->CANtxBuff->data[0] = ++SDO->sequence;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800770a:	3301      	adds	r3, #1
 800770c:	b2da      	uxtb	r2, r3
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007718:	68fa      	ldr	r2, [r7, #12]
 800771a:	f892 2062 	ldrb.w	r2, [r2, #98]	; 0x62
 800771e:	715a      	strb	r2, [r3, #5]

            /* verify end of transfer */
            if((SDO->bufferOffset == SDO->ODF_arg.dataLength) && (SDO->ODF_arg.lastSegment)){
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800772a:	429a      	cmp	r2, r3
 800772c:	d11d      	bne.n	800776a <CO_SDO_process+0x103e>
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8007734:	2b00      	cmp	r3, #0
 8007736:	d018      	beq.n	800776a <CO_SDO_process+0x103e>
                SDO->CANtxBuff->data[0] |= 0x80;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800773c:	795a      	ldrb	r2, [r3, #5]
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007742:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007746:	b2d2      	uxtb	r2, r2
 8007748:	715a      	strb	r2, [r3, #5]
                SDO->lastLen = len;
 800774a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800774e:	b2da      	uxtb	r2, r3
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
                SDO->blksize = SDO->sequence;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	f893 2062 	ldrb.w	r2, [r3, #98]	; 0x62
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
                SDO->endOfTransfer = true;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	2201      	movs	r2, #1
 8007766:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
            }

            /* send response */
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007772:	4619      	mov	r1, r3
 8007774:	4610      	mov	r0, r2
 8007776:	f000 fd5b 	bl	8008230 <CO_CANsend>

            /* Set timerNext_ms to 0 to inform OS to call this function again without delay. */
            if(timerNext_ms != NULL){
 800777a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800777c:	2b00      	cmp	r3, #0
 800777e:	d002      	beq.n	8007786 <CO_SDO_process+0x105a>
                *timerNext_ms = 0;
 8007780:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007782:	2200      	movs	r2, #0
 8007784:	801a      	strh	r2, [r3, #0]
            }

            /* don't clear the SDO->CANrxNew flag, so return directly */
            return 1;
 8007786:	2301      	movs	r3, #1
 8007788:	e031      	b.n	80077ee <CO_SDO_process+0x10c2>
        }

        case CO_SDO_ST_UPLOAD_BL_END:{
            /* verify client command specifier */
            if((SDO->CANrxData[0]&0xE1U) != 0xA1U){
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	781b      	ldrb	r3, [r3, #0]
 800778e:	f003 03e1 	and.w	r3, r3, #225	; 0xe1
 8007792:	2ba1      	cmp	r3, #161	; 0xa1
 8007794:	d006      	beq.n	80077a4 <CO_SDO_process+0x1078>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 8007796:	4919      	ldr	r1, [pc, #100]	; (80077fc <CO_SDO_process+0x10d0>)
 8007798:	68f8      	ldr	r0, [r7, #12]
 800779a:	f7fe ff8b 	bl	80066b4 <CO_SDO_abort>
                return -1;
 800779e:	f04f 33ff 	mov.w	r3, #4294967295
 80077a2:	e024      	b.n	80077ee <CO_SDO_process+0x10c2>
            }

            SDO->state = CO_SDO_ST_IDLE;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	2200      	movs	r2, #0
 80077a8:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            break;
 80077ac:	e007      	b.n	80077be <CO_SDO_process+0x1092>
        }

        default:{
            CO_SDO_abort(SDO, CO_SDO_AB_DEVICE_INCOMPAT);/* general internal incompatibility in the device */
 80077ae:	4914      	ldr	r1, [pc, #80]	; (8007800 <CO_SDO_process+0x10d4>)
 80077b0:	68f8      	ldr	r0, [r7, #12]
 80077b2:	f7fe ff7f 	bl	80066b4 <CO_SDO_abort>
            return -1;
 80077b6:	f04f 33ff 	mov.w	r3, #4294967295
 80077ba:	e018      	b.n	80077ee <CO_SDO_process+0x10c2>
            break;
 80077bc:	bf00      	nop
        }
    }

    /* free buffer and send message */
    SDO->CANrxNew = false;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	2200      	movs	r2, #0
 80077c2:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
    if(sendResponse) {
 80077c6:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d007      	beq.n	80077de <CO_SDO_process+0x10b2>
        CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80077d6:	4619      	mov	r1, r3
 80077d8:	4610      	mov	r0, r2
 80077da:	f000 fd29 	bl	8008230 <CO_CANsend>
    }

    if(SDO->state != CO_SDO_ST_IDLE){
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d001      	beq.n	80077ec <CO_SDO_process+0x10c0>
        return 1;
 80077e8:	2301      	movs	r3, #1
 80077ea:	e000      	b.n	80077ee <CO_SDO_process+0x10c2>
    }

    return 0;
 80077ec:	2300      	movs	r3, #0
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	374c      	adds	r7, #76	; 0x4c
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd90      	pop	{r4, r7, pc}
 80077f6:	bf00      	nop
 80077f8:	05040002 	.word	0x05040002
 80077fc:	05040001 	.word	0x05040001
 8007800:	06040047 	.word	0x06040047

08007804 <CO_SYNC_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_SYNC_receive(void *object, const CO_CANrxMsg_t *msg){
 8007804:	b480      	push	{r7}
 8007806:	b085      	sub	sp, #20
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
 800780c:	6039      	str	r1, [r7, #0]
    CO_SYNC_t *SYNC;
    uint8_t operState;

    SYNC = (CO_SYNC_t*)object;   /* this is the correct pointer type of the first argument */
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	60fb      	str	r3, [r7, #12]
    operState = *SYNC->operatingState;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	781b      	ldrb	r3, [r3, #0]
 8007818:	72fb      	strb	r3, [r7, #11]

    if((operState == CO_NMT_OPERATIONAL) || (operState == CO_NMT_PRE_OPERATIONAL)){
 800781a:	7afb      	ldrb	r3, [r7, #11]
 800781c:	2b05      	cmp	r3, #5
 800781e:	d002      	beq.n	8007826 <CO_SYNC_receive+0x22>
 8007820:	7afb      	ldrb	r3, [r7, #11]
 8007822:	2b7f      	cmp	r3, #127	; 0x7f
 8007824:	d13b      	bne.n	800789e <CO_SYNC_receive+0x9a>
        if(SYNC->counterOverflowValue == 0){
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	7d1b      	ldrb	r3, [r3, #20]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d112      	bne.n	8007854 <CO_SYNC_receive+0x50>
            if(msg->DLC == 0U){
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d103      	bne.n	8007840 <CO_SYNC_receive+0x3c>
                SYNC->CANrxNew = true;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	2201      	movs	r2, #1
 800783c:	759a      	strb	r2, [r3, #22]
 800783e:	e020      	b.n	8007882 <CO_SYNC_receive+0x7e>
            }
            else{
                SYNC->receiveError = (uint16_t)msg->DLC | 0x0100U;
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007846:	b29b      	uxth	r3, r3
 8007848:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800784c:	b29a      	uxth	r2, r3
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	841a      	strh	r2, [r3, #32]
 8007852:	e016      	b.n	8007882 <CO_SYNC_receive+0x7e>
            }
        }
        else{
            if(msg->DLC == 1U){
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	f893 3020 	ldrb.w	r3, [r3, #32]
 800785a:	2b01      	cmp	r3, #1
 800785c:	d108      	bne.n	8007870 <CO_SYNC_receive+0x6c>
                SYNC->counter = msg->data[0];
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	761a      	strb	r2, [r3, #24]
                SYNC->CANrxNew = true;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	2201      	movs	r2, #1
 800786c:	759a      	strb	r2, [r3, #22]
 800786e:	e008      	b.n	8007882 <CO_SYNC_receive+0x7e>
            }
            else{
                SYNC->receiveError = (uint16_t)msg->DLC | 0x0200U;
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007876:	b29b      	uxth	r3, r3
 8007878:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800787c:	b29a      	uxth	r2, r3
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	841a      	strh	r2, [r3, #32]
            }
        }
        if(SYNC->CANrxNew) {
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	7d9b      	ldrb	r3, [r3, #22]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d009      	beq.n	800789e <CO_SYNC_receive+0x9a>
            SYNC->CANrxToggle = SYNC->CANrxToggle ? false : true;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	7ddb      	ldrb	r3, [r3, #23]
 800788e:	2b00      	cmp	r3, #0
 8007890:	bf0c      	ite	eq
 8007892:	2301      	moveq	r3, #1
 8007894:	2300      	movne	r3, #0
 8007896:	b2db      	uxtb	r3, r3
 8007898:	461a      	mov	r2, r3
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	75da      	strb	r2, [r3, #23]
        }
    }
}
 800789e:	bf00      	nop
 80078a0:	3714      	adds	r7, #20
 80078a2:	46bd      	mov	sp, r7
 80078a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a8:	4770      	bx	lr
	...

080078ac <CO_ODF_1005>:
/*
 * Function for accessing _COB ID SYNC Message_ (index 0x1005) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_1005(CO_ODF_arg_t *ODF_arg){
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b08a      	sub	sp, #40	; 0x28
 80078b0:	af04      	add	r7, sp, #16
 80078b2:	6078      	str	r0, [r7, #4]
    CO_SYNC_t *SYNC;
    uint32_t value;
    CO_SDO_abortCode_t ret = CO_SDO_AB_NONE;
 80078b4:	2300      	movs	r3, #0
 80078b6:	617b      	str	r3, [r7, #20]

    SYNC = (CO_SYNC_t*) ODF_arg->object;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	60fb      	str	r3, [r7, #12]
    value = CO_getUint32(ODF_arg->data);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	685b      	ldr	r3, [r3, #4]
 80078c2:	4618      	mov	r0, r3
 80078c4:	f7fe f97e 	bl	8005bc4 <CO_getUint32>
 80078c8:	60b8      	str	r0, [r7, #8]

    if(!ODF_arg->reading){
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	7ddb      	ldrb	r3, [r3, #23]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d159      	bne.n	8007986 <CO_ODF_1005+0xda>
        uint8_t configureSyncProducer = 0;
 80078d2:	2300      	movs	r3, #0
 80078d4:	74fb      	strb	r3, [r7, #19]

        /* only 11-bit CAN identifier is supported */
        if(value & 0x20000000UL){
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d002      	beq.n	80078e6 <CO_ODF_1005+0x3a>
            ret = CO_SDO_AB_INVALID_VALUE;
 80078e0:	4b2b      	ldr	r3, [pc, #172]	; (8007990 <CO_ODF_1005+0xe4>)
 80078e2:	617b      	str	r3, [r7, #20]
 80078e4:	e00d      	b.n	8007902 <CO_ODF_1005+0x56>
        }
        else{
            /* is 'generate Sync messge' bit set? */
            if(value & 0x40000000UL){
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d008      	beq.n	8007902 <CO_ODF_1005+0x56>
                /* if bit was set before, value can not be changed */
                if(SYNC->isProducer){
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	7a1b      	ldrb	r3, [r3, #8]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d002      	beq.n	80078fe <CO_ODF_1005+0x52>
                    ret = CO_SDO_AB_DATA_DEV_STATE;
 80078f8:	4b26      	ldr	r3, [pc, #152]	; (8007994 <CO_ODF_1005+0xe8>)
 80078fa:	617b      	str	r3, [r7, #20]
 80078fc:	e001      	b.n	8007902 <CO_ODF_1005+0x56>
                }
                else{
                    configureSyncProducer = 1;
 80078fe:	2301      	movs	r3, #1
 8007900:	74fb      	strb	r3, [r7, #19]
                }
            }
        }

        /* configure sync producer and consumer */
        if(ret == CO_SDO_AB_NONE){
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d13e      	bne.n	8007986 <CO_ODF_1005+0xda>
            SYNC->COB_ID = (uint16_t)(value & 0x7FFU);
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	b29b      	uxth	r3, r3
 800790c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007910:	b29a      	uxth	r2, r3
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	815a      	strh	r2, [r3, #10]

            if(configureSyncProducer){
 8007916:	7cfb      	ldrb	r3, [r7, #19]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d021      	beq.n	8007960 <CO_ODF_1005+0xb4>
                uint8_t len = 0U;
 800791c:	2300      	movs	r3, #0
 800791e:	74bb      	strb	r3, [r7, #18]
                if(SYNC->counterOverflowValue != 0U){
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	7d1b      	ldrb	r3, [r3, #20]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d007      	beq.n	8007938 <CO_ODF_1005+0x8c>
                    len = 1U;
 8007928:	2301      	movs	r3, #1
 800792a:	74bb      	strb	r3, [r7, #18]
                    SYNC->counter = 0U;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2200      	movs	r2, #0
 8007930:	761a      	strb	r2, [r3, #24]
                    SYNC->timer = 0U;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2200      	movs	r2, #0
 8007936:	61da      	str	r2, [r3, #28]
                }
                SYNC->CANtxBuff = CO_CANtxBufferInit(
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	8e99      	ldrh	r1, [r3, #52]	; 0x34
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	895a      	ldrh	r2, [r3, #10]
 8007944:	2300      	movs	r3, #0
 8007946:	9301      	str	r3, [sp, #4]
 8007948:	7cbb      	ldrb	r3, [r7, #18]
 800794a:	9300      	str	r3, [sp, #0]
 800794c:	2300      	movs	r3, #0
 800794e:	f000 fc2c 	bl	80081aa <CO_CANtxBufferInit>
 8007952:	4602      	mov	r2, r0
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	631a      	str	r2, [r3, #48]	; 0x30
                        SYNC->CANdevTxIdx,      /* index of specific buffer inside CAN module */
                        SYNC->COB_ID,           /* CAN identifier */
                        0,                      /* rtr */
                        len,                    /* number of data bytes */
                        0);                     /* synchronous message flag bit */
                SYNC->isProducer = true;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	2201      	movs	r2, #1
 800795c:	721a      	strb	r2, [r3, #8]
 800795e:	e002      	b.n	8007966 <CO_ODF_1005+0xba>
            }
            else{
                SYNC->isProducer = false;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	2200      	movs	r2, #0
 8007964:	721a      	strb	r2, [r3, #8]
            }

            CO_CANrxBufferInit(
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	8d19      	ldrh	r1, [r3, #40]	; 0x28
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	895a      	ldrh	r2, [r3, #10]
 8007972:	4b09      	ldr	r3, [pc, #36]	; (8007998 <CO_ODF_1005+0xec>)
 8007974:	9302      	str	r3, [sp, #8]
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	9301      	str	r3, [sp, #4]
 800797a:	2300      	movs	r3, #0
 800797c:	9300      	str	r3, [sp, #0]
 800797e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8007982:	f000 fb8e 	bl	80080a2 <CO_CANrxBufferInit>
                    (void*)SYNC,            /* object passed to receive function */
                    CO_SYNC_receive);       /* this function will process received message */
        }
    }

    return ret;
 8007986:	697b      	ldr	r3, [r7, #20]
}
 8007988:	4618      	mov	r0, r3
 800798a:	3718      	adds	r7, #24
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}
 8007990:	06090030 	.word	0x06090030
 8007994:	08000022 	.word	0x08000022
 8007998:	08007805 	.word	0x08007805

0800799c <CO_ODF_1006>:
/*
 * Function for accessing _Communication cycle period_ (index 0x1006) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_1006(CO_ODF_arg_t *ODF_arg){
 800799c:	b580      	push	{r7, lr}
 800799e:	b086      	sub	sp, #24
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
    CO_SYNC_t *SYNC;
    uint32_t value;
    CO_SDO_abortCode_t ret = CO_SDO_AB_NONE;
 80079a4:	2300      	movs	r3, #0
 80079a6:	617b      	str	r3, [r7, #20]

    SYNC = (CO_SYNC_t*) ODF_arg->object;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	613b      	str	r3, [r7, #16]
    value = CO_getUint32(ODF_arg->data);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	4618      	mov	r0, r3
 80079b4:	f7fe f906 	bl	8005bc4 <CO_getUint32>
 80079b8:	60f8      	str	r0, [r7, #12]

    if(!ODF_arg->reading){
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	7ddb      	ldrb	r3, [r3, #23]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d11f      	bne.n	8007a02 <CO_ODF_1006+0x66>
        /* period transition from 0 to something */
        if((SYNC->periodTime == 0) && (value != 0)){
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	68db      	ldr	r3, [r3, #12]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d105      	bne.n	80079d6 <CO_ODF_1006+0x3a>
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d002      	beq.n	80079d6 <CO_ODF_1006+0x3a>
            SYNC->counter = 0;
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	2200      	movs	r2, #0
 80079d4:	761a      	strb	r2, [r3, #24]
        }

        SYNC->periodTime = value;
 80079d6:	693b      	ldr	r3, [r7, #16]
 80079d8:	68fa      	ldr	r2, [r7, #12]
 80079da:	60da      	str	r2, [r3, #12]
        SYNC->periodTimeoutTime = (value / 2U) * 3U;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	085a      	lsrs	r2, r3, #1
 80079e0:	4613      	mov	r3, r2
 80079e2:	005b      	lsls	r3, r3, #1
 80079e4:	441a      	add	r2, r3
 80079e6:	693b      	ldr	r3, [r7, #16]
 80079e8:	611a      	str	r2, [r3, #16]
        /* overflow? */
        if(SYNC->periodTimeoutTime < value){
 80079ea:	693b      	ldr	r3, [r7, #16]
 80079ec:	691b      	ldr	r3, [r3, #16]
 80079ee:	68fa      	ldr	r2, [r7, #12]
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d903      	bls.n	80079fc <CO_ODF_1006+0x60>
            SYNC->periodTimeoutTime = 0xFFFFFFFFUL;
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	f04f 32ff 	mov.w	r2, #4294967295
 80079fa:	611a      	str	r2, [r3, #16]
        }

        SYNC->timer = 0;
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	2200      	movs	r2, #0
 8007a00:	61da      	str	r2, [r3, #28]
    }

    return ret;
 8007a02:	697b      	ldr	r3, [r7, #20]
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	3718      	adds	r7, #24
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}

08007a0c <CO_ODF_1019>:
/**
 * Function for accessing _Synchronous counter overflow value_ (index 0x1019) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_1019(CO_ODF_arg_t *ODF_arg){
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b088      	sub	sp, #32
 8007a10:	af02      	add	r7, sp, #8
 8007a12:	6078      	str	r0, [r7, #4]
    CO_SYNC_t *SYNC;
    uint8_t value;
    CO_SDO_abortCode_t ret = CO_SDO_AB_NONE;
 8007a14:	2300      	movs	r3, #0
 8007a16:	617b      	str	r3, [r7, #20]

    SYNC = (CO_SYNC_t*) ODF_arg->object;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	60fb      	str	r3, [r7, #12]
    value = ODF_arg->data[0];
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	781b      	ldrb	r3, [r3, #0]
 8007a24:	72fb      	strb	r3, [r7, #11]

    if(!ODF_arg->reading){
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	7ddb      	ldrb	r3, [r3, #23]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d129      	bne.n	8007a82 <CO_ODF_1019+0x76>
        uint8_t len = 0U;
 8007a2e:	2300      	movs	r3, #0
 8007a30:	74fb      	strb	r3, [r7, #19]

        if(SYNC->periodTime){
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	68db      	ldr	r3, [r3, #12]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d002      	beq.n	8007a40 <CO_ODF_1019+0x34>
            ret = CO_SDO_AB_DATA_DEV_STATE;
 8007a3a:	4b14      	ldr	r3, [pc, #80]	; (8007a8c <CO_ODF_1019+0x80>)
 8007a3c:	617b      	str	r3, [r7, #20]
 8007a3e:	e020      	b.n	8007a82 <CO_ODF_1019+0x76>
        }
        else if((value == 1) || (value > 240 && value <= 255)){
 8007a40:	7afb      	ldrb	r3, [r7, #11]
 8007a42:	2b01      	cmp	r3, #1
 8007a44:	d002      	beq.n	8007a4c <CO_ODF_1019+0x40>
 8007a46:	7afb      	ldrb	r3, [r7, #11]
 8007a48:	2bf0      	cmp	r3, #240	; 0xf0
 8007a4a:	d902      	bls.n	8007a52 <CO_ODF_1019+0x46>
            ret = CO_SDO_AB_INVALID_VALUE;
 8007a4c:	4b10      	ldr	r3, [pc, #64]	; (8007a90 <CO_ODF_1019+0x84>)
 8007a4e:	617b      	str	r3, [r7, #20]
 8007a50:	e017      	b.n	8007a82 <CO_ODF_1019+0x76>
        }
        else{
            SYNC->counterOverflowValue = value;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	7afa      	ldrb	r2, [r7, #11]
 8007a56:	751a      	strb	r2, [r3, #20]
            if(value != 0){
 8007a58:	7afb      	ldrb	r3, [r7, #11]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d001      	beq.n	8007a62 <CO_ODF_1019+0x56>
                len = 1U;
 8007a5e:	2301      	movs	r3, #1
 8007a60:	74fb      	strb	r3, [r7, #19]
            }

            SYNC->CANtxBuff = CO_CANtxBufferInit(
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	8e99      	ldrh	r1, [r3, #52]	; 0x34
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	895a      	ldrh	r2, [r3, #10]
 8007a6e:	2300      	movs	r3, #0
 8007a70:	9301      	str	r3, [sp, #4]
 8007a72:	7cfb      	ldrb	r3, [r7, #19]
 8007a74:	9300      	str	r3, [sp, #0]
 8007a76:	2300      	movs	r3, #0
 8007a78:	f000 fb97 	bl	80081aa <CO_CANtxBufferInit>
 8007a7c:	4602      	mov	r2, r0
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	631a      	str	r2, [r3, #48]	; 0x30
                    len,                    /* number of data bytes */
                    0);                     /* synchronous message flag bit */
        }
    }

    return ret;
 8007a82:	697b      	ldr	r3, [r7, #20]
}
 8007a84:	4618      	mov	r0, r3
 8007a86:	3718      	adds	r7, #24
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	bd80      	pop	{r7, pc}
 8007a8c:	08000022 	.word	0x08000022
 8007a90:	06090030 	.word	0x06090030

08007a94 <CO_SYNC_init>:
        uint8_t                 synchronousCounterOverflowValue,
        CO_CANmodule_t         *CANdevRx,
        uint16_t                CANdevRxIdx,
        CO_CANmodule_t         *CANdevTx,
        uint16_t                CANdevTxIdx)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b08a      	sub	sp, #40	; 0x28
 8007a98:	af04      	add	r7, sp, #16
 8007a9a:	60f8      	str	r0, [r7, #12]
 8007a9c:	60b9      	str	r1, [r7, #8]
 8007a9e:	607a      	str	r2, [r7, #4]
 8007aa0:	603b      	str	r3, [r7, #0]
    uint8_t len = 0;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	75fb      	strb	r3, [r7, #23]

    /* verify arguments */
    if(SYNC==NULL || em==NULL || SDO==NULL || operatingState==NULL ||
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d00e      	beq.n	8007aca <CO_SYNC_init+0x36>
 8007aac:	68bb      	ldr	r3, [r7, #8]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d00b      	beq.n	8007aca <CO_SYNC_init+0x36>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d008      	beq.n	8007aca <CO_SYNC_init+0x36>
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d005      	beq.n	8007aca <CO_SYNC_init+0x36>
 8007abe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d002      	beq.n	8007aca <CO_SYNC_init+0x36>
        CANdevRx==NULL || CANdevTx==NULL){
 8007ac4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d102      	bne.n	8007ad0 <CO_SYNC_init+0x3c>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8007aca:	f04f 33ff 	mov.w	r3, #4294967295
 8007ace:	e08d      	b.n	8007bec <CO_SYNC_init+0x158>
    }

    /* Configure object variables */
    SYNC->isProducer = (COB_ID_SYNCMessage&0x40000000L) ? true : false;
 8007ad0:	6a3b      	ldr	r3, [r7, #32]
 8007ad2:	0f9b      	lsrs	r3, r3, #30
 8007ad4:	b2db      	uxtb	r3, r3
 8007ad6:	f003 0301 	and.w	r3, r3, #1
 8007ada:	b2da      	uxtb	r2, r3
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	721a      	strb	r2, [r3, #8]
    SYNC->COB_ID = COB_ID_SYNCMessage&0x7FF;
 8007ae0:	6a3b      	ldr	r3, [r7, #32]
 8007ae2:	b29b      	uxth	r3, r3
 8007ae4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007ae8:	b29a      	uxth	r2, r3
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	815a      	strh	r2, [r3, #10]

    SYNC->periodTime = communicationCyclePeriod;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007af2:	60da      	str	r2, [r3, #12]
    SYNC->periodTimeoutTime = communicationCyclePeriod / 2 * 3;
 8007af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007af6:	085a      	lsrs	r2, r3, #1
 8007af8:	4613      	mov	r3, r2
 8007afa:	005b      	lsls	r3, r3, #1
 8007afc:	441a      	add	r2, r3
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	611a      	str	r2, [r3, #16]
    /* overflow? */
    if(SYNC->periodTimeoutTime < communicationCyclePeriod) SYNC->periodTimeoutTime = 0xFFFFFFFFL;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	691b      	ldr	r3, [r3, #16]
 8007b06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b08:	429a      	cmp	r2, r3
 8007b0a:	d903      	bls.n	8007b14 <CO_SYNC_init+0x80>
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	f04f 32ff 	mov.w	r2, #4294967295
 8007b12:	611a      	str	r2, [r3, #16]

    SYNC->counterOverflowValue = synchronousCounterOverflowValue;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8007b1a:	751a      	strb	r2, [r3, #20]
    if(synchronousCounterOverflowValue) len = 1;
 8007b1c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d001      	beq.n	8007b28 <CO_SYNC_init+0x94>
 8007b24:	2301      	movs	r3, #1
 8007b26:	75fb      	strb	r3, [r7, #23]

    SYNC->curentSyncTimeIsInsideWindow = true;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	755a      	strb	r2, [r3, #21]

    SYNC->CANrxNew = false;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	2200      	movs	r2, #0
 8007b32:	759a      	strb	r2, [r3, #22]
    SYNC->CANrxToggle = false;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	2200      	movs	r2, #0
 8007b38:	75da      	strb	r2, [r3, #23]
    SYNC->timer = 0;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	61da      	str	r2, [r3, #28]
    SYNC->counter = 0;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2200      	movs	r2, #0
 8007b44:	761a      	strb	r2, [r3, #24]
    SYNC->receiveError = 0U;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	2200      	movs	r2, #0
 8007b4a:	841a      	strh	r2, [r3, #32]

    SYNC->em = em;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	68ba      	ldr	r2, [r7, #8]
 8007b50:	601a      	str	r2, [r3, #0]
    SYNC->operatingState = operatingState;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	683a      	ldr	r2, [r7, #0]
 8007b56:	605a      	str	r2, [r3, #4]

    SYNC->CANdevRx = CANdevRx;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007b5c:	625a      	str	r2, [r3, #36]	; 0x24
    SYNC->CANdevRxIdx = CANdevRxIdx;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8007b62:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Configure Object dictionary entry at index 0x1005, 0x1006 and 0x1019 */
    CO_OD_configure(SDO, OD_H1005_COBID_SYNC,        CO_ODF_1005, (void*)SYNC, 0, 0);
 8007b64:	2300      	movs	r3, #0
 8007b66:	9301      	str	r3, [sp, #4]
 8007b68:	2300      	movs	r3, #0
 8007b6a:	9300      	str	r3, [sp, #0]
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	4a21      	ldr	r2, [pc, #132]	; (8007bf4 <CO_SYNC_init+0x160>)
 8007b70:	f241 0105 	movw	r1, #4101	; 0x1005
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f7fe fa27 	bl	8005fc8 <CO_OD_configure>
    CO_OD_configure(SDO, OD_H1006_COMM_CYCL_PERIOD,  CO_ODF_1006, (void*)SYNC, 0, 0);
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	9301      	str	r3, [sp, #4]
 8007b7e:	2300      	movs	r3, #0
 8007b80:	9300      	str	r3, [sp, #0]
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	4a1c      	ldr	r2, [pc, #112]	; (8007bf8 <CO_SYNC_init+0x164>)
 8007b86:	f241 0106 	movw	r1, #4102	; 0x1006
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f7fe fa1c 	bl	8005fc8 <CO_OD_configure>
    CO_OD_configure(SDO, OD_H1019_SYNC_CNT_OVERFLOW, CO_ODF_1019, (void*)SYNC, 0, 0);
 8007b90:	2300      	movs	r3, #0
 8007b92:	9301      	str	r3, [sp, #4]
 8007b94:	2300      	movs	r3, #0
 8007b96:	9300      	str	r3, [sp, #0]
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	4a18      	ldr	r2, [pc, #96]	; (8007bfc <CO_SYNC_init+0x168>)
 8007b9c:	f241 0119 	movw	r1, #4121	; 0x1019
 8007ba0:	6878      	ldr	r0, [r7, #4]
 8007ba2:	f7fe fa11 	bl	8005fc8 <CO_OD_configure>

    /* configure SYNC CAN reception */
    CO_CANrxBufferInit(
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	895a      	ldrh	r2, [r3, #10]
 8007baa:	8e39      	ldrh	r1, [r7, #48]	; 0x30
 8007bac:	4b14      	ldr	r3, [pc, #80]	; (8007c00 <CO_SYNC_init+0x16c>)
 8007bae:	9302      	str	r3, [sp, #8]
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	9301      	str	r3, [sp, #4]
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	9300      	str	r3, [sp, #0]
 8007bb8:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8007bbc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007bbe:	f000 fa70 	bl	80080a2 <CO_CANrxBufferInit>
            0,                      /* rtr */
            (void*)SYNC,            /* object passed to receive function */
            CO_SYNC_receive);       /* this function will process received message */

    /* configure SYNC CAN transmission */
    SYNC->CANdevTx = CANdevTx;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007bc6:	62da      	str	r2, [r3, #44]	; 0x2c
    SYNC->CANdevTxIdx = CANdevTxIdx;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8007bcc:	869a      	strh	r2, [r3, #52]	; 0x34
    SYNC->CANtxBuff = CO_CANtxBufferInit(
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	895a      	ldrh	r2, [r3, #10]
 8007bd2:	8f39      	ldrh	r1, [r7, #56]	; 0x38
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	9301      	str	r3, [sp, #4]
 8007bd8:	7dfb      	ldrb	r3, [r7, #23]
 8007bda:	9300      	str	r3, [sp, #0]
 8007bdc:	2300      	movs	r3, #0
 8007bde:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007be0:	f000 fae3 	bl	80081aa <CO_CANtxBufferInit>
 8007be4:	4602      	mov	r2, r0
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	631a      	str	r2, [r3, #48]	; 0x30
            SYNC->COB_ID,           /* CAN identifier */
            0,                      /* rtr */
            len,                    /* number of data bytes */
            0);                     /* synchronous message flag bit */

    return CO_ERROR_NO;
 8007bea:	2300      	movs	r3, #0
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3718      	adds	r7, #24
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}
 8007bf4:	080078ad 	.word	0x080078ad
 8007bf8:	0800799d 	.word	0x0800799d
 8007bfc:	08007a0d 	.word	0x08007a0d
 8007c00:	08007805 	.word	0x08007805

08007c04 <CO_SYNC_process>:
/******************************************************************************/
uint8_t CO_SYNC_process(
        CO_SYNC_t              *SYNC,
        uint32_t                timeDifference_us,
        uint32_t                ObjDict_synchronousWindowLength)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b086      	sub	sp, #24
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	60f8      	str	r0, [r7, #12]
 8007c0c:	60b9      	str	r1, [r7, #8]
 8007c0e:	607a      	str	r2, [r7, #4]
    uint8_t ret = 0;
 8007c10:	2300      	movs	r3, #0
 8007c12:	75fb      	strb	r3, [r7, #23]
    uint32_t timerNew;

    if(*SYNC->operatingState == CO_NMT_OPERATIONAL || *SYNC->operatingState == CO_NMT_PRE_OPERATIONAL){
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	685b      	ldr	r3, [r3, #4]
 8007c18:	781b      	ldrb	r3, [r3, #0]
 8007c1a:	2b05      	cmp	r3, #5
 8007c1c:	d005      	beq.n	8007c2a <CO_SYNC_process+0x26>
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	685b      	ldr	r3, [r3, #4]
 8007c22:	781b      	ldrb	r3, [r3, #0]
 8007c24:	2b7f      	cmp	r3, #127	; 0x7f
 8007c26:	f040 8084 	bne.w	8007d32 <CO_SYNC_process+0x12e>
        /* update sync timer, no overflow */
        timerNew = SYNC->timer + timeDifference_us;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	69db      	ldr	r3, [r3, #28]
 8007c2e:	68ba      	ldr	r2, [r7, #8]
 8007c30:	4413      	add	r3, r2
 8007c32:	613b      	str	r3, [r7, #16]
        if(timerNew > SYNC->timer) SYNC->timer = timerNew;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	69db      	ldr	r3, [r3, #28]
 8007c38:	693a      	ldr	r2, [r7, #16]
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	d902      	bls.n	8007c44 <CO_SYNC_process+0x40>
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	693a      	ldr	r2, [r7, #16]
 8007c42:	61da      	str	r2, [r3, #28]

        /* was SYNC just received */
        if(SYNC->CANrxNew){
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	7d9b      	ldrb	r3, [r3, #22]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d007      	beq.n	8007c5c <CO_SYNC_process+0x58>
            SYNC->timer = 0;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	2200      	movs	r2, #0
 8007c50:	61da      	str	r2, [r3, #28]
            ret = 1;
 8007c52:	2301      	movs	r3, #1
 8007c54:	75fb      	strb	r3, [r7, #23]
            SYNC->CANrxNew = false;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	2200      	movs	r2, #0
 8007c5a:	759a      	strb	r2, [r3, #22]
        }

        /* SYNC producer */
        if(SYNC->isProducer && SYNC->periodTime){
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	7a1b      	ldrb	r3, [r3, #8]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d034      	beq.n	8007cce <CO_SYNC_process+0xca>
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	68db      	ldr	r3, [r3, #12]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d030      	beq.n	8007cce <CO_SYNC_process+0xca>
            if(SYNC->timer >= SYNC->periodTime){
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	69da      	ldr	r2, [r3, #28]
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	68db      	ldr	r3, [r3, #12]
 8007c74:	429a      	cmp	r2, r3
 8007c76:	d32a      	bcc.n	8007cce <CO_SYNC_process+0xca>
                if(++SYNC->counter > SYNC->counterOverflowValue) SYNC->counter = 1;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	7e1b      	ldrb	r3, [r3, #24]
 8007c7c:	3301      	adds	r3, #1
 8007c7e:	b2da      	uxtb	r2, r3
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	761a      	strb	r2, [r3, #24]
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	7e1a      	ldrb	r2, [r3, #24]
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	7d1b      	ldrb	r3, [r3, #20]
 8007c8c:	429a      	cmp	r2, r3
 8007c8e:	d902      	bls.n	8007c96 <CO_SYNC_process+0x92>
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	2201      	movs	r2, #1
 8007c94:	761a      	strb	r2, [r3, #24]
                SYNC->timer = 0;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	61da      	str	r2, [r3, #28]
                ret = 1;
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	75fb      	strb	r3, [r7, #23]
                SYNC->CANrxToggle = SYNC->CANrxToggle ? false : true;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	7ddb      	ldrb	r3, [r3, #23]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	bf0c      	ite	eq
 8007ca8:	2301      	moveq	r3, #1
 8007caa:	2300      	movne	r3, #0
 8007cac:	b2db      	uxtb	r3, r3
 8007cae:	461a      	mov	r2, r3
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	75da      	strb	r2, [r3, #23]
                SYNC->CANtxBuff->data[0] = SYNC->counter;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cb8:	68fa      	ldr	r2, [r7, #12]
 8007cba:	7e12      	ldrb	r2, [r2, #24]
 8007cbc:	715a      	strb	r2, [r3, #5]
                CO_CANsend(SYNC->CANdevTx, SYNC->CANtxBuff);
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cc6:	4619      	mov	r1, r3
 8007cc8:	4610      	mov	r0, r2
 8007cca:	f000 fab1 	bl	8008230 <CO_CANsend>
            }
        }

        /* Synchronous PDOs are allowed only inside time window */
        if(ObjDict_synchronousWindowLength){
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d012      	beq.n	8007cfa <CO_SYNC_process+0xf6>
            if(SYNC->timer > ObjDict_synchronousWindowLength){
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	69db      	ldr	r3, [r3, #28]
 8007cd8:	687a      	ldr	r2, [r7, #4]
 8007cda:	429a      	cmp	r2, r3
 8007cdc:	d209      	bcs.n	8007cf2 <CO_SYNC_process+0xee>
                if(SYNC->curentSyncTimeIsInsideWindow){
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	7d5b      	ldrb	r3, [r3, #21]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d001      	beq.n	8007cea <CO_SYNC_process+0xe6>
                    ret = 2;
 8007ce6:	2302      	movs	r3, #2
 8007ce8:	75fb      	strb	r3, [r7, #23]
                }
                SYNC->curentSyncTimeIsInsideWindow = false;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	2200      	movs	r2, #0
 8007cee:	755a      	strb	r2, [r3, #21]
 8007cf0:	e006      	b.n	8007d00 <CO_SYNC_process+0xfc>
            }
            else{
                SYNC->curentSyncTimeIsInsideWindow = true;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	2201      	movs	r2, #1
 8007cf6:	755a      	strb	r2, [r3, #21]
 8007cf8:	e002      	b.n	8007d00 <CO_SYNC_process+0xfc>
            }
        }
        else{
            SYNC->curentSyncTimeIsInsideWindow = true;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	2201      	movs	r2, #1
 8007cfe:	755a      	strb	r2, [r3, #21]
        }

        /* Verify timeout of SYNC */
        if(SYNC->periodTime && SYNC->timer > SYNC->periodTimeoutTime && *SYNC->operatingState == CO_NMT_OPERATIONAL)
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	68db      	ldr	r3, [r3, #12]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d018      	beq.n	8007d3a <CO_SYNC_process+0x136>
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	69da      	ldr	r2, [r3, #28]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	691b      	ldr	r3, [r3, #16]
 8007d10:	429a      	cmp	r2, r3
 8007d12:	d912      	bls.n	8007d3a <CO_SYNC_process+0x136>
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	685b      	ldr	r3, [r3, #4]
 8007d18:	781b      	ldrb	r3, [r3, #0]
 8007d1a:	2b05      	cmp	r3, #5
 8007d1c:	d10d      	bne.n	8007d3a <CO_SYNC_process+0x136>
            CO_errorReport(SYNC->em, CO_EM_SYNC_TIME_OUT, CO_EMC_COMMUNICATION, SYNC->timer);
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	6818      	ldr	r0, [r3, #0]
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	69db      	ldr	r3, [r3, #28]
 8007d26:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8007d2a:	2118      	movs	r1, #24
 8007d2c:	f7fb ffbc 	bl	8003ca8 <CO_errorReport>
        if(SYNC->periodTime && SYNC->timer > SYNC->periodTimeoutTime && *SYNC->operatingState == CO_NMT_OPERATIONAL)
 8007d30:	e003      	b.n	8007d3a <CO_SYNC_process+0x136>
    }
    else {
        SYNC->CANrxNew = false;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	2200      	movs	r2, #0
 8007d36:	759a      	strb	r2, [r3, #22]
 8007d38:	e000      	b.n	8007d3c <CO_SYNC_process+0x138>
        if(SYNC->periodTime && SYNC->timer > SYNC->periodTimeoutTime && *SYNC->operatingState == CO_NMT_OPERATIONAL)
 8007d3a:	bf00      	nop
    }

    /* verify error from receive function */
    if(SYNC->receiveError != 0U){
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	8c1b      	ldrh	r3, [r3, #32]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d00b      	beq.n	8007d5c <CO_SYNC_process+0x158>
        CO_errorReport(SYNC->em, CO_EM_SYNC_LENGTH, CO_EMC_SYNC_DATA_LENGTH, (uint32_t)SYNC->receiveError);
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	6818      	ldr	r0, [r3, #0]
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	8c1b      	ldrh	r3, [r3, #32]
 8007d4c:	f248 2240 	movw	r2, #33344	; 0x8240
 8007d50:	2119      	movs	r1, #25
 8007d52:	f7fb ffa9 	bl	8003ca8 <CO_errorReport>
        SYNC->receiveError = 0U;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	2200      	movs	r2, #0
 8007d5a:	841a      	strh	r2, [r3, #32]
    }

    return ret;
 8007d5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d5e:	4618      	mov	r0, r3
 8007d60:	3718      	adds	r7, #24
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bd80      	pop	{r7, pc}

08007d66 <prepareTxHeader>:
 * \param [in]	buffer ponyer to CO_CANtx_t with CANopen configuration data
 *
 * \ingroup CO_driver
 ******************************************************************************/
void prepareTxHeader(CAN_TxHeaderTypeDef *TxHeader, CO_CANtx_t *buffer)
{
 8007d66:	b480      	push	{r7}
 8007d68:	b083      	sub	sp, #12
 8007d6a:	af00      	add	r7, sp, #0
 8007d6c:	6078      	str	r0, [r7, #4]
 8007d6e:	6039      	str	r1, [r7, #0]
	/* Map buffer data to the HAL CAN tx header data*/
	TxHeader->ExtId = 0u;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2200      	movs	r2, #0
 8007d74:	605a      	str	r2, [r3, #4]
	TxHeader->IDE = 0;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	609a      	str	r2, [r3, #8]
	TxHeader->DLC = buffer->DLC;
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	791b      	ldrb	r3, [r3, #4]
 8007d80:	461a      	mov	r2, r3
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	611a      	str	r2, [r3, #16]
	TxHeader->StdId = ( buffer->ident >> 2 );
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	089a      	lsrs	r2, r3, #2
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	601a      	str	r2, [r3, #0]
	TxHeader->RTR = ( buffer->ident & 0x2 );
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f003 0202 	and.w	r2, r3, #2
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	60da      	str	r2, [r3, #12]
}
 8007d9c:	bf00      	nop
 8007d9e:	370c      	adds	r7, #12
 8007da0:	46bd      	mov	sp, r7
 8007da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da6:	4770      	bx	lr

08007da8 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* \brief 	Cube MX callbacks for Fifo0 and Fifo1
 * \details It is assumed that only one CANmodule is (CO->CANmodule[0]) is used.
 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b082      	sub	sp, #8
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
	if(RxFifo_Callback_CanModule_p != NULL)
 8007db0:	4b06      	ldr	r3, [pc, #24]	; (8007dcc <HAL_CAN_RxFifo0MsgPendingCallback+0x24>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d004      	beq.n	8007dc2 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a>
	{
		CO_CANinterrupt_Rx(RxFifo_Callback_CanModule_p);
 8007db8:	4b04      	ldr	r3, [pc, #16]	; (8007dcc <HAL_CAN_RxFifo0MsgPendingCallback+0x24>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	f000 fb59 	bl	8008474 <CO_CANinterrupt_Rx>
		 *but for some reason interrupts get activated as soon as HAL_NVIC_EnableIRQ is called.
		 *According to Cube CAN docs HAL_CAN_ActivateNotification should be executed to
		 *activate callbacks.
		 */
	}
}
 8007dc2:	bf00      	nop
 8007dc4:	3708      	adds	r7, #8
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}
 8007dca:	bf00      	nop
 8007dcc:	20000690 	.word	0x20000690

08007dd0 <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b082      	sub	sp, #8
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
	if(RxFifo_Callback_CanModule_p != NULL)
 8007dd8:	4b06      	ldr	r3, [pc, #24]	; (8007df4 <HAL_CAN_RxFifo1MsgPendingCallback+0x24>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d004      	beq.n	8007dea <HAL_CAN_RxFifo1MsgPendingCallback+0x1a>
	{
		CO_CANinterrupt_Rx(RxFifo_Callback_CanModule_p);
 8007de0:	4b04      	ldr	r3, [pc, #16]	; (8007df4 <HAL_CAN_RxFifo1MsgPendingCallback+0x24>)
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	4618      	mov	r0, r3
 8007de6:	f000 fb45 	bl	8008474 <CO_CANinterrupt_Rx>
	}
	else
	{
		;//TODO add assert here
	}
}
 8007dea:	bf00      	nop
 8007dec:	3708      	adds	r7, #8
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}
 8007df2:	bf00      	nop
 8007df4:	20000690 	.word	0x20000690

08007df8 <CO_CANsetConfigurationMode>:

void CO_CANsetConfigurationMode(int32_t CANbaseAddress){
 8007df8:	b480      	push	{r7}
 8007dfa:	b083      	sub	sp, #12
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
	/* Put CAN module in configuration mode */
	/* HAL is responsible for that */
}
 8007e00:	bf00      	nop
 8007e02:	370c      	adds	r7, #12
 8007e04:	46bd      	mov	sp, r7
 8007e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0a:	4770      	bx	lr

08007e0c <CO_CANsetNormalMode>:

/******************************************************************************/
CO_ReturnError_t CO_CANsetNormalMode(CO_CANmodule_t *CANmodule){
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b084      	sub	sp, #16
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
	/* Put CAN module in normal mode */

	CO_ReturnError_t Error = CO_ERROR_NO;
 8007e14:	2300      	movs	r3, #0
 8007e16:	73fb      	strb	r3, [r7, #15]
	if(HAL_CAN_Start(CANmodule->CANbaseAddress) != HAL_OK)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	f001 fe0a 	bl	8009a36 <HAL_CAN_Start>
 8007e22:	4603      	mov	r3, r0
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d001      	beq.n	8007e2c <CO_CANsetNormalMode+0x20>
	{
		/* Start Error */
		Error = CO_ERROR_HAL;
 8007e28:	23f1      	movs	r3, #241	; 0xf1
 8007e2a:	73fb      	strb	r3, [r7, #15]
	}

	/* Enable CAN interrupts */

	   HAL_NVIC_SetPriority(CAN1_TX_IRQn, 1, 0);
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	2101      	movs	r1, #1
 8007e30:	2013      	movs	r0, #19
 8007e32:	f002 fbfd 	bl	800a630 <HAL_NVIC_SetPriority>
	   HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8007e36:	2013      	movs	r0, #19
 8007e38:	f002 fc16 	bl	800a668 <HAL_NVIC_EnableIRQ>
	   HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	2101      	movs	r1, #1
 8007e40:	2014      	movs	r0, #20
 8007e42:	f002 fbf5 	bl	800a630 <HAL_NVIC_SetPriority>
	   HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8007e46:	2014      	movs	r0, #20
 8007e48:	f002 fc0e 	bl	800a668 <HAL_NVIC_EnableIRQ>
	   HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 1, 0);
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	2101      	movs	r1, #1
 8007e50:	2015      	movs	r0, #21
 8007e52:	f002 fbed 	bl	800a630 <HAL_NVIC_SetPriority>
	   HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8007e56:	2015      	movs	r0, #21
 8007e58:	f002 fc06 	bl	800a668 <HAL_NVIC_EnableIRQ>

	if(HAL_CAN_ActivateNotification( CANmodule->CANbaseAddress,
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	2113      	movs	r1, #19
 8007e62:	4618      	mov	r0, r3
 8007e64:	f002 f896 	bl	8009f94 <HAL_CAN_ActivateNotification>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d001      	beq.n	8007e72 <CO_CANsetNormalMode+0x66>
			CAN_IT_RX_FIFO1_MSG_PENDING |
			CAN_IT_TX_MAILBOX_EMPTY)
			!= HAL_OK)
	{
		/* Notification Error */
		Error = CO_ERROR_HAL;
 8007e6e:	23f1      	movs	r3, #241	; 0xf1
 8007e70:	73fb      	strb	r3, [r7, #15]
	}

	CANmodule->CANnormal = true;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2201      	movs	r2, #1
 8007e76:	749a      	strb	r2, [r3, #18]
	return Error;
 8007e78:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	3710      	adds	r7, #16
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}

08007e84 <CO_CANmodule_init>:
		CO_CANrx_t              rxArray[],
		uint16_t                rxSize,
		CO_CANtx_t              txArray[],
		uint16_t                txSize,
		uint16_t                CANbitRate)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b086      	sub	sp, #24
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	60f8      	str	r0, [r7, #12]
 8007e8c:	60b9      	str	r1, [r7, #8]
 8007e8e:	607a      	str	r2, [r7, #4]
 8007e90:	807b      	strh	r3, [r7, #2]
	uint16_t i;

	/* verify arguments */
	if(CANmodule==NULL || rxArray==NULL || txArray==NULL)
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d005      	beq.n	8007ea4 <CO_CANmodule_init+0x20>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d002      	beq.n	8007ea4 <CO_CANmodule_init+0x20>
 8007e9e:	6a3b      	ldr	r3, [r7, #32]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d102      	bne.n	8007eaa <CO_CANmodule_init+0x26>
	{
		return CO_ERROR_ILLEGAL_ARGUMENT;
 8007ea4:	f04f 33ff 	mov.w	r3, #4294967295
 8007ea8:	e0e0      	b.n	800806c <CO_CANmodule_init+0x1e8>
	else
	{
		;//do nothing
	}

	RxFifo_Callback_CanModule_p = CANmodule;
 8007eaa:	4a72      	ldr	r2, [pc, #456]	; (8008074 <CO_CANmodule_init+0x1f0>)
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	6013      	str	r3, [r2, #0]

	/* Configure object variables */
	CANmodule->CANbaseAddress = (CAN_HandleTypeDef*)HALCanObject;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	68ba      	ldr	r2, [r7, #8]
 8007eb4:	601a      	str	r2, [r3, #0]
	CANmodule->rxArray = rxArray;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	687a      	ldr	r2, [r7, #4]
 8007eba:	605a      	str	r2, [r3, #4]
	CANmodule->rxSize = rxSize;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	887a      	ldrh	r2, [r7, #2]
 8007ec0:	811a      	strh	r2, [r3, #8]
	CANmodule->txArray = txArray;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	6a3a      	ldr	r2, [r7, #32]
 8007ec6:	60da      	str	r2, [r3, #12]
	CANmodule->txSize = txSize;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007ecc:	821a      	strh	r2, [r3, #16]
	CANmodule->CANnormal = false;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	749a      	strb	r2, [r3, #18]
	CANmodule->useCANrxFilters = false;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	74da      	strb	r2, [r3, #19]
	CANmodule->bufferInhibitFlag = false;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2200      	movs	r2, #0
 8007ede:	751a      	strb	r2, [r3, #20]
	CANmodule->firstCANtxMessage = true;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2201      	movs	r2, #1
 8007ee4:	755a      	strb	r2, [r3, #21]
	CANmodule->CANtxCount = 0U;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	82da      	strh	r2, [r3, #22]
	CANmodule->errOld = 0U;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	619a      	str	r2, [r3, #24]
	CANmodule->em = NULL;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	61da      	str	r2, [r3, #28]

	for(i=0U; i<rxSize; i++)
 8007ef8:	2300      	movs	r3, #0
 8007efa:	82fb      	strh	r3, [r7, #22]
 8007efc:	e016      	b.n	8007f2c <CO_CANmodule_init+0xa8>
	{
		rxArray[i].ident = 0U;
 8007efe:	8afa      	ldrh	r2, [r7, #22]
 8007f00:	4613      	mov	r3, r2
 8007f02:	005b      	lsls	r3, r3, #1
 8007f04:	4413      	add	r3, r2
 8007f06:	009b      	lsls	r3, r3, #2
 8007f08:	461a      	mov	r2, r3
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	4413      	add	r3, r2
 8007f0e:	2200      	movs	r2, #0
 8007f10:	801a      	strh	r2, [r3, #0]
		rxArray[i].pFunct = NULL;
 8007f12:	8afa      	ldrh	r2, [r7, #22]
 8007f14:	4613      	mov	r3, r2
 8007f16:	005b      	lsls	r3, r3, #1
 8007f18:	4413      	add	r3, r2
 8007f1a:	009b      	lsls	r3, r3, #2
 8007f1c:	461a      	mov	r2, r3
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	4413      	add	r3, r2
 8007f22:	2200      	movs	r2, #0
 8007f24:	609a      	str	r2, [r3, #8]
	for(i=0U; i<rxSize; i++)
 8007f26:	8afb      	ldrh	r3, [r7, #22]
 8007f28:	3301      	adds	r3, #1
 8007f2a:	82fb      	strh	r3, [r7, #22]
 8007f2c:	8afa      	ldrh	r2, [r7, #22]
 8007f2e:	887b      	ldrh	r3, [r7, #2]
 8007f30:	429a      	cmp	r2, r3
 8007f32:	d3e4      	bcc.n	8007efe <CO_CANmodule_init+0x7a>
	}

	for(i=0U; i<txSize; i++)
 8007f34:	2300      	movs	r3, #0
 8007f36:	82fb      	strh	r3, [r7, #22]
 8007f38:	e008      	b.n	8007f4c <CO_CANmodule_init+0xc8>
	{
		txArray[i].bufferFull = false;
 8007f3a:	8afb      	ldrh	r3, [r7, #22]
 8007f3c:	011b      	lsls	r3, r3, #4
 8007f3e:	6a3a      	ldr	r2, [r7, #32]
 8007f40:	4413      	add	r3, r2
 8007f42:	2200      	movs	r2, #0
 8007f44:	735a      	strb	r2, [r3, #13]
	for(i=0U; i<txSize; i++)
 8007f46:	8afb      	ldrh	r3, [r7, #22]
 8007f48:	3301      	adds	r3, #1
 8007f4a:	82fb      	strh	r3, [r7, #22]
 8007f4c:	8afa      	ldrh	r2, [r7, #22]
 8007f4e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007f50:	429a      	cmp	r2, r3
 8007f52:	d3f2      	bcc.n	8007f3a <CO_CANmodule_init+0xb6>
	}

	/* Configure CAN module registers */
	/* Configuration is handled by CubeMX HAL*/
	CO_CANmodule_disable(CANmodule);
 8007f54:	68f8      	ldr	r0, [r7, #12]
 8007f56:	f000 f891 	bl	800807c <CO_CANmodule_disable>
	HAL_CAN_MspDeInit(CANmodule->CANbaseAddress);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	4618      	mov	r0, r3
 8007f60:	f7f9 fb66 	bl	8001630 <HAL_CAN_MspDeInit>
	HAL_CAN_MspInit(CANmodule->CANbaseAddress); /* NVIC and GPIO */
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4618      	mov	r0, r3
 8007f6a:	f7f9 fb0d 	bl	8001588 <HAL_CAN_MspInit>

	CANmodule->CANbaseAddress->Instance = CAN1;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4a41      	ldr	r2, [pc, #260]	; (8008078 <CO_CANmodule_init+0x1f4>)
 8007f74:	601a      	str	r2, [r3, #0]
	CANmodule->CANbaseAddress->Init.Mode = CAN_MODE_NORMAL;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	609a      	str	r2, [r3, #8]
	CANmodule->CANbaseAddress->Init.SyncJumpWidth = CAN_SJW_1TQ;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	2200      	movs	r2, #0
 8007f84:	60da      	str	r2, [r3, #12]
	CANmodule->CANbaseAddress->Init.TimeTriggeredMode = DISABLE;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	761a      	strb	r2, [r3, #24]
	CANmodule->CANbaseAddress->Init.AutoBusOff = DISABLE;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	2200      	movs	r2, #0
 8007f94:	765a      	strb	r2, [r3, #25]
	CANmodule->CANbaseAddress->Init.AutoWakeUp = DISABLE;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	769a      	strb	r2, [r3, #26]
	CANmodule->CANbaseAddress->Init.AutoRetransmission = ENABLE;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	2201      	movs	r2, #1
 8007fa4:	76da      	strb	r2, [r3, #27]
	CANmodule->CANbaseAddress->Init.ReceiveFifoLocked = DISABLE;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	2200      	movs	r2, #0
 8007fac:	771a      	strb	r2, [r3, #28]
	CANmodule->CANbaseAddress->Init.TransmitFifoPriority = DISABLE;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	775a      	strb	r2, [r3, #29]
	CANmodule->CANbaseAddress->Init.TimeSeg2 = CAN_BS2_2TQ;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007fbe:	615a      	str	r2, [r3, #20]
	CANmodule->CANbaseAddress->Init.TimeSeg1 = CAN_BS1_2TQ;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007fc8:	611a      	str	r2, [r3, #16]
    50 		 	0.0000		100			16				13		2		87.5		  0x001c0063
    20 		 	0.0000		250			16				13		2		87.5		  0x0007018f
    10 		 	0.0000		500			16				13		2		87.5		  0x001c01f3
	 */

	uint32_t Prescaler = 500;
 8007fca:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8007fce:	613b      	str	r3, [r7, #16]

	switch(CANbitRate) {
 8007fd0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007fd2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007fd6:	d01d      	beq.n	8008014 <CO_CANmodule_init+0x190>
 8007fd8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007fdc:	dc33      	bgt.n	8008046 <CO_CANmodule_init+0x1c2>
 8007fde:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007fe2:	d01a      	beq.n	800801a <CO_CANmodule_init+0x196>
 8007fe4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007fe8:	dc2d      	bgt.n	8008046 <CO_CANmodule_init+0x1c2>
 8007fea:	2bfa      	cmp	r3, #250	; 0xfa
 8007fec:	d018      	beq.n	8008020 <CO_CANmodule_init+0x19c>
 8007fee:	2bfa      	cmp	r3, #250	; 0xfa
 8007ff0:	dc29      	bgt.n	8008046 <CO_CANmodule_init+0x1c2>
 8007ff2:	2b7d      	cmp	r3, #125	; 0x7d
 8007ff4:	d017      	beq.n	8008026 <CO_CANmodule_init+0x1a2>
 8007ff6:	2b7d      	cmp	r3, #125	; 0x7d
 8007ff8:	dc25      	bgt.n	8008046 <CO_CANmodule_init+0x1c2>
 8007ffa:	2b64      	cmp	r3, #100	; 0x64
 8007ffc:	d016      	beq.n	800802c <CO_CANmodule_init+0x1a8>
 8007ffe:	2b64      	cmp	r3, #100	; 0x64
 8008000:	dc21      	bgt.n	8008046 <CO_CANmodule_init+0x1c2>
 8008002:	2b32      	cmp	r3, #50	; 0x32
 8008004:	d015      	beq.n	8008032 <CO_CANmodule_init+0x1ae>
 8008006:	2b32      	cmp	r3, #50	; 0x32
 8008008:	dc1d      	bgt.n	8008046 <CO_CANmodule_init+0x1c2>
 800800a:	2b0a      	cmp	r3, #10
 800800c:	d017      	beq.n	800803e <CO_CANmodule_init+0x1ba>
 800800e:	2b14      	cmp	r3, #20
 8008010:	d012      	beq.n	8008038 <CO_CANmodule_init+0x1b4>
 8008012:	e018      	b.n	8008046 <CO_CANmodule_init+0x1c2>
	case 1000:
		Prescaler = 5;
 8008014:	2305      	movs	r3, #5
 8008016:	613b      	str	r3, [r7, #16]
		break;
 8008018:	e018      	b.n	800804c <CO_CANmodule_init+0x1c8>
	case 500:
		Prescaler = 10;
 800801a:	230a      	movs	r3, #10
 800801c:	613b      	str	r3, [r7, #16]
		break;
 800801e:	e015      	b.n	800804c <CO_CANmodule_init+0x1c8>
	case 250:
		Prescaler = 20;
 8008020:	2314      	movs	r3, #20
 8008022:	613b      	str	r3, [r7, #16]
		break;
 8008024:	e012      	b.n	800804c <CO_CANmodule_init+0x1c8>
	case 125:
		Prescaler = 40;
 8008026:	2328      	movs	r3, #40	; 0x28
 8008028:	613b      	str	r3, [r7, #16]
		break;
 800802a:	e00f      	b.n	800804c <CO_CANmodule_init+0x1c8>
	case 100:
		Prescaler = 50;
 800802c:	2332      	movs	r3, #50	; 0x32
 800802e:	613b      	str	r3, [r7, #16]
		break;
 8008030:	e00c      	b.n	800804c <CO_CANmodule_init+0x1c8>
	case 50:
		Prescaler = 100;
 8008032:	2364      	movs	r3, #100	; 0x64
 8008034:	613b      	str	r3, [r7, #16]
		break;
 8008036:	e009      	b.n	800804c <CO_CANmodule_init+0x1c8>
	case 20:
		Prescaler = 250;
 8008038:	23fa      	movs	r3, #250	; 0xfa
 800803a:	613b      	str	r3, [r7, #16]
		break;
 800803c:	e006      	b.n	800804c <CO_CANmodule_init+0x1c8>
	case 10:
		Prescaler = 500;
 800803e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8008042:	613b      	str	r3, [r7, #16]
		break;
 8008044:	e002      	b.n	800804c <CO_CANmodule_init+0x1c8>

	default :
		return  CO_ERROR_ILLEGAL_BAUDRATE;
 8008046:	f06f 0303 	mvn.w	r3, #3
 800804a:	e00f      	b.n	800806c <CO_CANmodule_init+0x1e8>
	}

	CANmodule->CANbaseAddress->Init.Prescaler = 1;//Prescaler;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	2201      	movs	r2, #1
 8008052:	605a      	str	r2, [r3, #4]

	if (HAL_CAN_Init(CANmodule->CANbaseAddress) != HAL_OK)
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4618      	mov	r0, r3
 800805a:	f001 fb27 	bl	80096ac <HAL_CAN_Init>
 800805e:	4603      	mov	r3, r0
 8008060:	2b00      	cmp	r3, #0
 8008062:	d002      	beq.n	800806a <CO_CANmodule_init+0x1e6>
	{
		//_Error_Handler(__FILE__, __LINE__);
		return CO_ERROR_HAL;
 8008064:	f06f 030e 	mvn.w	r3, #14
 8008068:	e000      	b.n	800806c <CO_CANmodule_init+0x1e8>
	}

	return CO_ERROR_NO;
 800806a:	2300      	movs	r3, #0
}
 800806c:	4618      	mov	r0, r3
 800806e:	3718      	adds	r7, #24
 8008070:	46bd      	mov	sp, r7
 8008072:	bd80      	pop	{r7, pc}
 8008074:	20000690 	.word	0x20000690
 8008078:	40006400 	.word	0x40006400

0800807c <CO_CANmodule_disable>:


/******************************************************************************/
void CO_CANmodule_disable(CO_CANmodule_t *CANmodule){
 800807c:	b580      	push	{r7, lr}
 800807e:	b082      	sub	sp, #8
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
	/* turn off the module */
	/* handled by CubeMX HAL*/
	HAL_CAN_DeactivateNotification(CANmodule->CANbaseAddress ,
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	2113      	movs	r1, #19
 800808a:	4618      	mov	r0, r3
 800808c:	f001 ffa8 	bl	8009fe0 <HAL_CAN_DeactivateNotification>
			CAN_IT_RX_FIFO0_MSG_PENDING |
			CAN_IT_RX_FIFO1_MSG_PENDING |
			CAN_IT_TX_MAILBOX_EMPTY);
	HAL_CAN_Stop(CANmodule->CANbaseAddress);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	4618      	mov	r0, r3
 8008096:	f001 fd12 	bl	8009abe <HAL_CAN_Stop>
}
 800809a:	bf00      	nop
 800809c:	3708      	adds	r7, #8
 800809e:	46bd      	mov	sp, r7
 80080a0:	bd80      	pop	{r7, pc}

080080a2 <CO_CANrxBufferInit>:
		uint16_t                ident,
		uint16_t                mask,
		bool_t                  rtr,
		void                   *object,
		void                  (*pFunct)(void *object, const CO_CANrxMsg_t *message))
{
 80080a2:	b580      	push	{r7, lr}
 80080a4:	b090      	sub	sp, #64	; 0x40
 80080a6:	af00      	add	r7, sp, #0
 80080a8:	60f8      	str	r0, [r7, #12]
 80080aa:	4608      	mov	r0, r1
 80080ac:	4611      	mov	r1, r2
 80080ae:	461a      	mov	r2, r3
 80080b0:	4603      	mov	r3, r0
 80080b2:	817b      	strh	r3, [r7, #10]
 80080b4:	460b      	mov	r3, r1
 80080b6:	813b      	strh	r3, [r7, #8]
 80080b8:	4613      	mov	r3, r2
 80080ba:	80fb      	strh	r3, [r7, #6]
	CO_ReturnError_t ret = CO_ERROR_NO;
 80080bc:	2300      	movs	r3, #0
 80080be:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if((CANmodule!=NULL) && (object!=NULL) && (pFunct!=NULL) && (index < CANmodule->rxSize)){
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d065      	beq.n	8008194 <CO_CANrxBufferInit+0xf2>
 80080c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d062      	beq.n	8008194 <CO_CANrxBufferInit+0xf2>
 80080ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d05f      	beq.n	8008194 <CO_CANrxBufferInit+0xf2>
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	891b      	ldrh	r3, [r3, #8]
 80080d8:	897a      	ldrh	r2, [r7, #10]
 80080da:	429a      	cmp	r2, r3
 80080dc:	d25a      	bcs.n	8008194 <CO_CANrxBufferInit+0xf2>
		/* buffer, which will be configured */
		CO_CANrx_t *buffer = &CANmodule->rxArray[index];
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	6859      	ldr	r1, [r3, #4]
 80080e2:	897a      	ldrh	r2, [r7, #10]
 80080e4:	4613      	mov	r3, r2
 80080e6:	005b      	lsls	r3, r3, #1
 80080e8:	4413      	add	r3, r2
 80080ea:	009b      	lsls	r3, r3, #2
 80080ec:	440b      	add	r3, r1
 80080ee:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Configure object variables */
		buffer->object = object;
 80080f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80080f4:	605a      	str	r2, [r3, #4]
		buffer->pFunct = pFunct;
 80080f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080f8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80080fa:	609a      	str	r2, [r3, #8]

		/* CAN identifier and CAN mask, bit aligned with CAN module. Different on different microcontrollers. */
		buffer->ident = (ident & 0x07FF) << 2;
 80080fc:	893b      	ldrh	r3, [r7, #8]
 80080fe:	009b      	lsls	r3, r3, #2
 8008100:	b29a      	uxth	r2, r3
 8008102:	f641 73fc 	movw	r3, #8188	; 0x1ffc
 8008106:	4013      	ands	r3, r2
 8008108:	b29a      	uxth	r2, r3
 800810a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800810c:	801a      	strh	r2, [r3, #0]
		if (rtr)
 800810e:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8008112:	2b00      	cmp	r3, #0
 8008114:	d006      	beq.n	8008124 <CO_CANrxBufferInit+0x82>
		{
			buffer->ident |= 0x02;
 8008116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008118:	881b      	ldrh	r3, [r3, #0]
 800811a:	f043 0302 	orr.w	r3, r3, #2
 800811e:	b29a      	uxth	r2, r3
 8008120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008122:	801a      	strh	r2, [r3, #0]
		}
		buffer->mask = (mask & 0x07FF) << 2;
 8008124:	88fb      	ldrh	r3, [r7, #6]
 8008126:	009b      	lsls	r3, r3, #2
 8008128:	b29a      	uxth	r2, r3
 800812a:	f641 73fc 	movw	r3, #8188	; 0x1ffc
 800812e:	4013      	ands	r3, r2
 8008130:	b29a      	uxth	r2, r3
 8008132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008134:	805a      	strh	r2, [r3, #2]
		buffer->mask |= 0x02;
 8008136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008138:	885b      	ldrh	r3, [r3, #2]
 800813a:	f043 0302 	orr.w	r3, r3, #2
 800813e:	b29a      	uxth	r2, r3
 8008140:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008142:	805a      	strh	r2, [r3, #2]

		/* Set CAN hardware module filter and mask. */
		if(CANmodule->useCANrxFilters)
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	7cdb      	ldrb	r3, [r3, #19]
 8008148:	b2db      	uxtb	r3, r3
 800814a:	2b00      	cmp	r3, #0
 800814c:	d126      	bne.n	800819c <CO_CANrxBufferInit+0xfa>
		else
		{
			/*no hardware filters*/
			CAN_FilterTypeDef FilterConfig;

			FilterConfig.FilterBank = 0;
 800814e:	2300      	movs	r3, #0
 8008150:	627b      	str	r3, [r7, #36]	; 0x24
			FilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8008152:	2300      	movs	r3, #0
 8008154:	62bb      	str	r3, [r7, #40]	; 0x28
			FilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8008156:	2301      	movs	r3, #1
 8008158:	62fb      	str	r3, [r7, #44]	; 0x2c
			FilterConfig.FilterIdHigh = 0x033<<5;
 800815a:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 800815e:	613b      	str	r3, [r7, #16]
			FilterConfig.FilterIdLow = 0x0;
 8008160:	2300      	movs	r3, #0
 8008162:	617b      	str	r3, [r7, #20]
			FilterConfig.FilterMaskIdHigh = 0x0;
 8008164:	2300      	movs	r3, #0
 8008166:	61bb      	str	r3, [r7, #24]
			FilterConfig.FilterMaskIdLow = 0x0;
 8008168:	2300      	movs	r3, #0
 800816a:	61fb      	str	r3, [r7, #28]
			FilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800816c:	2300      	movs	r3, #0
 800816e:	623b      	str	r3, [r7, #32]
			FilterConfig.FilterActivation = ENABLE;
 8008170:	2301      	movs	r3, #1
 8008172:	633b      	str	r3, [r7, #48]	; 0x30
			FilterConfig.SlaveStartFilterBank = 14;
 8008174:	230e      	movs	r3, #14
 8008176:	637b      	str	r3, [r7, #52]	; 0x34

			if(HAL_CAN_ConfigFilter(CANmodule->CANbaseAddress, &FilterConfig)!=HAL_OK)
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f107 0210 	add.w	r2, r7, #16
 8008180:	4611      	mov	r1, r2
 8008182:	4618      	mov	r0, r3
 8008184:	f001 fb8d 	bl	80098a2 <HAL_CAN_ConfigFilter>
 8008188:	4603      	mov	r3, r0
 800818a:	2b00      	cmp	r3, #0
 800818c:	d006      	beq.n	800819c <CO_CANrxBufferInit+0xfa>
			{
				return CO_ERROR_HAL;
 800818e:	f06f 030e 	mvn.w	r3, #14
 8008192:	e006      	b.n	80081a2 <CO_CANrxBufferInit+0x100>
			}
		}
	}
	else
	{
		ret = CO_ERROR_ILLEGAL_ARGUMENT;
 8008194:	23ff      	movs	r3, #255	; 0xff
 8008196:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800819a:	e000      	b.n	800819e <CO_CANrxBufferInit+0xfc>
	if((CANmodule!=NULL) && (object!=NULL) && (pFunct!=NULL) && (index < CANmodule->rxSize)){
 800819c:	bf00      	nop
	}
	return ret;
 800819e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 80081a2:	4618      	mov	r0, r3
 80081a4:	3740      	adds	r7, #64	; 0x40
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}

080081aa <CO_CANtxBufferInit>:
		uint16_t                index,
		uint16_t                ident,
		bool_t                  rtr,
		uint8_t                 noOfBytes,
		bool_t                  syncFlag)
{
 80081aa:	b480      	push	{r7}
 80081ac:	b087      	sub	sp, #28
 80081ae:	af00      	add	r7, sp, #0
 80081b0:	60f8      	str	r0, [r7, #12]
 80081b2:	4608      	mov	r0, r1
 80081b4:	4611      	mov	r1, r2
 80081b6:	461a      	mov	r2, r3
 80081b8:	4603      	mov	r3, r0
 80081ba:	817b      	strh	r3, [r7, #10]
 80081bc:	460b      	mov	r3, r1
 80081be:	813b      	strh	r3, [r7, #8]
 80081c0:	4613      	mov	r3, r2
 80081c2:	71fb      	strb	r3, [r7, #7]
	CO_CANtx_t *buffer = NULL;
 80081c4:	2300      	movs	r3, #0
 80081c6:	617b      	str	r3, [r7, #20]

	if((CANmodule != NULL) && (index < CANmodule->txSize)){
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d029      	beq.n	8008222 <CO_CANtxBufferInit+0x78>
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	8a1b      	ldrh	r3, [r3, #16]
 80081d2:	897a      	ldrh	r2, [r7, #10]
 80081d4:	429a      	cmp	r2, r3
 80081d6:	d224      	bcs.n	8008222 <CO_CANtxBufferInit+0x78>
		/* get specific buffer */
		buffer = &CANmodule->txArray[index];
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	68da      	ldr	r2, [r3, #12]
 80081dc:	897b      	ldrh	r3, [r7, #10]
 80081de:	011b      	lsls	r3, r3, #4
 80081e0:	4413      	add	r3, r2
 80081e2:	617b      	str	r3, [r7, #20]

		/* CAN identifier, DLC and rtr, bit aligned with CAN module transmit buffer.*/

		buffer->ident &= 0x7FF;
 80081e4:	697b      	ldr	r3, [r7, #20]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80081ec:	697b      	ldr	r3, [r7, #20]
 80081ee:	601a      	str	r2, [r3, #0]
		buffer->ident = ident << 2;
 80081f0:	893b      	ldrh	r3, [r7, #8]
 80081f2:	009b      	lsls	r3, r3, #2
 80081f4:	461a      	mov	r2, r3
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	601a      	str	r2, [r3, #0]
		if (rtr) buffer->ident |= 0x02;
 80081fa:	79fb      	ldrb	r3, [r7, #7]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d005      	beq.n	800820c <CO_CANtxBufferInit+0x62>
 8008200:	697b      	ldr	r3, [r7, #20]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f043 0202 	orr.w	r2, r3, #2
 8008208:	697b      	ldr	r3, [r7, #20]
 800820a:	601a      	str	r2, [r3, #0]

		buffer->DLC = noOfBytes;
 800820c:	697b      	ldr	r3, [r7, #20]
 800820e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8008212:	711a      	strb	r2, [r3, #4]
		buffer->bufferFull = false;
 8008214:	697b      	ldr	r3, [r7, #20]
 8008216:	2200      	movs	r2, #0
 8008218:	735a      	strb	r2, [r3, #13]
		buffer->syncFlag = syncFlag;
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8008220:	739a      	strb	r2, [r3, #14]
	}

	return buffer;
 8008222:	697b      	ldr	r3, [r7, #20]
}
 8008224:	4618      	mov	r0, r3
 8008226:	371c      	adds	r7, #28
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr

08008230 <CO_CANsend>:

/******************************************************************************/
CO_ReturnError_t CO_CANsend(CO_CANmodule_t *CANmodule, CO_CANtx_t *buffer)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b088      	sub	sp, #32
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	6039      	str	r1, [r7, #0]
	CO_ReturnError_t err = CO_ERROR_NO;
 800823a:	2300      	movs	r3, #0
 800823c:	77fb      	strb	r3, [r7, #31]

	/* Verify overflow */
	if(buffer->bufferFull){
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	7b5b      	ldrb	r3, [r3, #13]
 8008242:	b2db      	uxtb	r3, r3
 8008244:	2b00      	cmp	r3, #0
 8008246:	d00f      	beq.n	8008268 <CO_CANsend+0x38>
		if(!CANmodule->firstCANtxMessage){
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	7d5b      	ldrb	r3, [r3, #21]
 800824c:	b2db      	uxtb	r3, r3
 800824e:	2b00      	cmp	r3, #0
 8008250:	d108      	bne.n	8008264 <CO_CANsend+0x34>
			/* don't set error, if bootup message is still on buffers */
			CO_errorReport((CO_EM_t*)CANmodule->em, CO_EM_CAN_TX_OVERFLOW, CO_EMC_CAN_OVERRUN, buffer->ident);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	69d8      	ldr	r0, [r3, #28]
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f248 1210 	movw	r2, #33040	; 0x8110
 800825e:	2114      	movs	r1, #20
 8008260:	f7fb fd22 	bl	8003ca8 <CO_errorReport>
		}
		err = CO_ERROR_TX_OVERFLOW;
 8008264:	23f7      	movs	r3, #247	; 0xf7
 8008266:	77fb      	strb	r3, [r7, #31]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008268:	f3ef 8310 	mrs	r3, PRIMASK
 800826c:	617b      	str	r3, [r7, #20]
  return(result);
 800826e:	697b      	ldr	r3, [r7, #20]
	}

	uint32_t TxMailboxNum;
	/* if CAN TX buffer is free, send message */
	CO_LOCK_CAN_SEND();
 8008270:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 8008272:	b672      	cpsid	i
}
 8008274:	bf00      	nop

	prepareTxHeader(&TxHeader, buffer);
 8008276:	6839      	ldr	r1, [r7, #0]
 8008278:	481c      	ldr	r0, [pc, #112]	; (80082ec <CO_CANsend+0xbc>)
 800827a:	f7ff fd74 	bl	8007d66 <prepareTxHeader>

	if ((CANmodule->CANtxCount == 0) &&
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	8adb      	ldrh	r3, [r3, #22]
 8008282:	b29b      	uxth	r3, r3
 8008284:	2b00      	cmp	r3, #0
 8008286:	d11b      	bne.n	80082c0 <CO_CANsend+0x90>
			(HAL_CAN_GetTxMailboxesFreeLevel(CANmodule->CANbaseAddress) > 0 )) {
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	4618      	mov	r0, r3
 800828e:	f001 fd3a 	bl	8009d06 <HAL_CAN_GetTxMailboxesFreeLevel>
 8008292:	4603      	mov	r3, r0
	if ((CANmodule->CANtxCount == 0) &&
 8008294:	2b00      	cmp	r3, #0
 8008296:	d013      	beq.n	80082c0 <CO_CANsend+0x90>
		CANmodule->bufferInhibitFlag = buffer->syncFlag;
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	7b9b      	ldrb	r3, [r3, #14]
 800829c:	b2da      	uxtb	r2, r3
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	751a      	strb	r2, [r3, #20]

		if( HAL_CAN_AddTxMessage(CANmodule->CANbaseAddress,
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6818      	ldr	r0, [r3, #0]
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	1d5a      	adds	r2, r3, #5
 80082aa:	f107 030c 	add.w	r3, r7, #12
 80082ae:	490f      	ldr	r1, [pc, #60]	; (80082ec <CO_CANsend+0xbc>)
 80082b0:	f001 fc4e 	bl	8009b50 <HAL_CAN_AddTxMessage>
 80082b4:	4603      	mov	r3, r0
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d00c      	beq.n	80082d4 <CO_CANsend+0xa4>
				&TxHeader,
				&buffer->data[0],
				&TxMailboxNum)
				!= HAL_OK)
		{
			err = CO_ERROR_HAL;
 80082ba:	23f1      	movs	r3, #241	; 0xf1
 80082bc:	77fb      	strb	r3, [r7, #31]
		if( HAL_CAN_AddTxMessage(CANmodule->CANbaseAddress,
 80082be:	e009      	b.n	80082d4 <CO_CANsend+0xa4>
		}
	}
	/* if no buffer is free, message will be sent in the task */
	else
	{
		buffer->bufferFull = true;
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	2201      	movs	r2, #1
 80082c4:	735a      	strb	r2, [r3, #13]
		CANmodule->CANtxCount++;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	8adb      	ldrh	r3, [r3, #22]
 80082ca:	b29b      	uxth	r3, r3
 80082cc:	3301      	adds	r3, #1
 80082ce:	b29a      	uxth	r2, r3
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	82da      	strh	r2, [r3, #22]
 80082d4:	69bb      	ldr	r3, [r7, #24]
 80082d6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082d8:	693b      	ldr	r3, [r7, #16]
 80082da:	f383 8810 	msr	PRIMASK, r3
}
 80082de:	bf00      	nop
	}
	CO_UNLOCK_CAN_SEND();

	return err;
 80082e0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80082e4:	4618      	mov	r0, r3
 80082e6:	3720      	adds	r7, #32
 80082e8:	46bd      	mov	sp, r7
 80082ea:	bd80      	pop	{r7, pc}
 80082ec:	20000694 	.word	0x20000694

080082f0 <CO_CANclearPendingSyncPDOs>:


/******************************************************************************/
void CO_CANclearPendingSyncPDOs(CO_CANmodule_t *CANmodule)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b088      	sub	sp, #32
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
	uint32_t tpdoDeleted = 0U;
 80082f8:	2300      	movs	r3, #0
 80082fa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80082fc:	f3ef 8310 	mrs	r3, PRIMASK
 8008300:	60fb      	str	r3, [r7, #12]
  return(result);
 8008302:	68fb      	ldr	r3, [r7, #12]

	CO_LOCK_CAN_SEND();
 8008304:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8008306:	b672      	cpsid	i
}
 8008308:	bf00      	nop
      {
    	HAL_CAN_AbortTxRequest(CANmodule->);
      }
	 */

	if(/*messageIsOnCanBuffer && */CANmodule->bufferInhibitFlag){
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	7d1b      	ldrb	r3, [r3, #20]
 800830e:	b2db      	uxtb	r3, r3
 8008310:	2b00      	cmp	r3, #0
 8008312:	d004      	beq.n	800831e <CO_CANclearPendingSyncPDOs+0x2e>
		/* clear TXREQ */
		CANmodule->bufferInhibitFlag = false;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2200      	movs	r2, #0
 8008318:	751a      	strb	r2, [r3, #20]
		tpdoDeleted = 1U;
 800831a:	2301      	movs	r3, #1
 800831c:	61fb      	str	r3, [r7, #28]
	}
	/* delete also pending synchronous TPDOs in TX buffers */
	if(CANmodule->CANtxCount != 0U){
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	8adb      	ldrh	r3, [r3, #22]
 8008322:	b29b      	uxth	r3, r3
 8008324:	2b00      	cmp	r3, #0
 8008326:	d025      	beq.n	8008374 <CO_CANclearPendingSyncPDOs+0x84>
		uint16_t i;
		CO_CANtx_t *buffer = &CANmodule->txArray[0];
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	68db      	ldr	r3, [r3, #12]
 800832c:	617b      	str	r3, [r7, #20]
		for(i = CANmodule->txSize; i > 0U; i--){
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	8a1b      	ldrh	r3, [r3, #16]
 8008332:	837b      	strh	r3, [r7, #26]
 8008334:	e01b      	b.n	800836e <CO_CANclearPendingSyncPDOs+0x7e>
			if(buffer->bufferFull){
 8008336:	697b      	ldr	r3, [r7, #20]
 8008338:	7b5b      	ldrb	r3, [r3, #13]
 800833a:	b2db      	uxtb	r3, r3
 800833c:	2b00      	cmp	r3, #0
 800833e:	d010      	beq.n	8008362 <CO_CANclearPendingSyncPDOs+0x72>
				if(buffer->syncFlag){
 8008340:	697b      	ldr	r3, [r7, #20]
 8008342:	7b9b      	ldrb	r3, [r3, #14]
 8008344:	b2db      	uxtb	r3, r3
 8008346:	2b00      	cmp	r3, #0
 8008348:	d00b      	beq.n	8008362 <CO_CANclearPendingSyncPDOs+0x72>
					buffer->bufferFull = false;
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	2200      	movs	r2, #0
 800834e:	735a      	strb	r2, [r3, #13]
					CANmodule->CANtxCount--;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	8adb      	ldrh	r3, [r3, #22]
 8008354:	b29b      	uxth	r3, r3
 8008356:	3b01      	subs	r3, #1
 8008358:	b29a      	uxth	r2, r3
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	82da      	strh	r2, [r3, #22]
					tpdoDeleted = 2U;
 800835e:	2302      	movs	r3, #2
 8008360:	61fb      	str	r3, [r7, #28]
				}
			}
			buffer++;
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	3310      	adds	r3, #16
 8008366:	617b      	str	r3, [r7, #20]
		for(i = CANmodule->txSize; i > 0U; i--){
 8008368:	8b7b      	ldrh	r3, [r7, #26]
 800836a:	3b01      	subs	r3, #1
 800836c:	837b      	strh	r3, [r7, #26]
 800836e:	8b7b      	ldrh	r3, [r7, #26]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d1e0      	bne.n	8008336 <CO_CANclearPendingSyncPDOs+0x46>
 8008374:	693b      	ldr	r3, [r7, #16]
 8008376:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	f383 8810 	msr	PRIMASK, r3
}
 800837e:	bf00      	nop
		}
	}
	CO_UNLOCK_CAN_SEND();


	if(tpdoDeleted != 0U){
 8008380:	69fb      	ldr	r3, [r7, #28]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d007      	beq.n	8008396 <CO_CANclearPendingSyncPDOs+0xa6>
		CO_errorReport((CO_EM_t*)CANmodule->em, CO_EM_TPDO_OUTSIDE_WINDOW, CO_EMC_COMMUNICATION, tpdoDeleted);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	69d8      	ldr	r0, [r3, #28]
 800838a:	69fb      	ldr	r3, [r7, #28]
 800838c:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8008390:	2115      	movs	r1, #21
 8008392:	f7fb fc89 	bl	8003ca8 <CO_errorReport>
	}
}
 8008396:	bf00      	nop
 8008398:	3720      	adds	r7, #32
 800839a:	46bd      	mov	sp, r7
 800839c:	bd80      	pop	{r7, pc}

0800839e <CO_CANverifyErrors>:


/******************************************************************************/
void CO_CANverifyErrors(CO_CANmodule_t *CANmodule){
 800839e:	b580      	push	{r7, lr}
 80083a0:	b086      	sub	sp, #24
 80083a2:	af00      	add	r7, sp, #0
 80083a4:	6078      	str	r0, [r7, #4]
	CO_EM_t* em = (CO_EM_t*)CANmodule->em;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	69db      	ldr	r3, [r3, #28]
 80083aa:	617b      	str	r3, [r7, #20]
	uint32_t HalCanErrorCode = CANmodule->CANbaseAddress->ErrorCode;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083b2:	613b      	str	r3, [r7, #16]

	if(CANmodule->errOld != HalCanErrorCode)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	699b      	ldr	r3, [r3, #24]
 80083b8:	693a      	ldr	r2, [r7, #16]
 80083ba:	429a      	cmp	r2, r3
 80083bc:	d055      	beq.n	800846a <CO_CANverifyErrors+0xcc>
	{
		CANmodule->errOld = HalCanErrorCode;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	693a      	ldr	r2, [r7, #16]
 80083c2:	619a      	str	r2, [r3, #24]
		if(HalCanErrorCode & HAL_CAN_ERROR_BOF)
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	f003 0304 	and.w	r3, r3, #4
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d007      	beq.n	80083de <CO_CANverifyErrors+0x40>
		{                               /* bus off */
			CO_errorReport(em, CO_EM_CAN_TX_BUS_OFF, CO_EMC_BUS_OFF_RECOVERED, HalCanErrorCode);
 80083ce:	693b      	ldr	r3, [r7, #16]
 80083d0:	f248 1240 	movw	r2, #33088	; 0x8140
 80083d4:	2112      	movs	r1, #18
 80083d6:	6978      	ldr	r0, [r7, #20]
 80083d8:	f7fb fc66 	bl	8003ca8 <CO_errorReport>
 80083dc:	e034      	b.n	8008448 <CO_CANverifyErrors+0xaa>
		}
		else{                                               /* not bus off */
			CO_errorReset(em, CO_EM_CAN_TX_BUS_OFF, HalCanErrorCode);
 80083de:	693a      	ldr	r2, [r7, #16]
 80083e0:	2112      	movs	r1, #18
 80083e2:	6978      	ldr	r0, [r7, #20]
 80083e4:	f7fb fd07 	bl	8003df6 <CO_errorReset>

			if(HalCanErrorCode & HAL_CAN_ERROR_EWG)
 80083e8:	693b      	ldr	r3, [r7, #16]
 80083ea:	f003 0301 	and.w	r3, r3, #1
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d005      	beq.n	80083fe <CO_CANverifyErrors+0x60>
			{     											/* bus warning */
				CO_errorReport(em, CO_EM_CAN_BUS_WARNING, CO_EMC_NO_ERROR, HalCanErrorCode);
 80083f2:	693b      	ldr	r3, [r7, #16]
 80083f4:	2200      	movs	r2, #0
 80083f6:	2101      	movs	r1, #1
 80083f8:	6978      	ldr	r0, [r7, #20]
 80083fa:	f7fb fc55 	bl	8003ca8 <CO_errorReport>
			}
			else
			{
				//do nothing
			}
			if(HalCanErrorCode & HAL_CAN_ERROR_EPV)
 80083fe:	693b      	ldr	r3, [r7, #16]
 8008400:	f003 0302 	and.w	r3, r3, #2
 8008404:	2b00      	cmp	r3, #0
 8008406:	d00c      	beq.n	8008422 <CO_CANverifyErrors+0x84>
			{      											/* TX/RX bus passive */
				if(!CANmodule->firstCANtxMessage)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	7d5b      	ldrb	r3, [r3, #21]
 800840c:	b2db      	uxtb	r3, r3
 800840e:	2b00      	cmp	r3, #0
 8008410:	d11a      	bne.n	8008448 <CO_CANverifyErrors+0xaa>
				{
					CO_errorReport(em, CO_EM_CAN_TX_BUS_PASSIVE, CO_EMC_CAN_PASSIVE, HalCanErrorCode);
 8008412:	693b      	ldr	r3, [r7, #16]
 8008414:	f248 1220 	movw	r2, #33056	; 0x8120
 8008418:	2107      	movs	r1, #7
 800841a:	6978      	ldr	r0, [r7, #20]
 800841c:	f7fb fc44 	bl	8003ca8 <CO_errorReport>
 8008420:	e012      	b.n	8008448 <CO_CANverifyErrors+0xaa>
				{
					//do nothing
				}
			}
			else{
				bool_t isError = CO_isError(em, CO_EM_CAN_TX_BUS_PASSIVE);
 8008422:	2107      	movs	r1, #7
 8008424:	6978      	ldr	r0, [r7, #20]
 8008426:	f7fb fd88 	bl	8003f3a <CO_isError>
 800842a:	4603      	mov	r3, r0
 800842c:	73fb      	strb	r3, [r7, #15]
				if(isError)
 800842e:	7bfb      	ldrb	r3, [r7, #15]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d009      	beq.n	8008448 <CO_CANverifyErrors+0xaa>
				{
					CO_errorReset(em, CO_EM_CAN_TX_BUS_PASSIVE, HalCanErrorCode);
 8008434:	693a      	ldr	r2, [r7, #16]
 8008436:	2107      	movs	r1, #7
 8008438:	6978      	ldr	r0, [r7, #20]
 800843a:	f7fb fcdc 	bl	8003df6 <CO_errorReset>
					CO_errorReset(em, CO_EM_CAN_TX_OVERFLOW, HalCanErrorCode);
 800843e:	693a      	ldr	r2, [r7, #16]
 8008440:	2114      	movs	r1, #20
 8008442:	6978      	ldr	r0, [r7, #20]
 8008444:	f7fb fcd7 	bl	8003df6 <CO_errorReset>
				//do nothing
			}

		}

		if((HalCanErrorCode & HAL_CAN_ERROR_RX_FOV0) || (HalCanErrorCode & HAL_CAN_ERROR_RX_FOV1))
 8008448:	693b      	ldr	r3, [r7, #16]
 800844a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800844e:	2b00      	cmp	r3, #0
 8008450:	d104      	bne.n	800845c <CO_CANverifyErrors+0xbe>
 8008452:	693b      	ldr	r3, [r7, #16]
 8008454:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008458:	2b00      	cmp	r3, #0
 800845a:	d006      	beq.n	800846a <CO_CANverifyErrors+0xcc>
		{                                 					/* CAN RX bus overflow */
			CO_errorReport(em, CO_EM_CAN_RXB_OVERFLOW, CO_EMC_CAN_OVERRUN, HalCanErrorCode);
 800845c:	693b      	ldr	r3, [r7, #16]
 800845e:	f248 1210 	movw	r2, #33040	; 0x8110
 8008462:	2113      	movs	r1, #19
 8008464:	6978      	ldr	r0, [r7, #20]
 8008466:	f7fb fc1f 	bl	8003ca8 <CO_errorReport>
		else
		{
			//do nothing
		}
	}
}
 800846a:	bf00      	nop
 800846c:	3718      	adds	r7, #24
 800846e:	46bd      	mov	sp, r7
 8008470:	bd80      	pop	{r7, pc}
	...

08008474 <CO_CANinterrupt_Rx>:

/*Interrupt handlers*/
/******************************************************************************/
void CO_CANinterrupt_Rx(const CO_CANmodule_t *CANmodule)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b086      	sub	sp, #24
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
	/* receive interrupt */

	static CO_CANrxMsg_t CANmessage;
	bool_t msgMatched = false;
 800847c:	2300      	movs	r3, #0
 800847e:	75fb      	strb	r3, [r7, #23]
	CO_CANrx_t *MsgBuff = CANmodule->rxArray; /* receive message buffer from CO_CANmodule_t object. */
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	685b      	ldr	r3, [r3, #4]
 8008484:	613b      	str	r3, [r7, #16]
	HAL_CAN_GetRxMessage(CANmodule->CANbaseAddress, CAN_RX_FIFO0, &CANmessage.RxHeader, &CANmessage.data[0]);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6818      	ldr	r0, [r3, #0]
 800848a:	4b25      	ldr	r3, [pc, #148]	; (8008520 <CO_CANinterrupt_Rx+0xac>)
 800848c:	4a25      	ldr	r2, [pc, #148]	; (8008524 <CO_CANinterrupt_Rx+0xb0>)
 800848e:	2100      	movs	r1, #0
 8008490:	f001 fc6e 	bl	8009d70 <HAL_CAN_GetRxMessage>

	/*dirty hack, consider change to a pointer here*/
	CANmessage.DLC = (uint8_t)CANmessage.RxHeader.DLC;
 8008494:	4b23      	ldr	r3, [pc, #140]	; (8008524 <CO_CANinterrupt_Rx+0xb0>)
 8008496:	691b      	ldr	r3, [r3, #16]
 8008498:	b2da      	uxtb	r2, r3
 800849a:	4b22      	ldr	r3, [pc, #136]	; (8008524 <CO_CANinterrupt_Rx+0xb0>)
 800849c:	f883 2020 	strb.w	r2, [r3, #32]
	CANmessage.ident = CANmessage.RxHeader.StdId;
 80084a0:	4b20      	ldr	r3, [pc, #128]	; (8008524 <CO_CANinterrupt_Rx+0xb0>)
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4a1f      	ldr	r2, [pc, #124]	; (8008524 <CO_CANinterrupt_Rx+0xb0>)
 80084a6:	61d3      	str	r3, [r2, #28]

	uint32_t index;
	/* Search rxArray form CANmodule for the same CAN-ID. */
	for (index = 0; index < CANmodule->rxSize; index++)
 80084a8:	2300      	movs	r3, #0
 80084aa:	60fb      	str	r3, [r7, #12]
 80084ac:	e01d      	b.n	80084ea <CO_CANinterrupt_Rx+0x76>
	{
		uint16_t msg = (((uint16_t)(CANmessage.RxHeader.StdId << 2)) | (uint16_t)(CANmessage.RxHeader.RTR));
 80084ae:	4b1d      	ldr	r3, [pc, #116]	; (8008524 <CO_CANinterrupt_Rx+0xb0>)
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	b29b      	uxth	r3, r3
 80084b4:	009b      	lsls	r3, r3, #2
 80084b6:	b29a      	uxth	r2, r3
 80084b8:	4b1a      	ldr	r3, [pc, #104]	; (8008524 <CO_CANinterrupt_Rx+0xb0>)
 80084ba:	68db      	ldr	r3, [r3, #12]
 80084bc:	b29b      	uxth	r3, r3
 80084be:	4313      	orrs	r3, r2
 80084c0:	817b      	strh	r3, [r7, #10]
		if (((msg ^ MsgBuff->ident) & MsgBuff->mask) == 0)
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	881a      	ldrh	r2, [r3, #0]
 80084c6:	897b      	ldrh	r3, [r7, #10]
 80084c8:	4053      	eors	r3, r2
 80084ca:	b29a      	uxth	r2, r3
 80084cc:	693b      	ldr	r3, [r7, #16]
 80084ce:	885b      	ldrh	r3, [r3, #2]
 80084d0:	4013      	ands	r3, r2
 80084d2:	b29b      	uxth	r3, r3
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d102      	bne.n	80084de <CO_CANinterrupt_Rx+0x6a>
		{
			msgMatched = true;
 80084d8:	2301      	movs	r3, #1
 80084da:	75fb      	strb	r3, [r7, #23]
			break;
 80084dc:	e00b      	b.n	80084f6 <CO_CANinterrupt_Rx+0x82>
		}
		MsgBuff++;
 80084de:	693b      	ldr	r3, [r7, #16]
 80084e0:	330c      	adds	r3, #12
 80084e2:	613b      	str	r3, [r7, #16]
	for (index = 0; index < CANmodule->rxSize; index++)
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	3301      	adds	r3, #1
 80084e8:	60fb      	str	r3, [r7, #12]
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	891b      	ldrh	r3, [r3, #8]
 80084ee:	461a      	mov	r2, r3
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d3db      	bcc.n	80084ae <CO_CANinterrupt_Rx+0x3a>
	}

	/* Call specific function, which will process the message */
	if(msgMatched && (MsgBuff != NULL) && (MsgBuff->pFunct != NULL))
 80084f6:	7dfb      	ldrb	r3, [r7, #23]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d00d      	beq.n	8008518 <CO_CANinterrupt_Rx+0xa4>
 80084fc:	693b      	ldr	r3, [r7, #16]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d00a      	beq.n	8008518 <CO_CANinterrupt_Rx+0xa4>
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	689b      	ldr	r3, [r3, #8]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d006      	beq.n	8008518 <CO_CANinterrupt_Rx+0xa4>
	{
		MsgBuff->pFunct(MsgBuff->object, &CANmessage);
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	689b      	ldr	r3, [r3, #8]
 800850e:	693a      	ldr	r2, [r7, #16]
 8008510:	6852      	ldr	r2, [r2, #4]
 8008512:	4904      	ldr	r1, [pc, #16]	; (8008524 <CO_CANinterrupt_Rx+0xb0>)
 8008514:	4610      	mov	r0, r2
 8008516:	4798      	blx	r3
	//                buffer++;
	//            }
	//        }

	/*CubeMx HAL is responsible for clearing interrupt flags and all the dirty work. */
}
 8008518:	bf00      	nop
 800851a:	3718      	adds	r7, #24
 800851c:	46bd      	mov	sp, r7
 800851e:	bd80      	pop	{r7, pc}
 8008520:	200006cd 	.word	0x200006cd
 8008524:	200006ac 	.word	0x200006ac

08008528 <CO_CANpolling_Tx>:


void CO_CANpolling_Tx(CO_CANmodule_t *CANmodule)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b086      	sub	sp, #24
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetTxMailboxesFreeLevel((CAN_HandleTypeDef*)CANmodule->CANbaseAddress) > 0)
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4618      	mov	r0, r3
 8008536:	f001 fbe6 	bl	8009d06 <HAL_CAN_GetTxMailboxesFreeLevel>
 800853a:	4603      	mov	r3, r0
 800853c:	2b00      	cmp	r3, #0
 800853e:	d047      	beq.n	80085d0 <CO_CANpolling_Tx+0xa8>
	{
		/* First CAN message (bootup) was sent successfully */
		CANmodule->firstCANtxMessage = false;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2200      	movs	r2, #0
 8008544:	755a      	strb	r2, [r3, #21]
		/* Clear flag from previous message */
		CANmodule->bufferInhibitFlag = false;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2200      	movs	r2, #0
 800854a:	751a      	strb	r2, [r3, #20]
		/* Are there any new messages waiting to be send */
		if(CANmodule->CANtxCount > 0U)
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	8adb      	ldrh	r3, [r3, #22]
 8008550:	b29b      	uxth	r3, r3
 8008552:	2b00      	cmp	r3, #0
 8008554:	d03c      	beq.n	80085d0 <CO_CANpolling_Tx+0xa8>
		{
			uint16_t i;             /* index of transmitting message */

			/* first buffer */
			CO_CANtx_t *buffer = &CANmodule->txArray[0];
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	68db      	ldr	r3, [r3, #12]
 800855a:	613b      	str	r3, [r7, #16]
			/* search through whole array of pointers to transmit message buffers. */
			for(i = CANmodule->txSize; i > 0U; i--)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	8a1b      	ldrh	r3, [r3, #16]
 8008560:	82fb      	strh	r3, [r7, #22]
 8008562:	e02a      	b.n	80085ba <CO_CANpolling_Tx+0x92>
			{
				/* if message buffer is full, send it. */
				if(buffer->bufferFull)
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	7b5b      	ldrb	r3, [r3, #13]
 8008568:	b2db      	uxtb	r3, r3
 800856a:	2b00      	cmp	r3, #0
 800856c:	d01f      	beq.n	80085ae <CO_CANpolling_Tx+0x86>
				{

					/* Copy message to CAN buffer */
					CANmodule->bufferInhibitFlag = buffer->syncFlag;
 800856e:	693b      	ldr	r3, [r7, #16]
 8008570:	7b9b      	ldrb	r3, [r3, #14]
 8008572:	b2da      	uxtb	r2, r3
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	751a      	strb	r2, [r3, #20]

					uint32_t TxMailboxNum;

					prepareTxHeader(&TxHeader, buffer);
 8008578:	6939      	ldr	r1, [r7, #16]
 800857a:	4817      	ldr	r0, [pc, #92]	; (80085d8 <CO_CANpolling_Tx+0xb0>)
 800857c:	f7ff fbf3 	bl	8007d66 <prepareTxHeader>
					if( HAL_CAN_AddTxMessage(CANmodule->CANbaseAddress,
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	6818      	ldr	r0, [r3, #0]
 8008584:	693b      	ldr	r3, [r7, #16]
 8008586:	1d5a      	adds	r2, r3, #5
 8008588:	f107 030c 	add.w	r3, r7, #12
 800858c:	4912      	ldr	r1, [pc, #72]	; (80085d8 <CO_CANpolling_Tx+0xb0>)
 800858e:	f001 fadf 	bl	8009b50 <HAL_CAN_AddTxMessage>
 8008592:	4603      	mov	r3, r0
 8008594:	2b00      	cmp	r3, #0
 8008596:	d114      	bne.n	80085c2 <CO_CANpolling_Tx+0x9a>
					{
						;//do nothing
					}
					else
					{
						buffer->bufferFull = false;
 8008598:	693b      	ldr	r3, [r7, #16]
 800859a:	2200      	movs	r2, #0
 800859c:	735a      	strb	r2, [r3, #13]
						CANmodule->CANtxCount--;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	8adb      	ldrh	r3, [r3, #22]
 80085a2:	b29b      	uxth	r3, r3
 80085a4:	3b01      	subs	r3, #1
 80085a6:	b29a      	uxth	r2, r3
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	82da      	strh	r2, [r3, #22]
					}

					break;                      /* exit for loop */
 80085ac:	e009      	b.n	80085c2 <CO_CANpolling_Tx+0x9a>
				}
				else
				{
					/*do nothing*/;
				}
				buffer++;
 80085ae:	693b      	ldr	r3, [r7, #16]
 80085b0:	3310      	adds	r3, #16
 80085b2:	613b      	str	r3, [r7, #16]
			for(i = CANmodule->txSize; i > 0U; i--)
 80085b4:	8afb      	ldrh	r3, [r7, #22]
 80085b6:	3b01      	subs	r3, #1
 80085b8:	82fb      	strh	r3, [r7, #22]
 80085ba:	8afb      	ldrh	r3, [r7, #22]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d1d1      	bne.n	8008564 <CO_CANpolling_Tx+0x3c>
 80085c0:	e000      	b.n	80085c4 <CO_CANpolling_Tx+0x9c>
					break;                      /* exit for loop */
 80085c2:	bf00      	nop
			}/* end of for loop */

			/* Clear counter if no more messages */
			if(i == 0U)
 80085c4:	8afb      	ldrh	r3, [r7, #22]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d102      	bne.n	80085d0 <CO_CANpolling_Tx+0xa8>
			{
				CANmodule->CANtxCount = 0U;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2200      	movs	r2, #0
 80085ce:	82da      	strh	r2, [r3, #22]
			{
				/*do nothing*/;
			}
		}
	}
}
 80085d0:	bf00      	nop
 80085d2:	3718      	adds	r7, #24
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}
 80085d8:	20000694 	.word	0x20000694

080085dc <crc16_ccitt>:
/******************************************************************************/
unsigned short crc16_ccitt(
        const unsigned char     block[],
        unsigned int            blockLength,
        unsigned short          crc)
{
 80085dc:	b480      	push	{r7}
 80085de:	b087      	sub	sp, #28
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	60f8      	str	r0, [r7, #12]
 80085e4:	60b9      	str	r1, [r7, #8]
 80085e6:	4613      	mov	r3, r2
 80085e8:	80fb      	strh	r3, [r7, #6]
    unsigned int i;

    for(i=0U; i<blockLength; i++){
 80085ea:	2300      	movs	r3, #0
 80085ec:	617b      	str	r3, [r7, #20]
 80085ee:	e015      	b.n	800861c <crc16_ccitt+0x40>
        unsigned short tmp = (crc >> 8) ^ (unsigned short) block[i];
 80085f0:	88fb      	ldrh	r3, [r7, #6]
 80085f2:	0a1b      	lsrs	r3, r3, #8
 80085f4:	b29a      	uxth	r2, r3
 80085f6:	68f9      	ldr	r1, [r7, #12]
 80085f8:	697b      	ldr	r3, [r7, #20]
 80085fa:	440b      	add	r3, r1
 80085fc:	781b      	ldrb	r3, [r3, #0]
 80085fe:	b29b      	uxth	r3, r3
 8008600:	4053      	eors	r3, r2
 8008602:	827b      	strh	r3, [r7, #18]
        crc = ((unsigned short)(crc << 8U)) ^ crc16_ccitt_table[tmp];
 8008604:	88fb      	ldrh	r3, [r7, #6]
 8008606:	021b      	lsls	r3, r3, #8
 8008608:	b29a      	uxth	r2, r3
 800860a:	8a7b      	ldrh	r3, [r7, #18]
 800860c:	4909      	ldr	r1, [pc, #36]	; (8008634 <crc16_ccitt+0x58>)
 800860e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8008612:	4053      	eors	r3, r2
 8008614:	80fb      	strh	r3, [r7, #6]
    for(i=0U; i<blockLength; i++){
 8008616:	697b      	ldr	r3, [r7, #20]
 8008618:	3301      	adds	r3, #1
 800861a:	617b      	str	r3, [r7, #20]
 800861c:	697a      	ldr	r2, [r7, #20]
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	429a      	cmp	r2, r3
 8008622:	d3e5      	bcc.n	80085f0 <crc16_ccitt+0x14>
    }
    return crc;
 8008624:	88fb      	ldrh	r3, [r7, #6]
}
 8008626:	4618      	mov	r0, r3
 8008628:	371c      	adds	r7, #28
 800862a:	46bd      	mov	sp, r7
 800862c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008630:	4770      	bx	lr
 8008632:	bf00      	nop
 8008634:	08014a88 	.word	0x08014a88

08008638 <PCM9600begin>:
#include <stdint.h>
#include <stdbool.h>
#include <main.h>
#include <MCP9600.h>

bool PCM9600begin(PCM9600_t *module, I2C_HandleTypeDef hi2c1){
 8008638:	b084      	sub	sp, #16
 800863a:	b580      	push	{r7, lr}
 800863c:	b082      	sub	sp, #8
 800863e:	af00      	add	r7, sp, #0
 8008640:	6078      	str	r0, [r7, #4]
 8008642:	f107 0014 	add.w	r0, r7, #20
 8008646:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	module->hi2c = hi2c1;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	4618      	mov	r0, r3
 800864e:	f107 0314 	add.w	r3, r7, #20
 8008652:	224c      	movs	r2, #76	; 0x4c
 8008654:	4619      	mov	r1, r3
 8008656:	f009 f94b 	bl	80118f0 <memcpy>
	module->sensor_ID = 0x80;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2280      	movs	r2, #128	; 0x80
 800865e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	return 0;
 8008662:	2300      	movs	r3, #0
}
 8008664:	4618      	mov	r0, r3
 8008666:	3708      	adds	r7, #8
 8008668:	46bd      	mov	sp, r7
 800866a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800866e:	b004      	add	sp, #16
 8008670:	4770      	bx	lr

08008672 <getThermocoupleTemp>:
}

/*----------------------------- Sensor Measurements ---------------------*/

uint8_t getThermocoupleTemp(PCM9600_t *module, bool units)
{
 8008672:	b580      	push	{r7, lr}
 8008674:	b084      	sub	sp, #16
 8008676:	af00      	add	r7, sp, #0
 8008678:	6078      	str	r0, [r7, #4]
 800867a:	460b      	mov	r3, r1
 800867c:	70fb      	strb	r3, [r7, #3]
  int16_t raw = readDoubleRegister(module, HOT_JUNC_TEMP);
 800867e:	2100      	movs	r1, #0
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	f000 f822 	bl	80086ca <readDoubleRegister>
 8008686:	4603      	mov	r3, r0
 8008688:	81fb      	strh	r3, [r7, #14]
  uint8_t LSB = raw & 0x00FF;
 800868a:	89fb      	ldrh	r3, [r7, #14]
 800868c:	737b      	strb	r3, [r7, #13]
  uint8_t MSB = raw>>8;
 800868e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008692:	121b      	asrs	r3, r3, #8
 8008694:	b21b      	sxth	r3, r3
 8008696:	733b      	strb	r3, [r7, #12]

  if((MSB & 0x80) == 0x80){
 8008698:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800869c:	2b00      	cmp	r3, #0
 800869e:	da08      	bge.n	80086b2 <getThermocoupleTemp+0x40>
	  return(((MSB*16)+(LSB/16))-4096);
 80086a0:	7b3b      	ldrb	r3, [r7, #12]
 80086a2:	011b      	lsls	r3, r3, #4
 80086a4:	b2da      	uxtb	r2, r3
 80086a6:	7b7b      	ldrb	r3, [r7, #13]
 80086a8:	091b      	lsrs	r3, r3, #4
 80086aa:	b2db      	uxtb	r3, r3
 80086ac:	4413      	add	r3, r2
 80086ae:	b2db      	uxtb	r3, r3
 80086b0:	e007      	b.n	80086c2 <getThermocoupleTemp+0x50>
  }
  else{
	  return(((MSB*16)+(LSB/16)));
 80086b2:	7b3b      	ldrb	r3, [r7, #12]
 80086b4:	011b      	lsls	r3, r3, #4
 80086b6:	b2da      	uxtb	r2, r3
 80086b8:	7b7b      	ldrb	r3, [r7, #13]
 80086ba:	091b      	lsrs	r3, r3, #4
 80086bc:	b2db      	uxtb	r3, r3
 80086be:	4413      	add	r3, r2
 80086c0:	b2db      	uxtb	r3, r3
  }
}
 80086c2:	4618      	mov	r0, r3
 80086c4:	3710      	adds	r7, #16
 80086c6:	46bd      	mov	sp, r7
 80086c8:	bd80      	pop	{r7, pc}

080086ca <readDoubleRegister>:
  return read8bits;

}

uint16_t readDoubleRegister(PCM9600_t *module, MCP9600_Register reg)
{
 80086ca:	b580      	push	{r7, lr}
 80086cc:	b086      	sub	sp, #24
 80086ce:	af02      	add	r7, sp, #8
 80086d0:	6078      	str	r0, [r7, #4]
 80086d2:	460b      	mov	r3, r1
 80086d4:	70fb      	strb	r3, [r7, #3]
  //Attempt to read the register until we exit with no error code
  //This attempts to fix the bug where clock stretching sometimes failes, as
  //described in the MCP9600 eratta
	uint8_t read[2]={0,0};
 80086d6:	2300      	movs	r3, #0
 80086d8:	81bb      	strh	r3, [r7, #12]
	uint16_t read16bits = 0;
 80086da:	2300      	movs	r3, #0
 80086dc:	81fb      	strh	r3, [r7, #14]

	while(HAL_I2C_Master_Transmit(&module->hi2c, 0xCE, &reg, 1, HAL_MAX_DELAY) != HAL_OK);
 80086de:	bf00      	nop
 80086e0:	6878      	ldr	r0, [r7, #4]
 80086e2:	1cfa      	adds	r2, r7, #3
 80086e4:	f04f 33ff 	mov.w	r3, #4294967295
 80086e8:	9300      	str	r3, [sp, #0]
 80086ea:	2301      	movs	r3, #1
 80086ec:	21ce      	movs	r1, #206	; 0xce
 80086ee:	f002 fc81 	bl	800aff4 <HAL_I2C_Master_Transmit>
 80086f2:	4603      	mov	r3, r0
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d1f3      	bne.n	80086e0 <readDoubleRegister+0x16>
	while(HAL_I2C_IsDeviceReady(&module->hi2c,0xCE,10,200)!=HAL_OK);
 80086f8:	bf00      	nop
 80086fa:	6878      	ldr	r0, [r7, #4]
 80086fc:	23c8      	movs	r3, #200	; 0xc8
 80086fe:	220a      	movs	r2, #10
 8008700:	21ce      	movs	r1, #206	; 0xce
 8008702:	f002 fe61 	bl	800b3c8 <HAL_I2C_IsDeviceReady>
 8008706:	4603      	mov	r3, r0
 8008708:	2b00      	cmp	r3, #0
 800870a:	d1f6      	bne.n	80086fa <readDoubleRegister+0x30>
	while(HAL_I2C_Master_Receive(&module->hi2c, 0XCF, read, sizeof(read), HAL_MAX_DELAY)!= HAL_OK);
 800870c:	bf00      	nop
 800870e:	6878      	ldr	r0, [r7, #4]
 8008710:	f107 020c 	add.w	r2, r7, #12
 8008714:	f04f 33ff 	mov.w	r3, #4294967295
 8008718:	9300      	str	r3, [sp, #0]
 800871a:	2302      	movs	r3, #2
 800871c:	21cf      	movs	r1, #207	; 0xcf
 800871e:	f002 fd5d 	bl	800b1dc <HAL_I2C_Master_Receive>
 8008722:	4603      	mov	r3, r0
 8008724:	2b00      	cmp	r3, #0
 8008726:	d1f2      	bne.n	800870e <readDoubleRegister+0x44>
	read16bits = (read[0] << 8) | read[1];
 8008728:	7b3b      	ldrb	r3, [r7, #12]
 800872a:	021b      	lsls	r3, r3, #8
 800872c:	b21a      	sxth	r2, r3
 800872e:	7b7b      	ldrb	r3, [r7, #13]
 8008730:	b21b      	sxth	r3, r3
 8008732:	4313      	orrs	r3, r2
 8008734:	b21b      	sxth	r3, r3
 8008736:	81fb      	strh	r3, [r7, #14]
	return read16bits;
 8008738:	89fb      	ldrh	r3, [r7, #14]


}
 800873a:	4618      	mov	r0, r3
 800873c:	3710      	adds	r7, #16
 800873e:	46bd      	mov	sp, r7
 8008740:	bd80      	pop	{r7, pc}

08008742 <PCA9685begin>:
#include <main.h>
#include <PCA9685.h>

PCA9685_ReturnError_t errPCA9685 = 0;

bool PCA9685begin(PCA9685_t *module, I2C_HandleTypeDef hi2c1, uint8_t prescale){
 8008742:	b084      	sub	sp, #16
 8008744:	b580      	push	{r7, lr}
 8008746:	b082      	sub	sp, #8
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
 800874c:	f107 0014 	add.w	r0, r7, #20
 8008750:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	module->hi2c = hi2c1;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	4618      	mov	r0, r3
 8008758:	f107 0314 	add.w	r3, r7, #20
 800875c:	224c      	movs	r2, #76	; 0x4c
 800875e:	4619      	mov	r1, r3
 8008760:	f009 f8c6 	bl	80118f0 <memcpy>
	module->sensor_ID = 0x80;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2280      	movs	r2, #128	; 0x80
 8008768:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	return 0;
 800876c:	2300      	movs	r3, #0
}
 800876e:	4618      	mov	r0, r3
 8008770:	3708      	adds	r7, #8
 8008772:	46bd      	mov	sp, r7
 8008774:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008778:	b004      	add	sp, #16
 800877a:	4770      	bx	lr

0800877c <pca9685_init>:
	//HAL_I2C_Master_Receive(hi2c,address,res,1,1);
	return res;
}

void pca9685_init(PCA9685_t *module)
{
 800877c:	b580      	push	{r7, lr}
 800877e:	b086      	sub	sp, #24
 8008780:	af02      	add	r7, sp, #8
 8008782:	6078      	str	r0, [r7, #4]
 uint8_t initStruct[2];
 uint8_t prescale = 0x03; // hardcoded
 8008784:	2303      	movs	r3, #3
 8008786:	73fb      	strb	r3, [r7, #15]
 errPCA9685 = HAL_I2C_Master_Transmit(&module->hi2c, 0x80, PCA9685_MODE1, 1, 1);
 8008788:	6878      	ldr	r0, [r7, #4]
 800878a:	2301      	movs	r3, #1
 800878c:	9300      	str	r3, [sp, #0]
 800878e:	2301      	movs	r3, #1
 8008790:	2200      	movs	r2, #0
 8008792:	2180      	movs	r1, #128	; 0x80
 8008794:	f002 fc2e 	bl	800aff4 <HAL_I2C_Master_Transmit>
 8008798:	4603      	mov	r3, r0
 800879a:	461a      	mov	r2, r3
 800879c:	4b32      	ldr	r3, [pc, #200]	; (8008868 <pca9685_init+0xec>)
 800879e:	701a      	strb	r2, [r3, #0]
 uint8_t oldmode = 0x00; // hardcoded
 80087a0:	2300      	movs	r3, #0
 80087a2:	73bb      	strb	r3, [r7, #14]
 //uint8_t oldmode = PCA9685_read(hi2c,address,PCA9685_MODE1);
 // HAL_I2C_Master_Receive(hi2c, address, &oldmode, 1, 1);
 uint8_t newmode = ((oldmode & 0x7F) | 0x10);
 80087a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80087a8:	f003 036f 	and.w	r3, r3, #111	; 0x6f
 80087ac:	b25b      	sxtb	r3, r3
 80087ae:	f043 0310 	orr.w	r3, r3, #16
 80087b2:	b25b      	sxtb	r3, r3
 80087b4:	737b      	strb	r3, [r7, #13]
 initStruct[0] = PCA9685_MODE1;
 80087b6:	2300      	movs	r3, #0
 80087b8:	723b      	strb	r3, [r7, #8]
 initStruct[1] = newmode;
 80087ba:	7b7b      	ldrb	r3, [r7, #13]
 80087bc:	727b      	strb	r3, [r7, #9]
 errPCA9685 = HAL_I2C_Master_Transmit(&module->hi2c, module->sensor_ID, initStruct, 2, 1);
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80087c6:	b299      	uxth	r1, r3
 80087c8:	f107 0208 	add.w	r2, r7, #8
 80087cc:	2301      	movs	r3, #1
 80087ce:	9300      	str	r3, [sp, #0]
 80087d0:	2302      	movs	r3, #2
 80087d2:	f002 fc0f 	bl	800aff4 <HAL_I2C_Master_Transmit>
 80087d6:	4603      	mov	r3, r0
 80087d8:	461a      	mov	r2, r3
 80087da:	4b23      	ldr	r3, [pc, #140]	; (8008868 <pca9685_init+0xec>)
 80087dc:	701a      	strb	r2, [r3, #0]
 //initStruct[0] = 0xFE;
 initStruct[1] = prescale;
 80087de:	7bfb      	ldrb	r3, [r7, #15]
 80087e0:	727b      	strb	r3, [r7, #9]
 errPCA9685 = HAL_I2C_Master_Transmit(&module->hi2c, module->sensor_ID, initStruct, 2, 1);
 80087e2:	6878      	ldr	r0, [r7, #4]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80087ea:	b299      	uxth	r1, r3
 80087ec:	f107 0208 	add.w	r2, r7, #8
 80087f0:	2301      	movs	r3, #1
 80087f2:	9300      	str	r3, [sp, #0]
 80087f4:	2302      	movs	r3, #2
 80087f6:	f002 fbfd 	bl	800aff4 <HAL_I2C_Master_Transmit>
 80087fa:	4603      	mov	r3, r0
 80087fc:	461a      	mov	r2, r3
 80087fe:	4b1a      	ldr	r3, [pc, #104]	; (8008868 <pca9685_init+0xec>)
 8008800:	701a      	strb	r2, [r3, #0]
 //initStruct[0] = PCA9685_MODE1;
 initStruct[1] = oldmode;
 8008802:	7bbb      	ldrb	r3, [r7, #14]
 8008804:	727b      	strb	r3, [r7, #9]
 errPCA9685 = HAL_I2C_Master_Transmit(&module->hi2c, module->sensor_ID, initStruct, 2, 1);
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800880e:	b299      	uxth	r1, r3
 8008810:	f107 0208 	add.w	r2, r7, #8
 8008814:	2301      	movs	r3, #1
 8008816:	9300      	str	r3, [sp, #0]
 8008818:	2302      	movs	r3, #2
 800881a:	f002 fbeb 	bl	800aff4 <HAL_I2C_Master_Transmit>
 800881e:	4603      	mov	r3, r0
 8008820:	461a      	mov	r2, r3
 8008822:	4b11      	ldr	r3, [pc, #68]	; (8008868 <pca9685_init+0xec>)
 8008824:	701a      	strb	r2, [r3, #0]
 //osDelay(5);
 initStruct[1] = (oldmode | 0xA1);
 8008826:	7bbb      	ldrb	r3, [r7, #14]
 8008828:	f063 035e 	orn	r3, r3, #94	; 0x5e
 800882c:	b2db      	uxtb	r3, r3
 800882e:	727b      	strb	r3, [r7, #9]
 errPCA9685 = HAL_I2C_Master_Transmit(&module->hi2c, module->sensor_ID, initStruct, 2, 1);
 8008830:	6878      	ldr	r0, [r7, #4]
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8008838:	b299      	uxth	r1, r3
 800883a:	f107 0208 	add.w	r2, r7, #8
 800883e:	2301      	movs	r3, #1
 8008840:	9300      	str	r3, [sp, #0]
 8008842:	2302      	movs	r3, #2
 8008844:	f002 fbd6 	bl	800aff4 <HAL_I2C_Master_Transmit>
 8008848:	4603      	mov	r3, r0
 800884a:	461a      	mov	r2, r3
 800884c:	4b06      	ldr	r3, [pc, #24]	; (8008868 <pca9685_init+0xec>)
 800884e:	701a      	strb	r2, [r3, #0]
 //turn off all LED
 //all_led_off(address);
 if(errPCA9685){
 8008850:	4b05      	ldr	r3, [pc, #20]	; (8008868 <pca9685_init+0xec>)
 8008852:	781b      	ldrb	r3, [r3, #0]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d002      	beq.n	800885e <pca9685_init+0xe2>
	 errPCA9685=0;
 8008858:	4b03      	ldr	r3, [pc, #12]	; (8008868 <pca9685_init+0xec>)
 800885a:	2200      	movs	r2, #0
 800885c:	701a      	strb	r2, [r3, #0]
 }
}
 800885e:	bf00      	nop
 8008860:	3710      	adds	r7, #16
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}
 8008866:	bf00      	nop
 8008868:	200006d8 	.word	0x200006d8

0800886c <pca9685_pwm>:

void pca9685_pwm(PCA9685_t *module, uint8_t num, uint16_t on, uint16_t off)
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b088      	sub	sp, #32
 8008870:	af02      	add	r7, sp, #8
 8008872:	60f8      	str	r0, [r7, #12]
 8008874:	4608      	mov	r0, r1
 8008876:	4611      	mov	r1, r2
 8008878:	461a      	mov	r2, r3
 800887a:	4603      	mov	r3, r0
 800887c:	72fb      	strb	r3, [r7, #11]
 800887e:	460b      	mov	r3, r1
 8008880:	813b      	strh	r3, [r7, #8]
 8008882:	4613      	mov	r3, r2
 8008884:	80fb      	strh	r3, [r7, #6]
	uint8_t outputBuffer[] = {0x06 + 4*num, on, (on >> 8), off, (off >> 8)};
 8008886:	7afb      	ldrb	r3, [r7, #11]
 8008888:	009b      	lsls	r3, r3, #2
 800888a:	b2db      	uxtb	r3, r3
 800888c:	3306      	adds	r3, #6
 800888e:	b2db      	uxtb	r3, r3
 8008890:	743b      	strb	r3, [r7, #16]
 8008892:	893b      	ldrh	r3, [r7, #8]
 8008894:	b2db      	uxtb	r3, r3
 8008896:	747b      	strb	r3, [r7, #17]
 8008898:	893b      	ldrh	r3, [r7, #8]
 800889a:	0a1b      	lsrs	r3, r3, #8
 800889c:	b29b      	uxth	r3, r3
 800889e:	b2db      	uxtb	r3, r3
 80088a0:	74bb      	strb	r3, [r7, #18]
 80088a2:	88fb      	ldrh	r3, [r7, #6]
 80088a4:	b2db      	uxtb	r3, r3
 80088a6:	74fb      	strb	r3, [r7, #19]
 80088a8:	88fb      	ldrh	r3, [r7, #6]
 80088aa:	0a1b      	lsrs	r3, r3, #8
 80088ac:	b29b      	uxth	r3, r3
 80088ae:	b2db      	uxtb	r3, r3
 80088b0:	753b      	strb	r3, [r7, #20]
	HAL_I2C_Master_Transmit(&module->hi2c, module->sensor_ID, outputBuffer, sizeof(outputBuffer), 1);
 80088b2:	68f8      	ldr	r0, [r7, #12]
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80088ba:	b299      	uxth	r1, r3
 80088bc:	f107 0210 	add.w	r2, r7, #16
 80088c0:	2301      	movs	r3, #1
 80088c2:	9300      	str	r3, [sp, #0]
 80088c4:	2305      	movs	r3, #5
 80088c6:	f002 fb95 	bl	800aff4 <HAL_I2C_Master_Transmit>
}
 80088ca:	bf00      	nop
 80088cc:	3718      	adds	r7, #24
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}

080088d2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80088d2:	b580      	push	{r7, lr}
 80088d4:	b082      	sub	sp, #8
 80088d6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80088d8:	2300      	movs	r3, #0
 80088da:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80088dc:	2003      	movs	r0, #3
 80088de:	f001 fe9c 	bl	800a61a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80088e2:	2000      	movs	r0, #0
 80088e4:	f7f9 ff3a 	bl	800275c <HAL_InitTick>
 80088e8:	4603      	mov	r3, r0
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d002      	beq.n	80088f4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80088ee:	2301      	movs	r3, #1
 80088f0:	71fb      	strb	r3, [r7, #7]
 80088f2:	e001      	b.n	80088f8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80088f4:	f7f9 ff0a 	bl	800270c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80088f8:	79fb      	ldrb	r3, [r7, #7]
}
 80088fa:	4618      	mov	r0, r3
 80088fc:	3708      	adds	r7, #8
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}
	...

08008904 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008904:	b480      	push	{r7}
 8008906:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8008908:	4b06      	ldr	r3, [pc, #24]	; (8008924 <HAL_IncTick+0x20>)
 800890a:	781b      	ldrb	r3, [r3, #0]
 800890c:	461a      	mov	r2, r3
 800890e:	4b06      	ldr	r3, [pc, #24]	; (8008928 <HAL_IncTick+0x24>)
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	4413      	add	r3, r2
 8008914:	4a04      	ldr	r2, [pc, #16]	; (8008928 <HAL_IncTick+0x24>)
 8008916:	6013      	str	r3, [r2, #0]
}
 8008918:	bf00      	nop
 800891a:	46bd      	mov	sp, r7
 800891c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008920:	4770      	bx	lr
 8008922:	bf00      	nop
 8008924:	20000420 	.word	0x20000420
 8008928:	20008e50 	.word	0x20008e50

0800892c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800892c:	b480      	push	{r7}
 800892e:	af00      	add	r7, sp, #0
  return uwTick;
 8008930:	4b03      	ldr	r3, [pc, #12]	; (8008940 <HAL_GetTick+0x14>)
 8008932:	681b      	ldr	r3, [r3, #0]
}
 8008934:	4618      	mov	r0, r3
 8008936:	46bd      	mov	sp, r7
 8008938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893c:	4770      	bx	lr
 800893e:	bf00      	nop
 8008940:	20008e50 	.word	0x20008e50

08008944 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8008944:	b480      	push	{r7}
 8008946:	b083      	sub	sp, #12
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
 800894c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	689b      	ldr	r3, [r3, #8]
 8008952:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	431a      	orrs	r2, r3
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	609a      	str	r2, [r3, #8]
}
 800895e:	bf00      	nop
 8008960:	370c      	adds	r7, #12
 8008962:	46bd      	mov	sp, r7
 8008964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008968:	4770      	bx	lr

0800896a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800896a:	b480      	push	{r7}
 800896c:	b083      	sub	sp, #12
 800896e:	af00      	add	r7, sp, #0
 8008970:	6078      	str	r0, [r7, #4]
 8008972:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	689b      	ldr	r3, [r3, #8]
 8008978:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	431a      	orrs	r2, r3
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	609a      	str	r2, [r3, #8]
}
 8008984:	bf00      	nop
 8008986:	370c      	adds	r7, #12
 8008988:	46bd      	mov	sp, r7
 800898a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898e:	4770      	bx	lr

08008990 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008990:	b480      	push	{r7}
 8008992:	b083      	sub	sp, #12
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	689b      	ldr	r3, [r3, #8]
 800899c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80089a0:	4618      	mov	r0, r3
 80089a2:	370c      	adds	r7, #12
 80089a4:	46bd      	mov	sp, r7
 80089a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089aa:	4770      	bx	lr

080089ac <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80089ac:	b480      	push	{r7}
 80089ae:	b087      	sub	sp, #28
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	60f8      	str	r0, [r7, #12]
 80089b4:	60b9      	str	r1, [r7, #8]
 80089b6:	607a      	str	r2, [r7, #4]
 80089b8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	3360      	adds	r3, #96	; 0x60
 80089be:	461a      	mov	r2, r3
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	009b      	lsls	r3, r3, #2
 80089c4:	4413      	add	r3, r2
 80089c6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80089c8:	697b      	ldr	r3, [r7, #20]
 80089ca:	681a      	ldr	r2, [r3, #0]
 80089cc:	4b08      	ldr	r3, [pc, #32]	; (80089f0 <LL_ADC_SetOffset+0x44>)
 80089ce:	4013      	ands	r3, r2
 80089d0:	687a      	ldr	r2, [r7, #4]
 80089d2:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80089d6:	683a      	ldr	r2, [r7, #0]
 80089d8:	430a      	orrs	r2, r1
 80089da:	4313      	orrs	r3, r2
 80089dc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80089e0:	697b      	ldr	r3, [r7, #20]
 80089e2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80089e4:	bf00      	nop
 80089e6:	371c      	adds	r7, #28
 80089e8:	46bd      	mov	sp, r7
 80089ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ee:	4770      	bx	lr
 80089f0:	03fff000 	.word	0x03fff000

080089f4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80089f4:	b480      	push	{r7}
 80089f6:	b085      	sub	sp, #20
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
 80089fc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	3360      	adds	r3, #96	; 0x60
 8008a02:	461a      	mov	r2, r3
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	009b      	lsls	r3, r3, #2
 8008a08:	4413      	add	r3, r2
 8008a0a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8008a14:	4618      	mov	r0, r3
 8008a16:	3714      	adds	r7, #20
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1e:	4770      	bx	lr

08008a20 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8008a20:	b480      	push	{r7}
 8008a22:	b087      	sub	sp, #28
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	60f8      	str	r0, [r7, #12]
 8008a28:	60b9      	str	r1, [r7, #8]
 8008a2a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	3360      	adds	r3, #96	; 0x60
 8008a30:	461a      	mov	r2, r3
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	009b      	lsls	r3, r3, #2
 8008a36:	4413      	add	r3, r2
 8008a38:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008a3a:	697b      	ldr	r3, [r7, #20]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	431a      	orrs	r2, r3
 8008a46:	697b      	ldr	r3, [r7, #20]
 8008a48:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8008a4a:	bf00      	nop
 8008a4c:	371c      	adds	r7, #28
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a54:	4770      	bx	lr

08008a56 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8008a56:	b480      	push	{r7}
 8008a58:	b087      	sub	sp, #28
 8008a5a:	af00      	add	r7, sp, #0
 8008a5c:	60f8      	str	r0, [r7, #12]
 8008a5e:	60b9      	str	r1, [r7, #8]
 8008a60:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	3330      	adds	r3, #48	; 0x30
 8008a66:	461a      	mov	r2, r3
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	0a1b      	lsrs	r3, r3, #8
 8008a6c:	009b      	lsls	r3, r3, #2
 8008a6e:	f003 030c 	and.w	r3, r3, #12
 8008a72:	4413      	add	r3, r2
 8008a74:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008a76:	697b      	ldr	r3, [r7, #20]
 8008a78:	681a      	ldr	r2, [r3, #0]
 8008a7a:	68bb      	ldr	r3, [r7, #8]
 8008a7c:	f003 031f 	and.w	r3, r3, #31
 8008a80:	211f      	movs	r1, #31
 8008a82:	fa01 f303 	lsl.w	r3, r1, r3
 8008a86:	43db      	mvns	r3, r3
 8008a88:	401a      	ands	r2, r3
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	0e9b      	lsrs	r3, r3, #26
 8008a8e:	f003 011f 	and.w	r1, r3, #31
 8008a92:	68bb      	ldr	r3, [r7, #8]
 8008a94:	f003 031f 	and.w	r3, r3, #31
 8008a98:	fa01 f303 	lsl.w	r3, r1, r3
 8008a9c:	431a      	orrs	r2, r3
 8008a9e:	697b      	ldr	r3, [r7, #20]
 8008aa0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8008aa2:	bf00      	nop
 8008aa4:	371c      	adds	r7, #28
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aac:	4770      	bx	lr

08008aae <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008aae:	b480      	push	{r7}
 8008ab0:	b087      	sub	sp, #28
 8008ab2:	af00      	add	r7, sp, #0
 8008ab4:	60f8      	str	r0, [r7, #12]
 8008ab6:	60b9      	str	r1, [r7, #8]
 8008ab8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	3314      	adds	r3, #20
 8008abe:	461a      	mov	r2, r3
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	0e5b      	lsrs	r3, r3, #25
 8008ac4:	009b      	lsls	r3, r3, #2
 8008ac6:	f003 0304 	and.w	r3, r3, #4
 8008aca:	4413      	add	r3, r2
 8008acc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008ace:	697b      	ldr	r3, [r7, #20]
 8008ad0:	681a      	ldr	r2, [r3, #0]
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	0d1b      	lsrs	r3, r3, #20
 8008ad6:	f003 031f 	and.w	r3, r3, #31
 8008ada:	2107      	movs	r1, #7
 8008adc:	fa01 f303 	lsl.w	r3, r1, r3
 8008ae0:	43db      	mvns	r3, r3
 8008ae2:	401a      	ands	r2, r3
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	0d1b      	lsrs	r3, r3, #20
 8008ae8:	f003 031f 	and.w	r3, r3, #31
 8008aec:	6879      	ldr	r1, [r7, #4]
 8008aee:	fa01 f303 	lsl.w	r3, r1, r3
 8008af2:	431a      	orrs	r2, r3
 8008af4:	697b      	ldr	r3, [r7, #20]
 8008af6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8008af8:	bf00      	nop
 8008afa:	371c      	adds	r7, #28
 8008afc:	46bd      	mov	sp, r7
 8008afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b02:	4770      	bx	lr

08008b04 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8008b04:	b480      	push	{r7}
 8008b06:	b085      	sub	sp, #20
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	60f8      	str	r0, [r7, #12]
 8008b0c:	60b9      	str	r1, [r7, #8]
 8008b0e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8008b16:	68bb      	ldr	r3, [r7, #8]
 8008b18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b1c:	43db      	mvns	r3, r3
 8008b1e:	401a      	ands	r2, r3
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f003 0318 	and.w	r3, r3, #24
 8008b26:	4908      	ldr	r1, [pc, #32]	; (8008b48 <LL_ADC_SetChannelSingleDiff+0x44>)
 8008b28:	40d9      	lsrs	r1, r3
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	400b      	ands	r3, r1
 8008b2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b32:	431a      	orrs	r2, r3
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8008b3a:	bf00      	nop
 8008b3c:	3714      	adds	r7, #20
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b44:	4770      	bx	lr
 8008b46:	bf00      	nop
 8008b48:	0007ffff 	.word	0x0007ffff

08008b4c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	b083      	sub	sp, #12
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	689b      	ldr	r3, [r3, #8]
 8008b58:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8008b5c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008b60:	687a      	ldr	r2, [r7, #4]
 8008b62:	6093      	str	r3, [r2, #8]
}
 8008b64:	bf00      	nop
 8008b66:	370c      	adds	r7, #12
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6e:	4770      	bx	lr

08008b70 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8008b70:	b480      	push	{r7}
 8008b72:	b083      	sub	sp, #12
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	689b      	ldr	r3, [r3, #8]
 8008b7c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008b80:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008b84:	d101      	bne.n	8008b8a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8008b86:	2301      	movs	r3, #1
 8008b88:	e000      	b.n	8008b8c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8008b8a:	2300      	movs	r3, #0
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	370c      	adds	r7, #12
 8008b90:	46bd      	mov	sp, r7
 8008b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b96:	4770      	bx	lr

08008b98 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b083      	sub	sp, #12
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	689b      	ldr	r3, [r3, #8]
 8008ba4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8008ba8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008bac:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8008bb4:	bf00      	nop
 8008bb6:	370c      	adds	r7, #12
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbe:	4770      	bx	lr

08008bc0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8008bc0:	b480      	push	{r7}
 8008bc2:	b083      	sub	sp, #12
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	689b      	ldr	r3, [r3, #8]
 8008bcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008bd0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008bd4:	d101      	bne.n	8008bda <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8008bd6:	2301      	movs	r3, #1
 8008bd8:	e000      	b.n	8008bdc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8008bda:	2300      	movs	r3, #0
}
 8008bdc:	4618      	mov	r0, r3
 8008bde:	370c      	adds	r7, #12
 8008be0:	46bd      	mov	sp, r7
 8008be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be6:	4770      	bx	lr

08008be8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8008be8:	b480      	push	{r7}
 8008bea:	b083      	sub	sp, #12
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	689b      	ldr	r3, [r3, #8]
 8008bf4:	f003 0301 	and.w	r3, r3, #1
 8008bf8:	2b01      	cmp	r3, #1
 8008bfa:	d101      	bne.n	8008c00 <LL_ADC_IsEnabled+0x18>
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	e000      	b.n	8008c02 <LL_ADC_IsEnabled+0x1a>
 8008c00:	2300      	movs	r3, #0
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	370c      	adds	r7, #12
 8008c06:	46bd      	mov	sp, r7
 8008c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0c:	4770      	bx	lr

08008c0e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8008c0e:	b480      	push	{r7}
 8008c10:	b083      	sub	sp, #12
 8008c12:	af00      	add	r7, sp, #0
 8008c14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	689b      	ldr	r3, [r3, #8]
 8008c1a:	f003 0304 	and.w	r3, r3, #4
 8008c1e:	2b04      	cmp	r3, #4
 8008c20:	d101      	bne.n	8008c26 <LL_ADC_REG_IsConversionOngoing+0x18>
 8008c22:	2301      	movs	r3, #1
 8008c24:	e000      	b.n	8008c28 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008c26:	2300      	movs	r3, #0
}
 8008c28:	4618      	mov	r0, r3
 8008c2a:	370c      	adds	r7, #12
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c32:	4770      	bx	lr

08008c34 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8008c34:	b480      	push	{r7}
 8008c36:	b083      	sub	sp, #12
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	689b      	ldr	r3, [r3, #8]
 8008c40:	f003 0308 	and.w	r3, r3, #8
 8008c44:	2b08      	cmp	r3, #8
 8008c46:	d101      	bne.n	8008c4c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8008c48:	2301      	movs	r3, #1
 8008c4a:	e000      	b.n	8008c4e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8008c4c:	2300      	movs	r3, #0
}
 8008c4e:	4618      	mov	r0, r3
 8008c50:	370c      	adds	r7, #12
 8008c52:	46bd      	mov	sp, r7
 8008c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c58:	4770      	bx	lr
	...

08008c5c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b088      	sub	sp, #32
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008c64:	2300      	movs	r3, #0
 8008c66:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8008c68:	2300      	movs	r3, #0
 8008c6a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d101      	bne.n	8008c76 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8008c72:	2301      	movs	r3, #1
 8008c74:	e12c      	b.n	8008ed0 <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	691b      	ldr	r3, [r3, #16]
 8008c7a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d109      	bne.n	8008c98 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f7f8 f98f 	bl	8000fa8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2200      	movs	r2, #0
 8008c94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	f7ff ff67 	bl	8008b70 <LL_ADC_IsDeepPowerDownEnabled>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d004      	beq.n	8008cb2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	4618      	mov	r0, r3
 8008cae:	f7ff ff4d 	bl	8008b4c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	f7ff ff82 	bl	8008bc0 <LL_ADC_IsInternalRegulatorEnabled>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d115      	bne.n	8008cee <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	f7ff ff66 	bl	8008b98 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008ccc:	4b82      	ldr	r3, [pc, #520]	; (8008ed8 <HAL_ADC_Init+0x27c>)
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	099b      	lsrs	r3, r3, #6
 8008cd2:	4a82      	ldr	r2, [pc, #520]	; (8008edc <HAL_ADC_Init+0x280>)
 8008cd4:	fba2 2303 	umull	r2, r3, r2, r3
 8008cd8:	099b      	lsrs	r3, r3, #6
 8008cda:	3301      	adds	r3, #1
 8008cdc:	005b      	lsls	r3, r3, #1
 8008cde:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8008ce0:	e002      	b.n	8008ce8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	3b01      	subs	r3, #1
 8008ce6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8008ce8:	68bb      	ldr	r3, [r7, #8]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d1f9      	bne.n	8008ce2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	f7ff ff64 	bl	8008bc0 <LL_ADC_IsInternalRegulatorEnabled>
 8008cf8:	4603      	mov	r3, r0
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d10d      	bne.n	8008d1a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d02:	f043 0210 	orr.w	r2, r3, #16
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d0e:	f043 0201 	orr.w	r2, r3, #1
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8008d16:	2301      	movs	r3, #1
 8008d18:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	4618      	mov	r0, r3
 8008d20:	f7ff ff75 	bl	8008c0e <LL_ADC_REG_IsConversionOngoing>
 8008d24:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d2a:	f003 0310 	and.w	r3, r3, #16
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	f040 80c5 	bne.w	8008ebe <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8008d34:	697b      	ldr	r3, [r7, #20]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	f040 80c1 	bne.w	8008ebe <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d40:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8008d44:	f043 0202 	orr.w	r2, r3, #2
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	4618      	mov	r0, r3
 8008d52:	f7ff ff49 	bl	8008be8 <LL_ADC_IsEnabled>
 8008d56:	4603      	mov	r3, r0
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d10b      	bne.n	8008d74 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008d5c:	4860      	ldr	r0, [pc, #384]	; (8008ee0 <HAL_ADC_Init+0x284>)
 8008d5e:	f7ff ff43 	bl	8008be8 <LL_ADC_IsEnabled>
 8008d62:	4603      	mov	r3, r0
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d105      	bne.n	8008d74 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	685b      	ldr	r3, [r3, #4]
 8008d6c:	4619      	mov	r1, r3
 8008d6e:	485d      	ldr	r0, [pc, #372]	; (8008ee4 <HAL_ADC_Init+0x288>)
 8008d70:	f7ff fde8 	bl	8008944 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	7e5b      	ldrb	r3, [r3, #25]
 8008d78:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008d7e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8008d84:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8008d8a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008d92:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008d94:	4313      	orrs	r3, r2
 8008d96:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008d9e:	2b01      	cmp	r3, #1
 8008da0:	d106      	bne.n	8008db0 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008da6:	3b01      	subs	r3, #1
 8008da8:	045b      	lsls	r3, r3, #17
 8008daa:	69ba      	ldr	r2, [r7, #24]
 8008dac:	4313      	orrs	r3, r2
 8008dae:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d009      	beq.n	8008dcc <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dbc:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dc4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008dc6:	69ba      	ldr	r2, [r7, #24]
 8008dc8:	4313      	orrs	r3, r2
 8008dca:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	68da      	ldr	r2, [r3, #12]
 8008dd2:	4b45      	ldr	r3, [pc, #276]	; (8008ee8 <HAL_ADC_Init+0x28c>)
 8008dd4:	4013      	ands	r3, r2
 8008dd6:	687a      	ldr	r2, [r7, #4]
 8008dd8:	6812      	ldr	r2, [r2, #0]
 8008dda:	69b9      	ldr	r1, [r7, #24]
 8008ddc:	430b      	orrs	r3, r1
 8008dde:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	4618      	mov	r0, r3
 8008de6:	f7ff ff12 	bl	8008c0e <LL_ADC_REG_IsConversionOngoing>
 8008dea:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	4618      	mov	r0, r3
 8008df2:	f7ff ff1f 	bl	8008c34 <LL_ADC_INJ_IsConversionOngoing>
 8008df6:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008df8:	693b      	ldr	r3, [r7, #16]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d13d      	bne.n	8008e7a <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d13a      	bne.n	8008e7a <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8008e08:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008e10:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8008e12:	4313      	orrs	r3, r2
 8008e14:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	68db      	ldr	r3, [r3, #12]
 8008e1c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008e20:	f023 0302 	bic.w	r3, r3, #2
 8008e24:	687a      	ldr	r2, [r7, #4]
 8008e26:	6812      	ldr	r2, [r2, #0]
 8008e28:	69b9      	ldr	r1, [r7, #24]
 8008e2a:	430b      	orrs	r3, r1
 8008e2c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008e34:	2b01      	cmp	r3, #1
 8008e36:	d118      	bne.n	8008e6a <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	691b      	ldr	r3, [r3, #16]
 8008e3e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008e42:	f023 0304 	bic.w	r3, r3, #4
 8008e46:	687a      	ldr	r2, [r7, #4]
 8008e48:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8008e4a:	687a      	ldr	r2, [r7, #4]
 8008e4c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8008e4e:	4311      	orrs	r1, r2
 8008e50:	687a      	ldr	r2, [r7, #4]
 8008e52:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8008e54:	4311      	orrs	r1, r2
 8008e56:	687a      	ldr	r2, [r7, #4]
 8008e58:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008e5a:	430a      	orrs	r2, r1
 8008e5c:	431a      	orrs	r2, r3
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f042 0201 	orr.w	r2, r2, #1
 8008e66:	611a      	str	r2, [r3, #16]
 8008e68:	e007      	b.n	8008e7a <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	691a      	ldr	r2, [r3, #16]
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	f022 0201 	bic.w	r2, r2, #1
 8008e78:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	691b      	ldr	r3, [r3, #16]
 8008e7e:	2b01      	cmp	r3, #1
 8008e80:	d10c      	bne.n	8008e9c <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e88:	f023 010f 	bic.w	r1, r3, #15
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	69db      	ldr	r3, [r3, #28]
 8008e90:	1e5a      	subs	r2, r3, #1
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	430a      	orrs	r2, r1
 8008e98:	631a      	str	r2, [r3, #48]	; 0x30
 8008e9a:	e007      	b.n	8008eac <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f022 020f 	bic.w	r2, r2, #15
 8008eaa:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008eb0:	f023 0303 	bic.w	r3, r3, #3
 8008eb4:	f043 0201 	orr.w	r2, r3, #1
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	655a      	str	r2, [r3, #84]	; 0x54
 8008ebc:	e007      	b.n	8008ece <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ec2:	f043 0210 	orr.w	r2, r3, #16
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8008eca:	2301      	movs	r3, #1
 8008ecc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8008ece:	7ffb      	ldrb	r3, [r7, #31]
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	3720      	adds	r7, #32
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}
 8008ed8:	20000418 	.word	0x20000418
 8008edc:	053e2d63 	.word	0x053e2d63
 8008ee0:	50040000 	.word	0x50040000
 8008ee4:	50040300 	.word	0x50040300
 8008ee8:	fff0c007 	.word	0xfff0c007

08008eec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b0b6      	sub	sp, #216	; 0xd8
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
 8008ef4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8008efc:	2300      	movs	r3, #0
 8008efe:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008f06:	2b01      	cmp	r3, #1
 8008f08:	d101      	bne.n	8008f0e <HAL_ADC_ConfigChannel+0x22>
 8008f0a:	2302      	movs	r3, #2
 8008f0c:	e3b9      	b.n	8009682 <HAL_ADC_ConfigChannel+0x796>
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	2201      	movs	r2, #1
 8008f12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	f7ff fe77 	bl	8008c0e <LL_ADC_REG_IsConversionOngoing>
 8008f20:	4603      	mov	r3, r0
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	f040 839e 	bne.w	8009664 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	685b      	ldr	r3, [r3, #4]
 8008f2c:	2b05      	cmp	r3, #5
 8008f2e:	d824      	bhi.n	8008f7a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8008f30:	683b      	ldr	r3, [r7, #0]
 8008f32:	685b      	ldr	r3, [r3, #4]
 8008f34:	3b02      	subs	r3, #2
 8008f36:	2b03      	cmp	r3, #3
 8008f38:	d81b      	bhi.n	8008f72 <HAL_ADC_ConfigChannel+0x86>
 8008f3a:	a201      	add	r2, pc, #4	; (adr r2, 8008f40 <HAL_ADC_ConfigChannel+0x54>)
 8008f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f40:	08008f51 	.word	0x08008f51
 8008f44:	08008f59 	.word	0x08008f59
 8008f48:	08008f61 	.word	0x08008f61
 8008f4c:	08008f69 	.word	0x08008f69
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	220c      	movs	r2, #12
 8008f54:	605a      	str	r2, [r3, #4]
          break;
 8008f56:	e011      	b.n	8008f7c <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8008f58:	683b      	ldr	r3, [r7, #0]
 8008f5a:	2212      	movs	r2, #18
 8008f5c:	605a      	str	r2, [r3, #4]
          break;
 8008f5e:	e00d      	b.n	8008f7c <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	2218      	movs	r2, #24
 8008f64:	605a      	str	r2, [r3, #4]
          break;
 8008f66:	e009      	b.n	8008f7c <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008f6e:	605a      	str	r2, [r3, #4]
          break;
 8008f70:	e004      	b.n	8008f7c <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8008f72:	683b      	ldr	r3, [r7, #0]
 8008f74:	2206      	movs	r2, #6
 8008f76:	605a      	str	r2, [r3, #4]
          break;
 8008f78:	e000      	b.n	8008f7c <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8008f7a:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	6818      	ldr	r0, [r3, #0]
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	6859      	ldr	r1, [r3, #4]
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	461a      	mov	r2, r3
 8008f8a:	f7ff fd64 	bl	8008a56 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	4618      	mov	r0, r3
 8008f94:	f7ff fe3b 	bl	8008c0e <LL_ADC_REG_IsConversionOngoing>
 8008f98:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	f7ff fe47 	bl	8008c34 <LL_ADC_INJ_IsConversionOngoing>
 8008fa6:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008faa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	f040 81a6 	bne.w	8009300 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008fb4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	f040 81a1 	bne.w	8009300 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	6818      	ldr	r0, [r3, #0]
 8008fc2:	683b      	ldr	r3, [r7, #0]
 8008fc4:	6819      	ldr	r1, [r3, #0]
 8008fc6:	683b      	ldr	r3, [r7, #0]
 8008fc8:	689b      	ldr	r3, [r3, #8]
 8008fca:	461a      	mov	r2, r3
 8008fcc:	f7ff fd6f 	bl	8008aae <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	695a      	ldr	r2, [r3, #20]
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	68db      	ldr	r3, [r3, #12]
 8008fda:	08db      	lsrs	r3, r3, #3
 8008fdc:	f003 0303 	and.w	r3, r3, #3
 8008fe0:	005b      	lsls	r3, r3, #1
 8008fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8008fe6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	691b      	ldr	r3, [r3, #16]
 8008fee:	2b04      	cmp	r3, #4
 8008ff0:	d00a      	beq.n	8009008 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	6818      	ldr	r0, [r3, #0]
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	6919      	ldr	r1, [r3, #16]
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	681a      	ldr	r2, [r3, #0]
 8008ffe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009002:	f7ff fcd3 	bl	80089ac <LL_ADC_SetOffset>
 8009006:	e17b      	b.n	8009300 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	2100      	movs	r1, #0
 800900e:	4618      	mov	r0, r3
 8009010:	f7ff fcf0 	bl	80089f4 <LL_ADC_GetOffsetChannel>
 8009014:	4603      	mov	r3, r0
 8009016:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800901a:	2b00      	cmp	r3, #0
 800901c:	d10a      	bne.n	8009034 <HAL_ADC_ConfigChannel+0x148>
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	2100      	movs	r1, #0
 8009024:	4618      	mov	r0, r3
 8009026:	f7ff fce5 	bl	80089f4 <LL_ADC_GetOffsetChannel>
 800902a:	4603      	mov	r3, r0
 800902c:	0e9b      	lsrs	r3, r3, #26
 800902e:	f003 021f 	and.w	r2, r3, #31
 8009032:	e01e      	b.n	8009072 <HAL_ADC_ConfigChannel+0x186>
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	2100      	movs	r1, #0
 800903a:	4618      	mov	r0, r3
 800903c:	f7ff fcda 	bl	80089f4 <LL_ADC_GetOffsetChannel>
 8009040:	4603      	mov	r3, r0
 8009042:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009046:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800904a:	fa93 f3a3 	rbit	r3, r3
 800904e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8009052:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009056:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800905a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800905e:	2b00      	cmp	r3, #0
 8009060:	d101      	bne.n	8009066 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8009062:	2320      	movs	r3, #32
 8009064:	e004      	b.n	8009070 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8009066:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800906a:	fab3 f383 	clz	r3, r3
 800906e:	b2db      	uxtb	r3, r3
 8009070:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800907a:	2b00      	cmp	r3, #0
 800907c:	d105      	bne.n	800908a <HAL_ADC_ConfigChannel+0x19e>
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	0e9b      	lsrs	r3, r3, #26
 8009084:	f003 031f 	and.w	r3, r3, #31
 8009088:	e018      	b.n	80090bc <HAL_ADC_ConfigChannel+0x1d0>
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009092:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009096:	fa93 f3a3 	rbit	r3, r3
 800909a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800909e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80090a2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80090a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d101      	bne.n	80090b2 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 80090ae:	2320      	movs	r3, #32
 80090b0:	e004      	b.n	80090bc <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 80090b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80090b6:	fab3 f383 	clz	r3, r3
 80090ba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80090bc:	429a      	cmp	r2, r3
 80090be:	d106      	bne.n	80090ce <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	2200      	movs	r2, #0
 80090c6:	2100      	movs	r1, #0
 80090c8:	4618      	mov	r0, r3
 80090ca:	f7ff fca9 	bl	8008a20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	2101      	movs	r1, #1
 80090d4:	4618      	mov	r0, r3
 80090d6:	f7ff fc8d 	bl	80089f4 <LL_ADC_GetOffsetChannel>
 80090da:	4603      	mov	r3, r0
 80090dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d10a      	bne.n	80090fa <HAL_ADC_ConfigChannel+0x20e>
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	2101      	movs	r1, #1
 80090ea:	4618      	mov	r0, r3
 80090ec:	f7ff fc82 	bl	80089f4 <LL_ADC_GetOffsetChannel>
 80090f0:	4603      	mov	r3, r0
 80090f2:	0e9b      	lsrs	r3, r3, #26
 80090f4:	f003 021f 	and.w	r2, r3, #31
 80090f8:	e01e      	b.n	8009138 <HAL_ADC_ConfigChannel+0x24c>
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	2101      	movs	r1, #1
 8009100:	4618      	mov	r0, r3
 8009102:	f7ff fc77 	bl	80089f4 <LL_ADC_GetOffsetChannel>
 8009106:	4603      	mov	r3, r0
 8009108:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800910c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009110:	fa93 f3a3 	rbit	r3, r3
 8009114:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8009118:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800911c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8009120:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009124:	2b00      	cmp	r3, #0
 8009126:	d101      	bne.n	800912c <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8009128:	2320      	movs	r3, #32
 800912a:	e004      	b.n	8009136 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 800912c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009130:	fab3 f383 	clz	r3, r3
 8009134:	b2db      	uxtb	r3, r3
 8009136:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009140:	2b00      	cmp	r3, #0
 8009142:	d105      	bne.n	8009150 <HAL_ADC_ConfigChannel+0x264>
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	0e9b      	lsrs	r3, r3, #26
 800914a:	f003 031f 	and.w	r3, r3, #31
 800914e:	e018      	b.n	8009182 <HAL_ADC_ConfigChannel+0x296>
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009158:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800915c:	fa93 f3a3 	rbit	r3, r3
 8009160:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8009164:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009168:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800916c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009170:	2b00      	cmp	r3, #0
 8009172:	d101      	bne.n	8009178 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8009174:	2320      	movs	r3, #32
 8009176:	e004      	b.n	8009182 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8009178:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800917c:	fab3 f383 	clz	r3, r3
 8009180:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009182:	429a      	cmp	r2, r3
 8009184:	d106      	bne.n	8009194 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	2200      	movs	r2, #0
 800918c:	2101      	movs	r1, #1
 800918e:	4618      	mov	r0, r3
 8009190:	f7ff fc46 	bl	8008a20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	2102      	movs	r1, #2
 800919a:	4618      	mov	r0, r3
 800919c:	f7ff fc2a 	bl	80089f4 <LL_ADC_GetOffsetChannel>
 80091a0:	4603      	mov	r3, r0
 80091a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d10a      	bne.n	80091c0 <HAL_ADC_ConfigChannel+0x2d4>
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	2102      	movs	r1, #2
 80091b0:	4618      	mov	r0, r3
 80091b2:	f7ff fc1f 	bl	80089f4 <LL_ADC_GetOffsetChannel>
 80091b6:	4603      	mov	r3, r0
 80091b8:	0e9b      	lsrs	r3, r3, #26
 80091ba:	f003 021f 	and.w	r2, r3, #31
 80091be:	e01e      	b.n	80091fe <HAL_ADC_ConfigChannel+0x312>
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	2102      	movs	r1, #2
 80091c6:	4618      	mov	r0, r3
 80091c8:	f7ff fc14 	bl	80089f4 <LL_ADC_GetOffsetChannel>
 80091cc:	4603      	mov	r3, r0
 80091ce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80091d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80091d6:	fa93 f3a3 	rbit	r3, r3
 80091da:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80091de:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80091e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80091e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d101      	bne.n	80091f2 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 80091ee:	2320      	movs	r3, #32
 80091f0:	e004      	b.n	80091fc <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 80091f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80091f6:	fab3 f383 	clz	r3, r3
 80091fa:	b2db      	uxtb	r3, r3
 80091fc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009206:	2b00      	cmp	r3, #0
 8009208:	d105      	bne.n	8009216 <HAL_ADC_ConfigChannel+0x32a>
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	0e9b      	lsrs	r3, r3, #26
 8009210:	f003 031f 	and.w	r3, r3, #31
 8009214:	e016      	b.n	8009244 <HAL_ADC_ConfigChannel+0x358>
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800921e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009222:	fa93 f3a3 	rbit	r3, r3
 8009226:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8009228:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800922a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800922e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009232:	2b00      	cmp	r3, #0
 8009234:	d101      	bne.n	800923a <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8009236:	2320      	movs	r3, #32
 8009238:	e004      	b.n	8009244 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 800923a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800923e:	fab3 f383 	clz	r3, r3
 8009242:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009244:	429a      	cmp	r2, r3
 8009246:	d106      	bne.n	8009256 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	2200      	movs	r2, #0
 800924e:	2102      	movs	r1, #2
 8009250:	4618      	mov	r0, r3
 8009252:	f7ff fbe5 	bl	8008a20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	2103      	movs	r1, #3
 800925c:	4618      	mov	r0, r3
 800925e:	f7ff fbc9 	bl	80089f4 <LL_ADC_GetOffsetChannel>
 8009262:	4603      	mov	r3, r0
 8009264:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009268:	2b00      	cmp	r3, #0
 800926a:	d10a      	bne.n	8009282 <HAL_ADC_ConfigChannel+0x396>
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	2103      	movs	r1, #3
 8009272:	4618      	mov	r0, r3
 8009274:	f7ff fbbe 	bl	80089f4 <LL_ADC_GetOffsetChannel>
 8009278:	4603      	mov	r3, r0
 800927a:	0e9b      	lsrs	r3, r3, #26
 800927c:	f003 021f 	and.w	r2, r3, #31
 8009280:	e017      	b.n	80092b2 <HAL_ADC_ConfigChannel+0x3c6>
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	2103      	movs	r1, #3
 8009288:	4618      	mov	r0, r3
 800928a:	f7ff fbb3 	bl	80089f4 <LL_ADC_GetOffsetChannel>
 800928e:	4603      	mov	r3, r0
 8009290:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009292:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009294:	fa93 f3a3 	rbit	r3, r3
 8009298:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800929a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800929c:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800929e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d101      	bne.n	80092a8 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 80092a4:	2320      	movs	r3, #32
 80092a6:	e003      	b.n	80092b0 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 80092a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80092aa:	fab3 f383 	clz	r3, r3
 80092ae:	b2db      	uxtb	r3, r3
 80092b0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d105      	bne.n	80092ca <HAL_ADC_ConfigChannel+0x3de>
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	0e9b      	lsrs	r3, r3, #26
 80092c4:	f003 031f 	and.w	r3, r3, #31
 80092c8:	e011      	b.n	80092ee <HAL_ADC_ConfigChannel+0x402>
 80092ca:	683b      	ldr	r3, [r7, #0]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80092d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80092d2:	fa93 f3a3 	rbit	r3, r3
 80092d6:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80092d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80092da:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80092dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d101      	bne.n	80092e6 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 80092e2:	2320      	movs	r3, #32
 80092e4:	e003      	b.n	80092ee <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 80092e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092e8:	fab3 f383 	clz	r3, r3
 80092ec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80092ee:	429a      	cmp	r2, r3
 80092f0:	d106      	bne.n	8009300 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	2200      	movs	r2, #0
 80092f8:	2103      	movs	r1, #3
 80092fa:	4618      	mov	r0, r3
 80092fc:	f7ff fb90 	bl	8008a20 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	4618      	mov	r0, r3
 8009306:	f7ff fc6f 	bl	8008be8 <LL_ADC_IsEnabled>
 800930a:	4603      	mov	r3, r0
 800930c:	2b00      	cmp	r3, #0
 800930e:	f040 813f 	bne.w	8009590 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6818      	ldr	r0, [r3, #0]
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	6819      	ldr	r1, [r3, #0]
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	68db      	ldr	r3, [r3, #12]
 800931e:	461a      	mov	r2, r3
 8009320:	f7ff fbf0 	bl	8008b04 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	68db      	ldr	r3, [r3, #12]
 8009328:	4a8e      	ldr	r2, [pc, #568]	; (8009564 <HAL_ADC_ConfigChannel+0x678>)
 800932a:	4293      	cmp	r3, r2
 800932c:	f040 8130 	bne.w	8009590 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800933c:	2b00      	cmp	r3, #0
 800933e:	d10b      	bne.n	8009358 <HAL_ADC_ConfigChannel+0x46c>
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	0e9b      	lsrs	r3, r3, #26
 8009346:	3301      	adds	r3, #1
 8009348:	f003 031f 	and.w	r3, r3, #31
 800934c:	2b09      	cmp	r3, #9
 800934e:	bf94      	ite	ls
 8009350:	2301      	movls	r3, #1
 8009352:	2300      	movhi	r3, #0
 8009354:	b2db      	uxtb	r3, r3
 8009356:	e019      	b.n	800938c <HAL_ADC_ConfigChannel+0x4a0>
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800935e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009360:	fa93 f3a3 	rbit	r3, r3
 8009364:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8009366:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009368:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800936a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800936c:	2b00      	cmp	r3, #0
 800936e:	d101      	bne.n	8009374 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8009370:	2320      	movs	r3, #32
 8009372:	e003      	b.n	800937c <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8009374:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009376:	fab3 f383 	clz	r3, r3
 800937a:	b2db      	uxtb	r3, r3
 800937c:	3301      	adds	r3, #1
 800937e:	f003 031f 	and.w	r3, r3, #31
 8009382:	2b09      	cmp	r3, #9
 8009384:	bf94      	ite	ls
 8009386:	2301      	movls	r3, #1
 8009388:	2300      	movhi	r3, #0
 800938a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800938c:	2b00      	cmp	r3, #0
 800938e:	d079      	beq.n	8009484 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009398:	2b00      	cmp	r3, #0
 800939a:	d107      	bne.n	80093ac <HAL_ADC_ConfigChannel+0x4c0>
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	0e9b      	lsrs	r3, r3, #26
 80093a2:	3301      	adds	r3, #1
 80093a4:	069b      	lsls	r3, r3, #26
 80093a6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80093aa:	e015      	b.n	80093d8 <HAL_ADC_ConfigChannel+0x4ec>
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80093b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80093b4:	fa93 f3a3 	rbit	r3, r3
 80093b8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80093ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80093bc:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80093be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d101      	bne.n	80093c8 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 80093c4:	2320      	movs	r3, #32
 80093c6:	e003      	b.n	80093d0 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 80093c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80093ca:	fab3 f383 	clz	r3, r3
 80093ce:	b2db      	uxtb	r3, r3
 80093d0:	3301      	adds	r3, #1
 80093d2:	069b      	lsls	r3, r3, #26
 80093d4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d109      	bne.n	80093f8 <HAL_ADC_ConfigChannel+0x50c>
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	0e9b      	lsrs	r3, r3, #26
 80093ea:	3301      	adds	r3, #1
 80093ec:	f003 031f 	and.w	r3, r3, #31
 80093f0:	2101      	movs	r1, #1
 80093f2:	fa01 f303 	lsl.w	r3, r1, r3
 80093f6:	e017      	b.n	8009428 <HAL_ADC_ConfigChannel+0x53c>
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80093fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009400:	fa93 f3a3 	rbit	r3, r3
 8009404:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8009406:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009408:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800940a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800940c:	2b00      	cmp	r3, #0
 800940e:	d101      	bne.n	8009414 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8009410:	2320      	movs	r3, #32
 8009412:	e003      	b.n	800941c <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8009414:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009416:	fab3 f383 	clz	r3, r3
 800941a:	b2db      	uxtb	r3, r3
 800941c:	3301      	adds	r3, #1
 800941e:	f003 031f 	and.w	r3, r3, #31
 8009422:	2101      	movs	r1, #1
 8009424:	fa01 f303 	lsl.w	r3, r1, r3
 8009428:	ea42 0103 	orr.w	r1, r2, r3
 800942c:	683b      	ldr	r3, [r7, #0]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009434:	2b00      	cmp	r3, #0
 8009436:	d10a      	bne.n	800944e <HAL_ADC_ConfigChannel+0x562>
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	0e9b      	lsrs	r3, r3, #26
 800943e:	3301      	adds	r3, #1
 8009440:	f003 021f 	and.w	r2, r3, #31
 8009444:	4613      	mov	r3, r2
 8009446:	005b      	lsls	r3, r3, #1
 8009448:	4413      	add	r3, r2
 800944a:	051b      	lsls	r3, r3, #20
 800944c:	e018      	b.n	8009480 <HAL_ADC_ConfigChannel+0x594>
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009456:	fa93 f3a3 	rbit	r3, r3
 800945a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800945c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800945e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8009460:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009462:	2b00      	cmp	r3, #0
 8009464:	d101      	bne.n	800946a <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8009466:	2320      	movs	r3, #32
 8009468:	e003      	b.n	8009472 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 800946a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800946c:	fab3 f383 	clz	r3, r3
 8009470:	b2db      	uxtb	r3, r3
 8009472:	3301      	adds	r3, #1
 8009474:	f003 021f 	and.w	r2, r3, #31
 8009478:	4613      	mov	r3, r2
 800947a:	005b      	lsls	r3, r3, #1
 800947c:	4413      	add	r3, r2
 800947e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009480:	430b      	orrs	r3, r1
 8009482:	e080      	b.n	8009586 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800948c:	2b00      	cmp	r3, #0
 800948e:	d107      	bne.n	80094a0 <HAL_ADC_ConfigChannel+0x5b4>
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	0e9b      	lsrs	r3, r3, #26
 8009496:	3301      	adds	r3, #1
 8009498:	069b      	lsls	r3, r3, #26
 800949a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800949e:	e015      	b.n	80094cc <HAL_ADC_ConfigChannel+0x5e0>
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80094a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094a8:	fa93 f3a3 	rbit	r3, r3
 80094ac:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80094ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094b0:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80094b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d101      	bne.n	80094bc <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 80094b8:	2320      	movs	r3, #32
 80094ba:	e003      	b.n	80094c4 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 80094bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094be:	fab3 f383 	clz	r3, r3
 80094c2:	b2db      	uxtb	r3, r3
 80094c4:	3301      	adds	r3, #1
 80094c6:	069b      	lsls	r3, r3, #26
 80094c8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80094cc:	683b      	ldr	r3, [r7, #0]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d109      	bne.n	80094ec <HAL_ADC_ConfigChannel+0x600>
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	0e9b      	lsrs	r3, r3, #26
 80094de:	3301      	adds	r3, #1
 80094e0:	f003 031f 	and.w	r3, r3, #31
 80094e4:	2101      	movs	r1, #1
 80094e6:	fa01 f303 	lsl.w	r3, r1, r3
 80094ea:	e017      	b.n	800951c <HAL_ADC_ConfigChannel+0x630>
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80094f2:	6a3b      	ldr	r3, [r7, #32]
 80094f4:	fa93 f3a3 	rbit	r3, r3
 80094f8:	61fb      	str	r3, [r7, #28]
  return result;
 80094fa:	69fb      	ldr	r3, [r7, #28]
 80094fc:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80094fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009500:	2b00      	cmp	r3, #0
 8009502:	d101      	bne.n	8009508 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8009504:	2320      	movs	r3, #32
 8009506:	e003      	b.n	8009510 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8009508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800950a:	fab3 f383 	clz	r3, r3
 800950e:	b2db      	uxtb	r3, r3
 8009510:	3301      	adds	r3, #1
 8009512:	f003 031f 	and.w	r3, r3, #31
 8009516:	2101      	movs	r1, #1
 8009518:	fa01 f303 	lsl.w	r3, r1, r3
 800951c:	ea42 0103 	orr.w	r1, r2, r3
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009528:	2b00      	cmp	r3, #0
 800952a:	d10d      	bne.n	8009548 <HAL_ADC_ConfigChannel+0x65c>
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	0e9b      	lsrs	r3, r3, #26
 8009532:	3301      	adds	r3, #1
 8009534:	f003 021f 	and.w	r2, r3, #31
 8009538:	4613      	mov	r3, r2
 800953a:	005b      	lsls	r3, r3, #1
 800953c:	4413      	add	r3, r2
 800953e:	3b1e      	subs	r3, #30
 8009540:	051b      	lsls	r3, r3, #20
 8009542:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8009546:	e01d      	b.n	8009584 <HAL_ADC_ConfigChannel+0x698>
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800954e:	697b      	ldr	r3, [r7, #20]
 8009550:	fa93 f3a3 	rbit	r3, r3
 8009554:	613b      	str	r3, [r7, #16]
  return result;
 8009556:	693b      	ldr	r3, [r7, #16]
 8009558:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800955a:	69bb      	ldr	r3, [r7, #24]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d103      	bne.n	8009568 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8009560:	2320      	movs	r3, #32
 8009562:	e005      	b.n	8009570 <HAL_ADC_ConfigChannel+0x684>
 8009564:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8009568:	69bb      	ldr	r3, [r7, #24]
 800956a:	fab3 f383 	clz	r3, r3
 800956e:	b2db      	uxtb	r3, r3
 8009570:	3301      	adds	r3, #1
 8009572:	f003 021f 	and.w	r2, r3, #31
 8009576:	4613      	mov	r3, r2
 8009578:	005b      	lsls	r3, r3, #1
 800957a:	4413      	add	r3, r2
 800957c:	3b1e      	subs	r3, #30
 800957e:	051b      	lsls	r3, r3, #20
 8009580:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009584:	430b      	orrs	r3, r1
 8009586:	683a      	ldr	r2, [r7, #0]
 8009588:	6892      	ldr	r2, [r2, #8]
 800958a:	4619      	mov	r1, r3
 800958c:	f7ff fa8f 	bl	8008aae <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	681a      	ldr	r2, [r3, #0]
 8009594:	4b3d      	ldr	r3, [pc, #244]	; (800968c <HAL_ADC_ConfigChannel+0x7a0>)
 8009596:	4013      	ands	r3, r2
 8009598:	2b00      	cmp	r3, #0
 800959a:	d06c      	beq.n	8009676 <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800959c:	483c      	ldr	r0, [pc, #240]	; (8009690 <HAL_ADC_ConfigChannel+0x7a4>)
 800959e:	f7ff f9f7 	bl	8008990 <LL_ADC_GetCommonPathInternalCh>
 80095a2:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	4a3a      	ldr	r2, [pc, #232]	; (8009694 <HAL_ADC_ConfigChannel+0x7a8>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d127      	bne.n	8009600 <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80095b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80095b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d121      	bne.n	8009600 <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	4a35      	ldr	r2, [pc, #212]	; (8009698 <HAL_ADC_ConfigChannel+0x7ac>)
 80095c2:	4293      	cmp	r3, r2
 80095c4:	d157      	bne.n	8009676 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80095c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80095ca:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80095ce:	4619      	mov	r1, r3
 80095d0:	482f      	ldr	r0, [pc, #188]	; (8009690 <HAL_ADC_ConfigChannel+0x7a4>)
 80095d2:	f7ff f9ca 	bl	800896a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80095d6:	4b31      	ldr	r3, [pc, #196]	; (800969c <HAL_ADC_ConfigChannel+0x7b0>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	099b      	lsrs	r3, r3, #6
 80095dc:	4a30      	ldr	r2, [pc, #192]	; (80096a0 <HAL_ADC_ConfigChannel+0x7b4>)
 80095de:	fba2 2303 	umull	r2, r3, r2, r3
 80095e2:	099b      	lsrs	r3, r3, #6
 80095e4:	1c5a      	adds	r2, r3, #1
 80095e6:	4613      	mov	r3, r2
 80095e8:	005b      	lsls	r3, r3, #1
 80095ea:	4413      	add	r3, r2
 80095ec:	009b      	lsls	r3, r3, #2
 80095ee:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80095f0:	e002      	b.n	80095f8 <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	3b01      	subs	r3, #1
 80095f6:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d1f9      	bne.n	80095f2 <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80095fe:	e03a      	b.n	8009676 <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	4a27      	ldr	r2, [pc, #156]	; (80096a4 <HAL_ADC_ConfigChannel+0x7b8>)
 8009606:	4293      	cmp	r3, r2
 8009608:	d113      	bne.n	8009632 <HAL_ADC_ConfigChannel+0x746>
 800960a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800960e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009612:	2b00      	cmp	r3, #0
 8009614:	d10d      	bne.n	8009632 <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	4a1f      	ldr	r2, [pc, #124]	; (8009698 <HAL_ADC_ConfigChannel+0x7ac>)
 800961c:	4293      	cmp	r3, r2
 800961e:	d12a      	bne.n	8009676 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009620:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009624:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009628:	4619      	mov	r1, r3
 800962a:	4819      	ldr	r0, [pc, #100]	; (8009690 <HAL_ADC_ConfigChannel+0x7a4>)
 800962c:	f7ff f99d 	bl	800896a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009630:	e021      	b.n	8009676 <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8009632:	683b      	ldr	r3, [r7, #0]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	4a1c      	ldr	r2, [pc, #112]	; (80096a8 <HAL_ADC_ConfigChannel+0x7bc>)
 8009638:	4293      	cmp	r3, r2
 800963a:	d11c      	bne.n	8009676 <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800963c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009640:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009644:	2b00      	cmp	r3, #0
 8009646:	d116      	bne.n	8009676 <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	4a12      	ldr	r2, [pc, #72]	; (8009698 <HAL_ADC_ConfigChannel+0x7ac>)
 800964e:	4293      	cmp	r3, r2
 8009650:	d111      	bne.n	8009676 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009652:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009656:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800965a:	4619      	mov	r1, r3
 800965c:	480c      	ldr	r0, [pc, #48]	; (8009690 <HAL_ADC_ConfigChannel+0x7a4>)
 800965e:	f7ff f984 	bl	800896a <LL_ADC_SetCommonPathInternalCh>
 8009662:	e008      	b.n	8009676 <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009668:	f043 0220 	orr.w	r2, r3, #32
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8009670:	2301      	movs	r3, #1
 8009672:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	2200      	movs	r2, #0
 800967a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800967e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8009682:	4618      	mov	r0, r3
 8009684:	37d8      	adds	r7, #216	; 0xd8
 8009686:	46bd      	mov	sp, r7
 8009688:	bd80      	pop	{r7, pc}
 800968a:	bf00      	nop
 800968c:	80080000 	.word	0x80080000
 8009690:	50040300 	.word	0x50040300
 8009694:	c7520000 	.word	0xc7520000
 8009698:	50040000 	.word	0x50040000
 800969c:	20000418 	.word	0x20000418
 80096a0:	053e2d63 	.word	0x053e2d63
 80096a4:	cb840000 	.word	0xcb840000
 80096a8:	80000001 	.word	0x80000001

080096ac <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b084      	sub	sp, #16
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d101      	bne.n	80096be <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80096ba:	2301      	movs	r3, #1
 80096bc:	e0ed      	b.n	800989a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80096c4:	b2db      	uxtb	r3, r3
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d102      	bne.n	80096d0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80096ca:	6878      	ldr	r0, [r7, #4]
 80096cc:	f7f7 ff5c 	bl	8001588 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	681a      	ldr	r2, [r3, #0]
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	f022 0202 	bic.w	r2, r2, #2
 80096de:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80096e0:	f7ff f924 	bl	800892c <HAL_GetTick>
 80096e4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80096e6:	e012      	b.n	800970e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80096e8:	f7ff f920 	bl	800892c <HAL_GetTick>
 80096ec:	4602      	mov	r2, r0
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	1ad3      	subs	r3, r2, r3
 80096f2:	2b0a      	cmp	r3, #10
 80096f4:	d90b      	bls.n	800970e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096fa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2205      	movs	r2, #5
 8009706:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800970a:	2301      	movs	r3, #1
 800970c:	e0c5      	b.n	800989a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	685b      	ldr	r3, [r3, #4]
 8009714:	f003 0302 	and.w	r3, r3, #2
 8009718:	2b00      	cmp	r3, #0
 800971a:	d1e5      	bne.n	80096e8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	681a      	ldr	r2, [r3, #0]
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	f042 0201 	orr.w	r2, r2, #1
 800972a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800972c:	f7ff f8fe 	bl	800892c <HAL_GetTick>
 8009730:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8009732:	e012      	b.n	800975a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009734:	f7ff f8fa 	bl	800892c <HAL_GetTick>
 8009738:	4602      	mov	r2, r0
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	1ad3      	subs	r3, r2, r3
 800973e:	2b0a      	cmp	r3, #10
 8009740:	d90b      	bls.n	800975a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009746:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	2205      	movs	r2, #5
 8009752:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8009756:	2301      	movs	r3, #1
 8009758:	e09f      	b.n	800989a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	685b      	ldr	r3, [r3, #4]
 8009760:	f003 0301 	and.w	r3, r3, #1
 8009764:	2b00      	cmp	r3, #0
 8009766:	d0e5      	beq.n	8009734 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	7e1b      	ldrb	r3, [r3, #24]
 800976c:	2b01      	cmp	r3, #1
 800976e:	d108      	bne.n	8009782 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	681a      	ldr	r2, [r3, #0]
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800977e:	601a      	str	r2, [r3, #0]
 8009780:	e007      	b.n	8009792 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	681a      	ldr	r2, [r3, #0]
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009790:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	7e5b      	ldrb	r3, [r3, #25]
 8009796:	2b01      	cmp	r3, #1
 8009798:	d108      	bne.n	80097ac <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	681a      	ldr	r2, [r3, #0]
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80097a8:	601a      	str	r2, [r3, #0]
 80097aa:	e007      	b.n	80097bc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	681a      	ldr	r2, [r3, #0]
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80097ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	7e9b      	ldrb	r3, [r3, #26]
 80097c0:	2b01      	cmp	r3, #1
 80097c2:	d108      	bne.n	80097d6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	681a      	ldr	r2, [r3, #0]
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f042 0220 	orr.w	r2, r2, #32
 80097d2:	601a      	str	r2, [r3, #0]
 80097d4:	e007      	b.n	80097e6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	681a      	ldr	r2, [r3, #0]
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f022 0220 	bic.w	r2, r2, #32
 80097e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	7edb      	ldrb	r3, [r3, #27]
 80097ea:	2b01      	cmp	r3, #1
 80097ec:	d108      	bne.n	8009800 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	681a      	ldr	r2, [r3, #0]
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	f022 0210 	bic.w	r2, r2, #16
 80097fc:	601a      	str	r2, [r3, #0]
 80097fe:	e007      	b.n	8009810 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	681a      	ldr	r2, [r3, #0]
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	f042 0210 	orr.w	r2, r2, #16
 800980e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	7f1b      	ldrb	r3, [r3, #28]
 8009814:	2b01      	cmp	r3, #1
 8009816:	d108      	bne.n	800982a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	681a      	ldr	r2, [r3, #0]
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f042 0208 	orr.w	r2, r2, #8
 8009826:	601a      	str	r2, [r3, #0]
 8009828:	e007      	b.n	800983a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	681a      	ldr	r2, [r3, #0]
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	f022 0208 	bic.w	r2, r2, #8
 8009838:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	7f5b      	ldrb	r3, [r3, #29]
 800983e:	2b01      	cmp	r3, #1
 8009840:	d108      	bne.n	8009854 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	681a      	ldr	r2, [r3, #0]
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f042 0204 	orr.w	r2, r2, #4
 8009850:	601a      	str	r2, [r3, #0]
 8009852:	e007      	b.n	8009864 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	681a      	ldr	r2, [r3, #0]
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	f022 0204 	bic.w	r2, r2, #4
 8009862:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	689a      	ldr	r2, [r3, #8]
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	68db      	ldr	r3, [r3, #12]
 800986c:	431a      	orrs	r2, r3
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	691b      	ldr	r3, [r3, #16]
 8009872:	431a      	orrs	r2, r3
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	695b      	ldr	r3, [r3, #20]
 8009878:	ea42 0103 	orr.w	r1, r2, r3
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	685b      	ldr	r3, [r3, #4]
 8009880:	1e5a      	subs	r2, r3, #1
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	430a      	orrs	r2, r1
 8009888:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	2200      	movs	r2, #0
 800988e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2201      	movs	r2, #1
 8009894:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8009898:	2300      	movs	r3, #0
}
 800989a:	4618      	mov	r0, r3
 800989c:	3710      	adds	r7, #16
 800989e:	46bd      	mov	sp, r7
 80098a0:	bd80      	pop	{r7, pc}

080098a2 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80098a2:	b480      	push	{r7}
 80098a4:	b087      	sub	sp, #28
 80098a6:	af00      	add	r7, sp, #0
 80098a8:	6078      	str	r0, [r7, #4]
 80098aa:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80098b8:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80098ba:	7cfb      	ldrb	r3, [r7, #19]
 80098bc:	2b01      	cmp	r3, #1
 80098be:	d003      	beq.n	80098c8 <HAL_CAN_ConfigFilter+0x26>
 80098c0:	7cfb      	ldrb	r3, [r7, #19]
 80098c2:	2b02      	cmp	r3, #2
 80098c4:	f040 80aa 	bne.w	8009a1c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80098c8:	697b      	ldr	r3, [r7, #20]
 80098ca:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80098ce:	f043 0201 	orr.w	r2, r3, #1
 80098d2:	697b      	ldr	r3, [r7, #20]
 80098d4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80098d8:	683b      	ldr	r3, [r7, #0]
 80098da:	695b      	ldr	r3, [r3, #20]
 80098dc:	f003 031f 	and.w	r3, r3, #31
 80098e0:	2201      	movs	r2, #1
 80098e2:	fa02 f303 	lsl.w	r3, r2, r3
 80098e6:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80098e8:	697b      	ldr	r3, [r7, #20]
 80098ea:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	43db      	mvns	r3, r3
 80098f2:	401a      	ands	r2, r3
 80098f4:	697b      	ldr	r3, [r7, #20]
 80098f6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	69db      	ldr	r3, [r3, #28]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d123      	bne.n	800994a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8009902:	697b      	ldr	r3, [r7, #20]
 8009904:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	43db      	mvns	r3, r3
 800990c:	401a      	ands	r2, r3
 800990e:	697b      	ldr	r3, [r7, #20]
 8009910:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	68db      	ldr	r3, [r3, #12]
 8009918:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	685b      	ldr	r3, [r3, #4]
 800991e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009920:	683a      	ldr	r2, [r7, #0]
 8009922:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8009924:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	3248      	adds	r2, #72	; 0x48
 800992a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	689b      	ldr	r3, [r3, #8]
 8009932:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800993e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8009940:	6979      	ldr	r1, [r7, #20]
 8009942:	3348      	adds	r3, #72	; 0x48
 8009944:	00db      	lsls	r3, r3, #3
 8009946:	440b      	add	r3, r1
 8009948:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800994a:	683b      	ldr	r3, [r7, #0]
 800994c:	69db      	ldr	r3, [r3, #28]
 800994e:	2b01      	cmp	r3, #1
 8009950:	d122      	bne.n	8009998 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8009952:	697b      	ldr	r3, [r7, #20]
 8009954:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	431a      	orrs	r2, r3
 800995c:	697b      	ldr	r3, [r7, #20]
 800995e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8009962:	683b      	ldr	r3, [r7, #0]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	685b      	ldr	r3, [r3, #4]
 800996c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800996e:	683a      	ldr	r2, [r7, #0]
 8009970:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8009972:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009974:	697b      	ldr	r3, [r7, #20]
 8009976:	3248      	adds	r2, #72	; 0x48
 8009978:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	689b      	ldr	r3, [r3, #8]
 8009980:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8009982:	683b      	ldr	r3, [r7, #0]
 8009984:	68db      	ldr	r3, [r3, #12]
 8009986:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800998c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800998e:	6979      	ldr	r1, [r7, #20]
 8009990:	3348      	adds	r3, #72	; 0x48
 8009992:	00db      	lsls	r3, r3, #3
 8009994:	440b      	add	r3, r1
 8009996:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	699b      	ldr	r3, [r3, #24]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d109      	bne.n	80099b4 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80099a0:	697b      	ldr	r3, [r7, #20]
 80099a2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	43db      	mvns	r3, r3
 80099aa:	401a      	ands	r2, r3
 80099ac:	697b      	ldr	r3, [r7, #20]
 80099ae:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80099b2:	e007      	b.n	80099c4 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80099b4:	697b      	ldr	r3, [r7, #20]
 80099b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	431a      	orrs	r2, r3
 80099be:	697b      	ldr	r3, [r7, #20]
 80099c0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80099c4:	683b      	ldr	r3, [r7, #0]
 80099c6:	691b      	ldr	r3, [r3, #16]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d109      	bne.n	80099e0 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80099cc:	697b      	ldr	r3, [r7, #20]
 80099ce:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	43db      	mvns	r3, r3
 80099d6:	401a      	ands	r2, r3
 80099d8:	697b      	ldr	r3, [r7, #20]
 80099da:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80099de:	e007      	b.n	80099f0 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80099e0:	697b      	ldr	r3, [r7, #20]
 80099e2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	431a      	orrs	r2, r3
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80099f0:	683b      	ldr	r3, [r7, #0]
 80099f2:	6a1b      	ldr	r3, [r3, #32]
 80099f4:	2b01      	cmp	r3, #1
 80099f6:	d107      	bne.n	8009a08 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80099f8:	697b      	ldr	r3, [r7, #20]
 80099fa:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	431a      	orrs	r2, r3
 8009a02:	697b      	ldr	r3, [r7, #20]
 8009a04:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8009a08:	697b      	ldr	r3, [r7, #20]
 8009a0a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009a0e:	f023 0201 	bic.w	r2, r3, #1
 8009a12:	697b      	ldr	r3, [r7, #20]
 8009a14:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8009a18:	2300      	movs	r3, #0
 8009a1a:	e006      	b.n	8009a2a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a20:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009a28:	2301      	movs	r3, #1
  }
}
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	371c      	adds	r7, #28
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a34:	4770      	bx	lr

08009a36 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8009a36:	b580      	push	{r7, lr}
 8009a38:	b084      	sub	sp, #16
 8009a3a:	af00      	add	r7, sp, #0
 8009a3c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009a44:	b2db      	uxtb	r3, r3
 8009a46:	2b01      	cmp	r3, #1
 8009a48:	d12e      	bne.n	8009aa8 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	2202      	movs	r2, #2
 8009a4e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	681a      	ldr	r2, [r3, #0]
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	f022 0201 	bic.w	r2, r2, #1
 8009a60:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009a62:	f7fe ff63 	bl	800892c <HAL_GetTick>
 8009a66:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8009a68:	e012      	b.n	8009a90 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009a6a:	f7fe ff5f 	bl	800892c <HAL_GetTick>
 8009a6e:	4602      	mov	r2, r0
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	1ad3      	subs	r3, r2, r3
 8009a74:	2b0a      	cmp	r3, #10
 8009a76:	d90b      	bls.n	8009a90 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a7c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	2205      	movs	r2, #5
 8009a88:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8009a8c:	2301      	movs	r3, #1
 8009a8e:	e012      	b.n	8009ab6 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	685b      	ldr	r3, [r3, #4]
 8009a96:	f003 0301 	and.w	r3, r3, #1
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d1e5      	bne.n	8009a6a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	e006      	b.n	8009ab6 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aac:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009ab4:	2301      	movs	r3, #1
  }
}
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	3710      	adds	r7, #16
 8009aba:	46bd      	mov	sp, r7
 8009abc:	bd80      	pop	{r7, pc}

08009abe <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8009abe:	b580      	push	{r7, lr}
 8009ac0:	b084      	sub	sp, #16
 8009ac2:	af00      	add	r7, sp, #0
 8009ac4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009acc:	b2db      	uxtb	r3, r3
 8009ace:	2b02      	cmp	r3, #2
 8009ad0:	d133      	bne.n	8009b3a <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	681a      	ldr	r2, [r3, #0]
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f042 0201 	orr.w	r2, r2, #1
 8009ae0:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009ae2:	f7fe ff23 	bl	800892c <HAL_GetTick>
 8009ae6:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8009ae8:	e012      	b.n	8009b10 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009aea:	f7fe ff1f 	bl	800892c <HAL_GetTick>
 8009aee:	4602      	mov	r2, r0
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	1ad3      	subs	r3, r2, r3
 8009af4:	2b0a      	cmp	r3, #10
 8009af6:	d90b      	bls.n	8009b10 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009afc:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2205      	movs	r2, #5
 8009b08:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8009b0c:	2301      	movs	r3, #1
 8009b0e:	e01b      	b.n	8009b48 <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	685b      	ldr	r3, [r3, #4]
 8009b16:	f003 0301 	and.w	r3, r3, #1
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d0e5      	beq.n	8009aea <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	681a      	ldr	r2, [r3, #0]
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f022 0202 	bic.w	r2, r2, #2
 8009b2c:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	2201      	movs	r2, #1
 8009b32:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8009b36:	2300      	movs	r3, #0
 8009b38:	e006      	b.n	8009b48 <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b3e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009b46:	2301      	movs	r3, #1
  }
}
 8009b48:	4618      	mov	r0, r3
 8009b4a:	3710      	adds	r7, #16
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	bd80      	pop	{r7, pc}

08009b50 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8009b50:	b480      	push	{r7}
 8009b52:	b089      	sub	sp, #36	; 0x24
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	60f8      	str	r0, [r7, #12]
 8009b58:	60b9      	str	r1, [r7, #8]
 8009b5a:	607a      	str	r2, [r7, #4]
 8009b5c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009b64:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	689b      	ldr	r3, [r3, #8]
 8009b6c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8009b6e:	7ffb      	ldrb	r3, [r7, #31]
 8009b70:	2b01      	cmp	r3, #1
 8009b72:	d003      	beq.n	8009b7c <HAL_CAN_AddTxMessage+0x2c>
 8009b74:	7ffb      	ldrb	r3, [r7, #31]
 8009b76:	2b02      	cmp	r3, #2
 8009b78:	f040 80b8 	bne.w	8009cec <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8009b7c:	69bb      	ldr	r3, [r7, #24]
 8009b7e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d10a      	bne.n	8009b9c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8009b86:	69bb      	ldr	r3, [r7, #24]
 8009b88:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d105      	bne.n	8009b9c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8009b90:	69bb      	ldr	r3, [r7, #24]
 8009b92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	f000 80a0 	beq.w	8009cdc <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8009b9c:	69bb      	ldr	r3, [r7, #24]
 8009b9e:	0e1b      	lsrs	r3, r3, #24
 8009ba0:	f003 0303 	and.w	r3, r3, #3
 8009ba4:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8009ba6:	697b      	ldr	r3, [r7, #20]
 8009ba8:	2b02      	cmp	r3, #2
 8009baa:	d907      	bls.n	8009bbc <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bb0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009bb8:	2301      	movs	r3, #1
 8009bba:	e09e      	b.n	8009cfa <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8009bbc:	2201      	movs	r2, #1
 8009bbe:	697b      	ldr	r3, [r7, #20]
 8009bc0:	409a      	lsls	r2, r3
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8009bc6:	68bb      	ldr	r3, [r7, #8]
 8009bc8:	689b      	ldr	r3, [r3, #8]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d10d      	bne.n	8009bea <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8009bce:	68bb      	ldr	r3, [r7, #8]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8009bd8:	68f9      	ldr	r1, [r7, #12]
 8009bda:	6809      	ldr	r1, [r1, #0]
 8009bdc:	431a      	orrs	r2, r3
 8009bde:	697b      	ldr	r3, [r7, #20]
 8009be0:	3318      	adds	r3, #24
 8009be2:	011b      	lsls	r3, r3, #4
 8009be4:	440b      	add	r3, r1
 8009be6:	601a      	str	r2, [r3, #0]
 8009be8:	e00f      	b.n	8009c0a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8009bea:	68bb      	ldr	r3, [r7, #8]
 8009bec:	685b      	ldr	r3, [r3, #4]
 8009bee:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8009bf4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8009bf6:	68bb      	ldr	r3, [r7, #8]
 8009bf8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8009bfa:	68f9      	ldr	r1, [r7, #12]
 8009bfc:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8009bfe:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8009c00:	697b      	ldr	r3, [r7, #20]
 8009c02:	3318      	adds	r3, #24
 8009c04:	011b      	lsls	r3, r3, #4
 8009c06:	440b      	add	r3, r1
 8009c08:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	6819      	ldr	r1, [r3, #0]
 8009c0e:	68bb      	ldr	r3, [r7, #8]
 8009c10:	691a      	ldr	r2, [r3, #16]
 8009c12:	697b      	ldr	r3, [r7, #20]
 8009c14:	3318      	adds	r3, #24
 8009c16:	011b      	lsls	r3, r3, #4
 8009c18:	440b      	add	r3, r1
 8009c1a:	3304      	adds	r3, #4
 8009c1c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8009c1e:	68bb      	ldr	r3, [r7, #8]
 8009c20:	7d1b      	ldrb	r3, [r3, #20]
 8009c22:	2b01      	cmp	r3, #1
 8009c24:	d111      	bne.n	8009c4a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	681a      	ldr	r2, [r3, #0]
 8009c2a:	697b      	ldr	r3, [r7, #20]
 8009c2c:	3318      	adds	r3, #24
 8009c2e:	011b      	lsls	r3, r3, #4
 8009c30:	4413      	add	r3, r2
 8009c32:	3304      	adds	r3, #4
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	68fa      	ldr	r2, [r7, #12]
 8009c38:	6811      	ldr	r1, [r2, #0]
 8009c3a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009c3e:	697b      	ldr	r3, [r7, #20]
 8009c40:	3318      	adds	r3, #24
 8009c42:	011b      	lsls	r3, r3, #4
 8009c44:	440b      	add	r3, r1
 8009c46:	3304      	adds	r3, #4
 8009c48:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	3307      	adds	r3, #7
 8009c4e:	781b      	ldrb	r3, [r3, #0]
 8009c50:	061a      	lsls	r2, r3, #24
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	3306      	adds	r3, #6
 8009c56:	781b      	ldrb	r3, [r3, #0]
 8009c58:	041b      	lsls	r3, r3, #16
 8009c5a:	431a      	orrs	r2, r3
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	3305      	adds	r3, #5
 8009c60:	781b      	ldrb	r3, [r3, #0]
 8009c62:	021b      	lsls	r3, r3, #8
 8009c64:	4313      	orrs	r3, r2
 8009c66:	687a      	ldr	r2, [r7, #4]
 8009c68:	3204      	adds	r2, #4
 8009c6a:	7812      	ldrb	r2, [r2, #0]
 8009c6c:	4610      	mov	r0, r2
 8009c6e:	68fa      	ldr	r2, [r7, #12]
 8009c70:	6811      	ldr	r1, [r2, #0]
 8009c72:	ea43 0200 	orr.w	r2, r3, r0
 8009c76:	697b      	ldr	r3, [r7, #20]
 8009c78:	011b      	lsls	r3, r3, #4
 8009c7a:	440b      	add	r3, r1
 8009c7c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8009c80:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	3303      	adds	r3, #3
 8009c86:	781b      	ldrb	r3, [r3, #0]
 8009c88:	061a      	lsls	r2, r3, #24
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	3302      	adds	r3, #2
 8009c8e:	781b      	ldrb	r3, [r3, #0]
 8009c90:	041b      	lsls	r3, r3, #16
 8009c92:	431a      	orrs	r2, r3
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	3301      	adds	r3, #1
 8009c98:	781b      	ldrb	r3, [r3, #0]
 8009c9a:	021b      	lsls	r3, r3, #8
 8009c9c:	4313      	orrs	r3, r2
 8009c9e:	687a      	ldr	r2, [r7, #4]
 8009ca0:	7812      	ldrb	r2, [r2, #0]
 8009ca2:	4610      	mov	r0, r2
 8009ca4:	68fa      	ldr	r2, [r7, #12]
 8009ca6:	6811      	ldr	r1, [r2, #0]
 8009ca8:	ea43 0200 	orr.w	r2, r3, r0
 8009cac:	697b      	ldr	r3, [r7, #20]
 8009cae:	011b      	lsls	r3, r3, #4
 8009cb0:	440b      	add	r3, r1
 8009cb2:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8009cb6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	681a      	ldr	r2, [r3, #0]
 8009cbc:	697b      	ldr	r3, [r7, #20]
 8009cbe:	3318      	adds	r3, #24
 8009cc0:	011b      	lsls	r3, r3, #4
 8009cc2:	4413      	add	r3, r2
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	68fa      	ldr	r2, [r7, #12]
 8009cc8:	6811      	ldr	r1, [r2, #0]
 8009cca:	f043 0201 	orr.w	r2, r3, #1
 8009cce:	697b      	ldr	r3, [r7, #20]
 8009cd0:	3318      	adds	r3, #24
 8009cd2:	011b      	lsls	r3, r3, #4
 8009cd4:	440b      	add	r3, r1
 8009cd6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8009cd8:	2300      	movs	r3, #0
 8009cda:	e00e      	b.n	8009cfa <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ce0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8009ce8:	2301      	movs	r3, #1
 8009cea:	e006      	b.n	8009cfa <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cf0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009cf8:	2301      	movs	r3, #1
  }
}
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	3724      	adds	r7, #36	; 0x24
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d04:	4770      	bx	lr

08009d06 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8009d06:	b480      	push	{r7}
 8009d08:	b085      	sub	sp, #20
 8009d0a:	af00      	add	r7, sp, #0
 8009d0c:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009d18:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8009d1a:	7afb      	ldrb	r3, [r7, #11]
 8009d1c:	2b01      	cmp	r3, #1
 8009d1e:	d002      	beq.n	8009d26 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8009d20:	7afb      	ldrb	r3, [r7, #11]
 8009d22:	2b02      	cmp	r3, #2
 8009d24:	d11d      	bne.n	8009d62 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	689b      	ldr	r3, [r3, #8]
 8009d2c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d002      	beq.n	8009d3a <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	3301      	adds	r3, #1
 8009d38:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	689b      	ldr	r3, [r3, #8]
 8009d40:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d002      	beq.n	8009d4e <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	3301      	adds	r3, #1
 8009d4c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	689b      	ldr	r3, [r3, #8]
 8009d54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d002      	beq.n	8009d62 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	3301      	adds	r3, #1
 8009d60:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8009d62:	68fb      	ldr	r3, [r7, #12]
}
 8009d64:	4618      	mov	r0, r3
 8009d66:	3714      	adds	r7, #20
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6e:	4770      	bx	lr

08009d70 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8009d70:	b480      	push	{r7}
 8009d72:	b087      	sub	sp, #28
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	60f8      	str	r0, [r7, #12]
 8009d78:	60b9      	str	r1, [r7, #8]
 8009d7a:	607a      	str	r2, [r7, #4]
 8009d7c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009d84:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8009d86:	7dfb      	ldrb	r3, [r7, #23]
 8009d88:	2b01      	cmp	r3, #1
 8009d8a:	d003      	beq.n	8009d94 <HAL_CAN_GetRxMessage+0x24>
 8009d8c:	7dfb      	ldrb	r3, [r7, #23]
 8009d8e:	2b02      	cmp	r3, #2
 8009d90:	f040 80f3 	bne.w	8009f7a <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8009d94:	68bb      	ldr	r3, [r7, #8]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d10e      	bne.n	8009db8 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	68db      	ldr	r3, [r3, #12]
 8009da0:	f003 0303 	and.w	r3, r3, #3
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d116      	bne.n	8009dd6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dac:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009db4:	2301      	movs	r3, #1
 8009db6:	e0e7      	b.n	8009f88 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	691b      	ldr	r3, [r3, #16]
 8009dbe:	f003 0303 	and.w	r3, r3, #3
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d107      	bne.n	8009dd6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dca:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	e0d8      	b.n	8009f88 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	681a      	ldr	r2, [r3, #0]
 8009dda:	68bb      	ldr	r3, [r7, #8]
 8009ddc:	331b      	adds	r3, #27
 8009dde:	011b      	lsls	r3, r3, #4
 8009de0:	4413      	add	r3, r2
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	f003 0204 	and.w	r2, r3, #4
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	689b      	ldr	r3, [r3, #8]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d10c      	bne.n	8009e0e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	681a      	ldr	r2, [r3, #0]
 8009df8:	68bb      	ldr	r3, [r7, #8]
 8009dfa:	331b      	adds	r3, #27
 8009dfc:	011b      	lsls	r3, r3, #4
 8009dfe:	4413      	add	r3, r2
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	0d5b      	lsrs	r3, r3, #21
 8009e04:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	601a      	str	r2, [r3, #0]
 8009e0c:	e00b      	b.n	8009e26 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	681a      	ldr	r2, [r3, #0]
 8009e12:	68bb      	ldr	r3, [r7, #8]
 8009e14:	331b      	adds	r3, #27
 8009e16:	011b      	lsls	r3, r3, #4
 8009e18:	4413      	add	r3, r2
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	08db      	lsrs	r3, r3, #3
 8009e1e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	681a      	ldr	r2, [r3, #0]
 8009e2a:	68bb      	ldr	r3, [r7, #8]
 8009e2c:	331b      	adds	r3, #27
 8009e2e:	011b      	lsls	r3, r3, #4
 8009e30:	4413      	add	r3, r2
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f003 0202 	and.w	r2, r3, #2
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	681a      	ldr	r2, [r3, #0]
 8009e40:	68bb      	ldr	r3, [r7, #8]
 8009e42:	331b      	adds	r3, #27
 8009e44:	011b      	lsls	r3, r3, #4
 8009e46:	4413      	add	r3, r2
 8009e48:	3304      	adds	r3, #4
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	f003 020f 	and.w	r2, r3, #15
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	681a      	ldr	r2, [r3, #0]
 8009e58:	68bb      	ldr	r3, [r7, #8]
 8009e5a:	331b      	adds	r3, #27
 8009e5c:	011b      	lsls	r3, r3, #4
 8009e5e:	4413      	add	r3, r2
 8009e60:	3304      	adds	r3, #4
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	0a1b      	lsrs	r3, r3, #8
 8009e66:	b2da      	uxtb	r2, r3
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	681a      	ldr	r2, [r3, #0]
 8009e70:	68bb      	ldr	r3, [r7, #8]
 8009e72:	331b      	adds	r3, #27
 8009e74:	011b      	lsls	r3, r3, #4
 8009e76:	4413      	add	r3, r2
 8009e78:	3304      	adds	r3, #4
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	0c1b      	lsrs	r3, r3, #16
 8009e7e:	b29a      	uxth	r2, r3
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	681a      	ldr	r2, [r3, #0]
 8009e88:	68bb      	ldr	r3, [r7, #8]
 8009e8a:	011b      	lsls	r3, r3, #4
 8009e8c:	4413      	add	r3, r2
 8009e8e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	b2da      	uxtb	r2, r3
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	681a      	ldr	r2, [r3, #0]
 8009e9e:	68bb      	ldr	r3, [r7, #8]
 8009ea0:	011b      	lsls	r3, r3, #4
 8009ea2:	4413      	add	r3, r2
 8009ea4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	0a1a      	lsrs	r2, r3, #8
 8009eac:	683b      	ldr	r3, [r7, #0]
 8009eae:	3301      	adds	r3, #1
 8009eb0:	b2d2      	uxtb	r2, r2
 8009eb2:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	681a      	ldr	r2, [r3, #0]
 8009eb8:	68bb      	ldr	r3, [r7, #8]
 8009eba:	011b      	lsls	r3, r3, #4
 8009ebc:	4413      	add	r3, r2
 8009ebe:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	0c1a      	lsrs	r2, r3, #16
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	3302      	adds	r3, #2
 8009eca:	b2d2      	uxtb	r2, r2
 8009ecc:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	681a      	ldr	r2, [r3, #0]
 8009ed2:	68bb      	ldr	r3, [r7, #8]
 8009ed4:	011b      	lsls	r3, r3, #4
 8009ed6:	4413      	add	r3, r2
 8009ed8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	0e1a      	lsrs	r2, r3, #24
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	3303      	adds	r3, #3
 8009ee4:	b2d2      	uxtb	r2, r2
 8009ee6:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681a      	ldr	r2, [r3, #0]
 8009eec:	68bb      	ldr	r3, [r7, #8]
 8009eee:	011b      	lsls	r3, r3, #4
 8009ef0:	4413      	add	r3, r2
 8009ef2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009ef6:	681a      	ldr	r2, [r3, #0]
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	3304      	adds	r3, #4
 8009efc:	b2d2      	uxtb	r2, r2
 8009efe:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	681a      	ldr	r2, [r3, #0]
 8009f04:	68bb      	ldr	r3, [r7, #8]
 8009f06:	011b      	lsls	r3, r3, #4
 8009f08:	4413      	add	r3, r2
 8009f0a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	0a1a      	lsrs	r2, r3, #8
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	3305      	adds	r3, #5
 8009f16:	b2d2      	uxtb	r2, r2
 8009f18:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	681a      	ldr	r2, [r3, #0]
 8009f1e:	68bb      	ldr	r3, [r7, #8]
 8009f20:	011b      	lsls	r3, r3, #4
 8009f22:	4413      	add	r3, r2
 8009f24:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	0c1a      	lsrs	r2, r3, #16
 8009f2c:	683b      	ldr	r3, [r7, #0]
 8009f2e:	3306      	adds	r3, #6
 8009f30:	b2d2      	uxtb	r2, r2
 8009f32:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	681a      	ldr	r2, [r3, #0]
 8009f38:	68bb      	ldr	r3, [r7, #8]
 8009f3a:	011b      	lsls	r3, r3, #4
 8009f3c:	4413      	add	r3, r2
 8009f3e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	0e1a      	lsrs	r2, r3, #24
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	3307      	adds	r3, #7
 8009f4a:	b2d2      	uxtb	r2, r2
 8009f4c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8009f4e:	68bb      	ldr	r3, [r7, #8]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d108      	bne.n	8009f66 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	68da      	ldr	r2, [r3, #12]
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	f042 0220 	orr.w	r2, r2, #32
 8009f62:	60da      	str	r2, [r3, #12]
 8009f64:	e007      	b.n	8009f76 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	691a      	ldr	r2, [r3, #16]
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	f042 0220 	orr.w	r2, r2, #32
 8009f74:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8009f76:	2300      	movs	r3, #0
 8009f78:	e006      	b.n	8009f88 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f7e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009f86:	2301      	movs	r3, #1
  }
}
 8009f88:	4618      	mov	r0, r3
 8009f8a:	371c      	adds	r7, #28
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f92:	4770      	bx	lr

08009f94 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8009f94:	b480      	push	{r7}
 8009f96:	b085      	sub	sp, #20
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
 8009f9c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009fa4:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8009fa6:	7bfb      	ldrb	r3, [r7, #15]
 8009fa8:	2b01      	cmp	r3, #1
 8009faa:	d002      	beq.n	8009fb2 <HAL_CAN_ActivateNotification+0x1e>
 8009fac:	7bfb      	ldrb	r3, [r7, #15]
 8009fae:	2b02      	cmp	r3, #2
 8009fb0:	d109      	bne.n	8009fc6 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	6959      	ldr	r1, [r3, #20]
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	683a      	ldr	r2, [r7, #0]
 8009fbe:	430a      	orrs	r2, r1
 8009fc0:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	e006      	b.n	8009fd4 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fca:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009fd2:	2301      	movs	r3, #1
  }
}
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	3714      	adds	r7, #20
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fde:	4770      	bx	lr

08009fe0 <HAL_CAN_DeactivateNotification>:
  * @param  InactiveITs indicates which interrupts will be disabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeactivateNotification(CAN_HandleTypeDef *hcan, uint32_t InactiveITs)
{
 8009fe0:	b480      	push	{r7}
 8009fe2:	b085      	sub	sp, #20
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
 8009fe8:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009ff0:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(InactiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8009ff2:	7bfb      	ldrb	r3, [r7, #15]
 8009ff4:	2b01      	cmp	r3, #1
 8009ff6:	d002      	beq.n	8009ffe <HAL_CAN_DeactivateNotification+0x1e>
 8009ff8:	7bfb      	ldrb	r3, [r7, #15]
 8009ffa:	2b02      	cmp	r3, #2
 8009ffc:	d10a      	bne.n	800a014 <HAL_CAN_DeactivateNotification+0x34>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Disable the selected interrupts */
    __HAL_CAN_DISABLE_IT(hcan, InactiveITs);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	6959      	ldr	r1, [r3, #20]
 800a004:	683b      	ldr	r3, [r7, #0]
 800a006:	43da      	mvns	r2, r3
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	400a      	ands	r2, r1
 800a00e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800a010:	2300      	movs	r3, #0
 800a012:	e006      	b.n	800a022 <HAL_CAN_DeactivateNotification+0x42>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a018:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800a020:	2301      	movs	r3, #1
  }
}
 800a022:	4618      	mov	r0, r3
 800a024:	3714      	adds	r7, #20
 800a026:	46bd      	mov	sp, r7
 800a028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02c:	4770      	bx	lr

0800a02e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800a02e:	b580      	push	{r7, lr}
 800a030:	b08a      	sub	sp, #40	; 0x28
 800a032:	af00      	add	r7, sp, #0
 800a034:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800a036:	2300      	movs	r3, #0
 800a038:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	695b      	ldr	r3, [r3, #20]
 800a040:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	685b      	ldr	r3, [r3, #4]
 800a048:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	689b      	ldr	r3, [r3, #8]
 800a050:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	68db      	ldr	r3, [r3, #12]
 800a058:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	691b      	ldr	r3, [r3, #16]
 800a060:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	699b      	ldr	r3, [r3, #24]
 800a068:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800a06a:	6a3b      	ldr	r3, [r7, #32]
 800a06c:	f003 0301 	and.w	r3, r3, #1
 800a070:	2b00      	cmp	r3, #0
 800a072:	d07c      	beq.n	800a16e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800a074:	69bb      	ldr	r3, [r7, #24]
 800a076:	f003 0301 	and.w	r3, r3, #1
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d023      	beq.n	800a0c6 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	2201      	movs	r2, #1
 800a084:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800a086:	69bb      	ldr	r3, [r7, #24]
 800a088:	f003 0302 	and.w	r3, r3, #2
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d003      	beq.n	800a098 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800a090:	6878      	ldr	r0, [r7, #4]
 800a092:	f000 f983 	bl	800a39c <HAL_CAN_TxMailbox0CompleteCallback>
 800a096:	e016      	b.n	800a0c6 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800a098:	69bb      	ldr	r3, [r7, #24]
 800a09a:	f003 0304 	and.w	r3, r3, #4
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d004      	beq.n	800a0ac <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800a0a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0a4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a0a8:	627b      	str	r3, [r7, #36]	; 0x24
 800a0aa:	e00c      	b.n	800a0c6 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800a0ac:	69bb      	ldr	r3, [r7, #24]
 800a0ae:	f003 0308 	and.w	r3, r3, #8
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d004      	beq.n	800a0c0 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800a0b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0b8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a0bc:	627b      	str	r3, [r7, #36]	; 0x24
 800a0be:	e002      	b.n	800a0c6 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800a0c0:	6878      	ldr	r0, [r7, #4]
 800a0c2:	f000 f989 	bl	800a3d8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800a0c6:	69bb      	ldr	r3, [r7, #24]
 800a0c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d024      	beq.n	800a11a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a0d8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800a0da:	69bb      	ldr	r3, [r7, #24]
 800a0dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d003      	beq.n	800a0ec <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800a0e4:	6878      	ldr	r0, [r7, #4]
 800a0e6:	f000 f963 	bl	800a3b0 <HAL_CAN_TxMailbox1CompleteCallback>
 800a0ea:	e016      	b.n	800a11a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800a0ec:	69bb      	ldr	r3, [r7, #24]
 800a0ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d004      	beq.n	800a100 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800a0f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0f8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a0fc:	627b      	str	r3, [r7, #36]	; 0x24
 800a0fe:	e00c      	b.n	800a11a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800a100:	69bb      	ldr	r3, [r7, #24]
 800a102:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a106:	2b00      	cmp	r3, #0
 800a108:	d004      	beq.n	800a114 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800a10a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a10c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a110:	627b      	str	r3, [r7, #36]	; 0x24
 800a112:	e002      	b.n	800a11a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800a114:	6878      	ldr	r0, [r7, #4]
 800a116:	f000 f969 	bl	800a3ec <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800a11a:	69bb      	ldr	r3, [r7, #24]
 800a11c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a120:	2b00      	cmp	r3, #0
 800a122:	d024      	beq.n	800a16e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a12c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800a12e:	69bb      	ldr	r3, [r7, #24]
 800a130:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a134:	2b00      	cmp	r3, #0
 800a136:	d003      	beq.n	800a140 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f000 f943 	bl	800a3c4 <HAL_CAN_TxMailbox2CompleteCallback>
 800a13e:	e016      	b.n	800a16e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800a140:	69bb      	ldr	r3, [r7, #24]
 800a142:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a146:	2b00      	cmp	r3, #0
 800a148:	d004      	beq.n	800a154 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800a14a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a14c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a150:	627b      	str	r3, [r7, #36]	; 0x24
 800a152:	e00c      	b.n	800a16e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800a154:	69bb      	ldr	r3, [r7, #24]
 800a156:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d004      	beq.n	800a168 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800a15e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a160:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a164:	627b      	str	r3, [r7, #36]	; 0x24
 800a166:	e002      	b.n	800a16e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800a168:	6878      	ldr	r0, [r7, #4]
 800a16a:	f000 f949 	bl	800a400 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800a16e:	6a3b      	ldr	r3, [r7, #32]
 800a170:	f003 0308 	and.w	r3, r3, #8
 800a174:	2b00      	cmp	r3, #0
 800a176:	d00c      	beq.n	800a192 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800a178:	697b      	ldr	r3, [r7, #20]
 800a17a:	f003 0310 	and.w	r3, r3, #16
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d007      	beq.n	800a192 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800a182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a184:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a188:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	2210      	movs	r2, #16
 800a190:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800a192:	6a3b      	ldr	r3, [r7, #32]
 800a194:	f003 0304 	and.w	r3, r3, #4
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d00b      	beq.n	800a1b4 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800a19c:	697b      	ldr	r3, [r7, #20]
 800a19e:	f003 0308 	and.w	r3, r3, #8
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d006      	beq.n	800a1b4 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	2208      	movs	r2, #8
 800a1ac:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800a1ae:	6878      	ldr	r0, [r7, #4]
 800a1b0:	f000 f930 	bl	800a414 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800a1b4:	6a3b      	ldr	r3, [r7, #32]
 800a1b6:	f003 0302 	and.w	r3, r3, #2
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d009      	beq.n	800a1d2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	68db      	ldr	r3, [r3, #12]
 800a1c4:	f003 0303 	and.w	r3, r3, #3
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d002      	beq.n	800a1d2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800a1cc:	6878      	ldr	r0, [r7, #4]
 800a1ce:	f7fd fdeb 	bl	8007da8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800a1d2:	6a3b      	ldr	r3, [r7, #32]
 800a1d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d00c      	beq.n	800a1f6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800a1dc:	693b      	ldr	r3, [r7, #16]
 800a1de:	f003 0310 	and.w	r3, r3, #16
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d007      	beq.n	800a1f6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800a1e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1e8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a1ec:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	2210      	movs	r2, #16
 800a1f4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800a1f6:	6a3b      	ldr	r3, [r7, #32]
 800a1f8:	f003 0320 	and.w	r3, r3, #32
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d00b      	beq.n	800a218 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800a200:	693b      	ldr	r3, [r7, #16]
 800a202:	f003 0308 	and.w	r3, r3, #8
 800a206:	2b00      	cmp	r3, #0
 800a208:	d006      	beq.n	800a218 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	2208      	movs	r2, #8
 800a210:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800a212:	6878      	ldr	r0, [r7, #4]
 800a214:	f000 f908 	bl	800a428 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800a218:	6a3b      	ldr	r3, [r7, #32]
 800a21a:	f003 0310 	and.w	r3, r3, #16
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d009      	beq.n	800a236 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	691b      	ldr	r3, [r3, #16]
 800a228:	f003 0303 	and.w	r3, r3, #3
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d002      	beq.n	800a236 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800a230:	6878      	ldr	r0, [r7, #4]
 800a232:	f7fd fdcd 	bl	8007dd0 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800a236:	6a3b      	ldr	r3, [r7, #32]
 800a238:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d00b      	beq.n	800a258 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800a240:	69fb      	ldr	r3, [r7, #28]
 800a242:	f003 0310 	and.w	r3, r3, #16
 800a246:	2b00      	cmp	r3, #0
 800a248:	d006      	beq.n	800a258 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	2210      	movs	r2, #16
 800a250:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800a252:	6878      	ldr	r0, [r7, #4]
 800a254:	f000 f8f2 	bl	800a43c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800a258:	6a3b      	ldr	r3, [r7, #32]
 800a25a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d00b      	beq.n	800a27a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800a262:	69fb      	ldr	r3, [r7, #28]
 800a264:	f003 0308 	and.w	r3, r3, #8
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d006      	beq.n	800a27a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	2208      	movs	r2, #8
 800a272:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800a274:	6878      	ldr	r0, [r7, #4]
 800a276:	f000 f8eb 	bl	800a450 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800a27a:	6a3b      	ldr	r3, [r7, #32]
 800a27c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a280:	2b00      	cmp	r3, #0
 800a282:	d07b      	beq.n	800a37c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800a284:	69fb      	ldr	r3, [r7, #28]
 800a286:	f003 0304 	and.w	r3, r3, #4
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d072      	beq.n	800a374 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800a28e:	6a3b      	ldr	r3, [r7, #32]
 800a290:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a294:	2b00      	cmp	r3, #0
 800a296:	d008      	beq.n	800a2aa <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d003      	beq.n	800a2aa <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800a2a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2a4:	f043 0301 	orr.w	r3, r3, #1
 800a2a8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800a2aa:	6a3b      	ldr	r3, [r7, #32]
 800a2ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d008      	beq.n	800a2c6 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d003      	beq.n	800a2c6 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800a2be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2c0:	f043 0302 	orr.w	r3, r3, #2
 800a2c4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800a2c6:	6a3b      	ldr	r3, [r7, #32]
 800a2c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d008      	beq.n	800a2e2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d003      	beq.n	800a2e2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800a2da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2dc:	f043 0304 	orr.w	r3, r3, #4
 800a2e0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800a2e2:	6a3b      	ldr	r3, [r7, #32]
 800a2e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d043      	beq.n	800a374 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d03e      	beq.n	800a374 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a2fc:	2b60      	cmp	r3, #96	; 0x60
 800a2fe:	d02b      	beq.n	800a358 <HAL_CAN_IRQHandler+0x32a>
 800a300:	2b60      	cmp	r3, #96	; 0x60
 800a302:	d82e      	bhi.n	800a362 <HAL_CAN_IRQHandler+0x334>
 800a304:	2b50      	cmp	r3, #80	; 0x50
 800a306:	d022      	beq.n	800a34e <HAL_CAN_IRQHandler+0x320>
 800a308:	2b50      	cmp	r3, #80	; 0x50
 800a30a:	d82a      	bhi.n	800a362 <HAL_CAN_IRQHandler+0x334>
 800a30c:	2b40      	cmp	r3, #64	; 0x40
 800a30e:	d019      	beq.n	800a344 <HAL_CAN_IRQHandler+0x316>
 800a310:	2b40      	cmp	r3, #64	; 0x40
 800a312:	d826      	bhi.n	800a362 <HAL_CAN_IRQHandler+0x334>
 800a314:	2b30      	cmp	r3, #48	; 0x30
 800a316:	d010      	beq.n	800a33a <HAL_CAN_IRQHandler+0x30c>
 800a318:	2b30      	cmp	r3, #48	; 0x30
 800a31a:	d822      	bhi.n	800a362 <HAL_CAN_IRQHandler+0x334>
 800a31c:	2b10      	cmp	r3, #16
 800a31e:	d002      	beq.n	800a326 <HAL_CAN_IRQHandler+0x2f8>
 800a320:	2b20      	cmp	r3, #32
 800a322:	d005      	beq.n	800a330 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800a324:	e01d      	b.n	800a362 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800a326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a328:	f043 0308 	orr.w	r3, r3, #8
 800a32c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a32e:	e019      	b.n	800a364 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800a330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a332:	f043 0310 	orr.w	r3, r3, #16
 800a336:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a338:	e014      	b.n	800a364 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800a33a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a33c:	f043 0320 	orr.w	r3, r3, #32
 800a340:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a342:	e00f      	b.n	800a364 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800a344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a346:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a34a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a34c:	e00a      	b.n	800a364 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800a34e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a350:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a354:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a356:	e005      	b.n	800a364 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800a358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a35a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a35e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a360:	e000      	b.n	800a364 <HAL_CAN_IRQHandler+0x336>
            break;
 800a362:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	699a      	ldr	r2, [r3, #24]
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800a372:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	2204      	movs	r2, #4
 800a37a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800a37c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d008      	beq.n	800a394 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a388:	431a      	orrs	r2, r3
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800a38e:	6878      	ldr	r0, [r7, #4]
 800a390:	f000 f868 	bl	800a464 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800a394:	bf00      	nop
 800a396:	3728      	adds	r7, #40	; 0x28
 800a398:	46bd      	mov	sp, r7
 800a39a:	bd80      	pop	{r7, pc}

0800a39c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800a39c:	b480      	push	{r7}
 800a39e:	b083      	sub	sp, #12
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800a3a4:	bf00      	nop
 800a3a6:	370c      	adds	r7, #12
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ae:	4770      	bx	lr

0800a3b0 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800a3b0:	b480      	push	{r7}
 800a3b2:	b083      	sub	sp, #12
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800a3b8:	bf00      	nop
 800a3ba:	370c      	adds	r7, #12
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c2:	4770      	bx	lr

0800a3c4 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800a3c4:	b480      	push	{r7}
 800a3c6:	b083      	sub	sp, #12
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800a3cc:	bf00      	nop
 800a3ce:	370c      	adds	r7, #12
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d6:	4770      	bx	lr

0800a3d8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800a3d8:	b480      	push	{r7}
 800a3da:	b083      	sub	sp, #12
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800a3e0:	bf00      	nop
 800a3e2:	370c      	adds	r7, #12
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ea:	4770      	bx	lr

0800a3ec <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800a3ec:	b480      	push	{r7}
 800a3ee:	b083      	sub	sp, #12
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800a3f4:	bf00      	nop
 800a3f6:	370c      	adds	r7, #12
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fe:	4770      	bx	lr

0800a400 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800a400:	b480      	push	{r7}
 800a402:	b083      	sub	sp, #12
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800a408:	bf00      	nop
 800a40a:	370c      	adds	r7, #12
 800a40c:	46bd      	mov	sp, r7
 800a40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a412:	4770      	bx	lr

0800a414 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800a414:	b480      	push	{r7}
 800a416:	b083      	sub	sp, #12
 800a418:	af00      	add	r7, sp, #0
 800a41a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800a41c:	bf00      	nop
 800a41e:	370c      	adds	r7, #12
 800a420:	46bd      	mov	sp, r7
 800a422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a426:	4770      	bx	lr

0800a428 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800a428:	b480      	push	{r7}
 800a42a:	b083      	sub	sp, #12
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800a430:	bf00      	nop
 800a432:	370c      	adds	r7, #12
 800a434:	46bd      	mov	sp, r7
 800a436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43a:	4770      	bx	lr

0800a43c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800a43c:	b480      	push	{r7}
 800a43e:	b083      	sub	sp, #12
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800a444:	bf00      	nop
 800a446:	370c      	adds	r7, #12
 800a448:	46bd      	mov	sp, r7
 800a44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44e:	4770      	bx	lr

0800a450 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800a450:	b480      	push	{r7}
 800a452:	b083      	sub	sp, #12
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800a458:	bf00      	nop
 800a45a:	370c      	adds	r7, #12
 800a45c:	46bd      	mov	sp, r7
 800a45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a462:	4770      	bx	lr

0800a464 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800a464:	b480      	push	{r7}
 800a466:	b083      	sub	sp, #12
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800a46c:	bf00      	nop
 800a46e:	370c      	adds	r7, #12
 800a470:	46bd      	mov	sp, r7
 800a472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a476:	4770      	bx	lr

0800a478 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a478:	b480      	push	{r7}
 800a47a:	b085      	sub	sp, #20
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	f003 0307 	and.w	r3, r3, #7
 800a486:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a488:	4b0c      	ldr	r3, [pc, #48]	; (800a4bc <__NVIC_SetPriorityGrouping+0x44>)
 800a48a:	68db      	ldr	r3, [r3, #12]
 800a48c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a48e:	68ba      	ldr	r2, [r7, #8]
 800a490:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a494:	4013      	ands	r3, r2
 800a496:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a49c:	68bb      	ldr	r3, [r7, #8]
 800a49e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a4a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a4a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a4a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a4aa:	4a04      	ldr	r2, [pc, #16]	; (800a4bc <__NVIC_SetPriorityGrouping+0x44>)
 800a4ac:	68bb      	ldr	r3, [r7, #8]
 800a4ae:	60d3      	str	r3, [r2, #12]
}
 800a4b0:	bf00      	nop
 800a4b2:	3714      	adds	r7, #20
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ba:	4770      	bx	lr
 800a4bc:	e000ed00 	.word	0xe000ed00

0800a4c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a4c0:	b480      	push	{r7}
 800a4c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a4c4:	4b04      	ldr	r3, [pc, #16]	; (800a4d8 <__NVIC_GetPriorityGrouping+0x18>)
 800a4c6:	68db      	ldr	r3, [r3, #12]
 800a4c8:	0a1b      	lsrs	r3, r3, #8
 800a4ca:	f003 0307 	and.w	r3, r3, #7
}
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d6:	4770      	bx	lr
 800a4d8:	e000ed00 	.word	0xe000ed00

0800a4dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a4dc:	b480      	push	{r7}
 800a4de:	b083      	sub	sp, #12
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	4603      	mov	r3, r0
 800a4e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a4e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	db0b      	blt.n	800a506 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a4ee:	79fb      	ldrb	r3, [r7, #7]
 800a4f0:	f003 021f 	and.w	r2, r3, #31
 800a4f4:	4907      	ldr	r1, [pc, #28]	; (800a514 <__NVIC_EnableIRQ+0x38>)
 800a4f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4fa:	095b      	lsrs	r3, r3, #5
 800a4fc:	2001      	movs	r0, #1
 800a4fe:	fa00 f202 	lsl.w	r2, r0, r2
 800a502:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a506:	bf00      	nop
 800a508:	370c      	adds	r7, #12
 800a50a:	46bd      	mov	sp, r7
 800a50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a510:	4770      	bx	lr
 800a512:	bf00      	nop
 800a514:	e000e100 	.word	0xe000e100

0800a518 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800a518:	b480      	push	{r7}
 800a51a:	b083      	sub	sp, #12
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	4603      	mov	r3, r0
 800a520:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a526:	2b00      	cmp	r3, #0
 800a528:	db12      	blt.n	800a550 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a52a:	79fb      	ldrb	r3, [r7, #7]
 800a52c:	f003 021f 	and.w	r2, r3, #31
 800a530:	490a      	ldr	r1, [pc, #40]	; (800a55c <__NVIC_DisableIRQ+0x44>)
 800a532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a536:	095b      	lsrs	r3, r3, #5
 800a538:	2001      	movs	r0, #1
 800a53a:	fa00 f202 	lsl.w	r2, r0, r2
 800a53e:	3320      	adds	r3, #32
 800a540:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800a544:	f3bf 8f4f 	dsb	sy
}
 800a548:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a54a:	f3bf 8f6f 	isb	sy
}
 800a54e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800a550:	bf00      	nop
 800a552:	370c      	adds	r7, #12
 800a554:	46bd      	mov	sp, r7
 800a556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55a:	4770      	bx	lr
 800a55c:	e000e100 	.word	0xe000e100

0800a560 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a560:	b480      	push	{r7}
 800a562:	b083      	sub	sp, #12
 800a564:	af00      	add	r7, sp, #0
 800a566:	4603      	mov	r3, r0
 800a568:	6039      	str	r1, [r7, #0]
 800a56a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a56c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a570:	2b00      	cmp	r3, #0
 800a572:	db0a      	blt.n	800a58a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a574:	683b      	ldr	r3, [r7, #0]
 800a576:	b2da      	uxtb	r2, r3
 800a578:	490c      	ldr	r1, [pc, #48]	; (800a5ac <__NVIC_SetPriority+0x4c>)
 800a57a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a57e:	0112      	lsls	r2, r2, #4
 800a580:	b2d2      	uxtb	r2, r2
 800a582:	440b      	add	r3, r1
 800a584:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a588:	e00a      	b.n	800a5a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a58a:	683b      	ldr	r3, [r7, #0]
 800a58c:	b2da      	uxtb	r2, r3
 800a58e:	4908      	ldr	r1, [pc, #32]	; (800a5b0 <__NVIC_SetPriority+0x50>)
 800a590:	79fb      	ldrb	r3, [r7, #7]
 800a592:	f003 030f 	and.w	r3, r3, #15
 800a596:	3b04      	subs	r3, #4
 800a598:	0112      	lsls	r2, r2, #4
 800a59a:	b2d2      	uxtb	r2, r2
 800a59c:	440b      	add	r3, r1
 800a59e:	761a      	strb	r2, [r3, #24]
}
 800a5a0:	bf00      	nop
 800a5a2:	370c      	adds	r7, #12
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5aa:	4770      	bx	lr
 800a5ac:	e000e100 	.word	0xe000e100
 800a5b0:	e000ed00 	.word	0xe000ed00

0800a5b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a5b4:	b480      	push	{r7}
 800a5b6:	b089      	sub	sp, #36	; 0x24
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	60f8      	str	r0, [r7, #12]
 800a5bc:	60b9      	str	r1, [r7, #8]
 800a5be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	f003 0307 	and.w	r3, r3, #7
 800a5c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a5c8:	69fb      	ldr	r3, [r7, #28]
 800a5ca:	f1c3 0307 	rsb	r3, r3, #7
 800a5ce:	2b04      	cmp	r3, #4
 800a5d0:	bf28      	it	cs
 800a5d2:	2304      	movcs	r3, #4
 800a5d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a5d6:	69fb      	ldr	r3, [r7, #28]
 800a5d8:	3304      	adds	r3, #4
 800a5da:	2b06      	cmp	r3, #6
 800a5dc:	d902      	bls.n	800a5e4 <NVIC_EncodePriority+0x30>
 800a5de:	69fb      	ldr	r3, [r7, #28]
 800a5e0:	3b03      	subs	r3, #3
 800a5e2:	e000      	b.n	800a5e6 <NVIC_EncodePriority+0x32>
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a5e8:	f04f 32ff 	mov.w	r2, #4294967295
 800a5ec:	69bb      	ldr	r3, [r7, #24]
 800a5ee:	fa02 f303 	lsl.w	r3, r2, r3
 800a5f2:	43da      	mvns	r2, r3
 800a5f4:	68bb      	ldr	r3, [r7, #8]
 800a5f6:	401a      	ands	r2, r3
 800a5f8:	697b      	ldr	r3, [r7, #20]
 800a5fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a5fc:	f04f 31ff 	mov.w	r1, #4294967295
 800a600:	697b      	ldr	r3, [r7, #20]
 800a602:	fa01 f303 	lsl.w	r3, r1, r3
 800a606:	43d9      	mvns	r1, r3
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a60c:	4313      	orrs	r3, r2
         );
}
 800a60e:	4618      	mov	r0, r3
 800a610:	3724      	adds	r7, #36	; 0x24
 800a612:	46bd      	mov	sp, r7
 800a614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a618:	4770      	bx	lr

0800a61a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a61a:	b580      	push	{r7, lr}
 800a61c:	b082      	sub	sp, #8
 800a61e:	af00      	add	r7, sp, #0
 800a620:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	f7ff ff28 	bl	800a478 <__NVIC_SetPriorityGrouping>
}
 800a628:	bf00      	nop
 800a62a:	3708      	adds	r7, #8
 800a62c:	46bd      	mov	sp, r7
 800a62e:	bd80      	pop	{r7, pc}

0800a630 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b086      	sub	sp, #24
 800a634:	af00      	add	r7, sp, #0
 800a636:	4603      	mov	r3, r0
 800a638:	60b9      	str	r1, [r7, #8]
 800a63a:	607a      	str	r2, [r7, #4]
 800a63c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800a63e:	2300      	movs	r3, #0
 800a640:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a642:	f7ff ff3d 	bl	800a4c0 <__NVIC_GetPriorityGrouping>
 800a646:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a648:	687a      	ldr	r2, [r7, #4]
 800a64a:	68b9      	ldr	r1, [r7, #8]
 800a64c:	6978      	ldr	r0, [r7, #20]
 800a64e:	f7ff ffb1 	bl	800a5b4 <NVIC_EncodePriority>
 800a652:	4602      	mov	r2, r0
 800a654:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a658:	4611      	mov	r1, r2
 800a65a:	4618      	mov	r0, r3
 800a65c:	f7ff ff80 	bl	800a560 <__NVIC_SetPriority>
}
 800a660:	bf00      	nop
 800a662:	3718      	adds	r7, #24
 800a664:	46bd      	mov	sp, r7
 800a666:	bd80      	pop	{r7, pc}

0800a668 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b082      	sub	sp, #8
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	4603      	mov	r3, r0
 800a670:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a676:	4618      	mov	r0, r3
 800a678:	f7ff ff30 	bl	800a4dc <__NVIC_EnableIRQ>
}
 800a67c:	bf00      	nop
 800a67e:	3708      	adds	r7, #8
 800a680:	46bd      	mov	sp, r7
 800a682:	bd80      	pop	{r7, pc}

0800a684 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b082      	sub	sp, #8
 800a688:	af00      	add	r7, sp, #0
 800a68a:	4603      	mov	r3, r0
 800a68c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800a68e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a692:	4618      	mov	r0, r3
 800a694:	f7ff ff40 	bl	800a518 <__NVIC_DisableIRQ>
}
 800a698:	bf00      	nop
 800a69a:	3708      	adds	r7, #8
 800a69c:	46bd      	mov	sp, r7
 800a69e:	bd80      	pop	{r7, pc}

0800a6a0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a6a0:	b480      	push	{r7}
 800a6a2:	b085      	sub	sp, #20
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d101      	bne.n	800a6b2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800a6ae:	2301      	movs	r3, #1
 800a6b0:	e098      	b.n	800a7e4 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	461a      	mov	r2, r3
 800a6b8:	4b4d      	ldr	r3, [pc, #308]	; (800a7f0 <HAL_DMA_Init+0x150>)
 800a6ba:	429a      	cmp	r2, r3
 800a6bc:	d80f      	bhi.n	800a6de <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	461a      	mov	r2, r3
 800a6c4:	4b4b      	ldr	r3, [pc, #300]	; (800a7f4 <HAL_DMA_Init+0x154>)
 800a6c6:	4413      	add	r3, r2
 800a6c8:	4a4b      	ldr	r2, [pc, #300]	; (800a7f8 <HAL_DMA_Init+0x158>)
 800a6ca:	fba2 2303 	umull	r2, r3, r2, r3
 800a6ce:	091b      	lsrs	r3, r3, #4
 800a6d0:	009a      	lsls	r2, r3, #2
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	4a48      	ldr	r2, [pc, #288]	; (800a7fc <HAL_DMA_Init+0x15c>)
 800a6da:	641a      	str	r2, [r3, #64]	; 0x40
 800a6dc:	e00e      	b.n	800a6fc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	461a      	mov	r2, r3
 800a6e4:	4b46      	ldr	r3, [pc, #280]	; (800a800 <HAL_DMA_Init+0x160>)
 800a6e6:	4413      	add	r3, r2
 800a6e8:	4a43      	ldr	r2, [pc, #268]	; (800a7f8 <HAL_DMA_Init+0x158>)
 800a6ea:	fba2 2303 	umull	r2, r3, r2, r3
 800a6ee:	091b      	lsrs	r3, r3, #4
 800a6f0:	009a      	lsls	r2, r3, #2
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	4a42      	ldr	r2, [pc, #264]	; (800a804 <HAL_DMA_Init+0x164>)
 800a6fa:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	2202      	movs	r2, #2
 800a700:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800a712:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a716:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800a720:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	691b      	ldr	r3, [r3, #16]
 800a726:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a72c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	699b      	ldr	r3, [r3, #24]
 800a732:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a738:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	6a1b      	ldr	r3, [r3, #32]
 800a73e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800a740:	68fa      	ldr	r2, [r7, #12]
 800a742:	4313      	orrs	r3, r2
 800a744:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	68fa      	ldr	r2, [r7, #12]
 800a74c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	689b      	ldr	r3, [r3, #8]
 800a752:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a756:	d039      	beq.n	800a7cc <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a75c:	4a27      	ldr	r2, [pc, #156]	; (800a7fc <HAL_DMA_Init+0x15c>)
 800a75e:	4293      	cmp	r3, r2
 800a760:	d11a      	bne.n	800a798 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800a762:	4b29      	ldr	r3, [pc, #164]	; (800a808 <HAL_DMA_Init+0x168>)
 800a764:	681a      	ldr	r2, [r3, #0]
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a76a:	f003 031c 	and.w	r3, r3, #28
 800a76e:	210f      	movs	r1, #15
 800a770:	fa01 f303 	lsl.w	r3, r1, r3
 800a774:	43db      	mvns	r3, r3
 800a776:	4924      	ldr	r1, [pc, #144]	; (800a808 <HAL_DMA_Init+0x168>)
 800a778:	4013      	ands	r3, r2
 800a77a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800a77c:	4b22      	ldr	r3, [pc, #136]	; (800a808 <HAL_DMA_Init+0x168>)
 800a77e:	681a      	ldr	r2, [r3, #0]
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	6859      	ldr	r1, [r3, #4]
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a788:	f003 031c 	and.w	r3, r3, #28
 800a78c:	fa01 f303 	lsl.w	r3, r1, r3
 800a790:	491d      	ldr	r1, [pc, #116]	; (800a808 <HAL_DMA_Init+0x168>)
 800a792:	4313      	orrs	r3, r2
 800a794:	600b      	str	r3, [r1, #0]
 800a796:	e019      	b.n	800a7cc <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800a798:	4b1c      	ldr	r3, [pc, #112]	; (800a80c <HAL_DMA_Init+0x16c>)
 800a79a:	681a      	ldr	r2, [r3, #0]
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7a0:	f003 031c 	and.w	r3, r3, #28
 800a7a4:	210f      	movs	r1, #15
 800a7a6:	fa01 f303 	lsl.w	r3, r1, r3
 800a7aa:	43db      	mvns	r3, r3
 800a7ac:	4917      	ldr	r1, [pc, #92]	; (800a80c <HAL_DMA_Init+0x16c>)
 800a7ae:	4013      	ands	r3, r2
 800a7b0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800a7b2:	4b16      	ldr	r3, [pc, #88]	; (800a80c <HAL_DMA_Init+0x16c>)
 800a7b4:	681a      	ldr	r2, [r3, #0]
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	6859      	ldr	r1, [r3, #4]
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7be:	f003 031c 	and.w	r3, r3, #28
 800a7c2:	fa01 f303 	lsl.w	r3, r1, r3
 800a7c6:	4911      	ldr	r1, [pc, #68]	; (800a80c <HAL_DMA_Init+0x16c>)
 800a7c8:	4313      	orrs	r3, r2
 800a7ca:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	2201      	movs	r2, #1
 800a7d6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2200      	movs	r2, #0
 800a7de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800a7e2:	2300      	movs	r3, #0
}
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	3714      	adds	r7, #20
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ee:	4770      	bx	lr
 800a7f0:	40020407 	.word	0x40020407
 800a7f4:	bffdfff8 	.word	0xbffdfff8
 800a7f8:	cccccccd 	.word	0xcccccccd
 800a7fc:	40020000 	.word	0x40020000
 800a800:	bffdfbf8 	.word	0xbffdfbf8
 800a804:	40020400 	.word	0x40020400
 800a808:	400200a8 	.word	0x400200a8
 800a80c:	400204a8 	.word	0x400204a8

0800a810 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b084      	sub	sp, #16
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a818:	2300      	movs	r3, #0
 800a81a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a822:	b2db      	uxtb	r3, r3
 800a824:	2b02      	cmp	r3, #2
 800a826:	d005      	beq.n	800a834 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2204      	movs	r2, #4
 800a82c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800a82e:	2301      	movs	r3, #1
 800a830:	73fb      	strb	r3, [r7, #15]
 800a832:	e029      	b.n	800a888 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	681a      	ldr	r2, [r3, #0]
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	f022 020e 	bic.w	r2, r2, #14
 800a842:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	681a      	ldr	r2, [r3, #0]
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	f022 0201 	bic.w	r2, r2, #1
 800a852:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a858:	f003 021c 	and.w	r2, r3, #28
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a860:	2101      	movs	r1, #1
 800a862:	fa01 f202 	lsl.w	r2, r1, r2
 800a866:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	2201      	movs	r2, #1
 800a86c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2200      	movs	r2, #0
 800a874:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d003      	beq.n	800a888 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a884:	6878      	ldr	r0, [r7, #4]
 800a886:	4798      	blx	r3
    }
  }
  return status;
 800a888:	7bfb      	ldrb	r3, [r7, #15]
}
 800a88a:	4618      	mov	r0, r3
 800a88c:	3710      	adds	r7, #16
 800a88e:	46bd      	mov	sp, r7
 800a890:	bd80      	pop	{r7, pc}

0800a892 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a892:	b580      	push	{r7, lr}
 800a894:	b084      	sub	sp, #16
 800a896:	af00      	add	r7, sp, #0
 800a898:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a8ae:	f003 031c 	and.w	r3, r3, #28
 800a8b2:	2204      	movs	r2, #4
 800a8b4:	409a      	lsls	r2, r3
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	4013      	ands	r3, r2
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d026      	beq.n	800a90c <HAL_DMA_IRQHandler+0x7a>
 800a8be:	68bb      	ldr	r3, [r7, #8]
 800a8c0:	f003 0304 	and.w	r3, r3, #4
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d021      	beq.n	800a90c <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	f003 0320 	and.w	r3, r3, #32
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d107      	bne.n	800a8e6 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	681a      	ldr	r2, [r3, #0]
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	f022 0204 	bic.w	r2, r2, #4
 800a8e4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a8ea:	f003 021c 	and.w	r2, r3, #28
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8f2:	2104      	movs	r1, #4
 800a8f4:	fa01 f202 	lsl.w	r2, r1, r2
 800a8f8:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d071      	beq.n	800a9e6 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a906:	6878      	ldr	r0, [r7, #4]
 800a908:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800a90a:	e06c      	b.n	800a9e6 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a910:	f003 031c 	and.w	r3, r3, #28
 800a914:	2202      	movs	r2, #2
 800a916:	409a      	lsls	r2, r3
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	4013      	ands	r3, r2
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d02e      	beq.n	800a97e <HAL_DMA_IRQHandler+0xec>
 800a920:	68bb      	ldr	r3, [r7, #8]
 800a922:	f003 0302 	and.w	r3, r3, #2
 800a926:	2b00      	cmp	r3, #0
 800a928:	d029      	beq.n	800a97e <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	f003 0320 	and.w	r3, r3, #32
 800a934:	2b00      	cmp	r3, #0
 800a936:	d10b      	bne.n	800a950 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	681a      	ldr	r2, [r3, #0]
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	f022 020a 	bic.w	r2, r2, #10
 800a946:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	2201      	movs	r2, #1
 800a94c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a954:	f003 021c 	and.w	r2, r3, #28
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a95c:	2102      	movs	r1, #2
 800a95e:	fa01 f202 	lsl.w	r2, r1, r2
 800a962:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2200      	movs	r2, #0
 800a968:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a970:	2b00      	cmp	r3, #0
 800a972:	d038      	beq.n	800a9e6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a978:	6878      	ldr	r0, [r7, #4]
 800a97a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800a97c:	e033      	b.n	800a9e6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a982:	f003 031c 	and.w	r3, r3, #28
 800a986:	2208      	movs	r2, #8
 800a988:	409a      	lsls	r2, r3
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	4013      	ands	r3, r2
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d02a      	beq.n	800a9e8 <HAL_DMA_IRQHandler+0x156>
 800a992:	68bb      	ldr	r3, [r7, #8]
 800a994:	f003 0308 	and.w	r3, r3, #8
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d025      	beq.n	800a9e8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	681a      	ldr	r2, [r3, #0]
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	f022 020e 	bic.w	r2, r2, #14
 800a9aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9b0:	f003 021c 	and.w	r2, r3, #28
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9b8:	2101      	movs	r1, #1
 800a9ba:	fa01 f202 	lsl.w	r2, r1, r2
 800a9be:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	2201      	movs	r2, #1
 800a9c4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	2201      	movs	r2, #1
 800a9ca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d004      	beq.n	800a9e8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a9e2:	6878      	ldr	r0, [r7, #4]
 800a9e4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800a9e6:	bf00      	nop
 800a9e8:	bf00      	nop
}
 800a9ea:	3710      	adds	r7, #16
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	bd80      	pop	{r7, pc}

0800a9f0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800a9f0:	b480      	push	{r7}
 800a9f2:	b083      	sub	sp, #12
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a9fe:	b2db      	uxtb	r3, r3
}
 800aa00:	4618      	mov	r0, r3
 800aa02:	370c      	adds	r7, #12
 800aa04:	46bd      	mov	sp, r7
 800aa06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0a:	4770      	bx	lr

0800aa0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800aa0c:	b480      	push	{r7}
 800aa0e:	b087      	sub	sp, #28
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
 800aa14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800aa16:	2300      	movs	r3, #0
 800aa18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800aa1a:	e148      	b.n	800acae <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	681a      	ldr	r2, [r3, #0]
 800aa20:	2101      	movs	r1, #1
 800aa22:	697b      	ldr	r3, [r7, #20]
 800aa24:	fa01 f303 	lsl.w	r3, r1, r3
 800aa28:	4013      	ands	r3, r2
 800aa2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	f000 813a 	beq.w	800aca8 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800aa34:	683b      	ldr	r3, [r7, #0]
 800aa36:	685b      	ldr	r3, [r3, #4]
 800aa38:	2b01      	cmp	r3, #1
 800aa3a:	d00b      	beq.n	800aa54 <HAL_GPIO_Init+0x48>
 800aa3c:	683b      	ldr	r3, [r7, #0]
 800aa3e:	685b      	ldr	r3, [r3, #4]
 800aa40:	2b02      	cmp	r3, #2
 800aa42:	d007      	beq.n	800aa54 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800aa44:	683b      	ldr	r3, [r7, #0]
 800aa46:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800aa48:	2b11      	cmp	r3, #17
 800aa4a:	d003      	beq.n	800aa54 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	685b      	ldr	r3, [r3, #4]
 800aa50:	2b12      	cmp	r3, #18
 800aa52:	d130      	bne.n	800aab6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	689b      	ldr	r3, [r3, #8]
 800aa58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800aa5a:	697b      	ldr	r3, [r7, #20]
 800aa5c:	005b      	lsls	r3, r3, #1
 800aa5e:	2203      	movs	r2, #3
 800aa60:	fa02 f303 	lsl.w	r3, r2, r3
 800aa64:	43db      	mvns	r3, r3
 800aa66:	693a      	ldr	r2, [r7, #16]
 800aa68:	4013      	ands	r3, r2
 800aa6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	68da      	ldr	r2, [r3, #12]
 800aa70:	697b      	ldr	r3, [r7, #20]
 800aa72:	005b      	lsls	r3, r3, #1
 800aa74:	fa02 f303 	lsl.w	r3, r2, r3
 800aa78:	693a      	ldr	r2, [r7, #16]
 800aa7a:	4313      	orrs	r3, r2
 800aa7c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	693a      	ldr	r2, [r7, #16]
 800aa82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	685b      	ldr	r3, [r3, #4]
 800aa88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800aa8a:	2201      	movs	r2, #1
 800aa8c:	697b      	ldr	r3, [r7, #20]
 800aa8e:	fa02 f303 	lsl.w	r3, r2, r3
 800aa92:	43db      	mvns	r3, r3
 800aa94:	693a      	ldr	r2, [r7, #16]
 800aa96:	4013      	ands	r3, r2
 800aa98:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800aa9a:	683b      	ldr	r3, [r7, #0]
 800aa9c:	685b      	ldr	r3, [r3, #4]
 800aa9e:	091b      	lsrs	r3, r3, #4
 800aaa0:	f003 0201 	and.w	r2, r3, #1
 800aaa4:	697b      	ldr	r3, [r7, #20]
 800aaa6:	fa02 f303 	lsl.w	r3, r2, r3
 800aaaa:	693a      	ldr	r2, [r7, #16]
 800aaac:	4313      	orrs	r3, r2
 800aaae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	693a      	ldr	r2, [r7, #16]
 800aab4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	68db      	ldr	r3, [r3, #12]
 800aaba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800aabc:	697b      	ldr	r3, [r7, #20]
 800aabe:	005b      	lsls	r3, r3, #1
 800aac0:	2203      	movs	r2, #3
 800aac2:	fa02 f303 	lsl.w	r3, r2, r3
 800aac6:	43db      	mvns	r3, r3
 800aac8:	693a      	ldr	r2, [r7, #16]
 800aaca:	4013      	ands	r3, r2
 800aacc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	689a      	ldr	r2, [r3, #8]
 800aad2:	697b      	ldr	r3, [r7, #20]
 800aad4:	005b      	lsls	r3, r3, #1
 800aad6:	fa02 f303 	lsl.w	r3, r2, r3
 800aada:	693a      	ldr	r2, [r7, #16]
 800aadc:	4313      	orrs	r3, r2
 800aade:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	693a      	ldr	r2, [r7, #16]
 800aae4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800aae6:	683b      	ldr	r3, [r7, #0]
 800aae8:	685b      	ldr	r3, [r3, #4]
 800aaea:	2b02      	cmp	r3, #2
 800aaec:	d003      	beq.n	800aaf6 <HAL_GPIO_Init+0xea>
 800aaee:	683b      	ldr	r3, [r7, #0]
 800aaf0:	685b      	ldr	r3, [r3, #4]
 800aaf2:	2b12      	cmp	r3, #18
 800aaf4:	d123      	bne.n	800ab3e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800aaf6:	697b      	ldr	r3, [r7, #20]
 800aaf8:	08da      	lsrs	r2, r3, #3
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	3208      	adds	r2, #8
 800aafe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab02:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800ab04:	697b      	ldr	r3, [r7, #20]
 800ab06:	f003 0307 	and.w	r3, r3, #7
 800ab0a:	009b      	lsls	r3, r3, #2
 800ab0c:	220f      	movs	r2, #15
 800ab0e:	fa02 f303 	lsl.w	r3, r2, r3
 800ab12:	43db      	mvns	r3, r3
 800ab14:	693a      	ldr	r2, [r7, #16]
 800ab16:	4013      	ands	r3, r2
 800ab18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800ab1a:	683b      	ldr	r3, [r7, #0]
 800ab1c:	691a      	ldr	r2, [r3, #16]
 800ab1e:	697b      	ldr	r3, [r7, #20]
 800ab20:	f003 0307 	and.w	r3, r3, #7
 800ab24:	009b      	lsls	r3, r3, #2
 800ab26:	fa02 f303 	lsl.w	r3, r2, r3
 800ab2a:	693a      	ldr	r2, [r7, #16]
 800ab2c:	4313      	orrs	r3, r2
 800ab2e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800ab30:	697b      	ldr	r3, [r7, #20]
 800ab32:	08da      	lsrs	r2, r3, #3
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	3208      	adds	r2, #8
 800ab38:	6939      	ldr	r1, [r7, #16]
 800ab3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800ab44:	697b      	ldr	r3, [r7, #20]
 800ab46:	005b      	lsls	r3, r3, #1
 800ab48:	2203      	movs	r2, #3
 800ab4a:	fa02 f303 	lsl.w	r3, r2, r3
 800ab4e:	43db      	mvns	r3, r3
 800ab50:	693a      	ldr	r2, [r7, #16]
 800ab52:	4013      	ands	r3, r2
 800ab54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800ab56:	683b      	ldr	r3, [r7, #0]
 800ab58:	685b      	ldr	r3, [r3, #4]
 800ab5a:	f003 0203 	and.w	r2, r3, #3
 800ab5e:	697b      	ldr	r3, [r7, #20]
 800ab60:	005b      	lsls	r3, r3, #1
 800ab62:	fa02 f303 	lsl.w	r3, r2, r3
 800ab66:	693a      	ldr	r2, [r7, #16]
 800ab68:	4313      	orrs	r3, r2
 800ab6a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	693a      	ldr	r2, [r7, #16]
 800ab70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800ab72:	683b      	ldr	r3, [r7, #0]
 800ab74:	685b      	ldr	r3, [r3, #4]
 800ab76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	f000 8094 	beq.w	800aca8 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ab80:	4b52      	ldr	r3, [pc, #328]	; (800accc <HAL_GPIO_Init+0x2c0>)
 800ab82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ab84:	4a51      	ldr	r2, [pc, #324]	; (800accc <HAL_GPIO_Init+0x2c0>)
 800ab86:	f043 0301 	orr.w	r3, r3, #1
 800ab8a:	6613      	str	r3, [r2, #96]	; 0x60
 800ab8c:	4b4f      	ldr	r3, [pc, #316]	; (800accc <HAL_GPIO_Init+0x2c0>)
 800ab8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ab90:	f003 0301 	and.w	r3, r3, #1
 800ab94:	60bb      	str	r3, [r7, #8]
 800ab96:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800ab98:	4a4d      	ldr	r2, [pc, #308]	; (800acd0 <HAL_GPIO_Init+0x2c4>)
 800ab9a:	697b      	ldr	r3, [r7, #20]
 800ab9c:	089b      	lsrs	r3, r3, #2
 800ab9e:	3302      	adds	r3, #2
 800aba0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aba4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800aba6:	697b      	ldr	r3, [r7, #20]
 800aba8:	f003 0303 	and.w	r3, r3, #3
 800abac:	009b      	lsls	r3, r3, #2
 800abae:	220f      	movs	r2, #15
 800abb0:	fa02 f303 	lsl.w	r3, r2, r3
 800abb4:	43db      	mvns	r3, r3
 800abb6:	693a      	ldr	r2, [r7, #16]
 800abb8:	4013      	ands	r3, r2
 800abba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800abc2:	d00d      	beq.n	800abe0 <HAL_GPIO_Init+0x1d4>
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	4a43      	ldr	r2, [pc, #268]	; (800acd4 <HAL_GPIO_Init+0x2c8>)
 800abc8:	4293      	cmp	r3, r2
 800abca:	d007      	beq.n	800abdc <HAL_GPIO_Init+0x1d0>
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	4a42      	ldr	r2, [pc, #264]	; (800acd8 <HAL_GPIO_Init+0x2cc>)
 800abd0:	4293      	cmp	r3, r2
 800abd2:	d101      	bne.n	800abd8 <HAL_GPIO_Init+0x1cc>
 800abd4:	2302      	movs	r3, #2
 800abd6:	e004      	b.n	800abe2 <HAL_GPIO_Init+0x1d6>
 800abd8:	2307      	movs	r3, #7
 800abda:	e002      	b.n	800abe2 <HAL_GPIO_Init+0x1d6>
 800abdc:	2301      	movs	r3, #1
 800abde:	e000      	b.n	800abe2 <HAL_GPIO_Init+0x1d6>
 800abe0:	2300      	movs	r3, #0
 800abe2:	697a      	ldr	r2, [r7, #20]
 800abe4:	f002 0203 	and.w	r2, r2, #3
 800abe8:	0092      	lsls	r2, r2, #2
 800abea:	4093      	lsls	r3, r2
 800abec:	693a      	ldr	r2, [r7, #16]
 800abee:	4313      	orrs	r3, r2
 800abf0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800abf2:	4937      	ldr	r1, [pc, #220]	; (800acd0 <HAL_GPIO_Init+0x2c4>)
 800abf4:	697b      	ldr	r3, [r7, #20]
 800abf6:	089b      	lsrs	r3, r3, #2
 800abf8:	3302      	adds	r3, #2
 800abfa:	693a      	ldr	r2, [r7, #16]
 800abfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800ac00:	4b36      	ldr	r3, [pc, #216]	; (800acdc <HAL_GPIO_Init+0x2d0>)
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	43db      	mvns	r3, r3
 800ac0a:	693a      	ldr	r2, [r7, #16]
 800ac0c:	4013      	ands	r3, r2
 800ac0e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800ac10:	683b      	ldr	r3, [r7, #0]
 800ac12:	685b      	ldr	r3, [r3, #4]
 800ac14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d003      	beq.n	800ac24 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800ac1c:	693a      	ldr	r2, [r7, #16]
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	4313      	orrs	r3, r2
 800ac22:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800ac24:	4a2d      	ldr	r2, [pc, #180]	; (800acdc <HAL_GPIO_Init+0x2d0>)
 800ac26:	693b      	ldr	r3, [r7, #16]
 800ac28:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800ac2a:	4b2c      	ldr	r3, [pc, #176]	; (800acdc <HAL_GPIO_Init+0x2d0>)
 800ac2c:	685b      	ldr	r3, [r3, #4]
 800ac2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	43db      	mvns	r3, r3
 800ac34:	693a      	ldr	r2, [r7, #16]
 800ac36:	4013      	ands	r3, r2
 800ac38:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	685b      	ldr	r3, [r3, #4]
 800ac3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d003      	beq.n	800ac4e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800ac46:	693a      	ldr	r2, [r7, #16]
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	4313      	orrs	r3, r2
 800ac4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800ac4e:	4a23      	ldr	r2, [pc, #140]	; (800acdc <HAL_GPIO_Init+0x2d0>)
 800ac50:	693b      	ldr	r3, [r7, #16]
 800ac52:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800ac54:	4b21      	ldr	r3, [pc, #132]	; (800acdc <HAL_GPIO_Init+0x2d0>)
 800ac56:	689b      	ldr	r3, [r3, #8]
 800ac58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	43db      	mvns	r3, r3
 800ac5e:	693a      	ldr	r2, [r7, #16]
 800ac60:	4013      	ands	r3, r2
 800ac62:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800ac64:	683b      	ldr	r3, [r7, #0]
 800ac66:	685b      	ldr	r3, [r3, #4]
 800ac68:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d003      	beq.n	800ac78 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 800ac70:	693a      	ldr	r2, [r7, #16]
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	4313      	orrs	r3, r2
 800ac76:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800ac78:	4a18      	ldr	r2, [pc, #96]	; (800acdc <HAL_GPIO_Init+0x2d0>)
 800ac7a:	693b      	ldr	r3, [r7, #16]
 800ac7c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800ac7e:	4b17      	ldr	r3, [pc, #92]	; (800acdc <HAL_GPIO_Init+0x2d0>)
 800ac80:	68db      	ldr	r3, [r3, #12]
 800ac82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	43db      	mvns	r3, r3
 800ac88:	693a      	ldr	r2, [r7, #16]
 800ac8a:	4013      	ands	r3, r2
 800ac8c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800ac8e:	683b      	ldr	r3, [r7, #0]
 800ac90:	685b      	ldr	r3, [r3, #4]
 800ac92:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d003      	beq.n	800aca2 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800ac9a:	693a      	ldr	r2, [r7, #16]
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	4313      	orrs	r3, r2
 800aca0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800aca2:	4a0e      	ldr	r2, [pc, #56]	; (800acdc <HAL_GPIO_Init+0x2d0>)
 800aca4:	693b      	ldr	r3, [r7, #16]
 800aca6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800aca8:	697b      	ldr	r3, [r7, #20]
 800acaa:	3301      	adds	r3, #1
 800acac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	681a      	ldr	r2, [r3, #0]
 800acb2:	697b      	ldr	r3, [r7, #20]
 800acb4:	fa22 f303 	lsr.w	r3, r2, r3
 800acb8:	2b00      	cmp	r3, #0
 800acba:	f47f aeaf 	bne.w	800aa1c <HAL_GPIO_Init+0x10>
  }
}
 800acbe:	bf00      	nop
 800acc0:	bf00      	nop
 800acc2:	371c      	adds	r7, #28
 800acc4:	46bd      	mov	sp, r7
 800acc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acca:	4770      	bx	lr
 800accc:	40021000 	.word	0x40021000
 800acd0:	40010000 	.word	0x40010000
 800acd4:	48000400 	.word	0x48000400
 800acd8:	48000800 	.word	0x48000800
 800acdc:	40010400 	.word	0x40010400

0800ace0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800ace0:	b480      	push	{r7}
 800ace2:	b087      	sub	sp, #28
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	6078      	str	r0, [r7, #4]
 800ace8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800acea:	2300      	movs	r3, #0
 800acec:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800acee:	e0ab      	b.n	800ae48 <HAL_GPIO_DeInit+0x168>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800acf0:	2201      	movs	r2, #1
 800acf2:	697b      	ldr	r3, [r7, #20]
 800acf4:	fa02 f303 	lsl.w	r3, r2, r3
 800acf8:	683a      	ldr	r2, [r7, #0]
 800acfa:	4013      	ands	r3, r2
 800acfc:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800acfe:	693b      	ldr	r3, [r7, #16]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	f000 809e 	beq.w	800ae42 <HAL_GPIO_DeInit+0x162>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800ad06:	4a57      	ldr	r2, [pc, #348]	; (800ae64 <HAL_GPIO_DeInit+0x184>)
 800ad08:	697b      	ldr	r3, [r7, #20]
 800ad0a:	089b      	lsrs	r3, r3, #2
 800ad0c:	3302      	adds	r3, #2
 800ad0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad12:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800ad14:	697b      	ldr	r3, [r7, #20]
 800ad16:	f003 0303 	and.w	r3, r3, #3
 800ad1a:	009b      	lsls	r3, r3, #2
 800ad1c:	220f      	movs	r2, #15
 800ad1e:	fa02 f303 	lsl.w	r3, r2, r3
 800ad22:	68fa      	ldr	r2, [r7, #12]
 800ad24:	4013      	ands	r3, r2
 800ad26:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800ad2e:	d00d      	beq.n	800ad4c <HAL_GPIO_DeInit+0x6c>
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	4a4d      	ldr	r2, [pc, #308]	; (800ae68 <HAL_GPIO_DeInit+0x188>)
 800ad34:	4293      	cmp	r3, r2
 800ad36:	d007      	beq.n	800ad48 <HAL_GPIO_DeInit+0x68>
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	4a4c      	ldr	r2, [pc, #304]	; (800ae6c <HAL_GPIO_DeInit+0x18c>)
 800ad3c:	4293      	cmp	r3, r2
 800ad3e:	d101      	bne.n	800ad44 <HAL_GPIO_DeInit+0x64>
 800ad40:	2302      	movs	r3, #2
 800ad42:	e004      	b.n	800ad4e <HAL_GPIO_DeInit+0x6e>
 800ad44:	2307      	movs	r3, #7
 800ad46:	e002      	b.n	800ad4e <HAL_GPIO_DeInit+0x6e>
 800ad48:	2301      	movs	r3, #1
 800ad4a:	e000      	b.n	800ad4e <HAL_GPIO_DeInit+0x6e>
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	697a      	ldr	r2, [r7, #20]
 800ad50:	f002 0203 	and.w	r2, r2, #3
 800ad54:	0092      	lsls	r2, r2, #2
 800ad56:	4093      	lsls	r3, r2
 800ad58:	68fa      	ldr	r2, [r7, #12]
 800ad5a:	429a      	cmp	r2, r3
 800ad5c:	d132      	bne.n	800adc4 <HAL_GPIO_DeInit+0xe4>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800ad5e:	4b44      	ldr	r3, [pc, #272]	; (800ae70 <HAL_GPIO_DeInit+0x190>)
 800ad60:	681a      	ldr	r2, [r3, #0]
 800ad62:	693b      	ldr	r3, [r7, #16]
 800ad64:	43db      	mvns	r3, r3
 800ad66:	4942      	ldr	r1, [pc, #264]	; (800ae70 <HAL_GPIO_DeInit+0x190>)
 800ad68:	4013      	ands	r3, r2
 800ad6a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800ad6c:	4b40      	ldr	r3, [pc, #256]	; (800ae70 <HAL_GPIO_DeInit+0x190>)
 800ad6e:	685a      	ldr	r2, [r3, #4]
 800ad70:	693b      	ldr	r3, [r7, #16]
 800ad72:	43db      	mvns	r3, r3
 800ad74:	493e      	ldr	r1, [pc, #248]	; (800ae70 <HAL_GPIO_DeInit+0x190>)
 800ad76:	4013      	ands	r3, r2
 800ad78:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800ad7a:	4b3d      	ldr	r3, [pc, #244]	; (800ae70 <HAL_GPIO_DeInit+0x190>)
 800ad7c:	689a      	ldr	r2, [r3, #8]
 800ad7e:	693b      	ldr	r3, [r7, #16]
 800ad80:	43db      	mvns	r3, r3
 800ad82:	493b      	ldr	r1, [pc, #236]	; (800ae70 <HAL_GPIO_DeInit+0x190>)
 800ad84:	4013      	ands	r3, r2
 800ad86:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 800ad88:	4b39      	ldr	r3, [pc, #228]	; (800ae70 <HAL_GPIO_DeInit+0x190>)
 800ad8a:	68da      	ldr	r2, [r3, #12]
 800ad8c:	693b      	ldr	r3, [r7, #16]
 800ad8e:	43db      	mvns	r3, r3
 800ad90:	4937      	ldr	r1, [pc, #220]	; (800ae70 <HAL_GPIO_DeInit+0x190>)
 800ad92:	4013      	ands	r3, r2
 800ad94:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800ad96:	697b      	ldr	r3, [r7, #20]
 800ad98:	f003 0303 	and.w	r3, r3, #3
 800ad9c:	009b      	lsls	r3, r3, #2
 800ad9e:	220f      	movs	r2, #15
 800ada0:	fa02 f303 	lsl.w	r3, r2, r3
 800ada4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800ada6:	4a2f      	ldr	r2, [pc, #188]	; (800ae64 <HAL_GPIO_DeInit+0x184>)
 800ada8:	697b      	ldr	r3, [r7, #20]
 800adaa:	089b      	lsrs	r3, r3, #2
 800adac:	3302      	adds	r3, #2
 800adae:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	43da      	mvns	r2, r3
 800adb6:	482b      	ldr	r0, [pc, #172]	; (800ae64 <HAL_GPIO_DeInit+0x184>)
 800adb8:	697b      	ldr	r3, [r7, #20]
 800adba:	089b      	lsrs	r3, r3, #2
 800adbc:	400a      	ands	r2, r1
 800adbe:	3302      	adds	r3, #2
 800adc0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681a      	ldr	r2, [r3, #0]
 800adc8:	697b      	ldr	r3, [r7, #20]
 800adca:	005b      	lsls	r3, r3, #1
 800adcc:	2103      	movs	r1, #3
 800adce:	fa01 f303 	lsl.w	r3, r1, r3
 800add2:	431a      	orrs	r2, r3
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800add8:	697b      	ldr	r3, [r7, #20]
 800adda:	08da      	lsrs	r2, r3, #3
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	3208      	adds	r2, #8
 800ade0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ade4:	697b      	ldr	r3, [r7, #20]
 800ade6:	f003 0307 	and.w	r3, r3, #7
 800adea:	009b      	lsls	r3, r3, #2
 800adec:	220f      	movs	r2, #15
 800adee:	fa02 f303 	lsl.w	r3, r2, r3
 800adf2:	43db      	mvns	r3, r3
 800adf4:	697a      	ldr	r2, [r7, #20]
 800adf6:	08d2      	lsrs	r2, r2, #3
 800adf8:	4019      	ands	r1, r3
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	3208      	adds	r2, #8
 800adfe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	689a      	ldr	r2, [r3, #8]
 800ae06:	697b      	ldr	r3, [r7, #20]
 800ae08:	005b      	lsls	r3, r3, #1
 800ae0a:	2103      	movs	r1, #3
 800ae0c:	fa01 f303 	lsl.w	r3, r1, r3
 800ae10:	43db      	mvns	r3, r3
 800ae12:	401a      	ands	r2, r3
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	685a      	ldr	r2, [r3, #4]
 800ae1c:	2101      	movs	r1, #1
 800ae1e:	697b      	ldr	r3, [r7, #20]
 800ae20:	fa01 f303 	lsl.w	r3, r1, r3
 800ae24:	43db      	mvns	r3, r3
 800ae26:	401a      	ands	r2, r3
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	68da      	ldr	r2, [r3, #12]
 800ae30:	697b      	ldr	r3, [r7, #20]
 800ae32:	005b      	lsls	r3, r3, #1
 800ae34:	2103      	movs	r1, #3
 800ae36:	fa01 f303 	lsl.w	r3, r1, r3
 800ae3a:	43db      	mvns	r3, r3
 800ae3c:	401a      	ands	r2, r3
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800ae42:	697b      	ldr	r3, [r7, #20]
 800ae44:	3301      	adds	r3, #1
 800ae46:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800ae48:	683a      	ldr	r2, [r7, #0]
 800ae4a:	697b      	ldr	r3, [r7, #20]
 800ae4c:	fa22 f303 	lsr.w	r3, r2, r3
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	f47f af4d 	bne.w	800acf0 <HAL_GPIO_DeInit+0x10>
  }
}
 800ae56:	bf00      	nop
 800ae58:	bf00      	nop
 800ae5a:	371c      	adds	r7, #28
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae62:	4770      	bx	lr
 800ae64:	40010000 	.word	0x40010000
 800ae68:	48000400 	.word	0x48000400
 800ae6c:	48000800 	.word	0x48000800
 800ae70:	40010400 	.word	0x40010400

0800ae74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800ae74:	b480      	push	{r7}
 800ae76:	b085      	sub	sp, #20
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]
 800ae7c:	460b      	mov	r3, r1
 800ae7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	691a      	ldr	r2, [r3, #16]
 800ae84:	887b      	ldrh	r3, [r7, #2]
 800ae86:	4013      	ands	r3, r2
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d002      	beq.n	800ae92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800ae8c:	2301      	movs	r3, #1
 800ae8e:	73fb      	strb	r3, [r7, #15]
 800ae90:	e001      	b.n	800ae96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800ae92:	2300      	movs	r3, #0
 800ae94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800ae96:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae98:	4618      	mov	r0, r3
 800ae9a:	3714      	adds	r7, #20
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea2:	4770      	bx	lr

0800aea4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800aea4:	b480      	push	{r7}
 800aea6:	b083      	sub	sp, #12
 800aea8:	af00      	add	r7, sp, #0
 800aeaa:	6078      	str	r0, [r7, #4]
 800aeac:	460b      	mov	r3, r1
 800aeae:	807b      	strh	r3, [r7, #2]
 800aeb0:	4613      	mov	r3, r2
 800aeb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800aeb4:	787b      	ldrb	r3, [r7, #1]
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d003      	beq.n	800aec2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800aeba:	887a      	ldrh	r2, [r7, #2]
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800aec0:	e002      	b.n	800aec8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800aec2:	887a      	ldrh	r2, [r7, #2]
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	629a      	str	r2, [r3, #40]	; 0x28
}
 800aec8:	bf00      	nop
 800aeca:	370c      	adds	r7, #12
 800aecc:	46bd      	mov	sp, r7
 800aece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed2:	4770      	bx	lr

0800aed4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b082      	sub	sp, #8
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d101      	bne.n	800aee6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800aee2:	2301      	movs	r3, #1
 800aee4:	e081      	b.n	800afea <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800aeec:	b2db      	uxtb	r3, r3
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d106      	bne.n	800af00 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	2200      	movs	r2, #0
 800aef6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800aefa:	6878      	ldr	r0, [r7, #4]
 800aefc:	f7f7 fae6 	bl	80024cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	2224      	movs	r2, #36	; 0x24
 800af04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	681a      	ldr	r2, [r3, #0]
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	f022 0201 	bic.w	r2, r2, #1
 800af16:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	685a      	ldr	r2, [r3, #4]
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800af24:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	689a      	ldr	r2, [r3, #8]
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800af34:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	68db      	ldr	r3, [r3, #12]
 800af3a:	2b01      	cmp	r3, #1
 800af3c:	d107      	bne.n	800af4e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	689a      	ldr	r2, [r3, #8]
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800af4a:	609a      	str	r2, [r3, #8]
 800af4c:	e006      	b.n	800af5c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	689a      	ldr	r2, [r3, #8]
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800af5a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	68db      	ldr	r3, [r3, #12]
 800af60:	2b02      	cmp	r3, #2
 800af62:	d104      	bne.n	800af6e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800af6c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	685b      	ldr	r3, [r3, #4]
 800af74:	687a      	ldr	r2, [r7, #4]
 800af76:	6812      	ldr	r2, [r2, #0]
 800af78:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800af7c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800af80:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	68da      	ldr	r2, [r3, #12]
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800af90:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	691a      	ldr	r2, [r3, #16]
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	695b      	ldr	r3, [r3, #20]
 800af9a:	ea42 0103 	orr.w	r1, r2, r3
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	699b      	ldr	r3, [r3, #24]
 800afa2:	021a      	lsls	r2, r3, #8
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	430a      	orrs	r2, r1
 800afaa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	69d9      	ldr	r1, [r3, #28]
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	6a1a      	ldr	r2, [r3, #32]
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	430a      	orrs	r2, r1
 800afba:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	681a      	ldr	r2, [r3, #0]
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	f042 0201 	orr.w	r2, r2, #1
 800afca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	2200      	movs	r2, #0
 800afd0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	2220      	movs	r2, #32
 800afd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	2200      	movs	r2, #0
 800afde:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	2200      	movs	r2, #0
 800afe4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800afe8:	2300      	movs	r3, #0
}
 800afea:	4618      	mov	r0, r3
 800afec:	3708      	adds	r7, #8
 800afee:	46bd      	mov	sp, r7
 800aff0:	bd80      	pop	{r7, pc}
	...

0800aff4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b088      	sub	sp, #32
 800aff8:	af02      	add	r7, sp, #8
 800affa:	60f8      	str	r0, [r7, #12]
 800affc:	607a      	str	r2, [r7, #4]
 800affe:	461a      	mov	r2, r3
 800b000:	460b      	mov	r3, r1
 800b002:	817b      	strh	r3, [r7, #10]
 800b004:	4613      	mov	r3, r2
 800b006:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b00e:	b2db      	uxtb	r3, r3
 800b010:	2b20      	cmp	r3, #32
 800b012:	f040 80da 	bne.w	800b1ca <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b01c:	2b01      	cmp	r3, #1
 800b01e:	d101      	bne.n	800b024 <HAL_I2C_Master_Transmit+0x30>
 800b020:	2302      	movs	r3, #2
 800b022:	e0d3      	b.n	800b1cc <HAL_I2C_Master_Transmit+0x1d8>
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	2201      	movs	r2, #1
 800b028:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b02c:	f7fd fc7e 	bl	800892c <HAL_GetTick>
 800b030:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b032:	697b      	ldr	r3, [r7, #20]
 800b034:	9300      	str	r3, [sp, #0]
 800b036:	2319      	movs	r3, #25
 800b038:	2201      	movs	r2, #1
 800b03a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b03e:	68f8      	ldr	r0, [r7, #12]
 800b040:	f001 f803 	bl	800c04a <I2C_WaitOnFlagUntilTimeout>
 800b044:	4603      	mov	r3, r0
 800b046:	2b00      	cmp	r3, #0
 800b048:	d001      	beq.n	800b04e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800b04a:	2301      	movs	r3, #1
 800b04c:	e0be      	b.n	800b1cc <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	2221      	movs	r2, #33	; 0x21
 800b052:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	2210      	movs	r2, #16
 800b05a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	2200      	movs	r2, #0
 800b062:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	687a      	ldr	r2, [r7, #4]
 800b068:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	893a      	ldrh	r2, [r7, #8]
 800b06e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	2200      	movs	r2, #0
 800b074:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b07a:	b29b      	uxth	r3, r3
 800b07c:	2bff      	cmp	r3, #255	; 0xff
 800b07e:	d90e      	bls.n	800b09e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	22ff      	movs	r2, #255	; 0xff
 800b084:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b08a:	b2da      	uxtb	r2, r3
 800b08c:	8979      	ldrh	r1, [r7, #10]
 800b08e:	4b51      	ldr	r3, [pc, #324]	; (800b1d4 <HAL_I2C_Master_Transmit+0x1e0>)
 800b090:	9300      	str	r3, [sp, #0]
 800b092:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b096:	68f8      	ldr	r0, [r7, #12]
 800b098:	f001 f966 	bl	800c368 <I2C_TransferConfig>
 800b09c:	e06c      	b.n	800b178 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b0a2:	b29a      	uxth	r2, r3
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b0ac:	b2da      	uxtb	r2, r3
 800b0ae:	8979      	ldrh	r1, [r7, #10]
 800b0b0:	4b48      	ldr	r3, [pc, #288]	; (800b1d4 <HAL_I2C_Master_Transmit+0x1e0>)
 800b0b2:	9300      	str	r3, [sp, #0]
 800b0b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b0b8:	68f8      	ldr	r0, [r7, #12]
 800b0ba:	f001 f955 	bl	800c368 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800b0be:	e05b      	b.n	800b178 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b0c0:	697a      	ldr	r2, [r7, #20]
 800b0c2:	6a39      	ldr	r1, [r7, #32]
 800b0c4:	68f8      	ldr	r0, [r7, #12]
 800b0c6:	f001 f800 	bl	800c0ca <I2C_WaitOnTXISFlagUntilTimeout>
 800b0ca:	4603      	mov	r3, r0
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d001      	beq.n	800b0d4 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 800b0d0:	2301      	movs	r3, #1
 800b0d2:	e07b      	b.n	800b1cc <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0d8:	781a      	ldrb	r2, [r3, #0]
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0e4:	1c5a      	adds	r2, r3, #1
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b0ee:	b29b      	uxth	r3, r3
 800b0f0:	3b01      	subs	r3, #1
 800b0f2:	b29a      	uxth	r2, r3
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b0fc:	3b01      	subs	r3, #1
 800b0fe:	b29a      	uxth	r2, r3
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b108:	b29b      	uxth	r3, r3
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d034      	beq.n	800b178 <HAL_I2C_Master_Transmit+0x184>
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b112:	2b00      	cmp	r3, #0
 800b114:	d130      	bne.n	800b178 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b116:	697b      	ldr	r3, [r7, #20]
 800b118:	9300      	str	r3, [sp, #0]
 800b11a:	6a3b      	ldr	r3, [r7, #32]
 800b11c:	2200      	movs	r2, #0
 800b11e:	2180      	movs	r1, #128	; 0x80
 800b120:	68f8      	ldr	r0, [r7, #12]
 800b122:	f000 ff92 	bl	800c04a <I2C_WaitOnFlagUntilTimeout>
 800b126:	4603      	mov	r3, r0
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d001      	beq.n	800b130 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800b12c:	2301      	movs	r3, #1
 800b12e:	e04d      	b.n	800b1cc <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b134:	b29b      	uxth	r3, r3
 800b136:	2bff      	cmp	r3, #255	; 0xff
 800b138:	d90e      	bls.n	800b158 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	22ff      	movs	r2, #255	; 0xff
 800b13e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b144:	b2da      	uxtb	r2, r3
 800b146:	8979      	ldrh	r1, [r7, #10]
 800b148:	2300      	movs	r3, #0
 800b14a:	9300      	str	r3, [sp, #0]
 800b14c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b150:	68f8      	ldr	r0, [r7, #12]
 800b152:	f001 f909 	bl	800c368 <I2C_TransferConfig>
 800b156:	e00f      	b.n	800b178 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b15c:	b29a      	uxth	r2, r3
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b166:	b2da      	uxtb	r2, r3
 800b168:	8979      	ldrh	r1, [r7, #10]
 800b16a:	2300      	movs	r3, #0
 800b16c:	9300      	str	r3, [sp, #0]
 800b16e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b172:	68f8      	ldr	r0, [r7, #12]
 800b174:	f001 f8f8 	bl	800c368 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b17c:	b29b      	uxth	r3, r3
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d19e      	bne.n	800b0c0 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b182:	697a      	ldr	r2, [r7, #20]
 800b184:	6a39      	ldr	r1, [r7, #32]
 800b186:	68f8      	ldr	r0, [r7, #12]
 800b188:	f000 ffdf 	bl	800c14a <I2C_WaitOnSTOPFlagUntilTimeout>
 800b18c:	4603      	mov	r3, r0
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d001      	beq.n	800b196 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800b192:	2301      	movs	r3, #1
 800b194:	e01a      	b.n	800b1cc <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	2220      	movs	r2, #32
 800b19c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	6859      	ldr	r1, [r3, #4]
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	681a      	ldr	r2, [r3, #0]
 800b1a8:	4b0b      	ldr	r3, [pc, #44]	; (800b1d8 <HAL_I2C_Master_Transmit+0x1e4>)
 800b1aa:	400b      	ands	r3, r1
 800b1ac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	2220      	movs	r2, #32
 800b1b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	2200      	movs	r2, #0
 800b1ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b1c6:	2300      	movs	r3, #0
 800b1c8:	e000      	b.n	800b1cc <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800b1ca:	2302      	movs	r3, #2
  }
}
 800b1cc:	4618      	mov	r0, r3
 800b1ce:	3718      	adds	r7, #24
 800b1d0:	46bd      	mov	sp, r7
 800b1d2:	bd80      	pop	{r7, pc}
 800b1d4:	80002000 	.word	0x80002000
 800b1d8:	fe00e800 	.word	0xfe00e800

0800b1dc <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b088      	sub	sp, #32
 800b1e0:	af02      	add	r7, sp, #8
 800b1e2:	60f8      	str	r0, [r7, #12]
 800b1e4:	607a      	str	r2, [r7, #4]
 800b1e6:	461a      	mov	r2, r3
 800b1e8:	460b      	mov	r3, r1
 800b1ea:	817b      	strh	r3, [r7, #10]
 800b1ec:	4613      	mov	r3, r2
 800b1ee:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b1f6:	b2db      	uxtb	r3, r3
 800b1f8:	2b20      	cmp	r3, #32
 800b1fa:	f040 80db 	bne.w	800b3b4 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b204:	2b01      	cmp	r3, #1
 800b206:	d101      	bne.n	800b20c <HAL_I2C_Master_Receive+0x30>
 800b208:	2302      	movs	r3, #2
 800b20a:	e0d4      	b.n	800b3b6 <HAL_I2C_Master_Receive+0x1da>
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	2201      	movs	r2, #1
 800b210:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b214:	f7fd fb8a 	bl	800892c <HAL_GetTick>
 800b218:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b21a:	697b      	ldr	r3, [r7, #20]
 800b21c:	9300      	str	r3, [sp, #0]
 800b21e:	2319      	movs	r3, #25
 800b220:	2201      	movs	r2, #1
 800b222:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b226:	68f8      	ldr	r0, [r7, #12]
 800b228:	f000 ff0f 	bl	800c04a <I2C_WaitOnFlagUntilTimeout>
 800b22c:	4603      	mov	r3, r0
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d001      	beq.n	800b236 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800b232:	2301      	movs	r3, #1
 800b234:	e0bf      	b.n	800b3b6 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	2222      	movs	r2, #34	; 0x22
 800b23a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	2210      	movs	r2, #16
 800b242:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	2200      	movs	r2, #0
 800b24a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	687a      	ldr	r2, [r7, #4]
 800b250:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	893a      	ldrh	r2, [r7, #8]
 800b256:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	2200      	movs	r2, #0
 800b25c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b262:	b29b      	uxth	r3, r3
 800b264:	2bff      	cmp	r3, #255	; 0xff
 800b266:	d90e      	bls.n	800b286 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	22ff      	movs	r2, #255	; 0xff
 800b26c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b272:	b2da      	uxtb	r2, r3
 800b274:	8979      	ldrh	r1, [r7, #10]
 800b276:	4b52      	ldr	r3, [pc, #328]	; (800b3c0 <HAL_I2C_Master_Receive+0x1e4>)
 800b278:	9300      	str	r3, [sp, #0]
 800b27a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b27e:	68f8      	ldr	r0, [r7, #12]
 800b280:	f001 f872 	bl	800c368 <I2C_TransferConfig>
 800b284:	e06d      	b.n	800b362 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b28a:	b29a      	uxth	r2, r3
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b294:	b2da      	uxtb	r2, r3
 800b296:	8979      	ldrh	r1, [r7, #10]
 800b298:	4b49      	ldr	r3, [pc, #292]	; (800b3c0 <HAL_I2C_Master_Receive+0x1e4>)
 800b29a:	9300      	str	r3, [sp, #0]
 800b29c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b2a0:	68f8      	ldr	r0, [r7, #12]
 800b2a2:	f001 f861 	bl	800c368 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800b2a6:	e05c      	b.n	800b362 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b2a8:	697a      	ldr	r2, [r7, #20]
 800b2aa:	6a39      	ldr	r1, [r7, #32]
 800b2ac:	68f8      	ldr	r0, [r7, #12]
 800b2ae:	f000 ff89 	bl	800c1c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800b2b2:	4603      	mov	r3, r0
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d001      	beq.n	800b2bc <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800b2b8:	2301      	movs	r3, #1
 800b2ba:	e07c      	b.n	800b3b6 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2c6:	b2d2      	uxtb	r2, r2
 800b2c8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2ce:	1c5a      	adds	r2, r3, #1
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b2d8:	3b01      	subs	r3, #1
 800b2da:	b29a      	uxth	r2, r3
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b2e4:	b29b      	uxth	r3, r3
 800b2e6:	3b01      	subs	r3, #1
 800b2e8:	b29a      	uxth	r2, r3
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b2f2:	b29b      	uxth	r3, r3
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d034      	beq.n	800b362 <HAL_I2C_Master_Receive+0x186>
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d130      	bne.n	800b362 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b300:	697b      	ldr	r3, [r7, #20]
 800b302:	9300      	str	r3, [sp, #0]
 800b304:	6a3b      	ldr	r3, [r7, #32]
 800b306:	2200      	movs	r2, #0
 800b308:	2180      	movs	r1, #128	; 0x80
 800b30a:	68f8      	ldr	r0, [r7, #12]
 800b30c:	f000 fe9d 	bl	800c04a <I2C_WaitOnFlagUntilTimeout>
 800b310:	4603      	mov	r3, r0
 800b312:	2b00      	cmp	r3, #0
 800b314:	d001      	beq.n	800b31a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800b316:	2301      	movs	r3, #1
 800b318:	e04d      	b.n	800b3b6 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b31e:	b29b      	uxth	r3, r3
 800b320:	2bff      	cmp	r3, #255	; 0xff
 800b322:	d90e      	bls.n	800b342 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	22ff      	movs	r2, #255	; 0xff
 800b328:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b32e:	b2da      	uxtb	r2, r3
 800b330:	8979      	ldrh	r1, [r7, #10]
 800b332:	2300      	movs	r3, #0
 800b334:	9300      	str	r3, [sp, #0]
 800b336:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b33a:	68f8      	ldr	r0, [r7, #12]
 800b33c:	f001 f814 	bl	800c368 <I2C_TransferConfig>
 800b340:	e00f      	b.n	800b362 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b346:	b29a      	uxth	r2, r3
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b350:	b2da      	uxtb	r2, r3
 800b352:	8979      	ldrh	r1, [r7, #10]
 800b354:	2300      	movs	r3, #0
 800b356:	9300      	str	r3, [sp, #0]
 800b358:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b35c:	68f8      	ldr	r0, [r7, #12]
 800b35e:	f001 f803 	bl	800c368 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b366:	b29b      	uxth	r3, r3
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d19d      	bne.n	800b2a8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b36c:	697a      	ldr	r2, [r7, #20]
 800b36e:	6a39      	ldr	r1, [r7, #32]
 800b370:	68f8      	ldr	r0, [r7, #12]
 800b372:	f000 feea 	bl	800c14a <I2C_WaitOnSTOPFlagUntilTimeout>
 800b376:	4603      	mov	r3, r0
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d001      	beq.n	800b380 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800b37c:	2301      	movs	r3, #1
 800b37e:	e01a      	b.n	800b3b6 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	2220      	movs	r2, #32
 800b386:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	6859      	ldr	r1, [r3, #4]
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	681a      	ldr	r2, [r3, #0]
 800b392:	4b0c      	ldr	r3, [pc, #48]	; (800b3c4 <HAL_I2C_Master_Receive+0x1e8>)
 800b394:	400b      	ands	r3, r1
 800b396:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	2220      	movs	r2, #32
 800b39c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	e000      	b.n	800b3b6 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800b3b4:	2302      	movs	r3, #2
  }
}
 800b3b6:	4618      	mov	r0, r3
 800b3b8:	3718      	adds	r7, #24
 800b3ba:	46bd      	mov	sp, r7
 800b3bc:	bd80      	pop	{r7, pc}
 800b3be:	bf00      	nop
 800b3c0:	80002400 	.word	0x80002400
 800b3c4:	fe00e800 	.word	0xfe00e800

0800b3c8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b08a      	sub	sp, #40	; 0x28
 800b3cc:	af02      	add	r7, sp, #8
 800b3ce:	60f8      	str	r0, [r7, #12]
 800b3d0:	607a      	str	r2, [r7, #4]
 800b3d2:	603b      	str	r3, [r7, #0]
 800b3d4:	460b      	mov	r3, r1
 800b3d6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800b3d8:	2300      	movs	r3, #0
 800b3da:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b3e2:	b2db      	uxtb	r3, r3
 800b3e4:	2b20      	cmp	r3, #32
 800b3e6:	f040 80f1 	bne.w	800b5cc <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	699b      	ldr	r3, [r3, #24]
 800b3f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b3f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b3f8:	d101      	bne.n	800b3fe <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800b3fa:	2302      	movs	r3, #2
 800b3fc:	e0e7      	b.n	800b5ce <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b404:	2b01      	cmp	r3, #1
 800b406:	d101      	bne.n	800b40c <HAL_I2C_IsDeviceReady+0x44>
 800b408:	2302      	movs	r3, #2
 800b40a:	e0e0      	b.n	800b5ce <HAL_I2C_IsDeviceReady+0x206>
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	2201      	movs	r2, #1
 800b410:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	2224      	movs	r2, #36	; 0x24
 800b418:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	2200      	movs	r2, #0
 800b420:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	68db      	ldr	r3, [r3, #12]
 800b426:	2b01      	cmp	r3, #1
 800b428:	d107      	bne.n	800b43a <HAL_I2C_IsDeviceReady+0x72>
 800b42a:	897b      	ldrh	r3, [r7, #10]
 800b42c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b430:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800b434:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b438:	e004      	b.n	800b444 <HAL_I2C_IsDeviceReady+0x7c>
 800b43a:	897b      	ldrh	r3, [r7, #10]
 800b43c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b440:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 800b444:	68fa      	ldr	r2, [r7, #12]
 800b446:	6812      	ldr	r2, [r2, #0]
 800b448:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800b44a:	f7fd fa6f 	bl	800892c <HAL_GetTick>
 800b44e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	699b      	ldr	r3, [r3, #24]
 800b456:	f003 0320 	and.w	r3, r3, #32
 800b45a:	2b20      	cmp	r3, #32
 800b45c:	bf0c      	ite	eq
 800b45e:	2301      	moveq	r3, #1
 800b460:	2300      	movne	r3, #0
 800b462:	b2db      	uxtb	r3, r3
 800b464:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	699b      	ldr	r3, [r3, #24]
 800b46c:	f003 0310 	and.w	r3, r3, #16
 800b470:	2b10      	cmp	r3, #16
 800b472:	bf0c      	ite	eq
 800b474:	2301      	moveq	r3, #1
 800b476:	2300      	movne	r3, #0
 800b478:	b2db      	uxtb	r3, r3
 800b47a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800b47c:	e034      	b.n	800b4e8 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800b47e:	683b      	ldr	r3, [r7, #0]
 800b480:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b484:	d01a      	beq.n	800b4bc <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b486:	f7fd fa51 	bl	800892c <HAL_GetTick>
 800b48a:	4602      	mov	r2, r0
 800b48c:	69bb      	ldr	r3, [r7, #24]
 800b48e:	1ad3      	subs	r3, r2, r3
 800b490:	683a      	ldr	r2, [r7, #0]
 800b492:	429a      	cmp	r2, r3
 800b494:	d302      	bcc.n	800b49c <HAL_I2C_IsDeviceReady+0xd4>
 800b496:	683b      	ldr	r3, [r7, #0]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d10f      	bne.n	800b4bc <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	2220      	movs	r2, #32
 800b4a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b4a8:	f043 0220 	orr.w	r2, r3, #32
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 800b4b8:	2301      	movs	r3, #1
 800b4ba:	e088      	b.n	800b5ce <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	699b      	ldr	r3, [r3, #24]
 800b4c2:	f003 0320 	and.w	r3, r3, #32
 800b4c6:	2b20      	cmp	r3, #32
 800b4c8:	bf0c      	ite	eq
 800b4ca:	2301      	moveq	r3, #1
 800b4cc:	2300      	movne	r3, #0
 800b4ce:	b2db      	uxtb	r3, r3
 800b4d0:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	699b      	ldr	r3, [r3, #24]
 800b4d8:	f003 0310 	and.w	r3, r3, #16
 800b4dc:	2b10      	cmp	r3, #16
 800b4de:	bf0c      	ite	eq
 800b4e0:	2301      	moveq	r3, #1
 800b4e2:	2300      	movne	r3, #0
 800b4e4:	b2db      	uxtb	r3, r3
 800b4e6:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800b4e8:	7ffb      	ldrb	r3, [r7, #31]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d102      	bne.n	800b4f4 <HAL_I2C_IsDeviceReady+0x12c>
 800b4ee:	7fbb      	ldrb	r3, [r7, #30]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d0c4      	beq.n	800b47e <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	699b      	ldr	r3, [r3, #24]
 800b4fa:	f003 0310 	and.w	r3, r3, #16
 800b4fe:	2b10      	cmp	r3, #16
 800b500:	d01a      	beq.n	800b538 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800b502:	69bb      	ldr	r3, [r7, #24]
 800b504:	9300      	str	r3, [sp, #0]
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	2200      	movs	r2, #0
 800b50a:	2120      	movs	r1, #32
 800b50c:	68f8      	ldr	r0, [r7, #12]
 800b50e:	f000 fd9c 	bl	800c04a <I2C_WaitOnFlagUntilTimeout>
 800b512:	4603      	mov	r3, r0
 800b514:	2b00      	cmp	r3, #0
 800b516:	d001      	beq.n	800b51c <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 800b518:	2301      	movs	r3, #1
 800b51a:	e058      	b.n	800b5ce <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	2220      	movs	r2, #32
 800b522:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	2220      	movs	r2, #32
 800b528:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	2200      	movs	r2, #0
 800b530:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 800b534:	2300      	movs	r3, #0
 800b536:	e04a      	b.n	800b5ce <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800b538:	69bb      	ldr	r3, [r7, #24]
 800b53a:	9300      	str	r3, [sp, #0]
 800b53c:	683b      	ldr	r3, [r7, #0]
 800b53e:	2200      	movs	r2, #0
 800b540:	2120      	movs	r1, #32
 800b542:	68f8      	ldr	r0, [r7, #12]
 800b544:	f000 fd81 	bl	800c04a <I2C_WaitOnFlagUntilTimeout>
 800b548:	4603      	mov	r3, r0
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d001      	beq.n	800b552 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 800b54e:	2301      	movs	r3, #1
 800b550:	e03d      	b.n	800b5ce <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	2210      	movs	r2, #16
 800b558:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	2220      	movs	r2, #32
 800b560:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800b562:	697b      	ldr	r3, [r7, #20]
 800b564:	687a      	ldr	r2, [r7, #4]
 800b566:	429a      	cmp	r2, r3
 800b568:	d118      	bne.n	800b59c <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	685a      	ldr	r2, [r3, #4]
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b578:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800b57a:	69bb      	ldr	r3, [r7, #24]
 800b57c:	9300      	str	r3, [sp, #0]
 800b57e:	683b      	ldr	r3, [r7, #0]
 800b580:	2200      	movs	r2, #0
 800b582:	2120      	movs	r1, #32
 800b584:	68f8      	ldr	r0, [r7, #12]
 800b586:	f000 fd60 	bl	800c04a <I2C_WaitOnFlagUntilTimeout>
 800b58a:	4603      	mov	r3, r0
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d001      	beq.n	800b594 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 800b590:	2301      	movs	r3, #1
 800b592:	e01c      	b.n	800b5ce <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	2220      	movs	r2, #32
 800b59a:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800b59c:	697b      	ldr	r3, [r7, #20]
 800b59e:	3301      	adds	r3, #1
 800b5a0:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800b5a2:	697b      	ldr	r3, [r7, #20]
 800b5a4:	687a      	ldr	r2, [r7, #4]
 800b5a6:	429a      	cmp	r2, r3
 800b5a8:	f63f af3b 	bhi.w	800b422 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	2220      	movs	r2, #32
 800b5b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b5b8:	f043 0220 	orr.w	r2, r3, #32
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800b5c8:	2301      	movs	r3, #1
 800b5ca:	e000      	b.n	800b5ce <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 800b5cc:	2302      	movs	r3, #2
  }
}
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	3720      	adds	r7, #32
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	bd80      	pop	{r7, pc}

0800b5d6 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800b5d6:	b580      	push	{r7, lr}
 800b5d8:	b084      	sub	sp, #16
 800b5da:	af00      	add	r7, sp, #0
 800b5dc:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	699b      	ldr	r3, [r3, #24]
 800b5e4:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d005      	beq.n	800b602 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5fa:	68ba      	ldr	r2, [r7, #8]
 800b5fc:	68f9      	ldr	r1, [r7, #12]
 800b5fe:	6878      	ldr	r0, [r7, #4]
 800b600:	4798      	blx	r3
  }
}
 800b602:	bf00      	nop
 800b604:	3710      	adds	r7, #16
 800b606:	46bd      	mov	sp, r7
 800b608:	bd80      	pop	{r7, pc}

0800b60a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800b60a:	b580      	push	{r7, lr}
 800b60c:	b086      	sub	sp, #24
 800b60e:	af00      	add	r7, sp, #0
 800b610:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	699b      	ldr	r3, [r3, #24]
 800b618:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800b622:	697b      	ldr	r3, [r7, #20]
 800b624:	0a1b      	lsrs	r3, r3, #8
 800b626:	f003 0301 	and.w	r3, r3, #1
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d010      	beq.n	800b650 <HAL_I2C_ER_IRQHandler+0x46>
 800b62e:	693b      	ldr	r3, [r7, #16]
 800b630:	09db      	lsrs	r3, r3, #7
 800b632:	f003 0301 	and.w	r3, r3, #1
 800b636:	2b00      	cmp	r3, #0
 800b638:	d00a      	beq.n	800b650 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b63e:	f043 0201 	orr.w	r2, r3, #1
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b64e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800b650:	697b      	ldr	r3, [r7, #20]
 800b652:	0a9b      	lsrs	r3, r3, #10
 800b654:	f003 0301 	and.w	r3, r3, #1
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d010      	beq.n	800b67e <HAL_I2C_ER_IRQHandler+0x74>
 800b65c:	693b      	ldr	r3, [r7, #16]
 800b65e:	09db      	lsrs	r3, r3, #7
 800b660:	f003 0301 	and.w	r3, r3, #1
 800b664:	2b00      	cmp	r3, #0
 800b666:	d00a      	beq.n	800b67e <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b66c:	f043 0208 	orr.w	r2, r3, #8
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b67c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800b67e:	697b      	ldr	r3, [r7, #20]
 800b680:	0a5b      	lsrs	r3, r3, #9
 800b682:	f003 0301 	and.w	r3, r3, #1
 800b686:	2b00      	cmp	r3, #0
 800b688:	d010      	beq.n	800b6ac <HAL_I2C_ER_IRQHandler+0xa2>
 800b68a:	693b      	ldr	r3, [r7, #16]
 800b68c:	09db      	lsrs	r3, r3, #7
 800b68e:	f003 0301 	and.w	r3, r3, #1
 800b692:	2b00      	cmp	r3, #0
 800b694:	d00a      	beq.n	800b6ac <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b69a:	f043 0202 	orr.w	r2, r3, #2
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b6aa:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b6b0:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	f003 030b 	and.w	r3, r3, #11
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d003      	beq.n	800b6c4 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800b6bc:	68f9      	ldr	r1, [r7, #12]
 800b6be:	6878      	ldr	r0, [r7, #4]
 800b6c0:	f000 fb8a 	bl	800bdd8 <I2C_ITError>
  }
}
 800b6c4:	bf00      	nop
 800b6c6:	3718      	adds	r7, #24
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	bd80      	pop	{r7, pc}

0800b6cc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b6cc:	b480      	push	{r7}
 800b6ce:	b083      	sub	sp, #12
 800b6d0:	af00      	add	r7, sp, #0
 800b6d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800b6d4:	bf00      	nop
 800b6d6:	370c      	adds	r7, #12
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6de:	4770      	bx	lr

0800b6e0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b6e0:	b480      	push	{r7}
 800b6e2:	b083      	sub	sp, #12
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800b6e8:	bf00      	nop
 800b6ea:	370c      	adds	r7, #12
 800b6ec:	46bd      	mov	sp, r7
 800b6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f2:	4770      	bx	lr

0800b6f4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800b6f4:	b480      	push	{r7}
 800b6f6:	b083      	sub	sp, #12
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	6078      	str	r0, [r7, #4]
 800b6fc:	460b      	mov	r3, r1
 800b6fe:	70fb      	strb	r3, [r7, #3]
 800b700:	4613      	mov	r3, r2
 800b702:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800b704:	bf00      	nop
 800b706:	370c      	adds	r7, #12
 800b708:	46bd      	mov	sp, r7
 800b70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70e:	4770      	bx	lr

0800b710 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b710:	b480      	push	{r7}
 800b712:	b083      	sub	sp, #12
 800b714:	af00      	add	r7, sp, #0
 800b716:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800b718:	bf00      	nop
 800b71a:	370c      	adds	r7, #12
 800b71c:	46bd      	mov	sp, r7
 800b71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b722:	4770      	bx	lr

0800b724 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800b724:	b480      	push	{r7}
 800b726:	b083      	sub	sp, #12
 800b728:	af00      	add	r7, sp, #0
 800b72a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800b72c:	bf00      	nop
 800b72e:	370c      	adds	r7, #12
 800b730:	46bd      	mov	sp, r7
 800b732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b736:	4770      	bx	lr

0800b738 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b738:	b480      	push	{r7}
 800b73a:	b083      	sub	sp, #12
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800b740:	bf00      	nop
 800b742:	370c      	adds	r7, #12
 800b744:	46bd      	mov	sp, r7
 800b746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74a:	4770      	bx	lr

0800b74c <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	b086      	sub	sp, #24
 800b750:	af00      	add	r7, sp, #0
 800b752:	60f8      	str	r0, [r7, #12]
 800b754:	60b9      	str	r1, [r7, #8]
 800b756:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b75c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800b75e:	68bb      	ldr	r3, [r7, #8]
 800b760:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b768:	2b01      	cmp	r3, #1
 800b76a:	d101      	bne.n	800b770 <I2C_Slave_ISR_IT+0x24>
 800b76c:	2302      	movs	r3, #2
 800b76e:	e0ec      	b.n	800b94a <I2C_Slave_ISR_IT+0x1fe>
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	2201      	movs	r2, #1
 800b774:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800b778:	693b      	ldr	r3, [r7, #16]
 800b77a:	095b      	lsrs	r3, r3, #5
 800b77c:	f003 0301 	and.w	r3, r3, #1
 800b780:	2b00      	cmp	r3, #0
 800b782:	d009      	beq.n	800b798 <I2C_Slave_ISR_IT+0x4c>
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	095b      	lsrs	r3, r3, #5
 800b788:	f003 0301 	and.w	r3, r3, #1
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d003      	beq.n	800b798 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800b790:	6939      	ldr	r1, [r7, #16]
 800b792:	68f8      	ldr	r0, [r7, #12]
 800b794:	f000 f9c0 	bl	800bb18 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800b798:	693b      	ldr	r3, [r7, #16]
 800b79a:	091b      	lsrs	r3, r3, #4
 800b79c:	f003 0301 	and.w	r3, r3, #1
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d04d      	beq.n	800b840 <I2C_Slave_ISR_IT+0xf4>
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	091b      	lsrs	r3, r3, #4
 800b7a8:	f003 0301 	and.w	r3, r3, #1
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d047      	beq.n	800b840 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b7b4:	b29b      	uxth	r3, r3
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d128      	bne.n	800b80c <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b7c0:	b2db      	uxtb	r3, r3
 800b7c2:	2b28      	cmp	r3, #40	; 0x28
 800b7c4:	d108      	bne.n	800b7d8 <I2C_Slave_ISR_IT+0x8c>
 800b7c6:	697b      	ldr	r3, [r7, #20]
 800b7c8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b7cc:	d104      	bne.n	800b7d8 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800b7ce:	6939      	ldr	r1, [r7, #16]
 800b7d0:	68f8      	ldr	r0, [r7, #12]
 800b7d2:	f000 faab 	bl	800bd2c <I2C_ITListenCplt>
 800b7d6:	e032      	b.n	800b83e <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b7de:	b2db      	uxtb	r3, r3
 800b7e0:	2b29      	cmp	r3, #41	; 0x29
 800b7e2:	d10e      	bne.n	800b802 <I2C_Slave_ISR_IT+0xb6>
 800b7e4:	697b      	ldr	r3, [r7, #20]
 800b7e6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800b7ea:	d00a      	beq.n	800b802 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	2210      	movs	r2, #16
 800b7f2:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800b7f4:	68f8      	ldr	r0, [r7, #12]
 800b7f6:	f000 fbe6 	bl	800bfc6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800b7fa:	68f8      	ldr	r0, [r7, #12]
 800b7fc:	f000 f92d 	bl	800ba5a <I2C_ITSlaveSeqCplt>
 800b800:	e01d      	b.n	800b83e <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	2210      	movs	r2, #16
 800b808:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800b80a:	e096      	b.n	800b93a <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	2210      	movs	r2, #16
 800b812:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b818:	f043 0204 	orr.w	r2, r3, #4
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800b820:	697b      	ldr	r3, [r7, #20]
 800b822:	2b00      	cmp	r3, #0
 800b824:	d004      	beq.n	800b830 <I2C_Slave_ISR_IT+0xe4>
 800b826:	697b      	ldr	r3, [r7, #20]
 800b828:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b82c:	f040 8085 	bne.w	800b93a <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b834:	4619      	mov	r1, r3
 800b836:	68f8      	ldr	r0, [r7, #12]
 800b838:	f000 face 	bl	800bdd8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800b83c:	e07d      	b.n	800b93a <I2C_Slave_ISR_IT+0x1ee>
 800b83e:	e07c      	b.n	800b93a <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800b840:	693b      	ldr	r3, [r7, #16]
 800b842:	089b      	lsrs	r3, r3, #2
 800b844:	f003 0301 	and.w	r3, r3, #1
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d030      	beq.n	800b8ae <I2C_Slave_ISR_IT+0x162>
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	089b      	lsrs	r3, r3, #2
 800b850:	f003 0301 	and.w	r3, r3, #1
 800b854:	2b00      	cmp	r3, #0
 800b856:	d02a      	beq.n	800b8ae <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b85c:	b29b      	uxth	r3, r3
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d018      	beq.n	800b894 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b86c:	b2d2      	uxtb	r2, r2
 800b86e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b874:	1c5a      	adds	r2, r3, #1
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b87e:	3b01      	subs	r3, #1
 800b880:	b29a      	uxth	r2, r3
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b88a:	b29b      	uxth	r3, r3
 800b88c:	3b01      	subs	r3, #1
 800b88e:	b29a      	uxth	r2, r3
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b898:	b29b      	uxth	r3, r3
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d14f      	bne.n	800b93e <I2C_Slave_ISR_IT+0x1f2>
 800b89e:	697b      	ldr	r3, [r7, #20]
 800b8a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800b8a4:	d04b      	beq.n	800b93e <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800b8a6:	68f8      	ldr	r0, [r7, #12]
 800b8a8:	f000 f8d7 	bl	800ba5a <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800b8ac:	e047      	b.n	800b93e <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800b8ae:	693b      	ldr	r3, [r7, #16]
 800b8b0:	08db      	lsrs	r3, r3, #3
 800b8b2:	f003 0301 	and.w	r3, r3, #1
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d00a      	beq.n	800b8d0 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	08db      	lsrs	r3, r3, #3
 800b8be:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d004      	beq.n	800b8d0 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800b8c6:	6939      	ldr	r1, [r7, #16]
 800b8c8:	68f8      	ldr	r0, [r7, #12]
 800b8ca:	f000 f842 	bl	800b952 <I2C_ITAddrCplt>
 800b8ce:	e037      	b.n	800b940 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800b8d0:	693b      	ldr	r3, [r7, #16]
 800b8d2:	085b      	lsrs	r3, r3, #1
 800b8d4:	f003 0301 	and.w	r3, r3, #1
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d031      	beq.n	800b940 <I2C_Slave_ISR_IT+0x1f4>
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	085b      	lsrs	r3, r3, #1
 800b8e0:	f003 0301 	and.w	r3, r3, #1
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d02b      	beq.n	800b940 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b8ec:	b29b      	uxth	r3, r3
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d018      	beq.n	800b924 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8f6:	781a      	ldrb	r2, [r3, #0]
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b902:	1c5a      	adds	r2, r3, #1
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b90c:	b29b      	uxth	r3, r3
 800b90e:	3b01      	subs	r3, #1
 800b910:	b29a      	uxth	r2, r3
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b91a:	3b01      	subs	r3, #1
 800b91c:	b29a      	uxth	r2, r3
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	851a      	strh	r2, [r3, #40]	; 0x28
 800b922:	e00d      	b.n	800b940 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800b924:	697b      	ldr	r3, [r7, #20]
 800b926:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b92a:	d002      	beq.n	800b932 <I2C_Slave_ISR_IT+0x1e6>
 800b92c:	697b      	ldr	r3, [r7, #20]
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d106      	bne.n	800b940 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800b932:	68f8      	ldr	r0, [r7, #12]
 800b934:	f000 f891 	bl	800ba5a <I2C_ITSlaveSeqCplt>
 800b938:	e002      	b.n	800b940 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 800b93a:	bf00      	nop
 800b93c:	e000      	b.n	800b940 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 800b93e:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	2200      	movs	r2, #0
 800b944:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800b948:	2300      	movs	r3, #0
}
 800b94a:	4618      	mov	r0, r3
 800b94c:	3718      	adds	r7, #24
 800b94e:	46bd      	mov	sp, r7
 800b950:	bd80      	pop	{r7, pc}

0800b952 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800b952:	b580      	push	{r7, lr}
 800b954:	b084      	sub	sp, #16
 800b956:	af00      	add	r7, sp, #0
 800b958:	6078      	str	r0, [r7, #4]
 800b95a:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b962:	b2db      	uxtb	r3, r3
 800b964:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800b968:	2b28      	cmp	r3, #40	; 0x28
 800b96a:	d16a      	bne.n	800ba42 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	699b      	ldr	r3, [r3, #24]
 800b972:	0c1b      	lsrs	r3, r3, #16
 800b974:	b2db      	uxtb	r3, r3
 800b976:	f003 0301 	and.w	r3, r3, #1
 800b97a:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	699b      	ldr	r3, [r3, #24]
 800b982:	0c1b      	lsrs	r3, r3, #16
 800b984:	b29b      	uxth	r3, r3
 800b986:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800b98a:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	689b      	ldr	r3, [r3, #8]
 800b992:	b29b      	uxth	r3, r3
 800b994:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b998:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	68db      	ldr	r3, [r3, #12]
 800b9a0:	b29b      	uxth	r3, r3
 800b9a2:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800b9a6:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	68db      	ldr	r3, [r3, #12]
 800b9ac:	2b02      	cmp	r3, #2
 800b9ae:	d138      	bne.n	800ba22 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 800b9b0:	897b      	ldrh	r3, [r7, #10]
 800b9b2:	09db      	lsrs	r3, r3, #7
 800b9b4:	b29a      	uxth	r2, r3
 800b9b6:	89bb      	ldrh	r3, [r7, #12]
 800b9b8:	4053      	eors	r3, r2
 800b9ba:	b29b      	uxth	r3, r3
 800b9bc:	f003 0306 	and.w	r3, r3, #6
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d11c      	bne.n	800b9fe <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800b9c4:	897b      	ldrh	r3, [r7, #10]
 800b9c6:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b9cc:	1c5a      	adds	r2, r3, #1
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b9d6:	2b02      	cmp	r3, #2
 800b9d8:	d13b      	bne.n	800ba52 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	2200      	movs	r2, #0
 800b9de:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	2208      	movs	r2, #8
 800b9e6:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	2200      	movs	r2, #0
 800b9ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800b9f0:	89ba      	ldrh	r2, [r7, #12]
 800b9f2:	7bfb      	ldrb	r3, [r7, #15]
 800b9f4:	4619      	mov	r1, r3
 800b9f6:	6878      	ldr	r0, [r7, #4]
 800b9f8:	f7ff fe7c 	bl	800b6f4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800b9fc:	e029      	b.n	800ba52 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800b9fe:	893b      	ldrh	r3, [r7, #8]
 800ba00:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800ba02:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800ba06:	6878      	ldr	r0, [r7, #4]
 800ba08:	f000 fcdc 	bl	800c3c4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	2200      	movs	r2, #0
 800ba10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800ba14:	89ba      	ldrh	r2, [r7, #12]
 800ba16:	7bfb      	ldrb	r3, [r7, #15]
 800ba18:	4619      	mov	r1, r3
 800ba1a:	6878      	ldr	r0, [r7, #4]
 800ba1c:	f7ff fe6a 	bl	800b6f4 <HAL_I2C_AddrCallback>
}
 800ba20:	e017      	b.n	800ba52 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800ba22:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800ba26:	6878      	ldr	r0, [r7, #4]
 800ba28:	f000 fccc 	bl	800c3c4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	2200      	movs	r2, #0
 800ba30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800ba34:	89ba      	ldrh	r2, [r7, #12]
 800ba36:	7bfb      	ldrb	r3, [r7, #15]
 800ba38:	4619      	mov	r1, r3
 800ba3a:	6878      	ldr	r0, [r7, #4]
 800ba3c:	f7ff fe5a 	bl	800b6f4 <HAL_I2C_AddrCallback>
}
 800ba40:	e007      	b.n	800ba52 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	2208      	movs	r2, #8
 800ba48:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	2200      	movs	r2, #0
 800ba4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800ba52:	bf00      	nop
 800ba54:	3710      	adds	r7, #16
 800ba56:	46bd      	mov	sp, r7
 800ba58:	bd80      	pop	{r7, pc}

0800ba5a <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800ba5a:	b580      	push	{r7, lr}
 800ba5c:	b084      	sub	sp, #16
 800ba5e:	af00      	add	r7, sp, #0
 800ba60:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	2200      	movs	r2, #0
 800ba6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	0b9b      	lsrs	r3, r3, #14
 800ba76:	f003 0301 	and.w	r3, r3, #1
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d008      	beq.n	800ba90 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	681a      	ldr	r2, [r3, #0]
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ba8c:	601a      	str	r2, [r3, #0]
 800ba8e:	e00d      	b.n	800baac <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	0bdb      	lsrs	r3, r3, #15
 800ba94:	f003 0301 	and.w	r3, r3, #1
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d007      	beq.n	800baac <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	681a      	ldr	r2, [r3, #0]
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800baaa:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bab2:	b2db      	uxtb	r3, r3
 800bab4:	2b29      	cmp	r3, #41	; 0x29
 800bab6:	d112      	bne.n	800bade <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	2228      	movs	r2, #40	; 0x28
 800babc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	2221      	movs	r2, #33	; 0x21
 800bac4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800bac6:	2101      	movs	r1, #1
 800bac8:	6878      	ldr	r0, [r7, #4]
 800baca:	f000 fc7b 	bl	800c3c4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	2200      	movs	r2, #0
 800bad2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800bad6:	6878      	ldr	r0, [r7, #4]
 800bad8:	f7ff fdf8 	bl	800b6cc <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800badc:	e017      	b.n	800bb0e <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bae4:	b2db      	uxtb	r3, r3
 800bae6:	2b2a      	cmp	r3, #42	; 0x2a
 800bae8:	d111      	bne.n	800bb0e <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	2228      	movs	r2, #40	; 0x28
 800baee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	2222      	movs	r2, #34	; 0x22
 800baf6:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800baf8:	2102      	movs	r1, #2
 800bafa:	6878      	ldr	r0, [r7, #4]
 800bafc:	f000 fc62 	bl	800c3c4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	2200      	movs	r2, #0
 800bb04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800bb08:	6878      	ldr	r0, [r7, #4]
 800bb0a:	f7ff fde9 	bl	800b6e0 <HAL_I2C_SlaveRxCpltCallback>
}
 800bb0e:	bf00      	nop
 800bb10:	3710      	adds	r7, #16
 800bb12:	46bd      	mov	sp, r7
 800bb14:	bd80      	pop	{r7, pc}
	...

0800bb18 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800bb18:	b580      	push	{r7, lr}
 800bb1a:	b086      	sub	sp, #24
 800bb1c:	af00      	add	r7, sp, #0
 800bb1e:	6078      	str	r0, [r7, #4]
 800bb20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800bb2a:	683b      	ldr	r3, [r7, #0]
 800bb2c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bb34:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	2220      	movs	r2, #32
 800bb3c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800bb3e:	7bfb      	ldrb	r3, [r7, #15]
 800bb40:	2b21      	cmp	r3, #33	; 0x21
 800bb42:	d002      	beq.n	800bb4a <I2C_ITSlaveCplt+0x32>
 800bb44:	7bfb      	ldrb	r3, [r7, #15]
 800bb46:	2b29      	cmp	r3, #41	; 0x29
 800bb48:	d108      	bne.n	800bb5c <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800bb4a:	f248 0101 	movw	r1, #32769	; 0x8001
 800bb4e:	6878      	ldr	r0, [r7, #4]
 800bb50:	f000 fc38 	bl	800c3c4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	2221      	movs	r2, #33	; 0x21
 800bb58:	631a      	str	r2, [r3, #48]	; 0x30
 800bb5a:	e00d      	b.n	800bb78 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800bb5c:	7bfb      	ldrb	r3, [r7, #15]
 800bb5e:	2b22      	cmp	r3, #34	; 0x22
 800bb60:	d002      	beq.n	800bb68 <I2C_ITSlaveCplt+0x50>
 800bb62:	7bfb      	ldrb	r3, [r7, #15]
 800bb64:	2b2a      	cmp	r3, #42	; 0x2a
 800bb66:	d107      	bne.n	800bb78 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800bb68:	f248 0102 	movw	r1, #32770	; 0x8002
 800bb6c:	6878      	ldr	r0, [r7, #4]
 800bb6e:	f000 fc29 	bl	800c3c4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	2222      	movs	r2, #34	; 0x22
 800bb76:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	685a      	ldr	r2, [r3, #4]
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800bb86:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	6859      	ldr	r1, [r3, #4]
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	681a      	ldr	r2, [r3, #0]
 800bb92:	4b64      	ldr	r3, [pc, #400]	; (800bd24 <I2C_ITSlaveCplt+0x20c>)
 800bb94:	400b      	ands	r3, r1
 800bb96:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800bb98:	6878      	ldr	r0, [r7, #4]
 800bb9a:	f000 fa14 	bl	800bfc6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800bb9e:	693b      	ldr	r3, [r7, #16]
 800bba0:	0b9b      	lsrs	r3, r3, #14
 800bba2:	f003 0301 	and.w	r3, r3, #1
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d013      	beq.n	800bbd2 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	681a      	ldr	r2, [r3, #0]
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800bbb8:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d020      	beq.n	800bc04 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	685b      	ldr	r3, [r3, #4]
 800bbca:	b29a      	uxth	r2, r3
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	855a      	strh	r2, [r3, #42]	; 0x2a
 800bbd0:	e018      	b.n	800bc04 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800bbd2:	693b      	ldr	r3, [r7, #16]
 800bbd4:	0bdb      	lsrs	r3, r3, #15
 800bbd6:	f003 0301 	and.w	r3, r3, #1
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d012      	beq.n	800bc04 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	681a      	ldr	r2, [r3, #0]
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800bbec:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d006      	beq.n	800bc04 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	685b      	ldr	r3, [r3, #4]
 800bbfe:	b29a      	uxth	r2, r3
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800bc04:	697b      	ldr	r3, [r7, #20]
 800bc06:	089b      	lsrs	r3, r3, #2
 800bc08:	f003 0301 	and.w	r3, r3, #1
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d020      	beq.n	800bc52 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800bc10:	697b      	ldr	r3, [r7, #20]
 800bc12:	f023 0304 	bic.w	r3, r3, #4
 800bc16:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc22:	b2d2      	uxtb	r2, r2
 800bc24:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc2a:	1c5a      	adds	r2, r3, #1
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d00c      	beq.n	800bc52 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bc3c:	3b01      	subs	r3, #1
 800bc3e:	b29a      	uxth	r2, r3
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bc48:	b29b      	uxth	r3, r3
 800bc4a:	3b01      	subs	r3, #1
 800bc4c:	b29a      	uxth	r2, r3
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bc56:	b29b      	uxth	r3, r3
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d005      	beq.n	800bc68 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc60:	f043 0204 	orr.w	r2, r3, #4
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	2200      	movs	r2, #0
 800bc6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	2200      	movs	r2, #0
 800bc74:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d010      	beq.n	800bca0 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc82:	4619      	mov	r1, r3
 800bc84:	6878      	ldr	r0, [r7, #4]
 800bc86:	f000 f8a7 	bl	800bdd8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bc90:	b2db      	uxtb	r3, r3
 800bc92:	2b28      	cmp	r3, #40	; 0x28
 800bc94:	d141      	bne.n	800bd1a <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800bc96:	6979      	ldr	r1, [r7, #20]
 800bc98:	6878      	ldr	r0, [r7, #4]
 800bc9a:	f000 f847 	bl	800bd2c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800bc9e:	e03c      	b.n	800bd1a <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bca4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800bca8:	d014      	beq.n	800bcd4 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 800bcaa:	6878      	ldr	r0, [r7, #4]
 800bcac:	f7ff fed5 	bl	800ba5a <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	4a1d      	ldr	r2, [pc, #116]	; (800bd28 <I2C_ITSlaveCplt+0x210>)
 800bcb4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	2220      	movs	r2, #32
 800bcba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	2200      	movs	r2, #0
 800bcc2:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	2200      	movs	r2, #0
 800bcc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800bccc:	6878      	ldr	r0, [r7, #4]
 800bcce:	f7ff fd1f 	bl	800b710 <HAL_I2C_ListenCpltCallback>
}
 800bcd2:	e022      	b.n	800bd1a <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bcda:	b2db      	uxtb	r3, r3
 800bcdc:	2b22      	cmp	r3, #34	; 0x22
 800bcde:	d10e      	bne.n	800bcfe <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	2220      	movs	r2, #32
 800bce4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	2200      	movs	r2, #0
 800bcec:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800bcf6:	6878      	ldr	r0, [r7, #4]
 800bcf8:	f7ff fcf2 	bl	800b6e0 <HAL_I2C_SlaveRxCpltCallback>
}
 800bcfc:	e00d      	b.n	800bd1a <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	2220      	movs	r2, #32
 800bd02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	2200      	movs	r2, #0
 800bd0a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	2200      	movs	r2, #0
 800bd10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800bd14:	6878      	ldr	r0, [r7, #4]
 800bd16:	f7ff fcd9 	bl	800b6cc <HAL_I2C_SlaveTxCpltCallback>
}
 800bd1a:	bf00      	nop
 800bd1c:	3718      	adds	r7, #24
 800bd1e:	46bd      	mov	sp, r7
 800bd20:	bd80      	pop	{r7, pc}
 800bd22:	bf00      	nop
 800bd24:	fe00e800 	.word	0xfe00e800
 800bd28:	ffff0000 	.word	0xffff0000

0800bd2c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800bd2c:	b580      	push	{r7, lr}
 800bd2e:	b082      	sub	sp, #8
 800bd30:	af00      	add	r7, sp, #0
 800bd32:	6078      	str	r0, [r7, #4]
 800bd34:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	4a26      	ldr	r2, [pc, #152]	; (800bdd4 <I2C_ITListenCplt+0xa8>)
 800bd3a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	2200      	movs	r2, #0
 800bd40:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	2220      	movs	r2, #32
 800bd46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	2200      	movs	r2, #0
 800bd4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	2200      	movs	r2, #0
 800bd56:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800bd58:	683b      	ldr	r3, [r7, #0]
 800bd5a:	089b      	lsrs	r3, r3, #2
 800bd5c:	f003 0301 	and.w	r3, r3, #1
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d022      	beq.n	800bdaa <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd6e:	b2d2      	uxtb	r2, r2
 800bd70:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd76:	1c5a      	adds	r2, r3, #1
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d012      	beq.n	800bdaa <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bd88:	3b01      	subs	r3, #1
 800bd8a:	b29a      	uxth	r2, r3
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bd94:	b29b      	uxth	r3, r3
 800bd96:	3b01      	subs	r3, #1
 800bd98:	b29a      	uxth	r2, r3
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bda2:	f043 0204 	orr.w	r2, r3, #4
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800bdaa:	f248 0103 	movw	r1, #32771	; 0x8003
 800bdae:	6878      	ldr	r0, [r7, #4]
 800bdb0:	f000 fb08 	bl	800c3c4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	2210      	movs	r2, #16
 800bdba:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	2200      	movs	r2, #0
 800bdc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800bdc4:	6878      	ldr	r0, [r7, #4]
 800bdc6:	f7ff fca3 	bl	800b710 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800bdca:	bf00      	nop
 800bdcc:	3708      	adds	r7, #8
 800bdce:	46bd      	mov	sp, r7
 800bdd0:	bd80      	pop	{r7, pc}
 800bdd2:	bf00      	nop
 800bdd4:	ffff0000 	.word	0xffff0000

0800bdd8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800bdd8:	b580      	push	{r7, lr}
 800bdda:	b084      	sub	sp, #16
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	6078      	str	r0, [r7, #4]
 800bde0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bde8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	2200      	movs	r2, #0
 800bdee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	4a5d      	ldr	r2, [pc, #372]	; (800bf6c <I2C_ITError+0x194>)
 800bdf6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	2200      	movs	r2, #0
 800bdfc:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800be02:	683b      	ldr	r3, [r7, #0]
 800be04:	431a      	orrs	r2, r3
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800be0a:	7bfb      	ldrb	r3, [r7, #15]
 800be0c:	2b28      	cmp	r3, #40	; 0x28
 800be0e:	d005      	beq.n	800be1c <I2C_ITError+0x44>
 800be10:	7bfb      	ldrb	r3, [r7, #15]
 800be12:	2b29      	cmp	r3, #41	; 0x29
 800be14:	d002      	beq.n	800be1c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800be16:	7bfb      	ldrb	r3, [r7, #15]
 800be18:	2b2a      	cmp	r3, #42	; 0x2a
 800be1a:	d10b      	bne.n	800be34 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800be1c:	2103      	movs	r1, #3
 800be1e:	6878      	ldr	r0, [r7, #4]
 800be20:	f000 fad0 	bl	800c3c4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	2228      	movs	r2, #40	; 0x28
 800be28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	4a50      	ldr	r2, [pc, #320]	; (800bf70 <I2C_ITError+0x198>)
 800be30:	635a      	str	r2, [r3, #52]	; 0x34
 800be32:	e011      	b.n	800be58 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800be34:	f248 0103 	movw	r1, #32771	; 0x8003
 800be38:	6878      	ldr	r0, [r7, #4]
 800be3a:	f000 fac3 	bl	800c3c4 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800be44:	b2db      	uxtb	r3, r3
 800be46:	2b60      	cmp	r3, #96	; 0x60
 800be48:	d003      	beq.n	800be52 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	2220      	movs	r2, #32
 800be4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	2200      	movs	r2, #0
 800be56:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be5c:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be62:	2b00      	cmp	r3, #0
 800be64:	d039      	beq.n	800beda <I2C_ITError+0x102>
 800be66:	68bb      	ldr	r3, [r7, #8]
 800be68:	2b11      	cmp	r3, #17
 800be6a:	d002      	beq.n	800be72 <I2C_ITError+0x9a>
 800be6c:	68bb      	ldr	r3, [r7, #8]
 800be6e:	2b21      	cmp	r3, #33	; 0x21
 800be70:	d133      	bne.n	800beda <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800be7c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800be80:	d107      	bne.n	800be92 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	681a      	ldr	r2, [r3, #0]
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800be90:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be96:	4618      	mov	r0, r3
 800be98:	f7fe fdaa 	bl	800a9f0 <HAL_DMA_GetState>
 800be9c:	4603      	mov	r3, r0
 800be9e:	2b01      	cmp	r3, #1
 800bea0:	d017      	beq.n	800bed2 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bea6:	4a33      	ldr	r2, [pc, #204]	; (800bf74 <I2C_ITError+0x19c>)
 800bea8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	2200      	movs	r2, #0
 800beae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800beb6:	4618      	mov	r0, r3
 800beb8:	f7fe fcaa 	bl	800a810 <HAL_DMA_Abort_IT>
 800bebc:	4603      	mov	r3, r0
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d04d      	beq.n	800bf5e <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bec6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bec8:	687a      	ldr	r2, [r7, #4]
 800beca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800becc:	4610      	mov	r0, r2
 800bece:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800bed0:	e045      	b.n	800bf5e <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800bed2:	6878      	ldr	r0, [r7, #4]
 800bed4:	f000 f850 	bl	800bf78 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800bed8:	e041      	b.n	800bf5e <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d039      	beq.n	800bf56 <I2C_ITError+0x17e>
 800bee2:	68bb      	ldr	r3, [r7, #8]
 800bee4:	2b12      	cmp	r3, #18
 800bee6:	d002      	beq.n	800beee <I2C_ITError+0x116>
 800bee8:	68bb      	ldr	r3, [r7, #8]
 800beea:	2b22      	cmp	r3, #34	; 0x22
 800beec:	d133      	bne.n	800bf56 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bef8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800befc:	d107      	bne.n	800bf0e <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	681a      	ldr	r2, [r3, #0]
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800bf0c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bf12:	4618      	mov	r0, r3
 800bf14:	f7fe fd6c 	bl	800a9f0 <HAL_DMA_GetState>
 800bf18:	4603      	mov	r3, r0
 800bf1a:	2b01      	cmp	r3, #1
 800bf1c:	d017      	beq.n	800bf4e <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bf22:	4a14      	ldr	r2, [pc, #80]	; (800bf74 <I2C_ITError+0x19c>)
 800bf24:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	2200      	movs	r2, #0
 800bf2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bf32:	4618      	mov	r0, r3
 800bf34:	f7fe fc6c 	bl	800a810 <HAL_DMA_Abort_IT>
 800bf38:	4603      	mov	r3, r0
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d011      	beq.n	800bf62 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bf42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf44:	687a      	ldr	r2, [r7, #4]
 800bf46:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800bf48:	4610      	mov	r0, r2
 800bf4a:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800bf4c:	e009      	b.n	800bf62 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800bf4e:	6878      	ldr	r0, [r7, #4]
 800bf50:	f000 f812 	bl	800bf78 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800bf54:	e005      	b.n	800bf62 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800bf56:	6878      	ldr	r0, [r7, #4]
 800bf58:	f000 f80e 	bl	800bf78 <I2C_TreatErrorCallback>
  }
}
 800bf5c:	e002      	b.n	800bf64 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800bf5e:	bf00      	nop
 800bf60:	e000      	b.n	800bf64 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800bf62:	bf00      	nop
}
 800bf64:	bf00      	nop
 800bf66:	3710      	adds	r7, #16
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	bd80      	pop	{r7, pc}
 800bf6c:	ffff0000 	.word	0xffff0000
 800bf70:	0800b74d 	.word	0x0800b74d
 800bf74:	0800c00f 	.word	0x0800c00f

0800bf78 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800bf78:	b580      	push	{r7, lr}
 800bf7a:	b082      	sub	sp, #8
 800bf7c:	af00      	add	r7, sp, #0
 800bf7e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bf86:	b2db      	uxtb	r3, r3
 800bf88:	2b60      	cmp	r3, #96	; 0x60
 800bf8a:	d10e      	bne.n	800bfaa <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	2220      	movs	r2, #32
 800bf90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	2200      	movs	r2, #0
 800bf98:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	2200      	movs	r2, #0
 800bf9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800bfa2:	6878      	ldr	r0, [r7, #4]
 800bfa4:	f7ff fbc8 	bl	800b738 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800bfa8:	e009      	b.n	800bfbe <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	2200      	movs	r2, #0
 800bfae:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	2200      	movs	r2, #0
 800bfb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800bfb8:	6878      	ldr	r0, [r7, #4]
 800bfba:	f7ff fbb3 	bl	800b724 <HAL_I2C_ErrorCallback>
}
 800bfbe:	bf00      	nop
 800bfc0:	3708      	adds	r7, #8
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	bd80      	pop	{r7, pc}

0800bfc6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800bfc6:	b480      	push	{r7}
 800bfc8:	b083      	sub	sp, #12
 800bfca:	af00      	add	r7, sp, #0
 800bfcc:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	699b      	ldr	r3, [r3, #24]
 800bfd4:	f003 0302 	and.w	r3, r3, #2
 800bfd8:	2b02      	cmp	r3, #2
 800bfda:	d103      	bne.n	800bfe4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	2200      	movs	r2, #0
 800bfe2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	699b      	ldr	r3, [r3, #24]
 800bfea:	f003 0301 	and.w	r3, r3, #1
 800bfee:	2b01      	cmp	r3, #1
 800bff0:	d007      	beq.n	800c002 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	699a      	ldr	r2, [r3, #24]
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	f042 0201 	orr.w	r2, r2, #1
 800c000:	619a      	str	r2, [r3, #24]
  }
}
 800c002:	bf00      	nop
 800c004:	370c      	adds	r7, #12
 800c006:	46bd      	mov	sp, r7
 800c008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c00c:	4770      	bx	lr

0800c00e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800c00e:	b580      	push	{r7, lr}
 800c010:	b084      	sub	sp, #16
 800c012:	af00      	add	r7, sp, #0
 800c014:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c01a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c020:	2b00      	cmp	r3, #0
 800c022:	d003      	beq.n	800c02c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c028:	2200      	movs	r2, #0
 800c02a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c030:	2b00      	cmp	r3, #0
 800c032:	d003      	beq.n	800c03c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c038:	2200      	movs	r2, #0
 800c03a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800c03c:	68f8      	ldr	r0, [r7, #12]
 800c03e:	f7ff ff9b 	bl	800bf78 <I2C_TreatErrorCallback>
}
 800c042:	bf00      	nop
 800c044:	3710      	adds	r7, #16
 800c046:	46bd      	mov	sp, r7
 800c048:	bd80      	pop	{r7, pc}

0800c04a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800c04a:	b580      	push	{r7, lr}
 800c04c:	b084      	sub	sp, #16
 800c04e:	af00      	add	r7, sp, #0
 800c050:	60f8      	str	r0, [r7, #12]
 800c052:	60b9      	str	r1, [r7, #8]
 800c054:	603b      	str	r3, [r7, #0]
 800c056:	4613      	mov	r3, r2
 800c058:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c05a:	e022      	b.n	800c0a2 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c05c:	683b      	ldr	r3, [r7, #0]
 800c05e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c062:	d01e      	beq.n	800c0a2 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c064:	f7fc fc62 	bl	800892c <HAL_GetTick>
 800c068:	4602      	mov	r2, r0
 800c06a:	69bb      	ldr	r3, [r7, #24]
 800c06c:	1ad3      	subs	r3, r2, r3
 800c06e:	683a      	ldr	r2, [r7, #0]
 800c070:	429a      	cmp	r2, r3
 800c072:	d302      	bcc.n	800c07a <I2C_WaitOnFlagUntilTimeout+0x30>
 800c074:	683b      	ldr	r3, [r7, #0]
 800c076:	2b00      	cmp	r3, #0
 800c078:	d113      	bne.n	800c0a2 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c07e:	f043 0220 	orr.w	r2, r3, #32
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	2220      	movs	r2, #32
 800c08a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	2200      	movs	r2, #0
 800c092:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	2200      	movs	r2, #0
 800c09a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800c09e:	2301      	movs	r3, #1
 800c0a0:	e00f      	b.n	800c0c2 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	699a      	ldr	r2, [r3, #24]
 800c0a8:	68bb      	ldr	r3, [r7, #8]
 800c0aa:	4013      	ands	r3, r2
 800c0ac:	68ba      	ldr	r2, [r7, #8]
 800c0ae:	429a      	cmp	r2, r3
 800c0b0:	bf0c      	ite	eq
 800c0b2:	2301      	moveq	r3, #1
 800c0b4:	2300      	movne	r3, #0
 800c0b6:	b2db      	uxtb	r3, r3
 800c0b8:	461a      	mov	r2, r3
 800c0ba:	79fb      	ldrb	r3, [r7, #7]
 800c0bc:	429a      	cmp	r2, r3
 800c0be:	d0cd      	beq.n	800c05c <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c0c0:	2300      	movs	r3, #0
}
 800c0c2:	4618      	mov	r0, r3
 800c0c4:	3710      	adds	r7, #16
 800c0c6:	46bd      	mov	sp, r7
 800c0c8:	bd80      	pop	{r7, pc}

0800c0ca <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c0ca:	b580      	push	{r7, lr}
 800c0cc:	b084      	sub	sp, #16
 800c0ce:	af00      	add	r7, sp, #0
 800c0d0:	60f8      	str	r0, [r7, #12]
 800c0d2:	60b9      	str	r1, [r7, #8]
 800c0d4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c0d6:	e02c      	b.n	800c132 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800c0d8:	687a      	ldr	r2, [r7, #4]
 800c0da:	68b9      	ldr	r1, [r7, #8]
 800c0dc:	68f8      	ldr	r0, [r7, #12]
 800c0de:	f000 f8dd 	bl	800c29c <I2C_IsAcknowledgeFailed>
 800c0e2:	4603      	mov	r3, r0
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d001      	beq.n	800c0ec <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c0e8:	2301      	movs	r3, #1
 800c0ea:	e02a      	b.n	800c142 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c0ec:	68bb      	ldr	r3, [r7, #8]
 800c0ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0f2:	d01e      	beq.n	800c132 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c0f4:	f7fc fc1a 	bl	800892c <HAL_GetTick>
 800c0f8:	4602      	mov	r2, r0
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	1ad3      	subs	r3, r2, r3
 800c0fe:	68ba      	ldr	r2, [r7, #8]
 800c100:	429a      	cmp	r2, r3
 800c102:	d302      	bcc.n	800c10a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800c104:	68bb      	ldr	r3, [r7, #8]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d113      	bne.n	800c132 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c10e:	f043 0220 	orr.w	r2, r3, #32
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	2220      	movs	r2, #32
 800c11a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	2200      	movs	r2, #0
 800c122:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	2200      	movs	r2, #0
 800c12a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800c12e:	2301      	movs	r3, #1
 800c130:	e007      	b.n	800c142 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	699b      	ldr	r3, [r3, #24]
 800c138:	f003 0302 	and.w	r3, r3, #2
 800c13c:	2b02      	cmp	r3, #2
 800c13e:	d1cb      	bne.n	800c0d8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c140:	2300      	movs	r3, #0
}
 800c142:	4618      	mov	r0, r3
 800c144:	3710      	adds	r7, #16
 800c146:	46bd      	mov	sp, r7
 800c148:	bd80      	pop	{r7, pc}

0800c14a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c14a:	b580      	push	{r7, lr}
 800c14c:	b084      	sub	sp, #16
 800c14e:	af00      	add	r7, sp, #0
 800c150:	60f8      	str	r0, [r7, #12]
 800c152:	60b9      	str	r1, [r7, #8]
 800c154:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c156:	e028      	b.n	800c1aa <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800c158:	687a      	ldr	r2, [r7, #4]
 800c15a:	68b9      	ldr	r1, [r7, #8]
 800c15c:	68f8      	ldr	r0, [r7, #12]
 800c15e:	f000 f89d 	bl	800c29c <I2C_IsAcknowledgeFailed>
 800c162:	4603      	mov	r3, r0
 800c164:	2b00      	cmp	r3, #0
 800c166:	d001      	beq.n	800c16c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c168:	2301      	movs	r3, #1
 800c16a:	e026      	b.n	800c1ba <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c16c:	f7fc fbde 	bl	800892c <HAL_GetTick>
 800c170:	4602      	mov	r2, r0
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	1ad3      	subs	r3, r2, r3
 800c176:	68ba      	ldr	r2, [r7, #8]
 800c178:	429a      	cmp	r2, r3
 800c17a:	d302      	bcc.n	800c182 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800c17c:	68bb      	ldr	r3, [r7, #8]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d113      	bne.n	800c1aa <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c186:	f043 0220 	orr.w	r2, r3, #32
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	2220      	movs	r2, #32
 800c192:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	2200      	movs	r2, #0
 800c19a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800c1a6:	2301      	movs	r3, #1
 800c1a8:	e007      	b.n	800c1ba <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	699b      	ldr	r3, [r3, #24]
 800c1b0:	f003 0320 	and.w	r3, r3, #32
 800c1b4:	2b20      	cmp	r3, #32
 800c1b6:	d1cf      	bne.n	800c158 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800c1b8:	2300      	movs	r3, #0
}
 800c1ba:	4618      	mov	r0, r3
 800c1bc:	3710      	adds	r7, #16
 800c1be:	46bd      	mov	sp, r7
 800c1c0:	bd80      	pop	{r7, pc}
	...

0800c1c4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c1c4:	b580      	push	{r7, lr}
 800c1c6:	b084      	sub	sp, #16
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	60f8      	str	r0, [r7, #12]
 800c1cc:	60b9      	str	r1, [r7, #8]
 800c1ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c1d0:	e055      	b.n	800c27e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800c1d2:	687a      	ldr	r2, [r7, #4]
 800c1d4:	68b9      	ldr	r1, [r7, #8]
 800c1d6:	68f8      	ldr	r0, [r7, #12]
 800c1d8:	f000 f860 	bl	800c29c <I2C_IsAcknowledgeFailed>
 800c1dc:	4603      	mov	r3, r0
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d001      	beq.n	800c1e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c1e2:	2301      	movs	r3, #1
 800c1e4:	e053      	b.n	800c28e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	699b      	ldr	r3, [r3, #24]
 800c1ec:	f003 0320 	and.w	r3, r3, #32
 800c1f0:	2b20      	cmp	r3, #32
 800c1f2:	d129      	bne.n	800c248 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	699b      	ldr	r3, [r3, #24]
 800c1fa:	f003 0304 	and.w	r3, r3, #4
 800c1fe:	2b04      	cmp	r3, #4
 800c200:	d105      	bne.n	800c20e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c206:	2b00      	cmp	r3, #0
 800c208:	d001      	beq.n	800c20e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800c20a:	2300      	movs	r3, #0
 800c20c:	e03f      	b.n	800c28e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	2220      	movs	r2, #32
 800c214:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	6859      	ldr	r1, [r3, #4]
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	681a      	ldr	r2, [r3, #0]
 800c220:	4b1d      	ldr	r3, [pc, #116]	; (800c298 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800c222:	400b      	ands	r3, r1
 800c224:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	2200      	movs	r2, #0
 800c22a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	2220      	movs	r2, #32
 800c230:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	2200      	movs	r2, #0
 800c238:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	2200      	movs	r2, #0
 800c240:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800c244:	2301      	movs	r3, #1
 800c246:	e022      	b.n	800c28e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c248:	f7fc fb70 	bl	800892c <HAL_GetTick>
 800c24c:	4602      	mov	r2, r0
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	1ad3      	subs	r3, r2, r3
 800c252:	68ba      	ldr	r2, [r7, #8]
 800c254:	429a      	cmp	r2, r3
 800c256:	d302      	bcc.n	800c25e <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 800c258:	68bb      	ldr	r3, [r7, #8]
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d10f      	bne.n	800c27e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c262:	f043 0220 	orr.w	r2, r3, #32
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	2220      	movs	r2, #32
 800c26e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	2200      	movs	r2, #0
 800c276:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800c27a:	2301      	movs	r3, #1
 800c27c:	e007      	b.n	800c28e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	699b      	ldr	r3, [r3, #24]
 800c284:	f003 0304 	and.w	r3, r3, #4
 800c288:	2b04      	cmp	r3, #4
 800c28a:	d1a2      	bne.n	800c1d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800c28c:	2300      	movs	r3, #0
}
 800c28e:	4618      	mov	r0, r3
 800c290:	3710      	adds	r7, #16
 800c292:	46bd      	mov	sp, r7
 800c294:	bd80      	pop	{r7, pc}
 800c296:	bf00      	nop
 800c298:	fe00e800 	.word	0xfe00e800

0800c29c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c29c:	b580      	push	{r7, lr}
 800c29e:	b084      	sub	sp, #16
 800c2a0:	af00      	add	r7, sp, #0
 800c2a2:	60f8      	str	r0, [r7, #12]
 800c2a4:	60b9      	str	r1, [r7, #8]
 800c2a6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	699b      	ldr	r3, [r3, #24]
 800c2ae:	f003 0310 	and.w	r3, r3, #16
 800c2b2:	2b10      	cmp	r3, #16
 800c2b4:	d151      	bne.n	800c35a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c2b6:	e022      	b.n	800c2fe <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800c2b8:	68bb      	ldr	r3, [r7, #8]
 800c2ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2be:	d01e      	beq.n	800c2fe <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c2c0:	f7fc fb34 	bl	800892c <HAL_GetTick>
 800c2c4:	4602      	mov	r2, r0
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	1ad3      	subs	r3, r2, r3
 800c2ca:	68ba      	ldr	r2, [r7, #8]
 800c2cc:	429a      	cmp	r2, r3
 800c2ce:	d302      	bcc.n	800c2d6 <I2C_IsAcknowledgeFailed+0x3a>
 800c2d0:	68bb      	ldr	r3, [r7, #8]
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d113      	bne.n	800c2fe <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c2da:	f043 0220 	orr.w	r2, r3, #32
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	2220      	movs	r2, #32
 800c2e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	2200      	movs	r2, #0
 800c2ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	2200      	movs	r2, #0
 800c2f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800c2fa:	2301      	movs	r3, #1
 800c2fc:	e02e      	b.n	800c35c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	699b      	ldr	r3, [r3, #24]
 800c304:	f003 0320 	and.w	r3, r3, #32
 800c308:	2b20      	cmp	r3, #32
 800c30a:	d1d5      	bne.n	800c2b8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	2210      	movs	r2, #16
 800c312:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	2220      	movs	r2, #32
 800c31a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c31c:	68f8      	ldr	r0, [r7, #12]
 800c31e:	f7ff fe52 	bl	800bfc6 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	6859      	ldr	r1, [r3, #4]
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	681a      	ldr	r2, [r3, #0]
 800c32c:	4b0d      	ldr	r3, [pc, #52]	; (800c364 <I2C_IsAcknowledgeFailed+0xc8>)
 800c32e:	400b      	ands	r3, r1
 800c330:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c336:	f043 0204 	orr.w	r2, r3, #4
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	2220      	movs	r2, #32
 800c342:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	2200      	movs	r2, #0
 800c34a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	2200      	movs	r2, #0
 800c352:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800c356:	2301      	movs	r3, #1
 800c358:	e000      	b.n	800c35c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800c35a:	2300      	movs	r3, #0
}
 800c35c:	4618      	mov	r0, r3
 800c35e:	3710      	adds	r7, #16
 800c360:	46bd      	mov	sp, r7
 800c362:	bd80      	pop	{r7, pc}
 800c364:	fe00e800 	.word	0xfe00e800

0800c368 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800c368:	b480      	push	{r7}
 800c36a:	b085      	sub	sp, #20
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	60f8      	str	r0, [r7, #12]
 800c370:	607b      	str	r3, [r7, #4]
 800c372:	460b      	mov	r3, r1
 800c374:	817b      	strh	r3, [r7, #10]
 800c376:	4613      	mov	r3, r2
 800c378:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	685a      	ldr	r2, [r3, #4]
 800c380:	69bb      	ldr	r3, [r7, #24]
 800c382:	0d5b      	lsrs	r3, r3, #21
 800c384:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800c388:	4b0d      	ldr	r3, [pc, #52]	; (800c3c0 <I2C_TransferConfig+0x58>)
 800c38a:	430b      	orrs	r3, r1
 800c38c:	43db      	mvns	r3, r3
 800c38e:	ea02 0103 	and.w	r1, r2, r3
 800c392:	897b      	ldrh	r3, [r7, #10]
 800c394:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800c398:	7a7b      	ldrb	r3, [r7, #9]
 800c39a:	041b      	lsls	r3, r3, #16
 800c39c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c3a0:	431a      	orrs	r2, r3
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	431a      	orrs	r2, r3
 800c3a6:	69bb      	ldr	r3, [r7, #24]
 800c3a8:	431a      	orrs	r2, r3
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	430a      	orrs	r2, r1
 800c3b0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800c3b2:	bf00      	nop
 800c3b4:	3714      	adds	r7, #20
 800c3b6:	46bd      	mov	sp, r7
 800c3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3bc:	4770      	bx	lr
 800c3be:	bf00      	nop
 800c3c0:	03ff63ff 	.word	0x03ff63ff

0800c3c4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800c3c4:	b480      	push	{r7}
 800c3c6:	b085      	sub	sp, #20
 800c3c8:	af00      	add	r7, sp, #0
 800c3ca:	6078      	str	r0, [r7, #4]
 800c3cc:	460b      	mov	r3, r1
 800c3ce:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800c3d0:	2300      	movs	r3, #0
 800c3d2:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800c3d4:	887b      	ldrh	r3, [r7, #2]
 800c3d6:	f003 0301 	and.w	r3, r3, #1
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d00f      	beq.n	800c3fe <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800c3e4:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c3ec:	b2db      	uxtb	r3, r3
 800c3ee:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800c3f2:	2b28      	cmp	r3, #40	; 0x28
 800c3f4:	d003      	beq.n	800c3fe <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800c3fc:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800c3fe:	887b      	ldrh	r3, [r7, #2]
 800c400:	f003 0302 	and.w	r3, r3, #2
 800c404:	2b00      	cmp	r3, #0
 800c406:	d00f      	beq.n	800c428 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800c40e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c416:	b2db      	uxtb	r3, r3
 800c418:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800c41c:	2b28      	cmp	r3, #40	; 0x28
 800c41e:	d003      	beq.n	800c428 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800c426:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800c428:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	da03      	bge.n	800c438 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800c436:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800c438:	887b      	ldrh	r3, [r7, #2]
 800c43a:	2b10      	cmp	r3, #16
 800c43c:	d103      	bne.n	800c446 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800c444:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800c446:	887b      	ldrh	r3, [r7, #2]
 800c448:	2b20      	cmp	r3, #32
 800c44a:	d103      	bne.n	800c454 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	f043 0320 	orr.w	r3, r3, #32
 800c452:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800c454:	887b      	ldrh	r3, [r7, #2]
 800c456:	2b40      	cmp	r3, #64	; 0x40
 800c458:	d103      	bne.n	800c462 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c460:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	6819      	ldr	r1, [r3, #0]
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	43da      	mvns	r2, r3
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	400a      	ands	r2, r1
 800c472:	601a      	str	r2, [r3, #0]
}
 800c474:	bf00      	nop
 800c476:	3714      	adds	r7, #20
 800c478:	46bd      	mov	sp, r7
 800c47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c47e:	4770      	bx	lr

0800c480 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800c480:	b480      	push	{r7}
 800c482:	b083      	sub	sp, #12
 800c484:	af00      	add	r7, sp, #0
 800c486:	6078      	str	r0, [r7, #4]
 800c488:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c490:	b2db      	uxtb	r3, r3
 800c492:	2b20      	cmp	r3, #32
 800c494:	d138      	bne.n	800c508 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c49c:	2b01      	cmp	r3, #1
 800c49e:	d101      	bne.n	800c4a4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800c4a0:	2302      	movs	r3, #2
 800c4a2:	e032      	b.n	800c50a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	2201      	movs	r2, #1
 800c4a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	2224      	movs	r2, #36	; 0x24
 800c4b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	681a      	ldr	r2, [r3, #0]
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	f022 0201 	bic.w	r2, r2, #1
 800c4c2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	681a      	ldr	r2, [r3, #0]
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c4d2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	6819      	ldr	r1, [r3, #0]
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	683a      	ldr	r2, [r7, #0]
 800c4e0:	430a      	orrs	r2, r1
 800c4e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	681a      	ldr	r2, [r3, #0]
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	f042 0201 	orr.w	r2, r2, #1
 800c4f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	2220      	movs	r2, #32
 800c4f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	2200      	movs	r2, #0
 800c500:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c504:	2300      	movs	r3, #0
 800c506:	e000      	b.n	800c50a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c508:	2302      	movs	r3, #2
  }
}
 800c50a:	4618      	mov	r0, r3
 800c50c:	370c      	adds	r7, #12
 800c50e:	46bd      	mov	sp, r7
 800c510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c514:	4770      	bx	lr

0800c516 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800c516:	b480      	push	{r7}
 800c518:	b085      	sub	sp, #20
 800c51a:	af00      	add	r7, sp, #0
 800c51c:	6078      	str	r0, [r7, #4]
 800c51e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c526:	b2db      	uxtb	r3, r3
 800c528:	2b20      	cmp	r3, #32
 800c52a:	d139      	bne.n	800c5a0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c532:	2b01      	cmp	r3, #1
 800c534:	d101      	bne.n	800c53a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800c536:	2302      	movs	r3, #2
 800c538:	e033      	b.n	800c5a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	2201      	movs	r2, #1
 800c53e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	2224      	movs	r2, #36	; 0x24
 800c546:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	681a      	ldr	r2, [r3, #0]
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	f022 0201 	bic.w	r2, r2, #1
 800c558:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800c568:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800c56a:	683b      	ldr	r3, [r7, #0]
 800c56c:	021b      	lsls	r3, r3, #8
 800c56e:	68fa      	ldr	r2, [r7, #12]
 800c570:	4313      	orrs	r3, r2
 800c572:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	68fa      	ldr	r2, [r7, #12]
 800c57a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	681a      	ldr	r2, [r3, #0]
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	f042 0201 	orr.w	r2, r2, #1
 800c58a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	2220      	movs	r2, #32
 800c590:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	2200      	movs	r2, #0
 800c598:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c59c:	2300      	movs	r3, #0
 800c59e:	e000      	b.n	800c5a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800c5a0:	2302      	movs	r3, #2
  }
}
 800c5a2:	4618      	mov	r0, r3
 800c5a4:	3714      	adds	r7, #20
 800c5a6:	46bd      	mov	sp, r7
 800c5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ac:	4770      	bx	lr
	...

0800c5b0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800c5b0:	b480      	push	{r7}
 800c5b2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c5b4:	4b05      	ldr	r3, [pc, #20]	; (800c5cc <HAL_PWR_EnableBkUpAccess+0x1c>)
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	4a04      	ldr	r2, [pc, #16]	; (800c5cc <HAL_PWR_EnableBkUpAccess+0x1c>)
 800c5ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c5be:	6013      	str	r3, [r2, #0]
}
 800c5c0:	bf00      	nop
 800c5c2:	46bd      	mov	sp, r7
 800c5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c8:	4770      	bx	lr
 800c5ca:	bf00      	nop
 800c5cc:	40007000 	.word	0x40007000

0800c5d0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800c5d0:	b480      	push	{r7}
 800c5d2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800c5d4:	4b04      	ldr	r3, [pc, #16]	; (800c5e8 <HAL_PWREx_GetVoltageRange+0x18>)
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800c5dc:	4618      	mov	r0, r3
 800c5de:	46bd      	mov	sp, r7
 800c5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e4:	4770      	bx	lr
 800c5e6:	bf00      	nop
 800c5e8:	40007000 	.word	0x40007000

0800c5ec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800c5ec:	b480      	push	{r7}
 800c5ee:	b085      	sub	sp, #20
 800c5f0:	af00      	add	r7, sp, #0
 800c5f2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c5fa:	d130      	bne.n	800c65e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800c5fc:	4b23      	ldr	r3, [pc, #140]	; (800c68c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c604:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c608:	d038      	beq.n	800c67c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800c60a:	4b20      	ldr	r3, [pc, #128]	; (800c68c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800c612:	4a1e      	ldr	r2, [pc, #120]	; (800c68c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c614:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c618:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800c61a:	4b1d      	ldr	r3, [pc, #116]	; (800c690 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	2232      	movs	r2, #50	; 0x32
 800c620:	fb02 f303 	mul.w	r3, r2, r3
 800c624:	4a1b      	ldr	r2, [pc, #108]	; (800c694 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800c626:	fba2 2303 	umull	r2, r3, r2, r3
 800c62a:	0c9b      	lsrs	r3, r3, #18
 800c62c:	3301      	adds	r3, #1
 800c62e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c630:	e002      	b.n	800c638 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	3b01      	subs	r3, #1
 800c636:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c638:	4b14      	ldr	r3, [pc, #80]	; (800c68c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c63a:	695b      	ldr	r3, [r3, #20]
 800c63c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c640:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c644:	d102      	bne.n	800c64c <HAL_PWREx_ControlVoltageScaling+0x60>
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d1f2      	bne.n	800c632 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c64c:	4b0f      	ldr	r3, [pc, #60]	; (800c68c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c64e:	695b      	ldr	r3, [r3, #20]
 800c650:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c654:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c658:	d110      	bne.n	800c67c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800c65a:	2303      	movs	r3, #3
 800c65c:	e00f      	b.n	800c67e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800c65e:	4b0b      	ldr	r3, [pc, #44]	; (800c68c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c666:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c66a:	d007      	beq.n	800c67c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800c66c:	4b07      	ldr	r3, [pc, #28]	; (800c68c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800c674:	4a05      	ldr	r2, [pc, #20]	; (800c68c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c676:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800c67a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800c67c:	2300      	movs	r3, #0
}
 800c67e:	4618      	mov	r0, r3
 800c680:	3714      	adds	r7, #20
 800c682:	46bd      	mov	sp, r7
 800c684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c688:	4770      	bx	lr
 800c68a:	bf00      	nop
 800c68c:	40007000 	.word	0x40007000
 800c690:	20000418 	.word	0x20000418
 800c694:	431bde83 	.word	0x431bde83

0800c698 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c698:	b580      	push	{r7, lr}
 800c69a:	b088      	sub	sp, #32
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d102      	bne.n	800c6ac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800c6a6:	2301      	movs	r3, #1
 800c6a8:	f000 bc11 	b.w	800cece <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c6ac:	4ba0      	ldr	r3, [pc, #640]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c6ae:	689b      	ldr	r3, [r3, #8]
 800c6b0:	f003 030c 	and.w	r3, r3, #12
 800c6b4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c6b6:	4b9e      	ldr	r3, [pc, #632]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c6b8:	68db      	ldr	r3, [r3, #12]
 800c6ba:	f003 0303 	and.w	r3, r3, #3
 800c6be:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	f003 0310 	and.w	r3, r3, #16
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	f000 80e4 	beq.w	800c896 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800c6ce:	69bb      	ldr	r3, [r7, #24]
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d007      	beq.n	800c6e4 <HAL_RCC_OscConfig+0x4c>
 800c6d4:	69bb      	ldr	r3, [r7, #24]
 800c6d6:	2b0c      	cmp	r3, #12
 800c6d8:	f040 808b 	bne.w	800c7f2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800c6dc:	697b      	ldr	r3, [r7, #20]
 800c6de:	2b01      	cmp	r3, #1
 800c6e0:	f040 8087 	bne.w	800c7f2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800c6e4:	4b92      	ldr	r3, [pc, #584]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	f003 0302 	and.w	r3, r3, #2
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d005      	beq.n	800c6fc <HAL_RCC_OscConfig+0x64>
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	699b      	ldr	r3, [r3, #24]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d101      	bne.n	800c6fc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800c6f8:	2301      	movs	r3, #1
 800c6fa:	e3e8      	b.n	800cece <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	6a1a      	ldr	r2, [r3, #32]
 800c700:	4b8b      	ldr	r3, [pc, #556]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	f003 0308 	and.w	r3, r3, #8
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d004      	beq.n	800c716 <HAL_RCC_OscConfig+0x7e>
 800c70c:	4b88      	ldr	r3, [pc, #544]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c714:	e005      	b.n	800c722 <HAL_RCC_OscConfig+0x8a>
 800c716:	4b86      	ldr	r3, [pc, #536]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c718:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c71c:	091b      	lsrs	r3, r3, #4
 800c71e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c722:	4293      	cmp	r3, r2
 800c724:	d223      	bcs.n	800c76e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	6a1b      	ldr	r3, [r3, #32]
 800c72a:	4618      	mov	r0, r3
 800c72c:	f000 fdaa 	bl	800d284 <RCC_SetFlashLatencyFromMSIRange>
 800c730:	4603      	mov	r3, r0
 800c732:	2b00      	cmp	r3, #0
 800c734:	d001      	beq.n	800c73a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800c736:	2301      	movs	r3, #1
 800c738:	e3c9      	b.n	800cece <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c73a:	4b7d      	ldr	r3, [pc, #500]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	4a7c      	ldr	r2, [pc, #496]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c740:	f043 0308 	orr.w	r3, r3, #8
 800c744:	6013      	str	r3, [r2, #0]
 800c746:	4b7a      	ldr	r3, [pc, #488]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	6a1b      	ldr	r3, [r3, #32]
 800c752:	4977      	ldr	r1, [pc, #476]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c754:	4313      	orrs	r3, r2
 800c756:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c758:	4b75      	ldr	r3, [pc, #468]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c75a:	685b      	ldr	r3, [r3, #4]
 800c75c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	69db      	ldr	r3, [r3, #28]
 800c764:	021b      	lsls	r3, r3, #8
 800c766:	4972      	ldr	r1, [pc, #456]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c768:	4313      	orrs	r3, r2
 800c76a:	604b      	str	r3, [r1, #4]
 800c76c:	e025      	b.n	800c7ba <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c76e:	4b70      	ldr	r3, [pc, #448]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	4a6f      	ldr	r2, [pc, #444]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c774:	f043 0308 	orr.w	r3, r3, #8
 800c778:	6013      	str	r3, [r2, #0]
 800c77a:	4b6d      	ldr	r3, [pc, #436]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	6a1b      	ldr	r3, [r3, #32]
 800c786:	496a      	ldr	r1, [pc, #424]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c788:	4313      	orrs	r3, r2
 800c78a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c78c:	4b68      	ldr	r3, [pc, #416]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c78e:	685b      	ldr	r3, [r3, #4]
 800c790:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	69db      	ldr	r3, [r3, #28]
 800c798:	021b      	lsls	r3, r3, #8
 800c79a:	4965      	ldr	r1, [pc, #404]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c79c:	4313      	orrs	r3, r2
 800c79e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800c7a0:	69bb      	ldr	r3, [r7, #24]
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d109      	bne.n	800c7ba <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	6a1b      	ldr	r3, [r3, #32]
 800c7aa:	4618      	mov	r0, r3
 800c7ac:	f000 fd6a 	bl	800d284 <RCC_SetFlashLatencyFromMSIRange>
 800c7b0:	4603      	mov	r3, r0
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d001      	beq.n	800c7ba <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800c7b6:	2301      	movs	r3, #1
 800c7b8:	e389      	b.n	800cece <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800c7ba:	f000 fc6f 	bl	800d09c <HAL_RCC_GetSysClockFreq>
 800c7be:	4602      	mov	r2, r0
 800c7c0:	4b5b      	ldr	r3, [pc, #364]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c7c2:	689b      	ldr	r3, [r3, #8]
 800c7c4:	091b      	lsrs	r3, r3, #4
 800c7c6:	f003 030f 	and.w	r3, r3, #15
 800c7ca:	495a      	ldr	r1, [pc, #360]	; (800c934 <HAL_RCC_OscConfig+0x29c>)
 800c7cc:	5ccb      	ldrb	r3, [r1, r3]
 800c7ce:	f003 031f 	and.w	r3, r3, #31
 800c7d2:	fa22 f303 	lsr.w	r3, r2, r3
 800c7d6:	4a58      	ldr	r2, [pc, #352]	; (800c938 <HAL_RCC_OscConfig+0x2a0>)
 800c7d8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800c7da:	4b58      	ldr	r3, [pc, #352]	; (800c93c <HAL_RCC_OscConfig+0x2a4>)
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	4618      	mov	r0, r3
 800c7e0:	f7f5 ffbc 	bl	800275c <HAL_InitTick>
 800c7e4:	4603      	mov	r3, r0
 800c7e6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800c7e8:	7bfb      	ldrb	r3, [r7, #15]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d052      	beq.n	800c894 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800c7ee:	7bfb      	ldrb	r3, [r7, #15]
 800c7f0:	e36d      	b.n	800cece <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	699b      	ldr	r3, [r3, #24]
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d032      	beq.n	800c860 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800c7fa:	4b4d      	ldr	r3, [pc, #308]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	4a4c      	ldr	r2, [pc, #304]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c800:	f043 0301 	orr.w	r3, r3, #1
 800c804:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800c806:	f7fc f891 	bl	800892c <HAL_GetTick>
 800c80a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800c80c:	e008      	b.n	800c820 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800c80e:	f7fc f88d 	bl	800892c <HAL_GetTick>
 800c812:	4602      	mov	r2, r0
 800c814:	693b      	ldr	r3, [r7, #16]
 800c816:	1ad3      	subs	r3, r2, r3
 800c818:	2b02      	cmp	r3, #2
 800c81a:	d901      	bls.n	800c820 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800c81c:	2303      	movs	r3, #3
 800c81e:	e356      	b.n	800cece <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800c820:	4b43      	ldr	r3, [pc, #268]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	f003 0302 	and.w	r3, r3, #2
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d0f0      	beq.n	800c80e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c82c:	4b40      	ldr	r3, [pc, #256]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	4a3f      	ldr	r2, [pc, #252]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c832:	f043 0308 	orr.w	r3, r3, #8
 800c836:	6013      	str	r3, [r2, #0]
 800c838:	4b3d      	ldr	r3, [pc, #244]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	6a1b      	ldr	r3, [r3, #32]
 800c844:	493a      	ldr	r1, [pc, #232]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c846:	4313      	orrs	r3, r2
 800c848:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c84a:	4b39      	ldr	r3, [pc, #228]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c84c:	685b      	ldr	r3, [r3, #4]
 800c84e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	69db      	ldr	r3, [r3, #28]
 800c856:	021b      	lsls	r3, r3, #8
 800c858:	4935      	ldr	r1, [pc, #212]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c85a:	4313      	orrs	r3, r2
 800c85c:	604b      	str	r3, [r1, #4]
 800c85e:	e01a      	b.n	800c896 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800c860:	4b33      	ldr	r3, [pc, #204]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	4a32      	ldr	r2, [pc, #200]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c866:	f023 0301 	bic.w	r3, r3, #1
 800c86a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800c86c:	f7fc f85e 	bl	800892c <HAL_GetTick>
 800c870:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800c872:	e008      	b.n	800c886 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800c874:	f7fc f85a 	bl	800892c <HAL_GetTick>
 800c878:	4602      	mov	r2, r0
 800c87a:	693b      	ldr	r3, [r7, #16]
 800c87c:	1ad3      	subs	r3, r2, r3
 800c87e:	2b02      	cmp	r3, #2
 800c880:	d901      	bls.n	800c886 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800c882:	2303      	movs	r3, #3
 800c884:	e323      	b.n	800cece <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800c886:	4b2a      	ldr	r3, [pc, #168]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	f003 0302 	and.w	r3, r3, #2
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d1f0      	bne.n	800c874 <HAL_RCC_OscConfig+0x1dc>
 800c892:	e000      	b.n	800c896 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800c894:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	f003 0301 	and.w	r3, r3, #1
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d073      	beq.n	800c98a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800c8a2:	69bb      	ldr	r3, [r7, #24]
 800c8a4:	2b08      	cmp	r3, #8
 800c8a6:	d005      	beq.n	800c8b4 <HAL_RCC_OscConfig+0x21c>
 800c8a8:	69bb      	ldr	r3, [r7, #24]
 800c8aa:	2b0c      	cmp	r3, #12
 800c8ac:	d10e      	bne.n	800c8cc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800c8ae:	697b      	ldr	r3, [r7, #20]
 800c8b0:	2b03      	cmp	r3, #3
 800c8b2:	d10b      	bne.n	800c8cc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c8b4:	4b1e      	ldr	r3, [pc, #120]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d063      	beq.n	800c988 <HAL_RCC_OscConfig+0x2f0>
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	685b      	ldr	r3, [r3, #4]
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d15f      	bne.n	800c988 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800c8c8:	2301      	movs	r3, #1
 800c8ca:	e300      	b.n	800cece <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	685b      	ldr	r3, [r3, #4]
 800c8d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c8d4:	d106      	bne.n	800c8e4 <HAL_RCC_OscConfig+0x24c>
 800c8d6:	4b16      	ldr	r3, [pc, #88]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	4a15      	ldr	r2, [pc, #84]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c8dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c8e0:	6013      	str	r3, [r2, #0]
 800c8e2:	e01d      	b.n	800c920 <HAL_RCC_OscConfig+0x288>
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	685b      	ldr	r3, [r3, #4]
 800c8e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c8ec:	d10c      	bne.n	800c908 <HAL_RCC_OscConfig+0x270>
 800c8ee:	4b10      	ldr	r3, [pc, #64]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	4a0f      	ldr	r2, [pc, #60]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c8f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800c8f8:	6013      	str	r3, [r2, #0]
 800c8fa:	4b0d      	ldr	r3, [pc, #52]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	4a0c      	ldr	r2, [pc, #48]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c900:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c904:	6013      	str	r3, [r2, #0]
 800c906:	e00b      	b.n	800c920 <HAL_RCC_OscConfig+0x288>
 800c908:	4b09      	ldr	r3, [pc, #36]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	4a08      	ldr	r2, [pc, #32]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c90e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c912:	6013      	str	r3, [r2, #0]
 800c914:	4b06      	ldr	r3, [pc, #24]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	4a05      	ldr	r2, [pc, #20]	; (800c930 <HAL_RCC_OscConfig+0x298>)
 800c91a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c91e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	685b      	ldr	r3, [r3, #4]
 800c924:	2b00      	cmp	r3, #0
 800c926:	d01b      	beq.n	800c960 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c928:	f7fc f800 	bl	800892c <HAL_GetTick>
 800c92c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c92e:	e010      	b.n	800c952 <HAL_RCC_OscConfig+0x2ba>
 800c930:	40021000 	.word	0x40021000
 800c934:	08014a40 	.word	0x08014a40
 800c938:	20000418 	.word	0x20000418
 800c93c:	2000041c 	.word	0x2000041c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c940:	f7fb fff4 	bl	800892c <HAL_GetTick>
 800c944:	4602      	mov	r2, r0
 800c946:	693b      	ldr	r3, [r7, #16]
 800c948:	1ad3      	subs	r3, r2, r3
 800c94a:	2b64      	cmp	r3, #100	; 0x64
 800c94c:	d901      	bls.n	800c952 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800c94e:	2303      	movs	r3, #3
 800c950:	e2bd      	b.n	800cece <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c952:	4baf      	ldr	r3, [pc, #700]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d0f0      	beq.n	800c940 <HAL_RCC_OscConfig+0x2a8>
 800c95e:	e014      	b.n	800c98a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c960:	f7fb ffe4 	bl	800892c <HAL_GetTick>
 800c964:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c966:	e008      	b.n	800c97a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c968:	f7fb ffe0 	bl	800892c <HAL_GetTick>
 800c96c:	4602      	mov	r2, r0
 800c96e:	693b      	ldr	r3, [r7, #16]
 800c970:	1ad3      	subs	r3, r2, r3
 800c972:	2b64      	cmp	r3, #100	; 0x64
 800c974:	d901      	bls.n	800c97a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800c976:	2303      	movs	r3, #3
 800c978:	e2a9      	b.n	800cece <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c97a:	4ba5      	ldr	r3, [pc, #660]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c982:	2b00      	cmp	r3, #0
 800c984:	d1f0      	bne.n	800c968 <HAL_RCC_OscConfig+0x2d0>
 800c986:	e000      	b.n	800c98a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c988:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	f003 0302 	and.w	r3, r3, #2
 800c992:	2b00      	cmp	r3, #0
 800c994:	d060      	beq.n	800ca58 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800c996:	69bb      	ldr	r3, [r7, #24]
 800c998:	2b04      	cmp	r3, #4
 800c99a:	d005      	beq.n	800c9a8 <HAL_RCC_OscConfig+0x310>
 800c99c:	69bb      	ldr	r3, [r7, #24]
 800c99e:	2b0c      	cmp	r3, #12
 800c9a0:	d119      	bne.n	800c9d6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800c9a2:	697b      	ldr	r3, [r7, #20]
 800c9a4:	2b02      	cmp	r3, #2
 800c9a6:	d116      	bne.n	800c9d6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c9a8:	4b99      	ldr	r3, [pc, #612]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d005      	beq.n	800c9c0 <HAL_RCC_OscConfig+0x328>
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	68db      	ldr	r3, [r3, #12]
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d101      	bne.n	800c9c0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800c9bc:	2301      	movs	r3, #1
 800c9be:	e286      	b.n	800cece <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c9c0:	4b93      	ldr	r3, [pc, #588]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800c9c2:	685b      	ldr	r3, [r3, #4]
 800c9c4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	691b      	ldr	r3, [r3, #16]
 800c9cc:	061b      	lsls	r3, r3, #24
 800c9ce:	4990      	ldr	r1, [pc, #576]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800c9d0:	4313      	orrs	r3, r2
 800c9d2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c9d4:	e040      	b.n	800ca58 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	68db      	ldr	r3, [r3, #12]
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d023      	beq.n	800ca26 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c9de:	4b8c      	ldr	r3, [pc, #560]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	4a8b      	ldr	r2, [pc, #556]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800c9e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c9e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c9ea:	f7fb ff9f 	bl	800892c <HAL_GetTick>
 800c9ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c9f0:	e008      	b.n	800ca04 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c9f2:	f7fb ff9b 	bl	800892c <HAL_GetTick>
 800c9f6:	4602      	mov	r2, r0
 800c9f8:	693b      	ldr	r3, [r7, #16]
 800c9fa:	1ad3      	subs	r3, r2, r3
 800c9fc:	2b02      	cmp	r3, #2
 800c9fe:	d901      	bls.n	800ca04 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800ca00:	2303      	movs	r3, #3
 800ca02:	e264      	b.n	800cece <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ca04:	4b82      	ldr	r3, [pc, #520]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d0f0      	beq.n	800c9f2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ca10:	4b7f      	ldr	r3, [pc, #508]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800ca12:	685b      	ldr	r3, [r3, #4]
 800ca14:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	691b      	ldr	r3, [r3, #16]
 800ca1c:	061b      	lsls	r3, r3, #24
 800ca1e:	497c      	ldr	r1, [pc, #496]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800ca20:	4313      	orrs	r3, r2
 800ca22:	604b      	str	r3, [r1, #4]
 800ca24:	e018      	b.n	800ca58 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ca26:	4b7a      	ldr	r3, [pc, #488]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	4a79      	ldr	r2, [pc, #484]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800ca2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ca30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ca32:	f7fb ff7b 	bl	800892c <HAL_GetTick>
 800ca36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ca38:	e008      	b.n	800ca4c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ca3a:	f7fb ff77 	bl	800892c <HAL_GetTick>
 800ca3e:	4602      	mov	r2, r0
 800ca40:	693b      	ldr	r3, [r7, #16]
 800ca42:	1ad3      	subs	r3, r2, r3
 800ca44:	2b02      	cmp	r3, #2
 800ca46:	d901      	bls.n	800ca4c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800ca48:	2303      	movs	r3, #3
 800ca4a:	e240      	b.n	800cece <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ca4c:	4b70      	ldr	r3, [pc, #448]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d1f0      	bne.n	800ca3a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	f003 0308 	and.w	r3, r3, #8
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d03c      	beq.n	800cade <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	695b      	ldr	r3, [r3, #20]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d01c      	beq.n	800caa6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ca6c:	4b68      	ldr	r3, [pc, #416]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800ca6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ca72:	4a67      	ldr	r2, [pc, #412]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800ca74:	f043 0301 	orr.w	r3, r3, #1
 800ca78:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ca7c:	f7fb ff56 	bl	800892c <HAL_GetTick>
 800ca80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ca82:	e008      	b.n	800ca96 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ca84:	f7fb ff52 	bl	800892c <HAL_GetTick>
 800ca88:	4602      	mov	r2, r0
 800ca8a:	693b      	ldr	r3, [r7, #16]
 800ca8c:	1ad3      	subs	r3, r2, r3
 800ca8e:	2b02      	cmp	r3, #2
 800ca90:	d901      	bls.n	800ca96 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800ca92:	2303      	movs	r3, #3
 800ca94:	e21b      	b.n	800cece <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ca96:	4b5e      	ldr	r3, [pc, #376]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800ca98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ca9c:	f003 0302 	and.w	r3, r3, #2
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d0ef      	beq.n	800ca84 <HAL_RCC_OscConfig+0x3ec>
 800caa4:	e01b      	b.n	800cade <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800caa6:	4b5a      	ldr	r3, [pc, #360]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800caa8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800caac:	4a58      	ldr	r2, [pc, #352]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800caae:	f023 0301 	bic.w	r3, r3, #1
 800cab2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cab6:	f7fb ff39 	bl	800892c <HAL_GetTick>
 800caba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800cabc:	e008      	b.n	800cad0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800cabe:	f7fb ff35 	bl	800892c <HAL_GetTick>
 800cac2:	4602      	mov	r2, r0
 800cac4:	693b      	ldr	r3, [r7, #16]
 800cac6:	1ad3      	subs	r3, r2, r3
 800cac8:	2b02      	cmp	r3, #2
 800caca:	d901      	bls.n	800cad0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800cacc:	2303      	movs	r3, #3
 800cace:	e1fe      	b.n	800cece <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800cad0:	4b4f      	ldr	r3, [pc, #316]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800cad2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cad6:	f003 0302 	and.w	r3, r3, #2
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d1ef      	bne.n	800cabe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	f003 0304 	and.w	r3, r3, #4
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	f000 80a6 	beq.w	800cc38 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800caec:	2300      	movs	r3, #0
 800caee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800caf0:	4b47      	ldr	r3, [pc, #284]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800caf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800caf4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d10d      	bne.n	800cb18 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800cafc:	4b44      	ldr	r3, [pc, #272]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800cafe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cb00:	4a43      	ldr	r2, [pc, #268]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800cb02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cb06:	6593      	str	r3, [r2, #88]	; 0x58
 800cb08:	4b41      	ldr	r3, [pc, #260]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800cb0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cb0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cb10:	60bb      	str	r3, [r7, #8]
 800cb12:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800cb14:	2301      	movs	r3, #1
 800cb16:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cb18:	4b3e      	ldr	r3, [pc, #248]	; (800cc14 <HAL_RCC_OscConfig+0x57c>)
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d118      	bne.n	800cb56 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800cb24:	4b3b      	ldr	r3, [pc, #236]	; (800cc14 <HAL_RCC_OscConfig+0x57c>)
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	4a3a      	ldr	r2, [pc, #232]	; (800cc14 <HAL_RCC_OscConfig+0x57c>)
 800cb2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cb2e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800cb30:	f7fb fefc 	bl	800892c <HAL_GetTick>
 800cb34:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cb36:	e008      	b.n	800cb4a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cb38:	f7fb fef8 	bl	800892c <HAL_GetTick>
 800cb3c:	4602      	mov	r2, r0
 800cb3e:	693b      	ldr	r3, [r7, #16]
 800cb40:	1ad3      	subs	r3, r2, r3
 800cb42:	2b02      	cmp	r3, #2
 800cb44:	d901      	bls.n	800cb4a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800cb46:	2303      	movs	r3, #3
 800cb48:	e1c1      	b.n	800cece <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cb4a:	4b32      	ldr	r3, [pc, #200]	; (800cc14 <HAL_RCC_OscConfig+0x57c>)
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d0f0      	beq.n	800cb38 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	689b      	ldr	r3, [r3, #8]
 800cb5a:	2b01      	cmp	r3, #1
 800cb5c:	d108      	bne.n	800cb70 <HAL_RCC_OscConfig+0x4d8>
 800cb5e:	4b2c      	ldr	r3, [pc, #176]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800cb60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cb64:	4a2a      	ldr	r2, [pc, #168]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800cb66:	f043 0301 	orr.w	r3, r3, #1
 800cb6a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800cb6e:	e024      	b.n	800cbba <HAL_RCC_OscConfig+0x522>
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	689b      	ldr	r3, [r3, #8]
 800cb74:	2b05      	cmp	r3, #5
 800cb76:	d110      	bne.n	800cb9a <HAL_RCC_OscConfig+0x502>
 800cb78:	4b25      	ldr	r3, [pc, #148]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800cb7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cb7e:	4a24      	ldr	r2, [pc, #144]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800cb80:	f043 0304 	orr.w	r3, r3, #4
 800cb84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800cb88:	4b21      	ldr	r3, [pc, #132]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800cb8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cb8e:	4a20      	ldr	r2, [pc, #128]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800cb90:	f043 0301 	orr.w	r3, r3, #1
 800cb94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800cb98:	e00f      	b.n	800cbba <HAL_RCC_OscConfig+0x522>
 800cb9a:	4b1d      	ldr	r3, [pc, #116]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800cb9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cba0:	4a1b      	ldr	r2, [pc, #108]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800cba2:	f023 0301 	bic.w	r3, r3, #1
 800cba6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800cbaa:	4b19      	ldr	r3, [pc, #100]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800cbac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cbb0:	4a17      	ldr	r2, [pc, #92]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800cbb2:	f023 0304 	bic.w	r3, r3, #4
 800cbb6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	689b      	ldr	r3, [r3, #8]
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d016      	beq.n	800cbf0 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cbc2:	f7fb feb3 	bl	800892c <HAL_GetTick>
 800cbc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cbc8:	e00a      	b.n	800cbe0 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cbca:	f7fb feaf 	bl	800892c <HAL_GetTick>
 800cbce:	4602      	mov	r2, r0
 800cbd0:	693b      	ldr	r3, [r7, #16]
 800cbd2:	1ad3      	subs	r3, r2, r3
 800cbd4:	f241 3288 	movw	r2, #5000	; 0x1388
 800cbd8:	4293      	cmp	r3, r2
 800cbda:	d901      	bls.n	800cbe0 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800cbdc:	2303      	movs	r3, #3
 800cbde:	e176      	b.n	800cece <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cbe0:	4b0b      	ldr	r3, [pc, #44]	; (800cc10 <HAL_RCC_OscConfig+0x578>)
 800cbe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cbe6:	f003 0302 	and.w	r3, r3, #2
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d0ed      	beq.n	800cbca <HAL_RCC_OscConfig+0x532>
 800cbee:	e01a      	b.n	800cc26 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cbf0:	f7fb fe9c 	bl	800892c <HAL_GetTick>
 800cbf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800cbf6:	e00f      	b.n	800cc18 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cbf8:	f7fb fe98 	bl	800892c <HAL_GetTick>
 800cbfc:	4602      	mov	r2, r0
 800cbfe:	693b      	ldr	r3, [r7, #16]
 800cc00:	1ad3      	subs	r3, r2, r3
 800cc02:	f241 3288 	movw	r2, #5000	; 0x1388
 800cc06:	4293      	cmp	r3, r2
 800cc08:	d906      	bls.n	800cc18 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800cc0a:	2303      	movs	r3, #3
 800cc0c:	e15f      	b.n	800cece <HAL_RCC_OscConfig+0x836>
 800cc0e:	bf00      	nop
 800cc10:	40021000 	.word	0x40021000
 800cc14:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800cc18:	4baa      	ldr	r3, [pc, #680]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800cc1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cc1e:	f003 0302 	and.w	r3, r3, #2
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d1e8      	bne.n	800cbf8 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800cc26:	7ffb      	ldrb	r3, [r7, #31]
 800cc28:	2b01      	cmp	r3, #1
 800cc2a:	d105      	bne.n	800cc38 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800cc2c:	4ba5      	ldr	r3, [pc, #660]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800cc2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cc30:	4aa4      	ldr	r2, [pc, #656]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800cc32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800cc36:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	f003 0320 	and.w	r3, r3, #32
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d03c      	beq.n	800ccbe <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d01c      	beq.n	800cc86 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800cc4c:	4b9d      	ldr	r3, [pc, #628]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800cc4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800cc52:	4a9c      	ldr	r2, [pc, #624]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800cc54:	f043 0301 	orr.w	r3, r3, #1
 800cc58:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cc5c:	f7fb fe66 	bl	800892c <HAL_GetTick>
 800cc60:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800cc62:	e008      	b.n	800cc76 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800cc64:	f7fb fe62 	bl	800892c <HAL_GetTick>
 800cc68:	4602      	mov	r2, r0
 800cc6a:	693b      	ldr	r3, [r7, #16]
 800cc6c:	1ad3      	subs	r3, r2, r3
 800cc6e:	2b02      	cmp	r3, #2
 800cc70:	d901      	bls.n	800cc76 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800cc72:	2303      	movs	r3, #3
 800cc74:	e12b      	b.n	800cece <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800cc76:	4b93      	ldr	r3, [pc, #588]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800cc78:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800cc7c:	f003 0302 	and.w	r3, r3, #2
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d0ef      	beq.n	800cc64 <HAL_RCC_OscConfig+0x5cc>
 800cc84:	e01b      	b.n	800ccbe <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800cc86:	4b8f      	ldr	r3, [pc, #572]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800cc88:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800cc8c:	4a8d      	ldr	r2, [pc, #564]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800cc8e:	f023 0301 	bic.w	r3, r3, #1
 800cc92:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cc96:	f7fb fe49 	bl	800892c <HAL_GetTick>
 800cc9a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800cc9c:	e008      	b.n	800ccb0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800cc9e:	f7fb fe45 	bl	800892c <HAL_GetTick>
 800cca2:	4602      	mov	r2, r0
 800cca4:	693b      	ldr	r3, [r7, #16]
 800cca6:	1ad3      	subs	r3, r2, r3
 800cca8:	2b02      	cmp	r3, #2
 800ccaa:	d901      	bls.n	800ccb0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800ccac:	2303      	movs	r3, #3
 800ccae:	e10e      	b.n	800cece <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ccb0:	4b84      	ldr	r3, [pc, #528]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800ccb2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ccb6:	f003 0302 	and.w	r3, r3, #2
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d1ef      	bne.n	800cc9e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	f000 8102 	beq.w	800cecc <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cccc:	2b02      	cmp	r3, #2
 800ccce:	f040 80c5 	bne.w	800ce5c <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800ccd2:	4b7c      	ldr	r3, [pc, #496]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800ccd4:	68db      	ldr	r3, [r3, #12]
 800ccd6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800ccd8:	697b      	ldr	r3, [r7, #20]
 800ccda:	f003 0203 	and.w	r2, r3, #3
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cce2:	429a      	cmp	r2, r3
 800cce4:	d12c      	bne.n	800cd40 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800cce6:	697b      	ldr	r3, [r7, #20]
 800cce8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccf0:	3b01      	subs	r3, #1
 800ccf2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800ccf4:	429a      	cmp	r2, r3
 800ccf6:	d123      	bne.n	800cd40 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800ccf8:	697b      	ldr	r3, [r7, #20]
 800ccfa:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cd02:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800cd04:	429a      	cmp	r2, r3
 800cd06:	d11b      	bne.n	800cd40 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800cd08:	697b      	ldr	r3, [r7, #20]
 800cd0a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd12:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800cd14:	429a      	cmp	r2, r3
 800cd16:	d113      	bne.n	800cd40 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800cd18:	697b      	ldr	r3, [r7, #20]
 800cd1a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cd22:	085b      	lsrs	r3, r3, #1
 800cd24:	3b01      	subs	r3, #1
 800cd26:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800cd28:	429a      	cmp	r2, r3
 800cd2a:	d109      	bne.n	800cd40 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800cd2c:	697b      	ldr	r3, [r7, #20]
 800cd2e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd36:	085b      	lsrs	r3, r3, #1
 800cd38:	3b01      	subs	r3, #1
 800cd3a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800cd3c:	429a      	cmp	r2, r3
 800cd3e:	d067      	beq.n	800ce10 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800cd40:	69bb      	ldr	r3, [r7, #24]
 800cd42:	2b0c      	cmp	r3, #12
 800cd44:	d062      	beq.n	800ce0c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800cd46:	4b5f      	ldr	r3, [pc, #380]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d001      	beq.n	800cd56 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800cd52:	2301      	movs	r3, #1
 800cd54:	e0bb      	b.n	800cece <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800cd56:	4b5b      	ldr	r3, [pc, #364]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	4a5a      	ldr	r2, [pc, #360]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800cd5c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800cd60:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800cd62:	f7fb fde3 	bl	800892c <HAL_GetTick>
 800cd66:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cd68:	e008      	b.n	800cd7c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cd6a:	f7fb fddf 	bl	800892c <HAL_GetTick>
 800cd6e:	4602      	mov	r2, r0
 800cd70:	693b      	ldr	r3, [r7, #16]
 800cd72:	1ad3      	subs	r3, r2, r3
 800cd74:	2b02      	cmp	r3, #2
 800cd76:	d901      	bls.n	800cd7c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800cd78:	2303      	movs	r3, #3
 800cd7a:	e0a8      	b.n	800cece <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cd7c:	4b51      	ldr	r3, [pc, #324]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d1f0      	bne.n	800cd6a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800cd88:	4b4e      	ldr	r3, [pc, #312]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800cd8a:	68da      	ldr	r2, [r3, #12]
 800cd8c:	4b4e      	ldr	r3, [pc, #312]	; (800cec8 <HAL_RCC_OscConfig+0x830>)
 800cd8e:	4013      	ands	r3, r2
 800cd90:	687a      	ldr	r2, [r7, #4]
 800cd92:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800cd94:	687a      	ldr	r2, [r7, #4]
 800cd96:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800cd98:	3a01      	subs	r2, #1
 800cd9a:	0112      	lsls	r2, r2, #4
 800cd9c:	4311      	orrs	r1, r2
 800cd9e:	687a      	ldr	r2, [r7, #4]
 800cda0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800cda2:	0212      	lsls	r2, r2, #8
 800cda4:	4311      	orrs	r1, r2
 800cda6:	687a      	ldr	r2, [r7, #4]
 800cda8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800cdaa:	0852      	lsrs	r2, r2, #1
 800cdac:	3a01      	subs	r2, #1
 800cdae:	0552      	lsls	r2, r2, #21
 800cdb0:	4311      	orrs	r1, r2
 800cdb2:	687a      	ldr	r2, [r7, #4]
 800cdb4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800cdb6:	0852      	lsrs	r2, r2, #1
 800cdb8:	3a01      	subs	r2, #1
 800cdba:	0652      	lsls	r2, r2, #25
 800cdbc:	4311      	orrs	r1, r2
 800cdbe:	687a      	ldr	r2, [r7, #4]
 800cdc0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800cdc2:	06d2      	lsls	r2, r2, #27
 800cdc4:	430a      	orrs	r2, r1
 800cdc6:	493f      	ldr	r1, [pc, #252]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800cdc8:	4313      	orrs	r3, r2
 800cdca:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800cdcc:	4b3d      	ldr	r3, [pc, #244]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	4a3c      	ldr	r2, [pc, #240]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800cdd2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cdd6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800cdd8:	4b3a      	ldr	r3, [pc, #232]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800cdda:	68db      	ldr	r3, [r3, #12]
 800cddc:	4a39      	ldr	r2, [pc, #228]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800cdde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cde2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800cde4:	f7fb fda2 	bl	800892c <HAL_GetTick>
 800cde8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cdea:	e008      	b.n	800cdfe <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cdec:	f7fb fd9e 	bl	800892c <HAL_GetTick>
 800cdf0:	4602      	mov	r2, r0
 800cdf2:	693b      	ldr	r3, [r7, #16]
 800cdf4:	1ad3      	subs	r3, r2, r3
 800cdf6:	2b02      	cmp	r3, #2
 800cdf8:	d901      	bls.n	800cdfe <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800cdfa:	2303      	movs	r3, #3
 800cdfc:	e067      	b.n	800cece <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cdfe:	4b31      	ldr	r3, [pc, #196]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d0f0      	beq.n	800cdec <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800ce0a:	e05f      	b.n	800cecc <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800ce0c:	2301      	movs	r3, #1
 800ce0e:	e05e      	b.n	800cece <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ce10:	4b2c      	ldr	r3, [pc, #176]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d157      	bne.n	800cecc <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800ce1c:	4b29      	ldr	r3, [pc, #164]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	4a28      	ldr	r2, [pc, #160]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800ce22:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ce26:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800ce28:	4b26      	ldr	r3, [pc, #152]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800ce2a:	68db      	ldr	r3, [r3, #12]
 800ce2c:	4a25      	ldr	r2, [pc, #148]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800ce2e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ce32:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ce34:	f7fb fd7a 	bl	800892c <HAL_GetTick>
 800ce38:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ce3a:	e008      	b.n	800ce4e <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ce3c:	f7fb fd76 	bl	800892c <HAL_GetTick>
 800ce40:	4602      	mov	r2, r0
 800ce42:	693b      	ldr	r3, [r7, #16]
 800ce44:	1ad3      	subs	r3, r2, r3
 800ce46:	2b02      	cmp	r3, #2
 800ce48:	d901      	bls.n	800ce4e <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 800ce4a:	2303      	movs	r3, #3
 800ce4c:	e03f      	b.n	800cece <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ce4e:	4b1d      	ldr	r3, [pc, #116]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d0f0      	beq.n	800ce3c <HAL_RCC_OscConfig+0x7a4>
 800ce5a:	e037      	b.n	800cecc <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800ce5c:	69bb      	ldr	r3, [r7, #24]
 800ce5e:	2b0c      	cmp	r3, #12
 800ce60:	d02d      	beq.n	800cebe <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ce62:	4b18      	ldr	r3, [pc, #96]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	4a17      	ldr	r2, [pc, #92]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800ce68:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ce6c:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800ce6e:	4b15      	ldr	r3, [pc, #84]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d105      	bne.n	800ce86 <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800ce7a:	4b12      	ldr	r3, [pc, #72]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800ce7c:	68db      	ldr	r3, [r3, #12]
 800ce7e:	4a11      	ldr	r2, [pc, #68]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800ce80:	f023 0303 	bic.w	r3, r3, #3
 800ce84:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800ce86:	4b0f      	ldr	r3, [pc, #60]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800ce88:	68db      	ldr	r3, [r3, #12]
 800ce8a:	4a0e      	ldr	r2, [pc, #56]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800ce8c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800ce90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ce94:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ce96:	f7fb fd49 	bl	800892c <HAL_GetTick>
 800ce9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ce9c:	e008      	b.n	800ceb0 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ce9e:	f7fb fd45 	bl	800892c <HAL_GetTick>
 800cea2:	4602      	mov	r2, r0
 800cea4:	693b      	ldr	r3, [r7, #16]
 800cea6:	1ad3      	subs	r3, r2, r3
 800cea8:	2b02      	cmp	r3, #2
 800ceaa:	d901      	bls.n	800ceb0 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 800ceac:	2303      	movs	r3, #3
 800ceae:	e00e      	b.n	800cece <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ceb0:	4b04      	ldr	r3, [pc, #16]	; (800cec4 <HAL_RCC_OscConfig+0x82c>)
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d1f0      	bne.n	800ce9e <HAL_RCC_OscConfig+0x806>
 800cebc:	e006      	b.n	800cecc <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800cebe:	2301      	movs	r3, #1
 800cec0:	e005      	b.n	800cece <HAL_RCC_OscConfig+0x836>
 800cec2:	bf00      	nop
 800cec4:	40021000 	.word	0x40021000
 800cec8:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 800cecc:	2300      	movs	r3, #0
}
 800cece:	4618      	mov	r0, r3
 800ced0:	3720      	adds	r7, #32
 800ced2:	46bd      	mov	sp, r7
 800ced4:	bd80      	pop	{r7, pc}
 800ced6:	bf00      	nop

0800ced8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ced8:	b580      	push	{r7, lr}
 800ceda:	b084      	sub	sp, #16
 800cedc:	af00      	add	r7, sp, #0
 800cede:	6078      	str	r0, [r7, #4]
 800cee0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d101      	bne.n	800ceec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800cee8:	2301      	movs	r3, #1
 800ceea:	e0c8      	b.n	800d07e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800ceec:	4b66      	ldr	r3, [pc, #408]	; (800d088 <HAL_RCC_ClockConfig+0x1b0>)
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	f003 0307 	and.w	r3, r3, #7
 800cef4:	683a      	ldr	r2, [r7, #0]
 800cef6:	429a      	cmp	r2, r3
 800cef8:	d910      	bls.n	800cf1c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cefa:	4b63      	ldr	r3, [pc, #396]	; (800d088 <HAL_RCC_ClockConfig+0x1b0>)
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	f023 0207 	bic.w	r2, r3, #7
 800cf02:	4961      	ldr	r1, [pc, #388]	; (800d088 <HAL_RCC_ClockConfig+0x1b0>)
 800cf04:	683b      	ldr	r3, [r7, #0]
 800cf06:	4313      	orrs	r3, r2
 800cf08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800cf0a:	4b5f      	ldr	r3, [pc, #380]	; (800d088 <HAL_RCC_ClockConfig+0x1b0>)
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	f003 0307 	and.w	r3, r3, #7
 800cf12:	683a      	ldr	r2, [r7, #0]
 800cf14:	429a      	cmp	r2, r3
 800cf16:	d001      	beq.n	800cf1c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800cf18:	2301      	movs	r3, #1
 800cf1a:	e0b0      	b.n	800d07e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	f003 0301 	and.w	r3, r3, #1
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d04c      	beq.n	800cfc2 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	685b      	ldr	r3, [r3, #4]
 800cf2c:	2b03      	cmp	r3, #3
 800cf2e:	d107      	bne.n	800cf40 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cf30:	4b56      	ldr	r3, [pc, #344]	; (800d08c <HAL_RCC_ClockConfig+0x1b4>)
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d121      	bne.n	800cf80 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800cf3c:	2301      	movs	r3, #1
 800cf3e:	e09e      	b.n	800d07e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	685b      	ldr	r3, [r3, #4]
 800cf44:	2b02      	cmp	r3, #2
 800cf46:	d107      	bne.n	800cf58 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800cf48:	4b50      	ldr	r3, [pc, #320]	; (800d08c <HAL_RCC_ClockConfig+0x1b4>)
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d115      	bne.n	800cf80 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800cf54:	2301      	movs	r3, #1
 800cf56:	e092      	b.n	800d07e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	685b      	ldr	r3, [r3, #4]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d107      	bne.n	800cf70 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800cf60:	4b4a      	ldr	r3, [pc, #296]	; (800d08c <HAL_RCC_ClockConfig+0x1b4>)
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	f003 0302 	and.w	r3, r3, #2
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d109      	bne.n	800cf80 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800cf6c:	2301      	movs	r3, #1
 800cf6e:	e086      	b.n	800d07e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800cf70:	4b46      	ldr	r3, [pc, #280]	; (800d08c <HAL_RCC_ClockConfig+0x1b4>)
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d101      	bne.n	800cf80 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800cf7c:	2301      	movs	r3, #1
 800cf7e:	e07e      	b.n	800d07e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800cf80:	4b42      	ldr	r3, [pc, #264]	; (800d08c <HAL_RCC_ClockConfig+0x1b4>)
 800cf82:	689b      	ldr	r3, [r3, #8]
 800cf84:	f023 0203 	bic.w	r2, r3, #3
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	685b      	ldr	r3, [r3, #4]
 800cf8c:	493f      	ldr	r1, [pc, #252]	; (800d08c <HAL_RCC_ClockConfig+0x1b4>)
 800cf8e:	4313      	orrs	r3, r2
 800cf90:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cf92:	f7fb fccb 	bl	800892c <HAL_GetTick>
 800cf96:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cf98:	e00a      	b.n	800cfb0 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cf9a:	f7fb fcc7 	bl	800892c <HAL_GetTick>
 800cf9e:	4602      	mov	r2, r0
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	1ad3      	subs	r3, r2, r3
 800cfa4:	f241 3288 	movw	r2, #5000	; 0x1388
 800cfa8:	4293      	cmp	r3, r2
 800cfaa:	d901      	bls.n	800cfb0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800cfac:	2303      	movs	r3, #3
 800cfae:	e066      	b.n	800d07e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cfb0:	4b36      	ldr	r3, [pc, #216]	; (800d08c <HAL_RCC_ClockConfig+0x1b4>)
 800cfb2:	689b      	ldr	r3, [r3, #8]
 800cfb4:	f003 020c 	and.w	r2, r3, #12
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	685b      	ldr	r3, [r3, #4]
 800cfbc:	009b      	lsls	r3, r3, #2
 800cfbe:	429a      	cmp	r2, r3
 800cfc0:	d1eb      	bne.n	800cf9a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	f003 0302 	and.w	r3, r3, #2
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d008      	beq.n	800cfe0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800cfce:	4b2f      	ldr	r3, [pc, #188]	; (800d08c <HAL_RCC_ClockConfig+0x1b4>)
 800cfd0:	689b      	ldr	r3, [r3, #8]
 800cfd2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	689b      	ldr	r3, [r3, #8]
 800cfda:	492c      	ldr	r1, [pc, #176]	; (800d08c <HAL_RCC_ClockConfig+0x1b4>)
 800cfdc:	4313      	orrs	r3, r2
 800cfde:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800cfe0:	4b29      	ldr	r3, [pc, #164]	; (800d088 <HAL_RCC_ClockConfig+0x1b0>)
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	f003 0307 	and.w	r3, r3, #7
 800cfe8:	683a      	ldr	r2, [r7, #0]
 800cfea:	429a      	cmp	r2, r3
 800cfec:	d210      	bcs.n	800d010 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cfee:	4b26      	ldr	r3, [pc, #152]	; (800d088 <HAL_RCC_ClockConfig+0x1b0>)
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	f023 0207 	bic.w	r2, r3, #7
 800cff6:	4924      	ldr	r1, [pc, #144]	; (800d088 <HAL_RCC_ClockConfig+0x1b0>)
 800cff8:	683b      	ldr	r3, [r7, #0]
 800cffa:	4313      	orrs	r3, r2
 800cffc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800cffe:	4b22      	ldr	r3, [pc, #136]	; (800d088 <HAL_RCC_ClockConfig+0x1b0>)
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	f003 0307 	and.w	r3, r3, #7
 800d006:	683a      	ldr	r2, [r7, #0]
 800d008:	429a      	cmp	r2, r3
 800d00a:	d001      	beq.n	800d010 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800d00c:	2301      	movs	r3, #1
 800d00e:	e036      	b.n	800d07e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	f003 0304 	and.w	r3, r3, #4
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d008      	beq.n	800d02e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d01c:	4b1b      	ldr	r3, [pc, #108]	; (800d08c <HAL_RCC_ClockConfig+0x1b4>)
 800d01e:	689b      	ldr	r3, [r3, #8]
 800d020:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	68db      	ldr	r3, [r3, #12]
 800d028:	4918      	ldr	r1, [pc, #96]	; (800d08c <HAL_RCC_ClockConfig+0x1b4>)
 800d02a:	4313      	orrs	r3, r2
 800d02c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	f003 0308 	and.w	r3, r3, #8
 800d036:	2b00      	cmp	r3, #0
 800d038:	d009      	beq.n	800d04e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d03a:	4b14      	ldr	r3, [pc, #80]	; (800d08c <HAL_RCC_ClockConfig+0x1b4>)
 800d03c:	689b      	ldr	r3, [r3, #8]
 800d03e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	691b      	ldr	r3, [r3, #16]
 800d046:	00db      	lsls	r3, r3, #3
 800d048:	4910      	ldr	r1, [pc, #64]	; (800d08c <HAL_RCC_ClockConfig+0x1b4>)
 800d04a:	4313      	orrs	r3, r2
 800d04c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800d04e:	f000 f825 	bl	800d09c <HAL_RCC_GetSysClockFreq>
 800d052:	4602      	mov	r2, r0
 800d054:	4b0d      	ldr	r3, [pc, #52]	; (800d08c <HAL_RCC_ClockConfig+0x1b4>)
 800d056:	689b      	ldr	r3, [r3, #8]
 800d058:	091b      	lsrs	r3, r3, #4
 800d05a:	f003 030f 	and.w	r3, r3, #15
 800d05e:	490c      	ldr	r1, [pc, #48]	; (800d090 <HAL_RCC_ClockConfig+0x1b8>)
 800d060:	5ccb      	ldrb	r3, [r1, r3]
 800d062:	f003 031f 	and.w	r3, r3, #31
 800d066:	fa22 f303 	lsr.w	r3, r2, r3
 800d06a:	4a0a      	ldr	r2, [pc, #40]	; (800d094 <HAL_RCC_ClockConfig+0x1bc>)
 800d06c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800d06e:	4b0a      	ldr	r3, [pc, #40]	; (800d098 <HAL_RCC_ClockConfig+0x1c0>)
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	4618      	mov	r0, r3
 800d074:	f7f5 fb72 	bl	800275c <HAL_InitTick>
 800d078:	4603      	mov	r3, r0
 800d07a:	72fb      	strb	r3, [r7, #11]

  return status;
 800d07c:	7afb      	ldrb	r3, [r7, #11]
}
 800d07e:	4618      	mov	r0, r3
 800d080:	3710      	adds	r7, #16
 800d082:	46bd      	mov	sp, r7
 800d084:	bd80      	pop	{r7, pc}
 800d086:	bf00      	nop
 800d088:	40022000 	.word	0x40022000
 800d08c:	40021000 	.word	0x40021000
 800d090:	08014a40 	.word	0x08014a40
 800d094:	20000418 	.word	0x20000418
 800d098:	2000041c 	.word	0x2000041c

0800d09c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d09c:	b480      	push	{r7}
 800d09e:	b089      	sub	sp, #36	; 0x24
 800d0a0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800d0a2:	2300      	movs	r3, #0
 800d0a4:	61fb      	str	r3, [r7, #28]
 800d0a6:	2300      	movs	r3, #0
 800d0a8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d0aa:	4b3e      	ldr	r3, [pc, #248]	; (800d1a4 <HAL_RCC_GetSysClockFreq+0x108>)
 800d0ac:	689b      	ldr	r3, [r3, #8]
 800d0ae:	f003 030c 	and.w	r3, r3, #12
 800d0b2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d0b4:	4b3b      	ldr	r3, [pc, #236]	; (800d1a4 <HAL_RCC_GetSysClockFreq+0x108>)
 800d0b6:	68db      	ldr	r3, [r3, #12]
 800d0b8:	f003 0303 	and.w	r3, r3, #3
 800d0bc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800d0be:	693b      	ldr	r3, [r7, #16]
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d005      	beq.n	800d0d0 <HAL_RCC_GetSysClockFreq+0x34>
 800d0c4:	693b      	ldr	r3, [r7, #16]
 800d0c6:	2b0c      	cmp	r3, #12
 800d0c8:	d121      	bne.n	800d10e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	2b01      	cmp	r3, #1
 800d0ce:	d11e      	bne.n	800d10e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800d0d0:	4b34      	ldr	r3, [pc, #208]	; (800d1a4 <HAL_RCC_GetSysClockFreq+0x108>)
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	f003 0308 	and.w	r3, r3, #8
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d107      	bne.n	800d0ec <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800d0dc:	4b31      	ldr	r3, [pc, #196]	; (800d1a4 <HAL_RCC_GetSysClockFreq+0x108>)
 800d0de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d0e2:	0a1b      	lsrs	r3, r3, #8
 800d0e4:	f003 030f 	and.w	r3, r3, #15
 800d0e8:	61fb      	str	r3, [r7, #28]
 800d0ea:	e005      	b.n	800d0f8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800d0ec:	4b2d      	ldr	r3, [pc, #180]	; (800d1a4 <HAL_RCC_GetSysClockFreq+0x108>)
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	091b      	lsrs	r3, r3, #4
 800d0f2:	f003 030f 	and.w	r3, r3, #15
 800d0f6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800d0f8:	4a2b      	ldr	r2, [pc, #172]	; (800d1a8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800d0fa:	69fb      	ldr	r3, [r7, #28]
 800d0fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d100:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800d102:	693b      	ldr	r3, [r7, #16]
 800d104:	2b00      	cmp	r3, #0
 800d106:	d10d      	bne.n	800d124 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800d108:	69fb      	ldr	r3, [r7, #28]
 800d10a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800d10c:	e00a      	b.n	800d124 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800d10e:	693b      	ldr	r3, [r7, #16]
 800d110:	2b04      	cmp	r3, #4
 800d112:	d102      	bne.n	800d11a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800d114:	4b25      	ldr	r3, [pc, #148]	; (800d1ac <HAL_RCC_GetSysClockFreq+0x110>)
 800d116:	61bb      	str	r3, [r7, #24]
 800d118:	e004      	b.n	800d124 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800d11a:	693b      	ldr	r3, [r7, #16]
 800d11c:	2b08      	cmp	r3, #8
 800d11e:	d101      	bne.n	800d124 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800d120:	4b22      	ldr	r3, [pc, #136]	; (800d1ac <HAL_RCC_GetSysClockFreq+0x110>)
 800d122:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800d124:	693b      	ldr	r3, [r7, #16]
 800d126:	2b0c      	cmp	r3, #12
 800d128:	d134      	bne.n	800d194 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d12a:	4b1e      	ldr	r3, [pc, #120]	; (800d1a4 <HAL_RCC_GetSysClockFreq+0x108>)
 800d12c:	68db      	ldr	r3, [r3, #12]
 800d12e:	f003 0303 	and.w	r3, r3, #3
 800d132:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800d134:	68bb      	ldr	r3, [r7, #8]
 800d136:	2b02      	cmp	r3, #2
 800d138:	d003      	beq.n	800d142 <HAL_RCC_GetSysClockFreq+0xa6>
 800d13a:	68bb      	ldr	r3, [r7, #8]
 800d13c:	2b03      	cmp	r3, #3
 800d13e:	d003      	beq.n	800d148 <HAL_RCC_GetSysClockFreq+0xac>
 800d140:	e005      	b.n	800d14e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800d142:	4b1a      	ldr	r3, [pc, #104]	; (800d1ac <HAL_RCC_GetSysClockFreq+0x110>)
 800d144:	617b      	str	r3, [r7, #20]
      break;
 800d146:	e005      	b.n	800d154 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800d148:	4b18      	ldr	r3, [pc, #96]	; (800d1ac <HAL_RCC_GetSysClockFreq+0x110>)
 800d14a:	617b      	str	r3, [r7, #20]
      break;
 800d14c:	e002      	b.n	800d154 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800d14e:	69fb      	ldr	r3, [r7, #28]
 800d150:	617b      	str	r3, [r7, #20]
      break;
 800d152:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d154:	4b13      	ldr	r3, [pc, #76]	; (800d1a4 <HAL_RCC_GetSysClockFreq+0x108>)
 800d156:	68db      	ldr	r3, [r3, #12]
 800d158:	091b      	lsrs	r3, r3, #4
 800d15a:	f003 0307 	and.w	r3, r3, #7
 800d15e:	3301      	adds	r3, #1
 800d160:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800d162:	4b10      	ldr	r3, [pc, #64]	; (800d1a4 <HAL_RCC_GetSysClockFreq+0x108>)
 800d164:	68db      	ldr	r3, [r3, #12]
 800d166:	0a1b      	lsrs	r3, r3, #8
 800d168:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d16c:	697a      	ldr	r2, [r7, #20]
 800d16e:	fb02 f203 	mul.w	r2, r2, r3
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	fbb2 f3f3 	udiv	r3, r2, r3
 800d178:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d17a:	4b0a      	ldr	r3, [pc, #40]	; (800d1a4 <HAL_RCC_GetSysClockFreq+0x108>)
 800d17c:	68db      	ldr	r3, [r3, #12]
 800d17e:	0e5b      	lsrs	r3, r3, #25
 800d180:	f003 0303 	and.w	r3, r3, #3
 800d184:	3301      	adds	r3, #1
 800d186:	005b      	lsls	r3, r3, #1
 800d188:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800d18a:	697a      	ldr	r2, [r7, #20]
 800d18c:	683b      	ldr	r3, [r7, #0]
 800d18e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d192:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800d194:	69bb      	ldr	r3, [r7, #24]
}
 800d196:	4618      	mov	r0, r3
 800d198:	3724      	adds	r7, #36	; 0x24
 800d19a:	46bd      	mov	sp, r7
 800d19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a0:	4770      	bx	lr
 800d1a2:	bf00      	nop
 800d1a4:	40021000 	.word	0x40021000
 800d1a8:	08014a58 	.word	0x08014a58
 800d1ac:	00f42400 	.word	0x00f42400

0800d1b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d1b0:	b480      	push	{r7}
 800d1b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d1b4:	4b03      	ldr	r3, [pc, #12]	; (800d1c4 <HAL_RCC_GetHCLKFreq+0x14>)
 800d1b6:	681b      	ldr	r3, [r3, #0]
}
 800d1b8:	4618      	mov	r0, r3
 800d1ba:	46bd      	mov	sp, r7
 800d1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1c0:	4770      	bx	lr
 800d1c2:	bf00      	nop
 800d1c4:	20000418 	.word	0x20000418

0800d1c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d1c8:	b580      	push	{r7, lr}
 800d1ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800d1cc:	f7ff fff0 	bl	800d1b0 <HAL_RCC_GetHCLKFreq>
 800d1d0:	4602      	mov	r2, r0
 800d1d2:	4b06      	ldr	r3, [pc, #24]	; (800d1ec <HAL_RCC_GetPCLK1Freq+0x24>)
 800d1d4:	689b      	ldr	r3, [r3, #8]
 800d1d6:	0a1b      	lsrs	r3, r3, #8
 800d1d8:	f003 0307 	and.w	r3, r3, #7
 800d1dc:	4904      	ldr	r1, [pc, #16]	; (800d1f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800d1de:	5ccb      	ldrb	r3, [r1, r3]
 800d1e0:	f003 031f 	and.w	r3, r3, #31
 800d1e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d1e8:	4618      	mov	r0, r3
 800d1ea:	bd80      	pop	{r7, pc}
 800d1ec:	40021000 	.word	0x40021000
 800d1f0:	08014a50 	.word	0x08014a50

0800d1f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d1f4:	b580      	push	{r7, lr}
 800d1f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800d1f8:	f7ff ffda 	bl	800d1b0 <HAL_RCC_GetHCLKFreq>
 800d1fc:	4602      	mov	r2, r0
 800d1fe:	4b06      	ldr	r3, [pc, #24]	; (800d218 <HAL_RCC_GetPCLK2Freq+0x24>)
 800d200:	689b      	ldr	r3, [r3, #8]
 800d202:	0adb      	lsrs	r3, r3, #11
 800d204:	f003 0307 	and.w	r3, r3, #7
 800d208:	4904      	ldr	r1, [pc, #16]	; (800d21c <HAL_RCC_GetPCLK2Freq+0x28>)
 800d20a:	5ccb      	ldrb	r3, [r1, r3]
 800d20c:	f003 031f 	and.w	r3, r3, #31
 800d210:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d214:	4618      	mov	r0, r3
 800d216:	bd80      	pop	{r7, pc}
 800d218:	40021000 	.word	0x40021000
 800d21c:	08014a50 	.word	0x08014a50

0800d220 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800d220:	b480      	push	{r7}
 800d222:	b083      	sub	sp, #12
 800d224:	af00      	add	r7, sp, #0
 800d226:	6078      	str	r0, [r7, #4]
 800d228:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	220f      	movs	r2, #15
 800d22e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800d230:	4b12      	ldr	r3, [pc, #72]	; (800d27c <HAL_RCC_GetClockConfig+0x5c>)
 800d232:	689b      	ldr	r3, [r3, #8]
 800d234:	f003 0203 	and.w	r2, r3, #3
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800d23c:	4b0f      	ldr	r3, [pc, #60]	; (800d27c <HAL_RCC_GetClockConfig+0x5c>)
 800d23e:	689b      	ldr	r3, [r3, #8]
 800d240:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800d248:	4b0c      	ldr	r3, [pc, #48]	; (800d27c <HAL_RCC_GetClockConfig+0x5c>)
 800d24a:	689b      	ldr	r3, [r3, #8]
 800d24c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800d254:	4b09      	ldr	r3, [pc, #36]	; (800d27c <HAL_RCC_GetClockConfig+0x5c>)
 800d256:	689b      	ldr	r3, [r3, #8]
 800d258:	08db      	lsrs	r3, r3, #3
 800d25a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800d262:	4b07      	ldr	r3, [pc, #28]	; (800d280 <HAL_RCC_GetClockConfig+0x60>)
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	f003 0207 	and.w	r2, r3, #7
 800d26a:	683b      	ldr	r3, [r7, #0]
 800d26c:	601a      	str	r2, [r3, #0]
}
 800d26e:	bf00      	nop
 800d270:	370c      	adds	r7, #12
 800d272:	46bd      	mov	sp, r7
 800d274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d278:	4770      	bx	lr
 800d27a:	bf00      	nop
 800d27c:	40021000 	.word	0x40021000
 800d280:	40022000 	.word	0x40022000

0800d284 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800d284:	b580      	push	{r7, lr}
 800d286:	b086      	sub	sp, #24
 800d288:	af00      	add	r7, sp, #0
 800d28a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800d28c:	2300      	movs	r3, #0
 800d28e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800d290:	4b2a      	ldr	r3, [pc, #168]	; (800d33c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d292:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d294:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d003      	beq.n	800d2a4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800d29c:	f7ff f998 	bl	800c5d0 <HAL_PWREx_GetVoltageRange>
 800d2a0:	6178      	str	r0, [r7, #20]
 800d2a2:	e014      	b.n	800d2ce <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800d2a4:	4b25      	ldr	r3, [pc, #148]	; (800d33c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d2a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d2a8:	4a24      	ldr	r2, [pc, #144]	; (800d33c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d2aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d2ae:	6593      	str	r3, [r2, #88]	; 0x58
 800d2b0:	4b22      	ldr	r3, [pc, #136]	; (800d33c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d2b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d2b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d2b8:	60fb      	str	r3, [r7, #12]
 800d2ba:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800d2bc:	f7ff f988 	bl	800c5d0 <HAL_PWREx_GetVoltageRange>
 800d2c0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800d2c2:	4b1e      	ldr	r3, [pc, #120]	; (800d33c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d2c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d2c6:	4a1d      	ldr	r2, [pc, #116]	; (800d33c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d2c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d2cc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800d2ce:	697b      	ldr	r3, [r7, #20]
 800d2d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d2d4:	d10b      	bne.n	800d2ee <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	2b80      	cmp	r3, #128	; 0x80
 800d2da:	d919      	bls.n	800d310 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	2ba0      	cmp	r3, #160	; 0xa0
 800d2e0:	d902      	bls.n	800d2e8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800d2e2:	2302      	movs	r3, #2
 800d2e4:	613b      	str	r3, [r7, #16]
 800d2e6:	e013      	b.n	800d310 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800d2e8:	2301      	movs	r3, #1
 800d2ea:	613b      	str	r3, [r7, #16]
 800d2ec:	e010      	b.n	800d310 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	2b80      	cmp	r3, #128	; 0x80
 800d2f2:	d902      	bls.n	800d2fa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800d2f4:	2303      	movs	r3, #3
 800d2f6:	613b      	str	r3, [r7, #16]
 800d2f8:	e00a      	b.n	800d310 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	2b80      	cmp	r3, #128	; 0x80
 800d2fe:	d102      	bne.n	800d306 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800d300:	2302      	movs	r3, #2
 800d302:	613b      	str	r3, [r7, #16]
 800d304:	e004      	b.n	800d310 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	2b70      	cmp	r3, #112	; 0x70
 800d30a:	d101      	bne.n	800d310 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800d30c:	2301      	movs	r3, #1
 800d30e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800d310:	4b0b      	ldr	r3, [pc, #44]	; (800d340 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	f023 0207 	bic.w	r2, r3, #7
 800d318:	4909      	ldr	r1, [pc, #36]	; (800d340 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800d31a:	693b      	ldr	r3, [r7, #16]
 800d31c:	4313      	orrs	r3, r2
 800d31e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800d320:	4b07      	ldr	r3, [pc, #28]	; (800d340 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	f003 0307 	and.w	r3, r3, #7
 800d328:	693a      	ldr	r2, [r7, #16]
 800d32a:	429a      	cmp	r2, r3
 800d32c:	d001      	beq.n	800d332 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800d32e:	2301      	movs	r3, #1
 800d330:	e000      	b.n	800d334 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800d332:	2300      	movs	r3, #0
}
 800d334:	4618      	mov	r0, r3
 800d336:	3718      	adds	r7, #24
 800d338:	46bd      	mov	sp, r7
 800d33a:	bd80      	pop	{r7, pc}
 800d33c:	40021000 	.word	0x40021000
 800d340:	40022000 	.word	0x40022000

0800d344 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800d344:	b580      	push	{r7, lr}
 800d346:	b086      	sub	sp, #24
 800d348:	af00      	add	r7, sp, #0
 800d34a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800d34c:	2300      	movs	r3, #0
 800d34e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800d350:	2300      	movs	r3, #0
 800d352:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d031      	beq.n	800d3c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d364:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800d368:	d01a      	beq.n	800d3a0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800d36a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800d36e:	d814      	bhi.n	800d39a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800d370:	2b00      	cmp	r3, #0
 800d372:	d009      	beq.n	800d388 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800d374:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d378:	d10f      	bne.n	800d39a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800d37a:	4bac      	ldr	r3, [pc, #688]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d37c:	68db      	ldr	r3, [r3, #12]
 800d37e:	4aab      	ldr	r2, [pc, #684]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d380:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d384:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800d386:	e00c      	b.n	800d3a2 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	3304      	adds	r3, #4
 800d38c:	2100      	movs	r1, #0
 800d38e:	4618      	mov	r0, r3
 800d390:	f000 f9dc 	bl	800d74c <RCCEx_PLLSAI1_Config>
 800d394:	4603      	mov	r3, r0
 800d396:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800d398:	e003      	b.n	800d3a2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800d39a:	2301      	movs	r3, #1
 800d39c:	74fb      	strb	r3, [r7, #19]
      break;
 800d39e:	e000      	b.n	800d3a2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800d3a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 800d3a2:	7cfb      	ldrb	r3, [r7, #19]
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d10b      	bne.n	800d3c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800d3a8:	4ba0      	ldr	r3, [pc, #640]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d3aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d3ae:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d3b6:	499d      	ldr	r1, [pc, #628]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d3b8:	4313      	orrs	r3, r2
 800d3ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800d3be:	e001      	b.n	800d3c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d3c0:	7cfb      	ldrb	r3, [r7, #19]
 800d3c2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	f000 8099 	beq.w	800d504 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d3d2:	2300      	movs	r3, #0
 800d3d4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800d3d6:	4b95      	ldr	r3, [pc, #596]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d3d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d3da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d101      	bne.n	800d3e6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800d3e2:	2301      	movs	r3, #1
 800d3e4:	e000      	b.n	800d3e8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800d3e6:	2300      	movs	r3, #0
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d00d      	beq.n	800d408 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d3ec:	4b8f      	ldr	r3, [pc, #572]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d3ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d3f0:	4a8e      	ldr	r2, [pc, #568]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d3f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d3f6:	6593      	str	r3, [r2, #88]	; 0x58
 800d3f8:	4b8c      	ldr	r3, [pc, #560]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d3fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d3fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d400:	60bb      	str	r3, [r7, #8]
 800d402:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d404:	2301      	movs	r3, #1
 800d406:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d408:	4b89      	ldr	r3, [pc, #548]	; (800d630 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	4a88      	ldr	r2, [pc, #544]	; (800d630 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800d40e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d412:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d414:	f7fb fa8a 	bl	800892c <HAL_GetTick>
 800d418:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800d41a:	e009      	b.n	800d430 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d41c:	f7fb fa86 	bl	800892c <HAL_GetTick>
 800d420:	4602      	mov	r2, r0
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	1ad3      	subs	r3, r2, r3
 800d426:	2b02      	cmp	r3, #2
 800d428:	d902      	bls.n	800d430 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800d42a:	2303      	movs	r3, #3
 800d42c:	74fb      	strb	r3, [r7, #19]
        break;
 800d42e:	e005      	b.n	800d43c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800d430:	4b7f      	ldr	r3, [pc, #508]	; (800d630 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d0ef      	beq.n	800d41c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800d43c:	7cfb      	ldrb	r3, [r7, #19]
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d155      	bne.n	800d4ee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800d442:	4b7a      	ldr	r3, [pc, #488]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d444:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d448:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d44c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800d44e:	697b      	ldr	r3, [r7, #20]
 800d450:	2b00      	cmp	r3, #0
 800d452:	d01e      	beq.n	800d492 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d458:	697a      	ldr	r2, [r7, #20]
 800d45a:	429a      	cmp	r2, r3
 800d45c:	d019      	beq.n	800d492 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800d45e:	4b73      	ldr	r3, [pc, #460]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d460:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d464:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d468:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800d46a:	4b70      	ldr	r3, [pc, #448]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d46c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d470:	4a6e      	ldr	r2, [pc, #440]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d472:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d476:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d47a:	4b6c      	ldr	r3, [pc, #432]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d47c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d480:	4a6a      	ldr	r2, [pc, #424]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d482:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d486:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800d48a:	4a68      	ldr	r2, [pc, #416]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d48c:	697b      	ldr	r3, [r7, #20]
 800d48e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800d492:	697b      	ldr	r3, [r7, #20]
 800d494:	f003 0301 	and.w	r3, r3, #1
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d016      	beq.n	800d4ca <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d49c:	f7fb fa46 	bl	800892c <HAL_GetTick>
 800d4a0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d4a2:	e00b      	b.n	800d4bc <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d4a4:	f7fb fa42 	bl	800892c <HAL_GetTick>
 800d4a8:	4602      	mov	r2, r0
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	1ad3      	subs	r3, r2, r3
 800d4ae:	f241 3288 	movw	r2, #5000	; 0x1388
 800d4b2:	4293      	cmp	r3, r2
 800d4b4:	d902      	bls.n	800d4bc <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800d4b6:	2303      	movs	r3, #3
 800d4b8:	74fb      	strb	r3, [r7, #19]
            break;
 800d4ba:	e006      	b.n	800d4ca <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d4bc:	4b5b      	ldr	r3, [pc, #364]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d4be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d4c2:	f003 0302 	and.w	r3, r3, #2
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d0ec      	beq.n	800d4a4 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800d4ca:	7cfb      	ldrb	r3, [r7, #19]
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d10b      	bne.n	800d4e8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d4d0:	4b56      	ldr	r3, [pc, #344]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d4d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d4d6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d4de:	4953      	ldr	r1, [pc, #332]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d4e0:	4313      	orrs	r3, r2
 800d4e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800d4e6:	e004      	b.n	800d4f2 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800d4e8:	7cfb      	ldrb	r3, [r7, #19]
 800d4ea:	74bb      	strb	r3, [r7, #18]
 800d4ec:	e001      	b.n	800d4f2 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d4ee:	7cfb      	ldrb	r3, [r7, #19]
 800d4f0:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d4f2:	7c7b      	ldrb	r3, [r7, #17]
 800d4f4:	2b01      	cmp	r3, #1
 800d4f6:	d105      	bne.n	800d504 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d4f8:	4b4c      	ldr	r3, [pc, #304]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d4fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d4fc:	4a4b      	ldr	r2, [pc, #300]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d4fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d502:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	f003 0301 	and.w	r3, r3, #1
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d00a      	beq.n	800d526 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800d510:	4b46      	ldr	r3, [pc, #280]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d512:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d516:	f023 0203 	bic.w	r2, r3, #3
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	6a1b      	ldr	r3, [r3, #32]
 800d51e:	4943      	ldr	r1, [pc, #268]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d520:	4313      	orrs	r3, r2
 800d522:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	f003 0302 	and.w	r3, r3, #2
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d00a      	beq.n	800d548 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800d532:	4b3e      	ldr	r3, [pc, #248]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d534:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d538:	f023 020c 	bic.w	r2, r3, #12
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d540:	493a      	ldr	r1, [pc, #232]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d542:	4313      	orrs	r3, r2
 800d544:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	f003 0320 	and.w	r3, r3, #32
 800d550:	2b00      	cmp	r3, #0
 800d552:	d00a      	beq.n	800d56a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d554:	4b35      	ldr	r3, [pc, #212]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d556:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d55a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d562:	4932      	ldr	r1, [pc, #200]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d564:	4313      	orrs	r3, r2
 800d566:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d572:	2b00      	cmp	r3, #0
 800d574:	d00a      	beq.n	800d58c <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d576:	4b2d      	ldr	r3, [pc, #180]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d578:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d57c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d584:	4929      	ldr	r1, [pc, #164]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d586:	4313      	orrs	r3, r2
 800d588:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d594:	2b00      	cmp	r3, #0
 800d596:	d00a      	beq.n	800d5ae <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800d598:	4b24      	ldr	r3, [pc, #144]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d59a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d59e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d5a6:	4921      	ldr	r1, [pc, #132]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d5a8:	4313      	orrs	r3, r2
 800d5aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d00a      	beq.n	800d5d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800d5ba:	4b1c      	ldr	r3, [pc, #112]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d5bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d5c0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5c8:	4918      	ldr	r1, [pc, #96]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d5ca:	4313      	orrs	r3, r2
 800d5cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d00a      	beq.n	800d5f2 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800d5dc:	4b13      	ldr	r3, [pc, #76]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d5de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d5e2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d5ea:	4910      	ldr	r1, [pc, #64]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d5ec:	4313      	orrs	r3, r2
 800d5ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d02c      	beq.n	800d658 <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d5fe:	4b0b      	ldr	r3, [pc, #44]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d600:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d604:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d60c:	4907      	ldr	r1, [pc, #28]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d60e:	4313      	orrs	r3, r2
 800d610:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d618:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d61c:	d10a      	bne.n	800d634 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d61e:	4b03      	ldr	r3, [pc, #12]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d620:	68db      	ldr	r3, [r3, #12]
 800d622:	4a02      	ldr	r2, [pc, #8]	; (800d62c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d628:	60d3      	str	r3, [r2, #12]
 800d62a:	e015      	b.n	800d658 <HAL_RCCEx_PeriphCLKConfig+0x314>
 800d62c:	40021000 	.word	0x40021000
 800d630:	40007000 	.word	0x40007000
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d638:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800d63c:	d10c      	bne.n	800d658 <HAL_RCCEx_PeriphCLKConfig+0x314>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	3304      	adds	r3, #4
 800d642:	2101      	movs	r1, #1
 800d644:	4618      	mov	r0, r3
 800d646:	f000 f881 	bl	800d74c <RCCEx_PLLSAI1_Config>
 800d64a:	4603      	mov	r3, r0
 800d64c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800d64e:	7cfb      	ldrb	r3, [r7, #19]
 800d650:	2b00      	cmp	r3, #0
 800d652:	d001      	beq.n	800d658 <HAL_RCCEx_PeriphCLKConfig+0x314>
        {
          /* set overall return value */
          status = ret;
 800d654:	7cfb      	ldrb	r3, [r7, #19]
 800d656:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d660:	2b00      	cmp	r3, #0
 800d662:	d028      	beq.n	800d6b6 <HAL_RCCEx_PeriphCLKConfig+0x372>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d664:	4b30      	ldr	r3, [pc, #192]	; (800d728 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800d666:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d66a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d672:	492d      	ldr	r1, [pc, #180]	; (800d728 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800d674:	4313      	orrs	r3, r2
 800d676:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d67e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d682:	d106      	bne.n	800d692 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d684:	4b28      	ldr	r3, [pc, #160]	; (800d728 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800d686:	68db      	ldr	r3, [r3, #12]
 800d688:	4a27      	ldr	r2, [pc, #156]	; (800d728 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800d68a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d68e:	60d3      	str	r3, [r2, #12]
 800d690:	e011      	b.n	800d6b6 <HAL_RCCEx_PeriphCLKConfig+0x372>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d696:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800d69a:	d10c      	bne.n	800d6b6 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	3304      	adds	r3, #4
 800d6a0:	2101      	movs	r1, #1
 800d6a2:	4618      	mov	r0, r3
 800d6a4:	f000 f852 	bl	800d74c <RCCEx_PLLSAI1_Config>
 800d6a8:	4603      	mov	r3, r0
 800d6aa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800d6ac:	7cfb      	ldrb	r3, [r7, #19]
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d001      	beq.n	800d6b6 <HAL_RCCEx_PeriphCLKConfig+0x372>
      {
        /* set overall return value */
        status = ret;
 800d6b2:	7cfb      	ldrb	r3, [r7, #19]
 800d6b4:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d01c      	beq.n	800d6fc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800d6c2:	4b19      	ldr	r3, [pc, #100]	; (800d728 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800d6c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d6c8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d6d0:	4915      	ldr	r1, [pc, #84]	; (800d728 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800d6d2:	4313      	orrs	r3, r2
 800d6d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d6dc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d6e0:	d10c      	bne.n	800d6fc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	3304      	adds	r3, #4
 800d6e6:	2102      	movs	r1, #2
 800d6e8:	4618      	mov	r0, r3
 800d6ea:	f000 f82f 	bl	800d74c <RCCEx_PLLSAI1_Config>
 800d6ee:	4603      	mov	r3, r0
 800d6f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800d6f2:	7cfb      	ldrb	r3, [r7, #19]
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d001      	beq.n	800d6fc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 800d6f8:	7cfb      	ldrb	r3, [r7, #19]
 800d6fa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d704:	2b00      	cmp	r3, #0
 800d706:	d00a      	beq.n	800d71e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800d708:	4b07      	ldr	r3, [pc, #28]	; (800d728 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800d70a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d70e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d716:	4904      	ldr	r1, [pc, #16]	; (800d728 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800d718:	4313      	orrs	r3, r2
 800d71a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800d71e:	7cbb      	ldrb	r3, [r7, #18]
}
 800d720:	4618      	mov	r0, r3
 800d722:	3718      	adds	r7, #24
 800d724:	46bd      	mov	sp, r7
 800d726:	bd80      	pop	{r7, pc}
 800d728:	40021000 	.word	0x40021000

0800d72c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800d72c:	b480      	push	{r7}
 800d72e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800d730:	4b05      	ldr	r3, [pc, #20]	; (800d748 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	4a04      	ldr	r2, [pc, #16]	; (800d748 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800d736:	f043 0304 	orr.w	r3, r3, #4
 800d73a:	6013      	str	r3, [r2, #0]
}
 800d73c:	bf00      	nop
 800d73e:	46bd      	mov	sp, r7
 800d740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d744:	4770      	bx	lr
 800d746:	bf00      	nop
 800d748:	40021000 	.word	0x40021000

0800d74c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800d74c:	b580      	push	{r7, lr}
 800d74e:	b084      	sub	sp, #16
 800d750:	af00      	add	r7, sp, #0
 800d752:	6078      	str	r0, [r7, #4]
 800d754:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d756:	2300      	movs	r3, #0
 800d758:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800d75a:	4b74      	ldr	r3, [pc, #464]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d75c:	68db      	ldr	r3, [r3, #12]
 800d75e:	f003 0303 	and.w	r3, r3, #3
 800d762:	2b00      	cmp	r3, #0
 800d764:	d018      	beq.n	800d798 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800d766:	4b71      	ldr	r3, [pc, #452]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d768:	68db      	ldr	r3, [r3, #12]
 800d76a:	f003 0203 	and.w	r2, r3, #3
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	429a      	cmp	r2, r3
 800d774:	d10d      	bne.n	800d792 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	681b      	ldr	r3, [r3, #0]
       ||
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d009      	beq.n	800d792 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800d77e:	4b6b      	ldr	r3, [pc, #428]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d780:	68db      	ldr	r3, [r3, #12]
 800d782:	091b      	lsrs	r3, r3, #4
 800d784:	f003 0307 	and.w	r3, r3, #7
 800d788:	1c5a      	adds	r2, r3, #1
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	685b      	ldr	r3, [r3, #4]
       ||
 800d78e:	429a      	cmp	r2, r3
 800d790:	d047      	beq.n	800d822 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800d792:	2301      	movs	r3, #1
 800d794:	73fb      	strb	r3, [r7, #15]
 800d796:	e044      	b.n	800d822 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	2b03      	cmp	r3, #3
 800d79e:	d018      	beq.n	800d7d2 <RCCEx_PLLSAI1_Config+0x86>
 800d7a0:	2b03      	cmp	r3, #3
 800d7a2:	d825      	bhi.n	800d7f0 <RCCEx_PLLSAI1_Config+0xa4>
 800d7a4:	2b01      	cmp	r3, #1
 800d7a6:	d002      	beq.n	800d7ae <RCCEx_PLLSAI1_Config+0x62>
 800d7a8:	2b02      	cmp	r3, #2
 800d7aa:	d009      	beq.n	800d7c0 <RCCEx_PLLSAI1_Config+0x74>
 800d7ac:	e020      	b.n	800d7f0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800d7ae:	4b5f      	ldr	r3, [pc, #380]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	f003 0302 	and.w	r3, r3, #2
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d11d      	bne.n	800d7f6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800d7ba:	2301      	movs	r3, #1
 800d7bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800d7be:	e01a      	b.n	800d7f6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800d7c0:	4b5a      	ldr	r3, [pc, #360]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d116      	bne.n	800d7fa <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800d7cc:	2301      	movs	r3, #1
 800d7ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800d7d0:	e013      	b.n	800d7fa <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800d7d2:	4b56      	ldr	r3, [pc, #344]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d10f      	bne.n	800d7fe <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800d7de:	4b53      	ldr	r3, [pc, #332]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d109      	bne.n	800d7fe <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800d7ea:	2301      	movs	r3, #1
 800d7ec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800d7ee:	e006      	b.n	800d7fe <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800d7f0:	2301      	movs	r3, #1
 800d7f2:	73fb      	strb	r3, [r7, #15]
      break;
 800d7f4:	e004      	b.n	800d800 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800d7f6:	bf00      	nop
 800d7f8:	e002      	b.n	800d800 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800d7fa:	bf00      	nop
 800d7fc:	e000      	b.n	800d800 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800d7fe:	bf00      	nop
    }

    if(status == HAL_OK)
 800d800:	7bfb      	ldrb	r3, [r7, #15]
 800d802:	2b00      	cmp	r3, #0
 800d804:	d10d      	bne.n	800d822 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800d806:	4b49      	ldr	r3, [pc, #292]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d808:	68db      	ldr	r3, [r3, #12]
 800d80a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	6819      	ldr	r1, [r3, #0]
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	685b      	ldr	r3, [r3, #4]
 800d816:	3b01      	subs	r3, #1
 800d818:	011b      	lsls	r3, r3, #4
 800d81a:	430b      	orrs	r3, r1
 800d81c:	4943      	ldr	r1, [pc, #268]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d81e:	4313      	orrs	r3, r2
 800d820:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800d822:	7bfb      	ldrb	r3, [r7, #15]
 800d824:	2b00      	cmp	r3, #0
 800d826:	d17c      	bne.n	800d922 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800d828:	4b40      	ldr	r3, [pc, #256]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	4a3f      	ldr	r2, [pc, #252]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d82e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800d832:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d834:	f7fb f87a 	bl	800892c <HAL_GetTick>
 800d838:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800d83a:	e009      	b.n	800d850 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d83c:	f7fb f876 	bl	800892c <HAL_GetTick>
 800d840:	4602      	mov	r2, r0
 800d842:	68bb      	ldr	r3, [r7, #8]
 800d844:	1ad3      	subs	r3, r2, r3
 800d846:	2b02      	cmp	r3, #2
 800d848:	d902      	bls.n	800d850 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800d84a:	2303      	movs	r3, #3
 800d84c:	73fb      	strb	r3, [r7, #15]
        break;
 800d84e:	e005      	b.n	800d85c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800d850:	4b36      	ldr	r3, [pc, #216]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d1ef      	bne.n	800d83c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800d85c:	7bfb      	ldrb	r3, [r7, #15]
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d15f      	bne.n	800d922 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800d862:	683b      	ldr	r3, [r7, #0]
 800d864:	2b00      	cmp	r3, #0
 800d866:	d110      	bne.n	800d88a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800d868:	4b30      	ldr	r3, [pc, #192]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d86a:	691b      	ldr	r3, [r3, #16]
 800d86c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800d870:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800d874:	687a      	ldr	r2, [r7, #4]
 800d876:	6892      	ldr	r2, [r2, #8]
 800d878:	0211      	lsls	r1, r2, #8
 800d87a:	687a      	ldr	r2, [r7, #4]
 800d87c:	68d2      	ldr	r2, [r2, #12]
 800d87e:	06d2      	lsls	r2, r2, #27
 800d880:	430a      	orrs	r2, r1
 800d882:	492a      	ldr	r1, [pc, #168]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d884:	4313      	orrs	r3, r2
 800d886:	610b      	str	r3, [r1, #16]
 800d888:	e027      	b.n	800d8da <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800d88a:	683b      	ldr	r3, [r7, #0]
 800d88c:	2b01      	cmp	r3, #1
 800d88e:	d112      	bne.n	800d8b6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800d890:	4b26      	ldr	r3, [pc, #152]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d892:	691b      	ldr	r3, [r3, #16]
 800d894:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800d898:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800d89c:	687a      	ldr	r2, [r7, #4]
 800d89e:	6892      	ldr	r2, [r2, #8]
 800d8a0:	0211      	lsls	r1, r2, #8
 800d8a2:	687a      	ldr	r2, [r7, #4]
 800d8a4:	6912      	ldr	r2, [r2, #16]
 800d8a6:	0852      	lsrs	r2, r2, #1
 800d8a8:	3a01      	subs	r2, #1
 800d8aa:	0552      	lsls	r2, r2, #21
 800d8ac:	430a      	orrs	r2, r1
 800d8ae:	491f      	ldr	r1, [pc, #124]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d8b0:	4313      	orrs	r3, r2
 800d8b2:	610b      	str	r3, [r1, #16]
 800d8b4:	e011      	b.n	800d8da <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800d8b6:	4b1d      	ldr	r3, [pc, #116]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d8b8:	691b      	ldr	r3, [r3, #16]
 800d8ba:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800d8be:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800d8c2:	687a      	ldr	r2, [r7, #4]
 800d8c4:	6892      	ldr	r2, [r2, #8]
 800d8c6:	0211      	lsls	r1, r2, #8
 800d8c8:	687a      	ldr	r2, [r7, #4]
 800d8ca:	6952      	ldr	r2, [r2, #20]
 800d8cc:	0852      	lsrs	r2, r2, #1
 800d8ce:	3a01      	subs	r2, #1
 800d8d0:	0652      	lsls	r2, r2, #25
 800d8d2:	430a      	orrs	r2, r1
 800d8d4:	4915      	ldr	r1, [pc, #84]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d8d6:	4313      	orrs	r3, r2
 800d8d8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800d8da:	4b14      	ldr	r3, [pc, #80]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	4a13      	ldr	r2, [pc, #76]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d8e0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d8e4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d8e6:	f7fb f821 	bl	800892c <HAL_GetTick>
 800d8ea:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800d8ec:	e009      	b.n	800d902 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d8ee:	f7fb f81d 	bl	800892c <HAL_GetTick>
 800d8f2:	4602      	mov	r2, r0
 800d8f4:	68bb      	ldr	r3, [r7, #8]
 800d8f6:	1ad3      	subs	r3, r2, r3
 800d8f8:	2b02      	cmp	r3, #2
 800d8fa:	d902      	bls.n	800d902 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800d8fc:	2303      	movs	r3, #3
 800d8fe:	73fb      	strb	r3, [r7, #15]
          break;
 800d900:	e005      	b.n	800d90e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800d902:	4b0a      	ldr	r3, [pc, #40]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d904:	681b      	ldr	r3, [r3, #0]
 800d906:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d0ef      	beq.n	800d8ee <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800d90e:	7bfb      	ldrb	r3, [r7, #15]
 800d910:	2b00      	cmp	r3, #0
 800d912:	d106      	bne.n	800d922 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800d914:	4b05      	ldr	r3, [pc, #20]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d916:	691a      	ldr	r2, [r3, #16]
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	699b      	ldr	r3, [r3, #24]
 800d91c:	4903      	ldr	r1, [pc, #12]	; (800d92c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d91e:	4313      	orrs	r3, r2
 800d920:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800d922:	7bfb      	ldrb	r3, [r7, #15]
}
 800d924:	4618      	mov	r0, r3
 800d926:	3710      	adds	r7, #16
 800d928:	46bd      	mov	sp, r7
 800d92a:	bd80      	pop	{r7, pc}
 800d92c:	40021000 	.word	0x40021000

0800d930 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d930:	b580      	push	{r7, lr}
 800d932:	b082      	sub	sp, #8
 800d934:	af00      	add	r7, sp, #0
 800d936:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d101      	bne.n	800d942 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d93e:	2301      	movs	r3, #1
 800d940:	e049      	b.n	800d9d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d948:	b2db      	uxtb	r3, r3
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	d106      	bne.n	800d95c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	2200      	movs	r2, #0
 800d952:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d956:	6878      	ldr	r0, [r7, #4]
 800d958:	f000 f841 	bl	800d9de <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	2202      	movs	r2, #2
 800d960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	681a      	ldr	r2, [r3, #0]
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	3304      	adds	r3, #4
 800d96c:	4619      	mov	r1, r3
 800d96e:	4610      	mov	r0, r2
 800d970:	f000 fb42 	bl	800dff8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	2201      	movs	r2, #1
 800d978:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	2201      	movs	r2, #1
 800d980:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	2201      	movs	r2, #1
 800d988:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	2201      	movs	r2, #1
 800d990:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	2201      	movs	r2, #1
 800d998:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	2201      	movs	r2, #1
 800d9a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	2201      	movs	r2, #1
 800d9a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	2201      	movs	r2, #1
 800d9b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	2201      	movs	r2, #1
 800d9b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	2201      	movs	r2, #1
 800d9c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	2201      	movs	r2, #1
 800d9c8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	2201      	movs	r2, #1
 800d9d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d9d4:	2300      	movs	r3, #0
}
 800d9d6:	4618      	mov	r0, r3
 800d9d8:	3708      	adds	r7, #8
 800d9da:	46bd      	mov	sp, r7
 800d9dc:	bd80      	pop	{r7, pc}

0800d9de <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800d9de:	b480      	push	{r7}
 800d9e0:	b083      	sub	sp, #12
 800d9e2:	af00      	add	r7, sp, #0
 800d9e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800d9e6:	bf00      	nop
 800d9e8:	370c      	adds	r7, #12
 800d9ea:	46bd      	mov	sp, r7
 800d9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9f0:	4770      	bx	lr
	...

0800d9f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d9f4:	b480      	push	{r7}
 800d9f6:	b085      	sub	sp, #20
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800da02:	b2db      	uxtb	r3, r3
 800da04:	2b01      	cmp	r3, #1
 800da06:	d001      	beq.n	800da0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800da08:	2301      	movs	r3, #1
 800da0a:	e03b      	b.n	800da84 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	2202      	movs	r2, #2
 800da10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	68da      	ldr	r2, [r3, #12]
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	f042 0201 	orr.w	r2, r2, #1
 800da22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	4a19      	ldr	r2, [pc, #100]	; (800da90 <HAL_TIM_Base_Start_IT+0x9c>)
 800da2a:	4293      	cmp	r3, r2
 800da2c:	d009      	beq.n	800da42 <HAL_TIM_Base_Start_IT+0x4e>
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800da36:	d004      	beq.n	800da42 <HAL_TIM_Base_Start_IT+0x4e>
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	4a15      	ldr	r2, [pc, #84]	; (800da94 <HAL_TIM_Base_Start_IT+0xa0>)
 800da3e:	4293      	cmp	r3, r2
 800da40:	d115      	bne.n	800da6e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	689a      	ldr	r2, [r3, #8]
 800da48:	4b13      	ldr	r3, [pc, #76]	; (800da98 <HAL_TIM_Base_Start_IT+0xa4>)
 800da4a:	4013      	ands	r3, r2
 800da4c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	2b06      	cmp	r3, #6
 800da52:	d015      	beq.n	800da80 <HAL_TIM_Base_Start_IT+0x8c>
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800da5a:	d011      	beq.n	800da80 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	681a      	ldr	r2, [r3, #0]
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	f042 0201 	orr.w	r2, r2, #1
 800da6a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800da6c:	e008      	b.n	800da80 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	681a      	ldr	r2, [r3, #0]
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	f042 0201 	orr.w	r2, r2, #1
 800da7c:	601a      	str	r2, [r3, #0]
 800da7e:	e000      	b.n	800da82 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800da80:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800da82:	2300      	movs	r3, #0
}
 800da84:	4618      	mov	r0, r3
 800da86:	3714      	adds	r7, #20
 800da88:	46bd      	mov	sp, r7
 800da8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da8e:	4770      	bx	lr
 800da90:	40012c00 	.word	0x40012c00
 800da94:	40014000 	.word	0x40014000
 800da98:	00010007 	.word	0x00010007

0800da9c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800da9c:	b580      	push	{r7, lr}
 800da9e:	b082      	sub	sp, #8
 800daa0:	af00      	add	r7, sp, #0
 800daa2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d101      	bne.n	800daae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800daaa:	2301      	movs	r3, #1
 800daac:	e049      	b.n	800db42 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800dab4:	b2db      	uxtb	r3, r3
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d106      	bne.n	800dac8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	2200      	movs	r2, #0
 800dabe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800dac2:	6878      	ldr	r0, [r7, #4]
 800dac4:	f7f5 f922 	bl	8002d0c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	2202      	movs	r2, #2
 800dacc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	681a      	ldr	r2, [r3, #0]
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	3304      	adds	r3, #4
 800dad8:	4619      	mov	r1, r3
 800dada:	4610      	mov	r0, r2
 800dadc:	f000 fa8c 	bl	800dff8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	2201      	movs	r2, #1
 800dae4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	2201      	movs	r2, #1
 800daec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	2201      	movs	r2, #1
 800daf4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	2201      	movs	r2, #1
 800dafc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	2201      	movs	r2, #1
 800db04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	2201      	movs	r2, #1
 800db0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	2201      	movs	r2, #1
 800db14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	2201      	movs	r2, #1
 800db1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	2201      	movs	r2, #1
 800db24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	2201      	movs	r2, #1
 800db2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	2201      	movs	r2, #1
 800db34:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	2201      	movs	r2, #1
 800db3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800db40:	2300      	movs	r3, #0
}
 800db42:	4618      	mov	r0, r3
 800db44:	3708      	adds	r7, #8
 800db46:	46bd      	mov	sp, r7
 800db48:	bd80      	pop	{r7, pc}

0800db4a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800db4a:	b580      	push	{r7, lr}
 800db4c:	b082      	sub	sp, #8
 800db4e:	af00      	add	r7, sp, #0
 800db50:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	691b      	ldr	r3, [r3, #16]
 800db58:	f003 0302 	and.w	r3, r3, #2
 800db5c:	2b02      	cmp	r3, #2
 800db5e:	d122      	bne.n	800dba6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	68db      	ldr	r3, [r3, #12]
 800db66:	f003 0302 	and.w	r3, r3, #2
 800db6a:	2b02      	cmp	r3, #2
 800db6c:	d11b      	bne.n	800dba6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	f06f 0202 	mvn.w	r2, #2
 800db76:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	2201      	movs	r2, #1
 800db7c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	699b      	ldr	r3, [r3, #24]
 800db84:	f003 0303 	and.w	r3, r3, #3
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d003      	beq.n	800db94 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800db8c:	6878      	ldr	r0, [r7, #4]
 800db8e:	f000 fa15 	bl	800dfbc <HAL_TIM_IC_CaptureCallback>
 800db92:	e005      	b.n	800dba0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800db94:	6878      	ldr	r0, [r7, #4]
 800db96:	f000 fa07 	bl	800dfa8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800db9a:	6878      	ldr	r0, [r7, #4]
 800db9c:	f000 fa18 	bl	800dfd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	2200      	movs	r2, #0
 800dba4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	691b      	ldr	r3, [r3, #16]
 800dbac:	f003 0304 	and.w	r3, r3, #4
 800dbb0:	2b04      	cmp	r3, #4
 800dbb2:	d122      	bne.n	800dbfa <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	68db      	ldr	r3, [r3, #12]
 800dbba:	f003 0304 	and.w	r3, r3, #4
 800dbbe:	2b04      	cmp	r3, #4
 800dbc0:	d11b      	bne.n	800dbfa <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	f06f 0204 	mvn.w	r2, #4
 800dbca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	2202      	movs	r2, #2
 800dbd0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	699b      	ldr	r3, [r3, #24]
 800dbd8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d003      	beq.n	800dbe8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dbe0:	6878      	ldr	r0, [r7, #4]
 800dbe2:	f000 f9eb 	bl	800dfbc <HAL_TIM_IC_CaptureCallback>
 800dbe6:	e005      	b.n	800dbf4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dbe8:	6878      	ldr	r0, [r7, #4]
 800dbea:	f000 f9dd 	bl	800dfa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dbee:	6878      	ldr	r0, [r7, #4]
 800dbf0:	f000 f9ee 	bl	800dfd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	2200      	movs	r2, #0
 800dbf8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	691b      	ldr	r3, [r3, #16]
 800dc00:	f003 0308 	and.w	r3, r3, #8
 800dc04:	2b08      	cmp	r3, #8
 800dc06:	d122      	bne.n	800dc4e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	68db      	ldr	r3, [r3, #12]
 800dc0e:	f003 0308 	and.w	r3, r3, #8
 800dc12:	2b08      	cmp	r3, #8
 800dc14:	d11b      	bne.n	800dc4e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	f06f 0208 	mvn.w	r2, #8
 800dc1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	2204      	movs	r2, #4
 800dc24:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	69db      	ldr	r3, [r3, #28]
 800dc2c:	f003 0303 	and.w	r3, r3, #3
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d003      	beq.n	800dc3c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dc34:	6878      	ldr	r0, [r7, #4]
 800dc36:	f000 f9c1 	bl	800dfbc <HAL_TIM_IC_CaptureCallback>
 800dc3a:	e005      	b.n	800dc48 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc3c:	6878      	ldr	r0, [r7, #4]
 800dc3e:	f000 f9b3 	bl	800dfa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc42:	6878      	ldr	r0, [r7, #4]
 800dc44:	f000 f9c4 	bl	800dfd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	2200      	movs	r2, #0
 800dc4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	691b      	ldr	r3, [r3, #16]
 800dc54:	f003 0310 	and.w	r3, r3, #16
 800dc58:	2b10      	cmp	r3, #16
 800dc5a:	d122      	bne.n	800dca2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	68db      	ldr	r3, [r3, #12]
 800dc62:	f003 0310 	and.w	r3, r3, #16
 800dc66:	2b10      	cmp	r3, #16
 800dc68:	d11b      	bne.n	800dca2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	f06f 0210 	mvn.w	r2, #16
 800dc72:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	2208      	movs	r2, #8
 800dc78:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	69db      	ldr	r3, [r3, #28]
 800dc80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d003      	beq.n	800dc90 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dc88:	6878      	ldr	r0, [r7, #4]
 800dc8a:	f000 f997 	bl	800dfbc <HAL_TIM_IC_CaptureCallback>
 800dc8e:	e005      	b.n	800dc9c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc90:	6878      	ldr	r0, [r7, #4]
 800dc92:	f000 f989 	bl	800dfa8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc96:	6878      	ldr	r0, [r7, #4]
 800dc98:	f000 f99a 	bl	800dfd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	2200      	movs	r2, #0
 800dca0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	691b      	ldr	r3, [r3, #16]
 800dca8:	f003 0301 	and.w	r3, r3, #1
 800dcac:	2b01      	cmp	r3, #1
 800dcae:	d10e      	bne.n	800dcce <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	68db      	ldr	r3, [r3, #12]
 800dcb6:	f003 0301 	and.w	r3, r3, #1
 800dcba:	2b01      	cmp	r3, #1
 800dcbc:	d107      	bne.n	800dcce <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	f06f 0201 	mvn.w	r2, #1
 800dcc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800dcc8:	6878      	ldr	r0, [r7, #4]
 800dcca:	f7f4 fd09 	bl	80026e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	691b      	ldr	r3, [r3, #16]
 800dcd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dcd8:	2b80      	cmp	r3, #128	; 0x80
 800dcda:	d10e      	bne.n	800dcfa <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	68db      	ldr	r3, [r3, #12]
 800dce2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dce6:	2b80      	cmp	r3, #128	; 0x80
 800dce8:	d107      	bne.n	800dcfa <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800dcf2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800dcf4:	6878      	ldr	r0, [r7, #4]
 800dcf6:	f000 fd49 	bl	800e78c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	691b      	ldr	r3, [r3, #16]
 800dd00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dd04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dd08:	d10e      	bne.n	800dd28 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	68db      	ldr	r3, [r3, #12]
 800dd10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dd14:	2b80      	cmp	r3, #128	; 0x80
 800dd16:	d107      	bne.n	800dd28 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800dd20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800dd22:	6878      	ldr	r0, [r7, #4]
 800dd24:	f000 fd3c 	bl	800e7a0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	691b      	ldr	r3, [r3, #16]
 800dd2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd32:	2b40      	cmp	r3, #64	; 0x40
 800dd34:	d10e      	bne.n	800dd54 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	68db      	ldr	r3, [r3, #12]
 800dd3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd40:	2b40      	cmp	r3, #64	; 0x40
 800dd42:	d107      	bne.n	800dd54 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800dd4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800dd4e:	6878      	ldr	r0, [r7, #4]
 800dd50:	f000 f948 	bl	800dfe4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	691b      	ldr	r3, [r3, #16]
 800dd5a:	f003 0320 	and.w	r3, r3, #32
 800dd5e:	2b20      	cmp	r3, #32
 800dd60:	d10e      	bne.n	800dd80 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	68db      	ldr	r3, [r3, #12]
 800dd68:	f003 0320 	and.w	r3, r3, #32
 800dd6c:	2b20      	cmp	r3, #32
 800dd6e:	d107      	bne.n	800dd80 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	f06f 0220 	mvn.w	r2, #32
 800dd78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800dd7a:	6878      	ldr	r0, [r7, #4]
 800dd7c:	f000 fcfc 	bl	800e778 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800dd80:	bf00      	nop
 800dd82:	3708      	adds	r7, #8
 800dd84:	46bd      	mov	sp, r7
 800dd86:	bd80      	pop	{r7, pc}

0800dd88 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800dd88:	b580      	push	{r7, lr}
 800dd8a:	b084      	sub	sp, #16
 800dd8c:	af00      	add	r7, sp, #0
 800dd8e:	60f8      	str	r0, [r7, #12]
 800dd90:	60b9      	str	r1, [r7, #8]
 800dd92:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800dd94:	68fb      	ldr	r3, [r7, #12]
 800dd96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dd9a:	2b01      	cmp	r3, #1
 800dd9c:	d101      	bne.n	800dda2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800dd9e:	2302      	movs	r3, #2
 800dda0:	e0fd      	b.n	800df9e <HAL_TIM_PWM_ConfigChannel+0x216>
 800dda2:	68fb      	ldr	r3, [r7, #12]
 800dda4:	2201      	movs	r2, #1
 800dda6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	2b14      	cmp	r3, #20
 800ddae:	f200 80f0 	bhi.w	800df92 <HAL_TIM_PWM_ConfigChannel+0x20a>
 800ddb2:	a201      	add	r2, pc, #4	; (adr r2, 800ddb8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800ddb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddb8:	0800de0d 	.word	0x0800de0d
 800ddbc:	0800df93 	.word	0x0800df93
 800ddc0:	0800df93 	.word	0x0800df93
 800ddc4:	0800df93 	.word	0x0800df93
 800ddc8:	0800de4d 	.word	0x0800de4d
 800ddcc:	0800df93 	.word	0x0800df93
 800ddd0:	0800df93 	.word	0x0800df93
 800ddd4:	0800df93 	.word	0x0800df93
 800ddd8:	0800de8f 	.word	0x0800de8f
 800dddc:	0800df93 	.word	0x0800df93
 800dde0:	0800df93 	.word	0x0800df93
 800dde4:	0800df93 	.word	0x0800df93
 800dde8:	0800decf 	.word	0x0800decf
 800ddec:	0800df93 	.word	0x0800df93
 800ddf0:	0800df93 	.word	0x0800df93
 800ddf4:	0800df93 	.word	0x0800df93
 800ddf8:	0800df11 	.word	0x0800df11
 800ddfc:	0800df93 	.word	0x0800df93
 800de00:	0800df93 	.word	0x0800df93
 800de04:	0800df93 	.word	0x0800df93
 800de08:	0800df51 	.word	0x0800df51
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	68b9      	ldr	r1, [r7, #8]
 800de12:	4618      	mov	r0, r3
 800de14:	f000 f954 	bl	800e0c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	699a      	ldr	r2, [r3, #24]
 800de1e:	68fb      	ldr	r3, [r7, #12]
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	f042 0208 	orr.w	r2, r2, #8
 800de26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	699a      	ldr	r2, [r3, #24]
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	f022 0204 	bic.w	r2, r2, #4
 800de36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	6999      	ldr	r1, [r3, #24]
 800de3e:	68bb      	ldr	r3, [r7, #8]
 800de40:	691a      	ldr	r2, [r3, #16]
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	430a      	orrs	r2, r1
 800de48:	619a      	str	r2, [r3, #24]
      break;
 800de4a:	e0a3      	b.n	800df94 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	68b9      	ldr	r1, [r7, #8]
 800de52:	4618      	mov	r0, r3
 800de54:	f000 f9b0 	bl	800e1b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	699a      	ldr	r2, [r3, #24]
 800de5e:	68fb      	ldr	r3, [r7, #12]
 800de60:	681b      	ldr	r3, [r3, #0]
 800de62:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800de66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800de68:	68fb      	ldr	r3, [r7, #12]
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	699a      	ldr	r2, [r3, #24]
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800de76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800de78:	68fb      	ldr	r3, [r7, #12]
 800de7a:	681b      	ldr	r3, [r3, #0]
 800de7c:	6999      	ldr	r1, [r3, #24]
 800de7e:	68bb      	ldr	r3, [r7, #8]
 800de80:	691b      	ldr	r3, [r3, #16]
 800de82:	021a      	lsls	r2, r3, #8
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	430a      	orrs	r2, r1
 800de8a:	619a      	str	r2, [r3, #24]
      break;
 800de8c:	e082      	b.n	800df94 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	68b9      	ldr	r1, [r7, #8]
 800de94:	4618      	mov	r0, r3
 800de96:	f000 fa09 	bl	800e2ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	681b      	ldr	r3, [r3, #0]
 800de9e:	69da      	ldr	r2, [r3, #28]
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	f042 0208 	orr.w	r2, r2, #8
 800dea8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	69da      	ldr	r2, [r3, #28]
 800deb0:	68fb      	ldr	r3, [r7, #12]
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	f022 0204 	bic.w	r2, r2, #4
 800deb8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800deba:	68fb      	ldr	r3, [r7, #12]
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	69d9      	ldr	r1, [r3, #28]
 800dec0:	68bb      	ldr	r3, [r7, #8]
 800dec2:	691a      	ldr	r2, [r3, #16]
 800dec4:	68fb      	ldr	r3, [r7, #12]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	430a      	orrs	r2, r1
 800deca:	61da      	str	r2, [r3, #28]
      break;
 800decc:	e062      	b.n	800df94 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800dece:	68fb      	ldr	r3, [r7, #12]
 800ded0:	681b      	ldr	r3, [r3, #0]
 800ded2:	68b9      	ldr	r1, [r7, #8]
 800ded4:	4618      	mov	r0, r3
 800ded6:	f000 fa61 	bl	800e39c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	69da      	ldr	r2, [r3, #28]
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800dee8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	69da      	ldr	r2, [r3, #28]
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800def8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	69d9      	ldr	r1, [r3, #28]
 800df00:	68bb      	ldr	r3, [r7, #8]
 800df02:	691b      	ldr	r3, [r3, #16]
 800df04:	021a      	lsls	r2, r3, #8
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	681b      	ldr	r3, [r3, #0]
 800df0a:	430a      	orrs	r2, r1
 800df0c:	61da      	str	r2, [r3, #28]
      break;
 800df0e:	e041      	b.n	800df94 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800df10:	68fb      	ldr	r3, [r7, #12]
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	68b9      	ldr	r1, [r7, #8]
 800df16:	4618      	mov	r0, r3
 800df18:	f000 fa9e 	bl	800e458 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	f042 0208 	orr.w	r2, r2, #8
 800df2a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	f022 0204 	bic.w	r2, r2, #4
 800df3a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800df42:	68bb      	ldr	r3, [r7, #8]
 800df44:	691a      	ldr	r2, [r3, #16]
 800df46:	68fb      	ldr	r3, [r7, #12]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	430a      	orrs	r2, r1
 800df4c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800df4e:	e021      	b.n	800df94 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	68b9      	ldr	r1, [r7, #8]
 800df56:	4618      	mov	r0, r3
 800df58:	f000 fad6 	bl	800e508 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800df62:	68fb      	ldr	r3, [r7, #12]
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800df6a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800df72:	68fb      	ldr	r3, [r7, #12]
 800df74:	681b      	ldr	r3, [r3, #0]
 800df76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800df7a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800df82:	68bb      	ldr	r3, [r7, #8]
 800df84:	691b      	ldr	r3, [r3, #16]
 800df86:	021a      	lsls	r2, r3, #8
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	430a      	orrs	r2, r1
 800df8e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800df90:	e000      	b.n	800df94 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800df92:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	2200      	movs	r2, #0
 800df98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800df9c:	2300      	movs	r3, #0
}
 800df9e:	4618      	mov	r0, r3
 800dfa0:	3710      	adds	r7, #16
 800dfa2:	46bd      	mov	sp, r7
 800dfa4:	bd80      	pop	{r7, pc}
 800dfa6:	bf00      	nop

0800dfa8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800dfa8:	b480      	push	{r7}
 800dfaa:	b083      	sub	sp, #12
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800dfb0:	bf00      	nop
 800dfb2:	370c      	adds	r7, #12
 800dfb4:	46bd      	mov	sp, r7
 800dfb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfba:	4770      	bx	lr

0800dfbc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800dfbc:	b480      	push	{r7}
 800dfbe:	b083      	sub	sp, #12
 800dfc0:	af00      	add	r7, sp, #0
 800dfc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800dfc4:	bf00      	nop
 800dfc6:	370c      	adds	r7, #12
 800dfc8:	46bd      	mov	sp, r7
 800dfca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfce:	4770      	bx	lr

0800dfd0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800dfd0:	b480      	push	{r7}
 800dfd2:	b083      	sub	sp, #12
 800dfd4:	af00      	add	r7, sp, #0
 800dfd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800dfd8:	bf00      	nop
 800dfda:	370c      	adds	r7, #12
 800dfdc:	46bd      	mov	sp, r7
 800dfde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfe2:	4770      	bx	lr

0800dfe4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800dfe4:	b480      	push	{r7}
 800dfe6:	b083      	sub	sp, #12
 800dfe8:	af00      	add	r7, sp, #0
 800dfea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800dfec:	bf00      	nop
 800dfee:	370c      	adds	r7, #12
 800dff0:	46bd      	mov	sp, r7
 800dff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff6:	4770      	bx	lr

0800dff8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800dff8:	b480      	push	{r7}
 800dffa:	b085      	sub	sp, #20
 800dffc:	af00      	add	r7, sp, #0
 800dffe:	6078      	str	r0, [r7, #4]
 800e000:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	4a2a      	ldr	r2, [pc, #168]	; (800e0b4 <TIM_Base_SetConfig+0xbc>)
 800e00c:	4293      	cmp	r3, r2
 800e00e:	d003      	beq.n	800e018 <TIM_Base_SetConfig+0x20>
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e016:	d108      	bne.n	800e02a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e01e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e020:	683b      	ldr	r3, [r7, #0]
 800e022:	685b      	ldr	r3, [r3, #4]
 800e024:	68fa      	ldr	r2, [r7, #12]
 800e026:	4313      	orrs	r3, r2
 800e028:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	4a21      	ldr	r2, [pc, #132]	; (800e0b4 <TIM_Base_SetConfig+0xbc>)
 800e02e:	4293      	cmp	r3, r2
 800e030:	d00b      	beq.n	800e04a <TIM_Base_SetConfig+0x52>
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e038:	d007      	beq.n	800e04a <TIM_Base_SetConfig+0x52>
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	4a1e      	ldr	r2, [pc, #120]	; (800e0b8 <TIM_Base_SetConfig+0xc0>)
 800e03e:	4293      	cmp	r3, r2
 800e040:	d003      	beq.n	800e04a <TIM_Base_SetConfig+0x52>
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	4a1d      	ldr	r2, [pc, #116]	; (800e0bc <TIM_Base_SetConfig+0xc4>)
 800e046:	4293      	cmp	r3, r2
 800e048:	d108      	bne.n	800e05c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e04a:	68fb      	ldr	r3, [r7, #12]
 800e04c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e050:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e052:	683b      	ldr	r3, [r7, #0]
 800e054:	68db      	ldr	r3, [r3, #12]
 800e056:	68fa      	ldr	r2, [r7, #12]
 800e058:	4313      	orrs	r3, r2
 800e05a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800e062:	683b      	ldr	r3, [r7, #0]
 800e064:	695b      	ldr	r3, [r3, #20]
 800e066:	4313      	orrs	r3, r2
 800e068:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	68fa      	ldr	r2, [r7, #12]
 800e06e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e070:	683b      	ldr	r3, [r7, #0]
 800e072:	689a      	ldr	r2, [r3, #8]
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e078:	683b      	ldr	r3, [r7, #0]
 800e07a:	681a      	ldr	r2, [r3, #0]
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	4a0c      	ldr	r2, [pc, #48]	; (800e0b4 <TIM_Base_SetConfig+0xbc>)
 800e084:	4293      	cmp	r3, r2
 800e086:	d007      	beq.n	800e098 <TIM_Base_SetConfig+0xa0>
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	4a0b      	ldr	r2, [pc, #44]	; (800e0b8 <TIM_Base_SetConfig+0xc0>)
 800e08c:	4293      	cmp	r3, r2
 800e08e:	d003      	beq.n	800e098 <TIM_Base_SetConfig+0xa0>
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	4a0a      	ldr	r2, [pc, #40]	; (800e0bc <TIM_Base_SetConfig+0xc4>)
 800e094:	4293      	cmp	r3, r2
 800e096:	d103      	bne.n	800e0a0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e098:	683b      	ldr	r3, [r7, #0]
 800e09a:	691a      	ldr	r2, [r3, #16]
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	2201      	movs	r2, #1
 800e0a4:	615a      	str	r2, [r3, #20]
}
 800e0a6:	bf00      	nop
 800e0a8:	3714      	adds	r7, #20
 800e0aa:	46bd      	mov	sp, r7
 800e0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0b0:	4770      	bx	lr
 800e0b2:	bf00      	nop
 800e0b4:	40012c00 	.word	0x40012c00
 800e0b8:	40014000 	.word	0x40014000
 800e0bc:	40014400 	.word	0x40014400

0800e0c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e0c0:	b480      	push	{r7}
 800e0c2:	b087      	sub	sp, #28
 800e0c4:	af00      	add	r7, sp, #0
 800e0c6:	6078      	str	r0, [r7, #4]
 800e0c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	6a1b      	ldr	r3, [r3, #32]
 800e0ce:	f023 0201 	bic.w	r2, r3, #1
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	6a1b      	ldr	r3, [r3, #32]
 800e0da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	685b      	ldr	r3, [r3, #4]
 800e0e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	699b      	ldr	r3, [r3, #24]
 800e0e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e0ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e0f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	f023 0303 	bic.w	r3, r3, #3
 800e0fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e0fc:	683b      	ldr	r3, [r7, #0]
 800e0fe:	681b      	ldr	r3, [r3, #0]
 800e100:	68fa      	ldr	r2, [r7, #12]
 800e102:	4313      	orrs	r3, r2
 800e104:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e106:	697b      	ldr	r3, [r7, #20]
 800e108:	f023 0302 	bic.w	r3, r3, #2
 800e10c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e10e:	683b      	ldr	r3, [r7, #0]
 800e110:	689b      	ldr	r3, [r3, #8]
 800e112:	697a      	ldr	r2, [r7, #20]
 800e114:	4313      	orrs	r3, r2
 800e116:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	4a24      	ldr	r2, [pc, #144]	; (800e1ac <TIM_OC1_SetConfig+0xec>)
 800e11c:	4293      	cmp	r3, r2
 800e11e:	d007      	beq.n	800e130 <TIM_OC1_SetConfig+0x70>
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	4a23      	ldr	r2, [pc, #140]	; (800e1b0 <TIM_OC1_SetConfig+0xf0>)
 800e124:	4293      	cmp	r3, r2
 800e126:	d003      	beq.n	800e130 <TIM_OC1_SetConfig+0x70>
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	4a22      	ldr	r2, [pc, #136]	; (800e1b4 <TIM_OC1_SetConfig+0xf4>)
 800e12c:	4293      	cmp	r3, r2
 800e12e:	d10c      	bne.n	800e14a <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e130:	697b      	ldr	r3, [r7, #20]
 800e132:	f023 0308 	bic.w	r3, r3, #8
 800e136:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e138:	683b      	ldr	r3, [r7, #0]
 800e13a:	68db      	ldr	r3, [r3, #12]
 800e13c:	697a      	ldr	r2, [r7, #20]
 800e13e:	4313      	orrs	r3, r2
 800e140:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e142:	697b      	ldr	r3, [r7, #20]
 800e144:	f023 0304 	bic.w	r3, r3, #4
 800e148:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	4a17      	ldr	r2, [pc, #92]	; (800e1ac <TIM_OC1_SetConfig+0xec>)
 800e14e:	4293      	cmp	r3, r2
 800e150:	d007      	beq.n	800e162 <TIM_OC1_SetConfig+0xa2>
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	4a16      	ldr	r2, [pc, #88]	; (800e1b0 <TIM_OC1_SetConfig+0xf0>)
 800e156:	4293      	cmp	r3, r2
 800e158:	d003      	beq.n	800e162 <TIM_OC1_SetConfig+0xa2>
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	4a15      	ldr	r2, [pc, #84]	; (800e1b4 <TIM_OC1_SetConfig+0xf4>)
 800e15e:	4293      	cmp	r3, r2
 800e160:	d111      	bne.n	800e186 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e162:	693b      	ldr	r3, [r7, #16]
 800e164:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e168:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e16a:	693b      	ldr	r3, [r7, #16]
 800e16c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e170:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e172:	683b      	ldr	r3, [r7, #0]
 800e174:	695b      	ldr	r3, [r3, #20]
 800e176:	693a      	ldr	r2, [r7, #16]
 800e178:	4313      	orrs	r3, r2
 800e17a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e17c:	683b      	ldr	r3, [r7, #0]
 800e17e:	699b      	ldr	r3, [r3, #24]
 800e180:	693a      	ldr	r2, [r7, #16]
 800e182:	4313      	orrs	r3, r2
 800e184:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	693a      	ldr	r2, [r7, #16]
 800e18a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	68fa      	ldr	r2, [r7, #12]
 800e190:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e192:	683b      	ldr	r3, [r7, #0]
 800e194:	685a      	ldr	r2, [r3, #4]
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	697a      	ldr	r2, [r7, #20]
 800e19e:	621a      	str	r2, [r3, #32]
}
 800e1a0:	bf00      	nop
 800e1a2:	371c      	adds	r7, #28
 800e1a4:	46bd      	mov	sp, r7
 800e1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1aa:	4770      	bx	lr
 800e1ac:	40012c00 	.word	0x40012c00
 800e1b0:	40014000 	.word	0x40014000
 800e1b4:	40014400 	.word	0x40014400

0800e1b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e1b8:	b480      	push	{r7}
 800e1ba:	b087      	sub	sp, #28
 800e1bc:	af00      	add	r7, sp, #0
 800e1be:	6078      	str	r0, [r7, #4]
 800e1c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	6a1b      	ldr	r3, [r3, #32]
 800e1c6:	f023 0210 	bic.w	r2, r3, #16
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	6a1b      	ldr	r3, [r3, #32]
 800e1d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	685b      	ldr	r3, [r3, #4]
 800e1d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	699b      	ldr	r3, [r3, #24]
 800e1de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e1e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e1ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e1f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e1f4:	683b      	ldr	r3, [r7, #0]
 800e1f6:	681b      	ldr	r3, [r3, #0]
 800e1f8:	021b      	lsls	r3, r3, #8
 800e1fa:	68fa      	ldr	r2, [r7, #12]
 800e1fc:	4313      	orrs	r3, r2
 800e1fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e200:	697b      	ldr	r3, [r7, #20]
 800e202:	f023 0320 	bic.w	r3, r3, #32
 800e206:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e208:	683b      	ldr	r3, [r7, #0]
 800e20a:	689b      	ldr	r3, [r3, #8]
 800e20c:	011b      	lsls	r3, r3, #4
 800e20e:	697a      	ldr	r2, [r7, #20]
 800e210:	4313      	orrs	r3, r2
 800e212:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	4a22      	ldr	r2, [pc, #136]	; (800e2a0 <TIM_OC2_SetConfig+0xe8>)
 800e218:	4293      	cmp	r3, r2
 800e21a:	d10d      	bne.n	800e238 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e21c:	697b      	ldr	r3, [r7, #20]
 800e21e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e222:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e224:	683b      	ldr	r3, [r7, #0]
 800e226:	68db      	ldr	r3, [r3, #12]
 800e228:	011b      	lsls	r3, r3, #4
 800e22a:	697a      	ldr	r2, [r7, #20]
 800e22c:	4313      	orrs	r3, r2
 800e22e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e230:	697b      	ldr	r3, [r7, #20]
 800e232:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e236:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	4a19      	ldr	r2, [pc, #100]	; (800e2a0 <TIM_OC2_SetConfig+0xe8>)
 800e23c:	4293      	cmp	r3, r2
 800e23e:	d007      	beq.n	800e250 <TIM_OC2_SetConfig+0x98>
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	4a18      	ldr	r2, [pc, #96]	; (800e2a4 <TIM_OC2_SetConfig+0xec>)
 800e244:	4293      	cmp	r3, r2
 800e246:	d003      	beq.n	800e250 <TIM_OC2_SetConfig+0x98>
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	4a17      	ldr	r2, [pc, #92]	; (800e2a8 <TIM_OC2_SetConfig+0xf0>)
 800e24c:	4293      	cmp	r3, r2
 800e24e:	d113      	bne.n	800e278 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e250:	693b      	ldr	r3, [r7, #16]
 800e252:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e256:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e258:	693b      	ldr	r3, [r7, #16]
 800e25a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e25e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e260:	683b      	ldr	r3, [r7, #0]
 800e262:	695b      	ldr	r3, [r3, #20]
 800e264:	009b      	lsls	r3, r3, #2
 800e266:	693a      	ldr	r2, [r7, #16]
 800e268:	4313      	orrs	r3, r2
 800e26a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e26c:	683b      	ldr	r3, [r7, #0]
 800e26e:	699b      	ldr	r3, [r3, #24]
 800e270:	009b      	lsls	r3, r3, #2
 800e272:	693a      	ldr	r2, [r7, #16]
 800e274:	4313      	orrs	r3, r2
 800e276:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	693a      	ldr	r2, [r7, #16]
 800e27c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	68fa      	ldr	r2, [r7, #12]
 800e282:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e284:	683b      	ldr	r3, [r7, #0]
 800e286:	685a      	ldr	r2, [r3, #4]
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	697a      	ldr	r2, [r7, #20]
 800e290:	621a      	str	r2, [r3, #32]
}
 800e292:	bf00      	nop
 800e294:	371c      	adds	r7, #28
 800e296:	46bd      	mov	sp, r7
 800e298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e29c:	4770      	bx	lr
 800e29e:	bf00      	nop
 800e2a0:	40012c00 	.word	0x40012c00
 800e2a4:	40014000 	.word	0x40014000
 800e2a8:	40014400 	.word	0x40014400

0800e2ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e2ac:	b480      	push	{r7}
 800e2ae:	b087      	sub	sp, #28
 800e2b0:	af00      	add	r7, sp, #0
 800e2b2:	6078      	str	r0, [r7, #4]
 800e2b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	6a1b      	ldr	r3, [r3, #32]
 800e2ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	6a1b      	ldr	r3, [r3, #32]
 800e2c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	685b      	ldr	r3, [r3, #4]
 800e2cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	69db      	ldr	r3, [r3, #28]
 800e2d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e2da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e2de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	f023 0303 	bic.w	r3, r3, #3
 800e2e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e2e8:	683b      	ldr	r3, [r7, #0]
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	68fa      	ldr	r2, [r7, #12]
 800e2ee:	4313      	orrs	r3, r2
 800e2f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e2f2:	697b      	ldr	r3, [r7, #20]
 800e2f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e2f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e2fa:	683b      	ldr	r3, [r7, #0]
 800e2fc:	689b      	ldr	r3, [r3, #8]
 800e2fe:	021b      	lsls	r3, r3, #8
 800e300:	697a      	ldr	r2, [r7, #20]
 800e302:	4313      	orrs	r3, r2
 800e304:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	4a21      	ldr	r2, [pc, #132]	; (800e390 <TIM_OC3_SetConfig+0xe4>)
 800e30a:	4293      	cmp	r3, r2
 800e30c:	d10d      	bne.n	800e32a <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e30e:	697b      	ldr	r3, [r7, #20]
 800e310:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e314:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e316:	683b      	ldr	r3, [r7, #0]
 800e318:	68db      	ldr	r3, [r3, #12]
 800e31a:	021b      	lsls	r3, r3, #8
 800e31c:	697a      	ldr	r2, [r7, #20]
 800e31e:	4313      	orrs	r3, r2
 800e320:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e322:	697b      	ldr	r3, [r7, #20]
 800e324:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e328:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	4a18      	ldr	r2, [pc, #96]	; (800e390 <TIM_OC3_SetConfig+0xe4>)
 800e32e:	4293      	cmp	r3, r2
 800e330:	d007      	beq.n	800e342 <TIM_OC3_SetConfig+0x96>
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	4a17      	ldr	r2, [pc, #92]	; (800e394 <TIM_OC3_SetConfig+0xe8>)
 800e336:	4293      	cmp	r3, r2
 800e338:	d003      	beq.n	800e342 <TIM_OC3_SetConfig+0x96>
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	4a16      	ldr	r2, [pc, #88]	; (800e398 <TIM_OC3_SetConfig+0xec>)
 800e33e:	4293      	cmp	r3, r2
 800e340:	d113      	bne.n	800e36a <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e342:	693b      	ldr	r3, [r7, #16]
 800e344:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e348:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e34a:	693b      	ldr	r3, [r7, #16]
 800e34c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e350:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e352:	683b      	ldr	r3, [r7, #0]
 800e354:	695b      	ldr	r3, [r3, #20]
 800e356:	011b      	lsls	r3, r3, #4
 800e358:	693a      	ldr	r2, [r7, #16]
 800e35a:	4313      	orrs	r3, r2
 800e35c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e35e:	683b      	ldr	r3, [r7, #0]
 800e360:	699b      	ldr	r3, [r3, #24]
 800e362:	011b      	lsls	r3, r3, #4
 800e364:	693a      	ldr	r2, [r7, #16]
 800e366:	4313      	orrs	r3, r2
 800e368:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	693a      	ldr	r2, [r7, #16]
 800e36e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	68fa      	ldr	r2, [r7, #12]
 800e374:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e376:	683b      	ldr	r3, [r7, #0]
 800e378:	685a      	ldr	r2, [r3, #4]
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	697a      	ldr	r2, [r7, #20]
 800e382:	621a      	str	r2, [r3, #32]
}
 800e384:	bf00      	nop
 800e386:	371c      	adds	r7, #28
 800e388:	46bd      	mov	sp, r7
 800e38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e38e:	4770      	bx	lr
 800e390:	40012c00 	.word	0x40012c00
 800e394:	40014000 	.word	0x40014000
 800e398:	40014400 	.word	0x40014400

0800e39c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e39c:	b480      	push	{r7}
 800e39e:	b087      	sub	sp, #28
 800e3a0:	af00      	add	r7, sp, #0
 800e3a2:	6078      	str	r0, [r7, #4]
 800e3a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	6a1b      	ldr	r3, [r3, #32]
 800e3aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	6a1b      	ldr	r3, [r3, #32]
 800e3b6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	685b      	ldr	r3, [r3, #4]
 800e3bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	69db      	ldr	r3, [r3, #28]
 800e3c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e3c4:	68fb      	ldr	r3, [r7, #12]
 800e3c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e3ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e3ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e3d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e3d8:	683b      	ldr	r3, [r7, #0]
 800e3da:	681b      	ldr	r3, [r3, #0]
 800e3dc:	021b      	lsls	r3, r3, #8
 800e3de:	68fa      	ldr	r2, [r7, #12]
 800e3e0:	4313      	orrs	r3, r2
 800e3e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e3e4:	693b      	ldr	r3, [r7, #16]
 800e3e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e3ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e3ec:	683b      	ldr	r3, [r7, #0]
 800e3ee:	689b      	ldr	r3, [r3, #8]
 800e3f0:	031b      	lsls	r3, r3, #12
 800e3f2:	693a      	ldr	r2, [r7, #16]
 800e3f4:	4313      	orrs	r3, r2
 800e3f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	4a14      	ldr	r2, [pc, #80]	; (800e44c <TIM_OC4_SetConfig+0xb0>)
 800e3fc:	4293      	cmp	r3, r2
 800e3fe:	d007      	beq.n	800e410 <TIM_OC4_SetConfig+0x74>
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	4a13      	ldr	r2, [pc, #76]	; (800e450 <TIM_OC4_SetConfig+0xb4>)
 800e404:	4293      	cmp	r3, r2
 800e406:	d003      	beq.n	800e410 <TIM_OC4_SetConfig+0x74>
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	4a12      	ldr	r2, [pc, #72]	; (800e454 <TIM_OC4_SetConfig+0xb8>)
 800e40c:	4293      	cmp	r3, r2
 800e40e:	d109      	bne.n	800e424 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e410:	697b      	ldr	r3, [r7, #20]
 800e412:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800e416:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e418:	683b      	ldr	r3, [r7, #0]
 800e41a:	695b      	ldr	r3, [r3, #20]
 800e41c:	019b      	lsls	r3, r3, #6
 800e41e:	697a      	ldr	r2, [r7, #20]
 800e420:	4313      	orrs	r3, r2
 800e422:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	697a      	ldr	r2, [r7, #20]
 800e428:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	68fa      	ldr	r2, [r7, #12]
 800e42e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e430:	683b      	ldr	r3, [r7, #0]
 800e432:	685a      	ldr	r2, [r3, #4]
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	693a      	ldr	r2, [r7, #16]
 800e43c:	621a      	str	r2, [r3, #32]
}
 800e43e:	bf00      	nop
 800e440:	371c      	adds	r7, #28
 800e442:	46bd      	mov	sp, r7
 800e444:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e448:	4770      	bx	lr
 800e44a:	bf00      	nop
 800e44c:	40012c00 	.word	0x40012c00
 800e450:	40014000 	.word	0x40014000
 800e454:	40014400 	.word	0x40014400

0800e458 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800e458:	b480      	push	{r7}
 800e45a:	b087      	sub	sp, #28
 800e45c:	af00      	add	r7, sp, #0
 800e45e:	6078      	str	r0, [r7, #4]
 800e460:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	6a1b      	ldr	r3, [r3, #32]
 800e466:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	6a1b      	ldr	r3, [r3, #32]
 800e472:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	685b      	ldr	r3, [r3, #4]
 800e478:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e47e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e486:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e48a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e48c:	683b      	ldr	r3, [r7, #0]
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	68fa      	ldr	r2, [r7, #12]
 800e492:	4313      	orrs	r3, r2
 800e494:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e496:	693b      	ldr	r3, [r7, #16]
 800e498:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800e49c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e49e:	683b      	ldr	r3, [r7, #0]
 800e4a0:	689b      	ldr	r3, [r3, #8]
 800e4a2:	041b      	lsls	r3, r3, #16
 800e4a4:	693a      	ldr	r2, [r7, #16]
 800e4a6:	4313      	orrs	r3, r2
 800e4a8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	4a13      	ldr	r2, [pc, #76]	; (800e4fc <TIM_OC5_SetConfig+0xa4>)
 800e4ae:	4293      	cmp	r3, r2
 800e4b0:	d007      	beq.n	800e4c2 <TIM_OC5_SetConfig+0x6a>
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	4a12      	ldr	r2, [pc, #72]	; (800e500 <TIM_OC5_SetConfig+0xa8>)
 800e4b6:	4293      	cmp	r3, r2
 800e4b8:	d003      	beq.n	800e4c2 <TIM_OC5_SetConfig+0x6a>
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	4a11      	ldr	r2, [pc, #68]	; (800e504 <TIM_OC5_SetConfig+0xac>)
 800e4be:	4293      	cmp	r3, r2
 800e4c0:	d109      	bne.n	800e4d6 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e4c2:	697b      	ldr	r3, [r7, #20]
 800e4c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e4c8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e4ca:	683b      	ldr	r3, [r7, #0]
 800e4cc:	695b      	ldr	r3, [r3, #20]
 800e4ce:	021b      	lsls	r3, r3, #8
 800e4d0:	697a      	ldr	r2, [r7, #20]
 800e4d2:	4313      	orrs	r3, r2
 800e4d4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	697a      	ldr	r2, [r7, #20]
 800e4da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	68fa      	ldr	r2, [r7, #12]
 800e4e0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e4e2:	683b      	ldr	r3, [r7, #0]
 800e4e4:	685a      	ldr	r2, [r3, #4]
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	693a      	ldr	r2, [r7, #16]
 800e4ee:	621a      	str	r2, [r3, #32]
}
 800e4f0:	bf00      	nop
 800e4f2:	371c      	adds	r7, #28
 800e4f4:	46bd      	mov	sp, r7
 800e4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4fa:	4770      	bx	lr
 800e4fc:	40012c00 	.word	0x40012c00
 800e500:	40014000 	.word	0x40014000
 800e504:	40014400 	.word	0x40014400

0800e508 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800e508:	b480      	push	{r7}
 800e50a:	b087      	sub	sp, #28
 800e50c:	af00      	add	r7, sp, #0
 800e50e:	6078      	str	r0, [r7, #4]
 800e510:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	6a1b      	ldr	r3, [r3, #32]
 800e516:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	6a1b      	ldr	r3, [r3, #32]
 800e522:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	685b      	ldr	r3, [r3, #4]
 800e528:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e52e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e536:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e53a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e53c:	683b      	ldr	r3, [r7, #0]
 800e53e:	681b      	ldr	r3, [r3, #0]
 800e540:	021b      	lsls	r3, r3, #8
 800e542:	68fa      	ldr	r2, [r7, #12]
 800e544:	4313      	orrs	r3, r2
 800e546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e548:	693b      	ldr	r3, [r7, #16]
 800e54a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e54e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e550:	683b      	ldr	r3, [r7, #0]
 800e552:	689b      	ldr	r3, [r3, #8]
 800e554:	051b      	lsls	r3, r3, #20
 800e556:	693a      	ldr	r2, [r7, #16]
 800e558:	4313      	orrs	r3, r2
 800e55a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	4a14      	ldr	r2, [pc, #80]	; (800e5b0 <TIM_OC6_SetConfig+0xa8>)
 800e560:	4293      	cmp	r3, r2
 800e562:	d007      	beq.n	800e574 <TIM_OC6_SetConfig+0x6c>
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	4a13      	ldr	r2, [pc, #76]	; (800e5b4 <TIM_OC6_SetConfig+0xac>)
 800e568:	4293      	cmp	r3, r2
 800e56a:	d003      	beq.n	800e574 <TIM_OC6_SetConfig+0x6c>
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	4a12      	ldr	r2, [pc, #72]	; (800e5b8 <TIM_OC6_SetConfig+0xb0>)
 800e570:	4293      	cmp	r3, r2
 800e572:	d109      	bne.n	800e588 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e574:	697b      	ldr	r3, [r7, #20]
 800e576:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800e57a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e57c:	683b      	ldr	r3, [r7, #0]
 800e57e:	695b      	ldr	r3, [r3, #20]
 800e580:	029b      	lsls	r3, r3, #10
 800e582:	697a      	ldr	r2, [r7, #20]
 800e584:	4313      	orrs	r3, r2
 800e586:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	697a      	ldr	r2, [r7, #20]
 800e58c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	68fa      	ldr	r2, [r7, #12]
 800e592:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e594:	683b      	ldr	r3, [r7, #0]
 800e596:	685a      	ldr	r2, [r3, #4]
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	693a      	ldr	r2, [r7, #16]
 800e5a0:	621a      	str	r2, [r3, #32]
}
 800e5a2:	bf00      	nop
 800e5a4:	371c      	adds	r7, #28
 800e5a6:	46bd      	mov	sp, r7
 800e5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ac:	4770      	bx	lr
 800e5ae:	bf00      	nop
 800e5b0:	40012c00 	.word	0x40012c00
 800e5b4:	40014000 	.word	0x40014000
 800e5b8:	40014400 	.word	0x40014400

0800e5bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e5bc:	b480      	push	{r7}
 800e5be:	b085      	sub	sp, #20
 800e5c0:	af00      	add	r7, sp, #0
 800e5c2:	6078      	str	r0, [r7, #4]
 800e5c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e5cc:	2b01      	cmp	r3, #1
 800e5ce:	d101      	bne.n	800e5d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e5d0:	2302      	movs	r3, #2
 800e5d2:	e04f      	b.n	800e674 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	2201      	movs	r2, #1
 800e5d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	2202      	movs	r2, #2
 800e5e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	685b      	ldr	r3, [r3, #4]
 800e5ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	689b      	ldr	r3, [r3, #8]
 800e5f2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	4a21      	ldr	r2, [pc, #132]	; (800e680 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800e5fa:	4293      	cmp	r3, r2
 800e5fc:	d108      	bne.n	800e610 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e5fe:	68fb      	ldr	r3, [r7, #12]
 800e600:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800e604:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e606:	683b      	ldr	r3, [r7, #0]
 800e608:	685b      	ldr	r3, [r3, #4]
 800e60a:	68fa      	ldr	r2, [r7, #12]
 800e60c:	4313      	orrs	r3, r2
 800e60e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e610:	68fb      	ldr	r3, [r7, #12]
 800e612:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e616:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e618:	683b      	ldr	r3, [r7, #0]
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	68fa      	ldr	r2, [r7, #12]
 800e61e:	4313      	orrs	r3, r2
 800e620:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	68fa      	ldr	r2, [r7, #12]
 800e628:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	4a14      	ldr	r2, [pc, #80]	; (800e680 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800e630:	4293      	cmp	r3, r2
 800e632:	d009      	beq.n	800e648 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e63c:	d004      	beq.n	800e648 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	681b      	ldr	r3, [r3, #0]
 800e642:	4a10      	ldr	r2, [pc, #64]	; (800e684 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800e644:	4293      	cmp	r3, r2
 800e646:	d10c      	bne.n	800e662 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e648:	68bb      	ldr	r3, [r7, #8]
 800e64a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e64e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e650:	683b      	ldr	r3, [r7, #0]
 800e652:	689b      	ldr	r3, [r3, #8]
 800e654:	68ba      	ldr	r2, [r7, #8]
 800e656:	4313      	orrs	r3, r2
 800e658:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	68ba      	ldr	r2, [r7, #8]
 800e660:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	2201      	movs	r2, #1
 800e666:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	2200      	movs	r2, #0
 800e66e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e672:	2300      	movs	r3, #0
}
 800e674:	4618      	mov	r0, r3
 800e676:	3714      	adds	r7, #20
 800e678:	46bd      	mov	sp, r7
 800e67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e67e:	4770      	bx	lr
 800e680:	40012c00 	.word	0x40012c00
 800e684:	40014000 	.word	0x40014000

0800e688 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800e688:	b480      	push	{r7}
 800e68a:	b085      	sub	sp, #20
 800e68c:	af00      	add	r7, sp, #0
 800e68e:	6078      	str	r0, [r7, #4]
 800e690:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800e692:	2300      	movs	r3, #0
 800e694:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e69c:	2b01      	cmp	r3, #1
 800e69e:	d101      	bne.n	800e6a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800e6a0:	2302      	movs	r3, #2
 800e6a2:	e060      	b.n	800e766 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	2201      	movs	r2, #1
 800e6a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800e6b2:	683b      	ldr	r3, [r7, #0]
 800e6b4:	68db      	ldr	r3, [r3, #12]
 800e6b6:	4313      	orrs	r3, r2
 800e6b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800e6c0:	683b      	ldr	r3, [r7, #0]
 800e6c2:	689b      	ldr	r3, [r3, #8]
 800e6c4:	4313      	orrs	r3, r2
 800e6c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800e6ce:	683b      	ldr	r3, [r7, #0]
 800e6d0:	685b      	ldr	r3, [r3, #4]
 800e6d2:	4313      	orrs	r3, r2
 800e6d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800e6dc:	683b      	ldr	r3, [r7, #0]
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	4313      	orrs	r3, r2
 800e6e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e6ea:	683b      	ldr	r3, [r7, #0]
 800e6ec:	691b      	ldr	r3, [r3, #16]
 800e6ee:	4313      	orrs	r3, r2
 800e6f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800e6f2:	68fb      	ldr	r3, [r7, #12]
 800e6f4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800e6f8:	683b      	ldr	r3, [r7, #0]
 800e6fa:	695b      	ldr	r3, [r3, #20]
 800e6fc:	4313      	orrs	r3, r2
 800e6fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800e706:	683b      	ldr	r3, [r7, #0]
 800e708:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e70a:	4313      	orrs	r3, r2
 800e70c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800e714:	683b      	ldr	r3, [r7, #0]
 800e716:	699b      	ldr	r3, [r3, #24]
 800e718:	041b      	lsls	r3, r3, #16
 800e71a:	4313      	orrs	r3, r2
 800e71c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	4a14      	ldr	r2, [pc, #80]	; (800e774 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 800e724:	4293      	cmp	r3, r2
 800e726:	d115      	bne.n	800e754 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800e72e:	683b      	ldr	r3, [r7, #0]
 800e730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e732:	051b      	lsls	r3, r3, #20
 800e734:	4313      	orrs	r3, r2
 800e736:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800e73e:	683b      	ldr	r3, [r7, #0]
 800e740:	69db      	ldr	r3, [r3, #28]
 800e742:	4313      	orrs	r3, r2
 800e744:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800e74c:	683b      	ldr	r3, [r7, #0]
 800e74e:	6a1b      	ldr	r3, [r3, #32]
 800e750:	4313      	orrs	r3, r2
 800e752:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	68fa      	ldr	r2, [r7, #12]
 800e75a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	2200      	movs	r2, #0
 800e760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e764:	2300      	movs	r3, #0
}
 800e766:	4618      	mov	r0, r3
 800e768:	3714      	adds	r7, #20
 800e76a:	46bd      	mov	sp, r7
 800e76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e770:	4770      	bx	lr
 800e772:	bf00      	nop
 800e774:	40012c00 	.word	0x40012c00

0800e778 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e778:	b480      	push	{r7}
 800e77a:	b083      	sub	sp, #12
 800e77c:	af00      	add	r7, sp, #0
 800e77e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e780:	bf00      	nop
 800e782:	370c      	adds	r7, #12
 800e784:	46bd      	mov	sp, r7
 800e786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e78a:	4770      	bx	lr

0800e78c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e78c:	b480      	push	{r7}
 800e78e:	b083      	sub	sp, #12
 800e790:	af00      	add	r7, sp, #0
 800e792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e794:	bf00      	nop
 800e796:	370c      	adds	r7, #12
 800e798:	46bd      	mov	sp, r7
 800e79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e79e:	4770      	bx	lr

0800e7a0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e7a0:	b480      	push	{r7}
 800e7a2:	b083      	sub	sp, #12
 800e7a4:	af00      	add	r7, sp, #0
 800e7a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e7a8:	bf00      	nop
 800e7aa:	370c      	adds	r7, #12
 800e7ac:	46bd      	mov	sp, r7
 800e7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7b2:	4770      	bx	lr

0800e7b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e7b4:	b580      	push	{r7, lr}
 800e7b6:	b082      	sub	sp, #8
 800e7b8:	af00      	add	r7, sp, #0
 800e7ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d101      	bne.n	800e7c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e7c2:	2301      	movs	r3, #1
 800e7c4:	e040      	b.n	800e848 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	d106      	bne.n	800e7dc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	2200      	movs	r2, #0
 800e7d2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e7d6:	6878      	ldr	r0, [r7, #4]
 800e7d8:	f7f4 fb58 	bl	8002e8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	2224      	movs	r2, #36	; 0x24
 800e7e0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	681b      	ldr	r3, [r3, #0]
 800e7e6:	681a      	ldr	r2, [r3, #0]
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	681b      	ldr	r3, [r3, #0]
 800e7ec:	f022 0201 	bic.w	r2, r2, #1
 800e7f0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e7f2:	6878      	ldr	r0, [r7, #4]
 800e7f4:	f000 f82c 	bl	800e850 <UART_SetConfig>
 800e7f8:	4603      	mov	r3, r0
 800e7fa:	2b01      	cmp	r3, #1
 800e7fc:	d101      	bne.n	800e802 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800e7fe:	2301      	movs	r3, #1
 800e800:	e022      	b.n	800e848 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e806:	2b00      	cmp	r3, #0
 800e808:	d002      	beq.n	800e810 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800e80a:	6878      	ldr	r0, [r7, #4]
 800e80c:	f000 fa2c 	bl	800ec68 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	681b      	ldr	r3, [r3, #0]
 800e814:	685a      	ldr	r2, [r3, #4]
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e81e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	689a      	ldr	r2, [r3, #8]
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e82e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	681a      	ldr	r2, [r3, #0]
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	f042 0201 	orr.w	r2, r2, #1
 800e83e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e840:	6878      	ldr	r0, [r7, #4]
 800e842:	f000 fab3 	bl	800edac <UART_CheckIdleState>
 800e846:	4603      	mov	r3, r0
}
 800e848:	4618      	mov	r0, r3
 800e84a:	3708      	adds	r7, #8
 800e84c:	46bd      	mov	sp, r7
 800e84e:	bd80      	pop	{r7, pc}

0800e850 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e850:	b5b0      	push	{r4, r5, r7, lr}
 800e852:	b088      	sub	sp, #32
 800e854:	af00      	add	r7, sp, #0
 800e856:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e858:	2300      	movs	r3, #0
 800e85a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	689a      	ldr	r2, [r3, #8]
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	691b      	ldr	r3, [r3, #16]
 800e864:	431a      	orrs	r2, r3
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	695b      	ldr	r3, [r3, #20]
 800e86a:	431a      	orrs	r2, r3
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	69db      	ldr	r3, [r3, #28]
 800e870:	4313      	orrs	r3, r2
 800e872:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	681a      	ldr	r2, [r3, #0]
 800e87a:	4baf      	ldr	r3, [pc, #700]	; (800eb38 <UART_SetConfig+0x2e8>)
 800e87c:	4013      	ands	r3, r2
 800e87e:	687a      	ldr	r2, [r7, #4]
 800e880:	6812      	ldr	r2, [r2, #0]
 800e882:	69f9      	ldr	r1, [r7, #28]
 800e884:	430b      	orrs	r3, r1
 800e886:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	685b      	ldr	r3, [r3, #4]
 800e88e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	68da      	ldr	r2, [r3, #12]
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	681b      	ldr	r3, [r3, #0]
 800e89a:	430a      	orrs	r2, r1
 800e89c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	699b      	ldr	r3, [r3, #24]
 800e8a2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	4aa4      	ldr	r2, [pc, #656]	; (800eb3c <UART_SetConfig+0x2ec>)
 800e8aa:	4293      	cmp	r3, r2
 800e8ac:	d004      	beq.n	800e8b8 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	6a1b      	ldr	r3, [r3, #32]
 800e8b2:	69fa      	ldr	r2, [r7, #28]
 800e8b4:	4313      	orrs	r3, r2
 800e8b6:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	689b      	ldr	r3, [r3, #8]
 800e8be:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	69fa      	ldr	r2, [r7, #28]
 800e8c8:	430a      	orrs	r2, r1
 800e8ca:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	4a9b      	ldr	r2, [pc, #620]	; (800eb40 <UART_SetConfig+0x2f0>)
 800e8d2:	4293      	cmp	r3, r2
 800e8d4:	d121      	bne.n	800e91a <UART_SetConfig+0xca>
 800e8d6:	4b9b      	ldr	r3, [pc, #620]	; (800eb44 <UART_SetConfig+0x2f4>)
 800e8d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e8dc:	f003 0303 	and.w	r3, r3, #3
 800e8e0:	2b03      	cmp	r3, #3
 800e8e2:	d817      	bhi.n	800e914 <UART_SetConfig+0xc4>
 800e8e4:	a201      	add	r2, pc, #4	; (adr r2, 800e8ec <UART_SetConfig+0x9c>)
 800e8e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8ea:	bf00      	nop
 800e8ec:	0800e8fd 	.word	0x0800e8fd
 800e8f0:	0800e909 	.word	0x0800e909
 800e8f4:	0800e903 	.word	0x0800e903
 800e8f8:	0800e90f 	.word	0x0800e90f
 800e8fc:	2301      	movs	r3, #1
 800e8fe:	76fb      	strb	r3, [r7, #27]
 800e900:	e070      	b.n	800e9e4 <UART_SetConfig+0x194>
 800e902:	2302      	movs	r3, #2
 800e904:	76fb      	strb	r3, [r7, #27]
 800e906:	e06d      	b.n	800e9e4 <UART_SetConfig+0x194>
 800e908:	2304      	movs	r3, #4
 800e90a:	76fb      	strb	r3, [r7, #27]
 800e90c:	e06a      	b.n	800e9e4 <UART_SetConfig+0x194>
 800e90e:	2308      	movs	r3, #8
 800e910:	76fb      	strb	r3, [r7, #27]
 800e912:	e067      	b.n	800e9e4 <UART_SetConfig+0x194>
 800e914:	2310      	movs	r3, #16
 800e916:	76fb      	strb	r3, [r7, #27]
 800e918:	e064      	b.n	800e9e4 <UART_SetConfig+0x194>
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	681b      	ldr	r3, [r3, #0]
 800e91e:	4a8a      	ldr	r2, [pc, #552]	; (800eb48 <UART_SetConfig+0x2f8>)
 800e920:	4293      	cmp	r3, r2
 800e922:	d132      	bne.n	800e98a <UART_SetConfig+0x13a>
 800e924:	4b87      	ldr	r3, [pc, #540]	; (800eb44 <UART_SetConfig+0x2f4>)
 800e926:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e92a:	f003 030c 	and.w	r3, r3, #12
 800e92e:	2b0c      	cmp	r3, #12
 800e930:	d828      	bhi.n	800e984 <UART_SetConfig+0x134>
 800e932:	a201      	add	r2, pc, #4	; (adr r2, 800e938 <UART_SetConfig+0xe8>)
 800e934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e938:	0800e96d 	.word	0x0800e96d
 800e93c:	0800e985 	.word	0x0800e985
 800e940:	0800e985 	.word	0x0800e985
 800e944:	0800e985 	.word	0x0800e985
 800e948:	0800e979 	.word	0x0800e979
 800e94c:	0800e985 	.word	0x0800e985
 800e950:	0800e985 	.word	0x0800e985
 800e954:	0800e985 	.word	0x0800e985
 800e958:	0800e973 	.word	0x0800e973
 800e95c:	0800e985 	.word	0x0800e985
 800e960:	0800e985 	.word	0x0800e985
 800e964:	0800e985 	.word	0x0800e985
 800e968:	0800e97f 	.word	0x0800e97f
 800e96c:	2300      	movs	r3, #0
 800e96e:	76fb      	strb	r3, [r7, #27]
 800e970:	e038      	b.n	800e9e4 <UART_SetConfig+0x194>
 800e972:	2302      	movs	r3, #2
 800e974:	76fb      	strb	r3, [r7, #27]
 800e976:	e035      	b.n	800e9e4 <UART_SetConfig+0x194>
 800e978:	2304      	movs	r3, #4
 800e97a:	76fb      	strb	r3, [r7, #27]
 800e97c:	e032      	b.n	800e9e4 <UART_SetConfig+0x194>
 800e97e:	2308      	movs	r3, #8
 800e980:	76fb      	strb	r3, [r7, #27]
 800e982:	e02f      	b.n	800e9e4 <UART_SetConfig+0x194>
 800e984:	2310      	movs	r3, #16
 800e986:	76fb      	strb	r3, [r7, #27]
 800e988:	e02c      	b.n	800e9e4 <UART_SetConfig+0x194>
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	4a6b      	ldr	r2, [pc, #428]	; (800eb3c <UART_SetConfig+0x2ec>)
 800e990:	4293      	cmp	r3, r2
 800e992:	d125      	bne.n	800e9e0 <UART_SetConfig+0x190>
 800e994:	4b6b      	ldr	r3, [pc, #428]	; (800eb44 <UART_SetConfig+0x2f4>)
 800e996:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e99a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e99e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e9a2:	d017      	beq.n	800e9d4 <UART_SetConfig+0x184>
 800e9a4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e9a8:	d817      	bhi.n	800e9da <UART_SetConfig+0x18a>
 800e9aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e9ae:	d00b      	beq.n	800e9c8 <UART_SetConfig+0x178>
 800e9b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e9b4:	d811      	bhi.n	800e9da <UART_SetConfig+0x18a>
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d003      	beq.n	800e9c2 <UART_SetConfig+0x172>
 800e9ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e9be:	d006      	beq.n	800e9ce <UART_SetConfig+0x17e>
 800e9c0:	e00b      	b.n	800e9da <UART_SetConfig+0x18a>
 800e9c2:	2300      	movs	r3, #0
 800e9c4:	76fb      	strb	r3, [r7, #27]
 800e9c6:	e00d      	b.n	800e9e4 <UART_SetConfig+0x194>
 800e9c8:	2302      	movs	r3, #2
 800e9ca:	76fb      	strb	r3, [r7, #27]
 800e9cc:	e00a      	b.n	800e9e4 <UART_SetConfig+0x194>
 800e9ce:	2304      	movs	r3, #4
 800e9d0:	76fb      	strb	r3, [r7, #27]
 800e9d2:	e007      	b.n	800e9e4 <UART_SetConfig+0x194>
 800e9d4:	2308      	movs	r3, #8
 800e9d6:	76fb      	strb	r3, [r7, #27]
 800e9d8:	e004      	b.n	800e9e4 <UART_SetConfig+0x194>
 800e9da:	2310      	movs	r3, #16
 800e9dc:	76fb      	strb	r3, [r7, #27]
 800e9de:	e001      	b.n	800e9e4 <UART_SetConfig+0x194>
 800e9e0:	2310      	movs	r3, #16
 800e9e2:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	681b      	ldr	r3, [r3, #0]
 800e9e8:	4a54      	ldr	r2, [pc, #336]	; (800eb3c <UART_SetConfig+0x2ec>)
 800e9ea:	4293      	cmp	r3, r2
 800e9ec:	d173      	bne.n	800ead6 <UART_SetConfig+0x286>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e9ee:	7efb      	ldrb	r3, [r7, #27]
 800e9f0:	2b08      	cmp	r3, #8
 800e9f2:	d824      	bhi.n	800ea3e <UART_SetConfig+0x1ee>
 800e9f4:	a201      	add	r2, pc, #4	; (adr r2, 800e9fc <UART_SetConfig+0x1ac>)
 800e9f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9fa:	bf00      	nop
 800e9fc:	0800ea21 	.word	0x0800ea21
 800ea00:	0800ea3f 	.word	0x0800ea3f
 800ea04:	0800ea29 	.word	0x0800ea29
 800ea08:	0800ea3f 	.word	0x0800ea3f
 800ea0c:	0800ea2f 	.word	0x0800ea2f
 800ea10:	0800ea3f 	.word	0x0800ea3f
 800ea14:	0800ea3f 	.word	0x0800ea3f
 800ea18:	0800ea3f 	.word	0x0800ea3f
 800ea1c:	0800ea37 	.word	0x0800ea37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ea20:	f7fe fbd2 	bl	800d1c8 <HAL_RCC_GetPCLK1Freq>
 800ea24:	6178      	str	r0, [r7, #20]
        break;
 800ea26:	e00f      	b.n	800ea48 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ea28:	4b48      	ldr	r3, [pc, #288]	; (800eb4c <UART_SetConfig+0x2fc>)
 800ea2a:	617b      	str	r3, [r7, #20]
        break;
 800ea2c:	e00c      	b.n	800ea48 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ea2e:	f7fe fb35 	bl	800d09c <HAL_RCC_GetSysClockFreq>
 800ea32:	6178      	str	r0, [r7, #20]
        break;
 800ea34:	e008      	b.n	800ea48 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ea36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ea3a:	617b      	str	r3, [r7, #20]
        break;
 800ea3c:	e004      	b.n	800ea48 <UART_SetConfig+0x1f8>
      default:
        pclk = 0U;
 800ea3e:	2300      	movs	r3, #0
 800ea40:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800ea42:	2301      	movs	r3, #1
 800ea44:	76bb      	strb	r3, [r7, #26]
        break;
 800ea46:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ea48:	697b      	ldr	r3, [r7, #20]
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	f000 80fe 	beq.w	800ec4c <UART_SetConfig+0x3fc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	685a      	ldr	r2, [r3, #4]
 800ea54:	4613      	mov	r3, r2
 800ea56:	005b      	lsls	r3, r3, #1
 800ea58:	4413      	add	r3, r2
 800ea5a:	697a      	ldr	r2, [r7, #20]
 800ea5c:	429a      	cmp	r2, r3
 800ea5e:	d305      	bcc.n	800ea6c <UART_SetConfig+0x21c>
          (pclk > (4096U * huart->Init.BaudRate)))
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	685b      	ldr	r3, [r3, #4]
 800ea64:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ea66:	697a      	ldr	r2, [r7, #20]
 800ea68:	429a      	cmp	r2, r3
 800ea6a:	d902      	bls.n	800ea72 <UART_SetConfig+0x222>
      {
        ret = HAL_ERROR;
 800ea6c:	2301      	movs	r3, #1
 800ea6e:	76bb      	strb	r3, [r7, #26]
 800ea70:	e0ec      	b.n	800ec4c <UART_SetConfig+0x3fc>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800ea72:	697b      	ldr	r3, [r7, #20]
 800ea74:	4618      	mov	r0, r3
 800ea76:	f04f 0100 	mov.w	r1, #0
 800ea7a:	f04f 0200 	mov.w	r2, #0
 800ea7e:	f04f 0300 	mov.w	r3, #0
 800ea82:	020b      	lsls	r3, r1, #8
 800ea84:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ea88:	0202      	lsls	r2, r0, #8
 800ea8a:	6879      	ldr	r1, [r7, #4]
 800ea8c:	6849      	ldr	r1, [r1, #4]
 800ea8e:	0849      	lsrs	r1, r1, #1
 800ea90:	4608      	mov	r0, r1
 800ea92:	f04f 0100 	mov.w	r1, #0
 800ea96:	1814      	adds	r4, r2, r0
 800ea98:	eb43 0501 	adc.w	r5, r3, r1
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	685b      	ldr	r3, [r3, #4]
 800eaa0:	461a      	mov	r2, r3
 800eaa2:	f04f 0300 	mov.w	r3, #0
 800eaa6:	4620      	mov	r0, r4
 800eaa8:	4629      	mov	r1, r5
 800eaaa:	f7f2 f89d 	bl	8000be8 <__aeabi_uldivmod>
 800eaae:	4602      	mov	r2, r0
 800eab0:	460b      	mov	r3, r1
 800eab2:	4613      	mov	r3, r2
 800eab4:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800eab6:	693b      	ldr	r3, [r7, #16]
 800eab8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800eabc:	d308      	bcc.n	800ead0 <UART_SetConfig+0x280>
 800eabe:	693b      	ldr	r3, [r7, #16]
 800eac0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800eac4:	d204      	bcs.n	800ead0 <UART_SetConfig+0x280>
        {
          huart->Instance->BRR = usartdiv;
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	693a      	ldr	r2, [r7, #16]
 800eacc:	60da      	str	r2, [r3, #12]
 800eace:	e0bd      	b.n	800ec4c <UART_SetConfig+0x3fc>
        }
        else
        {
          ret = HAL_ERROR;
 800ead0:	2301      	movs	r3, #1
 800ead2:	76bb      	strb	r3, [r7, #26]
 800ead4:	e0ba      	b.n	800ec4c <UART_SetConfig+0x3fc>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	69db      	ldr	r3, [r3, #28]
 800eada:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800eade:	d168      	bne.n	800ebb2 <UART_SetConfig+0x362>
  {
    switch (clocksource)
 800eae0:	7efb      	ldrb	r3, [r7, #27]
 800eae2:	2b08      	cmp	r3, #8
 800eae4:	d834      	bhi.n	800eb50 <UART_SetConfig+0x300>
 800eae6:	a201      	add	r2, pc, #4	; (adr r2, 800eaec <UART_SetConfig+0x29c>)
 800eae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eaec:	0800eb11 	.word	0x0800eb11
 800eaf0:	0800eb19 	.word	0x0800eb19
 800eaf4:	0800eb21 	.word	0x0800eb21
 800eaf8:	0800eb51 	.word	0x0800eb51
 800eafc:	0800eb27 	.word	0x0800eb27
 800eb00:	0800eb51 	.word	0x0800eb51
 800eb04:	0800eb51 	.word	0x0800eb51
 800eb08:	0800eb51 	.word	0x0800eb51
 800eb0c:	0800eb2f 	.word	0x0800eb2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eb10:	f7fe fb5a 	bl	800d1c8 <HAL_RCC_GetPCLK1Freq>
 800eb14:	6178      	str	r0, [r7, #20]
        break;
 800eb16:	e020      	b.n	800eb5a <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800eb18:	f7fe fb6c 	bl	800d1f4 <HAL_RCC_GetPCLK2Freq>
 800eb1c:	6178      	str	r0, [r7, #20]
        break;
 800eb1e:	e01c      	b.n	800eb5a <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800eb20:	4b0a      	ldr	r3, [pc, #40]	; (800eb4c <UART_SetConfig+0x2fc>)
 800eb22:	617b      	str	r3, [r7, #20]
        break;
 800eb24:	e019      	b.n	800eb5a <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800eb26:	f7fe fab9 	bl	800d09c <HAL_RCC_GetSysClockFreq>
 800eb2a:	6178      	str	r0, [r7, #20]
        break;
 800eb2c:	e015      	b.n	800eb5a <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eb2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800eb32:	617b      	str	r3, [r7, #20]
        break;
 800eb34:	e011      	b.n	800eb5a <UART_SetConfig+0x30a>
 800eb36:	bf00      	nop
 800eb38:	efff69f3 	.word	0xefff69f3
 800eb3c:	40008000 	.word	0x40008000
 800eb40:	40013800 	.word	0x40013800
 800eb44:	40021000 	.word	0x40021000
 800eb48:	40004400 	.word	0x40004400
 800eb4c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800eb50:	2300      	movs	r3, #0
 800eb52:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800eb54:	2301      	movs	r3, #1
 800eb56:	76bb      	strb	r3, [r7, #26]
        break;
 800eb58:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800eb5a:	697b      	ldr	r3, [r7, #20]
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	d075      	beq.n	800ec4c <UART_SetConfig+0x3fc>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800eb60:	697b      	ldr	r3, [r7, #20]
 800eb62:	005a      	lsls	r2, r3, #1
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	685b      	ldr	r3, [r3, #4]
 800eb68:	085b      	lsrs	r3, r3, #1
 800eb6a:	441a      	add	r2, r3
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	685b      	ldr	r3, [r3, #4]
 800eb70:	fbb2 f3f3 	udiv	r3, r2, r3
 800eb74:	b29b      	uxth	r3, r3
 800eb76:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800eb78:	693b      	ldr	r3, [r7, #16]
 800eb7a:	2b0f      	cmp	r3, #15
 800eb7c:	d916      	bls.n	800ebac <UART_SetConfig+0x35c>
 800eb7e:	693b      	ldr	r3, [r7, #16]
 800eb80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eb84:	d212      	bcs.n	800ebac <UART_SetConfig+0x35c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800eb86:	693b      	ldr	r3, [r7, #16]
 800eb88:	b29b      	uxth	r3, r3
 800eb8a:	f023 030f 	bic.w	r3, r3, #15
 800eb8e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800eb90:	693b      	ldr	r3, [r7, #16]
 800eb92:	085b      	lsrs	r3, r3, #1
 800eb94:	b29b      	uxth	r3, r3
 800eb96:	f003 0307 	and.w	r3, r3, #7
 800eb9a:	b29a      	uxth	r2, r3
 800eb9c:	89fb      	ldrh	r3, [r7, #14]
 800eb9e:	4313      	orrs	r3, r2
 800eba0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	89fa      	ldrh	r2, [r7, #14]
 800eba8:	60da      	str	r2, [r3, #12]
 800ebaa:	e04f      	b.n	800ec4c <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 800ebac:	2301      	movs	r3, #1
 800ebae:	76bb      	strb	r3, [r7, #26]
 800ebb0:	e04c      	b.n	800ec4c <UART_SetConfig+0x3fc>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ebb2:	7efb      	ldrb	r3, [r7, #27]
 800ebb4:	2b08      	cmp	r3, #8
 800ebb6:	d828      	bhi.n	800ec0a <UART_SetConfig+0x3ba>
 800ebb8:	a201      	add	r2, pc, #4	; (adr r2, 800ebc0 <UART_SetConfig+0x370>)
 800ebba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebbe:	bf00      	nop
 800ebc0:	0800ebe5 	.word	0x0800ebe5
 800ebc4:	0800ebed 	.word	0x0800ebed
 800ebc8:	0800ebf5 	.word	0x0800ebf5
 800ebcc:	0800ec0b 	.word	0x0800ec0b
 800ebd0:	0800ebfb 	.word	0x0800ebfb
 800ebd4:	0800ec0b 	.word	0x0800ec0b
 800ebd8:	0800ec0b 	.word	0x0800ec0b
 800ebdc:	0800ec0b 	.word	0x0800ec0b
 800ebe0:	0800ec03 	.word	0x0800ec03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ebe4:	f7fe faf0 	bl	800d1c8 <HAL_RCC_GetPCLK1Freq>
 800ebe8:	6178      	str	r0, [r7, #20]
        break;
 800ebea:	e013      	b.n	800ec14 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ebec:	f7fe fb02 	bl	800d1f4 <HAL_RCC_GetPCLK2Freq>
 800ebf0:	6178      	str	r0, [r7, #20]
        break;
 800ebf2:	e00f      	b.n	800ec14 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ebf4:	4b1b      	ldr	r3, [pc, #108]	; (800ec64 <UART_SetConfig+0x414>)
 800ebf6:	617b      	str	r3, [r7, #20]
        break;
 800ebf8:	e00c      	b.n	800ec14 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ebfa:	f7fe fa4f 	bl	800d09c <HAL_RCC_GetSysClockFreq>
 800ebfe:	6178      	str	r0, [r7, #20]
        break;
 800ec00:	e008      	b.n	800ec14 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ec02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ec06:	617b      	str	r3, [r7, #20]
        break;
 800ec08:	e004      	b.n	800ec14 <UART_SetConfig+0x3c4>
      default:
        pclk = 0U;
 800ec0a:	2300      	movs	r3, #0
 800ec0c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800ec0e:	2301      	movs	r3, #1
 800ec10:	76bb      	strb	r3, [r7, #26]
        break;
 800ec12:	bf00      	nop
    }

    if (pclk != 0U)
 800ec14:	697b      	ldr	r3, [r7, #20]
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d018      	beq.n	800ec4c <UART_SetConfig+0x3fc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	685b      	ldr	r3, [r3, #4]
 800ec1e:	085a      	lsrs	r2, r3, #1
 800ec20:	697b      	ldr	r3, [r7, #20]
 800ec22:	441a      	add	r2, r3
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	685b      	ldr	r3, [r3, #4]
 800ec28:	fbb2 f3f3 	udiv	r3, r2, r3
 800ec2c:	b29b      	uxth	r3, r3
 800ec2e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ec30:	693b      	ldr	r3, [r7, #16]
 800ec32:	2b0f      	cmp	r3, #15
 800ec34:	d908      	bls.n	800ec48 <UART_SetConfig+0x3f8>
 800ec36:	693b      	ldr	r3, [r7, #16]
 800ec38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ec3c:	d204      	bcs.n	800ec48 <UART_SetConfig+0x3f8>
      {
        huart->Instance->BRR = usartdiv;
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	693a      	ldr	r2, [r7, #16]
 800ec44:	60da      	str	r2, [r3, #12]
 800ec46:	e001      	b.n	800ec4c <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 800ec48:	2301      	movs	r3, #1
 800ec4a:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	2200      	movs	r2, #0
 800ec50:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	2200      	movs	r2, #0
 800ec56:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800ec58:	7ebb      	ldrb	r3, [r7, #26]
}
 800ec5a:	4618      	mov	r0, r3
 800ec5c:	3720      	adds	r7, #32
 800ec5e:	46bd      	mov	sp, r7
 800ec60:	bdb0      	pop	{r4, r5, r7, pc}
 800ec62:	bf00      	nop
 800ec64:	00f42400 	.word	0x00f42400

0800ec68 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ec68:	b480      	push	{r7}
 800ec6a:	b083      	sub	sp, #12
 800ec6c:	af00      	add	r7, sp, #0
 800ec6e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec74:	f003 0301 	and.w	r3, r3, #1
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	d00a      	beq.n	800ec92 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	685b      	ldr	r3, [r3, #4]
 800ec82:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	681b      	ldr	r3, [r3, #0]
 800ec8e:	430a      	orrs	r2, r1
 800ec90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec96:	f003 0302 	and.w	r3, r3, #2
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d00a      	beq.n	800ecb4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	685b      	ldr	r3, [r3, #4]
 800eca4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	430a      	orrs	r2, r1
 800ecb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ecb8:	f003 0304 	and.w	r3, r3, #4
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	d00a      	beq.n	800ecd6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	685b      	ldr	r3, [r3, #4]
 800ecc6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	430a      	orrs	r2, r1
 800ecd4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ecda:	f003 0308 	and.w	r3, r3, #8
 800ecde:	2b00      	cmp	r3, #0
 800ece0:	d00a      	beq.n	800ecf8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	685b      	ldr	r3, [r3, #4]
 800ece8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	430a      	orrs	r2, r1
 800ecf6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ecfc:	f003 0310 	and.w	r3, r3, #16
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d00a      	beq.n	800ed1a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	689b      	ldr	r3, [r3, #8]
 800ed0a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	430a      	orrs	r2, r1
 800ed18:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed1e:	f003 0320 	and.w	r3, r3, #32
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d00a      	beq.n	800ed3c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	681b      	ldr	r3, [r3, #0]
 800ed2a:	689b      	ldr	r3, [r3, #8]
 800ed2c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	430a      	orrs	r2, r1
 800ed3a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d01a      	beq.n	800ed7e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	685b      	ldr	r3, [r3, #4]
 800ed4e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	430a      	orrs	r2, r1
 800ed5c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ed62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ed66:	d10a      	bne.n	800ed7e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	685b      	ldr	r3, [r3, #4]
 800ed6e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	681b      	ldr	r3, [r3, #0]
 800ed7a:	430a      	orrs	r2, r1
 800ed7c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ed86:	2b00      	cmp	r3, #0
 800ed88:	d00a      	beq.n	800eda0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	685b      	ldr	r3, [r3, #4]
 800ed90:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	430a      	orrs	r2, r1
 800ed9e:	605a      	str	r2, [r3, #4]
  }
}
 800eda0:	bf00      	nop
 800eda2:	370c      	adds	r7, #12
 800eda4:	46bd      	mov	sp, r7
 800eda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edaa:	4770      	bx	lr

0800edac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800edac:	b580      	push	{r7, lr}
 800edae:	b086      	sub	sp, #24
 800edb0:	af02      	add	r7, sp, #8
 800edb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	2200      	movs	r2, #0
 800edb8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800edbc:	f7f9 fdb6 	bl	800892c <HAL_GetTick>
 800edc0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	f003 0308 	and.w	r3, r3, #8
 800edcc:	2b08      	cmp	r3, #8
 800edce:	d10e      	bne.n	800edee <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800edd0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800edd4:	9300      	str	r3, [sp, #0]
 800edd6:	68fb      	ldr	r3, [r7, #12]
 800edd8:	2200      	movs	r2, #0
 800edda:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800edde:	6878      	ldr	r0, [r7, #4]
 800ede0:	f000 f82d 	bl	800ee3e <UART_WaitOnFlagUntilTimeout>
 800ede4:	4603      	mov	r3, r0
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d001      	beq.n	800edee <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800edea:	2303      	movs	r3, #3
 800edec:	e023      	b.n	800ee36 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	f003 0304 	and.w	r3, r3, #4
 800edf8:	2b04      	cmp	r3, #4
 800edfa:	d10e      	bne.n	800ee1a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800edfc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ee00:	9300      	str	r3, [sp, #0]
 800ee02:	68fb      	ldr	r3, [r7, #12]
 800ee04:	2200      	movs	r2, #0
 800ee06:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ee0a:	6878      	ldr	r0, [r7, #4]
 800ee0c:	f000 f817 	bl	800ee3e <UART_WaitOnFlagUntilTimeout>
 800ee10:	4603      	mov	r3, r0
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d001      	beq.n	800ee1a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ee16:	2303      	movs	r3, #3
 800ee18:	e00d      	b.n	800ee36 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	2220      	movs	r2, #32
 800ee1e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	2220      	movs	r2, #32
 800ee24:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	2200      	movs	r2, #0
 800ee2a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	2200      	movs	r2, #0
 800ee30:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800ee34:	2300      	movs	r3, #0
}
 800ee36:	4618      	mov	r0, r3
 800ee38:	3710      	adds	r7, #16
 800ee3a:	46bd      	mov	sp, r7
 800ee3c:	bd80      	pop	{r7, pc}

0800ee3e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ee3e:	b580      	push	{r7, lr}
 800ee40:	b084      	sub	sp, #16
 800ee42:	af00      	add	r7, sp, #0
 800ee44:	60f8      	str	r0, [r7, #12]
 800ee46:	60b9      	str	r1, [r7, #8]
 800ee48:	603b      	str	r3, [r7, #0]
 800ee4a:	4613      	mov	r3, r2
 800ee4c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ee4e:	e05e      	b.n	800ef0e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ee50:	69bb      	ldr	r3, [r7, #24]
 800ee52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee56:	d05a      	beq.n	800ef0e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ee58:	f7f9 fd68 	bl	800892c <HAL_GetTick>
 800ee5c:	4602      	mov	r2, r0
 800ee5e:	683b      	ldr	r3, [r7, #0]
 800ee60:	1ad3      	subs	r3, r2, r3
 800ee62:	69ba      	ldr	r2, [r7, #24]
 800ee64:	429a      	cmp	r2, r3
 800ee66:	d302      	bcc.n	800ee6e <UART_WaitOnFlagUntilTimeout+0x30>
 800ee68:	69bb      	ldr	r3, [r7, #24]
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d11b      	bne.n	800eea6 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ee6e:	68fb      	ldr	r3, [r7, #12]
 800ee70:	681b      	ldr	r3, [r3, #0]
 800ee72:	681a      	ldr	r2, [r3, #0]
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	681b      	ldr	r3, [r3, #0]
 800ee78:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800ee7c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	681b      	ldr	r3, [r3, #0]
 800ee82:	689a      	ldr	r2, [r3, #8]
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	f022 0201 	bic.w	r2, r2, #1
 800ee8c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	2220      	movs	r2, #32
 800ee92:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	2220      	movs	r2, #32
 800ee98:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800ee9a:	68fb      	ldr	r3, [r7, #12]
 800ee9c:	2200      	movs	r2, #0
 800ee9e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800eea2:	2303      	movs	r3, #3
 800eea4:	e043      	b.n	800ef2e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	f003 0304 	and.w	r3, r3, #4
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	d02c      	beq.n	800ef0e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	69db      	ldr	r3, [r3, #28]
 800eeba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800eebe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800eec2:	d124      	bne.n	800ef0e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800eecc:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800eece:	68fb      	ldr	r3, [r7, #12]
 800eed0:	681b      	ldr	r3, [r3, #0]
 800eed2:	681a      	ldr	r2, [r3, #0]
 800eed4:	68fb      	ldr	r3, [r7, #12]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800eedc:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eede:	68fb      	ldr	r3, [r7, #12]
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	689a      	ldr	r2, [r3, #8]
 800eee4:	68fb      	ldr	r3, [r7, #12]
 800eee6:	681b      	ldr	r3, [r3, #0]
 800eee8:	f022 0201 	bic.w	r2, r2, #1
 800eeec:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800eeee:	68fb      	ldr	r3, [r7, #12]
 800eef0:	2220      	movs	r2, #32
 800eef2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800eef4:	68fb      	ldr	r3, [r7, #12]
 800eef6:	2220      	movs	r2, #32
 800eef8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800eefa:	68fb      	ldr	r3, [r7, #12]
 800eefc:	2220      	movs	r2, #32
 800eefe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	2200      	movs	r2, #0
 800ef06:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800ef0a:	2303      	movs	r3, #3
 800ef0c:	e00f      	b.n	800ef2e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ef0e:	68fb      	ldr	r3, [r7, #12]
 800ef10:	681b      	ldr	r3, [r3, #0]
 800ef12:	69da      	ldr	r2, [r3, #28]
 800ef14:	68bb      	ldr	r3, [r7, #8]
 800ef16:	4013      	ands	r3, r2
 800ef18:	68ba      	ldr	r2, [r7, #8]
 800ef1a:	429a      	cmp	r2, r3
 800ef1c:	bf0c      	ite	eq
 800ef1e:	2301      	moveq	r3, #1
 800ef20:	2300      	movne	r3, #0
 800ef22:	b2db      	uxtb	r3, r3
 800ef24:	461a      	mov	r2, r3
 800ef26:	79fb      	ldrb	r3, [r7, #7]
 800ef28:	429a      	cmp	r2, r3
 800ef2a:	d091      	beq.n	800ee50 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ef2c:	2300      	movs	r3, #0
}
 800ef2e:	4618      	mov	r0, r3
 800ef30:	3710      	adds	r7, #16
 800ef32:	46bd      	mov	sp, r7
 800ef34:	bd80      	pop	{r7, pc}
	...

0800ef38 <__NVIC_SetPriority>:
{
 800ef38:	b480      	push	{r7}
 800ef3a:	b083      	sub	sp, #12
 800ef3c:	af00      	add	r7, sp, #0
 800ef3e:	4603      	mov	r3, r0
 800ef40:	6039      	str	r1, [r7, #0]
 800ef42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ef44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	db0a      	blt.n	800ef62 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ef4c:	683b      	ldr	r3, [r7, #0]
 800ef4e:	b2da      	uxtb	r2, r3
 800ef50:	490c      	ldr	r1, [pc, #48]	; (800ef84 <__NVIC_SetPriority+0x4c>)
 800ef52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ef56:	0112      	lsls	r2, r2, #4
 800ef58:	b2d2      	uxtb	r2, r2
 800ef5a:	440b      	add	r3, r1
 800ef5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800ef60:	e00a      	b.n	800ef78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ef62:	683b      	ldr	r3, [r7, #0]
 800ef64:	b2da      	uxtb	r2, r3
 800ef66:	4908      	ldr	r1, [pc, #32]	; (800ef88 <__NVIC_SetPriority+0x50>)
 800ef68:	79fb      	ldrb	r3, [r7, #7]
 800ef6a:	f003 030f 	and.w	r3, r3, #15
 800ef6e:	3b04      	subs	r3, #4
 800ef70:	0112      	lsls	r2, r2, #4
 800ef72:	b2d2      	uxtb	r2, r2
 800ef74:	440b      	add	r3, r1
 800ef76:	761a      	strb	r2, [r3, #24]
}
 800ef78:	bf00      	nop
 800ef7a:	370c      	adds	r7, #12
 800ef7c:	46bd      	mov	sp, r7
 800ef7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef82:	4770      	bx	lr
 800ef84:	e000e100 	.word	0xe000e100
 800ef88:	e000ed00 	.word	0xe000ed00

0800ef8c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ef8c:	b580      	push	{r7, lr}
 800ef8e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ef90:	4b05      	ldr	r3, [pc, #20]	; (800efa8 <SysTick_Handler+0x1c>)
 800ef92:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ef94:	f001 fcfe 	bl	8010994 <xTaskGetSchedulerState>
 800ef98:	4603      	mov	r3, r0
 800ef9a:	2b01      	cmp	r3, #1
 800ef9c:	d001      	beq.n	800efa2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ef9e:	f002 fae3 	bl	8011568 <xPortSysTickHandler>
  }
}
 800efa2:	bf00      	nop
 800efa4:	bd80      	pop	{r7, pc}
 800efa6:	bf00      	nop
 800efa8:	e000e010 	.word	0xe000e010

0800efac <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800efac:	b580      	push	{r7, lr}
 800efae:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800efb0:	2100      	movs	r1, #0
 800efb2:	f06f 0004 	mvn.w	r0, #4
 800efb6:	f7ff ffbf 	bl	800ef38 <__NVIC_SetPriority>
#endif
}
 800efba:	bf00      	nop
 800efbc:	bd80      	pop	{r7, pc}
	...

0800efc0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800efc0:	b480      	push	{r7}
 800efc2:	b083      	sub	sp, #12
 800efc4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800efc6:	f3ef 8305 	mrs	r3, IPSR
 800efca:	603b      	str	r3, [r7, #0]
  return(result);
 800efcc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d003      	beq.n	800efda <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800efd2:	f06f 0305 	mvn.w	r3, #5
 800efd6:	607b      	str	r3, [r7, #4]
 800efd8:	e00c      	b.n	800eff4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800efda:	4b0a      	ldr	r3, [pc, #40]	; (800f004 <osKernelInitialize+0x44>)
 800efdc:	681b      	ldr	r3, [r3, #0]
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d105      	bne.n	800efee <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800efe2:	4b08      	ldr	r3, [pc, #32]	; (800f004 <osKernelInitialize+0x44>)
 800efe4:	2201      	movs	r2, #1
 800efe6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800efe8:	2300      	movs	r3, #0
 800efea:	607b      	str	r3, [r7, #4]
 800efec:	e002      	b.n	800eff4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800efee:	f04f 33ff 	mov.w	r3, #4294967295
 800eff2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800eff4:	687b      	ldr	r3, [r7, #4]
}
 800eff6:	4618      	mov	r0, r3
 800eff8:	370c      	adds	r7, #12
 800effa:	46bd      	mov	sp, r7
 800effc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f000:	4770      	bx	lr
 800f002:	bf00      	nop
 800f004:	200006dc 	.word	0x200006dc

0800f008 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800f008:	b580      	push	{r7, lr}
 800f00a:	b082      	sub	sp, #8
 800f00c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f00e:	f3ef 8305 	mrs	r3, IPSR
 800f012:	603b      	str	r3, [r7, #0]
  return(result);
 800f014:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f016:	2b00      	cmp	r3, #0
 800f018:	d003      	beq.n	800f022 <osKernelStart+0x1a>
    stat = osErrorISR;
 800f01a:	f06f 0305 	mvn.w	r3, #5
 800f01e:	607b      	str	r3, [r7, #4]
 800f020:	e010      	b.n	800f044 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800f022:	4b0b      	ldr	r3, [pc, #44]	; (800f050 <osKernelStart+0x48>)
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	2b01      	cmp	r3, #1
 800f028:	d109      	bne.n	800f03e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800f02a:	f7ff ffbf 	bl	800efac <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800f02e:	4b08      	ldr	r3, [pc, #32]	; (800f050 <osKernelStart+0x48>)
 800f030:	2202      	movs	r2, #2
 800f032:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800f034:	f001 f866 	bl	8010104 <vTaskStartScheduler>
      stat = osOK;
 800f038:	2300      	movs	r3, #0
 800f03a:	607b      	str	r3, [r7, #4]
 800f03c:	e002      	b.n	800f044 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800f03e:	f04f 33ff 	mov.w	r3, #4294967295
 800f042:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800f044:	687b      	ldr	r3, [r7, #4]
}
 800f046:	4618      	mov	r0, r3
 800f048:	3708      	adds	r7, #8
 800f04a:	46bd      	mov	sp, r7
 800f04c:	bd80      	pop	{r7, pc}
 800f04e:	bf00      	nop
 800f050:	200006dc 	.word	0x200006dc

0800f054 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800f054:	b580      	push	{r7, lr}
 800f056:	b08e      	sub	sp, #56	; 0x38
 800f058:	af04      	add	r7, sp, #16
 800f05a:	60f8      	str	r0, [r7, #12]
 800f05c:	60b9      	str	r1, [r7, #8]
 800f05e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800f060:	2300      	movs	r3, #0
 800f062:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f064:	f3ef 8305 	mrs	r3, IPSR
 800f068:	617b      	str	r3, [r7, #20]
  return(result);
 800f06a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d17e      	bne.n	800f16e <osThreadNew+0x11a>
 800f070:	68fb      	ldr	r3, [r7, #12]
 800f072:	2b00      	cmp	r3, #0
 800f074:	d07b      	beq.n	800f16e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800f076:	2380      	movs	r3, #128	; 0x80
 800f078:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800f07a:	2318      	movs	r3, #24
 800f07c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800f07e:	2300      	movs	r3, #0
 800f080:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800f082:	f04f 33ff 	mov.w	r3, #4294967295
 800f086:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d045      	beq.n	800f11a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	681b      	ldr	r3, [r3, #0]
 800f092:	2b00      	cmp	r3, #0
 800f094:	d002      	beq.n	800f09c <osThreadNew+0x48>
        name = attr->name;
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	681b      	ldr	r3, [r3, #0]
 800f09a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	699b      	ldr	r3, [r3, #24]
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d002      	beq.n	800f0aa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	699b      	ldr	r3, [r3, #24]
 800f0a8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800f0aa:	69fb      	ldr	r3, [r7, #28]
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d008      	beq.n	800f0c2 <osThreadNew+0x6e>
 800f0b0:	69fb      	ldr	r3, [r7, #28]
 800f0b2:	2b38      	cmp	r3, #56	; 0x38
 800f0b4:	d805      	bhi.n	800f0c2 <osThreadNew+0x6e>
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	685b      	ldr	r3, [r3, #4]
 800f0ba:	f003 0301 	and.w	r3, r3, #1
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d001      	beq.n	800f0c6 <osThreadNew+0x72>
        return (NULL);
 800f0c2:	2300      	movs	r3, #0
 800f0c4:	e054      	b.n	800f170 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	695b      	ldr	r3, [r3, #20]
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d003      	beq.n	800f0d6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	695b      	ldr	r3, [r3, #20]
 800f0d2:	089b      	lsrs	r3, r3, #2
 800f0d4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	689b      	ldr	r3, [r3, #8]
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d00e      	beq.n	800f0fc <osThreadNew+0xa8>
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	68db      	ldr	r3, [r3, #12]
 800f0e2:	2b5b      	cmp	r3, #91	; 0x5b
 800f0e4:	d90a      	bls.n	800f0fc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d006      	beq.n	800f0fc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	695b      	ldr	r3, [r3, #20]
 800f0f2:	2b00      	cmp	r3, #0
 800f0f4:	d002      	beq.n	800f0fc <osThreadNew+0xa8>
        mem = 1;
 800f0f6:	2301      	movs	r3, #1
 800f0f8:	61bb      	str	r3, [r7, #24]
 800f0fa:	e010      	b.n	800f11e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	689b      	ldr	r3, [r3, #8]
 800f100:	2b00      	cmp	r3, #0
 800f102:	d10c      	bne.n	800f11e <osThreadNew+0xca>
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	68db      	ldr	r3, [r3, #12]
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d108      	bne.n	800f11e <osThreadNew+0xca>
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	691b      	ldr	r3, [r3, #16]
 800f110:	2b00      	cmp	r3, #0
 800f112:	d104      	bne.n	800f11e <osThreadNew+0xca>
          mem = 0;
 800f114:	2300      	movs	r3, #0
 800f116:	61bb      	str	r3, [r7, #24]
 800f118:	e001      	b.n	800f11e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800f11a:	2300      	movs	r3, #0
 800f11c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f11e:	69bb      	ldr	r3, [r7, #24]
 800f120:	2b01      	cmp	r3, #1
 800f122:	d110      	bne.n	800f146 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800f128:	687a      	ldr	r2, [r7, #4]
 800f12a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f12c:	9202      	str	r2, [sp, #8]
 800f12e:	9301      	str	r3, [sp, #4]
 800f130:	69fb      	ldr	r3, [r7, #28]
 800f132:	9300      	str	r3, [sp, #0]
 800f134:	68bb      	ldr	r3, [r7, #8]
 800f136:	6a3a      	ldr	r2, [r7, #32]
 800f138:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f13a:	68f8      	ldr	r0, [r7, #12]
 800f13c:	f000 fe0c 	bl	800fd58 <xTaskCreateStatic>
 800f140:	4603      	mov	r3, r0
 800f142:	613b      	str	r3, [r7, #16]
 800f144:	e013      	b.n	800f16e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800f146:	69bb      	ldr	r3, [r7, #24]
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d110      	bne.n	800f16e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800f14c:	6a3b      	ldr	r3, [r7, #32]
 800f14e:	b29a      	uxth	r2, r3
 800f150:	f107 0310 	add.w	r3, r7, #16
 800f154:	9301      	str	r3, [sp, #4]
 800f156:	69fb      	ldr	r3, [r7, #28]
 800f158:	9300      	str	r3, [sp, #0]
 800f15a:	68bb      	ldr	r3, [r7, #8]
 800f15c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f15e:	68f8      	ldr	r0, [r7, #12]
 800f160:	f000 fe57 	bl	800fe12 <xTaskCreate>
 800f164:	4603      	mov	r3, r0
 800f166:	2b01      	cmp	r3, #1
 800f168:	d001      	beq.n	800f16e <osThreadNew+0x11a>
            hTask = NULL;
 800f16a:	2300      	movs	r3, #0
 800f16c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800f16e:	693b      	ldr	r3, [r7, #16]
}
 800f170:	4618      	mov	r0, r3
 800f172:	3728      	adds	r7, #40	; 0x28
 800f174:	46bd      	mov	sp, r7
 800f176:	bd80      	pop	{r7, pc}

0800f178 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800f178:	b580      	push	{r7, lr}
 800f17a:	b084      	sub	sp, #16
 800f17c:	af00      	add	r7, sp, #0
 800f17e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f180:	f3ef 8305 	mrs	r3, IPSR
 800f184:	60bb      	str	r3, [r7, #8]
  return(result);
 800f186:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f188:	2b00      	cmp	r3, #0
 800f18a:	d003      	beq.n	800f194 <osDelay+0x1c>
    stat = osErrorISR;
 800f18c:	f06f 0305 	mvn.w	r3, #5
 800f190:	60fb      	str	r3, [r7, #12]
 800f192:	e007      	b.n	800f1a4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800f194:	2300      	movs	r3, #0
 800f196:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d002      	beq.n	800f1a4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800f19e:	6878      	ldr	r0, [r7, #4]
 800f1a0:	f000 ff7c 	bl	801009c <vTaskDelay>
    }
  }

  return (stat);
 800f1a4:	68fb      	ldr	r3, [r7, #12]
}
 800f1a6:	4618      	mov	r0, r3
 800f1a8:	3710      	adds	r7, #16
 800f1aa:	46bd      	mov	sp, r7
 800f1ac:	bd80      	pop	{r7, pc}
	...

0800f1b0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800f1b0:	b480      	push	{r7}
 800f1b2:	b085      	sub	sp, #20
 800f1b4:	af00      	add	r7, sp, #0
 800f1b6:	60f8      	str	r0, [r7, #12]
 800f1b8:	60b9      	str	r1, [r7, #8]
 800f1ba:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800f1bc:	68fb      	ldr	r3, [r7, #12]
 800f1be:	4a07      	ldr	r2, [pc, #28]	; (800f1dc <vApplicationGetIdleTaskMemory+0x2c>)
 800f1c0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800f1c2:	68bb      	ldr	r3, [r7, #8]
 800f1c4:	4a06      	ldr	r2, [pc, #24]	; (800f1e0 <vApplicationGetIdleTaskMemory+0x30>)
 800f1c6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	2280      	movs	r2, #128	; 0x80
 800f1cc:	601a      	str	r2, [r3, #0]
}
 800f1ce:	bf00      	nop
 800f1d0:	3714      	adds	r7, #20
 800f1d2:	46bd      	mov	sp, r7
 800f1d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1d8:	4770      	bx	lr
 800f1da:	bf00      	nop
 800f1dc:	200006e0 	.word	0x200006e0
 800f1e0:	2000073c 	.word	0x2000073c

0800f1e4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800f1e4:	b480      	push	{r7}
 800f1e6:	b085      	sub	sp, #20
 800f1e8:	af00      	add	r7, sp, #0
 800f1ea:	60f8      	str	r0, [r7, #12]
 800f1ec:	60b9      	str	r1, [r7, #8]
 800f1ee:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800f1f0:	68fb      	ldr	r3, [r7, #12]
 800f1f2:	4a07      	ldr	r2, [pc, #28]	; (800f210 <vApplicationGetTimerTaskMemory+0x2c>)
 800f1f4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800f1f6:	68bb      	ldr	r3, [r7, #8]
 800f1f8:	4a06      	ldr	r2, [pc, #24]	; (800f214 <vApplicationGetTimerTaskMemory+0x30>)
 800f1fa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f202:	601a      	str	r2, [r3, #0]
}
 800f204:	bf00      	nop
 800f206:	3714      	adds	r7, #20
 800f208:	46bd      	mov	sp, r7
 800f20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f20e:	4770      	bx	lr
 800f210:	2000093c 	.word	0x2000093c
 800f214:	20000998 	.word	0x20000998

0800f218 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f218:	b480      	push	{r7}
 800f21a:	b083      	sub	sp, #12
 800f21c:	af00      	add	r7, sp, #0
 800f21e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	f103 0208 	add.w	r2, r3, #8
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	f04f 32ff 	mov.w	r2, #4294967295
 800f230:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	f103 0208 	add.w	r2, r3, #8
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	f103 0208 	add.w	r2, r3, #8
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	2200      	movs	r2, #0
 800f24a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f24c:	bf00      	nop
 800f24e:	370c      	adds	r7, #12
 800f250:	46bd      	mov	sp, r7
 800f252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f256:	4770      	bx	lr

0800f258 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f258:	b480      	push	{r7}
 800f25a:	b083      	sub	sp, #12
 800f25c:	af00      	add	r7, sp, #0
 800f25e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	2200      	movs	r2, #0
 800f264:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f266:	bf00      	nop
 800f268:	370c      	adds	r7, #12
 800f26a:	46bd      	mov	sp, r7
 800f26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f270:	4770      	bx	lr

0800f272 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f272:	b480      	push	{r7}
 800f274:	b085      	sub	sp, #20
 800f276:	af00      	add	r7, sp, #0
 800f278:	6078      	str	r0, [r7, #4]
 800f27a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	685b      	ldr	r3, [r3, #4]
 800f280:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f282:	683b      	ldr	r3, [r7, #0]
 800f284:	68fa      	ldr	r2, [r7, #12]
 800f286:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f288:	68fb      	ldr	r3, [r7, #12]
 800f28a:	689a      	ldr	r2, [r3, #8]
 800f28c:	683b      	ldr	r3, [r7, #0]
 800f28e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	689b      	ldr	r3, [r3, #8]
 800f294:	683a      	ldr	r2, [r7, #0]
 800f296:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f298:	68fb      	ldr	r3, [r7, #12]
 800f29a:	683a      	ldr	r2, [r7, #0]
 800f29c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f29e:	683b      	ldr	r3, [r7, #0]
 800f2a0:	687a      	ldr	r2, [r7, #4]
 800f2a2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	1c5a      	adds	r2, r3, #1
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	601a      	str	r2, [r3, #0]
}
 800f2ae:	bf00      	nop
 800f2b0:	3714      	adds	r7, #20
 800f2b2:	46bd      	mov	sp, r7
 800f2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2b8:	4770      	bx	lr

0800f2ba <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f2ba:	b480      	push	{r7}
 800f2bc:	b085      	sub	sp, #20
 800f2be:	af00      	add	r7, sp, #0
 800f2c0:	6078      	str	r0, [r7, #4]
 800f2c2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f2c4:	683b      	ldr	r3, [r7, #0]
 800f2c6:	681b      	ldr	r3, [r3, #0]
 800f2c8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f2ca:	68bb      	ldr	r3, [r7, #8]
 800f2cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2d0:	d103      	bne.n	800f2da <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	691b      	ldr	r3, [r3, #16]
 800f2d6:	60fb      	str	r3, [r7, #12]
 800f2d8:	e00c      	b.n	800f2f4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	3308      	adds	r3, #8
 800f2de:	60fb      	str	r3, [r7, #12]
 800f2e0:	e002      	b.n	800f2e8 <vListInsert+0x2e>
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	685b      	ldr	r3, [r3, #4]
 800f2e6:	60fb      	str	r3, [r7, #12]
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	685b      	ldr	r3, [r3, #4]
 800f2ec:	681b      	ldr	r3, [r3, #0]
 800f2ee:	68ba      	ldr	r2, [r7, #8]
 800f2f0:	429a      	cmp	r2, r3
 800f2f2:	d2f6      	bcs.n	800f2e2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	685a      	ldr	r2, [r3, #4]
 800f2f8:	683b      	ldr	r3, [r7, #0]
 800f2fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f2fc:	683b      	ldr	r3, [r7, #0]
 800f2fe:	685b      	ldr	r3, [r3, #4]
 800f300:	683a      	ldr	r2, [r7, #0]
 800f302:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f304:	683b      	ldr	r3, [r7, #0]
 800f306:	68fa      	ldr	r2, [r7, #12]
 800f308:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	683a      	ldr	r2, [r7, #0]
 800f30e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f310:	683b      	ldr	r3, [r7, #0]
 800f312:	687a      	ldr	r2, [r7, #4]
 800f314:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	681b      	ldr	r3, [r3, #0]
 800f31a:	1c5a      	adds	r2, r3, #1
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	601a      	str	r2, [r3, #0]
}
 800f320:	bf00      	nop
 800f322:	3714      	adds	r7, #20
 800f324:	46bd      	mov	sp, r7
 800f326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f32a:	4770      	bx	lr

0800f32c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f32c:	b480      	push	{r7}
 800f32e:	b085      	sub	sp, #20
 800f330:	af00      	add	r7, sp, #0
 800f332:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	691b      	ldr	r3, [r3, #16]
 800f338:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	685b      	ldr	r3, [r3, #4]
 800f33e:	687a      	ldr	r2, [r7, #4]
 800f340:	6892      	ldr	r2, [r2, #8]
 800f342:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	689b      	ldr	r3, [r3, #8]
 800f348:	687a      	ldr	r2, [r7, #4]
 800f34a:	6852      	ldr	r2, [r2, #4]
 800f34c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	685b      	ldr	r3, [r3, #4]
 800f352:	687a      	ldr	r2, [r7, #4]
 800f354:	429a      	cmp	r2, r3
 800f356:	d103      	bne.n	800f360 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	689a      	ldr	r2, [r3, #8]
 800f35c:	68fb      	ldr	r3, [r7, #12]
 800f35e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	2200      	movs	r2, #0
 800f364:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f366:	68fb      	ldr	r3, [r7, #12]
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	1e5a      	subs	r2, r3, #1
 800f36c:	68fb      	ldr	r3, [r7, #12]
 800f36e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f370:	68fb      	ldr	r3, [r7, #12]
 800f372:	681b      	ldr	r3, [r3, #0]
}
 800f374:	4618      	mov	r0, r3
 800f376:	3714      	adds	r7, #20
 800f378:	46bd      	mov	sp, r7
 800f37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f37e:	4770      	bx	lr

0800f380 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f380:	b580      	push	{r7, lr}
 800f382:	b084      	sub	sp, #16
 800f384:	af00      	add	r7, sp, #0
 800f386:	6078      	str	r0, [r7, #4]
 800f388:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f38e:	68fb      	ldr	r3, [r7, #12]
 800f390:	2b00      	cmp	r3, #0
 800f392:	d10a      	bne.n	800f3aa <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800f394:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f398:	f383 8811 	msr	BASEPRI, r3
 800f39c:	f3bf 8f6f 	isb	sy
 800f3a0:	f3bf 8f4f 	dsb	sy
 800f3a4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800f3a6:	bf00      	nop
 800f3a8:	e7fe      	b.n	800f3a8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800f3aa:	f002 f84b 	bl	8011444 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f3ae:	68fb      	ldr	r3, [r7, #12]
 800f3b0:	681a      	ldr	r2, [r3, #0]
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f3b6:	68f9      	ldr	r1, [r7, #12]
 800f3b8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f3ba:	fb01 f303 	mul.w	r3, r1, r3
 800f3be:	441a      	add	r2, r3
 800f3c0:	68fb      	ldr	r3, [r7, #12]
 800f3c2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f3c4:	68fb      	ldr	r3, [r7, #12]
 800f3c6:	2200      	movs	r2, #0
 800f3c8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f3ca:	68fb      	ldr	r3, [r7, #12]
 800f3cc:	681a      	ldr	r2, [r3, #0]
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f3d2:	68fb      	ldr	r3, [r7, #12]
 800f3d4:	681a      	ldr	r2, [r3, #0]
 800f3d6:	68fb      	ldr	r3, [r7, #12]
 800f3d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f3da:	3b01      	subs	r3, #1
 800f3dc:	68f9      	ldr	r1, [r7, #12]
 800f3de:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f3e0:	fb01 f303 	mul.w	r3, r1, r3
 800f3e4:	441a      	add	r2, r3
 800f3e6:	68fb      	ldr	r3, [r7, #12]
 800f3e8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f3ea:	68fb      	ldr	r3, [r7, #12]
 800f3ec:	22ff      	movs	r2, #255	; 0xff
 800f3ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f3f2:	68fb      	ldr	r3, [r7, #12]
 800f3f4:	22ff      	movs	r2, #255	; 0xff
 800f3f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800f3fa:	683b      	ldr	r3, [r7, #0]
 800f3fc:	2b00      	cmp	r3, #0
 800f3fe:	d114      	bne.n	800f42a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f400:	68fb      	ldr	r3, [r7, #12]
 800f402:	691b      	ldr	r3, [r3, #16]
 800f404:	2b00      	cmp	r3, #0
 800f406:	d01a      	beq.n	800f43e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f408:	68fb      	ldr	r3, [r7, #12]
 800f40a:	3310      	adds	r3, #16
 800f40c:	4618      	mov	r0, r3
 800f40e:	f001 f903 	bl	8010618 <xTaskRemoveFromEventList>
 800f412:	4603      	mov	r3, r0
 800f414:	2b00      	cmp	r3, #0
 800f416:	d012      	beq.n	800f43e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f418:	4b0c      	ldr	r3, [pc, #48]	; (800f44c <xQueueGenericReset+0xcc>)
 800f41a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f41e:	601a      	str	r2, [r3, #0]
 800f420:	f3bf 8f4f 	dsb	sy
 800f424:	f3bf 8f6f 	isb	sy
 800f428:	e009      	b.n	800f43e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f42a:	68fb      	ldr	r3, [r7, #12]
 800f42c:	3310      	adds	r3, #16
 800f42e:	4618      	mov	r0, r3
 800f430:	f7ff fef2 	bl	800f218 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	3324      	adds	r3, #36	; 0x24
 800f438:	4618      	mov	r0, r3
 800f43a:	f7ff feed 	bl	800f218 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f43e:	f002 f831 	bl	80114a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f442:	2301      	movs	r3, #1
}
 800f444:	4618      	mov	r0, r3
 800f446:	3710      	adds	r7, #16
 800f448:	46bd      	mov	sp, r7
 800f44a:	bd80      	pop	{r7, pc}
 800f44c:	e000ed04 	.word	0xe000ed04

0800f450 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f450:	b580      	push	{r7, lr}
 800f452:	b08e      	sub	sp, #56	; 0x38
 800f454:	af02      	add	r7, sp, #8
 800f456:	60f8      	str	r0, [r7, #12]
 800f458:	60b9      	str	r1, [r7, #8]
 800f45a:	607a      	str	r2, [r7, #4]
 800f45c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	2b00      	cmp	r3, #0
 800f462:	d10a      	bne.n	800f47a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800f464:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f468:	f383 8811 	msr	BASEPRI, r3
 800f46c:	f3bf 8f6f 	isb	sy
 800f470:	f3bf 8f4f 	dsb	sy
 800f474:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800f476:	bf00      	nop
 800f478:	e7fe      	b.n	800f478 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f47a:	683b      	ldr	r3, [r7, #0]
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d10a      	bne.n	800f496 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800f480:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f484:	f383 8811 	msr	BASEPRI, r3
 800f488:	f3bf 8f6f 	isb	sy
 800f48c:	f3bf 8f4f 	dsb	sy
 800f490:	627b      	str	r3, [r7, #36]	; 0x24
}
 800f492:	bf00      	nop
 800f494:	e7fe      	b.n	800f494 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d002      	beq.n	800f4a2 <xQueueGenericCreateStatic+0x52>
 800f49c:	68bb      	ldr	r3, [r7, #8]
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d001      	beq.n	800f4a6 <xQueueGenericCreateStatic+0x56>
 800f4a2:	2301      	movs	r3, #1
 800f4a4:	e000      	b.n	800f4a8 <xQueueGenericCreateStatic+0x58>
 800f4a6:	2300      	movs	r3, #0
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d10a      	bne.n	800f4c2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800f4ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4b0:	f383 8811 	msr	BASEPRI, r3
 800f4b4:	f3bf 8f6f 	isb	sy
 800f4b8:	f3bf 8f4f 	dsb	sy
 800f4bc:	623b      	str	r3, [r7, #32]
}
 800f4be:	bf00      	nop
 800f4c0:	e7fe      	b.n	800f4c0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	d102      	bne.n	800f4ce <xQueueGenericCreateStatic+0x7e>
 800f4c8:	68bb      	ldr	r3, [r7, #8]
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d101      	bne.n	800f4d2 <xQueueGenericCreateStatic+0x82>
 800f4ce:	2301      	movs	r3, #1
 800f4d0:	e000      	b.n	800f4d4 <xQueueGenericCreateStatic+0x84>
 800f4d2:	2300      	movs	r3, #0
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	d10a      	bne.n	800f4ee <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800f4d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4dc:	f383 8811 	msr	BASEPRI, r3
 800f4e0:	f3bf 8f6f 	isb	sy
 800f4e4:	f3bf 8f4f 	dsb	sy
 800f4e8:	61fb      	str	r3, [r7, #28]
}
 800f4ea:	bf00      	nop
 800f4ec:	e7fe      	b.n	800f4ec <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f4ee:	2350      	movs	r3, #80	; 0x50
 800f4f0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f4f2:	697b      	ldr	r3, [r7, #20]
 800f4f4:	2b50      	cmp	r3, #80	; 0x50
 800f4f6:	d00a      	beq.n	800f50e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800f4f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4fc:	f383 8811 	msr	BASEPRI, r3
 800f500:	f3bf 8f6f 	isb	sy
 800f504:	f3bf 8f4f 	dsb	sy
 800f508:	61bb      	str	r3, [r7, #24]
}
 800f50a:	bf00      	nop
 800f50c:	e7fe      	b.n	800f50c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f50e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f510:	683b      	ldr	r3, [r7, #0]
 800f512:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800f514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f516:	2b00      	cmp	r3, #0
 800f518:	d00d      	beq.n	800f536 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f51a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f51c:	2201      	movs	r2, #1
 800f51e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f522:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800f526:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f528:	9300      	str	r3, [sp, #0]
 800f52a:	4613      	mov	r3, r2
 800f52c:	687a      	ldr	r2, [r7, #4]
 800f52e:	68b9      	ldr	r1, [r7, #8]
 800f530:	68f8      	ldr	r0, [r7, #12]
 800f532:	f000 f805 	bl	800f540 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800f538:	4618      	mov	r0, r3
 800f53a:	3730      	adds	r7, #48	; 0x30
 800f53c:	46bd      	mov	sp, r7
 800f53e:	bd80      	pop	{r7, pc}

0800f540 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f540:	b580      	push	{r7, lr}
 800f542:	b084      	sub	sp, #16
 800f544:	af00      	add	r7, sp, #0
 800f546:	60f8      	str	r0, [r7, #12]
 800f548:	60b9      	str	r1, [r7, #8]
 800f54a:	607a      	str	r2, [r7, #4]
 800f54c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f54e:	68bb      	ldr	r3, [r7, #8]
 800f550:	2b00      	cmp	r3, #0
 800f552:	d103      	bne.n	800f55c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f554:	69bb      	ldr	r3, [r7, #24]
 800f556:	69ba      	ldr	r2, [r7, #24]
 800f558:	601a      	str	r2, [r3, #0]
 800f55a:	e002      	b.n	800f562 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f55c:	69bb      	ldr	r3, [r7, #24]
 800f55e:	687a      	ldr	r2, [r7, #4]
 800f560:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f562:	69bb      	ldr	r3, [r7, #24]
 800f564:	68fa      	ldr	r2, [r7, #12]
 800f566:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f568:	69bb      	ldr	r3, [r7, #24]
 800f56a:	68ba      	ldr	r2, [r7, #8]
 800f56c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f56e:	2101      	movs	r1, #1
 800f570:	69b8      	ldr	r0, [r7, #24]
 800f572:	f7ff ff05 	bl	800f380 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f576:	69bb      	ldr	r3, [r7, #24]
 800f578:	78fa      	ldrb	r2, [r7, #3]
 800f57a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f57e:	bf00      	nop
 800f580:	3710      	adds	r7, #16
 800f582:	46bd      	mov	sp, r7
 800f584:	bd80      	pop	{r7, pc}
	...

0800f588 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f588:	b580      	push	{r7, lr}
 800f58a:	b08e      	sub	sp, #56	; 0x38
 800f58c:	af00      	add	r7, sp, #0
 800f58e:	60f8      	str	r0, [r7, #12]
 800f590:	60b9      	str	r1, [r7, #8]
 800f592:	607a      	str	r2, [r7, #4]
 800f594:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f596:	2300      	movs	r3, #0
 800f598:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f59a:	68fb      	ldr	r3, [r7, #12]
 800f59c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800f59e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d10a      	bne.n	800f5ba <xQueueGenericSend+0x32>
	__asm volatile
 800f5a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5a8:	f383 8811 	msr	BASEPRI, r3
 800f5ac:	f3bf 8f6f 	isb	sy
 800f5b0:	f3bf 8f4f 	dsb	sy
 800f5b4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800f5b6:	bf00      	nop
 800f5b8:	e7fe      	b.n	800f5b8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f5ba:	68bb      	ldr	r3, [r7, #8]
 800f5bc:	2b00      	cmp	r3, #0
 800f5be:	d103      	bne.n	800f5c8 <xQueueGenericSend+0x40>
 800f5c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d101      	bne.n	800f5cc <xQueueGenericSend+0x44>
 800f5c8:	2301      	movs	r3, #1
 800f5ca:	e000      	b.n	800f5ce <xQueueGenericSend+0x46>
 800f5cc:	2300      	movs	r3, #0
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d10a      	bne.n	800f5e8 <xQueueGenericSend+0x60>
	__asm volatile
 800f5d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5d6:	f383 8811 	msr	BASEPRI, r3
 800f5da:	f3bf 8f6f 	isb	sy
 800f5de:	f3bf 8f4f 	dsb	sy
 800f5e2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800f5e4:	bf00      	nop
 800f5e6:	e7fe      	b.n	800f5e6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f5e8:	683b      	ldr	r3, [r7, #0]
 800f5ea:	2b02      	cmp	r3, #2
 800f5ec:	d103      	bne.n	800f5f6 <xQueueGenericSend+0x6e>
 800f5ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f5f2:	2b01      	cmp	r3, #1
 800f5f4:	d101      	bne.n	800f5fa <xQueueGenericSend+0x72>
 800f5f6:	2301      	movs	r3, #1
 800f5f8:	e000      	b.n	800f5fc <xQueueGenericSend+0x74>
 800f5fa:	2300      	movs	r3, #0
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d10a      	bne.n	800f616 <xQueueGenericSend+0x8e>
	__asm volatile
 800f600:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f604:	f383 8811 	msr	BASEPRI, r3
 800f608:	f3bf 8f6f 	isb	sy
 800f60c:	f3bf 8f4f 	dsb	sy
 800f610:	623b      	str	r3, [r7, #32]
}
 800f612:	bf00      	nop
 800f614:	e7fe      	b.n	800f614 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f616:	f001 f9bd 	bl	8010994 <xTaskGetSchedulerState>
 800f61a:	4603      	mov	r3, r0
 800f61c:	2b00      	cmp	r3, #0
 800f61e:	d102      	bne.n	800f626 <xQueueGenericSend+0x9e>
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	2b00      	cmp	r3, #0
 800f624:	d101      	bne.n	800f62a <xQueueGenericSend+0xa2>
 800f626:	2301      	movs	r3, #1
 800f628:	e000      	b.n	800f62c <xQueueGenericSend+0xa4>
 800f62a:	2300      	movs	r3, #0
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	d10a      	bne.n	800f646 <xQueueGenericSend+0xbe>
	__asm volatile
 800f630:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f634:	f383 8811 	msr	BASEPRI, r3
 800f638:	f3bf 8f6f 	isb	sy
 800f63c:	f3bf 8f4f 	dsb	sy
 800f640:	61fb      	str	r3, [r7, #28]
}
 800f642:	bf00      	nop
 800f644:	e7fe      	b.n	800f644 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f646:	f001 fefd 	bl	8011444 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f64a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f64c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f64e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f650:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f652:	429a      	cmp	r2, r3
 800f654:	d302      	bcc.n	800f65c <xQueueGenericSend+0xd4>
 800f656:	683b      	ldr	r3, [r7, #0]
 800f658:	2b02      	cmp	r3, #2
 800f65a:	d129      	bne.n	800f6b0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f65c:	683a      	ldr	r2, [r7, #0]
 800f65e:	68b9      	ldr	r1, [r7, #8]
 800f660:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f662:	f000 fa0b 	bl	800fa7c <prvCopyDataToQueue>
 800f666:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f66a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f66c:	2b00      	cmp	r3, #0
 800f66e:	d010      	beq.n	800f692 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f672:	3324      	adds	r3, #36	; 0x24
 800f674:	4618      	mov	r0, r3
 800f676:	f000 ffcf 	bl	8010618 <xTaskRemoveFromEventList>
 800f67a:	4603      	mov	r3, r0
 800f67c:	2b00      	cmp	r3, #0
 800f67e:	d013      	beq.n	800f6a8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f680:	4b3f      	ldr	r3, [pc, #252]	; (800f780 <xQueueGenericSend+0x1f8>)
 800f682:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f686:	601a      	str	r2, [r3, #0]
 800f688:	f3bf 8f4f 	dsb	sy
 800f68c:	f3bf 8f6f 	isb	sy
 800f690:	e00a      	b.n	800f6a8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f694:	2b00      	cmp	r3, #0
 800f696:	d007      	beq.n	800f6a8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f698:	4b39      	ldr	r3, [pc, #228]	; (800f780 <xQueueGenericSend+0x1f8>)
 800f69a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f69e:	601a      	str	r2, [r3, #0]
 800f6a0:	f3bf 8f4f 	dsb	sy
 800f6a4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f6a8:	f001 fefc 	bl	80114a4 <vPortExitCritical>
				return pdPASS;
 800f6ac:	2301      	movs	r3, #1
 800f6ae:	e063      	b.n	800f778 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	2b00      	cmp	r3, #0
 800f6b4:	d103      	bne.n	800f6be <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f6b6:	f001 fef5 	bl	80114a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f6ba:	2300      	movs	r3, #0
 800f6bc:	e05c      	b.n	800f778 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f6be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	d106      	bne.n	800f6d2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f6c4:	f107 0314 	add.w	r3, r7, #20
 800f6c8:	4618      	mov	r0, r3
 800f6ca:	f001 f809 	bl	80106e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f6ce:	2301      	movs	r3, #1
 800f6d0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f6d2:	f001 fee7 	bl	80114a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f6d6:	f000 fd7b 	bl	80101d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f6da:	f001 feb3 	bl	8011444 <vPortEnterCritical>
 800f6de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f6e4:	b25b      	sxtb	r3, r3
 800f6e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6ea:	d103      	bne.n	800f6f4 <xQueueGenericSend+0x16c>
 800f6ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6ee:	2200      	movs	r2, #0
 800f6f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f6f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f6fa:	b25b      	sxtb	r3, r3
 800f6fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f700:	d103      	bne.n	800f70a <xQueueGenericSend+0x182>
 800f702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f704:	2200      	movs	r2, #0
 800f706:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f70a:	f001 fecb 	bl	80114a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f70e:	1d3a      	adds	r2, r7, #4
 800f710:	f107 0314 	add.w	r3, r7, #20
 800f714:	4611      	mov	r1, r2
 800f716:	4618      	mov	r0, r3
 800f718:	f000 fff8 	bl	801070c <xTaskCheckForTimeOut>
 800f71c:	4603      	mov	r3, r0
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d124      	bne.n	800f76c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f722:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f724:	f000 faa2 	bl	800fc6c <prvIsQueueFull>
 800f728:	4603      	mov	r3, r0
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	d018      	beq.n	800f760 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f72e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f730:	3310      	adds	r3, #16
 800f732:	687a      	ldr	r2, [r7, #4]
 800f734:	4611      	mov	r1, r2
 800f736:	4618      	mov	r0, r3
 800f738:	f000 ff1e 	bl	8010578 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f73c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f73e:	f000 fa2d 	bl	800fb9c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f742:	f000 fd53 	bl	80101ec <xTaskResumeAll>
 800f746:	4603      	mov	r3, r0
 800f748:	2b00      	cmp	r3, #0
 800f74a:	f47f af7c 	bne.w	800f646 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800f74e:	4b0c      	ldr	r3, [pc, #48]	; (800f780 <xQueueGenericSend+0x1f8>)
 800f750:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f754:	601a      	str	r2, [r3, #0]
 800f756:	f3bf 8f4f 	dsb	sy
 800f75a:	f3bf 8f6f 	isb	sy
 800f75e:	e772      	b.n	800f646 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f760:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f762:	f000 fa1b 	bl	800fb9c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f766:	f000 fd41 	bl	80101ec <xTaskResumeAll>
 800f76a:	e76c      	b.n	800f646 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f76c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f76e:	f000 fa15 	bl	800fb9c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f772:	f000 fd3b 	bl	80101ec <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f776:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f778:	4618      	mov	r0, r3
 800f77a:	3738      	adds	r7, #56	; 0x38
 800f77c:	46bd      	mov	sp, r7
 800f77e:	bd80      	pop	{r7, pc}
 800f780:	e000ed04 	.word	0xe000ed04

0800f784 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f784:	b580      	push	{r7, lr}
 800f786:	b090      	sub	sp, #64	; 0x40
 800f788:	af00      	add	r7, sp, #0
 800f78a:	60f8      	str	r0, [r7, #12]
 800f78c:	60b9      	str	r1, [r7, #8]
 800f78e:	607a      	str	r2, [r7, #4]
 800f790:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f792:	68fb      	ldr	r3, [r7, #12]
 800f794:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800f796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d10a      	bne.n	800f7b2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800f79c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7a0:	f383 8811 	msr	BASEPRI, r3
 800f7a4:	f3bf 8f6f 	isb	sy
 800f7a8:	f3bf 8f4f 	dsb	sy
 800f7ac:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800f7ae:	bf00      	nop
 800f7b0:	e7fe      	b.n	800f7b0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f7b2:	68bb      	ldr	r3, [r7, #8]
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	d103      	bne.n	800f7c0 <xQueueGenericSendFromISR+0x3c>
 800f7b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	d101      	bne.n	800f7c4 <xQueueGenericSendFromISR+0x40>
 800f7c0:	2301      	movs	r3, #1
 800f7c2:	e000      	b.n	800f7c6 <xQueueGenericSendFromISR+0x42>
 800f7c4:	2300      	movs	r3, #0
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d10a      	bne.n	800f7e0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800f7ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7ce:	f383 8811 	msr	BASEPRI, r3
 800f7d2:	f3bf 8f6f 	isb	sy
 800f7d6:	f3bf 8f4f 	dsb	sy
 800f7da:	627b      	str	r3, [r7, #36]	; 0x24
}
 800f7dc:	bf00      	nop
 800f7de:	e7fe      	b.n	800f7de <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f7e0:	683b      	ldr	r3, [r7, #0]
 800f7e2:	2b02      	cmp	r3, #2
 800f7e4:	d103      	bne.n	800f7ee <xQueueGenericSendFromISR+0x6a>
 800f7e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f7ea:	2b01      	cmp	r3, #1
 800f7ec:	d101      	bne.n	800f7f2 <xQueueGenericSendFromISR+0x6e>
 800f7ee:	2301      	movs	r3, #1
 800f7f0:	e000      	b.n	800f7f4 <xQueueGenericSendFromISR+0x70>
 800f7f2:	2300      	movs	r3, #0
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d10a      	bne.n	800f80e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800f7f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7fc:	f383 8811 	msr	BASEPRI, r3
 800f800:	f3bf 8f6f 	isb	sy
 800f804:	f3bf 8f4f 	dsb	sy
 800f808:	623b      	str	r3, [r7, #32]
}
 800f80a:	bf00      	nop
 800f80c:	e7fe      	b.n	800f80c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f80e:	f001 fefb 	bl	8011608 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f812:	f3ef 8211 	mrs	r2, BASEPRI
 800f816:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f81a:	f383 8811 	msr	BASEPRI, r3
 800f81e:	f3bf 8f6f 	isb	sy
 800f822:	f3bf 8f4f 	dsb	sy
 800f826:	61fa      	str	r2, [r7, #28]
 800f828:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f82a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f82c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f82e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f830:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f834:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f836:	429a      	cmp	r2, r3
 800f838:	d302      	bcc.n	800f840 <xQueueGenericSendFromISR+0xbc>
 800f83a:	683b      	ldr	r3, [r7, #0]
 800f83c:	2b02      	cmp	r3, #2
 800f83e:	d12f      	bne.n	800f8a0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f842:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f846:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f84a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f84c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f84e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f850:	683a      	ldr	r2, [r7, #0]
 800f852:	68b9      	ldr	r1, [r7, #8]
 800f854:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f856:	f000 f911 	bl	800fa7c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f85a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800f85e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f862:	d112      	bne.n	800f88a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f864:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d016      	beq.n	800f89a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f86c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f86e:	3324      	adds	r3, #36	; 0x24
 800f870:	4618      	mov	r0, r3
 800f872:	f000 fed1 	bl	8010618 <xTaskRemoveFromEventList>
 800f876:	4603      	mov	r3, r0
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d00e      	beq.n	800f89a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	2b00      	cmp	r3, #0
 800f880:	d00b      	beq.n	800f89a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	2201      	movs	r2, #1
 800f886:	601a      	str	r2, [r3, #0]
 800f888:	e007      	b.n	800f89a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f88a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800f88e:	3301      	adds	r3, #1
 800f890:	b2db      	uxtb	r3, r3
 800f892:	b25a      	sxtb	r2, r3
 800f894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f896:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800f89a:	2301      	movs	r3, #1
 800f89c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800f89e:	e001      	b.n	800f8a4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f8a0:	2300      	movs	r3, #0
 800f8a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f8a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f8a6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f8a8:	697b      	ldr	r3, [r7, #20]
 800f8aa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f8ae:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f8b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800f8b2:	4618      	mov	r0, r3
 800f8b4:	3740      	adds	r7, #64	; 0x40
 800f8b6:	46bd      	mov	sp, r7
 800f8b8:	bd80      	pop	{r7, pc}
	...

0800f8bc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f8bc:	b580      	push	{r7, lr}
 800f8be:	b08c      	sub	sp, #48	; 0x30
 800f8c0:	af00      	add	r7, sp, #0
 800f8c2:	60f8      	str	r0, [r7, #12]
 800f8c4:	60b9      	str	r1, [r7, #8]
 800f8c6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f8c8:	2300      	movs	r3, #0
 800f8ca:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f8cc:	68fb      	ldr	r3, [r7, #12]
 800f8ce:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f8d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	d10a      	bne.n	800f8ec <xQueueReceive+0x30>
	__asm volatile
 800f8d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8da:	f383 8811 	msr	BASEPRI, r3
 800f8de:	f3bf 8f6f 	isb	sy
 800f8e2:	f3bf 8f4f 	dsb	sy
 800f8e6:	623b      	str	r3, [r7, #32]
}
 800f8e8:	bf00      	nop
 800f8ea:	e7fe      	b.n	800f8ea <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f8ec:	68bb      	ldr	r3, [r7, #8]
 800f8ee:	2b00      	cmp	r3, #0
 800f8f0:	d103      	bne.n	800f8fa <xQueueReceive+0x3e>
 800f8f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f8f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f8f6:	2b00      	cmp	r3, #0
 800f8f8:	d101      	bne.n	800f8fe <xQueueReceive+0x42>
 800f8fa:	2301      	movs	r3, #1
 800f8fc:	e000      	b.n	800f900 <xQueueReceive+0x44>
 800f8fe:	2300      	movs	r3, #0
 800f900:	2b00      	cmp	r3, #0
 800f902:	d10a      	bne.n	800f91a <xQueueReceive+0x5e>
	__asm volatile
 800f904:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f908:	f383 8811 	msr	BASEPRI, r3
 800f90c:	f3bf 8f6f 	isb	sy
 800f910:	f3bf 8f4f 	dsb	sy
 800f914:	61fb      	str	r3, [r7, #28]
}
 800f916:	bf00      	nop
 800f918:	e7fe      	b.n	800f918 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f91a:	f001 f83b 	bl	8010994 <xTaskGetSchedulerState>
 800f91e:	4603      	mov	r3, r0
 800f920:	2b00      	cmp	r3, #0
 800f922:	d102      	bne.n	800f92a <xQueueReceive+0x6e>
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	2b00      	cmp	r3, #0
 800f928:	d101      	bne.n	800f92e <xQueueReceive+0x72>
 800f92a:	2301      	movs	r3, #1
 800f92c:	e000      	b.n	800f930 <xQueueReceive+0x74>
 800f92e:	2300      	movs	r3, #0
 800f930:	2b00      	cmp	r3, #0
 800f932:	d10a      	bne.n	800f94a <xQueueReceive+0x8e>
	__asm volatile
 800f934:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f938:	f383 8811 	msr	BASEPRI, r3
 800f93c:	f3bf 8f6f 	isb	sy
 800f940:	f3bf 8f4f 	dsb	sy
 800f944:	61bb      	str	r3, [r7, #24]
}
 800f946:	bf00      	nop
 800f948:	e7fe      	b.n	800f948 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f94a:	f001 fd7b 	bl	8011444 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f94e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f952:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f956:	2b00      	cmp	r3, #0
 800f958:	d01f      	beq.n	800f99a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f95a:	68b9      	ldr	r1, [r7, #8]
 800f95c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f95e:	f000 f8f7 	bl	800fb50 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f964:	1e5a      	subs	r2, r3, #1
 800f966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f968:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f96a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f96c:	691b      	ldr	r3, [r3, #16]
 800f96e:	2b00      	cmp	r3, #0
 800f970:	d00f      	beq.n	800f992 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f974:	3310      	adds	r3, #16
 800f976:	4618      	mov	r0, r3
 800f978:	f000 fe4e 	bl	8010618 <xTaskRemoveFromEventList>
 800f97c:	4603      	mov	r3, r0
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d007      	beq.n	800f992 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f982:	4b3d      	ldr	r3, [pc, #244]	; (800fa78 <xQueueReceive+0x1bc>)
 800f984:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f988:	601a      	str	r2, [r3, #0]
 800f98a:	f3bf 8f4f 	dsb	sy
 800f98e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f992:	f001 fd87 	bl	80114a4 <vPortExitCritical>
				return pdPASS;
 800f996:	2301      	movs	r3, #1
 800f998:	e069      	b.n	800fa6e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	d103      	bne.n	800f9a8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f9a0:	f001 fd80 	bl	80114a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f9a4:	2300      	movs	r3, #0
 800f9a6:	e062      	b.n	800fa6e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f9a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	d106      	bne.n	800f9bc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f9ae:	f107 0310 	add.w	r3, r7, #16
 800f9b2:	4618      	mov	r0, r3
 800f9b4:	f000 fe94 	bl	80106e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f9b8:	2301      	movs	r3, #1
 800f9ba:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f9bc:	f001 fd72 	bl	80114a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f9c0:	f000 fc06 	bl	80101d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f9c4:	f001 fd3e 	bl	8011444 <vPortEnterCritical>
 800f9c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f9ce:	b25b      	sxtb	r3, r3
 800f9d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f9d4:	d103      	bne.n	800f9de <xQueueReceive+0x122>
 800f9d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9d8:	2200      	movs	r2, #0
 800f9da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f9de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f9e4:	b25b      	sxtb	r3, r3
 800f9e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f9ea:	d103      	bne.n	800f9f4 <xQueueReceive+0x138>
 800f9ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9ee:	2200      	movs	r2, #0
 800f9f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f9f4:	f001 fd56 	bl	80114a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f9f8:	1d3a      	adds	r2, r7, #4
 800f9fa:	f107 0310 	add.w	r3, r7, #16
 800f9fe:	4611      	mov	r1, r2
 800fa00:	4618      	mov	r0, r3
 800fa02:	f000 fe83 	bl	801070c <xTaskCheckForTimeOut>
 800fa06:	4603      	mov	r3, r0
 800fa08:	2b00      	cmp	r3, #0
 800fa0a:	d123      	bne.n	800fa54 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fa0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fa0e:	f000 f917 	bl	800fc40 <prvIsQueueEmpty>
 800fa12:	4603      	mov	r3, r0
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d017      	beq.n	800fa48 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800fa18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa1a:	3324      	adds	r3, #36	; 0x24
 800fa1c:	687a      	ldr	r2, [r7, #4]
 800fa1e:	4611      	mov	r1, r2
 800fa20:	4618      	mov	r0, r3
 800fa22:	f000 fda9 	bl	8010578 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800fa26:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fa28:	f000 f8b8 	bl	800fb9c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800fa2c:	f000 fbde 	bl	80101ec <xTaskResumeAll>
 800fa30:	4603      	mov	r3, r0
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	d189      	bne.n	800f94a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800fa36:	4b10      	ldr	r3, [pc, #64]	; (800fa78 <xQueueReceive+0x1bc>)
 800fa38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fa3c:	601a      	str	r2, [r3, #0]
 800fa3e:	f3bf 8f4f 	dsb	sy
 800fa42:	f3bf 8f6f 	isb	sy
 800fa46:	e780      	b.n	800f94a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800fa48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fa4a:	f000 f8a7 	bl	800fb9c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fa4e:	f000 fbcd 	bl	80101ec <xTaskResumeAll>
 800fa52:	e77a      	b.n	800f94a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800fa54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fa56:	f000 f8a1 	bl	800fb9c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fa5a:	f000 fbc7 	bl	80101ec <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fa5e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fa60:	f000 f8ee 	bl	800fc40 <prvIsQueueEmpty>
 800fa64:	4603      	mov	r3, r0
 800fa66:	2b00      	cmp	r3, #0
 800fa68:	f43f af6f 	beq.w	800f94a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fa6c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800fa6e:	4618      	mov	r0, r3
 800fa70:	3730      	adds	r7, #48	; 0x30
 800fa72:	46bd      	mov	sp, r7
 800fa74:	bd80      	pop	{r7, pc}
 800fa76:	bf00      	nop
 800fa78:	e000ed04 	.word	0xe000ed04

0800fa7c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800fa7c:	b580      	push	{r7, lr}
 800fa7e:	b086      	sub	sp, #24
 800fa80:	af00      	add	r7, sp, #0
 800fa82:	60f8      	str	r0, [r7, #12]
 800fa84:	60b9      	str	r1, [r7, #8]
 800fa86:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800fa88:	2300      	movs	r3, #0
 800fa8a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fa90:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800fa92:	68fb      	ldr	r3, [r7, #12]
 800fa94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d10d      	bne.n	800fab6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fa9a:	68fb      	ldr	r3, [r7, #12]
 800fa9c:	681b      	ldr	r3, [r3, #0]
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d14d      	bne.n	800fb3e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	689b      	ldr	r3, [r3, #8]
 800faa6:	4618      	mov	r0, r3
 800faa8:	f000 ff92 	bl	80109d0 <xTaskPriorityDisinherit>
 800faac:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800faae:	68fb      	ldr	r3, [r7, #12]
 800fab0:	2200      	movs	r2, #0
 800fab2:	609a      	str	r2, [r3, #8]
 800fab4:	e043      	b.n	800fb3e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	2b00      	cmp	r3, #0
 800faba:	d119      	bne.n	800faf0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	6858      	ldr	r0, [r3, #4]
 800fac0:	68fb      	ldr	r3, [r7, #12]
 800fac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fac4:	461a      	mov	r2, r3
 800fac6:	68b9      	ldr	r1, [r7, #8]
 800fac8:	f001 ff12 	bl	80118f0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800facc:	68fb      	ldr	r3, [r7, #12]
 800face:	685a      	ldr	r2, [r3, #4]
 800fad0:	68fb      	ldr	r3, [r7, #12]
 800fad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fad4:	441a      	add	r2, r3
 800fad6:	68fb      	ldr	r3, [r7, #12]
 800fad8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	685a      	ldr	r2, [r3, #4]
 800fade:	68fb      	ldr	r3, [r7, #12]
 800fae0:	689b      	ldr	r3, [r3, #8]
 800fae2:	429a      	cmp	r2, r3
 800fae4:	d32b      	bcc.n	800fb3e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800fae6:	68fb      	ldr	r3, [r7, #12]
 800fae8:	681a      	ldr	r2, [r3, #0]
 800faea:	68fb      	ldr	r3, [r7, #12]
 800faec:	605a      	str	r2, [r3, #4]
 800faee:	e026      	b.n	800fb3e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800faf0:	68fb      	ldr	r3, [r7, #12]
 800faf2:	68d8      	ldr	r0, [r3, #12]
 800faf4:	68fb      	ldr	r3, [r7, #12]
 800faf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800faf8:	461a      	mov	r2, r3
 800fafa:	68b9      	ldr	r1, [r7, #8]
 800fafc:	f001 fef8 	bl	80118f0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	68da      	ldr	r2, [r3, #12]
 800fb04:	68fb      	ldr	r3, [r7, #12]
 800fb06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fb08:	425b      	negs	r3, r3
 800fb0a:	441a      	add	r2, r3
 800fb0c:	68fb      	ldr	r3, [r7, #12]
 800fb0e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	68da      	ldr	r2, [r3, #12]
 800fb14:	68fb      	ldr	r3, [r7, #12]
 800fb16:	681b      	ldr	r3, [r3, #0]
 800fb18:	429a      	cmp	r2, r3
 800fb1a:	d207      	bcs.n	800fb2c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	689a      	ldr	r2, [r3, #8]
 800fb20:	68fb      	ldr	r3, [r7, #12]
 800fb22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fb24:	425b      	negs	r3, r3
 800fb26:	441a      	add	r2, r3
 800fb28:	68fb      	ldr	r3, [r7, #12]
 800fb2a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	2b02      	cmp	r3, #2
 800fb30:	d105      	bne.n	800fb3e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fb32:	693b      	ldr	r3, [r7, #16]
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d002      	beq.n	800fb3e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800fb38:	693b      	ldr	r3, [r7, #16]
 800fb3a:	3b01      	subs	r3, #1
 800fb3c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800fb3e:	693b      	ldr	r3, [r7, #16]
 800fb40:	1c5a      	adds	r2, r3, #1
 800fb42:	68fb      	ldr	r3, [r7, #12]
 800fb44:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800fb46:	697b      	ldr	r3, [r7, #20]
}
 800fb48:	4618      	mov	r0, r3
 800fb4a:	3718      	adds	r7, #24
 800fb4c:	46bd      	mov	sp, r7
 800fb4e:	bd80      	pop	{r7, pc}

0800fb50 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800fb50:	b580      	push	{r7, lr}
 800fb52:	b082      	sub	sp, #8
 800fb54:	af00      	add	r7, sp, #0
 800fb56:	6078      	str	r0, [r7, #4]
 800fb58:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fb5e:	2b00      	cmp	r3, #0
 800fb60:	d018      	beq.n	800fb94 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	68da      	ldr	r2, [r3, #12]
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fb6a:	441a      	add	r2, r3
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	68da      	ldr	r2, [r3, #12]
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	689b      	ldr	r3, [r3, #8]
 800fb78:	429a      	cmp	r2, r3
 800fb7a:	d303      	bcc.n	800fb84 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	681a      	ldr	r2, [r3, #0]
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fb84:	687b      	ldr	r3, [r7, #4]
 800fb86:	68d9      	ldr	r1, [r3, #12]
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fb8c:	461a      	mov	r2, r3
 800fb8e:	6838      	ldr	r0, [r7, #0]
 800fb90:	f001 feae 	bl	80118f0 <memcpy>
	}
}
 800fb94:	bf00      	nop
 800fb96:	3708      	adds	r7, #8
 800fb98:	46bd      	mov	sp, r7
 800fb9a:	bd80      	pop	{r7, pc}

0800fb9c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800fb9c:	b580      	push	{r7, lr}
 800fb9e:	b084      	sub	sp, #16
 800fba0:	af00      	add	r7, sp, #0
 800fba2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800fba4:	f001 fc4e 	bl	8011444 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fbae:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fbb0:	e011      	b.n	800fbd6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d012      	beq.n	800fbe0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	3324      	adds	r3, #36	; 0x24
 800fbbe:	4618      	mov	r0, r3
 800fbc0:	f000 fd2a 	bl	8010618 <xTaskRemoveFromEventList>
 800fbc4:	4603      	mov	r3, r0
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d001      	beq.n	800fbce <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800fbca:	f000 fe01 	bl	80107d0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800fbce:	7bfb      	ldrb	r3, [r7, #15]
 800fbd0:	3b01      	subs	r3, #1
 800fbd2:	b2db      	uxtb	r3, r3
 800fbd4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fbd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	dce9      	bgt.n	800fbb2 <prvUnlockQueue+0x16>
 800fbde:	e000      	b.n	800fbe2 <prvUnlockQueue+0x46>
					break;
 800fbe0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	22ff      	movs	r2, #255	; 0xff
 800fbe6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800fbea:	f001 fc5b 	bl	80114a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800fbee:	f001 fc29 	bl	8011444 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fbf8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fbfa:	e011      	b.n	800fc20 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	691b      	ldr	r3, [r3, #16]
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	d012      	beq.n	800fc2a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	3310      	adds	r3, #16
 800fc08:	4618      	mov	r0, r3
 800fc0a:	f000 fd05 	bl	8010618 <xTaskRemoveFromEventList>
 800fc0e:	4603      	mov	r3, r0
 800fc10:	2b00      	cmp	r3, #0
 800fc12:	d001      	beq.n	800fc18 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800fc14:	f000 fddc 	bl	80107d0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800fc18:	7bbb      	ldrb	r3, [r7, #14]
 800fc1a:	3b01      	subs	r3, #1
 800fc1c:	b2db      	uxtb	r3, r3
 800fc1e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fc20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	dce9      	bgt.n	800fbfc <prvUnlockQueue+0x60>
 800fc28:	e000      	b.n	800fc2c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800fc2a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	22ff      	movs	r2, #255	; 0xff
 800fc30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800fc34:	f001 fc36 	bl	80114a4 <vPortExitCritical>
}
 800fc38:	bf00      	nop
 800fc3a:	3710      	adds	r7, #16
 800fc3c:	46bd      	mov	sp, r7
 800fc3e:	bd80      	pop	{r7, pc}

0800fc40 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800fc40:	b580      	push	{r7, lr}
 800fc42:	b084      	sub	sp, #16
 800fc44:	af00      	add	r7, sp, #0
 800fc46:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fc48:	f001 fbfc 	bl	8011444 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d102      	bne.n	800fc5a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800fc54:	2301      	movs	r3, #1
 800fc56:	60fb      	str	r3, [r7, #12]
 800fc58:	e001      	b.n	800fc5e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800fc5a:	2300      	movs	r3, #0
 800fc5c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fc5e:	f001 fc21 	bl	80114a4 <vPortExitCritical>

	return xReturn;
 800fc62:	68fb      	ldr	r3, [r7, #12]
}
 800fc64:	4618      	mov	r0, r3
 800fc66:	3710      	adds	r7, #16
 800fc68:	46bd      	mov	sp, r7
 800fc6a:	bd80      	pop	{r7, pc}

0800fc6c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800fc6c:	b580      	push	{r7, lr}
 800fc6e:	b084      	sub	sp, #16
 800fc70:	af00      	add	r7, sp, #0
 800fc72:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fc74:	f001 fbe6 	bl	8011444 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fc80:	429a      	cmp	r2, r3
 800fc82:	d102      	bne.n	800fc8a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800fc84:	2301      	movs	r3, #1
 800fc86:	60fb      	str	r3, [r7, #12]
 800fc88:	e001      	b.n	800fc8e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800fc8a:	2300      	movs	r3, #0
 800fc8c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fc8e:	f001 fc09 	bl	80114a4 <vPortExitCritical>

	return xReturn;
 800fc92:	68fb      	ldr	r3, [r7, #12]
}
 800fc94:	4618      	mov	r0, r3
 800fc96:	3710      	adds	r7, #16
 800fc98:	46bd      	mov	sp, r7
 800fc9a:	bd80      	pop	{r7, pc}

0800fc9c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800fc9c:	b480      	push	{r7}
 800fc9e:	b085      	sub	sp, #20
 800fca0:	af00      	add	r7, sp, #0
 800fca2:	6078      	str	r0, [r7, #4]
 800fca4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fca6:	2300      	movs	r3, #0
 800fca8:	60fb      	str	r3, [r7, #12]
 800fcaa:	e014      	b.n	800fcd6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800fcac:	4a0f      	ldr	r2, [pc, #60]	; (800fcec <vQueueAddToRegistry+0x50>)
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d10b      	bne.n	800fcd0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800fcb8:	490c      	ldr	r1, [pc, #48]	; (800fcec <vQueueAddToRegistry+0x50>)
 800fcba:	68fb      	ldr	r3, [r7, #12]
 800fcbc:	683a      	ldr	r2, [r7, #0]
 800fcbe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800fcc2:	4a0a      	ldr	r2, [pc, #40]	; (800fcec <vQueueAddToRegistry+0x50>)
 800fcc4:	68fb      	ldr	r3, [r7, #12]
 800fcc6:	00db      	lsls	r3, r3, #3
 800fcc8:	4413      	add	r3, r2
 800fcca:	687a      	ldr	r2, [r7, #4]
 800fccc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800fcce:	e006      	b.n	800fcde <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fcd0:	68fb      	ldr	r3, [r7, #12]
 800fcd2:	3301      	adds	r3, #1
 800fcd4:	60fb      	str	r3, [r7, #12]
 800fcd6:	68fb      	ldr	r3, [r7, #12]
 800fcd8:	2b07      	cmp	r3, #7
 800fcda:	d9e7      	bls.n	800fcac <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800fcdc:	bf00      	nop
 800fcde:	bf00      	nop
 800fce0:	3714      	adds	r7, #20
 800fce2:	46bd      	mov	sp, r7
 800fce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fce8:	4770      	bx	lr
 800fcea:	bf00      	nop
 800fcec:	20008e54 	.word	0x20008e54

0800fcf0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800fcf0:	b580      	push	{r7, lr}
 800fcf2:	b086      	sub	sp, #24
 800fcf4:	af00      	add	r7, sp, #0
 800fcf6:	60f8      	str	r0, [r7, #12]
 800fcf8:	60b9      	str	r1, [r7, #8]
 800fcfa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800fcfc:	68fb      	ldr	r3, [r7, #12]
 800fcfe:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800fd00:	f001 fba0 	bl	8011444 <vPortEnterCritical>
 800fd04:	697b      	ldr	r3, [r7, #20]
 800fd06:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fd0a:	b25b      	sxtb	r3, r3
 800fd0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd10:	d103      	bne.n	800fd1a <vQueueWaitForMessageRestricted+0x2a>
 800fd12:	697b      	ldr	r3, [r7, #20]
 800fd14:	2200      	movs	r2, #0
 800fd16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fd1a:	697b      	ldr	r3, [r7, #20]
 800fd1c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fd20:	b25b      	sxtb	r3, r3
 800fd22:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd26:	d103      	bne.n	800fd30 <vQueueWaitForMessageRestricted+0x40>
 800fd28:	697b      	ldr	r3, [r7, #20]
 800fd2a:	2200      	movs	r2, #0
 800fd2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fd30:	f001 fbb8 	bl	80114a4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800fd34:	697b      	ldr	r3, [r7, #20]
 800fd36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d106      	bne.n	800fd4a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800fd3c:	697b      	ldr	r3, [r7, #20]
 800fd3e:	3324      	adds	r3, #36	; 0x24
 800fd40:	687a      	ldr	r2, [r7, #4]
 800fd42:	68b9      	ldr	r1, [r7, #8]
 800fd44:	4618      	mov	r0, r3
 800fd46:	f000 fc3b 	bl	80105c0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800fd4a:	6978      	ldr	r0, [r7, #20]
 800fd4c:	f7ff ff26 	bl	800fb9c <prvUnlockQueue>
	}
 800fd50:	bf00      	nop
 800fd52:	3718      	adds	r7, #24
 800fd54:	46bd      	mov	sp, r7
 800fd56:	bd80      	pop	{r7, pc}

0800fd58 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800fd58:	b580      	push	{r7, lr}
 800fd5a:	b08e      	sub	sp, #56	; 0x38
 800fd5c:	af04      	add	r7, sp, #16
 800fd5e:	60f8      	str	r0, [r7, #12]
 800fd60:	60b9      	str	r1, [r7, #8]
 800fd62:	607a      	str	r2, [r7, #4]
 800fd64:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800fd66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	d10a      	bne.n	800fd82 <xTaskCreateStatic+0x2a>
	__asm volatile
 800fd6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd70:	f383 8811 	msr	BASEPRI, r3
 800fd74:	f3bf 8f6f 	isb	sy
 800fd78:	f3bf 8f4f 	dsb	sy
 800fd7c:	623b      	str	r3, [r7, #32]
}
 800fd7e:	bf00      	nop
 800fd80:	e7fe      	b.n	800fd80 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800fd82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd84:	2b00      	cmp	r3, #0
 800fd86:	d10a      	bne.n	800fd9e <xTaskCreateStatic+0x46>
	__asm volatile
 800fd88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd8c:	f383 8811 	msr	BASEPRI, r3
 800fd90:	f3bf 8f6f 	isb	sy
 800fd94:	f3bf 8f4f 	dsb	sy
 800fd98:	61fb      	str	r3, [r7, #28]
}
 800fd9a:	bf00      	nop
 800fd9c:	e7fe      	b.n	800fd9c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800fd9e:	235c      	movs	r3, #92	; 0x5c
 800fda0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800fda2:	693b      	ldr	r3, [r7, #16]
 800fda4:	2b5c      	cmp	r3, #92	; 0x5c
 800fda6:	d00a      	beq.n	800fdbe <xTaskCreateStatic+0x66>
	__asm volatile
 800fda8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fdac:	f383 8811 	msr	BASEPRI, r3
 800fdb0:	f3bf 8f6f 	isb	sy
 800fdb4:	f3bf 8f4f 	dsb	sy
 800fdb8:	61bb      	str	r3, [r7, #24]
}
 800fdba:	bf00      	nop
 800fdbc:	e7fe      	b.n	800fdbc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800fdbe:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800fdc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	d01e      	beq.n	800fe04 <xTaskCreateStatic+0xac>
 800fdc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	d01b      	beq.n	800fe04 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fdcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdce:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800fdd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fdd2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fdd4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800fdd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fdd8:	2202      	movs	r2, #2
 800fdda:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800fdde:	2300      	movs	r3, #0
 800fde0:	9303      	str	r3, [sp, #12]
 800fde2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fde4:	9302      	str	r3, [sp, #8]
 800fde6:	f107 0314 	add.w	r3, r7, #20
 800fdea:	9301      	str	r3, [sp, #4]
 800fdec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdee:	9300      	str	r3, [sp, #0]
 800fdf0:	683b      	ldr	r3, [r7, #0]
 800fdf2:	687a      	ldr	r2, [r7, #4]
 800fdf4:	68b9      	ldr	r1, [r7, #8]
 800fdf6:	68f8      	ldr	r0, [r7, #12]
 800fdf8:	f000 f850 	bl	800fe9c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fdfc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fdfe:	f000 f8dd 	bl	800ffbc <prvAddNewTaskToReadyList>
 800fe02:	e001      	b.n	800fe08 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800fe04:	2300      	movs	r3, #0
 800fe06:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800fe08:	697b      	ldr	r3, [r7, #20]
	}
 800fe0a:	4618      	mov	r0, r3
 800fe0c:	3728      	adds	r7, #40	; 0x28
 800fe0e:	46bd      	mov	sp, r7
 800fe10:	bd80      	pop	{r7, pc}

0800fe12 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800fe12:	b580      	push	{r7, lr}
 800fe14:	b08c      	sub	sp, #48	; 0x30
 800fe16:	af04      	add	r7, sp, #16
 800fe18:	60f8      	str	r0, [r7, #12]
 800fe1a:	60b9      	str	r1, [r7, #8]
 800fe1c:	603b      	str	r3, [r7, #0]
 800fe1e:	4613      	mov	r3, r2
 800fe20:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800fe22:	88fb      	ldrh	r3, [r7, #6]
 800fe24:	009b      	lsls	r3, r3, #2
 800fe26:	4618      	mov	r0, r3
 800fe28:	f001 fc2e 	bl	8011688 <pvPortMalloc>
 800fe2c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800fe2e:	697b      	ldr	r3, [r7, #20]
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	d00e      	beq.n	800fe52 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800fe34:	205c      	movs	r0, #92	; 0x5c
 800fe36:	f001 fc27 	bl	8011688 <pvPortMalloc>
 800fe3a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800fe3c:	69fb      	ldr	r3, [r7, #28]
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	d003      	beq.n	800fe4a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800fe42:	69fb      	ldr	r3, [r7, #28]
 800fe44:	697a      	ldr	r2, [r7, #20]
 800fe46:	631a      	str	r2, [r3, #48]	; 0x30
 800fe48:	e005      	b.n	800fe56 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800fe4a:	6978      	ldr	r0, [r7, #20]
 800fe4c:	f001 fcaa 	bl	80117a4 <vPortFree>
 800fe50:	e001      	b.n	800fe56 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800fe52:	2300      	movs	r3, #0
 800fe54:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800fe56:	69fb      	ldr	r3, [r7, #28]
 800fe58:	2b00      	cmp	r3, #0
 800fe5a:	d017      	beq.n	800fe8c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800fe5c:	69fb      	ldr	r3, [r7, #28]
 800fe5e:	2200      	movs	r2, #0
 800fe60:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800fe64:	88fa      	ldrh	r2, [r7, #6]
 800fe66:	2300      	movs	r3, #0
 800fe68:	9303      	str	r3, [sp, #12]
 800fe6a:	69fb      	ldr	r3, [r7, #28]
 800fe6c:	9302      	str	r3, [sp, #8]
 800fe6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe70:	9301      	str	r3, [sp, #4]
 800fe72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe74:	9300      	str	r3, [sp, #0]
 800fe76:	683b      	ldr	r3, [r7, #0]
 800fe78:	68b9      	ldr	r1, [r7, #8]
 800fe7a:	68f8      	ldr	r0, [r7, #12]
 800fe7c:	f000 f80e 	bl	800fe9c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fe80:	69f8      	ldr	r0, [r7, #28]
 800fe82:	f000 f89b 	bl	800ffbc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800fe86:	2301      	movs	r3, #1
 800fe88:	61bb      	str	r3, [r7, #24]
 800fe8a:	e002      	b.n	800fe92 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800fe8c:	f04f 33ff 	mov.w	r3, #4294967295
 800fe90:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800fe92:	69bb      	ldr	r3, [r7, #24]
	}
 800fe94:	4618      	mov	r0, r3
 800fe96:	3720      	adds	r7, #32
 800fe98:	46bd      	mov	sp, r7
 800fe9a:	bd80      	pop	{r7, pc}

0800fe9c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800fe9c:	b580      	push	{r7, lr}
 800fe9e:	b088      	sub	sp, #32
 800fea0:	af00      	add	r7, sp, #0
 800fea2:	60f8      	str	r0, [r7, #12]
 800fea4:	60b9      	str	r1, [r7, #8]
 800fea6:	607a      	str	r2, [r7, #4]
 800fea8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800feaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800feac:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	009b      	lsls	r3, r3, #2
 800feb2:	461a      	mov	r2, r3
 800feb4:	21a5      	movs	r1, #165	; 0xa5
 800feb6:	f001 fd29 	bl	801190c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800feba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800febc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800fec4:	3b01      	subs	r3, #1
 800fec6:	009b      	lsls	r3, r3, #2
 800fec8:	4413      	add	r3, r2
 800feca:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800fecc:	69bb      	ldr	r3, [r7, #24]
 800fece:	f023 0307 	bic.w	r3, r3, #7
 800fed2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800fed4:	69bb      	ldr	r3, [r7, #24]
 800fed6:	f003 0307 	and.w	r3, r3, #7
 800feda:	2b00      	cmp	r3, #0
 800fedc:	d00a      	beq.n	800fef4 <prvInitialiseNewTask+0x58>
	__asm volatile
 800fede:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fee2:	f383 8811 	msr	BASEPRI, r3
 800fee6:	f3bf 8f6f 	isb	sy
 800feea:	f3bf 8f4f 	dsb	sy
 800feee:	617b      	str	r3, [r7, #20]
}
 800fef0:	bf00      	nop
 800fef2:	e7fe      	b.n	800fef2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800fef4:	68bb      	ldr	r3, [r7, #8]
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	d01f      	beq.n	800ff3a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fefa:	2300      	movs	r3, #0
 800fefc:	61fb      	str	r3, [r7, #28]
 800fefe:	e012      	b.n	800ff26 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ff00:	68ba      	ldr	r2, [r7, #8]
 800ff02:	69fb      	ldr	r3, [r7, #28]
 800ff04:	4413      	add	r3, r2
 800ff06:	7819      	ldrb	r1, [r3, #0]
 800ff08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ff0a:	69fb      	ldr	r3, [r7, #28]
 800ff0c:	4413      	add	r3, r2
 800ff0e:	3334      	adds	r3, #52	; 0x34
 800ff10:	460a      	mov	r2, r1
 800ff12:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ff14:	68ba      	ldr	r2, [r7, #8]
 800ff16:	69fb      	ldr	r3, [r7, #28]
 800ff18:	4413      	add	r3, r2
 800ff1a:	781b      	ldrb	r3, [r3, #0]
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	d006      	beq.n	800ff2e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ff20:	69fb      	ldr	r3, [r7, #28]
 800ff22:	3301      	adds	r3, #1
 800ff24:	61fb      	str	r3, [r7, #28]
 800ff26:	69fb      	ldr	r3, [r7, #28]
 800ff28:	2b0f      	cmp	r3, #15
 800ff2a:	d9e9      	bls.n	800ff00 <prvInitialiseNewTask+0x64>
 800ff2c:	e000      	b.n	800ff30 <prvInitialiseNewTask+0x94>
			{
				break;
 800ff2e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ff30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff32:	2200      	movs	r2, #0
 800ff34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ff38:	e003      	b.n	800ff42 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ff3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff3c:	2200      	movs	r2, #0
 800ff3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ff42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff44:	2b37      	cmp	r3, #55	; 0x37
 800ff46:	d901      	bls.n	800ff4c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ff48:	2337      	movs	r3, #55	; 0x37
 800ff4a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ff4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ff50:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ff52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ff56:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ff58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff5a:	2200      	movs	r2, #0
 800ff5c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ff5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff60:	3304      	adds	r3, #4
 800ff62:	4618      	mov	r0, r3
 800ff64:	f7ff f978 	bl	800f258 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ff68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff6a:	3318      	adds	r3, #24
 800ff6c:	4618      	mov	r0, r3
 800ff6e:	f7ff f973 	bl	800f258 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ff72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ff76:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ff78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff7a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ff7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff80:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ff82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ff86:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ff88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff8a:	2200      	movs	r2, #0
 800ff8c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ff8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff90:	2200      	movs	r2, #0
 800ff92:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ff96:	683a      	ldr	r2, [r7, #0]
 800ff98:	68f9      	ldr	r1, [r7, #12]
 800ff9a:	69b8      	ldr	r0, [r7, #24]
 800ff9c:	f001 f928 	bl	80111f0 <pxPortInitialiseStack>
 800ffa0:	4602      	mov	r2, r0
 800ffa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ffa4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ffa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	d002      	beq.n	800ffb2 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ffac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ffb0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ffb2:	bf00      	nop
 800ffb4:	3720      	adds	r7, #32
 800ffb6:	46bd      	mov	sp, r7
 800ffb8:	bd80      	pop	{r7, pc}
	...

0800ffbc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ffbc:	b580      	push	{r7, lr}
 800ffbe:	b082      	sub	sp, #8
 800ffc0:	af00      	add	r7, sp, #0
 800ffc2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ffc4:	f001 fa3e 	bl	8011444 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ffc8:	4b2d      	ldr	r3, [pc, #180]	; (8010080 <prvAddNewTaskToReadyList+0xc4>)
 800ffca:	681b      	ldr	r3, [r3, #0]
 800ffcc:	3301      	adds	r3, #1
 800ffce:	4a2c      	ldr	r2, [pc, #176]	; (8010080 <prvAddNewTaskToReadyList+0xc4>)
 800ffd0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ffd2:	4b2c      	ldr	r3, [pc, #176]	; (8010084 <prvAddNewTaskToReadyList+0xc8>)
 800ffd4:	681b      	ldr	r3, [r3, #0]
 800ffd6:	2b00      	cmp	r3, #0
 800ffd8:	d109      	bne.n	800ffee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ffda:	4a2a      	ldr	r2, [pc, #168]	; (8010084 <prvAddNewTaskToReadyList+0xc8>)
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ffe0:	4b27      	ldr	r3, [pc, #156]	; (8010080 <prvAddNewTaskToReadyList+0xc4>)
 800ffe2:	681b      	ldr	r3, [r3, #0]
 800ffe4:	2b01      	cmp	r3, #1
 800ffe6:	d110      	bne.n	801000a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ffe8:	f000 fc16 	bl	8010818 <prvInitialiseTaskLists>
 800ffec:	e00d      	b.n	801000a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ffee:	4b26      	ldr	r3, [pc, #152]	; (8010088 <prvAddNewTaskToReadyList+0xcc>)
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d109      	bne.n	801000a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800fff6:	4b23      	ldr	r3, [pc, #140]	; (8010084 <prvAddNewTaskToReadyList+0xc8>)
 800fff8:	681b      	ldr	r3, [r3, #0]
 800fffa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010000:	429a      	cmp	r2, r3
 8010002:	d802      	bhi.n	801000a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010004:	4a1f      	ldr	r2, [pc, #124]	; (8010084 <prvAddNewTaskToReadyList+0xc8>)
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801000a:	4b20      	ldr	r3, [pc, #128]	; (801008c <prvAddNewTaskToReadyList+0xd0>)
 801000c:	681b      	ldr	r3, [r3, #0]
 801000e:	3301      	adds	r3, #1
 8010010:	4a1e      	ldr	r2, [pc, #120]	; (801008c <prvAddNewTaskToReadyList+0xd0>)
 8010012:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8010014:	4b1d      	ldr	r3, [pc, #116]	; (801008c <prvAddNewTaskToReadyList+0xd0>)
 8010016:	681a      	ldr	r2, [r3, #0]
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010020:	4b1b      	ldr	r3, [pc, #108]	; (8010090 <prvAddNewTaskToReadyList+0xd4>)
 8010022:	681b      	ldr	r3, [r3, #0]
 8010024:	429a      	cmp	r2, r3
 8010026:	d903      	bls.n	8010030 <prvAddNewTaskToReadyList+0x74>
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801002c:	4a18      	ldr	r2, [pc, #96]	; (8010090 <prvAddNewTaskToReadyList+0xd4>)
 801002e:	6013      	str	r3, [r2, #0]
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010034:	4613      	mov	r3, r2
 8010036:	009b      	lsls	r3, r3, #2
 8010038:	4413      	add	r3, r2
 801003a:	009b      	lsls	r3, r3, #2
 801003c:	4a15      	ldr	r2, [pc, #84]	; (8010094 <prvAddNewTaskToReadyList+0xd8>)
 801003e:	441a      	add	r2, r3
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	3304      	adds	r3, #4
 8010044:	4619      	mov	r1, r3
 8010046:	4610      	mov	r0, r2
 8010048:	f7ff f913 	bl	800f272 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801004c:	f001 fa2a 	bl	80114a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010050:	4b0d      	ldr	r3, [pc, #52]	; (8010088 <prvAddNewTaskToReadyList+0xcc>)
 8010052:	681b      	ldr	r3, [r3, #0]
 8010054:	2b00      	cmp	r3, #0
 8010056:	d00e      	beq.n	8010076 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010058:	4b0a      	ldr	r3, [pc, #40]	; (8010084 <prvAddNewTaskToReadyList+0xc8>)
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010062:	429a      	cmp	r2, r3
 8010064:	d207      	bcs.n	8010076 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010066:	4b0c      	ldr	r3, [pc, #48]	; (8010098 <prvAddNewTaskToReadyList+0xdc>)
 8010068:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801006c:	601a      	str	r2, [r3, #0]
 801006e:	f3bf 8f4f 	dsb	sy
 8010072:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010076:	bf00      	nop
 8010078:	3708      	adds	r7, #8
 801007a:	46bd      	mov	sp, r7
 801007c:	bd80      	pop	{r7, pc}
 801007e:	bf00      	nop
 8010080:	2000126c 	.word	0x2000126c
 8010084:	20000d98 	.word	0x20000d98
 8010088:	20001278 	.word	0x20001278
 801008c:	20001288 	.word	0x20001288
 8010090:	20001274 	.word	0x20001274
 8010094:	20000d9c 	.word	0x20000d9c
 8010098:	e000ed04 	.word	0xe000ed04

0801009c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801009c:	b580      	push	{r7, lr}
 801009e:	b084      	sub	sp, #16
 80100a0:	af00      	add	r7, sp, #0
 80100a2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80100a4:	2300      	movs	r3, #0
 80100a6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	d017      	beq.n	80100de <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80100ae:	4b13      	ldr	r3, [pc, #76]	; (80100fc <vTaskDelay+0x60>)
 80100b0:	681b      	ldr	r3, [r3, #0]
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	d00a      	beq.n	80100cc <vTaskDelay+0x30>
	__asm volatile
 80100b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80100ba:	f383 8811 	msr	BASEPRI, r3
 80100be:	f3bf 8f6f 	isb	sy
 80100c2:	f3bf 8f4f 	dsb	sy
 80100c6:	60bb      	str	r3, [r7, #8]
}
 80100c8:	bf00      	nop
 80100ca:	e7fe      	b.n	80100ca <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80100cc:	f000 f880 	bl	80101d0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80100d0:	2100      	movs	r1, #0
 80100d2:	6878      	ldr	r0, [r7, #4]
 80100d4:	f000 fcea 	bl	8010aac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80100d8:	f000 f888 	bl	80101ec <xTaskResumeAll>
 80100dc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80100de:	68fb      	ldr	r3, [r7, #12]
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	d107      	bne.n	80100f4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80100e4:	4b06      	ldr	r3, [pc, #24]	; (8010100 <vTaskDelay+0x64>)
 80100e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80100ea:	601a      	str	r2, [r3, #0]
 80100ec:	f3bf 8f4f 	dsb	sy
 80100f0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80100f4:	bf00      	nop
 80100f6:	3710      	adds	r7, #16
 80100f8:	46bd      	mov	sp, r7
 80100fa:	bd80      	pop	{r7, pc}
 80100fc:	20001294 	.word	0x20001294
 8010100:	e000ed04 	.word	0xe000ed04

08010104 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010104:	b580      	push	{r7, lr}
 8010106:	b08a      	sub	sp, #40	; 0x28
 8010108:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801010a:	2300      	movs	r3, #0
 801010c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801010e:	2300      	movs	r3, #0
 8010110:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010112:	463a      	mov	r2, r7
 8010114:	1d39      	adds	r1, r7, #4
 8010116:	f107 0308 	add.w	r3, r7, #8
 801011a:	4618      	mov	r0, r3
 801011c:	f7ff f848 	bl	800f1b0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010120:	6839      	ldr	r1, [r7, #0]
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	68ba      	ldr	r2, [r7, #8]
 8010126:	9202      	str	r2, [sp, #8]
 8010128:	9301      	str	r3, [sp, #4]
 801012a:	2300      	movs	r3, #0
 801012c:	9300      	str	r3, [sp, #0]
 801012e:	2300      	movs	r3, #0
 8010130:	460a      	mov	r2, r1
 8010132:	4921      	ldr	r1, [pc, #132]	; (80101b8 <vTaskStartScheduler+0xb4>)
 8010134:	4821      	ldr	r0, [pc, #132]	; (80101bc <vTaskStartScheduler+0xb8>)
 8010136:	f7ff fe0f 	bl	800fd58 <xTaskCreateStatic>
 801013a:	4603      	mov	r3, r0
 801013c:	4a20      	ldr	r2, [pc, #128]	; (80101c0 <vTaskStartScheduler+0xbc>)
 801013e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010140:	4b1f      	ldr	r3, [pc, #124]	; (80101c0 <vTaskStartScheduler+0xbc>)
 8010142:	681b      	ldr	r3, [r3, #0]
 8010144:	2b00      	cmp	r3, #0
 8010146:	d002      	beq.n	801014e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010148:	2301      	movs	r3, #1
 801014a:	617b      	str	r3, [r7, #20]
 801014c:	e001      	b.n	8010152 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801014e:	2300      	movs	r3, #0
 8010150:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8010152:	697b      	ldr	r3, [r7, #20]
 8010154:	2b01      	cmp	r3, #1
 8010156:	d102      	bne.n	801015e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8010158:	f000 fcfc 	bl	8010b54 <xTimerCreateTimerTask>
 801015c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801015e:	697b      	ldr	r3, [r7, #20]
 8010160:	2b01      	cmp	r3, #1
 8010162:	d116      	bne.n	8010192 <vTaskStartScheduler+0x8e>
	__asm volatile
 8010164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010168:	f383 8811 	msr	BASEPRI, r3
 801016c:	f3bf 8f6f 	isb	sy
 8010170:	f3bf 8f4f 	dsb	sy
 8010174:	613b      	str	r3, [r7, #16]
}
 8010176:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010178:	4b12      	ldr	r3, [pc, #72]	; (80101c4 <vTaskStartScheduler+0xc0>)
 801017a:	f04f 32ff 	mov.w	r2, #4294967295
 801017e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010180:	4b11      	ldr	r3, [pc, #68]	; (80101c8 <vTaskStartScheduler+0xc4>)
 8010182:	2201      	movs	r2, #1
 8010184:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010186:	4b11      	ldr	r3, [pc, #68]	; (80101cc <vTaskStartScheduler+0xc8>)
 8010188:	2200      	movs	r2, #0
 801018a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801018c:	f001 f8b8 	bl	8011300 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010190:	e00e      	b.n	80101b0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010192:	697b      	ldr	r3, [r7, #20]
 8010194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010198:	d10a      	bne.n	80101b0 <vTaskStartScheduler+0xac>
	__asm volatile
 801019a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801019e:	f383 8811 	msr	BASEPRI, r3
 80101a2:	f3bf 8f6f 	isb	sy
 80101a6:	f3bf 8f4f 	dsb	sy
 80101aa:	60fb      	str	r3, [r7, #12]
}
 80101ac:	bf00      	nop
 80101ae:	e7fe      	b.n	80101ae <vTaskStartScheduler+0xaa>
}
 80101b0:	bf00      	nop
 80101b2:	3718      	adds	r7, #24
 80101b4:	46bd      	mov	sp, r7
 80101b6:	bd80      	pop	{r7, pc}
 80101b8:	080142dc 	.word	0x080142dc
 80101bc:	080107e9 	.word	0x080107e9
 80101c0:	20001290 	.word	0x20001290
 80101c4:	2000128c 	.word	0x2000128c
 80101c8:	20001278 	.word	0x20001278
 80101cc:	20001270 	.word	0x20001270

080101d0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80101d0:	b480      	push	{r7}
 80101d2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80101d4:	4b04      	ldr	r3, [pc, #16]	; (80101e8 <vTaskSuspendAll+0x18>)
 80101d6:	681b      	ldr	r3, [r3, #0]
 80101d8:	3301      	adds	r3, #1
 80101da:	4a03      	ldr	r2, [pc, #12]	; (80101e8 <vTaskSuspendAll+0x18>)
 80101dc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80101de:	bf00      	nop
 80101e0:	46bd      	mov	sp, r7
 80101e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101e6:	4770      	bx	lr
 80101e8:	20001294 	.word	0x20001294

080101ec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80101ec:	b580      	push	{r7, lr}
 80101ee:	b084      	sub	sp, #16
 80101f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80101f2:	2300      	movs	r3, #0
 80101f4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80101f6:	2300      	movs	r3, #0
 80101f8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80101fa:	4b42      	ldr	r3, [pc, #264]	; (8010304 <xTaskResumeAll+0x118>)
 80101fc:	681b      	ldr	r3, [r3, #0]
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d10a      	bne.n	8010218 <xTaskResumeAll+0x2c>
	__asm volatile
 8010202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010206:	f383 8811 	msr	BASEPRI, r3
 801020a:	f3bf 8f6f 	isb	sy
 801020e:	f3bf 8f4f 	dsb	sy
 8010212:	603b      	str	r3, [r7, #0]
}
 8010214:	bf00      	nop
 8010216:	e7fe      	b.n	8010216 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010218:	f001 f914 	bl	8011444 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801021c:	4b39      	ldr	r3, [pc, #228]	; (8010304 <xTaskResumeAll+0x118>)
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	3b01      	subs	r3, #1
 8010222:	4a38      	ldr	r2, [pc, #224]	; (8010304 <xTaskResumeAll+0x118>)
 8010224:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010226:	4b37      	ldr	r3, [pc, #220]	; (8010304 <xTaskResumeAll+0x118>)
 8010228:	681b      	ldr	r3, [r3, #0]
 801022a:	2b00      	cmp	r3, #0
 801022c:	d162      	bne.n	80102f4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 801022e:	4b36      	ldr	r3, [pc, #216]	; (8010308 <xTaskResumeAll+0x11c>)
 8010230:	681b      	ldr	r3, [r3, #0]
 8010232:	2b00      	cmp	r3, #0
 8010234:	d05e      	beq.n	80102f4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010236:	e02f      	b.n	8010298 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010238:	4b34      	ldr	r3, [pc, #208]	; (801030c <xTaskResumeAll+0x120>)
 801023a:	68db      	ldr	r3, [r3, #12]
 801023c:	68db      	ldr	r3, [r3, #12]
 801023e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010240:	68fb      	ldr	r3, [r7, #12]
 8010242:	3318      	adds	r3, #24
 8010244:	4618      	mov	r0, r3
 8010246:	f7ff f871 	bl	800f32c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801024a:	68fb      	ldr	r3, [r7, #12]
 801024c:	3304      	adds	r3, #4
 801024e:	4618      	mov	r0, r3
 8010250:	f7ff f86c 	bl	800f32c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010254:	68fb      	ldr	r3, [r7, #12]
 8010256:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010258:	4b2d      	ldr	r3, [pc, #180]	; (8010310 <xTaskResumeAll+0x124>)
 801025a:	681b      	ldr	r3, [r3, #0]
 801025c:	429a      	cmp	r2, r3
 801025e:	d903      	bls.n	8010268 <xTaskResumeAll+0x7c>
 8010260:	68fb      	ldr	r3, [r7, #12]
 8010262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010264:	4a2a      	ldr	r2, [pc, #168]	; (8010310 <xTaskResumeAll+0x124>)
 8010266:	6013      	str	r3, [r2, #0]
 8010268:	68fb      	ldr	r3, [r7, #12]
 801026a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801026c:	4613      	mov	r3, r2
 801026e:	009b      	lsls	r3, r3, #2
 8010270:	4413      	add	r3, r2
 8010272:	009b      	lsls	r3, r3, #2
 8010274:	4a27      	ldr	r2, [pc, #156]	; (8010314 <xTaskResumeAll+0x128>)
 8010276:	441a      	add	r2, r3
 8010278:	68fb      	ldr	r3, [r7, #12]
 801027a:	3304      	adds	r3, #4
 801027c:	4619      	mov	r1, r3
 801027e:	4610      	mov	r0, r2
 8010280:	f7fe fff7 	bl	800f272 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010284:	68fb      	ldr	r3, [r7, #12]
 8010286:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010288:	4b23      	ldr	r3, [pc, #140]	; (8010318 <xTaskResumeAll+0x12c>)
 801028a:	681b      	ldr	r3, [r3, #0]
 801028c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801028e:	429a      	cmp	r2, r3
 8010290:	d302      	bcc.n	8010298 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8010292:	4b22      	ldr	r3, [pc, #136]	; (801031c <xTaskResumeAll+0x130>)
 8010294:	2201      	movs	r2, #1
 8010296:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010298:	4b1c      	ldr	r3, [pc, #112]	; (801030c <xTaskResumeAll+0x120>)
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	2b00      	cmp	r3, #0
 801029e:	d1cb      	bne.n	8010238 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80102a0:	68fb      	ldr	r3, [r7, #12]
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	d001      	beq.n	80102aa <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80102a6:	f000 fb55 	bl	8010954 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80102aa:	4b1d      	ldr	r3, [pc, #116]	; (8010320 <xTaskResumeAll+0x134>)
 80102ac:	681b      	ldr	r3, [r3, #0]
 80102ae:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	2b00      	cmp	r3, #0
 80102b4:	d010      	beq.n	80102d8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80102b6:	f000 f847 	bl	8010348 <xTaskIncrementTick>
 80102ba:	4603      	mov	r3, r0
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d002      	beq.n	80102c6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80102c0:	4b16      	ldr	r3, [pc, #88]	; (801031c <xTaskResumeAll+0x130>)
 80102c2:	2201      	movs	r2, #1
 80102c4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	3b01      	subs	r3, #1
 80102ca:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	2b00      	cmp	r3, #0
 80102d0:	d1f1      	bne.n	80102b6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80102d2:	4b13      	ldr	r3, [pc, #76]	; (8010320 <xTaskResumeAll+0x134>)
 80102d4:	2200      	movs	r2, #0
 80102d6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80102d8:	4b10      	ldr	r3, [pc, #64]	; (801031c <xTaskResumeAll+0x130>)
 80102da:	681b      	ldr	r3, [r3, #0]
 80102dc:	2b00      	cmp	r3, #0
 80102de:	d009      	beq.n	80102f4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80102e0:	2301      	movs	r3, #1
 80102e2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80102e4:	4b0f      	ldr	r3, [pc, #60]	; (8010324 <xTaskResumeAll+0x138>)
 80102e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80102ea:	601a      	str	r2, [r3, #0]
 80102ec:	f3bf 8f4f 	dsb	sy
 80102f0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80102f4:	f001 f8d6 	bl	80114a4 <vPortExitCritical>

	return xAlreadyYielded;
 80102f8:	68bb      	ldr	r3, [r7, #8]
}
 80102fa:	4618      	mov	r0, r3
 80102fc:	3710      	adds	r7, #16
 80102fe:	46bd      	mov	sp, r7
 8010300:	bd80      	pop	{r7, pc}
 8010302:	bf00      	nop
 8010304:	20001294 	.word	0x20001294
 8010308:	2000126c 	.word	0x2000126c
 801030c:	2000122c 	.word	0x2000122c
 8010310:	20001274 	.word	0x20001274
 8010314:	20000d9c 	.word	0x20000d9c
 8010318:	20000d98 	.word	0x20000d98
 801031c:	20001280 	.word	0x20001280
 8010320:	2000127c 	.word	0x2000127c
 8010324:	e000ed04 	.word	0xe000ed04

08010328 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010328:	b480      	push	{r7}
 801032a:	b083      	sub	sp, #12
 801032c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801032e:	4b05      	ldr	r3, [pc, #20]	; (8010344 <xTaskGetTickCount+0x1c>)
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8010334:	687b      	ldr	r3, [r7, #4]
}
 8010336:	4618      	mov	r0, r3
 8010338:	370c      	adds	r7, #12
 801033a:	46bd      	mov	sp, r7
 801033c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010340:	4770      	bx	lr
 8010342:	bf00      	nop
 8010344:	20001270 	.word	0x20001270

08010348 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010348:	b580      	push	{r7, lr}
 801034a:	b086      	sub	sp, #24
 801034c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801034e:	2300      	movs	r3, #0
 8010350:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010352:	4b4f      	ldr	r3, [pc, #316]	; (8010490 <xTaskIncrementTick+0x148>)
 8010354:	681b      	ldr	r3, [r3, #0]
 8010356:	2b00      	cmp	r3, #0
 8010358:	f040 808f 	bne.w	801047a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801035c:	4b4d      	ldr	r3, [pc, #308]	; (8010494 <xTaskIncrementTick+0x14c>)
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	3301      	adds	r3, #1
 8010362:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010364:	4a4b      	ldr	r2, [pc, #300]	; (8010494 <xTaskIncrementTick+0x14c>)
 8010366:	693b      	ldr	r3, [r7, #16]
 8010368:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801036a:	693b      	ldr	r3, [r7, #16]
 801036c:	2b00      	cmp	r3, #0
 801036e:	d120      	bne.n	80103b2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8010370:	4b49      	ldr	r3, [pc, #292]	; (8010498 <xTaskIncrementTick+0x150>)
 8010372:	681b      	ldr	r3, [r3, #0]
 8010374:	681b      	ldr	r3, [r3, #0]
 8010376:	2b00      	cmp	r3, #0
 8010378:	d00a      	beq.n	8010390 <xTaskIncrementTick+0x48>
	__asm volatile
 801037a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801037e:	f383 8811 	msr	BASEPRI, r3
 8010382:	f3bf 8f6f 	isb	sy
 8010386:	f3bf 8f4f 	dsb	sy
 801038a:	603b      	str	r3, [r7, #0]
}
 801038c:	bf00      	nop
 801038e:	e7fe      	b.n	801038e <xTaskIncrementTick+0x46>
 8010390:	4b41      	ldr	r3, [pc, #260]	; (8010498 <xTaskIncrementTick+0x150>)
 8010392:	681b      	ldr	r3, [r3, #0]
 8010394:	60fb      	str	r3, [r7, #12]
 8010396:	4b41      	ldr	r3, [pc, #260]	; (801049c <xTaskIncrementTick+0x154>)
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	4a3f      	ldr	r2, [pc, #252]	; (8010498 <xTaskIncrementTick+0x150>)
 801039c:	6013      	str	r3, [r2, #0]
 801039e:	4a3f      	ldr	r2, [pc, #252]	; (801049c <xTaskIncrementTick+0x154>)
 80103a0:	68fb      	ldr	r3, [r7, #12]
 80103a2:	6013      	str	r3, [r2, #0]
 80103a4:	4b3e      	ldr	r3, [pc, #248]	; (80104a0 <xTaskIncrementTick+0x158>)
 80103a6:	681b      	ldr	r3, [r3, #0]
 80103a8:	3301      	adds	r3, #1
 80103aa:	4a3d      	ldr	r2, [pc, #244]	; (80104a0 <xTaskIncrementTick+0x158>)
 80103ac:	6013      	str	r3, [r2, #0]
 80103ae:	f000 fad1 	bl	8010954 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80103b2:	4b3c      	ldr	r3, [pc, #240]	; (80104a4 <xTaskIncrementTick+0x15c>)
 80103b4:	681b      	ldr	r3, [r3, #0]
 80103b6:	693a      	ldr	r2, [r7, #16]
 80103b8:	429a      	cmp	r2, r3
 80103ba:	d349      	bcc.n	8010450 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80103bc:	4b36      	ldr	r3, [pc, #216]	; (8010498 <xTaskIncrementTick+0x150>)
 80103be:	681b      	ldr	r3, [r3, #0]
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	2b00      	cmp	r3, #0
 80103c4:	d104      	bne.n	80103d0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80103c6:	4b37      	ldr	r3, [pc, #220]	; (80104a4 <xTaskIncrementTick+0x15c>)
 80103c8:	f04f 32ff 	mov.w	r2, #4294967295
 80103cc:	601a      	str	r2, [r3, #0]
					break;
 80103ce:	e03f      	b.n	8010450 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80103d0:	4b31      	ldr	r3, [pc, #196]	; (8010498 <xTaskIncrementTick+0x150>)
 80103d2:	681b      	ldr	r3, [r3, #0]
 80103d4:	68db      	ldr	r3, [r3, #12]
 80103d6:	68db      	ldr	r3, [r3, #12]
 80103d8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80103da:	68bb      	ldr	r3, [r7, #8]
 80103dc:	685b      	ldr	r3, [r3, #4]
 80103de:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80103e0:	693a      	ldr	r2, [r7, #16]
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	429a      	cmp	r2, r3
 80103e6:	d203      	bcs.n	80103f0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80103e8:	4a2e      	ldr	r2, [pc, #184]	; (80104a4 <xTaskIncrementTick+0x15c>)
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80103ee:	e02f      	b.n	8010450 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80103f0:	68bb      	ldr	r3, [r7, #8]
 80103f2:	3304      	adds	r3, #4
 80103f4:	4618      	mov	r0, r3
 80103f6:	f7fe ff99 	bl	800f32c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80103fa:	68bb      	ldr	r3, [r7, #8]
 80103fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80103fe:	2b00      	cmp	r3, #0
 8010400:	d004      	beq.n	801040c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010402:	68bb      	ldr	r3, [r7, #8]
 8010404:	3318      	adds	r3, #24
 8010406:	4618      	mov	r0, r3
 8010408:	f7fe ff90 	bl	800f32c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801040c:	68bb      	ldr	r3, [r7, #8]
 801040e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010410:	4b25      	ldr	r3, [pc, #148]	; (80104a8 <xTaskIncrementTick+0x160>)
 8010412:	681b      	ldr	r3, [r3, #0]
 8010414:	429a      	cmp	r2, r3
 8010416:	d903      	bls.n	8010420 <xTaskIncrementTick+0xd8>
 8010418:	68bb      	ldr	r3, [r7, #8]
 801041a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801041c:	4a22      	ldr	r2, [pc, #136]	; (80104a8 <xTaskIncrementTick+0x160>)
 801041e:	6013      	str	r3, [r2, #0]
 8010420:	68bb      	ldr	r3, [r7, #8]
 8010422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010424:	4613      	mov	r3, r2
 8010426:	009b      	lsls	r3, r3, #2
 8010428:	4413      	add	r3, r2
 801042a:	009b      	lsls	r3, r3, #2
 801042c:	4a1f      	ldr	r2, [pc, #124]	; (80104ac <xTaskIncrementTick+0x164>)
 801042e:	441a      	add	r2, r3
 8010430:	68bb      	ldr	r3, [r7, #8]
 8010432:	3304      	adds	r3, #4
 8010434:	4619      	mov	r1, r3
 8010436:	4610      	mov	r0, r2
 8010438:	f7fe ff1b 	bl	800f272 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801043c:	68bb      	ldr	r3, [r7, #8]
 801043e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010440:	4b1b      	ldr	r3, [pc, #108]	; (80104b0 <xTaskIncrementTick+0x168>)
 8010442:	681b      	ldr	r3, [r3, #0]
 8010444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010446:	429a      	cmp	r2, r3
 8010448:	d3b8      	bcc.n	80103bc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 801044a:	2301      	movs	r3, #1
 801044c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801044e:	e7b5      	b.n	80103bc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010450:	4b17      	ldr	r3, [pc, #92]	; (80104b0 <xTaskIncrementTick+0x168>)
 8010452:	681b      	ldr	r3, [r3, #0]
 8010454:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010456:	4915      	ldr	r1, [pc, #84]	; (80104ac <xTaskIncrementTick+0x164>)
 8010458:	4613      	mov	r3, r2
 801045a:	009b      	lsls	r3, r3, #2
 801045c:	4413      	add	r3, r2
 801045e:	009b      	lsls	r3, r3, #2
 8010460:	440b      	add	r3, r1
 8010462:	681b      	ldr	r3, [r3, #0]
 8010464:	2b01      	cmp	r3, #1
 8010466:	d901      	bls.n	801046c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8010468:	2301      	movs	r3, #1
 801046a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801046c:	4b11      	ldr	r3, [pc, #68]	; (80104b4 <xTaskIncrementTick+0x16c>)
 801046e:	681b      	ldr	r3, [r3, #0]
 8010470:	2b00      	cmp	r3, #0
 8010472:	d007      	beq.n	8010484 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8010474:	2301      	movs	r3, #1
 8010476:	617b      	str	r3, [r7, #20]
 8010478:	e004      	b.n	8010484 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801047a:	4b0f      	ldr	r3, [pc, #60]	; (80104b8 <xTaskIncrementTick+0x170>)
 801047c:	681b      	ldr	r3, [r3, #0]
 801047e:	3301      	adds	r3, #1
 8010480:	4a0d      	ldr	r2, [pc, #52]	; (80104b8 <xTaskIncrementTick+0x170>)
 8010482:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8010484:	697b      	ldr	r3, [r7, #20]
}
 8010486:	4618      	mov	r0, r3
 8010488:	3718      	adds	r7, #24
 801048a:	46bd      	mov	sp, r7
 801048c:	bd80      	pop	{r7, pc}
 801048e:	bf00      	nop
 8010490:	20001294 	.word	0x20001294
 8010494:	20001270 	.word	0x20001270
 8010498:	20001224 	.word	0x20001224
 801049c:	20001228 	.word	0x20001228
 80104a0:	20001284 	.word	0x20001284
 80104a4:	2000128c 	.word	0x2000128c
 80104a8:	20001274 	.word	0x20001274
 80104ac:	20000d9c 	.word	0x20000d9c
 80104b0:	20000d98 	.word	0x20000d98
 80104b4:	20001280 	.word	0x20001280
 80104b8:	2000127c 	.word	0x2000127c

080104bc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80104bc:	b480      	push	{r7}
 80104be:	b085      	sub	sp, #20
 80104c0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80104c2:	4b28      	ldr	r3, [pc, #160]	; (8010564 <vTaskSwitchContext+0xa8>)
 80104c4:	681b      	ldr	r3, [r3, #0]
 80104c6:	2b00      	cmp	r3, #0
 80104c8:	d003      	beq.n	80104d2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80104ca:	4b27      	ldr	r3, [pc, #156]	; (8010568 <vTaskSwitchContext+0xac>)
 80104cc:	2201      	movs	r2, #1
 80104ce:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80104d0:	e041      	b.n	8010556 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80104d2:	4b25      	ldr	r3, [pc, #148]	; (8010568 <vTaskSwitchContext+0xac>)
 80104d4:	2200      	movs	r2, #0
 80104d6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80104d8:	4b24      	ldr	r3, [pc, #144]	; (801056c <vTaskSwitchContext+0xb0>)
 80104da:	681b      	ldr	r3, [r3, #0]
 80104dc:	60fb      	str	r3, [r7, #12]
 80104de:	e010      	b.n	8010502 <vTaskSwitchContext+0x46>
 80104e0:	68fb      	ldr	r3, [r7, #12]
 80104e2:	2b00      	cmp	r3, #0
 80104e4:	d10a      	bne.n	80104fc <vTaskSwitchContext+0x40>
	__asm volatile
 80104e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104ea:	f383 8811 	msr	BASEPRI, r3
 80104ee:	f3bf 8f6f 	isb	sy
 80104f2:	f3bf 8f4f 	dsb	sy
 80104f6:	607b      	str	r3, [r7, #4]
}
 80104f8:	bf00      	nop
 80104fa:	e7fe      	b.n	80104fa <vTaskSwitchContext+0x3e>
 80104fc:	68fb      	ldr	r3, [r7, #12]
 80104fe:	3b01      	subs	r3, #1
 8010500:	60fb      	str	r3, [r7, #12]
 8010502:	491b      	ldr	r1, [pc, #108]	; (8010570 <vTaskSwitchContext+0xb4>)
 8010504:	68fa      	ldr	r2, [r7, #12]
 8010506:	4613      	mov	r3, r2
 8010508:	009b      	lsls	r3, r3, #2
 801050a:	4413      	add	r3, r2
 801050c:	009b      	lsls	r3, r3, #2
 801050e:	440b      	add	r3, r1
 8010510:	681b      	ldr	r3, [r3, #0]
 8010512:	2b00      	cmp	r3, #0
 8010514:	d0e4      	beq.n	80104e0 <vTaskSwitchContext+0x24>
 8010516:	68fa      	ldr	r2, [r7, #12]
 8010518:	4613      	mov	r3, r2
 801051a:	009b      	lsls	r3, r3, #2
 801051c:	4413      	add	r3, r2
 801051e:	009b      	lsls	r3, r3, #2
 8010520:	4a13      	ldr	r2, [pc, #76]	; (8010570 <vTaskSwitchContext+0xb4>)
 8010522:	4413      	add	r3, r2
 8010524:	60bb      	str	r3, [r7, #8]
 8010526:	68bb      	ldr	r3, [r7, #8]
 8010528:	685b      	ldr	r3, [r3, #4]
 801052a:	685a      	ldr	r2, [r3, #4]
 801052c:	68bb      	ldr	r3, [r7, #8]
 801052e:	605a      	str	r2, [r3, #4]
 8010530:	68bb      	ldr	r3, [r7, #8]
 8010532:	685a      	ldr	r2, [r3, #4]
 8010534:	68bb      	ldr	r3, [r7, #8]
 8010536:	3308      	adds	r3, #8
 8010538:	429a      	cmp	r2, r3
 801053a:	d104      	bne.n	8010546 <vTaskSwitchContext+0x8a>
 801053c:	68bb      	ldr	r3, [r7, #8]
 801053e:	685b      	ldr	r3, [r3, #4]
 8010540:	685a      	ldr	r2, [r3, #4]
 8010542:	68bb      	ldr	r3, [r7, #8]
 8010544:	605a      	str	r2, [r3, #4]
 8010546:	68bb      	ldr	r3, [r7, #8]
 8010548:	685b      	ldr	r3, [r3, #4]
 801054a:	68db      	ldr	r3, [r3, #12]
 801054c:	4a09      	ldr	r2, [pc, #36]	; (8010574 <vTaskSwitchContext+0xb8>)
 801054e:	6013      	str	r3, [r2, #0]
 8010550:	4a06      	ldr	r2, [pc, #24]	; (801056c <vTaskSwitchContext+0xb0>)
 8010552:	68fb      	ldr	r3, [r7, #12]
 8010554:	6013      	str	r3, [r2, #0]
}
 8010556:	bf00      	nop
 8010558:	3714      	adds	r7, #20
 801055a:	46bd      	mov	sp, r7
 801055c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010560:	4770      	bx	lr
 8010562:	bf00      	nop
 8010564:	20001294 	.word	0x20001294
 8010568:	20001280 	.word	0x20001280
 801056c:	20001274 	.word	0x20001274
 8010570:	20000d9c 	.word	0x20000d9c
 8010574:	20000d98 	.word	0x20000d98

08010578 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010578:	b580      	push	{r7, lr}
 801057a:	b084      	sub	sp, #16
 801057c:	af00      	add	r7, sp, #0
 801057e:	6078      	str	r0, [r7, #4]
 8010580:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	2b00      	cmp	r3, #0
 8010586:	d10a      	bne.n	801059e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8010588:	f04f 0350 	mov.w	r3, #80	; 0x50
 801058c:	f383 8811 	msr	BASEPRI, r3
 8010590:	f3bf 8f6f 	isb	sy
 8010594:	f3bf 8f4f 	dsb	sy
 8010598:	60fb      	str	r3, [r7, #12]
}
 801059a:	bf00      	nop
 801059c:	e7fe      	b.n	801059c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801059e:	4b07      	ldr	r3, [pc, #28]	; (80105bc <vTaskPlaceOnEventList+0x44>)
 80105a0:	681b      	ldr	r3, [r3, #0]
 80105a2:	3318      	adds	r3, #24
 80105a4:	4619      	mov	r1, r3
 80105a6:	6878      	ldr	r0, [r7, #4]
 80105a8:	f7fe fe87 	bl	800f2ba <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80105ac:	2101      	movs	r1, #1
 80105ae:	6838      	ldr	r0, [r7, #0]
 80105b0:	f000 fa7c 	bl	8010aac <prvAddCurrentTaskToDelayedList>
}
 80105b4:	bf00      	nop
 80105b6:	3710      	adds	r7, #16
 80105b8:	46bd      	mov	sp, r7
 80105ba:	bd80      	pop	{r7, pc}
 80105bc:	20000d98 	.word	0x20000d98

080105c0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80105c0:	b580      	push	{r7, lr}
 80105c2:	b086      	sub	sp, #24
 80105c4:	af00      	add	r7, sp, #0
 80105c6:	60f8      	str	r0, [r7, #12]
 80105c8:	60b9      	str	r1, [r7, #8]
 80105ca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80105cc:	68fb      	ldr	r3, [r7, #12]
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	d10a      	bne.n	80105e8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80105d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105d6:	f383 8811 	msr	BASEPRI, r3
 80105da:	f3bf 8f6f 	isb	sy
 80105de:	f3bf 8f4f 	dsb	sy
 80105e2:	617b      	str	r3, [r7, #20]
}
 80105e4:	bf00      	nop
 80105e6:	e7fe      	b.n	80105e6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80105e8:	4b0a      	ldr	r3, [pc, #40]	; (8010614 <vTaskPlaceOnEventListRestricted+0x54>)
 80105ea:	681b      	ldr	r3, [r3, #0]
 80105ec:	3318      	adds	r3, #24
 80105ee:	4619      	mov	r1, r3
 80105f0:	68f8      	ldr	r0, [r7, #12]
 80105f2:	f7fe fe3e 	bl	800f272 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	d002      	beq.n	8010602 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80105fc:	f04f 33ff 	mov.w	r3, #4294967295
 8010600:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8010602:	6879      	ldr	r1, [r7, #4]
 8010604:	68b8      	ldr	r0, [r7, #8]
 8010606:	f000 fa51 	bl	8010aac <prvAddCurrentTaskToDelayedList>
	}
 801060a:	bf00      	nop
 801060c:	3718      	adds	r7, #24
 801060e:	46bd      	mov	sp, r7
 8010610:	bd80      	pop	{r7, pc}
 8010612:	bf00      	nop
 8010614:	20000d98 	.word	0x20000d98

08010618 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010618:	b580      	push	{r7, lr}
 801061a:	b086      	sub	sp, #24
 801061c:	af00      	add	r7, sp, #0
 801061e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	68db      	ldr	r3, [r3, #12]
 8010624:	68db      	ldr	r3, [r3, #12]
 8010626:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010628:	693b      	ldr	r3, [r7, #16]
 801062a:	2b00      	cmp	r3, #0
 801062c:	d10a      	bne.n	8010644 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 801062e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010632:	f383 8811 	msr	BASEPRI, r3
 8010636:	f3bf 8f6f 	isb	sy
 801063a:	f3bf 8f4f 	dsb	sy
 801063e:	60fb      	str	r3, [r7, #12]
}
 8010640:	bf00      	nop
 8010642:	e7fe      	b.n	8010642 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010644:	693b      	ldr	r3, [r7, #16]
 8010646:	3318      	adds	r3, #24
 8010648:	4618      	mov	r0, r3
 801064a:	f7fe fe6f 	bl	800f32c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801064e:	4b1e      	ldr	r3, [pc, #120]	; (80106c8 <xTaskRemoveFromEventList+0xb0>)
 8010650:	681b      	ldr	r3, [r3, #0]
 8010652:	2b00      	cmp	r3, #0
 8010654:	d11d      	bne.n	8010692 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010656:	693b      	ldr	r3, [r7, #16]
 8010658:	3304      	adds	r3, #4
 801065a:	4618      	mov	r0, r3
 801065c:	f7fe fe66 	bl	800f32c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010660:	693b      	ldr	r3, [r7, #16]
 8010662:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010664:	4b19      	ldr	r3, [pc, #100]	; (80106cc <xTaskRemoveFromEventList+0xb4>)
 8010666:	681b      	ldr	r3, [r3, #0]
 8010668:	429a      	cmp	r2, r3
 801066a:	d903      	bls.n	8010674 <xTaskRemoveFromEventList+0x5c>
 801066c:	693b      	ldr	r3, [r7, #16]
 801066e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010670:	4a16      	ldr	r2, [pc, #88]	; (80106cc <xTaskRemoveFromEventList+0xb4>)
 8010672:	6013      	str	r3, [r2, #0]
 8010674:	693b      	ldr	r3, [r7, #16]
 8010676:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010678:	4613      	mov	r3, r2
 801067a:	009b      	lsls	r3, r3, #2
 801067c:	4413      	add	r3, r2
 801067e:	009b      	lsls	r3, r3, #2
 8010680:	4a13      	ldr	r2, [pc, #76]	; (80106d0 <xTaskRemoveFromEventList+0xb8>)
 8010682:	441a      	add	r2, r3
 8010684:	693b      	ldr	r3, [r7, #16]
 8010686:	3304      	adds	r3, #4
 8010688:	4619      	mov	r1, r3
 801068a:	4610      	mov	r0, r2
 801068c:	f7fe fdf1 	bl	800f272 <vListInsertEnd>
 8010690:	e005      	b.n	801069e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010692:	693b      	ldr	r3, [r7, #16]
 8010694:	3318      	adds	r3, #24
 8010696:	4619      	mov	r1, r3
 8010698:	480e      	ldr	r0, [pc, #56]	; (80106d4 <xTaskRemoveFromEventList+0xbc>)
 801069a:	f7fe fdea 	bl	800f272 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801069e:	693b      	ldr	r3, [r7, #16]
 80106a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80106a2:	4b0d      	ldr	r3, [pc, #52]	; (80106d8 <xTaskRemoveFromEventList+0xc0>)
 80106a4:	681b      	ldr	r3, [r3, #0]
 80106a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80106a8:	429a      	cmp	r2, r3
 80106aa:	d905      	bls.n	80106b8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80106ac:	2301      	movs	r3, #1
 80106ae:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80106b0:	4b0a      	ldr	r3, [pc, #40]	; (80106dc <xTaskRemoveFromEventList+0xc4>)
 80106b2:	2201      	movs	r2, #1
 80106b4:	601a      	str	r2, [r3, #0]
 80106b6:	e001      	b.n	80106bc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80106b8:	2300      	movs	r3, #0
 80106ba:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80106bc:	697b      	ldr	r3, [r7, #20]
}
 80106be:	4618      	mov	r0, r3
 80106c0:	3718      	adds	r7, #24
 80106c2:	46bd      	mov	sp, r7
 80106c4:	bd80      	pop	{r7, pc}
 80106c6:	bf00      	nop
 80106c8:	20001294 	.word	0x20001294
 80106cc:	20001274 	.word	0x20001274
 80106d0:	20000d9c 	.word	0x20000d9c
 80106d4:	2000122c 	.word	0x2000122c
 80106d8:	20000d98 	.word	0x20000d98
 80106dc:	20001280 	.word	0x20001280

080106e0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80106e0:	b480      	push	{r7}
 80106e2:	b083      	sub	sp, #12
 80106e4:	af00      	add	r7, sp, #0
 80106e6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80106e8:	4b06      	ldr	r3, [pc, #24]	; (8010704 <vTaskInternalSetTimeOutState+0x24>)
 80106ea:	681a      	ldr	r2, [r3, #0]
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80106f0:	4b05      	ldr	r3, [pc, #20]	; (8010708 <vTaskInternalSetTimeOutState+0x28>)
 80106f2:	681a      	ldr	r2, [r3, #0]
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	605a      	str	r2, [r3, #4]
}
 80106f8:	bf00      	nop
 80106fa:	370c      	adds	r7, #12
 80106fc:	46bd      	mov	sp, r7
 80106fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010702:	4770      	bx	lr
 8010704:	20001284 	.word	0x20001284
 8010708:	20001270 	.word	0x20001270

0801070c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801070c:	b580      	push	{r7, lr}
 801070e:	b088      	sub	sp, #32
 8010710:	af00      	add	r7, sp, #0
 8010712:	6078      	str	r0, [r7, #4]
 8010714:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	2b00      	cmp	r3, #0
 801071a:	d10a      	bne.n	8010732 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 801071c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010720:	f383 8811 	msr	BASEPRI, r3
 8010724:	f3bf 8f6f 	isb	sy
 8010728:	f3bf 8f4f 	dsb	sy
 801072c:	613b      	str	r3, [r7, #16]
}
 801072e:	bf00      	nop
 8010730:	e7fe      	b.n	8010730 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8010732:	683b      	ldr	r3, [r7, #0]
 8010734:	2b00      	cmp	r3, #0
 8010736:	d10a      	bne.n	801074e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8010738:	f04f 0350 	mov.w	r3, #80	; 0x50
 801073c:	f383 8811 	msr	BASEPRI, r3
 8010740:	f3bf 8f6f 	isb	sy
 8010744:	f3bf 8f4f 	dsb	sy
 8010748:	60fb      	str	r3, [r7, #12]
}
 801074a:	bf00      	nop
 801074c:	e7fe      	b.n	801074c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 801074e:	f000 fe79 	bl	8011444 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010752:	4b1d      	ldr	r3, [pc, #116]	; (80107c8 <xTaskCheckForTimeOut+0xbc>)
 8010754:	681b      	ldr	r3, [r3, #0]
 8010756:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	685b      	ldr	r3, [r3, #4]
 801075c:	69ba      	ldr	r2, [r7, #24]
 801075e:	1ad3      	subs	r3, r2, r3
 8010760:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010762:	683b      	ldr	r3, [r7, #0]
 8010764:	681b      	ldr	r3, [r3, #0]
 8010766:	f1b3 3fff 	cmp.w	r3, #4294967295
 801076a:	d102      	bne.n	8010772 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801076c:	2300      	movs	r3, #0
 801076e:	61fb      	str	r3, [r7, #28]
 8010770:	e023      	b.n	80107ba <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	681a      	ldr	r2, [r3, #0]
 8010776:	4b15      	ldr	r3, [pc, #84]	; (80107cc <xTaskCheckForTimeOut+0xc0>)
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	429a      	cmp	r2, r3
 801077c:	d007      	beq.n	801078e <xTaskCheckForTimeOut+0x82>
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	685b      	ldr	r3, [r3, #4]
 8010782:	69ba      	ldr	r2, [r7, #24]
 8010784:	429a      	cmp	r2, r3
 8010786:	d302      	bcc.n	801078e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8010788:	2301      	movs	r3, #1
 801078a:	61fb      	str	r3, [r7, #28]
 801078c:	e015      	b.n	80107ba <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801078e:	683b      	ldr	r3, [r7, #0]
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	697a      	ldr	r2, [r7, #20]
 8010794:	429a      	cmp	r2, r3
 8010796:	d20b      	bcs.n	80107b0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8010798:	683b      	ldr	r3, [r7, #0]
 801079a:	681a      	ldr	r2, [r3, #0]
 801079c:	697b      	ldr	r3, [r7, #20]
 801079e:	1ad2      	subs	r2, r2, r3
 80107a0:	683b      	ldr	r3, [r7, #0]
 80107a2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80107a4:	6878      	ldr	r0, [r7, #4]
 80107a6:	f7ff ff9b 	bl	80106e0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80107aa:	2300      	movs	r3, #0
 80107ac:	61fb      	str	r3, [r7, #28]
 80107ae:	e004      	b.n	80107ba <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80107b0:	683b      	ldr	r3, [r7, #0]
 80107b2:	2200      	movs	r2, #0
 80107b4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80107b6:	2301      	movs	r3, #1
 80107b8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80107ba:	f000 fe73 	bl	80114a4 <vPortExitCritical>

	return xReturn;
 80107be:	69fb      	ldr	r3, [r7, #28]
}
 80107c0:	4618      	mov	r0, r3
 80107c2:	3720      	adds	r7, #32
 80107c4:	46bd      	mov	sp, r7
 80107c6:	bd80      	pop	{r7, pc}
 80107c8:	20001270 	.word	0x20001270
 80107cc:	20001284 	.word	0x20001284

080107d0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80107d0:	b480      	push	{r7}
 80107d2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80107d4:	4b03      	ldr	r3, [pc, #12]	; (80107e4 <vTaskMissedYield+0x14>)
 80107d6:	2201      	movs	r2, #1
 80107d8:	601a      	str	r2, [r3, #0]
}
 80107da:	bf00      	nop
 80107dc:	46bd      	mov	sp, r7
 80107de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107e2:	4770      	bx	lr
 80107e4:	20001280 	.word	0x20001280

080107e8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80107e8:	b580      	push	{r7, lr}
 80107ea:	b082      	sub	sp, #8
 80107ec:	af00      	add	r7, sp, #0
 80107ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80107f0:	f000 f852 	bl	8010898 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80107f4:	4b06      	ldr	r3, [pc, #24]	; (8010810 <prvIdleTask+0x28>)
 80107f6:	681b      	ldr	r3, [r3, #0]
 80107f8:	2b01      	cmp	r3, #1
 80107fa:	d9f9      	bls.n	80107f0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80107fc:	4b05      	ldr	r3, [pc, #20]	; (8010814 <prvIdleTask+0x2c>)
 80107fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010802:	601a      	str	r2, [r3, #0]
 8010804:	f3bf 8f4f 	dsb	sy
 8010808:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 801080c:	e7f0      	b.n	80107f0 <prvIdleTask+0x8>
 801080e:	bf00      	nop
 8010810:	20000d9c 	.word	0x20000d9c
 8010814:	e000ed04 	.word	0xe000ed04

08010818 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010818:	b580      	push	{r7, lr}
 801081a:	b082      	sub	sp, #8
 801081c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801081e:	2300      	movs	r3, #0
 8010820:	607b      	str	r3, [r7, #4]
 8010822:	e00c      	b.n	801083e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010824:	687a      	ldr	r2, [r7, #4]
 8010826:	4613      	mov	r3, r2
 8010828:	009b      	lsls	r3, r3, #2
 801082a:	4413      	add	r3, r2
 801082c:	009b      	lsls	r3, r3, #2
 801082e:	4a12      	ldr	r2, [pc, #72]	; (8010878 <prvInitialiseTaskLists+0x60>)
 8010830:	4413      	add	r3, r2
 8010832:	4618      	mov	r0, r3
 8010834:	f7fe fcf0 	bl	800f218 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	3301      	adds	r3, #1
 801083c:	607b      	str	r3, [r7, #4]
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	2b37      	cmp	r3, #55	; 0x37
 8010842:	d9ef      	bls.n	8010824 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010844:	480d      	ldr	r0, [pc, #52]	; (801087c <prvInitialiseTaskLists+0x64>)
 8010846:	f7fe fce7 	bl	800f218 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801084a:	480d      	ldr	r0, [pc, #52]	; (8010880 <prvInitialiseTaskLists+0x68>)
 801084c:	f7fe fce4 	bl	800f218 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010850:	480c      	ldr	r0, [pc, #48]	; (8010884 <prvInitialiseTaskLists+0x6c>)
 8010852:	f7fe fce1 	bl	800f218 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010856:	480c      	ldr	r0, [pc, #48]	; (8010888 <prvInitialiseTaskLists+0x70>)
 8010858:	f7fe fcde 	bl	800f218 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801085c:	480b      	ldr	r0, [pc, #44]	; (801088c <prvInitialiseTaskLists+0x74>)
 801085e:	f7fe fcdb 	bl	800f218 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010862:	4b0b      	ldr	r3, [pc, #44]	; (8010890 <prvInitialiseTaskLists+0x78>)
 8010864:	4a05      	ldr	r2, [pc, #20]	; (801087c <prvInitialiseTaskLists+0x64>)
 8010866:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010868:	4b0a      	ldr	r3, [pc, #40]	; (8010894 <prvInitialiseTaskLists+0x7c>)
 801086a:	4a05      	ldr	r2, [pc, #20]	; (8010880 <prvInitialiseTaskLists+0x68>)
 801086c:	601a      	str	r2, [r3, #0]
}
 801086e:	bf00      	nop
 8010870:	3708      	adds	r7, #8
 8010872:	46bd      	mov	sp, r7
 8010874:	bd80      	pop	{r7, pc}
 8010876:	bf00      	nop
 8010878:	20000d9c 	.word	0x20000d9c
 801087c:	200011fc 	.word	0x200011fc
 8010880:	20001210 	.word	0x20001210
 8010884:	2000122c 	.word	0x2000122c
 8010888:	20001240 	.word	0x20001240
 801088c:	20001258 	.word	0x20001258
 8010890:	20001224 	.word	0x20001224
 8010894:	20001228 	.word	0x20001228

08010898 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010898:	b580      	push	{r7, lr}
 801089a:	b082      	sub	sp, #8
 801089c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801089e:	e019      	b.n	80108d4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80108a0:	f000 fdd0 	bl	8011444 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80108a4:	4b10      	ldr	r3, [pc, #64]	; (80108e8 <prvCheckTasksWaitingTermination+0x50>)
 80108a6:	68db      	ldr	r3, [r3, #12]
 80108a8:	68db      	ldr	r3, [r3, #12]
 80108aa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	3304      	adds	r3, #4
 80108b0:	4618      	mov	r0, r3
 80108b2:	f7fe fd3b 	bl	800f32c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80108b6:	4b0d      	ldr	r3, [pc, #52]	; (80108ec <prvCheckTasksWaitingTermination+0x54>)
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	3b01      	subs	r3, #1
 80108bc:	4a0b      	ldr	r2, [pc, #44]	; (80108ec <prvCheckTasksWaitingTermination+0x54>)
 80108be:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80108c0:	4b0b      	ldr	r3, [pc, #44]	; (80108f0 <prvCheckTasksWaitingTermination+0x58>)
 80108c2:	681b      	ldr	r3, [r3, #0]
 80108c4:	3b01      	subs	r3, #1
 80108c6:	4a0a      	ldr	r2, [pc, #40]	; (80108f0 <prvCheckTasksWaitingTermination+0x58>)
 80108c8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80108ca:	f000 fdeb 	bl	80114a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80108ce:	6878      	ldr	r0, [r7, #4]
 80108d0:	f000 f810 	bl	80108f4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80108d4:	4b06      	ldr	r3, [pc, #24]	; (80108f0 <prvCheckTasksWaitingTermination+0x58>)
 80108d6:	681b      	ldr	r3, [r3, #0]
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d1e1      	bne.n	80108a0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80108dc:	bf00      	nop
 80108de:	bf00      	nop
 80108e0:	3708      	adds	r7, #8
 80108e2:	46bd      	mov	sp, r7
 80108e4:	bd80      	pop	{r7, pc}
 80108e6:	bf00      	nop
 80108e8:	20001240 	.word	0x20001240
 80108ec:	2000126c 	.word	0x2000126c
 80108f0:	20001254 	.word	0x20001254

080108f4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80108f4:	b580      	push	{r7, lr}
 80108f6:	b084      	sub	sp, #16
 80108f8:	af00      	add	r7, sp, #0
 80108fa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8010902:	2b00      	cmp	r3, #0
 8010904:	d108      	bne.n	8010918 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801090a:	4618      	mov	r0, r3
 801090c:	f000 ff4a 	bl	80117a4 <vPortFree>
				vPortFree( pxTCB );
 8010910:	6878      	ldr	r0, [r7, #4]
 8010912:	f000 ff47 	bl	80117a4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010916:	e018      	b.n	801094a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 801091e:	2b01      	cmp	r3, #1
 8010920:	d103      	bne.n	801092a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8010922:	6878      	ldr	r0, [r7, #4]
 8010924:	f000 ff3e 	bl	80117a4 <vPortFree>
	}
 8010928:	e00f      	b.n	801094a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8010930:	2b02      	cmp	r3, #2
 8010932:	d00a      	beq.n	801094a <prvDeleteTCB+0x56>
	__asm volatile
 8010934:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010938:	f383 8811 	msr	BASEPRI, r3
 801093c:	f3bf 8f6f 	isb	sy
 8010940:	f3bf 8f4f 	dsb	sy
 8010944:	60fb      	str	r3, [r7, #12]
}
 8010946:	bf00      	nop
 8010948:	e7fe      	b.n	8010948 <prvDeleteTCB+0x54>
	}
 801094a:	bf00      	nop
 801094c:	3710      	adds	r7, #16
 801094e:	46bd      	mov	sp, r7
 8010950:	bd80      	pop	{r7, pc}
	...

08010954 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010954:	b480      	push	{r7}
 8010956:	b083      	sub	sp, #12
 8010958:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801095a:	4b0c      	ldr	r3, [pc, #48]	; (801098c <prvResetNextTaskUnblockTime+0x38>)
 801095c:	681b      	ldr	r3, [r3, #0]
 801095e:	681b      	ldr	r3, [r3, #0]
 8010960:	2b00      	cmp	r3, #0
 8010962:	d104      	bne.n	801096e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010964:	4b0a      	ldr	r3, [pc, #40]	; (8010990 <prvResetNextTaskUnblockTime+0x3c>)
 8010966:	f04f 32ff 	mov.w	r2, #4294967295
 801096a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801096c:	e008      	b.n	8010980 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801096e:	4b07      	ldr	r3, [pc, #28]	; (801098c <prvResetNextTaskUnblockTime+0x38>)
 8010970:	681b      	ldr	r3, [r3, #0]
 8010972:	68db      	ldr	r3, [r3, #12]
 8010974:	68db      	ldr	r3, [r3, #12]
 8010976:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	685b      	ldr	r3, [r3, #4]
 801097c:	4a04      	ldr	r2, [pc, #16]	; (8010990 <prvResetNextTaskUnblockTime+0x3c>)
 801097e:	6013      	str	r3, [r2, #0]
}
 8010980:	bf00      	nop
 8010982:	370c      	adds	r7, #12
 8010984:	46bd      	mov	sp, r7
 8010986:	f85d 7b04 	ldr.w	r7, [sp], #4
 801098a:	4770      	bx	lr
 801098c:	20001224 	.word	0x20001224
 8010990:	2000128c 	.word	0x2000128c

08010994 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010994:	b480      	push	{r7}
 8010996:	b083      	sub	sp, #12
 8010998:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801099a:	4b0b      	ldr	r3, [pc, #44]	; (80109c8 <xTaskGetSchedulerState+0x34>)
 801099c:	681b      	ldr	r3, [r3, #0]
 801099e:	2b00      	cmp	r3, #0
 80109a0:	d102      	bne.n	80109a8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80109a2:	2301      	movs	r3, #1
 80109a4:	607b      	str	r3, [r7, #4]
 80109a6:	e008      	b.n	80109ba <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80109a8:	4b08      	ldr	r3, [pc, #32]	; (80109cc <xTaskGetSchedulerState+0x38>)
 80109aa:	681b      	ldr	r3, [r3, #0]
 80109ac:	2b00      	cmp	r3, #0
 80109ae:	d102      	bne.n	80109b6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80109b0:	2302      	movs	r3, #2
 80109b2:	607b      	str	r3, [r7, #4]
 80109b4:	e001      	b.n	80109ba <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80109b6:	2300      	movs	r3, #0
 80109b8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80109ba:	687b      	ldr	r3, [r7, #4]
	}
 80109bc:	4618      	mov	r0, r3
 80109be:	370c      	adds	r7, #12
 80109c0:	46bd      	mov	sp, r7
 80109c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109c6:	4770      	bx	lr
 80109c8:	20001278 	.word	0x20001278
 80109cc:	20001294 	.word	0x20001294

080109d0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80109d0:	b580      	push	{r7, lr}
 80109d2:	b086      	sub	sp, #24
 80109d4:	af00      	add	r7, sp, #0
 80109d6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80109dc:	2300      	movs	r3, #0
 80109de:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	2b00      	cmp	r3, #0
 80109e4:	d056      	beq.n	8010a94 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80109e6:	4b2e      	ldr	r3, [pc, #184]	; (8010aa0 <xTaskPriorityDisinherit+0xd0>)
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	693a      	ldr	r2, [r7, #16]
 80109ec:	429a      	cmp	r2, r3
 80109ee:	d00a      	beq.n	8010a06 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80109f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80109f4:	f383 8811 	msr	BASEPRI, r3
 80109f8:	f3bf 8f6f 	isb	sy
 80109fc:	f3bf 8f4f 	dsb	sy
 8010a00:	60fb      	str	r3, [r7, #12]
}
 8010a02:	bf00      	nop
 8010a04:	e7fe      	b.n	8010a04 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8010a06:	693b      	ldr	r3, [r7, #16]
 8010a08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	d10a      	bne.n	8010a24 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8010a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a12:	f383 8811 	msr	BASEPRI, r3
 8010a16:	f3bf 8f6f 	isb	sy
 8010a1a:	f3bf 8f4f 	dsb	sy
 8010a1e:	60bb      	str	r3, [r7, #8]
}
 8010a20:	bf00      	nop
 8010a22:	e7fe      	b.n	8010a22 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8010a24:	693b      	ldr	r3, [r7, #16]
 8010a26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010a28:	1e5a      	subs	r2, r3, #1
 8010a2a:	693b      	ldr	r3, [r7, #16]
 8010a2c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010a2e:	693b      	ldr	r3, [r7, #16]
 8010a30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010a32:	693b      	ldr	r3, [r7, #16]
 8010a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010a36:	429a      	cmp	r2, r3
 8010a38:	d02c      	beq.n	8010a94 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8010a3a:	693b      	ldr	r3, [r7, #16]
 8010a3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	d128      	bne.n	8010a94 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010a42:	693b      	ldr	r3, [r7, #16]
 8010a44:	3304      	adds	r3, #4
 8010a46:	4618      	mov	r0, r3
 8010a48:	f7fe fc70 	bl	800f32c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010a4c:	693b      	ldr	r3, [r7, #16]
 8010a4e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010a50:	693b      	ldr	r3, [r7, #16]
 8010a52:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010a54:	693b      	ldr	r3, [r7, #16]
 8010a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010a58:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8010a5c:	693b      	ldr	r3, [r7, #16]
 8010a5e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010a60:	693b      	ldr	r3, [r7, #16]
 8010a62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010a64:	4b0f      	ldr	r3, [pc, #60]	; (8010aa4 <xTaskPriorityDisinherit+0xd4>)
 8010a66:	681b      	ldr	r3, [r3, #0]
 8010a68:	429a      	cmp	r2, r3
 8010a6a:	d903      	bls.n	8010a74 <xTaskPriorityDisinherit+0xa4>
 8010a6c:	693b      	ldr	r3, [r7, #16]
 8010a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010a70:	4a0c      	ldr	r2, [pc, #48]	; (8010aa4 <xTaskPriorityDisinherit+0xd4>)
 8010a72:	6013      	str	r3, [r2, #0]
 8010a74:	693b      	ldr	r3, [r7, #16]
 8010a76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010a78:	4613      	mov	r3, r2
 8010a7a:	009b      	lsls	r3, r3, #2
 8010a7c:	4413      	add	r3, r2
 8010a7e:	009b      	lsls	r3, r3, #2
 8010a80:	4a09      	ldr	r2, [pc, #36]	; (8010aa8 <xTaskPriorityDisinherit+0xd8>)
 8010a82:	441a      	add	r2, r3
 8010a84:	693b      	ldr	r3, [r7, #16]
 8010a86:	3304      	adds	r3, #4
 8010a88:	4619      	mov	r1, r3
 8010a8a:	4610      	mov	r0, r2
 8010a8c:	f7fe fbf1 	bl	800f272 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010a90:	2301      	movs	r3, #1
 8010a92:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010a94:	697b      	ldr	r3, [r7, #20]
	}
 8010a96:	4618      	mov	r0, r3
 8010a98:	3718      	adds	r7, #24
 8010a9a:	46bd      	mov	sp, r7
 8010a9c:	bd80      	pop	{r7, pc}
 8010a9e:	bf00      	nop
 8010aa0:	20000d98 	.word	0x20000d98
 8010aa4:	20001274 	.word	0x20001274
 8010aa8:	20000d9c 	.word	0x20000d9c

08010aac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010aac:	b580      	push	{r7, lr}
 8010aae:	b084      	sub	sp, #16
 8010ab0:	af00      	add	r7, sp, #0
 8010ab2:	6078      	str	r0, [r7, #4]
 8010ab4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010ab6:	4b21      	ldr	r3, [pc, #132]	; (8010b3c <prvAddCurrentTaskToDelayedList+0x90>)
 8010ab8:	681b      	ldr	r3, [r3, #0]
 8010aba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010abc:	4b20      	ldr	r3, [pc, #128]	; (8010b40 <prvAddCurrentTaskToDelayedList+0x94>)
 8010abe:	681b      	ldr	r3, [r3, #0]
 8010ac0:	3304      	adds	r3, #4
 8010ac2:	4618      	mov	r0, r3
 8010ac4:	f7fe fc32 	bl	800f32c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ace:	d10a      	bne.n	8010ae6 <prvAddCurrentTaskToDelayedList+0x3a>
 8010ad0:	683b      	ldr	r3, [r7, #0]
 8010ad2:	2b00      	cmp	r3, #0
 8010ad4:	d007      	beq.n	8010ae6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010ad6:	4b1a      	ldr	r3, [pc, #104]	; (8010b40 <prvAddCurrentTaskToDelayedList+0x94>)
 8010ad8:	681b      	ldr	r3, [r3, #0]
 8010ada:	3304      	adds	r3, #4
 8010adc:	4619      	mov	r1, r3
 8010ade:	4819      	ldr	r0, [pc, #100]	; (8010b44 <prvAddCurrentTaskToDelayedList+0x98>)
 8010ae0:	f7fe fbc7 	bl	800f272 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010ae4:	e026      	b.n	8010b34 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8010ae6:	68fa      	ldr	r2, [r7, #12]
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	4413      	add	r3, r2
 8010aec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8010aee:	4b14      	ldr	r3, [pc, #80]	; (8010b40 <prvAddCurrentTaskToDelayedList+0x94>)
 8010af0:	681b      	ldr	r3, [r3, #0]
 8010af2:	68ba      	ldr	r2, [r7, #8]
 8010af4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8010af6:	68ba      	ldr	r2, [r7, #8]
 8010af8:	68fb      	ldr	r3, [r7, #12]
 8010afa:	429a      	cmp	r2, r3
 8010afc:	d209      	bcs.n	8010b12 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010afe:	4b12      	ldr	r3, [pc, #72]	; (8010b48 <prvAddCurrentTaskToDelayedList+0x9c>)
 8010b00:	681a      	ldr	r2, [r3, #0]
 8010b02:	4b0f      	ldr	r3, [pc, #60]	; (8010b40 <prvAddCurrentTaskToDelayedList+0x94>)
 8010b04:	681b      	ldr	r3, [r3, #0]
 8010b06:	3304      	adds	r3, #4
 8010b08:	4619      	mov	r1, r3
 8010b0a:	4610      	mov	r0, r2
 8010b0c:	f7fe fbd5 	bl	800f2ba <vListInsert>
}
 8010b10:	e010      	b.n	8010b34 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010b12:	4b0e      	ldr	r3, [pc, #56]	; (8010b4c <prvAddCurrentTaskToDelayedList+0xa0>)
 8010b14:	681a      	ldr	r2, [r3, #0]
 8010b16:	4b0a      	ldr	r3, [pc, #40]	; (8010b40 <prvAddCurrentTaskToDelayedList+0x94>)
 8010b18:	681b      	ldr	r3, [r3, #0]
 8010b1a:	3304      	adds	r3, #4
 8010b1c:	4619      	mov	r1, r3
 8010b1e:	4610      	mov	r0, r2
 8010b20:	f7fe fbcb 	bl	800f2ba <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010b24:	4b0a      	ldr	r3, [pc, #40]	; (8010b50 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010b26:	681b      	ldr	r3, [r3, #0]
 8010b28:	68ba      	ldr	r2, [r7, #8]
 8010b2a:	429a      	cmp	r2, r3
 8010b2c:	d202      	bcs.n	8010b34 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8010b2e:	4a08      	ldr	r2, [pc, #32]	; (8010b50 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010b30:	68bb      	ldr	r3, [r7, #8]
 8010b32:	6013      	str	r3, [r2, #0]
}
 8010b34:	bf00      	nop
 8010b36:	3710      	adds	r7, #16
 8010b38:	46bd      	mov	sp, r7
 8010b3a:	bd80      	pop	{r7, pc}
 8010b3c:	20001270 	.word	0x20001270
 8010b40:	20000d98 	.word	0x20000d98
 8010b44:	20001258 	.word	0x20001258
 8010b48:	20001228 	.word	0x20001228
 8010b4c:	20001224 	.word	0x20001224
 8010b50:	2000128c 	.word	0x2000128c

08010b54 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8010b54:	b580      	push	{r7, lr}
 8010b56:	b08a      	sub	sp, #40	; 0x28
 8010b58:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8010b5a:	2300      	movs	r3, #0
 8010b5c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8010b5e:	f000 fb07 	bl	8011170 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8010b62:	4b1c      	ldr	r3, [pc, #112]	; (8010bd4 <xTimerCreateTimerTask+0x80>)
 8010b64:	681b      	ldr	r3, [r3, #0]
 8010b66:	2b00      	cmp	r3, #0
 8010b68:	d021      	beq.n	8010bae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8010b6a:	2300      	movs	r3, #0
 8010b6c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8010b6e:	2300      	movs	r3, #0
 8010b70:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8010b72:	1d3a      	adds	r2, r7, #4
 8010b74:	f107 0108 	add.w	r1, r7, #8
 8010b78:	f107 030c 	add.w	r3, r7, #12
 8010b7c:	4618      	mov	r0, r3
 8010b7e:	f7fe fb31 	bl	800f1e4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8010b82:	6879      	ldr	r1, [r7, #4]
 8010b84:	68bb      	ldr	r3, [r7, #8]
 8010b86:	68fa      	ldr	r2, [r7, #12]
 8010b88:	9202      	str	r2, [sp, #8]
 8010b8a:	9301      	str	r3, [sp, #4]
 8010b8c:	2302      	movs	r3, #2
 8010b8e:	9300      	str	r3, [sp, #0]
 8010b90:	2300      	movs	r3, #0
 8010b92:	460a      	mov	r2, r1
 8010b94:	4910      	ldr	r1, [pc, #64]	; (8010bd8 <xTimerCreateTimerTask+0x84>)
 8010b96:	4811      	ldr	r0, [pc, #68]	; (8010bdc <xTimerCreateTimerTask+0x88>)
 8010b98:	f7ff f8de 	bl	800fd58 <xTaskCreateStatic>
 8010b9c:	4603      	mov	r3, r0
 8010b9e:	4a10      	ldr	r2, [pc, #64]	; (8010be0 <xTimerCreateTimerTask+0x8c>)
 8010ba0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8010ba2:	4b0f      	ldr	r3, [pc, #60]	; (8010be0 <xTimerCreateTimerTask+0x8c>)
 8010ba4:	681b      	ldr	r3, [r3, #0]
 8010ba6:	2b00      	cmp	r3, #0
 8010ba8:	d001      	beq.n	8010bae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8010baa:	2301      	movs	r3, #1
 8010bac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8010bae:	697b      	ldr	r3, [r7, #20]
 8010bb0:	2b00      	cmp	r3, #0
 8010bb2:	d10a      	bne.n	8010bca <xTimerCreateTimerTask+0x76>
	__asm volatile
 8010bb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bb8:	f383 8811 	msr	BASEPRI, r3
 8010bbc:	f3bf 8f6f 	isb	sy
 8010bc0:	f3bf 8f4f 	dsb	sy
 8010bc4:	613b      	str	r3, [r7, #16]
}
 8010bc6:	bf00      	nop
 8010bc8:	e7fe      	b.n	8010bc8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8010bca:	697b      	ldr	r3, [r7, #20]
}
 8010bcc:	4618      	mov	r0, r3
 8010bce:	3718      	adds	r7, #24
 8010bd0:	46bd      	mov	sp, r7
 8010bd2:	bd80      	pop	{r7, pc}
 8010bd4:	200012c8 	.word	0x200012c8
 8010bd8:	080142e4 	.word	0x080142e4
 8010bdc:	08010d19 	.word	0x08010d19
 8010be0:	200012cc 	.word	0x200012cc

08010be4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8010be4:	b580      	push	{r7, lr}
 8010be6:	b08a      	sub	sp, #40	; 0x28
 8010be8:	af00      	add	r7, sp, #0
 8010bea:	60f8      	str	r0, [r7, #12]
 8010bec:	60b9      	str	r1, [r7, #8]
 8010bee:	607a      	str	r2, [r7, #4]
 8010bf0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8010bf2:	2300      	movs	r3, #0
 8010bf4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8010bf6:	68fb      	ldr	r3, [r7, #12]
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	d10a      	bne.n	8010c12 <xTimerGenericCommand+0x2e>
	__asm volatile
 8010bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c00:	f383 8811 	msr	BASEPRI, r3
 8010c04:	f3bf 8f6f 	isb	sy
 8010c08:	f3bf 8f4f 	dsb	sy
 8010c0c:	623b      	str	r3, [r7, #32]
}
 8010c0e:	bf00      	nop
 8010c10:	e7fe      	b.n	8010c10 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8010c12:	4b1a      	ldr	r3, [pc, #104]	; (8010c7c <xTimerGenericCommand+0x98>)
 8010c14:	681b      	ldr	r3, [r3, #0]
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d02a      	beq.n	8010c70 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8010c1a:	68bb      	ldr	r3, [r7, #8]
 8010c1c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8010c22:	68fb      	ldr	r3, [r7, #12]
 8010c24:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8010c26:	68bb      	ldr	r3, [r7, #8]
 8010c28:	2b05      	cmp	r3, #5
 8010c2a:	dc18      	bgt.n	8010c5e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8010c2c:	f7ff feb2 	bl	8010994 <xTaskGetSchedulerState>
 8010c30:	4603      	mov	r3, r0
 8010c32:	2b02      	cmp	r3, #2
 8010c34:	d109      	bne.n	8010c4a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8010c36:	4b11      	ldr	r3, [pc, #68]	; (8010c7c <xTimerGenericCommand+0x98>)
 8010c38:	6818      	ldr	r0, [r3, #0]
 8010c3a:	f107 0110 	add.w	r1, r7, #16
 8010c3e:	2300      	movs	r3, #0
 8010c40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010c42:	f7fe fca1 	bl	800f588 <xQueueGenericSend>
 8010c46:	6278      	str	r0, [r7, #36]	; 0x24
 8010c48:	e012      	b.n	8010c70 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8010c4a:	4b0c      	ldr	r3, [pc, #48]	; (8010c7c <xTimerGenericCommand+0x98>)
 8010c4c:	6818      	ldr	r0, [r3, #0]
 8010c4e:	f107 0110 	add.w	r1, r7, #16
 8010c52:	2300      	movs	r3, #0
 8010c54:	2200      	movs	r2, #0
 8010c56:	f7fe fc97 	bl	800f588 <xQueueGenericSend>
 8010c5a:	6278      	str	r0, [r7, #36]	; 0x24
 8010c5c:	e008      	b.n	8010c70 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8010c5e:	4b07      	ldr	r3, [pc, #28]	; (8010c7c <xTimerGenericCommand+0x98>)
 8010c60:	6818      	ldr	r0, [r3, #0]
 8010c62:	f107 0110 	add.w	r1, r7, #16
 8010c66:	2300      	movs	r3, #0
 8010c68:	683a      	ldr	r2, [r7, #0]
 8010c6a:	f7fe fd8b 	bl	800f784 <xQueueGenericSendFromISR>
 8010c6e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8010c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8010c72:	4618      	mov	r0, r3
 8010c74:	3728      	adds	r7, #40	; 0x28
 8010c76:	46bd      	mov	sp, r7
 8010c78:	bd80      	pop	{r7, pc}
 8010c7a:	bf00      	nop
 8010c7c:	200012c8 	.word	0x200012c8

08010c80 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8010c80:	b580      	push	{r7, lr}
 8010c82:	b088      	sub	sp, #32
 8010c84:	af02      	add	r7, sp, #8
 8010c86:	6078      	str	r0, [r7, #4]
 8010c88:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010c8a:	4b22      	ldr	r3, [pc, #136]	; (8010d14 <prvProcessExpiredTimer+0x94>)
 8010c8c:	681b      	ldr	r3, [r3, #0]
 8010c8e:	68db      	ldr	r3, [r3, #12]
 8010c90:	68db      	ldr	r3, [r3, #12]
 8010c92:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010c94:	697b      	ldr	r3, [r7, #20]
 8010c96:	3304      	adds	r3, #4
 8010c98:	4618      	mov	r0, r3
 8010c9a:	f7fe fb47 	bl	800f32c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010c9e:	697b      	ldr	r3, [r7, #20]
 8010ca0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010ca4:	f003 0304 	and.w	r3, r3, #4
 8010ca8:	2b00      	cmp	r3, #0
 8010caa:	d022      	beq.n	8010cf2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8010cac:	697b      	ldr	r3, [r7, #20]
 8010cae:	699a      	ldr	r2, [r3, #24]
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	18d1      	adds	r1, r2, r3
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	683a      	ldr	r2, [r7, #0]
 8010cb8:	6978      	ldr	r0, [r7, #20]
 8010cba:	f000 f8d1 	bl	8010e60 <prvInsertTimerInActiveList>
 8010cbe:	4603      	mov	r3, r0
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d01f      	beq.n	8010d04 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010cc4:	2300      	movs	r3, #0
 8010cc6:	9300      	str	r3, [sp, #0]
 8010cc8:	2300      	movs	r3, #0
 8010cca:	687a      	ldr	r2, [r7, #4]
 8010ccc:	2100      	movs	r1, #0
 8010cce:	6978      	ldr	r0, [r7, #20]
 8010cd0:	f7ff ff88 	bl	8010be4 <xTimerGenericCommand>
 8010cd4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8010cd6:	693b      	ldr	r3, [r7, #16]
 8010cd8:	2b00      	cmp	r3, #0
 8010cda:	d113      	bne.n	8010d04 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8010cdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ce0:	f383 8811 	msr	BASEPRI, r3
 8010ce4:	f3bf 8f6f 	isb	sy
 8010ce8:	f3bf 8f4f 	dsb	sy
 8010cec:	60fb      	str	r3, [r7, #12]
}
 8010cee:	bf00      	nop
 8010cf0:	e7fe      	b.n	8010cf0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010cf2:	697b      	ldr	r3, [r7, #20]
 8010cf4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010cf8:	f023 0301 	bic.w	r3, r3, #1
 8010cfc:	b2da      	uxtb	r2, r3
 8010cfe:	697b      	ldr	r3, [r7, #20]
 8010d00:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010d04:	697b      	ldr	r3, [r7, #20]
 8010d06:	6a1b      	ldr	r3, [r3, #32]
 8010d08:	6978      	ldr	r0, [r7, #20]
 8010d0a:	4798      	blx	r3
}
 8010d0c:	bf00      	nop
 8010d0e:	3718      	adds	r7, #24
 8010d10:	46bd      	mov	sp, r7
 8010d12:	bd80      	pop	{r7, pc}
 8010d14:	200012c0 	.word	0x200012c0

08010d18 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8010d18:	b580      	push	{r7, lr}
 8010d1a:	b084      	sub	sp, #16
 8010d1c:	af00      	add	r7, sp, #0
 8010d1e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010d20:	f107 0308 	add.w	r3, r7, #8
 8010d24:	4618      	mov	r0, r3
 8010d26:	f000 f857 	bl	8010dd8 <prvGetNextExpireTime>
 8010d2a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8010d2c:	68bb      	ldr	r3, [r7, #8]
 8010d2e:	4619      	mov	r1, r3
 8010d30:	68f8      	ldr	r0, [r7, #12]
 8010d32:	f000 f803 	bl	8010d3c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8010d36:	f000 f8d5 	bl	8010ee4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010d3a:	e7f1      	b.n	8010d20 <prvTimerTask+0x8>

08010d3c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8010d3c:	b580      	push	{r7, lr}
 8010d3e:	b084      	sub	sp, #16
 8010d40:	af00      	add	r7, sp, #0
 8010d42:	6078      	str	r0, [r7, #4]
 8010d44:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8010d46:	f7ff fa43 	bl	80101d0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010d4a:	f107 0308 	add.w	r3, r7, #8
 8010d4e:	4618      	mov	r0, r3
 8010d50:	f000 f866 	bl	8010e20 <prvSampleTimeNow>
 8010d54:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8010d56:	68bb      	ldr	r3, [r7, #8]
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	d130      	bne.n	8010dbe <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8010d5c:	683b      	ldr	r3, [r7, #0]
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	d10a      	bne.n	8010d78 <prvProcessTimerOrBlockTask+0x3c>
 8010d62:	687a      	ldr	r2, [r7, #4]
 8010d64:	68fb      	ldr	r3, [r7, #12]
 8010d66:	429a      	cmp	r2, r3
 8010d68:	d806      	bhi.n	8010d78 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8010d6a:	f7ff fa3f 	bl	80101ec <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8010d6e:	68f9      	ldr	r1, [r7, #12]
 8010d70:	6878      	ldr	r0, [r7, #4]
 8010d72:	f7ff ff85 	bl	8010c80 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8010d76:	e024      	b.n	8010dc2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8010d78:	683b      	ldr	r3, [r7, #0]
 8010d7a:	2b00      	cmp	r3, #0
 8010d7c:	d008      	beq.n	8010d90 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8010d7e:	4b13      	ldr	r3, [pc, #76]	; (8010dcc <prvProcessTimerOrBlockTask+0x90>)
 8010d80:	681b      	ldr	r3, [r3, #0]
 8010d82:	681b      	ldr	r3, [r3, #0]
 8010d84:	2b00      	cmp	r3, #0
 8010d86:	d101      	bne.n	8010d8c <prvProcessTimerOrBlockTask+0x50>
 8010d88:	2301      	movs	r3, #1
 8010d8a:	e000      	b.n	8010d8e <prvProcessTimerOrBlockTask+0x52>
 8010d8c:	2300      	movs	r3, #0
 8010d8e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010d90:	4b0f      	ldr	r3, [pc, #60]	; (8010dd0 <prvProcessTimerOrBlockTask+0x94>)
 8010d92:	6818      	ldr	r0, [r3, #0]
 8010d94:	687a      	ldr	r2, [r7, #4]
 8010d96:	68fb      	ldr	r3, [r7, #12]
 8010d98:	1ad3      	subs	r3, r2, r3
 8010d9a:	683a      	ldr	r2, [r7, #0]
 8010d9c:	4619      	mov	r1, r3
 8010d9e:	f7fe ffa7 	bl	800fcf0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8010da2:	f7ff fa23 	bl	80101ec <xTaskResumeAll>
 8010da6:	4603      	mov	r3, r0
 8010da8:	2b00      	cmp	r3, #0
 8010daa:	d10a      	bne.n	8010dc2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8010dac:	4b09      	ldr	r3, [pc, #36]	; (8010dd4 <prvProcessTimerOrBlockTask+0x98>)
 8010dae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010db2:	601a      	str	r2, [r3, #0]
 8010db4:	f3bf 8f4f 	dsb	sy
 8010db8:	f3bf 8f6f 	isb	sy
}
 8010dbc:	e001      	b.n	8010dc2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8010dbe:	f7ff fa15 	bl	80101ec <xTaskResumeAll>
}
 8010dc2:	bf00      	nop
 8010dc4:	3710      	adds	r7, #16
 8010dc6:	46bd      	mov	sp, r7
 8010dc8:	bd80      	pop	{r7, pc}
 8010dca:	bf00      	nop
 8010dcc:	200012c4 	.word	0x200012c4
 8010dd0:	200012c8 	.word	0x200012c8
 8010dd4:	e000ed04 	.word	0xe000ed04

08010dd8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8010dd8:	b480      	push	{r7}
 8010dda:	b085      	sub	sp, #20
 8010ddc:	af00      	add	r7, sp, #0
 8010dde:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010de0:	4b0e      	ldr	r3, [pc, #56]	; (8010e1c <prvGetNextExpireTime+0x44>)
 8010de2:	681b      	ldr	r3, [r3, #0]
 8010de4:	681b      	ldr	r3, [r3, #0]
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d101      	bne.n	8010dee <prvGetNextExpireTime+0x16>
 8010dea:	2201      	movs	r2, #1
 8010dec:	e000      	b.n	8010df0 <prvGetNextExpireTime+0x18>
 8010dee:	2200      	movs	r2, #0
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	681b      	ldr	r3, [r3, #0]
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d105      	bne.n	8010e08 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010dfc:	4b07      	ldr	r3, [pc, #28]	; (8010e1c <prvGetNextExpireTime+0x44>)
 8010dfe:	681b      	ldr	r3, [r3, #0]
 8010e00:	68db      	ldr	r3, [r3, #12]
 8010e02:	681b      	ldr	r3, [r3, #0]
 8010e04:	60fb      	str	r3, [r7, #12]
 8010e06:	e001      	b.n	8010e0c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010e08:	2300      	movs	r3, #0
 8010e0a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8010e0c:	68fb      	ldr	r3, [r7, #12]
}
 8010e0e:	4618      	mov	r0, r3
 8010e10:	3714      	adds	r7, #20
 8010e12:	46bd      	mov	sp, r7
 8010e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e18:	4770      	bx	lr
 8010e1a:	bf00      	nop
 8010e1c:	200012c0 	.word	0x200012c0

08010e20 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8010e20:	b580      	push	{r7, lr}
 8010e22:	b084      	sub	sp, #16
 8010e24:	af00      	add	r7, sp, #0
 8010e26:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8010e28:	f7ff fa7e 	bl	8010328 <xTaskGetTickCount>
 8010e2c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8010e2e:	4b0b      	ldr	r3, [pc, #44]	; (8010e5c <prvSampleTimeNow+0x3c>)
 8010e30:	681b      	ldr	r3, [r3, #0]
 8010e32:	68fa      	ldr	r2, [r7, #12]
 8010e34:	429a      	cmp	r2, r3
 8010e36:	d205      	bcs.n	8010e44 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8010e38:	f000 f936 	bl	80110a8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	2201      	movs	r2, #1
 8010e40:	601a      	str	r2, [r3, #0]
 8010e42:	e002      	b.n	8010e4a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	2200      	movs	r2, #0
 8010e48:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8010e4a:	4a04      	ldr	r2, [pc, #16]	; (8010e5c <prvSampleTimeNow+0x3c>)
 8010e4c:	68fb      	ldr	r3, [r7, #12]
 8010e4e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8010e50:	68fb      	ldr	r3, [r7, #12]
}
 8010e52:	4618      	mov	r0, r3
 8010e54:	3710      	adds	r7, #16
 8010e56:	46bd      	mov	sp, r7
 8010e58:	bd80      	pop	{r7, pc}
 8010e5a:	bf00      	nop
 8010e5c:	200012d0 	.word	0x200012d0

08010e60 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8010e60:	b580      	push	{r7, lr}
 8010e62:	b086      	sub	sp, #24
 8010e64:	af00      	add	r7, sp, #0
 8010e66:	60f8      	str	r0, [r7, #12]
 8010e68:	60b9      	str	r1, [r7, #8]
 8010e6a:	607a      	str	r2, [r7, #4]
 8010e6c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8010e6e:	2300      	movs	r3, #0
 8010e70:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8010e72:	68fb      	ldr	r3, [r7, #12]
 8010e74:	68ba      	ldr	r2, [r7, #8]
 8010e76:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010e78:	68fb      	ldr	r3, [r7, #12]
 8010e7a:	68fa      	ldr	r2, [r7, #12]
 8010e7c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8010e7e:	68ba      	ldr	r2, [r7, #8]
 8010e80:	687b      	ldr	r3, [r7, #4]
 8010e82:	429a      	cmp	r2, r3
 8010e84:	d812      	bhi.n	8010eac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010e86:	687a      	ldr	r2, [r7, #4]
 8010e88:	683b      	ldr	r3, [r7, #0]
 8010e8a:	1ad2      	subs	r2, r2, r3
 8010e8c:	68fb      	ldr	r3, [r7, #12]
 8010e8e:	699b      	ldr	r3, [r3, #24]
 8010e90:	429a      	cmp	r2, r3
 8010e92:	d302      	bcc.n	8010e9a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8010e94:	2301      	movs	r3, #1
 8010e96:	617b      	str	r3, [r7, #20]
 8010e98:	e01b      	b.n	8010ed2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8010e9a:	4b10      	ldr	r3, [pc, #64]	; (8010edc <prvInsertTimerInActiveList+0x7c>)
 8010e9c:	681a      	ldr	r2, [r3, #0]
 8010e9e:	68fb      	ldr	r3, [r7, #12]
 8010ea0:	3304      	adds	r3, #4
 8010ea2:	4619      	mov	r1, r3
 8010ea4:	4610      	mov	r0, r2
 8010ea6:	f7fe fa08 	bl	800f2ba <vListInsert>
 8010eaa:	e012      	b.n	8010ed2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8010eac:	687a      	ldr	r2, [r7, #4]
 8010eae:	683b      	ldr	r3, [r7, #0]
 8010eb0:	429a      	cmp	r2, r3
 8010eb2:	d206      	bcs.n	8010ec2 <prvInsertTimerInActiveList+0x62>
 8010eb4:	68ba      	ldr	r2, [r7, #8]
 8010eb6:	683b      	ldr	r3, [r7, #0]
 8010eb8:	429a      	cmp	r2, r3
 8010eba:	d302      	bcc.n	8010ec2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8010ebc:	2301      	movs	r3, #1
 8010ebe:	617b      	str	r3, [r7, #20]
 8010ec0:	e007      	b.n	8010ed2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010ec2:	4b07      	ldr	r3, [pc, #28]	; (8010ee0 <prvInsertTimerInActiveList+0x80>)
 8010ec4:	681a      	ldr	r2, [r3, #0]
 8010ec6:	68fb      	ldr	r3, [r7, #12]
 8010ec8:	3304      	adds	r3, #4
 8010eca:	4619      	mov	r1, r3
 8010ecc:	4610      	mov	r0, r2
 8010ece:	f7fe f9f4 	bl	800f2ba <vListInsert>
		}
	}

	return xProcessTimerNow;
 8010ed2:	697b      	ldr	r3, [r7, #20]
}
 8010ed4:	4618      	mov	r0, r3
 8010ed6:	3718      	adds	r7, #24
 8010ed8:	46bd      	mov	sp, r7
 8010eda:	bd80      	pop	{r7, pc}
 8010edc:	200012c4 	.word	0x200012c4
 8010ee0:	200012c0 	.word	0x200012c0

08010ee4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8010ee4:	b580      	push	{r7, lr}
 8010ee6:	b08e      	sub	sp, #56	; 0x38
 8010ee8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010eea:	e0ca      	b.n	8011082 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	2b00      	cmp	r3, #0
 8010ef0:	da18      	bge.n	8010f24 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8010ef2:	1d3b      	adds	r3, r7, #4
 8010ef4:	3304      	adds	r3, #4
 8010ef6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8010ef8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	d10a      	bne.n	8010f14 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8010efe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f02:	f383 8811 	msr	BASEPRI, r3
 8010f06:	f3bf 8f6f 	isb	sy
 8010f0a:	f3bf 8f4f 	dsb	sy
 8010f0e:	61fb      	str	r3, [r7, #28]
}
 8010f10:	bf00      	nop
 8010f12:	e7fe      	b.n	8010f12 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8010f14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f16:	681b      	ldr	r3, [r3, #0]
 8010f18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010f1a:	6850      	ldr	r0, [r2, #4]
 8010f1c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010f1e:	6892      	ldr	r2, [r2, #8]
 8010f20:	4611      	mov	r1, r2
 8010f22:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	2b00      	cmp	r3, #0
 8010f28:	f2c0 80aa 	blt.w	8011080 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8010f2c:	68fb      	ldr	r3, [r7, #12]
 8010f2e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8010f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f32:	695b      	ldr	r3, [r3, #20]
 8010f34:	2b00      	cmp	r3, #0
 8010f36:	d004      	beq.n	8010f42 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010f38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f3a:	3304      	adds	r3, #4
 8010f3c:	4618      	mov	r0, r3
 8010f3e:	f7fe f9f5 	bl	800f32c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010f42:	463b      	mov	r3, r7
 8010f44:	4618      	mov	r0, r3
 8010f46:	f7ff ff6b 	bl	8010e20 <prvSampleTimeNow>
 8010f4a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	2b09      	cmp	r3, #9
 8010f50:	f200 8097 	bhi.w	8011082 <prvProcessReceivedCommands+0x19e>
 8010f54:	a201      	add	r2, pc, #4	; (adr r2, 8010f5c <prvProcessReceivedCommands+0x78>)
 8010f56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f5a:	bf00      	nop
 8010f5c:	08010f85 	.word	0x08010f85
 8010f60:	08010f85 	.word	0x08010f85
 8010f64:	08010f85 	.word	0x08010f85
 8010f68:	08010ff9 	.word	0x08010ff9
 8010f6c:	0801100d 	.word	0x0801100d
 8010f70:	08011057 	.word	0x08011057
 8010f74:	08010f85 	.word	0x08010f85
 8010f78:	08010f85 	.word	0x08010f85
 8010f7c:	08010ff9 	.word	0x08010ff9
 8010f80:	0801100d 	.word	0x0801100d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010f84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f86:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010f8a:	f043 0301 	orr.w	r3, r3, #1
 8010f8e:	b2da      	uxtb	r2, r3
 8010f90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f92:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8010f96:	68ba      	ldr	r2, [r7, #8]
 8010f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f9a:	699b      	ldr	r3, [r3, #24]
 8010f9c:	18d1      	adds	r1, r2, r3
 8010f9e:	68bb      	ldr	r3, [r7, #8]
 8010fa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010fa2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010fa4:	f7ff ff5c 	bl	8010e60 <prvInsertTimerInActiveList>
 8010fa8:	4603      	mov	r3, r0
 8010faa:	2b00      	cmp	r3, #0
 8010fac:	d069      	beq.n	8011082 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010fb0:	6a1b      	ldr	r3, [r3, #32]
 8010fb2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010fb4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010fb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010fb8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010fbc:	f003 0304 	and.w	r3, r3, #4
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d05e      	beq.n	8011082 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8010fc4:	68ba      	ldr	r2, [r7, #8]
 8010fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010fc8:	699b      	ldr	r3, [r3, #24]
 8010fca:	441a      	add	r2, r3
 8010fcc:	2300      	movs	r3, #0
 8010fce:	9300      	str	r3, [sp, #0]
 8010fd0:	2300      	movs	r3, #0
 8010fd2:	2100      	movs	r1, #0
 8010fd4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010fd6:	f7ff fe05 	bl	8010be4 <xTimerGenericCommand>
 8010fda:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8010fdc:	6a3b      	ldr	r3, [r7, #32]
 8010fde:	2b00      	cmp	r3, #0
 8010fe0:	d14f      	bne.n	8011082 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8010fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010fe6:	f383 8811 	msr	BASEPRI, r3
 8010fea:	f3bf 8f6f 	isb	sy
 8010fee:	f3bf 8f4f 	dsb	sy
 8010ff2:	61bb      	str	r3, [r7, #24]
}
 8010ff4:	bf00      	nop
 8010ff6:	e7fe      	b.n	8010ff6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ffa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010ffe:	f023 0301 	bic.w	r3, r3, #1
 8011002:	b2da      	uxtb	r2, r3
 8011004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011006:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 801100a:	e03a      	b.n	8011082 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801100c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801100e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011012:	f043 0301 	orr.w	r3, r3, #1
 8011016:	b2da      	uxtb	r2, r3
 8011018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801101a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801101e:	68ba      	ldr	r2, [r7, #8]
 8011020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011022:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8011024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011026:	699b      	ldr	r3, [r3, #24]
 8011028:	2b00      	cmp	r3, #0
 801102a:	d10a      	bne.n	8011042 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 801102c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011030:	f383 8811 	msr	BASEPRI, r3
 8011034:	f3bf 8f6f 	isb	sy
 8011038:	f3bf 8f4f 	dsb	sy
 801103c:	617b      	str	r3, [r7, #20]
}
 801103e:	bf00      	nop
 8011040:	e7fe      	b.n	8011040 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8011042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011044:	699a      	ldr	r2, [r3, #24]
 8011046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011048:	18d1      	adds	r1, r2, r3
 801104a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801104c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801104e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011050:	f7ff ff06 	bl	8010e60 <prvInsertTimerInActiveList>
					break;
 8011054:	e015      	b.n	8011082 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8011056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011058:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801105c:	f003 0302 	and.w	r3, r3, #2
 8011060:	2b00      	cmp	r3, #0
 8011062:	d103      	bne.n	801106c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8011064:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011066:	f000 fb9d 	bl	80117a4 <vPortFree>
 801106a:	e00a      	b.n	8011082 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801106c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801106e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011072:	f023 0301 	bic.w	r3, r3, #1
 8011076:	b2da      	uxtb	r2, r3
 8011078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801107a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801107e:	e000      	b.n	8011082 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8011080:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011082:	4b08      	ldr	r3, [pc, #32]	; (80110a4 <prvProcessReceivedCommands+0x1c0>)
 8011084:	681b      	ldr	r3, [r3, #0]
 8011086:	1d39      	adds	r1, r7, #4
 8011088:	2200      	movs	r2, #0
 801108a:	4618      	mov	r0, r3
 801108c:	f7fe fc16 	bl	800f8bc <xQueueReceive>
 8011090:	4603      	mov	r3, r0
 8011092:	2b00      	cmp	r3, #0
 8011094:	f47f af2a 	bne.w	8010eec <prvProcessReceivedCommands+0x8>
	}
}
 8011098:	bf00      	nop
 801109a:	bf00      	nop
 801109c:	3730      	adds	r7, #48	; 0x30
 801109e:	46bd      	mov	sp, r7
 80110a0:	bd80      	pop	{r7, pc}
 80110a2:	bf00      	nop
 80110a4:	200012c8 	.word	0x200012c8

080110a8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80110a8:	b580      	push	{r7, lr}
 80110aa:	b088      	sub	sp, #32
 80110ac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80110ae:	e048      	b.n	8011142 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80110b0:	4b2d      	ldr	r3, [pc, #180]	; (8011168 <prvSwitchTimerLists+0xc0>)
 80110b2:	681b      	ldr	r3, [r3, #0]
 80110b4:	68db      	ldr	r3, [r3, #12]
 80110b6:	681b      	ldr	r3, [r3, #0]
 80110b8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80110ba:	4b2b      	ldr	r3, [pc, #172]	; (8011168 <prvSwitchTimerLists+0xc0>)
 80110bc:	681b      	ldr	r3, [r3, #0]
 80110be:	68db      	ldr	r3, [r3, #12]
 80110c0:	68db      	ldr	r3, [r3, #12]
 80110c2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80110c4:	68fb      	ldr	r3, [r7, #12]
 80110c6:	3304      	adds	r3, #4
 80110c8:	4618      	mov	r0, r3
 80110ca:	f7fe f92f 	bl	800f32c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80110ce:	68fb      	ldr	r3, [r7, #12]
 80110d0:	6a1b      	ldr	r3, [r3, #32]
 80110d2:	68f8      	ldr	r0, [r7, #12]
 80110d4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80110d6:	68fb      	ldr	r3, [r7, #12]
 80110d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80110dc:	f003 0304 	and.w	r3, r3, #4
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d02e      	beq.n	8011142 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80110e4:	68fb      	ldr	r3, [r7, #12]
 80110e6:	699b      	ldr	r3, [r3, #24]
 80110e8:	693a      	ldr	r2, [r7, #16]
 80110ea:	4413      	add	r3, r2
 80110ec:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80110ee:	68ba      	ldr	r2, [r7, #8]
 80110f0:	693b      	ldr	r3, [r7, #16]
 80110f2:	429a      	cmp	r2, r3
 80110f4:	d90e      	bls.n	8011114 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80110f6:	68fb      	ldr	r3, [r7, #12]
 80110f8:	68ba      	ldr	r2, [r7, #8]
 80110fa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80110fc:	68fb      	ldr	r3, [r7, #12]
 80110fe:	68fa      	ldr	r2, [r7, #12]
 8011100:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011102:	4b19      	ldr	r3, [pc, #100]	; (8011168 <prvSwitchTimerLists+0xc0>)
 8011104:	681a      	ldr	r2, [r3, #0]
 8011106:	68fb      	ldr	r3, [r7, #12]
 8011108:	3304      	adds	r3, #4
 801110a:	4619      	mov	r1, r3
 801110c:	4610      	mov	r0, r2
 801110e:	f7fe f8d4 	bl	800f2ba <vListInsert>
 8011112:	e016      	b.n	8011142 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011114:	2300      	movs	r3, #0
 8011116:	9300      	str	r3, [sp, #0]
 8011118:	2300      	movs	r3, #0
 801111a:	693a      	ldr	r2, [r7, #16]
 801111c:	2100      	movs	r1, #0
 801111e:	68f8      	ldr	r0, [r7, #12]
 8011120:	f7ff fd60 	bl	8010be4 <xTimerGenericCommand>
 8011124:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8011126:	687b      	ldr	r3, [r7, #4]
 8011128:	2b00      	cmp	r3, #0
 801112a:	d10a      	bne.n	8011142 <prvSwitchTimerLists+0x9a>
	__asm volatile
 801112c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011130:	f383 8811 	msr	BASEPRI, r3
 8011134:	f3bf 8f6f 	isb	sy
 8011138:	f3bf 8f4f 	dsb	sy
 801113c:	603b      	str	r3, [r7, #0]
}
 801113e:	bf00      	nop
 8011140:	e7fe      	b.n	8011140 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011142:	4b09      	ldr	r3, [pc, #36]	; (8011168 <prvSwitchTimerLists+0xc0>)
 8011144:	681b      	ldr	r3, [r3, #0]
 8011146:	681b      	ldr	r3, [r3, #0]
 8011148:	2b00      	cmp	r3, #0
 801114a:	d1b1      	bne.n	80110b0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 801114c:	4b06      	ldr	r3, [pc, #24]	; (8011168 <prvSwitchTimerLists+0xc0>)
 801114e:	681b      	ldr	r3, [r3, #0]
 8011150:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8011152:	4b06      	ldr	r3, [pc, #24]	; (801116c <prvSwitchTimerLists+0xc4>)
 8011154:	681b      	ldr	r3, [r3, #0]
 8011156:	4a04      	ldr	r2, [pc, #16]	; (8011168 <prvSwitchTimerLists+0xc0>)
 8011158:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 801115a:	4a04      	ldr	r2, [pc, #16]	; (801116c <prvSwitchTimerLists+0xc4>)
 801115c:	697b      	ldr	r3, [r7, #20]
 801115e:	6013      	str	r3, [r2, #0]
}
 8011160:	bf00      	nop
 8011162:	3718      	adds	r7, #24
 8011164:	46bd      	mov	sp, r7
 8011166:	bd80      	pop	{r7, pc}
 8011168:	200012c0 	.word	0x200012c0
 801116c:	200012c4 	.word	0x200012c4

08011170 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8011170:	b580      	push	{r7, lr}
 8011172:	b082      	sub	sp, #8
 8011174:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8011176:	f000 f965 	bl	8011444 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801117a:	4b15      	ldr	r3, [pc, #84]	; (80111d0 <prvCheckForValidListAndQueue+0x60>)
 801117c:	681b      	ldr	r3, [r3, #0]
 801117e:	2b00      	cmp	r3, #0
 8011180:	d120      	bne.n	80111c4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8011182:	4814      	ldr	r0, [pc, #80]	; (80111d4 <prvCheckForValidListAndQueue+0x64>)
 8011184:	f7fe f848 	bl	800f218 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8011188:	4813      	ldr	r0, [pc, #76]	; (80111d8 <prvCheckForValidListAndQueue+0x68>)
 801118a:	f7fe f845 	bl	800f218 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801118e:	4b13      	ldr	r3, [pc, #76]	; (80111dc <prvCheckForValidListAndQueue+0x6c>)
 8011190:	4a10      	ldr	r2, [pc, #64]	; (80111d4 <prvCheckForValidListAndQueue+0x64>)
 8011192:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8011194:	4b12      	ldr	r3, [pc, #72]	; (80111e0 <prvCheckForValidListAndQueue+0x70>)
 8011196:	4a10      	ldr	r2, [pc, #64]	; (80111d8 <prvCheckForValidListAndQueue+0x68>)
 8011198:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801119a:	2300      	movs	r3, #0
 801119c:	9300      	str	r3, [sp, #0]
 801119e:	4b11      	ldr	r3, [pc, #68]	; (80111e4 <prvCheckForValidListAndQueue+0x74>)
 80111a0:	4a11      	ldr	r2, [pc, #68]	; (80111e8 <prvCheckForValidListAndQueue+0x78>)
 80111a2:	2110      	movs	r1, #16
 80111a4:	200a      	movs	r0, #10
 80111a6:	f7fe f953 	bl	800f450 <xQueueGenericCreateStatic>
 80111aa:	4603      	mov	r3, r0
 80111ac:	4a08      	ldr	r2, [pc, #32]	; (80111d0 <prvCheckForValidListAndQueue+0x60>)
 80111ae:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80111b0:	4b07      	ldr	r3, [pc, #28]	; (80111d0 <prvCheckForValidListAndQueue+0x60>)
 80111b2:	681b      	ldr	r3, [r3, #0]
 80111b4:	2b00      	cmp	r3, #0
 80111b6:	d005      	beq.n	80111c4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80111b8:	4b05      	ldr	r3, [pc, #20]	; (80111d0 <prvCheckForValidListAndQueue+0x60>)
 80111ba:	681b      	ldr	r3, [r3, #0]
 80111bc:	490b      	ldr	r1, [pc, #44]	; (80111ec <prvCheckForValidListAndQueue+0x7c>)
 80111be:	4618      	mov	r0, r3
 80111c0:	f7fe fd6c 	bl	800fc9c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80111c4:	f000 f96e 	bl	80114a4 <vPortExitCritical>
}
 80111c8:	bf00      	nop
 80111ca:	46bd      	mov	sp, r7
 80111cc:	bd80      	pop	{r7, pc}
 80111ce:	bf00      	nop
 80111d0:	200012c8 	.word	0x200012c8
 80111d4:	20001298 	.word	0x20001298
 80111d8:	200012ac 	.word	0x200012ac
 80111dc:	200012c0 	.word	0x200012c0
 80111e0:	200012c4 	.word	0x200012c4
 80111e4:	20001374 	.word	0x20001374
 80111e8:	200012d4 	.word	0x200012d4
 80111ec:	080142ec 	.word	0x080142ec

080111f0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80111f0:	b480      	push	{r7}
 80111f2:	b085      	sub	sp, #20
 80111f4:	af00      	add	r7, sp, #0
 80111f6:	60f8      	str	r0, [r7, #12]
 80111f8:	60b9      	str	r1, [r7, #8]
 80111fa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80111fc:	68fb      	ldr	r3, [r7, #12]
 80111fe:	3b04      	subs	r3, #4
 8011200:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8011202:	68fb      	ldr	r3, [r7, #12]
 8011204:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8011208:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801120a:	68fb      	ldr	r3, [r7, #12]
 801120c:	3b04      	subs	r3, #4
 801120e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011210:	68bb      	ldr	r3, [r7, #8]
 8011212:	f023 0201 	bic.w	r2, r3, #1
 8011216:	68fb      	ldr	r3, [r7, #12]
 8011218:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801121a:	68fb      	ldr	r3, [r7, #12]
 801121c:	3b04      	subs	r3, #4
 801121e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011220:	4a0c      	ldr	r2, [pc, #48]	; (8011254 <pxPortInitialiseStack+0x64>)
 8011222:	68fb      	ldr	r3, [r7, #12]
 8011224:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8011226:	68fb      	ldr	r3, [r7, #12]
 8011228:	3b14      	subs	r3, #20
 801122a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801122c:	687a      	ldr	r2, [r7, #4]
 801122e:	68fb      	ldr	r3, [r7, #12]
 8011230:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8011232:	68fb      	ldr	r3, [r7, #12]
 8011234:	3b04      	subs	r3, #4
 8011236:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011238:	68fb      	ldr	r3, [r7, #12]
 801123a:	f06f 0202 	mvn.w	r2, #2
 801123e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011240:	68fb      	ldr	r3, [r7, #12]
 8011242:	3b20      	subs	r3, #32
 8011244:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011246:	68fb      	ldr	r3, [r7, #12]
}
 8011248:	4618      	mov	r0, r3
 801124a:	3714      	adds	r7, #20
 801124c:	46bd      	mov	sp, r7
 801124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011252:	4770      	bx	lr
 8011254:	08011259 	.word	0x08011259

08011258 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011258:	b480      	push	{r7}
 801125a:	b085      	sub	sp, #20
 801125c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801125e:	2300      	movs	r3, #0
 8011260:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011262:	4b12      	ldr	r3, [pc, #72]	; (80112ac <prvTaskExitError+0x54>)
 8011264:	681b      	ldr	r3, [r3, #0]
 8011266:	f1b3 3fff 	cmp.w	r3, #4294967295
 801126a:	d00a      	beq.n	8011282 <prvTaskExitError+0x2a>
	__asm volatile
 801126c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011270:	f383 8811 	msr	BASEPRI, r3
 8011274:	f3bf 8f6f 	isb	sy
 8011278:	f3bf 8f4f 	dsb	sy
 801127c:	60fb      	str	r3, [r7, #12]
}
 801127e:	bf00      	nop
 8011280:	e7fe      	b.n	8011280 <prvTaskExitError+0x28>
	__asm volatile
 8011282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011286:	f383 8811 	msr	BASEPRI, r3
 801128a:	f3bf 8f6f 	isb	sy
 801128e:	f3bf 8f4f 	dsb	sy
 8011292:	60bb      	str	r3, [r7, #8]
}
 8011294:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011296:	bf00      	nop
 8011298:	687b      	ldr	r3, [r7, #4]
 801129a:	2b00      	cmp	r3, #0
 801129c:	d0fc      	beq.n	8011298 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801129e:	bf00      	nop
 80112a0:	bf00      	nop
 80112a2:	3714      	adds	r7, #20
 80112a4:	46bd      	mov	sp, r7
 80112a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112aa:	4770      	bx	lr
 80112ac:	20000424 	.word	0x20000424

080112b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80112b0:	4b07      	ldr	r3, [pc, #28]	; (80112d0 <pxCurrentTCBConst2>)
 80112b2:	6819      	ldr	r1, [r3, #0]
 80112b4:	6808      	ldr	r0, [r1, #0]
 80112b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112ba:	f380 8809 	msr	PSP, r0
 80112be:	f3bf 8f6f 	isb	sy
 80112c2:	f04f 0000 	mov.w	r0, #0
 80112c6:	f380 8811 	msr	BASEPRI, r0
 80112ca:	4770      	bx	lr
 80112cc:	f3af 8000 	nop.w

080112d0 <pxCurrentTCBConst2>:
 80112d0:	20000d98 	.word	0x20000d98
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80112d4:	bf00      	nop
 80112d6:	bf00      	nop

080112d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80112d8:	4808      	ldr	r0, [pc, #32]	; (80112fc <prvPortStartFirstTask+0x24>)
 80112da:	6800      	ldr	r0, [r0, #0]
 80112dc:	6800      	ldr	r0, [r0, #0]
 80112de:	f380 8808 	msr	MSP, r0
 80112e2:	f04f 0000 	mov.w	r0, #0
 80112e6:	f380 8814 	msr	CONTROL, r0
 80112ea:	b662      	cpsie	i
 80112ec:	b661      	cpsie	f
 80112ee:	f3bf 8f4f 	dsb	sy
 80112f2:	f3bf 8f6f 	isb	sy
 80112f6:	df00      	svc	0
 80112f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80112fa:	bf00      	nop
 80112fc:	e000ed08 	.word	0xe000ed08

08011300 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011300:	b580      	push	{r7, lr}
 8011302:	b086      	sub	sp, #24
 8011304:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011306:	4b46      	ldr	r3, [pc, #280]	; (8011420 <xPortStartScheduler+0x120>)
 8011308:	681b      	ldr	r3, [r3, #0]
 801130a:	4a46      	ldr	r2, [pc, #280]	; (8011424 <xPortStartScheduler+0x124>)
 801130c:	4293      	cmp	r3, r2
 801130e:	d10a      	bne.n	8011326 <xPortStartScheduler+0x26>
	__asm volatile
 8011310:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011314:	f383 8811 	msr	BASEPRI, r3
 8011318:	f3bf 8f6f 	isb	sy
 801131c:	f3bf 8f4f 	dsb	sy
 8011320:	613b      	str	r3, [r7, #16]
}
 8011322:	bf00      	nop
 8011324:	e7fe      	b.n	8011324 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011326:	4b3e      	ldr	r3, [pc, #248]	; (8011420 <xPortStartScheduler+0x120>)
 8011328:	681b      	ldr	r3, [r3, #0]
 801132a:	4a3f      	ldr	r2, [pc, #252]	; (8011428 <xPortStartScheduler+0x128>)
 801132c:	4293      	cmp	r3, r2
 801132e:	d10a      	bne.n	8011346 <xPortStartScheduler+0x46>
	__asm volatile
 8011330:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011334:	f383 8811 	msr	BASEPRI, r3
 8011338:	f3bf 8f6f 	isb	sy
 801133c:	f3bf 8f4f 	dsb	sy
 8011340:	60fb      	str	r3, [r7, #12]
}
 8011342:	bf00      	nop
 8011344:	e7fe      	b.n	8011344 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011346:	4b39      	ldr	r3, [pc, #228]	; (801142c <xPortStartScheduler+0x12c>)
 8011348:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801134a:	697b      	ldr	r3, [r7, #20]
 801134c:	781b      	ldrb	r3, [r3, #0]
 801134e:	b2db      	uxtb	r3, r3
 8011350:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011352:	697b      	ldr	r3, [r7, #20]
 8011354:	22ff      	movs	r2, #255	; 0xff
 8011356:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011358:	697b      	ldr	r3, [r7, #20]
 801135a:	781b      	ldrb	r3, [r3, #0]
 801135c:	b2db      	uxtb	r3, r3
 801135e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011360:	78fb      	ldrb	r3, [r7, #3]
 8011362:	b2db      	uxtb	r3, r3
 8011364:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8011368:	b2da      	uxtb	r2, r3
 801136a:	4b31      	ldr	r3, [pc, #196]	; (8011430 <xPortStartScheduler+0x130>)
 801136c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801136e:	4b31      	ldr	r3, [pc, #196]	; (8011434 <xPortStartScheduler+0x134>)
 8011370:	2207      	movs	r2, #7
 8011372:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011374:	e009      	b.n	801138a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8011376:	4b2f      	ldr	r3, [pc, #188]	; (8011434 <xPortStartScheduler+0x134>)
 8011378:	681b      	ldr	r3, [r3, #0]
 801137a:	3b01      	subs	r3, #1
 801137c:	4a2d      	ldr	r2, [pc, #180]	; (8011434 <xPortStartScheduler+0x134>)
 801137e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011380:	78fb      	ldrb	r3, [r7, #3]
 8011382:	b2db      	uxtb	r3, r3
 8011384:	005b      	lsls	r3, r3, #1
 8011386:	b2db      	uxtb	r3, r3
 8011388:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801138a:	78fb      	ldrb	r3, [r7, #3]
 801138c:	b2db      	uxtb	r3, r3
 801138e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011392:	2b80      	cmp	r3, #128	; 0x80
 8011394:	d0ef      	beq.n	8011376 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011396:	4b27      	ldr	r3, [pc, #156]	; (8011434 <xPortStartScheduler+0x134>)
 8011398:	681b      	ldr	r3, [r3, #0]
 801139a:	f1c3 0307 	rsb	r3, r3, #7
 801139e:	2b04      	cmp	r3, #4
 80113a0:	d00a      	beq.n	80113b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80113a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113a6:	f383 8811 	msr	BASEPRI, r3
 80113aa:	f3bf 8f6f 	isb	sy
 80113ae:	f3bf 8f4f 	dsb	sy
 80113b2:	60bb      	str	r3, [r7, #8]
}
 80113b4:	bf00      	nop
 80113b6:	e7fe      	b.n	80113b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80113b8:	4b1e      	ldr	r3, [pc, #120]	; (8011434 <xPortStartScheduler+0x134>)
 80113ba:	681b      	ldr	r3, [r3, #0]
 80113bc:	021b      	lsls	r3, r3, #8
 80113be:	4a1d      	ldr	r2, [pc, #116]	; (8011434 <xPortStartScheduler+0x134>)
 80113c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80113c2:	4b1c      	ldr	r3, [pc, #112]	; (8011434 <xPortStartScheduler+0x134>)
 80113c4:	681b      	ldr	r3, [r3, #0]
 80113c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80113ca:	4a1a      	ldr	r2, [pc, #104]	; (8011434 <xPortStartScheduler+0x134>)
 80113cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	b2da      	uxtb	r2, r3
 80113d2:	697b      	ldr	r3, [r7, #20]
 80113d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80113d6:	4b18      	ldr	r3, [pc, #96]	; (8011438 <xPortStartScheduler+0x138>)
 80113d8:	681b      	ldr	r3, [r3, #0]
 80113da:	4a17      	ldr	r2, [pc, #92]	; (8011438 <xPortStartScheduler+0x138>)
 80113dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80113e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80113e2:	4b15      	ldr	r3, [pc, #84]	; (8011438 <xPortStartScheduler+0x138>)
 80113e4:	681b      	ldr	r3, [r3, #0]
 80113e6:	4a14      	ldr	r2, [pc, #80]	; (8011438 <xPortStartScheduler+0x138>)
 80113e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80113ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80113ee:	f000 f8dd 	bl	80115ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80113f2:	4b12      	ldr	r3, [pc, #72]	; (801143c <xPortStartScheduler+0x13c>)
 80113f4:	2200      	movs	r2, #0
 80113f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80113f8:	f000 f8fc 	bl	80115f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80113fc:	4b10      	ldr	r3, [pc, #64]	; (8011440 <xPortStartScheduler+0x140>)
 80113fe:	681b      	ldr	r3, [r3, #0]
 8011400:	4a0f      	ldr	r2, [pc, #60]	; (8011440 <xPortStartScheduler+0x140>)
 8011402:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8011406:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8011408:	f7ff ff66 	bl	80112d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801140c:	f7ff f856 	bl	80104bc <vTaskSwitchContext>
	prvTaskExitError();
 8011410:	f7ff ff22 	bl	8011258 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8011414:	2300      	movs	r3, #0
}
 8011416:	4618      	mov	r0, r3
 8011418:	3718      	adds	r7, #24
 801141a:	46bd      	mov	sp, r7
 801141c:	bd80      	pop	{r7, pc}
 801141e:	bf00      	nop
 8011420:	e000ed00 	.word	0xe000ed00
 8011424:	410fc271 	.word	0x410fc271
 8011428:	410fc270 	.word	0x410fc270
 801142c:	e000e400 	.word	0xe000e400
 8011430:	200013c4 	.word	0x200013c4
 8011434:	200013c8 	.word	0x200013c8
 8011438:	e000ed20 	.word	0xe000ed20
 801143c:	20000424 	.word	0x20000424
 8011440:	e000ef34 	.word	0xe000ef34

08011444 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011444:	b480      	push	{r7}
 8011446:	b083      	sub	sp, #12
 8011448:	af00      	add	r7, sp, #0
	__asm volatile
 801144a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801144e:	f383 8811 	msr	BASEPRI, r3
 8011452:	f3bf 8f6f 	isb	sy
 8011456:	f3bf 8f4f 	dsb	sy
 801145a:	607b      	str	r3, [r7, #4]
}
 801145c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801145e:	4b0f      	ldr	r3, [pc, #60]	; (801149c <vPortEnterCritical+0x58>)
 8011460:	681b      	ldr	r3, [r3, #0]
 8011462:	3301      	adds	r3, #1
 8011464:	4a0d      	ldr	r2, [pc, #52]	; (801149c <vPortEnterCritical+0x58>)
 8011466:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011468:	4b0c      	ldr	r3, [pc, #48]	; (801149c <vPortEnterCritical+0x58>)
 801146a:	681b      	ldr	r3, [r3, #0]
 801146c:	2b01      	cmp	r3, #1
 801146e:	d10f      	bne.n	8011490 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011470:	4b0b      	ldr	r3, [pc, #44]	; (80114a0 <vPortEnterCritical+0x5c>)
 8011472:	681b      	ldr	r3, [r3, #0]
 8011474:	b2db      	uxtb	r3, r3
 8011476:	2b00      	cmp	r3, #0
 8011478:	d00a      	beq.n	8011490 <vPortEnterCritical+0x4c>
	__asm volatile
 801147a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801147e:	f383 8811 	msr	BASEPRI, r3
 8011482:	f3bf 8f6f 	isb	sy
 8011486:	f3bf 8f4f 	dsb	sy
 801148a:	603b      	str	r3, [r7, #0]
}
 801148c:	bf00      	nop
 801148e:	e7fe      	b.n	801148e <vPortEnterCritical+0x4a>
	}
}
 8011490:	bf00      	nop
 8011492:	370c      	adds	r7, #12
 8011494:	46bd      	mov	sp, r7
 8011496:	f85d 7b04 	ldr.w	r7, [sp], #4
 801149a:	4770      	bx	lr
 801149c:	20000424 	.word	0x20000424
 80114a0:	e000ed04 	.word	0xe000ed04

080114a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80114a4:	b480      	push	{r7}
 80114a6:	b083      	sub	sp, #12
 80114a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80114aa:	4b12      	ldr	r3, [pc, #72]	; (80114f4 <vPortExitCritical+0x50>)
 80114ac:	681b      	ldr	r3, [r3, #0]
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d10a      	bne.n	80114c8 <vPortExitCritical+0x24>
	__asm volatile
 80114b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80114b6:	f383 8811 	msr	BASEPRI, r3
 80114ba:	f3bf 8f6f 	isb	sy
 80114be:	f3bf 8f4f 	dsb	sy
 80114c2:	607b      	str	r3, [r7, #4]
}
 80114c4:	bf00      	nop
 80114c6:	e7fe      	b.n	80114c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80114c8:	4b0a      	ldr	r3, [pc, #40]	; (80114f4 <vPortExitCritical+0x50>)
 80114ca:	681b      	ldr	r3, [r3, #0]
 80114cc:	3b01      	subs	r3, #1
 80114ce:	4a09      	ldr	r2, [pc, #36]	; (80114f4 <vPortExitCritical+0x50>)
 80114d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80114d2:	4b08      	ldr	r3, [pc, #32]	; (80114f4 <vPortExitCritical+0x50>)
 80114d4:	681b      	ldr	r3, [r3, #0]
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d105      	bne.n	80114e6 <vPortExitCritical+0x42>
 80114da:	2300      	movs	r3, #0
 80114dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80114de:	683b      	ldr	r3, [r7, #0]
 80114e0:	f383 8811 	msr	BASEPRI, r3
}
 80114e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80114e6:	bf00      	nop
 80114e8:	370c      	adds	r7, #12
 80114ea:	46bd      	mov	sp, r7
 80114ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114f0:	4770      	bx	lr
 80114f2:	bf00      	nop
 80114f4:	20000424 	.word	0x20000424
	...

08011500 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011500:	f3ef 8009 	mrs	r0, PSP
 8011504:	f3bf 8f6f 	isb	sy
 8011508:	4b15      	ldr	r3, [pc, #84]	; (8011560 <pxCurrentTCBConst>)
 801150a:	681a      	ldr	r2, [r3, #0]
 801150c:	f01e 0f10 	tst.w	lr, #16
 8011510:	bf08      	it	eq
 8011512:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011516:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801151a:	6010      	str	r0, [r2, #0]
 801151c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011520:	f04f 0050 	mov.w	r0, #80	; 0x50
 8011524:	f380 8811 	msr	BASEPRI, r0
 8011528:	f3bf 8f4f 	dsb	sy
 801152c:	f3bf 8f6f 	isb	sy
 8011530:	f7fe ffc4 	bl	80104bc <vTaskSwitchContext>
 8011534:	f04f 0000 	mov.w	r0, #0
 8011538:	f380 8811 	msr	BASEPRI, r0
 801153c:	bc09      	pop	{r0, r3}
 801153e:	6819      	ldr	r1, [r3, #0]
 8011540:	6808      	ldr	r0, [r1, #0]
 8011542:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011546:	f01e 0f10 	tst.w	lr, #16
 801154a:	bf08      	it	eq
 801154c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011550:	f380 8809 	msr	PSP, r0
 8011554:	f3bf 8f6f 	isb	sy
 8011558:	4770      	bx	lr
 801155a:	bf00      	nop
 801155c:	f3af 8000 	nop.w

08011560 <pxCurrentTCBConst>:
 8011560:	20000d98 	.word	0x20000d98
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011564:	bf00      	nop
 8011566:	bf00      	nop

08011568 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011568:	b580      	push	{r7, lr}
 801156a:	b082      	sub	sp, #8
 801156c:	af00      	add	r7, sp, #0
	__asm volatile
 801156e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011572:	f383 8811 	msr	BASEPRI, r3
 8011576:	f3bf 8f6f 	isb	sy
 801157a:	f3bf 8f4f 	dsb	sy
 801157e:	607b      	str	r3, [r7, #4]
}
 8011580:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011582:	f7fe fee1 	bl	8010348 <xTaskIncrementTick>
 8011586:	4603      	mov	r3, r0
 8011588:	2b00      	cmp	r3, #0
 801158a:	d003      	beq.n	8011594 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801158c:	4b06      	ldr	r3, [pc, #24]	; (80115a8 <xPortSysTickHandler+0x40>)
 801158e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011592:	601a      	str	r2, [r3, #0]
 8011594:	2300      	movs	r3, #0
 8011596:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011598:	683b      	ldr	r3, [r7, #0]
 801159a:	f383 8811 	msr	BASEPRI, r3
}
 801159e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80115a0:	bf00      	nop
 80115a2:	3708      	adds	r7, #8
 80115a4:	46bd      	mov	sp, r7
 80115a6:	bd80      	pop	{r7, pc}
 80115a8:	e000ed04 	.word	0xe000ed04

080115ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80115ac:	b480      	push	{r7}
 80115ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80115b0:	4b0b      	ldr	r3, [pc, #44]	; (80115e0 <vPortSetupTimerInterrupt+0x34>)
 80115b2:	2200      	movs	r2, #0
 80115b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80115b6:	4b0b      	ldr	r3, [pc, #44]	; (80115e4 <vPortSetupTimerInterrupt+0x38>)
 80115b8:	2200      	movs	r2, #0
 80115ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80115bc:	4b0a      	ldr	r3, [pc, #40]	; (80115e8 <vPortSetupTimerInterrupt+0x3c>)
 80115be:	681b      	ldr	r3, [r3, #0]
 80115c0:	4a0a      	ldr	r2, [pc, #40]	; (80115ec <vPortSetupTimerInterrupt+0x40>)
 80115c2:	fba2 2303 	umull	r2, r3, r2, r3
 80115c6:	099b      	lsrs	r3, r3, #6
 80115c8:	4a09      	ldr	r2, [pc, #36]	; (80115f0 <vPortSetupTimerInterrupt+0x44>)
 80115ca:	3b01      	subs	r3, #1
 80115cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80115ce:	4b04      	ldr	r3, [pc, #16]	; (80115e0 <vPortSetupTimerInterrupt+0x34>)
 80115d0:	2207      	movs	r2, #7
 80115d2:	601a      	str	r2, [r3, #0]
}
 80115d4:	bf00      	nop
 80115d6:	46bd      	mov	sp, r7
 80115d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115dc:	4770      	bx	lr
 80115de:	bf00      	nop
 80115e0:	e000e010 	.word	0xe000e010
 80115e4:	e000e018 	.word	0xe000e018
 80115e8:	20000418 	.word	0x20000418
 80115ec:	10624dd3 	.word	0x10624dd3
 80115f0:	e000e014 	.word	0xe000e014

080115f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80115f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8011604 <vPortEnableVFP+0x10>
 80115f8:	6801      	ldr	r1, [r0, #0]
 80115fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80115fe:	6001      	str	r1, [r0, #0]
 8011600:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011602:	bf00      	nop
 8011604:	e000ed88 	.word	0xe000ed88

08011608 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011608:	b480      	push	{r7}
 801160a:	b085      	sub	sp, #20
 801160c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801160e:	f3ef 8305 	mrs	r3, IPSR
 8011612:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011614:	68fb      	ldr	r3, [r7, #12]
 8011616:	2b0f      	cmp	r3, #15
 8011618:	d914      	bls.n	8011644 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801161a:	4a17      	ldr	r2, [pc, #92]	; (8011678 <vPortValidateInterruptPriority+0x70>)
 801161c:	68fb      	ldr	r3, [r7, #12]
 801161e:	4413      	add	r3, r2
 8011620:	781b      	ldrb	r3, [r3, #0]
 8011622:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011624:	4b15      	ldr	r3, [pc, #84]	; (801167c <vPortValidateInterruptPriority+0x74>)
 8011626:	781b      	ldrb	r3, [r3, #0]
 8011628:	7afa      	ldrb	r2, [r7, #11]
 801162a:	429a      	cmp	r2, r3
 801162c:	d20a      	bcs.n	8011644 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801162e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011632:	f383 8811 	msr	BASEPRI, r3
 8011636:	f3bf 8f6f 	isb	sy
 801163a:	f3bf 8f4f 	dsb	sy
 801163e:	607b      	str	r3, [r7, #4]
}
 8011640:	bf00      	nop
 8011642:	e7fe      	b.n	8011642 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011644:	4b0e      	ldr	r3, [pc, #56]	; (8011680 <vPortValidateInterruptPriority+0x78>)
 8011646:	681b      	ldr	r3, [r3, #0]
 8011648:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801164c:	4b0d      	ldr	r3, [pc, #52]	; (8011684 <vPortValidateInterruptPriority+0x7c>)
 801164e:	681b      	ldr	r3, [r3, #0]
 8011650:	429a      	cmp	r2, r3
 8011652:	d90a      	bls.n	801166a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8011654:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011658:	f383 8811 	msr	BASEPRI, r3
 801165c:	f3bf 8f6f 	isb	sy
 8011660:	f3bf 8f4f 	dsb	sy
 8011664:	603b      	str	r3, [r7, #0]
}
 8011666:	bf00      	nop
 8011668:	e7fe      	b.n	8011668 <vPortValidateInterruptPriority+0x60>
	}
 801166a:	bf00      	nop
 801166c:	3714      	adds	r7, #20
 801166e:	46bd      	mov	sp, r7
 8011670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011674:	4770      	bx	lr
 8011676:	bf00      	nop
 8011678:	e000e3f0 	.word	0xe000e3f0
 801167c:	200013c4 	.word	0x200013c4
 8011680:	e000ed0c 	.word	0xe000ed0c
 8011684:	200013c8 	.word	0x200013c8

08011688 <pvPortMalloc>:
	pxIterator->pxNextFreeBlock = pxBlockToInsert;									\
}
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011688:	b580      	push	{r7, lr}
 801168a:	b088      	sub	sp, #32
 801168c:	af00      	add	r7, sp, #0
 801168e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
 8011690:	2300      	movs	r3, #0
 8011692:	617b      	str	r3, [r7, #20]

	vTaskSuspendAll();
 8011694:	f7fe fd9c 	bl	80101d0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
 8011698:	4b3e      	ldr	r3, [pc, #248]	; (8011794 <pvPortMalloc+0x10c>)
 801169a:	681b      	ldr	r3, [r3, #0]
 801169c:	2b00      	cmp	r3, #0
 801169e:	d104      	bne.n	80116aa <pvPortMalloc+0x22>
		{
			prvHeapInit();
 80116a0:	f000 f8ba 	bl	8011818 <prvHeapInit>
			xHeapHasBeenInitialised = pdTRUE;
 80116a4:	4b3b      	ldr	r3, [pc, #236]	; (8011794 <pvPortMalloc+0x10c>)
 80116a6:	2201      	movs	r2, #1
 80116a8:	601a      	str	r2, [r3, #0]
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	d00e      	beq.n	80116ce <pvPortMalloc+0x46>
		{
			xWantedSize += heapSTRUCT_SIZE;
 80116b0:	2308      	movs	r3, #8
 80116b2:	461a      	mov	r2, r3
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	4413      	add	r3, r2
 80116b8:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	f003 0307 	and.w	r3, r3, #7
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	d004      	beq.n	80116ce <pvPortMalloc+0x46>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	f023 0307 	bic.w	r3, r3, #7
 80116ca:	3308      	adds	r3, #8
 80116cc:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	2b00      	cmp	r3, #0
 80116d2:	d057      	beq.n	8011784 <pvPortMalloc+0xfc>
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	f247 5227 	movw	r2, #29991	; 0x7527
 80116da:	4293      	cmp	r3, r2
 80116dc:	d852      	bhi.n	8011784 <pvPortMalloc+0xfc>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
 80116de:	4b2e      	ldr	r3, [pc, #184]	; (8011798 <pvPortMalloc+0x110>)
 80116e0:	61bb      	str	r3, [r7, #24]
			pxBlock = xStart.pxNextFreeBlock;
 80116e2:	4b2d      	ldr	r3, [pc, #180]	; (8011798 <pvPortMalloc+0x110>)
 80116e4:	681b      	ldr	r3, [r3, #0]
 80116e6:	61fb      	str	r3, [r7, #28]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80116e8:	e004      	b.n	80116f4 <pvPortMalloc+0x6c>
			{
				pxPreviousBlock = pxBlock;
 80116ea:	69fb      	ldr	r3, [r7, #28]
 80116ec:	61bb      	str	r3, [r7, #24]
				pxBlock = pxBlock->pxNextFreeBlock;
 80116ee:	69fb      	ldr	r3, [r7, #28]
 80116f0:	681b      	ldr	r3, [r3, #0]
 80116f2:	61fb      	str	r3, [r7, #28]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80116f4:	69fb      	ldr	r3, [r7, #28]
 80116f6:	685b      	ldr	r3, [r3, #4]
 80116f8:	687a      	ldr	r2, [r7, #4]
 80116fa:	429a      	cmp	r2, r3
 80116fc:	d903      	bls.n	8011706 <pvPortMalloc+0x7e>
 80116fe:	69fb      	ldr	r3, [r7, #28]
 8011700:	681b      	ldr	r3, [r3, #0]
 8011702:	2b00      	cmp	r3, #0
 8011704:	d1f1      	bne.n	80116ea <pvPortMalloc+0x62>
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
 8011706:	69fb      	ldr	r3, [r7, #28]
 8011708:	4a24      	ldr	r2, [pc, #144]	; (801179c <pvPortMalloc+0x114>)
 801170a:	4293      	cmp	r3, r2
 801170c:	d03a      	beq.n	8011784 <pvPortMalloc+0xfc>
			{
				/* Return the memory space - jumping over the BlockLink_t structure
				at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
 801170e:	69bb      	ldr	r3, [r7, #24]
 8011710:	681b      	ldr	r3, [r3, #0]
 8011712:	2208      	movs	r2, #8
 8011714:	4413      	add	r3, r2
 8011716:	617b      	str	r3, [r7, #20]

				/* This block is being returned for use so must be taken out of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011718:	69fb      	ldr	r3, [r7, #28]
 801171a:	681a      	ldr	r2, [r3, #0]
 801171c:	69bb      	ldr	r3, [r7, #24]
 801171e:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8011720:	69fb      	ldr	r3, [r7, #28]
 8011722:	685a      	ldr	r2, [r3, #4]
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	1ad3      	subs	r3, r2, r3
 8011728:	2208      	movs	r2, #8
 801172a:	0052      	lsls	r2, r2, #1
 801172c:	4293      	cmp	r3, r2
 801172e:	d922      	bls.n	8011776 <pvPortMalloc+0xee>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011730:	69fa      	ldr	r2, [r7, #28]
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	4413      	add	r3, r2
 8011736:	60fb      	str	r3, [r7, #12]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011738:	69fb      	ldr	r3, [r7, #28]
 801173a:	685a      	ldr	r2, [r3, #4]
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	1ad2      	subs	r2, r2, r3
 8011740:	68fb      	ldr	r3, [r7, #12]
 8011742:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
 8011744:	69fb      	ldr	r3, [r7, #28]
 8011746:	687a      	ldr	r2, [r7, #4]
 8011748:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 801174a:	68fb      	ldr	r3, [r7, #12]
 801174c:	685b      	ldr	r3, [r3, #4]
 801174e:	60bb      	str	r3, [r7, #8]
 8011750:	4b11      	ldr	r3, [pc, #68]	; (8011798 <pvPortMalloc+0x110>)
 8011752:	613b      	str	r3, [r7, #16]
 8011754:	e002      	b.n	801175c <pvPortMalloc+0xd4>
 8011756:	693b      	ldr	r3, [r7, #16]
 8011758:	681b      	ldr	r3, [r3, #0]
 801175a:	613b      	str	r3, [r7, #16]
 801175c:	693b      	ldr	r3, [r7, #16]
 801175e:	681b      	ldr	r3, [r3, #0]
 8011760:	685b      	ldr	r3, [r3, #4]
 8011762:	68ba      	ldr	r2, [r7, #8]
 8011764:	429a      	cmp	r2, r3
 8011766:	d8f6      	bhi.n	8011756 <pvPortMalloc+0xce>
 8011768:	693b      	ldr	r3, [r7, #16]
 801176a:	681a      	ldr	r2, [r3, #0]
 801176c:	68fb      	ldr	r3, [r7, #12]
 801176e:	601a      	str	r2, [r3, #0]
 8011770:	693b      	ldr	r3, [r7, #16]
 8011772:	68fa      	ldr	r2, [r7, #12]
 8011774:	601a      	str	r2, [r3, #0]
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011776:	4b0a      	ldr	r3, [pc, #40]	; (80117a0 <pvPortMalloc+0x118>)
 8011778:	681a      	ldr	r2, [r3, #0]
 801177a:	69fb      	ldr	r3, [r7, #28]
 801177c:	685b      	ldr	r3, [r3, #4]
 801177e:	1ad3      	subs	r3, r2, r3
 8011780:	4a07      	ldr	r2, [pc, #28]	; (80117a0 <pvPortMalloc+0x118>)
 8011782:	6013      	str	r3, [r2, #0]
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011784:	f7fe fd32 	bl	80101ec <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
 8011788:	697b      	ldr	r3, [r7, #20]
}
 801178a:	4618      	mov	r0, r3
 801178c:	3720      	adds	r7, #32
 801178e:	46bd      	mov	sp, r7
 8011790:	bd80      	pop	{r7, pc}
 8011792:	bf00      	nop
 8011794:	2000890c 	.word	0x2000890c
 8011798:	200088fc 	.word	0x200088fc
 801179c:	20008904 	.word	0x20008904
 80117a0:	20000428 	.word	0x20000428

080117a4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80117a4:	b580      	push	{r7, lr}
 80117a6:	b086      	sub	sp, #24
 80117a8:	af00      	add	r7, sp, #0
 80117aa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	613b      	str	r3, [r7, #16]
BlockLink_t *pxLink;

	if( pv != NULL )
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d027      	beq.n	8011806 <vPortFree+0x62>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
 80117b6:	2308      	movs	r3, #8
 80117b8:	425b      	negs	r3, r3
 80117ba:	693a      	ldr	r2, [r7, #16]
 80117bc:	4413      	add	r3, r2
 80117be:	613b      	str	r3, [r7, #16]

		/* This unexpected casting is to keep some compilers from issuing
		byte alignment warnings. */
		pxLink = ( void * ) puc;
 80117c0:	693b      	ldr	r3, [r7, #16]
 80117c2:	60fb      	str	r3, [r7, #12]

		vTaskSuspendAll();
 80117c4:	f7fe fd04 	bl	80101d0 <vTaskSuspendAll>
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80117c8:	68fb      	ldr	r3, [r7, #12]
 80117ca:	685b      	ldr	r3, [r3, #4]
 80117cc:	60bb      	str	r3, [r7, #8]
 80117ce:	4b10      	ldr	r3, [pc, #64]	; (8011810 <vPortFree+0x6c>)
 80117d0:	617b      	str	r3, [r7, #20]
 80117d2:	e002      	b.n	80117da <vPortFree+0x36>
 80117d4:	697b      	ldr	r3, [r7, #20]
 80117d6:	681b      	ldr	r3, [r3, #0]
 80117d8:	617b      	str	r3, [r7, #20]
 80117da:	697b      	ldr	r3, [r7, #20]
 80117dc:	681b      	ldr	r3, [r3, #0]
 80117de:	685b      	ldr	r3, [r3, #4]
 80117e0:	68ba      	ldr	r2, [r7, #8]
 80117e2:	429a      	cmp	r2, r3
 80117e4:	d8f6      	bhi.n	80117d4 <vPortFree+0x30>
 80117e6:	697b      	ldr	r3, [r7, #20]
 80117e8:	681a      	ldr	r2, [r3, #0]
 80117ea:	68fb      	ldr	r3, [r7, #12]
 80117ec:	601a      	str	r2, [r3, #0]
 80117ee:	697b      	ldr	r3, [r7, #20]
 80117f0:	68fa      	ldr	r2, [r7, #12]
 80117f2:	601a      	str	r2, [r3, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
 80117f4:	68fb      	ldr	r3, [r7, #12]
 80117f6:	685a      	ldr	r2, [r3, #4]
 80117f8:	4b06      	ldr	r3, [pc, #24]	; (8011814 <vPortFree+0x70>)
 80117fa:	681b      	ldr	r3, [r3, #0]
 80117fc:	4413      	add	r3, r2
 80117fe:	4a05      	ldr	r2, [pc, #20]	; (8011814 <vPortFree+0x70>)
 8011800:	6013      	str	r3, [r2, #0]
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
 8011802:	f7fe fcf3 	bl	80101ec <xTaskResumeAll>
	}
}
 8011806:	bf00      	nop
 8011808:	3718      	adds	r7, #24
 801180a:	46bd      	mov	sp, r7
 801180c:	bd80      	pop	{r7, pc}
 801180e:	bf00      	nop
 8011810:	200088fc 	.word	0x200088fc
 8011814:	20000428 	.word	0x20000428

08011818 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011818:	b480      	push	{r7}
 801181a:	b083      	sub	sp, #12
 801181c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 801181e:	4b10      	ldr	r3, [pc, #64]	; (8011860 <prvHeapInit+0x48>)
 8011820:	f023 0307 	bic.w	r3, r3, #7
 8011824:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011826:	4a0f      	ldr	r2, [pc, #60]	; (8011864 <prvHeapInit+0x4c>)
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801182c:	4b0d      	ldr	r3, [pc, #52]	; (8011864 <prvHeapInit+0x4c>)
 801182e:	2200      	movs	r2, #0
 8011830:	605a      	str	r2, [r3, #4]

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
 8011832:	4b0d      	ldr	r3, [pc, #52]	; (8011868 <prvHeapInit+0x50>)
 8011834:	f247 5228 	movw	r2, #29992	; 0x7528
 8011838:	605a      	str	r2, [r3, #4]
	xEnd.pxNextFreeBlock = NULL;
 801183a:	4b0b      	ldr	r3, [pc, #44]	; (8011868 <prvHeapInit+0x50>)
 801183c:	2200      	movs	r2, #0
 801183e:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011840:	687b      	ldr	r3, [r7, #4]
 8011842:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
 8011844:	683b      	ldr	r3, [r7, #0]
 8011846:	f247 5228 	movw	r2, #29992	; 0x7528
 801184a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
 801184c:	683b      	ldr	r3, [r7, #0]
 801184e:	4a06      	ldr	r2, [pc, #24]	; (8011868 <prvHeapInit+0x50>)
 8011850:	601a      	str	r2, [r3, #0]
}
 8011852:	bf00      	nop
 8011854:	370c      	adds	r7, #12
 8011856:	46bd      	mov	sp, r7
 8011858:	f85d 7b04 	ldr.w	r7, [sp], #4
 801185c:	4770      	bx	lr
 801185e:	bf00      	nop
 8011860:	200013d4 	.word	0x200013d4
 8011864:	200088fc 	.word	0x200088fc
 8011868:	20008904 	.word	0x20008904

0801186c <calloc>:
 801186c:	4b02      	ldr	r3, [pc, #8]	; (8011878 <calloc+0xc>)
 801186e:	460a      	mov	r2, r1
 8011870:	4601      	mov	r1, r0
 8011872:	6818      	ldr	r0, [r3, #0]
 8011874:	f000 b852 	b.w	801191c <_calloc_r>
 8011878:	2000042c 	.word	0x2000042c

0801187c <__errno>:
 801187c:	4b01      	ldr	r3, [pc, #4]	; (8011884 <__errno+0x8>)
 801187e:	6818      	ldr	r0, [r3, #0]
 8011880:	4770      	bx	lr
 8011882:	bf00      	nop
 8011884:	2000042c 	.word	0x2000042c

08011888 <__libc_init_array>:
 8011888:	b570      	push	{r4, r5, r6, lr}
 801188a:	4d0d      	ldr	r5, [pc, #52]	; (80118c0 <__libc_init_array+0x38>)
 801188c:	4c0d      	ldr	r4, [pc, #52]	; (80118c4 <__libc_init_array+0x3c>)
 801188e:	1b64      	subs	r4, r4, r5
 8011890:	10a4      	asrs	r4, r4, #2
 8011892:	2600      	movs	r6, #0
 8011894:	42a6      	cmp	r6, r4
 8011896:	d109      	bne.n	80118ac <__libc_init_array+0x24>
 8011898:	4d0b      	ldr	r5, [pc, #44]	; (80118c8 <__libc_init_array+0x40>)
 801189a:	4c0c      	ldr	r4, [pc, #48]	; (80118cc <__libc_init_array+0x44>)
 801189c:	f002 fcfa 	bl	8014294 <_init>
 80118a0:	1b64      	subs	r4, r4, r5
 80118a2:	10a4      	asrs	r4, r4, #2
 80118a4:	2600      	movs	r6, #0
 80118a6:	42a6      	cmp	r6, r4
 80118a8:	d105      	bne.n	80118b6 <__libc_init_array+0x2e>
 80118aa:	bd70      	pop	{r4, r5, r6, pc}
 80118ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80118b0:	4798      	blx	r3
 80118b2:	3601      	adds	r6, #1
 80118b4:	e7ee      	b.n	8011894 <__libc_init_array+0xc>
 80118b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80118ba:	4798      	blx	r3
 80118bc:	3601      	adds	r6, #1
 80118be:	e7f2      	b.n	80118a6 <__libc_init_array+0x1e>
 80118c0:	08015074 	.word	0x08015074
 80118c4:	08015074 	.word	0x08015074
 80118c8:	08015074 	.word	0x08015074
 80118cc:	08015078 	.word	0x08015078

080118d0 <malloc>:
 80118d0:	4b02      	ldr	r3, [pc, #8]	; (80118dc <malloc+0xc>)
 80118d2:	4601      	mov	r1, r0
 80118d4:	6818      	ldr	r0, [r3, #0]
 80118d6:	f000 b881 	b.w	80119dc <_malloc_r>
 80118da:	bf00      	nop
 80118dc:	2000042c 	.word	0x2000042c

080118e0 <free>:
 80118e0:	4b02      	ldr	r3, [pc, #8]	; (80118ec <free+0xc>)
 80118e2:	4601      	mov	r1, r0
 80118e4:	6818      	ldr	r0, [r3, #0]
 80118e6:	f000 b829 	b.w	801193c <_free_r>
 80118ea:	bf00      	nop
 80118ec:	2000042c 	.word	0x2000042c

080118f0 <memcpy>:
 80118f0:	440a      	add	r2, r1
 80118f2:	4291      	cmp	r1, r2
 80118f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80118f8:	d100      	bne.n	80118fc <memcpy+0xc>
 80118fa:	4770      	bx	lr
 80118fc:	b510      	push	{r4, lr}
 80118fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011902:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011906:	4291      	cmp	r1, r2
 8011908:	d1f9      	bne.n	80118fe <memcpy+0xe>
 801190a:	bd10      	pop	{r4, pc}

0801190c <memset>:
 801190c:	4402      	add	r2, r0
 801190e:	4603      	mov	r3, r0
 8011910:	4293      	cmp	r3, r2
 8011912:	d100      	bne.n	8011916 <memset+0xa>
 8011914:	4770      	bx	lr
 8011916:	f803 1b01 	strb.w	r1, [r3], #1
 801191a:	e7f9      	b.n	8011910 <memset+0x4>

0801191c <_calloc_r>:
 801191c:	b513      	push	{r0, r1, r4, lr}
 801191e:	434a      	muls	r2, r1
 8011920:	4611      	mov	r1, r2
 8011922:	9201      	str	r2, [sp, #4]
 8011924:	f000 f85a 	bl	80119dc <_malloc_r>
 8011928:	4604      	mov	r4, r0
 801192a:	b118      	cbz	r0, 8011934 <_calloc_r+0x18>
 801192c:	9a01      	ldr	r2, [sp, #4]
 801192e:	2100      	movs	r1, #0
 8011930:	f7ff ffec 	bl	801190c <memset>
 8011934:	4620      	mov	r0, r4
 8011936:	b002      	add	sp, #8
 8011938:	bd10      	pop	{r4, pc}
	...

0801193c <_free_r>:
 801193c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801193e:	2900      	cmp	r1, #0
 8011940:	d048      	beq.n	80119d4 <_free_r+0x98>
 8011942:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011946:	9001      	str	r0, [sp, #4]
 8011948:	2b00      	cmp	r3, #0
 801194a:	f1a1 0404 	sub.w	r4, r1, #4
 801194e:	bfb8      	it	lt
 8011950:	18e4      	addlt	r4, r4, r3
 8011952:	f001 fb95 	bl	8013080 <__malloc_lock>
 8011956:	4a20      	ldr	r2, [pc, #128]	; (80119d8 <_free_r+0x9c>)
 8011958:	9801      	ldr	r0, [sp, #4]
 801195a:	6813      	ldr	r3, [r2, #0]
 801195c:	4615      	mov	r5, r2
 801195e:	b933      	cbnz	r3, 801196e <_free_r+0x32>
 8011960:	6063      	str	r3, [r4, #4]
 8011962:	6014      	str	r4, [r2, #0]
 8011964:	b003      	add	sp, #12
 8011966:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801196a:	f001 bb8f 	b.w	801308c <__malloc_unlock>
 801196e:	42a3      	cmp	r3, r4
 8011970:	d90b      	bls.n	801198a <_free_r+0x4e>
 8011972:	6821      	ldr	r1, [r4, #0]
 8011974:	1862      	adds	r2, r4, r1
 8011976:	4293      	cmp	r3, r2
 8011978:	bf04      	itt	eq
 801197a:	681a      	ldreq	r2, [r3, #0]
 801197c:	685b      	ldreq	r3, [r3, #4]
 801197e:	6063      	str	r3, [r4, #4]
 8011980:	bf04      	itt	eq
 8011982:	1852      	addeq	r2, r2, r1
 8011984:	6022      	streq	r2, [r4, #0]
 8011986:	602c      	str	r4, [r5, #0]
 8011988:	e7ec      	b.n	8011964 <_free_r+0x28>
 801198a:	461a      	mov	r2, r3
 801198c:	685b      	ldr	r3, [r3, #4]
 801198e:	b10b      	cbz	r3, 8011994 <_free_r+0x58>
 8011990:	42a3      	cmp	r3, r4
 8011992:	d9fa      	bls.n	801198a <_free_r+0x4e>
 8011994:	6811      	ldr	r1, [r2, #0]
 8011996:	1855      	adds	r5, r2, r1
 8011998:	42a5      	cmp	r5, r4
 801199a:	d10b      	bne.n	80119b4 <_free_r+0x78>
 801199c:	6824      	ldr	r4, [r4, #0]
 801199e:	4421      	add	r1, r4
 80119a0:	1854      	adds	r4, r2, r1
 80119a2:	42a3      	cmp	r3, r4
 80119a4:	6011      	str	r1, [r2, #0]
 80119a6:	d1dd      	bne.n	8011964 <_free_r+0x28>
 80119a8:	681c      	ldr	r4, [r3, #0]
 80119aa:	685b      	ldr	r3, [r3, #4]
 80119ac:	6053      	str	r3, [r2, #4]
 80119ae:	4421      	add	r1, r4
 80119b0:	6011      	str	r1, [r2, #0]
 80119b2:	e7d7      	b.n	8011964 <_free_r+0x28>
 80119b4:	d902      	bls.n	80119bc <_free_r+0x80>
 80119b6:	230c      	movs	r3, #12
 80119b8:	6003      	str	r3, [r0, #0]
 80119ba:	e7d3      	b.n	8011964 <_free_r+0x28>
 80119bc:	6825      	ldr	r5, [r4, #0]
 80119be:	1961      	adds	r1, r4, r5
 80119c0:	428b      	cmp	r3, r1
 80119c2:	bf04      	itt	eq
 80119c4:	6819      	ldreq	r1, [r3, #0]
 80119c6:	685b      	ldreq	r3, [r3, #4]
 80119c8:	6063      	str	r3, [r4, #4]
 80119ca:	bf04      	itt	eq
 80119cc:	1949      	addeq	r1, r1, r5
 80119ce:	6021      	streq	r1, [r4, #0]
 80119d0:	6054      	str	r4, [r2, #4]
 80119d2:	e7c7      	b.n	8011964 <_free_r+0x28>
 80119d4:	b003      	add	sp, #12
 80119d6:	bd30      	pop	{r4, r5, pc}
 80119d8:	20008910 	.word	0x20008910

080119dc <_malloc_r>:
 80119dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80119de:	1ccd      	adds	r5, r1, #3
 80119e0:	f025 0503 	bic.w	r5, r5, #3
 80119e4:	3508      	adds	r5, #8
 80119e6:	2d0c      	cmp	r5, #12
 80119e8:	bf38      	it	cc
 80119ea:	250c      	movcc	r5, #12
 80119ec:	2d00      	cmp	r5, #0
 80119ee:	4606      	mov	r6, r0
 80119f0:	db01      	blt.n	80119f6 <_malloc_r+0x1a>
 80119f2:	42a9      	cmp	r1, r5
 80119f4:	d903      	bls.n	80119fe <_malloc_r+0x22>
 80119f6:	230c      	movs	r3, #12
 80119f8:	6033      	str	r3, [r6, #0]
 80119fa:	2000      	movs	r0, #0
 80119fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80119fe:	f001 fb3f 	bl	8013080 <__malloc_lock>
 8011a02:	4921      	ldr	r1, [pc, #132]	; (8011a88 <_malloc_r+0xac>)
 8011a04:	680a      	ldr	r2, [r1, #0]
 8011a06:	4614      	mov	r4, r2
 8011a08:	b99c      	cbnz	r4, 8011a32 <_malloc_r+0x56>
 8011a0a:	4f20      	ldr	r7, [pc, #128]	; (8011a8c <_malloc_r+0xb0>)
 8011a0c:	683b      	ldr	r3, [r7, #0]
 8011a0e:	b923      	cbnz	r3, 8011a1a <_malloc_r+0x3e>
 8011a10:	4621      	mov	r1, r4
 8011a12:	4630      	mov	r0, r6
 8011a14:	f000 fca6 	bl	8012364 <_sbrk_r>
 8011a18:	6038      	str	r0, [r7, #0]
 8011a1a:	4629      	mov	r1, r5
 8011a1c:	4630      	mov	r0, r6
 8011a1e:	f000 fca1 	bl	8012364 <_sbrk_r>
 8011a22:	1c43      	adds	r3, r0, #1
 8011a24:	d123      	bne.n	8011a6e <_malloc_r+0x92>
 8011a26:	230c      	movs	r3, #12
 8011a28:	6033      	str	r3, [r6, #0]
 8011a2a:	4630      	mov	r0, r6
 8011a2c:	f001 fb2e 	bl	801308c <__malloc_unlock>
 8011a30:	e7e3      	b.n	80119fa <_malloc_r+0x1e>
 8011a32:	6823      	ldr	r3, [r4, #0]
 8011a34:	1b5b      	subs	r3, r3, r5
 8011a36:	d417      	bmi.n	8011a68 <_malloc_r+0x8c>
 8011a38:	2b0b      	cmp	r3, #11
 8011a3a:	d903      	bls.n	8011a44 <_malloc_r+0x68>
 8011a3c:	6023      	str	r3, [r4, #0]
 8011a3e:	441c      	add	r4, r3
 8011a40:	6025      	str	r5, [r4, #0]
 8011a42:	e004      	b.n	8011a4e <_malloc_r+0x72>
 8011a44:	6863      	ldr	r3, [r4, #4]
 8011a46:	42a2      	cmp	r2, r4
 8011a48:	bf0c      	ite	eq
 8011a4a:	600b      	streq	r3, [r1, #0]
 8011a4c:	6053      	strne	r3, [r2, #4]
 8011a4e:	4630      	mov	r0, r6
 8011a50:	f001 fb1c 	bl	801308c <__malloc_unlock>
 8011a54:	f104 000b 	add.w	r0, r4, #11
 8011a58:	1d23      	adds	r3, r4, #4
 8011a5a:	f020 0007 	bic.w	r0, r0, #7
 8011a5e:	1ac2      	subs	r2, r0, r3
 8011a60:	d0cc      	beq.n	80119fc <_malloc_r+0x20>
 8011a62:	1a1b      	subs	r3, r3, r0
 8011a64:	50a3      	str	r3, [r4, r2]
 8011a66:	e7c9      	b.n	80119fc <_malloc_r+0x20>
 8011a68:	4622      	mov	r2, r4
 8011a6a:	6864      	ldr	r4, [r4, #4]
 8011a6c:	e7cc      	b.n	8011a08 <_malloc_r+0x2c>
 8011a6e:	1cc4      	adds	r4, r0, #3
 8011a70:	f024 0403 	bic.w	r4, r4, #3
 8011a74:	42a0      	cmp	r0, r4
 8011a76:	d0e3      	beq.n	8011a40 <_malloc_r+0x64>
 8011a78:	1a21      	subs	r1, r4, r0
 8011a7a:	4630      	mov	r0, r6
 8011a7c:	f000 fc72 	bl	8012364 <_sbrk_r>
 8011a80:	3001      	adds	r0, #1
 8011a82:	d1dd      	bne.n	8011a40 <_malloc_r+0x64>
 8011a84:	e7cf      	b.n	8011a26 <_malloc_r+0x4a>
 8011a86:	bf00      	nop
 8011a88:	20008910 	.word	0x20008910
 8011a8c:	20008914 	.word	0x20008914

08011a90 <__cvt>:
 8011a90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011a94:	ec55 4b10 	vmov	r4, r5, d0
 8011a98:	2d00      	cmp	r5, #0
 8011a9a:	460e      	mov	r6, r1
 8011a9c:	4619      	mov	r1, r3
 8011a9e:	462b      	mov	r3, r5
 8011aa0:	bfbb      	ittet	lt
 8011aa2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8011aa6:	461d      	movlt	r5, r3
 8011aa8:	2300      	movge	r3, #0
 8011aaa:	232d      	movlt	r3, #45	; 0x2d
 8011aac:	700b      	strb	r3, [r1, #0]
 8011aae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011ab0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8011ab4:	4691      	mov	r9, r2
 8011ab6:	f023 0820 	bic.w	r8, r3, #32
 8011aba:	bfbc      	itt	lt
 8011abc:	4622      	movlt	r2, r4
 8011abe:	4614      	movlt	r4, r2
 8011ac0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011ac4:	d005      	beq.n	8011ad2 <__cvt+0x42>
 8011ac6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8011aca:	d100      	bne.n	8011ace <__cvt+0x3e>
 8011acc:	3601      	adds	r6, #1
 8011ace:	2102      	movs	r1, #2
 8011ad0:	e000      	b.n	8011ad4 <__cvt+0x44>
 8011ad2:	2103      	movs	r1, #3
 8011ad4:	ab03      	add	r3, sp, #12
 8011ad6:	9301      	str	r3, [sp, #4]
 8011ad8:	ab02      	add	r3, sp, #8
 8011ada:	9300      	str	r3, [sp, #0]
 8011adc:	ec45 4b10 	vmov	d0, r4, r5
 8011ae0:	4653      	mov	r3, sl
 8011ae2:	4632      	mov	r2, r6
 8011ae4:	f000 fcdc 	bl	80124a0 <_dtoa_r>
 8011ae8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8011aec:	4607      	mov	r7, r0
 8011aee:	d102      	bne.n	8011af6 <__cvt+0x66>
 8011af0:	f019 0f01 	tst.w	r9, #1
 8011af4:	d022      	beq.n	8011b3c <__cvt+0xac>
 8011af6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011afa:	eb07 0906 	add.w	r9, r7, r6
 8011afe:	d110      	bne.n	8011b22 <__cvt+0x92>
 8011b00:	783b      	ldrb	r3, [r7, #0]
 8011b02:	2b30      	cmp	r3, #48	; 0x30
 8011b04:	d10a      	bne.n	8011b1c <__cvt+0x8c>
 8011b06:	2200      	movs	r2, #0
 8011b08:	2300      	movs	r3, #0
 8011b0a:	4620      	mov	r0, r4
 8011b0c:	4629      	mov	r1, r5
 8011b0e:	f7ee ffdb 	bl	8000ac8 <__aeabi_dcmpeq>
 8011b12:	b918      	cbnz	r0, 8011b1c <__cvt+0x8c>
 8011b14:	f1c6 0601 	rsb	r6, r6, #1
 8011b18:	f8ca 6000 	str.w	r6, [sl]
 8011b1c:	f8da 3000 	ldr.w	r3, [sl]
 8011b20:	4499      	add	r9, r3
 8011b22:	2200      	movs	r2, #0
 8011b24:	2300      	movs	r3, #0
 8011b26:	4620      	mov	r0, r4
 8011b28:	4629      	mov	r1, r5
 8011b2a:	f7ee ffcd 	bl	8000ac8 <__aeabi_dcmpeq>
 8011b2e:	b108      	cbz	r0, 8011b34 <__cvt+0xa4>
 8011b30:	f8cd 900c 	str.w	r9, [sp, #12]
 8011b34:	2230      	movs	r2, #48	; 0x30
 8011b36:	9b03      	ldr	r3, [sp, #12]
 8011b38:	454b      	cmp	r3, r9
 8011b3a:	d307      	bcc.n	8011b4c <__cvt+0xbc>
 8011b3c:	9b03      	ldr	r3, [sp, #12]
 8011b3e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011b40:	1bdb      	subs	r3, r3, r7
 8011b42:	4638      	mov	r0, r7
 8011b44:	6013      	str	r3, [r2, #0]
 8011b46:	b004      	add	sp, #16
 8011b48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b4c:	1c59      	adds	r1, r3, #1
 8011b4e:	9103      	str	r1, [sp, #12]
 8011b50:	701a      	strb	r2, [r3, #0]
 8011b52:	e7f0      	b.n	8011b36 <__cvt+0xa6>

08011b54 <__exponent>:
 8011b54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011b56:	4603      	mov	r3, r0
 8011b58:	2900      	cmp	r1, #0
 8011b5a:	bfb8      	it	lt
 8011b5c:	4249      	neglt	r1, r1
 8011b5e:	f803 2b02 	strb.w	r2, [r3], #2
 8011b62:	bfb4      	ite	lt
 8011b64:	222d      	movlt	r2, #45	; 0x2d
 8011b66:	222b      	movge	r2, #43	; 0x2b
 8011b68:	2909      	cmp	r1, #9
 8011b6a:	7042      	strb	r2, [r0, #1]
 8011b6c:	dd2a      	ble.n	8011bc4 <__exponent+0x70>
 8011b6e:	f10d 0407 	add.w	r4, sp, #7
 8011b72:	46a4      	mov	ip, r4
 8011b74:	270a      	movs	r7, #10
 8011b76:	46a6      	mov	lr, r4
 8011b78:	460a      	mov	r2, r1
 8011b7a:	fb91 f6f7 	sdiv	r6, r1, r7
 8011b7e:	fb07 1516 	mls	r5, r7, r6, r1
 8011b82:	3530      	adds	r5, #48	; 0x30
 8011b84:	2a63      	cmp	r2, #99	; 0x63
 8011b86:	f104 34ff 	add.w	r4, r4, #4294967295
 8011b8a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8011b8e:	4631      	mov	r1, r6
 8011b90:	dcf1      	bgt.n	8011b76 <__exponent+0x22>
 8011b92:	3130      	adds	r1, #48	; 0x30
 8011b94:	f1ae 0502 	sub.w	r5, lr, #2
 8011b98:	f804 1c01 	strb.w	r1, [r4, #-1]
 8011b9c:	1c44      	adds	r4, r0, #1
 8011b9e:	4629      	mov	r1, r5
 8011ba0:	4561      	cmp	r1, ip
 8011ba2:	d30a      	bcc.n	8011bba <__exponent+0x66>
 8011ba4:	f10d 0209 	add.w	r2, sp, #9
 8011ba8:	eba2 020e 	sub.w	r2, r2, lr
 8011bac:	4565      	cmp	r5, ip
 8011bae:	bf88      	it	hi
 8011bb0:	2200      	movhi	r2, #0
 8011bb2:	4413      	add	r3, r2
 8011bb4:	1a18      	subs	r0, r3, r0
 8011bb6:	b003      	add	sp, #12
 8011bb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011bba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011bbe:	f804 2f01 	strb.w	r2, [r4, #1]!
 8011bc2:	e7ed      	b.n	8011ba0 <__exponent+0x4c>
 8011bc4:	2330      	movs	r3, #48	; 0x30
 8011bc6:	3130      	adds	r1, #48	; 0x30
 8011bc8:	7083      	strb	r3, [r0, #2]
 8011bca:	70c1      	strb	r1, [r0, #3]
 8011bcc:	1d03      	adds	r3, r0, #4
 8011bce:	e7f1      	b.n	8011bb4 <__exponent+0x60>

08011bd0 <_printf_float>:
 8011bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bd4:	ed2d 8b02 	vpush	{d8}
 8011bd8:	b08d      	sub	sp, #52	; 0x34
 8011bda:	460c      	mov	r4, r1
 8011bdc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8011be0:	4616      	mov	r6, r2
 8011be2:	461f      	mov	r7, r3
 8011be4:	4605      	mov	r5, r0
 8011be6:	f001 fa47 	bl	8013078 <_localeconv_r>
 8011bea:	f8d0 a000 	ldr.w	sl, [r0]
 8011bee:	4650      	mov	r0, sl
 8011bf0:	f7ee faee 	bl	80001d0 <strlen>
 8011bf4:	2300      	movs	r3, #0
 8011bf6:	930a      	str	r3, [sp, #40]	; 0x28
 8011bf8:	6823      	ldr	r3, [r4, #0]
 8011bfa:	9305      	str	r3, [sp, #20]
 8011bfc:	f8d8 3000 	ldr.w	r3, [r8]
 8011c00:	f894 b018 	ldrb.w	fp, [r4, #24]
 8011c04:	3307      	adds	r3, #7
 8011c06:	f023 0307 	bic.w	r3, r3, #7
 8011c0a:	f103 0208 	add.w	r2, r3, #8
 8011c0e:	f8c8 2000 	str.w	r2, [r8]
 8011c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c16:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8011c1a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8011c1e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8011c22:	9307      	str	r3, [sp, #28]
 8011c24:	f8cd 8018 	str.w	r8, [sp, #24]
 8011c28:	ee08 0a10 	vmov	s16, r0
 8011c2c:	4b9f      	ldr	r3, [pc, #636]	; (8011eac <_printf_float+0x2dc>)
 8011c2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011c32:	f04f 32ff 	mov.w	r2, #4294967295
 8011c36:	f7ee ff79 	bl	8000b2c <__aeabi_dcmpun>
 8011c3a:	bb88      	cbnz	r0, 8011ca0 <_printf_float+0xd0>
 8011c3c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011c40:	4b9a      	ldr	r3, [pc, #616]	; (8011eac <_printf_float+0x2dc>)
 8011c42:	f04f 32ff 	mov.w	r2, #4294967295
 8011c46:	f7ee ff53 	bl	8000af0 <__aeabi_dcmple>
 8011c4a:	bb48      	cbnz	r0, 8011ca0 <_printf_float+0xd0>
 8011c4c:	2200      	movs	r2, #0
 8011c4e:	2300      	movs	r3, #0
 8011c50:	4640      	mov	r0, r8
 8011c52:	4649      	mov	r1, r9
 8011c54:	f7ee ff42 	bl	8000adc <__aeabi_dcmplt>
 8011c58:	b110      	cbz	r0, 8011c60 <_printf_float+0x90>
 8011c5a:	232d      	movs	r3, #45	; 0x2d
 8011c5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011c60:	4b93      	ldr	r3, [pc, #588]	; (8011eb0 <_printf_float+0x2e0>)
 8011c62:	4894      	ldr	r0, [pc, #592]	; (8011eb4 <_printf_float+0x2e4>)
 8011c64:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8011c68:	bf94      	ite	ls
 8011c6a:	4698      	movls	r8, r3
 8011c6c:	4680      	movhi	r8, r0
 8011c6e:	2303      	movs	r3, #3
 8011c70:	6123      	str	r3, [r4, #16]
 8011c72:	9b05      	ldr	r3, [sp, #20]
 8011c74:	f023 0204 	bic.w	r2, r3, #4
 8011c78:	6022      	str	r2, [r4, #0]
 8011c7a:	f04f 0900 	mov.w	r9, #0
 8011c7e:	9700      	str	r7, [sp, #0]
 8011c80:	4633      	mov	r3, r6
 8011c82:	aa0b      	add	r2, sp, #44	; 0x2c
 8011c84:	4621      	mov	r1, r4
 8011c86:	4628      	mov	r0, r5
 8011c88:	f000 f9d8 	bl	801203c <_printf_common>
 8011c8c:	3001      	adds	r0, #1
 8011c8e:	f040 8090 	bne.w	8011db2 <_printf_float+0x1e2>
 8011c92:	f04f 30ff 	mov.w	r0, #4294967295
 8011c96:	b00d      	add	sp, #52	; 0x34
 8011c98:	ecbd 8b02 	vpop	{d8}
 8011c9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ca0:	4642      	mov	r2, r8
 8011ca2:	464b      	mov	r3, r9
 8011ca4:	4640      	mov	r0, r8
 8011ca6:	4649      	mov	r1, r9
 8011ca8:	f7ee ff40 	bl	8000b2c <__aeabi_dcmpun>
 8011cac:	b140      	cbz	r0, 8011cc0 <_printf_float+0xf0>
 8011cae:	464b      	mov	r3, r9
 8011cb0:	2b00      	cmp	r3, #0
 8011cb2:	bfbc      	itt	lt
 8011cb4:	232d      	movlt	r3, #45	; 0x2d
 8011cb6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8011cba:	487f      	ldr	r0, [pc, #508]	; (8011eb8 <_printf_float+0x2e8>)
 8011cbc:	4b7f      	ldr	r3, [pc, #508]	; (8011ebc <_printf_float+0x2ec>)
 8011cbe:	e7d1      	b.n	8011c64 <_printf_float+0x94>
 8011cc0:	6863      	ldr	r3, [r4, #4]
 8011cc2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8011cc6:	9206      	str	r2, [sp, #24]
 8011cc8:	1c5a      	adds	r2, r3, #1
 8011cca:	d13f      	bne.n	8011d4c <_printf_float+0x17c>
 8011ccc:	2306      	movs	r3, #6
 8011cce:	6063      	str	r3, [r4, #4]
 8011cd0:	9b05      	ldr	r3, [sp, #20]
 8011cd2:	6861      	ldr	r1, [r4, #4]
 8011cd4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8011cd8:	2300      	movs	r3, #0
 8011cda:	9303      	str	r3, [sp, #12]
 8011cdc:	ab0a      	add	r3, sp, #40	; 0x28
 8011cde:	e9cd b301 	strd	fp, r3, [sp, #4]
 8011ce2:	ab09      	add	r3, sp, #36	; 0x24
 8011ce4:	ec49 8b10 	vmov	d0, r8, r9
 8011ce8:	9300      	str	r3, [sp, #0]
 8011cea:	6022      	str	r2, [r4, #0]
 8011cec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011cf0:	4628      	mov	r0, r5
 8011cf2:	f7ff fecd 	bl	8011a90 <__cvt>
 8011cf6:	9b06      	ldr	r3, [sp, #24]
 8011cf8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011cfa:	2b47      	cmp	r3, #71	; 0x47
 8011cfc:	4680      	mov	r8, r0
 8011cfe:	d108      	bne.n	8011d12 <_printf_float+0x142>
 8011d00:	1cc8      	adds	r0, r1, #3
 8011d02:	db02      	blt.n	8011d0a <_printf_float+0x13a>
 8011d04:	6863      	ldr	r3, [r4, #4]
 8011d06:	4299      	cmp	r1, r3
 8011d08:	dd41      	ble.n	8011d8e <_printf_float+0x1be>
 8011d0a:	f1ab 0b02 	sub.w	fp, fp, #2
 8011d0e:	fa5f fb8b 	uxtb.w	fp, fp
 8011d12:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011d16:	d820      	bhi.n	8011d5a <_printf_float+0x18a>
 8011d18:	3901      	subs	r1, #1
 8011d1a:	465a      	mov	r2, fp
 8011d1c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011d20:	9109      	str	r1, [sp, #36]	; 0x24
 8011d22:	f7ff ff17 	bl	8011b54 <__exponent>
 8011d26:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011d28:	1813      	adds	r3, r2, r0
 8011d2a:	2a01      	cmp	r2, #1
 8011d2c:	4681      	mov	r9, r0
 8011d2e:	6123      	str	r3, [r4, #16]
 8011d30:	dc02      	bgt.n	8011d38 <_printf_float+0x168>
 8011d32:	6822      	ldr	r2, [r4, #0]
 8011d34:	07d2      	lsls	r2, r2, #31
 8011d36:	d501      	bpl.n	8011d3c <_printf_float+0x16c>
 8011d38:	3301      	adds	r3, #1
 8011d3a:	6123      	str	r3, [r4, #16]
 8011d3c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	d09c      	beq.n	8011c7e <_printf_float+0xae>
 8011d44:	232d      	movs	r3, #45	; 0x2d
 8011d46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011d4a:	e798      	b.n	8011c7e <_printf_float+0xae>
 8011d4c:	9a06      	ldr	r2, [sp, #24]
 8011d4e:	2a47      	cmp	r2, #71	; 0x47
 8011d50:	d1be      	bne.n	8011cd0 <_printf_float+0x100>
 8011d52:	2b00      	cmp	r3, #0
 8011d54:	d1bc      	bne.n	8011cd0 <_printf_float+0x100>
 8011d56:	2301      	movs	r3, #1
 8011d58:	e7b9      	b.n	8011cce <_printf_float+0xfe>
 8011d5a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8011d5e:	d118      	bne.n	8011d92 <_printf_float+0x1c2>
 8011d60:	2900      	cmp	r1, #0
 8011d62:	6863      	ldr	r3, [r4, #4]
 8011d64:	dd0b      	ble.n	8011d7e <_printf_float+0x1ae>
 8011d66:	6121      	str	r1, [r4, #16]
 8011d68:	b913      	cbnz	r3, 8011d70 <_printf_float+0x1a0>
 8011d6a:	6822      	ldr	r2, [r4, #0]
 8011d6c:	07d0      	lsls	r0, r2, #31
 8011d6e:	d502      	bpl.n	8011d76 <_printf_float+0x1a6>
 8011d70:	3301      	adds	r3, #1
 8011d72:	440b      	add	r3, r1
 8011d74:	6123      	str	r3, [r4, #16]
 8011d76:	65a1      	str	r1, [r4, #88]	; 0x58
 8011d78:	f04f 0900 	mov.w	r9, #0
 8011d7c:	e7de      	b.n	8011d3c <_printf_float+0x16c>
 8011d7e:	b913      	cbnz	r3, 8011d86 <_printf_float+0x1b6>
 8011d80:	6822      	ldr	r2, [r4, #0]
 8011d82:	07d2      	lsls	r2, r2, #31
 8011d84:	d501      	bpl.n	8011d8a <_printf_float+0x1ba>
 8011d86:	3302      	adds	r3, #2
 8011d88:	e7f4      	b.n	8011d74 <_printf_float+0x1a4>
 8011d8a:	2301      	movs	r3, #1
 8011d8c:	e7f2      	b.n	8011d74 <_printf_float+0x1a4>
 8011d8e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8011d92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011d94:	4299      	cmp	r1, r3
 8011d96:	db05      	blt.n	8011da4 <_printf_float+0x1d4>
 8011d98:	6823      	ldr	r3, [r4, #0]
 8011d9a:	6121      	str	r1, [r4, #16]
 8011d9c:	07d8      	lsls	r0, r3, #31
 8011d9e:	d5ea      	bpl.n	8011d76 <_printf_float+0x1a6>
 8011da0:	1c4b      	adds	r3, r1, #1
 8011da2:	e7e7      	b.n	8011d74 <_printf_float+0x1a4>
 8011da4:	2900      	cmp	r1, #0
 8011da6:	bfd4      	ite	le
 8011da8:	f1c1 0202 	rsble	r2, r1, #2
 8011dac:	2201      	movgt	r2, #1
 8011dae:	4413      	add	r3, r2
 8011db0:	e7e0      	b.n	8011d74 <_printf_float+0x1a4>
 8011db2:	6823      	ldr	r3, [r4, #0]
 8011db4:	055a      	lsls	r2, r3, #21
 8011db6:	d407      	bmi.n	8011dc8 <_printf_float+0x1f8>
 8011db8:	6923      	ldr	r3, [r4, #16]
 8011dba:	4642      	mov	r2, r8
 8011dbc:	4631      	mov	r1, r6
 8011dbe:	4628      	mov	r0, r5
 8011dc0:	47b8      	blx	r7
 8011dc2:	3001      	adds	r0, #1
 8011dc4:	d12c      	bne.n	8011e20 <_printf_float+0x250>
 8011dc6:	e764      	b.n	8011c92 <_printf_float+0xc2>
 8011dc8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011dcc:	f240 80e0 	bls.w	8011f90 <_printf_float+0x3c0>
 8011dd0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011dd4:	2200      	movs	r2, #0
 8011dd6:	2300      	movs	r3, #0
 8011dd8:	f7ee fe76 	bl	8000ac8 <__aeabi_dcmpeq>
 8011ddc:	2800      	cmp	r0, #0
 8011dde:	d034      	beq.n	8011e4a <_printf_float+0x27a>
 8011de0:	4a37      	ldr	r2, [pc, #220]	; (8011ec0 <_printf_float+0x2f0>)
 8011de2:	2301      	movs	r3, #1
 8011de4:	4631      	mov	r1, r6
 8011de6:	4628      	mov	r0, r5
 8011de8:	47b8      	blx	r7
 8011dea:	3001      	adds	r0, #1
 8011dec:	f43f af51 	beq.w	8011c92 <_printf_float+0xc2>
 8011df0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011df4:	429a      	cmp	r2, r3
 8011df6:	db02      	blt.n	8011dfe <_printf_float+0x22e>
 8011df8:	6823      	ldr	r3, [r4, #0]
 8011dfa:	07d8      	lsls	r0, r3, #31
 8011dfc:	d510      	bpl.n	8011e20 <_printf_float+0x250>
 8011dfe:	ee18 3a10 	vmov	r3, s16
 8011e02:	4652      	mov	r2, sl
 8011e04:	4631      	mov	r1, r6
 8011e06:	4628      	mov	r0, r5
 8011e08:	47b8      	blx	r7
 8011e0a:	3001      	adds	r0, #1
 8011e0c:	f43f af41 	beq.w	8011c92 <_printf_float+0xc2>
 8011e10:	f04f 0800 	mov.w	r8, #0
 8011e14:	f104 091a 	add.w	r9, r4, #26
 8011e18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011e1a:	3b01      	subs	r3, #1
 8011e1c:	4543      	cmp	r3, r8
 8011e1e:	dc09      	bgt.n	8011e34 <_printf_float+0x264>
 8011e20:	6823      	ldr	r3, [r4, #0]
 8011e22:	079b      	lsls	r3, r3, #30
 8011e24:	f100 8105 	bmi.w	8012032 <_printf_float+0x462>
 8011e28:	68e0      	ldr	r0, [r4, #12]
 8011e2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011e2c:	4298      	cmp	r0, r3
 8011e2e:	bfb8      	it	lt
 8011e30:	4618      	movlt	r0, r3
 8011e32:	e730      	b.n	8011c96 <_printf_float+0xc6>
 8011e34:	2301      	movs	r3, #1
 8011e36:	464a      	mov	r2, r9
 8011e38:	4631      	mov	r1, r6
 8011e3a:	4628      	mov	r0, r5
 8011e3c:	47b8      	blx	r7
 8011e3e:	3001      	adds	r0, #1
 8011e40:	f43f af27 	beq.w	8011c92 <_printf_float+0xc2>
 8011e44:	f108 0801 	add.w	r8, r8, #1
 8011e48:	e7e6      	b.n	8011e18 <_printf_float+0x248>
 8011e4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e4c:	2b00      	cmp	r3, #0
 8011e4e:	dc39      	bgt.n	8011ec4 <_printf_float+0x2f4>
 8011e50:	4a1b      	ldr	r2, [pc, #108]	; (8011ec0 <_printf_float+0x2f0>)
 8011e52:	2301      	movs	r3, #1
 8011e54:	4631      	mov	r1, r6
 8011e56:	4628      	mov	r0, r5
 8011e58:	47b8      	blx	r7
 8011e5a:	3001      	adds	r0, #1
 8011e5c:	f43f af19 	beq.w	8011c92 <_printf_float+0xc2>
 8011e60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011e64:	4313      	orrs	r3, r2
 8011e66:	d102      	bne.n	8011e6e <_printf_float+0x29e>
 8011e68:	6823      	ldr	r3, [r4, #0]
 8011e6a:	07d9      	lsls	r1, r3, #31
 8011e6c:	d5d8      	bpl.n	8011e20 <_printf_float+0x250>
 8011e6e:	ee18 3a10 	vmov	r3, s16
 8011e72:	4652      	mov	r2, sl
 8011e74:	4631      	mov	r1, r6
 8011e76:	4628      	mov	r0, r5
 8011e78:	47b8      	blx	r7
 8011e7a:	3001      	adds	r0, #1
 8011e7c:	f43f af09 	beq.w	8011c92 <_printf_float+0xc2>
 8011e80:	f04f 0900 	mov.w	r9, #0
 8011e84:	f104 0a1a 	add.w	sl, r4, #26
 8011e88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e8a:	425b      	negs	r3, r3
 8011e8c:	454b      	cmp	r3, r9
 8011e8e:	dc01      	bgt.n	8011e94 <_printf_float+0x2c4>
 8011e90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011e92:	e792      	b.n	8011dba <_printf_float+0x1ea>
 8011e94:	2301      	movs	r3, #1
 8011e96:	4652      	mov	r2, sl
 8011e98:	4631      	mov	r1, r6
 8011e9a:	4628      	mov	r0, r5
 8011e9c:	47b8      	blx	r7
 8011e9e:	3001      	adds	r0, #1
 8011ea0:	f43f aef7 	beq.w	8011c92 <_printf_float+0xc2>
 8011ea4:	f109 0901 	add.w	r9, r9, #1
 8011ea8:	e7ee      	b.n	8011e88 <_printf_float+0x2b8>
 8011eaa:	bf00      	nop
 8011eac:	7fefffff 	.word	0x7fefffff
 8011eb0:	08014c8c 	.word	0x08014c8c
 8011eb4:	08014c90 	.word	0x08014c90
 8011eb8:	08014c98 	.word	0x08014c98
 8011ebc:	08014c94 	.word	0x08014c94
 8011ec0:	08014c9c 	.word	0x08014c9c
 8011ec4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011ec6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011ec8:	429a      	cmp	r2, r3
 8011eca:	bfa8      	it	ge
 8011ecc:	461a      	movge	r2, r3
 8011ece:	2a00      	cmp	r2, #0
 8011ed0:	4691      	mov	r9, r2
 8011ed2:	dc37      	bgt.n	8011f44 <_printf_float+0x374>
 8011ed4:	f04f 0b00 	mov.w	fp, #0
 8011ed8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011edc:	f104 021a 	add.w	r2, r4, #26
 8011ee0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011ee2:	9305      	str	r3, [sp, #20]
 8011ee4:	eba3 0309 	sub.w	r3, r3, r9
 8011ee8:	455b      	cmp	r3, fp
 8011eea:	dc33      	bgt.n	8011f54 <_printf_float+0x384>
 8011eec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011ef0:	429a      	cmp	r2, r3
 8011ef2:	db3b      	blt.n	8011f6c <_printf_float+0x39c>
 8011ef4:	6823      	ldr	r3, [r4, #0]
 8011ef6:	07da      	lsls	r2, r3, #31
 8011ef8:	d438      	bmi.n	8011f6c <_printf_float+0x39c>
 8011efa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011efc:	9b05      	ldr	r3, [sp, #20]
 8011efe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011f00:	1ad3      	subs	r3, r2, r3
 8011f02:	eba2 0901 	sub.w	r9, r2, r1
 8011f06:	4599      	cmp	r9, r3
 8011f08:	bfa8      	it	ge
 8011f0a:	4699      	movge	r9, r3
 8011f0c:	f1b9 0f00 	cmp.w	r9, #0
 8011f10:	dc35      	bgt.n	8011f7e <_printf_float+0x3ae>
 8011f12:	f04f 0800 	mov.w	r8, #0
 8011f16:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011f1a:	f104 0a1a 	add.w	sl, r4, #26
 8011f1e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011f22:	1a9b      	subs	r3, r3, r2
 8011f24:	eba3 0309 	sub.w	r3, r3, r9
 8011f28:	4543      	cmp	r3, r8
 8011f2a:	f77f af79 	ble.w	8011e20 <_printf_float+0x250>
 8011f2e:	2301      	movs	r3, #1
 8011f30:	4652      	mov	r2, sl
 8011f32:	4631      	mov	r1, r6
 8011f34:	4628      	mov	r0, r5
 8011f36:	47b8      	blx	r7
 8011f38:	3001      	adds	r0, #1
 8011f3a:	f43f aeaa 	beq.w	8011c92 <_printf_float+0xc2>
 8011f3e:	f108 0801 	add.w	r8, r8, #1
 8011f42:	e7ec      	b.n	8011f1e <_printf_float+0x34e>
 8011f44:	4613      	mov	r3, r2
 8011f46:	4631      	mov	r1, r6
 8011f48:	4642      	mov	r2, r8
 8011f4a:	4628      	mov	r0, r5
 8011f4c:	47b8      	blx	r7
 8011f4e:	3001      	adds	r0, #1
 8011f50:	d1c0      	bne.n	8011ed4 <_printf_float+0x304>
 8011f52:	e69e      	b.n	8011c92 <_printf_float+0xc2>
 8011f54:	2301      	movs	r3, #1
 8011f56:	4631      	mov	r1, r6
 8011f58:	4628      	mov	r0, r5
 8011f5a:	9205      	str	r2, [sp, #20]
 8011f5c:	47b8      	blx	r7
 8011f5e:	3001      	adds	r0, #1
 8011f60:	f43f ae97 	beq.w	8011c92 <_printf_float+0xc2>
 8011f64:	9a05      	ldr	r2, [sp, #20]
 8011f66:	f10b 0b01 	add.w	fp, fp, #1
 8011f6a:	e7b9      	b.n	8011ee0 <_printf_float+0x310>
 8011f6c:	ee18 3a10 	vmov	r3, s16
 8011f70:	4652      	mov	r2, sl
 8011f72:	4631      	mov	r1, r6
 8011f74:	4628      	mov	r0, r5
 8011f76:	47b8      	blx	r7
 8011f78:	3001      	adds	r0, #1
 8011f7a:	d1be      	bne.n	8011efa <_printf_float+0x32a>
 8011f7c:	e689      	b.n	8011c92 <_printf_float+0xc2>
 8011f7e:	9a05      	ldr	r2, [sp, #20]
 8011f80:	464b      	mov	r3, r9
 8011f82:	4442      	add	r2, r8
 8011f84:	4631      	mov	r1, r6
 8011f86:	4628      	mov	r0, r5
 8011f88:	47b8      	blx	r7
 8011f8a:	3001      	adds	r0, #1
 8011f8c:	d1c1      	bne.n	8011f12 <_printf_float+0x342>
 8011f8e:	e680      	b.n	8011c92 <_printf_float+0xc2>
 8011f90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011f92:	2a01      	cmp	r2, #1
 8011f94:	dc01      	bgt.n	8011f9a <_printf_float+0x3ca>
 8011f96:	07db      	lsls	r3, r3, #31
 8011f98:	d538      	bpl.n	801200c <_printf_float+0x43c>
 8011f9a:	2301      	movs	r3, #1
 8011f9c:	4642      	mov	r2, r8
 8011f9e:	4631      	mov	r1, r6
 8011fa0:	4628      	mov	r0, r5
 8011fa2:	47b8      	blx	r7
 8011fa4:	3001      	adds	r0, #1
 8011fa6:	f43f ae74 	beq.w	8011c92 <_printf_float+0xc2>
 8011faa:	ee18 3a10 	vmov	r3, s16
 8011fae:	4652      	mov	r2, sl
 8011fb0:	4631      	mov	r1, r6
 8011fb2:	4628      	mov	r0, r5
 8011fb4:	47b8      	blx	r7
 8011fb6:	3001      	adds	r0, #1
 8011fb8:	f43f ae6b 	beq.w	8011c92 <_printf_float+0xc2>
 8011fbc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011fc0:	2200      	movs	r2, #0
 8011fc2:	2300      	movs	r3, #0
 8011fc4:	f7ee fd80 	bl	8000ac8 <__aeabi_dcmpeq>
 8011fc8:	b9d8      	cbnz	r0, 8012002 <_printf_float+0x432>
 8011fca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011fcc:	f108 0201 	add.w	r2, r8, #1
 8011fd0:	3b01      	subs	r3, #1
 8011fd2:	4631      	mov	r1, r6
 8011fd4:	4628      	mov	r0, r5
 8011fd6:	47b8      	blx	r7
 8011fd8:	3001      	adds	r0, #1
 8011fda:	d10e      	bne.n	8011ffa <_printf_float+0x42a>
 8011fdc:	e659      	b.n	8011c92 <_printf_float+0xc2>
 8011fde:	2301      	movs	r3, #1
 8011fe0:	4652      	mov	r2, sl
 8011fe2:	4631      	mov	r1, r6
 8011fe4:	4628      	mov	r0, r5
 8011fe6:	47b8      	blx	r7
 8011fe8:	3001      	adds	r0, #1
 8011fea:	f43f ae52 	beq.w	8011c92 <_printf_float+0xc2>
 8011fee:	f108 0801 	add.w	r8, r8, #1
 8011ff2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011ff4:	3b01      	subs	r3, #1
 8011ff6:	4543      	cmp	r3, r8
 8011ff8:	dcf1      	bgt.n	8011fde <_printf_float+0x40e>
 8011ffa:	464b      	mov	r3, r9
 8011ffc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8012000:	e6dc      	b.n	8011dbc <_printf_float+0x1ec>
 8012002:	f04f 0800 	mov.w	r8, #0
 8012006:	f104 0a1a 	add.w	sl, r4, #26
 801200a:	e7f2      	b.n	8011ff2 <_printf_float+0x422>
 801200c:	2301      	movs	r3, #1
 801200e:	4642      	mov	r2, r8
 8012010:	e7df      	b.n	8011fd2 <_printf_float+0x402>
 8012012:	2301      	movs	r3, #1
 8012014:	464a      	mov	r2, r9
 8012016:	4631      	mov	r1, r6
 8012018:	4628      	mov	r0, r5
 801201a:	47b8      	blx	r7
 801201c:	3001      	adds	r0, #1
 801201e:	f43f ae38 	beq.w	8011c92 <_printf_float+0xc2>
 8012022:	f108 0801 	add.w	r8, r8, #1
 8012026:	68e3      	ldr	r3, [r4, #12]
 8012028:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801202a:	1a5b      	subs	r3, r3, r1
 801202c:	4543      	cmp	r3, r8
 801202e:	dcf0      	bgt.n	8012012 <_printf_float+0x442>
 8012030:	e6fa      	b.n	8011e28 <_printf_float+0x258>
 8012032:	f04f 0800 	mov.w	r8, #0
 8012036:	f104 0919 	add.w	r9, r4, #25
 801203a:	e7f4      	b.n	8012026 <_printf_float+0x456>

0801203c <_printf_common>:
 801203c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012040:	4616      	mov	r6, r2
 8012042:	4699      	mov	r9, r3
 8012044:	688a      	ldr	r2, [r1, #8]
 8012046:	690b      	ldr	r3, [r1, #16]
 8012048:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801204c:	4293      	cmp	r3, r2
 801204e:	bfb8      	it	lt
 8012050:	4613      	movlt	r3, r2
 8012052:	6033      	str	r3, [r6, #0]
 8012054:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012058:	4607      	mov	r7, r0
 801205a:	460c      	mov	r4, r1
 801205c:	b10a      	cbz	r2, 8012062 <_printf_common+0x26>
 801205e:	3301      	adds	r3, #1
 8012060:	6033      	str	r3, [r6, #0]
 8012062:	6823      	ldr	r3, [r4, #0]
 8012064:	0699      	lsls	r1, r3, #26
 8012066:	bf42      	ittt	mi
 8012068:	6833      	ldrmi	r3, [r6, #0]
 801206a:	3302      	addmi	r3, #2
 801206c:	6033      	strmi	r3, [r6, #0]
 801206e:	6825      	ldr	r5, [r4, #0]
 8012070:	f015 0506 	ands.w	r5, r5, #6
 8012074:	d106      	bne.n	8012084 <_printf_common+0x48>
 8012076:	f104 0a19 	add.w	sl, r4, #25
 801207a:	68e3      	ldr	r3, [r4, #12]
 801207c:	6832      	ldr	r2, [r6, #0]
 801207e:	1a9b      	subs	r3, r3, r2
 8012080:	42ab      	cmp	r3, r5
 8012082:	dc26      	bgt.n	80120d2 <_printf_common+0x96>
 8012084:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012088:	1e13      	subs	r3, r2, #0
 801208a:	6822      	ldr	r2, [r4, #0]
 801208c:	bf18      	it	ne
 801208e:	2301      	movne	r3, #1
 8012090:	0692      	lsls	r2, r2, #26
 8012092:	d42b      	bmi.n	80120ec <_printf_common+0xb0>
 8012094:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012098:	4649      	mov	r1, r9
 801209a:	4638      	mov	r0, r7
 801209c:	47c0      	blx	r8
 801209e:	3001      	adds	r0, #1
 80120a0:	d01e      	beq.n	80120e0 <_printf_common+0xa4>
 80120a2:	6823      	ldr	r3, [r4, #0]
 80120a4:	68e5      	ldr	r5, [r4, #12]
 80120a6:	6832      	ldr	r2, [r6, #0]
 80120a8:	f003 0306 	and.w	r3, r3, #6
 80120ac:	2b04      	cmp	r3, #4
 80120ae:	bf08      	it	eq
 80120b0:	1aad      	subeq	r5, r5, r2
 80120b2:	68a3      	ldr	r3, [r4, #8]
 80120b4:	6922      	ldr	r2, [r4, #16]
 80120b6:	bf0c      	ite	eq
 80120b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80120bc:	2500      	movne	r5, #0
 80120be:	4293      	cmp	r3, r2
 80120c0:	bfc4      	itt	gt
 80120c2:	1a9b      	subgt	r3, r3, r2
 80120c4:	18ed      	addgt	r5, r5, r3
 80120c6:	2600      	movs	r6, #0
 80120c8:	341a      	adds	r4, #26
 80120ca:	42b5      	cmp	r5, r6
 80120cc:	d11a      	bne.n	8012104 <_printf_common+0xc8>
 80120ce:	2000      	movs	r0, #0
 80120d0:	e008      	b.n	80120e4 <_printf_common+0xa8>
 80120d2:	2301      	movs	r3, #1
 80120d4:	4652      	mov	r2, sl
 80120d6:	4649      	mov	r1, r9
 80120d8:	4638      	mov	r0, r7
 80120da:	47c0      	blx	r8
 80120dc:	3001      	adds	r0, #1
 80120de:	d103      	bne.n	80120e8 <_printf_common+0xac>
 80120e0:	f04f 30ff 	mov.w	r0, #4294967295
 80120e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80120e8:	3501      	adds	r5, #1
 80120ea:	e7c6      	b.n	801207a <_printf_common+0x3e>
 80120ec:	18e1      	adds	r1, r4, r3
 80120ee:	1c5a      	adds	r2, r3, #1
 80120f0:	2030      	movs	r0, #48	; 0x30
 80120f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80120f6:	4422      	add	r2, r4
 80120f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80120fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012100:	3302      	adds	r3, #2
 8012102:	e7c7      	b.n	8012094 <_printf_common+0x58>
 8012104:	2301      	movs	r3, #1
 8012106:	4622      	mov	r2, r4
 8012108:	4649      	mov	r1, r9
 801210a:	4638      	mov	r0, r7
 801210c:	47c0      	blx	r8
 801210e:	3001      	adds	r0, #1
 8012110:	d0e6      	beq.n	80120e0 <_printf_common+0xa4>
 8012112:	3601      	adds	r6, #1
 8012114:	e7d9      	b.n	80120ca <_printf_common+0x8e>
	...

08012118 <_printf_i>:
 8012118:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801211c:	460c      	mov	r4, r1
 801211e:	4691      	mov	r9, r2
 8012120:	7e27      	ldrb	r7, [r4, #24]
 8012122:	990c      	ldr	r1, [sp, #48]	; 0x30
 8012124:	2f78      	cmp	r7, #120	; 0x78
 8012126:	4680      	mov	r8, r0
 8012128:	469a      	mov	sl, r3
 801212a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801212e:	d807      	bhi.n	8012140 <_printf_i+0x28>
 8012130:	2f62      	cmp	r7, #98	; 0x62
 8012132:	d80a      	bhi.n	801214a <_printf_i+0x32>
 8012134:	2f00      	cmp	r7, #0
 8012136:	f000 80d8 	beq.w	80122ea <_printf_i+0x1d2>
 801213a:	2f58      	cmp	r7, #88	; 0x58
 801213c:	f000 80a3 	beq.w	8012286 <_printf_i+0x16e>
 8012140:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8012144:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8012148:	e03a      	b.n	80121c0 <_printf_i+0xa8>
 801214a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801214e:	2b15      	cmp	r3, #21
 8012150:	d8f6      	bhi.n	8012140 <_printf_i+0x28>
 8012152:	a001      	add	r0, pc, #4	; (adr r0, 8012158 <_printf_i+0x40>)
 8012154:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8012158:	080121b1 	.word	0x080121b1
 801215c:	080121c5 	.word	0x080121c5
 8012160:	08012141 	.word	0x08012141
 8012164:	08012141 	.word	0x08012141
 8012168:	08012141 	.word	0x08012141
 801216c:	08012141 	.word	0x08012141
 8012170:	080121c5 	.word	0x080121c5
 8012174:	08012141 	.word	0x08012141
 8012178:	08012141 	.word	0x08012141
 801217c:	08012141 	.word	0x08012141
 8012180:	08012141 	.word	0x08012141
 8012184:	080122d1 	.word	0x080122d1
 8012188:	080121f5 	.word	0x080121f5
 801218c:	080122b3 	.word	0x080122b3
 8012190:	08012141 	.word	0x08012141
 8012194:	08012141 	.word	0x08012141
 8012198:	080122f3 	.word	0x080122f3
 801219c:	08012141 	.word	0x08012141
 80121a0:	080121f5 	.word	0x080121f5
 80121a4:	08012141 	.word	0x08012141
 80121a8:	08012141 	.word	0x08012141
 80121ac:	080122bb 	.word	0x080122bb
 80121b0:	680b      	ldr	r3, [r1, #0]
 80121b2:	1d1a      	adds	r2, r3, #4
 80121b4:	681b      	ldr	r3, [r3, #0]
 80121b6:	600a      	str	r2, [r1, #0]
 80121b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80121bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80121c0:	2301      	movs	r3, #1
 80121c2:	e0a3      	b.n	801230c <_printf_i+0x1f4>
 80121c4:	6825      	ldr	r5, [r4, #0]
 80121c6:	6808      	ldr	r0, [r1, #0]
 80121c8:	062e      	lsls	r6, r5, #24
 80121ca:	f100 0304 	add.w	r3, r0, #4
 80121ce:	d50a      	bpl.n	80121e6 <_printf_i+0xce>
 80121d0:	6805      	ldr	r5, [r0, #0]
 80121d2:	600b      	str	r3, [r1, #0]
 80121d4:	2d00      	cmp	r5, #0
 80121d6:	da03      	bge.n	80121e0 <_printf_i+0xc8>
 80121d8:	232d      	movs	r3, #45	; 0x2d
 80121da:	426d      	negs	r5, r5
 80121dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80121e0:	485e      	ldr	r0, [pc, #376]	; (801235c <_printf_i+0x244>)
 80121e2:	230a      	movs	r3, #10
 80121e4:	e019      	b.n	801221a <_printf_i+0x102>
 80121e6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80121ea:	6805      	ldr	r5, [r0, #0]
 80121ec:	600b      	str	r3, [r1, #0]
 80121ee:	bf18      	it	ne
 80121f0:	b22d      	sxthne	r5, r5
 80121f2:	e7ef      	b.n	80121d4 <_printf_i+0xbc>
 80121f4:	680b      	ldr	r3, [r1, #0]
 80121f6:	6825      	ldr	r5, [r4, #0]
 80121f8:	1d18      	adds	r0, r3, #4
 80121fa:	6008      	str	r0, [r1, #0]
 80121fc:	0628      	lsls	r0, r5, #24
 80121fe:	d501      	bpl.n	8012204 <_printf_i+0xec>
 8012200:	681d      	ldr	r5, [r3, #0]
 8012202:	e002      	b.n	801220a <_printf_i+0xf2>
 8012204:	0669      	lsls	r1, r5, #25
 8012206:	d5fb      	bpl.n	8012200 <_printf_i+0xe8>
 8012208:	881d      	ldrh	r5, [r3, #0]
 801220a:	4854      	ldr	r0, [pc, #336]	; (801235c <_printf_i+0x244>)
 801220c:	2f6f      	cmp	r7, #111	; 0x6f
 801220e:	bf0c      	ite	eq
 8012210:	2308      	moveq	r3, #8
 8012212:	230a      	movne	r3, #10
 8012214:	2100      	movs	r1, #0
 8012216:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801221a:	6866      	ldr	r6, [r4, #4]
 801221c:	60a6      	str	r6, [r4, #8]
 801221e:	2e00      	cmp	r6, #0
 8012220:	bfa2      	ittt	ge
 8012222:	6821      	ldrge	r1, [r4, #0]
 8012224:	f021 0104 	bicge.w	r1, r1, #4
 8012228:	6021      	strge	r1, [r4, #0]
 801222a:	b90d      	cbnz	r5, 8012230 <_printf_i+0x118>
 801222c:	2e00      	cmp	r6, #0
 801222e:	d04d      	beq.n	80122cc <_printf_i+0x1b4>
 8012230:	4616      	mov	r6, r2
 8012232:	fbb5 f1f3 	udiv	r1, r5, r3
 8012236:	fb03 5711 	mls	r7, r3, r1, r5
 801223a:	5dc7      	ldrb	r7, [r0, r7]
 801223c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012240:	462f      	mov	r7, r5
 8012242:	42bb      	cmp	r3, r7
 8012244:	460d      	mov	r5, r1
 8012246:	d9f4      	bls.n	8012232 <_printf_i+0x11a>
 8012248:	2b08      	cmp	r3, #8
 801224a:	d10b      	bne.n	8012264 <_printf_i+0x14c>
 801224c:	6823      	ldr	r3, [r4, #0]
 801224e:	07df      	lsls	r7, r3, #31
 8012250:	d508      	bpl.n	8012264 <_printf_i+0x14c>
 8012252:	6923      	ldr	r3, [r4, #16]
 8012254:	6861      	ldr	r1, [r4, #4]
 8012256:	4299      	cmp	r1, r3
 8012258:	bfde      	ittt	le
 801225a:	2330      	movle	r3, #48	; 0x30
 801225c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012260:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012264:	1b92      	subs	r2, r2, r6
 8012266:	6122      	str	r2, [r4, #16]
 8012268:	f8cd a000 	str.w	sl, [sp]
 801226c:	464b      	mov	r3, r9
 801226e:	aa03      	add	r2, sp, #12
 8012270:	4621      	mov	r1, r4
 8012272:	4640      	mov	r0, r8
 8012274:	f7ff fee2 	bl	801203c <_printf_common>
 8012278:	3001      	adds	r0, #1
 801227a:	d14c      	bne.n	8012316 <_printf_i+0x1fe>
 801227c:	f04f 30ff 	mov.w	r0, #4294967295
 8012280:	b004      	add	sp, #16
 8012282:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012286:	4835      	ldr	r0, [pc, #212]	; (801235c <_printf_i+0x244>)
 8012288:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801228c:	6823      	ldr	r3, [r4, #0]
 801228e:	680e      	ldr	r6, [r1, #0]
 8012290:	061f      	lsls	r7, r3, #24
 8012292:	f856 5b04 	ldr.w	r5, [r6], #4
 8012296:	600e      	str	r6, [r1, #0]
 8012298:	d514      	bpl.n	80122c4 <_printf_i+0x1ac>
 801229a:	07d9      	lsls	r1, r3, #31
 801229c:	bf44      	itt	mi
 801229e:	f043 0320 	orrmi.w	r3, r3, #32
 80122a2:	6023      	strmi	r3, [r4, #0]
 80122a4:	b91d      	cbnz	r5, 80122ae <_printf_i+0x196>
 80122a6:	6823      	ldr	r3, [r4, #0]
 80122a8:	f023 0320 	bic.w	r3, r3, #32
 80122ac:	6023      	str	r3, [r4, #0]
 80122ae:	2310      	movs	r3, #16
 80122b0:	e7b0      	b.n	8012214 <_printf_i+0xfc>
 80122b2:	6823      	ldr	r3, [r4, #0]
 80122b4:	f043 0320 	orr.w	r3, r3, #32
 80122b8:	6023      	str	r3, [r4, #0]
 80122ba:	2378      	movs	r3, #120	; 0x78
 80122bc:	4828      	ldr	r0, [pc, #160]	; (8012360 <_printf_i+0x248>)
 80122be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80122c2:	e7e3      	b.n	801228c <_printf_i+0x174>
 80122c4:	065e      	lsls	r6, r3, #25
 80122c6:	bf48      	it	mi
 80122c8:	b2ad      	uxthmi	r5, r5
 80122ca:	e7e6      	b.n	801229a <_printf_i+0x182>
 80122cc:	4616      	mov	r6, r2
 80122ce:	e7bb      	b.n	8012248 <_printf_i+0x130>
 80122d0:	680b      	ldr	r3, [r1, #0]
 80122d2:	6826      	ldr	r6, [r4, #0]
 80122d4:	6960      	ldr	r0, [r4, #20]
 80122d6:	1d1d      	adds	r5, r3, #4
 80122d8:	600d      	str	r5, [r1, #0]
 80122da:	0635      	lsls	r5, r6, #24
 80122dc:	681b      	ldr	r3, [r3, #0]
 80122de:	d501      	bpl.n	80122e4 <_printf_i+0x1cc>
 80122e0:	6018      	str	r0, [r3, #0]
 80122e2:	e002      	b.n	80122ea <_printf_i+0x1d2>
 80122e4:	0671      	lsls	r1, r6, #25
 80122e6:	d5fb      	bpl.n	80122e0 <_printf_i+0x1c8>
 80122e8:	8018      	strh	r0, [r3, #0]
 80122ea:	2300      	movs	r3, #0
 80122ec:	6123      	str	r3, [r4, #16]
 80122ee:	4616      	mov	r6, r2
 80122f0:	e7ba      	b.n	8012268 <_printf_i+0x150>
 80122f2:	680b      	ldr	r3, [r1, #0]
 80122f4:	1d1a      	adds	r2, r3, #4
 80122f6:	600a      	str	r2, [r1, #0]
 80122f8:	681e      	ldr	r6, [r3, #0]
 80122fa:	6862      	ldr	r2, [r4, #4]
 80122fc:	2100      	movs	r1, #0
 80122fe:	4630      	mov	r0, r6
 8012300:	f7ed ff6e 	bl	80001e0 <memchr>
 8012304:	b108      	cbz	r0, 801230a <_printf_i+0x1f2>
 8012306:	1b80      	subs	r0, r0, r6
 8012308:	6060      	str	r0, [r4, #4]
 801230a:	6863      	ldr	r3, [r4, #4]
 801230c:	6123      	str	r3, [r4, #16]
 801230e:	2300      	movs	r3, #0
 8012310:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012314:	e7a8      	b.n	8012268 <_printf_i+0x150>
 8012316:	6923      	ldr	r3, [r4, #16]
 8012318:	4632      	mov	r2, r6
 801231a:	4649      	mov	r1, r9
 801231c:	4640      	mov	r0, r8
 801231e:	47d0      	blx	sl
 8012320:	3001      	adds	r0, #1
 8012322:	d0ab      	beq.n	801227c <_printf_i+0x164>
 8012324:	6823      	ldr	r3, [r4, #0]
 8012326:	079b      	lsls	r3, r3, #30
 8012328:	d413      	bmi.n	8012352 <_printf_i+0x23a>
 801232a:	68e0      	ldr	r0, [r4, #12]
 801232c:	9b03      	ldr	r3, [sp, #12]
 801232e:	4298      	cmp	r0, r3
 8012330:	bfb8      	it	lt
 8012332:	4618      	movlt	r0, r3
 8012334:	e7a4      	b.n	8012280 <_printf_i+0x168>
 8012336:	2301      	movs	r3, #1
 8012338:	4632      	mov	r2, r6
 801233a:	4649      	mov	r1, r9
 801233c:	4640      	mov	r0, r8
 801233e:	47d0      	blx	sl
 8012340:	3001      	adds	r0, #1
 8012342:	d09b      	beq.n	801227c <_printf_i+0x164>
 8012344:	3501      	adds	r5, #1
 8012346:	68e3      	ldr	r3, [r4, #12]
 8012348:	9903      	ldr	r1, [sp, #12]
 801234a:	1a5b      	subs	r3, r3, r1
 801234c:	42ab      	cmp	r3, r5
 801234e:	dcf2      	bgt.n	8012336 <_printf_i+0x21e>
 8012350:	e7eb      	b.n	801232a <_printf_i+0x212>
 8012352:	2500      	movs	r5, #0
 8012354:	f104 0619 	add.w	r6, r4, #25
 8012358:	e7f5      	b.n	8012346 <_printf_i+0x22e>
 801235a:	bf00      	nop
 801235c:	08014c9e 	.word	0x08014c9e
 8012360:	08014caf 	.word	0x08014caf

08012364 <_sbrk_r>:
 8012364:	b538      	push	{r3, r4, r5, lr}
 8012366:	4d06      	ldr	r5, [pc, #24]	; (8012380 <_sbrk_r+0x1c>)
 8012368:	2300      	movs	r3, #0
 801236a:	4604      	mov	r4, r0
 801236c:	4608      	mov	r0, r1
 801236e:	602b      	str	r3, [r5, #0]
 8012370:	f7f0 fb38 	bl	80029e4 <_sbrk>
 8012374:	1c43      	adds	r3, r0, #1
 8012376:	d102      	bne.n	801237e <_sbrk_r+0x1a>
 8012378:	682b      	ldr	r3, [r5, #0]
 801237a:	b103      	cbz	r3, 801237e <_sbrk_r+0x1a>
 801237c:	6023      	str	r3, [r4, #0]
 801237e:	bd38      	pop	{r3, r4, r5, pc}
 8012380:	20008e94 	.word	0x20008e94

08012384 <quorem>:
 8012384:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012388:	6903      	ldr	r3, [r0, #16]
 801238a:	690c      	ldr	r4, [r1, #16]
 801238c:	42a3      	cmp	r3, r4
 801238e:	4607      	mov	r7, r0
 8012390:	f2c0 8081 	blt.w	8012496 <quorem+0x112>
 8012394:	3c01      	subs	r4, #1
 8012396:	f101 0814 	add.w	r8, r1, #20
 801239a:	f100 0514 	add.w	r5, r0, #20
 801239e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80123a2:	9301      	str	r3, [sp, #4]
 80123a4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80123a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80123ac:	3301      	adds	r3, #1
 80123ae:	429a      	cmp	r2, r3
 80123b0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80123b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80123b8:	fbb2 f6f3 	udiv	r6, r2, r3
 80123bc:	d331      	bcc.n	8012422 <quorem+0x9e>
 80123be:	f04f 0e00 	mov.w	lr, #0
 80123c2:	4640      	mov	r0, r8
 80123c4:	46ac      	mov	ip, r5
 80123c6:	46f2      	mov	sl, lr
 80123c8:	f850 2b04 	ldr.w	r2, [r0], #4
 80123cc:	b293      	uxth	r3, r2
 80123ce:	fb06 e303 	mla	r3, r6, r3, lr
 80123d2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80123d6:	b29b      	uxth	r3, r3
 80123d8:	ebaa 0303 	sub.w	r3, sl, r3
 80123dc:	0c12      	lsrs	r2, r2, #16
 80123de:	f8dc a000 	ldr.w	sl, [ip]
 80123e2:	fb06 e202 	mla	r2, r6, r2, lr
 80123e6:	fa13 f38a 	uxtah	r3, r3, sl
 80123ea:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80123ee:	fa1f fa82 	uxth.w	sl, r2
 80123f2:	f8dc 2000 	ldr.w	r2, [ip]
 80123f6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80123fa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80123fe:	b29b      	uxth	r3, r3
 8012400:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012404:	4581      	cmp	r9, r0
 8012406:	f84c 3b04 	str.w	r3, [ip], #4
 801240a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801240e:	d2db      	bcs.n	80123c8 <quorem+0x44>
 8012410:	f855 300b 	ldr.w	r3, [r5, fp]
 8012414:	b92b      	cbnz	r3, 8012422 <quorem+0x9e>
 8012416:	9b01      	ldr	r3, [sp, #4]
 8012418:	3b04      	subs	r3, #4
 801241a:	429d      	cmp	r5, r3
 801241c:	461a      	mov	r2, r3
 801241e:	d32e      	bcc.n	801247e <quorem+0xfa>
 8012420:	613c      	str	r4, [r7, #16]
 8012422:	4638      	mov	r0, r7
 8012424:	f001 f8b6 	bl	8013594 <__mcmp>
 8012428:	2800      	cmp	r0, #0
 801242a:	db24      	blt.n	8012476 <quorem+0xf2>
 801242c:	3601      	adds	r6, #1
 801242e:	4628      	mov	r0, r5
 8012430:	f04f 0c00 	mov.w	ip, #0
 8012434:	f858 2b04 	ldr.w	r2, [r8], #4
 8012438:	f8d0 e000 	ldr.w	lr, [r0]
 801243c:	b293      	uxth	r3, r2
 801243e:	ebac 0303 	sub.w	r3, ip, r3
 8012442:	0c12      	lsrs	r2, r2, #16
 8012444:	fa13 f38e 	uxtah	r3, r3, lr
 8012448:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801244c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012450:	b29b      	uxth	r3, r3
 8012452:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012456:	45c1      	cmp	r9, r8
 8012458:	f840 3b04 	str.w	r3, [r0], #4
 801245c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8012460:	d2e8      	bcs.n	8012434 <quorem+0xb0>
 8012462:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012466:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801246a:	b922      	cbnz	r2, 8012476 <quorem+0xf2>
 801246c:	3b04      	subs	r3, #4
 801246e:	429d      	cmp	r5, r3
 8012470:	461a      	mov	r2, r3
 8012472:	d30a      	bcc.n	801248a <quorem+0x106>
 8012474:	613c      	str	r4, [r7, #16]
 8012476:	4630      	mov	r0, r6
 8012478:	b003      	add	sp, #12
 801247a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801247e:	6812      	ldr	r2, [r2, #0]
 8012480:	3b04      	subs	r3, #4
 8012482:	2a00      	cmp	r2, #0
 8012484:	d1cc      	bne.n	8012420 <quorem+0x9c>
 8012486:	3c01      	subs	r4, #1
 8012488:	e7c7      	b.n	801241a <quorem+0x96>
 801248a:	6812      	ldr	r2, [r2, #0]
 801248c:	3b04      	subs	r3, #4
 801248e:	2a00      	cmp	r2, #0
 8012490:	d1f0      	bne.n	8012474 <quorem+0xf0>
 8012492:	3c01      	subs	r4, #1
 8012494:	e7eb      	b.n	801246e <quorem+0xea>
 8012496:	2000      	movs	r0, #0
 8012498:	e7ee      	b.n	8012478 <quorem+0xf4>
 801249a:	0000      	movs	r0, r0
 801249c:	0000      	movs	r0, r0
	...

080124a0 <_dtoa_r>:
 80124a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124a4:	ed2d 8b02 	vpush	{d8}
 80124a8:	ec57 6b10 	vmov	r6, r7, d0
 80124ac:	b095      	sub	sp, #84	; 0x54
 80124ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80124b0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80124b4:	9105      	str	r1, [sp, #20]
 80124b6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80124ba:	4604      	mov	r4, r0
 80124bc:	9209      	str	r2, [sp, #36]	; 0x24
 80124be:	930f      	str	r3, [sp, #60]	; 0x3c
 80124c0:	b975      	cbnz	r5, 80124e0 <_dtoa_r+0x40>
 80124c2:	2010      	movs	r0, #16
 80124c4:	f7ff fa04 	bl	80118d0 <malloc>
 80124c8:	4602      	mov	r2, r0
 80124ca:	6260      	str	r0, [r4, #36]	; 0x24
 80124cc:	b920      	cbnz	r0, 80124d8 <_dtoa_r+0x38>
 80124ce:	4bb2      	ldr	r3, [pc, #712]	; (8012798 <_dtoa_r+0x2f8>)
 80124d0:	21ea      	movs	r1, #234	; 0xea
 80124d2:	48b2      	ldr	r0, [pc, #712]	; (801279c <_dtoa_r+0x2fc>)
 80124d4:	f001 f95e 	bl	8013794 <__assert_func>
 80124d8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80124dc:	6005      	str	r5, [r0, #0]
 80124de:	60c5      	str	r5, [r0, #12]
 80124e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80124e2:	6819      	ldr	r1, [r3, #0]
 80124e4:	b151      	cbz	r1, 80124fc <_dtoa_r+0x5c>
 80124e6:	685a      	ldr	r2, [r3, #4]
 80124e8:	604a      	str	r2, [r1, #4]
 80124ea:	2301      	movs	r3, #1
 80124ec:	4093      	lsls	r3, r2
 80124ee:	608b      	str	r3, [r1, #8]
 80124f0:	4620      	mov	r0, r4
 80124f2:	f000 fe11 	bl	8013118 <_Bfree>
 80124f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80124f8:	2200      	movs	r2, #0
 80124fa:	601a      	str	r2, [r3, #0]
 80124fc:	1e3b      	subs	r3, r7, #0
 80124fe:	bfb9      	ittee	lt
 8012500:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8012504:	9303      	strlt	r3, [sp, #12]
 8012506:	2300      	movge	r3, #0
 8012508:	f8c8 3000 	strge.w	r3, [r8]
 801250c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8012510:	4ba3      	ldr	r3, [pc, #652]	; (80127a0 <_dtoa_r+0x300>)
 8012512:	bfbc      	itt	lt
 8012514:	2201      	movlt	r2, #1
 8012516:	f8c8 2000 	strlt.w	r2, [r8]
 801251a:	ea33 0309 	bics.w	r3, r3, r9
 801251e:	d11b      	bne.n	8012558 <_dtoa_r+0xb8>
 8012520:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012522:	f242 730f 	movw	r3, #9999	; 0x270f
 8012526:	6013      	str	r3, [r2, #0]
 8012528:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801252c:	4333      	orrs	r3, r6
 801252e:	f000 857a 	beq.w	8013026 <_dtoa_r+0xb86>
 8012532:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012534:	b963      	cbnz	r3, 8012550 <_dtoa_r+0xb0>
 8012536:	4b9b      	ldr	r3, [pc, #620]	; (80127a4 <_dtoa_r+0x304>)
 8012538:	e024      	b.n	8012584 <_dtoa_r+0xe4>
 801253a:	4b9b      	ldr	r3, [pc, #620]	; (80127a8 <_dtoa_r+0x308>)
 801253c:	9300      	str	r3, [sp, #0]
 801253e:	3308      	adds	r3, #8
 8012540:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012542:	6013      	str	r3, [r2, #0]
 8012544:	9800      	ldr	r0, [sp, #0]
 8012546:	b015      	add	sp, #84	; 0x54
 8012548:	ecbd 8b02 	vpop	{d8}
 801254c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012550:	4b94      	ldr	r3, [pc, #592]	; (80127a4 <_dtoa_r+0x304>)
 8012552:	9300      	str	r3, [sp, #0]
 8012554:	3303      	adds	r3, #3
 8012556:	e7f3      	b.n	8012540 <_dtoa_r+0xa0>
 8012558:	ed9d 7b02 	vldr	d7, [sp, #8]
 801255c:	2200      	movs	r2, #0
 801255e:	ec51 0b17 	vmov	r0, r1, d7
 8012562:	2300      	movs	r3, #0
 8012564:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8012568:	f7ee faae 	bl	8000ac8 <__aeabi_dcmpeq>
 801256c:	4680      	mov	r8, r0
 801256e:	b158      	cbz	r0, 8012588 <_dtoa_r+0xe8>
 8012570:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012572:	2301      	movs	r3, #1
 8012574:	6013      	str	r3, [r2, #0]
 8012576:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012578:	2b00      	cmp	r3, #0
 801257a:	f000 8551 	beq.w	8013020 <_dtoa_r+0xb80>
 801257e:	488b      	ldr	r0, [pc, #556]	; (80127ac <_dtoa_r+0x30c>)
 8012580:	6018      	str	r0, [r3, #0]
 8012582:	1e43      	subs	r3, r0, #1
 8012584:	9300      	str	r3, [sp, #0]
 8012586:	e7dd      	b.n	8012544 <_dtoa_r+0xa4>
 8012588:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801258c:	aa12      	add	r2, sp, #72	; 0x48
 801258e:	a913      	add	r1, sp, #76	; 0x4c
 8012590:	4620      	mov	r0, r4
 8012592:	f001 f8a3 	bl	80136dc <__d2b>
 8012596:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801259a:	4683      	mov	fp, r0
 801259c:	2d00      	cmp	r5, #0
 801259e:	d07c      	beq.n	801269a <_dtoa_r+0x1fa>
 80125a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80125a2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80125a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80125aa:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80125ae:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80125b2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80125b6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80125ba:	4b7d      	ldr	r3, [pc, #500]	; (80127b0 <_dtoa_r+0x310>)
 80125bc:	2200      	movs	r2, #0
 80125be:	4630      	mov	r0, r6
 80125c0:	4639      	mov	r1, r7
 80125c2:	f7ed fe61 	bl	8000288 <__aeabi_dsub>
 80125c6:	a36e      	add	r3, pc, #440	; (adr r3, 8012780 <_dtoa_r+0x2e0>)
 80125c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125cc:	f7ee f814 	bl	80005f8 <__aeabi_dmul>
 80125d0:	a36d      	add	r3, pc, #436	; (adr r3, 8012788 <_dtoa_r+0x2e8>)
 80125d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125d6:	f7ed fe59 	bl	800028c <__adddf3>
 80125da:	4606      	mov	r6, r0
 80125dc:	4628      	mov	r0, r5
 80125de:	460f      	mov	r7, r1
 80125e0:	f7ed ffa0 	bl	8000524 <__aeabi_i2d>
 80125e4:	a36a      	add	r3, pc, #424	; (adr r3, 8012790 <_dtoa_r+0x2f0>)
 80125e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125ea:	f7ee f805 	bl	80005f8 <__aeabi_dmul>
 80125ee:	4602      	mov	r2, r0
 80125f0:	460b      	mov	r3, r1
 80125f2:	4630      	mov	r0, r6
 80125f4:	4639      	mov	r1, r7
 80125f6:	f7ed fe49 	bl	800028c <__adddf3>
 80125fa:	4606      	mov	r6, r0
 80125fc:	460f      	mov	r7, r1
 80125fe:	f7ee faab 	bl	8000b58 <__aeabi_d2iz>
 8012602:	2200      	movs	r2, #0
 8012604:	4682      	mov	sl, r0
 8012606:	2300      	movs	r3, #0
 8012608:	4630      	mov	r0, r6
 801260a:	4639      	mov	r1, r7
 801260c:	f7ee fa66 	bl	8000adc <__aeabi_dcmplt>
 8012610:	b148      	cbz	r0, 8012626 <_dtoa_r+0x186>
 8012612:	4650      	mov	r0, sl
 8012614:	f7ed ff86 	bl	8000524 <__aeabi_i2d>
 8012618:	4632      	mov	r2, r6
 801261a:	463b      	mov	r3, r7
 801261c:	f7ee fa54 	bl	8000ac8 <__aeabi_dcmpeq>
 8012620:	b908      	cbnz	r0, 8012626 <_dtoa_r+0x186>
 8012622:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012626:	f1ba 0f16 	cmp.w	sl, #22
 801262a:	d854      	bhi.n	80126d6 <_dtoa_r+0x236>
 801262c:	4b61      	ldr	r3, [pc, #388]	; (80127b4 <_dtoa_r+0x314>)
 801262e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012636:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801263a:	f7ee fa4f 	bl	8000adc <__aeabi_dcmplt>
 801263e:	2800      	cmp	r0, #0
 8012640:	d04b      	beq.n	80126da <_dtoa_r+0x23a>
 8012642:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012646:	2300      	movs	r3, #0
 8012648:	930e      	str	r3, [sp, #56]	; 0x38
 801264a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801264c:	1b5d      	subs	r5, r3, r5
 801264e:	1e6b      	subs	r3, r5, #1
 8012650:	9304      	str	r3, [sp, #16]
 8012652:	bf43      	ittte	mi
 8012654:	2300      	movmi	r3, #0
 8012656:	f1c5 0801 	rsbmi	r8, r5, #1
 801265a:	9304      	strmi	r3, [sp, #16]
 801265c:	f04f 0800 	movpl.w	r8, #0
 8012660:	f1ba 0f00 	cmp.w	sl, #0
 8012664:	db3b      	blt.n	80126de <_dtoa_r+0x23e>
 8012666:	9b04      	ldr	r3, [sp, #16]
 8012668:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 801266c:	4453      	add	r3, sl
 801266e:	9304      	str	r3, [sp, #16]
 8012670:	2300      	movs	r3, #0
 8012672:	9306      	str	r3, [sp, #24]
 8012674:	9b05      	ldr	r3, [sp, #20]
 8012676:	2b09      	cmp	r3, #9
 8012678:	d869      	bhi.n	801274e <_dtoa_r+0x2ae>
 801267a:	2b05      	cmp	r3, #5
 801267c:	bfc4      	itt	gt
 801267e:	3b04      	subgt	r3, #4
 8012680:	9305      	strgt	r3, [sp, #20]
 8012682:	9b05      	ldr	r3, [sp, #20]
 8012684:	f1a3 0302 	sub.w	r3, r3, #2
 8012688:	bfcc      	ite	gt
 801268a:	2500      	movgt	r5, #0
 801268c:	2501      	movle	r5, #1
 801268e:	2b03      	cmp	r3, #3
 8012690:	d869      	bhi.n	8012766 <_dtoa_r+0x2c6>
 8012692:	e8df f003 	tbb	[pc, r3]
 8012696:	4e2c      	.short	0x4e2c
 8012698:	5a4c      	.short	0x5a4c
 801269a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 801269e:	441d      	add	r5, r3
 80126a0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80126a4:	2b20      	cmp	r3, #32
 80126a6:	bfc1      	itttt	gt
 80126a8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80126ac:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80126b0:	fa09 f303 	lslgt.w	r3, r9, r3
 80126b4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80126b8:	bfda      	itte	le
 80126ba:	f1c3 0320 	rsble	r3, r3, #32
 80126be:	fa06 f003 	lslle.w	r0, r6, r3
 80126c2:	4318      	orrgt	r0, r3
 80126c4:	f7ed ff1e 	bl	8000504 <__aeabi_ui2d>
 80126c8:	2301      	movs	r3, #1
 80126ca:	4606      	mov	r6, r0
 80126cc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80126d0:	3d01      	subs	r5, #1
 80126d2:	9310      	str	r3, [sp, #64]	; 0x40
 80126d4:	e771      	b.n	80125ba <_dtoa_r+0x11a>
 80126d6:	2301      	movs	r3, #1
 80126d8:	e7b6      	b.n	8012648 <_dtoa_r+0x1a8>
 80126da:	900e      	str	r0, [sp, #56]	; 0x38
 80126dc:	e7b5      	b.n	801264a <_dtoa_r+0x1aa>
 80126de:	f1ca 0300 	rsb	r3, sl, #0
 80126e2:	9306      	str	r3, [sp, #24]
 80126e4:	2300      	movs	r3, #0
 80126e6:	eba8 080a 	sub.w	r8, r8, sl
 80126ea:	930d      	str	r3, [sp, #52]	; 0x34
 80126ec:	e7c2      	b.n	8012674 <_dtoa_r+0x1d4>
 80126ee:	2300      	movs	r3, #0
 80126f0:	9308      	str	r3, [sp, #32]
 80126f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80126f4:	2b00      	cmp	r3, #0
 80126f6:	dc39      	bgt.n	801276c <_dtoa_r+0x2cc>
 80126f8:	f04f 0901 	mov.w	r9, #1
 80126fc:	f8cd 9004 	str.w	r9, [sp, #4]
 8012700:	464b      	mov	r3, r9
 8012702:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8012706:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8012708:	2200      	movs	r2, #0
 801270a:	6042      	str	r2, [r0, #4]
 801270c:	2204      	movs	r2, #4
 801270e:	f102 0614 	add.w	r6, r2, #20
 8012712:	429e      	cmp	r6, r3
 8012714:	6841      	ldr	r1, [r0, #4]
 8012716:	d92f      	bls.n	8012778 <_dtoa_r+0x2d8>
 8012718:	4620      	mov	r0, r4
 801271a:	f000 fcbd 	bl	8013098 <_Balloc>
 801271e:	9000      	str	r0, [sp, #0]
 8012720:	2800      	cmp	r0, #0
 8012722:	d14b      	bne.n	80127bc <_dtoa_r+0x31c>
 8012724:	4b24      	ldr	r3, [pc, #144]	; (80127b8 <_dtoa_r+0x318>)
 8012726:	4602      	mov	r2, r0
 8012728:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801272c:	e6d1      	b.n	80124d2 <_dtoa_r+0x32>
 801272e:	2301      	movs	r3, #1
 8012730:	e7de      	b.n	80126f0 <_dtoa_r+0x250>
 8012732:	2300      	movs	r3, #0
 8012734:	9308      	str	r3, [sp, #32]
 8012736:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012738:	eb0a 0903 	add.w	r9, sl, r3
 801273c:	f109 0301 	add.w	r3, r9, #1
 8012740:	2b01      	cmp	r3, #1
 8012742:	9301      	str	r3, [sp, #4]
 8012744:	bfb8      	it	lt
 8012746:	2301      	movlt	r3, #1
 8012748:	e7dd      	b.n	8012706 <_dtoa_r+0x266>
 801274a:	2301      	movs	r3, #1
 801274c:	e7f2      	b.n	8012734 <_dtoa_r+0x294>
 801274e:	2501      	movs	r5, #1
 8012750:	2300      	movs	r3, #0
 8012752:	9305      	str	r3, [sp, #20]
 8012754:	9508      	str	r5, [sp, #32]
 8012756:	f04f 39ff 	mov.w	r9, #4294967295
 801275a:	2200      	movs	r2, #0
 801275c:	f8cd 9004 	str.w	r9, [sp, #4]
 8012760:	2312      	movs	r3, #18
 8012762:	9209      	str	r2, [sp, #36]	; 0x24
 8012764:	e7cf      	b.n	8012706 <_dtoa_r+0x266>
 8012766:	2301      	movs	r3, #1
 8012768:	9308      	str	r3, [sp, #32]
 801276a:	e7f4      	b.n	8012756 <_dtoa_r+0x2b6>
 801276c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8012770:	f8cd 9004 	str.w	r9, [sp, #4]
 8012774:	464b      	mov	r3, r9
 8012776:	e7c6      	b.n	8012706 <_dtoa_r+0x266>
 8012778:	3101      	adds	r1, #1
 801277a:	6041      	str	r1, [r0, #4]
 801277c:	0052      	lsls	r2, r2, #1
 801277e:	e7c6      	b.n	801270e <_dtoa_r+0x26e>
 8012780:	636f4361 	.word	0x636f4361
 8012784:	3fd287a7 	.word	0x3fd287a7
 8012788:	8b60c8b3 	.word	0x8b60c8b3
 801278c:	3fc68a28 	.word	0x3fc68a28
 8012790:	509f79fb 	.word	0x509f79fb
 8012794:	3fd34413 	.word	0x3fd34413
 8012798:	08014ccd 	.word	0x08014ccd
 801279c:	08014ce4 	.word	0x08014ce4
 80127a0:	7ff00000 	.word	0x7ff00000
 80127a4:	08014cc9 	.word	0x08014cc9
 80127a8:	08014cc0 	.word	0x08014cc0
 80127ac:	08014c9d 	.word	0x08014c9d
 80127b0:	3ff80000 	.word	0x3ff80000
 80127b4:	08014de0 	.word	0x08014de0
 80127b8:	08014d43 	.word	0x08014d43
 80127bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80127be:	9a00      	ldr	r2, [sp, #0]
 80127c0:	601a      	str	r2, [r3, #0]
 80127c2:	9b01      	ldr	r3, [sp, #4]
 80127c4:	2b0e      	cmp	r3, #14
 80127c6:	f200 80ad 	bhi.w	8012924 <_dtoa_r+0x484>
 80127ca:	2d00      	cmp	r5, #0
 80127cc:	f000 80aa 	beq.w	8012924 <_dtoa_r+0x484>
 80127d0:	f1ba 0f00 	cmp.w	sl, #0
 80127d4:	dd36      	ble.n	8012844 <_dtoa_r+0x3a4>
 80127d6:	4ac3      	ldr	r2, [pc, #780]	; (8012ae4 <_dtoa_r+0x644>)
 80127d8:	f00a 030f 	and.w	r3, sl, #15
 80127dc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80127e0:	ed93 7b00 	vldr	d7, [r3]
 80127e4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80127e8:	ea4f 172a 	mov.w	r7, sl, asr #4
 80127ec:	eeb0 8a47 	vmov.f32	s16, s14
 80127f0:	eef0 8a67 	vmov.f32	s17, s15
 80127f4:	d016      	beq.n	8012824 <_dtoa_r+0x384>
 80127f6:	4bbc      	ldr	r3, [pc, #752]	; (8012ae8 <_dtoa_r+0x648>)
 80127f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80127fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012800:	f7ee f824 	bl	800084c <__aeabi_ddiv>
 8012804:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012808:	f007 070f 	and.w	r7, r7, #15
 801280c:	2503      	movs	r5, #3
 801280e:	4eb6      	ldr	r6, [pc, #728]	; (8012ae8 <_dtoa_r+0x648>)
 8012810:	b957      	cbnz	r7, 8012828 <_dtoa_r+0x388>
 8012812:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012816:	ec53 2b18 	vmov	r2, r3, d8
 801281a:	f7ee f817 	bl	800084c <__aeabi_ddiv>
 801281e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012822:	e029      	b.n	8012878 <_dtoa_r+0x3d8>
 8012824:	2502      	movs	r5, #2
 8012826:	e7f2      	b.n	801280e <_dtoa_r+0x36e>
 8012828:	07f9      	lsls	r1, r7, #31
 801282a:	d508      	bpl.n	801283e <_dtoa_r+0x39e>
 801282c:	ec51 0b18 	vmov	r0, r1, d8
 8012830:	e9d6 2300 	ldrd	r2, r3, [r6]
 8012834:	f7ed fee0 	bl	80005f8 <__aeabi_dmul>
 8012838:	ec41 0b18 	vmov	d8, r0, r1
 801283c:	3501      	adds	r5, #1
 801283e:	107f      	asrs	r7, r7, #1
 8012840:	3608      	adds	r6, #8
 8012842:	e7e5      	b.n	8012810 <_dtoa_r+0x370>
 8012844:	f000 80a6 	beq.w	8012994 <_dtoa_r+0x4f4>
 8012848:	f1ca 0600 	rsb	r6, sl, #0
 801284c:	4ba5      	ldr	r3, [pc, #660]	; (8012ae4 <_dtoa_r+0x644>)
 801284e:	4fa6      	ldr	r7, [pc, #664]	; (8012ae8 <_dtoa_r+0x648>)
 8012850:	f006 020f 	and.w	r2, r6, #15
 8012854:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012858:	e9d3 2300 	ldrd	r2, r3, [r3]
 801285c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8012860:	f7ed feca 	bl	80005f8 <__aeabi_dmul>
 8012864:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012868:	1136      	asrs	r6, r6, #4
 801286a:	2300      	movs	r3, #0
 801286c:	2502      	movs	r5, #2
 801286e:	2e00      	cmp	r6, #0
 8012870:	f040 8085 	bne.w	801297e <_dtoa_r+0x4de>
 8012874:	2b00      	cmp	r3, #0
 8012876:	d1d2      	bne.n	801281e <_dtoa_r+0x37e>
 8012878:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801287a:	2b00      	cmp	r3, #0
 801287c:	f000 808c 	beq.w	8012998 <_dtoa_r+0x4f8>
 8012880:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012884:	4b99      	ldr	r3, [pc, #612]	; (8012aec <_dtoa_r+0x64c>)
 8012886:	2200      	movs	r2, #0
 8012888:	4630      	mov	r0, r6
 801288a:	4639      	mov	r1, r7
 801288c:	f7ee f926 	bl	8000adc <__aeabi_dcmplt>
 8012890:	2800      	cmp	r0, #0
 8012892:	f000 8081 	beq.w	8012998 <_dtoa_r+0x4f8>
 8012896:	9b01      	ldr	r3, [sp, #4]
 8012898:	2b00      	cmp	r3, #0
 801289a:	d07d      	beq.n	8012998 <_dtoa_r+0x4f8>
 801289c:	f1b9 0f00 	cmp.w	r9, #0
 80128a0:	dd3c      	ble.n	801291c <_dtoa_r+0x47c>
 80128a2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80128a6:	9307      	str	r3, [sp, #28]
 80128a8:	2200      	movs	r2, #0
 80128aa:	4b91      	ldr	r3, [pc, #580]	; (8012af0 <_dtoa_r+0x650>)
 80128ac:	4630      	mov	r0, r6
 80128ae:	4639      	mov	r1, r7
 80128b0:	f7ed fea2 	bl	80005f8 <__aeabi_dmul>
 80128b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80128b8:	3501      	adds	r5, #1
 80128ba:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80128be:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80128c2:	4628      	mov	r0, r5
 80128c4:	f7ed fe2e 	bl	8000524 <__aeabi_i2d>
 80128c8:	4632      	mov	r2, r6
 80128ca:	463b      	mov	r3, r7
 80128cc:	f7ed fe94 	bl	80005f8 <__aeabi_dmul>
 80128d0:	4b88      	ldr	r3, [pc, #544]	; (8012af4 <_dtoa_r+0x654>)
 80128d2:	2200      	movs	r2, #0
 80128d4:	f7ed fcda 	bl	800028c <__adddf3>
 80128d8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80128dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80128e0:	9303      	str	r3, [sp, #12]
 80128e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80128e4:	2b00      	cmp	r3, #0
 80128e6:	d15c      	bne.n	80129a2 <_dtoa_r+0x502>
 80128e8:	4b83      	ldr	r3, [pc, #524]	; (8012af8 <_dtoa_r+0x658>)
 80128ea:	2200      	movs	r2, #0
 80128ec:	4630      	mov	r0, r6
 80128ee:	4639      	mov	r1, r7
 80128f0:	f7ed fcca 	bl	8000288 <__aeabi_dsub>
 80128f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80128f8:	4606      	mov	r6, r0
 80128fa:	460f      	mov	r7, r1
 80128fc:	f7ee f90c 	bl	8000b18 <__aeabi_dcmpgt>
 8012900:	2800      	cmp	r0, #0
 8012902:	f040 8296 	bne.w	8012e32 <_dtoa_r+0x992>
 8012906:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 801290a:	4630      	mov	r0, r6
 801290c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012910:	4639      	mov	r1, r7
 8012912:	f7ee f8e3 	bl	8000adc <__aeabi_dcmplt>
 8012916:	2800      	cmp	r0, #0
 8012918:	f040 8288 	bne.w	8012e2c <_dtoa_r+0x98c>
 801291c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8012920:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012924:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012926:	2b00      	cmp	r3, #0
 8012928:	f2c0 8158 	blt.w	8012bdc <_dtoa_r+0x73c>
 801292c:	f1ba 0f0e 	cmp.w	sl, #14
 8012930:	f300 8154 	bgt.w	8012bdc <_dtoa_r+0x73c>
 8012934:	4b6b      	ldr	r3, [pc, #428]	; (8012ae4 <_dtoa_r+0x644>)
 8012936:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801293a:	e9d3 8900 	ldrd	r8, r9, [r3]
 801293e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012940:	2b00      	cmp	r3, #0
 8012942:	f280 80e3 	bge.w	8012b0c <_dtoa_r+0x66c>
 8012946:	9b01      	ldr	r3, [sp, #4]
 8012948:	2b00      	cmp	r3, #0
 801294a:	f300 80df 	bgt.w	8012b0c <_dtoa_r+0x66c>
 801294e:	f040 826d 	bne.w	8012e2c <_dtoa_r+0x98c>
 8012952:	4b69      	ldr	r3, [pc, #420]	; (8012af8 <_dtoa_r+0x658>)
 8012954:	2200      	movs	r2, #0
 8012956:	4640      	mov	r0, r8
 8012958:	4649      	mov	r1, r9
 801295a:	f7ed fe4d 	bl	80005f8 <__aeabi_dmul>
 801295e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012962:	f7ee f8cf 	bl	8000b04 <__aeabi_dcmpge>
 8012966:	9e01      	ldr	r6, [sp, #4]
 8012968:	4637      	mov	r7, r6
 801296a:	2800      	cmp	r0, #0
 801296c:	f040 8243 	bne.w	8012df6 <_dtoa_r+0x956>
 8012970:	9d00      	ldr	r5, [sp, #0]
 8012972:	2331      	movs	r3, #49	; 0x31
 8012974:	f805 3b01 	strb.w	r3, [r5], #1
 8012978:	f10a 0a01 	add.w	sl, sl, #1
 801297c:	e23f      	b.n	8012dfe <_dtoa_r+0x95e>
 801297e:	07f2      	lsls	r2, r6, #31
 8012980:	d505      	bpl.n	801298e <_dtoa_r+0x4ee>
 8012982:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012986:	f7ed fe37 	bl	80005f8 <__aeabi_dmul>
 801298a:	3501      	adds	r5, #1
 801298c:	2301      	movs	r3, #1
 801298e:	1076      	asrs	r6, r6, #1
 8012990:	3708      	adds	r7, #8
 8012992:	e76c      	b.n	801286e <_dtoa_r+0x3ce>
 8012994:	2502      	movs	r5, #2
 8012996:	e76f      	b.n	8012878 <_dtoa_r+0x3d8>
 8012998:	9b01      	ldr	r3, [sp, #4]
 801299a:	f8cd a01c 	str.w	sl, [sp, #28]
 801299e:	930c      	str	r3, [sp, #48]	; 0x30
 80129a0:	e78d      	b.n	80128be <_dtoa_r+0x41e>
 80129a2:	9900      	ldr	r1, [sp, #0]
 80129a4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80129a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80129a8:	4b4e      	ldr	r3, [pc, #312]	; (8012ae4 <_dtoa_r+0x644>)
 80129aa:	ed9d 7b02 	vldr	d7, [sp, #8]
 80129ae:	4401      	add	r1, r0
 80129b0:	9102      	str	r1, [sp, #8]
 80129b2:	9908      	ldr	r1, [sp, #32]
 80129b4:	eeb0 8a47 	vmov.f32	s16, s14
 80129b8:	eef0 8a67 	vmov.f32	s17, s15
 80129bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80129c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80129c4:	2900      	cmp	r1, #0
 80129c6:	d045      	beq.n	8012a54 <_dtoa_r+0x5b4>
 80129c8:	494c      	ldr	r1, [pc, #304]	; (8012afc <_dtoa_r+0x65c>)
 80129ca:	2000      	movs	r0, #0
 80129cc:	f7ed ff3e 	bl	800084c <__aeabi_ddiv>
 80129d0:	ec53 2b18 	vmov	r2, r3, d8
 80129d4:	f7ed fc58 	bl	8000288 <__aeabi_dsub>
 80129d8:	9d00      	ldr	r5, [sp, #0]
 80129da:	ec41 0b18 	vmov	d8, r0, r1
 80129de:	4639      	mov	r1, r7
 80129e0:	4630      	mov	r0, r6
 80129e2:	f7ee f8b9 	bl	8000b58 <__aeabi_d2iz>
 80129e6:	900c      	str	r0, [sp, #48]	; 0x30
 80129e8:	f7ed fd9c 	bl	8000524 <__aeabi_i2d>
 80129ec:	4602      	mov	r2, r0
 80129ee:	460b      	mov	r3, r1
 80129f0:	4630      	mov	r0, r6
 80129f2:	4639      	mov	r1, r7
 80129f4:	f7ed fc48 	bl	8000288 <__aeabi_dsub>
 80129f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80129fa:	3330      	adds	r3, #48	; 0x30
 80129fc:	f805 3b01 	strb.w	r3, [r5], #1
 8012a00:	ec53 2b18 	vmov	r2, r3, d8
 8012a04:	4606      	mov	r6, r0
 8012a06:	460f      	mov	r7, r1
 8012a08:	f7ee f868 	bl	8000adc <__aeabi_dcmplt>
 8012a0c:	2800      	cmp	r0, #0
 8012a0e:	d165      	bne.n	8012adc <_dtoa_r+0x63c>
 8012a10:	4632      	mov	r2, r6
 8012a12:	463b      	mov	r3, r7
 8012a14:	4935      	ldr	r1, [pc, #212]	; (8012aec <_dtoa_r+0x64c>)
 8012a16:	2000      	movs	r0, #0
 8012a18:	f7ed fc36 	bl	8000288 <__aeabi_dsub>
 8012a1c:	ec53 2b18 	vmov	r2, r3, d8
 8012a20:	f7ee f85c 	bl	8000adc <__aeabi_dcmplt>
 8012a24:	2800      	cmp	r0, #0
 8012a26:	f040 80b9 	bne.w	8012b9c <_dtoa_r+0x6fc>
 8012a2a:	9b02      	ldr	r3, [sp, #8]
 8012a2c:	429d      	cmp	r5, r3
 8012a2e:	f43f af75 	beq.w	801291c <_dtoa_r+0x47c>
 8012a32:	4b2f      	ldr	r3, [pc, #188]	; (8012af0 <_dtoa_r+0x650>)
 8012a34:	ec51 0b18 	vmov	r0, r1, d8
 8012a38:	2200      	movs	r2, #0
 8012a3a:	f7ed fddd 	bl	80005f8 <__aeabi_dmul>
 8012a3e:	4b2c      	ldr	r3, [pc, #176]	; (8012af0 <_dtoa_r+0x650>)
 8012a40:	ec41 0b18 	vmov	d8, r0, r1
 8012a44:	2200      	movs	r2, #0
 8012a46:	4630      	mov	r0, r6
 8012a48:	4639      	mov	r1, r7
 8012a4a:	f7ed fdd5 	bl	80005f8 <__aeabi_dmul>
 8012a4e:	4606      	mov	r6, r0
 8012a50:	460f      	mov	r7, r1
 8012a52:	e7c4      	b.n	80129de <_dtoa_r+0x53e>
 8012a54:	ec51 0b17 	vmov	r0, r1, d7
 8012a58:	f7ed fdce 	bl	80005f8 <__aeabi_dmul>
 8012a5c:	9b02      	ldr	r3, [sp, #8]
 8012a5e:	9d00      	ldr	r5, [sp, #0]
 8012a60:	930c      	str	r3, [sp, #48]	; 0x30
 8012a62:	ec41 0b18 	vmov	d8, r0, r1
 8012a66:	4639      	mov	r1, r7
 8012a68:	4630      	mov	r0, r6
 8012a6a:	f7ee f875 	bl	8000b58 <__aeabi_d2iz>
 8012a6e:	9011      	str	r0, [sp, #68]	; 0x44
 8012a70:	f7ed fd58 	bl	8000524 <__aeabi_i2d>
 8012a74:	4602      	mov	r2, r0
 8012a76:	460b      	mov	r3, r1
 8012a78:	4630      	mov	r0, r6
 8012a7a:	4639      	mov	r1, r7
 8012a7c:	f7ed fc04 	bl	8000288 <__aeabi_dsub>
 8012a80:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012a82:	3330      	adds	r3, #48	; 0x30
 8012a84:	f805 3b01 	strb.w	r3, [r5], #1
 8012a88:	9b02      	ldr	r3, [sp, #8]
 8012a8a:	429d      	cmp	r5, r3
 8012a8c:	4606      	mov	r6, r0
 8012a8e:	460f      	mov	r7, r1
 8012a90:	f04f 0200 	mov.w	r2, #0
 8012a94:	d134      	bne.n	8012b00 <_dtoa_r+0x660>
 8012a96:	4b19      	ldr	r3, [pc, #100]	; (8012afc <_dtoa_r+0x65c>)
 8012a98:	ec51 0b18 	vmov	r0, r1, d8
 8012a9c:	f7ed fbf6 	bl	800028c <__adddf3>
 8012aa0:	4602      	mov	r2, r0
 8012aa2:	460b      	mov	r3, r1
 8012aa4:	4630      	mov	r0, r6
 8012aa6:	4639      	mov	r1, r7
 8012aa8:	f7ee f836 	bl	8000b18 <__aeabi_dcmpgt>
 8012aac:	2800      	cmp	r0, #0
 8012aae:	d175      	bne.n	8012b9c <_dtoa_r+0x6fc>
 8012ab0:	ec53 2b18 	vmov	r2, r3, d8
 8012ab4:	4911      	ldr	r1, [pc, #68]	; (8012afc <_dtoa_r+0x65c>)
 8012ab6:	2000      	movs	r0, #0
 8012ab8:	f7ed fbe6 	bl	8000288 <__aeabi_dsub>
 8012abc:	4602      	mov	r2, r0
 8012abe:	460b      	mov	r3, r1
 8012ac0:	4630      	mov	r0, r6
 8012ac2:	4639      	mov	r1, r7
 8012ac4:	f7ee f80a 	bl	8000adc <__aeabi_dcmplt>
 8012ac8:	2800      	cmp	r0, #0
 8012aca:	f43f af27 	beq.w	801291c <_dtoa_r+0x47c>
 8012ace:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8012ad0:	1e6b      	subs	r3, r5, #1
 8012ad2:	930c      	str	r3, [sp, #48]	; 0x30
 8012ad4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012ad8:	2b30      	cmp	r3, #48	; 0x30
 8012ada:	d0f8      	beq.n	8012ace <_dtoa_r+0x62e>
 8012adc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8012ae0:	e04a      	b.n	8012b78 <_dtoa_r+0x6d8>
 8012ae2:	bf00      	nop
 8012ae4:	08014de0 	.word	0x08014de0
 8012ae8:	08014db8 	.word	0x08014db8
 8012aec:	3ff00000 	.word	0x3ff00000
 8012af0:	40240000 	.word	0x40240000
 8012af4:	401c0000 	.word	0x401c0000
 8012af8:	40140000 	.word	0x40140000
 8012afc:	3fe00000 	.word	0x3fe00000
 8012b00:	4baf      	ldr	r3, [pc, #700]	; (8012dc0 <_dtoa_r+0x920>)
 8012b02:	f7ed fd79 	bl	80005f8 <__aeabi_dmul>
 8012b06:	4606      	mov	r6, r0
 8012b08:	460f      	mov	r7, r1
 8012b0a:	e7ac      	b.n	8012a66 <_dtoa_r+0x5c6>
 8012b0c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012b10:	9d00      	ldr	r5, [sp, #0]
 8012b12:	4642      	mov	r2, r8
 8012b14:	464b      	mov	r3, r9
 8012b16:	4630      	mov	r0, r6
 8012b18:	4639      	mov	r1, r7
 8012b1a:	f7ed fe97 	bl	800084c <__aeabi_ddiv>
 8012b1e:	f7ee f81b 	bl	8000b58 <__aeabi_d2iz>
 8012b22:	9002      	str	r0, [sp, #8]
 8012b24:	f7ed fcfe 	bl	8000524 <__aeabi_i2d>
 8012b28:	4642      	mov	r2, r8
 8012b2a:	464b      	mov	r3, r9
 8012b2c:	f7ed fd64 	bl	80005f8 <__aeabi_dmul>
 8012b30:	4602      	mov	r2, r0
 8012b32:	460b      	mov	r3, r1
 8012b34:	4630      	mov	r0, r6
 8012b36:	4639      	mov	r1, r7
 8012b38:	f7ed fba6 	bl	8000288 <__aeabi_dsub>
 8012b3c:	9e02      	ldr	r6, [sp, #8]
 8012b3e:	9f01      	ldr	r7, [sp, #4]
 8012b40:	3630      	adds	r6, #48	; 0x30
 8012b42:	f805 6b01 	strb.w	r6, [r5], #1
 8012b46:	9e00      	ldr	r6, [sp, #0]
 8012b48:	1bae      	subs	r6, r5, r6
 8012b4a:	42b7      	cmp	r7, r6
 8012b4c:	4602      	mov	r2, r0
 8012b4e:	460b      	mov	r3, r1
 8012b50:	d137      	bne.n	8012bc2 <_dtoa_r+0x722>
 8012b52:	f7ed fb9b 	bl	800028c <__adddf3>
 8012b56:	4642      	mov	r2, r8
 8012b58:	464b      	mov	r3, r9
 8012b5a:	4606      	mov	r6, r0
 8012b5c:	460f      	mov	r7, r1
 8012b5e:	f7ed ffdb 	bl	8000b18 <__aeabi_dcmpgt>
 8012b62:	b9c8      	cbnz	r0, 8012b98 <_dtoa_r+0x6f8>
 8012b64:	4642      	mov	r2, r8
 8012b66:	464b      	mov	r3, r9
 8012b68:	4630      	mov	r0, r6
 8012b6a:	4639      	mov	r1, r7
 8012b6c:	f7ed ffac 	bl	8000ac8 <__aeabi_dcmpeq>
 8012b70:	b110      	cbz	r0, 8012b78 <_dtoa_r+0x6d8>
 8012b72:	9b02      	ldr	r3, [sp, #8]
 8012b74:	07d9      	lsls	r1, r3, #31
 8012b76:	d40f      	bmi.n	8012b98 <_dtoa_r+0x6f8>
 8012b78:	4620      	mov	r0, r4
 8012b7a:	4659      	mov	r1, fp
 8012b7c:	f000 facc 	bl	8013118 <_Bfree>
 8012b80:	2300      	movs	r3, #0
 8012b82:	702b      	strb	r3, [r5, #0]
 8012b84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012b86:	f10a 0001 	add.w	r0, sl, #1
 8012b8a:	6018      	str	r0, [r3, #0]
 8012b8c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012b8e:	2b00      	cmp	r3, #0
 8012b90:	f43f acd8 	beq.w	8012544 <_dtoa_r+0xa4>
 8012b94:	601d      	str	r5, [r3, #0]
 8012b96:	e4d5      	b.n	8012544 <_dtoa_r+0xa4>
 8012b98:	f8cd a01c 	str.w	sl, [sp, #28]
 8012b9c:	462b      	mov	r3, r5
 8012b9e:	461d      	mov	r5, r3
 8012ba0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012ba4:	2a39      	cmp	r2, #57	; 0x39
 8012ba6:	d108      	bne.n	8012bba <_dtoa_r+0x71a>
 8012ba8:	9a00      	ldr	r2, [sp, #0]
 8012baa:	429a      	cmp	r2, r3
 8012bac:	d1f7      	bne.n	8012b9e <_dtoa_r+0x6fe>
 8012bae:	9a07      	ldr	r2, [sp, #28]
 8012bb0:	9900      	ldr	r1, [sp, #0]
 8012bb2:	3201      	adds	r2, #1
 8012bb4:	9207      	str	r2, [sp, #28]
 8012bb6:	2230      	movs	r2, #48	; 0x30
 8012bb8:	700a      	strb	r2, [r1, #0]
 8012bba:	781a      	ldrb	r2, [r3, #0]
 8012bbc:	3201      	adds	r2, #1
 8012bbe:	701a      	strb	r2, [r3, #0]
 8012bc0:	e78c      	b.n	8012adc <_dtoa_r+0x63c>
 8012bc2:	4b7f      	ldr	r3, [pc, #508]	; (8012dc0 <_dtoa_r+0x920>)
 8012bc4:	2200      	movs	r2, #0
 8012bc6:	f7ed fd17 	bl	80005f8 <__aeabi_dmul>
 8012bca:	2200      	movs	r2, #0
 8012bcc:	2300      	movs	r3, #0
 8012bce:	4606      	mov	r6, r0
 8012bd0:	460f      	mov	r7, r1
 8012bd2:	f7ed ff79 	bl	8000ac8 <__aeabi_dcmpeq>
 8012bd6:	2800      	cmp	r0, #0
 8012bd8:	d09b      	beq.n	8012b12 <_dtoa_r+0x672>
 8012bda:	e7cd      	b.n	8012b78 <_dtoa_r+0x6d8>
 8012bdc:	9a08      	ldr	r2, [sp, #32]
 8012bde:	2a00      	cmp	r2, #0
 8012be0:	f000 80c4 	beq.w	8012d6c <_dtoa_r+0x8cc>
 8012be4:	9a05      	ldr	r2, [sp, #20]
 8012be6:	2a01      	cmp	r2, #1
 8012be8:	f300 80a8 	bgt.w	8012d3c <_dtoa_r+0x89c>
 8012bec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8012bee:	2a00      	cmp	r2, #0
 8012bf0:	f000 80a0 	beq.w	8012d34 <_dtoa_r+0x894>
 8012bf4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8012bf8:	9e06      	ldr	r6, [sp, #24]
 8012bfa:	4645      	mov	r5, r8
 8012bfc:	9a04      	ldr	r2, [sp, #16]
 8012bfe:	2101      	movs	r1, #1
 8012c00:	441a      	add	r2, r3
 8012c02:	4620      	mov	r0, r4
 8012c04:	4498      	add	r8, r3
 8012c06:	9204      	str	r2, [sp, #16]
 8012c08:	f000 fb42 	bl	8013290 <__i2b>
 8012c0c:	4607      	mov	r7, r0
 8012c0e:	2d00      	cmp	r5, #0
 8012c10:	dd0b      	ble.n	8012c2a <_dtoa_r+0x78a>
 8012c12:	9b04      	ldr	r3, [sp, #16]
 8012c14:	2b00      	cmp	r3, #0
 8012c16:	dd08      	ble.n	8012c2a <_dtoa_r+0x78a>
 8012c18:	42ab      	cmp	r3, r5
 8012c1a:	9a04      	ldr	r2, [sp, #16]
 8012c1c:	bfa8      	it	ge
 8012c1e:	462b      	movge	r3, r5
 8012c20:	eba8 0803 	sub.w	r8, r8, r3
 8012c24:	1aed      	subs	r5, r5, r3
 8012c26:	1ad3      	subs	r3, r2, r3
 8012c28:	9304      	str	r3, [sp, #16]
 8012c2a:	9b06      	ldr	r3, [sp, #24]
 8012c2c:	b1fb      	cbz	r3, 8012c6e <_dtoa_r+0x7ce>
 8012c2e:	9b08      	ldr	r3, [sp, #32]
 8012c30:	2b00      	cmp	r3, #0
 8012c32:	f000 809f 	beq.w	8012d74 <_dtoa_r+0x8d4>
 8012c36:	2e00      	cmp	r6, #0
 8012c38:	dd11      	ble.n	8012c5e <_dtoa_r+0x7be>
 8012c3a:	4639      	mov	r1, r7
 8012c3c:	4632      	mov	r2, r6
 8012c3e:	4620      	mov	r0, r4
 8012c40:	f000 fbe2 	bl	8013408 <__pow5mult>
 8012c44:	465a      	mov	r2, fp
 8012c46:	4601      	mov	r1, r0
 8012c48:	4607      	mov	r7, r0
 8012c4a:	4620      	mov	r0, r4
 8012c4c:	f000 fb36 	bl	80132bc <__multiply>
 8012c50:	4659      	mov	r1, fp
 8012c52:	9007      	str	r0, [sp, #28]
 8012c54:	4620      	mov	r0, r4
 8012c56:	f000 fa5f 	bl	8013118 <_Bfree>
 8012c5a:	9b07      	ldr	r3, [sp, #28]
 8012c5c:	469b      	mov	fp, r3
 8012c5e:	9b06      	ldr	r3, [sp, #24]
 8012c60:	1b9a      	subs	r2, r3, r6
 8012c62:	d004      	beq.n	8012c6e <_dtoa_r+0x7ce>
 8012c64:	4659      	mov	r1, fp
 8012c66:	4620      	mov	r0, r4
 8012c68:	f000 fbce 	bl	8013408 <__pow5mult>
 8012c6c:	4683      	mov	fp, r0
 8012c6e:	2101      	movs	r1, #1
 8012c70:	4620      	mov	r0, r4
 8012c72:	f000 fb0d 	bl	8013290 <__i2b>
 8012c76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012c78:	2b00      	cmp	r3, #0
 8012c7a:	4606      	mov	r6, r0
 8012c7c:	dd7c      	ble.n	8012d78 <_dtoa_r+0x8d8>
 8012c7e:	461a      	mov	r2, r3
 8012c80:	4601      	mov	r1, r0
 8012c82:	4620      	mov	r0, r4
 8012c84:	f000 fbc0 	bl	8013408 <__pow5mult>
 8012c88:	9b05      	ldr	r3, [sp, #20]
 8012c8a:	2b01      	cmp	r3, #1
 8012c8c:	4606      	mov	r6, r0
 8012c8e:	dd76      	ble.n	8012d7e <_dtoa_r+0x8de>
 8012c90:	2300      	movs	r3, #0
 8012c92:	9306      	str	r3, [sp, #24]
 8012c94:	6933      	ldr	r3, [r6, #16]
 8012c96:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8012c9a:	6918      	ldr	r0, [r3, #16]
 8012c9c:	f000 faa8 	bl	80131f0 <__hi0bits>
 8012ca0:	f1c0 0020 	rsb	r0, r0, #32
 8012ca4:	9b04      	ldr	r3, [sp, #16]
 8012ca6:	4418      	add	r0, r3
 8012ca8:	f010 001f 	ands.w	r0, r0, #31
 8012cac:	f000 8086 	beq.w	8012dbc <_dtoa_r+0x91c>
 8012cb0:	f1c0 0320 	rsb	r3, r0, #32
 8012cb4:	2b04      	cmp	r3, #4
 8012cb6:	dd7f      	ble.n	8012db8 <_dtoa_r+0x918>
 8012cb8:	f1c0 001c 	rsb	r0, r0, #28
 8012cbc:	9b04      	ldr	r3, [sp, #16]
 8012cbe:	4403      	add	r3, r0
 8012cc0:	4480      	add	r8, r0
 8012cc2:	4405      	add	r5, r0
 8012cc4:	9304      	str	r3, [sp, #16]
 8012cc6:	f1b8 0f00 	cmp.w	r8, #0
 8012cca:	dd05      	ble.n	8012cd8 <_dtoa_r+0x838>
 8012ccc:	4659      	mov	r1, fp
 8012cce:	4642      	mov	r2, r8
 8012cd0:	4620      	mov	r0, r4
 8012cd2:	f000 fbf3 	bl	80134bc <__lshift>
 8012cd6:	4683      	mov	fp, r0
 8012cd8:	9b04      	ldr	r3, [sp, #16]
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	dd05      	ble.n	8012cea <_dtoa_r+0x84a>
 8012cde:	4631      	mov	r1, r6
 8012ce0:	461a      	mov	r2, r3
 8012ce2:	4620      	mov	r0, r4
 8012ce4:	f000 fbea 	bl	80134bc <__lshift>
 8012ce8:	4606      	mov	r6, r0
 8012cea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012cec:	2b00      	cmp	r3, #0
 8012cee:	d069      	beq.n	8012dc4 <_dtoa_r+0x924>
 8012cf0:	4631      	mov	r1, r6
 8012cf2:	4658      	mov	r0, fp
 8012cf4:	f000 fc4e 	bl	8013594 <__mcmp>
 8012cf8:	2800      	cmp	r0, #0
 8012cfa:	da63      	bge.n	8012dc4 <_dtoa_r+0x924>
 8012cfc:	2300      	movs	r3, #0
 8012cfe:	4659      	mov	r1, fp
 8012d00:	220a      	movs	r2, #10
 8012d02:	4620      	mov	r0, r4
 8012d04:	f000 fa2a 	bl	801315c <__multadd>
 8012d08:	9b08      	ldr	r3, [sp, #32]
 8012d0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012d0e:	4683      	mov	fp, r0
 8012d10:	2b00      	cmp	r3, #0
 8012d12:	f000 818f 	beq.w	8013034 <_dtoa_r+0xb94>
 8012d16:	4639      	mov	r1, r7
 8012d18:	2300      	movs	r3, #0
 8012d1a:	220a      	movs	r2, #10
 8012d1c:	4620      	mov	r0, r4
 8012d1e:	f000 fa1d 	bl	801315c <__multadd>
 8012d22:	f1b9 0f00 	cmp.w	r9, #0
 8012d26:	4607      	mov	r7, r0
 8012d28:	f300 808e 	bgt.w	8012e48 <_dtoa_r+0x9a8>
 8012d2c:	9b05      	ldr	r3, [sp, #20]
 8012d2e:	2b02      	cmp	r3, #2
 8012d30:	dc50      	bgt.n	8012dd4 <_dtoa_r+0x934>
 8012d32:	e089      	b.n	8012e48 <_dtoa_r+0x9a8>
 8012d34:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8012d36:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8012d3a:	e75d      	b.n	8012bf8 <_dtoa_r+0x758>
 8012d3c:	9b01      	ldr	r3, [sp, #4]
 8012d3e:	1e5e      	subs	r6, r3, #1
 8012d40:	9b06      	ldr	r3, [sp, #24]
 8012d42:	42b3      	cmp	r3, r6
 8012d44:	bfbf      	itttt	lt
 8012d46:	9b06      	ldrlt	r3, [sp, #24]
 8012d48:	9606      	strlt	r6, [sp, #24]
 8012d4a:	1af2      	sublt	r2, r6, r3
 8012d4c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8012d4e:	bfb6      	itet	lt
 8012d50:	189b      	addlt	r3, r3, r2
 8012d52:	1b9e      	subge	r6, r3, r6
 8012d54:	930d      	strlt	r3, [sp, #52]	; 0x34
 8012d56:	9b01      	ldr	r3, [sp, #4]
 8012d58:	bfb8      	it	lt
 8012d5a:	2600      	movlt	r6, #0
 8012d5c:	2b00      	cmp	r3, #0
 8012d5e:	bfb5      	itete	lt
 8012d60:	eba8 0503 	sublt.w	r5, r8, r3
 8012d64:	9b01      	ldrge	r3, [sp, #4]
 8012d66:	2300      	movlt	r3, #0
 8012d68:	4645      	movge	r5, r8
 8012d6a:	e747      	b.n	8012bfc <_dtoa_r+0x75c>
 8012d6c:	9e06      	ldr	r6, [sp, #24]
 8012d6e:	9f08      	ldr	r7, [sp, #32]
 8012d70:	4645      	mov	r5, r8
 8012d72:	e74c      	b.n	8012c0e <_dtoa_r+0x76e>
 8012d74:	9a06      	ldr	r2, [sp, #24]
 8012d76:	e775      	b.n	8012c64 <_dtoa_r+0x7c4>
 8012d78:	9b05      	ldr	r3, [sp, #20]
 8012d7a:	2b01      	cmp	r3, #1
 8012d7c:	dc18      	bgt.n	8012db0 <_dtoa_r+0x910>
 8012d7e:	9b02      	ldr	r3, [sp, #8]
 8012d80:	b9b3      	cbnz	r3, 8012db0 <_dtoa_r+0x910>
 8012d82:	9b03      	ldr	r3, [sp, #12]
 8012d84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012d88:	b9a3      	cbnz	r3, 8012db4 <_dtoa_r+0x914>
 8012d8a:	9b03      	ldr	r3, [sp, #12]
 8012d8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012d90:	0d1b      	lsrs	r3, r3, #20
 8012d92:	051b      	lsls	r3, r3, #20
 8012d94:	b12b      	cbz	r3, 8012da2 <_dtoa_r+0x902>
 8012d96:	9b04      	ldr	r3, [sp, #16]
 8012d98:	3301      	adds	r3, #1
 8012d9a:	9304      	str	r3, [sp, #16]
 8012d9c:	f108 0801 	add.w	r8, r8, #1
 8012da0:	2301      	movs	r3, #1
 8012da2:	9306      	str	r3, [sp, #24]
 8012da4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012da6:	2b00      	cmp	r3, #0
 8012da8:	f47f af74 	bne.w	8012c94 <_dtoa_r+0x7f4>
 8012dac:	2001      	movs	r0, #1
 8012dae:	e779      	b.n	8012ca4 <_dtoa_r+0x804>
 8012db0:	2300      	movs	r3, #0
 8012db2:	e7f6      	b.n	8012da2 <_dtoa_r+0x902>
 8012db4:	9b02      	ldr	r3, [sp, #8]
 8012db6:	e7f4      	b.n	8012da2 <_dtoa_r+0x902>
 8012db8:	d085      	beq.n	8012cc6 <_dtoa_r+0x826>
 8012dba:	4618      	mov	r0, r3
 8012dbc:	301c      	adds	r0, #28
 8012dbe:	e77d      	b.n	8012cbc <_dtoa_r+0x81c>
 8012dc0:	40240000 	.word	0x40240000
 8012dc4:	9b01      	ldr	r3, [sp, #4]
 8012dc6:	2b00      	cmp	r3, #0
 8012dc8:	dc38      	bgt.n	8012e3c <_dtoa_r+0x99c>
 8012dca:	9b05      	ldr	r3, [sp, #20]
 8012dcc:	2b02      	cmp	r3, #2
 8012dce:	dd35      	ble.n	8012e3c <_dtoa_r+0x99c>
 8012dd0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8012dd4:	f1b9 0f00 	cmp.w	r9, #0
 8012dd8:	d10d      	bne.n	8012df6 <_dtoa_r+0x956>
 8012dda:	4631      	mov	r1, r6
 8012ddc:	464b      	mov	r3, r9
 8012dde:	2205      	movs	r2, #5
 8012de0:	4620      	mov	r0, r4
 8012de2:	f000 f9bb 	bl	801315c <__multadd>
 8012de6:	4601      	mov	r1, r0
 8012de8:	4606      	mov	r6, r0
 8012dea:	4658      	mov	r0, fp
 8012dec:	f000 fbd2 	bl	8013594 <__mcmp>
 8012df0:	2800      	cmp	r0, #0
 8012df2:	f73f adbd 	bgt.w	8012970 <_dtoa_r+0x4d0>
 8012df6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012df8:	9d00      	ldr	r5, [sp, #0]
 8012dfa:	ea6f 0a03 	mvn.w	sl, r3
 8012dfe:	f04f 0800 	mov.w	r8, #0
 8012e02:	4631      	mov	r1, r6
 8012e04:	4620      	mov	r0, r4
 8012e06:	f000 f987 	bl	8013118 <_Bfree>
 8012e0a:	2f00      	cmp	r7, #0
 8012e0c:	f43f aeb4 	beq.w	8012b78 <_dtoa_r+0x6d8>
 8012e10:	f1b8 0f00 	cmp.w	r8, #0
 8012e14:	d005      	beq.n	8012e22 <_dtoa_r+0x982>
 8012e16:	45b8      	cmp	r8, r7
 8012e18:	d003      	beq.n	8012e22 <_dtoa_r+0x982>
 8012e1a:	4641      	mov	r1, r8
 8012e1c:	4620      	mov	r0, r4
 8012e1e:	f000 f97b 	bl	8013118 <_Bfree>
 8012e22:	4639      	mov	r1, r7
 8012e24:	4620      	mov	r0, r4
 8012e26:	f000 f977 	bl	8013118 <_Bfree>
 8012e2a:	e6a5      	b.n	8012b78 <_dtoa_r+0x6d8>
 8012e2c:	2600      	movs	r6, #0
 8012e2e:	4637      	mov	r7, r6
 8012e30:	e7e1      	b.n	8012df6 <_dtoa_r+0x956>
 8012e32:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8012e34:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8012e38:	4637      	mov	r7, r6
 8012e3a:	e599      	b.n	8012970 <_dtoa_r+0x4d0>
 8012e3c:	9b08      	ldr	r3, [sp, #32]
 8012e3e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8012e42:	2b00      	cmp	r3, #0
 8012e44:	f000 80fd 	beq.w	8013042 <_dtoa_r+0xba2>
 8012e48:	2d00      	cmp	r5, #0
 8012e4a:	dd05      	ble.n	8012e58 <_dtoa_r+0x9b8>
 8012e4c:	4639      	mov	r1, r7
 8012e4e:	462a      	mov	r2, r5
 8012e50:	4620      	mov	r0, r4
 8012e52:	f000 fb33 	bl	80134bc <__lshift>
 8012e56:	4607      	mov	r7, r0
 8012e58:	9b06      	ldr	r3, [sp, #24]
 8012e5a:	2b00      	cmp	r3, #0
 8012e5c:	d05c      	beq.n	8012f18 <_dtoa_r+0xa78>
 8012e5e:	6879      	ldr	r1, [r7, #4]
 8012e60:	4620      	mov	r0, r4
 8012e62:	f000 f919 	bl	8013098 <_Balloc>
 8012e66:	4605      	mov	r5, r0
 8012e68:	b928      	cbnz	r0, 8012e76 <_dtoa_r+0x9d6>
 8012e6a:	4b80      	ldr	r3, [pc, #512]	; (801306c <_dtoa_r+0xbcc>)
 8012e6c:	4602      	mov	r2, r0
 8012e6e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8012e72:	f7ff bb2e 	b.w	80124d2 <_dtoa_r+0x32>
 8012e76:	693a      	ldr	r2, [r7, #16]
 8012e78:	3202      	adds	r2, #2
 8012e7a:	0092      	lsls	r2, r2, #2
 8012e7c:	f107 010c 	add.w	r1, r7, #12
 8012e80:	300c      	adds	r0, #12
 8012e82:	f7fe fd35 	bl	80118f0 <memcpy>
 8012e86:	2201      	movs	r2, #1
 8012e88:	4629      	mov	r1, r5
 8012e8a:	4620      	mov	r0, r4
 8012e8c:	f000 fb16 	bl	80134bc <__lshift>
 8012e90:	9b00      	ldr	r3, [sp, #0]
 8012e92:	3301      	adds	r3, #1
 8012e94:	9301      	str	r3, [sp, #4]
 8012e96:	9b00      	ldr	r3, [sp, #0]
 8012e98:	444b      	add	r3, r9
 8012e9a:	9307      	str	r3, [sp, #28]
 8012e9c:	9b02      	ldr	r3, [sp, #8]
 8012e9e:	f003 0301 	and.w	r3, r3, #1
 8012ea2:	46b8      	mov	r8, r7
 8012ea4:	9306      	str	r3, [sp, #24]
 8012ea6:	4607      	mov	r7, r0
 8012ea8:	9b01      	ldr	r3, [sp, #4]
 8012eaa:	4631      	mov	r1, r6
 8012eac:	3b01      	subs	r3, #1
 8012eae:	4658      	mov	r0, fp
 8012eb0:	9302      	str	r3, [sp, #8]
 8012eb2:	f7ff fa67 	bl	8012384 <quorem>
 8012eb6:	4603      	mov	r3, r0
 8012eb8:	3330      	adds	r3, #48	; 0x30
 8012eba:	9004      	str	r0, [sp, #16]
 8012ebc:	4641      	mov	r1, r8
 8012ebe:	4658      	mov	r0, fp
 8012ec0:	9308      	str	r3, [sp, #32]
 8012ec2:	f000 fb67 	bl	8013594 <__mcmp>
 8012ec6:	463a      	mov	r2, r7
 8012ec8:	4681      	mov	r9, r0
 8012eca:	4631      	mov	r1, r6
 8012ecc:	4620      	mov	r0, r4
 8012ece:	f000 fb7d 	bl	80135cc <__mdiff>
 8012ed2:	68c2      	ldr	r2, [r0, #12]
 8012ed4:	9b08      	ldr	r3, [sp, #32]
 8012ed6:	4605      	mov	r5, r0
 8012ed8:	bb02      	cbnz	r2, 8012f1c <_dtoa_r+0xa7c>
 8012eda:	4601      	mov	r1, r0
 8012edc:	4658      	mov	r0, fp
 8012ede:	f000 fb59 	bl	8013594 <__mcmp>
 8012ee2:	9b08      	ldr	r3, [sp, #32]
 8012ee4:	4602      	mov	r2, r0
 8012ee6:	4629      	mov	r1, r5
 8012ee8:	4620      	mov	r0, r4
 8012eea:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8012eee:	f000 f913 	bl	8013118 <_Bfree>
 8012ef2:	9b05      	ldr	r3, [sp, #20]
 8012ef4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012ef6:	9d01      	ldr	r5, [sp, #4]
 8012ef8:	ea43 0102 	orr.w	r1, r3, r2
 8012efc:	9b06      	ldr	r3, [sp, #24]
 8012efe:	430b      	orrs	r3, r1
 8012f00:	9b08      	ldr	r3, [sp, #32]
 8012f02:	d10d      	bne.n	8012f20 <_dtoa_r+0xa80>
 8012f04:	2b39      	cmp	r3, #57	; 0x39
 8012f06:	d029      	beq.n	8012f5c <_dtoa_r+0xabc>
 8012f08:	f1b9 0f00 	cmp.w	r9, #0
 8012f0c:	dd01      	ble.n	8012f12 <_dtoa_r+0xa72>
 8012f0e:	9b04      	ldr	r3, [sp, #16]
 8012f10:	3331      	adds	r3, #49	; 0x31
 8012f12:	9a02      	ldr	r2, [sp, #8]
 8012f14:	7013      	strb	r3, [r2, #0]
 8012f16:	e774      	b.n	8012e02 <_dtoa_r+0x962>
 8012f18:	4638      	mov	r0, r7
 8012f1a:	e7b9      	b.n	8012e90 <_dtoa_r+0x9f0>
 8012f1c:	2201      	movs	r2, #1
 8012f1e:	e7e2      	b.n	8012ee6 <_dtoa_r+0xa46>
 8012f20:	f1b9 0f00 	cmp.w	r9, #0
 8012f24:	db06      	blt.n	8012f34 <_dtoa_r+0xa94>
 8012f26:	9905      	ldr	r1, [sp, #20]
 8012f28:	ea41 0909 	orr.w	r9, r1, r9
 8012f2c:	9906      	ldr	r1, [sp, #24]
 8012f2e:	ea59 0101 	orrs.w	r1, r9, r1
 8012f32:	d120      	bne.n	8012f76 <_dtoa_r+0xad6>
 8012f34:	2a00      	cmp	r2, #0
 8012f36:	ddec      	ble.n	8012f12 <_dtoa_r+0xa72>
 8012f38:	4659      	mov	r1, fp
 8012f3a:	2201      	movs	r2, #1
 8012f3c:	4620      	mov	r0, r4
 8012f3e:	9301      	str	r3, [sp, #4]
 8012f40:	f000 fabc 	bl	80134bc <__lshift>
 8012f44:	4631      	mov	r1, r6
 8012f46:	4683      	mov	fp, r0
 8012f48:	f000 fb24 	bl	8013594 <__mcmp>
 8012f4c:	2800      	cmp	r0, #0
 8012f4e:	9b01      	ldr	r3, [sp, #4]
 8012f50:	dc02      	bgt.n	8012f58 <_dtoa_r+0xab8>
 8012f52:	d1de      	bne.n	8012f12 <_dtoa_r+0xa72>
 8012f54:	07da      	lsls	r2, r3, #31
 8012f56:	d5dc      	bpl.n	8012f12 <_dtoa_r+0xa72>
 8012f58:	2b39      	cmp	r3, #57	; 0x39
 8012f5a:	d1d8      	bne.n	8012f0e <_dtoa_r+0xa6e>
 8012f5c:	9a02      	ldr	r2, [sp, #8]
 8012f5e:	2339      	movs	r3, #57	; 0x39
 8012f60:	7013      	strb	r3, [r2, #0]
 8012f62:	462b      	mov	r3, r5
 8012f64:	461d      	mov	r5, r3
 8012f66:	3b01      	subs	r3, #1
 8012f68:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8012f6c:	2a39      	cmp	r2, #57	; 0x39
 8012f6e:	d050      	beq.n	8013012 <_dtoa_r+0xb72>
 8012f70:	3201      	adds	r2, #1
 8012f72:	701a      	strb	r2, [r3, #0]
 8012f74:	e745      	b.n	8012e02 <_dtoa_r+0x962>
 8012f76:	2a00      	cmp	r2, #0
 8012f78:	dd03      	ble.n	8012f82 <_dtoa_r+0xae2>
 8012f7a:	2b39      	cmp	r3, #57	; 0x39
 8012f7c:	d0ee      	beq.n	8012f5c <_dtoa_r+0xabc>
 8012f7e:	3301      	adds	r3, #1
 8012f80:	e7c7      	b.n	8012f12 <_dtoa_r+0xa72>
 8012f82:	9a01      	ldr	r2, [sp, #4]
 8012f84:	9907      	ldr	r1, [sp, #28]
 8012f86:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012f8a:	428a      	cmp	r2, r1
 8012f8c:	d02a      	beq.n	8012fe4 <_dtoa_r+0xb44>
 8012f8e:	4659      	mov	r1, fp
 8012f90:	2300      	movs	r3, #0
 8012f92:	220a      	movs	r2, #10
 8012f94:	4620      	mov	r0, r4
 8012f96:	f000 f8e1 	bl	801315c <__multadd>
 8012f9a:	45b8      	cmp	r8, r7
 8012f9c:	4683      	mov	fp, r0
 8012f9e:	f04f 0300 	mov.w	r3, #0
 8012fa2:	f04f 020a 	mov.w	r2, #10
 8012fa6:	4641      	mov	r1, r8
 8012fa8:	4620      	mov	r0, r4
 8012faa:	d107      	bne.n	8012fbc <_dtoa_r+0xb1c>
 8012fac:	f000 f8d6 	bl	801315c <__multadd>
 8012fb0:	4680      	mov	r8, r0
 8012fb2:	4607      	mov	r7, r0
 8012fb4:	9b01      	ldr	r3, [sp, #4]
 8012fb6:	3301      	adds	r3, #1
 8012fb8:	9301      	str	r3, [sp, #4]
 8012fba:	e775      	b.n	8012ea8 <_dtoa_r+0xa08>
 8012fbc:	f000 f8ce 	bl	801315c <__multadd>
 8012fc0:	4639      	mov	r1, r7
 8012fc2:	4680      	mov	r8, r0
 8012fc4:	2300      	movs	r3, #0
 8012fc6:	220a      	movs	r2, #10
 8012fc8:	4620      	mov	r0, r4
 8012fca:	f000 f8c7 	bl	801315c <__multadd>
 8012fce:	4607      	mov	r7, r0
 8012fd0:	e7f0      	b.n	8012fb4 <_dtoa_r+0xb14>
 8012fd2:	f1b9 0f00 	cmp.w	r9, #0
 8012fd6:	9a00      	ldr	r2, [sp, #0]
 8012fd8:	bfcc      	ite	gt
 8012fda:	464d      	movgt	r5, r9
 8012fdc:	2501      	movle	r5, #1
 8012fde:	4415      	add	r5, r2
 8012fe0:	f04f 0800 	mov.w	r8, #0
 8012fe4:	4659      	mov	r1, fp
 8012fe6:	2201      	movs	r2, #1
 8012fe8:	4620      	mov	r0, r4
 8012fea:	9301      	str	r3, [sp, #4]
 8012fec:	f000 fa66 	bl	80134bc <__lshift>
 8012ff0:	4631      	mov	r1, r6
 8012ff2:	4683      	mov	fp, r0
 8012ff4:	f000 face 	bl	8013594 <__mcmp>
 8012ff8:	2800      	cmp	r0, #0
 8012ffa:	dcb2      	bgt.n	8012f62 <_dtoa_r+0xac2>
 8012ffc:	d102      	bne.n	8013004 <_dtoa_r+0xb64>
 8012ffe:	9b01      	ldr	r3, [sp, #4]
 8013000:	07db      	lsls	r3, r3, #31
 8013002:	d4ae      	bmi.n	8012f62 <_dtoa_r+0xac2>
 8013004:	462b      	mov	r3, r5
 8013006:	461d      	mov	r5, r3
 8013008:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801300c:	2a30      	cmp	r2, #48	; 0x30
 801300e:	d0fa      	beq.n	8013006 <_dtoa_r+0xb66>
 8013010:	e6f7      	b.n	8012e02 <_dtoa_r+0x962>
 8013012:	9a00      	ldr	r2, [sp, #0]
 8013014:	429a      	cmp	r2, r3
 8013016:	d1a5      	bne.n	8012f64 <_dtoa_r+0xac4>
 8013018:	f10a 0a01 	add.w	sl, sl, #1
 801301c:	2331      	movs	r3, #49	; 0x31
 801301e:	e779      	b.n	8012f14 <_dtoa_r+0xa74>
 8013020:	4b13      	ldr	r3, [pc, #76]	; (8013070 <_dtoa_r+0xbd0>)
 8013022:	f7ff baaf 	b.w	8012584 <_dtoa_r+0xe4>
 8013026:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013028:	2b00      	cmp	r3, #0
 801302a:	f47f aa86 	bne.w	801253a <_dtoa_r+0x9a>
 801302e:	4b11      	ldr	r3, [pc, #68]	; (8013074 <_dtoa_r+0xbd4>)
 8013030:	f7ff baa8 	b.w	8012584 <_dtoa_r+0xe4>
 8013034:	f1b9 0f00 	cmp.w	r9, #0
 8013038:	dc03      	bgt.n	8013042 <_dtoa_r+0xba2>
 801303a:	9b05      	ldr	r3, [sp, #20]
 801303c:	2b02      	cmp	r3, #2
 801303e:	f73f aec9 	bgt.w	8012dd4 <_dtoa_r+0x934>
 8013042:	9d00      	ldr	r5, [sp, #0]
 8013044:	4631      	mov	r1, r6
 8013046:	4658      	mov	r0, fp
 8013048:	f7ff f99c 	bl	8012384 <quorem>
 801304c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8013050:	f805 3b01 	strb.w	r3, [r5], #1
 8013054:	9a00      	ldr	r2, [sp, #0]
 8013056:	1aaa      	subs	r2, r5, r2
 8013058:	4591      	cmp	r9, r2
 801305a:	ddba      	ble.n	8012fd2 <_dtoa_r+0xb32>
 801305c:	4659      	mov	r1, fp
 801305e:	2300      	movs	r3, #0
 8013060:	220a      	movs	r2, #10
 8013062:	4620      	mov	r0, r4
 8013064:	f000 f87a 	bl	801315c <__multadd>
 8013068:	4683      	mov	fp, r0
 801306a:	e7eb      	b.n	8013044 <_dtoa_r+0xba4>
 801306c:	08014d43 	.word	0x08014d43
 8013070:	08014c9c 	.word	0x08014c9c
 8013074:	08014cc0 	.word	0x08014cc0

08013078 <_localeconv_r>:
 8013078:	4800      	ldr	r0, [pc, #0]	; (801307c <_localeconv_r+0x4>)
 801307a:	4770      	bx	lr
 801307c:	20000580 	.word	0x20000580

08013080 <__malloc_lock>:
 8013080:	4801      	ldr	r0, [pc, #4]	; (8013088 <__malloc_lock+0x8>)
 8013082:	f000 bbb8 	b.w	80137f6 <__retarget_lock_acquire_recursive>
 8013086:	bf00      	nop
 8013088:	20008e9c 	.word	0x20008e9c

0801308c <__malloc_unlock>:
 801308c:	4801      	ldr	r0, [pc, #4]	; (8013094 <__malloc_unlock+0x8>)
 801308e:	f000 bbb3 	b.w	80137f8 <__retarget_lock_release_recursive>
 8013092:	bf00      	nop
 8013094:	20008e9c 	.word	0x20008e9c

08013098 <_Balloc>:
 8013098:	b570      	push	{r4, r5, r6, lr}
 801309a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801309c:	4604      	mov	r4, r0
 801309e:	460d      	mov	r5, r1
 80130a0:	b976      	cbnz	r6, 80130c0 <_Balloc+0x28>
 80130a2:	2010      	movs	r0, #16
 80130a4:	f7fe fc14 	bl	80118d0 <malloc>
 80130a8:	4602      	mov	r2, r0
 80130aa:	6260      	str	r0, [r4, #36]	; 0x24
 80130ac:	b920      	cbnz	r0, 80130b8 <_Balloc+0x20>
 80130ae:	4b18      	ldr	r3, [pc, #96]	; (8013110 <_Balloc+0x78>)
 80130b0:	4818      	ldr	r0, [pc, #96]	; (8013114 <_Balloc+0x7c>)
 80130b2:	2166      	movs	r1, #102	; 0x66
 80130b4:	f000 fb6e 	bl	8013794 <__assert_func>
 80130b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80130bc:	6006      	str	r6, [r0, #0]
 80130be:	60c6      	str	r6, [r0, #12]
 80130c0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80130c2:	68f3      	ldr	r3, [r6, #12]
 80130c4:	b183      	cbz	r3, 80130e8 <_Balloc+0x50>
 80130c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80130c8:	68db      	ldr	r3, [r3, #12]
 80130ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80130ce:	b9b8      	cbnz	r0, 8013100 <_Balloc+0x68>
 80130d0:	2101      	movs	r1, #1
 80130d2:	fa01 f605 	lsl.w	r6, r1, r5
 80130d6:	1d72      	adds	r2, r6, #5
 80130d8:	0092      	lsls	r2, r2, #2
 80130da:	4620      	mov	r0, r4
 80130dc:	f7fe fc1e 	bl	801191c <_calloc_r>
 80130e0:	b160      	cbz	r0, 80130fc <_Balloc+0x64>
 80130e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80130e6:	e00e      	b.n	8013106 <_Balloc+0x6e>
 80130e8:	2221      	movs	r2, #33	; 0x21
 80130ea:	2104      	movs	r1, #4
 80130ec:	4620      	mov	r0, r4
 80130ee:	f7fe fc15 	bl	801191c <_calloc_r>
 80130f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80130f4:	60f0      	str	r0, [r6, #12]
 80130f6:	68db      	ldr	r3, [r3, #12]
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	d1e4      	bne.n	80130c6 <_Balloc+0x2e>
 80130fc:	2000      	movs	r0, #0
 80130fe:	bd70      	pop	{r4, r5, r6, pc}
 8013100:	6802      	ldr	r2, [r0, #0]
 8013102:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013106:	2300      	movs	r3, #0
 8013108:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801310c:	e7f7      	b.n	80130fe <_Balloc+0x66>
 801310e:	bf00      	nop
 8013110:	08014ccd 	.word	0x08014ccd
 8013114:	08014d54 	.word	0x08014d54

08013118 <_Bfree>:
 8013118:	b570      	push	{r4, r5, r6, lr}
 801311a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801311c:	4605      	mov	r5, r0
 801311e:	460c      	mov	r4, r1
 8013120:	b976      	cbnz	r6, 8013140 <_Bfree+0x28>
 8013122:	2010      	movs	r0, #16
 8013124:	f7fe fbd4 	bl	80118d0 <malloc>
 8013128:	4602      	mov	r2, r0
 801312a:	6268      	str	r0, [r5, #36]	; 0x24
 801312c:	b920      	cbnz	r0, 8013138 <_Bfree+0x20>
 801312e:	4b09      	ldr	r3, [pc, #36]	; (8013154 <_Bfree+0x3c>)
 8013130:	4809      	ldr	r0, [pc, #36]	; (8013158 <_Bfree+0x40>)
 8013132:	218a      	movs	r1, #138	; 0x8a
 8013134:	f000 fb2e 	bl	8013794 <__assert_func>
 8013138:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801313c:	6006      	str	r6, [r0, #0]
 801313e:	60c6      	str	r6, [r0, #12]
 8013140:	b13c      	cbz	r4, 8013152 <_Bfree+0x3a>
 8013142:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8013144:	6862      	ldr	r2, [r4, #4]
 8013146:	68db      	ldr	r3, [r3, #12]
 8013148:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801314c:	6021      	str	r1, [r4, #0]
 801314e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013152:	bd70      	pop	{r4, r5, r6, pc}
 8013154:	08014ccd 	.word	0x08014ccd
 8013158:	08014d54 	.word	0x08014d54

0801315c <__multadd>:
 801315c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013160:	690e      	ldr	r6, [r1, #16]
 8013162:	4607      	mov	r7, r0
 8013164:	4698      	mov	r8, r3
 8013166:	460c      	mov	r4, r1
 8013168:	f101 0014 	add.w	r0, r1, #20
 801316c:	2300      	movs	r3, #0
 801316e:	6805      	ldr	r5, [r0, #0]
 8013170:	b2a9      	uxth	r1, r5
 8013172:	fb02 8101 	mla	r1, r2, r1, r8
 8013176:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801317a:	0c2d      	lsrs	r5, r5, #16
 801317c:	fb02 c505 	mla	r5, r2, r5, ip
 8013180:	b289      	uxth	r1, r1
 8013182:	3301      	adds	r3, #1
 8013184:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8013188:	429e      	cmp	r6, r3
 801318a:	f840 1b04 	str.w	r1, [r0], #4
 801318e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8013192:	dcec      	bgt.n	801316e <__multadd+0x12>
 8013194:	f1b8 0f00 	cmp.w	r8, #0
 8013198:	d022      	beq.n	80131e0 <__multadd+0x84>
 801319a:	68a3      	ldr	r3, [r4, #8]
 801319c:	42b3      	cmp	r3, r6
 801319e:	dc19      	bgt.n	80131d4 <__multadd+0x78>
 80131a0:	6861      	ldr	r1, [r4, #4]
 80131a2:	4638      	mov	r0, r7
 80131a4:	3101      	adds	r1, #1
 80131a6:	f7ff ff77 	bl	8013098 <_Balloc>
 80131aa:	4605      	mov	r5, r0
 80131ac:	b928      	cbnz	r0, 80131ba <__multadd+0x5e>
 80131ae:	4602      	mov	r2, r0
 80131b0:	4b0d      	ldr	r3, [pc, #52]	; (80131e8 <__multadd+0x8c>)
 80131b2:	480e      	ldr	r0, [pc, #56]	; (80131ec <__multadd+0x90>)
 80131b4:	21b5      	movs	r1, #181	; 0xb5
 80131b6:	f000 faed 	bl	8013794 <__assert_func>
 80131ba:	6922      	ldr	r2, [r4, #16]
 80131bc:	3202      	adds	r2, #2
 80131be:	f104 010c 	add.w	r1, r4, #12
 80131c2:	0092      	lsls	r2, r2, #2
 80131c4:	300c      	adds	r0, #12
 80131c6:	f7fe fb93 	bl	80118f0 <memcpy>
 80131ca:	4621      	mov	r1, r4
 80131cc:	4638      	mov	r0, r7
 80131ce:	f7ff ffa3 	bl	8013118 <_Bfree>
 80131d2:	462c      	mov	r4, r5
 80131d4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80131d8:	3601      	adds	r6, #1
 80131da:	f8c3 8014 	str.w	r8, [r3, #20]
 80131de:	6126      	str	r6, [r4, #16]
 80131e0:	4620      	mov	r0, r4
 80131e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80131e6:	bf00      	nop
 80131e8:	08014d43 	.word	0x08014d43
 80131ec:	08014d54 	.word	0x08014d54

080131f0 <__hi0bits>:
 80131f0:	0c03      	lsrs	r3, r0, #16
 80131f2:	041b      	lsls	r3, r3, #16
 80131f4:	b9d3      	cbnz	r3, 801322c <__hi0bits+0x3c>
 80131f6:	0400      	lsls	r0, r0, #16
 80131f8:	2310      	movs	r3, #16
 80131fa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80131fe:	bf04      	itt	eq
 8013200:	0200      	lsleq	r0, r0, #8
 8013202:	3308      	addeq	r3, #8
 8013204:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8013208:	bf04      	itt	eq
 801320a:	0100      	lsleq	r0, r0, #4
 801320c:	3304      	addeq	r3, #4
 801320e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8013212:	bf04      	itt	eq
 8013214:	0080      	lsleq	r0, r0, #2
 8013216:	3302      	addeq	r3, #2
 8013218:	2800      	cmp	r0, #0
 801321a:	db05      	blt.n	8013228 <__hi0bits+0x38>
 801321c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8013220:	f103 0301 	add.w	r3, r3, #1
 8013224:	bf08      	it	eq
 8013226:	2320      	moveq	r3, #32
 8013228:	4618      	mov	r0, r3
 801322a:	4770      	bx	lr
 801322c:	2300      	movs	r3, #0
 801322e:	e7e4      	b.n	80131fa <__hi0bits+0xa>

08013230 <__lo0bits>:
 8013230:	6803      	ldr	r3, [r0, #0]
 8013232:	f013 0207 	ands.w	r2, r3, #7
 8013236:	4601      	mov	r1, r0
 8013238:	d00b      	beq.n	8013252 <__lo0bits+0x22>
 801323a:	07da      	lsls	r2, r3, #31
 801323c:	d424      	bmi.n	8013288 <__lo0bits+0x58>
 801323e:	0798      	lsls	r0, r3, #30
 8013240:	bf49      	itett	mi
 8013242:	085b      	lsrmi	r3, r3, #1
 8013244:	089b      	lsrpl	r3, r3, #2
 8013246:	2001      	movmi	r0, #1
 8013248:	600b      	strmi	r3, [r1, #0]
 801324a:	bf5c      	itt	pl
 801324c:	600b      	strpl	r3, [r1, #0]
 801324e:	2002      	movpl	r0, #2
 8013250:	4770      	bx	lr
 8013252:	b298      	uxth	r0, r3
 8013254:	b9b0      	cbnz	r0, 8013284 <__lo0bits+0x54>
 8013256:	0c1b      	lsrs	r3, r3, #16
 8013258:	2010      	movs	r0, #16
 801325a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801325e:	bf04      	itt	eq
 8013260:	0a1b      	lsreq	r3, r3, #8
 8013262:	3008      	addeq	r0, #8
 8013264:	071a      	lsls	r2, r3, #28
 8013266:	bf04      	itt	eq
 8013268:	091b      	lsreq	r3, r3, #4
 801326a:	3004      	addeq	r0, #4
 801326c:	079a      	lsls	r2, r3, #30
 801326e:	bf04      	itt	eq
 8013270:	089b      	lsreq	r3, r3, #2
 8013272:	3002      	addeq	r0, #2
 8013274:	07da      	lsls	r2, r3, #31
 8013276:	d403      	bmi.n	8013280 <__lo0bits+0x50>
 8013278:	085b      	lsrs	r3, r3, #1
 801327a:	f100 0001 	add.w	r0, r0, #1
 801327e:	d005      	beq.n	801328c <__lo0bits+0x5c>
 8013280:	600b      	str	r3, [r1, #0]
 8013282:	4770      	bx	lr
 8013284:	4610      	mov	r0, r2
 8013286:	e7e8      	b.n	801325a <__lo0bits+0x2a>
 8013288:	2000      	movs	r0, #0
 801328a:	4770      	bx	lr
 801328c:	2020      	movs	r0, #32
 801328e:	4770      	bx	lr

08013290 <__i2b>:
 8013290:	b510      	push	{r4, lr}
 8013292:	460c      	mov	r4, r1
 8013294:	2101      	movs	r1, #1
 8013296:	f7ff feff 	bl	8013098 <_Balloc>
 801329a:	4602      	mov	r2, r0
 801329c:	b928      	cbnz	r0, 80132aa <__i2b+0x1a>
 801329e:	4b05      	ldr	r3, [pc, #20]	; (80132b4 <__i2b+0x24>)
 80132a0:	4805      	ldr	r0, [pc, #20]	; (80132b8 <__i2b+0x28>)
 80132a2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80132a6:	f000 fa75 	bl	8013794 <__assert_func>
 80132aa:	2301      	movs	r3, #1
 80132ac:	6144      	str	r4, [r0, #20]
 80132ae:	6103      	str	r3, [r0, #16]
 80132b0:	bd10      	pop	{r4, pc}
 80132b2:	bf00      	nop
 80132b4:	08014d43 	.word	0x08014d43
 80132b8:	08014d54 	.word	0x08014d54

080132bc <__multiply>:
 80132bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80132c0:	4614      	mov	r4, r2
 80132c2:	690a      	ldr	r2, [r1, #16]
 80132c4:	6923      	ldr	r3, [r4, #16]
 80132c6:	429a      	cmp	r2, r3
 80132c8:	bfb8      	it	lt
 80132ca:	460b      	movlt	r3, r1
 80132cc:	460d      	mov	r5, r1
 80132ce:	bfbc      	itt	lt
 80132d0:	4625      	movlt	r5, r4
 80132d2:	461c      	movlt	r4, r3
 80132d4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80132d8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80132dc:	68ab      	ldr	r3, [r5, #8]
 80132de:	6869      	ldr	r1, [r5, #4]
 80132e0:	eb0a 0709 	add.w	r7, sl, r9
 80132e4:	42bb      	cmp	r3, r7
 80132e6:	b085      	sub	sp, #20
 80132e8:	bfb8      	it	lt
 80132ea:	3101      	addlt	r1, #1
 80132ec:	f7ff fed4 	bl	8013098 <_Balloc>
 80132f0:	b930      	cbnz	r0, 8013300 <__multiply+0x44>
 80132f2:	4602      	mov	r2, r0
 80132f4:	4b42      	ldr	r3, [pc, #264]	; (8013400 <__multiply+0x144>)
 80132f6:	4843      	ldr	r0, [pc, #268]	; (8013404 <__multiply+0x148>)
 80132f8:	f240 115d 	movw	r1, #349	; 0x15d
 80132fc:	f000 fa4a 	bl	8013794 <__assert_func>
 8013300:	f100 0614 	add.w	r6, r0, #20
 8013304:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8013308:	4633      	mov	r3, r6
 801330a:	2200      	movs	r2, #0
 801330c:	4543      	cmp	r3, r8
 801330e:	d31e      	bcc.n	801334e <__multiply+0x92>
 8013310:	f105 0c14 	add.w	ip, r5, #20
 8013314:	f104 0314 	add.w	r3, r4, #20
 8013318:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801331c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8013320:	9202      	str	r2, [sp, #8]
 8013322:	ebac 0205 	sub.w	r2, ip, r5
 8013326:	3a15      	subs	r2, #21
 8013328:	f022 0203 	bic.w	r2, r2, #3
 801332c:	3204      	adds	r2, #4
 801332e:	f105 0115 	add.w	r1, r5, #21
 8013332:	458c      	cmp	ip, r1
 8013334:	bf38      	it	cc
 8013336:	2204      	movcc	r2, #4
 8013338:	9201      	str	r2, [sp, #4]
 801333a:	9a02      	ldr	r2, [sp, #8]
 801333c:	9303      	str	r3, [sp, #12]
 801333e:	429a      	cmp	r2, r3
 8013340:	d808      	bhi.n	8013354 <__multiply+0x98>
 8013342:	2f00      	cmp	r7, #0
 8013344:	dc55      	bgt.n	80133f2 <__multiply+0x136>
 8013346:	6107      	str	r7, [r0, #16]
 8013348:	b005      	add	sp, #20
 801334a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801334e:	f843 2b04 	str.w	r2, [r3], #4
 8013352:	e7db      	b.n	801330c <__multiply+0x50>
 8013354:	f8b3 a000 	ldrh.w	sl, [r3]
 8013358:	f1ba 0f00 	cmp.w	sl, #0
 801335c:	d020      	beq.n	80133a0 <__multiply+0xe4>
 801335e:	f105 0e14 	add.w	lr, r5, #20
 8013362:	46b1      	mov	r9, r6
 8013364:	2200      	movs	r2, #0
 8013366:	f85e 4b04 	ldr.w	r4, [lr], #4
 801336a:	f8d9 b000 	ldr.w	fp, [r9]
 801336e:	b2a1      	uxth	r1, r4
 8013370:	fa1f fb8b 	uxth.w	fp, fp
 8013374:	fb0a b101 	mla	r1, sl, r1, fp
 8013378:	4411      	add	r1, r2
 801337a:	f8d9 2000 	ldr.w	r2, [r9]
 801337e:	0c24      	lsrs	r4, r4, #16
 8013380:	0c12      	lsrs	r2, r2, #16
 8013382:	fb0a 2404 	mla	r4, sl, r4, r2
 8013386:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801338a:	b289      	uxth	r1, r1
 801338c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8013390:	45f4      	cmp	ip, lr
 8013392:	f849 1b04 	str.w	r1, [r9], #4
 8013396:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801339a:	d8e4      	bhi.n	8013366 <__multiply+0xaa>
 801339c:	9901      	ldr	r1, [sp, #4]
 801339e:	5072      	str	r2, [r6, r1]
 80133a0:	9a03      	ldr	r2, [sp, #12]
 80133a2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80133a6:	3304      	adds	r3, #4
 80133a8:	f1b9 0f00 	cmp.w	r9, #0
 80133ac:	d01f      	beq.n	80133ee <__multiply+0x132>
 80133ae:	6834      	ldr	r4, [r6, #0]
 80133b0:	f105 0114 	add.w	r1, r5, #20
 80133b4:	46b6      	mov	lr, r6
 80133b6:	f04f 0a00 	mov.w	sl, #0
 80133ba:	880a      	ldrh	r2, [r1, #0]
 80133bc:	f8be b002 	ldrh.w	fp, [lr, #2]
 80133c0:	fb09 b202 	mla	r2, r9, r2, fp
 80133c4:	4492      	add	sl, r2
 80133c6:	b2a4      	uxth	r4, r4
 80133c8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80133cc:	f84e 4b04 	str.w	r4, [lr], #4
 80133d0:	f851 4b04 	ldr.w	r4, [r1], #4
 80133d4:	f8be 2000 	ldrh.w	r2, [lr]
 80133d8:	0c24      	lsrs	r4, r4, #16
 80133da:	fb09 2404 	mla	r4, r9, r4, r2
 80133de:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80133e2:	458c      	cmp	ip, r1
 80133e4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80133e8:	d8e7      	bhi.n	80133ba <__multiply+0xfe>
 80133ea:	9a01      	ldr	r2, [sp, #4]
 80133ec:	50b4      	str	r4, [r6, r2]
 80133ee:	3604      	adds	r6, #4
 80133f0:	e7a3      	b.n	801333a <__multiply+0x7e>
 80133f2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80133f6:	2b00      	cmp	r3, #0
 80133f8:	d1a5      	bne.n	8013346 <__multiply+0x8a>
 80133fa:	3f01      	subs	r7, #1
 80133fc:	e7a1      	b.n	8013342 <__multiply+0x86>
 80133fe:	bf00      	nop
 8013400:	08014d43 	.word	0x08014d43
 8013404:	08014d54 	.word	0x08014d54

08013408 <__pow5mult>:
 8013408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801340c:	4615      	mov	r5, r2
 801340e:	f012 0203 	ands.w	r2, r2, #3
 8013412:	4606      	mov	r6, r0
 8013414:	460f      	mov	r7, r1
 8013416:	d007      	beq.n	8013428 <__pow5mult+0x20>
 8013418:	4c25      	ldr	r4, [pc, #148]	; (80134b0 <__pow5mult+0xa8>)
 801341a:	3a01      	subs	r2, #1
 801341c:	2300      	movs	r3, #0
 801341e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013422:	f7ff fe9b 	bl	801315c <__multadd>
 8013426:	4607      	mov	r7, r0
 8013428:	10ad      	asrs	r5, r5, #2
 801342a:	d03d      	beq.n	80134a8 <__pow5mult+0xa0>
 801342c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801342e:	b97c      	cbnz	r4, 8013450 <__pow5mult+0x48>
 8013430:	2010      	movs	r0, #16
 8013432:	f7fe fa4d 	bl	80118d0 <malloc>
 8013436:	4602      	mov	r2, r0
 8013438:	6270      	str	r0, [r6, #36]	; 0x24
 801343a:	b928      	cbnz	r0, 8013448 <__pow5mult+0x40>
 801343c:	4b1d      	ldr	r3, [pc, #116]	; (80134b4 <__pow5mult+0xac>)
 801343e:	481e      	ldr	r0, [pc, #120]	; (80134b8 <__pow5mult+0xb0>)
 8013440:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8013444:	f000 f9a6 	bl	8013794 <__assert_func>
 8013448:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801344c:	6004      	str	r4, [r0, #0]
 801344e:	60c4      	str	r4, [r0, #12]
 8013450:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8013454:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013458:	b94c      	cbnz	r4, 801346e <__pow5mult+0x66>
 801345a:	f240 2171 	movw	r1, #625	; 0x271
 801345e:	4630      	mov	r0, r6
 8013460:	f7ff ff16 	bl	8013290 <__i2b>
 8013464:	2300      	movs	r3, #0
 8013466:	f8c8 0008 	str.w	r0, [r8, #8]
 801346a:	4604      	mov	r4, r0
 801346c:	6003      	str	r3, [r0, #0]
 801346e:	f04f 0900 	mov.w	r9, #0
 8013472:	07eb      	lsls	r3, r5, #31
 8013474:	d50a      	bpl.n	801348c <__pow5mult+0x84>
 8013476:	4639      	mov	r1, r7
 8013478:	4622      	mov	r2, r4
 801347a:	4630      	mov	r0, r6
 801347c:	f7ff ff1e 	bl	80132bc <__multiply>
 8013480:	4639      	mov	r1, r7
 8013482:	4680      	mov	r8, r0
 8013484:	4630      	mov	r0, r6
 8013486:	f7ff fe47 	bl	8013118 <_Bfree>
 801348a:	4647      	mov	r7, r8
 801348c:	106d      	asrs	r5, r5, #1
 801348e:	d00b      	beq.n	80134a8 <__pow5mult+0xa0>
 8013490:	6820      	ldr	r0, [r4, #0]
 8013492:	b938      	cbnz	r0, 80134a4 <__pow5mult+0x9c>
 8013494:	4622      	mov	r2, r4
 8013496:	4621      	mov	r1, r4
 8013498:	4630      	mov	r0, r6
 801349a:	f7ff ff0f 	bl	80132bc <__multiply>
 801349e:	6020      	str	r0, [r4, #0]
 80134a0:	f8c0 9000 	str.w	r9, [r0]
 80134a4:	4604      	mov	r4, r0
 80134a6:	e7e4      	b.n	8013472 <__pow5mult+0x6a>
 80134a8:	4638      	mov	r0, r7
 80134aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80134ae:	bf00      	nop
 80134b0:	08014ea8 	.word	0x08014ea8
 80134b4:	08014ccd 	.word	0x08014ccd
 80134b8:	08014d54 	.word	0x08014d54

080134bc <__lshift>:
 80134bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80134c0:	460c      	mov	r4, r1
 80134c2:	6849      	ldr	r1, [r1, #4]
 80134c4:	6923      	ldr	r3, [r4, #16]
 80134c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80134ca:	68a3      	ldr	r3, [r4, #8]
 80134cc:	4607      	mov	r7, r0
 80134ce:	4691      	mov	r9, r2
 80134d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80134d4:	f108 0601 	add.w	r6, r8, #1
 80134d8:	42b3      	cmp	r3, r6
 80134da:	db0b      	blt.n	80134f4 <__lshift+0x38>
 80134dc:	4638      	mov	r0, r7
 80134de:	f7ff fddb 	bl	8013098 <_Balloc>
 80134e2:	4605      	mov	r5, r0
 80134e4:	b948      	cbnz	r0, 80134fa <__lshift+0x3e>
 80134e6:	4602      	mov	r2, r0
 80134e8:	4b28      	ldr	r3, [pc, #160]	; (801358c <__lshift+0xd0>)
 80134ea:	4829      	ldr	r0, [pc, #164]	; (8013590 <__lshift+0xd4>)
 80134ec:	f240 11d9 	movw	r1, #473	; 0x1d9
 80134f0:	f000 f950 	bl	8013794 <__assert_func>
 80134f4:	3101      	adds	r1, #1
 80134f6:	005b      	lsls	r3, r3, #1
 80134f8:	e7ee      	b.n	80134d8 <__lshift+0x1c>
 80134fa:	2300      	movs	r3, #0
 80134fc:	f100 0114 	add.w	r1, r0, #20
 8013500:	f100 0210 	add.w	r2, r0, #16
 8013504:	4618      	mov	r0, r3
 8013506:	4553      	cmp	r3, sl
 8013508:	db33      	blt.n	8013572 <__lshift+0xb6>
 801350a:	6920      	ldr	r0, [r4, #16]
 801350c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013510:	f104 0314 	add.w	r3, r4, #20
 8013514:	f019 091f 	ands.w	r9, r9, #31
 8013518:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801351c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013520:	d02b      	beq.n	801357a <__lshift+0xbe>
 8013522:	f1c9 0e20 	rsb	lr, r9, #32
 8013526:	468a      	mov	sl, r1
 8013528:	2200      	movs	r2, #0
 801352a:	6818      	ldr	r0, [r3, #0]
 801352c:	fa00 f009 	lsl.w	r0, r0, r9
 8013530:	4302      	orrs	r2, r0
 8013532:	f84a 2b04 	str.w	r2, [sl], #4
 8013536:	f853 2b04 	ldr.w	r2, [r3], #4
 801353a:	459c      	cmp	ip, r3
 801353c:	fa22 f20e 	lsr.w	r2, r2, lr
 8013540:	d8f3      	bhi.n	801352a <__lshift+0x6e>
 8013542:	ebac 0304 	sub.w	r3, ip, r4
 8013546:	3b15      	subs	r3, #21
 8013548:	f023 0303 	bic.w	r3, r3, #3
 801354c:	3304      	adds	r3, #4
 801354e:	f104 0015 	add.w	r0, r4, #21
 8013552:	4584      	cmp	ip, r0
 8013554:	bf38      	it	cc
 8013556:	2304      	movcc	r3, #4
 8013558:	50ca      	str	r2, [r1, r3]
 801355a:	b10a      	cbz	r2, 8013560 <__lshift+0xa4>
 801355c:	f108 0602 	add.w	r6, r8, #2
 8013560:	3e01      	subs	r6, #1
 8013562:	4638      	mov	r0, r7
 8013564:	612e      	str	r6, [r5, #16]
 8013566:	4621      	mov	r1, r4
 8013568:	f7ff fdd6 	bl	8013118 <_Bfree>
 801356c:	4628      	mov	r0, r5
 801356e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013572:	f842 0f04 	str.w	r0, [r2, #4]!
 8013576:	3301      	adds	r3, #1
 8013578:	e7c5      	b.n	8013506 <__lshift+0x4a>
 801357a:	3904      	subs	r1, #4
 801357c:	f853 2b04 	ldr.w	r2, [r3], #4
 8013580:	f841 2f04 	str.w	r2, [r1, #4]!
 8013584:	459c      	cmp	ip, r3
 8013586:	d8f9      	bhi.n	801357c <__lshift+0xc0>
 8013588:	e7ea      	b.n	8013560 <__lshift+0xa4>
 801358a:	bf00      	nop
 801358c:	08014d43 	.word	0x08014d43
 8013590:	08014d54 	.word	0x08014d54

08013594 <__mcmp>:
 8013594:	b530      	push	{r4, r5, lr}
 8013596:	6902      	ldr	r2, [r0, #16]
 8013598:	690c      	ldr	r4, [r1, #16]
 801359a:	1b12      	subs	r2, r2, r4
 801359c:	d10e      	bne.n	80135bc <__mcmp+0x28>
 801359e:	f100 0314 	add.w	r3, r0, #20
 80135a2:	3114      	adds	r1, #20
 80135a4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80135a8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80135ac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80135b0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80135b4:	42a5      	cmp	r5, r4
 80135b6:	d003      	beq.n	80135c0 <__mcmp+0x2c>
 80135b8:	d305      	bcc.n	80135c6 <__mcmp+0x32>
 80135ba:	2201      	movs	r2, #1
 80135bc:	4610      	mov	r0, r2
 80135be:	bd30      	pop	{r4, r5, pc}
 80135c0:	4283      	cmp	r3, r0
 80135c2:	d3f3      	bcc.n	80135ac <__mcmp+0x18>
 80135c4:	e7fa      	b.n	80135bc <__mcmp+0x28>
 80135c6:	f04f 32ff 	mov.w	r2, #4294967295
 80135ca:	e7f7      	b.n	80135bc <__mcmp+0x28>

080135cc <__mdiff>:
 80135cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80135d0:	460c      	mov	r4, r1
 80135d2:	4606      	mov	r6, r0
 80135d4:	4611      	mov	r1, r2
 80135d6:	4620      	mov	r0, r4
 80135d8:	4617      	mov	r7, r2
 80135da:	f7ff ffdb 	bl	8013594 <__mcmp>
 80135de:	1e05      	subs	r5, r0, #0
 80135e0:	d110      	bne.n	8013604 <__mdiff+0x38>
 80135e2:	4629      	mov	r1, r5
 80135e4:	4630      	mov	r0, r6
 80135e6:	f7ff fd57 	bl	8013098 <_Balloc>
 80135ea:	b930      	cbnz	r0, 80135fa <__mdiff+0x2e>
 80135ec:	4b39      	ldr	r3, [pc, #228]	; (80136d4 <__mdiff+0x108>)
 80135ee:	4602      	mov	r2, r0
 80135f0:	f240 2132 	movw	r1, #562	; 0x232
 80135f4:	4838      	ldr	r0, [pc, #224]	; (80136d8 <__mdiff+0x10c>)
 80135f6:	f000 f8cd 	bl	8013794 <__assert_func>
 80135fa:	2301      	movs	r3, #1
 80135fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013600:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013604:	bfa4      	itt	ge
 8013606:	463b      	movge	r3, r7
 8013608:	4627      	movge	r7, r4
 801360a:	4630      	mov	r0, r6
 801360c:	6879      	ldr	r1, [r7, #4]
 801360e:	bfa6      	itte	ge
 8013610:	461c      	movge	r4, r3
 8013612:	2500      	movge	r5, #0
 8013614:	2501      	movlt	r5, #1
 8013616:	f7ff fd3f 	bl	8013098 <_Balloc>
 801361a:	b920      	cbnz	r0, 8013626 <__mdiff+0x5a>
 801361c:	4b2d      	ldr	r3, [pc, #180]	; (80136d4 <__mdiff+0x108>)
 801361e:	4602      	mov	r2, r0
 8013620:	f44f 7110 	mov.w	r1, #576	; 0x240
 8013624:	e7e6      	b.n	80135f4 <__mdiff+0x28>
 8013626:	693e      	ldr	r6, [r7, #16]
 8013628:	60c5      	str	r5, [r0, #12]
 801362a:	6925      	ldr	r5, [r4, #16]
 801362c:	f107 0114 	add.w	r1, r7, #20
 8013630:	f104 0914 	add.w	r9, r4, #20
 8013634:	f100 0e14 	add.w	lr, r0, #20
 8013638:	f107 0210 	add.w	r2, r7, #16
 801363c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8013640:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8013644:	46f2      	mov	sl, lr
 8013646:	2700      	movs	r7, #0
 8013648:	f859 3b04 	ldr.w	r3, [r9], #4
 801364c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8013650:	fa1f f883 	uxth.w	r8, r3
 8013654:	fa17 f78b 	uxtah	r7, r7, fp
 8013658:	0c1b      	lsrs	r3, r3, #16
 801365a:	eba7 0808 	sub.w	r8, r7, r8
 801365e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8013662:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8013666:	fa1f f888 	uxth.w	r8, r8
 801366a:	141f      	asrs	r7, r3, #16
 801366c:	454d      	cmp	r5, r9
 801366e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8013672:	f84a 3b04 	str.w	r3, [sl], #4
 8013676:	d8e7      	bhi.n	8013648 <__mdiff+0x7c>
 8013678:	1b2b      	subs	r3, r5, r4
 801367a:	3b15      	subs	r3, #21
 801367c:	f023 0303 	bic.w	r3, r3, #3
 8013680:	3304      	adds	r3, #4
 8013682:	3415      	adds	r4, #21
 8013684:	42a5      	cmp	r5, r4
 8013686:	bf38      	it	cc
 8013688:	2304      	movcc	r3, #4
 801368a:	4419      	add	r1, r3
 801368c:	4473      	add	r3, lr
 801368e:	469e      	mov	lr, r3
 8013690:	460d      	mov	r5, r1
 8013692:	4565      	cmp	r5, ip
 8013694:	d30e      	bcc.n	80136b4 <__mdiff+0xe8>
 8013696:	f10c 0203 	add.w	r2, ip, #3
 801369a:	1a52      	subs	r2, r2, r1
 801369c:	f022 0203 	bic.w	r2, r2, #3
 80136a0:	3903      	subs	r1, #3
 80136a2:	458c      	cmp	ip, r1
 80136a4:	bf38      	it	cc
 80136a6:	2200      	movcc	r2, #0
 80136a8:	441a      	add	r2, r3
 80136aa:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80136ae:	b17b      	cbz	r3, 80136d0 <__mdiff+0x104>
 80136b0:	6106      	str	r6, [r0, #16]
 80136b2:	e7a5      	b.n	8013600 <__mdiff+0x34>
 80136b4:	f855 8b04 	ldr.w	r8, [r5], #4
 80136b8:	fa17 f488 	uxtah	r4, r7, r8
 80136bc:	1422      	asrs	r2, r4, #16
 80136be:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80136c2:	b2a4      	uxth	r4, r4
 80136c4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80136c8:	f84e 4b04 	str.w	r4, [lr], #4
 80136cc:	1417      	asrs	r7, r2, #16
 80136ce:	e7e0      	b.n	8013692 <__mdiff+0xc6>
 80136d0:	3e01      	subs	r6, #1
 80136d2:	e7ea      	b.n	80136aa <__mdiff+0xde>
 80136d4:	08014d43 	.word	0x08014d43
 80136d8:	08014d54 	.word	0x08014d54

080136dc <__d2b>:
 80136dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80136e0:	4689      	mov	r9, r1
 80136e2:	2101      	movs	r1, #1
 80136e4:	ec57 6b10 	vmov	r6, r7, d0
 80136e8:	4690      	mov	r8, r2
 80136ea:	f7ff fcd5 	bl	8013098 <_Balloc>
 80136ee:	4604      	mov	r4, r0
 80136f0:	b930      	cbnz	r0, 8013700 <__d2b+0x24>
 80136f2:	4602      	mov	r2, r0
 80136f4:	4b25      	ldr	r3, [pc, #148]	; (801378c <__d2b+0xb0>)
 80136f6:	4826      	ldr	r0, [pc, #152]	; (8013790 <__d2b+0xb4>)
 80136f8:	f240 310a 	movw	r1, #778	; 0x30a
 80136fc:	f000 f84a 	bl	8013794 <__assert_func>
 8013700:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8013704:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013708:	bb35      	cbnz	r5, 8013758 <__d2b+0x7c>
 801370a:	2e00      	cmp	r6, #0
 801370c:	9301      	str	r3, [sp, #4]
 801370e:	d028      	beq.n	8013762 <__d2b+0x86>
 8013710:	4668      	mov	r0, sp
 8013712:	9600      	str	r6, [sp, #0]
 8013714:	f7ff fd8c 	bl	8013230 <__lo0bits>
 8013718:	9900      	ldr	r1, [sp, #0]
 801371a:	b300      	cbz	r0, 801375e <__d2b+0x82>
 801371c:	9a01      	ldr	r2, [sp, #4]
 801371e:	f1c0 0320 	rsb	r3, r0, #32
 8013722:	fa02 f303 	lsl.w	r3, r2, r3
 8013726:	430b      	orrs	r3, r1
 8013728:	40c2      	lsrs	r2, r0
 801372a:	6163      	str	r3, [r4, #20]
 801372c:	9201      	str	r2, [sp, #4]
 801372e:	9b01      	ldr	r3, [sp, #4]
 8013730:	61a3      	str	r3, [r4, #24]
 8013732:	2b00      	cmp	r3, #0
 8013734:	bf14      	ite	ne
 8013736:	2202      	movne	r2, #2
 8013738:	2201      	moveq	r2, #1
 801373a:	6122      	str	r2, [r4, #16]
 801373c:	b1d5      	cbz	r5, 8013774 <__d2b+0x98>
 801373e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8013742:	4405      	add	r5, r0
 8013744:	f8c9 5000 	str.w	r5, [r9]
 8013748:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801374c:	f8c8 0000 	str.w	r0, [r8]
 8013750:	4620      	mov	r0, r4
 8013752:	b003      	add	sp, #12
 8013754:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013758:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801375c:	e7d5      	b.n	801370a <__d2b+0x2e>
 801375e:	6161      	str	r1, [r4, #20]
 8013760:	e7e5      	b.n	801372e <__d2b+0x52>
 8013762:	a801      	add	r0, sp, #4
 8013764:	f7ff fd64 	bl	8013230 <__lo0bits>
 8013768:	9b01      	ldr	r3, [sp, #4]
 801376a:	6163      	str	r3, [r4, #20]
 801376c:	2201      	movs	r2, #1
 801376e:	6122      	str	r2, [r4, #16]
 8013770:	3020      	adds	r0, #32
 8013772:	e7e3      	b.n	801373c <__d2b+0x60>
 8013774:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013778:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801377c:	f8c9 0000 	str.w	r0, [r9]
 8013780:	6918      	ldr	r0, [r3, #16]
 8013782:	f7ff fd35 	bl	80131f0 <__hi0bits>
 8013786:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801378a:	e7df      	b.n	801374c <__d2b+0x70>
 801378c:	08014d43 	.word	0x08014d43
 8013790:	08014d54 	.word	0x08014d54

08013794 <__assert_func>:
 8013794:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013796:	4614      	mov	r4, r2
 8013798:	461a      	mov	r2, r3
 801379a:	4b09      	ldr	r3, [pc, #36]	; (80137c0 <__assert_func+0x2c>)
 801379c:	681b      	ldr	r3, [r3, #0]
 801379e:	4605      	mov	r5, r0
 80137a0:	68d8      	ldr	r0, [r3, #12]
 80137a2:	b14c      	cbz	r4, 80137b8 <__assert_func+0x24>
 80137a4:	4b07      	ldr	r3, [pc, #28]	; (80137c4 <__assert_func+0x30>)
 80137a6:	9100      	str	r1, [sp, #0]
 80137a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80137ac:	4906      	ldr	r1, [pc, #24]	; (80137c8 <__assert_func+0x34>)
 80137ae:	462b      	mov	r3, r5
 80137b0:	f000 f80e 	bl	80137d0 <fiprintf>
 80137b4:	f000 fa5a 	bl	8013c6c <abort>
 80137b8:	4b04      	ldr	r3, [pc, #16]	; (80137cc <__assert_func+0x38>)
 80137ba:	461c      	mov	r4, r3
 80137bc:	e7f3      	b.n	80137a6 <__assert_func+0x12>
 80137be:	bf00      	nop
 80137c0:	2000042c 	.word	0x2000042c
 80137c4:	08014eb4 	.word	0x08014eb4
 80137c8:	08014ec1 	.word	0x08014ec1
 80137cc:	08014eef 	.word	0x08014eef

080137d0 <fiprintf>:
 80137d0:	b40e      	push	{r1, r2, r3}
 80137d2:	b503      	push	{r0, r1, lr}
 80137d4:	4601      	mov	r1, r0
 80137d6:	ab03      	add	r3, sp, #12
 80137d8:	4805      	ldr	r0, [pc, #20]	; (80137f0 <fiprintf+0x20>)
 80137da:	f853 2b04 	ldr.w	r2, [r3], #4
 80137de:	6800      	ldr	r0, [r0, #0]
 80137e0:	9301      	str	r3, [sp, #4]
 80137e2:	f000 f845 	bl	8013870 <_vfiprintf_r>
 80137e6:	b002      	add	sp, #8
 80137e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80137ec:	b003      	add	sp, #12
 80137ee:	4770      	bx	lr
 80137f0:	2000042c 	.word	0x2000042c

080137f4 <__retarget_lock_init_recursive>:
 80137f4:	4770      	bx	lr

080137f6 <__retarget_lock_acquire_recursive>:
 80137f6:	4770      	bx	lr

080137f8 <__retarget_lock_release_recursive>:
 80137f8:	4770      	bx	lr

080137fa <__ascii_mbtowc>:
 80137fa:	b082      	sub	sp, #8
 80137fc:	b901      	cbnz	r1, 8013800 <__ascii_mbtowc+0x6>
 80137fe:	a901      	add	r1, sp, #4
 8013800:	b142      	cbz	r2, 8013814 <__ascii_mbtowc+0x1a>
 8013802:	b14b      	cbz	r3, 8013818 <__ascii_mbtowc+0x1e>
 8013804:	7813      	ldrb	r3, [r2, #0]
 8013806:	600b      	str	r3, [r1, #0]
 8013808:	7812      	ldrb	r2, [r2, #0]
 801380a:	1e10      	subs	r0, r2, #0
 801380c:	bf18      	it	ne
 801380e:	2001      	movne	r0, #1
 8013810:	b002      	add	sp, #8
 8013812:	4770      	bx	lr
 8013814:	4610      	mov	r0, r2
 8013816:	e7fb      	b.n	8013810 <__ascii_mbtowc+0x16>
 8013818:	f06f 0001 	mvn.w	r0, #1
 801381c:	e7f8      	b.n	8013810 <__ascii_mbtowc+0x16>

0801381e <__sfputc_r>:
 801381e:	6893      	ldr	r3, [r2, #8]
 8013820:	3b01      	subs	r3, #1
 8013822:	2b00      	cmp	r3, #0
 8013824:	b410      	push	{r4}
 8013826:	6093      	str	r3, [r2, #8]
 8013828:	da08      	bge.n	801383c <__sfputc_r+0x1e>
 801382a:	6994      	ldr	r4, [r2, #24]
 801382c:	42a3      	cmp	r3, r4
 801382e:	db01      	blt.n	8013834 <__sfputc_r+0x16>
 8013830:	290a      	cmp	r1, #10
 8013832:	d103      	bne.n	801383c <__sfputc_r+0x1e>
 8013834:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013838:	f000 b94a 	b.w	8013ad0 <__swbuf_r>
 801383c:	6813      	ldr	r3, [r2, #0]
 801383e:	1c58      	adds	r0, r3, #1
 8013840:	6010      	str	r0, [r2, #0]
 8013842:	7019      	strb	r1, [r3, #0]
 8013844:	4608      	mov	r0, r1
 8013846:	f85d 4b04 	ldr.w	r4, [sp], #4
 801384a:	4770      	bx	lr

0801384c <__sfputs_r>:
 801384c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801384e:	4606      	mov	r6, r0
 8013850:	460f      	mov	r7, r1
 8013852:	4614      	mov	r4, r2
 8013854:	18d5      	adds	r5, r2, r3
 8013856:	42ac      	cmp	r4, r5
 8013858:	d101      	bne.n	801385e <__sfputs_r+0x12>
 801385a:	2000      	movs	r0, #0
 801385c:	e007      	b.n	801386e <__sfputs_r+0x22>
 801385e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013862:	463a      	mov	r2, r7
 8013864:	4630      	mov	r0, r6
 8013866:	f7ff ffda 	bl	801381e <__sfputc_r>
 801386a:	1c43      	adds	r3, r0, #1
 801386c:	d1f3      	bne.n	8013856 <__sfputs_r+0xa>
 801386e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08013870 <_vfiprintf_r>:
 8013870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013874:	460d      	mov	r5, r1
 8013876:	b09d      	sub	sp, #116	; 0x74
 8013878:	4614      	mov	r4, r2
 801387a:	4698      	mov	r8, r3
 801387c:	4606      	mov	r6, r0
 801387e:	b118      	cbz	r0, 8013888 <_vfiprintf_r+0x18>
 8013880:	6983      	ldr	r3, [r0, #24]
 8013882:	b90b      	cbnz	r3, 8013888 <_vfiprintf_r+0x18>
 8013884:	f000 fb14 	bl	8013eb0 <__sinit>
 8013888:	4b89      	ldr	r3, [pc, #548]	; (8013ab0 <_vfiprintf_r+0x240>)
 801388a:	429d      	cmp	r5, r3
 801388c:	d11b      	bne.n	80138c6 <_vfiprintf_r+0x56>
 801388e:	6875      	ldr	r5, [r6, #4]
 8013890:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013892:	07d9      	lsls	r1, r3, #31
 8013894:	d405      	bmi.n	80138a2 <_vfiprintf_r+0x32>
 8013896:	89ab      	ldrh	r3, [r5, #12]
 8013898:	059a      	lsls	r2, r3, #22
 801389a:	d402      	bmi.n	80138a2 <_vfiprintf_r+0x32>
 801389c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801389e:	f7ff ffaa 	bl	80137f6 <__retarget_lock_acquire_recursive>
 80138a2:	89ab      	ldrh	r3, [r5, #12]
 80138a4:	071b      	lsls	r3, r3, #28
 80138a6:	d501      	bpl.n	80138ac <_vfiprintf_r+0x3c>
 80138a8:	692b      	ldr	r3, [r5, #16]
 80138aa:	b9eb      	cbnz	r3, 80138e8 <_vfiprintf_r+0x78>
 80138ac:	4629      	mov	r1, r5
 80138ae:	4630      	mov	r0, r6
 80138b0:	f000 f96e 	bl	8013b90 <__swsetup_r>
 80138b4:	b1c0      	cbz	r0, 80138e8 <_vfiprintf_r+0x78>
 80138b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80138b8:	07dc      	lsls	r4, r3, #31
 80138ba:	d50e      	bpl.n	80138da <_vfiprintf_r+0x6a>
 80138bc:	f04f 30ff 	mov.w	r0, #4294967295
 80138c0:	b01d      	add	sp, #116	; 0x74
 80138c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80138c6:	4b7b      	ldr	r3, [pc, #492]	; (8013ab4 <_vfiprintf_r+0x244>)
 80138c8:	429d      	cmp	r5, r3
 80138ca:	d101      	bne.n	80138d0 <_vfiprintf_r+0x60>
 80138cc:	68b5      	ldr	r5, [r6, #8]
 80138ce:	e7df      	b.n	8013890 <_vfiprintf_r+0x20>
 80138d0:	4b79      	ldr	r3, [pc, #484]	; (8013ab8 <_vfiprintf_r+0x248>)
 80138d2:	429d      	cmp	r5, r3
 80138d4:	bf08      	it	eq
 80138d6:	68f5      	ldreq	r5, [r6, #12]
 80138d8:	e7da      	b.n	8013890 <_vfiprintf_r+0x20>
 80138da:	89ab      	ldrh	r3, [r5, #12]
 80138dc:	0598      	lsls	r0, r3, #22
 80138de:	d4ed      	bmi.n	80138bc <_vfiprintf_r+0x4c>
 80138e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80138e2:	f7ff ff89 	bl	80137f8 <__retarget_lock_release_recursive>
 80138e6:	e7e9      	b.n	80138bc <_vfiprintf_r+0x4c>
 80138e8:	2300      	movs	r3, #0
 80138ea:	9309      	str	r3, [sp, #36]	; 0x24
 80138ec:	2320      	movs	r3, #32
 80138ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80138f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80138f6:	2330      	movs	r3, #48	; 0x30
 80138f8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8013abc <_vfiprintf_r+0x24c>
 80138fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013900:	f04f 0901 	mov.w	r9, #1
 8013904:	4623      	mov	r3, r4
 8013906:	469a      	mov	sl, r3
 8013908:	f813 2b01 	ldrb.w	r2, [r3], #1
 801390c:	b10a      	cbz	r2, 8013912 <_vfiprintf_r+0xa2>
 801390e:	2a25      	cmp	r2, #37	; 0x25
 8013910:	d1f9      	bne.n	8013906 <_vfiprintf_r+0x96>
 8013912:	ebba 0b04 	subs.w	fp, sl, r4
 8013916:	d00b      	beq.n	8013930 <_vfiprintf_r+0xc0>
 8013918:	465b      	mov	r3, fp
 801391a:	4622      	mov	r2, r4
 801391c:	4629      	mov	r1, r5
 801391e:	4630      	mov	r0, r6
 8013920:	f7ff ff94 	bl	801384c <__sfputs_r>
 8013924:	3001      	adds	r0, #1
 8013926:	f000 80aa 	beq.w	8013a7e <_vfiprintf_r+0x20e>
 801392a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801392c:	445a      	add	r2, fp
 801392e:	9209      	str	r2, [sp, #36]	; 0x24
 8013930:	f89a 3000 	ldrb.w	r3, [sl]
 8013934:	2b00      	cmp	r3, #0
 8013936:	f000 80a2 	beq.w	8013a7e <_vfiprintf_r+0x20e>
 801393a:	2300      	movs	r3, #0
 801393c:	f04f 32ff 	mov.w	r2, #4294967295
 8013940:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013944:	f10a 0a01 	add.w	sl, sl, #1
 8013948:	9304      	str	r3, [sp, #16]
 801394a:	9307      	str	r3, [sp, #28]
 801394c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013950:	931a      	str	r3, [sp, #104]	; 0x68
 8013952:	4654      	mov	r4, sl
 8013954:	2205      	movs	r2, #5
 8013956:	f814 1b01 	ldrb.w	r1, [r4], #1
 801395a:	4858      	ldr	r0, [pc, #352]	; (8013abc <_vfiprintf_r+0x24c>)
 801395c:	f7ec fc40 	bl	80001e0 <memchr>
 8013960:	9a04      	ldr	r2, [sp, #16]
 8013962:	b9d8      	cbnz	r0, 801399c <_vfiprintf_r+0x12c>
 8013964:	06d1      	lsls	r1, r2, #27
 8013966:	bf44      	itt	mi
 8013968:	2320      	movmi	r3, #32
 801396a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801396e:	0713      	lsls	r3, r2, #28
 8013970:	bf44      	itt	mi
 8013972:	232b      	movmi	r3, #43	; 0x2b
 8013974:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013978:	f89a 3000 	ldrb.w	r3, [sl]
 801397c:	2b2a      	cmp	r3, #42	; 0x2a
 801397e:	d015      	beq.n	80139ac <_vfiprintf_r+0x13c>
 8013980:	9a07      	ldr	r2, [sp, #28]
 8013982:	4654      	mov	r4, sl
 8013984:	2000      	movs	r0, #0
 8013986:	f04f 0c0a 	mov.w	ip, #10
 801398a:	4621      	mov	r1, r4
 801398c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013990:	3b30      	subs	r3, #48	; 0x30
 8013992:	2b09      	cmp	r3, #9
 8013994:	d94e      	bls.n	8013a34 <_vfiprintf_r+0x1c4>
 8013996:	b1b0      	cbz	r0, 80139c6 <_vfiprintf_r+0x156>
 8013998:	9207      	str	r2, [sp, #28]
 801399a:	e014      	b.n	80139c6 <_vfiprintf_r+0x156>
 801399c:	eba0 0308 	sub.w	r3, r0, r8
 80139a0:	fa09 f303 	lsl.w	r3, r9, r3
 80139a4:	4313      	orrs	r3, r2
 80139a6:	9304      	str	r3, [sp, #16]
 80139a8:	46a2      	mov	sl, r4
 80139aa:	e7d2      	b.n	8013952 <_vfiprintf_r+0xe2>
 80139ac:	9b03      	ldr	r3, [sp, #12]
 80139ae:	1d19      	adds	r1, r3, #4
 80139b0:	681b      	ldr	r3, [r3, #0]
 80139b2:	9103      	str	r1, [sp, #12]
 80139b4:	2b00      	cmp	r3, #0
 80139b6:	bfbb      	ittet	lt
 80139b8:	425b      	neglt	r3, r3
 80139ba:	f042 0202 	orrlt.w	r2, r2, #2
 80139be:	9307      	strge	r3, [sp, #28]
 80139c0:	9307      	strlt	r3, [sp, #28]
 80139c2:	bfb8      	it	lt
 80139c4:	9204      	strlt	r2, [sp, #16]
 80139c6:	7823      	ldrb	r3, [r4, #0]
 80139c8:	2b2e      	cmp	r3, #46	; 0x2e
 80139ca:	d10c      	bne.n	80139e6 <_vfiprintf_r+0x176>
 80139cc:	7863      	ldrb	r3, [r4, #1]
 80139ce:	2b2a      	cmp	r3, #42	; 0x2a
 80139d0:	d135      	bne.n	8013a3e <_vfiprintf_r+0x1ce>
 80139d2:	9b03      	ldr	r3, [sp, #12]
 80139d4:	1d1a      	adds	r2, r3, #4
 80139d6:	681b      	ldr	r3, [r3, #0]
 80139d8:	9203      	str	r2, [sp, #12]
 80139da:	2b00      	cmp	r3, #0
 80139dc:	bfb8      	it	lt
 80139de:	f04f 33ff 	movlt.w	r3, #4294967295
 80139e2:	3402      	adds	r4, #2
 80139e4:	9305      	str	r3, [sp, #20]
 80139e6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8013acc <_vfiprintf_r+0x25c>
 80139ea:	7821      	ldrb	r1, [r4, #0]
 80139ec:	2203      	movs	r2, #3
 80139ee:	4650      	mov	r0, sl
 80139f0:	f7ec fbf6 	bl	80001e0 <memchr>
 80139f4:	b140      	cbz	r0, 8013a08 <_vfiprintf_r+0x198>
 80139f6:	2340      	movs	r3, #64	; 0x40
 80139f8:	eba0 000a 	sub.w	r0, r0, sl
 80139fc:	fa03 f000 	lsl.w	r0, r3, r0
 8013a00:	9b04      	ldr	r3, [sp, #16]
 8013a02:	4303      	orrs	r3, r0
 8013a04:	3401      	adds	r4, #1
 8013a06:	9304      	str	r3, [sp, #16]
 8013a08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013a0c:	482c      	ldr	r0, [pc, #176]	; (8013ac0 <_vfiprintf_r+0x250>)
 8013a0e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013a12:	2206      	movs	r2, #6
 8013a14:	f7ec fbe4 	bl	80001e0 <memchr>
 8013a18:	2800      	cmp	r0, #0
 8013a1a:	d03f      	beq.n	8013a9c <_vfiprintf_r+0x22c>
 8013a1c:	4b29      	ldr	r3, [pc, #164]	; (8013ac4 <_vfiprintf_r+0x254>)
 8013a1e:	bb1b      	cbnz	r3, 8013a68 <_vfiprintf_r+0x1f8>
 8013a20:	9b03      	ldr	r3, [sp, #12]
 8013a22:	3307      	adds	r3, #7
 8013a24:	f023 0307 	bic.w	r3, r3, #7
 8013a28:	3308      	adds	r3, #8
 8013a2a:	9303      	str	r3, [sp, #12]
 8013a2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013a2e:	443b      	add	r3, r7
 8013a30:	9309      	str	r3, [sp, #36]	; 0x24
 8013a32:	e767      	b.n	8013904 <_vfiprintf_r+0x94>
 8013a34:	fb0c 3202 	mla	r2, ip, r2, r3
 8013a38:	460c      	mov	r4, r1
 8013a3a:	2001      	movs	r0, #1
 8013a3c:	e7a5      	b.n	801398a <_vfiprintf_r+0x11a>
 8013a3e:	2300      	movs	r3, #0
 8013a40:	3401      	adds	r4, #1
 8013a42:	9305      	str	r3, [sp, #20]
 8013a44:	4619      	mov	r1, r3
 8013a46:	f04f 0c0a 	mov.w	ip, #10
 8013a4a:	4620      	mov	r0, r4
 8013a4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013a50:	3a30      	subs	r2, #48	; 0x30
 8013a52:	2a09      	cmp	r2, #9
 8013a54:	d903      	bls.n	8013a5e <_vfiprintf_r+0x1ee>
 8013a56:	2b00      	cmp	r3, #0
 8013a58:	d0c5      	beq.n	80139e6 <_vfiprintf_r+0x176>
 8013a5a:	9105      	str	r1, [sp, #20]
 8013a5c:	e7c3      	b.n	80139e6 <_vfiprintf_r+0x176>
 8013a5e:	fb0c 2101 	mla	r1, ip, r1, r2
 8013a62:	4604      	mov	r4, r0
 8013a64:	2301      	movs	r3, #1
 8013a66:	e7f0      	b.n	8013a4a <_vfiprintf_r+0x1da>
 8013a68:	ab03      	add	r3, sp, #12
 8013a6a:	9300      	str	r3, [sp, #0]
 8013a6c:	462a      	mov	r2, r5
 8013a6e:	4b16      	ldr	r3, [pc, #88]	; (8013ac8 <_vfiprintf_r+0x258>)
 8013a70:	a904      	add	r1, sp, #16
 8013a72:	4630      	mov	r0, r6
 8013a74:	f7fe f8ac 	bl	8011bd0 <_printf_float>
 8013a78:	4607      	mov	r7, r0
 8013a7a:	1c78      	adds	r0, r7, #1
 8013a7c:	d1d6      	bne.n	8013a2c <_vfiprintf_r+0x1bc>
 8013a7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013a80:	07d9      	lsls	r1, r3, #31
 8013a82:	d405      	bmi.n	8013a90 <_vfiprintf_r+0x220>
 8013a84:	89ab      	ldrh	r3, [r5, #12]
 8013a86:	059a      	lsls	r2, r3, #22
 8013a88:	d402      	bmi.n	8013a90 <_vfiprintf_r+0x220>
 8013a8a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013a8c:	f7ff feb4 	bl	80137f8 <__retarget_lock_release_recursive>
 8013a90:	89ab      	ldrh	r3, [r5, #12]
 8013a92:	065b      	lsls	r3, r3, #25
 8013a94:	f53f af12 	bmi.w	80138bc <_vfiprintf_r+0x4c>
 8013a98:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013a9a:	e711      	b.n	80138c0 <_vfiprintf_r+0x50>
 8013a9c:	ab03      	add	r3, sp, #12
 8013a9e:	9300      	str	r3, [sp, #0]
 8013aa0:	462a      	mov	r2, r5
 8013aa2:	4b09      	ldr	r3, [pc, #36]	; (8013ac8 <_vfiprintf_r+0x258>)
 8013aa4:	a904      	add	r1, sp, #16
 8013aa6:	4630      	mov	r0, r6
 8013aa8:	f7fe fb36 	bl	8012118 <_printf_i>
 8013aac:	e7e4      	b.n	8013a78 <_vfiprintf_r+0x208>
 8013aae:	bf00      	nop
 8013ab0:	0801502c 	.word	0x0801502c
 8013ab4:	0801504c 	.word	0x0801504c
 8013ab8:	0801500c 	.word	0x0801500c
 8013abc:	08014efa 	.word	0x08014efa
 8013ac0:	08014f04 	.word	0x08014f04
 8013ac4:	08011bd1 	.word	0x08011bd1
 8013ac8:	0801384d 	.word	0x0801384d
 8013acc:	08014f00 	.word	0x08014f00

08013ad0 <__swbuf_r>:
 8013ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ad2:	460e      	mov	r6, r1
 8013ad4:	4614      	mov	r4, r2
 8013ad6:	4605      	mov	r5, r0
 8013ad8:	b118      	cbz	r0, 8013ae2 <__swbuf_r+0x12>
 8013ada:	6983      	ldr	r3, [r0, #24]
 8013adc:	b90b      	cbnz	r3, 8013ae2 <__swbuf_r+0x12>
 8013ade:	f000 f9e7 	bl	8013eb0 <__sinit>
 8013ae2:	4b21      	ldr	r3, [pc, #132]	; (8013b68 <__swbuf_r+0x98>)
 8013ae4:	429c      	cmp	r4, r3
 8013ae6:	d12b      	bne.n	8013b40 <__swbuf_r+0x70>
 8013ae8:	686c      	ldr	r4, [r5, #4]
 8013aea:	69a3      	ldr	r3, [r4, #24]
 8013aec:	60a3      	str	r3, [r4, #8]
 8013aee:	89a3      	ldrh	r3, [r4, #12]
 8013af0:	071a      	lsls	r2, r3, #28
 8013af2:	d52f      	bpl.n	8013b54 <__swbuf_r+0x84>
 8013af4:	6923      	ldr	r3, [r4, #16]
 8013af6:	b36b      	cbz	r3, 8013b54 <__swbuf_r+0x84>
 8013af8:	6923      	ldr	r3, [r4, #16]
 8013afa:	6820      	ldr	r0, [r4, #0]
 8013afc:	1ac0      	subs	r0, r0, r3
 8013afe:	6963      	ldr	r3, [r4, #20]
 8013b00:	b2f6      	uxtb	r6, r6
 8013b02:	4283      	cmp	r3, r0
 8013b04:	4637      	mov	r7, r6
 8013b06:	dc04      	bgt.n	8013b12 <__swbuf_r+0x42>
 8013b08:	4621      	mov	r1, r4
 8013b0a:	4628      	mov	r0, r5
 8013b0c:	f000 f93c 	bl	8013d88 <_fflush_r>
 8013b10:	bb30      	cbnz	r0, 8013b60 <__swbuf_r+0x90>
 8013b12:	68a3      	ldr	r3, [r4, #8]
 8013b14:	3b01      	subs	r3, #1
 8013b16:	60a3      	str	r3, [r4, #8]
 8013b18:	6823      	ldr	r3, [r4, #0]
 8013b1a:	1c5a      	adds	r2, r3, #1
 8013b1c:	6022      	str	r2, [r4, #0]
 8013b1e:	701e      	strb	r6, [r3, #0]
 8013b20:	6963      	ldr	r3, [r4, #20]
 8013b22:	3001      	adds	r0, #1
 8013b24:	4283      	cmp	r3, r0
 8013b26:	d004      	beq.n	8013b32 <__swbuf_r+0x62>
 8013b28:	89a3      	ldrh	r3, [r4, #12]
 8013b2a:	07db      	lsls	r3, r3, #31
 8013b2c:	d506      	bpl.n	8013b3c <__swbuf_r+0x6c>
 8013b2e:	2e0a      	cmp	r6, #10
 8013b30:	d104      	bne.n	8013b3c <__swbuf_r+0x6c>
 8013b32:	4621      	mov	r1, r4
 8013b34:	4628      	mov	r0, r5
 8013b36:	f000 f927 	bl	8013d88 <_fflush_r>
 8013b3a:	b988      	cbnz	r0, 8013b60 <__swbuf_r+0x90>
 8013b3c:	4638      	mov	r0, r7
 8013b3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013b40:	4b0a      	ldr	r3, [pc, #40]	; (8013b6c <__swbuf_r+0x9c>)
 8013b42:	429c      	cmp	r4, r3
 8013b44:	d101      	bne.n	8013b4a <__swbuf_r+0x7a>
 8013b46:	68ac      	ldr	r4, [r5, #8]
 8013b48:	e7cf      	b.n	8013aea <__swbuf_r+0x1a>
 8013b4a:	4b09      	ldr	r3, [pc, #36]	; (8013b70 <__swbuf_r+0xa0>)
 8013b4c:	429c      	cmp	r4, r3
 8013b4e:	bf08      	it	eq
 8013b50:	68ec      	ldreq	r4, [r5, #12]
 8013b52:	e7ca      	b.n	8013aea <__swbuf_r+0x1a>
 8013b54:	4621      	mov	r1, r4
 8013b56:	4628      	mov	r0, r5
 8013b58:	f000 f81a 	bl	8013b90 <__swsetup_r>
 8013b5c:	2800      	cmp	r0, #0
 8013b5e:	d0cb      	beq.n	8013af8 <__swbuf_r+0x28>
 8013b60:	f04f 37ff 	mov.w	r7, #4294967295
 8013b64:	e7ea      	b.n	8013b3c <__swbuf_r+0x6c>
 8013b66:	bf00      	nop
 8013b68:	0801502c 	.word	0x0801502c
 8013b6c:	0801504c 	.word	0x0801504c
 8013b70:	0801500c 	.word	0x0801500c

08013b74 <__ascii_wctomb>:
 8013b74:	b149      	cbz	r1, 8013b8a <__ascii_wctomb+0x16>
 8013b76:	2aff      	cmp	r2, #255	; 0xff
 8013b78:	bf85      	ittet	hi
 8013b7a:	238a      	movhi	r3, #138	; 0x8a
 8013b7c:	6003      	strhi	r3, [r0, #0]
 8013b7e:	700a      	strbls	r2, [r1, #0]
 8013b80:	f04f 30ff 	movhi.w	r0, #4294967295
 8013b84:	bf98      	it	ls
 8013b86:	2001      	movls	r0, #1
 8013b88:	4770      	bx	lr
 8013b8a:	4608      	mov	r0, r1
 8013b8c:	4770      	bx	lr
	...

08013b90 <__swsetup_r>:
 8013b90:	4b32      	ldr	r3, [pc, #200]	; (8013c5c <__swsetup_r+0xcc>)
 8013b92:	b570      	push	{r4, r5, r6, lr}
 8013b94:	681d      	ldr	r5, [r3, #0]
 8013b96:	4606      	mov	r6, r0
 8013b98:	460c      	mov	r4, r1
 8013b9a:	b125      	cbz	r5, 8013ba6 <__swsetup_r+0x16>
 8013b9c:	69ab      	ldr	r3, [r5, #24]
 8013b9e:	b913      	cbnz	r3, 8013ba6 <__swsetup_r+0x16>
 8013ba0:	4628      	mov	r0, r5
 8013ba2:	f000 f985 	bl	8013eb0 <__sinit>
 8013ba6:	4b2e      	ldr	r3, [pc, #184]	; (8013c60 <__swsetup_r+0xd0>)
 8013ba8:	429c      	cmp	r4, r3
 8013baa:	d10f      	bne.n	8013bcc <__swsetup_r+0x3c>
 8013bac:	686c      	ldr	r4, [r5, #4]
 8013bae:	89a3      	ldrh	r3, [r4, #12]
 8013bb0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013bb4:	0719      	lsls	r1, r3, #28
 8013bb6:	d42c      	bmi.n	8013c12 <__swsetup_r+0x82>
 8013bb8:	06dd      	lsls	r5, r3, #27
 8013bba:	d411      	bmi.n	8013be0 <__swsetup_r+0x50>
 8013bbc:	2309      	movs	r3, #9
 8013bbe:	6033      	str	r3, [r6, #0]
 8013bc0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013bc4:	81a3      	strh	r3, [r4, #12]
 8013bc6:	f04f 30ff 	mov.w	r0, #4294967295
 8013bca:	e03e      	b.n	8013c4a <__swsetup_r+0xba>
 8013bcc:	4b25      	ldr	r3, [pc, #148]	; (8013c64 <__swsetup_r+0xd4>)
 8013bce:	429c      	cmp	r4, r3
 8013bd0:	d101      	bne.n	8013bd6 <__swsetup_r+0x46>
 8013bd2:	68ac      	ldr	r4, [r5, #8]
 8013bd4:	e7eb      	b.n	8013bae <__swsetup_r+0x1e>
 8013bd6:	4b24      	ldr	r3, [pc, #144]	; (8013c68 <__swsetup_r+0xd8>)
 8013bd8:	429c      	cmp	r4, r3
 8013bda:	bf08      	it	eq
 8013bdc:	68ec      	ldreq	r4, [r5, #12]
 8013bde:	e7e6      	b.n	8013bae <__swsetup_r+0x1e>
 8013be0:	0758      	lsls	r0, r3, #29
 8013be2:	d512      	bpl.n	8013c0a <__swsetup_r+0x7a>
 8013be4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013be6:	b141      	cbz	r1, 8013bfa <__swsetup_r+0x6a>
 8013be8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013bec:	4299      	cmp	r1, r3
 8013bee:	d002      	beq.n	8013bf6 <__swsetup_r+0x66>
 8013bf0:	4630      	mov	r0, r6
 8013bf2:	f7fd fea3 	bl	801193c <_free_r>
 8013bf6:	2300      	movs	r3, #0
 8013bf8:	6363      	str	r3, [r4, #52]	; 0x34
 8013bfa:	89a3      	ldrh	r3, [r4, #12]
 8013bfc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013c00:	81a3      	strh	r3, [r4, #12]
 8013c02:	2300      	movs	r3, #0
 8013c04:	6063      	str	r3, [r4, #4]
 8013c06:	6923      	ldr	r3, [r4, #16]
 8013c08:	6023      	str	r3, [r4, #0]
 8013c0a:	89a3      	ldrh	r3, [r4, #12]
 8013c0c:	f043 0308 	orr.w	r3, r3, #8
 8013c10:	81a3      	strh	r3, [r4, #12]
 8013c12:	6923      	ldr	r3, [r4, #16]
 8013c14:	b94b      	cbnz	r3, 8013c2a <__swsetup_r+0x9a>
 8013c16:	89a3      	ldrh	r3, [r4, #12]
 8013c18:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013c1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013c20:	d003      	beq.n	8013c2a <__swsetup_r+0x9a>
 8013c22:	4621      	mov	r1, r4
 8013c24:	4630      	mov	r0, r6
 8013c26:	f000 fa05 	bl	8014034 <__smakebuf_r>
 8013c2a:	89a0      	ldrh	r0, [r4, #12]
 8013c2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013c30:	f010 0301 	ands.w	r3, r0, #1
 8013c34:	d00a      	beq.n	8013c4c <__swsetup_r+0xbc>
 8013c36:	2300      	movs	r3, #0
 8013c38:	60a3      	str	r3, [r4, #8]
 8013c3a:	6963      	ldr	r3, [r4, #20]
 8013c3c:	425b      	negs	r3, r3
 8013c3e:	61a3      	str	r3, [r4, #24]
 8013c40:	6923      	ldr	r3, [r4, #16]
 8013c42:	b943      	cbnz	r3, 8013c56 <__swsetup_r+0xc6>
 8013c44:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013c48:	d1ba      	bne.n	8013bc0 <__swsetup_r+0x30>
 8013c4a:	bd70      	pop	{r4, r5, r6, pc}
 8013c4c:	0781      	lsls	r1, r0, #30
 8013c4e:	bf58      	it	pl
 8013c50:	6963      	ldrpl	r3, [r4, #20]
 8013c52:	60a3      	str	r3, [r4, #8]
 8013c54:	e7f4      	b.n	8013c40 <__swsetup_r+0xb0>
 8013c56:	2000      	movs	r0, #0
 8013c58:	e7f7      	b.n	8013c4a <__swsetup_r+0xba>
 8013c5a:	bf00      	nop
 8013c5c:	2000042c 	.word	0x2000042c
 8013c60:	0801502c 	.word	0x0801502c
 8013c64:	0801504c 	.word	0x0801504c
 8013c68:	0801500c 	.word	0x0801500c

08013c6c <abort>:
 8013c6c:	b508      	push	{r3, lr}
 8013c6e:	2006      	movs	r0, #6
 8013c70:	f000 fa48 	bl	8014104 <raise>
 8013c74:	2001      	movs	r0, #1
 8013c76:	f7ee fe3d 	bl	80028f4 <_exit>
	...

08013c7c <__sflush_r>:
 8013c7c:	898a      	ldrh	r2, [r1, #12]
 8013c7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c82:	4605      	mov	r5, r0
 8013c84:	0710      	lsls	r0, r2, #28
 8013c86:	460c      	mov	r4, r1
 8013c88:	d458      	bmi.n	8013d3c <__sflush_r+0xc0>
 8013c8a:	684b      	ldr	r3, [r1, #4]
 8013c8c:	2b00      	cmp	r3, #0
 8013c8e:	dc05      	bgt.n	8013c9c <__sflush_r+0x20>
 8013c90:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013c92:	2b00      	cmp	r3, #0
 8013c94:	dc02      	bgt.n	8013c9c <__sflush_r+0x20>
 8013c96:	2000      	movs	r0, #0
 8013c98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013c9c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013c9e:	2e00      	cmp	r6, #0
 8013ca0:	d0f9      	beq.n	8013c96 <__sflush_r+0x1a>
 8013ca2:	2300      	movs	r3, #0
 8013ca4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013ca8:	682f      	ldr	r7, [r5, #0]
 8013caa:	602b      	str	r3, [r5, #0]
 8013cac:	d032      	beq.n	8013d14 <__sflush_r+0x98>
 8013cae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013cb0:	89a3      	ldrh	r3, [r4, #12]
 8013cb2:	075a      	lsls	r2, r3, #29
 8013cb4:	d505      	bpl.n	8013cc2 <__sflush_r+0x46>
 8013cb6:	6863      	ldr	r3, [r4, #4]
 8013cb8:	1ac0      	subs	r0, r0, r3
 8013cba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013cbc:	b10b      	cbz	r3, 8013cc2 <__sflush_r+0x46>
 8013cbe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013cc0:	1ac0      	subs	r0, r0, r3
 8013cc2:	2300      	movs	r3, #0
 8013cc4:	4602      	mov	r2, r0
 8013cc6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013cc8:	6a21      	ldr	r1, [r4, #32]
 8013cca:	4628      	mov	r0, r5
 8013ccc:	47b0      	blx	r6
 8013cce:	1c43      	adds	r3, r0, #1
 8013cd0:	89a3      	ldrh	r3, [r4, #12]
 8013cd2:	d106      	bne.n	8013ce2 <__sflush_r+0x66>
 8013cd4:	6829      	ldr	r1, [r5, #0]
 8013cd6:	291d      	cmp	r1, #29
 8013cd8:	d82c      	bhi.n	8013d34 <__sflush_r+0xb8>
 8013cda:	4a2a      	ldr	r2, [pc, #168]	; (8013d84 <__sflush_r+0x108>)
 8013cdc:	40ca      	lsrs	r2, r1
 8013cde:	07d6      	lsls	r6, r2, #31
 8013ce0:	d528      	bpl.n	8013d34 <__sflush_r+0xb8>
 8013ce2:	2200      	movs	r2, #0
 8013ce4:	6062      	str	r2, [r4, #4]
 8013ce6:	04d9      	lsls	r1, r3, #19
 8013ce8:	6922      	ldr	r2, [r4, #16]
 8013cea:	6022      	str	r2, [r4, #0]
 8013cec:	d504      	bpl.n	8013cf8 <__sflush_r+0x7c>
 8013cee:	1c42      	adds	r2, r0, #1
 8013cf0:	d101      	bne.n	8013cf6 <__sflush_r+0x7a>
 8013cf2:	682b      	ldr	r3, [r5, #0]
 8013cf4:	b903      	cbnz	r3, 8013cf8 <__sflush_r+0x7c>
 8013cf6:	6560      	str	r0, [r4, #84]	; 0x54
 8013cf8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013cfa:	602f      	str	r7, [r5, #0]
 8013cfc:	2900      	cmp	r1, #0
 8013cfe:	d0ca      	beq.n	8013c96 <__sflush_r+0x1a>
 8013d00:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013d04:	4299      	cmp	r1, r3
 8013d06:	d002      	beq.n	8013d0e <__sflush_r+0x92>
 8013d08:	4628      	mov	r0, r5
 8013d0a:	f7fd fe17 	bl	801193c <_free_r>
 8013d0e:	2000      	movs	r0, #0
 8013d10:	6360      	str	r0, [r4, #52]	; 0x34
 8013d12:	e7c1      	b.n	8013c98 <__sflush_r+0x1c>
 8013d14:	6a21      	ldr	r1, [r4, #32]
 8013d16:	2301      	movs	r3, #1
 8013d18:	4628      	mov	r0, r5
 8013d1a:	47b0      	blx	r6
 8013d1c:	1c41      	adds	r1, r0, #1
 8013d1e:	d1c7      	bne.n	8013cb0 <__sflush_r+0x34>
 8013d20:	682b      	ldr	r3, [r5, #0]
 8013d22:	2b00      	cmp	r3, #0
 8013d24:	d0c4      	beq.n	8013cb0 <__sflush_r+0x34>
 8013d26:	2b1d      	cmp	r3, #29
 8013d28:	d001      	beq.n	8013d2e <__sflush_r+0xb2>
 8013d2a:	2b16      	cmp	r3, #22
 8013d2c:	d101      	bne.n	8013d32 <__sflush_r+0xb6>
 8013d2e:	602f      	str	r7, [r5, #0]
 8013d30:	e7b1      	b.n	8013c96 <__sflush_r+0x1a>
 8013d32:	89a3      	ldrh	r3, [r4, #12]
 8013d34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013d38:	81a3      	strh	r3, [r4, #12]
 8013d3a:	e7ad      	b.n	8013c98 <__sflush_r+0x1c>
 8013d3c:	690f      	ldr	r7, [r1, #16]
 8013d3e:	2f00      	cmp	r7, #0
 8013d40:	d0a9      	beq.n	8013c96 <__sflush_r+0x1a>
 8013d42:	0793      	lsls	r3, r2, #30
 8013d44:	680e      	ldr	r6, [r1, #0]
 8013d46:	bf08      	it	eq
 8013d48:	694b      	ldreq	r3, [r1, #20]
 8013d4a:	600f      	str	r7, [r1, #0]
 8013d4c:	bf18      	it	ne
 8013d4e:	2300      	movne	r3, #0
 8013d50:	eba6 0807 	sub.w	r8, r6, r7
 8013d54:	608b      	str	r3, [r1, #8]
 8013d56:	f1b8 0f00 	cmp.w	r8, #0
 8013d5a:	dd9c      	ble.n	8013c96 <__sflush_r+0x1a>
 8013d5c:	6a21      	ldr	r1, [r4, #32]
 8013d5e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013d60:	4643      	mov	r3, r8
 8013d62:	463a      	mov	r2, r7
 8013d64:	4628      	mov	r0, r5
 8013d66:	47b0      	blx	r6
 8013d68:	2800      	cmp	r0, #0
 8013d6a:	dc06      	bgt.n	8013d7a <__sflush_r+0xfe>
 8013d6c:	89a3      	ldrh	r3, [r4, #12]
 8013d6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013d72:	81a3      	strh	r3, [r4, #12]
 8013d74:	f04f 30ff 	mov.w	r0, #4294967295
 8013d78:	e78e      	b.n	8013c98 <__sflush_r+0x1c>
 8013d7a:	4407      	add	r7, r0
 8013d7c:	eba8 0800 	sub.w	r8, r8, r0
 8013d80:	e7e9      	b.n	8013d56 <__sflush_r+0xda>
 8013d82:	bf00      	nop
 8013d84:	20400001 	.word	0x20400001

08013d88 <_fflush_r>:
 8013d88:	b538      	push	{r3, r4, r5, lr}
 8013d8a:	690b      	ldr	r3, [r1, #16]
 8013d8c:	4605      	mov	r5, r0
 8013d8e:	460c      	mov	r4, r1
 8013d90:	b913      	cbnz	r3, 8013d98 <_fflush_r+0x10>
 8013d92:	2500      	movs	r5, #0
 8013d94:	4628      	mov	r0, r5
 8013d96:	bd38      	pop	{r3, r4, r5, pc}
 8013d98:	b118      	cbz	r0, 8013da2 <_fflush_r+0x1a>
 8013d9a:	6983      	ldr	r3, [r0, #24]
 8013d9c:	b90b      	cbnz	r3, 8013da2 <_fflush_r+0x1a>
 8013d9e:	f000 f887 	bl	8013eb0 <__sinit>
 8013da2:	4b14      	ldr	r3, [pc, #80]	; (8013df4 <_fflush_r+0x6c>)
 8013da4:	429c      	cmp	r4, r3
 8013da6:	d11b      	bne.n	8013de0 <_fflush_r+0x58>
 8013da8:	686c      	ldr	r4, [r5, #4]
 8013daa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013dae:	2b00      	cmp	r3, #0
 8013db0:	d0ef      	beq.n	8013d92 <_fflush_r+0xa>
 8013db2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013db4:	07d0      	lsls	r0, r2, #31
 8013db6:	d404      	bmi.n	8013dc2 <_fflush_r+0x3a>
 8013db8:	0599      	lsls	r1, r3, #22
 8013dba:	d402      	bmi.n	8013dc2 <_fflush_r+0x3a>
 8013dbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013dbe:	f7ff fd1a 	bl	80137f6 <__retarget_lock_acquire_recursive>
 8013dc2:	4628      	mov	r0, r5
 8013dc4:	4621      	mov	r1, r4
 8013dc6:	f7ff ff59 	bl	8013c7c <__sflush_r>
 8013dca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013dcc:	07da      	lsls	r2, r3, #31
 8013dce:	4605      	mov	r5, r0
 8013dd0:	d4e0      	bmi.n	8013d94 <_fflush_r+0xc>
 8013dd2:	89a3      	ldrh	r3, [r4, #12]
 8013dd4:	059b      	lsls	r3, r3, #22
 8013dd6:	d4dd      	bmi.n	8013d94 <_fflush_r+0xc>
 8013dd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013dda:	f7ff fd0d 	bl	80137f8 <__retarget_lock_release_recursive>
 8013dde:	e7d9      	b.n	8013d94 <_fflush_r+0xc>
 8013de0:	4b05      	ldr	r3, [pc, #20]	; (8013df8 <_fflush_r+0x70>)
 8013de2:	429c      	cmp	r4, r3
 8013de4:	d101      	bne.n	8013dea <_fflush_r+0x62>
 8013de6:	68ac      	ldr	r4, [r5, #8]
 8013de8:	e7df      	b.n	8013daa <_fflush_r+0x22>
 8013dea:	4b04      	ldr	r3, [pc, #16]	; (8013dfc <_fflush_r+0x74>)
 8013dec:	429c      	cmp	r4, r3
 8013dee:	bf08      	it	eq
 8013df0:	68ec      	ldreq	r4, [r5, #12]
 8013df2:	e7da      	b.n	8013daa <_fflush_r+0x22>
 8013df4:	0801502c 	.word	0x0801502c
 8013df8:	0801504c 	.word	0x0801504c
 8013dfc:	0801500c 	.word	0x0801500c

08013e00 <std>:
 8013e00:	2300      	movs	r3, #0
 8013e02:	b510      	push	{r4, lr}
 8013e04:	4604      	mov	r4, r0
 8013e06:	e9c0 3300 	strd	r3, r3, [r0]
 8013e0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013e0e:	6083      	str	r3, [r0, #8]
 8013e10:	8181      	strh	r1, [r0, #12]
 8013e12:	6643      	str	r3, [r0, #100]	; 0x64
 8013e14:	81c2      	strh	r2, [r0, #14]
 8013e16:	6183      	str	r3, [r0, #24]
 8013e18:	4619      	mov	r1, r3
 8013e1a:	2208      	movs	r2, #8
 8013e1c:	305c      	adds	r0, #92	; 0x5c
 8013e1e:	f7fd fd75 	bl	801190c <memset>
 8013e22:	4b05      	ldr	r3, [pc, #20]	; (8013e38 <std+0x38>)
 8013e24:	6263      	str	r3, [r4, #36]	; 0x24
 8013e26:	4b05      	ldr	r3, [pc, #20]	; (8013e3c <std+0x3c>)
 8013e28:	62a3      	str	r3, [r4, #40]	; 0x28
 8013e2a:	4b05      	ldr	r3, [pc, #20]	; (8013e40 <std+0x40>)
 8013e2c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013e2e:	4b05      	ldr	r3, [pc, #20]	; (8013e44 <std+0x44>)
 8013e30:	6224      	str	r4, [r4, #32]
 8013e32:	6323      	str	r3, [r4, #48]	; 0x30
 8013e34:	bd10      	pop	{r4, pc}
 8013e36:	bf00      	nop
 8013e38:	0801413d 	.word	0x0801413d
 8013e3c:	0801415f 	.word	0x0801415f
 8013e40:	08014197 	.word	0x08014197
 8013e44:	080141bb 	.word	0x080141bb

08013e48 <_cleanup_r>:
 8013e48:	4901      	ldr	r1, [pc, #4]	; (8013e50 <_cleanup_r+0x8>)
 8013e4a:	f000 b8af 	b.w	8013fac <_fwalk_reent>
 8013e4e:	bf00      	nop
 8013e50:	08013d89 	.word	0x08013d89

08013e54 <__sfmoreglue>:
 8013e54:	b570      	push	{r4, r5, r6, lr}
 8013e56:	1e4a      	subs	r2, r1, #1
 8013e58:	2568      	movs	r5, #104	; 0x68
 8013e5a:	4355      	muls	r5, r2
 8013e5c:	460e      	mov	r6, r1
 8013e5e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8013e62:	f7fd fdbb 	bl	80119dc <_malloc_r>
 8013e66:	4604      	mov	r4, r0
 8013e68:	b140      	cbz	r0, 8013e7c <__sfmoreglue+0x28>
 8013e6a:	2100      	movs	r1, #0
 8013e6c:	e9c0 1600 	strd	r1, r6, [r0]
 8013e70:	300c      	adds	r0, #12
 8013e72:	60a0      	str	r0, [r4, #8]
 8013e74:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013e78:	f7fd fd48 	bl	801190c <memset>
 8013e7c:	4620      	mov	r0, r4
 8013e7e:	bd70      	pop	{r4, r5, r6, pc}

08013e80 <__sfp_lock_acquire>:
 8013e80:	4801      	ldr	r0, [pc, #4]	; (8013e88 <__sfp_lock_acquire+0x8>)
 8013e82:	f7ff bcb8 	b.w	80137f6 <__retarget_lock_acquire_recursive>
 8013e86:	bf00      	nop
 8013e88:	20008ea0 	.word	0x20008ea0

08013e8c <__sfp_lock_release>:
 8013e8c:	4801      	ldr	r0, [pc, #4]	; (8013e94 <__sfp_lock_release+0x8>)
 8013e8e:	f7ff bcb3 	b.w	80137f8 <__retarget_lock_release_recursive>
 8013e92:	bf00      	nop
 8013e94:	20008ea0 	.word	0x20008ea0

08013e98 <__sinit_lock_acquire>:
 8013e98:	4801      	ldr	r0, [pc, #4]	; (8013ea0 <__sinit_lock_acquire+0x8>)
 8013e9a:	f7ff bcac 	b.w	80137f6 <__retarget_lock_acquire_recursive>
 8013e9e:	bf00      	nop
 8013ea0:	20008e9b 	.word	0x20008e9b

08013ea4 <__sinit_lock_release>:
 8013ea4:	4801      	ldr	r0, [pc, #4]	; (8013eac <__sinit_lock_release+0x8>)
 8013ea6:	f7ff bca7 	b.w	80137f8 <__retarget_lock_release_recursive>
 8013eaa:	bf00      	nop
 8013eac:	20008e9b 	.word	0x20008e9b

08013eb0 <__sinit>:
 8013eb0:	b510      	push	{r4, lr}
 8013eb2:	4604      	mov	r4, r0
 8013eb4:	f7ff fff0 	bl	8013e98 <__sinit_lock_acquire>
 8013eb8:	69a3      	ldr	r3, [r4, #24]
 8013eba:	b11b      	cbz	r3, 8013ec4 <__sinit+0x14>
 8013ebc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013ec0:	f7ff bff0 	b.w	8013ea4 <__sinit_lock_release>
 8013ec4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8013ec8:	6523      	str	r3, [r4, #80]	; 0x50
 8013eca:	4b13      	ldr	r3, [pc, #76]	; (8013f18 <__sinit+0x68>)
 8013ecc:	4a13      	ldr	r2, [pc, #76]	; (8013f1c <__sinit+0x6c>)
 8013ece:	681b      	ldr	r3, [r3, #0]
 8013ed0:	62a2      	str	r2, [r4, #40]	; 0x28
 8013ed2:	42a3      	cmp	r3, r4
 8013ed4:	bf04      	itt	eq
 8013ed6:	2301      	moveq	r3, #1
 8013ed8:	61a3      	streq	r3, [r4, #24]
 8013eda:	4620      	mov	r0, r4
 8013edc:	f000 f820 	bl	8013f20 <__sfp>
 8013ee0:	6060      	str	r0, [r4, #4]
 8013ee2:	4620      	mov	r0, r4
 8013ee4:	f000 f81c 	bl	8013f20 <__sfp>
 8013ee8:	60a0      	str	r0, [r4, #8]
 8013eea:	4620      	mov	r0, r4
 8013eec:	f000 f818 	bl	8013f20 <__sfp>
 8013ef0:	2200      	movs	r2, #0
 8013ef2:	60e0      	str	r0, [r4, #12]
 8013ef4:	2104      	movs	r1, #4
 8013ef6:	6860      	ldr	r0, [r4, #4]
 8013ef8:	f7ff ff82 	bl	8013e00 <std>
 8013efc:	68a0      	ldr	r0, [r4, #8]
 8013efe:	2201      	movs	r2, #1
 8013f00:	2109      	movs	r1, #9
 8013f02:	f7ff ff7d 	bl	8013e00 <std>
 8013f06:	68e0      	ldr	r0, [r4, #12]
 8013f08:	2202      	movs	r2, #2
 8013f0a:	2112      	movs	r1, #18
 8013f0c:	f7ff ff78 	bl	8013e00 <std>
 8013f10:	2301      	movs	r3, #1
 8013f12:	61a3      	str	r3, [r4, #24]
 8013f14:	e7d2      	b.n	8013ebc <__sinit+0xc>
 8013f16:	bf00      	nop
 8013f18:	08014c88 	.word	0x08014c88
 8013f1c:	08013e49 	.word	0x08013e49

08013f20 <__sfp>:
 8013f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f22:	4607      	mov	r7, r0
 8013f24:	f7ff ffac 	bl	8013e80 <__sfp_lock_acquire>
 8013f28:	4b1e      	ldr	r3, [pc, #120]	; (8013fa4 <__sfp+0x84>)
 8013f2a:	681e      	ldr	r6, [r3, #0]
 8013f2c:	69b3      	ldr	r3, [r6, #24]
 8013f2e:	b913      	cbnz	r3, 8013f36 <__sfp+0x16>
 8013f30:	4630      	mov	r0, r6
 8013f32:	f7ff ffbd 	bl	8013eb0 <__sinit>
 8013f36:	3648      	adds	r6, #72	; 0x48
 8013f38:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013f3c:	3b01      	subs	r3, #1
 8013f3e:	d503      	bpl.n	8013f48 <__sfp+0x28>
 8013f40:	6833      	ldr	r3, [r6, #0]
 8013f42:	b30b      	cbz	r3, 8013f88 <__sfp+0x68>
 8013f44:	6836      	ldr	r6, [r6, #0]
 8013f46:	e7f7      	b.n	8013f38 <__sfp+0x18>
 8013f48:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013f4c:	b9d5      	cbnz	r5, 8013f84 <__sfp+0x64>
 8013f4e:	4b16      	ldr	r3, [pc, #88]	; (8013fa8 <__sfp+0x88>)
 8013f50:	60e3      	str	r3, [r4, #12]
 8013f52:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8013f56:	6665      	str	r5, [r4, #100]	; 0x64
 8013f58:	f7ff fc4c 	bl	80137f4 <__retarget_lock_init_recursive>
 8013f5c:	f7ff ff96 	bl	8013e8c <__sfp_lock_release>
 8013f60:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8013f64:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8013f68:	6025      	str	r5, [r4, #0]
 8013f6a:	61a5      	str	r5, [r4, #24]
 8013f6c:	2208      	movs	r2, #8
 8013f6e:	4629      	mov	r1, r5
 8013f70:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013f74:	f7fd fcca 	bl	801190c <memset>
 8013f78:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013f7c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013f80:	4620      	mov	r0, r4
 8013f82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013f84:	3468      	adds	r4, #104	; 0x68
 8013f86:	e7d9      	b.n	8013f3c <__sfp+0x1c>
 8013f88:	2104      	movs	r1, #4
 8013f8a:	4638      	mov	r0, r7
 8013f8c:	f7ff ff62 	bl	8013e54 <__sfmoreglue>
 8013f90:	4604      	mov	r4, r0
 8013f92:	6030      	str	r0, [r6, #0]
 8013f94:	2800      	cmp	r0, #0
 8013f96:	d1d5      	bne.n	8013f44 <__sfp+0x24>
 8013f98:	f7ff ff78 	bl	8013e8c <__sfp_lock_release>
 8013f9c:	230c      	movs	r3, #12
 8013f9e:	603b      	str	r3, [r7, #0]
 8013fa0:	e7ee      	b.n	8013f80 <__sfp+0x60>
 8013fa2:	bf00      	nop
 8013fa4:	08014c88 	.word	0x08014c88
 8013fa8:	ffff0001 	.word	0xffff0001

08013fac <_fwalk_reent>:
 8013fac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013fb0:	4606      	mov	r6, r0
 8013fb2:	4688      	mov	r8, r1
 8013fb4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013fb8:	2700      	movs	r7, #0
 8013fba:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013fbe:	f1b9 0901 	subs.w	r9, r9, #1
 8013fc2:	d505      	bpl.n	8013fd0 <_fwalk_reent+0x24>
 8013fc4:	6824      	ldr	r4, [r4, #0]
 8013fc6:	2c00      	cmp	r4, #0
 8013fc8:	d1f7      	bne.n	8013fba <_fwalk_reent+0xe>
 8013fca:	4638      	mov	r0, r7
 8013fcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013fd0:	89ab      	ldrh	r3, [r5, #12]
 8013fd2:	2b01      	cmp	r3, #1
 8013fd4:	d907      	bls.n	8013fe6 <_fwalk_reent+0x3a>
 8013fd6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013fda:	3301      	adds	r3, #1
 8013fdc:	d003      	beq.n	8013fe6 <_fwalk_reent+0x3a>
 8013fde:	4629      	mov	r1, r5
 8013fe0:	4630      	mov	r0, r6
 8013fe2:	47c0      	blx	r8
 8013fe4:	4307      	orrs	r7, r0
 8013fe6:	3568      	adds	r5, #104	; 0x68
 8013fe8:	e7e9      	b.n	8013fbe <_fwalk_reent+0x12>

08013fea <__swhatbuf_r>:
 8013fea:	b570      	push	{r4, r5, r6, lr}
 8013fec:	460e      	mov	r6, r1
 8013fee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013ff2:	2900      	cmp	r1, #0
 8013ff4:	b096      	sub	sp, #88	; 0x58
 8013ff6:	4614      	mov	r4, r2
 8013ff8:	461d      	mov	r5, r3
 8013ffa:	da07      	bge.n	801400c <__swhatbuf_r+0x22>
 8013ffc:	2300      	movs	r3, #0
 8013ffe:	602b      	str	r3, [r5, #0]
 8014000:	89b3      	ldrh	r3, [r6, #12]
 8014002:	061a      	lsls	r2, r3, #24
 8014004:	d410      	bmi.n	8014028 <__swhatbuf_r+0x3e>
 8014006:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801400a:	e00e      	b.n	801402a <__swhatbuf_r+0x40>
 801400c:	466a      	mov	r2, sp
 801400e:	f000 f8fb 	bl	8014208 <_fstat_r>
 8014012:	2800      	cmp	r0, #0
 8014014:	dbf2      	blt.n	8013ffc <__swhatbuf_r+0x12>
 8014016:	9a01      	ldr	r2, [sp, #4]
 8014018:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801401c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8014020:	425a      	negs	r2, r3
 8014022:	415a      	adcs	r2, r3
 8014024:	602a      	str	r2, [r5, #0]
 8014026:	e7ee      	b.n	8014006 <__swhatbuf_r+0x1c>
 8014028:	2340      	movs	r3, #64	; 0x40
 801402a:	2000      	movs	r0, #0
 801402c:	6023      	str	r3, [r4, #0]
 801402e:	b016      	add	sp, #88	; 0x58
 8014030:	bd70      	pop	{r4, r5, r6, pc}
	...

08014034 <__smakebuf_r>:
 8014034:	898b      	ldrh	r3, [r1, #12]
 8014036:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8014038:	079d      	lsls	r5, r3, #30
 801403a:	4606      	mov	r6, r0
 801403c:	460c      	mov	r4, r1
 801403e:	d507      	bpl.n	8014050 <__smakebuf_r+0x1c>
 8014040:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014044:	6023      	str	r3, [r4, #0]
 8014046:	6123      	str	r3, [r4, #16]
 8014048:	2301      	movs	r3, #1
 801404a:	6163      	str	r3, [r4, #20]
 801404c:	b002      	add	sp, #8
 801404e:	bd70      	pop	{r4, r5, r6, pc}
 8014050:	ab01      	add	r3, sp, #4
 8014052:	466a      	mov	r2, sp
 8014054:	f7ff ffc9 	bl	8013fea <__swhatbuf_r>
 8014058:	9900      	ldr	r1, [sp, #0]
 801405a:	4605      	mov	r5, r0
 801405c:	4630      	mov	r0, r6
 801405e:	f7fd fcbd 	bl	80119dc <_malloc_r>
 8014062:	b948      	cbnz	r0, 8014078 <__smakebuf_r+0x44>
 8014064:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014068:	059a      	lsls	r2, r3, #22
 801406a:	d4ef      	bmi.n	801404c <__smakebuf_r+0x18>
 801406c:	f023 0303 	bic.w	r3, r3, #3
 8014070:	f043 0302 	orr.w	r3, r3, #2
 8014074:	81a3      	strh	r3, [r4, #12]
 8014076:	e7e3      	b.n	8014040 <__smakebuf_r+0xc>
 8014078:	4b0d      	ldr	r3, [pc, #52]	; (80140b0 <__smakebuf_r+0x7c>)
 801407a:	62b3      	str	r3, [r6, #40]	; 0x28
 801407c:	89a3      	ldrh	r3, [r4, #12]
 801407e:	6020      	str	r0, [r4, #0]
 8014080:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014084:	81a3      	strh	r3, [r4, #12]
 8014086:	9b00      	ldr	r3, [sp, #0]
 8014088:	6163      	str	r3, [r4, #20]
 801408a:	9b01      	ldr	r3, [sp, #4]
 801408c:	6120      	str	r0, [r4, #16]
 801408e:	b15b      	cbz	r3, 80140a8 <__smakebuf_r+0x74>
 8014090:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014094:	4630      	mov	r0, r6
 8014096:	f000 f8c9 	bl	801422c <_isatty_r>
 801409a:	b128      	cbz	r0, 80140a8 <__smakebuf_r+0x74>
 801409c:	89a3      	ldrh	r3, [r4, #12]
 801409e:	f023 0303 	bic.w	r3, r3, #3
 80140a2:	f043 0301 	orr.w	r3, r3, #1
 80140a6:	81a3      	strh	r3, [r4, #12]
 80140a8:	89a0      	ldrh	r0, [r4, #12]
 80140aa:	4305      	orrs	r5, r0
 80140ac:	81a5      	strh	r5, [r4, #12]
 80140ae:	e7cd      	b.n	801404c <__smakebuf_r+0x18>
 80140b0:	08013e49 	.word	0x08013e49

080140b4 <_raise_r>:
 80140b4:	291f      	cmp	r1, #31
 80140b6:	b538      	push	{r3, r4, r5, lr}
 80140b8:	4604      	mov	r4, r0
 80140ba:	460d      	mov	r5, r1
 80140bc:	d904      	bls.n	80140c8 <_raise_r+0x14>
 80140be:	2316      	movs	r3, #22
 80140c0:	6003      	str	r3, [r0, #0]
 80140c2:	f04f 30ff 	mov.w	r0, #4294967295
 80140c6:	bd38      	pop	{r3, r4, r5, pc}
 80140c8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80140ca:	b112      	cbz	r2, 80140d2 <_raise_r+0x1e>
 80140cc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80140d0:	b94b      	cbnz	r3, 80140e6 <_raise_r+0x32>
 80140d2:	4620      	mov	r0, r4
 80140d4:	f000 f830 	bl	8014138 <_getpid_r>
 80140d8:	462a      	mov	r2, r5
 80140da:	4601      	mov	r1, r0
 80140dc:	4620      	mov	r0, r4
 80140de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80140e2:	f000 b817 	b.w	8014114 <_kill_r>
 80140e6:	2b01      	cmp	r3, #1
 80140e8:	d00a      	beq.n	8014100 <_raise_r+0x4c>
 80140ea:	1c59      	adds	r1, r3, #1
 80140ec:	d103      	bne.n	80140f6 <_raise_r+0x42>
 80140ee:	2316      	movs	r3, #22
 80140f0:	6003      	str	r3, [r0, #0]
 80140f2:	2001      	movs	r0, #1
 80140f4:	e7e7      	b.n	80140c6 <_raise_r+0x12>
 80140f6:	2400      	movs	r4, #0
 80140f8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80140fc:	4628      	mov	r0, r5
 80140fe:	4798      	blx	r3
 8014100:	2000      	movs	r0, #0
 8014102:	e7e0      	b.n	80140c6 <_raise_r+0x12>

08014104 <raise>:
 8014104:	4b02      	ldr	r3, [pc, #8]	; (8014110 <raise+0xc>)
 8014106:	4601      	mov	r1, r0
 8014108:	6818      	ldr	r0, [r3, #0]
 801410a:	f7ff bfd3 	b.w	80140b4 <_raise_r>
 801410e:	bf00      	nop
 8014110:	2000042c 	.word	0x2000042c

08014114 <_kill_r>:
 8014114:	b538      	push	{r3, r4, r5, lr}
 8014116:	4d07      	ldr	r5, [pc, #28]	; (8014134 <_kill_r+0x20>)
 8014118:	2300      	movs	r3, #0
 801411a:	4604      	mov	r4, r0
 801411c:	4608      	mov	r0, r1
 801411e:	4611      	mov	r1, r2
 8014120:	602b      	str	r3, [r5, #0]
 8014122:	f7ee fbd7 	bl	80028d4 <_kill>
 8014126:	1c43      	adds	r3, r0, #1
 8014128:	d102      	bne.n	8014130 <_kill_r+0x1c>
 801412a:	682b      	ldr	r3, [r5, #0]
 801412c:	b103      	cbz	r3, 8014130 <_kill_r+0x1c>
 801412e:	6023      	str	r3, [r4, #0]
 8014130:	bd38      	pop	{r3, r4, r5, pc}
 8014132:	bf00      	nop
 8014134:	20008e94 	.word	0x20008e94

08014138 <_getpid_r>:
 8014138:	f7ee bbc4 	b.w	80028c4 <_getpid>

0801413c <__sread>:
 801413c:	b510      	push	{r4, lr}
 801413e:	460c      	mov	r4, r1
 8014140:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014144:	f000 f894 	bl	8014270 <_read_r>
 8014148:	2800      	cmp	r0, #0
 801414a:	bfab      	itete	ge
 801414c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801414e:	89a3      	ldrhlt	r3, [r4, #12]
 8014150:	181b      	addge	r3, r3, r0
 8014152:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014156:	bfac      	ite	ge
 8014158:	6563      	strge	r3, [r4, #84]	; 0x54
 801415a:	81a3      	strhlt	r3, [r4, #12]
 801415c:	bd10      	pop	{r4, pc}

0801415e <__swrite>:
 801415e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014162:	461f      	mov	r7, r3
 8014164:	898b      	ldrh	r3, [r1, #12]
 8014166:	05db      	lsls	r3, r3, #23
 8014168:	4605      	mov	r5, r0
 801416a:	460c      	mov	r4, r1
 801416c:	4616      	mov	r6, r2
 801416e:	d505      	bpl.n	801417c <__swrite+0x1e>
 8014170:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014174:	2302      	movs	r3, #2
 8014176:	2200      	movs	r2, #0
 8014178:	f000 f868 	bl	801424c <_lseek_r>
 801417c:	89a3      	ldrh	r3, [r4, #12]
 801417e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014182:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014186:	81a3      	strh	r3, [r4, #12]
 8014188:	4632      	mov	r2, r6
 801418a:	463b      	mov	r3, r7
 801418c:	4628      	mov	r0, r5
 801418e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014192:	f000 b817 	b.w	80141c4 <_write_r>

08014196 <__sseek>:
 8014196:	b510      	push	{r4, lr}
 8014198:	460c      	mov	r4, r1
 801419a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801419e:	f000 f855 	bl	801424c <_lseek_r>
 80141a2:	1c43      	adds	r3, r0, #1
 80141a4:	89a3      	ldrh	r3, [r4, #12]
 80141a6:	bf15      	itete	ne
 80141a8:	6560      	strne	r0, [r4, #84]	; 0x54
 80141aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80141ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80141b2:	81a3      	strheq	r3, [r4, #12]
 80141b4:	bf18      	it	ne
 80141b6:	81a3      	strhne	r3, [r4, #12]
 80141b8:	bd10      	pop	{r4, pc}

080141ba <__sclose>:
 80141ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80141be:	f000 b813 	b.w	80141e8 <_close_r>
	...

080141c4 <_write_r>:
 80141c4:	b538      	push	{r3, r4, r5, lr}
 80141c6:	4d07      	ldr	r5, [pc, #28]	; (80141e4 <_write_r+0x20>)
 80141c8:	4604      	mov	r4, r0
 80141ca:	4608      	mov	r0, r1
 80141cc:	4611      	mov	r1, r2
 80141ce:	2200      	movs	r2, #0
 80141d0:	602a      	str	r2, [r5, #0]
 80141d2:	461a      	mov	r2, r3
 80141d4:	f7ee fbb5 	bl	8002942 <_write>
 80141d8:	1c43      	adds	r3, r0, #1
 80141da:	d102      	bne.n	80141e2 <_write_r+0x1e>
 80141dc:	682b      	ldr	r3, [r5, #0]
 80141de:	b103      	cbz	r3, 80141e2 <_write_r+0x1e>
 80141e0:	6023      	str	r3, [r4, #0]
 80141e2:	bd38      	pop	{r3, r4, r5, pc}
 80141e4:	20008e94 	.word	0x20008e94

080141e8 <_close_r>:
 80141e8:	b538      	push	{r3, r4, r5, lr}
 80141ea:	4d06      	ldr	r5, [pc, #24]	; (8014204 <_close_r+0x1c>)
 80141ec:	2300      	movs	r3, #0
 80141ee:	4604      	mov	r4, r0
 80141f0:	4608      	mov	r0, r1
 80141f2:	602b      	str	r3, [r5, #0]
 80141f4:	f7ee fbc1 	bl	800297a <_close>
 80141f8:	1c43      	adds	r3, r0, #1
 80141fa:	d102      	bne.n	8014202 <_close_r+0x1a>
 80141fc:	682b      	ldr	r3, [r5, #0]
 80141fe:	b103      	cbz	r3, 8014202 <_close_r+0x1a>
 8014200:	6023      	str	r3, [r4, #0]
 8014202:	bd38      	pop	{r3, r4, r5, pc}
 8014204:	20008e94 	.word	0x20008e94

08014208 <_fstat_r>:
 8014208:	b538      	push	{r3, r4, r5, lr}
 801420a:	4d07      	ldr	r5, [pc, #28]	; (8014228 <_fstat_r+0x20>)
 801420c:	2300      	movs	r3, #0
 801420e:	4604      	mov	r4, r0
 8014210:	4608      	mov	r0, r1
 8014212:	4611      	mov	r1, r2
 8014214:	602b      	str	r3, [r5, #0]
 8014216:	f7ee fbbc 	bl	8002992 <_fstat>
 801421a:	1c43      	adds	r3, r0, #1
 801421c:	d102      	bne.n	8014224 <_fstat_r+0x1c>
 801421e:	682b      	ldr	r3, [r5, #0]
 8014220:	b103      	cbz	r3, 8014224 <_fstat_r+0x1c>
 8014222:	6023      	str	r3, [r4, #0]
 8014224:	bd38      	pop	{r3, r4, r5, pc}
 8014226:	bf00      	nop
 8014228:	20008e94 	.word	0x20008e94

0801422c <_isatty_r>:
 801422c:	b538      	push	{r3, r4, r5, lr}
 801422e:	4d06      	ldr	r5, [pc, #24]	; (8014248 <_isatty_r+0x1c>)
 8014230:	2300      	movs	r3, #0
 8014232:	4604      	mov	r4, r0
 8014234:	4608      	mov	r0, r1
 8014236:	602b      	str	r3, [r5, #0]
 8014238:	f7ee fbbb 	bl	80029b2 <_isatty>
 801423c:	1c43      	adds	r3, r0, #1
 801423e:	d102      	bne.n	8014246 <_isatty_r+0x1a>
 8014240:	682b      	ldr	r3, [r5, #0]
 8014242:	b103      	cbz	r3, 8014246 <_isatty_r+0x1a>
 8014244:	6023      	str	r3, [r4, #0]
 8014246:	bd38      	pop	{r3, r4, r5, pc}
 8014248:	20008e94 	.word	0x20008e94

0801424c <_lseek_r>:
 801424c:	b538      	push	{r3, r4, r5, lr}
 801424e:	4d07      	ldr	r5, [pc, #28]	; (801426c <_lseek_r+0x20>)
 8014250:	4604      	mov	r4, r0
 8014252:	4608      	mov	r0, r1
 8014254:	4611      	mov	r1, r2
 8014256:	2200      	movs	r2, #0
 8014258:	602a      	str	r2, [r5, #0]
 801425a:	461a      	mov	r2, r3
 801425c:	f7ee fbb4 	bl	80029c8 <_lseek>
 8014260:	1c43      	adds	r3, r0, #1
 8014262:	d102      	bne.n	801426a <_lseek_r+0x1e>
 8014264:	682b      	ldr	r3, [r5, #0]
 8014266:	b103      	cbz	r3, 801426a <_lseek_r+0x1e>
 8014268:	6023      	str	r3, [r4, #0]
 801426a:	bd38      	pop	{r3, r4, r5, pc}
 801426c:	20008e94 	.word	0x20008e94

08014270 <_read_r>:
 8014270:	b538      	push	{r3, r4, r5, lr}
 8014272:	4d07      	ldr	r5, [pc, #28]	; (8014290 <_read_r+0x20>)
 8014274:	4604      	mov	r4, r0
 8014276:	4608      	mov	r0, r1
 8014278:	4611      	mov	r1, r2
 801427a:	2200      	movs	r2, #0
 801427c:	602a      	str	r2, [r5, #0]
 801427e:	461a      	mov	r2, r3
 8014280:	f7ee fb42 	bl	8002908 <_read>
 8014284:	1c43      	adds	r3, r0, #1
 8014286:	d102      	bne.n	801428e <_read_r+0x1e>
 8014288:	682b      	ldr	r3, [r5, #0]
 801428a:	b103      	cbz	r3, 801428e <_read_r+0x1e>
 801428c:	6023      	str	r3, [r4, #0]
 801428e:	bd38      	pop	{r3, r4, r5, pc}
 8014290:	20008e94 	.word	0x20008e94

08014294 <_init>:
 8014294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014296:	bf00      	nop
 8014298:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801429a:	bc08      	pop	{r3}
 801429c:	469e      	mov	lr, r3
 801429e:	4770      	bx	lr

080142a0 <_fini>:
 80142a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80142a2:	bf00      	nop
 80142a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80142a6:	bc08      	pop	{r3}
 80142a8:	469e      	mov	lr, r3
 80142aa:	4770      	bx	lr
