// Seed: 2580055600
module module_0 ();
  parameter id_1 = 1;
  assign module_2.id_10 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd24
) (
    output wire _id_0,
    input  wire id_1
    , id_4,
    output wire id_2
);
  logic [1 : id_0] id_5;
  ;
  module_0 modCall_1 ();
  parameter id_6 = 1;
endmodule
module module_2 #(
    parameter id_6 = 32'd90
) (
    input wor id_0,
    input wand id_1,
    output tri id_2,
    input tri0 id_3,
    input tri id_4,
    output wor id_5,
    input supply1 _id_6,
    input uwire id_7,
    input tri0 id_8,
    output tri id_9,
    input tri id_10
);
  wire [id_6 : 1] id_12;
  assign id_2 = id_8;
  module_0 modCall_1 ();
  assign id_2 = -1;
endmodule
