# Reading D:/modeltech64_10.4/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:46:40 on Jan 08,2021
# vlog -reportprogress 300 decode.v int_cal.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module int_cal
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	tb_tdc
# End time: 16:46:40 on Jan 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -do "sim_tdc.do" 
# Start time: 16:46:40 on Jan 08,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.int_cal
# Loading work.int_cal
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (4) does not match connection size (5) for port 'TDC_Oint'. The port definition is at: tdc_top.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Administrator  Hostname: ZHAOHAO  ProcessID: 2668
# 
#           Attempting to use alternate WLF file "./wlftjyftj7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftjyftj7
# 
# ** Note: $finish    : tb_tdc.v(152)
#    Time: 240065 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 152
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:50:52 on Jan 08,2021
# vlog -reportprogress 300 decode.v int_cal.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module int_cal
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	tb_tdc
# End time: 16:50:52 on Jan 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:50:52 on Jan 08,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.int_cal
# Loading work.int_cal
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (4) does not match connection size (5) for port 'TDC_Oint'. The port definition is at: tdc_top.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Administrator  Hostname: ZHAOHAO  ProcessID: 2668
# 
#           Attempting to use alternate WLF file "./wlftxqni9x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftxqni9x
# 
# ** Note: $finish    : tb_tdc.v(152)
#    Time: 237825 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 152
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:51:56 on Jan 08,2021
# vlog -reportprogress 300 decode.v int_cal.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module int_cal
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	tb_tdc
# End time: 16:51:56 on Jan 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:51:56 on Jan 08,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.int_cal
# Loading work.int_cal
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (4) does not match connection size (5) for port 'TDC_Oint'. The port definition is at: tdc_top.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Administrator  Hostname: ZHAOHAO  ProcessID: 2668
# 
#           Attempting to use alternate WLF file "./wlftxze83g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftxze83g
# 
# ** Note: $finish    : tb_tdc.v(152)
#    Time: 237825 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 152
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:58:00 on Jan 08,2021
# vlog -reportprogress 300 decode.v int_cal.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module int_cal
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	tb_tdc
# End time: 16:58:00 on Jan 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:58:00 on Jan 08,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.int_cal
# Loading work.int_cal
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (4) does not match connection size (5) for port 'TDC_Oint'. The port definition is at: tdc_top.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Administrator  Hostname: ZHAOHAO  ProcessID: 2668
# 
#           Attempting to use alternate WLF file "./wlfthsx4jr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfthsx4jr
# 
# ** Note: $finish    : tb_tdc.v(152)
#    Time: 237185 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 152
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:04:45 on Jan 08,2021
# vlog -reportprogress 300 decode.v int_cal.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module int_cal
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	tb_tdc
# End time: 17:04:45 on Jan 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:04:45 on Jan 08,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.int_cal
# Loading work.int_cal
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (4) does not match connection size (5) for port 'TDC_Oint'. The port definition is at: tdc_top.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Administrator  Hostname: ZHAOHAO  ProcessID: 2668
# 
#           Attempting to use alternate WLF file "./wlftk4z860".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftk4z860
# 
# ** Note: $finish    : tb_tdc.v(152)
#    Time: 237505 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 152
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 17:08:07 on Jan 08,2021
# vlog -reportprogress 300 decode.v int_cal.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module int_cal
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	tb_tdc
# End time: 17:08:07 on Jan 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 17:08:07 on Jan 08,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.int_cal
# Loading work.int_cal
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (10) does not match connection size (15) for port 'TDC_Odata'. The port definition is at: tdc_top.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (4) does not match connection size (5) for port 'TDC_Oint'. The port definition is at: tdc_top.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Administrator  Hostname: ZHAOHAO  ProcessID: 2668
# 
#           Attempting to use alternate WLF file "./wlftkkd83d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftkkd83d
# 
# ** Note: $finish    : tb_tdc.v(152)
#    Time: 237185 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 152
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:01:55 on Jan 08,2021
# vlog -reportprogress 300 decode.v int_cal.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module int_cal
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	tb_tdc
# End time: 21:01:55 on Jan 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 21:01:55 on Jan 08,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.int_cal
# Loading work.int_cal
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-3015) tb_tdc.v(27): [PCDPC] - Port size (4) does not match connection size (5) for port 'TDC_Oint'. The port definition is at: tdc_top.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tdc/tdc_top_dut File: tdc_top.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Administrator  Hostname: ZHAOHAO  ProcessID: 2668
# 
#           Attempting to use alternate WLF file "./wlftsair9m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftsair9m
# 
# ** Note: $finish    : tb_tdc.v(152)
#    Time: 237185 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 152
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:39:01 on Jan 08,2021
# vlog -reportprogress 300 decode.v int_cal.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module int_cal
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	tb_tdc
# End time: 21:39:01 on Jan 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 21:39:01 on Jan 08,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.int_cal
# Loading work.int_cal
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Administrator  Hostname: ZHAOHAO  ProcessID: 2668
# 
#           Attempting to use alternate WLF file "./wlftymqbtw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftymqbtw
# 
# ** Note: $finish    : tb_tdc.v(152)
#    Time: 237185 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 152
do sim_tdc.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 21:55:52 on Jan 08,2021
# vlog -reportprogress 300 decode.v int_cal.v spad_model.v sync.v tb_tdc.v tdc_top.v 
# -- Compiling module decode
# -- Compiling module int_cal
# -- Compiling module spad_module
# -- Compiling module sync
# -- Compiling module tb_tdc
# -- Compiling module tdc_top
# 
# Top level modules:
# 	tb_tdc
# End time: 21:55:52 on Jan 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 21:55:52 on Jan 08,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.tb_tdc
# Loading work.tb_tdc
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.tdc_top
# Loading work.tdc_top
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.sync
# Loading work.sync
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.decode
# Loading work.decode
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.int_cal
# Loading work.int_cal
# Refreshing D:/Workplace/Work/TDC_1.6/RTL/work.spad_module
# Loading work.spad_module
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Administrator  Hostname: ZHAOHAO  ProcessID: 2668
# 
#           Attempting to use alternate WLF file "./wlft53a90m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft53a90m
# 
# ** Note: $finish    : tb_tdc.v(152)
#    Time: 237185 ns  Iteration: 0  Instance: /tb_tdc
# 1
# Break in Module tb_tdc at tb_tdc.v line 152
