{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1532424802618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532424802618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 24 18:33:22 2018 " "Processing started: Tue Jul 24 18:33:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532424802618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1532424802618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoC_Brain -c SoC_Brain " "Command: quartus_map --read_settings_files=on --write_settings_files=off SoC_Brain -c SoC_Brain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1532424802618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1532424803291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532424803416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532424803416 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FPGA_Processing.v(192) " "Verilog HDL information at FPGA_Processing.v(192): always construct contains both blocking and non-blocking assignments" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 192 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1532424803421 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FPGA_Processing.v(210) " "Verilog HDL information at FPGA_Processing.v(210): always construct contains both blocking and non-blocking assignments" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 210 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1532424803421 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FPGA_Processing.v(287) " "Verilog HDL information at FPGA_Processing.v(287): always construct contains both blocking and non-blocking assignments" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 287 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1532424803422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA_Processing.v(527) " "Verilog HDL warning at FPGA_Processing.v(527): extended using \"x\" or \"z\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 527 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1532424803422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA_Processing.v(529) " "Verilog HDL warning at FPGA_Processing.v(529): extended using \"x\" or \"z\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 529 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1532424803422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "v V FPGA_Processing.v(209) " "Verilog HDL Declaration information at FPGA_Processing.v(209): object \"v\" differs only in case from object \"V\" in the same scope" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 209 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1532424803424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R r FPGA_Processing.v(175) " "Verilog HDL Declaration information at FPGA_Processing.v(175): object \"R\" differs only in case from object \"r\" in the same scope" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1532424803424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b FPGA_Processing.v(177) " "Verilog HDL Declaration information at FPGA_Processing.v(177): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1532424803424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g FPGA_Processing.v(176) " "Verilog HDL Declaration information at FPGA_Processing.v(176): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1532424803425 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H h FPGA_Processing.v(275) " "Verilog HDL Declaration information at FPGA_Processing.v(275): object \"H\" differs only in case from object \"h\" in the same scope" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1532424803425 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S s FPGA_Processing.v(276) " "Verilog HDL Declaration information at FPGA_Processing.v(276): object \"S\" differs only in case from object \"s\" in the same scope" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1532424803425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_processing.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_processing.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Processing " "Found entity 1: FPGA_Processing" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532424803425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532424803425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532424803432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532424803432 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Processing " "Elaborating entity \"FPGA_Processing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1532424803859 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DecVData FPGA_Processing.v(179) " "Verilog HDL or VHDL warning at FPGA_Processing.v(179): object \"DecVData\" assigned a value but never read" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1532424803865 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DecVData2 FPGA_Processing.v(188) " "Verilog HDL or VHDL warning at FPGA_Processing.v(188): object \"DecVData2\" assigned a value but never read" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1532424803865 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DecVData3 FPGA_Processing.v(278) " "Verilog HDL or VHDL warning at FPGA_Processing.v(278): object \"DecVData3\" assigned a value but never read" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1532424803866 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(147) " "Verilog HDL assignment warning at FPGA_Processing.v(147): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803870 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(148) " "Verilog HDL assignment warning at FPGA_Processing.v(148): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803870 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(149) " "Verilog HDL assignment warning at FPGA_Processing.v(149): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803871 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(150) " "Verilog HDL assignment warning at FPGA_Processing.v(150): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803871 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(151) " "Verilog HDL assignment warning at FPGA_Processing.v(151): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803871 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(155) " "Verilog HDL assignment warning at FPGA_Processing.v(155): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803872 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(156) " "Verilog HDL assignment warning at FPGA_Processing.v(156): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803872 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(157) " "Verilog HDL assignment warning at FPGA_Processing.v(157): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803872 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(158) " "Verilog HDL assignment warning at FPGA_Processing.v(158): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803873 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(159) " "Verilog HDL assignment warning at FPGA_Processing.v(159): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803873 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPGA_Processing.v(275) " "Verilog HDL assignment warning at FPGA_Processing.v(275): truncated value with size 32 to match size of target (8)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803883 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPGA_Processing.v(276) " "Verilog HDL assignment warning at FPGA_Processing.v(276): truncated value with size 32 to match size of target (8)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803883 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FPGA_Processing.v(285) " "Verilog HDL assignment warning at FPGA_Processing.v(285): truncated value with size 32 to match size of target (6)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803884 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FPGA_Processing.v(286) " "Verilog HDL assignment warning at FPGA_Processing.v(286): truncated value with size 32 to match size of target (6)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803885 "|FPGA_Processing"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "FPGA_Processing.v(288) " "Verilog HDL warning at FPGA_Processing.v(288): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 288 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1532424803885 "|FPGA_Processing"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "FPGA_Processing.v(289) " "Verilog HDL warning at FPGA_Processing.v(289): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 289 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1532424803886 "|FPGA_Processing"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vdd FPGA_Processing.v(489) " "Verilog HDL Always Construct warning at FPGA_Processing.v(489): variable \"vdd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 489 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1532424803892 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "FPGA_Processing.v(489) " "Verilog HDL Synthesis Attribute warning at FPGA_Processing.v(489): ignoring full_case attribute on case statement with explicit default case item" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 489 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1532424803893 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(614) " "Verilog HDL assignment warning at FPGA_Processing.v(614): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803911 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(618) " "Verilog HDL assignment warning at FPGA_Processing.v(618): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803911 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(622) " "Verilog HDL assignment warning at FPGA_Processing.v(622): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803922 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(626) " "Verilog HDL assignment warning at FPGA_Processing.v(626): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803938 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(630) " "Verilog HDL assignment warning at FPGA_Processing.v(630): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803938 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(631) " "Verilog HDL assignment warning at FPGA_Processing.v(631): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803949 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(632) " "Verilog HDL assignment warning at FPGA_Processing.v(632): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803949 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(633) " "Verilog HDL assignment warning at FPGA_Processing.v(633): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803956 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(634) " "Verilog HDL assignment warning at FPGA_Processing.v(634): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803956 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(638) " "Verilog HDL assignment warning at FPGA_Processing.v(638): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803957 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(642) " "Verilog HDL assignment warning at FPGA_Processing.v(642): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803957 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(646) " "Verilog HDL assignment warning at FPGA_Processing.v(646): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803959 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(650) " "Verilog HDL assignment warning at FPGA_Processing.v(650): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803960 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(654) " "Verilog HDL assignment warning at FPGA_Processing.v(654): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803961 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(658) " "Verilog HDL assignment warning at FPGA_Processing.v(658): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803962 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(662) " "Verilog HDL assignment warning at FPGA_Processing.v(662): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803963 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(663) " "Verilog HDL assignment warning at FPGA_Processing.v(663): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803964 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(664) " "Verilog HDL assignment warning at FPGA_Processing.v(664): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803964 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(665) " "Verilog HDL assignment warning at FPGA_Processing.v(665): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803964 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(666) " "Verilog HDL assignment warning at FPGA_Processing.v(666): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803965 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(670) " "Verilog HDL assignment warning at FPGA_Processing.v(670): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803965 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(671) " "Verilog HDL assignment warning at FPGA_Processing.v(671): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803966 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(672) " "Verilog HDL assignment warning at FPGA_Processing.v(672): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803966 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(673) " "Verilog HDL assignment warning at FPGA_Processing.v(673): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803968 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(674) " "Verilog HDL assignment warning at FPGA_Processing.v(674): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803968 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(678) " "Verilog HDL assignment warning at FPGA_Processing.v(678): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803968 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(679) " "Verilog HDL assignment warning at FPGA_Processing.v(679): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803968 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(680) " "Verilog HDL assignment warning at FPGA_Processing.v(680): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803970 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(681) " "Verilog HDL assignment warning at FPGA_Processing.v(681): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803970 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(682) " "Verilog HDL assignment warning at FPGA_Processing.v(682): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803971 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(686) " "Verilog HDL assignment warning at FPGA_Processing.v(686): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803971 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(690) " "Verilog HDL assignment warning at FPGA_Processing.v(690): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803972 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(694) " "Verilog HDL assignment warning at FPGA_Processing.v(694): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803972 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(695) " "Verilog HDL assignment warning at FPGA_Processing.v(695): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803973 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(696) " "Verilog HDL assignment warning at FPGA_Processing.v(696): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803974 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(697) " "Verilog HDL assignment warning at FPGA_Processing.v(697): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803974 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(698) " "Verilog HDL assignment warning at FPGA_Processing.v(698): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803974 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(702) " "Verilog HDL assignment warning at FPGA_Processing.v(702): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803974 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(703) " "Verilog HDL assignment warning at FPGA_Processing.v(703): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803975 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(704) " "Verilog HDL assignment warning at FPGA_Processing.v(704): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803975 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(705) " "Verilog HDL assignment warning at FPGA_Processing.v(705): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803976 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(706) " "Verilog HDL assignment warning at FPGA_Processing.v(706): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803978 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(710) " "Verilog HDL assignment warning at FPGA_Processing.v(710): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803978 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(714) " "Verilog HDL assignment warning at FPGA_Processing.v(714): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803979 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(718) " "Verilog HDL assignment warning at FPGA_Processing.v(718): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803980 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(719) " "Verilog HDL assignment warning at FPGA_Processing.v(719): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803980 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(720) " "Verilog HDL assignment warning at FPGA_Processing.v(720): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803980 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(721) " "Verilog HDL assignment warning at FPGA_Processing.v(721): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803982 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(722) " "Verilog HDL assignment warning at FPGA_Processing.v(722): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803982 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(726) " "Verilog HDL assignment warning at FPGA_Processing.v(726): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803982 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(727) " "Verilog HDL assignment warning at FPGA_Processing.v(727): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803982 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(728) " "Verilog HDL assignment warning at FPGA_Processing.v(728): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803984 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(729) " "Verilog HDL assignment warning at FPGA_Processing.v(729): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803984 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(730) " "Verilog HDL assignment warning at FPGA_Processing.v(730): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803985 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(734) " "Verilog HDL assignment warning at FPGA_Processing.v(734): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803986 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(738) " "Verilog HDL assignment warning at FPGA_Processing.v(738): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803986 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(742) " "Verilog HDL assignment warning at FPGA_Processing.v(742): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803986 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(743) " "Verilog HDL assignment warning at FPGA_Processing.v(743): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803988 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(744) " "Verilog HDL assignment warning at FPGA_Processing.v(744): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803988 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(745) " "Verilog HDL assignment warning at FPGA_Processing.v(745): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803988 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(746) " "Verilog HDL assignment warning at FPGA_Processing.v(746): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803988 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(750) " "Verilog HDL assignment warning at FPGA_Processing.v(750): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803989 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(751) " "Verilog HDL assignment warning at FPGA_Processing.v(751): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803989 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(752) " "Verilog HDL assignment warning at FPGA_Processing.v(752): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803989 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(753) " "Verilog HDL assignment warning at FPGA_Processing.v(753): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803989 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(754) " "Verilog HDL assignment warning at FPGA_Processing.v(754): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803989 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(758) " "Verilog HDL assignment warning at FPGA_Processing.v(758): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803989 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(759) " "Verilog HDL assignment warning at FPGA_Processing.v(759): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803991 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(760) " "Verilog HDL assignment warning at FPGA_Processing.v(760): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803991 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(761) " "Verilog HDL assignment warning at FPGA_Processing.v(761): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803991 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(762) " "Verilog HDL assignment warning at FPGA_Processing.v(762): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803992 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(766) " "Verilog HDL assignment warning at FPGA_Processing.v(766): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803993 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(770) " "Verilog HDL assignment warning at FPGA_Processing.v(770): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803993 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(774) " "Verilog HDL assignment warning at FPGA_Processing.v(774): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424803999 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(778) " "Verilog HDL assignment warning at FPGA_Processing.v(778): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424804000 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(782) " "Verilog HDL assignment warning at FPGA_Processing.v(782): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424804008 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(786) " "Verilog HDL assignment warning at FPGA_Processing.v(786): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424804008 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(790) " "Verilog HDL assignment warning at FPGA_Processing.v(790): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424804010 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(791) " "Verilog HDL assignment warning at FPGA_Processing.v(791): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424804010 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(792) " "Verilog HDL assignment warning at FPGA_Processing.v(792): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424804011 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(793) " "Verilog HDL assignment warning at FPGA_Processing.v(793): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424804011 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(794) " "Verilog HDL assignment warning at FPGA_Processing.v(794): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424804011 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(798) " "Verilog HDL assignment warning at FPGA_Processing.v(798): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424804013 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(802) " "Verilog HDL assignment warning at FPGA_Processing.v(802): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424804013 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(806) " "Verilog HDL assignment warning at FPGA_Processing.v(806): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532424804016 "|FPGA_Processing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "FPGA_Processing.v" "pll_inst" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424804425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 27 " "Parameter \"clk0_divide_by\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 100 " "Parameter \"clk0_multiply_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804427 ""}  } { { "pll.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532424804427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532424804601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532424804601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_inst\"" {  } { { "FPGA_Processing.v" "RAM_inst" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/RAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/RAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424804681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804681 ""}  } { { "RAM.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/RAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532424804681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59g1 " "Found entity 1: altsyncram_59g1" {  } { { "db/altsyncram_59g1.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/altsyncram_59g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532424804826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532424804826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_59g1 RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated " "Elaborating entity \"altsyncram_59g1\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532424804951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532424804951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_59g1.tdf" "decode3" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/altsyncram_59g1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424804953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532424805063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532424805063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|mux_qob:mux2 " "Elaborating entity \"mux_qob\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|mux_qob:mux2\"" {  } { { "db/altsyncram_59g1.tdf" "mux2" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/altsyncram_59g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424805065 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[0\] " "Converted tri-state buffer \"vmem_data\[0\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532424805583 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[1\] " "Converted tri-state buffer \"vmem_data\[1\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532424805583 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[2\] " "Converted tri-state buffer \"vmem_data\[2\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532424805583 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[3\] " "Converted tri-state buffer \"vmem_data\[3\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532424805583 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[4\] " "Converted tri-state buffer \"vmem_data\[4\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532424805583 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[5\] " "Converted tri-state buffer \"vmem_data\[5\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532424805583 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[6\] " "Converted tri-state buffer \"vmem_data\[6\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532424805583 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[7\] " "Converted tri-state buffer \"vmem_data\[7\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532424805583 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[8\] " "Converted tri-state buffer \"vmem_data\[8\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532424805583 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[9\] " "Converted tri-state buffer \"vmem_data\[9\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532424805583 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[10\] " "Converted tri-state buffer \"vmem_data\[10\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532424805583 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[11\] " "Converted tri-state buffer \"vmem_data\[11\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532424805583 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[12\] " "Converted tri-state buffer \"vmem_data\[12\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532424805583 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[13\] " "Converted tri-state buffer \"vmem_data\[13\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532424805583 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[14\] " "Converted tri-state buffer \"vmem_data\[14\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532424805583 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[15\] " "Converted tri-state buffer \"vmem_data\[15\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532424805583 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1532424805583 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "FPGA_Processing.v" "Div1" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 276 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424807503 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult10\"" {  } { { "FPGA_Processing.v" "Mult10" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424807503 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "FPGA_Processing.v" "Div0" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424807503 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult5\"" {  } { { "FPGA_Processing.v" "Mult5" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424807503 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "FPGA_Processing.v" "Mult0" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424807503 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult6\"" {  } { { "FPGA_Processing.v" "Mult6" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424807503 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult9\"" {  } { { "FPGA_Processing.v" "Mult9" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424807503 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult8\"" {  } { { "FPGA_Processing.v" "Mult8" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424807503 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult7\"" {  } { { "FPGA_Processing.v" "Mult7" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424807503 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1532424807503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 276 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424807563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424807563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424807563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424807563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424807563 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 276 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532424807563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532424807648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532424807648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532424807668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532424807668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/alt_u_div_c7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532424807726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532424807726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532424807827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532424807827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532424807920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532424807920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult10 " "Elaborated megafunction instantiation \"lpm_mult:Mult10\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424807970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult10 " "Instantiated megafunction \"lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424807971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424807971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424807971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424807971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424807971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424807971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424807971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424807971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424807971 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532424807971 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult10\|multcore:mult_core lpm_mult:Mult10 " "Elaborated megafunction instantiation \"lpm_mult:Mult10\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult10\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808026 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult10 " "Elaborated megafunction instantiation \"lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult10\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808063 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult10 " "Elaborated megafunction instantiation \"lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult10\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/add_sub_jgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532424808285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532424808285 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult10\|altshift:external_latency_ffs lpm_mult:Mult10 " "Elaborated megafunction instantiation \"lpm_mult:Mult10\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult10\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424808469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808470 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532424808470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532424808653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532424808653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532424808679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532424808679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_d7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_d7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_d7f " "Found entity 1: alt_u_div_d7f" {  } { { "db/alt_u_div_d7f.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/alt_u_div_d7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532424808722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532424808722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult5\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424808745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult5 " "Instantiated megafunction \"lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808746 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532424808746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6ft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6ft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6ft " "Found entity 1: mult_6ft" {  } { { "db/mult_6ft.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/mult_6ft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532424808828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532424808828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult6 " "Elaborated megafunction instantiation \"lpm_mult:Mult6\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424808856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult6 " "Instantiated megafunction \"lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808856 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532424808856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult9 " "Elaborated megafunction instantiation \"lpm_mult:Mult9\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424808872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult9 " "Instantiated megafunction \"lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808872 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532424808872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgt " "Found entity 1: mult_fgt" {  } { { "db/mult_fgt.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/mult_fgt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532424808968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532424808968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult8 " "Elaborated megafunction instantiation \"lpm_mult:Mult8\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424808979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult8 " "Instantiated megafunction \"lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424808979 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532424808979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bft " "Found entity 1: mult_bft" {  } { { "db/mult_bft.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/mult_bft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532424809145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532424809145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424809157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult7 " "Instantiated megafunction \"lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424809157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424809157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424809157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424809157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424809157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424809157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424809157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424809157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532424809157 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532424809157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dft " "Found entity 1: mult_dft" {  } { { "db/mult_dft.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/mult_dft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532424809313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532424809313 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "42 " "Ignored 42 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "42 " "Ignored 42 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1532424810144 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1532424810144 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 343 -1 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 345 -1 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 465 -1 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 344 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1532424810167 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1532424810168 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1532424812325 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1532424814551 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/output_files/SoC_Brain.map.smsg " "Generated suppressed messages file C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/output_files/SoC_Brain.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1532424814794 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1532424815362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424815362 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[0\] " "No output dependent on input pin \"vpo\[0\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424816420 "|FPGA_Processing|vpo[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[1\] " "No output dependent on input pin \"vpo\[1\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424816420 "|FPGA_Processing|vpo[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[2\] " "No output dependent on input pin \"vpo\[2\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424816420 "|FPGA_Processing|vpo[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[3\] " "No output dependent on input pin \"vpo\[3\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424816420 "|FPGA_Processing|vpo[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[4\] " "No output dependent on input pin \"vpo\[4\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424816420 "|FPGA_Processing|vpo[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[5\] " "No output dependent on input pin \"vpo\[5\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424816420 "|FPGA_Processing|vpo[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[6\] " "No output dependent on input pin \"vpo\[6\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424816420 "|FPGA_Processing|vpo[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[7\] " "No output dependent on input pin \"vpo\[7\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532424816420 "|FPGA_Processing|vpo[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1532424816420 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2049 " "Implemented 2049 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1532424816427 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1532424816427 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1532424816427 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1841 " "Implemented 1841 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1532424816427 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1532424816427 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1532424816427 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "19 " "Implemented 19 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1532424816427 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1532424816427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532424816668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 24 18:33:36 2018 " "Processing ended: Tue Jul 24 18:33:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532424816668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532424816668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532424816668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1532424816668 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1532424821020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532424821029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 24 18:33:39 2018 " "Processing started: Tue Jul 24 18:33:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532424821029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1532424821029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SoC_Brain -c SoC_Brain " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SoC_Brain -c SoC_Brain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1532424821029 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1532424821387 ""}
{ "Info" "0" "" "Project  = SoC_Brain" {  } {  } 0 0 "Project  = SoC_Brain" 0 0 "Fitter" 0 0 1532424821388 ""}
{ "Info" "0" "" "Revision = SoC_Brain" {  } {  } 0 0 "Revision = SoC_Brain" 0 0 "Fitter" 0 0 1532424821388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1532424821613 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SoC_Brain EP4CE75U19I7 " "Selected device EP4CE75U19I7 for design \"SoC_Brain\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1532424821648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1532424821715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1532424821716 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1532424821716 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 100 27 0 0 " "Implementing clock multiplication of 100, clock division of 27, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1532424821825 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1532424821825 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1532424821972 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1532424821985 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40U19I7 " "Device EP4CE40U19I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1532424822961 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40U19A7 " "Device EP4CE40U19A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1532424822961 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30U19A7 " "Device EP4CE30U19A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1532424822961 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55U19I7 " "Device EP4CE55U19I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1532424822961 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1532424822961 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 6760 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1532424822967 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 6762 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1532424822967 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 6764 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1532424822967 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 6766 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1532424822967 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 6768 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1532424822967 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1532424822967 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1532424822969 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1532424822994 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SoC_Brain.sdc " "Synopsys Design Constraints File file not found: 'SoC_Brain.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1532424824850 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1532424824851 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1532424824863 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1532424824890 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1532424824893 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1532424824894 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_llc~input (placed in PIN T21 (CLK6, DIFFCLK_3p)) " "Automatically promoted node clk_llc~input (placed in PIN T21 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1532424825064 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_llc~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 6726 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1532424825064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1532424825065 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1532424825065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_llc2~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk_llc2~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1532424825065 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 35 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_llc2~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 6730 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1532424825065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div\[1\]  " "Automatically promoted node clk_div\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1532424825065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 2028 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532424825065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div\[1\]~0 " "Destination node clk_div\[1\]~0" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 61 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 2069 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532424825065 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1532424825065 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 61 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1532424825065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vadr\[14\]  " "Automatically promoted node vadr\[14\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1532424825065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vadr\[14\]~43 " "Destination node vadr\[14\]~43" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 386 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vadr[14]~43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 2066 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532424825065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode893w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode893w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/decode_rsa.tdf" 39 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode893w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 2617 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532424825065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vmem_addr\[14\]~0 " "Destination node vmem_addr\[14\]~0" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 435 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vmem_addr[14]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 2618 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532424825065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode883w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode883w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/decode_rsa.tdf" 38 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode883w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 2635 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532424825065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode873w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode873w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/decode_rsa.tdf" 37 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode873w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 2636 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532424825065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode903w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode903w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/decode_rsa.tdf" 40 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode903w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 2637 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532424825065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode843w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode843w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/decode_rsa.tdf" 34 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode843w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 2638 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532424825065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode853w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode853w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/decode_rsa.tdf" 35 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode853w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 2639 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532424825065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode826w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode826w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/decode_rsa.tdf" 33 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode826w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 2640 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532424825065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode863w\[3\]~0 " "Destination node RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\|w_anode863w\[3\]~0" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/decode_rsa.tdf" 36 13 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3|w_anode863w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 2641 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532424825065 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1532424825065 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 386 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vadr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 0 { 0 ""} 0 541 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1532424825065 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1532424825820 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1532424825826 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1532424825826 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1532424825835 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1532424825843 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1532424825851 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1532424826082 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1532424826087 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1532424826087 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1532424826434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1532424831548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1532424832588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1532424832613 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1532424849117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1532424849118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1532424850435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X35_Y25 X46_Y36 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X35_Y25 to location X46_Y36" {  } { { "loc" "" { Generic "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X35_Y25 to location X46_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X35_Y25 to location X46_Y36"} 35 25 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1532424859840 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1532424859840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1532424868443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1532424868444 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1532424868444 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.36 " "Total time spent on timing analysis during the Fitter is 5.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1532424868526 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1532424868625 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1532424869340 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1532424869442 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1532424870081 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1532424871008 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/output_files/SoC_Brain.fit.smsg " "Generated suppressed messages file C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/output_files/SoC_Brain.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1532424872262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5390 " "Peak virtual memory: 5390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532424873985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 24 18:34:33 2018 " "Processing ended: Tue Jul 24 18:34:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532424873985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532424873985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532424873985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1532424873985 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1532424876652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532424876653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 24 18:34:36 2018 " "Processing started: Tue Jul 24 18:34:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532424876653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1532424876653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SoC_Brain -c SoC_Brain " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SoC_Brain -c SoC_Brain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1532424876653 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1532424880646 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1532424880760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532424882145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 24 18:34:42 2018 " "Processing ended: Tue Jul 24 18:34:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532424882145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532424882145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532424882145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1532424882145 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1532424882881 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1532424884533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532424884535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 24 18:34:44 2018 " "Processing started: Tue Jul 24 18:34:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532424884535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1532424884535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SoC_Brain -c SoC_Brain " "Command: quartus_sta SoC_Brain -c SoC_Brain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1532424884537 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1532424884970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1532424885712 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1532424885713 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1532424885787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1532424885787 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SoC_Brain.sdc " "Synopsys Design Constraints File file not found: 'SoC_Brain.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1532424886387 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1532424886387 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.037 -waveform \{0.000 18.518\} -name clk_llc clk_llc " "create_clock -period 37.037 -waveform \{0.000 18.518\} -name clk_llc clk_llc" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1532424886395 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 100 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 100 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1532424886395 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1532424886395 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1532424886395 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vadr\[14\] vadr\[14\] " "create_clock -period 1.000 -name vadr\[14\] vadr\[14\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1532424886397 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div\[1\] clk_div\[1\] " "create_clock -period 1.000 -name clk_div\[1\] clk_div\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1532424886397 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name href href " "create_clock -period 1.000 -name href href" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1532424886397 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_llc2 clk_llc2 " "create_clock -period 1.000 -name clk_llc2 clk_llc2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1532424886397 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name odd odd " "create_clock -period 1.000 -name odd odd" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1532424886397 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1532424886397 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1532424886799 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1532424886802 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1532424886804 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Quartus II" 0 0 1532424886826 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1532424887084 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1532424887084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -81.435 " "Worst-case setup slack is -81.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -81.435           -5181.196 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -81.435           -5181.196 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.655             -16.915 clk_div\[1\]  " "   -1.655             -16.915 clk_div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.388              -4.125 clk_llc  " "   -1.388              -4.125 clk_llc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.963              -3.565 vadr\[14\]  " "   -0.963              -3.565 vadr\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.241              -0.241 clk_llc2  " "   -0.241              -0.241 clk_llc2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 href  " "    0.203               0.000 href " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 odd  " "    0.203               0.000 odd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532424887094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.740 " "Worst-case hold slack is -1.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.740             -12.482 clk_div\[1\]  " "   -1.740             -12.482 clk_div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.671              -1.230 clk_llc  " "   -0.671              -1.230 clk_llc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.038 clk_llc2  " "   -0.038              -0.038 clk_llc2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.391               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 vadr\[14\]  " "    0.414               0.000 vadr\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 href  " "    0.449               0.000 href " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 odd  " "    0.449               0.000 odd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532424887134 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1532424887160 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1532424887174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.570 clk_llc2  " "   -3.000              -5.570 clk_llc2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 href  " "   -3.000              -4.285 href " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 odd  " "   -3.000              -4.285 odd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -24.415 clk_div\[1\]  " "   -1.285             -24.415 clk_div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 vadr\[14\]  " "   -1.285              -7.710 vadr\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.701               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.701               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.275               0.000 clk_llc  " "   18.275               0.000 clk_llc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424887186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532424887186 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1532424890328 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1532424890362 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1532424891223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891444 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1532424891523 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1532424891523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -68.754 " "Worst-case setup slack is -68.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -68.754           -4434.372 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -68.754           -4434.372 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.230             -12.176 clk_div\[1\]  " "   -1.230             -12.176 clk_div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.216              -3.613 clk_llc  " "   -1.216              -3.613 clk_llc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.672              -2.364 vadr\[14\]  " "   -0.672              -2.364 vadr\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097              -0.097 clk_llc2  " "   -0.097              -0.097 clk_llc2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 href  " "    0.320               0.000 href " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 odd  " "    0.320               0.000 odd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532424891537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.382 " "Worst-case hold slack is -1.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.382             -11.144 clk_div\[1\]  " "   -1.382             -11.144 clk_div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.546              -0.975 clk_llc  " "   -0.546              -0.975 clk_llc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 clk_llc2  " "    0.094               0.000 clk_llc2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.322               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 vadr\[14\]  " "    0.353               0.000 vadr\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 href  " "    0.382               0.000 href " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 odd  " "    0.382               0.000 odd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532424891580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1532424891597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1532424891614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.570 clk_llc2  " "   -3.000              -5.570 clk_llc2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 href  " "   -3.000              -4.285 href " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 odd  " "   -3.000              -4.285 odd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -24.415 clk_div\[1\]  " "   -1.285             -24.415 clk_div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 vadr\[14\]  " "   -1.285              -7.710 vadr\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.673               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.673               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.295               0.000 clk_llc  " "   18.295               0.000 clk_llc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424891632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532424891632 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1532424893354 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893649 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1532424893703 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1532424893703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.711 " "Worst-case setup slack is -31.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.711           -2498.560 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -31.711           -2498.560 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.672              -1.995 clk_llc  " "   -0.672              -1.995 clk_llc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.231              -0.861 clk_div\[1\]  " "   -0.231              -0.861 clk_div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 vadr\[14\]  " "    0.103               0.000 vadr\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 clk_llc2  " "    0.104               0.000 clk_llc2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.642               0.000 href  " "    0.642               0.000 href " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.642               0.000 odd  " "    0.642               0.000 odd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532424893743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.006 " "Worst-case hold slack is -1.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.006              -7.634 clk_div\[1\]  " "   -1.006              -7.634 clk_div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.411              -0.750 clk_llc  " "   -0.411              -0.750 clk_llc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -0.091 clk_llc2  " "   -0.091              -0.091 clk_llc2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.166               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 vadr\[14\]  " "    0.181               0.000 vadr\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 href  " "    0.197               0.000 href " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 odd  " "    0.197               0.000 odd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532424893787 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1532424893807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1532424893836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.100 clk_llc2  " "   -3.000              -5.100 clk_llc2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 href  " "   -3.000              -4.000 href " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 odd  " "   -3.000              -4.000 odd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -19.000 clk_div\[1\]  " "   -1.000             -19.000 clk_div\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 vadr\[14\]  " "   -1.000              -6.000 vadr\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.745               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.745               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.950               0.000 clk_llc  " "   17.950               0.000 clk_llc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532424893858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532424893858 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1532424896766 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1532424896772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532424897849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 24 18:34:57 2018 " "Processing ended: Tue Jul 24 18:34:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532424897849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532424897849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532424897849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1532424897849 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 139 s " "Quartus II Full Compilation was successful. 0 errors, 139 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1532424898904 ""}
