// Seed: 2835483347
module module_0 (
    input tri0 id_0,
    input supply1 id_1
);
endmodule
module module_1 #(
    parameter id_1 = 32'd63
) (
    input  tri1 id_0,
    output tri0 _id_1
);
  logic [id_1 : -1] id_3;
  ;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_2 (
    input wire id_0,
    input wor id_1,
    output wor id_2,
    input tri id_3,
    output wand id_4,
    output wand id_5,
    output uwire id_6,
    input tri0 id_7,
    output tri0 id_8,
    output tri1 id_9,
    output tri0 id_10,
    output supply1 id_11
);
  wire id_13;
  wire id_14;
  module_0 modCall_1 (
      id_3,
      id_7
  );
  assign modCall_1.id_1 = 0;
endmodule
