	component MySoc is
		port (
			clk_clk       : in  std_logic                     := 'X';             -- clk
			reset_reset_n : in  std_logic                     := 'X';             -- reset_n
			go_export     : out std_logic;                                        -- export
			prt_export    : in  std_logic                     := 'X';             -- export
			res_export    : in  std_logic_vector(11 downto 0) := (others => 'X'); -- export
			mult_export   : out std_logic_vector(5 downto 0);                     -- export
			m_export      : out std_logic_vector(5 downto 0)                      -- export
		);
	end component MySoc;

