[2025-09-18 08:13:57] START suite=qualcomm_srv trace=srv726_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv726_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2561707 heartbeat IPC: 3.904 cumulative IPC: 3.904 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5087694 cumulative IPC: 3.931 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5087694 cumulative IPC: 3.931 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5087695 heartbeat IPC: 3.959 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 8074486 heartbeat IPC: 3.348 cumulative IPC: 3.348 (Simulation time: 00 hr 01 min 59 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 40000011 cycles: 13444378 heartbeat IPC: 1.862 cumulative IPC: 2.393 (Simulation time: 00 hr 02 min 55 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 16465906 heartbeat IPC: 3.31 cumulative IPC: 2.637 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 60000019 cycles: 19722267 heartbeat IPC: 3.071 cumulative IPC: 2.733 (Simulation time: 00 hr 04 min 18 sec)
Heartbeat CPU 0 instructions: 70000020 cycles: 22743793 heartbeat IPC: 3.31 cumulative IPC: 2.832 (Simulation time: 00 hr 05 min 01 sec)
Heartbeat CPU 0 instructions: 80000021 cycles: 25765231 heartbeat IPC: 3.31 cumulative IPC: 2.902 (Simulation time: 00 hr 05 min 44 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 28798850 heartbeat IPC: 3.296 cumulative IPC: 2.952 (Simulation time: 00 hr 06 min 25 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 31820349 heartbeat IPC: 3.31 cumulative IPC: 2.993 (Simulation time: 00 hr 07 min 09 sec)
Heartbeat CPU 0 instructions: 110000026 cycles: 34841892 heartbeat IPC: 3.31 cumulative IPC: 3.025 (Simulation time: 00 hr 07 min 52 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 32777809 cumulative IPC: 3.051 (Simulation time: 00 hr 08 min 34 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 32777809 cumulative IPC: 3.051 (Simulation time: 00 hr 08 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv726_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.051 instructions: 100000004 cycles: 32777809
CPU 0 Branch Prediction Accuracy: 98.76% MPKI: 1.691 Average ROB Occupancy at Mispredict: 90.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00947
BRANCH_INDIRECT: 0.0058
BRANCH_CONDITIONAL: 1.375
BRANCH_DIRECT_CALL: 0.02435
BRANCH_INDIRECT_CALL: 0.2615
BRANCH_RETURN: 0.01437


====Backend Stall Breakdown====
ROB_STALL: 133598
LQ_STALL: 227
SQ_STALL: 2214462


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 314.86
REPLAY_LOAD: 108.70588
NON_REPLAY_LOAD: 32.07051

== Total ==
ADDR_TRANS: 31486
REPLAY_LOAD: 14784
NON_REPLAY_LOAD: 87328

== Counts ==
ADDR_TRANS: 100
REPLAY_LOAD: 136
NON_REPLAY_LOAD: 2723

cpu0->cpu0_STLB TOTAL        ACCESS:     286925 HIT:     285224 MISS:       1701 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     286925 HIT:     285224 MISS:       1701 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 626.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     142750 HIT:      51699 MISS:      91051 MSHR_MERGE:      15851
cpu0->cpu0_L2C LOAD         ACCESS:      42511 HIT:      13998 MISS:      28513 MSHR_MERGE:       5671
cpu0->cpu0_L2C RFO          ACCESS:      29836 HIT:        801 MISS:      29035 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      33010 HIT:       2279 MISS:      30731 MSHR_MERGE:      10180
cpu0->cpu0_L2C WRITE        ACCESS:      34580 HIT:      34569 MISS:         11 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2813 HIT:         52 MISS:       2761 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      32490 ISSUED:      31344 USEFUL:       6395 USELESS:        138
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 141.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15324596 HIT:   15302752 MISS:      21844 MSHR_MERGE:       4246
cpu0->cpu0_L1I LOAD         ACCESS:   15324596 HIT:   15302752 MISS:      21844 MSHR_MERGE:       4246
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 62.77 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29793769 HIT:   29674783 MISS:     118986 MSHR_MERGE:      59743
cpu0->cpu0_L1D LOAD         ACCESS:   10855066 HIT:   10820406 MISS:      34660 MSHR_MERGE:       9746
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     953952 HIT:     950351 MISS:       3601 MSHR_MERGE:       1921
cpu0->cpu0_L1D WRITE        ACCESS:   17981195 HIT:   17903296 MISS:      77899 MSHR_MERGE:      48063
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3556 HIT:        730 MISS:       2826 MSHR_MERGE:         13
cpu0->cpu0_L1D PREFETCH REQUESTED:    4963065 ISSUED:     953944 USEFUL:        641 USELESS:        219
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 145.2 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12428806 HIT:   11790177 MISS:     638629 MSHR_MERGE:     357276
cpu0->cpu0_ITLB LOAD         ACCESS:   12428806 HIT:   11790177 MISS:     638629 MSHR_MERGE:     357276
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.018 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25683519 HIT:   25667863 MISS:      15656 MSHR_MERGE:      10084
cpu0->cpu0_DTLB LOAD         ACCESS:   25683519 HIT:   25667863 MISS:      15656 MSHR_MERGE:      10084
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 144.3 cycles
cpu0->LLC TOTAL        ACCESS:     104886 HIT:      39485 MISS:      65401 MSHR_MERGE:      12123
cpu0->LLC LOAD         ACCESS:      22842 HIT:       4629 MISS:      18213 MSHR_MERGE:       2453
cpu0->LLC RFO          ACCESS:      29035 HIT:       4481 MISS:      24554 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      20551 HIT:        632 MISS:      19919 MSHR_MERGE:       9670
cpu0->LLC WRITE        ACCESS:      29697 HIT:      29680 MISS:         17 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2761 HIT:         63 MISS:       2698 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 138.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7729
  ROW_BUFFER_MISS:      45504
  AVG DBUS CONGESTED CYCLE: 3.954
Channel 0 WQ ROW_BUFFER_HIT:       1828
  ROW_BUFFER_MISS:       9498
  FULL:          0
Channel 0 REFRESHES ISSUED:       2732

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0         2281         1283          423         2810
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            8           24           11          678
  STLB miss resolved @ L2C                0            5            5            2           66
  STLB miss resolved @ LLC                0            2            0            6           72
  STLB miss resolved @ MEM                0           25           30           32         1434

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             634413        50709         1687          541          669
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            4          177
  STLB miss resolved @ L2C                0            1            2            1           17
  STLB miss resolved @ LLC                0            0            2            6           18
  STLB miss resolved @ MEM                1            0           12           20          819
[2025-09-18 08:22:32] END   suite=qualcomm_srv trace=srv726_ap (rc=0)
