{"vcs1":{"timestamp_begin":1731235618.821750101, "rt":2.17, "ut":1.04, "st":0.22}}
{"vcselab":{"timestamp_begin":1731235621.062041603, "rt":0.94, "ut":0.24, "st":0.11}}
{"link":{"timestamp_begin":1731235622.062278677, "rt":0.31, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731235618.298613278}
{"VCS_COMP_START_TIME": 1731235618.298613278}
{"VCS_COMP_END_TIME": 1731235626.011988505}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 333800}}
{"stitch_vcselab": {"peak_mem": 231540}}
