============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  01:43:12 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

     Instance      Cells  Cell Area  Net Area  
-----------------------------------------------
square_root          503      10348      2781  
  PARTE_OPERATIVA    402       7721      2129  
  PARTE_CONTROLE      88       1620       334  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  01:43:11 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

           Pin                    Type        Fanout Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clock)                 launch                                       0 R 
                              uncertainty                       -200    -200 R 
PARTE_OPERATIVA
  s_reg[3]/GN                 TLATNX4                                   -200 R 
  s_reg[3]/D                  lent                              +606     406 F 
                              latch_d_arrival                     +0     406 F 
  s_reg[3]/Q                  TLATNX4              2 19.1   74  +220     626 F 
  fopt2764/A                                                      +0     626   
  fopt2764/Y                  CLKINVX4             1 17.7   80   +61     687 R 
  n0013D18/A                                                      +0     687   
  n0013D18/Y                  NAND2X4              1 14.5   64   +55     742 F 
  n0013D2944/B0                                                   +0     742   
  n0013D2944/Y                OAI2BB1X4            3 27.5  144  +104     846 R 
  n0022D86/B                                                      +0     846   
  n0022D86/Y                  NAND3X4              1 15.2  117   +97     943 F 
  n0022D/A                                                        +0     943   
  n0022D/Y                    INVX4                1 17.7   90   +75    1017 R 
  n0041D/A                                                        +0    1018   
  n0041D/Y                    NAND2X4              5 42.8  122   +91    1108 F 
  n0011D73/A                                                      +0    1108   
  n0011D73/Y                  NAND2X4              2 20.7  130   +97    1206 R 
  fopt3307/A                                                      +0    1206   
  fopt3307/Y                  INVX4                1 19.2   57   +49    1255 F 
  n0074D_dup/A0                                                   +0    1255   
  n0074D_dup/Y                AOI21X4              1 17.7  184  +136    1391 R 
  n0004D3151/A                                                    +0    1391   
  n0004D3151/Y                NAND2X4              1 17.7   85   +70    1460 F 
  n0058D/A                                                        +0    1460   
  n0058D/Y                    NAND2X4              2 22.3  133   +91    1551 R 
  n0019D/A                                                        +0    1551   
  n0019D/Y                    NAND2X4              1 17.7   90   +66    1617 F 
  n0015D47/A                                                      +0    1617   
  n0015D47/Y                  NAND2X4              1 17.7  119   +84    1701 R 
  n0017D46/A                                                      +0    1701   
  n0017D46/Y                  NAND2X4              1 19.2   79   +66    1767 F 
  n0017D3233/A0                                                   +0    1767   
  n0017D3233/Y                AOI21X4              1  7.2  133  +113    1880 R 
  latch_resultado_reg[6]/D    TLATNRX2                            +0    1880   
  latch_resultado_reg[6]/GN   setup                          0  +155    2035 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)                 capture                                   2000 R 
                              uncertainty                       -200    1800 R 
-------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    -235ps (TIMING VIOLATION)
Start-point  : PARTE_OPERATIVA/s_reg[3]/D
End-point    : PARTE_OPERATIVA/latch_resultado_reg[6]/D
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  01:43:12 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage   Internal      Net     Switching  
  Instance  Cells Power(nW)  Power(nW)  Power(nW)  Power(nW)  
--------------------------------------------------------------
square_root   503   347.862 866476.107 223168.150 1089644.258 

