{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Power Effort dynamic power increased compilation time " "High Power Effort optimization mode selected -- dynamic power will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1682898027783 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "10 " "Parallel compilation is enabled and will use up to 10 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1682898027801 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA-NES 10M50DCF484C7G " "Selected device 10M50DCF484C7G for design \"FPGA-NES\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682898027857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682898027882 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682898027882 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] port" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 2132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682898027917 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] 1 1 -18 -1000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -18 degrees (-1000 ps) for toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] port" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 2133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682898027917 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 2132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1682898027917 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 1 12 0 0 " "Implementing clock multiplication of 1, clock division of 12, and phase shift of 0 degrees (0 ps) for nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 5918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682898027918 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 5919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682898027918 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 5920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682898027918 ""}  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 5918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1682898027918 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 43 100 0 0 " "Implementing clock multiplication of 43, clock division of 100, and phase shift of 0 degrees (0 ps) for main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/main_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 5939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682898027919 ""}  } { { "db/main_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 5939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1682898027919 ""}
{ "Critical Warning" "WCUT_CUT_YGR_PLL_MODE_CHANGED" "toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 No Compensation " "Changed operation mode of PLL \"toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7\" to No Compensation" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 150 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 3768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15090 "Changed operation mode of PLL \"%1!s!\" to %2!s!" 0 0 "Fitter" 0 -1 1682898027919 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7\" as MAX 10 PLL type" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 150 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 3768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1682898027920 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682898028074 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682898028079 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DCF484I7G " "Device 10M08DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682898028413 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF484C7G " "Device 10M16DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682898028413 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF484I7G " "Device 10M16DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682898028413 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF484C7G " "Device 10M25DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682898028413 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF484I7G " "Device 10M25DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682898028413 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DCF484I7G " "Device 10M50DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682898028413 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF484C7G " "Device 10M40DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682898028413 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF484I7G " "Device 10M40DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682898028413 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682898028413 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 32479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682898028425 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 32481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682898028425 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 32483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682898028425 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 32485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682898028425 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682898028425 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682898028426 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682898028426 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682898028426 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682898028426 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682898028429 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1682898029028 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1 toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|pll7 " "The input ports of the PLL main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1 and the PLL toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1 toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|pll7 ARESET " "PLL main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1 and PLL toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|pll7 have different input signals for input port ARESET" {  } { { "db/main_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 5939 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2132 14177 15141 0 0 "" 0 "" "" }  }  } } { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 192 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1682898029372 ""}  } { { "db/main_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 5939 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2132 14177 15141 0 0 "" 0 "" "" }  }  } } { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 192 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1682898029372 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|pll7 " "The input ports of the PLL toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 and the PLL toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|pll7 ARESET " "PLL toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 and PLL toplevel_soc:u0\|toplevel_soc_sdram_pll:sdram_pll\|toplevel_soc_sdram_pll_altpll_vg92:sd1\|pll7 have different input signals for input port ARESET" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 3768 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2132 14177 15141 0 0 "" 0 "" "" }  }  } } { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 192 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1682898029372 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 3768 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2132 14177 15141 0 0 "" 0 "" "" }  }  } } { "toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v" 192 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1682898029372 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1 " "The input ports of the PLL toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 and the PLL main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1 ARESET " "PLL toplevel_soc:u0\|toplevel_soc_main_clkgen_pll:main_clkgen_pll\|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1\|pll7 and PLL main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 3768 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5939 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/main_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v" 92 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1682898029372 ""}  } { { "toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" "" { Text "C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 3768 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5939 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/main_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v" 92 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1682898029372 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 43 100 0 0 " "Implementing clock multiplication of 43, clock division of 100, and phase shift of 0 degrees (0 ps) for main_clkgen:mainclk_inst\|altpll:altpll_component\|main_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/main_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 5939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682898029454 ""}  } { { "db/main_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 5939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1682898029454 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 1 12 0 0 " "Implementing clock multiplication of 1, clock division of 12, and phase shift of 0 degrees (0 ps) for nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 5918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682898029460 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 5919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682898029460 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for nes_clkgen:nesclk_inst\|altpll:altpll_component\|nes_clkgen_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 5920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682898029460 ""}  } { { "db/nes_clkgen_altpll.v" "" { Text "C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/dev/FPGA-NES/src/" { { 0 { 0 ""} 0 5918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1682898029460 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682898030353 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1682898030353 ""}
{ "Info" "ISTA_SDC_FOUND" "toplevel_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'toplevel_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682898030425 ""}
{ "Info" "ISTA_SDC_FOUND" "toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682898030440 ""}
{ "Info" "ISTA_SDC_FOUND" "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682898030449 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA-NES.sdc " "Reading SDC File: 'FPGA-NES.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682898030475 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682898030482 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682898030482 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682898030482 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682898030482 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682898030482 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 100 -multiply_by 43 -duty_cycle 50.00 -name \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 100 -multiply_by 43 -duty_cycle 50.00 -name \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682898030482 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1682898030482 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA-NES.sdc 11 *MCLK* node " "Ignored filter at FPGA-NES.sdc(11): *MCLK* could not be matched with a node" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682898030519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock FPGA-NES.sdc 11 Argument -source is an empty collection " "Ignored create_generated_clock at FPGA-NES.sdc(11): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -divide_by 12 -source \[get_nodes *MCLK*\] -name \{clock_divider:cpuclkgen\|clock_out\}  " "create_generated_clock -divide_by 12 -source \[get_nodes *MCLK*\] -name \{clock_divider:cpuclkgen\|clock_out\} " {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682898030519 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682898030519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock FPGA-NES.sdc 12 Argument -source is an empty collection " "Ignored create_generated_clock at FPGA-NES.sdc(12): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -divide_by 4 -source \[get_nodes *MCLK*\] -name \{clock_divider:ppuclkgen\|clock_out\} " "create_generated_clock -divide_by 4 -source \[get_nodes *MCLK*\] -name \{clock_divider:ppuclkgen\|clock_out\}" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682898030519 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682898030519 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock FPGA-NES.sdc 13 Argument -source is an empty collection " "Ignored create_generated_clock at FPGA-NES.sdc(13): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -divide_by 2 -source \[get_nodes *MCLK*\] -name \{clock_divider:vgaclkgen\|clock_out\} " "create_generated_clock -divide_by 2 -source \[get_nodes *MCLK*\] -name \{clock_divider:vgaclkgen\|clock_out\}" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682898030519 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682898030519 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1682898030520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA-NES.sdc 37 clk_dram_ext clock " "Ignored filter at FPGA-NES.sdc(37): clk_dram_ext could not be matched with a clock" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682898030520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA-NES.sdc 37 Argument -clock is not an object ID " "Ignored set_input_delay at FPGA-NES.sdc(37): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682898030520 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682898030520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA-NES.sdc 38 Argument -clock is not an object ID " "Ignored set_input_delay at FPGA-NES.sdc(38): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682898030520 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682898030520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA-NES.sdc 42 u0\|altpll_0\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at FPGA-NES.sdc(42): u0\|altpll_0\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682898030520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path FPGA-NES.sdc 41 Argument <from> is an empty collection " "Ignored set_multicycle_path at FPGA-NES.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682898030520 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682898030520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path FPGA-NES.sdc 41 Argument <to> is an empty collection " "Ignored set_multicycle_path at FPGA-NES.sdc(41): Argument <to> is an empty collection" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682898030520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA-NES.sdc 53 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA-NES.sdc(53): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682898030520 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682898030520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA-NES.sdc 54 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA-NES.sdc(54): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682898030520 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682898030520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA-NES.sdc 55 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA-NES.sdc(55): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682898030520 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682898030520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA-NES.sdc 56 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA-NES.sdc(56): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682898030521 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682898030521 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682898030872 ""}  } {  } 0 332097 "The following timing ed