=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.1 Build EDK_O.40d

Xilinx EDK 13.1 Build EDK_O.40d

Copied /DIST/it/sw/amd64/xilinx/13.1/ISE_DS/EDK/data/xflow/bitgen_virtex5.ut to
etc directory
Copied file
/DIST/it/sw/amd64/xilinx/13.1/ISE_DS/EDK/data/xflow/fast_runtime_virtex5.opt to
etc directory
No changes to be saved in MHS file
Saved project XMP file
Saved Make file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.1 Build EDK_O.40d

Xilinx EDK 13.1 Build EDK_O.40d

=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.1 Build EDK_O.40d

Xilinx EDK 13.1 Build EDK_O.40d

Xilinx Platform Studio (XPS)
Xilinx EDK 13.1 Build EDK_O.40d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Aug  3 17:45:00 2012
 make -f Microblaze.make clean started...
rm -f implementation/Microblaze.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
touch __xps/ise/Microblaze.xpssyn
rm -f implementation/Microblaze.bmm
rm -f implementation/Microblaze.bit
rm -f implementation/Microblaze.ncd
rm -f implementation/Microblaze_bd.bmm 
rm -f implementation/Microblaze_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/Microblaze_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp Microblaze.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
touch __xps/ise/Microblaze.xpssim
rm -f _impact.cmd
Done!
Writing filter settings....
Done writing filter settings to:
	/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1/Microblaze/etc/Microblaze.filters
Done writing Tab View settings to:
	/DIST/home/peters/cam_repo/CPU_DDR_FIFO2_13_1/Microblaze/etc/Microblaze.gui
