// Seed: 2802143218
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    input id_3
);
  integer id_4, id_5, id_6, id_7 = 1;
endmodule
`timescale 1ps / 1 ps
`define pp_4 0
