{"vcs1":{"timestamp_begin":1733710960.831788814, "rt":1.64, "ut":0.49, "st":0.08}}
{"vcselab":{"timestamp_begin":1733710962.533062899, "rt":0.78, "ut":0.28, "st":0.05}}
{"link":{"timestamp_begin":1733710963.374276130, "rt":1.01, "ut":0.11, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733710960.455536959}
{"VCS_COMP_START_TIME": 1733710960.455536959}
{"VCS_COMP_END_TIME": 1733710965.169580343}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all MLP.sv MLP_tb.v DotProduct.sv MultAccumulate.v denselayer.sv FPU_IP/FPU.v FPU_IP/post_norm.v FPU_IP/pre_norm_fmul.v FPU_IP/pre_norm.v FPU_IP/primitives.v FPU_IP/except.v"}
{"vcs1": {"peak_mem": 379108}}
{"vcselab": {"peak_mem": 254272}}
