

================================================================
== Synthesis Summary Report of 'loop_perfect'
================================================================
+ General Information: 
    * Date:           Tue Feb 14 08:19:52 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        proj_loop_perfect
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flga2104-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |     Modules    | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |         |           |           |     |
    |     & Loops    | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +----------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ loop_perfect  |    II|  0.03|       19|  76.000|         -|       20|     -|       yes|     -|  4 (~0%)|  118 (~0%)|  873 (~0%)|    -|
    +----------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| A_address0 | 5        |
| A_address1 | 5        |
| A_q0       | 5        |
| A_q1       | 5        |
| B_address0 | 5        |
| B_address1 | 5        |
| B_d0       | 6        |
| B_d1       | 6        |
+------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| A        | in        | ap_int<5>* |
| B        | out       | ap_int<6>* |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| A        | A_address1   | port    | offset   |
| A        | A_ce1        | port    |          |
| A        | A_q1         | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_we0        | port    |          |
| B        | B_d0         | port    |          |
| B        | B_address1   | port    | offset   |
| B        | B_ce1        | port    |          |
| B        | B_we1        | port    |          |
| B        | B_d1         | port    |          |
+----------+--------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                              | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+-----------------------------------+-----+--------+--------------+-----+--------+---------+
| + loop_perfect                    | 4   |        |              |     |        |         |
|   sub_ln886_fu_527_p2             | -   |        | sub_ln886    | sub | fabric | 0       |
|   sub_ln886_1_fu_597_p2           | -   |        | sub_ln886_1  | sub | fabric | 0       |
|   sub_ln886_2_fu_623_p2           | -   |        | sub_ln886_2  | sub | fabric | 0       |
|   mac_muladd_5s_4ns_10s_10_4_1_U2 | 1   |        | mul_ln886    | mul | dsp48  | 3       |
|   grp_fu_1063_p2                  | -   |        | sub_ln886_3  | sub | fabric | 0       |
|   mac_muladd_5s_4ns_11s_11_4_1_U3 | 1   |        | mul_ln886_1  | mul | dsp48  | 3       |
|   sub_ln886_4_fu_768_p2           | -   |        | sub_ln886_4  | sub | fabric | 0       |
|   sub_ln886_5_fu_794_p2           | -   |        | sub_ln886_5  | sub | fabric | 0       |
|   mac_muladd_5s_5ns_5s_10_4_1_U1  | 1   |        | mul_ln886_2  | mul | dsp48  | 3       |
|   add_ln886_4_fu_656_p2           | -   |        | add_ln886_4  | add | fabric | 0       |
|   add_ln886_5_fu_804_p2           | -   |        | add_ln886_5  | add | fabric | 0       |
|   add_ln886_6_fu_814_p2           | -   |        | add_ln886_6  | add | fabric | 0       |
|   mac_muladd_5s_4ns_10s_10_4_1_U2 | 1   |        | add_ln886_7  | add | dsp48  | 3       |
|   grp_fu_1072_p2                  | -   |        | add_ln886_11 | add | fabric | 0       |
|   mac_muladd_5s_4ns_11s_11_4_1_U3 | 1   |        | add_ln886_12 | add | dsp48  | 3       |
|   add_ln886_13_fu_924_p2          | -   |        | add_ln886_13 | add | fabric | 0       |
|   add_ln886_14_fu_934_p2          | -   |        | add_ln886_14 | add | fabric | 0       |
|   mac_muladd_5s_5ns_5s_10_4_1_U1  | 1   |        | add_ln886_16 | add | dsp48  | 3       |
|   add_ln886_18_fu_857_p2          | -   |        | add_ln886_18 | add | fabric | 0       |
|   add_ln886_19_fu_867_p2          | -   |        | add_ln886_19 | add | fabric | 0       |
|   mul_mul_12s_13ns_26_4_1_U4      | 1   |        | mul_ln1559   | mul | dsp48  | 3       |
|   sub_ln1559_fu_1010_p2           | -   |        | sub_ln1559   | sub | fabric | 0       |
|   sub_ln1559_1_fu_1042_p2         | -   |        | sub_ln1559_1 | sub | fabric | 0       |
+-----------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+--------------------------------------------------------------+
| Type     | Options | Location                                                     |
+----------+---------+--------------------------------------------------------------+
| pipeline |         | proj_loop_perfect/solution2/directives.tcl:6 in loop_perfect |
+----------+---------+--------------------------------------------------------------+


