Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design realCPU.ngc ...
WARNING:NetListWriters:298 - No output is written to realCPU.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus counter<10 : 0> on block realCPU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus p/mir<26 : 0> on block realCPU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus p/cntr/GND_50_o_address[7]_mux_9_OUT<7 :
   1> on block realCPU is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   p/alu/A[15]_B[15]_div_4/Madd_GND_15_o_b[15]_add_11_OUT_Madd_Madd_cy<14 : 11>
   on block realCPU is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   p/alu/A[15]_B[15]_div_4/Madd_GND_15_o_b[15]_add_9_OUT_Madd_Madd_cy<14 : 12>
   on block realCPU is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file realCPU.edif ...
ngc2edif: Total memory usage is 88508 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RamMem.ngc ...
WARNING:NetListWriters:298 - No output is written to RamMem.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RamMem.edif ...
ngc2edif: Total memory usage is 88508 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RomIns.ngc ...
WARNING:NetListWriters:298 - No output is written to RomIns.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RomIns.edif ...
ngc2edif: Total memory usage is 84412 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design realCPU.ngc ...
WARNING:NetListWriters:298 - No output is written to realCPU.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus counter<10 : 0> on block realCPU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus p/mir<26 : 0> on block realCPU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus p/cntr/GND_34_o_address[7]_mux_9_OUT<7 :
   1> on block realCPU is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file realCPU.edif ...
ngc2edif: Total memory usage is 88508 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design realCPU.ngc ...
WARNING:NetListWriters:298 - No output is written to realCPU.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus counter<10 : 0> on block realCPU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus p/mir<26 : 0> on block realCPU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus p/cntr/GND_34_o_address[7]_mux_9_OUT<7 :
   1> on block realCPU is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file realCPU.edif ...
ngc2edif: Total memory usage is 88508 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design realCPU.ngc ...
WARNING:NetListWriters:298 - No output is written to realCPU.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus counter<10 : 0> on block realCPU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus p/mir<26 : 0> on block realCPU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus p/cntr/GND_34_o_address[7]_mux_9_OUT<7 :
   1> on block realCPU is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file realCPU.edif ...
ngc2edif: Total memory usage is 88508 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RamMem.ngc ...
WARNING:NetListWriters:298 - No output is written to RamMem.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RamMem.edif ...
ngc2edif: Total memory usage is 88508 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RomIns.ngc ...
WARNING:NetListWriters:298 - No output is written to RomIns.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RomIns.edif ...
ngc2edif: Total memory usage is 84412 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RomIns.ngc ...
WARNING:NetListWriters:298 - No output is written to RomIns.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RomIns.edif ...
ngc2edif: Total memory usage is 84412 kilobytes

