# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: F:/verilog/jizu_project3_self/jizu_project3_self.srcs/sources_1/ip/instr_ram/instr_ram.xci
# IP: The module: 'instr_ram' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: f:/verilog/jizu_project3_self/jizu_project3_self.srcs/sources_1/ip/instr_ram/instr_ram_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'instr_ram'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet

# IP: F:/verilog/jizu_project3_self/jizu_project3_self.srcs/sources_1/ip/instr_ram/instr_ram.xci
# IP: The module: 'instr_ram' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: f:/verilog/jizu_project3_self/jizu_project3_self.srcs/sources_1/ip/instr_ram/instr_ram_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'instr_ram'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet
