INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/RISCV_CPU/RISCV_CPU.srcs/sim_1/new/ALUTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUTB
INFO: [VRFC 10-311] analyzing module ALUTG
