--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml test_vga.twx test_vga.ncd -o test_vga.twr test_vga.pcf
-ucf vga_sdram_interface.ucf

Design file:              test_vga.ncd
Physical constraint file: test_vga.pcf
Device,package,speed:     xc3s1000,ft256,-4 (PRODUCTION 1.39 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! rd_from_ram                       SLICE_X41Y62.X    SLICE_X41Y64.G1  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.987ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.013ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: u0/gen_dlls.dllint/CLKIN
  Logical resource: u0/gen_dlls.dllint/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: u0/int_clkin
--------------------------------------------------------------------------------
Slack: 4.013ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpco)
  Physical resource: u0/gen_dlls.dllint/CLK0
  Logical resource: u0/gen_dlls.dllint/CLK0
  Location pin: DCM_X0Y0.CLK0
  Clock network: u0/int_clk1x
--------------------------------------------------------------------------------
Slack: 4.013ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: u0/gen_dlls.dllext/CLKIN
  Logical resource: u0/gen_dlls.dllext/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: u0/int_clkin
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u0_int_clk1x = PERIOD TIMEGRP "u0_int_clk1x" TS_clk HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7378 paths analyzed, 315 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.865ns.
--------------------------------------------------------------------------------

Paths for end point u0/u1/cmd_r_1 (SLICE_X40Y66.F1), 146 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/u1/nopCntr_r_3 (FF)
  Destination:          u0/u1/cmd_r_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.822ns (Levels of Logic = 7)
  Clock Path Skew:      -0.043ns (0.513 - 0.556)
  Source Clock:         clk1x rising at 0.000ns
  Destination Clock:    clk1x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u0/u1/nopCntr_r_3 to u0/u1/cmd_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y57.XQ      Tcko                  0.720   u0/u1/nopCntr_r<3>
                                                       u0/u1/nopCntr_r_3
    SLICE_X62Y60.G3      net (fanout=2)        1.408   u0/u1/nopCntr_r<3>
    SLICE_X62Y60.COUT    Topcyg                1.096   u0/u1/nopCntr_x_and0000_wg_cy<1>
                                                       u0/u1/nopCntr_x_and0000_wg_lut<1>
                                                       u0/u1/nopCntr_x_and0000_wg_cy<1>
    SLICE_X62Y61.CIN     net (fanout=1)        0.000   u0/u1/nopCntr_x_and0000_wg_cy<1>
    SLICE_X62Y61.COUT    Tbyp                  0.120   u0/u1/nopCntr_x_and0000_wg_cy<3>
                                                       u0/u1/nopCntr_x_and0000_wg_cy<2>
                                                       u0/u1/nopCntr_x_and0000_wg_cy<3>
    SLICE_X62Y62.CIN     net (fanout=1)        0.000   u0/u1/nopCntr_x_and0000_wg_cy<3>
    SLICE_X62Y62.XB      Tcinxb                0.440   u0/u1/nopCntr_x_and0000
                                                       u0/u1/nopCntr_x_and0000_wg_cy<4>
    SLICE_X40Y64.G2      net (fanout=24)       1.999   u0/u1/nopCntr_x_and0000
    SLICE_X40Y64.Y       Tilo                  0.608   N121
                                                       u0/u1/activeFlag_r_mux00001_SW2
    SLICE_X40Y64.F4      net (fanout=3)        0.041   N107
    SLICE_X40Y64.X       Tilo                  0.608   N121
                                                       u0/u1/sAddr_x_10_mux00062_SW0
    SLICE_X40Y66.G1      net (fanout=1)        0.531   N121
    SLICE_X40Y66.Y       Tilo                  0.608   u0/u1/cmd_r<1>
                                                       u0/u1/cmd_x<0>21
    SLICE_X40Y66.F1      net (fanout=1)        0.953   u0/u1/cmd_x<0>21/O
    SLICE_X40Y66.CLK     Tfck                  0.690   u0/u1/cmd_r<1>
                                                       u0/u1/cmd_x<0>36
                                                       u0/u1/cmd_r_1
    -------------------------------------------------  ---------------------------
    Total                                      9.822ns (4.890ns logic, 4.932ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/u1/nopCntr_r_9 (FF)
  Destination:          u0/u1/cmd_r_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.461ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1x rising at 0.000ns
  Destination Clock:    clk1x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u0/u1/nopCntr_r_9 to u0/u1/cmd_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y60.XQ      Tcko                  0.720   u0/u1/nopCntr_r<9>
                                                       u0/u1/nopCntr_r_9
    SLICE_X62Y60.G4      net (fanout=2)        1.047   u0/u1/nopCntr_r<9>
    SLICE_X62Y60.COUT    Topcyg                1.096   u0/u1/nopCntr_x_and0000_wg_cy<1>
                                                       u0/u1/nopCntr_x_and0000_wg_lut<1>
                                                       u0/u1/nopCntr_x_and0000_wg_cy<1>
    SLICE_X62Y61.CIN     net (fanout=1)        0.000   u0/u1/nopCntr_x_and0000_wg_cy<1>
    SLICE_X62Y61.COUT    Tbyp                  0.120   u0/u1/nopCntr_x_and0000_wg_cy<3>
                                                       u0/u1/nopCntr_x_and0000_wg_cy<2>
                                                       u0/u1/nopCntr_x_and0000_wg_cy<3>
    SLICE_X62Y62.CIN     net (fanout=1)        0.000   u0/u1/nopCntr_x_and0000_wg_cy<3>
    SLICE_X62Y62.XB      Tcinxb                0.440   u0/u1/nopCntr_x_and0000
                                                       u0/u1/nopCntr_x_and0000_wg_cy<4>
    SLICE_X40Y64.G2      net (fanout=24)       1.999   u0/u1/nopCntr_x_and0000
    SLICE_X40Y64.Y       Tilo                  0.608   N121
                                                       u0/u1/activeFlag_r_mux00001_SW2
    SLICE_X40Y64.F4      net (fanout=3)        0.041   N107
    SLICE_X40Y64.X       Tilo                  0.608   N121
                                                       u0/u1/sAddr_x_10_mux00062_SW0
    SLICE_X40Y66.G1      net (fanout=1)        0.531   N121
    SLICE_X40Y66.Y       Tilo                  0.608   u0/u1/cmd_r<1>
                                                       u0/u1/cmd_x<0>21
    SLICE_X40Y66.F1      net (fanout=1)        0.953   u0/u1/cmd_x<0>21/O
    SLICE_X40Y66.CLK     Tfck                  0.690   u0/u1/cmd_r<1>
                                                       u0/u1/cmd_x<0>36
                                                       u0/u1/cmd_r_1
    -------------------------------------------------  ---------------------------
    Total                                      9.461ns (4.890ns logic, 4.571ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/u1/nopCntr_r_17 (FF)
  Destination:          u0/u1/cmd_r_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.371ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1x rising at 0.000ns
  Destination Clock:    clk1x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u0/u1/nopCntr_r_17 to u0/u1/cmd_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y64.XQ      Tcko                  0.720   u0/u1/nopCntr_r<17>
                                                       u0/u1/nopCntr_r_17
    SLICE_X62Y61.G4      net (fanout=2)        1.077   u0/u1/nopCntr_r<17>
    SLICE_X62Y61.COUT    Topcyg                1.096   u0/u1/nopCntr_x_and0000_wg_cy<3>
                                                       u0/u1/nopCntr_x_and0000_wg_lut<3>
                                                       u0/u1/nopCntr_x_and0000_wg_cy<3>
    SLICE_X62Y62.CIN     net (fanout=1)        0.000   u0/u1/nopCntr_x_and0000_wg_cy<3>
    SLICE_X62Y62.XB      Tcinxb                0.440   u0/u1/nopCntr_x_and0000
                                                       u0/u1/nopCntr_x_and0000_wg_cy<4>
    SLICE_X40Y64.G2      net (fanout=24)       1.999   u0/u1/nopCntr_x_and0000
    SLICE_X40Y64.Y       Tilo                  0.608   N121
                                                       u0/u1/activeFlag_r_mux00001_SW2
    SLICE_X40Y64.F4      net (fanout=3)        0.041   N107
    SLICE_X40Y64.X       Tilo                  0.608   N121
                                                       u0/u1/sAddr_x_10_mux00062_SW0
    SLICE_X40Y66.G1      net (fanout=1)        0.531   N121
    SLICE_X40Y66.Y       Tilo                  0.608   u0/u1/cmd_r<1>
                                                       u0/u1/cmd_x<0>21
    SLICE_X40Y66.F1      net (fanout=1)        0.953   u0/u1/cmd_x<0>21/O
    SLICE_X40Y66.CLK     Tfck                  0.690   u0/u1/cmd_r<1>
                                                       u0/u1/cmd_x<0>36
                                                       u0/u1/cmd_r_1
    -------------------------------------------------  ---------------------------
    Total                                      9.371ns (4.770ns logic, 4.601ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Paths for end point u0/u1/rfshCntr_r_8 (SLICE_X49Y65.F2), 87 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/u1/activeRow_r_1 (FF)
  Destination:          u0/u1/rfshCntr_r_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.492ns (Levels of Logic = 10)
  Clock Path Skew:      -0.042ns (0.594 - 0.636)
  Source Clock:         clk1x rising at 0.000ns
  Destination Clock:    clk1x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u0/u1/activeRow_r_1 to u0/u1/rfshCntr_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y60.XQ      Tcko                  0.720   u0/u1/activeRow_r<1>
                                                       u0/u1/activeRow_r_1
    SLICE_X31Y60.F1      net (fanout=1)        0.564   u0/u1/activeRow_r<1>
    SLICE_X31Y60.COUT    Topcyf                1.027   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<1>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_lut<0>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<0>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<1>
    SLICE_X31Y61.CIN     net (fanout=1)        0.000   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<1>
    SLICE_X31Y61.COUT    Tbyp                  0.128   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<3>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<2>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<3>
    SLICE_X31Y62.CIN     net (fanout=1)        0.000   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<3>
    SLICE_X31Y62.COUT    Tbyp                  0.128   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<5>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<4>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<5>
    SLICE_X31Y63.CIN     net (fanout=1)        0.000   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<5>
    SLICE_X31Y63.XB      Tcinxb                0.320   u0/u1/sAddr_r<12>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<6>
    SLICE_X33Y62.F4      net (fanout=1)        0.393   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<6>
    SLICE_X33Y62.X       Tilo                  0.551   u0/u1/doActivate
                                                       u0/u1/doActivate_or0000
    SLICE_X41Y63.G3      net (fanout=5)        0.823   u0/u1/doActivate
    SLICE_X41Y63.Y       Tilo                  0.551   u0/u1/opBegun_r
                                                       u0/u1/opBegun_x
    SLICE_X41Y62.F4      net (fanout=1)        0.015   earlyOpBegun
    SLICE_X41Y62.X       Tilo                  0.551   readerState<0>
                                                       rd_from_ram1
    SLICE_X44Y64.G3      net (fanout=29)       0.765   rd_from_ram
    SLICE_X44Y64.Y       Tilo                  0.608   u0/u1/N0
                                                       u0/u1/rfshCntr_x_or00011
    SLICE_X44Y64.F4      net (fanout=9)        0.070   u0/u1/rfshCntr_x_or0001
    SLICE_X44Y64.X       Tilo                  0.608   u0/u1/N0
                                                       u0/u1/rfshCntr_x<10>1
    SLICE_X49Y65.F2      net (fanout=11)       1.037   u0/u1/N0
    SLICE_X49Y65.CLK     Tfck                  0.633   u0/u1/rfshCntr_r<8>
                                                       u0/u1/rfshCntr_x<8>
                                                       u0/u1/rfshCntr_r_8
    -------------------------------------------------  ---------------------------
    Total                                      9.492ns (5.825ns logic, 3.667ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/u1/activeRow_r_3 (FF)
  Destination:          u0/u1/rfshCntr_r_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.455ns (Levels of Logic = 10)
  Clock Path Skew:      -0.042ns (0.594 - 0.636)
  Source Clock:         clk1x rising at 0.000ns
  Destination Clock:    clk1x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u0/u1/activeRow_r_3 to u0/u1/rfshCntr_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y61.XQ      Tcko                  0.720   u0/u1/activeRow_r<3>
                                                       u0/u1/activeRow_r_3
    SLICE_X31Y60.G2      net (fanout=1)        0.515   u0/u1/activeRow_r<3>
    SLICE_X31Y60.COUT    Topcyg                1.039   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<1>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_lut<1>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<1>
    SLICE_X31Y61.CIN     net (fanout=1)        0.000   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<1>
    SLICE_X31Y61.COUT    Tbyp                  0.128   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<3>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<2>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<3>
    SLICE_X31Y62.CIN     net (fanout=1)        0.000   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<3>
    SLICE_X31Y62.COUT    Tbyp                  0.128   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<5>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<4>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<5>
    SLICE_X31Y63.CIN     net (fanout=1)        0.000   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<5>
    SLICE_X31Y63.XB      Tcinxb                0.320   u0/u1/sAddr_r<12>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<6>
    SLICE_X33Y62.F4      net (fanout=1)        0.393   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<6>
    SLICE_X33Y62.X       Tilo                  0.551   u0/u1/doActivate
                                                       u0/u1/doActivate_or0000
    SLICE_X41Y63.G3      net (fanout=5)        0.823   u0/u1/doActivate
    SLICE_X41Y63.Y       Tilo                  0.551   u0/u1/opBegun_r
                                                       u0/u1/opBegun_x
    SLICE_X41Y62.F4      net (fanout=1)        0.015   earlyOpBegun
    SLICE_X41Y62.X       Tilo                  0.551   readerState<0>
                                                       rd_from_ram1
    SLICE_X44Y64.G3      net (fanout=29)       0.765   rd_from_ram
    SLICE_X44Y64.Y       Tilo                  0.608   u0/u1/N0
                                                       u0/u1/rfshCntr_x_or00011
    SLICE_X44Y64.F4      net (fanout=9)        0.070   u0/u1/rfshCntr_x_or0001
    SLICE_X44Y64.X       Tilo                  0.608   u0/u1/N0
                                                       u0/u1/rfshCntr_x<10>1
    SLICE_X49Y65.F2      net (fanout=11)       1.037   u0/u1/N0
    SLICE_X49Y65.CLK     Tfck                  0.633   u0/u1/rfshCntr_r<8>
                                                       u0/u1/rfshCntr_x<8>
                                                       u0/u1/rfshCntr_r_8
    -------------------------------------------------  ---------------------------
    Total                                      9.455ns (5.837ns logic, 3.618ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/u1/activeRow_r_5 (FF)
  Destination:          u0/u1/rfshCntr_r_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.393ns (Levels of Logic = 9)
  Clock Path Skew:      -0.045ns (0.594 - 0.639)
  Source Clock:         clk1x rising at 0.000ns
  Destination Clock:    clk1x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u0/u1/activeRow_r_5 to u0/u1/rfshCntr_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y60.XQ      Tcko                  0.720   u0/u1/activeRow_r<5>
                                                       u0/u1/activeRow_r_5
    SLICE_X31Y61.F2      net (fanout=1)        0.593   u0/u1/activeRow_r<5>
    SLICE_X31Y61.COUT    Topcyf                1.027   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<3>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_lut<2>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<2>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<3>
    SLICE_X31Y62.CIN     net (fanout=1)        0.000   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<3>
    SLICE_X31Y62.COUT    Tbyp                  0.128   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<5>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<4>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<5>
    SLICE_X31Y63.CIN     net (fanout=1)        0.000   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<5>
    SLICE_X31Y63.XB      Tcinxb                0.320   u0/u1/sAddr_r<12>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<6>
    SLICE_X33Y62.F4      net (fanout=1)        0.393   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<6>
    SLICE_X33Y62.X       Tilo                  0.551   u0/u1/doActivate
                                                       u0/u1/doActivate_or0000
    SLICE_X41Y63.G3      net (fanout=5)        0.823   u0/u1/doActivate
    SLICE_X41Y63.Y       Tilo                  0.551   u0/u1/opBegun_r
                                                       u0/u1/opBegun_x
    SLICE_X41Y62.F4      net (fanout=1)        0.015   earlyOpBegun
    SLICE_X41Y62.X       Tilo                  0.551   readerState<0>
                                                       rd_from_ram1
    SLICE_X44Y64.G3      net (fanout=29)       0.765   rd_from_ram
    SLICE_X44Y64.Y       Tilo                  0.608   u0/u1/N0
                                                       u0/u1/rfshCntr_x_or00011
    SLICE_X44Y64.F4      net (fanout=9)        0.070   u0/u1/rfshCntr_x_or0001
    SLICE_X44Y64.X       Tilo                  0.608   u0/u1/N0
                                                       u0/u1/rfshCntr_x<10>1
    SLICE_X49Y65.F2      net (fanout=11)       1.037   u0/u1/N0
    SLICE_X49Y65.CLK     Tfck                  0.633   u0/u1/rfshCntr_r<8>
                                                       u0/u1/rfshCntr_x<8>
                                                       u0/u1/rfshCntr_r_8
    -------------------------------------------------  ---------------------------
    Total                                      9.393ns (5.697ns logic, 3.696ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point u0/u1/rfshCntr_r_11 (SLICE_X47Y65.F3), 87 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/u1/activeRow_r_1 (FF)
  Destination:          u0/u1/rfshCntr_r_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.297ns (Levels of Logic = 10)
  Clock Path Skew:      -0.036ns (0.600 - 0.636)
  Source Clock:         clk1x rising at 0.000ns
  Destination Clock:    clk1x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u0/u1/activeRow_r_1 to u0/u1/rfshCntr_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y60.XQ      Tcko                  0.720   u0/u1/activeRow_r<1>
                                                       u0/u1/activeRow_r_1
    SLICE_X31Y60.F1      net (fanout=1)        0.564   u0/u1/activeRow_r<1>
    SLICE_X31Y60.COUT    Topcyf                1.027   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<1>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_lut<0>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<0>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<1>
    SLICE_X31Y61.CIN     net (fanout=1)        0.000   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<1>
    SLICE_X31Y61.COUT    Tbyp                  0.128   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<3>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<2>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<3>
    SLICE_X31Y62.CIN     net (fanout=1)        0.000   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<3>
    SLICE_X31Y62.COUT    Tbyp                  0.128   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<5>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<4>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<5>
    SLICE_X31Y63.CIN     net (fanout=1)        0.000   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<5>
    SLICE_X31Y63.XB      Tcinxb                0.320   u0/u1/sAddr_r<12>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<6>
    SLICE_X33Y62.F4      net (fanout=1)        0.393   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<6>
    SLICE_X33Y62.X       Tilo                  0.551   u0/u1/doActivate
                                                       u0/u1/doActivate_or0000
    SLICE_X41Y63.G3      net (fanout=5)        0.823   u0/u1/doActivate
    SLICE_X41Y63.Y       Tilo                  0.551   u0/u1/opBegun_r
                                                       u0/u1/opBegun_x
    SLICE_X41Y62.F4      net (fanout=1)        0.015   earlyOpBegun
    SLICE_X41Y62.X       Tilo                  0.551   readerState<0>
                                                       rd_from_ram1
    SLICE_X44Y64.G3      net (fanout=29)       0.765   rd_from_ram
    SLICE_X44Y64.Y       Tilo                  0.608   u0/u1/N0
                                                       u0/u1/rfshCntr_x_or00011
    SLICE_X44Y64.F4      net (fanout=9)        0.070   u0/u1/rfshCntr_x_or0001
    SLICE_X44Y64.X       Tilo                  0.608   u0/u1/N0
                                                       u0/u1/rfshCntr_x<10>1
    SLICE_X47Y65.F3      net (fanout=11)       0.842   u0/u1/N0
    SLICE_X47Y65.CLK     Tfck                  0.633   u0/u1/rfshCntr_r<11>
                                                       u0/u1/rfshCntr_x<11>
                                                       u0/u1/rfshCntr_r_11
    -------------------------------------------------  ---------------------------
    Total                                      9.297ns (5.825ns logic, 3.472ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/u1/activeRow_r_3 (FF)
  Destination:          u0/u1/rfshCntr_r_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.260ns (Levels of Logic = 10)
  Clock Path Skew:      -0.036ns (0.600 - 0.636)
  Source Clock:         clk1x rising at 0.000ns
  Destination Clock:    clk1x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u0/u1/activeRow_r_3 to u0/u1/rfshCntr_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y61.XQ      Tcko                  0.720   u0/u1/activeRow_r<3>
                                                       u0/u1/activeRow_r_3
    SLICE_X31Y60.G2      net (fanout=1)        0.515   u0/u1/activeRow_r<3>
    SLICE_X31Y60.COUT    Topcyg                1.039   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<1>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_lut<1>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<1>
    SLICE_X31Y61.CIN     net (fanout=1)        0.000   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<1>
    SLICE_X31Y61.COUT    Tbyp                  0.128   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<3>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<2>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<3>
    SLICE_X31Y62.CIN     net (fanout=1)        0.000   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<3>
    SLICE_X31Y62.COUT    Tbyp                  0.128   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<5>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<4>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<5>
    SLICE_X31Y63.CIN     net (fanout=1)        0.000   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<5>
    SLICE_X31Y63.XB      Tcinxb                0.320   u0/u1/sAddr_r<12>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<6>
    SLICE_X33Y62.F4      net (fanout=1)        0.393   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<6>
    SLICE_X33Y62.X       Tilo                  0.551   u0/u1/doActivate
                                                       u0/u1/doActivate_or0000
    SLICE_X41Y63.G3      net (fanout=5)        0.823   u0/u1/doActivate
    SLICE_X41Y63.Y       Tilo                  0.551   u0/u1/opBegun_r
                                                       u0/u1/opBegun_x
    SLICE_X41Y62.F4      net (fanout=1)        0.015   earlyOpBegun
    SLICE_X41Y62.X       Tilo                  0.551   readerState<0>
                                                       rd_from_ram1
    SLICE_X44Y64.G3      net (fanout=29)       0.765   rd_from_ram
    SLICE_X44Y64.Y       Tilo                  0.608   u0/u1/N0
                                                       u0/u1/rfshCntr_x_or00011
    SLICE_X44Y64.F4      net (fanout=9)        0.070   u0/u1/rfshCntr_x_or0001
    SLICE_X44Y64.X       Tilo                  0.608   u0/u1/N0
                                                       u0/u1/rfshCntr_x<10>1
    SLICE_X47Y65.F3      net (fanout=11)       0.842   u0/u1/N0
    SLICE_X47Y65.CLK     Tfck                  0.633   u0/u1/rfshCntr_r<11>
                                                       u0/u1/rfshCntr_x<11>
                                                       u0/u1/rfshCntr_r_11
    -------------------------------------------------  ---------------------------
    Total                                      9.260ns (5.837ns logic, 3.423ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/u1/activeRow_r_5 (FF)
  Destination:          u0/u1/rfshCntr_r_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.198ns (Levels of Logic = 9)
  Clock Path Skew:      -0.039ns (0.600 - 0.639)
  Source Clock:         clk1x rising at 0.000ns
  Destination Clock:    clk1x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u0/u1/activeRow_r_5 to u0/u1/rfshCntr_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y60.XQ      Tcko                  0.720   u0/u1/activeRow_r<5>
                                                       u0/u1/activeRow_r_5
    SLICE_X31Y61.F2      net (fanout=1)        0.593   u0/u1/activeRow_r<5>
    SLICE_X31Y61.COUT    Topcyf                1.027   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<3>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_lut<2>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<2>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<3>
    SLICE_X31Y62.CIN     net (fanout=1)        0.000   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<3>
    SLICE_X31Y62.COUT    Tbyp                  0.128   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<5>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<4>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<5>
    SLICE_X31Y63.CIN     net (fanout=1)        0.000   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<5>
    SLICE_X31Y63.XB      Tcinxb                0.320   u0/u1/sAddr_r<12>
                                                       u0/u1/Mcompar_doActivate_cmp_ne0000_cy<6>
    SLICE_X33Y62.F4      net (fanout=1)        0.393   u0/u1/Mcompar_doActivate_cmp_ne0000_cy<6>
    SLICE_X33Y62.X       Tilo                  0.551   u0/u1/doActivate
                                                       u0/u1/doActivate_or0000
    SLICE_X41Y63.G3      net (fanout=5)        0.823   u0/u1/doActivate
    SLICE_X41Y63.Y       Tilo                  0.551   u0/u1/opBegun_r
                                                       u0/u1/opBegun_x
    SLICE_X41Y62.F4      net (fanout=1)        0.015   earlyOpBegun
    SLICE_X41Y62.X       Tilo                  0.551   readerState<0>
                                                       rd_from_ram1
    SLICE_X44Y64.G3      net (fanout=29)       0.765   rd_from_ram
    SLICE_X44Y64.Y       Tilo                  0.608   u0/u1/N0
                                                       u0/u1/rfshCntr_x_or00011
    SLICE_X44Y64.F4      net (fanout=9)        0.070   u0/u1/rfshCntr_x_or0001
    SLICE_X44Y64.X       Tilo                  0.608   u0/u1/N0
                                                       u0/u1/rfshCntr_x<10>1
    SLICE_X47Y65.F3      net (fanout=11)       0.842   u0/u1/N0
    SLICE_X47Y65.CLK     Tfck                  0.633   u0/u1/rfshCntr_r<11>
                                                       u0/u1/rfshCntr_x<11>
                                                       u0/u1/rfshCntr_r_11
    -------------------------------------------------  ---------------------------
    Total                                      9.198ns (5.697ns logic, 3.501ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u0_int_clk1x = PERIOD TIMEGRP "u0_int_clk1x" TS_clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0/u1/rdPipeline_r_2 (SLICE_X43Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/u1/rdPipeline_r_3 (FF)
  Destination:          u0/u1/rdPipeline_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1x rising at 10.000ns
  Destination Clock:    clk1x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u0/u1/rdPipeline_r_3 to u0/u1/rdPipeline_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y67.YQ      Tcko                  0.576   u0/u1/rdPipeline_r<3>
                                                       u0/u1/rdPipeline_r_3
    SLICE_X43Y66.BX      net (fanout=2)        0.563   u0/u1/rdPipeline_r<3>
    SLICE_X43Y66.CLK     Tckdi       (-Th)     0.283   u0/u1/rdPipeline_r<2>
                                                       u0/u1/rdPipeline_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.293ns logic, 0.563ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point u0/u1/rdPipeline_r_1 (SLICE_X43Y66.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.924ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/u1/rdPipeline_r_2 (FF)
  Destination:          u0/u1/rdPipeline_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1x rising at 10.000ns
  Destination Clock:    clk1x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u0/u1/rdPipeline_r_2 to u0/u1/rdPipeline_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y66.XQ      Tcko                  0.576   u0/u1/rdPipeline_r<2>
                                                       u0/u1/rdPipeline_r_2
    SLICE_X43Y66.BY      net (fanout=2)        0.585   u0/u1/rdPipeline_r<2>
    SLICE_X43Y66.CLK     Tckdi       (-Th)     0.237   u0/u1/rdPipeline_r<2>
                                                       u0/u1/rdPipeline_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.339ns logic, 0.585ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point u0/u1/refTimer_r_9 (SLICE_X49Y56.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.942ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/u1/refTimer_r_8 (FF)
  Destination:          u0/u1/refTimer_r_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1x rising at 10.000ns
  Destination Clock:    clk1x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u0/u1/refTimer_r_8 to u0/u1/refTimer_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y56.YQ      Tcko                  0.576   u0/u1/refTimer_r<9>
                                                       u0/u1/refTimer_r_8
    SLICE_X49Y56.F4      net (fanout=4)        0.305   u0/u1/refTimer_r<8>
    SLICE_X49Y56.CLK     Tckf        (-Th)    -0.061   u0/u1/refTimer_r<9>
                                                       u0/u1/refTimer_x<9>1
                                                       u0/u1/refTimer_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.637ns logic, 0.305ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u0_int_clk1x = PERIOD TIMEGRP "u0_int_clk1x" TS_clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: u0/u1/sAddr_r<12>/SR
  Logical resource: u0/u1/sAddr_r_12/SR
  Location pin: SLICE_X31Y63.SR
  Clock network: rst_n_IBUF
--------------------------------------------------------------------------------
Slack: 8.274ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.863ns (Trpw)
  Physical resource: u0/u1/sAddr_r<12>/SR
  Logical resource: u0/u1/sAddr_r_12/SR
  Location pin: SLICE_X31Y63.SR
  Clock network: rst_n_IBUF
--------------------------------------------------------------------------------
Slack: 8.274ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.863ns (Trpw)
  Physical resource: u0/u1/cmd_r<4>/SR
  Logical resource: u0/u1/cmd_r_4/SR
  Location pin: SLICE_X42Y66.SR
  Clock network: rst_n_IBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      5.987ns|      9.865ns|            0|            0|            0|         7378|
| TS_u0_int_clk1x               |     10.000ns|      9.865ns|          N/A|            0|            0|         7378|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.865|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7378 paths, 0 nets, and 827 connections

Design statistics:
   Minimum period:   9.865ns{1}   (Maximum frequency: 101.368MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 06 00:13:24 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



