
---------- Begin Simulation Statistics ----------
final_tick                               1204877645500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60778                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702372                       # Number of bytes of host memory used
host_op_rate                                    60956                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23636.95                       # Real time elapsed on the host
host_tick_rate                               50974319                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436609849                       # Number of instructions simulated
sim_ops                                    1440813615                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.204878                       # Number of seconds simulated
sim_ticks                                1204877645500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.016276                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              183518413                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           213353126                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17643279                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        282766549                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          27880403                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       28842240                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          961837                       # Number of indirect misses.
system.cpu0.branchPred.lookups              363938956                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187854                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100292                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10877532                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547142                       # Number of branches committed
system.cpu0.commit.bw_lim_events             43187029                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309798                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      121741776                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316562210                       # Number of instructions committed
system.cpu0.commit.committedOps            1318665798                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2228841927                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.591637                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.407496                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1625910712     72.95%     72.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    347657587     15.60%     88.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     83914332      3.76%     92.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     81925790      3.68%     95.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     30791030      1.38%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6908594      0.31%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5629116      0.25%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2917737      0.13%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     43187029      1.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2228841927                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143451                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273933956                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171294                       # Number of loads committed
system.cpu0.commit.membars                    4203752                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203758      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742072084     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833032      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271578     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185461     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318665798                       # Class of committed instruction
system.cpu0.commit.refs                     558457067                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316562210                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318665798                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.825023                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.825023                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            461048948                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6816926                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           179338950                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1471142830                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               771799999                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                999977998                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10887836                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             19749258                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8064365                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  363938956                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                254530361                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1480944896                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              6428994                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          138                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1516939290                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          114                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               35307204                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.151467                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         753180364                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         211398816                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.631333                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2251779146                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.674597                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.917389                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1193035367     52.98%     52.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               775850426     34.45%     87.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               142810122      6.34%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               114967351      5.11%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                19758326      0.88%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2719034      0.12%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  532868      0.02%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     421      0.00%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2105231      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2251779146                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      150976883                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            11007238                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               345438248                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.595181                       # Inst execution rate
system.cpu0.iew.exec_refs                   626771645                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 171041454                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              373695937                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            452830267                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106225                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8634199                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           172389325                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1440336587                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            455730191                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6606363                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1430075286                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1705687                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8471623                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10887836                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12778189                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       236721                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        28574931                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        62973                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9115                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8450795                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     47658973                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     19103552                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9115                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       753541                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10253697                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                663926187                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1418217980                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837150                       # average fanout of values written-back
system.cpu0.iew.wb_producers                555805729                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.590246                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1418332124                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1753329406                       # number of integer regfile reads
system.cpu0.int_regfile_writes              913422580                       # number of integer regfile writes
system.cpu0.ipc                              0.547938                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.547938                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205645      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            790420970     55.02%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848468      0.82%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100483      0.15%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           458991185     31.95%     88.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          169114847     11.77%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1436681649                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3100806                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002158                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 601384     19.39%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2027449     65.38%     84.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               471969     15.22%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1435576755                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5128475465                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1418217929                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1562016019                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1434026453                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1436681649                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310134                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      121670786                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           232321                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           336                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     22351466                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2251779146                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.638021                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.879909                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1263066393     56.09%     56.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          666249188     29.59%     85.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          223986001      9.95%     95.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           78317032      3.48%     99.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16415815      0.73%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1534565      0.07%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1577324      0.07%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             353290      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             279538      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2251779146                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.597931                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19042059                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3636147                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           452830267                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          172389325                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1901                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2402756029                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6999263                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              401804183                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845206475                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14496650                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               785688576                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15931051                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                23911                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1793466800                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1461361592                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          948362015                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                992440153                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              29455244                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10887836                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             60801773                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               103155536                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1793466756                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        156625                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5834                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32910225                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5821                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3626038266                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2903782341                       # The number of ROB writes
system.cpu0.timesIdled                       23338527                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1868                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.662647                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20652818                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23831280                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2778330                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30381640                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1085796                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1100739                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14943                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34997918                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48176                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099997                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1978389                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28115829                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3699780                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300677                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15921462                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120047639                       # Number of instructions committed
system.cpu1.commit.committedOps             122147817                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    474403344                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.257477                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.010347                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    423907726     89.36%     89.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25489504      5.37%     94.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9076637      1.91%     96.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6889162      1.45%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1745402      0.37%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       928301      0.20%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2051624      0.43%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       615208      0.13%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3699780      0.78%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    474403344                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797499                       # Number of function calls committed.
system.cpu1.commit.int_insts                116585243                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30173089                       # Number of loads committed
system.cpu1.commit.membars                    4200116                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200116      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76655885     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32273086     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018586      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122147817                       # Class of committed instruction
system.cpu1.commit.refs                      41291684                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120047639                       # Number of Instructions Simulated
system.cpu1.committedOps                    122147817                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.987193                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.987193                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            377940684                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               846380                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19623795                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             144737316                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26480834                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66492717                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1979914                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2115473                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4857611                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   34997918                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 25261472                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    447006816                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               480542                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     150429826                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5559710                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.073118                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          27965080                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21738614                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.314277                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         477751760                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.319268                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.733783                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               378947486     79.32%     79.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63404131     13.27%     92.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20417374      4.27%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12631243      2.64%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1673426      0.35%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  364563      0.08%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  313304      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      14      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     219      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           477751760                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         901295                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2073799                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30371233                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.277939                       # Inst execution rate
system.cpu1.iew.exec_refs                    45528365                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11538962                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              311866221                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34555372                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100706                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2050097                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12000276                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          138028144                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33989403                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1983287                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133036476                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1501894                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6959102                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1979914                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11027360                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        97911                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1145319                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        49601                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1999                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        14105                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4382283                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       881681                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1999                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       539504                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1534295                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 78479632                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131481235                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.824559                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64711076                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.274690                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131555421                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               168682874                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88568152                       # number of integer regfile writes
system.cpu1.ipc                              0.250803                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.250803                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200227      3.11%      3.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84708423     62.74%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36585234     27.10%     92.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9525729      7.06%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135019763                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2851864                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021122                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 589451     20.67%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1834614     64.33%     85.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               427795     15.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133671384                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         750852600                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131481223                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        153910004                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 131727208                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135019763                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300936                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15880326                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           209478                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           259                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6997312                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    477751760                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.282615                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.765505                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          394129705     82.50%     82.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           54667208     11.44%     93.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           16946818      3.55%     97.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5929132      1.24%     98.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3790603      0.79%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             880790      0.18%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             938457      0.20%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             277957      0.06%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             191090      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      477751760                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.282083                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13758981                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1451410                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34555372                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12000276                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    111                       # number of misc regfile reads
system.cpu1.numCycles                       478653055                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1931086289                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              338195686                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81677642                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14482297                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30040902                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4331316                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                39641                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            181355336                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             142468313                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           95946384                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66280151                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21498218                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1979914                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             41229216                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14268742                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       181355324                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25891                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               659                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29496651                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           659                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   608772505                       # The number of ROB reads
system.cpu1.rob.rob_writes                  279495074                       # The number of ROB writes
system.cpu1.timesIdled                          75301                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4890200                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                27767                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5046148                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              14489224                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8825324                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17583818                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       320930                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        69316                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     61750780                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5380346                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    123500896                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5449662                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1204877645500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5568899                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3850836                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4907511                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              338                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            269                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3255821                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3255808                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5568899                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           144                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26408525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26408525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    811234752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               811234752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              563                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8825471                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8825471    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8825471                       # Request fanout histogram
system.membus.respLayer1.occupancy        46470370284                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         35241828894                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1204877645500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1204877645500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1204877645500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1204877645500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1204877645500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1204877645500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1204877645500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1204877645500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1204877645500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1204877645500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    437454437.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   671896370.160099                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        99000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1793730000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1201378010000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3499635500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1204877645500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    224894428                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       224894428                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    224894428                       # number of overall hits
system.cpu0.icache.overall_hits::total      224894428                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29635933                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29635933                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29635933                       # number of overall misses
system.cpu0.icache.overall_misses::total     29635933                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 380606267492                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 380606267492                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 380606267492                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 380606267492                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    254530361                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    254530361                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    254530361                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    254530361                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.116434                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.116434                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.116434                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.116434                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12842.729382                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12842.729382                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12842.729382                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12842.729382                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2801                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.293103                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26456542                       # number of writebacks
system.cpu0.icache.writebacks::total         26456542                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3179358                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3179358                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3179358                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3179358                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26456575                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26456575                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26456575                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26456575                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 327421453493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 327421453493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 327421453493                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 327421453493                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.103943                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.103943                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.103943                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.103943                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12375.806524                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12375.806524                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12375.806524                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12375.806524                       # average overall mshr miss latency
system.cpu0.icache.replacements              26456542                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    224894428                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      224894428                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29635933                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29635933                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 380606267492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 380606267492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    254530361                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    254530361                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.116434                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.116434                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12842.729382                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12842.729382                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3179358                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3179358                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26456575                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26456575                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 327421453493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 327421453493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.103943                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.103943                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12375.806524                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12375.806524                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1204877645500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999955                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          251349582                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26456542                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.500470                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999955                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        535517296                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       535517296                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1204877645500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    517943522                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       517943522                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    517943522                       # number of overall hits
system.cpu0.dcache.overall_hits::total      517943522                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     51265952                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      51265952                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     51265952                       # number of overall misses
system.cpu0.dcache.overall_misses::total     51265952                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1711157129219                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1711157129219                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1711157129219                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1711157129219                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    569209474                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    569209474                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    569209474                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    569209474                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.090065                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.090065                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.090065                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.090065                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33378.042589                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33378.042589                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33378.042589                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33378.042589                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     13033180                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       588439                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           279289                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6763                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.665569                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.008576                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32588822                       # number of writebacks
system.cpu0.dcache.writebacks::total         32588822                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     19585934                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     19585934                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     19585934                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     19585934                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31680018                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31680018                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31680018                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31680018                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 684972254760                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 684972254760                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 684972254760                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 684972254760                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.055656                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.055656                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.055656                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.055656                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21621.586666                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21621.586666                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21621.586666                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21621.586666                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32588822                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    378027010                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      378027010                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     40000864                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     40000864                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1108800343000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1108800343000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    418027874                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    418027874                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.095689                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.095689                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27719.409836                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27719.409836                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12165609                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12165609                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27835255                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27835255                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 532129230500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 532129230500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066587                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066587                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19117.095586                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19117.095586                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    139916512                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     139916512                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11265088                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11265088                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 602356786219                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 602356786219                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181600                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181600                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.074514                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.074514                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 53471.112362                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53471.112362                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7420325                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7420325                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3844763                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3844763                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 152843024260                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 152843024260                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025431                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025431                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 39753.561991                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39753.561991                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2189                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2189                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1748                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1748                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11639000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11639000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.443993                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.443993                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6658.466819                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6658.466819                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1734                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1734                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       958000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       958000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 68428.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68428.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       657000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       657000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3880                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3880                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037887                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037887                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4469.387755                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4469.387755                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       510000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       510000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037887                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037887                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3469.387755                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3469.387755                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1190630                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1190630                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       909662                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       909662                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92562617500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92562617500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100292                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100292                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.433112                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.433112                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101754.956786                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101754.956786                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       909662                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       909662                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91652955500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91652955500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.433112                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.433112                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100754.956786                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100754.956786                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1204877645500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999317                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          551729891                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32589446                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.929711                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999317                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1175224644                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1175224644                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1204877645500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26367579                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29429658                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               84542                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              472836                       # number of demand (read+write) hits
system.l2.demand_hits::total                 56354615                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26367579                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29429658                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              84542                       # number of overall hits
system.l2.overall_hits::.cpu1.data             472836                       # number of overall hits
system.l2.overall_hits::total                56354615                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             88996                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3158722                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3621                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2142941                       # number of demand (read+write) misses
system.l2.demand_misses::total                5394280                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            88996                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3158722                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3621                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2142941                       # number of overall misses
system.l2.overall_misses::total               5394280                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7541928000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 314222720999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    321925000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 226809323499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     548895897498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7541928000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 314222720999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    321925000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 226809323499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    548895897498                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26456575                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32588380                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           88163                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2615777                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             61748895                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26456575                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32588380                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          88163                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2615777                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            61748895                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003364                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.096928                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.041072                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.819237                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.087358                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003364                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.096928                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.041072                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.819237                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.087358                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84744.572790                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99477.801782                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88904.998619                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105840.209086                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101755.173535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84744.572790                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99477.801782                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88904.998619                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105840.209086                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101755.173535                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               4068                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        39                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     104.307692                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2950976                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3850836                       # number of writebacks
system.l2.writebacks::total                   3850836                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         188109                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          95122                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              283329                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        188109                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         95122                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             283329                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        88971                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2970613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2047819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5110951                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        88971                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2970613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2047819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3725635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8836586                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6650698000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 269853521001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    282559000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 197034183999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 473820962000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6650698000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 269853521001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    282559000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 197034183999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 328634564148                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 802455526148                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.091156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.040244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.782872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.082770                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.091156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.040244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.782872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.143105                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74751.300986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90841.022039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79638.951522                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96216.601174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92707.005409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74751.300986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90841.022039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79638.951522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96216.601174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88209.007095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90810.582973                       # average overall mshr miss latency
system.l2.replacements                       14183577                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8669302                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8669302                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8669302                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8669302                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     52763004                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         52763004                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     52763004                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     52763004                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3725635                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3725635                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 328634564148                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 328634564148                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88209.007095                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88209.007095                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 44                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       208500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       300000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.680000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7722.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5382.352941                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6818.181818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       542499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       336000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       878499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.900000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.680000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20092.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19764.705882                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19965.886364                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       142500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       181500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20357.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2693692                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           143882                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2837574                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2059923                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1431462                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3491385                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 206517466499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 154030003499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  360547469998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4753615                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1575344                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6328959                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.433338                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.908666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.551652                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100254.944723                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107603.277977                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103267.749045                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       160249                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        80227                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           240476                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1899674                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1351235                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3250909                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 174176993999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 132037875499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 306214869498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.399627                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.857740                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.513656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91687.833807                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97716.441255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94193.614616                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26367579                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         84542                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26452121                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        88996                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3621                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            92617                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7541928000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    321925000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7863853000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26456575                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        88163                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26544738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003364                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.041072                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84744.572790                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88904.998619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84907.230854                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           73                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            98                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        88971                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3548                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        92519                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6650698000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    282559000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6933257000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003363                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.040244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003485                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74751.300986                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79638.951522                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74938.736908                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26735966                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       328954                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          27064920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1098799                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       711479                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1810278                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 107705254500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  72779320000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 180484574500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27834765                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1040433                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28875198                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.039476                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.683830                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.062693                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98020.888716                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102292.998107                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99699.921504                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        27860                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        14895                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        42755                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1070939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       696584                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1767523                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  95676527002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  64996308500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 160672835502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.038475                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.669514                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.061212                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89338.913796                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93307.208463                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90902.825877                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           28                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           15                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                43                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          137                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           47                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             184                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       754000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1856000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2610000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          165                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           62                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           227                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.830303                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.758065                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.810573                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  5503.649635                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 39489.361702                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14184.782609                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           22                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           40                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          119                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          144                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2319000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       484000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2803000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.721212                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.403226                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.634361                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19487.394958                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19360                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19465.277778                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1204877645500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1204877645500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999919                       # Cycle average of tags in use
system.l2.tags.total_refs                   126611534                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14183660                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.926577                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.092155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.869145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.160235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.048969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.776463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.052951                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.501440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.044830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.174379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.027757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.250827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            50                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.781250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.218750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 999635668                       # Number of tag accesses
system.l2.tags.data_accesses                999635668                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1204877645500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5694080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     190295808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        227072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     131197888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    237366400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          564781248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5694080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       227072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5921152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    246453504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       246453504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          88970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2973372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2049967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3708850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8824707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3850836                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3850836                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4725857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        157937869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           188461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        108888972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    197004568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             468745727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4725857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       188461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4914318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      204546499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            204546499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      204546499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4725857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       157937869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          188461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       108888972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    197004568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            673292226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3730897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     88970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2837590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2034459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3708555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006095023250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229409                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229409                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18454631                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3511738                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8824707                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3850836                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8824707                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3850836                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 151585                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                119939                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            500247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            503157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            546351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            962838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            506069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            532622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            517621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            504824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            501263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            499249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           562189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           507273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           513598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           501009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           499479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           515333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            229862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            230509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            230237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           241320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           245127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233314                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 311645464232                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                43365610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            474266501732                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35932.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54682.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5332922                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1728135                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8824707                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3850836                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2846915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1865743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  924536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  785543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  691983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  400223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  305920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  258448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  189235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  126957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  94586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  75048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  50277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  27415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  14227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 178095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 209944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 227891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 235858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 239796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 242929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 245892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 249945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 257646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 252154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 248680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 240167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 239893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5342926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    148.580424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.732118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.959707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3879182     72.60%     72.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       669023     12.52%     85.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       255779      4.79%     89.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       212013      3.97%     93.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        61800      1.16%     95.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28481      0.53%     95.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18572      0.35%     95.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17055      0.32%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201021      3.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5342926                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.806276                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.869851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    315.045455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229404    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229409                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.262941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.245793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.782294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           203102     88.53%     88.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2525      1.10%     89.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16358      7.13%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5295      2.31%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1618      0.71%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              390      0.17%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               88      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229409                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              555079808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9701440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238775360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               564781248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            246453504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       460.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       198.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    468.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    204.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1204877627500                       # Total gap between requests
system.mem_ctrls.avgGap                      95055.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5694080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    181605760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       227072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    130205376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    237347520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238775360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4725857.452220445499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 150725478.788875073195                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 188460.629880613036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 108065226.777418866754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 196988898.322124272585                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 198173948.111480653286                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        88970                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2973372                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3548                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2049967                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3708850                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3850836                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2968185675                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 147841869297                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    133877272                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 112018337818                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 211304231670                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28934125838738                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33361.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49721.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37733.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54643.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56972.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7513725.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18851063700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10019570385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         29269666020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9813130200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     95111852160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     235065205860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     264723369120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       662853857445                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        550.142050                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 685418743900                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  40233440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 479225461600                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19297456500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10256833785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32656425060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9661985100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     95111852160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     379279523610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     143279733120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       689543809335                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.293637                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 368065846732                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  40233440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 796578358768                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11355329664.705883                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   56359678025.995438                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        71500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 458714511000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   239674624000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 965203021500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1204877645500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     25166690                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        25166690                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     25166690                       # number of overall hits
system.cpu1.icache.overall_hits::total       25166690                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        94782                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         94782                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        94782                       # number of overall misses
system.cpu1.icache.overall_misses::total        94782                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1560124499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1560124499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1560124499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1560124499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     25261472                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     25261472                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     25261472                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     25261472                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003752                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003752                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003752                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003752                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16460.134825                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16460.134825                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16460.134825                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16460.134825                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           44                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    14.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        88131                       # number of writebacks
system.cpu1.icache.writebacks::total            88131                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6619                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6619                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6619                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6619                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        88163                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        88163                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        88163                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        88163                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1403852000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1403852000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1403852000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1403852000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003490                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003490                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003490                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003490                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 15923.369214                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15923.369214                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 15923.369214                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15923.369214                       # average overall mshr miss latency
system.cpu1.icache.replacements                 88131                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     25166690                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       25166690                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        94782                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        94782                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1560124499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1560124499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     25261472                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     25261472                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003752                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003752                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16460.134825                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16460.134825                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6619                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6619                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        88163                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        88163                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1403852000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1403852000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003490                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003490                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 15923.369214                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15923.369214                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1204877645500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990711                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24831803                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            88131                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           281.760141                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        348212500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990711                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999710                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999710                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         50611107                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        50611107                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1204877645500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32763228                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32763228                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32763228                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32763228                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8666100                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8666100                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8666100                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8666100                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 789555232924                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 789555232924                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 789555232924                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 789555232924                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41429328                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41429328                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41429328                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41429328                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.209178                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.209178                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.209178                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.209178                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 91108.483969                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91108.483969                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 91108.483969                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91108.483969                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7086400                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       500432                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           105107                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6300                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.420819                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.433651                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2615830                       # number of writebacks
system.cpu1.dcache.writebacks::total          2615830                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6821095                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6821095                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6821095                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6821095                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1845005                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1845005                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1845005                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1845005                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 161378045666                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 161378045666                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 161378045666                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 161378045666                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044534                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044534                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044534                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044534                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87467.538389                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87467.538389                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87467.538389                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87467.538389                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2615830                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27331571                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27331571                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5079612                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5079612                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 398559791500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 398559791500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32411183                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32411183                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.156724                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.156724                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78462.644686                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78462.644686                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4038708                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4038708                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1040904                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1040904                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  78426029000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  78426029000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032116                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032116                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75344.151814                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75344.151814                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5431657                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5431657                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3586488                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3586488                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 390995441424                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 390995441424                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9018145                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9018145                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.397697                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.397697                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 109019.029598                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 109019.029598                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2782387                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2782387                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       804101                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       804101                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  82952016666                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  82952016666                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.089165                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.089165                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103161.190778                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103161.190778                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6191500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6191500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.335378                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.335378                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37753.048780                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37753.048780                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          114                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          114                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2469500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2469500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102249                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102249                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        49390                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        49390                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          124                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          124                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       695500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       695500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.275556                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.275556                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5608.870968                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5608.870968                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          124                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          124                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       572500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       572500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.275556                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.275556                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4616.935484                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4616.935484                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1328191                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1328191                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       771806                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       771806                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76316433500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76316433500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.367527                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.367527                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 98880.331975                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 98880.331975                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       771806                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       771806                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  75544627500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  75544627500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.367527                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.367527                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 97880.331975                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 97880.331975                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1204877645500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.368008                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36706730                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2616705                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.027844                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        348224000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.368008                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.949000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.949000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89677262                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89677262                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1204877645500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          55420951                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12520138                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     53080022                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10332741                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6401466                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             345                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           270                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            615                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6329770                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6329770                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26544738                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28876214                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          227                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          227                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79369691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97767241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       264457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7848686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             185250075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3386439424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4171340928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     11282816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    334822784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7903885952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20587421                       # Total snoops (count)
system.tol2bus.snoopTraffic                 246570496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         82336611                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.070944                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.259989                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               76564657     92.99%     92.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5702638      6.93%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  69316      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           82336611                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       123499776990                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48887355737                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39688381944                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3926796727                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         132352783                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1276237796000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 627730                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706500                       # Number of bytes of host memory used
host_op_rate                                   629499                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2451.24                       # Real time elapsed on the host
host_tick_rate                               29111909                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1538714983                       # Number of instructions simulated
sim_ops                                    1543049325                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.071360                       # Number of seconds simulated
sim_ticks                                 71360150500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.985278                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               27385063                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            27665794                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3254577                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         34120038                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             24432                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37047                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           12615                       # Number of indirect misses.
system.cpu0.branchPred.lookups               34247589                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6152                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2032                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3222607                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  14218994                       # Number of branches committed
system.cpu0.commit.bw_lim_events               636119                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         128493                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44093789                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            51807880                       # Number of instructions committed
system.cpu0.commit.committedOps              51869746                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    126501644                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.410032                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.004894                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     96560755     76.33%     76.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19526399     15.44%     91.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5868185      4.64%     96.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1571232      1.24%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1210173      0.96%     98.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       839082      0.66%     99.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       259666      0.21%     99.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        30033      0.02%     99.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       636119      0.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    126501644                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               41946                       # Number of function calls committed.
system.cpu0.commit.int_insts                 51752497                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10948772                       # Number of loads committed
system.cpu0.commit.membars                      92884                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        93307      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        35686088     68.80%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4331      0.01%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10950404     21.11%     90.10% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5132185      9.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         51869746                       # Class of committed instruction
system.cpu0.commit.refs                      16083211                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   51807880                       # Number of Instructions Simulated
system.cpu0.committedOps                     51869746                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.727919                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.727919                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             38983465                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                32754                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            24414266                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             106630070                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12593798                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 77709122                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3223801                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                59591                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1138302                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   34247589                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8641938                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    119932558                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                69321                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          448                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     119807566                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 153                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                6511542                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.242328                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10459558                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          27409495                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.847729                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         133648488                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.901073                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.781311                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                40185084     30.07%     30.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                71870107     53.78%     83.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17368231     13.00%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3825903      2.86%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   82354      0.06%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13702      0.01%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  231789      0.17%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16410      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   54908      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           133648488                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1835                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        7679206                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3650619                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22211478                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.590245                       # Inst execution rate
system.cpu0.iew.exec_refs                    27725187                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   8174376                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               24429528                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             19671320                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             77226                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2101741                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            10313098                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           95912465                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             19550811                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2359936                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             83417971                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 90327                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3536052                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3223801                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3805162                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        66524                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5283                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          264                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      8722548                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5178659                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           264                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1641267                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2009352                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 42317505                       # num instructions consuming a value
system.cpu0.iew.wb_count                     78482385                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.745686                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 31555590                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.555322                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      80022640                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               121759912                       # number of integer regfile reads
system.cpu0.int_regfile_writes               49602195                       # number of integer regfile writes
system.cpu0.ipc                              0.366580                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.366580                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            94287      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             57291860     66.79%     66.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5246      0.01%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1370      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                850      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            19778286     23.06%     89.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8604712     10.03%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            408      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           226      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              85777907                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2175                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4329                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2138                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2201                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     457714                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005336                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 384524     84.01%     84.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    20      0.00%     84.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    148      0.03%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 45696      9.98%     94.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                27297      5.96%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               12      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              86139159                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         305958577                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     78480247                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        139953218                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  95684161                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 85777907                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             228304                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       44042721                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           300890                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         99811                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     24425157                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    133648488                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.641817                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.923772                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           74049468     55.41%     55.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           42695119     31.95%     87.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11645273      8.71%     96.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2645621      1.98%     98.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1840993      1.38%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             277749      0.21%     99.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             377917      0.28%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              95624      0.07%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              20724      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      133648488                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.606943                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            88648                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4195                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            19671320                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           10313098                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3212                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                       141327694                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1392608                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               29235269                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             32479189                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                607902                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15866733                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1733563                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9091                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            152965485                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             102101109                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           62199075                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 74845925                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                865302                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3223801                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              3938244                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                29719890                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1865                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       152963620                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6538516                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             76966                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2726309                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         77070                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   221816944                       # The number of ROB reads
system.cpu0.rob.rob_writes                  199074133                       # The number of ROB writes
system.cpu0.timesIdled                          76400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  980                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.657471                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26321568                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            26412037                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2411958                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         29769594                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             14007                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16824                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2817                       # Number of indirect misses.
system.cpu1.branchPred.lookups               29856767                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          797                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1572                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2374202                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  14059824                       # Number of branches committed
system.cpu1.commit.bw_lim_events               982447                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         140700                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       37098445                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            50297254                       # Number of instructions committed
system.cpu1.commit.committedOps              50365964                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    116096155                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.433830                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.114214                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     88928330     76.60%     76.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17781825     15.32%     91.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4368954      3.76%     95.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1938279      1.67%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       652612      0.56%     97.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1148876      0.99%     98.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       246834      0.21%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        47998      0.04%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       982447      0.85%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    116096155                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11193                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50246725                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10816593                       # Number of loads committed
system.cpu1.commit.membars                     103230                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       103230      0.20%      0.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35220199     69.93%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10818165     21.48%     91.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4223950      8.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         50365964                       # Class of committed instruction
system.cpu1.commit.refs                      15042115                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   50297254                       # Number of Instructions Simulated
system.cpu1.committedOps                     50365964                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.457783                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.457783                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             37558484                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                38112                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23747976                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              95461362                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11850357                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 69195756                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2374743                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                89892                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1044683                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   29856767                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10366842                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    108745620                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                64661                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     106295640                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4824998                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.241521                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10865904                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          26335575                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.859860                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         122024023                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.874736                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.763040                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                38722860     31.73%     31.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63375019     51.94%     83.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17228695     14.12%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2430461      1.99%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   55694      0.05%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    8016      0.01%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  130382      0.11%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   13351      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   59545      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           122024023                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1595688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2699325                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                20779425                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.625577                       # Inst execution rate
system.cpu1.iew.exec_refs                    25024948                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6748212                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               23136004                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             18267066                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             73949                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1330093                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8027614                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           87411209                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             18276736                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1819117                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             77333650                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 95183                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3249424                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2374743                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3497732                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        70810                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             100                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      7450473                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3802092                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       969080                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1730245                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 40269957                       # num instructions consuming a value
system.cpu1.iew.wb_count                     73336312                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.736960                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 29677338                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.593241                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      74580690                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               112845294                       # number of integer regfile reads
system.cpu1.int_regfile_writes               46996989                       # number of integer regfile writes
system.cpu1.ipc                              0.406871                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.406871                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           103767      0.13%      0.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             53678120     67.82%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 390      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18467435     23.33%     91.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6902775      8.72%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              79152767                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     534775                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006756                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 473630     88.57%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     88.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 59520     11.13%     99.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1625      0.30%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              79583775                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         281143898                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     73336312                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        124456460                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  87175504                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 79152767                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             235705                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       37045245                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           279566                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         95005                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     19334488                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    122024023                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.648665                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.960672                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           68297885     55.97%     55.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           38087554     31.21%     87.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10497069      8.60%     95.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2118301      1.74%     97.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2153718      1.76%     99.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             259888      0.21%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             485654      0.40%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             103696      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              20258      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      122024023                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.640292                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           110692                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            8571                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            18267066                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8027614                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    537                       # number of misc regfile reads
system.cpu1.numCycles                       123619711                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    19006537                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               27369182                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             32020420                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                412005                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14280033                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1955586                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7493                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            137032781                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              91902934                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           57595562                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 67190582                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                327214                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2374743                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              3384702                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                25575142                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       137032781                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7424781                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             74061                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2311607                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         74243                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   202575231                       # The number of ROB reads
system.cpu1.rob.rob_writes                  180856939                       # The number of ROB writes
system.cpu1.timesIdled                          15733                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2060528                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 2633                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2087129                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3734631                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3359097                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6690452                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        38615                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        25375                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2124258                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1566352                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4248819                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1591727                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  71360150500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2965641                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       924989                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2406463                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1892                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1527                       # Transaction distribution
system.membus.trans_dist::ReadExReq            388794                       # Transaction distribution
system.membus.trans_dist::ReadExResp           388766                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2965641                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1146                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10044859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10044859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    273881344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               273881344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2814                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3359000                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3359000    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3359000                       # Request fanout histogram
system.membus.respLayer1.occupancy        17341292439                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         10967429590                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    71360150500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  71360150500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  71360150500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  71360150500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71360150500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    71360150500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  71360150500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  71360150500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  71360150500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71360150500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 94                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           47                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    14815478.723404                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   24702182.963067                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           47    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        41000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     93246500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             47                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    70663823000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    696327500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  71360150500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8565409                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8565409                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8565409                       # number of overall hits
system.cpu0.icache.overall_hits::total        8565409                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76528                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76528                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76528                       # number of overall misses
system.cpu0.icache.overall_misses::total        76528                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5732865998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5732865998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5732865998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5732865998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8641937                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8641937                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8641937                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8641937                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.008855                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008855                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.008855                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008855                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 74912.006037                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 74912.006037                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 74912.006037                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 74912.006037                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        13503                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              196                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    68.892857                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71013                       # number of writebacks
system.cpu0.icache.writebacks::total            71013                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5515                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5515                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5515                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5515                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71013                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71013                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71013                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71013                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5319870998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5319870998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5319870998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5319870998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.008217                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008217                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.008217                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008217                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74914.043879                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74914.043879                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74914.043879                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74914.043879                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71013                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8565409                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8565409                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76528                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76528                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5732865998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5732865998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8641937                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8641937                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.008855                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008855                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 74912.006037                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 74912.006037                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5515                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5515                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71013                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71013                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5319870998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5319870998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.008217                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008217                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74914.043879                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74914.043879                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  71360150500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8637842                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71045                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           121.582687                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17354887                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17354887                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  71360150500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14854297                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14854297                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14854297                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14854297                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      9448773                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9448773                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      9448773                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9448773                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 647607978780                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 647607978780                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 647607978780                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 647607978780                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24303070                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24303070                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24303070                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24303070                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.388789                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.388789                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.388789                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.388789                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68538.844015                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68538.844015                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68538.844015                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68538.844015                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3500290                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1665133                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            56017                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          21915                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.486210                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.981428                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1042455                       # number of writebacks
system.cpu0.dcache.writebacks::total          1042455                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8404265                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8404265                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8404265                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8404265                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1044508                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1044508                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1044508                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1044508                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  81982698419                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  81982698419                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  81982698419                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  81982698419                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042978                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042978                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042978                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042978                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78489.296797                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78489.296797                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78489.296797                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78489.296797                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1042455                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     12207977                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12207977                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6994859                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6994859                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 486252685500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 486252685500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     19202836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19202836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.364262                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.364262                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 69515.723691                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69515.723691                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6206619                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6206619                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       788240                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       788240                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  60431699500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  60431699500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.041048                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.041048                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 76666.623744                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 76666.623744                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2646320                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2646320                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2453914                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2453914                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 161355293280                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 161355293280                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5100234                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5100234                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.481138                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.481138                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65754.257598                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65754.257598                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2197646                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2197646                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       256268                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       256268                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  21550998919                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  21550998919                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.050246                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.050246                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84095.551996                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84095.551996                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        31818                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        31818                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          730                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          730                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     27663500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     27663500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        32548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        32548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.022428                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.022428                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 37895.205479                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 37895.205479                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          647                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          647                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           83                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           83                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1918500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1918500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002550                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23114.457831                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23114.457831                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        31262                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        31262                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          911                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          911                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9202500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9202500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        32173                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        32173                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.028316                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.028316                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10101.536773                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10101.536773                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          908                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          908                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8294500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8294500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.028222                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.028222                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9134.911894                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9134.911894                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1366                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1366                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          666                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          666                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      9415999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      9415999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2032                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2032                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.327756                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.327756                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 14138.136637                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 14138.136637                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          666                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          666                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      8749999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      8749999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.327756                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.327756                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 13138.136637                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 13138.136637                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71360150500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.969004                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           15965512                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1044171                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.290132                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.969004                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999031                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999031                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         49783785                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        49783785                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  71360150500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8299                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              266979                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2434                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              262291                       # number of demand (read+write) hits
system.l2.demand_hits::total                   540003                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8299                       # number of overall hits
system.l2.overall_hits::.cpu0.data             266979                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2434                       # number of overall hits
system.l2.overall_hits::.cpu1.data             262291                       # number of overall hits
system.l2.overall_hits::total                  540003                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             62713                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            770935                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12532                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            730281                       # number of demand (read+write) misses
system.l2.demand_misses::total                1576461                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            62713                       # number of overall misses
system.l2.overall_misses::.cpu0.data           770935                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12532                       # number of overall misses
system.l2.overall_misses::.cpu1.data           730281                       # number of overall misses
system.l2.overall_misses::total               1576461                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5114479500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  77412703000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1062218500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  73166562997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     156755963997                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5114479500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  77412703000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1062218500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  73166562997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    156755963997                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71012                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1037914                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14966                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          992572                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2116464                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71012                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1037914                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14966                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         992572                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2116464                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.883132                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.742773                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.837365                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.735746                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.744856                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.883132                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.742773                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.837365                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.735746                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.744856                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81553.736865                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100414.046580                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84760.493138                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100189.602354                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99435.358056                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81553.736865                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100414.046580                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84760.493138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100189.602354                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99435.358056                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3376                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        28                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     120.571429                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1323424                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              924989                       # number of writebacks
system.l2.writebacks::total                    924989                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             96                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          21600                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            208                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          21500                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               43404                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            96                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         21600                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           208                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         21500                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              43404                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        62617                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       749335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       708781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1533057                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        62617                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       749335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       708781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1821563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3354620                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4482211501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  68561678004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    929251006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  65134072498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 139107213009                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4482211501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  68561678004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    929251006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  65134072498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 142804715674                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 281911928683                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.881781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.721963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.823467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.714085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.724348                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.881781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.721963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.823467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.714085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.585012                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71581.383666                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91496.697744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75401.736936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91895.906490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90738.448087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71581.383666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91496.697744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75401.736936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91895.906490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78396.803006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84036.918841                       # average overall mshr miss latency
system.l2.replacements                        4920621                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       934041                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           934041                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       934041                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       934041                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1154325                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1154325                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1154325                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1154325                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1821563                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1821563                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 142804715674                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 142804715674                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78396.803006                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78396.803006                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             102                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  127                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           133                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           161                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                294                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       869000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       772000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1641000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          158                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          263                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              421                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.841772                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.612167                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.698337                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6533.834586                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4795.031056                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5581.632653                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          133                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          161                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           294                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2657500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3213500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5871000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.841772                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.612167                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.698337                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19981.203008                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19959.627329                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19969.387755                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          183                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           91                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              274                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       330000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       360000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          216                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           96                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            312                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.847222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.947917                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.878205                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1803.278689                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   329.670330                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1313.868613                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          183                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           91                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          274                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3671500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1790500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5462000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.847222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.947917                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.878205                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20062.841530                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19675.824176                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19934.306569                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            40073                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            30926                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 70999                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         211790                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         189638                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              401428                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  20629623500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  18402457999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39032081499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       251863                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       220564                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            472427                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.840894                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.859787                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.849714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97406.031918                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97039.928701                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97233.081646                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         9517                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3300                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            12817                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       202273                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       186338                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         388611                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  17825963003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  16322026500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34147989503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.803107                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.844825                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.822584                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88128.237595                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 87593.655078                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87871.906619                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8299                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2434                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              10733                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        62713                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12532                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            75245                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5114479500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1062218500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6176698000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71012                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14966                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          85978                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.883132                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.837365                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.875166                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81553.736865                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84760.493138                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82087.819789                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           96                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          208                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           304                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        62617                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12324                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        74941                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4482211501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    929251006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5411462507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.881781                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.823467                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.871630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71581.383666                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75401.736936                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72209.638342                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       226906                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       231365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            458271                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       559145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       540643                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1099788                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  56783079500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  54764104998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 111547184498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       786051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       772008                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1558059                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.711334                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.700308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.705871                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101553.406540                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101294.393894                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101426.078933                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        12083                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        18200                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        30283                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       547062                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       522443                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1069505                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  50735715001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  48812045998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  99547760999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.695962                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.676733                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.686434                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92742.166338                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93430.376133                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93078.350264                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2086                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           50                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2136                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1606                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           75                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1681                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     37282500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       279500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     37562000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3692                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          125                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3817                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.434995                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.600000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.440398                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 23214.508095                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  3726.666667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22345.032719                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          551                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          554                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1055                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           72                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1127                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     20627481                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1382000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     22009481                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.285753                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.576000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.295258                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19552.114692                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19194.444444                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19529.264419                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  71360150500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  71360150500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998417                       # Cycle average of tags in use
system.l2.tags.total_refs                     5985372                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4923356                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.215710                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.446136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.699777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.325989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.241552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.050492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    45.234471                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.178846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.010934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.051969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.047664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.706789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999975                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38598332                       # Number of tag accesses
system.l2.tags.data_accesses                 38598332                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  71360150500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4007552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      47966592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        788736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      45363392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    116555776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          214682048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4007552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       788736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4796288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59199296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59199296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          62618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         749478                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         708803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1821184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3354407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       924989                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             924989                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         56159523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        672176161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         11052891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        635696417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1633345434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3008430426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     56159523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     11052891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         67212414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      829584797                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            829584797                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      829584797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        56159523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       672176161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        11052891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       635696417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1633345434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3838015224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    923079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     62618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    744844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    706633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1821125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000119493250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54813                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54813                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6635919                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             873007                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3354407                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     924989                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3354407                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   924989                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6863                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1910                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            200824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            212299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            206439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            202684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            224678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            214208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            213721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            204250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            209453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            205834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           225110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           211728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           206930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           202572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           202856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           203958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             55827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            56697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56543                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  98289848116                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16737720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            161056298116                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29361.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48111.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2718965                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  838212                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3354407                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               924989                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  642185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  592567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  521870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  479159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  445226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  266679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  145486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   90862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   64343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   43644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  25959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  12799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   4091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  51901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  56774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  58798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  59560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  60066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  60500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  62342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  69544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  59549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  58209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  57605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       713448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    383.097027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.954477                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   384.789746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       290915     40.78%     40.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        75356     10.56%     51.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        52918      7.42%     58.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        99895     14.00%     72.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10634      1.49%     74.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7629      1.07%     75.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6191      0.87%     76.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5281      0.74%     76.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       164629     23.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       713448                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.070713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.971814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.164278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            782      1.43%      1.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         16238     29.62%     31.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          9661     17.63%     48.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          6145     11.21%     59.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          5252      9.58%     69.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          4723      8.62%     78.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         4632      8.45%     86.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         3969      7.24%     93.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143         2259      4.12%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          788      1.44%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          190      0.35%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           55      0.10%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           34      0.06%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           25      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           19      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           16      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271           16      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54813                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54813                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.840549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.767033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.674567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            40768     74.38%     74.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1507      2.75%     77.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4023      7.34%     84.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3232      5.90%     90.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2321      4.23%     94.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1428      2.61%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              851      1.55%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              434      0.79%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              129      0.24%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               53      0.10%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               29      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               17      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               11      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54813                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              214242816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  439232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59077184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               214682048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59199296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3002.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       827.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3008.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    829.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   71360078000                       # Total gap between requests
system.mem_ctrls.avgGap                      16675.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4007552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     47670016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       788736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     45224512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    116552000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59077184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 56159522.813786670566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 668020115.792777061462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 11052891.487385526299                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 633750232.911854624748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1633292519.471354007721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 827873590.317049622536                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        62618                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       749478                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12324                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       708803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1821184                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       924989                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1893537541                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  37581180123                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    418164308                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35820855771                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  85342560373                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1787496050935                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30239.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50143.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33930.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50537.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46861.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1932451.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2503526760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1330659825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11912668740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2422236600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5633175600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30669122460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1575668160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56047058145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        785.411154                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3656715504                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2382900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  65320534996                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2590491960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1376875335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11988795420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2396246220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5633175600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29099859450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2897152800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55982596785                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        784.507830                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6813478452                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2382900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62163772048                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                630                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          316                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    30222952.531646                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   53832838.752919                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          316    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        38500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    322969500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            316                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    61809697500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9550453000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  71360150500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10350966                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10350966                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10350966                       # number of overall hits
system.cpu1.icache.overall_hits::total       10350966                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15876                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15876                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15876                       # number of overall misses
system.cpu1.icache.overall_misses::total        15876                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1191522500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1191522500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1191522500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1191522500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10366842                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10366842                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10366842                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10366842                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001531                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001531                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001531                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001531                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75051.807760                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75051.807760                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75051.807760                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75051.807760                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          327                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    54.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14966                       # number of writebacks
system.cpu1.icache.writebacks::total            14966                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          910                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          910                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          910                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          910                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14966                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14966                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14966                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14966                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1113111500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1113111500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1113111500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1113111500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001444                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001444                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001444                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001444                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74376.018976                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74376.018976                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74376.018976                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74376.018976                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14966                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10350966                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10350966                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15876                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15876                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1191522500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1191522500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10366842                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10366842                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001531                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001531                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75051.807760                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75051.807760                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          910                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          910                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14966                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14966                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1113111500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1113111500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001444                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001444                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74376.018976                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74376.018976                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  71360150500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10788982                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14998                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           719.361382                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         20748650                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        20748650                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  71360150500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     12701879                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12701879                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     12701879                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12701879                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9333008                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9333008                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9333008                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9333008                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 634290283487                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 634290283487                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 634290283487                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 634290283487                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22034887                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22034887                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22034887                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22034887                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.423556                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.423556                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.423556                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.423556                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67962.042193                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67962.042193                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67962.042193                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67962.042193                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2722827                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2589254                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39391                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          37313                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.123074                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.392812                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       992076                       # number of writebacks
system.cpu1.dcache.writebacks::total           992076                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8338418                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8338418                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8338418                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8338418                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       994590                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       994590                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       994590                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       994590                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  77520227475                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  77520227475                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  77520227475                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  77520227475                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045137                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045137                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045137                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045137                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 77941.893117                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 77941.893117                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 77941.893117                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 77941.893117                       # average overall mshr miss latency
system.cpu1.dcache.replacements                992076                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10782512                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10782512                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      7063786                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7063786                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 482668123000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 482668123000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     17846298                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17846298                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.395812                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.395812                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68329.947000                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68329.947000                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6290321                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6290321                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       773465                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       773465                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  58445152500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  58445152500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.043340                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.043340                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75562.763021                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75562.763021                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1919367                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1919367                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2269222                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2269222                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 151622160487                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 151622160487                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4188589                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4188589                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.541763                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.541763                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66816.803507                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66816.803507                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2048097                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2048097                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       221125                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       221125                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  19075074975                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  19075074975                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052792                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052792                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86263.764726                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86263.764726                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        35066                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        35066                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          448                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          448                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     24880500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     24880500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        35514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        35514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.012615                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.012615                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 55536.830357                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 55536.830357                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          219                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          219                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          229                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          229                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     13335000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     13335000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006448                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006448                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 58231.441048                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58231.441048                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        34688                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        34688                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          662                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          662                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      5249500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5249500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        35350                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        35350                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.018727                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.018727                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7929.758308                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7929.758308                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          660                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          660                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      4592500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4592500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.018670                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.018670                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6958.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6958.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        46000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        46000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        43000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        43000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          903                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            903                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          669                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          669                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      6620999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      6620999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1572                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1572                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425573                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425573                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  9896.859492                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  9896.859492                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          669                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          669                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      5951999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      5951999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425573                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425573                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  8896.859492                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  8896.859492                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71360150500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.721183                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           13771183                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           994696                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.844615                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.721183                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.991287                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.991287                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45209313                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45209313                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  71360150500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1647996                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1859030                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1186469                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3995632                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3195987                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1954                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1565                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3519                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           472969                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          472969                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         85978                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1562017                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3817                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3817                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       213038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3130602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2981290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6369828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9089664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    133143616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1915648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127017472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              271166400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8123897                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59487488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10244913                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.161939                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.375058                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8611240     84.05%     84.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1608298     15.70%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  25375      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10244913                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4244927484                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1564380297                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         106582374                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1493372999                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22567263                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
