/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [16:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [3:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire [14:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  reg [4:0] celloutsig_0_22z;
  wire [14:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [13:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [5:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [7:0] celloutsig_0_39z;
  wire [8:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_41z;
  reg [9:0] celloutsig_0_42z;
  reg [5:0] celloutsig_0_43z;
  wire [4:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [9:0] celloutsig_0_48z;
  wire [4:0] celloutsig_0_4z;
  reg [3:0] celloutsig_0_51z;
  wire [4:0] celloutsig_0_52z;
  wire celloutsig_0_54z;
  reg [15:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  reg [3:0] celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_80z;
  wire [6:0] celloutsig_0_83z;
  wire celloutsig_0_87z;
  wire celloutsig_0_88z;
  reg [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_2z | celloutsig_1_2z);
  assign celloutsig_0_11z = ~(celloutsig_0_10z | celloutsig_0_3z[1]);
  assign celloutsig_0_24z = ~(celloutsig_0_10z | celloutsig_0_23z[10]);
  assign celloutsig_0_38z = ~celloutsig_0_11z;
  assign celloutsig_1_19z = ~celloutsig_1_13z;
  assign celloutsig_0_5z = celloutsig_0_3z[7] | celloutsig_0_4z[4];
  assign celloutsig_0_54z = celloutsig_0_0z[9] | celloutsig_0_16z[9];
  assign celloutsig_1_0z = in_data[102] | in_data[157];
  assign celloutsig_1_13z = celloutsig_1_8z | celloutsig_1_0z;
  assign celloutsig_0_19z = celloutsig_0_15z | celloutsig_0_18z;
  assign celloutsig_0_7z = celloutsig_0_0z[3] ^ celloutsig_0_4z[1];
  assign celloutsig_0_87z = celloutsig_0_77z[0] ^ celloutsig_0_39z[6];
  assign celloutsig_0_15z = celloutsig_0_8z[8] ^ celloutsig_0_1z;
  assign celloutsig_0_18z = celloutsig_0_9z ^ celloutsig_0_3z[8];
  assign celloutsig_0_3z = { celloutsig_0_0z[16:11], celloutsig_0_2z } + { celloutsig_0_0z[9:2], celloutsig_0_1z };
  assign celloutsig_0_36z = { celloutsig_0_17z[4:0], celloutsig_0_24z, celloutsig_0_5z } > { in_data[83:80], celloutsig_0_2z };
  assign celloutsig_0_88z = { celloutsig_0_80z[10:7], celloutsig_0_38z, celloutsig_0_87z } > celloutsig_0_83z[6:1];
  assign celloutsig_1_2z = in_data[124:119] > { in_data[130:128], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_14z = { celloutsig_0_0z[11:1], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_6z } > celloutsig_0_0z;
  assign celloutsig_0_29z = { celloutsig_0_3z[6:2], celloutsig_0_25z } > { in_data[38:29], celloutsig_0_1z };
  assign celloutsig_0_33z = { celloutsig_0_13z[3:2], celloutsig_0_29z, celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_8z } <= in_data[34:21];
  assign celloutsig_1_1z = { in_data[116:112], celloutsig_1_0z } <= { in_data[106:103], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_4z[2:1], celloutsig_0_2z } <= { in_data[5:4], celloutsig_0_2z };
  assign celloutsig_1_18z = ! { in_data[182:167], celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_31z = ! { celloutsig_0_13z[2:1], celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_10z = celloutsig_0_0z[13:9] || { in_data[56:53], celloutsig_0_6z };
  assign celloutsig_0_1z = celloutsig_0_0z[16:5] || celloutsig_0_0z[11:0];
  assign celloutsig_0_80z = celloutsig_0_52z[2] ? celloutsig_0_56z[10:0] : { celloutsig_0_41z[12:3], celloutsig_0_64z };
  assign celloutsig_0_64z = { celloutsig_0_0z[15], celloutsig_0_51z, celloutsig_0_26z } != { celloutsig_0_12z[3:1], celloutsig_0_29z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_6z = { celloutsig_0_0z[5:1], celloutsig_0_2z } != celloutsig_0_3z[8:1];
  assign celloutsig_0_26z = { celloutsig_0_16z[8:0], celloutsig_0_6z, celloutsig_0_19z } != { celloutsig_0_16z[6:3], celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_39z = - { celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_33z };
  assign celloutsig_0_4z = - in_data[74:70];
  assign celloutsig_0_48z = - { celloutsig_0_42z[0], celloutsig_0_45z, celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_36z };
  assign celloutsig_0_52z = - celloutsig_0_34z[11:7];
  assign celloutsig_0_17z = - { celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_2z = { celloutsig_0_0z[10:9], celloutsig_0_1z } | in_data[25:23];
  assign celloutsig_0_45z = | celloutsig_0_3z[5:1];
  assign celloutsig_0_16z = in_data[80:71] >> { celloutsig_0_0z[8:0], celloutsig_0_11z };
  assign celloutsig_0_13z = in_data[7:4] >> { celloutsig_0_3z[6:4], celloutsig_0_7z };
  assign celloutsig_0_28z = { celloutsig_0_22z[4:2], celloutsig_0_14z, celloutsig_0_10z } >> celloutsig_0_23z[9:5];
  assign celloutsig_0_34z = { celloutsig_0_0z[12:0], celloutsig_0_9z } <<< { in_data[13:5], celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_37z = { celloutsig_0_4z[4:1], celloutsig_0_29z, celloutsig_0_36z } <<< { celloutsig_0_17z[4:0], celloutsig_0_26z };
  assign celloutsig_0_44z = { celloutsig_0_43z[4:2], celloutsig_0_9z, celloutsig_0_15z } <<< celloutsig_0_17z[11:7];
  assign celloutsig_0_25z = { celloutsig_0_16z[5:3], celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_6z } >>> { celloutsig_0_3z[4], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_41z = { celloutsig_0_17z[13:2], celloutsig_0_5z } - celloutsig_0_34z[12:0];
  assign celloutsig_0_83z = { celloutsig_0_12z[2:0], celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_31z, celloutsig_0_54z } ^ { celloutsig_0_37z[5:4], celloutsig_0_44z };
  assign celloutsig_0_20z = { celloutsig_0_16z, celloutsig_0_10z } ^ celloutsig_0_17z[13:3];
  assign celloutsig_0_23z = { celloutsig_0_20z[7:6], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_10z } ^ { in_data[80:74], celloutsig_0_13z, celloutsig_0_12z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_0z = 17'h00000;
    else if (!clkin_data[32]) celloutsig_0_0z = in_data[83:67];
  always_latch
    if (!clkin_data[64]) celloutsig_0_42z = 10'h000;
    else if (!clkin_data[32]) celloutsig_0_42z = { celloutsig_0_36z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_43z = 6'h00;
    else if (clkin_data[32]) celloutsig_0_43z = { celloutsig_0_20z[5:1], celloutsig_0_14z };
  always_latch
    if (celloutsig_1_13z) celloutsig_0_51z = 4'h0;
    else if (!clkin_data[32]) celloutsig_0_51z = { celloutsig_0_44z[4:3], celloutsig_0_33z, celloutsig_0_5z };
  always_latch
    if (!celloutsig_1_13z) celloutsig_0_56z = 16'h0000;
    else if (clkin_data[32]) celloutsig_0_56z = { celloutsig_0_18z, celloutsig_0_48z, celloutsig_0_12z, celloutsig_0_15z };
  always_latch
    if (clkin_data[64]) celloutsig_0_77z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_77z = celloutsig_0_23z[4:1];
  always_latch
    if (!celloutsig_1_13z) celloutsig_0_8z = 9'h000;
    else if (clkin_data[32]) celloutsig_0_8z = { celloutsig_0_0z[12:9], celloutsig_0_4z };
  always_latch
    if (celloutsig_1_13z) celloutsig_0_12z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_12z = { celloutsig_0_0z[5:4], celloutsig_0_1z, celloutsig_0_9z };
  always_latch
    if (clkin_data[64]) celloutsig_0_22z = 5'h00;
    else if (clkin_data[32]) celloutsig_0_22z = celloutsig_0_4z;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
