============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Oct 31 2023  01:45:38 am
  Module:                 risc_v_top
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (127 ps) Setup Check with Pin ff_pc_q_reg[31]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[31]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     851                  
             Slack:=     127                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX8        3 13.9    17    66     110    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    22     132    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     155    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     176    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     200    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     221    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     244    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     265    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     288    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     309    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 11.8    12    23     332    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     353    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 12.5    12    23     377    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  8.3    10    22     399    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 11.8    12    23     422    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  5.2     9    21     444    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.8    14    30     474    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.8    14    32     505    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       A->CO R     ADDHX4          1  4.8    14    32     537    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       A->CO R     ADDHX4          1  4.8    14    32     568    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       A->CO R     ADDHX4          1  4.8    14    32     600    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       A->CO R     ADDHX4          1  4.8    14    32     632    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       A->CO R     ADDHX4          1  4.8    14    32     663    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       A->CO R     ADDHX4          1  4.8    14    32     695    (-,-) 
  adder_pc_4_add_15_16_g344__4319/CO -       A->CO R     ADDHX4          1  4.8    14    32     726    (-,-) 
  adder_pc_4_add_15_16_g343__6260/CO -       A->CO R     ADDHX4          1  4.8    14    32     758    (-,-) 
  adder_pc_4_add_15_16_g342__5107/CO -       A->CO R     ADDHX4          1  4.8    14    32     790    (-,-) 
  adder_pc_4_add_15_16_g341__2398/CO -       A->CO R     ADDHX4          1  4.8    14    32     821    (-,-) 
  adder_pc_4_add_15_16_g340__5477/CO -       A->CO R     ADDHX4          1  4.2    13    31     852    (-,-) 
  adder_pc_4_add_15_16_g339__6417/Y  -       A->Y  R     XOR2X4          1  4.3    16    44     896    (-,-) 
  ff_pc_q_reg[31]/D                  -       -     R     DFFRHQX8        1    -     -     0     896    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 2: MET (158 ps) Setup Check with Pin ff_pc_q_reg[30]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[30]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     820                  
             Slack:=     158                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX8        3 13.9    17    66     110    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    22     132    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     155    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     176    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     200    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     221    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     244    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     265    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     288    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     309    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 11.8    12    23     332    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     353    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 12.5    12    23     377    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  8.3    10    22     399    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 11.8    12    23     422    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  5.2     9    21     444    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.8    14    30     474    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.8    14    32     505    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       A->CO R     ADDHX4          1  4.8    14    32     537    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       A->CO R     ADDHX4          1  4.8    14    32     568    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       A->CO R     ADDHX4          1  4.8    14    32     600    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       A->CO R     ADDHX4          1  4.8    14    32     632    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       A->CO R     ADDHX4          1  4.8    14    32     663    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       A->CO R     ADDHX4          1  4.8    14    32     695    (-,-) 
  adder_pc_4_add_15_16_g344__4319/CO -       A->CO R     ADDHX4          1  4.8    14    32     726    (-,-) 
  adder_pc_4_add_15_16_g343__6260/CO -       A->CO R     ADDHX4          1  4.8    14    32     758    (-,-) 
  adder_pc_4_add_15_16_g342__5107/CO -       A->CO R     ADDHX4          1  4.8    14    32     790    (-,-) 
  adder_pc_4_add_15_16_g341__2398/CO -       A->CO R     ADDHX4          1  4.8    14    32     821    (-,-) 
  adder_pc_4_add_15_16_g340__5477/S  -       A->S  R     ADDHX4          1  4.3    16    44     865    (-,-) 
  ff_pc_q_reg[30]/D                  -       -     R     DFFRHQX8        1    -     -     0     865    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 3: MET (189 ps) Setup Check with Pin ff_pc_q_reg[29]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[29]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     788                  
             Slack:=     189                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX8        3 13.9    17    66     110    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    22     132    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     155    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     176    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     200    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     221    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     244    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     265    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     288    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     309    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 11.8    12    23     332    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     353    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 12.5    12    23     377    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  8.3    10    22     399    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 11.8    12    23     422    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  5.2     9    21     444    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.8    14    30     474    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.8    14    32     505    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       A->CO R     ADDHX4          1  4.8    14    32     537    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       A->CO R     ADDHX4          1  4.8    14    32     568    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       A->CO R     ADDHX4          1  4.8    14    32     600    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       A->CO R     ADDHX4          1  4.8    14    32     632    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       A->CO R     ADDHX4          1  4.8    14    32     663    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       A->CO R     ADDHX4          1  4.8    14    32     695    (-,-) 
  adder_pc_4_add_15_16_g344__4319/CO -       A->CO R     ADDHX4          1  4.8    14    32     726    (-,-) 
  adder_pc_4_add_15_16_g343__6260/CO -       A->CO R     ADDHX4          1  4.8    14    32     758    (-,-) 
  adder_pc_4_add_15_16_g342__5107/CO -       A->CO R     ADDHX4          1  4.8    14    32     790    (-,-) 
  adder_pc_4_add_15_16_g341__2398/S  -       A->S  R     ADDHX4          1  4.3    16    44     833    (-,-) 
  ff_pc_q_reg[29]/D                  -       -     R     DFFRHQX8        1    -     -     0     833    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 4: MET (221 ps) Setup Check with Pin ff_pc_q_reg[28]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[28]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     757                  
             Slack:=     221                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX8        3 13.9    17    66     110    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    22     132    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     155    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     176    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     200    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     221    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     244    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     265    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     288    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     309    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 11.8    12    23     332    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     353    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 12.5    12    23     377    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  8.3    10    22     399    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 11.8    12    23     422    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  5.2     9    21     444    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.8    14    30     474    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.8    14    32     505    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       A->CO R     ADDHX4          1  4.8    14    32     537    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       A->CO R     ADDHX4          1  4.8    14    32     568    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       A->CO R     ADDHX4          1  4.8    14    32     600    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       A->CO R     ADDHX4          1  4.8    14    32     632    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       A->CO R     ADDHX4          1  4.8    14    32     663    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       A->CO R     ADDHX4          1  4.8    14    32     695    (-,-) 
  adder_pc_4_add_15_16_g344__4319/CO -       A->CO R     ADDHX4          1  4.8    14    32     726    (-,-) 
  adder_pc_4_add_15_16_g343__6260/CO -       A->CO R     ADDHX4          1  4.8    14    32     758    (-,-) 
  adder_pc_4_add_15_16_g342__5107/S  -       A->S  R     ADDHX4          1  4.3    16    44     802    (-,-) 
  ff_pc_q_reg[28]/D                  -       -     R     DFFRHQX8        1    -     -     0     802    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 5: MET (252 ps) Setup Check with Pin ff_pc_q_reg[27]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[27]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     725                  
             Slack:=     252                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX8        3 13.9    17    66     110    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    22     132    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     155    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     176    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     200    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     221    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     244    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     265    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     288    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     309    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 11.8    12    23     332    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     353    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 12.5    12    23     377    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  8.3    10    22     399    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 11.8    12    23     422    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  5.2     9    21     444    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.8    14    30     474    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.8    14    32     505    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       A->CO R     ADDHX4          1  4.8    14    32     537    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       A->CO R     ADDHX4          1  4.8    14    32     568    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       A->CO R     ADDHX4          1  4.8    14    32     600    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       A->CO R     ADDHX4          1  4.8    14    32     632    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       A->CO R     ADDHX4          1  4.8    14    32     663    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       A->CO R     ADDHX4          1  4.8    14    32     695    (-,-) 
  adder_pc_4_add_15_16_g344__4319/CO -       A->CO R     ADDHX4          1  4.8    14    32     726    (-,-) 
  adder_pc_4_add_15_16_g343__6260/S  -       A->S  R     ADDHX4          1  4.3    16    44     770    (-,-) 
  ff_pc_q_reg[27]/D                  -       -     R     DFFRHQX8        1    -     -     0     770    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 6: MET (284 ps) Setup Check with Pin ff_pc_q_reg[26]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[26]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     693                  
             Slack:=     284                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX8        3 13.9    17    66     110    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    22     132    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     155    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     176    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     200    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     221    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     244    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     265    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     288    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     309    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 11.8    12    23     332    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     353    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 12.5    12    23     377    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  8.3    10    22     399    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 11.8    12    23     422    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  5.2     9    21     444    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.8    14    30     474    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.8    14    32     505    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       A->CO R     ADDHX4          1  4.8    14    32     537    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       A->CO R     ADDHX4          1  4.8    14    32     568    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       A->CO R     ADDHX4          1  4.8    14    32     600    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       A->CO R     ADDHX4          1  4.8    14    32     632    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       A->CO R     ADDHX4          1  4.8    14    32     663    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       A->CO R     ADDHX4          1  4.8    14    32     695    (-,-) 
  adder_pc_4_add_15_16_g344__4319/S  -       A->S  R     ADDHX4          1  4.3    16    44     738    (-,-) 
  ff_pc_q_reg[26]/D                  -       -     R     DFFRHQX8        1    -     -     0     738    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 7: MET (316 ps) Setup Check with Pin ff_pc_q_reg[25]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[25]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     662                  
             Slack:=     316                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX8        3 13.9    17    66     110    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    22     132    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     155    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     176    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     200    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     221    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     244    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     265    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     288    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     309    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 11.8    12    23     332    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     353    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 12.5    12    23     377    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  8.3    10    22     399    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 11.8    12    23     422    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  5.2     9    21     444    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.8    14    30     474    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.8    14    32     505    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       A->CO R     ADDHX4          1  4.8    14    32     537    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       A->CO R     ADDHX4          1  4.8    14    32     568    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       A->CO R     ADDHX4          1  4.8    14    32     600    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       A->CO R     ADDHX4          1  4.8    14    32     632    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       A->CO R     ADDHX4          1  4.8    14    32     663    (-,-) 
  adder_pc_4_add_15_16_g345__8428/S  -       A->S  R     ADDHX4          1  4.3    16    44     707    (-,-) 
  ff_pc_q_reg[25]/D                  -       -     R     DFFRHQX8        1    -     -     0     707    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 8: MET (328 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[32]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[3][0]/CK
          Clock: (R) My_CLK
       Endpoint: (F) mem_wb_datapath_ffd_q_reg[32]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      18                  
       Uncertainty:-       8                  
     Required Time:=     504                  
      Launch Clock:-      45                  
         Data Path:-     132                  
             Slack:=     328                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[3][0]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[3][0]/Q  -       CK->Q F     DFFRX4         1  4.4    10    52      97    (-,-) 
  g32701__2802/Y                       -       A1->Y F     OA21X4         1  4.4    14    36     134    (-,-) 
  g32692__2398/Y                       -       A0->Y F     AO22X4         1  4.2    15    43     177    (-,-) 
  mem_wb_datapath_ffd_q_reg[32]/D      -       -     F     DFFNSRX1       1    -     -     0     177    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 9: MET (347 ps) Setup Check with Pin ff_pc_q_reg[24]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[24]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     630                  
             Slack:=     347                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX8        3 13.9    17    66     110    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    22     132    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     155    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     176    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     200    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     221    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     244    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     265    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     288    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     309    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 11.8    12    23     332    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     353    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 12.5    12    23     377    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  8.3    10    22     399    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 11.8    12    23     422    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  5.2     9    21     444    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.8    14    30     474    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.8    14    32     505    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       A->CO R     ADDHX4          1  4.8    14    32     537    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       A->CO R     ADDHX4          1  4.8    14    32     568    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       A->CO R     ADDHX4          1  4.8    14    32     600    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       A->CO R     ADDHX4          1  4.8    14    32     632    (-,-) 
  adder_pc_4_add_15_16_g346__5526/S  -       A->S  R     ADDHX4          1  4.3    16    44     675    (-,-) 
  ff_pc_q_reg[24]/D                  -       -     R     DFFRHQX8        1    -     -     0     675    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 10: MET (377 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[14]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[14]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[14]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      84                  
             Slack:=     377                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[14]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[14]/Q              -       CK->Q R     DFFRHQX8       1  6.5    12    63     108    (-,-) 
  drc45589/Y                     -       A->Y  R     BUFX20         3 10.3    11    22     130    (-,-) 
  if_id_datapath_ffd_q_reg[14]/D -       -     R     DFFNSRX4       3    -     -     0     130    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 11: MET (377 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[13]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[13]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[13]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      84                  
             Slack:=     377                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[13]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[13]/Q              -       CK->Q R     DFFRHQX8       1  6.5    12    63     108    (-,-) 
  drc45611/Y                     -       A->Y  R     BUFX20         3 10.8    11    22     130    (-,-) 
  if_id_datapath_ffd_q_reg[13]/D -       -     R     DFFNSRX4       3    -     -     0     130    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 12: MET (378 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[3]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[3]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      84                  
             Slack:=     378                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[3]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[3]/Q              -       CK->Q R     DFFRHQX8       2  9.9    14    64     109    (-,-) 
  fopt38131/Y                   -       A->Y  R     BUFX16         2  6.8     9    20     129    (-,-) 
  if_id_datapath_ffd_q_reg[3]/D -       -     R     DFFNSRX4       2    -     -     0     129    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 13: MET (378 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[12]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[12]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[12]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      84                  
             Slack:=     378                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[12]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[12]/Q              -       CK->Q R     DFFRHQX8       2  9.7    14    64     109    (-,-) 
  fopt37432/Y                    -       A->Y  R     BUFX16         2  6.5     9    20     129    (-,-) 
  if_id_datapath_ffd_q_reg[12]/D -       -     R     DFFNSRX4       2    -     -     0     129    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 14: MET (378 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[11]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[11]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[11]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      84                  
             Slack:=     378                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[11]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[11]/Q              -       CK->Q R     DFFRHQX8       2  9.9    14    64     109    (-,-) 
  fopt38096/Y                    -       A->Y  R     BUFX16         2  6.3     9    20     129    (-,-) 
  if_id_datapath_ffd_q_reg[11]/D -       -     R     DFFNSRX4       2    -     -     0     129    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 15: MET (378 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[10]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[10]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[10]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      84                  
             Slack:=     378                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[10]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[10]/Q              -       CK->Q R     DFFRHQX8       2  9.7    14    64     109    (-,-) 
  fopt37420/Y                    -       A->Y  R     BUFX16         2  6.5     9    20     129    (-,-) 
  if_id_datapath_ffd_q_reg[10]/D -       -     R     DFFNSRX4       2    -     -     0     129    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 16: MET (378 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[9]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[9]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[9]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      84                  
             Slack:=     378                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[9]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[9]/Q              -       CK->Q R     DFFRHQX8       2  9.9    14    64     109    (-,-) 
  fopt38084/Y                   -       A->Y  R     BUFX16         2  6.3     9    20     129    (-,-) 
  if_id_datapath_ffd_q_reg[9]/D -       -     R     DFFNSRX4       2    -     -     0     129    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 17: MET (378 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[8]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[8]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[8]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      84                  
             Slack:=     378                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[8]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[8]/Q              -       CK->Q R     DFFRHQX8       2  9.7    14    64     109    (-,-) 
  fopt37455/Y                   -       A->Y  R     BUFX16         2  6.5     9    20     129    (-,-) 
  if_id_datapath_ffd_q_reg[8]/D -       -     R     DFFNSRX4       2    -     -     0     129    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 18: MET (378 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[7]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[7]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[7]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      84                  
             Slack:=     378                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[7]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[7]/Q              -       CK->Q R     DFFRHQX8       2  9.9    14    64     109    (-,-) 
  fopt38108/Y                   -       A->Y  R     BUFX16         2  6.3     9    20     129    (-,-) 
  if_id_datapath_ffd_q_reg[7]/D -       -     R     DFFNSRX4       2    -     -     0     129    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 19: MET (378 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[6]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[6]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[6]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      84                  
             Slack:=     378                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[6]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[6]/Q              -       CK->Q R     DFFRHQX8       2  9.7    14    64     109    (-,-) 
  fopt37479/Y                   -       A->Y  R     BUFX16         2  6.5     9    20     129    (-,-) 
  if_id_datapath_ffd_q_reg[6]/D -       -     R     DFFNSRX4       2    -     -     0     129    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 20: MET (378 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[5]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[5]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[5]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      84                  
             Slack:=     378                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[5]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[5]/Q              -       CK->Q R     DFFRHQX8       2  9.9    14    64     109    (-,-) 
  fopt38143/Y                   -       A->Y  R     BUFX16         2  6.3     9    20     129    (-,-) 
  if_id_datapath_ffd_q_reg[5]/D -       -     R     DFFNSRX4       2    -     -     0     129    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 21: MET (378 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[4]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[4]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[4]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      84                  
             Slack:=     378                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[4]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[4]/Q              -       CK->Q R     DFFRHQX8       2  9.7    14    64     109    (-,-) 
  fopt37467/Y                   -       A->Y  R     BUFX16         2  6.5     9    20     129    (-,-) 
  if_id_datapath_ffd_q_reg[4]/D -       -     R     DFFNSRX4       2    -     -     0     129    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 22: MET (379 ps) Setup Check with Pin ff_pc_q_reg[23]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[23]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     599                  
             Slack:=     379                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX8        3 13.9    17    66     110    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    22     132    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     155    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     176    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     200    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     221    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     244    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     265    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     288    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     309    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 11.8    12    23     332    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     353    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 12.5    12    23     377    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  8.3    10    22     399    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 11.8    12    23     422    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  5.2     9    21     444    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.8    14    30     474    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.8    14    32     505    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       A->CO R     ADDHX4          1  4.8    14    32     537    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       A->CO R     ADDHX4          1  4.8    14    32     568    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       A->CO R     ADDHX4          1  4.8    14    32     600    (-,-) 
  adder_pc_4_add_15_16_g347__6783/S  -       A->S  R     ADDHX4          1  4.3    16    44     644    (-,-) 
  ff_pc_q_reg[23]/D                  -       -     R     DFFRHQX8        1    -     -     0     644    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 23: MET (384 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[39]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][7]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[39]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      13                  
       Uncertainty:-       8                  
     Required Time:=     509                  
      Launch Clock:-      45                  
         Data Path:-      80                  
             Slack:=     384                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][7]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][7]/Q  -       CK->Q R     DFFRX4         1  5.2    14    60     105    (-,-) 
  g32699__45688/Y                      -       B->Y  R     CLKAND2X8      1  4.2     8    20     125    (-,-) 
  mem_wb_datapath_ffd_q_reg[39]/D      -       -     R     DFFNSRX1       1    -     -     0     125    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 24: MET (384 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[38]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][6]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[38]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      13                  
       Uncertainty:-       8                  
     Required Time:=     509                  
      Launch Clock:-      45                  
         Data Path:-      80                  
             Slack:=     384                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][6]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][6]/Q  -       CK->Q R     DFFRX4         1  5.2    14    60     105    (-,-) 
  g32696__45689/Y                      -       B->Y  R     CLKAND2X8      1  4.2     8    20     125    (-,-) 
  mem_wb_datapath_ffd_q_reg[38]/D      -       -     R     DFFNSRX1       1    -     -     0     125    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 25: MET (384 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[37]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][5]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[37]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      13                  
       Uncertainty:-       8                  
     Required Time:=     509                  
      Launch Clock:-      45                  
         Data Path:-      80                  
             Slack:=     384                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][5]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][5]/Q  -       CK->Q R     DFFRX4         1  5.2    14    60     105    (-,-) 
  g32697__45690/Y                      -       B->Y  R     CLKAND2X8      1  4.2     8    20     125    (-,-) 
  mem_wb_datapath_ffd_q_reg[37]/D      -       -     R     DFFNSRX1       1    -     -     0     125    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 26: MET (384 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[36]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][4]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[36]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      13                  
       Uncertainty:-       8                  
     Required Time:=     509                  
      Launch Clock:-      45                  
         Data Path:-      80                  
             Slack:=     384                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][4]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][4]/Q  -       CK->Q R     DFFRX4         1  5.2    14    60     105    (-,-) 
  g32695__45687/Y                      -       B->Y  R     CLKAND2X8      1  4.2     8    20     125    (-,-) 
  mem_wb_datapath_ffd_q_reg[36]/D      -       -     R     DFFNSRX1       1    -     -     0     125    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 27: MET (384 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[35]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[35]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      13                  
       Uncertainty:-       8                  
     Required Time:=     509                  
      Launch Clock:-      45                  
         Data Path:-      80                  
             Slack:=     384                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][3]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][3]/Q  -       CK->Q R     DFFRX4         1  5.2    14    60     105    (-,-) 
  g32694__43497/Y                      -       B->Y  R     CLKAND2X8      1  4.2     8    20     125    (-,-) 
  mem_wb_datapath_ffd_q_reg[35]/D      -       -     R     DFFNSRX1       1    -     -     0     125    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 28: MET (384 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[34]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[34]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      13                  
       Uncertainty:-       8                  
     Required Time:=     509                  
      Launch Clock:-      45                  
         Data Path:-      80                  
             Slack:=     384                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][2]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][2]/Q  -       CK->Q R     DFFRX4         1  5.2    14    60     105    (-,-) 
  g32693__45685/Y                      -       B->Y  R     CLKAND2X8      1  4.2     8    20     125    (-,-) 
  mem_wb_datapath_ffd_q_reg[34]/D      -       -     R     DFFNSRX1       1    -     -     0     125    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 29: MET (384 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[33]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][1]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[33]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      13                  
       Uncertainty:-       8                  
     Required Time:=     509                  
      Launch Clock:-      45                  
         Data Path:-      80                  
             Slack:=     384                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][1]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][1]/Q  -       CK->Q R     DFFRX4         1  5.2    14    60     105    (-,-) 
  g32698__45691/Y                      -       B->Y  R     CLKAND2X8      1  4.2     8    20     125    (-,-) 
  mem_wb_datapath_ffd_q_reg[33]/D      -       -     R     DFFNSRX1       1    -     -     0     125    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 30: MET (396 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[2]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[2]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      16                  
       Uncertainty:-       8                  
     Required Time:=     506                  
      Launch Clock:-      45                  
         Data Path:-      66                  
             Slack:=     396                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q              -       CK->Q R     DFFRHQX8       3 13.9    17    66     110    (-,-) 
  if_id_datapath_ffd_q_reg[2]/D -       -     R     DFFNSRX4       3    -     -     0     110    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 31: MET (397 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[16]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[16]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[16]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      16                  
       Uncertainty:-       8                  
     Required Time:=     506                  
      Launch Clock:-      45                  
         Data Path:-      64                  
             Slack:=     397                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[16]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[16]/Q              -       CK->Q R     DFFRHQX8       3 10.3    15    64     109    (-,-) 
  if_id_datapath_ffd_q_reg[16]/D -       -     R     DFFNSRX4       3    -     -     0     109    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 32: MET (397 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[22]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[22]/CK
          Clock: (R) My_CLK
       Endpoint: (F) if_id_datapath_ffd_q_reg[22]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      19                  
       Uncertainty:-       8                  
     Required Time:=     503                  
      Launch Clock:-      45                  
         Data Path:-      61                  
             Slack:=     397                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[22]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[22]/Q              -       CK->Q F     DFFSHQX8       2  7.1    10    61     106    (-,-) 
  if_id_datapath_ffd_q_reg[22]/D -       -     F     DFFNSRX4       2    -     -     0     106    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 33: MET (397 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[15]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[15]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[15]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      16                  
       Uncertainty:-       8                  
     Required Time:=     506                  
      Launch Clock:-      45                  
         Data Path:-      64                  
             Slack:=     397                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[15]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[15]/Q              -       CK->Q R     DFFRHQX8       3 10.1    14    64     109    (-,-) 
  if_id_datapath_ffd_q_reg[15]/D -       -     R     DFFNSRX4       3    -     -     0     109    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 34: MET (398 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[17]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[17]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[17]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      16                  
       Uncertainty:-       8                  
     Required Time:=     506                  
      Launch Clock:-      45                  
         Data Path:-      64                  
             Slack:=     398                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[17]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[17]/Q              -       CK->Q R     DFFRHQX8       3  9.5    14    64     109    (-,-) 
  if_id_datapath_ffd_q_reg[17]/D -       -     R     DFFNSRX4       3    -     -     0     109    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 35: MET (399 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[30]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[30]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[30]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      16                  
       Uncertainty:-       8                  
     Required Time:=     506                  
      Launch Clock:-      45                  
         Data Path:-      63                  
             Slack:=     399                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[30]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[30]/Q              -       CK->Q R     DFFRHQX8       2  7.3    12    63     108    (-,-) 
  if_id_datapath_ffd_q_reg[30]/D -       -     R     DFFNSRX4       2    -     -     0     108    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 36: MET (399 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[29]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[29]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[29]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      16                  
       Uncertainty:-       8                  
     Required Time:=     506                  
      Launch Clock:-      45                  
         Data Path:-      63                  
             Slack:=     399                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[29]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[29]/Q              -       CK->Q R     DFFRHQX8       2  7.3    12    63     108    (-,-) 
  if_id_datapath_ffd_q_reg[29]/D -       -     R     DFFNSRX4       2    -     -     0     108    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 37: MET (399 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[28]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[28]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[28]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      16                  
       Uncertainty:-       8                  
     Required Time:=     506                  
      Launch Clock:-      45                  
         Data Path:-      63                  
             Slack:=     399                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[28]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[28]/Q              -       CK->Q R     DFFRHQX8       2  7.3    12    63     108    (-,-) 
  if_id_datapath_ffd_q_reg[28]/D -       -     R     DFFNSRX4       2    -     -     0     108    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 38: MET (399 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[27]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[27]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[27]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      16                  
       Uncertainty:-       8                  
     Required Time:=     506                  
      Launch Clock:-      45                  
         Data Path:-      63                  
             Slack:=     399                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[27]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[27]/Q              -       CK->Q R     DFFRHQX8       2  7.3    12    63     108    (-,-) 
  if_id_datapath_ffd_q_reg[27]/D -       -     R     DFFNSRX4       2    -     -     0     108    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 39: MET (399 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[26]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[26]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[26]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      16                  
       Uncertainty:-       8                  
     Required Time:=     506                  
      Launch Clock:-      45                  
         Data Path:-      63                  
             Slack:=     399                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[26]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[26]/Q              -       CK->Q R     DFFRHQX8       2  7.3    12    63     108    (-,-) 
  if_id_datapath_ffd_q_reg[26]/D -       -     R     DFFNSRX4       2    -     -     0     108    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 40: MET (399 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[25]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[25]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[25]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      16                  
       Uncertainty:-       8                  
     Required Time:=     506                  
      Launch Clock:-      45                  
         Data Path:-      63                  
             Slack:=     399                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[25]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[25]/Q              -       CK->Q R     DFFRHQX8       2  7.3    12    63     108    (-,-) 
  if_id_datapath_ffd_q_reg[25]/D -       -     R     DFFNSRX4       2    -     -     0     108    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 41: MET (399 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[24]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[24]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[24]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      16                  
       Uncertainty:-       8                  
     Required Time:=     506                  
      Launch Clock:-      45                  
         Data Path:-      63                  
             Slack:=     399                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[24]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[24]/Q              -       CK->Q R     DFFRHQX8       2  7.3    12    63     108    (-,-) 
  if_id_datapath_ffd_q_reg[24]/D -       -     R     DFFNSRX4       2    -     -     0     108    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 42: MET (399 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[23]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[23]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[23]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      16                  
       Uncertainty:-       8                  
     Required Time:=     506                  
      Launch Clock:-      45                  
         Data Path:-      63                  
             Slack:=     399                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[23]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[23]/Q              -       CK->Q R     DFFRHQX8       2  7.3    12    63     108    (-,-) 
  if_id_datapath_ffd_q_reg[23]/D -       -     R     DFFNSRX4       2    -     -     0     108    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 43: MET (399 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[21]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[21]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[21]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      16                  
       Uncertainty:-       8                  
     Required Time:=     506                  
      Launch Clock:-      45                  
         Data Path:-      63                  
             Slack:=     399                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[21]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[21]/Q              -       CK->Q R     DFFRHQX8       2  7.3    12    63     108    (-,-) 
  if_id_datapath_ffd_q_reg[21]/D -       -     R     DFFNSRX4       2    -     -     0     108    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 44: MET (399 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[20]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[20]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[20]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      16                  
       Uncertainty:-       8                  
     Required Time:=     506                  
      Launch Clock:-      45                  
         Data Path:-      63                  
             Slack:=     399                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[20]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[20]/Q              -       CK->Q R     DFFRHQX8       2  7.3    12    63     108    (-,-) 
  if_id_datapath_ffd_q_reg[20]/D -       -     R     DFFNSRX4       2    -     -     0     108    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 45: MET (399 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[19]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[19]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[19]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      16                  
       Uncertainty:-       8                  
     Required Time:=     506                  
      Launch Clock:-      45                  
         Data Path:-      63                  
             Slack:=     399                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[19]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[19]/Q              -       CK->Q R     DFFRHQX8       2  7.3    12    63     108    (-,-) 
  if_id_datapath_ffd_q_reg[19]/D -       -     R     DFFNSRX4       2    -     -     0     108    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 46: MET (399 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[31]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[31]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[31]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      63                  
             Slack:=     399                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[31]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[31]/Q              -       CK->Q R     DFFRHQX8       2  6.8    12    63     108    (-,-) 
  if_id_datapath_ffd_q_reg[31]/D -       -     R     DFFNSRX4       2    -     -     0     108    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 47: MET (399 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[18]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[18]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[18]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      63                  
             Slack:=     399                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[18]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[18]/Q              -       CK->Q R     DFFRHQX8       2  6.9    12    63     108    (-,-) 
  if_id_datapath_ffd_q_reg[18]/D -       -     R     DFFNSRX4       2    -     -     0     108    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 48: MET (409 ps) Setup Check with Pin ff_pc_q_reg[22]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (F) ff_pc_q_reg[22]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      12                  
       Uncertainty:-       8                  
     Required Time:=    1025                  
      Launch Clock:-      45                  
         Data Path:-     571                  
             Slack:=     409                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX8        3 13.9    17    66     110    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    22     132    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     155    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     176    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     200    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     221    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     244    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     265    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     288    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     309    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 11.8    12    23     332    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     353    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 12.5    12    23     377    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  8.3    10    22     399    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 11.8    12    23     422    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  5.2     9    21     444    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.8    14    30     474    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.8    14    32     505    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       A->CO R     ADDHX4          1  4.8    14    32     537    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       A->CO R     ADDHX4          1  4.8    14    32     568    (-,-) 
  adder_pc_4_add_15_16_g348__3680/S  -       A->S  F     ADDHX4          1  4.3    18    48     616    (-,-) 
  ff_pc_q_reg[22]/D                  -       -     F     DFFSHQX8        1    -     -     0     616    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 49: MET (442 ps) Setup Check with Pin ff_pc_q_reg[21]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[21]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     535                  
             Slack:=     442                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX8        3 13.9    17    66     110    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    22     132    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     155    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     176    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     200    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     221    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     244    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     265    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 12.3    12    23     288    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     309    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 11.8    12    23     332    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  8.3    10    21     353    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 12.5    12    23     377    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  8.3    10    22     399    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 11.8    12    23     422    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  5.2     9    21     444    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.8    14    30     474    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.8    14    32     505    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       A->CO R     ADDHX4          1  4.8    14    32     537    (-,-) 
  adder_pc_4_add_15_16_g349__1617/S  -       A->S  R     ADDHX4          1  4.3    16    44     580    (-,-) 
  ff_pc_q_reg[21]/D                  -       -     R     DFFRHQX8        1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 50: MET (470 ps) Setup Check with Pin ff_pc_q_reg[20]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[20]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     508                  
             Slack:=     470                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[3]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[3]/Q                   -       CK->Q F     DFFRHQX8        2  9.6    12    57     102    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  F     CLKAND2X12      2  8.2    10    24     126    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  F     CLKAND2X12      3 12.4    12    25     152    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  F     CLKAND2X12      2  8.2    10    22     174    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  F     CLKAND2X12      3 12.4    12    25     199    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  F     CLKAND2X12      2  8.2    10    22     221    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  F     CLKAND2X12      3 12.4    12    25     246    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  F     CLKAND2X12      2  8.2    10    22     268    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  F     CLKAND2X12      3 12.4    12    25     293    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  F     CLKAND2X12      2  8.2    10    22     315    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  F     CLKAND2X12      3 12.0    12    25     340    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  F     CLKAND2X12      2  8.2    10    22     362    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  F     CLKAND2X12      3 12.3    12    25     388    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  F     CLKAND2X12      2  8.2    10    24     412    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  F     CLKAND2X12      3 11.7    12    25     437    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  F     CLKAND2X8       1  5.0     9    24     461    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO F     ADDHX4          1  4.6    11    22     484    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO F     ADDHX4          1  4.6    11    24     508    (-,-) 
  adder_pc_4_add_15_16_g350__2802/S  -       A->S  R     ADDHX4          1  4.3    16    45     552    (-,-) 
  ff_pc_q_reg[20]/D                  -       -     R     DFFRHQX8        1    -     -     0     552    (-,-) 
#------------------------------------------------------------------------------------------------------------


