INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:34:09 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.707ns  (required time - arrival time)
  Source:                 fork0/generateBlocks[8].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            buffer36/outs_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.652ns (17.853%)  route 3.000ns (82.147%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1258, unset)         0.508     0.508    fork0/generateBlocks[8].regblock/clk
    SLICE_X8Y160         FDSE                                         r  fork0/generateBlocks[8].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y160         FDSE (Prop_fdse_C_Q)         0.232     0.740 f  fork0/generateBlocks[8].regblock/transmitValue_reg/Q
                         net (fo=9, routed)           0.547     1.287    buffer69/control/transmitValue_24
    SLICE_X9Y159         LUT6 (Prop_lut6_I1_O)        0.119     1.406 r  buffer69/control/transmitValue_i_2__50/O
                         net (fo=14, routed)          0.279     1.684    control_merge1/fork_valid/generateBlocks[0].regblock/dataReg_reg[0]
    SLICE_X10Y157        LUT5 (Prop_lut5_I1_O)        0.043     1.727 r  control_merge1/fork_valid/generateBlocks[0].regblock/dataReg[0]_i_5/O
                         net (fo=9, routed)           0.264     1.991    control_merge2/tehb/control/dataReg_reg[0]_1
    SLICE_X11Y157        LUT4 (Prop_lut4_I1_O)        0.043     2.034 r  control_merge2/tehb/control/dataReg[5]_i_6/O
                         net (fo=54, routed)          0.350     2.384    control_merge2/tehb/control/dataReg_reg[0]
    SLICE_X14Y156        LUT5 (Prop_lut5_I4_O)        0.043     2.427 f  control_merge2/tehb/control/outputValid_i_3__2/O
                         net (fo=10, routed)          0.324     2.752    fork35/control/generateBlocks[2].regblock/transmitValue_reg_2
    SLICE_X16Y157        LUT6 (Prop_lut6_I1_O)        0.043     2.795 f  fork35/control/generateBlocks[2].regblock/transmitValue_i_2__18/O
                         net (fo=2, routed)           0.416     3.211    fork35/control/generateBlocks[1].regblock/transmitValue_reg_1[0]
    SLICE_X17Y156        LUT6 (Prop_lut6_I2_O)        0.043     3.254 f  fork35/control/generateBlocks[1].regblock/transmitValue_i_2__16/O
                         net (fo=2, routed)           0.412     3.666    fork35/control/generateBlocks[1].regblock/transmitValue_i_2__16_n_0
    SLICE_X17Y154        LUT6 (Prop_lut6_I1_O)        0.043     3.709 f  fork35/control/generateBlocks[1].regblock/transmitValue_i_3__49/O
                         net (fo=19, routed)          0.111     3.821    fork25/control/generateBlocks[0].regblock/outputValid_reg_0
    SLICE_X17Y154        LUT6 (Prop_lut6_I3_O)        0.043     3.864 r  fork25/control/generateBlocks[0].regblock/outs[6]_i_1__3/O
                         net (fo=6, routed)           0.296     4.160    buffer36/E[0]
    SLICE_X17Y154        FDRE                                         r  buffer36/outs_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=1258, unset)         0.483     3.683    buffer36/clk
    SLICE_X17Y154        FDRE                                         r  buffer36/outs_reg[6]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X17Y154        FDRE (Setup_fdre_C_CE)      -0.194     3.453    buffer36/outs_reg[6]
  -------------------------------------------------------------------
                         required time                          3.453    
                         arrival time                          -4.160    
  -------------------------------------------------------------------
                         slack                                 -0.707    




