<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>mmx.h source code [vlc/modules/video_filter/deinterlace/mmx.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'vlc/modules/video_filter/deinterlace/mmx.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>vlc</a>/<a href='../..'>modules</a>/<a href='..'>video_filter</a>/<a href='./'>deinterlace</a>/<a href='mmx.h.html'>mmx.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * mmx.h</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (C) 1997-1999 H. Dietz and R. Fisher</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * This file is part of mpeg2dec, a free MPEG-2 video stream decoder.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * mpeg2dec is free software; you can redistribute it and/or modify</i></td></tr>
<tr><th id="8">8</th><td><i> * under the terms of the GNU Lesser General Public License as published by</i></td></tr>
<tr><th id="9">9</th><td><i> * the Free Software Foundation; either version 2.1 of the License, or</i></td></tr>
<tr><th id="10">10</th><td><i> * (at your option) any later version.</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * mpeg2dec is distributed in the hope that it will be useful,</i></td></tr>
<tr><th id="13">13</th><td><i> * but WITHOUT ANY WARRANTY; without even the implied warranty of</i></td></tr>
<tr><th id="14">14</th><td><i> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</i></td></tr>
<tr><th id="15">15</th><td><i> * GNU Lesser General Public License for more details.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * You should have received a copy of the GNU Lesser General Public License</i></td></tr>
<tr><th id="18">18</th><td><i> * along with this program; if not, write to the Free Software Foundation,</i></td></tr>
<tr><th id="19">19</th><td><i> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</i></td></tr>
<tr><th id="20">20</th><td><i> */</i></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><i>/*</i></td></tr>
<tr><th id="23">23</th><td><i> * The type of an value that fits in an MMX register (note that long</i></td></tr>
<tr><th id="24">24</th><td><i> * long constant values MUST be suffixed by LL and unsigned long long</i></td></tr>
<tr><th id="25">25</th><td><i> * values by ULL, lest they be truncated by the compiler)</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#include &lt;stdint.h&gt;</u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>typedef</b>    <b>union</b> {</td></tr>
<tr><th id="31">31</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#int64_t" title='int64_t' data-type='long' data-ref="int64_t">int64_t</a>          <dfn class="decl" id="{anonymous}::q" title='&lt;anonymous union&gt;::q' data-ref="{anonymous}::q">q</dfn>;    <i>/* Quadword (64-bit) value */</i></td></tr>
<tr><th id="32">32</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>        <dfn class="decl" id="{anonymous}::uq" title='&lt;anonymous union&gt;::uq' data-ref="{anonymous}::uq">uq</dfn>;    <i>/* Unsigned Quadword */</i></td></tr>
<tr><th id="33">33</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#int32_t" title='int32_t' data-type='int' data-ref="int32_t">int32_t</a>          <dfn class="decl" id="{anonymous}::d" title='&lt;anonymous union&gt;::d' data-ref="{anonymous}::d">d</dfn>[<var>2</var>]; <i>/* 2 Doubleword (32-bit) values */</i></td></tr>
<tr><th id="34">34</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a>        <dfn class="decl" id="{anonymous}::ud" title='&lt;anonymous union&gt;::ud' data-ref="{anonymous}::ud">ud</dfn>[<var>2</var>]; <i>/* 2 Unsigned Doubleword */</i></td></tr>
<tr><th id="35">35</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#int16_t" title='int16_t' data-type='short' data-ref="int16_t">int16_t</a>          <dfn class="decl" id="{anonymous}::w" title='&lt;anonymous union&gt;::w' data-ref="{anonymous}::w">w</dfn>[<var>4</var>]; <i>/* 4 Word (16-bit) values */</i></td></tr>
<tr><th id="36">36</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>        <dfn class="decl" id="{anonymous}::uw" title='&lt;anonymous union&gt;::uw' data-ref="{anonymous}::uw">uw</dfn>[<var>4</var>]; <i>/* 4 Unsigned Word */</i></td></tr>
<tr><th id="37">37</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#int8_t" title='int8_t' data-type='signed char' data-ref="int8_t">int8_t</a>           <dfn class="decl" id="{anonymous}::b" title='&lt;anonymous union&gt;::b' data-ref="{anonymous}::b">b</dfn>[<var>8</var>]; <i>/* 8 Byte (8-bit) values */</i></td></tr>
<tr><th id="38">38</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>         <dfn class="decl" id="{anonymous}::ub" title='&lt;anonymous union&gt;::ub' data-ref="{anonymous}::ub">ub</dfn>[<var>8</var>]; <i>/* 8 Unsigned Byte */</i></td></tr>
<tr><th id="39">39</th><td>    <em>float</em>            <dfn class="decl" id="{anonymous}::s" title='&lt;anonymous union&gt;::s' data-ref="{anonymous}::s">s</dfn>[<var>2</var>]; <i>/* Single-precision (32-bit) value */</i></td></tr>
<tr><th id="40">40</th><td>} <a class="macro" href="../../../include/vlc_fixups.h.html#249" title="__attribute__ ((__aligned__ ((64 &lt; 8) ? 64 : 8)))" data-ref="_M/ATTR_ALIGN">ATTR_ALIGN</a>(<var>8</var>) <dfn class="typedef" id="mmx_t" title='mmx_t' data-type='union mmx_t' data-ref="mmx_t">mmx_t</dfn>;     <i>/* On an 8-byte (64-bit) boundary */</i></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#define    <dfn class="macro" id="_M/mmx_i2r" data-ref="_M/mmx_i2r">mmx_i2r</dfn>(op,imm,reg) \</u></td></tr>
<tr><th id="44">44</th><td><u>    __asm__ __volatile__ (#op " %0, %%" #reg \</u></td></tr>
<tr><th id="45">45</th><td><u>                  : /* nothing */ \</u></td></tr>
<tr><th id="46">46</th><td><u>                  : "i" (imm) \</u></td></tr>
<tr><th id="47">47</th><td><u>                  : #reg)</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#define    <dfn class="macro" id="_M/mmx_m2r" data-ref="_M/mmx_m2r">mmx_m2r</dfn>(op,mem,reg) \</u></td></tr>
<tr><th id="50">50</th><td><u>    __asm__ __volatile__ (#op " %0, %%" #reg \</u></td></tr>
<tr><th id="51">51</th><td><u>                  : /* nothing */ \</u></td></tr>
<tr><th id="52">52</th><td><u>                  : "m" (mem) \</u></td></tr>
<tr><th id="53">53</th><td><u>                  : #reg)</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define    <dfn class="macro" id="_M/mmx_r2m" data-ref="_M/mmx_r2m">mmx_r2m</dfn>(op,reg,mem) \</u></td></tr>
<tr><th id="56">56</th><td><u>    __asm__ __volatile__ (#op " %%" #reg ", %0" \</u></td></tr>
<tr><th id="57">57</th><td><u>                  : "=m" (mem) \</u></td></tr>
<tr><th id="58">58</th><td><u>                  : /* nothing */ \</u></td></tr>
<tr><th id="59">59</th><td><u>                  : "memory")</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define    <dfn class="macro" id="_M/mmx_r2r" data-ref="_M/mmx_r2r">mmx_r2r</dfn>(op,regs,regd) \</u></td></tr>
<tr><th id="62">62</th><td><u>    __asm__ __volatile__ (#op " %%" #regs ", %%" #regd ::: #regd)</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define    <dfn class="macro" id="_M/emms" data-ref="_M/emms">emms</dfn>() __asm__ __volatile__ ("emms")</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#define    <dfn class="macro" id="_M/movd_m2r" data-ref="_M/movd_m2r">movd_m2r</dfn>(var,reg)    mmx_m2r (movd, var, reg)</u></td></tr>
<tr><th id="68">68</th><td><u>#define    <dfn class="macro" id="_M/movd_r2m" data-ref="_M/movd_r2m">movd_r2m</dfn>(reg,var)    mmx_r2m (movd, reg, var)</u></td></tr>
<tr><th id="69">69</th><td><u>#define    <dfn class="macro" id="_M/movd_r2r" data-ref="_M/movd_r2r">movd_r2r</dfn>(regs,regd)    mmx_r2r (movd, regs, regd)</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#define    <dfn class="macro" id="_M/movq_m2r" data-ref="_M/movq_m2r">movq_m2r</dfn>(var,reg)    mmx_m2r (movq, var, reg)</u></td></tr>
<tr><th id="72">72</th><td><u>#define    <dfn class="macro" id="_M/movq_r2m" data-ref="_M/movq_r2m">movq_r2m</dfn>(reg,var)    mmx_r2m (movq, reg, var)</u></td></tr>
<tr><th id="73">73</th><td><u>#define    <dfn class="macro" id="_M/movq_r2r" data-ref="_M/movq_r2r">movq_r2r</dfn>(regs,regd)    mmx_r2r (movq, regs, regd)</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><u>#define    <dfn class="macro" id="_M/packssdw_m2r" data-ref="_M/packssdw_m2r">packssdw_m2r</dfn>(var,reg)    mmx_m2r (packssdw, var, reg)</u></td></tr>
<tr><th id="76">76</th><td><u>#define    <dfn class="macro" id="_M/packssdw_r2r" data-ref="_M/packssdw_r2r">packssdw_r2r</dfn>(regs,regd) mmx_r2r (packssdw, regs, regd)</u></td></tr>
<tr><th id="77">77</th><td><u>#define    <dfn class="macro" id="_M/packsswb_m2r" data-ref="_M/packsswb_m2r">packsswb_m2r</dfn>(var,reg)    mmx_m2r (packsswb, var, reg)</u></td></tr>
<tr><th id="78">78</th><td><u>#define    <dfn class="macro" id="_M/packsswb_r2r" data-ref="_M/packsswb_r2r">packsswb_r2r</dfn>(regs,regd) mmx_r2r (packsswb, regs, regd)</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><u>#define    <dfn class="macro" id="_M/packuswb_m2r" data-ref="_M/packuswb_m2r">packuswb_m2r</dfn>(var,reg)    mmx_m2r (packuswb, var, reg)</u></td></tr>
<tr><th id="81">81</th><td><u>#define    <dfn class="macro" id="_M/packuswb_r2r" data-ref="_M/packuswb_r2r">packuswb_r2r</dfn>(regs,regd) mmx_r2r (packuswb, regs, regd)</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><u>#define    <dfn class="macro" id="_M/paddb_m2r" data-ref="_M/paddb_m2r">paddb_m2r</dfn>(var,reg)    mmx_m2r (paddb, var, reg)</u></td></tr>
<tr><th id="84">84</th><td><u>#define    <dfn class="macro" id="_M/paddb_r2r" data-ref="_M/paddb_r2r">paddb_r2r</dfn>(regs,regd)    mmx_r2r (paddb, regs, regd)</u></td></tr>
<tr><th id="85">85</th><td><u>#define    <dfn class="macro" id="_M/paddd_m2r" data-ref="_M/paddd_m2r">paddd_m2r</dfn>(var,reg)    mmx_m2r (paddd, var, reg)</u></td></tr>
<tr><th id="86">86</th><td><u>#define    <dfn class="macro" id="_M/paddd_r2r" data-ref="_M/paddd_r2r">paddd_r2r</dfn>(regs,regd)    mmx_r2r (paddd, regs, regd)</u></td></tr>
<tr><th id="87">87</th><td><u>#define    <dfn class="macro" id="_M/paddw_m2r" data-ref="_M/paddw_m2r">paddw_m2r</dfn>(var,reg)    mmx_m2r (paddw, var, reg)</u></td></tr>
<tr><th id="88">88</th><td><u>#define    <dfn class="macro" id="_M/paddw_r2r" data-ref="_M/paddw_r2r">paddw_r2r</dfn>(regs,regd)    mmx_r2r (paddw, regs, regd)</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><u>#define    <dfn class="macro" id="_M/paddsb_m2r" data-ref="_M/paddsb_m2r">paddsb_m2r</dfn>(var,reg)    mmx_m2r (paddsb, var, reg)</u></td></tr>
<tr><th id="91">91</th><td><u>#define    <dfn class="macro" id="_M/paddsb_r2r" data-ref="_M/paddsb_r2r">paddsb_r2r</dfn>(regs,regd)    mmx_r2r (paddsb, regs, regd)</u></td></tr>
<tr><th id="92">92</th><td><u>#define    <dfn class="macro" id="_M/paddsw_m2r" data-ref="_M/paddsw_m2r">paddsw_m2r</dfn>(var,reg)    mmx_m2r (paddsw, var, reg)</u></td></tr>
<tr><th id="93">93</th><td><u>#define    <dfn class="macro" id="_M/paddsw_r2r" data-ref="_M/paddsw_r2r">paddsw_r2r</dfn>(regs,regd)    mmx_r2r (paddsw, regs, regd)</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#define    <dfn class="macro" id="_M/paddusb_m2r" data-ref="_M/paddusb_m2r">paddusb_m2r</dfn>(var,reg)    mmx_m2r (paddusb, var, reg)</u></td></tr>
<tr><th id="96">96</th><td><u>#define    <dfn class="macro" id="_M/paddusb_r2r" data-ref="_M/paddusb_r2r">paddusb_r2r</dfn>(regs,regd)    mmx_r2r (paddusb, regs, regd)</u></td></tr>
<tr><th id="97">97</th><td><u>#define    <dfn class="macro" id="_M/paddusw_m2r" data-ref="_M/paddusw_m2r">paddusw_m2r</dfn>(var,reg)    mmx_m2r (paddusw, var, reg)</u></td></tr>
<tr><th id="98">98</th><td><u>#define    <dfn class="macro" id="_M/paddusw_r2r" data-ref="_M/paddusw_r2r">paddusw_r2r</dfn>(regs,regd)    mmx_r2r (paddusw, regs, regd)</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#define    <dfn class="macro" id="_M/pand_m2r" data-ref="_M/pand_m2r">pand_m2r</dfn>(var,reg)    mmx_m2r (pand, var, reg)</u></td></tr>
<tr><th id="101">101</th><td><u>#define    <dfn class="macro" id="_M/pand_r2r" data-ref="_M/pand_r2r">pand_r2r</dfn>(regs,regd)    mmx_r2r (pand, regs, regd)</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#define    <dfn class="macro" id="_M/pandn_m2r" data-ref="_M/pandn_m2r">pandn_m2r</dfn>(var,reg)    mmx_m2r (pandn, var, reg)</u></td></tr>
<tr><th id="104">104</th><td><u>#define    <dfn class="macro" id="_M/pandn_r2r" data-ref="_M/pandn_r2r">pandn_r2r</dfn>(regs,regd)    mmx_r2r (pandn, regs, regd)</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#define    <dfn class="macro" id="_M/pcmpeqb_m2r" data-ref="_M/pcmpeqb_m2r">pcmpeqb_m2r</dfn>(var,reg)    mmx_m2r (pcmpeqb, var, reg)</u></td></tr>
<tr><th id="107">107</th><td><u>#define    <dfn class="macro" id="_M/pcmpeqb_r2r" data-ref="_M/pcmpeqb_r2r">pcmpeqb_r2r</dfn>(regs,regd)    mmx_r2r (pcmpeqb, regs, regd)</u></td></tr>
<tr><th id="108">108</th><td><u>#define    <dfn class="macro" id="_M/pcmpeqd_m2r" data-ref="_M/pcmpeqd_m2r">pcmpeqd_m2r</dfn>(var,reg)    mmx_m2r (pcmpeqd, var, reg)</u></td></tr>
<tr><th id="109">109</th><td><u>#define    <dfn class="macro" id="_M/pcmpeqd_r2r" data-ref="_M/pcmpeqd_r2r">pcmpeqd_r2r</dfn>(regs,regd)    mmx_r2r (pcmpeqd, regs, regd)</u></td></tr>
<tr><th id="110">110</th><td><u>#define    <dfn class="macro" id="_M/pcmpeqw_m2r" data-ref="_M/pcmpeqw_m2r">pcmpeqw_m2r</dfn>(var,reg)    mmx_m2r (pcmpeqw, var, reg)</u></td></tr>
<tr><th id="111">111</th><td><u>#define    <dfn class="macro" id="_M/pcmpeqw_r2r" data-ref="_M/pcmpeqw_r2r">pcmpeqw_r2r</dfn>(regs,regd)    mmx_r2r (pcmpeqw, regs, regd)</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><u>#define    <dfn class="macro" id="_M/pcmpgtb_m2r" data-ref="_M/pcmpgtb_m2r">pcmpgtb_m2r</dfn>(var,reg)    mmx_m2r (pcmpgtb, var, reg)</u></td></tr>
<tr><th id="114">114</th><td><u>#define    <dfn class="macro" id="_M/pcmpgtb_r2r" data-ref="_M/pcmpgtb_r2r">pcmpgtb_r2r</dfn>(regs,regd)    mmx_r2r (pcmpgtb, regs, regd)</u></td></tr>
<tr><th id="115">115</th><td><u>#define    <dfn class="macro" id="_M/pcmpgtd_m2r" data-ref="_M/pcmpgtd_m2r">pcmpgtd_m2r</dfn>(var,reg)    mmx_m2r (pcmpgtd, var, reg)</u></td></tr>
<tr><th id="116">116</th><td><u>#define    <dfn class="macro" id="_M/pcmpgtd_r2r" data-ref="_M/pcmpgtd_r2r">pcmpgtd_r2r</dfn>(regs,regd)    mmx_r2r (pcmpgtd, regs, regd)</u></td></tr>
<tr><th id="117">117</th><td><u>#define    <dfn class="macro" id="_M/pcmpgtw_m2r" data-ref="_M/pcmpgtw_m2r">pcmpgtw_m2r</dfn>(var,reg)    mmx_m2r (pcmpgtw, var, reg)</u></td></tr>
<tr><th id="118">118</th><td><u>#define    <dfn class="macro" id="_M/pcmpgtw_r2r" data-ref="_M/pcmpgtw_r2r">pcmpgtw_r2r</dfn>(regs,regd)    mmx_r2r (pcmpgtw, regs, regd)</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define    <dfn class="macro" id="_M/pmaddwd_m2r" data-ref="_M/pmaddwd_m2r">pmaddwd_m2r</dfn>(var,reg)    mmx_m2r (pmaddwd, var, reg)</u></td></tr>
<tr><th id="121">121</th><td><u>#define    <dfn class="macro" id="_M/pmaddwd_r2r" data-ref="_M/pmaddwd_r2r">pmaddwd_r2r</dfn>(regs,regd)    mmx_r2r (pmaddwd, regs, regd)</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><u>#define    <dfn class="macro" id="_M/pmulhw_m2r" data-ref="_M/pmulhw_m2r">pmulhw_m2r</dfn>(var,reg)    mmx_m2r (pmulhw, var, reg)</u></td></tr>
<tr><th id="124">124</th><td><u>#define    <dfn class="macro" id="_M/pmulhw_r2r" data-ref="_M/pmulhw_r2r">pmulhw_r2r</dfn>(regs,regd)    mmx_r2r (pmulhw, regs, regd)</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><u>#define    <dfn class="macro" id="_M/pmullw_m2r" data-ref="_M/pmullw_m2r">pmullw_m2r</dfn>(var,reg)    mmx_m2r (pmullw, var, reg)</u></td></tr>
<tr><th id="127">127</th><td><u>#define    <dfn class="macro" id="_M/pmullw_r2r" data-ref="_M/pmullw_r2r">pmullw_r2r</dfn>(regs,regd)    mmx_r2r (pmullw, regs, regd)</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><u>#define    <dfn class="macro" id="_M/por_m2r" data-ref="_M/por_m2r">por_m2r</dfn>(var,reg)    mmx_m2r (por, var, reg)</u></td></tr>
<tr><th id="130">130</th><td><u>#define    <dfn class="macro" id="_M/por_r2r" data-ref="_M/por_r2r">por_r2r</dfn>(regs,regd)    mmx_r2r (por, regs, regd)</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><u>#define    <dfn class="macro" id="_M/pslld_i2r" data-ref="_M/pslld_i2r">pslld_i2r</dfn>(imm,reg)    mmx_i2r (pslld, imm, reg)</u></td></tr>
<tr><th id="133">133</th><td><u>#define    <dfn class="macro" id="_M/pslld_m2r" data-ref="_M/pslld_m2r">pslld_m2r</dfn>(var,reg)    mmx_m2r (pslld, var, reg)</u></td></tr>
<tr><th id="134">134</th><td><u>#define    <dfn class="macro" id="_M/pslld_r2r" data-ref="_M/pslld_r2r">pslld_r2r</dfn>(regs,regd)    mmx_r2r (pslld, regs, regd)</u></td></tr>
<tr><th id="135">135</th><td><u>#define    <dfn class="macro" id="_M/psllq_i2r" data-ref="_M/psllq_i2r">psllq_i2r</dfn>(imm,reg)    mmx_i2r (psllq, imm, reg)</u></td></tr>
<tr><th id="136">136</th><td><u>#define    <dfn class="macro" id="_M/psllq_m2r" data-ref="_M/psllq_m2r">psllq_m2r</dfn>(var,reg)    mmx_m2r (psllq, var, reg)</u></td></tr>
<tr><th id="137">137</th><td><u>#define    <dfn class="macro" id="_M/psllq_r2r" data-ref="_M/psllq_r2r">psllq_r2r</dfn>(regs,regd)    mmx_r2r (psllq, regs, regd)</u></td></tr>
<tr><th id="138">138</th><td><u>#define    <dfn class="macro" id="_M/psllw_i2r" data-ref="_M/psllw_i2r">psllw_i2r</dfn>(imm,reg)    mmx_i2r (psllw, imm, reg)</u></td></tr>
<tr><th id="139">139</th><td><u>#define    <dfn class="macro" id="_M/psllw_m2r" data-ref="_M/psllw_m2r">psllw_m2r</dfn>(var,reg)    mmx_m2r (psllw, var, reg)</u></td></tr>
<tr><th id="140">140</th><td><u>#define    <dfn class="macro" id="_M/psllw_r2r" data-ref="_M/psllw_r2r">psllw_r2r</dfn>(regs,regd)    mmx_r2r (psllw, regs, regd)</u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><u>#define    <dfn class="macro" id="_M/psrad_i2r" data-ref="_M/psrad_i2r">psrad_i2r</dfn>(imm,reg)    mmx_i2r (psrad, imm, reg)</u></td></tr>
<tr><th id="143">143</th><td><u>#define    <dfn class="macro" id="_M/psrad_m2r" data-ref="_M/psrad_m2r">psrad_m2r</dfn>(var,reg)    mmx_m2r (psrad, var, reg)</u></td></tr>
<tr><th id="144">144</th><td><u>#define    <dfn class="macro" id="_M/psrad_r2r" data-ref="_M/psrad_r2r">psrad_r2r</dfn>(regs,regd)    mmx_r2r (psrad, regs, regd)</u></td></tr>
<tr><th id="145">145</th><td><u>#define    <dfn class="macro" id="_M/psraw_i2r" data-ref="_M/psraw_i2r">psraw_i2r</dfn>(imm,reg)    mmx_i2r (psraw, imm, reg)</u></td></tr>
<tr><th id="146">146</th><td><u>#define    <dfn class="macro" id="_M/psraw_m2r" data-ref="_M/psraw_m2r">psraw_m2r</dfn>(var,reg)    mmx_m2r (psraw, var, reg)</u></td></tr>
<tr><th id="147">147</th><td><u>#define    <dfn class="macro" id="_M/psraw_r2r" data-ref="_M/psraw_r2r">psraw_r2r</dfn>(regs,regd)    mmx_r2r (psraw, regs, regd)</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><u>#define    <dfn class="macro" id="_M/psrld_i2r" data-ref="_M/psrld_i2r">psrld_i2r</dfn>(imm,reg)    mmx_i2r (psrld, imm, reg)</u></td></tr>
<tr><th id="150">150</th><td><u>#define    <dfn class="macro" id="_M/psrld_m2r" data-ref="_M/psrld_m2r">psrld_m2r</dfn>(var,reg)    mmx_m2r (psrld, var, reg)</u></td></tr>
<tr><th id="151">151</th><td><u>#define    <dfn class="macro" id="_M/psrld_r2r" data-ref="_M/psrld_r2r">psrld_r2r</dfn>(regs,regd)    mmx_r2r (psrld, regs, regd)</u></td></tr>
<tr><th id="152">152</th><td><u>#define    <dfn class="macro" id="_M/psrlq_i2r" data-ref="_M/psrlq_i2r">psrlq_i2r</dfn>(imm,reg)    mmx_i2r (psrlq, imm, reg)</u></td></tr>
<tr><th id="153">153</th><td><u>#define    <dfn class="macro" id="_M/psrlq_m2r" data-ref="_M/psrlq_m2r">psrlq_m2r</dfn>(var,reg)    mmx_m2r (psrlq, var, reg)</u></td></tr>
<tr><th id="154">154</th><td><u>#define    <dfn class="macro" id="_M/psrlq_r2r" data-ref="_M/psrlq_r2r">psrlq_r2r</dfn>(regs,regd)    mmx_r2r (psrlq, regs, regd)</u></td></tr>
<tr><th id="155">155</th><td><u>#define    <dfn class="macro" id="_M/psrlw_i2r" data-ref="_M/psrlw_i2r">psrlw_i2r</dfn>(imm,reg)    mmx_i2r (psrlw, imm, reg)</u></td></tr>
<tr><th id="156">156</th><td><u>#define    <dfn class="macro" id="_M/psrlw_m2r" data-ref="_M/psrlw_m2r">psrlw_m2r</dfn>(var,reg)    mmx_m2r (psrlw, var, reg)</u></td></tr>
<tr><th id="157">157</th><td><u>#define    <dfn class="macro" id="_M/psrlw_r2r" data-ref="_M/psrlw_r2r">psrlw_r2r</dfn>(regs,regd)    mmx_r2r (psrlw, regs, regd)</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define    <dfn class="macro" id="_M/psubb_m2r" data-ref="_M/psubb_m2r">psubb_m2r</dfn>(var,reg)    mmx_m2r (psubb, var, reg)</u></td></tr>
<tr><th id="160">160</th><td><u>#define    <dfn class="macro" id="_M/psubb_r2r" data-ref="_M/psubb_r2r">psubb_r2r</dfn>(regs,regd)    mmx_r2r (psubb, regs, regd)</u></td></tr>
<tr><th id="161">161</th><td><u>#define    <dfn class="macro" id="_M/psubd_m2r" data-ref="_M/psubd_m2r">psubd_m2r</dfn>(var,reg)    mmx_m2r (psubd, var, reg)</u></td></tr>
<tr><th id="162">162</th><td><u>#define    <dfn class="macro" id="_M/psubd_r2r" data-ref="_M/psubd_r2r">psubd_r2r</dfn>(regs,regd)    mmx_r2r (psubd, regs, regd)</u></td></tr>
<tr><th id="163">163</th><td><u>#define    <dfn class="macro" id="_M/psubw_m2r" data-ref="_M/psubw_m2r">psubw_m2r</dfn>(var,reg)    mmx_m2r (psubw, var, reg)</u></td></tr>
<tr><th id="164">164</th><td><u>#define    <dfn class="macro" id="_M/psubw_r2r" data-ref="_M/psubw_r2r">psubw_r2r</dfn>(regs,regd)    mmx_r2r (psubw, regs, regd)</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><u>#define    <dfn class="macro" id="_M/psubsb_m2r" data-ref="_M/psubsb_m2r">psubsb_m2r</dfn>(var,reg)    mmx_m2r (psubsb, var, reg)</u></td></tr>
<tr><th id="167">167</th><td><u>#define    <dfn class="macro" id="_M/psubsb_r2r" data-ref="_M/psubsb_r2r">psubsb_r2r</dfn>(regs,regd)    mmx_r2r (psubsb, regs, regd)</u></td></tr>
<tr><th id="168">168</th><td><u>#define    <dfn class="macro" id="_M/psubsw_m2r" data-ref="_M/psubsw_m2r">psubsw_m2r</dfn>(var,reg)    mmx_m2r (psubsw, var, reg)</u></td></tr>
<tr><th id="169">169</th><td><u>#define    <dfn class="macro" id="_M/psubsw_r2r" data-ref="_M/psubsw_r2r">psubsw_r2r</dfn>(regs,regd)    mmx_r2r (psubsw, regs, regd)</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><u>#define    <dfn class="macro" id="_M/psubusb_m2r" data-ref="_M/psubusb_m2r">psubusb_m2r</dfn>(var,reg)    mmx_m2r (psubusb, var, reg)</u></td></tr>
<tr><th id="172">172</th><td><u>#define    <dfn class="macro" id="_M/psubusb_r2r" data-ref="_M/psubusb_r2r">psubusb_r2r</dfn>(regs,regd)    mmx_r2r (psubusb, regs, regd)</u></td></tr>
<tr><th id="173">173</th><td><u>#define    <dfn class="macro" id="_M/psubusw_m2r" data-ref="_M/psubusw_m2r">psubusw_m2r</dfn>(var,reg)    mmx_m2r (psubusw, var, reg)</u></td></tr>
<tr><th id="174">174</th><td><u>#define    <dfn class="macro" id="_M/psubusw_r2r" data-ref="_M/psubusw_r2r">psubusw_r2r</dfn>(regs,regd)    mmx_r2r (psubusw, regs, regd)</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><u>#define    <dfn class="macro" id="_M/punpckhbw_m2r" data-ref="_M/punpckhbw_m2r">punpckhbw_m2r</dfn>(var,reg)        mmx_m2r (punpckhbw, var, reg)</u></td></tr>
<tr><th id="177">177</th><td><u>#define    <dfn class="macro" id="_M/punpckhbw_r2r" data-ref="_M/punpckhbw_r2r">punpckhbw_r2r</dfn>(regs,regd)    mmx_r2r (punpckhbw, regs, regd)</u></td></tr>
<tr><th id="178">178</th><td><u>#define    <dfn class="macro" id="_M/punpckhdq_m2r" data-ref="_M/punpckhdq_m2r">punpckhdq_m2r</dfn>(var,reg)        mmx_m2r (punpckhdq, var, reg)</u></td></tr>
<tr><th id="179">179</th><td><u>#define    <dfn class="macro" id="_M/punpckhdq_r2r" data-ref="_M/punpckhdq_r2r">punpckhdq_r2r</dfn>(regs,regd)    mmx_r2r (punpckhdq, regs, regd)</u></td></tr>
<tr><th id="180">180</th><td><u>#define    <dfn class="macro" id="_M/punpckhwd_m2r" data-ref="_M/punpckhwd_m2r">punpckhwd_m2r</dfn>(var,reg)        mmx_m2r (punpckhwd, var, reg)</u></td></tr>
<tr><th id="181">181</th><td><u>#define    <dfn class="macro" id="_M/punpckhwd_r2r" data-ref="_M/punpckhwd_r2r">punpckhwd_r2r</dfn>(regs,regd)    mmx_r2r (punpckhwd, regs, regd)</u></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><u>#define    <dfn class="macro" id="_M/punpcklbw_m2r" data-ref="_M/punpcklbw_m2r">punpcklbw_m2r</dfn>(var,reg)         mmx_m2r (punpcklbw, var, reg)</u></td></tr>
<tr><th id="184">184</th><td><u>#define    <dfn class="macro" id="_M/punpcklbw_r2r" data-ref="_M/punpcklbw_r2r">punpcklbw_r2r</dfn>(regs,regd)    mmx_r2r (punpcklbw, regs, regd)</u></td></tr>
<tr><th id="185">185</th><td><u>#define    <dfn class="macro" id="_M/punpckldq_m2r" data-ref="_M/punpckldq_m2r">punpckldq_m2r</dfn>(var,reg)        mmx_m2r (punpckldq, var, reg)</u></td></tr>
<tr><th id="186">186</th><td><u>#define    <dfn class="macro" id="_M/punpckldq_r2r" data-ref="_M/punpckldq_r2r">punpckldq_r2r</dfn>(regs,regd)    mmx_r2r (punpckldq, regs, regd)</u></td></tr>
<tr><th id="187">187</th><td><u>#define    <dfn class="macro" id="_M/punpcklwd_m2r" data-ref="_M/punpcklwd_m2r">punpcklwd_m2r</dfn>(var,reg)        mmx_m2r (punpcklwd, var, reg)</u></td></tr>
<tr><th id="188">188</th><td><u>#define    <dfn class="macro" id="_M/punpcklwd_r2r" data-ref="_M/punpcklwd_r2r">punpcklwd_r2r</dfn>(regs,regd)    mmx_r2r (punpcklwd, regs, regd)</u></td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><u>#define    <dfn class="macro" id="_M/pxor_m2r" data-ref="_M/pxor_m2r">pxor_m2r</dfn>(var,reg)    mmx_m2r (pxor, var, reg)</u></td></tr>
<tr><th id="191">191</th><td><u>#define    <dfn class="macro" id="_M/pxor_r2r" data-ref="_M/pxor_r2r">pxor_r2r</dfn>(regs,regd)    mmx_r2r (pxor, regs, regd)</u></td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><i>/* 3DNOW extensions */</i></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/pavgusb_m2r" data-ref="_M/pavgusb_m2r">pavgusb_m2r</dfn>(var,reg)    mmx_m2r (pavgusb, var, reg)</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/pavgusb_r2r" data-ref="_M/pavgusb_r2r">pavgusb_r2r</dfn>(regs,regd)    mmx_r2r (pavgusb, regs, regd)</u></td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><i>/* AMD MMX extensions - also available in intel SSE */</i></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/mmx_m2ri" data-ref="_M/mmx_m2ri">mmx_m2ri</dfn>(op,mem,reg,imm) \</u></td></tr>
<tr><th id="204">204</th><td><u>        __asm__ __volatile__ (#op " %1, %0, %%" #reg \</u></td></tr>
<tr><th id="205">205</th><td><u>                              : /* nothing */ \</u></td></tr>
<tr><th id="206">206</th><td><u>                              : "X" (mem), "X" (imm) \</u></td></tr>
<tr><th id="207">207</th><td><u>                              : #reg)</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/mmx_r2ri" data-ref="_M/mmx_r2ri">mmx_r2ri</dfn>(op,regs,regd,imm) \</u></td></tr>
<tr><th id="209">209</th><td><u>        __asm__ __volatile__ (#op " %0, %%" #regs ", %%" #regd \</u></td></tr>
<tr><th id="210">210</th><td><u>                              : /* nothing */ \</u></td></tr>
<tr><th id="211">211</th><td><u>                              : "X" (imm) \</u></td></tr>
<tr><th id="212">212</th><td><u>                              : #regd)</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><u>#define    <dfn class="macro" id="_M/mmx_fetch" data-ref="_M/mmx_fetch">mmx_fetch</dfn>(mem,hint) \</u></td></tr>
<tr><th id="215">215</th><td><u>    __asm__ __volatile__ ("prefetch" #hint " %0" \</u></td></tr>
<tr><th id="216">216</th><td><u>                  : /* nothing */ \</u></td></tr>
<tr><th id="217">217</th><td><u>                  : "X" (mem))</u></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><u>#define    <dfn class="macro" id="_M/maskmovq" data-ref="_M/maskmovq">maskmovq</dfn>(regs,maskreg)        mmx_r2ri (maskmovq, regs, maskreg)</u></td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><u>#define    <dfn class="macro" id="_M/movntq_r2m" data-ref="_M/movntq_r2m">movntq_r2m</dfn>(mmreg,var)        mmx_r2m (movntq, mmreg, var)</u></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><u>#define    <dfn class="macro" id="_M/pavgb_m2r" data-ref="_M/pavgb_m2r">pavgb_m2r</dfn>(var,reg)        mmx_m2r (pavgb, var, reg)</u></td></tr>
<tr><th id="225">225</th><td><u>#define    <dfn class="macro" id="_M/pavgb_r2r" data-ref="_M/pavgb_r2r">pavgb_r2r</dfn>(regs,regd)        mmx_r2r (pavgb, regs, regd)</u></td></tr>
<tr><th id="226">226</th><td><u>#define    <dfn class="macro" id="_M/pavgw_m2r" data-ref="_M/pavgw_m2r">pavgw_m2r</dfn>(var,reg)        mmx_m2r (pavgw, var, reg)</u></td></tr>
<tr><th id="227">227</th><td><u>#define    <dfn class="macro" id="_M/pavgw_r2r" data-ref="_M/pavgw_r2r">pavgw_r2r</dfn>(regs,regd)        mmx_r2r (pavgw, regs, regd)</u></td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><u>#define    <dfn class="macro" id="_M/pextrw_r2r" data-ref="_M/pextrw_r2r">pextrw_r2r</dfn>(mmreg,reg,imm)    mmx_r2ri (pextrw, mmreg, reg, imm)</u></td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><u>#define    <dfn class="macro" id="_M/pinsrw_r2r" data-ref="_M/pinsrw_r2r">pinsrw_r2r</dfn>(reg,mmreg,imm)    mmx_r2ri (pinsrw, reg, mmreg, imm)</u></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><u>#define    <dfn class="macro" id="_M/pmaxsw_m2r" data-ref="_M/pmaxsw_m2r">pmaxsw_m2r</dfn>(var,reg)        mmx_m2r (pmaxsw, var, reg)</u></td></tr>
<tr><th id="234">234</th><td><u>#define    <dfn class="macro" id="_M/pmaxsw_r2r" data-ref="_M/pmaxsw_r2r">pmaxsw_r2r</dfn>(regs,regd)        mmx_r2r (pmaxsw, regs, regd)</u></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><u>#define    <dfn class="macro" id="_M/pmaxub_m2r" data-ref="_M/pmaxub_m2r">pmaxub_m2r</dfn>(var,reg)        mmx_m2r (pmaxub, var, reg)</u></td></tr>
<tr><th id="237">237</th><td><u>#define    <dfn class="macro" id="_M/pmaxub_r2r" data-ref="_M/pmaxub_r2r">pmaxub_r2r</dfn>(regs,regd)        mmx_r2r (pmaxub, regs, regd)</u></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><u>#define    <dfn class="macro" id="_M/pminsw_m2r" data-ref="_M/pminsw_m2r">pminsw_m2r</dfn>(var,reg)        mmx_m2r (pminsw, var, reg)</u></td></tr>
<tr><th id="240">240</th><td><u>#define    <dfn class="macro" id="_M/pminsw_r2r" data-ref="_M/pminsw_r2r">pminsw_r2r</dfn>(regs,regd)        mmx_r2r (pminsw, regs, regd)</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><u>#define    <dfn class="macro" id="_M/pminub_m2r" data-ref="_M/pminub_m2r">pminub_m2r</dfn>(var,reg)        mmx_m2r (pminub, var, reg)</u></td></tr>
<tr><th id="243">243</th><td><u>#define    <dfn class="macro" id="_M/pminub_r2r" data-ref="_M/pminub_r2r">pminub_r2r</dfn>(regs,regd)        mmx_r2r (pminub, regs, regd)</u></td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><u>#define    <dfn class="macro" id="_M/pmovmskb" data-ref="_M/pmovmskb">pmovmskb</dfn>(mmreg,reg) \</u></td></tr>
<tr><th id="246">246</th><td><u>    __asm__ __volatile__ ("movmskps %" #mmreg ", %" #reg : : : #reg)</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><u>#define    <dfn class="macro" id="_M/pmulhuw_m2r" data-ref="_M/pmulhuw_m2r">pmulhuw_m2r</dfn>(var,reg)        mmx_m2r (pmulhuw, var, reg)</u></td></tr>
<tr><th id="249">249</th><td><u>#define    <dfn class="macro" id="_M/pmulhuw_r2r" data-ref="_M/pmulhuw_r2r">pmulhuw_r2r</dfn>(regs,regd)        mmx_r2r (pmulhuw, regs, regd)</u></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><u>#define    <dfn class="macro" id="_M/prefetcht0" data-ref="_M/prefetcht0">prefetcht0</dfn>(mem)            mmx_fetch (mem, t0)</u></td></tr>
<tr><th id="252">252</th><td><u>#define    <dfn class="macro" id="_M/prefetcht1" data-ref="_M/prefetcht1">prefetcht1</dfn>(mem)            mmx_fetch (mem, t1)</u></td></tr>
<tr><th id="253">253</th><td><u>#define    <dfn class="macro" id="_M/prefetcht2" data-ref="_M/prefetcht2">prefetcht2</dfn>(mem)            mmx_fetch (mem, t2)</u></td></tr>
<tr><th id="254">254</th><td><u>#define    <dfn class="macro" id="_M/prefetchnta" data-ref="_M/prefetchnta">prefetchnta</dfn>(mem)        mmx_fetch (mem, nta)</u></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><u>#define    <dfn class="macro" id="_M/psadbw_m2r" data-ref="_M/psadbw_m2r">psadbw_m2r</dfn>(var,reg)        mmx_m2r (psadbw, var, reg)</u></td></tr>
<tr><th id="257">257</th><td><u>#define    <dfn class="macro" id="_M/psadbw_r2r" data-ref="_M/psadbw_r2r">psadbw_r2r</dfn>(regs,regd)        mmx_r2r (psadbw, regs, regd)</u></td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><u>#define    <dfn class="macro" id="_M/pshufw_m2r" data-ref="_M/pshufw_m2r">pshufw_m2r</dfn>(var,reg,imm)        mmx_m2ri(pshufw, var, reg, imm)</u></td></tr>
<tr><th id="260">260</th><td><u>#define    <dfn class="macro" id="_M/pshufw_r2r" data-ref="_M/pshufw_r2r">pshufw_r2r</dfn>(regs,regd,imm)    mmx_r2ri(pshufw, regs, regd, imm)</u></td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><u>#define    <dfn class="macro" id="_M/sfence" data-ref="_M/sfence">sfence</dfn>() __asm__ __volatile__ ("sfence\n\t")</u></td></tr>
<tr><th id="263">263</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='algo_ivtc.c.html'>vlc/modules/video_filter/deinterlace/algo_ivtc.c</a><br/>Generated on <em>2016-Oct-25</em> from project vlc revision <em>2.2.0-git</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.0.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
