// Seed: 787067751
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  assign module_1.id_3 = 0;
  output wire id_2;
  inout wire id_1;
  wire id_11;
  wire id_12;
  ;
  logic id_13;
  wire  id_14;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    output tri id_4
    , id_7,
    output wire id_5
);
  wire id_8 = id_2;
  assign id_4 = id_2;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7
  );
endmodule
