INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'PALETTE_RAM2' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'PALETTE_RAM2'...
WARNING:sim - A core named 'PALETTE_RAM2' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'PALETTE_RAM2'...
Delivering associated files for 'PALETTE_RAM2'...
Delivering EJava files for 'PALETTE_RAM2'...
Generating implementation netlist for 'PALETTE_RAM2'...
INFO:sim - Pre-processing HDL files for 'PALETTE_RAM2'...
Running synthesis for 'PALETTE_RAM2'
Running ngcbuild...
Writing VHO instantiation template for 'PALETTE_RAM2'...
Writing VHDL behavioral simulation model for 'PALETTE_RAM2'...
WARNING:sim - Overwriting existing file
   E:/fpga/ZXUNO/V4/8bit/CPC/ipcore_dir/tmp/_cg/PALETTE_RAM2/doc/blk_mem_gen_v7_
   3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
E:/fpga/ZXUNO/V4/8bit/CPC/ipcore_dir/tmp/_cg/PALETTE_RAM2
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'PALETTE_RAM2'...
Generating metadata file...
Regenerating ISE project file for 'PALETTE_RAM2'...
Generating ISE project...
XCO file found: PALETTE_RAM2.xco
XMDF file found: PALETTE_RAM2_xmdf.tcl
Adding E:/fpga/ZXUNO/V4/8bit/CPC/ipcore_dir/tmp/_cg/PALETTE_RAM2.asy -view all
-origin_type imported
Adding E:/fpga/ZXUNO/V4/8bit/CPC/ipcore_dir/tmp/_cg/PALETTE_RAM2.ngc -view all
-origin_type created
Checking file "E:/fpga/ZXUNO/V4/8bit/CPC/ipcore_dir/tmp/_cg/PALETTE_RAM2.ngc"
for project device match ...
File "E:/fpga/ZXUNO/V4/8bit/CPC/ipcore_dir/tmp/_cg/PALETTE_RAM2.ngc" device
information matches project device.
Adding E:/fpga/ZXUNO/V4/8bit/CPC/ipcore_dir/tmp/_cg/PALETTE_RAM2.sym -view all
-origin_type imported
Adding E:/fpga/ZXUNO/V4/8bit/CPC/ipcore_dir/tmp/_cg/PALETTE_RAM2.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "E:/fpga/ZXUNO/V4/8bit/CPC/ipcore_dir/tmp/_cg/PALETTE_RAM2.vhd" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding E:/fpga/ZXUNO/V4/8bit/CPC/ipcore_dir/tmp/_cg/PALETTE_RAM2.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/PALETTE_RAM2"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'PALETTE_RAM2'.
