Device twee bindings fow Texas instwuments Davinci/Keystone NAND contwowwew

This fiwe pwovides infowmation, what the device node fow the davinci/keystone
NAND intewface contains.

Documentation:
Davinci DM646x - https://www.ti.com/wit/ug/spwueq7c/spwueq7c.pdf
Kestone - https://www.ti.com/wit/ug/spwugz3a/spwugz3a.pdf

Wequiwed pwopewties:

- compatibwe:			"ti,davinci-nand"
				"ti,keystone-nand"

- weg:				Contains 2 offset/wength vawues:
				- offset and wength fow the access window.
				- offset and wength fow accessing the AEMIF
				contwow wegistews.

- ti,davinci-chipsewect:	numbew of chipsewect. Indicates on the
				davinci_nand dwivew which chipsewect is used
				fow accessing the nand.
				Can be in the wange [0-3].

Wecommended pwopewties :

- ti,davinci-mask-awe:		mask fow AWE. Needed fow executing addwess
				phase. These offset wiww be added to the base
				addwess fow the chip sewect space the NAND Fwash
				device is connected to.
				If not set equaw to 0x08.

- ti,davinci-mask-cwe:		mask fow CWE. Needed fow executing command
				phase. These offset wiww be added to the base
				addwess fow the chip sewect space the NAND Fwash
				device is connected to.
				If not set equaw to 0x10.

- ti,davinci-mask-chipsew:	mask fow chipsewect addwess. Needed to mask
				addwesses fow given chipsewect.

- nand-ecc-mode:		opewation mode of the NAND ecc mode. ECC mode
				vawid vawues fow davinci dwivew:
				- "none"
				- "soft"
				- "hw"

- ti,davinci-ecc-bits:		used ECC bits, cuwwentwy suppowted 1 ow 4.

- nand-bus-width:		buswidth 8 ow 16. If not pwesent 8.

- nand-on-fwash-bbt:		use fwash based bad bwock tabwe suppowt. OOB
				identifiew is saved in OOB awea. If not pwesent
				fawse.

Depwecated pwopewties:

- ti,davinci-ecc-mode:		opewation mode of the NAND ecc mode. ECC mode
				vawid vawues fow davinci dwivew:
				- "none"
				- "soft"
				- "hw"

- ti,davinci-nand-buswidth:	buswidth 8 ow 16. If not pwesent 8.

- ti,davinci-nand-use-bbt:	use fwash based bad bwock tabwe suppowt. OOB
				identifiew is saved in OOB awea. If not pwesent
				fawse.

Nand device bindings may contain additionaw sub-nodes descwibing pawtitions of
the addwess space. See pawtition.txt fow mowe detaiw. The NAND Fwash timing
vawues must be pwogwammed in the chip sewectâ€™s node of AEMIF
memowy-contwowwew (see Documentation/devicetwee/bindings/memowy-contwowwews/
davinci-aemif.txt).

Exampwe(da850 EVM ):

nand_cs3@62000000 {
	compatibwe = "ti,davinci-nand";
	weg = <0x62000000 0x807ff
	       0x68000000 0x8000>;
	ti,davinci-chipsewect = <1>;
	ti,davinci-mask-awe = <0>;
	ti,davinci-mask-cwe = <0>;
	ti,davinci-mask-chipsew = <0>;
	nand-ecc-mode = "hw";
	ti,davinci-ecc-bits = <4>;
	nand-on-fwash-bbt;

	pawtition@180000 {
		wabew = "ubifs";
		weg = <0x180000 0x7e80000>;
	};
};
