

================================================================
== Vivado HLS Report for 'relu_array_array_ap_fixed_8u_relu_config6_s'
================================================================
* Date:           Tue Jul 20 16:21:59 2021

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.843 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      147|      147| 0.735 us | 0.735 us |  147|  147|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      145|      145|         3|          1|          1|   144|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     274|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     210|    -|
|Register         |        -|      -|     146|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     146|     484|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2940|   3600|  866400|  433200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_331_p2                       |     +    |      0|  0|  15|           8|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op28          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op56          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_382_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_2_fu_395_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_3_fu_408_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_4_fu_421_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_5_fu_434_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_6_fu_447_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_7_fu_460_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_fu_369_p2             |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln60_fu_325_p2               |   icmp   |      0|  0|  11|           8|           8|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |res_V_data_0_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_1_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_2_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_3_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_4_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_5_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_6_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_7_V_din                |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 274|         161|         154|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_314              |   9|          2|    8|         16|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 210|         46|   29|         60|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_0_reg_314                      |   8|   0|    8|          0|
    |icmp_ln60_reg_473                |   1|   0|    1|          0|
    |icmp_ln60_reg_473_pp0_iter1_reg  |   1|   0|    1|          0|
    |start_once_reg                   |   1|   0|    1|          0|
    |tmp_data_V_0_reg_482             |  16|   0|   16|          0|
    |tmp_data_V_1_reg_488             |  16|   0|   16|          0|
    |tmp_data_V_213_reg_494           |  16|   0|   16|          0|
    |tmp_data_V_3_reg_500             |  16|   0|   16|          0|
    |tmp_data_V_4_reg_506             |  16|   0|   16|          0|
    |tmp_data_V_5_reg_512             |  16|   0|   16|          0|
    |tmp_data_V_6_reg_518             |  16|   0|   16|          0|
    |tmp_data_V_7_reg_524             |  16|   0|   16|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 146|   0|  146|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config6> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config6> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config6> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config6> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config6> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config6> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config6> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config6> | return value |
|start_out                | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config6> | return value |
|start_write              | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config6> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |               data_V_data_0_V               |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_0_V               |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |               data_V_data_0_V               |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |               data_V_data_1_V               |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_1_V               |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |               data_V_data_1_V               |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |               data_V_data_2_V               |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_2_V               |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |               data_V_data_2_V               |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |               data_V_data_3_V               |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_3_V               |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |               data_V_data_3_V               |    pointer   |
|data_V_data_4_V_dout     |  in |   16|   ap_fifo  |               data_V_data_4_V               |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_4_V               |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |               data_V_data_4_V               |    pointer   |
|data_V_data_5_V_dout     |  in |   16|   ap_fifo  |               data_V_data_5_V               |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_5_V               |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |               data_V_data_5_V               |    pointer   |
|data_V_data_6_V_dout     |  in |   16|   ap_fifo  |               data_V_data_6_V               |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_6_V               |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |               data_V_data_6_V               |    pointer   |
|data_V_data_7_V_dout     |  in |   16|   ap_fifo  |               data_V_data_7_V               |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_7_V               |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |               data_V_data_7_V               |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                res_V_data_0_V               |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_0_V               |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                res_V_data_0_V               |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                res_V_data_1_V               |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_1_V               |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                res_V_data_1_V               |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                res_V_data_2_V               |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_2_V               |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                res_V_data_2_V               |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                res_V_data_3_V               |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_3_V               |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                res_V_data_3_V               |    pointer   |
|res_V_data_4_V_din       | out |   16|   ap_fifo  |                res_V_data_4_V               |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_4_V               |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                res_V_data_4_V               |    pointer   |
|res_V_data_5_V_din       | out |   16|   ap_fifo  |                res_V_data_5_V               |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_5_V               |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                res_V_data_5_V               |    pointer   |
|res_V_data_6_V_din       | out |   16|   ap_fifo  |                res_V_data_6_V               |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_6_V               |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                res_V_data_6_V               |    pointer   |
|res_V_data_7_V_din       | out |   16|   ap_fifo  |                res_V_data_7_V               |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_7_V               |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                res_V_data_7_V               |    pointer   |
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+

