

================================================================
== Vivado HLS Report for 'conv1'
================================================================
* Date:           Tue Jul  9 15:58:48 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_hls_010
* Solution:       s_1
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.614|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  436259|  436259|  436259|  436259|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1               |    4160|    4160|       130|          -|          -|    32|    no    |
        | + Loop 1.1            |     128|     128|         4|          -|          -|    32|    no    |
        |- Loop 2               |  421064|  421064|     15038|          -|          -|    28|    no    |
        | + conv1_w             |   15036|   15036|       537|          -|          -|    28|    no    |
        |  ++ conv1_w1          |     535|     535|       107|          -|          -|     5|    no    |
        |   +++ conv1_w1.1      |     105|     105|        21|          -|          -|     5|    no    |
        |    ++++ conv1_w1.1.1  |      18|      18|         3|          -|          -|     6|    no    |
        |- Loop 3               |   11032|   11032|       394|          -|          -|    28|    no    |
        | + conv1_b             |     392|     392|        14|          -|          -|    28|    no    |
        |  ++ conv1_b1          |      12|      12|         2|          -|          -|     6|    no    |
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      1|      -|      -|    -|
|Expression       |        -|      -|      0|    773|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      0|    100|    143|    -|
|Memory           |        2|      -|      9|      1|    0|
|Multiplexer      |        -|      -|      -|     48|    -|
|Register         |        -|      -|    372|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        2|      1|    481|    965|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        1|      1|      1|      5|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |lenet_fpext_32ns_bkb_U1  |lenet_fpext_32ns_bkb  |        0|      0|  100|  143|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  100|  143|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |lenet_mac_muladd_cud_U2  |lenet_mac_muladd_cud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +----------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |K1_B_V_U  |conv1_K1_B_V  |        0|  9|   1|    0|     6|    9|     1|           54|
    |K1_W_V_U  |conv1_K1_W_V  |        1|  0|   0|    0|   150|   11|     1|         1650|
    |in_V_U    |conv1_in_V    |        1|  0|   0|    0|  1024|   16|     1|        16384|
    +----------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |              |        2|  9|   1|    0|  1180|   36|     3|        18088|
    +----------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |add_ln1117_10_fu_921_p2   |     +    |      0|  0|    8|           9|           9|
    |add_ln1117_11_fu_927_p2   |     +    |      0|  0|    8|           9|           9|
    |add_ln1117_9_fu_900_p2    |     +    |      0|  0|    8|           6|           6|
    |add_ln1117_fu_894_p2      |     +    |      0|  0|    8|           6|           6|
    |add_ln11_fu_401_p2        |     +    |      0|  0|   10|          10|          10|
    |add_ln1265_4_fu_1030_p2   |     +    |      0|  0|   12|          12|          12|
    |add_ln1265_5_fu_1086_p2   |     +    |      0|  0|   14|          14|          14|
    |add_ln1265_6_fu_937_p2    |     +    |      0|  0|   14|          14|          14|
    |add_ln1265_fu_759_p2      |     +    |      0|  0|   12|          12|          12|
    |add_ln1495_fu_1114_p2     |     +    |      0|  0|   15|          15|          15|
    |add_ln203_fu_396_p2       |     +    |      0|  0|   12|          12|          12|
    |add_ln25_1_fu_836_p2      |     +    |      0|  0|    7|           5|           5|
    |add_ln25_fu_810_p2        |     +    |      0|  0|    7|           5|           5|
    |add_ln581_fu_489_p2       |     +    |      0|  0|   12|           5|          12|
    |add_ln703_fu_1108_p2      |     +    |      0|  0|   16|          16|          16|
    |i_6_fu_703_p2             |     +    |      0|  0|    7|           5|           1|
    |i_7_fu_974_p2             |     +    |      0|  0|    7|           5|           1|
    |i_fu_346_p2               |     +    |      0|  0|    6|           6|           1|
    |j_2_fu_386_p2             |     +    |      0|  0|    6|           6|           1|
    |j_3_fu_1020_p2            |     +    |      0|  0|    7|           5|           1|
    |j_fu_749_p2               |     +    |      0|  0|    7|           5|           1|
    |k_2_fu_868_p2             |     +    |      0|  0|    4|           3|           1|
    |k_fu_1071_p2              |     +    |      0|  0|    4|           3|           1|
    |x_fu_804_p2               |     +    |      0|  0|    4|           3|           1|
    |y_fu_830_p2               |     +    |      0|  0|    4|           3|           1|
    |F2_fu_477_p2              |     -    |      0|  0|   12|          11|          12|
    |man_V_1_fu_457_p2         |     -    |      0|  0|   54|           1|          54|
    |sub_ln1265_1_fu_1004_p2   |     -    |      0|  0|   11|          11|          11|
    |sub_ln1265_2_fu_788_p2    |     -    |      0|  0|   14|          14|          14|
    |sub_ln1265_3_fu_1059_p2   |     -    |      0|  0|   14|          14|          14|
    |sub_ln1265_fu_733_p2      |     -    |      0|  0|   11|          11|          11|
    |sub_ln581_fu_495_p2       |     -    |      0|  0|   12|           4|          12|
    |and_ln581_fu_608_p2       |    and   |      0|  0|    1|           1|           1|
    |and_ln582_fu_593_p2       |    and   |      0|  0|    1|           1|           1|
    |and_ln585_1_fu_625_p2     |    and   |      0|  0|    1|           1|           1|
    |and_ln585_fu_619_p2       |    and   |      0|  0|    1|           1|           1|
    |and_ln603_fu_642_p2       |    and   |      0|  0|    1|           1|           1|
    |ashr_ln586_fu_551_p2      |   ashr   |      0|  0|  162|          54|          54|
    |icmp_ln15_fu_697_p2       |   icmp   |      0|  0|    2|           5|           4|
    |icmp_ln17_fu_743_p2       |   icmp   |      0|  0|    2|           5|           4|
    |icmp_ln19_fu_798_p2       |   icmp   |      0|  0|    2|           3|           3|
    |icmp_ln21_fu_824_p2       |   icmp   |      0|  0|    2|           3|           3|
    |icmp_ln23_fu_862_p2       |   icmp   |      0|  0|    2|           3|           3|
    |icmp_ln32_fu_968_p2       |   icmp   |      0|  0|    2|           5|           4|
    |icmp_ln34_fu_1014_p2      |   icmp   |      0|  0|    2|           5|           4|
    |icmp_ln36_fu_1065_p2      |   icmp   |      0|  0|    2|           3|           3|
    |icmp_ln571_fu_471_p2      |   icmp   |      0|  0|   23|          63|           1|
    |icmp_ln581_fu_483_p2      |   icmp   |      0|  0|    5|          12|           4|
    |icmp_ln582_fu_509_p2      |   icmp   |      0|  0|    5|          12|           4|
    |icmp_ln585_fu_542_p2      |   icmp   |      0|  0|    5|          12|           6|
    |icmp_ln603_fu_529_p2      |   icmp   |      0|  0|    4|           8|           1|
    |icmp_ln7_fu_340_p2        |   icmp   |      0|  0|    3|           6|           7|
    |icmp_ln9_fu_380_p2        |   icmp   |      0|  0|    3|           6|           7|
    |or_ln581_fu_631_p2        |    or    |      0|  0|    1|           1|           1|
    |or_ln582_fu_598_p2        |    or    |      0|  0|    1|           1|           1|
    |or_ln603_1_fu_668_p2      |    or    |      0|  0|    1|           1|           1|
    |or_ln603_2_fu_682_p2      |    or    |      0|  0|    1|           1|           1|
    |or_ln603_fu_655_p2        |    or    |      0|  0|    1|           1|           1|
    |in_V_d0                   |  select  |      0|  0|   16|           1|          16|
    |man_V_2_fu_463_p3         |  select  |      0|  0|   54|           1|          54|
    |select_ln39_fu_1128_p3    |  select  |      0|  0|   15|           1|           1|
    |select_ln588_fu_571_p3    |  select  |      0|  0|    2|           1|           2|
    |select_ln603_1_fu_661_p3  |  select  |      0|  0|   16|           1|          16|
    |select_ln603_2_fu_674_p3  |  select  |      0|  0|   16|           1|          16|
    |select_ln603_fu_647_p3    |  select  |      0|  0|   16|           1|          16|
    |sh_amt_fu_501_p3          |  select  |      0|  0|   12|           1|          12|
    |shl_ln604_fu_583_p2       |    shl   |      0|  0|   35|          16|          16|
    |xor_ln571_fu_588_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln581_fu_636_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln582_fu_602_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln585_fu_613_p2       |    xor   |      0|  0|    2|           1|           2|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0|  773|         503|         574|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   8|         19|    1|         19|
    |i4_0_reg_245    |   3|          2|    5|         10|
    |i6_0_reg_303    |   3|          2|    5|         10|
    |i_0_reg_223     |   3|          2|    6|         12|
    |in_V_address0   |   3|          3|   10|         30|
    |j5_0_reg_257    |   3|          2|    5|         10|
    |j7_0_reg_314    |   3|          2|    5|         10|
    |j_0_reg_234     |   3|          2|    6|         12|
    |k8_0_reg_325    |   3|          2|    3|          6|
    |k_0_reg_292     |   3|          2|    3|          6|
    |out_V_address0  |   4|          5|   13|         65|
    |out_V_d0        |   3|          3|   16|         48|
    |x_0_reg_269     |   3|          2|    3|          6|
    |y_0_reg_280     |   3|          2|    3|          6|
    +----------------+----+-----------+-----+-----------+
    |Total           |  48|         50|   84|        250|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln203_reg_1175      |  12|   0|   12|          0|
    |add_ln25_reg_1265       |   5|   0|    5|          0|
    |ap_CS_fsm               |  18|   0|   18|          0|
    |i4_0_reg_245            |   5|   0|    5|          0|
    |i6_0_reg_303            |   5|   0|    5|          0|
    |i_0_reg_223             |   6|   0|    6|          0|
    |i_6_reg_1234            |   5|   0|    5|          0|
    |i_7_reg_1324            |   5|   0|    5|          0|
    |i_reg_1152              |   6|   0|    6|          0|
    |icmp_ln571_reg_1196     |   1|   0|    1|          0|
    |icmp_ln581_reg_1202     |   1|   0|    1|          0|
    |icmp_ln582_reg_1214     |   1|   0|    1|          0|
    |icmp_ln603_reg_1226     |   1|   0|    1|          0|
    |input_load_reg_1185     |  32|   0|   32|          0|
    |j5_0_reg_257            |   5|   0|    5|          0|
    |j7_0_reg_314            |   5|   0|    5|          0|
    |j_0_reg_234             |   6|   0|    6|          0|
    |j_2_reg_1170            |   6|   0|    6|          0|
    |j_3_reg_1337            |   5|   0|    5|          0|
    |j_reg_1247              |   5|   0|    5|          0|
    |k8_0_reg_325            |   3|   0|    3|          0|
    |k_0_reg_292             |   3|   0|    3|          0|
    |k_2_reg_1301            |   3|   0|    3|          0|
    |k_reg_1350              |   3|   0|    3|          0|
    |man_V_2_reg_1191        |  54|   0|   54|          0|
    |out_V_addr_5_reg_1311   |  13|   0|   13|          0|
    |out_V_addr_reg_1355     |  13|   0|   13|          0|
    |sext_ln1192_reg_1293    |  26|   0|   26|          0|
    |sext_ln1265_1_reg_1329  |  10|   0|   12|          2|
    |sext_ln1265_reg_1239    |  10|   0|   12|          2|
    |sh_amt_reg_1208         |  12|   0|   12|          0|
    |shl_ln_reg_1162         |   5|   0|   10|          5|
    |sub_ln1265_2_reg_1252   |  13|   0|   14|          1|
    |sub_ln1265_3_reg_1342   |  13|   0|   14|          1|
    |trunc_ln583_reg_1220    |  16|   0|   16|          0|
    |trunc_ln_reg_1316       |  16|   0|   16|          0|
    |x_0_reg_269             |   3|   0|    3|          0|
    |x_reg_1260              |   3|   0|    3|          0|
    |y_0_reg_280             |   3|   0|    3|          0|
    |y_reg_1278              |   3|   0|    3|          0|
    |zext_ln1116_8_reg_1288  |   3|   0|    9|          6|
    |zext_ln11_reg_1157      |   6|   0|   12|          6|
    |zext_ln21_1_reg_1270    |   3|   0|    6|          3|
    +------------------------+----+----+-----+-----------+
    |Total                   | 372|   0|  398|         26|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |     conv1    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |     conv1    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |     conv1    | return value |
|ap_done         | out |    1| ap_ctrl_hs |     conv1    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |     conv1    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |     conv1    | return value |
|input_r_Addr_A  | out |   32|    bram    |    input_r   |     array    |
|input_r_EN_A    | out |    1|    bram    |    input_r   |     array    |
|input_r_WEN_A   | out |    4|    bram    |    input_r   |     array    |
|input_r_Din_A   | out |   32|    bram    |    input_r   |     array    |
|input_r_Dout_A  |  in |   32|    bram    |    input_r   |     array    |
|out_V_address0  | out |   13|  ap_memory |     out_V    |     array    |
|out_V_ce0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0        | out |   16|  ap_memory |     out_V    |     array    |
|out_V_q0        |  in |   16|  ap_memory |     out_V    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

