tclmode

# Generated by Genus(TM) Synthesis Solution 22.16-s078_1, revision 1.568.4
# Generated on: Mon Jun 23 11:11:03 UTC 2025 (Mon Jun 23 11:11:03 UTC 2025)

set_screen_display -noprogress
set_dofile_abort exit

### Alias mapping flow is enabled. ###
# Root attribute 'alias_flow'                 was 'true'.

set lec_version [regsub {(-)[A-Za-z]} $env(LEC_VERSION) ""]

# Turns on the flowgraph datapath solver.
set wlec_analyze_dp_flowgraph true
# Indicates that resource sharing datapath optimization is present.
set share_dp_analysis         true

# The flowgraph solver is recommended for datapath analysis in LEC 19.1 or newer.
set lec_version_required "19.10100"
if {$lec_version >= $lec_version_required &&
    $wlec_analyze_dp_flowgraph} {
    set DATAPATH_SOLVER_OPTION "-flowgraph"
} elseif {$share_dp_analysis} {
    set DATAPATH_SOLVER_OPTION "-share"
} else {
    set DATAPATH_SOLVER_OPTION ""
}

# This composite dofile includes two compare operations: rtl-to-fv_map and
# fv_map-to-revised. The 'fv_map' netlist was automatically written in the
# verification directory during the syn_map command.

# This function is only valid for a flat compare
proc is_pass {} {
    redirect -variable compare_result {report_verification}
    foreach i [split $compare_result "\n"] {
        if {[regexp {Compare Results:\s+PASS} $i]} {
            return true
        }
    }
    return false
}

tcl_set_command_name_echo on

set logfile logs_Jun23-10:31:50/rtl2intermediate.lec.log ;# user can modify this name for succeeding runs

set_log_file $logfile -replace

usage -auto -elapse

set_mapping_method -sensitive

# Comparing intermediate 'fv_map' netlist vs. revised netlist.

set_verification_information fv_map_udma_subsystem_intermediatev_db

read_implementation_information fv/udma_subsystem -golden fv_map -revised udma_subsystem_intermediatev

# Root attribute 'wlec_multithread_license_list' can be used to specify a license list
# for multithreaded processing. The default list is used otherwise.
set_parallel_option -threads 1,4 -norelease_license
set_compare_options -threads 1,4

set env(RC_VERSION)     "22.16-s078_1"
set env(CDN_SYNTH_ROOT) "/tools/cadence/DDI/22.16/GENUS221/tools.lnx86"
set CDN_SYNTH_ROOT      "/tools/cadence/DDI/22.16/GENUS221/tools.lnx86"
set env(CW_DIR) "/tools/cadence/DDI/22.16/GENUS221/tools.lnx86/lib/chipware"
set CW_DIR      "/tools/cadence/DDI/22.16/GENUS221/tools.lnx86/lib/chipware"
set lec_version_required "21.20249"
if { ($lec_version < $lec_version_required) &&
    [file exists /tools/cadence/DDI/22.16/GENUS221/tools.lnx86/lib/chipware/old_encrypt_sim]} {
    set env(CW_DIR_SIM) "/tools/cadence/DDI/22.16/GENUS221/tools.lnx86/lib/chipware/old_encrypt_sim"
    set CW_DIR_SIM      "/tools/cadence/DDI/22.16/GENUS221/tools.lnx86/lib/chipware/old_encrypt_sim"
} else {
    set env(CW_DIR_SIM) "/tools/cadence/DDI/22.16/GENUS221/tools.lnx86/lib/chipware/sim"
    set CW_DIR_SIM      "/tools/cadence/DDI/22.16/GENUS221/tools.lnx86/lib/chipware/sim"
}
set_multiplier_implementation boothrca -both

# default is to error out when module definitions are missing
set_undefined_cell black_box -noascend -both

# ILM modules: 

add_search_path . -library -both
read_library -liberty -both \
    /tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72v125c.lib \
    /tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90lvt_100a/tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib \
    /tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72v125c.lib \
    /tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90lvt_100a/tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib

read_design -verilog95   -golden -lastmod -noelab fv/udma_subsystem/fv_map.v.gz
elaborate_design -golden -root {udma_subsystem}

read_design -verilog95   -revised -lastmod -noelab outputs_Jun23-10:31:50/udma_subsystem_intermediate.v
elaborate_design -revised -root {udma_subsystem}

#add_name_alias fv/udma_subsystem/fv_map.singlebit.original_name.alias.json.gz -golden
#set_mapping_method -alias -golden

report_design_data
report_black_box

set_flatten_model -seq_constant
set_flatten_model -seq_constant_x_to 0
set_flatten_model -nodff_to_dlat_zero
set_flatten_model -nodff_to_dlat_feedback
set_flatten_model -hier_seq_merge
set_flatten_model -gated_clock

#add_name_alias fv/udma_subsystem/udma_subsystem_intermediatev.singlebit.original_name.alias.json.gz -revised
#set_mapping_method -alias -revised
#add_renaming_rule r1alias _reg((\\\[%w\\\])*(/U\\\$%d)*)$ @1 -type dff dlat -both

# Reports the quality of the implementation information.
# This command is only available with LEC 20.10-p100 or later.
set lec_version_required "20.10100"
if {$lec_version >= $lec_version_required} {
    check_verification_information
}

set_analyze_option -auto -report_map

set_system_mode lec
report_unmapped_points -summary
report_unmapped_points -notmapped
add_compared_points -all
compare

report_compare_data -class nonequivalent -class abort -class notcompared
report_verification -verbose
report_statistics

write_compared_points noneq.compared_points.udma_subsystem.fv_map.udma_subsystem_intermediatev.tcl -class noneq -tclmode -replace
set lec_version_required "21.10100"
if {$lec_version >= $lec_version_required} {
    analyze_nonequivalent -source_diagnosis
    report_nonequivalent_analysis > noneq.source_diag.udma_subsystem.fv_map.udma_subsystem_intermediatev.rpt
}
report_test_vector -noneq > noneq.test_vector.udma_subsystem.fv_map.udma_subsystem_intermediatev.rpt
# Check intermediate 'fv_map' netlist vs. revised netlist compare result
if {![is_pass]} {
    error "// ERROR: Compare was not equivalent."
}

write_verification_information
report_verification_information

# Reports how effective the implementation information was.
# This command is only available with LEC 18.20-d330 or later.
set lec_version_required "18.20330"
if {$lec_version >= $lec_version_required} {
    report_implementation_information
}

reset

set_mapping_method -sensitive

# Comparing RTL vs. intermediate 'fv_map' netlist.

set_verification_information rtl_fv_map_db

read_implementation_information fv/udma_subsystem -revised fv_map

# Root attribute 'wlec_multithread_license_list' can be used to specify a license list
# for multithreaded processing. The default list is used otherwise.
set_parallel_option -threads 1,4 -norelease_license
set_compare_options -threads 1,4

set env(RC_VERSION)     "22.16-s078_1"
set env(CDN_SYNTH_ROOT) "/tools/cadence/DDI/22.16/GENUS221/tools.lnx86"
set CDN_SYNTH_ROOT      "/tools/cadence/DDI/22.16/GENUS221/tools.lnx86"
set env(CW_DIR) "/tools/cadence/DDI/22.16/GENUS221/tools.lnx86/lib/chipware"
set CW_DIR      "/tools/cadence/DDI/22.16/GENUS221/tools.lnx86/lib/chipware"
set lec_version_required "21.20249"
if { ($lec_version < $lec_version_required) &&
    [file exists /tools/cadence/DDI/22.16/GENUS221/tools.lnx86/lib/chipware/old_encrypt_sim]} {
    set env(CW_DIR_SIM) "/tools/cadence/DDI/22.16/GENUS221/tools.lnx86/lib/chipware/old_encrypt_sim"
    set CW_DIR_SIM      "/tools/cadence/DDI/22.16/GENUS221/tools.lnx86/lib/chipware/old_encrypt_sim"
} else {
    set env(CW_DIR_SIM) "/tools/cadence/DDI/22.16/GENUS221/tools.lnx86/lib/chipware/sim"
    set CW_DIR_SIM      "/tools/cadence/DDI/22.16/GENUS221/tools.lnx86/lib/chipware/sim"
}
set_multiplier_implementation boothrca -both

# default is to error out when module definitions are missing
set_undefined_cell black_box -noascend -both

# ILM modules: 

add_search_path . -library -both
read_library -liberty -both \
    /tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72v125c.lib \
    /tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90lvt_100a/tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib \
    /tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72v125c.lib \
    /tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90lvt_100a/tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib

set_undriven_signal 0 -golden
set lec_version_required "16.20100"
if {$lec_version >= $lec_version_required} {
    set_naming_style genus -golden
} else {
    set_naming_style rc -golden
}
set_naming_rule "%s\[%d\]" -instance_array -golden
set_naming_rule "%s_reg" -register -golden
set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -instance -golden
set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -variable -golden
set lec_version_required "17.10200"
if {$lec_version >= $lec_version_required} {
    set_naming_rule -ungroup_separator {_} -golden
}

# Align LEC's treatment of mismatched port widths with constant
# connections with Genus's. Genus message CDFG-467 and LEC message
# HRC3.6 may indicate the presence of this issue.
# This option is only available with LEC 17.20-d301 or later.
set lec_version_required "17.20301"
if {$lec_version >= $lec_version_required} {
    set_hdl_options -const_port_extend
}
set_hdl_options -unsigned_conversion_overflow on
set_hdl_option -v_to_vd on

set lec_version_required "20.20226"
if {$lec_version >= $lec_version_required} {
    set_hdl_options -VERILOG_INCLUDE_DIR "sep:src"
} else {
    set_hdl_options -VERILOG_INCLUDE_DIR "sep:src:cwd"
}
delete_search_path -all -design -golden
add_search_path /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/include /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl -design -golden
read_design -enumconstraint -define TARGET_GENUS -define TARGET_RTL -define TARGET_SYNTHESIS -define SYNTHESIS  -merge bbox -golden -lastmod -noelab  -sv09 /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/io_generic_fifo.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/udma_apb_if.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/udma_clk_div_cnt.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/udma_ctrl.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/udma_dc_fifo.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_arbiter.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_ch_addrgen.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/io_tx_fifo.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/io_tx_fifo_mark.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/common/udma_clkgen.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_tx_channels.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_stream_unit.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_rx_channels.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl/core/udma_core.sv
delete_search_path -all -design -golden
add_search_path /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/include /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_core-25b62500cd51a5c6/rtl -design -golden
read_design -enumconstraint -define TARGET_GENUS -define TARGET_RTL -define TARGET_SYNTHESIS -define SYNTHESIS  -merge bbox -golden -lastmod -noelab  -sv09 /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_camera-86b8118519db0f98/rtl/camera_reg_if.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_camera-86b8118519db0f98/rtl/camera_if.sv
add_search_path /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/axi-d42e23417b564294/include /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/peripheral_interco /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/include /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/include /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/register_interface-1e5f22ae6b2b5b5d/include -design -golden
read_design -enumconstraint -define TARGET_GENUS -define TARGET_RTL -define TARGET_SYNTHESIS -define SYNTHESIS  -merge bbox -golden -lastmod -noelab  -sv09 /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_au.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_bincu.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_reg_if.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_rx_dataout.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter_tx_datafetch.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_filter-a40516c05ed4bf59/rtl/udma_filter.sv
add_search_path /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/axi-d42e23417b564294/include /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/peripheral_interco /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/include /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/include /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/register_interface-1e5f22ae6b2b5b5d/include -design -golden
read_design -enumconstraint -define TARGET_GENUS -define TARGET_RTL -define TARGET_SYNTHESIS -define SYNTHESIS  -merge bbox -golden -lastmod -noelab  -sv09 /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/cdc_fifo_gray_hyper.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/graycode_hyper.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/clock_diff_out.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/clk_gen_hyper.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/onehot_to_bin_hyper.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/ddr_out.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyperbus_delay_line.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/read_clk_rwds.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyperbus_phy.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/cmd_addr_gen.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_reg_if_common.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_reg_if_mulid.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_rxbuffer.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_txbuffer.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_ctrl.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyperbus_mulid.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyper_unpack.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_cfg_outbuff.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyperbus_mux_generic.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyper_twd_trans_spliter.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyper_rr_flag_req.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyper_arbiter.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/hyper_arb_primitive.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/io_generic_fifo_hyper.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_dc_fifo_hyper.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/dc_token_ring_fifo_din_hyper.v /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/dc_token_ring_fifo_dout_hyper.v /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/dc_token_ring_hyper.v /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/dc_data_buffer_hyper.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/dc_full_detector_hyper.v /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/dc_synchronizer_hyper.v /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_cmd_queue.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_busy.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_busy_phy.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_hyper-0e2eefc5c5ed37ee/udma-hyperbus/src/udma_hyper_top.sv
delete_search_path -all -design -golden
add_search_path /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl -design -golden
read_design -enumconstraint -define TARGET_GENUS -define TARGET_RTL -define TARGET_SYNTHESIS -define SYNTHESIS  -merge bbox -golden -lastmod -noelab  -sv09 /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl/udma_i2c_bus_ctrl.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl/udma_i2c_reg_if.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl/udma_i2c_control.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_i2c-86169ce0b4173d19/rtl/udma_i2c_top.sv
delete_search_path -all -design -golden
add_search_path /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/include -design -golden
read_design -enumconstraint -define TARGET_GENUS -define TARGET_RTL -define TARGET_SYNTHESIS -define SYNTHESIS  -merge bbox -golden -lastmod -noelab  -sv09 /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/cic_comb.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/cic_integrator.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/i2s_clk_gen.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/i2s_rx_channel.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/i2s_tx_channel.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/i2s_ws_gen.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/udma_i2s_reg_if.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/cic_top.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/i2s_clkws_gen.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/pdm_top.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/i2s_txrx.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_i2s-4c2d946afbfb2209/rtl/udma_i2s_top.sv
delete_search_path -all -design -golden
add_search_path /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/include /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl -design -golden
read_design -enumconstraint -define TARGET_GENUS -define TARGET_RTL -define TARGET_SYNTHESIS -define SYNTHESIS  -merge bbox -golden -lastmod -noelab  -sv09 /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl/udma_spim_ctrl.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl/udma_spim_reg_if.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl/udma_spim_txrx.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_qspi-ad1b15dd0651b0f6/rtl/udma_spim_top.sv
delete_search_path -all -design -golden
add_search_path /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/include -design -golden
read_design -enumconstraint -define TARGET_GENUS -define TARGET_RTL -define TARGET_SYNTHESIS -define SYNTHESIS  -merge bbox -golden -lastmod -noelab  -sv09 /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/sdio_crc16.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/sdio_crc7.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/udma_sdio_reg_if.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/sdio_txrx_cmd.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/sdio_txrx_data.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/sdio_txrx.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_sdio-eb03ff2eeab7e6c0/rtl/udma_sdio_top.sv
delete_search_path -all -design -golden
add_search_path /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/include -design -golden
read_design -enumconstraint -define TARGET_GENUS -define TARGET_RTL -define TARGET_SYNTHESIS -define SYNTHESIS  -merge bbox -golden -lastmod -noelab  -sv09 /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_uart-987a5c3aaae1cf57/rtl/udma_uart_reg_if.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_uart-987a5c3aaae1cf57/rtl/udma_uart_rx.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_uart-987a5c3aaae1cf57/rtl/udma_uart_tx.sv /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_uart-987a5c3aaae1cf57/rtl/udma_uart_top.sv
delete_search_path -all -design -golden
add_search_path /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/axi-d42e23417b564294/include /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/low_latency_interco /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cluster_interconnect-abcda71a83f4333c/rtl/peripheral_interco /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/common_cells-f18d75f6d6d026a5/include /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cv32e40p-0a3884e05ea5a482/rtl/include /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/register_interface-1e5f22ae6b2b5b5d/include -design -golden
read_design -enumconstraint -define TARGET_GENUS -define TARGET_RTL -define TARGET_SYNTHESIS -define SYNTHESIS  -merge bbox -golden -lastmod -noelab  -sv09 /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv
elaborate_design -golden -root {udma_subsystem} -rootonly -rootonly  

read_design -verilog95   -revised -lastmod -noelab fv/udma_subsystem/fv_map.v.gz
elaborate_design -revised -root {udma_subsystem}

uniquify -all -nolib -golden

report_design_data
report_black_box

set_flatten_model -seq_constant
set_flatten_model -seq_constant_x_to 0
set_flatten_model -nodff_to_dlat_zero
set_flatten_model -nodff_to_dlat_feedback
set_flatten_model -hier_seq_merge
set_flatten_model -gated_clock

set_flatten_model -balanced_modeling

#add_name_alias fv/udma_subsystem/fv_map.singlebit.original_name.alias.json.gz -revised
#set_mapping_method -alias -revised
#add_renaming_rule r1alias _reg((\\\[%w\\\])*(/U\\\$%d)*)$ @1 -type dff dlat -both

# modules were tagged with 'unresolved' attribute during synthesis
#   can cause non-equivalences if ports in Golden and Revised do not match
# attribute write_vlog_empty_module_for_black_box is set to false in synthesis
#   can cause non-equivalences since port directions will be inferred
add_black_box cdc_fifo_gray_WIDTH16_LOG_DEPTH3_SYNC_STAGES2 pulp_clock_gating pulp_clock_inverter edge_propagator cdc_fifo_gray_WIDTH8_LOG_DEPTH2_SYNC_STAGES2 cdc_fifo_gray_WIDTH32_LOG_DEPTH2_SYNC_STAGES2 pulp_clock_mux2 pulp_sync_2 pulp_sync_wedge edge_propagator_tx cdc_fifo_gray_WIDTH32_LOG_DEPTH3_SYNC_STAGES2 pulp_clock_gating_async -golden

# Reports the quality of the implementation information.
# This command is only available with LEC 20.10-p100 or later.
set lec_version_required "20.10100"
if {$lec_version >= $lec_version_required} {
    check_verification_information
}

set_analyze_option -auto -report_map

write_hier_compare_dofile hier_tmp2.lec.do -verbose -noexact_pin_match -constraint -usage \
-replace -balanced_extraction -input_output_pin_equivalence \
-prepend_string "report_design_data; report_unmapped_points -summary; report_unmapped_points -notmapped; analyze_datapath -module -verbose; eval analyze_datapath $DATAPATH_SOLVER_OPTION -verbose"
run_hier_compare hier_tmp2.lec.do -dynamic_hierarchy

report_hier_compare_result -dynamicflattened

report_verification -hier -verbose

set_system_mode lec
write_compared_points noneq.compared_points.udma_subsystem.rtl.fv_map.tcl -class noneq -tclmode -replace
set lec_version_required "21.10100"
if {$lec_version >= $lec_version_required} {
    analyze_nonequivalent -source_diagnosis
    report_nonequivalent_analysis > noneq.source_diag.udma_subsystem.rtl.fv_map.rpt
}
report_test_vector -noneq > noneq.test_vector.udma_subsystem.rtl.fv_map.rpt
set_system_mode setup
write_verification_information
report_verification_information

# Reports how effective the implementation information was.
# This command is only available with LEC 18.20-d330 or later.
set lec_version_required "18.20330"
if {$lec_version >= $lec_version_required} {
    report_implementation_information
}

set_system_mode lec

puts "No of compare points = [get_compare_points -count]"
puts "No of diff points    = [get_compare_points -NONequivalent -count]"
puts "No of abort points   = [get_compare_points -abort -count]"
puts "No of unknown points = [get_compare_points -unknown -count]"
if {[get_compare_points -count] == 0} {
    puts "---------------------------------"
    puts "ERROR: No compare points detected"
    puts "---------------------------------"
}
if {[get_compare_points -NONequivalent -count] > 0} {
    puts "------------------------------------"
    puts "ERROR: Different Key Points detected"
    puts "------------------------------------"
}
if {[get_compare_points -abort -count] > 0} {
    puts "-----------------------------"
    puts "ERROR: Abort Points detected "
    puts "-----------------------------"
}
if {[get_compare_points -unknown -count] > 0} {
    puts "----------------------------------"
    puts "ERROR: Unknown Key Points detected"
    puts "----------------------------------"
}

# Generate a detailed summary of the run.
# This command is available with LEC 19.10-p100 or later.
set lec_version_required "19.10100"
if {$lec_version >= $lec_version_required} {
    analyze_results -logfiles $logfile
}

vpxmode

exit -f
