

================================================================
== Vitis HLS Report for 'modp_mkgm2_1'
================================================================
* Date:           Mon Mar  4 11:08:46 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  72.829 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_954_1  |        ?|        ?|         1|          -|          -|     ?|        no|
        |- VITIS_LOOP_808_1  |       62|       62|         2|          -|          -|    31|        no|
        |- VITIS_LOOP_962_2  |        ?|        ?|         3|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 5 6 
6 --> 7 8 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%g_assign_7 = alloca i32 1"   --->   Operation 11 'alloca' 'g_assign_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k_06 = alloca i32 1"   --->   Operation 12 'alloca' 'k_06' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p"   --->   Operation 13 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_cast_cast_cast = sext i25 %p_read"   --->   Operation 14 'sext' 'p_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_cast_cast_cast_cast = zext i31 %p_cast_cast_cast"   --->   Operation 15 'zext' 'p_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.55ns)   --->   "%z_98 = sub i32 2147483648, i32 %p_cast_cast_cast_cast" [../FalconHLS/code_hls/keygen.c:672]   --->   Operation 16 'sub' 'z_98' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 72.8>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p0i_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p0i"   --->   Operation 17 'read' 'p0i_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p0i_cast = zext i31 %p0i_read"   --->   Operation 18 'zext' 'p0i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node sub_ln685)   --->   "%shl_ln685 = shl i32 %z_98, i32 1" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 19 'shl' 'shl_ln685' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln685 = sub i32 %shl_ln685, i32 %p_cast_cast_cast_cast" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 20 'sub' 'sub_ln685' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node z)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln685, i32 31" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node z)   --->   "%select_ln685 = select i1 %tmp, i25 33554431, i25 0" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 22 'select' 'select_ln685' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node z)   --->   "%and_ln685 = and i25 %select_ln685, i25 %p_read" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 23 'and' 'and_ln685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node z)   --->   "%sext_ln685 = sext i25 %and_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 24 'sext' 'sext_ln685' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node z)   --->   "%zext_ln685 = zext i31 %sext_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 25 'zext' 'zext_ln685' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.55ns) (out node of the LUT)   --->   "%z = add i32 %zext_ln685, i32 %sub_ln685" [../FalconHLS/code_hls/keygen.c:685]   --->   Operation 26 'add' 'z' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (33.8ns)   --->   "%z_21 = call i32 @modp_montymul, i32 %z, i32 %z, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:748]   --->   Operation 27 'call' 'z_21' <Predicate = true> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 28 [1/1] (33.8ns)   --->   "%z_22 = call i32 @modp_montymul, i32 %z_21, i32 %z_21, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:749]   --->   Operation 28 'call' 'z_22' <Predicate = true> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 67.7>
ST_3 : Operation 29 [1/1] (33.8ns)   --->   "%z_23 = call i32 @modp_montymul, i32 %z_22, i32 %z_22, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:750]   --->   Operation 29 'call' 'z_23' <Predicate = true> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [1/1] (33.8ns)   --->   "%z_24 = call i32 @modp_montymul, i32 %z_23, i32 %z_23, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:751]   --->   Operation 30 'call' 'z_24' <Predicate = true> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 71.8>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%g_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %g"   --->   Operation 31 'read' 'g_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%logn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %logn"   --->   Operation 32 'read' 'logn_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%igm_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %igm"   --->   Operation 33 'read' 'igm_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%gm_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %gm"   --->   Operation 34 'read' 'gm_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%g_cast = zext i31 %g_read"   --->   Operation 35 'zext' 'g_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 36 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 37 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln946 = zext i32 %logn_read" [../FalconHLS/code_hls/keygen.c:946]   --->   Operation 38 'zext' 'zext_ln946' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (4.42ns)   --->   "%n = shl i64 1, i64 %zext_ln946" [../FalconHLS/code_hls/keygen.c:946]   --->   Operation 39 'shl' 'n' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (33.8ns)   --->   "%z_25 = call i32 @modp_montymul, i32 %z_24, i32 %z_24, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:752]   --->   Operation 40 'call' 'z_25' <Predicate = true> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln757)   --->   "%trunc_ln735 = trunc i32 %z_25" [../FalconHLS/code_hls/keygen.c:735]   --->   Operation 41 'trunc' 'trunc_ln735' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln757)   --->   "%select_ln757 = select i1 %trunc_ln735, i25 33554431, i25 0" [../FalconHLS/code_hls/keygen.c:757]   --->   Operation 42 'select' 'select_ln757' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln757)   --->   "%and_ln757 = and i25 %select_ln757, i25 %p_read" [../FalconHLS/code_hls/keygen.c:757]   --->   Operation 43 'and' 'and_ln757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln757)   --->   "%sext_ln757 = sext i25 %and_ln757" [../FalconHLS/code_hls/keygen.c:757]   --->   Operation 44 'sext' 'sext_ln757' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln757)   --->   "%zext_ln757 = zext i31 %sext_ln757" [../FalconHLS/code_hls/keygen.c:757]   --->   Operation 45 'zext' 'zext_ln757' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln757 = add i32 %zext_ln757, i32 %z_25" [../FalconHLS/code_hls/keygen.c:757]   --->   Operation 46 'add' 'add_ln757' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%z_99 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln757, i32 1, i32 31" [../FalconHLS/code_hls/keygen.c:757]   --->   Operation 47 'partselect' 'z_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln757_10 = zext i31 %z_99" [../FalconHLS/code_hls/keygen.c:757]   --->   Operation 48 'zext' 'zext_ln757_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (33.8ns)   --->   "%g_assign = call i32 @modp_montymul, i32 %g_cast, i32 %zext_ln757_10, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:953]   --->   Operation 49 'call' 'g_assign' <Predicate = true> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln954 = store i32 %logn_read, i32 %k_06" [../FalconHLS/code_hls/keygen.c:954]   --->   Operation 50 'store' 'store_ln954' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln954 = store i32 %g_assign, i32 %g_assign_7" [../FalconHLS/code_hls/keygen.c:954]   --->   Operation 51 'store' 'store_ln954' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln954 = br void %for.inc" [../FalconHLS/code_hls/keygen.c:954]   --->   Operation 52 'br' 'br_ln954' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 36.3>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%k_14 = load i32 %k_06" [../FalconHLS/code_hls/keygen.c:954]   --->   Operation 53 'load' 'k_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln954 = icmp_ult  i32 %k_14, i32 10" [../FalconHLS/code_hls/keygen.c:954]   --->   Operation 54 'icmp' 'icmp_ln954' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln954 = br i1 %icmp_ln954, void %for.end.loopexit, void %for.inc.split" [../FalconHLS/code_hls/keygen.c:954]   --->   Operation 55 'br' 'br_ln954' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%g_assign_7_load_1 = load i32 %g_assign_7" [../FalconHLS/code_hls/keygen.c:956]   --->   Operation 56 'load' 'g_assign_7_load_1' <Predicate = (icmp_ln954)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln938 = specloopname void @_ssdm_op_SpecLoopName, void @empty_99" [../FalconHLS/code_hls/keygen.c:938]   --->   Operation 57 'specloopname' 'specloopname_ln938' <Predicate = (icmp_ln954)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (33.8ns)   --->   "%g_assign_6 = call i32 @modp_montymul, i32 %g_assign_7_load_1, i32 %g_assign_7_load_1, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:956]   --->   Operation 58 'call' 'g_assign_6' <Predicate = (icmp_ln954)> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 59 [1/1] (2.55ns)   --->   "%k = add i32 %k_14, i32 1" [../FalconHLS/code_hls/keygen.c:954]   --->   Operation 59 'add' 'k' <Predicate = (icmp_ln954)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln954 = store i32 %k, i32 %k_06" [../FalconHLS/code_hls/keygen.c:954]   --->   Operation 60 'store' 'store_ln954' <Predicate = (icmp_ln954)> <Delay = 1.58>
ST_5 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln954 = store i32 %g_assign_6, i32 %g_assign_7" [../FalconHLS/code_hls/keygen.c:954]   --->   Operation 61 'store' 'store_ln954' <Predicate = (icmp_ln954)> <Delay = 1.58>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln954 = br void %for.inc" [../FalconHLS/code_hls/keygen.c:954]   --->   Operation 62 'br' 'br_ln954' <Predicate = (icmp_ln954)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%z_86 = alloca i32 1"   --->   Operation 63 'alloca' 'z_86' <Predicate = (!icmp_ln954)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 64 'alloca' 'i' <Predicate = (!icmp_ln954)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (2.52ns)   --->   "%e = add i32 %p_cast_cast_cast_cast, i32 4294967294" [../FalconHLS/code_hls/keygen.c:806]   --->   Operation 65 'add' 'e' <Predicate = (!icmp_ln954)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln808 = store i6 30, i6 %i" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 66 'store' 'store_ln808' <Predicate = (!icmp_ln954)> <Delay = 1.58>
ST_5 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln808 = store i32 %z_98, i32 %z_86" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 67 'store' 'store_ln808' <Predicate = (!icmp_ln954)> <Delay = 1.58>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln808 = br void %for.inc.i" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 68 'br' 'br_ln808' <Predicate = (!icmp_ln954)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 72.1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%i_13 = load i6 %i" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 69 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln808 = sext i6 %i_13" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 70 'sext' 'sext_ln808' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_13, i32 5" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 71 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 31, i64 31, i64 31"   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln808 = br i1 %tmp_189, void %for.inc.i.split, void %modp_div.exit" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 73 'br' 'br_ln808' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%z_86_load_1 = load i32 %z_86" [../FalconHLS/code_hls/keygen.c:811]   --->   Operation 74 'load' 'z_86_load_1' <Predicate = (!tmp_189)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%g_assign_7_load = load i32 %g_assign_7" [../FalconHLS/code_hls/keygen.c:812]   --->   Operation 75 'load' 'g_assign_7_load' <Predicate = (!tmp_189)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (33.8ns)   --->   "%z_96 = call i32 @modp_montymul, i32 %z_86_load_1, i32 %z_86_load_1, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:811]   --->   Operation 76 'call' 'z_96' <Predicate = (!tmp_189)> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 77 [1/1] (33.8ns)   --->   "%z2 = call i32 @modp_montymul, i32 %z_96, i32 %g_assign_7_load, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:812]   --->   Operation 77 'call' 'z2' <Predicate = (!tmp_189)> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node z_97)   --->   "%xor_ln813 = xor i32 %z2, i32 %z_96" [../FalconHLS/code_hls/keygen.c:813]   --->   Operation 78 'xor' 'xor_ln813' <Predicate = (!tmp_189)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node z_97)   --->   "%lshr_ln813 = lshr i32 %e, i32 %sext_ln808" [../FalconHLS/code_hls/keygen.c:813]   --->   Operation 79 'lshr' 'lshr_ln813' <Predicate = (!tmp_189)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node z_97)   --->   "%trunc_ln813 = trunc i32 %lshr_ln813" [../FalconHLS/code_hls/keygen.c:813]   --->   Operation 80 'trunc' 'trunc_ln813' <Predicate = (!tmp_189)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node z_97)   --->   "%select_ln813 = select i1 %trunc_ln813, i32 4294967295, i32 0" [../FalconHLS/code_hls/keygen.c:813]   --->   Operation 81 'select' 'select_ln813' <Predicate = (!tmp_189)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node z_97)   --->   "%and_ln813 = and i32 %xor_ln813, i32 %select_ln813" [../FalconHLS/code_hls/keygen.c:813]   --->   Operation 82 'and' 'and_ln813' <Predicate = (!tmp_189)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (4.42ns) (out node of the LUT)   --->   "%z_97 = xor i32 %and_ln813, i32 %z_96" [../FalconHLS/code_hls/keygen.c:813]   --->   Operation 83 'xor' 'z_97' <Predicate = (!tmp_189)> <Delay = 4.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (1.82ns)   --->   "%i_14 = add i6 %i_13, i6 63" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 84 'add' 'i_14' <Predicate = (!tmp_189)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln808 = store i6 %i_14, i6 %i" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 85 'store' 'store_ln808' <Predicate = (!tmp_189)> <Delay = 1.58>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%u_01 = alloca i32 1"   --->   Operation 86 'alloca' 'u_01' <Predicate = (tmp_189)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%x1_02 = alloca i32 1"   --->   Operation 87 'alloca' 'x1_02' <Predicate = (tmp_189)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%x2 = alloca i32 1"   --->   Operation 88 'alloca' 'x2' <Predicate = (tmp_189)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%z_86_load = load i32 %z_86" [../FalconHLS/code_hls/keygen.c:827]   --->   Operation 89 'load' 'z_86_load' <Predicate = (tmp_189)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (33.8ns)   --->   "%z_95 = call i32 @modp_montymul, i32 %z_86_load, i32 1, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:827]   --->   Operation 90 'call' 'z_95' <Predicate = (tmp_189)> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 91 [1/1] (33.8ns)   --->   "%ig = call i32 @modp_montymul, i32 %zext_ln757_10, i32 %z_95, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:828]   --->   Operation 91 'call' 'ig' <Predicate = (tmp_189)> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 92 [1/1] (2.55ns)   --->   "%k_15 = sub i32 10, i32 %logn_read" [../FalconHLS/code_hls/keygen.c:960]   --->   Operation 92 'sub' 'k_15' <Predicate = (tmp_189)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%sh_prom9 = zext i32 %k_15" [../FalconHLS/code_hls/keygen.c:960]   --->   Operation 93 'zext' 'sh_prom9' <Predicate = (tmp_189)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln962 = store i32 %z_98, i32 %x2" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 94 'store' 'store_ln962' <Predicate = (tmp_189)> <Delay = 1.58>
ST_6 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln962 = store i32 %z_98, i32 %x1_02" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 95 'store' 'store_ln962' <Predicate = (tmp_189)> <Delay = 1.58>
ST_6 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln962 = store i64 0, i64 %u_01" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 96 'store' 'store_ln962' <Predicate = (tmp_189)> <Delay = 1.58>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln962 = br void %for.inc15" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 97 'br' 'br_ln962' <Predicate = (tmp_189)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln803 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../FalconHLS/code_hls/keygen.c:803]   --->   Operation 98 'specloopname' 'specloopname_ln803' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln808 = store i32 %z_97, i32 %z_86" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 99 'store' 'store_ln808' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln808 = br void %for.inc.i" [../FalconHLS/code_hls/keygen.c:808]   --->   Operation 100 'br' 'br_ln808' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 36.6>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%u = load i64 %u_01" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 101 'load' 'u' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (2.77ns)   --->   "%icmp_ln962 = icmp_eq  i64 %u, i64 %n" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 102 'icmp' 'icmp_ln962' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (3.52ns)   --->   "%u_202 = add i64 %u, i64 1" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 103 'add' 'u_202' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln962 = br i1 %icmp_ln962, void %for.inc15.split, void %for.end17" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 104 'br' 'br_ln962' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%x1_02_load = load i32 %x1_02" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 105 'load' 'x1_02_load' <Predicate = (!icmp_ln962)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%x2_load = load i32 %x2" [../FalconHLS/code_hls/keygen.c:968]   --->   Operation 106 'load' 'x2_load' <Predicate = (!icmp_ln962)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%g_assign_7_load_2 = load i32 %g_assign_7" [../FalconHLS/code_hls/keygen.c:969]   --->   Operation 107 'load' 'g_assign_7_load_2' <Predicate = (!icmp_ln962)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (4.59ns)   --->   "%shl_ln966 = shl i64 %u, i64 %sh_prom9" [../FalconHLS/code_hls/keygen.c:966]   --->   Operation 108 'shl' 'shl_ln966' <Predicate = (!icmp_ln962)> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%REV10_addr = getelementptr i10 %REV10, i64 0, i64 %shl_ln966" [../FalconHLS/code_hls/keygen.c:966]   --->   Operation 109 'getelementptr' 'REV10_addr' <Predicate = (!icmp_ln962)> <Delay = 0.00>
ST_8 : Operation 110 [2/2] (3.25ns)   --->   "%v = load i10 %REV10_addr" [../FalconHLS/code_hls/keygen.c:966]   --->   Operation 110 'load' 'v' <Predicate = (!icmp_ln962)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_8 : Operation 111 [1/1] (33.8ns)   --->   "%x1_4 = call i32 @modp_montymul, i32 %x1_02_load, i32 %g_assign_7_load_2, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:969]   --->   Operation 111 'call' 'x1_4' <Predicate = (!icmp_ln962)> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 112 [1/1] (33.8ns)   --->   "%x2_3 = call i32 @modp_montymul, i32 %x2_load, i32 %ig, i32 %p_cast_cast_cast_cast, i32 %p0i_cast" [../FalconHLS/code_hls/keygen.c:970]   --->   Operation 112 'call' 'x2_3' <Predicate = (!icmp_ln962)> <Delay = 33.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln962 = store i32 %x2_3, i32 %x2" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 113 'store' 'store_ln962' <Predicate = (!icmp_ln962)> <Delay = 1.58>
ST_8 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln962 = store i32 %x1_4, i32 %x1_02" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 114 'store' 'store_ln962' <Predicate = (!icmp_ln962)> <Delay = 1.58>
ST_8 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln962 = store i64 %u_202, i64 %u_01" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 115 'store' 'store_ln962' <Predicate = (!icmp_ln962)> <Delay = 1.58>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln972 = ret" [../FalconHLS/code_hls/keygen.c:972]   --->   Operation 116 'ret' 'ret_ln972' <Predicate = (icmp_ln962)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 8.45>
ST_9 : Operation 117 [1/2] (3.25ns)   --->   "%v = load i10 %REV10_addr" [../FalconHLS/code_hls/keygen.c:966]   --->   Operation 117 'load' 'v' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %v, i2 0" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 118 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln967 = zext i12 %shl_ln" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 119 'zext' 'zext_ln967' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (1.94ns)   --->   "%add_ln967 = add i15 %zext_ln967, i15 %gm_read" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 120 'add' 'add_ln967' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln967, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 121 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln967_2 = zext i13 %lshr_ln" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 122 'zext' 'zext_ln967_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln967_2" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 123 'getelementptr' 'vla18_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln967 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr, i32 %x1_02_load, i4 15" [../FalconHLS/code_hls/keygen.c:967]   --->   Operation 124 'store' 'store_ln967' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 125 [1/1] (1.94ns)   --->   "%add_ln968 = add i15 %zext_ln967, i15 %igm_read" [../FalconHLS/code_hls/keygen.c:968]   --->   Operation 125 'add' 'add_ln968' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%lshr_ln62 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln968, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:968]   --->   Operation 126 'partselect' 'lshr_ln62' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 3.25>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln942 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../FalconHLS/code_hls/keygen.c:942]   --->   Operation 127 'specloopname' 'specloopname_ln942' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln968 = zext i13 %lshr_ln62" [../FalconHLS/code_hls/keygen.c:968]   --->   Operation 128 'zext' 'zext_ln968' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%vla18_addr_314 = getelementptr i32 %vla18, i64 0, i64 %zext_ln968" [../FalconHLS/code_hls/keygen.c:968]   --->   Operation 129 'getelementptr' 'vla18_addr_314' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (3.25ns)   --->   "%store_ln968 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_314, i32 %x2_load, i4 15" [../FalconHLS/code_hls/keygen.c:968]   --->   Operation 130 'store' 'store_ln968' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln962 = br void %for.inc15" [../FalconHLS/code_hls/keygen.c:962]   --->   Operation 131 'br' 'br_ln962' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 2.55ns
The critical path consists of the following:
	wire read operation ('p') on port 'p' [12]  (0 ns)
	'sub' operation ('z', ../FalconHLS/code_hls/keygen.c:672) [25]  (2.55 ns)

 <State 2>: 72.8ns
The critical path consists of the following:
	'shl' operation ('shl_ln685', ../FalconHLS/code_hls/keygen.c:685) [26]  (0 ns)
	'sub' operation ('sub_ln685', ../FalconHLS/code_hls/keygen.c:685) [27]  (2.55 ns)
	'add' operation ('z', ../FalconHLS/code_hls/keygen.c:685) [33]  (2.55 ns)
	'call' operation ('z', ../FalconHLS/code_hls/keygen.c:748) to 'modp_montymul' [34]  (33.9 ns)
	'call' operation ('z', ../FalconHLS/code_hls/keygen.c:749) to 'modp_montymul' [35]  (33.9 ns)

 <State 3>: 67.7ns
The critical path consists of the following:
	'call' operation ('z', ../FalconHLS/code_hls/keygen.c:750) to 'modp_montymul' [36]  (33.9 ns)
	'call' operation ('z', ../FalconHLS/code_hls/keygen.c:751) to 'modp_montymul' [37]  (33.9 ns)

 <State 4>: 71.9ns
The critical path consists of the following:
	'call' operation ('z', ../FalconHLS/code_hls/keygen.c:752) to 'modp_montymul' [38]  (33.9 ns)
	'add' operation ('add_ln757', ../FalconHLS/code_hls/keygen.c:757) [44]  (2.55 ns)
	'call' operation ('g', ../FalconHLS/code_hls/keygen.c:953) to 'modp_montymul' [47]  (33.9 ns)
	'store' operation ('store_ln954', ../FalconHLS/code_hls/keygen.c:954) of variable 'g', ../FalconHLS/code_hls/keygen.c:953 on local variable 'b' [49]  (1.59 ns)

 <State 5>: 36.3ns
The critical path consists of the following:
	'load' operation ('g_assign_7_load_1', ../FalconHLS/code_hls/keygen.c:956) on local variable 'b' [56]  (0 ns)
	'call' operation ('g', ../FalconHLS/code_hls/keygen.c:956) to 'modp_montymul' [58]  (33.9 ns)
	'store' operation ('store_ln954', ../FalconHLS/code_hls/keygen.c:954) of variable 'g', ../FalconHLS/code_hls/keygen.c:956 on local variable 'b' [61]  (1.59 ns)
	blocking operation 0.885 ns on control path)

 <State 6>: 72.1ns
The critical path consists of the following:
	'load' operation ('z_86_load_1', ../FalconHLS/code_hls/keygen.c:811) on local variable 'z' [77]  (0 ns)
	'call' operation ('z', ../FalconHLS/code_hls/keygen.c:811) to 'modp_montymul' [80]  (33.9 ns)
	'call' operation ('z2', ../FalconHLS/code_hls/keygen.c:812) to 'modp_montymul' [81]  (33.9 ns)
	'xor' operation ('xor_ln813', ../FalconHLS/code_hls/keygen.c:813) [82]  (0 ns)
	'and' operation ('and_ln813', ../FalconHLS/code_hls/keygen.c:813) [86]  (0 ns)
	'xor' operation ('z', ../FalconHLS/code_hls/keygen.c:813) [87]  (4.42 ns)

 <State 7>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln808', ../FalconHLS/code_hls/keygen.c:808) of variable 'z', ../FalconHLS/code_hls/keygen.c:813 on local variable 'z' [90]  (1.59 ns)

 <State 8>: 36.6ns
The critical path consists of the following:
	'load' operation ('x2_load', ../FalconHLS/code_hls/keygen.c:968) on local variable 'x2' [112]  (0 ns)
	'call' operation ('x2', ../FalconHLS/code_hls/keygen.c:970) to 'modp_montymul' [131]  (33.9 ns)
	'store' operation ('store_ln962', ../FalconHLS/code_hls/keygen.c:962) of variable 'x2', ../FalconHLS/code_hls/keygen.c:970 on local variable 'x2' [132]  (1.59 ns)
	blocking operation 1.19 ns on control path)

 <State 9>: 8.45ns
The critical path consists of the following:
	'load' operation ('v', ../FalconHLS/code_hls/keygen.c:966) on array 'REV10' [117]  (3.25 ns)
	'add' operation ('add_ln967', ../FalconHLS/code_hls/keygen.c:967) [120]  (1.94 ns)
	'getelementptr' operation ('vla18_addr', ../FalconHLS/code_hls/keygen.c:967) [123]  (0 ns)
	'store' operation ('store_ln967', ../FalconHLS/code_hls/keygen.c:967) of constant <constant:_ssdm_op_Write.bram.i32> on array 'vla18' [124]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('vla18_addr_314', ../FalconHLS/code_hls/keygen.c:968) [128]  (0 ns)
	'store' operation ('store_ln968', ../FalconHLS/code_hls/keygen.c:968) of constant <constant:_ssdm_op_Write.bram.i32> on array 'vla18' [129]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
