# StreamParse FPGA

StreamParse FPGA is a hardware design project aimed at processing data streams in FPGA. This project simulates a packet parser for parsing incoming packets and validating their contents. The design is written in Verilog and includes a testbench for simulation.

