module(
 input clk,
 input keyin,
 output keyout
       );
   reg [16:0] cnt = 16'b0;
   reg        en = 0;
   always @(posedge clk)begin
      cnt <= cnt + 1;
      if(cnt == 0)begin
         en = ~en;
      end
   end
   reg buf = 0;
   always @(posedge en)begin
      if(buf == keyin)begin
         keyout <= keyin;
      end
      buf <= keyin;
   end
endmodule // input
