// Seed: 2471527051
module module_0 ();
  initial begin
    id_1 = id_1;
    id_1 <= 1;
    if (id_1) $display(id_1);
    else begin
      id_1 <= id_1;
      id_1 <= 1;
    end
  end
endmodule
module module_1 #(
    parameter id_4 = 32'd71
) (
    output logic id_0,
    output tri0 id_1,
    input wire id_2,
    input supply0 id_3,
    input tri1 _id_4,
    input wand id_5,
    input supply1 id_6,
    output tri1 id_7
);
  initial begin
    deassign id_0[1'b0-id_4];
    if (1) id_0 <= 1;
  end
  module_0();
endmodule
