// Seed: 4161614331
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd6
) (
    output uwire _id_0,
    output wand id_1,
    input tri1 id_2,
    input wire id_3,
    input wor id_4,
    output wor id_5,
    input tri0 id_6,
    input wor id_7
    , id_14,
    input tri1 id_8,
    input wand id_9,
    input tri0 id_10,
    input supply1 id_11,
    input supply1 id_12
);
  logic [1 : id_0] id_15;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14
  );
endmodule
