{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1586361350733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1586361350733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 08 18:55:50 2020 " "Processing started: Wed Apr 08 18:55:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1586361350733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1586361350733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arithmetic_processor -c arithmetic_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off arithmetic_processor -c arithmetic_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1586361350733 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1586361351099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351152 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ap_function.v(11) " "Verilog HDL information at ap_function.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1586361351155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ap_function.v 1 1 " "Found 1 design units, including 1 entities, in source file ap_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 ap_function " "Found entity 1: ap_function" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff8.v 1 1 " "Found 1 design units, including 1 entities, in source file dff8.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF8 " "Found entity 1: DFF8" {  } { { "DFF8.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DFF8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4TO1 " "Found entity 1: MUX4TO1" {  } { { "MUX4TO1.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX4TO1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg8.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTREG8 " "Found entity 1: SHIFTREG8" {  } { { "SHIFTREG8.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREG8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftregs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTREGS " "Found entity 1: SHIFTREGS" {  } { { "SHIFTREGS.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREGS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1 " "Found entity 1: MUX2TO1" {  } { { "MUX2TO1.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff1.v 1 1 " "Found 1 design units, including 1 entities, in source file dff1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF1 " "Found entity 1: DFF1" {  } { { "DFF1.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DFF1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_8BIT " "Found entity 1: MUX2TO1_8BIT" {  } { { "MUX2TO1_8BIT.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_8BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile8x8.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile8x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile8x8 " "Found entity 1: RegisterFile8x8" {  } { { "RegisterFile8x8.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/RegisterFile8x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTMEM " "Found entity 1: INSTMEM" {  } { { "INSTMEM.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAMEM " "Found entity 1: DATAMEM" {  } { { "DATAMEM.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext6t08.v 1 1 " "Found 1 design units, including 1 entities, in source file signext6t08.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT6T08 " "Found entity 1: SIGNEXT6T08" {  } { { "SIGNEXT6T08.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SIGNEXT6T08.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext8t016.v 1 1 " "Found 1 design units, including 1 entities, in source file signext8t016.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT8T016 " "Found entity 1: SIGNEXT8T016" {  } { { "SIGNEXT8T016.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SIGNEXT8T016.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus1_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file plus1_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLUS1_ADDER " "Found entity 1: PLUS1_ADDER" {  } { { "PLUS1_ADDER.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/PLUS1_ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_3BIT " "Found entity 1: MUX2TO1_3BIT" {  } { { "MUX2TO1_3BIT.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_3BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_16BIT " "Found entity 1: MUX2TO1_16BIT" {  } { { "MUX2TO1_16BIT.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_16BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router.v 1 1 " "Found 1 design units, including 1 entities, in source file router.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROUTER " "Found entity 1: ROUTER" {  } { { "ROUTER.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ROUTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pcreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCREG " "Found entity 1: PCREG" {  } { { "PCREG.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/PCREG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_10bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_10bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_10BIT " "Found entity 1: MUX2TO1_10BIT" {  } { { "MUX2TO1_10BIT.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_10BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext8t010.v 1 1 " "Found 1 design units, including 1 entities, in source file signext8t010.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT8T010 " "Found entity 1: SIGNEXT8T010" {  } { { "SIGNEXT8T010.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SIGNEXT8T010.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1586361351242 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK PCREG inst13 " "Port \"CLK\" of type PCREG and instance \"inst13\" is missing source signal" {  } { { "Datapath.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1520 -1280 -72 "inst13" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1586361351252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF1 DFF1:REG_Qm1 " "Elaborating entity \"DFF1\" for hierarchy \"DFF1:REG_Qm1\"" {  } { { "Datapath.bdf" "REG_Qm1" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -368 1616 1752 -256 "REG_Qm1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTREG8 SHIFTREG8:REG_Q " "Elaborating entity \"SHIFTREG8\" for hierarchy \"SHIFTREG8:REG_Q\"" {  } { { "Datapath.bdf" "REG_Q" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -200 1576 1752 -24 "REG_Q" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1 MUX2TO1:MUX_S " "Elaborating entity \"MUX2TO1\" for hierarchy \"MUX2TO1:MUX_S\"" {  } { { "Datapath.bdf" "MUX_S" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 280 1592 1744 392 "MUX_S" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1_8BIT MUX2TO1_8BIT:MULT_SEL_A " "Elaborating entity \"MUX2TO1_8BIT\" for hierarchy \"MUX2TO1_8BIT:MULT_SEL_A\"" {  } { { "Datapath.bdf" "MULT_SEL_A" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 120 1232 1416 232 "MULT_SEL_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ap_function ap_function:ALU " "Elaborating entity \"ap_function\" for hierarchy \"ap_function:ALU\"" {  } { { "Datapath.bdf" "ALU" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 48 936 1096 192 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ap_function.v(11) " "Verilog HDL assignment warning at ap_function.v(11): truncated value with size 32 to match size of target (8)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586361351337 "|Datapath|ap_function:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ap_function.v(12) " "Verilog HDL assignment warning at ap_function.v(12): truncated value with size 32 to match size of target (8)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586361351337 "|Datapath|ap_function:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry ap_function.v(11) " "Verilog HDL Always Construct warning at ap_function.v(11): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1586361351339 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[0\] ap_function.v(11) " "Inferred latch for \"carry\[0\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586361351340 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[1\] ap_function.v(11) " "Inferred latch for \"carry\[1\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586361351340 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[2\] ap_function.v(11) " "Inferred latch for \"carry\[2\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586361351340 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[3\] ap_function.v(11) " "Inferred latch for \"carry\[3\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586361351340 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[4\] ap_function.v(11) " "Inferred latch for \"carry\[4\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586361351340 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[5\] ap_function.v(11) " "Inferred latch for \"carry\[5\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586361351340 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[6\] ap_function.v(11) " "Inferred latch for \"carry\[6\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1586361351340 "|Datapath|ap_function:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4TO1 MUX4TO1:MUX_A " "Elaborating entity \"MUX4TO1\" for hierarchy \"MUX4TO1:MUX_A\"" {  } { { "Datapath.bdf" "MUX_A" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -48 672 864 96 "MUX_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile8x8 RegisterFile8x8:RF " "Elaborating entity \"RegisterFile8x8\" for hierarchy \"RegisterFile8x8:RF\"" {  } { { "Datapath.bdf" "RF" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 136 -40 232 312 "RF" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351375 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RegisterFile8x8.v(14) " "Verilog HDL assignment warning at RegisterFile8x8.v(14): truncated value with size 32 to match size of target (8)" {  } { { "RegisterFile8x8.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/RegisterFile8x8.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586361351388 "|RegisterFile8x8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RegisterFile8x8.v(23) " "Verilog HDL assignment warning at RegisterFile8x8.v(23): truncated value with size 32 to match size of target (8)" {  } { { "RegisterFile8x8.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/RegisterFile8x8.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586361351388 "|RegisterFile8x8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTMEM INSTMEM:inst_mem " "Elaborating entity \"INSTMEM\" for hierarchy \"INSTMEM:inst_mem\"" {  } { { "Datapath.bdf" "inst_mem" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1208 -992 -56 "inst_mem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram INSTMEM:inst_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"INSTMEM:inst_mem\|altsyncram:altsyncram_component\"" {  } { { "INSTMEM.v" "altsyncram_component" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "INSTMEM:inst_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"INSTMEM:inst_mem\|altsyncram:altsyncram_component\"" {  } { { "INSTMEM.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361351571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INSTMEM:inst_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"INSTMEM:inst_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructions.hex " "Parameter \"init_file\" = \"instructions.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351571 ""}  } { { "INSTMEM.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1586361351571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kja1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kja1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kja1 " "Found entity 1: altsyncram_kja1" {  } { { "db/altsyncram_kja1.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_kja1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kja1 INSTMEM:inst_mem\|altsyncram:altsyncram_component\|altsyncram_kja1:auto_generated " "Elaborating entity \"altsyncram_kja1\" for hierarchy \"INSTMEM:inst_mem\|altsyncram:altsyncram_component\|altsyncram_kja1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7u92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7u92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7u92 " "Found entity 1: altsyncram_7u92" {  } { { "db/altsyncram_7u92.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_7u92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361351730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361351730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7u92 INSTMEM:inst_mem\|altsyncram:altsyncram_component\|altsyncram_kja1:auto_generated\|altsyncram_7u92:altsyncram1 " "Elaborating entity \"altsyncram_7u92\" for hierarchy \"INSTMEM:inst_mem\|altsyncram:altsyncram_component\|altsyncram_kja1:auto_generated\|altsyncram_7u92:altsyncram1\"" {  } { { "db/altsyncram_kja1.tdf" "altsyncram1" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_kja1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361351731 ""}
{ "Critical Warning" "WCDB_CDB_CANT_READ_CONTENT_FILE" "instructions.hex " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File instructions.hex -- setting all initial values to 0" {  } { { "INSTMEM.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } }  } 1 127002 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1586361351739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom INSTMEM:inst_mem\|altsyncram:altsyncram_component\|altsyncram_kja1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"INSTMEM:inst_mem\|altsyncram:altsyncram_component\|altsyncram_kja1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_kja1.tdf" "mgl_prim2" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_kja1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "INSTMEM:inst_mem\|altsyncram:altsyncram_component\|altsyncram_kja1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"INSTMEM:inst_mem\|altsyncram:altsyncram_component\|altsyncram_kja1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_kja1.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_kja1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361352627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INSTMEM:inst_mem\|altsyncram:altsyncram_component\|altsyncram_kja1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"INSTMEM:inst_mem\|altsyncram:altsyncram_component\|altsyncram_kja1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928817 " "Parameter \"NODE_NAME\" = \"1380928817\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352627 ""}  } { { "db/altsyncram_kja1.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_kja1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1586361352627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr INSTMEM:inst_mem\|altsyncram:altsyncram_component\|altsyncram_kja1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"INSTMEM:inst_mem\|altsyncram:altsyncram_component\|altsyncram_kja1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCREG PCREG:inst13 " "Elaborating entity \"PCREG\" for hierarchy \"PCREG:inst13\"" {  } { { "Datapath.bdf" "inst13" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1520 -1280 -72 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PCREG.v(14) " "Verilog HDL assignment warning at PCREG.v(14): truncated value with size 32 to match size of target (10)" {  } { { "PCREG.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/PCREG.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586361352694 "|PCREG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1_10BIT MUX2TO1_10BIT:inst15 " "Elaborating entity \"MUX2TO1_10BIT\" for hierarchy \"MUX2TO1_10BIT:inst15\"" {  } { { "Datapath.bdf" "inst15" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -328 -1520 -1336 -216 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAMEM DATAMEM:inst4 " "Elaborating entity \"DATAMEM\" for hierarchy \"DATAMEM:inst4\"" {  } { { "Datapath.bdf" "inst4" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 176 -1184 -968 304 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATAMEM:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATAMEM:inst4\|altsyncram:altsyncram_component\"" {  } { { "DATAMEM.v" "altsyncram_component" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATAMEM:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATAMEM:inst4\|altsyncram:altsyncram_component\"" {  } { { "DATAMEM.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361352779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATAMEM:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATAMEM:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data.hex " "Parameter \"init_file\" = \"data.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352779 ""}  } { { "DATAMEM.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1586361352779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_epe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_epe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_epe1 " "Found entity 1: altsyncram_epe1" {  } { { "db/altsyncram_epe1.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_epe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361352843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361352843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_epe1 DATAMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_epe1:auto_generated " "Elaborating entity \"altsyncram_epe1\" for hierarchy \"DATAMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_epe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2aa2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2aa2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2aa2 " "Found entity 1: altsyncram_2aa2" {  } { { "db/altsyncram_2aa2.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_2aa2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1586361352938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1586361352938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2aa2 DATAMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_epe1:auto_generated\|altsyncram_2aa2:altsyncram1 " "Elaborating entity \"altsyncram_2aa2\" for hierarchy \"DATAMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_epe1:auto_generated\|altsyncram_2aa2:altsyncram1\"" {  } { { "db/altsyncram_epe1.tdf" "altsyncram1" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_epe1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352940 ""}
{ "Critical Warning" "WCDB_CDB_CANT_READ_CONTENT_FILE" "data.hex " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File data.hex -- setting all initial values to 0" {  } { { "DATAMEM.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } }  } 1 127002 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1586361352943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DATAMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_epe1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DATAMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_epe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_epe1.tdf" "mgl_prim2" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_epe1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361352975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATAMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_epe1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"DATAMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_epe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_epe1.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_epe1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361352999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATAMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_epe1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"DATAMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_epe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361353000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361353000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361353000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011313 " "Parameter \"NODE_NAME\" = \"1380011313\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361353000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361353000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361353000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361353000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361353000 ""}  } { { "db/altsyncram_epe1.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_epe1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1586361353000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNEXT8T010 SIGNEXT8T010:inst16 " "Elaborating entity \"SIGNEXT8T010\" for hierarchy \"SIGNEXT8T010:inst16\"" {  } { { "Datapath.bdf" "inst16" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 384 -1184 -960 464 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361353004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1_16BIT MUX2TO1_16BIT:inst11 " "Elaborating entity \"MUX2TO1_16BIT\" for hierarchy \"MUX2TO1_16BIT:inst11\"" {  } { { "Datapath.bdf" "inst11" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 520 304 496 632 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361353006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNEXT8T016 SIGNEXT8T016:inst6 " "Elaborating entity \"SIGNEXT8T016\" for hierarchy \"SIGNEXT8T016:inst6\"" {  } { { "Datapath.bdf" "inst6" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 520 632 864 600 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361353008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROUTER ROUTER:ROUTER_LOGIC " "Elaborating entity \"ROUTER\" for hierarchy \"ROUTER:ROUTER_LOGIC\"" {  } { { "Datapath.bdf" "ROUTER_LOGIC" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 720 288 496 832 "ROUTER_LOGIC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361353010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1_3BIT MUX2TO1_3BIT:inst8 " "Elaborating entity \"MUX2TO1_3BIT\" for hierarchy \"MUX2TO1_3BIT:inst8\"" {  } { { "Datapath.bdf" "inst8" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -80 -392 -208 32 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361353012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLUS1_ADDER PLUS1_ADDER:inst7 " "Elaborating entity \"PLUS1_ADDER\" for hierarchy \"PLUS1_ADDER:inst7\"" {  } { { "Datapath.bdf" "inst7" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -248 -616 -416 -136 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361353014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PLUS1_ADDER.v(12) " "Verilog HDL assignment warning at PLUS1_ADDER.v(12): truncated value with size 32 to match size of target (3)" {  } { { "PLUS1_ADDER.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/PLUS1_ADDER.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1586361353015 "|PLUS1_ADDER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNEXT6T08 SIGNEXT6T08:inst5 " "Elaborating entity \"SIGNEXT6T08\" for hierarchy \"SIGNEXT6T08:inst5\"" {  } { { "Datapath.bdf" "inst5" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 48 -664 -440 128 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361353019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier Multiplier:Multiplier " "Elaborating entity \"Multiplier\" for hierarchy \"Multiplier:Multiplier\"" {  } { { "Datapath.bdf" "Multiplier" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -616 448 664 -504 "Multiplier" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361353021 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Multiplier.v(30) " "Verilog HDL Case Statement information at Multiplier.v(30): all case item expressions in this case statement are onehot" {  } { { "Multiplier.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Multiplier.v" 30 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1586361353021 "|Datapath|Multiplier:Multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Multiplier:Multiplier\|ALU:Adder " "Elaborating entity \"ALU\" for hierarchy \"Multiplier:Multiplier\|ALU:Adder\"" {  } { { "Multiplier.v" "Adder" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Multiplier.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1586361353043 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "q8 MUX4TO1:MUX_D\|IN2\[0\] " "Net \"q8\", which fans out to \"MUX4TO1:MUX_D\|IN2\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "INSTMEM:inst_mem\|q\[8\] " "Net is fed by \"INSTMEM:inst_mem\|q\[8\]\"" {  } { { "INSTMEM.v" "q\[8\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353814 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DATAMEM:inst4\|q\[8\] " "Net is fed by \"DATAMEM:inst4\|q\[8\]\"" {  } { { "DATAMEM.v" "q\[8\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353814 ""}  } { { "MUX4TO1.v" "IN2\[0\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX4TO1.v" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1586361353814 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Q Q\[7\] " "Net \"Q\", which fans out to \"Q\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SHIFTREG8:REG_Q\|Q\[7\] " "Net is fed by \"SHIFTREG8:REG_Q\|Q\[7\]\"" {  } { { "SHIFTREG8.v" "Q\[7\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREG8.v" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353814 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "INSTMEM:inst_mem\|q\[7\] " "Net is fed by \"INSTMEM:inst_mem\|q\[7\]\"" {  } { { "INSTMEM.v" "q\[7\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353814 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DATAMEM:inst4\|q\[7\] " "Net is fed by \"DATAMEM:inst4\|q\[7\]\"" {  } { { "DATAMEM.v" "q\[7\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353814 ""}  } { { "Datapath.bdf" "Q" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -144 1872 2048 -128 "Q\[7..0\]" "" } { -32 -872 -720 -16 "q\[5..3\]" "" } { 8 -872 -416 24 "q\[2..0\]" "" } { 208 -736 -360 224 "q\[7..0\]" "" } } } } { "Datapath.bdf" "Q\[7\]" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -144 1872 2048 -128 "Q\[7..0\]" "" } { -32 -872 -720 -16 "q\[5..3\]" "" } { 8 -872 -416 24 "q\[2..0\]" "" } { 208 -736 -360 224 "q\[7..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1586361353814 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Q Q\[6\] " "Net \"Q\", which fans out to \"Q\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SHIFTREG8:REG_Q\|Q\[6\] " "Net is fed by \"SHIFTREG8:REG_Q\|Q\[6\]\"" {  } { { "SHIFTREG8.v" "Q\[6\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREG8.v" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353815 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "INSTMEM:inst_mem\|q\[6\] " "Net is fed by \"INSTMEM:inst_mem\|q\[6\]\"" {  } { { "INSTMEM.v" "q\[6\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353815 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DATAMEM:inst4\|q\[6\] " "Net is fed by \"DATAMEM:inst4\|q\[6\]\"" {  } { { "DATAMEM.v" "q\[6\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353815 ""}  } { { "Datapath.bdf" "Q" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -144 1872 2048 -128 "Q\[7..0\]" "" } { -32 -872 -720 -16 "q\[5..3\]" "" } { 8 -872 -416 24 "q\[2..0\]" "" } { 208 -736 -360 224 "q\[7..0\]" "" } } } } { "Datapath.bdf" "Q\[6\]" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -144 1872 2048 -128 "Q\[7..0\]" "" } { -32 -872 -720 -16 "q\[5..3\]" "" } { 8 -872 -416 24 "q\[2..0\]" "" } { 208 -736 -360 224 "q\[7..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1586361353815 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Q Q\[5\] " "Net \"Q\", which fans out to \"Q\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SHIFTREG8:REG_Q\|Q\[5\] " "Net is fed by \"SHIFTREG8:REG_Q\|Q\[5\]\"" {  } { { "SHIFTREG8.v" "Q\[5\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREG8.v" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353815 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "INSTMEM:inst_mem\|q\[5\] " "Net is fed by \"INSTMEM:inst_mem\|q\[5\]\"" {  } { { "INSTMEM.v" "q\[5\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353815 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DATAMEM:inst4\|q\[5\] " "Net is fed by \"DATAMEM:inst4\|q\[5\]\"" {  } { { "DATAMEM.v" "q\[5\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353815 ""}  } { { "Datapath.bdf" "Q" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -144 1872 2048 -128 "Q\[7..0\]" "" } { -32 -872 -720 -16 "q\[5..3\]" "" } { 8 -872 -416 24 "q\[2..0\]" "" } { 208 -736 -360 224 "q\[7..0\]" "" } } } } { "Datapath.bdf" "Q\[5\]" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -144 1872 2048 -128 "Q\[7..0\]" "" } { -32 -872 -720 -16 "q\[5..3\]" "" } { 8 -872 -416 24 "q\[2..0\]" "" } { 208 -736 -360 224 "q\[7..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1586361353815 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Q Q\[4\] " "Net \"Q\", which fans out to \"Q\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SHIFTREG8:REG_Q\|Q\[4\] " "Net is fed by \"SHIFTREG8:REG_Q\|Q\[4\]\"" {  } { { "SHIFTREG8.v" "Q\[4\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREG8.v" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353815 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "INSTMEM:inst_mem\|q\[4\] " "Net is fed by \"INSTMEM:inst_mem\|q\[4\]\"" {  } { { "INSTMEM.v" "q\[4\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353815 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DATAMEM:inst4\|q\[4\] " "Net is fed by \"DATAMEM:inst4\|q\[4\]\"" {  } { { "DATAMEM.v" "q\[4\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353815 ""}  } { { "Datapath.bdf" "Q" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -144 1872 2048 -128 "Q\[7..0\]" "" } { -32 -872 -720 -16 "q\[5..3\]" "" } { 8 -872 -416 24 "q\[2..0\]" "" } { 208 -736 -360 224 "q\[7..0\]" "" } } } } { "Datapath.bdf" "Q\[4\]" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -144 1872 2048 -128 "Q\[7..0\]" "" } { -32 -872 -720 -16 "q\[5..3\]" "" } { 8 -872 -416 24 "q\[2..0\]" "" } { 208 -736 -360 224 "q\[7..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1586361353815 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Q Q\[3\] " "Net \"Q\", which fans out to \"Q\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SHIFTREG8:REG_Q\|Q\[3\] " "Net is fed by \"SHIFTREG8:REG_Q\|Q\[3\]\"" {  } { { "SHIFTREG8.v" "Q\[3\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREG8.v" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353815 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "INSTMEM:inst_mem\|q\[3\] " "Net is fed by \"INSTMEM:inst_mem\|q\[3\]\"" {  } { { "INSTMEM.v" "q\[3\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353815 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DATAMEM:inst4\|q\[3\] " "Net is fed by \"DATAMEM:inst4\|q\[3\]\"" {  } { { "DATAMEM.v" "q\[3\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353815 ""}  } { { "Datapath.bdf" "Q" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -144 1872 2048 -128 "Q\[7..0\]" "" } { -32 -872 -720 -16 "q\[5..3\]" "" } { 8 -872 -416 24 "q\[2..0\]" "" } { 208 -736 -360 224 "q\[7..0\]" "" } } } } { "Datapath.bdf" "Q\[3\]" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -144 1872 2048 -128 "Q\[7..0\]" "" } { -32 -872 -720 -16 "q\[5..3\]" "" } { 8 -872 -416 24 "q\[2..0\]" "" } { 208 -736 -360 224 "q\[7..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1586361353815 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Q Q\[2\] " "Net \"Q\", which fans out to \"Q\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SHIFTREG8:REG_Q\|Q\[2\] " "Net is fed by \"SHIFTREG8:REG_Q\|Q\[2\]\"" {  } { { "SHIFTREG8.v" "Q\[2\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREG8.v" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353815 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "INSTMEM:inst_mem\|q\[2\] " "Net is fed by \"INSTMEM:inst_mem\|q\[2\]\"" {  } { { "INSTMEM.v" "q\[2\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353815 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DATAMEM:inst4\|q\[2\] " "Net is fed by \"DATAMEM:inst4\|q\[2\]\"" {  } { { "DATAMEM.v" "q\[2\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353815 ""}  } { { "Datapath.bdf" "Q" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -144 1872 2048 -128 "Q\[7..0\]" "" } { -32 -872 -720 -16 "q\[5..3\]" "" } { 8 -872 -416 24 "q\[2..0\]" "" } { 208 -736 -360 224 "q\[7..0\]" "" } } } } { "Datapath.bdf" "Q\[2\]" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -144 1872 2048 -128 "Q\[7..0\]" "" } { -32 -872 -720 -16 "q\[5..3\]" "" } { 8 -872 -416 24 "q\[2..0\]" "" } { 208 -736 -360 224 "q\[7..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1586361353815 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Q Q\[1\] " "Net \"Q\", which fans out to \"Q\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SHIFTREG8:REG_Q\|Q\[1\] " "Net is fed by \"SHIFTREG8:REG_Q\|Q\[1\]\"" {  } { { "SHIFTREG8.v" "Q\[1\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREG8.v" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353816 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "INSTMEM:inst_mem\|q\[1\] " "Net is fed by \"INSTMEM:inst_mem\|q\[1\]\"" {  } { { "INSTMEM.v" "q\[1\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353816 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DATAMEM:inst4\|q\[1\] " "Net is fed by \"DATAMEM:inst4\|q\[1\]\"" {  } { { "DATAMEM.v" "q\[1\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353816 ""}  } { { "Datapath.bdf" "Q" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -144 1872 2048 -128 "Q\[7..0\]" "" } { -32 -872 -720 -16 "q\[5..3\]" "" } { 8 -872 -416 24 "q\[2..0\]" "" } { 208 -736 -360 224 "q\[7..0\]" "" } } } } { "Datapath.bdf" "Q\[1\]" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -144 1872 2048 -128 "Q\[7..0\]" "" } { -32 -872 -720 -16 "q\[5..3\]" "" } { 8 -872 -416 24 "q\[2..0\]" "" } { 208 -736 -360 224 "q\[7..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1586361353816 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Q Q\[0\] " "Net \"Q\", which fans out to \"Q\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SHIFTREG8:REG_Q\|Q\[0\] " "Net is fed by \"SHIFTREG8:REG_Q\|Q\[0\]\"" {  } { { "SHIFTREG8.v" "Q\[0\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREG8.v" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353816 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "INSTMEM:inst_mem\|q\[0\] " "Net is fed by \"INSTMEM:inst_mem\|q\[0\]\"" {  } { { "INSTMEM.v" "q\[0\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353816 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DATAMEM:inst4\|q\[0\] " "Net is fed by \"DATAMEM:inst4\|q\[0\]\"" {  } { { "DATAMEM.v" "q\[0\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353816 ""}  } { { "Datapath.bdf" "Q" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -144 1872 2048 -128 "Q\[7..0\]" "" } { -32 -872 -720 -16 "q\[5..3\]" "" } { 8 -872 -416 24 "q\[2..0\]" "" } { 208 -736 -360 224 "q\[7..0\]" "" } } } } { "Datapath.bdf" "Q\[0\]" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -144 1872 2048 -128 "Q\[7..0\]" "" } { -32 -872 -720 -16 "q\[5..3\]" "" } { 8 -872 -416 24 "q\[2..0\]" "" } { 208 -736 -360 224 "q\[7..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1586361353816 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "q11 MUX4TO1:MUX_D\|IN2\[3\] " "Net \"q11\", which fans out to \"MUX4TO1:MUX_D\|IN2\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "INSTMEM:inst_mem\|q\[11\] " "Net is fed by \"INSTMEM:inst_mem\|q\[11\]\"" {  } { { "INSTMEM.v" "q\[11\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353816 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DATAMEM:inst4\|q\[11\] " "Net is fed by \"DATAMEM:inst4\|q\[11\]\"" {  } { { "DATAMEM.v" "q\[11\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353816 ""}  } { { "MUX4TO1.v" "IN2\[3\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX4TO1.v" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1586361353816 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "q10 MUX4TO1:MUX_D\|IN2\[2\] " "Net \"q10\", which fans out to \"MUX4TO1:MUX_D\|IN2\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "INSTMEM:inst_mem\|q\[10\] " "Net is fed by \"INSTMEM:inst_mem\|q\[10\]\"" {  } { { "INSTMEM.v" "q\[10\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353816 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DATAMEM:inst4\|q\[10\] " "Net is fed by \"DATAMEM:inst4\|q\[10\]\"" {  } { { "DATAMEM.v" "q\[10\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353816 ""}  } { { "MUX4TO1.v" "IN2\[2\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX4TO1.v" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1586361353816 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "q9 MUX4TO1:MUX_D\|IN2\[1\] " "Net \"q9\", which fans out to \"MUX4TO1:MUX_D\|IN2\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "INSTMEM:inst_mem\|q\[9\] " "Net is fed by \"INSTMEM:inst_mem\|q\[9\]\"" {  } { { "INSTMEM.v" "q\[9\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353816 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DATAMEM:inst4\|q\[9\] " "Net is fed by \"DATAMEM:inst4\|q\[9\]\"" {  } { { "DATAMEM.v" "q\[9\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353816 ""}  } { { "MUX4TO1.v" "IN2\[1\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX4TO1.v" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1586361353816 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "q15 OPCODE\[3\] " "Net \"q15\", which fans out to \"OPCODE\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "INSTMEM:inst_mem\|q\[15\] " "Net is fed by \"INSTMEM:inst_mem\|q\[15\]\"" {  } { { "INSTMEM.v" "q\[15\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353816 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DATAMEM:inst4\|q\[15\] " "Net is fed by \"DATAMEM:inst4\|q\[15\]\"" {  } { { "DATAMEM.v" "q\[15\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353816 ""}  } { { "Datapath.bdf" "OPCODE\[3\]" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -376 -600 -424 -360 "OPCODE\[3..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1586361353816 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "q14 OPCODE\[2\] " "Net \"q14\", which fans out to \"OPCODE\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "INSTMEM:inst_mem\|q\[14\] " "Net is fed by \"INSTMEM:inst_mem\|q\[14\]\"" {  } { { "INSTMEM.v" "q\[14\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353816 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DATAMEM:inst4\|q\[14\] " "Net is fed by \"DATAMEM:inst4\|q\[14\]\"" {  } { { "DATAMEM.v" "q\[14\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353816 ""}  } { { "Datapath.bdf" "OPCODE\[2\]" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -376 -600 -424 -360 "OPCODE\[3..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1586361353816 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "q13 OPCODE\[1\] " "Net \"q13\", which fans out to \"OPCODE\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "INSTMEM:inst_mem\|q\[13\] " "Net is fed by \"INSTMEM:inst_mem\|q\[13\]\"" {  } { { "INSTMEM.v" "q\[13\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353816 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DATAMEM:inst4\|q\[13\] " "Net is fed by \"DATAMEM:inst4\|q\[13\]\"" {  } { { "DATAMEM.v" "q\[13\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353816 ""}  } { { "Datapath.bdf" "OPCODE\[1\]" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -376 -600 -424 -360 "OPCODE\[3..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1586361353816 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "q12 OPCODE\[0\] " "Net \"q12\", which fans out to \"OPCODE\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "INSTMEM:inst_mem\|q\[12\] " "Net is fed by \"INSTMEM:inst_mem\|q\[12\]\"" {  } { { "INSTMEM.v" "q\[12\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353817 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DATAMEM:inst4\|q\[12\] " "Net is fed by \"DATAMEM:inst4\|q\[12\]\"" {  } { { "DATAMEM.v" "q\[12\]" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1586361353817 ""}  } { { "Datapath.bdf" "OPCODE\[0\]" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -376 -600 -424 -360 "OPCODE\[3..0\]" "" } } } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1586361353817 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/output_files/arithmetic_processor.map.smsg " "Generated suppressed messages file D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/output_files/arithmetic_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1586361353939 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 56 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 56 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1586361354114 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 08 18:55:54 2020 " "Processing ended: Wed Apr 08 18:55:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1586361354114 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1586361354114 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1586361354114 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1586361354114 ""}
