# N-bit multiplication system

This is the simulation of funcionality of N-bit multiplication system in VHDL. Architecture is based at one-bit adder module. N (amount of bits) is passed via macro file.

# Files:

-mnoznik_Nbit.vhd     
(multiplication system)

-sum_1b.vhd  
(1-bit adder)

-force.do           
(macro file, N=4)

-force2.do           
(macro file, N=6)







