#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Apr 24 20:03:00 2021
# Process ID: 16868
# Current directory: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.runs/synth_1
# Command line: vivado.exe -log Wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Wrapper.tcl
# Log file: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.runs/synth_1/Wrapper.vds
# Journal file: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Wrapper.tcl -notrace
Command: synth_design -top Wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13676
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.703 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Wrapper' [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/Wrapper.vhd:18]
INFO: [Synth 8-638] synthesizing module 'pulseeGenerator' [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/imports/CR/aula03/pulseeGenerator.vhd:31]
	Parameter N bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pulseeGenerator' (1#1) [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/imports/CR/aula03/pulseeGenerator.vhd:31]
INFO: [Synth 8-638] synthesizing module 'generator' [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/generator.vhd:41]
	Parameter NUMBER_STEPS bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generator' (2#1) [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/generator.vhd:41]
INFO: [Synth 8-638] synthesizing module 'pulseeGenerator__parameterized0' [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/imports/CR/aula03/pulseeGenerator.vhd:31]
	Parameter N bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pulseeGenerator__parameterized0' (2#1) [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/imports/CR/aula03/pulseeGenerator.vhd:31]
INFO: [Synth 8-638] synthesizing module 'generator__parameterized0' [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/generator.vhd:41]
	Parameter NUMBER_STEPS bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generator__parameterized0' (2#1) [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/generator.vhd:41]
INFO: [Synth 8-638] synthesizing module 'pulseeGenerator__parameterized1' [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/imports/CR/aula03/pulseeGenerator.vhd:31]
	Parameter N bound to: 125000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pulseeGenerator__parameterized1' (2#1) [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/imports/CR/aula03/pulseeGenerator.vhd:31]
INFO: [Synth 8-638] synthesizing module 'DebounceUnit' [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/imports/CR/aula02/88861_89185/DebounceUnit.vhd:15]
	Parameter kHzClkFreq bound to: 100000 - type: integer 
	Parameter mSecMinInWidth bound to: 100 - type: integer 
	Parameter inPolarity bound to: 1'b1 
	Parameter outPolarity bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'DebounceUnit' (3#1) [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/imports/CR/aula02/88861_89185/DebounceUnit.vhd:15]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/ControlUnit.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/ControlUnit.vhd:26]
INFO: [Synth 8-638] synthesizing module 'DataPathCountDown' [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/DataPathCountDown.vhd:28]
INFO: [Synth 8-638] synthesizing module 'CountDown' [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/CountDown.vhd:17]
	Parameter MAX_VAL bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CountDown' (5#1) [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/CountDown.vhd:17]
INFO: [Synth 8-638] synthesizing module 'CountDown__parameterized0' [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/CountDown.vhd:17]
	Parameter MAX_VAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CountDown__parameterized0' (5#1) [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/CountDown.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'DataPathCountDown' (6#1) [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/DataPathCountDown.vhd:28]
INFO: [Synth 8-638] synthesizing module 'Nexys4DispDriver' [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/Nexys4DispDriver.vhd:36]
INFO: [Synth 8-3491] module 'hex2seg' declared at 'C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/imports/sources_1/imports/88861_89185/hex2seg.vhd:6' bound to instance 'u1' of component 'hex2seg' [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/Nexys4DispDriver.vhd:55]
INFO: [Synth 8-638] synthesizing module 'hex2seg' [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/imports/sources_1/imports/88861_89185/hex2seg.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'hex2seg' (7#1) [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/imports/sources_1/imports/88861_89185/hex2seg.vhd:13]
WARNING: [Synth 8-614] signal 'clk_enable' is read in the process but is not in the sensitivity list [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/Nexys4DispDriver.vhd:85]
WARNING: [Synth 8-614] signal 's_an' is read in the process but is not in the sensitivity list [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/Nexys4DispDriver.vhd:85]
WARNING: [Synth 8-614] signal 'controlDisplay' is read in the process but is not in the sensitivity list [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/Nexys4DispDriver.vhd:85]
WARNING: [Synth 8-614] signal 's_seg' is read in the process but is not in the sensitivity list [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/Nexys4DispDriver.vhd:85]
WARNING: [Synth 8-614] signal 'controlDecimal' is read in the process but is not in the sensitivity list [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/Nexys4DispDriver.vhd:85]
WARNING: [Synth 8-614] signal 's_opposite' is read in the process but is not in the sensitivity list [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/Nexys4DispDriver.vhd:85]
WARNING: [Synth 8-614] signal 's_idx' is read in the process but is not in the sensitivity list [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/Nexys4DispDriver.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'Nexys4DispDriver' (8#1) [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/Nexys4DispDriver.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (9#1) [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/Wrapper.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1000.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.703 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1000.703 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/constrs_1/imports/tutorial/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/constrs_1/imports/tutorial/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/constrs_1/imports/tutorial/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1000.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1000.703 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1000.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1000.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1000.703 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_currentState_reg' in module 'ControlUnit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 stopped |                              000 |                              000
            change_min_h |                              001 |                              010
            change_min_l |                              010 |                              011
            change_sec_h |                              011 |                              100
            change_sec_l |                              100 |                              101
                 running |                              101 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_currentState_reg' using encoding 'sequential' in module 'ControlUnit'
WARNING: [Synth 8-327] inferring latch for variable 'run_reg' [C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/ControlUnit.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1000.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 3     
	   2 Input   24 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 6     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 3     
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input   31 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 4     
	   2 Input   23 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 10    
	   6 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 18    
	   6 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 1000.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 1000.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 1000.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:25 . Memory (MB): peak = 1000.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:01:43 . Memory (MB): peak = 1000.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:01:43 . Memory (MB): peak = 1000.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:01:44 . Memory (MB): peak = 1000.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:01:44 . Memory (MB): peak = 1000.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:01:44 . Memory (MB): peak = 1000.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:01:44 . Memory (MB): peak = 1000.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Wrapper     | display_driver/s_an_reg[2] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    42|
|3     |LUT1   |    57|
|4     |LUT2   |    24|
|5     |LUT3   |     2|
|6     |LUT4   |    33|
|7     |LUT5   |    36|
|8     |LUT6   |    39|
|9     |SRL16E |     1|
|10    |FDRE   |   203|
|11    |LD     |     1|
|12    |IBUF   |     5|
|13    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:01:44 . Memory (MB): peak = 1000.703 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:36 . Memory (MB): peak = 1000.703 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:01:44 . Memory (MB): peak = 1000.703 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1006.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1006.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:02:05 . Memory (MB): peak = 1006.484 ; gain = 5.781
INFO: [Common 17-1381] The checkpoint 'C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.runs/synth_1/Wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Wrapper_utilization_synth.rpt -pb Wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 24 20:05:13 2021...
