0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/hp/.Xilinx/projects/project_4bit_ripple_carry_adder/project_4bit_ripple_carry_adder.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/hp/.Xilinx/projects/project_4bit_ripple_carry_adder/project_4bit_ripple_carry_adder.srcs/sim_1/new/4 bit ripple carry testbench.v,1735905990,verilog,,,,four_bit_ripple_carry_testbench,,,,,,,,
C:/Users/hp/.Xilinx/projects/project_4bit_ripple_carry_adder/project_4bit_ripple_carry_adder.srcs/sources_1/new/4 bit ripple carry adder.v,1735904793,verilog,,C:/Users/hp/.Xilinx/projects/project_full_adder/project_full_adder.srcs/sources_1/new/full adder.v,,four_bit_ripple_carry_adder,,,,,,,,
C:/Users/hp/.Xilinx/projects/project_full_adder/project_full_adder.srcs/sources_1/new/full adder.v,1735735926,verilog,,C:/Users/hp/.Xilinx/projects/project_4bit_ripple_carry_adder/project_4bit_ripple_carry_adder.srcs/sim_1/new/4 bit ripple carry testbench.v,,full_adder,,,,,,,,
