// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
// Date        : Fri Jul  5 14:34:17 2024
// Host        : e16fpga01 running 64-bit Ubuntu 22.04.4 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fakernet_top_0_0/top_block_fakernet_top_0_0_sim_netlist.v
// Design      : top_block_fakernet_top_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcau15p-sbvb484-1-i
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "top_block_fakernet_top_0_0,fakernet_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "fakernet_top,Vivado 2022.2" *) 
(* NotValidForBitStream *)
module top_block_fakernet_top_0_0
   (statedebug,
    clk_in,
    clk25_in,
    eth_intb,
    mdio_i_debug,
    mdio_o_debug,
    eth_mdc,
    eth_mdio_in,
    eth_mdio_out,
    eth_rstn,
    eth_txd,
    eth_tx_en,
    eth_tx_clk,
    eth_rxd,
    eth_rx_clk,
    eth_rx_dv,
    eth_rxerr,
    eth_col,
    eth_crs,
    eth_ref_clk,
    spi_sdi,
    spi_csn,
    spi_sdo,
    sw,
    btn,
    led,
    led_r,
    led_g,
    led_b,
    ja0,
    ja1,
    ja2,
    ja3,
    jd0,
    jd1,
    jd2,
    jd3,
    uart_rx,
    uart_tx,
    user_data_word,
    user_data_offset,
    user_data_write,
    user_data_commit_len,
    user_data_commit,
    user_data_free,
    user_data_reset,
    regacc_addr_o,
    regacc_data_rd_i,
    regacc_data_wr_o,
    regacc_write_o,
    regacc_read_o,
    regacc_done_i);
  output [19:0]statedebug;
  input clk_in;
  input clk25_in;
  input eth_intb;
  output mdio_i_debug;
  output mdio_o_debug;
  output eth_mdc;
  input eth_mdio_in;
  output eth_mdio_out;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 eth_rstn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME eth_rstn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output eth_rstn;
  output [7:0]eth_txd;
  output eth_tx_en;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 eth_tx_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME eth_tx_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN top_block_gig_ethernet_pcs_pma_0_0_gmii_rx_clk, INSERT_VIP 0" *) input eth_tx_clk;
  input [7:0]eth_rxd;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 eth_rx_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME eth_rx_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN top_block_gig_ethernet_pcs_pma_0_0_gmii_rx_clk, INSERT_VIP 0" *) input eth_rx_clk;
  input eth_rx_dv;
  input eth_rxerr;
  input eth_col;
  input eth_crs;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 eth_ref_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME eth_ref_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN top_block_fakernet_top_0_0_eth_ref_clk, INSERT_VIP 0" *) output eth_ref_clk;
  input spi_sdi;
  inout spi_csn;
  inout spi_sdo;
  input [3:0]sw;
  input [3:0]btn;
  output [3:0]led;
  output [3:0]led_r;
  output [3:0]led_g;
  output [3:0]led_b;
  input ja0;
  output ja1;
  input ja2;
  input ja3;
  input jd0;
  output jd1;
  input jd2;
  output jd3;
  input uart_rx;
  output uart_tx;
  input [31:0]user_data_word;
  input [9:0]user_data_offset;
  input user_data_write;
  input [10:0]user_data_commit_len;
  input user_data_commit;
  output user_data_free;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 user_data_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME user_data_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output user_data_reset;
  output [24:0]regacc_addr_o;
  input [31:0]regacc_data_rd_i;
  output [31:0]regacc_data_wr_o;
  output regacc_write_o;
  output regacc_read_o;
  input regacc_done_i;

  wire \<const0> ;
  wire \<const1> ;
  wire clk25_in;
  wire clk_in;
  wire eth_mdio_in;
  wire eth_mdio_out;
  wire eth_rstn;
  wire eth_rx_clk;
  wire eth_rx_dv;
  wire [7:0]eth_rxd;
  wire eth_tx_clk;
  wire eth_tx_en;
  wire [7:0]eth_txd;
  wire ja2;
  wire [2:0]\^led ;
  wire [2:0]\^led_b ;
  wire [3:0]led_g;
  wire [3:0]led_r;
  wire [24:0]regacc_addr_o;
  wire [31:0]regacc_data_rd_i;
  wire [31:0]regacc_data_wr_o;
  wire regacc_done_i;
  wire regacc_read_o;
  wire regacc_write_o;
  wire user_data_free;
  wire user_data_reset;

  assign eth_mdc = \<const0> ;
  assign eth_ref_clk = \<const0> ;
  assign ja1 = \<const0> ;
  assign jd1 = \<const0> ;
  assign jd3 = \<const0> ;
  assign led[3] = \<const0> ;
  assign led[2:0] = \^led [2:0];
  assign led_b[3] = \<const0> ;
  assign led_b[2:0] = \^led_b [2:0];
  assign mdio_i_debug = eth_mdio_in;
  assign mdio_o_debug = eth_mdio_out;
  assign statedebug[19] = \<const0> ;
  assign statedebug[18] = \<const0> ;
  assign statedebug[17] = \<const0> ;
  assign statedebug[16] = \<const0> ;
  assign statedebug[15] = \<const0> ;
  assign statedebug[14] = \<const0> ;
  assign statedebug[13] = \<const0> ;
  assign statedebug[12] = \<const0> ;
  assign statedebug[11] = \<const0> ;
  assign statedebug[10] = \<const0> ;
  assign statedebug[9] = \<const0> ;
  assign statedebug[8] = \<const0> ;
  assign statedebug[7] = \<const0> ;
  assign statedebug[6] = \<const0> ;
  assign statedebug[5] = \<const0> ;
  assign statedebug[4] = \<const0> ;
  assign statedebug[3] = \<const0> ;
  assign statedebug[2] = \<const0> ;
  assign statedebug[1] = \<const0> ;
  assign statedebug[0] = \<const1> ;
  assign uart_tx = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    eth_mdio_out_INST_0
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(eth_mdio_out));
  top_block_fakernet_top_0_0_fakernet_top inst
       (.clk25_in(clk25_in),
        .clk_in(clk_in),
        .eth_rstn(eth_rstn),
        .eth_rx_clk(eth_rx_clk),
        .eth_rx_dv(eth_rx_dv),
        .eth_rxd(eth_rxd),
        .eth_tx_clk(eth_tx_clk),
        .eth_tx_en(eth_tx_en),
        .eth_txd(eth_txd),
        .ja2(ja2),
        .led(\^led ),
        .led_b(\^led_b ),
        .led_g(led_g),
        .led_r(led_r),
        .regacc_addr_o(regacc_addr_o),
        .regacc_data_rd_i(regacc_data_rd_i),
        .regacc_data_wr_o(regacc_data_wr_o),
        .regacc_done_i(regacc_done_i),
        .regacc_read_o(regacc_read_o),
        .regacc_write_o(regacc_write_o),
        .tcp_reset(user_data_reset),
        .user_data_free(user_data_free));
endmodule

(* ORIG_REF_NAME = "efb_common_top" *) 
module top_block_fakernet_top_0_0_efb_common_top
   (regacc_write_o,
    regacc_read_o,
    eth_rstn,
    tcp_reset,
    led,
    led_r,
    led_g,
    led_b,
    regacc_addr_o,
    regacc_data_wr_o,
    user_data_free,
    \reg_word_reg[15] ,
    out_ena,
    \word_prev1_reg[15]__0 ,
    clk_in,
    \word_prev1_reg[14]__0 ,
    \word_prev1_reg[13]__0 ,
    \word_prev1_reg[12]__0 ,
    \word_prev1_reg[11]__0 ,
    \word_prev1_reg[10]__0 ,
    \word_prev1_reg[9]__0 ,
    \word_prev1_reg[8]__0 ,
    \word_prev1_reg[7]__0 ,
    \word_prev1_reg[6]__0 ,
    \word_prev1_reg[5]__0 ,
    \word_prev1_reg[4]__0 ,
    \word_prev1_reg[3]__0 ,
    \word_prev1_reg[1]__0 ,
    \word_prev1_reg[0]__0 ,
    clk25_in,
    ja2,
    E,
    in_got_word,
    Q,
    regacc_done_i,
    regacc_data_rd_i,
    reg_ena_reg,
    fifo_out_has);
  output regacc_write_o;
  output regacc_read_o;
  output eth_rstn;
  output tcp_reset;
  output [2:0]led;
  output [3:0]led_r;
  output [3:0]led_g;
  output [2:0]led_b;
  output [24:0]regacc_addr_o;
  output [31:0]regacc_data_wr_o;
  output user_data_free;
  output [15:0]\reg_word_reg[15] ;
  output out_ena;
  input \word_prev1_reg[15]__0 ;
  input clk_in;
  input \word_prev1_reg[14]__0 ;
  input \word_prev1_reg[13]__0 ;
  input \word_prev1_reg[12]__0 ;
  input \word_prev1_reg[11]__0 ;
  input \word_prev1_reg[10]__0 ;
  input \word_prev1_reg[9]__0 ;
  input \word_prev1_reg[8]__0 ;
  input \word_prev1_reg[7]__0 ;
  input \word_prev1_reg[6]__0 ;
  input \word_prev1_reg[5]__0 ;
  input \word_prev1_reg[4]__0 ;
  input \word_prev1_reg[3]__0 ;
  input \word_prev1_reg[1]__0 ;
  input \word_prev1_reg[0]__0 ;
  input clk25_in;
  input ja2;
  input [0:0]E;
  input in_got_word;
  input [1:0]Q;
  input regacc_done_i;
  input [31:0]regacc_data_rd_i;
  input [0:0]reg_ena_reg;
  input fifo_out_has;

  wire [0:0]E;
  wire [1:0]Q;
  wire clk25_in;
  wire clk_in;
  wire [21:21]cycle_count_next;
  wire \cycle_count_reg_n_0_[0] ;
  wire \cycle_count_reg_n_0_[10] ;
  wire \cycle_count_reg_n_0_[11] ;
  wire \cycle_count_reg_n_0_[12] ;
  wire \cycle_count_reg_n_0_[13] ;
  wire \cycle_count_reg_n_0_[14] ;
  wire \cycle_count_reg_n_0_[15] ;
  wire \cycle_count_reg_n_0_[16] ;
  wire \cycle_count_reg_n_0_[17] ;
  wire \cycle_count_reg_n_0_[18] ;
  wire \cycle_count_reg_n_0_[19] ;
  wire \cycle_count_reg_n_0_[1] ;
  wire \cycle_count_reg_n_0_[20] ;
  wire \cycle_count_reg_n_0_[21] ;
  wire \cycle_count_reg_n_0_[2] ;
  wire \cycle_count_reg_n_0_[3] ;
  wire \cycle_count_reg_n_0_[4] ;
  wire \cycle_count_reg_n_0_[5] ;
  wire \cycle_count_reg_n_0_[6] ;
  wire \cycle_count_reg_n_0_[7] ;
  wire \cycle_count_reg_n_0_[8] ;
  wire \cycle_count_reg_n_0_[9] ;
  wire [21:21]cycle_count_wrap;
  wire dna_get_n_27;
  wire dna_get_n_28;
  wire dna_get_n_29;
  wire dna_get_n_30;
  wire dna_get_n_31;
  wire dna_get_n_32;
  wire dna_get_n_33;
  wire dna_get_n_34;
  wire dna_get_n_38;
  wire dna_get_n_39;
  wire dna_get_n_40;
  wire dna_get_n_41;
  wire dna_get_n_42;
  wire dna_get_n_43;
  wire dna_get_n_44;
  wire dna_get_n_45;
  wire dna_get_n_46;
  wire dna_get_n_47;
  wire \dp_ram_pkt_gen[port_a][o][wr] ;
  wire drive_lfsr;
  wire eqOp;
  wire eth_rstn;
  wire eth_rstn0;
  wire fakernet_n_10;
  wire fakernet_n_11;
  wire fakernet_n_12;
  wire fakernet_n_13;
  wire fakernet_n_14;
  wire fakernet_n_17;
  wire fakernet_n_30;
  wire fakernet_n_31;
  wire fakernet_n_34;
  wire fakernet_n_39;
  wire fakernet_n_4;
  wire fakernet_n_40;
  wire fakernet_n_42;
  wire fakernet_n_43;
  wire fakernet_n_44;
  wire fakernet_n_45;
  wire fakernet_n_46;
  wire fakernet_n_47;
  wire fakernet_n_48;
  wire fakernet_n_49;
  wire fakernet_n_5;
  wire fakernet_n_50;
  wire fakernet_n_51;
  wire fakernet_n_52;
  wire fakernet_n_53;
  wire fakernet_n_54;
  wire fakernet_n_55;
  wire fakernet_n_56;
  wire fakernet_n_57;
  wire fakernet_n_58;
  wire fakernet_n_59;
  wire fakernet_n_6;
  wire fakernet_n_60;
  wire fakernet_n_61;
  wire fakernet_n_7;
  wire fakernet_n_8;
  wire fakernet_n_9;
  wire fifo_out_has;
  wire \i_/i_/i___42_carry__0_n_0 ;
  wire \i_/i_/i___42_carry__0_n_1 ;
  wire \i_/i_/i___42_carry__0_n_10 ;
  wire \i_/i_/i___42_carry__0_n_11 ;
  wire \i_/i_/i___42_carry__0_n_12 ;
  wire \i_/i_/i___42_carry__0_n_13 ;
  wire \i_/i_/i___42_carry__0_n_14 ;
  wire \i_/i_/i___42_carry__0_n_15 ;
  wire \i_/i_/i___42_carry__0_n_2 ;
  wire \i_/i_/i___42_carry__0_n_3 ;
  wire \i_/i_/i___42_carry__0_n_4 ;
  wire \i_/i_/i___42_carry__0_n_5 ;
  wire \i_/i_/i___42_carry__0_n_6 ;
  wire \i_/i_/i___42_carry__0_n_7 ;
  wire \i_/i_/i___42_carry__0_n_8 ;
  wire \i_/i_/i___42_carry__0_n_9 ;
  wire \i_/i_/i___42_carry__1_n_0 ;
  wire \i_/i_/i___42_carry__1_n_1 ;
  wire \i_/i_/i___42_carry__1_n_10 ;
  wire \i_/i_/i___42_carry__1_n_11 ;
  wire \i_/i_/i___42_carry__1_n_12 ;
  wire \i_/i_/i___42_carry__1_n_13 ;
  wire \i_/i_/i___42_carry__1_n_14 ;
  wire \i_/i_/i___42_carry__1_n_15 ;
  wire \i_/i_/i___42_carry__1_n_2 ;
  wire \i_/i_/i___42_carry__1_n_3 ;
  wire \i_/i_/i___42_carry__1_n_4 ;
  wire \i_/i_/i___42_carry__1_n_5 ;
  wire \i_/i_/i___42_carry__1_n_6 ;
  wire \i_/i_/i___42_carry__1_n_7 ;
  wire \i_/i_/i___42_carry__1_n_8 ;
  wire \i_/i_/i___42_carry__1_n_9 ;
  wire \i_/i_/i___42_carry__2_n_13 ;
  wire \i_/i_/i___42_carry__2_n_14 ;
  wire \i_/i_/i___42_carry__2_n_15 ;
  wire \i_/i_/i___42_carry__2_n_6 ;
  wire \i_/i_/i___42_carry__2_n_7 ;
  wire \i_/i_/i___42_carry_n_0 ;
  wire \i_/i_/i___42_carry_n_1 ;
  wire \i_/i_/i___42_carry_n_10 ;
  wire \i_/i_/i___42_carry_n_11 ;
  wire \i_/i_/i___42_carry_n_12 ;
  wire \i_/i_/i___42_carry_n_13 ;
  wire \i_/i_/i___42_carry_n_14 ;
  wire \i_/i_/i___42_carry_n_15 ;
  wire \i_/i_/i___42_carry_n_2 ;
  wire \i_/i_/i___42_carry_n_3 ;
  wire \i_/i_/i___42_carry_n_4 ;
  wire \i_/i_/i___42_carry_n_5 ;
  wire \i_/i_/i___42_carry_n_6 ;
  wire \i_/i_/i___42_carry_n_7 ;
  wire \i_/i_/i___42_carry_n_8 ;
  wire \i_/i_/i___42_carry_n_9 ;
  wire \i_/i_/i___95_carry__0_n_0 ;
  wire \i_/i_/i___95_carry__0_n_1 ;
  wire \i_/i_/i___95_carry__0_n_10 ;
  wire \i_/i_/i___95_carry__0_n_11 ;
  wire \i_/i_/i___95_carry__0_n_12 ;
  wire \i_/i_/i___95_carry__0_n_13 ;
  wire \i_/i_/i___95_carry__0_n_14 ;
  wire \i_/i_/i___95_carry__0_n_15 ;
  wire \i_/i_/i___95_carry__0_n_2 ;
  wire \i_/i_/i___95_carry__0_n_3 ;
  wire \i_/i_/i___95_carry__0_n_4 ;
  wire \i_/i_/i___95_carry__0_n_5 ;
  wire \i_/i_/i___95_carry__0_n_6 ;
  wire \i_/i_/i___95_carry__0_n_7 ;
  wire \i_/i_/i___95_carry__0_n_8 ;
  wire \i_/i_/i___95_carry__0_n_9 ;
  wire \i_/i_/i___95_carry__1_n_10 ;
  wire \i_/i_/i___95_carry__1_n_11 ;
  wire \i_/i_/i___95_carry__1_n_12 ;
  wire \i_/i_/i___95_carry__1_n_13 ;
  wire \i_/i_/i___95_carry__1_n_14 ;
  wire \i_/i_/i___95_carry__1_n_15 ;
  wire \i_/i_/i___95_carry__1_n_2 ;
  wire \i_/i_/i___95_carry__1_n_3 ;
  wire \i_/i_/i___95_carry__1_n_4 ;
  wire \i_/i_/i___95_carry__1_n_5 ;
  wire \i_/i_/i___95_carry__1_n_6 ;
  wire \i_/i_/i___95_carry__1_n_7 ;
  wire \i_/i_/i___95_carry__1_n_9 ;
  wire \i_/i_/i___95_carry_n_0 ;
  wire \i_/i_/i___95_carry_n_1 ;
  wire \i_/i_/i___95_carry_n_10 ;
  wire \i_/i_/i___95_carry_n_11 ;
  wire \i_/i_/i___95_carry_n_12 ;
  wire \i_/i_/i___95_carry_n_13 ;
  wire \i_/i_/i___95_carry_n_14 ;
  wire \i_/i_/i___95_carry_n_15 ;
  wire \i_/i_/i___95_carry_n_2 ;
  wire \i_/i_/i___95_carry_n_3 ;
  wire \i_/i_/i___95_carry_n_4 ;
  wire \i_/i_/i___95_carry_n_5 ;
  wire \i_/i_/i___95_carry_n_6 ;
  wire \i_/i_/i___95_carry_n_7 ;
  wire \i_/i_/i___95_carry_n_8 ;
  wire \i_/i_/i___95_carry_n_9 ;
  wire \i_/i_/i__carry__0_n_0 ;
  wire \i_/i_/i__carry__0_n_1 ;
  wire \i_/i_/i__carry__0_n_10 ;
  wire \i_/i_/i__carry__0_n_11 ;
  wire \i_/i_/i__carry__0_n_12 ;
  wire \i_/i_/i__carry__0_n_13 ;
  wire \i_/i_/i__carry__0_n_14 ;
  wire \i_/i_/i__carry__0_n_15 ;
  wire \i_/i_/i__carry__0_n_2 ;
  wire \i_/i_/i__carry__0_n_3 ;
  wire \i_/i_/i__carry__0_n_4 ;
  wire \i_/i_/i__carry__0_n_5 ;
  wire \i_/i_/i__carry__0_n_6 ;
  wire \i_/i_/i__carry__0_n_7 ;
  wire \i_/i_/i__carry__0_n_8 ;
  wire \i_/i_/i__carry__0_n_9 ;
  wire \i_/i_/i__carry__1_n_10 ;
  wire \i_/i_/i__carry__1_n_11 ;
  wire \i_/i_/i__carry__1_n_12 ;
  wire \i_/i_/i__carry__1_n_13 ;
  wire \i_/i_/i__carry__1_n_14 ;
  wire \i_/i_/i__carry__1_n_15 ;
  wire \i_/i_/i__carry__1_n_3 ;
  wire \i_/i_/i__carry__1_n_4 ;
  wire \i_/i_/i__carry__1_n_5 ;
  wire \i_/i_/i__carry__1_n_6 ;
  wire \i_/i_/i__carry__1_n_7 ;
  wire \i_/i_/i__carry_n_0 ;
  wire \i_/i_/i__carry_n_1 ;
  wire \i_/i_/i__carry_n_10 ;
  wire \i_/i_/i__carry_n_11 ;
  wire \i_/i_/i__carry_n_12 ;
  wire \i_/i_/i__carry_n_13 ;
  wire \i_/i_/i__carry_n_14 ;
  wire \i_/i_/i__carry_n_15 ;
  wire \i_/i_/i__carry_n_2 ;
  wire \i_/i_/i__carry_n_3 ;
  wire \i_/i_/i__carry_n_4 ;
  wire \i_/i_/i__carry_n_5 ;
  wire \i_/i_/i__carry_n_6 ;
  wire \i_/i_/i__carry_n_7 ;
  wire \i_/i_/i__carry_n_8 ;
  wire \i_/i_/i__carry_n_9 ;
  wire i___42_carry_i_1_n_0;
  wire i___95_carry_i_1_n_0;
  wire i__carry_i_1_n_0;
  wire in_got_word;
  wire [15:12]\in_sm/L ;
  wire \in_sm/eqOp29_out ;
  wire \in_sm/eqOp31_out ;
  wire \in_sm/eqOp33_out ;
  wire ja2;
  wire [2:0]led;
  wire [2:0]led_b;
  wire \led_b_ppl_reg_n_0_[0] ;
  wire \led_b_ppl_reg_n_0_[1] ;
  wire \led_b_ppl_reg_n_0_[2] ;
  wire [3:0]led_g;
  wire \led_g_ppl_reg_n_0_[0] ;
  wire \led_g_ppl_reg_n_0_[1] ;
  wire \led_g_ppl_reg_n_0_[2] ;
  wire \led_g_ppl_reg_n_0_[3] ;
  wire \led_ppl_reg_n_0_[0] ;
  wire \led_ppl_reg_n_0_[1] ;
  wire \led_ppl_reg_n_0_[2] ;
  wire [3:0]led_r;
  wire \led_r_ppl[3]_i_1_n_0 ;
  wire \led_r_ppl_reg_n_0_[0] ;
  wire \led_r_ppl_reg_n_0_[1] ;
  wire \led_r_ppl_reg_n_0_[2] ;
  wire \led_r_ppl_reg_n_0_[3] ;
  wire out_ena;
  wire \out_info[udp_idp] ;
  wire \out_pl/pick_prev ;
  wire \out_pl/reg1_word ;
  wire out_r_taken;
  wire p_0_in2_in;
  wire p_1_in3_in;
  wire [1:0]packet_counter_reg;
  wire \packet_req[send_data]_i_1_n_0 ;
  wire \phy_reset_counter_reg_n_0_[0] ;
  wire \phy_reset_counter_reg_n_0_[10] ;
  wire \phy_reset_counter_reg_n_0_[11] ;
  wire \phy_reset_counter_reg_n_0_[12] ;
  wire \phy_reset_counter_reg_n_0_[13] ;
  wire \phy_reset_counter_reg_n_0_[14] ;
  wire \phy_reset_counter_reg_n_0_[15] ;
  wire \phy_reset_counter_reg_n_0_[16] ;
  wire \phy_reset_counter_reg_n_0_[17] ;
  wire \phy_reset_counter_reg_n_0_[18] ;
  wire \phy_reset_counter_reg_n_0_[19] ;
  wire \phy_reset_counter_reg_n_0_[1] ;
  wire \phy_reset_counter_reg_n_0_[20] ;
  wire \phy_reset_counter_reg_n_0_[2] ;
  wire \phy_reset_counter_reg_n_0_[3] ;
  wire \phy_reset_counter_reg_n_0_[4] ;
  wire \phy_reset_counter_reg_n_0_[5] ;
  wire \phy_reset_counter_reg_n_0_[6] ;
  wire \phy_reset_counter_reg_n_0_[7] ;
  wire \phy_reset_counter_reg_n_0_[8] ;
  wire \phy_reset_counter_reg_n_0_[9] ;
  wire [2:0]\pkt_gen/data ;
  wire \pkt_gen/p_0_in26_in ;
  wire [1:0]plusOp;
  wire [15:0]plusOp__0;
  wire [6:0]plusOp__1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire \ram_pkt_gen[stat][hasdata] ;
  wire \ram_udp_regacc[cons][clear_hasdata] ;
  wire \ram_udp_regidp[stat][hasdata] ;
  wire \ram_udp_regres[0][prod2][set_again] ;
  wire \ram_udp_regres[0][stat][hasdata] ;
  wire \ram_udp_regres[1][prod2][set_again] ;
  wire \ram_udp_regres[1][stat][hasdata] ;
  wire \ram_udp_regres_cons_tmp[0][clear_hasdata] ;
  wire \ram_udp_regres_cons_tmp[1][clear_hasdata] ;
  wire [0:0]reg_ena_reg;
  wire [15:0]\reg_word_reg[15] ;
  wire [24:0]regacc_addr_o;
  wire \regacc_aux_info[stat][reg_ch] ;
  wire \regacc_aux_info[stat][reg_idp] ;
  wire [31:0]regacc_data_rd_i;
  wire [31:0]regacc_data_wr_o;
  wire regacc_done_i;
  wire regacc_read_o;
  wire regacc_write_o;
  wire [15:10]rgb_counter_reg;
  wire \rgb_counter_reg_n_0_[0] ;
  wire \rgb_counter_reg_n_0_[1] ;
  wire \rgb_counter_reg_n_0_[2] ;
  wire \rgb_counter_reg_n_0_[3] ;
  wire \rgb_counter_reg_n_0_[4] ;
  wire \rgb_counter_reg_n_0_[5] ;
  wire \rgb_counter_reg_n_0_[6] ;
  wire \rgb_counter_reg_n_0_[7] ;
  wire \rgb_counter_reg_n_0_[8] ;
  wire \rgb_counter_reg_n_0_[9] ;
  wire [10:0]rgb_led_info1;
  wire [10:0]rgb_led_info2;
  wire \rgb_led_info2_reg[10]_i_2_n_4 ;
  wire \rgb_led_info2_reg[10]_i_2_n_5 ;
  wire \rgb_led_info2_reg[10]_i_2_n_6 ;
  wire \rgb_led_info2_reg[10]_i_2_n_7 ;
  wire \rgb_led_info2_reg[10]_i_3_n_0 ;
  wire \rgb_led_info2_reg[10]_i_3_n_1 ;
  wire \rgb_led_info2_reg[10]_i_3_n_2 ;
  wire \rgb_led_info2_reg[10]_i_3_n_3 ;
  wire \rgb_led_info2_reg[10]_i_3_n_4 ;
  wire \rgb_led_info2_reg[10]_i_3_n_5 ;
  wire \rgb_led_info2_reg[10]_i_3_n_6 ;
  wire \rgb_led_info2_reg[10]_i_3_n_7 ;
  wire \rgb_led_info2_reg[10]_i_4_n_0 ;
  wire \rgb_led_info2_reg[10]_i_4_n_1 ;
  wire \rgb_led_info2_reg[10]_i_4_n_2 ;
  wire \rgb_led_info2_reg[10]_i_4_n_3 ;
  wire \rgb_led_info2_reg[10]_i_4_n_4 ;
  wire \rgb_led_info2_reg[10]_i_4_n_5 ;
  wire \rgb_led_info2_reg[10]_i_4_n_6 ;
  wire \rgb_led_info2_reg[10]_i_4_n_7 ;
  wire [10:0]rgb_led_info3;
  wire [10:0]rgb_led_stretch;
  wire \s_stat[hasdata]_i_1__0_n_0 ;
  wire \s_stat[hasdata]_i_1__1_n_0 ;
  wire \s_stat[hasdata]_i_1__2_n_0 ;
  wire \s_stat[hasdata]_i_1_n_0 ;
  wire sel;
  wire [37:0]shift_reg;
  wire \slow_counter[2]_i_1_n_0 ;
  wire [6:0]slow_counter_reg;
  wire slow_counter_tick;
  wire slow_counter_tick_i_1_n_0;
  wire slow_counter_tick_i_2_n_0;
  wire [1:0]\tcp_ctrl_stat[conn_state] ;
  wire tcp_reset;
  wire [26:0]timeout_counter_reg;
  wire timeout_counter_tick_i_2_n_0;
  wire timeout_counter_tick_i_3_n_0;
  wire timeout_counter_tick_i_4_n_0;
  wire timeout_counter_tick_i_5_n_0;
  wire timeout_counter_tick_i_6_n_0;
  wire timeout_counter_tick_i_7_n_0;
  wire timeout_counter_tick_reg_n_0;
  wire user_data_free;
  wire \word_prev1_reg[0]__0 ;
  wire \word_prev1_reg[10]__0 ;
  wire \word_prev1_reg[11]__0 ;
  wire \word_prev1_reg[12]__0 ;
  wire \word_prev1_reg[13]__0 ;
  wire \word_prev1_reg[14]__0 ;
  wire \word_prev1_reg[15]__0 ;
  wire \word_prev1_reg[1]__0 ;
  wire \word_prev1_reg[3]__0 ;
  wire \word_prev1_reg[4]__0 ;
  wire \word_prev1_reg[5]__0 ;
  wire \word_prev1_reg[6]__0 ;
  wire \word_prev1_reg[7]__0 ;
  wire \word_prev1_reg[8]__0 ;
  wire \word_prev1_reg[9]__0 ;
  wire [7:2]\NLW_i_/i_/i___42_carry__2_CO_UNCONNECTED ;
  wire [7:3]\NLW_i_/i_/i___42_carry__2_O_UNCONNECTED ;
  wire [7:6]\NLW_i_/i_/i___95_carry__1_CO_UNCONNECTED ;
  wire [7:7]\NLW_i_/i_/i___95_carry__1_O_UNCONNECTED ;
  wire [7:5]\NLW_i_/i_/i__carry__1_CO_UNCONNECTED ;
  wire [7:6]\NLW_i_/i_/i__carry__1_O_UNCONNECTED ;
  wire [7:6]NLW_plusOp_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_plusOp_carry__0_O_UNCONNECTED;
  wire [7:4]\NLW_rgb_led_info2_reg[10]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_rgb_led_info2_reg[10]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_rgb_led_info2_reg[10]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_rgb_led_info2_reg[10]_i_4_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \cycle_count_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i__carry_n_15 ),
        .Q(\cycle_count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_count_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i__carry__0_n_13 ),
        .Q(\cycle_count_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_count_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i__carry__0_n_12 ),
        .Q(\cycle_count_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_count_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i__carry__0_n_11 ),
        .Q(\cycle_count_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_count_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i__carry__0_n_10 ),
        .Q(\cycle_count_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_count_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i__carry__0_n_9 ),
        .Q(\cycle_count_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_count_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i__carry__0_n_8 ),
        .Q(\cycle_count_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_count_reg[16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i__carry__1_n_15 ),
        .Q(\cycle_count_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_count_reg[17] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i__carry__1_n_14 ),
        .Q(\cycle_count_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_count_reg[18] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i__carry__1_n_13 ),
        .Q(\cycle_count_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_count_reg[19] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i__carry__1_n_12 ),
        .Q(\cycle_count_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_count_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i__carry_n_14 ),
        .Q(\cycle_count_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_count_reg[20] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i__carry__1_n_11 ),
        .Q(\cycle_count_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_count_reg[21] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i__carry__1_n_10 ),
        .Q(\cycle_count_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_count_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i__carry_n_13 ),
        .Q(\cycle_count_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_count_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i__carry_n_12 ),
        .Q(\cycle_count_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_count_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i__carry_n_11 ),
        .Q(\cycle_count_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_count_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i__carry_n_10 ),
        .Q(\cycle_count_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_count_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i__carry_n_9 ),
        .Q(\cycle_count_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_count_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i__carry_n_8 ),
        .Q(\cycle_count_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_count_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i__carry__0_n_15 ),
        .Q(\cycle_count_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_count_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i__carry__0_n_14 ),
        .Q(\cycle_count_reg_n_0_[9] ),
        .R(1'b0));
  top_block_fakernet_top_0_0_efb_xilinx_dna_port dna_get
       (.L(\in_sm/L ),
        .Q({shift_reg[37:27],shift_reg[21:12],shift_reg[5:0]}),
        .\actual_wdata[8]_i_13 (fakernet_n_30),
        .\actual_wdata_reg[10] (fakernet_n_54),
        .\actual_wdata_reg[10]_0 (fakernet_n_53),
        .\actual_wdata_reg[10]_1 (fakernet_n_31),
        .\actual_wdata_reg[11] (fakernet_n_55),
        .\actual_wdata_reg[12] (fakernet_n_56),
        .\actual_wdata_reg[13] (fakernet_n_57),
        .\actual_wdata_reg[14] (fakernet_n_58),
        .\actual_wdata_reg[15] (fakernet_n_59),
        .clk25_in(clk25_in),
        .eqOp29_out(\in_sm/eqOp29_out ),
        .eqOp31_out(\in_sm/eqOp31_out ),
        .eqOp33_out(\in_sm/eqOp33_out ),
        .is_our_mac01_reg(fakernet_n_60),
        .is_our_mac01_reg_0(fakernet_n_14),
        .is_our_mac01_reg_1(fakernet_n_17),
        .is_our_mac01_reg_2(fakernet_n_13),
        .is_our_mac01_reg_3(fakernet_n_12),
        .is_our_mac01_reg_4(fakernet_n_10),
        .is_our_mac01_reg_5(fakernet_n_11),
        .is_our_mac23_reg(fakernet_n_61),
        .is_our_mac23_reg_0(fakernet_n_39),
        .is_our_mac23_reg_1(fakernet_n_6),
        .is_our_mac23_reg_2(fakernet_n_4),
        .is_our_mac23_reg_3(fakernet_n_5),
        .is_our_mac45_reg(fakernet_n_34),
        .is_our_mac45_reg_0(fakernet_n_9),
        .is_our_mac45_reg_1(fakernet_n_8),
        .is_our_mac45_reg_2(fakernet_n_7),
        .\mux_value_p2_reg[15] (\pkt_gen/data ),
        .\shift_reg_reg[0]_0 (dna_get_n_47),
        .\shift_reg_reg[1]_0 (dna_get_n_46),
        .\shift_reg_reg[20]_0 (dna_get_n_34),
        .\shift_reg_reg[21]_0 (dna_get_n_33),
        .\shift_reg_reg[2]_0 (dna_get_n_45),
        .\shift_reg_reg[36]_0 (dna_get_n_27),
        .\shift_reg_reg[36]_1 (dna_get_n_43),
        .\shift_reg_reg[37]_0 (dna_get_n_28),
        .\shift_reg_reg[37]_1 (dna_get_n_42),
        .\shift_reg_reg[38]_0 (dna_get_n_29),
        .\shift_reg_reg[38]_1 (dna_get_n_41),
        .\shift_reg_reg[39]_0 (dna_get_n_30),
        .\shift_reg_reg[39]_1 (dna_get_n_40),
        .\shift_reg_reg[3]_0 (dna_get_n_44),
        .\shift_reg_reg[40]_0 (dna_get_n_31),
        .\shift_reg_reg[40]_1 (dna_get_n_39),
        .\shift_reg_reg[41]__0_0 (dna_get_n_32),
        .\shift_reg_reg[41]__0_1 (dna_get_n_38));
  LUT2 #(
    .INIT(4'hE)) 
    eth_rstn_i_1
       (.I0(p_1_in3_in),
        .I1(p_0_in2_in),
        .O(eth_rstn0));
  FDRE #(
    .INIT(1'b1)) 
    eth_rstn_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(eth_rstn0),
        .Q(eth_rstn),
        .R(1'b0));
  top_block_fakernet_top_0_0_fakernet_module fakernet
       (.D(rgb_led_info1),
        .E(drive_lfsr),
        .\FSM_sequential_s_reg[state][1]_rep__0 (fakernet_n_31),
        .\FSM_sequential_s_reg[state][1]_rep__0_0 (fakernet_n_53),
        .\FSM_sequential_s_reg[state][5]_rep (fakernet_n_30),
        .L(\in_sm/L ),
        .O(cycle_count_next),
        .Q(Q[0]),
        .\actual_wdata[8]_i_5 (dna_get_n_34),
        .\actual_wdata_reg[10] (dna_get_n_27),
        .\actual_wdata_reg[11] (dna_get_n_28),
        .\actual_wdata_reg[12] (dna_get_n_29),
        .\actual_wdata_reg[13] (dna_get_n_30),
        .\actual_wdata_reg[14] (dna_get_n_31),
        .\actual_wdata_reg[15] (dna_get_n_32),
        .\actual_wdata_reg[9] (dna_get_n_33),
        .clk_in(clk_in),
        .\cmd_p1_reg[18] (\pkt_gen/data ),
        .\cmd_p2_reg[7] (\pkt_gen/p_0_in26_in ),
        .\cycle_count_reg[21] (fakernet_n_40),
        .\cycle_count_reg[21]_0 (fakernet_n_42),
        .\cycle_count_reg[21]_1 (fakernet_n_44),
        .\cycle_count_reg[21]_2 (fakernet_n_45),
        .\cycle_count_reg[21]_3 (fakernet_n_46),
        .\cycle_count_reg[21]_4 (fakernet_n_47),
        .\cycle_count_reg[21]_5 (fakernet_n_48),
        .\cycle_count_reg[21]_6 (fakernet_n_49),
        .\cycle_count_reg[21]_7 (fakernet_n_50),
        .\cycle_count_reg[21]_8 (fakernet_n_51),
        .\cycle_count_reg[21]_9 (fakernet_n_52),
        .\dp_ram_pkt_gen[port_a][o][wr] (\dp_ram_pkt_gen[port_a][o][wr] ),
        .eqOp29_out(\in_sm/eqOp29_out ),
        .eqOp31_out(\in_sm/eqOp31_out ),
        .eqOp33_out(\in_sm/eqOp33_out ),
        .in_got_word(in_got_word),
        .\info_counts[pkt_gen] (fakernet_n_43),
        .\info_counts[udp_idp] (\out_info[udp_idp] ),
        .\info_counts_reg[timeout_tick] (timeout_counter_tick_reg_n_0),
        .is_our_mac01_reg({shift_reg[37:27],shift_reg[21:12],shift_reg[5:0]}),
        .is_w_0001_reg(fakernet_n_54),
        .is_w_0001_reg_0(fakernet_n_55),
        .is_w_0001_reg_1(fakernet_n_56),
        .is_w_0001_reg_2(fakernet_n_57),
        .is_w_0001_reg_3(fakernet_n_58),
        .is_w_0001_reg_4(fakernet_n_59),
        .\mux_value_p2_reg[10] (dna_get_n_43),
        .\mux_value_p2_reg[11] (dna_get_n_42),
        .\mux_value_p2_reg[12] (dna_get_n_41),
        .\mux_value_p2_reg[13] (dna_get_n_40),
        .\mux_value_p2_reg[14] (dna_get_n_39),
        .\mux_value_p2_reg[15] (dna_get_n_38),
        .\mux_value_p2_reg[4] (dna_get_n_47),
        .\mux_value_p2_reg[5] (dna_get_n_46),
        .\mux_value_p2_reg[6] (dna_get_n_45),
        .\mux_value_p2_reg[7] (dna_get_n_44),
        .new_packet_prev1_reg(E),
        .out_ena(out_ena),
        .out_r_taken(out_r_taken),
        .\packet_req_reg[send_data] (\packet_req[send_data]_i_1_n_0 ),
        .pick_prev(\out_pl/pick_prev ),
        .\ram_cons_array[3][clear_hasdata] (\ram_udp_regres_cons_tmp[0][clear_hasdata] ),
        .\ram_cons_array[4][clear_hasdata] (\ram_udp_regres_cons_tmp[1][clear_hasdata] ),
        .\ram_pkt_gen[stat][hasdata] (\ram_pkt_gen[stat][hasdata] ),
        .\ram_udp_regacc[cons][clear_hasdata] (\ram_udp_regacc[cons][clear_hasdata] ),
        .\ram_udp_regidp[stat][hasdata] (\ram_udp_regidp[stat][hasdata] ),
        .\ram_udp_regres[0][prod2][set_again] (\ram_udp_regres[0][prod2][set_again] ),
        .\ram_udp_regres[0][stat][hasdata] (\ram_udp_regres[0][stat][hasdata] ),
        .\ram_udp_regres[1][prod2][set_again] (\ram_udp_regres[1][prod2][set_again] ),
        .\ram_udp_regres[1][stat][hasdata] (\ram_udp_regres[1][stat][hasdata] ),
        .reg1_ena_reg(\out_pl/reg1_word ),
        .reg_ena_reg(reg_ena_reg),
        .\reg_word_reg[15] (\reg_word_reg[15] ),
        .regacc_addr_o(regacc_addr_o),
        .\regacc_aux_info[stat][reg_ch] (\regacc_aux_info[stat][reg_ch] ),
        .\regacc_aux_info[stat][reg_idp] (\regacc_aux_info[stat][reg_idp] ),
        .regacc_data_rd_i(regacc_data_rd_i),
        .regacc_data_wr_o(regacc_data_wr_o),
        .regacc_done_i(regacc_done_i),
        .regacc_read_o(regacc_read_o),
        .regacc_write_o(regacc_write_o),
        .\rgb_led_info1_reg[5] (\cycle_count_reg_n_0_[21] ),
        .\s_stat_reg[hasdata] (\s_stat[hasdata]_i_1__1_n_0 ),
        .\s_stat_reg[hasdata]_0 (\s_stat[hasdata]_i_1__2_n_0 ),
        .\s_stat_reg[hasdata]_1 (\s_stat[hasdata]_i_1_n_0 ),
        .\s_stat_reg[hasdata]_2 (\s_stat[hasdata]_i_1__0_n_0 ),
        .\shift_reg_reg[0] (fakernet_n_34),
        .slow_counter_tick(slow_counter_tick),
        .\stat[conn_state] (\tcp_ctrl_stat[conn_state] ),
        .tcp_reset(tcp_reset),
        .user_data_free(user_data_free),
        .\word_prev1_reg[0]__0 (fakernet_n_14),
        .\word_prev1_reg[0]__0_0 (\word_prev1_reg[0]__0 ),
        .\word_prev1_reg[10]__0 (fakernet_n_5),
        .\word_prev1_reg[10]__0_0 (\word_prev1_reg[10]__0 ),
        .\word_prev1_reg[11]__0 (fakernet_n_4),
        .\word_prev1_reg[11]__0_0 (\word_prev1_reg[11]__0 ),
        .\word_prev1_reg[12]__0 (\word_prev1_reg[12]__0 ),
        .\word_prev1_reg[13]__0 (\word_prev1_reg[13]__0 ),
        .\word_prev1_reg[14]__0 (\word_prev1_reg[14]__0 ),
        .\word_prev1_reg[15]__0 (fakernet_n_39),
        .\word_prev1_reg[15]__0_0 (\word_prev1_reg[15]__0 ),
        .\word_prev1_reg[1]__0 (fakernet_n_13),
        .\word_prev1_reg[1]__0_0 (\word_prev1_reg[1]__0 ),
        .\word_prev1_reg[2] (fakernet_n_17),
        .\word_prev1_reg[3]__0 (fakernet_n_12),
        .\word_prev1_reg[3]__0_0 (\word_prev1_reg[3]__0 ),
        .\word_prev1_reg[4]__0 (fakernet_n_11),
        .\word_prev1_reg[4]__0_0 (\word_prev1_reg[4]__0 ),
        .\word_prev1_reg[5]__0 (fakernet_n_10),
        .\word_prev1_reg[5]__0_0 (\word_prev1_reg[5]__0 ),
        .\word_prev1_reg[6]__0 (fakernet_n_9),
        .\word_prev1_reg[6]__0_0 (\word_prev1_reg[6]__0 ),
        .\word_prev1_reg[7]__0 (fakernet_n_8),
        .\word_prev1_reg[7]__0_0 (\word_prev1_reg[7]__0 ),
        .\word_prev1_reg[8]__0 (fakernet_n_7),
        .\word_prev1_reg[8]__0_0 (fakernet_n_61),
        .\word_prev1_reg[8]__0_1 (\word_prev1_reg[8]__0 ),
        .\word_prev1_reg[9]__0 (fakernet_n_6),
        .\word_prev1_reg[9]__0_0 (fakernet_n_60),
        .\word_prev1_reg[9]__0_1 (\word_prev1_reg[9]__0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___42_carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___42_carry_n_0 ,\i_/i_/i___42_carry_n_1 ,\i_/i_/i___42_carry_n_2 ,\i_/i_/i___42_carry_n_3 ,\i_/i_/i___42_carry_n_4 ,\i_/i_/i___42_carry_n_5 ,\i_/i_/i___42_carry_n_6 ,\i_/i_/i___42_carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i___42_carry_n_8 ,\i_/i_/i___42_carry_n_9 ,\i_/i_/i___42_carry_n_10 ,\i_/i_/i___42_carry_n_11 ,\i_/i_/i___42_carry_n_12 ,\i_/i_/i___42_carry_n_13 ,\i_/i_/i___42_carry_n_14 ,\i_/i_/i___42_carry_n_15 }),
        .S({timeout_counter_reg[7:1],i___42_carry_i_1_n_0}));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___42_carry__0 
       (.CI(\i_/i_/i___42_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___42_carry__0_n_0 ,\i_/i_/i___42_carry__0_n_1 ,\i_/i_/i___42_carry__0_n_2 ,\i_/i_/i___42_carry__0_n_3 ,\i_/i_/i___42_carry__0_n_4 ,\i_/i_/i___42_carry__0_n_5 ,\i_/i_/i___42_carry__0_n_6 ,\i_/i_/i___42_carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___42_carry__0_n_8 ,\i_/i_/i___42_carry__0_n_9 ,\i_/i_/i___42_carry__0_n_10 ,\i_/i_/i___42_carry__0_n_11 ,\i_/i_/i___42_carry__0_n_12 ,\i_/i_/i___42_carry__0_n_13 ,\i_/i_/i___42_carry__0_n_14 ,\i_/i_/i___42_carry__0_n_15 }),
        .S(timeout_counter_reg[15:8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___42_carry__1 
       (.CI(\i_/i_/i___42_carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___42_carry__1_n_0 ,\i_/i_/i___42_carry__1_n_1 ,\i_/i_/i___42_carry__1_n_2 ,\i_/i_/i___42_carry__1_n_3 ,\i_/i_/i___42_carry__1_n_4 ,\i_/i_/i___42_carry__1_n_5 ,\i_/i_/i___42_carry__1_n_6 ,\i_/i_/i___42_carry__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___42_carry__1_n_8 ,\i_/i_/i___42_carry__1_n_9 ,\i_/i_/i___42_carry__1_n_10 ,\i_/i_/i___42_carry__1_n_11 ,\i_/i_/i___42_carry__1_n_12 ,\i_/i_/i___42_carry__1_n_13 ,\i_/i_/i___42_carry__1_n_14 ,\i_/i_/i___42_carry__1_n_15 }),
        .S(timeout_counter_reg[23:16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___42_carry__2 
       (.CI(\i_/i_/i___42_carry__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_/i_/i___42_carry__2_CO_UNCONNECTED [7:2],\i_/i_/i___42_carry__2_n_6 ,\i_/i_/i___42_carry__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_/i_/i___42_carry__2_O_UNCONNECTED [7:3],\i_/i_/i___42_carry__2_n_13 ,\i_/i_/i___42_carry__2_n_14 ,\i_/i_/i___42_carry__2_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,timeout_counter_reg[26:24]}));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___95_carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___95_carry_n_0 ,\i_/i_/i___95_carry_n_1 ,\i_/i_/i___95_carry_n_2 ,\i_/i_/i___95_carry_n_3 ,\i_/i_/i___95_carry_n_4 ,\i_/i_/i___95_carry_n_5 ,\i_/i_/i___95_carry_n_6 ,\i_/i_/i___95_carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i___95_carry_n_8 ,\i_/i_/i___95_carry_n_9 ,\i_/i_/i___95_carry_n_10 ,\i_/i_/i___95_carry_n_11 ,\i_/i_/i___95_carry_n_12 ,\i_/i_/i___95_carry_n_13 ,\i_/i_/i___95_carry_n_14 ,\i_/i_/i___95_carry_n_15 }),
        .S({\phy_reset_counter_reg_n_0_[7] ,\phy_reset_counter_reg_n_0_[6] ,\phy_reset_counter_reg_n_0_[5] ,\phy_reset_counter_reg_n_0_[4] ,\phy_reset_counter_reg_n_0_[3] ,\phy_reset_counter_reg_n_0_[2] ,\phy_reset_counter_reg_n_0_[1] ,i___95_carry_i_1_n_0}));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___95_carry__0 
       (.CI(\i_/i_/i___95_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___95_carry__0_n_0 ,\i_/i_/i___95_carry__0_n_1 ,\i_/i_/i___95_carry__0_n_2 ,\i_/i_/i___95_carry__0_n_3 ,\i_/i_/i___95_carry__0_n_4 ,\i_/i_/i___95_carry__0_n_5 ,\i_/i_/i___95_carry__0_n_6 ,\i_/i_/i___95_carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___95_carry__0_n_8 ,\i_/i_/i___95_carry__0_n_9 ,\i_/i_/i___95_carry__0_n_10 ,\i_/i_/i___95_carry__0_n_11 ,\i_/i_/i___95_carry__0_n_12 ,\i_/i_/i___95_carry__0_n_13 ,\i_/i_/i___95_carry__0_n_14 ,\i_/i_/i___95_carry__0_n_15 }),
        .S({\phy_reset_counter_reg_n_0_[15] ,\phy_reset_counter_reg_n_0_[14] ,\phy_reset_counter_reg_n_0_[13] ,\phy_reset_counter_reg_n_0_[12] ,\phy_reset_counter_reg_n_0_[11] ,\phy_reset_counter_reg_n_0_[10] ,\phy_reset_counter_reg_n_0_[9] ,\phy_reset_counter_reg_n_0_[8] }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___95_carry__1 
       (.CI(\i_/i_/i___95_carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_/i_/i___95_carry__1_CO_UNCONNECTED [7:6],\i_/i_/i___95_carry__1_n_2 ,\i_/i_/i___95_carry__1_n_3 ,\i_/i_/i___95_carry__1_n_4 ,\i_/i_/i___95_carry__1_n_5 ,\i_/i_/i___95_carry__1_n_6 ,\i_/i_/i___95_carry__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_/i_/i___95_carry__1_O_UNCONNECTED [7],\i_/i_/i___95_carry__1_n_9 ,\i_/i_/i___95_carry__1_n_10 ,\i_/i_/i___95_carry__1_n_11 ,\i_/i_/i___95_carry__1_n_12 ,\i_/i_/i___95_carry__1_n_13 ,\i_/i_/i___95_carry__1_n_14 ,\i_/i_/i___95_carry__1_n_15 }),
        .S({1'b0,p_1_in3_in,p_0_in2_in,\phy_reset_counter_reg_n_0_[20] ,\phy_reset_counter_reg_n_0_[19] ,\phy_reset_counter_reg_n_0_[18] ,\phy_reset_counter_reg_n_0_[17] ,\phy_reset_counter_reg_n_0_[16] }));
  CARRY8 \i_/i_/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i__carry_n_0 ,\i_/i_/i__carry_n_1 ,\i_/i_/i__carry_n_2 ,\i_/i_/i__carry_n_3 ,\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 ,\i_/i_/i__carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i__carry_n_8 ,\i_/i_/i__carry_n_9 ,\i_/i_/i__carry_n_10 ,\i_/i_/i__carry_n_11 ,\i_/i_/i__carry_n_12 ,\i_/i_/i__carry_n_13 ,\i_/i_/i__carry_n_14 ,\i_/i_/i__carry_n_15 }),
        .S({\cycle_count_reg_n_0_[7] ,\cycle_count_reg_n_0_[6] ,\cycle_count_reg_n_0_[5] ,\cycle_count_reg_n_0_[4] ,\cycle_count_reg_n_0_[3] ,\cycle_count_reg_n_0_[2] ,\cycle_count_reg_n_0_[1] ,i__carry_i_1_n_0}));
  CARRY8 \i_/i_/i__carry__0 
       (.CI(\i_/i_/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i__carry__0_n_0 ,\i_/i_/i__carry__0_n_1 ,\i_/i_/i__carry__0_n_2 ,\i_/i_/i__carry__0_n_3 ,\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 ,\i_/i_/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__0_n_8 ,\i_/i_/i__carry__0_n_9 ,\i_/i_/i__carry__0_n_10 ,\i_/i_/i__carry__0_n_11 ,\i_/i_/i__carry__0_n_12 ,\i_/i_/i__carry__0_n_13 ,\i_/i_/i__carry__0_n_14 ,\i_/i_/i__carry__0_n_15 }),
        .S({\cycle_count_reg_n_0_[15] ,\cycle_count_reg_n_0_[14] ,\cycle_count_reg_n_0_[13] ,\cycle_count_reg_n_0_[12] ,\cycle_count_reg_n_0_[11] ,\cycle_count_reg_n_0_[10] ,\cycle_count_reg_n_0_[9] ,\cycle_count_reg_n_0_[8] }));
  CARRY8 \i_/i_/i__carry__1 
       (.CI(\i_/i_/i__carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_/i_/i__carry__1_CO_UNCONNECTED [7:5],\i_/i_/i__carry__1_n_3 ,\i_/i_/i__carry__1_n_4 ,\i_/i_/i__carry__1_n_5 ,\i_/i_/i__carry__1_n_6 ,\i_/i_/i__carry__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_/i_/i__carry__1_O_UNCONNECTED [7:6],\i_/i_/i__carry__1_n_10 ,\i_/i_/i__carry__1_n_11 ,\i_/i_/i__carry__1_n_12 ,\i_/i_/i__carry__1_n_13 ,\i_/i_/i__carry__1_n_14 ,\i_/i_/i__carry__1_n_15 }),
        .S({1'b0,1'b0,\cycle_count_reg_n_0_[21] ,\cycle_count_reg_n_0_[20] ,\cycle_count_reg_n_0_[19] ,\cycle_count_reg_n_0_[18] ,\cycle_count_reg_n_0_[17] ,\cycle_count_reg_n_0_[16] }));
  LUT1 #(
    .INIT(2'h1)) 
    i___42_carry_i_1
       (.I0(timeout_counter_reg[0]),
        .O(i___42_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i___95_carry_i_1
       (.I0(\phy_reset_counter_reg_n_0_[0] ),
        .O(i___95_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\cycle_count_reg_n_0_[0] ),
        .O(i__carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    \led_b_ppl[0]_i_1 
       (.I0(rgb_led_info1[8]),
        .I1(rgb_led_info2[8]),
        .I2(rgb_led_info3[8]),
        .O(rgb_led_stretch[8]));
  LUT3 #(
    .INIT(8'hFE)) 
    \led_b_ppl[1]_i_1 
       (.I0(rgb_led_info1[9]),
        .I1(rgb_led_info2[9]),
        .I2(rgb_led_info3[9]),
        .O(rgb_led_stretch[9]));
  LUT3 #(
    .INIT(8'hFE)) 
    \led_b_ppl[2]_i_1 
       (.I0(rgb_led_info1[10]),
        .I1(rgb_led_info2[10]),
        .I2(rgb_led_info3[10]),
        .O(rgb_led_stretch[10]));
  FDRE \led_b_ppl_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rgb_led_stretch[8]),
        .Q(\led_b_ppl_reg_n_0_[0] ),
        .R(\led_r_ppl[3]_i_1_n_0 ));
  FDRE \led_b_ppl_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rgb_led_stretch[9]),
        .Q(\led_b_ppl_reg_n_0_[1] ),
        .R(\led_r_ppl[3]_i_1_n_0 ));
  FDRE \led_b_ppl_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rgb_led_stretch[10]),
        .Q(\led_b_ppl_reg_n_0_[2] ),
        .R(\led_r_ppl[3]_i_1_n_0 ));
  FDRE \led_b_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\led_b_ppl_reg_n_0_[0] ),
        .Q(led_b[0]),
        .R(1'b0));
  FDRE \led_b_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\led_b_ppl_reg_n_0_[1] ),
        .Q(led_b[1]),
        .R(1'b0));
  FDRE \led_b_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\led_b_ppl_reg_n_0_[2] ),
        .Q(led_b[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \led_g_ppl[0]_i_1 
       (.I0(rgb_led_info1[4]),
        .I1(rgb_led_info2[4]),
        .I2(rgb_led_info3[4]),
        .O(rgb_led_stretch[4]));
  LUT3 #(
    .INIT(8'hFE)) 
    \led_g_ppl[1]_i_1 
       (.I0(rgb_led_info1[5]),
        .I1(rgb_led_info2[5]),
        .I2(rgb_led_info3[5]),
        .O(rgb_led_stretch[5]));
  LUT3 #(
    .INIT(8'hFE)) 
    \led_g_ppl[2]_i_1 
       (.I0(rgb_led_info1[6]),
        .I1(rgb_led_info2[6]),
        .I2(rgb_led_info3[6]),
        .O(rgb_led_stretch[6]));
  LUT3 #(
    .INIT(8'hFE)) 
    \led_g_ppl[3]_i_1 
       (.I0(rgb_led_info1[7]),
        .I1(rgb_led_info2[7]),
        .I2(rgb_led_info3[7]),
        .O(rgb_led_stretch[7]));
  FDRE \led_g_ppl_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rgb_led_stretch[4]),
        .Q(\led_g_ppl_reg_n_0_[0] ),
        .R(\led_r_ppl[3]_i_1_n_0 ));
  FDRE \led_g_ppl_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rgb_led_stretch[5]),
        .Q(\led_g_ppl_reg_n_0_[1] ),
        .R(\led_r_ppl[3]_i_1_n_0 ));
  FDRE \led_g_ppl_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rgb_led_stretch[6]),
        .Q(\led_g_ppl_reg_n_0_[2] ),
        .R(\led_r_ppl[3]_i_1_n_0 ));
  FDRE \led_g_ppl_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rgb_led_stretch[7]),
        .Q(\led_g_ppl_reg_n_0_[3] ),
        .R(\led_r_ppl[3]_i_1_n_0 ));
  FDRE \led_g_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\led_g_ppl_reg_n_0_[0] ),
        .Q(led_g[0]),
        .R(1'b0));
  FDRE \led_g_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\led_g_ppl_reg_n_0_[1] ),
        .Q(led_g[1]),
        .R(1'b0));
  FDRE \led_g_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\led_g_ppl_reg_n_0_[2] ),
        .Q(led_g[2]),
        .R(1'b0));
  FDRE \led_g_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\led_g_ppl_reg_n_0_[3] ),
        .Q(led_g[3]),
        .R(1'b0));
  FDRE \led_ppl_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(packet_counter_reg[0]),
        .Q(\led_ppl_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \led_ppl_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(packet_counter_reg[1]),
        .Q(\led_ppl_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \led_ppl_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(ja2),
        .Q(\led_ppl_reg_n_0_[2] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \led_r_ppl[0]_i_1 
       (.I0(rgb_led_info1[0]),
        .I1(rgb_led_info2[0]),
        .I2(rgb_led_info3[0]),
        .O(rgb_led_stretch[0]));
  LUT3 #(
    .INIT(8'hFE)) 
    \led_r_ppl[1]_i_1 
       (.I0(rgb_led_info1[1]),
        .I1(rgb_led_info2[1]),
        .I2(rgb_led_info3[1]),
        .O(rgb_led_stretch[1]));
  LUT3 #(
    .INIT(8'hFE)) 
    \led_r_ppl[2]_i_1 
       (.I0(rgb_led_info1[2]),
        .I1(rgb_led_info2[2]),
        .I2(rgb_led_info3[2]),
        .O(rgb_led_stretch[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \led_r_ppl[3]_i_1 
       (.I0(rgb_counter_reg[13]),
        .I1(rgb_counter_reg[12]),
        .I2(rgb_counter_reg[15]),
        .I3(rgb_counter_reg[14]),
        .I4(rgb_counter_reg[11]),
        .I5(rgb_counter_reg[10]),
        .O(\led_r_ppl[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \led_r_ppl[3]_i_2 
       (.I0(rgb_led_info1[3]),
        .I1(rgb_led_info2[3]),
        .I2(rgb_led_info3[3]),
        .O(rgb_led_stretch[3]));
  FDRE \led_r_ppl_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rgb_led_stretch[0]),
        .Q(\led_r_ppl_reg_n_0_[0] ),
        .R(\led_r_ppl[3]_i_1_n_0 ));
  FDRE \led_r_ppl_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rgb_led_stretch[1]),
        .Q(\led_r_ppl_reg_n_0_[1] ),
        .R(\led_r_ppl[3]_i_1_n_0 ));
  FDRE \led_r_ppl_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rgb_led_stretch[2]),
        .Q(\led_r_ppl_reg_n_0_[2] ),
        .R(\led_r_ppl[3]_i_1_n_0 ));
  FDRE \led_r_ppl_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rgb_led_stretch[3]),
        .Q(\led_r_ppl_reg_n_0_[3] ),
        .R(\led_r_ppl[3]_i_1_n_0 ));
  FDRE \led_r_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\led_r_ppl_reg_n_0_[0] ),
        .Q(led_r[0]),
        .R(1'b0));
  FDRE \led_r_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\led_r_ppl_reg_n_0_[1] ),
        .Q(led_r[1]),
        .R(1'b0));
  FDRE \led_r_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\led_r_ppl_reg_n_0_[2] ),
        .Q(led_r[2]),
        .R(1'b0));
  FDRE \led_r_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\led_r_ppl_reg_n_0_[3] ),
        .Q(led_r[3]),
        .R(1'b0));
  FDRE \led_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\led_ppl_reg_n_0_[0] ),
        .Q(led[0]),
        .R(1'b0));
  FDRE \led_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\led_ppl_reg_n_0_[1] ),
        .Q(led[1]),
        .R(1'b0));
  FDRE \led_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\led_ppl_reg_n_0_[2] ),
        .Q(led[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \lfsr[15]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(fifo_out_has),
        .O(drive_lfsr));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \packet_counter[0]_i_1 
       (.I0(packet_counter_reg[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \packet_counter[1]_i_1 
       (.I0(packet_counter_reg[0]),
        .I1(packet_counter_reg[1]),
        .O(plusOp[1]));
  FDRE #(
    .INIT(1'b0)) 
    \packet_counter_reg[0] 
       (.C(clk_in),
        .CE(E),
        .D(plusOp[0]),
        .Q(packet_counter_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \packet_counter_reg[1] 
       (.C(clk_in),
        .CE(E),
        .D(plusOp[1]),
        .Q(packet_counter_reg[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \packet_req[send_data]_i_1 
       (.I0(\tcp_ctrl_stat[conn_state] [0]),
        .I1(\tcp_ctrl_stat[conn_state] [1]),
        .O(\packet_req[send_data]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phy_reset_counter[0]_i_1 
       (.I0(p_1_in3_in),
        .O(sel));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[0] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry_n_15 ),
        .Q(\phy_reset_counter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[10] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry__0_n_13 ),
        .Q(\phy_reset_counter_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[11] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry__0_n_12 ),
        .Q(\phy_reset_counter_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[12] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry__0_n_11 ),
        .Q(\phy_reset_counter_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[13] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry__0_n_10 ),
        .Q(\phy_reset_counter_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[14] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry__0_n_9 ),
        .Q(\phy_reset_counter_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[15] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry__0_n_8 ),
        .Q(\phy_reset_counter_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[16] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry__1_n_15 ),
        .Q(\phy_reset_counter_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[17] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry__1_n_14 ),
        .Q(\phy_reset_counter_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[18] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry__1_n_13 ),
        .Q(\phy_reset_counter_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[19] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry__1_n_12 ),
        .Q(\phy_reset_counter_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[1] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry_n_14 ),
        .Q(\phy_reset_counter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[20] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry__1_n_11 ),
        .Q(\phy_reset_counter_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[21] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry__1_n_10 ),
        .Q(p_0_in2_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[22] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry__1_n_9 ),
        .Q(p_1_in3_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[2] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry_n_13 ),
        .Q(\phy_reset_counter_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[3] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry_n_12 ),
        .Q(\phy_reset_counter_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[4] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry_n_11 ),
        .Q(\phy_reset_counter_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[5] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry_n_10 ),
        .Q(\phy_reset_counter_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[6] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry_n_9 ),
        .Q(\phy_reset_counter_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[7] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry_n_8 ),
        .Q(\phy_reset_counter_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[8] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry__0_n_15 ),
        .Q(\phy_reset_counter_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phy_reset_counter_reg[9] 
       (.C(clk_in),
        .CE(sel),
        .D(\i_/i_/i___95_carry__0_n_14 ),
        .Q(\phy_reset_counter_reg_n_0_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 plusOp_carry
       (.CI(\rgb_counter_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3,plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp__0[8:1]),
        .S({\rgb_counter_reg_n_0_[8] ,\rgb_counter_reg_n_0_[7] ,\rgb_counter_reg_n_0_[6] ,\rgb_counter_reg_n_0_[5] ,\rgb_counter_reg_n_0_[4] ,\rgb_counter_reg_n_0_[3] ,\rgb_counter_reg_n_0_[2] ,\rgb_counter_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_plusOp_carry__0_CO_UNCONNECTED[7:6],plusOp_carry__0_n_2,plusOp_carry__0_n_3,plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__0_O_UNCONNECTED[7],plusOp__0[15:9]}),
        .S({1'b0,rgb_counter_reg,\rgb_counter_reg_n_0_[9] }));
  LUT2 #(
    .INIT(4'h8)) 
    \reg1_word[15]_i_1 
       (.I0(out_r_taken),
        .I1(\out_pl/pick_prev ),
        .O(\out_pl/reg1_word ));
  LUT1 #(
    .INIT(2'h1)) 
    \rgb_counter[0]_i_1 
       (.I0(\rgb_counter_reg_n_0_[0] ),
        .O(plusOp__0[0]));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_counter_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__0[0]),
        .Q(\rgb_counter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_counter_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__0[10]),
        .Q(rgb_counter_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_counter_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__0[11]),
        .Q(rgb_counter_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_counter_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__0[12]),
        .Q(rgb_counter_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_counter_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__0[13]),
        .Q(rgb_counter_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_counter_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__0[14]),
        .Q(rgb_counter_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_counter_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__0[15]),
        .Q(rgb_counter_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_counter_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__0[1]),
        .Q(\rgb_counter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_counter_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__0[2]),
        .Q(\rgb_counter_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_counter_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__0[3]),
        .Q(\rgb_counter_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_counter_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__0[4]),
        .Q(\rgb_counter_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_counter_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__0[5]),
        .Q(\rgb_counter_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_counter_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__0[6]),
        .Q(\rgb_counter_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_counter_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__0[7]),
        .Q(\rgb_counter_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_counter_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__0[8]),
        .Q(\rgb_counter_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_counter_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__0[9]),
        .Q(\rgb_counter_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info1_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(fakernet_n_52),
        .Q(rgb_led_info1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info1_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(fakernet_n_42),
        .Q(rgb_led_info1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info1_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(fakernet_n_51),
        .Q(rgb_led_info1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info1_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(fakernet_n_50),
        .Q(rgb_led_info1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info1_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(fakernet_n_49),
        .Q(rgb_led_info1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info1_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(fakernet_n_48),
        .Q(rgb_led_info1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info1_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(fakernet_n_40),
        .Q(rgb_led_info1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info1_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(fakernet_n_47),
        .Q(rgb_led_info1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info1_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(fakernet_n_46),
        .Q(rgb_led_info1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info1_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(fakernet_n_45),
        .Q(rgb_led_info1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info1_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(fakernet_n_44),
        .Q(rgb_led_info1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \rgb_led_info2[10]_i_1 
       (.I0(cycle_count_next),
        .I1(\cycle_count_reg_n_0_[21] ),
        .O(cycle_count_wrap));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info2_reg[0] 
       (.C(clk_in),
        .CE(cycle_count_wrap),
        .D(rgb_led_info1[0]),
        .Q(rgb_led_info2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info2_reg[10] 
       (.C(clk_in),
        .CE(cycle_count_wrap),
        .D(rgb_led_info1[10]),
        .Q(rgb_led_info2[10]),
        .R(1'b0));
  CARRY8 \rgb_led_info2_reg[10]_i_2 
       (.CI(\rgb_led_info2_reg[10]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rgb_led_info2_reg[10]_i_2_CO_UNCONNECTED [7:4],\rgb_led_info2_reg[10]_i_2_n_4 ,\rgb_led_info2_reg[10]_i_2_n_5 ,\rgb_led_info2_reg[10]_i_2_n_6 ,\rgb_led_info2_reg[10]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rgb_led_info2_reg[10]_i_2_O_UNCONNECTED [7:5],cycle_count_next,\NLW_rgb_led_info2_reg[10]_i_2_O_UNCONNECTED [3:0]}),
        .S({1'b0,1'b0,1'b0,\cycle_count_reg_n_0_[21] ,\cycle_count_reg_n_0_[20] ,\cycle_count_reg_n_0_[19] ,\cycle_count_reg_n_0_[18] ,\cycle_count_reg_n_0_[17] }));
  CARRY8 \rgb_led_info2_reg[10]_i_3 
       (.CI(\rgb_led_info2_reg[10]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rgb_led_info2_reg[10]_i_3_n_0 ,\rgb_led_info2_reg[10]_i_3_n_1 ,\rgb_led_info2_reg[10]_i_3_n_2 ,\rgb_led_info2_reg[10]_i_3_n_3 ,\rgb_led_info2_reg[10]_i_3_n_4 ,\rgb_led_info2_reg[10]_i_3_n_5 ,\rgb_led_info2_reg[10]_i_3_n_6 ,\rgb_led_info2_reg[10]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rgb_led_info2_reg[10]_i_3_O_UNCONNECTED [7:0]),
        .S({\cycle_count_reg_n_0_[16] ,\cycle_count_reg_n_0_[15] ,\cycle_count_reg_n_0_[14] ,\cycle_count_reg_n_0_[13] ,\cycle_count_reg_n_0_[12] ,\cycle_count_reg_n_0_[11] ,\cycle_count_reg_n_0_[10] ,\cycle_count_reg_n_0_[9] }));
  CARRY8 \rgb_led_info2_reg[10]_i_4 
       (.CI(\cycle_count_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\rgb_led_info2_reg[10]_i_4_n_0 ,\rgb_led_info2_reg[10]_i_4_n_1 ,\rgb_led_info2_reg[10]_i_4_n_2 ,\rgb_led_info2_reg[10]_i_4_n_3 ,\rgb_led_info2_reg[10]_i_4_n_4 ,\rgb_led_info2_reg[10]_i_4_n_5 ,\rgb_led_info2_reg[10]_i_4_n_6 ,\rgb_led_info2_reg[10]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_rgb_led_info2_reg[10]_i_4_O_UNCONNECTED [7:0]),
        .S({\cycle_count_reg_n_0_[8] ,\cycle_count_reg_n_0_[7] ,\cycle_count_reg_n_0_[6] ,\cycle_count_reg_n_0_[5] ,\cycle_count_reg_n_0_[4] ,\cycle_count_reg_n_0_[3] ,\cycle_count_reg_n_0_[2] ,\cycle_count_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info2_reg[1] 
       (.C(clk_in),
        .CE(cycle_count_wrap),
        .D(rgb_led_info1[1]),
        .Q(rgb_led_info2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info2_reg[2] 
       (.C(clk_in),
        .CE(cycle_count_wrap),
        .D(rgb_led_info1[2]),
        .Q(rgb_led_info2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info2_reg[3] 
       (.C(clk_in),
        .CE(cycle_count_wrap),
        .D(rgb_led_info1[3]),
        .Q(rgb_led_info2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info2_reg[4] 
       (.C(clk_in),
        .CE(cycle_count_wrap),
        .D(rgb_led_info1[4]),
        .Q(rgb_led_info2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info2_reg[5] 
       (.C(clk_in),
        .CE(cycle_count_wrap),
        .D(rgb_led_info1[5]),
        .Q(rgb_led_info2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info2_reg[6] 
       (.C(clk_in),
        .CE(cycle_count_wrap),
        .D(rgb_led_info1[6]),
        .Q(rgb_led_info2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info2_reg[7] 
       (.C(clk_in),
        .CE(cycle_count_wrap),
        .D(rgb_led_info1[7]),
        .Q(rgb_led_info2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info2_reg[8] 
       (.C(clk_in),
        .CE(cycle_count_wrap),
        .D(rgb_led_info1[8]),
        .Q(rgb_led_info2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info2_reg[9] 
       (.C(clk_in),
        .CE(cycle_count_wrap),
        .D(rgb_led_info1[9]),
        .Q(rgb_led_info2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info3_reg[0] 
       (.C(clk_in),
        .CE(cycle_count_wrap),
        .D(rgb_led_info2[0]),
        .Q(rgb_led_info3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info3_reg[10] 
       (.C(clk_in),
        .CE(cycle_count_wrap),
        .D(rgb_led_info2[10]),
        .Q(rgb_led_info3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info3_reg[1] 
       (.C(clk_in),
        .CE(cycle_count_wrap),
        .D(rgb_led_info2[1]),
        .Q(rgb_led_info3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info3_reg[2] 
       (.C(clk_in),
        .CE(cycle_count_wrap),
        .D(rgb_led_info2[2]),
        .Q(rgb_led_info3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info3_reg[3] 
       (.C(clk_in),
        .CE(cycle_count_wrap),
        .D(rgb_led_info2[3]),
        .Q(rgb_led_info3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info3_reg[4] 
       (.C(clk_in),
        .CE(cycle_count_wrap),
        .D(rgb_led_info2[4]),
        .Q(rgb_led_info3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info3_reg[5] 
       (.C(clk_in),
        .CE(cycle_count_wrap),
        .D(rgb_led_info2[5]),
        .Q(rgb_led_info3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info3_reg[6] 
       (.C(clk_in),
        .CE(cycle_count_wrap),
        .D(rgb_led_info2[6]),
        .Q(rgb_led_info3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info3_reg[7] 
       (.C(clk_in),
        .CE(cycle_count_wrap),
        .D(rgb_led_info2[7]),
        .Q(rgb_led_info3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info3_reg[8] 
       (.C(clk_in),
        .CE(cycle_count_wrap),
        .D(rgb_led_info2[8]),
        .Q(rgb_led_info3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rgb_led_info3_reg[9] 
       (.C(clk_in),
        .CE(cycle_count_wrap),
        .D(rgb_led_info2[9]),
        .Q(rgb_led_info3[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF4F4F4FFF4F4F4F4)) 
    \s_stat[hasdata]_i_1 
       (.I0(\ram_udp_regres_cons_tmp[0][clear_hasdata] ),
        .I1(\ram_udp_regres[0][stat][hasdata] ),
        .I2(\ram_udp_regres[0][prod2][set_again] ),
        .I3(\regacc_aux_info[stat][reg_idp] ),
        .I4(\regacc_aux_info[stat][reg_ch] ),
        .I5(\ram_udp_regacc[cons][clear_hasdata] ),
        .O(\s_stat[hasdata]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF4F4F4F4F4F4)) 
    \s_stat[hasdata]_i_1__0 
       (.I0(\ram_udp_regres_cons_tmp[1][clear_hasdata] ),
        .I1(\ram_udp_regres[1][stat][hasdata] ),
        .I2(\ram_udp_regres[1][prod2][set_again] ),
        .I3(\regacc_aux_info[stat][reg_idp] ),
        .I4(\regacc_aux_info[stat][reg_ch] ),
        .I5(\ram_udp_regacc[cons][clear_hasdata] ),
        .O(\s_stat[hasdata]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF222)) 
    \s_stat[hasdata]_i_1__1 
       (.I0(\ram_pkt_gen[stat][hasdata] ),
        .I1(fakernet_n_43),
        .I2(\pkt_gen/p_0_in26_in ),
        .I3(\dp_ram_pkt_gen[port_a][o][wr] ),
        .O(\s_stat[hasdata]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hF222)) 
    \s_stat[hasdata]_i_1__2 
       (.I0(\ram_udp_regidp[stat][hasdata] ),
        .I1(\out_info[udp_idp] ),
        .I2(\regacc_aux_info[stat][reg_idp] ),
        .I3(\ram_udp_regacc[cons][clear_hasdata] ),
        .O(\s_stat[hasdata]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \slow_counter[0]_i_1 
       (.I0(slow_counter_reg[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \slow_counter[1]_i_1 
       (.I0(slow_counter_reg[0]),
        .I1(slow_counter_reg[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \slow_counter[2]_i_1 
       (.I0(slow_counter_reg[1]),
        .I1(slow_counter_reg[0]),
        .I2(slow_counter_reg[2]),
        .O(\slow_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \slow_counter[3]_i_1 
       (.I0(slow_counter_reg[0]),
        .I1(slow_counter_reg[1]),
        .I2(slow_counter_reg[2]),
        .I3(slow_counter_reg[3]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \slow_counter[4]_i_1 
       (.I0(slow_counter_reg[2]),
        .I1(slow_counter_reg[1]),
        .I2(slow_counter_reg[0]),
        .I3(slow_counter_reg[3]),
        .I4(slow_counter_reg[4]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \slow_counter[5]_i_1 
       (.I0(slow_counter_reg[3]),
        .I1(slow_counter_reg[0]),
        .I2(slow_counter_reg[1]),
        .I3(slow_counter_reg[2]),
        .I4(slow_counter_reg[4]),
        .I5(slow_counter_reg[5]),
        .O(plusOp__1[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \slow_counter[6]_i_1 
       (.I0(slow_counter_reg[4]),
        .I1(slow_counter_reg[2]),
        .I2(slow_counter_tick_i_2_n_0),
        .I3(slow_counter_reg[3]),
        .I4(slow_counter_reg[5]),
        .I5(slow_counter_reg[6]),
        .O(plusOp__1[6]));
  FDRE #(
    .INIT(1'b0)) 
    \slow_counter_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__1[0]),
        .Q(slow_counter_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_counter_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__1[1]),
        .Q(slow_counter_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_counter_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\slow_counter[2]_i_1_n_0 ),
        .Q(slow_counter_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_counter_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__1[3]),
        .Q(slow_counter_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_counter_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__1[4]),
        .Q(slow_counter_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_counter_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__1[5]),
        .Q(slow_counter_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_counter_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__1[6]),
        .Q(slow_counter_reg[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    slow_counter_tick_i_1
       (.I0(slow_counter_reg[4]),
        .I1(slow_counter_reg[6]),
        .I2(slow_counter_reg[5]),
        .I3(slow_counter_reg[2]),
        .I4(slow_counter_reg[3]),
        .I5(slow_counter_tick_i_2_n_0),
        .O(slow_counter_tick_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT2 #(
    .INIT(4'h7)) 
    slow_counter_tick_i_2
       (.I0(slow_counter_reg[0]),
        .I1(slow_counter_reg[1]),
        .O(slow_counter_tick_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    slow_counter_tick_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(slow_counter_tick_i_1_n_0),
        .Q(slow_counter_tick),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry_n_15 ),
        .Q(timeout_counter_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry__0_n_13 ),
        .Q(timeout_counter_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry__0_n_12 ),
        .Q(timeout_counter_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry__0_n_11 ),
        .Q(timeout_counter_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry__0_n_10 ),
        .Q(timeout_counter_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry__0_n_9 ),
        .Q(timeout_counter_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry__0_n_8 ),
        .Q(timeout_counter_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry__1_n_15 ),
        .Q(timeout_counter_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[17] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry__1_n_14 ),
        .Q(timeout_counter_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[18] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry__1_n_13 ),
        .Q(timeout_counter_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[19] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry__1_n_12 ),
        .Q(timeout_counter_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry_n_14 ),
        .Q(timeout_counter_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[20] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry__1_n_11 ),
        .Q(timeout_counter_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[21] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry__1_n_10 ),
        .Q(timeout_counter_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[22] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry__1_n_9 ),
        .Q(timeout_counter_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[23] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry__1_n_8 ),
        .Q(timeout_counter_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[24] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry__2_n_15 ),
        .Q(timeout_counter_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[25] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry__2_n_14 ),
        .Q(timeout_counter_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[26] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry__2_n_13 ),
        .Q(timeout_counter_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry_n_13 ),
        .Q(timeout_counter_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry_n_12 ),
        .Q(timeout_counter_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry_n_11 ),
        .Q(timeout_counter_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry_n_10 ),
        .Q(timeout_counter_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry_n_9 ),
        .Q(timeout_counter_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry_n_8 ),
        .Q(timeout_counter_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry__0_n_15 ),
        .Q(timeout_counter_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_counter_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\i_/i_/i___42_carry__0_n_14 ),
        .Q(timeout_counter_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    timeout_counter_tick_i_1
       (.I0(timeout_counter_tick_i_2_n_0),
        .I1(timeout_counter_reg[20]),
        .I2(timeout_counter_reg[18]),
        .I3(timeout_counter_reg[19]),
        .I4(timeout_counter_tick_i_3_n_0),
        .I5(timeout_counter_tick_i_4_n_0),
        .O(eqOp));
  LUT4 #(
    .INIT(16'h0001)) 
    timeout_counter_tick_i_2
       (.I0(timeout_counter_reg[17]),
        .I1(timeout_counter_reg[16]),
        .I2(timeout_counter_reg[15]),
        .I3(timeout_counter_reg[14]),
        .O(timeout_counter_tick_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    timeout_counter_tick_i_3
       (.I0(timeout_counter_reg[25]),
        .I1(timeout_counter_reg[24]),
        .I2(timeout_counter_reg[26]),
        .I3(timeout_counter_reg[21]),
        .I4(timeout_counter_reg[22]),
        .I5(timeout_counter_reg[23]),
        .O(timeout_counter_tick_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    timeout_counter_tick_i_4
       (.I0(timeout_counter_tick_i_5_n_0),
        .I1(timeout_counter_reg[5]),
        .I2(timeout_counter_reg[4]),
        .I3(timeout_counter_reg[6]),
        .I4(timeout_counter_tick_i_6_n_0),
        .I5(timeout_counter_tick_i_7_n_0),
        .O(timeout_counter_tick_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    timeout_counter_tick_i_5
       (.I0(timeout_counter_reg[1]),
        .I1(timeout_counter_reg[0]),
        .I2(timeout_counter_reg[3]),
        .I3(timeout_counter_reg[2]),
        .O(timeout_counter_tick_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    timeout_counter_tick_i_6
       (.I0(timeout_counter_reg[8]),
        .I1(timeout_counter_reg[7]),
        .I2(timeout_counter_reg[10]),
        .I3(timeout_counter_reg[9]),
        .O(timeout_counter_tick_i_6_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    timeout_counter_tick_i_7
       (.I0(timeout_counter_reg[12]),
        .I1(timeout_counter_reg[11]),
        .I2(timeout_counter_reg[13]),
        .O(timeout_counter_tick_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    timeout_counter_tick_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(eqOp),
        .Q(timeout_counter_tick_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "efb_xilinx_dna_port" *) 
module top_block_fakernet_top_0_0_efb_xilinx_dna_port
   (Q,
    \shift_reg_reg[36]_0 ,
    \shift_reg_reg[37]_0 ,
    \shift_reg_reg[38]_0 ,
    \shift_reg_reg[39]_0 ,
    \shift_reg_reg[40]_0 ,
    \shift_reg_reg[41]__0_0 ,
    \shift_reg_reg[21]_0 ,
    \shift_reg_reg[20]_0 ,
    eqOp29_out,
    eqOp33_out,
    eqOp31_out,
    \shift_reg_reg[41]__0_1 ,
    \shift_reg_reg[40]_1 ,
    \shift_reg_reg[39]_1 ,
    \shift_reg_reg[38]_1 ,
    \shift_reg_reg[37]_1 ,
    \shift_reg_reg[36]_1 ,
    \shift_reg_reg[3]_0 ,
    \shift_reg_reg[2]_0 ,
    \shift_reg_reg[1]_0 ,
    \shift_reg_reg[0]_0 ,
    clk25_in,
    \actual_wdata_reg[10] ,
    \actual_wdata_reg[10]_0 ,
    \actual_wdata_reg[10]_1 ,
    \actual_wdata_reg[11] ,
    \actual_wdata_reg[12] ,
    \actual_wdata_reg[13] ,
    \actual_wdata_reg[14] ,
    \actual_wdata_reg[15] ,
    \actual_wdata[8]_i_13 ,
    is_our_mac45_reg,
    L,
    is_our_mac01_reg,
    is_our_mac01_reg_0,
    is_our_mac01_reg_1,
    is_our_mac01_reg_2,
    is_our_mac01_reg_3,
    is_our_mac01_reg_4,
    is_our_mac01_reg_5,
    is_our_mac23_reg,
    is_our_mac23_reg_0,
    is_our_mac23_reg_1,
    is_our_mac23_reg_2,
    is_our_mac23_reg_3,
    is_our_mac45_reg_0,
    is_our_mac45_reg_1,
    is_our_mac45_reg_2,
    \mux_value_p2_reg[15] );
  output [26:0]Q;
  output \shift_reg_reg[36]_0 ;
  output \shift_reg_reg[37]_0 ;
  output \shift_reg_reg[38]_0 ;
  output \shift_reg_reg[39]_0 ;
  output \shift_reg_reg[40]_0 ;
  output \shift_reg_reg[41]__0_0 ;
  output \shift_reg_reg[21]_0 ;
  output \shift_reg_reg[20]_0 ;
  output eqOp29_out;
  output eqOp33_out;
  output eqOp31_out;
  output \shift_reg_reg[41]__0_1 ;
  output \shift_reg_reg[40]_1 ;
  output \shift_reg_reg[39]_1 ;
  output \shift_reg_reg[38]_1 ;
  output \shift_reg_reg[37]_1 ;
  output \shift_reg_reg[36]_1 ;
  output \shift_reg_reg[3]_0 ;
  output \shift_reg_reg[2]_0 ;
  output \shift_reg_reg[1]_0 ;
  output \shift_reg_reg[0]_0 ;
  input clk25_in;
  input \actual_wdata_reg[10] ;
  input \actual_wdata_reg[10]_0 ;
  input \actual_wdata_reg[10]_1 ;
  input \actual_wdata_reg[11] ;
  input \actual_wdata_reg[12] ;
  input \actual_wdata_reg[13] ;
  input \actual_wdata_reg[14] ;
  input \actual_wdata_reg[15] ;
  input \actual_wdata[8]_i_13 ;
  input is_our_mac45_reg;
  input [15:12]L;
  input is_our_mac01_reg;
  input is_our_mac01_reg_0;
  input is_our_mac01_reg_1;
  input is_our_mac01_reg_2;
  input is_our_mac01_reg_3;
  input is_our_mac01_reg_4;
  input is_our_mac01_reg_5;
  input is_our_mac23_reg;
  input is_our_mac23_reg_0;
  input is_our_mac23_reg_1;
  input is_our_mac23_reg_2;
  input is_our_mac23_reg_3;
  input is_our_mac45_reg_0;
  input is_our_mac45_reg_1;
  input is_our_mac45_reg_2;
  input [2:0]\mux_value_p2_reg[15] ;

  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_2_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[1] ;
  wire [15:12]L;
  wire [26:0]Q;
  wire READ;
  wire SHIFT;
  wire \actual_wdata[8]_i_13 ;
  wire \actual_wdata_reg[10] ;
  wire \actual_wdata_reg[10]_0 ;
  wire \actual_wdata_reg[10]_1 ;
  wire \actual_wdata_reg[11] ;
  wire \actual_wdata_reg[12] ;
  wire \actual_wdata_reg[13] ;
  wire \actual_wdata_reg[14] ;
  wire \actual_wdata_reg[15] ;
  wire clk25_in;
  wire [0:0]count0;
  wire \count[1]_i_1_n_0 ;
  wire \count[2]_i_1_n_0 ;
  wire \count[3]_i_1_n_0 ;
  wire \count[4]_i_1_n_0 ;
  wire \count[5]_i_1_n_0 ;
  wire \count[5]_i_2_n_0 ;
  wire [5:0]count_reg;
  wire eqOp29_out;
  wire eqOp31_out;
  wire eqOp33_out;
  wire is_our_mac01_i_3_n_0;
  wire is_our_mac01_i_4_n_0;
  wire is_our_mac01_i_5_n_0;
  wire is_our_mac01_reg;
  wire is_our_mac01_reg_0;
  wire is_our_mac01_reg_1;
  wire is_our_mac01_reg_2;
  wire is_our_mac01_reg_3;
  wire is_our_mac01_reg_4;
  wire is_our_mac01_reg_5;
  wire is_our_mac23_i_3_n_0;
  wire is_our_mac23_i_4_n_0;
  wire is_our_mac23_i_5_n_0;
  wire is_our_mac23_i_7_n_0;
  wire is_our_mac23_reg;
  wire is_our_mac23_reg_0;
  wire is_our_mac23_reg_1;
  wire is_our_mac23_reg_2;
  wire is_our_mac23_reg_3;
  wire is_our_mac45_i_2_n_0;
  wire is_our_mac45_i_3_n_0;
  wire is_our_mac45_i_5_n_0;
  wire is_our_mac45_reg;
  wire is_our_mac45_reg_0;
  wire is_our_mac45_reg_1;
  wire is_our_mac45_reg_2;
  wire [2:0]\mux_value_p2_reg[15] ;
  wire port_dout;
  wire port_read;
  wire port_shift;
  wire [41:6]shift_reg;
  wire shift_reg_0;
  wire \shift_reg_reg[0]_0 ;
  wire \shift_reg_reg[1]_0 ;
  wire \shift_reg_reg[20]_0 ;
  wire \shift_reg_reg[21]_0 ;
  wire \shift_reg_reg[2]_0 ;
  wire \shift_reg_reg[36]_0 ;
  wire \shift_reg_reg[36]_1 ;
  wire \shift_reg_reg[37]_0 ;
  wire \shift_reg_reg[37]_1 ;
  wire \shift_reg_reg[38]_0 ;
  wire \shift_reg_reg[38]_1 ;
  wire \shift_reg_reg[39]_0 ;
  wire \shift_reg_reg[39]_1 ;
  wire \shift_reg_reg[3]_0 ;
  wire \shift_reg_reg[40]_0 ;
  wire \shift_reg_reg[40]_1 ;
  wire \shift_reg_reg[41]__0_0 ;
  wire \shift_reg_reg[41]__0_1 ;
  wire \shift_reg_reg[42]_srl15_n_0 ;

  LUT4 #(
    .INIT(16'hFFEA)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(port_read),
        .I1(shift_reg_0),
        .I2(\FSM_onehot_state[2]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_state[2]_i_2 
       (.I0(count_reg[5]),
        .I1(count_reg[4]),
        .I2(count_reg[1]),
        .I3(count_reg[0]),
        .I4(count_reg[3]),
        .I5(count_reg[2]),
        .O(\FSM_onehot_state[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:1000,iSTATE0:0001,iSTATE1:0010,iSTATE2:0100," *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(clk25_in),
        .CE(\FSM_onehot_state[2]_i_1_n_0 ),
        .D(1'b0),
        .Q(port_read),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "iSTATE:1000,iSTATE0:0001,iSTATE1:0010,iSTATE2:0100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(clk25_in),
        .CE(\FSM_onehot_state[2]_i_1_n_0 ),
        .D(port_read),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "iSTATE:1000,iSTATE0:0001,iSTATE1:0010,iSTATE2:0100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(clk25_in),
        .CE(\FSM_onehot_state[2]_i_1_n_0 ),
        .D(\FSM_onehot_state_reg_n_0_[1] ),
        .Q(shift_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h505FC0C0505FCFCF)) 
    \actual_wdata[10]_i_4 
       (.I0(Q[25]),
        .I1(\actual_wdata_reg[10] ),
        .I2(\actual_wdata_reg[10]_0 ),
        .I3(shift_reg[22]),
        .I4(\actual_wdata_reg[10]_1 ),
        .I5(shift_reg[6]),
        .O(\shift_reg_reg[36]_0 ));
  LUT6 #(
    .INIT(64'h505FC0C0505FCFCF)) 
    \actual_wdata[11]_i_3 
       (.I0(Q[26]),
        .I1(\actual_wdata_reg[11] ),
        .I2(\actual_wdata_reg[10]_0 ),
        .I3(shift_reg[23]),
        .I4(\actual_wdata_reg[10]_1 ),
        .I5(shift_reg[7]),
        .O(\shift_reg_reg[37]_0 ));
  LUT6 #(
    .INIT(64'h505FC0C0505FCFCF)) 
    \actual_wdata[12]_i_4 
       (.I0(shift_reg[38]),
        .I1(\actual_wdata_reg[12] ),
        .I2(\actual_wdata_reg[10]_0 ),
        .I3(shift_reg[24]),
        .I4(\actual_wdata_reg[10]_1 ),
        .I5(shift_reg[8]),
        .O(\shift_reg_reg[38]_0 ));
  LUT6 #(
    .INIT(64'h505FC0C0505FCFCF)) 
    \actual_wdata[13]_i_3 
       (.I0(shift_reg[39]),
        .I1(\actual_wdata_reg[13] ),
        .I2(\actual_wdata_reg[10]_0 ),
        .I3(shift_reg[25]),
        .I4(\actual_wdata_reg[10]_1 ),
        .I5(shift_reg[9]),
        .O(\shift_reg_reg[39]_0 ));
  LUT6 #(
    .INIT(64'h505FC0C0505FCFCF)) 
    \actual_wdata[14]_i_4 
       (.I0(shift_reg[40]),
        .I1(\actual_wdata_reg[14] ),
        .I2(\actual_wdata_reg[10]_0 ),
        .I3(shift_reg[26]),
        .I4(\actual_wdata_reg[10]_1 ),
        .I5(shift_reg[10]),
        .O(\shift_reg_reg[40]_0 ));
  LUT6 #(
    .INIT(64'h505FC0C0505FCFCF)) 
    \actual_wdata[15]_i_5 
       (.I0(shift_reg[41]),
        .I1(\actual_wdata_reg[15] ),
        .I2(\actual_wdata_reg[10]_0 ),
        .I3(Q[16]),
        .I4(\actual_wdata_reg[10]_1 ),
        .I5(shift_reg[11]),
        .O(\shift_reg_reg[41]__0_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \actual_wdata[8]_i_15 
       (.I0(Q[14]),
        .I1(\actual_wdata[8]_i_13 ),
        .I2(Q[4]),
        .O(\shift_reg_reg[20]_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \actual_wdata[9]_i_7 
       (.I0(Q[15]),
        .I1(\actual_wdata_reg[10]_1 ),
        .I2(Q[5]),
        .O(\shift_reg_reg[21]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(count_reg[0]),
        .O(count0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \count[1]_i_1 
       (.I0(count_reg[0]),
        .I1(count_reg[1]),
        .O(\count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \count[2]_i_1 
       (.I0(count_reg[1]),
        .I1(count_reg[0]),
        .I2(count_reg[2]),
        .O(\count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \count[3]_i_1 
       (.I0(count_reg[2]),
        .I1(count_reg[0]),
        .I2(count_reg[1]),
        .I3(count_reg[3]),
        .O(\count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \count[4]_i_1 
       (.I0(count_reg[3]),
        .I1(count_reg[1]),
        .I2(count_reg[0]),
        .I3(count_reg[2]),
        .I4(count_reg[4]),
        .O(\count[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[5]_i_1 
       (.I0(shift_reg_0),
        .I1(\FSM_onehot_state[2]_i_2_n_0 ),
        .O(\count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \count[5]_i_2 
       (.I0(count_reg[4]),
        .I1(count_reg[2]),
        .I2(count_reg[0]),
        .I3(count_reg[1]),
        .I4(count_reg[3]),
        .I5(count_reg[5]),
        .O(\count[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(clk25_in),
        .CE(\count[5]_i_1_n_0 ),
        .D(count0),
        .Q(count_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(clk25_in),
        .CE(\count[5]_i_1_n_0 ),
        .D(\count[1]_i_1_n_0 ),
        .Q(count_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(clk25_in),
        .CE(\count[5]_i_1_n_0 ),
        .D(\count[2]_i_1_n_0 ),
        .Q(count_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \count_reg[3] 
       (.C(clk25_in),
        .CE(\count[5]_i_1_n_0 ),
        .D(\count[3]_i_1_n_0 ),
        .Q(count_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \count_reg[4] 
       (.C(clk25_in),
        .CE(\count[5]_i_1_n_0 ),
        .D(\count[4]_i_1_n_0 ),
        .Q(count_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \count_reg[5] 
       (.C(clk25_in),
        .CE(\count[5]_i_1_n_0 ),
        .D(\count[5]_i_2_n_0 ),
        .Q(count_reg[5]),
        .R(1'b0));
  (* box_type = "PRIMITIVE" *) 
  DNA_PORTE2 #(
    .SIM_DNA_VALUE(96'h000000000000000000000000)) 
    dna_prim
       (.CLK(clk25_in),
        .DIN(1'b0),
        .DOUT(port_dout),
        .READ(READ),
        .SHIFT(SHIFT));
  LUT6 #(
    .INIT(64'h0000000001000001)) 
    is_our_mac01_i_1
       (.I0(is_our_mac01_reg),
        .I1(is_our_mac01_i_3_n_0),
        .I2(is_our_mac01_i_4_n_0),
        .I3(L[15]),
        .I4(shift_reg[41]),
        .I5(is_our_mac01_i_5_n_0),
        .O(eqOp33_out));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_our_mac01_i_3
       (.I0(Q[17]),
        .I1(is_our_mac01_reg_0),
        .I2(is_our_mac01_reg_1),
        .I3(Q[19]),
        .I4(is_our_mac01_reg_2),
        .I5(Q[18]),
        .O(is_our_mac01_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_our_mac01_i_4
       (.I0(Q[20]),
        .I1(is_our_mac01_reg_3),
        .I2(is_our_mac01_reg_4),
        .I3(Q[22]),
        .I4(is_our_mac01_reg_5),
        .I5(Q[21]),
        .O(is_our_mac01_i_4_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_our_mac01_i_5
       (.I0(shift_reg[38]),
        .I1(L[12]),
        .I2(L[13]),
        .I3(shift_reg[39]),
        .I4(L[14]),
        .I5(shift_reg[40]),
        .O(is_our_mac01_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    is_our_mac23_i_1
       (.I0(is_our_mac23_reg),
        .I1(is_our_mac23_i_3_n_0),
        .I2(is_our_mac23_i_4_n_0),
        .I3(is_our_mac23_i_5_n_0),
        .I4(is_our_mac23_reg_0),
        .I5(is_our_mac23_i_7_n_0),
        .O(eqOp31_out));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_our_mac23_i_3
       (.I0(Q[15]),
        .I1(is_our_mac23_reg_1),
        .I2(is_our_mac23_reg_2),
        .I3(shift_reg[23]),
        .I4(is_our_mac23_reg_3),
        .I5(shift_reg[22]),
        .O(is_our_mac23_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_our_mac23_i_4
       (.I0(Q[6]),
        .I1(is_our_mac01_reg_0),
        .I2(is_our_mac01_reg_1),
        .I3(Q[8]),
        .I4(is_our_mac01_reg_2),
        .I5(Q[7]),
        .O(is_our_mac23_i_4_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_our_mac23_i_5
       (.I0(Q[9]),
        .I1(is_our_mac01_reg_3),
        .I2(is_our_mac01_reg_5),
        .I3(Q[10]),
        .I4(is_our_mac01_reg_4),
        .I5(Q[11]),
        .O(is_our_mac23_i_5_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_our_mac23_i_7
       (.I0(shift_reg[24]),
        .I1(L[12]),
        .I2(L[14]),
        .I3(shift_reg[26]),
        .I4(L[13]),
        .I5(shift_reg[25]),
        .O(is_our_mac23_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000000001000001)) 
    is_our_mac45_i_1
       (.I0(is_our_mac45_i_2_n_0),
        .I1(is_our_mac45_i_3_n_0),
        .I2(is_our_mac45_reg),
        .I3(L[15]),
        .I4(shift_reg[11]),
        .I5(is_our_mac45_i_5_n_0),
        .O(eqOp29_out));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_our_mac45_i_2
       (.I0(Q[2]),
        .I1(is_our_mac45_reg_0),
        .I2(is_our_mac45_reg_1),
        .I3(Q[3]),
        .I4(is_our_mac45_reg_2),
        .I5(Q[4]),
        .O(is_our_mac45_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_our_mac45_i_3
       (.I0(Q[5]),
        .I1(is_our_mac23_reg_1),
        .I2(is_our_mac23_reg_3),
        .I3(shift_reg[6]),
        .I4(is_our_mac23_reg_2),
        .I5(shift_reg[7]),
        .O(is_our_mac45_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_our_mac45_i_5
       (.I0(shift_reg[8]),
        .I1(L[12]),
        .I2(L[14]),
        .I3(shift_reg[10]),
        .I4(L[13]),
        .I5(shift_reg[9]),
        .O(is_our_mac45_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mux_value_p2[10]_i_2 
       (.I0(Q[25]),
        .I1(\mux_value_p2_reg[15] [0]),
        .I2(shift_reg[22]),
        .I3(\mux_value_p2_reg[15] [1]),
        .I4(shift_reg[6]),
        .I5(\mux_value_p2_reg[15] [2]),
        .O(\shift_reg_reg[36]_1 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mux_value_p2[11]_i_2 
       (.I0(Q[26]),
        .I1(\mux_value_p2_reg[15] [0]),
        .I2(shift_reg[23]),
        .I3(\mux_value_p2_reg[15] [1]),
        .I4(shift_reg[7]),
        .I5(\mux_value_p2_reg[15] [2]),
        .O(\shift_reg_reg[37]_1 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mux_value_p2[12]_i_2 
       (.I0(shift_reg[38]),
        .I1(\mux_value_p2_reg[15] [0]),
        .I2(shift_reg[24]),
        .I3(\mux_value_p2_reg[15] [1]),
        .I4(shift_reg[8]),
        .I5(\mux_value_p2_reg[15] [2]),
        .O(\shift_reg_reg[38]_1 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \mux_value_p2[13]_i_2 
       (.I0(shift_reg[39]),
        .I1(\mux_value_p2_reg[15] [0]),
        .I2(shift_reg[25]),
        .I3(\mux_value_p2_reg[15] [1]),
        .I4(shift_reg[9]),
        .I5(\mux_value_p2_reg[15] [2]),
        .O(\shift_reg_reg[39]_1 ));
  LUT6 #(
    .INIT(64'h00000000FFE2CCE2)) 
    \mux_value_p2[14]_i_2 
       (.I0(shift_reg[40]),
        .I1(\mux_value_p2_reg[15] [0]),
        .I2(shift_reg[26]),
        .I3(\mux_value_p2_reg[15] [1]),
        .I4(shift_reg[10]),
        .I5(\mux_value_p2_reg[15] [2]),
        .O(\shift_reg_reg[40]_1 ));
  LUT6 #(
    .INIT(64'h00000000FFE2CCE2)) 
    \mux_value_p2[15]_i_2 
       (.I0(shift_reg[41]),
        .I1(\mux_value_p2_reg[15] [0]),
        .I2(Q[16]),
        .I3(\mux_value_p2_reg[15] [1]),
        .I4(shift_reg[11]),
        .I5(\mux_value_p2_reg[15] [2]),
        .O(\shift_reg_reg[41]__0_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mux_value_p2[4]_i_4 
       (.I0(Q[0]),
        .I1(\mux_value_p2_reg[15] [1]),
        .I2(Q[10]),
        .I3(\mux_value_p2_reg[15] [0]),
        .I4(Q[21]),
        .O(\shift_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \mux_value_p2[5]_i_5 
       (.I0(Q[1]),
        .I1(\mux_value_p2_reg[15] [1]),
        .I2(Q[11]),
        .I3(\mux_value_p2_reg[15] [0]),
        .I4(Q[22]),
        .O(\shift_reg_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mux_value_p2[6]_i_4 
       (.I0(Q[2]),
        .I1(\mux_value_p2_reg[15] [1]),
        .I2(Q[12]),
        .I3(\mux_value_p2_reg[15] [0]),
        .I4(Q[23]),
        .O(\shift_reg_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \mux_value_p2[7]_i_4 
       (.I0(Q[3]),
        .I1(\mux_value_p2_reg[15] [1]),
        .I2(Q[13]),
        .I3(\mux_value_p2_reg[15] [0]),
        .I4(Q[24]),
        .O(\shift_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    port_read_reg
       (.C(clk25_in),
        .CE(1'b1),
        .D(port_read),
        .Q(READ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF2)) 
    port_shift_i_1
       (.I0(shift_reg_0),
        .I1(\FSM_onehot_state[2]_i_2_n_0 ),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .O(port_shift));
  FDRE #(
    .INIT(1'b0)) 
    port_shift_reg
       (.C(clk25_in),
        .CE(1'b1),
        .D(port_shift),
        .Q(SHIFT),
        .R(1'b0));
  FDRE \shift_reg_reg[0] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_reg_reg[10] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(shift_reg[11]),
        .Q(shift_reg[10]),
        .R(1'b0));
  FDRE \shift_reg_reg[11] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[6]),
        .Q(shift_reg[11]),
        .R(1'b0));
  FDRE \shift_reg_reg[12] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[7]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \shift_reg_reg[13] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[8]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \shift_reg_reg[14] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[9]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \shift_reg_reg[15] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[10]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \shift_reg_reg[16] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[11]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \shift_reg_reg[17] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[12]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \shift_reg_reg[18] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[13]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \shift_reg_reg[19] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[14]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \shift_reg_reg[1] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_reg_reg[20] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[15]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \shift_reg_reg[21] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(shift_reg[22]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \shift_reg_reg[22] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(shift_reg[23]),
        .Q(shift_reg[22]),
        .R(1'b0));
  FDRE \shift_reg_reg[23] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(shift_reg[24]),
        .Q(shift_reg[23]),
        .R(1'b0));
  FDRE \shift_reg_reg[24] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(shift_reg[25]),
        .Q(shift_reg[24]),
        .R(1'b0));
  FDRE \shift_reg_reg[25] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(shift_reg[26]),
        .Q(shift_reg[25]),
        .R(1'b0));
  FDRE \shift_reg_reg[26] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[16]),
        .Q(shift_reg[26]),
        .R(1'b0));
  FDRE \shift_reg_reg[27] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[17]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \shift_reg_reg[28] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[18]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \shift_reg_reg[29] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[19]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \shift_reg_reg[2] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[3]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_reg_reg[30] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[20]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \shift_reg_reg[31] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[21]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \shift_reg_reg[32] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[22]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \shift_reg_reg[33] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[23]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \shift_reg_reg[34] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[24]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \shift_reg_reg[35] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[25]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \shift_reg_reg[36] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[26]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \shift_reg_reg[37] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(shift_reg[38]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \shift_reg_reg[38] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(shift_reg[39]),
        .Q(shift_reg[38]),
        .R(1'b0));
  FDRE \shift_reg_reg[39] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(shift_reg[40]),
        .Q(shift_reg[39]),
        .R(1'b0));
  FDRE \shift_reg_reg[3] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[4]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_reg_reg[40] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(shift_reg[41]),
        .Q(shift_reg[40]),
        .R(1'b0));
  FDRE \shift_reg_reg[41]__0 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(\shift_reg_reg[42]_srl15_n_0 ),
        .Q(shift_reg[41]),
        .R(1'b0));
  (* srl_bus_name = "\inst/t/dna_get/shift_reg_reg " *) 
  (* srl_name = "\inst/t/dna_get/shift_reg_reg[42]_srl15 " *) 
  SRL16E \shift_reg_reg[42]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(shift_reg_0),
        .CLK(clk25_in),
        .D(port_dout),
        .Q(\shift_reg_reg[42]_srl15_n_0 ));
  FDRE \shift_reg_reg[4] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(Q[5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_reg_reg[5] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(shift_reg[6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_reg_reg[6] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(shift_reg[7]),
        .Q(shift_reg[6]),
        .R(1'b0));
  FDRE \shift_reg_reg[7] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(shift_reg[8]),
        .Q(shift_reg[7]),
        .R(1'b0));
  FDRE \shift_reg_reg[8] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(shift_reg[9]),
        .Q(shift_reg[8]),
        .R(1'b0));
  FDRE \shift_reg_reg[9] 
       (.C(clk25_in),
        .CE(shift_reg_0),
        .D(shift_reg[10]),
        .Q(shift_reg[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "efnet_gmii_mii_rx" *) 
module top_block_fakernet_top_0_0_efnet_gmii_mii_rx
   (clk_in_0,
    clk_in_1,
    clk_in_2,
    clk_in_3,
    clk_in_4,
    clk_in_5,
    clk_in_6,
    clk_in_7,
    clk_in_8,
    clk_in_9,
    clk_in_10,
    clk_in_11,
    clk_in_12,
    clk_in_13,
    clk_in_14,
    fifo_out_has,
    in_got_word,
    Q,
    E,
    clk_in,
    eth_rx_clk,
    eth_rx_dv,
    eth_rxd);
  output clk_in_0;
  output clk_in_1;
  output clk_in_2;
  output clk_in_3;
  output clk_in_4;
  output clk_in_5;
  output clk_in_6;
  output clk_in_7;
  output clk_in_8;
  output clk_in_9;
  output clk_in_10;
  output clk_in_11;
  output clk_in_12;
  output clk_in_13;
  output clk_in_14;
  output fifo_out_has;
  output in_got_word;
  output [1:0]Q;
  output [0:0]E;
  input clk_in;
  input eth_rx_clk;
  input eth_rx_dv;
  input [7:0]eth_rxd;

  wire [0:0]E;
  wire [1:0]Q;
  wire clk_in;
  wire clk_in_0;
  wire clk_in_1;
  wire clk_in_10;
  wire clk_in_11;
  wire clk_in_12;
  wire clk_in_13;
  wire clk_in_14;
  wire clk_in_2;
  wire clk_in_3;
  wire clk_in_4;
  wire clk_in_5;
  wire clk_in_6;
  wire clk_in_7;
  wire clk_in_8;
  wire clk_in_9;
  wire eth_rx_clk;
  wire eth_rx_dv;
  wire [7:0]eth_rxd;
  wire fifo_out_has;
  wire in_fifo_got_word;
  wire in_fifo_new_packet;
  wire [7:0]in_fifo_word_0;
  wire [7:0]in_fifo_word_8;
  wire in_got_word;

  top_block_fakernet_top_0_0_efnet_octet_to_word rx
       (.DIB(in_fifo_new_packet),
        .Q({in_fifo_word_0,in_fifo_word_8}),
        .eth_rx_clk(eth_rx_clk),
        .eth_rx_dv(eth_rx_dv),
        .eth_rxd(eth_rxd),
        .in_fifo_got_word(in_fifo_got_word));
  top_block_fakernet_top_0_0_efnet_word_in_fifo rx_fifo
       (.DIB(in_fifo_new_packet),
        .E(E),
        .Q({in_fifo_word_0,in_fifo_word_8}),
        .clk_in(clk_in),
        .clk_in_0(clk_in_0),
        .clk_in_1(clk_in_1),
        .clk_in_10(clk_in_10),
        .clk_in_11(clk_in_11),
        .clk_in_12(clk_in_12),
        .clk_in_13(clk_in_13),
        .clk_in_14(clk_in_14),
        .clk_in_2(clk_in_2),
        .clk_in_3(clk_in_3),
        .clk_in_4(clk_in_4),
        .clk_in_5(clk_in_5),
        .clk_in_6(clk_in_6),
        .clk_in_7(clk_in_7),
        .clk_in_8(clk_in_8),
        .clk_in_9(clk_in_9),
        .eth_rx_clk(eth_rx_clk),
        .fifo_out_has(fifo_out_has),
        .in_fifo_got_word(in_fifo_got_word),
        .in_got_word(in_got_word),
        .\output_b_reg[16] (Q));
endmodule

(* ORIG_REF_NAME = "efnet_gmii_mii_tx" *) 
module top_block_fakernet_top_0_0_efnet_gmii_mii_tx
   (\wr_ptr_a_reg[4] ,
    eth_tx_en,
    eth_txd,
    clk_in,
    \output_b_r_reg[15] ,
    \output_b_r_reg[15]_0 ,
    eth_tx_clk);
  output [0:0]\wr_ptr_a_reg[4] ;
  output eth_tx_en;
  output [7:0]eth_txd;
  input clk_in;
  input [15:0]\output_b_r_reg[15] ;
  input \output_b_r_reg[15]_0 ;
  input eth_tx_clk;

  wire clk_in;
  wire eth_tx_clk;
  wire eth_tx_en;
  wire [7:0]eth_txd;
  wire out_ena;
  wire out_fifo_many;
  wire out_fifo_taken;
  wire [15:0]\output_b_r_reg[15] ;
  wire \output_b_r_reg[15]_0 ;
  wire tx_fifo_n_10;
  wire tx_fifo_n_11;
  wire tx_fifo_n_12;
  wire tx_fifo_n_13;
  wire tx_fifo_n_14;
  wire tx_fifo_n_15;
  wire tx_fifo_n_16;
  wire tx_fifo_n_17;
  wire tx_fifo_n_18;
  wire tx_fifo_n_3;
  wire tx_fifo_n_4;
  wire tx_fifo_n_5;
  wire tx_fifo_n_6;
  wire tx_fifo_n_7;
  wire tx_fifo_n_8;
  wire tx_fifo_n_9;
  wire [0:0]\wr_ptr_a_reg[4] ;

  top_block_fakernet_top_0_0_efnet_hw_oddr outddr_tx_clk
       (.eth_tx_clk(eth_tx_clk));
  top_block_fakernet_top_0_0_efnet_word_to_octet tx
       (.E(out_fifo_taken),
        .Q({out_ena,tx_fifo_n_3,tx_fifo_n_4,tx_fifo_n_5,tx_fifo_n_6,tx_fifo_n_7,tx_fifo_n_8,tx_fifo_n_9,tx_fifo_n_10,tx_fifo_n_11,tx_fifo_n_12,tx_fifo_n_13,tx_fifo_n_14,tx_fifo_n_15,tx_fifo_n_16,tx_fifo_n_17,tx_fifo_n_18}),
        .eth_tx_clk(eth_tx_clk),
        .eth_tx_en(eth_tx_en),
        .eth_txd(eth_txd),
        .out_fifo_many(out_fifo_many));
  top_block_fakernet_top_0_0_efnet_word_out_fifo tx_fifo
       (.E(out_fifo_taken),
        .clk_in(clk_in),
        .eth_tx_clk(eth_tx_clk),
        .out_fifo_many(out_fifo_many),
        .output_b({out_ena,tx_fifo_n_3,tx_fifo_n_4,tx_fifo_n_5,tx_fifo_n_6,tx_fifo_n_7,tx_fifo_n_8,tx_fifo_n_9,tx_fifo_n_10,tx_fifo_n_11,tx_fifo_n_12,tx_fifo_n_13,tx_fifo_n_14,tx_fifo_n_15,tx_fifo_n_16,tx_fifo_n_17,tx_fifo_n_18}),
        .\output_b_r_reg[15] (\output_b_r_reg[15] ),
        .\output_b_r_reg[15]_0 (\output_b_r_reg[15]_0 ),
        .\wr_ptr_a_reg[4] (\wr_ptr_a_reg[4] ));
endmodule

(* ORIG_REF_NAME = "efnet_hw_oddr" *) 
module top_block_fakernet_top_0_0_efnet_hw_oddr
   (eth_tx_clk);
  input eth_tx_clk;

  wire C1;
  wire eth_tx_clk;
  wire o_n_0;
  wire NLW_o_CLKDIV_UNCONNECTED;
  wire NLW_o_T_OUT_UNCONNECTED;
  wire [7:1]NLW_o_D_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "ODDR2" *) 
  (* XILINX_TRANSFORM_PINMAP = "D0:D1 D1:D[0],D[4] C0:CLK R:SR SR:RST GND:T Q:OQ" *) 
  (* box_type = "PRIMITIVE" *) 
  OSERDESE3 #(
    .INIT(1'b0),
    .ODDR_MODE("TRUE"),
    .OSERDES_T_BYPASS("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS")) 
    o
       (.CLK(eth_tx_clk),
        .CLKDIV(NLW_o_CLKDIV_UNCONNECTED),
        .D({NLW_o_D_UNCONNECTED[7:5],1'b1,NLW_o_D_UNCONNECTED[3:1],1'b0}),
        .OQ(o_n_0),
        .RST(1'b0),
        .T(1'b0),
        .T_OUT(NLW_o_T_OUT_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    o_i_1
       (.I0(eth_tx_clk),
        .O(C1));
endmodule

(* ORIG_REF_NAME = "efnet_octet_to_word" *) 
module top_block_fakernet_top_0_0_efnet_octet_to_word
   (DIB,
    in_fifo_got_word,
    Q,
    eth_rx_dv,
    eth_rx_clk,
    eth_rxd);
  output [0:0]DIB;
  output in_fifo_got_word;
  output [15:0]Q;
  input eth_rx_dv;
  input eth_rx_clk;
  input [7:0]eth_rxd;

  wire [0:0]DIB;
  wire [15:0]Q;
  wire eth_rx_clk;
  wire eth_rx_dv;
  wire [7:0]eth_rxd;
  wire in_fifo_got_word;
  wire \nibble_counter[1]_i_1_n_0 ;
  wire \nibble_counter_reg_n_0_[1] ;
  wire p_0_in;
  wire packet_start_i_1_n_0;
  wire r_rx_dv;
  wire [7:0]r_rxd;
  wire start_found;
  wire start_found_i_1_n_0;
  wire start_found_i_2_n_0;
  wire start_found_i_3_n_0;
  wire start_found_i_4_n_0;
  wire start_found_i_5_n_0;
  wire word_completed_i_1_n_0;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h7A)) 
    \nibble_counter[1]_i_1 
       (.I0(\nibble_counter_reg_n_0_[1] ),
        .I1(start_found),
        .I2(r_rx_dv),
        .O(\nibble_counter[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \nibble_counter_reg[1] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(\nibble_counter[1]_i_1_n_0 ),
        .Q(\nibble_counter_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    packet_start_i_1
       (.I0(start_found_i_2_n_0),
        .I1(start_found_i_3_n_0),
        .I2(start_found_i_4_n_0),
        .I3(start_found_i_5_n_0),
        .I4(r_rx_dv),
        .I5(start_found),
        .O(packet_start_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    packet_start_reg
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(packet_start_i_1_n_0),
        .Q(DIB),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    r_rx_dv_reg
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(eth_rx_dv),
        .Q(r_rx_dv),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_rxd_reg[0] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(eth_rxd[0]),
        .Q(r_rxd[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_rxd_reg[1] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(eth_rxd[1]),
        .Q(r_rxd[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_rxd_reg[2] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(eth_rxd[2]),
        .Q(r_rxd[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_rxd_reg[3] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(eth_rxd[3]),
        .Q(r_rxd[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_rxd_reg[4] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(eth_rxd[4]),
        .Q(r_rxd[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_rxd_reg[5] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(eth_rxd[5]),
        .Q(r_rxd[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_rxd_reg[6] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(eth_rxd[6]),
        .Q(r_rxd[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_rxd_reg[7] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(eth_rxd[7]),
        .Q(r_rxd[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF000000010000)) 
    start_found_i_1
       (.I0(start_found_i_2_n_0),
        .I1(start_found_i_3_n_0),
        .I2(start_found_i_4_n_0),
        .I3(start_found_i_5_n_0),
        .I4(r_rx_dv),
        .I5(start_found),
        .O(start_found_i_1_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    start_found_i_2
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(Q[4]),
        .I3(Q[10]),
        .O(start_found_i_2_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    start_found_i_3
       (.I0(Q[2]),
        .I1(Q[12]),
        .I2(Q[0]),
        .I3(Q[15]),
        .O(start_found_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    start_found_i_4
       (.I0(Q[1]),
        .I1(Q[7]),
        .I2(Q[3]),
        .I3(Q[13]),
        .O(start_found_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    start_found_i_5
       (.I0(Q[5]),
        .I1(Q[11]),
        .I2(Q[14]),
        .I3(Q[9]),
        .O(start_found_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_found_reg
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(start_found_i_1_n_0),
        .Q(start_found),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \word[15]_i_1 
       (.I0(r_rx_dv),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h80)) 
    word_completed_i_1
       (.I0(\nibble_counter_reg_n_0_[1] ),
        .I1(start_found),
        .I2(r_rx_dv),
        .O(word_completed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    word_completed_reg
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(word_completed_i_1_n_0),
        .Q(in_fifo_got_word),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_reg[0] 
       (.C(eth_rx_clk),
        .CE(r_rx_dv),
        .D(Q[8]),
        .Q(Q[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \word_reg[10] 
       (.C(eth_rx_clk),
        .CE(r_rx_dv),
        .D(r_rxd[2]),
        .Q(Q[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \word_reg[11] 
       (.C(eth_rx_clk),
        .CE(r_rx_dv),
        .D(r_rxd[3]),
        .Q(Q[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \word_reg[12] 
       (.C(eth_rx_clk),
        .CE(r_rx_dv),
        .D(r_rxd[4]),
        .Q(Q[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \word_reg[13] 
       (.C(eth_rx_clk),
        .CE(r_rx_dv),
        .D(r_rxd[5]),
        .Q(Q[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \word_reg[14] 
       (.C(eth_rx_clk),
        .CE(r_rx_dv),
        .D(r_rxd[6]),
        .Q(Q[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \word_reg[15] 
       (.C(eth_rx_clk),
        .CE(r_rx_dv),
        .D(r_rxd[7]),
        .Q(Q[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \word_reg[1] 
       (.C(eth_rx_clk),
        .CE(r_rx_dv),
        .D(Q[9]),
        .Q(Q[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \word_reg[2] 
       (.C(eth_rx_clk),
        .CE(r_rx_dv),
        .D(Q[10]),
        .Q(Q[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \word_reg[3] 
       (.C(eth_rx_clk),
        .CE(r_rx_dv),
        .D(Q[11]),
        .Q(Q[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \word_reg[4] 
       (.C(eth_rx_clk),
        .CE(r_rx_dv),
        .D(Q[12]),
        .Q(Q[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \word_reg[5] 
       (.C(eth_rx_clk),
        .CE(r_rx_dv),
        .D(Q[13]),
        .Q(Q[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \word_reg[6] 
       (.C(eth_rx_clk),
        .CE(r_rx_dv),
        .D(Q[14]),
        .Q(Q[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \word_reg[7] 
       (.C(eth_rx_clk),
        .CE(r_rx_dv),
        .D(Q[15]),
        .Q(Q[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \word_reg[8] 
       (.C(eth_rx_clk),
        .CE(r_rx_dv),
        .D(r_rxd[0]),
        .Q(Q[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \word_reg[9] 
       (.C(eth_rx_clk),
        .CE(r_rx_dv),
        .D(r_rxd[1]),
        .Q(Q[9]),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "efnet_word_in_fifo" *) 
module top_block_fakernet_top_0_0_efnet_word_in_fifo
   (clk_in_0,
    clk_in_1,
    clk_in_2,
    clk_in_3,
    clk_in_4,
    clk_in_5,
    clk_in_6,
    clk_in_7,
    clk_in_8,
    clk_in_9,
    clk_in_10,
    clk_in_11,
    clk_in_12,
    clk_in_13,
    clk_in_14,
    fifo_out_has,
    in_got_word,
    \output_b_reg[16] ,
    E,
    clk_in,
    eth_rx_clk,
    Q,
    DIB,
    in_fifo_got_word);
  output clk_in_0;
  output clk_in_1;
  output clk_in_2;
  output clk_in_3;
  output clk_in_4;
  output clk_in_5;
  output clk_in_6;
  output clk_in_7;
  output clk_in_8;
  output clk_in_9;
  output clk_in_10;
  output clk_in_11;
  output clk_in_12;
  output clk_in_13;
  output clk_in_14;
  output fifo_out_has;
  output in_got_word;
  output [1:0]\output_b_reg[16] ;
  output [0:0]E;
  input clk_in;
  input eth_rx_clk;
  input [15:0]Q;
  input [0:0]DIB;
  input in_fifo_got_word;

  wire [0:0]DIB;
  wire [0:0]E;
  wire [15:0]Q;
  wire clk_in;
  wire clk_in_0;
  wire clk_in_1;
  wire clk_in_10;
  wire clk_in_11;
  wire clk_in_12;
  wire clk_in_13;
  wire clk_in_14;
  wire clk_in_2;
  wire clk_in_3;
  wire clk_in_4;
  wire clk_in_5;
  wire clk_in_6;
  wire clk_in_7;
  wire clk_in_8;
  wire clk_in_9;
  wire eth_rx_clk;
  wire fifo_out_has;
  wire in_fifo_got_word;
  wire in_got_word;
  wire [1:0]\output_b_reg[16] ;

  top_block_fakernet_top_0_0_fnet_async_fifo fifo
       (.DIB(DIB),
        .E(E),
        .Q(Q),
        .clk_in(clk_in),
        .clk_in_0(clk_in_0),
        .clk_in_1(clk_in_1),
        .clk_in_10(clk_in_10),
        .clk_in_11(clk_in_11),
        .clk_in_12(clk_in_12),
        .clk_in_13(clk_in_13),
        .clk_in_14(clk_in_14),
        .clk_in_2(clk_in_2),
        .clk_in_3(clk_in_3),
        .clk_in_4(clk_in_4),
        .clk_in_5(clk_in_5),
        .clk_in_6(clk_in_6),
        .clk_in_7(clk_in_7),
        .clk_in_8(clk_in_8),
        .clk_in_9(clk_in_9),
        .eth_rx_clk(eth_rx_clk),
        .fifo_out_has(fifo_out_has),
        .in_fifo_got_word(in_fifo_got_word),
        .in_got_word(in_got_word),
        .\output_b_reg[16]_0 (\output_b_reg[16] ));
endmodule

(* ORIG_REF_NAME = "efnet_word_out_fifo" *) 
module top_block_fakernet_top_0_0_efnet_word_out_fifo
   (\wr_ptr_a_reg[4] ,
    out_fifo_many,
    output_b,
    clk_in,
    \output_b_r_reg[15] ,
    \output_b_r_reg[15]_0 ,
    eth_tx_clk,
    E);
  output [0:0]\wr_ptr_a_reg[4] ;
  output out_fifo_many;
  output [16:0]output_b;
  input clk_in;
  input [15:0]\output_b_r_reg[15] ;
  input \output_b_r_reg[15]_0 ;
  input eth_tx_clk;
  input [0:0]E;

  wire [0:0]E;
  wire clk_in;
  wire eth_tx_clk;
  wire out_fifo_many;
  wire [16:0]output_b;
  wire [15:0]\output_b_r_reg[15] ;
  wire \output_b_r_reg[15]_0 ;
  wire [0:0]\wr_ptr_a_reg[4] ;

  top_block_fakernet_top_0_0_fnet_async_fifo__parameterized0 fifo
       (.E(E),
        .clk_in(clk_in),
        .eth_tx_clk(eth_tx_clk),
        .out_fifo_many(out_fifo_many),
        .output_b(output_b),
        .\output_b_r_reg[15]_0 (\output_b_r_reg[15] ),
        .\output_b_r_reg[15]_1 (\output_b_r_reg[15]_0 ),
        .\wr_ptr_a_reg[4]_0 (\wr_ptr_a_reg[4] ));
endmodule

(* ORIG_REF_NAME = "efnet_word_to_octet" *) 
module top_block_fakernet_top_0_0_efnet_word_to_octet
   (E,
    eth_tx_en,
    eth_txd,
    Q,
    eth_tx_clk,
    out_fifo_many);
  output [0:0]E;
  output eth_tx_en;
  output [7:0]eth_txd;
  input [16:0]Q;
  input eth_tx_clk;
  input out_fifo_many;

  wire [0:0]E;
  wire [16:0]Q;
  wire cur_ena;
  wire \cur_word_reg_n_0_[10] ;
  wire \cur_word_reg_n_0_[11] ;
  wire \cur_word_reg_n_0_[12] ;
  wire \cur_word_reg_n_0_[13] ;
  wire \cur_word_reg_n_0_[14] ;
  wire \cur_word_reg_n_0_[15] ;
  wire \cur_word_reg_n_0_[1] ;
  wire \cur_word_reg_n_0_[2] ;
  wire \cur_word_reg_n_0_[3] ;
  wire \cur_word_reg_n_0_[4] ;
  wire \cur_word_reg_n_0_[5] ;
  wire \cur_word_reg_n_0_[6] ;
  wire \cur_word_reg_n_0_[7] ;
  wire \cur_word_reg_n_0_[8] ;
  wire \cur_word_reg_n_0_[9] ;
  wire eth_tx_clk;
  wire eth_tx_en;
  wire [7:0]eth_txd;
  wire get_next;
  wire get_next_i_1_n_0;
  wire next_ena;
  wire [7:0]next_octet;
  wire \next_octet[0]_i_1_n_0 ;
  wire \next_octet[1]_i_1_n_0 ;
  wire \next_octet[2]_i_1_n_0 ;
  wire \next_octet[3]_i_1_n_0 ;
  wire \next_octet[4]_i_1_n_0 ;
  wire \next_octet[5]_i_1_n_0 ;
  wire \next_octet[6]_i_1_n_0 ;
  wire \next_octet[7]_i_1_n_0 ;
  wire [1:1]nibble_counter;
  wire \nibble_counter[1]_i_1__0_n_0 ;
  wire out_fifo_many;
  wire [0:0]p_2_in;

  FDRE #(
    .INIT(1'b0)) 
    cur_ena_reg
       (.C(eth_tx_clk),
        .CE(E),
        .D(Q[16]),
        .Q(cur_ena),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hABAA)) 
    \cur_word[15]_i_1 
       (.I0(get_next),
        .I1(p_2_in),
        .I2(cur_ena),
        .I3(out_fifo_many),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \cur_word_reg[0] 
       (.C(eth_tx_clk),
        .CE(E),
        .D(Q[0]),
        .Q(p_2_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_word_reg[10] 
       (.C(eth_tx_clk),
        .CE(E),
        .D(Q[10]),
        .Q(\cur_word_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_word_reg[11] 
       (.C(eth_tx_clk),
        .CE(E),
        .D(Q[11]),
        .Q(\cur_word_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_word_reg[12] 
       (.C(eth_tx_clk),
        .CE(E),
        .D(Q[12]),
        .Q(\cur_word_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_word_reg[13] 
       (.C(eth_tx_clk),
        .CE(E),
        .D(Q[13]),
        .Q(\cur_word_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_word_reg[14] 
       (.C(eth_tx_clk),
        .CE(E),
        .D(Q[14]),
        .Q(\cur_word_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_word_reg[15] 
       (.C(eth_tx_clk),
        .CE(E),
        .D(Q[15]),
        .Q(\cur_word_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_word_reg[1] 
       (.C(eth_tx_clk),
        .CE(E),
        .D(Q[1]),
        .Q(\cur_word_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_word_reg[2] 
       (.C(eth_tx_clk),
        .CE(E),
        .D(Q[2]),
        .Q(\cur_word_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_word_reg[3] 
       (.C(eth_tx_clk),
        .CE(E),
        .D(Q[3]),
        .Q(\cur_word_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_word_reg[4] 
       (.C(eth_tx_clk),
        .CE(E),
        .D(Q[4]),
        .Q(\cur_word_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_word_reg[5] 
       (.C(eth_tx_clk),
        .CE(E),
        .D(Q[5]),
        .Q(\cur_word_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_word_reg[6] 
       (.C(eth_tx_clk),
        .CE(E),
        .D(Q[6]),
        .Q(\cur_word_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_word_reg[7] 
       (.C(eth_tx_clk),
        .CE(E),
        .D(Q[7]),
        .Q(\cur_word_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_word_reg[8] 
       (.C(eth_tx_clk),
        .CE(E),
        .D(Q[8]),
        .Q(\cur_word_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_word_reg[9] 
       (.C(eth_tx_clk),
        .CE(E),
        .D(Q[9]),
        .Q(\cur_word_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'h54)) 
    get_next_i_1
       (.I0(nibble_counter),
        .I1(cur_ena),
        .I2(p_2_in),
        .O(get_next_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    get_next_reg
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(get_next_i_1_n_0),
        .Q(get_next),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    next_ena_reg
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(cur_ena),
        .Q(next_ena),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \next_octet[0]_i_1 
       (.I0(p_2_in),
        .I1(nibble_counter),
        .I2(\cur_word_reg_n_0_[8] ),
        .O(\next_octet[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \next_octet[1]_i_1 
       (.I0(\cur_word_reg_n_0_[1] ),
        .I1(nibble_counter),
        .I2(\cur_word_reg_n_0_[9] ),
        .O(\next_octet[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \next_octet[2]_i_1 
       (.I0(\cur_word_reg_n_0_[2] ),
        .I1(nibble_counter),
        .I2(\cur_word_reg_n_0_[10] ),
        .O(\next_octet[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \next_octet[3]_i_1 
       (.I0(\cur_word_reg_n_0_[3] ),
        .I1(nibble_counter),
        .I2(\cur_word_reg_n_0_[11] ),
        .O(\next_octet[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \next_octet[4]_i_1 
       (.I0(\cur_word_reg_n_0_[4] ),
        .I1(nibble_counter),
        .I2(\cur_word_reg_n_0_[12] ),
        .O(\next_octet[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \next_octet[5]_i_1 
       (.I0(\cur_word_reg_n_0_[5] ),
        .I1(nibble_counter),
        .I2(\cur_word_reg_n_0_[13] ),
        .O(\next_octet[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \next_octet[6]_i_1 
       (.I0(\cur_word_reg_n_0_[6] ),
        .I1(nibble_counter),
        .I2(\cur_word_reg_n_0_[14] ),
        .O(\next_octet[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \next_octet[7]_i_1 
       (.I0(\cur_word_reg_n_0_[7] ),
        .I1(nibble_counter),
        .I2(\cur_word_reg_n_0_[15] ),
        .O(\next_octet[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \next_octet_reg[0] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\next_octet[0]_i_1_n_0 ),
        .Q(next_octet[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \next_octet_reg[1] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\next_octet[1]_i_1_n_0 ),
        .Q(next_octet[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \next_octet_reg[2] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\next_octet[2]_i_1_n_0 ),
        .Q(next_octet[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \next_octet_reg[3] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\next_octet[3]_i_1_n_0 ),
        .Q(next_octet[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \next_octet_reg[4] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\next_octet[4]_i_1_n_0 ),
        .Q(next_octet[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \next_octet_reg[5] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\next_octet[5]_i_1_n_0 ),
        .Q(next_octet[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \next_octet_reg[6] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\next_octet[6]_i_1_n_0 ),
        .Q(next_octet[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \next_octet_reg[7] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\next_octet[7]_i_1_n_0 ),
        .Q(next_octet[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT5 #(
    .INIT(32'h00005551)) 
    \nibble_counter[1]_i_1__0 
       (.I0(nibble_counter),
        .I1(out_fifo_many),
        .I2(cur_ena),
        .I3(p_2_in),
        .I4(get_next),
        .O(\nibble_counter[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \nibble_counter_reg[1] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\nibble_counter[1]_i_1__0_n_0 ),
        .Q(nibble_counter),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    send_octet_ena_reg
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(next_ena),
        .Q(eth_tx_en),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_octet_reg[0] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(next_octet[0]),
        .Q(eth_txd[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_octet_reg[1] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(next_octet[1]),
        .Q(eth_txd[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_octet_reg[2] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(next_octet[2]),
        .Q(eth_txd[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_octet_reg[3] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(next_octet[3]),
        .Q(eth_txd[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_octet_reg[4] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(next_octet[4]),
        .Q(eth_txd[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_octet_reg[5] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(next_octet[5]),
        .Q(eth_txd[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_octet_reg[6] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(next_octet[6]),
        .Q(eth_txd[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \send_octet_reg[7] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(next_octet[7]),
        .Q(eth_txd[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fakernet_module" *) 
module top_block_fakernet_top_0_0_fakernet_module
   (L,
    \word_prev1_reg[11]__0 ,
    \word_prev1_reg[10]__0 ,
    \word_prev1_reg[9]__0 ,
    \word_prev1_reg[8]__0 ,
    \word_prev1_reg[7]__0 ,
    \word_prev1_reg[6]__0 ,
    \word_prev1_reg[5]__0 ,
    \word_prev1_reg[4]__0 ,
    \word_prev1_reg[3]__0 ,
    \word_prev1_reg[1]__0 ,
    \word_prev1_reg[0]__0 ,
    regacc_write_o,
    regacc_read_o,
    \word_prev1_reg[2] ,
    \ram_udp_regres[0][prod2][set_again] ,
    \ram_udp_regres[1][prod2][set_again] ,
    \dp_ram_pkt_gen[port_a][o][wr] ,
    out_r_taken,
    pick_prev,
    out_ena,
    \regacc_aux_info[stat][reg_idp] ,
    \regacc_aux_info[stat][reg_ch] ,
    \ram_pkt_gen[stat][hasdata] ,
    \ram_udp_regidp[stat][hasdata] ,
    \ram_udp_regres[0][stat][hasdata] ,
    \ram_udp_regres[1][stat][hasdata] ,
    \FSM_sequential_s_reg[state][5]_rep ,
    \FSM_sequential_s_reg[state][1]_rep__0 ,
    \stat[conn_state] ,
    \shift_reg_reg[0] ,
    \cmd_p1_reg[18] ,
    tcp_reset,
    \word_prev1_reg[15]__0 ,
    \cycle_count_reg[21] ,
    \info_counts[udp_idp] ,
    \cycle_count_reg[21]_0 ,
    \info_counts[pkt_gen] ,
    \cycle_count_reg[21]_1 ,
    \cycle_count_reg[21]_2 ,
    \cycle_count_reg[21]_3 ,
    \cycle_count_reg[21]_4 ,
    \cycle_count_reg[21]_5 ,
    \cycle_count_reg[21]_6 ,
    \cycle_count_reg[21]_7 ,
    \cycle_count_reg[21]_8 ,
    \cycle_count_reg[21]_9 ,
    \FSM_sequential_s_reg[state][1]_rep__0_0 ,
    is_w_0001_reg,
    is_w_0001_reg_0,
    is_w_0001_reg_1,
    is_w_0001_reg_2,
    is_w_0001_reg_3,
    is_w_0001_reg_4,
    \word_prev1_reg[9]__0_0 ,
    \word_prev1_reg[8]__0_0 ,
    \cmd_p2_reg[7] ,
    \reg_word_reg[15] ,
    \ram_udp_regacc[cons][clear_hasdata] ,
    regacc_addr_o,
    regacc_data_wr_o,
    user_data_free,
    \ram_cons_array[3][clear_hasdata] ,
    \ram_cons_array[4][clear_hasdata] ,
    \word_prev1_reg[15]__0_0 ,
    clk_in,
    \word_prev1_reg[14]__0 ,
    \word_prev1_reg[13]__0 ,
    \word_prev1_reg[12]__0 ,
    \word_prev1_reg[11]__0_0 ,
    \word_prev1_reg[10]__0_0 ,
    \word_prev1_reg[9]__0_1 ,
    \word_prev1_reg[8]__0_1 ,
    \word_prev1_reg[7]__0_0 ,
    \word_prev1_reg[6]__0_0 ,
    \word_prev1_reg[5]__0_0 ,
    \word_prev1_reg[4]__0_0 ,
    \word_prev1_reg[3]__0_0 ,
    \word_prev1_reg[1]__0_0 ,
    \word_prev1_reg[0]__0_0 ,
    E,
    in_got_word,
    Q,
    new_packet_prev1_reg,
    eqOp33_out,
    eqOp31_out,
    eqOp29_out,
    slow_counter_tick,
    \info_counts_reg[timeout_tick] ,
    reg_ena_reg,
    reg1_ena_reg,
    \s_stat_reg[hasdata] ,
    \s_stat_reg[hasdata]_0 ,
    \s_stat_reg[hasdata]_1 ,
    \s_stat_reg[hasdata]_2 ,
    is_our_mac01_reg,
    O,
    \rgb_led_info1_reg[5] ,
    D,
    \actual_wdata_reg[10] ,
    \actual_wdata[8]_i_5 ,
    \actual_wdata_reg[9] ,
    \actual_wdata_reg[11] ,
    \actual_wdata_reg[12] ,
    \actual_wdata_reg[13] ,
    \actual_wdata_reg[14] ,
    \actual_wdata_reg[15] ,
    \mux_value_p2_reg[15] ,
    \mux_value_p2_reg[14] ,
    \mux_value_p2_reg[13] ,
    \mux_value_p2_reg[12] ,
    \mux_value_p2_reg[11] ,
    \mux_value_p2_reg[10] ,
    \mux_value_p2_reg[7] ,
    \mux_value_p2_reg[6] ,
    \mux_value_p2_reg[5] ,
    \mux_value_p2_reg[4] ,
    regacc_done_i,
    regacc_data_rd_i,
    \packet_req_reg[send_data] );
  output [15:12]L;
  output \word_prev1_reg[11]__0 ;
  output \word_prev1_reg[10]__0 ;
  output \word_prev1_reg[9]__0 ;
  output \word_prev1_reg[8]__0 ;
  output \word_prev1_reg[7]__0 ;
  output \word_prev1_reg[6]__0 ;
  output \word_prev1_reg[5]__0 ;
  output \word_prev1_reg[4]__0 ;
  output \word_prev1_reg[3]__0 ;
  output \word_prev1_reg[1]__0 ;
  output \word_prev1_reg[0]__0 ;
  output regacc_write_o;
  output regacc_read_o;
  output \word_prev1_reg[2] ;
  output \ram_udp_regres[0][prod2][set_again] ;
  output \ram_udp_regres[1][prod2][set_again] ;
  output \dp_ram_pkt_gen[port_a][o][wr] ;
  output out_r_taken;
  output pick_prev;
  output out_ena;
  output \regacc_aux_info[stat][reg_idp] ;
  output \regacc_aux_info[stat][reg_ch] ;
  output \ram_pkt_gen[stat][hasdata] ;
  output \ram_udp_regidp[stat][hasdata] ;
  output \ram_udp_regres[0][stat][hasdata] ;
  output \ram_udp_regres[1][stat][hasdata] ;
  output \FSM_sequential_s_reg[state][5]_rep ;
  output \FSM_sequential_s_reg[state][1]_rep__0 ;
  output [1:0]\stat[conn_state] ;
  output \shift_reg_reg[0] ;
  output [2:0]\cmd_p1_reg[18] ;
  output tcp_reset;
  output \word_prev1_reg[15]__0 ;
  output \cycle_count_reg[21] ;
  output \info_counts[udp_idp] ;
  output \cycle_count_reg[21]_0 ;
  output \info_counts[pkt_gen] ;
  output \cycle_count_reg[21]_1 ;
  output \cycle_count_reg[21]_2 ;
  output \cycle_count_reg[21]_3 ;
  output \cycle_count_reg[21]_4 ;
  output \cycle_count_reg[21]_5 ;
  output \cycle_count_reg[21]_6 ;
  output \cycle_count_reg[21]_7 ;
  output \cycle_count_reg[21]_8 ;
  output \cycle_count_reg[21]_9 ;
  output \FSM_sequential_s_reg[state][1]_rep__0_0 ;
  output is_w_0001_reg;
  output is_w_0001_reg_0;
  output is_w_0001_reg_1;
  output is_w_0001_reg_2;
  output is_w_0001_reg_3;
  output is_w_0001_reg_4;
  output \word_prev1_reg[9]__0_0 ;
  output \word_prev1_reg[8]__0_0 ;
  output [0:0]\cmd_p2_reg[7] ;
  output [15:0]\reg_word_reg[15] ;
  output \ram_udp_regacc[cons][clear_hasdata] ;
  output [24:0]regacc_addr_o;
  output [31:0]regacc_data_wr_o;
  output user_data_free;
  output \ram_cons_array[3][clear_hasdata] ;
  output \ram_cons_array[4][clear_hasdata] ;
  input \word_prev1_reg[15]__0_0 ;
  input clk_in;
  input \word_prev1_reg[14]__0 ;
  input \word_prev1_reg[13]__0 ;
  input \word_prev1_reg[12]__0 ;
  input \word_prev1_reg[11]__0_0 ;
  input \word_prev1_reg[10]__0_0 ;
  input \word_prev1_reg[9]__0_1 ;
  input \word_prev1_reg[8]__0_1 ;
  input \word_prev1_reg[7]__0_0 ;
  input \word_prev1_reg[6]__0_0 ;
  input \word_prev1_reg[5]__0_0 ;
  input \word_prev1_reg[4]__0_0 ;
  input \word_prev1_reg[3]__0_0 ;
  input \word_prev1_reg[1]__0_0 ;
  input \word_prev1_reg[0]__0_0 ;
  input [0:0]E;
  input in_got_word;
  input [0:0]Q;
  input [0:0]new_packet_prev1_reg;
  input eqOp33_out;
  input eqOp31_out;
  input eqOp29_out;
  input slow_counter_tick;
  input \info_counts_reg[timeout_tick] ;
  input [0:0]reg_ena_reg;
  input [0:0]reg1_ena_reg;
  input \s_stat_reg[hasdata] ;
  input \s_stat_reg[hasdata]_0 ;
  input \s_stat_reg[hasdata]_1 ;
  input \s_stat_reg[hasdata]_2 ;
  input [26:0]is_our_mac01_reg;
  input [0:0]O;
  input \rgb_led_info1_reg[5] ;
  input [10:0]D;
  input \actual_wdata_reg[10] ;
  input \actual_wdata[8]_i_5 ;
  input \actual_wdata_reg[9] ;
  input \actual_wdata_reg[11] ;
  input \actual_wdata_reg[12] ;
  input \actual_wdata_reg[13] ;
  input \actual_wdata_reg[14] ;
  input \actual_wdata_reg[15] ;
  input \mux_value_p2_reg[15] ;
  input \mux_value_p2_reg[14] ;
  input \mux_value_p2_reg[13] ;
  input \mux_value_p2_reg[12] ;
  input \mux_value_p2_reg[11] ;
  input \mux_value_p2_reg[10] ;
  input \mux_value_p2_reg[7] ;
  input \mux_value_p2_reg[6] ;
  input \mux_value_p2_reg[5] ;
  input \mux_value_p2_reg[4] ;
  input regacc_done_i;
  input [31:0]regacc_data_rd_i;
  input \packet_req_reg[send_data] ;

  wire [10:0]D;
  wire [0:0]E;
  wire \FSM_sequential_s_reg[state][1]_rep__0 ;
  wire \FSM_sequential_s_reg[state][1]_rep__0_0 ;
  wire \FSM_sequential_s_reg[state][5]_rep ;
  wire [15:12]L;
  wire [31:16]L_0;
  wire [0:0]O;
  wire [0:0]Q;
  wire \a[done] ;
  wire \a[off_store] ;
  wire \a[reset] ;
  wire [2:0]\a[wr_idx] ;
  wire access_done0;
  wire access_done1_out;
  wire \actual_wdata[8]_i_5 ;
  wire \actual_wdata_reg[10] ;
  wire \actual_wdata_reg[11] ;
  wire \actual_wdata_reg[12] ;
  wire \actual_wdata_reg[13] ;
  wire \actual_wdata_reg[14] ;
  wire \actual_wdata_reg[15] ;
  wire \actual_wdata_reg[9] ;
  wire actual_wr;
  wire clk_in;
  wire [2:0]\cmd_p1_reg[18] ;
  wire [0:0]\cmd_p2_reg[7] ;
  wire [0:0]cmdi_p0_reg_rep;
  wire [5:0]commit_len;
  wire ctrl_ram_arp_icmp_n_1;
  wire ctrl_ram_arp_icmp_n_3;
  wire ctrl_ram_arp_icmp_n_4;
  wire ctrl_ram_arp_icmp_n_6;
  wire ctrl_ram_pkt_gen_n_1;
  wire ctrl_ram_tcp_prep0_n_0;
  wire ctrl_ram_tcp_prep1_n_0;
  wire ctrl_ram_udp_regaidp_n_1;
  wire ctrl_regacc_aux_n_15;
  wire ctrl_regacc_aux_n_2;
  wire cur_tcp_prep;
  wire \cycle_count_reg[21] ;
  wire \cycle_count_reg[21]_0 ;
  wire \cycle_count_reg[21]_1 ;
  wire \cycle_count_reg[21]_2 ;
  wire \cycle_count_reg[21]_3 ;
  wire \cycle_count_reg[21]_4 ;
  wire \cycle_count_reg[21]_5 ;
  wire \cycle_count_reg[21]_6 ;
  wire \cycle_count_reg[21]_7 ;
  wire \cycle_count_reg[21]_8 ;
  wire \cycle_count_reg[21]_9 ;
  wire \data_gen.test_data_gen_n_10 ;
  wire \data_gen.test_data_gen_n_11 ;
  wire \data_gen.test_data_gen_n_12 ;
  wire \data_gen.test_data_gen_n_13 ;
  wire \data_gen.test_data_gen_n_14 ;
  wire \data_gen.test_data_gen_n_15 ;
  wire \data_gen.test_data_gen_n_16 ;
  wire \data_gen.test_data_gen_n_17 ;
  wire \data_gen.test_data_gen_n_18 ;
  wire \data_gen.test_data_gen_n_19 ;
  wire \data_gen.test_data_gen_n_20 ;
  wire \data_gen.test_data_gen_n_21 ;
  wire \data_gen.test_data_gen_n_22 ;
  wire \data_gen.test_data_gen_n_23 ;
  wire \data_gen.test_data_gen_n_24 ;
  wire \data_gen.test_data_gen_n_25 ;
  wire \data_gen.test_data_gen_n_26 ;
  wire \data_gen.test_data_gen_n_27 ;
  wire \data_gen.test_data_gen_n_28 ;
  wire \data_gen.test_data_gen_n_29 ;
  wire \data_gen.test_data_gen_n_3 ;
  wire \data_gen.test_data_gen_n_30 ;
  wire \data_gen.test_data_gen_n_31 ;
  wire \data_gen.test_data_gen_n_32 ;
  wire \data_gen.test_data_gen_n_33 ;
  wire \data_gen.test_data_gen_n_34 ;
  wire \data_gen.test_data_gen_n_35 ;
  wire \data_gen.test_data_gen_n_36 ;
  wire \data_gen.test_data_gen_n_37 ;
  wire \data_gen.test_data_gen_n_38 ;
  wire \data_gen.test_data_gen_n_39 ;
  wire \data_gen.test_data_gen_n_4 ;
  wire \data_gen.test_data_gen_n_40 ;
  wire \data_gen.test_data_gen_n_41 ;
  wire \data_gen.test_data_gen_n_42 ;
  wire \data_gen.test_data_gen_n_43 ;
  wire \data_gen.test_data_gen_n_44 ;
  wire \data_gen.test_data_gen_n_45 ;
  wire \data_gen.test_data_gen_n_46 ;
  wire \data_gen.test_data_gen_n_47 ;
  wire \data_gen.test_data_gen_n_48 ;
  wire \data_gen.test_data_gen_n_49 ;
  wire \data_gen.test_data_gen_n_5 ;
  wire \data_gen.test_data_gen_n_50 ;
  wire \data_gen.test_data_gen_n_51 ;
  wire \data_gen.test_data_gen_n_52 ;
  wire \data_gen.test_data_gen_n_53 ;
  wire \data_gen.test_data_gen_n_54 ;
  wire \data_gen.test_data_gen_n_55 ;
  wire \data_gen.test_data_gen_n_56 ;
  wire \data_gen.test_data_gen_n_57 ;
  wire \data_gen.test_data_gen_n_58 ;
  wire \data_gen.test_data_gen_n_59 ;
  wire \data_gen.test_data_gen_n_6 ;
  wire \data_gen.test_data_gen_n_60 ;
  wire \data_gen.test_data_gen_n_61 ;
  wire \data_gen.test_data_gen_n_62 ;
  wire \data_gen.test_data_gen_n_63 ;
  wire \data_gen.test_data_gen_n_64 ;
  wire \data_gen.test_data_gen_n_7 ;
  wire \data_gen.test_data_gen_n_8 ;
  wire \data_gen.test_data_gen_n_81 ;
  wire \data_gen.test_data_gen_n_82 ;
  wire \data_gen.test_data_gen_n_9 ;
  wire [12:0]data_port_a_addr;
  wire [31:0]data_port_a_wdata;
  wire data_port_a_wr;
  wire [12:0]data_port_b_addr;
  wire data_port_b_rd;
  wire data_pst_free0;
  wire data_pst_free30;
  wire \dp_ram_arp_icmp[port_a][o][wr] ;
  wire [15:0]\dp_ram_arp_icmp[port_b][i][rdata] ;
  wire [15:1]\dp_ram_counts[port_b][i][rdata] ;
  wire \dp_ram_counts[port_b][o][rd] ;
  wire [10:1]\dp_ram_pkt_gen[port_a][o][addr] ;
  wire [15:0]\dp_ram_pkt_gen[port_a][o][wdata] ;
  wire \dp_ram_pkt_gen[port_a][o][wr] ;
  wire [15:0]\dp_ram_pkt_gen[port_b][i][rdata] ;
  wire [10:1]\dp_ram_tcp_prep2[0][port_a][o][addr] ;
  wire [15:0]\dp_ram_tcp_prep2[0][port_a][o][wdata] ;
  wire \dp_ram_tcp_prep2[0][port_a][o][wr] ;
  wire [15:0]\dp_ram_tcp_prep2[0][port_b][i][rdata] ;
  wire \dp_ram_tcp_prep2[1][port_a][o][wr] ;
  wire [15:0]\dp_ram_tcp_prep2[1][port_b][i][rdata] ;
  wire \dp_ram_tcp_template[port_a][o][wr] ;
  wire [15:0]\dp_ram_tcp_template[port_b][i][rdata] ;
  wire [10:1]\dp_ram_tcp_template[port_b][o][addr] ;
  wire \dp_ram_tcp_template[port_b][o][rd] ;
  wire [10:1]\dp_ram_udp_regacc[port_a][o][addr] ;
  wire [15:0]\dp_ram_udp_regacc[port_a][o][wdata] ;
  wire \dp_ram_udp_regacc[port_a][o][wr] ;
  wire [15:0]\dp_ram_udp_regacc[port_b][i][rdata] ;
  wire [10:1]\dp_ram_udp_regacc[port_b][o][addr] ;
  wire \dp_ram_udp_regacc[port_b][o][rd] ;
  wire \dp_ram_udp_regidp[port_a][o][wr] ;
  wire [15:0]\dp_ram_udp_regidp[port_b][i][rdata] ;
  wire [15:0]\dp_ram_udp_regres[0][port_b][i][rdata] ;
  wire [15:0]\dp_ram_udp_regres[1][port_b][i][rdata] ;
  wire \dp_ram_udp_regres_port_a_o_tmp[0][wr] ;
  wire [10:1]\dp_ram_udp_regres_port_a_o_tmp[1][addr] ;
  wire [15:0]\dp_ram_udp_regres_port_a_o_tmp[1][wdata] ;
  wire \dp_ram_udp_regres_port_a_o_tmp[1][wr] ;
  wire \dp_ram_udp_regres_port_b_o_tmp[0][rd] ;
  wire [10:1]\dp_ram_udp_regres_port_b_o_tmp[1][addr] ;
  wire \dp_ram_udp_regres_port_b_o_tmp[1][rd] ;
  wire \dyn_ctrl_gen_stat[gen_dhcp_disc] ;
  wire \dyn_ctrl_gen_stat[gen_dhcp_req] ;
  wire \dyn_ctrl_gen_stat[gen_rarp] ;
  wire \dyn_ctrl_in_stat[any_arp] ;
  wire \dyn_ctrl_in_stat[good_dhcp_ack] ;
  wire \dyn_ctrl_in_stat[good_dhcp_offer] ;
  wire \dyn_ctrl_in_stat[good_rarp] ;
  wire [31:0]\dyn_ctrl_in_stat[offer_ip] ;
  wire [31:0]\dyn_ctrl_in_stat[offer_serv_ip] ;
  wire dyn_ctrl_n_0;
  wire dyn_ctrl_n_1;
  wire dyn_ctrl_n_10;
  wire dyn_ctrl_n_11;
  wire dyn_ctrl_n_12;
  wire dyn_ctrl_n_13;
  wire dyn_ctrl_n_14;
  wire dyn_ctrl_n_15;
  wire dyn_ctrl_n_16;
  wire dyn_ctrl_n_17;
  wire dyn_ctrl_n_18;
  wire dyn_ctrl_n_19;
  wire dyn_ctrl_n_20;
  wire dyn_ctrl_n_21;
  wire dyn_ctrl_n_22;
  wire dyn_ctrl_n_23;
  wire dyn_ctrl_n_24;
  wire dyn_ctrl_n_25;
  wire dyn_ctrl_n_26;
  wire dyn_ctrl_n_27;
  wire dyn_ctrl_n_28;
  wire dyn_ctrl_n_29;
  wire dyn_ctrl_n_3;
  wire dyn_ctrl_n_30;
  wire dyn_ctrl_n_31;
  wire dyn_ctrl_n_32;
  wire dyn_ctrl_n_33;
  wire dyn_ctrl_n_34;
  wire dyn_ctrl_n_35;
  wire dyn_ctrl_n_36;
  wire dyn_ctrl_n_37;
  wire dyn_ctrl_n_39;
  wire dyn_ctrl_n_4;
  wire dyn_ctrl_n_45;
  wire dyn_ctrl_n_46;
  wire dyn_ctrl_n_54;
  wire dyn_ctrl_n_55;
  wire dyn_ctrl_n_58;
  wire dyn_ctrl_n_59;
  wire dyn_ctrl_n_6;
  wire dyn_ctrl_n_60;
  wire dyn_ctrl_n_61;
  wire dyn_ctrl_n_62;
  wire dyn_ctrl_n_63;
  wire dyn_ctrl_n_68;
  wire dyn_ctrl_n_69;
  wire dyn_ctrl_n_7;
  wire dyn_ctrl_n_70;
  wire dyn_ctrl_n_71;
  wire dyn_ctrl_n_72;
  wire dyn_ctrl_n_73;
  wire dyn_ctrl_n_74;
  wire dyn_ctrl_n_75;
  wire dyn_ctrl_n_76;
  wire dyn_ctrl_n_77;
  wire dyn_ctrl_n_78;
  wire dyn_ctrl_n_79;
  wire dyn_ctrl_n_8;
  wire dyn_ctrl_n_80;
  wire dyn_ctrl_n_81;
  wire dyn_ctrl_n_82;
  wire dyn_ctrl_n_83;
  wire dyn_ctrl_n_84;
  wire dyn_ctrl_n_85;
  wire dyn_ctrl_n_9;
  wire [31:9]\dyn_ctrl_stat[dhcp_offer_ip] ;
  wire [25:1]\dyn_ctrl_stat[dhcp_offer_serv_ip] ;
  wire [31:5]\dyn_ctrl_stat[dhcp_xid] ;
  wire \dyn_ctrl_stat[pending_dhcp_disc] ;
  wire \dyn_ctrl_stat[pending_dhcp_req] ;
  wire \dyn_ctrl_stat[pending_rarp] ;
  wire eqOp15_in;
  wire eqOp16_out;
  wire eqOp22_out;
  wire eqOp23_out;
  wire eqOp29_out;
  wire eqOp31_out;
  wire eqOp33_out;
  wire eqOp4_out;
  wire gtOp;
  wire [16:0]in61;
  wire in_got_word;
  wire in_sm_n_134;
  wire in_sm_n_135;
  wire in_sm_n_136;
  wire in_sm_n_137;
  wire in_sm_n_138;
  wire in_sm_n_139;
  wire in_sm_n_140;
  wire in_sm_n_141;
  wire in_sm_n_193;
  wire in_sm_n_194;
  wire in_sm_n_197;
  wire in_sm_n_215;
  wire in_sm_n_216;
  wire in_sm_n_218;
  wire in_sm_n_219;
  wire in_sm_n_220;
  wire in_sm_n_221;
  wire in_sm_n_222;
  wire in_sm_n_223;
  wire in_sm_n_243;
  wire in_sm_n_25;
  wire in_sm_n_26;
  wire in_sm_n_27;
  wire in_sm_n_28;
  wire in_sm_n_29;
  wire in_sm_n_30;
  wire in_sm_n_302;
  wire in_sm_n_303;
  wire in_sm_n_304;
  wire in_sm_n_305;
  wire in_sm_n_306;
  wire in_sm_n_307;
  wire in_sm_n_308;
  wire in_sm_n_309;
  wire in_sm_n_31;
  wire in_sm_n_310;
  wire in_sm_n_311;
  wire in_sm_n_312;
  wire in_sm_n_313;
  wire in_sm_n_314;
  wire in_sm_n_315;
  wire in_sm_n_316;
  wire in_sm_n_317;
  wire in_sm_n_318;
  wire in_sm_n_319;
  wire in_sm_n_32;
  wire in_sm_n_320;
  wire in_sm_n_321;
  wire in_sm_n_322;
  wire in_sm_n_323;
  wire in_sm_n_324;
  wire in_sm_n_325;
  wire in_sm_n_326;
  wire in_sm_n_327;
  wire in_sm_n_328;
  wire in_sm_n_329;
  wire in_sm_n_33;
  wire in_sm_n_330;
  wire in_sm_n_331;
  wire in_sm_n_332;
  wire in_sm_n_333;
  wire in_sm_n_34;
  wire in_sm_n_35;
  wire in_sm_n_36;
  wire in_sm_n_37;
  wire in_sm_n_38;
  wire in_sm_n_39;
  wire in_sm_n_40;
  wire in_sm_n_41;
  wire in_sm_n_42;
  wire in_sm_n_43;
  wire in_sm_n_44;
  wire in_sm_n_45;
  wire in_sm_n_46;
  wire in_sm_n_47;
  wire in_sm_n_48;
  wire in_sm_n_49;
  wire in_sm_n_50;
  wire in_sm_n_51;
  wire in_sm_n_52;
  wire in_sm_n_53;
  wire in_sm_n_54;
  wire in_sm_n_55;
  wire in_sm_n_56;
  wire in_sm_n_57;
  wire in_sm_n_58;
  wire in_sm_n_59;
  wire in_sm_n_60;
  wire in_sm_n_61;
  wire in_sm_n_62;
  wire in_sm_n_63;
  wire in_sm_n_64;
  wire in_sm_n_65;
  wire in_sm_n_66;
  wire in_sm_n_74;
  wire in_sm_n_91;
  wire in_sm_n_92;
  wire in_sm_n_93;
  wire in_sm_n_94;
  wire in_sm_n_95;
  wire in_sm_n_97;
  wire in_sm_n_98;
  wire in_sm_n_99;
  wire \info_counts[pkt_gen] ;
  wire \info_counts[udp_idp] ;
  wire \info_counts_reg[timeout_tick] ;
  wire [26:0]is_our_mac01_reg;
  wire is_w_0001_reg;
  wire is_w_0001_reg_0;
  wire is_w_0001_reg_1;
  wire is_w_0001_reg_2;
  wire is_w_0001_reg_3;
  wire is_w_0001_reg_4;
  wire lcl_datagen_commit;
  wire lcl_datagen_write;
  wire lclreg_n_100;
  wire lclreg_n_101;
  wire lclreg_n_102;
  wire lclreg_n_103;
  wire lclreg_n_104;
  wire lclreg_n_105;
  wire lclreg_n_106;
  wire lclreg_n_107;
  wire lclreg_n_108;
  wire lclreg_n_109;
  wire lclreg_n_11;
  wire lclreg_n_112;
  wire lclreg_n_113;
  wire lclreg_n_114;
  wire lclreg_n_115;
  wire lclreg_n_116;
  wire lclreg_n_12;
  wire lclreg_n_127;
  wire lclreg_n_128;
  wire lclreg_n_129;
  wire lclreg_n_130;
  wire lclreg_n_131;
  wire lclreg_n_132;
  wire lclreg_n_133;
  wire lclreg_n_134;
  wire lclreg_n_135;
  wire lclreg_n_136;
  wire lclreg_n_137;
  wire lclreg_n_138;
  wire lclreg_n_139;
  wire lclreg_n_140;
  wire lclreg_n_141;
  wire lclreg_n_142;
  wire lclreg_n_143;
  wire lclreg_n_144;
  wire lclreg_n_145;
  wire lclreg_n_146;
  wire lclreg_n_147;
  wire lclreg_n_148;
  wire lclreg_n_149;
  wire lclreg_n_150;
  wire lclreg_n_152;
  wire lclreg_n_153;
  wire lclreg_n_154;
  wire lclreg_n_157;
  wire lclreg_n_158;
  wire lclreg_n_159;
  wire lclreg_n_160;
  wire lclreg_n_161;
  wire lclreg_n_162;
  wire lclreg_n_163;
  wire lclreg_n_164;
  wire lclreg_n_165;
  wire lclreg_n_166;
  wire lclreg_n_167;
  wire lclreg_n_168;
  wire lclreg_n_38;
  wire lclreg_n_39;
  wire lclreg_n_40;
  wire lclreg_n_41;
  wire lclreg_n_42;
  wire lclreg_n_43;
  wire lclreg_n_44;
  wire lclreg_n_45;
  wire lclreg_n_46;
  wire lclreg_n_47;
  wire lclreg_n_48;
  wire lclreg_n_49;
  wire lclreg_n_50;
  wire lclreg_n_51;
  wire lclreg_n_52;
  wire lclreg_n_69;
  wire lclreg_n_97;
  wire lclreg_n_98;
  wire lclreg_n_99;
  wire leqOp;
  wire leqOp_1;
  wire \mux_value_p2_reg[10] ;
  wire \mux_value_p2_reg[11] ;
  wire \mux_value_p2_reg[12] ;
  wire \mux_value_p2_reg[13] ;
  wire \mux_value_p2_reg[14] ;
  wire \mux_value_p2_reg[15] ;
  wire \mux_value_p2_reg[4] ;
  wire \mux_value_p2_reg[5] ;
  wire \mux_value_p2_reg[6] ;
  wire \mux_value_p2_reg[7] ;
  wire [0:0]new_packet_prev1_reg;
  wire \osm_dp_ram_array_porto[0][rd] ;
  wire \osm_dp_ram_array_porto[6][rd] ;
  wire out_ena;
  wire [0:1]\out_info[udp] ;
  wire out_pl_n_5;
  wire out_r_ena;
  wire out_r_taken;
  wire [15:0]out_r_word;
  wire out_sm_n_10;
  wire out_sm_n_11;
  wire out_sm_n_13;
  wire out_sm_n_16;
  wire out_sm_n_17;
  wire out_sm_n_18;
  wire out_sm_n_19;
  wire out_sm_n_34;
  wire out_sm_n_35;
  wire out_sm_n_7;
  wire out_sm_n_8;
  wire out_sm_n_9;
  wire [16:0]\packet_done[cur_address] ;
  wire \packet_done[done] ;
  wire \packet_done[keepalive] ;
  wire \packet_done[payload_limited] ;
  wire \packet_done[repeated] ;
  wire \packet_req[discard_cur_prepare] ;
  wire \packet_req[send_data] ;
  wire \packet_req[send_keepalive] ;
  wire \packet_req[send_repeat] ;
  wire \packet_req[send_small] ;
  wire \packet_req[send_syn] ;
  wire \packet_req_reg[send_data] ;
  wire pick_prev;
  wire pkt_gen_n_0;
  wire pkt_gen_n_1;
  wire pkt_gen_n_10;
  wire preptcp_n_2;
  wire preptcp_n_21;
  wire preptcp_n_3;
  wire preptcp_n_32;
  wire preptcp_n_4;
  wire preptcp_n_42;
  wire preptcp_n_56;
  wire preptcp_n_58;
  wire preptcp_n_59;
  wire preptcp_n_60;
  wire preptcp_n_61;
  wire preptcp_n_62;
  wire preptcp_n_63;
  wire preptcp_n_64;
  wire preptcp_n_65;
  wire preptcp_n_66;
  wire preptcp_n_67;
  wire preptcp_n_68;
  wire preptcp_n_69;
  wire preptcp_n_90;
  wire preptcp_n_92;
  wire preptcp_n_93;
  wire \ram_arp_icmp[cons][clear_hasdata] ;
  wire \ram_arp_icmp[prod][set_drop_dly] ;
  wire \ram_arp_icmp[prod][set_hasdata] ;
  wire [10:2]\ram_arp_icmp[prod][set_words] ;
  wire \ram_arp_icmp[stat][drop_dly] ;
  wire \ram_arp_icmp[stat][hasdata] ;
  wire [10:1]\ram_arp_icmp[stat][words] ;
  wire \ram_cons_array[3][clear_hasdata] ;
  wire \ram_cons_array[4][clear_hasdata] ;
  wire \ram_pkt_gen[prod][set_hasdata] ;
  wire [10:1]\ram_pkt_gen[prod][set_words] ;
  wire \ram_pkt_gen[stat][hasdata] ;
  wire [10:1]\ram_pkt_gen[stat][words] ;
  wire \ram_tcp_prep2[0][cons][clear_hasdata] ;
  wire [10:1]\ram_tcp_prep2[0][prod][set_words] ;
  wire \ram_tcp_prep2[0][stat][hasdata] ;
  wire [10:1]\ram_tcp_prep2[0][stat][words] ;
  wire \ram_tcp_prep2[1][cons][clear_hasdata] ;
  wire \ram_tcp_prep2[1][prod][set_hasdata] ;
  wire \ram_tcp_prep2[1][stat][hasdata] ;
  wire [10:1]\ram_tcp_prep2[1][stat][words] ;
  wire \ram_udp_regacc[cons][clear_hasdata] ;
  wire \ram_udp_regacc[prod][set_hasdata] ;
  wire \ram_udp_regacc[stat][hasdata] ;
  wire [10:1]\ram_udp_regacc[stat][words] ;
  wire \ram_udp_regidp[prod][set_hasdata] ;
  wire \ram_udp_regidp[stat][hasdata] ;
  wire [10:1]\ram_udp_regidp[stat][words] ;
  wire \ram_udp_regres[0][prod2][set_again] ;
  wire \ram_udp_regres[0][prod][set_hasdata] ;
  wire \ram_udp_regres[0][stat][hasdata] ;
  wire [10:1]\ram_udp_regres[0][stat][words] ;
  wire \ram_udp_regres[1][prod2][set_again] ;
  wire \ram_udp_regres[1][prod][set_hasdata] ;
  wire \ram_udp_regres[1][stat][hasdata] ;
  wire [10:1]\ram_udp_regres[1][stat][words] ;
  wire [14:0]\rawregs_reg[3]_11 ;
  wire [14:0]\rawregs_reg[4]_12 ;
  wire [15:1]\rawregs_reg[5]_13 ;
  wire [15:0]\rawregs_reg[8]_14 ;
  wire [31:0]read_data_pipeline;
  wire [0:0]reg1_ena_reg;
  wire [0:0]reg_ena_reg;
  wire [8:0]reg_int_addr;
  wire [0:0]reg_int_cnt;
  wire [31:0]reg_int_data_rd;
  wire [31:0]reg_int_data_wr;
  wire reg_int_done;
  wire reg_int_read;
  wire reg_read_prev;
  wire reg_read_prev2;
  wire [15:0]\reg_word_reg[15] ;
  wire [24:0]regacc_addr_o;
  wire \regacc_aux_info[prod][set_checksum] ;
  wire \regacc_aux_info[prod][set_end_words] ;
  wire \regacc_aux_info[prod][set_reg_ch] ;
  wire [16:0]\regacc_aux_info[prod][v][checksum] ;
  wire [10:1]\regacc_aux_info[prod][v][end_words] ;
  wire \regacc_aux_info[prod][v][reg_ch] ;
  wire \regacc_aux_info[prod][v][reg_idp] ;
  wire [16:0]\regacc_aux_info[stat][checksum] ;
  wire [10:4]\regacc_aux_info[stat][end_words] ;
  wire \regacc_aux_info[stat][reg_ch] ;
  wire \regacc_aux_info[stat][reg_idp] ;
  wire [31:0]regacc_data_rd_i;
  wire [31:0]regacc_data_wr_o;
  wire regacc_done_i;
  wire regacc_n_21;
  wire regacc_n_31;
  wire regacc_n_32;
  wire regacc_n_33;
  wire regacc_n_34;
  wire regacc_n_35;
  wire regacc_n_36;
  wire regacc_n_37;
  wire regacc_n_38;
  wire regacc_n_41;
  wire regacc_n_43;
  wire regacc_n_45;
  wire regacc_n_46;
  wire regacc_n_47;
  wire regacc_n_60;
  wire regacc_n_61;
  wire regacc_n_62;
  wire regacc_n_63;
  wire regacc_n_64;
  wire regacc_n_65;
  wire regacc_n_66;
  wire regacc_n_67;
  wire regacc_n_68;
  wire regacc_n_69;
  wire regacc_n_70;
  wire regacc_n_71;
  wire regacc_n_72;
  wire regacc_n_73;
  wire regacc_n_74;
  wire regacc_n_75;
  wire regacc_n_76;
  wire regacc_n_77;
  wire regacc_n_78;
  wire regacc_n_79;
  wire regacc_n_80;
  wire regacc_n_81;
  wire regacc_n_82;
  wire regacc_n_83;
  wire regacc_n_84;
  wire regacc_n_85;
  wire regacc_n_86;
  wire regacc_n_89;
  wire regacc_n_90;
  wire regacc_n_91;
  wire regacc_n_92;
  wire regacc_n_95;
  wire regacc_n_96;
  wire regacc_read_o;
  wire regacc_write_o;
  wire reset_count0;
  wire reset_prev;
  wire \rgb_led_info1_reg[5] ;
  wire [10:2]\s_reg[payload_len] ;
  wire [0:0]\s_stat[conn_state]__0 ;
  wire \s_stat[max_sent] ;
  wire \s_stat_reg[hasdata] ;
  wire \s_stat_reg[hasdata]_0 ;
  wire \s_stat_reg[hasdata]_1 ;
  wire \s_stat_reg[hasdata]_2 ;
  wire \shift_reg_reg[0] ;
  wire slow_counter_tick;
  wire [1:0]\stat[conn_state] ;
  wire \state[pending_dhcp_req]1 ;
  wire \state_reg[dyn_ip]1 ;
  wire tc_do_lcl_datagen;
  wire [31:16]tc_lcl_datagen_chance;
  wire [13:8]tc_lcl_datagen_len_mask;
  wire [3:0]tc_lcl_datagen_mark;
  wire [10:1]tc_limit_tcp_payload;
  wire [15:0]tc_limit_tcp_window;
  wire [14:2]\tcp_buf_stat[base_fill] ;
  wire \tcp_buf_stat[commit_overrun] ;
  wire \tcp_buf_stat[write_overrun] ;
  wire tcp_buffer_n_15;
  wire tcp_buffer_n_29;
  wire tcp_buffer_n_30;
  wire tcp_buffer_n_31;
  wire tcp_buffer_n_32;
  wire tcp_buffer_n_33;
  wire tcp_buffer_n_34;
  wire tcp_buffer_n_35;
  wire tcp_buffer_n_36;
  wire tcp_buffer_n_37;
  wire tcp_ctrl_n_103;
  wire tcp_ctrl_n_104;
  wire tcp_ctrl_n_105;
  wire tcp_ctrl_n_106;
  wire tcp_ctrl_n_107;
  wire tcp_ctrl_n_108;
  wire tcp_ctrl_n_109;
  wire tcp_ctrl_n_110;
  wire tcp_ctrl_n_111;
  wire tcp_ctrl_n_112;
  wire tcp_ctrl_n_113;
  wire tcp_ctrl_n_114;
  wire tcp_ctrl_n_115;
  wire tcp_ctrl_n_116;
  wire tcp_ctrl_n_117;
  wire tcp_ctrl_n_121;
  wire tcp_ctrl_n_122;
  wire tcp_ctrl_n_123;
  wire tcp_ctrl_n_124;
  wire tcp_ctrl_n_125;
  wire tcp_ctrl_n_126;
  wire tcp_ctrl_n_127;
  wire tcp_ctrl_n_128;
  wire tcp_ctrl_n_129;
  wire tcp_ctrl_n_130;
  wire tcp_ctrl_n_131;
  wire tcp_ctrl_n_132;
  wire tcp_ctrl_n_149;
  wire tcp_ctrl_n_151;
  wire tcp_ctrl_n_152;
  wire tcp_ctrl_n_153;
  wire tcp_ctrl_n_154;
  wire tcp_ctrl_n_155;
  wire tcp_ctrl_n_156;
  wire tcp_ctrl_n_157;
  wire tcp_ctrl_n_158;
  wire tcp_ctrl_n_159;
  wire tcp_ctrl_n_160;
  wire tcp_ctrl_n_161;
  wire tcp_ctrl_n_162;
  wire tcp_ctrl_n_163;
  wire tcp_ctrl_n_164;
  wire tcp_ctrl_n_165;
  wire tcp_ctrl_n_166;
  wire tcp_ctrl_n_167;
  wire tcp_ctrl_n_168;
  wire tcp_ctrl_n_169;
  wire tcp_ctrl_n_170;
  wire tcp_ctrl_n_171;
  wire tcp_ctrl_n_182;
  wire tcp_ctrl_n_183;
  wire tcp_ctrl_n_184;
  wire tcp_ctrl_n_185;
  wire tcp_ctrl_n_186;
  wire tcp_ctrl_n_187;
  wire tcp_ctrl_n_188;
  wire tcp_ctrl_n_189;
  wire tcp_ctrl_n_190;
  wire tcp_ctrl_n_191;
  wire tcp_ctrl_n_192;
  wire tcp_ctrl_n_193;
  wire tcp_ctrl_n_194;
  wire tcp_ctrl_n_195;
  wire tcp_ctrl_n_196;
  wire tcp_ctrl_n_197;
  wire tcp_ctrl_n_198;
  wire tcp_ctrl_n_199;
  wire tcp_ctrl_n_200;
  wire tcp_ctrl_n_201;
  wire tcp_ctrl_n_202;
  wire tcp_ctrl_n_203;
  wire tcp_ctrl_n_204;
  wire tcp_ctrl_n_205;
  wire tcp_ctrl_n_206;
  wire tcp_ctrl_n_207;
  wire tcp_ctrl_n_208;
  wire tcp_ctrl_n_209;
  wire tcp_ctrl_n_210;
  wire tcp_ctrl_n_211;
  wire tcp_ctrl_n_212;
  wire tcp_ctrl_n_213;
  wire tcp_ctrl_n_214;
  wire tcp_ctrl_n_232;
  wire tcp_ctrl_n_233;
  wire tcp_ctrl_n_234;
  wire tcp_ctrl_n_235;
  wire tcp_ctrl_n_236;
  wire tcp_ctrl_n_237;
  wire tcp_ctrl_n_238;
  wire tcp_ctrl_n_239;
  wire tcp_ctrl_n_240;
  wire tcp_ctrl_n_241;
  wire tcp_ctrl_n_242;
  wire tcp_ctrl_n_245;
  wire tcp_ctrl_n_246;
  wire tcp_ctrl_n_48;
  wire tcp_ctrl_n_56;
  wire tcp_ctrl_n_57;
  wire tcp_ctrl_n_69;
  wire [16:0]\tcp_ctrl_recv[ack_seqno] ;
  wire \tcp_ctrl_recv[got_ack] ;
  wire \tcp_ctrl_recv[got_syn] ;
  wire [15:1]\tcp_ctrl_recv[window_len] ;
  wire [31:0]\tcp_ctrl_stat[base_seqno] ;
  wire [16:0]\tcp_ctrl_stat[max_sent] ;
  wire [11:2]\tcp_ctrl_stat[rtt_est] ;
  wire [16:0]\tcp_ctrl_stat[rtt_trip] ;
  wire [1:0]\tcp_ctrl_stat[same_ack] ;
  wire [15:15]\tcp_ctrl_stat[window_sz] ;
  wire tcp_reset;
  wire [15:2]\tcp_state_stat[base_seqno_hi_plus_1] ;
  wire [15:0]\tcp_state_stat[cur_off] ;
  wire [14:1]\tcp_state_stat[filled] ;
  wire [14:0]\tcp_state_stat[unsent] ;
  wire \testctrl_reg[1]_16 ;
  wire \testctrl_reg[3]_15 ;
  wire \testctrl_reg[4]_2 ;
  wire \testctrl_reg[6]_0 ;
  wire \testctrl_reg[7]_1 ;
  wire [20:20]\testctrl_reg_reg[0]_4 ;
  wire [31:31]\testctrl_reg_reg[2]_6 ;
  wire [31:20]\testctrl_reg_reg[4]_7 ;
  wire [31:20]\testctrl_reg_reg[5]_8 ;
  wire [31:20]\testctrl_reg_reg[6]_9 ;
  wire [31:20]\testctrl_reg_reg[7]_10 ;
  wire \ts_info_counts[abort_repeat] ;
  wire \ts_info_counts[connect] ;
  wire \ts_info_counts[did_keepalive] ;
  wire \ts_info_counts[did_repeat] ;
  wire \ts_info_counts[got_ack] ;
  wire \ts_info_counts[got_meas_rtt] ;
  wire \ts_info_counts[got_syn] ;
  wire \ts_info_counts[new_rtt_est] ;
  wire \ts_info_counts[same_ack] ;
  wire \ts_info_counts[start_meas_rtt] ;
  wire \ts_info_counts[twice_same_ack] ;
  wire user_data_free;
  wire [15:3]w;
  wire \word_prev1_reg[0]__0 ;
  wire \word_prev1_reg[0]__0_0 ;
  wire \word_prev1_reg[10]__0 ;
  wire \word_prev1_reg[10]__0_0 ;
  wire \word_prev1_reg[11]__0 ;
  wire \word_prev1_reg[11]__0_0 ;
  wire \word_prev1_reg[12]__0 ;
  wire \word_prev1_reg[13]__0 ;
  wire \word_prev1_reg[14]__0 ;
  wire \word_prev1_reg[15]__0 ;
  wire \word_prev1_reg[15]__0_0 ;
  wire \word_prev1_reg[1]__0 ;
  wire \word_prev1_reg[1]__0_0 ;
  wire \word_prev1_reg[2] ;
  wire \word_prev1_reg[3]__0 ;
  wire \word_prev1_reg[3]__0_0 ;
  wire \word_prev1_reg[4]__0 ;
  wire \word_prev1_reg[4]__0_0 ;
  wire \word_prev1_reg[5]__0 ;
  wire \word_prev1_reg[5]__0_0 ;
  wire \word_prev1_reg[6]__0 ;
  wire \word_prev1_reg[6]__0_0 ;
  wire \word_prev1_reg[7]__0 ;
  wire \word_prev1_reg[7]__0_0 ;
  wire \word_prev1_reg[8]__0 ;
  wire \word_prev1_reg[8]__0_0 ;
  wire \word_prev1_reg[8]__0_1 ;
  wire \word_prev1_reg[9]__0 ;
  wire \word_prev1_reg[9]__0_0 ;
  wire \word_prev1_reg[9]__0_1 ;
  wire x_is_s_payload_len_ge_tc_limit_tcp_payload;
  wire [16:0]xx_window_left;

  top_block_fakernet_top_0_0_fnet_ram_block_stat ctrl_ram_arp_icmp
       (.D(\a[wr_idx] [2]),
        .E(\ram_arp_icmp[prod][set_hasdata] ),
        .Q(\ram_arp_icmp[stat][words] ),
        .clk_in(clk_in),
        .\info_counts_reg[drop_ntp] (out_sm_n_19),
        .\info_counts_reg[drop_ntp]_0 (out_r_taken),
        .\ram_arp_icmp[cons][clear_hasdata] (\ram_arp_icmp[cons][clear_hasdata] ),
        .\ram_arp_icmp[prod][set_drop_dly] (\ram_arp_icmp[prod][set_drop_dly] ),
        .\ram_arp_icmp[stat][drop_dly] (\ram_arp_icmp[stat][drop_dly] ),
        .\ram_arp_icmp[stat][hasdata] (\ram_arp_icmp[stat][hasdata] ),
        .\ram_tcp_prep2[0][stat][hasdata] (\ram_tcp_prep2[0][stat][hasdata] ),
        .\ram_tcp_prep2[1][stat][hasdata] (\ram_tcp_prep2[1][stat][hasdata] ),
        .\s_reg[wr_idx][2] (\ram_udp_regres[1][stat][hasdata] ),
        .\s_reg[wr_idx][2]_0 (out_sm_n_11),
        .\s_reg[wr_idx][2]_1 (\ram_pkt_gen[stat][hasdata] ),
        .\s_reg[wr_idx][2]_2 (\ram_udp_regres[0][stat][hasdata] ),
        .\s_reg[wr_idx][2]_3 (\ram_udp_regidp[stat][hasdata] ),
        .\s_stat_reg[hasdata]_0 (ctrl_ram_arp_icmp_n_1),
        .\s_stat_reg[hasdata]_1 (ctrl_ram_arp_icmp_n_3),
        .\s_stat_reg[hasdata]_2 (ctrl_ram_arp_icmp_n_4),
        .\s_stat_reg[words][10]_0 ({\ram_arp_icmp[prod][set_words] ,\regacc_aux_info[prod][v][end_words] [1]}),
        .taken_prev_reg(ctrl_ram_arp_icmp_n_6));
  top_block_fakernet_top_0_0_fnet_ram_block_stat_0 ctrl_ram_pkt_gen
       (.E(\ram_pkt_gen[prod][set_hasdata] ),
        .Q(\ram_pkt_gen[stat][words] ),
        .clk_in(clk_in),
        .\ram_arp_icmp[stat][hasdata] (\ram_arp_icmp[stat][hasdata] ),
        .\s_stat_reg[hasdata]_0 (\ram_pkt_gen[stat][hasdata] ),
        .\s_stat_reg[hasdata]_1 (ctrl_ram_pkt_gen_n_1),
        .\s_stat_reg[hasdata]_2 (\s_stat_reg[hasdata] ),
        .\s_stat_reg[words][10]_0 (\ram_pkt_gen[prod][set_words] ));
  top_block_fakernet_top_0_0_fnet_ram_block_stat_1 ctrl_ram_tcp_prep0
       (.E(preptcp_n_32),
        .Q(\a[done] ),
        .clk_in(clk_in),
        .cur_tcp_prep(cur_tcp_prep),
        .\ram_prod_tcp_prep0[set_words] (\ram_tcp_prep2[0][prod][set_words] ),
        .\ram_tcp_prep2[0][cons][clear_hasdata] (\ram_tcp_prep2[0][cons][clear_hasdata] ),
        .\ram_tcp_prep2[0][stat][hasdata] (\ram_tcp_prep2[0][stat][hasdata] ),
        .\s_reg[wr_idx][0] (out_sm_n_11),
        .\s_stat_reg[hasdata]_0 (ctrl_ram_tcp_prep0_n_0),
        .\s_stat_reg[words][10]_0 (\ram_tcp_prep2[0][stat][words] ));
  top_block_fakernet_top_0_0_fnet_ram_block_stat_2 ctrl_ram_tcp_prep1
       (.E(\ram_tcp_prep2[1][prod][set_hasdata] ),
        .Q(\a[done] ),
        .clk_in(clk_in),
        .cur_tcp_prep(cur_tcp_prep),
        .\ram_tcp_prep2[0][stat][hasdata] (\ram_tcp_prep2[0][stat][hasdata] ),
        .\ram_tcp_prep2[1][cons][clear_hasdata] (\ram_tcp_prep2[1][cons][clear_hasdata] ),
        .\ram_tcp_prep2[1][stat][hasdata] (\ram_tcp_prep2[1][stat][hasdata] ),
        .\s_stat_reg[hasdata]_0 (ctrl_ram_tcp_prep1_n_0),
        .\s_stat_reg[words][10]_0 (\ram_tcp_prep2[1][stat][words] ),
        .\s_stat_reg[words][10]_1 (\ram_tcp_prep2[0][prod][set_words] ));
  top_block_fakernet_top_0_0_fnet_ram_block_stat_3 ctrl_ram_udp_regacc
       (.D({\ram_arp_icmp[prod][set_words] ,\regacc_aux_info[prod][v][end_words] [1]}),
        .E(\ram_udp_regacc[prod][set_hasdata] ),
        .Q(\ram_udp_regacc[stat][words] ),
        .SS(\ram_udp_regacc[cons][clear_hasdata] ),
        .clk_in(clk_in),
        .\ram_udp_regacc[stat][hasdata] (\ram_udp_regacc[stat][hasdata] ));
  top_block_fakernet_top_0_0_fnet_ram_block_stat_4 ctrl_ram_udp_regaidp
       (.D(\ram_udp_regacc[stat][words] ),
        .E(\ram_udp_regidp[prod][set_hasdata] ),
        .Q(\ram_udp_regidp[stat][words] ),
        .clk_in(clk_in),
        .\ram_arp_icmp[stat][hasdata] (\ram_arp_icmp[stat][hasdata] ),
        .\ram_cons_array_reg[5][clear_hasdata] (\ram_udp_regres[0][stat][hasdata] ),
        .\ram_cons_array_reg[5][clear_hasdata]_0 (\ram_pkt_gen[stat][hasdata] ),
        .\ram_cons_array_reg[5][clear_hasdata]_1 (\ram_udp_regres[1][stat][hasdata] ),
        .\s_stat_reg[hasdata]_0 (\ram_udp_regidp[stat][hasdata] ),
        .\s_stat_reg[hasdata]_1 (ctrl_ram_udp_regaidp_n_1),
        .\s_stat_reg[hasdata]_2 (\s_stat_reg[hasdata]_0 ));
  top_block_fakernet_top_0_0_fnet_ram_block_stat_5 \ctrl_ram_udp_regres[0].ctrl_ram_udp_regres_i 
       (.D(\ram_udp_regacc[stat][words] ),
        .E(\ram_udp_regres[0][prod][set_hasdata] ),
        .Q(\ram_udp_regres[0][stat][words] ),
        .clk_in(clk_in),
        .\s_stat_reg[hasdata]_0 (\ram_udp_regres[0][stat][hasdata] ),
        .\s_stat_reg[hasdata]_1 (\s_stat_reg[hasdata]_1 ));
  top_block_fakernet_top_0_0_fnet_ram_block_stat_6 \ctrl_ram_udp_regres[1].ctrl_ram_udp_regres_i 
       (.D(\a[wr_idx] [0]),
        .E(\ram_udp_regres[1][prod][set_hasdata] ),
        .Q(\ram_udp_regres[1][stat][words] ),
        .clk_in(clk_in),
        .\ram_arp_icmp[stat][hasdata] (\ram_arp_icmp[stat][hasdata] ),
        .\s_reg[wr_idx][0] (ctrl_ram_tcp_prep0_n_0),
        .\s_reg[wr_idx][0]_0 (\ram_udp_regres[0][stat][hasdata] ),
        .\s_reg[wr_idx][0]_1 (\ram_udp_regidp[stat][hasdata] ),
        .\s_reg[wr_idx][0]_2 (\ram_pkt_gen[stat][hasdata] ),
        .\s_stat_reg[hasdata]_0 (\ram_udp_regres[1][stat][hasdata] ),
        .\s_stat_reg[hasdata]_1 (\s_stat_reg[hasdata]_2 ),
        .\s_stat_reg[words][10]_0 (\ram_udp_regacc[stat][words] ));
  top_block_fakernet_top_0_0_fnet_regacc_aux_stat ctrl_regacc_aux
       (.D(\regacc_aux_info[prod][v][end_words] ),
        .E(\ram_udp_regres[0][prod][set_hasdata] ),
        .\FSM_sequential_s[state][0]_i_4__0 (regacc_n_43),
        .\FSM_sequential_s[state][1]_i_12__0 ({regacc_n_45,regacc_n_46,regacc_n_47}),
        .Q(\regacc_aux_info[stat][end_words] ),
        .SS(\ram_udp_regacc[cons][clear_hasdata] ),
        .WEA(\dp_ram_udp_regres_port_a_o_tmp[0][wr] ),
        .\a[off_store] (\a[off_store] ),
        .actual_wr(actual_wr),
        .clk_in(clk_in),
        .\regacc_aux_info[prod][set_reg_ch] (\regacc_aux_info[prod][set_reg_ch] ),
        .\regacc_aux_info[prod][v][reg_ch] (\regacc_aux_info[prod][v][reg_ch] ),
        .\regacc_aux_info[prod][v][reg_idp] (\regacc_aux_info[prod][v][reg_idp] ),
        .\s_stat_reg[checksum][16]_0 (\regacc_aux_info[stat][checksum] ),
        .\s_stat_reg[checksum][16]_1 (\regacc_aux_info[prod][set_checksum] ),
        .\s_stat_reg[checksum][16]_2 (\regacc_aux_info[prod][v][checksum] ),
        .\s_stat_reg[end_words][10]_0 (\regacc_aux_info[prod][set_end_words] ),
        .\s_stat_reg[end_words][2]_0 (ctrl_regacc_aux_n_15),
        .\s_stat_reg[end_words][6]_0 (ctrl_regacc_aux_n_2),
        .\s_stat_reg[reg_ch][0]_0 (\regacc_aux_info[stat][reg_ch] ),
        .\s_stat_reg[reg_idp]_0 (\regacc_aux_info[stat][reg_idp] ),
        .\s_stat_reg[reg_idp]_1 (\ram_udp_regres[1][prod][set_hasdata] ),
        .\s_stat_reg[reg_idp]_2 (\dp_ram_udp_regres_port_a_o_tmp[1][wr] ),
        .\s_stat_reg[reg_idp]_3 (\dp_ram_udp_regidp[port_a][o][wr] ));
  top_block_fakernet_top_0_0_fnet_test_datagen \data_gen.test_data_gen 
       (.CO(leqOp),
        .D({\data_gen.test_data_gen_n_3 ,\data_gen.test_data_gen_n_4 ,\data_gen.test_data_gen_n_5 ,\data_gen.test_data_gen_n_6 ,\data_gen.test_data_gen_n_7 ,\data_gen.test_data_gen_n_8 }),
        .E(reset_count0),
        .Q({\data_gen.test_data_gen_n_49 ,\data_gen.test_data_gen_n_50 ,\data_gen.test_data_gen_n_51 ,\data_gen.test_data_gen_n_52 ,\data_gen.test_data_gen_n_53 ,\data_gen.test_data_gen_n_54 ,\data_gen.test_data_gen_n_55 ,\data_gen.test_data_gen_n_56 ,\data_gen.test_data_gen_n_57 ,\data_gen.test_data_gen_n_58 ,\data_gen.test_data_gen_n_59 ,\data_gen.test_data_gen_n_60 ,\data_gen.test_data_gen_n_61 ,\data_gen.test_data_gen_n_62 ,\data_gen.test_data_gen_n_63 ,\data_gen.test_data_gen_n_64 ,L_0}),
        .chance_ok_reg_0(lclreg_n_154),
        .clk_in(clk_in),
        .\commit_len_reg[5]_0 (commit_len),
        .lcl_datagen_commit(lcl_datagen_commit),
        .\lcl_datagen_offset_reg[7]_0 ({\data_gen.test_data_gen_n_9 ,\data_gen.test_data_gen_n_10 ,\data_gen.test_data_gen_n_11 ,\data_gen.test_data_gen_n_12 ,\data_gen.test_data_gen_n_13 ,\data_gen.test_data_gen_n_14 ,\data_gen.test_data_gen_n_15 ,\data_gen.test_data_gen_n_16 }),
        .\lcl_datagen_word_reg[31]_0 ({\data_gen.test_data_gen_n_17 ,\data_gen.test_data_gen_n_18 ,\data_gen.test_data_gen_n_19 ,\data_gen.test_data_gen_n_20 ,\data_gen.test_data_gen_n_21 ,\data_gen.test_data_gen_n_22 ,\data_gen.test_data_gen_n_23 ,\data_gen.test_data_gen_n_24 ,\data_gen.test_data_gen_n_25 ,\data_gen.test_data_gen_n_26 ,\data_gen.test_data_gen_n_27 ,\data_gen.test_data_gen_n_28 ,\data_gen.test_data_gen_n_29 ,\data_gen.test_data_gen_n_30 ,\data_gen.test_data_gen_n_31 ,\data_gen.test_data_gen_n_32 ,\data_gen.test_data_gen_n_33 ,\data_gen.test_data_gen_n_34 ,\data_gen.test_data_gen_n_35 ,\data_gen.test_data_gen_n_36 ,\data_gen.test_data_gen_n_37 ,\data_gen.test_data_gen_n_38 ,\data_gen.test_data_gen_n_39 ,\data_gen.test_data_gen_n_40 ,\data_gen.test_data_gen_n_41 ,\data_gen.test_data_gen_n_42 ,\data_gen.test_data_gen_n_43 ,\data_gen.test_data_gen_n_44 ,\data_gen.test_data_gen_n_45 ,\data_gen.test_data_gen_n_46 ,\data_gen.test_data_gen_n_47 ,\data_gen.test_data_gen_n_48 }),
        .lcl_datagen_write(lcl_datagen_write),
        .reset_prev(reset_prev),
        .tc_do_lcl_datagen(tc_do_lcl_datagen),
        .tc_lcl_datagen_chance(tc_lcl_datagen_chance),
        .tc_lcl_datagen_len_mask(tc_lcl_datagen_len_mask),
        .tc_lcl_datagen_mark(tc_lcl_datagen_mark),
        .tcp_reset(tcp_reset),
        .user_data_free(user_data_free),
        .\xor_state_reg[44]_0 (\data_gen.test_data_gen_n_82 ),
        .\xor_state_reg[47]_0 (\data_gen.test_data_gen_n_81 ));
  top_block_fakernet_top_0_0_ram_block_a11d16 dpdp_ram_arp_icmp
       (.DOUTBDOUT(\dp_ram_arp_icmp[port_b][i][rdata] ),
        .Q(\dp_ram_udp_regacc[port_a][o][addr] ),
        .WEA(\dp_ram_arp_icmp[port_a][o][wr] ),
        .clk_in(clk_in),
        .\osm_dp_ram_array_porto[0][rd] (\osm_dp_ram_array_porto[0][rd] ),
        .ram_reg_bram_0_0(\dp_ram_udp_regres_port_b_o_tmp[1][addr] ),
        .ram_reg_bram_0_1(\dp_ram_udp_regacc[port_a][o][wdata] ));
  top_block_fakernet_top_0_0_fnet_ram_block_data__parameterized0 dpdp_ram_data
       (.Q(data_port_a_addr),
        .WEA(tcp_buffer_n_29),
        .clk_in(clk_in),
        .data_port_a_wr(data_port_a_wr),
        .data_port_b_rd(data_port_b_rd),
        .ram_reg_bram_0_0(preptcp_n_58),
        .ram_reg_bram_1_0(tcp_buffer_n_34),
        .ram_reg_bram_1_1(preptcp_n_63),
        .ram_reg_bram_1_2(tcp_buffer_n_32),
        .ram_reg_bram_1_3(preptcp_n_61),
        .ram_reg_bram_2_0(tcp_buffer_n_35),
        .ram_reg_bram_2_1(preptcp_n_64),
        .ram_reg_bram_2_2(tcp_buffer_n_33),
        .ram_reg_bram_2_3(preptcp_n_62),
        .ram_reg_bram_3_0(tcp_buffer_n_30),
        .ram_reg_bram_3_1(preptcp_n_59),
        .ram_reg_bram_3_2(tcp_buffer_n_31),
        .ram_reg_bram_3_3(preptcp_n_60),
        .ram_reg_bram_4_0(tcp_buffer_n_15),
        .ram_reg_bram_4_1(preptcp_n_42),
        .ram_reg_bram_5_0(tcp_buffer_n_36),
        .ram_reg_bram_5_1(preptcp_n_65),
        .ram_reg_bram_5_2(tcp_buffer_n_37),
        .ram_reg_bram_5_3(preptcp_n_66),
        .ram_reg_bram_6_0(data_port_b_addr),
        .ram_reg_bram_7_0(data_port_a_wdata),
        .tmp_b_rdata(read_data_pipeline));
  top_block_fakernet_top_0_0_ram_block_a11d16_7 dpdp_ram_pkt_gen
       (.ADDRARDADDR(\dp_ram_pkt_gen[port_a][o][addr] ),
        .DINADIN(\dp_ram_pkt_gen[port_a][o][wdata] ),
        .DOUTBDOUT(\dp_ram_pkt_gen[port_b][i][rdata] ),
        .Q(\dp_ram_udp_regres_port_b_o_tmp[1][addr] ),
        .WEA(\dp_ram_pkt_gen[port_a][o][wr] ),
        .clk_in(clk_in),
        .ram_reg_bram_0_0(out_sm_n_17));
  top_block_fakernet_top_0_0_ram_block_a11d16_8 dpdp_ram_tcp_prep0
       (.DOUTBDOUT(\dp_ram_tcp_prep2[0][port_b][i][rdata] ),
        .Q(\dp_ram_tcp_prep2[0][port_a][o][addr] ),
        .WEA(\dp_ram_tcp_prep2[0][port_a][o][wr] ),
        .clk_in(clk_in),
        .ram_reg_bram_0_0(out_sm_n_18),
        .ram_reg_bram_0_1(\dp_ram_udp_regres_port_b_o_tmp[1][addr] ),
        .ram_reg_bram_0_2(\dp_ram_tcp_prep2[0][port_a][o][wdata] ));
  top_block_fakernet_top_0_0_ram_block_a11d16_9 dpdp_ram_tcp_prep1
       (.DOUTBDOUT(\dp_ram_tcp_prep2[1][port_b][i][rdata] ),
        .Q(\dp_ram_tcp_prep2[0][port_a][o][addr] ),
        .WEA(\dp_ram_tcp_prep2[1][port_a][o][wr] ),
        .clk_in(clk_in),
        .\osm_dp_ram_array_porto[6][rd] (\osm_dp_ram_array_porto[6][rd] ),
        .ram_reg_bram_0_0(\dp_ram_udp_regres_port_b_o_tmp[1][addr] ),
        .ram_reg_bram_0_1(\dp_ram_tcp_prep2[0][port_a][o][wdata] ));
  top_block_fakernet_top_0_0_ram_block_a11d16_10 dpdp_ram_tcp_template
       (.ADDRBWRADDR(\dp_ram_tcp_template[port_b][o][addr] ),
        .DOUTBDOUT(\dp_ram_tcp_template[port_b][i][rdata] ),
        .Q(\dp_ram_udp_regacc[port_a][o][addr] ),
        .WEA(\dp_ram_tcp_template[port_a][o][wr] ),
        .clk_in(clk_in),
        .\dp_ram_tcp_template[port_b][o][rd] (\dp_ram_tcp_template[port_b][o][rd] ),
        .ram_reg_bram_0_0(\dp_ram_udp_regacc[port_a][o][wdata] ));
  top_block_fakernet_top_0_0_ram_block_a11d16_11 dpdp_ram_udp_regacc
       (.ADDRBWRADDR(\dp_ram_udp_regacc[port_b][o][addr] ),
        .DOUTBDOUT(\dp_ram_udp_regacc[port_b][i][rdata] ),
        .Q(\dp_ram_udp_regacc[port_a][o][addr] ),
        .WEA(\dp_ram_udp_regacc[port_a][o][wr] ),
        .clk_in(clk_in),
        .\dp_ram_udp_regacc[port_b][o][rd] (\dp_ram_udp_regacc[port_b][o][rd] ),
        .ram_reg_bram_0_0(\dp_ram_udp_regacc[port_a][o][wdata] ));
  top_block_fakernet_top_0_0_ram_block_a11d16_12 dpdp_ram_udp_regidp
       (.DOUTBDOUT(\dp_ram_udp_regidp[port_b][i][rdata] ),
        .Q(\dp_ram_udp_regres_port_a_o_tmp[1][addr] ),
        .clk_in(clk_in),
        .ram_reg_bram_0_0(\dp_ram_udp_regidp[port_a][o][wr] ),
        .ram_reg_bram_0_1(out_sm_n_16),
        .ram_reg_bram_0_2(\dp_ram_udp_regres_port_b_o_tmp[1][addr] ),
        .ram_reg_bram_0_3(\dp_ram_udp_regres_port_a_o_tmp[1][wdata] ));
  top_block_fakernet_top_0_0_ram_block_a11d16_13 \dpdp_ram_udp_regres[0].dpdp_ram_udp_regres_i 
       (.DOUTBDOUT(\dp_ram_udp_regres[0][port_b][i][rdata] ),
        .Q(\dp_ram_udp_regres_port_a_o_tmp[1][addr] ),
        .WEA(\dp_ram_udp_regres_port_a_o_tmp[0][wr] ),
        .clk_in(clk_in),
        .\dp_ram_udp_regres_port_b_o_tmp[0][rd] (\dp_ram_udp_regres_port_b_o_tmp[0][rd] ),
        .ram_reg_bram_0_0(\dp_ram_udp_regres_port_b_o_tmp[1][addr] ),
        .ram_reg_bram_0_1(\dp_ram_udp_regres_port_a_o_tmp[1][wdata] ));
  top_block_fakernet_top_0_0_ram_block_a11d16_14 \dpdp_ram_udp_regres[1].dpdp_ram_udp_regres_i 
       (.DOUTBDOUT(\dp_ram_udp_regres[1][port_b][i][rdata] ),
        .Q(\dp_ram_udp_regres_port_a_o_tmp[1][addr] ),
        .clk_in(clk_in),
        .\dp_ram_udp_regres_port_b_o_tmp[1][rd] (\dp_ram_udp_regres_port_b_o_tmp[1][rd] ),
        .ram_reg_bram_0_0(\dp_ram_udp_regres_port_a_o_tmp[1][wr] ),
        .ram_reg_bram_0_1(\dp_ram_udp_regres_port_b_o_tmp[1][addr] ),
        .ram_reg_bram_0_2(\dp_ram_udp_regres_port_a_o_tmp[1][wdata] ));
  top_block_fakernet_top_0_0_fnet_dyn_control dyn_ctrl
       (.D({L,\word_prev1_reg[11]__0 ,\word_prev1_reg[10]__0 ,\word_prev1_reg[9]__0 ,\word_prev1_reg[8]__0 ,\word_prev1_reg[7]__0 ,\word_prev1_reg[6]__0 ,\word_prev1_reg[5]__0 ,\word_prev1_reg[4]__0 ,\word_prev1_reg[3]__0 ,\word_prev1_reg[2] ,\word_prev1_reg[1]__0 ,\word_prev1_reg[0]__0 }),
        .E(E),
        .Q(dyn_ctrl_n_4),
        .SS(\state_reg[dyn_ip]1 ),
        .active_p0_reg(pkt_gen_n_10),
        .active_p0_reg_0(pkt_gen_n_1),
        .clk_in(clk_in),
        .\cmdi_p0_reg[0] (pkt_gen_n_0),
        .cmdi_p0_reg_rep(cmdi_p0_reg_rep),
        .\dhcp_count_reg[4]_0 (dyn_ctrl_n_45),
        .\dhcp_count_reg[5]_0 (in_sm_n_92),
        .\dhcp_latched_reg[23]_0 ({\dyn_ctrl_stat[dhcp_xid] [31],\dyn_ctrl_stat[dhcp_xid] [9:7],\dyn_ctrl_stat[dhcp_xid] [5]}),
        .\dhcp_latched_reg[2]_0 (dyn_ctrl_n_46),
        .\dhcp_latched_reg[7]_0 (dyn_ctrl_n_39),
        .\dhcp_latched_reg[9]_0 (dyn_ctrl_n_82),
        .\downcount_reg[0]_0 (in_sm_n_91),
        .\downcount_reg[2]_0 (\info_counts_reg[timeout_tick] ),
        .\downcount_reg[4]_0 (dyn_ctrl_n_85),
        .\dyn_ctrl_gen_stat[gen_dhcp_disc] (\dyn_ctrl_gen_stat[gen_dhcp_disc] ),
        .\dyn_ctrl_gen_stat[gen_dhcp_req] (\dyn_ctrl_gen_stat[gen_dhcp_req] ),
        .\dyn_ctrl_gen_stat[gen_rarp] (\dyn_ctrl_gen_stat[gen_rarp] ),
        .\dyn_ctrl_in_stat[any_arp] (\dyn_ctrl_in_stat[any_arp] ),
        .\dyn_ctrl_in_stat[good_dhcp_ack] (\dyn_ctrl_in_stat[good_dhcp_ack] ),
        .\dyn_ctrl_in_stat[good_dhcp_offer] (\dyn_ctrl_in_stat[good_dhcp_offer] ),
        .\dyn_ctrl_in_stat[good_rarp] (\dyn_ctrl_in_stat[good_rarp] ),
        .\dyn_ctrl_stat[pending_dhcp_disc] (\dyn_ctrl_stat[pending_dhcp_disc] ),
        .\dyn_ctrl_stat[pending_dhcp_req] (\dyn_ctrl_stat[pending_dhcp_req] ),
        .\dyn_ctrl_stat[pending_rarp] (\dyn_ctrl_stat[pending_rarp] ),
        .eqOp16_out(eqOp16_out),
        .eqOp22_out(eqOp22_out),
        .eqOp23_out(eqOp23_out),
        .eqOp4_out(eqOp4_out),
        .is_dhcp_xid_hi_reg(in_sm_n_95),
        .is_dyn_offer_ip01_reg(in_sm_n_97),
        .is_dyn_offer_ip23_reg(in_sm_n_197),
        .is_dyn_offer_ip23_reg_0(in_sm_n_98),
        .is_our_b_ip01_reg(in_sm_n_93),
        .is_our_b_ip23_reg(in_sm_n_94),
        .\mux_value_p2_reg[0] (\cmd_p1_reg[18] ),
        .\state_reg[dhcp_offer_ip][25]_0 (dyn_ctrl_n_73),
        .\state_reg[dhcp_offer_ip][31]_0 ({\dyn_ctrl_stat[dhcp_offer_ip] [31],\dyn_ctrl_stat[dhcp_offer_ip] [15],\dyn_ctrl_stat[dhcp_offer_ip] [11:9]}),
        .\state_reg[dhcp_offer_ip][31]_1 (\state[pending_dhcp_req]1 ),
        .\state_reg[dhcp_offer_ip][3]_0 (dyn_ctrl_n_79),
        .\state_reg[dhcp_offer_ip][6]_0 (dyn_ctrl_n_54),
        .\state_reg[dhcp_offer_serv_ip][16]_0 (dyn_ctrl_n_83),
        .\state_reg[dhcp_offer_serv_ip][18]_0 (dyn_ctrl_n_81),
        .\state_reg[dhcp_offer_serv_ip][19]_0 (dyn_ctrl_n_80),
        .\state_reg[dhcp_offer_serv_ip][20]_0 (dyn_ctrl_n_78),
        .\state_reg[dhcp_offer_serv_ip][21]_0 (dyn_ctrl_n_77),
        .\state_reg[dhcp_offer_serv_ip][22]_0 (dyn_ctrl_n_76),
        .\state_reg[dhcp_offer_serv_ip][23]_0 (dyn_ctrl_n_75),
        .\state_reg[dhcp_offer_serv_ip][24]_0 (dyn_ctrl_n_74),
        .\state_reg[dhcp_offer_serv_ip][25]_0 ({\dyn_ctrl_stat[dhcp_offer_serv_ip] [25],\dyn_ctrl_stat[dhcp_offer_serv_ip] [17],\dyn_ctrl_stat[dhcp_offer_serv_ip] [9],\dyn_ctrl_stat[dhcp_offer_serv_ip] [1]}),
        .\state_reg[dhcp_offer_serv_ip][26]_0 (dyn_ctrl_n_72),
        .\state_reg[dhcp_offer_serv_ip][27]_0 (dyn_ctrl_n_71),
        .\state_reg[dhcp_offer_serv_ip][28]_0 (dyn_ctrl_n_70),
        .\state_reg[dhcp_offer_serv_ip][29]_0 (dyn_ctrl_n_69),
        .\state_reg[dhcp_offer_serv_ip][30]_0 (dyn_ctrl_n_68),
        .\state_reg[dhcp_offer_serv_ip][31]_0 (dyn_ctrl_n_63),
        .\state_reg[dhcp_offer_serv_ip][31]_1 (\dyn_ctrl_in_stat[offer_serv_ip] ),
        .\state_reg[dyn_ip][31]_0 ({dyn_ctrl_n_6,dyn_ctrl_n_7,dyn_ctrl_n_8,dyn_ctrl_n_9,dyn_ctrl_n_10,dyn_ctrl_n_11,dyn_ctrl_n_12,dyn_ctrl_n_13,dyn_ctrl_n_14,dyn_ctrl_n_15,dyn_ctrl_n_16,dyn_ctrl_n_17,dyn_ctrl_n_18,dyn_ctrl_n_19,dyn_ctrl_n_20,dyn_ctrl_n_21,dyn_ctrl_n_22,dyn_ctrl_n_23,dyn_ctrl_n_24,dyn_ctrl_n_25,dyn_ctrl_n_26,dyn_ctrl_n_27,dyn_ctrl_n_28,dyn_ctrl_n_29,dyn_ctrl_n_30,dyn_ctrl_n_31,dyn_ctrl_n_32,dyn_ctrl_n_33,dyn_ctrl_n_34,dyn_ctrl_n_35,dyn_ctrl_n_36,dyn_ctrl_n_37}),
        .\state_reg[dyn_ip][31]_1 (\dyn_ctrl_in_stat[offer_ip] ),
        .\state_reg[dyn_ip_set]_0 (dyn_ctrl_n_1),
        .\state_reg[expect_dhcp_ack]_0 (dyn_ctrl_n_0),
        .\state_reg[expect_dhcp_offer]_0 (dyn_ctrl_n_3),
        .\state_reg[pending_dhcp_disc]_0 (dyn_ctrl_n_59),
        .\state_reg[pending_dhcp_req]_0 (dyn_ctrl_n_55),
        .\state_reg[pending_dhcp_req]_1 (dyn_ctrl_n_61),
        .\state_reg[pending_dhcp_req]_2 (dyn_ctrl_n_62),
        .\state_reg[pending_dhcp_req]_3 (dyn_ctrl_n_84),
        .\state_reg[pending_rarp]_0 (dyn_ctrl_n_58),
        .\state_reg[pending_rarp]_1 (dyn_ctrl_n_60),
        .\state_reg[pending_rarp]_2 (in_sm_n_243));
  top_block_fakernet_top_0_0_fnet_in_state in_sm
       (.CO(leqOp_1),
        .D({L,\word_prev1_reg[11]__0 ,\word_prev1_reg[10]__0 ,\word_prev1_reg[9]__0 ,\word_prev1_reg[8]__0 ,\word_prev1_reg[7]__0 ,\word_prev1_reg[6]__0 ,\word_prev1_reg[5]__0 ,\word_prev1_reg[4]__0 ,\word_prev1_reg[3]__0 ,\word_prev1_reg[2] ,\word_prev1_reg[1]__0 ,\word_prev1_reg[0]__0 }),
        .E(\ram_arp_icmp[prod][set_hasdata] ),
        .\FSM_sequential_s_reg[state][1]_rep__0_0 (\FSM_sequential_s_reg[state][1]_rep__0 ),
        .\FSM_sequential_s_reg[state][1]_rep__0_1 (\FSM_sequential_s_reg[state][1]_rep__0_0 ),
        .\FSM_sequential_s_reg[state][5]_rep_0 (\FSM_sequential_s_reg[state][5]_rep ),
        .\FSM_sequential_s_stat_reg[conn_state][0] (\stat[conn_state] ),
        .O(O),
        .Q(Q),
        .S(in_sm_n_99),
        .SS(\state_reg[dyn_ip]1 ),
        .WEA(\dp_ram_arp_icmp[port_a][o][wr] ),
        .\actual_wdata[8]_i_5_0 (\actual_wdata[8]_i_5 ),
        .\actual_wdata_reg[10]_0 (\actual_wdata_reg[10] ),
        .\actual_wdata_reg[11]_0 (\actual_wdata_reg[11] ),
        .\actual_wdata_reg[12]_0 (\actual_wdata_reg[12] ),
        .\actual_wdata_reg[13]_0 (\actual_wdata_reg[13] ),
        .\actual_wdata_reg[14]_0 (\actual_wdata_reg[14] ),
        .\actual_wdata_reg[15]_0 (\actual_wdata_reg[15] ),
        .\actual_wdata_reg[9]_0 (\actual_wdata_reg[9] ),
        .clk_in(clk_in),
        .\cycle_count_reg[21] (\cycle_count_reg[21]_1 ),
        .\cycle_count_reg[21]_0 (\cycle_count_reg[21]_2 ),
        .\cycle_count_reg[21]_1 (\cycle_count_reg[21]_4 ),
        .\cycle_count_reg[21]_2 (\cycle_count_reg[21]_5 ),
        .\cycle_count_reg[21]_3 (\cycle_count_reg[21]_7 ),
        .\cycle_count_reg[21]_4 (\cycle_count_reg[21]_8 ),
        .\cycle_count_reg[21]_5 (\cycle_count_reg[21]_9 ),
        .\dhcp_count_reg[5] (dyn_ctrl_n_85),
        .\dhcp_retry_reg[1] (dyn_ctrl_n_0),
        .dly_actual_dowrite_i_34_0(tcp_ctrl_n_48),
        .\dly_actual_wdata_reg[15]_0 (\dp_ram_udp_regacc[port_a][o][wdata] ),
        .\dly_actual_woff_reg[10]_0 (\dp_ram_udp_regacc[port_a][o][addr] ),
        .\downcount_reg[0] (in_sm_n_91),
        .\downcount_reg[0]_0 (dyn_ctrl_n_4),
        .\dp_ram_tcp_template_porto_reg[wr]_0 (\dp_ram_tcp_template[port_a][o][wr] ),
        .\dp_ram_udp_regacc_porto_reg[wr]_0 (\dp_ram_udp_regacc[port_a][o][wr] ),
        .\dyn_ctrl_in_stat[any_arp] (\dyn_ctrl_in_stat[any_arp] ),
        .\dyn_ctrl_in_stat[good_dhcp_ack] (\dyn_ctrl_in_stat[good_dhcp_ack] ),
        .\dyn_ctrl_in_stat[good_dhcp_offer] (\dyn_ctrl_in_stat[good_dhcp_offer] ),
        .\dyn_ctrl_in_stat[good_rarp] (\dyn_ctrl_in_stat[good_rarp] ),
        .\dyn_ctrl_stat[pending_rarp] (\dyn_ctrl_stat[pending_rarp] ),
        .\dyn_in_stat_reg[any_arp]_0 (in_sm_n_92),
        .\dyn_in_stat_reg[good_dhcp_offer]_0 (\state[pending_dhcp_req]1 ),
        .eqOp16_out(eqOp16_out),
        .eqOp22_out(eqOp22_out),
        .eqOp23_out(eqOp23_out),
        .eqOp29_out(eqOp29_out),
        .eqOp31_out(eqOp31_out),
        .eqOp33_out(eqOp33_out),
        .eqOp4_out(eqOp4_out),
        .in_got_word(in_got_word),
        .\info_counts_reg[abort_repeat] (tcp_ctrl_n_57),
        .\info_counts_reg[arp_our_ip]_0 (in_sm_n_31),
        .\info_counts_reg[b_ip0123][31]_0 ({in_sm_n_302,in_sm_n_303,in_sm_n_304,in_sm_n_305,in_sm_n_306,in_sm_n_307,in_sm_n_308,in_sm_n_309,in_sm_n_310,in_sm_n_311,in_sm_n_312,in_sm_n_313,in_sm_n_314,in_sm_n_315,in_sm_n_316,in_sm_n_317,in_sm_n_318,in_sm_n_319,in_sm_n_320,in_sm_n_321,in_sm_n_322,in_sm_n_323,in_sm_n_324,in_sm_n_325,in_sm_n_326,in_sm_n_327,in_sm_n_328,in_sm_n_329,in_sm_n_330,in_sm_n_331,in_sm_n_332,in_sm_n_333}),
        .\info_counts_reg[b_ip0123][31]_1 ({dyn_ctrl_n_6,dyn_ctrl_n_7,dyn_ctrl_n_8,dyn_ctrl_n_9,dyn_ctrl_n_10,dyn_ctrl_n_11,dyn_ctrl_n_12,dyn_ctrl_n_13,dyn_ctrl_n_14,dyn_ctrl_n_15,dyn_ctrl_n_16,dyn_ctrl_n_17,dyn_ctrl_n_18,dyn_ctrl_n_19,dyn_ctrl_n_20,dyn_ctrl_n_21,dyn_ctrl_n_22,dyn_ctrl_n_23,dyn_ctrl_n_24,dyn_ctrl_n_25,dyn_ctrl_n_26,dyn_ctrl_n_27,dyn_ctrl_n_28,dyn_ctrl_n_29,dyn_ctrl_n_30,dyn_ctrl_n_31,dyn_ctrl_n_32,dyn_ctrl_n_33,dyn_ctrl_n_34,dyn_ctrl_n_35,dyn_ctrl_n_36,dyn_ctrl_n_37}),
        .\info_counts_reg[bad_cksum]_0 (in_sm_n_63),
        .\info_counts_reg[bad_crc]_0 (in_sm_n_64),
        .\info_counts_reg[good_arp]_0 (in_sm_n_32),
        .\info_counts_reg[good_bootp]_0 (in_sm_n_43),
        .\info_counts_reg[good_dhcp_ack]_0 (in_sm_n_45),
        .\info_counts_reg[good_dhcp_offer]_0 (in_sm_n_44),
        .\info_counts_reg[good_icmp]_0 (in_sm_n_39),
        .\info_counts_reg[good_ntp]_0 (in_sm_n_47),
        .\info_counts_reg[good_rarp]_0 (in_sm_n_33),
        .\info_counts_reg[good_tcp]_0 (in_sm_n_62),
        .\info_counts_reg[good_udp]_0 (in_sm_n_41),
        .\info_counts_reg[incomplete]_0 (in_sm_n_74),
        .\info_counts_reg[ip_a_for_us]_0 (in_sm_n_36),
        .\info_counts_reg[ip_b_for_us]_0 (in_sm_n_37),
        .\info_counts_reg[ip_b_for_us]_1 (dyn_ctrl_n_1),
        .\info_counts_reg[ip_hdr_ok]_0 (in_sm_n_35),
        .\info_counts_reg[mac_for_us]_0 (in_sm_n_29),
        .\info_counts_reg[slow_tick]_0 (in_sm_n_25),
        .\info_counts_reg[spurious]_0 (in_sm_n_65),
        .\info_counts_reg[start_arp]_0 (in_sm_n_30),
        .\info_counts_reg[start_bootp]_0 (in_sm_n_42),
        .\info_counts_reg[start_icmp]_0 (in_sm_n_38),
        .\info_counts_reg[start_ipv4]_0 (in_sm_n_34),
        .\info_counts_reg[start_ntp]_0 (in_sm_n_46),
        .\info_counts_reg[start_packet]_0 (in_sm_n_28),
        .\info_counts_reg[start_tcp]_0 (in_sm_n_61),
        .\info_counts_reg[start_udp]_0 (in_sm_n_40),
        .\info_counts_reg[stop_parse]_0 (in_sm_n_66),
        .\info_counts_reg[timeout_tick]_0 (in_sm_n_26),
        .\info_counts_reg[timeout_tick]_1 (\info_counts_reg[timeout_tick] ),
        .\info_counts_reg[udp_arm]_0 (in_sm_n_48),
        .\info_counts_reg[udp_badactivearm]_0 (in_sm_n_49),
        .\info_counts_reg[udp_baddisconnect]_0 (in_sm_n_53),
        .\info_counts_reg[udp_badreset]_0 (in_sm_n_51),
        .\info_counts_reg[udp_disconnect]_0 (in_sm_n_52),
        .\info_counts_reg[udp_ra_busy]_0 (in_sm_n_59),
        .\info_counts_reg[udp_ra_idp_busy]_0 (in_sm_n_60),
        .\info_counts_reg[udp_ra_idp_busy]_1 (\ram_udp_regidp[stat][hasdata] ),
        .\info_counts_reg[udp_ra_is_otherip]_0 (in_sm_n_56),
        .\info_counts_reg[udp_ra_repeat]_0 (in_sm_n_58),
        .\info_counts_reg[udp_ra_seqplus1]_0 (in_sm_n_57),
        .\info_counts_reg[udp_ra_seqplus1]_1 (\ram_udp_regres[0][stat][hasdata] ),
        .\info_counts_reg[udp_ra_seqplus1]_2 (\ram_udp_regres[1][stat][hasdata] ),
        .\info_counts_reg[udp_regaccess]_0 (in_sm_n_54),
        .\info_counts_reg[udp_regaccess_idp]_0 (in_sm_n_55),
        .\info_counts_reg[udp_reset]_0 (in_sm_n_50),
        .\info_counts_reg[words_div_32]_0 (in_sm_n_27),
        .is_dhcp_xid_hi_reg_0({\dyn_ctrl_stat[dhcp_xid] [31],\dyn_ctrl_stat[dhcp_xid] [9:7],\dyn_ctrl_stat[dhcp_xid] [5]}),
        .is_dhcp_xid_lo_reg_0(dyn_ctrl_n_45),
        .is_dhcp_xid_lo_reg_1(dyn_ctrl_n_39),
        .is_dhcp_xid_lo_reg_2(dyn_ctrl_n_46),
        .is_dyn_offer_ip01_reg_0({\dyn_ctrl_stat[dhcp_offer_ip] [31],\dyn_ctrl_stat[dhcp_offer_ip] [15],\dyn_ctrl_stat[dhcp_offer_ip] [11:9]}),
        .is_dyn_offer_ip23_reg_0(dyn_ctrl_n_54),
        .is_our_mac01_reg_0({is_our_mac01_reg[26:16],is_our_mac01_reg[14:6],is_our_mac01_reg[3:0]}),
        .is_tcp_stat_max_sent16_eq_base_seqno16_reg_0(tcp_ctrl_n_69),
        .is_w_0001_reg_0(is_w_0001_reg),
        .is_w_0001_reg_1(is_w_0001_reg_0),
        .is_w_0001_reg_2(is_w_0001_reg_1),
        .is_w_0001_reg_3(is_w_0001_reg_2),
        .is_w_0001_reg_4(is_w_0001_reg_3),
        .is_w_0001_reg_5(is_w_0001_reg_4),
        .is_w_ge_tcp_stat_base_seqno_lo_reg_0({tcp_ctrl_n_122,tcp_ctrl_n_123,tcp_ctrl_n_124,tcp_ctrl_n_125,tcp_ctrl_n_126,tcp_ctrl_n_127,tcp_ctrl_n_128,tcp_ctrl_n_129}),
        .is_w_le_tcp_stat_max_sent_lo_reg_0(\tcp_ctrl_stat[max_sent] [15:0]),
        .new_packet_prev1_reg_0(new_packet_prev1_reg),
        .\packet_done[done] (\packet_done[done] ),
        .\ram_arp_icmp[prod][set_drop_dly] (\ram_arp_icmp[prod][set_drop_dly] ),
        .\ram_prod_udp_regacc_reg[set_hasdata]_0 (\ram_udp_regacc[prod][set_hasdata] ),
        .\ram_udp_regacc[stat][hasdata] (\ram_udp_regacc[stat][hasdata] ),
        .\ram_udp_regres[0][prod2][set_again] (\ram_udp_regres[0][prod2][set_again] ),
        .\ram_udp_regres[1][prod2][set_again] (\ram_udp_regres[1][prod2][set_again] ),
        .\regacc_aux_info[prod][set_reg_ch] (\regacc_aux_info[prod][set_reg_ch] ),
        .\regacc_aux_info[prod][v][reg_ch] (\regacc_aux_info[prod][v][reg_ch] ),
        .\regacc_aux_info[prod][v][reg_idp] (\regacc_aux_info[prod][v][reg_idp] ),
        .\rgb_led_info1_reg[0] (\rgb_led_info1_reg[5] ),
        .\rgb_led_info1_reg[9] ({D[9:8],D[6],D[4],D[2:0]}),
        .\s_reg[cur_other_ip_port][ip01][15]_0 (\dyn_ctrl_in_stat[offer_serv_ip] ),
        .\s_reg[dyn_offer_ip_port][ip01][15]_0 (\dyn_ctrl_in_stat[offer_ip] ),
        .\s_reg[fill_ram_arp_icmp]_0 (ctrl_ram_arp_icmp_n_1),
        .\s_reg[fill_ram_tcp_template]_0 (tcp_ctrl_n_121),
        .\s_reg[fill_ram_udp_regacc]_0 (\regacc_aux_info[prod][set_end_words] ),
        .\s_reg[off][10]_0 (\regacc_aux_info[prod][v][end_words] ),
        .\s_reg[off][10]_1 (\ram_arp_icmp[prod][set_words] ),
        .\s_reg[seqno_hi_next]_0 (tcp_ctrl_n_131),
        .\s_reg[seqno_hi_same]_0 (tcp_ctrl_n_130),
        .\s_reg[set_regacc_wcksum]_0 (\regacc_aux_info[prod][set_checksum] ),
        .\s_reg[wcksum][16]_0 (\regacc_aux_info[prod][v][checksum] ),
        .\s_stat_reg[base_seqno][16] (eqOp15_in),
        .\s_stat_reg[base_seqno][17] (in_sm_n_193),
        .\s_stat_reg[base_seqno][2] (in_sm_n_215),
        .\s_stat_reg[same_ack][0] (tcp_ctrl_n_186),
        .\shift_reg_reg[0] (\shift_reg_reg[0] ),
        .slow_counter_tick(slow_counter_tick),
        .slow_counter_tick_reg(in_sm_n_218),
        .\state_reg[dhcp_offer_ip][31] (dyn_ctrl_n_3),
        .\state_reg[pending_rarp] (in_sm_n_243),
        .take_rtt_reg_i_2(\tcp_ctrl_stat[rtt_trip] [16]),
        .tc_limit_tcp_window(tc_limit_tcp_window),
        .\tcp_buf_stat[commit_overrun] (\tcp_buf_stat[commit_overrun] ),
        .\tcp_buf_stat[write_overrun] (\tcp_buf_stat[write_overrun] ),
        .\tcp_ctrl_recv[ack_seqno] (\tcp_ctrl_recv[ack_seqno] ),
        .\tcp_ctrl_recv[got_ack] (\tcp_ctrl_recv[got_ack] ),
        .\tcp_ctrl_recv[got_syn] (\tcp_ctrl_recv[got_syn] ),
        .\tcp_ctrl_stat[base_seqno] (\tcp_ctrl_stat[base_seqno] [21:0]),
        .\tcp_ctrl_stat[same_ack] (\tcp_ctrl_stat[same_ack] ),
        .\tcp_recv_reg[got_ack]_0 (in_sm_n_216),
        .\tcp_recv_reg[got_ack]_1 (in_sm_n_219),
        .\tcp_recv_reg[got_ack]_2 (in_sm_n_220),
        .\tcp_recv_reg[got_ack]_3 (in_sm_n_221),
        .\tcp_recv_reg[got_ack]_4 (in_sm_n_223),
        .\tcp_recv_reg[got_syn]_0 (\s_stat[conn_state]__0 ),
        .\tcp_recv_reg[window_len][14]_0 (gtOp),
        .\tcp_recv_reg[window_len][15]_0 (\tcp_ctrl_recv[window_len] ),
        .tcp_reset(tcp_reset),
        .tcp_reset_reg(in_sm_n_222),
        .\w_reg[0]_0 (in_sm_n_194),
        .\w_reg[15]_0 (w),
        .\word_prev1_reg[0]__0_0 (\word_prev1_reg[0]__0_0 ),
        .\word_prev1_reg[10]__0_0 (in_sm_n_197),
        .\word_prev1_reg[10]__0_1 (\word_prev1_reg[10]__0_0 ),
        .\word_prev1_reg[11]__0_0 (\word_prev1_reg[11]__0_0 ),
        .\word_prev1_reg[12]__0_0 (\word_prev1_reg[12]__0 ),
        .\word_prev1_reg[13]__0_0 (\word_prev1_reg[13]__0 ),
        .\word_prev1_reg[14]__0_0 (\word_prev1_reg[14]__0 ),
        .\word_prev1_reg[15]__0_0 (in_sm_n_93),
        .\word_prev1_reg[15]__0_1 (in_sm_n_94),
        .\word_prev1_reg[15]__0_2 (in_sm_n_95),
        .\word_prev1_reg[15]__0_3 (\word_prev1_reg[15]__0 ),
        .\word_prev1_reg[15]__0_4 (in_sm_n_97),
        .\word_prev1_reg[15]__0_5 (in_sm_n_98),
        .\word_prev1_reg[15]__0_6 ({in_sm_n_134,in_sm_n_135,in_sm_n_136,in_sm_n_137,in_sm_n_138,in_sm_n_139,in_sm_n_140,in_sm_n_141}),
        .\word_prev1_reg[15]__0_7 (\word_prev1_reg[15]__0_0 ),
        .\word_prev1_reg[1]__0_0 (\word_prev1_reg[1]__0_0 ),
        .\word_prev1_reg[3]__0_0 (\word_prev1_reg[3]__0_0 ),
        .\word_prev1_reg[4]__0_0 (\word_prev1_reg[4]__0_0 ),
        .\word_prev1_reg[5]__0_0 (\word_prev1_reg[5]__0_0 ),
        .\word_prev1_reg[6]__0_0 (\word_prev1_reg[6]__0_0 ),
        .\word_prev1_reg[7]__0_0 (\word_prev1_reg[7]__0_0 ),
        .\word_prev1_reg[8]__0_0 (\word_prev1_reg[8]__0_0 ),
        .\word_prev1_reg[8]__0_1 (\word_prev1_reg[8]__0_1 ),
        .\word_prev1_reg[9]__0_0 (\word_prev1_reg[9]__0_0 ),
        .\word_prev1_reg[9]__0_1 (\word_prev1_reg[9]__0_1 ));
  top_block_fakernet_top_0_0_fnet_local_reg lclreg
       (.CO(preptcp_n_93),
        .D({lclreg_n_38,lclreg_n_39,lclreg_n_40,lclreg_n_41,lclreg_n_42,lclreg_n_43,lclreg_n_44,lclreg_n_45,lclreg_n_46,lclreg_n_47,lclreg_n_48,lclreg_n_49,lclreg_n_50,lclreg_n_51,lclreg_n_52}),
        .DOUTBDOUT({\dp_ram_counts[port_b][i][rdata] [15],\dp_ram_counts[port_b][i][rdata] [11:10],\dp_ram_counts[port_b][i][rdata] [7:6],\dp_ram_counts[port_b][i][rdata] [4:1]}),
        .E(reset_count0),
        .Q(reg_int_addr),
        .S({lclreg_n_146,lclreg_n_147,lclreg_n_148,lclreg_n_149,lclreg_n_150}),
        .access_done0(access_done0),
        .access_done1_out(access_done1_out),
        .access_done_reg_0(regacc_n_84),
        .\astat[cur_off] (\tcp_state_stat[cur_off] ),
        .\astat[filled] (\tcp_state_stat[filled] ),
        .\astat[unsent] (\tcp_state_stat[unsent] ),
        .chance_ok_reg(\data_gen.test_data_gen_n_82 ),
        .chance_ok_reg_0(\data_gen.test_data_gen_n_81 ),
        .chance_ok_reg_i_2_0({\data_gen.test_data_gen_n_49 ,\data_gen.test_data_gen_n_50 ,\data_gen.test_data_gen_n_51 ,\data_gen.test_data_gen_n_52 ,\data_gen.test_data_gen_n_53 ,\data_gen.test_data_gen_n_54 ,\data_gen.test_data_gen_n_55 ,\data_gen.test_data_gen_n_56 ,\data_gen.test_data_gen_n_57 ,\data_gen.test_data_gen_n_58 ,\data_gen.test_data_gen_n_59 ,\data_gen.test_data_gen_n_60 ,\data_gen.test_data_gen_n_61 ,\data_gen.test_data_gen_n_62 ,\data_gen.test_data_gen_n_63 ,\data_gen.test_data_gen_n_64 ,L_0}),
        .clk_in(clk_in),
        .data_write_reg_i_3_0(commit_len),
        .\dp_ram_counts[port_b][o][rd] (\dp_ram_counts[port_b][o][rd] ),
        .\info_counts[pkt_gen] (\info_counts[pkt_gen] ),
        .\info_counts[udp_idp] (\info_counts[udp_idp] ),
        .is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2(\s_reg[payload_len] ),
        .lcl_datagen_commit(lcl_datagen_commit),
        .lcl_datagen_write(lcl_datagen_write),
        .\mdio_latched_reg[17]_0 (lclreg_n_11),
        .\mdio_req_d_reg[31]_0 ({lclreg_n_157,lclreg_n_158,lclreg_n_159,lclreg_n_160,lclreg_n_161,lclreg_n_162,lclreg_n_163,lclreg_n_164,lclreg_n_165,lclreg_n_166,lclreg_n_167,lclreg_n_168}),
        .mdio_req_reg_0(lclreg_n_12),
        .\out_info[udp] ({\out_info[udp] [0],\out_info[udp] [1]}),
        .ram_reg_bram_0(lclreg_n_112),
        .ram_reg_bram_0_0(lclreg_n_113),
        .ram_reg_bram_0_1(lclreg_n_114),
        .ram_reg_bram_0_2(lclreg_n_115),
        .ram_reg_bram_0_3(lclreg_n_116),
        .ram_reg_bram_0_4(reg_int_cnt),
        .\rawregs_reg[3]_11 (\rawregs_reg[3]_11 ),
        .\rawregs_reg[4][14]_0 (\rawregs_reg[4]_12 ),
        .\rawregs_reg[5][15]_0 (\rawregs_reg[5]_13 ),
        .\rawregs_reg[5][15]_1 ({tcp_ctrl_n_103,tcp_ctrl_n_104,tcp_ctrl_n_105,tcp_ctrl_n_106,tcp_ctrl_n_107,tcp_ctrl_n_108,tcp_ctrl_n_109,tcp_ctrl_n_110,tcp_ctrl_n_111,tcp_ctrl_n_112,tcp_ctrl_n_113,tcp_ctrl_n_114,tcp_ctrl_n_115,tcp_ctrl_n_116,tcp_ctrl_n_117}),
        .\rawregs_reg[8][15]_0 (\rawregs_reg[8]_14 ),
        .\reg_data_rd_reg[12]_0 (regacc_n_32),
        .\reg_data_rd_reg[14]_0 (regacc_n_91),
        .\reg_data_rd_reg[15]_0 (regacc_n_21),
        .\reg_data_rd_reg[15]_1 (regacc_n_33),
        .\reg_data_rd_reg[16]_0 ({regacc_n_85,regacc_n_86}),
        .\reg_data_rd_reg[23]_0 (regacc_n_38),
        .\reg_data_rd_reg[24]_0 (regacc_n_96),
        .\reg_data_rd_reg[25]_0 (regacc_n_95),
        .\reg_data_rd_reg[2]_0 (regacc_n_36),
        .\reg_data_rd_reg[30]_0 (regacc_n_89),
        .\reg_data_rd_reg[30]_1 (regacc_n_90),
        .\reg_data_rd_reg[31]_0 (reg_int_data_rd),
        .\reg_data_rd_reg[31]_1 ({regacc_n_60,regacc_n_61,regacc_n_62,regacc_n_63,regacc_n_64,regacc_n_65,regacc_n_66,regacc_n_67,regacc_n_68,regacc_n_69,regacc_n_70,regacc_n_71,regacc_n_72,regacc_n_73,regacc_n_74,regacc_n_75,regacc_n_76,regacc_n_77,regacc_n_78,regacc_n_79,regacc_n_80,regacc_n_81,regacc_n_82,regacc_n_83}),
        .\reg_data_rd_reg[4]_0 (regacc_n_37),
        .\reg_data_rd_reg[5]_0 (regacc_n_31),
        .\reg_data_rd_reg[9]_0 (regacc_n_34),
        .reg_int_done(reg_int_done),
        .reg_int_read(reg_int_read),
        .reg_read_prev(reg_read_prev),
        .reg_read_prev2(reg_read_prev2),
        .\regacc_pre2_addr_reg[2] (lclreg_n_97),
        .\regacc_pre2_addr_reg[2]_0 (lclreg_n_98),
        .\regacc_pre2_addr_reg[2]_1 (lclreg_n_99),
        .\regacc_pre2_addr_reg[2]_10 (lclreg_n_108),
        .\regacc_pre2_addr_reg[2]_11 (lclreg_n_141),
        .\regacc_pre2_addr_reg[2]_12 (lclreg_n_144),
        .\regacc_pre2_addr_reg[2]_13 (lclreg_n_145),
        .\regacc_pre2_addr_reg[2]_2 (lclreg_n_100),
        .\regacc_pre2_addr_reg[2]_3 (lclreg_n_101),
        .\regacc_pre2_addr_reg[2]_4 (lclreg_n_102),
        .\regacc_pre2_addr_reg[2]_5 (lclreg_n_103),
        .\regacc_pre2_addr_reg[2]_6 (lclreg_n_104),
        .\regacc_pre2_addr_reg[2]_7 (lclreg_n_105),
        .\regacc_pre2_addr_reg[2]_8 (lclreg_n_106),
        .\regacc_pre2_addr_reg[2]_9 (lclreg_n_107),
        .reset_prev(reset_prev),
        .\s_stat_reg[window_sz][15] (gtOp),
        .\s_stat_reg[window_sz][15]_0 (\tcp_ctrl_recv[window_len] ),
        .\tcp_ctrl_stat[base_seqno] (\tcp_ctrl_stat[base_seqno] [0]),
        .tcp_reset(tcp_reset),
        .\testctrl_reg_reg[0][20]_0 ({\testctrl_reg_reg[0]_4 ,tc_limit_tcp_payload}),
        .\testctrl_reg_reg[0][31]_0 (lclreg_n_69),
        .\testctrl_reg_reg[0][31]_1 (regacc_n_92),
        .\testctrl_reg_reg[1][15]_0 (tc_limit_tcp_window),
        .\testctrl_reg_reg[1][31]_0 (\testctrl_reg[1]_16 ),
        .\testctrl_reg_reg[2][0]_0 (lclreg_n_152),
        .\testctrl_reg_reg[2][0]_1 (lclreg_n_153),
        .\testctrl_reg_reg[2][0]_2 (regacc_n_35),
        .\testctrl_reg_reg[2][31]_0 ({\testctrl_reg_reg[2]_6 ,tc_do_lcl_datagen}),
        .\testctrl_reg_reg[3][15]_0 (lclreg_n_140),
        .\testctrl_reg_reg[3][17]_0 (lclreg_n_138),
        .\testctrl_reg_reg[3][18]_0 (lclreg_n_136),
        .\testctrl_reg_reg[3][19]_0 (lclreg_n_133),
        .\testctrl_reg_reg[3][20]_0 (lclreg_n_109),
        .\testctrl_reg_reg[3][22]_0 (lclreg_n_132),
        .\testctrl_reg_reg[3][26]_0 (lclreg_n_130),
        .\testctrl_reg_reg[3][27]_0 (lclreg_n_128),
        .\testctrl_reg_reg[3][31]_0 (tc_lcl_datagen_chance),
        .\testctrl_reg_reg[3][31]_1 (\testctrl_reg[3]_15 ),
        .\testctrl_reg_reg[3][4]_0 (lclreg_n_143),
        .\testctrl_reg_reg[4][31]_0 ({\testctrl_reg_reg[4]_7 [31],\testctrl_reg_reg[4]_7 [20],tc_lcl_datagen_len_mask}),
        .\testctrl_reg_reg[4][31]_1 (\testctrl_reg[4]_2 ),
        .\testctrl_reg_reg[4][6]_0 (leqOp),
        .\testctrl_reg_reg[5][0]_0 (regacc_n_41),
        .\testctrl_reg_reg[5][31]_0 ({\testctrl_reg_reg[5]_8 [31],\testctrl_reg_reg[5]_8 [20],tc_lcl_datagen_mark}),
        .\testctrl_reg_reg[6][31]_0 ({\testctrl_reg_reg[6]_9 [31],\testctrl_reg_reg[6]_9 [20]}),
        .\testctrl_reg_reg[6][31]_1 (reg_int_data_wr),
        .\testctrl_reg_reg[6][31]_2 (\testctrl_reg[6]_0 ),
        .\testctrl_reg_reg[7][15]_0 (lclreg_n_139),
        .\testctrl_reg_reg[7][17]_0 (lclreg_n_137),
        .\testctrl_reg_reg[7][18]_0 (lclreg_n_135),
        .\testctrl_reg_reg[7][19]_0 (lclreg_n_134),
        .\testctrl_reg_reg[7][22]_0 (lclreg_n_131),
        .\testctrl_reg_reg[7][26]_0 (lclreg_n_129),
        .\testctrl_reg_reg[7][27]_0 (lclreg_n_127),
        .\testctrl_reg_reg[7][31]_0 ({\testctrl_reg_reg[7]_10 [31],\testctrl_reg_reg[7]_10 [20]}),
        .\testctrl_reg_reg[7][31]_1 (\testctrl_reg[7]_1 ),
        .\testctrl_reg_reg[7][4]_0 (lclreg_n_142),
        .\to_count_reg[10]_0 (in_sm_n_40),
        .\to_count_reg[11]_0 (in_sm_n_61),
        .\to_count_reg[12]_0 (in_sm_n_39),
        .\to_count_reg[13]_0 (in_sm_n_41),
        .\to_count_reg[14]_0 (in_sm_n_62),
        .\to_count_reg[15]_0 (in_sm_n_48),
        .\to_count_reg[16]_0 (in_sm_n_49),
        .\to_count_reg[17]_0 (in_sm_n_50),
        .\to_count_reg[18]_0 (in_sm_n_51),
        .\to_count_reg[19]_0 (in_sm_n_52),
        .\to_count_reg[1]_0 (in_sm_n_28),
        .\to_count_reg[20]_0 (in_sm_n_53),
        .\to_count_reg[21]_0 (in_sm_n_54),
        .\to_count_reg[22]_0 (in_sm_n_56),
        .\to_count_reg[23]_0 (in_sm_n_57),
        .\to_count_reg[24]_0 (in_sm_n_58),
        .\to_count_reg[25]_0 (in_sm_n_59),
        .\to_count_reg[26]_0 (in_sm_n_25),
        .\to_count_reg[27]_0 (in_sm_n_26),
        .\to_count_reg[2]_0 (in_sm_n_29),
        .\to_count_reg[33]_0 (out_sm_n_7),
        .\to_count_reg[3]_0 (in_sm_n_30),
        .\to_count_reg[43]_0 (out_sm_n_8),
        .\to_count_reg[44]_0 (out_sm_n_9),
        .\to_count_reg[4]_0 (in_sm_n_31),
        .\to_count_reg[58]_0 (in_sm_n_27),
        .\to_count_reg[59]_0 (out_sm_n_10),
        .\to_count_reg[5]_0 (in_sm_n_35),
        .\to_count_reg[60]_0 (in_sm_n_55),
        .\to_count_reg[61]_0 (in_sm_n_60),
        .\to_count_reg[63]_0 (in_sm_n_63),
        .\to_count_reg[64]_0 (in_sm_n_64),
        .\to_count_reg[65]_0 (in_sm_n_74),
        .\to_count_reg[66]_0 (in_sm_n_65),
        .\to_count_reg[67]_0 (in_sm_n_66),
        .\to_count_reg[68]_0 (in_sm_n_33),
        .\to_count_reg[69]_0 (in_sm_n_37),
        .\to_count_reg[6]_0 (in_sm_n_34),
        .\to_count_reg[71]_0 (in_sm_n_46),
        .\to_count_reg[72]_0 (in_sm_n_47),
        .\to_count_reg[73]_0 (in_sm_n_42),
        .\to_count_reg[74]_0 (in_sm_n_43),
        .\to_count_reg[76]_0 (out_sm_n_13),
        .\to_count_reg[77]_0 (in_sm_n_44),
        .\to_count_reg[78]_0 (in_sm_n_45),
        .\to_count_reg[7]_0 (in_sm_n_36),
        .\to_count_reg[8]_0 (in_sm_n_32),
        .\to_count_reg[9]_0 (in_sm_n_38),
        .\ts_info_counts[abort_repeat] (\ts_info_counts[abort_repeat] ),
        .\ts_info_counts[connect] (\ts_info_counts[connect] ),
        .\ts_info_counts[did_keepalive] (\ts_info_counts[did_keepalive] ),
        .\ts_info_counts[did_repeat] (\ts_info_counts[did_repeat] ),
        .\ts_info_counts[got_ack] (\ts_info_counts[got_ack] ),
        .\ts_info_counts[got_meas_rtt] (\ts_info_counts[got_meas_rtt] ),
        .\ts_info_counts[got_syn] (\ts_info_counts[got_syn] ),
        .\ts_info_counts[new_rtt_est] (\ts_info_counts[new_rtt_est] ),
        .\ts_info_counts[same_ack] (\ts_info_counts[same_ack] ),
        .\ts_info_counts[start_meas_rtt] (\ts_info_counts[start_meas_rtt] ),
        .\ts_info_counts[twice_same_ack] (\ts_info_counts[twice_same_ack] ),
        .x_is_s_payload_len_ge_tc_limit_tcp_payload(x_is_s_payload_len_ge_tc_limit_tcp_payload),
        .\xor_state_reg[44] (lclreg_n_154));
  top_block_fakernet_top_0_0_fnet_out_pipeline out_pl
       (.D(out_r_word),
        .E(out_r_taken),
        .clk_in(clk_in),
        .\dp_ram_udp_regres_port_b_o_tmp[0][rd] (\dp_ram_udp_regres_port_b_o_tmp[0][rd] ),
        .\osm_dp_ram_array_porto[6][rd] (\osm_dp_ram_array_porto[6][rd] ),
        .out_ena(out_ena),
        .out_r_ena(out_r_ena),
        .pick_prev(pick_prev),
        .ram_reg_bram_0(out_sm_n_35),
        .ram_reg_bram_0_0(out_sm_n_34),
        .reg1_ena_reg_0(reg1_ena_reg),
        .reg_ena_reg_0(reg_ena_reg),
        .\reg_word_reg[15]_0 (\reg_word_reg[15] ),
        .taken_prev_reg_0(out_pl_n_5));
  top_block_fakernet_top_0_0_fnet_out_state out_sm
       (.D({D[10],D[7],D[5],D[3]}),
        .DOUTBDOUT(\dp_ram_tcp_prep2[1][port_b][i][rdata] ),
        .E(out_r_taken),
        .\FSM_onehot_s[state][9]_i_2_0 (\ram_tcp_prep2[1][stat][words] ),
        .\FSM_onehot_s[state][9]_i_2_1 (\ram_udp_regres[1][stat][words] ),
        .\FSM_onehot_s[state][9]_i_2_2 (\ram_tcp_prep2[0][stat][words] ),
        .\FSM_onehot_s[state][9]_i_5_0 (\ram_udp_regres[0][stat][words] ),
        .\FSM_onehot_s[state][9]_i_5_1 (\ram_udp_regidp[stat][words] ),
        .\FSM_onehot_s[state][9]_i_5_2 (\ram_pkt_gen[stat][words] ),
        .\FSM_onehot_s[state][9]_i_5_3 (\ram_arp_icmp[stat][words] ),
        .\FSM_onehot_s_reg[state][0]_0 (out_sm_n_34),
        .\FSM_onehot_s_reg[state][0]_1 (ctrl_ram_arp_icmp_n_3),
        .\FSM_onehot_s_reg[state][11]_0 (out_sm_n_19),
        .\FSM_onehot_s_reg[state][1]_0 (\ram_udp_regres[1][stat][hasdata] ),
        .O(O),
        .Q(\dp_ram_udp_regres_port_b_o_tmp[1][addr] ),
        .clk_in(clk_in),
        .\cycle_count_reg[21] (\cycle_count_reg[21] ),
        .\cycle_count_reg[21]_0 (\cycle_count_reg[21]_0 ),
        .\cycle_count_reg[21]_1 (\cycle_count_reg[21]_3 ),
        .\cycle_count_reg[21]_2 (\cycle_count_reg[21]_6 ),
        .\dp_ram_udp_regres_port_b_o_tmp[1][rd] (\dp_ram_udp_regres_port_b_o_tmp[1][rd] ),
        .\info_counts[pkt_gen] (\info_counts[pkt_gen] ),
        .\info_counts[udp_idp] (\info_counts[udp_idp] ),
        .\info_counts_reg[arp_icmp]_0 (out_sm_n_7),
        .\info_counts_reg[drop_ntp]_0 (out_sm_n_13),
        .\info_counts_reg[drop_ntp]_1 (ctrl_ram_arp_icmp_n_6),
        .\info_counts_reg[packets]_0 (out_sm_n_9),
        .\info_counts_reg[packets]_1 (out_pl_n_5),
        .\info_counts_reg[tcp]_0 (out_sm_n_8),
        .\info_counts_reg[words_div_32]_0 (out_sm_n_10),
        .next_tcp_prep_reg_0(out_sm_n_11),
        .\osm_dp_ram_array_porto[0][rd] (\osm_dp_ram_array_porto[0][rd] ),
        .\out_info[udp] ({\out_info[udp] [0],\out_info[udp] [1]}),
        .out_r_ena(out_r_ena),
        .\ram_arp_icmp[cons][clear_hasdata] (\ram_arp_icmp[cons][clear_hasdata] ),
        .\ram_arp_icmp[stat][drop_dly] (\ram_arp_icmp[stat][drop_dly] ),
        .\ram_arp_icmp[stat][hasdata] (\ram_arp_icmp[stat][hasdata] ),
        .\ram_cons_array[3][clear_hasdata] (\ram_cons_array[3][clear_hasdata] ),
        .\ram_cons_array[4][clear_hasdata] (\ram_cons_array[4][clear_hasdata] ),
        .\ram_cons_array_reg[1][clear_hasdata]_0 (\ram_pkt_gen[stat][hasdata] ),
        .\ram_cons_array_reg[3][clear_hasdata]_0 (ctrl_ram_pkt_gen_n_1),
        .\ram_cons_array_reg[5][clear_hasdata]_0 (ctrl_ram_udp_regaidp_n_1),
        .ram_reg_bram_0(ctrl_ram_arp_icmp_n_4),
        .\ram_tcp_prep2[0][cons][clear_hasdata] (\ram_tcp_prep2[0][cons][clear_hasdata] ),
        .\ram_tcp_prep2[0][stat][hasdata] (\ram_tcp_prep2[0][stat][hasdata] ),
        .\ram_tcp_prep2[1][cons][clear_hasdata] (\ram_tcp_prep2[1][cons][clear_hasdata] ),
        .\ram_tcp_prep2[1][stat][hasdata] (\ram_tcp_prep2[1][stat][hasdata] ),
        .\rgb_led_info1_reg[5] (\rgb_led_info1_reg[5] ),
        .\s_reg[get_data][15]_0 (\dp_ram_udp_regres[1][port_b][i][rdata] ),
        .\s_reg[get_data][15]_1 (\dp_ram_tcp_prep2[0][port_b][i][rdata] ),
        .\s_reg[get_data][15]_2 (\dp_ram_udp_regres[0][port_b][i][rdata] ),
        .\s_reg[get_data][15]_3 (\dp_ram_udp_regidp[port_b][i][rdata] ),
        .\s_reg[get_data][15]_4 (\dp_ram_pkt_gen[port_b][i][rdata] ),
        .\s_reg[get_data][15]_5 (\dp_ram_arp_icmp[port_b][i][rdata] ),
        .\s_reg[wdata][15]_0 (out_r_word),
        .\s_reg[wr_idx][1]_0 (\ram_udp_regidp[stat][hasdata] ),
        .\s_reg[wr_idx][1]_1 (\ram_udp_regres[0][stat][hasdata] ),
        .\s_reg[wr_idx][2]_0 ({\a[wr_idx] [2],\a[wr_idx] [0]}),
        .\s_reg[wr_onehot][1]_0 (out_sm_n_17),
        .\s_stat_reg[hasdata] (out_sm_n_35),
        .taken_prev_reg(out_sm_n_16),
        .taken_prev_reg_0(out_sm_n_18));
  top_block_fakernet_top_0_0_fnet_packet_gen pkt_gen
       (.ADDRARDADDR(\dp_ram_pkt_gen[port_a][o][addr] ),
        .DINADIN(\dp_ram_pkt_gen[port_a][o][wdata] ),
        .E(\ram_pkt_gen[prod][set_hasdata] ),
        .Q(\cmd_p1_reg[18] ),
        .WEA(\dp_ram_pkt_gen[port_a][o][wr] ),
        .active_p0_reg_0(pkt_gen_n_0),
        .active_p0_reg_1(pkt_gen_n_1),
        .active_p0_reg_2(pkt_gen_n_10),
        .active_p0_reg_3(dyn_ctrl_n_84),
        .clk_in(clk_in),
        .\cmd_p2_reg[7]_0 (\cmd_p2_reg[7] ),
        .\cmdi_p0_reg[0]_0 (cmdi_p0_reg_rep),
        .\cmdi_p0_reg[0]_1 (dyn_ctrl_n_55),
        .\cmdi_p0_reg[0]_2 (dyn_ctrl_n_58),
        .\cmdi_p0_reg[2]_0 (dyn_ctrl_n_62),
        .\cmdi_p0_reg[7]_0 (dyn_ctrl_n_61),
        .\dyn_ctrl_gen_stat[gen_dhcp_disc] (\dyn_ctrl_gen_stat[gen_dhcp_disc] ),
        .\dyn_ctrl_gen_stat[gen_dhcp_req] (\dyn_ctrl_gen_stat[gen_dhcp_req] ),
        .\dyn_ctrl_gen_stat[gen_rarp] (\dyn_ctrl_gen_stat[gen_rarp] ),
        .\dyn_ctrl_stat[pending_dhcp_disc] (\dyn_ctrl_stat[pending_dhcp_disc] ),
        .\dyn_ctrl_stat[pending_dhcp_req] (\dyn_ctrl_stat[pending_dhcp_req] ),
        .\dyn_ctrl_stat[pending_rarp] (\dyn_ctrl_stat[pending_rarp] ),
        .\dyn_gen_stat_reg[gen_dhcp_disc]_0 (\ram_pkt_gen[stat][hasdata] ),
        .\dyn_gen_stat_reg[gen_dhcp_req]_0 (dyn_ctrl_n_59),
        .\mux_value_p2_reg[0]_0 (dyn_ctrl_n_83),
        .\mux_value_p2_reg[10]_0 (\mux_value_p2_reg[10] ),
        .\mux_value_p2_reg[10]_1 (dyn_ctrl_n_72),
        .\mux_value_p2_reg[11]_0 (\mux_value_p2_reg[11] ),
        .\mux_value_p2_reg[11]_1 (dyn_ctrl_n_71),
        .\mux_value_p2_reg[12]_0 (\mux_value_p2_reg[12] ),
        .\mux_value_p2_reg[12]_1 (dyn_ctrl_n_70),
        .\mux_value_p2_reg[13]_0 (\mux_value_p2_reg[13] ),
        .\mux_value_p2_reg[13]_1 (dyn_ctrl_n_69),
        .\mux_value_p2_reg[14]_0 (\mux_value_p2_reg[14] ),
        .\mux_value_p2_reg[14]_1 (dyn_ctrl_n_68),
        .\mux_value_p2_reg[15]_0 (\mux_value_p2_reg[15] ),
        .\mux_value_p2_reg[15]_1 (dyn_ctrl_n_63),
        .\mux_value_p2_reg[1]_0 (dyn_ctrl_n_82),
        .\mux_value_p2_reg[2]_0 (dyn_ctrl_n_81),
        .\mux_value_p2_reg[3]_0 ({is_our_mac01_reg[20:17],is_our_mac01_reg[15:14],is_our_mac01_reg[9:4]}),
        .\mux_value_p2_reg[3]_1 (dyn_ctrl_n_80),
        .\mux_value_p2_reg[3]_2 (dyn_ctrl_n_79),
        .\mux_value_p2_reg[4]_0 (dyn_ctrl_n_78),
        .\mux_value_p2_reg[4]_1 (\mux_value_p2_reg[4] ),
        .\mux_value_p2_reg[5]_0 (\mux_value_p2_reg[5] ),
        .\mux_value_p2_reg[5]_1 (dyn_ctrl_n_77),
        .\mux_value_p2_reg[6]_0 (dyn_ctrl_n_76),
        .\mux_value_p2_reg[6]_1 (\mux_value_p2_reg[6] ),
        .\mux_value_p2_reg[7]_0 (dyn_ctrl_n_75),
        .\mux_value_p2_reg[7]_1 (\mux_value_p2_reg[7] ),
        .\mux_value_p2_reg[8]_0 (dyn_ctrl_n_74),
        .\mux_value_p2_reg[9]_0 ({\dyn_ctrl_stat[dhcp_offer_serv_ip] [25],\dyn_ctrl_stat[dhcp_offer_serv_ip] [17],\dyn_ctrl_stat[dhcp_offer_serv_ip] [9],\dyn_ctrl_stat[dhcp_offer_serv_ip] [1]}),
        .\mux_value_p2_reg[9]_1 (dyn_ctrl_n_73),
        .\offset_p1_reg[9]_0 (\ram_pkt_gen[prod][set_words] ),
        .reset_offset_p0_reg_0(dyn_ctrl_n_60));
  top_block_fakernet_top_0_0_fnet_tcp_prepare preptcp
       (.ADDRBWRADDR(\dp_ram_tcp_template[port_b][o][addr] ),
        .CO(preptcp_n_93),
        .D(xx_window_left),
        .DOUTBDOUT(\dp_ram_tcp_template[port_b][i][rdata] ),
        .E(preptcp_n_32),
        .\FSM_onehot_s_reg[state][0]_0 (tcp_ctrl_n_188),
        .Q({\a[done] ,preptcp_n_2,preptcp_n_3,preptcp_n_4,\a[reset] }),
        .S(preptcp_n_21),
        .WEA(\dp_ram_tcp_prep2[0][port_a][o][wr] ),
        .\actual_wdata[1]_i_4_0 ({\tcp_ctrl_stat[max_sent] [16:15],\tcp_ctrl_stat[max_sent] [13],\tcp_ctrl_stat[max_sent] [11:7],\tcp_ctrl_stat[max_sent] [1]}),
        .\actual_wdata_reg[0]_0 (tcp_ctrl_n_206),
        .\actual_wdata_reg[0]_1 (tcp_ctrl_n_214),
        .\actual_wdata_reg[12]_0 (tcp_ctrl_n_212),
        .\actual_wdata_reg[14]_0 (tcp_ctrl_n_213),
        .\actual_wdata_reg[15]_0 (\dp_ram_tcp_prep2[0][port_a][o][wdata] ),
        .\actual_wdata_reg[2]_0 (tcp_ctrl_n_207),
        .\actual_wdata_reg[3]_0 (tcp_ctrl_n_208),
        .\actual_wdata_reg[4]_0 (tcp_ctrl_n_209),
        .\actual_wdata_reg[5]_0 (tcp_ctrl_n_210),
        .\actual_wdata_reg[6]_0 (tcp_ctrl_n_132),
        .\actual_wdata_reg[6]_1 (tcp_ctrl_n_211),
        .\actual_woff_reg[10]_0 (\dp_ram_tcp_prep2[0][port_a][o][addr] ),
        .actual_wr_reg_0(\dp_ram_tcp_prep2[1][port_a][o][wr] ),
        .already_sent_over_2k_reg_0(tcp_ctrl_n_187),
        .\already_sent_reg[10]_0 ({tcp_ctrl_n_232,tcp_ctrl_n_233,tcp_ctrl_n_234,tcp_ctrl_n_235,tcp_ctrl_n_236,tcp_ctrl_n_237,tcp_ctrl_n_238,tcp_ctrl_n_239,tcp_ctrl_n_240,tcp_ctrl_n_241,tcp_ctrl_n_242}),
        .\astat[cur_off] (\tcp_state_stat[cur_off] [0]),
        .\astat[unsent] (\tcp_state_stat[unsent] ),
        .clk_in(clk_in),
        .cur_tcp_prep(cur_tcp_prep),
        .cur_tcp_prep_reg_0(\ram_tcp_prep2[1][prod][set_hasdata] ),
        .\data_port_b_addr_reg[11]_0 (preptcp_n_64),
        .\data_port_b_addr_reg[12]_0 (data_port_b_addr),
        .\data_port_b_addr_reg[12]_1 (preptcp_n_59),
        .\data_port_b_addr_reg[12]_2 (preptcp_n_63),
        .\data_port_b_addr_reg[12]_3 (preptcp_n_65),
        .data_port_b_rd(data_port_b_rd),
        .data_port_b_rd_reg_0(preptcp_n_42),
        .data_port_b_rd_reg_1(preptcp_n_58),
        .data_port_b_rd_reg_2(preptcp_n_60),
        .data_port_b_rd_reg_3(preptcp_n_61),
        .data_port_b_rd_reg_4(preptcp_n_62),
        .data_port_b_rd_reg_5(preptcp_n_66),
        .\dp_ram_tcp_template[port_b][o][rd] (\dp_ram_tcp_template[port_b][o][rd] ),
        .in61(in61),
        .\info_counts_reg[did_keepalive] (\stat[conn_state] ),
        .is_s_payload_len_ge_tc_limit_tcp_payload_reg_0({lclreg_n_146,lclreg_n_147,lclreg_n_148,lclreg_n_149,lclreg_n_150}),
        .\off_reg[10]_0 (\ram_tcp_prep2[0][prod][set_words] ),
        .\packet_done[done] (\packet_done[done] ),
        .\packet_done[keepalive] (\packet_done[keepalive] ),
        .\packet_done[payload_limited] (\packet_done[payload_limited] ),
        .\packet_done[repeated] (\packet_done[repeated] ),
        .\packet_req[discard_cur_prepare] (\packet_req[discard_cur_prepare] ),
        .\packet_req[send_data] (\packet_req[send_data] ),
        .\packet_req[send_keepalive] (\packet_req[send_keepalive] ),
        .\packet_req[send_repeat] (\packet_req[send_repeat] ),
        .\packet_req[send_small] (\packet_req[send_small] ),
        .\packet_req[send_syn] (\packet_req[send_syn] ),
        .\ram_tcp_prep2[0][stat][hasdata] (\ram_tcp_prep2[0][stat][hasdata] ),
        .\ram_tcp_prep2[1][stat][hasdata] (\ram_tcp_prep2[1][stat][hasdata] ),
        .\rtt_count_meas_reg[2] (tcp_ctrl_n_56),
        .\s_reg[cur_address][16]_0 (\packet_done[cur_address] ),
        .\s_reg[cur_address][16]_1 ({tcp_ctrl_n_189,tcp_ctrl_n_190,tcp_ctrl_n_191,tcp_ctrl_n_192,tcp_ctrl_n_193,tcp_ctrl_n_194,tcp_ctrl_n_195,tcp_ctrl_n_196,tcp_ctrl_n_197,tcp_ctrl_n_198,tcp_ctrl_n_199,tcp_ctrl_n_200,tcp_ctrl_n_201,tcp_ctrl_n_202,tcp_ctrl_n_203,tcp_ctrl_n_204,tcp_ctrl_n_205}),
        .\s_reg[drd_rdata][31]_0 (read_data_pipeline),
        .\s_reg[keepalive]_0 (preptcp_n_56),
        .\s_reg[keepalive]_1 (preptcp_n_69),
        .\s_reg[payload_len][0]_0 (ctrl_ram_tcp_prep1_n_0),
        .\s_reg[payload_len][10]_0 (\s_reg[payload_len] ),
        .\s_reg[payload_len][10]_1 (tc_limit_tcp_payload),
        .\s_reg[repeat]_0 (preptcp_n_68),
        .\s_reg[repeat]_1 (preptcp_n_90),
        .\s_reg[repeat]_2 (preptcp_n_92),
        .\s_stat[max_sent] (\s_stat[max_sent] ),
        .slow_counter_tick(slow_counter_tick),
        .slow_counter_tick_reg(preptcp_n_67),
        .\tcp_ctrl_stat[base_seqno] ({\tcp_ctrl_stat[base_seqno] [31:15],\tcp_ctrl_stat[base_seqno] [13],\tcp_ctrl_stat[base_seqno] [11:7],\tcp_ctrl_stat[base_seqno] [1]}),
        .\tcp_state_stat[base_seqno_hi_plus_1] ({\tcp_state_stat[base_seqno_hi_plus_1] [15:7],\tcp_state_stat[base_seqno_hi_plus_1] [5:2]}),
        .x_is_s_payload_len_ge_tc_limit_tcp_payload(x_is_s_payload_len_ge_tc_limit_tcp_payload));
  top_block_fakernet_top_0_0_fnet_regaccess regacc
       (.ADDRBWRADDR(\dp_ram_udp_regacc[port_b][o][addr] ),
        .D(reg_int_data_rd),
        .DOUTBDOUT(\dp_ram_udp_regacc[port_b][i][rdata] ),
        .E(\ram_udp_regidp[prod][set_hasdata] ),
        .\FSM_sequential_s[state][1]_i_5__0_0 (ctrl_regacc_aux_n_15),
        .\FSM_sequential_s_reg[state][0]_0 (ctrl_regacc_aux_n_2),
        .\FSM_sequential_s_reg[state][1]_0 (regacc_n_43),
        .\FSM_sequential_s_reg[state][1]_1 (\regacc_aux_info[stat][end_words] ),
        .Q(\dp_ram_udp_regres_port_a_o_tmp[1][wdata] ),
        .SS(\ram_udp_regacc[cons][clear_hasdata] ),
        .\a[off_store] (\a[off_store] ),
        .access_done0(access_done0),
        .access_done1_out(access_done1_out),
        .\actual_woff_reg[10]_0 (\dp_ram_udp_regres_port_a_o_tmp[1][addr] ),
        .actual_wr(actual_wr),
        .clk_in(clk_in),
        .\dp_ram_counts[port_b][o][rd] (\dp_ram_counts[port_b][o][rd] ),
        .\dp_ram_udp_regacc[port_b][o][rd] (\dp_ram_udp_regacc[port_b][o][rd] ),
        .\mdio_req_d_reg[18] (lclreg_n_12),
        .\off_reg[3]_0 ({regacc_n_45,regacc_n_46,regacc_n_47}),
        .\ram_udp_regacc[stat][hasdata] (\ram_udp_regacc[stat][hasdata] ),
        .\rawregs_reg[3]_11 ({\rawregs_reg[3]_11 [12],\rawregs_reg[3]_11 [3],\rawregs_reg[3]_11 [0]}),
        .\reg_data_rd[0]_i_2_0 (\rawregs_reg[4]_12 [0]),
        .\reg_data_rd[10]_i_3_0 (tcp_ctrl_n_156),
        .\reg_data_rd[10]_i_3_1 (tcp_ctrl_n_155),
        .\reg_data_rd[11]_i_3_0 (tcp_ctrl_n_153),
        .\reg_data_rd[11]_i_3_1 (tcp_ctrl_n_154),
        .\reg_data_rd[11]_i_5_0 (\tcp_ctrl_stat[rtt_est] ),
        .\reg_data_rd[16]_i_4_0 ({\tcp_ctrl_stat[rtt_trip] [16:15],\tcp_ctrl_stat[rtt_trip] [0]}),
        .\reg_data_rd[16]_i_4_1 ({\tcp_ctrl_stat[max_sent] [16:15],\tcp_ctrl_stat[max_sent] [12],\tcp_ctrl_stat[max_sent] [3]}),
        .\reg_data_rd[20]_i_4_0 (\testctrl_reg_reg[0]_4 ),
        .\reg_data_rd[20]_i_4_1 (lclreg_n_109),
        .\reg_data_rd[31]_i_14_0 ({\testctrl_reg_reg[6]_9 [31],\testctrl_reg_reg[6]_9 [20]}),
        .\reg_data_rd[31]_i_14_1 ({\testctrl_reg_reg[7]_10 [31],\testctrl_reg_reg[7]_10 [20]}),
        .\reg_data_rd[31]_i_8_0 (\testctrl_reg_reg[2]_6 ),
        .\reg_data_rd[31]_i_8_1 (lclreg_n_69),
        .\reg_data_rd[31]_i_8_2 ({\testctrl_reg_reg[5]_8 [31],\testctrl_reg_reg[5]_8 [20]}),
        .\reg_data_rd[31]_i_8_3 ({\testctrl_reg_reg[4]_7 [31],\testctrl_reg_reg[4]_7 [20]}),
        .\reg_data_rd[3]_i_2_0 (tcp_ctrl_n_168),
        .\reg_data_rd[6]_i_2_0 (tcp_ctrl_n_163),
        .\reg_data_rd[6]_i_2_1 (tcp_ctrl_n_164),
        .\reg_data_rd[8]_i_2_0 (tcp_ctrl_n_159),
        .\reg_data_rd[8]_i_2_1 (tcp_ctrl_n_160),
        .\reg_data_rd_reg[0] (tcp_ctrl_n_184),
        .\reg_data_rd_reg[0]_0 (tcp_ctrl_n_185),
        .\reg_data_rd_reg[0]_1 (lclreg_n_98),
        .\reg_data_rd_reg[10] (lclreg_n_114),
        .\reg_data_rd_reg[11] (lclreg_n_115),
        .\reg_data_rd_reg[12] (lclreg_n_102),
        .\reg_data_rd_reg[12]_0 (tcp_ctrl_n_152),
        .\reg_data_rd_reg[13] (tcp_ctrl_n_151),
        .\reg_data_rd_reg[13]_0 (lclreg_n_103),
        .\reg_data_rd_reg[14] (lclreg_n_116),
        .\reg_data_rd_reg[14]_0 (tcp_ctrl_n_149),
        .\reg_data_rd_reg[15] (\rawregs_reg[8]_14 [15:2]),
        .\reg_data_rd_reg[15]_0 (\rawregs_reg[5]_13 [15]),
        .\reg_data_rd_reg[15]_1 (\tcp_ctrl_stat[window_sz] ),
        .\reg_data_rd_reg[15]_2 (lclreg_n_139),
        .\reg_data_rd_reg[15]_3 (lclreg_n_140),
        .\reg_data_rd_reg[16] (lclreg_n_104),
        .\reg_data_rd_reg[17] (lclreg_n_11),
        .\reg_data_rd_reg[17]_0 (lclreg_n_137),
        .\reg_data_rd_reg[17]_1 (lclreg_n_138),
        .\reg_data_rd_reg[18] (lclreg_n_135),
        .\reg_data_rd_reg[18]_0 (lclreg_n_136),
        .\reg_data_rd_reg[19] (lclreg_n_133),
        .\reg_data_rd_reg[19]_0 (lclreg_n_134),
        .\reg_data_rd_reg[1] (tcp_ctrl_n_182),
        .\reg_data_rd_reg[1]_0 (tcp_ctrl_n_171),
        .\reg_data_rd_reg[1]_1 (tcp_ctrl_n_183),
        .\reg_data_rd_reg[1]_2 (lclreg_n_145),
        .\reg_data_rd_reg[21] (lclreg_n_105),
        .\reg_data_rd_reg[22] (lclreg_n_131),
        .\reg_data_rd_reg[22]_0 (lclreg_n_132),
        .\reg_data_rd_reg[23] (lclreg_n_97),
        .\reg_data_rd_reg[26] (lclreg_n_129),
        .\reg_data_rd_reg[26]_0 (lclreg_n_130),
        .\reg_data_rd_reg[27] (lclreg_n_127),
        .\reg_data_rd_reg[27]_0 (lclreg_n_128),
        .\reg_data_rd_reg[28] (lclreg_n_106),
        .\reg_data_rd_reg[29] (lclreg_n_107),
        .\reg_data_rd_reg[2] (lclreg_n_99),
        .\reg_data_rd_reg[2]_0 (tcp_ctrl_n_170),
        .\reg_data_rd_reg[2]_1 (tcp_ctrl_n_169),
        .\reg_data_rd_reg[30] (lclreg_n_108),
        .\reg_data_rd_reg[31] ({in_sm_n_302,in_sm_n_303,in_sm_n_304,in_sm_n_305,in_sm_n_306,in_sm_n_307,in_sm_n_308,in_sm_n_309,in_sm_n_310,in_sm_n_311,in_sm_n_312,in_sm_n_313,in_sm_n_314,in_sm_n_315,in_sm_n_316,in_sm_n_317,in_sm_n_318,in_sm_n_319,in_sm_n_320,in_sm_n_321,in_sm_n_322,in_sm_n_323,in_sm_n_324,in_sm_n_325,in_sm_n_326,in_sm_n_327,in_sm_n_328,in_sm_n_329,in_sm_n_330,in_sm_n_331}),
        .\reg_data_rd_reg[31]_0 ({lclreg_n_157,lclreg_n_158,lclreg_n_159,lclreg_n_160,lclreg_n_161,lclreg_n_162,lclreg_n_163,lclreg_n_164,lclreg_n_165,lclreg_n_166,lclreg_n_167,lclreg_n_168}),
        .\reg_data_rd_reg[31]_1 ({\dp_ram_counts[port_b][i][rdata] [15],\dp_ram_counts[port_b][i][rdata] [11:10],\dp_ram_counts[port_b][i][rdata] [7:6],\dp_ram_counts[port_b][i][rdata] [4:1]}),
        .\reg_data_rd_reg[3] (lclreg_n_144),
        .\reg_data_rd_reg[4] (tcp_ctrl_n_167),
        .\reg_data_rd_reg[4]_0 (tcp_ctrl_n_166),
        .\reg_data_rd_reg[4]_1 (lclreg_n_142),
        .\reg_data_rd_reg[4]_2 (lclreg_n_143),
        .\reg_data_rd_reg[5] (lclreg_n_100),
        .\reg_data_rd_reg[5]_0 (tcp_ctrl_n_165),
        .\reg_data_rd_reg[6] (lclreg_n_112),
        .\reg_data_rd_reg[7] (tcp_ctrl_n_162),
        .\reg_data_rd_reg[7]_0 (tcp_ctrl_n_161),
        .\reg_data_rd_reg[7]_1 (lclreg_n_141),
        .\reg_data_rd_reg[8] (lclreg_n_113),
        .\reg_data_rd_reg[9] (lclreg_n_101),
        .\reg_data_rd_reg[9]_0 (tcp_ctrl_n_157),
        .\reg_data_rd_reg[9]_1 (tcp_ctrl_n_158),
        .reg_int_done(reg_int_done),
        .reg_int_read(reg_int_read),
        .reg_read_prev(reg_read_prev),
        .reg_read_prev2(reg_read_prev2),
        .regacc_addr_o(regacc_addr_o),
        .\regacc_aux_info[stat][reg_idp] (\regacc_aux_info[stat][reg_idp] ),
        .regacc_data_rd_i(regacc_data_rd_i),
        .regacc_data_wr_o(regacc_data_wr_o),
        .regacc_done_i(regacc_done_i),
        .regacc_int_read_reg_0(regacc_n_21),
        .regacc_int_read_reg_1(regacc_n_34),
        .regacc_int_read_reg_2(regacc_n_38),
        .regacc_int_read_reg_3({regacc_n_60,regacc_n_61,regacc_n_62,regacc_n_63,regacc_n_64,regacc_n_65,regacc_n_66,regacc_n_67,regacc_n_68,regacc_n_69,regacc_n_70,regacc_n_71,regacc_n_72,regacc_n_73,regacc_n_74,regacc_n_75,regacc_n_76,regacc_n_77,regacc_n_78,regacc_n_79,regacc_n_80,regacc_n_81,regacc_n_82,regacc_n_83}),
        .regacc_int_read_reg_4(regacc_n_84),
        .regacc_int_read_reg_5({regacc_n_85,regacc_n_86}),
        .regacc_int_read_reg_6(regacc_n_90),
        .regacc_int_read_reg_7(regacc_n_95),
        .regacc_int_read_reg_8(regacc_n_96),
        .\regacc_pre2_addr_reg[0]_0 (regacc_n_37),
        .\regacc_pre2_addr_reg[11]_0 (regacc_n_89),
        .\regacc_pre2_addr_reg[11]_1 (regacc_n_91),
        .\regacc_pre2_addr_reg[1]_0 (regacc_n_32),
        .\regacc_pre2_addr_reg[1]_1 (\testctrl_reg[1]_16 ),
        .\regacc_pre2_addr_reg[2]_0 (regacc_n_33),
        .\regacc_pre2_addr_reg[2]_1 (regacc_n_35),
        .\regacc_pre2_addr_reg[2]_2 (regacc_n_36),
        .\regacc_pre2_addr_reg[2]_3 (\testctrl_reg[6]_0 ),
        .\regacc_pre2_addr_reg[2]_4 (\testctrl_reg[7]_1 ),
        .\regacc_pre2_addr_reg[2]_5 (regacc_n_41),
        .\regacc_pre2_addr_reg[2]_6 (\testctrl_reg[4]_2 ),
        .\regacc_pre2_addr_reg[2]_7 (regacc_n_92),
        .\regacc_pre2_addr_reg[2]_8 (\testctrl_reg[3]_15 ),
        .\regacc_pre2_addr_reg[3]_0 (regacc_n_31),
        .\regacc_pre2_addr_reg[8]_0 (reg_int_addr),
        .\regacc_pre2_cnt_reg[0]_0 (reg_int_cnt),
        .\regacc_pre2_data_wr_reg[31]_0 (reg_int_data_wr),
        .regacc_read_o(regacc_read_o),
        .regacc_write_o(regacc_write_o),
        .\s_reg[wcksum][16]_0 (\regacc_aux_info[stat][checksum] ),
        .\tcp_ctrl_stat[base_seqno] ({\tcp_ctrl_stat[base_seqno] [31:15],\tcp_ctrl_stat[base_seqno] [12],\tcp_ctrl_stat[base_seqno] [3]}));
  top_block_fakernet_top_0_0_fnet_tcp_buffer tcp_buffer
       (.D({\data_gen.test_data_gen_n_3 ,\data_gen.test_data_gen_n_4 ,\data_gen.test_data_gen_n_5 ,\data_gen.test_data_gen_n_6 ,\data_gen.test_data_gen_n_7 ,\data_gen.test_data_gen_n_8 }),
        .Q(\tcp_buf_stat[base_fill] ),
        .S(tcp_ctrl_n_246),
        .WEA(tcp_buffer_n_29),
        .\astat[filled] (\tcp_state_stat[filled] ),
        .clk_in(clk_in),
        .\data_port_a_addr_reg[11]_0 (tcp_buffer_n_35),
        .\data_port_a_addr_reg[12]_0 (data_port_a_addr),
        .\data_port_a_addr_reg[12]_1 (tcp_buffer_n_30),
        .\data_port_a_addr_reg[12]_2 (tcp_buffer_n_34),
        .\data_port_a_addr_reg[12]_3 (tcp_buffer_n_36),
        .\data_port_a_wdata_reg[31]_0 (data_port_a_wdata),
        .data_port_a_wr(data_port_a_wr),
        .data_port_a_wr_reg_0(tcp_buffer_n_15),
        .data_port_a_wr_reg_1(tcp_buffer_n_31),
        .data_port_a_wr_reg_2(tcp_buffer_n_32),
        .data_port_a_wr_reg_3(tcp_buffer_n_33),
        .data_port_a_wr_reg_4(tcp_buffer_n_37),
        .data_pre_commit_reg_0(lclreg_n_153),
        .\data_pre_offset_reg[7]_0 ({\data_gen.test_data_gen_n_9 ,\data_gen.test_data_gen_n_10 ,\data_gen.test_data_gen_n_11 ,\data_gen.test_data_gen_n_12 ,\data_gen.test_data_gen_n_13 ,\data_gen.test_data_gen_n_14 ,\data_gen.test_data_gen_n_15 ,\data_gen.test_data_gen_n_16 }),
        .\data_pre_word_reg[31]_0 ({\data_gen.test_data_gen_n_17 ,\data_gen.test_data_gen_n_18 ,\data_gen.test_data_gen_n_19 ,\data_gen.test_data_gen_n_20 ,\data_gen.test_data_gen_n_21 ,\data_gen.test_data_gen_n_22 ,\data_gen.test_data_gen_n_23 ,\data_gen.test_data_gen_n_24 ,\data_gen.test_data_gen_n_25 ,\data_gen.test_data_gen_n_26 ,\data_gen.test_data_gen_n_27 ,\data_gen.test_data_gen_n_28 ,\data_gen.test_data_gen_n_29 ,\data_gen.test_data_gen_n_30 ,\data_gen.test_data_gen_n_31 ,\data_gen.test_data_gen_n_32 ,\data_gen.test_data_gen_n_33 ,\data_gen.test_data_gen_n_34 ,\data_gen.test_data_gen_n_35 ,\data_gen.test_data_gen_n_36 ,\data_gen.test_data_gen_n_37 ,\data_gen.test_data_gen_n_38 ,\data_gen.test_data_gen_n_39 ,\data_gen.test_data_gen_n_40 ,\data_gen.test_data_gen_n_41 ,\data_gen.test_data_gen_n_42 ,\data_gen.test_data_gen_n_43 ,\data_gen.test_data_gen_n_44 ,\data_gen.test_data_gen_n_45 ,\data_gen.test_data_gen_n_46 ,\data_gen.test_data_gen_n_47 ,\data_gen.test_data_gen_n_48 }),
        .data_pre_write_reg_0(lclreg_n_152),
        .data_pst_free0(data_pst_free0),
        .data_pst_free30(data_pst_free30),
        .\rawregs_reg[3][8] (tcp_ctrl_n_245),
        .\tcp_buf_stat[commit_overrun] (\tcp_buf_stat[commit_overrun] ),
        .\tcp_buf_stat[write_overrun] (\tcp_buf_stat[write_overrun] ),
        .\tcp_ctrl_stat[base_seqno] (\tcp_ctrl_stat[base_seqno] [14:2]),
        .tcp_reset(tcp_reset),
        .user_data_free(user_data_free));
  top_block_fakernet_top_0_0_fnet_tcp_control tcp_ctrl
       (.CO(leqOp_1),
        .D({L,\word_prev1_reg[11]__0 ,\word_prev1_reg[10]__0 ,\word_prev1_reg[9]__0 ,\word_prev1_reg[8]__0 ,\word_prev1_reg[7]__0 ,\word_prev1_reg[6]__0 ,\word_prev1_reg[5]__0 ,\word_prev1_reg[4]__0 ,\word_prev1_reg[3]__0 ,\word_prev1_reg[2] ,\word_prev1_reg[1]__0 ,\word_prev1_reg[0]__0 }),
        .E(in_sm_n_221),
        .\FSM_onehot_s_reg[state][37] ({tcp_ctrl_n_189,tcp_ctrl_n_190,tcp_ctrl_n_191,tcp_ctrl_n_192,tcp_ctrl_n_193,tcp_ctrl_n_194,tcp_ctrl_n_195,tcp_ctrl_n_196,tcp_ctrl_n_197,tcp_ctrl_n_198,tcp_ctrl_n_199,tcp_ctrl_n_200,tcp_ctrl_n_201,tcp_ctrl_n_202,tcp_ctrl_n_203,tcp_ctrl_n_204,tcp_ctrl_n_205}),
        .\FSM_sequential_s_stat_reg[conn_state][0]_0 (\s_stat[conn_state]__0 ),
        .\FSM_sequential_s_stat_reg[conn_state][1]_0 (tcp_ctrl_n_48),
        .\FSM_sequential_s_stat_reg[conn_state][1]_1 (tcp_ctrl_n_121),
        .Q(\stat[conn_state] ),
        .S(in_sm_n_99),
        .\astat[cur_off] (\tcp_state_stat[cur_off] ),
        .\astat[filled] (\tcp_state_stat[filled] ),
        .\astat[unsent] (\tcp_state_stat[unsent] ),
        .\base_fill_reg[13] ({tcp_ctrl_n_103,tcp_ctrl_n_104,tcp_ctrl_n_105,tcp_ctrl_n_106,tcp_ctrl_n_107,tcp_ctrl_n_108,tcp_ctrl_n_109,tcp_ctrl_n_110,tcp_ctrl_n_111,tcp_ctrl_n_112,tcp_ctrl_n_113,tcp_ctrl_n_114,tcp_ctrl_n_115,tcp_ctrl_n_116,tcp_ctrl_n_117}),
        .clk_in(clk_in),
        .cur_tcp_prep(cur_tcp_prep),
        .data_pst_free0(data_pst_free0),
        .data_pst_free30(data_pst_free30),
        .data_pst_free_reg(tc_do_lcl_datagen),
        .in61(in61),
        .\info_counts_reg[abort_repeat]_0 (in_sm_n_223),
        .\info_counts_reg[b_ip0123][0] (tcp_ctrl_n_185),
        .\info_counts_reg[b_ip0123][1] (tcp_ctrl_n_171),
        .\info_counts_reg[did_keepalive]_0 (preptcp_n_69),
        .\info_counts_reg[did_repeat]_0 (preptcp_n_68),
        .\info_counts_reg[same_ack]_0 (in_sm_n_220),
        .\info_counts_reg[twice_same_ack]_0 (in_sm_n_219),
        .is_w_le_tcp_stat_max_sent_lo_reg({in_sm_n_134,in_sm_n_135,in_sm_n_136,in_sm_n_137,in_sm_n_138,in_sm_n_139,in_sm_n_140,in_sm_n_141}),
        .meas_rtt_reg_0(tcp_ctrl_n_56),
        .\need_keepalive_reg[1]_0 (\info_counts_reg[timeout_tick] ),
        .need_repeat_reg_0(tcp_ctrl_n_57),
        .\packet_done[done] (\packet_done[done] ),
        .\packet_done[keepalive] (\packet_done[keepalive] ),
        .\packet_done[payload_limited] (\packet_done[payload_limited] ),
        .\packet_done[repeated] (\packet_done[repeated] ),
        .\packet_req[discard_cur_prepare] (\packet_req[discard_cur_prepare] ),
        .\packet_req[send_data] (\packet_req[send_data] ),
        .\packet_req[send_keepalive] (\packet_req[send_keepalive] ),
        .\packet_req[send_repeat] (\packet_req[send_repeat] ),
        .\packet_req[send_small] (\packet_req[send_small] ),
        .\packet_req[send_syn] (\packet_req[send_syn] ),
        .\packet_req_reg[discard_cur_prepare]_0 (eqOp15_in),
        .\packet_req_reg[send_data]_0 (\packet_req_reg[send_data] ),
        .\packet_req_reg[send_syn]_0 (tcp_ctrl_n_188),
        .\ram_tcp_prep2[0][stat][hasdata] (\ram_tcp_prep2[0][stat][hasdata] ),
        .\ram_tcp_prep2[1][stat][hasdata] (\ram_tcp_prep2[1][stat][hasdata] ),
        .\rawregs_reg[3][0] (tcp_ctrl_n_184),
        .\rawregs_reg[3][10] (tcp_ctrl_n_155),
        .\rawregs_reg[3][11] (tcp_ctrl_n_154),
        .\rawregs_reg[3][1] (tcp_ctrl_n_183),
        .\rawregs_reg[3][2] (tcp_ctrl_n_169),
        .\rawregs_reg[3][4] (tcp_ctrl_n_167),
        .\rawregs_reg[3][6] (tcp_ctrl_n_163),
        .\rawregs_reg[3][7] (tcp_ctrl_n_161),
        .\rawregs_reg[3][8] (tcp_ctrl_n_159),
        .\rawregs_reg[3][9] (tcp_ctrl_n_157),
        .\rawregs_reg[3]_11 ({\rawregs_reg[3]_11 [14:13],\rawregs_reg[3]_11 [11:4],\rawregs_reg[3]_11 [2:0]}),
        .\rawregs_reg[4][14] (\tcp_buf_stat[base_fill] ),
        .\reg_data_rd[1]_i_2 ({in_sm_n_332,in_sm_n_333}),
        .\reg_data_rd[1]_i_2_0 (\rawregs_reg[8]_14 [1:0]),
        .\reg_data_rd_reg[14]_i_7_0 (\rawregs_reg[5]_13 [14:1]),
        .\reg_data_rd_reg[14]_i_7_1 (\rawregs_reg[4]_12 [14:1]),
        .\reg_data_rd_reg[5] (reg_int_addr[2:0]),
        .\regacc_pre2_addr_reg[2] (tcp_ctrl_n_149),
        .\regacc_pre2_addr_reg[2]_0 (tcp_ctrl_n_151),
        .\regacc_pre2_addr_reg[2]_1 (tcp_ctrl_n_165),
        .\rtt_count_meas_reg[2]_0 (preptcp_n_56),
        .\rtt_counter_reg[12]_0 (in_sm_n_218),
        .\rtt_small_counter_reg[10]_0 (preptcp_n_67),
        .\s_reg[cur_address][0] ({preptcp_n_2,preptcp_n_3,preptcp_n_4,\a[reset] }),
        .\s_reg[repeat] (tcp_ctrl_n_214),
        .\s_reg[seqno_hi_next] (in_sm_n_194),
        .\s_reg[seqno_hi_same] (in_sm_n_193),
        .\s_reg[seqno_hi_same]_0 (w),
        .\s_stat[max_sent] (\s_stat[max_sent] ),
        .\s_stat_reg[base_seqno][0]_0 (tcp_ctrl_n_245),
        .\s_stat_reg[base_seqno][12]_0 (tcp_ctrl_n_212),
        .\s_stat_reg[base_seqno][14]_0 (tcp_ctrl_n_213),
        .\s_stat_reg[base_seqno][15]_0 ({tcp_ctrl_n_122,tcp_ctrl_n_123,tcp_ctrl_n_124,tcp_ctrl_n_125,tcp_ctrl_n_126,tcp_ctrl_n_127,tcp_ctrl_n_128,tcp_ctrl_n_129}),
        .\s_stat_reg[base_seqno][16]_0 (tcp_ctrl_n_186),
        .\s_stat_reg[base_seqno][16]_1 (tcp_ctrl_n_206),
        .\s_stat_reg[base_seqno][1]_0 (tcp_ctrl_n_246),
        .\s_stat_reg[base_seqno][21]_0 (tcp_ctrl_n_132),
        .\s_stat_reg[base_seqno][28]_0 (in_sm_n_222),
        .\s_stat_reg[base_seqno][29]_0 ({\tcp_state_stat[base_seqno_hi_plus_1] [15:7],\tcp_state_stat[base_seqno_hi_plus_1] [5:2]}),
        .\s_stat_reg[base_seqno][2]_0 (tcp_ctrl_n_207),
        .\s_stat_reg[base_seqno][2]_1 (in_sm_n_215),
        .\s_stat_reg[base_seqno][3]_0 (tcp_ctrl_n_208),
        .\s_stat_reg[base_seqno][4]_0 (tcp_ctrl_n_209),
        .\s_stat_reg[base_seqno][5]_0 (tcp_ctrl_n_210),
        .\s_stat_reg[base_seqno][6]_0 (tcp_ctrl_n_211),
        .\s_stat_reg[max_sent][15]_0 (tcp_ctrl_n_187),
        .\s_stat_reg[max_sent][15]_1 ({tcp_ctrl_n_232,tcp_ctrl_n_233,tcp_ctrl_n_234,tcp_ctrl_n_235,tcp_ctrl_n_236,tcp_ctrl_n_237,tcp_ctrl_n_238,tcp_ctrl_n_239,tcp_ctrl_n_240,tcp_ctrl_n_241,tcp_ctrl_n_242}),
        .\s_stat_reg[max_sent][16]_0 (tcp_ctrl_n_69),
        .\s_stat_reg[max_sent][16]_1 (\tcp_ctrl_stat[max_sent] ),
        .\s_stat_reg[max_sent][16]_2 (\packet_done[cur_address] ),
        .\s_stat_reg[rtt_est][11]_0 (\tcp_ctrl_stat[rtt_est] ),
        .\s_stat_reg[rtt_trip][10]_0 (tcp_ctrl_n_156),
        .\s_stat_reg[rtt_trip][11]_0 (tcp_ctrl_n_153),
        .\s_stat_reg[rtt_trip][12]_0 (tcp_ctrl_n_152),
        .\s_stat_reg[rtt_trip][16]_0 ({\tcp_ctrl_stat[rtt_trip] [16:15],\tcp_ctrl_stat[rtt_trip] [0]}),
        .\s_stat_reg[rtt_trip][1]_0 (tcp_ctrl_n_182),
        .\s_stat_reg[rtt_trip][2]_0 (tcp_ctrl_n_170),
        .\s_stat_reg[rtt_trip][3]_0 (tcp_ctrl_n_168),
        .\s_stat_reg[rtt_trip][4]_0 (tcp_ctrl_n_166),
        .\s_stat_reg[rtt_trip][6]_0 (tcp_ctrl_n_164),
        .\s_stat_reg[rtt_trip][7]_0 (tcp_ctrl_n_162),
        .\s_stat_reg[rtt_trip][8]_0 (tcp_ctrl_n_160),
        .\s_stat_reg[rtt_trip][9]_0 (tcp_ctrl_n_158),
        .\s_stat_reg[same_ack][0]_0 (in_sm_n_216),
        .\s_stat_reg[window_sz][15]_0 (\tcp_ctrl_stat[window_sz] ),
        .\s_stat_reg[window_sz][15]_1 (xx_window_left),
        .\s_stat_reg[window_sz][15]_2 ({lclreg_n_38,lclreg_n_39,lclreg_n_40,lclreg_n_41,lclreg_n_42,lclreg_n_43,lclreg_n_44,lclreg_n_45,lclreg_n_46,lclreg_n_47,lclreg_n_48,lclreg_n_49,lclreg_n_50,lclreg_n_51,lclreg_n_52}),
        .slow_counter_tick(slow_counter_tick),
        .\tcp_ctrl_recv[ack_seqno] (\tcp_ctrl_recv[ack_seqno] ),
        .\tcp_ctrl_recv[got_ack] (\tcp_ctrl_recv[got_ack] ),
        .\tcp_ctrl_recv[got_syn] (\tcp_ctrl_recv[got_syn] ),
        .\tcp_ctrl_stat[base_seqno] (\tcp_ctrl_stat[base_seqno] ),
        .\tcp_ctrl_stat[same_ack] (\tcp_ctrl_stat[same_ack] ),
        .tcp_reset(tcp_reset),
        .\ts_info_counts[abort_repeat] (\ts_info_counts[abort_repeat] ),
        .\ts_info_counts[connect] (\ts_info_counts[connect] ),
        .\ts_info_counts[did_keepalive] (\ts_info_counts[did_keepalive] ),
        .\ts_info_counts[did_repeat] (\ts_info_counts[did_repeat] ),
        .\ts_info_counts[got_ack] (\ts_info_counts[got_ack] ),
        .\ts_info_counts[got_meas_rtt] (\ts_info_counts[got_meas_rtt] ),
        .\ts_info_counts[got_syn] (\ts_info_counts[got_syn] ),
        .\ts_info_counts[new_rtt_est] (\ts_info_counts[new_rtt_est] ),
        .\ts_info_counts[same_ack] (\ts_info_counts[same_ack] ),
        .\ts_info_counts[start_meas_rtt] (\ts_info_counts[start_meas_rtt] ),
        .\ts_info_counts[twice_same_ack] (\ts_info_counts[twice_same_ack] ),
        .\w_reg[15] (tcp_ctrl_n_130),
        .\w_reg[15]_0 (tcp_ctrl_n_131),
        .\x_window_left_reg[16] (preptcp_n_92),
        .\x_window_left_reg[7] (preptcp_n_90),
        .\x_window_left_reg[7]_0 (preptcp_n_21));
endmodule

(* ORIG_REF_NAME = "fakernet_top" *) 
module top_block_fakernet_top_0_0_fakernet_top
   (regacc_write_o,
    regacc_read_o,
    tcp_reset,
    regacc_addr_o,
    regacc_data_wr_o,
    user_data_free,
    eth_rstn,
    led,
    led_r,
    led_g,
    led_b,
    eth_tx_en,
    eth_txd,
    clk_in,
    clk25_in,
    eth_rx_clk,
    eth_tx_clk,
    regacc_done_i,
    regacc_data_rd_i,
    ja2,
    eth_rx_dv,
    eth_rxd);
  output regacc_write_o;
  output regacc_read_o;
  output tcp_reset;
  output [24:0]regacc_addr_o;
  output [31:0]regacc_data_wr_o;
  output user_data_free;
  output eth_rstn;
  output [2:0]led;
  output [3:0]led_r;
  output [3:0]led_g;
  output [2:0]led_b;
  output eth_tx_en;
  output [7:0]eth_txd;
  input clk_in;
  input clk25_in;
  input eth_rx_clk;
  input eth_tx_clk;
  input regacc_done_i;
  input [31:0]regacc_data_rd_i;
  input ja2;
  input eth_rx_dv;
  input [7:0]eth_rxd;

  wire clk25_in;
  wire clk_in;
  wire eth_rstn;
  wire eth_rx_clk;
  wire eth_rx_dv;
  wire [7:0]eth_rxd;
  wire eth_tx_clk;
  wire eth_tx_en;
  wire [7:0]eth_txd;
  wire in_got_word;
  wire in_new_packet;
  wire [2:2]in_word;
  wire ja2;
  wire [2:0]led;
  wire [2:0]led_b;
  wire [3:0]led_g;
  wire [3:0]led_r;
  wire out_ena_17;
  wire out_taken;
  wire [15:0]out_word;
  wire [24:0]regacc_addr_o;
  wire [31:0]regacc_data_rd_i;
  wire [31:0]regacc_data_wr_o;
  wire regacc_done_i;
  wire regacc_read_o;
  wire regacc_write_o;
  wire [16:16]\rx_fifo/fifo_out ;
  wire \rx_fifo/fifo_out_has ;
  wire rx_n_0;
  wire rx_n_1;
  wire rx_n_10;
  wire rx_n_11;
  wire rx_n_12;
  wire rx_n_13;
  wire rx_n_14;
  wire rx_n_2;
  wire rx_n_3;
  wire rx_n_4;
  wire rx_n_5;
  wire rx_n_6;
  wire rx_n_7;
  wire rx_n_8;
  wire rx_n_9;
  wire tcp_reset;
  wire user_data_free;

  top_block_fakernet_top_0_0_efnet_gmii_mii_rx rx
       (.E(in_new_packet),
        .Q({\rx_fifo/fifo_out ,in_word}),
        .clk_in(clk_in),
        .clk_in_0(rx_n_0),
        .clk_in_1(rx_n_1),
        .clk_in_10(rx_n_10),
        .clk_in_11(rx_n_11),
        .clk_in_12(rx_n_12),
        .clk_in_13(rx_n_13),
        .clk_in_14(rx_n_14),
        .clk_in_2(rx_n_2),
        .clk_in_3(rx_n_3),
        .clk_in_4(rx_n_4),
        .clk_in_5(rx_n_5),
        .clk_in_6(rx_n_6),
        .clk_in_7(rx_n_7),
        .clk_in_8(rx_n_8),
        .clk_in_9(rx_n_9),
        .eth_rx_clk(eth_rx_clk),
        .eth_rx_dv(eth_rx_dv),
        .eth_rxd(eth_rxd),
        .fifo_out_has(\rx_fifo/fifo_out_has ),
        .in_got_word(in_got_word));
  top_block_fakernet_top_0_0_efb_common_top t
       (.E(in_new_packet),
        .Q({\rx_fifo/fifo_out ,in_word}),
        .clk25_in(clk25_in),
        .clk_in(clk_in),
        .eth_rstn(eth_rstn),
        .fifo_out_has(\rx_fifo/fifo_out_has ),
        .in_got_word(in_got_word),
        .ja2(ja2),
        .led(led),
        .led_b(led_b),
        .led_g(led_g),
        .led_r(led_r),
        .out_ena(out_ena_17),
        .reg_ena_reg(out_taken),
        .\reg_word_reg[15] (out_word),
        .regacc_addr_o(regacc_addr_o),
        .regacc_data_rd_i(regacc_data_rd_i),
        .regacc_data_wr_o(regacc_data_wr_o),
        .regacc_done_i(regacc_done_i),
        .regacc_read_o(regacc_read_o),
        .regacc_write_o(regacc_write_o),
        .tcp_reset(tcp_reset),
        .user_data_free(user_data_free),
        .\word_prev1_reg[0]__0 (rx_n_14),
        .\word_prev1_reg[10]__0 (rx_n_5),
        .\word_prev1_reg[11]__0 (rx_n_4),
        .\word_prev1_reg[12]__0 (rx_n_3),
        .\word_prev1_reg[13]__0 (rx_n_2),
        .\word_prev1_reg[14]__0 (rx_n_1),
        .\word_prev1_reg[15]__0 (rx_n_0),
        .\word_prev1_reg[1]__0 (rx_n_13),
        .\word_prev1_reg[3]__0 (rx_n_12),
        .\word_prev1_reg[4]__0 (rx_n_11),
        .\word_prev1_reg[5]__0 (rx_n_10),
        .\word_prev1_reg[6]__0 (rx_n_9),
        .\word_prev1_reg[7]__0 (rx_n_8),
        .\word_prev1_reg[8]__0 (rx_n_7),
        .\word_prev1_reg[9]__0 (rx_n_6));
  top_block_fakernet_top_0_0_efnet_gmii_mii_tx tx
       (.clk_in(clk_in),
        .eth_tx_clk(eth_tx_clk),
        .eth_tx_en(eth_tx_en),
        .eth_txd(eth_txd),
        .\output_b_r_reg[15] (out_word),
        .\output_b_r_reg[15]_0 (out_ena_17),
        .\wr_ptr_a_reg[4] (out_taken));
endmodule

(* ORIG_REF_NAME = "fnet_async_fifo" *) 
module top_block_fakernet_top_0_0_fnet_async_fifo
   (clk_in_0,
    clk_in_1,
    clk_in_2,
    clk_in_3,
    clk_in_4,
    clk_in_5,
    clk_in_6,
    clk_in_7,
    clk_in_8,
    clk_in_9,
    clk_in_10,
    clk_in_11,
    clk_in_12,
    clk_in_13,
    clk_in_14,
    fifo_out_has,
    in_got_word,
    \output_b_reg[16]_0 ,
    E,
    clk_in,
    eth_rx_clk,
    Q,
    DIB,
    in_fifo_got_word);
  output clk_in_0;
  output clk_in_1;
  output clk_in_2;
  output clk_in_3;
  output clk_in_4;
  output clk_in_5;
  output clk_in_6;
  output clk_in_7;
  output clk_in_8;
  output clk_in_9;
  output clk_in_10;
  output clk_in_11;
  output clk_in_12;
  output clk_in_13;
  output clk_in_14;
  output fifo_out_has;
  output in_got_word;
  output [1:0]\output_b_reg[16]_0 ;
  output [0:0]E;
  input clk_in;
  input eth_rx_clk;
  input [15:0]Q;
  input [0:0]DIB;
  input in_fifo_got_word;

  wire [0:0]DIB;
  wire [0:0]E;
  wire [15:0]Q;
  wire clk_in;
  wire clk_in_0;
  wire clk_in_1;
  wire clk_in_10;
  wire clk_in_11;
  wire clk_in_12;
  wire clk_in_13;
  wire clk_in_14;
  wire clk_in_2;
  wire clk_in_3;
  wire clk_in_4;
  wire clk_in_5;
  wire clk_in_6;
  wire clk_in_7;
  wire clk_in_8;
  wire clk_in_9;
  wire eth_rx_clk;
  wire fifo_out_has;
  wire has_items_b;
  wire in_fifo_got_word;
  wire in_got_word;
  wire [2:2]minusOp0_out;
  wire out_has_b_i_2_n_0;
  wire out_has_b_i_3_n_0;
  wire out_has_b_i_4_n_0;
  wire [16:10]output_b_r;
  wire [16:0]output_b_r0;
  wire [1:0]\output_b_reg[16]_0 ;
  wire p_0_in1_in;
  wire p_0_in6_in;
  wire p_1_in;
  wire p_1_in8_in;
  wire [4:0]plusOp__3;
  wire ram_reg_0_15_0_13_i_1_n_0;
  wire ram_reg_0_15_0_13_i_2__0_n_0;
  wire ram_reg_0_15_0_13_i_3__0_n_0;
  wire ram_reg_0_15_0_13_i_4__0_n_0;
  wire ram_reg_0_15_0_13_i_5_n_0;
  wire ram_reg_0_15_0_13_i_6_n_0;
  wire ram_reg_0_15_0_13_i_7_n_0;
  wire [4:0]rd_ptr_a;
  wire \rd_ptr_b[4]_i_1__0_n_0 ;
  wire [3:0]rd_ptr_b_reg;
  wire [4:4]rd_ptr_b_reg__0;
  wire [3:0]rd_ptr_bin_a;
  wire rd_ptr_bin_a_4;
  wire [4:0]rd_ptr_gr0_a;
  wire \rd_ptr_gr_a_reg_n_0_[0] ;
  wire \rd_ptr_gr_a_reg_n_0_[3] ;
  wire [4:0]rd_ptr_gr_b;
  wire [3:0]rd_ptr_gr_b0;
  wire \wr_ptr_a_reg_n_0_[0] ;
  wire \wr_ptr_a_reg_n_0_[1] ;
  wire \wr_ptr_a_reg_n_0_[2] ;
  wire \wr_ptr_a_reg_n_0_[3] ;
  wire \wr_ptr_a_reg_n_0_[4] ;
  wire [4:0]wr_ptr_b;
  wire [3:0]wr_ptr_bin_b;
  wire wr_ptr_bin_b_4;
  wire [4:0]wr_ptr_gr0_b;
  wire [4:0]wr_ptr_gr_a;
  wire [3:0]wr_ptr_gr_a0;
  wire \wr_ptr_gr_b_reg_n_0_[0] ;
  wire \wr_ptr_gr_b_reg_n_0_[3] ;
  wire [1:0]NLW_ram_reg_0_15_0_13_DOH_UNCONNECTED;
  wire [1:1]NLW_ram_reg_0_15_14_16_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_15_14_16_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_15_14_16_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    got_word_prev1_i_1
       (.I0(fifo_out_has),
        .I1(\output_b_reg[16]_0 [1]),
        .O(in_got_word));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    new_packet_prev1_i_1
       (.I0(fifo_out_has),
        .I1(\output_b_reg[16]_0 [1]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFBFBEF)) 
    out_has_b_i_1
       (.I0(out_has_b_i_2_n_0),
        .I1(out_has_b_i_3_n_0),
        .I2(rd_ptr_b_reg[3]),
        .I3(wr_ptr_b[3]),
        .I4(out_has_b_i_4_n_0),
        .I5(minusOp0_out),
        .O(has_items_b));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    out_has_b_i_2
       (.I0(wr_ptr_b[1]),
        .I1(rd_ptr_b_reg[1]),
        .I2(rd_ptr_b_reg[0]),
        .I3(wr_ptr_b[0]),
        .O(out_has_b_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h9)) 
    out_has_b_i_3
       (.I0(wr_ptr_b[4]),
        .I1(rd_ptr_b_reg__0),
        .O(out_has_b_i_3_n_0));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    out_has_b_i_4
       (.I0(rd_ptr_b_reg[2]),
        .I1(wr_ptr_b[2]),
        .I2(wr_ptr_b[0]),
        .I3(rd_ptr_b_reg[0]),
        .I4(wr_ptr_b[1]),
        .I5(rd_ptr_b_reg[1]),
        .O(out_has_b_i_4_n_0));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    out_has_b_i_5
       (.I0(wr_ptr_b[0]),
        .I1(rd_ptr_b_reg[0]),
        .I2(wr_ptr_b[1]),
        .I3(rd_ptr_b_reg[1]),
        .I4(rd_ptr_b_reg[2]),
        .I5(wr_ptr_b[2]),
        .O(minusOp0_out));
  FDRE #(
    .INIT(1'b0)) 
    out_has_b_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(has_items_b),
        .Q(fifo_out_has),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_r_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(output_b_r0[10]),
        .Q(output_b_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_r_reg[16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(output_b_r0[16]),
        .Q(output_b_r[16]),
        .R(1'b0));
  (* srl_bus_name = "\inst/rx/rx_fifo/fifo/output_b_reg " *) 
  (* srl_name = "\inst/rx/rx_fifo/fifo/output_b_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \output_b_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in),
        .D(output_b_r0[0]),
        .Q(clk_in_7));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(output_b_r[10]),
        .Q(\output_b_reg[16]_0 [0]),
        .R(1'b0));
  (* srl_bus_name = "\inst/rx/rx_fifo/fifo/output_b_reg " *) 
  (* srl_name = "\inst/rx/rx_fifo/fifo/output_b_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \output_b_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in),
        .D(output_b_r0[11]),
        .Q(clk_in_12));
  (* srl_bus_name = "\inst/rx/rx_fifo/fifo/output_b_reg " *) 
  (* srl_name = "\inst/rx/rx_fifo/fifo/output_b_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \output_b_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in),
        .D(output_b_r0[12]),
        .Q(clk_in_11));
  (* srl_bus_name = "\inst/rx/rx_fifo/fifo/output_b_reg " *) 
  (* srl_name = "\inst/rx/rx_fifo/fifo/output_b_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \output_b_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in),
        .D(output_b_r0[13]),
        .Q(clk_in_10));
  (* srl_bus_name = "\inst/rx/rx_fifo/fifo/output_b_reg " *) 
  (* srl_name = "\inst/rx/rx_fifo/fifo/output_b_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \output_b_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in),
        .D(output_b_r0[14]),
        .Q(clk_in_9));
  (* srl_bus_name = "\inst/rx/rx_fifo/fifo/output_b_reg " *) 
  (* srl_name = "\inst/rx/rx_fifo/fifo/output_b_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \output_b_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in),
        .D(output_b_r0[15]),
        .Q(clk_in_8));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_reg[16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(output_b_r[16]),
        .Q(\output_b_reg[16]_0 [1]),
        .R(1'b0));
  (* srl_bus_name = "\inst/rx/rx_fifo/fifo/output_b_reg " *) 
  (* srl_name = "\inst/rx/rx_fifo/fifo/output_b_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \output_b_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in),
        .D(output_b_r0[1]),
        .Q(clk_in_6));
  (* srl_bus_name = "\inst/rx/rx_fifo/fifo/output_b_reg " *) 
  (* srl_name = "\inst/rx/rx_fifo/fifo/output_b_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \output_b_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in),
        .D(output_b_r0[2]),
        .Q(clk_in_5));
  (* srl_bus_name = "\inst/rx/rx_fifo/fifo/output_b_reg " *) 
  (* srl_name = "\inst/rx/rx_fifo/fifo/output_b_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \output_b_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in),
        .D(output_b_r0[3]),
        .Q(clk_in_4));
  (* srl_bus_name = "\inst/rx/rx_fifo/fifo/output_b_reg " *) 
  (* srl_name = "\inst/rx/rx_fifo/fifo/output_b_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \output_b_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in),
        .D(output_b_r0[4]),
        .Q(clk_in_3));
  (* srl_bus_name = "\inst/rx/rx_fifo/fifo/output_b_reg " *) 
  (* srl_name = "\inst/rx/rx_fifo/fifo/output_b_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \output_b_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in),
        .D(output_b_r0[5]),
        .Q(clk_in_2));
  (* srl_bus_name = "\inst/rx/rx_fifo/fifo/output_b_reg " *) 
  (* srl_name = "\inst/rx/rx_fifo/fifo/output_b_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \output_b_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in),
        .D(output_b_r0[6]),
        .Q(clk_in_1));
  (* srl_bus_name = "\inst/rx/rx_fifo/fifo/output_b_reg " *) 
  (* srl_name = "\inst/rx/rx_fifo/fifo/output_b_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \output_b_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in),
        .D(output_b_r0[7]),
        .Q(clk_in_0));
  (* srl_bus_name = "\inst/rx/rx_fifo/fifo/output_b_reg " *) 
  (* srl_name = "\inst/rx/rx_fifo/fifo/output_b_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \output_b_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in),
        .D(output_b_r0[8]),
        .Q(clk_in_14));
  (* srl_bus_name = "\inst/rx/rx_fifo/fifo/output_b_reg " *) 
  (* srl_name = "\inst/rx/rx_fifo/fifo/output_b_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \output_b_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in),
        .D(output_b_r0[9]),
        .Q(clk_in_13));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "272" *) 
  (* RTL_RAM_NAME = "inst/rx/rx_fifo/fifo/ram_reg_0_15_0_13" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    ram_reg_0_15_0_13
       (.ADDRA({1'b0,ram_reg_0_15_0_13_i_2__0_n_0,ram_reg_0_15_0_13_i_3__0_n_0,ram_reg_0_15_0_13_i_4__0_n_0,ram_reg_0_15_0_13_i_5_n_0}),
        .ADDRB({1'b0,ram_reg_0_15_0_13_i_2__0_n_0,ram_reg_0_15_0_13_i_3__0_n_0,ram_reg_0_15_0_13_i_4__0_n_0,ram_reg_0_15_0_13_i_5_n_0}),
        .ADDRC({1'b0,ram_reg_0_15_0_13_i_2__0_n_0,ram_reg_0_15_0_13_i_3__0_n_0,ram_reg_0_15_0_13_i_4__0_n_0,ram_reg_0_15_0_13_i_5_n_0}),
        .ADDRD({1'b0,ram_reg_0_15_0_13_i_2__0_n_0,ram_reg_0_15_0_13_i_3__0_n_0,ram_reg_0_15_0_13_i_4__0_n_0,ram_reg_0_15_0_13_i_5_n_0}),
        .ADDRE({1'b0,ram_reg_0_15_0_13_i_2__0_n_0,ram_reg_0_15_0_13_i_3__0_n_0,ram_reg_0_15_0_13_i_4__0_n_0,ram_reg_0_15_0_13_i_5_n_0}),
        .ADDRF({1'b0,ram_reg_0_15_0_13_i_2__0_n_0,ram_reg_0_15_0_13_i_3__0_n_0,ram_reg_0_15_0_13_i_4__0_n_0,ram_reg_0_15_0_13_i_5_n_0}),
        .ADDRG({1'b0,ram_reg_0_15_0_13_i_2__0_n_0,ram_reg_0_15_0_13_i_3__0_n_0,ram_reg_0_15_0_13_i_4__0_n_0,ram_reg_0_15_0_13_i_5_n_0}),
        .ADDRH({1'b0,\wr_ptr_a_reg_n_0_[3] ,\wr_ptr_a_reg_n_0_[2] ,\wr_ptr_a_reg_n_0_[1] ,\wr_ptr_a_reg_n_0_[0] }),
        .DIA(Q[1:0]),
        .DIB(Q[3:2]),
        .DIC(Q[5:4]),
        .DID(Q[7:6]),
        .DIE(Q[9:8]),
        .DIF(Q[11:10]),
        .DIG(Q[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(output_b_r0[1:0]),
        .DOB(output_b_r0[3:2]),
        .DOC(output_b_r0[5:4]),
        .DOD(output_b_r0[7:6]),
        .DOE(output_b_r0[9:8]),
        .DOF(output_b_r0[11:10]),
        .DOG(output_b_r0[13:12]),
        .DOH(NLW_ram_reg_0_15_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(eth_rx_clk),
        .WE(ram_reg_0_15_0_13_i_1_n_0));
  LUT6 #(
    .INIT(64'hE0E00EE00EE00E0E)) 
    ram_reg_0_15_0_13_i_1
       (.I0(DIB),
        .I1(in_fifo_got_word),
        .I2(ram_reg_0_15_0_13_i_6_n_0),
        .I3(rd_ptr_a[3]),
        .I4(\wr_ptr_a_reg_n_0_[3] ),
        .I5(ram_reg_0_15_0_13_i_7_n_0),
        .O(ram_reg_0_15_0_13_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    ram_reg_0_15_0_13_i_2__0
       (.I0(has_items_b),
        .I1(rd_ptr_b_reg[0]),
        .I2(rd_ptr_b_reg[1]),
        .I3(rd_ptr_b_reg[2]),
        .I4(rd_ptr_b_reg[3]),
        .O(ram_reg_0_15_0_13_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    ram_reg_0_15_0_13_i_3__0
       (.I0(has_items_b),
        .I1(rd_ptr_b_reg[0]),
        .I2(rd_ptr_b_reg[1]),
        .I3(rd_ptr_b_reg[2]),
        .O(ram_reg_0_15_0_13_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    ram_reg_0_15_0_13_i_4__0
       (.I0(has_items_b),
        .I1(rd_ptr_b_reg[0]),
        .I2(rd_ptr_b_reg[1]),
        .O(ram_reg_0_15_0_13_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_15_0_13_i_5
       (.I0(rd_ptr_b_reg[0]),
        .I1(has_items_b),
        .O(ram_reg_0_15_0_13_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_15_0_13_i_6
       (.I0(\wr_ptr_a_reg_n_0_[4] ),
        .I1(rd_ptr_a[4]),
        .O(ram_reg_0_15_0_13_i_6_n_0));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    ram_reg_0_15_0_13_i_7
       (.I0(rd_ptr_a[2]),
        .I1(\wr_ptr_a_reg_n_0_[2] ),
        .I2(\wr_ptr_a_reg_n_0_[0] ),
        .I3(rd_ptr_a[0]),
        .I4(\wr_ptr_a_reg_n_0_[1] ),
        .I5(rd_ptr_a[1]),
        .O(ram_reg_0_15_0_13_i_7_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "272" *) 
  (* RTL_RAM_NAME = "inst/rx/rx_fifo/fifo/ram_reg_0_15_14_16" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "16" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000)) 
    ram_reg_0_15_14_16
       (.ADDRA({1'b0,ram_reg_0_15_0_13_i_2__0_n_0,ram_reg_0_15_0_13_i_3__0_n_0,ram_reg_0_15_0_13_i_4__0_n_0,ram_reg_0_15_0_13_i_5_n_0}),
        .ADDRB({1'b0,ram_reg_0_15_0_13_i_2__0_n_0,ram_reg_0_15_0_13_i_3__0_n_0,ram_reg_0_15_0_13_i_4__0_n_0,ram_reg_0_15_0_13_i_5_n_0}),
        .ADDRC({1'b0,ram_reg_0_15_0_13_i_2__0_n_0,ram_reg_0_15_0_13_i_3__0_n_0,ram_reg_0_15_0_13_i_4__0_n_0,ram_reg_0_15_0_13_i_5_n_0}),
        .ADDRD({1'b0,\wr_ptr_a_reg_n_0_[3] ,\wr_ptr_a_reg_n_0_[2] ,\wr_ptr_a_reg_n_0_[1] ,\wr_ptr_a_reg_n_0_[0] }),
        .DIA(Q[15:14]),
        .DIB({1'b0,DIB}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(output_b_r0[15:14]),
        .DOB({NLW_ram_reg_0_15_14_16_DOB_UNCONNECTED[1],output_b_r0[16]}),
        .DOC(NLW_ram_reg_0_15_14_16_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_15_14_16_DOD_UNCONNECTED[1:0]),
        .WCLK(eth_rx_clk),
        .WE(ram_reg_0_15_0_13_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \rd_ptr_a[0]_i_1 
       (.I0(\rd_ptr_gr_a_reg_n_0_[0] ),
        .I1(p_0_in6_in),
        .I2(rd_ptr_bin_a_4),
        .I3(\rd_ptr_gr_a_reg_n_0_[3] ),
        .I4(p_1_in8_in),
        .O(rd_ptr_bin_a[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rd_ptr_a[1]_i_1 
       (.I0(p_1_in8_in),
        .I1(\rd_ptr_gr_a_reg_n_0_[3] ),
        .I2(rd_ptr_bin_a_4),
        .I3(p_0_in6_in),
        .O(rd_ptr_bin_a[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rd_ptr_a[2]_i_1 
       (.I0(p_0_in6_in),
        .I1(rd_ptr_bin_a_4),
        .I2(\rd_ptr_gr_a_reg_n_0_[3] ),
        .O(rd_ptr_bin_a[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_a[3]_i_1 
       (.I0(\rd_ptr_gr_a_reg_n_0_[3] ),
        .I1(rd_ptr_bin_a_4),
        .O(rd_ptr_bin_a[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_a_reg[0] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(rd_ptr_bin_a[0]),
        .Q(rd_ptr_a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_a_reg[1] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(rd_ptr_bin_a[1]),
        .Q(rd_ptr_a[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_a_reg[2] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(rd_ptr_bin_a[2]),
        .Q(rd_ptr_a[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_a_reg[3] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(rd_ptr_bin_a[3]),
        .Q(rd_ptr_a[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_a_reg[4] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(rd_ptr_bin_a_4),
        .Q(rd_ptr_a[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rd_ptr_b[4]_i_1__0 
       (.I0(has_items_b),
        .I1(rd_ptr_b_reg[0]),
        .I2(rd_ptr_b_reg[1]),
        .I3(rd_ptr_b_reg[2]),
        .I4(rd_ptr_b_reg[3]),
        .I5(rd_ptr_b_reg__0),
        .O(\rd_ptr_b[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_b_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(ram_reg_0_15_0_13_i_5_n_0),
        .Q(rd_ptr_b_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_b_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(ram_reg_0_15_0_13_i_4__0_n_0),
        .Q(rd_ptr_b_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_b_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(ram_reg_0_15_0_13_i_3__0_n_0),
        .Q(rd_ptr_b_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_b_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(ram_reg_0_15_0_13_i_2__0_n_0),
        .Q(rd_ptr_b_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_b_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rd_ptr_b[4]_i_1__0_n_0 ),
        .Q(rd_ptr_b_reg__0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr0_a_reg[0] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(rd_ptr_gr_b[0]),
        .Q(rd_ptr_gr0_a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr0_a_reg[1] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(rd_ptr_gr_b[1]),
        .Q(rd_ptr_gr0_a[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr0_a_reg[2] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(rd_ptr_gr_b[2]),
        .Q(rd_ptr_gr0_a[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr0_a_reg[3] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(rd_ptr_gr_b[3]),
        .Q(rd_ptr_gr0_a[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr0_a_reg[4] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(rd_ptr_gr_b[4]),
        .Q(rd_ptr_gr0_a[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr_a_reg[0] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(rd_ptr_gr0_a[0]),
        .Q(\rd_ptr_gr_a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr_a_reg[1] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(rd_ptr_gr0_a[1]),
        .Q(p_1_in8_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr_a_reg[2] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(rd_ptr_gr0_a[2]),
        .Q(p_0_in6_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr_a_reg[3] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(rd_ptr_gr0_a[3]),
        .Q(\rd_ptr_gr_a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr_a_reg[4] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(rd_ptr_gr0_a[4]),
        .Q(rd_ptr_bin_a_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gr_b[0]_i_1 
       (.I0(rd_ptr_b_reg[1]),
        .I1(rd_ptr_b_reg[0]),
        .O(rd_ptr_gr_b0[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gr_b[1]_i_1 
       (.I0(rd_ptr_b_reg[2]),
        .I1(rd_ptr_b_reg[1]),
        .O(rd_ptr_gr_b0[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gr_b[2]_i_1 
       (.I0(rd_ptr_b_reg[3]),
        .I1(rd_ptr_b_reg[2]),
        .O(rd_ptr_gr_b0[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gr_b[3]_i_1 
       (.I0(rd_ptr_b_reg__0),
        .I1(rd_ptr_b_reg[3]),
        .O(rd_ptr_gr_b0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr_b_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rd_ptr_gr_b0[0]),
        .Q(rd_ptr_gr_b[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr_b_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rd_ptr_gr_b0[1]),
        .Q(rd_ptr_gr_b[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr_b_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rd_ptr_gr_b0[2]),
        .Q(rd_ptr_gr_b[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr_b_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rd_ptr_gr_b0[3]),
        .Q(rd_ptr_gr_b[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr_b_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rd_ptr_b_reg__0),
        .Q(rd_ptr_gr_b[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_a[0]_i_1 
       (.I0(\wr_ptr_a_reg_n_0_[0] ),
        .I1(ram_reg_0_15_0_13_i_1_n_0),
        .O(plusOp__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_ptr_a[1]_i_1__0 
       (.I0(\wr_ptr_a_reg_n_0_[0] ),
        .I1(ram_reg_0_15_0_13_i_1_n_0),
        .I2(\wr_ptr_a_reg_n_0_[1] ),
        .O(plusOp__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_ptr_a[2]_i_1__0 
       (.I0(ram_reg_0_15_0_13_i_1_n_0),
        .I1(\wr_ptr_a_reg_n_0_[0] ),
        .I2(\wr_ptr_a_reg_n_0_[1] ),
        .I3(\wr_ptr_a_reg_n_0_[2] ),
        .O(plusOp__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_ptr_a[3]_i_1__0 
       (.I0(\wr_ptr_a_reg_n_0_[1] ),
        .I1(\wr_ptr_a_reg_n_0_[0] ),
        .I2(ram_reg_0_15_0_13_i_1_n_0),
        .I3(\wr_ptr_a_reg_n_0_[2] ),
        .I4(\wr_ptr_a_reg_n_0_[3] ),
        .O(plusOp__3[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wr_ptr_a[4]_i_1__0 
       (.I0(\wr_ptr_a_reg_n_0_[2] ),
        .I1(ram_reg_0_15_0_13_i_1_n_0),
        .I2(\wr_ptr_a_reg_n_0_[0] ),
        .I3(\wr_ptr_a_reg_n_0_[1] ),
        .I4(\wr_ptr_a_reg_n_0_[3] ),
        .I5(\wr_ptr_a_reg_n_0_[4] ),
        .O(plusOp__3[4]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_a_reg[0] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(plusOp__3[0]),
        .Q(\wr_ptr_a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_a_reg[1] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(plusOp__3[1]),
        .Q(\wr_ptr_a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_a_reg[2] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(plusOp__3[2]),
        .Q(\wr_ptr_a_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_a_reg[3] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(plusOp__3[3]),
        .Q(\wr_ptr_a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_a_reg[4] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(plusOp__3[4]),
        .Q(\wr_ptr_a_reg_n_0_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \wr_ptr_b[0]_i_1 
       (.I0(\wr_ptr_gr_b_reg_n_0_[0] ),
        .I1(p_0_in1_in),
        .I2(wr_ptr_bin_b_4),
        .I3(\wr_ptr_gr_b_reg_n_0_[3] ),
        .I4(p_1_in),
        .O(wr_ptr_bin_b[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_ptr_b[1]_i_1 
       (.I0(p_1_in),
        .I1(\wr_ptr_gr_b_reg_n_0_[3] ),
        .I2(wr_ptr_bin_b_4),
        .I3(p_0_in1_in),
        .O(wr_ptr_bin_b[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \wr_ptr_b[2]_i_1 
       (.I0(p_0_in1_in),
        .I1(wr_ptr_bin_b_4),
        .I2(\wr_ptr_gr_b_reg_n_0_[3] ),
        .O(wr_ptr_bin_b[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_b[3]_i_1 
       (.I0(\wr_ptr_gr_b_reg_n_0_[3] ),
        .I1(wr_ptr_bin_b_4),
        .O(wr_ptr_bin_b[3]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_b_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(wr_ptr_bin_b[0]),
        .Q(wr_ptr_b[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_b_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(wr_ptr_bin_b[1]),
        .Q(wr_ptr_b[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_b_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(wr_ptr_bin_b[2]),
        .Q(wr_ptr_b[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_b_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(wr_ptr_bin_b[3]),
        .Q(wr_ptr_b[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_b_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(wr_ptr_bin_b_4),
        .Q(wr_ptr_b[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr0_b_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(wr_ptr_gr_a[0]),
        .Q(wr_ptr_gr0_b[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr0_b_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(wr_ptr_gr_a[1]),
        .Q(wr_ptr_gr0_b[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr0_b_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(wr_ptr_gr_a[2]),
        .Q(wr_ptr_gr0_b[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr0_b_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(wr_ptr_gr_a[3]),
        .Q(wr_ptr_gr0_b[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr0_b_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(wr_ptr_gr_a[4]),
        .Q(wr_ptr_gr0_b[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gr_a[0]_i_1__0 
       (.I0(\wr_ptr_a_reg_n_0_[1] ),
        .I1(\wr_ptr_a_reg_n_0_[0] ),
        .O(wr_ptr_gr_a0[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gr_a[1]_i_1__0 
       (.I0(\wr_ptr_a_reg_n_0_[2] ),
        .I1(\wr_ptr_a_reg_n_0_[1] ),
        .O(wr_ptr_gr_a0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gr_a[2]_i_1__0 
       (.I0(\wr_ptr_a_reg_n_0_[3] ),
        .I1(\wr_ptr_a_reg_n_0_[2] ),
        .O(wr_ptr_gr_a0[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gr_a[3]_i_1__0 
       (.I0(\wr_ptr_a_reg_n_0_[4] ),
        .I1(\wr_ptr_a_reg_n_0_[3] ),
        .O(wr_ptr_gr_a0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr_a_reg[0] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(wr_ptr_gr_a0[0]),
        .Q(wr_ptr_gr_a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr_a_reg[1] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(wr_ptr_gr_a0[1]),
        .Q(wr_ptr_gr_a[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr_a_reg[2] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(wr_ptr_gr_a0[2]),
        .Q(wr_ptr_gr_a[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr_a_reg[3] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(wr_ptr_gr_a0[3]),
        .Q(wr_ptr_gr_a[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr_a_reg[4] 
       (.C(eth_rx_clk),
        .CE(1'b1),
        .D(\wr_ptr_a_reg_n_0_[4] ),
        .Q(wr_ptr_gr_a[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr_b_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(wr_ptr_gr0_b[0]),
        .Q(\wr_ptr_gr_b_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr_b_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(wr_ptr_gr0_b[1]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr_b_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(wr_ptr_gr0_b[2]),
        .Q(p_0_in1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr_b_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(wr_ptr_gr0_b[3]),
        .Q(\wr_ptr_gr_b_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr_b_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(wr_ptr_gr0_b[4]),
        .Q(wr_ptr_bin_b_4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fnet_async_fifo" *) 
module top_block_fakernet_top_0_0_fnet_async_fifo__parameterized0
   (\wr_ptr_a_reg[4]_0 ,
    out_fifo_many,
    output_b,
    clk_in,
    \output_b_r_reg[15]_0 ,
    \output_b_r_reg[15]_1 ,
    eth_tx_clk,
    E);
  output [0:0]\wr_ptr_a_reg[4]_0 ;
  output out_fifo_many;
  output [16:0]output_b;
  input clk_in;
  input [15:0]\output_b_r_reg[15]_0 ;
  input \output_b_r_reg[15]_1 ;
  input eth_tx_clk;
  input [0:0]E;

  wire [0:0]E;
  wire clk_in;
  wire eth_tx_clk;
  wire [4:4]minusOp2_out;
  wire out_fifo_many;
  wire out_many_b_i_1_n_0;
  wire out_many_b_i_2_n_0;
  wire out_many_b_i_3_n_0;
  wire [16:0]output_b;
  wire [16:0]output_b_r0__0;
  wire [15:0]\output_b_r_reg[15]_0 ;
  wire \output_b_r_reg[15]_1 ;
  wire \output_b_r_reg_n_0_[0] ;
  wire \output_b_r_reg_n_0_[10] ;
  wire \output_b_r_reg_n_0_[11] ;
  wire \output_b_r_reg_n_0_[12] ;
  wire \output_b_r_reg_n_0_[13] ;
  wire \output_b_r_reg_n_0_[14] ;
  wire \output_b_r_reg_n_0_[15] ;
  wire \output_b_r_reg_n_0_[16] ;
  wire \output_b_r_reg_n_0_[1] ;
  wire \output_b_r_reg_n_0_[2] ;
  wire \output_b_r_reg_n_0_[3] ;
  wire \output_b_r_reg_n_0_[4] ;
  wire \output_b_r_reg_n_0_[5] ;
  wire \output_b_r_reg_n_0_[6] ;
  wire \output_b_r_reg_n_0_[7] ;
  wire \output_b_r_reg_n_0_[8] ;
  wire \output_b_r_reg_n_0_[9] ;
  wire p_0_in1_in;
  wire p_0_in6_in;
  wire p_1_in;
  wire p_1_in8_in;
  wire [4:1]plusOp__2;
  wire ram_reg_0_15_0_13_i_1__0_n_0;
  wire ram_reg_0_15_0_13_i_2_n_0;
  wire ram_reg_0_15_0_13_i_3_n_0;
  wire ram_reg_0_15_0_13_i_4_n_0;
  wire ram_reg_0_15_0_13_i_5__0_n_0;
  wire \rd_ptr_a_reg_n_0_[0] ;
  wire \rd_ptr_a_reg_n_0_[1] ;
  wire \rd_ptr_a_reg_n_0_[2] ;
  wire \rd_ptr_a_reg_n_0_[3] ;
  wire \rd_ptr_a_reg_n_0_[4] ;
  wire \rd_ptr_b[4]_i_1_n_0 ;
  wire [4:4]rd_ptr_b_reg;
  wire [3:0]rd_ptr_b_reg__0;
  wire [3:0]rd_ptr_bin_a;
  wire rd_ptr_bin_a_4;
  wire \rd_ptr_gr0_a_reg_n_0_[0] ;
  wire \rd_ptr_gr0_a_reg_n_0_[1] ;
  wire \rd_ptr_gr0_a_reg_n_0_[2] ;
  wire \rd_ptr_gr0_a_reg_n_0_[3] ;
  wire \rd_ptr_gr0_a_reg_n_0_[4] ;
  wire \rd_ptr_gr_a_reg_n_0_[0] ;
  wire \rd_ptr_gr_a_reg_n_0_[3] ;
  wire \rd_ptr_gr_b[0]_i_1__0_n_0 ;
  wire \rd_ptr_gr_b[1]_i_1__0_n_0 ;
  wire \rd_ptr_gr_b[2]_i_1__0_n_0 ;
  wire \rd_ptr_gr_b[3]_i_1__0_n_0 ;
  wire \rd_ptr_gr_b_reg_n_0_[0] ;
  wire \rd_ptr_gr_b_reg_n_0_[1] ;
  wire \rd_ptr_gr_b_reg_n_0_[2] ;
  wire \rd_ptr_gr_b_reg_n_0_[3] ;
  wire \rd_ptr_gr_b_reg_n_0_[4] ;
  wire taken_prev_i_2_n_0;
  wire \wr_ptr_a[0]_i_1__0_n_0 ;
  wire [0:0]\wr_ptr_a_reg[4]_0 ;
  wire \wr_ptr_a_reg_n_0_[0] ;
  wire \wr_ptr_a_reg_n_0_[1] ;
  wire \wr_ptr_a_reg_n_0_[2] ;
  wire \wr_ptr_a_reg_n_0_[3] ;
  wire \wr_ptr_a_reg_n_0_[4] ;
  wire \wr_ptr_b_reg_n_0_[0] ;
  wire \wr_ptr_b_reg_n_0_[1] ;
  wire \wr_ptr_b_reg_n_0_[2] ;
  wire \wr_ptr_b_reg_n_0_[3] ;
  wire \wr_ptr_b_reg_n_0_[4] ;
  wire [3:0]wr_ptr_bin_b;
  wire wr_ptr_bin_b_4;
  wire \wr_ptr_gr0_b_reg_n_0_[0] ;
  wire \wr_ptr_gr0_b_reg_n_0_[1] ;
  wire \wr_ptr_gr0_b_reg_n_0_[2] ;
  wire \wr_ptr_gr0_b_reg_n_0_[3] ;
  wire \wr_ptr_gr0_b_reg_n_0_[4] ;
  wire \wr_ptr_gr_a[0]_i_1_n_0 ;
  wire \wr_ptr_gr_a[1]_i_1_n_0 ;
  wire \wr_ptr_gr_a[2]_i_1_n_0 ;
  wire \wr_ptr_gr_a[3]_i_1_n_0 ;
  wire \wr_ptr_gr_a_reg_n_0_[0] ;
  wire \wr_ptr_gr_a_reg_n_0_[1] ;
  wire \wr_ptr_gr_a_reg_n_0_[2] ;
  wire \wr_ptr_gr_a_reg_n_0_[3] ;
  wire \wr_ptr_gr_a_reg_n_0_[4] ;
  wire \wr_ptr_gr_b_reg_n_0_[0] ;
  wire \wr_ptr_gr_b_reg_n_0_[3] ;
  wire [1:0]NLW_ram_reg_0_15_0_13_DOH_UNCONNECTED;
  wire [1:1]NLW_ram_reg_0_15_14_16_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_15_14_16_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_15_14_16_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFF6FF9F66F)) 
    out_many_b_i_1
       (.I0(rd_ptr_b_reg),
        .I1(\wr_ptr_b_reg_n_0_[4] ),
        .I2(out_many_b_i_2_n_0),
        .I3(\wr_ptr_b_reg_n_0_[3] ),
        .I4(rd_ptr_b_reg__0[3]),
        .I5(out_many_b_i_3_n_0),
        .O(out_many_b_i_1_n_0));
  LUT6 #(
    .INIT(64'hBF0BFFFF0000BF0B)) 
    out_many_b_i_2
       (.I0(\wr_ptr_b_reg_n_0_[0] ),
        .I1(rd_ptr_b_reg__0[0]),
        .I2(rd_ptr_b_reg__0[1]),
        .I3(\wr_ptr_b_reg_n_0_[1] ),
        .I4(rd_ptr_b_reg__0[2]),
        .I5(\wr_ptr_b_reg_n_0_[2] ),
        .O(out_many_b_i_2_n_0));
  LUT6 #(
    .INIT(64'h44D4BB2BBB2B44D4)) 
    out_many_b_i_3
       (.I0(\wr_ptr_b_reg_n_0_[1] ),
        .I1(rd_ptr_b_reg__0[1]),
        .I2(rd_ptr_b_reg__0[0]),
        .I3(\wr_ptr_b_reg_n_0_[0] ),
        .I4(\wr_ptr_b_reg_n_0_[2] ),
        .I5(rd_ptr_b_reg__0[2]),
        .O(out_many_b_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_many_b_reg
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(out_many_b_i_1_n_0),
        .Q(out_fifo_many),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_r_reg[0] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(output_b_r0__0[0]),
        .Q(\output_b_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_r_reg[10] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(output_b_r0__0[10]),
        .Q(\output_b_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_r_reg[11] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(output_b_r0__0[11]),
        .Q(\output_b_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_r_reg[12] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(output_b_r0__0[12]),
        .Q(\output_b_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_r_reg[13] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(output_b_r0__0[13]),
        .Q(\output_b_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_r_reg[14] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(output_b_r0__0[14]),
        .Q(\output_b_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_r_reg[15] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(output_b_r0__0[15]),
        .Q(\output_b_r_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_r_reg[16] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(output_b_r0__0[16]),
        .Q(\output_b_r_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_r_reg[1] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(output_b_r0__0[1]),
        .Q(\output_b_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_r_reg[2] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(output_b_r0__0[2]),
        .Q(\output_b_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_r_reg[3] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(output_b_r0__0[3]),
        .Q(\output_b_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_r_reg[4] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(output_b_r0__0[4]),
        .Q(\output_b_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_r_reg[5] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(output_b_r0__0[5]),
        .Q(\output_b_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_r_reg[6] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(output_b_r0__0[6]),
        .Q(\output_b_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_r_reg[7] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(output_b_r0__0[7]),
        .Q(\output_b_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_r_reg[8] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(output_b_r0__0[8]),
        .Q(\output_b_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_r_reg[9] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(output_b_r0__0[9]),
        .Q(\output_b_r_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_reg[0] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\output_b_r_reg_n_0_[0] ),
        .Q(output_b[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_reg[10] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\output_b_r_reg_n_0_[10] ),
        .Q(output_b[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_reg[11] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\output_b_r_reg_n_0_[11] ),
        .Q(output_b[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_reg[12] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\output_b_r_reg_n_0_[12] ),
        .Q(output_b[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_reg[13] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\output_b_r_reg_n_0_[13] ),
        .Q(output_b[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_reg[14] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\output_b_r_reg_n_0_[14] ),
        .Q(output_b[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_reg[15] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\output_b_r_reg_n_0_[15] ),
        .Q(output_b[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_reg[16] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\output_b_r_reg_n_0_[16] ),
        .Q(output_b[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_reg[1] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\output_b_r_reg_n_0_[1] ),
        .Q(output_b[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_reg[2] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\output_b_r_reg_n_0_[2] ),
        .Q(output_b[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_reg[3] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\output_b_r_reg_n_0_[3] ),
        .Q(output_b[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_reg[4] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\output_b_r_reg_n_0_[4] ),
        .Q(output_b[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_reg[5] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\output_b_r_reg_n_0_[5] ),
        .Q(output_b[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_reg[6] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\output_b_r_reg_n_0_[6] ),
        .Q(output_b[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_reg[7] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\output_b_r_reg_n_0_[7] ),
        .Q(output_b[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_reg[8] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\output_b_r_reg_n_0_[8] ),
        .Q(output_b[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_b_reg[9] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\output_b_r_reg_n_0_[9] ),
        .Q(output_b[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "272" *) 
  (* RTL_RAM_NAME = "inst/tx/tx_fifo/fifo/ram_reg_0_15_0_13" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    ram_reg_0_15_0_13
       (.ADDRA({1'b0,ram_reg_0_15_0_13_i_1__0_n_0,ram_reg_0_15_0_13_i_2_n_0,ram_reg_0_15_0_13_i_3_n_0,ram_reg_0_15_0_13_i_4_n_0}),
        .ADDRB({1'b0,ram_reg_0_15_0_13_i_1__0_n_0,ram_reg_0_15_0_13_i_2_n_0,ram_reg_0_15_0_13_i_3_n_0,ram_reg_0_15_0_13_i_4_n_0}),
        .ADDRC({1'b0,ram_reg_0_15_0_13_i_1__0_n_0,ram_reg_0_15_0_13_i_2_n_0,ram_reg_0_15_0_13_i_3_n_0,ram_reg_0_15_0_13_i_4_n_0}),
        .ADDRD({1'b0,ram_reg_0_15_0_13_i_1__0_n_0,ram_reg_0_15_0_13_i_2_n_0,ram_reg_0_15_0_13_i_3_n_0,ram_reg_0_15_0_13_i_4_n_0}),
        .ADDRE({1'b0,ram_reg_0_15_0_13_i_1__0_n_0,ram_reg_0_15_0_13_i_2_n_0,ram_reg_0_15_0_13_i_3_n_0,ram_reg_0_15_0_13_i_4_n_0}),
        .ADDRF({1'b0,ram_reg_0_15_0_13_i_1__0_n_0,ram_reg_0_15_0_13_i_2_n_0,ram_reg_0_15_0_13_i_3_n_0,ram_reg_0_15_0_13_i_4_n_0}),
        .ADDRG({1'b0,ram_reg_0_15_0_13_i_1__0_n_0,ram_reg_0_15_0_13_i_2_n_0,ram_reg_0_15_0_13_i_3_n_0,ram_reg_0_15_0_13_i_4_n_0}),
        .ADDRH({1'b0,\wr_ptr_a_reg_n_0_[3] ,\wr_ptr_a_reg_n_0_[2] ,\wr_ptr_a_reg_n_0_[1] ,\wr_ptr_a_reg_n_0_[0] }),
        .DIA(\output_b_r_reg[15]_0 [1:0]),
        .DIB(\output_b_r_reg[15]_0 [3:2]),
        .DIC(\output_b_r_reg[15]_0 [5:4]),
        .DID(\output_b_r_reg[15]_0 [7:6]),
        .DIE(\output_b_r_reg[15]_0 [9:8]),
        .DIF(\output_b_r_reg[15]_0 [11:10]),
        .DIG(\output_b_r_reg[15]_0 [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(output_b_r0__0[1:0]),
        .DOB(output_b_r0__0[3:2]),
        .DOC(output_b_r0__0[5:4]),
        .DOD(output_b_r0__0[7:6]),
        .DOE(output_b_r0__0[9:8]),
        .DOF(output_b_r0__0[11:10]),
        .DOG(output_b_r0__0[13:12]),
        .DOH(NLW_ram_reg_0_15_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(clk_in),
        .WE(\wr_ptr_a_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    ram_reg_0_15_0_13_i_1__0
       (.I0(rd_ptr_b_reg__0[3]),
        .I1(rd_ptr_b_reg__0[2]),
        .I2(ram_reg_0_15_0_13_i_5__0_n_0),
        .I3(rd_ptr_b_reg__0[1]),
        .I4(rd_ptr_b_reg__0[0]),
        .O(ram_reg_0_15_0_13_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    ram_reg_0_15_0_13_i_2
       (.I0(rd_ptr_b_reg__0[2]),
        .I1(rd_ptr_b_reg__0[0]),
        .I2(rd_ptr_b_reg__0[1]),
        .I3(ram_reg_0_15_0_13_i_5__0_n_0),
        .O(ram_reg_0_15_0_13_i_2_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    ram_reg_0_15_0_13_i_3
       (.I0(rd_ptr_b_reg__0[1]),
        .I1(ram_reg_0_15_0_13_i_5__0_n_0),
        .I2(rd_ptr_b_reg__0[0]),
        .O(ram_reg_0_15_0_13_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_15_0_13_i_4
       (.I0(rd_ptr_b_reg__0[0]),
        .I1(ram_reg_0_15_0_13_i_5__0_n_0),
        .O(ram_reg_0_15_0_13_i_4_n_0));
  LUT6 #(
    .INIT(64'h8AA8AAAAAAAA8AA8)) 
    ram_reg_0_15_0_13_i_5__0
       (.I0(E),
        .I1(out_many_b_i_1_n_0),
        .I2(\wr_ptr_b_reg_n_0_[0] ),
        .I3(rd_ptr_b_reg__0[0]),
        .I4(\wr_ptr_b_reg_n_0_[1] ),
        .I5(rd_ptr_b_reg__0[1]),
        .O(ram_reg_0_15_0_13_i_5__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "272" *) 
  (* RTL_RAM_NAME = "inst/tx/tx_fifo/fifo/ram_reg_0_15_14_16" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "16" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000)) 
    ram_reg_0_15_14_16
       (.ADDRA({1'b0,ram_reg_0_15_0_13_i_1__0_n_0,ram_reg_0_15_0_13_i_2_n_0,ram_reg_0_15_0_13_i_3_n_0,ram_reg_0_15_0_13_i_4_n_0}),
        .ADDRB({1'b0,ram_reg_0_15_0_13_i_1__0_n_0,ram_reg_0_15_0_13_i_2_n_0,ram_reg_0_15_0_13_i_3_n_0,ram_reg_0_15_0_13_i_4_n_0}),
        .ADDRC({1'b0,ram_reg_0_15_0_13_i_1__0_n_0,ram_reg_0_15_0_13_i_2_n_0,ram_reg_0_15_0_13_i_3_n_0,ram_reg_0_15_0_13_i_4_n_0}),
        .ADDRD({1'b0,\wr_ptr_a_reg_n_0_[3] ,\wr_ptr_a_reg_n_0_[2] ,\wr_ptr_a_reg_n_0_[1] ,\wr_ptr_a_reg_n_0_[0] }),
        .DIA(\output_b_r_reg[15]_0 [15:14]),
        .DIB({1'b0,\output_b_r_reg[15]_1 }),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(output_b_r0__0[15:14]),
        .DOB({NLW_ram_reg_0_15_14_16_DOB_UNCONNECTED[1],output_b_r0__0[16]}),
        .DOC(NLW_ram_reg_0_15_14_16_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_15_14_16_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_in),
        .WE(\wr_ptr_a_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \rd_ptr_a[0]_i_1 
       (.I0(\rd_ptr_gr_a_reg_n_0_[0] ),
        .I1(p_0_in6_in),
        .I2(rd_ptr_bin_a_4),
        .I3(\rd_ptr_gr_a_reg_n_0_[3] ),
        .I4(p_1_in8_in),
        .O(rd_ptr_bin_a[0]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rd_ptr_a[1]_i_1 
       (.I0(p_1_in8_in),
        .I1(\rd_ptr_gr_a_reg_n_0_[3] ),
        .I2(rd_ptr_bin_a_4),
        .I3(p_0_in6_in),
        .O(rd_ptr_bin_a[1]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \rd_ptr_a[2]_i_1 
       (.I0(p_0_in6_in),
        .I1(rd_ptr_bin_a_4),
        .I2(\rd_ptr_gr_a_reg_n_0_[3] ),
        .O(rd_ptr_bin_a[2]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_a[3]_i_1 
       (.I0(\rd_ptr_gr_a_reg_n_0_[3] ),
        .I1(rd_ptr_bin_a_4),
        .O(rd_ptr_bin_a[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_a_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rd_ptr_bin_a[0]),
        .Q(\rd_ptr_a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_a_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rd_ptr_bin_a[1]),
        .Q(\rd_ptr_a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_a_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rd_ptr_bin_a[2]),
        .Q(\rd_ptr_a_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_a_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rd_ptr_bin_a[3]),
        .Q(\rd_ptr_a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_a_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rd_ptr_bin_a_4),
        .Q(\rd_ptr_a_reg_n_0_[4] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rd_ptr_b[4]_i_1 
       (.I0(rd_ptr_b_reg),
        .I1(rd_ptr_b_reg__0[0]),
        .I2(rd_ptr_b_reg__0[1]),
        .I3(ram_reg_0_15_0_13_i_5__0_n_0),
        .I4(rd_ptr_b_reg__0[2]),
        .I5(rd_ptr_b_reg__0[3]),
        .O(\rd_ptr_b[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_b_reg[0] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(ram_reg_0_15_0_13_i_4_n_0),
        .Q(rd_ptr_b_reg__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_b_reg[1] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(ram_reg_0_15_0_13_i_3_n_0),
        .Q(rd_ptr_b_reg__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_b_reg[2] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(ram_reg_0_15_0_13_i_2_n_0),
        .Q(rd_ptr_b_reg__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_b_reg[3] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(ram_reg_0_15_0_13_i_1__0_n_0),
        .Q(rd_ptr_b_reg__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_b_reg[4] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\rd_ptr_b[4]_i_1_n_0 ),
        .Q(rd_ptr_b_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr0_a_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rd_ptr_gr_b_reg_n_0_[0] ),
        .Q(\rd_ptr_gr0_a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr0_a_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rd_ptr_gr_b_reg_n_0_[1] ),
        .Q(\rd_ptr_gr0_a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr0_a_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rd_ptr_gr_b_reg_n_0_[2] ),
        .Q(\rd_ptr_gr0_a_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr0_a_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rd_ptr_gr_b_reg_n_0_[3] ),
        .Q(\rd_ptr_gr0_a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr0_a_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rd_ptr_gr_b_reg_n_0_[4] ),
        .Q(\rd_ptr_gr0_a_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr_a_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rd_ptr_gr0_a_reg_n_0_[0] ),
        .Q(\rd_ptr_gr_a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr_a_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rd_ptr_gr0_a_reg_n_0_[1] ),
        .Q(p_1_in8_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr_a_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rd_ptr_gr0_a_reg_n_0_[2] ),
        .Q(p_0_in6_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr_a_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rd_ptr_gr0_a_reg_n_0_[3] ),
        .Q(\rd_ptr_gr_a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr_a_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rd_ptr_gr0_a_reg_n_0_[4] ),
        .Q(rd_ptr_bin_a_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gr_b[0]_i_1__0 
       (.I0(rd_ptr_b_reg__0[0]),
        .I1(rd_ptr_b_reg__0[1]),
        .O(\rd_ptr_gr_b[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gr_b[1]_i_1__0 
       (.I0(rd_ptr_b_reg__0[1]),
        .I1(rd_ptr_b_reg__0[2]),
        .O(\rd_ptr_gr_b[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gr_b[2]_i_1__0 
       (.I0(rd_ptr_b_reg__0[3]),
        .I1(rd_ptr_b_reg__0[2]),
        .O(\rd_ptr_gr_b[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_gr_b[3]_i_1__0 
       (.I0(rd_ptr_b_reg__0[3]),
        .I1(rd_ptr_b_reg),
        .O(\rd_ptr_gr_b[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr_b_reg[0] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\rd_ptr_gr_b[0]_i_1__0_n_0 ),
        .Q(\rd_ptr_gr_b_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr_b_reg[1] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\rd_ptr_gr_b[1]_i_1__0_n_0 ),
        .Q(\rd_ptr_gr_b_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr_b_reg[2] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\rd_ptr_gr_b[2]_i_1__0_n_0 ),
        .Q(\rd_ptr_gr_b_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr_b_reg[3] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\rd_ptr_gr_b[3]_i_1__0_n_0 ),
        .Q(\rd_ptr_gr_b_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gr_b_reg[4] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(rd_ptr_b_reg),
        .Q(\rd_ptr_gr_b_reg_n_0_[4] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h99696966)) 
    taken_prev_i_1
       (.I0(\wr_ptr_a_reg_n_0_[4] ),
        .I1(\rd_ptr_a_reg_n_0_[4] ),
        .I2(\rd_ptr_a_reg_n_0_[3] ),
        .I3(\wr_ptr_a_reg_n_0_[3] ),
        .I4(taken_prev_i_2_n_0),
        .O(\wr_ptr_a_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    taken_prev_i_2
       (.I0(\rd_ptr_a_reg_n_0_[2] ),
        .I1(\wr_ptr_a_reg_n_0_[2] ),
        .I2(\wr_ptr_a_reg_n_0_[0] ),
        .I3(\rd_ptr_a_reg_n_0_[0] ),
        .I4(\wr_ptr_a_reg_n_0_[1] ),
        .I5(\rd_ptr_a_reg_n_0_[1] ),
        .O(taken_prev_i_2_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    \wr_ptr_a[0]_i_1__0 
       (.I0(\wr_ptr_a_reg_n_0_[0] ),
        .I1(\wr_ptr_a_reg_n_0_[4] ),
        .I2(\rd_ptr_a_reg_n_0_[4] ),
        .I3(\rd_ptr_a_reg_n_0_[3] ),
        .I4(\wr_ptr_a_reg_n_0_[3] ),
        .I5(taken_prev_i_2_n_0),
        .O(\wr_ptr_a[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr_a[1]_i_1 
       (.I0(minusOp2_out),
        .I1(\wr_ptr_a_reg_n_0_[0] ),
        .I2(\wr_ptr_a_reg_n_0_[1] ),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \wr_ptr_a[2]_i_1 
       (.I0(\wr_ptr_a_reg_n_0_[0] ),
        .I1(minusOp2_out),
        .I2(\wr_ptr_a_reg_n_0_[1] ),
        .I3(\wr_ptr_a_reg_n_0_[2] ),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \wr_ptr_a[3]_i_1 
       (.I0(\wr_ptr_a_reg_n_0_[1] ),
        .I1(minusOp2_out),
        .I2(\wr_ptr_a_reg_n_0_[0] ),
        .I3(\wr_ptr_a_reg_n_0_[2] ),
        .I4(\wr_ptr_a_reg_n_0_[3] ),
        .O(plusOp__2[3]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \wr_ptr_a[4]_i_1 
       (.I0(\wr_ptr_a_reg_n_0_[2] ),
        .I1(\wr_ptr_a_reg_n_0_[0] ),
        .I2(minusOp2_out),
        .I3(\wr_ptr_a_reg_n_0_[1] ),
        .I4(\wr_ptr_a_reg_n_0_[3] ),
        .I5(\wr_ptr_a_reg_n_0_[4] ),
        .O(plusOp__2[4]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \wr_ptr_a[4]_i_2 
       (.I0(taken_prev_i_2_n_0),
        .I1(\wr_ptr_a_reg_n_0_[3] ),
        .I2(\rd_ptr_a_reg_n_0_[3] ),
        .I3(\rd_ptr_a_reg_n_0_[4] ),
        .I4(\wr_ptr_a_reg_n_0_[4] ),
        .O(minusOp2_out));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_a_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\wr_ptr_a[0]_i_1__0_n_0 ),
        .Q(\wr_ptr_a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_a_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__2[1]),
        .Q(\wr_ptr_a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_a_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__2[2]),
        .Q(\wr_ptr_a_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_a_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__2[3]),
        .Q(\wr_ptr_a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_a_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__2[4]),
        .Q(\wr_ptr_a_reg_n_0_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \wr_ptr_b[0]_i_1 
       (.I0(\wr_ptr_gr_b_reg_n_0_[0] ),
        .I1(p_0_in1_in),
        .I2(wr_ptr_bin_b_4),
        .I3(\wr_ptr_gr_b_reg_n_0_[3] ),
        .I4(p_1_in),
        .O(wr_ptr_bin_b[0]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_ptr_b[1]_i_1 
       (.I0(p_1_in),
        .I1(\wr_ptr_gr_b_reg_n_0_[3] ),
        .I2(wr_ptr_bin_b_4),
        .I3(p_0_in1_in),
        .O(wr_ptr_bin_b[1]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \wr_ptr_b[2]_i_1 
       (.I0(p_0_in1_in),
        .I1(wr_ptr_bin_b_4),
        .I2(\wr_ptr_gr_b_reg_n_0_[3] ),
        .O(wr_ptr_bin_b[2]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_b[3]_i_1 
       (.I0(\wr_ptr_gr_b_reg_n_0_[3] ),
        .I1(wr_ptr_bin_b_4),
        .O(wr_ptr_bin_b[3]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_b_reg[0] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(wr_ptr_bin_b[0]),
        .Q(\wr_ptr_b_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_b_reg[1] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(wr_ptr_bin_b[1]),
        .Q(\wr_ptr_b_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_b_reg[2] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(wr_ptr_bin_b[2]),
        .Q(\wr_ptr_b_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_b_reg[3] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(wr_ptr_bin_b[3]),
        .Q(\wr_ptr_b_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_b_reg[4] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(wr_ptr_bin_b_4),
        .Q(\wr_ptr_b_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr0_b_reg[0] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\wr_ptr_gr_a_reg_n_0_[0] ),
        .Q(\wr_ptr_gr0_b_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr0_b_reg[1] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\wr_ptr_gr_a_reg_n_0_[1] ),
        .Q(\wr_ptr_gr0_b_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr0_b_reg[2] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\wr_ptr_gr_a_reg_n_0_[2] ),
        .Q(\wr_ptr_gr0_b_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr0_b_reg[3] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\wr_ptr_gr_a_reg_n_0_[3] ),
        .Q(\wr_ptr_gr0_b_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr0_b_reg[4] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\wr_ptr_gr_a_reg_n_0_[4] ),
        .Q(\wr_ptr_gr0_b_reg_n_0_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gr_a[0]_i_1 
       (.I0(\wr_ptr_a_reg_n_0_[1] ),
        .I1(\wr_ptr_a_reg_n_0_[0] ),
        .O(\wr_ptr_gr_a[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gr_a[1]_i_1 
       (.I0(\wr_ptr_a_reg_n_0_[2] ),
        .I1(\wr_ptr_a_reg_n_0_[1] ),
        .O(\wr_ptr_gr_a[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gr_a[2]_i_1 
       (.I0(\wr_ptr_a_reg_n_0_[3] ),
        .I1(\wr_ptr_a_reg_n_0_[2] ),
        .O(\wr_ptr_gr_a[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_gr_a[3]_i_1 
       (.I0(\wr_ptr_a_reg_n_0_[4] ),
        .I1(\wr_ptr_a_reg_n_0_[3] ),
        .O(\wr_ptr_gr_a[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr_a_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\wr_ptr_gr_a[0]_i_1_n_0 ),
        .Q(\wr_ptr_gr_a_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr_a_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\wr_ptr_gr_a[1]_i_1_n_0 ),
        .Q(\wr_ptr_gr_a_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr_a_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\wr_ptr_gr_a[2]_i_1_n_0 ),
        .Q(\wr_ptr_gr_a_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr_a_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\wr_ptr_gr_a[3]_i_1_n_0 ),
        .Q(\wr_ptr_gr_a_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr_a_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\wr_ptr_a_reg_n_0_[4] ),
        .Q(\wr_ptr_gr_a_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr_b_reg[0] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\wr_ptr_gr0_b_reg_n_0_[0] ),
        .Q(\wr_ptr_gr_b_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr_b_reg[1] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\wr_ptr_gr0_b_reg_n_0_[1] ),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr_b_reg[2] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\wr_ptr_gr0_b_reg_n_0_[2] ),
        .Q(p_0_in1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr_b_reg[3] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\wr_ptr_gr0_b_reg_n_0_[3] ),
        .Q(\wr_ptr_gr_b_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gr_b_reg[4] 
       (.C(eth_tx_clk),
        .CE(1'b1),
        .D(\wr_ptr_gr0_b_reg_n_0_[4] ),
        .Q(wr_ptr_bin_b_4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fnet_dyn_control" *) 
module top_block_fakernet_top_0_0_fnet_dyn_control
   (\state_reg[expect_dhcp_ack]_0 ,
    \state_reg[dyn_ip_set]_0 ,
    \dyn_ctrl_stat[pending_rarp] ,
    \state_reg[expect_dhcp_offer]_0 ,
    Q,
    eqOp23_out,
    \state_reg[dyn_ip][31]_0 ,
    eqOp22_out,
    \dhcp_latched_reg[7]_0 ,
    \dhcp_latched_reg[23]_0 ,
    \dhcp_count_reg[4]_0 ,
    \dhcp_latched_reg[2]_0 ,
    eqOp16_out,
    eqOp4_out,
    \state_reg[dhcp_offer_ip][31]_0 ,
    \state_reg[dhcp_offer_ip][6]_0 ,
    \state_reg[pending_dhcp_req]_0 ,
    \dyn_ctrl_stat[pending_dhcp_req] ,
    \dyn_ctrl_stat[pending_dhcp_disc] ,
    \state_reg[pending_rarp]_0 ,
    \state_reg[pending_dhcp_disc]_0 ,
    \state_reg[pending_rarp]_1 ,
    \state_reg[pending_dhcp_req]_1 ,
    \state_reg[pending_dhcp_req]_2 ,
    \state_reg[dhcp_offer_serv_ip][31]_0 ,
    \state_reg[dhcp_offer_serv_ip][25]_0 ,
    \state_reg[dhcp_offer_serv_ip][30]_0 ,
    \state_reg[dhcp_offer_serv_ip][29]_0 ,
    \state_reg[dhcp_offer_serv_ip][28]_0 ,
    \state_reg[dhcp_offer_serv_ip][27]_0 ,
    \state_reg[dhcp_offer_serv_ip][26]_0 ,
    \state_reg[dhcp_offer_ip][25]_0 ,
    \state_reg[dhcp_offer_serv_ip][24]_0 ,
    \state_reg[dhcp_offer_serv_ip][23]_0 ,
    \state_reg[dhcp_offer_serv_ip][22]_0 ,
    \state_reg[dhcp_offer_serv_ip][21]_0 ,
    \state_reg[dhcp_offer_serv_ip][20]_0 ,
    \state_reg[dhcp_offer_ip][3]_0 ,
    \state_reg[dhcp_offer_serv_ip][19]_0 ,
    \state_reg[dhcp_offer_serv_ip][18]_0 ,
    \dhcp_latched_reg[9]_0 ,
    \state_reg[dhcp_offer_serv_ip][16]_0 ,
    \state_reg[pending_dhcp_req]_3 ,
    \downcount_reg[4]_0 ,
    E,
    clk_in,
    \dyn_ctrl_gen_stat[gen_rarp] ,
    \dyn_ctrl_gen_stat[gen_dhcp_req] ,
    \state_reg[pending_rarp]_2 ,
    \dyn_ctrl_gen_stat[gen_dhcp_disc] ,
    \dhcp_count_reg[5]_0 ,
    \dyn_ctrl_in_stat[good_dhcp_ack] ,
    \dyn_ctrl_in_stat[good_rarp] ,
    \dyn_ctrl_in_stat[good_dhcp_offer] ,
    is_our_b_ip01_reg,
    D,
    is_our_b_ip23_reg,
    is_dhcp_xid_hi_reg,
    is_dyn_offer_ip01_reg,
    is_dyn_offer_ip23_reg,
    is_dyn_offer_ip23_reg_0,
    active_p0_reg,
    \cmdi_p0_reg[0] ,
    cmdi_p0_reg_rep,
    \mux_value_p2_reg[0] ,
    active_p0_reg_0,
    \state_reg[dyn_ip][31]_1 ,
    \downcount_reg[0]_0 ,
    \downcount_reg[2]_0 ,
    \dyn_ctrl_in_stat[any_arp] ,
    SS,
    \state_reg[dhcp_offer_ip][31]_1 ,
    \state_reg[dhcp_offer_serv_ip][31]_1 );
  output \state_reg[expect_dhcp_ack]_0 ;
  output \state_reg[dyn_ip_set]_0 ;
  output \dyn_ctrl_stat[pending_rarp] ;
  output \state_reg[expect_dhcp_offer]_0 ;
  output [0:0]Q;
  output eqOp23_out;
  output [31:0]\state_reg[dyn_ip][31]_0 ;
  output eqOp22_out;
  output \dhcp_latched_reg[7]_0 ;
  output [4:0]\dhcp_latched_reg[23]_0 ;
  output \dhcp_count_reg[4]_0 ;
  output \dhcp_latched_reg[2]_0 ;
  output eqOp16_out;
  output eqOp4_out;
  output [4:0]\state_reg[dhcp_offer_ip][31]_0 ;
  output \state_reg[dhcp_offer_ip][6]_0 ;
  output \state_reg[pending_dhcp_req]_0 ;
  output \dyn_ctrl_stat[pending_dhcp_req] ;
  output \dyn_ctrl_stat[pending_dhcp_disc] ;
  output \state_reg[pending_rarp]_0 ;
  output \state_reg[pending_dhcp_disc]_0 ;
  output \state_reg[pending_rarp]_1 ;
  output \state_reg[pending_dhcp_req]_1 ;
  output \state_reg[pending_dhcp_req]_2 ;
  output \state_reg[dhcp_offer_serv_ip][31]_0 ;
  output [3:0]\state_reg[dhcp_offer_serv_ip][25]_0 ;
  output \state_reg[dhcp_offer_serv_ip][30]_0 ;
  output \state_reg[dhcp_offer_serv_ip][29]_0 ;
  output \state_reg[dhcp_offer_serv_ip][28]_0 ;
  output \state_reg[dhcp_offer_serv_ip][27]_0 ;
  output \state_reg[dhcp_offer_serv_ip][26]_0 ;
  output \state_reg[dhcp_offer_ip][25]_0 ;
  output \state_reg[dhcp_offer_serv_ip][24]_0 ;
  output \state_reg[dhcp_offer_serv_ip][23]_0 ;
  output \state_reg[dhcp_offer_serv_ip][22]_0 ;
  output \state_reg[dhcp_offer_serv_ip][21]_0 ;
  output \state_reg[dhcp_offer_serv_ip][20]_0 ;
  output \state_reg[dhcp_offer_ip][3]_0 ;
  output \state_reg[dhcp_offer_serv_ip][19]_0 ;
  output \state_reg[dhcp_offer_serv_ip][18]_0 ;
  output \dhcp_latched_reg[9]_0 ;
  output \state_reg[dhcp_offer_serv_ip][16]_0 ;
  output \state_reg[pending_dhcp_req]_3 ;
  output \downcount_reg[4]_0 ;
  input [0:0]E;
  input clk_in;
  input \dyn_ctrl_gen_stat[gen_rarp] ;
  input \dyn_ctrl_gen_stat[gen_dhcp_req] ;
  input \state_reg[pending_rarp]_2 ;
  input \dyn_ctrl_gen_stat[gen_dhcp_disc] ;
  input \dhcp_count_reg[5]_0 ;
  input \dyn_ctrl_in_stat[good_dhcp_ack] ;
  input \dyn_ctrl_in_stat[good_rarp] ;
  input \dyn_ctrl_in_stat[good_dhcp_offer] ;
  input is_our_b_ip01_reg;
  input [15:0]D;
  input is_our_b_ip23_reg;
  input is_dhcp_xid_hi_reg;
  input is_dyn_offer_ip01_reg;
  input is_dyn_offer_ip23_reg;
  input is_dyn_offer_ip23_reg_0;
  input active_p0_reg;
  input \cmdi_p0_reg[0] ;
  input [0:0]cmdi_p0_reg_rep;
  input [2:0]\mux_value_p2_reg[0] ;
  input active_p0_reg_0;
  input [31:0]\state_reg[dyn_ip][31]_1 ;
  input \downcount_reg[0]_0 ;
  input \downcount_reg[2]_0 ;
  input \dyn_ctrl_in_stat[any_arp] ;
  input [0:0]SS;
  input [0:0]\state_reg[dhcp_offer_ip][31]_1 ;
  input [31:0]\state_reg[dhcp_offer_serv_ip][31]_1 ;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire active_p0_reg;
  wire active_p0_reg_0;
  wire clk_in;
  wire \cmdi_p0_reg[0] ;
  wire [0:0]cmdi_p0_reg_rep;
  wire \counter[7]_i_2_n_0 ;
  wire [7:0]counter_reg;
  wire \dhcp_count_reg[4]_0 ;
  wire \dhcp_count_reg[5]_0 ;
  wire [4:0]\dhcp_latched_reg[23]_0 ;
  wire \dhcp_latched_reg[2]_0 ;
  wire \dhcp_latched_reg[7]_0 ;
  wire \dhcp_latched_reg[9]_0 ;
  wire \dhcp_retry[0]_i_1_n_0 ;
  wire \dhcp_retry[1]_i_2_n_0 ;
  wire \dhcp_retry[1]_i_3_n_0 ;
  wire \dhcp_retry_reg_n_0_[0] ;
  wire \dhcp_retry_reg_n_0_[1] ;
  wire \downcount[1]_i_1_n_0 ;
  wire \downcount[2]_i_1_n_0 ;
  wire \downcount[3]_i_1_n_0 ;
  wire \downcount[4]_i_1_n_0 ;
  wire \downcount[5]_i_2_n_0 ;
  wire \downcount[5]_i_3_n_0 ;
  wire [5:5]downcount__0;
  wire \downcount_reg[0]_0 ;
  wire \downcount_reg[2]_0 ;
  wire \downcount_reg[4]_0 ;
  wire \downcount_reg_n_0_[1] ;
  wire \downcount_reg_n_0_[2] ;
  wire \downcount_reg_n_0_[3] ;
  wire \downcount_reg_n_0_[4] ;
  wire \downcount_reg_n_0_[5] ;
  wire \dyn_ctrl_gen_stat[gen_dhcp_disc] ;
  wire \dyn_ctrl_gen_stat[gen_dhcp_req] ;
  wire \dyn_ctrl_gen_stat[gen_rarp] ;
  wire \dyn_ctrl_in_stat[any_arp] ;
  wire \dyn_ctrl_in_stat[good_dhcp_ack] ;
  wire \dyn_ctrl_in_stat[good_dhcp_offer] ;
  wire \dyn_ctrl_in_stat[good_rarp] ;
  wire [30:0]\dyn_ctrl_stat[dhcp_offer_ip] ;
  wire [31:0]\dyn_ctrl_stat[dhcp_offer_serv_ip] ;
  wire [30:2]\dyn_ctrl_stat[dhcp_xid] ;
  wire \dyn_ctrl_stat[pending_dhcp_disc] ;
  wire \dyn_ctrl_stat[pending_dhcp_req] ;
  wire \dyn_ctrl_stat[pending_rarp] ;
  wire \dyn_response_seen[0]_i_1_n_0 ;
  wire \dyn_response_seen[1]_i_1_n_0 ;
  wire \dyn_response_seen[1]_i_2_n_0 ;
  wire \dyn_response_seen_reg_n_0_[0] ;
  wire \dyn_response_seen_reg_n_0_[1] ;
  wire eqOp16_out;
  wire eqOp22_out;
  wire eqOp23_out;
  wire eqOp4_out;
  wire is_dhcp_xid_hi_i_2_n_0;
  wire is_dhcp_xid_hi_i_3_n_0;
  wire is_dhcp_xid_hi_i_4_n_0;
  wire is_dhcp_xid_hi_i_5_n_0;
  wire is_dhcp_xid_hi_i_7_n_0;
  wire is_dhcp_xid_hi_reg;
  wire is_dhcp_xid_lo_i_8_n_0;
  wire is_dhcp_xid_lo_i_9_n_0;
  wire is_dyn_offer_ip01_i_2_n_0;
  wire is_dyn_offer_ip01_i_3_n_0;
  wire is_dyn_offer_ip01_i_4_n_0;
  wire is_dyn_offer_ip01_i_5_n_0;
  wire is_dyn_offer_ip01_i_7_n_0;
  wire is_dyn_offer_ip01_reg;
  wire is_dyn_offer_ip23_i_2_n_0;
  wire is_dyn_offer_ip23_i_4_n_0;
  wire is_dyn_offer_ip23_i_5_n_0;
  wire is_dyn_offer_ip23_i_7_n_0;
  wire is_dyn_offer_ip23_reg;
  wire is_dyn_offer_ip23_reg_0;
  wire is_our_b_ip01_i_2_n_0;
  wire is_our_b_ip01_i_3_n_0;
  wire is_our_b_ip01_i_4_n_0;
  wire is_our_b_ip01_i_5_n_0;
  wire is_our_b_ip01_i_7_n_0;
  wire is_our_b_ip01_reg;
  wire is_our_b_ip23_i_2_n_0;
  wire is_our_b_ip23_i_3_n_0;
  wire is_our_b_ip23_i_4_n_0;
  wire is_our_b_ip23_i_5_n_0;
  wire is_our_b_ip23_i_7_n_0;
  wire is_our_b_ip23_reg;
  wire [30:0]lfsr;
  wire [0:0]lfsr_next;
  wire \lfsr_reg[29]_srl14_n_0 ;
  wire \mux_value_p2[0]_i_4_n_0 ;
  wire \mux_value_p2[10]_i_4_n_0 ;
  wire \mux_value_p2[11]_i_4_n_0 ;
  wire \mux_value_p2[12]_i_4_n_0 ;
  wire \mux_value_p2[13]_i_4_n_0 ;
  wire \mux_value_p2[14]_i_4_n_0 ;
  wire \mux_value_p2[15]_i_4_n_0 ;
  wire \mux_value_p2[2]_i_4_n_0 ;
  wire \mux_value_p2[4]_i_5_n_0 ;
  wire \mux_value_p2[5]_i_4_n_0 ;
  wire \mux_value_p2[6]_i_5_n_0 ;
  wire \mux_value_p2[7]_i_5_n_0 ;
  wire \mux_value_p2[8]_i_4_n_0 ;
  wire [2:0]\mux_value_p2_reg[0] ;
  wire [7:0]plusOp;
  wire [5:0]plusOp__0;
  wire \state[dyn_ip][31]_i_1_n_0 ;
  wire \state[dyn_ip_set]_i_1_n_0 ;
  wire \state[expect_dhcp_ack]_i_1_n_0 ;
  wire \state[expect_dhcp_offer]_i_1_n_0 ;
  wire \state[expect_rarp_resp]_i_1_n_0 ;
  wire \state[pending_dhcp_disc]_i_1_n_0 ;
  wire \state[pending_dhcp_req]_i_1_n_0 ;
  wire \state_reg[dhcp_offer_ip][25]_0 ;
  wire [4:0]\state_reg[dhcp_offer_ip][31]_0 ;
  wire [0:0]\state_reg[dhcp_offer_ip][31]_1 ;
  wire \state_reg[dhcp_offer_ip][3]_0 ;
  wire \state_reg[dhcp_offer_ip][6]_0 ;
  wire \state_reg[dhcp_offer_serv_ip][16]_0 ;
  wire \state_reg[dhcp_offer_serv_ip][18]_0 ;
  wire \state_reg[dhcp_offer_serv_ip][19]_0 ;
  wire \state_reg[dhcp_offer_serv_ip][20]_0 ;
  wire \state_reg[dhcp_offer_serv_ip][21]_0 ;
  wire \state_reg[dhcp_offer_serv_ip][22]_0 ;
  wire \state_reg[dhcp_offer_serv_ip][23]_0 ;
  wire \state_reg[dhcp_offer_serv_ip][24]_0 ;
  wire [3:0]\state_reg[dhcp_offer_serv_ip][25]_0 ;
  wire \state_reg[dhcp_offer_serv_ip][26]_0 ;
  wire \state_reg[dhcp_offer_serv_ip][27]_0 ;
  wire \state_reg[dhcp_offer_serv_ip][28]_0 ;
  wire \state_reg[dhcp_offer_serv_ip][29]_0 ;
  wire \state_reg[dhcp_offer_serv_ip][30]_0 ;
  wire \state_reg[dhcp_offer_serv_ip][31]_0 ;
  wire [31:0]\state_reg[dhcp_offer_serv_ip][31]_1 ;
  wire [31:0]\state_reg[dyn_ip][31]_0 ;
  wire [31:0]\state_reg[dyn_ip][31]_1 ;
  wire \state_reg[dyn_ip_set]_0 ;
  wire \state_reg[expect_dhcp_ack]_0 ;
  wire \state_reg[expect_dhcp_offer]_0 ;
  wire \state_reg[expect_rarp_resp_n_0_] ;
  wire \state_reg[pending_dhcp_disc]_0 ;
  wire \state_reg[pending_dhcp_req]_0 ;
  wire \state_reg[pending_dhcp_req]_1 ;
  wire \state_reg[pending_dhcp_req]_2 ;
  wire \state_reg[pending_dhcp_req]_3 ;
  wire \state_reg[pending_rarp]_0 ;
  wire \state_reg[pending_rarp]_1 ;
  wire \state_reg[pending_rarp]_2 ;

  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFFFFFE00)) 
    active_p0_i_1
       (.I0(\dyn_ctrl_stat[pending_dhcp_req] ),
        .I1(\dyn_ctrl_stat[pending_dhcp_disc] ),
        .I2(\dyn_ctrl_stat[pending_rarp] ),
        .I3(active_p0_reg),
        .I4(active_p0_reg_0),
        .O(\state_reg[pending_dhcp_req]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0F11)) 
    \cmdi_p0[0]_i_1 
       (.I0(\dyn_ctrl_stat[pending_rarp] ),
        .I1(\dyn_ctrl_stat[pending_dhcp_disc] ),
        .I2(cmdi_p0_reg_rep),
        .I3(\cmdi_p0_reg[0] ),
        .O(\state_reg[pending_rarp]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cmdi_p0[2]_i_2 
       (.I0(\dyn_ctrl_stat[pending_dhcp_req] ),
        .I1(\dyn_ctrl_stat[pending_dhcp_disc] ),
        .O(\state_reg[pending_dhcp_req]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hFFFFFE00)) 
    \cmdi_p0[7]_i_1 
       (.I0(\dyn_ctrl_stat[pending_dhcp_req] ),
        .I1(\dyn_ctrl_stat[pending_dhcp_disc] ),
        .I2(\dyn_ctrl_stat[pending_rarp] ),
        .I3(active_p0_reg),
        .I4(\cmdi_p0_reg[0] ),
        .O(\state_reg[pending_dhcp_req]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \cmdi_p0[7]_i_4 
       (.I0(\dyn_ctrl_stat[pending_dhcp_req] ),
        .I1(\dyn_ctrl_stat[pending_dhcp_disc] ),
        .I2(\dyn_ctrl_stat[pending_rarp] ),
        .O(\state_reg[pending_dhcp_req]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[0]_i_1 
       (.I0(counter_reg[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \counter[1]_i_1 
       (.I0(counter_reg[0]),
        .I1(counter_reg[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \counter[2]_i_1 
       (.I0(counter_reg[0]),
        .I1(counter_reg[1]),
        .I2(counter_reg[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \counter[3]_i_1 
       (.I0(counter_reg[1]),
        .I1(counter_reg[0]),
        .I2(counter_reg[2]),
        .I3(counter_reg[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \counter[4]_i_1 
       (.I0(counter_reg[2]),
        .I1(counter_reg[0]),
        .I2(counter_reg[1]),
        .I3(counter_reg[3]),
        .I4(counter_reg[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \counter[5]_i_1 
       (.I0(counter_reg[3]),
        .I1(counter_reg[1]),
        .I2(counter_reg[0]),
        .I3(counter_reg[2]),
        .I4(counter_reg[4]),
        .I5(counter_reg[5]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \counter[6]_i_1 
       (.I0(\counter[7]_i_2_n_0 ),
        .I1(counter_reg[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \counter[7]_i_1 
       (.I0(\counter[7]_i_2_n_0 ),
        .I1(counter_reg[6]),
        .I2(counter_reg[7]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \counter[7]_i_2 
       (.I0(counter_reg[5]),
        .I1(counter_reg[3]),
        .I2(counter_reg[1]),
        .I3(counter_reg[0]),
        .I4(counter_reg[2]),
        .I5(counter_reg[4]),
        .O(\counter[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(counter_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(counter_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(counter_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(counter_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp[4]),
        .Q(counter_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp[5]),
        .Q(counter_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp[6]),
        .Q(counter_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp[7]),
        .Q(counter_reg[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \dhcp_count[0]_i_1 
       (.I0(\dyn_ctrl_stat[dhcp_xid] [2]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dhcp_count[1]_i_1 
       (.I0(\dyn_ctrl_stat[dhcp_xid] [2]),
        .I1(\dyn_ctrl_stat[dhcp_xid] [3]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \dhcp_count[2]_i_1 
       (.I0(\dyn_ctrl_stat[dhcp_xid] [2]),
        .I1(\dyn_ctrl_stat[dhcp_xid] [3]),
        .I2(\dyn_ctrl_stat[dhcp_xid] [4]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \dhcp_count[3]_i_1 
       (.I0(\dyn_ctrl_stat[dhcp_xid] [3]),
        .I1(\dyn_ctrl_stat[dhcp_xid] [2]),
        .I2(\dyn_ctrl_stat[dhcp_xid] [4]),
        .I3(\dhcp_latched_reg[23]_0 [0]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \dhcp_count[4]_i_1 
       (.I0(\dyn_ctrl_stat[dhcp_xid] [4]),
        .I1(\dyn_ctrl_stat[dhcp_xid] [2]),
        .I2(\dyn_ctrl_stat[dhcp_xid] [3]),
        .I3(\dhcp_latched_reg[23]_0 [0]),
        .I4(\dyn_ctrl_stat[dhcp_xid] [6]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \dhcp_count[5]_i_1 
       (.I0(\dhcp_latched_reg[23]_0 [0]),
        .I1(\dyn_ctrl_stat[dhcp_xid] [3]),
        .I2(\dyn_ctrl_stat[dhcp_xid] [2]),
        .I3(\dyn_ctrl_stat[dhcp_xid] [4]),
        .I4(\dyn_ctrl_stat[dhcp_xid] [6]),
        .I5(\dhcp_latched_reg[23]_0 [1]),
        .O(plusOp__0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_count_reg[0] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(plusOp__0[0]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_count_reg[1] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(plusOp__0[1]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_count_reg[2] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(plusOp__0[2]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_count_reg[3] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(plusOp__0[3]),
        .Q(\dhcp_latched_reg[23]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_count_reg[4] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(plusOp__0[4]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_count_reg[5] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(plusOp__0[5]),
        .Q(\dhcp_latched_reg[23]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[0] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(counter_reg[0]),
        .Q(\dhcp_latched_reg[23]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[10] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(lfsr[2]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[11] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(lfsr[3]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[12] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(lfsr[4]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[13] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(lfsr[5]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[14] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(lfsr[6]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[15] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(lfsr[7]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[16] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(lfsr[8]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[17] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(lfsr[9]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[18] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(lfsr[10]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[19] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(lfsr[11]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[1] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(counter_reg[1]),
        .Q(\dhcp_latched_reg[23]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[20] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(lfsr[12]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[21] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(lfsr[13]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[22] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(lfsr[14]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[23] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(lfsr[15]),
        .Q(\dhcp_latched_reg[23]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[2] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(counter_reg[2]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[3] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(counter_reg[3]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[4] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(counter_reg[4]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[5] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(counter_reg[5]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[6] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(counter_reg[6]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[7] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(counter_reg[7]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[8] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(lfsr[0]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dhcp_latched_reg[9] 
       (.C(clk_in),
        .CE(\dhcp_count_reg[5]_0 ),
        .D(lfsr[1]),
        .Q(\dyn_ctrl_stat[dhcp_xid] [17]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \dhcp_retry[0]_i_1 
       (.I0(\dhcp_retry_reg_n_0_[0] ),
        .O(\dhcp_retry[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \dhcp_retry[1]_i_2 
       (.I0(\dhcp_count_reg[5]_0 ),
        .I1(\dhcp_retry_reg_n_0_[0] ),
        .I2(\dhcp_retry_reg_n_0_[1] ),
        .O(\dhcp_retry[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \dhcp_retry[1]_i_3 
       (.I0(\dhcp_retry_reg_n_0_[0] ),
        .I1(\dhcp_retry_reg_n_0_[1] ),
        .O(\dhcp_retry[1]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \dhcp_retry_reg[0] 
       (.C(clk_in),
        .CE(\dhcp_retry[1]_i_2_n_0 ),
        .D(\dhcp_retry[0]_i_1_n_0 ),
        .Q(\dhcp_retry_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    \dhcp_retry_reg[1] 
       (.C(clk_in),
        .CE(\dhcp_retry[1]_i_2_n_0 ),
        .D(\dhcp_retry[1]_i_3_n_0 ),
        .Q(\dhcp_retry_reg_n_0_[1] ),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \downcount[1]_i_1 
       (.I0(\dhcp_count_reg[5]_0 ),
        .I1(\downcount_reg_n_0_[1] ),
        .I2(Q),
        .O(\downcount[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA6FFFFAAA6AAAA)) 
    \downcount[2]_i_1 
       (.I0(\downcount_reg_n_0_[2] ),
        .I1(\downcount_reg[2]_0 ),
        .I2(Q),
        .I3(\downcount_reg_n_0_[1] ),
        .I4(\downcount_reg[4]_0 ),
        .I5(\dyn_ctrl_in_stat[any_arp] ),
        .O(\downcount[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hEEEEEEEB)) 
    \downcount[3]_i_1 
       (.I0(\dhcp_count_reg[5]_0 ),
        .I1(\downcount_reg_n_0_[3] ),
        .I2(\downcount_reg_n_0_[1] ),
        .I3(Q),
        .I4(\downcount_reg_n_0_[2] ),
        .O(\downcount[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEB)) 
    \downcount[4]_i_1 
       (.I0(\dhcp_count_reg[5]_0 ),
        .I1(\downcount_reg_n_0_[4] ),
        .I2(\downcount_reg_n_0_[2] ),
        .I3(Q),
        .I4(\downcount_reg_n_0_[1] ),
        .I5(\downcount_reg_n_0_[3] ),
        .O(\downcount[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \downcount[5]_i_1 
       (.I0(\dhcp_count_reg[5]_0 ),
        .I1(\dyn_response_seen_reg_n_0_[0] ),
        .I2(\dyn_response_seen_reg_n_0_[1] ),
        .O(downcount__0));
  LUT3 #(
    .INIT(8'hB8)) 
    \downcount[5]_i_2 
       (.I0(\downcount_reg[2]_0 ),
        .I1(\downcount_reg[4]_0 ),
        .I2(\dyn_ctrl_in_stat[any_arp] ),
        .O(\downcount[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \downcount[5]_i_3 
       (.I0(\downcount_reg_n_0_[3] ),
        .I1(\downcount_reg_n_0_[1] ),
        .I2(Q),
        .I3(\downcount_reg_n_0_[2] ),
        .I4(\downcount_reg_n_0_[4] ),
        .I5(\downcount_reg_n_0_[5] ),
        .O(\downcount[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \downcount[5]_i_4 
       (.I0(\downcount_reg_n_0_[4] ),
        .I1(\downcount_reg_n_0_[2] ),
        .I2(Q),
        .I3(\downcount_reg_n_0_[1] ),
        .I4(\downcount_reg_n_0_[3] ),
        .I5(\downcount_reg_n_0_[5] ),
        .O(\downcount_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \downcount_reg[0] 
       (.C(clk_in),
        .CE(\downcount[5]_i_2_n_0 ),
        .D(\downcount_reg[0]_0 ),
        .Q(Q),
        .R(downcount__0));
  FDRE #(
    .INIT(1'b0)) 
    \downcount_reg[1] 
       (.C(clk_in),
        .CE(\downcount[5]_i_2_n_0 ),
        .D(\downcount[1]_i_1_n_0 ),
        .Q(\downcount_reg_n_0_[1] ),
        .R(downcount__0));
  FDRE #(
    .INIT(1'b0)) 
    \downcount_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\downcount[2]_i_1_n_0 ),
        .Q(\downcount_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \downcount_reg[3] 
       (.C(clk_in),
        .CE(\downcount[5]_i_2_n_0 ),
        .D(\downcount[3]_i_1_n_0 ),
        .Q(\downcount_reg_n_0_[3] ),
        .R(downcount__0));
  FDRE #(
    .INIT(1'b0)) 
    \downcount_reg[4] 
       (.C(clk_in),
        .CE(\downcount[5]_i_2_n_0 ),
        .D(\downcount[4]_i_1_n_0 ),
        .Q(\downcount_reg_n_0_[4] ),
        .R(downcount__0));
  FDRE #(
    .INIT(1'b0)) 
    \downcount_reg[5] 
       (.C(clk_in),
        .CE(\downcount[5]_i_2_n_0 ),
        .D(\downcount[5]_i_3_n_0 ),
        .Q(\downcount_reg_n_0_[5] ),
        .R(downcount__0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \dyn_gen_stat[gen_dhcp_req]_i_1 
       (.I0(\dyn_ctrl_stat[pending_dhcp_disc] ),
        .I1(\dyn_ctrl_stat[pending_dhcp_req] ),
        .I2(active_p0_reg),
        .I3(\dyn_ctrl_stat[pending_rarp] ),
        .O(\state_reg[pending_dhcp_disc]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \dyn_response_seen[0]_i_1 
       (.I0(\dyn_response_seen_reg_n_0_[0] ),
        .O(\dyn_response_seen[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \dyn_response_seen[1]_i_1 
       (.I0(\dhcp_count_reg[5]_0 ),
        .I1(\dyn_response_seen_reg_n_0_[0] ),
        .I2(\dyn_response_seen_reg_n_0_[1] ),
        .O(\dyn_response_seen[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \dyn_response_seen[1]_i_2 
       (.I0(\dyn_response_seen_reg_n_0_[0] ),
        .I1(\dyn_response_seen_reg_n_0_[1] ),
        .O(\dyn_response_seen[1]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \dyn_response_seen_reg[0] 
       (.C(clk_in),
        .CE(\dyn_response_seen[1]_i_1_n_0 ),
        .D(\dyn_response_seen[0]_i_1_n_0 ),
        .Q(\dyn_response_seen_reg_n_0_[0] ),
        .S(\state[dyn_ip][31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \dyn_response_seen_reg[1] 
       (.C(clk_in),
        .CE(\dyn_response_seen[1]_i_1_n_0 ),
        .D(\dyn_response_seen[1]_i_2_n_0 ),
        .Q(\dyn_response_seen_reg_n_0_[1] ),
        .S(\state[dyn_ip][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    is_dhcp_xid_hi_i_1
       (.I0(is_dhcp_xid_hi_i_2_n_0),
        .I1(is_dhcp_xid_hi_i_3_n_0),
        .I2(is_dhcp_xid_hi_i_4_n_0),
        .I3(is_dhcp_xid_hi_i_5_n_0),
        .I4(is_dhcp_xid_hi_reg),
        .I5(is_dhcp_xid_hi_i_7_n_0),
        .O(eqOp16_out));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_dhcp_xid_hi_i_2
       (.I0(\dyn_ctrl_stat[dhcp_xid] [22]),
        .I1(D[6]),
        .I2(D[7]),
        .I3(\dyn_ctrl_stat[dhcp_xid] [23]),
        .I4(D[8]),
        .I5(\dyn_ctrl_stat[dhcp_xid] [24]),
        .O(is_dhcp_xid_hi_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_dhcp_xid_hi_i_3
       (.I0(\dyn_ctrl_stat[dhcp_xid] [25]),
        .I1(D[9]),
        .I2(D[10]),
        .I3(\dyn_ctrl_stat[dhcp_xid] [26]),
        .I4(D[11]),
        .I5(\dyn_ctrl_stat[dhcp_xid] [27]),
        .O(is_dhcp_xid_hi_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_dhcp_xid_hi_i_4
       (.I0(\dyn_ctrl_stat[dhcp_xid] [16]),
        .I1(D[0]),
        .I2(D[1]),
        .I3(\dyn_ctrl_stat[dhcp_xid] [17]),
        .I4(D[2]),
        .I5(\dyn_ctrl_stat[dhcp_xid] [18]),
        .O(is_dhcp_xid_hi_i_4_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_dhcp_xid_hi_i_5
       (.I0(\dyn_ctrl_stat[dhcp_xid] [19]),
        .I1(D[3]),
        .I2(D[4]),
        .I3(\dyn_ctrl_stat[dhcp_xid] [20]),
        .I4(D[5]),
        .I5(\dyn_ctrl_stat[dhcp_xid] [21]),
        .O(is_dhcp_xid_hi_i_5_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_dhcp_xid_hi_i_7
       (.I0(\dyn_ctrl_stat[dhcp_xid] [28]),
        .I1(D[12]),
        .I2(D[14]),
        .I3(\dyn_ctrl_stat[dhcp_xid] [30]),
        .I4(D[13]),
        .I5(\dyn_ctrl_stat[dhcp_xid] [29]),
        .O(is_dhcp_xid_hi_i_7_n_0));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    is_dhcp_xid_lo_i_3
       (.I0(\dyn_ctrl_stat[dhcp_xid] [6]),
        .I1(D[6]),
        .I2(\dhcp_latched_reg[23]_0 [2]),
        .I3(D[8]),
        .I4(D[3]),
        .I5(\dyn_ctrl_stat[dhcp_xid] [3]),
        .O(\dhcp_count_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    is_dhcp_xid_lo_i_5
       (.I0(is_dhcp_xid_lo_i_8_n_0),
        .I1(\dyn_ctrl_stat[dhcp_xid] [15]),
        .I2(D[15]),
        .I3(\dyn_ctrl_stat[dhcp_xid] [12]),
        .I4(D[12]),
        .I5(is_dhcp_xid_lo_i_9_n_0),
        .O(\dhcp_latched_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    is_dhcp_xid_lo_i_7
       (.I0(\dyn_ctrl_stat[dhcp_xid] [10]),
        .I1(D[10]),
        .I2(\dhcp_latched_reg[23]_0 [0]),
        .I3(D[5]),
        .I4(D[4]),
        .I5(\dyn_ctrl_stat[dhcp_xid] [4]),
        .O(\dhcp_latched_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_dhcp_xid_lo_i_8
       (.I0(\dyn_ctrl_stat[dhcp_xid] [14]),
        .I1(D[14]),
        .I2(D[2]),
        .I3(\dyn_ctrl_stat[dhcp_xid] [2]),
        .I4(D[13]),
        .I5(\dyn_ctrl_stat[dhcp_xid] [13]),
        .O(is_dhcp_xid_lo_i_8_n_0));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    is_dhcp_xid_lo_i_9
       (.I0(\dyn_ctrl_stat[dhcp_xid] [11]),
        .I1(D[11]),
        .I2(D[6]),
        .I3(\dyn_ctrl_stat[dhcp_xid] [6]),
        .I4(\dyn_ctrl_stat[dhcp_xid] [4]),
        .I5(D[4]),
        .O(is_dhcp_xid_lo_i_9_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    is_dyn_offer_ip01_i_1
       (.I0(is_dyn_offer_ip01_i_2_n_0),
        .I1(is_dyn_offer_ip01_i_3_n_0),
        .I2(is_dyn_offer_ip01_i_4_n_0),
        .I3(is_dyn_offer_ip01_i_5_n_0),
        .I4(is_dyn_offer_ip01_reg),
        .I5(is_dyn_offer_ip01_i_7_n_0),
        .O(eqOp4_out));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_dyn_offer_ip01_i_2
       (.I0(\dyn_ctrl_stat[dhcp_offer_ip] [22]),
        .I1(D[6]),
        .I2(D[7]),
        .I3(\dyn_ctrl_stat[dhcp_offer_ip] [23]),
        .I4(D[8]),
        .I5(\dyn_ctrl_stat[dhcp_offer_ip] [24]),
        .O(is_dyn_offer_ip01_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_dyn_offer_ip01_i_3
       (.I0(\dyn_ctrl_stat[dhcp_offer_ip] [25]),
        .I1(D[9]),
        .I2(D[10]),
        .I3(\dyn_ctrl_stat[dhcp_offer_ip] [26]),
        .I4(D[11]),
        .I5(\dyn_ctrl_stat[dhcp_offer_ip] [27]),
        .O(is_dyn_offer_ip01_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_dyn_offer_ip01_i_4
       (.I0(\dyn_ctrl_stat[dhcp_offer_ip] [16]),
        .I1(D[0]),
        .I2(D[2]),
        .I3(\dyn_ctrl_stat[dhcp_offer_ip] [18]),
        .I4(D[1]),
        .I5(\dyn_ctrl_stat[dhcp_offer_ip] [17]),
        .O(is_dyn_offer_ip01_i_4_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_dyn_offer_ip01_i_5
       (.I0(\dyn_ctrl_stat[dhcp_offer_ip] [19]),
        .I1(D[3]),
        .I2(D[4]),
        .I3(\dyn_ctrl_stat[dhcp_offer_ip] [20]),
        .I4(D[5]),
        .I5(\dyn_ctrl_stat[dhcp_offer_ip] [21]),
        .O(is_dyn_offer_ip01_i_5_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_dyn_offer_ip01_i_7
       (.I0(\dyn_ctrl_stat[dhcp_offer_ip] [28]),
        .I1(D[12]),
        .I2(D[13]),
        .I3(\dyn_ctrl_stat[dhcp_offer_ip] [29]),
        .I4(D[14]),
        .I5(\dyn_ctrl_stat[dhcp_offer_ip] [30]),
        .O(is_dyn_offer_ip01_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    is_dyn_offer_ip23_i_1
       (.I0(is_dyn_offer_ip23_i_2_n_0),
        .I1(is_dyn_offer_ip23_reg),
        .I2(is_dyn_offer_ip23_i_4_n_0),
        .I3(is_dyn_offer_ip23_i_5_n_0),
        .I4(is_dyn_offer_ip23_reg_0),
        .I5(is_dyn_offer_ip23_i_7_n_0),
        .O(\state_reg[dhcp_offer_ip][6]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_dyn_offer_ip23_i_2
       (.I0(\dyn_ctrl_stat[dhcp_offer_ip] [6]),
        .I1(D[6]),
        .I2(D[8]),
        .I3(\dyn_ctrl_stat[dhcp_offer_ip] [8]),
        .I4(D[7]),
        .I5(\dyn_ctrl_stat[dhcp_offer_ip] [7]),
        .O(is_dyn_offer_ip23_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_dyn_offer_ip23_i_4
       (.I0(\dyn_ctrl_stat[dhcp_offer_ip] [0]),
        .I1(D[0]),
        .I2(D[1]),
        .I3(\dyn_ctrl_stat[dhcp_offer_ip] [1]),
        .I4(D[2]),
        .I5(\dyn_ctrl_stat[dhcp_offer_ip] [2]),
        .O(is_dyn_offer_ip23_i_4_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_dyn_offer_ip23_i_5
       (.I0(\dyn_ctrl_stat[dhcp_offer_ip] [3]),
        .I1(D[3]),
        .I2(D[5]),
        .I3(\dyn_ctrl_stat[dhcp_offer_ip] [5]),
        .I4(D[4]),
        .I5(\dyn_ctrl_stat[dhcp_offer_ip] [4]),
        .O(is_dyn_offer_ip23_i_5_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_dyn_offer_ip23_i_7
       (.I0(\dyn_ctrl_stat[dhcp_offer_ip] [12]),
        .I1(D[12]),
        .I2(D[14]),
        .I3(\dyn_ctrl_stat[dhcp_offer_ip] [14]),
        .I4(D[13]),
        .I5(\dyn_ctrl_stat[dhcp_offer_ip] [13]),
        .O(is_dyn_offer_ip23_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    is_our_b_ip01_i_1
       (.I0(is_our_b_ip01_i_2_n_0),
        .I1(is_our_b_ip01_i_3_n_0),
        .I2(is_our_b_ip01_i_4_n_0),
        .I3(is_our_b_ip01_i_5_n_0),
        .I4(is_our_b_ip01_reg),
        .I5(is_our_b_ip01_i_7_n_0),
        .O(eqOp23_out));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_our_b_ip01_i_2
       (.I0(\state_reg[dyn_ip][31]_0 [22]),
        .I1(D[6]),
        .I2(D[7]),
        .I3(\state_reg[dyn_ip][31]_0 [23]),
        .I4(D[8]),
        .I5(\state_reg[dyn_ip][31]_0 [24]),
        .O(is_our_b_ip01_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_our_b_ip01_i_3
       (.I0(\state_reg[dyn_ip][31]_0 [25]),
        .I1(D[9]),
        .I2(D[11]),
        .I3(\state_reg[dyn_ip][31]_0 [27]),
        .I4(D[10]),
        .I5(\state_reg[dyn_ip][31]_0 [26]),
        .O(is_our_b_ip01_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_our_b_ip01_i_4
       (.I0(\state_reg[dyn_ip][31]_0 [16]),
        .I1(D[0]),
        .I2(D[2]),
        .I3(\state_reg[dyn_ip][31]_0 [18]),
        .I4(D[1]),
        .I5(\state_reg[dyn_ip][31]_0 [17]),
        .O(is_our_b_ip01_i_4_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_our_b_ip01_i_5
       (.I0(\state_reg[dyn_ip][31]_0 [19]),
        .I1(D[3]),
        .I2(D[4]),
        .I3(\state_reg[dyn_ip][31]_0 [20]),
        .I4(D[5]),
        .I5(\state_reg[dyn_ip][31]_0 [21]),
        .O(is_our_b_ip01_i_5_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_our_b_ip01_i_7
       (.I0(\state_reg[dyn_ip][31]_0 [28]),
        .I1(D[12]),
        .I2(D[14]),
        .I3(\state_reg[dyn_ip][31]_0 [30]),
        .I4(D[13]),
        .I5(\state_reg[dyn_ip][31]_0 [29]),
        .O(is_our_b_ip01_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    is_our_b_ip23_i_1
       (.I0(is_our_b_ip23_i_2_n_0),
        .I1(is_our_b_ip23_i_3_n_0),
        .I2(is_our_b_ip23_i_4_n_0),
        .I3(is_our_b_ip23_i_5_n_0),
        .I4(is_our_b_ip23_reg),
        .I5(is_our_b_ip23_i_7_n_0),
        .O(eqOp22_out));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_our_b_ip23_i_2
       (.I0(\state_reg[dyn_ip][31]_0 [6]),
        .I1(D[6]),
        .I2(D[8]),
        .I3(\state_reg[dyn_ip][31]_0 [8]),
        .I4(D[7]),
        .I5(\state_reg[dyn_ip][31]_0 [7]),
        .O(is_our_b_ip23_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_our_b_ip23_i_3
       (.I0(\state_reg[dyn_ip][31]_0 [9]),
        .I1(D[9]),
        .I2(D[10]),
        .I3(\state_reg[dyn_ip][31]_0 [10]),
        .I4(D[11]),
        .I5(\state_reg[dyn_ip][31]_0 [11]),
        .O(is_our_b_ip23_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_our_b_ip23_i_4
       (.I0(\state_reg[dyn_ip][31]_0 [0]),
        .I1(D[0]),
        .I2(D[2]),
        .I3(\state_reg[dyn_ip][31]_0 [2]),
        .I4(D[1]),
        .I5(\state_reg[dyn_ip][31]_0 [1]),
        .O(is_our_b_ip23_i_4_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_our_b_ip23_i_5
       (.I0(\state_reg[dyn_ip][31]_0 [3]),
        .I1(D[3]),
        .I2(D[4]),
        .I3(\state_reg[dyn_ip][31]_0 [4]),
        .I4(D[5]),
        .I5(\state_reg[dyn_ip][31]_0 [5]),
        .O(is_our_b_ip23_i_5_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_our_b_ip23_i_7
       (.I0(\state_reg[dyn_ip][31]_0 [12]),
        .I1(D[12]),
        .I2(D[13]),
        .I3(\state_reg[dyn_ip][31]_0 [13]),
        .I4(D[14]),
        .I5(\state_reg[dyn_ip][31]_0 [14]),
        .O(is_our_b_ip23_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr[0]_i_1 
       (.I0(lfsr[2]),
        .I1(lfsr[30]),
        .O(lfsr_next));
  FDRE #(
    .INIT(1'b1)) 
    \lfsr_reg[0] 
       (.C(clk_in),
        .CE(E),
        .D(lfsr_next),
        .Q(lfsr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \lfsr_reg[10] 
       (.C(clk_in),
        .CE(E),
        .D(lfsr[9]),
        .Q(lfsr[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \lfsr_reg[11] 
       (.C(clk_in),
        .CE(E),
        .D(lfsr[10]),
        .Q(lfsr[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \lfsr_reg[12] 
       (.C(clk_in),
        .CE(E),
        .D(lfsr[11]),
        .Q(lfsr[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \lfsr_reg[13] 
       (.C(clk_in),
        .CE(E),
        .D(lfsr[12]),
        .Q(lfsr[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \lfsr_reg[14] 
       (.C(clk_in),
        .CE(E),
        .D(lfsr[13]),
        .Q(lfsr[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \lfsr_reg[15] 
       (.C(clk_in),
        .CE(E),
        .D(lfsr[14]),
        .Q(lfsr[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \lfsr_reg[1] 
       (.C(clk_in),
        .CE(E),
        .D(lfsr[0]),
        .Q(lfsr[1]),
        .R(1'b0));
  (* srl_bus_name = "\inst/t/fakernet/dyn_ctrl/lfsr_reg " *) 
  (* srl_name = "\inst/t/fakernet/dyn_ctrl/lfsr_reg[29]_srl14 " *) 
  SRL16E #(
    .INIT(16'h3FFF)) 
    \lfsr_reg[29]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(E),
        .CLK(clk_in),
        .D(lfsr[15]),
        .Q(\lfsr_reg[29]_srl14_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \lfsr_reg[2] 
       (.C(clk_in),
        .CE(E),
        .D(lfsr[1]),
        .Q(lfsr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \lfsr_reg[30]__0 
       (.C(clk_in),
        .CE(E),
        .D(\lfsr_reg[29]_srl14_n_0 ),
        .Q(lfsr[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \lfsr_reg[3] 
       (.C(clk_in),
        .CE(E),
        .D(lfsr[2]),
        .Q(lfsr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \lfsr_reg[4] 
       (.C(clk_in),
        .CE(E),
        .D(lfsr[3]),
        .Q(lfsr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \lfsr_reg[5] 
       (.C(clk_in),
        .CE(E),
        .D(lfsr[4]),
        .Q(lfsr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \lfsr_reg[6] 
       (.C(clk_in),
        .CE(E),
        .D(lfsr[5]),
        .Q(lfsr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \lfsr_reg[7] 
       (.C(clk_in),
        .CE(E),
        .D(lfsr[6]),
        .Q(lfsr[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \lfsr_reg[8] 
       (.C(clk_in),
        .CE(E),
        .D(lfsr[7]),
        .Q(lfsr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \lfsr_reg[9] 
       (.C(clk_in),
        .CE(E),
        .D(lfsr[8]),
        .Q(lfsr[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mux_value_p2[0]_i_3 
       (.I0(\dyn_ctrl_stat[dhcp_offer_serv_ip] [16]),
        .I1(\mux_value_p2_reg[0] [0]),
        .I2(\dyn_ctrl_stat[dhcp_offer_serv_ip] [0]),
        .I3(\mux_value_p2_reg[0] [1]),
        .I4(\mux_value_p2_reg[0] [2]),
        .I5(\mux_value_p2[0]_i_4_n_0 ),
        .O(\state_reg[dhcp_offer_serv_ip][16]_0 ));
  LUT5 #(
    .INIT(32'hAFCFAFC0)) 
    \mux_value_p2[0]_i_4 
       (.I0(\dyn_ctrl_stat[dhcp_offer_ip] [0]),
        .I1(\dyn_ctrl_stat[dhcp_offer_ip] [16]),
        .I2(\mux_value_p2_reg[0] [1]),
        .I3(\mux_value_p2_reg[0] [0]),
        .I4(\dyn_ctrl_stat[dhcp_xid] [16]),
        .O(\mux_value_p2[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mux_value_p2[10]_i_3 
       (.I0(\dyn_ctrl_stat[dhcp_offer_serv_ip] [26]),
        .I1(\mux_value_p2_reg[0] [0]),
        .I2(\dyn_ctrl_stat[dhcp_offer_serv_ip] [10]),
        .I3(\mux_value_p2_reg[0] [1]),
        .I4(\mux_value_p2_reg[0] [2]),
        .I5(\mux_value_p2[10]_i_4_n_0 ),
        .O(\state_reg[dhcp_offer_serv_ip][26]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mux_value_p2[10]_i_4 
       (.I0(\state_reg[dhcp_offer_ip][31]_0 [1]),
        .I1(\dyn_ctrl_stat[dhcp_offer_ip] [26]),
        .I2(\mux_value_p2_reg[0] [1]),
        .I3(\dyn_ctrl_stat[dhcp_xid] [10]),
        .I4(\mux_value_p2_reg[0] [0]),
        .I5(\dyn_ctrl_stat[dhcp_xid] [26]),
        .O(\mux_value_p2[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mux_value_p2[11]_i_3 
       (.I0(\dyn_ctrl_stat[dhcp_offer_serv_ip] [27]),
        .I1(\mux_value_p2_reg[0] [0]),
        .I2(\dyn_ctrl_stat[dhcp_offer_serv_ip] [11]),
        .I3(\mux_value_p2_reg[0] [1]),
        .I4(\mux_value_p2_reg[0] [2]),
        .I5(\mux_value_p2[11]_i_4_n_0 ),
        .O(\state_reg[dhcp_offer_serv_ip][27]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mux_value_p2[11]_i_4 
       (.I0(\state_reg[dhcp_offer_ip][31]_0 [2]),
        .I1(\dyn_ctrl_stat[dhcp_offer_ip] [27]),
        .I2(\mux_value_p2_reg[0] [1]),
        .I3(\dyn_ctrl_stat[dhcp_xid] [11]),
        .I4(\mux_value_p2_reg[0] [0]),
        .I5(\dyn_ctrl_stat[dhcp_xid] [27]),
        .O(\mux_value_p2[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mux_value_p2[12]_i_3 
       (.I0(\dyn_ctrl_stat[dhcp_offer_serv_ip] [28]),
        .I1(\mux_value_p2_reg[0] [0]),
        .I2(\dyn_ctrl_stat[dhcp_offer_serv_ip] [12]),
        .I3(\mux_value_p2_reg[0] [1]),
        .I4(\mux_value_p2_reg[0] [2]),
        .I5(\mux_value_p2[12]_i_4_n_0 ),
        .O(\state_reg[dhcp_offer_serv_ip][28]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mux_value_p2[12]_i_4 
       (.I0(\dyn_ctrl_stat[dhcp_offer_ip] [12]),
        .I1(\dyn_ctrl_stat[dhcp_offer_ip] [28]),
        .I2(\mux_value_p2_reg[0] [1]),
        .I3(\dyn_ctrl_stat[dhcp_xid] [12]),
        .I4(\mux_value_p2_reg[0] [0]),
        .I5(\dyn_ctrl_stat[dhcp_xid] [28]),
        .O(\mux_value_p2[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mux_value_p2[13]_i_3 
       (.I0(\dyn_ctrl_stat[dhcp_offer_serv_ip] [29]),
        .I1(\mux_value_p2_reg[0] [0]),
        .I2(\dyn_ctrl_stat[dhcp_offer_serv_ip] [13]),
        .I3(\mux_value_p2_reg[0] [1]),
        .I4(\mux_value_p2_reg[0] [2]),
        .I5(\mux_value_p2[13]_i_4_n_0 ),
        .O(\state_reg[dhcp_offer_serv_ip][29]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mux_value_p2[13]_i_4 
       (.I0(\dyn_ctrl_stat[dhcp_offer_ip] [13]),
        .I1(\dyn_ctrl_stat[dhcp_offer_ip] [29]),
        .I2(\mux_value_p2_reg[0] [1]),
        .I3(\dyn_ctrl_stat[dhcp_xid] [13]),
        .I4(\mux_value_p2_reg[0] [0]),
        .I5(\dyn_ctrl_stat[dhcp_xid] [29]),
        .O(\mux_value_p2[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mux_value_p2[14]_i_3 
       (.I0(\dyn_ctrl_stat[dhcp_offer_serv_ip] [30]),
        .I1(\mux_value_p2_reg[0] [0]),
        .I2(\dyn_ctrl_stat[dhcp_offer_serv_ip] [14]),
        .I3(\mux_value_p2_reg[0] [1]),
        .I4(\mux_value_p2_reg[0] [2]),
        .I5(\mux_value_p2[14]_i_4_n_0 ),
        .O(\state_reg[dhcp_offer_serv_ip][30]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mux_value_p2[14]_i_4 
       (.I0(\dyn_ctrl_stat[dhcp_offer_ip] [14]),
        .I1(\dyn_ctrl_stat[dhcp_offer_ip] [30]),
        .I2(\mux_value_p2_reg[0] [1]),
        .I3(\dyn_ctrl_stat[dhcp_xid] [14]),
        .I4(\mux_value_p2_reg[0] [0]),
        .I5(\dyn_ctrl_stat[dhcp_xid] [30]),
        .O(\mux_value_p2[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mux_value_p2[15]_i_3 
       (.I0(\dyn_ctrl_stat[dhcp_offer_serv_ip] [31]),
        .I1(\mux_value_p2_reg[0] [0]),
        .I2(\dyn_ctrl_stat[dhcp_offer_serv_ip] [15]),
        .I3(\mux_value_p2_reg[0] [1]),
        .I4(\mux_value_p2_reg[0] [2]),
        .I5(\mux_value_p2[15]_i_4_n_0 ),
        .O(\state_reg[dhcp_offer_serv_ip][31]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mux_value_p2[15]_i_4 
       (.I0(\state_reg[dhcp_offer_ip][31]_0 [3]),
        .I1(\state_reg[dhcp_offer_ip][31]_0 [4]),
        .I2(\mux_value_p2_reg[0] [1]),
        .I3(\dyn_ctrl_stat[dhcp_xid] [15]),
        .I4(\mux_value_p2_reg[0] [0]),
        .I5(\dhcp_latched_reg[23]_0 [4]),
        .O(\mux_value_p2[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FECE3E0E)) 
    \mux_value_p2[1]_i_3 
       (.I0(\dyn_ctrl_stat[dhcp_xid] [17]),
        .I1(\mux_value_p2_reg[0] [0]),
        .I2(\mux_value_p2_reg[0] [1]),
        .I3(\dyn_ctrl_stat[dhcp_offer_ip] [17]),
        .I4(\dyn_ctrl_stat[dhcp_offer_ip] [1]),
        .I5(\mux_value_p2_reg[0] [2]),
        .O(\dhcp_latched_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mux_value_p2[2]_i_3 
       (.I0(\dyn_ctrl_stat[dhcp_offer_serv_ip] [18]),
        .I1(\mux_value_p2_reg[0] [0]),
        .I2(\dyn_ctrl_stat[dhcp_offer_serv_ip] [2]),
        .I3(\mux_value_p2_reg[0] [1]),
        .I4(\mux_value_p2_reg[0] [2]),
        .I5(\mux_value_p2[2]_i_4_n_0 ),
        .O(\state_reg[dhcp_offer_serv_ip][18]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mux_value_p2[2]_i_4 
       (.I0(\dyn_ctrl_stat[dhcp_offer_ip] [2]),
        .I1(\dyn_ctrl_stat[dhcp_offer_ip] [18]),
        .I2(\mux_value_p2_reg[0] [1]),
        .I3(\dyn_ctrl_stat[dhcp_xid] [2]),
        .I4(\mux_value_p2_reg[0] [0]),
        .I5(\dyn_ctrl_stat[dhcp_xid] [18]),
        .O(\mux_value_p2[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \mux_value_p2[3]_i_2 
       (.I0(\dyn_ctrl_stat[dhcp_offer_serv_ip] [19]),
        .I1(\mux_value_p2_reg[0] [0]),
        .I2(\dyn_ctrl_stat[dhcp_offer_serv_ip] [3]),
        .I3(\mux_value_p2_reg[0] [1]),
        .O(\state_reg[dhcp_offer_serv_ip][19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mux_value_p2[3]_i_3 
       (.I0(\dyn_ctrl_stat[dhcp_offer_ip] [3]),
        .I1(\dyn_ctrl_stat[dhcp_offer_ip] [19]),
        .I2(\mux_value_p2_reg[0] [1]),
        .I3(\dyn_ctrl_stat[dhcp_xid] [3]),
        .I4(\mux_value_p2_reg[0] [0]),
        .I5(\dyn_ctrl_stat[dhcp_xid] [19]),
        .O(\state_reg[dhcp_offer_ip][3]_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mux_value_p2[4]_i_3 
       (.I0(\dyn_ctrl_stat[dhcp_offer_serv_ip] [20]),
        .I1(\mux_value_p2_reg[0] [0]),
        .I2(\dyn_ctrl_stat[dhcp_offer_serv_ip] [4]),
        .I3(\mux_value_p2_reg[0] [1]),
        .I4(\mux_value_p2_reg[0] [2]),
        .I5(\mux_value_p2[4]_i_5_n_0 ),
        .O(\state_reg[dhcp_offer_serv_ip][20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mux_value_p2[4]_i_5 
       (.I0(\dyn_ctrl_stat[dhcp_offer_ip] [4]),
        .I1(\dyn_ctrl_stat[dhcp_offer_ip] [20]),
        .I2(\mux_value_p2_reg[0] [1]),
        .I3(\dyn_ctrl_stat[dhcp_xid] [4]),
        .I4(\mux_value_p2_reg[0] [0]),
        .I5(\dyn_ctrl_stat[dhcp_xid] [20]),
        .O(\mux_value_p2[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mux_value_p2[5]_i_2 
       (.I0(\dyn_ctrl_stat[dhcp_offer_serv_ip] [21]),
        .I1(\mux_value_p2_reg[0] [0]),
        .I2(\dyn_ctrl_stat[dhcp_offer_serv_ip] [5]),
        .I3(\mux_value_p2_reg[0] [1]),
        .I4(\mux_value_p2_reg[0] [2]),
        .I5(\mux_value_p2[5]_i_4_n_0 ),
        .O(\state_reg[dhcp_offer_serv_ip][21]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mux_value_p2[5]_i_4 
       (.I0(\dyn_ctrl_stat[dhcp_offer_ip] [5]),
        .I1(\dyn_ctrl_stat[dhcp_offer_ip] [21]),
        .I2(\mux_value_p2_reg[0] [1]),
        .I3(\dhcp_latched_reg[23]_0 [0]),
        .I4(\mux_value_p2_reg[0] [0]),
        .I5(\dyn_ctrl_stat[dhcp_xid] [21]),
        .O(\mux_value_p2[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mux_value_p2[6]_i_3 
       (.I0(\dyn_ctrl_stat[dhcp_offer_serv_ip] [22]),
        .I1(\mux_value_p2_reg[0] [0]),
        .I2(\dyn_ctrl_stat[dhcp_offer_serv_ip] [6]),
        .I3(\mux_value_p2_reg[0] [1]),
        .I4(\mux_value_p2_reg[0] [2]),
        .I5(\mux_value_p2[6]_i_5_n_0 ),
        .O(\state_reg[dhcp_offer_serv_ip][22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mux_value_p2[6]_i_5 
       (.I0(\dyn_ctrl_stat[dhcp_offer_ip] [6]),
        .I1(\dyn_ctrl_stat[dhcp_offer_ip] [22]),
        .I2(\mux_value_p2_reg[0] [1]),
        .I3(\dyn_ctrl_stat[dhcp_xid] [6]),
        .I4(\mux_value_p2_reg[0] [0]),
        .I5(\dyn_ctrl_stat[dhcp_xid] [22]),
        .O(\mux_value_p2[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mux_value_p2[7]_i_3 
       (.I0(\dyn_ctrl_stat[dhcp_offer_serv_ip] [23]),
        .I1(\mux_value_p2_reg[0] [0]),
        .I2(\dyn_ctrl_stat[dhcp_offer_serv_ip] [7]),
        .I3(\mux_value_p2_reg[0] [1]),
        .I4(\mux_value_p2_reg[0] [2]),
        .I5(\mux_value_p2[7]_i_5_n_0 ),
        .O(\state_reg[dhcp_offer_serv_ip][23]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mux_value_p2[7]_i_5 
       (.I0(\dyn_ctrl_stat[dhcp_offer_ip] [7]),
        .I1(\dyn_ctrl_stat[dhcp_offer_ip] [23]),
        .I2(\mux_value_p2_reg[0] [1]),
        .I3(\dhcp_latched_reg[23]_0 [1]),
        .I4(\mux_value_p2_reg[0] [0]),
        .I5(\dyn_ctrl_stat[dhcp_xid] [23]),
        .O(\mux_value_p2[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \mux_value_p2[8]_i_3 
       (.I0(\dyn_ctrl_stat[dhcp_offer_serv_ip] [24]),
        .I1(\mux_value_p2_reg[0] [0]),
        .I2(\dyn_ctrl_stat[dhcp_offer_serv_ip] [8]),
        .I3(\mux_value_p2_reg[0] [1]),
        .I4(\mux_value_p2_reg[0] [2]),
        .I5(\mux_value_p2[8]_i_4_n_0 ),
        .O(\state_reg[dhcp_offer_serv_ip][24]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mux_value_p2[8]_i_4 
       (.I0(\dyn_ctrl_stat[dhcp_offer_ip] [8]),
        .I1(\dyn_ctrl_stat[dhcp_offer_ip] [24]),
        .I2(\mux_value_p2_reg[0] [1]),
        .I3(\dhcp_latched_reg[23]_0 [2]),
        .I4(\mux_value_p2_reg[0] [0]),
        .I5(\dyn_ctrl_stat[dhcp_xid] [24]),
        .O(\mux_value_p2[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h30303F3F505F505F)) 
    \mux_value_p2[9]_i_3 
       (.I0(\dyn_ctrl_stat[dhcp_offer_ip] [25]),
        .I1(\state_reg[dhcp_offer_ip][31]_0 [0]),
        .I2(\mux_value_p2_reg[0] [1]),
        .I3(\dyn_ctrl_stat[dhcp_xid] [25]),
        .I4(\dhcp_latched_reg[23]_0 [3]),
        .I5(\mux_value_p2_reg[0] [0]),
        .O(\state_reg[dhcp_offer_ip][25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    reset_offset_p0_i_1
       (.I0(active_p0_reg),
        .I1(\dyn_ctrl_stat[pending_rarp] ),
        .I2(\dyn_ctrl_stat[pending_dhcp_disc] ),
        .I3(\dyn_ctrl_stat[pending_dhcp_req] ),
        .O(\state_reg[pending_rarp]_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[dyn_ip][31]_i_1 
       (.I0(\state_reg[expect_rarp_resp_n_0_] ),
        .I1(\dyn_ctrl_in_stat[good_rarp] ),
        .I2(\state_reg[expect_dhcp_ack]_0 ),
        .I3(\dyn_ctrl_in_stat[good_dhcp_ack] ),
        .O(\state[dyn_ip][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \state[dyn_ip_set]_i_1 
       (.I0(\state_reg[dyn_ip_set]_0 ),
        .I1(\dyn_ctrl_in_stat[good_dhcp_ack] ),
        .I2(\state_reg[expect_dhcp_ack]_0 ),
        .I3(\dyn_ctrl_in_stat[good_rarp] ),
        .I4(\state_reg[expect_rarp_resp_n_0_] ),
        .O(\state[dyn_ip_set]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \state[expect_dhcp_ack]_i_1 
       (.I0(\state_reg[expect_dhcp_ack]_0 ),
        .I1(\dyn_ctrl_in_stat[good_dhcp_ack] ),
        .O(\state[expect_dhcp_ack]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \state[expect_dhcp_offer]_i_1 
       (.I0(\state_reg[expect_dhcp_offer]_0 ),
        .I1(\dyn_ctrl_in_stat[good_dhcp_offer] ),
        .O(\state[expect_dhcp_offer]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \state[expect_rarp_resp]_i_1 
       (.I0(\state_reg[expect_rarp_resp_n_0_] ),
        .I1(\dyn_ctrl_in_stat[good_rarp] ),
        .O(\state[expect_rarp_resp]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \state[pending_dhcp_disc]_i_1 
       (.I0(\dhcp_retry_reg_n_0_[1] ),
        .I1(\dhcp_retry_reg_n_0_[0] ),
        .I2(\dhcp_count_reg[5]_0 ),
        .I3(\dyn_ctrl_stat[pending_dhcp_disc] ),
        .O(\state[pending_dhcp_disc]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA8A8A8)) 
    \state[pending_dhcp_req]_i_1 
       (.I0(\dhcp_count_reg[5]_0 ),
        .I1(\dhcp_retry_reg_n_0_[0] ),
        .I2(\dhcp_retry_reg_n_0_[1] ),
        .I3(\dyn_ctrl_in_stat[good_dhcp_offer] ),
        .I4(\state_reg[expect_dhcp_offer]_0 ),
        .I5(\dyn_ctrl_stat[pending_dhcp_req] ),
        .O(\state[pending_dhcp_req]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][0] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [0]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][10] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [10]),
        .Q(\state_reg[dhcp_offer_ip][31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][11] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [11]),
        .Q(\state_reg[dhcp_offer_ip][31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][12] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [12]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][13] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [13]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][14] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [14]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][15] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [15]),
        .Q(\state_reg[dhcp_offer_ip][31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][16] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [16]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][17] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [17]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][18] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [18]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][19] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [19]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][1] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [1]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][20] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [20]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][21] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [21]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][22] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [22]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][23] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [23]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][24] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [24]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][25] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [25]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][26] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [26]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][27] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [27]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][28] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [28]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][29] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [29]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][2] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [2]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][30] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [30]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][31] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [31]),
        .Q(\state_reg[dhcp_offer_ip][31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][3] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [3]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][4] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [4]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][5] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [5]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][6] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [6]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][7] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [7]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][8] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [8]),
        .Q(\dyn_ctrl_stat[dhcp_offer_ip] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_ip][9] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dyn_ip][31]_1 [9]),
        .Q(\state_reg[dhcp_offer_ip][31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][0] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [0]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][10] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [10]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][11] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [11]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][12] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [12]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][13] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [13]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][14] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [14]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][15] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [15]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][16] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [16]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][17] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [17]),
        .Q(\state_reg[dhcp_offer_serv_ip][25]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][18] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [18]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][19] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [19]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][1] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [1]),
        .Q(\state_reg[dhcp_offer_serv_ip][25]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][20] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [20]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][21] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [21]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][22] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [22]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][23] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [23]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][24] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [24]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][25] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [25]),
        .Q(\state_reg[dhcp_offer_serv_ip][25]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][26] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [26]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][27] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [27]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][28] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [28]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][29] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [29]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][2] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [2]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][30] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [30]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][31] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [31]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][3] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [3]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][4] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [4]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][5] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [5]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][6] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [6]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][7] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [7]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][8] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [8]),
        .Q(\dyn_ctrl_stat[dhcp_offer_serv_ip] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dhcp_offer_serv_ip][9] 
       (.C(clk_in),
        .CE(\state_reg[dhcp_offer_ip][31]_1 ),
        .D(\state_reg[dhcp_offer_serv_ip][31]_1 [9]),
        .Q(\state_reg[dhcp_offer_serv_ip][25]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][0] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [0]),
        .Q(\state_reg[dyn_ip][31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][10] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [10]),
        .Q(\state_reg[dyn_ip][31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][11] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [11]),
        .Q(\state_reg[dyn_ip][31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][12] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [12]),
        .Q(\state_reg[dyn_ip][31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][13] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [13]),
        .Q(\state_reg[dyn_ip][31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][14] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [14]),
        .Q(\state_reg[dyn_ip][31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][15] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [15]),
        .Q(\state_reg[dyn_ip][31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][16] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [16]),
        .Q(\state_reg[dyn_ip][31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][17] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [17]),
        .Q(\state_reg[dyn_ip][31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][18] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [18]),
        .Q(\state_reg[dyn_ip][31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][19] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [19]),
        .Q(\state_reg[dyn_ip][31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][1] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [1]),
        .Q(\state_reg[dyn_ip][31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][20] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [20]),
        .Q(\state_reg[dyn_ip][31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][21] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [21]),
        .Q(\state_reg[dyn_ip][31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][22] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [22]),
        .Q(\state_reg[dyn_ip][31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][23] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [23]),
        .Q(\state_reg[dyn_ip][31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][24] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [24]),
        .Q(\state_reg[dyn_ip][31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][25] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [25]),
        .Q(\state_reg[dyn_ip][31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][26] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [26]),
        .Q(\state_reg[dyn_ip][31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][27] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [27]),
        .Q(\state_reg[dyn_ip][31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][28] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [28]),
        .Q(\state_reg[dyn_ip][31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][29] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [29]),
        .Q(\state_reg[dyn_ip][31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][2] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [2]),
        .Q(\state_reg[dyn_ip][31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][30] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [30]),
        .Q(\state_reg[dyn_ip][31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][31] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [31]),
        .Q(\state_reg[dyn_ip][31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][3] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [3]),
        .Q(\state_reg[dyn_ip][31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][4] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [4]),
        .Q(\state_reg[dyn_ip][31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][5] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [5]),
        .Q(\state_reg[dyn_ip][31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][6] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [6]),
        .Q(\state_reg[dyn_ip][31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][7] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [7]),
        .Q(\state_reg[dyn_ip][31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][8] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [8]),
        .Q(\state_reg[dyn_ip][31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip][9] 
       (.C(clk_in),
        .CE(\state[dyn_ip][31]_i_1_n_0 ),
        .D(\state_reg[dyn_ip][31]_1 [9]),
        .Q(\state_reg[dyn_ip][31]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[dyn_ip_set] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\state[dyn_ip_set]_i_1_n_0 ),
        .Q(\state_reg[dyn_ip_set]_0 ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \state_reg[expect_dhcp_ack] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\state[expect_dhcp_ack]_i_1_n_0 ),
        .Q(\state_reg[expect_dhcp_ack]_0 ),
        .S(\dyn_ctrl_gen_stat[gen_dhcp_req] ));
  FDSE #(
    .INIT(1'b0)) 
    \state_reg[expect_dhcp_offer] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\state[expect_dhcp_offer]_i_1_n_0 ),
        .Q(\state_reg[expect_dhcp_offer]_0 ),
        .S(\dyn_ctrl_gen_stat[gen_dhcp_disc] ));
  FDSE #(
    .INIT(1'b0)) 
    \state_reg[expect_rarp_resp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\state[expect_rarp_resp]_i_1_n_0 ),
        .Q(\state_reg[expect_rarp_resp_n_0_] ),
        .S(\dyn_ctrl_gen_stat[gen_rarp] ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[pending_dhcp_disc] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\state[pending_dhcp_disc]_i_1_n_0 ),
        .Q(\dyn_ctrl_stat[pending_dhcp_disc] ),
        .R(\dyn_ctrl_gen_stat[gen_dhcp_disc] ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[pending_dhcp_req] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\state[pending_dhcp_req]_i_1_n_0 ),
        .Q(\dyn_ctrl_stat[pending_dhcp_req] ),
        .R(\dyn_ctrl_gen_stat[gen_dhcp_req] ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[pending_rarp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\state_reg[pending_rarp]_2 ),
        .Q(\dyn_ctrl_stat[pending_rarp] ),
        .R(\dyn_ctrl_gen_stat[gen_rarp] ));
endmodule

(* ORIG_REF_NAME = "fnet_in_state" *) 
module top_block_fakernet_top_0_0_fnet_in_state
   (D,
    \tcp_ctrl_recv[got_ack] ,
    \tcp_ctrl_recv[got_syn] ,
    \dyn_ctrl_in_stat[any_arp] ,
    \dyn_ctrl_in_stat[good_rarp] ,
    \dyn_ctrl_in_stat[good_dhcp_offer] ,
    \dyn_ctrl_in_stat[good_dhcp_ack] ,
    WEA,
    \dp_ram_udp_regacc_porto_reg[wr]_0 ,
    \dp_ram_tcp_template_porto_reg[wr]_0 ,
    \info_counts_reg[slow_tick]_0 ,
    \info_counts_reg[timeout_tick]_0 ,
    \info_counts_reg[words_div_32]_0 ,
    \info_counts_reg[start_packet]_0 ,
    \info_counts_reg[mac_for_us]_0 ,
    \info_counts_reg[start_arp]_0 ,
    \info_counts_reg[arp_our_ip]_0 ,
    \info_counts_reg[good_arp]_0 ,
    \info_counts_reg[good_rarp]_0 ,
    \info_counts_reg[start_ipv4]_0 ,
    \info_counts_reg[ip_hdr_ok]_0 ,
    \info_counts_reg[ip_a_for_us]_0 ,
    \info_counts_reg[ip_b_for_us]_0 ,
    \info_counts_reg[start_icmp]_0 ,
    \info_counts_reg[good_icmp]_0 ,
    \info_counts_reg[start_udp]_0 ,
    \info_counts_reg[good_udp]_0 ,
    \info_counts_reg[start_bootp]_0 ,
    \info_counts_reg[good_bootp]_0 ,
    \info_counts_reg[good_dhcp_offer]_0 ,
    \info_counts_reg[good_dhcp_ack]_0 ,
    \info_counts_reg[start_ntp]_0 ,
    \info_counts_reg[good_ntp]_0 ,
    \info_counts_reg[udp_arm]_0 ,
    \info_counts_reg[udp_badactivearm]_0 ,
    \info_counts_reg[udp_reset]_0 ,
    \info_counts_reg[udp_badreset]_0 ,
    \info_counts_reg[udp_disconnect]_0 ,
    \info_counts_reg[udp_baddisconnect]_0 ,
    \info_counts_reg[udp_regaccess]_0 ,
    \info_counts_reg[udp_regaccess_idp]_0 ,
    \info_counts_reg[udp_ra_is_otherip]_0 ,
    \info_counts_reg[udp_ra_seqplus1]_0 ,
    \info_counts_reg[udp_ra_repeat]_0 ,
    \info_counts_reg[udp_ra_busy]_0 ,
    \info_counts_reg[udp_ra_idp_busy]_0 ,
    \info_counts_reg[start_tcp]_0 ,
    \info_counts_reg[good_tcp]_0 ,
    \info_counts_reg[bad_cksum]_0 ,
    \info_counts_reg[bad_crc]_0 ,
    \info_counts_reg[spurious]_0 ,
    \info_counts_reg[stop_parse]_0 ,
    \regacc_aux_info[prod][v][reg_ch] ,
    \regacc_aux_info[prod][v][reg_idp] ,
    E,
    \ram_arp_icmp[prod][set_drop_dly] ,
    \ram_prod_udp_regacc_reg[set_hasdata]_0 ,
    \ram_udp_regres[0][prod2][set_again] ,
    \ram_udp_regres[1][prod2][set_again] ,
    \info_counts_reg[incomplete]_0 ,
    \w_reg[15]_0 ,
    \FSM_sequential_s_reg[state][5]_rep_0 ,
    \FSM_sequential_s_reg[state][1]_rep__0_0 ,
    \shift_reg_reg[0] ,
    \downcount_reg[0] ,
    \dyn_in_stat_reg[any_arp]_0 ,
    \word_prev1_reg[15]__0_0 ,
    \word_prev1_reg[15]__0_1 ,
    \word_prev1_reg[15]__0_2 ,
    \word_prev1_reg[15]__0_3 ,
    \word_prev1_reg[15]__0_4 ,
    \word_prev1_reg[15]__0_5 ,
    S,
    \tcp_ctrl_recv[ack_seqno] ,
    \cycle_count_reg[21] ,
    \cycle_count_reg[21]_0 ,
    \cycle_count_reg[21]_1 ,
    \cycle_count_reg[21]_2 ,
    \cycle_count_reg[21]_3 ,
    \cycle_count_reg[21]_4 ,
    \cycle_count_reg[21]_5 ,
    \s_reg[set_regacc_wcksum]_0 ,
    \s_reg[fill_ram_udp_regacc]_0 ,
    \regacc_aux_info[prod][set_reg_ch] ,
    \FSM_sequential_s_reg[state][1]_rep__0_1 ,
    is_w_0001_reg_0,
    is_w_0001_reg_1,
    is_w_0001_reg_2,
    is_w_0001_reg_3,
    is_w_0001_reg_4,
    is_w_0001_reg_5,
    \word_prev1_reg[15]__0_6 ,
    \s_reg[off][10]_0 ,
    \s_reg[off][10]_1 ,
    \s_reg[cur_other_ip_port][ip01][15]_0 ,
    \s_stat_reg[base_seqno][17] ,
    \w_reg[0]_0 ,
    \word_prev1_reg[9]__0_0 ,
    \word_prev1_reg[8]__0_0 ,
    \word_prev1_reg[10]__0_0 ,
    \s_reg[wcksum][16]_0 ,
    \s_stat_reg[base_seqno][2] ,
    \tcp_recv_reg[got_ack]_0 ,
    \s_stat_reg[base_seqno][16] ,
    slow_counter_tick_reg,
    \tcp_recv_reg[got_ack]_1 ,
    \tcp_recv_reg[got_ack]_2 ,
    \tcp_recv_reg[got_ack]_3 ,
    tcp_reset_reg,
    \tcp_recv_reg[got_ack]_4 ,
    \tcp_recv_reg[got_syn]_0 ,
    \tcp_recv_reg[window_len][15]_0 ,
    \tcp_recv_reg[window_len][14]_0 ,
    SS,
    \dyn_in_stat_reg[good_dhcp_offer]_0 ,
    \state_reg[pending_rarp] ,
    \s_reg[dyn_offer_ip_port][ip01][15]_0 ,
    \dly_actual_woff_reg[10]_0 ,
    \dly_actual_wdata_reg[15]_0 ,
    \info_counts_reg[b_ip0123][31]_0 ,
    \word_prev1_reg[15]__0_7 ,
    clk_in,
    \word_prev1_reg[14]__0_0 ,
    \word_prev1_reg[13]__0_0 ,
    \word_prev1_reg[12]__0_0 ,
    \word_prev1_reg[11]__0_0 ,
    \word_prev1_reg[10]__0_1 ,
    \word_prev1_reg[9]__0_1 ,
    \word_prev1_reg[8]__0_1 ,
    \word_prev1_reg[7]__0_0 ,
    \word_prev1_reg[6]__0_0 ,
    \word_prev1_reg[5]__0_0 ,
    \word_prev1_reg[4]__0_0 ,
    \word_prev1_reg[3]__0_0 ,
    \word_prev1_reg[1]__0_0 ,
    \word_prev1_reg[0]__0_0 ,
    in_got_word,
    Q,
    \s_reg[fill_ram_arp_icmp]_0 ,
    new_packet_prev1_reg_0,
    eqOp23_out,
    eqOp22_out,
    eqOp16_out,
    \s_reg[fill_ram_tcp_template]_0 ,
    CO,
    is_tcp_stat_max_sent16_eq_base_seqno16_reg_0,
    \s_reg[seqno_hi_same]_0 ,
    \s_reg[seqno_hi_next]_0 ,
    eqOp33_out,
    eqOp31_out,
    eqOp29_out,
    eqOp4_out,
    is_dyn_offer_ip23_reg_0,
    slow_counter_tick,
    \info_counts_reg[timeout_tick]_1 ,
    \info_counts_reg[udp_ra_idp_busy]_1 ,
    is_our_mac01_reg_0,
    \downcount_reg[0]_0 ,
    \dhcp_count_reg[5] ,
    \info_counts_reg[b_ip0123][31]_1 ,
    is_dhcp_xid_hi_reg_0,
    is_dyn_offer_ip01_reg_0,
    take_rtt_reg_i_2,
    O,
    \rgb_led_info1_reg[0] ,
    \rgb_led_info1_reg[9] ,
    \ram_udp_regacc[stat][hasdata] ,
    \info_counts_reg[ip_b_for_us]_1 ,
    \actual_wdata_reg[10]_0 ,
    \FSM_sequential_s_stat_reg[conn_state][0] ,
    \tcp_buf_stat[commit_overrun] ,
    \tcp_buf_stat[write_overrun] ,
    \actual_wdata[8]_i_5_0 ,
    \actual_wdata_reg[9]_0 ,
    \actual_wdata_reg[11]_0 ,
    \actual_wdata_reg[12]_0 ,
    \actual_wdata_reg[13]_0 ,
    \actual_wdata_reg[14]_0 ,
    \actual_wdata_reg[15]_0 ,
    \info_counts_reg[udp_ra_seqplus1]_1 ,
    \info_counts_reg[udp_ra_seqplus1]_2 ,
    is_w_le_tcp_stat_max_sent_lo_reg_0,
    \tcp_ctrl_stat[base_seqno] ,
    dly_actual_dowrite_i_34_0,
    is_dhcp_xid_lo_reg_0,
    is_dhcp_xid_lo_reg_1,
    is_dhcp_xid_lo_reg_2,
    is_w_ge_tcp_stat_base_seqno_lo_reg_0,
    tcp_reset,
    \tcp_ctrl_stat[same_ack] ,
    \packet_done[done] ,
    \info_counts_reg[abort_repeat] ,
    \s_stat_reg[same_ack][0] ,
    tc_limit_tcp_window,
    \dhcp_retry_reg[1] ,
    \state_reg[dhcp_offer_ip][31] ,
    \dyn_ctrl_stat[pending_rarp] );
  output [15:0]D;
  output \tcp_ctrl_recv[got_ack] ;
  output \tcp_ctrl_recv[got_syn] ;
  output \dyn_ctrl_in_stat[any_arp] ;
  output \dyn_ctrl_in_stat[good_rarp] ;
  output \dyn_ctrl_in_stat[good_dhcp_offer] ;
  output \dyn_ctrl_in_stat[good_dhcp_ack] ;
  output [0:0]WEA;
  output [0:0]\dp_ram_udp_regacc_porto_reg[wr]_0 ;
  output [0:0]\dp_ram_tcp_template_porto_reg[wr]_0 ;
  output \info_counts_reg[slow_tick]_0 ;
  output \info_counts_reg[timeout_tick]_0 ;
  output \info_counts_reg[words_div_32]_0 ;
  output \info_counts_reg[start_packet]_0 ;
  output \info_counts_reg[mac_for_us]_0 ;
  output \info_counts_reg[start_arp]_0 ;
  output \info_counts_reg[arp_our_ip]_0 ;
  output \info_counts_reg[good_arp]_0 ;
  output \info_counts_reg[good_rarp]_0 ;
  output \info_counts_reg[start_ipv4]_0 ;
  output \info_counts_reg[ip_hdr_ok]_0 ;
  output \info_counts_reg[ip_a_for_us]_0 ;
  output \info_counts_reg[ip_b_for_us]_0 ;
  output \info_counts_reg[start_icmp]_0 ;
  output \info_counts_reg[good_icmp]_0 ;
  output \info_counts_reg[start_udp]_0 ;
  output \info_counts_reg[good_udp]_0 ;
  output \info_counts_reg[start_bootp]_0 ;
  output \info_counts_reg[good_bootp]_0 ;
  output \info_counts_reg[good_dhcp_offer]_0 ;
  output \info_counts_reg[good_dhcp_ack]_0 ;
  output \info_counts_reg[start_ntp]_0 ;
  output \info_counts_reg[good_ntp]_0 ;
  output \info_counts_reg[udp_arm]_0 ;
  output \info_counts_reg[udp_badactivearm]_0 ;
  output \info_counts_reg[udp_reset]_0 ;
  output \info_counts_reg[udp_badreset]_0 ;
  output \info_counts_reg[udp_disconnect]_0 ;
  output \info_counts_reg[udp_baddisconnect]_0 ;
  output \info_counts_reg[udp_regaccess]_0 ;
  output \info_counts_reg[udp_regaccess_idp]_0 ;
  output \info_counts_reg[udp_ra_is_otherip]_0 ;
  output \info_counts_reg[udp_ra_seqplus1]_0 ;
  output \info_counts_reg[udp_ra_repeat]_0 ;
  output \info_counts_reg[udp_ra_busy]_0 ;
  output \info_counts_reg[udp_ra_idp_busy]_0 ;
  output \info_counts_reg[start_tcp]_0 ;
  output \info_counts_reg[good_tcp]_0 ;
  output \info_counts_reg[bad_cksum]_0 ;
  output \info_counts_reg[bad_crc]_0 ;
  output \info_counts_reg[spurious]_0 ;
  output \info_counts_reg[stop_parse]_0 ;
  output \regacc_aux_info[prod][v][reg_ch] ;
  output \regacc_aux_info[prod][v][reg_idp] ;
  output [0:0]E;
  output \ram_arp_icmp[prod][set_drop_dly] ;
  output [0:0]\ram_prod_udp_regacc_reg[set_hasdata]_0 ;
  output \ram_udp_regres[0][prod2][set_again] ;
  output \ram_udp_regres[1][prod2][set_again] ;
  output \info_counts_reg[incomplete]_0 ;
  output [12:0]\w_reg[15]_0 ;
  output \FSM_sequential_s_reg[state][5]_rep_0 ;
  output \FSM_sequential_s_reg[state][1]_rep__0_0 ;
  output \shift_reg_reg[0] ;
  output \downcount_reg[0] ;
  output \dyn_in_stat_reg[any_arp]_0 ;
  output \word_prev1_reg[15]__0_0 ;
  output \word_prev1_reg[15]__0_1 ;
  output \word_prev1_reg[15]__0_2 ;
  output \word_prev1_reg[15]__0_3 ;
  output \word_prev1_reg[15]__0_4 ;
  output \word_prev1_reg[15]__0_5 ;
  output [0:0]S;
  output [16:0]\tcp_ctrl_recv[ack_seqno] ;
  output \cycle_count_reg[21] ;
  output \cycle_count_reg[21]_0 ;
  output \cycle_count_reg[21]_1 ;
  output \cycle_count_reg[21]_2 ;
  output \cycle_count_reg[21]_3 ;
  output \cycle_count_reg[21]_4 ;
  output \cycle_count_reg[21]_5 ;
  output [0:0]\s_reg[set_regacc_wcksum]_0 ;
  output [0:0]\s_reg[fill_ram_udp_regacc]_0 ;
  output \regacc_aux_info[prod][set_reg_ch] ;
  output \FSM_sequential_s_reg[state][1]_rep__0_1 ;
  output is_w_0001_reg_0;
  output is_w_0001_reg_1;
  output is_w_0001_reg_2;
  output is_w_0001_reg_3;
  output is_w_0001_reg_4;
  output is_w_0001_reg_5;
  output [7:0]\word_prev1_reg[15]__0_6 ;
  output [9:0]\s_reg[off][10]_0 ;
  output [8:0]\s_reg[off][10]_1 ;
  output [31:0]\s_reg[cur_other_ip_port][ip01][15]_0 ;
  output \s_stat_reg[base_seqno][17] ;
  output \w_reg[0]_0 ;
  output \word_prev1_reg[9]__0_0 ;
  output \word_prev1_reg[8]__0_0 ;
  output \word_prev1_reg[10]__0_0 ;
  output [16:0]\s_reg[wcksum][16]_0 ;
  output \s_stat_reg[base_seqno][2] ;
  output \tcp_recv_reg[got_ack]_0 ;
  output [0:0]\s_stat_reg[base_seqno][16] ;
  output [0:0]slow_counter_tick_reg;
  output \tcp_recv_reg[got_ack]_1 ;
  output \tcp_recv_reg[got_ack]_2 ;
  output [0:0]\tcp_recv_reg[got_ack]_3 ;
  output tcp_reset_reg;
  output \tcp_recv_reg[got_ack]_4 ;
  output [0:0]\tcp_recv_reg[got_syn]_0 ;
  output [14:0]\tcp_recv_reg[window_len][15]_0 ;
  output [0:0]\tcp_recv_reg[window_len][14]_0 ;
  output [0:0]SS;
  output [0:0]\dyn_in_stat_reg[good_dhcp_offer]_0 ;
  output \state_reg[pending_rarp] ;
  output [31:0]\s_reg[dyn_offer_ip_port][ip01][15]_0 ;
  output [9:0]\dly_actual_woff_reg[10]_0 ;
  output [15:0]\dly_actual_wdata_reg[15]_0 ;
  output [31:0]\info_counts_reg[b_ip0123][31]_0 ;
  input \word_prev1_reg[15]__0_7 ;
  input clk_in;
  input \word_prev1_reg[14]__0_0 ;
  input \word_prev1_reg[13]__0_0 ;
  input \word_prev1_reg[12]__0_0 ;
  input \word_prev1_reg[11]__0_0 ;
  input \word_prev1_reg[10]__0_1 ;
  input \word_prev1_reg[9]__0_1 ;
  input \word_prev1_reg[8]__0_1 ;
  input \word_prev1_reg[7]__0_0 ;
  input \word_prev1_reg[6]__0_0 ;
  input \word_prev1_reg[5]__0_0 ;
  input \word_prev1_reg[4]__0_0 ;
  input \word_prev1_reg[3]__0_0 ;
  input \word_prev1_reg[1]__0_0 ;
  input \word_prev1_reg[0]__0_0 ;
  input in_got_word;
  input [0:0]Q;
  input \s_reg[fill_ram_arp_icmp]_0 ;
  input [0:0]new_packet_prev1_reg_0;
  input eqOp23_out;
  input eqOp22_out;
  input eqOp16_out;
  input \s_reg[fill_ram_tcp_template]_0 ;
  input [0:0]CO;
  input is_tcp_stat_max_sent16_eq_base_seqno16_reg_0;
  input \s_reg[seqno_hi_same]_0 ;
  input \s_reg[seqno_hi_next]_0 ;
  input eqOp33_out;
  input eqOp31_out;
  input eqOp29_out;
  input eqOp4_out;
  input is_dyn_offer_ip23_reg_0;
  input slow_counter_tick;
  input \info_counts_reg[timeout_tick]_1 ;
  input \info_counts_reg[udp_ra_idp_busy]_1 ;
  input [23:0]is_our_mac01_reg_0;
  input [0:0]\downcount_reg[0]_0 ;
  input \dhcp_count_reg[5] ;
  input [31:0]\info_counts_reg[b_ip0123][31]_1 ;
  input [4:0]is_dhcp_xid_hi_reg_0;
  input [4:0]is_dyn_offer_ip01_reg_0;
  input [0:0]take_rtt_reg_i_2;
  input [0:0]O;
  input \rgb_led_info1_reg[0] ;
  input [6:0]\rgb_led_info1_reg[9] ;
  input \ram_udp_regacc[stat][hasdata] ;
  input \info_counts_reg[ip_b_for_us]_1 ;
  input \actual_wdata_reg[10]_0 ;
  input [1:0]\FSM_sequential_s_stat_reg[conn_state][0] ;
  input \tcp_buf_stat[commit_overrun] ;
  input \tcp_buf_stat[write_overrun] ;
  input \actual_wdata[8]_i_5_0 ;
  input \actual_wdata_reg[9]_0 ;
  input \actual_wdata_reg[11]_0 ;
  input \actual_wdata_reg[12]_0 ;
  input \actual_wdata_reg[13]_0 ;
  input \actual_wdata_reg[14]_0 ;
  input \actual_wdata_reg[15]_0 ;
  input \info_counts_reg[udp_ra_seqplus1]_1 ;
  input \info_counts_reg[udp_ra_seqplus1]_2 ;
  input [15:0]is_w_le_tcp_stat_max_sent_lo_reg_0;
  input [21:0]\tcp_ctrl_stat[base_seqno] ;
  input dly_actual_dowrite_i_34_0;
  input is_dhcp_xid_lo_reg_0;
  input is_dhcp_xid_lo_reg_1;
  input is_dhcp_xid_lo_reg_2;
  input [7:0]is_w_ge_tcp_stat_base_seqno_lo_reg_0;
  input tcp_reset;
  input [1:0]\tcp_ctrl_stat[same_ack] ;
  input \packet_done[done] ;
  input \info_counts_reg[abort_repeat] ;
  input [0:0]\s_stat_reg[same_ack][0] ;
  input [15:0]tc_limit_tcp_window;
  input \dhcp_retry_reg[1] ;
  input \state_reg[dhcp_offer_ip][31] ;
  input \dyn_ctrl_stat[pending_rarp] ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]E;
  wire \FSM_sequential_s[state][0]_i_10_n_0 ;
  wire \FSM_sequential_s[state][0]_i_11_n_0 ;
  wire \FSM_sequential_s[state][0]_i_12_n_0 ;
  wire \FSM_sequential_s[state][0]_i_13_n_0 ;
  wire \FSM_sequential_s[state][0]_i_14_n_0 ;
  wire \FSM_sequential_s[state][0]_i_15_n_0 ;
  wire \FSM_sequential_s[state][0]_i_16_n_0 ;
  wire \FSM_sequential_s[state][0]_i_17_n_0 ;
  wire \FSM_sequential_s[state][0]_i_18_n_0 ;
  wire \FSM_sequential_s[state][0]_i_19_n_0 ;
  wire \FSM_sequential_s[state][0]_i_1_n_0 ;
  wire \FSM_sequential_s[state][0]_i_20_n_0 ;
  wire \FSM_sequential_s[state][0]_i_21_n_0 ;
  wire \FSM_sequential_s[state][0]_i_22_n_0 ;
  wire \FSM_sequential_s[state][0]_i_23_n_0 ;
  wire \FSM_sequential_s[state][0]_i_24_n_0 ;
  wire \FSM_sequential_s[state][0]_i_25_n_0 ;
  wire \FSM_sequential_s[state][0]_i_26_n_0 ;
  wire \FSM_sequential_s[state][0]_i_27_n_0 ;
  wire \FSM_sequential_s[state][0]_i_28_n_0 ;
  wire \FSM_sequential_s[state][0]_i_29_n_0 ;
  wire \FSM_sequential_s[state][0]_i_2_n_0 ;
  wire \FSM_sequential_s[state][0]_i_30_n_0 ;
  wire \FSM_sequential_s[state][0]_i_31_n_0 ;
  wire \FSM_sequential_s[state][0]_i_32_n_0 ;
  wire \FSM_sequential_s[state][0]_i_33_n_0 ;
  wire \FSM_sequential_s[state][0]_i_3_n_0 ;
  wire \FSM_sequential_s[state][0]_i_4_n_0 ;
  wire \FSM_sequential_s[state][0]_i_5_n_0 ;
  wire \FSM_sequential_s[state][0]_i_6_n_0 ;
  wire \FSM_sequential_s[state][0]_i_7_n_0 ;
  wire \FSM_sequential_s[state][0]_i_8_n_0 ;
  wire \FSM_sequential_s[state][0]_i_9_n_0 ;
  wire \FSM_sequential_s[state][0]_rep__0_i_1_n_0 ;
  wire \FSM_sequential_s[state][0]_rep_i_1_n_0 ;
  wire \FSM_sequential_s[state][1]_i_10_n_0 ;
  wire \FSM_sequential_s[state][1]_i_11_n_0 ;
  wire \FSM_sequential_s[state][1]_i_12_n_0 ;
  wire \FSM_sequential_s[state][1]_i_13__0_n_0 ;
  wire \FSM_sequential_s[state][1]_i_14_n_0 ;
  wire \FSM_sequential_s[state][1]_i_15_n_0 ;
  wire \FSM_sequential_s[state][1]_i_16_n_0 ;
  wire \FSM_sequential_s[state][1]_i_17_n_0 ;
  wire \FSM_sequential_s[state][1]_i_18_n_0 ;
  wire \FSM_sequential_s[state][1]_i_19_n_0 ;
  wire \FSM_sequential_s[state][1]_i_1_n_0 ;
  wire \FSM_sequential_s[state][1]_i_20_n_0 ;
  wire \FSM_sequential_s[state][1]_i_21_n_0 ;
  wire \FSM_sequential_s[state][1]_i_22_n_0 ;
  wire \FSM_sequential_s[state][1]_i_23_n_0 ;
  wire \FSM_sequential_s[state][1]_i_24_n_0 ;
  wire \FSM_sequential_s[state][1]_i_25_n_0 ;
  wire \FSM_sequential_s[state][1]_i_26_n_0 ;
  wire \FSM_sequential_s[state][1]_i_27_n_0 ;
  wire \FSM_sequential_s[state][1]_i_28_n_0 ;
  wire \FSM_sequential_s[state][1]_i_29_n_0 ;
  wire \FSM_sequential_s[state][1]_i_2_n_0 ;
  wire \FSM_sequential_s[state][1]_i_30_n_0 ;
  wire \FSM_sequential_s[state][1]_i_31_n_0 ;
  wire \FSM_sequential_s[state][1]_i_32_n_0 ;
  wire \FSM_sequential_s[state][1]_i_33_n_0 ;
  wire \FSM_sequential_s[state][1]_i_34_n_0 ;
  wire \FSM_sequential_s[state][1]_i_35_n_0 ;
  wire \FSM_sequential_s[state][1]_i_36_n_0 ;
  wire \FSM_sequential_s[state][1]_i_37_n_0 ;
  wire \FSM_sequential_s[state][1]_i_38_n_0 ;
  wire \FSM_sequential_s[state][1]_i_39_n_0 ;
  wire \FSM_sequential_s[state][1]_i_3_n_0 ;
  wire \FSM_sequential_s[state][1]_i_4_n_0 ;
  wire \FSM_sequential_s[state][1]_i_5_n_0 ;
  wire \FSM_sequential_s[state][1]_i_6_n_0 ;
  wire \FSM_sequential_s[state][1]_i_7_n_0 ;
  wire \FSM_sequential_s[state][1]_i_8_n_0 ;
  wire \FSM_sequential_s[state][1]_i_9_n_0 ;
  wire \FSM_sequential_s[state][1]_rep__0_i_1_n_0 ;
  wire \FSM_sequential_s[state][1]_rep_i_1_n_0 ;
  wire \FSM_sequential_s[state][2]_i_10_n_0 ;
  wire \FSM_sequential_s[state][2]_i_11_n_0 ;
  wire \FSM_sequential_s[state][2]_i_12_n_0 ;
  wire \FSM_sequential_s[state][2]_i_13_n_0 ;
  wire \FSM_sequential_s[state][2]_i_14_n_0 ;
  wire \FSM_sequential_s[state][2]_i_15_n_0 ;
  wire \FSM_sequential_s[state][2]_i_16_n_0 ;
  wire \FSM_sequential_s[state][2]_i_17_n_0 ;
  wire \FSM_sequential_s[state][2]_i_18_n_0 ;
  wire \FSM_sequential_s[state][2]_i_19_n_0 ;
  wire \FSM_sequential_s[state][2]_i_1_n_0 ;
  wire \FSM_sequential_s[state][2]_i_20_n_0 ;
  wire \FSM_sequential_s[state][2]_i_21_n_0 ;
  wire \FSM_sequential_s[state][2]_i_22_n_0 ;
  wire \FSM_sequential_s[state][2]_i_23_n_0 ;
  wire \FSM_sequential_s[state][2]_i_24_n_0 ;
  wire \FSM_sequential_s[state][2]_i_25_n_0 ;
  wire \FSM_sequential_s[state][2]_i_26_n_0 ;
  wire \FSM_sequential_s[state][2]_i_27_n_0 ;
  wire \FSM_sequential_s[state][2]_i_28_n_0 ;
  wire \FSM_sequential_s[state][2]_i_29_n_0 ;
  wire \FSM_sequential_s[state][2]_i_2_n_0 ;
  wire \FSM_sequential_s[state][2]_i_30_n_0 ;
  wire \FSM_sequential_s[state][2]_i_31_n_0 ;
  wire \FSM_sequential_s[state][2]_i_32_n_0 ;
  wire \FSM_sequential_s[state][2]_i_33_n_0 ;
  wire \FSM_sequential_s[state][2]_i_34_n_0 ;
  wire \FSM_sequential_s[state][2]_i_35_n_0 ;
  wire \FSM_sequential_s[state][2]_i_36_n_0 ;
  wire \FSM_sequential_s[state][2]_i_3_n_0 ;
  wire \FSM_sequential_s[state][2]_i_4_n_0 ;
  wire \FSM_sequential_s[state][2]_i_5_n_0 ;
  wire \FSM_sequential_s[state][2]_i_6_n_0 ;
  wire \FSM_sequential_s[state][2]_i_7_n_0 ;
  wire \FSM_sequential_s[state][2]_i_8_n_0 ;
  wire \FSM_sequential_s[state][2]_i_9_n_0 ;
  wire \FSM_sequential_s[state][2]_rep__0_i_1_n_0 ;
  wire \FSM_sequential_s[state][2]_rep_i_1_n_0 ;
  wire \FSM_sequential_s[state][3]_i_10_n_0 ;
  wire \FSM_sequential_s[state][3]_i_11_n_0 ;
  wire \FSM_sequential_s[state][3]_i_12_n_0 ;
  wire \FSM_sequential_s[state][3]_i_13_n_0 ;
  wire \FSM_sequential_s[state][3]_i_14_n_0 ;
  wire \FSM_sequential_s[state][3]_i_15_n_0 ;
  wire \FSM_sequential_s[state][3]_i_16_n_0 ;
  wire \FSM_sequential_s[state][3]_i_17_n_0 ;
  wire \FSM_sequential_s[state][3]_i_18_n_0 ;
  wire \FSM_sequential_s[state][3]_i_19_n_0 ;
  wire \FSM_sequential_s[state][3]_i_1_n_0 ;
  wire \FSM_sequential_s[state][3]_i_20_n_0 ;
  wire \FSM_sequential_s[state][3]_i_2_n_0 ;
  wire \FSM_sequential_s[state][3]_i_3_n_0 ;
  wire \FSM_sequential_s[state][3]_i_4_n_0 ;
  wire \FSM_sequential_s[state][3]_i_5_n_0 ;
  wire \FSM_sequential_s[state][3]_i_6_n_0 ;
  wire \FSM_sequential_s[state][3]_i_7_n_0 ;
  wire \FSM_sequential_s[state][3]_i_8_n_0 ;
  wire \FSM_sequential_s[state][3]_i_9_n_0 ;
  wire \FSM_sequential_s[state][3]_rep__0_i_1_n_0 ;
  wire \FSM_sequential_s[state][3]_rep_i_1_n_0 ;
  wire \FSM_sequential_s[state][4]_i_10_n_0 ;
  wire \FSM_sequential_s[state][4]_i_11_n_0 ;
  wire \FSM_sequential_s[state][4]_i_12_n_0 ;
  wire \FSM_sequential_s[state][4]_i_13_n_0 ;
  wire \FSM_sequential_s[state][4]_i_14_n_0 ;
  wire \FSM_sequential_s[state][4]_i_15_n_0 ;
  wire \FSM_sequential_s[state][4]_i_16_n_0 ;
  wire \FSM_sequential_s[state][4]_i_17_n_0 ;
  wire \FSM_sequential_s[state][4]_i_18_n_0 ;
  wire \FSM_sequential_s[state][4]_i_19_n_0 ;
  wire \FSM_sequential_s[state][4]_i_1_n_0 ;
  wire \FSM_sequential_s[state][4]_i_20_n_0 ;
  wire \FSM_sequential_s[state][4]_i_21_n_0 ;
  wire \FSM_sequential_s[state][4]_i_22_n_0 ;
  wire \FSM_sequential_s[state][4]_i_2_n_0 ;
  wire \FSM_sequential_s[state][4]_i_3_n_0 ;
  wire \FSM_sequential_s[state][4]_i_4_n_0 ;
  wire \FSM_sequential_s[state][4]_i_5_n_0 ;
  wire \FSM_sequential_s[state][4]_i_6_n_0 ;
  wire \FSM_sequential_s[state][4]_i_7_n_0 ;
  wire \FSM_sequential_s[state][4]_i_8_n_0 ;
  wire \FSM_sequential_s[state][4]_i_9_n_0 ;
  wire \FSM_sequential_s[state][5]_i_10_n_0 ;
  wire \FSM_sequential_s[state][5]_i_11_n_0 ;
  wire \FSM_sequential_s[state][5]_i_12_n_0 ;
  wire \FSM_sequential_s[state][5]_i_13_n_0 ;
  wire \FSM_sequential_s[state][5]_i_14_n_0 ;
  wire \FSM_sequential_s[state][5]_i_15_n_0 ;
  wire \FSM_sequential_s[state][5]_i_16_n_0 ;
  wire \FSM_sequential_s[state][5]_i_17_n_0 ;
  wire \FSM_sequential_s[state][5]_i_18_n_0 ;
  wire \FSM_sequential_s[state][5]_i_19_n_0 ;
  wire \FSM_sequential_s[state][5]_i_1_n_0 ;
  wire \FSM_sequential_s[state][5]_i_20_n_0 ;
  wire \FSM_sequential_s[state][5]_i_21_n_0 ;
  wire \FSM_sequential_s[state][5]_i_22_n_0 ;
  wire \FSM_sequential_s[state][5]_i_23_n_0 ;
  wire \FSM_sequential_s[state][5]_i_24_n_0 ;
  wire \FSM_sequential_s[state][5]_i_25_n_0 ;
  wire \FSM_sequential_s[state][5]_i_26_n_0 ;
  wire \FSM_sequential_s[state][5]_i_27_n_0 ;
  wire \FSM_sequential_s[state][5]_i_28_n_0 ;
  wire \FSM_sequential_s[state][5]_i_29_n_0 ;
  wire \FSM_sequential_s[state][5]_i_2_n_0 ;
  wire \FSM_sequential_s[state][5]_i_30_n_0 ;
  wire \FSM_sequential_s[state][5]_i_31_n_0 ;
  wire \FSM_sequential_s[state][5]_i_32_n_0 ;
  wire \FSM_sequential_s[state][5]_i_3_n_0 ;
  wire \FSM_sequential_s[state][5]_i_4_n_0 ;
  wire \FSM_sequential_s[state][5]_i_5_n_0 ;
  wire \FSM_sequential_s[state][5]_i_6_n_0 ;
  wire \FSM_sequential_s[state][5]_i_7_n_0 ;
  wire \FSM_sequential_s[state][5]_i_8_n_0 ;
  wire \FSM_sequential_s[state][5]_i_9_n_0 ;
  wire \FSM_sequential_s[state][5]_rep_i_1_n_0 ;
  wire \FSM_sequential_s[state][6]_i_10_n_0 ;
  wire \FSM_sequential_s[state][6]_i_11_n_0 ;
  wire \FSM_sequential_s[state][6]_i_12_n_0 ;
  wire \FSM_sequential_s[state][6]_i_13_n_0 ;
  wire \FSM_sequential_s[state][6]_i_14_n_0 ;
  wire \FSM_sequential_s[state][6]_i_15_n_0 ;
  wire \FSM_sequential_s[state][6]_i_16_n_0 ;
  wire \FSM_sequential_s[state][6]_i_17_n_0 ;
  wire \FSM_sequential_s[state][6]_i_18_n_0 ;
  wire \FSM_sequential_s[state][6]_i_19_n_0 ;
  wire \FSM_sequential_s[state][6]_i_1_n_0 ;
  wire \FSM_sequential_s[state][6]_i_20_n_0 ;
  wire \FSM_sequential_s[state][6]_i_21_n_0 ;
  wire \FSM_sequential_s[state][6]_i_22_n_0 ;
  wire \FSM_sequential_s[state][6]_i_23_n_0 ;
  wire \FSM_sequential_s[state][6]_i_24_n_0 ;
  wire \FSM_sequential_s[state][6]_i_25_n_0 ;
  wire \FSM_sequential_s[state][6]_i_26_n_0 ;
  wire \FSM_sequential_s[state][6]_i_27_n_0 ;
  wire \FSM_sequential_s[state][6]_i_28_n_0 ;
  wire \FSM_sequential_s[state][6]_i_29_n_0 ;
  wire \FSM_sequential_s[state][6]_i_2_n_0 ;
  wire \FSM_sequential_s[state][6]_i_3_n_0 ;
  wire \FSM_sequential_s[state][6]_i_4_n_0 ;
  wire \FSM_sequential_s[state][6]_i_5_n_0 ;
  wire \FSM_sequential_s[state][6]_i_6_n_0 ;
  wire \FSM_sequential_s[state][6]_i_7_n_0 ;
  wire \FSM_sequential_s[state][6]_i_8_n_0 ;
  wire \FSM_sequential_s[state][6]_i_9_n_0 ;
  wire \FSM_sequential_s[state][6]_rep_i_1_n_0 ;
  wire \FSM_sequential_s_reg[state][0]_rep__0_n_0 ;
  wire \FSM_sequential_s_reg[state][0]_rep_n_0 ;
  wire \FSM_sequential_s_reg[state][1]_rep__0_0 ;
  wire \FSM_sequential_s_reg[state][1]_rep__0_1 ;
  wire \FSM_sequential_s_reg[state][1]_rep__0_n_0 ;
  wire \FSM_sequential_s_reg[state][1]_rep_n_0 ;
  wire \FSM_sequential_s_reg[state][2]_rep__0_n_0 ;
  wire \FSM_sequential_s_reg[state][2]_rep_n_0 ;
  wire \FSM_sequential_s_reg[state][3]_rep__0_n_0 ;
  wire \FSM_sequential_s_reg[state][3]_rep_n_0 ;
  wire \FSM_sequential_s_reg[state][5]_rep_0 ;
  wire \FSM_sequential_s_reg[state][5]_rep_n_0 ;
  wire \FSM_sequential_s_reg[state][6]_rep_n_0 ;
  wire [1:0]\FSM_sequential_s_stat_reg[conn_state][0] ;
  wire [0:0]O;
  wire [0:0]Q;
  wire R;
  wire [0:0]S;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire \a[any_arp] ;
  wire \a[dhcp_new_option_length_next] ;
  wire \a[do_reg_seq_failure] ;
  wire \a[fill_ram_udp_regacc] ;
  wire \a[good_arp] ;
  wire \a[good_bootp] ;
  wire \a[good_dhcp_ack] ;
  wire \a[good_dhcp_offer] ;
  wire \a[good_icmp] ;
  wire \a[good_ntp] ;
  wire \a[good_rarp] ;
  wire \a[good_tcp_packet] ;
  wire \a[good_udp_regacc] ;
  wire \a[is_our_mac] ;
  wire \a[next_accum_cksum] ;
  wire \a[next_pseudo_cksum] ;
  wire \a[next_state]190_out ;
  wire \a[set_regacc_wcksum] ;
  wire \a[wudpcksum] ;
  wire [16:0]accum_rcksum;
  wire [15:0]actual_wdata;
  wire \actual_wdata[0]_i_10_n_0 ;
  wire \actual_wdata[0]_i_11_n_0 ;
  wire \actual_wdata[0]_i_1_n_0 ;
  wire \actual_wdata[0]_i_2_n_0 ;
  wire \actual_wdata[0]_i_3_n_0 ;
  wire \actual_wdata[0]_i_4_n_0 ;
  wire \actual_wdata[0]_i_5_n_0 ;
  wire \actual_wdata[0]_i_6_n_0 ;
  wire \actual_wdata[0]_i_7_n_0 ;
  wire \actual_wdata[0]_i_8_n_0 ;
  wire \actual_wdata[0]_i_9_n_0 ;
  wire \actual_wdata[10]_i_10_n_0 ;
  wire \actual_wdata[10]_i_11_n_0 ;
  wire \actual_wdata[10]_i_1_n_0 ;
  wire \actual_wdata[10]_i_2_n_0 ;
  wire \actual_wdata[10]_i_3_n_0 ;
  wire \actual_wdata[10]_i_5_n_0 ;
  wire \actual_wdata[10]_i_6_n_0 ;
  wire \actual_wdata[10]_i_8_n_0 ;
  wire \actual_wdata[10]_i_9_n_0 ;
  wire \actual_wdata[11]_i_1_n_0 ;
  wire \actual_wdata[11]_i_2_n_0 ;
  wire \actual_wdata[11]_i_4_n_0 ;
  wire \actual_wdata[11]_i_5_n_0 ;
  wire \actual_wdata[11]_i_7_n_0 ;
  wire \actual_wdata[11]_i_8_n_0 ;
  wire \actual_wdata[11]_i_9_n_0 ;
  wire \actual_wdata[12]_i_10_n_0 ;
  wire \actual_wdata[12]_i_11_n_0 ;
  wire \actual_wdata[12]_i_1_n_0 ;
  wire \actual_wdata[12]_i_2_n_0 ;
  wire \actual_wdata[12]_i_3_n_0 ;
  wire \actual_wdata[12]_i_5_n_0 ;
  wire \actual_wdata[12]_i_6_n_0 ;
  wire \actual_wdata[12]_i_8_n_0 ;
  wire \actual_wdata[12]_i_9_n_0 ;
  wire \actual_wdata[13]_i_1_n_0 ;
  wire \actual_wdata[13]_i_2_n_0 ;
  wire \actual_wdata[13]_i_4_n_0 ;
  wire \actual_wdata[13]_i_5_n_0 ;
  wire \actual_wdata[13]_i_7_n_0 ;
  wire \actual_wdata[13]_i_8_n_0 ;
  wire \actual_wdata[14]_i_10_n_0 ;
  wire \actual_wdata[14]_i_11_n_0 ;
  wire \actual_wdata[14]_i_12_n_0 ;
  wire \actual_wdata[14]_i_1_n_0 ;
  wire \actual_wdata[14]_i_2_n_0 ;
  wire \actual_wdata[14]_i_3_n_0 ;
  wire \actual_wdata[14]_i_5_n_0 ;
  wire \actual_wdata[14]_i_6_n_0 ;
  wire \actual_wdata[14]_i_7_n_0 ;
  wire \actual_wdata[14]_i_8_n_0 ;
  wire \actual_wdata[15]_i_10_n_0 ;
  wire \actual_wdata[15]_i_11_n_0 ;
  wire \actual_wdata[15]_i_12_n_0 ;
  wire \actual_wdata[15]_i_13_n_0 ;
  wire \actual_wdata[15]_i_14_n_0 ;
  wire \actual_wdata[15]_i_18_n_0 ;
  wire \actual_wdata[15]_i_19_n_0 ;
  wire \actual_wdata[15]_i_1_n_0 ;
  wire \actual_wdata[15]_i_20_n_0 ;
  wire \actual_wdata[15]_i_21_n_0 ;
  wire \actual_wdata[15]_i_22_n_0 ;
  wire \actual_wdata[15]_i_23_n_0 ;
  wire \actual_wdata[15]_i_24_n_0 ;
  wire \actual_wdata[15]_i_25_n_0 ;
  wire \actual_wdata[15]_i_2_n_0 ;
  wire \actual_wdata[15]_i_3_n_0 ;
  wire \actual_wdata[15]_i_4__0_n_0 ;
  wire \actual_wdata[15]_i_6_n_0 ;
  wire \actual_wdata[15]_i_7_n_0 ;
  wire \actual_wdata[15]_i_8_n_0 ;
  wire \actual_wdata[15]_i_9__0_n_0 ;
  wire \actual_wdata[1]_i_10_n_0 ;
  wire \actual_wdata[1]_i_1_n_0 ;
  wire \actual_wdata[1]_i_2_n_0 ;
  wire \actual_wdata[1]_i_3_n_0 ;
  wire \actual_wdata[1]_i_5_n_0 ;
  wire \actual_wdata[1]_i_6_n_0 ;
  wire \actual_wdata[1]_i_7_n_0 ;
  wire \actual_wdata[1]_i_8_n_0 ;
  wire \actual_wdata[1]_i_9_n_0 ;
  wire \actual_wdata[2]_i_1_n_0 ;
  wire \actual_wdata[2]_i_2__1_n_0 ;
  wire \actual_wdata[2]_i_3_n_0 ;
  wire \actual_wdata[2]_i_4_n_0 ;
  wire \actual_wdata[2]_i_5_n_0 ;
  wire \actual_wdata[2]_i_6_n_0 ;
  wire \actual_wdata[2]_i_7_n_0 ;
  wire \actual_wdata[3]_i_1_n_0 ;
  wire \actual_wdata[3]_i_2__1_n_0 ;
  wire \actual_wdata[3]_i_3_n_0 ;
  wire \actual_wdata[3]_i_4_n_0 ;
  wire \actual_wdata[3]_i_5_n_0 ;
  wire \actual_wdata[3]_i_6_n_0 ;
  wire \actual_wdata[3]_i_7_n_0 ;
  wire \actual_wdata[3]_i_8_n_0 ;
  wire \actual_wdata[3]_i_9_n_0 ;
  wire \actual_wdata[4]_i_10_n_0 ;
  wire \actual_wdata[4]_i_1_n_0 ;
  wire \actual_wdata[4]_i_2_n_0 ;
  wire \actual_wdata[4]_i_3_n_0 ;
  wire \actual_wdata[4]_i_4_n_0 ;
  wire \actual_wdata[4]_i_5_n_0 ;
  wire \actual_wdata[4]_i_6_n_0 ;
  wire \actual_wdata[4]_i_7_n_0 ;
  wire \actual_wdata[4]_i_8_n_0 ;
  wire \actual_wdata[4]_i_9_n_0 ;
  wire \actual_wdata[5]_i_10_n_0 ;
  wire \actual_wdata[5]_i_1_n_0 ;
  wire \actual_wdata[5]_i_2_n_0 ;
  wire \actual_wdata[5]_i_3_n_0 ;
  wire \actual_wdata[5]_i_4_n_0 ;
  wire \actual_wdata[5]_i_5_n_0 ;
  wire \actual_wdata[5]_i_6_n_0 ;
  wire \actual_wdata[5]_i_7_n_0 ;
  wire \actual_wdata[5]_i_8_n_0 ;
  wire \actual_wdata[5]_i_9_n_0 ;
  wire \actual_wdata[6]_i_1_n_0 ;
  wire \actual_wdata[6]_i_2_n_0 ;
  wire \actual_wdata[6]_i_3_n_0 ;
  wire \actual_wdata[6]_i_4_n_0 ;
  wire \actual_wdata[6]_i_5_n_0 ;
  wire \actual_wdata[6]_i_6_n_0 ;
  wire \actual_wdata[6]_i_7_n_0 ;
  wire \actual_wdata[6]_i_8_n_0 ;
  wire \actual_wdata[6]_i_9_n_0 ;
  wire \actual_wdata[7]_i_10_n_0 ;
  wire \actual_wdata[7]_i_1_n_0 ;
  wire \actual_wdata[7]_i_2__1_n_0 ;
  wire \actual_wdata[7]_i_3_n_0 ;
  wire \actual_wdata[7]_i_4_n_0 ;
  wire \actual_wdata[7]_i_5_n_0 ;
  wire \actual_wdata[7]_i_6_n_0 ;
  wire \actual_wdata[7]_i_7_n_0 ;
  wire \actual_wdata[7]_i_8_n_0 ;
  wire \actual_wdata[7]_i_9_n_0 ;
  wire \actual_wdata[8]_i_10_n_0 ;
  wire \actual_wdata[8]_i_11_n_0 ;
  wire \actual_wdata[8]_i_12_n_0 ;
  wire \actual_wdata[8]_i_13_n_0 ;
  wire \actual_wdata[8]_i_14_n_0 ;
  wire \actual_wdata[8]_i_1_n_0 ;
  wire \actual_wdata[8]_i_3_n_0 ;
  wire \actual_wdata[8]_i_4__0_n_0 ;
  wire \actual_wdata[8]_i_5_0 ;
  wire \actual_wdata[8]_i_5_n_0 ;
  wire \actual_wdata[8]_i_6_n_0 ;
  wire \actual_wdata[8]_i_7_n_0 ;
  wire \actual_wdata[8]_i_8_n_0 ;
  wire \actual_wdata[8]_i_9_n_0 ;
  wire \actual_wdata[9]_i_10_n_0 ;
  wire \actual_wdata[9]_i_11_n_0 ;
  wire \actual_wdata[9]_i_12_n_0 ;
  wire \actual_wdata[9]_i_1_n_0 ;
  wire \actual_wdata[9]_i_2_n_0 ;
  wire \actual_wdata[9]_i_3_n_0 ;
  wire \actual_wdata[9]_i_4_n_0 ;
  wire \actual_wdata[9]_i_5__0_n_0 ;
  wire \actual_wdata[9]_i_6_n_0 ;
  wire \actual_wdata[9]_i_8_n_0 ;
  wire \actual_wdata[9]_i_9_n_0 ;
  wire \actual_wdata_reg[10]_0 ;
  wire \actual_wdata_reg[11]_0 ;
  wire \actual_wdata_reg[12]_0 ;
  wire \actual_wdata_reg[13]_0 ;
  wire \actual_wdata_reg[14]_0 ;
  wire \actual_wdata_reg[15]_0 ;
  wire \actual_wdata_reg[1]_i_4_n_0 ;
  wire \actual_wdata_reg[9]_0 ;
  wire [10:1]actual_woff;
  wire \actual_woff[10]_i_2_n_0 ;
  wire \actual_woff[10]_i_3_n_0 ;
  wire \actual_woff[10]_i_4_n_0 ;
  wire \actual_woff[10]_i_5_n_0 ;
  wire \actual_woff[10]_i_6_n_0 ;
  wire \actual_woff[10]_i_7_n_0 ;
  wire \actual_woff[7]_i_10_n_0 ;
  wire \actual_woff[7]_i_11_n_0 ;
  wire \actual_woff[7]_i_12_n_0 ;
  wire \actual_woff[7]_i_13_n_0 ;
  wire \actual_woff[7]_i_14_n_0 ;
  wire \actual_woff[7]_i_15_n_0 ;
  wire \actual_woff[7]_i_16_n_0 ;
  wire \actual_woff[7]_i_17_n_0 ;
  wire \actual_woff[7]_i_18_n_0 ;
  wire \actual_woff[7]_i_19_n_0 ;
  wire \actual_woff[7]_i_20_n_0 ;
  wire \actual_woff[7]_i_21_n_0 ;
  wire \actual_woff[7]_i_22_n_0 ;
  wire \actual_woff[7]_i_2_n_0 ;
  wire \actual_woff[7]_i_3_n_0 ;
  wire \actual_woff[7]_i_4_n_0 ;
  wire \actual_woff[7]_i_5_n_0 ;
  wire \actual_woff[7]_i_6_n_0 ;
  wire \actual_woff[7]_i_7_n_0 ;
  wire \actual_woff[7]_i_8_n_0 ;
  wire \actual_woff[7]_i_9_n_0 ;
  wire \actual_woff_reg[10]_i_1_n_13 ;
  wire \actual_woff_reg[10]_i_1_n_14 ;
  wire \actual_woff_reg[10]_i_1_n_15 ;
  wire \actual_woff_reg[10]_i_1_n_6 ;
  wire \actual_woff_reg[10]_i_1_n_7 ;
  wire \actual_woff_reg[7]_i_1_n_0 ;
  wire \actual_woff_reg[7]_i_1_n_1 ;
  wire \actual_woff_reg[7]_i_1_n_10 ;
  wire \actual_woff_reg[7]_i_1_n_11 ;
  wire \actual_woff_reg[7]_i_1_n_12 ;
  wire \actual_woff_reg[7]_i_1_n_13 ;
  wire \actual_woff_reg[7]_i_1_n_14 ;
  wire \actual_woff_reg[7]_i_1_n_2 ;
  wire \actual_woff_reg[7]_i_1_n_3 ;
  wire \actual_woff_reg[7]_i_1_n_4 ;
  wire \actual_woff_reg[7]_i_1_n_5 ;
  wire \actual_woff_reg[7]_i_1_n_6 ;
  wire \actual_woff_reg[7]_i_1_n_7 ;
  wire \actual_woff_reg[7]_i_1_n_8 ;
  wire \actual_woff_reg[7]_i_1_n_9 ;
  wire clk_in;
  wire \cnts[arp_our_ip] ;
  wire \cnts[bad_crc] ;
  wire \cnts[ip_a_for_us] ;
  wire \cnts[ip_b_for_us] ;
  wire \cnts[ip_hdr_ok] ;
  wire \cnts[mac_for_us] ;
  wire \cnts[start_arp] ;
  wire \cnts[start_bootp] ;
  wire \cnts[start_icmp] ;
  wire \cnts[start_ipv4] ;
  wire \cnts[start_ntp] ;
  wire \cnts[start_packet] ;
  wire \cnts[start_tcp] ;
  wire \cnts[start_udp] ;
  wire \cnts[udp_arm] ;
  wire \cnts[udp_badactivearm] ;
  wire \cnts[udp_baddisconnect] ;
  wire \cnts[udp_ra_busy] ;
  wire \cnts[udp_ra_is_otherip] ;
  wire \cnts[udp_ra_seqplus1] ;
  wire \cnts[udp_regaccess] ;
  wire \cnts[udp_regaccess_idp] ;
  wire [4:0]count_words;
  wire \count_words[0]_i_1_n_0 ;
  wire \count_words[1]_i_1_n_0 ;
  wire \count_words[2]_i_1_n_0 ;
  wire \count_words[3]_i_1_n_0 ;
  wire \count_words[4]_i_1_n_0 ;
  wire [31:0]crc32;
  wire \crc32[13]_i_2_n_0 ;
  wire \crc32[13]_i_3_n_0 ;
  wire \crc32[14]_i_2_n_0 ;
  wire \crc32[16]_i_2_n_0 ;
  wire \crc32[16]_i_3_n_0 ;
  wire \crc32[17]_i_2_n_0 ;
  wire \crc32[19]_i_2_n_0 ;
  wire \crc32[20]_i_2_n_0 ;
  wire \crc32[22]_i_2_n_0 ;
  wire \crc32[22]_i_3_n_0 ;
  wire \crc32[23]_i_2_n_0 ;
  wire \crc32[24]_i_2_n_0 ;
  wire \crc32[25]_i_2_n_0 ;
  wire \crc32[25]_i_3_n_0 ;
  wire \crc32[26]_i_2_n_0 ;
  wire \crc32[27]_i_2_n_0 ;
  wire \crc32[28]_i_2_n_0 ;
  wire \crc32[28]_i_3_n_0 ;
  wire \crc32[29]_i_2_n_0 ;
  wire \crc32[29]_i_3_n_0 ;
  wire \crc32[29]_i_4_n_0 ;
  wire \crc32[30]_i_2_n_0 ;
  wire \crc32[30]_i_3_n_0 ;
  wire \crc32[30]_i_4_n_0 ;
  wire \crc32[31]_i_2_n_0 ;
  wire \crc32[31]_i_3_n_0 ;
  wire \crc32[31]_i_4_n_0 ;
  wire \crc32[5]_i_2_n_0 ;
  wire \crc32[8]_i_2_n_0 ;
  wire [31:0]crc32_next;
  wire \cycle_count_reg[21] ;
  wire \cycle_count_reg[21]_0 ;
  wire \cycle_count_reg[21]_1 ;
  wire \cycle_count_reg[21]_2 ;
  wire \cycle_count_reg[21]_3 ;
  wire \cycle_count_reg[21]_4 ;
  wire \cycle_count_reg[21]_5 ;
  wire \dhcp_count_reg[5] ;
  wire \dhcp_retry_reg[1] ;
  wire dly_actual_dowrite;
  wire dly_actual_dowrite0;
  wire dly_actual_dowrite_i_100_n_0;
  wire dly_actual_dowrite_i_101_n_0;
  wire dly_actual_dowrite_i_102_n_0;
  wire dly_actual_dowrite_i_103_n_0;
  wire dly_actual_dowrite_i_104_n_0;
  wire dly_actual_dowrite_i_105_n_0;
  wire dly_actual_dowrite_i_106_n_0;
  wire dly_actual_dowrite_i_107_n_0;
  wire dly_actual_dowrite_i_108_n_0;
  wire dly_actual_dowrite_i_109_n_0;
  wire dly_actual_dowrite_i_10_n_0;
  wire dly_actual_dowrite_i_110_n_0;
  wire dly_actual_dowrite_i_111_n_0;
  wire dly_actual_dowrite_i_112_n_0;
  wire dly_actual_dowrite_i_113_n_0;
  wire dly_actual_dowrite_i_114_n_0;
  wire dly_actual_dowrite_i_115_n_0;
  wire dly_actual_dowrite_i_116_n_0;
  wire dly_actual_dowrite_i_117_n_0;
  wire dly_actual_dowrite_i_118_n_0;
  wire dly_actual_dowrite_i_119_n_0;
  wire dly_actual_dowrite_i_11_n_0;
  wire dly_actual_dowrite_i_120_n_0;
  wire dly_actual_dowrite_i_121_n_0;
  wire dly_actual_dowrite_i_122_n_0;
  wire dly_actual_dowrite_i_123_n_0;
  wire dly_actual_dowrite_i_124_n_0;
  wire dly_actual_dowrite_i_125_n_0;
  wire dly_actual_dowrite_i_126_n_0;
  wire dly_actual_dowrite_i_127_n_0;
  wire dly_actual_dowrite_i_128_n_0;
  wire dly_actual_dowrite_i_129_n_0;
  wire dly_actual_dowrite_i_12_n_0;
  wire dly_actual_dowrite_i_130_n_0;
  wire dly_actual_dowrite_i_131_n_0;
  wire dly_actual_dowrite_i_132_n_0;
  wire dly_actual_dowrite_i_133_n_0;
  wire dly_actual_dowrite_i_134_n_0;
  wire dly_actual_dowrite_i_135_n_0;
  wire dly_actual_dowrite_i_136_n_0;
  wire dly_actual_dowrite_i_137_n_0;
  wire dly_actual_dowrite_i_138_n_0;
  wire dly_actual_dowrite_i_139_n_0;
  wire dly_actual_dowrite_i_13_n_0;
  wire dly_actual_dowrite_i_140_n_0;
  wire dly_actual_dowrite_i_141_n_0;
  wire dly_actual_dowrite_i_142_n_0;
  wire dly_actual_dowrite_i_143_n_0;
  wire dly_actual_dowrite_i_144_n_0;
  wire dly_actual_dowrite_i_145_n_0;
  wire dly_actual_dowrite_i_146_n_0;
  wire dly_actual_dowrite_i_147_n_0;
  wire dly_actual_dowrite_i_148_n_0;
  wire dly_actual_dowrite_i_149_n_0;
  wire dly_actual_dowrite_i_14_n_0;
  wire dly_actual_dowrite_i_150_n_0;
  wire dly_actual_dowrite_i_151_n_0;
  wire dly_actual_dowrite_i_152_n_0;
  wire dly_actual_dowrite_i_153_n_0;
  wire dly_actual_dowrite_i_154_n_0;
  wire dly_actual_dowrite_i_155_n_0;
  wire dly_actual_dowrite_i_156_n_0;
  wire dly_actual_dowrite_i_157_n_0;
  wire dly_actual_dowrite_i_158_n_0;
  wire dly_actual_dowrite_i_159_n_0;
  wire dly_actual_dowrite_i_15_n_0;
  wire dly_actual_dowrite_i_160_n_0;
  wire dly_actual_dowrite_i_161_n_0;
  wire dly_actual_dowrite_i_162_n_0;
  wire dly_actual_dowrite_i_163_n_0;
  wire dly_actual_dowrite_i_164_n_0;
  wire dly_actual_dowrite_i_165_n_0;
  wire dly_actual_dowrite_i_166_n_0;
  wire dly_actual_dowrite_i_16_n_0;
  wire dly_actual_dowrite_i_17_n_0;
  wire dly_actual_dowrite_i_18_n_0;
  wire dly_actual_dowrite_i_19_n_0;
  wire dly_actual_dowrite_i_20_n_0;
  wire dly_actual_dowrite_i_21_n_0;
  wire dly_actual_dowrite_i_22_n_0;
  wire dly_actual_dowrite_i_23_n_0;
  wire dly_actual_dowrite_i_24_n_0;
  wire dly_actual_dowrite_i_25_n_0;
  wire dly_actual_dowrite_i_26_n_0;
  wire dly_actual_dowrite_i_27_n_0;
  wire dly_actual_dowrite_i_28_n_0;
  wire dly_actual_dowrite_i_29_n_0;
  wire dly_actual_dowrite_i_2_n_0;
  wire dly_actual_dowrite_i_30_n_0;
  wire dly_actual_dowrite_i_31_n_0;
  wire dly_actual_dowrite_i_32_n_0;
  wire dly_actual_dowrite_i_33_n_0;
  wire dly_actual_dowrite_i_34_0;
  wire dly_actual_dowrite_i_34_n_0;
  wire dly_actual_dowrite_i_35_n_0;
  wire dly_actual_dowrite_i_36_n_0;
  wire dly_actual_dowrite_i_37_n_0;
  wire dly_actual_dowrite_i_38_n_0;
  wire dly_actual_dowrite_i_39_n_0;
  wire dly_actual_dowrite_i_3_n_0;
  wire dly_actual_dowrite_i_40_n_0;
  wire dly_actual_dowrite_i_41_n_0;
  wire dly_actual_dowrite_i_42_n_0;
  wire dly_actual_dowrite_i_43_n_0;
  wire dly_actual_dowrite_i_44_n_0;
  wire dly_actual_dowrite_i_45_n_0;
  wire dly_actual_dowrite_i_46_n_0;
  wire dly_actual_dowrite_i_47_n_0;
  wire dly_actual_dowrite_i_48_n_0;
  wire dly_actual_dowrite_i_49_n_0;
  wire dly_actual_dowrite_i_4_n_0;
  wire dly_actual_dowrite_i_50_n_0;
  wire dly_actual_dowrite_i_51_n_0;
  wire dly_actual_dowrite_i_52_n_0;
  wire dly_actual_dowrite_i_53_n_0;
  wire dly_actual_dowrite_i_54_n_0;
  wire dly_actual_dowrite_i_55_n_0;
  wire dly_actual_dowrite_i_56_n_0;
  wire dly_actual_dowrite_i_57_n_0;
  wire dly_actual_dowrite_i_58_n_0;
  wire dly_actual_dowrite_i_59_n_0;
  wire dly_actual_dowrite_i_5_n_0;
  wire dly_actual_dowrite_i_60_n_0;
  wire dly_actual_dowrite_i_61_n_0;
  wire dly_actual_dowrite_i_62_n_0;
  wire dly_actual_dowrite_i_63_n_0;
  wire dly_actual_dowrite_i_64_n_0;
  wire dly_actual_dowrite_i_65_n_0;
  wire dly_actual_dowrite_i_66_n_0;
  wire dly_actual_dowrite_i_67_n_0;
  wire dly_actual_dowrite_i_68_n_0;
  wire dly_actual_dowrite_i_69_n_0;
  wire dly_actual_dowrite_i_6_n_0;
  wire dly_actual_dowrite_i_70_n_0;
  wire dly_actual_dowrite_i_71_n_0;
  wire dly_actual_dowrite_i_72_n_0;
  wire dly_actual_dowrite_i_73_n_0;
  wire dly_actual_dowrite_i_74_n_0;
  wire dly_actual_dowrite_i_75_n_0;
  wire dly_actual_dowrite_i_76_n_0;
  wire dly_actual_dowrite_i_77_n_0;
  wire dly_actual_dowrite_i_78_n_0;
  wire dly_actual_dowrite_i_79_n_0;
  wire dly_actual_dowrite_i_7_n_0;
  wire dly_actual_dowrite_i_80_n_0;
  wire dly_actual_dowrite_i_81_n_0;
  wire dly_actual_dowrite_i_82_n_0;
  wire dly_actual_dowrite_i_83_n_0;
  wire dly_actual_dowrite_i_84_n_0;
  wire dly_actual_dowrite_i_85_n_0;
  wire dly_actual_dowrite_i_86_n_0;
  wire dly_actual_dowrite_i_87_n_0;
  wire dly_actual_dowrite_i_88_n_0;
  wire dly_actual_dowrite_i_89_n_0;
  wire dly_actual_dowrite_i_8_n_0;
  wire dly_actual_dowrite_i_90_n_0;
  wire dly_actual_dowrite_i_91_n_0;
  wire dly_actual_dowrite_i_92_n_0;
  wire dly_actual_dowrite_i_93_n_0;
  wire dly_actual_dowrite_i_94_n_0;
  wire dly_actual_dowrite_i_95_n_0;
  wire dly_actual_dowrite_i_96_n_0;
  wire dly_actual_dowrite_i_97_n_0;
  wire dly_actual_dowrite_i_98_n_0;
  wire dly_actual_dowrite_i_99_n_0;
  wire dly_actual_dowrite_i_9_n_0;
  wire [15:0]\dly_actual_wdata_reg[15]_0 ;
  wire \dly_actual_woff[10]_i_1_n_0 ;
  wire \dly_actual_woff[2]_i_1_n_0 ;
  wire \dly_actual_woff[3]_i_1_n_0 ;
  wire [9:0]\dly_actual_woff_reg[10]_0 ;
  wire dly_s_accum_cksum;
  wire [16:0]dly_s_psdcksum;
  wire dly_s_pseudo_cksum;
  wire dly_wicmpcksum;
  wire dly_wicmpcksum_i_1_n_0;
  wire dly_wicmpcksum_i_2_n_0;
  wire dly_wudpcksum;
  wire dly_wudpcksum_i_2_n_0;
  wire \downcount_reg[0] ;
  wire [0:0]\downcount_reg[0]_0 ;
  wire \dp_ram_arp_icmp_porto[wr]_i_1_n_0 ;
  wire [0:0]\dp_ram_tcp_template_porto_reg[wr]_0 ;
  wire [0:0]\dp_ram_udp_regacc_porto_reg[wr]_0 ;
  wire \dyn_ctrl_in_stat[any_arp] ;
  wire \dyn_ctrl_in_stat[good_dhcp_ack] ;
  wire \dyn_ctrl_in_stat[good_dhcp_offer] ;
  wire \dyn_ctrl_in_stat[good_rarp] ;
  wire \dyn_ctrl_stat[pending_rarp] ;
  wire \dyn_in_stat[any_arp]_i_10_n_0 ;
  wire \dyn_in_stat[any_arp]_i_11_n_0 ;
  wire \dyn_in_stat[any_arp]_i_12_n_0 ;
  wire \dyn_in_stat[any_arp]_i_1_n_0 ;
  wire \dyn_in_stat[any_arp]_i_3_n_0 ;
  wire \dyn_in_stat[any_arp]_i_4_n_0 ;
  wire \dyn_in_stat[any_arp]_i_5_n_0 ;
  wire \dyn_in_stat[any_arp]_i_6_n_0 ;
  wire \dyn_in_stat[any_arp]_i_7_n_0 ;
  wire \dyn_in_stat[any_arp]_i_8_n_0 ;
  wire \dyn_in_stat[any_arp]_i_9_n_0 ;
  wire \dyn_in_stat[good_dhcp_offer]_i_2_n_0 ;
  wire \dyn_in_stat[good_dhcp_offer]_i_3_n_0 ;
  wire \dyn_in_stat[good_dhcp_offer]_i_4_n_0 ;
  wire \dyn_in_stat[good_rarp]_i_1_n_0 ;
  wire \dyn_in_stat[good_rarp]_i_3_n_0 ;
  wire \dyn_in_stat_reg[any_arp]_0 ;
  wire [0:0]\dyn_in_stat_reg[good_dhcp_offer]_0 ;
  wire eqOp0_out;
  wire eqOp14_out;
  wire eqOp16_out;
  wire eqOp20_out;
  wire eqOp21_out;
  wire eqOp22_out;
  wire eqOp23_out;
  wire eqOp25_out;
  wire eqOp27_out;
  wire eqOp29_out;
  wire eqOp2_out;
  wire eqOp31_out;
  wire eqOp33_out;
  wire eqOp4_out;
  wire eqOp__0;
  wire geqOp;
  wire got_word_prev;
  wire got_word_prev1;
  wire [15:0]in225;
  wire in_got_word;
  wire \info_counts[arp_our_ip]_i_2_n_0 ;
  wire \info_counts[bad_cksum]_i_1_n_0 ;
  wire \info_counts[bad_cksum]_i_2_n_0 ;
  wire \info_counts[bad_cksum]_i_3_n_0 ;
  wire \info_counts[bad_crc]_i_2_n_0 ;
  wire \info_counts[bad_crc]_i_3_n_0 ;
  wire \info_counts[bad_crc]_i_4_n_0 ;
  wire \info_counts[bad_crc]_i_5_n_0 ;
  wire \info_counts[good_icmp]_i_2_n_0 ;
  wire \info_counts[good_ntp]_i_2_n_0 ;
  wire \info_counts[good_tcp]_i_2_n_0 ;
  wire \info_counts[good_udp]_i_2_n_0 ;
  wire \info_counts[good_udp]_i_3_n_0 ;
  wire \info_counts[incomplete]_i_1_n_0 ;
  wire \info_counts[incomplete]_i_2_n_0 ;
  wire \info_counts[incomplete]_i_3_n_0 ;
  wire \info_counts[mac_for_us]_i_2_n_0 ;
  wire \info_counts[spurious]0_out ;
  wire \info_counts[spurious]1_out ;
  wire \info_counts[spurious]_i_3_n_0 ;
  wire \info_counts[spurious]_i_4_n_0 ;
  wire \info_counts[start_arp]_i_2_n_0 ;
  wire \info_counts[start_bootp]_i_2_n_0 ;
  wire \info_counts[start_bootp]_i_3_n_0 ;
  wire \info_counts[start_bootp]_i_4_n_0 ;
  wire \info_counts[start_bootp]_i_5_n_0 ;
  wire \info_counts[start_bootp]_i_6_n_0 ;
  wire \info_counts[start_packet]_i_2_n_0 ;
  wire \info_counts[udp_arm]_i_2_n_0 ;
  wire \info_counts[udp_arm]_i_3_n_0 ;
  wire \info_counts[udp_arm]_i_4_n_0 ;
  wire \info_counts[udp_badactivearm]_i_2_n_0 ;
  wire \info_counts[udp_baddisconnect]_i_2_n_0 ;
  wire \info_counts[udp_badreset]_i_1_n_0 ;
  wire \info_counts[udp_disconnect]_i_1_n_0 ;
  wire \info_counts[udp_disconnect]_i_2_n_0 ;
  wire \info_counts[udp_disconnect]_i_3_n_0 ;
  wire \info_counts[udp_ra_idp_busy]_i_1_n_0 ;
  wire \info_counts[udp_ra_repeat]_i_1_n_0 ;
  wire \info_counts[udp_ra_repeat]_i_2_n_0 ;
  wire \info_counts[udp_ra_repeat]_i_3_n_0 ;
  wire \info_counts[udp_ra_repeat]_i_4_n_0 ;
  wire \info_counts[udp_ra_repeat]_i_5_n_0 ;
  wire \info_counts[udp_reset]_i_1_n_0 ;
  wire \info_counts[udp_reset]_i_2_n_0 ;
  wire \info_counts[words_div_32]_i_1_n_0 ;
  wire \info_counts_reg[abort_repeat] ;
  wire \info_counts_reg[arp_our_ip]_0 ;
  wire [31:0]\info_counts_reg[b_ip0123][31]_0 ;
  wire [31:0]\info_counts_reg[b_ip0123][31]_1 ;
  wire \info_counts_reg[bad_cksum]_0 ;
  wire \info_counts_reg[bad_crc]_0 ;
  wire \info_counts_reg[good_arp]_0 ;
  wire \info_counts_reg[good_bootp]_0 ;
  wire \info_counts_reg[good_dhcp_ack]_0 ;
  wire \info_counts_reg[good_dhcp_offer]_0 ;
  wire \info_counts_reg[good_icmp]_0 ;
  wire \info_counts_reg[good_ntp]_0 ;
  wire \info_counts_reg[good_rarp]_0 ;
  wire \info_counts_reg[good_tcp]_0 ;
  wire \info_counts_reg[good_udp]_0 ;
  wire \info_counts_reg[incomplete]_0 ;
  wire \info_counts_reg[ip_a_for_us]_0 ;
  wire \info_counts_reg[ip_b_for_us]_0 ;
  wire \info_counts_reg[ip_b_for_us]_1 ;
  wire \info_counts_reg[ip_hdr_ok]_0 ;
  wire \info_counts_reg[mac_for_us]_0 ;
  wire \info_counts_reg[slow_tick]_0 ;
  wire \info_counts_reg[spurious]_0 ;
  wire \info_counts_reg[start_arp]_0 ;
  wire \info_counts_reg[start_bootp]_0 ;
  wire \info_counts_reg[start_icmp]_0 ;
  wire \info_counts_reg[start_ipv4]_0 ;
  wire \info_counts_reg[start_ntp]_0 ;
  wire \info_counts_reg[start_packet]_0 ;
  wire \info_counts_reg[start_tcp]_0 ;
  wire \info_counts_reg[start_udp]_0 ;
  wire \info_counts_reg[stop_parse]_0 ;
  wire \info_counts_reg[timeout_tick]_0 ;
  wire \info_counts_reg[timeout_tick]_1 ;
  wire \info_counts_reg[udp_arm]_0 ;
  wire \info_counts_reg[udp_badactivearm]_0 ;
  wire \info_counts_reg[udp_baddisconnect]_0 ;
  wire \info_counts_reg[udp_badreset]_0 ;
  wire \info_counts_reg[udp_disconnect]_0 ;
  wire \info_counts_reg[udp_ra_busy]_0 ;
  wire \info_counts_reg[udp_ra_idp_busy]_0 ;
  wire \info_counts_reg[udp_ra_idp_busy]_1 ;
  wire \info_counts_reg[udp_ra_is_otherip]_0 ;
  wire \info_counts_reg[udp_ra_repeat]_0 ;
  wire \info_counts_reg[udp_ra_seqplus1]_0 ;
  wire \info_counts_reg[udp_ra_seqplus1]_1 ;
  wire \info_counts_reg[udp_ra_seqplus1]_2 ;
  wire \info_counts_reg[udp_regaccess]_0 ;
  wire \info_counts_reg[udp_regaccess_idp]_0 ;
  wire \info_counts_reg[udp_reset]_0 ;
  wire \info_counts_reg[words_div_32]_0 ;
  wire is_dhcp_xid_hi;
  wire [4:0]is_dhcp_xid_hi_reg_0;
  wire is_dhcp_xid_lo;
  wire is_dhcp_xid_lo_i_2_n_0;
  wire is_dhcp_xid_lo_i_4_n_0;
  wire is_dhcp_xid_lo_i_6_n_0;
  wire is_dhcp_xid_lo_reg_0;
  wire is_dhcp_xid_lo_reg_1;
  wire is_dhcp_xid_lo_reg_2;
  wire is_dyn_offer_ip01;
  wire [4:0]is_dyn_offer_ip01_reg_0;
  wire is_dyn_offer_ip23;
  wire is_dyn_offer_ip23_reg_0;
  wire is_icmp;
  wire is_icmp_i_1_n_0;
  wire is_icmp_i_2_n_0;
  wire is_ntp_mode_4;
  wire is_ntp_mode_4_i_1_n_0;
  wire is_ntp_ver_3or4_mode_3or4;
  wire is_our_a_ip01;
  wire is_our_a_ip01_i_2_n_0;
  wire is_our_a_ip01_i_3_n_0;
  wire is_our_a_ip01_i_4_n_0;
  wire is_our_a_ip23;
  wire is_our_a_ip23_i_2_n_0;
  wire is_our_a_ip23_i_3_n_0;
  wire is_our_b_ip01;
  wire is_our_b_ip23;
  wire is_our_mac01;
  wire is_our_mac01_i_6_n_0;
  wire [23:0]is_our_mac01_reg_0;
  wire is_our_mac23;
  wire is_our_mac45;
  wire is_prev_wlo_02;
  wire is_prev_wlo_05;
  wire is_reg_ch_other_ip_port;
  wire is_reg_ch_other_ip_port_i_10_n_0;
  wire is_reg_ch_other_ip_port_i_11_n_0;
  wire is_reg_ch_other_ip_port_i_12_n_0;
  wire is_reg_ch_other_ip_port_i_13_n_0;
  wire is_reg_ch_other_ip_port_i_14_n_0;
  wire is_reg_ch_other_ip_port_i_15_n_0;
  wire is_reg_ch_other_ip_port_i_16_n_0;
  wire is_reg_ch_other_ip_port_i_17_n_0;
  wire is_reg_ch_other_ip_port_i_18_n_0;
  wire is_reg_ch_other_ip_port_i_19_n_0;
  wire is_reg_ch_other_ip_port_i_20_n_0;
  wire is_reg_ch_other_ip_port_i_21_n_0;
  wire is_reg_ch_other_ip_port_i_22_n_0;
  wire is_reg_ch_other_ip_port_i_23_n_0;
  wire is_reg_ch_other_ip_port_i_24_n_0;
  wire is_reg_ch_other_ip_port_i_25_n_0;
  wire is_reg_ch_other_ip_port_i_26_n_0;
  wire is_reg_ch_other_ip_port_i_27_n_0;
  wire is_reg_ch_other_ip_port_i_28_n_0;
  wire is_reg_ch_other_ip_port_i_29_n_0;
  wire is_reg_ch_other_ip_port_i_2_n_0;
  wire is_reg_ch_other_ip_port_i_30_n_0;
  wire is_reg_ch_other_ip_port_i_31_n_0;
  wire is_reg_ch_other_ip_port_i_32_n_0;
  wire is_reg_ch_other_ip_port_i_33_n_0;
  wire is_reg_ch_other_ip_port_i_34_n_0;
  wire is_reg_ch_other_ip_port_i_35_n_0;
  wire is_reg_ch_other_ip_port_i_36_n_0;
  wire is_reg_ch_other_ip_port_i_37_n_0;
  wire is_reg_ch_other_ip_port_i_38_n_0;
  wire is_reg_ch_other_ip_port_i_39_n_0;
  wire is_reg_ch_other_ip_port_i_3_n_0;
  wire is_reg_ch_other_ip_port_i_40_n_0;
  wire is_reg_ch_other_ip_port_i_41_n_0;
  wire is_reg_ch_other_ip_port_i_42_n_0;
  wire is_reg_ch_other_ip_port_i_43_n_0;
  wire is_reg_ch_other_ip_port_i_44_n_0;
  wire is_reg_ch_other_ip_port_i_45_n_0;
  wire is_reg_ch_other_ip_port_i_46_n_0;
  wire is_reg_ch_other_ip_port_i_47_n_0;
  wire is_reg_ch_other_ip_port_i_48_n_0;
  wire is_reg_ch_other_ip_port_i_49_n_0;
  wire is_reg_ch_other_ip_port_i_4_n_0;
  wire is_reg_ch_other_ip_port_i_5_n_0;
  wire is_reg_ch_other_ip_port_i_6_n_0;
  wire is_reg_ch_other_ip_port_i_7_n_0;
  wire is_reg_ch_other_ip_port_i_8_n_0;
  wire is_reg_ch_other_ip_port_i_9_n_0;
  wire is_reg_seq_no;
  wire is_reg_seq_no_i_2_n_0;
  wire is_reg_seq_no_i_3_n_0;
  wire is_reg_seq_no_i_4_n_0;
  wire is_reg_seq_no_i_5_n_0;
  wire is_reg_seq_no_i_6_n_0;
  wire is_reg_seq_no_plus_1;
  wire is_reg_seq_no_plus_1_i_10_n_0;
  wire is_reg_seq_no_plus_1_i_1_n_0;
  wire is_reg_seq_no_plus_1_i_2_n_0;
  wire is_reg_seq_no_plus_1_i_3_n_0;
  wire is_reg_seq_no_plus_1_i_4_n_0;
  wire is_reg_seq_no_plus_1_i_5_n_0;
  wire is_reg_seq_no_plus_1_i_6_n_0;
  wire is_reg_seq_no_plus_1_i_7_n_0;
  wire is_reg_seq_no_plus_1_i_8_n_0;
  wire is_reg_seq_no_plus_1_i_9_n_0;
  wire is_req_seq_arm_reset_no;
  wire is_req_seq_arm_reset_no_i_10_n_0;
  wire is_req_seq_arm_reset_no_i_2_n_0;
  wire is_req_seq_arm_reset_no_i_3_n_0;
  wire is_req_seq_arm_reset_no_i_4_n_0;
  wire is_req_seq_arm_reset_no_i_5_n_0;
  wire is_req_seq_arm_reset_no_i_6_n_0;
  wire is_req_seq_arm_reset_no_i_7_n_0;
  wire is_req_seq_arm_reset_no_i_8_n_0;
  wire is_req_seq_arm_reset_no_i_9_n_0;
  wire is_tcp;
  wire is_tcp_i_1_n_0;
  wire is_tcp_other_ip_port;
  wire is_tcp_other_ip_port_i_10_n_0;
  wire is_tcp_other_ip_port_i_11_n_0;
  wire is_tcp_other_ip_port_i_12_n_0;
  wire is_tcp_other_ip_port_i_13_n_0;
  wire is_tcp_other_ip_port_i_14_n_0;
  wire is_tcp_other_ip_port_i_15_n_0;
  wire is_tcp_other_ip_port_i_16_n_0;
  wire is_tcp_other_ip_port_i_17_n_0;
  wire is_tcp_other_ip_port_i_18_n_0;
  wire is_tcp_other_ip_port_i_19_n_0;
  wire is_tcp_other_ip_port_i_20_n_0;
  wire is_tcp_other_ip_port_i_2_n_0;
  wire is_tcp_other_ip_port_i_3_n_0;
  wire is_tcp_other_ip_port_i_4_n_0;
  wire is_tcp_other_ip_port_i_5_n_0;
  wire is_tcp_other_ip_port_i_6_n_0;
  wire is_tcp_other_ip_port_i_7_n_0;
  wire is_tcp_other_ip_port_i_8_n_0;
  wire is_tcp_other_ip_port_i_9_n_0;
  wire is_tcp_seq_hi;
  wire is_tcp_seq_hi_i_2_n_0;
  wire is_tcp_seq_hi_i_3_n_0;
  wire is_tcp_seq_hi_i_4_n_0;
  wire is_tcp_seq_hi_i_5_n_0;
  wire is_tcp_seq_hi_i_6_n_0;
  wire is_tcp_seq_hi_i_7_n_0;
  wire is_tcp_seq_lo;
  wire is_tcp_seq_lo_i_2_n_0;
  wire is_tcp_seq_lo_i_3_n_0;
  wire is_tcp_seq_lo_i_4_n_0;
  wire is_tcp_seq_lo_i_5_n_0;
  wire is_tcp_seq_lo_i_6_n_0;
  wire is_tcp_seq_lo_i_7_n_0;
  wire is_tcp_stat_max_sent16_eq_base_seqno16;
  wire is_tcp_stat_max_sent16_eq_base_seqno16_reg_0;
  wire is_udp;
  wire is_udp_i_1_n_0;
  wire is_udp_i_2_n_0;
  wire is_udp_ra_disconnect;
  wire is_udp_ra_disconnect_i_1_n_0;
  wire is_udp_ra_reset;
  wire is_udp_ra_reset_arm;
  wire is_udp_ra_reset_arm_i_1_n_0;
  wire is_udp_ra_reset_i_1_n_0;
  wire is_w_0000;
  wire is_w_0000_i_1_n_0;
  wire is_w_0001;
  wire is_w_0001_i_1_n_0;
  wire is_w_0001_reg_0;
  wire is_w_0001_reg_1;
  wire is_w_0001_reg_2;
  wire is_w_0001_reg_3;
  wire is_w_0001_reg_4;
  wire is_w_0001_reg_5;
  wire is_w_0004;
  wire is_w_0004_i_1_n_0;
  wire is_w_0201;
  wire is_w_0201_i_1_n_0;
  wire is_w_0201_i_2_n_0;
  wire is_w_0201_i_3_n_0;
  wire is_w_0201_i_4_n_0;
  wire is_w_0604;
  wire is_w_0604_i_1_n_0;
  wire is_w_0604_i_2_n_0;
  wire is_w_0800;
  wire is_w_0800_i_2_n_0;
  wire is_w_0806;
  wire is_w_0806_i_1_n_0;
  wire is_w_4000;
  wire is_w_4000_i_1_n_0;
  wire is_w_4000_i_2_n_0;
  wire is_w_5363;
  wire is_w_5363_i_1_n_0;
  wire is_w_5363_i_2_n_0;
  wire is_w_5363_i_3_n_0;
  wire is_w_5363_i_4_n_0;
  wire is_w_6382;
  wire is_w_6382_i_1_n_0;
  wire is_w_6382_i_2_n_0;
  wire is_w_8035;
  wire is_w_8035_i_1_n_0;
  wire is_w_8035_i_2_n_0;
  wire is_w_8035_i_3_n_0;
  wire is_w_8035_i_4_n_0;
  wire is_w_8035_i_5_n_0;
  wire is_w_ge_tcp_stat_base_seqno_lo;
  wire is_w_ge_tcp_stat_base_seqno_lo_i_2_n_0;
  wire is_w_ge_tcp_stat_base_seqno_lo_i_3_n_0;
  wire is_w_ge_tcp_stat_base_seqno_lo_i_4_n_0;
  wire is_w_ge_tcp_stat_base_seqno_lo_i_5_n_0;
  wire is_w_ge_tcp_stat_base_seqno_lo_i_6_n_0;
  wire is_w_ge_tcp_stat_base_seqno_lo_i_7_n_0;
  wire is_w_ge_tcp_stat_base_seqno_lo_i_8_n_0;
  wire is_w_ge_tcp_stat_base_seqno_lo_i_9_n_0;
  wire [7:0]is_w_ge_tcp_stat_base_seqno_lo_reg_0;
  wire is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_1;
  wire is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_2;
  wire is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_3;
  wire is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_4;
  wire is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_5;
  wire is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_6;
  wire is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_7;
  wire is_w_le_tcp_stat_max_sent_lo;
  wire [15:0]is_w_le_tcp_stat_max_sent_lo_reg_0;
  wire is_whi_00;
  wire is_whi_00_i_1_n_0;
  wire is_whi_02;
  wire is_whi_02_i_1_n_0;
  wire is_whi_05;
  wire is_whi_05_i_1_n_0;
  wire is_whi_06;
  wire is_whi_06_i_1_n_0;
  wire is_whi_06_i_2_n_0;
  wire is_whi_45;
  wire is_whi_45_i_1_n_0;
  wire is_whi_ff;
  wire is_whi_ff_i_1_n_0;
  wire is_whi_ff_i_2_n_0;
  wire is_whi_ff_i_3_n_0;
  wire is_wlo_00;
  wire is_wlo_00_i_1_n_0;
  wire is_wlo_02;
  wire is_wlo_02_i_1_n_0;
  wire is_wlo_05;
  wire is_wlo_05_i_1_n_0;
  wire is_wlo_ff;
  wire is_wlo_ff_i_1_n_0;
  wire is_wlo_ff_i_2_n_0;
  wire is_wlo_ff_i_3_n_0;
  wire [3:3]minusOp;
  wire new_packet_prev;
  wire new_packet_prev1;
  wire [0:0]new_packet_prev1_reg_0;
  wire p_0_in__1;
  wire [1:0]p_20_in;
  wire p_74_out;
  wire \packet_done[done] ;
  wire \packet_req[discard_cur_prepare]_i_10_n_0 ;
  wire \packet_req[discard_cur_prepare]_i_6_n_0 ;
  wire \packet_req[discard_cur_prepare]_i_7_n_0 ;
  wire \packet_req[discard_cur_prepare]_i_8_n_0 ;
  wire \packet_req[discard_cur_prepare]_i_9_n_0 ;
  wire \packet_req_reg[discard_cur_prepare]_i_3_n_3 ;
  wire \packet_req_reg[discard_cur_prepare]_i_3_n_4 ;
  wire \packet_req_reg[discard_cur_prepare]_i_3_n_5 ;
  wire \packet_req_reg[discard_cur_prepare]_i_3_n_6 ;
  wire \packet_req_reg[discard_cur_prepare]_i_3_n_7 ;
  wire [16:0]plusOp;
  wire [7:1]plusOp__0;
  wire [6:0]plusOp__1;
  wire [7:0]plusOp__2;
  wire \ram_arp_icmp[prod][set_drop_dly] ;
  wire \ram_prod2_udp_regres[0][set_again]_i_1_n_0 ;
  wire \ram_prod2_udp_regres[1][set_again]_i_1_n_0 ;
  wire \ram_prod_arp_icmp[set_drop_dly]_i_1_n_0 ;
  wire \ram_prod_arp_icmp[set_hasdata]_i_1_n_0 ;
  wire \ram_prod_arp_icmp[set_hasdata]_i_2_n_0 ;
  wire \ram_prod_arp_icmp[set_hasdata]_i_3_n_0 ;
  wire \ram_prod_udp_regacc[set_hasdata]_i_1_n_0 ;
  wire [0:0]\ram_prod_udp_regacc_reg[set_hasdata]_0 ;
  wire \ram_udp_regacc[stat][hasdata] ;
  wire \ram_udp_regres[0][prod2][set_again] ;
  wire \ram_udp_regres[1][prod2][set_again] ;
  wire rcksum_good;
  wire rcksum_good0;
  wire rcksum_good_i_2_n_0;
  wire rcksum_good_i_3_n_0;
  wire rcksum_good_i_4_n_0;
  wire \regacc_aux_info[prod][set_reg_ch] ;
  wire \regacc_aux_info[prod][v][reg_ch] ;
  wire \regacc_aux_info[prod][v][reg_idp] ;
  wire \rgb_led_info1_reg[0] ;
  wire [6:0]\rgb_led_info1_reg[9] ;
  wire \s[accum_cksum]_i_2_n_0 ;
  wire \s[accum_cksum]_i_3_n_0 ;
  wire \s[accum_cksum]_i_4_n_0 ;
  wire \s[cksum_0]_i_1_n_0 ;
  wire \s[cksum_0]_i_2_n_0 ;
  wire \s[cur_other_ip_port][ip01][15]_i_1_n_0 ;
  wire \s[cur_other_ip_port][ip01][15]_i_2_n_0 ;
  wire \s[cur_other_ip_port][ip23] ;
  wire \s[cur_other_ip_port][portno] ;
  wire \s[cur_other_ip_port][portno][15]_i_2_n_0 ;
  wire \s[cur_other_ip_port][portno][15]_i_3_n_0 ;
  wire \s[dhcp_option] ;
  wire \s[dhcp_option][0]_i_1_n_0 ;
  wire \s[dhcp_option][1]_i_1_n_0 ;
  wire \s[dhcp_option][2]_i_1_n_0 ;
  wire \s[dhcp_option][3]_i_1_n_0 ;
  wire \s[dhcp_option][4]_i_1_n_0 ;
  wire \s[dhcp_option][5]_i_1_n_0 ;
  wire \s[dhcp_option][6]_i_1_n_0 ;
  wire \s[dhcp_option][7]_i_2_n_0 ;
  wire \s[dhcp_option_length_hi]_i_2_n_0 ;
  wire \s[dhcp_option_length_hi]_i_3_n_0 ;
  wire \s[dhcp_option_length_hi]_i_4_n_0 ;
  wire \s[dhcp_option_length_hi]_i_5_n_0 ;
  wire \s[dhcp_option_length_hi]_i_6_n_0 ;
  wire \s[dhcp_option_remain][0]_i_1_n_0 ;
  wire \s[dhcp_option_remain][0]_i_2_n_0 ;
  wire \s[dhcp_option_remain][1]_i_1_n_0 ;
  wire \s[dhcp_option_remain][1]_i_2_n_0 ;
  wire \s[dhcp_option_remain][2]_i_1_n_0 ;
  wire \s[dhcp_option_remain][2]_i_2_n_0 ;
  wire \s[dhcp_option_remain][2]_i_3_n_0 ;
  wire \s[dhcp_option_remain][3]_i_1_n_0 ;
  wire \s[dhcp_option_remain][3]_i_2_n_0 ;
  wire \s[dhcp_option_remain][3]_i_3_n_0 ;
  wire \s[dhcp_option_remain][4]_i_1_n_0 ;
  wire \s[dhcp_option_remain][4]_i_2_n_0 ;
  wire \s[dhcp_option_remain][4]_i_3_n_0 ;
  wire \s[dhcp_option_remain][4]_i_4_n_0 ;
  wire \s[dhcp_option_remain][5]_i_1_n_0 ;
  wire \s[dhcp_option_remain][5]_i_2_n_0 ;
  wire \s[dhcp_option_remain][5]_i_3_n_0 ;
  wire \s[dhcp_option_remain][6]_i_1_n_0 ;
  wire \s[dhcp_option_remain][6]_i_2_n_0 ;
  wire \s[dhcp_option_remain][6]_i_3_n_0 ;
  wire \s[dhcp_option_remain][7]_i_10_n_0 ;
  wire \s[dhcp_option_remain][7]_i_11_n_0 ;
  wire \s[dhcp_option_remain][7]_i_12_n_0 ;
  wire \s[dhcp_option_remain][7]_i_1_n_0 ;
  wire \s[dhcp_option_remain][7]_i_2_n_0 ;
  wire \s[dhcp_option_remain][7]_i_3_n_0 ;
  wire \s[dhcp_option_remain][7]_i_4_n_0 ;
  wire \s[dhcp_option_remain][7]_i_5_n_0 ;
  wire \s[dhcp_option_remain][7]_i_6_n_0 ;
  wire \s[dhcp_option_remain][7]_i_7_n_0 ;
  wire \s[dhcp_option_remain][7]_i_8_n_0 ;
  wire \s[dhcp_option_remain][7]_i_9_n_0 ;
  wire \s[dyn_offer_ip_port][ip01] ;
  wire \s[dyn_offer_ip_port][ip01][15]_i_2_n_0 ;
  wire \s[dyn_offer_ip_port][ip01][15]_i_3_n_0 ;
  wire \s[dyn_offer_ip_port][ip23] ;
  wire \s[dyn_offer_ip_port][ip23][15]_i_2_n_0 ;
  wire \s[fill_ram_arp_icmp]_i_1_n_0 ;
  wire \s[ignore_wcksum]_i_2_n_0 ;
  wire \s[ignore_wcksum]_i_3_n_0 ;
  wire \s[ignore_wcksum]_i_4_n_0 ;
  wire \s[ipv4_remain][1]_i_1_n_0 ;
  wire \s[ipv4_remain][2]_i_1_n_0 ;
  wire \s[ipv4_remain_is_0]_i_1_n_0 ;
  wire \s[ipv4_remain_is_0]_i_2_n_0 ;
  wire \s[ipv4_remain_is_0]_i_3_n_0 ;
  wire \s[ipv4_remain_is_62]_i_1_n_0 ;
  wire \s[ipv4_remain_is_62]_i_2_n_0 ;
  wire \s[ipv4_remain_m2][10]_i_1_n_0 ;
  wire \s[ipv4_remain_m2][10]_i_2_n_0 ;
  wire \s[ipv4_remain_m2][10]_i_3_n_0 ;
  wire \s[ipv4_remain_m2][10]_i_4_n_0 ;
  wire \s[ipv4_remain_m2][10]_i_5_n_0 ;
  wire \s[ipv4_remain_m2][10]_i_6_n_0 ;
  wire \s[ipv4_remain_m2][4]_i_1_n_0 ;
  wire \s[ipv4_remain_m2][5]_i_1_n_0 ;
  wire \s[ipv4_remain_m2][5]_i_2_n_0 ;
  wire \s[ipv4_remain_m2][5]_i_3_n_0 ;
  wire \s[ipv4_remain_m2][5]_i_4_n_0 ;
  wire \s[ipv4_remain_m2][5]_i_5_n_0 ;
  wire \s[ipv4_remain_m2][6]_i_1_n_0 ;
  wire \s[ipv4_remain_m2][6]_i_2_n_0 ;
  wire \s[ipv4_remain_m2][7]_i_1_n_0 ;
  wire \s[ipv4_remain_m2][8]_i_1_n_0 ;
  wire \s[ipv4_remain_m2][8]_i_2_n_0 ;
  wire \s[ipv4_remain_m2][8]_i_3_n_0 ;
  wire \s[ipv4_remain_m2][8]_i_4_n_0 ;
  wire \s[ipv4_remain_m2][9]_i_1_n_0 ;
  wire \s[ipv4_remain_m2_is_0]_i_1_n_0 ;
  wire \s[ipv4_remain_m2_is_0]_i_2_n_0 ;
  wire \s[ipv4_remain_p6][0]_i_1_n_0 ;
  wire \s[ipv4_remain_p6][10]_i_1_n_0 ;
  wire \s[ipv4_remain_p6][10]_i_2_n_0 ;
  wire \s[ipv4_remain_p6][1]_i_1_n_0 ;
  wire \s[ipv4_remain_p6][2]_i_1_n_0 ;
  wire \s[ipv4_remain_p6][3]_i_1_n_0 ;
  wire \s[ipv4_remain_p6][4]_i_1_n_0 ;
  wire \s[ipv4_remain_p6][5]_i_1_n_0 ;
  wire \s[ipv4_remain_p6][6]_i_1_n_0 ;
  wire \s[ipv4_remain_p6][6]_i_2_n_0 ;
  wire \s[ipv4_remain_p6][7]_i_1_n_0 ;
  wire \s[ipv4_remain_p6][8]_i_1_n_0 ;
  wire \s[ipv4_remain_p6][9]_i_1_n_0 ;
  wire \s[is_bootp]_i_1_n_0 ;
  wire \s[is_bootp]_i_2_n_0 ;
  wire \s[is_bootp]_i_3_n_0 ;
  wire \s[is_bootp]_i_4_n_0 ;
  wire \s[is_bootp]_i_5_n_0 ;
  wire \s[is_dhcp]_i_1_n_0 ;
  wire \s[is_dhcp_ack]_i_1_n_0 ;
  wire \s[is_dhcp_ack]_i_2_n_0 ;
  wire \s[is_dhcp_offer]_i_1_n_0 ;
  wire \s[is_dhcp_offer]_i_2_n_0 ;
  wire \s[is_dhcp_offer]_i_3_n_0 ;
  wire \s[is_dhcp_offer]_i_4_n_0 ;
  wire \s[is_dhcp_offer]_i_5_n_0 ;
  wire \s[is_dhcp_offer]_i_6_n_0 ;
  wire \s[is_icmp]_i_1_n_0 ;
  wire \s[is_icmp]_i_2_n_0 ;
  wire \s[is_ntp]_i_1_n_0 ;
  wire \s[is_ntp]_i_2_n_0 ;
  wire \s[is_ntp]_i_3_n_0 ;
  wire \s[is_ntp]_i_4_n_0 ;
  wire \s[is_ntp_resp]_i_1_n_0 ;
  wire \s[is_ntp_resp]_i_2_n_0 ;
  wire \s[is_our_ip] ;
  wire \s[is_our_ip]_i_1_n_0 ;
  wire \s[is_our_ip]_i_2_n_0 ;
  wire \s[is_our_ip]_i_4_n_0 ;
  wire \s[is_our_mac]_i_1_n_0 ;
  wire \s[is_our_mac]_i_3_n_0 ;
  wire \s[is_our_mac]_i_4_n_0 ;
  wire \s[is_our_mac]_i_5_n_0 ;
  wire \s[is_our_mac]_i_6_n_0 ;
  wire \s[is_our_mac]_i_7_n_0 ;
  wire \s[is_our_mac]_i_8_n_0 ;
  wire \s[is_rarp_resp]_i_1_n_0 ;
  wire \s[is_rarp_resp]_i_2_n_0 ;
  wire \s[is_tcp_syn] ;
  wire \s[is_tcp_syn]_i_3_n_0 ;
  wire \s[minsz_remain][0]_i_1_n_0 ;
  wire \s[minsz_remain][10]_i_1_n_0 ;
  wire \s[minsz_remain][1]_i_1_n_0 ;
  wire \s[minsz_remain][2]_i_1_n_0 ;
  wire \s[minsz_remain][3]_i_1_n_0 ;
  wire \s[minsz_remain][4]_i_1_n_0 ;
  wire \s[minsz_remain][5]_i_1_n_0 ;
  wire \s[minsz_remain][6]_i_1_n_0 ;
  wire \s[minsz_remain][7]_i_1_n_0 ;
  wire \s[minsz_remain][8]_i_1_n_0 ;
  wire \s[minsz_remain][9]_i_1_n_0 ;
  wire \s[minsz_remain_m2][10]_i_1_n_0 ;
  wire \s[minsz_remain_m2][10]_i_2_n_0 ;
  wire \s[minsz_remain_m2][1]_i_1_n_0 ;
  wire \s[minsz_remain_m2][2]_i_1_n_0 ;
  wire \s[minsz_remain_m2][3]_i_1_n_0 ;
  wire \s[minsz_remain_m2][4]_i_1_n_0 ;
  wire \s[minsz_remain_m2][5]_i_1_n_0 ;
  wire \s[minsz_remain_m2][6]_i_1_n_0 ;
  wire \s[minsz_remain_m2][7]_i_1_n_0 ;
  wire \s[minsz_remain_m2][8]_i_1_n_0 ;
  wire \s[minsz_remain_m2][9]_i_1_n_0 ;
  wire \s[minsz_remain_m2][9]_i_2_n_0 ;
  wire \s[off][10]_i_2_n_0 ;
  wire \s[packet_start_count][7]_i_2_n_0 ;
  wire \s[psdcksum] ;
  wire \s[psdcksum][15]_i_10_n_0 ;
  wire \s[psdcksum][15]_i_11_n_0 ;
  wire \s[psdcksum][15]_i_12_n_0 ;
  wire \s[psdcksum][15]_i_13_n_0 ;
  wire \s[psdcksum][15]_i_14_n_0 ;
  wire \s[psdcksum][15]_i_2_n_0 ;
  wire \s[psdcksum][15]_i_3_n_0 ;
  wire \s[psdcksum][15]_i_4_n_0 ;
  wire \s[psdcksum][15]_i_5_n_0 ;
  wire \s[psdcksum][15]_i_6_n_0 ;
  wire \s[psdcksum][15]_i_7_n_0 ;
  wire \s[psdcksum][15]_i_8_n_0 ;
  wire \s[psdcksum][15]_i_9_n_0 ;
  wire \s[psdcksum][7]_i_2_n_0 ;
  wire \s[psdcksum][7]_i_3_n_0 ;
  wire \s[psdcksum][7]_i_4_n_0 ;
  wire \s[psdcksum][7]_i_5_n_0 ;
  wire \s[psdcksum][7]_i_6_n_0 ;
  wire \s[psdcksum][7]_i_7_n_0 ;
  wire \s[psdcksum][7]_i_8_n_0 ;
  wire \s[psdcksum][7]_i_9_n_0 ;
  wire \s[pseudo_cksum]_i_2_n_0 ;
  wire \s[pseudo_cksum]_i_3_n_0 ;
  wire \s[rcksum][15]_i_10_n_0 ;
  wire \s[rcksum][15]_i_11_n_0 ;
  wire \s[rcksum][15]_i_12_n_0 ;
  wire \s[rcksum][15]_i_13_n_0 ;
  wire \s[rcksum][15]_i_14_n_0 ;
  wire \s[rcksum][15]_i_15_n_0 ;
  wire \s[rcksum][15]_i_16_n_0 ;
  wire \s[rcksum][15]_i_17_n_0 ;
  wire \s[rcksum][16]_i_2_n_0 ;
  wire \s[rcksum][7]_i_11_n_0 ;
  wire \s[rcksum][7]_i_12_n_0 ;
  wire \s[rcksum][7]_i_13_n_0 ;
  wire \s[rcksum][7]_i_14_n_0 ;
  wire \s[rcksum][7]_i_15_n_0 ;
  wire \s[rcksum][7]_i_16_n_0 ;
  wire \s[rcksum][7]_i_17_n_0 ;
  wire \s[rcksum][7]_i_18_n_0 ;
  wire \s[rcksum][7]_i_2_n_0 ;
  wire \s[reg][0][other_ip_port][ip01] ;
  wire [1:0]\s[reg][0][seq_active_marks] ;
  wire \s[reg][0][seq_active_marks][1]_i_2_n_0 ;
  wire \s[reg][0][seq_arm_reset_no] ;
  wire \s[reg][0][seq_connected]_i_1_n_0 ;
  wire \s[reg][0][seq_did_access]_i_1_n_0 ;
  wire \s[reg][0][seq_no] ;
  wire \s[reg][0][seq_no][0]_i_1_n_0 ;
  wire \s[reg][0][seq_no][1]_i_1_n_0 ;
  wire \s[reg][0][seq_no][1]_i_2_n_0 ;
  wire \s[reg][0][seq_no][2]_i_1_n_0 ;
  wire \s[reg][0][seq_no][2]_i_2_n_0 ;
  wire \s[reg][0][seq_no][3]_i_1_n_0 ;
  wire \s[reg][0][seq_no][3]_i_2_n_0 ;
  wire \s[reg][0][seq_no][4]_i_1_n_0 ;
  wire \s[reg][0][seq_no][5]_i_1_n_0 ;
  wire \s[reg][0][seq_no][5]_i_2_n_0 ;
  wire \s[reg][0][seq_no][6]_i_1_n_0 ;
  wire \s[reg][0][seq_no][7]_i_2_n_0 ;
  wire \s[reg][0][seq_reset_armed]57_out ;
  wire \s[reg][0][seq_reset_armed]_i_1_n_0 ;
  wire \s[reg][1][other_ip_port][portno][15]_i_1_n_0 ;
  wire [1:0]\s[reg][1][seq_active_marks] ;
  wire \s[reg][1][seq_active_marks][1]_i_2_n_0 ;
  wire \s[reg][1][seq_arm_reset_no] ;
  wire \s[reg][1][seq_arm_reset_no][2]_i_1_n_0 ;
  wire \s[reg][1][seq_arm_reset_no][2]_i_2_n_0 ;
  wire \s[reg][1][seq_arm_reset_no][3]_i_1_n_0 ;
  wire \s[reg][1][seq_arm_reset_no][3]_i_2_n_0 ;
  wire \s[reg][1][seq_arm_reset_no][4]_i_2_n_0 ;
  wire \s[reg][1][seq_arm_reset_no][5]_i_2_n_0 ;
  wire \s[reg][1][seq_arm_reset_no][6]_i_2_n_0 ;
  wire \s[reg][1][seq_arm_reset_no][7]_i_3_n_0 ;
  wire \s[reg][1][seq_arm_reset_no][7]_i_4_n_0 ;
  wire \s[reg][1][seq_connected]_i_1_n_0 ;
  wire \s[reg][1][seq_did_access]_i_1_n_0 ;
  wire \s[reg][1][seq_no] ;
  wire \s[reg][1][seq_no][0]_i_1_n_0 ;
  wire \s[reg][1][seq_no][1]_i_1_n_0 ;
  wire \s[reg][1][seq_no][1]_i_2_n_0 ;
  wire \s[reg][1][seq_no][2]_i_1_n_0 ;
  wire \s[reg][1][seq_no][2]_i_2_n_0 ;
  wire \s[reg][1][seq_no][3]_i_1_n_0 ;
  wire \s[reg][1][seq_no][3]_i_2_n_0 ;
  wire \s[reg][1][seq_no][4]_i_1_n_0 ;
  wire \s[reg][1][seq_no][4]_i_2_n_0 ;
  wire \s[reg][1][seq_no][5]_i_1_n_0 ;
  wire \s[reg][1][seq_no][5]_i_2_n_0 ;
  wire \s[reg][1][seq_no][6]_i_1_n_0 ;
  wire \s[reg][1][seq_no][6]_i_2_n_0 ;
  wire \s[reg][1][seq_no][7]_i_2_n_0 ;
  wire \s[reg][1][seq_no][7]_i_3_n_0 ;
  wire \s[reg][1][seq_no][7]_i_4_n_0 ;
  wire \s[reg][1][seq_reset_armed] ;
  wire \s[reg][1][seq_reset_armed]_i_1_n_0 ;
  wire \s[reg][1][seq_reset_armed]_i_2_n_0 ;
  wire \s[reg_ch][0]_i_1_n_0 ;
  wire \s[reg_ch][0]_i_2_n_0 ;
  wire \s[reg_ch][0]_i_3_n_0 ;
  wire \s[reg_ch][0]_i_4_n_0 ;
  wire \s[reg_ch][0]_i_5_n_0 ;
  wire \s[reg_ch][0]_i_6_n_0 ;
  wire \s[reg_idp]_i_1_n_0 ;
  wire \s[reg_idp]_i_2_n_0 ;
  wire \s[reg_idp]_i_3_n_0 ;
  wire \s[seqno_hi_same] ;
  wire \s[seqno_hi_same]_i_10_n_0 ;
  wire \s[seqno_hi_same]_i_11_n_0 ;
  wire \s[seqno_hi_same]_i_12_n_0 ;
  wire \s[seqno_hi_same]_i_13_n_0 ;
  wire \s[seqno_hi_same]_i_3_n_0 ;
  wire \s[seqno_hi_same]_i_8_n_0 ;
  wire \s[seqno_hi_same]_i_9_n_0 ;
  wire \s[tcp_other_ip_port][ip01] ;
  wire \s[wcksum][15]_i_10_n_0 ;
  wire \s[wcksum][15]_i_11_n_0 ;
  wire \s[wcksum][15]_i_12_n_0 ;
  wire \s[wcksum][15]_i_13_n_0 ;
  wire \s[wcksum][15]_i_14_n_0 ;
  wire \s[wcksum][15]_i_15_n_0 ;
  wire \s[wcksum][15]_i_16_n_0 ;
  wire \s[wcksum][15]_i_17_n_0 ;
  wire \s[wcksum][7]_i_10_n_0 ;
  wire \s[wcksum][7]_i_11_n_0 ;
  wire \s[wcksum][7]_i_12_n_0 ;
  wire \s[wcksum][7]_i_13_n_0 ;
  wire \s[wcksum][7]_i_14_n_0 ;
  wire \s[wcksum][7]_i_15_n_0 ;
  wire \s[wcksum][7]_i_16_n_0 ;
  wire \s[wcksum][7]_i_17_n_0 ;
  wire \s[wcksum_ip][15]_i_1_n_0 ;
  wire \s[wcksum_ip][7]_i_3_n_0 ;
  wire \s_reg[accum_cksum]__0 ;
  wire \s_reg[cksum_0]__0 ;
  wire [31:0]\s_reg[cur_other_ip_port][ip01][15]_0 ;
  wire [15:0]\s_reg[cur_other_ip_port][portno] ;
  wire [7:0]\s_reg[dhcp_option] ;
  wire \s_reg[dhcp_option_length_hi]__0 ;
  wire [7:0]\s_reg[dhcp_option_remain] ;
  wire \s_reg[do_access]_i_1_n_0 ;
  wire \s_reg[do_access]_i_2_n_0 ;
  wire \s_reg[do_access]_i_3_n_0 ;
  wire \s_reg[do_access_idp]_i_1_n_0 ;
  wire \s_reg[do_access_idp]_i_2_n_0 ;
  wire \s_reg[do_access_idp]_i_3_n_0 ;
  wire \s_reg[do_disconnect]_i_1_n_0 ;
  wire \s_reg[do_disconnect]_i_2_n_0 ;
  wire \s_reg[do_reg_access]__0 ;
  wire \s_reg[do_reg_access_idp]__0 ;
  wire \s_reg[do_reg_disconnect]__0 ;
  wire \s_reg[do_reg_seq_failure]__0 ;
  wire \s_reg[do_reg_seq_reset]__0 ;
  wire \s_reg[do_reg_seq_reset_arm]__0 ;
  wire \s_reg[do_seq_failure]_i_1_n_0 ;
  wire \s_reg[do_seq_failure]_i_3_n_0 ;
  wire \s_reg[do_seq_failure]_i_4_n_0 ;
  wire \s_reg[do_seq_failure]_i_5_n_0 ;
  wire \s_reg[do_seq_reset]_i_1_n_0 ;
  wire \s_reg[do_seq_reset]_i_2_n_0 ;
  wire \s_reg[do_seq_reset]_i_3_n_0 ;
  wire \s_reg[do_seq_reset]_i_4_n_0 ;
  wire \s_reg[do_seq_reset_arm]_i_1_n_0 ;
  wire \s_reg[do_seq_reset_arm]_i_2_n_0 ;
  wire [31:0]\s_reg[dyn_offer_ip_port][ip01][15]_0 ;
  wire \s_reg[fill_ram_arp_icmp]_0 ;
  wire \s_reg[fill_ram_arp_icmp]__0 ;
  wire \s_reg[fill_ram_tcp_template]_0 ;
  wire \s_reg[fill_ram_tcp_template]__0 ;
  wire [0:0]\s_reg[fill_ram_udp_regacc]_0 ;
  wire \s_reg[fill_ram_udp_regacc]__0 ;
  wire \s_reg[fill_ram_udpacc]_i_10_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_11_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_12_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_13_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_14_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_15_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_16_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_17_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_18_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_19_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_20_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_21_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_22_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_23_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_24_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_25_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_26_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_27_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_28_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_29_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_2_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_30_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_31_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_32_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_33_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_34_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_35_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_36_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_37_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_38_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_39_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_3_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_40_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_41_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_42_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_43_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_44_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_45_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_46_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_47_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_48_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_49_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_4_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_50_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_51_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_52_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_53_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_54_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_5_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_6_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_7_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_8_n_0 ;
  wire \s_reg[fill_ram_udpacc]_i_9_n_0 ;
  wire \s_reg[ignore_wcksum]0 ;
  wire \s_reg[ignore_wcksum]__0 ;
  wire \s_reg[ipv4_remain_is_62]__0 ;
  wire \s_reg[ipv4_remain_is__n_0_0] ;
  wire [10:3]\s_reg[ipv4_remain_m2] ;
  wire \s_reg[ipv4_remain_m2_is_0]__0 ;
  wire \s_reg[ipv4_remain_m8_ge__n_0_0] ;
  wire \s_reg[ipv4_remain_n_0_][1] ;
  wire \s_reg[ipv4_remain_n_0_][2] ;
  wire [10:0]\s_reg[ipv4_remain_p6] ;
  wire \s_reg[is_bootp]__0 ;
  wire \s_reg[is_dhcp_ack]__0 ;
  wire \s_reg[is_dhcp_n_0_] ;
  wire \s_reg[is_dhcp_offer]__0 ;
  wire \s_reg[is_icmp]__0 ;
  wire \s_reg[is_ntp_n_0_] ;
  wire \s_reg[is_ntp_resp]__0 ;
  wire \s_reg[is_our_ip]__0 ;
  wire \s_reg[is_our_mac]__0 ;
  wire \s_reg[is_rarp_resp]__0 ;
  wire \s_reg[is_tcp]__0 ;
  wire \s_reg[is_tcp_ack]0 ;
  wire \s_reg[is_tcp_ack]__0 ;
  wire \s_reg[is_tcp_syn]0 ;
  wire \s_reg[is_tcp_syn_n_0_] ;
  wire \s_reg[is_udp_n_0_] ;
  wire [10:0]\s_reg[minsz_remain] ;
  wire [10:1]\s_reg[minsz_remain_m2] ;
  wire [10:1]\s_reg[off] ;
  wire [9:0]\s_reg[off][10]_0 ;
  wire [8:0]\s_reg[off][10]_1 ;
  wire [7:0]\s_reg[packet_start_count] ;
  wire \s_reg[prev_dhcp_xid_hi]__0 ;
  wire \s_reg[prev_our_a_ip01]__0 ;
  wire \s_reg[prev_our_b_ip01]__0 ;
  wire \s_reg[psdcksum][15]_i_1_n_0 ;
  wire \s_reg[psdcksum][15]_i_1_n_1 ;
  wire \s_reg[psdcksum][15]_i_1_n_2 ;
  wire \s_reg[psdcksum][15]_i_1_n_3 ;
  wire \s_reg[psdcksum][15]_i_1_n_4 ;
  wire \s_reg[psdcksum][15]_i_1_n_5 ;
  wire \s_reg[psdcksum][15]_i_1_n_6 ;
  wire \s_reg[psdcksum][15]_i_1_n_7 ;
  wire \s_reg[psdcksum][7]_i_1_n_0 ;
  wire \s_reg[psdcksum][7]_i_1_n_1 ;
  wire \s_reg[psdcksum][7]_i_1_n_2 ;
  wire \s_reg[psdcksum][7]_i_1_n_3 ;
  wire \s_reg[psdcksum][7]_i_1_n_4 ;
  wire \s_reg[psdcksum][7]_i_1_n_5 ;
  wire \s_reg[psdcksum][7]_i_1_n_6 ;
  wire \s_reg[psdcksum][7]_i_1_n_7 ;
  wire \s_reg[psdcksum_n_0_][0] ;
  wire \s_reg[psdcksum_n_0_][10] ;
  wire \s_reg[psdcksum_n_0_][11] ;
  wire \s_reg[psdcksum_n_0_][12] ;
  wire \s_reg[psdcksum_n_0_][13] ;
  wire \s_reg[psdcksum_n_0_][14] ;
  wire \s_reg[psdcksum_n_0_][15] ;
  wire \s_reg[psdcksum_n_0_][1] ;
  wire \s_reg[psdcksum_n_0_][2] ;
  wire \s_reg[psdcksum_n_0_][3] ;
  wire \s_reg[psdcksum_n_0_][4] ;
  wire \s_reg[psdcksum_n_0_][5] ;
  wire \s_reg[psdcksum_n_0_][6] ;
  wire \s_reg[psdcksum_n_0_][7] ;
  wire \s_reg[psdcksum_n_0_][8] ;
  wire \s_reg[psdcksum_n_0_][9] ;
  wire \s_reg[pseudo_cksum]__0 ;
  wire \s_reg[rcksum][15]_i_1_n_0 ;
  wire \s_reg[rcksum][15]_i_1_n_1 ;
  wire \s_reg[rcksum][15]_i_1_n_10 ;
  wire \s_reg[rcksum][15]_i_1_n_11 ;
  wire \s_reg[rcksum][15]_i_1_n_12 ;
  wire \s_reg[rcksum][15]_i_1_n_13 ;
  wire \s_reg[rcksum][15]_i_1_n_14 ;
  wire \s_reg[rcksum][15]_i_1_n_15 ;
  wire \s_reg[rcksum][15]_i_1_n_2 ;
  wire \s_reg[rcksum][15]_i_1_n_3 ;
  wire \s_reg[rcksum][15]_i_1_n_4 ;
  wire \s_reg[rcksum][15]_i_1_n_5 ;
  wire \s_reg[rcksum][15]_i_1_n_6 ;
  wire \s_reg[rcksum][15]_i_1_n_7 ;
  wire \s_reg[rcksum][15]_i_1_n_8 ;
  wire \s_reg[rcksum][15]_i_1_n_9 ;
  wire \s_reg[rcksum][16]_i_1_n_15 ;
  wire \s_reg[rcksum][7]_i_1_n_0 ;
  wire \s_reg[rcksum][7]_i_1_n_1 ;
  wire \s_reg[rcksum][7]_i_1_n_10 ;
  wire \s_reg[rcksum][7]_i_1_n_11 ;
  wire \s_reg[rcksum][7]_i_1_n_12 ;
  wire \s_reg[rcksum][7]_i_1_n_13 ;
  wire \s_reg[rcksum][7]_i_1_n_14 ;
  wire \s_reg[rcksum][7]_i_1_n_15 ;
  wire \s_reg[rcksum][7]_i_1_n_2 ;
  wire \s_reg[rcksum][7]_i_1_n_3 ;
  wire \s_reg[rcksum][7]_i_1_n_4 ;
  wire \s_reg[rcksum][7]_i_1_n_5 ;
  wire \s_reg[rcksum][7]_i_1_n_6 ;
  wire \s_reg[rcksum][7]_i_1_n_7 ;
  wire \s_reg[rcksum][7]_i_1_n_8 ;
  wire \s_reg[rcksum][7]_i_1_n_9 ;
  wire \s_reg[rcksum_n_0_][0] ;
  wire \s_reg[rcksum_n_0_][10] ;
  wire \s_reg[rcksum_n_0_][11] ;
  wire \s_reg[rcksum_n_0_][12] ;
  wire \s_reg[rcksum_n_0_][13] ;
  wire \s_reg[rcksum_n_0_][14] ;
  wire \s_reg[rcksum_n_0_][15] ;
  wire \s_reg[rcksum_n_0_][16] ;
  wire \s_reg[rcksum_n_0_][1] ;
  wire \s_reg[rcksum_n_0_][2] ;
  wire \s_reg[rcksum_n_0_][3] ;
  wire \s_reg[rcksum_n_0_][4] ;
  wire \s_reg[rcksum_n_0_][5] ;
  wire \s_reg[rcksum_n_0_][6] ;
  wire \s_reg[rcksum_n_0_][7] ;
  wire \s_reg[rcksum_n_0_][8] ;
  wire \s_reg[rcksum_n_0_][9] ;
  wire [15:0]\s_reg[reg][0][other_ip_port][ip01] ;
  wire [15:0]\s_reg[reg][0][other_ip_port][ip23] ;
  wire [15:0]\s_reg[reg][0][other_ip_port][portno] ;
  wire \s_reg[reg][0][seq_active_marks_n_0_][0] ;
  wire \s_reg[reg][0][seq_active_marks_n_0_][1] ;
  wire [3:0]\s_reg[reg][0][seq_arm_reset_no] ;
  wire [7:4]\s_reg[reg][0][seq_arm_reset_no]__0 ;
  wire \s_reg[reg][0][seq_did_access_n_0_] ;
  wire [7:0]\s_reg[reg][0][seq_no] ;
  wire \s_reg[reg][0][seq_reset_armed_n_0_] ;
  wire [15:0]\s_reg[reg][1][other_ip_port][ip01] ;
  wire [15:0]\s_reg[reg][1][other_ip_port][ip23] ;
  wire [15:0]\s_reg[reg][1][other_ip_port][portno] ;
  wire \s_reg[reg][1][seq_active_marks_n_0_][0] ;
  wire \s_reg[reg][1][seq_active_marks_n_0_][1] ;
  wire [3:0]\s_reg[reg][1][seq_arm_reset_no] ;
  wire [7:4]\s_reg[reg][1][seq_arm_reset_no]__0 ;
  wire \s_reg[reg][1][seq_did_access_n_0_] ;
  wire [7:0]\s_reg[reg][1][seq_no] ;
  wire \s_reg[reg][1][seq_reset_armed_n_0_] ;
  wire \s_reg[repeat_reg_response]__0 ;
  wire \s_reg[repeat_response]_i_1_n_0 ;
  wire \s_reg[seqno_hi_next]_0 ;
  wire \s_reg[seqno_hi_next]__0 ;
  wire \s_reg[seqno_hi_same]_0 ;
  wire \s_reg[seqno_hi_same]__0 ;
  wire [0:0]\s_reg[set_regacc_wcksum]_0 ;
  wire \s_reg[set_regacc_wcksum]__0 ;
  wire [6:0]\s_reg[state] ;
  wire [15:0]\s_reg[tcp_other_ip_port][ip01] ;
  wire [15:0]\s_reg[tcp_other_ip_port][ip23] ;
  wire [15:0]\s_reg[tcp_other_ip_port][portno] ;
  wire \s_reg[wcksum][15]_i_1_n_0 ;
  wire \s_reg[wcksum][15]_i_1_n_1 ;
  wire \s_reg[wcksum][15]_i_1_n_10 ;
  wire \s_reg[wcksum][15]_i_1_n_11 ;
  wire \s_reg[wcksum][15]_i_1_n_12 ;
  wire \s_reg[wcksum][15]_i_1_n_13 ;
  wire \s_reg[wcksum][15]_i_1_n_14 ;
  wire \s_reg[wcksum][15]_i_1_n_15 ;
  wire \s_reg[wcksum][15]_i_1_n_2 ;
  wire \s_reg[wcksum][15]_i_1_n_3 ;
  wire \s_reg[wcksum][15]_i_1_n_4 ;
  wire \s_reg[wcksum][15]_i_1_n_5 ;
  wire \s_reg[wcksum][15]_i_1_n_6 ;
  wire \s_reg[wcksum][15]_i_1_n_7 ;
  wire \s_reg[wcksum][15]_i_1_n_8 ;
  wire \s_reg[wcksum][15]_i_1_n_9 ;
  wire [16:0]\s_reg[wcksum][16]_0 ;
  wire \s_reg[wcksum][16]_i_1_n_15 ;
  wire \s_reg[wcksum][16]_i_3_n_7 ;
  wire \s_reg[wcksum][7]_i_1_n_0 ;
  wire \s_reg[wcksum][7]_i_1_n_1 ;
  wire \s_reg[wcksum][7]_i_1_n_10 ;
  wire \s_reg[wcksum][7]_i_1_n_11 ;
  wire \s_reg[wcksum][7]_i_1_n_12 ;
  wire \s_reg[wcksum][7]_i_1_n_13 ;
  wire \s_reg[wcksum][7]_i_1_n_14 ;
  wire \s_reg[wcksum][7]_i_1_n_15 ;
  wire \s_reg[wcksum][7]_i_1_n_2 ;
  wire \s_reg[wcksum][7]_i_1_n_3 ;
  wire \s_reg[wcksum][7]_i_1_n_4 ;
  wire \s_reg[wcksum][7]_i_1_n_5 ;
  wire \s_reg[wcksum][7]_i_1_n_6 ;
  wire \s_reg[wcksum][7]_i_1_n_7 ;
  wire \s_reg[wcksum][7]_i_1_n_8 ;
  wire \s_reg[wcksum][7]_i_1_n_9 ;
  wire [15:0]\s_reg[wcksum_ip] ;
  wire \s_reg[wcksum_ip][15]_i_3_n_0 ;
  wire \s_reg[wcksum_ip][15]_i_3_n_1 ;
  wire \s_reg[wcksum_ip][15]_i_3_n_10 ;
  wire \s_reg[wcksum_ip][15]_i_3_n_11 ;
  wire \s_reg[wcksum_ip][15]_i_3_n_12 ;
  wire \s_reg[wcksum_ip][15]_i_3_n_13 ;
  wire \s_reg[wcksum_ip][15]_i_3_n_14 ;
  wire \s_reg[wcksum_ip][15]_i_3_n_15 ;
  wire \s_reg[wcksum_ip][15]_i_3_n_2 ;
  wire \s_reg[wcksum_ip][15]_i_3_n_3 ;
  wire \s_reg[wcksum_ip][15]_i_3_n_4 ;
  wire \s_reg[wcksum_ip][15]_i_3_n_5 ;
  wire \s_reg[wcksum_ip][15]_i_3_n_6 ;
  wire \s_reg[wcksum_ip][15]_i_3_n_7 ;
  wire \s_reg[wcksum_ip][15]_i_3_n_8 ;
  wire \s_reg[wcksum_ip][15]_i_3_n_9 ;
  wire \s_reg[wcksum_ip][7]_i_2_n_0 ;
  wire \s_reg[wcksum_ip][7]_i_2_n_1 ;
  wire \s_reg[wcksum_ip][7]_i_2_n_10 ;
  wire \s_reg[wcksum_ip][7]_i_2_n_11 ;
  wire \s_reg[wcksum_ip][7]_i_2_n_12 ;
  wire \s_reg[wcksum_ip][7]_i_2_n_13 ;
  wire \s_reg[wcksum_ip][7]_i_2_n_14 ;
  wire \s_reg[wcksum_ip][7]_i_2_n_15 ;
  wire \s_reg[wcksum_ip][7]_i_2_n_2 ;
  wire \s_reg[wcksum_ip][7]_i_2_n_3 ;
  wire \s_reg[wcksum_ip][7]_i_2_n_4 ;
  wire \s_reg[wcksum_ip][7]_i_2_n_5 ;
  wire \s_reg[wcksum_ip][7]_i_2_n_6 ;
  wire \s_reg[wcksum_ip][7]_i_2_n_7 ;
  wire \s_reg[wcksum_ip][7]_i_2_n_8 ;
  wire \s_reg[wcksum_ip][7]_i_2_n_9 ;
  wire \s_stat[end_words][10]_i_2_n_0 ;
  wire \s_stat[reg_idp]_i_2_n_0 ;
  wire \s_stat[reg_idp]_i_3_n_0 ;
  wire \s_stat[reg_idp]_i_4_n_0 ;
  wire \s_stat[reg_idp]_i_5_n_0 ;
  wire \s_stat[window_sz][15]_i_10_n_0 ;
  wire \s_stat[window_sz][15]_i_11_n_0 ;
  wire \s_stat[window_sz][15]_i_12_n_0 ;
  wire \s_stat[window_sz][15]_i_13_n_0 ;
  wire \s_stat[window_sz][15]_i_14_n_0 ;
  wire \s_stat[window_sz][15]_i_15_n_0 ;
  wire \s_stat[window_sz][15]_i_16_n_0 ;
  wire \s_stat[window_sz][15]_i_17_n_0 ;
  wire \s_stat[window_sz][15]_i_18_n_0 ;
  wire \s_stat[window_sz][15]_i_19_n_0 ;
  wire \s_stat[window_sz][15]_i_20_n_0 ;
  wire \s_stat[window_sz][15]_i_21_n_0 ;
  wire \s_stat[window_sz][15]_i_22_n_0 ;
  wire \s_stat[window_sz][15]_i_7_n_0 ;
  wire \s_stat[window_sz][15]_i_8_n_0 ;
  wire \s_stat[window_sz][15]_i_9_n_0 ;
  wire \s_stat[words][10]_i_2_n_0 ;
  wire [0:0]\s_stat_reg[base_seqno][16] ;
  wire \s_stat_reg[base_seqno][17] ;
  wire \s_stat_reg[base_seqno][2] ;
  wire [0:0]\s_stat_reg[same_ack][0] ;
  wire \s_stat_reg[window_sz][15]_i_4_n_1 ;
  wire \s_stat_reg[window_sz][15]_i_4_n_2 ;
  wire \s_stat_reg[window_sz][15]_i_4_n_3 ;
  wire \s_stat_reg[window_sz][15]_i_4_n_4 ;
  wire \s_stat_reg[window_sz][15]_i_4_n_5 ;
  wire \s_stat_reg[window_sz][15]_i_4_n_6 ;
  wire \s_stat_reg[window_sz][15]_i_4_n_7 ;
  wire \shift_reg_reg[0] ;
  wire slow_counter_tick;
  wire [0:0]slow_counter_tick_reg;
  wire \state_reg[dhcp_offer_ip][31] ;
  wire \state_reg[pending_rarp] ;
  wire [0:0]take_rtt_reg_i_2;
  wire [15:0]tc_limit_tcp_window;
  wire \tcp_buf_stat[commit_overrun] ;
  wire \tcp_buf_stat[write_overrun] ;
  wire [16:0]\tcp_ctrl_recv[ack_seqno] ;
  wire \tcp_ctrl_recv[got_ack] ;
  wire \tcp_ctrl_recv[got_syn] ;
  wire [0:0]\tcp_ctrl_recv[window_len] ;
  wire [21:0]\tcp_ctrl_stat[base_seqno] ;
  wire [1:0]\tcp_ctrl_stat[same_ack] ;
  wire \tcp_recv[ack_seqno][15]_i_1_n_0 ;
  wire \tcp_recv[ack_seqno][15]_i_2_n_0 ;
  wire \tcp_recv[ack_seqno][15]_i_3_n_0 ;
  wire \tcp_recv[ack_seqno][16]_i_1_n_0 ;
  wire \tcp_recv[got_ack]_i_1_n_0 ;
  wire \tcp_recv[window_len][15]_i_1_n_0 ;
  wire \tcp_recv[window_len][15]_i_2_n_0 ;
  wire \tcp_recv_reg[got_ack]_0 ;
  wire \tcp_recv_reg[got_ack]_1 ;
  wire \tcp_recv_reg[got_ack]_2 ;
  wire [0:0]\tcp_recv_reg[got_ack]_3 ;
  wire \tcp_recv_reg[got_ack]_4 ;
  wire [0:0]\tcp_recv_reg[got_syn]_0 ;
  wire [0:0]\tcp_recv_reg[window_len][14]_0 ;
  wire [14:0]\tcp_recv_reg[window_len][15]_0 ;
  wire tcp_reset;
  wire tcp_reset_reg;
  wire tcp_seq_hi;
  wire \tcp_seq_hi[15]_i_10_n_0 ;
  wire \tcp_seq_hi[15]_i_11_n_0 ;
  wire \tcp_seq_hi[15]_i_12_n_0 ;
  wire \tcp_seq_hi[15]_i_3_n_0 ;
  wire \tcp_seq_hi[15]_i_4_n_0 ;
  wire \tcp_seq_hi[15]_i_5_n_0 ;
  wire \tcp_seq_hi[15]_i_6_n_0 ;
  wire \tcp_seq_hi[15]_i_7_n_0 ;
  wire \tcp_seq_hi[15]_i_8_n_0 ;
  wire \tcp_seq_hi[15]_i_9_n_0 ;
  wire \tcp_seq_hi[7]_i_10_n_0 ;
  wire \tcp_seq_hi[7]_i_2_n_0 ;
  wire \tcp_seq_hi[7]_i_3_n_0 ;
  wire \tcp_seq_hi[7]_i_4_n_0 ;
  wire \tcp_seq_hi[7]_i_5_n_0 ;
  wire \tcp_seq_hi[7]_i_6_n_0 ;
  wire \tcp_seq_hi[7]_i_7_n_0 ;
  wire \tcp_seq_hi[7]_i_8_n_0 ;
  wire \tcp_seq_hi[7]_i_9_n_0 ;
  wire [15:0]tcp_seq_hi_reg;
  wire \tcp_seq_hi_reg[15]_i_2_n_1 ;
  wire \tcp_seq_hi_reg[15]_i_2_n_10 ;
  wire \tcp_seq_hi_reg[15]_i_2_n_11 ;
  wire \tcp_seq_hi_reg[15]_i_2_n_12 ;
  wire \tcp_seq_hi_reg[15]_i_2_n_13 ;
  wire \tcp_seq_hi_reg[15]_i_2_n_14 ;
  wire \tcp_seq_hi_reg[15]_i_2_n_15 ;
  wire \tcp_seq_hi_reg[15]_i_2_n_2 ;
  wire \tcp_seq_hi_reg[15]_i_2_n_3 ;
  wire \tcp_seq_hi_reg[15]_i_2_n_4 ;
  wire \tcp_seq_hi_reg[15]_i_2_n_5 ;
  wire \tcp_seq_hi_reg[15]_i_2_n_6 ;
  wire \tcp_seq_hi_reg[15]_i_2_n_7 ;
  wire \tcp_seq_hi_reg[15]_i_2_n_8 ;
  wire \tcp_seq_hi_reg[15]_i_2_n_9 ;
  wire \tcp_seq_hi_reg[7]_i_1_n_0 ;
  wire \tcp_seq_hi_reg[7]_i_1_n_1 ;
  wire \tcp_seq_hi_reg[7]_i_1_n_10 ;
  wire \tcp_seq_hi_reg[7]_i_1_n_11 ;
  wire \tcp_seq_hi_reg[7]_i_1_n_12 ;
  wire \tcp_seq_hi_reg[7]_i_1_n_13 ;
  wire \tcp_seq_hi_reg[7]_i_1_n_14 ;
  wire \tcp_seq_hi_reg[7]_i_1_n_15 ;
  wire \tcp_seq_hi_reg[7]_i_1_n_2 ;
  wire \tcp_seq_hi_reg[7]_i_1_n_3 ;
  wire \tcp_seq_hi_reg[7]_i_1_n_4 ;
  wire \tcp_seq_hi_reg[7]_i_1_n_5 ;
  wire \tcp_seq_hi_reg[7]_i_1_n_6 ;
  wire \tcp_seq_hi_reg[7]_i_1_n_7 ;
  wire \tcp_seq_hi_reg[7]_i_1_n_8 ;
  wire \tcp_seq_hi_reg[7]_i_1_n_9 ;
  wire tcp_seq_lo;
  wire \tcp_seq_lo[15]_i_2_n_0 ;
  wire \tcp_seq_lo[15]_i_3_n_0 ;
  wire tcp_seq_lo_carry_reg_n_0;
  wire \tcp_seq_lo_reg_n_0_[0] ;
  wire \tcp_seq_lo_reg_n_0_[10] ;
  wire \tcp_seq_lo_reg_n_0_[11] ;
  wire \tcp_seq_lo_reg_n_0_[12] ;
  wire \tcp_seq_lo_reg_n_0_[13] ;
  wire \tcp_seq_lo_reg_n_0_[14] ;
  wire \tcp_seq_lo_reg_n_0_[15] ;
  wire \tcp_seq_lo_reg_n_0_[1] ;
  wire \tcp_seq_lo_reg_n_0_[2] ;
  wire \tcp_seq_lo_reg_n_0_[3] ;
  wire \tcp_seq_lo_reg_n_0_[4] ;
  wire \tcp_seq_lo_reg_n_0_[5] ;
  wire \tcp_seq_lo_reg_n_0_[6] ;
  wire \tcp_seq_lo_reg_n_0_[7] ;
  wire \tcp_seq_lo_reg_n_0_[8] ;
  wire \tcp_seq_lo_reg_n_0_[9] ;
  wire [2:0]w;
  wire [15:1]w_accum_cksum;
  wire [15:1]w_minus_0x0100;
  wire \w_minus_0x0100[14]_i_2_n_0 ;
  wire \w_minus_0x0100[14]_i_3_n_0 ;
  wire \w_minus_0x0100[14]_i_4_n_0 ;
  wire \w_minus_0x0100[14]_i_5_n_0 ;
  wire \w_minus_0x0100[14]_i_6_n_0 ;
  wire \w_minus_0x0100[14]_i_7_n_0 ;
  wire \w_minus_0x0100[14]_i_8_n_0 ;
  wire \w_minus_0x0100[15]_i_2_n_0 ;
  wire \w_minus_0x0100_reg[14]_i_1_n_0 ;
  wire \w_minus_0x0100_reg[14]_i_1_n_1 ;
  wire \w_minus_0x0100_reg[14]_i_1_n_10 ;
  wire \w_minus_0x0100_reg[14]_i_1_n_11 ;
  wire \w_minus_0x0100_reg[14]_i_1_n_12 ;
  wire \w_minus_0x0100_reg[14]_i_1_n_13 ;
  wire \w_minus_0x0100_reg[14]_i_1_n_14 ;
  wire \w_minus_0x0100_reg[14]_i_1_n_15 ;
  wire \w_minus_0x0100_reg[14]_i_1_n_2 ;
  wire \w_minus_0x0100_reg[14]_i_1_n_3 ;
  wire \w_minus_0x0100_reg[14]_i_1_n_4 ;
  wire \w_minus_0x0100_reg[14]_i_1_n_5 ;
  wire \w_minus_0x0100_reg[14]_i_1_n_6 ;
  wire \w_minus_0x0100_reg[14]_i_1_n_7 ;
  wire \w_minus_0x0100_reg[14]_i_1_n_8 ;
  wire \w_minus_0x0100_reg[14]_i_1_n_9 ;
  wire \w_minus_0x0100_reg[15]_i_1_n_15 ;
  wire [10:0]w_minus_6;
  wire \w_minus_6[10]_i_1_n_0 ;
  wire \w_minus_6[10]_i_2_n_0 ;
  wire \w_minus_6[1]_i_1_n_0 ;
  wire \w_minus_6[2]_i_1_n_0 ;
  wire \w_minus_6[3]_i_1_n_0 ;
  wire \w_minus_6[4]_i_1_n_0 ;
  wire \w_minus_6[5]_i_1_n_0 ;
  wire \w_minus_6[6]_i_1_n_0 ;
  wire \w_minus_6[7]_i_1_n_0 ;
  wire \w_minus_6[8]_i_1_n_0 ;
  wire \w_minus_6[8]_i_2_n_0 ;
  wire \w_minus_6[9]_i_1_n_0 ;
  wire \w_plus_1[0]_i_1_n_0 ;
  wire \w_plus_1_reg[16]_i_1_n_0 ;
  wire \w_plus_1_reg[16]_i_1_n_10 ;
  wire \w_plus_1_reg[16]_i_1_n_11 ;
  wire \w_plus_1_reg[16]_i_1_n_12 ;
  wire \w_plus_1_reg[16]_i_1_n_13 ;
  wire \w_plus_1_reg[16]_i_1_n_14 ;
  wire \w_plus_1_reg[16]_i_1_n_15 ;
  wire \w_plus_1_reg[16]_i_1_n_2 ;
  wire \w_plus_1_reg[16]_i_1_n_3 ;
  wire \w_plus_1_reg[16]_i_1_n_4 ;
  wire \w_plus_1_reg[16]_i_1_n_5 ;
  wire \w_plus_1_reg[16]_i_1_n_6 ;
  wire \w_plus_1_reg[16]_i_1_n_7 ;
  wire \w_plus_1_reg[16]_i_1_n_9 ;
  wire \w_plus_1_reg[8]_i_1_n_0 ;
  wire \w_plus_1_reg[8]_i_1_n_1 ;
  wire \w_plus_1_reg[8]_i_1_n_10 ;
  wire \w_plus_1_reg[8]_i_1_n_11 ;
  wire \w_plus_1_reg[8]_i_1_n_12 ;
  wire \w_plus_1_reg[8]_i_1_n_13 ;
  wire \w_plus_1_reg[8]_i_1_n_14 ;
  wire \w_plus_1_reg[8]_i_1_n_15 ;
  wire \w_plus_1_reg[8]_i_1_n_2 ;
  wire \w_plus_1_reg[8]_i_1_n_3 ;
  wire \w_plus_1_reg[8]_i_1_n_4 ;
  wire \w_plus_1_reg[8]_i_1_n_5 ;
  wire \w_plus_1_reg[8]_i_1_n_6 ;
  wire \w_plus_1_reg[8]_i_1_n_7 ;
  wire \w_plus_1_reg[8]_i_1_n_8 ;
  wire \w_plus_1_reg[8]_i_1_n_9 ;
  wire \w_plus_1_reg_n_0_[0] ;
  wire \w_plus_1_reg_n_0_[10] ;
  wire \w_plus_1_reg_n_0_[11] ;
  wire \w_plus_1_reg_n_0_[12] ;
  wire \w_plus_1_reg_n_0_[13] ;
  wire \w_plus_1_reg_n_0_[14] ;
  wire \w_plus_1_reg_n_0_[15] ;
  wire \w_plus_1_reg_n_0_[1] ;
  wire \w_plus_1_reg_n_0_[2] ;
  wire \w_plus_1_reg_n_0_[3] ;
  wire \w_plus_1_reg_n_0_[4] ;
  wire \w_plus_1_reg_n_0_[5] ;
  wire \w_plus_1_reg_n_0_[6] ;
  wire \w_plus_1_reg_n_0_[7] ;
  wire \w_plus_1_reg_n_0_[8] ;
  wire \w_plus_1_reg_n_0_[9] ;
  wire \w_reg[0]_0 ;
  wire [12:0]\w_reg[15]_0 ;
  wire \word_prev1_reg[0]__0_0 ;
  wire \word_prev1_reg[10]__0_0 ;
  wire \word_prev1_reg[10]__0_1 ;
  wire \word_prev1_reg[11]__0_0 ;
  wire \word_prev1_reg[12]__0_0 ;
  wire \word_prev1_reg[13]__0_0 ;
  wire \word_prev1_reg[14]__0_0 ;
  wire \word_prev1_reg[15]__0_0 ;
  wire \word_prev1_reg[15]__0_1 ;
  wire \word_prev1_reg[15]__0_2 ;
  wire \word_prev1_reg[15]__0_3 ;
  wire \word_prev1_reg[15]__0_4 ;
  wire \word_prev1_reg[15]__0_5 ;
  wire [7:0]\word_prev1_reg[15]__0_6 ;
  wire \word_prev1_reg[15]__0_7 ;
  wire \word_prev1_reg[1]__0_0 ;
  wire \word_prev1_reg[3]__0_0 ;
  wire \word_prev1_reg[4]__0_0 ;
  wire \word_prev1_reg[5]__0_0 ;
  wire \word_prev1_reg[6]__0_0 ;
  wire \word_prev1_reg[7]__0_0 ;
  wire \word_prev1_reg[8]__0_0 ;
  wire \word_prev1_reg[8]__0_1 ;
  wire \word_prev1_reg[9]__0_0 ;
  wire \word_prev1_reg[9]__0_1 ;
  wire x_is_ntp_ver_3or4_mode_3or4;
  wire x_is_reg_ch_other_ip_port;
  wire x_is_tcp_other_ip_port;
  wire [7:2]\NLW_actual_woff_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_actual_woff_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_actual_woff_reg[7]_i_1_O_UNCONNECTED ;
  wire [7:0]NLW_is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_O_UNCONNECTED;
  wire [7:6]\NLW_packet_req_reg[discard_cur_prepare]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_packet_req_reg[discard_cur_prepare]_i_3_O_UNCONNECTED ;
  wire [7:1]\NLW_s_reg[psdcksum][16]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_s_reg[psdcksum][16]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_s_reg[rcksum][16]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_s_reg[rcksum][16]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_s_reg[wcksum][16]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_s_reg[wcksum][16]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_s_reg[wcksum][16]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_s_reg[wcksum][16]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_s_stat_reg[window_sz][15]_i_4_O_UNCONNECTED ;
  wire [7:7]\NLW_tcp_seq_hi_reg[15]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_w_minus_0x0100_reg[15]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_w_minus_0x0100_reg[15]_i_1_O_UNCONNECTED ;
  wire [6:6]\NLW_w_plus_1_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_w_plus_1_reg[16]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000FFFFFFF4)) 
    \FSM_sequential_s[state][0]_i_1 
       (.I0(\FSM_sequential_s[state][0]_i_2_n_0 ),
        .I1(\FSM_sequential_s[state][0]_i_3_n_0 ),
        .I2(\FSM_sequential_s[state][0]_i_4_n_0 ),
        .I3(\FSM_sequential_s[state][0]_i_5_n_0 ),
        .I4(\FSM_sequential_s[state][0]_i_6_n_0 ),
        .I5(\FSM_sequential_s[state][0]_i_7_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_sequential_s[state][0]_i_10 
       (.I0(is_w_0800),
        .I1(is_w_0806),
        .I2(is_w_8035),
        .O(\FSM_sequential_s[state][0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000057000055)) 
    \FSM_sequential_s[state][0]_i_11 
       (.I0(\info_counts[arp_our_ip]_i_2_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\FSM_sequential_s[state][0]_i_23_n_0 ),
        .I3(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I5(\FSM_sequential_s[state][0]_i_24_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000415A0000)) 
    \FSM_sequential_s[state][0]_i_12 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h55604075)) 
    \FSM_sequential_s[state][0]_i_13 
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\s_reg[state] [4]),
        .O(\FSM_sequential_s[state][0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_sequential_s[state][0]_i_14 
       (.I0(\s_reg[minsz_remain] [3]),
        .I1(\s_reg[minsz_remain] [7]),
        .I2(\s_reg[minsz_remain] [2]),
        .I3(\FSM_sequential_s[state][0]_i_25_n_0 ),
        .I4(\FSM_sequential_s[state][0]_i_26_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBF15FFFFFFFF)) 
    \FSM_sequential_s[state][0]_i_15 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s[state][5]_i_12_n_0 ),
        .I3(\FSM_sequential_s[state][5]_i_8_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_s[state][0]_i_16 
       (.I0(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00F100F1FF0F0000)) 
    \FSM_sequential_s[state][0]_i_17 
       (.I0(is_w_0001),
        .I1(is_w_0004),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(\FSM_sequential_s[state][0]_i_27_n_0 ),
        .I5(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hFFFFD000)) 
    \FSM_sequential_s[state][0]_i_18 
       (.I0(\FSM_sequential_s[state][6]_i_15_n_0 ),
        .I1(\s[is_ntp]_i_2_n_0 ),
        .I2(rcksum_good),
        .I3(\s_reg[is_our_ip]__0 ),
        .I4(\info_counts[start_bootp]_i_2_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBFFBFF)) 
    \FSM_sequential_s[state][0]_i_19 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(is_w_0800),
        .I4(\FSM_sequential_s[state][0]_i_14_n_0 ),
        .I5(\FSM_sequential_s[state][0]_i_28_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0D0D000C)) 
    \FSM_sequential_s[state][0]_i_2 
       (.I0(\FSM_sequential_s[state][0]_i_8_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\FSM_sequential_s[state][0]_i_9_n_0 ),
        .I3(\FSM_sequential_s[state][0]_i_10_n_0 ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FA080000)) 
    \FSM_sequential_s[state][0]_i_20 
       (.I0(\FSM_sequential_s[state][3]_i_8_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\s_reg[ipv4_remain_is__n_0_0] ),
        .I4(\FSM_sequential_s[state][0]_i_29_n_0 ),
        .I5(\FSM_sequential_s[state][0]_i_30_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_sequential_s[state][0]_i_21 
       (.I0(\s_reg[fill_ram_tcp_template]__0 ),
        .I1(is_tcp_other_ip_port),
        .I2(is_tcp_seq_hi),
        .O(\FSM_sequential_s[state][0]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \FSM_sequential_s[state][0]_i_22 
       (.I0(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_s[state][0]_i_23 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s[state][0]_i_14_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h37)) 
    \FSM_sequential_s[state][0]_i_24 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_s[state][0]_i_25 
       (.I0(\s_reg[minsz_remain] [6]),
        .I1(\s_reg[minsz_remain] [0]),
        .I2(\s_reg[minsz_remain] [4]),
        .I3(\s_reg[minsz_remain] [9]),
        .O(\FSM_sequential_s[state][0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_s[state][0]_i_26 
       (.I0(\s_reg[minsz_remain] [5]),
        .I1(\s_reg[minsz_remain] [10]),
        .I2(\s_reg[minsz_remain] [1]),
        .I3(\s_reg[minsz_remain] [8]),
        .O(\FSM_sequential_s[state][0]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \FSM_sequential_s[state][0]_i_27 
       (.I0(\s_reg[is_ntp_n_0_] ),
        .I1(\s_reg[is_bootp]__0 ),
        .I2(\s_reg[ipv4_remain_m8_ge__n_0_0] ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF14040404)) 
    \FSM_sequential_s[state][0]_i_28 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I2(\s_reg[state] [4]),
        .I3(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I4(is_w_0000),
        .I5(\FSM_sequential_s[state][0]_i_31_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h20FF20F0)) 
    \FSM_sequential_s[state][0]_i_29 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_s[state][0]_i_3 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000EA)) 
    \FSM_sequential_s[state][0]_i_30 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\s_reg[ipv4_remain_is_62]__0 ),
        .I2(is_w_6382),
        .I3(\s_reg[ipv4_remain_is__n_0_0] ),
        .I4(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I5(\FSM_sequential_s[state][0]_i_32_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h02030C0F02030003)) 
    \FSM_sequential_s[state][0]_i_31 
       (.I0(\a[next_state]190_out ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I3(\FSM_sequential_s[state][0]_i_33_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I5(rcksum_good),
        .O(\FSM_sequential_s[state][0]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h0030BABA)) 
    \FSM_sequential_s[state][0]_i_32 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I2(\s_reg[ipv4_remain_is__n_0_0] ),
        .I3(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_s[state][0]_i_33 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .O(\FSM_sequential_s[state][0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFEEEEEEE)) 
    \FSM_sequential_s[state][0]_i_4 
       (.I0(\FSM_sequential_s[state][0]_i_11_n_0 ),
        .I1(\FSM_sequential_s[state][0]_i_12_n_0 ),
        .I2(\FSM_sequential_s[state][0]_i_13_n_0 ),
        .I3(\info_counts[mac_for_us]_i_2_n_0 ),
        .I4(\tcp_recv[ack_seqno][15]_i_3_n_0 ),
        .I5(\FSM_sequential_s[state][0]_i_14_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA080000)) 
    \FSM_sequential_s[state][0]_i_5 
       (.I0(\FSM_sequential_s[state][0]_i_15_n_0 ),
        .I1(is_whi_06),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\s[cur_other_ip_port][portno][15]_i_2_n_0 ),
        .I4(\FSM_sequential_s[state][0]_i_16_n_0 ),
        .I5(\FSM_sequential_s[state][0]_i_17_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000100011111111)) 
    \FSM_sequential_s[state][0]_i_6 
       (.I0(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\FSM_sequential_s[state][0]_i_18_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I5(\FSM_sequential_s[state][0]_i_19_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \FSM_sequential_s[state][0]_i_7 
       (.I0(\FSM_sequential_s[state][0]_i_20_n_0 ),
        .I1(\FSM_sequential_s[state][0]_i_21_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\FSM_sequential_s[state][0]_i_22_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \FSM_sequential_s[state][0]_i_8 
       (.I0(\s_reg[is_udp_n_0_] ),
        .I1(\s_reg[is_tcp]__0 ),
        .I2(\s_reg[is_icmp]__0 ),
        .I3(\s[pseudo_cksum]_i_2_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBAAAA88888888)) 
    \FSM_sequential_s[state][0]_i_9 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(is_w_4000),
        .I3(is_w_0000),
        .I4(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF4)) 
    \FSM_sequential_s[state][0]_rep__0_i_1 
       (.I0(\FSM_sequential_s[state][0]_i_2_n_0 ),
        .I1(\FSM_sequential_s[state][0]_i_3_n_0 ),
        .I2(\FSM_sequential_s[state][0]_i_4_n_0 ),
        .I3(\FSM_sequential_s[state][0]_i_5_n_0 ),
        .I4(\FSM_sequential_s[state][0]_i_6_n_0 ),
        .I5(\FSM_sequential_s[state][0]_i_7_n_0 ),
        .O(\FSM_sequential_s[state][0]_rep__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF4)) 
    \FSM_sequential_s[state][0]_rep_i_1 
       (.I0(\FSM_sequential_s[state][0]_i_2_n_0 ),
        .I1(\FSM_sequential_s[state][0]_i_3_n_0 ),
        .I2(\FSM_sequential_s[state][0]_i_4_n_0 ),
        .I3(\FSM_sequential_s[state][0]_i_5_n_0 ),
        .I4(\FSM_sequential_s[state][0]_i_6_n_0 ),
        .I5(\FSM_sequential_s[state][0]_i_7_n_0 ),
        .O(\FSM_sequential_s[state][0]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \FSM_sequential_s[state][1]_i_1 
       (.I0(\FSM_sequential_s[state][1]_i_2_n_0 ),
        .I1(\s_reg[state] [1]),
        .I2(\FSM_sequential_s[state][1]_i_3_n_0 ),
        .I3(\s_reg[state] [0]),
        .I4(\FSM_sequential_s[state][1]_i_4_n_0 ),
        .I5(\FSM_sequential_s[state][1]_i_5_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hFFFFFF4F)) 
    \FSM_sequential_s[state][1]_i_10 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s[state][6]_i_13_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(\FSM_sequential_s[state][1]_i_27_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FFFFFF)) 
    \FSM_sequential_s[state][1]_i_11 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\s_reg[ipv4_remain_is__n_0_0] ),
        .I5(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0009000000000000)) 
    \FSM_sequential_s[state][1]_i_12 
       (.I0(\FSM_sequential_s[state][0]_i_14_n_0 ),
        .I1(\s_reg[ipv4_remain_is__n_0_0] ),
        .I2(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I3(\FSM_sequential_s[state][5]_i_6_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h09FF)) 
    \FSM_sequential_s[state][1]_i_13__0 
       (.I0(\s_reg[ipv4_remain_is__n_0_0] ),
        .I1(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_s[state][1]_i_14 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\FSM_sequential_s[state][0]_i_14_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h44014400)) 
    \FSM_sequential_s[state][1]_i_15 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I2(is_w_5363),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\s_reg[state] [4]),
        .O(\FSM_sequential_s[state][1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \FSM_sequential_s[state][1]_i_16 
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(\s_reg[ipv4_remain_is__n_0_0] ),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hBBBBBBFB)) 
    \FSM_sequential_s[state][1]_i_17 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\FSM_sequential_s[state][1]_i_28_n_0 ),
        .I3(\FSM_sequential_s[state][1]_i_29_n_0 ),
        .I4(\FSM_sequential_s[state][1]_i_30_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000F800F8F8F8F8)) 
    \FSM_sequential_s[state][1]_i_18 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\dyn_in_stat[good_dhcp_offer]_i_2_n_0 ),
        .I2(\FSM_sequential_s[state][1]_i_31_n_0 ),
        .I3(\FSM_sequential_s[state][1]_i_32_n_0 ),
        .I4(\s[dhcp_option_remain][7]_i_5_n_0 ),
        .I5(\FSM_sequential_s[state][1]_i_33_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_s[state][1]_i_19 
       (.I0(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\FSM_sequential_s[state][1]_i_34_n_0 ),
        .I3(\dyn_in_stat[any_arp]_i_3_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00800000AAAAAAAA)) 
    \FSM_sequential_s[state][1]_i_2 
       (.I0(\FSM_sequential_s[state][1]_i_6_n_0 ),
        .I1(\FSM_sequential_s[state][1]_i_7_n_0 ),
        .I2(\FSM_sequential_s[state][1]_i_8_n_0 ),
        .I3(\FSM_sequential_s[state][1]_i_9_n_0 ),
        .I4(\FSM_sequential_s[state][1]_i_10_n_0 ),
        .I5(\FSM_sequential_s[state][1]_i_11_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEEEEEEEEEEEE)) 
    \FSM_sequential_s[state][1]_i_20 
       (.I0(\FSM_sequential_s[state][1]_i_35_n_0 ),
        .I1(\FSM_sequential_s[state][1]_i_36_n_0 ),
        .I2(\FSM_sequential_s[state][1]_i_37_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I4(dly_actual_dowrite_i_11_n_0),
        .I5(\s_reg[ipv4_remain_is__n_0_0] ),
        .O(\FSM_sequential_s[state][1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7077)) 
    \FSM_sequential_s[state][1]_i_21 
       (.I0(\s[dhcp_option_length_hi]_i_3_n_0 ),
        .I1(is_wlo_ff),
        .I2(\s[dhcp_option_remain][7]_i_10_n_0 ),
        .I3(is_whi_ff),
        .O(\FSM_sequential_s[state][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00F7)) 
    \FSM_sequential_s[state][1]_i_22 
       (.I0(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(is_w_5363),
        .I3(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I4(\s[dhcp_option_remain][7]_i_11_n_0 ),
        .I5(\s_reg[ipv4_remain_is__n_0_0] ),
        .O(\FSM_sequential_s[state][1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \FSM_sequential_s[state][1]_i_23 
       (.I0(\FSM_sequential_s[state][1]_i_38_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\dyn_in_stat[good_dhcp_offer]_i_2_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_s[state][1]_i_24 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0FFF220000)) 
    \FSM_sequential_s[state][1]_i_25 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\FSM_sequential_s[state][0]_i_14_n_0 ),
        .I2(is_whi_45),
        .I3(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00320032CC3FFC3F)) 
    \FSM_sequential_s[state][1]_i_26 
       (.I0(is_w_0201),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I4(is_whi_00),
        .I5(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h000000000CDFDFDF)) 
    \FSM_sequential_s[state][1]_i_27 
       (.I0(\s_reg[seqno_hi_next]__0 ),
        .I1(is_tcp_stat_max_sent16_eq_base_seqno16),
        .I2(is_w_le_tcp_stat_max_sent_lo),
        .I3(is_w_ge_tcp_stat_base_seqno_lo),
        .I4(\s_reg[seqno_hi_same]__0 ),
        .I5(dly_actual_dowrite_i_34_0),
        .O(\FSM_sequential_s[state][1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBF3F3F3FF)) 
    \FSM_sequential_s[state][1]_i_28 
       (.I0(\FSM_sequential_s[state][5]_i_12_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I3(is_w_0004),
        .I4(is_w_0001),
        .I5(\s_reg[state] [4]),
        .O(\FSM_sequential_s[state][1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CFCCAAAA)) 
    \FSM_sequential_s[state][1]_i_29 
       (.I0(\FSM_sequential_s[state][0]_i_8_n_0 ),
        .I1(\s_reg[is_ntp_n_0_] ),
        .I2(\s_reg[is_bootp]__0 ),
        .I3(\s_reg[ipv4_remain_m8_ge__n_0_0] ),
        .I4(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I5(\FSM_sequential_s[state][4]_i_4_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBABAAAA)) 
    \FSM_sequential_s[state][1]_i_3 
       (.I0(\FSM_sequential_s[state][1]_i_12_n_0 ),
        .I1(\FSM_sequential_s[state][1]_i_13__0_n_0 ),
        .I2(\info_counts[good_icmp]_i_2_n_0 ),
        .I3(\FSM_sequential_s[state][1]_i_14_n_0 ),
        .I4(dly_wicmpcksum_i_2_n_0),
        .I5(\FSM_sequential_s[state][1]_i_15_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3299228832993299)) 
    \FSM_sequential_s[state][1]_i_30 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I2(\s_reg[is_rarp_resp]__0 ),
        .I3(\s_reg[state] [4]),
        .I4(\FSM_sequential_s[state][4]_i_16_n_0 ),
        .I5(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h2A2A222A)) 
    \FSM_sequential_s[state][1]_i_31 
       (.I0(\FSM_sequential_s[state][1]_i_39_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(\FSM_sequential_s[state][5]_i_8_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_s[state][1]_i_32 
       (.I0(is_w_6382),
        .I1(\s_reg[ipv4_remain_is_62]__0 ),
        .O(\FSM_sequential_s[state][1]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h777777F777777777)) 
    \FSM_sequential_s[state][1]_i_33 
       (.I0(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\s_reg[state] [4]),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I5(\s_reg[ipv4_remain_is__n_0_0] ),
        .O(\FSM_sequential_s[state][1]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFDEFFDEFFDEFFDFF)) 
    \FSM_sequential_s[state][1]_i_34 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I4(\s_reg[cksum_0]__0 ),
        .I5(rcksum_good),
        .O(\FSM_sequential_s[state][1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h80C080C080800000)) 
    \FSM_sequential_s[state][1]_i_35 
       (.I0(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I2(\FSM_sequential_s[state][4]_i_22_n_0 ),
        .I3(\s_reg[ipv4_remain_is__n_0_0] ),
        .I4(\FSM_sequential_s[state][0]_i_14_n_0 ),
        .I5(\s_reg[state] [4]),
        .O(\FSM_sequential_s[state][1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hC0A000A000000000)) 
    \FSM_sequential_s[state][1]_i_36 
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(\s_reg[ipv4_remain_is__n_0_0] ),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\s_reg[state] [4]),
        .I5(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_s[state][1]_i_37 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h0EFFFFFFFFFFFFFF)) 
    \FSM_sequential_s[state][1]_i_38 
       (.I0(\s_reg[ipv4_remain_is__n_0_0] ),
        .I1(\FSM_sequential_s[state][0]_i_14_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I5(\dyn_in_stat[good_dhcp_offer]_i_4_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0055FFE4)) 
    \FSM_sequential_s[state][1]_i_39 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(is_whi_06),
        .I2(\FSM_sequential_s[state][0]_i_21_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I4(\s_reg[state] [4]),
        .I5(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFFB)) 
    \FSM_sequential_s[state][1]_i_4 
       (.I0(\FSM_sequential_s[state][1]_i_16_n_0 ),
        .I1(\FSM_sequential_s[state][1]_i_17_n_0 ),
        .I2(\FSM_sequential_s[state][1]_i_18_n_0 ),
        .I3(\FSM_sequential_s[state][1]_i_19_n_0 ),
        .I4(\FSM_sequential_s[state][1]_i_20_n_0 ),
        .I5(\s_reg[state] [0]),
        .O(\FSM_sequential_s[state][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA02AAAAAAAA)) 
    \FSM_sequential_s[state][1]_i_5 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\FSM_sequential_s[state][1]_i_21_n_0 ),
        .I3(\info_counts[spurious]_i_4_n_0 ),
        .I4(\FSM_sequential_s[state][1]_i_22_n_0 ),
        .I5(\FSM_sequential_s[state][1]_i_23_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \FSM_sequential_s[state][1]_i_6 
       (.I0(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\FSM_sequential_s[state][5]_i_9_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEBBEBFFFFBBFB)) 
    \FSM_sequential_s[state][1]_i_7 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I2(\FSM_sequential_s[state][5]_i_4_n_0 ),
        .I3(is_w_0604),
        .I4(\FSM_sequential_s[state][1]_i_24_n_0 ),
        .I5(rcksum_good),
        .O(\FSM_sequential_s[state][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0BBBBBBBBBBBBBBB)) 
    \FSM_sequential_s[state][1]_i_8 
       (.I0(\FSM_sequential_s[state][1]_i_25_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I5(\FSM_sequential_s[state][0]_i_14_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \FSM_sequential_s[state][1]_i_9 
       (.I0(\FSM_sequential_s[state][6]_i_13_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I3(\FSM_sequential_s[state][1]_i_26_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \FSM_sequential_s[state][1]_rep__0_i_1 
       (.I0(\FSM_sequential_s[state][1]_i_2_n_0 ),
        .I1(\s_reg[state] [1]),
        .I2(\FSM_sequential_s[state][1]_i_3_n_0 ),
        .I3(\s_reg[state] [0]),
        .I4(\FSM_sequential_s[state][1]_i_4_n_0 ),
        .I5(\FSM_sequential_s[state][1]_i_5_n_0 ),
        .O(\FSM_sequential_s[state][1]_rep__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \FSM_sequential_s[state][1]_rep_i_1 
       (.I0(\FSM_sequential_s[state][1]_i_2_n_0 ),
        .I1(\s_reg[state] [1]),
        .I2(\FSM_sequential_s[state][1]_i_3_n_0 ),
        .I3(\s_reg[state] [0]),
        .I4(\FSM_sequential_s[state][1]_i_4_n_0 ),
        .I5(\FSM_sequential_s[state][1]_i_5_n_0 ),
        .O(\FSM_sequential_s[state][1]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEEFEFE)) 
    \FSM_sequential_s[state][2]_i_1 
       (.I0(\FSM_sequential_s[state][2]_i_2_n_0 ),
        .I1(\FSM_sequential_s[state][2]_i_3_n_0 ),
        .I2(\s_reg[state] [2]),
        .I3(\FSM_sequential_s[state][2]_i_4_n_0 ),
        .I4(\FSM_sequential_s[state][2]_i_5_n_0 ),
        .I5(\FSM_sequential_s[state][2]_i_6_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \FSM_sequential_s[state][2]_i_10 
       (.I0(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I4(is_tcp_seq_lo),
        .I5(\s_reg[fill_ram_tcp_template]__0 ),
        .O(\FSM_sequential_s[state][2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0800000000000)) 
    \FSM_sequential_s[state][2]_i_11 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\FSM_sequential_s[state][0]_i_14_n_0 ),
        .I4(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \FSM_sequential_s[state][2]_i_12 
       (.I0(\s_reg[state] [2]),
        .I1(\w_reg[15]_0 [5]),
        .I2(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \FSM_sequential_s[state][2]_i_13 
       (.I0(\dyn_in_stat[any_arp]_i_5_n_0 ),
        .I1(\dyn_in_stat[any_arp]_i_6_n_0 ),
        .I2(\dyn_in_stat[any_arp]_i_7_n_0 ),
        .I3(\dyn_in_stat[any_arp]_i_8_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I5(rcksum_good),
        .O(\FSM_sequential_s[state][2]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_s[state][2]_i_14 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\s_reg[state] [4]),
        .O(\FSM_sequential_s[state][2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001F11)) 
    \FSM_sequential_s[state][2]_i_15 
       (.I0(\FSM_sequential_s[state][4]_i_16_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\dyn_in_stat[good_dhcp_offer]_i_2_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(\s[dhcp_option_remain][7]_i_11_n_0 ),
        .I5(\FSM_sequential_s[state][2]_i_27_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0DFFFFFFFF)) 
    \FSM_sequential_s[state][2]_i_16 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\dyn_in_stat[good_dhcp_offer]_i_2_n_0 ),
        .I2(\actual_wdata[14]_i_7_n_0 ),
        .I3(\FSM_sequential_s[state][2]_i_28_n_0 ),
        .I4(\FSM_sequential_s[state][2]_i_29_n_0 ),
        .I5(\FSM_sequential_s[state][2]_i_30_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF444FFFFF)) 
    \FSM_sequential_s[state][2]_i_17 
       (.I0(\dyn_in_stat[good_dhcp_offer]_i_2_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(is_w_0000),
        .I3(is_w_4000),
        .I4(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDFDDDFDDDFD)) 
    \FSM_sequential_s[state][2]_i_18 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I2(is_whi_ff),
        .I3(\s[dhcp_option_remain][7]_i_10_n_0 ),
        .I4(is_wlo_ff),
        .I5(\s[dhcp_option_length_hi]_i_3_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00004F454F450000)) 
    \FSM_sequential_s[state][2]_i_19 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\FSM_sequential_s[state][0]_i_14_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I5(\s_reg[ipv4_remain_is__n_0_0] ),
        .O(\FSM_sequential_s[state][2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8800000082000000)) 
    \FSM_sequential_s[state][2]_i_2 
       (.I0(\FSM_sequential_s[state][2]_i_7_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I4(\s_reg[state] [4]),
        .I5(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFF7F007D00)) 
    \FSM_sequential_s[state][2]_i_20 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I5(\s_reg[ipv4_remain_is__n_0_0] ),
        .O(\FSM_sequential_s[state][2]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_s[state][2]_i_21 
       (.I0(rcksum_good),
        .I1(\s_reg[cksum_0]__0 ),
        .O(\FSM_sequential_s[state][2]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_s[state][2]_i_22 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_s[state][2]_i_23 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\FSM_sequential_s[state][0]_i_14_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF0000BFBB0000)) 
    \FSM_sequential_s[state][2]_i_24 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I5(is_w_5363),
        .O(\FSM_sequential_s[state][2]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_s[state][2]_i_25 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h001000100010FFFF)) 
    \FSM_sequential_s[state][2]_i_26 
       (.I0(\s_reg[is_udp_n_0_] ),
        .I1(dly_actual_dowrite_i_24_n_0),
        .I2(\FSM_sequential_s[state][2]_i_31_n_0 ),
        .I3(\s_reg[is_tcp]__0 ),
        .I4(\FSM_sequential_s[state][1]_i_32_n_0 ),
        .I5(\info_counts[good_udp]_i_2_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA00A2)) 
    \FSM_sequential_s[state][2]_i_27 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\s_reg[ipv4_remain_m8_ge__n_0_0] ),
        .I2(\s_reg[is_bootp]__0 ),
        .I3(\s_reg[is_ntp_n_0_] ),
        .I4(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA2A2A2A0)) 
    \FSM_sequential_s[state][2]_i_28 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I3(\info_counts[start_bootp]_i_2_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\FSM_sequential_s[state][2]_i_32_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h4404000000000000)) 
    \FSM_sequential_s[state][2]_i_29 
       (.I0(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I2(\FSM_sequential_s[state][6]_i_15_n_0 ),
        .I3(\s[is_ntp]_i_2_n_0 ),
        .I4(rcksum_good),
        .I5(\s_reg[is_our_ip]__0 ),
        .O(\FSM_sequential_s[state][2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00F2)) 
    \FSM_sequential_s[state][2]_i_3 
       (.I0(\s[accum_cksum]_i_4_n_0 ),
        .I1(\FSM_sequential_s[state][2]_i_8_n_0 ),
        .I2(\FSM_sequential_s[state][2]_i_9_n_0 ),
        .I3(\FSM_sequential_s[state][2]_i_10_n_0 ),
        .I4(\FSM_sequential_s[state][2]_i_11_n_0 ),
        .I5(\FSM_sequential_s[state][2]_i_12_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF45AA45)) 
    \FSM_sequential_s[state][2]_i_30 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s[state][2]_i_33_n_0 ),
        .I2(\FSM_sequential_s[state][2]_i_34_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(is_whi_00),
        .I5(\FSM_sequential_s[state][2]_i_35_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAA80808080808080)) 
    \FSM_sequential_s[state][2]_i_31 
       (.I0(\s_reg[is_icmp]__0 ),
        .I1(is_our_a_ip23),
        .I2(\s_reg[prev_our_a_ip01]__0 ),
        .I3(\info_counts_reg[ip_b_for_us]_1 ),
        .I4(is_our_b_ip23),
        .I5(\s_reg[prev_our_b_ip01]__0 ),
        .O(\FSM_sequential_s[state][2]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF3F3200003F33)) 
    \FSM_sequential_s[state][2]_i_32 
       (.I0(\a[next_state]190_out ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_s[state][2]_i_33 
       (.I0(\FSM_sequential_s[state][2]_i_36_n_0 ),
        .I1(\w_reg[15]_0 [12]),
        .I2(\w_reg[15]_0 [11]),
        .I3(\w_reg[15]_0 [10]),
        .I4(\FSM_sequential_s[state][6]_i_20_n_0 ),
        .I5(\FSM_sequential_s[state][6]_i_19_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_sequential_s[state][2]_i_34 
       (.I0(\FSM_sequential_s[state][6]_i_24_n_0 ),
        .I1(\FSM_sequential_s[state][6]_i_23_n_0 ),
        .I2(\FSM_sequential_s[state][6]_i_22_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA2AFFFFFFFF)) 
    \FSM_sequential_s[state][2]_i_35 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(is_w_le_tcp_stat_max_sent_lo),
        .I2(\s_reg[seqno_hi_next]__0 ),
        .I3(is_tcp_stat_max_sent16_eq_base_seqno16),
        .I4(\FSM_sequential_s[state][4]_i_19_n_0 ),
        .I5(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \FSM_sequential_s[state][2]_i_36 
       (.I0(\s_reg[ipv4_remain_p6] [4]),
        .I1(\w_reg[15]_0 [1]),
        .I2(\s_reg[ipv4_remain_p6] [9]),
        .I3(\w_reg[15]_0 [6]),
        .O(\FSM_sequential_s[state][2]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hF2FFFFFFF2FF0000)) 
    \FSM_sequential_s[state][2]_i_4 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\FSM_sequential_s[state][2]_i_13_n_0 ),
        .I2(\FSM_sequential_s[state][2]_i_14_n_0 ),
        .I3(\FSM_sequential_s[state][2]_i_15_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I5(\FSM_sequential_s[state][2]_i_16_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A80AA8A8AAA)) 
    \FSM_sequential_s[state][2]_i_5 
       (.I0(\FSM_sequential_s[state][2]_i_17_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I5(\s_reg[state] [4]),
        .O(\FSM_sequential_s[state][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0202020000000000)) 
    \FSM_sequential_s[state][2]_i_6 
       (.I0(\FSM_sequential_s[state][2]_i_18_n_0 ),
        .I1(\FSM_sequential_s[state][2]_i_19_n_0 ),
        .I2(\FSM_sequential_s[state][2]_i_20_n_0 ),
        .I3(\s[cur_other_ip_port][ip01][15]_i_2_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\info_counts[mac_for_us]_i_2_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2F3C2C3C2F3F2C3F)) 
    \FSM_sequential_s[state][2]_i_7 
       (.I0(\dyn_in_stat[good_dhcp_offer]_i_2_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I4(\FSM_sequential_s[state][5]_i_8_n_0 ),
        .I5(\s_reg[is_rarp_resp]__0 ),
        .O(\FSM_sequential_s[state][2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAFFFFFFEFF)) 
    \FSM_sequential_s[state][2]_i_8 
       (.I0(\dyn_in_stat[any_arp]_i_3_n_0 ),
        .I1(\FSM_sequential_s[state][2]_i_21_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I5(\s_reg[state] [4]),
        .O(\FSM_sequential_s[state][2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA80AA80AA80)) 
    \FSM_sequential_s[state][2]_i_9 
       (.I0(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I1(\FSM_sequential_s[state][2]_i_22_n_0 ),
        .I2(\FSM_sequential_s[state][2]_i_23_n_0 ),
        .I3(\FSM_sequential_s[state][2]_i_24_n_0 ),
        .I4(\FSM_sequential_s[state][2]_i_25_n_0 ),
        .I5(\FSM_sequential_s[state][2]_i_26_n_0 ),
        .O(\FSM_sequential_s[state][2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEEFEFE)) 
    \FSM_sequential_s[state][2]_rep__0_i_1 
       (.I0(\FSM_sequential_s[state][2]_i_2_n_0 ),
        .I1(\FSM_sequential_s[state][2]_i_3_n_0 ),
        .I2(\s_reg[state] [2]),
        .I3(\FSM_sequential_s[state][2]_i_4_n_0 ),
        .I4(\FSM_sequential_s[state][2]_i_5_n_0 ),
        .I5(\FSM_sequential_s[state][2]_i_6_n_0 ),
        .O(\FSM_sequential_s[state][2]_rep__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEEFEFE)) 
    \FSM_sequential_s[state][2]_rep_i_1 
       (.I0(\FSM_sequential_s[state][2]_i_2_n_0 ),
        .I1(\FSM_sequential_s[state][2]_i_3_n_0 ),
        .I2(\s_reg[state] [2]),
        .I3(\FSM_sequential_s[state][2]_i_4_n_0 ),
        .I4(\FSM_sequential_s[state][2]_i_5_n_0 ),
        .I5(\FSM_sequential_s[state][2]_i_6_n_0 ),
        .O(\FSM_sequential_s[state][2]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAA8AAA8AAAA)) 
    \FSM_sequential_s[state][3]_i_1 
       (.I0(\FSM_sequential_s[state][3]_i_2_n_0 ),
        .I1(\FSM_sequential_s[state][3]_i_3_n_0 ),
        .I2(\FSM_sequential_s[state][3]_i_4_n_0 ),
        .I3(\FSM_sequential_s[state][3]_i_5_n_0 ),
        .I4(\FSM_sequential_s[state][3]_i_6_n_0 ),
        .I5(\FSM_sequential_s[state][3]_i_7_n_0 ),
        .O(\FSM_sequential_s[state][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFF54)) 
    \FSM_sequential_s[state][3]_i_10 
       (.I0(\dyn_in_stat[any_arp]_i_3_n_0 ),
        .I1(\s_reg[cksum_0]__0 ),
        .I2(rcksum_good),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I5(\FSM_sequential_s[state][3]_i_17_n_0 ),
        .O(\FSM_sequential_s[state][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF5D0000)) 
    \FSM_sequential_s[state][3]_i_11 
       (.I0(\FSM_sequential_s[state][3]_i_18_n_0 ),
        .I1(is_whi_06),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I5(\FSM_sequential_s[state][3]_i_19_n_0 ),
        .O(\FSM_sequential_s[state][3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hDFF5)) 
    \FSM_sequential_s[state][3]_i_12 
       (.I0(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I1(is_w_0800),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\FSM_sequential_s[state][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0088008800890088)) 
    \FSM_sequential_s[state][3]_i_13 
       (.I0(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\dyn_in_stat[any_arp]_i_3_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(\s_reg[state] [4]),
        .I5(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\FSM_sequential_s[state][3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFFF)) 
    \FSM_sequential_s[state][3]_i_14 
       (.I0(\s[pseudo_cksum]_i_2_n_0 ),
        .I1(\s_reg[is_tcp]__0 ),
        .I2(\s_reg[is_udp_n_0_] ),
        .I3(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h00C02000)) 
    \FSM_sequential_s[state][3]_i_15 
       (.I0(\w_reg[15]_0 [5]),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\FSM_sequential_s[state][3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h020202020202028A)) 
    \FSM_sequential_s[state][3]_i_16 
       (.I0(\FSM_sequential_s[state][3]_i_20_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I2(\FSM_sequential_s[state][4]_i_16_n_0 ),
        .I3(\s_reg[is_ntp_n_0_] ),
        .I4(\s_reg[is_bootp]__0 ),
        .I5(\s_reg[ipv4_remain_m8_ge__n_0_0] ),
        .O(\FSM_sequential_s[state][3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF04C4)) 
    \FSM_sequential_s[state][3]_i_17 
       (.I0(is_w_0201),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(rcksum_good),
        .I4(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h000F007F000FF07F)) 
    \FSM_sequential_s[state][3]_i_18 
       (.I0(is_tcp_other_ip_port),
        .I1(is_tcp_seq_hi),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(\s_reg[fill_ram_tcp_template]__0 ),
        .I5(is_tcp_seq_lo),
        .O(\FSM_sequential_s[state][3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000000000FFFFF88)) 
    \FSM_sequential_s[state][3]_i_19 
       (.I0(is_dhcp_xid_lo),
        .I1(\s_reg[prev_dhcp_xid_hi]__0 ),
        .I2(\FSM_sequential_s[state][1]_i_27_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I5(dly_actual_dowrite_i_45_n_0),
        .O(\FSM_sequential_s[state][3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \FSM_sequential_s[state][3]_i_2 
       (.I0(\s_reg[ipv4_remain_is__n_0_0] ),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I3(\tcp_recv[window_len][15]_i_2_n_0 ),
        .I4(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I5(\FSM_sequential_s[state][3]_i_8_n_0 ),
        .O(\FSM_sequential_s[state][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_s[state][3]_i_20 
       (.I0(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h8080808AAAAAAAAA)) 
    \FSM_sequential_s[state][3]_i_3 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s[state][3]_i_9_n_0 ),
        .I2(\s_reg[state] [4]),
        .I3(\FSM_sequential_s[state][3]_i_10_n_0 ),
        .I4(\FSM_sequential_s[state][3]_i_11_n_0 ),
        .I5(\FSM_sequential_s[state][3]_i_12_n_0 ),
        .O(\FSM_sequential_s[state][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4433773303000000)) 
    \FSM_sequential_s[state][3]_i_4 
       (.I0(\dyn_in_stat[good_dhcp_offer]_i_2_n_0 ),
        .I1(\FSM_sequential_s[state][3]_i_13_n_0 ),
        .I2(dly_wicmpcksum_i_2_n_0),
        .I3(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h06000000)) 
    \FSM_sequential_s[state][3]_i_5 
       (.I0(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_s[state][3]_i_6 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .O(\FSM_sequential_s[state][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000005D5D005D)) 
    \FSM_sequential_s[state][3]_i_7 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\FSM_sequential_s[state][3]_i_14_n_0 ),
        .I2(\FSM_sequential_s[state][4]_i_12_n_0 ),
        .I3(\FSM_sequential_s[state][3]_i_15_n_0 ),
        .I4(\FSM_sequential_s[state][6]_i_8_n_0 ),
        .I5(\FSM_sequential_s[state][3]_i_16_n_0 ),
        .O(\FSM_sequential_s[state][3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_s[state][3]_i_8 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\FSM_sequential_s[state][3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0044400000444300)) 
    \FSM_sequential_s[state][3]_i_9 
       (.I0(\dyn_in_stat[good_dhcp_offer]_i_2_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I5(rcksum_good),
        .O(\FSM_sequential_s[state][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAA8AAA8AAAA)) 
    \FSM_sequential_s[state][3]_rep__0_i_1 
       (.I0(\FSM_sequential_s[state][3]_i_2_n_0 ),
        .I1(\FSM_sequential_s[state][3]_i_3_n_0 ),
        .I2(\FSM_sequential_s[state][3]_i_4_n_0 ),
        .I3(\FSM_sequential_s[state][3]_i_5_n_0 ),
        .I4(\FSM_sequential_s[state][3]_i_6_n_0 ),
        .I5(\FSM_sequential_s[state][3]_i_7_n_0 ),
        .O(\FSM_sequential_s[state][3]_rep__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAA8AAA8AAAA)) 
    \FSM_sequential_s[state][3]_rep_i_1 
       (.I0(\FSM_sequential_s[state][3]_i_2_n_0 ),
        .I1(\FSM_sequential_s[state][3]_i_3_n_0 ),
        .I2(\FSM_sequential_s[state][3]_i_4_n_0 ),
        .I3(\FSM_sequential_s[state][3]_i_5_n_0 ),
        .I4(\FSM_sequential_s[state][3]_i_6_n_0 ),
        .I5(\FSM_sequential_s[state][3]_i_7_n_0 ),
        .O(\FSM_sequential_s[state][3]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000005555DDDF)) 
    \FSM_sequential_s[state][4]_i_1 
       (.I0(\FSM_sequential_s[state][4]_i_2_n_0 ),
        .I1(\FSM_sequential_s[state][4]_i_3_n_0 ),
        .I2(\FSM_sequential_s[state][4]_i_4_n_0 ),
        .I3(\FSM_sequential_s[state][4]_i_5_n_0 ),
        .I4(\FSM_sequential_s[state][4]_i_6_n_0 ),
        .I5(\FSM_sequential_s[state][4]_i_7_n_0 ),
        .O(\FSM_sequential_s[state][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \FSM_sequential_s[state][4]_i_10 
       (.I0(\FSM_sequential_s[state][4]_i_17_n_0 ),
        .I1(\s_reg[is_bootp]__0 ),
        .I2(\s_reg[is_ntp_n_0_] ),
        .I3(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_s[state][4]_i_11 
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_sequential_s[state][4]_i_12 
       (.I0(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\FSM_sequential_s[state][0]_i_18_n_0 ),
        .O(\FSM_sequential_s[state][4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAEAFFFFFFFF)) 
    \FSM_sequential_s[state][4]_i_13 
       (.I0(\FSM_sequential_s[state][4]_i_18_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I3(\FSM_sequential_s[state][4]_i_19_n_0 ),
        .I4(\FSM_sequential_s[state][4]_i_20_n_0 ),
        .I5(\FSM_sequential_s[state][4]_i_21_n_0 ),
        .O(\FSM_sequential_s[state][4]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_s[state][4]_i_14 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\FSM_sequential_s[state][4]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_s[state][4]_i_15 
       (.I0(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][4]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_s[state][4]_i_16 
       (.I0(is_w_8035),
        .I1(is_w_0806),
        .O(\FSM_sequential_s[state][4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h000C000C00000004)) 
    \FSM_sequential_s[state][4]_i_17 
       (.I0(\s_reg[is_icmp]__0 ),
        .I1(\FSM_sequential_s[state][4]_i_22_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\s_reg[is_udp_n_0_] ),
        .I4(\s_reg[is_tcp]__0 ),
        .I5(\s[pseudo_cksum]_i_2_n_0 ),
        .O(\FSM_sequential_s[state][4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAE00AE00AE00A400)) 
    \FSM_sequential_s[state][4]_i_18 
       (.I0(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I1(rcksum_good),
        .I2(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I4(\s_reg[fill_ram_tcp_template]__0 ),
        .I5(is_tcp_seq_lo),
        .O(\FSM_sequential_s[state][4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF7777777F777F777)) 
    \FSM_sequential_s[state][4]_i_19 
       (.I0(\FSM_sequential_s_stat_reg[conn_state][0] [0]),
        .I1(\FSM_sequential_s_stat_reg[conn_state][0] [1]),
        .I2(\s_reg[seqno_hi_same]__0 ),
        .I3(is_w_ge_tcp_stat_base_seqno_lo),
        .I4(is_w_le_tcp_stat_max_sent_lo),
        .I5(is_tcp_stat_max_sent16_eq_base_seqno16),
        .O(\FSM_sequential_s[state][4]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h80007FFF)) 
    \FSM_sequential_s[state][4]_i_2 
       (.I0(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I2(\s_reg[state] [2]),
        .I3(\s_reg[state] [1]),
        .I4(\s_reg[state] [4]),
        .O(\FSM_sequential_s[state][4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \FSM_sequential_s[state][4]_i_20 
       (.I0(is_tcp_stat_max_sent16_eq_base_seqno16),
        .I1(\s_reg[seqno_hi_next]__0 ),
        .I2(is_w_le_tcp_stat_max_sent_lo),
        .O(\FSM_sequential_s[state][4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABBBAAAAAAAA)) 
    \FSM_sequential_s[state][4]_i_21 
       (.I0(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(is_tcp_seq_hi),
        .I3(is_tcp_other_ip_port),
        .I4(\s_reg[fill_ram_tcp_template]__0 ),
        .I5(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(\FSM_sequential_s[state][4]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_s[state][4]_i_22 
       (.I0(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][4]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hFFFFFF04)) 
    \FSM_sequential_s[state][4]_i_3 
       (.I0(\FSM_sequential_s[state][4]_i_8_n_0 ),
        .I1(\s_reg[state] [1]),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\FSM_sequential_s[state][4]_i_9_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\FSM_sequential_s[state][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_s[state][4]_i_4 
       (.I0(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\FSM_sequential_s[state][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055545454)) 
    \FSM_sequential_s[state][4]_i_5 
       (.I0(\FSM_sequential_s[state][4]_i_10_n_0 ),
        .I1(\FSM_sequential_s[state][4]_i_11_n_0 ),
        .I2(\FSM_sequential_s[state][6]_i_8_n_0 ),
        .I3(is_ntp_ver_3or4_mode_3or4),
        .I4(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I5(\FSM_sequential_s[state][4]_i_12_n_0 ),
        .O(\FSM_sequential_s[state][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000EE0EEE0EEE0E)) 
    \FSM_sequential_s[state][4]_i_6 
       (.I0(\FSM_sequential_s[state][4]_i_13_n_0 ),
        .I1(\FSM_sequential_s[state][4]_i_4_n_0 ),
        .I2(\FSM_sequential_s[state][5]_i_16_n_0 ),
        .I3(\FSM_sequential_s[state][4]_i_14_n_0 ),
        .I4(\FSM_sequential_s[state][4]_i_15_n_0 ),
        .I5(\dyn_in_stat[any_arp]_i_4_n_0 ),
        .O(\FSM_sequential_s[state][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \FSM_sequential_s[state][4]_i_7 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\s_reg[state] [2]),
        .I4(\s_reg[state] [1]),
        .I5(\w_reg[15]_0 [5]),
        .O(\FSM_sequential_s[state][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFF3FCF3F3E3F0E3)) 
    \FSM_sequential_s[state][4]_i_8 
       (.I0(is_w_0004),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I3(\s_reg[state] [2]),
        .I4(\FSM_sequential_s[state][4]_i_16_n_0 ),
        .I5(is_w_0001),
        .O(\FSM_sequential_s[state][4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000270000000000)) 
    \FSM_sequential_s[state][4]_i_9 
       (.I0(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I1(is_w_0604),
        .I2(is_w_0800),
        .I3(\s[dhcp_option_remain][7]_i_4_n_0 ),
        .I4(\s_reg[state] [1]),
        .I5(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\FSM_sequential_s[state][4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000DDFD)) 
    \FSM_sequential_s[state][5]_i_1 
       (.I0(\FSM_sequential_s[state][5]_i_2_n_0 ),
        .I1(\FSM_sequential_s[state][5]_i_3_n_0 ),
        .I2(\FSM_sequential_s[state][5]_i_4_n_0 ),
        .I3(\FSM_sequential_s[state][5]_i_5_n_0 ),
        .I4(\FSM_sequential_s[state][5]_i_6_n_0 ),
        .I5(\FSM_sequential_s[state][5]_i_7_n_0 ),
        .O(\FSM_sequential_s[state][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000110013)) 
    \FSM_sequential_s[state][5]_i_10 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I2(is_w_4000),
        .I3(is_w_0000),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .O(\FSM_sequential_s[state][5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_s[state][5]_i_11 
       (.I0(\s_reg[state] [5]),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .O(\FSM_sequential_s[state][5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \FSM_sequential_s[state][5]_i_12 
       (.I0(\FSM_sequential_s[state][5]_i_20_n_0 ),
        .I1(\FSM_sequential_s[state][5]_i_21_n_0 ),
        .I2(\FSM_sequential_s[state][5]_i_22_n_0 ),
        .I3(\FSM_sequential_s[state][5]_i_23_n_0 ),
        .I4(\s[reg_ch][0]_i_5_n_0 ),
        .I5(\FSM_sequential_s[state][5]_i_24_n_0 ),
        .O(\FSM_sequential_s[state][5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000001100F00000)) 
    \FSM_sequential_s[state][5]_i_13 
       (.I0(\s_reg[state] [5]),
        .I1(\FSM_sequential_s[state][0]_i_10_n_0 ),
        .I2(\FSM_sequential_s[state][5]_i_25_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444040004)) 
    \FSM_sequential_s[state][5]_i_14 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\w_reg[15]_0 [5]),
        .I3(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I4(is_w_0001),
        .I5(\FSM_sequential_s[state][5]_i_26_n_0 ),
        .O(\FSM_sequential_s[state][5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h1111111111011111)) 
    \FSM_sequential_s[state][5]_i_15 
       (.I0(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(is_w_0604),
        .I4(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFF5555FFFF)) 
    \FSM_sequential_s[state][5]_i_16 
       (.I0(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(is_w_0201),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\FSM_sequential_s[state][5]_i_27_n_0 ),
        .O(\FSM_sequential_s[state][5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00EF0000)) 
    \FSM_sequential_s[state][5]_i_17 
       (.I0(\s_reg[state] [5]),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I3(\FSM_sequential_s[state][5]_i_28_n_0 ),
        .I4(\FSM_sequential_s[state][5]_i_29_n_0 ),
        .I5(\FSM_sequential_s[state][5]_i_30_n_0 ),
        .O(\FSM_sequential_s[state][5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hCFAACFFFFFFFFFFF)) 
    \FSM_sequential_s[state][5]_i_18 
       (.I0(\info_counts_reg[udp_ra_seqplus1]_1 ),
        .I1(\info_counts_reg[udp_ra_seqplus1]_2 ),
        .I2(p_20_in[1]),
        .I3(\regacc_aux_info[prod][v][reg_ch] ),
        .I4(p_20_in[0]),
        .I5(is_reg_ch_other_ip_port),
        .O(\FSM_sequential_s[state][5]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h10155555)) 
    \FSM_sequential_s[state][5]_i_19 
       (.I0(is_reg_seq_no_plus_1),
        .I1(\s_reg[reg][1][seq_did_access_n_0_] ),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][0][seq_did_access_n_0_] ),
        .I4(is_reg_seq_no),
        .O(\FSM_sequential_s[state][5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFBBBFF)) 
    \FSM_sequential_s[state][5]_i_2 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s[state][5]_i_8_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I5(\FSM_sequential_s[state][5]_i_9_n_0 ),
        .O(\FSM_sequential_s[state][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \FSM_sequential_s[state][5]_i_20 
       (.I0(\w_reg[15]_0 [3]),
        .I1(\w_reg[15]_0 [2]),
        .I2(\w_reg[15]_0 [4]),
        .I3(\w_reg[15]_0 [5]),
        .I4(\w_reg[15]_0 [6]),
        .O(\FSM_sequential_s[state][5]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \FSM_sequential_s[state][5]_i_21 
       (.I0(\w_reg[15]_0 [1]),
        .I1(w[2]),
        .I2(\w_reg[15]_0 [0]),
        .I3(w[0]),
        .I4(w[1]),
        .O(\FSM_sequential_s[state][5]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_sequential_s[state][5]_i_22 
       (.I0(\w_reg[15]_0 [12]),
        .I1(\w_reg[15]_0 [11]),
        .I2(\w_reg[15]_0 [10]),
        .O(\FSM_sequential_s[state][5]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_s[state][5]_i_23 
       (.I0(\w_reg[15]_0 [9]),
        .I1(\w_reg[15]_0 [8]),
        .I2(\w_reg[15]_0 [7]),
        .I3(w[0]),
        .O(\FSM_sequential_s[state][5]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hFFFEEEEE)) 
    \FSM_sequential_s[state][5]_i_24 
       (.I0(\w_reg[15]_0 [6]),
        .I1(\w_reg[15]_0 [5]),
        .I2(w[2]),
        .I3(\w_reg[15]_0 [0]),
        .I4(\w_reg[15]_0 [1]),
        .O(\FSM_sequential_s[state][5]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_s[state][5]_i_25 
       (.I0(is_w_0001),
        .I1(is_w_0004),
        .O(\FSM_sequential_s[state][5]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_s[state][5]_i_26 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .O(\FSM_sequential_s[state][5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFEFCFECCFECCFECC)) 
    \FSM_sequential_s[state][5]_i_27 
       (.I0(is_whi_06),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I4(\s_reg[prev_dhcp_xid_hi]__0 ),
        .I5(is_dhcp_xid_lo),
        .O(\FSM_sequential_s[state][5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555545555)) 
    \FSM_sequential_s[state][5]_i_28 
       (.I0(\s_reg[state] [5]),
        .I1(is_w_0800),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(\FSM_sequential_s[state][5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFFFEFFFFFFFF)) 
    \FSM_sequential_s[state][5]_i_29 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s[state][5]_i_31_n_0 ),
        .I2(\s_reg[is_ntp_n_0_] ),
        .I3(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I5(\s[cur_other_ip_port][ip01][15]_i_2_n_0 ),
        .O(\FSM_sequential_s[state][5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBABAAAAABBBAAAAA)) 
    \FSM_sequential_s[state][5]_i_3 
       (.I0(\FSM_sequential_s[state][5]_i_10_n_0 ),
        .I1(\FSM_sequential_s[state][5]_i_11_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(is_whi_00),
        .I4(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\FSM_sequential_s[state][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h04FFFF0404040404)) 
    \FSM_sequential_s[state][5]_i_30 
       (.I0(\FSM_sequential_s[state][5]_i_32_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(\s_reg[state] [4]),
        .I5(\s_reg[state] [5]),
        .O(\FSM_sequential_s[state][5]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_s[state][5]_i_31 
       (.I0(\s_reg[is_bootp]__0 ),
        .I1(\s_reg[ipv4_remain_m8_ge__n_0_0] ),
        .O(\FSM_sequential_s[state][5]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h8FFFFFFF)) 
    \FSM_sequential_s[state][5]_i_32 
       (.I0(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I1(is_w_0000),
        .I2(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(\FSM_sequential_s[state][5]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_s[state][5]_i_4 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .O(\FSM_sequential_s[state][5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hF5C0)) 
    \FSM_sequential_s[state][5]_i_5 
       (.I0(\FSM_sequential_s[state][5]_i_12_n_0 ),
        .I1(is_whi_45),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_s[state][5]_i_6 
       (.I0(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I1(\s_reg[state] [4]),
        .O(\FSM_sequential_s[state][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000B0000)) 
    \FSM_sequential_s[state][5]_i_7 
       (.I0(\FSM_sequential_s[state][5]_i_13_n_0 ),
        .I1(\FSM_sequential_s[state][5]_i_14_n_0 ),
        .I2(\FSM_sequential_s[state][5]_i_15_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(\FSM_sequential_s[state][5]_i_16_n_0 ),
        .I5(\FSM_sequential_s[state][5]_i_17_n_0 ),
        .O(\FSM_sequential_s[state][5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_sequential_s[state][5]_i_8 
       (.I0(\s_reg[ipv4_remain_p6] [0]),
        .I1(is_w_0000),
        .I2(\s_reg[ipv4_remain_n_0_][1] ),
        .I3(\s_reg[ipv4_remain_n_0_][2] ),
        .O(\FSM_sequential_s[state][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000733773377)) 
    \FSM_sequential_s[state][5]_i_9 
       (.I0(\info_counts_reg[udp_ra_idp_busy]_1 ),
        .I1(\regacc_aux_info[prod][v][reg_idp] ),
        .I2(\FSM_sequential_s[state][5]_i_18_n_0 ),
        .I3(\s_reg[do_access_idp]_i_2_n_0 ),
        .I4(\FSM_sequential_s[state][5]_i_19_n_0 ),
        .I5(\info_counts[udp_ra_repeat]_i_4_n_0 ),
        .O(\FSM_sequential_s[state][5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000DDFD)) 
    \FSM_sequential_s[state][5]_rep_i_1 
       (.I0(\FSM_sequential_s[state][5]_i_2_n_0 ),
        .I1(\FSM_sequential_s[state][5]_i_3_n_0 ),
        .I2(\FSM_sequential_s[state][5]_i_4_n_0 ),
        .I3(\FSM_sequential_s[state][5]_i_5_n_0 ),
        .I4(\FSM_sequential_s[state][5]_i_6_n_0 ),
        .I5(\FSM_sequential_s[state][5]_i_7_n_0 ),
        .O(\FSM_sequential_s[state][5]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBBFFFB)) 
    \FSM_sequential_s[state][6]_i_1 
       (.I0(\FSM_sequential_s[state][6]_i_2_n_0 ),
        .I1(\FSM_sequential_s[state][6]_i_3_n_0 ),
        .I2(\FSM_sequential_s[state][6]_i_4_n_0 ),
        .I3(\FSM_sequential_s[state][6]_i_5_n_0 ),
        .I4(\FSM_sequential_s[state][6]_i_6_n_0 ),
        .I5(\FSM_sequential_s[state][6]_i_7_n_0 ),
        .O(\FSM_sequential_s[state][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \FSM_sequential_s[state][6]_i_10 
       (.I0(\info_counts[start_bootp]_i_6_n_0 ),
        .I1(\info_counts[start_bootp]_i_5_n_0 ),
        .I2(\FSM_sequential_s[state][6]_i_14_n_0 ),
        .I3(w[2]),
        .I4(w[1]),
        .I5(\info_counts[start_bootp]_i_3_n_0 ),
        .O(\FSM_sequential_s[state][6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAAAAAAAAAAAAA)) 
    \FSM_sequential_s[state][6]_i_11 
       (.I0(\FSM_sequential_s[state][6]_i_15_n_0 ),
        .I1(\s[is_ntp]_i_4_n_0 ),
        .I2(\s[is_ntp]_i_3_n_0 ),
        .I3(w[0]),
        .I4(w[1]),
        .I5(\s[reg_ch][0]_i_3_n_0 ),
        .O(\FSM_sequential_s[state][6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000D000D0000000D)) 
    \FSM_sequential_s[state][6]_i_12 
       (.I0(\FSM_sequential_s[state][6]_i_16_n_0 ),
        .I1(\FSM_sequential_s[state][5]_i_5_n_0 ),
        .I2(\FSM_sequential_s[state][3]_i_8_n_0 ),
        .I3(\FSM_sequential_s[state][6]_i_17_n_0 ),
        .I4(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I5(\FSM_sequential_s[state][6]_i_18_n_0 ),
        .O(\FSM_sequential_s[state][6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \FSM_sequential_s[state][6]_i_13 
       (.I0(\FSM_sequential_s[state][6]_i_19_n_0 ),
        .I1(\FSM_sequential_s[state][6]_i_20_n_0 ),
        .I2(\FSM_sequential_s[state][6]_i_21_n_0 ),
        .I3(\FSM_sequential_s[state][6]_i_22_n_0 ),
        .I4(\FSM_sequential_s[state][6]_i_23_n_0 ),
        .I5(\FSM_sequential_s[state][6]_i_24_n_0 ),
        .O(\FSM_sequential_s[state][6]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_s[state][6]_i_14 
       (.I0(\w_reg[15]_0 [1]),
        .I1(\w_reg[15]_0 [2]),
        .O(\FSM_sequential_s[state][6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0BBBFFFF)) 
    \FSM_sequential_s[state][6]_i_15 
       (.I0(\s[reg_ch][0]_i_4_n_0 ),
        .I1(\s[reg_ch][0]_i_5_n_0 ),
        .I2(\s[reg_idp]_i_3_n_0 ),
        .I3(\FSM_sequential_s[state][6]_i_25_n_0 ),
        .I4(\info_counts[start_bootp]_i_5_n_0 ),
        .I5(\info_counts[start_bootp]_i_6_n_0 ),
        .O(\FSM_sequential_s[state][6]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_s[state][6]_i_16 
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AEAE00AE)) 
    \FSM_sequential_s[state][6]_i_17 
       (.I0(\FSM_sequential_s[state][6]_i_26_n_0 ),
        .I1(\w_reg[15]_0 [5]),
        .I2(\FSM_sequential_s[state][6]_i_27_n_0 ),
        .I3(is_w_0800),
        .I4(\tcp_recv[window_len][15]_i_2_n_0 ),
        .I5(\s[is_tcp_syn]_i_3_n_0 ),
        .O(\FSM_sequential_s[state][6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055515555)) 
    \FSM_sequential_s[state][6]_i_18 
       (.I0(\FSM_sequential_s[state][6]_i_28_n_0 ),
        .I1(is_whi_00),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(\s[dhcp_option_remain][7]_i_3_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I5(\FSM_sequential_s[state][6]_i_29_n_0 ),
        .O(\FSM_sequential_s[state][6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    \FSM_sequential_s[state][6]_i_19 
       (.I0(w[2]),
        .I1(\s_reg[ipv4_remain_p6] [2]),
        .I2(\s_reg[ipv4_remain_p6] [3]),
        .I3(\w_reg[15]_0 [0]),
        .I4(\w_reg[15]_0 [4]),
        .I5(\s_reg[ipv4_remain_p6] [7]),
        .O(\FSM_sequential_s[state][6]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_sequential_s[state][6]_i_2 
       (.I0(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\s_reg[state] [4]),
        .I3(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(\FSM_sequential_s[state][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \FSM_sequential_s[state][6]_i_20 
       (.I0(\s_reg[ipv4_remain_p6] [10]),
        .I1(\w_reg[15]_0 [7]),
        .I2(\s_reg[ipv4_remain_p6] [2]),
        .I3(w[2]),
        .I4(\w_reg[15]_0 [5]),
        .I5(\s_reg[ipv4_remain_p6] [8]),
        .O(\FSM_sequential_s[state][6]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \FSM_sequential_s[state][6]_i_21 
       (.I0(\FSM_sequential_s[state][5]_i_22_n_0 ),
        .I1(\w_reg[15]_0 [6]),
        .I2(\s_reg[ipv4_remain_p6] [9]),
        .I3(\w_reg[15]_0 [1]),
        .I4(\s_reg[ipv4_remain_p6] [4]),
        .O(\FSM_sequential_s[state][6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \FSM_sequential_s[state][6]_i_22 
       (.I0(\s_reg[ipv4_remain_p6] [0]),
        .I1(w[0]),
        .I2(\s_reg[ipv4_remain_p6] [6]),
        .I3(\w_reg[15]_0 [3]),
        .I4(w[1]),
        .I5(\s_reg[ipv4_remain_p6] [1]),
        .O(\FSM_sequential_s[state][6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \FSM_sequential_s[state][6]_i_23 
       (.I0(\s_reg[ipv4_remain_p6] [5]),
        .I1(\w_reg[15]_0 [2]),
        .I2(\s_reg[ipv4_remain_p6] [1]),
        .I3(w[1]),
        .I4(\s_reg[ipv4_remain_p6] [8]),
        .I5(\w_reg[15]_0 [5]),
        .O(\FSM_sequential_s[state][6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000DD0D)) 
    \FSM_sequential_s[state][6]_i_24 
       (.I0(\w_reg[15]_0 [0]),
        .I1(\s_reg[ipv4_remain_p6] [3]),
        .I2(w[0]),
        .I3(\s_reg[ipv4_remain_p6] [0]),
        .I4(\w_reg[15]_0 [8]),
        .I5(\w_reg[15]_0 [9]),
        .O(\FSM_sequential_s[state][6]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_s[state][6]_i_25 
       (.I0(\w_reg[15]_0 [4]),
        .I1(\w_reg[15]_0 [3]),
        .I2(\w_reg[15]_0 [2]),
        .I3(\w_reg[15]_0 [1]),
        .O(\FSM_sequential_s[state][6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h40404040000000C0)) 
    \FSM_sequential_s[state][6]_i_26 
       (.I0(is_w_0001),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(is_w_0806),
        .I4(is_w_8035),
        .I5(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .O(\FSM_sequential_s[state][6]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_sequential_s[state][6]_i_27 
       (.I0(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(\FSM_sequential_s[state][6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00010001000F0001)) 
    \FSM_sequential_s[state][6]_i_28 
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(is_w_0800),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I4(\s_reg[state] [4]),
        .I5(dly_actual_dowrite_i_102_n_0),
        .O(\FSM_sequential_s[state][6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0020002000200A20)) 
    \FSM_sequential_s[state][6]_i_29 
       (.I0(\tcp_seq_lo[15]_i_2_n_0 ),
        .I1(is_w_0604),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I4(is_w_0001),
        .I5(is_w_0004),
        .O(\FSM_sequential_s[state][6]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_s[state][6]_i_3 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\FSM_sequential_s[state][6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hFFFF0700)) 
    \FSM_sequential_s[state][6]_i_4 
       (.I0(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I1(is_ntp_ver_3or4_mode_3or4),
        .I2(\FSM_sequential_s[state][6]_i_8_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I4(\FSM_sequential_s[state][6]_i_9_n_0 ),
        .O(\FSM_sequential_s[state][6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h10001010)) 
    \FSM_sequential_s[state][6]_i_5 
       (.I0(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\FSM_sequential_s[state][6]_i_10_n_0 ),
        .I3(\FSM_sequential_s[state][6]_i_11_n_0 ),
        .I4(\s_reg[is_our_ip]__0 ),
        .O(\FSM_sequential_s[state][6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEEEF)) 
    \FSM_sequential_s[state][6]_i_6 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I5(\s_reg[is_udp_n_0_] ),
        .O(\FSM_sequential_s[state][6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \FSM_sequential_s[state][6]_i_7 
       (.I0(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I3(\s_reg[ipv4_remain_is__n_0_0] ),
        .I4(\FSM_sequential_s[state][0]_i_3_n_0 ),
        .I5(\FSM_sequential_s[state][6]_i_12_n_0 ),
        .O(\FSM_sequential_s[state][6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_s[state][6]_i_8 
       (.I0(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I1(\FSM_sequential_s[state][6]_i_13_n_0 ),
        .O(\FSM_sequential_s[state][6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h01000F00010F0F0F)) 
    \FSM_sequential_s[state][6]_i_9 
       (.I0(\s_reg[is_udp_n_0_] ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I4(\s_reg[is_ntp_n_0_] ),
        .I5(rcksum_good),
        .O(\FSM_sequential_s[state][6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBBFFFB)) 
    \FSM_sequential_s[state][6]_rep_i_1 
       (.I0(\FSM_sequential_s[state][6]_i_2_n_0 ),
        .I1(\FSM_sequential_s[state][6]_i_3_n_0 ),
        .I2(\FSM_sequential_s[state][6]_i_4_n_0 ),
        .I3(\FSM_sequential_s[state][6]_i_5_n_0 ),
        .I4(\FSM_sequential_s[state][6]_i_6_n_0 ),
        .I5(\FSM_sequential_s[state][6]_i_7_n_0 ),
        .O(\FSM_sequential_s[state][6]_rep_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_s_reg[state][0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_s_reg[state][0] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\FSM_sequential_s[state][0]_i_1_n_0 ),
        .Q(\s_reg[state] [0]),
        .R(new_packet_prev));
  (* FSM_ENCODED_STATES = "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_s_reg[state][0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_s_reg[state][0]_rep 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\FSM_sequential_s[state][0]_rep_i_1_n_0 ),
        .Q(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .R(new_packet_prev));
  (* FSM_ENCODED_STATES = "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_s_reg[state][0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_s_reg[state][0]_rep__0 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\FSM_sequential_s[state][0]_rep__0_i_1_n_0 ),
        .Q(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .R(new_packet_prev));
  (* FSM_ENCODED_STATES = "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_s_reg[state][1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_s_reg[state][1] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\FSM_sequential_s[state][1]_i_1_n_0 ),
        .Q(\s_reg[state] [1]),
        .R(new_packet_prev));
  (* FSM_ENCODED_STATES = "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_s_reg[state][1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_s_reg[state][1]_rep 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\FSM_sequential_s[state][1]_rep_i_1_n_0 ),
        .Q(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .R(new_packet_prev));
  (* FSM_ENCODED_STATES = "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_s_reg[state][1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_s_reg[state][1]_rep__0 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\FSM_sequential_s[state][1]_rep__0_i_1_n_0 ),
        .Q(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .R(new_packet_prev));
  (* FSM_ENCODED_STATES = "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_s_reg[state][2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_s_reg[state][2] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\FSM_sequential_s[state][2]_i_1_n_0 ),
        .Q(\s_reg[state] [2]),
        .R(new_packet_prev));
  (* FSM_ENCODED_STATES = "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_s_reg[state][2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_s_reg[state][2]_rep 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\FSM_sequential_s[state][2]_rep_i_1_n_0 ),
        .Q(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .R(new_packet_prev));
  (* FSM_ENCODED_STATES = "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_s_reg[state][2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_s_reg[state][2]_rep__0 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\FSM_sequential_s[state][2]_rep__0_i_1_n_0 ),
        .Q(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .R(new_packet_prev));
  (* FSM_ENCODED_STATES = "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_s_reg[state][3]" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_s_reg[state][3] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\FSM_sequential_s[state][3]_i_1_n_0 ),
        .Q(\s_reg[state] [3]),
        .R(new_packet_prev));
  (* FSM_ENCODED_STATES = "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_s_reg[state][3]" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_s_reg[state][3]_rep 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\FSM_sequential_s[state][3]_rep_i_1_n_0 ),
        .Q(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .R(new_packet_prev));
  (* FSM_ENCODED_STATES = "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_s_reg[state][3]" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_s_reg[state][3]_rep__0 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\FSM_sequential_s[state][3]_rep__0_i_1_n_0 ),
        .Q(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .R(new_packet_prev));
  (* FSM_ENCODED_STATES = "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_s_reg[state][4] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\FSM_sequential_s[state][4]_i_1_n_0 ),
        .Q(\s_reg[state] [4]),
        .R(new_packet_prev));
  (* FSM_ENCODED_STATES = "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_s_reg[state][5]" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_s_reg[state][5] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\FSM_sequential_s[state][5]_i_1_n_0 ),
        .Q(\s_reg[state] [5]),
        .R(new_packet_prev));
  (* FSM_ENCODED_STATES = "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_s_reg[state][5]" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_s_reg[state][5]_rep 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\FSM_sequential_s[state][5]_rep_i_1_n_0 ),
        .Q(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .R(new_packet_prev));
  (* FSM_ENCODED_STATES = "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_s_reg[state][6]" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_s_reg[state][6] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\FSM_sequential_s[state][6]_i_1_n_0 ),
        .Q(\s_reg[state] [6]),
        .R(new_packet_prev));
  (* FSM_ENCODED_STATES = "ism_ipv4_32:0100010,ism_tcp_ck2:1101110,ism_tcp_ck1:1101101,ism_ntp_70:0110101,ism_ntp_68:0110100,ism_ipv4_30:0100001,ism_ipv4_28:0100000,ism_ntp_66:0110011,ism_ntp_64:0110010,ism_ipv4_26:0011111,ism_ipv4_24:0011110,ism_tcp_42:1100100,ism_tcp_40:1100011,ism_tcp_pad:1101100,ism_ipv4_22:0011101,ism_ipv4_20:0011100,ism_tcp_opt2:1101011,ism_tcp_38:1100010,ism_bootp_74:1010001,ism_tcp_36:1100001,ism_bootp_72:1010000,ism_tcp_opt1:1101010,ism_udp_stat_44:1011000,ism_tcp_52:1101001,ism_udp_stat_42:1010111,ism_bootp_42:1000001,ism_bootp_70:1001111,ism_udp_ra_ck2:1011111,ism_bootp_68:1001110,ism_udp_40:0100110,ism_udp_38:0100101,ism_udp_ra_ck1:1011110,ism_udp_ra_pad:1011101,ism_ipv4_18:0011011,ism_ipv4_16:0011010,ism_ipv4_14:0011001,ism_arp_62:0011000,ism_bootp_66:1001101,ism_bootp_64:1001100,ism_udp_36:0100100,ism_udp_34:0100011,ism_udp_ra_data2:1011100,ism_bootp_62:1001011,ism_udp_ra_data1:1011011,ism_bootp_60:1001010,ism_icmp_ck2:1110101,ism_arp_14:0000111,ism_icmp_ck1:1110100,ism_ll_12:0000110,ism_udp_ra_48:1011010,ism_udp_ra_46:1011001,ism_ll_10:0000101,ism_ll_8:0000100,ism_ntp_46:0101001,ism_ntp_44:0101000,ism_ntp_62:0110001,ism_bad_packet:1111000,ism_ntp_60:0110000,ism_bootp_58:1001001,ism_bootp_56:1001000,ism_ntp_42:0100111,ism_dhcp_278:1010100,ism_ll_6:0000011,ism_ntp_58:0101111,ism_ll_4:0000010,ism_ntp_56:0101110,ism_bootp_54:1000111,ism_bootp_52:1000110,ism_ll_2:0000001,ism_ll_0:0000000,ism_tcp_34:1100000,ism_ntp_ck2:1000000,ism_ntp_ck1:0111111,ism_ntp_88:0111110,ism_dhcp_276:1010011,ism_bootp_ck2:1010110,ism_ntp_54:0101101,ism_ntp_52:0101100,ism_bootp_50:1000101,ism_bootp_48:1000100,ism_bootp_ck1:1010101,ism_bootp_76_340:1010010,ism_ntp_50:0101011,ism_arp_30:0001111,ism_ntp_48:0101010,ism_arp_28:0001110,ism_bootp_46:1000011,ism_bootp_44:1000010,ism_arp_42_60:0010111,ism_rarp_40:0010100,ism_arp_26:0001101,ism_ntp_86:0111101,ism_arp_24:0001100,ism_ntp_84:0111100,ism_rarp_38:0010011,ism_arp_40:0010110,ism_ntp_82:0111011,ism_ntp_80:0111010,ism_icmp_pad:1110011,ism_icmp_data2:1110010,ism_ntp_78:0111001,ism_ntp_76:0111000,ism_icmp_data1:1110001,ism_icmp_36:1110000,ism_arp_22:0001011,ism_ntp_74:0110111,ism_arp_20:0001010,ism_ntp_72:0110110,ism_arp_38:0010101,ism_arp_36:0010010,ism_arp_18:0001001,ism_tcp_50:1101000,ism_arp_16:0001000,ism_arp_34:0010001,ism_tcp_48:1100111,ism_done_packet:1110111,ism_arp_32:0010000,ism_good_packet:1110110,ism_tcp_46:1100110,ism_tcp_44:1100101,ism_icmp_34:1101111" *) 
  (* ORIG_CELL_NAME = "FSM_sequential_s_reg[state][6]" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_s_reg[state][6]_rep 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\FSM_sequential_s[state][6]_rep_i_1_n_0 ),
        .Q(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .R(new_packet_prev));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hEEEE0EEE)) 
    \FSM_sequential_s_stat[conn_state][0]_i_1 
       (.I0(\tcp_ctrl_recv[got_syn] ),
        .I1(\tcp_ctrl_recv[got_ack] ),
        .I2(\packet_done[done] ),
        .I3(\FSM_sequential_s_stat_reg[conn_state][0] [0]),
        .I4(\FSM_sequential_s_stat_reg[conn_state][0] [1]),
        .O(\tcp_recv_reg[got_syn]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hFFFF3808)) 
    \FSM_sequential_s_stat[conn_state][1]_i_1 
       (.I0(\tcp_ctrl_recv[got_ack] ),
        .I1(\FSM_sequential_s_stat_reg[conn_state][0] [1]),
        .I2(\FSM_sequential_s_stat_reg[conn_state][0] [0]),
        .I3(\packet_done[done] ),
        .I4(\tcp_ctrl_recv[got_syn] ),
        .O(\tcp_recv_reg[got_ack]_3 ));
  LUT6 #(
    .INIT(64'h00000000AAABBBAB)) 
    \actual_wdata[0]_i_1 
       (.I0(\actual_wdata[0]_i_2_n_0 ),
        .I1(\actual_wdata[8]_i_4__0_n_0 ),
        .I2(\actual_wdata[0]_i_3_n_0 ),
        .I3(\actual_wdata[1]_i_3_n_0 ),
        .I4(\actual_wdata[0]_i_4_n_0 ),
        .I5(\actual_wdata[0]_i_5_n_0 ),
        .O(\actual_wdata[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \actual_wdata[0]_i_10 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I1(is_w_0001),
        .I2(w[0]),
        .O(\actual_wdata[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h4555033345550000)) 
    \actual_wdata[0]_i_11 
       (.I0(\actual_wdata[15]_i_25_n_0 ),
        .I1(\regacc_aux_info[prod][v][reg_idp] ),
        .I2(is_udp_ra_reset_arm),
        .I3(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .I4(w[0]),
        .I5(\s_reg[do_seq_failure]_i_4_n_0 ),
        .O(\actual_wdata[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \actual_wdata[0]_i_2 
       (.I0(\actual_wdata[9]_i_5__0_n_0 ),
        .I1(\s[seqno_hi_same]_i_3_n_0 ),
        .I2(\tcp_seq_lo_reg_n_0_[0] ),
        .O(\actual_wdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBB8B8BBBB)) 
    \actual_wdata[0]_i_3 
       (.I0(\actual_wdata[0]_i_6_n_0 ),
        .I1(\actual_wdata[15]_i_4__0_n_0 ),
        .I2(\actual_wdata[14]_i_8_n_0 ),
        .I3(\actual_wdata[15]_i_8_n_0 ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I5(\s[seqno_hi_same]_i_8_n_0 ),
        .O(\actual_wdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8B888B888888BBBB)) 
    \actual_wdata[0]_i_4 
       (.I0(\actual_wdata[0]_i_7_n_0 ),
        .I1(\actual_wdata[15]_i_4__0_n_0 ),
        .I2(\actual_wdata[0]_i_8_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I4(\actual_wdata[0]_i_9_n_0 ),
        .I5(\s[seqno_hi_same]_i_8_n_0 ),
        .O(\actual_wdata[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \actual_wdata[0]_i_5 
       (.I0(\actual_wdata[9]_i_5__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(tcp_seq_hi_reg[0]),
        .O(\actual_wdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0E3ECEFECEFECEFE)) 
    \actual_wdata[0]_i_6 
       (.I0(\actual_wdata[0]_i_10_n_0 ),
        .I1(\s[seqno_hi_same]_i_8_n_0 ),
        .I2(\actual_wdata[15]_i_8_n_0 ),
        .I3(is_our_mac01_reg_0[14]),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I5(is_our_mac01_reg_0[4]),
        .O(\actual_wdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0FF55335533)) 
    \actual_wdata[0]_i_7 
       (.I0(\s_reg[packet_start_count] [0]),
        .I1(w_minus_6[0]),
        .I2(\s_reg[wcksum_ip][7]_i_2_n_15 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I4(\s_reg[wcksum_ip] [0]),
        .I5(\s[seqno_hi_same]_i_8_n_0 ),
        .O(\actual_wdata[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hFFFF5300)) 
    \actual_wdata[0]_i_8 
       (.I0(\s_reg[reg][1][seq_arm_reset_no] [0]),
        .I1(\s_reg[reg][0][seq_arm_reset_no] [0]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\info_counts[udp_arm]_i_2_n_0 ),
        .I4(\actual_wdata[0]_i_11_n_0 ),
        .O(\actual_wdata[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \actual_wdata[0]_i_9 
       (.I0(p_20_in[0]),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(\FSM_sequential_s_stat_reg[conn_state][0] [0]),
        .I3(\FSM_sequential_s_stat_reg[conn_state][0] [1]),
        .O(\actual_wdata[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    \actual_wdata[10]_i_1 
       (.I0(\actual_wdata[10]_i_2_n_0 ),
        .I1(\actual_wdata[10]_i_3_n_0 ),
        .I2(\actual_wdata[15]_i_4__0_n_0 ),
        .I3(\actual_wdata_reg[10]_0 ),
        .I4(\actual_wdata[10]_i_5_n_0 ),
        .I5(\actual_wdata[10]_i_6_n_0 ),
        .O(\actual_wdata[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0133)) 
    \actual_wdata[10]_i_10 
       (.I0(is_udp_ra_reset_arm),
        .I1(\regacc_aux_info[prod][v][reg_idp] ),
        .I2(is_udp_ra_reset),
        .I3(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .O(\actual_wdata[10]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \actual_wdata[10]_i_11 
       (.I0(\info_counts[udp_reset]_i_2_n_0 ),
        .I1(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .I2(is_udp_ra_reset),
        .I3(\regacc_aux_info[prod][v][reg_idp] ),
        .I4(is_udp_ra_reset_arm),
        .O(\actual_wdata[10]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \actual_wdata[10]_i_2 
       (.I0(\actual_wdata[9]_i_5__0_n_0 ),
        .I1(\s[seqno_hi_same]_i_3_n_0 ),
        .I2(\tcp_seq_lo_reg_n_0_[10] ),
        .O(\actual_wdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF000065FF00FF00)) 
    \actual_wdata[10]_i_3 
       (.I0(\s[seqno_hi_same]_i_8_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(\actual_wdata[15]_i_8_n_0 ),
        .I3(\actual_wdata[14]_i_8_n_0 ),
        .I4(\actual_wdata[14]_i_7_n_0 ),
        .I5(\FSM_sequential_s[state][6]_i_3_n_0 ),
        .O(\actual_wdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFAFFAAAAAAAA)) 
    \actual_wdata[10]_i_5 
       (.I0(\actual_wdata[8]_i_4__0_n_0 ),
        .I1(\actual_wdata[10]_i_8_n_0 ),
        .I2(\actual_wdata[10]_i_9_n_0 ),
        .I3(\s[seqno_hi_same]_i_8_n_0 ),
        .I4(\actual_wdata[15]_i_4__0_n_0 ),
        .I5(\actual_wdata[1]_i_3_n_0 ),
        .O(\actual_wdata[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \actual_wdata[10]_i_6 
       (.I0(\actual_wdata[9]_i_5__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(tcp_seq_hi_reg[10]),
        .O(\actual_wdata[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h98FF)) 
    \actual_wdata[10]_i_7 
       (.I0(\s[seqno_hi_same]_i_8_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(is_w_0001),
        .I3(\w_reg[15]_0 [7]),
        .O(is_w_0001_reg_0));
  LUT6 #(
    .INIT(64'hA0AF3030A0AF3F3F)) 
    \actual_wdata[10]_i_8 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_13 ),
        .I1(\s_reg[wcksum_ip] [10]),
        .I2(\s[seqno_hi_same]_i_8_n_0 ),
        .I3(\w_reg[15]_0 [7]),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I5(w_minus_0x0100[10]),
        .O(\actual_wdata[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAA202020AA2020AA)) 
    \actual_wdata[10]_i_9 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I1(\info_counts[udp_baddisconnect]_i_2_n_0 ),
        .I2(\actual_wdata[10]_i_10_n_0 ),
        .I3(\w_reg[15]_0 [7]),
        .I4(\info_counts[udp_badactivearm]_i_2_n_0 ),
        .I5(\actual_wdata[10]_i_11_n_0 ),
        .O(\actual_wdata[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFFAE)) 
    \actual_wdata[11]_i_1 
       (.I0(\actual_wdata[11]_i_2_n_0 ),
        .I1(\actual_wdata[15]_i_4__0_n_0 ),
        .I2(\actual_wdata_reg[11]_0 ),
        .I3(\actual_wdata[15]_i_3_n_0 ),
        .I4(\actual_wdata[11]_i_4_n_0 ),
        .I5(\actual_wdata[11]_i_5_n_0 ),
        .O(\actual_wdata[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \actual_wdata[11]_i_2 
       (.I0(\actual_wdata[9]_i_5__0_n_0 ),
        .I1(\s[seqno_hi_same]_i_3_n_0 ),
        .I2(\tcp_seq_lo_reg_n_0_[11] ),
        .O(\actual_wdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFAFFAAAAAAAA)) 
    \actual_wdata[11]_i_4 
       (.I0(\actual_wdata[8]_i_4__0_n_0 ),
        .I1(\actual_wdata[11]_i_7_n_0 ),
        .I2(\actual_wdata[11]_i_8_n_0 ),
        .I3(\s[seqno_hi_same]_i_8_n_0 ),
        .I4(\actual_wdata[15]_i_4__0_n_0 ),
        .I5(\actual_wdata[1]_i_3_n_0 ),
        .O(\actual_wdata[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \actual_wdata[11]_i_5 
       (.I0(\actual_wdata[9]_i_5__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(tcp_seq_hi_reg[11]),
        .O(\actual_wdata[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h98FF)) 
    \actual_wdata[11]_i_6 
       (.I0(\s[seqno_hi_same]_i_8_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(is_w_0001),
        .I3(\w_reg[15]_0 [8]),
        .O(is_w_0001_reg_1));
  LUT6 #(
    .INIT(64'hA0AF3030A0AF3F3F)) 
    \actual_wdata[11]_i_7 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_12 ),
        .I1(\s_reg[wcksum_ip] [11]),
        .I2(\s[seqno_hi_same]_i_8_n_0 ),
        .I3(\w_reg[15]_0 [8]),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I5(w_minus_0x0100[11]),
        .O(\actual_wdata[11]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hC83F)) 
    \actual_wdata[11]_i_8 
       (.I0(\actual_wdata[11]_i_9_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(\info_counts[udp_badactivearm]_i_2_n_0 ),
        .I3(\w_reg[15]_0 [8]),
        .O(\actual_wdata[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0707070700000007)) 
    \actual_wdata[11]_i_9 
       (.I0(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .I1(is_udp_ra_reset_arm),
        .I2(\regacc_aux_info[prod][v][reg_idp] ),
        .I3(is_udp_ra_reset),
        .I4(\info_counts[udp_baddisconnect]_i_2_n_0 ),
        .I5(\s_reg[do_seq_failure]_i_4_n_0 ),
        .O(\actual_wdata[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    \actual_wdata[12]_i_1 
       (.I0(\actual_wdata[12]_i_2_n_0 ),
        .I1(\actual_wdata[12]_i_3_n_0 ),
        .I2(\actual_wdata[15]_i_4__0_n_0 ),
        .I3(\actual_wdata_reg[12]_0 ),
        .I4(\actual_wdata[12]_i_5_n_0 ),
        .I5(\actual_wdata[12]_i_6_n_0 ),
        .O(\actual_wdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFABABAB)) 
    \actual_wdata[12]_i_10 
       (.I0(\s_reg[do_seq_failure]_i_4_n_0 ),
        .I1(\info_counts[udp_baddisconnect]_i_2_n_0 ),
        .I2(is_udp_ra_reset),
        .I3(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .I4(is_udp_ra_reset_arm),
        .I5(\regacc_aux_info[prod][v][reg_idp] ),
        .O(\actual_wdata[12]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \actual_wdata[12]_i_11 
       (.I0(p_20_in[1]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(p_20_in[0]),
        .O(\actual_wdata[12]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \actual_wdata[12]_i_2 
       (.I0(\actual_wdata[9]_i_5__0_n_0 ),
        .I1(\s[seqno_hi_same]_i_3_n_0 ),
        .I2(\tcp_seq_lo_reg_n_0_[12] ),
        .O(\actual_wdata[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hAAAABEAE)) 
    \actual_wdata[12]_i_3 
       (.I0(\actual_wdata[1]_i_3_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(\actual_wdata[15]_i_8_n_0 ),
        .I3(\s[seqno_hi_same]_i_8_n_0 ),
        .I4(\actual_wdata[15]_i_9__0_n_0 ),
        .O(\actual_wdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFAFFAAAAAAAA)) 
    \actual_wdata[12]_i_5 
       (.I0(\actual_wdata[8]_i_4__0_n_0 ),
        .I1(\actual_wdata[12]_i_8_n_0 ),
        .I2(\actual_wdata[12]_i_9_n_0 ),
        .I3(\s[seqno_hi_same]_i_8_n_0 ),
        .I4(\actual_wdata[15]_i_4__0_n_0 ),
        .I5(\actual_wdata[1]_i_3_n_0 ),
        .O(\actual_wdata[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \actual_wdata[12]_i_6 
       (.I0(\actual_wdata[9]_i_5__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(tcp_seq_hi_reg[12]),
        .O(\actual_wdata[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h98FF)) 
    \actual_wdata[12]_i_7 
       (.I0(\s[seqno_hi_same]_i_8_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(is_w_0001),
        .I3(\w_reg[15]_0 [9]),
        .O(is_w_0001_reg_2));
  LUT6 #(
    .INIT(64'hA0AF3030A0AF3F3F)) 
    \actual_wdata[12]_i_8 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_11 ),
        .I1(\s_reg[wcksum_ip] [12]),
        .I2(\s[seqno_hi_same]_i_8_n_0 ),
        .I3(\w_reg[15]_0 [9]),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I5(w_minus_0x0100[12]),
        .O(\actual_wdata[12]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hD055DD55)) 
    \actual_wdata[12]_i_9 
       (.I0(\w_reg[15]_0 [9]),
        .I1(\actual_wdata[12]_i_10_n_0 ),
        .I2(\info_counts[udp_arm]_i_4_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I4(\actual_wdata[12]_i_11_n_0 ),
        .O(\actual_wdata[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFFAE)) 
    \actual_wdata[13]_i_1 
       (.I0(\actual_wdata[13]_i_2_n_0 ),
        .I1(\actual_wdata[15]_i_4__0_n_0 ),
        .I2(\actual_wdata_reg[13]_0 ),
        .I3(\actual_wdata[15]_i_3_n_0 ),
        .I4(\actual_wdata[13]_i_4_n_0 ),
        .I5(\actual_wdata[13]_i_5_n_0 ),
        .O(\actual_wdata[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \actual_wdata[13]_i_2 
       (.I0(\actual_wdata[9]_i_5__0_n_0 ),
        .I1(\s[seqno_hi_same]_i_3_n_0 ),
        .I2(\tcp_seq_lo_reg_n_0_[13] ),
        .O(\actual_wdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFAFFAAAAAAAA)) 
    \actual_wdata[13]_i_4 
       (.I0(\actual_wdata[8]_i_4__0_n_0 ),
        .I1(\actual_wdata[13]_i_7_n_0 ),
        .I2(\actual_wdata[13]_i_8_n_0 ),
        .I3(\s[seqno_hi_same]_i_8_n_0 ),
        .I4(\actual_wdata[15]_i_4__0_n_0 ),
        .I5(\actual_wdata[1]_i_3_n_0 ),
        .O(\actual_wdata[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \actual_wdata[13]_i_5 
       (.I0(\actual_wdata[9]_i_5__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(tcp_seq_hi_reg[13]),
        .O(\actual_wdata[13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h98FF)) 
    \actual_wdata[13]_i_6 
       (.I0(\s[seqno_hi_same]_i_8_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(is_w_0001),
        .I3(\w_reg[15]_0 [10]),
        .O(is_w_0001_reg_3));
  LUT6 #(
    .INIT(64'hA0AF3030A0AF3F3F)) 
    \actual_wdata[13]_i_7 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_10 ),
        .I1(\s_reg[wcksum_ip] [13]),
        .I2(\s[seqno_hi_same]_i_8_n_0 ),
        .I3(\w_reg[15]_0 [10]),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I5(w_minus_0x0100[13]),
        .O(\actual_wdata[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h005D00005F5FFFFF)) 
    \actual_wdata[13]_i_8 
       (.I0(\info_counts[udp_disconnect]_i_3_n_0 ),
        .I1(\s_reg[do_seq_failure]_i_4_n_0 ),
        .I2(\s_reg[do_seq_failure]_i_5_n_0 ),
        .I3(\regacc_aux_info[prod][v][reg_idp] ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I5(\w_reg[15]_0 [10]),
        .O(\actual_wdata[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    \actual_wdata[14]_i_1 
       (.I0(\actual_wdata[14]_i_2_n_0 ),
        .I1(\actual_wdata[14]_i_3_n_0 ),
        .I2(\actual_wdata[15]_i_4__0_n_0 ),
        .I3(\actual_wdata_reg[14]_0 ),
        .I4(\actual_wdata[14]_i_5_n_0 ),
        .I5(\actual_wdata[14]_i_6_n_0 ),
        .O(\actual_wdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0AF3030A0AF3F3F)) 
    \actual_wdata[14]_i_10 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_9 ),
        .I1(\s_reg[wcksum_ip] [14]),
        .I2(\s[seqno_hi_same]_i_8_n_0 ),
        .I3(\w_reg[15]_0 [11]),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I5(w_minus_0x0100[14]),
        .O(\actual_wdata[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A020AAAAA02AA)) 
    \actual_wdata[14]_i_11 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I1(\s_reg[do_seq_failure]_i_4_n_0 ),
        .I2(\w_reg[15]_0 [11]),
        .I3(\info_counts[udp_disconnect]_i_3_n_0 ),
        .I4(\s_reg[do_seq_failure]_i_5_n_0 ),
        .I5(\regacc_aux_info[prod][v][reg_idp] ),
        .O(\actual_wdata[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hDDDFFFFFFFFFFFFF)) 
    \actual_wdata[14]_i_12 
       (.I0(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I5(\s_reg[state] [4]),
        .O(\actual_wdata[14]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \actual_wdata[14]_i_2 
       (.I0(\actual_wdata[9]_i_5__0_n_0 ),
        .I1(\s[seqno_hi_same]_i_3_n_0 ),
        .I2(\tcp_seq_lo_reg_n_0_[14] ),
        .O(\actual_wdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00FF00004B00)) 
    \actual_wdata[14]_i_3 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I1(\s[seqno_hi_same]_i_8_n_0 ),
        .I2(\actual_wdata[15]_i_8_n_0 ),
        .I3(\FSM_sequential_s[state][6]_i_3_n_0 ),
        .I4(\actual_wdata[14]_i_7_n_0 ),
        .I5(\actual_wdata[14]_i_8_n_0 ),
        .O(\actual_wdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFAFFAAAAAAAA)) 
    \actual_wdata[14]_i_5 
       (.I0(\actual_wdata[8]_i_4__0_n_0 ),
        .I1(\actual_wdata[14]_i_10_n_0 ),
        .I2(\actual_wdata[14]_i_11_n_0 ),
        .I3(\s[seqno_hi_same]_i_8_n_0 ),
        .I4(\actual_wdata[15]_i_4__0_n_0 ),
        .I5(\actual_wdata[1]_i_3_n_0 ),
        .O(\actual_wdata[14]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \actual_wdata[14]_i_6 
       (.I0(\actual_wdata[9]_i_5__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(tcp_seq_hi_reg[14]),
        .O(\actual_wdata[14]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \actual_wdata[14]_i_7 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .O(\actual_wdata[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEEEEEF)) 
    \actual_wdata[14]_i_8 
       (.I0(\actual_wdata[15]_i_11_n_0 ),
        .I1(\actual_wdata[15]_i_12_n_0 ),
        .I2(\actual_wdata[14]_i_12_n_0 ),
        .I3(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I5(\actual_wdata[15]_i_14_n_0 ),
        .O(\actual_wdata[14]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h98FF)) 
    \actual_wdata[14]_i_9 
       (.I0(\s[seqno_hi_same]_i_8_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(is_w_0001),
        .I3(\w_reg[15]_0 [11]),
        .O(is_w_0001_reg_4));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    \actual_wdata[15]_i_1 
       (.I0(\actual_wdata[15]_i_2_n_0 ),
        .I1(\actual_wdata[15]_i_3_n_0 ),
        .I2(\actual_wdata[15]_i_4__0_n_0 ),
        .I3(\actual_wdata_reg[15]_0 ),
        .I4(\actual_wdata[15]_i_6_n_0 ),
        .I5(\actual_wdata[15]_i_7_n_0 ),
        .O(\actual_wdata[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    \actual_wdata[15]_i_10 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I2(\s_reg[state] [4]),
        .I3(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\actual_wdata[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000021FF0088)) 
    \actual_wdata[15]_i_11 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I4(\s_reg[state] [4]),
        .I5(\FSM_sequential_s[state][4]_i_4_n_0 ),
        .O(\actual_wdata[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \actual_wdata[15]_i_12 
       (.I0(dly_actual_dowrite_i_11_n_0),
        .I1(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .O(\actual_wdata[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000884000000000)) 
    \actual_wdata[15]_i_13 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\actual_wdata[15]_i_23_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .O(\actual_wdata[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A100)) 
    \actual_wdata[15]_i_14 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I3(\s_reg[fill_ram_udpacc]_i_33_n_0 ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .O(\actual_wdata[15]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h98FF)) 
    \actual_wdata[15]_i_15 
       (.I0(\s[seqno_hi_same]_i_8_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(is_w_0001),
        .I3(\w_reg[15]_0 [12]),
        .O(is_w_0001_reg_5));
  LUT6 #(
    .INIT(64'h0E040E0EFFFFFFFF)) 
    \actual_wdata[15]_i_16 
       (.I0(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I1(\s[seqno_hi_same]_i_13_n_0 ),
        .I2(\s[seqno_hi_same]_i_12_n_0 ),
        .I3(\s[seqno_hi_same]_i_11_n_0 ),
        .I4(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I5(\actual_wdata[15]_i_8_n_0 ),
        .O(\FSM_sequential_s_reg[state][1]_rep__0_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA000000A8)) 
    \actual_wdata[15]_i_17 
       (.I0(\actual_wdata[15]_i_8_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\s[seqno_hi_same]_i_13_n_0 ),
        .I3(\s[seqno_hi_same]_i_12_n_0 ),
        .I4(\actual_wdata[15]_i_24_n_0 ),
        .I5(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .O(\FSM_sequential_s_reg[state][1]_rep__0_0 ));
  LUT6 #(
    .INIT(64'hA0AF3030A0AF3F3F)) 
    \actual_wdata[15]_i_18 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_8 ),
        .I1(\s_reg[wcksum_ip] [15]),
        .I2(\s[seqno_hi_same]_i_8_n_0 ),
        .I3(\w_reg[15]_0 [12]),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I5(w_minus_0x0100[15]),
        .O(\actual_wdata[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0D0D0D0)) 
    \actual_wdata[15]_i_19 
       (.I0(\w_reg[15]_0 [12]),
        .I1(\actual_wdata[15]_i_25_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I3(\regacc_aux_info[prod][v][reg_idp] ),
        .I4(is_udp_ra_reset_arm),
        .I5(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .O(\actual_wdata[15]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \actual_wdata[15]_i_2 
       (.I0(\actual_wdata[9]_i_5__0_n_0 ),
        .I1(\s[seqno_hi_same]_i_3_n_0 ),
        .I2(\tcp_seq_lo_reg_n_0_[15] ),
        .O(\actual_wdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00F500F5)) 
    \actual_wdata[15]_i_20 
       (.I0(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\actual_wdata[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h77223FBF7CB3FFA8)) 
    \actual_wdata[15]_i_21 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\actual_wdata[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0404040C03030404)) 
    \actual_wdata[15]_i_22 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\actual_wdata[15]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \actual_wdata[15]_i_23 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .O(\actual_wdata[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0501011140000000)) 
    \actual_wdata[15]_i_24 
       (.I0(\s[ipv4_remain_m2][8]_i_4_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\s_reg[state] [4]),
        .I3(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\actual_wdata[15]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h5555555500001000)) 
    \actual_wdata[15]_i_25 
       (.I0(\regacc_aux_info[prod][v][reg_idp] ),
        .I1(is_udp_ra_reset),
        .I2(is_udp_ra_disconnect),
        .I3(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .I4(\info_counts[udp_disconnect]_i_2_n_0 ),
        .I5(\s_reg[do_seq_failure]_i_4_n_0 ),
        .O(\actual_wdata[15]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hAAAAABEA)) 
    \actual_wdata[15]_i_3 
       (.I0(\actual_wdata[1]_i_3_n_0 ),
        .I1(\actual_wdata[15]_i_8_n_0 ),
        .I2(\s[seqno_hi_same]_i_8_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I4(\actual_wdata[15]_i_9__0_n_0 ),
        .O(\actual_wdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444445)) 
    \actual_wdata[15]_i_4__0 
       (.I0(\actual_wdata[15]_i_10_n_0 ),
        .I1(\actual_wdata[15]_i_8_n_0 ),
        .I2(\actual_wdata[15]_i_11_n_0 ),
        .I3(\actual_wdata[15]_i_12_n_0 ),
        .I4(\actual_wdata[15]_i_13_n_0 ),
        .I5(\actual_wdata[15]_i_14_n_0 ),
        .O(\actual_wdata[15]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFAFFAAAAAAAA)) 
    \actual_wdata[15]_i_6 
       (.I0(\actual_wdata[8]_i_4__0_n_0 ),
        .I1(\actual_wdata[15]_i_18_n_0 ),
        .I2(\actual_wdata[15]_i_19_n_0 ),
        .I3(\s[seqno_hi_same]_i_8_n_0 ),
        .I4(\actual_wdata[15]_i_4__0_n_0 ),
        .I5(\actual_wdata[1]_i_3_n_0 ),
        .O(\actual_wdata[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \actual_wdata[15]_i_7 
       (.I0(\actual_wdata[9]_i_5__0_n_0 ),
        .I1(tcp_seq_hi_reg[15]),
        .I2(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .O(\actual_wdata[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    \actual_wdata[15]_i_8 
       (.I0(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I1(\actual_wdata[15]_i_20_n_0 ),
        .I2(\actual_wdata[15]_i_21_n_0 ),
        .I3(\actual_wdata[15]_i_22_n_0 ),
        .O(\actual_wdata[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hFFFFEBFF)) 
    \actual_wdata[15]_i_9__0 
       (.I0(\actual_wdata[14]_i_8_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I2(\s_reg[state] [4]),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\actual_wdata[15]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAFB)) 
    \actual_wdata[1]_i_1 
       (.I0(\actual_wdata[1]_i_2_n_0 ),
        .I1(\actual_wdata[1]_i_3_n_0 ),
        .I2(\actual_wdata_reg[1]_i_4_n_0 ),
        .I3(\actual_wdata[1]_i_5_n_0 ),
        .I4(\actual_wdata[8]_i_4__0_n_0 ),
        .I5(\actual_wdata[1]_i_6_n_0 ),
        .O(\actual_wdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7707777700077777)) 
    \actual_wdata[1]_i_10 
       (.I0(plusOp__0[1]),
        .I1(\info_counts[udp_arm]_i_2_n_0 ),
        .I2(\actual_wdata[10]_i_11_n_0 ),
        .I3(w[1]),
        .I4(\info_counts[udp_arm]_i_4_n_0 ),
        .I5(\actual_wdata[15]_i_25_n_0 ),
        .O(\actual_wdata[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \actual_wdata[1]_i_2 
       (.I0(\actual_wdata[9]_i_5__0_n_0 ),
        .I1(\s[seqno_hi_same]_i_3_n_0 ),
        .I2(\tcp_seq_lo_reg_n_0_[1] ),
        .O(\actual_wdata[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hAAAA82AA)) 
    \actual_wdata[1]_i_3 
       (.I0(\actual_wdata[14]_i_8_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I2(\s_reg[state] [4]),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\actual_wdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h002AAAAAAAAAAAAA)) 
    \actual_wdata[1]_i_5 
       (.I0(\actual_wdata[7]_i_7_n_0 ),
        .I1(is_our_mac01_reg_0[5]),
        .I2(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep__0_1 ),
        .I4(\actual_wdata[15]_i_4__0_n_0 ),
        .I5(\actual_wdata[1]_i_9_n_0 ),
        .O(\actual_wdata[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \actual_wdata[1]_i_6 
       (.I0(\actual_wdata[9]_i_5__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(tcp_seq_hi_reg[1]),
        .O(\actual_wdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00FCFFAA00FC)) 
    \actual_wdata[1]_i_7 
       (.I0(p_20_in[1]),
        .I1(\FSM_sequential_s_stat_reg[conn_state][0] [1]),
        .I2(\FSM_sequential_s_stat_reg[conn_state][0] [0]),
        .I3(\s[seqno_hi_same]_i_8_n_0 ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I5(\actual_wdata[1]_i_10_n_0 ),
        .O(\actual_wdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5F50CFCF5F50C0C0)) 
    \actual_wdata[1]_i_8 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_14 ),
        .I1(\s_reg[wcksum_ip] [1]),
        .I2(\s[seqno_hi_same]_i_8_n_0 ),
        .I3(\s_reg[packet_start_count] [1]),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I5(w_minus_0x0100[1]),
        .O(\actual_wdata[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE3E3E3E3E0E0E3E0)) 
    \actual_wdata[1]_i_9 
       (.I0(is_our_mac01_reg_0[15]),
        .I1(\s[seqno_hi_same]_i_8_n_0 ),
        .I2(\actual_wdata[15]_i_8_n_0 ),
        .I3(is_w_0001),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I5(w[1]),
        .O(\actual_wdata[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000044F444F4)) 
    \actual_wdata[2]_i_1 
       (.I0(\s[seqno_hi_same]_i_3_n_0 ),
        .I1(\tcp_seq_lo_reg_n_0_[2] ),
        .I2(\actual_wdata[2]_i_2__1_n_0 ),
        .I3(\actual_wdata[2]_i_3_n_0 ),
        .I4(\actual_wdata[2]_i_4_n_0 ),
        .I5(\actual_wdata[9]_i_5__0_n_0 ),
        .O(\actual_wdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF040000FFFFFFFF)) 
    \actual_wdata[2]_i_2__1 
       (.I0(\actual_wdata[3]_i_5_n_0 ),
        .I1(w[2]),
        .I2(\actual_wdata[3]_i_6_n_0 ),
        .I3(\actual_wdata[2]_i_5_n_0 ),
        .I4(\actual_wdata[15]_i_4__0_n_0 ),
        .I5(\actual_wdata[7]_i_7_n_0 ),
        .O(\actual_wdata[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \actual_wdata[2]_i_3 
       (.I0(\actual_wdata[8]_i_4__0_n_0 ),
        .I1(\actual_wdata[2]_i_6_n_0 ),
        .I2(\actual_wdata[15]_i_4__0_n_0 ),
        .I3(\actual_wdata[2]_i_7_n_0 ),
        .I4(\actual_wdata[7]_i_10_n_0 ),
        .I5(\actual_wdata[1]_i_3_n_0 ),
        .O(\actual_wdata[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \actual_wdata[2]_i_4 
       (.I0(tcp_seq_hi_reg[2]),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .O(\actual_wdata[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hA8080808)) 
    \actual_wdata[2]_i_5 
       (.I0(\actual_wdata[15]_i_8_n_0 ),
        .I1(is_our_mac01_reg_0[16]),
        .I2(\s[seqno_hi_same]_i_8_n_0 ),
        .I3(is_our_mac01_reg_0[6]),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .O(\actual_wdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA0AF3030A0AF3F3F)) 
    \actual_wdata[2]_i_6 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_13 ),
        .I1(\s_reg[wcksum_ip] [2]),
        .I2(\s[seqno_hi_same]_i_8_n_0 ),
        .I3(\s_reg[packet_start_count] [2]),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I5(w_minus_0x0100[2]),
        .O(\actual_wdata[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h7077)) 
    \actual_wdata[2]_i_7 
       (.I0(\s[reg][1][seq_arm_reset_no][2]_i_1_n_0 ),
        .I1(\info_counts[udp_arm]_i_2_n_0 ),
        .I2(\actual_wdata[12]_i_10_n_0 ),
        .I3(w[2]),
        .O(\actual_wdata[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000044F444F4)) 
    \actual_wdata[3]_i_1 
       (.I0(\s[seqno_hi_same]_i_3_n_0 ),
        .I1(\tcp_seq_lo_reg_n_0_[3] ),
        .I2(\actual_wdata[3]_i_2__1_n_0 ),
        .I3(\actual_wdata[3]_i_3_n_0 ),
        .I4(\actual_wdata[3]_i_4_n_0 ),
        .I5(\actual_wdata[9]_i_5__0_n_0 ),
        .O(\actual_wdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF040000FFFFFFFF)) 
    \actual_wdata[3]_i_2__1 
       (.I0(\actual_wdata[3]_i_5_n_0 ),
        .I1(\w_reg[15]_0 [0]),
        .I2(\actual_wdata[3]_i_6_n_0 ),
        .I3(\actual_wdata[3]_i_7_n_0 ),
        .I4(\actual_wdata[15]_i_4__0_n_0 ),
        .I5(\actual_wdata[7]_i_7_n_0 ),
        .O(\actual_wdata[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \actual_wdata[3]_i_3 
       (.I0(\actual_wdata[8]_i_4__0_n_0 ),
        .I1(\actual_wdata[3]_i_8_n_0 ),
        .I2(\actual_wdata[15]_i_4__0_n_0 ),
        .I3(\actual_wdata[3]_i_9_n_0 ),
        .I4(\actual_wdata[7]_i_10_n_0 ),
        .I5(\actual_wdata[1]_i_3_n_0 ),
        .O(\actual_wdata[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \actual_wdata[3]_i_4 
       (.I0(tcp_seq_hi_reg[3]),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .O(\actual_wdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAA8AA0000A8AA)) 
    \actual_wdata[3]_i_5 
       (.I0(is_w_0001),
        .I1(\actual_wdata[8]_i_10_n_0 ),
        .I2(\actual_wdata[8]_i_9_n_0 ),
        .I3(\actual_wdata[8]_i_8_n_0 ),
        .I4(\actual_wdata[8]_i_7_n_0 ),
        .I5(\actual_wdata[8]_i_6_n_0 ),
        .O(\actual_wdata[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \actual_wdata[3]_i_6 
       (.I0(\s[seqno_hi_same]_i_8_n_0 ),
        .I1(\actual_wdata[15]_i_8_n_0 ),
        .O(\actual_wdata[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA8080808)) 
    \actual_wdata[3]_i_7 
       (.I0(\actual_wdata[15]_i_8_n_0 ),
        .I1(is_our_mac01_reg_0[17]),
        .I2(\s[seqno_hi_same]_i_8_n_0 ),
        .I3(is_our_mac01_reg_0[7]),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .O(\actual_wdata[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hA0AF3030A0AF3F3F)) 
    \actual_wdata[3]_i_8 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_12 ),
        .I1(\s_reg[wcksum_ip] [3]),
        .I2(\s[seqno_hi_same]_i_8_n_0 ),
        .I3(\s_reg[packet_start_count] [3]),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I5(w_minus_0x0100[3]),
        .O(\actual_wdata[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h7077)) 
    \actual_wdata[3]_i_9 
       (.I0(\s[reg][1][seq_arm_reset_no][3]_i_1_n_0 ),
        .I1(\info_counts[udp_arm]_i_2_n_0 ),
        .I2(\actual_wdata[12]_i_10_n_0 ),
        .I3(\w_reg[15]_0 [0]),
        .O(\actual_wdata[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000044F444F4)) 
    \actual_wdata[4]_i_1 
       (.I0(\s[seqno_hi_same]_i_3_n_0 ),
        .I1(\tcp_seq_lo_reg_n_0_[4] ),
        .I2(\actual_wdata[4]_i_2_n_0 ),
        .I3(\actual_wdata[4]_i_3_n_0 ),
        .I4(\actual_wdata[4]_i_4_n_0 ),
        .I5(\actual_wdata[9]_i_5__0_n_0 ),
        .O(\actual_wdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0404FB0404FBFBFB)) 
    \actual_wdata[4]_i_10 
       (.I0(is_req_seq_arm_reset_no_i_8_n_0),
        .I1(\s[reg][1][seq_arm_reset_no][3]_i_2_n_0 ),
        .I2(is_req_seq_arm_reset_no_i_7_n_0),
        .I3(\regacc_aux_info[prod][v][reg_ch] ),
        .I4(\s_reg[reg][1][seq_arm_reset_no]__0 [4]),
        .I5(\s_reg[reg][0][seq_arm_reset_no]__0 [4]),
        .O(\actual_wdata[4]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \actual_wdata[4]_i_2 
       (.I0(\actual_wdata[10]_i_3_n_0 ),
        .I1(\actual_wdata[4]_i_5_n_0 ),
        .I2(\actual_wdata[15]_i_4__0_n_0 ),
        .I3(\actual_wdata[4]_i_6_n_0 ),
        .O(\actual_wdata[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEFAAAAAA)) 
    \actual_wdata[4]_i_3 
       (.I0(\actual_wdata[8]_i_4__0_n_0 ),
        .I1(\actual_wdata[4]_i_7_n_0 ),
        .I2(\actual_wdata[15]_i_4__0_n_0 ),
        .I3(\actual_wdata[1]_i_3_n_0 ),
        .I4(\actual_wdata[4]_i_8_n_0 ),
        .O(\actual_wdata[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \actual_wdata[4]_i_4 
       (.I0(tcp_seq_hi_reg[4]),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .O(\actual_wdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1C1F1C1F1F1F1C1F)) 
    \actual_wdata[4]_i_5 
       (.I0(is_our_mac01_reg_0[18]),
        .I1(\s[seqno_hi_same]_i_8_n_0 ),
        .I2(\actual_wdata[15]_i_8_n_0 ),
        .I3(\w_reg[15]_0 [1]),
        .I4(is_w_0001),
        .I5(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .O(\actual_wdata[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hE2FFFFFF)) 
    \actual_wdata[4]_i_6 
       (.I0(is_our_mac01_reg_0[0]),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(is_our_mac01_reg_0[8]),
        .I3(\actual_wdata[15]_i_8_n_0 ),
        .I4(\s[seqno_hi_same]_i_8_n_0 ),
        .O(\actual_wdata[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA0AF3030A0AF3F3F)) 
    \actual_wdata[4]_i_7 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_11 ),
        .I1(\s_reg[wcksum_ip] [4]),
        .I2(\s[seqno_hi_same]_i_8_n_0 ),
        .I3(\s_reg[packet_start_count] [4]),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I5(w_minus_0x0100[4]),
        .O(\actual_wdata[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hFAFFFFF3)) 
    \actual_wdata[4]_i_8 
       (.I0(\actual_wdata[4]_i_9_n_0 ),
        .I1(\tcp_buf_stat[commit_overrun] ),
        .I2(\actual_wdata[15]_i_4__0_n_0 ),
        .I3(\s[seqno_hi_same]_i_8_n_0 ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .O(\actual_wdata[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hD0DD)) 
    \actual_wdata[4]_i_9 
       (.I0(\info_counts[udp_arm]_i_2_n_0 ),
        .I1(\actual_wdata[4]_i_10_n_0 ),
        .I2(\actual_wdata[12]_i_10_n_0 ),
        .I3(\w_reg[15]_0 [1]),
        .O(\actual_wdata[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F808F808F8F)) 
    \actual_wdata[5]_i_1 
       (.I0(tcp_seq_hi_reg[5]),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(\actual_wdata[9]_i_5__0_n_0 ),
        .I3(\actual_wdata[5]_i_2_n_0 ),
        .I4(\actual_wdata[5]_i_3_n_0 ),
        .I5(\actual_wdata[5]_i_4_n_0 ),
        .O(\actual_wdata[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \actual_wdata[5]_i_10 
       (.I0(\w_reg[15]_0 [2]),
        .I1(\actual_wdata[12]_i_10_n_0 ),
        .O(\actual_wdata[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \actual_wdata[5]_i_2 
       (.I0(\tcp_seq_lo_reg_n_0_[5] ),
        .I1(\s[seqno_hi_same]_i_3_n_0 ),
        .O(\actual_wdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF004F0000004F00)) 
    \actual_wdata[5]_i_3 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I1(\s[seqno_hi_same]_i_8_n_0 ),
        .I2(\actual_wdata[5]_i_5_n_0 ),
        .I3(\actual_wdata[1]_i_3_n_0 ),
        .I4(\actual_wdata[15]_i_4__0_n_0 ),
        .I5(\actual_wdata[5]_i_6_n_0 ),
        .O(\actual_wdata[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFBBAAAA)) 
    \actual_wdata[5]_i_4 
       (.I0(\actual_wdata[8]_i_4__0_n_0 ),
        .I1(\actual_wdata[15]_i_4__0_n_0 ),
        .I2(\actual_wdata[5]_i_7_n_0 ),
        .I3(\actual_wdata[5]_i_8_n_0 ),
        .I4(\actual_wdata[7]_i_7_n_0 ),
        .O(\actual_wdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444444444)) 
    \actual_wdata[5]_i_5 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I1(\tcp_buf_stat[write_overrun] ),
        .I2(\info_counts[udp_arm]_i_2_n_0 ),
        .I3(\actual_wdata[5]_i_9_n_0 ),
        .I4(\actual_wdata[5]_i_10_n_0 ),
        .I5(\s[seqno_hi_same]_i_8_n_0 ),
        .O(\actual_wdata[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA0AF3030A0AF3F3F)) 
    \actual_wdata[5]_i_6 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_10 ),
        .I1(\s_reg[wcksum_ip] [5]),
        .I2(\s[seqno_hi_same]_i_8_n_0 ),
        .I3(\s_reg[packet_start_count] [5]),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I5(w_minus_0x0100[5]),
        .O(\actual_wdata[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF8A008A)) 
    \actual_wdata[5]_i_7 
       (.I0(\w_reg[15]_0 [2]),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(is_w_0001),
        .I3(\actual_wdata[15]_i_8_n_0 ),
        .I4(is_our_mac01_reg_0[19]),
        .I5(\s[seqno_hi_same]_i_8_n_0 ),
        .O(\actual_wdata[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \actual_wdata[5]_i_8 
       (.I0(\FSM_sequential_s_reg[state][1]_rep__0_1 ),
        .I1(is_our_mac01_reg_0[1]),
        .I2(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I3(is_our_mac01_reg_0[9]),
        .O(\actual_wdata[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hC0A03FA0C05F3F5F)) 
    \actual_wdata[5]_i_9 
       (.I0(\s_reg[reg][0][seq_arm_reset_no]__0 [4]),
        .I1(\s_reg[reg][1][seq_arm_reset_no]__0 [4]),
        .I2(\s[reg][1][seq_arm_reset_no][5]_i_2_n_0 ),
        .I3(\regacc_aux_info[prod][v][reg_ch] ),
        .I4(\s_reg[reg][1][seq_arm_reset_no]__0 [5]),
        .I5(\s_reg[reg][0][seq_arm_reset_no]__0 [5]),
        .O(\actual_wdata[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAFE)) 
    \actual_wdata[6]_i_1 
       (.I0(\actual_wdata[6]_i_2_n_0 ),
        .I1(\actual_wdata[6]_i_3_n_0 ),
        .I2(\actual_wdata[10]_i_3_n_0 ),
        .I3(\actual_wdata[6]_i_4_n_0 ),
        .I4(\actual_wdata[8]_i_4__0_n_0 ),
        .I5(\actual_wdata[6]_i_5_n_0 ),
        .O(\actual_wdata[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \actual_wdata[6]_i_2 
       (.I0(\actual_wdata[9]_i_5__0_n_0 ),
        .I1(\s[seqno_hi_same]_i_3_n_0 ),
        .I2(\tcp_seq_lo_reg_n_0_[6] ),
        .O(\actual_wdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000A808AAAAA808)) 
    \actual_wdata[6]_i_3 
       (.I0(\actual_wdata[15]_i_4__0_n_0 ),
        .I1(is_our_mac01_reg_0[2]),
        .I2(\FSM_sequential_s_reg[state][1]_rep__0_0 ),
        .I3(is_our_mac01_reg_0[10]),
        .I4(\FSM_sequential_s_reg[state][1]_rep__0_1 ),
        .I5(\actual_wdata[6]_i_6_n_0 ),
        .O(\actual_wdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8AAA22220222)) 
    \actual_wdata[6]_i_4 
       (.I0(\actual_wdata[1]_i_3_n_0 ),
        .I1(\actual_wdata[15]_i_4__0_n_0 ),
        .I2(\s[seqno_hi_same]_i_8_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I4(\actual_wdata[6]_i_7_n_0 ),
        .I5(\actual_wdata[6]_i_8_n_0 ),
        .O(\actual_wdata[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \actual_wdata[6]_i_5 
       (.I0(\actual_wdata[9]_i_5__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(tcp_seq_hi_reg[6]),
        .O(\actual_wdata[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h74F774F477F777F7)) 
    \actual_wdata[6]_i_6 
       (.I0(is_our_mac01_reg_0[20]),
        .I1(\actual_wdata[15]_i_8_n_0 ),
        .I2(\s[seqno_hi_same]_i_8_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I4(is_w_0001),
        .I5(\w_reg[15]_0 [3]),
        .O(\actual_wdata[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hD0DD)) 
    \actual_wdata[6]_i_7 
       (.I0(\info_counts[udp_arm]_i_2_n_0 ),
        .I1(\actual_wdata[6]_i_9_n_0 ),
        .I2(\actual_wdata[12]_i_10_n_0 ),
        .I3(\w_reg[15]_0 [3]),
        .O(\actual_wdata[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hA0AF3030A0AF3F3F)) 
    \actual_wdata[6]_i_8 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_9 ),
        .I1(\s_reg[wcksum_ip] [6]),
        .I2(\s[seqno_hi_same]_i_8_n_0 ),
        .I3(\s_reg[packet_start_count] [6]),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I5(w_minus_0x0100[6]),
        .O(\actual_wdata[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDF00000020)) 
    \actual_wdata[6]_i_9 
       (.I0(is_req_seq_arm_reset_no_i_10_n_0),
        .I1(is_req_seq_arm_reset_no_i_8_n_0),
        .I2(\s[reg][1][seq_arm_reset_no][3]_i_2_n_0 ),
        .I3(is_req_seq_arm_reset_no_i_7_n_0),
        .I4(is_req_seq_arm_reset_no_i_9_n_0),
        .I5(is_req_seq_arm_reset_no_i_3_n_0),
        .O(\actual_wdata[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000044F444F4)) 
    \actual_wdata[7]_i_1 
       (.I0(\s[seqno_hi_same]_i_3_n_0 ),
        .I1(\tcp_seq_lo_reg_n_0_[7] ),
        .I2(\actual_wdata[7]_i_2__1_n_0 ),
        .I3(\actual_wdata[7]_i_3_n_0 ),
        .I4(\actual_wdata[7]_i_4_n_0 ),
        .I5(\actual_wdata[9]_i_5__0_n_0 ),
        .O(\actual_wdata[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \actual_wdata[7]_i_10 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I1(\s[seqno_hi_same]_i_8_n_0 ),
        .I2(\actual_wdata[15]_i_4__0_n_0 ),
        .O(\actual_wdata[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h40FF)) 
    \actual_wdata[7]_i_2__1 
       (.I0(\actual_wdata[7]_i_5_n_0 ),
        .I1(\actual_wdata[15]_i_4__0_n_0 ),
        .I2(\actual_wdata[7]_i_6_n_0 ),
        .I3(\actual_wdata[7]_i_7_n_0 ),
        .O(\actual_wdata[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \actual_wdata[7]_i_3 
       (.I0(\actual_wdata[8]_i_4__0_n_0 ),
        .I1(\actual_wdata[7]_i_8_n_0 ),
        .I2(\actual_wdata[15]_i_4__0_n_0 ),
        .I3(\actual_wdata[7]_i_9_n_0 ),
        .I4(\actual_wdata[7]_i_10_n_0 ),
        .I5(\actual_wdata[1]_i_3_n_0 ),
        .O(\actual_wdata[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \actual_wdata[7]_i_4 
       (.I0(tcp_seq_hi_reg[7]),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .O(\actual_wdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1C1F1C1F1F1F1C1F)) 
    \actual_wdata[7]_i_5 
       (.I0(is_our_mac01_reg_0[21]),
        .I1(\s[seqno_hi_same]_i_8_n_0 ),
        .I2(\actual_wdata[15]_i_8_n_0 ),
        .I3(\w_reg[15]_0 [4]),
        .I4(is_w_0001),
        .I5(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .O(\actual_wdata[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hE2FFFFFF)) 
    \actual_wdata[7]_i_6 
       (.I0(is_our_mac01_reg_0[3]),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(is_our_mac01_reg_0[11]),
        .I3(\actual_wdata[15]_i_8_n_0 ),
        .I4(\s[seqno_hi_same]_i_8_n_0 ),
        .O(\actual_wdata[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00F0FFDF00F0FF3F)) 
    \actual_wdata[7]_i_7 
       (.I0(\actual_wdata[15]_i_8_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(\FSM_sequential_s[state][6]_i_3_n_0 ),
        .I3(\actual_wdata[14]_i_7_n_0 ),
        .I4(\actual_wdata[14]_i_8_n_0 ),
        .I5(\s[seqno_hi_same]_i_8_n_0 ),
        .O(\actual_wdata[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hA0AF3030A0AF3F3F)) 
    \actual_wdata[7]_i_8 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_8 ),
        .I1(\s_reg[wcksum_ip] [7]),
        .I2(\s[seqno_hi_same]_i_8_n_0 ),
        .I3(\s_reg[packet_start_count] [7]),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I5(w_minus_0x0100[7]),
        .O(\actual_wdata[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hD0DD)) 
    \actual_wdata[7]_i_9 
       (.I0(\info_counts[udp_arm]_i_2_n_0 ),
        .I1(\s[reg][1][seq_arm_reset_no][7]_i_3_n_0 ),
        .I2(\actual_wdata[12]_i_10_n_0 ),
        .I3(\w_reg[15]_0 [4]),
        .O(\actual_wdata[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F808F808F8F)) 
    \actual_wdata[8]_i_1 
       (.I0(tcp_seq_hi_reg[8]),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I2(\actual_wdata[9]_i_5__0_n_0 ),
        .I3(\actual_wdata[8]_i_3_n_0 ),
        .I4(\actual_wdata[8]_i_4__0_n_0 ),
        .I5(\actual_wdata[8]_i_5_n_0 ),
        .O(\actual_wdata[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h0008FFFF)) 
    \actual_wdata[8]_i_10 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\actual_wdata[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hA0AF3030A0AF3F3F)) 
    \actual_wdata[8]_i_11 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_15 ),
        .I1(\s_reg[wcksum_ip] [8]),
        .I2(\s[seqno_hi_same]_i_8_n_0 ),
        .I3(\w_reg[15]_0 [5]),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I5(w_minus_0x0100[8]),
        .O(\actual_wdata[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF900F9FFFFFFFFFF)) 
    \actual_wdata[8]_i_12 
       (.I0(\w_reg[15]_0 [5]),
        .I1(\info_counts[udp_badactivearm]_i_2_n_0 ),
        .I2(\actual_wdata[11]_i_9_n_0 ),
        .I3(\s[seqno_hi_same]_i_8_n_0 ),
        .I4(\actual_wdata[8]_i_14_n_0 ),
        .I5(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .O(\actual_wdata[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB8B8BCFCFFFCF)) 
    \actual_wdata[8]_i_13 
       (.I0(\actual_wdata[8]_i_5_0 ),
        .I1(\actual_wdata[15]_i_8_n_0 ),
        .I2(\w_reg[15]_0 [5]),
        .I3(is_w_0001),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I5(\s[seqno_hi_same]_i_8_n_0 ),
        .O(\actual_wdata[8]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \actual_wdata[8]_i_14 
       (.I0(\s_reg[reg][0][seq_active_marks_n_0_][0] ),
        .I1(\s_reg[reg][0][seq_active_marks_n_0_][1] ),
        .O(\actual_wdata[8]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h444444F4)) 
    \actual_wdata[8]_i_2 
       (.I0(\actual_wdata[8]_i_6_n_0 ),
        .I1(\actual_wdata[8]_i_7_n_0 ),
        .I2(\actual_wdata[8]_i_8_n_0 ),
        .I3(\actual_wdata[8]_i_9_n_0 ),
        .I4(\actual_wdata[8]_i_10_n_0 ),
        .O(\FSM_sequential_s_reg[state][5]_rep_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \actual_wdata[8]_i_3 
       (.I0(\tcp_seq_lo_reg_n_0_[8] ),
        .I1(\s[seqno_hi_same]_i_3_n_0 ),
        .O(\actual_wdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0042004200420000)) 
    \actual_wdata[8]_i_4__0 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I3(\actual_wdata[9]_i_10_n_0 ),
        .I4(\actual_wdata[15]_i_8_n_0 ),
        .I5(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .O(\actual_wdata[8]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hA0FFA0A0C0FFC0FF)) 
    \actual_wdata[8]_i_5 
       (.I0(\actual_wdata[8]_i_11_n_0 ),
        .I1(\actual_wdata[8]_i_12_n_0 ),
        .I2(\actual_wdata[1]_i_3_n_0 ),
        .I3(\actual_wdata[14]_i_3_n_0 ),
        .I4(\actual_wdata[8]_i_13_n_0 ),
        .I5(\actual_wdata[15]_i_4__0_n_0 ),
        .O(\actual_wdata[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABAAAAAAA)) 
    \actual_wdata[8]_i_6 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\s_reg[state] [4]),
        .I3(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\actual_wdata[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFEFEEEE)) 
    \actual_wdata[8]_i_7 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\actual_wdata[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFEFFFFFEFEFFF)) 
    \actual_wdata[8]_i_8 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .O(\actual_wdata[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000004040404040)) 
    \actual_wdata[8]_i_9 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I5(\s_reg[state] [4]),
        .O(\actual_wdata[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000044F444F4)) 
    \actual_wdata[9]_i_1 
       (.I0(\s[seqno_hi_same]_i_3_n_0 ),
        .I1(\tcp_seq_lo_reg_n_0_[9] ),
        .I2(\actual_wdata[9]_i_2_n_0 ),
        .I3(\actual_wdata[9]_i_3_n_0 ),
        .I4(\actual_wdata[9]_i_4_n_0 ),
        .I5(\actual_wdata[9]_i_5__0_n_0 ),
        .O(\actual_wdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF28FF28FFFFFF)) 
    \actual_wdata[9]_i_10 
       (.I0(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\s_reg[state] [4]),
        .O(\actual_wdata[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \actual_wdata[9]_i_11 
       (.I0(is_udp_ra_reset),
        .I1(\regacc_aux_info[prod][v][reg_idp] ),
        .I2(is_udp_ra_reset_arm),
        .I3(is_udp_ra_disconnect),
        .I4(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .I5(\info_counts[udp_disconnect]_i_2_n_0 ),
        .O(\actual_wdata[9]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \actual_wdata[9]_i_12 
       (.I0(\s_reg[reg][1][seq_active_marks_n_0_][0] ),
        .I1(\s_reg[reg][1][seq_active_marks_n_0_][1] ),
        .O(\actual_wdata[9]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \actual_wdata[9]_i_2 
       (.I0(\actual_wdata[14]_i_3_n_0 ),
        .I1(\actual_wdata[9]_i_6_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep__0_1 ),
        .I3(\actual_wdata_reg[9]_0 ),
        .I4(\actual_wdata[15]_i_4__0_n_0 ),
        .O(\actual_wdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEAFFFAAAAAAAA)) 
    \actual_wdata[9]_i_3 
       (.I0(\actual_wdata[8]_i_4__0_n_0 ),
        .I1(\actual_wdata[9]_i_8_n_0 ),
        .I2(\actual_wdata[9]_i_9_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I4(\actual_wdata[15]_i_4__0_n_0 ),
        .I5(\actual_wdata[1]_i_3_n_0 ),
        .O(\actual_wdata[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \actual_wdata[9]_i_4 
       (.I0(tcp_seq_hi_reg[9]),
        .I1(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .O(\actual_wdata[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h00000042)) 
    \actual_wdata[9]_i_5__0 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I3(\actual_wdata[9]_i_10_n_0 ),
        .I4(\actual_wdata[15]_i_8_n_0 ),
        .O(\actual_wdata[9]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h550F0545)) 
    \actual_wdata[9]_i_6 
       (.I0(\actual_wdata[15]_i_8_n_0 ),
        .I1(is_w_0001),
        .I2(\w_reg[15]_0 [6]),
        .I3(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I4(\s[seqno_hi_same]_i_8_n_0 ),
        .O(\actual_wdata[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA0AF3030A0AF3F3F)) 
    \actual_wdata[9]_i_8 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_14 ),
        .I1(\s_reg[wcksum_ip] [9]),
        .I2(\s[seqno_hi_same]_i_8_n_0 ),
        .I3(\w_reg[15]_0 [6]),
        .I4(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I5(w_minus_0x0100[9]),
        .O(\actual_wdata[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAEBEFFFFAEBE0000)) 
    \actual_wdata[9]_i_9 
       (.I0(\actual_wdata[9]_i_11_n_0 ),
        .I1(\info_counts[udp_badactivearm]_i_2_n_0 ),
        .I2(\w_reg[15]_0 [6]),
        .I3(\actual_wdata[10]_i_11_n_0 ),
        .I4(\s[seqno_hi_same]_i_8_n_0 ),
        .I5(\actual_wdata[9]_i_12_n_0 ),
        .O(\actual_wdata[9]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[0] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_wdata[0]_i_1_n_0 ),
        .Q(actual_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[10] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_wdata[10]_i_1_n_0 ),
        .Q(actual_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[11] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_wdata[11]_i_1_n_0 ),
        .Q(actual_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[12] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_wdata[12]_i_1_n_0 ),
        .Q(actual_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[13] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_wdata[13]_i_1_n_0 ),
        .Q(actual_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[14] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_wdata[14]_i_1_n_0 ),
        .Q(actual_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[15] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_wdata[15]_i_1_n_0 ),
        .Q(actual_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[1] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_wdata[1]_i_1_n_0 ),
        .Q(actual_wdata[1]),
        .R(1'b0));
  MUXF7 \actual_wdata_reg[1]_i_4 
       (.I0(\actual_wdata[1]_i_7_n_0 ),
        .I1(\actual_wdata[1]_i_8_n_0 ),
        .O(\actual_wdata_reg[1]_i_4_n_0 ),
        .S(\actual_wdata[15]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[2] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_wdata[2]_i_1_n_0 ),
        .Q(actual_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[3] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_wdata[3]_i_1_n_0 ),
        .Q(actual_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[4] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_wdata[4]_i_1_n_0 ),
        .Q(actual_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[5] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_wdata[5]_i_1_n_0 ),
        .Q(actual_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[6] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_wdata[6]_i_1_n_0 ),
        .Q(actual_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[7] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_wdata[7]_i_1_n_0 ),
        .Q(actual_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[8] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_wdata[8]_i_1_n_0 ),
        .Q(actual_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[9] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_wdata[9]_i_1_n_0 ),
        .Q(actual_wdata[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000BBB8FFFF4447)) 
    \actual_woff[10]_i_2 
       (.I0(\actual_woff[10]_i_5_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I3(\actual_woff[10]_i_6_n_0 ),
        .I4(\actual_woff[10]_i_7_n_0 ),
        .I5(\s_reg[off] [10]),
        .O(\actual_woff[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000BBB8FFFF4447)) 
    \actual_woff[10]_i_3 
       (.I0(\actual_woff[10]_i_5_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I3(\actual_woff[10]_i_6_n_0 ),
        .I4(\actual_woff[10]_i_7_n_0 ),
        .I5(\s_reg[off] [9]),
        .O(\actual_woff[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000BBB8FFFF4447)) 
    \actual_woff[10]_i_4 
       (.I0(\actual_woff[10]_i_5_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I3(\actual_woff[10]_i_6_n_0 ),
        .I4(\actual_woff[10]_i_7_n_0 ),
        .I5(\s_reg[off] [8]),
        .O(\actual_woff[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEF7AFF7EEFEB)) 
    \actual_woff[10]_i_5 
       (.I0(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\s_reg[state] [5]),
        .I3(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I4(\s_reg[state] [1]),
        .I5(\s_reg[state] [2]),
        .O(\actual_woff[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hEFFFF14B)) 
    \actual_woff[10]_i_6 
       (.I0(\s_reg[state] [1]),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [4]),
        .I3(\s_reg[state] [5]),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\actual_woff[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4400000000800000)) 
    \actual_woff[10]_i_7 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\s_reg[state] [1]),
        .I3(\s_reg[state] [2]),
        .I4(\s_reg[fill_ram_udpacc]_i_26_n_0 ),
        .I5(\s_reg[state] [5]),
        .O(\actual_woff[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000005060006516)) 
    \actual_woff[7]_i_10 
       (.I0(\s_reg[state] [1]),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [5]),
        .I3(\s_reg[state] [4]),
        .I4(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\actual_woff[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000D1D)) 
    \actual_woff[7]_i_11 
       (.I0(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I2(\s_reg[state] [5]),
        .I3(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\s_reg[state] [4]),
        .O(\actual_woff[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \actual_woff[7]_i_12 
       (.I0(\s_reg[state] [2]),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(\actual_woff[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \actual_woff[7]_i_13 
       (.I0(\s_reg[state] [2]),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\actual_woff[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0008100003101000)) 
    \actual_woff[7]_i_14 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\s_reg[state] [5]),
        .I3(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\actual_woff[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001019)) 
    \actual_woff[7]_i_15 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\s_reg[state] [5]),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I5(\info_counts[arp_our_ip]_i_2_n_0 ),
        .O(\actual_woff[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000010101000101)) 
    \actual_woff[7]_i_16 
       (.I0(\s[is_tcp_syn]_i_3_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\s_reg[state] [5]),
        .I4(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(\actual_woff[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDBEFFFFFCFEFE)) 
    \actual_woff[7]_i_17 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(\s_reg[state] [5]),
        .I5(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .O(\actual_woff[7]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \actual_woff[7]_i_18 
       (.I0(\s_reg[state] [5]),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\actual_woff[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h020002AA00208A2A)) 
    \actual_woff[7]_i_19 
       (.I0(\actual_woff[7]_i_21_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\s_reg[state] [2]),
        .I3(\s_reg[state] [1]),
        .I4(\s_reg[state] [5]),
        .I5(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .O(\actual_woff[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000BBB8FFFF4447)) 
    \actual_woff[7]_i_2 
       (.I0(\actual_woff[10]_i_5_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I3(\actual_woff[10]_i_6_n_0 ),
        .I4(\actual_woff[10]_i_7_n_0 ),
        .I5(\s_reg[off] [7]),
        .O(\actual_woff[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A20088000)) 
    \actual_woff[7]_i_20 
       (.I0(\actual_woff[7]_i_22_n_0 ),
        .I1(\s_reg[state] [1]),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I5(\s_reg[state] [2]),
        .O(\actual_woff[7]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \actual_woff[7]_i_21 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\actual_woff[7]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \actual_woff[7]_i_22 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\s_reg[state] [5]),
        .O(\actual_woff[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000BBB8FFFF4447)) 
    \actual_woff[7]_i_3 
       (.I0(\actual_woff[10]_i_5_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I3(\actual_woff[10]_i_6_n_0 ),
        .I4(\actual_woff[10]_i_7_n_0 ),
        .I5(\s_reg[off] [6]),
        .O(\actual_woff[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000BBB8FFFF4447)) 
    \actual_woff[7]_i_4 
       (.I0(\actual_woff[10]_i_5_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I3(\actual_woff[10]_i_6_n_0 ),
        .I4(\actual_woff[10]_i_7_n_0 ),
        .I5(\s_reg[off] [5]),
        .O(\actual_woff[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \actual_woff[7]_i_5 
       (.I0(\s_reg[off] [4]),
        .I1(\actual_woff[7]_i_9_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\actual_woff[7]_i_10_n_0 ),
        .O(\actual_woff[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h66656565666A6A6A)) 
    \actual_woff[7]_i_6 
       (.I0(\s_reg[off] [3]),
        .I1(\actual_woff[7]_i_11_n_0 ),
        .I2(\actual_woff[7]_i_12_n_0 ),
        .I3(\s[ipv4_remain_m2][8]_i_4_n_0 ),
        .I4(\actual_woff[7]_i_13_n_0 ),
        .I5(\actual_woff[7]_i_14_n_0 ),
        .O(\actual_woff[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5556555655555556)) 
    \actual_woff[7]_i_7 
       (.I0(\s_reg[off] [2]),
        .I1(\actual_woff[7]_i_15_n_0 ),
        .I2(\actual_woff[7]_i_16_n_0 ),
        .I3(\a[set_regacc_wcksum] ),
        .I4(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I5(\actual_woff[7]_i_17_n_0 ),
        .O(\actual_woff[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555559AAA)) 
    \actual_woff[7]_i_8 
       (.I0(\s_reg[off] [1]),
        .I1(\s_reg[state] [1]),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I3(\actual_woff[7]_i_18_n_0 ),
        .I4(\actual_woff[7]_i_19_n_0 ),
        .I5(\actual_woff[7]_i_20_n_0 ),
        .O(\actual_woff[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h002088000008ED62)) 
    \actual_woff[7]_i_9 
       (.I0(\s_reg[state] [4]),
        .I1(\s_reg[state] [5]),
        .I2(\s_reg[state] [1]),
        .I3(\s_reg[state] [2]),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\actual_woff[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \actual_woff_reg[10] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_woff_reg[10]_i_1_n_13 ),
        .Q(actual_woff[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \actual_woff_reg[10]_i_1 
       (.CI(\actual_woff_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_actual_woff_reg[10]_i_1_CO_UNCONNECTED [7:2],\actual_woff_reg[10]_i_1_n_6 ,\actual_woff_reg[10]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\s_reg[off] [9:8]}),
        .O({\NLW_actual_woff_reg[10]_i_1_O_UNCONNECTED [7:3],\actual_woff_reg[10]_i_1_n_13 ,\actual_woff_reg[10]_i_1_n_14 ,\actual_woff_reg[10]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\actual_woff[10]_i_2_n_0 ,\actual_woff[10]_i_3_n_0 ,\actual_woff[10]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \actual_woff_reg[1] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_woff_reg[7]_i_1_n_14 ),
        .Q(actual_woff[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_woff_reg[2] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_woff_reg[7]_i_1_n_13 ),
        .Q(actual_woff[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_woff_reg[3] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_woff_reg[7]_i_1_n_12 ),
        .Q(actual_woff[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_woff_reg[4] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_woff_reg[7]_i_1_n_11 ),
        .Q(actual_woff[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_woff_reg[5] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_woff_reg[7]_i_1_n_10 ),
        .Q(actual_woff[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_woff_reg[6] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_woff_reg[7]_i_1_n_9 ),
        .Q(actual_woff[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_woff_reg[7] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_woff_reg[7]_i_1_n_8 ),
        .Q(actual_woff[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \actual_woff_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\actual_woff_reg[7]_i_1_n_0 ,\actual_woff_reg[7]_i_1_n_1 ,\actual_woff_reg[7]_i_1_n_2 ,\actual_woff_reg[7]_i_1_n_3 ,\actual_woff_reg[7]_i_1_n_4 ,\actual_woff_reg[7]_i_1_n_5 ,\actual_woff_reg[7]_i_1_n_6 ,\actual_woff_reg[7]_i_1_n_7 }),
        .DI({\s_reg[off] [7:1],1'b0}),
        .O({\actual_woff_reg[7]_i_1_n_8 ,\actual_woff_reg[7]_i_1_n_9 ,\actual_woff_reg[7]_i_1_n_10 ,\actual_woff_reg[7]_i_1_n_11 ,\actual_woff_reg[7]_i_1_n_12 ,\actual_woff_reg[7]_i_1_n_13 ,\actual_woff_reg[7]_i_1_n_14 ,\NLW_actual_woff_reg[7]_i_1_O_UNCONNECTED [0]}),
        .S({\actual_woff[7]_i_2_n_0 ,\actual_woff[7]_i_3_n_0 ,\actual_woff[7]_i_4_n_0 ,\actual_woff[7]_i_5_n_0 ,\actual_woff[7]_i_6_n_0 ,\actual_woff[7]_i_7_n_0 ,\actual_woff[7]_i_8_n_0 ,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \actual_woff_reg[8] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_woff_reg[10]_i_1_n_15 ),
        .Q(actual_woff[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_woff_reg[9] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\actual_woff_reg[10]_i_1_n_14 ),
        .Q(actual_woff[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_words[0]_i_1 
       (.I0(got_word_prev),
        .I1(count_words[0]),
        .O(\count_words[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \count_words[1]_i_1 
       (.I0(count_words[1]),
        .I1(count_words[0]),
        .I2(got_word_prev),
        .O(\count_words[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_words[2]_i_1 
       (.I0(count_words[2]),
        .I1(got_word_prev),
        .I2(count_words[0]),
        .I3(count_words[1]),
        .O(\count_words[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_words[3]_i_1 
       (.I0(count_words[3]),
        .I1(count_words[1]),
        .I2(count_words[0]),
        .I3(got_word_prev),
        .I4(count_words[2]),
        .O(\count_words[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count_words[4]_i_1 
       (.I0(count_words[4]),
        .I1(count_words[2]),
        .I2(got_word_prev),
        .I3(count_words[0]),
        .I4(count_words[1]),
        .I5(count_words[3]),
        .O(\count_words[4]_i_1_n_0 ));
  FDRE \count_words_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\count_words[0]_i_1_n_0 ),
        .Q(count_words[0]),
        .R(1'b0));
  FDRE \count_words_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\count_words[1]_i_1_n_0 ),
        .Q(count_words[1]),
        .R(1'b0));
  FDRE \count_words_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\count_words[2]_i_1_n_0 ),
        .Q(count_words[2]),
        .R(1'b0));
  FDRE \count_words_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\count_words[3]_i_1_n_0 ),
        .Q(count_words[3]),
        .R(1'b0));
  FDRE \count_words_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\count_words[4]_i_1_n_0 ),
        .Q(count_words[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[0]_i_1 
       (.I0(D[14]),
        .I1(crc32[25]),
        .I2(\crc32[29]_i_2_n_0 ),
        .I3(D[11]),
        .I4(crc32[28]),
        .I5(\crc32[26]_i_2_n_0 ),
        .O(crc32_next[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[10]_i_1 
       (.I0(\crc32[16]_i_3_n_0 ),
        .I1(D[4]),
        .I2(crc32[19]),
        .I3(\crc32[14]_i_2_n_0 ),
        .I4(\crc32[22]_i_3_n_0 ),
        .I5(\crc32[29]_i_3_n_0 ),
        .O(crc32_next[10]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[11]_i_1 
       (.I0(\crc32[27]_i_2_n_0 ),
        .I1(\crc32[31]_i_2_n_0 ),
        .I2(\crc32[16]_i_2_n_0 ),
        .I3(D[9]),
        .I4(crc32[30]),
        .I5(\crc32[25]_i_2_n_0 ),
        .O(crc32_next[11]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc32[12]_i_1 
       (.I0(crc32[31]),
        .I1(D[8]),
        .I2(\crc32[17]_i_2_n_0 ),
        .I3(\crc32[16]_i_2_n_0 ),
        .I4(\crc32[28]_i_3_n_0 ),
        .O(crc32_next[12]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[13]_i_1 
       (.I0(\crc32[13]_i_2_n_0 ),
        .I1(\crc32[24]_i_2_n_0 ),
        .I2(crc32[29]),
        .I3(D[10]),
        .I4(\crc32[16]_i_3_n_0 ),
        .I5(\crc32[13]_i_3_n_0 ),
        .O(crc32_next[13]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc32[13]_i_2 
       (.I0(crc32[17]),
        .I1(D[6]),
        .I2(crc32[22]),
        .I3(D[1]),
        .O(\crc32[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc32[13]_i_3 
       (.I0(D[4]),
        .I1(crc32[19]),
        .I2(D[0]),
        .I3(crc32[23]),
        .O(\crc32[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[14]_i_1 
       (.I0(crc32[20]),
        .I1(D[3]),
        .I2(\crc32[29]_i_2_n_0 ),
        .I3(\crc32[19]_i_2_n_0 ),
        .I4(\crc32[25]_i_3_n_0 ),
        .I5(\crc32[14]_i_2_n_0 ),
        .O(crc32_next[14]));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc32[14]_i_2 
       (.I0(crc32[30]),
        .I1(D[9]),
        .I2(crc32[18]),
        .I3(D[5]),
        .O(\crc32[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[15]_i_1 
       (.I0(D[14]),
        .I1(crc32[25]),
        .I2(crc32[21]),
        .I3(D[2]),
        .I4(\crc32[20]_i_2_n_0 ),
        .I5(\crc32[19]_i_2_n_0 ),
        .O(crc32_next[15]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[16]_i_1 
       (.I0(crc32[0]),
        .I1(\crc32[28]_i_2_n_0 ),
        .I2(\crc32[16]_i_2_n_0 ),
        .I3(crc32[29]),
        .I4(D[10]),
        .I5(\crc32[16]_i_3_n_0 ),
        .O(crc32_next[16]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[16]_i_2 
       (.I0(D[3]),
        .I1(crc32[20]),
        .I2(D[11]),
        .I3(crc32[28]),
        .I4(D[7]),
        .I5(crc32[16]),
        .O(\crc32[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc32[16]_i_3 
       (.I0(crc32[21]),
        .I1(D[2]),
        .O(\crc32[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[17]_i_1 
       (.I0(crc32[1]),
        .I1(crc32[21]),
        .I2(D[2]),
        .I3(D[9]),
        .I4(crc32[30]),
        .I5(\crc32[17]_i_2_n_0 ),
        .O(crc32_next[17]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc32[17]_i_2 
       (.I0(D[1]),
        .I1(crc32[22]),
        .I2(D[6]),
        .I3(crc32[17]),
        .I4(\crc32[29]_i_3_n_0 ),
        .O(\crc32[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[18]_i_1 
       (.I0(D[0]),
        .I1(crc32[23]),
        .I2(crc32[2]),
        .I3(\crc32[24]_i_2_n_0 ),
        .I4(\crc32[29]_i_2_n_0 ),
        .I5(\crc32[31]_i_4_n_0 ),
        .O(crc32_next[18]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc32[19]_i_1 
       (.I0(crc32[3]),
        .I1(crc32[27]),
        .I2(D[12]),
        .I3(\crc32[19]_i_2_n_0 ),
        .O(crc32_next[19]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc32[19]_i_2 
       (.I0(\crc32[30]_i_3_n_0 ),
        .I1(crc32[19]),
        .I2(D[4]),
        .I3(crc32[31]),
        .I4(D[8]),
        .O(\crc32[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[1]_i_1 
       (.I0(crc32[23]),
        .I1(D[0]),
        .I2(D[11]),
        .I3(crc32[28]),
        .I4(\crc32[25]_i_3_n_0 ),
        .I5(\crc32[23]_i_2_n_0 ),
        .O(crc32_next[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[20]_i_1 
       (.I0(crc32[4]),
        .I1(D[14]),
        .I2(crc32[25]),
        .I3(D[15]),
        .I4(crc32[24]),
        .I5(\crc32[20]_i_2_n_0 ),
        .O(crc32_next[20]));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc32[20]_i_2 
       (.I0(crc32[28]),
        .I1(D[11]),
        .I2(crc32[20]),
        .I3(D[3]),
        .O(\crc32[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[21]_i_1 
       (.I0(crc32[5]),
        .I1(crc32[21]),
        .I2(D[2]),
        .I3(crc32[26]),
        .I4(D[13]),
        .I5(\crc32[29]_i_3_n_0 ),
        .O(crc32_next[21]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[22]_i_1 
       (.I0(\crc32[22]_i_2_n_0 ),
        .I1(\crc32[25]_i_3_n_0 ),
        .I2(\crc32[31]_i_2_n_0 ),
        .I3(crc32[6]),
        .I4(\crc32[30]_i_4_n_0 ),
        .I5(\crc32[22]_i_3_n_0 ),
        .O(crc32_next[22]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc32[22]_i_2 
       (.I0(D[11]),
        .I1(crc32[28]),
        .O(\crc32[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc32[22]_i_3 
       (.I0(crc32[16]),
        .I1(D[7]),
        .O(\crc32[22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc32[23]_i_1 
       (.I0(crc32[7]),
        .I1(crc32[31]),
        .I2(D[8]),
        .I3(\crc32[23]_i_2_n_0 ),
        .O(crc32_next[23]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[23]_i_2 
       (.I0(\crc32[29]_i_3_n_0 ),
        .I1(crc32[17]),
        .I2(D[6]),
        .I3(\crc32[29]_i_2_n_0 ),
        .I4(D[7]),
        .I5(crc32[16]),
        .O(\crc32[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[24]_i_1 
       (.I0(crc32[8]),
        .I1(crc32[23]),
        .I2(D[0]),
        .I3(D[6]),
        .I4(crc32[17]),
        .I5(\crc32[24]_i_2_n_0 ),
        .O(crc32_next[24]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[24]_i_2 
       (.I0(D[5]),
        .I1(crc32[18]),
        .I2(D[9]),
        .I3(crc32[30]),
        .I4(D[13]),
        .I5(crc32[26]),
        .O(\crc32[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[25]_i_1 
       (.I0(crc32[9]),
        .I1(D[5]),
        .I2(crc32[18]),
        .I3(\crc32[25]_i_2_n_0 ),
        .I4(\crc32[25]_i_3_n_0 ),
        .I5(\crc32[28]_i_2_n_0 ),
        .O(crc32_next[25]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc32[25]_i_2 
       (.I0(D[8]),
        .I1(crc32[31]),
        .I2(D[4]),
        .I3(crc32[19]),
        .O(\crc32[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc32[25]_i_3 
       (.I0(crc32[27]),
        .I1(D[12]),
        .O(\crc32[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[26]_i_1 
       (.I0(\crc32[29]_i_2_n_0 ),
        .I1(crc32[10]),
        .I2(\crc32[26]_i_2_n_0 ),
        .I3(crc32[19]),
        .I4(D[4]),
        .I5(\crc32[30]_i_2_n_0 ),
        .O(crc32_next[26]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc32[26]_i_2 
       (.I0(D[13]),
        .I1(crc32[26]),
        .I2(D[7]),
        .I3(crc32[16]),
        .O(\crc32[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[27]_i_1 
       (.I0(D[0]),
        .I1(crc32[23]),
        .I2(crc32[11]),
        .I3(\crc32[31]_i_3_n_0 ),
        .I4(\crc32[30]_i_2_n_0 ),
        .I5(\crc32[27]_i_2_n_0 ),
        .O(crc32_next[27]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc32[27]_i_2 
       (.I0(D[6]),
        .I1(crc32[17]),
        .O(\crc32[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[28]_i_1 
       (.I0(\crc32[28]_i_2_n_0 ),
        .I1(crc32[12]),
        .I2(\crc32[28]_i_3_n_0 ),
        .I3(\crc32[29]_i_2_n_0 ),
        .I4(D[11]),
        .I5(crc32[28]),
        .O(crc32_next[28]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc32[28]_i_2 
       (.I0(D[15]),
        .I1(crc32[24]),
        .O(\crc32[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc32[28]_i_3 
       (.I0(D[2]),
        .I1(crc32[21]),
        .I2(crc32[18]),
        .I3(D[5]),
        .O(\crc32[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[29]_i_1 
       (.I0(crc32[13]),
        .I1(\crc32[29]_i_2_n_0 ),
        .I2(\crc32[29]_i_3_n_0 ),
        .I3(D[4]),
        .I4(crc32[19]),
        .I5(\crc32[29]_i_4_n_0 ),
        .O(crc32_next[29]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc32[29]_i_2 
       (.I0(D[1]),
        .I1(crc32[22]),
        .O(\crc32[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc32[29]_i_3 
       (.I0(crc32[29]),
        .I1(D[10]),
        .I2(crc32[25]),
        .I3(D[14]),
        .O(\crc32[29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc32[29]_i_4 
       (.I0(crc32[23]),
        .I1(D[0]),
        .O(\crc32[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[2]_i_1 
       (.I0(crc32[24]),
        .I1(D[15]),
        .I2(D[0]),
        .I3(crc32[23]),
        .I4(\crc32[14]_i_2_n_0 ),
        .I5(\crc32[23]_i_2_n_0 ),
        .O(crc32_next[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[30]_i_1 
       (.I0(\crc32[30]_i_2_n_0 ),
        .I1(crc32[14]),
        .I2(\crc32[30]_i_3_n_0 ),
        .I3(\crc32[30]_i_4_n_0 ),
        .I4(crc32[26]),
        .I5(D[13]),
        .O(crc32_next[30]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc32[30]_i_2 
       (.I0(D[3]),
        .I1(crc32[20]),
        .O(\crc32[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc32[30]_i_3 
       (.I0(crc32[24]),
        .I1(D[15]),
        .I2(D[0]),
        .I3(crc32[23]),
        .O(\crc32[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc32[30]_i_4 
       (.I0(D[9]),
        .I1(crc32[30]),
        .O(\crc32[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[31]_i_1 
       (.I0(\crc32[31]_i_2_n_0 ),
        .I1(crc32[15]),
        .I2(\crc32[31]_i_3_n_0 ),
        .I3(D[15]),
        .I4(crc32[24]),
        .I5(\crc32[31]_i_4_n_0 ),
        .O(crc32_next[31]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc32[31]_i_2 
       (.I0(D[14]),
        .I1(crc32[25]),
        .O(\crc32[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc32[31]_i_3 
       (.I0(D[12]),
        .I1(crc32[27]),
        .I2(D[2]),
        .I3(crc32[21]),
        .O(\crc32[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc32[31]_i_4 
       (.I0(crc32[31]),
        .I1(D[8]),
        .O(\crc32[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[3]_i_1 
       (.I0(D[14]),
        .I1(crc32[25]),
        .I2(D[6]),
        .I3(crc32[17]),
        .I4(\crc32[19]_i_2_n_0 ),
        .I5(\crc32[24]_i_2_n_0 ),
        .O(crc32_next[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[4]_i_1 
       (.I0(crc32[18]),
        .I1(D[5]),
        .I2(\crc32[29]_i_2_n_0 ),
        .I3(\crc32[8]_i_2_n_0 ),
        .I4(\crc32[25]_i_2_n_0 ),
        .I5(\crc32[16]_i_2_n_0 ),
        .O(crc32_next[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[5]_i_1 
       (.I0(\crc32[13]_i_2_n_0 ),
        .I1(crc32[20]),
        .I2(D[3]),
        .I3(\crc32[13]_i_3_n_0 ),
        .I4(\crc32[26]_i_2_n_0 ),
        .I5(\crc32[5]_i_2_n_0 ),
        .O(crc32_next[5]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc32[5]_i_2 
       (.I0(crc32[29]),
        .I1(D[10]),
        .I2(D[2]),
        .I3(crc32[21]),
        .O(\crc32[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[6]_i_1 
       (.I0(\crc32[14]_i_2_n_0 ),
        .I1(crc32[20]),
        .I2(D[3]),
        .I3(\crc32[31]_i_3_n_0 ),
        .I4(\crc32[13]_i_2_n_0 ),
        .I5(\crc32[30]_i_3_n_0 ),
        .O(crc32_next[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[7]_i_1 
       (.I0(\crc32[26]_i_2_n_0 ),
        .I1(D[2]),
        .I2(crc32[21]),
        .I3(crc32[18]),
        .I4(D[5]),
        .I5(\crc32[19]_i_2_n_0 ),
        .O(crc32_next[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[8]_i_1 
       (.I0(\crc32[27]_i_2_n_0 ),
        .I1(D[4]),
        .I2(crc32[19]),
        .I3(\crc32[8]_i_2_n_0 ),
        .I4(\crc32[20]_i_2_n_0 ),
        .I5(\crc32[26]_i_2_n_0 ),
        .O(crc32_next[8]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc32[8]_i_2 
       (.I0(D[12]),
        .I1(crc32[27]),
        .I2(crc32[24]),
        .I3(D[15]),
        .O(\crc32[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[9]_i_1 
       (.I0(\crc32[27]_i_2_n_0 ),
        .I1(crc32[18]),
        .I2(D[5]),
        .I3(\crc32[31]_i_3_n_0 ),
        .I4(\crc32[29]_i_3_n_0 ),
        .I5(\crc32[20]_i_2_n_0 ),
        .O(crc32_next[9]));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[0] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[0]),
        .Q(crc32[0]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[10] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[10]),
        .Q(crc32[10]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[11] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[11]),
        .Q(crc32[11]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[12] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[12]),
        .Q(crc32[12]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[13] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[13]),
        .Q(crc32[13]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[14] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[14]),
        .Q(crc32[14]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[15] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[15]),
        .Q(crc32[15]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[16] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[16]),
        .Q(crc32[16]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[17] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[17]),
        .Q(crc32[17]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[18] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[18]),
        .Q(crc32[18]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[19] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[19]),
        .Q(crc32[19]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[1] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[1]),
        .Q(crc32[1]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[20] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[20]),
        .Q(crc32[20]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[21] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[21]),
        .Q(crc32[21]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[22] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[22]),
        .Q(crc32[22]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[23] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[23]),
        .Q(crc32[23]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[24] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[24]),
        .Q(crc32[24]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[25] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[25]),
        .Q(crc32[25]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[26] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[26]),
        .Q(crc32[26]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[27] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[27]),
        .Q(crc32[27]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[28] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[28]),
        .Q(crc32[28]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[29] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[29]),
        .Q(crc32[29]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[2] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[2]),
        .Q(crc32[2]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[30] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[30]),
        .Q(crc32[30]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[31] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[31]),
        .Q(crc32[31]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[3] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[3]),
        .Q(crc32[3]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[4] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[4]),
        .Q(crc32[4]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[5] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[5]),
        .Q(crc32[5]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[6] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[6]),
        .Q(crc32[6]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[7] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[7]),
        .Q(crc32[7]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[8] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[8]),
        .Q(crc32[8]),
        .S(new_packet_prev1));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[9] 
       (.C(clk_in),
        .CE(got_word_prev1),
        .D(crc32_next[9]),
        .Q(crc32[9]),
        .S(new_packet_prev1));
  LUT2 #(
    .INIT(4'h2)) 
    \dhcp_latched[23]_i_1 
       (.I0(\dyn_ctrl_in_stat[any_arp] ),
        .I1(\dhcp_count_reg[5] ),
        .O(\dyn_in_stat_reg[any_arp]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \dhcp_retry[1]_i_1 
       (.I0(\dyn_ctrl_in_stat[good_dhcp_ack] ),
        .I1(\dhcp_retry_reg[1] ),
        .O(SS));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
    dly_actual_dowrite_i_1
       (.I0(dly_actual_dowrite_i_2_n_0),
        .I1(dly_actual_dowrite_i_3_n_0),
        .I2(dly_actual_dowrite_i_4_n_0),
        .I3(dly_actual_dowrite_i_5_n_0),
        .I4(dly_actual_dowrite_i_6_n_0),
        .I5(dly_actual_dowrite_i_7_n_0),
        .O(dly_actual_dowrite0));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    dly_actual_dowrite_i_10
       (.I0(dly_actual_dowrite_i_36_n_0),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(dly_actual_dowrite_i_37_n_0),
        .I3(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I4(dly_actual_dowrite_i_38_n_0),
        .I5(dly_actual_dowrite_i_39_n_0),
        .O(dly_actual_dowrite_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h1)) 
    dly_actual_dowrite_i_100
       (.I0(\s_reg[ipv4_remain_is__n_0_0] ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_100_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h37FCF7FC)) 
    dly_actual_dowrite_i_101
       (.I0(is_w_5363),
        .I1(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(is_w_0000),
        .O(dly_actual_dowrite_i_101_n_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dly_actual_dowrite_i_102
       (.I0(is_w_0000),
        .I1(is_w_4000),
        .O(dly_actual_dowrite_i_102_n_0));
  LUT6 #(
    .INIT(64'hCCCCBBBB000CFFFF)) 
    dly_actual_dowrite_i_103
       (.I0(\w_reg[15]_0 [5]),
        .I1(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I2(is_w_0806),
        .I3(is_w_8035),
        .I4(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .O(dly_actual_dowrite_i_103_n_0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h80833333)) 
    dly_actual_dowrite_i_104
       (.I0(\s_reg[ipv4_remain_is__n_0_0] ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\s_reg[is_rarp_resp]__0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(dly_actual_dowrite_i_104_n_0));
  LUT6 #(
    .INIT(64'hAA80808080808080)) 
    dly_actual_dowrite_i_105
       (.I0(\s_reg[is_tcp]__0 ),
        .I1(is_our_a_ip23),
        .I2(\s_reg[prev_our_a_ip01]__0 ),
        .I3(\info_counts_reg[ip_b_for_us]_1 ),
        .I4(is_our_b_ip23),
        .I5(\s_reg[prev_our_b_ip01]__0 ),
        .O(dly_actual_dowrite_i_105_n_0));
  LUT6 #(
    .INIT(64'hFF00FE000000FE00)) 
    dly_actual_dowrite_i_106
       (.I0(\s_reg[ipv4_remain_m8_ge__n_0_0] ),
        .I1(\s_reg[is_bootp]__0 ),
        .I2(\s_reg[is_ntp_n_0_] ),
        .I3(\s[cur_other_ip_port][ip01][15]_i_2_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I5(is_ntp_ver_3or4_mode_3or4),
        .O(dly_actual_dowrite_i_106_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    dly_actual_dowrite_i_107
       (.I0(crc32[12]),
        .I1(crc32[11]),
        .I2(crc32[15]),
        .I3(crc32[14]),
        .I4(dly_actual_dowrite_i_148_n_0),
        .O(dly_actual_dowrite_i_107_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    dly_actual_dowrite_i_108
       (.I0(crc32[1]),
        .I1(crc32[0]),
        .I2(crc32[4]),
        .I3(crc32[3]),
        .I4(dly_actual_dowrite_i_150_n_0),
        .O(dly_actual_dowrite_i_108_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0C05000)) 
    dly_actual_dowrite_i_109
       (.I0(\FSM_sequential_s[state][4]_i_16_n_0 ),
        .I1(\w_reg[15]_0 [5]),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(dly_actual_dowrite_i_109_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h2)) 
    dly_actual_dowrite_i_11
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(dly_actual_dowrite_i_11_n_0));
  LUT6 #(
    .INIT(64'hFEF60000FFFFFFFF)) 
    dly_actual_dowrite_i_110
       (.I0(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\s_reg[ipv4_remain_is__n_0_0] ),
        .I4(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I5(dly_wicmpcksum_i_2_n_0),
        .O(dly_actual_dowrite_i_110_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8AAAAAA)) 
    dly_actual_dowrite_i_111
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\s_reg[is_ntp_n_0_] ),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\s_reg[is_bootp]__0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_111_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h00000032)) 
    dly_actual_dowrite_i_112
       (.I0(\s_reg[is_icmp]__0 ),
        .I1(\s[pseudo_cksum]_i_2_n_0 ),
        .I2(\s_reg[is_tcp]__0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(\s_reg[is_udp_n_0_] ),
        .O(dly_actual_dowrite_i_112_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h00015555)) 
    dly_actual_dowrite_i_113
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_113_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    dly_actual_dowrite_i_114
       (.I0(crc32[20]),
        .I1(crc32[19]),
        .I2(crc32[22]),
        .I3(crc32[21]),
        .I4(dly_actual_dowrite_i_154_n_0),
        .O(dly_actual_dowrite_i_114_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    dly_actual_dowrite_i_115
       (.I0(crc32[17]),
        .I1(crc32[16]),
        .I2(crc32[13]),
        .I3(crc32[9]),
        .I4(dly_actual_dowrite_i_152_n_0),
        .O(dly_actual_dowrite_i_115_n_0));
  LUT6 #(
    .INIT(64'h3322332233223320)) 
    dly_actual_dowrite_i_116
       (.I0(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I2(\s_reg[is_udp_n_0_] ),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(dly_actual_dowrite_i_105_n_0),
        .I5(\FSM_sequential_s[state][2]_i_31_n_0 ),
        .O(dly_actual_dowrite_i_116_n_0));
  LUT6 #(
    .INIT(64'h00FFABFFFFFFABFF)) 
    dly_actual_dowrite_i_117
       (.I0(\s_reg[is_ntp_n_0_] ),
        .I1(\s_reg[ipv4_remain_m8_ge__n_0_0] ),
        .I2(\s_reg[is_bootp]__0 ),
        .I3(\s[cur_other_ip_port][ip01][15]_i_2_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I5(is_ntp_ver_3or4_mode_3or4),
        .O(dly_actual_dowrite_i_117_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hF00B300B)) 
    dly_actual_dowrite_i_118
       (.I0(\s_reg[is_rarp_resp]__0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I4(\s_reg[ipv4_remain_is__n_0_0] ),
        .O(dly_actual_dowrite_i_118_n_0));
  LUT6 #(
    .INIT(64'hFFFF0101000FFFFF)) 
    dly_actual_dowrite_i_119
       (.I0(is_w_0001),
        .I1(is_w_0004),
        .I2(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I3(is_w_0604),
        .I4(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(dly_actual_dowrite_i_119_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00F1)) 
    dly_actual_dowrite_i_12
       (.I0(dly_actual_dowrite_i_40_n_0),
        .I1(dly_actual_dowrite_i_41_n_0),
        .I2(dly_actual_dowrite_i_42_n_0),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(dly_actual_dowrite_i_43_n_0),
        .I5(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(dly_actual_dowrite_i_12_n_0));
  LUT6 #(
    .INIT(64'h0000000000FDFF00)) 
    dly_actual_dowrite_i_120
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(is_w_8035),
        .I2(is_w_0806),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I5(\s[is_tcp_syn]_i_3_n_0 ),
        .O(dly_actual_dowrite_i_120_n_0));
  LUT6 #(
    .INIT(64'h0F0F0F0FF1F5F5F5)) 
    dly_actual_dowrite_i_121
       (.I0(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(is_dhcp_xid_lo),
        .I4(\s_reg[prev_dhcp_xid_hi]__0 ),
        .I5(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(dly_actual_dowrite_i_121_n_0));
  LUT6 #(
    .INIT(64'hC343C141C141C141)) 
    dly_actual_dowrite_i_122
       (.I0(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(is_w_0000),
        .I4(is_w_6382),
        .I5(\s_reg[ipv4_remain_is_62]__0 ),
        .O(dly_actual_dowrite_i_122_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hFFF1FFFF)) 
    dly_actual_dowrite_i_123
       (.I0(\FSM_sequential_s[state][5]_i_8_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\s_reg[ipv4_remain_is__n_0_0] ),
        .I3(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(dly_actual_dowrite_i_123_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h0EFF)) 
    dly_actual_dowrite_i_124
       (.I0(\s_reg[ipv4_remain_is__n_0_0] ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_124_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h11111514)) 
    dly_actual_dowrite_i_125
       (.I0(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(rcksum_good),
        .I4(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(dly_actual_dowrite_i_125_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dly_actual_dowrite_i_126
       (.I0(is_w_0800),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .O(dly_actual_dowrite_i_126_n_0));
  LUT6 #(
    .INIT(64'h03008800CF008800)) 
    dly_actual_dowrite_i_127
       (.I0(\w_reg[15]_0 [5]),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I2(\FSM_sequential_s[state][4]_i_16_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I5(is_w_0001),
        .O(dly_actual_dowrite_i_127_n_0));
  LUT6 #(
    .INIT(64'h0000000055270027)) 
    dly_actual_dowrite_i_128
       (.I0(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I1(is_w_0604),
        .I2(is_w_0800),
        .I3(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I4(\FSM_sequential_s[state][5]_i_25_n_0 ),
        .I5(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_128_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hEAFF)) 
    dly_actual_dowrite_i_129
       (.I0(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_129_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55454445)) 
    dly_actual_dowrite_i_13
       (.I0(dly_actual_dowrite_i_44_n_0),
        .I1(dly_actual_dowrite_i_45_n_0),
        .I2(\FSM_sequential_s[state][0]_i_18_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I4(\FSM_sequential_s[state][6]_i_13_n_0 ),
        .I5(dly_actual_dowrite_i_46_n_0),
        .O(dly_actual_dowrite_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    dly_actual_dowrite_i_130
       (.I0(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I1(\s_reg[is_ntp_n_0_] ),
        .I2(\s_reg[is_bootp]__0 ),
        .O(dly_actual_dowrite_i_130_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBFBFBB)) 
    dly_actual_dowrite_i_131
       (.I0(\s_reg[fill_ram_udpacc]_i_26_n_0 ),
        .I1(\s_reg[fill_ram_udpacc]_i_21_n_0 ),
        .I2(dly_actual_dowrite_i_161_n_0),
        .I3(dly_actual_dowrite_i_105_n_0),
        .I4(\FSM_sequential_s[state][2]_i_31_n_0 ),
        .I5(\s[cur_other_ip_port][portno][15]_i_2_n_0 ),
        .O(dly_actual_dowrite_i_131_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00F4F4)) 
    dly_actual_dowrite_i_132
       (.I0(\FSM_sequential_s[state][0]_i_10_n_0 ),
        .I1(\s[cur_other_ip_port][ip01][15]_i_2_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(dly_actual_dowrite_i_162_n_0),
        .I4(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I5(\s_reg[state] [4]),
        .O(dly_actual_dowrite_i_132_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h08)) 
    dly_actual_dowrite_i_133
       (.I0(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(dly_actual_dowrite_i_133_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    dly_actual_dowrite_i_134
       (.I0(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I1(\FSM_sequential_s[state][0]_i_26_n_0 ),
        .I2(\FSM_sequential_s[state][0]_i_25_n_0 ),
        .I3(\s_reg[minsz_remain] [2]),
        .I4(\s_reg[minsz_remain] [7]),
        .I5(\s_reg[minsz_remain] [3]),
        .O(dly_actual_dowrite_i_134_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hAAAE)) 
    dly_actual_dowrite_i_135
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(rcksum_good),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(dly_actual_dowrite_i_135_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF00F7)) 
    dly_actual_dowrite_i_136
       (.I0(is_w_le_tcp_stat_max_sent_lo),
        .I1(\s_reg[seqno_hi_next]__0 ),
        .I2(is_tcp_stat_max_sent16_eq_base_seqno16),
        .I3(\FSM_sequential_s[state][4]_i_19_n_0 ),
        .I4(\FSM_sequential_s[state][4]_i_11_n_0 ),
        .I5(\FSM_sequential_s[state][4]_i_18_n_0 ),
        .O(dly_actual_dowrite_i_136_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    dly_actual_dowrite_i_137
       (.I0(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I1(\s_reg[state] [4]),
        .O(dly_actual_dowrite_i_137_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0FFFEFFF0FF)) 
    dly_actual_dowrite_i_138
       (.I0(\s_reg[do_access_idp]_i_2_n_0 ),
        .I1(\FSM_sequential_s[state][5]_i_18_n_0 ),
        .I2(dly_actual_dowrite_i_163_n_0),
        .I3(dly_actual_dowrite_i_144_n_0),
        .I4(\info_counts[udp_ra_repeat]_i_4_n_0 ),
        .I5(\FSM_sequential_s[state][5]_i_19_n_0 ),
        .O(dly_actual_dowrite_i_138_n_0));
  LUT6 #(
    .INIT(64'h00000000FCCC8888)) 
    dly_actual_dowrite_i_139
       (.I0(is_whi_06),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\s_reg[prev_dhcp_xid_hi]__0 ),
        .I3(is_dhcp_xid_lo),
        .I4(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_139_n_0));
  LUT6 #(
    .INIT(64'h0F2000200F200F20)) 
    dly_actual_dowrite_i_14
       (.I0(dly_actual_dowrite_i_31_n_0),
        .I1(dly_actual_dowrite_i_47_n_0),
        .I2(\s_reg[state] [4]),
        .I3(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I4(dly_actual_dowrite_i_48_n_0),
        .I5(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_14_n_0));
  LUT6 #(
    .INIT(64'h0FFFFF77FFFFFF00)) 
    dly_actual_dowrite_i_140
       (.I0(\s_reg[ipv4_remain_is_62]__0 ),
        .I1(is_w_6382),
        .I2(is_w_0000),
        .I3(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_140_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    dly_actual_dowrite_i_141
       (.I0(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\s_reg[ipv4_remain_is__n_0_0] ),
        .I3(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_141_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    dly_actual_dowrite_i_142
       (.I0(\s_reg[is_ntp_n_0_] ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\s_reg[ipv4_remain_m8_ge__n_0_0] ),
        .I3(\s_reg[is_bootp]__0 ),
        .O(dly_actual_dowrite_i_142_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h00010301)) 
    dly_actual_dowrite_i_143
       (.I0(is_w_0000),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I4(\FSM_sequential_s[state][5]_i_8_n_0 ),
        .O(dly_actual_dowrite_i_143_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h02)) 
    dly_actual_dowrite_i_144
       (.I0(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .O(dly_actual_dowrite_i_144_n_0));
  LUT6 #(
    .INIT(64'hCFCFCFCFFF8F8F8F)) 
    dly_actual_dowrite_i_145
       (.I0(dly_actual_dowrite_i_164_n_0),
        .I1(dly_actual_dowrite_i_165_n_0),
        .I2(dly_wudpcksum_i_2_n_0),
        .I3(dly_actual_dowrite_i_166_n_0),
        .I4(\s_reg[state] [4]),
        .I5(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_145_n_0));
  LUT6 #(
    .INIT(64'h0000000003CC33C8)) 
    dly_actual_dowrite_i_146
       (.I0(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(dly_actual_dowrite_i_146_n_0));
  LUT6 #(
    .INIT(64'hFEFEEEEEFEEEFEEE)) 
    dly_actual_dowrite_i_147
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I2(\s[cur_other_ip_port][ip01][15]_i_2_n_0 ),
        .I3(\s_reg[is_ntp_n_0_] ),
        .I4(is_ntp_ver_3or4_mode_3or4),
        .I5(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_147_n_0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    dly_actual_dowrite_i_148
       (.I0(crc32[25]),
        .I1(crc32[26]),
        .I2(crc32[18]),
        .I3(crc32[24]),
        .O(dly_actual_dowrite_i_148_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    dly_actual_dowrite_i_149
       (.I0(crc32[14]),
        .I1(crc32[15]),
        .I2(crc32[11]),
        .I3(crc32[12]),
        .O(dly_actual_dowrite_i_149_n_0));
  LUT6 #(
    .INIT(64'h00000000000055F7)) 
    dly_actual_dowrite_i_15
       (.I0(dly_actual_dowrite_i_11_n_0),
        .I1(dly_actual_dowrite_i_49_n_0),
        .I2(dly_actual_dowrite_i_50_n_0),
        .I3(dly_actual_dowrite_i_51_n_0),
        .I4(dly_actual_dowrite_i_52_n_0),
        .I5(dly_actual_dowrite_i_53_n_0),
        .O(dly_actual_dowrite_i_15_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    dly_actual_dowrite_i_150
       (.I0(crc32[8]),
        .I1(crc32[10]),
        .I2(crc32[5]),
        .I3(crc32[6]),
        .O(dly_actual_dowrite_i_150_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    dly_actual_dowrite_i_151
       (.I0(crc32[3]),
        .I1(crc32[4]),
        .I2(crc32[0]),
        .I3(crc32[1]),
        .O(dly_actual_dowrite_i_151_n_0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    dly_actual_dowrite_i_152
       (.I0(crc32[31]),
        .I1(crc32[30]),
        .I2(crc32[2]),
        .I3(crc32[7]),
        .O(dly_actual_dowrite_i_152_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    dly_actual_dowrite_i_153
       (.I0(crc32[9]),
        .I1(crc32[13]),
        .I2(crc32[16]),
        .I3(crc32[17]),
        .O(dly_actual_dowrite_i_153_n_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    dly_actual_dowrite_i_154
       (.I0(crc32[23]),
        .I1(crc32[27]),
        .I2(crc32[28]),
        .I3(crc32[29]),
        .O(dly_actual_dowrite_i_154_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    dly_actual_dowrite_i_155
       (.I0(crc32[21]),
        .I1(crc32[22]),
        .I2(crc32[19]),
        .I3(crc32[20]),
        .O(dly_actual_dowrite_i_155_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    dly_actual_dowrite_i_156
       (.I0(crc32[10]),
        .I1(crc32[15]),
        .I2(crc32[22]),
        .I3(crc32[2]),
        .O(dly_actual_dowrite_i_156_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    dly_actual_dowrite_i_157
       (.I0(crc32[3]),
        .I1(crc32[25]),
        .I2(crc32[30]),
        .I3(crc32[23]),
        .O(dly_actual_dowrite_i_157_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    dly_actual_dowrite_i_158
       (.I0(crc32[1]),
        .I1(crc32[24]),
        .I2(crc32[29]),
        .I3(crc32[17]),
        .O(dly_actual_dowrite_i_158_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    dly_actual_dowrite_i_159
       (.I0(crc32[5]),
        .I1(crc32[11]),
        .I2(crc32[19]),
        .I3(crc32[9]),
        .O(dly_actual_dowrite_i_159_n_0));
  LUT6 #(
    .INIT(64'hFF2FF022FF2FFF22)) 
    dly_actual_dowrite_i_16
       (.I0(dly_actual_dowrite_i_35_n_0),
        .I1(dly_actual_dowrite_i_54_n_0),
        .I2(\s[dhcp_option_remain][7]_i_6_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I5(dly_actual_dowrite_i_55_n_0),
        .O(dly_actual_dowrite_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h01)) 
    dly_actual_dowrite_i_160
       (.I0(\s_reg[minsz_remain] [2]),
        .I1(\s_reg[minsz_remain] [7]),
        .I2(\s_reg[minsz_remain] [3]),
        .O(dly_actual_dowrite_i_160_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dly_actual_dowrite_i_161
       (.I0(\s_reg[is_udp_n_0_] ),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .O(dly_actual_dowrite_i_161_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF110F)) 
    dly_actual_dowrite_i_162
       (.I0(is_w_0001),
        .I1(is_w_0004),
        .I2(is_w_0800),
        .I3(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_162_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    dly_actual_dowrite_i_163
       (.I0(\regacc_aux_info[prod][v][reg_idp] ),
        .I1(is_udp_ra_reset),
        .I2(is_udp_ra_reset_arm),
        .I3(is_udp_ra_disconnect),
        .I4(\info_counts_reg[udp_ra_idp_busy]_1 ),
        .O(dly_actual_dowrite_i_163_n_0));
  LUT6 #(
    .INIT(64'hFFFFEAFFFFFFEA00)) 
    dly_actual_dowrite_i_164
       (.I0(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I1(is_dhcp_xid_lo),
        .I2(\s_reg[prev_dhcp_xid_hi]__0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I5(is_w_0201),
        .O(dly_actual_dowrite_i_164_n_0));
  LUT6 #(
    .INIT(64'h0000001155555444)) 
    dly_actual_dowrite_i_165
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I2(is_whi_06),
        .I3(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_165_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    dly_actual_dowrite_i_166
       (.I0(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(is_w_0000),
        .O(dly_actual_dowrite_i_166_n_0));
  LUT6 #(
    .INIT(64'h4040444040404040)) 
    dly_actual_dowrite_i_17
       (.I0(\FSM_sequential_s[state][5]_i_6_n_0 ),
        .I1(dly_wudpcksum_i_2_n_0),
        .I2(dly_actual_dowrite_i_56_n_0),
        .I3(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I4(\dyn_in_stat[good_dhcp_offer]_i_2_n_0 ),
        .I5(\s[cur_other_ip_port][ip01][15]_i_2_n_0 ),
        .O(dly_actual_dowrite_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hFFEFAAEA)) 
    dly_actual_dowrite_i_18
       (.I0(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I1(dly_actual_dowrite_i_57_n_0),
        .I2(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I4(dly_actual_dowrite_i_58_n_0),
        .O(dly_actual_dowrite_i_18_n_0));
  LUT6 #(
    .INIT(64'hAAAA0222AAAAAAAA)) 
    dly_actual_dowrite_i_19
       (.I0(dly_actual_dowrite_i_59_n_0),
        .I1(dly_actual_dowrite_i_60_n_0),
        .I2(\FSM_sequential_s[state][0]_i_16_n_0 ),
        .I3(\dyn_in_stat[good_dhcp_offer]_i_2_n_0 ),
        .I4(dly_actual_dowrite_i_61_n_0),
        .I5(dly_actual_dowrite_i_62_n_0),
        .O(dly_actual_dowrite_i_19_n_0));
  LUT6 #(
    .INIT(64'h1011FFFF10111011)) 
    dly_actual_dowrite_i_2
       (.I0(dly_actual_dowrite_i_8_n_0),
        .I1(dly_actual_dowrite_i_9_n_0),
        .I2(dly_actual_dowrite_i_10_n_0),
        .I3(dly_actual_dowrite_i_11_n_0),
        .I4(dly_actual_dowrite_i_12_n_0),
        .I5(dly_actual_dowrite_i_13_n_0),
        .O(dly_actual_dowrite_i_2_n_0));
  LUT6 #(
    .INIT(64'hFEEEFEFEFEFEFEFE)) 
    dly_actual_dowrite_i_20
       (.I0(dly_actual_dowrite_i_63_n_0),
        .I1(dly_actual_dowrite_i_64_n_0),
        .I2(\s[is_icmp]_i_2_n_0 ),
        .I3(dly_actual_dowrite_i_65_n_0),
        .I4(dly_actual_dowrite_i_49_n_0),
        .I5(dly_actual_dowrite_i_66_n_0),
        .O(dly_actual_dowrite_i_20_n_0));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    dly_actual_dowrite_i_21
       (.I0(dly_wudpcksum_i_2_n_0),
        .I1(dly_actual_dowrite_i_67_n_0),
        .I2(\s_reg[state] [4]),
        .I3(dly_actual_dowrite_i_68_n_0),
        .I4(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I5(dly_actual_dowrite_i_69_n_0),
        .O(dly_actual_dowrite_i_21_n_0));
  LUT6 #(
    .INIT(64'hC0CF5F5FC0CF5050)) 
    dly_actual_dowrite_i_22
       (.I0(dly_actual_dowrite_i_70_n_0),
        .I1(is_ntp_ver_3or4_mode_3or4),
        .I2(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I3(\FSM_sequential_s[state][6]_i_13_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I5(\FSM_sequential_s[state][0]_i_18_n_0 ),
        .O(dly_actual_dowrite_i_22_n_0));
  LUT6 #(
    .INIT(64'h7744774444444744)) 
    dly_actual_dowrite_i_23
       (.I0(\s[dhcp_option_remain][7]_i_6_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I2(\s_reg[is_icmp]__0 ),
        .I3(dly_actual_dowrite_i_71_n_0),
        .I4(\s_reg[is_tcp]__0 ),
        .I5(\s[pseudo_cksum]_i_2_n_0 ),
        .O(dly_actual_dowrite_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    dly_actual_dowrite_i_24
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(dly_actual_dowrite_i_24_n_0));
  LUT6 #(
    .INIT(64'h747730337477FCFF)) 
    dly_actual_dowrite_i_25
       (.I0(dly_actual_dowrite_i_72_n_0),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(dly_actual_dowrite_i_73_n_0),
        .I3(dly_actual_dowrite_i_74_n_0),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I5(dly_actual_dowrite_i_75_n_0),
        .O(dly_actual_dowrite_i_25_n_0));
  LUT6 #(
    .INIT(64'hAB00ABFFABFFABFF)) 
    dly_actual_dowrite_i_26
       (.I0(dly_actual_dowrite_i_76_n_0),
        .I1(dly_actual_dowrite_i_77_n_0),
        .I2(\s_reg[state] [4]),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(dly_actual_dowrite_i_78_n_0),
        .I5(dly_actual_dowrite_i_79_n_0),
        .O(dly_actual_dowrite_i_26_n_0));
  LUT5 #(
    .INIT(32'hBFBFBFB0)) 
    dly_actual_dowrite_i_27
       (.I0(dly_actual_dowrite_i_80_n_0),
        .I1(dly_actual_dowrite_i_81_n_0),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(dly_actual_dowrite_i_82_n_0),
        .I4(dly_actual_dowrite_i_83_n_0),
        .O(dly_actual_dowrite_i_27_n_0));
  LUT6 #(
    .INIT(64'h44545554FFFFFFFF)) 
    dly_actual_dowrite_i_28
       (.I0(dly_actual_dowrite_i_84_n_0),
        .I1(dly_actual_dowrite_i_45_n_0),
        .I2(\FSM_sequential_s[state][0]_i_18_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I4(\FSM_sequential_s[state][6]_i_13_n_0 ),
        .I5(\FSM_sequential_s[state][6]_i_3_n_0 ),
        .O(dly_actual_dowrite_i_28_n_0));
  LUT6 #(
    .INIT(64'hFFFEFEFEFFFEFFFE)) 
    dly_actual_dowrite_i_29
       (.I0(dly_actual_dowrite_i_85_n_0),
        .I1(dly_actual_dowrite_i_86_n_0),
        .I2(dly_actual_dowrite_i_87_n_0),
        .I3(\s[is_icmp]_i_2_n_0 ),
        .I4(dly_actual_dowrite_i_88_n_0),
        .I5(dly_actual_dowrite_i_89_n_0),
        .O(dly_actual_dowrite_i_29_n_0));
  LUT6 #(
    .INIT(64'h00000000B8B8FC30)) 
    dly_actual_dowrite_i_3
       (.I0(dly_actual_dowrite_i_14_n_0),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(dly_actual_dowrite_i_15_n_0),
        .I3(dly_actual_dowrite_i_16_n_0),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I5(dly_actual_dowrite_i_17_n_0),
        .O(dly_actual_dowrite_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000000054FF)) 
    dly_actual_dowrite_i_30
       (.I0(dly_actual_dowrite_i_90_n_0),
        .I1(\FSM_sequential_s[state][5]_i_5_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I3(\s[is_icmp]_i_2_n_0 ),
        .I4(dly_actual_dowrite_i_91_n_0),
        .I5(dly_actual_dowrite_i_86_n_0),
        .O(dly_actual_dowrite_i_30_n_0));
  LUT6 #(
    .INIT(64'hAAFAAFFFAEFEFEFE)) 
    dly_actual_dowrite_i_31
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(rcksum_good),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\FSM_sequential_s[state][0]_i_14_n_0 ),
        .I4(\s_reg[ipv4_remain_is__n_0_0] ),
        .I5(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_31_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBABBBBBBBBB)) 
    dly_actual_dowrite_i_32
       (.I0(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I1(dly_actual_dowrite_i_45_n_0),
        .I2(rcksum_good),
        .I3(dly_actual_dowrite_i_92_n_0),
        .I4(dly_actual_dowrite_i_93_n_0),
        .I5(dly_actual_dowrite_i_94_n_0),
        .O(dly_actual_dowrite_i_32_n_0));
  LUT6 #(
    .INIT(64'hFEFF0000FFFFFFFF)) 
    dly_actual_dowrite_i_33
       (.I0(dly_actual_dowrite_i_95_n_0),
        .I1(dly_actual_dowrite_i_96_n_0),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(rcksum_good),
        .I4(dly_actual_dowrite_i_97_n_0),
        .I5(dly_actual_dowrite_i_98_n_0),
        .O(dly_actual_dowrite_i_33_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF20222222)) 
    dly_actual_dowrite_i_34
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(\FSM_sequential_s[state][1]_i_27_n_0 ),
        .I5(dly_actual_dowrite_i_99_n_0),
        .O(dly_actual_dowrite_i_34_n_0));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    dly_actual_dowrite_i_35
       (.I0(\dyn_in_stat[any_arp]_i_8_n_0 ),
        .I1(\dyn_in_stat[any_arp]_i_7_n_0 ),
        .I2(\dyn_in_stat[any_arp]_i_6_n_0 ),
        .I3(\dyn_in_stat[any_arp]_i_5_n_0 ),
        .I4(\s_reg[cksum_0]__0 ),
        .I5(rcksum_good),
        .O(dly_actual_dowrite_i_35_n_0));
  LUT6 #(
    .INIT(64'hEFEF0000000000FF)) 
    dly_actual_dowrite_i_36
       (.I0(dly_actual_dowrite_i_95_n_0),
        .I1(dly_actual_dowrite_i_96_n_0),
        .I2(rcksum_good),
        .I3(\s_reg[ipv4_remain_is__n_0_0] ),
        .I4(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(dly_actual_dowrite_i_36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h37FF)) 
    dly_actual_dowrite_i_37
       (.I0(\FSM_sequential_s[state][5]_i_8_n_0 ),
        .I1(\s_reg[ipv4_remain_is__n_0_0] ),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(dly_actual_dowrite_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFF8F88FFFFFFFF)) 
    dly_actual_dowrite_i_38
       (.I0(\s[dhcp_option_length_hi]_i_3_n_0 ),
        .I1(is_wlo_ff),
        .I2(\s[dhcp_option_remain][7]_i_10_n_0 ),
        .I3(is_whi_ff),
        .I4(dly_actual_dowrite_i_45_n_0),
        .I5(dly_actual_dowrite_i_100_n_0),
        .O(dly_actual_dowrite_i_38_n_0));
  LUT6 #(
    .INIT(64'h00080000FFFFFFFF)) 
    dly_actual_dowrite_i_39
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(\FSM_sequential_s[state][0]_i_16_n_0 ),
        .I2(dly_actual_dowrite_i_95_n_0),
        .I3(dly_actual_dowrite_i_96_n_0),
        .I4(rcksum_good),
        .I5(dly_actual_dowrite_i_101_n_0),
        .O(dly_actual_dowrite_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    dly_actual_dowrite_i_4
       (.I0(dly_actual_dowrite_i_18_n_0),
        .I1(\s_reg[state] [4]),
        .I2(dly_actual_dowrite_i_19_n_0),
        .I3(\FSM_sequential_s[state][4]_i_14_n_0 ),
        .I4(dly_actual_dowrite_i_20_n_0),
        .I5(dly_actual_dowrite_i_21_n_0),
        .O(dly_actual_dowrite_i_4_n_0));
  LUT6 #(
    .INIT(64'hFAFAEAEFAAAAAAAA)) 
    dly_actual_dowrite_i_40
       (.I0(\FSM_sequential_s[state][5]_i_6_n_0 ),
        .I1(is_whi_00),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(dly_actual_dowrite_i_102_n_0),
        .I4(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_40_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    dly_actual_dowrite_i_41
       (.I0(\s_reg[fill_ram_udpacc]_i_42_n_0 ),
        .I1(\dyn_in_stat[any_arp]_i_5_n_0 ),
        .I2(\dyn_in_stat[any_arp]_i_6_n_0 ),
        .I3(\dyn_in_stat[any_arp]_i_7_n_0 ),
        .I4(\dyn_in_stat[any_arp]_i_8_n_0 ),
        .I5(\s[accum_cksum]_i_4_n_0 ),
        .O(dly_actual_dowrite_i_41_n_0));
  LUT6 #(
    .INIT(64'h010D313D313D010D)) 
    dly_actual_dowrite_i_42
       (.I0(dly_actual_dowrite_i_103_n_0),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I3(dly_actual_dowrite_i_104_n_0),
        .I4(\tcp_recv[window_len][15]_i_2_n_0 ),
        .I5(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_42_n_0));
  LUT6 #(
    .INIT(64'hC8C0000CCCC0000C)) 
    dly_actual_dowrite_i_43
       (.I0(\s_reg[ipv4_remain_is__n_0_0] ),
        .I1(dly_wicmpcksum_i_2_n_0),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_43_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0200)) 
    dly_actual_dowrite_i_44
       (.I0(\FSM_sequential_s[state][4]_i_22_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\s_reg[is_udp_n_0_] ),
        .I3(dly_actual_dowrite_i_105_n_0),
        .I4(dly_actual_dowrite_i_106_n_0),
        .I5(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'hB)) 
    dly_actual_dowrite_i_45
       (.I0(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_45_n_0));
  LUT6 #(
    .INIT(64'hDDFDDDFDDDFDFDDD)) 
    dly_actual_dowrite_i_46
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_46_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFDFFFF)) 
    dly_actual_dowrite_i_47
       (.I0(dly_actual_dowrite_i_94_n_0),
        .I1(dly_actual_dowrite_i_93_n_0),
        .I2(dly_actual_dowrite_i_107_n_0),
        .I3(dly_actual_dowrite_i_108_n_0),
        .I4(rcksum_good),
        .I5(dly_actual_dowrite_i_45_n_0),
        .O(dly_actual_dowrite_i_47_n_0));
  LUT6 #(
    .INIT(64'hBB33BB33BB33BBF3)) 
    dly_actual_dowrite_i_48
       (.I0(is_w_0800),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(rcksum_good),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(dly_actual_dowrite_i_96_n_0),
        .I5(dly_actual_dowrite_i_95_n_0),
        .O(dly_actual_dowrite_i_48_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    dly_actual_dowrite_i_49
       (.I0(\info_counts[start_packet]_i_2_n_0 ),
        .I1(\dyn_in_stat[any_arp]_i_5_n_0 ),
        .I2(\dyn_in_stat[any_arp]_i_6_n_0 ),
        .I3(\dyn_in_stat[any_arp]_i_7_n_0 ),
        .I4(\dyn_in_stat[any_arp]_i_8_n_0 ),
        .I5(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_49_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF00FD)) 
    dly_actual_dowrite_i_5
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I2(dly_actual_dowrite_i_22_n_0),
        .I3(dly_actual_dowrite_i_23_n_0),
        .I4(dly_actual_dowrite_i_24_n_0),
        .I5(dly_actual_dowrite_i_25_n_0),
        .O(dly_actual_dowrite_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    dly_actual_dowrite_i_50
       (.I0(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_50_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    dly_actual_dowrite_i_51
       (.I0(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I4(\s_reg[ipv4_remain_is__n_0_0] ),
        .O(dly_actual_dowrite_i_51_n_0));
  LUT6 #(
    .INIT(64'h10FF101010FF10FF)) 
    dly_actual_dowrite_i_52
       (.I0(\s_reg[fill_ram_udpacc]_i_50_n_0 ),
        .I1(\info_counts[mac_for_us]_i_2_n_0 ),
        .I2(dly_actual_dowrite_i_109_n_0),
        .I3(dly_actual_dowrite_i_110_n_0),
        .I4(\s[cur_other_ip_port][portno][15]_i_2_n_0 ),
        .I5(\s[accum_cksum]_i_4_n_0 ),
        .O(dly_actual_dowrite_i_52_n_0));
  LUT6 #(
    .INIT(64'hAABA000000000000)) 
    dly_actual_dowrite_i_53
       (.I0(dly_actual_dowrite_i_111_n_0),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(dly_actual_dowrite_i_112_n_0),
        .I4(dly_actual_dowrite_i_113_n_0),
        .I5(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(dly_actual_dowrite_i_53_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    dly_actual_dowrite_i_54
       (.I0(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_54_n_0));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    dly_actual_dowrite_i_55
       (.I0(rcksum_good),
        .I1(dly_actual_dowrite_i_96_n_0),
        .I2(\dyn_in_stat[any_arp]_i_6_n_0 ),
        .I3(\dyn_in_stat[any_arp]_i_5_n_0 ),
        .I4(\FSM_sequential_s[state][0]_i_16_n_0 ),
        .I5(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_55_n_0));
  LUT6 #(
    .INIT(64'h00000503000005F3)) 
    dly_actual_dowrite_i_56
       (.I0(\FSM_sequential_s[state][5]_i_8_n_0 ),
        .I1(is_w_0000),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I5(\FSM_sequential_s[state][5]_i_9_n_0 ),
        .O(dly_actual_dowrite_i_56_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    dly_actual_dowrite_i_57
       (.I0(rcksum_good),
        .I1(dly_actual_dowrite_i_108_n_0),
        .I2(dly_actual_dowrite_i_107_n_0),
        .I3(dly_actual_dowrite_i_114_n_0),
        .I4(dly_actual_dowrite_i_115_n_0),
        .I5(dly_actual_dowrite_i_94_n_0),
        .O(dly_actual_dowrite_i_57_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h5044C355)) 
    dly_actual_dowrite_i_58
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(\s_reg[ipv4_remain_is__n_0_0] ),
        .I2(\FSM_sequential_s[state][0]_i_14_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(dly_actual_dowrite_i_58_n_0));
  LUT6 #(
    .INIT(64'h55555555575557FF)) 
    dly_actual_dowrite_i_59
       (.I0(\s_reg[fill_ram_udpacc]_i_53_n_0 ),
        .I1(is_tcp_seq_lo),
        .I2(\s_reg[fill_ram_tcp_template]__0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(\FSM_sequential_s[state][0]_i_21_n_0 ),
        .I5(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFE2E2FFE2)) 
    dly_actual_dowrite_i_6
       (.I0(dly_actual_dowrite_i_26_n_0),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(dly_actual_dowrite_i_27_n_0),
        .I3(dly_actual_dowrite_i_28_n_0),
        .I4(dly_actual_dowrite_i_29_n_0),
        .I5(dly_actual_dowrite_i_30_n_0),
        .O(dly_actual_dowrite_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    dly_actual_dowrite_i_60
       (.I0(\FSM_sequential_s[state][0]_i_14_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_60_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h0111FFFF)) 
    dly_actual_dowrite_i_61
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I2(\s_reg[ipv4_remain_is__n_0_0] ),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_61_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hAFBEFFBE)) 
    dly_actual_dowrite_i_62
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(\FSM_sequential_s[state][0]_i_14_n_0 ),
        .I2(\s_reg[ipv4_remain_is__n_0_0] ),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(dly_actual_dowrite_i_62_n_0));
  LUT6 #(
    .INIT(64'h0000404444444044)) 
    dly_actual_dowrite_i_63
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I2(dly_actual_dowrite_i_116_n_0),
        .I3(dly_actual_dowrite_i_117_n_0),
        .I4(\s[is_tcp_syn]_i_3_n_0 ),
        .I5(\s_reg[fill_ram_udpacc]_i_21_n_0 ),
        .O(dly_actual_dowrite_i_63_n_0));
  LUT6 #(
    .INIT(64'h5555555500041014)) 
    dly_actual_dowrite_i_64
       (.I0(\FSM_sequential_s[state][3]_i_8_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I3(dly_actual_dowrite_i_118_n_0),
        .I4(dly_actual_dowrite_i_119_n_0),
        .I5(dly_actual_dowrite_i_120_n_0),
        .O(dly_actual_dowrite_i_64_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h0704C0C0)) 
    dly_actual_dowrite_i_65
       (.I0(is_whi_00),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(is_whi_45),
        .I4(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_65_n_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    dly_actual_dowrite_i_66
       (.I0(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(\FSM_sequential_s[state][5]_i_12_n_0 ),
        .O(dly_actual_dowrite_i_66_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    dly_actual_dowrite_i_67
       (.I0(dly_actual_dowrite_i_121_n_0),
        .I1(dly_actual_dowrite_i_54_n_0),
        .I2(dly_actual_dowrite_i_96_n_0),
        .I3(\dyn_in_stat[any_arp]_i_6_n_0 ),
        .I4(\dyn_in_stat[any_arp]_i_5_n_0 ),
        .I5(\FSM_sequential_s[state][2]_i_21_n_0 ),
        .O(dly_actual_dowrite_i_67_n_0));
  LUT6 #(
    .INIT(64'h00000000FFF7FFFF)) 
    dly_actual_dowrite_i_68
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(\FSM_sequential_s[state][0]_i_16_n_0 ),
        .I2(dly_actual_dowrite_i_95_n_0),
        .I3(dly_actual_dowrite_i_96_n_0),
        .I4(rcksum_good),
        .I5(dly_actual_dowrite_i_122_n_0),
        .O(dly_actual_dowrite_i_68_n_0));
  LUT6 #(
    .INIT(64'hAAA8AAAA88888888)) 
    dly_actual_dowrite_i_69
       (.I0(dly_actual_dowrite_i_123_n_0),
        .I1(dly_actual_dowrite_i_124_n_0),
        .I2(dly_actual_dowrite_i_95_n_0),
        .I3(dly_actual_dowrite_i_96_n_0),
        .I4(rcksum_good),
        .I5(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_69_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    dly_actual_dowrite_i_7
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    dly_actual_dowrite_i_70
       (.I0(\s_reg[ipv4_remain_m8_ge__n_0_0] ),
        .I1(\s_reg[is_bootp]__0 ),
        .I2(\s_reg[is_ntp_n_0_] ),
        .O(dly_actual_dowrite_i_70_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    dly_actual_dowrite_i_71
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\s_reg[is_udp_n_0_] ),
        .O(dly_actual_dowrite_i_71_n_0));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    dly_actual_dowrite_i_72
       (.I0(dly_actual_dowrite_i_125_n_0),
        .I1(\s_reg[state] [4]),
        .I2(\s[cur_other_ip_port][ip01][15]_i_2_n_0 ),
        .I3(dly_actual_dowrite_i_126_n_0),
        .I4(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I5(\FSM_sequential_s[state][4]_i_13_n_0 ),
        .O(dly_actual_dowrite_i_72_n_0));
  LUT6 #(
    .INIT(64'h00007F00FFFFFFFF)) 
    dly_actual_dowrite_i_73
       (.I0(\s[cur_other_ip_port][ip01][15]_i_2_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I5(dly_actual_dowrite_i_110_n_0),
        .O(dly_actual_dowrite_i_73_n_0));
  LUT6 #(
    .INIT(64'hABABABFBABFBABFB)) 
    dly_actual_dowrite_i_74
       (.I0(\info_counts[mac_for_us]_i_2_n_0 ),
        .I1(dly_actual_dowrite_i_127_n_0),
        .I2(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I3(dly_actual_dowrite_i_128_n_0),
        .I4(\s[cur_other_ip_port][ip01][15]_i_2_n_0 ),
        .I5(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .O(dly_actual_dowrite_i_74_n_0));
  LUT6 #(
    .INIT(64'h3333333080CCCCCC)) 
    dly_actual_dowrite_i_75
       (.I0(is_w_0000),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_75_n_0));
  LUT6 #(
    .INIT(64'h4444444404444444)) 
    dly_actual_dowrite_i_76
       (.I0(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I5(\s_reg[ipv4_remain_is__n_0_0] ),
        .O(dly_actual_dowrite_i_76_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAFBFF)) 
    dly_actual_dowrite_i_77
       (.I0(dly_actual_dowrite_i_129_n_0),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\FSM_sequential_s[state][2]_i_33_n_0 ),
        .I3(\FSM_sequential_s[state][2]_i_34_n_0 ),
        .I4(dly_actual_dowrite_i_130_n_0),
        .I5(dly_actual_dowrite_i_131_n_0),
        .O(dly_actual_dowrite_i_77_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA0A020A0)) 
    dly_actual_dowrite_i_78
       (.I0(dly_actual_dowrite_i_132_n_0),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I4(\s_reg[ipv4_remain_is__n_0_0] ),
        .I5(\info_counts[arp_our_ip]_i_2_n_0 ),
        .O(dly_actual_dowrite_i_78_n_0));
  LUT6 #(
    .INIT(64'hEFEFEFFFEEEEEFFF)) 
    dly_actual_dowrite_i_79
       (.I0(\FSM_sequential_s[state][5]_i_6_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I3(dly_actual_dowrite_i_102_n_0),
        .I4(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I5(\FSM_sequential_s[state][5]_i_12_n_0 ),
        .O(dly_actual_dowrite_i_79_n_0));
  LUT6 #(
    .INIT(64'h5D005D0000005D00)) 
    dly_actual_dowrite_i_8
       (.I0(\s_reg[state] [4]),
        .I1(dly_actual_dowrite_i_31_n_0),
        .I2(dly_actual_dowrite_i_32_n_0),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(dly_actual_dowrite_i_33_n_0),
        .I5(dly_actual_dowrite_i_34_n_0),
        .O(dly_actual_dowrite_i_8_n_0));
  LUT6 #(
    .INIT(64'h00005454000000FF)) 
    dly_actual_dowrite_i_80
       (.I0(dly_actual_dowrite_i_133_n_0),
        .I1(dly_actual_dowrite_i_134_n_0),
        .I2(dly_actual_dowrite_i_135_n_0),
        .I3(dly_actual_dowrite_i_136_n_0),
        .I4(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I5(\s_reg[state] [4]),
        .O(dly_actual_dowrite_i_80_n_0));
  LUT6 #(
    .INIT(64'hCBC9CFC9FFFFFFFF)) 
    dly_actual_dowrite_i_81
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\FSM_sequential_s[state][0]_i_14_n_0 ),
        .I4(\s_reg[ipv4_remain_is__n_0_0] ),
        .I5(dly_actual_dowrite_i_137_n_0),
        .O(dly_actual_dowrite_i_81_n_0));
  LUT6 #(
    .INIT(64'h1400040455555555)) 
    dly_actual_dowrite_i_82
       (.I0(\FSM_sequential_s[state][5]_i_6_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I3(\FSM_sequential_s[state][0]_i_14_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I5(dly_actual_dowrite_i_138_n_0),
        .O(dly_actual_dowrite_i_82_n_0));
  LUT6 #(
    .INIT(64'h0000FF0F5555CCCC)) 
    dly_actual_dowrite_i_83
       (.I0(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I1(dly_actual_dowrite_i_139_n_0),
        .I2(dly_actual_dowrite_i_140_n_0),
        .I3(dly_actual_dowrite_i_141_n_0),
        .I4(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I5(\s_reg[state] [4]),
        .O(dly_actual_dowrite_i_83_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0010F010)) 
    dly_actual_dowrite_i_84
       (.I0(\FSM_sequential_s[state][0]_i_8_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I4(dly_actual_dowrite_i_142_n_0),
        .I5(\s[is_tcp_syn]_i_3_n_0 ),
        .O(dly_actual_dowrite_i_84_n_0));
  LUT6 #(
    .INIT(64'h00000000FBFBFFFB)) 
    dly_actual_dowrite_i_85
       (.I0(dly_actual_dowrite_i_50_n_0),
        .I1(\s_reg[state] [4]),
        .I2(dly_actual_dowrite_i_143_n_0),
        .I3(dly_actual_dowrite_i_144_n_0),
        .I4(\FSM_sequential_s[state][5]_i_9_n_0 ),
        .I5(dly_actual_dowrite_i_145_n_0),
        .O(dly_actual_dowrite_i_85_n_0));
  LUT6 #(
    .INIT(64'h1011101010101010)) 
    dly_actual_dowrite_i_86
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s[state][6]_i_17_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(dly_actual_dowrite_i_128_n_0),
        .I5(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_86_n_0));
  LUT6 #(
    .INIT(64'h00002AAAAAAA2AAA)) 
    dly_actual_dowrite_i_87
       (.I0(\FSM_sequential_s[state][4]_i_14_n_0 ),
        .I1(is_w_0800),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\FSM_sequential_s[state][4]_i_15_n_0 ),
        .I4(\s_reg[state] [4]),
        .I5(dly_actual_dowrite_i_125_n_0),
        .O(dly_actual_dowrite_i_87_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h05150111)) 
    dly_actual_dowrite_i_88
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(is_whi_45),
        .I4(\FSM_sequential_s[state][5]_i_12_n_0 ),
        .O(dly_actual_dowrite_i_88_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F7F7F75)) 
    dly_actual_dowrite_i_89
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(is_whi_00),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(is_w_0000),
        .I4(is_w_4000),
        .I5(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_89_n_0));
  LUT6 #(
    .INIT(64'h14141410FFFFFFFF)) 
    dly_actual_dowrite_i_9
       (.I0(\info_counts[mac_for_us]_i_2_n_0 ),
        .I1(\s[accum_cksum]_i_4_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I3(dly_actual_dowrite_i_35_n_0),
        .I4(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(dly_actual_dowrite_i_9_n_0));
  LUT6 #(
    .INIT(64'hAAAA000288880002)) 
    dly_actual_dowrite_i_90
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(is_w_4000),
        .I3(is_w_0000),
        .I4(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I5(is_whi_00),
        .O(dly_actual_dowrite_i_90_n_0));
  LUT6 #(
    .INIT(64'h55555555333F0000)) 
    dly_actual_dowrite_i_91
       (.I0(dly_actual_dowrite_i_146_n_0),
        .I1(dly_actual_dowrite_i_147_n_0),
        .I2(\s[dhcp_option_remain][7]_i_6_n_0 ),
        .I3(\FSM_sequential_s[state][5]_i_6_n_0 ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(dly_actual_dowrite_i_91_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    dly_actual_dowrite_i_92
       (.I0(dly_actual_dowrite_i_148_n_0),
        .I1(dly_actual_dowrite_i_149_n_0),
        .I2(dly_actual_dowrite_i_150_n_0),
        .I3(dly_actual_dowrite_i_151_n_0),
        .O(dly_actual_dowrite_i_92_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    dly_actual_dowrite_i_93
       (.I0(dly_actual_dowrite_i_152_n_0),
        .I1(dly_actual_dowrite_i_153_n_0),
        .I2(dly_actual_dowrite_i_154_n_0),
        .I3(dly_actual_dowrite_i_155_n_0),
        .O(dly_actual_dowrite_i_93_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    dly_actual_dowrite_i_94
       (.I0(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .O(dly_actual_dowrite_i_94_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    dly_actual_dowrite_i_95
       (.I0(\dyn_in_stat[any_arp]_i_10_n_0 ),
        .I1(dly_actual_dowrite_i_156_n_0),
        .I2(\dyn_in_stat[any_arp]_i_9_n_0 ),
        .I3(dly_actual_dowrite_i_157_n_0),
        .O(dly_actual_dowrite_i_95_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    dly_actual_dowrite_i_96
       (.I0(\dyn_in_stat[any_arp]_i_12_n_0 ),
        .I1(dly_actual_dowrite_i_158_n_0),
        .I2(\dyn_in_stat[any_arp]_i_11_n_0 ),
        .I3(dly_actual_dowrite_i_159_n_0),
        .O(dly_actual_dowrite_i_96_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    dly_actual_dowrite_i_97
       (.I0(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I2(is_w_0800),
        .O(dly_actual_dowrite_i_97_n_0));
  LUT6 #(
    .INIT(64'h0000008088888888)) 
    dly_actual_dowrite_i_98
       (.I0(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(dly_actual_dowrite_i_160_n_0),
        .I3(\FSM_sequential_s[state][0]_i_25_n_0 ),
        .I4(\FSM_sequential_s[state][0]_i_26_n_0 ),
        .I5(\s[accum_cksum]_i_4_n_0 ),
        .O(dly_actual_dowrite_i_98_n_0));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    dly_actual_dowrite_i_99
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I3(\s_reg[ipv4_remain_is__n_0_0] ),
        .I4(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .O(dly_actual_dowrite_i_99_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dly_actual_dowrite_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(dly_actual_dowrite0),
        .Q(dly_actual_dowrite),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_wdata_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_wdata[0]),
        .Q(\dly_actual_wdata_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_wdata_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_wdata[10]),
        .Q(\dly_actual_wdata_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_wdata_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_wdata[11]),
        .Q(\dly_actual_wdata_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_wdata_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_wdata[12]),
        .Q(\dly_actual_wdata_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_wdata_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_wdata[13]),
        .Q(\dly_actual_wdata_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_wdata_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_wdata[14]),
        .Q(\dly_actual_wdata_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_wdata_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_wdata[15]),
        .Q(\dly_actual_wdata_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_wdata_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_wdata[1]),
        .Q(\dly_actual_wdata_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_wdata_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_wdata[2]),
        .Q(\dly_actual_wdata_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_wdata_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_wdata[3]),
        .Q(\dly_actual_wdata_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_wdata_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_wdata[4]),
        .Q(\dly_actual_wdata_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_wdata_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_wdata[5]),
        .Q(\dly_actual_wdata_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_wdata_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_wdata[6]),
        .Q(\dly_actual_wdata_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_wdata_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_wdata[7]),
        .Q(\dly_actual_wdata_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_wdata_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_wdata[8]),
        .Q(\dly_actual_wdata_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_wdata_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_wdata[9]),
        .Q(\dly_actual_wdata_reg[15]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \dly_actual_woff[10]_i_1 
       (.I0(dly_wicmpcksum),
        .I1(dly_wudpcksum),
        .O(\dly_actual_woff[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dly_actual_woff[2]_i_1 
       (.I0(actual_woff[2]),
        .I1(dly_wicmpcksum),
        .O(\dly_actual_woff[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dly_actual_woff[3]_i_1 
       (.I0(actual_woff[3]),
        .I1(dly_wicmpcksum),
        .O(\dly_actual_woff[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_woff_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_woff[10]),
        .Q(\dly_actual_woff_reg[10]_0 [9]),
        .R(\dly_actual_woff[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_woff_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_woff[1]),
        .Q(\dly_actual_woff_reg[10]_0 [0]),
        .R(\dly_actual_woff[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_woff_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\dly_actual_woff[2]_i_1_n_0 ),
        .Q(\dly_actual_woff_reg[10]_0 [1]),
        .R(dly_wudpcksum));
  FDSE #(
    .INIT(1'b0)) 
    \dly_actual_woff_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\dly_actual_woff[3]_i_1_n_0 ),
        .Q(\dly_actual_woff_reg[10]_0 [2]),
        .S(dly_wudpcksum));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_woff_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_woff[4]),
        .Q(\dly_actual_woff_reg[10]_0 [3]),
        .R(\dly_actual_woff[10]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \dly_actual_woff_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_woff[5]),
        .Q(\dly_actual_woff_reg[10]_0 [4]),
        .S(\dly_actual_woff[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_woff_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_woff[6]),
        .Q(\dly_actual_woff_reg[10]_0 [5]),
        .R(\dly_actual_woff[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_woff_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_woff[7]),
        .Q(\dly_actual_woff_reg[10]_0 [6]),
        .R(\dly_actual_woff[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_woff_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_woff[8]),
        .Q(\dly_actual_woff_reg[10]_0 [7]),
        .R(\dly_actual_woff[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dly_actual_woff_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(actual_woff[9]),
        .Q(\dly_actual_woff_reg[10]_0 [8]),
        .R(\dly_actual_woff[10]_i_1_n_0 ));
  FDRE dly_s_accum_cksum_reg
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[accum_cksum]__0 ),
        .Q(dly_s_accum_cksum),
        .R(1'b0));
  FDRE \dly_s_psdcksum_reg[0] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[psdcksum_n_0_][0] ),
        .Q(dly_s_psdcksum[0]),
        .R(1'b0));
  FDRE \dly_s_psdcksum_reg[10] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[psdcksum_n_0_][10] ),
        .Q(dly_s_psdcksum[10]),
        .R(1'b0));
  FDRE \dly_s_psdcksum_reg[11] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[psdcksum_n_0_][11] ),
        .Q(dly_s_psdcksum[11]),
        .R(1'b0));
  FDRE \dly_s_psdcksum_reg[12] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[psdcksum_n_0_][12] ),
        .Q(dly_s_psdcksum[12]),
        .R(1'b0));
  FDRE \dly_s_psdcksum_reg[13] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[psdcksum_n_0_][13] ),
        .Q(dly_s_psdcksum[13]),
        .R(1'b0));
  FDRE \dly_s_psdcksum_reg[14] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[psdcksum_n_0_][14] ),
        .Q(dly_s_psdcksum[14]),
        .R(1'b0));
  FDRE \dly_s_psdcksum_reg[15] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[psdcksum_n_0_][15] ),
        .Q(dly_s_psdcksum[15]),
        .R(1'b0));
  FDRE \dly_s_psdcksum_reg[16] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(R),
        .Q(dly_s_psdcksum[16]),
        .R(1'b0));
  FDRE \dly_s_psdcksum_reg[1] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[psdcksum_n_0_][1] ),
        .Q(dly_s_psdcksum[1]),
        .R(1'b0));
  FDRE \dly_s_psdcksum_reg[2] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[psdcksum_n_0_][2] ),
        .Q(dly_s_psdcksum[2]),
        .R(1'b0));
  FDRE \dly_s_psdcksum_reg[3] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[psdcksum_n_0_][3] ),
        .Q(dly_s_psdcksum[3]),
        .R(1'b0));
  FDRE \dly_s_psdcksum_reg[4] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[psdcksum_n_0_][4] ),
        .Q(dly_s_psdcksum[4]),
        .R(1'b0));
  FDRE \dly_s_psdcksum_reg[5] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[psdcksum_n_0_][5] ),
        .Q(dly_s_psdcksum[5]),
        .R(1'b0));
  FDRE \dly_s_psdcksum_reg[6] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[psdcksum_n_0_][6] ),
        .Q(dly_s_psdcksum[6]),
        .R(1'b0));
  FDRE \dly_s_psdcksum_reg[7] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[psdcksum_n_0_][7] ),
        .Q(dly_s_psdcksum[7]),
        .R(1'b0));
  FDRE \dly_s_psdcksum_reg[8] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[psdcksum_n_0_][8] ),
        .Q(dly_s_psdcksum[8]),
        .R(1'b0));
  FDRE \dly_s_psdcksum_reg[9] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[psdcksum_n_0_][9] ),
        .Q(dly_s_psdcksum[9]),
        .R(1'b0));
  FDRE dly_s_pseudo_cksum_reg
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[pseudo_cksum]__0 ),
        .Q(dly_s_pseudo_cksum),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    dly_wicmpcksum_i_1
       (.I0(\s_reg[state] [2]),
        .I1(\s_reg[state] [6]),
        .I2(dly_wicmpcksum_i_2_n_0),
        .I3(\s_reg[state] [3]),
        .I4(\s_reg[state] [1]),
        .I5(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(dly_wicmpcksum_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dly_wicmpcksum_i_2
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(dly_wicmpcksum_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dly_wicmpcksum_reg
       (.C(clk_in),
        .CE(got_word_prev),
        .D(dly_wicmpcksum_i_1_n_0),
        .Q(dly_wicmpcksum),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000002)) 
    dly_wudpcksum_i_1
       (.I0(dly_wudpcksum_i_2_n_0),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [1]),
        .I3(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I4(\s_reg[state] [3]),
        .I5(\s_reg[state] [4]),
        .O(\a[wudpcksum] ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h2)) 
    dly_wudpcksum_i_2
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(dly_wudpcksum_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dly_wudpcksum_reg
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\a[wudpcksum] ),
        .Q(dly_wudpcksum),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \downcount[0]_i_1 
       (.I0(\dyn_in_stat_reg[any_arp]_0 ),
        .I1(\downcount_reg[0]_0 ),
        .O(\downcount_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \dp_ram_arp_icmp_porto[wr]_i_1 
       (.I0(dly_actual_dowrite),
        .O(\dp_ram_arp_icmp_porto[wr]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dp_ram_arp_icmp_porto_reg[wr] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[fill_ram_arp_icmp]__0 ),
        .Q(WEA),
        .R(\dp_ram_arp_icmp_porto[wr]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dp_ram_tcp_template_porto_reg[wr] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[fill_ram_tcp_template]__0 ),
        .Q(\dp_ram_tcp_template_porto_reg[wr]_0 ),
        .R(\dp_ram_arp_icmp_porto[wr]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dp_ram_udp_regacc_porto_reg[wr] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[fill_ram_udp_regacc]__0 ),
        .Q(\dp_ram_udp_regacc_porto_reg[wr]_0 ),
        .R(\dp_ram_arp_icmp_porto[wr]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dyn_in_stat[any_arp]_i_1 
       (.I0(got_word_prev),
        .O(\dyn_in_stat[any_arp]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \dyn_in_stat[any_arp]_i_10 
       (.I0(crc32[4]),
        .I1(crc32[26]),
        .I2(crc32[31]),
        .I3(crc32[27]),
        .O(\dyn_in_stat[any_arp]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \dyn_in_stat[any_arp]_i_11 
       (.I0(crc32[0]),
        .I1(crc32[18]),
        .I2(crc32[28]),
        .I3(crc32[16]),
        .O(\dyn_in_stat[any_arp]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \dyn_in_stat[any_arp]_i_12 
       (.I0(crc32[6]),
        .I1(crc32[12]),
        .I2(crc32[20]),
        .I3(crc32[13]),
        .O(\dyn_in_stat[any_arp]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \dyn_in_stat[any_arp]_i_2 
       (.I0(\dyn_in_stat[any_arp]_i_3_n_0 ),
        .I1(\s_reg[is_rarp_resp]__0 ),
        .I2(\dyn_in_stat[any_arp]_i_4_n_0 ),
        .I3(\FSM_sequential_s[state][5]_i_4_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I5(\FSM_sequential_s[state][5]_i_6_n_0 ),
        .O(\a[any_arp] ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dyn_in_stat[any_arp]_i_3 
       (.I0(\dyn_in_stat[any_arp]_i_5_n_0 ),
        .I1(\dyn_in_stat[any_arp]_i_6_n_0 ),
        .I2(\dyn_in_stat[any_arp]_i_7_n_0 ),
        .I3(\dyn_in_stat[any_arp]_i_8_n_0 ),
        .O(\dyn_in_stat[any_arp]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dyn_in_stat[any_arp]_i_4 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .O(\dyn_in_stat[any_arp]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \dyn_in_stat[any_arp]_i_5 
       (.I0(crc32[23]),
        .I1(crc32[30]),
        .I2(crc32[25]),
        .I3(crc32[3]),
        .I4(\dyn_in_stat[any_arp]_i_9_n_0 ),
        .O(\dyn_in_stat[any_arp]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \dyn_in_stat[any_arp]_i_6 
       (.I0(crc32[2]),
        .I1(crc32[22]),
        .I2(crc32[15]),
        .I3(crc32[10]),
        .I4(\dyn_in_stat[any_arp]_i_10_n_0 ),
        .O(\dyn_in_stat[any_arp]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \dyn_in_stat[any_arp]_i_7 
       (.I0(crc32[9]),
        .I1(crc32[19]),
        .I2(crc32[11]),
        .I3(crc32[5]),
        .I4(\dyn_in_stat[any_arp]_i_11_n_0 ),
        .O(\dyn_in_stat[any_arp]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \dyn_in_stat[any_arp]_i_8 
       (.I0(crc32[17]),
        .I1(crc32[29]),
        .I2(crc32[24]),
        .I3(crc32[1]),
        .I4(\dyn_in_stat[any_arp]_i_12_n_0 ),
        .O(\dyn_in_stat[any_arp]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \dyn_in_stat[any_arp]_i_9 
       (.I0(crc32[8]),
        .I1(crc32[14]),
        .I2(crc32[21]),
        .I3(crc32[7]),
        .O(\dyn_in_stat[any_arp]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dyn_in_stat[good_dhcp_ack]_i_1 
       (.I0(\dyn_in_stat[good_dhcp_offer]_i_2_n_0 ),
        .I1(\s_reg[is_our_ip]__0 ),
        .I2(\s_reg[is_dhcp_ack]__0 ),
        .I3(\dyn_in_stat[good_dhcp_offer]_i_3_n_0 ),
        .O(\a[good_dhcp_ack] ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dyn_in_stat[good_dhcp_offer]_i_1 
       (.I0(\dyn_in_stat[good_dhcp_offer]_i_2_n_0 ),
        .I1(\s_reg[is_dhcp_offer]__0 ),
        .I2(\dyn_in_stat[good_dhcp_offer]_i_3_n_0 ),
        .O(\a[good_dhcp_offer] ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \dyn_in_stat[good_dhcp_offer]_i_2 
       (.I0(rcksum_good),
        .I1(\dyn_in_stat[any_arp]_i_8_n_0 ),
        .I2(\dyn_in_stat[any_arp]_i_7_n_0 ),
        .I3(\dyn_in_stat[any_arp]_i_6_n_0 ),
        .I4(\dyn_in_stat[any_arp]_i_5_n_0 ),
        .O(\dyn_in_stat[good_dhcp_offer]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \dyn_in_stat[good_dhcp_offer]_i_3 
       (.I0(\s_reg[is_our_mac]__0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(\dyn_in_stat[good_dhcp_offer]_i_4_n_0 ),
        .I5(\dyn_in_stat[any_arp]_i_4_n_0 ),
        .O(\dyn_in_stat[good_dhcp_offer]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dyn_in_stat[good_dhcp_offer]_i_4 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\dyn_in_stat[good_dhcp_offer]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \dyn_in_stat[good_rarp]_i_1 
       (.I0(got_word_prev),
        .I1(\s_reg[is_our_mac]__0 ),
        .O(\dyn_in_stat[good_rarp]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \dyn_in_stat[good_rarp]_i_2 
       (.I0(\dyn_in_stat[good_rarp]_i_3_n_0 ),
        .I1(\s_reg[is_rarp_resp]__0 ),
        .I2(\dyn_in_stat[any_arp]_i_4_n_0 ),
        .I3(\FSM_sequential_s[state][5]_i_4_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I5(\FSM_sequential_s[state][5]_i_6_n_0 ),
        .O(\a[good_rarp] ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dyn_in_stat[good_rarp]_i_3 
       (.I0(\s_reg[is_our_mac]__0 ),
        .I1(\dyn_in_stat[any_arp]_i_3_n_0 ),
        .O(\dyn_in_stat[good_rarp]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dyn_in_stat_reg[any_arp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[any_arp] ),
        .Q(\dyn_ctrl_in_stat[any_arp] ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dyn_in_stat_reg[good_dhcp_ack] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[good_dhcp_ack] ),
        .Q(\dyn_ctrl_in_stat[good_dhcp_ack] ),
        .R(\dyn_in_stat[good_rarp]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dyn_in_stat_reg[good_dhcp_offer] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[good_dhcp_offer] ),
        .Q(\dyn_ctrl_in_stat[good_dhcp_offer] ),
        .R(\dyn_in_stat[good_rarp]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dyn_in_stat_reg[good_rarp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[good_rarp] ),
        .Q(\dyn_ctrl_in_stat[good_rarp] ),
        .R(\dyn_in_stat[good_rarp]_i_1_n_0 ));
  FDRE got_word_prev1_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(in_got_word),
        .Q(got_word_prev1),
        .R(1'b0));
  FDRE got_word_prev_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(got_word_prev1),
        .Q(got_word_prev),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \info_counts[abort_repeat]_i_1 
       (.I0(\tcp_ctrl_recv[got_ack] ),
        .I1(\info_counts_reg[abort_repeat] ),
        .I2(\s_stat_reg[base_seqno][16] ),
        .O(\tcp_recv_reg[got_ack]_4 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \info_counts[arp_our_ip]_i_1 
       (.I0(\s[cur_other_ip_port][ip01][15]_i_2_n_0 ),
        .I1(\s_reg[state] [5]),
        .I2(\s_reg[state] [6]),
        .I3(\info_counts[arp_our_ip]_i_2_n_0 ),
        .I4(\s_reg[state] [0]),
        .I5(\s[pseudo_cksum]_i_2_n_0 ),
        .O(\cnts[arp_our_ip] ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \info_counts[arp_our_ip]_i_2 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .O(\info_counts[arp_our_ip]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4000000040550055)) 
    \info_counts[bad_cksum]_i_1 
       (.I0(rcksum_good),
        .I1(\info_counts[bad_cksum]_i_2_n_0 ),
        .I2(\s_reg[state] [6]),
        .I3(\s_reg[state] [0]),
        .I4(\info_counts[mac_for_us]_i_2_n_0 ),
        .I5(\info_counts[bad_cksum]_i_3_n_0 ),
        .O(\info_counts[bad_cksum]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h00A00900)) 
    \info_counts[bad_cksum]_i_2 
       (.I0(\s_reg[state] [2]),
        .I1(\s_reg[state] [4]),
        .I2(\s_reg[state] [1]),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\s_reg[state] [3]),
        .O(\info_counts[bad_cksum]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFD6F)) 
    \info_counts[bad_cksum]_i_3 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\s_reg[state] [6]),
        .I3(\s_reg[state] [2]),
        .I4(\s_reg[state] [3]),
        .I5(\s_reg[state] [1]),
        .O(\info_counts[bad_cksum]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h080808C808080808)) 
    \info_counts[bad_crc]_i_1 
       (.I0(\info_counts[bad_crc]_i_2_n_0 ),
        .I1(\dyn_in_stat[any_arp]_i_3_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\info_counts[bad_crc]_i_3_n_0 ),
        .I4(\info_counts[bad_crc]_i_4_n_0 ),
        .I5(\info_counts[bad_crc]_i_5_n_0 ),
        .O(\cnts[bad_crc] ));
  LUT6 #(
    .INIT(64'h0008001080010000)) 
    \info_counts[bad_crc]_i_2 
       (.I0(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [3]),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\s_reg[state] [6]),
        .I5(\s_reg[state] [4]),
        .O(\info_counts[bad_crc]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \info_counts[bad_crc]_i_3 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .O(\info_counts[bad_crc]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \info_counts[bad_crc]_i_4 
       (.I0(\s_reg[state] [4]),
        .I1(\s_reg[state] [6]),
        .I2(\s_reg[state] [2]),
        .O(\info_counts[bad_crc]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \info_counts[bad_crc]_i_5 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\s_reg[state] [3]),
        .I2(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .O(\info_counts[bad_crc]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \info_counts[good_arp]_i_1 
       (.I0(\dyn_in_stat[good_rarp]_i_3_n_0 ),
        .I1(\s_reg[is_rarp_resp]__0 ),
        .I2(\dyn_in_stat[any_arp]_i_4_n_0 ),
        .I3(\FSM_sequential_s[state][5]_i_4_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I5(\FSM_sequential_s[state][5]_i_6_n_0 ),
        .O(\a[good_arp] ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \info_counts[good_bootp]_i_1 
       (.I0(\dyn_in_stat[good_dhcp_offer]_i_2_n_0 ),
        .I1(\s_reg[is_bootp]__0 ),
        .I2(\dyn_in_stat[good_dhcp_offer]_i_3_n_0 ),
        .O(\a[good_bootp] ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \info_counts[good_icmp]_i_1 
       (.I0(\info_counts[good_icmp]_i_2_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I5(\info_counts[arp_our_ip]_i_2_n_0 ),
        .O(\a[good_icmp] ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \info_counts[good_icmp]_i_2 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\dyn_in_stat[good_dhcp_offer]_i_2_n_0 ),
        .O(\info_counts[good_icmp]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \info_counts[good_ntp]_i_1 
       (.I0(rcksum_good),
        .I1(\s_reg[cksum_0]__0 ),
        .I2(\dyn_in_stat[any_arp]_i_3_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\info_counts[start_packet]_i_2_n_0 ),
        .I5(\info_counts[good_ntp]_i_2_n_0 ),
        .O(\a[good_ntp] ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \info_counts[good_ntp]_i_2 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .O(\info_counts[good_ntp]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \info_counts[good_tcp]_i_1 
       (.I0(\info_counts[good_tcp]_i_2_n_0 ),
        .I1(rcksum_good),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\dyn_in_stat[any_arp]_i_3_n_0 ),
        .O(\a[good_tcp_packet] ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \info_counts[good_tcp]_i_2 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\s_reg[state] [3]),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\s_reg[state] [6]),
        .I5(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .O(\info_counts[good_tcp]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \info_counts[good_udp]_i_1 
       (.I0(\dyn_in_stat[good_dhcp_offer]_i_2_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(\info_counts[good_udp]_i_2_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I5(\info_counts[good_udp]_i_3_n_0 ),
        .O(\a[good_udp_regacc] ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \info_counts[good_udp]_i_2 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .O(\info_counts[good_udp]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \info_counts[good_udp]_i_3 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\info_counts[good_udp]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h22222022)) 
    \info_counts[incomplete]_i_1 
       (.I0(new_packet_prev),
        .I1(\info_counts[incomplete]_i_2_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I4(\info_counts[incomplete]_i_3_n_0 ),
        .O(\info_counts[incomplete]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \info_counts[incomplete]_i_2 
       (.I0(\info_counts[start_packet]_i_2_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\s_reg[state] [4]),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(\info_counts[incomplete]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \info_counts[incomplete]_i_3 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\s_reg[state] [4]),
        .O(\info_counts[incomplete]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \info_counts[ip_a_for_us]_i_1 
       (.I0(\s_reg[prev_our_a_ip01]__0 ),
        .I1(is_our_a_ip23),
        .I2(\s[pseudo_cksum]_i_3_n_0 ),
        .O(\cnts[ip_a_for_us] ));
  LUT4 #(
    .INIT(16'h0080)) 
    \info_counts[ip_b_for_us]_i_1 
       (.I0(\s_reg[prev_our_b_ip01]__0 ),
        .I1(is_our_b_ip23),
        .I2(\info_counts_reg[ip_b_for_us]_1 ),
        .I3(\s[pseudo_cksum]_i_3_n_0 ),
        .O(\cnts[ip_b_for_us] ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \info_counts[ip_hdr_ok]_i_1 
       (.I0(\s_reg[state] [0]),
        .I1(\s_reg[state] [1]),
        .I2(\s_reg[state] [4]),
        .I3(\s_reg[state] [6]),
        .I4(\s_reg[state] [5]),
        .I5(\s[cur_other_ip_port][portno][15]_i_2_n_0 ),
        .O(\cnts[ip_hdr_ok] ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \info_counts[mac_for_us]_i_1 
       (.I0(\info_counts[mac_for_us]_i_2_n_0 ),
        .I1(\FSM_sequential_s[state][5]_i_4_n_0 ),
        .I2(\s_reg[is_our_mac]__0 ),
        .I3(\s_reg[state] [1]),
        .I4(\s_reg[state] [3]),
        .I5(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(\cnts[mac_for_us] ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \info_counts[mac_for_us]_i_2 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\info_counts[mac_for_us]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \info_counts[same_ack]_i_1 
       (.I0(\tcp_ctrl_recv[got_ack] ),
        .I1(\s_stat_reg[base_seqno][16] ),
        .O(\tcp_recv_reg[got_ack]_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \info_counts[spurious]_i_1 
       (.I0(\s_reg[state] [3]),
        .I1(\s_reg[state] [6]),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(\s[dhcp_option_remain][7]_i_6_n_0 ),
        .I5(\info_counts[spurious]_i_3_n_0 ),
        .O(\info_counts[spurious]1_out ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \info_counts[spurious]_i_2 
       (.I0(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I1(\s_reg[state] [1]),
        .I2(\s_reg[state] [3]),
        .I3(dly_wicmpcksum_i_2_n_0),
        .I4(\info_counts[spurious]_i_4_n_0 ),
        .I5(new_packet_prev),
        .O(\info_counts[spurious]0_out ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAAAA)) 
    \info_counts[spurious]_i_3 
       (.I0(new_packet_prev),
        .I1(\info_counts[spurious]_i_4_n_0 ),
        .I2(dly_wicmpcksum_i_2_n_0),
        .I3(\s_reg[state] [3]),
        .I4(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(\info_counts[spurious]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \info_counts[spurious]_i_4 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .O(\info_counts[spurious]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000000)) 
    \info_counts[start_arp]_i_1 
       (.I0(\info_counts[mac_for_us]_i_2_n_0 ),
        .I1(\s_reg[state] [6]),
        .I2(\s_reg[state] [0]),
        .I3(is_w_8035),
        .I4(is_w_0806),
        .I5(\info_counts[start_arp]_i_2_n_0 ),
        .O(\cnts[start_arp] ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \info_counts[start_arp]_i_2 
       (.I0(\s_reg[state] [3]),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [1]),
        .O(\info_counts[start_arp]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \info_counts[start_bootp]_i_1 
       (.I0(\s_reg[state] [3]),
        .I1(\s_reg[state] [5]),
        .I2(\s_reg[state] [2]),
        .I3(\s[accum_cksum]_i_4_n_0 ),
        .I4(\FSM_sequential_s[state][3]_i_6_n_0 ),
        .I5(\info_counts[start_bootp]_i_2_n_0 ),
        .O(\cnts[start_bootp] ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \info_counts[start_bootp]_i_2 
       (.I0(rcksum_good),
        .I1(\info_counts[start_bootp]_i_3_n_0 ),
        .I2(\info_counts[start_bootp]_i_4_n_0 ),
        .I3(\info_counts[start_bootp]_i_5_n_0 ),
        .I4(\info_counts[start_bootp]_i_6_n_0 ),
        .O(\info_counts[start_bootp]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \info_counts[start_bootp]_i_3 
       (.I0(\w_reg[15]_0 [4]),
        .I1(w[0]),
        .I2(\w_reg[15]_0 [3]),
        .I3(\w_reg[15]_0 [0]),
        .O(\info_counts[start_bootp]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \info_counts[start_bootp]_i_4 
       (.I0(\w_reg[15]_0 [2]),
        .I1(\w_reg[15]_0 [1]),
        .I2(w[2]),
        .I3(w[1]),
        .O(\info_counts[start_bootp]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \info_counts[start_bootp]_i_5 
       (.I0(\w_reg[15]_0 [6]),
        .I1(\w_reg[15]_0 [5]),
        .I2(\w_reg[15]_0 [8]),
        .I3(\w_reg[15]_0 [7]),
        .O(\info_counts[start_bootp]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \info_counts[start_bootp]_i_6 
       (.I0(\w_reg[15]_0 [10]),
        .I1(\w_reg[15]_0 [9]),
        .I2(\w_reg[15]_0 [12]),
        .I3(\w_reg[15]_0 [11]),
        .O(\info_counts[start_bootp]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \info_counts[start_icmp]_i_1 
       (.I0(\s[pseudo_cksum]_i_2_n_0 ),
        .I1(\s_reg[is_icmp]__0 ),
        .I2(\s[pseudo_cksum]_i_3_n_0 ),
        .O(\cnts[start_icmp] ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \info_counts[start_ipv4]_i_1 
       (.I0(\info_counts[start_arp]_i_2_n_0 ),
        .I1(is_w_0800),
        .I2(is_w_0806),
        .I3(is_w_8035),
        .I4(\FSM_sequential_s[state][0]_i_3_n_0 ),
        .I5(\info_counts[mac_for_us]_i_2_n_0 ),
        .O(\cnts[start_ipv4] ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \info_counts[start_ntp]_i_1 
       (.I0(\s_reg[state] [3]),
        .I1(\s_reg[state] [5]),
        .I2(\s_reg[state] [2]),
        .I3(\s[accum_cksum]_i_4_n_0 ),
        .I4(\FSM_sequential_s[state][3]_i_6_n_0 ),
        .I5(\s[is_ntp]_i_1_n_0 ),
        .O(\cnts[start_ntp] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \info_counts[start_packet]_i_1 
       (.I0(\info_counts[start_packet]_i_2_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I4(\s_reg[state] [4]),
        .I5(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\cnts[start_packet] ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \info_counts[start_packet]_i_2 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(\info_counts[start_packet]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \info_counts[start_tcp]_i_1 
       (.I0(\s[pseudo_cksum]_i_2_n_0 ),
        .I1(\s_reg[is_tcp]__0 ),
        .I2(\s[pseudo_cksum]_i_3_n_0 ),
        .O(\cnts[start_tcp] ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \info_counts[start_udp]_i_1 
       (.I0(\s_reg[is_udp_n_0_] ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\FSM_sequential_s[state][0]_i_3_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I4(\s_reg[state] [4]),
        .I5(\FSM_sequential_s[state][4]_i_4_n_0 ),
        .O(\cnts[start_udp] ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \info_counts[twice_same_ack]_i_1 
       (.I0(\s_stat_reg[base_seqno][16] ),
        .I1(\tcp_ctrl_recv[got_ack] ),
        .I2(\tcp_ctrl_stat[same_ack] [0]),
        .I3(\tcp_ctrl_stat[same_ack] [1]),
        .O(\tcp_recv_reg[got_ack]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \info_counts[udp_arm]_i_1 
       (.I0(\info_counts[udp_arm]_i_2_n_0 ),
        .I1(\info_counts[udp_arm]_i_3_n_0 ),
        .O(\cnts[udp_arm] ));
  LUT6 #(
    .INIT(64'h00000000010101F1)) 
    \info_counts[udp_arm]_i_2 
       (.I0(\s_reg[reg][0][seq_active_marks_n_0_][1] ),
        .I1(\s_reg[reg][0][seq_active_marks_n_0_][0] ),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][seq_active_marks_n_0_][1] ),
        .I4(\s_reg[reg][1][seq_active_marks_n_0_][0] ),
        .I5(\info_counts[udp_arm]_i_4_n_0 ),
        .O(\info_counts[udp_arm]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \info_counts[udp_arm]_i_3 
       (.I0(\FSM_sequential_s[state][5]_i_6_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\info_counts[udp_arm]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \info_counts[udp_arm]_i_4 
       (.I0(\regacc_aux_info[prod][v][reg_idp] ),
        .I1(is_udp_ra_reset_arm),
        .I2(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .O(\info_counts[udp_arm]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \info_counts[udp_badactivearm]_i_1 
       (.I0(\info_counts[udp_badactivearm]_i_2_n_0 ),
        .I1(\info_counts[udp_arm]_i_3_n_0 ),
        .O(\cnts[udp_badactivearm] ));
  LUT6 #(
    .INIT(64'h00000000FEFEFE0E)) 
    \info_counts[udp_badactivearm]_i_2 
       (.I0(\s_reg[reg][0][seq_active_marks_n_0_][1] ),
        .I1(\s_reg[reg][0][seq_active_marks_n_0_][0] ),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][seq_active_marks_n_0_][1] ),
        .I4(\s_reg[reg][1][seq_active_marks_n_0_][0] ),
        .I5(\info_counts[udp_arm]_i_4_n_0 ),
        .O(\info_counts[udp_badactivearm]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400440044)) 
    \info_counts[udp_baddisconnect]_i_1 
       (.I0(\info_counts[udp_baddisconnect]_i_2_n_0 ),
        .I1(\info_counts[udp_arm]_i_3_n_0 ),
        .I2(is_udp_ra_reset_arm),
        .I3(\regacc_aux_info[prod][v][reg_idp] ),
        .I4(is_udp_ra_reset),
        .I5(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .O(\cnts[udp_baddisconnect] ));
  LUT6 #(
    .INIT(64'hB800FFFFFFFFFFFF)) 
    \info_counts[udp_baddisconnect]_i_2 
       (.I0(p_20_in[1]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(p_20_in[0]),
        .I3(is_reg_ch_other_ip_port),
        .I4(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .I5(is_udp_ra_disconnect),
        .O(\info_counts[udp_baddisconnect]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \info_counts[udp_badreset]_i_1 
       (.I0(is_udp_ra_reset_arm),
        .I1(\regacc_aux_info[prod][v][reg_idp] ),
        .I2(is_udp_ra_reset),
        .I3(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .I4(\info_counts[udp_reset]_i_2_n_0 ),
        .I5(\info_counts[udp_arm]_i_3_n_0 ),
        .O(\info_counts[udp_badreset]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \info_counts[udp_disconnect]_i_1 
       (.I0(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .I1(is_udp_ra_disconnect),
        .I2(\info_counts[udp_disconnect]_i_2_n_0 ),
        .I3(\info_counts[udp_disconnect]_i_3_n_0 ),
        .I4(is_udp_ra_reset),
        .I5(\info_counts[udp_arm]_i_3_n_0 ),
        .O(\info_counts[udp_disconnect]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \info_counts[udp_disconnect]_i_2 
       (.I0(is_reg_ch_other_ip_port),
        .I1(p_20_in[0]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(p_20_in[1]),
        .O(\info_counts[udp_disconnect]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \info_counts[udp_disconnect]_i_3 
       (.I0(\regacc_aux_info[prod][v][reg_idp] ),
        .I1(is_udp_ra_reset_arm),
        .I2(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .O(\info_counts[udp_disconnect]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \info_counts[udp_ra_busy]_i_1 
       (.I0(\info_counts_reg[udp_ra_seqplus1]_1 ),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\info_counts_reg[udp_ra_seqplus1]_2 ),
        .I3(\cnts[udp_regaccess] ),
        .I4(\info_counts[udp_disconnect]_i_2_n_0 ),
        .O(\cnts[udp_ra_busy] ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \info_counts[udp_ra_idp_busy]_i_1 
       (.I0(is_udp_ra_disconnect),
        .I1(is_udp_ra_reset_arm),
        .I2(is_udp_ra_reset),
        .I3(\regacc_aux_info[prod][v][reg_idp] ),
        .I4(\info_counts[udp_arm]_i_3_n_0 ),
        .I5(\info_counts_reg[udp_ra_idp_busy]_1 ),
        .O(\info_counts[udp_ra_idp_busy]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hB8000000)) 
    \info_counts[udp_ra_is_otherip]_i_1 
       (.I0(p_20_in[1]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(p_20_in[0]),
        .I3(is_reg_ch_other_ip_port),
        .I4(\cnts[udp_regaccess] ),
        .O(\cnts[udp_ra_is_otherip] ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \info_counts[udp_ra_repeat]_i_1 
       (.I0(\info_counts[udp_ra_repeat]_i_2_n_0 ),
        .I1(\info_counts[udp_arm]_i_3_n_0 ),
        .O(\info_counts[udp_ra_repeat]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \info_counts[udp_ra_repeat]_i_2 
       (.I0(\info_counts[udp_ra_repeat]_i_3_n_0 ),
        .I1(\info_counts[udp_ra_repeat]_i_4_n_0 ),
        .I2(is_reg_seq_no_plus_1),
        .I3(\info_counts[udp_ra_repeat]_i_5_n_0 ),
        .O(\info_counts[udp_ra_repeat]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04000444)) 
    \info_counts[udp_ra_repeat]_i_3 
       (.I0(\s_reg[do_access_idp]_i_2_n_0 ),
        .I1(\info_counts[udp_disconnect]_i_2_n_0 ),
        .I2(\info_counts_reg[udp_ra_seqplus1]_2 ),
        .I3(\regacc_aux_info[prod][v][reg_ch] ),
        .I4(\info_counts_reg[udp_ra_seqplus1]_1 ),
        .O(\info_counts[udp_ra_repeat]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h00330133)) 
    \info_counts[udp_ra_repeat]_i_4 
       (.I0(is_udp_ra_reset),
        .I1(\regacc_aux_info[prod][v][reg_idp] ),
        .I2(is_udp_ra_reset_arm),
        .I3(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .I4(is_udp_ra_disconnect),
        .O(\info_counts[udp_ra_repeat]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \info_counts[udp_ra_repeat]_i_5 
       (.I0(is_reg_seq_no),
        .I1(\s_reg[reg][0][seq_did_access_n_0_] ),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][seq_did_access_n_0_] ),
        .O(\info_counts[udp_ra_repeat]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1D00000000000000)) 
    \info_counts[udp_ra_seqplus1]_i_1 
       (.I0(\info_counts_reg[udp_ra_seqplus1]_1 ),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\info_counts_reg[udp_ra_seqplus1]_2 ),
        .I3(\info_counts[udp_disconnect]_i_2_n_0 ),
        .I4(is_reg_seq_no_plus_1),
        .I5(\cnts[udp_regaccess] ),
        .O(\cnts[udp_ra_seqplus1] ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \info_counts[udp_reset]_i_1 
       (.I0(is_udp_ra_reset_arm),
        .I1(\regacc_aux_info[prod][v][reg_idp] ),
        .I2(is_udp_ra_reset),
        .I3(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .I4(\info_counts[udp_reset]_i_2_n_0 ),
        .I5(\info_counts[udp_arm]_i_3_n_0 ),
        .O(\info_counts[udp_reset]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \info_counts[udp_reset]_i_2 
       (.I0(is_req_seq_arm_reset_no),
        .I1(\s_reg[reg][0][seq_reset_armed_n_0_] ),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][seq_reset_armed_n_0_] ),
        .O(\info_counts[udp_reset]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \info_counts[words_div_32]_i_1 
       (.I0(count_words[4]),
        .I1(count_words[2]),
        .I2(got_word_prev),
        .I3(count_words[0]),
        .I4(count_words[1]),
        .I5(count_words[3]),
        .O(\info_counts[words_div_32]_i_1_n_0 ));
  FDRE \info_counts_reg[arp_our_ip] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cnts[arp_our_ip] ),
        .Q(\info_counts_reg[arp_our_ip]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[b_ip0123][0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [0]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [0]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [10]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [10]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [11]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [11]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [12]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [12]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [13]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [13]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [14]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [14]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [15]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [15]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [16]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [16]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][17] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [17]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [17]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][18] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [18]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [18]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][19] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [19]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [19]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [1]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [1]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][20] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [20]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [20]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][21] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [21]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [21]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][22] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [22]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [22]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][23] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [23]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [23]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][24] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [24]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [24]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][25] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [25]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [25]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][26] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [26]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [26]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][27] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [27]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [27]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][28] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [28]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [28]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][29] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [29]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [29]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [2]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [2]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][30] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [30]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [30]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][31] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [31]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [31]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [3]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [3]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [4]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [4]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [5]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [5]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [6]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [6]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [7]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [7]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [8]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [8]),
        .R(got_word_prev));
  FDRE \info_counts_reg[b_ip0123][9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[b_ip0123][31]_1 [9]),
        .Q(\info_counts_reg[b_ip0123][31]_0 [9]),
        .R(got_word_prev));
  FDRE \info_counts_reg[bad_cksum] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts[bad_cksum]_i_1_n_0 ),
        .Q(\info_counts_reg[bad_cksum]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[bad_crc] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cnts[bad_crc] ),
        .Q(\info_counts_reg[bad_crc]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[good_arp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[good_arp] ),
        .Q(\info_counts_reg[good_arp]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[good_bootp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[good_bootp] ),
        .Q(\info_counts_reg[good_bootp]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[good_dhcp_ack] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[good_dhcp_ack] ),
        .Q(\info_counts_reg[good_dhcp_ack]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[good_dhcp_offer] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[good_dhcp_offer] ),
        .Q(\info_counts_reg[good_dhcp_offer]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[good_icmp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[good_icmp] ),
        .Q(\info_counts_reg[good_icmp]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[good_ntp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[good_ntp] ),
        .Q(\info_counts_reg[good_ntp]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[good_rarp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[good_rarp] ),
        .Q(\info_counts_reg[good_rarp]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[good_tcp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[good_tcp_packet] ),
        .Q(\info_counts_reg[good_tcp]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[good_udp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[good_udp_regacc] ),
        .Q(\info_counts_reg[good_udp]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[incomplete] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts[incomplete]_i_1_n_0 ),
        .Q(\info_counts_reg[incomplete]_0 ),
        .R(1'b0));
  FDRE \info_counts_reg[ip_a_for_us] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cnts[ip_a_for_us] ),
        .Q(\info_counts_reg[ip_a_for_us]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[ip_b_for_us] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cnts[ip_b_for_us] ),
        .Q(\info_counts_reg[ip_b_for_us]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[ip_hdr_ok] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cnts[ip_hdr_ok] ),
        .Q(\info_counts_reg[ip_hdr_ok]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[mac_for_us] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cnts[mac_for_us] ),
        .Q(\info_counts_reg[mac_for_us]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[slow_tick] 
       (.C(clk_in),
        .CE(1'b1),
        .D(slow_counter_tick),
        .Q(\info_counts_reg[slow_tick]_0 ),
        .R(1'b0));
  FDRE \info_counts_reg[spurious] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts[spurious]0_out ),
        .Q(\info_counts_reg[spurious]_0 ),
        .R(\info_counts[spurious]1_out ));
  FDRE \info_counts_reg[start_arp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cnts[start_arp] ),
        .Q(\info_counts_reg[start_arp]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[start_bootp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cnts[start_bootp] ),
        .Q(\info_counts_reg[start_bootp]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[start_icmp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cnts[start_icmp] ),
        .Q(\info_counts_reg[start_icmp]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[start_ipv4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cnts[start_ipv4] ),
        .Q(\info_counts_reg[start_ipv4]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[start_ntp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cnts[start_ntp] ),
        .Q(\info_counts_reg[start_ntp]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[start_packet] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cnts[start_packet] ),
        .Q(\info_counts_reg[start_packet]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[start_tcp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cnts[start_tcp] ),
        .Q(\info_counts_reg[start_tcp]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[start_udp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cnts[start_udp] ),
        .Q(\info_counts_reg[start_udp]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDSE \info_counts_reg[stop_parse] 
       (.C(clk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\info_counts_reg[stop_parse]_0 ),
        .S(\info_counts[spurious]1_out ));
  FDRE \info_counts_reg[timeout_tick] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[timeout_tick]_1 ),
        .Q(\info_counts_reg[timeout_tick]_0 ),
        .R(1'b0));
  FDRE \info_counts_reg[udp_arm] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cnts[udp_arm] ),
        .Q(\info_counts_reg[udp_arm]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[udp_badactivearm] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cnts[udp_badactivearm] ),
        .Q(\info_counts_reg[udp_badactivearm]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[udp_baddisconnect] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cnts[udp_baddisconnect] ),
        .Q(\info_counts_reg[udp_baddisconnect]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[udp_badreset] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts[udp_badreset]_i_1_n_0 ),
        .Q(\info_counts_reg[udp_badreset]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[udp_disconnect] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts[udp_disconnect]_i_1_n_0 ),
        .Q(\info_counts_reg[udp_disconnect]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[udp_ra_busy] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cnts[udp_ra_busy] ),
        .Q(\info_counts_reg[udp_ra_busy]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[udp_ra_idp_busy] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts[udp_ra_idp_busy]_i_1_n_0 ),
        .Q(\info_counts_reg[udp_ra_idp_busy]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[udp_ra_is_otherip] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cnts[udp_ra_is_otherip] ),
        .Q(\info_counts_reg[udp_ra_is_otherip]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[udp_ra_repeat] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts[udp_ra_repeat]_i_1_n_0 ),
        .Q(\info_counts_reg[udp_ra_repeat]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[udp_ra_seqplus1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cnts[udp_ra_seqplus1] ),
        .Q(\info_counts_reg[udp_ra_seqplus1]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[udp_regaccess] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cnts[udp_regaccess] ),
        .Q(\info_counts_reg[udp_regaccess]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[udp_regaccess_idp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cnts[udp_regaccess_idp] ),
        .Q(\info_counts_reg[udp_regaccess_idp]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  FDRE \info_counts_reg[udp_reset] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts[udp_reset]_i_1_n_0 ),
        .Q(\info_counts_reg[udp_reset]_0 ),
        .R(\dyn_in_stat[any_arp]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \info_counts_reg[udpaccess]_i_1 
       (.I0(is_udp_ra_reset),
        .I1(is_udp_ra_reset_arm),
        .I2(is_udp_ra_disconnect),
        .I3(\regacc_aux_info[prod][v][reg_idp] ),
        .I4(\info_counts[udp_arm]_i_3_n_0 ),
        .O(\cnts[udp_regaccess] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \info_counts_reg[udpaccess_idp]_i_1 
       (.I0(\info_counts[udp_arm]_i_3_n_0 ),
        .I1(\regacc_aux_info[prod][v][reg_idp] ),
        .I2(is_udp_ra_reset),
        .I3(is_udp_ra_reset_arm),
        .I4(is_udp_ra_disconnect),
        .O(\cnts[udp_regaccess_idp] ));
  FDRE \info_counts_reg[words_div_32] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts[words_div_32]_i_1_n_0 ),
        .Q(\info_counts_reg[words_div_32]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h9)) 
    is_dhcp_xid_hi_i_6
       (.I0(D[15]),
        .I1(is_dhcp_xid_hi_reg_0[4]),
        .O(\word_prev1_reg[15]__0_2 ));
  FDRE is_dhcp_xid_hi_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(eqOp16_out),
        .Q(is_dhcp_xid_hi),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0010)) 
    is_dhcp_xid_lo_i_1
       (.I0(is_dhcp_xid_lo_i_2_n_0),
        .I1(is_dhcp_xid_lo_reg_0),
        .I2(is_dhcp_xid_lo_i_4_n_0),
        .I3(is_dhcp_xid_lo_reg_1),
        .O(eqOp14_out));
  LUT6 #(
    .INIT(64'h44F4FFFFFFFFFFFF)) 
    is_dhcp_xid_lo_i_2
       (.I0(is_dhcp_xid_hi_reg_0[3]),
        .I1(D[9]),
        .I2(D[7]),
        .I3(is_dhcp_xid_hi_reg_0[1]),
        .I4(D[0]),
        .I5(D[1]),
        .O(is_dhcp_xid_lo_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000051005151)) 
    is_dhcp_xid_lo_i_4
       (.I0(is_dhcp_xid_lo_i_6_n_0),
        .I1(D[8]),
        .I2(is_dhcp_xid_hi_reg_0[2]),
        .I3(is_dhcp_xid_hi_reg_0[0]),
        .I4(D[5]),
        .I5(is_dhcp_xid_lo_reg_2),
        .O(is_dhcp_xid_lo_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    is_dhcp_xid_lo_i_6
       (.I0(D[7]),
        .I1(is_dhcp_xid_hi_reg_0[1]),
        .I2(D[9]),
        .I3(is_dhcp_xid_hi_reg_0[3]),
        .O(is_dhcp_xid_lo_i_6_n_0));
  FDRE is_dhcp_xid_lo_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(eqOp14_out),
        .Q(is_dhcp_xid_lo),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h9)) 
    is_dyn_offer_ip01_i_6
       (.I0(D[15]),
        .I1(is_dyn_offer_ip01_reg_0[4]),
        .O(\word_prev1_reg[15]__0_4 ));
  FDRE is_dyn_offer_ip01_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(eqOp4_out),
        .Q(is_dyn_offer_ip01),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_dyn_offer_ip23_i_3
       (.I0(D[10]),
        .I1(is_dyn_offer_ip01_reg_0[1]),
        .I2(D[11]),
        .I3(is_dyn_offer_ip01_reg_0[2]),
        .I4(is_dyn_offer_ip01_reg_0[0]),
        .I5(D[9]),
        .O(\word_prev1_reg[10]__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h9)) 
    is_dyn_offer_ip23_i_6
       (.I0(D[15]),
        .I1(is_dyn_offer_ip01_reg_0[3]),
        .O(\word_prev1_reg[15]__0_5 ));
  FDRE is_dyn_offer_ip23_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_dyn_offer_ip23_reg_0),
        .Q(is_dyn_offer_ip23),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    is_icmp_i_1
       (.I0(is_icmp_i_2_n_0),
        .I1(D[0]),
        .I2(D[1]),
        .I3(D[2]),
        .I4(D[3]),
        .O(is_icmp_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    is_icmp_i_2
       (.I0(D[5]),
        .I1(D[4]),
        .I2(D[7]),
        .I3(D[6]),
        .O(is_icmp_i_2_n_0));
  FDRE is_icmp_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_icmp_i_1_n_0),
        .Q(is_icmp),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h04)) 
    is_ntp_mode_4_i_1
       (.I0(D[8]),
        .I1(D[10]),
        .I2(D[9]),
        .O(is_ntp_mode_4_i_1_n_0));
  FDRE is_ntp_mode_4_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_ntp_mode_4_i_1_n_0),
        .Q(is_ntp_mode_4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000004242000000)) 
    is_ntp_ver_3or4_mode_3or4_i_1
       (.I0(D[10]),
        .I1(D[9]),
        .I2(D[8]),
        .I3(D[12]),
        .I4(D[11]),
        .I5(D[13]),
        .O(x_is_ntp_ver_3or4_mode_3or4));
  FDRE is_ntp_ver_3or4_mode_3or4_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(x_is_ntp_ver_3or4_mode_3or4),
        .Q(is_ntp_ver_3or4_mode_3or4),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00200000)) 
    is_our_a_ip01_i_1
       (.I0(is_our_a_ip01_i_2_n_0),
        .I1(is_our_a_ip01_i_3_n_0),
        .I2(D[14]),
        .I3(D[12]),
        .I4(D[7]),
        .O(eqOp27_out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    is_our_a_ip01_i_2
       (.I0(D[9]),
        .I1(D[10]),
        .I2(D[11]),
        .I3(D[0]),
        .I4(D[2]),
        .I5(D[1]),
        .O(is_our_a_ip01_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    is_our_a_ip01_i_3
       (.I0(D[3]),
        .I1(D[4]),
        .I2(D[6]),
        .I3(D[8]),
        .I4(D[5]),
        .I5(is_our_a_ip01_i_4_n_0),
        .O(is_our_a_ip01_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'hB)) 
    is_our_a_ip01_i_4
       (.I0(D[13]),
        .I1(D[15]),
        .O(is_our_a_ip01_i_4_n_0));
  FDRE is_our_a_ip01_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(eqOp27_out),
        .Q(is_our_a_ip01),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    is_our_a_ip23_i_1
       (.I0(is_our_a_ip23_i_2_n_0),
        .I1(D[11]),
        .I2(D[10]),
        .I3(D[9]),
        .I4(is_whi_06_i_2_n_0),
        .I5(is_our_a_ip23_i_3_n_0),
        .O(eqOp25_out));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h01)) 
    is_our_a_ip23_i_2
       (.I0(D[1]),
        .I1(D[2]),
        .I2(D[0]),
        .O(is_our_a_ip23_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    is_our_a_ip23_i_3
       (.I0(D[3]),
        .I1(D[8]),
        .I2(D[6]),
        .I3(D[7]),
        .I4(D[5]),
        .I5(D[4]),
        .O(is_our_a_ip23_i_3_n_0));
  FDRE is_our_a_ip23_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(eqOp25_out),
        .Q(is_our_a_ip23),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h9)) 
    is_our_b_ip01_i_6
       (.I0(D[15]),
        .I1(\info_counts_reg[b_ip0123][31]_1 [31]),
        .O(\word_prev1_reg[15]__0_0 ));
  FDRE is_our_b_ip01_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(eqOp23_out),
        .Q(is_our_b_ip01),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h9)) 
    is_our_b_ip23_i_6
       (.I0(D[15]),
        .I1(\info_counts_reg[b_ip0123][31]_1 [15]),
        .O(\word_prev1_reg[15]__0_1 ));
  FDRE is_our_b_ip23_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(eqOp22_out),
        .Q(is_our_b_ip23),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7DFFFF7D)) 
    is_our_mac01_i_2
       (.I0(D[9]),
        .I1(is_our_mac01_reg_0[23]),
        .I2(D[11]),
        .I3(is_our_mac01_reg_0[22]),
        .I4(D[10]),
        .I5(is_our_mac01_i_6_n_0),
        .O(\word_prev1_reg[9]__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    is_our_mac01_i_6
       (.I0(is_our_mac01_reg_0[20]),
        .I1(D[6]),
        .I2(D[7]),
        .I3(is_our_mac01_reg_0[21]),
        .I4(D[8]),
        .O(is_our_mac01_i_6_n_0));
  FDRE is_our_mac01_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(eqOp33_out),
        .Q(is_our_mac01),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_our_mac23_i_2
       (.I0(D[8]),
        .I1(is_our_mac01_reg_0[12]),
        .I2(D[7]),
        .I3(is_our_mac01_reg_0[11]),
        .I4(is_our_mac01_reg_0[10]),
        .I5(D[6]),
        .O(\word_prev1_reg[8]__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h9)) 
    is_our_mac23_i_6
       (.I0(D[15]),
        .I1(is_our_mac01_reg_0[13]),
        .O(\word_prev1_reg[15]__0_3 ));
  FDRE is_our_mac23_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(eqOp31_out),
        .Q(is_our_mac23),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF6FF6FFFFFFFF)) 
    is_our_mac45_i_4
       (.I0(is_our_mac01_reg_0[0]),
        .I1(D[4]),
        .I2(is_our_mac01_reg_0[1]),
        .I3(D[5]),
        .I4(D[3]),
        .I5(is_our_a_ip23_i_2_n_0),
        .O(\shift_reg_reg[0] ));
  FDRE is_our_mac45_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(eqOp29_out),
        .Q(is_our_mac45),
        .R(1'b0));
  FDRE is_prev_wlo_02_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_wlo_02),
        .Q(is_prev_wlo_02),
        .R(1'b0));
  FDRE is_prev_wlo_05_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_wlo_05),
        .Q(is_prev_wlo_05),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    is_reg_ch_other_ip_port_i_1
       (.I0(is_reg_ch_other_ip_port_i_2_n_0),
        .I1(is_reg_ch_other_ip_port_i_3_n_0),
        .I2(is_reg_ch_other_ip_port_i_4_n_0),
        .I3(is_reg_ch_other_ip_port_i_5_n_0),
        .I4(is_reg_ch_other_ip_port_i_6_n_0),
        .I5(is_reg_ch_other_ip_port_i_7_n_0),
        .O(x_is_reg_ch_other_ip_port));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_ch_other_ip_port_i_10
       (.I0(\s_reg[cur_other_ip_port][portno] [9]),
        .I1(\s_reg[reg][0][other_ip_port][portno] [9]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][other_ip_port][portno] [9]),
        .O(is_reg_ch_other_ip_port_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFFF47B8)) 
    is_reg_ch_other_ip_port_i_11
       (.I0(\s_reg[reg][1][other_ip_port][portno] [6]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][other_ip_port][portno] [6]),
        .I3(\s_reg[cur_other_ip_port][portno] [6]),
        .I4(is_reg_ch_other_ip_port_i_23_n_0),
        .O(is_reg_ch_other_ip_port_i_11_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_ch_other_ip_port_i_12
       (.I0(\s_reg[cur_other_ip_port][portno] [2]),
        .I1(\s_reg[reg][0][other_ip_port][portno] [2]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][other_ip_port][portno] [2]),
        .O(is_reg_ch_other_ip_port_i_12_n_0));
  LUT5 #(
    .INIT(32'hFFFF47B8)) 
    is_reg_ch_other_ip_port_i_13
       (.I0(\s_reg[reg][1][other_ip_port][portno] [13]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][other_ip_port][portno] [13]),
        .I3(\s_reg[cur_other_ip_port][portno] [13]),
        .I4(is_reg_ch_other_ip_port_i_24_n_0),
        .O(is_reg_ch_other_ip_port_i_13_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_ch_other_ip_port_i_14
       (.I0(\s_reg[cur_other_ip_port][portno] [10]),
        .I1(\s_reg[reg][0][other_ip_port][portno] [10]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][other_ip_port][portno] [10]),
        .O(is_reg_ch_other_ip_port_i_14_n_0));
  LUT5 #(
    .INIT(32'hFFFF47B8)) 
    is_reg_ch_other_ip_port_i_15
       (.I0(\s_reg[reg][1][other_ip_port][portno] [7]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][other_ip_port][portno] [7]),
        .I3(\s_reg[cur_other_ip_port][portno] [7]),
        .I4(is_reg_ch_other_ip_port_i_25_n_0),
        .O(is_reg_ch_other_ip_port_i_15_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_ch_other_ip_port_i_16
       (.I0(\s_reg[cur_other_ip_port][portno] [1]),
        .I1(\s_reg[reg][0][other_ip_port][portno] [1]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][other_ip_port][portno] [1]),
        .O(is_reg_ch_other_ip_port_i_16_n_0));
  LUT5 #(
    .INIT(32'hFFFF47B8)) 
    is_reg_ch_other_ip_port_i_17
       (.I0(\s_reg[reg][1][other_ip_port][portno] [14]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][other_ip_port][portno] [14]),
        .I3(\s_reg[cur_other_ip_port][portno] [14]),
        .I4(is_reg_ch_other_ip_port_i_26_n_0),
        .O(is_reg_ch_other_ip_port_i_17_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    is_reg_ch_other_ip_port_i_18
       (.I0(\s_reg[reg][1][other_ip_port][ip23] [15]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][other_ip_port][ip23] [15]),
        .I3(\s_reg[cur_other_ip_port][ip01][15]_0 [15]),
        .I4(is_reg_ch_other_ip_port_i_27_n_0),
        .I5(is_reg_ch_other_ip_port_i_28_n_0),
        .O(is_reg_ch_other_ip_port_i_18_n_0));
  LUT5 #(
    .INIT(32'hFFFF47B8)) 
    is_reg_ch_other_ip_port_i_19
       (.I0(\s_reg[reg][1][other_ip_port][ip23] [13]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][other_ip_port][ip23] [13]),
        .I3(\s_reg[cur_other_ip_port][ip01][15]_0 [13]),
        .I4(is_reg_ch_other_ip_port_i_29_n_0),
        .O(is_reg_ch_other_ip_port_i_19_n_0));
  LUT6 #(
    .INIT(64'hEFEFEFFEFEFEEFFE)) 
    is_reg_ch_other_ip_port_i_2
       (.I0(is_reg_ch_other_ip_port_i_8_n_0),
        .I1(is_reg_ch_other_ip_port_i_9_n_0),
        .I2(\s_reg[cur_other_ip_port][ip01][15]_0 [28]),
        .I3(\s_reg[reg][0][other_ip_port][ip01] [12]),
        .I4(\regacc_aux_info[prod][v][reg_ch] ),
        .I5(\s_reg[reg][1][other_ip_port][ip01] [12]),
        .O(is_reg_ch_other_ip_port_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBEEEBE)) 
    is_reg_ch_other_ip_port_i_20
       (.I0(is_reg_ch_other_ip_port_i_30_n_0),
        .I1(\s_reg[cur_other_ip_port][ip01][15]_0 [19]),
        .I2(\s_reg[reg][0][other_ip_port][ip01] [3]),
        .I3(\regacc_aux_info[prod][v][reg_ch] ),
        .I4(\s_reg[reg][1][other_ip_port][ip01] [3]),
        .I5(is_reg_ch_other_ip_port_i_31_n_0),
        .O(is_reg_ch_other_ip_port_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBEEEBE)) 
    is_reg_ch_other_ip_port_i_21
       (.I0(is_reg_ch_other_ip_port_i_32_n_0),
        .I1(\s_reg[cur_other_ip_port][ip01][15]_0 [25]),
        .I2(\s_reg[reg][0][other_ip_port][ip01] [9]),
        .I3(\regacc_aux_info[prod][v][reg_ch] ),
        .I4(\s_reg[reg][1][other_ip_port][ip01] [9]),
        .I5(is_reg_ch_other_ip_port_i_33_n_0),
        .O(is_reg_ch_other_ip_port_i_21_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_ch_other_ip_port_i_22
       (.I0(\s_reg[cur_other_ip_port][ip01][15]_0 [30]),
        .I1(\s_reg[reg][0][other_ip_port][ip01] [14]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][other_ip_port][ip01] [14]),
        .O(is_reg_ch_other_ip_port_i_22_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_ch_other_ip_port_i_23
       (.I0(\s_reg[cur_other_ip_port][portno] [4]),
        .I1(\s_reg[reg][0][other_ip_port][portno] [4]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][other_ip_port][portno] [4]),
        .O(is_reg_ch_other_ip_port_i_23_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_ch_other_ip_port_i_24
       (.I0(\s_reg[cur_other_ip_port][portno] [15]),
        .I1(\s_reg[reg][0][other_ip_port][portno] [15]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][other_ip_port][portno] [15]),
        .O(is_reg_ch_other_ip_port_i_24_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_ch_other_ip_port_i_25
       (.I0(\s_reg[cur_other_ip_port][portno] [5]),
        .I1(\s_reg[reg][0][other_ip_port][portno] [5]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][other_ip_port][portno] [5]),
        .O(is_reg_ch_other_ip_port_i_25_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_ch_other_ip_port_i_26
       (.I0(\s_reg[cur_other_ip_port][portno] [12]),
        .I1(\s_reg[reg][0][other_ip_port][portno] [12]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][other_ip_port][portno] [12]),
        .O(is_reg_ch_other_ip_port_i_26_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBEEEBE)) 
    is_reg_ch_other_ip_port_i_27
       (.I0(is_reg_ch_other_ip_port_i_34_n_0),
        .I1(\s_reg[cur_other_ip_port][ip01][15]_0 [3]),
        .I2(\s_reg[reg][0][other_ip_port][ip23] [3]),
        .I3(\regacc_aux_info[prod][v][reg_ch] ),
        .I4(\s_reg[reg][1][other_ip_port][ip23] [3]),
        .I5(is_reg_ch_other_ip_port_i_35_n_0),
        .O(is_reg_ch_other_ip_port_i_27_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBEEEBE)) 
    is_reg_ch_other_ip_port_i_28
       (.I0(is_reg_ch_other_ip_port_i_36_n_0),
        .I1(\s_reg[cur_other_ip_port][ip01][15]_0 [9]),
        .I2(\s_reg[reg][0][other_ip_port][ip23] [9]),
        .I3(\regacc_aux_info[prod][v][reg_ch] ),
        .I4(\s_reg[reg][1][other_ip_port][ip23] [9]),
        .I5(is_reg_ch_other_ip_port_i_37_n_0),
        .O(is_reg_ch_other_ip_port_i_28_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_ch_other_ip_port_i_29
       (.I0(\s_reg[cur_other_ip_port][ip01][15]_0 [14]),
        .I1(\s_reg[reg][0][other_ip_port][ip23] [14]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][other_ip_port][ip23] [14]),
        .O(is_reg_ch_other_ip_port_i_29_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBEEEBE)) 
    is_reg_ch_other_ip_port_i_3
       (.I0(is_reg_ch_other_ip_port_i_10_n_0),
        .I1(\s_reg[cur_other_ip_port][portno] [11]),
        .I2(\s_reg[reg][0][other_ip_port][portno] [11]),
        .I3(\regacc_aux_info[prod][v][reg_ch] ),
        .I4(\s_reg[reg][1][other_ip_port][portno] [11]),
        .I5(is_reg_ch_other_ip_port_i_11_n_0),
        .O(is_reg_ch_other_ip_port_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFF47B8)) 
    is_reg_ch_other_ip_port_i_30
       (.I0(\s_reg[reg][1][other_ip_port][ip01] [4]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][other_ip_port][ip01] [4]),
        .I3(\s_reg[cur_other_ip_port][ip01][15]_0 [20]),
        .I4(is_reg_ch_other_ip_port_i_38_n_0),
        .O(is_reg_ch_other_ip_port_i_30_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    is_reg_ch_other_ip_port_i_31
       (.I0(\s_reg[reg][1][other_ip_port][ip01] [0]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][other_ip_port][ip01] [0]),
        .I3(\s_reg[cur_other_ip_port][ip01][15]_0 [16]),
        .I4(is_reg_ch_other_ip_port_i_39_n_0),
        .I5(is_reg_ch_other_ip_port_i_40_n_0),
        .O(is_reg_ch_other_ip_port_i_31_n_0));
  LUT5 #(
    .INIT(32'hFFFF47B8)) 
    is_reg_ch_other_ip_port_i_32
       (.I0(\s_reg[reg][1][other_ip_port][ip01] [10]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][other_ip_port][ip01] [10]),
        .I3(\s_reg[cur_other_ip_port][ip01][15]_0 [26]),
        .I4(is_reg_ch_other_ip_port_i_41_n_0),
        .O(is_reg_ch_other_ip_port_i_32_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    is_reg_ch_other_ip_port_i_33
       (.I0(\s_reg[reg][1][other_ip_port][ip01] [6]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][other_ip_port][ip01] [6]),
        .I3(\s_reg[cur_other_ip_port][ip01][15]_0 [22]),
        .I4(is_reg_ch_other_ip_port_i_42_n_0),
        .I5(is_reg_ch_other_ip_port_i_43_n_0),
        .O(is_reg_ch_other_ip_port_i_33_n_0));
  LUT5 #(
    .INIT(32'hFFFF47B8)) 
    is_reg_ch_other_ip_port_i_34
       (.I0(\s_reg[reg][1][other_ip_port][ip23] [4]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][other_ip_port][ip23] [4]),
        .I3(\s_reg[cur_other_ip_port][ip01][15]_0 [4]),
        .I4(is_reg_ch_other_ip_port_i_44_n_0),
        .O(is_reg_ch_other_ip_port_i_34_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    is_reg_ch_other_ip_port_i_35
       (.I0(\s_reg[reg][1][other_ip_port][ip23] [0]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][other_ip_port][ip23] [0]),
        .I3(\s_reg[cur_other_ip_port][ip01][15]_0 [0]),
        .I4(is_reg_ch_other_ip_port_i_45_n_0),
        .I5(is_reg_ch_other_ip_port_i_46_n_0),
        .O(is_reg_ch_other_ip_port_i_35_n_0));
  LUT5 #(
    .INIT(32'hFFFF47B8)) 
    is_reg_ch_other_ip_port_i_36
       (.I0(\s_reg[reg][1][other_ip_port][ip23] [10]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][other_ip_port][ip23] [10]),
        .I3(\s_reg[cur_other_ip_port][ip01][15]_0 [10]),
        .I4(is_reg_ch_other_ip_port_i_47_n_0),
        .O(is_reg_ch_other_ip_port_i_36_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    is_reg_ch_other_ip_port_i_37
       (.I0(\s_reg[reg][1][other_ip_port][ip23] [6]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][other_ip_port][ip23] [6]),
        .I3(\s_reg[cur_other_ip_port][ip01][15]_0 [6]),
        .I4(is_reg_ch_other_ip_port_i_48_n_0),
        .I5(is_reg_ch_other_ip_port_i_49_n_0),
        .O(is_reg_ch_other_ip_port_i_37_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_ch_other_ip_port_i_38
       (.I0(\s_reg[cur_other_ip_port][ip01][15]_0 [21]),
        .I1(\s_reg[reg][0][other_ip_port][ip01] [5]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][other_ip_port][ip01] [5]),
        .O(is_reg_ch_other_ip_port_i_38_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_ch_other_ip_port_i_39
       (.I0(\s_reg[cur_other_ip_port][ip01][15]_0 [18]),
        .I1(\s_reg[reg][0][other_ip_port][ip01] [2]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][other_ip_port][ip01] [2]),
        .O(is_reg_ch_other_ip_port_i_39_n_0));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    is_reg_ch_other_ip_port_i_4
       (.I0(is_reg_ch_other_ip_port_i_12_n_0),
        .I1(\s_reg[cur_other_ip_port][portno] [0]),
        .I2(\s_reg[reg][0][other_ip_port][portno] [0]),
        .I3(\regacc_aux_info[prod][v][reg_ch] ),
        .I4(\s_reg[reg][1][other_ip_port][portno] [0]),
        .I5(is_reg_ch_other_ip_port_i_13_n_0),
        .O(is_reg_ch_other_ip_port_i_4_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_ch_other_ip_port_i_40
       (.I0(\s_reg[cur_other_ip_port][ip01][15]_0 [17]),
        .I1(\s_reg[reg][0][other_ip_port][ip01] [1]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][other_ip_port][ip01] [1]),
        .O(is_reg_ch_other_ip_port_i_40_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_ch_other_ip_port_i_41
       (.I0(\s_reg[cur_other_ip_port][ip01][15]_0 [27]),
        .I1(\s_reg[reg][0][other_ip_port][ip01] [11]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][other_ip_port][ip01] [11]),
        .O(is_reg_ch_other_ip_port_i_41_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_ch_other_ip_port_i_42
       (.I0(\s_reg[cur_other_ip_port][ip01][15]_0 [23]),
        .I1(\s_reg[reg][0][other_ip_port][ip01] [7]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][other_ip_port][ip01] [7]),
        .O(is_reg_ch_other_ip_port_i_42_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_ch_other_ip_port_i_43
       (.I0(\s_reg[cur_other_ip_port][ip01][15]_0 [24]),
        .I1(\s_reg[reg][0][other_ip_port][ip01] [8]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][other_ip_port][ip01] [8]),
        .O(is_reg_ch_other_ip_port_i_43_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_ch_other_ip_port_i_44
       (.I0(\s_reg[cur_other_ip_port][ip01][15]_0 [5]),
        .I1(\s_reg[reg][0][other_ip_port][ip23] [5]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][other_ip_port][ip23] [5]),
        .O(is_reg_ch_other_ip_port_i_44_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_ch_other_ip_port_i_45
       (.I0(\s_reg[cur_other_ip_port][ip01][15]_0 [1]),
        .I1(\s_reg[reg][0][other_ip_port][ip23] [1]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][other_ip_port][ip23] [1]),
        .O(is_reg_ch_other_ip_port_i_45_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_ch_other_ip_port_i_46
       (.I0(\s_reg[cur_other_ip_port][ip01][15]_0 [2]),
        .I1(\s_reg[reg][0][other_ip_port][ip23] [2]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][other_ip_port][ip23] [2]),
        .O(is_reg_ch_other_ip_port_i_46_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_ch_other_ip_port_i_47
       (.I0(\s_reg[cur_other_ip_port][ip01][15]_0 [11]),
        .I1(\s_reg[reg][0][other_ip_port][ip23] [11]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][other_ip_port][ip23] [11]),
        .O(is_reg_ch_other_ip_port_i_47_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_ch_other_ip_port_i_48
       (.I0(\s_reg[cur_other_ip_port][ip01][15]_0 [8]),
        .I1(\s_reg[reg][0][other_ip_port][ip23] [8]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][other_ip_port][ip23] [8]),
        .O(is_reg_ch_other_ip_port_i_48_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_ch_other_ip_port_i_49
       (.I0(\s_reg[cur_other_ip_port][ip01][15]_0 [7]),
        .I1(\s_reg[reg][0][other_ip_port][ip23] [7]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][other_ip_port][ip23] [7]),
        .O(is_reg_ch_other_ip_port_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBEEEBE)) 
    is_reg_ch_other_ip_port_i_5
       (.I0(is_reg_ch_other_ip_port_i_14_n_0),
        .I1(\s_reg[cur_other_ip_port][portno] [8]),
        .I2(\s_reg[reg][0][other_ip_port][portno] [8]),
        .I3(\regacc_aux_info[prod][v][reg_ch] ),
        .I4(\s_reg[reg][1][other_ip_port][portno] [8]),
        .I5(is_reg_ch_other_ip_port_i_15_n_0),
        .O(is_reg_ch_other_ip_port_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBEEEBE)) 
    is_reg_ch_other_ip_port_i_6
       (.I0(is_reg_ch_other_ip_port_i_16_n_0),
        .I1(\s_reg[cur_other_ip_port][portno] [3]),
        .I2(\s_reg[reg][0][other_ip_port][portno] [3]),
        .I3(\regacc_aux_info[prod][v][reg_ch] ),
        .I4(\s_reg[reg][1][other_ip_port][portno] [3]),
        .I5(is_reg_ch_other_ip_port_i_17_n_0),
        .O(is_reg_ch_other_ip_port_i_6_n_0));
  LUT6 #(
    .INIT(64'hEFEFEFFEFEFEEFFE)) 
    is_reg_ch_other_ip_port_i_7
       (.I0(is_reg_ch_other_ip_port_i_18_n_0),
        .I1(is_reg_ch_other_ip_port_i_19_n_0),
        .I2(\s_reg[cur_other_ip_port][ip01][15]_0 [12]),
        .I3(\s_reg[reg][0][other_ip_port][ip23] [12]),
        .I4(\regacc_aux_info[prod][v][reg_ch] ),
        .I5(\s_reg[reg][1][other_ip_port][ip23] [12]),
        .O(is_reg_ch_other_ip_port_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47B8)) 
    is_reg_ch_other_ip_port_i_8
       (.I0(\s_reg[reg][1][other_ip_port][ip01] [15]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][other_ip_port][ip01] [15]),
        .I3(\s_reg[cur_other_ip_port][ip01][15]_0 [31]),
        .I4(is_reg_ch_other_ip_port_i_20_n_0),
        .I5(is_reg_ch_other_ip_port_i_21_n_0),
        .O(is_reg_ch_other_ip_port_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFFF47B8)) 
    is_reg_ch_other_ip_port_i_9
       (.I0(\s_reg[reg][1][other_ip_port][ip01] [13]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][other_ip_port][ip01] [13]),
        .I3(\s_reg[cur_other_ip_port][ip01][15]_0 [29]),
        .I4(is_reg_ch_other_ip_port_i_22_n_0),
        .O(is_reg_ch_other_ip_port_i_9_n_0));
  FDRE is_reg_ch_other_ip_port_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(x_is_reg_ch_other_ip_port),
        .Q(is_reg_ch_other_ip_port),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000002000002)) 
    is_reg_seq_no_i_1
       (.I0(is_reg_seq_no_i_2_n_0),
        .I1(is_reg_seq_no_i_3_n_0),
        .I2(is_reg_seq_no_i_4_n_0),
        .I3(is_reg_seq_no_plus_1_i_5_n_0),
        .I4(D[6]),
        .I5(is_reg_seq_no_plus_1_i_6_n_0),
        .O(eqOp0_out));
  LUT6 #(
    .INIT(64'h0060000000000060)) 
    is_reg_seq_no_i_2
       (.I0(D[0]),
        .I1(\s[reg][1][seq_no][1]_i_2_n_0 ),
        .I2(is_reg_seq_no_i_5_n_0),
        .I3(is_reg_seq_no_i_6_n_0),
        .I4(D[1]),
        .I5(is_reg_seq_no_plus_1_i_7_n_0),
        .O(is_reg_seq_no_i_2_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_seq_no_i_3
       (.I0(D[5]),
        .I1(\s_reg[reg][0][seq_no] [5]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][seq_no] [5]),
        .O(is_reg_seq_no_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_seq_no_i_4
       (.I0(D[2]),
        .I1(\s_reg[reg][0][seq_no] [2]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][seq_no] [2]),
        .O(is_reg_seq_no_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    is_reg_seq_no_i_5
       (.I0(D[3]),
        .I1(\s_reg[reg][0][seq_no] [3]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][seq_no] [3]),
        .O(is_reg_seq_no_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_seq_no_i_6
       (.I0(D[4]),
        .I1(\s_reg[reg][0][seq_no] [4]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][seq_no] [4]),
        .O(is_reg_seq_no_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000400004400004)) 
    is_reg_seq_no_plus_1_i_1
       (.I0(is_reg_seq_no_plus_1_i_2_n_0),
        .I1(is_reg_seq_no_plus_1_i_3_n_0),
        .I2(is_reg_seq_no_plus_1_i_4_n_0),
        .I3(is_reg_seq_no_plus_1_i_5_n_0),
        .I4(D[6]),
        .I5(is_reg_seq_no_plus_1_i_6_n_0),
        .O(is_reg_seq_no_plus_1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    is_reg_seq_no_plus_1_i_10
       (.I0(\s_reg[reg][1][seq_no] [4]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][seq_no] [4]),
        .O(is_reg_seq_no_plus_1_i_10_n_0));
  LUT6 #(
    .INIT(64'h7EFFFF7EF7EFEFF7)) 
    is_reg_seq_no_plus_1_i_2
       (.I0(D[0]),
        .I1(\s[reg][1][seq_no][1]_i_2_n_0 ),
        .I2(is_reg_seq_no_plus_1_i_7_n_0),
        .I3(is_reg_seq_no_plus_1_i_8_n_0),
        .I4(D[2]),
        .I5(D[1]),
        .O(is_reg_seq_no_plus_1_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000400029400029)) 
    is_reg_seq_no_plus_1_i_3
       (.I0(D[3]),
        .I1(is_reg_seq_no_plus_1_i_9_n_0),
        .I2(\s[reg][0][seq_no][3]_i_2_n_0 ),
        .I3(is_reg_seq_no_plus_1_i_10_n_0),
        .I4(D[4]),
        .I5(is_reg_seq_no_i_3_n_0),
        .O(is_reg_seq_no_plus_1_i_3_n_0));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    is_reg_seq_no_plus_1_i_4
       (.I0(\s_reg[reg][1][seq_no] [4]),
        .I1(\s_reg[reg][0][seq_no] [4]),
        .I2(\s[reg][1][seq_no][4]_i_2_n_0 ),
        .I3(\s_reg[reg][0][seq_no] [5]),
        .I4(\regacc_aux_info[prod][v][reg_ch] ),
        .I5(\s_reg[reg][1][seq_no] [5]),
        .O(is_reg_seq_no_plus_1_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    is_reg_seq_no_plus_1_i_5
       (.I0(\s_reg[reg][1][seq_no] [6]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][seq_no] [6]),
        .O(is_reg_seq_no_plus_1_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    is_reg_seq_no_plus_1_i_6
       (.I0(D[7]),
        .I1(\s_reg[reg][0][seq_no] [7]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][seq_no] [7]),
        .O(is_reg_seq_no_plus_1_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    is_reg_seq_no_plus_1_i_7
       (.I0(\s_reg[reg][1][seq_no] [1]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][seq_no] [1]),
        .O(is_reg_seq_no_plus_1_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    is_reg_seq_no_plus_1_i_8
       (.I0(\s_reg[reg][1][seq_no] [2]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][seq_no] [2]),
        .O(is_reg_seq_no_plus_1_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    is_reg_seq_no_plus_1_i_9
       (.I0(\s_reg[reg][1][seq_no] [3]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][seq_no] [3]),
        .O(is_reg_seq_no_plus_1_i_9_n_0));
  FDRE is_reg_seq_no_plus_1_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_reg_seq_no_plus_1_i_1_n_0),
        .Q(is_reg_seq_no_plus_1),
        .R(1'b0));
  FDRE is_reg_seq_no_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(eqOp0_out),
        .Q(is_reg_seq_no),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000990)) 
    is_req_seq_arm_reset_no_i_1
       (.I0(D[7]),
        .I1(is_req_seq_arm_reset_no_i_2_n_0),
        .I2(D[6]),
        .I3(is_req_seq_arm_reset_no_i_3_n_0),
        .I4(is_req_seq_arm_reset_no_i_4_n_0),
        .I5(is_req_seq_arm_reset_no_i_5_n_0),
        .O(eqOp2_out));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    is_req_seq_arm_reset_no_i_10
       (.I0(\s_reg[reg][0][seq_arm_reset_no]__0 [5]),
        .I1(\s_reg[reg][1][seq_arm_reset_no]__0 [5]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .O(is_req_seq_arm_reset_no_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    is_req_seq_arm_reset_no_i_2
       (.I0(\s_reg[reg][0][seq_arm_reset_no]__0 [7]),
        .I1(\s_reg[reg][1][seq_arm_reset_no]__0 [7]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .O(is_req_seq_arm_reset_no_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h47)) 
    is_req_seq_arm_reset_no_i_3
       (.I0(\s_reg[reg][1][seq_arm_reset_no]__0 [6]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][seq_arm_reset_no]__0 [6]),
        .O(is_req_seq_arm_reset_no_i_3_n_0));
  LUT6 #(
    .INIT(64'hF66FFFFFFFFFF66F)) 
    is_req_seq_arm_reset_no_i_4
       (.I0(D[1]),
        .I1(is_req_seq_arm_reset_no_i_6_n_0),
        .I2(D[2]),
        .I3(is_req_seq_arm_reset_no_i_7_n_0),
        .I4(\s[reg][1][seq_arm_reset_no][2]_i_2_n_0 ),
        .I5(D[0]),
        .O(is_req_seq_arm_reset_no_i_4_n_0));
  LUT6 #(
    .INIT(64'hF99FFFFFFFFFF99F)) 
    is_req_seq_arm_reset_no_i_5
       (.I0(is_req_seq_arm_reset_no_i_8_n_0),
        .I1(D[3]),
        .I2(D[4]),
        .I3(is_req_seq_arm_reset_no_i_9_n_0),
        .I4(D[5]),
        .I5(is_req_seq_arm_reset_no_i_10_n_0),
        .O(is_req_seq_arm_reset_no_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    is_req_seq_arm_reset_no_i_6
       (.I0(\s_reg[reg][1][seq_arm_reset_no] [1]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][seq_arm_reset_no] [1]),
        .O(is_req_seq_arm_reset_no_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h47)) 
    is_req_seq_arm_reset_no_i_7
       (.I0(\s_reg[reg][1][seq_arm_reset_no] [2]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][seq_arm_reset_no] [2]),
        .O(is_req_seq_arm_reset_no_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h47)) 
    is_req_seq_arm_reset_no_i_8
       (.I0(\s_reg[reg][1][seq_arm_reset_no] [3]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][seq_arm_reset_no] [3]),
        .O(is_req_seq_arm_reset_no_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h35)) 
    is_req_seq_arm_reset_no_i_9
       (.I0(\s_reg[reg][0][seq_arm_reset_no]__0 [4]),
        .I1(\s_reg[reg][1][seq_arm_reset_no]__0 [4]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .O(is_req_seq_arm_reset_no_i_9_n_0));
  FDRE is_req_seq_arm_reset_no_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(eqOp2_out),
        .Q(is_req_seq_arm_reset_no),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    is_tcp_i_1
       (.I0(is_icmp_i_2_n_0),
        .I1(D[0]),
        .I2(D[3]),
        .I3(D[1]),
        .I4(D[2]),
        .O(is_tcp_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000010)) 
    is_tcp_other_ip_port_i_1
       (.I0(is_tcp_other_ip_port_i_2_n_0),
        .I1(is_tcp_other_ip_port_i_3_n_0),
        .I2(is_tcp_other_ip_port_i_4_n_0),
        .I3(is_tcp_other_ip_port_i_5_n_0),
        .I4(is_tcp_other_ip_port_i_6_n_0),
        .O(x_is_tcp_other_ip_port));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_other_ip_port_i_10
       (.I0(\s_reg[tcp_other_ip_port][portno] [6]),
        .I1(\s_reg[cur_other_ip_port][portno] [6]),
        .I2(\s_reg[cur_other_ip_port][portno] [8]),
        .I3(\s_reg[tcp_other_ip_port][portno] [8]),
        .I4(\s_reg[cur_other_ip_port][portno] [7]),
        .I5(\s_reg[tcp_other_ip_port][portno] [7]),
        .O(is_tcp_other_ip_port_i_10_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_other_ip_port_i_11
       (.I0(\s_reg[tcp_other_ip_port][ip01] [7]),
        .I1(\s_reg[cur_other_ip_port][ip01][15]_0 [23]),
        .I2(\s_reg[cur_other_ip_port][ip01][15]_0 [20]),
        .I3(\s_reg[tcp_other_ip_port][ip01] [4]),
        .I4(\s_reg[cur_other_ip_port][ip01][15]_0 [21]),
        .I5(\s_reg[tcp_other_ip_port][ip01] [5]),
        .O(is_tcp_other_ip_port_i_11_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    is_tcp_other_ip_port_i_12
       (.I0(\s_reg[tcp_other_ip_port][ip01] [10]),
        .I1(\s_reg[cur_other_ip_port][ip01][15]_0 [26]),
        .I2(\s_reg[tcp_other_ip_port][ip01] [6]),
        .I3(\s_reg[cur_other_ip_port][ip01][15]_0 [22]),
        .O(is_tcp_other_ip_port_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    is_tcp_other_ip_port_i_13
       (.I0(\s_reg[cur_other_ip_port][ip01][15]_0 [29]),
        .I1(\s_reg[tcp_other_ip_port][ip01] [13]),
        .I2(\s_reg[cur_other_ip_port][ip01][15]_0 [28]),
        .I3(\s_reg[tcp_other_ip_port][ip01] [12]),
        .I4(\s_reg[tcp_other_ip_port][ip01] [15]),
        .I5(\s_reg[cur_other_ip_port][ip01][15]_0 [31]),
        .O(is_tcp_other_ip_port_i_13_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    is_tcp_other_ip_port_i_14
       (.I0(\s_reg[tcp_other_ip_port][ip01] [2]),
        .I1(\s_reg[cur_other_ip_port][ip01][15]_0 [18]),
        .I2(\s_reg[tcp_other_ip_port][ip01] [14]),
        .I3(\s_reg[cur_other_ip_port][ip01][15]_0 [30]),
        .O(is_tcp_other_ip_port_i_14_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_other_ip_port_i_15
       (.I0(\s_reg[tcp_other_ip_port][ip01] [3]),
        .I1(\s_reg[cur_other_ip_port][ip01][15]_0 [19]),
        .I2(\s_reg[cur_other_ip_port][ip01][15]_0 [17]),
        .I3(\s_reg[tcp_other_ip_port][ip01] [1]),
        .I4(\s_reg[cur_other_ip_port][ip01][15]_0 [16]),
        .I5(\s_reg[tcp_other_ip_port][ip01] [0]),
        .O(is_tcp_other_ip_port_i_15_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_other_ip_port_i_16
       (.I0(\s_reg[tcp_other_ip_port][ip01] [11]),
        .I1(\s_reg[cur_other_ip_port][ip01][15]_0 [27]),
        .I2(\s_reg[cur_other_ip_port][ip01][15]_0 [24]),
        .I3(\s_reg[tcp_other_ip_port][ip01] [8]),
        .I4(\s_reg[cur_other_ip_port][ip01][15]_0 [25]),
        .I5(\s_reg[tcp_other_ip_port][ip01] [9]),
        .O(is_tcp_other_ip_port_i_16_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_other_ip_port_i_17
       (.I0(\s_reg[cur_other_ip_port][ip01][15]_0 [4]),
        .I1(\s_reg[tcp_other_ip_port][ip23] [4]),
        .I2(\s_reg[cur_other_ip_port][ip01][15]_0 [5]),
        .I3(\s_reg[tcp_other_ip_port][ip23] [5]),
        .I4(\s_reg[tcp_other_ip_port][ip23] [3]),
        .I5(\s_reg[cur_other_ip_port][ip01][15]_0 [3]),
        .O(is_tcp_other_ip_port_i_17_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_other_ip_port_i_18
       (.I0(\s_reg[tcp_other_ip_port][ip23] [0]),
        .I1(\s_reg[cur_other_ip_port][ip01][15]_0 [0]),
        .I2(\s_reg[cur_other_ip_port][ip01][15]_0 [1]),
        .I3(\s_reg[tcp_other_ip_port][ip23] [1]),
        .I4(\s_reg[cur_other_ip_port][ip01][15]_0 [2]),
        .I5(\s_reg[tcp_other_ip_port][ip23] [2]),
        .O(is_tcp_other_ip_port_i_18_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_other_ip_port_i_19
       (.I0(\s_reg[tcp_other_ip_port][ip23] [9]),
        .I1(\s_reg[cur_other_ip_port][ip01][15]_0 [9]),
        .I2(\s_reg[cur_other_ip_port][ip01][15]_0 [10]),
        .I3(\s_reg[tcp_other_ip_port][ip23] [10]),
        .I4(\s_reg[cur_other_ip_port][ip01][15]_0 [11]),
        .I5(\s_reg[tcp_other_ip_port][ip23] [11]),
        .O(is_tcp_other_ip_port_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF6)) 
    is_tcp_other_ip_port_i_2
       (.I0(\s_reg[tcp_other_ip_port][portno] [15]),
        .I1(\s_reg[cur_other_ip_port][portno] [15]),
        .I2(is_tcp_other_ip_port_i_7_n_0),
        .I3(is_tcp_other_ip_port_i_8_n_0),
        .I4(is_tcp_other_ip_port_i_9_n_0),
        .I5(is_tcp_other_ip_port_i_10_n_0),
        .O(is_tcp_other_ip_port_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_other_ip_port_i_20
       (.I0(\s_reg[tcp_other_ip_port][ip23] [6]),
        .I1(\s_reg[cur_other_ip_port][ip01][15]_0 [6]),
        .I2(\s_reg[cur_other_ip_port][ip01][15]_0 [8]),
        .I3(\s_reg[tcp_other_ip_port][ip23] [8]),
        .I4(\s_reg[cur_other_ip_port][ip01][15]_0 [7]),
        .I5(\s_reg[tcp_other_ip_port][ip23] [7]),
        .O(is_tcp_other_ip_port_i_20_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_other_ip_port_i_3
       (.I0(\s_reg[tcp_other_ip_port][portno] [12]),
        .I1(\s_reg[cur_other_ip_port][portno] [12]),
        .I2(\s_reg[cur_other_ip_port][portno] [13]),
        .I3(\s_reg[tcp_other_ip_port][portno] [13]),
        .I4(\s_reg[cur_other_ip_port][portno] [14]),
        .I5(\s_reg[tcp_other_ip_port][portno] [14]),
        .O(is_tcp_other_ip_port_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    is_tcp_other_ip_port_i_4
       (.I0(is_tcp_other_ip_port_i_11_n_0),
        .I1(is_tcp_other_ip_port_i_12_n_0),
        .I2(is_tcp_other_ip_port_i_13_n_0),
        .I3(is_tcp_other_ip_port_i_14_n_0),
        .I4(is_tcp_other_ip_port_i_15_n_0),
        .I5(is_tcp_other_ip_port_i_16_n_0),
        .O(is_tcp_other_ip_port_i_4_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_other_ip_port_i_5
       (.I0(\s_reg[tcp_other_ip_port][ip23] [12]),
        .I1(\s_reg[cur_other_ip_port][ip01][15]_0 [12]),
        .I2(\s_reg[cur_other_ip_port][ip01][15]_0 [14]),
        .I3(\s_reg[tcp_other_ip_port][ip23] [14]),
        .I4(\s_reg[cur_other_ip_port][ip01][15]_0 [13]),
        .I5(\s_reg[tcp_other_ip_port][ip23] [13]),
        .O(is_tcp_other_ip_port_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF6)) 
    is_tcp_other_ip_port_i_6
       (.I0(\s_reg[tcp_other_ip_port][ip23] [15]),
        .I1(\s_reg[cur_other_ip_port][ip01][15]_0 [15]),
        .I2(is_tcp_other_ip_port_i_17_n_0),
        .I3(is_tcp_other_ip_port_i_18_n_0),
        .I4(is_tcp_other_ip_port_i_19_n_0),
        .I5(is_tcp_other_ip_port_i_20_n_0),
        .O(is_tcp_other_ip_port_i_6_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_other_ip_port_i_7
       (.I0(\s_reg[tcp_other_ip_port][portno] [3]),
        .I1(\s_reg[cur_other_ip_port][portno] [3]),
        .I2(\s_reg[cur_other_ip_port][portno] [5]),
        .I3(\s_reg[tcp_other_ip_port][portno] [5]),
        .I4(\s_reg[cur_other_ip_port][portno] [4]),
        .I5(\s_reg[tcp_other_ip_port][portno] [4]),
        .O(is_tcp_other_ip_port_i_7_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_other_ip_port_i_8
       (.I0(\s_reg[tcp_other_ip_port][portno] [0]),
        .I1(\s_reg[cur_other_ip_port][portno] [0]),
        .I2(\s_reg[cur_other_ip_port][portno] [2]),
        .I3(\s_reg[tcp_other_ip_port][portno] [2]),
        .I4(\s_reg[cur_other_ip_port][portno] [1]),
        .I5(\s_reg[tcp_other_ip_port][portno] [1]),
        .O(is_tcp_other_ip_port_i_8_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_other_ip_port_i_9
       (.I0(\s_reg[tcp_other_ip_port][portno] [9]),
        .I1(\s_reg[cur_other_ip_port][portno] [9]),
        .I2(\s_reg[cur_other_ip_port][portno] [10]),
        .I3(\s_reg[tcp_other_ip_port][portno] [10]),
        .I4(\s_reg[cur_other_ip_port][portno] [11]),
        .I5(\s_reg[tcp_other_ip_port][portno] [11]),
        .O(is_tcp_other_ip_port_i_9_n_0));
  FDRE is_tcp_other_ip_port_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(x_is_tcp_other_ip_port),
        .Q(is_tcp_other_ip_port),
        .R(1'b0));
  FDRE is_tcp_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_tcp_i_1_n_0),
        .Q(is_tcp),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    is_tcp_seq_hi_i_1
       (.I0(is_tcp_seq_hi_i_2_n_0),
        .I1(is_tcp_seq_hi_i_3_n_0),
        .I2(is_tcp_seq_hi_i_4_n_0),
        .I3(is_tcp_seq_hi_i_5_n_0),
        .I4(is_tcp_seq_hi_i_6_n_0),
        .I5(is_tcp_seq_hi_i_7_n_0),
        .O(eqOp21_out));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_seq_hi_i_2
       (.I0(D[6]),
        .I1(tcp_seq_hi_reg[6]),
        .I2(tcp_seq_hi_reg[7]),
        .I3(D[7]),
        .I4(tcp_seq_hi_reg[8]),
        .I5(D[8]),
        .O(is_tcp_seq_hi_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_seq_hi_i_3
       (.I0(D[9]),
        .I1(tcp_seq_hi_reg[9]),
        .I2(tcp_seq_hi_reg[10]),
        .I3(D[10]),
        .I4(tcp_seq_hi_reg[11]),
        .I5(D[11]),
        .O(is_tcp_seq_hi_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_seq_hi_i_4
       (.I0(D[0]),
        .I1(tcp_seq_hi_reg[0]),
        .I2(tcp_seq_hi_reg[2]),
        .I3(D[2]),
        .I4(tcp_seq_hi_reg[1]),
        .I5(D[1]),
        .O(is_tcp_seq_hi_i_4_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_seq_hi_i_5
       (.I0(tcp_seq_hi_reg[4]),
        .I1(D[4]),
        .I2(tcp_seq_hi_reg[5]),
        .I3(D[5]),
        .I4(D[3]),
        .I5(tcp_seq_hi_reg[3]),
        .O(is_tcp_seq_hi_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h9)) 
    is_tcp_seq_hi_i_6
       (.I0(tcp_seq_hi_reg[15]),
        .I1(D[15]),
        .O(is_tcp_seq_hi_i_6_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_seq_hi_i_7
       (.I0(D[12]),
        .I1(tcp_seq_hi_reg[12]),
        .I2(tcp_seq_hi_reg[14]),
        .I3(D[14]),
        .I4(tcp_seq_hi_reg[13]),
        .I5(D[13]),
        .O(is_tcp_seq_hi_i_7_n_0));
  FDRE is_tcp_seq_hi_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(eqOp21_out),
        .Q(is_tcp_seq_hi),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    is_tcp_seq_lo_i_1
       (.I0(is_tcp_seq_lo_i_2_n_0),
        .I1(is_tcp_seq_lo_i_3_n_0),
        .I2(is_tcp_seq_lo_i_4_n_0),
        .I3(is_tcp_seq_lo_i_5_n_0),
        .I4(is_tcp_seq_lo_i_6_n_0),
        .I5(is_tcp_seq_lo_i_7_n_0),
        .O(eqOp20_out));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_seq_lo_i_2
       (.I0(\tcp_seq_lo_reg_n_0_[6] ),
        .I1(D[6]),
        .I2(D[8]),
        .I3(\tcp_seq_lo_reg_n_0_[8] ),
        .I4(D[7]),
        .I5(\tcp_seq_lo_reg_n_0_[7] ),
        .O(is_tcp_seq_lo_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_seq_lo_i_3
       (.I0(\tcp_seq_lo_reg_n_0_[9] ),
        .I1(D[9]),
        .I2(D[10]),
        .I3(\tcp_seq_lo_reg_n_0_[10] ),
        .I4(D[11]),
        .I5(\tcp_seq_lo_reg_n_0_[11] ),
        .O(is_tcp_seq_lo_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_seq_lo_i_4
       (.I0(\tcp_seq_lo_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(D[2]),
        .I3(\tcp_seq_lo_reg_n_0_[2] ),
        .I4(D[1]),
        .I5(\tcp_seq_lo_reg_n_0_[1] ),
        .O(is_tcp_seq_lo_i_4_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_seq_lo_i_5
       (.I0(D[4]),
        .I1(\tcp_seq_lo_reg_n_0_[4] ),
        .I2(D[5]),
        .I3(\tcp_seq_lo_reg_n_0_[5] ),
        .I4(\tcp_seq_lo_reg_n_0_[3] ),
        .I5(D[3]),
        .O(is_tcp_seq_lo_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h9)) 
    is_tcp_seq_lo_i_6
       (.I0(D[15]),
        .I1(\tcp_seq_lo_reg_n_0_[15] ),
        .O(is_tcp_seq_lo_i_6_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    is_tcp_seq_lo_i_7
       (.I0(\tcp_seq_lo_reg_n_0_[12] ),
        .I1(D[12]),
        .I2(D[14]),
        .I3(\tcp_seq_lo_reg_n_0_[14] ),
        .I4(D[13]),
        .I5(\tcp_seq_lo_reg_n_0_[13] ),
        .O(is_tcp_seq_lo_i_7_n_0));
  FDRE is_tcp_seq_lo_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(eqOp20_out),
        .Q(is_tcp_seq_lo),
        .R(1'b0));
  FDRE is_tcp_stat_max_sent16_eq_base_seqno16_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_tcp_stat_max_sent16_eq_base_seqno16_reg_0),
        .Q(is_tcp_stat_max_sent16_eq_base_seqno16),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    is_udp_i_1
       (.I0(is_udp_i_2_n_0),
        .I1(D[5]),
        .I2(D[4]),
        .I3(D[6]),
        .I4(D[7]),
        .O(is_udp_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    is_udp_i_2
       (.I0(D[3]),
        .I1(D[2]),
        .I2(D[1]),
        .I3(D[0]),
        .O(is_udp_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    is_udp_ra_disconnect_i_1
       (.I0(D[14]),
        .I1(D[12]),
        .I2(D[13]),
        .I3(D[15]),
        .O(is_udp_ra_disconnect_i_1_n_0));
  FDRE is_udp_ra_disconnect_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_udp_ra_disconnect_i_1_n_0),
        .Q(is_udp_ra_disconnect),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    is_udp_ra_reset_arm_i_1
       (.I0(D[14]),
        .I1(D[12]),
        .I2(D[15]),
        .I3(D[13]),
        .O(is_udp_ra_reset_arm_i_1_n_0));
  FDRE is_udp_ra_reset_arm_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_udp_ra_reset_arm_i_1_n_0),
        .Q(is_udp_ra_reset_arm),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    is_udp_ra_reset_i_1
       (.I0(D[15]),
        .I1(D[13]),
        .I2(D[14]),
        .I3(D[12]),
        .O(is_udp_ra_reset_i_1_n_0));
  FDRE is_udp_ra_reset_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_udp_ra_reset_i_1_n_0),
        .Q(is_udp_ra_reset),
        .R(1'b0));
  FDRE is_udp_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_udp_i_1_n_0),
        .Q(is_udp),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    is_w_0000_i_1
       (.I0(is_whi_00_i_1_n_0),
        .I1(D[1]),
        .I2(D[2]),
        .I3(D[0]),
        .I4(is_w_0201_i_4_n_0),
        .I5(D[7]),
        .O(is_w_0000_i_1_n_0));
  FDRE is_w_0000_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_w_0000_i_1_n_0),
        .Q(is_w_0000),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    is_w_0001_i_1
       (.I0(is_whi_00_i_1_n_0),
        .I1(D[3]),
        .I2(D[2]),
        .I3(D[1]),
        .I4(D[0]),
        .I5(is_icmp_i_2_n_0),
        .O(is_w_0001_i_1_n_0));
  FDRE is_w_0001_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_w_0001_i_1_n_0),
        .Q(is_w_0001),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    is_w_0004_i_1
       (.I0(is_whi_00_i_1_n_0),
        .I1(D[2]),
        .I2(D[7]),
        .I3(is_w_0201_i_4_n_0),
        .I4(D[0]),
        .I5(D[1]),
        .O(is_w_0004_i_1_n_0));
  FDRE is_w_0004_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_w_0004_i_1_n_0),
        .Q(is_w_0004),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    is_w_0201_i_1
       (.I0(D[9]),
        .I1(D[8]),
        .I2(is_w_0201_i_2_n_0),
        .I3(is_w_0201_i_3_n_0),
        .I4(is_whi_06_i_2_n_0),
        .I5(is_w_0201_i_4_n_0),
        .O(is_w_0201_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h1)) 
    is_w_0201_i_2
       (.I0(D[10]),
        .I1(D[11]),
        .O(is_w_0201_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    is_w_0201_i_3
       (.I0(D[2]),
        .I1(D[1]),
        .I2(D[0]),
        .I3(D[7]),
        .O(is_w_0201_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    is_w_0201_i_4
       (.I0(D[5]),
        .I1(D[4]),
        .I2(D[6]),
        .I3(D[3]),
        .O(is_w_0201_i_4_n_0));
  FDRE is_w_0201_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_w_0201_i_1_n_0),
        .Q(is_w_0201),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    is_w_0604_i_1
       (.I0(D[9]),
        .I1(D[8]),
        .I2(is_whi_06_i_2_n_0),
        .I3(D[10]),
        .I4(D[11]),
        .I5(is_w_0604_i_2_n_0),
        .O(is_w_0604_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    is_w_0604_i_2
       (.I0(D[1]),
        .I1(D[0]),
        .I2(is_w_0201_i_4_n_0),
        .I3(D[7]),
        .I4(D[2]),
        .O(is_w_0604_i_2_n_0));
  FDRE is_w_0604_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_w_0604_i_1_n_0),
        .Q(is_w_0604),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    is_w_0800_i_1
       (.I0(is_w_0800_i_2_n_0),
        .I1(D[1]),
        .I2(D[2]),
        .I3(D[0]),
        .I4(D[11]),
        .O(eqOp__0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    is_w_0800_i_2
       (.I0(D[9]),
        .I1(D[8]),
        .I2(D[10]),
        .I3(D[7]),
        .I4(is_w_0201_i_4_n_0),
        .I5(is_whi_06_i_2_n_0),
        .O(is_w_0800_i_2_n_0));
  FDRE is_w_0800_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(eqOp__0),
        .Q(is_w_0800),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    is_w_0806_i_1
       (.I0(is_w_0800_i_2_n_0),
        .I1(D[1]),
        .I2(D[2]),
        .I3(D[0]),
        .I4(D[11]),
        .O(is_w_0806_i_1_n_0));
  FDRE is_w_0806_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_w_0806_i_1_n_0),
        .Q(is_w_0806),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    is_w_4000_i_1
       (.I0(is_w_4000_i_2_n_0),
        .I1(is_udp_ra_reset_i_1_n_0),
        .I2(D[11]),
        .I3(D[0]),
        .I4(D[2]),
        .I5(D[1]),
        .O(is_w_4000_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    is_w_4000_i_2
       (.I0(is_w_0201_i_4_n_0),
        .I1(D[7]),
        .I2(D[10]),
        .I3(D[8]),
        .I4(D[9]),
        .O(is_w_4000_i_2_n_0));
  FDRE is_w_4000_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_w_4000_i_1_n_0),
        .Q(is_w_4000),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    is_w_5363_i_1
       (.I0(is_w_5363_i_2_n_0),
        .I1(is_w_5363_i_3_n_0),
        .I2(D[5]),
        .I3(D[4]),
        .I4(D[12]),
        .I5(D[7]),
        .O(is_w_5363_i_1_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    is_w_5363_i_2
       (.I0(is_whi_ff_i_3_n_0),
        .I1(D[2]),
        .I2(D[3]),
        .I3(is_w_5363_i_4_n_0),
        .I4(D[0]),
        .I5(D[1]),
        .O(is_w_5363_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    is_w_5363_i_3
       (.I0(D[11]),
        .I1(D[10]),
        .I2(D[14]),
        .I3(D[6]),
        .O(is_w_5363_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h1)) 
    is_w_5363_i_4
       (.I0(D[13]),
        .I1(D[15]),
        .O(is_w_5363_i_4_n_0));
  FDRE is_w_5363_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_w_5363_i_1_n_0),
        .Q(is_w_5363),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    is_w_6382_i_1
       (.I0(D[2]),
        .I1(D[0]),
        .I2(D[13]),
        .I3(D[15]),
        .I4(is_w_0201_i_2_n_0),
        .I5(is_w_6382_i_2_n_0),
        .O(is_w_6382_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    is_w_6382_i_2
       (.I0(D[7]),
        .I1(D[12]),
        .I2(D[14]),
        .I3(D[1]),
        .I4(is_whi_ff_i_3_n_0),
        .I5(is_w_0201_i_4_n_0),
        .O(is_w_6382_i_2_n_0));
  FDRE is_w_6382_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_w_6382_i_1_n_0),
        .Q(is_w_6382),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    is_w_8035_i_1
       (.I0(is_w_8035_i_2_n_0),
        .I1(D[15]),
        .I2(D[13]),
        .I3(D[2]),
        .I4(D[14]),
        .I5(is_w_8035_i_3_n_0),
        .O(is_w_8035_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    is_w_8035_i_2
       (.I0(D[4]),
        .I1(D[5]),
        .I2(D[3]),
        .I3(D[6]),
        .I4(is_w_8035_i_4_n_0),
        .I5(is_w_8035_i_5_n_0),
        .O(is_w_8035_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_w_8035_i_3
       (.I0(D[9]),
        .I1(D[8]),
        .I2(D[10]),
        .I3(D[7]),
        .O(is_w_8035_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h2)) 
    is_w_8035_i_4
       (.I0(D[0]),
        .I1(D[1]),
        .O(is_w_8035_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'hE)) 
    is_w_8035_i_5
       (.I0(D[11]),
        .I1(D[12]),
        .O(is_w_8035_i_5_n_0));
  FDRE is_w_8035_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_w_8035_i_1_n_0),
        .Q(is_w_8035),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h22B2)) 
    is_w_ge_tcp_stat_base_seqno_lo_i_2
       (.I0(D[15]),
        .I1(\tcp_ctrl_stat[base_seqno] [15]),
        .I2(D[14]),
        .I3(\tcp_ctrl_stat[base_seqno] [14]),
        .O(is_w_ge_tcp_stat_base_seqno_lo_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    is_w_ge_tcp_stat_base_seqno_lo_i_3
       (.I0(D[13]),
        .I1(\tcp_ctrl_stat[base_seqno] [13]),
        .I2(D[12]),
        .I3(\tcp_ctrl_stat[base_seqno] [12]),
        .O(is_w_ge_tcp_stat_base_seqno_lo_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    is_w_ge_tcp_stat_base_seqno_lo_i_4
       (.I0(D[11]),
        .I1(\tcp_ctrl_stat[base_seqno] [11]),
        .I2(D[10]),
        .I3(\tcp_ctrl_stat[base_seqno] [10]),
        .O(is_w_ge_tcp_stat_base_seqno_lo_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    is_w_ge_tcp_stat_base_seqno_lo_i_5
       (.I0(D[9]),
        .I1(\tcp_ctrl_stat[base_seqno] [9]),
        .I2(D[8]),
        .I3(\tcp_ctrl_stat[base_seqno] [8]),
        .O(is_w_ge_tcp_stat_base_seqno_lo_i_5_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    is_w_ge_tcp_stat_base_seqno_lo_i_6
       (.I0(D[7]),
        .I1(\tcp_ctrl_stat[base_seqno] [7]),
        .I2(D[6]),
        .I3(\tcp_ctrl_stat[base_seqno] [6]),
        .O(is_w_ge_tcp_stat_base_seqno_lo_i_6_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    is_w_ge_tcp_stat_base_seqno_lo_i_7
       (.I0(D[5]),
        .I1(\tcp_ctrl_stat[base_seqno] [5]),
        .I2(D[4]),
        .I3(\tcp_ctrl_stat[base_seqno] [4]),
        .O(is_w_ge_tcp_stat_base_seqno_lo_i_7_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    is_w_ge_tcp_stat_base_seqno_lo_i_8
       (.I0(D[3]),
        .I1(\tcp_ctrl_stat[base_seqno] [3]),
        .I2(D[2]),
        .I3(\tcp_ctrl_stat[base_seqno] [2]),
        .O(is_w_ge_tcp_stat_base_seqno_lo_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    is_w_ge_tcp_stat_base_seqno_lo_i_9
       (.I0(D[1]),
        .I1(\tcp_ctrl_stat[base_seqno] [1]),
        .I2(D[0]),
        .I3(\tcp_ctrl_stat[base_seqno] [0]),
        .O(is_w_ge_tcp_stat_base_seqno_lo_i_9_n_0));
  FDRE is_w_ge_tcp_stat_base_seqno_lo_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(geqOp),
        .Q(is_w_ge_tcp_stat_base_seqno_lo),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 is_w_ge_tcp_stat_base_seqno_lo_reg_i_1
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({geqOp,is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_1,is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_2,is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_3,is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_4,is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_5,is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_6,is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_n_7}),
        .DI({is_w_ge_tcp_stat_base_seqno_lo_i_2_n_0,is_w_ge_tcp_stat_base_seqno_lo_i_3_n_0,is_w_ge_tcp_stat_base_seqno_lo_i_4_n_0,is_w_ge_tcp_stat_base_seqno_lo_i_5_n_0,is_w_ge_tcp_stat_base_seqno_lo_i_6_n_0,is_w_ge_tcp_stat_base_seqno_lo_i_7_n_0,is_w_ge_tcp_stat_base_seqno_lo_i_8_n_0,is_w_ge_tcp_stat_base_seqno_lo_i_9_n_0}),
        .O(NLW_is_w_ge_tcp_stat_base_seqno_lo_reg_i_1_O_UNCONNECTED[7:0]),
        .S(is_w_ge_tcp_stat_base_seqno_lo_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    is_w_le_tcp_stat_max_sent_lo_i_10
       (.I0(D[15]),
        .I1(is_w_le_tcp_stat_max_sent_lo_reg_0[15]),
        .I2(D[14]),
        .I3(is_w_le_tcp_stat_max_sent_lo_reg_0[14]),
        .O(\word_prev1_reg[15]__0_6 [7]));
  LUT4 #(
    .INIT(16'h9009)) 
    is_w_le_tcp_stat_max_sent_lo_i_11
       (.I0(D[13]),
        .I1(is_w_le_tcp_stat_max_sent_lo_reg_0[13]),
        .I2(D[12]),
        .I3(is_w_le_tcp_stat_max_sent_lo_reg_0[12]),
        .O(\word_prev1_reg[15]__0_6 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    is_w_le_tcp_stat_max_sent_lo_i_12
       (.I0(D[11]),
        .I1(is_w_le_tcp_stat_max_sent_lo_reg_0[11]),
        .I2(D[10]),
        .I3(is_w_le_tcp_stat_max_sent_lo_reg_0[10]),
        .O(\word_prev1_reg[15]__0_6 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    is_w_le_tcp_stat_max_sent_lo_i_13
       (.I0(D[9]),
        .I1(is_w_le_tcp_stat_max_sent_lo_reg_0[9]),
        .I2(D[8]),
        .I3(is_w_le_tcp_stat_max_sent_lo_reg_0[8]),
        .O(\word_prev1_reg[15]__0_6 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    is_w_le_tcp_stat_max_sent_lo_i_14
       (.I0(D[7]),
        .I1(is_w_le_tcp_stat_max_sent_lo_reg_0[7]),
        .I2(D[6]),
        .I3(is_w_le_tcp_stat_max_sent_lo_reg_0[6]),
        .O(\word_prev1_reg[15]__0_6 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    is_w_le_tcp_stat_max_sent_lo_i_15
       (.I0(D[5]),
        .I1(is_w_le_tcp_stat_max_sent_lo_reg_0[5]),
        .I2(D[4]),
        .I3(is_w_le_tcp_stat_max_sent_lo_reg_0[4]),
        .O(\word_prev1_reg[15]__0_6 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    is_w_le_tcp_stat_max_sent_lo_i_16
       (.I0(D[3]),
        .I1(is_w_le_tcp_stat_max_sent_lo_reg_0[3]),
        .I2(D[2]),
        .I3(is_w_le_tcp_stat_max_sent_lo_reg_0[2]),
        .O(\word_prev1_reg[15]__0_6 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    is_w_le_tcp_stat_max_sent_lo_i_17
       (.I0(D[1]),
        .I1(is_w_le_tcp_stat_max_sent_lo_reg_0[1]),
        .I2(D[0]),
        .I3(is_w_le_tcp_stat_max_sent_lo_reg_0[0]),
        .O(\word_prev1_reg[15]__0_6 [0]));
  FDRE is_w_le_tcp_stat_max_sent_lo_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(CO),
        .Q(is_w_le_tcp_stat_max_sent_lo),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    is_whi_00_i_1
       (.I0(is_whi_06_i_2_n_0),
        .I1(D[10]),
        .I2(D[11]),
        .I3(D[8]),
        .I4(D[9]),
        .O(is_whi_00_i_1_n_0));
  FDRE is_whi_00_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_whi_00_i_1_n_0),
        .Q(is_whi_00),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    is_whi_02_i_1
       (.I0(D[11]),
        .I1(D[10]),
        .I2(is_whi_06_i_2_n_0),
        .I3(D[8]),
        .I4(D[9]),
        .O(is_whi_02_i_1_n_0));
  FDRE is_whi_02_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_whi_02_i_1_n_0),
        .Q(is_whi_02),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    is_whi_05_i_1
       (.I0(is_whi_06_i_2_n_0),
        .I1(D[11]),
        .I2(D[8]),
        .I3(D[9]),
        .I4(D[10]),
        .O(is_whi_05_i_1_n_0));
  FDRE is_whi_05_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_whi_05_i_1_n_0),
        .Q(is_whi_05),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    is_whi_06_i_1
       (.I0(D[11]),
        .I1(D[10]),
        .I2(is_whi_06_i_2_n_0),
        .I3(D[8]),
        .I4(D[9]),
        .O(is_whi_06_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    is_whi_06_i_2
       (.I0(D[15]),
        .I1(D[13]),
        .I2(D[14]),
        .I3(D[12]),
        .O(is_whi_06_i_2_n_0));
  FDRE is_whi_06_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_whi_06_i_1_n_0),
        .Q(is_whi_06),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    is_whi_45_i_1
       (.I0(is_udp_ra_reset_i_1_n_0),
        .I1(D[11]),
        .I2(D[8]),
        .I3(D[9]),
        .I4(D[10]),
        .O(is_whi_45_i_1_n_0));
  FDRE is_whi_45_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_whi_45_i_1_n_0),
        .Q(is_whi_45),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    is_whi_ff_i_1
       (.I0(D[13]),
        .I1(D[15]),
        .I2(D[10]),
        .I3(D[14]),
        .I4(is_whi_ff_i_2_n_0),
        .I5(is_whi_ff_i_3_n_0),
        .O(is_whi_ff_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h7)) 
    is_whi_ff_i_2
       (.I0(D[11]),
        .I1(D[12]),
        .O(is_whi_ff_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h7)) 
    is_whi_ff_i_3
       (.I0(D[8]),
        .I1(D[9]),
        .O(is_whi_ff_i_3_n_0));
  FDRE is_whi_ff_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_whi_ff_i_1_n_0),
        .Q(is_whi_ff),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    is_wlo_00_i_1
       (.I0(D[7]),
        .I1(is_w_0201_i_4_n_0),
        .I2(D[0]),
        .I3(D[2]),
        .I4(D[1]),
        .O(is_wlo_00_i_1_n_0));
  FDRE is_wlo_00_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_wlo_00_i_1_n_0),
        .Q(is_wlo_00),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    is_wlo_02_i_1
       (.I0(D[7]),
        .I1(is_w_0201_i_4_n_0),
        .I2(D[1]),
        .I3(D[0]),
        .I4(D[2]),
        .O(is_wlo_02_i_1_n_0));
  FDRE is_wlo_02_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_wlo_02_i_1_n_0),
        .Q(is_wlo_02),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    is_wlo_05_i_1
       (.I0(D[1]),
        .I1(D[0]),
        .I2(is_w_0201_i_4_n_0),
        .I3(D[7]),
        .I4(D[2]),
        .O(is_wlo_05_i_1_n_0));
  FDRE is_wlo_05_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_wlo_05_i_1_n_0),
        .Q(is_wlo_05),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    is_wlo_ff_i_1
       (.I0(D[2]),
        .I1(D[3]),
        .I2(D[4]),
        .I3(D[5]),
        .I4(is_wlo_ff_i_2_n_0),
        .I5(is_wlo_ff_i_3_n_0),
        .O(is_wlo_ff_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h7)) 
    is_wlo_ff_i_2
       (.I0(D[6]),
        .I1(D[7]),
        .O(is_wlo_ff_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h7)) 
    is_wlo_ff_i_3
       (.I0(D[0]),
        .I1(D[1]),
        .O(is_wlo_ff_i_3_n_0));
  FDRE is_wlo_ff_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(is_wlo_ff_i_1_n_0),
        .Q(is_wlo_ff),
        .R(1'b0));
  FDRE new_packet_prev1_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(new_packet_prev1_reg_0),
        .Q(new_packet_prev1),
        .R(1'b0));
  FDRE new_packet_prev_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(new_packet_prev1),
        .Q(new_packet_prev),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \packet_req[discard_cur_prepare]_i_10 
       (.I0(\tcp_ctrl_recv[ack_seqno] [1]),
        .I1(\tcp_ctrl_stat[base_seqno] [1]),
        .I2(\tcp_ctrl_stat[base_seqno] [2]),
        .I3(\tcp_ctrl_recv[ack_seqno] [2]),
        .I4(\tcp_ctrl_stat[base_seqno] [0]),
        .I5(\tcp_ctrl_recv[ack_seqno] [0]),
        .O(\packet_req[discard_cur_prepare]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \packet_req[discard_cur_prepare]_i_6 
       (.I0(\tcp_ctrl_recv[ack_seqno] [12]),
        .I1(\tcp_ctrl_stat[base_seqno] [12]),
        .I2(\tcp_ctrl_stat[base_seqno] [14]),
        .I3(\tcp_ctrl_recv[ack_seqno] [14]),
        .I4(\tcp_ctrl_stat[base_seqno] [13]),
        .I5(\tcp_ctrl_recv[ack_seqno] [13]),
        .O(\packet_req[discard_cur_prepare]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \packet_req[discard_cur_prepare]_i_7 
       (.I0(\tcp_ctrl_recv[ack_seqno] [9]),
        .I1(\tcp_ctrl_stat[base_seqno] [9]),
        .I2(\tcp_ctrl_stat[base_seqno] [11]),
        .I3(\tcp_ctrl_recv[ack_seqno] [11]),
        .I4(\tcp_ctrl_stat[base_seqno] [10]),
        .I5(\tcp_ctrl_recv[ack_seqno] [10]),
        .O(\packet_req[discard_cur_prepare]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \packet_req[discard_cur_prepare]_i_8 
       (.I0(\tcp_ctrl_recv[ack_seqno] [7]),
        .I1(\tcp_ctrl_stat[base_seqno] [7]),
        .I2(\tcp_ctrl_stat[base_seqno] [8]),
        .I3(\tcp_ctrl_recv[ack_seqno] [8]),
        .I4(\tcp_ctrl_stat[base_seqno] [6]),
        .I5(\tcp_ctrl_recv[ack_seqno] [6]),
        .O(\packet_req[discard_cur_prepare]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \packet_req[discard_cur_prepare]_i_9 
       (.I0(\tcp_ctrl_recv[ack_seqno] [4]),
        .I1(\tcp_ctrl_stat[base_seqno] [4]),
        .I2(\tcp_ctrl_stat[base_seqno] [5]),
        .I3(\tcp_ctrl_recv[ack_seqno] [5]),
        .I4(\tcp_ctrl_stat[base_seqno] [3]),
        .I5(\tcp_ctrl_recv[ack_seqno] [3]),
        .O(\packet_req[discard_cur_prepare]_i_9_n_0 ));
  CARRY8 \packet_req_reg[discard_cur_prepare]_i_3 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_packet_req_reg[discard_cur_prepare]_i_3_CO_UNCONNECTED [7:6],\s_stat_reg[base_seqno][16] ,\packet_req_reg[discard_cur_prepare]_i_3_n_3 ,\packet_req_reg[discard_cur_prepare]_i_3_n_4 ,\packet_req_reg[discard_cur_prepare]_i_3_n_5 ,\packet_req_reg[discard_cur_prepare]_i_3_n_6 ,\packet_req_reg[discard_cur_prepare]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_packet_req_reg[discard_cur_prepare]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\s_stat_reg[same_ack][0] ,\packet_req[discard_cur_prepare]_i_6_n_0 ,\packet_req[discard_cur_prepare]_i_7_n_0 ,\packet_req[discard_cur_prepare]_i_8_n_0 ,\packet_req[discard_cur_prepare]_i_9_n_0 ,\packet_req[discard_cur_prepare]_i_10_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ram_prod2_udp_regres[0][set_again]_i_1 
       (.I0(\s_reg[repeat_reg_response]__0 ),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .O(\ram_prod2_udp_regres[0][set_again]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ram_prod2_udp_regres[1][set_again]_i_1 
       (.I0(\s_reg[repeat_reg_response]__0 ),
        .I1(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .O(\ram_prod2_udp_regres[1][set_again]_i_1_n_0 ));
  FDRE \ram_prod2_udp_regres_reg[0][set_again] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\ram_prod2_udp_regres[0][set_again]_i_1_n_0 ),
        .Q(\ram_udp_regres[0][prod2][set_again] ),
        .R(1'b0));
  FDRE \ram_prod2_udp_regres_reg[1][set_again] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\ram_prod2_udp_regres[1][set_again]_i_1_n_0 ),
        .Q(\ram_udp_regres[1][prod2][set_again] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \ram_prod_arp_icmp[set_drop_dly]_i_1 
       (.I0(\a[good_ntp] ),
        .I1(\s_reg[is_ntp_resp]__0 ),
        .I2(\a[good_arp] ),
        .I3(\a[good_icmp] ),
        .I4(\dyn_in_stat[good_rarp]_i_1_n_0 ),
        .I5(\s_reg[fill_ram_arp_icmp]__0 ),
        .O(\ram_prod_arp_icmp[set_drop_dly]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FFF2)) 
    \ram_prod_arp_icmp[set_hasdata]_i_1 
       (.I0(\a[good_ntp] ),
        .I1(\s_reg[is_ntp_resp]__0 ),
        .I2(\a[good_arp] ),
        .I3(\a[good_icmp] ),
        .I4(\ram_prod_arp_icmp[set_hasdata]_i_2_n_0 ),
        .I5(\ram_prod_arp_icmp[set_hasdata]_i_3_n_0 ),
        .O(\ram_prod_arp_icmp[set_hasdata]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ram_prod_arp_icmp[set_hasdata]_i_2 
       (.I0(\s_reg[is_our_mac]__0 ),
        .I1(got_word_prev),
        .I2(\s_reg[fill_ram_arp_icmp]__0 ),
        .O(\ram_prod_arp_icmp[set_hasdata]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
    \ram_prod_arp_icmp[set_hasdata]_i_3 
       (.I0(\a[good_udp_regacc] ),
        .I1(\s_reg[do_reg_seq_failure]__0 ),
        .I2(\s_reg[do_reg_disconnect]__0 ),
        .I3(\s_reg[do_reg_seq_reset_arm]__0 ),
        .I4(\s_reg[do_reg_seq_reset]__0 ),
        .I5(\ram_prod_arp_icmp[set_hasdata]_i_2_n_0 ),
        .O(\ram_prod_arp_icmp[set_hasdata]_i_3_n_0 ));
  FDRE \ram_prod_arp_icmp_reg[set_drop_dly] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\ram_prod_arp_icmp[set_drop_dly]_i_1_n_0 ),
        .Q(\ram_arp_icmp[prod][set_drop_dly] ),
        .R(1'b0));
  FDRE \ram_prod_arp_icmp_reg[set_hasdata] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\ram_prod_arp_icmp[set_hasdata]_i_1_n_0 ),
        .Q(E),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8880)) 
    \ram_prod_udp_regacc[set_hasdata]_i_1 
       (.I0(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .I1(\s_reg[fill_ram_udp_regacc]__0 ),
        .I2(\s_reg[do_reg_access]__0 ),
        .I3(\s_reg[do_reg_access_idp]__0 ),
        .O(\ram_prod_udp_regacc[set_hasdata]_i_1_n_0 ));
  FDRE \ram_prod_udp_regacc_reg[set_hasdata] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\ram_prod_udp_regacc[set_hasdata]_i_1_n_0 ),
        .Q(\ram_prod_udp_regacc_reg[set_hasdata]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    rcksum_good_i_1
       (.I0(rcksum_good_i_2_n_0),
        .I1(rcksum_good_i_3_n_0),
        .I2(rcksum_good_i_4_n_0),
        .I3(\s_reg[rcksum_n_0_][9] ),
        .I4(\s_reg[rcksum_n_0_][11] ),
        .I5(\s_reg[rcksum_n_0_][6] ),
        .O(rcksum_good0));
  LUT6 #(
    .INIT(64'h6000000000000000)) 
    rcksum_good_i_2
       (.I0(\s_reg[rcksum_n_0_][0] ),
        .I1(\s_reg[rcksum_n_0_][16] ),
        .I2(\s_reg[rcksum_n_0_][8] ),
        .I3(\s_reg[rcksum_n_0_][15] ),
        .I4(\s_reg[rcksum_n_0_][12] ),
        .I5(\s_reg[rcksum_n_0_][13] ),
        .O(rcksum_good_i_2_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    rcksum_good_i_3
       (.I0(\s_reg[rcksum_n_0_][3] ),
        .I1(\s_reg[rcksum_n_0_][1] ),
        .I2(\s_reg[rcksum_n_0_][10] ),
        .I3(\s_reg[rcksum_n_0_][2] ),
        .O(rcksum_good_i_3_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    rcksum_good_i_4
       (.I0(\s_reg[rcksum_n_0_][7] ),
        .I1(\s_reg[rcksum_n_0_][5] ),
        .I2(\s_reg[rcksum_n_0_][14] ),
        .I3(\s_reg[rcksum_n_0_][4] ),
        .O(rcksum_good_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rcksum_good_reg
       (.C(clk_in),
        .CE(got_word_prev),
        .D(rcksum_good0),
        .Q(rcksum_good),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF90)) 
    \rgb_led_info1[0]_i_1 
       (.I0(O),
        .I1(\rgb_led_info1_reg[0] ),
        .I2(\rgb_led_info1_reg[9] [0]),
        .I3(\info_counts_reg[good_arp]_0 ),
        .O(\cycle_count_reg[21]_5 ));
  LUT4 #(
    .INIT(16'hFF90)) 
    \rgb_led_info1[1]_i_1 
       (.I0(O),
        .I1(\rgb_led_info1_reg[0] ),
        .I2(\rgb_led_info1_reg[9] [1]),
        .I3(\info_counts_reg[good_icmp]_0 ),
        .O(\cycle_count_reg[21]_4 ));
  LUT4 #(
    .INIT(16'hFF90)) 
    \rgb_led_info1[2]_i_1 
       (.I0(O),
        .I1(\rgb_led_info1_reg[0] ),
        .I2(\rgb_led_info1_reg[9] [2]),
        .I3(\info_counts_reg[good_ntp]_0 ),
        .O(\cycle_count_reg[21]_3 ));
  LUT4 #(
    .INIT(16'hFF90)) 
    \rgb_led_info1[4]_i_1 
       (.I0(O),
        .I1(\rgb_led_info1_reg[0] ),
        .I2(\rgb_led_info1_reg[9] [3]),
        .I3(\info_counts_reg[good_udp]_0 ),
        .O(\cycle_count_reg[21]_2 ));
  LUT4 #(
    .INIT(16'hFF90)) 
    \rgb_led_info1[6]_i_1 
       (.I0(O),
        .I1(\rgb_led_info1_reg[0] ),
        .I2(\rgb_led_info1_reg[9] [4]),
        .I3(\info_counts_reg[good_tcp]_0 ),
        .O(\cycle_count_reg[21]_1 ));
  LUT4 #(
    .INIT(16'hFF90)) 
    \rgb_led_info1[8]_i_1 
       (.I0(O),
        .I1(\rgb_led_info1_reg[0] ),
        .I2(\rgb_led_info1_reg[9] [5]),
        .I3(\info_counts_reg[good_bootp]_0 ),
        .O(\cycle_count_reg[21]_0 ));
  LUT4 #(
    .INIT(16'hFF90)) 
    \rgb_led_info1[9]_i_1 
       (.I0(O),
        .I1(\rgb_led_info1_reg[0] ),
        .I2(\rgb_led_info1_reg[9] [6]),
        .I3(\info_counts_reg[good_rarp]_0 ),
        .O(\cycle_count_reg[21] ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rtt_counter[12]_i_1 
       (.I0(slow_counter_tick),
        .I1(\tcp_ctrl_recv[got_ack] ),
        .O(slow_counter_tick_reg));
  LUT6 #(
    .INIT(64'h4545FF15FF45FF15)) 
    \s[accum_cksum]_i_1 
       (.I0(\s[accum_cksum]_i_2_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I2(\s[accum_cksum]_i_3_n_0 ),
        .I3(\s[accum_cksum]_i_4_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\a[next_accum_cksum] ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s[accum_cksum]_i_2 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\s_reg[state] [4]),
        .O(\s[accum_cksum]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \s[accum_cksum]_i_3 
       (.I0(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\s_reg[state] [4]),
        .I3(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\s[accum_cksum]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \s[accum_cksum]_i_4 
       (.I0(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(\s[accum_cksum]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \s[cksum_0]_i_1 
       (.I0(is_w_0000),
        .I1(\s[cksum_0]_i_2_n_0 ),
        .I2(got_word_prev),
        .I3(\s_reg[cksum_0]__0 ),
        .O(\s[cksum_0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \s[cksum_0]_i_2 
       (.I0(\s[is_tcp_syn]_i_3_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\s[cksum_0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \s[cur_other_ip_port][ip01][15]_i_1 
       (.I0(\s_reg[state] [5]),
        .I1(\s_reg[state] [6]),
        .I2(\FSM_sequential_s[state][5]_i_6_n_0 ),
        .I3(\s[cur_other_ip_port][ip01][15]_i_2_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I5(got_word_prev),
        .O(\s[cur_other_ip_port][ip01][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s[cur_other_ip_port][ip01][15]_i_2 
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(\s[cur_other_ip_port][ip01][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \s[cur_other_ip_port][ip23][15]_i_1 
       (.I0(\s[cur_other_ip_port][portno][15]_i_2_n_0 ),
        .I1(\s[accum_cksum]_i_4_n_0 ),
        .I2(got_word_prev),
        .I3(\s_reg[state] [5]),
        .I4(\s_reg[state] [6]),
        .I5(\s_reg[state] [4]),
        .O(\s[cur_other_ip_port][ip23] ));
  LUT6 #(
    .INIT(64'h0100001000000000)) 
    \s[cur_other_ip_port][portno][15]_i_1 
       (.I0(\s[cur_other_ip_port][portno][15]_i_2_n_0 ),
        .I1(\s[cur_other_ip_port][portno][15]_i_3_n_0 ),
        .I2(\s_reg[state] [6]),
        .I3(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I5(got_word_prev),
        .O(\s[cur_other_ip_port][portno] ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s[cur_other_ip_port][portno][15]_i_2 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\s[cur_other_ip_port][portno][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s[cur_other_ip_port][portno][15]_i_3 
       (.I0(\s_reg[state] [4]),
        .I1(\s_reg[state] [5]),
        .O(\s[cur_other_ip_port][portno][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h20AA202000AA0000)) 
    \s[dhcp_option][0]_i_1 
       (.I0(\s[dhcp_option_length_hi]_i_2_n_0 ),
        .I1(is_wlo_00),
        .I2(\s[dhcp_option_length_hi]_i_3_n_0 ),
        .I3(\s[dhcp_option_remain][7]_i_10_n_0 ),
        .I4(\w_reg[15]_0 [5]),
        .I5(w[0]),
        .O(\s[dhcp_option][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h20AA202000AA0000)) 
    \s[dhcp_option][1]_i_1 
       (.I0(\s[dhcp_option_length_hi]_i_2_n_0 ),
        .I1(is_wlo_00),
        .I2(\s[dhcp_option_length_hi]_i_3_n_0 ),
        .I3(\s[dhcp_option_remain][7]_i_10_n_0 ),
        .I4(\w_reg[15]_0 [6]),
        .I5(w[1]),
        .O(\s[dhcp_option][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h20AA202000AA0000)) 
    \s[dhcp_option][2]_i_1 
       (.I0(\s[dhcp_option_length_hi]_i_2_n_0 ),
        .I1(is_wlo_00),
        .I2(\s[dhcp_option_length_hi]_i_3_n_0 ),
        .I3(\s[dhcp_option_remain][7]_i_10_n_0 ),
        .I4(\w_reg[15]_0 [7]),
        .I5(w[2]),
        .O(\s[dhcp_option][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h20AA202000AA0000)) 
    \s[dhcp_option][3]_i_1 
       (.I0(\s[dhcp_option_length_hi]_i_2_n_0 ),
        .I1(is_wlo_00),
        .I2(\s[dhcp_option_length_hi]_i_3_n_0 ),
        .I3(\s[dhcp_option_remain][7]_i_10_n_0 ),
        .I4(\w_reg[15]_0 [8]),
        .I5(\w_reg[15]_0 [0]),
        .O(\s[dhcp_option][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h20AA202000AA0000)) 
    \s[dhcp_option][4]_i_1 
       (.I0(\s[dhcp_option_length_hi]_i_2_n_0 ),
        .I1(is_wlo_00),
        .I2(\s[dhcp_option_length_hi]_i_3_n_0 ),
        .I3(\s[dhcp_option_remain][7]_i_10_n_0 ),
        .I4(\w_reg[15]_0 [9]),
        .I5(\w_reg[15]_0 [1]),
        .O(\s[dhcp_option][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h20AA202000AA0000)) 
    \s[dhcp_option][5]_i_1 
       (.I0(\s[dhcp_option_length_hi]_i_2_n_0 ),
        .I1(is_wlo_00),
        .I2(\s[dhcp_option_length_hi]_i_3_n_0 ),
        .I3(\s[dhcp_option_remain][7]_i_10_n_0 ),
        .I4(\w_reg[15]_0 [10]),
        .I5(\w_reg[15]_0 [2]),
        .O(\s[dhcp_option][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h20AA202000AA0000)) 
    \s[dhcp_option][6]_i_1 
       (.I0(\s[dhcp_option_length_hi]_i_2_n_0 ),
        .I1(is_wlo_00),
        .I2(\s[dhcp_option_length_hi]_i_3_n_0 ),
        .I3(\s[dhcp_option_remain][7]_i_10_n_0 ),
        .I4(\w_reg[15]_0 [11]),
        .I5(\w_reg[15]_0 [3]),
        .O(\s[dhcp_option][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF7000000)) 
    \s[dhcp_option][7]_i_1 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\s[dhcp_option_remain][7]_i_10_n_0 ),
        .I2(\s[dhcp_option_length_hi]_i_3_n_0 ),
        .I3(\s[dhcp_option_remain][7]_i_8_n_0 ),
        .I4(got_word_prev),
        .O(\s[dhcp_option] ));
  LUT6 #(
    .INIT(64'h20AA202000AA0000)) 
    \s[dhcp_option][7]_i_2 
       (.I0(\s[dhcp_option_length_hi]_i_2_n_0 ),
        .I1(is_wlo_00),
        .I2(\s[dhcp_option_length_hi]_i_3_n_0 ),
        .I3(\s[dhcp_option_remain][7]_i_10_n_0 ),
        .I4(\w_reg[15]_0 [12]),
        .I5(\w_reg[15]_0 [4]),
        .O(\s[dhcp_option][7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \s[dhcp_option_length_hi]_i_1 
       (.I0(\s[dhcp_option_length_hi]_i_2_n_0 ),
        .I1(is_wlo_00),
        .I2(\s[dhcp_option_length_hi]_i_3_n_0 ),
        .O(\a[dhcp_new_option_length_next] ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \s[dhcp_option_length_hi]_i_2 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\s_reg[state] [4]),
        .I3(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I5(\dyn_in_stat[any_arp]_i_4_n_0 ),
        .O(\s[dhcp_option_length_hi]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0B0B0FFB0)) 
    \s[dhcp_option_length_hi]_i_3 
       (.I0(\s_reg[dhcp_option_length_hi]__0 ),
        .I1(\s[dhcp_option_length_hi]_i_4_n_0 ),
        .I2(is_whi_00),
        .I3(\s_reg[dhcp_option_remain] [0]),
        .I4(\s[dhcp_option_length_hi]_i_5_n_0 ),
        .I5(\s[dhcp_option_length_hi]_i_6_n_0 ),
        .O(\s[dhcp_option_length_hi]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s[dhcp_option_length_hi]_i_4 
       (.I0(\s_reg[dhcp_option_remain] [0]),
        .I1(\s_reg[dhcp_option_remain] [1]),
        .I2(\s_reg[dhcp_option_remain] [3]),
        .I3(\s_reg[dhcp_option_remain] [2]),
        .O(\s[dhcp_option_length_hi]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \s[dhcp_option_length_hi]_i_5 
       (.I0(\s_reg[dhcp_option_remain] [3]),
        .I1(\s_reg[dhcp_option_remain] [1]),
        .I2(\s_reg[dhcp_option_remain] [2]),
        .O(\s[dhcp_option_length_hi]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s[dhcp_option_length_hi]_i_6 
       (.I0(\s_reg[dhcp_option_remain] [6]),
        .I1(\s_reg[dhcp_option_remain] [7]),
        .I2(\s_reg[dhcp_option_remain] [5]),
        .I3(\s_reg[dhcp_option_remain] [4]),
        .O(\s[dhcp_option_length_hi]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h222222222EEE2E22)) 
    \s[dhcp_option_remain][0]_i_1 
       (.I0(\s_reg[dhcp_option_remain] [0]),
        .I1(\s[dhcp_option_remain][7]_i_8_n_0 ),
        .I2(\s[dhcp_option_remain][0]_i_2_n_0 ),
        .I3(\s[dhcp_option_remain][7]_i_10_n_0 ),
        .I4(w[0]),
        .I5(\s[dhcp_option_length_hi]_i_3_n_0 ),
        .O(\s[dhcp_option_remain][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \s[dhcp_option_remain][0]_i_2 
       (.I0(\w_reg[15]_0 [5]),
        .I1(\s_reg[dhcp_option_length_hi]__0 ),
        .I2(\s_reg[dhcp_option_remain] [0]),
        .O(\s[dhcp_option_remain][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h111111111DDD1D11)) 
    \s[dhcp_option_remain][1]_i_1 
       (.I0(\s_reg[dhcp_option_remain] [1]),
        .I1(\s[dhcp_option_remain][7]_i_8_n_0 ),
        .I2(\s[dhcp_option_remain][1]_i_2_n_0 ),
        .I3(\s[dhcp_option_remain][7]_i_10_n_0 ),
        .I4(w[1]),
        .I5(\s[dhcp_option_length_hi]_i_3_n_0 ),
        .O(\s[dhcp_option_remain][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \s[dhcp_option_remain][1]_i_2 
       (.I0(\w_reg[15]_0 [5]),
        .I1(\w_reg[15]_0 [6]),
        .I2(\s_reg[dhcp_option_length_hi]__0 ),
        .I3(\s_reg[dhcp_option_remain] [1]),
        .O(\s[dhcp_option_remain][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h090909F9F9F909F9)) 
    \s[dhcp_option_remain][2]_i_1 
       (.I0(\s_reg[dhcp_option_remain] [1]),
        .I1(\s_reg[dhcp_option_remain] [2]),
        .I2(\s[dhcp_option_remain][7]_i_8_n_0 ),
        .I3(\s[dhcp_option_remain][2]_i_2_n_0 ),
        .I4(\s[dhcp_option_length_hi]_i_3_n_0 ),
        .I5(is_wlo_00),
        .O(\s[dhcp_option_remain][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6F6000006F60FFFF)) 
    \s[dhcp_option_remain][2]_i_2 
       (.I0(\w_reg[15]_0 [7]),
        .I1(\s[dhcp_option_remain][4]_i_4_n_0 ),
        .I2(\s_reg[dhcp_option_length_hi]__0 ),
        .I3(\s[dhcp_option_remain][2]_i_3_n_0 ),
        .I4(\s[dhcp_option_remain][7]_i_10_n_0 ),
        .I5(w[2]),
        .O(\s[dhcp_option_remain][2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s[dhcp_option_remain][2]_i_3 
       (.I0(\s_reg[dhcp_option_remain] [2]),
        .I1(\s_reg[dhcp_option_remain] [1]),
        .O(\s[dhcp_option_remain][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h111111111DDD1D11)) 
    \s[dhcp_option_remain][3]_i_1 
       (.I0(\s[dhcp_option_remain][3]_i_2_n_0 ),
        .I1(\s[dhcp_option_remain][7]_i_8_n_0 ),
        .I2(\s[dhcp_option_remain][3]_i_3_n_0 ),
        .I3(\s[dhcp_option_remain][7]_i_10_n_0 ),
        .I4(\w_reg[15]_0 [0]),
        .I5(\s[dhcp_option_length_hi]_i_3_n_0 ),
        .O(\s[dhcp_option_remain][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \s[dhcp_option_remain][3]_i_2 
       (.I0(\s_reg[dhcp_option_remain] [3]),
        .I1(\s_reg[dhcp_option_remain] [1]),
        .I2(\s_reg[dhcp_option_remain] [2]),
        .O(\s[dhcp_option_remain][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5556FFFF55560000)) 
    \s[dhcp_option_remain][3]_i_3 
       (.I0(\w_reg[15]_0 [8]),
        .I1(\w_reg[15]_0 [5]),
        .I2(\w_reg[15]_0 [6]),
        .I3(\w_reg[15]_0 [7]),
        .I4(\s_reg[dhcp_option_length_hi]__0 ),
        .I5(\s[dhcp_option_remain][3]_i_2_n_0 ),
        .O(\s[dhcp_option_remain][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h111111111DDD1D11)) 
    \s[dhcp_option_remain][4]_i_1 
       (.I0(\s[dhcp_option_remain][4]_i_2_n_0 ),
        .I1(\s[dhcp_option_remain][7]_i_8_n_0 ),
        .I2(\s[dhcp_option_remain][4]_i_3_n_0 ),
        .I3(\s[dhcp_option_remain][7]_i_10_n_0 ),
        .I4(\w_reg[15]_0 [1]),
        .I5(\s[dhcp_option_length_hi]_i_3_n_0 ),
        .O(\s[dhcp_option_remain][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \s[dhcp_option_remain][4]_i_2 
       (.I0(\s_reg[dhcp_option_remain] [4]),
        .I1(\s_reg[dhcp_option_remain] [2]),
        .I2(\s_reg[dhcp_option_remain] [1]),
        .I3(\s_reg[dhcp_option_remain] [3]),
        .O(\s[dhcp_option_remain][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5556FFFF55560000)) 
    \s[dhcp_option_remain][4]_i_3 
       (.I0(\w_reg[15]_0 [9]),
        .I1(\w_reg[15]_0 [7]),
        .I2(\w_reg[15]_0 [8]),
        .I3(\s[dhcp_option_remain][4]_i_4_n_0 ),
        .I4(\s_reg[dhcp_option_length_hi]__0 ),
        .I5(\s[dhcp_option_remain][4]_i_2_n_0 ),
        .O(\s[dhcp_option_remain][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s[dhcp_option_remain][4]_i_4 
       (.I0(\w_reg[15]_0 [5]),
        .I1(\w_reg[15]_0 [6]),
        .O(\s[dhcp_option_remain][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h007400740000FFFF)) 
    \s[dhcp_option_remain][5]_i_1 
       (.I0(\s[dhcp_option_remain][5]_i_2_n_0 ),
        .I1(\s[dhcp_option_remain][7]_i_10_n_0 ),
        .I2(\w_reg[15]_0 [2]),
        .I3(\s[dhcp_option_length_hi]_i_3_n_0 ),
        .I4(\s[dhcp_option_remain][5]_i_3_n_0 ),
        .I5(\s[dhcp_option_remain][7]_i_8_n_0 ),
        .O(\s[dhcp_option_remain][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h909F909F909F9F90)) 
    \s[dhcp_option_remain][5]_i_2 
       (.I0(\w_reg[15]_0 [10]),
        .I1(\s[dhcp_option_remain][7]_i_12_n_0 ),
        .I2(\s_reg[dhcp_option_length_hi]__0 ),
        .I3(\s_reg[dhcp_option_remain] [5]),
        .I4(\s[dhcp_option_length_hi]_i_5_n_0 ),
        .I5(\s_reg[dhcp_option_remain] [4]),
        .O(\s[dhcp_option_remain][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \s[dhcp_option_remain][5]_i_3 
       (.I0(\s_reg[dhcp_option_remain] [5]),
        .I1(\s_reg[dhcp_option_remain] [3]),
        .I2(\s_reg[dhcp_option_remain] [1]),
        .I3(\s_reg[dhcp_option_remain] [2]),
        .I4(\s_reg[dhcp_option_remain] [4]),
        .O(\s[dhcp_option_remain][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h11111111D1DDD111)) 
    \s[dhcp_option_remain][6]_i_1 
       (.I0(\s[dhcp_option_remain][6]_i_2_n_0 ),
        .I1(\s[dhcp_option_remain][7]_i_8_n_0 ),
        .I2(\s[dhcp_option_remain][6]_i_3_n_0 ),
        .I3(\s[dhcp_option_remain][7]_i_10_n_0 ),
        .I4(\w_reg[15]_0 [3]),
        .I5(\s[dhcp_option_length_hi]_i_3_n_0 ),
        .O(\s[dhcp_option_remain][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \s[dhcp_option_remain][6]_i_2 
       (.I0(\s_reg[dhcp_option_remain] [6]),
        .I1(\s_reg[dhcp_option_remain] [4]),
        .I2(\s_reg[dhcp_option_remain] [2]),
        .I3(\s_reg[dhcp_option_remain] [1]),
        .I4(\s_reg[dhcp_option_remain] [3]),
        .I5(\s_reg[dhcp_option_remain] [5]),
        .O(\s[dhcp_option_remain][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h9A009AFF)) 
    \s[dhcp_option_remain][6]_i_3 
       (.I0(\w_reg[15]_0 [11]),
        .I1(\w_reg[15]_0 [10]),
        .I2(\s[dhcp_option_remain][7]_i_12_n_0 ),
        .I3(\s_reg[dhcp_option_length_hi]__0 ),
        .I4(\s[dhcp_option_remain][6]_i_2_n_0 ),
        .O(\s[dhcp_option_remain][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00200020AAAA0020)) 
    \s[dhcp_option_remain][7]_i_1 
       (.I0(got_word_prev),
        .I1(\s[dhcp_option_remain][7]_i_3_n_0 ),
        .I2(\s[dhcp_option_remain][7]_i_4_n_0 ),
        .I3(\s[dhcp_option_remain][7]_i_5_n_0 ),
        .I4(\s[accum_cksum]_i_2_n_0 ),
        .I5(\s[dhcp_option_remain][7]_i_6_n_0 ),
        .O(\s[dhcp_option_remain][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s[dhcp_option_remain][7]_i_10 
       (.I0(is_whi_00),
        .I1(\s_reg[dhcp_option_remain] [0]),
        .I2(\s_reg[dhcp_option_remain] [1]),
        .I3(\s_reg[dhcp_option_remain] [3]),
        .I4(\s_reg[dhcp_option_remain] [2]),
        .I5(\s[dhcp_option_length_hi]_i_6_n_0 ),
        .O(\s[dhcp_option_remain][7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s[dhcp_option_remain][7]_i_11 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\s[dhcp_option_remain][7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \s[dhcp_option_remain][7]_i_12 
       (.I0(\w_reg[15]_0 [5]),
        .I1(\w_reg[15]_0 [6]),
        .I2(\w_reg[15]_0 [7]),
        .I3(\w_reg[15]_0 [9]),
        .I4(\w_reg[15]_0 [8]),
        .O(\s[dhcp_option_remain][7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h2E222E2E2E222222)) 
    \s[dhcp_option_remain][7]_i_2 
       (.I0(\s[dhcp_option_remain][7]_i_7_n_0 ),
        .I1(\s[dhcp_option_remain][7]_i_8_n_0 ),
        .I2(\s[dhcp_option_length_hi]_i_3_n_0 ),
        .I3(\s[dhcp_option_remain][7]_i_9_n_0 ),
        .I4(\s[dhcp_option_remain][7]_i_10_n_0 ),
        .I5(\w_reg[15]_0 [4]),
        .O(\s[dhcp_option_remain][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \s[dhcp_option_remain][7]_i_3 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(\s[dhcp_option_remain][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \s[dhcp_option_remain][7]_i_4 
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\s[dhcp_option_remain][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \s[dhcp_option_remain][7]_i_5 
       (.I0(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\s[dhcp_option_remain][7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \s[dhcp_option_remain][7]_i_6 
       (.I0(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .O(\s[dhcp_option_remain][7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \s[dhcp_option_remain][7]_i_7 
       (.I0(\s_reg[dhcp_option_remain] [7]),
        .I1(\s_reg[dhcp_option_remain] [5]),
        .I2(\s[dhcp_option_length_hi]_i_5_n_0 ),
        .I3(\s_reg[dhcp_option_remain] [4]),
        .I4(\s_reg[dhcp_option_remain] [6]),
        .O(\s[dhcp_option_remain][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000800)) 
    \s[dhcp_option_remain][7]_i_8 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\s[dhcp_option_remain][7]_i_11_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .O(\s[dhcp_option_remain][7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA9AAFFFFA9AA0000)) 
    \s[dhcp_option_remain][7]_i_9 
       (.I0(\w_reg[15]_0 [12]),
        .I1(\w_reg[15]_0 [10]),
        .I2(\w_reg[15]_0 [11]),
        .I3(\s[dhcp_option_remain][7]_i_12_n_0 ),
        .I4(\s_reg[dhcp_option_length_hi]__0 ),
        .I5(\s[dhcp_option_remain][7]_i_7_n_0 ),
        .O(\s[dhcp_option_remain][7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0008800000000000)) 
    \s[dyn_offer_ip_port][ip01][15]_i_1 
       (.I0(\s[dyn_offer_ip_port][ip01][15]_i_2_n_0 ),
        .I1(\s[dyn_offer_ip_port][ip01][15]_i_3_n_0 ),
        .I2(\s_reg[state] [4]),
        .I3(\s_reg[state] [1]),
        .I4(\s_reg[state] [3]),
        .I5(got_word_prev),
        .O(\s[dyn_offer_ip_port][ip01] ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \s[dyn_offer_ip_port][ip01][15]_i_2 
       (.I0(\s_reg[state] [5]),
        .I1(\s_reg[state] [4]),
        .I2(\s_reg[state] [6]),
        .O(\s[dyn_offer_ip_port][ip01][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s[dyn_offer_ip_port][ip01][15]_i_3 
       (.I0(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I1(\s_reg[state] [2]),
        .O(\s[dyn_offer_ip_port][ip01][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000111)) 
    \s[dyn_offer_ip_port][ip23][15]_i_1 
       (.I0(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I1(\s_reg[state] [5]),
        .I2(\s_reg[state] [4]),
        .I3(\s_reg[state] [6]),
        .I4(\s_reg[state] [3]),
        .I5(\s[dyn_offer_ip_port][ip23][15]_i_2_n_0 ),
        .O(\s[dyn_offer_ip_port][ip23] ));
  LUT5 #(
    .INIT(32'hFFBF77FF)) 
    \s[dyn_offer_ip_port][ip23][15]_i_2 
       (.I0(\s_reg[state] [1]),
        .I1(got_word_prev),
        .I2(\s_reg[state] [4]),
        .I3(\s_reg[state] [3]),
        .I4(\s_reg[state] [2]),
        .O(\s[dyn_offer_ip_port][ip23][15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s[fill_ram_arp_icmp]_i_1 
       (.I0(\cnts[start_packet] ),
        .I1(got_word_prev),
        .O(\s[fill_ram_arp_icmp]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBAAAAFBBAAAAAAAA)) 
    \s[ignore_wcksum]_i_1 
       (.I0(\s[ignore_wcksum]_i_2_n_0 ),
        .I1(\s_reg[state] [3]),
        .I2(\s_reg[state] [5]),
        .I3(\s_reg[state] [4]),
        .I4(\s_reg[state] [6]),
        .I5(\s[ignore_wcksum]_i_3_n_0 ),
        .O(\s_reg[ignore_wcksum]0 ));
  LUT5 #(
    .INIT(32'hA0000800)) 
    \s[ignore_wcksum]_i_2 
       (.I0(\s[ignore_wcksum]_i_4_n_0 ),
        .I1(\s_reg[state] [5]),
        .I2(\s_reg[state] [2]),
        .I3(\s_reg[state] [6]),
        .I4(\s_reg[state] [3]),
        .O(\s[ignore_wcksum]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5000000454000000)) 
    \s[ignore_wcksum]_i_3 
       (.I0(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I1(\s_reg[state] [5]),
        .I2(\s_reg[state] [3]),
        .I3(\s_reg[state] [1]),
        .I4(\s_reg[state] [2]),
        .I5(\s_reg[state] [4]),
        .O(\s[ignore_wcksum]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h1D000020)) 
    \s[ignore_wcksum]_i_4 
       (.I0(\s_reg[state] [5]),
        .I1(\s_reg[state] [1]),
        .I2(\s_reg[state] [2]),
        .I3(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I4(\s_reg[state] [4]),
        .O(\s[ignore_wcksum]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h33B8)) 
    \s[ipv4_remain][1]_i_1 
       (.I0(\s_reg[ipv4_remain_p6] [1]),
        .I1(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I2(w_minus_6[1]),
        .I3(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .O(\s[ipv4_remain][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h5404)) 
    \s[ipv4_remain][2]_i_1 
       (.I0(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .I1(w_minus_6[2]),
        .I2(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I3(\s_reg[ipv4_remain_p6] [2]),
        .O(\s[ipv4_remain][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2022202020222222)) 
    \s[ipv4_remain_is_0]_i_1 
       (.I0(\s[ipv4_remain_is_0]_i_2_n_0 ),
        .I1(\s[ipv4_remain_m2][6]_i_2_n_0 ),
        .I2(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .I3(\s_reg[ipv4_remain_p6] [0]),
        .I4(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I5(w_minus_6[0]),
        .O(\s[ipv4_remain_is_0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \s[ipv4_remain_is_0]_i_2 
       (.I0(\s[ipv4_remain_m2][10]_i_4_n_0 ),
        .I1(\s[ipv4_remain_m2][10]_i_5_n_0 ),
        .I2(\s[ipv4_remain_m2][10]_i_6_n_0 ),
        .I3(\s[ipv4_remain_m2][10]_i_2_n_0 ),
        .I4(\s[ipv4_remain_is_0]_i_3_n_0 ),
        .O(\s[ipv4_remain_is_0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h5404)) 
    \s[ipv4_remain_is_0]_i_3 
       (.I0(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .I1(w_minus_6[6]),
        .I2(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I3(\s_reg[ipv4_remain_m2] [6]),
        .O(\s[ipv4_remain_is_0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \s[ipv4_remain_is_62]_i_1 
       (.I0(\s[ipv4_remain_is_0]_i_2_n_0 ),
        .I1(\s[ipv4_remain_m2][5]_i_5_n_0 ),
        .I2(\s[ipv4_remain_is_62]_i_2_n_0 ),
        .I3(\s[ipv4_remain_m2][5]_i_2_n_0 ),
        .I4(\s[ipv4_remain][2]_i_1_n_0 ),
        .I5(\s[ipv4_remain][1]_i_1_n_0 ),
        .O(\s[ipv4_remain_is_62]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCFAACFFF)) 
    \s[ipv4_remain_is_62]_i_2 
       (.I0(w_minus_6[0]),
        .I1(\s_reg[ipv4_remain_p6] [0]),
        .I2(\s_reg[ipv4_remain_m2] [3]),
        .I3(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I4(w_minus_6[3]),
        .I5(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .O(\s[ipv4_remain_is_62]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \s[ipv4_remain_m2][10]_i_1 
       (.I0(\s[ipv4_remain_m2][10]_i_2_n_0 ),
        .I1(\s[ipv4_remain_m2][10]_i_3_n_0 ),
        .I2(\s[ipv4_remain_m2][10]_i_4_n_0 ),
        .I3(\s[ipv4_remain_m2][10]_i_5_n_0 ),
        .I4(\s[ipv4_remain_m2][10]_i_6_n_0 ),
        .O(\s[ipv4_remain_m2][10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \s[ipv4_remain_m2][10]_i_2 
       (.I0(w_minus_6[10]),
        .I1(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I2(\s_reg[ipv4_remain_m2] [10]),
        .I3(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .O(\s[ipv4_remain_m2][10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hFFFF00B8)) 
    \s[ipv4_remain_m2][10]_i_3 
       (.I0(\s_reg[ipv4_remain_m2] [6]),
        .I1(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I2(w_minus_6[6]),
        .I3(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .I4(\s[ipv4_remain_m2][6]_i_2_n_0 ),
        .O(\s[ipv4_remain_m2][10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h5404)) 
    \s[ipv4_remain_m2][10]_i_4 
       (.I0(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .I1(w_minus_6[8]),
        .I2(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I3(\s_reg[ipv4_remain_m2] [8]),
        .O(\s[ipv4_remain_m2][10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h5404)) 
    \s[ipv4_remain_m2][10]_i_5 
       (.I0(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .I1(w_minus_6[7]),
        .I2(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I3(\s_reg[ipv4_remain_m2] [7]),
        .O(\s[ipv4_remain_m2][10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h5404)) 
    \s[ipv4_remain_m2][10]_i_6 
       (.I0(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .I1(w_minus_6[9]),
        .I2(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I3(\s_reg[ipv4_remain_m2] [9]),
        .O(\s[ipv4_remain_m2][10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h5404ABFB)) 
    \s[ipv4_remain_m2][3]_i_1 
       (.I0(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .I1(w_minus_6[3]),
        .I2(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I3(\s_reg[ipv4_remain_m2] [3]),
        .I4(\s[ipv4_remain_m2][5]_i_3_n_0 ),
        .O(minusOp));
  LUT6 #(
    .INIT(64'hAAAAAAAA66655565)) 
    \s[ipv4_remain_m2][4]_i_1 
       (.I0(\s[ipv4_remain_m2][5]_i_5_n_0 ),
        .I1(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .I2(w_minus_6[3]),
        .I3(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I4(\s_reg[ipv4_remain_m2] [3]),
        .I5(\s[ipv4_remain_m2][5]_i_3_n_0 ),
        .O(\s[ipv4_remain_m2][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \s[ipv4_remain_m2][5]_i_1 
       (.I0(\s[ipv4_remain_m2][5]_i_2_n_0 ),
        .I1(\s[ipv4_remain_m2][5]_i_3_n_0 ),
        .I2(\s[ipv4_remain_m2][5]_i_4_n_0 ),
        .I3(\s[ipv4_remain_m2][5]_i_5_n_0 ),
        .O(\s[ipv4_remain_m2][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h5404)) 
    \s[ipv4_remain_m2][5]_i_2 
       (.I0(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .I1(w_minus_6[5]),
        .I2(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I3(\s_reg[ipv4_remain_m2] [5]),
        .O(\s[ipv4_remain_m2][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F0FFFFC0A0AFFFC)) 
    \s[ipv4_remain_m2][5]_i_3 
       (.I0(\s_reg[ipv4_remain_p6] [2]),
        .I1(w_minus_6[2]),
        .I2(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .I3(w_minus_6[1]),
        .I4(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I5(\s_reg[ipv4_remain_p6] [1]),
        .O(\s[ipv4_remain_m2][5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h5404)) 
    \s[ipv4_remain_m2][5]_i_4 
       (.I0(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .I1(w_minus_6[3]),
        .I2(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I3(\s_reg[ipv4_remain_m2] [3]),
        .O(\s[ipv4_remain_m2][5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h33B8)) 
    \s[ipv4_remain_m2][5]_i_5 
       (.I0(\s_reg[ipv4_remain_m2] [4]),
        .I1(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I2(w_minus_6[4]),
        .I3(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .O(\s[ipv4_remain_m2][5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h00B8FF47)) 
    \s[ipv4_remain_m2][6]_i_1 
       (.I0(\s_reg[ipv4_remain_m2] [6]),
        .I1(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I2(w_minus_6[6]),
        .I3(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .I4(\s[ipv4_remain_m2][6]_i_2_n_0 ),
        .O(\s[ipv4_remain_m2][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s[ipv4_remain_m2][6]_i_2 
       (.I0(\s[ipv4_remain_m2][5]_i_3_n_0 ),
        .I1(\s[ipv4_remain_m2][5]_i_4_n_0 ),
        .I2(\s[ipv4_remain_m2][5]_i_5_n_0 ),
        .I3(\s[ipv4_remain_m2][5]_i_2_n_0 ),
        .O(\s[ipv4_remain_m2][6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h00B8FF47)) 
    \s[ipv4_remain_m2][7]_i_1 
       (.I0(\s_reg[ipv4_remain_m2] [7]),
        .I1(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I2(w_minus_6[7]),
        .I3(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .I4(\s[ipv4_remain_m2][10]_i_3_n_0 ),
        .O(\s[ipv4_remain_m2][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00B800B800B8FF47)) 
    \s[ipv4_remain_m2][8]_i_1 
       (.I0(\s_reg[ipv4_remain_m2] [8]),
        .I1(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I2(w_minus_6[8]),
        .I3(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .I4(\s[ipv4_remain_m2][10]_i_3_n_0 ),
        .I5(\s[ipv4_remain_m2][10]_i_5_n_0 ),
        .O(\s[ipv4_remain_m2][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFDFFFFFFFDFF)) 
    \s[ipv4_remain_m2][8]_i_2 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\dyn_in_stat[any_arp]_i_4_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(\s[ipv4_remain_m2][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAB00AAAAABAB)) 
    \s[ipv4_remain_m2][8]_i_3 
       (.I0(\s[accum_cksum]_i_2_n_0 ),
        .I1(\FSM_sequential_s[state][3]_i_8_n_0 ),
        .I2(\info_counts[arp_our_ip]_i_2_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I5(\s[ipv4_remain_m2][8]_i_4_n_0 ),
        .O(\s[ipv4_remain_m2][8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \s[ipv4_remain_m2][8]_i_4 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .O(\s[ipv4_remain_m2][8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \s[ipv4_remain_m2][9]_i_1 
       (.I0(\s[ipv4_remain_m2][10]_i_6_n_0 ),
        .I1(\s[ipv4_remain_m2][10]_i_5_n_0 ),
        .I2(\s[ipv4_remain_m2][10]_i_4_n_0 ),
        .I3(\s[ipv4_remain_m2][10]_i_3_n_0 ),
        .O(\s[ipv4_remain_m2][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \s[ipv4_remain_m2_is_0]_i_1 
       (.I0(\s[ipv4_remain_is_0]_i_2_n_0 ),
        .I1(\s[ipv4_remain][1]_i_1_n_0 ),
        .I2(\s[ipv4_remain_p6][0]_i_1_n_0 ),
        .I3(\s[ipv4_remain][2]_i_1_n_0 ),
        .I4(\s[ipv4_remain_m2_is_0]_i_2_n_0 ),
        .O(\s[ipv4_remain_m2_is_0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00B8)) 
    \s[ipv4_remain_m2_is_0]_i_2 
       (.I0(\s_reg[ipv4_remain_m2] [5]),
        .I1(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I2(w_minus_6[5]),
        .I3(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .I4(\s[ipv4_remain_m2][5]_i_5_n_0 ),
        .I5(\s[ipv4_remain_m2][5]_i_4_n_0 ),
        .O(\s[ipv4_remain_m2_is_0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \s[ipv4_remain_p6][0]_i_1 
       (.I0(w_minus_6[0]),
        .I1(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I2(\s_reg[ipv4_remain_p6] [0]),
        .I3(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .O(\s[ipv4_remain_p6][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \s[ipv4_remain_p6][10]_i_1 
       (.I0(\s[ipv4_remain_m2][10]_i_6_n_0 ),
        .I1(\s[ipv4_remain_m2][10]_i_5_n_0 ),
        .I2(\s[ipv4_remain_p6][10]_i_2_n_0 ),
        .I3(\s[ipv4_remain_m2][10]_i_4_n_0 ),
        .I4(\s[ipv4_remain_m2][10]_i_2_n_0 ),
        .O(\s[ipv4_remain_p6][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    \s[ipv4_remain_p6][10]_i_2 
       (.I0(\s[ipv4_remain_p6][6]_i_2_n_0 ),
        .I1(\s_reg[ipv4_remain_m2] [6]),
        .I2(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I3(w_minus_6[6]),
        .I4(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .O(\s[ipv4_remain_p6][10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hA1F1)) 
    \s[ipv4_remain_p6][1]_i_1 
       (.I0(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .I1(w_minus_6[1]),
        .I2(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I3(\s_reg[ipv4_remain_p6] [1]),
        .O(\s[ipv4_remain_p6][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFAFA0C03F5F50C03)) 
    \s[ipv4_remain_p6][2]_i_1 
       (.I0(\s_reg[ipv4_remain_p6] [2]),
        .I1(w_minus_6[2]),
        .I2(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .I3(w_minus_6[1]),
        .I4(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I5(\s_reg[ipv4_remain_p6] [1]),
        .O(\s[ipv4_remain_p6][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hAAAA656A)) 
    \s[ipv4_remain_p6][3]_i_1 
       (.I0(\s[ipv4_remain_m2][5]_i_3_n_0 ),
        .I1(\s_reg[ipv4_remain_m2] [3]),
        .I2(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I3(w_minus_6[3]),
        .I4(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .O(\s[ipv4_remain_p6][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFF54040000)) 
    \s[ipv4_remain_p6][4]_i_1 
       (.I0(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .I1(w_minus_6[3]),
        .I2(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I3(\s_reg[ipv4_remain_m2] [3]),
        .I4(\s[ipv4_remain_m2][5]_i_3_n_0 ),
        .I5(\s[ipv4_remain_m2][5]_i_5_n_0 ),
        .O(\s[ipv4_remain_p6][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \s[ipv4_remain_p6][5]_i_1 
       (.I0(\s[ipv4_remain_m2][5]_i_5_n_0 ),
        .I1(\s[ipv4_remain_m2][5]_i_3_n_0 ),
        .I2(\s[ipv4_remain_m2][5]_i_4_n_0 ),
        .I3(\s[ipv4_remain_m2][5]_i_2_n_0 ),
        .O(\s[ipv4_remain_p6][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hAAAA656A)) 
    \s[ipv4_remain_p6][6]_i_1 
       (.I0(\s[ipv4_remain_p6][6]_i_2_n_0 ),
        .I1(\s_reg[ipv4_remain_m2] [6]),
        .I2(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I3(w_minus_6[6]),
        .I4(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .O(\s[ipv4_remain_p6][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s[ipv4_remain_p6][6]_i_2 
       (.I0(\s[ipv4_remain_m2][5]_i_5_n_0 ),
        .I1(\s[ipv4_remain_m2][5]_i_3_n_0 ),
        .I2(\s[ipv4_remain_m2][5]_i_4_n_0 ),
        .I3(\s[ipv4_remain_m2][5]_i_2_n_0 ),
        .O(\s[ipv4_remain_p6][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA656A)) 
    \s[ipv4_remain_p6][7]_i_1 
       (.I0(\s[ipv4_remain_p6][10]_i_2_n_0 ),
        .I1(\s_reg[ipv4_remain_m2] [7]),
        .I2(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I3(w_minus_6[7]),
        .I4(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .O(\s[ipv4_remain_p6][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888878777888)) 
    \s[ipv4_remain_p6][8]_i_1 
       (.I0(\s[ipv4_remain_m2][10]_i_5_n_0 ),
        .I1(\s[ipv4_remain_p6][10]_i_2_n_0 ),
        .I2(\s_reg[ipv4_remain_m2] [8]),
        .I3(\s[ipv4_remain_m2][8]_i_2_n_0 ),
        .I4(w_minus_6[8]),
        .I5(\s[ipv4_remain_m2][8]_i_3_n_0 ),
        .O(\s[ipv4_remain_p6][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \s[ipv4_remain_p6][9]_i_1 
       (.I0(\s[ipv4_remain_m2][10]_i_4_n_0 ),
        .I1(\s[ipv4_remain_p6][10]_i_2_n_0 ),
        .I2(\s[ipv4_remain_m2][10]_i_5_n_0 ),
        .I3(\s[ipv4_remain_m2][10]_i_6_n_0 ),
        .O(\s[ipv4_remain_p6][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF02FF00000200)) 
    \s[is_bootp]_i_1 
       (.I0(\info_counts[start_bootp]_i_2_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I3(\s[is_bootp]_i_2_n_0 ),
        .I4(\s[is_bootp]_i_3_n_0 ),
        .I5(\s_reg[is_bootp]__0 ),
        .O(\s[is_bootp]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \s[is_bootp]_i_2 
       (.I0(\s_reg[dhcp_option] [3]),
        .I1(\s_reg[dhcp_option] [0]),
        .I2(\s[is_bootp]_i_4_n_0 ),
        .I3(\s_reg[state] [4]),
        .O(\s[is_bootp]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFF7F7FF)) 
    \s[is_bootp]_i_3 
       (.I0(\s[is_bootp]_i_5_n_0 ),
        .I1(got_word_prev),
        .I2(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I5(\s_reg[state] [4]),
        .O(\s[is_bootp]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \s[is_bootp]_i_4 
       (.I0(\s_reg[dhcp_option] [6]),
        .I1(\s_reg[dhcp_option] [4]),
        .I2(\s_reg[dhcp_option] [7]),
        .I3(\s_reg[dhcp_option] [5]),
        .I4(\s_reg[dhcp_option] [1]),
        .I5(\s_reg[dhcp_option] [2]),
        .O(\s[is_bootp]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \s[is_bootp]_i_5 
       (.I0(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I2(\s_reg[state] [1]),
        .O(\s[is_bootp]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \s[is_dhcp]_i_1 
       (.I0(\a[next_state]190_out ),
        .I1(got_word_prev),
        .I2(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I3(\info_counts[bad_crc]_i_3_n_0 ),
        .I4(\info_counts[good_ntp]_i_2_n_0 ),
        .I5(\s_reg[is_dhcp_n_0_] ),
        .O(\s[is_dhcp]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s[is_dhcp]_i_2 
       (.I0(is_dhcp_xid_lo),
        .I1(\s_reg[prev_dhcp_xid_hi]__0 ),
        .O(\a[next_state]190_out ));
  LUT6 #(
    .INIT(64'h3F33BFBF00008080)) 
    \s[is_dhcp_ack]_i_1 
       (.I0(\s_reg[is_dhcp_n_0_] ),
        .I1(\s[is_dhcp_offer]_i_2_n_0 ),
        .I2(\s[is_dhcp_ack]_i_2_n_0 ),
        .I3(\FSM_sequential_s[state][3]_i_6_n_0 ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I5(\s_reg[is_dhcp_ack]__0 ),
        .O(\s[is_dhcp_ack]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \s[is_dhcp_ack]_i_2 
       (.I0(\s[is_dhcp_offer]_i_4_n_0 ),
        .I1(is_whi_05),
        .I2(\s[is_dhcp_offer]_i_5_n_0 ),
        .I3(is_prev_wlo_05),
        .I4(\s[is_dhcp_offer]_i_6_n_0 ),
        .O(\s[is_dhcp_ack]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3F33BFBF00008080)) 
    \s[is_dhcp_offer]_i_1 
       (.I0(\s_reg[is_dhcp_n_0_] ),
        .I1(\s[is_dhcp_offer]_i_2_n_0 ),
        .I2(\s[is_dhcp_offer]_i_3_n_0 ),
        .I3(\FSM_sequential_s[state][3]_i_6_n_0 ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I5(\s_reg[is_dhcp_offer]__0 ),
        .O(\s[is_dhcp_offer]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \s[is_dhcp_offer]_i_2 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(got_word_prev),
        .I2(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .O(\s[is_dhcp_offer]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \s[is_dhcp_offer]_i_3 
       (.I0(\s[is_dhcp_offer]_i_4_n_0 ),
        .I1(is_whi_02),
        .I2(\s[is_dhcp_offer]_i_5_n_0 ),
        .I3(is_prev_wlo_02),
        .I4(\s[is_dhcp_offer]_i_6_n_0 ),
        .O(\s[is_dhcp_offer]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002A00)) 
    \s[is_dhcp_offer]_i_4 
       (.I0(\s[is_bootp]_i_4_n_0 ),
        .I1(\s_reg[dhcp_option] [3]),
        .I2(\s_reg[dhcp_option] [4]),
        .I3(\s_reg[dhcp_option] [0]),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I5(\info_counts[good_udp]_i_2_n_0 ),
        .O(\s[is_dhcp_offer]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \s[is_dhcp_offer]_i_5 
       (.I0(\s_reg[dhcp_option_remain] [6]),
        .I1(\s_reg[dhcp_option_remain] [7]),
        .I2(\s_reg[dhcp_option_remain] [5]),
        .I3(\s_reg[dhcp_option_remain] [4]),
        .I4(\s[dhcp_option_length_hi]_i_5_n_0 ),
        .I5(\s_reg[dhcp_option_remain] [0]),
        .O(\s[is_dhcp_offer]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \s[is_dhcp_offer]_i_6 
       (.I0(\s[dhcp_option_length_hi]_i_6_n_0 ),
        .I1(\s_reg[dhcp_option_remain] [2]),
        .I2(\s_reg[dhcp_option_remain] [3]),
        .I3(\s_reg[dhcp_option_remain] [1]),
        .I4(\s_reg[dhcp_option_remain] [0]),
        .O(\s[is_dhcp_offer]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \s[is_icmp]_i_1 
       (.I0(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(\s[is_icmp]_i_2_n_0 ),
        .I4(got_word_prev),
        .O(\s[is_icmp]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \s[is_icmp]_i_2 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\s_reg[state] [4]),
        .O(\s[is_icmp]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s[is_ntp]_i_1 
       (.I0(\s[is_ntp]_i_2_n_0 ),
        .I1(\s_reg[is_our_ip]__0 ),
        .I2(rcksum_good),
        .O(\s[is_ntp]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \s[is_ntp]_i_2 
       (.I0(\info_counts[start_bootp]_i_6_n_0 ),
        .I1(\info_counts[start_bootp]_i_5_n_0 ),
        .I2(w[1]),
        .I3(w[0]),
        .I4(\s[is_ntp]_i_3_n_0 ),
        .I5(\s[is_ntp]_i_4_n_0 ),
        .O(\s[is_ntp]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \s[is_ntp]_i_3 
       (.I0(\w_reg[15]_0 [2]),
        .I1(\w_reg[15]_0 [3]),
        .O(\s[is_ntp]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \s[is_ntp]_i_4 
       (.I0(\w_reg[15]_0 [0]),
        .I1(w[2]),
        .I2(\w_reg[15]_0 [1]),
        .I3(\w_reg[15]_0 [4]),
        .O(\s[is_ntp]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \s[is_ntp_resp]_i_1 
       (.I0(is_ntp_mode_4),
        .I1(\s[is_ntp_resp]_i_2_n_0 ),
        .I2(got_word_prev),
        .I3(\s_reg[is_ntp_resp]__0 ),
        .O(\s[is_ntp_resp]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \s[is_ntp_resp]_i_2 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\tcp_recv[window_len][15]_i_2_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I4(\s_reg[state] [4]),
        .I5(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\s[is_ntp_resp]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF01FFFFFF010000)) 
    \s[is_our_ip]_i_1 
       (.I0(\s[pseudo_cksum]_i_2_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\s[is_our_ip]_i_2_n_0 ),
        .I4(\s[is_our_ip] ),
        .I5(\s_reg[is_our_ip]__0 ),
        .O(\s[is_our_ip]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF8000000080)) 
    \s[is_our_ip]_i_2 
       (.I0(\s_reg[is_our_ip]__0 ),
        .I1(is_dyn_offer_ip23),
        .I2(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I5(is_dyn_offer_ip01),
        .O(\s[is_our_ip]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040040000800000)) 
    \s[is_our_ip]_i_3 
       (.I0(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I1(\s[is_our_ip]_i_4_n_0 ),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(\s[is_our_ip] ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s[is_our_ip]_i_4 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I2(got_word_prev),
        .O(\s[is_our_ip]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \s[is_our_mac]_i_1 
       (.I0(\a[is_our_mac] ),
        .I1(\s[is_our_mac]_i_3_n_0 ),
        .I2(\s[is_our_mac]_i_4_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(got_word_prev),
        .I5(\s_reg[is_our_mac]__0 ),
        .O(\s[is_our_mac]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55551030555F003F)) 
    \s[is_our_mac]_i_3 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .O(\s[is_our_mac]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0455444444444444)) 
    \s[is_our_mac]_i_4 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .O(\s[is_our_mac]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[is_our_mac]_i_5 
       (.I0(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .O(\s[is_our_mac]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h440044004F004FFF)) 
    \s[is_our_mac]_i_6 
       (.I0(\s_reg[state] [4]),
        .I1(is_our_mac01),
        .I2(\s[pseudo_cksum]_i_2_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I4(\s[is_our_mac]_i_8_n_0 ),
        .I5(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(\s[is_our_mac]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFAAC0AAC000C000C)) 
    \s[is_our_mac]_i_7 
       (.I0(is_our_mac23),
        .I1(is_our_mac01),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I4(is_our_mac45),
        .I5(\s_reg[is_our_mac]__0 ),
        .O(\s[is_our_mac]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \s[is_our_mac]_i_8 
       (.I0(\s_reg[is_our_mac]__0 ),
        .I1(is_our_mac45),
        .O(\s[is_our_mac]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FF000004000)) 
    \s[is_rarp_resp]_i_1 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(is_w_0004),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I4(\s[is_rarp_resp]_i_2_n_0 ),
        .I5(\s_reg[is_rarp_resp]__0 ),
        .O(\s[is_rarp_resp]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \s[is_rarp_resp]_i_2 
       (.I0(got_word_prev),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I5(\s_reg[state] [4]),
        .O(\s[is_rarp_resp]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \s[is_tcp_ack]_i_1 
       (.I0(w[0]),
        .I1(\FSM_sequential_s_stat_reg[conn_state][0] [1]),
        .I2(w[2]),
        .I3(\w_reg[15]_0 [0]),
        .I4(w[1]),
        .I5(\w_reg[15]_0 [1]),
        .O(\s_reg[is_tcp_ack]0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \s[is_tcp_syn]_i_1 
       (.I0(\s[is_tcp_syn]_i_3_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I2(got_word_prev),
        .I3(\s[cur_other_ip_port][ip01][15]_i_2_n_0 ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I5(\s_reg[state] [6]),
        .O(\s[is_tcp_syn] ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \s[is_tcp_syn]_i_2 
       (.I0(\w_reg[15]_0 [0]),
        .I1(w[2]),
        .I2(\s_reg[fill_ram_tcp_template]__0 ),
        .I3(w[1]),
        .I4(w[0]),
        .I5(\w_reg[15]_0 [1]),
        .O(\s_reg[is_tcp_syn]0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s[is_tcp_syn]_i_3 
       (.I0(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I1(\s_reg[state] [4]),
        .O(\s[is_tcp_syn]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s[minsz_remain][0]_i_1 
       (.I0(\s_reg[minsz_remain] [0]),
        .I1(\cnts[start_packet] ),
        .O(\s[minsz_remain][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s[minsz_remain][10]_i_1 
       (.I0(\s_reg[minsz_remain_m2] [10]),
        .I1(\cnts[start_packet] ),
        .O(\s[minsz_remain][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s[minsz_remain][1]_i_1 
       (.I0(\s_reg[minsz_remain_m2] [1]),
        .I1(\cnts[start_packet] ),
        .O(\s[minsz_remain][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s[minsz_remain][2]_i_1 
       (.I0(\s_reg[minsz_remain_m2] [2]),
        .I1(\cnts[start_packet] ),
        .O(\s[minsz_remain][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s[minsz_remain][3]_i_1 
       (.I0(\cnts[start_packet] ),
        .I1(\s_reg[minsz_remain_m2] [3]),
        .O(\s[minsz_remain][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s[minsz_remain][4]_i_1 
       (.I0(\s_reg[minsz_remain_m2] [4]),
        .I1(\cnts[start_packet] ),
        .O(\s[minsz_remain][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s[minsz_remain][5]_i_1 
       (.I0(\cnts[start_packet] ),
        .I1(\s_reg[minsz_remain_m2] [5]),
        .O(\s[minsz_remain][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s[minsz_remain][6]_i_1 
       (.I0(\s_reg[minsz_remain_m2] [6]),
        .I1(\cnts[start_packet] ),
        .O(\s[minsz_remain][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s[minsz_remain][7]_i_1 
       (.I0(\s_reg[minsz_remain_m2] [7]),
        .I1(\cnts[start_packet] ),
        .O(\s[minsz_remain][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s[minsz_remain][8]_i_1 
       (.I0(\s_reg[minsz_remain_m2] [8]),
        .I1(\cnts[start_packet] ),
        .O(\s[minsz_remain][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s[minsz_remain][9]_i_1 
       (.I0(\s_reg[minsz_remain_m2] [9]),
        .I1(\cnts[start_packet] ),
        .O(\s[minsz_remain][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hCBC4)) 
    \s[minsz_remain_m2][10]_i_1 
       (.I0(\s_reg[minsz_remain_m2] [9]),
        .I1(\s[minsz_remain_m2][10]_i_2_n_0 ),
        .I2(\cnts[start_packet] ),
        .I3(\s_reg[minsz_remain_m2] [10]),
        .O(\s[minsz_remain_m2][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hCC00CC04)) 
    \s[minsz_remain_m2][10]_i_2 
       (.I0(\s_reg[minsz_remain_m2] [7]),
        .I1(\s[minsz_remain_m2][9]_i_2_n_0 ),
        .I2(\s_reg[minsz_remain_m2] [6]),
        .I3(\cnts[start_packet] ),
        .I4(\s_reg[minsz_remain_m2] [8]),
        .O(\s[minsz_remain_m2][10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s[minsz_remain_m2][1]_i_1 
       (.I0(\cnts[start_packet] ),
        .I1(\s_reg[minsz_remain_m2] [1]),
        .O(\s[minsz_remain_m2][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hED)) 
    \s[minsz_remain_m2][2]_i_1 
       (.I0(\s_reg[minsz_remain_m2] [2]),
        .I1(\cnts[start_packet] ),
        .I2(\s_reg[minsz_remain_m2] [1]),
        .O(\s[minsz_remain_m2][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0A09)) 
    \s[minsz_remain_m2][3]_i_1 
       (.I0(\s_reg[minsz_remain_m2] [3]),
        .I1(\s_reg[minsz_remain_m2] [1]),
        .I2(\cnts[start_packet] ),
        .I3(\s_reg[minsz_remain_m2] [2]),
        .O(\s[minsz_remain_m2][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hFAFAFAF9)) 
    \s[minsz_remain_m2][4]_i_1 
       (.I0(\s_reg[minsz_remain_m2] [4]),
        .I1(\s_reg[minsz_remain_m2] [3]),
        .I2(\cnts[start_packet] ),
        .I3(\s_reg[minsz_remain_m2] [2]),
        .I4(\s_reg[minsz_remain_m2] [1]),
        .O(\s[minsz_remain_m2][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFF0001)) 
    \s[minsz_remain_m2][5]_i_1 
       (.I0(\s_reg[minsz_remain_m2] [1]),
        .I1(\s_reg[minsz_remain_m2] [2]),
        .I2(\s_reg[minsz_remain_m2] [3]),
        .I3(\s_reg[minsz_remain_m2] [4]),
        .I4(\cnts[start_packet] ),
        .I5(\s_reg[minsz_remain_m2] [5]),
        .O(\s[minsz_remain_m2][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \s[minsz_remain_m2][6]_i_1 
       (.I0(\s[minsz_remain_m2][9]_i_2_n_0 ),
        .I1(\cnts[start_packet] ),
        .I2(\s_reg[minsz_remain_m2] [6]),
        .O(\s[minsz_remain_m2][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hCBC4)) 
    \s[minsz_remain_m2][7]_i_1 
       (.I0(\s_reg[minsz_remain_m2] [6]),
        .I1(\s[minsz_remain_m2][9]_i_2_n_0 ),
        .I2(\cnts[start_packet] ),
        .I3(\s_reg[minsz_remain_m2] [7]),
        .O(\s[minsz_remain_m2][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hCCFBCC04)) 
    \s[minsz_remain_m2][8]_i_1 
       (.I0(\s_reg[minsz_remain_m2] [7]),
        .I1(\s[minsz_remain_m2][9]_i_2_n_0 ),
        .I2(\s_reg[minsz_remain_m2] [6]),
        .I3(\cnts[start_packet] ),
        .I4(\s_reg[minsz_remain_m2] [8]),
        .O(\s[minsz_remain_m2][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0FFEFF0F00010)) 
    \s[minsz_remain_m2][9]_i_1 
       (.I0(\s_reg[minsz_remain_m2] [8]),
        .I1(\s_reg[minsz_remain_m2] [6]),
        .I2(\s[minsz_remain_m2][9]_i_2_n_0 ),
        .I3(\s_reg[minsz_remain_m2] [7]),
        .I4(\cnts[start_packet] ),
        .I5(\s_reg[minsz_remain_m2] [9]),
        .O(\s[minsz_remain_m2][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s[minsz_remain_m2][9]_i_2 
       (.I0(\s_reg[minsz_remain_m2] [5]),
        .I1(\s_reg[minsz_remain_m2] [1]),
        .I2(\s_reg[minsz_remain_m2] [2]),
        .I3(\cnts[start_packet] ),
        .I4(\s_reg[minsz_remain_m2] [3]),
        .I5(\s_reg[minsz_remain_m2] [4]),
        .O(\s[minsz_remain_m2][9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \s[off][10]_i_1 
       (.I0(\s_reg[off] [10]),
        .I1(\s_reg[off] [8]),
        .I2(\s[off][10]_i_2_n_0 ),
        .I3(\s_reg[off] [7]),
        .I4(\s_reg[off] [9]),
        .O(\s_reg[off][10]_0 [9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s[off][10]_i_2 
       (.I0(\s_reg[off] [6]),
        .I1(\s_reg[off] [4]),
        .I2(\s_reg[off] [1]),
        .I3(\s_reg[off] [2]),
        .I4(\s_reg[off] [3]),
        .I5(\s_reg[off] [5]),
        .O(\s[off][10]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s[off][1]_i_1 
       (.I0(\s_reg[off] [1]),
        .O(\s_reg[off][10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \s[off][2]_i_1 
       (.I0(\s_reg[off] [1]),
        .I1(\s_reg[off] [2]),
        .O(\s_reg[off][10]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \s[off][3]_i_1 
       (.I0(\s_reg[off] [3]),
        .I1(\s_reg[off] [2]),
        .I2(\s_reg[off] [1]),
        .O(\s_reg[off][10]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \s[off][4]_i_1 
       (.I0(\s_reg[off] [4]),
        .I1(\s_reg[off] [1]),
        .I2(\s_reg[off] [2]),
        .I3(\s_reg[off] [3]),
        .O(\s_reg[off][10]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \s[off][5]_i_1 
       (.I0(\s_reg[off] [5]),
        .I1(\s_reg[off] [3]),
        .I2(\s_reg[off] [2]),
        .I3(\s_reg[off] [1]),
        .I4(\s_reg[off] [4]),
        .O(\s_reg[off][10]_0 [4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \s[off][6]_i_1 
       (.I0(\s_reg[off] [6]),
        .I1(\s_reg[off] [4]),
        .I2(\s_reg[off] [1]),
        .I3(\s_reg[off] [2]),
        .I4(\s_reg[off] [3]),
        .I5(\s_reg[off] [5]),
        .O(\s_reg[off][10]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \s[off][7]_i_1 
       (.I0(\s_reg[off] [7]),
        .I1(\s[off][10]_i_2_n_0 ),
        .O(\s_reg[off][10]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \s[off][8]_i_1 
       (.I0(\s_reg[off] [8]),
        .I1(\s[off][10]_i_2_n_0 ),
        .I2(\s_reg[off] [7]),
        .O(\s_reg[off][10]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \s[off][9]_i_1 
       (.I0(\s_reg[off] [9]),
        .I1(\s_reg[off] [7]),
        .I2(\s[off][10]_i_2_n_0 ),
        .I3(\s_reg[off] [8]),
        .O(\s_reg[off][10]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \s[packet_start_count][0]_i_1 
       (.I0(\s_reg[packet_start_count] [0]),
        .I1(\cnts[start_packet] ),
        .O(plusOp__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \s[packet_start_count][1]_i_1 
       (.I0(\s_reg[packet_start_count] [1]),
        .I1(\cnts[start_packet] ),
        .I2(\s_reg[packet_start_count] [0]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \s[packet_start_count][2]_i_1 
       (.I0(\s_reg[packet_start_count] [2]),
        .I1(\s_reg[packet_start_count] [0]),
        .I2(\cnts[start_packet] ),
        .I3(\s_reg[packet_start_count] [1]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \s[packet_start_count][3]_i_1 
       (.I0(\s_reg[packet_start_count] [3]),
        .I1(\s_reg[packet_start_count] [2]),
        .I2(\s_reg[packet_start_count] [1]),
        .I3(\cnts[start_packet] ),
        .I4(\s_reg[packet_start_count] [0]),
        .O(plusOp__2[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \s[packet_start_count][4]_i_1 
       (.I0(\s_reg[packet_start_count] [4]),
        .I1(\s_reg[packet_start_count] [3]),
        .I2(\s_reg[packet_start_count] [0]),
        .I3(\cnts[start_packet] ),
        .I4(\s_reg[packet_start_count] [1]),
        .I5(\s_reg[packet_start_count] [2]),
        .O(plusOp__2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \s[packet_start_count][5]_i_1 
       (.I0(\s_reg[packet_start_count] [5]),
        .I1(\s[packet_start_count][7]_i_2_n_0 ),
        .O(plusOp__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \s[packet_start_count][6]_i_1 
       (.I0(\s_reg[packet_start_count] [6]),
        .I1(\s_reg[packet_start_count] [5]),
        .I2(\s[packet_start_count][7]_i_2_n_0 ),
        .O(plusOp__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \s[packet_start_count][7]_i_1 
       (.I0(\s_reg[packet_start_count] [7]),
        .I1(\s[packet_start_count][7]_i_2_n_0 ),
        .I2(\s_reg[packet_start_count] [5]),
        .I3(\s_reg[packet_start_count] [6]),
        .O(plusOp__2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s[packet_start_count][7]_i_2 
       (.I0(\s_reg[packet_start_count] [3]),
        .I1(\s_reg[packet_start_count] [0]),
        .I2(\cnts[start_packet] ),
        .I3(\s_reg[packet_start_count] [1]),
        .I4(\s_reg[packet_start_count] [2]),
        .I5(\s_reg[packet_start_count] [4]),
        .O(\s[packet_start_count][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5EF2)) 
    \s[psdcksum][15]_i_10 
       (.I0(\s_reg[state] [3]),
        .I1(\s_reg[state] [1]),
        .I2(\s_reg[state] [2]),
        .I3(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I4(\s[psdcksum][15]_i_12_n_0 ),
        .I5(\s_reg[state] [6]),
        .O(\s[psdcksum][15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h00004014)) 
    \s[psdcksum][15]_i_11 
       (.I0(\s[psdcksum][15]_i_13_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\s_reg[state] [5]),
        .I3(\s_reg[state] [6]),
        .I4(\s[psdcksum][15]_i_14_n_0 ),
        .O(\s[psdcksum][15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE7)) 
    \s[psdcksum][15]_i_12 
       (.I0(\s_reg[state] [3]),
        .I1(\s_reg[state] [4]),
        .I2(\s_reg[state] [5]),
        .O(\s[psdcksum][15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h1115BB11)) 
    \s[psdcksum][15]_i_13 
       (.I0(\s_reg[state] [1]),
        .I1(\s_reg[state] [5]),
        .I2(\s_reg[state] [2]),
        .I3(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I4(\s_reg[state] [3]),
        .O(\s[psdcksum][15]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h14FFFFF4)) 
    \s[psdcksum][15]_i_14 
       (.I0(\s_reg[state] [5]),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\s_reg[state] [2]),
        .I3(\s_reg[state] [4]),
        .I4(\s_reg[state] [3]),
        .O(\s[psdcksum][15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \s[psdcksum][15]_i_2 
       (.I0(\s_reg[psdcksum_n_0_][15] ),
        .I1(\s[psdcksum][15]_i_10_n_0 ),
        .I2(\w_reg[15]_0 [12]),
        .I3(\s[psdcksum][15]_i_11_n_0 ),
        .O(\s[psdcksum][15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \s[psdcksum][15]_i_3 
       (.I0(\s_reg[psdcksum_n_0_][14] ),
        .I1(\s[psdcksum][15]_i_10_n_0 ),
        .I2(\w_reg[15]_0 [11]),
        .I3(\s[psdcksum][15]_i_11_n_0 ),
        .O(\s[psdcksum][15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \s[psdcksum][15]_i_4 
       (.I0(\s_reg[psdcksum_n_0_][13] ),
        .I1(\s[psdcksum][15]_i_10_n_0 ),
        .I2(\w_reg[15]_0 [10]),
        .I3(\s[psdcksum][15]_i_11_n_0 ),
        .O(\s[psdcksum][15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \s[psdcksum][15]_i_5 
       (.I0(\s_reg[psdcksum_n_0_][12] ),
        .I1(\s[psdcksum][15]_i_10_n_0 ),
        .I2(\w_reg[15]_0 [9]),
        .I3(\s[psdcksum][15]_i_11_n_0 ),
        .O(\s[psdcksum][15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \s[psdcksum][15]_i_6 
       (.I0(\s_reg[psdcksum_n_0_][11] ),
        .I1(\s[psdcksum][15]_i_10_n_0 ),
        .I2(\w_reg[15]_0 [8]),
        .I3(\s[psdcksum][15]_i_11_n_0 ),
        .O(\s[psdcksum][15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \s[psdcksum][15]_i_7 
       (.I0(\s_reg[psdcksum_n_0_][10] ),
        .I1(\s[psdcksum][15]_i_10_n_0 ),
        .I2(\w_reg[15]_0 [7]),
        .I3(\s[psdcksum][15]_i_11_n_0 ),
        .O(\s[psdcksum][15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \s[psdcksum][15]_i_8 
       (.I0(\s_reg[psdcksum_n_0_][9] ),
        .I1(\s[psdcksum][15]_i_10_n_0 ),
        .I2(\w_reg[15]_0 [6]),
        .I3(\s[psdcksum][15]_i_11_n_0 ),
        .O(\s[psdcksum][15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \s[psdcksum][15]_i_9 
       (.I0(\s_reg[psdcksum_n_0_][8] ),
        .I1(\s[psdcksum][15]_i_10_n_0 ),
        .I2(\w_reg[15]_0 [5]),
        .I3(\s[psdcksum][15]_i_11_n_0 ),
        .O(\s[psdcksum][15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F0FB0000)) 
    \s[psdcksum][16]_i_1 
       (.I0(\s[pseudo_cksum]_i_2_n_0 ),
        .I1(\s_reg[is_tcp]__0 ),
        .I2(\s[pseudo_cksum]_i_3_n_0 ),
        .I3(\s_reg[is_udp_n_0_] ),
        .I4(got_word_prev),
        .I5(\a[next_accum_cksum] ),
        .O(\s[psdcksum] ));
  LUT3 #(
    .INIT(8'h9A)) 
    \s[psdcksum][7]_i_2 
       (.I0(\s_reg[psdcksum_n_0_][7] ),
        .I1(\s[psdcksum][15]_i_10_n_0 ),
        .I2(\w_reg[15]_0 [4]),
        .O(\s[psdcksum][7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \s[psdcksum][7]_i_3 
       (.I0(\s_reg[psdcksum_n_0_][6] ),
        .I1(\s[psdcksum][15]_i_10_n_0 ),
        .I2(\w_reg[15]_0 [3]),
        .O(\s[psdcksum][7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \s[psdcksum][7]_i_4 
       (.I0(\s_reg[psdcksum_n_0_][5] ),
        .I1(\s[psdcksum][15]_i_10_n_0 ),
        .I2(\w_reg[15]_0 [2]),
        .O(\s[psdcksum][7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \s[psdcksum][7]_i_5 
       (.I0(\s_reg[psdcksum_n_0_][4] ),
        .I1(\s[psdcksum][15]_i_10_n_0 ),
        .I2(\w_reg[15]_0 [1]),
        .O(\s[psdcksum][7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \s[psdcksum][7]_i_6 
       (.I0(\s_reg[psdcksum_n_0_][3] ),
        .I1(\s[psdcksum][15]_i_10_n_0 ),
        .I2(\w_reg[15]_0 [0]),
        .O(\s[psdcksum][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \s[psdcksum][7]_i_7 
       (.I0(\s_reg[psdcksum_n_0_][2] ),
        .I1(\s[psdcksum][15]_i_10_n_0 ),
        .I2(w[2]),
        .O(\s[psdcksum][7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \s[psdcksum][7]_i_8 
       (.I0(\s_reg[psdcksum_n_0_][1] ),
        .I1(\s[psdcksum][15]_i_10_n_0 ),
        .I2(w[1]),
        .O(\s[psdcksum][7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \s[psdcksum][7]_i_9 
       (.I0(\s_reg[psdcksum_n_0_][0] ),
        .I1(\s[psdcksum][15]_i_10_n_0 ),
        .I2(w[0]),
        .O(\s[psdcksum][7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h0F04)) 
    \s[pseudo_cksum]_i_1 
       (.I0(\s[pseudo_cksum]_i_2_n_0 ),
        .I1(\s_reg[is_tcp]__0 ),
        .I2(\s[pseudo_cksum]_i_3_n_0 ),
        .I3(\s_reg[is_udp_n_0_] ),
        .O(\a[next_pseudo_cksum] ));
  LUT5 #(
    .INIT(32'h007F7F7F)) 
    \s[pseudo_cksum]_i_2 
       (.I0(\s_reg[prev_our_b_ip01]__0 ),
        .I1(is_our_b_ip23),
        .I2(\info_counts_reg[ip_b_for_us]_1 ),
        .I3(\s_reg[prev_our_a_ip01]__0 ),
        .I4(is_our_a_ip23),
        .O(\s[pseudo_cksum]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \s[pseudo_cksum]_i_3 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\s_reg[state] [3]),
        .I2(\s_reg[state] [4]),
        .I3(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I4(\FSM_sequential_s[state][0]_i_3_n_0 ),
        .I5(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .O(\s[pseudo_cksum]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB4444444B444)) 
    \s[rcksum][15]_i_10 
       (.I0(\s[ignore_wcksum]_i_2_n_0 ),
        .I1(\w_reg[15]_0 [12]),
        .I2(\s_reg[psdcksum_n_0_][15] ),
        .I3(\s_reg[pseudo_cksum]__0 ),
        .I4(\s_reg[accum_cksum]__0 ),
        .I5(\s_reg[rcksum_n_0_][15] ),
        .O(\s[rcksum][15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB4444444B444)) 
    \s[rcksum][15]_i_11 
       (.I0(\s[ignore_wcksum]_i_2_n_0 ),
        .I1(\w_reg[15]_0 [11]),
        .I2(\s_reg[psdcksum_n_0_][14] ),
        .I3(\s_reg[pseudo_cksum]__0 ),
        .I4(\s_reg[accum_cksum]__0 ),
        .I5(\s_reg[rcksum_n_0_][14] ),
        .O(\s[rcksum][15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB4444444B444)) 
    \s[rcksum][15]_i_12 
       (.I0(\s[ignore_wcksum]_i_2_n_0 ),
        .I1(\w_reg[15]_0 [10]),
        .I2(\s_reg[psdcksum_n_0_][13] ),
        .I3(\s_reg[pseudo_cksum]__0 ),
        .I4(\s_reg[accum_cksum]__0 ),
        .I5(\s_reg[rcksum_n_0_][13] ),
        .O(\s[rcksum][15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB4444444B444)) 
    \s[rcksum][15]_i_13 
       (.I0(\s[ignore_wcksum]_i_2_n_0 ),
        .I1(\w_reg[15]_0 [9]),
        .I2(\s_reg[psdcksum_n_0_][12] ),
        .I3(\s_reg[pseudo_cksum]__0 ),
        .I4(\s_reg[accum_cksum]__0 ),
        .I5(\s_reg[rcksum_n_0_][12] ),
        .O(\s[rcksum][15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB4444444B444)) 
    \s[rcksum][15]_i_14 
       (.I0(\s[ignore_wcksum]_i_2_n_0 ),
        .I1(\w_reg[15]_0 [8]),
        .I2(\s_reg[psdcksum_n_0_][11] ),
        .I3(\s_reg[pseudo_cksum]__0 ),
        .I4(\s_reg[accum_cksum]__0 ),
        .I5(\s_reg[rcksum_n_0_][11] ),
        .O(\s[rcksum][15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB4444444B444)) 
    \s[rcksum][15]_i_15 
       (.I0(\s[ignore_wcksum]_i_2_n_0 ),
        .I1(\w_reg[15]_0 [7]),
        .I2(\s_reg[psdcksum_n_0_][10] ),
        .I3(\s_reg[pseudo_cksum]__0 ),
        .I4(\s_reg[accum_cksum]__0 ),
        .I5(\s_reg[rcksum_n_0_][10] ),
        .O(\s[rcksum][15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB4444444B444)) 
    \s[rcksum][15]_i_16 
       (.I0(\s[ignore_wcksum]_i_2_n_0 ),
        .I1(\w_reg[15]_0 [6]),
        .I2(\s_reg[psdcksum_n_0_][9] ),
        .I3(\s_reg[pseudo_cksum]__0 ),
        .I4(\s_reg[accum_cksum]__0 ),
        .I5(\s_reg[rcksum_n_0_][9] ),
        .O(\s[rcksum][15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB4444444B444)) 
    \s[rcksum][15]_i_17 
       (.I0(\s[ignore_wcksum]_i_2_n_0 ),
        .I1(\w_reg[15]_0 [5]),
        .I2(\s_reg[psdcksum_n_0_][8] ),
        .I3(\s_reg[pseudo_cksum]__0 ),
        .I4(\s_reg[accum_cksum]__0 ),
        .I5(\s_reg[rcksum_n_0_][8] ),
        .O(\s[rcksum][15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s[rcksum][15]_i_2 
       (.I0(\w_reg[15]_0 [12]),
        .I1(\s[ignore_wcksum]_i_2_n_0 ),
        .O(w_accum_cksum[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \s[rcksum][15]_i_3 
       (.I0(\w_reg[15]_0 [11]),
        .I1(\s[ignore_wcksum]_i_2_n_0 ),
        .O(w_accum_cksum[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \s[rcksum][15]_i_4 
       (.I0(\w_reg[15]_0 [10]),
        .I1(\s[ignore_wcksum]_i_2_n_0 ),
        .O(w_accum_cksum[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \s[rcksum][15]_i_5 
       (.I0(\w_reg[15]_0 [9]),
        .I1(\s[ignore_wcksum]_i_2_n_0 ),
        .O(w_accum_cksum[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \s[rcksum][15]_i_6 
       (.I0(\w_reg[15]_0 [8]),
        .I1(\s[ignore_wcksum]_i_2_n_0 ),
        .O(w_accum_cksum[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \s[rcksum][15]_i_7 
       (.I0(\w_reg[15]_0 [7]),
        .I1(\s[ignore_wcksum]_i_2_n_0 ),
        .O(w_accum_cksum[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \s[rcksum][15]_i_8 
       (.I0(\w_reg[15]_0 [6]),
        .I1(\s[ignore_wcksum]_i_2_n_0 ),
        .O(w_accum_cksum[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \s[rcksum][15]_i_9 
       (.I0(\w_reg[15]_0 [5]),
        .I1(\s[ignore_wcksum]_i_2_n_0 ),
        .O(w_accum_cksum[8]));
  LUT3 #(
    .INIT(8'h08)) 
    \s[rcksum][16]_i_2 
       (.I0(R),
        .I1(\s_reg[pseudo_cksum]__0 ),
        .I2(\s_reg[accum_cksum]__0 ),
        .O(\s[rcksum][16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s[rcksum][7]_i_10 
       (.I0(\s_reg[rcksum_n_0_][16] ),
        .I1(\s_reg[accum_cksum]__0 ),
        .O(p_74_out));
  LUT6 #(
    .INIT(64'hBBBBB4444444B444)) 
    \s[rcksum][7]_i_11 
       (.I0(\s[ignore_wcksum]_i_2_n_0 ),
        .I1(\w_reg[15]_0 [4]),
        .I2(\s_reg[psdcksum_n_0_][7] ),
        .I3(\s_reg[pseudo_cksum]__0 ),
        .I4(\s_reg[accum_cksum]__0 ),
        .I5(\s_reg[rcksum_n_0_][7] ),
        .O(\s[rcksum][7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB4444444B444)) 
    \s[rcksum][7]_i_12 
       (.I0(\s[ignore_wcksum]_i_2_n_0 ),
        .I1(\w_reg[15]_0 [3]),
        .I2(\s_reg[psdcksum_n_0_][6] ),
        .I3(\s_reg[pseudo_cksum]__0 ),
        .I4(\s_reg[accum_cksum]__0 ),
        .I5(\s_reg[rcksum_n_0_][6] ),
        .O(\s[rcksum][7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB4444444B444)) 
    \s[rcksum][7]_i_13 
       (.I0(\s[ignore_wcksum]_i_2_n_0 ),
        .I1(\w_reg[15]_0 [2]),
        .I2(\s_reg[psdcksum_n_0_][5] ),
        .I3(\s_reg[pseudo_cksum]__0 ),
        .I4(\s_reg[accum_cksum]__0 ),
        .I5(\s_reg[rcksum_n_0_][5] ),
        .O(\s[rcksum][7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB4444444B444)) 
    \s[rcksum][7]_i_14 
       (.I0(\s[ignore_wcksum]_i_2_n_0 ),
        .I1(\w_reg[15]_0 [1]),
        .I2(\s_reg[psdcksum_n_0_][4] ),
        .I3(\s_reg[pseudo_cksum]__0 ),
        .I4(\s_reg[accum_cksum]__0 ),
        .I5(\s_reg[rcksum_n_0_][4] ),
        .O(\s[rcksum][7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB4444444B444)) 
    \s[rcksum][7]_i_15 
       (.I0(\s[ignore_wcksum]_i_2_n_0 ),
        .I1(\w_reg[15]_0 [0]),
        .I2(\s_reg[psdcksum_n_0_][3] ),
        .I3(\s_reg[pseudo_cksum]__0 ),
        .I4(\s_reg[accum_cksum]__0 ),
        .I5(\s_reg[rcksum_n_0_][3] ),
        .O(\s[rcksum][7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB4444444B444)) 
    \s[rcksum][7]_i_16 
       (.I0(\s[ignore_wcksum]_i_2_n_0 ),
        .I1(w[2]),
        .I2(\s_reg[psdcksum_n_0_][2] ),
        .I3(\s_reg[pseudo_cksum]__0 ),
        .I4(\s_reg[accum_cksum]__0 ),
        .I5(\s_reg[rcksum_n_0_][2] ),
        .O(\s[rcksum][7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB4444444B444)) 
    \s[rcksum][7]_i_17 
       (.I0(\s[ignore_wcksum]_i_2_n_0 ),
        .I1(w[1]),
        .I2(\s_reg[psdcksum_n_0_][1] ),
        .I3(\s_reg[pseudo_cksum]__0 ),
        .I4(\s_reg[accum_cksum]__0 ),
        .I5(\s_reg[rcksum_n_0_][1] ),
        .O(\s[rcksum][7]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h8788)) 
    \s[rcksum][7]_i_18 
       (.I0(\s_reg[accum_cksum]__0 ),
        .I1(\s_reg[rcksum_n_0_][16] ),
        .I2(\s[ignore_wcksum]_i_2_n_0 ),
        .I3(w[0]),
        .O(\s[rcksum][7]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \s[rcksum][7]_i_2 
       (.I0(\s_reg[rcksum_n_0_][0] ),
        .I1(\s_reg[accum_cksum]__0 ),
        .I2(\s_reg[psdcksum_n_0_][0] ),
        .I3(\s_reg[pseudo_cksum]__0 ),
        .O(\s[rcksum][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s[rcksum][7]_i_3 
       (.I0(\w_reg[15]_0 [4]),
        .I1(\s[ignore_wcksum]_i_2_n_0 ),
        .O(w_accum_cksum[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \s[rcksum][7]_i_4 
       (.I0(\w_reg[15]_0 [3]),
        .I1(\s[ignore_wcksum]_i_2_n_0 ),
        .O(w_accum_cksum[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \s[rcksum][7]_i_5 
       (.I0(\w_reg[15]_0 [2]),
        .I1(\s[ignore_wcksum]_i_2_n_0 ),
        .O(w_accum_cksum[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \s[rcksum][7]_i_6 
       (.I0(\w_reg[15]_0 [1]),
        .I1(\s[ignore_wcksum]_i_2_n_0 ),
        .O(w_accum_cksum[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \s[rcksum][7]_i_7 
       (.I0(\w_reg[15]_0 [0]),
        .I1(\s[ignore_wcksum]_i_2_n_0 ),
        .O(w_accum_cksum[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \s[rcksum][7]_i_8 
       (.I0(w[2]),
        .I1(\s[ignore_wcksum]_i_2_n_0 ),
        .O(w_accum_cksum[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \s[rcksum][7]_i_9 
       (.I0(w[1]),
        .I1(\s[ignore_wcksum]_i_2_n_0 ),
        .O(w_accum_cksum[1]));
  LUT4 #(
    .INIT(16'h0080)) 
    \s[reg][0][other_ip_port][portno][15]_i_1 
       (.I0(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .I1(\s_reg[fill_ram_arp_icmp]__0 ),
        .I2(\s_reg[do_reg_seq_reset]__0 ),
        .I3(\regacc_aux_info[prod][v][reg_ch] ),
        .O(\s[reg][0][other_ip_port][ip01] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFEEEAAAA)) 
    \s[reg][0][seq_active_marks][0]_i_1 
       (.I0(\s_reg[reg][0][seq_active_marks_n_0_][1] ),
        .I1(\s_reg[do_reg_access]__0 ),
        .I2(\s_reg[fill_ram_arp_icmp]__0 ),
        .I3(\s_reg[do_reg_seq_reset]__0 ),
        .I4(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .I5(\regacc_aux_info[prod][v][reg_ch] ),
        .O(\s[reg][0][seq_active_marks] [0]));
  LUT3 #(
    .INIT(8'h20)) 
    \s[reg][0][seq_active_marks][1]_i_1 
       (.I0(\s_reg[do_reg_disconnect]__0 ),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .O(\s[reg][0][seq_reset_armed]57_out ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFEEEAAAA)) 
    \s[reg][0][seq_active_marks][1]_i_2 
       (.I0(\info_counts_reg[timeout_tick]_1 ),
        .I1(\s_reg[do_reg_access]__0 ),
        .I2(\s_reg[fill_ram_arp_icmp]__0 ),
        .I3(\s_reg[do_reg_seq_reset]__0 ),
        .I4(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .I5(\regacc_aux_info[prod][v][reg_ch] ),
        .O(\s[reg][0][seq_active_marks][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h44444000)) 
    \s[reg][0][seq_active_marks][1]_i_3 
       (.I0(\regacc_aux_info[prod][v][reg_ch] ),
        .I1(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .I2(\s_reg[do_reg_seq_reset]__0 ),
        .I3(\s_reg[fill_ram_arp_icmp]__0 ),
        .I4(\s_reg[do_reg_access]__0 ),
        .O(\s[reg][0][seq_active_marks] [1]));
  LUT3 #(
    .INIT(8'h20)) 
    \s[reg][0][seq_arm_reset_no][7]_i_1 
       (.I0(\s_reg[do_reg_seq_reset_arm]__0 ),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .O(\s[reg][0][seq_arm_reset_no] ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \s[reg][0][seq_connected]_i_1 
       (.I0(\s_reg[fill_ram_arp_icmp]__0 ),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .I3(\s_reg[do_reg_seq_reset]__0 ),
        .I4(p_20_in[0]),
        .O(\s[reg][0][seq_connected]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7F7F704000000)) 
    \s[reg][0][seq_did_access]_i_1 
       (.I0(\s_reg[do_reg_seq_reset]__0 ),
        .I1(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[fill_ram_udp_regacc]__0 ),
        .I4(\s_reg[do_reg_access]__0 ),
        .I5(\s_reg[reg][0][seq_did_access_n_0_] ),
        .O(\s[reg][0][seq_did_access]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hD515)) 
    \s[reg][0][seq_no][0]_i_1 
       (.I0(\s_reg[reg][0][seq_no] [0]),
        .I1(\s_reg[fill_ram_arp_icmp]__0 ),
        .I2(\s_reg[do_reg_seq_reset]__0 ),
        .I3(\s_reg[reg][0][seq_arm_reset_no] [0]),
        .O(\s[reg][0][seq_no][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \s[reg][0][seq_no][1]_i_1 
       (.I0(\s[reg][0][seq_no][1]_i_2_n_0 ),
        .I1(\s_reg[do_reg_seq_reset]__0 ),
        .I2(\s_reg[fill_ram_arp_icmp]__0 ),
        .I3(\s_reg[reg][0][seq_arm_reset_no] [1]),
        .O(\s[reg][0][seq_no][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \s[reg][0][seq_no][1]_i_2 
       (.I0(\s_reg[reg][0][seq_no] [0]),
        .I1(\s_reg[reg][1][seq_no] [0]),
        .I2(\s_reg[reg][0][seq_no] [1]),
        .I3(\regacc_aux_info[prod][v][reg_ch] ),
        .I4(\s_reg[reg][1][seq_no] [1]),
        .O(\s[reg][0][seq_no][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFBFFFBF4000)) 
    \s[reg][0][seq_no][2]_i_1 
       (.I0(\regacc_aux_info[prod][v][reg_ch] ),
        .I1(\s_reg[do_reg_seq_reset]__0 ),
        .I2(\s_reg[fill_ram_arp_icmp]__0 ),
        .I3(\s_reg[reg][0][seq_arm_reset_no] [2]),
        .I4(\s[reg][0][seq_no][2]_i_2_n_0 ),
        .I5(\s_reg[reg][0][seq_no] [2]),
        .O(\s[reg][0][seq_no][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \s[reg][0][seq_no][2]_i_2 
       (.I0(\s_reg[reg][0][seq_no] [1]),
        .I1(\s_reg[reg][1][seq_no] [1]),
        .I2(\s_reg[reg][0][seq_no] [0]),
        .I3(\regacc_aux_info[prod][v][reg_ch] ),
        .I4(\s_reg[reg][1][seq_no] [0]),
        .O(\s[reg][0][seq_no][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFBFFFBF4000)) 
    \s[reg][0][seq_no][3]_i_1 
       (.I0(\regacc_aux_info[prod][v][reg_ch] ),
        .I1(\s_reg[do_reg_seq_reset]__0 ),
        .I2(\s_reg[fill_ram_arp_icmp]__0 ),
        .I3(\s_reg[reg][0][seq_arm_reset_no] [3]),
        .I4(\s[reg][0][seq_no][3]_i_2_n_0 ),
        .I5(\s_reg[reg][0][seq_no] [3]),
        .O(\s[reg][0][seq_no][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444500000005000)) 
    \s[reg][0][seq_no][3]_i_2 
       (.I0(\s[reg][1][seq_no][1]_i_2_n_0 ),
        .I1(\s_reg[reg][1][seq_no] [1]),
        .I2(\s_reg[reg][0][seq_no] [1]),
        .I3(\s_reg[reg][0][seq_no] [2]),
        .I4(\regacc_aux_info[prod][v][reg_ch] ),
        .I5(\s_reg[reg][1][seq_no] [2]),
        .O(\s[reg][0][seq_no][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040BFFFBFFF0040)) 
    \s[reg][0][seq_no][4]_i_1 
       (.I0(\regacc_aux_info[prod][v][reg_ch] ),
        .I1(\s_reg[do_reg_seq_reset]__0 ),
        .I2(\s_reg[fill_ram_arp_icmp]__0 ),
        .I3(\s_reg[reg][0][seq_arm_reset_no]__0 [4]),
        .I4(\s[reg][1][seq_no][4]_i_2_n_0 ),
        .I5(\s_reg[reg][0][seq_no] [4]),
        .O(\s[reg][0][seq_no][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040BFFFBFFF0040)) 
    \s[reg][0][seq_no][5]_i_1 
       (.I0(\regacc_aux_info[prod][v][reg_ch] ),
        .I1(\s_reg[do_reg_seq_reset]__0 ),
        .I2(\s_reg[fill_ram_arp_icmp]__0 ),
        .I3(\s_reg[reg][0][seq_arm_reset_no]__0 [5]),
        .I4(\s[reg][0][seq_no][5]_i_2_n_0 ),
        .I5(\s_reg[reg][0][seq_no] [5]),
        .O(\s[reg][0][seq_no][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \s[reg][0][seq_no][5]_i_2 
       (.I0(\s_reg[reg][1][seq_no] [3]),
        .I1(\s_reg[reg][0][seq_no] [3]),
        .I2(\s[reg][0][seq_no][3]_i_2_n_0 ),
        .I3(\s_reg[reg][0][seq_no] [4]),
        .I4(\regacc_aux_info[prod][v][reg_ch] ),
        .I5(\s_reg[reg][1][seq_no] [4]),
        .O(\s[reg][0][seq_no][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h2AEA)) 
    \s[reg][0][seq_no][6]_i_1 
       (.I0(\s[reg][1][seq_no][6]_i_2_n_0 ),
        .I1(\s_reg[do_reg_seq_reset]__0 ),
        .I2(\s_reg[fill_ram_arp_icmp]__0 ),
        .I3(\s_reg[reg][0][seq_arm_reset_no]__0 [6]),
        .O(\s[reg][0][seq_no][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F08080800000000)) 
    \s[reg][0][seq_no][7]_i_1 
       (.I0(\s_reg[fill_ram_udp_regacc]__0 ),
        .I1(\s_reg[do_reg_access]__0 ),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[do_reg_seq_reset]__0 ),
        .I4(\s_reg[fill_ram_arp_icmp]__0 ),
        .I5(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .O(\s[reg][0][seq_no] ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \s[reg][0][seq_no][7]_i_2 
       (.I0(\s_reg[reg][0][seq_arm_reset_no]__0 [7]),
        .I1(\s_reg[do_reg_seq_reset]__0 ),
        .I2(\s_reg[fill_ram_arp_icmp]__0 ),
        .I3(\s[reg][1][seq_no][7]_i_4_n_0 ),
        .O(\s[reg][0][seq_no][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBFBBFF00000044)) 
    \s[reg][0][seq_reset_armed]_i_1 
       (.I0(\regacc_aux_info[prod][v][reg_ch] ),
        .I1(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .I2(\s_reg[do_reg_access]__0 ),
        .I3(\s_reg[do_reg_seq_reset]__0 ),
        .I4(\s[reg][1][seq_reset_armed]_i_2_n_0 ),
        .I5(\s_reg[reg][0][seq_reset_armed_n_0_] ),
        .O(\s[reg][0][seq_reset_armed]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \s[reg][1][other_ip_port][portno][15]_i_1 
       (.I0(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[do_reg_seq_reset]__0 ),
        .I3(\s_reg[fill_ram_arp_icmp]__0 ),
        .O(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAAAEAAAEAAA)) 
    \s[reg][1][seq_active_marks][0]_i_1 
       (.I0(\s_reg[reg][1][seq_active_marks_n_0_][1] ),
        .I1(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[do_reg_access]__0 ),
        .I4(\s_reg[do_reg_seq_reset]__0 ),
        .I5(\s_reg[fill_ram_arp_icmp]__0 ),
        .O(\s[reg][1][seq_active_marks] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    \s[reg][1][seq_active_marks][1]_i_1 
       (.I0(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[do_reg_disconnect]__0 ),
        .O(\s[reg][1][seq_reset_armed] ));
  LUT6 #(
    .INIT(64'hEAEAEAAAEAAAEAAA)) 
    \s[reg][1][seq_active_marks][1]_i_2 
       (.I0(\info_counts_reg[timeout_tick]_1 ),
        .I1(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[do_reg_access]__0 ),
        .I4(\s_reg[do_reg_seq_reset]__0 ),
        .I5(\s_reg[fill_ram_arp_icmp]__0 ),
        .O(\s[reg][1][seq_active_marks][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8000000)) 
    \s[reg][1][seq_active_marks][1]_i_3 
       (.I0(\s_reg[fill_ram_arp_icmp]__0 ),
        .I1(\s_reg[do_reg_seq_reset]__0 ),
        .I2(\s_reg[do_reg_access]__0 ),
        .I3(\regacc_aux_info[prod][v][reg_ch] ),
        .I4(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .O(\s[reg][1][seq_active_marks] [1]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h1B)) 
    \s[reg][1][seq_arm_reset_no][0]_i_1 
       (.I0(\regacc_aux_info[prod][v][reg_ch] ),
        .I1(\s_reg[reg][0][seq_arm_reset_no] [0]),
        .I2(\s_reg[reg][1][seq_arm_reset_no] [0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \s[reg][1][seq_arm_reset_no][1]_i_1 
       (.I0(\s_reg[reg][0][seq_arm_reset_no] [1]),
        .I1(\s_reg[reg][1][seq_arm_reset_no] [1]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][0][seq_arm_reset_no] [0]),
        .I4(\s_reg[reg][1][seq_arm_reset_no] [0]),
        .O(plusOp__0[1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \s[reg][1][seq_arm_reset_no][2]_i_1 
       (.I0(\s[reg][1][seq_arm_reset_no][2]_i_2_n_0 ),
        .I1(\s_reg[reg][1][seq_arm_reset_no] [1]),
        .I2(\s_reg[reg][0][seq_arm_reset_no] [1]),
        .I3(\s_reg[reg][0][seq_arm_reset_no] [2]),
        .I4(\regacc_aux_info[prod][v][reg_ch] ),
        .I5(\s_reg[reg][1][seq_arm_reset_no] [2]),
        .O(\s[reg][1][seq_arm_reset_no][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \s[reg][1][seq_arm_reset_no][2]_i_2 
       (.I0(\s_reg[reg][1][seq_arm_reset_no] [0]),
        .I1(\s_reg[reg][0][seq_arm_reset_no] [0]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .O(\s[reg][1][seq_arm_reset_no][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \s[reg][1][seq_arm_reset_no][3]_i_1 
       (.I0(\s_reg[reg][1][seq_arm_reset_no] [2]),
        .I1(\s_reg[reg][0][seq_arm_reset_no] [2]),
        .I2(\s[reg][1][seq_arm_reset_no][3]_i_2_n_0 ),
        .I3(\s_reg[reg][0][seq_arm_reset_no] [3]),
        .I4(\regacc_aux_info[prod][v][reg_ch] ),
        .I5(\s_reg[reg][1][seq_arm_reset_no] [3]),
        .O(\s[reg][1][seq_arm_reset_no][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hCAC00A00)) 
    \s[reg][1][seq_arm_reset_no][3]_i_2 
       (.I0(\s_reg[reg][0][seq_arm_reset_no] [1]),
        .I1(\s_reg[reg][1][seq_arm_reset_no] [1]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][0][seq_arm_reset_no] [0]),
        .I4(\s_reg[reg][1][seq_arm_reset_no] [0]),
        .O(\s[reg][1][seq_arm_reset_no][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h35CA3ACAC5CACACA)) 
    \s[reg][1][seq_arm_reset_no][4]_i_1 
       (.I0(\s_reg[reg][0][seq_arm_reset_no]__0 [4]),
        .I1(\s_reg[reg][1][seq_arm_reset_no]__0 [4]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s[reg][1][seq_arm_reset_no][4]_i_2_n_0 ),
        .I4(\s_reg[reg][0][seq_arm_reset_no] [3]),
        .I5(\s_reg[reg][1][seq_arm_reset_no] [3]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    \s[reg][1][seq_arm_reset_no][4]_i_2 
       (.I0(\s[reg][1][seq_arm_reset_no][2]_i_2_n_0 ),
        .I1(\s_reg[reg][1][seq_arm_reset_no] [1]),
        .I2(\s_reg[reg][0][seq_arm_reset_no] [1]),
        .I3(\s_reg[reg][0][seq_arm_reset_no] [2]),
        .I4(\regacc_aux_info[prod][v][reg_ch] ),
        .I5(\s_reg[reg][1][seq_arm_reset_no] [2]),
        .O(\s[reg][1][seq_arm_reset_no][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h35CAC5CA3ACACACA)) 
    \s[reg][1][seq_arm_reset_no][5]_i_1 
       (.I0(\s_reg[reg][0][seq_arm_reset_no]__0 [5]),
        .I1(\s_reg[reg][1][seq_arm_reset_no]__0 [5]),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s[reg][1][seq_arm_reset_no][5]_i_2_n_0 ),
        .I4(\s_reg[reg][1][seq_arm_reset_no]__0 [4]),
        .I5(\s_reg[reg][0][seq_arm_reset_no]__0 [4]),
        .O(plusOp__0[5]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \s[reg][1][seq_arm_reset_no][5]_i_2 
       (.I0(\s_reg[reg][1][seq_arm_reset_no] [2]),
        .I1(\s_reg[reg][0][seq_arm_reset_no] [2]),
        .I2(\s[reg][1][seq_arm_reset_no][3]_i_2_n_0 ),
        .I3(\s_reg[reg][0][seq_arm_reset_no] [3]),
        .I4(\regacc_aux_info[prod][v][reg_ch] ),
        .I5(\s_reg[reg][1][seq_arm_reset_no] [3]),
        .O(\s[reg][1][seq_arm_reset_no][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h47B88BB874B8B8B8)) 
    \s[reg][1][seq_arm_reset_no][6]_i_1 
       (.I0(\s_reg[reg][1][seq_arm_reset_no]__0 [6]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][seq_arm_reset_no]__0 [6]),
        .I3(\s[reg][1][seq_arm_reset_no][6]_i_2_n_0 ),
        .I4(\s_reg[reg][1][seq_arm_reset_no]__0 [5]),
        .I5(\s_reg[reg][0][seq_arm_reset_no]__0 [5]),
        .O(plusOp__1[6]));
  LUT6 #(
    .INIT(64'h0404000404000000)) 
    \s[reg][1][seq_arm_reset_no][6]_i_2 
       (.I0(is_req_seq_arm_reset_no_i_8_n_0),
        .I1(\s[reg][1][seq_arm_reset_no][3]_i_2_n_0 ),
        .I2(is_req_seq_arm_reset_no_i_7_n_0),
        .I3(\regacc_aux_info[prod][v][reg_ch] ),
        .I4(\s_reg[reg][1][seq_arm_reset_no]__0 [4]),
        .I5(\s_reg[reg][0][seq_arm_reset_no]__0 [4]),
        .O(\s[reg][1][seq_arm_reset_no][6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \s[reg][1][seq_arm_reset_no][7]_i_1 
       (.I0(\s_reg[do_reg_seq_reset_arm]__0 ),
        .I1(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .O(\s[reg][1][seq_arm_reset_no] ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \s[reg][1][seq_arm_reset_no][7]_i_2 
       (.I0(\s[reg][1][seq_arm_reset_no][7]_i_3_n_0 ),
        .O(plusOp__0[7]));
  LUT6 #(
    .INIT(64'hA0C05FC0A03F5F3F)) 
    \s[reg][1][seq_arm_reset_no][7]_i_3 
       (.I0(\s_reg[reg][1][seq_arm_reset_no]__0 [6]),
        .I1(\s_reg[reg][0][seq_arm_reset_no]__0 [6]),
        .I2(\s[reg][1][seq_arm_reset_no][7]_i_4_n_0 ),
        .I3(\regacc_aux_info[prod][v][reg_ch] ),
        .I4(\s_reg[reg][1][seq_arm_reset_no]__0 [7]),
        .I5(\s_reg[reg][0][seq_arm_reset_no]__0 [7]),
        .O(\s[reg][1][seq_arm_reset_no][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \s[reg][1][seq_arm_reset_no][7]_i_4 
       (.I0(is_req_seq_arm_reset_no_i_9_n_0),
        .I1(is_req_seq_arm_reset_no_i_7_n_0),
        .I2(\s[reg][1][seq_arm_reset_no][3]_i_2_n_0 ),
        .I3(is_req_seq_arm_reset_no_i_8_n_0),
        .I4(is_req_seq_arm_reset_no_i_10_n_0),
        .O(\s[reg][1][seq_arm_reset_no][7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \s[reg][1][seq_connected]_i_1 
       (.I0(\s_reg[fill_ram_arp_icmp]__0 ),
        .I1(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .I2(\s_reg[do_reg_seq_reset]__0 ),
        .I3(\regacc_aux_info[prod][v][reg_ch] ),
        .I4(p_20_in[1]),
        .O(\s[reg][1][seq_connected]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFFFFF00800000)) 
    \s[reg][1][seq_did_access]_i_1 
       (.I0(\s_reg[fill_ram_udp_regacc]__0 ),
        .I1(\s_reg[do_reg_access]__0 ),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[do_reg_seq_reset]__0 ),
        .I4(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .I5(\s_reg[reg][1][seq_did_access_n_0_] ),
        .O(\s[reg][1][seq_did_access]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h80BF)) 
    \s[reg][1][seq_no][0]_i_1 
       (.I0(\s_reg[reg][1][seq_arm_reset_no] [0]),
        .I1(\s_reg[do_reg_seq_reset]__0 ),
        .I2(\s_reg[fill_ram_arp_icmp]__0 ),
        .I3(\s_reg[reg][1][seq_no] [0]),
        .O(\s[reg][1][seq_no][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F80008000FF7F)) 
    \s[reg][1][seq_no][1]_i_1 
       (.I0(\s_reg[fill_ram_arp_icmp]__0 ),
        .I1(\s_reg[do_reg_seq_reset]__0 ),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][seq_arm_reset_no] [1]),
        .I4(\s[reg][1][seq_no][1]_i_2_n_0 ),
        .I5(\s_reg[reg][1][seq_no] [1]),
        .O(\s[reg][1][seq_no][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \s[reg][1][seq_no][1]_i_2 
       (.I0(\s_reg[reg][1][seq_no] [0]),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[reg][0][seq_no] [0]),
        .O(\s[reg][1][seq_no][1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \s[reg][1][seq_no][2]_i_1 
       (.I0(\s_reg[reg][1][seq_arm_reset_no] [2]),
        .I1(\s_reg[fill_ram_arp_icmp]__0 ),
        .I2(\s_reg[do_reg_seq_reset]__0 ),
        .I3(\s[reg][1][seq_no][2]_i_2_n_0 ),
        .O(\s[reg][1][seq_no][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBAF504444AF50)) 
    \s[reg][1][seq_no][2]_i_2 
       (.I0(\s[reg][1][seq_no][1]_i_2_n_0 ),
        .I1(\s_reg[reg][1][seq_no] [1]),
        .I2(\s_reg[reg][0][seq_no] [1]),
        .I3(\s_reg[reg][0][seq_no] [2]),
        .I4(\regacc_aux_info[prod][v][reg_ch] ),
        .I5(\s_reg[reg][1][seq_no] [2]),
        .O(\s[reg][1][seq_no][2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \s[reg][1][seq_no][3]_i_1 
       (.I0(\s_reg[reg][1][seq_arm_reset_no] [3]),
        .I1(\s_reg[fill_ram_arp_icmp]__0 ),
        .I2(\s_reg[do_reg_seq_reset]__0 ),
        .I3(\s[reg][1][seq_no][3]_i_2_n_0 ),
        .O(\s[reg][1][seq_no][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \s[reg][1][seq_no][3]_i_2 
       (.I0(\s_reg[reg][1][seq_no] [2]),
        .I1(\s_reg[reg][0][seq_no] [2]),
        .I2(\s[reg][0][seq_no][2]_i_2_n_0 ),
        .I3(\s_reg[reg][0][seq_no] [3]),
        .I4(\regacc_aux_info[prod][v][reg_ch] ),
        .I5(\s_reg[reg][1][seq_no] [3]),
        .O(\s[reg][1][seq_no][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00807FFF7FFF0080)) 
    \s[reg][1][seq_no][4]_i_1 
       (.I0(\s_reg[fill_ram_arp_icmp]__0 ),
        .I1(\s_reg[do_reg_seq_reset]__0 ),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][1][seq_arm_reset_no]__0 [4]),
        .I4(\s[reg][1][seq_no][4]_i_2_n_0 ),
        .I5(\s_reg[reg][1][seq_no] [4]),
        .O(\s[reg][1][seq_no][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \s[reg][1][seq_no][4]_i_2 
       (.I0(\s_reg[reg][1][seq_no] [2]),
        .I1(\s_reg[reg][0][seq_no] [2]),
        .I2(\s[reg][0][seq_no][2]_i_2_n_0 ),
        .I3(\s_reg[reg][0][seq_no] [3]),
        .I4(\regacc_aux_info[prod][v][reg_ch] ),
        .I5(\s_reg[reg][1][seq_no] [3]),
        .O(\s[reg][1][seq_no][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h2AEA)) 
    \s[reg][1][seq_no][5]_i_1 
       (.I0(\s[reg][1][seq_no][5]_i_2_n_0 ),
        .I1(\s_reg[do_reg_seq_reset]__0 ),
        .I2(\s_reg[fill_ram_arp_icmp]__0 ),
        .I3(\s_reg[reg][1][seq_arm_reset_no]__0 [5]),
        .O(\s[reg][1][seq_no][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \s[reg][1][seq_no][5]_i_2 
       (.I0(\s_reg[reg][1][seq_no] [4]),
        .I1(\s_reg[reg][0][seq_no] [4]),
        .I2(\s[reg][1][seq_no][4]_i_2_n_0 ),
        .I3(\s_reg[reg][0][seq_no] [5]),
        .I4(\regacc_aux_info[prod][v][reg_ch] ),
        .I5(\s_reg[reg][1][seq_no] [5]),
        .O(\s[reg][1][seq_no][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h2AEA)) 
    \s[reg][1][seq_no][6]_i_1 
       (.I0(\s[reg][1][seq_no][6]_i_2_n_0 ),
        .I1(\s_reg[do_reg_seq_reset]__0 ),
        .I2(\s_reg[fill_ram_arp_icmp]__0 ),
        .I3(\s_reg[reg][1][seq_arm_reset_no]__0 [6]),
        .O(\s[reg][1][seq_no][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \s[reg][1][seq_no][6]_i_2 
       (.I0(\s_reg[reg][1][seq_no] [5]),
        .I1(\s_reg[reg][0][seq_no] [5]),
        .I2(\s[reg][0][seq_no][5]_i_2_n_0 ),
        .I3(\s_reg[reg][0][seq_no] [6]),
        .I4(\regacc_aux_info[prod][v][reg_ch] ),
        .I5(\s_reg[reg][1][seq_no] [6]),
        .O(\s[reg][1][seq_no][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888000000000000)) 
    \s[reg][1][seq_no][7]_i_1 
       (.I0(\s_reg[fill_ram_udp_regacc]__0 ),
        .I1(\s_reg[do_reg_access]__0 ),
        .I2(\s_reg[fill_ram_arp_icmp]__0 ),
        .I3(\s_reg[do_reg_seq_reset]__0 ),
        .I4(\regacc_aux_info[prod][v][reg_ch] ),
        .I5(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .O(\s[reg][1][seq_no] ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h5CCC)) 
    \s[reg][1][seq_no][7]_i_2 
       (.I0(\s_reg[reg][1][seq_arm_reset_no]__0 [7]),
        .I1(\s[reg][1][seq_no][7]_i_4_n_0 ),
        .I2(\s_reg[fill_ram_arp_icmp]__0 ),
        .I3(\s_reg[do_reg_seq_reset]__0 ),
        .O(\s[reg][1][seq_no][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s[reg][1][seq_no][7]_i_3 
       (.I0(\a[good_udp_regacc] ),
        .I1(\s_reg[is_our_mac]__0 ),
        .I2(got_word_prev),
        .O(\s[reg][1][seq_no][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \s[reg][1][seq_no][7]_i_4 
       (.I0(\s_reg[reg][1][seq_no] [6]),
        .I1(\s_reg[reg][0][seq_no] [6]),
        .I2(is_reg_seq_no_plus_1_i_4_n_0),
        .I3(\s_reg[reg][0][seq_no] [7]),
        .I4(\regacc_aux_info[prod][v][reg_ch] ),
        .I5(\s_reg[reg][1][seq_no] [7]),
        .O(\s[reg][1][seq_no][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h777F77FF00000088)) 
    \s[reg][1][seq_reset_armed]_i_1 
       (.I0(\s[reg][1][seq_no][7]_i_3_n_0 ),
        .I1(\regacc_aux_info[prod][v][reg_ch] ),
        .I2(\s_reg[do_reg_access]__0 ),
        .I3(\s_reg[do_reg_seq_reset]__0 ),
        .I4(\s[reg][1][seq_reset_armed]_i_2_n_0 ),
        .I5(\s_reg[reg][1][seq_reset_armed_n_0_] ),
        .O(\s[reg][1][seq_reset_armed]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \s[reg][1][seq_reset_armed]_i_2 
       (.I0(\s_reg[fill_ram_arp_icmp]__0 ),
        .I1(\s_reg[do_reg_seq_reset_arm]__0 ),
        .O(\s[reg][1][seq_reset_armed]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \s[reg_ch][0]_i_1 
       (.I0(w[0]),
        .I1(\s[reg_ch][0]_i_2_n_0 ),
        .I2(\s[reg_ch][0]_i_3_n_0 ),
        .I3(\s[reg_ch][0]_i_4_n_0 ),
        .I4(\s[reg_ch][0]_i_5_n_0 ),
        .I5(\regacc_aux_info[prod][v][reg_ch] ),
        .O(\s[reg_ch][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s[reg_ch][0]_i_2 
       (.I0(\s[reg_ch][0]_i_6_n_0 ),
        .I1(rcksum_good),
        .I2(\s_reg[is_our_ip]__0 ),
        .I3(got_word_prev),
        .O(\s[reg_ch][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \s[reg_ch][0]_i_3 
       (.I0(\info_counts[start_bootp]_i_5_n_0 ),
        .I1(\w_reg[15]_0 [11]),
        .I2(\w_reg[15]_0 [12]),
        .I3(\w_reg[15]_0 [9]),
        .I4(\w_reg[15]_0 [10]),
        .O(\s[reg_ch][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \s[reg_ch][0]_i_4 
       (.I0(\w_reg[15]_0 [1]),
        .I1(w[1]),
        .I2(\w_reg[15]_0 [0]),
        .I3(w[2]),
        .O(\s[reg_ch][0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \s[reg_ch][0]_i_5 
       (.I0(\w_reg[15]_0 [2]),
        .I1(\w_reg[15]_0 [4]),
        .I2(\w_reg[15]_0 [3]),
        .O(\s[reg_ch][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \s[reg_ch][0]_i_6 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\s[accum_cksum]_i_4_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(\s[reg_ch][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFF08080808)) 
    \s[reg_idp]_i_1 
       (.I0(\s[reg_ch][0]_i_2_n_0 ),
        .I1(\s[reg_ch][0]_i_3_n_0 ),
        .I2(\s[reg_idp]_i_2_n_0 ),
        .I3(\s[reg_ch][0]_i_5_n_0 ),
        .I4(\s[reg_ch][0]_i_4_n_0 ),
        .I5(\regacc_aux_info[prod][v][reg_idp] ),
        .O(\s[reg_idp]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \s[reg_idp]_i_2 
       (.I0(\s[reg_idp]_i_3_n_0 ),
        .I1(\w_reg[15]_0 [1]),
        .I2(\w_reg[15]_0 [2]),
        .I3(\w_reg[15]_0 [3]),
        .I4(\w_reg[15]_0 [4]),
        .O(\s[reg_idp]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s[reg_idp]_i_3 
       (.I0(w[1]),
        .I1(w[0]),
        .I2(\w_reg[15]_0 [0]),
        .I3(w[2]),
        .O(\s[reg_idp]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFB7DEFFFEFFFFB7D)) 
    \s[seqno_hi_next]_i_3 
       (.I0(w[0]),
        .I1(w[1]),
        .I2(\tcp_ctrl_stat[base_seqno] [17]),
        .I3(\tcp_ctrl_stat[base_seqno] [16]),
        .I4(w[2]),
        .I5(\tcp_ctrl_stat[base_seqno] [18]),
        .O(\w_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s[seqno_hi_same]_i_1 
       (.I0(got_word_prev),
        .I1(\s[seqno_hi_same]_i_3_n_0 ),
        .O(\s[seqno_hi_same] ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \s[seqno_hi_same]_i_10 
       (.I0(w[0]),
        .I1(\tcp_ctrl_stat[base_seqno] [16]),
        .O(\s[seqno_hi_same]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hBF7FFD55)) 
    \s[seqno_hi_same]_i_11 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\s[seqno_hi_same]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8888880080000808)) 
    \s[seqno_hi_same]_i_12 
       (.I0(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I1(\actual_woff[7]_i_21_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\s[seqno_hi_same]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FB5FCFFBFBF7B)) 
    \s[seqno_hi_same]_i_13 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .O(\s[seqno_hi_same]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \s[seqno_hi_same]_i_3 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_0 ),
        .I1(\s[seqno_hi_same]_i_8_n_0 ),
        .I2(\actual_wdata[8]_i_4__0_n_0 ),
        .O(\s[seqno_hi_same]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \s[seqno_hi_same]_i_6 
       (.I0(\s[seqno_hi_same]_i_9_n_0 ),
        .I1(\tcp_ctrl_stat[base_seqno] [17]),
        .I2(w[1]),
        .I3(\tcp_ctrl_stat[base_seqno] [18]),
        .I4(w[2]),
        .I5(\s[seqno_hi_same]_i_10_n_0 ),
        .O(\s_stat_reg[base_seqno][17] ));
  LUT5 #(
    .INIT(32'hF2F2F0FF)) 
    \s[seqno_hi_same]_i_8 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\s[seqno_hi_same]_i_11_n_0 ),
        .I2(\s[seqno_hi_same]_i_12_n_0 ),
        .I3(\s[seqno_hi_same]_i_13_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .O(\s[seqno_hi_same]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \s[seqno_hi_same]_i_9 
       (.I0(\w_reg[15]_0 [1]),
        .I1(\tcp_ctrl_stat[base_seqno] [20]),
        .I2(\w_reg[15]_0 [2]),
        .I3(\tcp_ctrl_stat[base_seqno] [21]),
        .I4(\tcp_ctrl_stat[base_seqno] [19]),
        .I5(\w_reg[15]_0 [0]),
        .O(\s[seqno_hi_same]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \s[tcp_other_ip_port][ip01][15]_i_1 
       (.I0(\s_reg[is_our_mac]__0 ),
        .I1(got_word_prev),
        .I2(\a[good_tcp_packet] ),
        .I3(\s_reg[is_tcp_syn_n_0_] ),
        .O(\s[tcp_other_ip_port][ip01] ));
  LUT6 #(
    .INIT(64'hF80807F7F808F808)) 
    \s[wcksum][15]_i_10 
       (.I0(dly_s_psdcksum[15]),
        .I1(dly_s_pseudo_cksum),
        .I2(dly_s_accum_cksum),
        .I3(\s_reg[wcksum_ip][15]_i_3_n_8 ),
        .I4(\s_reg[ignore_wcksum]__0 ),
        .I5(actual_wdata[15]),
        .O(\s[wcksum][15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF80807F7F808F808)) 
    \s[wcksum][15]_i_11 
       (.I0(dly_s_psdcksum[14]),
        .I1(dly_s_pseudo_cksum),
        .I2(dly_s_accum_cksum),
        .I3(\s_reg[wcksum_ip][15]_i_3_n_9 ),
        .I4(\s_reg[ignore_wcksum]__0 ),
        .I5(actual_wdata[14]),
        .O(\s[wcksum][15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF80807F7F808F808)) 
    \s[wcksum][15]_i_12 
       (.I0(dly_s_psdcksum[13]),
        .I1(dly_s_pseudo_cksum),
        .I2(dly_s_accum_cksum),
        .I3(\s_reg[wcksum_ip][15]_i_3_n_10 ),
        .I4(\s_reg[ignore_wcksum]__0 ),
        .I5(actual_wdata[13]),
        .O(\s[wcksum][15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF80807F7F808F808)) 
    \s[wcksum][15]_i_13 
       (.I0(dly_s_psdcksum[12]),
        .I1(dly_s_pseudo_cksum),
        .I2(dly_s_accum_cksum),
        .I3(\s_reg[wcksum_ip][15]_i_3_n_11 ),
        .I4(\s_reg[ignore_wcksum]__0 ),
        .I5(actual_wdata[12]),
        .O(\s[wcksum][15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF80807F7F808F808)) 
    \s[wcksum][15]_i_14 
       (.I0(dly_s_psdcksum[11]),
        .I1(dly_s_pseudo_cksum),
        .I2(dly_s_accum_cksum),
        .I3(\s_reg[wcksum_ip][15]_i_3_n_12 ),
        .I4(\s_reg[ignore_wcksum]__0 ),
        .I5(actual_wdata[11]),
        .O(\s[wcksum][15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF80807F7F808F808)) 
    \s[wcksum][15]_i_15 
       (.I0(dly_s_psdcksum[10]),
        .I1(dly_s_pseudo_cksum),
        .I2(dly_s_accum_cksum),
        .I3(\s_reg[wcksum_ip][15]_i_3_n_13 ),
        .I4(\s_reg[ignore_wcksum]__0 ),
        .I5(actual_wdata[10]),
        .O(\s[wcksum][15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hF80807F7F808F808)) 
    \s[wcksum][15]_i_16 
       (.I0(dly_s_psdcksum[9]),
        .I1(dly_s_pseudo_cksum),
        .I2(dly_s_accum_cksum),
        .I3(\s_reg[wcksum_ip][15]_i_3_n_14 ),
        .I4(\s_reg[ignore_wcksum]__0 ),
        .I5(actual_wdata[9]),
        .O(\s[wcksum][15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hF80807F7F808F808)) 
    \s[wcksum][15]_i_17 
       (.I0(dly_s_psdcksum[8]),
        .I1(dly_s_pseudo_cksum),
        .I2(dly_s_accum_cksum),
        .I3(\s_reg[wcksum_ip][15]_i_3_n_15 ),
        .I4(\s_reg[ignore_wcksum]__0 ),
        .I5(actual_wdata[8]),
        .O(\s[wcksum][15]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \s[wcksum][15]_i_2 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_8 ),
        .I1(dly_s_accum_cksum),
        .I2(dly_s_pseudo_cksum),
        .I3(dly_s_psdcksum[15]),
        .O(accum_rcksum[15]));
  LUT4 #(
    .INIT(16'hB888)) 
    \s[wcksum][15]_i_3 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_9 ),
        .I1(dly_s_accum_cksum),
        .I2(dly_s_pseudo_cksum),
        .I3(dly_s_psdcksum[14]),
        .O(accum_rcksum[14]));
  LUT4 #(
    .INIT(16'hB888)) 
    \s[wcksum][15]_i_4 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_10 ),
        .I1(dly_s_accum_cksum),
        .I2(dly_s_pseudo_cksum),
        .I3(dly_s_psdcksum[13]),
        .O(accum_rcksum[13]));
  LUT4 #(
    .INIT(16'hB888)) 
    \s[wcksum][15]_i_5 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_11 ),
        .I1(dly_s_accum_cksum),
        .I2(dly_s_pseudo_cksum),
        .I3(dly_s_psdcksum[12]),
        .O(accum_rcksum[12]));
  LUT4 #(
    .INIT(16'hB888)) 
    \s[wcksum][15]_i_6 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_12 ),
        .I1(dly_s_accum_cksum),
        .I2(dly_s_pseudo_cksum),
        .I3(dly_s_psdcksum[11]),
        .O(accum_rcksum[11]));
  LUT4 #(
    .INIT(16'hB888)) 
    \s[wcksum][15]_i_7 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_13 ),
        .I1(dly_s_accum_cksum),
        .I2(dly_s_pseudo_cksum),
        .I3(dly_s_psdcksum[10]),
        .O(accum_rcksum[10]));
  LUT4 #(
    .INIT(16'hB888)) 
    \s[wcksum][15]_i_8 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_14 ),
        .I1(dly_s_accum_cksum),
        .I2(dly_s_pseudo_cksum),
        .I3(dly_s_psdcksum[9]),
        .O(accum_rcksum[9]));
  LUT4 #(
    .INIT(16'hB888)) 
    \s[wcksum][15]_i_9 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_15 ),
        .I1(dly_s_accum_cksum),
        .I2(dly_s_pseudo_cksum),
        .I3(dly_s_psdcksum[8]),
        .O(accum_rcksum[8]));
  LUT4 #(
    .INIT(16'hB888)) 
    \s[wcksum][16]_i_2 
       (.I0(\s_reg[wcksum][16]_i_3_n_7 ),
        .I1(dly_s_accum_cksum),
        .I2(dly_s_pseudo_cksum),
        .I3(dly_s_psdcksum[16]),
        .O(accum_rcksum[16]));
  LUT6 #(
    .INIT(64'hF80807F7F808F808)) 
    \s[wcksum][7]_i_10 
       (.I0(dly_s_psdcksum[7]),
        .I1(dly_s_pseudo_cksum),
        .I2(dly_s_accum_cksum),
        .I3(\s_reg[wcksum_ip][7]_i_2_n_8 ),
        .I4(\s_reg[ignore_wcksum]__0 ),
        .I5(actual_wdata[7]),
        .O(\s[wcksum][7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF80807F7F808F808)) 
    \s[wcksum][7]_i_11 
       (.I0(dly_s_psdcksum[6]),
        .I1(dly_s_pseudo_cksum),
        .I2(dly_s_accum_cksum),
        .I3(\s_reg[wcksum_ip][7]_i_2_n_9 ),
        .I4(\s_reg[ignore_wcksum]__0 ),
        .I5(actual_wdata[6]),
        .O(\s[wcksum][7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF80807F7F808F808)) 
    \s[wcksum][7]_i_12 
       (.I0(dly_s_psdcksum[5]),
        .I1(dly_s_pseudo_cksum),
        .I2(dly_s_accum_cksum),
        .I3(\s_reg[wcksum_ip][7]_i_2_n_10 ),
        .I4(\s_reg[ignore_wcksum]__0 ),
        .I5(actual_wdata[5]),
        .O(\s[wcksum][7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF80807F7F808F808)) 
    \s[wcksum][7]_i_13 
       (.I0(dly_s_psdcksum[4]),
        .I1(dly_s_pseudo_cksum),
        .I2(dly_s_accum_cksum),
        .I3(\s_reg[wcksum_ip][7]_i_2_n_11 ),
        .I4(\s_reg[ignore_wcksum]__0 ),
        .I5(actual_wdata[4]),
        .O(\s[wcksum][7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF80807F7F808F808)) 
    \s[wcksum][7]_i_14 
       (.I0(dly_s_psdcksum[3]),
        .I1(dly_s_pseudo_cksum),
        .I2(dly_s_accum_cksum),
        .I3(\s_reg[wcksum_ip][7]_i_2_n_12 ),
        .I4(\s_reg[ignore_wcksum]__0 ),
        .I5(actual_wdata[3]),
        .O(\s[wcksum][7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF80807F7F808F808)) 
    \s[wcksum][7]_i_15 
       (.I0(dly_s_psdcksum[2]),
        .I1(dly_s_pseudo_cksum),
        .I2(dly_s_accum_cksum),
        .I3(\s_reg[wcksum_ip][7]_i_2_n_13 ),
        .I4(\s_reg[ignore_wcksum]__0 ),
        .I5(actual_wdata[2]),
        .O(\s[wcksum][7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hF80807F7F808F808)) 
    \s[wcksum][7]_i_16 
       (.I0(dly_s_psdcksum[1]),
        .I1(dly_s_pseudo_cksum),
        .I2(dly_s_accum_cksum),
        .I3(\s_reg[wcksum_ip][7]_i_2_n_14 ),
        .I4(\s_reg[ignore_wcksum]__0 ),
        .I5(actual_wdata[1]),
        .O(\s[wcksum][7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hF80807F7F808F808)) 
    \s[wcksum][7]_i_17 
       (.I0(dly_s_pseudo_cksum),
        .I1(dly_s_psdcksum[0]),
        .I2(dly_s_accum_cksum),
        .I3(\s_reg[wcksum_ip][7]_i_2_n_15 ),
        .I4(\s_reg[ignore_wcksum]__0 ),
        .I5(actual_wdata[0]),
        .O(\s[wcksum][7]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \s[wcksum][7]_i_2 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_8 ),
        .I1(dly_s_accum_cksum),
        .I2(dly_s_pseudo_cksum),
        .I3(dly_s_psdcksum[7]),
        .O(accum_rcksum[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    \s[wcksum][7]_i_3 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_9 ),
        .I1(dly_s_accum_cksum),
        .I2(dly_s_pseudo_cksum),
        .I3(dly_s_psdcksum[6]),
        .O(accum_rcksum[6]));
  LUT4 #(
    .INIT(16'hB888)) 
    \s[wcksum][7]_i_4 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_10 ),
        .I1(dly_s_accum_cksum),
        .I2(dly_s_pseudo_cksum),
        .I3(dly_s_psdcksum[5]),
        .O(accum_rcksum[5]));
  LUT4 #(
    .INIT(16'hB888)) 
    \s[wcksum][7]_i_5 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_11 ),
        .I1(dly_s_accum_cksum),
        .I2(dly_s_pseudo_cksum),
        .I3(dly_s_psdcksum[4]),
        .O(accum_rcksum[4]));
  LUT4 #(
    .INIT(16'hB888)) 
    \s[wcksum][7]_i_6 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_12 ),
        .I1(dly_s_accum_cksum),
        .I2(dly_s_pseudo_cksum),
        .I3(dly_s_psdcksum[3]),
        .O(accum_rcksum[3]));
  LUT4 #(
    .INIT(16'hB888)) 
    \s[wcksum][7]_i_7 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_13 ),
        .I1(dly_s_accum_cksum),
        .I2(dly_s_pseudo_cksum),
        .I3(dly_s_psdcksum[2]),
        .O(accum_rcksum[2]));
  LUT4 #(
    .INIT(16'hB888)) 
    \s[wcksum][7]_i_8 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_14 ),
        .I1(dly_s_accum_cksum),
        .I2(dly_s_pseudo_cksum),
        .I3(dly_s_psdcksum[1]),
        .O(accum_rcksum[1]));
  LUT4 #(
    .INIT(16'hB888)) 
    \s[wcksum][7]_i_9 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_15 ),
        .I1(dly_s_accum_cksum),
        .I2(dly_s_psdcksum[0]),
        .I3(dly_s_pseudo_cksum),
        .O(accum_rcksum[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \s[wcksum_ip][0]_i_1 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_15 ),
        .O(in225[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \s[wcksum_ip][10]_i_1 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_13 ),
        .O(in225[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \s[wcksum_ip][11]_i_1 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_12 ),
        .O(in225[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \s[wcksum_ip][12]_i_1 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_11 ),
        .O(in225[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \s[wcksum_ip][13]_i_1 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_10 ),
        .O(in225[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \s[wcksum_ip][14]_i_1 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_9 ),
        .O(in225[14]));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \s[wcksum_ip][15]_i_1 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I3(\s[accum_cksum]_i_4_n_0 ),
        .I4(\FSM_sequential_s[state][3]_i_6_n_0 ),
        .I5(got_word_prev),
        .O(\s[wcksum_ip][15]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s[wcksum_ip][15]_i_2 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_8 ),
        .O(in225[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \s[wcksum_ip][1]_i_1 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_14 ),
        .O(in225[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \s[wcksum_ip][2]_i_1 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_13 ),
        .O(in225[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \s[wcksum_ip][3]_i_1 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_12 ),
        .O(in225[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \s[wcksum_ip][4]_i_1 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_11 ),
        .O(in225[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \s[wcksum_ip][5]_i_1 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_10 ),
        .O(in225[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \s[wcksum_ip][6]_i_1 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_9 ),
        .O(in225[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \s[wcksum_ip][7]_i_1 
       (.I0(\s_reg[wcksum_ip][7]_i_2_n_8 ),
        .O(in225[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \s[wcksum_ip][7]_i_3 
       (.I0(\s_reg[wcksum][16]_0 [0]),
        .I1(\s_reg[wcksum][16]_0 [16]),
        .O(\s[wcksum_ip][7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s[wcksum_ip][8]_i_1 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_15 ),
        .O(in225[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \s[wcksum_ip][9]_i_1 
       (.I0(\s_reg[wcksum_ip][15]_i_3_n_14 ),
        .O(in225[9]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[accum_cksum] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\a[next_accum_cksum] ),
        .Q(\s_reg[accum_cksum]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cksum_0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[cksum_0]_i_1_n_0 ),
        .Q(\s_reg[cksum_0]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip01][0] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip01][15]_i_1_n_0 ),
        .D(w[0]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip01][10] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip01][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [7]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip01][11] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip01][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [8]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip01][12] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip01][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [9]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip01][13] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip01][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [10]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip01][14] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip01][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [11]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip01][15] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip01][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [12]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip01][1] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip01][15]_i_1_n_0 ),
        .D(w[1]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip01][2] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip01][15]_i_1_n_0 ),
        .D(w[2]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip01][3] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip01][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [0]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip01][4] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip01][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [1]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip01][5] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip01][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [2]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip01][6] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip01][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [3]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip01][7] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip01][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [4]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip01][8] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip01][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [5]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip01][9] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip01][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [6]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip23][0] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip23] ),
        .D(w[0]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip23][10] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip23] ),
        .D(\w_reg[15]_0 [7]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip23][11] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip23] ),
        .D(\w_reg[15]_0 [8]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip23][12] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip23] ),
        .D(\w_reg[15]_0 [9]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip23][13] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip23] ),
        .D(\w_reg[15]_0 [10]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip23][14] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip23] ),
        .D(\w_reg[15]_0 [11]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip23][15] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip23] ),
        .D(\w_reg[15]_0 [12]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip23][1] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip23] ),
        .D(w[1]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip23][2] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip23] ),
        .D(w[2]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip23][3] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip23] ),
        .D(\w_reg[15]_0 [0]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip23][4] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip23] ),
        .D(\w_reg[15]_0 [1]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip23][5] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip23] ),
        .D(\w_reg[15]_0 [2]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip23][6] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip23] ),
        .D(\w_reg[15]_0 [3]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip23][7] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip23] ),
        .D(\w_reg[15]_0 [4]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip23][8] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip23] ),
        .D(\w_reg[15]_0 [5]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][ip23][9] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][ip23] ),
        .D(\w_reg[15]_0 [6]),
        .Q(\s_reg[cur_other_ip_port][ip01][15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][portno][0] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][portno] ),
        .D(w[0]),
        .Q(\s_reg[cur_other_ip_port][portno] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][portno][10] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][portno] ),
        .D(\w_reg[15]_0 [7]),
        .Q(\s_reg[cur_other_ip_port][portno] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][portno][11] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][portno] ),
        .D(\w_reg[15]_0 [8]),
        .Q(\s_reg[cur_other_ip_port][portno] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][portno][12] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][portno] ),
        .D(\w_reg[15]_0 [9]),
        .Q(\s_reg[cur_other_ip_port][portno] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][portno][13] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][portno] ),
        .D(\w_reg[15]_0 [10]),
        .Q(\s_reg[cur_other_ip_port][portno] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][portno][14] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][portno] ),
        .D(\w_reg[15]_0 [11]),
        .Q(\s_reg[cur_other_ip_port][portno] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][portno][15] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][portno] ),
        .D(\w_reg[15]_0 [12]),
        .Q(\s_reg[cur_other_ip_port][portno] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][portno][1] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][portno] ),
        .D(w[1]),
        .Q(\s_reg[cur_other_ip_port][portno] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][portno][2] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][portno] ),
        .D(w[2]),
        .Q(\s_reg[cur_other_ip_port][portno] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][portno][3] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][portno] ),
        .D(\w_reg[15]_0 [0]),
        .Q(\s_reg[cur_other_ip_port][portno] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][portno][4] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][portno] ),
        .D(\w_reg[15]_0 [1]),
        .Q(\s_reg[cur_other_ip_port][portno] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][portno][5] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][portno] ),
        .D(\w_reg[15]_0 [2]),
        .Q(\s_reg[cur_other_ip_port][portno] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][portno][6] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][portno] ),
        .D(\w_reg[15]_0 [3]),
        .Q(\s_reg[cur_other_ip_port][portno] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][portno][7] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][portno] ),
        .D(\w_reg[15]_0 [4]),
        .Q(\s_reg[cur_other_ip_port][portno] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][portno][8] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][portno] ),
        .D(\w_reg[15]_0 [5]),
        .Q(\s_reg[cur_other_ip_port][portno] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_other_ip_port][portno][9] 
       (.C(clk_in),
        .CE(\s[cur_other_ip_port][portno] ),
        .D(\w_reg[15]_0 [6]),
        .Q(\s_reg[cur_other_ip_port][portno] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dhcp_option][0] 
       (.C(clk_in),
        .CE(\s[dhcp_option] ),
        .D(\s[dhcp_option][0]_i_1_n_0 ),
        .Q(\s_reg[dhcp_option] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dhcp_option][1] 
       (.C(clk_in),
        .CE(\s[dhcp_option] ),
        .D(\s[dhcp_option][1]_i_1_n_0 ),
        .Q(\s_reg[dhcp_option] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dhcp_option][2] 
       (.C(clk_in),
        .CE(\s[dhcp_option] ),
        .D(\s[dhcp_option][2]_i_1_n_0 ),
        .Q(\s_reg[dhcp_option] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dhcp_option][3] 
       (.C(clk_in),
        .CE(\s[dhcp_option] ),
        .D(\s[dhcp_option][3]_i_1_n_0 ),
        .Q(\s_reg[dhcp_option] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dhcp_option][4] 
       (.C(clk_in),
        .CE(\s[dhcp_option] ),
        .D(\s[dhcp_option][4]_i_1_n_0 ),
        .Q(\s_reg[dhcp_option] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dhcp_option][5] 
       (.C(clk_in),
        .CE(\s[dhcp_option] ),
        .D(\s[dhcp_option][5]_i_1_n_0 ),
        .Q(\s_reg[dhcp_option] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dhcp_option][6] 
       (.C(clk_in),
        .CE(\s[dhcp_option] ),
        .D(\s[dhcp_option][6]_i_1_n_0 ),
        .Q(\s_reg[dhcp_option] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dhcp_option][7] 
       (.C(clk_in),
        .CE(\s[dhcp_option] ),
        .D(\s[dhcp_option][7]_i_2_n_0 ),
        .Q(\s_reg[dhcp_option] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dhcp_option_length_hi] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\a[dhcp_new_option_length_next] ),
        .Q(\s_reg[dhcp_option_length_hi]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dhcp_option_remain][0] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[dhcp_option_remain][0]_i_1_n_0 ),
        .Q(\s_reg[dhcp_option_remain] [0]),
        .R(\s[dhcp_option_remain][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dhcp_option_remain][1] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[dhcp_option_remain][1]_i_1_n_0 ),
        .Q(\s_reg[dhcp_option_remain] [1]),
        .R(\s[dhcp_option_remain][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dhcp_option_remain][2] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[dhcp_option_remain][2]_i_1_n_0 ),
        .Q(\s_reg[dhcp_option_remain] [2]),
        .R(\s[dhcp_option_remain][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dhcp_option_remain][3] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[dhcp_option_remain][3]_i_1_n_0 ),
        .Q(\s_reg[dhcp_option_remain] [3]),
        .R(\s[dhcp_option_remain][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dhcp_option_remain][4] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[dhcp_option_remain][4]_i_1_n_0 ),
        .Q(\s_reg[dhcp_option_remain] [4]),
        .R(\s[dhcp_option_remain][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dhcp_option_remain][5] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[dhcp_option_remain][5]_i_1_n_0 ),
        .Q(\s_reg[dhcp_option_remain] [5]),
        .R(\s[dhcp_option_remain][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dhcp_option_remain][6] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[dhcp_option_remain][6]_i_1_n_0 ),
        .Q(\s_reg[dhcp_option_remain] [6]),
        .R(\s[dhcp_option_remain][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dhcp_option_remain][7] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[dhcp_option_remain][7]_i_2_n_0 ),
        .Q(\s_reg[dhcp_option_remain] [7]),
        .R(\s[dhcp_option_remain][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4FFF0F0F40000000)) 
    \s_reg[do_access]_i_1 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(is_reg_seq_no_plus_1),
        .I2(\s_reg[do_seq_reset]_i_2_n_0 ),
        .I3(\s_reg[do_access]_i_2_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\s_reg[do_reg_access]__0 ),
        .O(\s_reg[do_access]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \s_reg[do_access]_i_2 
       (.I0(is_udp_ra_reset),
        .I1(is_udp_ra_reset_arm),
        .I2(is_udp_ra_disconnect),
        .I3(\regacc_aux_info[prod][v][reg_idp] ),
        .I4(\s_reg[do_access]_i_3_n_0 ),
        .O(\s_reg[do_access]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08000888)) 
    \s_reg[do_access]_i_3 
       (.I0(is_reg_seq_no_plus_1),
        .I1(\info_counts[udp_disconnect]_i_2_n_0 ),
        .I2(\info_counts_reg[udp_ra_seqplus1]_2 ),
        .I3(\regacc_aux_info[prod][v][reg_ch] ),
        .I4(\info_counts_reg[udp_ra_seqplus1]_1 ),
        .O(\s_reg[do_access]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF04FF00000400)) 
    \s_reg[do_access_idp]_i_1 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\s_reg[do_access_idp]_i_2_n_0 ),
        .I3(\s_reg[do_seq_reset]_i_2_n_0 ),
        .I4(\s_reg[do_access_idp]_i_3_n_0 ),
        .I5(\s_reg[do_reg_access_idp]__0 ),
        .O(\s_reg[do_access_idp]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \s_reg[do_access_idp]_i_2 
       (.I0(is_udp_ra_reset),
        .I1(is_udp_ra_reset_arm),
        .I2(is_udp_ra_disconnect),
        .O(\s_reg[do_access_idp]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8AAAA)) 
    \s_reg[do_access_idp]_i_3 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(is_udp_ra_disconnect),
        .I2(is_udp_ra_reset_arm),
        .I3(is_udp_ra_reset),
        .I4(\regacc_aux_info[prod][v][reg_idp] ),
        .I5(\info_counts_reg[udp_ra_idp_busy]_1 ),
        .O(\s_reg[do_access_idp]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h20F0FFFF20000000)) 
    \s_reg[do_disconnect]_i_1 
       (.I0(\info_counts[udp_disconnect]_i_2_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I3(\s_reg[do_disconnect]_i_2_n_0 ),
        .I4(\s_reg[do_seq_reset]_i_2_n_0 ),
        .I5(\s_reg[do_reg_disconnect]__0 ),
        .O(\s_reg[do_disconnect]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \s_reg[do_disconnect]_i_2 
       (.I0(is_udp_ra_reset),
        .I1(\regacc_aux_info[prod][v][reg_idp] ),
        .I2(is_udp_ra_reset_arm),
        .I3(\info_counts[udp_disconnect]_i_2_n_0 ),
        .I4(is_udp_ra_disconnect),
        .I5(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .O(\s_reg[do_disconnect]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[do_reg_access] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[do_access]_i_1_n_0 ),
        .Q(\s_reg[do_reg_access]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[do_reg_access_idp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[do_access_idp]_i_1_n_0 ),
        .Q(\s_reg[do_reg_access_idp]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[do_reg_disconnect] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[do_disconnect]_i_1_n_0 ),
        .Q(\s_reg[do_reg_disconnect]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[do_reg_seq_failure] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[do_seq_failure]_i_1_n_0 ),
        .Q(\s_reg[do_reg_seq_failure]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[do_reg_seq_reset] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[do_seq_reset]_i_1_n_0 ),
        .Q(\s_reg[do_reg_seq_reset]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[do_reg_seq_reset_arm] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[do_seq_reset_arm]_i_1_n_0 ),
        .Q(\s_reg[do_reg_seq_reset_arm]__0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \s_reg[do_seq_failure]_i_1 
       (.I0(\a[do_reg_seq_failure] ),
        .I1(\s_reg[do_seq_reset]_i_2_n_0 ),
        .I2(\s_reg[do_seq_failure]_i_3_n_0 ),
        .I3(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I4(\s_reg[do_reg_seq_failure]__0 ),
        .O(\s_reg[do_seq_failure]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444444000000000)) 
    \s_reg[do_seq_failure]_i_2 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(is_udp_ra_reset),
        .I3(is_udp_ra_reset_arm),
        .I4(is_udp_ra_disconnect),
        .I5(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .O(\a[do_reg_seq_failure] ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAFEAAFE)) 
    \s_reg[do_seq_failure]_i_3 
       (.I0(\info_counts[udp_badactivearm]_i_2_n_0 ),
        .I1(\s_reg[do_seq_failure]_i_4_n_0 ),
        .I2(\s_reg[do_seq_failure]_i_5_n_0 ),
        .I3(\regacc_aux_info[prod][v][reg_idp] ),
        .I4(is_udp_ra_reset_arm),
        .I5(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .O(\s_reg[do_seq_failure]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0800088888888888)) 
    \s_reg[do_seq_failure]_i_4 
       (.I0(is_udp_ra_reset),
        .I1(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .I2(\s_reg[reg][1][seq_reset_armed_n_0_] ),
        .I3(\regacc_aux_info[prod][v][reg_ch] ),
        .I4(\s_reg[reg][0][seq_reset_armed_n_0_] ),
        .I5(is_req_seq_arm_reset_no),
        .O(\s_reg[do_seq_failure]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \s_reg[do_seq_failure]_i_5 
       (.I0(is_udp_ra_reset),
        .I1(is_udp_ra_disconnect),
        .I2(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .I3(\info_counts[udp_disconnect]_i_2_n_0 ),
        .O(\s_reg[do_seq_failure]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F333300400000)) 
    \s_reg[do_seq_reset]_i_1 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\s_reg[do_seq_reset]_i_2_n_0 ),
        .I2(\info_counts[udp_reset]_i_2_n_0 ),
        .I3(\s_reg[do_seq_reset]_i_3_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\s_reg[do_reg_seq_reset]__0 ),
        .O(\s_reg[do_seq_reset]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000001)) 
    \s_reg[do_seq_reset]_i_2 
       (.I0(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I2(\s_reg[do_seq_reset]_i_4_n_0 ),
        .I3(\info_counts[start_packet]_i_2_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\s_reg[state] [4]),
        .O(\s_reg[do_seq_reset]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \s_reg[do_seq_reset]_i_3 
       (.I0(is_udp_ra_reset_arm),
        .I1(\regacc_aux_info[prod][v][reg_idp] ),
        .I2(is_udp_ra_reset),
        .I3(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .O(\s_reg[do_seq_reset]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_reg[do_seq_reset]_i_4 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(got_word_prev),
        .O(\s_reg[do_seq_reset]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1FFF0F0F10000000)) 
    \s_reg[do_seq_reset_arm]_i_1 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\s_reg[do_seq_reset_arm]_i_2_n_0 ),
        .I2(\s_reg[do_seq_reset]_i_2_n_0 ),
        .I3(\info_counts[udp_arm]_i_2_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\s_reg[do_reg_seq_reset_arm]__0 ),
        .O(\s_reg[do_seq_reset_arm]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \s_reg[do_seq_reset_arm]_i_2 
       (.I0(\s_reg[reg][1][seq_active_marks_n_0_][0] ),
        .I1(\s_reg[reg][1][seq_active_marks_n_0_][1] ),
        .I2(\regacc_aux_info[prod][v][reg_ch] ),
        .I3(\s_reg[reg][0][seq_active_marks_n_0_][0] ),
        .I4(\s_reg[reg][0][seq_active_marks_n_0_][1] ),
        .O(\s_reg[do_seq_reset_arm]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip01][0] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip01] ),
        .D(w[0]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip01][10] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip01] ),
        .D(\w_reg[15]_0 [7]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip01][11] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip01] ),
        .D(\w_reg[15]_0 [8]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip01][12] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip01] ),
        .D(\w_reg[15]_0 [9]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip01][13] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip01] ),
        .D(\w_reg[15]_0 [10]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip01][14] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip01] ),
        .D(\w_reg[15]_0 [11]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip01][15] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip01] ),
        .D(\w_reg[15]_0 [12]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip01][1] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip01] ),
        .D(w[1]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip01][2] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip01] ),
        .D(w[2]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip01][3] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip01] ),
        .D(\w_reg[15]_0 [0]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip01][4] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip01] ),
        .D(\w_reg[15]_0 [1]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip01][5] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip01] ),
        .D(\w_reg[15]_0 [2]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip01][6] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip01] ),
        .D(\w_reg[15]_0 [3]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip01][7] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip01] ),
        .D(\w_reg[15]_0 [4]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip01][8] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip01] ),
        .D(\w_reg[15]_0 [5]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip01][9] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip01] ),
        .D(\w_reg[15]_0 [6]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip23][0] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip23] ),
        .D(w[0]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip23][10] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip23] ),
        .D(\w_reg[15]_0 [7]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip23][11] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip23] ),
        .D(\w_reg[15]_0 [8]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip23][12] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip23] ),
        .D(\w_reg[15]_0 [9]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip23][13] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip23] ),
        .D(\w_reg[15]_0 [10]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip23][14] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip23] ),
        .D(\w_reg[15]_0 [11]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip23][15] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip23] ),
        .D(\w_reg[15]_0 [12]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip23][1] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip23] ),
        .D(w[1]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip23][2] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip23] ),
        .D(w[2]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip23][3] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip23] ),
        .D(\w_reg[15]_0 [0]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip23][4] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip23] ),
        .D(\w_reg[15]_0 [1]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip23][5] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip23] ),
        .D(\w_reg[15]_0 [2]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip23][6] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip23] ),
        .D(\w_reg[15]_0 [3]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip23][7] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip23] ),
        .D(\w_reg[15]_0 [4]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip23][8] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip23] ),
        .D(\w_reg[15]_0 [5]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[dyn_offer_ip_port][ip23][9] 
       (.C(clk_in),
        .CE(\s[dyn_offer_ip_port][ip23] ),
        .D(\w_reg[15]_0 [6]),
        .Q(\s_reg[dyn_offer_ip_port][ip01][15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[fill_ram_arp_icmp] 
       (.C(clk_in),
        .CE(\s[fill_ram_arp_icmp]_i_1_n_0 ),
        .D(\s_reg[fill_ram_arp_icmp]_0 ),
        .Q(\s_reg[fill_ram_arp_icmp]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[fill_ram_tcp_template] 
       (.C(clk_in),
        .CE(\s[fill_ram_arp_icmp]_i_1_n_0 ),
        .D(\s_reg[fill_ram_tcp_template]_0 ),
        .Q(\s_reg[fill_ram_tcp_template]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[fill_ram_udp_regacc] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\a[fill_ram_udp_regacc] ),
        .Q(\s_reg[fill_ram_udp_regacc]__0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8AAA8AAFFFFA8AA)) 
    \s_reg[fill_ram_udpacc]_i_1 
       (.I0(\s_reg[fill_ram_udp_regacc]__0 ),
        .I1(\s_reg[fill_ram_udpacc]_i_2_n_0 ),
        .I2(\s_reg[fill_ram_udpacc]_i_3_n_0 ),
        .I3(\s_reg[fill_ram_udpacc]_i_4_n_0 ),
        .I4(\cnts[start_packet] ),
        .I5(\ram_udp_regacc[stat][hasdata] ),
        .O(\a[fill_ram_udp_regacc] ));
  LUT6 #(
    .INIT(64'hAAAFAAABAEAFAAAB)) 
    \s_reg[fill_ram_udpacc]_i_10 
       (.I0(\s_reg[fill_ram_udpacc]_i_23_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I3(\s_reg[fill_ram_udpacc]_i_24_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I5(\info_counts[incomplete]_i_3_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF101010101010101)) 
    \s_reg[fill_ram_udpacc]_i_11 
       (.I0(\s_reg[fill_ram_udpacc]_i_25_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\s_reg[state] [4]),
        .I3(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I4(\s_reg[fill_ram_udpacc]_i_26_n_0 ),
        .I5(\s_reg[fill_ram_udpacc]_i_27_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000800000000C000)) 
    \s_reg[fill_ram_udpacc]_i_12 
       (.I0(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I1(\s[cur_other_ip_port][ip01][15]_i_2_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I5(\s_reg[state] [4]),
        .O(\s_reg[fill_ram_udpacc]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \s_reg[fill_ram_udpacc]_i_13 
       (.I0(\s_reg[fill_ram_udpacc]_i_28_n_0 ),
        .I1(\s_reg[fill_ram_udpacc]_i_29_n_0 ),
        .I2(\s[cksum_0]_i_2_n_0 ),
        .I3(\s[dhcp_option_length_hi]_i_2_n_0 ),
        .I4(\s_reg[fill_ram_udpacc]_i_30_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEFEEEEEEEEE)) 
    \s_reg[fill_ram_udpacc]_i_14 
       (.I0(\s_reg[fill_ram_udpacc]_i_31_n_0 ),
        .I1(\s_reg[fill_ram_udpacc]_i_32_n_0 ),
        .I2(\s[accum_cksum]_i_4_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\s[is_tcp_syn]_i_3_n_0 ),
        .I5(\s_reg[fill_ram_udpacc]_i_33_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAAAAEA)) 
    \s_reg[fill_ram_udpacc]_i_15 
       (.I0(\s_reg[fill_ram_udpacc]_i_34_n_0 ),
        .I1(\s[is_icmp]_i_2_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I5(\s_reg[fill_ram_udpacc]_i_35_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFB7FFB7FF7)) 
    \s_reg[fill_ram_udpacc]_i_16 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
    \s_reg[fill_ram_udpacc]_i_17 
       (.I0(\s_reg[fill_ram_udpacc]_i_36_n_0 ),
        .I1(\s_reg[fill_ram_udpacc]_i_37_n_0 ),
        .I2(\s_reg[fill_ram_udpacc]_i_38_n_0 ),
        .I3(\s_reg[fill_ram_udpacc]_i_39_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I5(\s_reg[fill_ram_udpacc]_i_40_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h50505C7000000000)) 
    \s_reg[fill_ram_udpacc]_i_18 
       (.I0(\s_reg[fill_ram_udpacc]_i_41_n_0 ),
        .I1(\s_reg[fill_ram_udpacc]_i_42_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000005656000000)) 
    \s_reg[fill_ram_udpacc]_i_19 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\tcp_recv[window_len][15]_i_2_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\s_reg[state] [4]),
        .I5(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    \s_reg[fill_ram_udpacc]_i_2 
       (.I0(\s_reg[fill_ram_udpacc]_i_5_n_0 ),
        .I1(\s_reg[fill_ram_udpacc]_i_6_n_0 ),
        .I2(\s_reg[fill_ram_udpacc]_i_7_n_0 ),
        .I3(\tcp_recv[window_len][15]_i_2_n_0 ),
        .I4(\s_reg[fill_ram_udpacc]_i_8_n_0 ),
        .I5(\s_reg[fill_ram_udpacc]_i_9_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020200)) 
    \s_reg[fill_ram_udpacc]_i_20 
       (.I0(\s_reg[fill_ram_udpacc]_i_21_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \s_reg[fill_ram_udpacc]_i_21 
       (.I0(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h08FF000008080000)) 
    \s_reg[fill_ram_udpacc]_i_22 
       (.I0(\s_reg[fill_ram_udpacc]_i_43_n_0 ),
        .I1(\s_reg[fill_ram_udpacc]_i_44_n_0 ),
        .I2(\FSM_sequential_s[state][5]_i_6_n_0 ),
        .I3(dly_actual_dowrite_i_54_n_0),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I5(\s_reg[fill_ram_udpacc]_i_45_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \s_reg[fill_ram_udpacc]_i_23 
       (.I0(\FSM_sequential_s[state][5]_i_6_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \s_reg[fill_ram_udpacc]_i_24 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \s_reg[fill_ram_udpacc]_i_25 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_reg[fill_ram_udpacc]_i_26 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \s_reg[fill_ram_udpacc]_i_27 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0003000000000005)) 
    \s_reg[fill_ram_udpacc]_i_28 
       (.I0(\s_reg[fill_ram_udpacc]_i_46_n_0 ),
        .I1(\s[is_tcp_syn]_i_3_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000001000)) 
    \s_reg[fill_ram_udpacc]_i_29 
       (.I0(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I3(\FSM_sequential_s[state][5]_i_4_n_0 ),
        .I4(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I5(\s_reg[state] [4]),
        .O(\s_reg[fill_ram_udpacc]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_reg[fill_ram_udpacc]_i_3 
       (.I0(\s_reg[fill_ram_udpacc]_i_10_n_0 ),
        .I1(\s_reg[fill_ram_udpacc]_i_11_n_0 ),
        .I2(\s_reg[fill_ram_udpacc]_i_12_n_0 ),
        .I3(\s_reg[fill_ram_udpacc]_i_13_n_0 ),
        .I4(\s_reg[fill_ram_udpacc]_i_14_n_0 ),
        .I5(\s_reg[fill_ram_udpacc]_i_15_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h440044004400440F)) 
    \s_reg[fill_ram_udpacc]_i_30 
       (.I0(\s_reg[fill_ram_udpacc]_i_47_n_0 ),
        .I1(\s[cur_other_ip_port][ip01][15]_i_2_n_0 ),
        .I2(\info_counts[mac_for_us]_i_2_n_0 ),
        .I3(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\s[dhcp_option_remain][7]_i_6_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    \s_reg[fill_ram_udpacc]_i_31 
       (.I0(\info_counts[incomplete]_i_2_n_0 ),
        .I1(\s_reg[fill_ram_udpacc]_i_48_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(\s_reg[fill_ram_udpacc]_i_49_n_0 ),
        .I5(\info_counts[udp_arm]_i_3_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044444F44)) 
    \s_reg[fill_ram_udpacc]_i_32 
       (.I0(\FSM_sequential_s[state][3]_i_8_n_0 ),
        .I1(\s_reg[fill_ram_udpacc]_i_50_n_0 ),
        .I2(\s_reg[fill_ram_udpacc]_i_51_n_0 ),
        .I3(\s_reg[fill_ram_udpacc]_i_52_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I5(\s_reg[state] [4]),
        .O(\s_reg[fill_ram_udpacc]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_reg[fill_ram_udpacc]_i_33 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800007E00)) 
    \s_reg[fill_ram_udpacc]_i_34 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I4(\FSM_sequential_s[state][3]_i_8_n_0 ),
        .I5(\s_reg[state] [4]),
        .O(\s_reg[fill_ram_udpacc]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000004000404000)) 
    \s_reg[fill_ram_udpacc]_i_35 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h000011110000111F)) 
    \s_reg[fill_ram_udpacc]_i_36 
       (.I0(\info_counts[incomplete]_i_3_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I2(\FSM_sequential_s[state][6]_i_27_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I5(\info_counts[good_udp]_i_2_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h04000400FF000400)) 
    \s_reg[fill_ram_udpacc]_i_37 
       (.I0(\info_counts[good_udp]_i_2_n_0 ),
        .I1(\s_reg[fill_ram_udpacc]_i_53_n_0 ),
        .I2(\dyn_in_stat[any_arp]_i_4_n_0 ),
        .I3(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I4(dly_wudpcksum_i_2_n_0),
        .I5(\FSM_sequential_s[state][5]_i_6_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAABAA)) 
    \s_reg[fill_ram_udpacc]_i_38 
       (.I0(\s_reg[fill_ram_udpacc]_i_54_n_0 ),
        .I1(\info_counts[spurious]_i_4_n_0 ),
        .I2(\s[ipv4_remain_m2][8]_i_4_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(\info_counts[mac_for_us]_i_2_n_0 ),
        .I5(\actual_wdata[15]_i_12_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0002000080008800)) 
    \s_reg[fill_ram_udpacc]_i_39 
       (.I0(dly_wicmpcksum_i_2_n_0),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \s_reg[fill_ram_udpacc]_i_4 
       (.I0(\s_reg[fill_ram_udpacc]_i_16_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\s_reg[fill_ram_udpacc]_i_17_n_0 ),
        .I3(\s_reg[fill_ram_udpacc]_i_18_n_0 ),
        .I4(\s_reg[fill_ram_udpacc]_i_19_n_0 ),
        .I5(\s_reg[fill_ram_udpacc]_i_20_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF7FFFFFFF)) 
    \s_reg[fill_ram_udpacc]_i_40 
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I5(\s_reg[state] [4]),
        .O(\s_reg[fill_ram_udpacc]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFFFEFFEF)) 
    \s_reg[fill_ram_udpacc]_i_41 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \s_reg[fill_ram_udpacc]_i_42 
       (.I0(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_reg[fill_ram_udpacc]_i_43 
       (.I0(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \s_reg[fill_ram_udpacc]_i_44 
       (.I0(\FSM_sequential_s_reg[state][2]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \s_reg[fill_ram_udpacc]_i_45 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .O(\s_reg[fill_ram_udpacc]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \s_reg[fill_ram_udpacc]_i_46 
       (.I0(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \s_reg[fill_ram_udpacc]_i_47 
       (.I0(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I3(\s_reg[state] [4]),
        .O(\s_reg[fill_ram_udpacc]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \s_reg[fill_ram_udpacc]_i_48 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \s_reg[fill_ram_udpacc]_i_49 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I3(\tcp_recv[window_len][15]_i_2_n_0 ),
        .I4(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I5(\s_reg[state] [4]),
        .O(\s_reg[fill_ram_udpacc]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h1500000040000000)) 
    \s_reg[fill_ram_udpacc]_i_5 
       (.I0(\info_counts[mac_for_us]_i_2_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \s_reg[fill_ram_udpacc]_i_50 
       (.I0(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \s_reg[fill_ram_udpacc]_i_51 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_reg[fill_ram_udpacc]_i_52 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_reg[fill_ram_udpacc]_i_53 
       (.I0(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000008000)) 
    \s_reg[fill_ram_udpacc]_i_54 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I3(\FSM_sequential_s[state][5]_i_4_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \s_reg[fill_ram_udpacc]_i_6 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\s_reg[fill_ram_udpacc]_i_21_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000001000)) 
    \s_reg[fill_ram_udpacc]_i_7 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\FSM_sequential_s[state][5]_i_26_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I3(\s_reg[state] [4]),
        .I4(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \s_reg[fill_ram_udpacc]_i_8 
       (.I0(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I4(\s_reg[state] [4]),
        .O(\s_reg[fill_ram_udpacc]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000008)) 
    \s_reg[fill_ram_udpacc]_i_9 
       (.I0(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I2(\info_counts[good_udp]_i_2_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I4(\s[dhcp_option_remain][7]_i_11_n_0 ),
        .I5(\s_reg[fill_ram_udpacc]_i_22_n_0 ),
        .O(\s_reg[fill_ram_udpacc]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ignore_wcksum] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[ignore_wcksum]0 ),
        .Q(\s_reg[ignore_wcksum]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain][1] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain][1]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_n_0_][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain][2] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain][2]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_n_0_][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_is_0] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain_is_0]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_is__n_0_0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_is_62] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain_is_62]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_is_62]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_m2][10] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain_m2][10]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_m2] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_m2][3] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(minusOp),
        .Q(\s_reg[ipv4_remain_m2] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_m2][4] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain_m2][4]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_m2] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_m2][5] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain_m2][5]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_m2] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_m2][6] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain_m2][6]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_m2] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_m2][7] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain_m2][7]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_m2] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_m2][8] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain_m2][8]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_m2] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_m2][9] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain_m2][9]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_m2] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_m2_is_0] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain_m2_is_0]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_m2_is_0]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_m8_ge_0] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(1'b1),
        .Q(\s_reg[ipv4_remain_m8_ge__n_0_0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_p6][0] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain_p6][0]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_p6] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_p6][10] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain_p6][10]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_p6] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_p6][1] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain_p6][1]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_p6] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_p6][2] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain_p6][2]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_p6] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_p6][3] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain_p6][3]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_p6] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_p6][4] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain_p6][4]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_p6] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_p6][5] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain_p6][5]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_p6] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_p6][6] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain_p6][6]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_p6] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_p6][7] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain_p6][7]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_p6] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_p6][8] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain_p6][8]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_p6] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[ipv4_remain_p6][9] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[ipv4_remain_p6][9]_i_1_n_0 ),
        .Q(\s_reg[ipv4_remain_p6] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[is_bootp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[is_bootp]_i_1_n_0 ),
        .Q(\s_reg[is_bootp]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[is_dhcp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[is_dhcp]_i_1_n_0 ),
        .Q(\s_reg[is_dhcp_n_0_] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[is_dhcp_ack] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[is_dhcp_ack]_i_1_n_0 ),
        .Q(\s_reg[is_dhcp_ack]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[is_dhcp_offer] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[is_dhcp_offer]_i_1_n_0 ),
        .Q(\s_reg[is_dhcp_offer]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[is_icmp] 
       (.C(clk_in),
        .CE(\s[is_icmp]_i_1_n_0 ),
        .D(is_icmp),
        .Q(\s_reg[is_icmp]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[is_ntp] 
       (.C(clk_in),
        .CE(\s[wcksum_ip][15]_i_1_n_0 ),
        .D(\s[is_ntp]_i_1_n_0 ),
        .Q(\s_reg[is_ntp_n_0_] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[is_ntp_resp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[is_ntp_resp]_i_1_n_0 ),
        .Q(\s_reg[is_ntp_resp]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[is_our_ip] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[is_our_ip]_i_1_n_0 ),
        .Q(\s_reg[is_our_ip]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[is_our_mac] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[is_our_mac]_i_1_n_0 ),
        .Q(\s_reg[is_our_mac]__0 ),
        .R(1'b0));
  MUXF7 \s_reg[is_our_mac]_i_2 
       (.I0(\s[is_our_mac]_i_6_n_0 ),
        .I1(\s[is_our_mac]_i_7_n_0 ),
        .O(\a[is_our_mac] ),
        .S(\s[is_our_mac]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[is_rarp_resp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[is_rarp_resp]_i_1_n_0 ),
        .Q(\s_reg[is_rarp_resp]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[is_tcp] 
       (.C(clk_in),
        .CE(\s[is_icmp]_i_1_n_0 ),
        .D(is_tcp),
        .Q(\s_reg[is_tcp]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[is_tcp_ack] 
       (.C(clk_in),
        .CE(\s[is_tcp_syn] ),
        .D(\s_reg[is_tcp_ack]0 ),
        .Q(\s_reg[is_tcp_ack]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[is_tcp_syn] 
       (.C(clk_in),
        .CE(\s[is_tcp_syn] ),
        .D(\s_reg[is_tcp_syn]0 ),
        .Q(\s_reg[is_tcp_syn_n_0_] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[is_udp] 
       (.C(clk_in),
        .CE(\s[is_icmp]_i_1_n_0 ),
        .D(is_udp),
        .Q(\s_reg[is_udp_n_0_] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[minsz_remain][0] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[minsz_remain][0]_i_1_n_0 ),
        .Q(\s_reg[minsz_remain] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[minsz_remain][10] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[minsz_remain][10]_i_1_n_0 ),
        .Q(\s_reg[minsz_remain] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[minsz_remain][1] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[minsz_remain][1]_i_1_n_0 ),
        .Q(\s_reg[minsz_remain] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[minsz_remain][2] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[minsz_remain][2]_i_1_n_0 ),
        .Q(\s_reg[minsz_remain] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[minsz_remain][3] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[minsz_remain][3]_i_1_n_0 ),
        .Q(\s_reg[minsz_remain] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[minsz_remain][4] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[minsz_remain][4]_i_1_n_0 ),
        .Q(\s_reg[minsz_remain] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[minsz_remain][5] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[minsz_remain][5]_i_1_n_0 ),
        .Q(\s_reg[minsz_remain] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[minsz_remain][6] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[minsz_remain][6]_i_1_n_0 ),
        .Q(\s_reg[minsz_remain] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[minsz_remain][7] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[minsz_remain][7]_i_1_n_0 ),
        .Q(\s_reg[minsz_remain] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[minsz_remain][8] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[minsz_remain][8]_i_1_n_0 ),
        .Q(\s_reg[minsz_remain] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[minsz_remain][9] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[minsz_remain][9]_i_1_n_0 ),
        .Q(\s_reg[minsz_remain] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[minsz_remain_m2][10] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[minsz_remain_m2][10]_i_1_n_0 ),
        .Q(\s_reg[minsz_remain_m2] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[minsz_remain_m2][1] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[minsz_remain_m2][1]_i_1_n_0 ),
        .Q(\s_reg[minsz_remain_m2] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[minsz_remain_m2][2] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[minsz_remain_m2][2]_i_1_n_0 ),
        .Q(\s_reg[minsz_remain_m2] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[minsz_remain_m2][3] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[minsz_remain_m2][3]_i_1_n_0 ),
        .Q(\s_reg[minsz_remain_m2] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[minsz_remain_m2][4] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[minsz_remain_m2][4]_i_1_n_0 ),
        .Q(\s_reg[minsz_remain_m2] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[minsz_remain_m2][5] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[minsz_remain_m2][5]_i_1_n_0 ),
        .Q(\s_reg[minsz_remain_m2] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[minsz_remain_m2][6] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[minsz_remain_m2][6]_i_1_n_0 ),
        .Q(\s_reg[minsz_remain_m2] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[minsz_remain_m2][7] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[minsz_remain_m2][7]_i_1_n_0 ),
        .Q(\s_reg[minsz_remain_m2] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[minsz_remain_m2][8] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[minsz_remain_m2][8]_i_1_n_0 ),
        .Q(\s_reg[minsz_remain_m2] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[minsz_remain_m2][9] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s[minsz_remain_m2][9]_i_1_n_0 ),
        .Q(\s_reg[minsz_remain_m2] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[off][10] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[off][10]_0 [9]),
        .Q(\s_reg[off] [10]),
        .R(new_packet_prev));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[off][1] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[off][10]_0 [0]),
        .Q(\s_reg[off] [1]),
        .R(new_packet_prev));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[off][2] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[off][10]_0 [1]),
        .Q(\s_reg[off] [2]),
        .R(new_packet_prev));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[off][3] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[off][10]_0 [2]),
        .Q(\s_reg[off] [3]),
        .R(new_packet_prev));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[off][4] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[off][10]_0 [3]),
        .Q(\s_reg[off] [4]),
        .R(new_packet_prev));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[off][5] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[off][10]_0 [4]),
        .Q(\s_reg[off] [5]),
        .R(new_packet_prev));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[off][6] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[off][10]_0 [5]),
        .Q(\s_reg[off] [6]),
        .R(new_packet_prev));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[off][7] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[off][10]_0 [6]),
        .Q(\s_reg[off] [7]),
        .R(new_packet_prev));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[off][8] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[off][10]_0 [7]),
        .Q(\s_reg[off] [8]),
        .R(new_packet_prev));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[off][9] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[off][10]_0 [8]),
        .Q(\s_reg[off] [9]),
        .R(new_packet_prev));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[packet_start_count][0] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp__2[0]),
        .Q(\s_reg[packet_start_count] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[packet_start_count][1] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp__2[1]),
        .Q(\s_reg[packet_start_count] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[packet_start_count][2] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp__2[2]),
        .Q(\s_reg[packet_start_count] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[packet_start_count][3] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp__2[3]),
        .Q(\s_reg[packet_start_count] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[packet_start_count][4] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp__2[4]),
        .Q(\s_reg[packet_start_count] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[packet_start_count][5] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp__2[5]),
        .Q(\s_reg[packet_start_count] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[packet_start_count][6] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp__2[6]),
        .Q(\s_reg[packet_start_count] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[packet_start_count][7] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp__2[7]),
        .Q(\s_reg[packet_start_count] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[prev_dhcp_xid_hi] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(is_dhcp_xid_hi),
        .Q(\s_reg[prev_dhcp_xid_hi]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[prev_our_a_ip01] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(is_our_a_ip01),
        .Q(\s_reg[prev_our_a_ip01]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[prev_our_b_ip01] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(is_our_b_ip01),
        .Q(\s_reg[prev_our_b_ip01]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[psdcksum][0] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp[0]),
        .Q(\s_reg[psdcksum_n_0_][0] ),
        .R(\s[psdcksum] ));
  FDSE #(
    .INIT(1'b0)) 
    \s_reg[psdcksum][10] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp[10]),
        .Q(\s_reg[psdcksum_n_0_][10] ),
        .S(\s[psdcksum] ));
  FDSE #(
    .INIT(1'b0)) 
    \s_reg[psdcksum][11] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp[11]),
        .Q(\s_reg[psdcksum_n_0_][11] ),
        .S(\s[psdcksum] ));
  FDSE #(
    .INIT(1'b0)) 
    \s_reg[psdcksum][12] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp[12]),
        .Q(\s_reg[psdcksum_n_0_][12] ),
        .S(\s[psdcksum] ));
  FDSE #(
    .INIT(1'b0)) 
    \s_reg[psdcksum][13] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp[13]),
        .Q(\s_reg[psdcksum_n_0_][13] ),
        .S(\s[psdcksum] ));
  FDSE #(
    .INIT(1'b0)) 
    \s_reg[psdcksum][14] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp[14]),
        .Q(\s_reg[psdcksum_n_0_][14] ),
        .S(\s[psdcksum] ));
  FDSE #(
    .INIT(1'b0)) 
    \s_reg[psdcksum][15] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp[15]),
        .Q(\s_reg[psdcksum_n_0_][15] ),
        .S(\s[psdcksum] ));
  CARRY8 \s_reg[psdcksum][15]_i_1 
       (.CI(\s_reg[psdcksum][7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\s_reg[psdcksum][15]_i_1_n_0 ,\s_reg[psdcksum][15]_i_1_n_1 ,\s_reg[psdcksum][15]_i_1_n_2 ,\s_reg[psdcksum][15]_i_1_n_3 ,\s_reg[psdcksum][15]_i_1_n_4 ,\s_reg[psdcksum][15]_i_1_n_5 ,\s_reg[psdcksum][15]_i_1_n_6 ,\s_reg[psdcksum][15]_i_1_n_7 }),
        .DI({\s_reg[psdcksum_n_0_][15] ,\s_reg[psdcksum_n_0_][14] ,\s_reg[psdcksum_n_0_][13] ,\s_reg[psdcksum_n_0_][12] ,\s_reg[psdcksum_n_0_][11] ,\s_reg[psdcksum_n_0_][10] ,\s_reg[psdcksum_n_0_][9] ,\s_reg[psdcksum_n_0_][8] }),
        .O(plusOp[15:8]),
        .S({\s[psdcksum][15]_i_2_n_0 ,\s[psdcksum][15]_i_3_n_0 ,\s[psdcksum][15]_i_4_n_0 ,\s[psdcksum][15]_i_5_n_0 ,\s[psdcksum][15]_i_6_n_0 ,\s[psdcksum][15]_i_7_n_0 ,\s[psdcksum][15]_i_8_n_0 ,\s[psdcksum][15]_i_9_n_0 }));
  FDSE #(
    .INIT(1'b0)) 
    \s_reg[psdcksum][16] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp[16]),
        .Q(R),
        .S(\s[psdcksum] ));
  CARRY8 \s_reg[psdcksum][16]_i_2 
       (.CI(\s_reg[psdcksum][15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_s_reg[psdcksum][16]_i_2_CO_UNCONNECTED [7:1],plusOp[16]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s_reg[psdcksum][16]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDSE #(
    .INIT(1'b0)) 
    \s_reg[psdcksum][1] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp[1]),
        .Q(\s_reg[psdcksum_n_0_][1] ),
        .S(\s[psdcksum] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[psdcksum][2] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp[2]),
        .Q(\s_reg[psdcksum_n_0_][2] ),
        .R(\s[psdcksum] ));
  FDSE #(
    .INIT(1'b0)) 
    \s_reg[psdcksum][3] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp[3]),
        .Q(\s_reg[psdcksum_n_0_][3] ),
        .S(\s[psdcksum] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[psdcksum][4] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp[4]),
        .Q(\s_reg[psdcksum_n_0_][4] ),
        .R(\s[psdcksum] ));
  FDSE #(
    .INIT(1'b0)) 
    \s_reg[psdcksum][5] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp[5]),
        .Q(\s_reg[psdcksum_n_0_][5] ),
        .S(\s[psdcksum] ));
  FDSE #(
    .INIT(1'b0)) 
    \s_reg[psdcksum][6] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp[6]),
        .Q(\s_reg[psdcksum_n_0_][6] ),
        .S(\s[psdcksum] ));
  FDSE #(
    .INIT(1'b0)) 
    \s_reg[psdcksum][7] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp[7]),
        .Q(\s_reg[psdcksum_n_0_][7] ),
        .S(\s[psdcksum] ));
  CARRY8 \s_reg[psdcksum][7]_i_1 
       (.CI(R),
        .CI_TOP(1'b0),
        .CO({\s_reg[psdcksum][7]_i_1_n_0 ,\s_reg[psdcksum][7]_i_1_n_1 ,\s_reg[psdcksum][7]_i_1_n_2 ,\s_reg[psdcksum][7]_i_1_n_3 ,\s_reg[psdcksum][7]_i_1_n_4 ,\s_reg[psdcksum][7]_i_1_n_5 ,\s_reg[psdcksum][7]_i_1_n_6 ,\s_reg[psdcksum][7]_i_1_n_7 }),
        .DI({\s_reg[psdcksum_n_0_][7] ,\s_reg[psdcksum_n_0_][6] ,\s_reg[psdcksum_n_0_][5] ,\s_reg[psdcksum_n_0_][4] ,\s_reg[psdcksum_n_0_][3] ,\s_reg[psdcksum_n_0_][2] ,\s_reg[psdcksum_n_0_][1] ,\s_reg[psdcksum_n_0_][0] }),
        .O(plusOp[7:0]),
        .S({\s[psdcksum][7]_i_2_n_0 ,\s[psdcksum][7]_i_3_n_0 ,\s[psdcksum][7]_i_4_n_0 ,\s[psdcksum][7]_i_5_n_0 ,\s[psdcksum][7]_i_6_n_0 ,\s[psdcksum][7]_i_7_n_0 ,\s[psdcksum][7]_i_8_n_0 ,\s[psdcksum][7]_i_9_n_0 }));
  FDSE #(
    .INIT(1'b0)) 
    \s_reg[psdcksum][8] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp[8]),
        .Q(\s_reg[psdcksum_n_0_][8] ),
        .S(\s[psdcksum] ));
  FDSE #(
    .INIT(1'b0)) 
    \s_reg[psdcksum][9] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(plusOp[9]),
        .Q(\s_reg[psdcksum_n_0_][9] ),
        .S(\s[psdcksum] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[pseudo_cksum] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\a[next_pseudo_cksum] ),
        .Q(\s_reg[pseudo_cksum]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[rcksum][0] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[rcksum][7]_i_1_n_15 ),
        .Q(\s_reg[rcksum_n_0_][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[rcksum][10] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[rcksum][15]_i_1_n_13 ),
        .Q(\s_reg[rcksum_n_0_][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[rcksum][11] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[rcksum][15]_i_1_n_12 ),
        .Q(\s_reg[rcksum_n_0_][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[rcksum][12] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[rcksum][15]_i_1_n_11 ),
        .Q(\s_reg[rcksum_n_0_][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[rcksum][13] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[rcksum][15]_i_1_n_10 ),
        .Q(\s_reg[rcksum_n_0_][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[rcksum][14] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[rcksum][15]_i_1_n_9 ),
        .Q(\s_reg[rcksum_n_0_][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[rcksum][15] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[rcksum][15]_i_1_n_8 ),
        .Q(\s_reg[rcksum_n_0_][15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \s_reg[rcksum][15]_i_1 
       (.CI(\s_reg[rcksum][7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\s_reg[rcksum][15]_i_1_n_0 ,\s_reg[rcksum][15]_i_1_n_1 ,\s_reg[rcksum][15]_i_1_n_2 ,\s_reg[rcksum][15]_i_1_n_3 ,\s_reg[rcksum][15]_i_1_n_4 ,\s_reg[rcksum][15]_i_1_n_5 ,\s_reg[rcksum][15]_i_1_n_6 ,\s_reg[rcksum][15]_i_1_n_7 }),
        .DI(w_accum_cksum[15:8]),
        .O({\s_reg[rcksum][15]_i_1_n_8 ,\s_reg[rcksum][15]_i_1_n_9 ,\s_reg[rcksum][15]_i_1_n_10 ,\s_reg[rcksum][15]_i_1_n_11 ,\s_reg[rcksum][15]_i_1_n_12 ,\s_reg[rcksum][15]_i_1_n_13 ,\s_reg[rcksum][15]_i_1_n_14 ,\s_reg[rcksum][15]_i_1_n_15 }),
        .S({\s[rcksum][15]_i_10_n_0 ,\s[rcksum][15]_i_11_n_0 ,\s[rcksum][15]_i_12_n_0 ,\s[rcksum][15]_i_13_n_0 ,\s[rcksum][15]_i_14_n_0 ,\s[rcksum][15]_i_15_n_0 ,\s[rcksum][15]_i_16_n_0 ,\s[rcksum][15]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[rcksum][16] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[rcksum][16]_i_1_n_15 ),
        .Q(\s_reg[rcksum_n_0_][16] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \s_reg[rcksum][16]_i_1 
       (.CI(\s_reg[rcksum][15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_s_reg[rcksum][16]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s_reg[rcksum][16]_i_1_O_UNCONNECTED [7:1],\s_reg[rcksum][16]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\s[rcksum][16]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[rcksum][1] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[rcksum][7]_i_1_n_14 ),
        .Q(\s_reg[rcksum_n_0_][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[rcksum][2] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[rcksum][7]_i_1_n_13 ),
        .Q(\s_reg[rcksum_n_0_][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[rcksum][3] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[rcksum][7]_i_1_n_12 ),
        .Q(\s_reg[rcksum_n_0_][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[rcksum][4] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[rcksum][7]_i_1_n_11 ),
        .Q(\s_reg[rcksum_n_0_][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[rcksum][5] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[rcksum][7]_i_1_n_10 ),
        .Q(\s_reg[rcksum_n_0_][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[rcksum][6] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[rcksum][7]_i_1_n_9 ),
        .Q(\s_reg[rcksum_n_0_][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[rcksum][7] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[rcksum][7]_i_1_n_8 ),
        .Q(\s_reg[rcksum_n_0_][7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \s_reg[rcksum][7]_i_1 
       (.CI(\s[rcksum][7]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\s_reg[rcksum][7]_i_1_n_0 ,\s_reg[rcksum][7]_i_1_n_1 ,\s_reg[rcksum][7]_i_1_n_2 ,\s_reg[rcksum][7]_i_1_n_3 ,\s_reg[rcksum][7]_i_1_n_4 ,\s_reg[rcksum][7]_i_1_n_5 ,\s_reg[rcksum][7]_i_1_n_6 ,\s_reg[rcksum][7]_i_1_n_7 }),
        .DI({w_accum_cksum[7:1],p_74_out}),
        .O({\s_reg[rcksum][7]_i_1_n_8 ,\s_reg[rcksum][7]_i_1_n_9 ,\s_reg[rcksum][7]_i_1_n_10 ,\s_reg[rcksum][7]_i_1_n_11 ,\s_reg[rcksum][7]_i_1_n_12 ,\s_reg[rcksum][7]_i_1_n_13 ,\s_reg[rcksum][7]_i_1_n_14 ,\s_reg[rcksum][7]_i_1_n_15 }),
        .S({\s[rcksum][7]_i_11_n_0 ,\s[rcksum][7]_i_12_n_0 ,\s[rcksum][7]_i_13_n_0 ,\s[rcksum][7]_i_14_n_0 ,\s[rcksum][7]_i_15_n_0 ,\s[rcksum][7]_i_16_n_0 ,\s[rcksum][7]_i_17_n_0 ,\s[rcksum][7]_i_18_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[rcksum][8] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[rcksum][15]_i_1_n_15 ),
        .Q(\s_reg[rcksum_n_0_][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[rcksum][9] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[rcksum][15]_i_1_n_14 ),
        .Q(\s_reg[rcksum_n_0_][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip01][0] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [16]),
        .Q(\s_reg[reg][0][other_ip_port][ip01] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip01][10] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [26]),
        .Q(\s_reg[reg][0][other_ip_port][ip01] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip01][11] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [27]),
        .Q(\s_reg[reg][0][other_ip_port][ip01] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip01][12] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [28]),
        .Q(\s_reg[reg][0][other_ip_port][ip01] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip01][13] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [29]),
        .Q(\s_reg[reg][0][other_ip_port][ip01] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip01][14] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [30]),
        .Q(\s_reg[reg][0][other_ip_port][ip01] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip01][15] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [31]),
        .Q(\s_reg[reg][0][other_ip_port][ip01] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip01][1] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [17]),
        .Q(\s_reg[reg][0][other_ip_port][ip01] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip01][2] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [18]),
        .Q(\s_reg[reg][0][other_ip_port][ip01] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip01][3] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [19]),
        .Q(\s_reg[reg][0][other_ip_port][ip01] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip01][4] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [20]),
        .Q(\s_reg[reg][0][other_ip_port][ip01] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip01][5] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [21]),
        .Q(\s_reg[reg][0][other_ip_port][ip01] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip01][6] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [22]),
        .Q(\s_reg[reg][0][other_ip_port][ip01] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip01][7] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [23]),
        .Q(\s_reg[reg][0][other_ip_port][ip01] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip01][8] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [24]),
        .Q(\s_reg[reg][0][other_ip_port][ip01] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip01][9] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [25]),
        .Q(\s_reg[reg][0][other_ip_port][ip01] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip23][0] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [0]),
        .Q(\s_reg[reg][0][other_ip_port][ip23] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip23][10] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [10]),
        .Q(\s_reg[reg][0][other_ip_port][ip23] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip23][11] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [11]),
        .Q(\s_reg[reg][0][other_ip_port][ip23] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip23][12] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [12]),
        .Q(\s_reg[reg][0][other_ip_port][ip23] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip23][13] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [13]),
        .Q(\s_reg[reg][0][other_ip_port][ip23] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip23][14] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [14]),
        .Q(\s_reg[reg][0][other_ip_port][ip23] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip23][15] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [15]),
        .Q(\s_reg[reg][0][other_ip_port][ip23] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip23][1] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [1]),
        .Q(\s_reg[reg][0][other_ip_port][ip23] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip23][2] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [2]),
        .Q(\s_reg[reg][0][other_ip_port][ip23] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip23][3] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [3]),
        .Q(\s_reg[reg][0][other_ip_port][ip23] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip23][4] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [4]),
        .Q(\s_reg[reg][0][other_ip_port][ip23] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip23][5] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [5]),
        .Q(\s_reg[reg][0][other_ip_port][ip23] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip23][6] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [6]),
        .Q(\s_reg[reg][0][other_ip_port][ip23] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip23][7] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [7]),
        .Q(\s_reg[reg][0][other_ip_port][ip23] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip23][8] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [8]),
        .Q(\s_reg[reg][0][other_ip_port][ip23] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][ip23][9] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [9]),
        .Q(\s_reg[reg][0][other_ip_port][ip23] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][portno][0] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [0]),
        .Q(\s_reg[reg][0][other_ip_port][portno] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][portno][10] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [10]),
        .Q(\s_reg[reg][0][other_ip_port][portno] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][portno][11] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [11]),
        .Q(\s_reg[reg][0][other_ip_port][portno] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][portno][12] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [12]),
        .Q(\s_reg[reg][0][other_ip_port][portno] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][portno][13] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [13]),
        .Q(\s_reg[reg][0][other_ip_port][portno] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][portno][14] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [14]),
        .Q(\s_reg[reg][0][other_ip_port][portno] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][portno][15] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [15]),
        .Q(\s_reg[reg][0][other_ip_port][portno] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][portno][1] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [1]),
        .Q(\s_reg[reg][0][other_ip_port][portno] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][portno][2] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [2]),
        .Q(\s_reg[reg][0][other_ip_port][portno] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][portno][3] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [3]),
        .Q(\s_reg[reg][0][other_ip_port][portno] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][portno][4] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [4]),
        .Q(\s_reg[reg][0][other_ip_port][portno] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][portno][5] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [5]),
        .Q(\s_reg[reg][0][other_ip_port][portno] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][portno][6] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [6]),
        .Q(\s_reg[reg][0][other_ip_port][portno] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][portno][7] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [7]),
        .Q(\s_reg[reg][0][other_ip_port][portno] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][portno][8] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [8]),
        .Q(\s_reg[reg][0][other_ip_port][portno] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][other_ip_port][portno][9] 
       (.C(clk_in),
        .CE(\s[reg][0][other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [9]),
        .Q(\s_reg[reg][0][other_ip_port][portno] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][seq_active_marks][0] 
       (.C(clk_in),
        .CE(\s[reg][0][seq_active_marks][1]_i_2_n_0 ),
        .D(\s[reg][0][seq_active_marks] [0]),
        .Q(\s_reg[reg][0][seq_active_marks_n_0_][0] ),
        .R(\s[reg][0][seq_reset_armed]57_out ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][seq_active_marks][1] 
       (.C(clk_in),
        .CE(\s[reg][0][seq_active_marks][1]_i_2_n_0 ),
        .D(\s[reg][0][seq_active_marks] [1]),
        .Q(\s_reg[reg][0][seq_active_marks_n_0_][1] ),
        .R(\s[reg][0][seq_reset_armed]57_out ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][seq_arm_reset_no][0] 
       (.C(clk_in),
        .CE(\s[reg][0][seq_arm_reset_no] ),
        .D(plusOp__1[0]),
        .Q(\s_reg[reg][0][seq_arm_reset_no] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][seq_arm_reset_no][1] 
       (.C(clk_in),
        .CE(\s[reg][0][seq_arm_reset_no] ),
        .D(plusOp__0[1]),
        .Q(\s_reg[reg][0][seq_arm_reset_no] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][seq_arm_reset_no][2] 
       (.C(clk_in),
        .CE(\s[reg][0][seq_arm_reset_no] ),
        .D(\s[reg][1][seq_arm_reset_no][2]_i_1_n_0 ),
        .Q(\s_reg[reg][0][seq_arm_reset_no] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][seq_arm_reset_no][3] 
       (.C(clk_in),
        .CE(\s[reg][0][seq_arm_reset_no] ),
        .D(\s[reg][1][seq_arm_reset_no][3]_i_1_n_0 ),
        .Q(\s_reg[reg][0][seq_arm_reset_no] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][seq_arm_reset_no][4] 
       (.C(clk_in),
        .CE(\s[reg][0][seq_arm_reset_no] ),
        .D(plusOp__0[4]),
        .Q(\s_reg[reg][0][seq_arm_reset_no]__0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][seq_arm_reset_no][5] 
       (.C(clk_in),
        .CE(\s[reg][0][seq_arm_reset_no] ),
        .D(plusOp__0[5]),
        .Q(\s_reg[reg][0][seq_arm_reset_no]__0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][seq_arm_reset_no][6] 
       (.C(clk_in),
        .CE(\s[reg][0][seq_arm_reset_no] ),
        .D(plusOp__1[6]),
        .Q(\s_reg[reg][0][seq_arm_reset_no]__0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][seq_arm_reset_no][7] 
       (.C(clk_in),
        .CE(\s[reg][0][seq_arm_reset_no] ),
        .D(plusOp__0[7]),
        .Q(\s_reg[reg][0][seq_arm_reset_no]__0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][seq_connected] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[reg][0][seq_connected]_i_1_n_0 ),
        .Q(p_20_in[0]),
        .R(\s[reg][0][seq_reset_armed]57_out ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][seq_did_access] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[reg][0][seq_did_access]_i_1_n_0 ),
        .Q(\s_reg[reg][0][seq_did_access_n_0_] ),
        .R(\s[reg][0][seq_reset_armed]57_out ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][seq_no][0] 
       (.C(clk_in),
        .CE(\s[reg][0][seq_no] ),
        .D(\s[reg][0][seq_no][0]_i_1_n_0 ),
        .Q(\s_reg[reg][0][seq_no] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][seq_no][1] 
       (.C(clk_in),
        .CE(\s[reg][0][seq_no] ),
        .D(\s[reg][0][seq_no][1]_i_1_n_0 ),
        .Q(\s_reg[reg][0][seq_no] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][seq_no][2] 
       (.C(clk_in),
        .CE(\s[reg][0][seq_no] ),
        .D(\s[reg][0][seq_no][2]_i_1_n_0 ),
        .Q(\s_reg[reg][0][seq_no] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][seq_no][3] 
       (.C(clk_in),
        .CE(\s[reg][0][seq_no] ),
        .D(\s[reg][0][seq_no][3]_i_1_n_0 ),
        .Q(\s_reg[reg][0][seq_no] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][seq_no][4] 
       (.C(clk_in),
        .CE(\s[reg][0][seq_no] ),
        .D(\s[reg][0][seq_no][4]_i_1_n_0 ),
        .Q(\s_reg[reg][0][seq_no] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][seq_no][5] 
       (.C(clk_in),
        .CE(\s[reg][0][seq_no] ),
        .D(\s[reg][0][seq_no][5]_i_1_n_0 ),
        .Q(\s_reg[reg][0][seq_no] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][seq_no][6] 
       (.C(clk_in),
        .CE(\s[reg][0][seq_no] ),
        .D(\s[reg][0][seq_no][6]_i_1_n_0 ),
        .Q(\s_reg[reg][0][seq_no] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][seq_no][7] 
       (.C(clk_in),
        .CE(\s[reg][0][seq_no] ),
        .D(\s[reg][0][seq_no][7]_i_2_n_0 ),
        .Q(\s_reg[reg][0][seq_no] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][0][seq_reset_armed] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[reg][0][seq_reset_armed]_i_1_n_0 ),
        .Q(\s_reg[reg][0][seq_reset_armed_n_0_] ),
        .R(\s[reg][0][seq_reset_armed]57_out ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip01][0] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [16]),
        .Q(\s_reg[reg][1][other_ip_port][ip01] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip01][10] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [26]),
        .Q(\s_reg[reg][1][other_ip_port][ip01] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip01][11] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [27]),
        .Q(\s_reg[reg][1][other_ip_port][ip01] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip01][12] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [28]),
        .Q(\s_reg[reg][1][other_ip_port][ip01] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip01][13] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [29]),
        .Q(\s_reg[reg][1][other_ip_port][ip01] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip01][14] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [30]),
        .Q(\s_reg[reg][1][other_ip_port][ip01] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip01][15] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [31]),
        .Q(\s_reg[reg][1][other_ip_port][ip01] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip01][1] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [17]),
        .Q(\s_reg[reg][1][other_ip_port][ip01] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip01][2] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [18]),
        .Q(\s_reg[reg][1][other_ip_port][ip01] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip01][3] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [19]),
        .Q(\s_reg[reg][1][other_ip_port][ip01] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip01][4] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [20]),
        .Q(\s_reg[reg][1][other_ip_port][ip01] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip01][5] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [21]),
        .Q(\s_reg[reg][1][other_ip_port][ip01] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip01][6] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [22]),
        .Q(\s_reg[reg][1][other_ip_port][ip01] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip01][7] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [23]),
        .Q(\s_reg[reg][1][other_ip_port][ip01] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip01][8] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [24]),
        .Q(\s_reg[reg][1][other_ip_port][ip01] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip01][9] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [25]),
        .Q(\s_reg[reg][1][other_ip_port][ip01] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip23][0] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [0]),
        .Q(\s_reg[reg][1][other_ip_port][ip23] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip23][10] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [10]),
        .Q(\s_reg[reg][1][other_ip_port][ip23] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip23][11] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [11]),
        .Q(\s_reg[reg][1][other_ip_port][ip23] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip23][12] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [12]),
        .Q(\s_reg[reg][1][other_ip_port][ip23] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip23][13] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [13]),
        .Q(\s_reg[reg][1][other_ip_port][ip23] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip23][14] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [14]),
        .Q(\s_reg[reg][1][other_ip_port][ip23] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip23][15] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [15]),
        .Q(\s_reg[reg][1][other_ip_port][ip23] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip23][1] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [1]),
        .Q(\s_reg[reg][1][other_ip_port][ip23] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip23][2] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [2]),
        .Q(\s_reg[reg][1][other_ip_port][ip23] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip23][3] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [3]),
        .Q(\s_reg[reg][1][other_ip_port][ip23] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip23][4] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [4]),
        .Q(\s_reg[reg][1][other_ip_port][ip23] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip23][5] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [5]),
        .Q(\s_reg[reg][1][other_ip_port][ip23] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip23][6] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [6]),
        .Q(\s_reg[reg][1][other_ip_port][ip23] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip23][7] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [7]),
        .Q(\s_reg[reg][1][other_ip_port][ip23] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip23][8] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [8]),
        .Q(\s_reg[reg][1][other_ip_port][ip23] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][ip23][9] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [9]),
        .Q(\s_reg[reg][1][other_ip_port][ip23] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][portno][0] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][portno] [0]),
        .Q(\s_reg[reg][1][other_ip_port][portno] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][portno][10] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][portno] [10]),
        .Q(\s_reg[reg][1][other_ip_port][portno] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][portno][11] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][portno] [11]),
        .Q(\s_reg[reg][1][other_ip_port][portno] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][portno][12] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][portno] [12]),
        .Q(\s_reg[reg][1][other_ip_port][portno] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][portno][13] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][portno] [13]),
        .Q(\s_reg[reg][1][other_ip_port][portno] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][portno][14] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][portno] [14]),
        .Q(\s_reg[reg][1][other_ip_port][portno] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][portno][15] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][portno] [15]),
        .Q(\s_reg[reg][1][other_ip_port][portno] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][portno][1] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][portno] [1]),
        .Q(\s_reg[reg][1][other_ip_port][portno] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][portno][2] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][portno] [2]),
        .Q(\s_reg[reg][1][other_ip_port][portno] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][portno][3] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][portno] [3]),
        .Q(\s_reg[reg][1][other_ip_port][portno] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][portno][4] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][portno] [4]),
        .Q(\s_reg[reg][1][other_ip_port][portno] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][portno][5] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][portno] [5]),
        .Q(\s_reg[reg][1][other_ip_port][portno] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][portno][6] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][portno] [6]),
        .Q(\s_reg[reg][1][other_ip_port][portno] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][portno][7] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][portno] [7]),
        .Q(\s_reg[reg][1][other_ip_port][portno] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][portno][8] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][portno] [8]),
        .Q(\s_reg[reg][1][other_ip_port][portno] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][other_ip_port][portno][9] 
       (.C(clk_in),
        .CE(\s[reg][1][other_ip_port][portno][15]_i_1_n_0 ),
        .D(\s_reg[cur_other_ip_port][portno] [9]),
        .Q(\s_reg[reg][1][other_ip_port][portno] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][seq_active_marks][0] 
       (.C(clk_in),
        .CE(\s[reg][1][seq_active_marks][1]_i_2_n_0 ),
        .D(\s[reg][1][seq_active_marks] [0]),
        .Q(\s_reg[reg][1][seq_active_marks_n_0_][0] ),
        .R(\s[reg][1][seq_reset_armed] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][seq_active_marks][1] 
       (.C(clk_in),
        .CE(\s[reg][1][seq_active_marks][1]_i_2_n_0 ),
        .D(\s[reg][1][seq_active_marks] [1]),
        .Q(\s_reg[reg][1][seq_active_marks_n_0_][1] ),
        .R(\s[reg][1][seq_reset_armed] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][seq_arm_reset_no][0] 
       (.C(clk_in),
        .CE(\s[reg][1][seq_arm_reset_no] ),
        .D(plusOp__1[0]),
        .Q(\s_reg[reg][1][seq_arm_reset_no] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][seq_arm_reset_no][1] 
       (.C(clk_in),
        .CE(\s[reg][1][seq_arm_reset_no] ),
        .D(plusOp__0[1]),
        .Q(\s_reg[reg][1][seq_arm_reset_no] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][seq_arm_reset_no][2] 
       (.C(clk_in),
        .CE(\s[reg][1][seq_arm_reset_no] ),
        .D(\s[reg][1][seq_arm_reset_no][2]_i_1_n_0 ),
        .Q(\s_reg[reg][1][seq_arm_reset_no] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][seq_arm_reset_no][3] 
       (.C(clk_in),
        .CE(\s[reg][1][seq_arm_reset_no] ),
        .D(\s[reg][1][seq_arm_reset_no][3]_i_1_n_0 ),
        .Q(\s_reg[reg][1][seq_arm_reset_no] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][seq_arm_reset_no][4] 
       (.C(clk_in),
        .CE(\s[reg][1][seq_arm_reset_no] ),
        .D(plusOp__0[4]),
        .Q(\s_reg[reg][1][seq_arm_reset_no]__0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][seq_arm_reset_no][5] 
       (.C(clk_in),
        .CE(\s[reg][1][seq_arm_reset_no] ),
        .D(plusOp__0[5]),
        .Q(\s_reg[reg][1][seq_arm_reset_no]__0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][seq_arm_reset_no][6] 
       (.C(clk_in),
        .CE(\s[reg][1][seq_arm_reset_no] ),
        .D(plusOp__1[6]),
        .Q(\s_reg[reg][1][seq_arm_reset_no]__0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][seq_arm_reset_no][7] 
       (.C(clk_in),
        .CE(\s[reg][1][seq_arm_reset_no] ),
        .D(plusOp__0[7]),
        .Q(\s_reg[reg][1][seq_arm_reset_no]__0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][seq_connected] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[reg][1][seq_connected]_i_1_n_0 ),
        .Q(p_20_in[1]),
        .R(\s[reg][1][seq_reset_armed] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][seq_did_access] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[reg][1][seq_did_access]_i_1_n_0 ),
        .Q(\s_reg[reg][1][seq_did_access_n_0_] ),
        .R(\s[reg][1][seq_reset_armed] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][seq_no][0] 
       (.C(clk_in),
        .CE(\s[reg][1][seq_no] ),
        .D(\s[reg][1][seq_no][0]_i_1_n_0 ),
        .Q(\s_reg[reg][1][seq_no] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][seq_no][1] 
       (.C(clk_in),
        .CE(\s[reg][1][seq_no] ),
        .D(\s[reg][1][seq_no][1]_i_1_n_0 ),
        .Q(\s_reg[reg][1][seq_no] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][seq_no][2] 
       (.C(clk_in),
        .CE(\s[reg][1][seq_no] ),
        .D(\s[reg][1][seq_no][2]_i_1_n_0 ),
        .Q(\s_reg[reg][1][seq_no] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][seq_no][3] 
       (.C(clk_in),
        .CE(\s[reg][1][seq_no] ),
        .D(\s[reg][1][seq_no][3]_i_1_n_0 ),
        .Q(\s_reg[reg][1][seq_no] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][seq_no][4] 
       (.C(clk_in),
        .CE(\s[reg][1][seq_no] ),
        .D(\s[reg][1][seq_no][4]_i_1_n_0 ),
        .Q(\s_reg[reg][1][seq_no] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][seq_no][5] 
       (.C(clk_in),
        .CE(\s[reg][1][seq_no] ),
        .D(\s[reg][1][seq_no][5]_i_1_n_0 ),
        .Q(\s_reg[reg][1][seq_no] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][seq_no][6] 
       (.C(clk_in),
        .CE(\s[reg][1][seq_no] ),
        .D(\s[reg][1][seq_no][6]_i_1_n_0 ),
        .Q(\s_reg[reg][1][seq_no] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][seq_no][7] 
       (.C(clk_in),
        .CE(\s[reg][1][seq_no] ),
        .D(\s[reg][1][seq_no][7]_i_2_n_0 ),
        .Q(\s_reg[reg][1][seq_no] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg][1][seq_reset_armed] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[reg][1][seq_reset_armed]_i_1_n_0 ),
        .Q(\s_reg[reg][1][seq_reset_armed_n_0_] ),
        .R(\s[reg][1][seq_reset_armed] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg_ch][0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[reg_ch][0]_i_1_n_0 ),
        .Q(\regacc_aux_info[prod][v][reg_ch] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[reg_idp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[reg_idp]_i_1_n_0 ),
        .Q(\regacc_aux_info[prod][v][reg_idp] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[repeat_reg_response] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[repeat_response]_i_1_n_0 ),
        .Q(\s_reg[repeat_reg_response]__0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2FFF0F0F20000000)) 
    \s_reg[repeat_response]_i_1 
       (.I0(\s_reg[fill_ram_udp_regacc]__0 ),
        .I1(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I2(\s_reg[do_seq_reset]_i_2_n_0 ),
        .I3(\info_counts[udp_ra_repeat]_i_2_n_0 ),
        .I4(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I5(\s_reg[repeat_reg_response]__0 ),
        .O(\s_reg[repeat_response]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[seqno_hi_next] 
       (.C(clk_in),
        .CE(\s[seqno_hi_same] ),
        .D(\s_reg[seqno_hi_next]_0 ),
        .Q(\s_reg[seqno_hi_next]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[seqno_hi_same] 
       (.C(clk_in),
        .CE(\s[seqno_hi_same] ),
        .D(\s_reg[seqno_hi_same]_0 ),
        .Q(\s_reg[seqno_hi_same]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[set_regacc_wcksum] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\a[set_regacc_wcksum] ),
        .Q(\s_reg[set_regacc_wcksum]__0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \s_reg[setacc_wcksum]_i_1 
       (.I0(\FSM_sequential_s_reg[state][3]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I2(dly_wudpcksum_i_2_n_0),
        .I3(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I4(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I5(\s_reg[state] [4]),
        .O(\a[set_regacc_wcksum] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip01][0] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [16]),
        .Q(\s_reg[tcp_other_ip_port][ip01] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip01][10] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [26]),
        .Q(\s_reg[tcp_other_ip_port][ip01] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip01][11] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [27]),
        .Q(\s_reg[tcp_other_ip_port][ip01] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip01][12] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [28]),
        .Q(\s_reg[tcp_other_ip_port][ip01] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip01][13] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [29]),
        .Q(\s_reg[tcp_other_ip_port][ip01] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip01][14] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [30]),
        .Q(\s_reg[tcp_other_ip_port][ip01] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip01][15] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [31]),
        .Q(\s_reg[tcp_other_ip_port][ip01] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip01][1] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [17]),
        .Q(\s_reg[tcp_other_ip_port][ip01] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip01][2] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [18]),
        .Q(\s_reg[tcp_other_ip_port][ip01] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip01][3] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [19]),
        .Q(\s_reg[tcp_other_ip_port][ip01] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip01][4] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [20]),
        .Q(\s_reg[tcp_other_ip_port][ip01] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip01][5] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [21]),
        .Q(\s_reg[tcp_other_ip_port][ip01] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip01][6] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [22]),
        .Q(\s_reg[tcp_other_ip_port][ip01] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip01][7] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [23]),
        .Q(\s_reg[tcp_other_ip_port][ip01] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip01][8] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [24]),
        .Q(\s_reg[tcp_other_ip_port][ip01] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip01][9] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [25]),
        .Q(\s_reg[tcp_other_ip_port][ip01] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip23][0] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [0]),
        .Q(\s_reg[tcp_other_ip_port][ip23] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip23][10] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [10]),
        .Q(\s_reg[tcp_other_ip_port][ip23] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip23][11] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [11]),
        .Q(\s_reg[tcp_other_ip_port][ip23] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip23][12] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [12]),
        .Q(\s_reg[tcp_other_ip_port][ip23] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip23][13] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [13]),
        .Q(\s_reg[tcp_other_ip_port][ip23] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip23][14] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [14]),
        .Q(\s_reg[tcp_other_ip_port][ip23] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip23][15] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [15]),
        .Q(\s_reg[tcp_other_ip_port][ip23] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip23][1] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [1]),
        .Q(\s_reg[tcp_other_ip_port][ip23] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip23][2] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [2]),
        .Q(\s_reg[tcp_other_ip_port][ip23] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip23][3] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [3]),
        .Q(\s_reg[tcp_other_ip_port][ip23] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip23][4] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [4]),
        .Q(\s_reg[tcp_other_ip_port][ip23] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip23][5] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [5]),
        .Q(\s_reg[tcp_other_ip_port][ip23] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip23][6] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [6]),
        .Q(\s_reg[tcp_other_ip_port][ip23] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip23][7] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [7]),
        .Q(\s_reg[tcp_other_ip_port][ip23] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip23][8] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [8]),
        .Q(\s_reg[tcp_other_ip_port][ip23] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][ip23][9] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][ip01][15]_0 [9]),
        .Q(\s_reg[tcp_other_ip_port][ip23] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][portno][0] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [0]),
        .Q(\s_reg[tcp_other_ip_port][portno] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][portno][10] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [10]),
        .Q(\s_reg[tcp_other_ip_port][portno] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][portno][11] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [11]),
        .Q(\s_reg[tcp_other_ip_port][portno] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][portno][12] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [12]),
        .Q(\s_reg[tcp_other_ip_port][portno] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][portno][13] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [13]),
        .Q(\s_reg[tcp_other_ip_port][portno] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][portno][14] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [14]),
        .Q(\s_reg[tcp_other_ip_port][portno] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][portno][15] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [15]),
        .Q(\s_reg[tcp_other_ip_port][portno] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][portno][1] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [1]),
        .Q(\s_reg[tcp_other_ip_port][portno] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][portno][2] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [2]),
        .Q(\s_reg[tcp_other_ip_port][portno] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][portno][3] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [3]),
        .Q(\s_reg[tcp_other_ip_port][portno] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][portno][4] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [4]),
        .Q(\s_reg[tcp_other_ip_port][portno] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][portno][5] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [5]),
        .Q(\s_reg[tcp_other_ip_port][portno] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][portno][6] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [6]),
        .Q(\s_reg[tcp_other_ip_port][portno] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][portno][7] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [7]),
        .Q(\s_reg[tcp_other_ip_port][portno] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][portno][8] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [8]),
        .Q(\s_reg[tcp_other_ip_port][portno] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[tcp_other_ip_port][portno][9] 
       (.C(clk_in),
        .CE(\s[tcp_other_ip_port][ip01] ),
        .D(\s_reg[cur_other_ip_port][portno] [9]),
        .Q(\s_reg[tcp_other_ip_port][portno] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][0] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[wcksum][7]_i_1_n_15 ),
        .Q(\s_reg[wcksum][16]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][10] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[wcksum][15]_i_1_n_13 ),
        .Q(\s_reg[wcksum][16]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][11] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[wcksum][15]_i_1_n_12 ),
        .Q(\s_reg[wcksum][16]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][12] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[wcksum][15]_i_1_n_11 ),
        .Q(\s_reg[wcksum][16]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][13] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[wcksum][15]_i_1_n_10 ),
        .Q(\s_reg[wcksum][16]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][14] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[wcksum][15]_i_1_n_9 ),
        .Q(\s_reg[wcksum][16]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][15] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[wcksum][15]_i_1_n_8 ),
        .Q(\s_reg[wcksum][16]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \s_reg[wcksum][15]_i_1 
       (.CI(\s_reg[wcksum][7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\s_reg[wcksum][15]_i_1_n_0 ,\s_reg[wcksum][15]_i_1_n_1 ,\s_reg[wcksum][15]_i_1_n_2 ,\s_reg[wcksum][15]_i_1_n_3 ,\s_reg[wcksum][15]_i_1_n_4 ,\s_reg[wcksum][15]_i_1_n_5 ,\s_reg[wcksum][15]_i_1_n_6 ,\s_reg[wcksum][15]_i_1_n_7 }),
        .DI(accum_rcksum[15:8]),
        .O({\s_reg[wcksum][15]_i_1_n_8 ,\s_reg[wcksum][15]_i_1_n_9 ,\s_reg[wcksum][15]_i_1_n_10 ,\s_reg[wcksum][15]_i_1_n_11 ,\s_reg[wcksum][15]_i_1_n_12 ,\s_reg[wcksum][15]_i_1_n_13 ,\s_reg[wcksum][15]_i_1_n_14 ,\s_reg[wcksum][15]_i_1_n_15 }),
        .S({\s[wcksum][15]_i_10_n_0 ,\s[wcksum][15]_i_11_n_0 ,\s[wcksum][15]_i_12_n_0 ,\s[wcksum][15]_i_13_n_0 ,\s[wcksum][15]_i_14_n_0 ,\s[wcksum][15]_i_15_n_0 ,\s[wcksum][15]_i_16_n_0 ,\s[wcksum][15]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][16] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[wcksum][16]_i_1_n_15 ),
        .Q(\s_reg[wcksum][16]_0 [16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \s_reg[wcksum][16]_i_1 
       (.CI(\s_reg[wcksum][15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_s_reg[wcksum][16]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s_reg[wcksum][16]_i_1_O_UNCONNECTED [7:1],\s_reg[wcksum][16]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,accum_rcksum[16]}));
  CARRY8 \s_reg[wcksum][16]_i_3 
       (.CI(\s_reg[wcksum_ip][15]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_s_reg[wcksum][16]_i_3_CO_UNCONNECTED [7:1],\s_reg[wcksum][16]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s_reg[wcksum][16]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][1] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[wcksum][7]_i_1_n_14 ),
        .Q(\s_reg[wcksum][16]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][2] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[wcksum][7]_i_1_n_13 ),
        .Q(\s_reg[wcksum][16]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][3] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[wcksum][7]_i_1_n_12 ),
        .Q(\s_reg[wcksum][16]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][4] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[wcksum][7]_i_1_n_11 ),
        .Q(\s_reg[wcksum][16]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][5] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[wcksum][7]_i_1_n_10 ),
        .Q(\s_reg[wcksum][16]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][6] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[wcksum][7]_i_1_n_9 ),
        .Q(\s_reg[wcksum][16]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][7] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[wcksum][7]_i_1_n_8 ),
        .Q(\s_reg[wcksum][16]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \s_reg[wcksum][7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\s_reg[wcksum][7]_i_1_n_0 ,\s_reg[wcksum][7]_i_1_n_1 ,\s_reg[wcksum][7]_i_1_n_2 ,\s_reg[wcksum][7]_i_1_n_3 ,\s_reg[wcksum][7]_i_1_n_4 ,\s_reg[wcksum][7]_i_1_n_5 ,\s_reg[wcksum][7]_i_1_n_6 ,\s_reg[wcksum][7]_i_1_n_7 }),
        .DI(accum_rcksum[7:0]),
        .O({\s_reg[wcksum][7]_i_1_n_8 ,\s_reg[wcksum][7]_i_1_n_9 ,\s_reg[wcksum][7]_i_1_n_10 ,\s_reg[wcksum][7]_i_1_n_11 ,\s_reg[wcksum][7]_i_1_n_12 ,\s_reg[wcksum][7]_i_1_n_13 ,\s_reg[wcksum][7]_i_1_n_14 ,\s_reg[wcksum][7]_i_1_n_15 }),
        .S({\s[wcksum][7]_i_10_n_0 ,\s[wcksum][7]_i_11_n_0 ,\s[wcksum][7]_i_12_n_0 ,\s[wcksum][7]_i_13_n_0 ,\s[wcksum][7]_i_14_n_0 ,\s[wcksum][7]_i_15_n_0 ,\s[wcksum][7]_i_16_n_0 ,\s[wcksum][7]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][8] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[wcksum][15]_i_1_n_15 ),
        .Q(\s_reg[wcksum][16]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][9] 
       (.C(clk_in),
        .CE(got_word_prev),
        .D(\s_reg[wcksum][15]_i_1_n_14 ),
        .Q(\s_reg[wcksum][16]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum_ip][0] 
       (.C(clk_in),
        .CE(\s[wcksum_ip][15]_i_1_n_0 ),
        .D(in225[0]),
        .Q(\s_reg[wcksum_ip] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum_ip][10] 
       (.C(clk_in),
        .CE(\s[wcksum_ip][15]_i_1_n_0 ),
        .D(in225[10]),
        .Q(\s_reg[wcksum_ip] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum_ip][11] 
       (.C(clk_in),
        .CE(\s[wcksum_ip][15]_i_1_n_0 ),
        .D(in225[11]),
        .Q(\s_reg[wcksum_ip] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum_ip][12] 
       (.C(clk_in),
        .CE(\s[wcksum_ip][15]_i_1_n_0 ),
        .D(in225[12]),
        .Q(\s_reg[wcksum_ip] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum_ip][13] 
       (.C(clk_in),
        .CE(\s[wcksum_ip][15]_i_1_n_0 ),
        .D(in225[13]),
        .Q(\s_reg[wcksum_ip] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum_ip][14] 
       (.C(clk_in),
        .CE(\s[wcksum_ip][15]_i_1_n_0 ),
        .D(in225[14]),
        .Q(\s_reg[wcksum_ip] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum_ip][15] 
       (.C(clk_in),
        .CE(\s[wcksum_ip][15]_i_1_n_0 ),
        .D(in225[15]),
        .Q(\s_reg[wcksum_ip] [15]),
        .R(1'b0));
  CARRY8 \s_reg[wcksum_ip][15]_i_3 
       (.CI(\s_reg[wcksum_ip][7]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\s_reg[wcksum_ip][15]_i_3_n_0 ,\s_reg[wcksum_ip][15]_i_3_n_1 ,\s_reg[wcksum_ip][15]_i_3_n_2 ,\s_reg[wcksum_ip][15]_i_3_n_3 ,\s_reg[wcksum_ip][15]_i_3_n_4 ,\s_reg[wcksum_ip][15]_i_3_n_5 ,\s_reg[wcksum_ip][15]_i_3_n_6 ,\s_reg[wcksum_ip][15]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[wcksum_ip][15]_i_3_n_8 ,\s_reg[wcksum_ip][15]_i_3_n_9 ,\s_reg[wcksum_ip][15]_i_3_n_10 ,\s_reg[wcksum_ip][15]_i_3_n_11 ,\s_reg[wcksum_ip][15]_i_3_n_12 ,\s_reg[wcksum_ip][15]_i_3_n_13 ,\s_reg[wcksum_ip][15]_i_3_n_14 ,\s_reg[wcksum_ip][15]_i_3_n_15 }),
        .S(\s_reg[wcksum][16]_0 [15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum_ip][1] 
       (.C(clk_in),
        .CE(\s[wcksum_ip][15]_i_1_n_0 ),
        .D(in225[1]),
        .Q(\s_reg[wcksum_ip] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum_ip][2] 
       (.C(clk_in),
        .CE(\s[wcksum_ip][15]_i_1_n_0 ),
        .D(in225[2]),
        .Q(\s_reg[wcksum_ip] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum_ip][3] 
       (.C(clk_in),
        .CE(\s[wcksum_ip][15]_i_1_n_0 ),
        .D(in225[3]),
        .Q(\s_reg[wcksum_ip] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum_ip][4] 
       (.C(clk_in),
        .CE(\s[wcksum_ip][15]_i_1_n_0 ),
        .D(in225[4]),
        .Q(\s_reg[wcksum_ip] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum_ip][5] 
       (.C(clk_in),
        .CE(\s[wcksum_ip][15]_i_1_n_0 ),
        .D(in225[5]),
        .Q(\s_reg[wcksum_ip] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum_ip][6] 
       (.C(clk_in),
        .CE(\s[wcksum_ip][15]_i_1_n_0 ),
        .D(in225[6]),
        .Q(\s_reg[wcksum_ip] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum_ip][7] 
       (.C(clk_in),
        .CE(\s[wcksum_ip][15]_i_1_n_0 ),
        .D(in225[7]),
        .Q(\s_reg[wcksum_ip] [7]),
        .R(1'b0));
  CARRY8 \s_reg[wcksum_ip][7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\s_reg[wcksum_ip][7]_i_2_n_0 ,\s_reg[wcksum_ip][7]_i_2_n_1 ,\s_reg[wcksum_ip][7]_i_2_n_2 ,\s_reg[wcksum_ip][7]_i_2_n_3 ,\s_reg[wcksum_ip][7]_i_2_n_4 ,\s_reg[wcksum_ip][7]_i_2_n_5 ,\s_reg[wcksum_ip][7]_i_2_n_6 ,\s_reg[wcksum_ip][7]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\s_reg[wcksum][16]_0 [0]}),
        .O({\s_reg[wcksum_ip][7]_i_2_n_8 ,\s_reg[wcksum_ip][7]_i_2_n_9 ,\s_reg[wcksum_ip][7]_i_2_n_10 ,\s_reg[wcksum_ip][7]_i_2_n_11 ,\s_reg[wcksum_ip][7]_i_2_n_12 ,\s_reg[wcksum_ip][7]_i_2_n_13 ,\s_reg[wcksum_ip][7]_i_2_n_14 ,\s_reg[wcksum_ip][7]_i_2_n_15 }),
        .S({\s_reg[wcksum][16]_0 [7:1],\s[wcksum_ip][7]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum_ip][8] 
       (.C(clk_in),
        .CE(\s[wcksum_ip][15]_i_1_n_0 ),
        .D(in225[8]),
        .Q(\s_reg[wcksum_ip] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum_ip][9] 
       (.C(clk_in),
        .CE(\s[wcksum_ip][15]_i_1_n_0 ),
        .D(in225[9]),
        .Q(\s_reg[wcksum_ip] [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hFFCA)) 
    \s_stat[base_seqno][2]_i_1 
       (.I0(\tcp_ctrl_stat[base_seqno] [2]),
        .I1(\tcp_ctrl_recv[ack_seqno] [2]),
        .I2(\tcp_ctrl_recv[got_ack] ),
        .I3(tcp_reset),
        .O(\s_stat_reg[base_seqno][2] ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hAEEA)) 
    \s_stat[base_seqno][30]_i_1 
       (.I0(tcp_reset),
        .I1(\tcp_ctrl_recv[got_ack] ),
        .I2(\tcp_ctrl_recv[ack_seqno] [16]),
        .I3(\tcp_ctrl_stat[base_seqno] [16]),
        .O(tcp_reset_reg));
  LUT6 #(
    .INIT(64'h80888088AAAA8088)) 
    \s_stat[checksum][16]_i_1 
       (.I0(\s_reg[set_regacc_wcksum]__0 ),
        .I1(\s_reg[fill_ram_udp_regacc]__0 ),
        .I2(\s_stat[reg_idp]_i_2_n_0 ),
        .I3(\s_reg[fill_ram_udpacc]_i_4_n_0 ),
        .I4(\cnts[start_packet] ),
        .I5(\ram_udp_regacc[stat][hasdata] ),
        .O(\s_reg[set_regacc_wcksum]_0 ));
  LUT6 #(
    .INIT(64'h80888088AAAA8088)) 
    \s_stat[end_words][10]_i_1 
       (.I0(\s_stat[end_words][10]_i_2_n_0 ),
        .I1(\s_reg[fill_ram_udp_regacc]__0 ),
        .I2(\s_stat[reg_idp]_i_2_n_0 ),
        .I3(\s_reg[fill_ram_udpacc]_i_4_n_0 ),
        .I4(\cnts[start_packet] ),
        .I5(\ram_udp_regacc[stat][hasdata] ),
        .O(\s_reg[fill_ram_udp_regacc]_0 ));
  LUT6 #(
    .INIT(64'h0000000404040000)) 
    \s_stat[end_words][10]_i_2 
       (.I0(\FSM_sequential_s[state][5]_i_6_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I4(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .I5(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .O(\s_stat[end_words][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80888088AAAA8088)) 
    \s_stat[reg_idp]_i_1 
       (.I0(\a[set_regacc_wcksum] ),
        .I1(\s_reg[fill_ram_udp_regacc]__0 ),
        .I2(\s_stat[reg_idp]_i_2_n_0 ),
        .I3(\s_reg[fill_ram_udpacc]_i_4_n_0 ),
        .I4(\cnts[start_packet] ),
        .I5(\ram_udp_regacc[stat][hasdata] ),
        .O(\regacc_aux_info[prod][set_reg_ch] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_stat[reg_idp]_i_2 
       (.I0(\s_reg[fill_ram_udpacc]_i_2_n_0 ),
        .I1(\s_stat[reg_idp]_i_3_n_0 ),
        .I2(\s_reg[fill_ram_udpacc]_i_13_n_0 ),
        .I3(\s_reg[fill_ram_udpacc]_i_12_n_0 ),
        .I4(\s_reg[fill_ram_udpacc]_i_11_n_0 ),
        .I5(\s_reg[fill_ram_udpacc]_i_10_n_0 ),
        .O(\s_stat[reg_idp]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBA)) 
    \s_stat[reg_idp]_i_3 
       (.I0(\s_reg[fill_ram_udpacc]_i_35_n_0 ),
        .I1(\s_stat[reg_idp]_i_4_n_0 ),
        .I2(\s[is_icmp]_i_2_n_0 ),
        .I3(\s_reg[fill_ram_udpacc]_i_34_n_0 ),
        .I4(\s_stat[reg_idp]_i_5_n_0 ),
        .I5(\s_reg[fill_ram_udpacc]_i_31_n_0 ),
        .O(\s_stat[reg_idp]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hE7)) 
    \s_stat[reg_idp]_i_4 
       (.I0(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .O(\s_stat[reg_idp]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    \s_stat[reg_idp]_i_5 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\s[is_tcp_syn]_i_3_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\s[accum_cksum]_i_4_n_0 ),
        .I5(\s_reg[fill_ram_udpacc]_i_32_n_0 ),
        .O(\s_stat[reg_idp]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h000038B8)) 
    \s_stat[same_ack][0]_i_1 
       (.I0(\s_stat_reg[base_seqno][16] ),
        .I1(\tcp_ctrl_recv[got_ack] ),
        .I2(\tcp_ctrl_stat[same_ack] [0]),
        .I3(\tcp_ctrl_stat[same_ack] [1]),
        .I4(tcp_reset),
        .O(\tcp_recv_reg[got_ack]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s_stat[window_sz][15]_i_10 
       (.I0(\tcp_recv_reg[window_len][15]_0 [7]),
        .I1(tc_limit_tcp_window[8]),
        .I2(tc_limit_tcp_window[9]),
        .I3(\tcp_recv_reg[window_len][15]_0 [8]),
        .O(\s_stat[window_sz][15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s_stat[window_sz][15]_i_11 
       (.I0(\tcp_recv_reg[window_len][15]_0 [5]),
        .I1(tc_limit_tcp_window[6]),
        .I2(tc_limit_tcp_window[7]),
        .I3(\tcp_recv_reg[window_len][15]_0 [6]),
        .O(\s_stat[window_sz][15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s_stat[window_sz][15]_i_12 
       (.I0(\tcp_recv_reg[window_len][15]_0 [3]),
        .I1(tc_limit_tcp_window[4]),
        .I2(tc_limit_tcp_window[5]),
        .I3(\tcp_recv_reg[window_len][15]_0 [4]),
        .O(\s_stat[window_sz][15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s_stat[window_sz][15]_i_13 
       (.I0(\tcp_recv_reg[window_len][15]_0 [1]),
        .I1(tc_limit_tcp_window[2]),
        .I2(tc_limit_tcp_window[3]),
        .I3(\tcp_recv_reg[window_len][15]_0 [2]),
        .O(\s_stat[window_sz][15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s_stat[window_sz][15]_i_14 
       (.I0(\tcp_ctrl_recv[window_len] ),
        .I1(tc_limit_tcp_window[0]),
        .I2(tc_limit_tcp_window[1]),
        .I3(\tcp_recv_reg[window_len][15]_0 [0]),
        .O(\s_stat[window_sz][15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s_stat[window_sz][15]_i_15 
       (.I0(\tcp_recv_reg[window_len][15]_0 [13]),
        .I1(tc_limit_tcp_window[14]),
        .I2(\tcp_recv_reg[window_len][15]_0 [14]),
        .I3(tc_limit_tcp_window[15]),
        .O(\s_stat[window_sz][15]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s_stat[window_sz][15]_i_16 
       (.I0(\tcp_recv_reg[window_len][15]_0 [11]),
        .I1(tc_limit_tcp_window[12]),
        .I2(\tcp_recv_reg[window_len][15]_0 [12]),
        .I3(tc_limit_tcp_window[13]),
        .O(\s_stat[window_sz][15]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s_stat[window_sz][15]_i_17 
       (.I0(\tcp_recv_reg[window_len][15]_0 [9]),
        .I1(tc_limit_tcp_window[10]),
        .I2(\tcp_recv_reg[window_len][15]_0 [10]),
        .I3(tc_limit_tcp_window[11]),
        .O(\s_stat[window_sz][15]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s_stat[window_sz][15]_i_18 
       (.I0(\tcp_recv_reg[window_len][15]_0 [7]),
        .I1(tc_limit_tcp_window[8]),
        .I2(\tcp_recv_reg[window_len][15]_0 [8]),
        .I3(tc_limit_tcp_window[9]),
        .O(\s_stat[window_sz][15]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s_stat[window_sz][15]_i_19 
       (.I0(\tcp_recv_reg[window_len][15]_0 [5]),
        .I1(tc_limit_tcp_window[6]),
        .I2(\tcp_recv_reg[window_len][15]_0 [6]),
        .I3(tc_limit_tcp_window[7]),
        .O(\s_stat[window_sz][15]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s_stat[window_sz][15]_i_20 
       (.I0(\tcp_recv_reg[window_len][15]_0 [3]),
        .I1(tc_limit_tcp_window[4]),
        .I2(\tcp_recv_reg[window_len][15]_0 [4]),
        .I3(tc_limit_tcp_window[5]),
        .O(\s_stat[window_sz][15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s_stat[window_sz][15]_i_21 
       (.I0(\tcp_recv_reg[window_len][15]_0 [1]),
        .I1(tc_limit_tcp_window[2]),
        .I2(\tcp_recv_reg[window_len][15]_0 [2]),
        .I3(tc_limit_tcp_window[3]),
        .O(\s_stat[window_sz][15]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \s_stat[window_sz][15]_i_22 
       (.I0(\tcp_ctrl_recv[window_len] ),
        .I1(tc_limit_tcp_window[0]),
        .I2(\tcp_recv_reg[window_len][15]_0 [0]),
        .I3(tc_limit_tcp_window[1]),
        .O(\s_stat[window_sz][15]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s_stat[window_sz][15]_i_7 
       (.I0(\tcp_recv_reg[window_len][15]_0 [13]),
        .I1(tc_limit_tcp_window[14]),
        .I2(tc_limit_tcp_window[15]),
        .I3(\tcp_recv_reg[window_len][15]_0 [14]),
        .O(\s_stat[window_sz][15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s_stat[window_sz][15]_i_8 
       (.I0(\tcp_recv_reg[window_len][15]_0 [11]),
        .I1(tc_limit_tcp_window[12]),
        .I2(tc_limit_tcp_window[13]),
        .I3(\tcp_recv_reg[window_len][15]_0 [12]),
        .O(\s_stat[window_sz][15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \s_stat[window_sz][15]_i_9 
       (.I0(\tcp_recv_reg[window_len][15]_0 [9]),
        .I1(tc_limit_tcp_window[10]),
        .I2(tc_limit_tcp_window[11]),
        .I3(\tcp_recv_reg[window_len][15]_0 [10]),
        .O(\s_stat[window_sz][15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hAAAAA9AA)) 
    \s_stat[words][10]_i_1 
       (.I0(\s_reg[off] [10]),
        .I1(\s_reg[off] [9]),
        .I2(\s_reg[off] [7]),
        .I3(\s_stat[words][10]_i_2_n_0 ),
        .I4(\s_reg[off] [8]),
        .O(\s_reg[off][10]_1 [8]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_stat[words][10]_i_2 
       (.I0(\s_reg[off] [5]),
        .I1(\s_reg[off] [3]),
        .I2(\s_reg[off] [1]),
        .I3(\s_reg[off] [2]),
        .I4(\s_reg[off] [4]),
        .I5(\s_reg[off] [6]),
        .O(\s_stat[words][10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \s_stat[words][2]_i_1 
       (.I0(\s_reg[off] [2]),
        .I1(\s_reg[off] [1]),
        .O(\s_reg[off][10]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \s_stat[words][3]_i_1 
       (.I0(\s_reg[off] [3]),
        .I1(\s_reg[off] [2]),
        .I2(\s_reg[off] [1]),
        .O(\s_reg[off][10]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \s_stat[words][4]_i_1 
       (.I0(\s_reg[off] [4]),
        .I1(\s_reg[off] [3]),
        .I2(\s_reg[off] [1]),
        .I3(\s_reg[off] [2]),
        .O(\s_reg[off][10]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \s_stat[words][5]_i_1 
       (.I0(\s_reg[off] [5]),
        .I1(\s_reg[off] [4]),
        .I2(\s_reg[off] [2]),
        .I3(\s_reg[off] [1]),
        .I4(\s_reg[off] [3]),
        .O(\s_reg[off][10]_1 [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \s_stat[words][6]_i_1 
       (.I0(\s_reg[off] [6]),
        .I1(\s_reg[off] [5]),
        .I2(\s_reg[off] [3]),
        .I3(\s_reg[off] [1]),
        .I4(\s_reg[off] [2]),
        .I5(\s_reg[off] [4]),
        .O(\s_reg[off][10]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \s_stat[words][7]_i_1 
       (.I0(\s_reg[off] [7]),
        .I1(\s_stat[words][10]_i_2_n_0 ),
        .O(\s_reg[off][10]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \s_stat[words][8]_i_1 
       (.I0(\s_reg[off] [8]),
        .I1(\s_reg[off] [7]),
        .I2(\s_stat[words][10]_i_2_n_0 ),
        .O(\s_reg[off][10]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hAA9A)) 
    \s_stat[words][9]_i_1 
       (.I0(\s_reg[off] [9]),
        .I1(\s_reg[off] [8]),
        .I2(\s_stat[words][10]_i_2_n_0 ),
        .I3(\s_reg[off] [7]),
        .O(\s_reg[off][10]_1 [7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \s_stat_reg[window_sz][15]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tcp_recv_reg[window_len][14]_0 ,\s_stat_reg[window_sz][15]_i_4_n_1 ,\s_stat_reg[window_sz][15]_i_4_n_2 ,\s_stat_reg[window_sz][15]_i_4_n_3 ,\s_stat_reg[window_sz][15]_i_4_n_4 ,\s_stat_reg[window_sz][15]_i_4_n_5 ,\s_stat_reg[window_sz][15]_i_4_n_6 ,\s_stat_reg[window_sz][15]_i_4_n_7 }),
        .DI({\s_stat[window_sz][15]_i_7_n_0 ,\s_stat[window_sz][15]_i_8_n_0 ,\s_stat[window_sz][15]_i_9_n_0 ,\s_stat[window_sz][15]_i_10_n_0 ,\s_stat[window_sz][15]_i_11_n_0 ,\s_stat[window_sz][15]_i_12_n_0 ,\s_stat[window_sz][15]_i_13_n_0 ,\s_stat[window_sz][15]_i_14_n_0 }),
        .O(\NLW_s_stat_reg[window_sz][15]_i_4_O_UNCONNECTED [7:0]),
        .S({\s_stat[window_sz][15]_i_15_n_0 ,\s_stat[window_sz][15]_i_16_n_0 ,\s_stat[window_sz][15]_i_17_n_0 ,\s_stat[window_sz][15]_i_18_n_0 ,\s_stat[window_sz][15]_i_19_n_0 ,\s_stat[window_sz][15]_i_20_n_0 ,\s_stat[window_sz][15]_i_21_n_0 ,\s_stat[window_sz][15]_i_22_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \state[dhcp_offer_ip][31]_i_1 
       (.I0(\dyn_ctrl_in_stat[good_dhcp_offer] ),
        .I1(\state_reg[dhcp_offer_ip][31] ),
        .O(\dyn_in_stat_reg[good_dhcp_offer]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \state[pending_rarp]_i_1 
       (.I0(\dyn_in_stat_reg[any_arp]_0 ),
        .I1(\dyn_ctrl_stat[pending_rarp] ),
        .O(\state_reg[pending_rarp] ));
  LUT2 #(
    .INIT(4'h9)) 
    take_rtt_i_4
       (.I0(\tcp_ctrl_recv[ack_seqno] [16]),
        .I1(take_rtt_reg_i_2),
        .O(S));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \tcp_recv[ack_seqno][15]_i_1 
       (.I0(\tcp_recv[ack_seqno][15]_i_2_n_0 ),
        .I1(\s_reg[state] [4]),
        .I2(\s_reg[state] [1]),
        .I3(\tcp_recv[ack_seqno][15]_i_3_n_0 ),
        .I4(got_word_prev),
        .I5(\s_reg[state] [3]),
        .O(\tcp_recv[ack_seqno][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tcp_recv[ack_seqno][15]_i_2 
       (.I0(\s_reg[state] [2]),
        .I1(\s_reg[state] [5]),
        .O(\tcp_recv[ack_seqno][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tcp_recv[ack_seqno][15]_i_3 
       (.I0(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep__0_n_0 ),
        .O(\tcp_recv[ack_seqno][15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tcp_recv[ack_seqno][16]_i_1 
       (.I0(w[0]),
        .I1(got_word_prev),
        .I2(\s[seqno_hi_same]_i_3_n_0 ),
        .I3(\tcp_ctrl_recv[ack_seqno] [16]),
        .O(\tcp_recv[ack_seqno][16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \tcp_recv[got_ack]_i_1 
       (.I0(\s_reg[is_our_mac]__0 ),
        .I1(got_word_prev),
        .I2(\a[good_tcp_packet] ),
        .O(\tcp_recv[got_ack]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \tcp_recv[window_len][15]_i_1 
       (.I0(got_word_prev),
        .I1(\tcp_recv[window_len][15]_i_2_n_0 ),
        .I2(\s_reg[state] [2]),
        .I3(\s_reg[state] [6]),
        .I4(\s_reg[state] [5]),
        .I5(\s[is_tcp_syn]_i_3_n_0 ),
        .O(\tcp_recv[window_len][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tcp_recv[window_len][15]_i_2 
       (.I0(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_rep_n_0 ),
        .O(\tcp_recv[window_len][15]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[ack_seqno][0] 
       (.C(clk_in),
        .CE(\tcp_recv[ack_seqno][15]_i_1_n_0 ),
        .D(w[0]),
        .Q(\tcp_ctrl_recv[ack_seqno] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[ack_seqno][10] 
       (.C(clk_in),
        .CE(\tcp_recv[ack_seqno][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [7]),
        .Q(\tcp_ctrl_recv[ack_seqno] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[ack_seqno][11] 
       (.C(clk_in),
        .CE(\tcp_recv[ack_seqno][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [8]),
        .Q(\tcp_ctrl_recv[ack_seqno] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[ack_seqno][12] 
       (.C(clk_in),
        .CE(\tcp_recv[ack_seqno][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [9]),
        .Q(\tcp_ctrl_recv[ack_seqno] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[ack_seqno][13] 
       (.C(clk_in),
        .CE(\tcp_recv[ack_seqno][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [10]),
        .Q(\tcp_ctrl_recv[ack_seqno] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[ack_seqno][14] 
       (.C(clk_in),
        .CE(\tcp_recv[ack_seqno][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [11]),
        .Q(\tcp_ctrl_recv[ack_seqno] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[ack_seqno][15] 
       (.C(clk_in),
        .CE(\tcp_recv[ack_seqno][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [12]),
        .Q(\tcp_ctrl_recv[ack_seqno] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[ack_seqno][16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\tcp_recv[ack_seqno][16]_i_1_n_0 ),
        .Q(\tcp_ctrl_recv[ack_seqno] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[ack_seqno][1] 
       (.C(clk_in),
        .CE(\tcp_recv[ack_seqno][15]_i_1_n_0 ),
        .D(w[1]),
        .Q(\tcp_ctrl_recv[ack_seqno] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[ack_seqno][2] 
       (.C(clk_in),
        .CE(\tcp_recv[ack_seqno][15]_i_1_n_0 ),
        .D(w[2]),
        .Q(\tcp_ctrl_recv[ack_seqno] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[ack_seqno][3] 
       (.C(clk_in),
        .CE(\tcp_recv[ack_seqno][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [0]),
        .Q(\tcp_ctrl_recv[ack_seqno] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[ack_seqno][4] 
       (.C(clk_in),
        .CE(\tcp_recv[ack_seqno][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [1]),
        .Q(\tcp_ctrl_recv[ack_seqno] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[ack_seqno][5] 
       (.C(clk_in),
        .CE(\tcp_recv[ack_seqno][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [2]),
        .Q(\tcp_ctrl_recv[ack_seqno] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[ack_seqno][6] 
       (.C(clk_in),
        .CE(\tcp_recv[ack_seqno][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [3]),
        .Q(\tcp_ctrl_recv[ack_seqno] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[ack_seqno][7] 
       (.C(clk_in),
        .CE(\tcp_recv[ack_seqno][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [4]),
        .Q(\tcp_ctrl_recv[ack_seqno] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[ack_seqno][8] 
       (.C(clk_in),
        .CE(\tcp_recv[ack_seqno][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [5]),
        .Q(\tcp_ctrl_recv[ack_seqno] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[ack_seqno][9] 
       (.C(clk_in),
        .CE(\tcp_recv[ack_seqno][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [6]),
        .Q(\tcp_ctrl_recv[ack_seqno] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[got_ack] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[is_tcp_ack]__0 ),
        .Q(\tcp_ctrl_recv[got_ack] ),
        .R(\tcp_recv[got_ack]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[got_syn] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[is_tcp_syn_n_0_] ),
        .Q(\tcp_ctrl_recv[got_syn] ),
        .R(\tcp_recv[got_ack]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[window_len][0] 
       (.C(clk_in),
        .CE(\tcp_recv[window_len][15]_i_1_n_0 ),
        .D(w[0]),
        .Q(\tcp_ctrl_recv[window_len] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[window_len][10] 
       (.C(clk_in),
        .CE(\tcp_recv[window_len][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [7]),
        .Q(\tcp_recv_reg[window_len][15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[window_len][11] 
       (.C(clk_in),
        .CE(\tcp_recv[window_len][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [8]),
        .Q(\tcp_recv_reg[window_len][15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[window_len][12] 
       (.C(clk_in),
        .CE(\tcp_recv[window_len][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [9]),
        .Q(\tcp_recv_reg[window_len][15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[window_len][13] 
       (.C(clk_in),
        .CE(\tcp_recv[window_len][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [10]),
        .Q(\tcp_recv_reg[window_len][15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[window_len][14] 
       (.C(clk_in),
        .CE(\tcp_recv[window_len][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [11]),
        .Q(\tcp_recv_reg[window_len][15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[window_len][15] 
       (.C(clk_in),
        .CE(\tcp_recv[window_len][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [12]),
        .Q(\tcp_recv_reg[window_len][15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[window_len][1] 
       (.C(clk_in),
        .CE(\tcp_recv[window_len][15]_i_1_n_0 ),
        .D(w[1]),
        .Q(\tcp_recv_reg[window_len][15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[window_len][2] 
       (.C(clk_in),
        .CE(\tcp_recv[window_len][15]_i_1_n_0 ),
        .D(w[2]),
        .Q(\tcp_recv_reg[window_len][15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[window_len][3] 
       (.C(clk_in),
        .CE(\tcp_recv[window_len][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [0]),
        .Q(\tcp_recv_reg[window_len][15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[window_len][4] 
       (.C(clk_in),
        .CE(\tcp_recv[window_len][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [1]),
        .Q(\tcp_recv_reg[window_len][15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[window_len][5] 
       (.C(clk_in),
        .CE(\tcp_recv[window_len][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [2]),
        .Q(\tcp_recv_reg[window_len][15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[window_len][6] 
       (.C(clk_in),
        .CE(\tcp_recv[window_len][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [3]),
        .Q(\tcp_recv_reg[window_len][15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[window_len][7] 
       (.C(clk_in),
        .CE(\tcp_recv[window_len][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [4]),
        .Q(\tcp_recv_reg[window_len][15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[window_len][8] 
       (.C(clk_in),
        .CE(\tcp_recv[window_len][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [5]),
        .Q(\tcp_recv_reg[window_len][15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_recv_reg[window_len][9] 
       (.C(clk_in),
        .CE(\tcp_recv[window_len][15]_i_1_n_0 ),
        .D(\w_reg[15]_0 [6]),
        .Q(\tcp_recv_reg[window_len][15]_0 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000004400000)) 
    \tcp_seq_hi[15]_i_1 
       (.I0(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .I1(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I4(got_word_prev),
        .I5(\tcp_seq_hi[15]_i_3_n_0 ),
        .O(tcp_seq_hi));
  LUT3 #(
    .INIT(8'hB8)) 
    \tcp_seq_hi[15]_i_10 
       (.I0(tcp_seq_hi_reg[9]),
        .I1(\tcp_seq_hi[15]_i_12_n_0 ),
        .I2(\w_reg[15]_0 [6]),
        .O(\tcp_seq_hi[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tcp_seq_hi[15]_i_11 
       (.I0(tcp_seq_hi_reg[8]),
        .I1(\tcp_seq_hi[15]_i_12_n_0 ),
        .I2(\w_reg[15]_0 [5]),
        .O(\tcp_seq_hi[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \tcp_seq_hi[15]_i_12 
       (.I0(\info_counts[spurious]_i_4_n_0 ),
        .I1(\s[is_our_mac]_i_5_n_0 ),
        .I2(\s_reg[state] [4]),
        .I3(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I4(\s_reg[fill_ram_tcp_template]__0 ),
        .I5(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .O(\tcp_seq_hi[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \tcp_seq_hi[15]_i_3 
       (.I0(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I1(\s_reg[fill_ram_tcp_template]__0 ),
        .I2(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I3(\s_reg[state] [4]),
        .O(\tcp_seq_hi[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tcp_seq_hi[15]_i_4 
       (.I0(tcp_seq_hi_reg[15]),
        .I1(\tcp_seq_hi[15]_i_12_n_0 ),
        .I2(\w_reg[15]_0 [12]),
        .O(\tcp_seq_hi[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tcp_seq_hi[15]_i_5 
       (.I0(tcp_seq_hi_reg[14]),
        .I1(\tcp_seq_hi[15]_i_12_n_0 ),
        .I2(\w_reg[15]_0 [11]),
        .O(\tcp_seq_hi[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tcp_seq_hi[15]_i_6 
       (.I0(tcp_seq_hi_reg[13]),
        .I1(\tcp_seq_hi[15]_i_12_n_0 ),
        .I2(\w_reg[15]_0 [10]),
        .O(\tcp_seq_hi[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tcp_seq_hi[15]_i_7 
       (.I0(tcp_seq_hi_reg[12]),
        .I1(\tcp_seq_hi[15]_i_12_n_0 ),
        .I2(\w_reg[15]_0 [9]),
        .O(\tcp_seq_hi[15]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tcp_seq_hi[15]_i_8 
       (.I0(tcp_seq_hi_reg[11]),
        .I1(\tcp_seq_hi[15]_i_12_n_0 ),
        .I2(\w_reg[15]_0 [8]),
        .O(\tcp_seq_hi[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tcp_seq_hi[15]_i_9 
       (.I0(tcp_seq_hi_reg[10]),
        .I1(\tcp_seq_hi[15]_i_12_n_0 ),
        .I2(\w_reg[15]_0 [7]),
        .O(\tcp_seq_hi[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tcp_seq_hi[7]_i_10 
       (.I0(tcp_seq_hi_reg[0]),
        .I1(\tcp_seq_hi[15]_i_12_n_0 ),
        .I2(w[0]),
        .O(\tcp_seq_hi[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tcp_seq_hi[7]_i_2 
       (.I0(tcp_seq_lo_carry_reg_n_0),
        .I1(\tcp_seq_hi[15]_i_12_n_0 ),
        .O(\tcp_seq_hi[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tcp_seq_hi[7]_i_3 
       (.I0(tcp_seq_hi_reg[7]),
        .I1(\tcp_seq_hi[15]_i_12_n_0 ),
        .I2(\w_reg[15]_0 [4]),
        .O(\tcp_seq_hi[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tcp_seq_hi[7]_i_4 
       (.I0(tcp_seq_hi_reg[6]),
        .I1(\tcp_seq_hi[15]_i_12_n_0 ),
        .I2(\w_reg[15]_0 [3]),
        .O(\tcp_seq_hi[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tcp_seq_hi[7]_i_5 
       (.I0(tcp_seq_hi_reg[5]),
        .I1(\tcp_seq_hi[15]_i_12_n_0 ),
        .I2(\w_reg[15]_0 [2]),
        .O(\tcp_seq_hi[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tcp_seq_hi[7]_i_6 
       (.I0(tcp_seq_hi_reg[4]),
        .I1(\tcp_seq_hi[15]_i_12_n_0 ),
        .I2(\w_reg[15]_0 [1]),
        .O(\tcp_seq_hi[7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tcp_seq_hi[7]_i_7 
       (.I0(tcp_seq_hi_reg[3]),
        .I1(\tcp_seq_hi[15]_i_12_n_0 ),
        .I2(\w_reg[15]_0 [0]),
        .O(\tcp_seq_hi[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tcp_seq_hi[7]_i_8 
       (.I0(tcp_seq_hi_reg[2]),
        .I1(\tcp_seq_hi[15]_i_12_n_0 ),
        .I2(w[2]),
        .O(\tcp_seq_hi[7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tcp_seq_hi[7]_i_9 
       (.I0(tcp_seq_hi_reg[1]),
        .I1(\tcp_seq_hi[15]_i_12_n_0 ),
        .I2(w[1]),
        .O(\tcp_seq_hi[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_hi_reg[0] 
       (.C(clk_in),
        .CE(tcp_seq_hi),
        .D(\tcp_seq_hi_reg[7]_i_1_n_15 ),
        .Q(tcp_seq_hi_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_hi_reg[10] 
       (.C(clk_in),
        .CE(tcp_seq_hi),
        .D(\tcp_seq_hi_reg[15]_i_2_n_13 ),
        .Q(tcp_seq_hi_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_hi_reg[11] 
       (.C(clk_in),
        .CE(tcp_seq_hi),
        .D(\tcp_seq_hi_reg[15]_i_2_n_12 ),
        .Q(tcp_seq_hi_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_hi_reg[12] 
       (.C(clk_in),
        .CE(tcp_seq_hi),
        .D(\tcp_seq_hi_reg[15]_i_2_n_11 ),
        .Q(tcp_seq_hi_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_hi_reg[13] 
       (.C(clk_in),
        .CE(tcp_seq_hi),
        .D(\tcp_seq_hi_reg[15]_i_2_n_10 ),
        .Q(tcp_seq_hi_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_hi_reg[14] 
       (.C(clk_in),
        .CE(tcp_seq_hi),
        .D(\tcp_seq_hi_reg[15]_i_2_n_9 ),
        .Q(tcp_seq_hi_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_hi_reg[15] 
       (.C(clk_in),
        .CE(tcp_seq_hi),
        .D(\tcp_seq_hi_reg[15]_i_2_n_8 ),
        .Q(tcp_seq_hi_reg[15]),
        .R(1'b0));
  CARRY8 \tcp_seq_hi_reg[15]_i_2 
       (.CI(\tcp_seq_hi_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tcp_seq_hi_reg[15]_i_2_CO_UNCONNECTED [7],\tcp_seq_hi_reg[15]_i_2_n_1 ,\tcp_seq_hi_reg[15]_i_2_n_2 ,\tcp_seq_hi_reg[15]_i_2_n_3 ,\tcp_seq_hi_reg[15]_i_2_n_4 ,\tcp_seq_hi_reg[15]_i_2_n_5 ,\tcp_seq_hi_reg[15]_i_2_n_6 ,\tcp_seq_hi_reg[15]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\tcp_seq_hi_reg[15]_i_2_n_8 ,\tcp_seq_hi_reg[15]_i_2_n_9 ,\tcp_seq_hi_reg[15]_i_2_n_10 ,\tcp_seq_hi_reg[15]_i_2_n_11 ,\tcp_seq_hi_reg[15]_i_2_n_12 ,\tcp_seq_hi_reg[15]_i_2_n_13 ,\tcp_seq_hi_reg[15]_i_2_n_14 ,\tcp_seq_hi_reg[15]_i_2_n_15 }),
        .S({\tcp_seq_hi[15]_i_4_n_0 ,\tcp_seq_hi[15]_i_5_n_0 ,\tcp_seq_hi[15]_i_6_n_0 ,\tcp_seq_hi[15]_i_7_n_0 ,\tcp_seq_hi[15]_i_8_n_0 ,\tcp_seq_hi[15]_i_9_n_0 ,\tcp_seq_hi[15]_i_10_n_0 ,\tcp_seq_hi[15]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_hi_reg[1] 
       (.C(clk_in),
        .CE(tcp_seq_hi),
        .D(\tcp_seq_hi_reg[7]_i_1_n_14 ),
        .Q(tcp_seq_hi_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_hi_reg[2] 
       (.C(clk_in),
        .CE(tcp_seq_hi),
        .D(\tcp_seq_hi_reg[7]_i_1_n_13 ),
        .Q(tcp_seq_hi_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_hi_reg[3] 
       (.C(clk_in),
        .CE(tcp_seq_hi),
        .D(\tcp_seq_hi_reg[7]_i_1_n_12 ),
        .Q(tcp_seq_hi_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_hi_reg[4] 
       (.C(clk_in),
        .CE(tcp_seq_hi),
        .D(\tcp_seq_hi_reg[7]_i_1_n_11 ),
        .Q(tcp_seq_hi_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_hi_reg[5] 
       (.C(clk_in),
        .CE(tcp_seq_hi),
        .D(\tcp_seq_hi_reg[7]_i_1_n_10 ),
        .Q(tcp_seq_hi_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_hi_reg[6] 
       (.C(clk_in),
        .CE(tcp_seq_hi),
        .D(\tcp_seq_hi_reg[7]_i_1_n_9 ),
        .Q(tcp_seq_hi_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_hi_reg[7] 
       (.C(clk_in),
        .CE(tcp_seq_hi),
        .D(\tcp_seq_hi_reg[7]_i_1_n_8 ),
        .Q(tcp_seq_hi_reg[7]),
        .R(1'b0));
  CARRY8 \tcp_seq_hi_reg[7]_i_1 
       (.CI(\tcp_seq_hi[7]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\tcp_seq_hi_reg[7]_i_1_n_0 ,\tcp_seq_hi_reg[7]_i_1_n_1 ,\tcp_seq_hi_reg[7]_i_1_n_2 ,\tcp_seq_hi_reg[7]_i_1_n_3 ,\tcp_seq_hi_reg[7]_i_1_n_4 ,\tcp_seq_hi_reg[7]_i_1_n_5 ,\tcp_seq_hi_reg[7]_i_1_n_6 ,\tcp_seq_hi_reg[7]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\tcp_seq_hi_reg[7]_i_1_n_8 ,\tcp_seq_hi_reg[7]_i_1_n_9 ,\tcp_seq_hi_reg[7]_i_1_n_10 ,\tcp_seq_hi_reg[7]_i_1_n_11 ,\tcp_seq_hi_reg[7]_i_1_n_12 ,\tcp_seq_hi_reg[7]_i_1_n_13 ,\tcp_seq_hi_reg[7]_i_1_n_14 ,\tcp_seq_hi_reg[7]_i_1_n_15 }),
        .S({\tcp_seq_hi[7]_i_3_n_0 ,\tcp_seq_hi[7]_i_4_n_0 ,\tcp_seq_hi[7]_i_5_n_0 ,\tcp_seq_hi[7]_i_6_n_0 ,\tcp_seq_hi[7]_i_7_n_0 ,\tcp_seq_hi[7]_i_8_n_0 ,\tcp_seq_hi[7]_i_9_n_0 ,\tcp_seq_hi[7]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_hi_reg[8] 
       (.C(clk_in),
        .CE(tcp_seq_hi),
        .D(\tcp_seq_hi_reg[15]_i_2_n_15 ),
        .Q(tcp_seq_hi_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_hi_reg[9] 
       (.C(clk_in),
        .CE(tcp_seq_hi),
        .D(\tcp_seq_hi_reg[15]_i_2_n_14 ),
        .Q(tcp_seq_hi_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \tcp_seq_lo[15]_i_1 
       (.I0(got_word_prev),
        .I1(\tcp_seq_lo[15]_i_2_n_0 ),
        .I2(\FSM_sequential_s_reg[state][6]_rep_n_0 ),
        .I3(\FSM_sequential_s_reg[state][5]_rep_n_0 ),
        .I4(\s_reg[fill_ram_tcp_template]__0 ),
        .I5(\tcp_seq_lo[15]_i_3_n_0 ),
        .O(tcp_seq_lo));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tcp_seq_lo[15]_i_2 
       (.I0(\FSM_sequential_s_reg[state][2]_rep_n_0 ),
        .I1(\s_reg[state] [4]),
        .O(\tcp_seq_lo[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tcp_seq_lo[15]_i_3 
       (.I0(\FSM_sequential_s_reg[state][1]_rep__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][0]_rep_n_0 ),
        .I2(\FSM_sequential_s_reg[state][3]_rep_n_0 ),
        .O(\tcp_seq_lo[15]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    tcp_seq_lo_carry_reg
       (.C(clk_in),
        .CE(tcp_seq_lo),
        .D(p_0_in__1),
        .Q(tcp_seq_lo_carry_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_lo_reg[0] 
       (.C(clk_in),
        .CE(tcp_seq_lo),
        .D(\w_plus_1_reg_n_0_[0] ),
        .Q(\tcp_seq_lo_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_lo_reg[10] 
       (.C(clk_in),
        .CE(tcp_seq_lo),
        .D(\w_plus_1_reg_n_0_[10] ),
        .Q(\tcp_seq_lo_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_lo_reg[11] 
       (.C(clk_in),
        .CE(tcp_seq_lo),
        .D(\w_plus_1_reg_n_0_[11] ),
        .Q(\tcp_seq_lo_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_lo_reg[12] 
       (.C(clk_in),
        .CE(tcp_seq_lo),
        .D(\w_plus_1_reg_n_0_[12] ),
        .Q(\tcp_seq_lo_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_lo_reg[13] 
       (.C(clk_in),
        .CE(tcp_seq_lo),
        .D(\w_plus_1_reg_n_0_[13] ),
        .Q(\tcp_seq_lo_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_lo_reg[14] 
       (.C(clk_in),
        .CE(tcp_seq_lo),
        .D(\w_plus_1_reg_n_0_[14] ),
        .Q(\tcp_seq_lo_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_lo_reg[15] 
       (.C(clk_in),
        .CE(tcp_seq_lo),
        .D(\w_plus_1_reg_n_0_[15] ),
        .Q(\tcp_seq_lo_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_lo_reg[1] 
       (.C(clk_in),
        .CE(tcp_seq_lo),
        .D(\w_plus_1_reg_n_0_[1] ),
        .Q(\tcp_seq_lo_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_lo_reg[2] 
       (.C(clk_in),
        .CE(tcp_seq_lo),
        .D(\w_plus_1_reg_n_0_[2] ),
        .Q(\tcp_seq_lo_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_lo_reg[3] 
       (.C(clk_in),
        .CE(tcp_seq_lo),
        .D(\w_plus_1_reg_n_0_[3] ),
        .Q(\tcp_seq_lo_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_lo_reg[4] 
       (.C(clk_in),
        .CE(tcp_seq_lo),
        .D(\w_plus_1_reg_n_0_[4] ),
        .Q(\tcp_seq_lo_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_lo_reg[5] 
       (.C(clk_in),
        .CE(tcp_seq_lo),
        .D(\w_plus_1_reg_n_0_[5] ),
        .Q(\tcp_seq_lo_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_lo_reg[6] 
       (.C(clk_in),
        .CE(tcp_seq_lo),
        .D(\w_plus_1_reg_n_0_[6] ),
        .Q(\tcp_seq_lo_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_lo_reg[7] 
       (.C(clk_in),
        .CE(tcp_seq_lo),
        .D(\w_plus_1_reg_n_0_[7] ),
        .Q(\tcp_seq_lo_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_lo_reg[8] 
       (.C(clk_in),
        .CE(tcp_seq_lo),
        .D(\w_plus_1_reg_n_0_[8] ),
        .Q(\tcp_seq_lo_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tcp_seq_lo_reg[9] 
       (.C(clk_in),
        .CE(tcp_seq_lo),
        .D(\w_plus_1_reg_n_0_[9] ),
        .Q(\tcp_seq_lo_reg_n_0_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \w_minus_0x0100[14]_i_2 
       (.I0(D[14]),
        .O(\w_minus_0x0100[14]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_minus_0x0100[14]_i_3 
       (.I0(D[13]),
        .O(\w_minus_0x0100[14]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_minus_0x0100[14]_i_4 
       (.I0(D[12]),
        .O(\w_minus_0x0100[14]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_minus_0x0100[14]_i_5 
       (.I0(D[11]),
        .O(\w_minus_0x0100[14]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_minus_0x0100[14]_i_6 
       (.I0(D[10]),
        .O(\w_minus_0x0100[14]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_minus_0x0100[14]_i_7 
       (.I0(D[9]),
        .O(\w_minus_0x0100[14]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_minus_0x0100[14]_i_8 
       (.I0(D[8]),
        .O(\w_minus_0x0100[14]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_minus_0x0100[15]_i_2 
       (.I0(D[15]),
        .O(\w_minus_0x0100[15]_i_2_n_0 ));
  FDRE \w_minus_0x0100_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_minus_0x0100_reg[14]_i_1_n_12 ),
        .Q(w_minus_0x0100[10]),
        .R(1'b0));
  FDRE \w_minus_0x0100_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_minus_0x0100_reg[14]_i_1_n_11 ),
        .Q(w_minus_0x0100[11]),
        .R(1'b0));
  FDRE \w_minus_0x0100_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_minus_0x0100_reg[14]_i_1_n_10 ),
        .Q(w_minus_0x0100[12]),
        .R(1'b0));
  FDRE \w_minus_0x0100_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_minus_0x0100_reg[14]_i_1_n_9 ),
        .Q(w_minus_0x0100[13]),
        .R(1'b0));
  FDRE \w_minus_0x0100_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_minus_0x0100_reg[14]_i_1_n_8 ),
        .Q(w_minus_0x0100[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \w_minus_0x0100_reg[14]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\w_minus_0x0100_reg[14]_i_1_n_0 ,\w_minus_0x0100_reg[14]_i_1_n_1 ,\w_minus_0x0100_reg[14]_i_1_n_2 ,\w_minus_0x0100_reg[14]_i_1_n_3 ,\w_minus_0x0100_reg[14]_i_1_n_4 ,\w_minus_0x0100_reg[14]_i_1_n_5 ,\w_minus_0x0100_reg[14]_i_1_n_6 ,\w_minus_0x0100_reg[14]_i_1_n_7 }),
        .DI({D[14:8],1'b0}),
        .O({\w_minus_0x0100_reg[14]_i_1_n_8 ,\w_minus_0x0100_reg[14]_i_1_n_9 ,\w_minus_0x0100_reg[14]_i_1_n_10 ,\w_minus_0x0100_reg[14]_i_1_n_11 ,\w_minus_0x0100_reg[14]_i_1_n_12 ,\w_minus_0x0100_reg[14]_i_1_n_13 ,\w_minus_0x0100_reg[14]_i_1_n_14 ,\w_minus_0x0100_reg[14]_i_1_n_15 }),
        .S({\w_minus_0x0100[14]_i_2_n_0 ,\w_minus_0x0100[14]_i_3_n_0 ,\w_minus_0x0100[14]_i_4_n_0 ,\w_minus_0x0100[14]_i_5_n_0 ,\w_minus_0x0100[14]_i_6_n_0 ,\w_minus_0x0100[14]_i_7_n_0 ,\w_minus_0x0100[14]_i_8_n_0 ,D[7]}));
  FDRE \w_minus_0x0100_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_minus_0x0100_reg[15]_i_1_n_15 ),
        .Q(w_minus_0x0100[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \w_minus_0x0100_reg[15]_i_1 
       (.CI(\w_minus_0x0100_reg[14]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_w_minus_0x0100_reg[15]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_w_minus_0x0100_reg[15]_i_1_O_UNCONNECTED [7:1],\w_minus_0x0100_reg[15]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\w_minus_0x0100[15]_i_2_n_0 }));
  FDRE \w_minus_0x0100_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[1]),
        .Q(w_minus_0x0100[1]),
        .R(1'b0));
  FDRE \w_minus_0x0100_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[2]),
        .Q(w_minus_0x0100[2]),
        .R(1'b0));
  FDRE \w_minus_0x0100_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[3]),
        .Q(w_minus_0x0100[3]),
        .R(1'b0));
  FDRE \w_minus_0x0100_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[4]),
        .Q(w_minus_0x0100[4]),
        .R(1'b0));
  FDRE \w_minus_0x0100_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[5]),
        .Q(w_minus_0x0100[5]),
        .R(1'b0));
  FDRE \w_minus_0x0100_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[6]),
        .Q(w_minus_0x0100[6]),
        .R(1'b0));
  FDRE \w_minus_0x0100_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_minus_0x0100_reg[14]_i_1_n_15 ),
        .Q(w_minus_0x0100[7]),
        .R(1'b0));
  FDRE \w_minus_0x0100_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_minus_0x0100_reg[14]_i_1_n_14 ),
        .Q(w_minus_0x0100[8]),
        .R(1'b0));
  FDRE \w_minus_0x0100_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_minus_0x0100_reg[14]_i_1_n_13 ),
        .Q(w_minus_0x0100[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA9A)) 
    \w_minus_6[10]_i_1 
       (.I0(D[10]),
        .I1(D[9]),
        .I2(is_icmp_i_2_n_0),
        .I3(D[3]),
        .I4(\w_minus_6[10]_i_2_n_0 ),
        .I5(D[8]),
        .O(\w_minus_6[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \w_minus_6[10]_i_2 
       (.I0(D[1]),
        .I1(D[2]),
        .O(\w_minus_6[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \w_minus_6[1]_i_1 
       (.I0(D[1]),
        .O(\w_minus_6[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \w_minus_6[2]_i_1 
       (.I0(D[1]),
        .I1(D[2]),
        .O(\w_minus_6[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \w_minus_6[3]_i_1 
       (.I0(D[3]),
        .I1(D[2]),
        .I2(D[1]),
        .O(\w_minus_6[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hAA95)) 
    \w_minus_6[4]_i_1 
       (.I0(D[4]),
        .I1(D[1]),
        .I2(D[2]),
        .I3(D[3]),
        .O(\w_minus_6[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hAAA9A9A9)) 
    \w_minus_6[5]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[2]),
        .I4(D[1]),
        .O(\w_minus_6[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA9AAA9AAA9)) 
    \w_minus_6[6]_i_1 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[5]),
        .I3(D[3]),
        .I4(D[2]),
        .I5(D[1]),
        .O(\w_minus_6[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h95AA)) 
    \w_minus_6[7]_i_1 
       (.I0(D[7]),
        .I1(D[1]),
        .I2(D[2]),
        .I3(is_w_0201_i_4_n_0),
        .O(\w_minus_6[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA9AAAAAAAA)) 
    \w_minus_6[8]_i_1 
       (.I0(D[8]),
        .I1(D[5]),
        .I2(D[4]),
        .I3(D[7]),
        .I4(D[6]),
        .I5(\w_minus_6[8]_i_2_n_0 ),
        .O(\w_minus_6[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \w_minus_6[8]_i_2 
       (.I0(D[3]),
        .I1(D[2]),
        .I2(D[1]),
        .O(\w_minus_6[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA999AAAAAAAA)) 
    \w_minus_6[9]_i_1 
       (.I0(D[9]),
        .I1(D[8]),
        .I2(D[1]),
        .I3(D[2]),
        .I4(D[3]),
        .I5(is_icmp_i_2_n_0),
        .O(\w_minus_6[9]_i_1_n_0 ));
  FDRE \w_minus_6_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[0]),
        .Q(w_minus_6[0]),
        .R(1'b0));
  FDRE \w_minus_6_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_minus_6[10]_i_1_n_0 ),
        .Q(w_minus_6[10]),
        .R(1'b0));
  FDRE \w_minus_6_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_minus_6[1]_i_1_n_0 ),
        .Q(w_minus_6[1]),
        .R(1'b0));
  FDRE \w_minus_6_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_minus_6[2]_i_1_n_0 ),
        .Q(w_minus_6[2]),
        .R(1'b0));
  FDRE \w_minus_6_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_minus_6[3]_i_1_n_0 ),
        .Q(w_minus_6[3]),
        .R(1'b0));
  FDRE \w_minus_6_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_minus_6[4]_i_1_n_0 ),
        .Q(w_minus_6[4]),
        .R(1'b0));
  FDRE \w_minus_6_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_minus_6[5]_i_1_n_0 ),
        .Q(w_minus_6[5]),
        .R(1'b0));
  FDRE \w_minus_6_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_minus_6[6]_i_1_n_0 ),
        .Q(w_minus_6[6]),
        .R(1'b0));
  FDRE \w_minus_6_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_minus_6[7]_i_1_n_0 ),
        .Q(w_minus_6[7]),
        .R(1'b0));
  FDRE \w_minus_6_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_minus_6[8]_i_1_n_0 ),
        .Q(w_minus_6[8]),
        .R(1'b0));
  FDRE \w_minus_6_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_minus_6[9]_i_1_n_0 ),
        .Q(w_minus_6[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \w_plus_1[0]_i_1 
       (.I0(D[0]),
        .O(\w_plus_1[0]_i_1_n_0 ));
  FDRE \w_plus_1_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_plus_1[0]_i_1_n_0 ),
        .Q(\w_plus_1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \w_plus_1_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_plus_1_reg[16]_i_1_n_14 ),
        .Q(\w_plus_1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \w_plus_1_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_plus_1_reg[16]_i_1_n_13 ),
        .Q(\w_plus_1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \w_plus_1_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_plus_1_reg[16]_i_1_n_12 ),
        .Q(\w_plus_1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \w_plus_1_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_plus_1_reg[16]_i_1_n_11 ),
        .Q(\w_plus_1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \w_plus_1_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_plus_1_reg[16]_i_1_n_10 ),
        .Q(\w_plus_1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \w_plus_1_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_plus_1_reg[16]_i_1_n_9 ),
        .Q(\w_plus_1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \w_plus_1_reg[16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_plus_1_reg[16]_i_1_n_0 ),
        .Q(p_0_in__1),
        .R(1'b0));
  CARRY8 \w_plus_1_reg[16]_i_1 
       (.CI(\w_plus_1_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\w_plus_1_reg[16]_i_1_n_0 ,\NLW_w_plus_1_reg[16]_i_1_CO_UNCONNECTED [6],\w_plus_1_reg[16]_i_1_n_2 ,\w_plus_1_reg[16]_i_1_n_3 ,\w_plus_1_reg[16]_i_1_n_4 ,\w_plus_1_reg[16]_i_1_n_5 ,\w_plus_1_reg[16]_i_1_n_6 ,\w_plus_1_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_w_plus_1_reg[16]_i_1_O_UNCONNECTED [7],\w_plus_1_reg[16]_i_1_n_9 ,\w_plus_1_reg[16]_i_1_n_10 ,\w_plus_1_reg[16]_i_1_n_11 ,\w_plus_1_reg[16]_i_1_n_12 ,\w_plus_1_reg[16]_i_1_n_13 ,\w_plus_1_reg[16]_i_1_n_14 ,\w_plus_1_reg[16]_i_1_n_15 }),
        .S({1'b1,D[15:9]}));
  FDRE \w_plus_1_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_plus_1_reg[8]_i_1_n_15 ),
        .Q(\w_plus_1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \w_plus_1_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_plus_1_reg[8]_i_1_n_14 ),
        .Q(\w_plus_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \w_plus_1_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_plus_1_reg[8]_i_1_n_13 ),
        .Q(\w_plus_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \w_plus_1_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_plus_1_reg[8]_i_1_n_12 ),
        .Q(\w_plus_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \w_plus_1_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_plus_1_reg[8]_i_1_n_11 ),
        .Q(\w_plus_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \w_plus_1_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_plus_1_reg[8]_i_1_n_10 ),
        .Q(\w_plus_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \w_plus_1_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_plus_1_reg[8]_i_1_n_9 ),
        .Q(\w_plus_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \w_plus_1_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_plus_1_reg[8]_i_1_n_8 ),
        .Q(\w_plus_1_reg_n_0_[8] ),
        .R(1'b0));
  CARRY8 \w_plus_1_reg[8]_i_1 
       (.CI(D[0]),
        .CI_TOP(1'b0),
        .CO({\w_plus_1_reg[8]_i_1_n_0 ,\w_plus_1_reg[8]_i_1_n_1 ,\w_plus_1_reg[8]_i_1_n_2 ,\w_plus_1_reg[8]_i_1_n_3 ,\w_plus_1_reg[8]_i_1_n_4 ,\w_plus_1_reg[8]_i_1_n_5 ,\w_plus_1_reg[8]_i_1_n_6 ,\w_plus_1_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\w_plus_1_reg[8]_i_1_n_8 ,\w_plus_1_reg[8]_i_1_n_9 ,\w_plus_1_reg[8]_i_1_n_10 ,\w_plus_1_reg[8]_i_1_n_11 ,\w_plus_1_reg[8]_i_1_n_12 ,\w_plus_1_reg[8]_i_1_n_13 ,\w_plus_1_reg[8]_i_1_n_14 ,\w_plus_1_reg[8]_i_1_n_15 }),
        .S(D[8:1]));
  FDRE \w_plus_1_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\w_plus_1_reg[16]_i_1_n_15 ),
        .Q(\w_plus_1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[0]),
        .Q(w[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[10]),
        .Q(\w_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[11]),
        .Q(\w_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[12]),
        .Q(\w_reg[15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[13]),
        .Q(\w_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[14]),
        .Q(\w_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[15]),
        .Q(\w_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[1]),
        .Q(w[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[2]),
        .Q(w[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[3]),
        .Q(\w_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[4]),
        .Q(\w_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[5]),
        .Q(\w_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[6]),
        .Q(\w_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[7]),
        .Q(\w_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[8]),
        .Q(\w_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \w_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[9]),
        .Q(\w_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_prev1_reg[0]__0 
       (.C(clk_in),
        .CE(1'b1),
        .D(\word_prev1_reg[0]__0_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_prev1_reg[10]__0 
       (.C(clk_in),
        .CE(1'b1),
        .D(\word_prev1_reg[10]__0_1 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_prev1_reg[11]__0 
       (.C(clk_in),
        .CE(1'b1),
        .D(\word_prev1_reg[11]__0_0 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_prev1_reg[12]__0 
       (.C(clk_in),
        .CE(1'b1),
        .D(\word_prev1_reg[12]__0_0 ),
        .Q(D[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_prev1_reg[13]__0 
       (.C(clk_in),
        .CE(1'b1),
        .D(\word_prev1_reg[13]__0_0 ),
        .Q(D[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_prev1_reg[14]__0 
       (.C(clk_in),
        .CE(1'b1),
        .D(\word_prev1_reg[14]__0_0 ),
        .Q(D[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_prev1_reg[15]__0 
       (.C(clk_in),
        .CE(1'b1),
        .D(\word_prev1_reg[15]__0_7 ),
        .Q(D[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_prev1_reg[1]__0 
       (.C(clk_in),
        .CE(1'b1),
        .D(\word_prev1_reg[1]__0_0 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \word_prev1_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(Q),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_prev1_reg[3]__0 
       (.C(clk_in),
        .CE(1'b1),
        .D(\word_prev1_reg[3]__0_0 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_prev1_reg[4]__0 
       (.C(clk_in),
        .CE(1'b1),
        .D(\word_prev1_reg[4]__0_0 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_prev1_reg[5]__0 
       (.C(clk_in),
        .CE(1'b1),
        .D(\word_prev1_reg[5]__0_0 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_prev1_reg[6]__0 
       (.C(clk_in),
        .CE(1'b1),
        .D(\word_prev1_reg[6]__0_0 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_prev1_reg[7]__0 
       (.C(clk_in),
        .CE(1'b1),
        .D(\word_prev1_reg[7]__0_0 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_prev1_reg[8]__0 
       (.C(clk_in),
        .CE(1'b1),
        .D(\word_prev1_reg[8]__0_1 ),
        .Q(D[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \word_prev1_reg[9]__0 
       (.C(clk_in),
        .CE(1'b1),
        .D(\word_prev1_reg[9]__0_1 ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fnet_local_reg" *) 
module top_block_fakernet_top_0_0_fnet_local_reg
   (DOUTBDOUT,
    reg_read_prev,
    reg_read_prev2,
    \mdio_latched_reg[17]_0 ,
    mdio_req_reg_0,
    tcp_reset,
    \rawregs_reg[3]_11 ,
    reg_int_done,
    \testctrl_reg_reg[4][31]_0 ,
    D,
    \testctrl_reg_reg[1][15]_0 ,
    \testctrl_reg_reg[0][31]_0 ,
    \testctrl_reg_reg[0][20]_0 ,
    \testctrl_reg_reg[3][31]_0 ,
    \regacc_pre2_addr_reg[2] ,
    \regacc_pre2_addr_reg[2]_0 ,
    \regacc_pre2_addr_reg[2]_1 ,
    \regacc_pre2_addr_reg[2]_2 ,
    \regacc_pre2_addr_reg[2]_3 ,
    \regacc_pre2_addr_reg[2]_4 ,
    \regacc_pre2_addr_reg[2]_5 ,
    \regacc_pre2_addr_reg[2]_6 ,
    \regacc_pre2_addr_reg[2]_7 ,
    \regacc_pre2_addr_reg[2]_8 ,
    \regacc_pre2_addr_reg[2]_9 ,
    \regacc_pre2_addr_reg[2]_10 ,
    \testctrl_reg_reg[3][20]_0 ,
    \testctrl_reg_reg[2][31]_0 ,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    \testctrl_reg_reg[7][31]_0 ,
    \testctrl_reg_reg[6][31]_0 ,
    \testctrl_reg_reg[5][31]_0 ,
    \testctrl_reg_reg[7][27]_0 ,
    \testctrl_reg_reg[3][27]_0 ,
    \testctrl_reg_reg[7][26]_0 ,
    \testctrl_reg_reg[3][26]_0 ,
    \testctrl_reg_reg[7][22]_0 ,
    \testctrl_reg_reg[3][22]_0 ,
    \testctrl_reg_reg[3][19]_0 ,
    \testctrl_reg_reg[7][19]_0 ,
    \testctrl_reg_reg[7][18]_0 ,
    \testctrl_reg_reg[3][18]_0 ,
    \testctrl_reg_reg[7][17]_0 ,
    \testctrl_reg_reg[3][17]_0 ,
    \testctrl_reg_reg[7][15]_0 ,
    \testctrl_reg_reg[3][15]_0 ,
    \regacc_pre2_addr_reg[2]_11 ,
    \testctrl_reg_reg[7][4]_0 ,
    \testctrl_reg_reg[3][4]_0 ,
    \regacc_pre2_addr_reg[2]_12 ,
    \regacc_pre2_addr_reg[2]_13 ,
    S,
    x_is_s_payload_len_ge_tc_limit_tcp_payload,
    \testctrl_reg_reg[2][0]_0 ,
    \testctrl_reg_reg[2][0]_1 ,
    \xor_state_reg[44] ,
    E,
    \testctrl_reg_reg[4][6]_0 ,
    \mdio_req_d_reg[31]_0 ,
    \rawregs_reg[4][14]_0 ,
    \rawregs_reg[5][15]_0 ,
    \rawregs_reg[8][15]_0 ,
    \reg_data_rd_reg[31]_0 ,
    clk_in,
    \dp_ram_counts[port_b][o][rd] ,
    Q,
    ram_reg_bram_0_4,
    reg_int_read,
    access_done1_out,
    access_done0,
    \tcp_ctrl_stat[base_seqno] ,
    access_done_reg_0,
    \s_stat_reg[window_sz][15] ,
    \s_stat_reg[window_sz][15]_0 ,
    \reg_data_rd_reg[15]_0 ,
    \reg_data_rd_reg[25]_0 ,
    \reg_data_rd_reg[24]_0 ,
    \reg_data_rd_reg[30]_0 ,
    \reg_data_rd_reg[23]_0 ,
    \reg_data_rd_reg[14]_0 ,
    \reg_data_rd_reg[30]_1 ,
    is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2,
    CO,
    lcl_datagen_write,
    lcl_datagen_commit,
    chance_ok_reg_i_2_0,
    chance_ok_reg,
    chance_ok_reg_0,
    reset_prev,
    data_write_reg_i_3_0,
    \testctrl_reg_reg[0][31]_1 ,
    \testctrl_reg_reg[6][31]_1 ,
    \testctrl_reg_reg[1][31]_0 ,
    \testctrl_reg_reg[2][0]_2 ,
    \testctrl_reg_reg[3][31]_1 ,
    \testctrl_reg_reg[4][31]_1 ,
    \testctrl_reg_reg[5][0]_0 ,
    \testctrl_reg_reg[6][31]_2 ,
    \testctrl_reg_reg[7][31]_1 ,
    \astat[filled] ,
    \astat[unsent] ,
    \rawregs_reg[5][15]_1 ,
    \astat[cur_off] ,
    \reg_data_rd_reg[16]_0 ,
    \reg_data_rd_reg[31]_1 ,
    \reg_data_rd_reg[15]_1 ,
    \reg_data_rd_reg[12]_0 ,
    \reg_data_rd_reg[9]_0 ,
    \reg_data_rd_reg[5]_0 ,
    \reg_data_rd_reg[4]_0 ,
    \reg_data_rd_reg[2]_0 ,
    \to_count_reg[78]_0 ,
    \to_count_reg[77]_0 ,
    \to_count_reg[76]_0 ,
    \to_count_reg[74]_0 ,
    \to_count_reg[73]_0 ,
    \to_count_reg[72]_0 ,
    \to_count_reg[71]_0 ,
    \info_counts[pkt_gen] ,
    \to_count_reg[69]_0 ,
    \to_count_reg[68]_0 ,
    \to_count_reg[67]_0 ,
    \to_count_reg[66]_0 ,
    \to_count_reg[65]_0 ,
    \to_count_reg[64]_0 ,
    \to_count_reg[63]_0 ,
    \info_counts[udp_idp] ,
    \to_count_reg[61]_0 ,
    \to_count_reg[60]_0 ,
    \to_count_reg[59]_0 ,
    \to_count_reg[58]_0 ,
    \ts_info_counts[did_keepalive] ,
    \ts_info_counts[new_rtt_est] ,
    \ts_info_counts[got_syn] ,
    \ts_info_counts[connect] ,
    \ts_info_counts[abort_repeat] ,
    \ts_info_counts[twice_same_ack] ,
    \ts_info_counts[same_ack] ,
    \ts_info_counts[got_meas_rtt] ,
    \ts_info_counts[got_ack] ,
    \ts_info_counts[did_repeat] ,
    \ts_info_counts[start_meas_rtt] ,
    \to_count_reg[44]_0 ,
    \to_count_reg[43]_0 ,
    \out_info[udp] ,
    \to_count_reg[33]_0 ,
    \to_count_reg[27]_0 ,
    \to_count_reg[26]_0 ,
    \to_count_reg[25]_0 ,
    \to_count_reg[24]_0 ,
    \to_count_reg[23]_0 ,
    \to_count_reg[22]_0 ,
    \to_count_reg[21]_0 ,
    \to_count_reg[20]_0 ,
    \to_count_reg[19]_0 ,
    \to_count_reg[18]_0 ,
    \to_count_reg[17]_0 ,
    \to_count_reg[16]_0 ,
    \to_count_reg[15]_0 ,
    \to_count_reg[14]_0 ,
    \to_count_reg[13]_0 ,
    \to_count_reg[12]_0 ,
    \to_count_reg[11]_0 ,
    \to_count_reg[10]_0 ,
    \to_count_reg[9]_0 ,
    \to_count_reg[8]_0 ,
    \to_count_reg[7]_0 ,
    \to_count_reg[6]_0 ,
    \to_count_reg[5]_0 ,
    \to_count_reg[4]_0 ,
    \to_count_reg[3]_0 ,
    \to_count_reg[2]_0 ,
    \to_count_reg[1]_0 );
  output [8:0]DOUTBDOUT;
  output reg_read_prev;
  output reg_read_prev2;
  output \mdio_latched_reg[17]_0 ;
  output mdio_req_reg_0;
  output tcp_reset;
  output [14:0]\rawregs_reg[3]_11 ;
  output reg_int_done;
  output [7:0]\testctrl_reg_reg[4][31]_0 ;
  output [14:0]D;
  output [15:0]\testctrl_reg_reg[1][15]_0 ;
  output \testctrl_reg_reg[0][31]_0 ;
  output [10:0]\testctrl_reg_reg[0][20]_0 ;
  output [15:0]\testctrl_reg_reg[3][31]_0 ;
  output \regacc_pre2_addr_reg[2] ;
  output \regacc_pre2_addr_reg[2]_0 ;
  output \regacc_pre2_addr_reg[2]_1 ;
  output \regacc_pre2_addr_reg[2]_2 ;
  output \regacc_pre2_addr_reg[2]_3 ;
  output \regacc_pre2_addr_reg[2]_4 ;
  output \regacc_pre2_addr_reg[2]_5 ;
  output \regacc_pre2_addr_reg[2]_6 ;
  output \regacc_pre2_addr_reg[2]_7 ;
  output \regacc_pre2_addr_reg[2]_8 ;
  output \regacc_pre2_addr_reg[2]_9 ;
  output \regacc_pre2_addr_reg[2]_10 ;
  output \testctrl_reg_reg[3][20]_0 ;
  output [1:0]\testctrl_reg_reg[2][31]_0 ;
  output ram_reg_bram_0;
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output [1:0]\testctrl_reg_reg[7][31]_0 ;
  output [1:0]\testctrl_reg_reg[6][31]_0 ;
  output [5:0]\testctrl_reg_reg[5][31]_0 ;
  output \testctrl_reg_reg[7][27]_0 ;
  output \testctrl_reg_reg[3][27]_0 ;
  output \testctrl_reg_reg[7][26]_0 ;
  output \testctrl_reg_reg[3][26]_0 ;
  output \testctrl_reg_reg[7][22]_0 ;
  output \testctrl_reg_reg[3][22]_0 ;
  output \testctrl_reg_reg[3][19]_0 ;
  output \testctrl_reg_reg[7][19]_0 ;
  output \testctrl_reg_reg[7][18]_0 ;
  output \testctrl_reg_reg[3][18]_0 ;
  output \testctrl_reg_reg[7][17]_0 ;
  output \testctrl_reg_reg[3][17]_0 ;
  output \testctrl_reg_reg[7][15]_0 ;
  output \testctrl_reg_reg[3][15]_0 ;
  output \regacc_pre2_addr_reg[2]_11 ;
  output \testctrl_reg_reg[7][4]_0 ;
  output \testctrl_reg_reg[3][4]_0 ;
  output \regacc_pre2_addr_reg[2]_12 ;
  output \regacc_pre2_addr_reg[2]_13 ;
  output [4:0]S;
  output x_is_s_payload_len_ge_tc_limit_tcp_payload;
  output \testctrl_reg_reg[2][0]_0 ;
  output \testctrl_reg_reg[2][0]_1 ;
  output \xor_state_reg[44] ;
  output [0:0]E;
  output [0:0]\testctrl_reg_reg[4][6]_0 ;
  output [11:0]\mdio_req_d_reg[31]_0 ;
  output [14:0]\rawregs_reg[4][14]_0 ;
  output [14:0]\rawregs_reg[5][15]_0 ;
  output [15:0]\rawregs_reg[8][15]_0 ;
  output [31:0]\reg_data_rd_reg[31]_0 ;
  input clk_in;
  input \dp_ram_counts[port_b][o][rd] ;
  input [8:0]Q;
  input [0:0]ram_reg_bram_0_4;
  input reg_int_read;
  input access_done1_out;
  input access_done0;
  input [0:0]\tcp_ctrl_stat[base_seqno] ;
  input access_done_reg_0;
  input [0:0]\s_stat_reg[window_sz][15] ;
  input [14:0]\s_stat_reg[window_sz][15]_0 ;
  input \reg_data_rd_reg[15]_0 ;
  input \reg_data_rd_reg[25]_0 ;
  input \reg_data_rd_reg[24]_0 ;
  input \reg_data_rd_reg[30]_0 ;
  input \reg_data_rd_reg[23]_0 ;
  input \reg_data_rd_reg[14]_0 ;
  input \reg_data_rd_reg[30]_1 ;
  input [8:0]is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2;
  input [0:0]CO;
  input lcl_datagen_write;
  input lcl_datagen_commit;
  input [31:0]chance_ok_reg_i_2_0;
  input chance_ok_reg;
  input chance_ok_reg_0;
  input reset_prev;
  input [5:0]data_write_reg_i_3_0;
  input [0:0]\testctrl_reg_reg[0][31]_1 ;
  input [31:0]\testctrl_reg_reg[6][31]_1 ;
  input [0:0]\testctrl_reg_reg[1][31]_0 ;
  input [0:0]\testctrl_reg_reg[2][0]_2 ;
  input [0:0]\testctrl_reg_reg[3][31]_1 ;
  input [0:0]\testctrl_reg_reg[4][31]_1 ;
  input [0:0]\testctrl_reg_reg[5][0]_0 ;
  input [0:0]\testctrl_reg_reg[6][31]_2 ;
  input [0:0]\testctrl_reg_reg[7][31]_1 ;
  input [13:0]\astat[filled] ;
  input [14:0]\astat[unsent] ;
  input [14:0]\rawregs_reg[5][15]_1 ;
  input [15:0]\astat[cur_off] ;
  input [1:0]\reg_data_rd_reg[16]_0 ;
  input [23:0]\reg_data_rd_reg[31]_1 ;
  input \reg_data_rd_reg[15]_1 ;
  input \reg_data_rd_reg[12]_0 ;
  input \reg_data_rd_reg[9]_0 ;
  input \reg_data_rd_reg[5]_0 ;
  input \reg_data_rd_reg[4]_0 ;
  input \reg_data_rd_reg[2]_0 ;
  input \to_count_reg[78]_0 ;
  input \to_count_reg[77]_0 ;
  input \to_count_reg[76]_0 ;
  input \to_count_reg[74]_0 ;
  input \to_count_reg[73]_0 ;
  input \to_count_reg[72]_0 ;
  input \to_count_reg[71]_0 ;
  input \info_counts[pkt_gen] ;
  input \to_count_reg[69]_0 ;
  input \to_count_reg[68]_0 ;
  input \to_count_reg[67]_0 ;
  input \to_count_reg[66]_0 ;
  input \to_count_reg[65]_0 ;
  input \to_count_reg[64]_0 ;
  input \to_count_reg[63]_0 ;
  input \info_counts[udp_idp] ;
  input \to_count_reg[61]_0 ;
  input \to_count_reg[60]_0 ;
  input \to_count_reg[59]_0 ;
  input \to_count_reg[58]_0 ;
  input \ts_info_counts[did_keepalive] ;
  input \ts_info_counts[new_rtt_est] ;
  input \ts_info_counts[got_syn] ;
  input \ts_info_counts[connect] ;
  input \ts_info_counts[abort_repeat] ;
  input \ts_info_counts[twice_same_ack] ;
  input \ts_info_counts[same_ack] ;
  input \ts_info_counts[got_meas_rtt] ;
  input \ts_info_counts[got_ack] ;
  input \ts_info_counts[did_repeat] ;
  input \ts_info_counts[start_meas_rtt] ;
  input \to_count_reg[44]_0 ;
  input \to_count_reg[43]_0 ;
  input [1:0]\out_info[udp] ;
  input \to_count_reg[33]_0 ;
  input \to_count_reg[27]_0 ;
  input \to_count_reg[26]_0 ;
  input \to_count_reg[25]_0 ;
  input \to_count_reg[24]_0 ;
  input \to_count_reg[23]_0 ;
  input \to_count_reg[22]_0 ;
  input \to_count_reg[21]_0 ;
  input \to_count_reg[20]_0 ;
  input \to_count_reg[19]_0 ;
  input \to_count_reg[18]_0 ;
  input \to_count_reg[17]_0 ;
  input \to_count_reg[16]_0 ;
  input \to_count_reg[15]_0 ;
  input \to_count_reg[14]_0 ;
  input \to_count_reg[13]_0 ;
  input \to_count_reg[12]_0 ;
  input \to_count_reg[11]_0 ;
  input \to_count_reg[10]_0 ;
  input \to_count_reg[9]_0 ;
  input \to_count_reg[8]_0 ;
  input \to_count_reg[7]_0 ;
  input \to_count_reg[6]_0 ;
  input \to_count_reg[5]_0 ;
  input \to_count_reg[4]_0 ;
  input \to_count_reg[3]_0 ;
  input \to_count_reg[2]_0 ;
  input \to_count_reg[1]_0 ;

  wire [0:0]CO;
  wire [14:0]D;
  wire [8:0]DOUTBDOUT;
  wire [0:0]E;
  wire [8:0]Q;
  wire [4:0]S;
  wire access_done0;
  wire access_done1_out;
  wire access_done_reg_0;
  wire [15:0]\astat[cur_off] ;
  wire [13:0]\astat[filled] ;
  wire [14:0]\astat[unsent] ;
  wire chance_ok_i_10_n_0;
  wire chance_ok_i_11_n_0;
  wire chance_ok_i_12_n_0;
  wire chance_ok_i_13_n_0;
  wire chance_ok_i_14_n_0;
  wire chance_ok_i_15_n_0;
  wire chance_ok_i_16_n_0;
  wire chance_ok_i_17_n_0;
  wire chance_ok_i_18_n_0;
  wire chance_ok_i_19_n_0;
  wire chance_ok_i_20_n_0;
  wire chance_ok_i_21_n_0;
  wire chance_ok_i_22_n_0;
  wire chance_ok_i_23_n_0;
  wire chance_ok_i_24_n_0;
  wire chance_ok_i_25_n_0;
  wire chance_ok_i_26_n_0;
  wire chance_ok_i_27_n_0;
  wire chance_ok_i_28_n_0;
  wire chance_ok_i_29_n_0;
  wire chance_ok_i_30_n_0;
  wire chance_ok_i_31_n_0;
  wire chance_ok_i_32_n_0;
  wire chance_ok_i_33_n_0;
  wire chance_ok_i_34_n_0;
  wire chance_ok_i_35_n_0;
  wire chance_ok_i_36_n_0;
  wire chance_ok_i_37_n_0;
  wire chance_ok_i_6_n_0;
  wire chance_ok_i_7_n_0;
  wire chance_ok_i_8_n_0;
  wire chance_ok_i_9_n_0;
  wire chance_ok_reg;
  wire chance_ok_reg_0;
  wire [31:0]chance_ok_reg_i_2_0;
  wire chance_ok_reg_i_2_n_1;
  wire chance_ok_reg_i_2_n_2;
  wire chance_ok_reg_i_2_n_3;
  wire chance_ok_reg_i_2_n_4;
  wire chance_ok_reg_i_2_n_5;
  wire chance_ok_reg_i_2_n_6;
  wire chance_ok_reg_i_2_n_7;
  wire chance_ok_reg_i_3_n_1;
  wire chance_ok_reg_i_3_n_2;
  wire chance_ok_reg_i_3_n_3;
  wire chance_ok_reg_i_3_n_4;
  wire chance_ok_reg_i_3_n_5;
  wire chance_ok_reg_i_3_n_6;
  wire chance_ok_reg_i_3_n_7;
  wire clk_in;
  wire [1:0]cnt;
  wire [6:0]cnt_idx;
  wire \cnt_idx[6]_i_1_n_0 ;
  wire \data_gen.test_data_gen/ltOp ;
  wire \data_gen.test_data_gen/ltOp1_in ;
  wire data_write_i_10_n_0;
  wire data_write_i_11_n_0;
  wire data_write_i_12_n_0;
  wire data_write_i_13_n_0;
  wire data_write_i_14_n_0;
  wire data_write_i_7_n_0;
  wire data_write_i_8_n_0;
  wire data_write_i_9_n_0;
  wire [5:0]data_write_reg_i_3_0;
  wire data_write_reg_i_3_n_5;
  wire data_write_reg_i_3_n_6;
  wire data_write_reg_i_3_n_7;
  wire \dp_ram_counts[port_b][o][rd] ;
  wire \dp_ram_counts_reg[port_a][o][wdata_n_0_][0] ;
  wire \dp_ram_counts_reg[port_a][o][wdata_n_0_][10] ;
  wire \dp_ram_counts_reg[port_a][o][wdata_n_0_][11] ;
  wire \dp_ram_counts_reg[port_a][o][wdata_n_0_][12] ;
  wire \dp_ram_counts_reg[port_a][o][wdata_n_0_][13] ;
  wire \dp_ram_counts_reg[port_a][o][wdata_n_0_][14] ;
  wire \dp_ram_counts_reg[port_a][o][wdata_n_0_][15] ;
  wire \dp_ram_counts_reg[port_a][o][wdata_n_0_][1] ;
  wire \dp_ram_counts_reg[port_a][o][wdata_n_0_][2] ;
  wire \dp_ram_counts_reg[port_a][o][wdata_n_0_][3] ;
  wire \dp_ram_counts_reg[port_a][o][wdata_n_0_][4] ;
  wire \dp_ram_counts_reg[port_a][o][wdata_n_0_][5] ;
  wire \dp_ram_counts_reg[port_a][o][wdata_n_0_][6] ;
  wire \dp_ram_counts_reg[port_a][o][wdata_n_0_][7] ;
  wire \dp_ram_counts_reg[port_a][o][wdata_n_0_][8] ;
  wire \dp_ram_counts_reg[port_a][o][wdata_n_0_][9] ;
  wire fnet_or_reduction;
  wire [6:0]high_idx;
  wire [5:0]high_idx0;
  wire \high_idx0[0]_i_10_n_0 ;
  wire \high_idx0[0]_i_11_n_0 ;
  wire \high_idx0[0]_i_12_n_0 ;
  wire \high_idx0[0]_i_13_n_0 ;
  wire \high_idx0[0]_i_14_n_0 ;
  wire \high_idx0[0]_i_15_n_0 ;
  wire \high_idx0[0]_i_16_n_0 ;
  wire \high_idx0[0]_i_17_n_0 ;
  wire \high_idx0[0]_i_18_n_0 ;
  wire \high_idx0[0]_i_19_n_0 ;
  wire \high_idx0[0]_i_1_n_0 ;
  wire \high_idx0[0]_i_2_n_0 ;
  wire \high_idx0[0]_i_3_n_0 ;
  wire \high_idx0[0]_i_4_n_0 ;
  wire \high_idx0[0]_i_5_n_0 ;
  wire \high_idx0[0]_i_6_n_0 ;
  wire \high_idx0[0]_i_7_n_0 ;
  wire \high_idx0[0]_i_8_n_0 ;
  wire \high_idx0[0]_i_9_n_0 ;
  wire \high_idx0[1]_i_10_n_0 ;
  wire \high_idx0[1]_i_11_n_0 ;
  wire \high_idx0[1]_i_12_n_0 ;
  wire \high_idx0[1]_i_13_n_0 ;
  wire \high_idx0[1]_i_14_n_0 ;
  wire \high_idx0[1]_i_15_n_0 ;
  wire \high_idx0[1]_i_16_n_0 ;
  wire \high_idx0[1]_i_17_n_0 ;
  wire \high_idx0[1]_i_18_n_0 ;
  wire \high_idx0[1]_i_19_n_0 ;
  wire \high_idx0[1]_i_1_n_0 ;
  wire \high_idx0[1]_i_2_n_0 ;
  wire \high_idx0[1]_i_3_n_0 ;
  wire \high_idx0[1]_i_4_n_0 ;
  wire \high_idx0[1]_i_5_n_0 ;
  wire \high_idx0[1]_i_6_n_0 ;
  wire \high_idx0[1]_i_7_n_0 ;
  wire \high_idx0[1]_i_8_n_0 ;
  wire \high_idx0[1]_i_9_n_0 ;
  wire \high_idx0[2]_i_1_n_0 ;
  wire \high_idx0[2]_i_2_n_0 ;
  wire \high_idx0[2]_i_3_n_0 ;
  wire \high_idx0[2]_i_4_n_0 ;
  wire \high_idx0[2]_i_5_n_0 ;
  wire \high_idx0[2]_i_6_n_0 ;
  wire \high_idx0[3]_i_1_n_0 ;
  wire \high_idx0[3]_i_2_n_0 ;
  wire \high_idx0[3]_i_3_n_0 ;
  wire \high_idx0[3]_i_4_n_0 ;
  wire \high_idx0[3]_i_5_n_0 ;
  wire \high_idx0[3]_i_6_n_0 ;
  wire \high_idx0[3]_i_7_n_0 ;
  wire \high_idx0[3]_i_8_n_0 ;
  wire \high_idx0[4]_i_1_n_0 ;
  wire \high_idx0[4]_i_2_n_0 ;
  wire \high_idx0[4]_i_3_n_0 ;
  wire \high_idx0[4]_i_4_n_0 ;
  wire \high_idx0[4]_i_5_n_0 ;
  wire \high_idx0[5]_i_1_n_0 ;
  wire \high_idx0[5]_i_2_n_0 ;
  wire \high_idx0[5]_i_3_n_0 ;
  wire \high_idx0[5]_i_4_n_0 ;
  wire [3:0]high_idx1;
  wire \high_idx1[0]_i_1_n_0 ;
  wire \high_idx1[0]_i_2_n_0 ;
  wire \high_idx1[0]_i_3_n_0 ;
  wire \high_idx1[0]_i_4_n_0 ;
  wire \high_idx1[0]_i_5_n_0 ;
  wire \high_idx1[1]_i_1_n_0 ;
  wire \high_idx1[1]_i_2_n_0 ;
  wire \high_idx1[1]_i_3_n_0 ;
  wire \high_idx1[2]_i_1_n_0 ;
  wire \high_idx1[2]_i_2_n_0 ;
  wire \high_idx1[2]_i_3_n_0 ;
  wire \high_idx1[3]_i_1_n_0 ;
  wire \high_idx[0]_i_1_n_0 ;
  wire \high_idx[1]_i_1_n_0 ;
  wire \high_idx[2]_i_1_n_0 ;
  wire \high_idx[3]_i_1_n_0 ;
  wire \high_idx[4]_i_1_n_0 ;
  wire \high_idx[5]_i_1_n_0 ;
  wire \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_10 ;
  wire \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_28 ;
  wire \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_29 ;
  wire \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_30 ;
  wire \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_31 ;
  wire \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_32 ;
  wire \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_33 ;
  wire \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_34 ;
  wire \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_35 ;
  wire \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_36 ;
  wire \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_37 ;
  wire \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_38 ;
  wire \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_39 ;
  wire \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_40 ;
  wire \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_41 ;
  wire \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_42 ;
  wire \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_43 ;
  wire \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_44 ;
  wire \if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_9 ;
  wire \info_counts[pkt_gen] ;
  wire \info_counts[udp_idp] ;
  wire is_s_payload_len_ge_tc_limit_tcp_payload_i_3_n_0;
  wire is_s_payload_len_ge_tc_limit_tcp_payload_i_4_n_0;
  wire [8:0]is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2;
  wire lcl_datagen_commit;
  wire lcl_datagen_write;
  wire \mdio_latched_reg[17]_0 ;
  wire [11:0]\mdio_req_d_reg[31]_0 ;
  wire \mdio_req_d_reg_n_0_[24] ;
  wire \mdio_req_d_reg_n_0_[25] ;
  wire mdio_req_reg_0;
  wire [1:0]\out_info[udp] ;
  wire p_0_in0_in;
  wire p_10_in9_in;
  wire p_11_in10_in;
  wire p_12_in11_in;
  wire p_1_in;
  wire p_3_in2_in;
  wire p_49_in;
  wire p_4_in3_in;
  wire p_5_in4_in;
  wire p_6_in5_in;
  wire p_7_in6_in;
  wire p_8_in7_in;
  wire p_9_in8_in;
  wire [1:0]plusOp;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [0:0]ram_reg_bram_0_4;
  wire [14:0]\rawregs_reg[3]_11 ;
  wire [14:0]\rawregs_reg[4][14]_0 ;
  wire [14:0]\rawregs_reg[5][15]_0 ;
  wire [14:0]\rawregs_reg[5][15]_1 ;
  wire [15:0]\rawregs_reg[8][15]_0 ;
  wire \reg_data_rd[0]_i_10_n_0 ;
  wire \reg_data_rd[0]_i_9_n_0 ;
  wire \reg_data_rd[10]_i_6_n_0 ;
  wire \reg_data_rd[10]_i_7_n_0 ;
  wire \reg_data_rd[11]_i_6_n_0 ;
  wire \reg_data_rd[11]_i_7_n_0 ;
  wire \reg_data_rd[12]_i_7_n_0 ;
  wire \reg_data_rd[12]_i_8_n_0 ;
  wire \reg_data_rd[13]_i_10_n_0 ;
  wire \reg_data_rd[13]_i_9_n_0 ;
  wire \reg_data_rd[14]_i_8_n_0 ;
  wire \reg_data_rd[14]_i_9_n_0 ;
  wire \reg_data_rd[16]_i_6_n_0 ;
  wire \reg_data_rd[16]_i_7_n_0 ;
  wire \reg_data_rd[1]_i_7_n_0 ;
  wire \reg_data_rd[1]_i_8_n_0 ;
  wire \reg_data_rd[21]_i_4_n_0 ;
  wire \reg_data_rd[21]_i_5_n_0 ;
  wire \reg_data_rd[23]_i_4_n_0 ;
  wire \reg_data_rd[23]_i_5_n_0 ;
  wire \reg_data_rd[24]_i_5_n_0 ;
  wire \reg_data_rd[24]_i_6_n_0 ;
  wire \reg_data_rd[25]_i_4_n_0 ;
  wire \reg_data_rd[25]_i_5_n_0 ;
  wire \reg_data_rd[28]_i_4_n_0 ;
  wire \reg_data_rd[28]_i_5_n_0 ;
  wire \reg_data_rd[29]_i_4_n_0 ;
  wire \reg_data_rd[29]_i_5_n_0 ;
  wire \reg_data_rd[2]_i_4_n_0 ;
  wire \reg_data_rd[2]_i_5_n_0 ;
  wire \reg_data_rd[30]_i_7_n_0 ;
  wire \reg_data_rd[30]_i_8_n_0 ;
  wire \reg_data_rd[3]_i_6_n_0 ;
  wire \reg_data_rd[3]_i_7_n_0 ;
  wire \reg_data_rd[5]_i_5_n_0 ;
  wire \reg_data_rd[5]_i_6_n_0 ;
  wire \reg_data_rd[6]_i_5_n_0 ;
  wire \reg_data_rd[6]_i_6_n_0 ;
  wire \reg_data_rd[7]_i_8_n_0 ;
  wire \reg_data_rd[7]_i_9_n_0 ;
  wire \reg_data_rd[8]_i_6_n_0 ;
  wire \reg_data_rd[8]_i_7_n_0 ;
  wire \reg_data_rd[9]_i_5_n_0 ;
  wire \reg_data_rd[9]_i_6_n_0 ;
  wire \reg_data_rd_reg[12]_0 ;
  wire \reg_data_rd_reg[14]_0 ;
  wire \reg_data_rd_reg[15]_0 ;
  wire \reg_data_rd_reg[15]_1 ;
  wire [1:0]\reg_data_rd_reg[16]_0 ;
  wire \reg_data_rd_reg[23]_0 ;
  wire \reg_data_rd_reg[24]_0 ;
  wire \reg_data_rd_reg[25]_0 ;
  wire \reg_data_rd_reg[2]_0 ;
  wire \reg_data_rd_reg[30]_0 ;
  wire \reg_data_rd_reg[30]_1 ;
  wire [31:0]\reg_data_rd_reg[31]_0 ;
  wire [23:0]\reg_data_rd_reg[31]_1 ;
  wire \reg_data_rd_reg[4]_0 ;
  wire \reg_data_rd_reg[5]_0 ;
  wire \reg_data_rd_reg[9]_0 ;
  wire reg_int_done;
  wire reg_int_read;
  wire reg_read_prev;
  wire reg_read_prev2;
  wire \regacc_pre2_addr_reg[2] ;
  wire \regacc_pre2_addr_reg[2]_0 ;
  wire \regacc_pre2_addr_reg[2]_1 ;
  wire \regacc_pre2_addr_reg[2]_10 ;
  wire \regacc_pre2_addr_reg[2]_11 ;
  wire \regacc_pre2_addr_reg[2]_12 ;
  wire \regacc_pre2_addr_reg[2]_13 ;
  wire \regacc_pre2_addr_reg[2]_2 ;
  wire \regacc_pre2_addr_reg[2]_3 ;
  wire \regacc_pre2_addr_reg[2]_4 ;
  wire \regacc_pre2_addr_reg[2]_5 ;
  wire \regacc_pre2_addr_reg[2]_6 ;
  wire \regacc_pre2_addr_reg[2]_7 ;
  wire \regacc_pre2_addr_reg[2]_8 ;
  wire \regacc_pre2_addr_reg[2]_9 ;
  wire reset_prev;
  wire \s_stat[window_sz][15]_i_2_n_0 ;
  wire \s_stat[window_sz][15]_i_3_n_0 ;
  wire \s_stat[window_sz][15]_i_5_n_0 ;
  wire \s_stat[window_sz][15]_i_6_n_0 ;
  wire [0:0]\s_stat_reg[window_sz][15] ;
  wire [14:0]\s_stat_reg[window_sz][15]_0 ;
  wire [62:0]sel0;
  wire some_idx1;
  wire some_idx1_i_2_n_0;
  wire [15:0]tc_lcl_datagen_chance;
  wire [7:0]tc_lcl_datagen_len_mask;
  wire [0:0]\tcp_ctrl_stat[base_seqno] ;
  wire tcp_reset;
  wire [10:0]\testctrl_reg_reg[0][20]_0 ;
  wire \testctrl_reg_reg[0][31]_0 ;
  wire [0:0]\testctrl_reg_reg[0][31]_1 ;
  wire [31:11]\testctrl_reg_reg[0]_4 ;
  wire [15:0]\testctrl_reg_reg[1][15]_0 ;
  wire [0:0]\testctrl_reg_reg[1][31]_0 ;
  wire [31:16]\testctrl_reg_reg[1]_5 ;
  wire \testctrl_reg_reg[2][0]_0 ;
  wire \testctrl_reg_reg[2][0]_1 ;
  wire [0:0]\testctrl_reg_reg[2][0]_2 ;
  wire [1:0]\testctrl_reg_reg[2][31]_0 ;
  wire [30:1]\testctrl_reg_reg[2]_6 ;
  wire \testctrl_reg_reg[3][15]_0 ;
  wire \testctrl_reg_reg[3][17]_0 ;
  wire \testctrl_reg_reg[3][18]_0 ;
  wire \testctrl_reg_reg[3][19]_0 ;
  wire \testctrl_reg_reg[3][20]_0 ;
  wire \testctrl_reg_reg[3][22]_0 ;
  wire \testctrl_reg_reg[3][26]_0 ;
  wire \testctrl_reg_reg[3][27]_0 ;
  wire [15:0]\testctrl_reg_reg[3][31]_0 ;
  wire [0:0]\testctrl_reg_reg[3][31]_1 ;
  wire \testctrl_reg_reg[3][4]_0 ;
  wire [7:0]\testctrl_reg_reg[4][31]_0 ;
  wire [0:0]\testctrl_reg_reg[4][31]_1 ;
  wire [0:0]\testctrl_reg_reg[4][6]_0 ;
  wire [30:16]\testctrl_reg_reg[4]_7 ;
  wire [0:0]\testctrl_reg_reg[5][0]_0 ;
  wire [5:0]\testctrl_reg_reg[5][31]_0 ;
  wire [30:4]\testctrl_reg_reg[5]_8 ;
  wire [1:0]\testctrl_reg_reg[6][31]_0 ;
  wire [31:0]\testctrl_reg_reg[6][31]_1 ;
  wire [0:0]\testctrl_reg_reg[6][31]_2 ;
  wire [30:0]\testctrl_reg_reg[6]_9 ;
  wire \testctrl_reg_reg[7][15]_0 ;
  wire \testctrl_reg_reg[7][17]_0 ;
  wire \testctrl_reg_reg[7][18]_0 ;
  wire \testctrl_reg_reg[7][19]_0 ;
  wire \testctrl_reg_reg[7][22]_0 ;
  wire \testctrl_reg_reg[7][26]_0 ;
  wire \testctrl_reg_reg[7][27]_0 ;
  wire [1:0]\testctrl_reg_reg[7][31]_0 ;
  wire [0:0]\testctrl_reg_reg[7][31]_1 ;
  wire \testctrl_reg_reg[7][4]_0 ;
  wire [30:0]\testctrl_reg_reg[7]_10 ;
  wire \testctrl_reg_reg_n_0_[0][0] ;
  wire \testctrl_reg_reg_n_0_[4][14] ;
  wire \testctrl_reg_reg_n_0_[4][15] ;
  wire \to_count[10]_i_1_n_0 ;
  wire \to_count[11]_i_1_n_0 ;
  wire \to_count[12]_i_1_n_0 ;
  wire \to_count[13]_i_1_n_0 ;
  wire \to_count[14]_i_1_n_0 ;
  wire \to_count[15]_i_1_n_0 ;
  wire \to_count[15]_i_2_n_0 ;
  wire \to_count[16]_i_1_n_0 ;
  wire \to_count[17]_i_1_n_0 ;
  wire \to_count[18]_i_1_n_0 ;
  wire \to_count[19]_i_1_n_0 ;
  wire \to_count[1]_i_1_n_0 ;
  wire \to_count[20]_i_1_n_0 ;
  wire \to_count[21]_i_1_n_0 ;
  wire \to_count[22]_i_1_n_0 ;
  wire \to_count[23]_i_1_n_0 ;
  wire \to_count[24]_i_1_n_0 ;
  wire \to_count[25]_i_1_n_0 ;
  wire \to_count[26]_i_1_n_0 ;
  wire \to_count[27]_i_1_n_0 ;
  wire \to_count[27]_i_2_n_0 ;
  wire \to_count[2]_i_1_n_0 ;
  wire \to_count[33]_i_1_n_0 ;
  wire \to_count[34]_i_1_n_0 ;
  wire \to_count[35]_i_1_n_0 ;
  wire \to_count[3]_i_1_n_0 ;
  wire \to_count[43]_i_1_n_0 ;
  wire \to_count[44]_i_1_n_0 ;
  wire \to_count[47]_i_1_n_0 ;
  wire \to_count[47]_i_2_n_0 ;
  wire \to_count[48]_i_1_n_0 ;
  wire \to_count[49]_i_1_n_0 ;
  wire \to_count[4]_i_1_n_0 ;
  wire \to_count[50]_i_1_n_0 ;
  wire \to_count[51]_i_1_n_0 ;
  wire \to_count[52]_i_1_n_0 ;
  wire \to_count[53]_i_1_n_0 ;
  wire \to_count[54]_i_1_n_0 ;
  wire \to_count[55]_i_1_n_0 ;
  wire \to_count[56]_i_1_n_0 ;
  wire \to_count[57]_i_1_n_0 ;
  wire \to_count[58]_i_1_n_0 ;
  wire \to_count[59]_i_1_n_0 ;
  wire \to_count[59]_i_2_n_0 ;
  wire \to_count[5]_i_1_n_0 ;
  wire \to_count[60]_i_1_n_0 ;
  wire \to_count[61]_i_1_n_0 ;
  wire \to_count[62]_i_1_n_0 ;
  wire \to_count[63]_i_1_n_0 ;
  wire \to_count[63]_i_2_n_0 ;
  wire \to_count[63]_i_3_n_0 ;
  wire \to_count[64]_i_1_n_0 ;
  wire \to_count[64]_i_2_n_0 ;
  wire \to_count[65]_i_1_n_0 ;
  wire \to_count[65]_i_2_n_0 ;
  wire \to_count[66]_i_1_n_0 ;
  wire \to_count[66]_i_2_n_0 ;
  wire \to_count[67]_i_1_n_0 ;
  wire \to_count[67]_i_2_n_0 ;
  wire \to_count[68]_i_1_n_0 ;
  wire \to_count[68]_i_2_n_0 ;
  wire \to_count[69]_i_1_n_0 ;
  wire \to_count[69]_i_2_n_0 ;
  wire \to_count[6]_i_1_n_0 ;
  wire \to_count[70]_i_1_n_0 ;
  wire \to_count[70]_i_2_n_0 ;
  wire \to_count[71]_i_1_n_0 ;
  wire \to_count[71]_i_2_n_0 ;
  wire \to_count[72]_i_1_n_0 ;
  wire \to_count[72]_i_2_n_0 ;
  wire \to_count[73]_i_1_n_0 ;
  wire \to_count[73]_i_2_n_0 ;
  wire \to_count[74]_i_1_n_0 ;
  wire \to_count[74]_i_2_n_0 ;
  wire \to_count[76]_i_1_n_0 ;
  wire \to_count[76]_i_2_n_0 ;
  wire \to_count[77]_i_1_n_0 ;
  wire \to_count[77]_i_2_n_0 ;
  wire \to_count[78]_i_1_n_0 ;
  wire \to_count[78]_i_2_n_0 ;
  wire \to_count[78]_i_3_n_0 ;
  wire \to_count[7]_i_1_n_0 ;
  wire \to_count[8]_i_1_n_0 ;
  wire \to_count[9]_i_1_n_0 ;
  wire \to_count_reg[10]_0 ;
  wire \to_count_reg[11]_0 ;
  wire \to_count_reg[12]_0 ;
  wire \to_count_reg[13]_0 ;
  wire \to_count_reg[14]_0 ;
  wire \to_count_reg[15]_0 ;
  wire \to_count_reg[16]_0 ;
  wire \to_count_reg[17]_0 ;
  wire \to_count_reg[18]_0 ;
  wire \to_count_reg[19]_0 ;
  wire \to_count_reg[1]_0 ;
  wire \to_count_reg[20]_0 ;
  wire \to_count_reg[21]_0 ;
  wire \to_count_reg[22]_0 ;
  wire \to_count_reg[23]_0 ;
  wire \to_count_reg[24]_0 ;
  wire \to_count_reg[25]_0 ;
  wire \to_count_reg[26]_0 ;
  wire \to_count_reg[27]_0 ;
  wire \to_count_reg[2]_0 ;
  wire \to_count_reg[33]_0 ;
  wire \to_count_reg[3]_0 ;
  wire \to_count_reg[43]_0 ;
  wire \to_count_reg[44]_0 ;
  wire \to_count_reg[4]_0 ;
  wire \to_count_reg[58]_0 ;
  wire \to_count_reg[59]_0 ;
  wire \to_count_reg[5]_0 ;
  wire \to_count_reg[60]_0 ;
  wire \to_count_reg[61]_0 ;
  wire \to_count_reg[63]_0 ;
  wire \to_count_reg[64]_0 ;
  wire \to_count_reg[65]_0 ;
  wire \to_count_reg[66]_0 ;
  wire \to_count_reg[67]_0 ;
  wire \to_count_reg[68]_0 ;
  wire \to_count_reg[69]_0 ;
  wire \to_count_reg[6]_0 ;
  wire \to_count_reg[71]_0 ;
  wire \to_count_reg[72]_0 ;
  wire \to_count_reg[73]_0 ;
  wire \to_count_reg[74]_0 ;
  wire \to_count_reg[76]_0 ;
  wire \to_count_reg[77]_0 ;
  wire \to_count_reg[78]_0 ;
  wire \to_count_reg[7]_0 ;
  wire \to_count_reg[8]_0 ;
  wire \to_count_reg[9]_0 ;
  wire \to_count_reg_n_0_[64] ;
  wire \ts_info_counts[abort_repeat] ;
  wire \ts_info_counts[connect] ;
  wire \ts_info_counts[did_keepalive] ;
  wire \ts_info_counts[did_repeat] ;
  wire \ts_info_counts[got_ack] ;
  wire \ts_info_counts[got_meas_rtt] ;
  wire \ts_info_counts[got_syn] ;
  wire \ts_info_counts[new_rtt_est] ;
  wire \ts_info_counts[same_ack] ;
  wire \ts_info_counts[start_meas_rtt] ;
  wire \ts_info_counts[twice_same_ack] ;
  wire wdata_incr;
  wire x_is_s_payload_len_ge_tc_limit_tcp_payload;
  wire \xor_state_reg[44] ;
  wire [7:0]NLW_chance_ok_reg_i_2_O_UNCONNECTED;
  wire [7:0]NLW_chance_ok_reg_i_3_O_UNCONNECTED;
  wire [7:4]NLW_data_write_reg_i_3_CO_UNCONNECTED;
  wire [7:0]NLW_data_write_reg_i_3_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    access_done_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(access_done_reg_0),
        .Q(reg_int_done),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEAAA)) 
    chance_ok_i_1
       (.I0(\data_gen.test_data_gen/ltOp ),
        .I1(\data_gen.test_data_gen/ltOp1_in ),
        .I2(chance_ok_reg),
        .I3(chance_ok_reg_0),
        .O(\xor_state_reg[44] ));
  LUT4 #(
    .INIT(16'h2F02)) 
    chance_ok_i_10
       (.I0(\testctrl_reg_reg[3][31]_0 [6]),
        .I1(chance_ok_reg_i_2_0[22]),
        .I2(chance_ok_reg_i_2_0[23]),
        .I3(\testctrl_reg_reg[3][31]_0 [7]),
        .O(chance_ok_i_10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    chance_ok_i_11
       (.I0(\testctrl_reg_reg[3][31]_0 [4]),
        .I1(chance_ok_reg_i_2_0[20]),
        .I2(chance_ok_reg_i_2_0[21]),
        .I3(\testctrl_reg_reg[3][31]_0 [5]),
        .O(chance_ok_i_11_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    chance_ok_i_12
       (.I0(\testctrl_reg_reg[3][31]_0 [2]),
        .I1(chance_ok_reg_i_2_0[18]),
        .I2(chance_ok_reg_i_2_0[19]),
        .I3(\testctrl_reg_reg[3][31]_0 [3]),
        .O(chance_ok_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    chance_ok_i_13
       (.I0(\testctrl_reg_reg[3][31]_0 [0]),
        .I1(chance_ok_reg_i_2_0[16]),
        .I2(chance_ok_reg_i_2_0[17]),
        .I3(\testctrl_reg_reg[3][31]_0 [1]),
        .O(chance_ok_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    chance_ok_i_14
       (.I0(\testctrl_reg_reg[3][31]_0 [14]),
        .I1(chance_ok_reg_i_2_0[30]),
        .I2(\testctrl_reg_reg[3][31]_0 [15]),
        .I3(chance_ok_reg_i_2_0[31]),
        .O(chance_ok_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    chance_ok_i_15
       (.I0(\testctrl_reg_reg[3][31]_0 [12]),
        .I1(chance_ok_reg_i_2_0[28]),
        .I2(\testctrl_reg_reg[3][31]_0 [13]),
        .I3(chance_ok_reg_i_2_0[29]),
        .O(chance_ok_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    chance_ok_i_16
       (.I0(\testctrl_reg_reg[3][31]_0 [10]),
        .I1(chance_ok_reg_i_2_0[26]),
        .I2(\testctrl_reg_reg[3][31]_0 [11]),
        .I3(chance_ok_reg_i_2_0[27]),
        .O(chance_ok_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    chance_ok_i_17
       (.I0(\testctrl_reg_reg[3][31]_0 [8]),
        .I1(chance_ok_reg_i_2_0[24]),
        .I2(\testctrl_reg_reg[3][31]_0 [9]),
        .I3(chance_ok_reg_i_2_0[25]),
        .O(chance_ok_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    chance_ok_i_18
       (.I0(\testctrl_reg_reg[3][31]_0 [6]),
        .I1(chance_ok_reg_i_2_0[22]),
        .I2(\testctrl_reg_reg[3][31]_0 [7]),
        .I3(chance_ok_reg_i_2_0[23]),
        .O(chance_ok_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    chance_ok_i_19
       (.I0(\testctrl_reg_reg[3][31]_0 [4]),
        .I1(chance_ok_reg_i_2_0[20]),
        .I2(\testctrl_reg_reg[3][31]_0 [5]),
        .I3(chance_ok_reg_i_2_0[21]),
        .O(chance_ok_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    chance_ok_i_20
       (.I0(\testctrl_reg_reg[3][31]_0 [2]),
        .I1(chance_ok_reg_i_2_0[18]),
        .I2(\testctrl_reg_reg[3][31]_0 [3]),
        .I3(chance_ok_reg_i_2_0[19]),
        .O(chance_ok_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    chance_ok_i_21
       (.I0(\testctrl_reg_reg[3][31]_0 [0]),
        .I1(chance_ok_reg_i_2_0[16]),
        .I2(\testctrl_reg_reg[3][31]_0 [1]),
        .I3(chance_ok_reg_i_2_0[17]),
        .O(chance_ok_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    chance_ok_i_22
       (.I0(tc_lcl_datagen_chance[14]),
        .I1(chance_ok_reg_i_2_0[14]),
        .I2(chance_ok_reg_i_2_0[15]),
        .I3(tc_lcl_datagen_chance[15]),
        .O(chance_ok_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    chance_ok_i_23
       (.I0(tc_lcl_datagen_chance[12]),
        .I1(chance_ok_reg_i_2_0[12]),
        .I2(chance_ok_reg_i_2_0[13]),
        .I3(tc_lcl_datagen_chance[13]),
        .O(chance_ok_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    chance_ok_i_24
       (.I0(tc_lcl_datagen_chance[10]),
        .I1(chance_ok_reg_i_2_0[10]),
        .I2(chance_ok_reg_i_2_0[11]),
        .I3(tc_lcl_datagen_chance[11]),
        .O(chance_ok_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    chance_ok_i_25
       (.I0(tc_lcl_datagen_chance[8]),
        .I1(chance_ok_reg_i_2_0[8]),
        .I2(chance_ok_reg_i_2_0[9]),
        .I3(tc_lcl_datagen_chance[9]),
        .O(chance_ok_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    chance_ok_i_26
       (.I0(tc_lcl_datagen_chance[6]),
        .I1(chance_ok_reg_i_2_0[6]),
        .I2(chance_ok_reg_i_2_0[7]),
        .I3(tc_lcl_datagen_chance[7]),
        .O(chance_ok_i_26_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    chance_ok_i_27
       (.I0(tc_lcl_datagen_chance[4]),
        .I1(chance_ok_reg_i_2_0[4]),
        .I2(chance_ok_reg_i_2_0[5]),
        .I3(tc_lcl_datagen_chance[5]),
        .O(chance_ok_i_27_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    chance_ok_i_28
       (.I0(tc_lcl_datagen_chance[2]),
        .I1(chance_ok_reg_i_2_0[2]),
        .I2(chance_ok_reg_i_2_0[3]),
        .I3(tc_lcl_datagen_chance[3]),
        .O(chance_ok_i_28_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    chance_ok_i_29
       (.I0(tc_lcl_datagen_chance[0]),
        .I1(chance_ok_reg_i_2_0[0]),
        .I2(chance_ok_reg_i_2_0[1]),
        .I3(tc_lcl_datagen_chance[1]),
        .O(chance_ok_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    chance_ok_i_30
       (.I0(tc_lcl_datagen_chance[14]),
        .I1(chance_ok_reg_i_2_0[14]),
        .I2(tc_lcl_datagen_chance[15]),
        .I3(chance_ok_reg_i_2_0[15]),
        .O(chance_ok_i_30_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    chance_ok_i_31
       (.I0(tc_lcl_datagen_chance[12]),
        .I1(chance_ok_reg_i_2_0[12]),
        .I2(tc_lcl_datagen_chance[13]),
        .I3(chance_ok_reg_i_2_0[13]),
        .O(chance_ok_i_31_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    chance_ok_i_32
       (.I0(tc_lcl_datagen_chance[10]),
        .I1(chance_ok_reg_i_2_0[10]),
        .I2(tc_lcl_datagen_chance[11]),
        .I3(chance_ok_reg_i_2_0[11]),
        .O(chance_ok_i_32_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    chance_ok_i_33
       (.I0(tc_lcl_datagen_chance[8]),
        .I1(chance_ok_reg_i_2_0[8]),
        .I2(tc_lcl_datagen_chance[9]),
        .I3(chance_ok_reg_i_2_0[9]),
        .O(chance_ok_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    chance_ok_i_34
       (.I0(tc_lcl_datagen_chance[6]),
        .I1(chance_ok_reg_i_2_0[6]),
        .I2(tc_lcl_datagen_chance[7]),
        .I3(chance_ok_reg_i_2_0[7]),
        .O(chance_ok_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    chance_ok_i_35
       (.I0(tc_lcl_datagen_chance[4]),
        .I1(chance_ok_reg_i_2_0[4]),
        .I2(tc_lcl_datagen_chance[5]),
        .I3(chance_ok_reg_i_2_0[5]),
        .O(chance_ok_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    chance_ok_i_36
       (.I0(tc_lcl_datagen_chance[2]),
        .I1(chance_ok_reg_i_2_0[2]),
        .I2(tc_lcl_datagen_chance[3]),
        .I3(chance_ok_reg_i_2_0[3]),
        .O(chance_ok_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    chance_ok_i_37
       (.I0(tc_lcl_datagen_chance[0]),
        .I1(chance_ok_reg_i_2_0[0]),
        .I2(tc_lcl_datagen_chance[1]),
        .I3(chance_ok_reg_i_2_0[1]),
        .O(chance_ok_i_37_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    chance_ok_i_6
       (.I0(\testctrl_reg_reg[3][31]_0 [14]),
        .I1(chance_ok_reg_i_2_0[30]),
        .I2(chance_ok_reg_i_2_0[31]),
        .I3(\testctrl_reg_reg[3][31]_0 [15]),
        .O(chance_ok_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    chance_ok_i_7
       (.I0(\testctrl_reg_reg[3][31]_0 [12]),
        .I1(chance_ok_reg_i_2_0[28]),
        .I2(chance_ok_reg_i_2_0[29]),
        .I3(\testctrl_reg_reg[3][31]_0 [13]),
        .O(chance_ok_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    chance_ok_i_8
       (.I0(\testctrl_reg_reg[3][31]_0 [10]),
        .I1(chance_ok_reg_i_2_0[26]),
        .I2(chance_ok_reg_i_2_0[27]),
        .I3(\testctrl_reg_reg[3][31]_0 [11]),
        .O(chance_ok_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    chance_ok_i_9
       (.I0(\testctrl_reg_reg[3][31]_0 [8]),
        .I1(chance_ok_reg_i_2_0[24]),
        .I2(chance_ok_reg_i_2_0[25]),
        .I3(\testctrl_reg_reg[3][31]_0 [9]),
        .O(chance_ok_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 chance_ok_reg_i_2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\data_gen.test_data_gen/ltOp ,chance_ok_reg_i_2_n_1,chance_ok_reg_i_2_n_2,chance_ok_reg_i_2_n_3,chance_ok_reg_i_2_n_4,chance_ok_reg_i_2_n_5,chance_ok_reg_i_2_n_6,chance_ok_reg_i_2_n_7}),
        .DI({chance_ok_i_6_n_0,chance_ok_i_7_n_0,chance_ok_i_8_n_0,chance_ok_i_9_n_0,chance_ok_i_10_n_0,chance_ok_i_11_n_0,chance_ok_i_12_n_0,chance_ok_i_13_n_0}),
        .O(NLW_chance_ok_reg_i_2_O_UNCONNECTED[7:0]),
        .S({chance_ok_i_14_n_0,chance_ok_i_15_n_0,chance_ok_i_16_n_0,chance_ok_i_17_n_0,chance_ok_i_18_n_0,chance_ok_i_19_n_0,chance_ok_i_20_n_0,chance_ok_i_21_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 chance_ok_reg_i_3
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\data_gen.test_data_gen/ltOp1_in ,chance_ok_reg_i_3_n_1,chance_ok_reg_i_3_n_2,chance_ok_reg_i_3_n_3,chance_ok_reg_i_3_n_4,chance_ok_reg_i_3_n_5,chance_ok_reg_i_3_n_6,chance_ok_reg_i_3_n_7}),
        .DI({chance_ok_i_22_n_0,chance_ok_i_23_n_0,chance_ok_i_24_n_0,chance_ok_i_25_n_0,chance_ok_i_26_n_0,chance_ok_i_27_n_0,chance_ok_i_28_n_0,chance_ok_i_29_n_0}),
        .O(NLW_chance_ok_reg_i_3_O_UNCONNECTED[7:0]),
        .S({chance_ok_i_30_n_0,chance_ok_i_31_n_0,chance_ok_i_32_n_0,chance_ok_i_33_n_0,chance_ok_i_34_n_0,chance_ok_i_35_n_0,chance_ok_i_36_n_0,chance_ok_i_37_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt[0]_i_1__0 
       (.I0(cnt[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt[1]_i_1__0 
       (.I0(cnt[0]),
        .I1(cnt[1]),
        .O(plusOp[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \cnt_idx[6]_i_1 
       (.I0(cnt[0]),
        .I1(cnt[1]),
        .O(\cnt_idx[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_idx_reg[0] 
       (.C(clk_in),
        .CE(\cnt_idx[6]_i_1_n_0 ),
        .D(high_idx[0]),
        .Q(cnt_idx[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_idx_reg[1] 
       (.C(clk_in),
        .CE(\cnt_idx[6]_i_1_n_0 ),
        .D(high_idx[1]),
        .Q(cnt_idx[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_idx_reg[2] 
       (.C(clk_in),
        .CE(\cnt_idx[6]_i_1_n_0 ),
        .D(high_idx[2]),
        .Q(cnt_idx[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_idx_reg[3] 
       (.C(clk_in),
        .CE(\cnt_idx[6]_i_1_n_0 ),
        .D(high_idx[3]),
        .Q(cnt_idx[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_idx_reg[4] 
       (.C(clk_in),
        .CE(\cnt_idx[6]_i_1_n_0 ),
        .D(high_idx[4]),
        .Q(cnt_idx[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_idx_reg[5] 
       (.C(clk_in),
        .CE(\cnt_idx[6]_i_1_n_0 ),
        .D(high_idx[5]),
        .Q(cnt_idx[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_idx_reg[6] 
       (.C(clk_in),
        .CE(\cnt_idx[6]_i_1_n_0 ),
        .D(high_idx[6]),
        .Q(cnt_idx[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(cnt[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h8)) 
    data_pre_commit_i_1
       (.I0(\testctrl_reg_reg[2][31]_0 [0]),
        .I1(lcl_datagen_commit),
        .O(\testctrl_reg_reg[2][0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h8)) 
    data_pre_write_i_1
       (.I0(\testctrl_reg_reg[2][31]_0 [0]),
        .I1(lcl_datagen_write),
        .O(\testctrl_reg_reg[2][0]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    data_write_i_10
       (.I0(tc_lcl_datagen_len_mask[0]),
        .I1(data_write_reg_i_3_0[0]),
        .I2(data_write_reg_i_3_0[1]),
        .I3(tc_lcl_datagen_len_mask[1]),
        .O(data_write_i_10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    data_write_i_11
       (.I0(tc_lcl_datagen_len_mask[6]),
        .I1(tc_lcl_datagen_len_mask[7]),
        .O(data_write_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    data_write_i_12
       (.I0(tc_lcl_datagen_len_mask[4]),
        .I1(data_write_reg_i_3_0[4]),
        .I2(tc_lcl_datagen_len_mask[5]),
        .I3(data_write_reg_i_3_0[5]),
        .O(data_write_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    data_write_i_13
       (.I0(tc_lcl_datagen_len_mask[2]),
        .I1(data_write_reg_i_3_0[2]),
        .I2(tc_lcl_datagen_len_mask[3]),
        .I3(data_write_reg_i_3_0[3]),
        .O(data_write_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    data_write_i_14
       (.I0(tc_lcl_datagen_len_mask[0]),
        .I1(data_write_reg_i_3_0[0]),
        .I2(tc_lcl_datagen_len_mask[1]),
        .I3(data_write_reg_i_3_0[1]),
        .O(data_write_i_14_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    data_write_i_7
       (.I0(tc_lcl_datagen_len_mask[6]),
        .I1(tc_lcl_datagen_len_mask[7]),
        .O(data_write_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    data_write_i_8
       (.I0(tc_lcl_datagen_len_mask[4]),
        .I1(data_write_reg_i_3_0[4]),
        .I2(data_write_reg_i_3_0[5]),
        .I3(tc_lcl_datagen_len_mask[5]),
        .O(data_write_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    data_write_i_9
       (.I0(tc_lcl_datagen_len_mask[2]),
        .I1(data_write_reg_i_3_0[2]),
        .I2(data_write_reg_i_3_0[3]),
        .I3(tc_lcl_datagen_len_mask[3]),
        .O(data_write_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 data_write_reg_i_3
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_data_write_reg_i_3_CO_UNCONNECTED[7:4],\testctrl_reg_reg[4][6]_0 ,data_write_reg_i_3_n_5,data_write_reg_i_3_n_6,data_write_reg_i_3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,data_write_i_7_n_0,data_write_i_8_n_0,data_write_i_9_n_0,data_write_i_10_n_0}),
        .O(NLW_data_write_reg_i_3_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,data_write_i_11_n_0,data_write_i_12_n_0,data_write_i_13_n_0,data_write_i_14_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    \dp_ram_counts_reg[port_a][o][wdata][0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_44 ),
        .Q(\dp_ram_counts_reg[port_a][o][wdata_n_0_][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dp_ram_counts_reg[port_a][o][wdata][10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_34 ),
        .Q(\dp_ram_counts_reg[port_a][o][wdata_n_0_][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dp_ram_counts_reg[port_a][o][wdata][11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_33 ),
        .Q(\dp_ram_counts_reg[port_a][o][wdata_n_0_][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dp_ram_counts_reg[port_a][o][wdata][12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_32 ),
        .Q(\dp_ram_counts_reg[port_a][o][wdata_n_0_][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dp_ram_counts_reg[port_a][o][wdata][13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_31 ),
        .Q(\dp_ram_counts_reg[port_a][o][wdata_n_0_][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dp_ram_counts_reg[port_a][o][wdata][14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_30 ),
        .Q(\dp_ram_counts_reg[port_a][o][wdata_n_0_][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dp_ram_counts_reg[port_a][o][wdata][15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_29 ),
        .Q(\dp_ram_counts_reg[port_a][o][wdata_n_0_][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dp_ram_counts_reg[port_a][o][wdata][1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_43 ),
        .Q(\dp_ram_counts_reg[port_a][o][wdata_n_0_][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dp_ram_counts_reg[port_a][o][wdata][2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_42 ),
        .Q(\dp_ram_counts_reg[port_a][o][wdata_n_0_][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dp_ram_counts_reg[port_a][o][wdata][3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_41 ),
        .Q(\dp_ram_counts_reg[port_a][o][wdata_n_0_][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dp_ram_counts_reg[port_a][o][wdata][4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_40 ),
        .Q(\dp_ram_counts_reg[port_a][o][wdata_n_0_][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dp_ram_counts_reg[port_a][o][wdata][5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_39 ),
        .Q(\dp_ram_counts_reg[port_a][o][wdata_n_0_][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dp_ram_counts_reg[port_a][o][wdata][6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_38 ),
        .Q(\dp_ram_counts_reg[port_a][o][wdata_n_0_][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dp_ram_counts_reg[port_a][o][wdata][7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_37 ),
        .Q(\dp_ram_counts_reg[port_a][o][wdata_n_0_][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dp_ram_counts_reg[port_a][o][wdata][8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_36 ),
        .Q(\dp_ram_counts_reg[port_a][o][wdata_n_0_][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dp_ram_counts_reg[port_a][o][wdata][9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_35 ),
        .Q(\dp_ram_counts_reg[port_a][o][wdata_n_0_][9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF5510)) 
    \high_idx0[0]_i_1 
       (.I0(\high_idx0[0]_i_2_n_0 ),
        .I1(\high_idx0[0]_i_3_n_0 ),
        .I2(\high_idx0[0]_i_4_n_0 ),
        .I3(\high_idx0[0]_i_5_n_0 ),
        .I4(\high_idx0[0]_i_6_n_0 ),
        .O(\high_idx0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \high_idx0[0]_i_10 
       (.I0(sel0[34]),
        .I1(sel0[32]),
        .I2(sel0[46]),
        .I3(sel0[42]),
        .O(\high_idx0[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \high_idx0[0]_i_11 
       (.I0(sel0[56]),
        .I1(sel0[54]),
        .O(\high_idx0[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFF0FFFFFFF4)) 
    \high_idx0[0]_i_12 
       (.I0(sel0[14]),
        .I1(sel0[13]),
        .I2(sel0[17]),
        .I3(\high_idx0[0]_i_15_n_0 ),
        .I4(sel0[15]),
        .I5(sel0[16]),
        .O(\high_idx0[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEEAE)) 
    \high_idx0[0]_i_13 
       (.I0(\high_idx0[0]_i_16_n_0 ),
        .I1(\high_idx0[0]_i_17_n_0 ),
        .I2(sel0[4]),
        .I3(sel0[5]),
        .I4(sel0[6]),
        .I5(\high_idx0[0]_i_18_n_0 ),
        .O(\high_idx0[0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \high_idx0[0]_i_14 
       (.I0(sel0[21]),
        .I1(sel0[20]),
        .I2(sel0[26]),
        .I3(sel0[24]),
        .I4(sel0[22]),
        .O(\high_idx0[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \high_idx0[0]_i_15 
       (.I0(sel0[21]),
        .I1(sel0[19]),
        .O(\high_idx0[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFEFE)) 
    \high_idx0[0]_i_16 
       (.I0(sel0[11]),
        .I1(sel0[9]),
        .I2(sel0[7]),
        .I3(sel0[6]),
        .I4(sel0[5]),
        .O(\high_idx0[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hBABB)) 
    \high_idx0[0]_i_17 
       (.I0(sel0[3]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .O(\high_idx0[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4544)) 
    \high_idx0[0]_i_18 
       (.I0(sel0[11]),
        .I1(sel0[10]),
        .I2(sel0[9]),
        .I3(sel0[8]),
        .I4(\high_idx0[0]_i_19_n_0 ),
        .I5(sel0[12]),
        .O(\high_idx0[0]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \high_idx0[0]_i_19 
       (.I0(sel0[16]),
        .I1(sel0[14]),
        .O(\high_idx0[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \high_idx0[0]_i_2 
       (.I0(sel0[56]),
        .I1(sel0[54]),
        .I2(sel0[53]),
        .I3(\high_idx0[0]_i_7_n_0 ),
        .O(\high_idx0[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \high_idx0[0]_i_3 
       (.I0(\high_idx0[0]_i_8_n_0 ),
        .I1(sel0[34]),
        .I2(sel0[46]),
        .I3(sel0[42]),
        .I4(sel0[33]),
        .O(\high_idx0[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45444545)) 
    \high_idx0[0]_i_4 
       (.I0(\high_idx0[0]_i_9_n_0 ),
        .I1(sel0[26]),
        .I2(sel0[25]),
        .I3(sel0[24]),
        .I4(sel0[23]),
        .I5(\high_idx0[0]_i_10_n_0 ),
        .O(\high_idx0[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0FFF0F4)) 
    \high_idx0[0]_i_5 
       (.I0(sel0[49]),
        .I1(sel0[48]),
        .I2(sel0[52]),
        .I3(sel0[51]),
        .I4(sel0[50]),
        .I5(\high_idx0[0]_i_11_n_0 ),
        .O(\high_idx0[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBABBBABA)) 
    \high_idx0[0]_i_6 
       (.I0(sel0[62]),
        .I1(sel0[61]),
        .I2(sel0[60]),
        .I3(sel0[59]),
        .I4(sel0[58]),
        .O(\high_idx0[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \high_idx0[0]_i_7 
       (.I0(sel0[56]),
        .I1(sel0[55]),
        .I2(sel0[61]),
        .I3(sel0[59]),
        .I4(sel0[57]),
        .O(\high_idx0[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \high_idx0[0]_i_8 
       (.I0(sel0[46]),
        .I1(sel0[43]),
        .I2(sel0[51]),
        .I3(sel0[49]),
        .I4(sel0[47]),
        .O(\high_idx0[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0E0E0E0E0E0E000E)) 
    \high_idx0[0]_i_9 
       (.I0(\high_idx0[0]_i_12_n_0 ),
        .I1(\high_idx0[0]_i_13_n_0 ),
        .I2(\high_idx0[0]_i_14_n_0 ),
        .I3(sel0[18]),
        .I4(sel0[19]),
        .I5(sel0[21]),
        .O(\high_idx0[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEEEFEEEE)) 
    \high_idx0[1]_i_1 
       (.I0(sel0[62]),
        .I1(sel0[61]),
        .I2(\high_idx0[1]_i_2_n_0 ),
        .I3(\high_idx0[1]_i_3_n_0 ),
        .I4(\high_idx0[1]_i_4_n_0 ),
        .I5(\high_idx0[1]_i_5_n_0 ),
        .O(\high_idx0[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    \high_idx0[1]_i_10 
       (.I0(sel0[23]),
        .I1(sel0[24]),
        .I2(sel0[21]),
        .I3(sel0[22]),
        .I4(sel0[20]),
        .I5(sel0[19]),
        .O(\high_idx0[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555501)) 
    \high_idx0[1]_i_11 
       (.I0(\high_idx0[1]_i_16_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[7]),
        .I3(sel0[9]),
        .I4(sel0[10]),
        .I5(\high_idx0[1]_i_17_n_0 ),
        .O(\high_idx0[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \high_idx0[1]_i_12 
       (.I0(sel0[53]),
        .I1(sel0[54]),
        .I2(sel0[57]),
        .I3(sel0[58]),
        .O(\high_idx0[1]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \high_idx0[1]_i_13 
       (.I0(sel0[26]),
        .I1(sel0[25]),
        .O(\high_idx0[1]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \high_idx0[1]_i_14 
       (.I0(sel0[50]),
        .I1(sel0[49]),
        .O(\high_idx0[1]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \high_idx0[1]_i_15 
       (.I0(sel0[9]),
        .I1(sel0[10]),
        .I2(sel0[6]),
        .I3(sel0[5]),
        .O(\high_idx0[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF54)) 
    \high_idx0[1]_i_16 
       (.I0(\high_idx0[1]_i_15_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[3]),
        .I3(sel0[11]),
        .I4(sel0[12]),
        .I5(\high_idx0[1]_i_18_n_0 ),
        .O(\high_idx0[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAFAE)) 
    \high_idx0[1]_i_17 
       (.I0(\high_idx0[1]_i_19_n_0 ),
        .I1(sel0[13]),
        .I2(\high_idx0[1]_i_18_n_0 ),
        .I3(sel0[14]),
        .I4(sel0[18]),
        .I5(sel0[17]),
        .O(\high_idx0[1]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \high_idx0[1]_i_18 
       (.I0(sel0[16]),
        .I1(sel0[15]),
        .O(\high_idx0[1]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \high_idx0[1]_i_19 
       (.I0(sel0[21]),
        .I1(sel0[22]),
        .O(\high_idx0[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \high_idx0[1]_i_2 
       (.I0(\high_idx0[1]_i_6_n_0 ),
        .I1(\high_idx0[5]_i_3_n_0 ),
        .I2(sel0[33]),
        .I3(sel0[34]),
        .I4(\high_idx0[1]_i_7_n_0 ),
        .I5(\high_idx0[1]_i_8_n_0 ),
        .O(\high_idx0[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \high_idx0[1]_i_3 
       (.I0(sel0[46]),
        .I1(sel0[43]),
        .I2(sel0[51]),
        .I3(sel0[52]),
        .I4(sel0[48]),
        .I5(sel0[47]),
        .O(\high_idx0[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBABBBBBBBABBBA)) 
    \high_idx0[1]_i_4 
       (.I0(\high_idx0[1]_i_9_n_0 ),
        .I1(sel0[32]),
        .I2(sel0[25]),
        .I3(sel0[26]),
        .I4(\high_idx0[1]_i_10_n_0 ),
        .I5(\high_idx0[1]_i_11_n_0 ),
        .O(\high_idx0[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hFFFF1110)) 
    \high_idx0[1]_i_5 
       (.I0(sel0[51]),
        .I1(sel0[52]),
        .I2(sel0[50]),
        .I3(sel0[49]),
        .I4(\high_idx0[1]_i_12_n_0 ),
        .O(\high_idx0[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    \high_idx0[1]_i_6 
       (.I0(sel0[59]),
        .I1(sel0[60]),
        .I2(sel0[58]),
        .I3(sel0[57]),
        .I4(sel0[56]),
        .I5(sel0[55]),
        .O(\high_idx0[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \high_idx0[1]_i_7 
       (.I0(sel0[1]),
        .I1(sel0[2]),
        .I2(sel0[14]),
        .I3(sel0[13]),
        .I4(\high_idx0[1]_i_13_n_0 ),
        .I5(\high_idx0[1]_i_14_n_0 ),
        .O(\high_idx0[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \high_idx0[1]_i_8 
       (.I0(\high_idx0[1]_i_12_n_0 ),
        .I1(sel0[17]),
        .I2(sel0[18]),
        .I3(sel0[22]),
        .I4(sel0[21]),
        .I5(\high_idx0[1]_i_15_n_0 ),
        .O(\high_idx0[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \high_idx0[1]_i_9 
       (.I0(sel0[34]),
        .I1(sel0[33]),
        .I2(sel0[46]),
        .I3(sel0[42]),
        .O(\high_idx0[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \high_idx0[2]_i_1 
       (.I0(sel0[61]),
        .I1(sel0[62]),
        .I2(sel0[60]),
        .I3(sel0[59]),
        .I4(\high_idx0[2]_i_2_n_0 ),
        .O(\high_idx0[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888880AAAAAAAA)) 
    \high_idx0[2]_i_2 
       (.I0(\high_idx0[5]_i_4_n_0 ),
        .I1(\high_idx0[2]_i_3_n_0 ),
        .I2(\high_idx0[2]_i_4_n_0 ),
        .I3(sel0[43]),
        .I4(sel0[46]),
        .I5(\high_idx0[3]_i_8_n_0 ),
        .O(\high_idx0[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \high_idx0[2]_i_3 
       (.I0(sel0[47]),
        .I1(sel0[48]),
        .I2(sel0[49]),
        .I3(sel0[50]),
        .O(\high_idx0[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000F2)) 
    \high_idx0[2]_i_4 
       (.I0(\high_idx0[2]_i_5_n_0 ),
        .I1(\high_idx0[2]_i_6_n_0 ),
        .I2(\high_idx0[4]_i_5_n_0 ),
        .I3(\high_idx0[4]_i_3_n_0 ),
        .I4(sel0[42]),
        .I5(\high_idx0[3]_i_7_n_0 ),
        .O(\high_idx0[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \high_idx0[2]_i_5 
       (.I0(\high_idx0[3]_i_5_n_0 ),
        .I1(sel0[6]),
        .I2(sel0[5]),
        .I3(sel0[3]),
        .I4(sel0[4]),
        .I5(\high_idx0[3]_i_6_n_0 ),
        .O(\high_idx0[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \high_idx0[2]_i_6 
       (.I0(sel0[15]),
        .I1(sel0[16]),
        .I2(sel0[17]),
        .I3(sel0[18]),
        .O(\high_idx0[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \high_idx0[3]_i_1 
       (.I0(\high_idx0[3]_i_2_n_0 ),
        .I1(sel0[42]),
        .I2(sel0[46]),
        .I3(sel0[43]),
        .I4(\high_idx0[3]_i_3_n_0 ),
        .I5(\high_idx0[3]_i_4_n_0 ),
        .O(\high_idx0[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \high_idx0[3]_i_2 
       (.I0(sel0[61]),
        .I1(sel0[62]),
        .I2(sel0[60]),
        .I3(sel0[59]),
        .I4(\high_idx0[5]_i_4_n_0 ),
        .O(\high_idx0[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF8A)) 
    \high_idx0[3]_i_3 
       (.I0(\high_idx0[4]_i_2_n_0 ),
        .I1(\high_idx0[3]_i_5_n_0 ),
        .I2(\high_idx0[3]_i_6_n_0 ),
        .I3(\high_idx0[4]_i_3_n_0 ),
        .I4(\high_idx0[3]_i_7_n_0 ),
        .O(\high_idx0[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \high_idx0[3]_i_4 
       (.I0(sel0[50]),
        .I1(sel0[49]),
        .I2(sel0[48]),
        .I3(sel0[47]),
        .I4(\high_idx0[3]_i_8_n_0 ),
        .O(\high_idx0[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \high_idx0[3]_i_5 
       (.I0(sel0[12]),
        .I1(sel0[11]),
        .I2(sel0[13]),
        .I3(sel0[14]),
        .O(\high_idx0[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \high_idx0[3]_i_6 
       (.I0(sel0[8]),
        .I1(sel0[7]),
        .I2(sel0[9]),
        .I3(sel0[10]),
        .O(\high_idx0[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \high_idx0[3]_i_7 
       (.I0(sel0[32]),
        .I1(sel0[34]),
        .I2(sel0[33]),
        .O(\high_idx0[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \high_idx0[3]_i_8 
       (.I0(sel0[52]),
        .I1(sel0[51]),
        .I2(sel0[53]),
        .I3(sel0[54]),
        .O(\high_idx0[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \high_idx0[4]_i_1 
       (.I0(\high_idx0[5]_i_2_n_0 ),
        .I1(\high_idx0[4]_i_2_n_0 ),
        .I2(\high_idx0[4]_i_3_n_0 ),
        .I3(\high_idx0[4]_i_4_n_0 ),
        .O(\high_idx0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \high_idx0[4]_i_2 
       (.I0(sel0[18]),
        .I1(sel0[17]),
        .I2(sel0[16]),
        .I3(sel0[15]),
        .I4(\high_idx0[4]_i_5_n_0 ),
        .O(\high_idx0[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \high_idx0[4]_i_3 
       (.I0(sel0[23]),
        .I1(sel0[24]),
        .I2(sel0[25]),
        .I3(sel0[26]),
        .O(\high_idx0[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \high_idx0[4]_i_4 
       (.I0(sel0[42]),
        .I1(sel0[46]),
        .I2(sel0[43]),
        .I3(sel0[33]),
        .I4(sel0[34]),
        .I5(sel0[32]),
        .O(\high_idx0[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \high_idx0[4]_i_5 
       (.I0(sel0[19]),
        .I1(sel0[20]),
        .I2(sel0[22]),
        .I3(sel0[21]),
        .O(\high_idx0[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \high_idx0[5]_i_1 
       (.I0(\high_idx0[5]_i_2_n_0 ),
        .I1(sel0[32]),
        .I2(sel0[34]),
        .I3(sel0[33]),
        .I4(sel0[43]),
        .I5(\high_idx0[5]_i_3_n_0 ),
        .O(\high_idx0[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \high_idx0[5]_i_2 
       (.I0(\high_idx0[5]_i_4_n_0 ),
        .I1(sel0[59]),
        .I2(sel0[60]),
        .I3(sel0[62]),
        .I4(sel0[61]),
        .I5(\high_idx0[3]_i_4_n_0 ),
        .O(\high_idx0[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \high_idx0[5]_i_3 
       (.I0(sel0[42]),
        .I1(sel0[46]),
        .O(\high_idx0[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \high_idx0[5]_i_4 
       (.I0(sel0[55]),
        .I1(sel0[56]),
        .I2(sel0[57]),
        .I3(sel0[58]),
        .O(\high_idx0[5]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \high_idx0_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\high_idx0[0]_i_1_n_0 ),
        .Q(high_idx0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \high_idx0_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\high_idx0[1]_i_1_n_0 ),
        .Q(high_idx0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \high_idx0_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\high_idx0[2]_i_1_n_0 ),
        .Q(high_idx0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \high_idx0_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\high_idx0[3]_i_1_n_0 ),
        .Q(high_idx0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \high_idx0_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\high_idx0[4]_i_1_n_0 ),
        .Q(high_idx0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \high_idx0_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\high_idx0[5]_i_1_n_0 ),
        .Q(high_idx0[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \high_idx1[0]_i_1 
       (.I0(\high_idx1[0]_i_2_n_0 ),
        .I1(p_0_in0_in),
        .I2(p_49_in),
        .I3(\high_idx1[0]_i_3_n_0 ),
        .I4(p_6_in5_in),
        .O(\high_idx1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FF0002)) 
    \high_idx1[0]_i_2 
       (.I0(\high_idx1[0]_i_4_n_0 ),
        .I1(p_5_in4_in),
        .I2(p_7_in6_in),
        .I3(\high_idx1[0]_i_5_n_0 ),
        .I4(p_4_in3_in),
        .I5(p_1_in),
        .O(\high_idx1[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \high_idx1[0]_i_3 
       (.I0(p_49_in),
        .I1(p_3_in2_in),
        .I2(p_1_in),
        .I3(p_5_in4_in),
        .O(\high_idx1[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5510)) 
    \high_idx1[0]_i_4 
       (.I0(p_9_in8_in),
        .I1(p_11_in10_in),
        .I2(p_12_in11_in),
        .I3(p_10_in9_in),
        .I4(p_8_in7_in),
        .O(\high_idx1[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \high_idx1[0]_i_5 
       (.I0(p_3_in2_in),
        .I1(p_49_in),
        .O(\high_idx1[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF101010)) 
    \high_idx1[1]_i_1 
       (.I0(p_0_in0_in),
        .I1(p_1_in),
        .I2(p_3_in2_in),
        .I3(\high_idx1[1]_i_2_n_0 ),
        .I4(\high_idx1[1]_i_3_n_0 ),
        .I5(p_49_in),
        .O(\high_idx1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \high_idx1[1]_i_2 
       (.I0(p_0_in0_in),
        .I1(p_4_in3_in),
        .I2(p_1_in),
        .I3(p_5_in4_in),
        .O(\high_idx1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1110)) 
    \high_idx1[1]_i_3 
       (.I0(p_9_in8_in),
        .I1(p_8_in7_in),
        .I2(p_11_in10_in),
        .I3(p_10_in9_in),
        .I4(p_6_in5_in),
        .I5(p_7_in6_in),
        .O(\high_idx1[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \high_idx1[2]_i_1 
       (.I0(\high_idx1[2]_i_2_n_0 ),
        .I1(\high_idx1[2]_i_3_n_0 ),
        .I2(p_0_in0_in),
        .I3(p_49_in),
        .I4(p_1_in),
        .O(\high_idx1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \high_idx1[2]_i_2 
       (.I0(p_3_in2_in),
        .I1(p_4_in3_in),
        .I2(p_5_in4_in),
        .O(\high_idx1[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \high_idx1[2]_i_3 
       (.I0(p_8_in7_in),
        .I1(p_9_in8_in),
        .I2(p_6_in5_in),
        .I3(p_7_in6_in),
        .O(\high_idx1[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \high_idx1[3]_i_1 
       (.I0(p_0_in0_in),
        .I1(p_4_in3_in),
        .I2(p_5_in4_in),
        .I3(p_1_in),
        .I4(p_3_in2_in),
        .I5(p_49_in),
        .O(\high_idx1[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \high_idx1_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\high_idx1[0]_i_1_n_0 ),
        .Q(high_idx1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \high_idx1_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\high_idx1[1]_i_1_n_0 ),
        .Q(high_idx1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \high_idx1_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\high_idx1[2]_i_1_n_0 ),
        .Q(high_idx1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \high_idx1_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\high_idx1[3]_i_1_n_0 ),
        .Q(high_idx1[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \high_idx[0]_i_1 
       (.I0(high_idx1[0]),
        .I1(some_idx1),
        .I2(high_idx0[0]),
        .O(\high_idx[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \high_idx[1]_i_1 
       (.I0(high_idx1[1]),
        .I1(some_idx1),
        .I2(high_idx0[1]),
        .O(\high_idx[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \high_idx[2]_i_1 
       (.I0(high_idx1[2]),
        .I1(some_idx1),
        .I2(high_idx0[2]),
        .O(\high_idx[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \high_idx[3]_i_1 
       (.I0(high_idx1[3]),
        .I1(some_idx1),
        .I2(high_idx0[3]),
        .O(\high_idx[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \high_idx[4]_i_1 
       (.I0(high_idx0[4]),
        .I1(some_idx1),
        .O(\high_idx[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \high_idx[5]_i_1 
       (.I0(high_idx0[5]),
        .I1(some_idx1),
        .O(\high_idx[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \high_idx_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\high_idx[0]_i_1_n_0 ),
        .Q(high_idx[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \high_idx_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\high_idx[1]_i_1_n_0 ),
        .Q(high_idx[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \high_idx_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\high_idx[2]_i_1_n_0 ),
        .Q(high_idx[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \high_idx_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\high_idx[3]_i_1_n_0 ),
        .Q(high_idx[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \high_idx_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\high_idx[4]_i_1_n_0 ),
        .Q(high_idx[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \high_idx_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\high_idx[5]_i_1_n_0 ),
        .Q(high_idx[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \high_idx_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(some_idx1),
        .Q(high_idx[6]),
        .R(1'b0));
  top_block_fakernet_top_0_0_ram_block_a11d16_15 \if_dpdp_ram_info_counts.dpdp_ram_info_counts 
       (.ADDRARDADDR({cnt_idx,cnt[0]}),
        .ADDRBWRADDR({Q,ram_reg_bram_0_4}),
        .D({\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_9 ,\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_10 }),
        .DOUTBDOUT(DOUTBDOUT),
        .Q({\dp_ram_counts_reg[port_a][o][wdata_n_0_][15] ,\dp_ram_counts_reg[port_a][o][wdata_n_0_][14] ,\dp_ram_counts_reg[port_a][o][wdata_n_0_][13] ,\dp_ram_counts_reg[port_a][o][wdata_n_0_][12] ,\dp_ram_counts_reg[port_a][o][wdata_n_0_][11] ,\dp_ram_counts_reg[port_a][o][wdata_n_0_][10] ,\dp_ram_counts_reg[port_a][o][wdata_n_0_][9] ,\dp_ram_counts_reg[port_a][o][wdata_n_0_][8] ,\dp_ram_counts_reg[port_a][o][wdata_n_0_][7] ,\dp_ram_counts_reg[port_a][o][wdata_n_0_][6] ,\dp_ram_counts_reg[port_a][o][wdata_n_0_][5] ,\dp_ram_counts_reg[port_a][o][wdata_n_0_][4] ,\dp_ram_counts_reg[port_a][o][wdata_n_0_][3] ,\dp_ram_counts_reg[port_a][o][wdata_n_0_][2] ,\dp_ram_counts_reg[port_a][o][wdata_n_0_][1] ,\dp_ram_counts_reg[port_a][o][wdata_n_0_][0] }),
        .clk_in(clk_in),
        .\cnt_reg[0] (\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_28 ),
        .\dp_ram_counts[port_b][o][rd] (\dp_ram_counts[port_b][o][rd] ),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5({\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_29 ,\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_30 ,\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_31 ,\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_32 ,\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_33 ,\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_34 ,\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_35 ,\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_36 ,\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_37 ,\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_38 ,\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_39 ,\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_40 ,\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_41 ,\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_42 ,\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_43 ,\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_44 }),
        .ram_reg_bram_0_6(cnt[1]),
        .\reg_data_rd_reg[0] (\reg_data_rd[0]_i_9_n_0 ),
        .\reg_data_rd_reg[0]_0 (\reg_data_rd[0]_i_10_n_0 ),
        .\reg_data_rd_reg[10] (\reg_data_rd[10]_i_6_n_0 ),
        .\reg_data_rd_reg[10]_0 (\reg_data_rd[10]_i_7_n_0 ),
        .\reg_data_rd_reg[11] (\reg_data_rd[11]_i_6_n_0 ),
        .\reg_data_rd_reg[11]_0 (\reg_data_rd[11]_i_7_n_0 ),
        .\reg_data_rd_reg[12] (\reg_data_rd[12]_i_7_n_0 ),
        .\reg_data_rd_reg[12]_0 (\reg_data_rd[12]_i_8_n_0 ),
        .\reg_data_rd_reg[13] (\reg_data_rd[13]_i_9_n_0 ),
        .\reg_data_rd_reg[13]_0 (\reg_data_rd[13]_i_10_n_0 ),
        .\reg_data_rd_reg[14] (\reg_data_rd_reg[14]_0 ),
        .\reg_data_rd_reg[14]_0 (\reg_data_rd[14]_i_8_n_0 ),
        .\reg_data_rd_reg[14]_1 (\reg_data_rd[14]_i_9_n_0 ),
        .\reg_data_rd_reg[16] (\reg_data_rd[16]_i_6_n_0 ),
        .\reg_data_rd_reg[16]_0 (\reg_data_rd[16]_i_7_n_0 ),
        .\reg_data_rd_reg[21] (\reg_data_rd[21]_i_4_n_0 ),
        .\reg_data_rd_reg[21]_0 (\reg_data_rd[21]_i_5_n_0 ),
        .\reg_data_rd_reg[23] (\reg_data_rd[23]_i_4_n_0 ),
        .\reg_data_rd_reg[23]_0 (\reg_data_rd[23]_i_5_n_0 ),
        .\reg_data_rd_reg[23]_1 (\reg_data_rd_reg[23]_0 ),
        .\reg_data_rd_reg[24] (\reg_data_rd_reg[24]_0 ),
        .\reg_data_rd_reg[24]_0 (\reg_data_rd[24]_i_5_n_0 ),
        .\reg_data_rd_reg[24]_1 (\reg_data_rd[24]_i_6_n_0 ),
        .\reg_data_rd_reg[25] ({\mdio_req_d_reg_n_0_[25] ,\mdio_req_d_reg_n_0_[24] }),
        .\reg_data_rd_reg[25]_0 (\reg_data_rd_reg[15]_0 ),
        .\reg_data_rd_reg[25]_1 (\reg_data_rd_reg[25]_0 ),
        .\reg_data_rd_reg[25]_2 (\reg_data_rd[25]_i_4_n_0 ),
        .\reg_data_rd_reg[25]_3 (\reg_data_rd[25]_i_5_n_0 ),
        .\reg_data_rd_reg[28] (\reg_data_rd[28]_i_4_n_0 ),
        .\reg_data_rd_reg[28]_0 (\reg_data_rd[28]_i_5_n_0 ),
        .\reg_data_rd_reg[29] (\reg_data_rd[29]_i_4_n_0 ),
        .\reg_data_rd_reg[29]_0 (\reg_data_rd[29]_i_5_n_0 ),
        .\reg_data_rd_reg[2] (\reg_data_rd[2]_i_4_n_0 ),
        .\reg_data_rd_reg[2]_0 (\reg_data_rd[2]_i_5_n_0 ),
        .\reg_data_rd_reg[30] (\reg_data_rd_reg[30]_0 ),
        .\reg_data_rd_reg[30]_0 (\reg_data_rd_reg[30]_1 ),
        .\reg_data_rd_reg[30]_1 (\reg_data_rd[30]_i_7_n_0 ),
        .\reg_data_rd_reg[30]_2 (\reg_data_rd[30]_i_8_n_0 ),
        .\reg_data_rd_reg[5] (\reg_data_rd[5]_i_5_n_0 ),
        .\reg_data_rd_reg[5]_0 (\reg_data_rd[5]_i_6_n_0 ),
        .\reg_data_rd_reg[6] (\reg_data_rd[6]_i_5_n_0 ),
        .\reg_data_rd_reg[6]_0 (\reg_data_rd[6]_i_6_n_0 ),
        .\reg_data_rd_reg[8] (\reg_data_rd[8]_i_6_n_0 ),
        .\reg_data_rd_reg[8]_0 (\reg_data_rd[8]_i_7_n_0 ),
        .\reg_data_rd_reg[9] (\reg_data_rd[9]_i_5_n_0 ),
        .\reg_data_rd_reg[9]_0 (\reg_data_rd[9]_i_6_n_0 ),
        .\regacc_pre2_addr_reg[2] (\regacc_pre2_addr_reg[2] ),
        .\regacc_pre2_addr_reg[2]_0 (\regacc_pre2_addr_reg[2]_0 ),
        .\regacc_pre2_addr_reg[2]_1 (\regacc_pre2_addr_reg[2]_1 ),
        .\regacc_pre2_addr_reg[2]_10 (\regacc_pre2_addr_reg[2]_10 ),
        .\regacc_pre2_addr_reg[2]_2 (\regacc_pre2_addr_reg[2]_2 ),
        .\regacc_pre2_addr_reg[2]_3 (\regacc_pre2_addr_reg[2]_3 ),
        .\regacc_pre2_addr_reg[2]_4 (\regacc_pre2_addr_reg[2]_4 ),
        .\regacc_pre2_addr_reg[2]_5 (\regacc_pre2_addr_reg[2]_5 ),
        .\regacc_pre2_addr_reg[2]_6 (\regacc_pre2_addr_reg[2]_6 ),
        .\regacc_pre2_addr_reg[2]_7 (\regacc_pre2_addr_reg[2]_7 ),
        .\regacc_pre2_addr_reg[2]_8 (\regacc_pre2_addr_reg[2]_8 ),
        .\regacc_pre2_addr_reg[2]_9 (\regacc_pre2_addr_reg[2]_9 ),
        .wdata_incr(wdata_incr));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00FE00)) 
    is_s_payload_len_ge_tc_limit_tcp_payload_i_1
       (.I0(\testctrl_reg_reg[0][20]_0 [0]),
        .I1(\testctrl_reg_reg[0][20]_0 [3]),
        .I2(\testctrl_reg_reg[0][20]_0 [4]),
        .I3(CO),
        .I4(is_s_payload_len_ge_tc_limit_tcp_payload_i_3_n_0),
        .I5(is_s_payload_len_ge_tc_limit_tcp_payload_i_4_n_0),
        .O(x_is_s_payload_len_ge_tc_limit_tcp_payload));
  LUT2 #(
    .INIT(4'h9)) 
    is_s_payload_len_ge_tc_limit_tcp_payload_i_11
       (.I0(\testctrl_reg_reg[0][20]_0 [9]),
        .I1(is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2[8]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h8421)) 
    is_s_payload_len_ge_tc_limit_tcp_payload_i_12
       (.I0(\testctrl_reg_reg[0][20]_0 [8]),
        .I1(\testctrl_reg_reg[0][20]_0 [7]),
        .I2(is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2[7]),
        .I3(is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h8421)) 
    is_s_payload_len_ge_tc_limit_tcp_payload_i_13
       (.I0(\testctrl_reg_reg[0][20]_0 [6]),
        .I1(\testctrl_reg_reg[0][20]_0 [5]),
        .I2(is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2[5]),
        .I3(is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h8421)) 
    is_s_payload_len_ge_tc_limit_tcp_payload_i_14
       (.I0(\testctrl_reg_reg[0][20]_0 [4]),
        .I1(\testctrl_reg_reg[0][20]_0 [3]),
        .I2(is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2[3]),
        .I3(is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h8421)) 
    is_s_payload_len_ge_tc_limit_tcp_payload_i_15
       (.I0(\testctrl_reg_reg[0][20]_0 [2]),
        .I1(\testctrl_reg_reg[0][20]_0 [1]),
        .I2(is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2[1]),
        .I3(is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2[0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hE)) 
    is_s_payload_len_ge_tc_limit_tcp_payload_i_3
       (.I0(\testctrl_reg_reg[0][20]_0 [5]),
        .I1(\testctrl_reg_reg[0][20]_0 [6]),
        .O(is_s_payload_len_ge_tc_limit_tcp_payload_i_3_n_0));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FE00)) 
    is_s_payload_len_ge_tc_limit_tcp_payload_i_4
       (.I0(\testctrl_reg_reg[0][20]_0 [9]),
        .I1(\testctrl_reg_reg[0][20]_0 [8]),
        .I2(\testctrl_reg_reg[0][20]_0 [7]),
        .I3(CO),
        .I4(\testctrl_reg_reg[0][20]_0 [1]),
        .I5(\testctrl_reg_reg[0][20]_0 [2]),
        .O(is_s_payload_len_ge_tc_limit_tcp_payload_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mdio_latched_reg[17] 
       (.C(clk_in),
        .CE(access_done1_out),
        .D(mdio_req_reg_0),
        .Q(\mdio_latched_reg[17]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdio_req_d_reg[18] 
       (.C(clk_in),
        .CE(access_done1_out),
        .D(\testctrl_reg_reg[6][31]_1 [18]),
        .Q(\mdio_req_d_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdio_req_d_reg[19] 
       (.C(clk_in),
        .CE(access_done1_out),
        .D(\testctrl_reg_reg[6][31]_1 [19]),
        .Q(\mdio_req_d_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdio_req_d_reg[20] 
       (.C(clk_in),
        .CE(access_done1_out),
        .D(\testctrl_reg_reg[6][31]_1 [20]),
        .Q(\mdio_req_d_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdio_req_d_reg[21] 
       (.C(clk_in),
        .CE(access_done1_out),
        .D(\testctrl_reg_reg[6][31]_1 [21]),
        .Q(\mdio_req_d_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdio_req_d_reg[22] 
       (.C(clk_in),
        .CE(access_done1_out),
        .D(\testctrl_reg_reg[6][31]_1 [22]),
        .Q(\mdio_req_d_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdio_req_d_reg[23] 
       (.C(clk_in),
        .CE(access_done1_out),
        .D(\testctrl_reg_reg[6][31]_1 [23]),
        .Q(\mdio_req_d_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdio_req_d_reg[24] 
       (.C(clk_in),
        .CE(access_done1_out),
        .D(\testctrl_reg_reg[6][31]_1 [24]),
        .Q(\mdio_req_d_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdio_req_d_reg[25] 
       (.C(clk_in),
        .CE(access_done1_out),
        .D(\testctrl_reg_reg[6][31]_1 [25]),
        .Q(\mdio_req_d_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdio_req_d_reg[26] 
       (.C(clk_in),
        .CE(access_done1_out),
        .D(\testctrl_reg_reg[6][31]_1 [26]),
        .Q(\mdio_req_d_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdio_req_d_reg[27] 
       (.C(clk_in),
        .CE(access_done1_out),
        .D(\testctrl_reg_reg[6][31]_1 [27]),
        .Q(\mdio_req_d_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdio_req_d_reg[28] 
       (.C(clk_in),
        .CE(access_done1_out),
        .D(\testctrl_reg_reg[6][31]_1 [28]),
        .Q(\mdio_req_d_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdio_req_d_reg[29] 
       (.C(clk_in),
        .CE(access_done1_out),
        .D(\testctrl_reg_reg[6][31]_1 [29]),
        .Q(\mdio_req_d_reg[31]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdio_req_d_reg[30] 
       (.C(clk_in),
        .CE(access_done1_out),
        .D(\testctrl_reg_reg[6][31]_1 [30]),
        .Q(\mdio_req_d_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mdio_req_d_reg[31] 
       (.C(clk_in),
        .CE(access_done1_out),
        .D(\testctrl_reg_reg[6][31]_1 [31]),
        .Q(\mdio_req_d_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    mdio_req_reg
       (.C(clk_in),
        .CE(access_done1_out),
        .D(1'b1),
        .Q(mdio_req_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[3][0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\tcp_ctrl_stat[base_seqno] ),
        .Q(\rawregs_reg[3]_11 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[3][10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[filled] [9]),
        .Q(\rawregs_reg[3]_11 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[3][11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[filled] [10]),
        .Q(\rawregs_reg[3]_11 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[3][12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[filled] [11]),
        .Q(\rawregs_reg[3]_11 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[3][13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[filled] [12]),
        .Q(\rawregs_reg[3]_11 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[3][14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[filled] [13]),
        .Q(\rawregs_reg[3]_11 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[3][1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[filled] [0]),
        .Q(\rawregs_reg[3]_11 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[3][2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[filled] [1]),
        .Q(\rawregs_reg[3]_11 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[3][3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[filled] [2]),
        .Q(\rawregs_reg[3]_11 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[3][4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[filled] [3]),
        .Q(\rawregs_reg[3]_11 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[3][5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[filled] [4]),
        .Q(\rawregs_reg[3]_11 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[3][6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[filled] [5]),
        .Q(\rawregs_reg[3]_11 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[3][7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[filled] [6]),
        .Q(\rawregs_reg[3]_11 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[3][8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[filled] [7]),
        .Q(\rawregs_reg[3]_11 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[3][9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[filled] [8]),
        .Q(\rawregs_reg[3]_11 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[4][0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [0]),
        .Q(\rawregs_reg[4][14]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[4][10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [10]),
        .Q(\rawregs_reg[4][14]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[4][11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [11]),
        .Q(\rawregs_reg[4][14]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[4][12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [12]),
        .Q(\rawregs_reg[4][14]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[4][13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [13]),
        .Q(\rawregs_reg[4][14]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[4][14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [14]),
        .Q(\rawregs_reg[4][14]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[4][1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [1]),
        .Q(\rawregs_reg[4][14]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[4][2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [2]),
        .Q(\rawregs_reg[4][14]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[4][3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [3]),
        .Q(\rawregs_reg[4][14]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[4][4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [4]),
        .Q(\rawregs_reg[4][14]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[4][5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [5]),
        .Q(\rawregs_reg[4][14]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[4][6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [6]),
        .Q(\rawregs_reg[4][14]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[4][7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [7]),
        .Q(\rawregs_reg[4][14]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[4][8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [8]),
        .Q(\rawregs_reg[4][14]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[4][9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [9]),
        .Q(\rawregs_reg[4][14]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[5][10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rawregs_reg[5][15]_1 [9]),
        .Q(\rawregs_reg[5][15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[5][11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rawregs_reg[5][15]_1 [10]),
        .Q(\rawregs_reg[5][15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[5][12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rawregs_reg[5][15]_1 [11]),
        .Q(\rawregs_reg[5][15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[5][13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rawregs_reg[5][15]_1 [12]),
        .Q(\rawregs_reg[5][15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[5][14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rawregs_reg[5][15]_1 [13]),
        .Q(\rawregs_reg[5][15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[5][15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rawregs_reg[5][15]_1 [14]),
        .Q(\rawregs_reg[5][15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[5][1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rawregs_reg[5][15]_1 [0]),
        .Q(\rawregs_reg[5][15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[5][2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rawregs_reg[5][15]_1 [1]),
        .Q(\rawregs_reg[5][15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[5][3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rawregs_reg[5][15]_1 [2]),
        .Q(\rawregs_reg[5][15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[5][4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rawregs_reg[5][15]_1 [3]),
        .Q(\rawregs_reg[5][15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[5][5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rawregs_reg[5][15]_1 [4]),
        .Q(\rawregs_reg[5][15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[5][6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rawregs_reg[5][15]_1 [5]),
        .Q(\rawregs_reg[5][15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[5][7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rawregs_reg[5][15]_1 [6]),
        .Q(\rawregs_reg[5][15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[5][8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rawregs_reg[5][15]_1 [7]),
        .Q(\rawregs_reg[5][15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[5][9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rawregs_reg[5][15]_1 [8]),
        .Q(\rawregs_reg[5][15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[8][0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[cur_off] [0]),
        .Q(\rawregs_reg[8][15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[8][10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[cur_off] [10]),
        .Q(\rawregs_reg[8][15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[8][11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[cur_off] [11]),
        .Q(\rawregs_reg[8][15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[8][12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[cur_off] [12]),
        .Q(\rawregs_reg[8][15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[8][13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[cur_off] [13]),
        .Q(\rawregs_reg[8][15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[8][14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[cur_off] [14]),
        .Q(\rawregs_reg[8][15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[8][15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[cur_off] [15]),
        .Q(\rawregs_reg[8][15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[8][1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[cur_off] [1]),
        .Q(\rawregs_reg[8][15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[8][2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[cur_off] [2]),
        .Q(\rawregs_reg[8][15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[8][3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[cur_off] [3]),
        .Q(\rawregs_reg[8][15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[8][4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[cur_off] [4]),
        .Q(\rawregs_reg[8][15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[8][5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[cur_off] [5]),
        .Q(\rawregs_reg[8][15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[8][6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[cur_off] [6]),
        .Q(\rawregs_reg[8][15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[8][7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[cur_off] [7]),
        .Q(\rawregs_reg[8][15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[8][8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[cur_off] [8]),
        .Q(\rawregs_reg[8][15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rawregs_reg[8][9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[cur_off] [9]),
        .Q(\rawregs_reg[8][15]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[0]_i_10 
       (.I0(tc_lcl_datagen_chance[0]),
        .I1(\testctrl_reg_reg[2][31]_0 [0]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1][15]_0 [0]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg_n_0_[0][0] ),
        .O(\reg_data_rd[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[0]_i_9 
       (.I0(\testctrl_reg_reg[7]_10 [0]),
        .I1(\testctrl_reg_reg[6]_9 [0]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5][31]_0 [0]),
        .I4(Q[0]),
        .I5(tc_lcl_datagen_len_mask[0]),
        .O(\reg_data_rd[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[10]_i_6 
       (.I0(tc_lcl_datagen_chance[10]),
        .I1(\testctrl_reg_reg[2]_6 [10]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1][15]_0 [10]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0][20]_0 [9]),
        .O(\reg_data_rd[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[10]_i_7 
       (.I0(\testctrl_reg_reg[7]_10 [10]),
        .I1(\testctrl_reg_reg[6]_9 [10]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [10]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[4][31]_0 [2]),
        .O(\reg_data_rd[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[11]_i_6 
       (.I0(tc_lcl_datagen_chance[11]),
        .I1(\testctrl_reg_reg[2]_6 [11]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1][15]_0 [11]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0]_4 [11]),
        .O(\reg_data_rd[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[11]_i_7 
       (.I0(\testctrl_reg_reg[7]_10 [11]),
        .I1(\testctrl_reg_reg[6]_9 [11]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [11]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[4][31]_0 [3]),
        .O(\reg_data_rd[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[12]_i_7 
       (.I0(\testctrl_reg_reg[7]_10 [12]),
        .I1(\testctrl_reg_reg[6]_9 [12]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [12]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[4][31]_0 [4]),
        .O(\reg_data_rd[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[12]_i_8 
       (.I0(tc_lcl_datagen_chance[12]),
        .I1(\testctrl_reg_reg[2]_6 [12]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1][15]_0 [12]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0]_4 [12]),
        .O(\reg_data_rd[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[13]_i_10 
       (.I0(tc_lcl_datagen_chance[13]),
        .I1(\testctrl_reg_reg[2]_6 [13]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1][15]_0 [13]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0]_4 [13]),
        .O(\reg_data_rd[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[13]_i_9 
       (.I0(\testctrl_reg_reg[7]_10 [13]),
        .I1(\testctrl_reg_reg[6]_9 [13]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [13]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[4][31]_0 [5]),
        .O(\reg_data_rd[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[14]_i_8 
       (.I0(tc_lcl_datagen_chance[14]),
        .I1(\testctrl_reg_reg[2]_6 [14]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1][15]_0 [14]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0]_4 [14]),
        .O(\reg_data_rd[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[14]_i_9 
       (.I0(\testctrl_reg_reg[7]_10 [14]),
        .I1(\testctrl_reg_reg[6]_9 [14]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [14]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg_n_0_[4][14] ),
        .O(\reg_data_rd[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[15]_i_7 
       (.I0(\testctrl_reg_reg[7]_10 [15]),
        .I1(\testctrl_reg_reg[6]_9 [15]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [15]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg_n_0_[4][15] ),
        .O(\testctrl_reg_reg[7][15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[15]_i_8 
       (.I0(tc_lcl_datagen_chance[15]),
        .I1(\testctrl_reg_reg[2]_6 [15]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1][15]_0 [15]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0]_4 [15]),
        .O(\testctrl_reg_reg[3][15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[16]_i_6 
       (.I0(\testctrl_reg_reg[7]_10 [16]),
        .I1(\testctrl_reg_reg[6]_9 [16]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [16]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[4]_7 [16]),
        .O(\reg_data_rd[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[16]_i_7 
       (.I0(\testctrl_reg_reg[3][31]_0 [0]),
        .I1(\testctrl_reg_reg[2]_6 [16]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1]_5 [16]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0]_4 [16]),
        .O(\reg_data_rd[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[17]_i_5 
       (.I0(\testctrl_reg_reg[7]_10 [17]),
        .I1(\testctrl_reg_reg[6]_9 [17]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [17]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[4]_7 [17]),
        .O(\testctrl_reg_reg[7][17]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[17]_i_6 
       (.I0(\testctrl_reg_reg[3][31]_0 [1]),
        .I1(\testctrl_reg_reg[2]_6 [17]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1]_5 [17]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0]_4 [17]),
        .O(\testctrl_reg_reg[3][17]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[18]_i_5 
       (.I0(\testctrl_reg_reg[7]_10 [18]),
        .I1(\testctrl_reg_reg[6]_9 [18]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [18]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[4]_7 [18]),
        .O(\testctrl_reg_reg[7][18]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[18]_i_6 
       (.I0(\testctrl_reg_reg[3][31]_0 [2]),
        .I1(\testctrl_reg_reg[2]_6 [18]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1]_5 [18]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0]_4 [18]),
        .O(\testctrl_reg_reg[3][18]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[19]_i_5 
       (.I0(\testctrl_reg_reg[3][31]_0 [3]),
        .I1(\testctrl_reg_reg[2]_6 [19]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1]_5 [19]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0]_4 [19]),
        .O(\testctrl_reg_reg[3][19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[19]_i_6 
       (.I0(\testctrl_reg_reg[7]_10 [19]),
        .I1(\testctrl_reg_reg[6]_9 [19]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [19]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[4]_7 [19]),
        .O(\testctrl_reg_reg[7][19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[1]_i_7 
       (.I0(tc_lcl_datagen_chance[1]),
        .I1(\testctrl_reg_reg[2]_6 [1]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1][15]_0 [1]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0][20]_0 [0]),
        .O(\reg_data_rd[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[1]_i_8 
       (.I0(\testctrl_reg_reg[7]_10 [1]),
        .I1(\testctrl_reg_reg[6]_9 [1]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5][31]_0 [1]),
        .I4(Q[0]),
        .I5(tc_lcl_datagen_len_mask[1]),
        .O(\reg_data_rd[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hACF0AC00)) 
    \reg_data_rd[20]_i_8 
       (.I0(\testctrl_reg_reg[3][31]_0 [4]),
        .I1(\testctrl_reg_reg[2]_6 [20]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\testctrl_reg_reg[1]_5 [20]),
        .O(\testctrl_reg_reg[3][20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[21]_i_4 
       (.I0(\testctrl_reg_reg[3][31]_0 [5]),
        .I1(\testctrl_reg_reg[2]_6 [21]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1]_5 [21]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0]_4 [21]),
        .O(\reg_data_rd[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[21]_i_5 
       (.I0(\testctrl_reg_reg[7]_10 [21]),
        .I1(\testctrl_reg_reg[6]_9 [21]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [21]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[4]_7 [21]),
        .O(\reg_data_rd[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[22]_i_5 
       (.I0(\testctrl_reg_reg[7]_10 [22]),
        .I1(\testctrl_reg_reg[6]_9 [22]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [22]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[4]_7 [22]),
        .O(\testctrl_reg_reg[7][22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[22]_i_6 
       (.I0(\testctrl_reg_reg[3][31]_0 [6]),
        .I1(\testctrl_reg_reg[2]_6 [22]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1]_5 [22]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0]_4 [22]),
        .O(\testctrl_reg_reg[3][22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[23]_i_4 
       (.I0(\testctrl_reg_reg[7]_10 [23]),
        .I1(\testctrl_reg_reg[6]_9 [23]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [23]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[4]_7 [23]),
        .O(\reg_data_rd[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[23]_i_5 
       (.I0(\testctrl_reg_reg[3][31]_0 [7]),
        .I1(\testctrl_reg_reg[2]_6 [23]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1]_5 [23]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0]_4 [23]),
        .O(\reg_data_rd[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[24]_i_5 
       (.I0(\testctrl_reg_reg[7]_10 [24]),
        .I1(\testctrl_reg_reg[6]_9 [24]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [24]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[4]_7 [24]),
        .O(\reg_data_rd[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[24]_i_6 
       (.I0(\testctrl_reg_reg[3][31]_0 [8]),
        .I1(\testctrl_reg_reg[2]_6 [24]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1]_5 [24]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0]_4 [24]),
        .O(\reg_data_rd[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[25]_i_4 
       (.I0(\testctrl_reg_reg[7]_10 [25]),
        .I1(\testctrl_reg_reg[6]_9 [25]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [25]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[4]_7 [25]),
        .O(\reg_data_rd[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[25]_i_5 
       (.I0(\testctrl_reg_reg[3][31]_0 [9]),
        .I1(\testctrl_reg_reg[2]_6 [25]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1]_5 [25]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0]_4 [25]),
        .O(\reg_data_rd[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[26]_i_5 
       (.I0(\testctrl_reg_reg[7]_10 [26]),
        .I1(\testctrl_reg_reg[6]_9 [26]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [26]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[4]_7 [26]),
        .O(\testctrl_reg_reg[7][26]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[26]_i_6 
       (.I0(\testctrl_reg_reg[3][31]_0 [10]),
        .I1(\testctrl_reg_reg[2]_6 [26]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1]_5 [26]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0]_4 [26]),
        .O(\testctrl_reg_reg[3][26]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[27]_i_5 
       (.I0(\testctrl_reg_reg[7]_10 [27]),
        .I1(\testctrl_reg_reg[6]_9 [27]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [27]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[4]_7 [27]),
        .O(\testctrl_reg_reg[7][27]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[27]_i_6 
       (.I0(\testctrl_reg_reg[3][31]_0 [11]),
        .I1(\testctrl_reg_reg[2]_6 [27]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1]_5 [27]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0]_4 [27]),
        .O(\testctrl_reg_reg[3][27]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[28]_i_4 
       (.I0(\testctrl_reg_reg[7]_10 [28]),
        .I1(\testctrl_reg_reg[6]_9 [28]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [28]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[4]_7 [28]),
        .O(\reg_data_rd[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[28]_i_5 
       (.I0(\testctrl_reg_reg[3][31]_0 [12]),
        .I1(\testctrl_reg_reg[2]_6 [28]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1]_5 [28]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0]_4 [28]),
        .O(\reg_data_rd[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[29]_i_4 
       (.I0(\testctrl_reg_reg[7]_10 [29]),
        .I1(\testctrl_reg_reg[6]_9 [29]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [29]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[4]_7 [29]),
        .O(\reg_data_rd[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[29]_i_5 
       (.I0(\testctrl_reg_reg[3][31]_0 [13]),
        .I1(\testctrl_reg_reg[2]_6 [29]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1]_5 [29]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0]_4 [29]),
        .O(\reg_data_rd[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[2]_i_4 
       (.I0(\testctrl_reg_reg[7]_10 [2]),
        .I1(\testctrl_reg_reg[6]_9 [2]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5][31]_0 [2]),
        .I4(Q[0]),
        .I5(tc_lcl_datagen_len_mask[2]),
        .O(\reg_data_rd[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[2]_i_5 
       (.I0(tc_lcl_datagen_chance[2]),
        .I1(\testctrl_reg_reg[2]_6 [2]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1][15]_0 [2]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0][20]_0 [1]),
        .O(\reg_data_rd[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[30]_i_7 
       (.I0(\testctrl_reg_reg[3][31]_0 [14]),
        .I1(\testctrl_reg_reg[2]_6 [30]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1]_5 [30]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0]_4 [30]),
        .O(\reg_data_rd[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[30]_i_8 
       (.I0(\testctrl_reg_reg[7]_10 [30]),
        .I1(\testctrl_reg_reg[6]_9 [30]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [30]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[4]_7 [30]),
        .O(\reg_data_rd[30]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    \reg_data_rd[31]_i_15 
       (.I0(\testctrl_reg_reg[0]_4 [31]),
        .I1(\testctrl_reg_reg[3][31]_0 [15]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\testctrl_reg_reg[1]_5 [31]),
        .O(\testctrl_reg_reg[0][31]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[3]_i_6 
       (.I0(tc_lcl_datagen_chance[3]),
        .I1(\testctrl_reg_reg[2]_6 [3]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1][15]_0 [3]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0][20]_0 [2]),
        .O(\reg_data_rd[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[3]_i_7 
       (.I0(\testctrl_reg_reg[7]_10 [3]),
        .I1(\testctrl_reg_reg[6]_9 [3]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5][31]_0 [3]),
        .I4(Q[0]),
        .I5(tc_lcl_datagen_len_mask[3]),
        .O(\reg_data_rd[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[4]_i_4 
       (.I0(\testctrl_reg_reg[7]_10 [4]),
        .I1(\testctrl_reg_reg[6]_9 [4]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [4]),
        .I4(Q[0]),
        .I5(tc_lcl_datagen_len_mask[4]),
        .O(\testctrl_reg_reg[7][4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[4]_i_5 
       (.I0(tc_lcl_datagen_chance[4]),
        .I1(\testctrl_reg_reg[2]_6 [4]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1][15]_0 [4]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0][20]_0 [3]),
        .O(\testctrl_reg_reg[3][4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[5]_i_5 
       (.I0(tc_lcl_datagen_chance[5]),
        .I1(\testctrl_reg_reg[2]_6 [5]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1][15]_0 [5]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0][20]_0 [4]),
        .O(\reg_data_rd[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[5]_i_6 
       (.I0(\testctrl_reg_reg[7]_10 [5]),
        .I1(\testctrl_reg_reg[6]_9 [5]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [5]),
        .I4(Q[0]),
        .I5(tc_lcl_datagen_len_mask[5]),
        .O(\reg_data_rd[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[6]_i_5 
       (.I0(\testctrl_reg_reg[7]_10 [6]),
        .I1(\testctrl_reg_reg[6]_9 [6]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [6]),
        .I4(Q[0]),
        .I5(tc_lcl_datagen_len_mask[6]),
        .O(\reg_data_rd[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[6]_i_6 
       (.I0(tc_lcl_datagen_chance[6]),
        .I1(\testctrl_reg_reg[2]_6 [6]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1][15]_0 [6]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0][20]_0 [5]),
        .O(\reg_data_rd[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[7]_i_8 
       (.I0(tc_lcl_datagen_chance[7]),
        .I1(\testctrl_reg_reg[2]_6 [7]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1][15]_0 [7]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0][20]_0 [6]),
        .O(\reg_data_rd[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[7]_i_9 
       (.I0(\testctrl_reg_reg[7]_10 [7]),
        .I1(\testctrl_reg_reg[6]_9 [7]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [7]),
        .I4(Q[0]),
        .I5(tc_lcl_datagen_len_mask[7]),
        .O(\reg_data_rd[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[8]_i_6 
       (.I0(\testctrl_reg_reg[7]_10 [8]),
        .I1(\testctrl_reg_reg[6]_9 [8]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [8]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[4][31]_0 [0]),
        .O(\reg_data_rd[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[8]_i_7 
       (.I0(tc_lcl_datagen_chance[8]),
        .I1(\testctrl_reg_reg[2]_6 [8]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1][15]_0 [8]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0][20]_0 [7]),
        .O(\reg_data_rd[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[9]_i_5 
       (.I0(\testctrl_reg_reg[7]_10 [9]),
        .I1(\testctrl_reg_reg[6]_9 [9]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[5]_8 [9]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[4][31]_0 [1]),
        .O(\reg_data_rd[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[9]_i_6 
       (.I0(tc_lcl_datagen_chance[9]),
        .I1(\testctrl_reg_reg[2]_6 [9]),
        .I2(Q[1]),
        .I3(\testctrl_reg_reg[1][15]_0 [9]),
        .I4(Q[0]),
        .I5(\testctrl_reg_reg[0][20]_0 [8]),
        .O(\reg_data_rd[9]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[0] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [0]),
        .D(\reg_data_rd_reg[31]_1 [0]),
        .Q(\reg_data_rd_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[10] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [0]),
        .D(\reg_data_rd_reg[31]_1 [6]),
        .Q(\reg_data_rd_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[11] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [0]),
        .D(\reg_data_rd_reg[31]_1 [7]),
        .Q(\reg_data_rd_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[12] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [0]),
        .D(\reg_data_rd_reg[12]_0 ),
        .Q(\reg_data_rd_reg[31]_0 [12]),
        .R(\reg_data_rd_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[13] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [0]),
        .D(\reg_data_rd_reg[31]_1 [8]),
        .Q(\reg_data_rd_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[14] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [0]),
        .D(\reg_data_rd_reg[31]_1 [9]),
        .Q(\reg_data_rd_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[15] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [0]),
        .D(\reg_data_rd_reg[15]_1 ),
        .Q(\reg_data_rd_reg[31]_0 [15]),
        .R(\reg_data_rd_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[16] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [1]),
        .D(\reg_data_rd_reg[31]_1 [10]),
        .Q(\reg_data_rd_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[17] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [1]),
        .D(\reg_data_rd_reg[31]_1 [11]),
        .Q(\reg_data_rd_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[18] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [1]),
        .D(\reg_data_rd_reg[31]_1 [12]),
        .Q(\reg_data_rd_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[19] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [1]),
        .D(\reg_data_rd_reg[31]_1 [13]),
        .Q(\reg_data_rd_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[1] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [0]),
        .D(\reg_data_rd_reg[31]_1 [1]),
        .Q(\reg_data_rd_reg[31]_0 [1]),
        .R(1'b0));
  MUXF7 \reg_data_rd_reg[1]_i_3 
       (.I0(\reg_data_rd[1]_i_7_n_0 ),
        .I1(\reg_data_rd[1]_i_8_n_0 ),
        .O(\regacc_pre2_addr_reg[2]_13 ),
        .S(Q[2]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[20] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [1]),
        .D(\reg_data_rd_reg[31]_1 [14]),
        .Q(\reg_data_rd_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[21] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [1]),
        .D(\reg_data_rd_reg[31]_1 [15]),
        .Q(\reg_data_rd_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[22] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [1]),
        .D(\reg_data_rd_reg[31]_1 [16]),
        .Q(\reg_data_rd_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[23] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [1]),
        .D(\reg_data_rd_reg[31]_1 [17]),
        .Q(\reg_data_rd_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[24] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [1]),
        .D(\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_10 ),
        .Q(\reg_data_rd_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[25] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [1]),
        .D(\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_9 ),
        .Q(\reg_data_rd_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[26] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [1]),
        .D(\reg_data_rd_reg[31]_1 [18]),
        .Q(\reg_data_rd_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[27] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [1]),
        .D(\reg_data_rd_reg[31]_1 [19]),
        .Q(\reg_data_rd_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[28] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [1]),
        .D(\reg_data_rd_reg[31]_1 [20]),
        .Q(\reg_data_rd_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[29] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [1]),
        .D(\reg_data_rd_reg[31]_1 [21]),
        .Q(\reg_data_rd_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[2] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [0]),
        .D(\reg_data_rd_reg[2]_0 ),
        .Q(\reg_data_rd_reg[31]_0 [2]),
        .R(\reg_data_rd_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[30] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [1]),
        .D(\reg_data_rd_reg[31]_1 [22]),
        .Q(\reg_data_rd_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[31] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [1]),
        .D(\reg_data_rd_reg[31]_1 [23]),
        .Q(\reg_data_rd_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[3] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [0]),
        .D(\reg_data_rd_reg[31]_1 [2]),
        .Q(\reg_data_rd_reg[31]_0 [3]),
        .R(1'b0));
  MUXF7 \reg_data_rd_reg[3]_i_3 
       (.I0(\reg_data_rd[3]_i_6_n_0 ),
        .I1(\reg_data_rd[3]_i_7_n_0 ),
        .O(\regacc_pre2_addr_reg[2]_12 ),
        .S(Q[2]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[4] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [0]),
        .D(\reg_data_rd_reg[4]_0 ),
        .Q(\reg_data_rd_reg[31]_0 [4]),
        .R(\reg_data_rd_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[5] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [0]),
        .D(\reg_data_rd_reg[5]_0 ),
        .Q(\reg_data_rd_reg[31]_0 [5]),
        .R(\reg_data_rd_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[6] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [0]),
        .D(\reg_data_rd_reg[31]_1 [3]),
        .Q(\reg_data_rd_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[7] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [0]),
        .D(\reg_data_rd_reg[31]_1 [4]),
        .Q(\reg_data_rd_reg[31]_0 [7]),
        .R(1'b0));
  MUXF7 \reg_data_rd_reg[7]_i_3 
       (.I0(\reg_data_rd[7]_i_8_n_0 ),
        .I1(\reg_data_rd[7]_i_9_n_0 ),
        .O(\regacc_pre2_addr_reg[2]_11 ),
        .S(Q[2]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[8] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [0]),
        .D(\reg_data_rd_reg[31]_1 [5]),
        .Q(\reg_data_rd_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_data_rd_reg[9] 
       (.C(clk_in),
        .CE(\reg_data_rd_reg[16]_0 [0]),
        .D(\reg_data_rd_reg[9]_0 ),
        .Q(\reg_data_rd_reg[31]_0 [9]),
        .R(\reg_data_rd_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    reg_read_prev2_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(reg_read_prev),
        .Q(reg_read_prev2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    reg_read_prev_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(reg_int_read),
        .Q(reg_read_prev),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \reset_count[3]_i_1 
       (.I0(tcp_reset),
        .I1(reset_prev),
        .O(E));
  LUT5 #(
    .INIT(32'hFF1FE000)) 
    \s_stat[window_sz][10]_i_1 
       (.I0(\s_stat[window_sz][15]_i_2_n_0 ),
        .I1(\s_stat[window_sz][15]_i_3_n_0 ),
        .I2(\s_stat_reg[window_sz][15] ),
        .I3(\testctrl_reg_reg[1][15]_0 [10]),
        .I4(\s_stat_reg[window_sz][15]_0 [9]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFF1FE000)) 
    \s_stat[window_sz][11]_i_1 
       (.I0(\s_stat[window_sz][15]_i_2_n_0 ),
        .I1(\s_stat[window_sz][15]_i_3_n_0 ),
        .I2(\s_stat_reg[window_sz][15] ),
        .I3(\testctrl_reg_reg[1][15]_0 [11]),
        .I4(\s_stat_reg[window_sz][15]_0 [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFF1FE000)) 
    \s_stat[window_sz][12]_i_1 
       (.I0(\s_stat[window_sz][15]_i_2_n_0 ),
        .I1(\s_stat[window_sz][15]_i_3_n_0 ),
        .I2(\s_stat_reg[window_sz][15] ),
        .I3(\testctrl_reg_reg[1][15]_0 [12]),
        .I4(\s_stat_reg[window_sz][15]_0 [11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFF1FE000)) 
    \s_stat[window_sz][13]_i_1 
       (.I0(\s_stat[window_sz][15]_i_2_n_0 ),
        .I1(\s_stat[window_sz][15]_i_3_n_0 ),
        .I2(\s_stat_reg[window_sz][15] ),
        .I3(\testctrl_reg_reg[1][15]_0 [13]),
        .I4(\s_stat_reg[window_sz][15]_0 [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFF1FE000)) 
    \s_stat[window_sz][14]_i_1 
       (.I0(\s_stat[window_sz][15]_i_2_n_0 ),
        .I1(\s_stat[window_sz][15]_i_3_n_0 ),
        .I2(\s_stat_reg[window_sz][15] ),
        .I3(\testctrl_reg_reg[1][15]_0 [14]),
        .I4(\s_stat_reg[window_sz][15]_0 [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFF1FE000)) 
    \s_stat[window_sz][15]_i_1 
       (.I0(\s_stat[window_sz][15]_i_2_n_0 ),
        .I1(\s_stat[window_sz][15]_i_3_n_0 ),
        .I2(\s_stat_reg[window_sz][15] ),
        .I3(\testctrl_reg_reg[1][15]_0 [15]),
        .I4(\s_stat_reg[window_sz][15]_0 [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \s_stat[window_sz][15]_i_2 
       (.I0(\testctrl_reg_reg[1][15]_0 [5]),
        .I1(\testctrl_reg_reg[1][15]_0 [4]),
        .I2(\testctrl_reg_reg[1][15]_0 [7]),
        .I3(\testctrl_reg_reg[1][15]_0 [6]),
        .I4(\s_stat[window_sz][15]_i_5_n_0 ),
        .O(\s_stat[window_sz][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \s_stat[window_sz][15]_i_3 
       (.I0(\testctrl_reg_reg[1][15]_0 [13]),
        .I1(\testctrl_reg_reg[1][15]_0 [12]),
        .I2(\testctrl_reg_reg[1][15]_0 [14]),
        .I3(\testctrl_reg_reg[1][15]_0 [15]),
        .I4(\s_stat[window_sz][15]_i_6_n_0 ),
        .O(\s_stat[window_sz][15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s_stat[window_sz][15]_i_5 
       (.I0(\testctrl_reg_reg[1][15]_0 [2]),
        .I1(\testctrl_reg_reg[1][15]_0 [3]),
        .I2(\testctrl_reg_reg[1][15]_0 [0]),
        .I3(\testctrl_reg_reg[1][15]_0 [1]),
        .O(\s_stat[window_sz][15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s_stat[window_sz][15]_i_6 
       (.I0(\testctrl_reg_reg[1][15]_0 [10]),
        .I1(\testctrl_reg_reg[1][15]_0 [11]),
        .I2(\testctrl_reg_reg[1][15]_0 [8]),
        .I3(\testctrl_reg_reg[1][15]_0 [9]),
        .O(\s_stat[window_sz][15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF1FE000)) 
    \s_stat[window_sz][1]_i_1 
       (.I0(\s_stat[window_sz][15]_i_2_n_0 ),
        .I1(\s_stat[window_sz][15]_i_3_n_0 ),
        .I2(\s_stat_reg[window_sz][15] ),
        .I3(\testctrl_reg_reg[1][15]_0 [1]),
        .I4(\s_stat_reg[window_sz][15]_0 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFF1FE000)) 
    \s_stat[window_sz][2]_i_1 
       (.I0(\s_stat[window_sz][15]_i_2_n_0 ),
        .I1(\s_stat[window_sz][15]_i_3_n_0 ),
        .I2(\s_stat_reg[window_sz][15] ),
        .I3(\testctrl_reg_reg[1][15]_0 [2]),
        .I4(\s_stat_reg[window_sz][15]_0 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFF1FE000)) 
    \s_stat[window_sz][3]_i_1 
       (.I0(\s_stat[window_sz][15]_i_2_n_0 ),
        .I1(\s_stat[window_sz][15]_i_3_n_0 ),
        .I2(\s_stat_reg[window_sz][15] ),
        .I3(\testctrl_reg_reg[1][15]_0 [3]),
        .I4(\s_stat_reg[window_sz][15]_0 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFF1FE000)) 
    \s_stat[window_sz][4]_i_1 
       (.I0(\s_stat[window_sz][15]_i_2_n_0 ),
        .I1(\s_stat[window_sz][15]_i_3_n_0 ),
        .I2(\s_stat_reg[window_sz][15] ),
        .I3(\testctrl_reg_reg[1][15]_0 [4]),
        .I4(\s_stat_reg[window_sz][15]_0 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFF1FE000)) 
    \s_stat[window_sz][5]_i_1 
       (.I0(\s_stat[window_sz][15]_i_2_n_0 ),
        .I1(\s_stat[window_sz][15]_i_3_n_0 ),
        .I2(\s_stat_reg[window_sz][15] ),
        .I3(\testctrl_reg_reg[1][15]_0 [5]),
        .I4(\s_stat_reg[window_sz][15]_0 [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFF1FE000)) 
    \s_stat[window_sz][6]_i_1 
       (.I0(\s_stat[window_sz][15]_i_2_n_0 ),
        .I1(\s_stat[window_sz][15]_i_3_n_0 ),
        .I2(\s_stat_reg[window_sz][15] ),
        .I3(\testctrl_reg_reg[1][15]_0 [6]),
        .I4(\s_stat_reg[window_sz][15]_0 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFF1FE000)) 
    \s_stat[window_sz][7]_i_1 
       (.I0(\s_stat[window_sz][15]_i_2_n_0 ),
        .I1(\s_stat[window_sz][15]_i_3_n_0 ),
        .I2(\s_stat_reg[window_sz][15] ),
        .I3(\testctrl_reg_reg[1][15]_0 [7]),
        .I4(\s_stat_reg[window_sz][15]_0 [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFF1FE000)) 
    \s_stat[window_sz][8]_i_1 
       (.I0(\s_stat[window_sz][15]_i_2_n_0 ),
        .I1(\s_stat[window_sz][15]_i_3_n_0 ),
        .I2(\s_stat_reg[window_sz][15] ),
        .I3(\testctrl_reg_reg[1][15]_0 [8]),
        .I4(\s_stat_reg[window_sz][15]_0 [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFF1FE000)) 
    \s_stat[window_sz][9]_i_1 
       (.I0(\s_stat[window_sz][15]_i_2_n_0 ),
        .I1(\s_stat[window_sz][15]_i_3_n_0 ),
        .I2(\s_stat_reg[window_sz][15] ),
        .I3(\testctrl_reg_reg[1][15]_0 [9]),
        .I4(\s_stat_reg[window_sz][15]_0 [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    some_idx1_i_1
       (.I0(some_idx1_i_2_n_0),
        .I1(\high_idx1[0]_i_3_n_0 ),
        .I2(p_8_in7_in),
        .I3(p_9_in8_in),
        .I4(p_6_in5_in),
        .I5(p_7_in6_in),
        .O(fnet_or_reduction));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    some_idx1_i_2
       (.I0(p_12_in11_in),
        .I1(\to_count_reg_n_0_[64] ),
        .I2(p_4_in3_in),
        .I3(p_0_in0_in),
        .I4(p_11_in10_in),
        .I5(p_10_in9_in),
        .O(some_idx1_i_2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    some_idx1_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(fnet_or_reduction),
        .Q(some_idx1),
        .R(1'b0));
  FDRE tcp_reset_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(access_done0),
        .Q(tcp_reset),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][0] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [0]),
        .Q(\testctrl_reg_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][10] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [10]),
        .Q(\testctrl_reg_reg[0][20]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][11] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [11]),
        .Q(\testctrl_reg_reg[0]_4 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][12] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [12]),
        .Q(\testctrl_reg_reg[0]_4 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][13] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [13]),
        .Q(\testctrl_reg_reg[0]_4 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][14] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [14]),
        .Q(\testctrl_reg_reg[0]_4 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][15] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [15]),
        .Q(\testctrl_reg_reg[0]_4 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][16] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [16]),
        .Q(\testctrl_reg_reg[0]_4 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][17] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [17]),
        .Q(\testctrl_reg_reg[0]_4 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][18] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [18]),
        .Q(\testctrl_reg_reg[0]_4 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][19] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [19]),
        .Q(\testctrl_reg_reg[0]_4 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][1] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [1]),
        .Q(\testctrl_reg_reg[0][20]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][20] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [20]),
        .Q(\testctrl_reg_reg[0][20]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][21] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [21]),
        .Q(\testctrl_reg_reg[0]_4 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][22] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [22]),
        .Q(\testctrl_reg_reg[0]_4 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][23] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [23]),
        .Q(\testctrl_reg_reg[0]_4 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][24] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [24]),
        .Q(\testctrl_reg_reg[0]_4 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][25] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [25]),
        .Q(\testctrl_reg_reg[0]_4 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][26] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [26]),
        .Q(\testctrl_reg_reg[0]_4 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][27] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [27]),
        .Q(\testctrl_reg_reg[0]_4 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][28] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [28]),
        .Q(\testctrl_reg_reg[0]_4 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][29] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [29]),
        .Q(\testctrl_reg_reg[0]_4 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][2] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [2]),
        .Q(\testctrl_reg_reg[0][20]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][30] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [30]),
        .Q(\testctrl_reg_reg[0]_4 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][31] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [31]),
        .Q(\testctrl_reg_reg[0]_4 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][3] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [3]),
        .Q(\testctrl_reg_reg[0][20]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][4] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [4]),
        .Q(\testctrl_reg_reg[0][20]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][5] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [5]),
        .Q(\testctrl_reg_reg[0][20]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][6] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [6]),
        .Q(\testctrl_reg_reg[0][20]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][7] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [7]),
        .Q(\testctrl_reg_reg[0][20]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][8] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [8]),
        .Q(\testctrl_reg_reg[0][20]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[0][9] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[0][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [9]),
        .Q(\testctrl_reg_reg[0][20]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][0] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [0]),
        .Q(\testctrl_reg_reg[1][15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][10] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [10]),
        .Q(\testctrl_reg_reg[1][15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][11] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [11]),
        .Q(\testctrl_reg_reg[1][15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][12] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [12]),
        .Q(\testctrl_reg_reg[1][15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][13] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [13]),
        .Q(\testctrl_reg_reg[1][15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][14] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [14]),
        .Q(\testctrl_reg_reg[1][15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][15] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [15]),
        .Q(\testctrl_reg_reg[1][15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][16] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [16]),
        .Q(\testctrl_reg_reg[1]_5 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][17] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [17]),
        .Q(\testctrl_reg_reg[1]_5 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][18] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [18]),
        .Q(\testctrl_reg_reg[1]_5 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][19] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [19]),
        .Q(\testctrl_reg_reg[1]_5 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][1] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [1]),
        .Q(\testctrl_reg_reg[1][15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][20] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [20]),
        .Q(\testctrl_reg_reg[1]_5 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][21] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [21]),
        .Q(\testctrl_reg_reg[1]_5 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][22] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [22]),
        .Q(\testctrl_reg_reg[1]_5 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][23] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [23]),
        .Q(\testctrl_reg_reg[1]_5 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][24] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [24]),
        .Q(\testctrl_reg_reg[1]_5 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][25] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [25]),
        .Q(\testctrl_reg_reg[1]_5 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][26] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [26]),
        .Q(\testctrl_reg_reg[1]_5 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][27] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [27]),
        .Q(\testctrl_reg_reg[1]_5 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][28] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [28]),
        .Q(\testctrl_reg_reg[1]_5 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][29] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [29]),
        .Q(\testctrl_reg_reg[1]_5 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][2] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [2]),
        .Q(\testctrl_reg_reg[1][15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][30] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [30]),
        .Q(\testctrl_reg_reg[1]_5 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][31] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [31]),
        .Q(\testctrl_reg_reg[1]_5 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][3] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [3]),
        .Q(\testctrl_reg_reg[1][15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][4] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [4]),
        .Q(\testctrl_reg_reg[1][15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][5] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [5]),
        .Q(\testctrl_reg_reg[1][15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][6] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [6]),
        .Q(\testctrl_reg_reg[1][15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][7] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [7]),
        .Q(\testctrl_reg_reg[1][15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][8] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [8]),
        .Q(\testctrl_reg_reg[1][15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[1][9] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[1][31]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [9]),
        .Q(\testctrl_reg_reg[1][15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][0] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [0]),
        .Q(\testctrl_reg_reg[2][31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][10] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [10]),
        .Q(\testctrl_reg_reg[2]_6 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][11] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [11]),
        .Q(\testctrl_reg_reg[2]_6 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][12] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [12]),
        .Q(\testctrl_reg_reg[2]_6 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][13] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [13]),
        .Q(\testctrl_reg_reg[2]_6 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][14] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [14]),
        .Q(\testctrl_reg_reg[2]_6 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][15] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [15]),
        .Q(\testctrl_reg_reg[2]_6 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][16] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [16]),
        .Q(\testctrl_reg_reg[2]_6 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][17] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [17]),
        .Q(\testctrl_reg_reg[2]_6 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][18] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [18]),
        .Q(\testctrl_reg_reg[2]_6 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][19] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [19]),
        .Q(\testctrl_reg_reg[2]_6 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][1] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [1]),
        .Q(\testctrl_reg_reg[2]_6 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][20] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [20]),
        .Q(\testctrl_reg_reg[2]_6 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][21] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [21]),
        .Q(\testctrl_reg_reg[2]_6 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][22] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [22]),
        .Q(\testctrl_reg_reg[2]_6 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][23] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [23]),
        .Q(\testctrl_reg_reg[2]_6 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][24] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [24]),
        .Q(\testctrl_reg_reg[2]_6 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][25] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [25]),
        .Q(\testctrl_reg_reg[2]_6 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][26] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [26]),
        .Q(\testctrl_reg_reg[2]_6 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][27] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [27]),
        .Q(\testctrl_reg_reg[2]_6 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][28] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [28]),
        .Q(\testctrl_reg_reg[2]_6 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][29] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [29]),
        .Q(\testctrl_reg_reg[2]_6 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][2] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [2]),
        .Q(\testctrl_reg_reg[2]_6 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][30] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [30]),
        .Q(\testctrl_reg_reg[2]_6 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][31] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [31]),
        .Q(\testctrl_reg_reg[2][31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][3] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [3]),
        .Q(\testctrl_reg_reg[2]_6 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][4] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [4]),
        .Q(\testctrl_reg_reg[2]_6 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][5] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [5]),
        .Q(\testctrl_reg_reg[2]_6 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][6] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [6]),
        .Q(\testctrl_reg_reg[2]_6 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][7] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [7]),
        .Q(\testctrl_reg_reg[2]_6 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][8] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [8]),
        .Q(\testctrl_reg_reg[2]_6 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[2][9] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[2][0]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [9]),
        .Q(\testctrl_reg_reg[2]_6 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][0] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [0]),
        .Q(tc_lcl_datagen_chance[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][10] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [10]),
        .Q(tc_lcl_datagen_chance[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][11] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [11]),
        .Q(tc_lcl_datagen_chance[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][12] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [12]),
        .Q(tc_lcl_datagen_chance[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][13] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [13]),
        .Q(tc_lcl_datagen_chance[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][14] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [14]),
        .Q(tc_lcl_datagen_chance[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][15] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [15]),
        .Q(tc_lcl_datagen_chance[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][16] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [16]),
        .Q(\testctrl_reg_reg[3][31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][17] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [17]),
        .Q(\testctrl_reg_reg[3][31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][18] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [18]),
        .Q(\testctrl_reg_reg[3][31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][19] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [19]),
        .Q(\testctrl_reg_reg[3][31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][1] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [1]),
        .Q(tc_lcl_datagen_chance[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][20] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [20]),
        .Q(\testctrl_reg_reg[3][31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][21] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [21]),
        .Q(\testctrl_reg_reg[3][31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][22] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [22]),
        .Q(\testctrl_reg_reg[3][31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][23] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [23]),
        .Q(\testctrl_reg_reg[3][31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][24] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [24]),
        .Q(\testctrl_reg_reg[3][31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][25] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [25]),
        .Q(\testctrl_reg_reg[3][31]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][26] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [26]),
        .Q(\testctrl_reg_reg[3][31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][27] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [27]),
        .Q(\testctrl_reg_reg[3][31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][28] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [28]),
        .Q(\testctrl_reg_reg[3][31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][29] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [29]),
        .Q(\testctrl_reg_reg[3][31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][2] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [2]),
        .Q(tc_lcl_datagen_chance[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][30] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [30]),
        .Q(\testctrl_reg_reg[3][31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][31] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [31]),
        .Q(\testctrl_reg_reg[3][31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][3] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [3]),
        .Q(tc_lcl_datagen_chance[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][4] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [4]),
        .Q(tc_lcl_datagen_chance[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][5] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [5]),
        .Q(tc_lcl_datagen_chance[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][6] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [6]),
        .Q(tc_lcl_datagen_chance[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][7] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [7]),
        .Q(tc_lcl_datagen_chance[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][8] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [8]),
        .Q(tc_lcl_datagen_chance[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[3][9] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[3][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [9]),
        .Q(tc_lcl_datagen_chance[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][0] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [0]),
        .Q(tc_lcl_datagen_len_mask[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][10] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [10]),
        .Q(\testctrl_reg_reg[4][31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][11] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [11]),
        .Q(\testctrl_reg_reg[4][31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][12] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [12]),
        .Q(\testctrl_reg_reg[4][31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][13] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [13]),
        .Q(\testctrl_reg_reg[4][31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][14] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [14]),
        .Q(\testctrl_reg_reg_n_0_[4][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][15] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [15]),
        .Q(\testctrl_reg_reg_n_0_[4][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][16] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [16]),
        .Q(\testctrl_reg_reg[4]_7 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][17] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [17]),
        .Q(\testctrl_reg_reg[4]_7 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][18] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [18]),
        .Q(\testctrl_reg_reg[4]_7 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][19] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [19]),
        .Q(\testctrl_reg_reg[4]_7 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][1] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [1]),
        .Q(tc_lcl_datagen_len_mask[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][20] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [20]),
        .Q(\testctrl_reg_reg[4][31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][21] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [21]),
        .Q(\testctrl_reg_reg[4]_7 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][22] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [22]),
        .Q(\testctrl_reg_reg[4]_7 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][23] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [23]),
        .Q(\testctrl_reg_reg[4]_7 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][24] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [24]),
        .Q(\testctrl_reg_reg[4]_7 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][25] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [25]),
        .Q(\testctrl_reg_reg[4]_7 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][26] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [26]),
        .Q(\testctrl_reg_reg[4]_7 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][27] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [27]),
        .Q(\testctrl_reg_reg[4]_7 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][28] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [28]),
        .Q(\testctrl_reg_reg[4]_7 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][29] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [29]),
        .Q(\testctrl_reg_reg[4]_7 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][2] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [2]),
        .Q(tc_lcl_datagen_len_mask[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][30] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [30]),
        .Q(\testctrl_reg_reg[4]_7 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][31] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [31]),
        .Q(\testctrl_reg_reg[4][31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][3] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [3]),
        .Q(tc_lcl_datagen_len_mask[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][4] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [4]),
        .Q(tc_lcl_datagen_len_mask[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][5] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [5]),
        .Q(tc_lcl_datagen_len_mask[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][6] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [6]),
        .Q(tc_lcl_datagen_len_mask[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][7] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [7]),
        .Q(tc_lcl_datagen_len_mask[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][8] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [8]),
        .Q(\testctrl_reg_reg[4][31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[4][9] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[4][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [9]),
        .Q(\testctrl_reg_reg[4][31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][0] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [0]),
        .Q(\testctrl_reg_reg[5][31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][10] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [10]),
        .Q(\testctrl_reg_reg[5]_8 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][11] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [11]),
        .Q(\testctrl_reg_reg[5]_8 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][12] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [12]),
        .Q(\testctrl_reg_reg[5]_8 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][13] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [13]),
        .Q(\testctrl_reg_reg[5]_8 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][14] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [14]),
        .Q(\testctrl_reg_reg[5]_8 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][15] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [15]),
        .Q(\testctrl_reg_reg[5]_8 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][16] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [16]),
        .Q(\testctrl_reg_reg[5]_8 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][17] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [17]),
        .Q(\testctrl_reg_reg[5]_8 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][18] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [18]),
        .Q(\testctrl_reg_reg[5]_8 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][19] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [19]),
        .Q(\testctrl_reg_reg[5]_8 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][1] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [1]),
        .Q(\testctrl_reg_reg[5][31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][20] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [20]),
        .Q(\testctrl_reg_reg[5][31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][21] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [21]),
        .Q(\testctrl_reg_reg[5]_8 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][22] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [22]),
        .Q(\testctrl_reg_reg[5]_8 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][23] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [23]),
        .Q(\testctrl_reg_reg[5]_8 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][24] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [24]),
        .Q(\testctrl_reg_reg[5]_8 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][25] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [25]),
        .Q(\testctrl_reg_reg[5]_8 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][26] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [26]),
        .Q(\testctrl_reg_reg[5]_8 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][27] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [27]),
        .Q(\testctrl_reg_reg[5]_8 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][28] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [28]),
        .Q(\testctrl_reg_reg[5]_8 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][29] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [29]),
        .Q(\testctrl_reg_reg[5]_8 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][2] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [2]),
        .Q(\testctrl_reg_reg[5][31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][30] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [30]),
        .Q(\testctrl_reg_reg[5]_8 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][31] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [31]),
        .Q(\testctrl_reg_reg[5][31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][3] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [3]),
        .Q(\testctrl_reg_reg[5][31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][4] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [4]),
        .Q(\testctrl_reg_reg[5]_8 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][5] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [5]),
        .Q(\testctrl_reg_reg[5]_8 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][6] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [6]),
        .Q(\testctrl_reg_reg[5]_8 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][7] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [7]),
        .Q(\testctrl_reg_reg[5]_8 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][8] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [8]),
        .Q(\testctrl_reg_reg[5]_8 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[5][9] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[5][0]_0 ),
        .D(\testctrl_reg_reg[6][31]_1 [9]),
        .Q(\testctrl_reg_reg[5]_8 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][0] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [0]),
        .Q(\testctrl_reg_reg[6]_9 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][10] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [10]),
        .Q(\testctrl_reg_reg[6]_9 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][11] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [11]),
        .Q(\testctrl_reg_reg[6]_9 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][12] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [12]),
        .Q(\testctrl_reg_reg[6]_9 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][13] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [13]),
        .Q(\testctrl_reg_reg[6]_9 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][14] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [14]),
        .Q(\testctrl_reg_reg[6]_9 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][15] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [15]),
        .Q(\testctrl_reg_reg[6]_9 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][16] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [16]),
        .Q(\testctrl_reg_reg[6]_9 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][17] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [17]),
        .Q(\testctrl_reg_reg[6]_9 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][18] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [18]),
        .Q(\testctrl_reg_reg[6]_9 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][19] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [19]),
        .Q(\testctrl_reg_reg[6]_9 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][1] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [1]),
        .Q(\testctrl_reg_reg[6]_9 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][20] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [20]),
        .Q(\testctrl_reg_reg[6][31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][21] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [21]),
        .Q(\testctrl_reg_reg[6]_9 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][22] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [22]),
        .Q(\testctrl_reg_reg[6]_9 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][23] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [23]),
        .Q(\testctrl_reg_reg[6]_9 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][24] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [24]),
        .Q(\testctrl_reg_reg[6]_9 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][25] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [25]),
        .Q(\testctrl_reg_reg[6]_9 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][26] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [26]),
        .Q(\testctrl_reg_reg[6]_9 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][27] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [27]),
        .Q(\testctrl_reg_reg[6]_9 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][28] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [28]),
        .Q(\testctrl_reg_reg[6]_9 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][29] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [29]),
        .Q(\testctrl_reg_reg[6]_9 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][2] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [2]),
        .Q(\testctrl_reg_reg[6]_9 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][30] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [30]),
        .Q(\testctrl_reg_reg[6]_9 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][31] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [31]),
        .Q(\testctrl_reg_reg[6][31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][3] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [3]),
        .Q(\testctrl_reg_reg[6]_9 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][4] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [4]),
        .Q(\testctrl_reg_reg[6]_9 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][5] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [5]),
        .Q(\testctrl_reg_reg[6]_9 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][6] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [6]),
        .Q(\testctrl_reg_reg[6]_9 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][7] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [7]),
        .Q(\testctrl_reg_reg[6]_9 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][8] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [8]),
        .Q(\testctrl_reg_reg[6]_9 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[6][9] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[6][31]_2 ),
        .D(\testctrl_reg_reg[6][31]_1 [9]),
        .Q(\testctrl_reg_reg[6]_9 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][0] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [0]),
        .Q(\testctrl_reg_reg[7]_10 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][10] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [10]),
        .Q(\testctrl_reg_reg[7]_10 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][11] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [11]),
        .Q(\testctrl_reg_reg[7]_10 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][12] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [12]),
        .Q(\testctrl_reg_reg[7]_10 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][13] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [13]),
        .Q(\testctrl_reg_reg[7]_10 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][14] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [14]),
        .Q(\testctrl_reg_reg[7]_10 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][15] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [15]),
        .Q(\testctrl_reg_reg[7]_10 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][16] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [16]),
        .Q(\testctrl_reg_reg[7]_10 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][17] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [17]),
        .Q(\testctrl_reg_reg[7]_10 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][18] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [18]),
        .Q(\testctrl_reg_reg[7]_10 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][19] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [19]),
        .Q(\testctrl_reg_reg[7]_10 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][1] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [1]),
        .Q(\testctrl_reg_reg[7]_10 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][20] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [20]),
        .Q(\testctrl_reg_reg[7][31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][21] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [21]),
        .Q(\testctrl_reg_reg[7]_10 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][22] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [22]),
        .Q(\testctrl_reg_reg[7]_10 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][23] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [23]),
        .Q(\testctrl_reg_reg[7]_10 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][24] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [24]),
        .Q(\testctrl_reg_reg[7]_10 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][25] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [25]),
        .Q(\testctrl_reg_reg[7]_10 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][26] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [26]),
        .Q(\testctrl_reg_reg[7]_10 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][27] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [27]),
        .Q(\testctrl_reg_reg[7]_10 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][28] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [28]),
        .Q(\testctrl_reg_reg[7]_10 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][29] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [29]),
        .Q(\testctrl_reg_reg[7]_10 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][2] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [2]),
        .Q(\testctrl_reg_reg[7]_10 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][30] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [30]),
        .Q(\testctrl_reg_reg[7]_10 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][31] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [31]),
        .Q(\testctrl_reg_reg[7][31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][3] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [3]),
        .Q(\testctrl_reg_reg[7]_10 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][4] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [4]),
        .Q(\testctrl_reg_reg[7]_10 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][5] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [5]),
        .Q(\testctrl_reg_reg[7]_10 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][6] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [6]),
        .Q(\testctrl_reg_reg[7]_10 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][7] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [7]),
        .Q(\testctrl_reg_reg[7]_10 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][8] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [8]),
        .Q(\testctrl_reg_reg[7]_10 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \testctrl_reg_reg[7][9] 
       (.C(clk_in),
        .CE(\testctrl_reg_reg[7][31]_1 ),
        .D(\testctrl_reg_reg[6][31]_1 [9]),
        .Q(\testctrl_reg_reg[7]_10 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[10]_i_1 
       (.I0(\to_count[74]_i_2_n_0 ),
        .I1(\to_count[15]_i_2_n_0 ),
        .I2(sel0[9]),
        .I3(\to_count_reg[10]_0 ),
        .O(\to_count[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[11]_i_1 
       (.I0(\to_count[59]_i_2_n_0 ),
        .I1(\to_count[15]_i_2_n_0 ),
        .I2(sel0[10]),
        .I3(\to_count_reg[11]_0 ),
        .O(\to_count[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[12]_i_1 
       (.I0(\to_count[76]_i_2_n_0 ),
        .I1(\to_count[15]_i_2_n_0 ),
        .I2(sel0[11]),
        .I3(\to_count_reg[12]_0 ),
        .O(\to_count[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFF0000)) 
    \to_count[13]_i_1 
       (.I0(\to_count[77]_i_2_n_0 ),
        .I1(high_idx[0]),
        .I2(high_idx[2]),
        .I3(\to_count[15]_i_2_n_0 ),
        .I4(sel0[12]),
        .I5(\to_count_reg[13]_0 ),
        .O(\to_count[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFF0000)) 
    \to_count[14]_i_1 
       (.I0(\to_count[78]_i_2_n_0 ),
        .I1(high_idx[1]),
        .I2(high_idx[3]),
        .I3(\to_count[15]_i_2_n_0 ),
        .I4(sel0[13]),
        .I5(\to_count_reg[14]_0 ),
        .O(\to_count[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFF0000)) 
    \to_count[15]_i_1 
       (.I0(\to_count[63]_i_2_n_0 ),
        .I1(high_idx[0]),
        .I2(high_idx[2]),
        .I3(\to_count[15]_i_2_n_0 ),
        .I4(sel0[14]),
        .I5(\to_count_reg[15]_0 ),
        .O(\to_count[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \to_count[15]_i_2 
       (.I0(high_idx[5]),
        .I1(high_idx[4]),
        .I2(high_idx[6]),
        .I3(cnt[0]),
        .I4(cnt[1]),
        .O(\to_count[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    \to_count[16]_i_1 
       (.I0(\to_count[64]_i_2_n_0 ),
        .I1(high_idx[1]),
        .I2(high_idx[3]),
        .I3(\to_count[27]_i_2_n_0 ),
        .I4(sel0[15]),
        .I5(\to_count_reg[16]_0 ),
        .O(\to_count[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[17]_i_1 
       (.I0(\to_count[65]_i_2_n_0 ),
        .I1(\to_count[27]_i_2_n_0 ),
        .I2(sel0[16]),
        .I3(\to_count_reg[17]_0 ),
        .O(\to_count[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[18]_i_1 
       (.I0(\to_count[66]_i_2_n_0 ),
        .I1(\to_count[27]_i_2_n_0 ),
        .I2(sel0[17]),
        .I3(\to_count_reg[18]_0 ),
        .O(\to_count[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[19]_i_1 
       (.I0(\to_count[67]_i_2_n_0 ),
        .I1(\to_count[27]_i_2_n_0 ),
        .I2(sel0[18]),
        .I3(\to_count_reg[19]_0 ),
        .O(\to_count[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[1]_i_1 
       (.I0(\to_count[65]_i_2_n_0 ),
        .I1(\to_count[15]_i_2_n_0 ),
        .I2(sel0[0]),
        .I3(\to_count_reg[1]_0 ),
        .O(\to_count[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[20]_i_1 
       (.I0(\to_count[68]_i_2_n_0 ),
        .I1(\to_count[27]_i_2_n_0 ),
        .I2(sel0[19]),
        .I3(\to_count_reg[20]_0 ),
        .O(\to_count[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[21]_i_1 
       (.I0(\to_count[69]_i_2_n_0 ),
        .I1(\to_count[27]_i_2_n_0 ),
        .I2(sel0[20]),
        .I3(\to_count_reg[21]_0 ),
        .O(\to_count[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[22]_i_1 
       (.I0(\to_count[70]_i_2_n_0 ),
        .I1(\to_count[27]_i_2_n_0 ),
        .I2(sel0[21]),
        .I3(\to_count_reg[22]_0 ),
        .O(\to_count[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[23]_i_1 
       (.I0(\to_count[71]_i_2_n_0 ),
        .I1(\to_count[27]_i_2_n_0 ),
        .I2(sel0[22]),
        .I3(\to_count_reg[23]_0 ),
        .O(\to_count[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[24]_i_1 
       (.I0(\to_count[72]_i_2_n_0 ),
        .I1(\to_count[27]_i_2_n_0 ),
        .I2(sel0[23]),
        .I3(\to_count_reg[24]_0 ),
        .O(\to_count[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[25]_i_1 
       (.I0(\to_count[73]_i_2_n_0 ),
        .I1(\to_count[27]_i_2_n_0 ),
        .I2(sel0[24]),
        .I3(\to_count_reg[25]_0 ),
        .O(\to_count[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[26]_i_1 
       (.I0(\to_count[74]_i_2_n_0 ),
        .I1(\to_count[27]_i_2_n_0 ),
        .I2(sel0[25]),
        .I3(\to_count_reg[26]_0 ),
        .O(\to_count[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[27]_i_1 
       (.I0(\to_count[59]_i_2_n_0 ),
        .I1(\to_count[27]_i_2_n_0 ),
        .I2(sel0[26]),
        .I3(\to_count_reg[27]_0 ),
        .O(\to_count[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \to_count[27]_i_2 
       (.I0(high_idx[4]),
        .I1(cnt[1]),
        .I2(cnt[0]),
        .I3(high_idx[6]),
        .I4(high_idx[5]),
        .O(\to_count[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[2]_i_1 
       (.I0(\to_count[66]_i_2_n_0 ),
        .I1(\to_count[15]_i_2_n_0 ),
        .I2(sel0[1]),
        .I3(\to_count_reg[2]_0 ),
        .O(\to_count[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[33]_i_1 
       (.I0(\to_count[65]_i_2_n_0 ),
        .I1(\to_count[47]_i_2_n_0 ),
        .I2(sel0[32]),
        .I3(\to_count_reg[33]_0 ),
        .O(\to_count[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[34]_i_1 
       (.I0(\to_count[66]_i_2_n_0 ),
        .I1(\to_count[47]_i_2_n_0 ),
        .I2(sel0[33]),
        .I3(\out_info[udp] [1]),
        .O(\to_count[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[35]_i_1 
       (.I0(\to_count[67]_i_2_n_0 ),
        .I1(\to_count[47]_i_2_n_0 ),
        .I2(sel0[34]),
        .I3(\out_info[udp] [0]),
        .O(\to_count[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[3]_i_1 
       (.I0(\to_count[67]_i_2_n_0 ),
        .I1(\to_count[15]_i_2_n_0 ),
        .I2(sel0[2]),
        .I3(\to_count_reg[3]_0 ),
        .O(\to_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[43]_i_1 
       (.I0(\to_count[59]_i_2_n_0 ),
        .I1(\to_count[47]_i_2_n_0 ),
        .I2(sel0[42]),
        .I3(\to_count_reg[43]_0 ),
        .O(\to_count[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[44]_i_1 
       (.I0(\to_count[76]_i_2_n_0 ),
        .I1(\to_count[47]_i_2_n_0 ),
        .I2(sel0[43]),
        .I3(\to_count_reg[44]_0 ),
        .O(\to_count[44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFF0000)) 
    \to_count[47]_i_1 
       (.I0(\to_count[63]_i_2_n_0 ),
        .I1(high_idx[0]),
        .I2(high_idx[2]),
        .I3(\to_count[47]_i_2_n_0 ),
        .I4(sel0[46]),
        .I5(\ts_info_counts[start_meas_rtt] ),
        .O(\to_count[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \to_count[47]_i_2 
       (.I0(high_idx[4]),
        .I1(high_idx[5]),
        .I2(high_idx[6]),
        .I3(cnt[0]),
        .I4(cnt[1]),
        .O(\to_count[47]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    \to_count[48]_i_1 
       (.I0(\to_count[64]_i_2_n_0 ),
        .I1(high_idx[1]),
        .I2(high_idx[3]),
        .I3(\to_count[63]_i_3_n_0 ),
        .I4(sel0[47]),
        .I5(\ts_info_counts[did_repeat] ),
        .O(\to_count[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[49]_i_1 
       (.I0(\to_count[65]_i_2_n_0 ),
        .I1(\to_count[63]_i_3_n_0 ),
        .I2(sel0[48]),
        .I3(\ts_info_counts[got_ack] ),
        .O(\to_count[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[4]_i_1 
       (.I0(\to_count[68]_i_2_n_0 ),
        .I1(\to_count[15]_i_2_n_0 ),
        .I2(sel0[3]),
        .I3(\to_count_reg[4]_0 ),
        .O(\to_count[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[50]_i_1 
       (.I0(\to_count[66]_i_2_n_0 ),
        .I1(\to_count[63]_i_3_n_0 ),
        .I2(sel0[49]),
        .I3(\ts_info_counts[got_meas_rtt] ),
        .O(\to_count[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[51]_i_1 
       (.I0(\to_count[67]_i_2_n_0 ),
        .I1(\to_count[63]_i_3_n_0 ),
        .I2(sel0[50]),
        .I3(\ts_info_counts[same_ack] ),
        .O(\to_count[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[52]_i_1 
       (.I0(\to_count[68]_i_2_n_0 ),
        .I1(\to_count[63]_i_3_n_0 ),
        .I2(sel0[51]),
        .I3(\ts_info_counts[twice_same_ack] ),
        .O(\to_count[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[53]_i_1 
       (.I0(\to_count[69]_i_2_n_0 ),
        .I1(\to_count[63]_i_3_n_0 ),
        .I2(sel0[52]),
        .I3(\ts_info_counts[abort_repeat] ),
        .O(\to_count[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[54]_i_1 
       (.I0(\to_count[70]_i_2_n_0 ),
        .I1(\to_count[63]_i_3_n_0 ),
        .I2(sel0[53]),
        .I3(\ts_info_counts[connect] ),
        .O(\to_count[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[55]_i_1 
       (.I0(\to_count[71]_i_2_n_0 ),
        .I1(\to_count[63]_i_3_n_0 ),
        .I2(sel0[54]),
        .I3(\ts_info_counts[got_syn] ),
        .O(\to_count[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[56]_i_1 
       (.I0(\to_count[72]_i_2_n_0 ),
        .I1(\to_count[63]_i_3_n_0 ),
        .I2(sel0[55]),
        .I3(\ts_info_counts[new_rtt_est] ),
        .O(\to_count[56]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[57]_i_1 
       (.I0(\to_count[73]_i_2_n_0 ),
        .I1(\to_count[63]_i_3_n_0 ),
        .I2(sel0[56]),
        .I3(\ts_info_counts[did_keepalive] ),
        .O(\to_count[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[58]_i_1 
       (.I0(\to_count[74]_i_2_n_0 ),
        .I1(\to_count[63]_i_3_n_0 ),
        .I2(sel0[57]),
        .I3(\to_count_reg[58]_0 ),
        .O(\to_count[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[59]_i_1 
       (.I0(\to_count[59]_i_2_n_0 ),
        .I1(\to_count[63]_i_3_n_0 ),
        .I2(sel0[58]),
        .I3(\to_count_reg[59]_0 ),
        .O(\to_count[59]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \to_count[59]_i_2 
       (.I0(high_idx[3]),
        .I1(high_idx[1]),
        .I2(high_idx[2]),
        .I3(high_idx[0]),
        .O(\to_count[59]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[5]_i_1 
       (.I0(\to_count[69]_i_2_n_0 ),
        .I1(\to_count[15]_i_2_n_0 ),
        .I2(sel0[4]),
        .I3(\to_count_reg[5]_0 ),
        .O(\to_count[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[60]_i_1 
       (.I0(\to_count[76]_i_2_n_0 ),
        .I1(\to_count[63]_i_3_n_0 ),
        .I2(sel0[59]),
        .I3(\to_count_reg[60]_0 ),
        .O(\to_count[60]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFF0000)) 
    \to_count[61]_i_1 
       (.I0(\to_count[77]_i_2_n_0 ),
        .I1(high_idx[0]),
        .I2(high_idx[2]),
        .I3(\to_count[63]_i_3_n_0 ),
        .I4(sel0[60]),
        .I5(\to_count_reg[61]_0 ),
        .O(\to_count[61]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFF0000)) 
    \to_count[62]_i_1 
       (.I0(\to_count[78]_i_2_n_0 ),
        .I1(high_idx[1]),
        .I2(high_idx[3]),
        .I3(\to_count[63]_i_3_n_0 ),
        .I4(sel0[61]),
        .I5(\info_counts[udp_idp] ),
        .O(\to_count[62]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFF0000)) 
    \to_count[63]_i_1 
       (.I0(\to_count[63]_i_2_n_0 ),
        .I1(high_idx[0]),
        .I2(high_idx[2]),
        .I3(\to_count[63]_i_3_n_0 ),
        .I4(sel0[62]),
        .I5(\to_count_reg[63]_0 ),
        .O(\to_count[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \to_count[63]_i_2 
       (.I0(high_idx[1]),
        .I1(high_idx[3]),
        .O(\to_count[63]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \to_count[63]_i_3 
       (.I0(high_idx[4]),
        .I1(cnt[1]),
        .I2(cnt[0]),
        .I3(high_idx[6]),
        .I4(high_idx[5]),
        .O(\to_count[63]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    \to_count[64]_i_1 
       (.I0(\to_count[64]_i_2_n_0 ),
        .I1(high_idx[1]),
        .I2(high_idx[3]),
        .I3(\to_count[78]_i_3_n_0 ),
        .I4(\to_count_reg_n_0_[64] ),
        .I5(\to_count_reg[64]_0 ),
        .O(\to_count[64]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \to_count[64]_i_2 
       (.I0(high_idx[0]),
        .I1(high_idx[2]),
        .O(\to_count[64]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[65]_i_1 
       (.I0(\to_count[65]_i_2_n_0 ),
        .I1(\to_count[78]_i_3_n_0 ),
        .I2(p_12_in11_in),
        .I3(\to_count_reg[65]_0 ),
        .O(\to_count[65]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \to_count[65]_i_2 
       (.I0(high_idx[3]),
        .I1(high_idx[1]),
        .I2(high_idx[2]),
        .I3(high_idx[0]),
        .O(\to_count[65]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[66]_i_1 
       (.I0(\to_count[66]_i_2_n_0 ),
        .I1(\to_count[78]_i_3_n_0 ),
        .I2(p_11_in10_in),
        .I3(\to_count_reg[66]_0 ),
        .O(\to_count[66]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \to_count[66]_i_2 
       (.I0(high_idx[2]),
        .I1(high_idx[0]),
        .I2(high_idx[3]),
        .I3(high_idx[1]),
        .O(\to_count[66]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[67]_i_1 
       (.I0(\to_count[67]_i_2_n_0 ),
        .I1(\to_count[78]_i_3_n_0 ),
        .I2(p_10_in9_in),
        .I3(\to_count_reg[67]_0 ),
        .O(\to_count[67]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \to_count[67]_i_2 
       (.I0(high_idx[3]),
        .I1(high_idx[1]),
        .I2(high_idx[2]),
        .I3(high_idx[0]),
        .O(\to_count[67]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[68]_i_1 
       (.I0(\to_count[68]_i_2_n_0 ),
        .I1(\to_count[78]_i_3_n_0 ),
        .I2(p_9_in8_in),
        .I3(\to_count_reg[68]_0 ),
        .O(\to_count[68]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \to_count[68]_i_2 
       (.I0(high_idx[0]),
        .I1(high_idx[2]),
        .I2(high_idx[3]),
        .I3(high_idx[1]),
        .O(\to_count[68]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[69]_i_1 
       (.I0(\to_count[69]_i_2_n_0 ),
        .I1(\to_count[78]_i_3_n_0 ),
        .I2(p_8_in7_in),
        .I3(\to_count_reg[69]_0 ),
        .O(\to_count[69]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \to_count[69]_i_2 
       (.I0(high_idx[2]),
        .I1(high_idx[0]),
        .I2(high_idx[3]),
        .I3(high_idx[1]),
        .O(\to_count[69]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[6]_i_1 
       (.I0(\to_count[70]_i_2_n_0 ),
        .I1(\to_count[15]_i_2_n_0 ),
        .I2(sel0[5]),
        .I3(\to_count_reg[6]_0 ),
        .O(\to_count[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[70]_i_1 
       (.I0(\to_count[70]_i_2_n_0 ),
        .I1(\to_count[78]_i_3_n_0 ),
        .I2(p_7_in6_in),
        .I3(\info_counts[pkt_gen] ),
        .O(\to_count[70]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \to_count[70]_i_2 
       (.I0(high_idx[0]),
        .I1(high_idx[2]),
        .I2(high_idx[3]),
        .I3(high_idx[1]),
        .O(\to_count[70]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[71]_i_1 
       (.I0(\to_count[71]_i_2_n_0 ),
        .I1(\to_count[78]_i_3_n_0 ),
        .I2(p_6_in5_in),
        .I3(\to_count_reg[71]_0 ),
        .O(\to_count[71]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \to_count[71]_i_2 
       (.I0(high_idx[2]),
        .I1(high_idx[0]),
        .I2(high_idx[3]),
        .I3(high_idx[1]),
        .O(\to_count[71]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[72]_i_1 
       (.I0(\to_count[72]_i_2_n_0 ),
        .I1(\to_count[78]_i_3_n_0 ),
        .I2(p_5_in4_in),
        .I3(\to_count_reg[72]_0 ),
        .O(\to_count[72]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \to_count[72]_i_2 
       (.I0(high_idx[1]),
        .I1(high_idx[3]),
        .I2(high_idx[2]),
        .I3(high_idx[0]),
        .O(\to_count[72]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[73]_i_1 
       (.I0(\to_count[73]_i_2_n_0 ),
        .I1(\to_count[78]_i_3_n_0 ),
        .I2(p_4_in3_in),
        .I3(\to_count_reg[73]_0 ),
        .O(\to_count[73]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \to_count[73]_i_2 
       (.I0(high_idx[1]),
        .I1(high_idx[3]),
        .I2(high_idx[2]),
        .I3(high_idx[0]),
        .O(\to_count[73]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[74]_i_1 
       (.I0(\to_count[74]_i_2_n_0 ),
        .I1(\to_count[78]_i_3_n_0 ),
        .I2(p_3_in2_in),
        .I3(\to_count_reg[74]_0 ),
        .O(\to_count[74]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \to_count[74]_i_2 
       (.I0(high_idx[3]),
        .I1(high_idx[1]),
        .I2(high_idx[2]),
        .I3(high_idx[0]),
        .O(\to_count[74]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[76]_i_1 
       (.I0(\to_count[76]_i_2_n_0 ),
        .I1(\to_count[78]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\to_count_reg[76]_0 ),
        .O(\to_count[76]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \to_count[76]_i_2 
       (.I0(high_idx[1]),
        .I1(high_idx[3]),
        .I2(high_idx[0]),
        .I3(high_idx[2]),
        .O(\to_count[76]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFF0000)) 
    \to_count[77]_i_1 
       (.I0(\to_count[77]_i_2_n_0 ),
        .I1(high_idx[0]),
        .I2(high_idx[2]),
        .I3(\to_count[78]_i_3_n_0 ),
        .I4(p_0_in0_in),
        .I5(\to_count_reg[77]_0 ),
        .O(\to_count[77]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \to_count[77]_i_2 
       (.I0(high_idx[3]),
        .I1(high_idx[1]),
        .O(\to_count[77]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFF0000)) 
    \to_count[78]_i_1 
       (.I0(\to_count[78]_i_2_n_0 ),
        .I1(high_idx[1]),
        .I2(high_idx[3]),
        .I3(\to_count[78]_i_3_n_0 ),
        .I4(p_49_in),
        .I5(\to_count_reg[78]_0 ),
        .O(\to_count[78]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \to_count[78]_i_2 
       (.I0(high_idx[2]),
        .I1(high_idx[0]),
        .O(\to_count[78]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \to_count[78]_i_3 
       (.I0(cnt[0]),
        .I1(cnt[1]),
        .I2(high_idx[4]),
        .I3(high_idx[5]),
        .I4(high_idx[6]),
        .O(\to_count[78]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[7]_i_1 
       (.I0(\to_count[71]_i_2_n_0 ),
        .I1(\to_count[15]_i_2_n_0 ),
        .I2(sel0[6]),
        .I3(\to_count_reg[7]_0 ),
        .O(\to_count[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[8]_i_1 
       (.I0(\to_count[72]_i_2_n_0 ),
        .I1(\to_count[15]_i_2_n_0 ),
        .I2(sel0[7]),
        .I3(\to_count_reg[8]_0 ),
        .O(\to_count[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \to_count[9]_i_1 
       (.I0(\to_count[73]_i_2_n_0 ),
        .I1(\to_count[15]_i_2_n_0 ),
        .I2(sel0[8]),
        .I3(\to_count_reg[9]_0 ),
        .O(\to_count[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[10]_i_1_n_0 ),
        .Q(sel0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[11]_i_1_n_0 ),
        .Q(sel0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[12]_i_1_n_0 ),
        .Q(sel0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[13]_i_1_n_0 ),
        .Q(sel0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[14]_i_1_n_0 ),
        .Q(sel0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[15]_i_1_n_0 ),
        .Q(sel0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[16]_i_1_n_0 ),
        .Q(sel0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[17] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[17]_i_1_n_0 ),
        .Q(sel0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[18] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[18]_i_1_n_0 ),
        .Q(sel0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[19] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[19]_i_1_n_0 ),
        .Q(sel0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[1]_i_1_n_0 ),
        .Q(sel0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[20] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[20]_i_1_n_0 ),
        .Q(sel0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[21] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[21]_i_1_n_0 ),
        .Q(sel0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[22] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[22]_i_1_n_0 ),
        .Q(sel0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[23] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[23]_i_1_n_0 ),
        .Q(sel0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[24] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[24]_i_1_n_0 ),
        .Q(sel0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[25] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[25]_i_1_n_0 ),
        .Q(sel0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[26] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[26]_i_1_n_0 ),
        .Q(sel0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[27] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[27]_i_1_n_0 ),
        .Q(sel0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[2]_i_1_n_0 ),
        .Q(sel0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[33] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[33]_i_1_n_0 ),
        .Q(sel0[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[34] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[34]_i_1_n_0 ),
        .Q(sel0[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[35] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[35]_i_1_n_0 ),
        .Q(sel0[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[3]_i_1_n_0 ),
        .Q(sel0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[43] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[43]_i_1_n_0 ),
        .Q(sel0[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[44] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[44]_i_1_n_0 ),
        .Q(sel0[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[47] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[47]_i_1_n_0 ),
        .Q(sel0[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[48] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[48]_i_1_n_0 ),
        .Q(sel0[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[49] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[49]_i_1_n_0 ),
        .Q(sel0[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[4]_i_1_n_0 ),
        .Q(sel0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[50] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[50]_i_1_n_0 ),
        .Q(sel0[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[51] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[51]_i_1_n_0 ),
        .Q(sel0[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[52] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[52]_i_1_n_0 ),
        .Q(sel0[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[53] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[53]_i_1_n_0 ),
        .Q(sel0[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[54] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[54]_i_1_n_0 ),
        .Q(sel0[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[55] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[55]_i_1_n_0 ),
        .Q(sel0[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[56] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[56]_i_1_n_0 ),
        .Q(sel0[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[57] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[57]_i_1_n_0 ),
        .Q(sel0[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[58] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[58]_i_1_n_0 ),
        .Q(sel0[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[59] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[59]_i_1_n_0 ),
        .Q(sel0[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[5]_i_1_n_0 ),
        .Q(sel0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[60] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[60]_i_1_n_0 ),
        .Q(sel0[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[61] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[61]_i_1_n_0 ),
        .Q(sel0[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[62] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[62]_i_1_n_0 ),
        .Q(sel0[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[63] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[63]_i_1_n_0 ),
        .Q(sel0[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[64] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[64]_i_1_n_0 ),
        .Q(\to_count_reg_n_0_[64] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[65] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[65]_i_1_n_0 ),
        .Q(p_12_in11_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[66] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[66]_i_1_n_0 ),
        .Q(p_11_in10_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[67] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[67]_i_1_n_0 ),
        .Q(p_10_in9_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[68] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[68]_i_1_n_0 ),
        .Q(p_9_in8_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[69] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[69]_i_1_n_0 ),
        .Q(p_8_in7_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[6]_i_1_n_0 ),
        .Q(sel0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[70] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[70]_i_1_n_0 ),
        .Q(p_7_in6_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[71] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[71]_i_1_n_0 ),
        .Q(p_6_in5_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[72] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[72]_i_1_n_0 ),
        .Q(p_5_in4_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[73] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[73]_i_1_n_0 ),
        .Q(p_4_in3_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[74] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[74]_i_1_n_0 ),
        .Q(p_3_in2_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[76] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[76]_i_1_n_0 ),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[77] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[77]_i_1_n_0 ),
        .Q(p_0_in0_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[78] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[78]_i_1_n_0 ),
        .Q(p_49_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[7]_i_1_n_0 ),
        .Q(sel0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[8]_i_1_n_0 ),
        .Q(sel0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \to_count_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\to_count[9]_i_1_n_0 ),
        .Q(sel0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    wdata_incr_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(\if_dpdp_ram_info_counts.dpdp_ram_info_counts_n_28 ),
        .Q(wdata_incr),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fnet_out_pipeline" *) 
module top_block_fakernet_top_0_0_fnet_out_pipeline
   (E,
    pick_prev,
    out_ena,
    \dp_ram_udp_regres_port_b_o_tmp[0][rd] ,
    \osm_dp_ram_array_porto[6][rd] ,
    taken_prev_reg_0,
    \reg_word_reg[15]_0 ,
    reg_ena_reg_0,
    clk_in,
    reg1_ena_reg_0,
    out_r_ena,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    D);
  output [0:0]E;
  output pick_prev;
  output out_ena;
  output \dp_ram_udp_regres_port_b_o_tmp[0][rd] ;
  output \osm_dp_ram_array_porto[6][rd] ;
  output taken_prev_reg_0;
  output [15:0]\reg_word_reg[15]_0 ;
  input [0:0]reg_ena_reg_0;
  input clk_in;
  input [0:0]reg1_ena_reg_0;
  input out_r_ena;
  input ram_reg_bram_0;
  input ram_reg_bram_0_0;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]E;
  wire clk_in;
  wire \dp_ram_udp_regres_port_b_o_tmp[0][rd] ;
  wire \osm_dp_ram_array_porto[6][rd] ;
  wire out_ena;
  wire out_r_ena;
  wire p_0_in;
  wire pick;
  wire pick_prev;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire reg0_ena_reg_n_0;
  wire [15:0]reg0_word;
  wire \reg0_word[15]_i_1_n_0 ;
  wire [0:0]reg1_ena_reg_0;
  wire reg1_ena_reg_n_0;
  wire [15:0]reg1_word;
  wire reg_ena_i_1_n_0;
  wire [0:0]reg_ena_reg_0;
  wire \reg_word[0]_i_1_n_0 ;
  wire \reg_word[10]_i_1_n_0 ;
  wire \reg_word[11]_i_1_n_0 ;
  wire \reg_word[12]_i_1_n_0 ;
  wire \reg_word[13]_i_1_n_0 ;
  wire \reg_word[14]_i_1_n_0 ;
  wire \reg_word[15]_i_1_n_0 ;
  wire \reg_word[1]_i_1_n_0 ;
  wire \reg_word[2]_i_1_n_0 ;
  wire \reg_word[3]_i_1_n_0 ;
  wire \reg_word[4]_i_1_n_0 ;
  wire \reg_word[5]_i_1_n_0 ;
  wire \reg_word[6]_i_1_n_0 ;
  wire \reg_word[7]_i_1_n_0 ;
  wire \reg_word[8]_i_1_n_0 ;
  wire \reg_word[9]_i_1_n_0 ;
  wire [15:0]\reg_word_reg[15]_0 ;
  wire taken_prev_reg_0;

  LUT1 #(
    .INIT(2'h1)) 
    \info_counts[packets]_i_1 
       (.I0(E),
        .O(taken_prev_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT1 #(
    .INIT(2'h1)) 
    pick_i_1
       (.I0(pick),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    pick_prev_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(pick),
        .Q(pick_prev),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pick_reg
       (.C(clk_in),
        .CE(reg_ena_reg_0),
        .D(p_0_in),
        .Q(pick),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_2__1
       (.I0(E),
        .I1(ram_reg_bram_0),
        .O(\dp_ram_udp_regres_port_b_o_tmp[0][rd] ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_2__2
       (.I0(E),
        .I1(ram_reg_bram_0_0),
        .O(\osm_dp_ram_array_porto[6][rd] ));
  FDRE #(
    .INIT(1'b0)) 
    reg0_ena_reg
       (.C(clk_in),
        .CE(\reg0_word[15]_i_1_n_0 ),
        .D(out_r_ena),
        .Q(reg0_ena_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \reg0_word[15]_i_1 
       (.I0(E),
        .I1(pick_prev),
        .O(\reg0_word[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg0_word_reg[0] 
       (.C(clk_in),
        .CE(\reg0_word[15]_i_1_n_0 ),
        .D(D[0]),
        .Q(reg0_word[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg0_word_reg[10] 
       (.C(clk_in),
        .CE(\reg0_word[15]_i_1_n_0 ),
        .D(D[10]),
        .Q(reg0_word[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg0_word_reg[11] 
       (.C(clk_in),
        .CE(\reg0_word[15]_i_1_n_0 ),
        .D(D[11]),
        .Q(reg0_word[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg0_word_reg[12] 
       (.C(clk_in),
        .CE(\reg0_word[15]_i_1_n_0 ),
        .D(D[12]),
        .Q(reg0_word[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg0_word_reg[13] 
       (.C(clk_in),
        .CE(\reg0_word[15]_i_1_n_0 ),
        .D(D[13]),
        .Q(reg0_word[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg0_word_reg[14] 
       (.C(clk_in),
        .CE(\reg0_word[15]_i_1_n_0 ),
        .D(D[14]),
        .Q(reg0_word[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg0_word_reg[15] 
       (.C(clk_in),
        .CE(\reg0_word[15]_i_1_n_0 ),
        .D(D[15]),
        .Q(reg0_word[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg0_word_reg[1] 
       (.C(clk_in),
        .CE(\reg0_word[15]_i_1_n_0 ),
        .D(D[1]),
        .Q(reg0_word[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg0_word_reg[2] 
       (.C(clk_in),
        .CE(\reg0_word[15]_i_1_n_0 ),
        .D(D[2]),
        .Q(reg0_word[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg0_word_reg[3] 
       (.C(clk_in),
        .CE(\reg0_word[15]_i_1_n_0 ),
        .D(D[3]),
        .Q(reg0_word[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg0_word_reg[4] 
       (.C(clk_in),
        .CE(\reg0_word[15]_i_1_n_0 ),
        .D(D[4]),
        .Q(reg0_word[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg0_word_reg[5] 
       (.C(clk_in),
        .CE(\reg0_word[15]_i_1_n_0 ),
        .D(D[5]),
        .Q(reg0_word[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg0_word_reg[6] 
       (.C(clk_in),
        .CE(\reg0_word[15]_i_1_n_0 ),
        .D(D[6]),
        .Q(reg0_word[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg0_word_reg[7] 
       (.C(clk_in),
        .CE(\reg0_word[15]_i_1_n_0 ),
        .D(D[7]),
        .Q(reg0_word[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg0_word_reg[8] 
       (.C(clk_in),
        .CE(\reg0_word[15]_i_1_n_0 ),
        .D(D[8]),
        .Q(reg0_word[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg0_word_reg[9] 
       (.C(clk_in),
        .CE(\reg0_word[15]_i_1_n_0 ),
        .D(D[9]),
        .Q(reg0_word[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    reg1_ena_reg
       (.C(clk_in),
        .CE(reg1_ena_reg_0),
        .D(out_r_ena),
        .Q(reg1_ena_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg1_word_reg[0] 
       (.C(clk_in),
        .CE(reg1_ena_reg_0),
        .D(D[0]),
        .Q(reg1_word[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg1_word_reg[10] 
       (.C(clk_in),
        .CE(reg1_ena_reg_0),
        .D(D[10]),
        .Q(reg1_word[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg1_word_reg[11] 
       (.C(clk_in),
        .CE(reg1_ena_reg_0),
        .D(D[11]),
        .Q(reg1_word[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg1_word_reg[12] 
       (.C(clk_in),
        .CE(reg1_ena_reg_0),
        .D(D[12]),
        .Q(reg1_word[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg1_word_reg[13] 
       (.C(clk_in),
        .CE(reg1_ena_reg_0),
        .D(D[13]),
        .Q(reg1_word[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg1_word_reg[14] 
       (.C(clk_in),
        .CE(reg1_ena_reg_0),
        .D(D[14]),
        .Q(reg1_word[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg1_word_reg[15] 
       (.C(clk_in),
        .CE(reg1_ena_reg_0),
        .D(D[15]),
        .Q(reg1_word[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg1_word_reg[1] 
       (.C(clk_in),
        .CE(reg1_ena_reg_0),
        .D(D[1]),
        .Q(reg1_word[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg1_word_reg[2] 
       (.C(clk_in),
        .CE(reg1_ena_reg_0),
        .D(D[2]),
        .Q(reg1_word[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg1_word_reg[3] 
       (.C(clk_in),
        .CE(reg1_ena_reg_0),
        .D(D[3]),
        .Q(reg1_word[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg1_word_reg[4] 
       (.C(clk_in),
        .CE(reg1_ena_reg_0),
        .D(D[4]),
        .Q(reg1_word[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg1_word_reg[5] 
       (.C(clk_in),
        .CE(reg1_ena_reg_0),
        .D(D[5]),
        .Q(reg1_word[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg1_word_reg[6] 
       (.C(clk_in),
        .CE(reg1_ena_reg_0),
        .D(D[6]),
        .Q(reg1_word[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg1_word_reg[7] 
       (.C(clk_in),
        .CE(reg1_ena_reg_0),
        .D(D[7]),
        .Q(reg1_word[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg1_word_reg[8] 
       (.C(clk_in),
        .CE(reg1_ena_reg_0),
        .D(D[8]),
        .Q(reg1_word[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg1_word_reg[9] 
       (.C(clk_in),
        .CE(reg1_ena_reg_0),
        .D(D[9]),
        .Q(reg1_word[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    reg_ena_i_1
       (.I0(reg1_ena_reg_n_0),
        .I1(pick),
        .I2(reg0_ena_reg_n_0),
        .O(reg_ena_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    reg_ena_reg
       (.C(clk_in),
        .CE(reg_ena_reg_0),
        .D(reg_ena_i_1_n_0),
        .Q(out_ena),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_word[0]_i_1 
       (.I0(reg1_word[0]),
        .I1(reg0_word[0]),
        .I2(pick),
        .O(\reg_word[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_word[10]_i_1 
       (.I0(reg1_word[10]),
        .I1(reg0_word[10]),
        .I2(pick),
        .O(\reg_word[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_word[11]_i_1 
       (.I0(reg1_word[11]),
        .I1(reg0_word[11]),
        .I2(pick),
        .O(\reg_word[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_word[12]_i_1 
       (.I0(reg1_word[12]),
        .I1(reg0_word[12]),
        .I2(pick),
        .O(\reg_word[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_word[13]_i_1 
       (.I0(reg1_word[13]),
        .I1(reg0_word[13]),
        .I2(pick),
        .O(\reg_word[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_word[14]_i_1 
       (.I0(reg1_word[14]),
        .I1(reg0_word[14]),
        .I2(pick),
        .O(\reg_word[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_word[15]_i_1 
       (.I0(reg1_word[15]),
        .I1(reg0_word[15]),
        .I2(pick),
        .O(\reg_word[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_word[1]_i_1 
       (.I0(reg1_word[1]),
        .I1(reg0_word[1]),
        .I2(pick),
        .O(\reg_word[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_word[2]_i_1 
       (.I0(reg1_word[2]),
        .I1(reg0_word[2]),
        .I2(pick),
        .O(\reg_word[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_word[3]_i_1 
       (.I0(reg1_word[3]),
        .I1(reg0_word[3]),
        .I2(pick),
        .O(\reg_word[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_word[4]_i_1 
       (.I0(reg1_word[4]),
        .I1(reg0_word[4]),
        .I2(pick),
        .O(\reg_word[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_word[5]_i_1 
       (.I0(reg1_word[5]),
        .I1(reg0_word[5]),
        .I2(pick),
        .O(\reg_word[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_word[6]_i_1 
       (.I0(reg1_word[6]),
        .I1(reg0_word[6]),
        .I2(pick),
        .O(\reg_word[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_word[7]_i_1 
       (.I0(reg1_word[7]),
        .I1(reg0_word[7]),
        .I2(pick),
        .O(\reg_word[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_word[8]_i_1 
       (.I0(reg1_word[8]),
        .I1(reg0_word[8]),
        .I2(pick),
        .O(\reg_word[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_word[9]_i_1 
       (.I0(reg1_word[9]),
        .I1(reg0_word[9]),
        .I2(pick),
        .O(\reg_word[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_word_reg[0] 
       (.C(clk_in),
        .CE(reg_ena_reg_0),
        .D(\reg_word[0]_i_1_n_0 ),
        .Q(\reg_word_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_word_reg[10] 
       (.C(clk_in),
        .CE(reg_ena_reg_0),
        .D(\reg_word[10]_i_1_n_0 ),
        .Q(\reg_word_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_word_reg[11] 
       (.C(clk_in),
        .CE(reg_ena_reg_0),
        .D(\reg_word[11]_i_1_n_0 ),
        .Q(\reg_word_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_word_reg[12] 
       (.C(clk_in),
        .CE(reg_ena_reg_0),
        .D(\reg_word[12]_i_1_n_0 ),
        .Q(\reg_word_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_word_reg[13] 
       (.C(clk_in),
        .CE(reg_ena_reg_0),
        .D(\reg_word[13]_i_1_n_0 ),
        .Q(\reg_word_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_word_reg[14] 
       (.C(clk_in),
        .CE(reg_ena_reg_0),
        .D(\reg_word[14]_i_1_n_0 ),
        .Q(\reg_word_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_word_reg[15] 
       (.C(clk_in),
        .CE(reg_ena_reg_0),
        .D(\reg_word[15]_i_1_n_0 ),
        .Q(\reg_word_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_word_reg[1] 
       (.C(clk_in),
        .CE(reg_ena_reg_0),
        .D(\reg_word[1]_i_1_n_0 ),
        .Q(\reg_word_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_word_reg[2] 
       (.C(clk_in),
        .CE(reg_ena_reg_0),
        .D(\reg_word[2]_i_1_n_0 ),
        .Q(\reg_word_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_word_reg[3] 
       (.C(clk_in),
        .CE(reg_ena_reg_0),
        .D(\reg_word[3]_i_1_n_0 ),
        .Q(\reg_word_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_word_reg[4] 
       (.C(clk_in),
        .CE(reg_ena_reg_0),
        .D(\reg_word[4]_i_1_n_0 ),
        .Q(\reg_word_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_word_reg[5] 
       (.C(clk_in),
        .CE(reg_ena_reg_0),
        .D(\reg_word[5]_i_1_n_0 ),
        .Q(\reg_word_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_word_reg[6] 
       (.C(clk_in),
        .CE(reg_ena_reg_0),
        .D(\reg_word[6]_i_1_n_0 ),
        .Q(\reg_word_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_word_reg[7] 
       (.C(clk_in),
        .CE(reg_ena_reg_0),
        .D(\reg_word[7]_i_1_n_0 ),
        .Q(\reg_word_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_word_reg[8] 
       (.C(clk_in),
        .CE(reg_ena_reg_0),
        .D(\reg_word[8]_i_1_n_0 ),
        .Q(\reg_word_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_word_reg[9] 
       (.C(clk_in),
        .CE(reg_ena_reg_0),
        .D(\reg_word[9]_i_1_n_0 ),
        .Q(\reg_word_reg[15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    taken_prev_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(reg_ena_reg_0),
        .Q(E),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fnet_out_state" *) 
module top_block_fakernet_top_0_0_fnet_out_state
   (out_r_ena,
    \info_counts[pkt_gen] ,
    \info_counts[udp_idp] ,
    \ram_cons_array[3][clear_hasdata] ,
    \ram_cons_array[4][clear_hasdata] ,
    \ram_tcp_prep2[0][cons][clear_hasdata] ,
    \ram_tcp_prep2[1][cons][clear_hasdata] ,
    \info_counts_reg[arp_icmp]_0 ,
    \info_counts_reg[tcp]_0 ,
    \info_counts_reg[packets]_0 ,
    \info_counts_reg[words_div_32]_0 ,
    next_tcp_prep_reg_0,
    \ram_arp_icmp[cons][clear_hasdata] ,
    \info_counts_reg[drop_ntp]_0 ,
    \out_info[udp] ,
    taken_prev_reg,
    \s_reg[wr_onehot][1]_0 ,
    taken_prev_reg_0,
    \FSM_onehot_s_reg[state][11]_0 ,
    Q,
    \cycle_count_reg[21] ,
    \cycle_count_reg[21]_0 ,
    \cycle_count_reg[21]_1 ,
    \cycle_count_reg[21]_2 ,
    \FSM_onehot_s_reg[state][0]_0 ,
    \s_stat_reg[hasdata] ,
    \dp_ram_udp_regres_port_b_o_tmp[1][rd] ,
    \osm_dp_ram_array_porto[0][rd] ,
    \s_reg[wdata][15]_0 ,
    E,
    clk_in,
    \info_counts_reg[packets]_1 ,
    \info_counts_reg[drop_ntp]_1 ,
    \ram_cons_array_reg[1][clear_hasdata]_0 ,
    \ram_arp_icmp[stat][hasdata] ,
    \ram_arp_icmp[stat][drop_dly] ,
    O,
    \rgb_led_info1_reg[5] ,
    D,
    ram_reg_bram_0,
    \FSM_onehot_s_reg[state][1]_0 ,
    \ram_cons_array_reg[3][clear_hasdata]_0 ,
    \s_reg[wr_idx][1]_0 ,
    \s_reg[wr_idx][1]_1 ,
    \ram_cons_array_reg[5][clear_hasdata]_0 ,
    \ram_tcp_prep2[1][stat][hasdata] ,
    \ram_tcp_prep2[0][stat][hasdata] ,
    \s_reg[wr_idx][2]_0 ,
    \FSM_onehot_s_reg[state][0]_1 ,
    DOUTBDOUT,
    \s_reg[get_data][15]_0 ,
    \s_reg[get_data][15]_1 ,
    \FSM_onehot_s[state][9]_i_2_0 ,
    \FSM_onehot_s[state][9]_i_2_1 ,
    \FSM_onehot_s[state][9]_i_2_2 ,
    \s_reg[get_data][15]_2 ,
    \s_reg[get_data][15]_3 ,
    \s_reg[get_data][15]_4 ,
    \s_reg[get_data][15]_5 ,
    \FSM_onehot_s[state][9]_i_5_0 ,
    \FSM_onehot_s[state][9]_i_5_1 ,
    \FSM_onehot_s[state][9]_i_5_2 ,
    \FSM_onehot_s[state][9]_i_5_3 );
  output out_r_ena;
  output \info_counts[pkt_gen] ;
  output \info_counts[udp_idp] ;
  output \ram_cons_array[3][clear_hasdata] ;
  output \ram_cons_array[4][clear_hasdata] ;
  output \ram_tcp_prep2[0][cons][clear_hasdata] ;
  output \ram_tcp_prep2[1][cons][clear_hasdata] ;
  output \info_counts_reg[arp_icmp]_0 ;
  output \info_counts_reg[tcp]_0 ;
  output \info_counts_reg[packets]_0 ;
  output \info_counts_reg[words_div_32]_0 ;
  output next_tcp_prep_reg_0;
  output \ram_arp_icmp[cons][clear_hasdata] ;
  output \info_counts_reg[drop_ntp]_0 ;
  output [1:0]\out_info[udp] ;
  output taken_prev_reg;
  output \s_reg[wr_onehot][1]_0 ;
  output taken_prev_reg_0;
  output \FSM_onehot_s_reg[state][11]_0 ;
  output [9:0]Q;
  output \cycle_count_reg[21] ;
  output \cycle_count_reg[21]_0 ;
  output \cycle_count_reg[21]_1 ;
  output \cycle_count_reg[21]_2 ;
  output \FSM_onehot_s_reg[state][0]_0 ;
  output \s_stat_reg[hasdata] ;
  output \dp_ram_udp_regres_port_b_o_tmp[1][rd] ;
  output \osm_dp_ram_array_porto[0][rd] ;
  output [15:0]\s_reg[wdata][15]_0 ;
  input [0:0]E;
  input clk_in;
  input \info_counts_reg[packets]_1 ;
  input \info_counts_reg[drop_ntp]_1 ;
  input \ram_cons_array_reg[1][clear_hasdata]_0 ;
  input \ram_arp_icmp[stat][hasdata] ;
  input \ram_arp_icmp[stat][drop_dly] ;
  input [0:0]O;
  input \rgb_led_info1_reg[5] ;
  input [3:0]D;
  input ram_reg_bram_0;
  input \FSM_onehot_s_reg[state][1]_0 ;
  input \ram_cons_array_reg[3][clear_hasdata]_0 ;
  input \s_reg[wr_idx][1]_0 ;
  input \s_reg[wr_idx][1]_1 ;
  input \ram_cons_array_reg[5][clear_hasdata]_0 ;
  input \ram_tcp_prep2[1][stat][hasdata] ;
  input \ram_tcp_prep2[0][stat][hasdata] ;
  input [1:0]\s_reg[wr_idx][2]_0 ;
  input \FSM_onehot_s_reg[state][0]_1 ;
  input [15:0]DOUTBDOUT;
  input [15:0]\s_reg[get_data][15]_0 ;
  input [15:0]\s_reg[get_data][15]_1 ;
  input [9:0]\FSM_onehot_s[state][9]_i_2_0 ;
  input [9:0]\FSM_onehot_s[state][9]_i_2_1 ;
  input [9:0]\FSM_onehot_s[state][9]_i_2_2 ;
  input [15:0]\s_reg[get_data][15]_2 ;
  input [15:0]\s_reg[get_data][15]_3 ;
  input [15:0]\s_reg[get_data][15]_4 ;
  input [15:0]\s_reg[get_data][15]_5 ;
  input [9:0]\FSM_onehot_s[state][9]_i_5_0 ;
  input [9:0]\FSM_onehot_s[state][9]_i_5_1 ;
  input [9:0]\FSM_onehot_s[state][9]_i_5_2 ;
  input [9:0]\FSM_onehot_s[state][9]_i_5_3 ;

  wire [3:0]D;
  wire [15:0]DOUTBDOUT;
  wire [0:0]E;
  wire \FSM_onehot_s[state][0]_i_1_n_0 ;
  wire \FSM_onehot_s[state][0]_i_2_n_0 ;
  wire \FSM_onehot_s[state][11]_i_1_n_0 ;
  wire \FSM_onehot_s[state][11]_i_3_n_0 ;
  wire \FSM_onehot_s[state][1]_i_1_n_0 ;
  wire \FSM_onehot_s[state][8]_i_1_n_0 ;
  wire \FSM_onehot_s[state][9]_i_10_n_0 ;
  wire \FSM_onehot_s[state][9]_i_11_n_0 ;
  wire \FSM_onehot_s[state][9]_i_12_n_0 ;
  wire \FSM_onehot_s[state][9]_i_13_n_0 ;
  wire \FSM_onehot_s[state][9]_i_14_n_0 ;
  wire \FSM_onehot_s[state][9]_i_15_n_0 ;
  wire \FSM_onehot_s[state][9]_i_16_n_0 ;
  wire \FSM_onehot_s[state][9]_i_17_n_0 ;
  wire \FSM_onehot_s[state][9]_i_18_n_0 ;
  wire \FSM_onehot_s[state][9]_i_19_n_0 ;
  wire \FSM_onehot_s[state][9]_i_1_n_0 ;
  wire \FSM_onehot_s[state][9]_i_20_n_0 ;
  wire \FSM_onehot_s[state][9]_i_21_n_0 ;
  wire \FSM_onehot_s[state][9]_i_22_n_0 ;
  wire \FSM_onehot_s[state][9]_i_23_n_0 ;
  wire \FSM_onehot_s[state][9]_i_24_n_0 ;
  wire \FSM_onehot_s[state][9]_i_25_n_0 ;
  wire [9:0]\FSM_onehot_s[state][9]_i_2_0 ;
  wire [9:0]\FSM_onehot_s[state][9]_i_2_1 ;
  wire [9:0]\FSM_onehot_s[state][9]_i_2_2 ;
  wire \FSM_onehot_s[state][9]_i_2_n_0 ;
  wire \FSM_onehot_s[state][9]_i_3_n_0 ;
  wire \FSM_onehot_s[state][9]_i_4_n_0 ;
  wire [9:0]\FSM_onehot_s[state][9]_i_5_0 ;
  wire [9:0]\FSM_onehot_s[state][9]_i_5_1 ;
  wire [9:0]\FSM_onehot_s[state][9]_i_5_2 ;
  wire [9:0]\FSM_onehot_s[state][9]_i_5_3 ;
  wire \FSM_onehot_s[state][9]_i_5_n_0 ;
  wire \FSM_onehot_s[state][9]_i_6_n_0 ;
  wire \FSM_onehot_s[state][9]_i_7_n_0 ;
  wire \FSM_onehot_s[state][9]_i_8_n_0 ;
  wire \FSM_onehot_s[state][9]_i_9_n_0 ;
  wire \FSM_onehot_s_reg[state][0]_0 ;
  wire \FSM_onehot_s_reg[state][0]_1 ;
  wire \FSM_onehot_s_reg[state][11]_0 ;
  wire \FSM_onehot_s_reg[state][1]_0 ;
  wire \FSM_onehot_s_reg[state_n_0_][0] ;
  wire \FSM_onehot_s_reg[state_n_0_][10] ;
  wire \FSM_onehot_s_reg[state_n_0_][11] ;
  wire \FSM_onehot_s_reg[state_n_0_][1] ;
  wire \FSM_onehot_s_reg[state_n_0_][2] ;
  wire \FSM_onehot_s_reg[state_n_0_][3] ;
  wire \FSM_onehot_s_reg[state_n_0_][4] ;
  wire \FSM_onehot_s_reg[state_n_0_][8] ;
  wire [0:0]O;
  wire [9:0]Q;
  wire \a[clear_data] ;
  wire \a[out_ena] ;
  wire \a[payload] ;
  wire [15:0]\a[wdata] ;
  wire [1:1]\a[wr_idx] ;
  wire clk_in;
  wire [4:0]count_words;
  wire \count_words[0]_i_1_n_0 ;
  wire \count_words[1]_i_1_n_0 ;
  wire \count_words[2]_i_1_n_0 ;
  wire \count_words[3]_i_1_n_0 ;
  wire \count_words[4]_i_1_n_0 ;
  wire crc32;
  wire \crc32[16]_i_2__0_n_0 ;
  wire \crc32[16]_i_3__0_n_0 ;
  wire \crc32[20]_i_2__0_n_0 ;
  wire \crc32[23]_i_2__0_n_0 ;
  wire \crc32[23]_i_3_n_0 ;
  wire \crc32[24]_i_2__0_n_0 ;
  wire \crc32[25]_i_2__0_n_0 ;
  wire \crc32[26]_i_2__0_n_0 ;
  wire \crc32[27]_i_2__0_n_0 ;
  wire \crc32[28]_i_2__0_n_0 ;
  wire \crc32[28]_i_3__0_n_0 ;
  wire \crc32[29]_i_2__0_n_0 ;
  wire \crc32[29]_i_3__0_n_0 ;
  wire \crc32[29]_i_4__0_n_0 ;
  wire \crc32[29]_i_5_n_0 ;
  wire \crc32[30]_i_2__0_n_0 ;
  wire \crc32[30]_i_3__0_n_0 ;
  wire \crc32[30]_i_4__0_n_0 ;
  wire \crc32[30]_i_5_n_0 ;
  wire \crc32[31]_i_3__0_n_0 ;
  wire \crc32[31]_i_4__0_n_0 ;
  wire \crc32[31]_i_5_n_0 ;
  wire \crc32[31]_i_6_n_0 ;
  wire \crc32[31]_i_7_n_0 ;
  wire \crc32[31]_i_8_n_0 ;
  wire \crc32[31]_i_9_n_0 ;
  wire [31:0]crc32_next;
  wire \crc32_reg_n_0_[0] ;
  wire \crc32_reg_n_0_[10] ;
  wire \crc32_reg_n_0_[11] ;
  wire \crc32_reg_n_0_[12] ;
  wire \crc32_reg_n_0_[13] ;
  wire \crc32_reg_n_0_[14] ;
  wire \crc32_reg_n_0_[15] ;
  wire \crc32_reg_n_0_[16] ;
  wire \crc32_reg_n_0_[17] ;
  wire \crc32_reg_n_0_[18] ;
  wire \crc32_reg_n_0_[19] ;
  wire \crc32_reg_n_0_[1] ;
  wire \crc32_reg_n_0_[20] ;
  wire \crc32_reg_n_0_[21] ;
  wire \crc32_reg_n_0_[22] ;
  wire \crc32_reg_n_0_[23] ;
  wire \crc32_reg_n_0_[24] ;
  wire \crc32_reg_n_0_[25] ;
  wire \crc32_reg_n_0_[26] ;
  wire \crc32_reg_n_0_[27] ;
  wire \crc32_reg_n_0_[28] ;
  wire \crc32_reg_n_0_[29] ;
  wire \crc32_reg_n_0_[2] ;
  wire \crc32_reg_n_0_[30] ;
  wire \crc32_reg_n_0_[31] ;
  wire \crc32_reg_n_0_[3] ;
  wire \crc32_reg_n_0_[4] ;
  wire \crc32_reg_n_0_[5] ;
  wire \crc32_reg_n_0_[6] ;
  wire \crc32_reg_n_0_[7] ;
  wire \crc32_reg_n_0_[8] ;
  wire \crc32_reg_n_0_[9] ;
  wire \cycle_count_reg[21] ;
  wire \cycle_count_reg[21]_0 ;
  wire \cycle_count_reg[21]_1 ;
  wire \cycle_count_reg[21]_2 ;
  wire \dp_ram_udp_regres_port_b_o_tmp[1][rd] ;
  wire \info_counts[pkt_gen] ;
  wire \info_counts[udp][0]_i_1_n_0 ;
  wire \info_counts[udp][1]_i_1_n_0 ;
  wire \info_counts[udp_idp] ;
  wire \info_counts_reg[arp_icmp]_0 ;
  wire \info_counts_reg[drop_ntp]_0 ;
  wire \info_counts_reg[drop_ntp]_1 ;
  wire \info_counts_reg[packets]_0 ;
  wire \info_counts_reg[packets]_1 ;
  wire \info_counts_reg[tcp]0 ;
  wire \info_counts_reg[tcp]_0 ;
  wire \info_counts_reg[words_div_32]_0 ;
  wire next_tcp_prep_i_1_n_0;
  wire next_tcp_prep_reg_0;
  wire \osm_dp_ram_array_porto[0][rd] ;
  wire [1:0]\out_info[udp] ;
  wire out_r_ena;
  wire p_0_in;
  wire p_0_in44_in;
  wire p_0_in45_in;
  wire p_0_in46_in;
  wire p_0_in47_in;
  wire p_1_in;
  wire p_1_in__0;
  wire [10:4]plusOp;
  wire \ram_arp_icmp[cons][clear_hasdata] ;
  wire \ram_arp_icmp[stat][drop_dly] ;
  wire \ram_arp_icmp[stat][hasdata] ;
  wire \ram_cons_array[0][clear_hasdata]_i_1_n_0 ;
  wire \ram_cons_array[0][clear_hasdata]_i_2_n_0 ;
  wire \ram_cons_array[1][clear_hasdata]_i_1_n_0 ;
  wire \ram_cons_array[3][clear_hasdata] ;
  wire \ram_cons_array[4][clear_hasdata] ;
  wire \ram_cons_array_reg[1][clear_hasdata]_0 ;
  wire \ram_cons_array_reg[3][clear_hasdata]_0 ;
  wire \ram_cons_array_reg[5][clear_hasdata]_0 ;
  wire ram_reg_bram_0;
  wire \ram_tcp_prep2[0][cons][clear_hasdata] ;
  wire \ram_tcp_prep2[0][stat][hasdata] ;
  wire \ram_tcp_prep2[1][cons][clear_hasdata] ;
  wire \ram_tcp_prep2[1][stat][hasdata] ;
  wire \rgb_led_info1_reg[5] ;
  wire \s[cnt] ;
  wire \s[cnt][10]_i_3_n_0 ;
  wire \s[cnt][1]_i_1_n_0 ;
  wire \s[cnt][2]_i_1_n_0 ;
  wire \s[cnt][3]_i_1_n_0 ;
  wire \s[cnt][7]_i_1_n_0 ;
  wire \s[cnt][8]_i_1_n_0 ;
  wire \s[get_data][0]_i_1_n_0 ;
  wire \s[get_data][0]_i_2_n_0 ;
  wire \s[get_data][10]_i_1_n_0 ;
  wire \s[get_data][10]_i_2_n_0 ;
  wire \s[get_data][11]_i_1_n_0 ;
  wire \s[get_data][11]_i_2_n_0 ;
  wire \s[get_data][12]_i_1_n_0 ;
  wire \s[get_data][12]_i_2_n_0 ;
  wire \s[get_data][13]_i_1_n_0 ;
  wire \s[get_data][13]_i_2_n_0 ;
  wire \s[get_data][14]_i_1_n_0 ;
  wire \s[get_data][14]_i_2_n_0 ;
  wire \s[get_data][15]_i_1_n_0 ;
  wire \s[get_data][15]_i_2_n_0 ;
  wire \s[get_data][15]_i_3_n_0 ;
  wire \s[get_data][15]_i_4_n_0 ;
  wire \s[get_data][1]_i_1_n_0 ;
  wire \s[get_data][1]_i_2_n_0 ;
  wire \s[get_data][2]_i_1_n_0 ;
  wire \s[get_data][2]_i_2_n_0 ;
  wire \s[get_data][3]_i_1_n_0 ;
  wire \s[get_data][3]_i_2_n_0 ;
  wire \s[get_data][4]_i_1_n_0 ;
  wire \s[get_data][4]_i_2_n_0 ;
  wire \s[get_data][5]_i_1_n_0 ;
  wire \s[get_data][5]_i_2_n_0 ;
  wire \s[get_data][6]_i_1_n_0 ;
  wire \s[get_data][6]_i_2_n_0 ;
  wire \s[get_data][7]_i_1_n_0 ;
  wire \s[get_data][7]_i_2_n_0 ;
  wire \s[get_data][8]_i_1_n_0 ;
  wire \s[get_data][8]_i_2_n_0 ;
  wire \s[get_data][9]_i_1_n_0 ;
  wire \s[get_data][9]_i_2_n_0 ;
  wire \s[out_ena]_i_2_n_0 ;
  wire \s[wdata][0]_i_2_n_0 ;
  wire \s[wdata][0]_i_3_n_0 ;
  wire \s[wdata][10]_i_1_n_0 ;
  wire \s[wdata][11]_i_2_n_0 ;
  wire \s[wdata][12]_i_1_n_0 ;
  wire \s[wdata][14]_i_1_n_0 ;
  wire \s[wdata][14]_i_2_n_0 ;
  wire \s[wdata][14]_i_3_n_0 ;
  wire \s[wdata][15]_i_2_n_0 ;
  wire \s[wdata][2]_i_1_n_0 ;
  wire \s[wdata][3]_i_2_n_0 ;
  wire \s[wdata][4]_i_2_n_0 ;
  wire \s[wdata][5]_i_2_n_0 ;
  wire \s[wdata][6]_i_2_n_0 ;
  wire \s[wdata][7]_i_2_n_0 ;
  wire \s[wdata][8]_i_2_n_0 ;
  wire \s[wdata][9]_i_2_n_0 ;
  wire \s[wr_idx] ;
  wire \s[wr_onehot][0]_i_2_n_0 ;
  wire \s[wr_onehot][6]_i_1_n_0 ;
  wire [15:0]\s_reg[get_data] ;
  wire [15:0]\s_reg[get_data][15]_0 ;
  wire [15:0]\s_reg[get_data][15]_1 ;
  wire [15:0]\s_reg[get_data][15]_2 ;
  wire [15:0]\s_reg[get_data][15]_3 ;
  wire [15:0]\s_reg[get_data][15]_4 ;
  wire [15:0]\s_reg[get_data][15]_5 ;
  wire \s_reg[payload_n_0_] ;
  wire [15:0]\s_reg[wdata][15]_0 ;
  wire [2:0]\s_reg[wr_idx] ;
  wire \s_reg[wr_idx][1]_0 ;
  wire \s_reg[wr_idx][1]_1 ;
  wire [1:0]\s_reg[wr_idx][2]_0 ;
  wire \s_reg[wr_onehot][1]_0 ;
  wire \s_reg[wr_onehot_n_0_][0] ;
  wire \s_reg[wr_onehot_n_0_][1] ;
  wire \s_reg[wr_onehot_n_0_][2] ;
  wire \s_reg[wr_onehot_n_0_][3] ;
  wire \s_reg[wr_onehot_n_0_][4] ;
  wire \s_reg[wr_onehot_n_0_][5] ;
  wire \s_reg[wr_onehot_n_0_][6] ;
  wire \s_stat_reg[hasdata] ;
  wire [15:0]slv;
  wire taken_prev_reg;
  wire taken_prev_reg_0;

  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_s[state][0]_i_1 
       (.I0(\FSM_onehot_s[state][0]_i_2_n_0 ),
        .I1(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I3(\FSM_onehot_s_reg[state][0]_1 ),
        .O(\FSM_onehot_s[state][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \FSM_onehot_s[state][0]_i_2 
       (.I0(Q[4]),
        .I1(Q[8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\FSM_onehot_s[state][11]_i_3_n_0 ),
        .O(\FSM_onehot_s[state][0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_s[state][11]_i_1 
       (.I0(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I1(\FSM_onehot_s_reg[state][11]_0 ),
        .O(\FSM_onehot_s[state][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \FSM_onehot_s[state][11]_i_2 
       (.I0(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I1(\FSM_onehot_s[state][11]_i_3_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[8]),
        .I5(Q[4]),
        .O(\FSM_onehot_s_reg[state][11]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \FSM_onehot_s[state][11]_i_3 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(Q[2]),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(\FSM_onehot_s[state][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA88A0AAAAAAAA)) 
    \FSM_onehot_s[state][1]_i_1 
       (.I0(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I1(\ram_tcp_prep2[1][stat][hasdata] ),
        .I2(\ram_tcp_prep2[0][stat][hasdata] ),
        .I3(next_tcp_prep_reg_0),
        .I4(\FSM_onehot_s_reg[state][1]_0 ),
        .I5(ram_reg_bram_0),
        .O(\FSM_onehot_s[state][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_s[state][8]_i_1 
       (.I0(\FSM_onehot_s_reg[state_n_0_][4] ),
        .I1(\FSM_onehot_s[state][9]_i_2_n_0 ),
        .I2(\FSM_onehot_s_reg[state_n_0_][8] ),
        .O(\FSM_onehot_s[state][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_s[state][9]_i_1 
       (.I0(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I1(\FSM_onehot_s[state][9]_i_2_n_0 ),
        .O(\FSM_onehot_s[state][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_onehot_s[state][9]_i_10 
       (.I0(\FSM_onehot_s[state][9]_i_5_0 [8]),
        .I1(\FSM_onehot_s[state][9]_i_5_1 [8]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\FSM_onehot_s[state][9]_i_5_2 [8]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\FSM_onehot_s[state][9]_i_5_3 [8]),
        .O(\FSM_onehot_s[state][9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_onehot_s[state][9]_i_11 
       (.I0(\FSM_onehot_s[state][9]_i_5_0 [9]),
        .I1(\FSM_onehot_s[state][9]_i_5_1 [9]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\FSM_onehot_s[state][9]_i_5_2 [9]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\FSM_onehot_s[state][9]_i_5_3 [9]),
        .O(\FSM_onehot_s[state][9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_onehot_s[state][9]_i_12 
       (.I0(\FSM_onehot_s[state][9]_i_2_0 [5]),
        .I1(\FSM_onehot_s[state][9]_i_20_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\FSM_onehot_s[state][9]_i_2_1 [5]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\FSM_onehot_s[state][9]_i_2_2 [5]),
        .O(\FSM_onehot_s[state][9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_onehot_s[state][9]_i_13 
       (.I0(\FSM_onehot_s[state][9]_i_2_0 [6]),
        .I1(\FSM_onehot_s[state][9]_i_21_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\FSM_onehot_s[state][9]_i_2_1 [6]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\FSM_onehot_s[state][9]_i_2_2 [6]),
        .O(\FSM_onehot_s[state][9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_onehot_s[state][9]_i_14 
       (.I0(\FSM_onehot_s[state][9]_i_2_0 [7]),
        .I1(\FSM_onehot_s[state][9]_i_22_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\FSM_onehot_s[state][9]_i_2_1 [7]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\FSM_onehot_s[state][9]_i_2_2 [7]),
        .O(\FSM_onehot_s[state][9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_onehot_s[state][9]_i_15 
       (.I0(\FSM_onehot_s[state][9]_i_2_0 [2]),
        .I1(\FSM_onehot_s[state][9]_i_23_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\FSM_onehot_s[state][9]_i_2_1 [2]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\FSM_onehot_s[state][9]_i_2_2 [2]),
        .O(\FSM_onehot_s[state][9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_onehot_s[state][9]_i_16 
       (.I0(\FSM_onehot_s[state][9]_i_2_0 [3]),
        .I1(\FSM_onehot_s[state][9]_i_24_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\FSM_onehot_s[state][9]_i_2_1 [3]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\FSM_onehot_s[state][9]_i_2_2 [3]),
        .O(\FSM_onehot_s[state][9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_onehot_s[state][9]_i_17 
       (.I0(\FSM_onehot_s[state][9]_i_2_0 [4]),
        .I1(\FSM_onehot_s[state][9]_i_25_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\FSM_onehot_s[state][9]_i_2_1 [4]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\FSM_onehot_s[state][9]_i_2_2 [4]),
        .O(\FSM_onehot_s[state][9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_onehot_s[state][9]_i_18 
       (.I0(\FSM_onehot_s[state][9]_i_5_0 [1]),
        .I1(\FSM_onehot_s[state][9]_i_5_1 [1]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\FSM_onehot_s[state][9]_i_5_2 [1]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\FSM_onehot_s[state][9]_i_5_3 [1]),
        .O(\FSM_onehot_s[state][9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_onehot_s[state][9]_i_19 
       (.I0(\FSM_onehot_s[state][9]_i_5_0 [0]),
        .I1(\FSM_onehot_s[state][9]_i_5_1 [0]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\FSM_onehot_s[state][9]_i_5_2 [0]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\FSM_onehot_s[state][9]_i_5_3 [0]),
        .O(\FSM_onehot_s[state][9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    \FSM_onehot_s[state][9]_i_2 
       (.I0(\FSM_onehot_s[state][9]_i_3_n_0 ),
        .I1(\FSM_onehot_s[state][9]_i_4_n_0 ),
        .I2(Q[8]),
        .I3(\FSM_onehot_s[state][9]_i_5_n_0 ),
        .I4(Q[9]),
        .I5(\FSM_onehot_s[state][9]_i_6_n_0 ),
        .O(\FSM_onehot_s[state][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_onehot_s[state][9]_i_20 
       (.I0(\FSM_onehot_s[state][9]_i_5_0 [5]),
        .I1(\FSM_onehot_s[state][9]_i_5_1 [5]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\FSM_onehot_s[state][9]_i_5_2 [5]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\FSM_onehot_s[state][9]_i_5_3 [5]),
        .O(\FSM_onehot_s[state][9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_onehot_s[state][9]_i_21 
       (.I0(\FSM_onehot_s[state][9]_i_5_0 [6]),
        .I1(\FSM_onehot_s[state][9]_i_5_1 [6]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\FSM_onehot_s[state][9]_i_5_2 [6]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\FSM_onehot_s[state][9]_i_5_3 [6]),
        .O(\FSM_onehot_s[state][9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_onehot_s[state][9]_i_22 
       (.I0(\FSM_onehot_s[state][9]_i_5_0 [7]),
        .I1(\FSM_onehot_s[state][9]_i_5_1 [7]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\FSM_onehot_s[state][9]_i_5_2 [7]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\FSM_onehot_s[state][9]_i_5_3 [7]),
        .O(\FSM_onehot_s[state][9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_onehot_s[state][9]_i_23 
       (.I0(\FSM_onehot_s[state][9]_i_5_0 [2]),
        .I1(\FSM_onehot_s[state][9]_i_5_1 [2]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\FSM_onehot_s[state][9]_i_5_2 [2]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\FSM_onehot_s[state][9]_i_5_3 [2]),
        .O(\FSM_onehot_s[state][9]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_onehot_s[state][9]_i_24 
       (.I0(\FSM_onehot_s[state][9]_i_5_0 [3]),
        .I1(\FSM_onehot_s[state][9]_i_5_1 [3]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\FSM_onehot_s[state][9]_i_5_2 [3]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\FSM_onehot_s[state][9]_i_5_3 [3]),
        .O(\FSM_onehot_s[state][9]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_onehot_s[state][9]_i_25 
       (.I0(\FSM_onehot_s[state][9]_i_5_0 [4]),
        .I1(\FSM_onehot_s[state][9]_i_5_1 [4]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\FSM_onehot_s[state][9]_i_5_2 [4]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\FSM_onehot_s[state][9]_i_5_3 [4]),
        .O(\FSM_onehot_s[state][9]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \FSM_onehot_s[state][9]_i_3 
       (.I0(\FSM_onehot_s[state][9]_i_7_n_0 ),
        .I1(Q[1]),
        .I2(\FSM_onehot_s[state][9]_i_8_n_0 ),
        .I3(Q[0]),
        .I4(\FSM_onehot_s[state][9]_i_9_n_0 ),
        .O(\FSM_onehot_s[state][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_onehot_s[state][9]_i_4 
       (.I0(\FSM_onehot_s[state][9]_i_2_0 [8]),
        .I1(\FSM_onehot_s[state][9]_i_10_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\FSM_onehot_s[state][9]_i_2_1 [8]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\FSM_onehot_s[state][9]_i_2_2 [8]),
        .O(\FSM_onehot_s[state][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_onehot_s[state][9]_i_5 
       (.I0(\FSM_onehot_s[state][9]_i_2_0 [9]),
        .I1(\FSM_onehot_s[state][9]_i_11_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\FSM_onehot_s[state][9]_i_2_1 [9]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\FSM_onehot_s[state][9]_i_2_2 [9]),
        .O(\FSM_onehot_s[state][9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_onehot_s[state][9]_i_6 
       (.I0(\FSM_onehot_s[state][9]_i_12_n_0 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\FSM_onehot_s[state][9]_i_13_n_0 ),
        .I4(Q[7]),
        .I5(\FSM_onehot_s[state][9]_i_14_n_0 ),
        .O(\FSM_onehot_s[state][9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \FSM_onehot_s[state][9]_i_7 
       (.I0(\FSM_onehot_s[state][9]_i_15_n_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\FSM_onehot_s[state][9]_i_16_n_0 ),
        .I4(Q[4]),
        .I5(\FSM_onehot_s[state][9]_i_17_n_0 ),
        .O(\FSM_onehot_s[state][9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_onehot_s[state][9]_i_8 
       (.I0(\FSM_onehot_s[state][9]_i_2_0 [1]),
        .I1(\FSM_onehot_s[state][9]_i_18_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\FSM_onehot_s[state][9]_i_2_1 [1]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\FSM_onehot_s[state][9]_i_2_2 [1]),
        .O(\FSM_onehot_s[state][9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \FSM_onehot_s[state][9]_i_9 
       (.I0(\FSM_onehot_s[state][9]_i_2_0 [0]),
        .I1(\FSM_onehot_s[state][9]_i_19_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\FSM_onehot_s[state][9]_i_2_1 [0]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\FSM_onehot_s[state][9]_i_2_2 [0]),
        .O(\FSM_onehot_s[state][9]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "osm_pre_67:000000010000,osm_pre_45:000000001000,osm_pre_23:000000000100,osm_gap:100000000000,osm_crc2:010000000000,osm_pre_01:000000000010,osm_idle:000000000001,osm_data_bcast_4:000010000000,osm_crc1:001000000000,osm_data_bcast_2:000001000000,osm_data:000100000000,osm_data_bcast_0:000000100000" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_s_reg[state][0] 
       (.C(clk_in),
        .CE(E),
        .D(\FSM_onehot_s[state][0]_i_1_n_0 ),
        .Q(\FSM_onehot_s_reg[state_n_0_][0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "osm_pre_67:000000010000,osm_pre_45:000000001000,osm_pre_23:000000000100,osm_gap:100000000000,osm_crc2:010000000000,osm_pre_01:000000000010,osm_idle:000000000001,osm_data_bcast_4:000010000000,osm_crc1:001000000000,osm_data_bcast_2:000001000000,osm_data:000100000000,osm_data_bcast_0:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][10] 
       (.C(clk_in),
        .CE(E),
        .D(\a[clear_data] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][10] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "osm_pre_67:000000010000,osm_pre_45:000000001000,osm_pre_23:000000000100,osm_gap:100000000000,osm_crc2:010000000000,osm_pre_01:000000000010,osm_idle:000000000001,osm_data_bcast_4:000010000000,osm_crc1:001000000000,osm_data_bcast_2:000001000000,osm_data:000100000000,osm_data_bcast_0:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][11] 
       (.C(clk_in),
        .CE(E),
        .D(\FSM_onehot_s[state][11]_i_1_n_0 ),
        .Q(\FSM_onehot_s_reg[state_n_0_][11] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "osm_pre_67:000000010000,osm_pre_45:000000001000,osm_pre_23:000000000100,osm_gap:100000000000,osm_crc2:010000000000,osm_pre_01:000000000010,osm_idle:000000000001,osm_data_bcast_4:000010000000,osm_crc1:001000000000,osm_data_bcast_2:000001000000,osm_data:000100000000,osm_data_bcast_0:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][1] 
       (.C(clk_in),
        .CE(E),
        .D(\FSM_onehot_s[state][1]_i_1_n_0 ),
        .Q(\FSM_onehot_s_reg[state_n_0_][1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "osm_pre_67:000000010000,osm_pre_45:000000001000,osm_pre_23:000000000100,osm_gap:100000000000,osm_crc2:010000000000,osm_pre_01:000000000010,osm_idle:000000000001,osm_data_bcast_4:000010000000,osm_crc1:001000000000,osm_data_bcast_2:000001000000,osm_data:000100000000,osm_data_bcast_0:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][2] 
       (.C(clk_in),
        .CE(E),
        .D(\FSM_onehot_s_reg[state_n_0_][1] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "osm_pre_67:000000010000,osm_pre_45:000000001000,osm_pre_23:000000000100,osm_gap:100000000000,osm_crc2:010000000000,osm_pre_01:000000000010,osm_idle:000000000001,osm_data_bcast_4:000010000000,osm_crc1:001000000000,osm_data_bcast_2:000001000000,osm_data:000100000000,osm_data_bcast_0:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][3] 
       (.C(clk_in),
        .CE(E),
        .D(\FSM_onehot_s_reg[state_n_0_][2] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "osm_pre_67:000000010000,osm_pre_45:000000001000,osm_pre_23:000000000100,osm_gap:100000000000,osm_crc2:010000000000,osm_pre_01:000000000010,osm_idle:000000000001,osm_data_bcast_4:000010000000,osm_crc1:001000000000,osm_data_bcast_2:000001000000,osm_data:000100000000,osm_data_bcast_0:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][4] 
       (.C(clk_in),
        .CE(E),
        .D(\FSM_onehot_s_reg[state_n_0_][3] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][4] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "osm_pre_67:000000010000,osm_pre_45:000000001000,osm_pre_23:000000000100,osm_gap:100000000000,osm_crc2:010000000000,osm_pre_01:000000000010,osm_idle:000000000001,osm_data_bcast_4:000010000000,osm_crc1:001000000000,osm_data_bcast_2:000001000000,osm_data:000100000000,osm_data_bcast_0:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][8] 
       (.C(clk_in),
        .CE(E),
        .D(\FSM_onehot_s[state][8]_i_1_n_0 ),
        .Q(\FSM_onehot_s_reg[state_n_0_][8] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "osm_pre_67:000000010000,osm_pre_45:000000001000,osm_pre_23:000000000100,osm_gap:100000000000,osm_crc2:010000000000,osm_pre_01:000000000010,osm_idle:000000000001,osm_data_bcast_4:000010000000,osm_crc1:001000000000,osm_data_bcast_2:000001000000,osm_data:000100000000,osm_data_bcast_0:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][9] 
       (.C(clk_in),
        .CE(E),
        .D(\FSM_onehot_s[state][9]_i_1_n_0 ),
        .Q(\a[clear_data] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_words[0]_i_1 
       (.I0(count_words[0]),
        .I1(\s_reg[payload_n_0_] ),
        .O(\count_words[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_words[1]_i_1 
       (.I0(count_words[0]),
        .I1(\s_reg[payload_n_0_] ),
        .I2(count_words[1]),
        .O(\count_words[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_words[2]_i_1 
       (.I0(\s_reg[payload_n_0_] ),
        .I1(count_words[0]),
        .I2(count_words[1]),
        .I3(count_words[2]),
        .O(\count_words[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_words[3]_i_1 
       (.I0(count_words[1]),
        .I1(count_words[0]),
        .I2(\s_reg[payload_n_0_] ),
        .I3(count_words[2]),
        .I4(count_words[3]),
        .O(\count_words[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_words[4]_i_1 
       (.I0(count_words[2]),
        .I1(\s_reg[payload_n_0_] ),
        .I2(count_words[0]),
        .I3(count_words[1]),
        .I4(count_words[3]),
        .I5(count_words[4]),
        .O(\count_words[4]_i_1_n_0 ));
  FDRE \count_words_reg[0] 
       (.C(clk_in),
        .CE(E),
        .D(\count_words[0]_i_1_n_0 ),
        .Q(count_words[0]),
        .R(1'b0));
  FDRE \count_words_reg[1] 
       (.C(clk_in),
        .CE(E),
        .D(\count_words[1]_i_1_n_0 ),
        .Q(count_words[1]),
        .R(1'b0));
  FDRE \count_words_reg[2] 
       (.C(clk_in),
        .CE(E),
        .D(\count_words[2]_i_1_n_0 ),
        .Q(count_words[2]),
        .R(1'b0));
  FDRE \count_words_reg[3] 
       (.C(clk_in),
        .CE(E),
        .D(\count_words[3]_i_1_n_0 ),
        .Q(count_words[3]),
        .R(1'b0));
  FDRE \count_words_reg[4] 
       (.C(clk_in),
        .CE(E),
        .D(\count_words[4]_i_1_n_0 ),
        .Q(count_words[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc32[0]_i_1__0 
       (.I0(\crc32[31]_i_5_n_0 ),
        .I1(\crc32[29]_i_4__0_n_0 ),
        .I2(\crc32[28]_i_3__0_n_0 ),
        .I3(\crc32[26]_i_2__0_n_0 ),
        .O(crc32_next[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc32[10]_i_1__0 
       (.I0(\crc32[31]_i_4__0_n_0 ),
        .I1(\crc32[29]_i_2__0_n_0 ),
        .I2(\crc32[24]_i_2__0_n_0 ),
        .I3(\crc32[23]_i_3_n_0 ),
        .I4(\crc32[29]_i_5_n_0 ),
        .O(crc32_next[10]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc32[11]_i_1__0 
       (.I0(\crc32[27]_i_2__0_n_0 ),
        .I1(\crc32[31]_i_5_n_0 ),
        .I2(\crc32[16]_i_2__0_n_0 ),
        .I3(\crc32[30]_i_4__0_n_0 ),
        .I4(\crc32[25]_i_2__0_n_0 ),
        .O(crc32_next[11]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[12]_i_1__0 
       (.I0(\crc32[31]_i_4__0_n_0 ),
        .I1(\crc32[28]_i_2__0_n_0 ),
        .I2(\crc32[23]_i_2__0_n_0 ),
        .I3(\crc32[29]_i_5_n_0 ),
        .I4(\crc32[31]_i_7_n_0 ),
        .I5(\crc32[16]_i_2__0_n_0 ),
        .O(crc32_next[12]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[13]_i_1__0 
       (.I0(\crc32[29]_i_2__0_n_0 ),
        .I1(\crc32[29]_i_3__0_n_0 ),
        .I2(\crc32[24]_i_2__0_n_0 ),
        .I3(\crc32[30]_i_5_n_0 ),
        .I4(\crc32[23]_i_2__0_n_0 ),
        .I5(\crc32[16]_i_3__0_n_0 ),
        .O(crc32_next[13]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[14]_i_1__0 
       (.I0(\crc32[30]_i_3__0_n_0 ),
        .I1(\crc32[25]_i_2__0_n_0 ),
        .I2(\crc32[30]_i_2__0_n_0 ),
        .I3(\crc32[29]_i_4__0_n_0 ),
        .I4(\crc32[31]_i_3__0_n_0 ),
        .I5(\crc32[24]_i_2__0_n_0 ),
        .O(crc32_next[14]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc32[15]_i_1__0 
       (.I0(\crc32[30]_i_3__0_n_0 ),
        .I1(\crc32[25]_i_2__0_n_0 ),
        .I2(\crc32[31]_i_5_n_0 ),
        .I3(\crc32[31]_i_4__0_n_0 ),
        .I4(\crc32[20]_i_2__0_n_0 ),
        .O(crc32_next[15]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc32[16]_i_1__0 
       (.I0(\crc32_reg_n_0_[0] ),
        .I1(\crc32[31]_i_6_n_0 ),
        .I2(\crc32[16]_i_2__0_n_0 ),
        .I3(\crc32[16]_i_3__0_n_0 ),
        .O(crc32_next[16]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc32[16]_i_2__0 
       (.I0(\crc32[20]_i_2__0_n_0 ),
        .I1(\crc32[23]_i_3_n_0 ),
        .O(\crc32[16]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hA956)) 
    \crc32[16]_i_3__0 
       (.I0(\crc32_reg_n_0_[29] ),
        .I1(\crc32[31]_i_8_n_0 ),
        .I2(\s[wdata][10]_i_1_n_0 ),
        .I3(\crc32[31]_i_4__0_n_0 ),
        .O(\crc32[16]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc32[17]_i_1__0 
       (.I0(\crc32[23]_i_2__0_n_0 ),
        .I1(\crc32[29]_i_5_n_0 ),
        .I2(\crc32_reg_n_0_[1] ),
        .I3(\crc32[31]_i_4__0_n_0 ),
        .I4(\crc32[30]_i_4__0_n_0 ),
        .O(crc32_next[17]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[18]_i_1__0 
       (.I0(\crc32[24]_i_2__0_n_0 ),
        .I1(\crc32[30]_i_5_n_0 ),
        .I2(\crc32[29]_i_3__0_n_0 ),
        .I3(\crc32_reg_n_0_[2] ),
        .I4(\crc32[29]_i_4__0_n_0 ),
        .I5(\crc32[31]_i_7_n_0 ),
        .O(crc32_next[18]));
  LUT4 #(
    .INIT(16'h6996)) 
    \crc32[19]_i_1__0 
       (.I0(\crc32[30]_i_3__0_n_0 ),
        .I1(\crc32[25]_i_2__0_n_0 ),
        .I2(\crc32_reg_n_0_[3] ),
        .I3(\crc32[31]_i_3__0_n_0 ),
        .O(crc32_next[19]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[1]_i_1__0 
       (.I0(\crc32[23]_i_2__0_n_0 ),
        .I1(\crc32[29]_i_5_n_0 ),
        .I2(\crc32[23]_i_3_n_0 ),
        .I3(\crc32[29]_i_3__0_n_0 ),
        .I4(\crc32[28]_i_3__0_n_0 ),
        .I5(\crc32[31]_i_3__0_n_0 ),
        .O(crc32_next[1]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc32[20]_i_1__0 
       (.I0(\crc32_reg_n_0_[4] ),
        .I1(\crc32[31]_i_5_n_0 ),
        .I2(\crc32[31]_i_6_n_0 ),
        .I3(\crc32[20]_i_2__0_n_0 ),
        .O(crc32_next[20]));
  LUT2 #(
    .INIT(4'h6)) 
    \crc32[20]_i_2__0 
       (.I0(\crc32[28]_i_3__0_n_0 ),
        .I1(\crc32[30]_i_2__0_n_0 ),
        .O(\crc32[20]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc32[21]_i_1__0 
       (.I0(\crc32_reg_n_0_[5] ),
        .I1(\crc32[31]_i_4__0_n_0 ),
        .I2(\crc32[30]_i_5_n_0 ),
        .I3(\crc32[29]_i_5_n_0 ),
        .O(crc32_next[21]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[22]_i_1__0 
       (.I0(\crc32[28]_i_3__0_n_0 ),
        .I1(\crc32[31]_i_3__0_n_0 ),
        .I2(\crc32[31]_i_5_n_0 ),
        .I3(\crc32_reg_n_0_[6] ),
        .I4(\crc32[30]_i_4__0_n_0 ),
        .I5(\crc32[23]_i_3_n_0 ),
        .O(crc32_next[22]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc32[23]_i_1__0 
       (.I0(\crc32[23]_i_2__0_n_0 ),
        .I1(\crc32[29]_i_5_n_0 ),
        .I2(\crc32[23]_i_3_n_0 ),
        .I3(\crc32_reg_n_0_[7] ),
        .I4(\crc32[31]_i_7_n_0 ),
        .O(crc32_next[23]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc32[23]_i_2__0 
       (.I0(\crc32[27]_i_2__0_n_0 ),
        .I1(\crc32[29]_i_4__0_n_0 ),
        .O(\crc32[23]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \crc32[23]_i_3 
       (.I0(\crc32_reg_n_0_[16] ),
        .I1(\s[wdata][7]_i_2_n_0 ),
        .I2(\FSM_onehot_s_reg[state_n_0_][4] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I4(\FSM_onehot_s_reg[state_n_0_][0] ),
        .O(\crc32[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc32[24]_i_1__0 
       (.I0(\crc32[24]_i_2__0_n_0 ),
        .I1(\crc32[30]_i_5_n_0 ),
        .I2(\crc32_reg_n_0_[8] ),
        .I3(\crc32[29]_i_3__0_n_0 ),
        .I4(\crc32[27]_i_2__0_n_0 ),
        .O(crc32_next[24]));
  LUT2 #(
    .INIT(4'h6)) 
    \crc32[24]_i_2__0 
       (.I0(\crc32[30]_i_4__0_n_0 ),
        .I1(\crc32[28]_i_2__0_n_0 ),
        .O(\crc32[24]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc32[25]_i_1__0 
       (.I0(\crc32[31]_i_3__0_n_0 ),
        .I1(\crc32[31]_i_6_n_0 ),
        .I2(\crc32_reg_n_0_[9] ),
        .I3(\crc32[28]_i_2__0_n_0 ),
        .I4(\crc32[25]_i_2__0_n_0 ),
        .O(crc32_next[25]));
  LUT2 #(
    .INIT(4'h6)) 
    \crc32[25]_i_2__0 
       (.I0(\crc32[31]_i_7_n_0 ),
        .I1(\crc32[29]_i_2__0_n_0 ),
        .O(\crc32[25]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc32[26]_i_1__0 
       (.I0(\crc32[29]_i_4__0_n_0 ),
        .I1(\crc32_reg_n_0_[10] ),
        .I2(\crc32[26]_i_2__0_n_0 ),
        .I3(\crc32[29]_i_2__0_n_0 ),
        .I4(\crc32[30]_i_2__0_n_0 ),
        .O(crc32_next[26]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc32[26]_i_2__0 
       (.I0(\crc32[30]_i_5_n_0 ),
        .I1(\crc32[23]_i_3_n_0 ),
        .O(\crc32[26]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[27]_i_1__0 
       (.I0(\crc32[31]_i_3__0_n_0 ),
        .I1(\crc32[31]_i_4__0_n_0 ),
        .I2(\crc32[29]_i_3__0_n_0 ),
        .I3(\crc32_reg_n_0_[11] ),
        .I4(\crc32[30]_i_2__0_n_0 ),
        .I5(\crc32[27]_i_2__0_n_0 ),
        .O(crc32_next[27]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \crc32[27]_i_2__0 
       (.I0(\s[wdata][6]_i_2_n_0 ),
        .I1(\FSM_onehot_s_reg[state_n_0_][4] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][1] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][3] ),
        .I4(\FSM_onehot_s_reg[state_n_0_][2] ),
        .I5(\crc32_reg_n_0_[17] ),
        .O(\crc32[27]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[28]_i_1__0 
       (.I0(\crc32[31]_i_4__0_n_0 ),
        .I1(\crc32[28]_i_2__0_n_0 ),
        .I2(\crc32[31]_i_6_n_0 ),
        .I3(\crc32_reg_n_0_[12] ),
        .I4(\crc32[29]_i_4__0_n_0 ),
        .I5(\crc32[28]_i_3__0_n_0 ),
        .O(crc32_next[28]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'h1515FFEA)) 
    \crc32[28]_i_2__0 
       (.I0(\s[wdata][5]_i_2_n_0 ),
        .I1(\s_reg[get_data] [5]),
        .I2(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I3(\a[clear_data] ),
        .I4(\crc32_reg_n_0_[18] ),
        .O(\crc32[28]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'h1515FFEA)) 
    \crc32[28]_i_3__0 
       (.I0(\s[wdata][11]_i_2_n_0 ),
        .I1(\s_reg[get_data] [11]),
        .I2(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I3(\a[clear_data] ),
        .I4(\crc32_reg_n_0_[28] ),
        .O(\crc32[28]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc32[29]_i_1__0 
       (.I0(\crc32[29]_i_2__0_n_0 ),
        .I1(\crc32[29]_i_3__0_n_0 ),
        .I2(\crc32_reg_n_0_[13] ),
        .I3(\crc32[29]_i_4__0_n_0 ),
        .I4(\crc32[29]_i_5_n_0 ),
        .O(crc32_next[29]));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \crc32[29]_i_2__0 
       (.I0(\crc32_reg_n_0_[19] ),
        .I1(\s[wdata][4]_i_2_n_0 ),
        .I2(\FSM_onehot_s_reg[state_n_0_][4] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][1] ),
        .I4(\FSM_onehot_s_reg[state_n_0_][3] ),
        .I5(\FSM_onehot_s_reg[state_n_0_][2] ),
        .O(\crc32[29]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h1011FFFF1011EFEE)) 
    \crc32[29]_i_3__0 
       (.I0(\s[wdata][0]_i_2_n_0 ),
        .I1(\s[wdata][0]_i_3_n_0 ),
        .I2(slv[15]),
        .I3(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I4(\crc32_reg_n_0_[23] ),
        .I5(\a[clear_data] ),
        .O(\crc32[29]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h77770077F8F8FFF8)) 
    \crc32[29]_i_4__0 
       (.I0(\s_reg[get_data] [1]),
        .I1(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I2(\a[clear_data] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I4(slv[14]),
        .I5(\crc32_reg_n_0_[22] ),
        .O(\crc32[29]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hA956)) 
    \crc32[29]_i_5 
       (.I0(\crc32_reg_n_0_[29] ),
        .I1(\crc32[31]_i_8_n_0 ),
        .I2(\s[wdata][10]_i_1_n_0 ),
        .I3(\crc32[31]_i_5_n_0 ),
        .O(\crc32[29]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc32[2]_i_1__0 
       (.I0(\crc32[23]_i_2__0_n_0 ),
        .I1(\crc32[29]_i_5_n_0 ),
        .I2(\crc32[23]_i_3_n_0 ),
        .I3(\crc32[30]_i_3__0_n_0 ),
        .I4(\crc32[24]_i_2__0_n_0 ),
        .O(crc32_next[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc32[30]_i_1__0 
       (.I0(\crc32[30]_i_2__0_n_0 ),
        .I1(\crc32_reg_n_0_[14] ),
        .I2(\crc32[30]_i_3__0_n_0 ),
        .I3(\crc32[30]_i_4__0_n_0 ),
        .I4(\crc32[30]_i_5_n_0 ),
        .O(crc32_next[30]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h1515FFEA)) 
    \crc32[30]_i_2__0 
       (.I0(\s[wdata][3]_i_2_n_0 ),
        .I1(\s_reg[get_data] [3]),
        .I2(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I3(\a[clear_data] ),
        .I4(\crc32_reg_n_0_[20] ),
        .O(\crc32[30]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc32[30]_i_3__0 
       (.I0(\crc32[31]_i_6_n_0 ),
        .I1(\crc32[29]_i_3__0_n_0 ),
        .O(\crc32[30]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h1515FFEA)) 
    \crc32[30]_i_4__0 
       (.I0(\s[wdata][9]_i_2_n_0 ),
        .I1(\s_reg[get_data] [9]),
        .I2(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I3(\a[clear_data] ),
        .I4(\crc32_reg_n_0_[30] ),
        .O(\crc32[30]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F787F780F0F7F78)) 
    \crc32[30]_i_5 
       (.I0(\s_reg[get_data] [13]),
        .I1(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I2(\crc32_reg_n_0_[26] ),
        .I3(\a[clear_data] ),
        .I4(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I5(slv[2]),
        .O(\crc32[30]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \crc32[31]_i_1__0 
       (.I0(E),
        .I1(\a[clear_data] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][8] ),
        .O(crc32));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[31]_i_2__0 
       (.I0(\crc32[31]_i_3__0_n_0 ),
        .I1(\crc32[31]_i_4__0_n_0 ),
        .I2(\crc32[31]_i_5_n_0 ),
        .I3(\crc32_reg_n_0_[15] ),
        .I4(\crc32[31]_i_6_n_0 ),
        .I5(\crc32[31]_i_7_n_0 ),
        .O(crc32_next[31]));
  LUT3 #(
    .INIT(8'h56)) 
    \crc32[31]_i_3__0 
       (.I0(\crc32_reg_n_0_[27] ),
        .I1(\s[wdata][12]_i_1_n_0 ),
        .I2(\crc32[31]_i_8_n_0 ),
        .O(\crc32[31]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \crc32[31]_i_4__0 
       (.I0(\crc32_reg_n_0_[21] ),
        .I1(\s[wdata][2]_i_1_n_0 ),
        .I2(\crc32[31]_i_8_n_0 ),
        .O(\crc32[31]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \crc32[31]_i_5 
       (.I0(\s[wdata][14]_i_2_n_0 ),
        .I1(\crc32[31]_i_8_n_0 ),
        .I2(\crc32_reg_n_0_[25] ),
        .O(\crc32[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'h00BBFFF4)) 
    \crc32[31]_i_6 
       (.I0(slv[0]),
        .I1(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I2(\a[clear_data] ),
        .I3(\crc32[31]_i_9_n_0 ),
        .I4(\crc32_reg_n_0_[24] ),
        .O(\crc32[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \crc32[31]_i_7 
       (.I0(\crc32_reg_n_0_[31] ),
        .I1(\s[wdata][8]_i_2_n_0 ),
        .I2(\FSM_onehot_s_reg[state_n_0_][4] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][1] ),
        .I4(\FSM_onehot_s_reg[state_n_0_][3] ),
        .I5(\FSM_onehot_s_reg[state_n_0_][2] ),
        .O(\crc32[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \crc32[31]_i_8 
       (.I0(\FSM_onehot_s_reg[state_n_0_][2] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][3] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][1] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][4] ),
        .I4(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I5(\FSM_onehot_s_reg[state_n_0_][0] ),
        .O(\crc32[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \crc32[31]_i_9 
       (.I0(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I2(\s_reg[get_data] [15]),
        .I3(\FSM_onehot_s_reg[state_n_0_][8] ),
        .O(\crc32[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[3]_i_1__0 
       (.I0(\crc32[24]_i_2__0_n_0 ),
        .I1(\crc32[30]_i_5_n_0 ),
        .I2(\crc32[30]_i_3__0_n_0 ),
        .I3(\crc32[25]_i_2__0_n_0 ),
        .I4(\crc32[31]_i_5_n_0 ),
        .I5(\crc32[27]_i_2__0_n_0 ),
        .O(crc32_next[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[4]_i_1__0 
       (.I0(\crc32[31]_i_3__0_n_0 ),
        .I1(\crc32[31]_i_6_n_0 ),
        .I2(\crc32[28]_i_2__0_n_0 ),
        .I3(\crc32[29]_i_4__0_n_0 ),
        .I4(\crc32[25]_i_2__0_n_0 ),
        .I5(\crc32[16]_i_2__0_n_0 ),
        .O(crc32_next[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[5]_i_1__0 
       (.I0(\crc32[29]_i_2__0_n_0 ),
        .I1(\crc32[29]_i_3__0_n_0 ),
        .I2(\crc32[23]_i_2__0_n_0 ),
        .I3(\crc32[30]_i_2__0_n_0 ),
        .I4(\crc32[26]_i_2__0_n_0 ),
        .I5(\crc32[16]_i_3__0_n_0 ),
        .O(crc32_next[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[6]_i_1__0 
       (.I0(\crc32[31]_i_3__0_n_0 ),
        .I1(\crc32[31]_i_4__0_n_0 ),
        .I2(\crc32[24]_i_2__0_n_0 ),
        .I3(\crc32[30]_i_2__0_n_0 ),
        .I4(\crc32[23]_i_2__0_n_0 ),
        .I5(\crc32[30]_i_3__0_n_0 ),
        .O(crc32_next[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc32[7]_i_1__0 
       (.I0(\crc32[31]_i_4__0_n_0 ),
        .I1(\crc32[28]_i_2__0_n_0 ),
        .I2(\crc32[30]_i_3__0_n_0 ),
        .I3(\crc32[25]_i_2__0_n_0 ),
        .I4(\crc32[26]_i_2__0_n_0 ),
        .O(crc32_next[7]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[8]_i_1__0 
       (.I0(\crc32[31]_i_3__0_n_0 ),
        .I1(\crc32[31]_i_6_n_0 ),
        .I2(\crc32[27]_i_2__0_n_0 ),
        .I3(\crc32[29]_i_2__0_n_0 ),
        .I4(\crc32[20]_i_2__0_n_0 ),
        .I5(\crc32[26]_i_2__0_n_0 ),
        .O(crc32_next[8]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc32[9]_i_1__0 
       (.I0(\crc32[31]_i_3__0_n_0 ),
        .I1(\crc32[31]_i_4__0_n_0 ),
        .I2(\crc32[27]_i_2__0_n_0 ),
        .I3(\crc32[28]_i_2__0_n_0 ),
        .I4(\crc32[29]_i_5_n_0 ),
        .I5(\crc32[20]_i_2__0_n_0 ),
        .O(crc32_next[9]));
  FDRE \crc32_prev_reg[0] 
       (.C(clk_in),
        .CE(E),
        .D(\crc32_reg_n_0_[0] ),
        .Q(slv[8]),
        .R(1'b0));
  FDRE \crc32_prev_reg[10] 
       (.C(clk_in),
        .CE(E),
        .D(\crc32_reg_n_0_[10] ),
        .Q(slv[2]),
        .R(1'b0));
  FDRE \crc32_prev_reg[11] 
       (.C(clk_in),
        .CE(E),
        .D(\crc32_reg_n_0_[11] ),
        .Q(slv[3]),
        .R(1'b0));
  FDRE \crc32_prev_reg[12] 
       (.C(clk_in),
        .CE(E),
        .D(\crc32_reg_n_0_[12] ),
        .Q(slv[4]),
        .R(1'b0));
  FDRE \crc32_prev_reg[13] 
       (.C(clk_in),
        .CE(E),
        .D(\crc32_reg_n_0_[13] ),
        .Q(slv[5]),
        .R(1'b0));
  FDRE \crc32_prev_reg[14] 
       (.C(clk_in),
        .CE(E),
        .D(\crc32_reg_n_0_[14] ),
        .Q(slv[6]),
        .R(1'b0));
  FDRE \crc32_prev_reg[15] 
       (.C(clk_in),
        .CE(E),
        .D(\crc32_reg_n_0_[15] ),
        .Q(slv[7]),
        .R(1'b0));
  FDRE \crc32_prev_reg[1] 
       (.C(clk_in),
        .CE(E),
        .D(\crc32_reg_n_0_[1] ),
        .Q(slv[9]),
        .R(1'b0));
  FDRE \crc32_prev_reg[2] 
       (.C(clk_in),
        .CE(E),
        .D(\crc32_reg_n_0_[2] ),
        .Q(slv[10]),
        .R(1'b0));
  FDRE \crc32_prev_reg[3] 
       (.C(clk_in),
        .CE(E),
        .D(\crc32_reg_n_0_[3] ),
        .Q(slv[11]),
        .R(1'b0));
  FDRE \crc32_prev_reg[4] 
       (.C(clk_in),
        .CE(E),
        .D(\crc32_reg_n_0_[4] ),
        .Q(slv[12]),
        .R(1'b0));
  FDRE \crc32_prev_reg[5] 
       (.C(clk_in),
        .CE(E),
        .D(\crc32_reg_n_0_[5] ),
        .Q(slv[13]),
        .R(1'b0));
  FDRE \crc32_prev_reg[6] 
       (.C(clk_in),
        .CE(E),
        .D(\crc32_reg_n_0_[6] ),
        .Q(slv[14]),
        .R(1'b0));
  FDRE \crc32_prev_reg[7] 
       (.C(clk_in),
        .CE(E),
        .D(\crc32_reg_n_0_[7] ),
        .Q(slv[15]),
        .R(1'b0));
  FDRE \crc32_prev_reg[8] 
       (.C(clk_in),
        .CE(E),
        .D(\crc32_reg_n_0_[8] ),
        .Q(slv[0]),
        .R(1'b0));
  FDRE \crc32_prev_reg[9] 
       (.C(clk_in),
        .CE(E),
        .D(\crc32_reg_n_0_[9] ),
        .Q(slv[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[0] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[0]),
        .Q(\crc32_reg_n_0_[0] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[10] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[10]),
        .Q(\crc32_reg_n_0_[10] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[11] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[11]),
        .Q(\crc32_reg_n_0_[11] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[12] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[12]),
        .Q(\crc32_reg_n_0_[12] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[13] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[13]),
        .Q(\crc32_reg_n_0_[13] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[14] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[14]),
        .Q(\crc32_reg_n_0_[14] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[15] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[15]),
        .Q(\crc32_reg_n_0_[15] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[16] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[16]),
        .Q(\crc32_reg_n_0_[16] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[17] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[17]),
        .Q(\crc32_reg_n_0_[17] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[18] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[18]),
        .Q(\crc32_reg_n_0_[18] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[19] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[19]),
        .Q(\crc32_reg_n_0_[19] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[1] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[1]),
        .Q(\crc32_reg_n_0_[1] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[20] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[20]),
        .Q(\crc32_reg_n_0_[20] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[21] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[21]),
        .Q(\crc32_reg_n_0_[21] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[22] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[22]),
        .Q(\crc32_reg_n_0_[22] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[23] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[23]),
        .Q(\crc32_reg_n_0_[23] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[24] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[24]),
        .Q(\crc32_reg_n_0_[24] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[25] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[25]),
        .Q(\crc32_reg_n_0_[25] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[26] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[26]),
        .Q(\crc32_reg_n_0_[26] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[27] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[27]),
        .Q(\crc32_reg_n_0_[27] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[28] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[28]),
        .Q(\crc32_reg_n_0_[28] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[29] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[29]),
        .Q(\crc32_reg_n_0_[29] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[2] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[2]),
        .Q(\crc32_reg_n_0_[2] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[30] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[30]),
        .Q(\crc32_reg_n_0_[30] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[31] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[31]),
        .Q(\crc32_reg_n_0_[31] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[3] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[3]),
        .Q(\crc32_reg_n_0_[3] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[4] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[4]),
        .Q(\crc32_reg_n_0_[4] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[5] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[5]),
        .Q(\crc32_reg_n_0_[5] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[6] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[6]),
        .Q(\crc32_reg_n_0_[6] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[7] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[7]),
        .Q(\crc32_reg_n_0_[7] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[8] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[8]),
        .Q(\crc32_reg_n_0_[8] ),
        .S(crc32));
  FDSE #(
    .INIT(1'b0)) 
    \crc32_reg[9] 
       (.C(clk_in),
        .CE(E),
        .D(crc32_next[9]),
        .Q(\crc32_reg_n_0_[9] ),
        .S(crc32));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \info_counts[tcp]_i_1 
       (.I0(p_1_in),
        .I1(\FSM_onehot_s_reg[state][0]_0 ),
        .O(\info_counts_reg[tcp]0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \info_counts[udp][0]_i_1 
       (.I0(\a[clear_data] ),
        .I1(E),
        .I2(\s_stat_reg[hasdata] ),
        .O(\info_counts[udp][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFF0000DFFFDFFF)) 
    \info_counts[udp][0]_i_2 
       (.I0(\s_reg[wr_idx][1]_1 ),
        .I1(\s_reg[wr_idx][1]_0 ),
        .I2(\ram_cons_array_reg[3][clear_hasdata]_0 ),
        .I3(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I4(\s[wr_onehot][0]_i_2_n_0 ),
        .I5(\s_reg[wr_onehot_n_0_][3] ),
        .O(\s_stat_reg[hasdata] ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \info_counts[udp][1]_i_1 
       (.I0(\a[clear_data] ),
        .I1(\dp_ram_udp_regres_port_b_o_tmp[1][rd] ),
        .O(\info_counts[udp][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \info_counts[words_div_32]_i_1 
       (.I0(count_words[4]),
        .I1(count_words[2]),
        .I2(\s_reg[payload_n_0_] ),
        .I3(count_words[0]),
        .I4(count_words[1]),
        .I5(count_words[3]),
        .O(p_1_in__0));
  FDRE \info_counts_reg[arp_icmp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\info_counts_reg[arp_icmp]_0 ),
        .R(\ram_cons_array[1][clear_hasdata]_i_1_n_0 ));
  FDRE \info_counts_reg[drop_ntp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[drop_ntp]_1 ),
        .Q(\info_counts_reg[drop_ntp]_0 ),
        .R(1'b0));
  FDRE \info_counts_reg[packets] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[clear_data] ),
        .Q(\info_counts_reg[packets]_0 ),
        .R(\info_counts_reg[packets]_1 ));
  FDRE \info_counts_reg[tcp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[tcp]0 ),
        .Q(\info_counts_reg[tcp]_0 ),
        .R(\ram_cons_array[1][clear_hasdata]_i_1_n_0 ));
  FDRE \info_counts_reg[udp][0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts[udp][0]_i_1_n_0 ),
        .Q(\out_info[udp] [1]),
        .R(1'b0));
  FDRE \info_counts_reg[udp][1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts[udp][1]_i_1_n_0 ),
        .Q(\out_info[udp] [0]),
        .R(1'b0));
  FDRE \info_counts_reg[words_div_32] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_1_in__0),
        .Q(\info_counts_reg[words_div_32]_0 ),
        .R(\info_counts_reg[packets]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'hE0AAAAAA)) 
    next_tcp_prep_i_1
       (.I0(next_tcp_prep_reg_0),
        .I1(p_1_in),
        .I2(\FSM_onehot_s_reg[state][0]_0 ),
        .I3(E),
        .I4(\a[clear_data] ),
        .O(next_tcp_prep_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    next_tcp_prep_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(next_tcp_prep_i_1_n_0),
        .Q(next_tcp_prep_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \ram_cons_array[0][clear_hasdata]_i_1 
       (.I0(\FSM_onehot_s_reg[state][11]_0 ),
        .I1(E),
        .I2(\ram_arp_icmp[stat][hasdata] ),
        .I3(\ram_arp_icmp[stat][drop_dly] ),
        .I4(\ram_cons_array[0][clear_hasdata]_i_2_n_0 ),
        .I5(\a[clear_data] ),
        .O(\ram_cons_array[0][clear_hasdata]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h0DDDFFFF)) 
    \ram_cons_array[0][clear_hasdata]_i_2 
       (.I0(\s_reg[wr_onehot_n_0_][0] ),
        .I1(\s[wr_onehot][0]_i_2_n_0 ),
        .I2(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I3(\ram_arp_icmp[stat][hasdata] ),
        .I4(E),
        .O(\ram_cons_array[0][clear_hasdata]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ram_cons_array[1][clear_hasdata]_i_1 
       (.I0(\a[clear_data] ),
        .I1(E),
        .O(\ram_cons_array[1][clear_hasdata]_i_1_n_0 ));
  FDRE \ram_cons_array_reg[0][clear_hasdata] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\ram_cons_array[0][clear_hasdata]_i_1_n_0 ),
        .Q(\ram_arp_icmp[cons][clear_hasdata] ),
        .R(1'b0));
  FDRE \ram_cons_array_reg[1][clear_hasdata] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in47_in),
        .Q(\info_counts[pkt_gen] ),
        .R(\ram_cons_array[1][clear_hasdata]_i_1_n_0 ));
  FDRE \ram_cons_array_reg[2][clear_hasdata] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in46_in),
        .Q(\info_counts[udp_idp] ),
        .R(\ram_cons_array[1][clear_hasdata]_i_1_n_0 ));
  FDRE \ram_cons_array_reg[3][clear_hasdata] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in45_in),
        .Q(\ram_cons_array[3][clear_hasdata] ),
        .R(\ram_cons_array[1][clear_hasdata]_i_1_n_0 ));
  FDRE \ram_cons_array_reg[4][clear_hasdata] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in44_in),
        .Q(\ram_cons_array[4][clear_hasdata] ),
        .R(\ram_cons_array[1][clear_hasdata]_i_1_n_0 ));
  FDRE \ram_cons_array_reg[5][clear_hasdata] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_1_in),
        .Q(\ram_tcp_prep2[0][cons][clear_hasdata] ),
        .R(\ram_cons_array[1][clear_hasdata]_i_1_n_0 ));
  FDRE \ram_cons_array_reg[6][clear_hasdata] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[wr_onehot][6]_i_1_n_0 ),
        .Q(\ram_tcp_prep2[1][cons][clear_hasdata] ),
        .R(\ram_cons_array[1][clear_hasdata]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h80AA8080)) 
    ram_reg_bram_0_i_1
       (.I0(E),
        .I1(\ram_arp_icmp[stat][hasdata] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I3(\s[wr_onehot][0]_i_2_n_0 ),
        .I4(\s_reg[wr_onehot_n_0_][0] ),
        .O(\osm_dp_ram_array_porto[0][rd] ));
  LUT6 #(
    .INIT(64'h2222F22200000000)) 
    ram_reg_bram_0_i_1__9
       (.I0(\s_reg[wr_onehot_n_0_][1] ),
        .I1(\s[wr_onehot][0]_i_2_n_0 ),
        .I2(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I3(\ram_cons_array_reg[1][clear_hasdata]_0 ),
        .I4(\ram_arp_icmp[stat][hasdata] ),
        .I5(E),
        .O(\s_reg[wr_onehot][1]_0 ));
  LUT6 #(
    .INIT(64'hAA08080808080808)) 
    ram_reg_bram_0_i_2__0
       (.I0(E),
        .I1(\s_reg[wr_onehot_n_0_][4] ),
        .I2(\s[wr_onehot][0]_i_2_n_0 ),
        .I3(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I4(ram_reg_bram_0),
        .I5(\FSM_onehot_s_reg[state][1]_0 ),
        .O(\dp_ram_udp_regres_port_b_o_tmp[1][rd] ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_2__6
       (.I0(p_0_in46_in),
        .I1(E),
        .O(taken_prev_reg));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_2__7
       (.I0(p_1_in),
        .I1(E),
        .O(taken_prev_reg_0));
  LUT4 #(
    .INIT(16'hFF90)) 
    \rgb_led_info1[10]_i_1 
       (.I0(O),
        .I1(\rgb_led_info1_reg[5] ),
        .I2(D[3]),
        .I3(\info_counts[pkt_gen] ),
        .O(\cycle_count_reg[21]_0 ));
  LUT4 #(
    .INIT(16'hFF90)) 
    \rgb_led_info1[3]_i_1 
       (.I0(O),
        .I1(\rgb_led_info1_reg[5] ),
        .I2(D[0]),
        .I3(\info_counts_reg[arp_icmp]_0 ),
        .O(\cycle_count_reg[21]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF90)) 
    \rgb_led_info1[5]_i_1 
       (.I0(O),
        .I1(\rgb_led_info1_reg[5] ),
        .I2(D[1]),
        .I3(\out_info[udp] [0]),
        .I4(\out_info[udp] [1]),
        .I5(\info_counts[udp_idp] ),
        .O(\cycle_count_reg[21] ));
  LUT4 #(
    .INIT(16'hFF90)) 
    \rgb_led_info1[7]_i_1 
       (.I0(O),
        .I1(\rgb_led_info1_reg[5] ),
        .I2(D[2]),
        .I3(\info_counts_reg[tcp]_0 ),
        .O(\cycle_count_reg[21]_1 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \s[cnt][10]_i_1 
       (.I0(E),
        .I1(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][2] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][0] ),
        .O(\s[cnt] ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \s[cnt][10]_i_2 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(\s[cnt][10]_i_3_n_0 ),
        .I4(Q[6]),
        .O(plusOp[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s[cnt][10]_i_3 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\s[cnt][10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \s[cnt][1]_i_1 
       (.I0(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][2] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I3(Q[0]),
        .O(\s[cnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h00010100)) 
    \s[cnt][2]_i_1 
       (.I0(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][2] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\s[cnt][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001010001000100)) 
    \s[cnt][3]_i_1 
       (.I0(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][2] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\s[cnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \s[cnt][4]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp[4]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \s[cnt][5]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(plusOp[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \s[cnt][6]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp[6]));
  LUT5 #(
    .INIT(32'h00010100)) 
    \s[cnt][7]_i_1 
       (.I0(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][2] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I3(Q[6]),
        .I4(\s[cnt][10]_i_3_n_0 ),
        .O(\s[cnt][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001010001000100)) 
    \s[cnt][8]_i_1 
       (.I0(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][2] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I3(Q[7]),
        .I4(\s[cnt][10]_i_3_n_0 ),
        .I5(Q[6]),
        .O(\s[cnt][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \s[cnt][9]_i_1 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\s[cnt][10]_i_3_n_0 ),
        .I3(Q[7]),
        .O(plusOp[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][0]_i_1 
       (.I0(DOUTBDOUT[0]),
        .I1(\s[get_data][0]_i_2_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\s_reg[get_data][15]_0 [0]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\s_reg[get_data][15]_1 [0]),
        .O(\s[get_data][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][0]_i_2 
       (.I0(\s_reg[get_data][15]_2 [0]),
        .I1(\s_reg[get_data][15]_3 [0]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\s_reg[get_data][15]_4 [0]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\s_reg[get_data][15]_5 [0]),
        .O(\s[get_data][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][10]_i_1 
       (.I0(DOUTBDOUT[10]),
        .I1(\s[get_data][10]_i_2_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\s_reg[get_data][15]_0 [10]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\s_reg[get_data][15]_1 [10]),
        .O(\s[get_data][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][10]_i_2 
       (.I0(\s_reg[get_data][15]_2 [10]),
        .I1(\s_reg[get_data][15]_3 [10]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\s_reg[get_data][15]_4 [10]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\s_reg[get_data][15]_5 [10]),
        .O(\s[get_data][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][11]_i_1 
       (.I0(DOUTBDOUT[11]),
        .I1(\s[get_data][11]_i_2_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\s_reg[get_data][15]_0 [11]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\s_reg[get_data][15]_1 [11]),
        .O(\s[get_data][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][11]_i_2 
       (.I0(\s_reg[get_data][15]_2 [11]),
        .I1(\s_reg[get_data][15]_3 [11]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\s_reg[get_data][15]_4 [11]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\s_reg[get_data][15]_5 [11]),
        .O(\s[get_data][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][12]_i_1 
       (.I0(DOUTBDOUT[12]),
        .I1(\s[get_data][12]_i_2_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\s_reg[get_data][15]_0 [12]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\s_reg[get_data][15]_1 [12]),
        .O(\s[get_data][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][12]_i_2 
       (.I0(\s_reg[get_data][15]_2 [12]),
        .I1(\s_reg[get_data][15]_3 [12]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\s_reg[get_data][15]_4 [12]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\s_reg[get_data][15]_5 [12]),
        .O(\s[get_data][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][13]_i_1 
       (.I0(DOUTBDOUT[13]),
        .I1(\s[get_data][13]_i_2_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\s_reg[get_data][15]_0 [13]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\s_reg[get_data][15]_1 [13]),
        .O(\s[get_data][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][13]_i_2 
       (.I0(\s_reg[get_data][15]_2 [13]),
        .I1(\s_reg[get_data][15]_3 [13]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\s_reg[get_data][15]_4 [13]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\s_reg[get_data][15]_5 [13]),
        .O(\s[get_data][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][14]_i_1 
       (.I0(DOUTBDOUT[14]),
        .I1(\s[get_data][14]_i_2_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\s_reg[get_data][15]_0 [14]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\s_reg[get_data][15]_1 [14]),
        .O(\s[get_data][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][14]_i_2 
       (.I0(\s_reg[get_data][15]_2 [14]),
        .I1(\s_reg[get_data][15]_3 [14]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\s_reg[get_data][15]_4 [14]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\s_reg[get_data][15]_5 [14]),
        .O(\s[get_data][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][15]_i_1 
       (.I0(DOUTBDOUT[15]),
        .I1(\s[get_data][15]_i_2_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\s_reg[get_data][15]_0 [15]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\s_reg[get_data][15]_1 [15]),
        .O(\s[get_data][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][15]_i_2 
       (.I0(\s_reg[get_data][15]_2 [15]),
        .I1(\s_reg[get_data][15]_3 [15]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\s_reg[get_data][15]_4 [15]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\s_reg[get_data][15]_5 [15]),
        .O(\s[get_data][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s[get_data][15]_i_3 
       (.I0(\s_reg[wr_idx] [1]),
        .I1(\s_reg[wr_idx] [2]),
        .O(\s[get_data][15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \s[get_data][15]_i_4 
       (.I0(\s_reg[wr_idx] [2]),
        .I1(\s_reg[wr_idx] [1]),
        .I2(\s_reg[wr_idx] [0]),
        .O(\s[get_data][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][1]_i_1 
       (.I0(DOUTBDOUT[1]),
        .I1(\s[get_data][1]_i_2_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\s_reg[get_data][15]_0 [1]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\s_reg[get_data][15]_1 [1]),
        .O(\s[get_data][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][1]_i_2 
       (.I0(\s_reg[get_data][15]_2 [1]),
        .I1(\s_reg[get_data][15]_3 [1]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\s_reg[get_data][15]_4 [1]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\s_reg[get_data][15]_5 [1]),
        .O(\s[get_data][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][2]_i_1 
       (.I0(DOUTBDOUT[2]),
        .I1(\s[get_data][2]_i_2_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\s_reg[get_data][15]_0 [2]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\s_reg[get_data][15]_1 [2]),
        .O(\s[get_data][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][2]_i_2 
       (.I0(\s_reg[get_data][15]_2 [2]),
        .I1(\s_reg[get_data][15]_3 [2]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\s_reg[get_data][15]_4 [2]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\s_reg[get_data][15]_5 [2]),
        .O(\s[get_data][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][3]_i_1 
       (.I0(DOUTBDOUT[3]),
        .I1(\s[get_data][3]_i_2_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\s_reg[get_data][15]_0 [3]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\s_reg[get_data][15]_1 [3]),
        .O(\s[get_data][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][3]_i_2 
       (.I0(\s_reg[get_data][15]_2 [3]),
        .I1(\s_reg[get_data][15]_3 [3]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\s_reg[get_data][15]_4 [3]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\s_reg[get_data][15]_5 [3]),
        .O(\s[get_data][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][4]_i_1 
       (.I0(DOUTBDOUT[4]),
        .I1(\s[get_data][4]_i_2_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\s_reg[get_data][15]_0 [4]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\s_reg[get_data][15]_1 [4]),
        .O(\s[get_data][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][4]_i_2 
       (.I0(\s_reg[get_data][15]_2 [4]),
        .I1(\s_reg[get_data][15]_3 [4]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\s_reg[get_data][15]_4 [4]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\s_reg[get_data][15]_5 [4]),
        .O(\s[get_data][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][5]_i_1 
       (.I0(DOUTBDOUT[5]),
        .I1(\s[get_data][5]_i_2_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\s_reg[get_data][15]_0 [5]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\s_reg[get_data][15]_1 [5]),
        .O(\s[get_data][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][5]_i_2 
       (.I0(\s_reg[get_data][15]_2 [5]),
        .I1(\s_reg[get_data][15]_3 [5]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\s_reg[get_data][15]_4 [5]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\s_reg[get_data][15]_5 [5]),
        .O(\s[get_data][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][6]_i_1 
       (.I0(DOUTBDOUT[6]),
        .I1(\s[get_data][6]_i_2_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\s_reg[get_data][15]_0 [6]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\s_reg[get_data][15]_1 [6]),
        .O(\s[get_data][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][6]_i_2 
       (.I0(\s_reg[get_data][15]_2 [6]),
        .I1(\s_reg[get_data][15]_3 [6]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\s_reg[get_data][15]_4 [6]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\s_reg[get_data][15]_5 [6]),
        .O(\s[get_data][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][7]_i_1 
       (.I0(DOUTBDOUT[7]),
        .I1(\s[get_data][7]_i_2_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\s_reg[get_data][15]_0 [7]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\s_reg[get_data][15]_1 [7]),
        .O(\s[get_data][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][7]_i_2 
       (.I0(\s_reg[get_data][15]_2 [7]),
        .I1(\s_reg[get_data][15]_3 [7]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\s_reg[get_data][15]_4 [7]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\s_reg[get_data][15]_5 [7]),
        .O(\s[get_data][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][8]_i_1 
       (.I0(DOUTBDOUT[8]),
        .I1(\s[get_data][8]_i_2_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\s_reg[get_data][15]_0 [8]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\s_reg[get_data][15]_1 [8]),
        .O(\s[get_data][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][8]_i_2 
       (.I0(\s_reg[get_data][15]_2 [8]),
        .I1(\s_reg[get_data][15]_3 [8]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\s_reg[get_data][15]_4 [8]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\s_reg[get_data][15]_5 [8]),
        .O(\s[get_data][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][9]_i_1 
       (.I0(DOUTBDOUT[9]),
        .I1(\s[get_data][9]_i_2_n_0 ),
        .I2(\s[get_data][15]_i_3_n_0 ),
        .I3(\s_reg[get_data][15]_0 [9]),
        .I4(\s[get_data][15]_i_4_n_0 ),
        .I5(\s_reg[get_data][15]_1 [9]),
        .O(\s[get_data][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \s[get_data][9]_i_2 
       (.I0(\s_reg[get_data][15]_2 [9]),
        .I1(\s_reg[get_data][15]_3 [9]),
        .I2(\s_reg[wr_idx] [1]),
        .I3(\s_reg[get_data][15]_4 [9]),
        .I4(\s_reg[wr_idx] [0]),
        .I5(\s_reg[get_data][15]_5 [9]),
        .O(\s[get_data][9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s[out_ena]_i_1 
       (.I0(\a[clear_data] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I3(\s[out_ena]_i_2_n_0 ),
        .O(\a[out_ena] ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s[out_ena]_i_2 
       (.I0(\FSM_onehot_s_reg[state_n_0_][4] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][1] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][3] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][2] ),
        .O(\s[out_ena]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \s[payload]_i_1 
       (.I0(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I2(\a[clear_data] ),
        .O(\a[payload] ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \s[wdata][0]_i_1 
       (.I0(\s[wdata][0]_i_2_n_0 ),
        .I1(\s[wdata][0]_i_3_n_0 ),
        .I2(slv[15]),
        .I3(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I4(\crc32_reg_n_0_[23] ),
        .I5(\a[clear_data] ),
        .O(\a[wdata] [0]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \s[wdata][0]_i_2 
       (.I0(\FSM_onehot_s_reg[state_n_0_][2] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][3] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][1] ),
        .O(\s[wdata][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \s[wdata][0]_i_3 
       (.I0(\FSM_onehot_s_reg[state_n_0_][4] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I2(\s_reg[get_data] [0]),
        .I3(\FSM_onehot_s_reg[state_n_0_][8] ),
        .O(\s[wdata][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \s[wdata][10]_i_1 
       (.I0(slv[5]),
        .I1(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I3(\s_reg[get_data] [10]),
        .I4(\a[clear_data] ),
        .I5(\crc32_reg_n_0_[29] ),
        .O(\s[wdata][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    \s[wdata][11]_i_1 
       (.I0(\a[clear_data] ),
        .I1(\crc32_reg_n_0_[28] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I3(\s_reg[get_data] [11]),
        .I4(\s[wdata][11]_i_2_n_0 ),
        .O(\a[wdata] [11]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    \s[wdata][11]_i_2 
       (.I0(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I2(slv[4]),
        .I3(\FSM_onehot_s_reg[state_n_0_][10] ),
        .O(\s[wdata][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \s[wdata][12]_i_1 
       (.I0(\s_reg[get_data] [12]),
        .I1(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I3(slv[3]),
        .I4(\a[clear_data] ),
        .I5(\crc32_reg_n_0_[27] ),
        .O(\s[wdata][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \s[wdata][13]_i_1 
       (.I0(slv[2]),
        .I1(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I2(\a[clear_data] ),
        .I3(\crc32_reg_n_0_[26] ),
        .I4(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I5(\s_reg[get_data] [13]),
        .O(\a[wdata] [13]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \s[wdata][14]_i_1 
       (.I0(\s[wdata][14]_i_3_n_0 ),
        .I1(\FSM_onehot_s_reg[state_n_0_][4] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][1] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][3] ),
        .I4(\FSM_onehot_s_reg[state_n_0_][2] ),
        .I5(E),
        .O(\s[wdata][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \s[wdata][14]_i_2 
       (.I0(slv[1]),
        .I1(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I3(\s_reg[get_data] [14]),
        .I4(\a[clear_data] ),
        .I5(\crc32_reg_n_0_[25] ),
        .O(\s[wdata][14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s[wdata][14]_i_3 
       (.I0(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][11] ),
        .O(\s[wdata][14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \s[wdata][15]_i_1 
       (.I0(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I1(\s_reg[get_data] [15]),
        .I2(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I4(\s[wdata][15]_i_2_n_0 ),
        .O(\a[wdata] [15]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \s[wdata][15]_i_2 
       (.I0(slv[0]),
        .I1(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I2(\crc32_reg_n_0_[24] ),
        .I3(\a[clear_data] ),
        .O(\s[wdata][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \s[wdata][1]_i_1 
       (.I0(slv[14]),
        .I1(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I2(\a[clear_data] ),
        .I3(\crc32_reg_n_0_[22] ),
        .I4(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I5(\s_reg[get_data] [1]),
        .O(\a[wdata] [1]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \s[wdata][2]_i_1 
       (.I0(\s_reg[get_data] [2]),
        .I1(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I3(slv[13]),
        .I4(\a[clear_data] ),
        .I5(\crc32_reg_n_0_[21] ),
        .O(\s[wdata][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    \s[wdata][3]_i_1 
       (.I0(\a[clear_data] ),
        .I1(\crc32_reg_n_0_[20] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I3(\s_reg[get_data] [3]),
        .I4(\s[wdata][3]_i_2_n_0 ),
        .O(\a[wdata] [3]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    \s[wdata][3]_i_2 
       (.I0(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I2(slv[12]),
        .I3(\FSM_onehot_s_reg[state_n_0_][10] ),
        .O(\s[wdata][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \s[wdata][4]_i_1 
       (.I0(\FSM_onehot_s_reg[state_n_0_][2] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][3] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][1] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][4] ),
        .I4(\s[wdata][4]_i_2_n_0 ),
        .O(\a[wdata] [4]));
  LUT6 #(
    .INIT(64'h88F8FFFF88F888F8)) 
    \s[wdata][4]_i_2 
       (.I0(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I1(\s_reg[get_data] [4]),
        .I2(\a[clear_data] ),
        .I3(\crc32_reg_n_0_[19] ),
        .I4(slv[11]),
        .I5(\FSM_onehot_s_reg[state_n_0_][10] ),
        .O(\s[wdata][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    \s[wdata][5]_i_1 
       (.I0(\a[clear_data] ),
        .I1(\crc32_reg_n_0_[18] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I3(\s_reg[get_data] [5]),
        .I4(\s[wdata][5]_i_2_n_0 ),
        .O(\a[wdata] [5]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    \s[wdata][5]_i_2 
       (.I0(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I2(slv[10]),
        .I3(\FSM_onehot_s_reg[state_n_0_][10] ),
        .O(\s[wdata][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \s[wdata][6]_i_1 
       (.I0(\FSM_onehot_s_reg[state_n_0_][2] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][3] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][1] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][4] ),
        .I4(\s[wdata][6]_i_2_n_0 ),
        .O(\a[wdata] [6]));
  LUT6 #(
    .INIT(64'h88F8FFFF88F888F8)) 
    \s[wdata][6]_i_2 
       (.I0(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I1(\s_reg[get_data] [6]),
        .I2(\a[clear_data] ),
        .I3(\crc32_reg_n_0_[17] ),
        .I4(slv[9]),
        .I5(\FSM_onehot_s_reg[state_n_0_][10] ),
        .O(\s[wdata][6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s[wdata][7]_i_1 
       (.I0(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][4] ),
        .I3(\s[wdata][7]_i_2_n_0 ),
        .O(\a[wdata] [7]));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \s[wdata][7]_i_2 
       (.I0(slv[8]),
        .I1(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I2(\a[clear_data] ),
        .I3(\crc32_reg_n_0_[16] ),
        .I4(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I5(\s_reg[get_data] [7]),
        .O(\s[wdata][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \s[wdata][8]_i_1 
       (.I0(\FSM_onehot_s_reg[state_n_0_][2] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][3] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][1] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][4] ),
        .I4(\s[wdata][8]_i_2_n_0 ),
        .O(\a[wdata] [8]));
  LUT6 #(
    .INIT(64'h88F8FFFF88F888F8)) 
    \s[wdata][8]_i_2 
       (.I0(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I1(\s_reg[get_data] [8]),
        .I2(\a[clear_data] ),
        .I3(\crc32_reg_n_0_[31] ),
        .I4(slv[7]),
        .I5(\FSM_onehot_s_reg[state_n_0_][10] ),
        .O(\s[wdata][8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    \s[wdata][9]_i_1 
       (.I0(\a[clear_data] ),
        .I1(\crc32_reg_n_0_[30] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I3(\s_reg[get_data] [9]),
        .I4(\s[wdata][9]_i_2_n_0 ),
        .O(\a[wdata] [9]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    \s[wdata][9]_i_2 
       (.I0(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I2(slv[6]),
        .I3(\FSM_onehot_s_reg[state_n_0_][10] ),
        .O(\s[wdata][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0800000000)) 
    \s[wr_idx][1]_i_1 
       (.I0(next_tcp_prep_reg_0),
        .I1(\ram_tcp_prep2[1][stat][hasdata] ),
        .I2(\FSM_onehot_s_reg[state][1]_0 ),
        .I3(\s_reg[wr_idx][1]_0 ),
        .I4(\s_reg[wr_idx][1]_1 ),
        .I5(\ram_cons_array_reg[3][clear_hasdata]_0 ),
        .O(\a[wr_idx] ));
  LUT2 #(
    .INIT(4'h8)) 
    \s[wr_idx][2]_i_1 
       (.I0(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I1(E),
        .O(\s[wr_idx] ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \s[wr_onehot][0]_i_1 
       (.I0(\s_reg[wr_onehot_n_0_][0] ),
        .I1(\s[wr_onehot][0]_i_2_n_0 ),
        .I2(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I3(\ram_arp_icmp[stat][hasdata] ),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \s[wr_onehot][0]_i_2 
       (.I0(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I1(\s[out_ena]_i_2_n_0 ),
        .I2(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I4(\a[clear_data] ),
        .O(\s[wr_onehot][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \s[wr_onehot][1]_i_1 
       (.I0(\ram_arp_icmp[stat][hasdata] ),
        .I1(\ram_cons_array_reg[1][clear_hasdata]_0 ),
        .I2(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I3(\s[wr_onehot][0]_i_2_n_0 ),
        .I4(\s_reg[wr_onehot_n_0_][1] ),
        .O(p_0_in47_in));
  LUT6 #(
    .INIT(64'h0008FFFF00080008)) 
    \s[wr_onehot][2]_i_1 
       (.I0(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I1(\s_reg[wr_idx][1]_0 ),
        .I2(\ram_cons_array_reg[1][clear_hasdata]_0 ),
        .I3(\ram_arp_icmp[stat][hasdata] ),
        .I4(\s[wr_onehot][0]_i_2_n_0 ),
        .I5(\s_reg[wr_onehot_n_0_][2] ),
        .O(p_0_in46_in));
  LUT6 #(
    .INIT(64'h2222F22222222222)) 
    \s[wr_onehot][3]_i_1 
       (.I0(\s_reg[wr_onehot_n_0_][3] ),
        .I1(\s[wr_onehot][0]_i_2_n_0 ),
        .I2(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I3(\ram_cons_array_reg[3][clear_hasdata]_0 ),
        .I4(\s_reg[wr_idx][1]_0 ),
        .I5(\s_reg[wr_idx][1]_1 ),
        .O(p_0_in45_in));
  LUT5 #(
    .INIT(32'hF2222222)) 
    \s[wr_onehot][4]_i_1 
       (.I0(\s_reg[wr_onehot_n_0_][4] ),
        .I1(\s[wr_onehot][0]_i_2_n_0 ),
        .I2(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I3(ram_reg_bram_0),
        .I4(\FSM_onehot_s_reg[state][1]_0 ),
        .O(p_0_in44_in));
  LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
    \s[wr_onehot][5]_i_1 
       (.I0(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I1(next_tcp_prep_reg_0),
        .I2(\ram_tcp_prep2[0][stat][hasdata] ),
        .I3(\ram_cons_array_reg[5][clear_hasdata]_0 ),
        .I4(\s[wr_onehot][0]_i_2_n_0 ),
        .I5(\s_reg[wr_onehot_n_0_][5] ),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \s[wr_onehot][6]_i_1 
       (.I0(\FSM_onehot_s_reg[state][0]_0 ),
        .O(\s[wr_onehot][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF00007FFF7FFF)) 
    \s[wr_onehot][6]_i_2 
       (.I0(\FSM_onehot_s_reg[state_n_0_][0] ),
        .I1(\ram_cons_array_reg[5][clear_hasdata]_0 ),
        .I2(\ram_tcp_prep2[1][stat][hasdata] ),
        .I3(next_tcp_prep_reg_0),
        .I4(\s[wr_onehot][0]_i_2_n_0 ),
        .I5(\s_reg[wr_onehot_n_0_][6] ),
        .O(\FSM_onehot_s_reg[state][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cnt][10] 
       (.C(clk_in),
        .CE(E),
        .D(plusOp[10]),
        .Q(Q[9]),
        .R(\s[cnt] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cnt][1] 
       (.C(clk_in),
        .CE(E),
        .D(\s[cnt][1]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cnt][2] 
       (.C(clk_in),
        .CE(E),
        .D(\s[cnt][2]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cnt][3] 
       (.C(clk_in),
        .CE(E),
        .D(\s[cnt][3]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cnt][4] 
       (.C(clk_in),
        .CE(E),
        .D(plusOp[4]),
        .Q(Q[3]),
        .R(\s[cnt] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cnt][5] 
       (.C(clk_in),
        .CE(E),
        .D(plusOp[5]),
        .Q(Q[4]),
        .R(\s[cnt] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cnt][6] 
       (.C(clk_in),
        .CE(E),
        .D(plusOp[6]),
        .Q(Q[5]),
        .R(\s[cnt] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cnt][7] 
       (.C(clk_in),
        .CE(E),
        .D(\s[cnt][7]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cnt][8] 
       (.C(clk_in),
        .CE(E),
        .D(\s[cnt][8]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cnt][9] 
       (.C(clk_in),
        .CE(E),
        .D(plusOp[9]),
        .Q(Q[8]),
        .R(\s[cnt] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[get_data][0] 
       (.C(clk_in),
        .CE(E),
        .D(\s[get_data][0]_i_1_n_0 ),
        .Q(\s_reg[get_data] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[get_data][10] 
       (.C(clk_in),
        .CE(E),
        .D(\s[get_data][10]_i_1_n_0 ),
        .Q(\s_reg[get_data] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[get_data][11] 
       (.C(clk_in),
        .CE(E),
        .D(\s[get_data][11]_i_1_n_0 ),
        .Q(\s_reg[get_data] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[get_data][12] 
       (.C(clk_in),
        .CE(E),
        .D(\s[get_data][12]_i_1_n_0 ),
        .Q(\s_reg[get_data] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[get_data][13] 
       (.C(clk_in),
        .CE(E),
        .D(\s[get_data][13]_i_1_n_0 ),
        .Q(\s_reg[get_data] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[get_data][14] 
       (.C(clk_in),
        .CE(E),
        .D(\s[get_data][14]_i_1_n_0 ),
        .Q(\s_reg[get_data] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[get_data][15] 
       (.C(clk_in),
        .CE(E),
        .D(\s[get_data][15]_i_1_n_0 ),
        .Q(\s_reg[get_data] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[get_data][1] 
       (.C(clk_in),
        .CE(E),
        .D(\s[get_data][1]_i_1_n_0 ),
        .Q(\s_reg[get_data] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[get_data][2] 
       (.C(clk_in),
        .CE(E),
        .D(\s[get_data][2]_i_1_n_0 ),
        .Q(\s_reg[get_data] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[get_data][3] 
       (.C(clk_in),
        .CE(E),
        .D(\s[get_data][3]_i_1_n_0 ),
        .Q(\s_reg[get_data] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[get_data][4] 
       (.C(clk_in),
        .CE(E),
        .D(\s[get_data][4]_i_1_n_0 ),
        .Q(\s_reg[get_data] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[get_data][5] 
       (.C(clk_in),
        .CE(E),
        .D(\s[get_data][5]_i_1_n_0 ),
        .Q(\s_reg[get_data] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[get_data][6] 
       (.C(clk_in),
        .CE(E),
        .D(\s[get_data][6]_i_1_n_0 ),
        .Q(\s_reg[get_data] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[get_data][7] 
       (.C(clk_in),
        .CE(E),
        .D(\s[get_data][7]_i_1_n_0 ),
        .Q(\s_reg[get_data] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[get_data][8] 
       (.C(clk_in),
        .CE(E),
        .D(\s[get_data][8]_i_1_n_0 ),
        .Q(\s_reg[get_data] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[get_data][9] 
       (.C(clk_in),
        .CE(E),
        .D(\s[get_data][9]_i_1_n_0 ),
        .Q(\s_reg[get_data] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[out_ena] 
       (.C(clk_in),
        .CE(E),
        .D(\a[out_ena] ),
        .Q(out_r_ena),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[payload] 
       (.C(clk_in),
        .CE(E),
        .D(\a[payload] ),
        .Q(\s_reg[payload_n_0_] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wdata][0] 
       (.C(clk_in),
        .CE(E),
        .D(\a[wdata] [0]),
        .Q(\s_reg[wdata][15]_0 [0]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \s_reg[wdata][10] 
       (.C(clk_in),
        .CE(E),
        .D(\s[wdata][10]_i_1_n_0 ),
        .Q(\s_reg[wdata][15]_0 [10]),
        .S(\s[wdata][14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wdata][11] 
       (.C(clk_in),
        .CE(E),
        .D(\a[wdata] [11]),
        .Q(\s_reg[wdata][15]_0 [11]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \s_reg[wdata][12] 
       (.C(clk_in),
        .CE(E),
        .D(\s[wdata][12]_i_1_n_0 ),
        .Q(\s_reg[wdata][15]_0 [12]),
        .S(\s[wdata][14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wdata][13] 
       (.C(clk_in),
        .CE(E),
        .D(\a[wdata] [13]),
        .Q(\s_reg[wdata][15]_0 [13]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \s_reg[wdata][14] 
       (.C(clk_in),
        .CE(E),
        .D(\s[wdata][14]_i_2_n_0 ),
        .Q(\s_reg[wdata][15]_0 [14]),
        .S(\s[wdata][14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wdata][15] 
       (.C(clk_in),
        .CE(E),
        .D(\a[wdata] [15]),
        .Q(\s_reg[wdata][15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wdata][1] 
       (.C(clk_in),
        .CE(E),
        .D(\a[wdata] [1]),
        .Q(\s_reg[wdata][15]_0 [1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \s_reg[wdata][2] 
       (.C(clk_in),
        .CE(E),
        .D(\s[wdata][2]_i_1_n_0 ),
        .Q(\s_reg[wdata][15]_0 [2]),
        .S(\s[wdata][14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wdata][3] 
       (.C(clk_in),
        .CE(E),
        .D(\a[wdata] [3]),
        .Q(\s_reg[wdata][15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wdata][4] 
       (.C(clk_in),
        .CE(E),
        .D(\a[wdata] [4]),
        .Q(\s_reg[wdata][15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wdata][5] 
       (.C(clk_in),
        .CE(E),
        .D(\a[wdata] [5]),
        .Q(\s_reg[wdata][15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wdata][6] 
       (.C(clk_in),
        .CE(E),
        .D(\a[wdata] [6]),
        .Q(\s_reg[wdata][15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wdata][7] 
       (.C(clk_in),
        .CE(E),
        .D(\a[wdata] [7]),
        .Q(\s_reg[wdata][15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wdata][8] 
       (.C(clk_in),
        .CE(E),
        .D(\a[wdata] [8]),
        .Q(\s_reg[wdata][15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wdata][9] 
       (.C(clk_in),
        .CE(E),
        .D(\a[wdata] [9]),
        .Q(\s_reg[wdata][15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wr_idx][0] 
       (.C(clk_in),
        .CE(\s[wr_idx] ),
        .D(\s_reg[wr_idx][2]_0 [0]),
        .Q(\s_reg[wr_idx] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wr_idx][1] 
       (.C(clk_in),
        .CE(\s[wr_idx] ),
        .D(\a[wr_idx] ),
        .Q(\s_reg[wr_idx] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wr_idx][2] 
       (.C(clk_in),
        .CE(\s[wr_idx] ),
        .D(\s_reg[wr_idx][2]_0 [1]),
        .Q(\s_reg[wr_idx] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wr_onehot][0] 
       (.C(clk_in),
        .CE(E),
        .D(p_0_in),
        .Q(\s_reg[wr_onehot_n_0_][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wr_onehot][1] 
       (.C(clk_in),
        .CE(E),
        .D(p_0_in47_in),
        .Q(\s_reg[wr_onehot_n_0_][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wr_onehot][2] 
       (.C(clk_in),
        .CE(E),
        .D(p_0_in46_in),
        .Q(\s_reg[wr_onehot_n_0_][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wr_onehot][3] 
       (.C(clk_in),
        .CE(E),
        .D(p_0_in45_in),
        .Q(\s_reg[wr_onehot_n_0_][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wr_onehot][4] 
       (.C(clk_in),
        .CE(E),
        .D(p_0_in44_in),
        .Q(\s_reg[wr_onehot_n_0_][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wr_onehot][5] 
       (.C(clk_in),
        .CE(E),
        .D(p_1_in),
        .Q(\s_reg[wr_onehot_n_0_][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wr_onehot][6] 
       (.C(clk_in),
        .CE(E),
        .D(\s[wr_onehot][6]_i_1_n_0 ),
        .Q(\s_reg[wr_onehot_n_0_][6] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fnet_packet_gen" *) 
module top_block_fakernet_top_0_0_fnet_packet_gen
   (active_p0_reg_0,
    active_p0_reg_1,
    WEA,
    \dyn_ctrl_gen_stat[gen_rarp] ,
    \cmdi_p0_reg[0]_0 ,
    \dyn_ctrl_gen_stat[gen_dhcp_disc] ,
    \dyn_ctrl_gen_stat[gen_dhcp_req] ,
    Q,
    active_p0_reg_2,
    E,
    \cmd_p2_reg[7]_0 ,
    \offset_p1_reg[9]_0 ,
    ADDRARDADDR,
    DINADIN,
    clk_in,
    \cmdi_p0_reg[0]_1 ,
    \cmdi_p0_reg[0]_2 ,
    \dyn_gen_stat_reg[gen_dhcp_req]_0 ,
    reset_offset_p0_reg_0,
    active_p0_reg_3,
    \dyn_gen_stat_reg[gen_dhcp_disc]_0 ,
    \dyn_ctrl_stat[pending_rarp] ,
    \mux_value_p2_reg[9]_0 ,
    \cmdi_p0_reg[7]_0 ,
    \dyn_ctrl_stat[pending_dhcp_disc] ,
    \dyn_ctrl_stat[pending_dhcp_req] ,
    \cmdi_p0_reg[2]_0 ,
    \mux_value_p2_reg[15]_0 ,
    \mux_value_p2_reg[15]_1 ,
    \mux_value_p2_reg[14]_0 ,
    \mux_value_p2_reg[14]_1 ,
    \mux_value_p2_reg[13]_0 ,
    \mux_value_p2_reg[13]_1 ,
    \mux_value_p2_reg[12]_0 ,
    \mux_value_p2_reg[12]_1 ,
    \mux_value_p2_reg[11]_0 ,
    \mux_value_p2_reg[11]_1 ,
    \mux_value_p2_reg[10]_0 ,
    \mux_value_p2_reg[10]_1 ,
    \mux_value_p2_reg[9]_1 ,
    \mux_value_p2_reg[3]_0 ,
    \mux_value_p2_reg[3]_1 ,
    \mux_value_p2_reg[3]_2 ,
    \mux_value_p2_reg[8]_0 ,
    \mux_value_p2_reg[7]_0 ,
    \mux_value_p2_reg[7]_1 ,
    \mux_value_p2_reg[6]_0 ,
    \mux_value_p2_reg[6]_1 ,
    \mux_value_p2_reg[5]_0 ,
    \mux_value_p2_reg[4]_0 ,
    \mux_value_p2_reg[4]_1 ,
    \mux_value_p2_reg[2]_0 ,
    \mux_value_p2_reg[1]_0 ,
    \mux_value_p2_reg[0]_0 ,
    \mux_value_p2_reg[5]_1 );
  output active_p0_reg_0;
  output active_p0_reg_1;
  output [0:0]WEA;
  output \dyn_ctrl_gen_stat[gen_rarp] ;
  output [0:0]\cmdi_p0_reg[0]_0 ;
  output \dyn_ctrl_gen_stat[gen_dhcp_disc] ;
  output \dyn_ctrl_gen_stat[gen_dhcp_req] ;
  output [2:0]Q;
  output active_p0_reg_2;
  output [0:0]E;
  output [0:0]\cmd_p2_reg[7]_0 ;
  output [9:0]\offset_p1_reg[9]_0 ;
  output [9:0]ADDRARDADDR;
  output [15:0]DINADIN;
  input clk_in;
  input \cmdi_p0_reg[0]_1 ;
  input \cmdi_p0_reg[0]_2 ;
  input \dyn_gen_stat_reg[gen_dhcp_req]_0 ;
  input reset_offset_p0_reg_0;
  input active_p0_reg_3;
  input \dyn_gen_stat_reg[gen_dhcp_disc]_0 ;
  input \dyn_ctrl_stat[pending_rarp] ;
  input [3:0]\mux_value_p2_reg[9]_0 ;
  input \cmdi_p0_reg[7]_0 ;
  input \dyn_ctrl_stat[pending_dhcp_disc] ;
  input \dyn_ctrl_stat[pending_dhcp_req] ;
  input \cmdi_p0_reg[2]_0 ;
  input \mux_value_p2_reg[15]_0 ;
  input \mux_value_p2_reg[15]_1 ;
  input \mux_value_p2_reg[14]_0 ;
  input \mux_value_p2_reg[14]_1 ;
  input \mux_value_p2_reg[13]_0 ;
  input \mux_value_p2_reg[13]_1 ;
  input \mux_value_p2_reg[12]_0 ;
  input \mux_value_p2_reg[12]_1 ;
  input \mux_value_p2_reg[11]_0 ;
  input \mux_value_p2_reg[11]_1 ;
  input \mux_value_p2_reg[10]_0 ;
  input \mux_value_p2_reg[10]_1 ;
  input \mux_value_p2_reg[9]_1 ;
  input [11:0]\mux_value_p2_reg[3]_0 ;
  input \mux_value_p2_reg[3]_1 ;
  input \mux_value_p2_reg[3]_2 ;
  input \mux_value_p2_reg[8]_0 ;
  input \mux_value_p2_reg[7]_0 ;
  input \mux_value_p2_reg[7]_1 ;
  input \mux_value_p2_reg[6]_0 ;
  input \mux_value_p2_reg[6]_1 ;
  input \mux_value_p2_reg[5]_0 ;
  input \mux_value_p2_reg[4]_0 ;
  input \mux_value_p2_reg[4]_1 ;
  input \mux_value_p2_reg[2]_0 ;
  input \mux_value_p2_reg[1]_0 ;
  input \mux_value_p2_reg[0]_0 ;
  input \mux_value_p2_reg[5]_1 ;

  wire [9:0]ADDRARDADDR;
  wire [15:0]DINADIN;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]WEA;
  wire active_p0_reg_0;
  wire active_p0_reg_1;
  wire active_p0_reg_2;
  wire active_p0_reg_3;
  wire active_p1;
  wire \cksum[15]_i_10_n_0 ;
  wire \cksum[15]_i_11_n_0 ;
  wire \cksum[15]_i_12_n_0 ;
  wire \cksum[15]_i_13_n_0 ;
  wire \cksum[15]_i_14_n_0 ;
  wire \cksum[15]_i_15_n_0 ;
  wire \cksum[15]_i_16_n_0 ;
  wire \cksum[15]_i_17_n_0 ;
  wire \cksum[16]_i_2_n_0 ;
  wire \cksum[7]_i_10_n_0 ;
  wire \cksum[7]_i_11_n_0 ;
  wire \cksum[7]_i_12_n_0 ;
  wire \cksum[7]_i_13_n_0 ;
  wire \cksum[7]_i_14_n_0 ;
  wire \cksum[7]_i_15_n_0 ;
  wire \cksum[7]_i_16_n_0 ;
  wire \cksum[7]_i_17_n_0 ;
  wire \cksum[7]_i_19_n_0 ;
  wire \cksum_reg[15]_i_18_n_0 ;
  wire \cksum_reg[15]_i_18_n_1 ;
  wire \cksum_reg[15]_i_18_n_2 ;
  wire \cksum_reg[15]_i_18_n_3 ;
  wire \cksum_reg[15]_i_18_n_4 ;
  wire \cksum_reg[15]_i_18_n_5 ;
  wire \cksum_reg[15]_i_18_n_6 ;
  wire \cksum_reg[15]_i_18_n_7 ;
  wire \cksum_reg[15]_i_1_n_0 ;
  wire \cksum_reg[15]_i_1_n_1 ;
  wire \cksum_reg[15]_i_1_n_10 ;
  wire \cksum_reg[15]_i_1_n_11 ;
  wire \cksum_reg[15]_i_1_n_12 ;
  wire \cksum_reg[15]_i_1_n_13 ;
  wire \cksum_reg[15]_i_1_n_14 ;
  wire \cksum_reg[15]_i_1_n_15 ;
  wire \cksum_reg[15]_i_1_n_2 ;
  wire \cksum_reg[15]_i_1_n_3 ;
  wire \cksum_reg[15]_i_1_n_4 ;
  wire \cksum_reg[15]_i_1_n_5 ;
  wire \cksum_reg[15]_i_1_n_6 ;
  wire \cksum_reg[15]_i_1_n_7 ;
  wire \cksum_reg[15]_i_1_n_8 ;
  wire \cksum_reg[15]_i_1_n_9 ;
  wire \cksum_reg[16]_i_1_n_15 ;
  wire \cksum_reg[7]_i_18_n_0 ;
  wire \cksum_reg[7]_i_18_n_1 ;
  wire \cksum_reg[7]_i_18_n_2 ;
  wire \cksum_reg[7]_i_18_n_3 ;
  wire \cksum_reg[7]_i_18_n_4 ;
  wire \cksum_reg[7]_i_18_n_5 ;
  wire \cksum_reg[7]_i_18_n_6 ;
  wire \cksum_reg[7]_i_18_n_7 ;
  wire \cksum_reg[7]_i_1_n_0 ;
  wire \cksum_reg[7]_i_1_n_1 ;
  wire \cksum_reg[7]_i_1_n_10 ;
  wire \cksum_reg[7]_i_1_n_11 ;
  wire \cksum_reg[7]_i_1_n_12 ;
  wire \cksum_reg[7]_i_1_n_13 ;
  wire \cksum_reg[7]_i_1_n_14 ;
  wire \cksum_reg[7]_i_1_n_15 ;
  wire \cksum_reg[7]_i_1_n_2 ;
  wire \cksum_reg[7]_i_1_n_3 ;
  wire \cksum_reg[7]_i_1_n_4 ;
  wire \cksum_reg[7]_i_1_n_5 ;
  wire \cksum_reg[7]_i_1_n_6 ;
  wire \cksum_reg[7]_i_1_n_7 ;
  wire \cksum_reg[7]_i_1_n_8 ;
  wire \cksum_reg[7]_i_1_n_9 ;
  wire \cksum_reg_n_0_[0] ;
  wire \cksum_reg_n_0_[10] ;
  wire \cksum_reg_n_0_[11] ;
  wire \cksum_reg_n_0_[12] ;
  wire \cksum_reg_n_0_[13] ;
  wire \cksum_reg_n_0_[14] ;
  wire \cksum_reg_n_0_[15] ;
  wire \cksum_reg_n_0_[16] ;
  wire \cksum_reg_n_0_[1] ;
  wire \cksum_reg_n_0_[2] ;
  wire \cksum_reg_n_0_[3] ;
  wire \cksum_reg_n_0_[4] ;
  wire \cksum_reg_n_0_[5] ;
  wire \cksum_reg_n_0_[6] ;
  wire \cksum_reg_n_0_[7] ;
  wire \cksum_reg_n_0_[8] ;
  wire \cksum_reg_n_0_[9] ;
  wire clk_in;
  wire \cmd_p1[0]_i_4_n_0 ;
  wire \cmd_p1[0]_i_5_n_0 ;
  wire \cmd_p1[0]_i_6_n_0 ;
  wire \cmd_p1[0]_i_7_n_0 ;
  wire \cmd_p1[16]_i_4_n_0 ;
  wire \cmd_p1[16]_i_5_n_0 ;
  wire \cmd_p1[16]_i_6_n_0 ;
  wire \cmd_p1[16]_i_7_n_0 ;
  wire \cmd_p1[17]_i_4_n_0 ;
  wire \cmd_p1[17]_i_5_n_0 ;
  wire \cmd_p1[17]_i_6_n_0 ;
  wire \cmd_p1[17]_i_7_n_0 ;
  wire \cmd_p1[18]_i_4_n_0 ;
  wire \cmd_p1[18]_i_5_n_0 ;
  wire \cmd_p1[18]_i_6_n_0 ;
  wire \cmd_p1[18]_i_7_n_0 ;
  wire \cmd_p1[19]_i_4_n_0 ;
  wire \cmd_p1[19]_i_5_n_0 ;
  wire \cmd_p1[19]_i_6_n_0 ;
  wire \cmd_p1[19]_i_7_n_0 ;
  wire \cmd_p1[1]_i_4_n_0 ;
  wire \cmd_p1[1]_i_5_n_0 ;
  wire \cmd_p1[1]_i_6_n_0 ;
  wire \cmd_p1[1]_i_7_n_0 ;
  wire \cmd_p1[20]_i_4_n_0 ;
  wire \cmd_p1[20]_i_5_n_0 ;
  wire \cmd_p1[20]_i_6_n_0 ;
  wire \cmd_p1[20]_i_7_n_0 ;
  wire \cmd_p1[21]_i_4_n_0 ;
  wire \cmd_p1[21]_i_5_n_0 ;
  wire \cmd_p1[21]_i_6_n_0 ;
  wire \cmd_p1[21]_i_7_n_0 ;
  wire \cmd_p1[22]_i_4_n_0 ;
  wire \cmd_p1[22]_i_5_n_0 ;
  wire \cmd_p1[22]_i_6_n_0 ;
  wire \cmd_p1[22]_i_7_n_0 ;
  wire \cmd_p1[23]_i_1_n_0 ;
  wire \cmd_p1[23]_i_2_n_0 ;
  wire \cmd_p1[23]_i_3_n_0 ;
  wire \cmd_p1[23]_i_4_n_0 ;
  wire \cmd_p1[24]_i_4_n_0 ;
  wire \cmd_p1[24]_i_5_n_0 ;
  wire \cmd_p1[24]_i_6_n_0 ;
  wire \cmd_p1[24]_i_7_n_0 ;
  wire \cmd_p1[25]_i_4_n_0 ;
  wire \cmd_p1[25]_i_5_n_0 ;
  wire \cmd_p1[25]_i_6_n_0 ;
  wire \cmd_p1[25]_i_7_n_0 ;
  wire \cmd_p1[26]_i_4_n_0 ;
  wire \cmd_p1[26]_i_5_n_0 ;
  wire \cmd_p1[26]_i_6_n_0 ;
  wire \cmd_p1[26]_i_7_n_0 ;
  wire \cmd_p1[27]_i_1_n_0 ;
  wire \cmd_p1[27]_i_2_n_0 ;
  wire \cmd_p1[27]_i_3_n_0 ;
  wire \cmd_p1[27]_i_4_n_0 ;
  wire \cmd_p1[28]_i_4_n_0 ;
  wire \cmd_p1[28]_i_5_n_0 ;
  wire \cmd_p1[28]_i_6_n_0 ;
  wire \cmd_p1[28]_i_7_n_0 ;
  wire \cmd_p1[29]_i_1_n_0 ;
  wire \cmd_p1[29]_i_2_n_0 ;
  wire \cmd_p1[29]_i_3_n_0 ;
  wire \cmd_p1[29]_i_4_n_0 ;
  wire \cmd_p1[29]_i_5_n_0 ;
  wire \cmd_p1[2]_i_2_n_0 ;
  wire \cmd_p1[2]_i_3_n_0 ;
  wire \cmd_p1[2]_i_4_n_0 ;
  wire \cmd_p1[2]_i_5_n_0 ;
  wire \cmd_p1[2]_i_6_n_0 ;
  wire \cmd_p1[30]_i_4_n_0 ;
  wire \cmd_p1[30]_i_5_n_0 ;
  wire \cmd_p1[30]_i_6_n_0 ;
  wire \cmd_p1[30]_i_7_n_0 ;
  wire \cmd_p1[31]_i_2_n_0 ;
  wire \cmd_p1[31]_i_3_n_0 ;
  wire \cmd_p1[31]_i_4_n_0 ;
  wire \cmd_p1[31]_i_5_n_0 ;
  wire \cmd_p1[31]_i_6_n_0 ;
  wire \cmd_p1[3]_i_2_n_0 ;
  wire \cmd_p1[3]_i_3_n_0 ;
  wire \cmd_p1[4]_i_2_n_0 ;
  wire \cmd_p1[4]_i_3_n_0 ;
  wire \cmd_p1[4]_i_4_n_0 ;
  wire \cmd_p1[4]_i_5_n_0 ;
  wire \cmd_p1[4]_i_6_n_0 ;
  wire \cmd_p1[5]_i_2_n_0 ;
  wire \cmd_p1[5]_i_3_n_0 ;
  wire \cmd_p1[5]_i_4_n_0 ;
  wire \cmd_p1[5]_i_5_n_0 ;
  wire \cmd_p1[5]_i_6_n_0 ;
  wire \cmd_p1[5]_i_7_n_0 ;
  wire \cmd_p1[5]_i_8_n_0 ;
  wire \cmd_p1[6]_i_4_n_0 ;
  wire \cmd_p1[6]_i_5_n_0 ;
  wire \cmd_p1[6]_i_6_n_0 ;
  wire \cmd_p1[6]_i_7_n_0 ;
  wire \cmd_p1[7]_i_1_n_0 ;
  wire \cmd_p1[7]_i_2_n_0 ;
  wire \cmd_p1[7]_i_3_n_0 ;
  wire \cmd_p1[7]_i_4_n_0 ;
  wire \cmd_p1_reg[0]_i_1_n_0 ;
  wire \cmd_p1_reg[0]_i_2_n_0 ;
  wire \cmd_p1_reg[0]_i_3_n_0 ;
  wire \cmd_p1_reg[16]_i_1_n_0 ;
  wire \cmd_p1_reg[16]_i_2_n_0 ;
  wire \cmd_p1_reg[16]_i_3_n_0 ;
  wire \cmd_p1_reg[17]_i_1_n_0 ;
  wire \cmd_p1_reg[17]_i_2_n_0 ;
  wire \cmd_p1_reg[17]_i_3_n_0 ;
  wire \cmd_p1_reg[18]_i_1_n_0 ;
  wire \cmd_p1_reg[18]_i_2_n_0 ;
  wire \cmd_p1_reg[18]_i_3_n_0 ;
  wire \cmd_p1_reg[19]_i_1_n_0 ;
  wire \cmd_p1_reg[19]_i_2_n_0 ;
  wire \cmd_p1_reg[19]_i_3_n_0 ;
  wire \cmd_p1_reg[1]_i_1_n_0 ;
  wire \cmd_p1_reg[1]_i_2_n_0 ;
  wire \cmd_p1_reg[1]_i_3_n_0 ;
  wire \cmd_p1_reg[20]_i_1_n_0 ;
  wire \cmd_p1_reg[20]_i_2_n_0 ;
  wire \cmd_p1_reg[20]_i_3_n_0 ;
  wire \cmd_p1_reg[21]_i_1_n_0 ;
  wire \cmd_p1_reg[21]_i_2_n_0 ;
  wire \cmd_p1_reg[21]_i_3_n_0 ;
  wire \cmd_p1_reg[22]_i_1_n_0 ;
  wire \cmd_p1_reg[22]_i_2_n_0 ;
  wire \cmd_p1_reg[22]_i_3_n_0 ;
  wire \cmd_p1_reg[24]_i_1_n_0 ;
  wire \cmd_p1_reg[24]_i_2_n_0 ;
  wire \cmd_p1_reg[24]_i_3_n_0 ;
  wire \cmd_p1_reg[25]_i_1_n_0 ;
  wire \cmd_p1_reg[25]_i_2_n_0 ;
  wire \cmd_p1_reg[25]_i_3_n_0 ;
  wire \cmd_p1_reg[26]_i_1_n_0 ;
  wire \cmd_p1_reg[26]_i_2_n_0 ;
  wire \cmd_p1_reg[26]_i_3_n_0 ;
  wire \cmd_p1_reg[28]_i_1_n_0 ;
  wire \cmd_p1_reg[28]_i_2_n_0 ;
  wire \cmd_p1_reg[28]_i_3_n_0 ;
  wire \cmd_p1_reg[2]_i_1_n_0 ;
  wire \cmd_p1_reg[30]_i_1_n_0 ;
  wire \cmd_p1_reg[30]_i_2_n_0 ;
  wire \cmd_p1_reg[30]_i_3_n_0 ;
  wire \cmd_p1_reg[3]_i_1_n_0 ;
  wire \cmd_p1_reg[4]_i_1_n_0 ;
  wire \cmd_p1_reg[5]_i_1_n_0 ;
  wire \cmd_p1_reg[6]_i_1_n_0 ;
  wire \cmd_p1_reg[6]_i_2_n_0 ;
  wire \cmd_p1_reg[6]_i_3_n_0 ;
  wire \cmd_p1_reg_n_0_[0] ;
  wire \cmd_p1_reg_n_0_[25] ;
  wire \cmd_p1_reg_n_0_[26] ;
  wire \cmd_p1_reg_n_0_[27] ;
  wire \cmd_p1_reg_n_0_[28] ;
  wire \cmd_p1_reg_n_0_[29] ;
  wire \cmd_p1_reg_n_0_[2] ;
  wire \cmd_p1_reg_n_0_[30] ;
  wire \cmd_p1_reg_n_0_[31] ;
  wire \cmd_p1_reg_n_0_[3] ;
  wire \cmd_p1_reg_n_0_[4] ;
  wire \cmd_p1_reg_n_0_[5] ;
  wire \cmd_p1_reg_n_0_[6] ;
  wire [0:0]\cmd_p2_reg[7]_0 ;
  wire \cmd_p2_reg_n_0_[0] ;
  wire \cmd_p2_reg_n_0_[2] ;
  wire \cmd_p2_reg_n_0_[3] ;
  wire \cmd_p2_reg_n_0_[5] ;
  wire \cmdi_p0[1]_i_1_n_0 ;
  wire \cmdi_p0[2]_i_1_n_0 ;
  wire \cmdi_p0[3]_i_1_n_0 ;
  wire \cmdi_p0[4]_i_1_n_0 ;
  wire \cmdi_p0[4]_i_2_n_0 ;
  wire \cmdi_p0[5]_i_1_n_0 ;
  wire \cmdi_p0[5]_i_2_n_0 ;
  wire \cmdi_p0[6]_i_1_n_0 ;
  wire \cmdi_p0[7]_i_2_n_0 ;
  wire \cmdi_p0[7]_i_3_n_0 ;
  wire [0:0]\cmdi_p0_reg[0]_0 ;
  wire \cmdi_p0_reg[0]_1 ;
  wire \cmdi_p0_reg[0]_2 ;
  wire \cmdi_p0_reg[2]_0 ;
  wire \cmdi_p0_reg[7]_0 ;
  wire [7:1]cmdi_p0_reg_rep;
  wire [8:3]data;
  wire \dyn_ctrl_gen_stat[gen_dhcp_disc] ;
  wire \dyn_ctrl_gen_stat[gen_dhcp_req] ;
  wire \dyn_ctrl_gen_stat[gen_rarp] ;
  wire \dyn_ctrl_stat[pending_dhcp_disc] ;
  wire \dyn_ctrl_stat[pending_dhcp_req] ;
  wire \dyn_ctrl_stat[pending_rarp] ;
  wire \dyn_gen_stat[gen_dhcp_disc]_i_1_n_0 ;
  wire \dyn_gen_stat[gen_rarp]_i_1_n_0 ;
  wire \dyn_gen_stat_reg[gen_dhcp_disc]_0 ;
  wire \dyn_gen_stat_reg[gen_dhcp_req]_0 ;
  wire [16:0]fold_cksum;
  wire [15:0]fold_pseudo_cksum;
  wire in;
  wire [9:1]\mux[0]_3 ;
  wire [15:0]mux_value_p2;
  wire \mux_value_p2[0]_i_2_n_0 ;
  wire \mux_value_p2[1]_i_2_n_0 ;
  wire \mux_value_p2[1]_i_4_n_0 ;
  wire \mux_value_p2[2]_i_2_n_0 ;
  wire \mux_value_p2[3]_i_4_n_0 ;
  wire \mux_value_p2[4]_i_2_n_0 ;
  wire \mux_value_p2[5]_i_3_n_0 ;
  wire \mux_value_p2[6]_i_2_n_0 ;
  wire \mux_value_p2[7]_i_2_n_0 ;
  wire \mux_value_p2[8]_i_2_n_0 ;
  wire \mux_value_p2[9]_i_2_n_0 ;
  wire \mux_value_p2[9]_i_4_n_0 ;
  wire \mux_value_p2_reg[0]_0 ;
  wire \mux_value_p2_reg[0]_i_1_n_0 ;
  wire \mux_value_p2_reg[10]_0 ;
  wire \mux_value_p2_reg[10]_1 ;
  wire \mux_value_p2_reg[10]_i_1_n_0 ;
  wire \mux_value_p2_reg[11]_0 ;
  wire \mux_value_p2_reg[11]_1 ;
  wire \mux_value_p2_reg[11]_i_1_n_0 ;
  wire \mux_value_p2_reg[12]_0 ;
  wire \mux_value_p2_reg[12]_1 ;
  wire \mux_value_p2_reg[12]_i_1_n_0 ;
  wire \mux_value_p2_reg[13]_0 ;
  wire \mux_value_p2_reg[13]_1 ;
  wire \mux_value_p2_reg[13]_i_1_n_0 ;
  wire \mux_value_p2_reg[14]_0 ;
  wire \mux_value_p2_reg[14]_1 ;
  wire \mux_value_p2_reg[14]_i_1_n_0 ;
  wire \mux_value_p2_reg[15]_0 ;
  wire \mux_value_p2_reg[15]_1 ;
  wire \mux_value_p2_reg[15]_i_1_n_0 ;
  wire \mux_value_p2_reg[1]_0 ;
  wire \mux_value_p2_reg[2]_0 ;
  wire \mux_value_p2_reg[2]_i_1_n_0 ;
  wire [11:0]\mux_value_p2_reg[3]_0 ;
  wire \mux_value_p2_reg[3]_1 ;
  wire \mux_value_p2_reg[3]_2 ;
  wire \mux_value_p2_reg[4]_0 ;
  wire \mux_value_p2_reg[4]_1 ;
  wire \mux_value_p2_reg[4]_i_1_n_0 ;
  wire \mux_value_p2_reg[5]_0 ;
  wire \mux_value_p2_reg[5]_1 ;
  wire \mux_value_p2_reg[6]_0 ;
  wire \mux_value_p2_reg[6]_1 ;
  wire \mux_value_p2_reg[6]_i_1_n_0 ;
  wire \mux_value_p2_reg[7]_0 ;
  wire \mux_value_p2_reg[7]_1 ;
  wire \mux_value_p2_reg[7]_i_1_n_0 ;
  wire \mux_value_p2_reg[8]_0 ;
  wire \mux_value_p2_reg[8]_i_1_n_0 ;
  wire [3:0]\mux_value_p2_reg[9]_0 ;
  wire \mux_value_p2_reg[9]_1 ;
  wire [9:0]offset_cksum;
  wire \offset_p1[9]_i_3_n_0 ;
  wire [9:0]\offset_p1_reg[9]_0 ;
  wire [9:0]offset_p2;
  wire p_0_in;
  wire p_0_in1_in;
  wire p_0_in22_in;
  wire [8:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire [16:0]p_2_in;
  wire \packet_count[7]_i_2_n_0 ;
  wire [7:0]packet_count_reg;
  wire [9:0]plusOp;
  wire [16:0]pseudo_cksum;
  wire \pseudo_cksum[15]_i_10_n_0 ;
  wire \pseudo_cksum[15]_i_3_n_0 ;
  wire \pseudo_cksum[15]_i_4_n_0 ;
  wire \pseudo_cksum[15]_i_5_n_0 ;
  wire \pseudo_cksum[15]_i_6_n_0 ;
  wire \pseudo_cksum[15]_i_7_n_0 ;
  wire \pseudo_cksum[15]_i_8_n_0 ;
  wire \pseudo_cksum[15]_i_9_n_0 ;
  wire \pseudo_cksum[7]_i_10_n_0 ;
  wire \pseudo_cksum[7]_i_11_n_0 ;
  wire \pseudo_cksum[7]_i_3_n_0 ;
  wire \pseudo_cksum[7]_i_4_n_0 ;
  wire \pseudo_cksum[7]_i_5_n_0 ;
  wire \pseudo_cksum[7]_i_6_n_0 ;
  wire \pseudo_cksum[7]_i_7_n_0 ;
  wire \pseudo_cksum[7]_i_8_n_0 ;
  wire \pseudo_cksum[7]_i_9_n_0 ;
  wire \pseudo_cksum_reg[15]_i_1_n_0 ;
  wire \pseudo_cksum_reg[15]_i_1_n_1 ;
  wire \pseudo_cksum_reg[15]_i_1_n_2 ;
  wire \pseudo_cksum_reg[15]_i_1_n_3 ;
  wire \pseudo_cksum_reg[15]_i_1_n_4 ;
  wire \pseudo_cksum_reg[15]_i_1_n_5 ;
  wire \pseudo_cksum_reg[15]_i_1_n_6 ;
  wire \pseudo_cksum_reg[15]_i_1_n_7 ;
  wire \pseudo_cksum_reg[15]_i_2_n_0 ;
  wire \pseudo_cksum_reg[15]_i_2_n_1 ;
  wire \pseudo_cksum_reg[15]_i_2_n_2 ;
  wire \pseudo_cksum_reg[15]_i_2_n_3 ;
  wire \pseudo_cksum_reg[15]_i_2_n_4 ;
  wire \pseudo_cksum_reg[15]_i_2_n_5 ;
  wire \pseudo_cksum_reg[15]_i_2_n_6 ;
  wire \pseudo_cksum_reg[15]_i_2_n_7 ;
  wire \pseudo_cksum_reg[16]_i_2_n_7 ;
  wire \pseudo_cksum_reg[7]_i_1_n_0 ;
  wire \pseudo_cksum_reg[7]_i_1_n_1 ;
  wire \pseudo_cksum_reg[7]_i_1_n_2 ;
  wire \pseudo_cksum_reg[7]_i_1_n_3 ;
  wire \pseudo_cksum_reg[7]_i_1_n_4 ;
  wire \pseudo_cksum_reg[7]_i_1_n_5 ;
  wire \pseudo_cksum_reg[7]_i_1_n_6 ;
  wire \pseudo_cksum_reg[7]_i_1_n_7 ;
  wire \pseudo_cksum_reg[7]_i_2_n_0 ;
  wire \pseudo_cksum_reg[7]_i_2_n_1 ;
  wire \pseudo_cksum_reg[7]_i_2_n_2 ;
  wire \pseudo_cksum_reg[7]_i_2_n_3 ;
  wire \pseudo_cksum_reg[7]_i_2_n_4 ;
  wire \pseudo_cksum_reg[7]_i_2_n_5 ;
  wire \pseudo_cksum_reg[7]_i_2_n_6 ;
  wire \pseudo_cksum_reg[7]_i_2_n_7 ;
  wire read_cmd_p1;
  wire \repeat_cnt[6]_i_2_n_0 ;
  wire \repeat_cnt[8]_i_1_n_0 ;
  wire \repeat_cnt[8]_i_3_n_0 ;
  wire [8:0]repeat_cnt_reg;
  wire repeating_p1_i_1_n_0;
  wire repeating_p1_i_2_n_0;
  wire repeating_p1_reg_n_0;
  wire reset_offset_p0;
  wire reset_offset_p0_reg_0;
  wire sel;
  wire [15:0]use_p2;
  wire [15:0]value_p2;
  wire [7:0]\NLW_cksum_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_cksum_reg[16]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_cksum_reg[16]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_cksum_reg[16]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_pseudo_cksum_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_pseudo_cksum_reg[16]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_pseudo_cksum_reg[16]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_pseudo_cksum_reg[16]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    active_p0_i_2
       (.I0(active_p0_reg_1),
        .I1(WEA),
        .I2(\dyn_gen_stat_reg[gen_dhcp_disc]_0 ),
        .I3(active_p1),
        .O(active_p0_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    active_p0_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(active_p0_reg_3),
        .Q(active_p0_reg_1),
        .R(in));
  FDRE #(
    .INIT(1'b0)) 
    active_p1_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(active_p0_reg_1),
        .Q(active_p1),
        .R(in));
  FDRE #(
    .INIT(1'b0)) 
    active_p2_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(active_p1),
        .Q(WEA),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    \cksum[15]_i_10 
       (.I0(\cmd_p2_reg_n_0_[2] ),
        .I1(pseudo_cksum[15]),
        .I2(\cmd_p2_reg_n_0_[3] ),
        .I3(fold_cksum[15]),
        .I4(use_p2[15]),
        .O(\cksum[15]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    \cksum[15]_i_11 
       (.I0(\cmd_p2_reg_n_0_[2] ),
        .I1(pseudo_cksum[14]),
        .I2(\cmd_p2_reg_n_0_[3] ),
        .I3(fold_cksum[14]),
        .I4(use_p2[14]),
        .O(\cksum[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    \cksum[15]_i_12 
       (.I0(\cmd_p2_reg_n_0_[2] ),
        .I1(pseudo_cksum[13]),
        .I2(\cmd_p2_reg_n_0_[3] ),
        .I3(fold_cksum[13]),
        .I4(use_p2[13]),
        .O(\cksum[15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    \cksum[15]_i_13 
       (.I0(\cmd_p2_reg_n_0_[2] ),
        .I1(pseudo_cksum[12]),
        .I2(\cmd_p2_reg_n_0_[3] ),
        .I3(fold_cksum[12]),
        .I4(use_p2[12]),
        .O(\cksum[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    \cksum[15]_i_14 
       (.I0(\cmd_p2_reg_n_0_[2] ),
        .I1(pseudo_cksum[11]),
        .I2(\cmd_p2_reg_n_0_[3] ),
        .I3(fold_cksum[11]),
        .I4(use_p2[11]),
        .O(\cksum[15]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    \cksum[15]_i_15 
       (.I0(\cmd_p2_reg_n_0_[2] ),
        .I1(pseudo_cksum[10]),
        .I2(\cmd_p2_reg_n_0_[3] ),
        .I3(fold_cksum[10]),
        .I4(use_p2[10]),
        .O(\cksum[15]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    \cksum[15]_i_16 
       (.I0(\cmd_p2_reg_n_0_[2] ),
        .I1(pseudo_cksum[9]),
        .I2(\cmd_p2_reg_n_0_[3] ),
        .I3(fold_cksum[9]),
        .I4(use_p2[9]),
        .O(\cksum[15]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    \cksum[15]_i_17 
       (.I0(\cmd_p2_reg_n_0_[2] ),
        .I1(pseudo_cksum[8]),
        .I2(\cmd_p2_reg_n_0_[3] ),
        .I3(fold_cksum[8]),
        .I4(use_p2[8]),
        .O(\cksum[15]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cksum[15]_i_2 
       (.I0(mux_value_p2[15]),
        .I1(value_p2[15]),
        .I2(\cmd_p2_reg_n_0_[0] ),
        .O(use_p2[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \cksum[15]_i_3 
       (.I0(mux_value_p2[14]),
        .I1(value_p2[14]),
        .I2(\cmd_p2_reg_n_0_[0] ),
        .O(use_p2[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \cksum[15]_i_4 
       (.I0(mux_value_p2[13]),
        .I1(value_p2[13]),
        .I2(\cmd_p2_reg_n_0_[0] ),
        .O(use_p2[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \cksum[15]_i_5 
       (.I0(mux_value_p2[12]),
        .I1(value_p2[12]),
        .I2(\cmd_p2_reg_n_0_[0] ),
        .O(use_p2[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \cksum[15]_i_6 
       (.I0(mux_value_p2[11]),
        .I1(value_p2[11]),
        .I2(\cmd_p2_reg_n_0_[0] ),
        .O(use_p2[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \cksum[15]_i_7 
       (.I0(mux_value_p2[10]),
        .I1(value_p2[10]),
        .I2(\cmd_p2_reg_n_0_[0] ),
        .O(use_p2[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \cksum[15]_i_8 
       (.I0(mux_value_p2[9]),
        .I1(value_p2[9]),
        .I2(\cmd_p2_reg_n_0_[0] ),
        .O(use_p2[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \cksum[15]_i_9 
       (.I0(mux_value_p2[8]),
        .I1(value_p2[8]),
        .I2(\cmd_p2_reg_n_0_[0] ),
        .O(use_p2[8]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \cksum[16]_i_2 
       (.I0(fold_cksum[16]),
        .I1(\cmd_p2_reg_n_0_[3] ),
        .I2(pseudo_cksum[16]),
        .I3(\cmd_p2_reg_n_0_[2] ),
        .O(\cksum[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    \cksum[7]_i_10 
       (.I0(\cmd_p2_reg_n_0_[2] ),
        .I1(pseudo_cksum[7]),
        .I2(\cmd_p2_reg_n_0_[3] ),
        .I3(fold_cksum[7]),
        .I4(use_p2[7]),
        .O(\cksum[7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    \cksum[7]_i_11 
       (.I0(\cmd_p2_reg_n_0_[2] ),
        .I1(pseudo_cksum[6]),
        .I2(\cmd_p2_reg_n_0_[3] ),
        .I3(fold_cksum[6]),
        .I4(use_p2[6]),
        .O(\cksum[7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    \cksum[7]_i_12 
       (.I0(\cmd_p2_reg_n_0_[2] ),
        .I1(pseudo_cksum[5]),
        .I2(\cmd_p2_reg_n_0_[3] ),
        .I3(fold_cksum[5]),
        .I4(use_p2[5]),
        .O(\cksum[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    \cksum[7]_i_13 
       (.I0(\cmd_p2_reg_n_0_[2] ),
        .I1(pseudo_cksum[4]),
        .I2(\cmd_p2_reg_n_0_[3] ),
        .I3(fold_cksum[4]),
        .I4(use_p2[4]),
        .O(\cksum[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    \cksum[7]_i_14 
       (.I0(\cmd_p2_reg_n_0_[2] ),
        .I1(pseudo_cksum[3]),
        .I2(\cmd_p2_reg_n_0_[3] ),
        .I3(fold_cksum[3]),
        .I4(use_p2[3]),
        .O(\cksum[7]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    \cksum[7]_i_15 
       (.I0(\cmd_p2_reg_n_0_[2] ),
        .I1(pseudo_cksum[2]),
        .I2(\cmd_p2_reg_n_0_[3] ),
        .I3(fold_cksum[2]),
        .I4(use_p2[2]),
        .O(\cksum[7]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    \cksum[7]_i_16 
       (.I0(\cmd_p2_reg_n_0_[2] ),
        .I1(pseudo_cksum[1]),
        .I2(\cmd_p2_reg_n_0_[3] ),
        .I3(fold_cksum[1]),
        .I4(use_p2[1]),
        .O(\cksum[7]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hBABF4540)) 
    \cksum[7]_i_17 
       (.I0(\cmd_p2_reg_n_0_[2] ),
        .I1(pseudo_cksum[0]),
        .I2(\cmd_p2_reg_n_0_[3] ),
        .I3(fold_cksum[0]),
        .I4(use_p2[0]),
        .O(\cksum[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cksum[7]_i_19 
       (.I0(\cksum_reg_n_0_[0] ),
        .I1(\cksum_reg_n_0_[16] ),
        .O(\cksum[7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \cksum[7]_i_2 
       (.I0(mux_value_p2[7]),
        .I1(value_p2[7]),
        .I2(\cmd_p2_reg_n_0_[0] ),
        .O(use_p2[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \cksum[7]_i_3 
       (.I0(mux_value_p2[6]),
        .I1(value_p2[6]),
        .I2(\cmd_p2_reg_n_0_[0] ),
        .O(use_p2[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \cksum[7]_i_4 
       (.I0(mux_value_p2[5]),
        .I1(value_p2[5]),
        .I2(\cmd_p2_reg_n_0_[0] ),
        .O(use_p2[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \cksum[7]_i_5 
       (.I0(mux_value_p2[4]),
        .I1(value_p2[4]),
        .I2(\cmd_p2_reg_n_0_[0] ),
        .O(use_p2[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \cksum[7]_i_6 
       (.I0(mux_value_p2[3]),
        .I1(value_p2[3]),
        .I2(\cmd_p2_reg_n_0_[0] ),
        .O(use_p2[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \cksum[7]_i_7 
       (.I0(mux_value_p2[2]),
        .I1(value_p2[2]),
        .I2(\cmd_p2_reg_n_0_[0] ),
        .O(use_p2[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \cksum[7]_i_8 
       (.I0(mux_value_p2[1]),
        .I1(value_p2[1]),
        .I2(\cmd_p2_reg_n_0_[0] ),
        .O(use_p2[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \cksum[7]_i_9 
       (.I0(mux_value_p2[0]),
        .I1(value_p2[0]),
        .I2(\cmd_p2_reg_n_0_[0] ),
        .O(use_p2[0]));
  FDRE #(
    .INIT(1'b0)) 
    \cksum_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cksum_reg[7]_i_1_n_15 ),
        .Q(\cksum_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cksum_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cksum_reg[15]_i_1_n_13 ),
        .Q(\cksum_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cksum_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cksum_reg[15]_i_1_n_12 ),
        .Q(\cksum_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cksum_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cksum_reg[15]_i_1_n_11 ),
        .Q(\cksum_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cksum_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cksum_reg[15]_i_1_n_10 ),
        .Q(\cksum_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cksum_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cksum_reg[15]_i_1_n_9 ),
        .Q(\cksum_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cksum_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cksum_reg[15]_i_1_n_8 ),
        .Q(\cksum_reg_n_0_[15] ),
        .R(1'b0));
  CARRY8 \cksum_reg[15]_i_1 
       (.CI(\cksum_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\cksum_reg[15]_i_1_n_0 ,\cksum_reg[15]_i_1_n_1 ,\cksum_reg[15]_i_1_n_2 ,\cksum_reg[15]_i_1_n_3 ,\cksum_reg[15]_i_1_n_4 ,\cksum_reg[15]_i_1_n_5 ,\cksum_reg[15]_i_1_n_6 ,\cksum_reg[15]_i_1_n_7 }),
        .DI(use_p2[15:8]),
        .O({\cksum_reg[15]_i_1_n_8 ,\cksum_reg[15]_i_1_n_9 ,\cksum_reg[15]_i_1_n_10 ,\cksum_reg[15]_i_1_n_11 ,\cksum_reg[15]_i_1_n_12 ,\cksum_reg[15]_i_1_n_13 ,\cksum_reg[15]_i_1_n_14 ,\cksum_reg[15]_i_1_n_15 }),
        .S({\cksum[15]_i_10_n_0 ,\cksum[15]_i_11_n_0 ,\cksum[15]_i_12_n_0 ,\cksum[15]_i_13_n_0 ,\cksum[15]_i_14_n_0 ,\cksum[15]_i_15_n_0 ,\cksum[15]_i_16_n_0 ,\cksum[15]_i_17_n_0 }));
  CARRY8 \cksum_reg[15]_i_18 
       (.CI(\cksum_reg[7]_i_18_n_0 ),
        .CI_TOP(1'b0),
        .CO({\cksum_reg[15]_i_18_n_0 ,\cksum_reg[15]_i_18_n_1 ,\cksum_reg[15]_i_18_n_2 ,\cksum_reg[15]_i_18_n_3 ,\cksum_reg[15]_i_18_n_4 ,\cksum_reg[15]_i_18_n_5 ,\cksum_reg[15]_i_18_n_6 ,\cksum_reg[15]_i_18_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(fold_cksum[15:8]),
        .S({\cksum_reg_n_0_[15] ,\cksum_reg_n_0_[14] ,\cksum_reg_n_0_[13] ,\cksum_reg_n_0_[12] ,\cksum_reg_n_0_[11] ,\cksum_reg_n_0_[10] ,\cksum_reg_n_0_[9] ,\cksum_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \cksum_reg[16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cksum_reg[16]_i_1_n_15 ),
        .Q(\cksum_reg_n_0_[16] ),
        .R(\cmd_p2_reg_n_0_[2] ));
  CARRY8 \cksum_reg[16]_i_1 
       (.CI(\cksum_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_cksum_reg[16]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cksum_reg[16]_i_1_O_UNCONNECTED [7:1],\cksum_reg[16]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\cksum[16]_i_2_n_0 }));
  CARRY8 \cksum_reg[16]_i_3 
       (.CI(\cksum_reg[15]_i_18_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_cksum_reg[16]_i_3_CO_UNCONNECTED [7:1],fold_cksum[16]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cksum_reg[16]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \cksum_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cksum_reg[7]_i_1_n_14 ),
        .Q(\cksum_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cksum_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cksum_reg[7]_i_1_n_13 ),
        .Q(\cksum_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cksum_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cksum_reg[7]_i_1_n_12 ),
        .Q(\cksum_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cksum_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cksum_reg[7]_i_1_n_11 ),
        .Q(\cksum_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cksum_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cksum_reg[7]_i_1_n_10 ),
        .Q(\cksum_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cksum_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cksum_reg[7]_i_1_n_9 ),
        .Q(\cksum_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cksum_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cksum_reg[7]_i_1_n_8 ),
        .Q(\cksum_reg_n_0_[7] ),
        .R(1'b0));
  CARRY8 \cksum_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\cksum_reg[7]_i_1_n_0 ,\cksum_reg[7]_i_1_n_1 ,\cksum_reg[7]_i_1_n_2 ,\cksum_reg[7]_i_1_n_3 ,\cksum_reg[7]_i_1_n_4 ,\cksum_reg[7]_i_1_n_5 ,\cksum_reg[7]_i_1_n_6 ,\cksum_reg[7]_i_1_n_7 }),
        .DI(use_p2[7:0]),
        .O({\cksum_reg[7]_i_1_n_8 ,\cksum_reg[7]_i_1_n_9 ,\cksum_reg[7]_i_1_n_10 ,\cksum_reg[7]_i_1_n_11 ,\cksum_reg[7]_i_1_n_12 ,\cksum_reg[7]_i_1_n_13 ,\cksum_reg[7]_i_1_n_14 ,\cksum_reg[7]_i_1_n_15 }),
        .S({\cksum[7]_i_10_n_0 ,\cksum[7]_i_11_n_0 ,\cksum[7]_i_12_n_0 ,\cksum[7]_i_13_n_0 ,\cksum[7]_i_14_n_0 ,\cksum[7]_i_15_n_0 ,\cksum[7]_i_16_n_0 ,\cksum[7]_i_17_n_0 }));
  CARRY8 \cksum_reg[7]_i_18 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\cksum_reg[7]_i_18_n_0 ,\cksum_reg[7]_i_18_n_1 ,\cksum_reg[7]_i_18_n_2 ,\cksum_reg[7]_i_18_n_3 ,\cksum_reg[7]_i_18_n_4 ,\cksum_reg[7]_i_18_n_5 ,\cksum_reg[7]_i_18_n_6 ,\cksum_reg[7]_i_18_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\cksum_reg_n_0_[0] }),
        .O(fold_cksum[7:0]),
        .S({\cksum_reg_n_0_[7] ,\cksum_reg_n_0_[6] ,\cksum_reg_n_0_[5] ,\cksum_reg_n_0_[4] ,\cksum_reg_n_0_[3] ,\cksum_reg_n_0_[2] ,\cksum_reg_n_0_[1] ,\cksum[7]_i_19_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cksum_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cksum_reg[15]_i_1_n_15 ),
        .Q(\cksum_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cksum_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cksum_reg[15]_i_1_n_14 ),
        .Q(\cksum_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h080C0A6013806500)) 
    \cmd_p1[0]_i_4 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h08F8040402D06015)) 
    \cmd_p1[0]_i_5 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[6]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[5]),
        .O(\cmd_p1[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00E101950868422A)) 
    \cmd_p1[0]_i_6 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[6]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[4]),
        .O(\cmd_p1[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h085C002002D6201D)) 
    \cmd_p1[0]_i_7 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[6]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[5]),
        .O(\cmd_p1[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h030602243802256B)) 
    \cmd_p1[16]_i_4 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[6]),
        .O(\cmd_p1[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0071034404C6813F)) 
    \cmd_p1[16]_i_5 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[4]),
        .I3(cmdi_p0_reg_rep[7]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[6]),
        .O(\cmd_p1[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h04080C46F9806741)) 
    \cmd_p1[16]_i_6 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[5]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[6]),
        .O(\cmd_p1[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0903513D020B7882)) 
    \cmd_p1[16]_i_7 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[5]),
        .I4(cmdi_p0_reg_rep[6]),
        .I5(cmdi_p0_reg_rep[4]),
        .O(\cmd_p1[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000C07443AA0824B)) 
    \cmd_p1[17]_i_4 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[5]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[6]),
        .O(\cmd_p1[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0A04002A35560348)) 
    \cmd_p1[17]_i_5 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h04050C447A0B9501)) 
    \cmd_p1[17]_i_6 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[6]),
        .O(\cmd_p1[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h010200020B6081F5)) 
    \cmd_p1[17]_i_7 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[6]),
        .O(\cmd_p1[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0D00042438906623)) 
    \cmd_p1[18]_i_4 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[5]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[6]),
        .O(\cmd_p1[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h030800C83413040A)) 
    \cmd_p1[18]_i_5 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[5]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[6]),
        .O(\cmd_p1[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0080014E5A8028B5)) 
    \cmd_p1[18]_i_6 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[5]),
        .I3(cmdi_p0_reg_rep[7]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[6]),
        .O(\cmd_p1[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h01100135028B2600)) 
    \cmd_p1[18]_i_7 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[6]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[4]),
        .O(\cmd_p1[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00B8042602A24603)) 
    \cmd_p1[19]_i_4 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[6]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[5]),
        .O(\cmd_p1[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0B0000C80417C008)) 
    \cmd_p1[19]_i_5 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[5]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[6]),
        .O(\cmd_p1[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0801989004540301)) 
    \cmd_p1[19]_i_6 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[5]),
        .I4(cmdi_p0_reg_rep[6]),
        .I5(cmdi_p0_reg_rep[4]),
        .O(\cmd_p1[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h09000A420231C000)) 
    \cmd_p1[19]_i_7 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[5]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[6]),
        .O(\cmd_p1[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0210024000820020)) 
    \cmd_p1[1]_i_4 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[5]),
        .I2(cmdi_p0_reg_rep[4]),
        .I3(cmdi_p0_reg_rep[6]),
        .I4(cmdi_p0_reg_rep[7]),
        .I5(cmdi_p0_reg_rep[3]),
        .O(\cmd_p1[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000211010008)) 
    \cmd_p1[1]_i_5 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[7]),
        .I2(cmdi_p0_reg_rep[4]),
        .I3(cmdi_p0_reg_rep[6]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[3]),
        .O(\cmd_p1[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000008004002010)) 
    \cmd_p1[1]_i_6 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[5]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[6]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000800202112A800)) 
    \cmd_p1[1]_i_7 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[7]),
        .I2(cmdi_p0_reg_rep[5]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[6]),
        .I5(cmdi_p0_reg_rep[3]),
        .O(\cmd_p1[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00048080A0648063)) 
    \cmd_p1[20]_i_4 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[5]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[6]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h030001D83443C00A)) 
    \cmd_p1[20]_i_5 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[5]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[6]),
        .O(\cmd_p1[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00800544F0804031)) 
    \cmd_p1[20]_i_6 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[5]),
        .I3(cmdi_p0_reg_rep[7]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[6]),
        .O(\cmd_p1[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h010012090207D280)) 
    \cmd_p1[20]_i_7 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[5]),
        .I4(cmdi_p0_reg_rep[6]),
        .I5(cmdi_p0_reg_rep[4]),
        .O(\cmd_p1[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000480648063)) 
    \cmd_p1[21]_i_4 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[5]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[6]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000C00823400038A)) 
    \cmd_p1[21]_i_5 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h008C084410A00031)) 
    \cmd_p1[21]_i_6 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[5]),
        .I3(cmdi_p0_reg_rep[7]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[6]),
        .O(\cmd_p1[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000C000811220160)) 
    \cmd_p1[21]_i_7 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000002440468063)) 
    \cmd_p1[22]_i_4 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[5]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[6]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00040082340207C8)) 
    \cmd_p1[22]_i_5 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00CC004C10A00031)) 
    \cmd_p1[22]_i_6 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[5]),
        .I3(cmdi_p0_reg_rep[7]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[6]),
        .O(\cmd_p1[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000C000011A10120)) 
    \cmd_p1[22]_i_7 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cmd_p1[23]_i_1 
       (.I0(\cmd_p1[29]_i_2_n_0 ),
        .I1(\cmd_p1[23]_i_2_n_0 ),
        .I2(\cmdi_p0_reg[0]_0 ),
        .I3(\cmd_p1[23]_i_3_n_0 ),
        .I4(cmdi_p0_reg_rep[2]),
        .I5(\cmd_p1[23]_i_4_n_0 ),
        .O(\cmd_p1[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080004410800031)) 
    \cmd_p1[23]_i_2 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[5]),
        .I3(cmdi_p0_reg_rep[7]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[6]),
        .O(\cmd_p1[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000008035000388)) 
    \cmd_p1[23]_i_3 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008448063)) 
    \cmd_p1[23]_i_4 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[5]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[6]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h08080716180006C3)) 
    \cmd_p1[24]_i_4 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[5]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[6]),
        .O(\cmd_p1[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000002887780C788)) 
    \cmd_p1[24]_i_5 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00008888010C7751)) 
    \cmd_p1[24]_i_6 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[5]),
        .I4(cmdi_p0_reg_rep[7]),
        .I5(cmdi_p0_reg_rep[4]),
        .O(\cmd_p1[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0008000E11A241E0)) 
    \cmd_p1[24]_i_7 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0004180E090410C3)) 
    \cmd_p1[25]_i_4 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[6]),
        .I5(cmdi_p0_reg_rep[5]),
        .O(\cmd_p1[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000028837008388)) 
    \cmd_p1[25]_i_5 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000020888738045)) 
    \cmd_p1[25]_i_6 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0008000251200120)) 
    \cmd_p1[25]_i_7 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0004080E01140003)) 
    \cmd_p1[26]_i_4 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[6]),
        .I5(cmdi_p0_reg_rep[5]),
        .O(\cmd_p1[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000028836804388)) 
    \cmd_p1[26]_i_5 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0012808800147535)) 
    \cmd_p1[26]_i_6 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[5]),
        .I3(cmdi_p0_reg_rep[6]),
        .I4(cmdi_p0_reg_rep[7]),
        .I5(cmdi_p0_reg_rep[4]),
        .O(\cmd_p1[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0008000050200120)) 
    \cmd_p1[26]_i_7 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cmd_p1[27]_i_1 
       (.I0(\cmd_p1[27]_i_2_n_0 ),
        .I1(\cmd_p1[31]_i_4_n_0 ),
        .I2(\cmdi_p0_reg[0]_0 ),
        .I3(\cmd_p1[27]_i_3_n_0 ),
        .I4(cmdi_p0_reg_rep[2]),
        .I5(\cmd_p1[27]_i_4_n_0 ),
        .O(\cmd_p1[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0808000010600120)) 
    \cmd_p1[27]_i_2 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000028036000388)) 
    \cmd_p1[27]_i_3 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008014600080057)) 
    \cmd_p1[27]_i_4 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[7]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[5]),
        .O(\cmd_p1[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0008040600100443)) 
    \cmd_p1[28]_i_4 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[6]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[5]),
        .O(\cmd_p1[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000002883600C388)) 
    \cmd_p1[28]_i_5 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000020C88738041)) 
    \cmd_p1[28]_i_6 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000008010221100)) 
    \cmd_p1[28]_i_7 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[7]),
        .I2(cmdi_p0_reg_rep[5]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[6]),
        .I5(cmdi_p0_reg_rep[3]),
        .O(\cmd_p1[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cmd_p1[29]_i_1 
       (.I0(\cmd_p1[29]_i_2_n_0 ),
        .I1(\cmd_p1[29]_i_3_n_0 ),
        .I2(\cmdi_p0_reg[0]_0 ),
        .I3(\cmd_p1[29]_i_4_n_0 ),
        .I4(cmdi_p0_reg_rep[2]),
        .I5(\cmd_p1[29]_i_5_n_0 ),
        .O(\cmd_p1[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008010220108)) 
    \cmd_p1[29]_i_2 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[7]),
        .I2(cmdi_p0_reg_rep[5]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[6]),
        .I5(cmdi_p0_reg_rep[3]),
        .O(\cmd_p1[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000020C88730041)) 
    \cmd_p1[29]_i_3 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000002883700C388)) 
    \cmd_p1[29]_i_4 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0018040608100403)) 
    \cmd_p1[29]_i_5 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[6]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[5]),
        .O(\cmd_p1[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000800001000000)) 
    \cmd_p1[2]_i_2 
       (.I0(cmdi_p0_reg_rep[2]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[5]),
        .I3(\cmd_p1[2]_i_4_n_0 ),
        .I4(cmdi_p0_reg_rep[7]),
        .I5(cmdi_p0_reg_rep[1]),
        .O(\cmd_p1[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000404A404)) 
    \cmd_p1[2]_i_3 
       (.I0(cmdi_p0_reg_rep[3]),
        .I1(\cmd_p1[2]_i_5_n_0 ),
        .I2(cmdi_p0_reg_rep[1]),
        .I3(\cmd_p1[2]_i_6_n_0 ),
        .I4(cmdi_p0_reg_rep[7]),
        .I5(cmdi_p0_reg_rep[2]),
        .O(\cmd_p1[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmd_p1[2]_i_4 
       (.I0(cmdi_p0_reg_rep[6]),
        .I1(cmdi_p0_reg_rep[4]),
        .O(\cmd_p1[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h0210)) 
    \cmd_p1[2]_i_5 
       (.I0(cmdi_p0_reg_rep[7]),
        .I1(cmdi_p0_reg_rep[4]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[5]),
        .O(\cmd_p1[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \cmd_p1[2]_i_6 
       (.I0(cmdi_p0_reg_rep[6]),
        .I1(cmdi_p0_reg_rep[4]),
        .I2(cmdi_p0_reg_rep[5]),
        .O(\cmd_p1[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0218040608001443)) 
    \cmd_p1[30]_i_4 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[6]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[5]),
        .O(\cmd_p1[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0300072B08991008)) 
    \cmd_p1[30]_i_5 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[5]),
        .I4(cmdi_p0_reg_rep[6]),
        .I5(cmdi_p0_reg_rep[4]),
        .O(\cmd_p1[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0908080806132501)) 
    \cmd_p1[30]_i_6 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[6]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[4]),
        .O(\cmd_p1[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0200000801026434)) 
    \cmd_p1[30]_i_7 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[4]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[5]),
        .I4(cmdi_p0_reg_rep[7]),
        .I5(cmdi_p0_reg_rep[3]),
        .O(\cmd_p1[30]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h002A)) 
    \cmd_p1[31]_i_1 
       (.I0(active_p0_reg_1),
        .I1(read_cmd_p1),
        .I2(p_0_in22_in),
        .I3(repeating_p1_reg_n_0),
        .O(active_p0_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cmd_p1[31]_i_2 
       (.I0(\cmd_p1[31]_i_3_n_0 ),
        .I1(\cmd_p1[31]_i_4_n_0 ),
        .I2(\cmdi_p0_reg[0]_0 ),
        .I3(\cmd_p1[31]_i_5_n_0 ),
        .I4(cmdi_p0_reg_rep[2]),
        .I5(\cmd_p1[31]_i_6_n_0 ),
        .O(\cmd_p1[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000008010220100)) 
    \cmd_p1[31]_i_3 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[7]),
        .I2(cmdi_p0_reg_rep[5]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[6]),
        .I5(cmdi_p0_reg_rep[3]),
        .O(\cmd_p1[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000008080380B)) 
    \cmd_p1[31]_i_4 
       (.I0(cmdi_p0_reg_rep[5]),
        .I1(cmdi_p0_reg_rep[1]),
        .I2(cmdi_p0_reg_rep[3]),
        .I3(cmdi_p0_reg_rep[6]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000002803600038A)) 
    \cmd_p1[31]_i_5 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0018040600000403)) 
    \cmd_p1[31]_i_6 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[6]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[5]),
        .O(\cmd_p1[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000008F008000)) 
    \cmd_p1[3]_i_2 
       (.I0(\cmd_p1[5]_i_8_n_0 ),
        .I1(cmdi_p0_reg_rep[7]),
        .I2(cmdi_p0_reg_rep[2]),
        .I3(cmdi_p0_reg_rep[3]),
        .I4(\cmd_p1[4]_i_6_n_0 ),
        .I5(cmdi_p0_reg_rep[1]),
        .O(\cmd_p1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F00000000200020)) 
    \cmd_p1[3]_i_3 
       (.I0(\cmd_p1[5]_i_8_n_0 ),
        .I1(cmdi_p0_reg_rep[7]),
        .I2(cmdi_p0_reg_rep[2]),
        .I3(cmdi_p0_reg_rep[3]),
        .I4(\cmd_p1[5]_i_5_n_0 ),
        .I5(cmdi_p0_reg_rep[1]),
        .O(\cmd_p1[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB0A080A0000F0000)) 
    \cmd_p1[4]_i_2 
       (.I0(\cmd_p1[5]_i_5_n_0 ),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[2]),
        .I3(cmdi_p0_reg_rep[7]),
        .I4(\cmd_p1[5]_i_8_n_0 ),
        .I5(cmdi_p0_reg_rep[1]),
        .O(\cmd_p1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88FF8800F000F000)) 
    \cmd_p1[4]_i_3 
       (.I0(\cmd_p1[4]_i_4_n_0 ),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(\cmd_p1[4]_i_5_n_0 ),
        .I3(cmdi_p0_reg_rep[2]),
        .I4(\cmd_p1[4]_i_6_n_0 ),
        .I5(cmdi_p0_reg_rep[1]),
        .O(\cmd_p1[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \cmd_p1[4]_i_4 
       (.I0(cmdi_p0_reg_rep[5]),
        .I1(cmdi_p0_reg_rep[4]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \cmd_p1[4]_i_5 
       (.I0(cmdi_p0_reg_rep[7]),
        .I1(cmdi_p0_reg_rep[4]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[5]),
        .I4(cmdi_p0_reg_rep[3]),
        .O(\cmd_p1[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \cmd_p1[4]_i_6 
       (.I0(cmdi_p0_reg_rep[5]),
        .I1(cmdi_p0_reg_rep[4]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h300033BB30000088)) 
    \cmd_p1[5]_i_2 
       (.I0(\cmd_p1[5]_i_4_n_0 ),
        .I1(cmdi_p0_reg_rep[2]),
        .I2(\cmd_p1[5]_i_5_n_0 ),
        .I3(cmdi_p0_reg_rep[3]),
        .I4(cmdi_p0_reg_rep[1]),
        .I5(\cmd_p1[5]_i_6_n_0 ),
        .O(\cmd_p1[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \cmd_p1[5]_i_3 
       (.I0(\cmd_p1[5]_i_7_n_0 ),
        .I1(cmdi_p0_reg_rep[2]),
        .I2(cmdi_p0_reg_rep[3]),
        .I3(\cmd_p1[5]_i_8_n_0 ),
        .I4(cmdi_p0_reg_rep[7]),
        .I5(cmdi_p0_reg_rep[1]),
        .O(\cmd_p1[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \cmd_p1[5]_i_4 
       (.I0(cmdi_p0_reg_rep[5]),
        .I1(cmdi_p0_reg_rep[4]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \cmd_p1[5]_i_5 
       (.I0(cmdi_p0_reg_rep[4]),
        .I1(cmdi_p0_reg_rep[6]),
        .I2(cmdi_p0_reg_rep[5]),
        .O(\cmd_p1[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h04080000)) 
    \cmd_p1[5]_i_6 
       (.I0(cmdi_p0_reg_rep[5]),
        .I1(cmdi_p0_reg_rep[4]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[7]),
        .I4(cmdi_p0_reg_rep[3]),
        .O(\cmd_p1[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000080021800000)) 
    \cmd_p1[5]_i_7 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[7]),
        .I2(cmdi_p0_reg_rep[4]),
        .I3(cmdi_p0_reg_rep[6]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[3]),
        .O(\cmd_p1[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \cmd_p1[5]_i_8 
       (.I0(cmdi_p0_reg_rep[6]),
        .I1(cmdi_p0_reg_rep[4]),
        .I2(cmdi_p0_reg_rep[5]),
        .O(\cmd_p1[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h001C001000080028)) 
    \cmd_p1[6]_i_4 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[5]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[7]),
        .I5(cmdi_p0_reg_rep[3]),
        .O(\cmd_p1[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0002000030000400)) 
    \cmd_p1[6]_i_5 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[5]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[6]),
        .I5(cmdi_p0_reg_rep[7]),
        .O(\cmd_p1[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000004300005400)) 
    \cmd_p1[6]_i_6 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[7]),
        .I3(cmdi_p0_reg_rep[6]),
        .I4(cmdi_p0_reg_rep[4]),
        .I5(cmdi_p0_reg_rep[5]),
        .O(\cmd_p1[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00200000100800A0)) 
    \cmd_p1[6]_i_7 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[7]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(cmdi_p0_reg_rep[5]),
        .I5(cmdi_p0_reg_rep[3]),
        .O(\cmd_p1[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h3000BBBB30008888)) 
    \cmd_p1[7]_i_1 
       (.I0(\cmd_p1[7]_i_2_n_0 ),
        .I1(\cmdi_p0_reg[0]_0 ),
        .I2(\cmd_p1[7]_i_3_n_0 ),
        .I3(cmdi_p0_reg_rep[1]),
        .I4(cmdi_p0_reg_rep[2]),
        .I5(\cmd_p1[7]_i_4_n_0 ),
        .O(\cmd_p1[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010004000000020)) 
    \cmd_p1[7]_i_2 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(cmdi_p0_reg_rep[5]),
        .I2(cmdi_p0_reg_rep[4]),
        .I3(cmdi_p0_reg_rep[6]),
        .I4(cmdi_p0_reg_rep[7]),
        .I5(cmdi_p0_reg_rep[3]),
        .O(\cmd_p1[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \cmd_p1[7]_i_3 
       (.I0(cmdi_p0_reg_rep[7]),
        .I1(cmdi_p0_reg_rep[4]),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(cmdi_p0_reg_rep[5]),
        .I4(cmdi_p0_reg_rep[3]),
        .O(\cmd_p1[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000080)) 
    \cmd_p1[7]_i_4 
       (.I0(cmdi_p0_reg_rep[7]),
        .I1(cmdi_p0_reg_rep[6]),
        .I2(cmdi_p0_reg_rep[4]),
        .I3(cmdi_p0_reg_rep[5]),
        .I4(cmdi_p0_reg_rep[3]),
        .I5(cmdi_p0_reg_rep[1]),
        .O(\cmd_p1[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[0] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1_reg[0]_i_1_n_0 ),
        .Q(\cmd_p1_reg_n_0_[0] ),
        .R(1'b0));
  MUXF8 \cmd_p1_reg[0]_i_1 
       (.I0(\cmd_p1_reg[0]_i_2_n_0 ),
        .I1(\cmd_p1_reg[0]_i_3_n_0 ),
        .O(\cmd_p1_reg[0]_i_1_n_0 ),
        .S(\cmdi_p0_reg[0]_0 ));
  MUXF7 \cmd_p1_reg[0]_i_2 
       (.I0(\cmd_p1[0]_i_4_n_0 ),
        .I1(\cmd_p1[0]_i_5_n_0 ),
        .O(\cmd_p1_reg[0]_i_2_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  MUXF7 \cmd_p1_reg[0]_i_3 
       (.I0(\cmd_p1[0]_i_6_n_0 ),
        .I1(\cmd_p1[0]_i_7_n_0 ),
        .O(\cmd_p1_reg[0]_i_3_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[16] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1_reg[16]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  MUXF8 \cmd_p1_reg[16]_i_1 
       (.I0(\cmd_p1_reg[16]_i_2_n_0 ),
        .I1(\cmd_p1_reg[16]_i_3_n_0 ),
        .O(\cmd_p1_reg[16]_i_1_n_0 ),
        .S(\cmdi_p0_reg[0]_0 ));
  MUXF7 \cmd_p1_reg[16]_i_2 
       (.I0(\cmd_p1[16]_i_4_n_0 ),
        .I1(\cmd_p1[16]_i_5_n_0 ),
        .O(\cmd_p1_reg[16]_i_2_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  MUXF7 \cmd_p1_reg[16]_i_3 
       (.I0(\cmd_p1[16]_i_6_n_0 ),
        .I1(\cmd_p1[16]_i_7_n_0 ),
        .O(\cmd_p1_reg[16]_i_3_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[17] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1_reg[17]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  MUXF8 \cmd_p1_reg[17]_i_1 
       (.I0(\cmd_p1_reg[17]_i_2_n_0 ),
        .I1(\cmd_p1_reg[17]_i_3_n_0 ),
        .O(\cmd_p1_reg[17]_i_1_n_0 ),
        .S(\cmdi_p0_reg[0]_0 ));
  MUXF7 \cmd_p1_reg[17]_i_2 
       (.I0(\cmd_p1[17]_i_4_n_0 ),
        .I1(\cmd_p1[17]_i_5_n_0 ),
        .O(\cmd_p1_reg[17]_i_2_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  MUXF7 \cmd_p1_reg[17]_i_3 
       (.I0(\cmd_p1[17]_i_6_n_0 ),
        .I1(\cmd_p1[17]_i_7_n_0 ),
        .O(\cmd_p1_reg[17]_i_3_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[18] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1_reg[18]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  MUXF8 \cmd_p1_reg[18]_i_1 
       (.I0(\cmd_p1_reg[18]_i_2_n_0 ),
        .I1(\cmd_p1_reg[18]_i_3_n_0 ),
        .O(\cmd_p1_reg[18]_i_1_n_0 ),
        .S(\cmdi_p0_reg[0]_0 ));
  MUXF7 \cmd_p1_reg[18]_i_2 
       (.I0(\cmd_p1[18]_i_4_n_0 ),
        .I1(\cmd_p1[18]_i_5_n_0 ),
        .O(\cmd_p1_reg[18]_i_2_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  MUXF7 \cmd_p1_reg[18]_i_3 
       (.I0(\cmd_p1[18]_i_6_n_0 ),
        .I1(\cmd_p1[18]_i_7_n_0 ),
        .O(\cmd_p1_reg[18]_i_3_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[19] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1_reg[19]_i_1_n_0 ),
        .Q(data[3]),
        .R(1'b0));
  MUXF8 \cmd_p1_reg[19]_i_1 
       (.I0(\cmd_p1_reg[19]_i_2_n_0 ),
        .I1(\cmd_p1_reg[19]_i_3_n_0 ),
        .O(\cmd_p1_reg[19]_i_1_n_0 ),
        .S(\cmdi_p0_reg[0]_0 ));
  MUXF7 \cmd_p1_reg[19]_i_2 
       (.I0(\cmd_p1[19]_i_4_n_0 ),
        .I1(\cmd_p1[19]_i_5_n_0 ),
        .O(\cmd_p1_reg[19]_i_2_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  MUXF7 \cmd_p1_reg[19]_i_3 
       (.I0(\cmd_p1[19]_i_6_n_0 ),
        .I1(\cmd_p1[19]_i_7_n_0 ),
        .O(\cmd_p1_reg[19]_i_3_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[1] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1_reg[1]_i_1_n_0 ),
        .Q(p_0_in22_in),
        .R(1'b0));
  MUXF8 \cmd_p1_reg[1]_i_1 
       (.I0(\cmd_p1_reg[1]_i_2_n_0 ),
        .I1(\cmd_p1_reg[1]_i_3_n_0 ),
        .O(\cmd_p1_reg[1]_i_1_n_0 ),
        .S(\cmdi_p0_reg[0]_0 ));
  MUXF7 \cmd_p1_reg[1]_i_2 
       (.I0(\cmd_p1[1]_i_4_n_0 ),
        .I1(\cmd_p1[1]_i_5_n_0 ),
        .O(\cmd_p1_reg[1]_i_2_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  MUXF7 \cmd_p1_reg[1]_i_3 
       (.I0(\cmd_p1[1]_i_6_n_0 ),
        .I1(\cmd_p1[1]_i_7_n_0 ),
        .O(\cmd_p1_reg[1]_i_3_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[20] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1_reg[20]_i_1_n_0 ),
        .Q(data[4]),
        .R(1'b0));
  MUXF8 \cmd_p1_reg[20]_i_1 
       (.I0(\cmd_p1_reg[20]_i_2_n_0 ),
        .I1(\cmd_p1_reg[20]_i_3_n_0 ),
        .O(\cmd_p1_reg[20]_i_1_n_0 ),
        .S(\cmdi_p0_reg[0]_0 ));
  MUXF7 \cmd_p1_reg[20]_i_2 
       (.I0(\cmd_p1[20]_i_4_n_0 ),
        .I1(\cmd_p1[20]_i_5_n_0 ),
        .O(\cmd_p1_reg[20]_i_2_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  MUXF7 \cmd_p1_reg[20]_i_3 
       (.I0(\cmd_p1[20]_i_6_n_0 ),
        .I1(\cmd_p1[20]_i_7_n_0 ),
        .O(\cmd_p1_reg[20]_i_3_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[21] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1_reg[21]_i_1_n_0 ),
        .Q(data[5]),
        .R(1'b0));
  MUXF8 \cmd_p1_reg[21]_i_1 
       (.I0(\cmd_p1_reg[21]_i_2_n_0 ),
        .I1(\cmd_p1_reg[21]_i_3_n_0 ),
        .O(\cmd_p1_reg[21]_i_1_n_0 ),
        .S(\cmdi_p0_reg[0]_0 ));
  MUXF7 \cmd_p1_reg[21]_i_2 
       (.I0(\cmd_p1[21]_i_4_n_0 ),
        .I1(\cmd_p1[21]_i_5_n_0 ),
        .O(\cmd_p1_reg[21]_i_2_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  MUXF7 \cmd_p1_reg[21]_i_3 
       (.I0(\cmd_p1[21]_i_6_n_0 ),
        .I1(\cmd_p1[21]_i_7_n_0 ),
        .O(\cmd_p1_reg[21]_i_3_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[22] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1_reg[22]_i_1_n_0 ),
        .Q(data[6]),
        .R(1'b0));
  MUXF8 \cmd_p1_reg[22]_i_1 
       (.I0(\cmd_p1_reg[22]_i_2_n_0 ),
        .I1(\cmd_p1_reg[22]_i_3_n_0 ),
        .O(\cmd_p1_reg[22]_i_1_n_0 ),
        .S(\cmdi_p0_reg[0]_0 ));
  MUXF7 \cmd_p1_reg[22]_i_2 
       (.I0(\cmd_p1[22]_i_4_n_0 ),
        .I1(\cmd_p1[22]_i_5_n_0 ),
        .O(\cmd_p1_reg[22]_i_2_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  MUXF7 \cmd_p1_reg[22]_i_3 
       (.I0(\cmd_p1[22]_i_6_n_0 ),
        .I1(\cmd_p1[22]_i_7_n_0 ),
        .O(\cmd_p1_reg[22]_i_3_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[23] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1[23]_i_1_n_0 ),
        .Q(data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[24] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1_reg[24]_i_1_n_0 ),
        .Q(data[8]),
        .R(1'b0));
  MUXF8 \cmd_p1_reg[24]_i_1 
       (.I0(\cmd_p1_reg[24]_i_2_n_0 ),
        .I1(\cmd_p1_reg[24]_i_3_n_0 ),
        .O(\cmd_p1_reg[24]_i_1_n_0 ),
        .S(\cmdi_p0_reg[0]_0 ));
  MUXF7 \cmd_p1_reg[24]_i_2 
       (.I0(\cmd_p1[24]_i_4_n_0 ),
        .I1(\cmd_p1[24]_i_5_n_0 ),
        .O(\cmd_p1_reg[24]_i_2_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  MUXF7 \cmd_p1_reg[24]_i_3 
       (.I0(\cmd_p1[24]_i_6_n_0 ),
        .I1(\cmd_p1[24]_i_7_n_0 ),
        .O(\cmd_p1_reg[24]_i_3_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[25] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1_reg[25]_i_1_n_0 ),
        .Q(\cmd_p1_reg_n_0_[25] ),
        .R(1'b0));
  MUXF8 \cmd_p1_reg[25]_i_1 
       (.I0(\cmd_p1_reg[25]_i_2_n_0 ),
        .I1(\cmd_p1_reg[25]_i_3_n_0 ),
        .O(\cmd_p1_reg[25]_i_1_n_0 ),
        .S(\cmdi_p0_reg[0]_0 ));
  MUXF7 \cmd_p1_reg[25]_i_2 
       (.I0(\cmd_p1[25]_i_4_n_0 ),
        .I1(\cmd_p1[25]_i_5_n_0 ),
        .O(\cmd_p1_reg[25]_i_2_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  MUXF7 \cmd_p1_reg[25]_i_3 
       (.I0(\cmd_p1[25]_i_6_n_0 ),
        .I1(\cmd_p1[25]_i_7_n_0 ),
        .O(\cmd_p1_reg[25]_i_3_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[26] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1_reg[26]_i_1_n_0 ),
        .Q(\cmd_p1_reg_n_0_[26] ),
        .R(1'b0));
  MUXF8 \cmd_p1_reg[26]_i_1 
       (.I0(\cmd_p1_reg[26]_i_2_n_0 ),
        .I1(\cmd_p1_reg[26]_i_3_n_0 ),
        .O(\cmd_p1_reg[26]_i_1_n_0 ),
        .S(\cmdi_p0_reg[0]_0 ));
  MUXF7 \cmd_p1_reg[26]_i_2 
       (.I0(\cmd_p1[26]_i_4_n_0 ),
        .I1(\cmd_p1[26]_i_5_n_0 ),
        .O(\cmd_p1_reg[26]_i_2_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  MUXF7 \cmd_p1_reg[26]_i_3 
       (.I0(\cmd_p1[26]_i_6_n_0 ),
        .I1(\cmd_p1[26]_i_7_n_0 ),
        .O(\cmd_p1_reg[26]_i_3_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[27] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1[27]_i_1_n_0 ),
        .Q(\cmd_p1_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[28] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1_reg[28]_i_1_n_0 ),
        .Q(\cmd_p1_reg_n_0_[28] ),
        .R(1'b0));
  MUXF8 \cmd_p1_reg[28]_i_1 
       (.I0(\cmd_p1_reg[28]_i_2_n_0 ),
        .I1(\cmd_p1_reg[28]_i_3_n_0 ),
        .O(\cmd_p1_reg[28]_i_1_n_0 ),
        .S(\cmdi_p0_reg[0]_0 ));
  MUXF7 \cmd_p1_reg[28]_i_2 
       (.I0(\cmd_p1[28]_i_4_n_0 ),
        .I1(\cmd_p1[28]_i_5_n_0 ),
        .O(\cmd_p1_reg[28]_i_2_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  MUXF7 \cmd_p1_reg[28]_i_3 
       (.I0(\cmd_p1[28]_i_6_n_0 ),
        .I1(\cmd_p1[28]_i_7_n_0 ),
        .O(\cmd_p1_reg[28]_i_3_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[29] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1[29]_i_1_n_0 ),
        .Q(\cmd_p1_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[2] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1_reg[2]_i_1_n_0 ),
        .Q(\cmd_p1_reg_n_0_[2] ),
        .R(1'b0));
  MUXF7 \cmd_p1_reg[2]_i_1 
       (.I0(\cmd_p1[2]_i_2_n_0 ),
        .I1(\cmd_p1[2]_i_3_n_0 ),
        .O(\cmd_p1_reg[2]_i_1_n_0 ),
        .S(\cmdi_p0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[30] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1_reg[30]_i_1_n_0 ),
        .Q(\cmd_p1_reg_n_0_[30] ),
        .R(1'b0));
  MUXF8 \cmd_p1_reg[30]_i_1 
       (.I0(\cmd_p1_reg[30]_i_2_n_0 ),
        .I1(\cmd_p1_reg[30]_i_3_n_0 ),
        .O(\cmd_p1_reg[30]_i_1_n_0 ),
        .S(\cmdi_p0_reg[0]_0 ));
  MUXF7 \cmd_p1_reg[30]_i_2 
       (.I0(\cmd_p1[30]_i_4_n_0 ),
        .I1(\cmd_p1[30]_i_5_n_0 ),
        .O(\cmd_p1_reg[30]_i_2_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  MUXF7 \cmd_p1_reg[30]_i_3 
       (.I0(\cmd_p1[30]_i_6_n_0 ),
        .I1(\cmd_p1[30]_i_7_n_0 ),
        .O(\cmd_p1_reg[30]_i_3_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[31] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1[31]_i_2_n_0 ),
        .Q(\cmd_p1_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[3] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1_reg[3]_i_1_n_0 ),
        .Q(\cmd_p1_reg_n_0_[3] ),
        .R(1'b0));
  MUXF7 \cmd_p1_reg[3]_i_1 
       (.I0(\cmd_p1[3]_i_2_n_0 ),
        .I1(\cmd_p1[3]_i_3_n_0 ),
        .O(\cmd_p1_reg[3]_i_1_n_0 ),
        .S(\cmdi_p0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[4] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1_reg[4]_i_1_n_0 ),
        .Q(\cmd_p1_reg_n_0_[4] ),
        .R(1'b0));
  MUXF7 \cmd_p1_reg[4]_i_1 
       (.I0(\cmd_p1[4]_i_2_n_0 ),
        .I1(\cmd_p1[4]_i_3_n_0 ),
        .O(\cmd_p1_reg[4]_i_1_n_0 ),
        .S(\cmdi_p0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[5] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1_reg[5]_i_1_n_0 ),
        .Q(\cmd_p1_reg_n_0_[5] ),
        .R(1'b0));
  MUXF7 \cmd_p1_reg[5]_i_1 
       (.I0(\cmd_p1[5]_i_2_n_0 ),
        .I1(\cmd_p1[5]_i_3_n_0 ),
        .O(\cmd_p1_reg[5]_i_1_n_0 ),
        .S(\cmdi_p0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[6] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1_reg[6]_i_1_n_0 ),
        .Q(\cmd_p1_reg_n_0_[6] ),
        .R(1'b0));
  MUXF8 \cmd_p1_reg[6]_i_1 
       (.I0(\cmd_p1_reg[6]_i_2_n_0 ),
        .I1(\cmd_p1_reg[6]_i_3_n_0 ),
        .O(\cmd_p1_reg[6]_i_1_n_0 ),
        .S(\cmdi_p0_reg[0]_0 ));
  MUXF7 \cmd_p1_reg[6]_i_2 
       (.I0(\cmd_p1[6]_i_4_n_0 ),
        .I1(\cmd_p1[6]_i_5_n_0 ),
        .O(\cmd_p1_reg[6]_i_2_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  MUXF7 \cmd_p1_reg[6]_i_3 
       (.I0(\cmd_p1[6]_i_6_n_0 ),
        .I1(\cmd_p1[6]_i_7_n_0 ),
        .O(\cmd_p1_reg[6]_i_3_n_0 ),
        .S(cmdi_p0_reg_rep[2]));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p1_reg[7] 
       (.C(clk_in),
        .CE(active_p0_reg_0),
        .D(\cmd_p1[7]_i_1_n_0 ),
        .Q(in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p2_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cmd_p1_reg_n_0_[0] ),
        .Q(\cmd_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p2_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cmd_p1_reg_n_0_[2] ),
        .Q(\cmd_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p2_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cmd_p1_reg_n_0_[3] ),
        .Q(\cmd_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p2_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cmd_p1_reg_n_0_[4] ),
        .Q(p_0_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p2_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cmd_p1_reg_n_0_[5] ),
        .Q(\cmd_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p2_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cmd_p1_reg_n_0_[6] ),
        .Q(p_0_in1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cmd_p2_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(in),
        .Q(\cmd_p2_reg[7]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h606F606F606F6060)) 
    \cmdi_p0[1]_i_1 
       (.I0(\cmdi_p0_reg[0]_0 ),
        .I1(cmdi_p0_reg_rep[1]),
        .I2(active_p0_reg_0),
        .I3(\dyn_ctrl_stat[pending_rarp] ),
        .I4(\dyn_ctrl_stat[pending_dhcp_req] ),
        .I5(\dyn_ctrl_stat[pending_dhcp_disc] ),
        .O(\cmdi_p0[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6A006A006AFF6A00)) 
    \cmdi_p0[2]_i_1 
       (.I0(cmdi_p0_reg_rep[2]),
        .I1(\cmdi_p0_reg[0]_0 ),
        .I2(cmdi_p0_reg_rep[1]),
        .I3(active_p0_reg_0),
        .I4(\cmdi_p0_reg[2]_0 ),
        .I5(\dyn_ctrl_stat[pending_rarp] ),
        .O(\cmdi_p0[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h909F9090909F909F)) 
    \cmdi_p0[3]_i_1 
       (.I0(cmdi_p0_reg_rep[3]),
        .I1(\cmdi_p0[5]_i_2_n_0 ),
        .I2(active_p0_reg_0),
        .I3(\dyn_ctrl_stat[pending_rarp] ),
        .I4(\dyn_ctrl_stat[pending_dhcp_disc] ),
        .I5(\dyn_ctrl_stat[pending_dhcp_req] ),
        .O(\cmdi_p0[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h606F6060606F606F)) 
    \cmdi_p0[4]_i_1 
       (.I0(cmdi_p0_reg_rep[4]),
        .I1(\cmdi_p0[4]_i_2_n_0 ),
        .I2(active_p0_reg_0),
        .I3(\dyn_ctrl_stat[pending_rarp] ),
        .I4(\dyn_ctrl_stat[pending_dhcp_disc] ),
        .I5(\dyn_ctrl_stat[pending_dhcp_req] ),
        .O(\cmdi_p0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cmdi_p0[4]_i_2 
       (.I0(cmdi_p0_reg_rep[3]),
        .I1(cmdi_p0_reg_rep[2]),
        .I2(\cmdi_p0_reg[0]_0 ),
        .I3(cmdi_p0_reg_rep[1]),
        .O(\cmdi_p0[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA6AA0000A6AAFFFF)) 
    \cmdi_p0[5]_i_1 
       (.I0(cmdi_p0_reg_rep[5]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(\cmdi_p0[5]_i_2_n_0 ),
        .I3(cmdi_p0_reg_rep[4]),
        .I4(active_p0_reg_0),
        .I5(\dyn_ctrl_stat[pending_rarp] ),
        .O(\cmdi_p0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \cmdi_p0[5]_i_2 
       (.I0(cmdi_p0_reg_rep[1]),
        .I1(\cmdi_p0_reg[0]_0 ),
        .I2(cmdi_p0_reg_rep[2]),
        .O(\cmdi_p0[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h60606060606F6060)) 
    \cmdi_p0[6]_i_1 
       (.I0(cmdi_p0_reg_rep[6]),
        .I1(\cmdi_p0[7]_i_3_n_0 ),
        .I2(active_p0_reg_0),
        .I3(\dyn_ctrl_stat[pending_dhcp_disc] ),
        .I4(\dyn_ctrl_stat[pending_dhcp_req] ),
        .I5(\dyn_ctrl_stat[pending_rarp] ),
        .O(\cmdi_p0[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \cmdi_p0[7]_i_2 
       (.I0(cmdi_p0_reg_rep[7]),
        .I1(\cmdi_p0[7]_i_3_n_0 ),
        .I2(cmdi_p0_reg_rep[6]),
        .I3(active_p0_reg_0),
        .I4(\cmdi_p0_reg[7]_0 ),
        .O(\cmdi_p0[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cmdi_p0[7]_i_3 
       (.I0(cmdi_p0_reg_rep[5]),
        .I1(cmdi_p0_reg_rep[3]),
        .I2(cmdi_p0_reg_rep[2]),
        .I3(\cmdi_p0_reg[0]_0 ),
        .I4(cmdi_p0_reg_rep[1]),
        .I5(cmdi_p0_reg_rep[4]),
        .O(\cmdi_p0[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmdi_p0_reg[0] 
       (.C(clk_in),
        .CE(\cmdi_p0_reg[0]_1 ),
        .D(\cmdi_p0_reg[0]_2 ),
        .Q(\cmdi_p0_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cmdi_p0_reg[1] 
       (.C(clk_in),
        .CE(\cmdi_p0_reg[0]_1 ),
        .D(\cmdi_p0[1]_i_1_n_0 ),
        .Q(cmdi_p0_reg_rep[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cmdi_p0_reg[2] 
       (.C(clk_in),
        .CE(\cmdi_p0_reg[0]_1 ),
        .D(\cmdi_p0[2]_i_1_n_0 ),
        .Q(cmdi_p0_reg_rep[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cmdi_p0_reg[3] 
       (.C(clk_in),
        .CE(\cmdi_p0_reg[0]_1 ),
        .D(\cmdi_p0[3]_i_1_n_0 ),
        .Q(cmdi_p0_reg_rep[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cmdi_p0_reg[4] 
       (.C(clk_in),
        .CE(\cmdi_p0_reg[0]_1 ),
        .D(\cmdi_p0[4]_i_1_n_0 ),
        .Q(cmdi_p0_reg_rep[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cmdi_p0_reg[5] 
       (.C(clk_in),
        .CE(\cmdi_p0_reg[0]_1 ),
        .D(\cmdi_p0[5]_i_1_n_0 ),
        .Q(cmdi_p0_reg_rep[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cmdi_p0_reg[6] 
       (.C(clk_in),
        .CE(\cmdi_p0_reg[0]_1 ),
        .D(\cmdi_p0[6]_i_1_n_0 ),
        .Q(cmdi_p0_reg_rep[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cmdi_p0_reg[7] 
       (.C(clk_in),
        .CE(\cmdi_p0_reg[0]_1 ),
        .D(\cmdi_p0[7]_i_2_n_0 ),
        .Q(cmdi_p0_reg_rep[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dyn_gen_stat[gen_dhcp_disc]_i_1 
       (.I0(\dyn_ctrl_stat[pending_dhcp_disc] ),
        .I1(active_p0_reg_1),
        .I2(WEA),
        .I3(\dyn_gen_stat_reg[gen_dhcp_disc]_0 ),
        .I4(active_p1),
        .I5(\dyn_ctrl_stat[pending_rarp] ),
        .O(\dyn_gen_stat[gen_dhcp_disc]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \dyn_gen_stat[gen_rarp]_i_1 
       (.I0(active_p1),
        .I1(\dyn_gen_stat_reg[gen_dhcp_disc]_0 ),
        .I2(WEA),
        .I3(active_p0_reg_1),
        .I4(\dyn_ctrl_stat[pending_rarp] ),
        .O(\dyn_gen_stat[gen_rarp]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dyn_gen_stat_reg[gen_dhcp_disc] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\dyn_gen_stat[gen_dhcp_disc]_i_1_n_0 ),
        .Q(\dyn_ctrl_gen_stat[gen_dhcp_disc] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dyn_gen_stat_reg[gen_dhcp_req] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\dyn_gen_stat_reg[gen_dhcp_req]_0 ),
        .Q(\dyn_ctrl_gen_stat[gen_dhcp_req] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dyn_gen_stat_reg[gen_rarp] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\dyn_gen_stat[gen_rarp]_i_1_n_0 ),
        .Q(\dyn_ctrl_gen_stat[gen_rarp] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000BB308830)) 
    \mux_value_p2[0]_i_2 
       (.I0(packet_count_reg[0]),
        .I1(Q[2]),
        .I2(\mux_value_p2_reg[3]_0 [8]),
        .I3(Q[0]),
        .I4(\mux_value_p2_reg[3]_0 [2]),
        .I5(Q[1]),
        .O(\mux_value_p2[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000EEE0)) 
    \mux_value_p2[1]_i_1 
       (.I0(\mux_value_p2[1]_i_2_n_0 ),
        .I1(\mux_value_p2_reg[1]_0 ),
        .I2(data[3]),
        .I3(\mux_value_p2[1]_i_4_n_0 ),
        .I4(data[4]),
        .O(\mux[0]_3 [1]));
  LUT6 #(
    .INIT(64'h54040000FFFFFFFF)) 
    \mux_value_p2[1]_i_2 
       (.I0(Q[1]),
        .I1(\mux_value_p2_reg[9]_0 [2]),
        .I2(Q[0]),
        .I3(\mux_value_p2_reg[9]_0 [0]),
        .I4(Q[2]),
        .I5(data[3]),
        .O(\mux_value_p2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCC00CC00BB308830)) 
    \mux_value_p2[1]_i_4 
       (.I0(packet_count_reg[1]),
        .I1(Q[2]),
        .I2(\mux_value_p2_reg[3]_0 [9]),
        .I3(Q[0]),
        .I4(\mux_value_p2_reg[3]_0 [3]),
        .I5(Q[1]),
        .O(\mux_value_p2[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB308830)) 
    \mux_value_p2[2]_i_2 
       (.I0(packet_count_reg[2]),
        .I1(Q[2]),
        .I2(\mux_value_p2_reg[3]_0 [10]),
        .I3(Q[0]),
        .I4(\mux_value_p2_reg[3]_0 [4]),
        .I5(Q[1]),
        .O(\mux_value_p2[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \mux_value_p2[3]_i_1 
       (.I0(\mux_value_p2_reg[3]_1 ),
        .I1(Q[2]),
        .I2(\mux_value_p2_reg[3]_2 ),
        .I3(data[3]),
        .I4(\mux_value_p2[3]_i_4_n_0 ),
        .I5(data[4]),
        .O(\mux[0]_3 [3]));
  LUT6 #(
    .INIT(64'h33BB338800300030)) 
    \mux_value_p2[3]_i_4 
       (.I0(packet_count_reg[3]),
        .I1(Q[2]),
        .I2(\mux_value_p2_reg[3]_0 [11]),
        .I3(Q[1]),
        .I4(\mux_value_p2_reg[3]_0 [5]),
        .I5(Q[0]),
        .O(\mux_value_p2[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40FF4000)) 
    \mux_value_p2[4]_i_2 
       (.I0(Q[1]),
        .I1(packet_count_reg[4]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\mux_value_p2_reg[4]_1 ),
        .O(\mux_value_p2[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \mux_value_p2[5]_i_1 
       (.I0(\mux_value_p2_reg[5]_1 ),
        .I1(data[3]),
        .I2(\mux_value_p2[5]_i_3_n_0 ),
        .I3(data[4]),
        .O(\mux[0]_3 [5]));
  LUT5 #(
    .INIT(32'h40FF4000)) 
    \mux_value_p2[5]_i_3 
       (.I0(Q[1]),
        .I1(packet_count_reg[5]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\mux_value_p2_reg[5]_0 ),
        .O(\mux_value_p2[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h45FF4500)) 
    \mux_value_p2[6]_i_2 
       (.I0(Q[1]),
        .I1(packet_count_reg[6]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\mux_value_p2_reg[6]_1 ),
        .O(\mux_value_p2[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45FF4500)) 
    \mux_value_p2[7]_i_2 
       (.I0(Q[1]),
        .I1(packet_count_reg[7]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\mux_value_p2_reg[7]_1 ),
        .O(\mux_value_p2[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h054A004A)) 
    \mux_value_p2[8]_i_2 
       (.I0(Q[2]),
        .I1(\mux_value_p2_reg[3]_0 [0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\mux_value_p2_reg[3]_0 [6]),
        .O(\mux_value_p2[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0303015153530151)) 
    \mux_value_p2[9]_i_1 
       (.I0(data[4]),
        .I1(\mux_value_p2[9]_i_2_n_0 ),
        .I2(data[3]),
        .I3(\mux_value_p2_reg[9]_1 ),
        .I4(Q[2]),
        .I5(\mux_value_p2[9]_i_4_n_0 ),
        .O(\mux[0]_3 [9]));
  LUT5 #(
    .INIT(32'hFABAFFBA)) 
    \mux_value_p2[9]_i_2 
       (.I0(Q[2]),
        .I1(\mux_value_p2_reg[3]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\mux_value_p2_reg[3]_0 [1]),
        .O(\mux_value_p2[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \mux_value_p2[9]_i_4 
       (.I0(Q[1]),
        .I1(\mux_value_p2_reg[9]_0 [3]),
        .I2(Q[0]),
        .I3(\mux_value_p2_reg[9]_0 [1]),
        .O(\mux_value_p2[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mux_value_p2_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\mux_value_p2_reg[0]_i_1_n_0 ),
        .Q(mux_value_p2[0]),
        .R(data[4]));
  MUXF7 \mux_value_p2_reg[0]_i_1 
       (.I0(\mux_value_p2[0]_i_2_n_0 ),
        .I1(\mux_value_p2_reg[0]_0 ),
        .O(\mux_value_p2_reg[0]_i_1_n_0 ),
        .S(data[3]));
  FDRE #(
    .INIT(1'b0)) 
    \mux_value_p2_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\mux_value_p2_reg[10]_i_1_n_0 ),
        .Q(mux_value_p2[10]),
        .R(data[4]));
  MUXF7 \mux_value_p2_reg[10]_i_1 
       (.I0(\mux_value_p2_reg[10]_0 ),
        .I1(\mux_value_p2_reg[10]_1 ),
        .O(\mux_value_p2_reg[10]_i_1_n_0 ),
        .S(data[3]));
  FDRE #(
    .INIT(1'b0)) 
    \mux_value_p2_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\mux_value_p2_reg[11]_i_1_n_0 ),
        .Q(mux_value_p2[11]),
        .R(data[4]));
  MUXF7 \mux_value_p2_reg[11]_i_1 
       (.I0(\mux_value_p2_reg[11]_0 ),
        .I1(\mux_value_p2_reg[11]_1 ),
        .O(\mux_value_p2_reg[11]_i_1_n_0 ),
        .S(data[3]));
  FDRE #(
    .INIT(1'b0)) 
    \mux_value_p2_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\mux_value_p2_reg[12]_i_1_n_0 ),
        .Q(mux_value_p2[12]),
        .R(data[4]));
  MUXF7 \mux_value_p2_reg[12]_i_1 
       (.I0(\mux_value_p2_reg[12]_0 ),
        .I1(\mux_value_p2_reg[12]_1 ),
        .O(\mux_value_p2_reg[12]_i_1_n_0 ),
        .S(data[3]));
  FDRE #(
    .INIT(1'b0)) 
    \mux_value_p2_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\mux_value_p2_reg[13]_i_1_n_0 ),
        .Q(mux_value_p2[13]),
        .R(data[4]));
  MUXF7 \mux_value_p2_reg[13]_i_1 
       (.I0(\mux_value_p2_reg[13]_0 ),
        .I1(\mux_value_p2_reg[13]_1 ),
        .O(\mux_value_p2_reg[13]_i_1_n_0 ),
        .S(data[3]));
  FDRE #(
    .INIT(1'b0)) 
    \mux_value_p2_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\mux_value_p2_reg[14]_i_1_n_0 ),
        .Q(mux_value_p2[14]),
        .R(data[4]));
  MUXF7 \mux_value_p2_reg[14]_i_1 
       (.I0(\mux_value_p2_reg[14]_0 ),
        .I1(\mux_value_p2_reg[14]_1 ),
        .O(\mux_value_p2_reg[14]_i_1_n_0 ),
        .S(data[3]));
  FDRE #(
    .INIT(1'b0)) 
    \mux_value_p2_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\mux_value_p2_reg[15]_i_1_n_0 ),
        .Q(mux_value_p2[15]),
        .R(data[4]));
  MUXF7 \mux_value_p2_reg[15]_i_1 
       (.I0(\mux_value_p2_reg[15]_0 ),
        .I1(\mux_value_p2_reg[15]_1 ),
        .O(\mux_value_p2_reg[15]_i_1_n_0 ),
        .S(data[3]));
  FDRE #(
    .INIT(1'b0)) 
    \mux_value_p2_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\mux[0]_3 [1]),
        .Q(mux_value_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mux_value_p2_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\mux_value_p2_reg[2]_i_1_n_0 ),
        .Q(mux_value_p2[2]),
        .R(data[4]));
  MUXF7 \mux_value_p2_reg[2]_i_1 
       (.I0(\mux_value_p2[2]_i_2_n_0 ),
        .I1(\mux_value_p2_reg[2]_0 ),
        .O(\mux_value_p2_reg[2]_i_1_n_0 ),
        .S(data[3]));
  FDRE #(
    .INIT(1'b0)) 
    \mux_value_p2_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\mux[0]_3 [3]),
        .Q(mux_value_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mux_value_p2_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\mux_value_p2_reg[4]_i_1_n_0 ),
        .Q(mux_value_p2[4]),
        .R(data[4]));
  MUXF7 \mux_value_p2_reg[4]_i_1 
       (.I0(\mux_value_p2[4]_i_2_n_0 ),
        .I1(\mux_value_p2_reg[4]_0 ),
        .O(\mux_value_p2_reg[4]_i_1_n_0 ),
        .S(data[3]));
  FDRE #(
    .INIT(1'b0)) 
    \mux_value_p2_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\mux[0]_3 [5]),
        .Q(mux_value_p2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mux_value_p2_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\mux_value_p2_reg[6]_i_1_n_0 ),
        .Q(mux_value_p2[6]),
        .R(data[4]));
  MUXF7 \mux_value_p2_reg[6]_i_1 
       (.I0(\mux_value_p2[6]_i_2_n_0 ),
        .I1(\mux_value_p2_reg[6]_0 ),
        .O(\mux_value_p2_reg[6]_i_1_n_0 ),
        .S(data[3]));
  FDRE #(
    .INIT(1'b0)) 
    \mux_value_p2_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\mux_value_p2_reg[7]_i_1_n_0 ),
        .Q(mux_value_p2[7]),
        .R(data[4]));
  MUXF7 \mux_value_p2_reg[7]_i_1 
       (.I0(\mux_value_p2[7]_i_2_n_0 ),
        .I1(\mux_value_p2_reg[7]_0 ),
        .O(\mux_value_p2_reg[7]_i_1_n_0 ),
        .S(data[3]));
  FDRE #(
    .INIT(1'b0)) 
    \mux_value_p2_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\mux_value_p2_reg[8]_i_1_n_0 ),
        .Q(mux_value_p2[8]),
        .R(data[4]));
  MUXF7 \mux_value_p2_reg[8]_i_1 
       (.I0(\mux_value_p2[8]_i_2_n_0 ),
        .I1(\mux_value_p2_reg[8]_0 ),
        .O(\mux_value_p2_reg[8]_i_1_n_0 ),
        .S(data[3]));
  FDRE #(
    .INIT(1'b0)) 
    \mux_value_p2_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\mux[0]_3 [9]),
        .Q(mux_value_p2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_cksum_reg[0] 
       (.C(clk_in),
        .CE(p_0_in),
        .D(offset_p2[0]),
        .Q(offset_cksum[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_cksum_reg[1] 
       (.C(clk_in),
        .CE(p_0_in),
        .D(offset_p2[1]),
        .Q(offset_cksum[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_cksum_reg[2] 
       (.C(clk_in),
        .CE(p_0_in),
        .D(offset_p2[2]),
        .Q(offset_cksum[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_cksum_reg[3] 
       (.C(clk_in),
        .CE(p_0_in),
        .D(offset_p2[3]),
        .Q(offset_cksum[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_cksum_reg[4] 
       (.C(clk_in),
        .CE(p_0_in),
        .D(offset_p2[4]),
        .Q(offset_cksum[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_cksum_reg[5] 
       (.C(clk_in),
        .CE(p_0_in),
        .D(offset_p2[5]),
        .Q(offset_cksum[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_cksum_reg[6] 
       (.C(clk_in),
        .CE(p_0_in),
        .D(offset_p2[6]),
        .Q(offset_cksum[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_cksum_reg[7] 
       (.C(clk_in),
        .CE(p_0_in),
        .D(offset_p2[7]),
        .Q(offset_cksum[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_cksum_reg[8] 
       (.C(clk_in),
        .CE(p_0_in),
        .D(offset_p2[8]),
        .Q(offset_cksum[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_cksum_reg[9] 
       (.C(clk_in),
        .CE(p_0_in),
        .D(offset_p2[9]),
        .Q(offset_cksum[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \offset_p1[0]_i_1 
       (.I0(\offset_p1_reg[9]_0 [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \offset_p1[1]_i_1 
       (.I0(\offset_p1_reg[9]_0 [0]),
        .I1(\offset_p1_reg[9]_0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \offset_p1[2]_i_1 
       (.I0(\offset_p1_reg[9]_0 [2]),
        .I1(\offset_p1_reg[9]_0 [0]),
        .I2(\offset_p1_reg[9]_0 [1]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \offset_p1[3]_i_1 
       (.I0(\offset_p1_reg[9]_0 [3]),
        .I1(\offset_p1_reg[9]_0 [1]),
        .I2(\offset_p1_reg[9]_0 [0]),
        .I3(\offset_p1_reg[9]_0 [2]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \offset_p1[4]_i_1 
       (.I0(\offset_p1_reg[9]_0 [2]),
        .I1(\offset_p1_reg[9]_0 [0]),
        .I2(\offset_p1_reg[9]_0 [1]),
        .I3(\offset_p1_reg[9]_0 [3]),
        .I4(\offset_p1_reg[9]_0 [4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \offset_p1[5]_i_1 
       (.I0(\offset_p1_reg[9]_0 [5]),
        .I1(\offset_p1_reg[9]_0 [2]),
        .I2(\offset_p1_reg[9]_0 [0]),
        .I3(\offset_p1_reg[9]_0 [1]),
        .I4(\offset_p1_reg[9]_0 [3]),
        .I5(\offset_p1_reg[9]_0 [4]),
        .O(plusOp[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \offset_p1[6]_i_1 
       (.I0(\offset_p1_reg[9]_0 [6]),
        .I1(\offset_p1[9]_i_3_n_0 ),
        .I2(\offset_p1_reg[9]_0 [5]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \offset_p1[7]_i_1 
       (.I0(\offset_p1_reg[9]_0 [7]),
        .I1(\offset_p1_reg[9]_0 [5]),
        .I2(\offset_p1[9]_i_3_n_0 ),
        .I3(\offset_p1_reg[9]_0 [6]),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \offset_p1[8]_i_1 
       (.I0(\offset_p1_reg[9]_0 [8]),
        .I1(\offset_p1_reg[9]_0 [6]),
        .I2(\offset_p1[9]_i_3_n_0 ),
        .I3(\offset_p1_reg[9]_0 [5]),
        .I4(\offset_p1_reg[9]_0 [7]),
        .O(plusOp[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \offset_p1[9]_i_1 
       (.I0(\cmd_p1_reg_n_0_[5] ),
        .O(sel));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \offset_p1[9]_i_2 
       (.I0(\offset_p1_reg[9]_0 [9]),
        .I1(\offset_p1_reg[9]_0 [7]),
        .I2(\offset_p1_reg[9]_0 [5]),
        .I3(\offset_p1[9]_i_3_n_0 ),
        .I4(\offset_p1_reg[9]_0 [6]),
        .I5(\offset_p1_reg[9]_0 [8]),
        .O(plusOp[9]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \offset_p1[9]_i_3 
       (.I0(\offset_p1_reg[9]_0 [4]),
        .I1(\offset_p1_reg[9]_0 [3]),
        .I2(\offset_p1_reg[9]_0 [1]),
        .I3(\offset_p1_reg[9]_0 [0]),
        .I4(\offset_p1_reg[9]_0 [2]),
        .O(\offset_p1[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_p1_reg[0] 
       (.C(clk_in),
        .CE(sel),
        .D(plusOp[0]),
        .Q(\offset_p1_reg[9]_0 [0]),
        .R(reset_offset_p0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_p1_reg[1] 
       (.C(clk_in),
        .CE(sel),
        .D(plusOp[1]),
        .Q(\offset_p1_reg[9]_0 [1]),
        .R(reset_offset_p0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_p1_reg[2] 
       (.C(clk_in),
        .CE(sel),
        .D(plusOp[2]),
        .Q(\offset_p1_reg[9]_0 [2]),
        .R(reset_offset_p0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_p1_reg[3] 
       (.C(clk_in),
        .CE(sel),
        .D(plusOp[3]),
        .Q(\offset_p1_reg[9]_0 [3]),
        .R(reset_offset_p0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_p1_reg[4] 
       (.C(clk_in),
        .CE(sel),
        .D(plusOp[4]),
        .Q(\offset_p1_reg[9]_0 [4]),
        .R(reset_offset_p0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_p1_reg[5] 
       (.C(clk_in),
        .CE(sel),
        .D(plusOp[5]),
        .Q(\offset_p1_reg[9]_0 [5]),
        .R(reset_offset_p0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_p1_reg[6] 
       (.C(clk_in),
        .CE(sel),
        .D(plusOp[6]),
        .Q(\offset_p1_reg[9]_0 [6]),
        .R(reset_offset_p0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_p1_reg[7] 
       (.C(clk_in),
        .CE(sel),
        .D(plusOp[7]),
        .Q(\offset_p1_reg[9]_0 [7]),
        .R(reset_offset_p0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_p1_reg[8] 
       (.C(clk_in),
        .CE(sel),
        .D(plusOp[8]),
        .Q(\offset_p1_reg[9]_0 [8]),
        .R(reset_offset_p0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_p1_reg[9] 
       (.C(clk_in),
        .CE(sel),
        .D(plusOp[9]),
        .Q(\offset_p1_reg[9]_0 [9]),
        .R(reset_offset_p0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_p2_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\offset_p1_reg[9]_0 [0]),
        .Q(offset_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_p2_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\offset_p1_reg[9]_0 [1]),
        .Q(offset_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_p2_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\offset_p1_reg[9]_0 [2]),
        .Q(offset_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_p2_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\offset_p1_reg[9]_0 [3]),
        .Q(offset_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_p2_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\offset_p1_reg[9]_0 [4]),
        .Q(offset_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_p2_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\offset_p1_reg[9]_0 [5]),
        .Q(offset_p2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_p2_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\offset_p1_reg[9]_0 [6]),
        .Q(offset_p2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_p2_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\offset_p1_reg[9]_0 [7]),
        .Q(offset_p2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_p2_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\offset_p1_reg[9]_0 [8]),
        .Q(offset_p2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \offset_p2_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\offset_p1_reg[9]_0 [9]),
        .Q(offset_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \packet_count[0]_i_1 
       (.I0(in),
        .I1(packet_count_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \packet_count[1]_i_1 
       (.I0(packet_count_reg[1]),
        .I1(in),
        .I2(packet_count_reg[0]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \packet_count[2]_i_1 
       (.I0(packet_count_reg[2]),
        .I1(packet_count_reg[0]),
        .I2(in),
        .I3(packet_count_reg[1]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \packet_count[3]_i_1 
       (.I0(packet_count_reg[1]),
        .I1(in),
        .I2(packet_count_reg[0]),
        .I3(packet_count_reg[2]),
        .I4(packet_count_reg[3]),
        .O(p_0_in__1[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \packet_count[4]_i_1 
       (.I0(packet_count_reg[4]),
        .I1(packet_count_reg[1]),
        .I2(in),
        .I3(packet_count_reg[0]),
        .I4(packet_count_reg[2]),
        .I5(packet_count_reg[3]),
        .O(p_0_in__1[4]));
  LUT3 #(
    .INIT(8'h6A)) 
    \packet_count[5]_i_1 
       (.I0(packet_count_reg[5]),
        .I1(\packet_count[7]_i_2_n_0 ),
        .I2(packet_count_reg[4]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \packet_count[6]_i_1 
       (.I0(packet_count_reg[6]),
        .I1(packet_count_reg[4]),
        .I2(\packet_count[7]_i_2_n_0 ),
        .I3(packet_count_reg[5]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \packet_count[7]_i_1 
       (.I0(packet_count_reg[7]),
        .I1(packet_count_reg[5]),
        .I2(\packet_count[7]_i_2_n_0 ),
        .I3(packet_count_reg[4]),
        .I4(packet_count_reg[6]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \packet_count[7]_i_2 
       (.I0(packet_count_reg[3]),
        .I1(packet_count_reg[2]),
        .I2(packet_count_reg[0]),
        .I3(in),
        .I4(packet_count_reg[1]),
        .O(\packet_count[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \packet_count_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(packet_count_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \packet_count_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(packet_count_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \packet_count_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(packet_count_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \packet_count_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(packet_count_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \packet_count_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(packet_count_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \packet_count_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(packet_count_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \packet_count_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(packet_count_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \packet_count_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(packet_count_reg[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h569A)) 
    \pseudo_cksum[15]_i_10 
       (.I0(fold_pseudo_cksum[8]),
        .I1(\cmd_p2_reg_n_0_[0] ),
        .I2(value_p2[8]),
        .I3(mux_value_p2[8]),
        .O(\pseudo_cksum[15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \pseudo_cksum[15]_i_3 
       (.I0(fold_pseudo_cksum[15]),
        .I1(\cmd_p2_reg_n_0_[0] ),
        .I2(value_p2[15]),
        .I3(mux_value_p2[15]),
        .O(\pseudo_cksum[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \pseudo_cksum[15]_i_4 
       (.I0(fold_pseudo_cksum[14]),
        .I1(\cmd_p2_reg_n_0_[0] ),
        .I2(value_p2[14]),
        .I3(mux_value_p2[14]),
        .O(\pseudo_cksum[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \pseudo_cksum[15]_i_5 
       (.I0(fold_pseudo_cksum[13]),
        .I1(\cmd_p2_reg_n_0_[0] ),
        .I2(value_p2[13]),
        .I3(mux_value_p2[13]),
        .O(\pseudo_cksum[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \pseudo_cksum[15]_i_6 
       (.I0(fold_pseudo_cksum[12]),
        .I1(\cmd_p2_reg_n_0_[0] ),
        .I2(value_p2[12]),
        .I3(mux_value_p2[12]),
        .O(\pseudo_cksum[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \pseudo_cksum[15]_i_7 
       (.I0(fold_pseudo_cksum[11]),
        .I1(\cmd_p2_reg_n_0_[0] ),
        .I2(value_p2[11]),
        .I3(mux_value_p2[11]),
        .O(\pseudo_cksum[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \pseudo_cksum[15]_i_8 
       (.I0(fold_pseudo_cksum[10]),
        .I1(\cmd_p2_reg_n_0_[0] ),
        .I2(value_p2[10]),
        .I3(mux_value_p2[10]),
        .O(\pseudo_cksum[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \pseudo_cksum[15]_i_9 
       (.I0(fold_pseudo_cksum[9]),
        .I1(\cmd_p2_reg_n_0_[0] ),
        .I2(value_p2[9]),
        .I3(mux_value_p2[9]),
        .O(\pseudo_cksum[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \pseudo_cksum[7]_i_10 
       (.I0(fold_pseudo_cksum[0]),
        .I1(\cmd_p2_reg_n_0_[0] ),
        .I2(value_p2[0]),
        .I3(mux_value_p2[0]),
        .O(\pseudo_cksum[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pseudo_cksum[7]_i_11 
       (.I0(pseudo_cksum[0]),
        .I1(pseudo_cksum[16]),
        .O(\pseudo_cksum[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \pseudo_cksum[7]_i_3 
       (.I0(fold_pseudo_cksum[7]),
        .I1(\cmd_p2_reg_n_0_[0] ),
        .I2(value_p2[7]),
        .I3(mux_value_p2[7]),
        .O(\pseudo_cksum[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \pseudo_cksum[7]_i_4 
       (.I0(fold_pseudo_cksum[6]),
        .I1(\cmd_p2_reg_n_0_[0] ),
        .I2(value_p2[6]),
        .I3(mux_value_p2[6]),
        .O(\pseudo_cksum[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \pseudo_cksum[7]_i_5 
       (.I0(fold_pseudo_cksum[5]),
        .I1(\cmd_p2_reg_n_0_[0] ),
        .I2(value_p2[5]),
        .I3(mux_value_p2[5]),
        .O(\pseudo_cksum[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \pseudo_cksum[7]_i_6 
       (.I0(fold_pseudo_cksum[4]),
        .I1(\cmd_p2_reg_n_0_[0] ),
        .I2(value_p2[4]),
        .I3(mux_value_p2[4]),
        .O(\pseudo_cksum[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \pseudo_cksum[7]_i_7 
       (.I0(fold_pseudo_cksum[3]),
        .I1(\cmd_p2_reg_n_0_[0] ),
        .I2(value_p2[3]),
        .I3(mux_value_p2[3]),
        .O(\pseudo_cksum[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \pseudo_cksum[7]_i_8 
       (.I0(fold_pseudo_cksum[2]),
        .I1(\cmd_p2_reg_n_0_[0] ),
        .I2(value_p2[2]),
        .I3(mux_value_p2[2]),
        .O(\pseudo_cksum[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h569A)) 
    \pseudo_cksum[7]_i_9 
       (.I0(fold_pseudo_cksum[1]),
        .I1(\cmd_p2_reg_n_0_[0] ),
        .I2(value_p2[1]),
        .I3(mux_value_p2[1]),
        .O(\pseudo_cksum[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pseudo_cksum_reg[0] 
       (.C(clk_in),
        .CE(p_0_in1_in),
        .D(p_2_in[0]),
        .Q(pseudo_cksum[0]),
        .R(\cmd_p2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \pseudo_cksum_reg[10] 
       (.C(clk_in),
        .CE(p_0_in1_in),
        .D(p_2_in[10]),
        .Q(pseudo_cksum[10]),
        .R(\cmd_p2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \pseudo_cksum_reg[11] 
       (.C(clk_in),
        .CE(p_0_in1_in),
        .D(p_2_in[11]),
        .Q(pseudo_cksum[11]),
        .R(\cmd_p2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \pseudo_cksum_reg[12] 
       (.C(clk_in),
        .CE(p_0_in1_in),
        .D(p_2_in[12]),
        .Q(pseudo_cksum[12]),
        .R(\cmd_p2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \pseudo_cksum_reg[13] 
       (.C(clk_in),
        .CE(p_0_in1_in),
        .D(p_2_in[13]),
        .Q(pseudo_cksum[13]),
        .R(\cmd_p2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \pseudo_cksum_reg[14] 
       (.C(clk_in),
        .CE(p_0_in1_in),
        .D(p_2_in[14]),
        .Q(pseudo_cksum[14]),
        .R(\cmd_p2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \pseudo_cksum_reg[15] 
       (.C(clk_in),
        .CE(p_0_in1_in),
        .D(p_2_in[15]),
        .Q(pseudo_cksum[15]),
        .R(\cmd_p2_reg_n_0_[2] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \pseudo_cksum_reg[15]_i_1 
       (.CI(\pseudo_cksum_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\pseudo_cksum_reg[15]_i_1_n_0 ,\pseudo_cksum_reg[15]_i_1_n_1 ,\pseudo_cksum_reg[15]_i_1_n_2 ,\pseudo_cksum_reg[15]_i_1_n_3 ,\pseudo_cksum_reg[15]_i_1_n_4 ,\pseudo_cksum_reg[15]_i_1_n_5 ,\pseudo_cksum_reg[15]_i_1_n_6 ,\pseudo_cksum_reg[15]_i_1_n_7 }),
        .DI(fold_pseudo_cksum[15:8]),
        .O(p_2_in[15:8]),
        .S({\pseudo_cksum[15]_i_3_n_0 ,\pseudo_cksum[15]_i_4_n_0 ,\pseudo_cksum[15]_i_5_n_0 ,\pseudo_cksum[15]_i_6_n_0 ,\pseudo_cksum[15]_i_7_n_0 ,\pseudo_cksum[15]_i_8_n_0 ,\pseudo_cksum[15]_i_9_n_0 ,\pseudo_cksum[15]_i_10_n_0 }));
  CARRY8 \pseudo_cksum_reg[15]_i_2 
       (.CI(\pseudo_cksum_reg[7]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\pseudo_cksum_reg[15]_i_2_n_0 ,\pseudo_cksum_reg[15]_i_2_n_1 ,\pseudo_cksum_reg[15]_i_2_n_2 ,\pseudo_cksum_reg[15]_i_2_n_3 ,\pseudo_cksum_reg[15]_i_2_n_4 ,\pseudo_cksum_reg[15]_i_2_n_5 ,\pseudo_cksum_reg[15]_i_2_n_6 ,\pseudo_cksum_reg[15]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(fold_pseudo_cksum[15:8]),
        .S(pseudo_cksum[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \pseudo_cksum_reg[16] 
       (.C(clk_in),
        .CE(p_0_in1_in),
        .D(p_2_in[16]),
        .Q(pseudo_cksum[16]),
        .R(\cmd_p2_reg_n_0_[2] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \pseudo_cksum_reg[16]_i_1 
       (.CI(\pseudo_cksum_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_pseudo_cksum_reg[16]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_pseudo_cksum_reg[16]_i_1_O_UNCONNECTED [7:1],p_2_in[16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\pseudo_cksum_reg[16]_i_2_n_7 }));
  CARRY8 \pseudo_cksum_reg[16]_i_2 
       (.CI(\pseudo_cksum_reg[15]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_pseudo_cksum_reg[16]_i_2_CO_UNCONNECTED [7:1],\pseudo_cksum_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_pseudo_cksum_reg[16]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \pseudo_cksum_reg[1] 
       (.C(clk_in),
        .CE(p_0_in1_in),
        .D(p_2_in[1]),
        .Q(pseudo_cksum[1]),
        .R(\cmd_p2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \pseudo_cksum_reg[2] 
       (.C(clk_in),
        .CE(p_0_in1_in),
        .D(p_2_in[2]),
        .Q(pseudo_cksum[2]),
        .R(\cmd_p2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \pseudo_cksum_reg[3] 
       (.C(clk_in),
        .CE(p_0_in1_in),
        .D(p_2_in[3]),
        .Q(pseudo_cksum[3]),
        .R(\cmd_p2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \pseudo_cksum_reg[4] 
       (.C(clk_in),
        .CE(p_0_in1_in),
        .D(p_2_in[4]),
        .Q(pseudo_cksum[4]),
        .R(\cmd_p2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \pseudo_cksum_reg[5] 
       (.C(clk_in),
        .CE(p_0_in1_in),
        .D(p_2_in[5]),
        .Q(pseudo_cksum[5]),
        .R(\cmd_p2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \pseudo_cksum_reg[6] 
       (.C(clk_in),
        .CE(p_0_in1_in),
        .D(p_2_in[6]),
        .Q(pseudo_cksum[6]),
        .R(\cmd_p2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \pseudo_cksum_reg[7] 
       (.C(clk_in),
        .CE(p_0_in1_in),
        .D(p_2_in[7]),
        .Q(pseudo_cksum[7]),
        .R(\cmd_p2_reg_n_0_[2] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \pseudo_cksum_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\pseudo_cksum_reg[7]_i_1_n_0 ,\pseudo_cksum_reg[7]_i_1_n_1 ,\pseudo_cksum_reg[7]_i_1_n_2 ,\pseudo_cksum_reg[7]_i_1_n_3 ,\pseudo_cksum_reg[7]_i_1_n_4 ,\pseudo_cksum_reg[7]_i_1_n_5 ,\pseudo_cksum_reg[7]_i_1_n_6 ,\pseudo_cksum_reg[7]_i_1_n_7 }),
        .DI(fold_pseudo_cksum[7:0]),
        .O(p_2_in[7:0]),
        .S({\pseudo_cksum[7]_i_3_n_0 ,\pseudo_cksum[7]_i_4_n_0 ,\pseudo_cksum[7]_i_5_n_0 ,\pseudo_cksum[7]_i_6_n_0 ,\pseudo_cksum[7]_i_7_n_0 ,\pseudo_cksum[7]_i_8_n_0 ,\pseudo_cksum[7]_i_9_n_0 ,\pseudo_cksum[7]_i_10_n_0 }));
  CARRY8 \pseudo_cksum_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\pseudo_cksum_reg[7]_i_2_n_0 ,\pseudo_cksum_reg[7]_i_2_n_1 ,\pseudo_cksum_reg[7]_i_2_n_2 ,\pseudo_cksum_reg[7]_i_2_n_3 ,\pseudo_cksum_reg[7]_i_2_n_4 ,\pseudo_cksum_reg[7]_i_2_n_5 ,\pseudo_cksum_reg[7]_i_2_n_6 ,\pseudo_cksum_reg[7]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pseudo_cksum[0]}),
        .O(fold_pseudo_cksum[7:0]),
        .S({pseudo_cksum[7:1],\pseudo_cksum[7]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \pseudo_cksum_reg[8] 
       (.C(clk_in),
        .CE(p_0_in1_in),
        .D(p_2_in[8]),
        .Q(pseudo_cksum[8]),
        .R(\cmd_p2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \pseudo_cksum_reg[9] 
       (.C(clk_in),
        .CE(p_0_in1_in),
        .D(p_2_in[9]),
        .Q(pseudo_cksum[9]),
        .R(\cmd_p2_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_10
       (.I0(offset_cksum[1]),
        .I1(offset_p2[1]),
        .I2(\cmd_p2_reg_n_0_[5] ),
        .O(ADDRARDADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_11
       (.I0(offset_cksum[0]),
        .I1(offset_p2[0]),
        .I2(\cmd_p2_reg_n_0_[5] ),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    ram_reg_bram_0_i_12
       (.I0(\cksum_reg_n_0_[15] ),
        .I1(mux_value_p2[15]),
        .I2(value_p2[15]),
        .I3(\cmd_p2_reg_n_0_[0] ),
        .I4(\cmd_p2_reg_n_0_[5] ),
        .O(DINADIN[15]));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    ram_reg_bram_0_i_13
       (.I0(\cksum_reg_n_0_[14] ),
        .I1(mux_value_p2[14]),
        .I2(value_p2[14]),
        .I3(\cmd_p2_reg_n_0_[0] ),
        .I4(\cmd_p2_reg_n_0_[5] ),
        .O(DINADIN[14]));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    ram_reg_bram_0_i_14
       (.I0(\cksum_reg_n_0_[13] ),
        .I1(mux_value_p2[13]),
        .I2(value_p2[13]),
        .I3(\cmd_p2_reg_n_0_[0] ),
        .I4(\cmd_p2_reg_n_0_[5] ),
        .O(DINADIN[13]));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    ram_reg_bram_0_i_15
       (.I0(\cksum_reg_n_0_[12] ),
        .I1(mux_value_p2[12]),
        .I2(value_p2[12]),
        .I3(\cmd_p2_reg_n_0_[0] ),
        .I4(\cmd_p2_reg_n_0_[5] ),
        .O(DINADIN[12]));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    ram_reg_bram_0_i_16
       (.I0(\cksum_reg_n_0_[11] ),
        .I1(mux_value_p2[11]),
        .I2(value_p2[11]),
        .I3(\cmd_p2_reg_n_0_[0] ),
        .I4(\cmd_p2_reg_n_0_[5] ),
        .O(DINADIN[11]));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    ram_reg_bram_0_i_17
       (.I0(\cksum_reg_n_0_[10] ),
        .I1(mux_value_p2[10]),
        .I2(value_p2[10]),
        .I3(\cmd_p2_reg_n_0_[0] ),
        .I4(\cmd_p2_reg_n_0_[5] ),
        .O(DINADIN[10]));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    ram_reg_bram_0_i_18
       (.I0(\cksum_reg_n_0_[9] ),
        .I1(mux_value_p2[9]),
        .I2(value_p2[9]),
        .I3(\cmd_p2_reg_n_0_[0] ),
        .I4(\cmd_p2_reg_n_0_[5] ),
        .O(DINADIN[9]));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    ram_reg_bram_0_i_19
       (.I0(\cksum_reg_n_0_[8] ),
        .I1(mux_value_p2[8]),
        .I2(value_p2[8]),
        .I3(\cmd_p2_reg_n_0_[0] ),
        .I4(\cmd_p2_reg_n_0_[5] ),
        .O(DINADIN[8]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_2
       (.I0(offset_cksum[9]),
        .I1(offset_p2[9]),
        .I2(\cmd_p2_reg_n_0_[5] ),
        .O(ADDRARDADDR[9]));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    ram_reg_bram_0_i_20
       (.I0(\cksum_reg_n_0_[7] ),
        .I1(mux_value_p2[7]),
        .I2(value_p2[7]),
        .I3(\cmd_p2_reg_n_0_[0] ),
        .I4(\cmd_p2_reg_n_0_[5] ),
        .O(DINADIN[7]));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    ram_reg_bram_0_i_21
       (.I0(\cksum_reg_n_0_[6] ),
        .I1(mux_value_p2[6]),
        .I2(value_p2[6]),
        .I3(\cmd_p2_reg_n_0_[0] ),
        .I4(\cmd_p2_reg_n_0_[5] ),
        .O(DINADIN[6]));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    ram_reg_bram_0_i_22
       (.I0(\cksum_reg_n_0_[5] ),
        .I1(mux_value_p2[5]),
        .I2(value_p2[5]),
        .I3(\cmd_p2_reg_n_0_[0] ),
        .I4(\cmd_p2_reg_n_0_[5] ),
        .O(DINADIN[5]));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    ram_reg_bram_0_i_23
       (.I0(\cksum_reg_n_0_[4] ),
        .I1(mux_value_p2[4]),
        .I2(value_p2[4]),
        .I3(\cmd_p2_reg_n_0_[0] ),
        .I4(\cmd_p2_reg_n_0_[5] ),
        .O(DINADIN[4]));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    ram_reg_bram_0_i_24
       (.I0(\cksum_reg_n_0_[3] ),
        .I1(mux_value_p2[3]),
        .I2(value_p2[3]),
        .I3(\cmd_p2_reg_n_0_[0] ),
        .I4(\cmd_p2_reg_n_0_[5] ),
        .O(DINADIN[3]));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    ram_reg_bram_0_i_25
       (.I0(\cksum_reg_n_0_[2] ),
        .I1(mux_value_p2[2]),
        .I2(value_p2[2]),
        .I3(\cmd_p2_reg_n_0_[0] ),
        .I4(\cmd_p2_reg_n_0_[5] ),
        .O(DINADIN[2]));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    ram_reg_bram_0_i_26
       (.I0(\cksum_reg_n_0_[1] ),
        .I1(mux_value_p2[1]),
        .I2(value_p2[1]),
        .I3(\cmd_p2_reg_n_0_[0] ),
        .I4(\cmd_p2_reg_n_0_[5] ),
        .O(DINADIN[1]));
  LUT5 #(
    .INIT(32'h5555CCF0)) 
    ram_reg_bram_0_i_27
       (.I0(\cksum_reg_n_0_[0] ),
        .I1(mux_value_p2[0]),
        .I2(value_p2[0]),
        .I3(\cmd_p2_reg_n_0_[0] ),
        .I4(\cmd_p2_reg_n_0_[5] ),
        .O(DINADIN[0]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_3
       (.I0(offset_cksum[8]),
        .I1(offset_p2[8]),
        .I2(\cmd_p2_reg_n_0_[5] ),
        .O(ADDRARDADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_4
       (.I0(offset_cksum[7]),
        .I1(offset_p2[7]),
        .I2(\cmd_p2_reg_n_0_[5] ),
        .O(ADDRARDADDR[7]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_5
       (.I0(offset_cksum[6]),
        .I1(offset_p2[6]),
        .I2(\cmd_p2_reg_n_0_[5] ),
        .O(ADDRARDADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_6
       (.I0(offset_cksum[5]),
        .I1(offset_p2[5]),
        .I2(\cmd_p2_reg_n_0_[5] ),
        .O(ADDRARDADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_7
       (.I0(offset_cksum[4]),
        .I1(offset_p2[4]),
        .I2(\cmd_p2_reg_n_0_[5] ),
        .O(ADDRARDADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_8
       (.I0(offset_cksum[3]),
        .I1(offset_p2[3]),
        .I2(\cmd_p2_reg_n_0_[5] ),
        .O(ADDRARDADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_9
       (.I0(offset_cksum[2]),
        .I1(offset_p2[2]),
        .I2(\cmd_p2_reg_n_0_[5] ),
        .O(ADDRARDADDR[2]));
  FDRE #(
    .INIT(1'b0)) 
    read_cmd_p1_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(active_p0_reg_0),
        .Q(read_cmd_p1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \repeat_cnt[0]_i_1 
       (.I0(repeat_cnt_reg[0]),
        .I1(repeating_p1_reg_n_0),
        .I2(Q[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \repeat_cnt[1]_i_1 
       (.I0(repeat_cnt_reg[0]),
        .I1(repeat_cnt_reg[1]),
        .I2(repeating_p1_reg_n_0),
        .I3(Q[1]),
        .O(p_0_in__0[1]));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \repeat_cnt[2]_i_1 
       (.I0(repeat_cnt_reg[0]),
        .I1(repeat_cnt_reg[1]),
        .I2(repeat_cnt_reg[2]),
        .I3(repeating_p1_reg_n_0),
        .I4(Q[2]),
        .O(p_0_in__0[2]));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \repeat_cnt[3]_i_1 
       (.I0(repeat_cnt_reg[2]),
        .I1(repeat_cnt_reg[1]),
        .I2(repeat_cnt_reg[0]),
        .I3(repeat_cnt_reg[3]),
        .I4(repeating_p1_reg_n_0),
        .I5(data[3]),
        .O(p_0_in__0[3]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \repeat_cnt[4]_i_1 
       (.I0(repeat_cnt_reg[4]),
        .I1(\repeat_cnt[6]_i_2_n_0 ),
        .I2(repeating_p1_reg_n_0),
        .I3(data[4]),
        .O(p_0_in__0[4]));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \repeat_cnt[5]_i_1 
       (.I0(repeat_cnt_reg[5]),
        .I1(repeat_cnt_reg[4]),
        .I2(\repeat_cnt[6]_i_2_n_0 ),
        .I3(repeating_p1_reg_n_0),
        .I4(data[5]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \repeat_cnt[6]_i_1 
       (.I0(repeat_cnt_reg[6]),
        .I1(repeat_cnt_reg[5]),
        .I2(\repeat_cnt[6]_i_2_n_0 ),
        .I3(repeat_cnt_reg[4]),
        .I4(repeating_p1_reg_n_0),
        .I5(data[6]),
        .O(p_0_in__0[6]));
  LUT4 #(
    .INIT(16'h0001)) 
    \repeat_cnt[6]_i_2 
       (.I0(repeat_cnt_reg[1]),
        .I1(repeat_cnt_reg[0]),
        .I2(repeat_cnt_reg[3]),
        .I3(repeat_cnt_reg[2]),
        .O(\repeat_cnt[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \repeat_cnt[7]_i_1 
       (.I0(repeat_cnt_reg[7]),
        .I1(repeat_cnt_reg[6]),
        .I2(\repeat_cnt[8]_i_3_n_0 ),
        .I3(repeating_p1_reg_n_0),
        .I4(data[7]),
        .O(p_0_in__0[7]));
  LUT3 #(
    .INIT(8'hEA)) 
    \repeat_cnt[8]_i_1 
       (.I0(repeating_p1_reg_n_0),
        .I1(p_0_in22_in),
        .I2(read_cmd_p1),
        .O(\repeat_cnt[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \repeat_cnt[8]_i_2 
       (.I0(repeat_cnt_reg[8]),
        .I1(repeat_cnt_reg[7]),
        .I2(\repeat_cnt[8]_i_3_n_0 ),
        .I3(repeat_cnt_reg[6]),
        .I4(repeating_p1_reg_n_0),
        .I5(data[8]),
        .O(p_0_in__0[8]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \repeat_cnt[8]_i_3 
       (.I0(repeat_cnt_reg[4]),
        .I1(repeat_cnt_reg[1]),
        .I2(repeat_cnt_reg[0]),
        .I3(repeat_cnt_reg[3]),
        .I4(repeat_cnt_reg[2]),
        .I5(repeat_cnt_reg[5]),
        .O(\repeat_cnt[8]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \repeat_cnt_reg[0] 
       (.C(clk_in),
        .CE(\repeat_cnt[8]_i_1_n_0 ),
        .D(p_0_in__0[0]),
        .Q(repeat_cnt_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \repeat_cnt_reg[1] 
       (.C(clk_in),
        .CE(\repeat_cnt[8]_i_1_n_0 ),
        .D(p_0_in__0[1]),
        .Q(repeat_cnt_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \repeat_cnt_reg[2] 
       (.C(clk_in),
        .CE(\repeat_cnt[8]_i_1_n_0 ),
        .D(p_0_in__0[2]),
        .Q(repeat_cnt_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \repeat_cnt_reg[3] 
       (.C(clk_in),
        .CE(\repeat_cnt[8]_i_1_n_0 ),
        .D(p_0_in__0[3]),
        .Q(repeat_cnt_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \repeat_cnt_reg[4] 
       (.C(clk_in),
        .CE(\repeat_cnt[8]_i_1_n_0 ),
        .D(p_0_in__0[4]),
        .Q(repeat_cnt_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \repeat_cnt_reg[5] 
       (.C(clk_in),
        .CE(\repeat_cnt[8]_i_1_n_0 ),
        .D(p_0_in__0[5]),
        .Q(repeat_cnt_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \repeat_cnt_reg[6] 
       (.C(clk_in),
        .CE(\repeat_cnt[8]_i_1_n_0 ),
        .D(p_0_in__0[6]),
        .Q(repeat_cnt_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \repeat_cnt_reg[7] 
       (.C(clk_in),
        .CE(\repeat_cnt[8]_i_1_n_0 ),
        .D(p_0_in__0[7]),
        .Q(repeat_cnt_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \repeat_cnt_reg[8] 
       (.C(clk_in),
        .CE(\repeat_cnt[8]_i_1_n_0 ),
        .D(p_0_in__0[8]),
        .Q(repeat_cnt_reg[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFFF40404040)) 
    repeating_p1_i_1
       (.I0(\cmd_p1_reg_n_0_[25] ),
        .I1(read_cmd_p1),
        .I2(p_0_in22_in),
        .I3(repeat_cnt_reg[8]),
        .I4(repeating_p1_i_2_n_0),
        .I5(repeating_p1_reg_n_0),
        .O(repeating_p1_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000010)) 
    repeating_p1_i_2
       (.I0(repeat_cnt_reg[6]),
        .I1(repeat_cnt_reg[4]),
        .I2(\repeat_cnt[6]_i_2_n_0 ),
        .I3(repeat_cnt_reg[5]),
        .I4(repeat_cnt_reg[7]),
        .O(repeating_p1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    repeating_p1_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(repeating_p1_i_1_n_0),
        .Q(repeating_p1_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    reset_offset_p0_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(reset_offset_p0_reg_0),
        .Q(reset_offset_p0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \s_stat[words][10]_i_1__0 
       (.I0(WEA),
        .I1(\cmd_p2_reg[7]_0 ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \value_p2_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(Q[0]),
        .Q(value_p2[0]),
        .R(p_0_in22_in));
  FDRE #(
    .INIT(1'b0)) 
    \value_p2_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cmd_p1_reg_n_0_[26] ),
        .Q(value_p2[10]),
        .R(p_0_in22_in));
  FDRE #(
    .INIT(1'b0)) 
    \value_p2_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cmd_p1_reg_n_0_[27] ),
        .Q(value_p2[11]),
        .R(p_0_in22_in));
  FDRE #(
    .INIT(1'b0)) 
    \value_p2_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cmd_p1_reg_n_0_[28] ),
        .Q(value_p2[12]),
        .R(p_0_in22_in));
  FDRE #(
    .INIT(1'b0)) 
    \value_p2_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cmd_p1_reg_n_0_[29] ),
        .Q(value_p2[13]),
        .R(p_0_in22_in));
  FDRE #(
    .INIT(1'b0)) 
    \value_p2_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cmd_p1_reg_n_0_[30] ),
        .Q(value_p2[14]),
        .R(p_0_in22_in));
  FDRE #(
    .INIT(1'b0)) 
    \value_p2_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cmd_p1_reg_n_0_[31] ),
        .Q(value_p2[15]),
        .R(p_0_in22_in));
  FDRE #(
    .INIT(1'b0)) 
    \value_p2_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(Q[1]),
        .Q(value_p2[1]),
        .R(p_0_in22_in));
  FDRE #(
    .INIT(1'b0)) 
    \value_p2_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(Q[2]),
        .Q(value_p2[2]),
        .R(p_0_in22_in));
  FDRE #(
    .INIT(1'b0)) 
    \value_p2_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data[3]),
        .Q(value_p2[3]),
        .R(p_0_in22_in));
  FDRE #(
    .INIT(1'b0)) 
    \value_p2_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data[4]),
        .Q(value_p2[4]),
        .R(p_0_in22_in));
  FDRE #(
    .INIT(1'b0)) 
    \value_p2_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data[5]),
        .Q(value_p2[5]),
        .R(p_0_in22_in));
  FDRE #(
    .INIT(1'b0)) 
    \value_p2_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data[6]),
        .Q(value_p2[6]),
        .R(p_0_in22_in));
  FDRE #(
    .INIT(1'b0)) 
    \value_p2_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data[7]),
        .Q(value_p2[7]),
        .R(p_0_in22_in));
  FDRE #(
    .INIT(1'b0)) 
    \value_p2_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data[8]),
        .Q(value_p2[8]),
        .R(p_0_in22_in));
  FDRE #(
    .INIT(1'b0)) 
    \value_p2_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\cmd_p1_reg_n_0_[25] ),
        .Q(value_p2[9]),
        .R(p_0_in22_in));
endmodule

(* ORIG_REF_NAME = "fnet_ram_block_data" *) 
module top_block_fakernet_top_0_0_fnet_ram_block_data__parameterized0
   (tmp_b_rdata,
    clk_in,
    WEA,
    ram_reg_bram_0_0,
    Q,
    ram_reg_bram_6_0,
    ram_reg_bram_7_0,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    data_port_a_wr,
    data_port_b_rd,
    ram_reg_bram_1_2,
    ram_reg_bram_1_3,
    ram_reg_bram_2_0,
    ram_reg_bram_2_1,
    ram_reg_bram_2_2,
    ram_reg_bram_2_3,
    ram_reg_bram_3_0,
    ram_reg_bram_3_1,
    ram_reg_bram_3_2,
    ram_reg_bram_3_3,
    ram_reg_bram_4_0,
    ram_reg_bram_4_1,
    ram_reg_bram_5_0,
    ram_reg_bram_5_1,
    ram_reg_bram_5_2,
    ram_reg_bram_5_3);
  output [31:0]tmp_b_rdata;
  input clk_in;
  input [0:0]WEA;
  input ram_reg_bram_0_0;
  input [12:0]Q;
  input [12:0]ram_reg_bram_6_0;
  input [31:0]ram_reg_bram_7_0;
  input ram_reg_bram_1_0;
  input ram_reg_bram_1_1;
  input data_port_a_wr;
  input data_port_b_rd;
  input [0:0]ram_reg_bram_1_2;
  input ram_reg_bram_1_3;
  input ram_reg_bram_2_0;
  input ram_reg_bram_2_1;
  input [0:0]ram_reg_bram_2_2;
  input ram_reg_bram_2_3;
  input ram_reg_bram_3_0;
  input ram_reg_bram_3_1;
  input [0:0]ram_reg_bram_3_2;
  input ram_reg_bram_3_3;
  input [0:0]ram_reg_bram_4_0;
  input ram_reg_bram_4_1;
  input ram_reg_bram_5_0;
  input ram_reg_bram_5_1;
  input [0:0]ram_reg_bram_5_2;
  input ram_reg_bram_5_3;

  wire [12:0]Q;
  wire [0:0]WEA;
  wire clk_in;
  wire data_port_a_wr;
  wire data_port_b_rd;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_n_0;
  wire ram_reg_bram_0_n_1;
  wire ram_reg_bram_0_n_134;
  wire ram_reg_bram_0_n_135;
  wire ram_reg_bram_0_n_138;
  wire ram_reg_bram_0_n_139;
  wire ram_reg_bram_0_n_20;
  wire ram_reg_bram_0_n_21;
  wire ram_reg_bram_0_n_22;
  wire ram_reg_bram_0_n_23;
  wire ram_reg_bram_0_n_24;
  wire ram_reg_bram_0_n_25;
  wire ram_reg_bram_0_n_26;
  wire ram_reg_bram_0_n_27;
  wire ram_reg_bram_0_n_28;
  wire ram_reg_bram_0_n_29;
  wire ram_reg_bram_0_n_30;
  wire ram_reg_bram_0_n_31;
  wire ram_reg_bram_0_n_32;
  wire ram_reg_bram_0_n_33;
  wire ram_reg_bram_0_n_34;
  wire ram_reg_bram_0_n_35;
  wire ram_reg_bram_0_n_52;
  wire ram_reg_bram_0_n_53;
  wire ram_reg_bram_0_n_54;
  wire ram_reg_bram_0_n_55;
  wire ram_reg_bram_0_n_56;
  wire ram_reg_bram_0_n_57;
  wire ram_reg_bram_0_n_58;
  wire ram_reg_bram_0_n_59;
  wire ram_reg_bram_0_n_60;
  wire ram_reg_bram_0_n_61;
  wire ram_reg_bram_0_n_62;
  wire ram_reg_bram_0_n_63;
  wire ram_reg_bram_0_n_64;
  wire ram_reg_bram_0_n_65;
  wire ram_reg_bram_0_n_66;
  wire ram_reg_bram_0_n_67;
  wire ram_reg_bram_1_0;
  wire ram_reg_bram_1_1;
  wire [0:0]ram_reg_bram_1_2;
  wire ram_reg_bram_1_3;
  wire ram_reg_bram_1_n_0;
  wire ram_reg_bram_1_n_1;
  wire ram_reg_bram_1_n_134;
  wire ram_reg_bram_1_n_135;
  wire ram_reg_bram_1_n_138;
  wire ram_reg_bram_1_n_139;
  wire ram_reg_bram_1_n_20;
  wire ram_reg_bram_1_n_21;
  wire ram_reg_bram_1_n_22;
  wire ram_reg_bram_1_n_23;
  wire ram_reg_bram_1_n_24;
  wire ram_reg_bram_1_n_25;
  wire ram_reg_bram_1_n_26;
  wire ram_reg_bram_1_n_27;
  wire ram_reg_bram_1_n_28;
  wire ram_reg_bram_1_n_29;
  wire ram_reg_bram_1_n_30;
  wire ram_reg_bram_1_n_31;
  wire ram_reg_bram_1_n_32;
  wire ram_reg_bram_1_n_33;
  wire ram_reg_bram_1_n_34;
  wire ram_reg_bram_1_n_35;
  wire ram_reg_bram_1_n_52;
  wire ram_reg_bram_1_n_53;
  wire ram_reg_bram_1_n_54;
  wire ram_reg_bram_1_n_55;
  wire ram_reg_bram_1_n_56;
  wire ram_reg_bram_1_n_57;
  wire ram_reg_bram_1_n_58;
  wire ram_reg_bram_1_n_59;
  wire ram_reg_bram_1_n_60;
  wire ram_reg_bram_1_n_61;
  wire ram_reg_bram_1_n_62;
  wire ram_reg_bram_1_n_63;
  wire ram_reg_bram_1_n_64;
  wire ram_reg_bram_1_n_65;
  wire ram_reg_bram_1_n_66;
  wire ram_reg_bram_1_n_67;
  wire ram_reg_bram_2_0;
  wire ram_reg_bram_2_1;
  wire [0:0]ram_reg_bram_2_2;
  wire ram_reg_bram_2_3;
  wire ram_reg_bram_2_n_0;
  wire ram_reg_bram_2_n_1;
  wire ram_reg_bram_2_n_134;
  wire ram_reg_bram_2_n_135;
  wire ram_reg_bram_2_n_138;
  wire ram_reg_bram_2_n_139;
  wire ram_reg_bram_2_n_20;
  wire ram_reg_bram_2_n_21;
  wire ram_reg_bram_2_n_22;
  wire ram_reg_bram_2_n_23;
  wire ram_reg_bram_2_n_24;
  wire ram_reg_bram_2_n_25;
  wire ram_reg_bram_2_n_26;
  wire ram_reg_bram_2_n_27;
  wire ram_reg_bram_2_n_28;
  wire ram_reg_bram_2_n_29;
  wire ram_reg_bram_2_n_30;
  wire ram_reg_bram_2_n_31;
  wire ram_reg_bram_2_n_32;
  wire ram_reg_bram_2_n_33;
  wire ram_reg_bram_2_n_34;
  wire ram_reg_bram_2_n_35;
  wire ram_reg_bram_2_n_52;
  wire ram_reg_bram_2_n_53;
  wire ram_reg_bram_2_n_54;
  wire ram_reg_bram_2_n_55;
  wire ram_reg_bram_2_n_56;
  wire ram_reg_bram_2_n_57;
  wire ram_reg_bram_2_n_58;
  wire ram_reg_bram_2_n_59;
  wire ram_reg_bram_2_n_60;
  wire ram_reg_bram_2_n_61;
  wire ram_reg_bram_2_n_62;
  wire ram_reg_bram_2_n_63;
  wire ram_reg_bram_2_n_64;
  wire ram_reg_bram_2_n_65;
  wire ram_reg_bram_2_n_66;
  wire ram_reg_bram_2_n_67;
  wire ram_reg_bram_3_0;
  wire ram_reg_bram_3_1;
  wire [0:0]ram_reg_bram_3_2;
  wire ram_reg_bram_3_3;
  wire ram_reg_bram_3_n_142;
  wire ram_reg_bram_3_n_143;
  wire ram_reg_bram_3_n_84;
  wire ram_reg_bram_3_n_85;
  wire ram_reg_bram_3_n_86;
  wire ram_reg_bram_3_n_87;
  wire ram_reg_bram_3_n_88;
  wire ram_reg_bram_3_n_89;
  wire ram_reg_bram_3_n_90;
  wire ram_reg_bram_3_n_91;
  wire ram_reg_bram_3_n_92;
  wire ram_reg_bram_3_n_93;
  wire ram_reg_bram_3_n_94;
  wire ram_reg_bram_3_n_95;
  wire ram_reg_bram_3_n_96;
  wire ram_reg_bram_3_n_97;
  wire ram_reg_bram_3_n_98;
  wire ram_reg_bram_3_n_99;
  wire [0:0]ram_reg_bram_4_0;
  wire ram_reg_bram_4_1;
  wire ram_reg_bram_4_n_0;
  wire ram_reg_bram_4_n_1;
  wire ram_reg_bram_4_n_135;
  wire ram_reg_bram_4_n_139;
  wire ram_reg_bram_4_n_28;
  wire ram_reg_bram_4_n_29;
  wire ram_reg_bram_4_n_30;
  wire ram_reg_bram_4_n_31;
  wire ram_reg_bram_4_n_32;
  wire ram_reg_bram_4_n_33;
  wire ram_reg_bram_4_n_34;
  wire ram_reg_bram_4_n_35;
  wire ram_reg_bram_4_n_60;
  wire ram_reg_bram_4_n_61;
  wire ram_reg_bram_4_n_62;
  wire ram_reg_bram_4_n_63;
  wire ram_reg_bram_4_n_64;
  wire ram_reg_bram_4_n_65;
  wire ram_reg_bram_4_n_66;
  wire ram_reg_bram_4_n_67;
  wire ram_reg_bram_5_0;
  wire ram_reg_bram_5_1;
  wire [0:0]ram_reg_bram_5_2;
  wire ram_reg_bram_5_3;
  wire ram_reg_bram_5_n_143;
  wire ram_reg_bram_5_n_92;
  wire ram_reg_bram_5_n_93;
  wire ram_reg_bram_5_n_94;
  wire ram_reg_bram_5_n_95;
  wire ram_reg_bram_5_n_96;
  wire ram_reg_bram_5_n_97;
  wire ram_reg_bram_5_n_98;
  wire ram_reg_bram_5_n_99;
  wire [12:0]ram_reg_bram_6_0;
  wire ram_reg_bram_6_n_96;
  wire ram_reg_bram_6_n_97;
  wire ram_reg_bram_6_n_98;
  wire ram_reg_bram_6_n_99;
  wire [31:0]ram_reg_bram_7_0;
  wire ram_reg_bram_7_n_47;
  wire [31:0]tmp_b_rdata;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_3_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_3_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_3_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_3_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_3_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_3_CASDOUTPB_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_3_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_3_DOUTBDOUT_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_3_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_3_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_4_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_4_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_4_CASDOUTB_UNCONNECTED;
  wire [3:1]NLW_ram_reg_bram_4_CASDOUTPA_UNCONNECTED;
  wire [3:1]NLW_ram_reg_bram_4_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_4_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_4_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_4_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_4_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_5_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_5_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_5_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_5_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_5_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_5_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_5_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_5_DOUTBDOUT_UNCONNECTED;
  wire [3:1]NLW_ram_reg_bram_5_DOUTPADOUTP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_bram_5_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_6_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_6_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_6_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_6_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_6_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_6_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_6_CASDOUTPB_UNCONNECTED;
  wire [31:4]NLW_ram_reg_bram_6_DOUTADOUT_UNCONNECTED;
  wire [31:4]NLW_ram_reg_bram_6_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_6_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_6_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_6_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_7_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_7_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_7_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_7_CASDOUTPB_UNCONNECTED;
  wire [15:1]NLW_ram_reg_bram_7_DOUTADOUT_UNCONNECTED;
  wire [15:1]NLW_ram_reg_bram_7_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_7_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_7_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/t/fakernet/dpdp_ram_data/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_reg_bram_6_0[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_0_n_20,ram_reg_bram_0_n_21,ram_reg_bram_0_n_22,ram_reg_bram_0_n_23,ram_reg_bram_0_n_24,ram_reg_bram_0_n_25,ram_reg_bram_0_n_26,ram_reg_bram_0_n_27,ram_reg_bram_0_n_28,ram_reg_bram_0_n_29,ram_reg_bram_0_n_30,ram_reg_bram_0_n_31,ram_reg_bram_0_n_32,ram_reg_bram_0_n_33,ram_reg_bram_0_n_34,ram_reg_bram_0_n_35}),
        .CASDOUTB({NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:16],ram_reg_bram_0_n_52,ram_reg_bram_0_n_53,ram_reg_bram_0_n_54,ram_reg_bram_0_n_55,ram_reg_bram_0_n_56,ram_reg_bram_0_n_57,ram_reg_bram_0_n_58,ram_reg_bram_0_n_59,ram_reg_bram_0_n_60,ram_reg_bram_0_n_61,ram_reg_bram_0_n_62,ram_reg_bram_0_n_63,ram_reg_bram_0_n_64,ram_reg_bram_0_n_65,ram_reg_bram_0_n_66,ram_reg_bram_0_n_67}),
        .CASDOUTPA({NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_0_n_134,ram_reg_bram_0_n_135}),
        .CASDOUTPB({NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:2],ram_reg_bram_0_n_138,ram_reg_bram_0_n_139}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_reg_bram_0_n_0),
        .CASOUTSBITERR(ram_reg_bram_0_n_1),
        .CLKARDCLK(clk_in),
        .CLKBWRCLK(clk_in),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_7_0[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_7_0[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(WEA),
        .ENBWREN(ram_reg_bram_0_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/t/fakernet/dpdp_ram_data/ram_reg_bram_1" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_1
       (.ADDRARDADDR({Q[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_reg_bram_6_0[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_n_20,ram_reg_bram_0_n_21,ram_reg_bram_0_n_22,ram_reg_bram_0_n_23,ram_reg_bram_0_n_24,ram_reg_bram_0_n_25,ram_reg_bram_0_n_26,ram_reg_bram_0_n_27,ram_reg_bram_0_n_28,ram_reg_bram_0_n_29,ram_reg_bram_0_n_30,ram_reg_bram_0_n_31,ram_reg_bram_0_n_32,ram_reg_bram_0_n_33,ram_reg_bram_0_n_34,ram_reg_bram_0_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_n_52,ram_reg_bram_0_n_53,ram_reg_bram_0_n_54,ram_reg_bram_0_n_55,ram_reg_bram_0_n_56,ram_reg_bram_0_n_57,ram_reg_bram_0_n_58,ram_reg_bram_0_n_59,ram_reg_bram_0_n_60,ram_reg_bram_0_n_61,ram_reg_bram_0_n_62,ram_reg_bram_0_n_63,ram_reg_bram_0_n_64,ram_reg_bram_0_n_65,ram_reg_bram_0_n_66,ram_reg_bram_0_n_67}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_0_n_134,ram_reg_bram_0_n_135}),
        .CASDINPB({1'b0,1'b0,ram_reg_bram_0_n_138,ram_reg_bram_0_n_139}),
        .CASDOMUXA(ram_reg_bram_1_0),
        .CASDOMUXB(ram_reg_bram_1_1),
        .CASDOMUXEN_A(data_port_a_wr),
        .CASDOMUXEN_B(data_port_b_rd),
        .CASDOUTA({NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_1_n_20,ram_reg_bram_1_n_21,ram_reg_bram_1_n_22,ram_reg_bram_1_n_23,ram_reg_bram_1_n_24,ram_reg_bram_1_n_25,ram_reg_bram_1_n_26,ram_reg_bram_1_n_27,ram_reg_bram_1_n_28,ram_reg_bram_1_n_29,ram_reg_bram_1_n_30,ram_reg_bram_1_n_31,ram_reg_bram_1_n_32,ram_reg_bram_1_n_33,ram_reg_bram_1_n_34,ram_reg_bram_1_n_35}),
        .CASDOUTB({NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:16],ram_reg_bram_1_n_52,ram_reg_bram_1_n_53,ram_reg_bram_1_n_54,ram_reg_bram_1_n_55,ram_reg_bram_1_n_56,ram_reg_bram_1_n_57,ram_reg_bram_1_n_58,ram_reg_bram_1_n_59,ram_reg_bram_1_n_60,ram_reg_bram_1_n_61,ram_reg_bram_1_n_62,ram_reg_bram_1_n_63,ram_reg_bram_1_n_64,ram_reg_bram_1_n_65,ram_reg_bram_1_n_66,ram_reg_bram_1_n_67}),
        .CASDOUTPA({NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_1_n_134,ram_reg_bram_1_n_135}),
        .CASDOUTPB({NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:2],ram_reg_bram_1_n_138,ram_reg_bram_1_n_139}),
        .CASINDBITERR(ram_reg_bram_0_n_0),
        .CASINSBITERR(ram_reg_bram_0_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_reg_bram_1_n_0),
        .CASOUTSBITERR(ram_reg_bram_1_n_1),
        .CLKARDCLK(clk_in),
        .CLKBWRCLK(clk_in),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_7_0[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_7_0[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_1_2),
        .ENBWREN(ram_reg_bram_1_3),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_1_2,ram_reg_bram_1_2,ram_reg_bram_1_2,ram_reg_bram_1_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/t/fakernet/dpdp_ram_data/ram_reg_bram_2" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_2
       (.ADDRARDADDR({Q[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_reg_bram_6_0[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_1_n_20,ram_reg_bram_1_n_21,ram_reg_bram_1_n_22,ram_reg_bram_1_n_23,ram_reg_bram_1_n_24,ram_reg_bram_1_n_25,ram_reg_bram_1_n_26,ram_reg_bram_1_n_27,ram_reg_bram_1_n_28,ram_reg_bram_1_n_29,ram_reg_bram_1_n_30,ram_reg_bram_1_n_31,ram_reg_bram_1_n_32,ram_reg_bram_1_n_33,ram_reg_bram_1_n_34,ram_reg_bram_1_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_1_n_52,ram_reg_bram_1_n_53,ram_reg_bram_1_n_54,ram_reg_bram_1_n_55,ram_reg_bram_1_n_56,ram_reg_bram_1_n_57,ram_reg_bram_1_n_58,ram_reg_bram_1_n_59,ram_reg_bram_1_n_60,ram_reg_bram_1_n_61,ram_reg_bram_1_n_62,ram_reg_bram_1_n_63,ram_reg_bram_1_n_64,ram_reg_bram_1_n_65,ram_reg_bram_1_n_66,ram_reg_bram_1_n_67}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_1_n_134,ram_reg_bram_1_n_135}),
        .CASDINPB({1'b0,1'b0,ram_reg_bram_1_n_138,ram_reg_bram_1_n_139}),
        .CASDOMUXA(ram_reg_bram_2_0),
        .CASDOMUXB(ram_reg_bram_2_1),
        .CASDOMUXEN_A(data_port_a_wr),
        .CASDOMUXEN_B(data_port_b_rd),
        .CASDOUTA({NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_2_n_20,ram_reg_bram_2_n_21,ram_reg_bram_2_n_22,ram_reg_bram_2_n_23,ram_reg_bram_2_n_24,ram_reg_bram_2_n_25,ram_reg_bram_2_n_26,ram_reg_bram_2_n_27,ram_reg_bram_2_n_28,ram_reg_bram_2_n_29,ram_reg_bram_2_n_30,ram_reg_bram_2_n_31,ram_reg_bram_2_n_32,ram_reg_bram_2_n_33,ram_reg_bram_2_n_34,ram_reg_bram_2_n_35}),
        .CASDOUTB({NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED[31:16],ram_reg_bram_2_n_52,ram_reg_bram_2_n_53,ram_reg_bram_2_n_54,ram_reg_bram_2_n_55,ram_reg_bram_2_n_56,ram_reg_bram_2_n_57,ram_reg_bram_2_n_58,ram_reg_bram_2_n_59,ram_reg_bram_2_n_60,ram_reg_bram_2_n_61,ram_reg_bram_2_n_62,ram_reg_bram_2_n_63,ram_reg_bram_2_n_64,ram_reg_bram_2_n_65,ram_reg_bram_2_n_66,ram_reg_bram_2_n_67}),
        .CASDOUTPA({NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_2_n_134,ram_reg_bram_2_n_135}),
        .CASDOUTPB({NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED[3:2],ram_reg_bram_2_n_138,ram_reg_bram_2_n_139}),
        .CASINDBITERR(ram_reg_bram_1_n_0),
        .CASINSBITERR(ram_reg_bram_1_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_reg_bram_2_n_0),
        .CASOUTSBITERR(ram_reg_bram_2_n_1),
        .CLKARDCLK(clk_in),
        .CLKBWRCLK(clk_in),
        .DBITERR(NLW_ram_reg_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_7_0[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_7_0[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_2_2),
        .ENBWREN(ram_reg_bram_2_3),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_2_2,ram_reg_bram_2_2,ram_reg_bram_2_2,ram_reg_bram_2_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/t/fakernet/dpdp_ram_data/ram_reg_bram_3" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_3
       (.ADDRARDADDR({Q[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_reg_bram_6_0[10:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_2_n_20,ram_reg_bram_2_n_21,ram_reg_bram_2_n_22,ram_reg_bram_2_n_23,ram_reg_bram_2_n_24,ram_reg_bram_2_n_25,ram_reg_bram_2_n_26,ram_reg_bram_2_n_27,ram_reg_bram_2_n_28,ram_reg_bram_2_n_29,ram_reg_bram_2_n_30,ram_reg_bram_2_n_31,ram_reg_bram_2_n_32,ram_reg_bram_2_n_33,ram_reg_bram_2_n_34,ram_reg_bram_2_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_2_n_52,ram_reg_bram_2_n_53,ram_reg_bram_2_n_54,ram_reg_bram_2_n_55,ram_reg_bram_2_n_56,ram_reg_bram_2_n_57,ram_reg_bram_2_n_58,ram_reg_bram_2_n_59,ram_reg_bram_2_n_60,ram_reg_bram_2_n_61,ram_reg_bram_2_n_62,ram_reg_bram_2_n_63,ram_reg_bram_2_n_64,ram_reg_bram_2_n_65,ram_reg_bram_2_n_66,ram_reg_bram_2_n_67}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_2_n_134,ram_reg_bram_2_n_135}),
        .CASDINPB({1'b0,1'b0,ram_reg_bram_2_n_138,ram_reg_bram_2_n_139}),
        .CASDOMUXA(ram_reg_bram_3_0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(data_port_a_wr),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(NLW_ram_reg_bram_3_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_3_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_3_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_3_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_reg_bram_2_n_0),
        .CASINSBITERR(ram_reg_bram_2_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(ram_reg_bram_3_1),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(data_port_b_rd),
        .CASOUTDBITERR(NLW_ram_reg_bram_3_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_3_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(clk_in),
        .CLKBWRCLK(clk_in),
        .DBITERR(NLW_ram_reg_bram_3_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_7_0[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_7_0[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_3_DOUTADOUT_UNCONNECTED[31:16],ram_reg_bram_3_n_84,ram_reg_bram_3_n_85,ram_reg_bram_3_n_86,ram_reg_bram_3_n_87,ram_reg_bram_3_n_88,ram_reg_bram_3_n_89,ram_reg_bram_3_n_90,ram_reg_bram_3_n_91,ram_reg_bram_3_n_92,ram_reg_bram_3_n_93,ram_reg_bram_3_n_94,ram_reg_bram_3_n_95,ram_reg_bram_3_n_96,ram_reg_bram_3_n_97,ram_reg_bram_3_n_98,ram_reg_bram_3_n_99}),
        .DOUTBDOUT({NLW_ram_reg_bram_3_DOUTBDOUT_UNCONNECTED[31:16],tmp_b_rdata[15:0]}),
        .DOUTPADOUTP({NLW_ram_reg_bram_3_DOUTPADOUTP_UNCONNECTED[3:2],ram_reg_bram_3_n_142,ram_reg_bram_3_n_143}),
        .DOUTPBDOUTP({NLW_ram_reg_bram_3_DOUTPBDOUTP_UNCONNECTED[3:2],tmp_b_rdata[17:16]}),
        .ECCPARITY(NLW_ram_reg_bram_3_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_3_2),
        .ENBWREN(ram_reg_bram_3_3),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_3_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_3_2,ram_reg_bram_3_2,ram_reg_bram_3_2,ram_reg_bram_3_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/t/fakernet/dpdp_ram_data/ram_reg_bram_4" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "26" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_4
       (.ADDRARDADDR({Q[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_reg_bram_6_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_4_CASDOUTA_UNCONNECTED[31:8],ram_reg_bram_4_n_28,ram_reg_bram_4_n_29,ram_reg_bram_4_n_30,ram_reg_bram_4_n_31,ram_reg_bram_4_n_32,ram_reg_bram_4_n_33,ram_reg_bram_4_n_34,ram_reg_bram_4_n_35}),
        .CASDOUTB({NLW_ram_reg_bram_4_CASDOUTB_UNCONNECTED[31:8],ram_reg_bram_4_n_60,ram_reg_bram_4_n_61,ram_reg_bram_4_n_62,ram_reg_bram_4_n_63,ram_reg_bram_4_n_64,ram_reg_bram_4_n_65,ram_reg_bram_4_n_66,ram_reg_bram_4_n_67}),
        .CASDOUTPA({NLW_ram_reg_bram_4_CASDOUTPA_UNCONNECTED[3:1],ram_reg_bram_4_n_135}),
        .CASDOUTPB({NLW_ram_reg_bram_4_CASDOUTPB_UNCONNECTED[3:1],ram_reg_bram_4_n_139}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_reg_bram_4_n_0),
        .CASOUTSBITERR(ram_reg_bram_4_n_1),
        .CLKARDCLK(clk_in),
        .CLKBWRCLK(clk_in),
        .DBITERR(NLW_ram_reg_bram_4_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_7_0[25:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,ram_reg_bram_7_0[26]}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_4_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_4_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_4_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_4_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_4_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_4_0),
        .ENBWREN(ram_reg_bram_4_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_4_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_4_0,ram_reg_bram_4_0,ram_reg_bram_4_0,ram_reg_bram_4_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/t/fakernet/dpdp_ram_data/ram_reg_bram_5" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "26" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_5
       (.ADDRARDADDR({Q[11:0],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_reg_bram_6_0[11:0],1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_4_n_28,ram_reg_bram_4_n_29,ram_reg_bram_4_n_30,ram_reg_bram_4_n_31,ram_reg_bram_4_n_32,ram_reg_bram_4_n_33,ram_reg_bram_4_n_34,ram_reg_bram_4_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_4_n_60,ram_reg_bram_4_n_61,ram_reg_bram_4_n_62,ram_reg_bram_4_n_63,ram_reg_bram_4_n_64,ram_reg_bram_4_n_65,ram_reg_bram_4_n_66,ram_reg_bram_4_n_67}),
        .CASDINPA({1'b0,1'b0,1'b0,ram_reg_bram_4_n_135}),
        .CASDINPB({1'b0,1'b0,1'b0,ram_reg_bram_4_n_139}),
        .CASDOMUXA(ram_reg_bram_5_0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(data_port_a_wr),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(NLW_ram_reg_bram_5_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_5_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_5_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_5_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_reg_bram_4_n_0),
        .CASINSBITERR(ram_reg_bram_4_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(ram_reg_bram_5_1),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(data_port_b_rd),
        .CASOUTDBITERR(NLW_ram_reg_bram_5_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_5_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(clk_in),
        .CLKBWRCLK(clk_in),
        .DBITERR(NLW_ram_reg_bram_5_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_7_0[25:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,ram_reg_bram_7_0[26]}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_5_DOUTADOUT_UNCONNECTED[31:8],ram_reg_bram_5_n_92,ram_reg_bram_5_n_93,ram_reg_bram_5_n_94,ram_reg_bram_5_n_95,ram_reg_bram_5_n_96,ram_reg_bram_5_n_97,ram_reg_bram_5_n_98,ram_reg_bram_5_n_99}),
        .DOUTBDOUT({NLW_ram_reg_bram_5_DOUTBDOUT_UNCONNECTED[31:8],tmp_b_rdata[25:18]}),
        .DOUTPADOUTP({NLW_ram_reg_bram_5_DOUTPADOUTP_UNCONNECTED[3:1],ram_reg_bram_5_n_143}),
        .DOUTPBDOUTP({NLW_ram_reg_bram_5_DOUTPBDOUTP_UNCONNECTED[3:1],tmp_b_rdata[26]}),
        .ECCPARITY(NLW_ram_reg_bram_5_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_5_2),
        .ENBWREN(ram_reg_bram_5_3),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_5_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_5_2,ram_reg_bram_5_2,ram_reg_bram_5_2,ram_reg_bram_5_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/t/fakernet/dpdp_ram_data/ram_reg_bram_6" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "30" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    ram_reg_bram_6
       (.ADDRARDADDR({Q,1'b0,1'b0}),
        .ADDRBWRADDR({ram_reg_bram_6_0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_6_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_6_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_6_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_6_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_6_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_6_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(clk_in),
        .CLKBWRCLK(clk_in),
        .DBITERR(NLW_ram_reg_bram_6_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_7_0[30:27]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_reg_bram_6_DOUTADOUT_UNCONNECTED[31:4],ram_reg_bram_6_n_96,ram_reg_bram_6_n_97,ram_reg_bram_6_n_98,ram_reg_bram_6_n_99}),
        .DOUTBDOUT({NLW_ram_reg_bram_6_DOUTBDOUT_UNCONNECTED[31:4],tmp_b_rdata[30:27]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_6_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_6_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_6_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(data_port_a_wr),
        .ENBWREN(data_port_b_rd),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_6_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({data_port_a_wr,data_port_a_wr,data_port_a_wr,data_port_a_wr}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/t/fakernet/dpdp_ram_data/ram_reg_bram_7" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_bram_7
       (.ADDRARDADDR({Q,1'b0}),
        .ADDRBWRADDR({ram_reg_bram_6_0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_7_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_7_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_7_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_7_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(clk_in),
        .CLKBWRCLK(clk_in),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_7_0[31]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_reg_bram_7_DOUTADOUT_UNCONNECTED[15:1],ram_reg_bram_7_n_47}),
        .DOUTBDOUT({NLW_ram_reg_bram_7_DOUTBDOUT_UNCONNECTED[15:1],tmp_b_rdata[31]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_7_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_7_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(data_port_a_wr),
        .ENBWREN(data_port_b_rd),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({data_port_a_wr,data_port_a_wr}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "fnet_ram_block_stat" *) 
module top_block_fakernet_top_0_0_fnet_ram_block_stat
   (\ram_arp_icmp[stat][drop_dly] ,
    \s_stat_reg[hasdata]_0 ,
    \ram_arp_icmp[stat][hasdata] ,
    \s_stat_reg[hasdata]_1 ,
    \s_stat_reg[hasdata]_2 ,
    D,
    taken_prev_reg,
    Q,
    E,
    \ram_arp_icmp[prod][set_drop_dly] ,
    clk_in,
    \s_reg[wr_idx][2] ,
    \s_reg[wr_idx][2]_0 ,
    \ram_tcp_prep2[0][stat][hasdata] ,
    \ram_tcp_prep2[1][stat][hasdata] ,
    \s_reg[wr_idx][2]_1 ,
    \s_reg[wr_idx][2]_2 ,
    \s_reg[wr_idx][2]_3 ,
    \info_counts_reg[drop_ntp] ,
    \info_counts_reg[drop_ntp]_0 ,
    \ram_arp_icmp[cons][clear_hasdata] ,
    \s_stat_reg[words][10]_0 );
  output \ram_arp_icmp[stat][drop_dly] ;
  output \s_stat_reg[hasdata]_0 ;
  output \ram_arp_icmp[stat][hasdata] ;
  output \s_stat_reg[hasdata]_1 ;
  output \s_stat_reg[hasdata]_2 ;
  output [0:0]D;
  output taken_prev_reg;
  output [9:0]Q;
  input [0:0]E;
  input \ram_arp_icmp[prod][set_drop_dly] ;
  input clk_in;
  input \s_reg[wr_idx][2] ;
  input \s_reg[wr_idx][2]_0 ;
  input \ram_tcp_prep2[0][stat][hasdata] ;
  input \ram_tcp_prep2[1][stat][hasdata] ;
  input \s_reg[wr_idx][2]_1 ;
  input \s_reg[wr_idx][2]_2 ;
  input \s_reg[wr_idx][2]_3 ;
  input \info_counts_reg[drop_ntp] ;
  input [0:0]\info_counts_reg[drop_ntp]_0 ;
  input \ram_arp_icmp[cons][clear_hasdata] ;
  input [9:0]\s_stat_reg[words][10]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire clk_in;
  wire \info_counts_reg[drop_ntp] ;
  wire [0:0]\info_counts_reg[drop_ntp]_0 ;
  wire \ram_arp_icmp[cons][clear_hasdata] ;
  wire \ram_arp_icmp[prod][set_drop_dly] ;
  wire \ram_arp_icmp[stat][drop_dly] ;
  wire \ram_arp_icmp[stat][hasdata] ;
  wire \ram_tcp_prep2[0][stat][hasdata] ;
  wire \ram_tcp_prep2[1][stat][hasdata] ;
  wire \s_reg[wr_idx][2] ;
  wire \s_reg[wr_idx][2]_0 ;
  wire \s_reg[wr_idx][2]_1 ;
  wire \s_reg[wr_idx][2]_2 ;
  wire \s_reg[wr_idx][2]_3 ;
  wire \s_stat[hasdata]_i_1_n_0 ;
  wire \s_stat_reg[hasdata]_0 ;
  wire \s_stat_reg[hasdata]_1 ;
  wire \s_stat_reg[hasdata]_2 ;
  wire [9:0]\s_stat_reg[words][10]_0 ;
  wire taken_prev_reg;

  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00022022)) 
    \FSM_onehot_s[state][0]_i_3 
       (.I0(\s_stat_reg[hasdata]_2 ),
        .I1(\s_reg[wr_idx][2] ),
        .I2(\s_reg[wr_idx][2]_0 ),
        .I3(\ram_tcp_prep2[0][stat][hasdata] ),
        .I4(\ram_tcp_prep2[1][stat][hasdata] ),
        .O(\s_stat_reg[hasdata]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_s[state][1]_i_2 
       (.I0(\ram_arp_icmp[stat][hasdata] ),
        .I1(\s_reg[wr_idx][2]_1 ),
        .I2(\s_reg[wr_idx][2]_2 ),
        .I3(\s_reg[wr_idx][2]_3 ),
        .O(\s_stat_reg[hasdata]_2 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \info_counts[drop_ntp]_i_1 
       (.I0(\info_counts_reg[drop_ntp] ),
        .I1(\info_counts_reg[drop_ntp]_0 ),
        .I2(\ram_arp_icmp[stat][hasdata] ),
        .I3(\ram_arp_icmp[stat][drop_dly] ),
        .O(taken_prev_reg));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \s[fill_ram_arp_icmp]_i_2 
       (.I0(\ram_arp_icmp[stat][hasdata] ),
        .O(\s_stat_reg[hasdata]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hAAA88A88)) 
    \s[wr_idx][2]_i_2 
       (.I0(\s_stat_reg[hasdata]_2 ),
        .I1(\s_reg[wr_idx][2] ),
        .I2(\s_reg[wr_idx][2]_0 ),
        .I3(\ram_tcp_prep2[0][stat][hasdata] ),
        .I4(\ram_tcp_prep2[1][stat][hasdata] ),
        .O(D));
  LUT3 #(
    .INIT(8'hF4)) 
    \s_stat[hasdata]_i_1 
       (.I0(\ram_arp_icmp[cons][clear_hasdata] ),
        .I1(\ram_arp_icmp[stat][hasdata] ),
        .I2(E),
        .O(\s_stat[hasdata]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[drop_dly] 
       (.C(clk_in),
        .CE(E),
        .D(\ram_arp_icmp[prod][set_drop_dly] ),
        .Q(\ram_arp_icmp[stat][drop_dly] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[hasdata] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_stat[hasdata]_i_1_n_0 ),
        .Q(\ram_arp_icmp[stat][hasdata] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][10] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][1] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][2] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][3] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][4] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][5] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][6] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][7] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][8] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][9] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fnet_ram_block_stat" *) 
module top_block_fakernet_top_0_0_fnet_ram_block_stat_0
   (\s_stat_reg[hasdata]_0 ,
    \s_stat_reg[hasdata]_1 ,
    Q,
    \s_stat_reg[hasdata]_2 ,
    clk_in,
    \ram_arp_icmp[stat][hasdata] ,
    E,
    \s_stat_reg[words][10]_0 );
  output \s_stat_reg[hasdata]_0 ;
  output \s_stat_reg[hasdata]_1 ;
  output [9:0]Q;
  input \s_stat_reg[hasdata]_2 ;
  input clk_in;
  input \ram_arp_icmp[stat][hasdata] ;
  input [0:0]E;
  input [9:0]\s_stat_reg[words][10]_0 ;

  wire [0:0]E;
  wire [9:0]Q;
  wire clk_in;
  wire \ram_arp_icmp[stat][hasdata] ;
  wire \s_stat_reg[hasdata]_0 ;
  wire \s_stat_reg[hasdata]_1 ;
  wire \s_stat_reg[hasdata]_2 ;
  wire [9:0]\s_stat_reg[words][10]_0 ;

  LUT2 #(
    .INIT(4'h1)) 
    \s[wr_onehot][3]_i_2 
       (.I0(\s_stat_reg[hasdata]_0 ),
        .I1(\ram_arp_icmp[stat][hasdata] ),
        .O(\s_stat_reg[hasdata]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[hasdata] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_stat_reg[hasdata]_2 ),
        .Q(\s_stat_reg[hasdata]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][10] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][1] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][2] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][3] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][4] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][5] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][6] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][7] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][8] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][9] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fnet_ram_block_stat" *) 
module top_block_fakernet_top_0_0_fnet_ram_block_stat_1
   (\s_stat_reg[hasdata]_0 ,
    \ram_tcp_prep2[0][stat][hasdata] ,
    \s_stat_reg[words][10]_0 ,
    \s_reg[wr_idx][0] ,
    \ram_tcp_prep2[0][cons][clear_hasdata] ,
    cur_tcp_prep,
    Q,
    clk_in,
    E,
    \ram_prod_tcp_prep0[set_words] );
  output \s_stat_reg[hasdata]_0 ;
  output \ram_tcp_prep2[0][stat][hasdata] ;
  output [9:0]\s_stat_reg[words][10]_0 ;
  input \s_reg[wr_idx][0] ;
  input \ram_tcp_prep2[0][cons][clear_hasdata] ;
  input cur_tcp_prep;
  input [0:0]Q;
  input clk_in;
  input [0:0]E;
  input [9:0]\ram_prod_tcp_prep0[set_words] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire clk_in;
  wire cur_tcp_prep;
  wire [9:0]\ram_prod_tcp_prep0[set_words] ;
  wire \ram_tcp_prep2[0][cons][clear_hasdata] ;
  wire \ram_tcp_prep2[0][stat][hasdata] ;
  wire \s_reg[wr_idx][0] ;
  wire \s_stat[hasdata]_i_1_n_0 ;
  wire \s_stat_reg[hasdata]_0 ;
  wire [9:0]\s_stat_reg[words][10]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s[wr_idx][0]_i_2 
       (.I0(\ram_tcp_prep2[0][stat][hasdata] ),
        .I1(\s_reg[wr_idx][0] ),
        .O(\s_stat_reg[hasdata]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \s_stat[hasdata]_i_1 
       (.I0(\ram_tcp_prep2[0][cons][clear_hasdata] ),
        .I1(\ram_tcp_prep2[0][stat][hasdata] ),
        .I2(cur_tcp_prep),
        .I3(Q),
        .O(\s_stat[hasdata]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[hasdata] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_stat[hasdata]_i_1_n_0 ),
        .Q(\ram_tcp_prep2[0][stat][hasdata] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][10] 
       (.C(clk_in),
        .CE(E),
        .D(\ram_prod_tcp_prep0[set_words] [9]),
        .Q(\s_stat_reg[words][10]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][1] 
       (.C(clk_in),
        .CE(E),
        .D(\ram_prod_tcp_prep0[set_words] [0]),
        .Q(\s_stat_reg[words][10]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][2] 
       (.C(clk_in),
        .CE(E),
        .D(\ram_prod_tcp_prep0[set_words] [1]),
        .Q(\s_stat_reg[words][10]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][3] 
       (.C(clk_in),
        .CE(E),
        .D(\ram_prod_tcp_prep0[set_words] [2]),
        .Q(\s_stat_reg[words][10]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][4] 
       (.C(clk_in),
        .CE(E),
        .D(\ram_prod_tcp_prep0[set_words] [3]),
        .Q(\s_stat_reg[words][10]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][5] 
       (.C(clk_in),
        .CE(E),
        .D(\ram_prod_tcp_prep0[set_words] [4]),
        .Q(\s_stat_reg[words][10]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][6] 
       (.C(clk_in),
        .CE(E),
        .D(\ram_prod_tcp_prep0[set_words] [5]),
        .Q(\s_stat_reg[words][10]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][7] 
       (.C(clk_in),
        .CE(E),
        .D(\ram_prod_tcp_prep0[set_words] [6]),
        .Q(\s_stat_reg[words][10]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][8] 
       (.C(clk_in),
        .CE(E),
        .D(\ram_prod_tcp_prep0[set_words] [7]),
        .Q(\s_stat_reg[words][10]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][9] 
       (.C(clk_in),
        .CE(E),
        .D(\ram_prod_tcp_prep0[set_words] [8]),
        .Q(\s_stat_reg[words][10]_0 [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fnet_ram_block_stat" *) 
module top_block_fakernet_top_0_0_fnet_ram_block_stat_2
   (\s_stat_reg[hasdata]_0 ,
    \ram_tcp_prep2[1][stat][hasdata] ,
    \s_stat_reg[words][10]_0 ,
    cur_tcp_prep,
    \ram_tcp_prep2[0][stat][hasdata] ,
    \ram_tcp_prep2[1][cons][clear_hasdata] ,
    Q,
    clk_in,
    E,
    \s_stat_reg[words][10]_1 );
  output \s_stat_reg[hasdata]_0 ;
  output \ram_tcp_prep2[1][stat][hasdata] ;
  output [9:0]\s_stat_reg[words][10]_0 ;
  input cur_tcp_prep;
  input \ram_tcp_prep2[0][stat][hasdata] ;
  input \ram_tcp_prep2[1][cons][clear_hasdata] ;
  input [0:0]Q;
  input clk_in;
  input [0:0]E;
  input [9:0]\s_stat_reg[words][10]_1 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire clk_in;
  wire cur_tcp_prep;
  wire \ram_tcp_prep2[0][stat][hasdata] ;
  wire \ram_tcp_prep2[1][cons][clear_hasdata] ;
  wire \ram_tcp_prep2[1][stat][hasdata] ;
  wire \s_stat[hasdata]_i_1_n_0 ;
  wire \s_stat_reg[hasdata]_0 ;
  wire [9:0]\s_stat_reg[words][10]_0 ;
  wire [9:0]\s_stat_reg[words][10]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \s[payload_len][10]_i_8 
       (.I0(\ram_tcp_prep2[1][stat][hasdata] ),
        .I1(cur_tcp_prep),
        .I2(\ram_tcp_prep2[0][stat][hasdata] ),
        .O(\s_stat_reg[hasdata]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \s_stat[hasdata]_i_1 
       (.I0(\ram_tcp_prep2[1][cons][clear_hasdata] ),
        .I1(\ram_tcp_prep2[1][stat][hasdata] ),
        .I2(Q),
        .I3(cur_tcp_prep),
        .O(\s_stat[hasdata]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[hasdata] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_stat[hasdata]_i_1_n_0 ),
        .Q(\ram_tcp_prep2[1][stat][hasdata] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][10] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_1 [9]),
        .Q(\s_stat_reg[words][10]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][1] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_1 [0]),
        .Q(\s_stat_reg[words][10]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][2] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_1 [1]),
        .Q(\s_stat_reg[words][10]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][3] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_1 [2]),
        .Q(\s_stat_reg[words][10]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][4] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_1 [3]),
        .Q(\s_stat_reg[words][10]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][5] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_1 [4]),
        .Q(\s_stat_reg[words][10]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][6] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_1 [5]),
        .Q(\s_stat_reg[words][10]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][7] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_1 [6]),
        .Q(\s_stat_reg[words][10]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][8] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_1 [7]),
        .Q(\s_stat_reg[words][10]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][9] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_1 [8]),
        .Q(\s_stat_reg[words][10]_0 [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fnet_ram_block_stat" *) 
module top_block_fakernet_top_0_0_fnet_ram_block_stat_3
   (\ram_udp_regacc[stat][hasdata] ,
    Q,
    SS,
    E,
    clk_in,
    D);
  output \ram_udp_regacc[stat][hasdata] ;
  output [9:0]Q;
  input [0:0]SS;
  input [0:0]E;
  input clk_in;
  input [9:0]D;

  wire [9:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]SS;
  wire clk_in;
  wire \ram_udp_regacc[stat][hasdata] ;
  wire \s_stat[hasdata]_i_1_n_0 ;

  LUT3 #(
    .INIT(8'hF4)) 
    \s_stat[hasdata]_i_1 
       (.I0(SS),
        .I1(\ram_udp_regacc[stat][hasdata] ),
        .I2(E),
        .O(\s_stat[hasdata]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[hasdata] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_stat[hasdata]_i_1_n_0 ),
        .Q(\ram_udp_regacc[stat][hasdata] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][10] 
       (.C(clk_in),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][1] 
       (.C(clk_in),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][2] 
       (.C(clk_in),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][3] 
       (.C(clk_in),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][4] 
       (.C(clk_in),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][5] 
       (.C(clk_in),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][6] 
       (.C(clk_in),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][7] 
       (.C(clk_in),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][8] 
       (.C(clk_in),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][9] 
       (.C(clk_in),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fnet_ram_block_stat" *) 
module top_block_fakernet_top_0_0_fnet_ram_block_stat_4
   (\s_stat_reg[hasdata]_0 ,
    \s_stat_reg[hasdata]_1 ,
    Q,
    \s_stat_reg[hasdata]_2 ,
    clk_in,
    \ram_cons_array_reg[5][clear_hasdata] ,
    \ram_cons_array_reg[5][clear_hasdata]_0 ,
    \ram_arp_icmp[stat][hasdata] ,
    \ram_cons_array_reg[5][clear_hasdata]_1 ,
    E,
    D);
  output \s_stat_reg[hasdata]_0 ;
  output \s_stat_reg[hasdata]_1 ;
  output [9:0]Q;
  input \s_stat_reg[hasdata]_2 ;
  input clk_in;
  input \ram_cons_array_reg[5][clear_hasdata] ;
  input \ram_cons_array_reg[5][clear_hasdata]_0 ;
  input \ram_arp_icmp[stat][hasdata] ;
  input \ram_cons_array_reg[5][clear_hasdata]_1 ;
  input [0:0]E;
  input [9:0]D;

  wire [9:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire clk_in;
  wire \ram_arp_icmp[stat][hasdata] ;
  wire \ram_cons_array_reg[5][clear_hasdata] ;
  wire \ram_cons_array_reg[5][clear_hasdata]_0 ;
  wire \ram_cons_array_reg[5][clear_hasdata]_1 ;
  wire \s_stat_reg[hasdata]_0 ;
  wire \s_stat_reg[hasdata]_1 ;
  wire \s_stat_reg[hasdata]_2 ;

  LUT5 #(
    .INIT(32'h00000001)) 
    \s[wr_onehot][5]_i_2 
       (.I0(\s_stat_reg[hasdata]_0 ),
        .I1(\ram_cons_array_reg[5][clear_hasdata] ),
        .I2(\ram_cons_array_reg[5][clear_hasdata]_0 ),
        .I3(\ram_arp_icmp[stat][hasdata] ),
        .I4(\ram_cons_array_reg[5][clear_hasdata]_1 ),
        .O(\s_stat_reg[hasdata]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[hasdata] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_stat_reg[hasdata]_2 ),
        .Q(\s_stat_reg[hasdata]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][10] 
       (.C(clk_in),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][1] 
       (.C(clk_in),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][2] 
       (.C(clk_in),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][3] 
       (.C(clk_in),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][4] 
       (.C(clk_in),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][5] 
       (.C(clk_in),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][6] 
       (.C(clk_in),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][7] 
       (.C(clk_in),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][8] 
       (.C(clk_in),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][9] 
       (.C(clk_in),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fnet_ram_block_stat" *) 
module top_block_fakernet_top_0_0_fnet_ram_block_stat_5
   (\s_stat_reg[hasdata]_0 ,
    Q,
    \s_stat_reg[hasdata]_1 ,
    clk_in,
    E,
    D);
  output \s_stat_reg[hasdata]_0 ;
  output [9:0]Q;
  input \s_stat_reg[hasdata]_1 ;
  input clk_in;
  input [0:0]E;
  input [9:0]D;

  wire [9:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire clk_in;
  wire \s_stat_reg[hasdata]_0 ;
  wire \s_stat_reg[hasdata]_1 ;

  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[hasdata] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_stat_reg[hasdata]_1 ),
        .Q(\s_stat_reg[hasdata]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][10] 
       (.C(clk_in),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][1] 
       (.C(clk_in),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][2] 
       (.C(clk_in),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][3] 
       (.C(clk_in),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][4] 
       (.C(clk_in),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][5] 
       (.C(clk_in),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][6] 
       (.C(clk_in),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][7] 
       (.C(clk_in),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][8] 
       (.C(clk_in),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][9] 
       (.C(clk_in),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fnet_ram_block_stat" *) 
module top_block_fakernet_top_0_0_fnet_ram_block_stat_6
   (\s_stat_reg[hasdata]_0 ,
    D,
    Q,
    \s_stat_reg[hasdata]_1 ,
    clk_in,
    \s_reg[wr_idx][0] ,
    \s_reg[wr_idx][0]_0 ,
    \s_reg[wr_idx][0]_1 ,
    \ram_arp_icmp[stat][hasdata] ,
    \s_reg[wr_idx][0]_2 ,
    E,
    \s_stat_reg[words][10]_0 );
  output \s_stat_reg[hasdata]_0 ;
  output [0:0]D;
  output [9:0]Q;
  input \s_stat_reg[hasdata]_1 ;
  input clk_in;
  input \s_reg[wr_idx][0] ;
  input \s_reg[wr_idx][0]_0 ;
  input \s_reg[wr_idx][0]_1 ;
  input \ram_arp_icmp[stat][hasdata] ;
  input \s_reg[wr_idx][0]_2 ;
  input [0:0]E;
  input [9:0]\s_stat_reg[words][10]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire clk_in;
  wire \ram_arp_icmp[stat][hasdata] ;
  wire \s_reg[wr_idx][0] ;
  wire \s_reg[wr_idx][0]_0 ;
  wire \s_reg[wr_idx][0]_1 ;
  wire \s_reg[wr_idx][0]_2 ;
  wire \s_stat_reg[hasdata]_0 ;
  wire \s_stat_reg[hasdata]_1 ;
  wire [9:0]\s_stat_reg[words][10]_0 ;

  LUT6 #(
    .INIT(64'h0000FFFF000000F4)) 
    \s[wr_idx][0]_i_1 
       (.I0(\s_stat_reg[hasdata]_0 ),
        .I1(\s_reg[wr_idx][0] ),
        .I2(\s_reg[wr_idx][0]_0 ),
        .I3(\s_reg[wr_idx][0]_1 ),
        .I4(\ram_arp_icmp[stat][hasdata] ),
        .I5(\s_reg[wr_idx][0]_2 ),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[hasdata] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_stat_reg[hasdata]_1 ),
        .Q(\s_stat_reg[hasdata]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][10] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][1] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][2] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][3] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][4] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][5] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][6] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][7] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][8] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[words][9] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat_reg[words][10]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fnet_regacc_aux_stat" *) 
module top_block_fakernet_top_0_0_fnet_regacc_aux_stat
   (\s_stat_reg[reg_idp]_0 ,
    \s_stat_reg[reg_ch][0]_0 ,
    \s_stat_reg[end_words][6]_0 ,
    Q,
    E,
    \s_stat_reg[reg_idp]_1 ,
    WEA,
    \s_stat_reg[reg_idp]_2 ,
    \s_stat_reg[reg_idp]_3 ,
    \s_stat_reg[end_words][2]_0 ,
    \s_stat_reg[checksum][16]_0 ,
    \regacc_aux_info[prod][set_reg_ch] ,
    \regacc_aux_info[prod][v][reg_idp] ,
    clk_in,
    \regacc_aux_info[prod][v][reg_ch] ,
    \FSM_sequential_s[state][0]_i_4__0 ,
    \a[off_store] ,
    SS,
    actual_wr,
    \FSM_sequential_s[state][1]_i_12__0 ,
    \s_stat_reg[end_words][10]_0 ,
    D,
    \s_stat_reg[checksum][16]_1 ,
    \s_stat_reg[checksum][16]_2 );
  output \s_stat_reg[reg_idp]_0 ;
  output \s_stat_reg[reg_ch][0]_0 ;
  output \s_stat_reg[end_words][6]_0 ;
  output [6:0]Q;
  output [0:0]E;
  output [0:0]\s_stat_reg[reg_idp]_1 ;
  output [0:0]WEA;
  output [0:0]\s_stat_reg[reg_idp]_2 ;
  output [0:0]\s_stat_reg[reg_idp]_3 ;
  output \s_stat_reg[end_words][2]_0 ;
  output [16:0]\s_stat_reg[checksum][16]_0 ;
  input \regacc_aux_info[prod][set_reg_ch] ;
  input \regacc_aux_info[prod][v][reg_idp] ;
  input clk_in;
  input \regacc_aux_info[prod][v][reg_ch] ;
  input \FSM_sequential_s[state][0]_i_4__0 ;
  input \a[off_store] ;
  input [0:0]SS;
  input actual_wr;
  input [2:0]\FSM_sequential_s[state][1]_i_12__0 ;
  input [0:0]\s_stat_reg[end_words][10]_0 ;
  input [9:0]D;
  input [0:0]\s_stat_reg[checksum][16]_1 ;
  input [16:0]\s_stat_reg[checksum][16]_2 ;

  wire [9:0]D;
  wire [0:0]E;
  wire \FSM_sequential_s[state][0]_i_4__0 ;
  wire [2:0]\FSM_sequential_s[state][1]_i_12__0 ;
  wire [6:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire \a[off_store] ;
  wire actual_wr;
  wire clk_in;
  wire \regacc_aux_info[prod][set_reg_ch] ;
  wire \regacc_aux_info[prod][v][reg_ch] ;
  wire \regacc_aux_info[prod][v][reg_idp] ;
  wire [3:1]\regacc_aux_info[stat][end_words] ;
  wire [16:0]\s_stat_reg[checksum][16]_0 ;
  wire [0:0]\s_stat_reg[checksum][16]_1 ;
  wire [16:0]\s_stat_reg[checksum][16]_2 ;
  wire [0:0]\s_stat_reg[end_words][10]_0 ;
  wire \s_stat_reg[end_words][2]_0 ;
  wire \s_stat_reg[end_words][6]_0 ;
  wire \s_stat_reg[reg_ch][0]_0 ;
  wire \s_stat_reg[reg_idp]_0 ;
  wire [0:0]\s_stat_reg[reg_idp]_1 ;
  wire [0:0]\s_stat_reg[reg_idp]_2 ;
  wire [0:0]\s_stat_reg[reg_idp]_3 ;

  LUT6 #(
    .INIT(64'hFFFFF0F0FFFEF0F0)) 
    \FSM_sequential_s[state][0]_i_9__0 
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(\FSM_sequential_s[state][0]_i_4__0 ),
        .I3(Q[4]),
        .I4(\a[off_store] ),
        .I5(Q[3]),
        .O(\s_stat_reg[end_words][6]_0 ));
  LUT6 #(
    .INIT(64'hFE7FDFBFEFF7FDFB)) 
    \FSM_sequential_s[state][1]_i_13 
       (.I0(\regacc_aux_info[stat][end_words] [2]),
        .I1(\regacc_aux_info[stat][end_words] [1]),
        .I2(\FSM_sequential_s[state][1]_i_12__0 [2]),
        .I3(\FSM_sequential_s[state][1]_i_12__0 [0]),
        .I4(\FSM_sequential_s[state][1]_i_12__0 [1]),
        .I5(\regacc_aux_info[stat][end_words] [3]),
        .O(\s_stat_reg[end_words][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h10)) 
    ram_reg_bram_0_i_1__1
       (.I0(\s_stat_reg[reg_idp]_0 ),
        .I1(\s_stat_reg[reg_ch][0]_0 ),
        .I2(actual_wr),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_bram_0_i_1__2
       (.I0(\s_stat_reg[reg_idp]_0 ),
        .I1(\s_stat_reg[reg_ch][0]_0 ),
        .I2(actual_wr),
        .O(\s_stat_reg[reg_idp]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_1__3
       (.I0(\s_stat_reg[reg_idp]_0 ),
        .I1(actual_wr),
        .O(\s_stat_reg[reg_idp]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \s_stat[words][10]_i_1__2 
       (.I0(\s_stat_reg[reg_idp]_0 ),
        .I1(\s_stat_reg[reg_ch][0]_0 ),
        .I2(SS),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \s_stat[words][10]_i_1__3 
       (.I0(\s_stat_reg[reg_idp]_0 ),
        .I1(\s_stat_reg[reg_ch][0]_0 ),
        .I2(SS),
        .O(\s_stat_reg[reg_idp]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[checksum][0] 
       (.C(clk_in),
        .CE(\s_stat_reg[checksum][16]_1 ),
        .D(\s_stat_reg[checksum][16]_2 [0]),
        .Q(\s_stat_reg[checksum][16]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[checksum][10] 
       (.C(clk_in),
        .CE(\s_stat_reg[checksum][16]_1 ),
        .D(\s_stat_reg[checksum][16]_2 [10]),
        .Q(\s_stat_reg[checksum][16]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[checksum][11] 
       (.C(clk_in),
        .CE(\s_stat_reg[checksum][16]_1 ),
        .D(\s_stat_reg[checksum][16]_2 [11]),
        .Q(\s_stat_reg[checksum][16]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[checksum][12] 
       (.C(clk_in),
        .CE(\s_stat_reg[checksum][16]_1 ),
        .D(\s_stat_reg[checksum][16]_2 [12]),
        .Q(\s_stat_reg[checksum][16]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[checksum][13] 
       (.C(clk_in),
        .CE(\s_stat_reg[checksum][16]_1 ),
        .D(\s_stat_reg[checksum][16]_2 [13]),
        .Q(\s_stat_reg[checksum][16]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[checksum][14] 
       (.C(clk_in),
        .CE(\s_stat_reg[checksum][16]_1 ),
        .D(\s_stat_reg[checksum][16]_2 [14]),
        .Q(\s_stat_reg[checksum][16]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[checksum][15] 
       (.C(clk_in),
        .CE(\s_stat_reg[checksum][16]_1 ),
        .D(\s_stat_reg[checksum][16]_2 [15]),
        .Q(\s_stat_reg[checksum][16]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[checksum][16] 
       (.C(clk_in),
        .CE(\s_stat_reg[checksum][16]_1 ),
        .D(\s_stat_reg[checksum][16]_2 [16]),
        .Q(\s_stat_reg[checksum][16]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[checksum][1] 
       (.C(clk_in),
        .CE(\s_stat_reg[checksum][16]_1 ),
        .D(\s_stat_reg[checksum][16]_2 [1]),
        .Q(\s_stat_reg[checksum][16]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[checksum][2] 
       (.C(clk_in),
        .CE(\s_stat_reg[checksum][16]_1 ),
        .D(\s_stat_reg[checksum][16]_2 [2]),
        .Q(\s_stat_reg[checksum][16]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[checksum][3] 
       (.C(clk_in),
        .CE(\s_stat_reg[checksum][16]_1 ),
        .D(\s_stat_reg[checksum][16]_2 [3]),
        .Q(\s_stat_reg[checksum][16]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[checksum][4] 
       (.C(clk_in),
        .CE(\s_stat_reg[checksum][16]_1 ),
        .D(\s_stat_reg[checksum][16]_2 [4]),
        .Q(\s_stat_reg[checksum][16]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[checksum][5] 
       (.C(clk_in),
        .CE(\s_stat_reg[checksum][16]_1 ),
        .D(\s_stat_reg[checksum][16]_2 [5]),
        .Q(\s_stat_reg[checksum][16]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[checksum][6] 
       (.C(clk_in),
        .CE(\s_stat_reg[checksum][16]_1 ),
        .D(\s_stat_reg[checksum][16]_2 [6]),
        .Q(\s_stat_reg[checksum][16]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[checksum][7] 
       (.C(clk_in),
        .CE(\s_stat_reg[checksum][16]_1 ),
        .D(\s_stat_reg[checksum][16]_2 [7]),
        .Q(\s_stat_reg[checksum][16]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[checksum][8] 
       (.C(clk_in),
        .CE(\s_stat_reg[checksum][16]_1 ),
        .D(\s_stat_reg[checksum][16]_2 [8]),
        .Q(\s_stat_reg[checksum][16]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[checksum][9] 
       (.C(clk_in),
        .CE(\s_stat_reg[checksum][16]_1 ),
        .D(\s_stat_reg[checksum][16]_2 [9]),
        .Q(\s_stat_reg[checksum][16]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[end_words][10] 
       (.C(clk_in),
        .CE(\s_stat_reg[end_words][10]_0 ),
        .D(D[9]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[end_words][1] 
       (.C(clk_in),
        .CE(\s_stat_reg[end_words][10]_0 ),
        .D(D[0]),
        .Q(\regacc_aux_info[stat][end_words] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[end_words][2] 
       (.C(clk_in),
        .CE(\s_stat_reg[end_words][10]_0 ),
        .D(D[1]),
        .Q(\regacc_aux_info[stat][end_words] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[end_words][3] 
       (.C(clk_in),
        .CE(\s_stat_reg[end_words][10]_0 ),
        .D(D[2]),
        .Q(\regacc_aux_info[stat][end_words] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[end_words][4] 
       (.C(clk_in),
        .CE(\s_stat_reg[end_words][10]_0 ),
        .D(D[3]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[end_words][5] 
       (.C(clk_in),
        .CE(\s_stat_reg[end_words][10]_0 ),
        .D(D[4]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[end_words][6] 
       (.C(clk_in),
        .CE(\s_stat_reg[end_words][10]_0 ),
        .D(D[5]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[end_words][7] 
       (.C(clk_in),
        .CE(\s_stat_reg[end_words][10]_0 ),
        .D(D[6]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[end_words][8] 
       (.C(clk_in),
        .CE(\s_stat_reg[end_words][10]_0 ),
        .D(D[7]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[end_words][9] 
       (.C(clk_in),
        .CE(\s_stat_reg[end_words][10]_0 ),
        .D(D[8]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[reg_ch][0] 
       (.C(clk_in),
        .CE(\regacc_aux_info[prod][set_reg_ch] ),
        .D(\regacc_aux_info[prod][v][reg_ch] ),
        .Q(\s_stat_reg[reg_ch][0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[reg_idp] 
       (.C(clk_in),
        .CE(\regacc_aux_info[prod][set_reg_ch] ),
        .D(\regacc_aux_info[prod][v][reg_idp] ),
        .Q(\s_stat_reg[reg_idp]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fnet_regaccess" *) 
module top_block_fakernet_top_0_0_fnet_regaccess
   (regacc_write_o,
    regacc_read_o,
    reg_int_read,
    actual_wr,
    Q,
    \dp_ram_udp_regacc[port_b][o][rd] ,
    regacc_int_read_reg_0,
    \regacc_pre2_addr_reg[8]_0 ,
    \regacc_pre2_addr_reg[3]_0 ,
    \regacc_pre2_addr_reg[1]_0 ,
    \regacc_pre2_addr_reg[2]_0 ,
    regacc_int_read_reg_1,
    \regacc_pre2_addr_reg[2]_1 ,
    \regacc_pre2_addr_reg[2]_2 ,
    \regacc_pre2_addr_reg[0]_0 ,
    regacc_int_read_reg_2,
    \regacc_pre2_addr_reg[2]_3 ,
    \regacc_pre2_addr_reg[2]_4 ,
    \regacc_pre2_addr_reg[2]_5 ,
    \regacc_pre2_addr_reg[2]_6 ,
    \FSM_sequential_s_reg[state][1]_0 ,
    \a[off_store] ,
    \off_reg[3]_0 ,
    SS,
    E,
    ADDRBWRADDR,
    regacc_int_read_reg_3,
    regacc_int_read_reg_4,
    regacc_int_read_reg_5,
    access_done0,
    access_done1_out,
    \regacc_pre2_addr_reg[11]_0 ,
    regacc_int_read_reg_6,
    \regacc_pre2_addr_reg[11]_1 ,
    \regacc_pre2_addr_reg[2]_7 ,
    \regacc_pre2_addr_reg[2]_8 ,
    \regacc_pre2_addr_reg[1]_1 ,
    regacc_int_read_reg_7,
    regacc_int_read_reg_8,
    \regacc_pre2_cnt_reg[0]_0 ,
    \dp_ram_counts[port_b][o][rd] ,
    regacc_addr_o,
    \regacc_pre2_data_wr_reg[31]_0 ,
    regacc_data_wr_o,
    \actual_woff_reg[10]_0 ,
    clk_in,
    DOUTBDOUT,
    regacc_done_i,
    \reg_data_rd_reg[5] ,
    \reg_data_rd_reg[5]_0 ,
    \reg_data_rd_reg[12] ,
    \reg_data_rd_reg[12]_0 ,
    \reg_data_rd_reg[9] ,
    \reg_data_rd_reg[9]_0 ,
    \reg_data_rd_reg[9]_1 ,
    \reg_data_rd_reg[2] ,
    \reg_data_rd_reg[2]_0 ,
    \reg_data_rd_reg[2]_1 ,
    \reg_data_rd_reg[13] ,
    \reg_data_rd_reg[0] ,
    \reg_data_rd_reg[0]_0 ,
    \reg_data_rd_reg[1] ,
    \reg_data_rd_reg[1]_0 ,
    \reg_data_rd_reg[1]_1 ,
    \reg_data_rd_reg[7] ,
    \reg_data_rd_reg[7]_0 ,
    \reg_data_rd_reg[15] ,
    \reg_data_rd[11]_i_5_0 ,
    \reg_data_rd_reg[31] ,
    \reg_data_rd_reg[15]_0 ,
    \reg_data_rd_reg[15]_1 ,
    \reg_data_rd[16]_i_4_0 ,
    \FSM_sequential_s_reg[state][1]_1 ,
    \ram_udp_regacc[stat][hasdata] ,
    \FSM_sequential_s_reg[state][0]_0 ,
    \regacc_aux_info[stat][reg_idp] ,
    reg_int_done,
    \FSM_sequential_s[state][1]_i_5__0_0 ,
    \reg_data_rd_reg[31]_0 ,
    \reg_data_rd_reg[30] ,
    \reg_data_rd_reg[21] ,
    \reg_data_rd_reg[1]_2 ,
    \reg_data_rd_reg[31]_1 ,
    \reg_data_rd_reg[7]_1 ,
    \reg_data_rd_reg[23] ,
    \reg_data_rd_reg[29] ,
    \reg_data_rd_reg[28] ,
    \reg_data_rd_reg[17] ,
    \reg_data_rd_reg[16] ,
    \reg_data_rd_reg[13]_0 ,
    \reg_data_rd_reg[0]_1 ,
    \reg_data_rd_reg[3] ,
    \reg_data_rd_reg[6] ,
    \reg_data_rd_reg[8] ,
    \reg_data_rd_reg[10] ,
    \reg_data_rd_reg[11] ,
    \reg_data_rd_reg[14] ,
    \mdio_req_d_reg[18] ,
    \reg_data_rd[20]_i_4_0 ,
    \reg_data_rd[20]_i_4_1 ,
    \tcp_ctrl_stat[base_seqno] ,
    \reg_data_rd[16]_i_4_1 ,
    \reg_data_rd[31]_i_8_0 ,
    \reg_data_rd[31]_i_8_1 ,
    \reg_data_rd_reg[14]_0 ,
    \reg_data_rd_reg[4] ,
    \reg_data_rd_reg[4]_0 ,
    \reg_data_rd[3]_i_2_0 ,
    \reg_data_rd_reg[4]_1 ,
    \reg_data_rd_reg[4]_2 ,
    \reg_data_rd_reg[15]_2 ,
    \reg_data_rd_reg[15]_3 ,
    \reg_data_rd_reg[17]_0 ,
    \reg_data_rd_reg[17]_1 ,
    \reg_data_rd_reg[18] ,
    \reg_data_rd_reg[18]_0 ,
    \reg_data_rd_reg[19] ,
    \reg_data_rd_reg[19]_0 ,
    \reg_data_rd_reg[22] ,
    \reg_data_rd_reg[22]_0 ,
    \reg_data_rd_reg[26] ,
    \reg_data_rd_reg[26]_0 ,
    \reg_data_rd_reg[27] ,
    \reg_data_rd_reg[27]_0 ,
    \reg_data_rd[31]_i_8_2 ,
    \reg_data_rd[31]_i_8_3 ,
    \reg_data_rd[31]_i_14_0 ,
    \reg_data_rd[31]_i_14_1 ,
    reg_read_prev,
    reg_read_prev2,
    \rawregs_reg[3]_11 ,
    \reg_data_rd[6]_i_2_0 ,
    \reg_data_rd[6]_i_2_1 ,
    \reg_data_rd[8]_i_2_0 ,
    \reg_data_rd[8]_i_2_1 ,
    \reg_data_rd[10]_i_3_0 ,
    \reg_data_rd[10]_i_3_1 ,
    \reg_data_rd[11]_i_3_0 ,
    \reg_data_rd[11]_i_3_1 ,
    \reg_data_rd[0]_i_2_0 ,
    regacc_data_rd_i,
    D,
    \s_reg[wcksum][16]_0 );
  output regacc_write_o;
  output regacc_read_o;
  output reg_int_read;
  output actual_wr;
  output [15:0]Q;
  output \dp_ram_udp_regacc[port_b][o][rd] ;
  output regacc_int_read_reg_0;
  output [8:0]\regacc_pre2_addr_reg[8]_0 ;
  output \regacc_pre2_addr_reg[3]_0 ;
  output \regacc_pre2_addr_reg[1]_0 ;
  output \regacc_pre2_addr_reg[2]_0 ;
  output regacc_int_read_reg_1;
  output [0:0]\regacc_pre2_addr_reg[2]_1 ;
  output \regacc_pre2_addr_reg[2]_2 ;
  output \regacc_pre2_addr_reg[0]_0 ;
  output regacc_int_read_reg_2;
  output [0:0]\regacc_pre2_addr_reg[2]_3 ;
  output [0:0]\regacc_pre2_addr_reg[2]_4 ;
  output [0:0]\regacc_pre2_addr_reg[2]_5 ;
  output [0:0]\regacc_pre2_addr_reg[2]_6 ;
  output \FSM_sequential_s_reg[state][1]_0 ;
  output \a[off_store] ;
  output [2:0]\off_reg[3]_0 ;
  output [0:0]SS;
  output [0:0]E;
  output [9:0]ADDRBWRADDR;
  output [23:0]regacc_int_read_reg_3;
  output regacc_int_read_reg_4;
  output [1:0]regacc_int_read_reg_5;
  output access_done0;
  output access_done1_out;
  output \regacc_pre2_addr_reg[11]_0 ;
  output regacc_int_read_reg_6;
  output \regacc_pre2_addr_reg[11]_1 ;
  output [0:0]\regacc_pre2_addr_reg[2]_7 ;
  output [0:0]\regacc_pre2_addr_reg[2]_8 ;
  output [0:0]\regacc_pre2_addr_reg[1]_1 ;
  output regacc_int_read_reg_7;
  output regacc_int_read_reg_8;
  output [0:0]\regacc_pre2_cnt_reg[0]_0 ;
  output \dp_ram_counts[port_b][o][rd] ;
  output [24:0]regacc_addr_o;
  output [31:0]\regacc_pre2_data_wr_reg[31]_0 ;
  output [31:0]regacc_data_wr_o;
  output [9:0]\actual_woff_reg[10]_0 ;
  input clk_in;
  input [15:0]DOUTBDOUT;
  input regacc_done_i;
  input \reg_data_rd_reg[5] ;
  input \reg_data_rd_reg[5]_0 ;
  input \reg_data_rd_reg[12] ;
  input \reg_data_rd_reg[12]_0 ;
  input \reg_data_rd_reg[9] ;
  input \reg_data_rd_reg[9]_0 ;
  input \reg_data_rd_reg[9]_1 ;
  input \reg_data_rd_reg[2] ;
  input \reg_data_rd_reg[2]_0 ;
  input \reg_data_rd_reg[2]_1 ;
  input \reg_data_rd_reg[13] ;
  input \reg_data_rd_reg[0] ;
  input \reg_data_rd_reg[0]_0 ;
  input \reg_data_rd_reg[1] ;
  input \reg_data_rd_reg[1]_0 ;
  input \reg_data_rd_reg[1]_1 ;
  input \reg_data_rd_reg[7] ;
  input \reg_data_rd_reg[7]_0 ;
  input [13:0]\reg_data_rd_reg[15] ;
  input [9:0]\reg_data_rd[11]_i_5_0 ;
  input [29:0]\reg_data_rd_reg[31] ;
  input [0:0]\reg_data_rd_reg[15]_0 ;
  input [0:0]\reg_data_rd_reg[15]_1 ;
  input [2:0]\reg_data_rd[16]_i_4_0 ;
  input [6:0]\FSM_sequential_s_reg[state][1]_1 ;
  input \ram_udp_regacc[stat][hasdata] ;
  input \FSM_sequential_s_reg[state][0]_0 ;
  input \regacc_aux_info[stat][reg_idp] ;
  input reg_int_done;
  input \FSM_sequential_s[state][1]_i_5__0_0 ;
  input [11:0]\reg_data_rd_reg[31]_0 ;
  input \reg_data_rd_reg[30] ;
  input \reg_data_rd_reg[21] ;
  input \reg_data_rd_reg[1]_2 ;
  input [8:0]\reg_data_rd_reg[31]_1 ;
  input \reg_data_rd_reg[7]_1 ;
  input \reg_data_rd_reg[23] ;
  input \reg_data_rd_reg[29] ;
  input \reg_data_rd_reg[28] ;
  input \reg_data_rd_reg[17] ;
  input \reg_data_rd_reg[16] ;
  input \reg_data_rd_reg[13]_0 ;
  input \reg_data_rd_reg[0]_1 ;
  input \reg_data_rd_reg[3] ;
  input \reg_data_rd_reg[6] ;
  input \reg_data_rd_reg[8] ;
  input \reg_data_rd_reg[10] ;
  input \reg_data_rd_reg[11] ;
  input \reg_data_rd_reg[14] ;
  input \mdio_req_d_reg[18] ;
  input [0:0]\reg_data_rd[20]_i_4_0 ;
  input \reg_data_rd[20]_i_4_1 ;
  input [18:0]\tcp_ctrl_stat[base_seqno] ;
  input [3:0]\reg_data_rd[16]_i_4_1 ;
  input [0:0]\reg_data_rd[31]_i_8_0 ;
  input \reg_data_rd[31]_i_8_1 ;
  input \reg_data_rd_reg[14]_0 ;
  input \reg_data_rd_reg[4] ;
  input \reg_data_rd_reg[4]_0 ;
  input \reg_data_rd[3]_i_2_0 ;
  input \reg_data_rd_reg[4]_1 ;
  input \reg_data_rd_reg[4]_2 ;
  input \reg_data_rd_reg[15]_2 ;
  input \reg_data_rd_reg[15]_3 ;
  input \reg_data_rd_reg[17]_0 ;
  input \reg_data_rd_reg[17]_1 ;
  input \reg_data_rd_reg[18] ;
  input \reg_data_rd_reg[18]_0 ;
  input \reg_data_rd_reg[19] ;
  input \reg_data_rd_reg[19]_0 ;
  input \reg_data_rd_reg[22] ;
  input \reg_data_rd_reg[22]_0 ;
  input \reg_data_rd_reg[26] ;
  input \reg_data_rd_reg[26]_0 ;
  input \reg_data_rd_reg[27] ;
  input \reg_data_rd_reg[27]_0 ;
  input [1:0]\reg_data_rd[31]_i_8_2 ;
  input [1:0]\reg_data_rd[31]_i_8_3 ;
  input [1:0]\reg_data_rd[31]_i_14_0 ;
  input [1:0]\reg_data_rd[31]_i_14_1 ;
  input reg_read_prev;
  input reg_read_prev2;
  input [2:0]\rawregs_reg[3]_11 ;
  input \reg_data_rd[6]_i_2_0 ;
  input \reg_data_rd[6]_i_2_1 ;
  input \reg_data_rd[8]_i_2_0 ;
  input \reg_data_rd[8]_i_2_1 ;
  input \reg_data_rd[10]_i_3_0 ;
  input \reg_data_rd[10]_i_3_1 ;
  input \reg_data_rd[11]_i_3_0 ;
  input \reg_data_rd[11]_i_3_1 ;
  input [0:0]\reg_data_rd[0]_i_2_0 ;
  input [31:0]regacc_data_rd_i;
  input [31:0]D;
  input [16:0]\s_reg[wcksum][16]_0 ;

  wire [9:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [15:0]DOUTBDOUT;
  wire [0:0]E;
  wire \FSM_sequential_s[state][0]_i_10__0_n_0 ;
  wire \FSM_sequential_s[state][0]_i_11__0_n_0 ;
  wire \FSM_sequential_s[state][0]_i_12__0_n_0 ;
  wire \FSM_sequential_s[state][0]_i_13__0_n_0 ;
  wire \FSM_sequential_s[state][0]_i_14__0_n_0 ;
  wire \FSM_sequential_s[state][0]_i_2__0_n_0 ;
  wire \FSM_sequential_s[state][0]_i_3__0_n_0 ;
  wire \FSM_sequential_s[state][0]_i_4__0_n_0 ;
  wire \FSM_sequential_s[state][0]_i_5__0_n_0 ;
  wire \FSM_sequential_s[state][0]_i_6__0_n_0 ;
  wire \FSM_sequential_s[state][0]_i_7__0_n_0 ;
  wire \FSM_sequential_s[state][0]_i_8__0_n_0 ;
  wire \FSM_sequential_s[state][1]_i_10__0_n_0 ;
  wire \FSM_sequential_s[state][1]_i_11__0_n_0 ;
  wire \FSM_sequential_s[state][1]_i_12__0_n_0 ;
  wire \FSM_sequential_s[state][1]_i_2__0_n_0 ;
  wire \FSM_sequential_s[state][1]_i_3__0_n_0 ;
  wire \FSM_sequential_s[state][1]_i_4__0_n_0 ;
  wire \FSM_sequential_s[state][1]_i_5__0_0 ;
  wire \FSM_sequential_s[state][1]_i_5__0_n_0 ;
  wire \FSM_sequential_s[state][1]_i_6__0_n_0 ;
  wire \FSM_sequential_s[state][1]_i_7__0_n_0 ;
  wire \FSM_sequential_s[state][1]_i_9__0_n_0 ;
  wire \FSM_sequential_s[state][2]_i_2__0_n_0 ;
  wire \FSM_sequential_s_reg[state][0]_0 ;
  wire \FSM_sequential_s_reg[state][1]_0 ;
  wire [6:0]\FSM_sequential_s_reg[state][1]_1 ;
  wire [15:0]Q;
  wire R;
  wire [0:0]SS;
  wire \a[latch_done] ;
  wire \a[next_accum_cksum] ;
  wire [4:0]\a[next_state] ;
  wire \a[off_store] ;
  wire [1:1]\a[off_update] ;
  wire \a[reset_read] ;
  wire \a[wr] ;
  wire access_done0;
  wire access_done1_out;
  wire access_done_i_2_n_0;
  wire \actual_wdata[0]_i_1__0_n_0 ;
  wire \actual_wdata[0]_i_2__0_n_0 ;
  wire \actual_wdata[10]_i_1__0_n_0 ;
  wire \actual_wdata[10]_i_2__0_n_0 ;
  wire \actual_wdata[11]_i_1__0_n_0 ;
  wire \actual_wdata[11]_i_2__0_n_0 ;
  wire \actual_wdata[11]_i_3__0_n_0 ;
  wire \actual_wdata[12]_i_1__0_n_0 ;
  wire \actual_wdata[12]_i_2__0_n_0 ;
  wire \actual_wdata[13]_i_1__0_n_0 ;
  wire \actual_wdata[13]_i_2__0_n_0 ;
  wire \actual_wdata[14]_i_1__0_n_0 ;
  wire \actual_wdata[14]_i_2__0_n_0 ;
  wire \actual_wdata[14]_i_3__0_n_0 ;
  wire \actual_wdata[14]_i_4__0_n_0 ;
  wire \actual_wdata[14]_i_5__0_n_0 ;
  wire \actual_wdata[14]_i_6__0_n_0 ;
  wire \actual_wdata[15]_i_1__0_n_0 ;
  wire \actual_wdata[15]_i_2__0_n_0 ;
  wire \actual_wdata[15]_i_3__0_n_0 ;
  wire \actual_wdata[1]_i_1__0_n_0 ;
  wire \actual_wdata[1]_i_2__0_n_0 ;
  wire \actual_wdata[2]_i_1__0_n_0 ;
  wire \actual_wdata[2]_i_2_n_0 ;
  wire \actual_wdata[3]_i_1__0_n_0 ;
  wire \actual_wdata[3]_i_2_n_0 ;
  wire \actual_wdata[4]_i_1__0_n_0 ;
  wire \actual_wdata[4]_i_2__0_n_0 ;
  wire \actual_wdata[5]_i_1__0_n_0 ;
  wire \actual_wdata[5]_i_2__0_n_0 ;
  wire \actual_wdata[6]_i_1__0_n_0 ;
  wire \actual_wdata[6]_i_2__0_n_0 ;
  wire \actual_wdata[7]_i_1__0_n_0 ;
  wire \actual_wdata[7]_i_2_n_0 ;
  wire \actual_wdata[8]_i_1__0_n_0 ;
  wire \actual_wdata[8]_i_2__0_n_0 ;
  wire \actual_wdata[9]_i_1__0_n_0 ;
  wire \actual_wdata[9]_i_2__0_n_0 ;
  wire \actual_wdata_reg[12]_i_3_n_0 ;
  wire \actual_wdata_reg[12]_i_3_n_1 ;
  wire \actual_wdata_reg[12]_i_3_n_10 ;
  wire \actual_wdata_reg[12]_i_3_n_11 ;
  wire \actual_wdata_reg[12]_i_3_n_12 ;
  wire \actual_wdata_reg[12]_i_3_n_13 ;
  wire \actual_wdata_reg[12]_i_3_n_14 ;
  wire \actual_wdata_reg[12]_i_3_n_15 ;
  wire \actual_wdata_reg[12]_i_3_n_2 ;
  wire \actual_wdata_reg[12]_i_3_n_3 ;
  wire \actual_wdata_reg[12]_i_3_n_4 ;
  wire \actual_wdata_reg[12]_i_3_n_5 ;
  wire \actual_wdata_reg[12]_i_3_n_6 ;
  wire \actual_wdata_reg[12]_i_3_n_7 ;
  wire \actual_wdata_reg[12]_i_3_n_8 ;
  wire \actual_wdata_reg[12]_i_3_n_9 ;
  wire [9:0]\actual_woff_reg[10]_0 ;
  wire actual_wr;
  wire clk_in;
  wire cnt0;
  wire [1:0]cnt_reg;
  wire [3:2]cnt_reg__0;
  wire done_data_i_1_n_0;
  wire \dp_ram_counts[port_b][o][rd] ;
  wire \dp_ram_udp_regacc[port_b][o][rd] ;
  wire [14:14]in11;
  wire [15:0]in13;
  wire int_op_reg_n_0;
  wire \mdio_req_d[31]_i_2_n_0 ;
  wire \mdio_req_d[31]_i_3_n_0 ;
  wire \mdio_req_d_reg[18] ;
  wire off;
  wire \off[10]_i_10_n_0 ;
  wire \off[10]_i_11_n_0 ;
  wire \off[10]_i_12_n_0 ;
  wire \off[10]_i_4_n_0 ;
  wire \off[10]_i_5_n_0 ;
  wire \off[10]_i_6_n_0 ;
  wire \off[10]_i_7_n_0 ;
  wire \off[10]_i_8_n_0 ;
  wire \off[10]_i_9_n_0 ;
  wire \off[1]_i_2_n_0 ;
  wire \off[1]_i_3_n_0 ;
  wire \off[4]_i_2_n_0 ;
  wire \off[4]_i_3_n_0 ;
  wire \off[4]_i_4_n_0 ;
  wire \off[4]_i_5_n_0 ;
  wire \off[5]_i_2_n_0 ;
  wire \off[5]_i_3_n_0 ;
  wire \off[5]_i_4_n_0 ;
  wire \off[5]_i_5_n_0 ;
  wire \off[6]_i_2_n_0 ;
  wire \off[8]_i_2_n_0 ;
  wire [2:0]\off_reg[3]_0 ;
  wire \off_reg_n_0_[0] ;
  wire \off_reg_n_0_[10] ;
  wire \off_reg_n_0_[4] ;
  wire \off_reg_n_0_[5] ;
  wire \off_reg_n_0_[6] ;
  wire \off_reg_n_0_[7] ;
  wire \off_reg_n_0_[8] ;
  wire \off_reg_n_0_[9] ;
  wire [10:0]off_stored;
  wire [10:0]p_1_in;
  wire [3:0]plusOp;
  wire \ram_udp_regacc[stat][hasdata] ;
  wire [2:0]\rawregs_reg[3]_11 ;
  wire \read_data[0]_i_1_n_0 ;
  wire \read_data[10]_i_1_n_0 ;
  wire \read_data[11]_i_1_n_0 ;
  wire \read_data[12]_i_1_n_0 ;
  wire \read_data[13]_i_1_n_0 ;
  wire \read_data[14]_i_1_n_0 ;
  wire \read_data[15]_i_1_n_0 ;
  wire \read_data[16]_i_1_n_0 ;
  wire \read_data[17]_i_1_n_0 ;
  wire \read_data[18]_i_1_n_0 ;
  wire \read_data[19]_i_1_n_0 ;
  wire \read_data[1]_i_1_n_0 ;
  wire \read_data[20]_i_1_n_0 ;
  wire \read_data[21]_i_1_n_0 ;
  wire \read_data[22]_i_1_n_0 ;
  wire \read_data[23]_i_1_n_0 ;
  wire \read_data[24]_i_1_n_0 ;
  wire \read_data[25]_i_1_n_0 ;
  wire \read_data[26]_i_1_n_0 ;
  wire \read_data[27]_i_1_n_0 ;
  wire \read_data[28]_i_1_n_0 ;
  wire \read_data[29]_i_1_n_0 ;
  wire \read_data[2]_i_1_n_0 ;
  wire \read_data[30]_i_1_n_0 ;
  wire \read_data[31]_i_3_n_0 ;
  wire \read_data[31]_i_4_n_0 ;
  wire \read_data[31]_i_5_n_0 ;
  wire \read_data[3]_i_1_n_0 ;
  wire \read_data[4]_i_1_n_0 ;
  wire \read_data[5]_i_1_n_0 ;
  wire \read_data[6]_i_1_n_0 ;
  wire \read_data[7]_i_1_n_0 ;
  wire \read_data[8]_i_1_n_0 ;
  wire \read_data[9]_i_1_n_0 ;
  wire \read_data_reg_n_0_[0] ;
  wire \read_data_reg_n_0_[10] ;
  wire \read_data_reg_n_0_[11] ;
  wire \read_data_reg_n_0_[12] ;
  wire \read_data_reg_n_0_[13] ;
  wire \read_data_reg_n_0_[14] ;
  wire \read_data_reg_n_0_[15] ;
  wire \read_data_reg_n_0_[1] ;
  wire \read_data_reg_n_0_[2] ;
  wire \read_data_reg_n_0_[3] ;
  wire \read_data_reg_n_0_[4] ;
  wire \read_data_reg_n_0_[5] ;
  wire \read_data_reg_n_0_[6] ;
  wire \read_data_reg_n_0_[7] ;
  wire \read_data_reg_n_0_[8] ;
  wire \read_data_reg_n_0_[9] ;
  wire [0:0]\reg_data_rd[0]_i_2_0 ;
  wire \reg_data_rd[0]_i_2_n_0 ;
  wire \reg_data_rd[0]_i_3_n_0 ;
  wire \reg_data_rd[0]_i_4_n_0 ;
  wire \reg_data_rd[0]_i_6_n_0 ;
  wire \reg_data_rd[10]_i_10_n_0 ;
  wire \reg_data_rd[10]_i_2_n_0 ;
  wire \reg_data_rd[10]_i_3_0 ;
  wire \reg_data_rd[10]_i_3_1 ;
  wire \reg_data_rd[10]_i_3_n_0 ;
  wire \reg_data_rd[10]_i_5_n_0 ;
  wire \reg_data_rd[11]_i_2_n_0 ;
  wire \reg_data_rd[11]_i_3_0 ;
  wire \reg_data_rd[11]_i_3_1 ;
  wire \reg_data_rd[11]_i_3_n_0 ;
  wire [9:0]\reg_data_rd[11]_i_5_0 ;
  wire \reg_data_rd[11]_i_5_n_0 ;
  wire \reg_data_rd[11]_i_9_n_0 ;
  wire \reg_data_rd[12]_i_10_n_0 ;
  wire \reg_data_rd[12]_i_2_n_0 ;
  wire \reg_data_rd[12]_i_5_n_0 ;
  wire \reg_data_rd[12]_i_6_n_0 ;
  wire \reg_data_rd[12]_i_9_n_0 ;
  wire \reg_data_rd[13]_i_2_n_0 ;
  wire \reg_data_rd[13]_i_3_n_0 ;
  wire \reg_data_rd[13]_i_4_n_0 ;
  wire \reg_data_rd[13]_i_5_n_0 ;
  wire \reg_data_rd[13]_i_7_n_0 ;
  wire \reg_data_rd[14]_i_4_n_0 ;
  wire \reg_data_rd[14]_i_6_n_0 ;
  wire \reg_data_rd[15]_i_3_n_0 ;
  wire \reg_data_rd[15]_i_4_n_0 ;
  wire \reg_data_rd[15]_i_5_n_0 ;
  wire \reg_data_rd[15]_i_6_n_0 ;
  wire \reg_data_rd[16]_i_10_n_0 ;
  wire \reg_data_rd[16]_i_3_n_0 ;
  wire [2:0]\reg_data_rd[16]_i_4_0 ;
  wire [3:0]\reg_data_rd[16]_i_4_1 ;
  wire \reg_data_rd[16]_i_4_n_0 ;
  wire \reg_data_rd[16]_i_8_n_0 ;
  wire \reg_data_rd[16]_i_9_n_0 ;
  wire \reg_data_rd[17]_i_2_n_0 ;
  wire \reg_data_rd[17]_i_3_n_0 ;
  wire \reg_data_rd[17]_i_4_n_0 ;
  wire \reg_data_rd[18]_i_2_n_0 ;
  wire \reg_data_rd[18]_i_3_n_0 ;
  wire \reg_data_rd[18]_i_4_n_0 ;
  wire \reg_data_rd[19]_i_2_n_0 ;
  wire \reg_data_rd[19]_i_3_n_0 ;
  wire \reg_data_rd[19]_i_4_n_0 ;
  wire \reg_data_rd[1]_i_2_n_0 ;
  wire \reg_data_rd[20]_i_2_n_0 ;
  wire \reg_data_rd[20]_i_3_n_0 ;
  wire [0:0]\reg_data_rd[20]_i_4_0 ;
  wire \reg_data_rd[20]_i_4_1 ;
  wire \reg_data_rd[20]_i_4_n_0 ;
  wire \reg_data_rd[20]_i_5_n_0 ;
  wire \reg_data_rd[20]_i_6_n_0 ;
  wire \reg_data_rd[20]_i_7_n_0 ;
  wire \reg_data_rd[21]_i_2_n_0 ;
  wire \reg_data_rd[22]_i_2_n_0 ;
  wire \reg_data_rd[22]_i_3_n_0 ;
  wire \reg_data_rd[22]_i_4_n_0 ;
  wire \reg_data_rd[23]_i_2_n_0 ;
  wire \reg_data_rd[24]_i_4_n_0 ;
  wire \reg_data_rd[25]_i_6_n_0 ;
  wire \reg_data_rd[26]_i_2_n_0 ;
  wire \reg_data_rd[26]_i_3_n_0 ;
  wire \reg_data_rd[26]_i_4_n_0 ;
  wire \reg_data_rd[27]_i_2_n_0 ;
  wire \reg_data_rd[27]_i_3_n_0 ;
  wire \reg_data_rd[27]_i_4_n_0 ;
  wire \reg_data_rd[28]_i_3_n_0 ;
  wire \reg_data_rd[28]_i_6_n_0 ;
  wire \reg_data_rd[29]_i_2_n_0 ;
  wire \reg_data_rd[2]_i_3_n_0 ;
  wire \reg_data_rd[2]_i_8_n_0 ;
  wire \reg_data_rd[30]_i_2_n_0 ;
  wire \reg_data_rd[30]_i_3_n_0 ;
  wire \reg_data_rd[30]_i_4_n_0 ;
  wire \reg_data_rd[30]_i_6_n_0 ;
  wire \reg_data_rd[31]_i_10_n_0 ;
  wire \reg_data_rd[31]_i_11_n_0 ;
  wire \reg_data_rd[31]_i_12_n_0 ;
  wire \reg_data_rd[31]_i_13_n_0 ;
  wire [1:0]\reg_data_rd[31]_i_14_0 ;
  wire [1:0]\reg_data_rd[31]_i_14_1 ;
  wire \reg_data_rd[31]_i_14_n_0 ;
  wire \reg_data_rd[31]_i_16_n_0 ;
  wire \reg_data_rd[31]_i_5_n_0 ;
  wire \reg_data_rd[31]_i_6_n_0 ;
  wire \reg_data_rd[31]_i_7_n_0 ;
  wire [0:0]\reg_data_rd[31]_i_8_0 ;
  wire \reg_data_rd[31]_i_8_1 ;
  wire [1:0]\reg_data_rd[31]_i_8_2 ;
  wire [1:0]\reg_data_rd[31]_i_8_3 ;
  wire \reg_data_rd[31]_i_8_n_0 ;
  wire \reg_data_rd[31]_i_9_n_0 ;
  wire \reg_data_rd[3]_i_10_n_0 ;
  wire \reg_data_rd[3]_i_2_0 ;
  wire \reg_data_rd[3]_i_2_n_0 ;
  wire \reg_data_rd[3]_i_4_n_0 ;
  wire \reg_data_rd[3]_i_5_n_0 ;
  wire \reg_data_rd[3]_i_9_n_0 ;
  wire \reg_data_rd[4]_i_2_n_0 ;
  wire \reg_data_rd[4]_i_3_n_0 ;
  wire \reg_data_rd[4]_i_8_n_0 ;
  wire \reg_data_rd[5]_i_3_n_0 ;
  wire \reg_data_rd[6]_i_2_0 ;
  wire \reg_data_rd[6]_i_2_1 ;
  wire \reg_data_rd[6]_i_2_n_0 ;
  wire \reg_data_rd[6]_i_4_n_0 ;
  wire \reg_data_rd[6]_i_7_n_0 ;
  wire \reg_data_rd[7]_i_2_n_0 ;
  wire \reg_data_rd[7]_i_4_n_0 ;
  wire \reg_data_rd[7]_i_7_n_0 ;
  wire \reg_data_rd[8]_i_2_0 ;
  wire \reg_data_rd[8]_i_2_1 ;
  wire \reg_data_rd[8]_i_2_n_0 ;
  wire \reg_data_rd[8]_i_4_n_0 ;
  wire \reg_data_rd[8]_i_5_n_0 ;
  wire \reg_data_rd[8]_i_8_n_0 ;
  wire \reg_data_rd[9]_i_3_n_0 ;
  wire \reg_data_rd[9]_i_4_n_0 ;
  wire \reg_data_rd[9]_i_8_n_0 ;
  wire \reg_data_rd_reg[0] ;
  wire \reg_data_rd_reg[0]_0 ;
  wire \reg_data_rd_reg[0]_1 ;
  wire \reg_data_rd_reg[10] ;
  wire \reg_data_rd_reg[11] ;
  wire \reg_data_rd_reg[12] ;
  wire \reg_data_rd_reg[12]_0 ;
  wire \reg_data_rd_reg[13] ;
  wire \reg_data_rd_reg[13]_0 ;
  wire \reg_data_rd_reg[14] ;
  wire \reg_data_rd_reg[14]_0 ;
  wire [13:0]\reg_data_rd_reg[15] ;
  wire [0:0]\reg_data_rd_reg[15]_0 ;
  wire [0:0]\reg_data_rd_reg[15]_1 ;
  wire \reg_data_rd_reg[15]_2 ;
  wire \reg_data_rd_reg[15]_3 ;
  wire \reg_data_rd_reg[16] ;
  wire \reg_data_rd_reg[17] ;
  wire \reg_data_rd_reg[17]_0 ;
  wire \reg_data_rd_reg[17]_1 ;
  wire \reg_data_rd_reg[18] ;
  wire \reg_data_rd_reg[18]_0 ;
  wire \reg_data_rd_reg[19] ;
  wire \reg_data_rd_reg[19]_0 ;
  wire \reg_data_rd_reg[1] ;
  wire \reg_data_rd_reg[1]_0 ;
  wire \reg_data_rd_reg[1]_1 ;
  wire \reg_data_rd_reg[1]_2 ;
  wire \reg_data_rd_reg[21] ;
  wire \reg_data_rd_reg[22] ;
  wire \reg_data_rd_reg[22]_0 ;
  wire \reg_data_rd_reg[23] ;
  wire \reg_data_rd_reg[26] ;
  wire \reg_data_rd_reg[26]_0 ;
  wire \reg_data_rd_reg[27] ;
  wire \reg_data_rd_reg[27]_0 ;
  wire \reg_data_rd_reg[28] ;
  wire \reg_data_rd_reg[29] ;
  wire \reg_data_rd_reg[2] ;
  wire \reg_data_rd_reg[2]_0 ;
  wire \reg_data_rd_reg[2]_1 ;
  wire \reg_data_rd_reg[30] ;
  wire [29:0]\reg_data_rd_reg[31] ;
  wire [11:0]\reg_data_rd_reg[31]_0 ;
  wire [8:0]\reg_data_rd_reg[31]_1 ;
  wire \reg_data_rd_reg[3] ;
  wire \reg_data_rd_reg[4] ;
  wire \reg_data_rd_reg[4]_0 ;
  wire \reg_data_rd_reg[4]_1 ;
  wire \reg_data_rd_reg[4]_2 ;
  wire \reg_data_rd_reg[5] ;
  wire \reg_data_rd_reg[5]_0 ;
  wire \reg_data_rd_reg[6] ;
  wire \reg_data_rd_reg[7] ;
  wire \reg_data_rd_reg[7]_0 ;
  wire \reg_data_rd_reg[7]_1 ;
  wire \reg_data_rd_reg[8] ;
  wire \reg_data_rd_reg[9] ;
  wire \reg_data_rd_reg[9]_0 ;
  wire \reg_data_rd_reg[9]_1 ;
  wire [11:9]reg_int_addr;
  wire [1:1]reg_int_cnt;
  wire reg_int_done;
  wire reg_int_read;
  wire reg_int_write;
  wire reg_read_prev;
  wire reg_read_prev2;
  wire [24:0]regacc_addr_o;
  wire \regacc_aux_info[stat][reg_idp] ;
  wire [31:0]regacc_data_rd_i;
  wire [31:0]regacc_data_wr_o;
  wire regacc_done_i;
  wire regacc_int_read_reg_0;
  wire regacc_int_read_reg_1;
  wire regacc_int_read_reg_2;
  wire [23:0]regacc_int_read_reg_3;
  wire regacc_int_read_reg_4;
  wire [1:0]regacc_int_read_reg_5;
  wire regacc_int_read_reg_6;
  wire regacc_int_read_reg_7;
  wire regacc_int_read_reg_8;
  wire \regacc_pre2_addr_reg[0]_0 ;
  wire \regacc_pre2_addr_reg[11]_0 ;
  wire \regacc_pre2_addr_reg[11]_1 ;
  wire \regacc_pre2_addr_reg[1]_0 ;
  wire [0:0]\regacc_pre2_addr_reg[1]_1 ;
  wire \regacc_pre2_addr_reg[2]_0 ;
  wire [0:0]\regacc_pre2_addr_reg[2]_1 ;
  wire \regacc_pre2_addr_reg[2]_2 ;
  wire [0:0]\regacc_pre2_addr_reg[2]_3 ;
  wire [0:0]\regacc_pre2_addr_reg[2]_4 ;
  wire [0:0]\regacc_pre2_addr_reg[2]_5 ;
  wire [0:0]\regacc_pre2_addr_reg[2]_6 ;
  wire [0:0]\regacc_pre2_addr_reg[2]_7 ;
  wire [0:0]\regacc_pre2_addr_reg[2]_8 ;
  wire \regacc_pre2_addr_reg[3]_0 ;
  wire [8:0]\regacc_pre2_addr_reg[8]_0 ;
  wire \regacc_pre2_addr_reg_n_0_[12] ;
  wire \regacc_pre2_addr_reg_n_0_[13] ;
  wire \regacc_pre2_addr_reg_n_0_[14] ;
  wire \regacc_pre2_addr_reg_n_0_[15] ;
  wire \regacc_pre2_addr_reg_n_0_[16] ;
  wire \regacc_pre2_addr_reg_n_0_[17] ;
  wire \regacc_pre2_addr_reg_n_0_[18] ;
  wire \regacc_pre2_addr_reg_n_0_[19] ;
  wire \regacc_pre2_addr_reg_n_0_[20] ;
  wire \regacc_pre2_addr_reg_n_0_[21] ;
  wire \regacc_pre2_addr_reg_n_0_[22] ;
  wire \regacc_pre2_addr_reg_n_0_[23] ;
  wire \regacc_pre2_addr_reg_n_0_[24] ;
  wire [0:0]\regacc_pre2_cnt_reg[0]_0 ;
  wire [31:0]\regacc_pre2_data_wr_reg[31]_0 ;
  wire regacc_pre2_ext_read_reg_srl2_n_0;
  wire regacc_pre2_ext_write_reg_srl2_n_0;
  wire [24:11]regacc_pre_addr;
  wire \regacc_pre_addr_reg_n_0_[0] ;
  wire \regacc_pre_addr_reg_n_0_[10] ;
  wire \regacc_pre_addr_reg_n_0_[11] ;
  wire \regacc_pre_addr_reg_n_0_[12] ;
  wire \regacc_pre_addr_reg_n_0_[13] ;
  wire \regacc_pre_addr_reg_n_0_[14] ;
  wire \regacc_pre_addr_reg_n_0_[15] ;
  wire \regacc_pre_addr_reg_n_0_[16] ;
  wire \regacc_pre_addr_reg_n_0_[17] ;
  wire \regacc_pre_addr_reg_n_0_[18] ;
  wire \regacc_pre_addr_reg_n_0_[19] ;
  wire \regacc_pre_addr_reg_n_0_[1] ;
  wire \regacc_pre_addr_reg_n_0_[20] ;
  wire \regacc_pre_addr_reg_n_0_[21] ;
  wire \regacc_pre_addr_reg_n_0_[22] ;
  wire \regacc_pre_addr_reg_n_0_[23] ;
  wire \regacc_pre_addr_reg_n_0_[24] ;
  wire \regacc_pre_addr_reg_n_0_[2] ;
  wire \regacc_pre_addr_reg_n_0_[3] ;
  wire \regacc_pre_addr_reg_n_0_[4] ;
  wire \regacc_pre_addr_reg_n_0_[5] ;
  wire \regacc_pre_addr_reg_n_0_[6] ;
  wire \regacc_pre_addr_reg_n_0_[7] ;
  wire \regacc_pre_addr_reg_n_0_[8] ;
  wire \regacc_pre_addr_reg_n_0_[9] ;
  wire [31:15]regacc_pre_data_wr;
  wire \regacc_pre_data_wr_reg_n_0_[0] ;
  wire \regacc_pre_data_wr_reg_n_0_[10] ;
  wire \regacc_pre_data_wr_reg_n_0_[11] ;
  wire \regacc_pre_data_wr_reg_n_0_[12] ;
  wire \regacc_pre_data_wr_reg_n_0_[13] ;
  wire \regacc_pre_data_wr_reg_n_0_[14] ;
  wire \regacc_pre_data_wr_reg_n_0_[15] ;
  wire \regacc_pre_data_wr_reg_n_0_[16] ;
  wire \regacc_pre_data_wr_reg_n_0_[17] ;
  wire \regacc_pre_data_wr_reg_n_0_[18] ;
  wire \regacc_pre_data_wr_reg_n_0_[19] ;
  wire \regacc_pre_data_wr_reg_n_0_[1] ;
  wire \regacc_pre_data_wr_reg_n_0_[20] ;
  wire \regacc_pre_data_wr_reg_n_0_[21] ;
  wire \regacc_pre_data_wr_reg_n_0_[22] ;
  wire \regacc_pre_data_wr_reg_n_0_[23] ;
  wire \regacc_pre_data_wr_reg_n_0_[24] ;
  wire \regacc_pre_data_wr_reg_n_0_[25] ;
  wire \regacc_pre_data_wr_reg_n_0_[26] ;
  wire \regacc_pre_data_wr_reg_n_0_[27] ;
  wire \regacc_pre_data_wr_reg_n_0_[28] ;
  wire \regacc_pre_data_wr_reg_n_0_[29] ;
  wire \regacc_pre_data_wr_reg_n_0_[2] ;
  wire \regacc_pre_data_wr_reg_n_0_[30] ;
  wire \regacc_pre_data_wr_reg_n_0_[31] ;
  wire \regacc_pre_data_wr_reg_n_0_[3] ;
  wire \regacc_pre_data_wr_reg_n_0_[4] ;
  wire \regacc_pre_data_wr_reg_n_0_[5] ;
  wire \regacc_pre_data_wr_reg_n_0_[6] ;
  wire \regacc_pre_data_wr_reg_n_0_[7] ;
  wire \regacc_pre_data_wr_reg_n_0_[8] ;
  wire \regacc_pre_data_wr_reg_n_0_[9] ;
  wire regacc_pre_ext_read0;
  wire regacc_pre_ext_write0;
  wire regacc_pre_int_read;
  wire regacc_pre_int_read0;
  wire regacc_pre_int_read_i_2_n_0;
  wire regacc_pre_int_write;
  wire regacc_pre_int_write0;
  wire regacc_pst2_done;
  wire [31:0]regacc_pst2_ext_data_rd;
  wire regacc_pst_done;
  wire regacc_pst_done0;
  wire [31:0]regacc_pst_ext_data_rd;
  wire [31:0]regacc_pst_int_data_rd;
  wire regacc_read_o;
  wire regacc_write_o;
  wire \s[wcksum][15]_i_10__0_n_0 ;
  wire \s[wcksum][15]_i_11__0_n_0 ;
  wire \s[wcksum][15]_i_12__0_n_0 ;
  wire \s[wcksum][15]_i_13__0_n_0 ;
  wire \s[wcksum][15]_i_14__0_n_0 ;
  wire \s[wcksum][15]_i_15__0_n_0 ;
  wire \s[wcksum][15]_i_16__0_n_0 ;
  wire \s[wcksum][15]_i_17__0_n_0 ;
  wire \s[wcksum][15]_i_2__0_n_0 ;
  wire \s[wcksum][15]_i_3__1_n_0 ;
  wire \s[wcksum][15]_i_4__1_n_0 ;
  wire \s[wcksum][15]_i_5__1_n_0 ;
  wire \s[wcksum][15]_i_6__1_n_0 ;
  wire \s[wcksum][15]_i_7__1_n_0 ;
  wire \s[wcksum][15]_i_8__1_n_0 ;
  wire \s[wcksum][15]_i_9__1_n_0 ;
  wire \s[wcksum][16]_i_2__0_n_0 ;
  wire \s[wcksum][7]_i_10__0_n_0 ;
  wire \s[wcksum][7]_i_11__0_n_0 ;
  wire \s[wcksum][7]_i_12__0_n_0 ;
  wire \s[wcksum][7]_i_13__0_n_0 ;
  wire \s[wcksum][7]_i_14__0_n_0 ;
  wire \s[wcksum][7]_i_15__0_n_0 ;
  wire \s[wcksum][7]_i_16__0_n_0 ;
  wire \s[wcksum][7]_i_17__0_n_0 ;
  wire \s[wcksum][7]_i_19_n_0 ;
  wire \s[wcksum][7]_i_2__0_n_0 ;
  wire \s[wcksum][7]_i_3__0_n_0 ;
  wire \s[wcksum][7]_i_4__0_n_0 ;
  wire \s[wcksum][7]_i_5__0_n_0 ;
  wire \s[wcksum][7]_i_6__0_n_0 ;
  wire \s[wcksum][7]_i_7__0_n_0 ;
  wire \s[wcksum][7]_i_8__0_n_0 ;
  wire \s[wcksum][7]_i_9__0_n_0 ;
  wire \s_reg[accum_cksum]__0 ;
  wire [4:0]\s_reg[state] ;
  wire \s_reg[wcksum][15]_i_1__0_n_0 ;
  wire \s_reg[wcksum][15]_i_1__0_n_1 ;
  wire \s_reg[wcksum][15]_i_1__0_n_10 ;
  wire \s_reg[wcksum][15]_i_1__0_n_11 ;
  wire \s_reg[wcksum][15]_i_1__0_n_12 ;
  wire \s_reg[wcksum][15]_i_1__0_n_13 ;
  wire \s_reg[wcksum][15]_i_1__0_n_14 ;
  wire \s_reg[wcksum][15]_i_1__0_n_15 ;
  wire \s_reg[wcksum][15]_i_1__0_n_2 ;
  wire \s_reg[wcksum][15]_i_1__0_n_3 ;
  wire \s_reg[wcksum][15]_i_1__0_n_4 ;
  wire \s_reg[wcksum][15]_i_1__0_n_5 ;
  wire \s_reg[wcksum][15]_i_1__0_n_6 ;
  wire \s_reg[wcksum][15]_i_1__0_n_7 ;
  wire \s_reg[wcksum][15]_i_1__0_n_8 ;
  wire \s_reg[wcksum][15]_i_1__0_n_9 ;
  wire [16:0]\s_reg[wcksum][16]_0 ;
  wire \s_reg[wcksum][16]_i_1__0_n_15 ;
  wire \s_reg[wcksum][16]_i_3__0_n_7 ;
  wire \s_reg[wcksum][7]_i_18_n_0 ;
  wire \s_reg[wcksum][7]_i_18_n_1 ;
  wire \s_reg[wcksum][7]_i_18_n_10 ;
  wire \s_reg[wcksum][7]_i_18_n_11 ;
  wire \s_reg[wcksum][7]_i_18_n_12 ;
  wire \s_reg[wcksum][7]_i_18_n_13 ;
  wire \s_reg[wcksum][7]_i_18_n_14 ;
  wire \s_reg[wcksum][7]_i_18_n_15 ;
  wire \s_reg[wcksum][7]_i_18_n_2 ;
  wire \s_reg[wcksum][7]_i_18_n_3 ;
  wire \s_reg[wcksum][7]_i_18_n_4 ;
  wire \s_reg[wcksum][7]_i_18_n_5 ;
  wire \s_reg[wcksum][7]_i_18_n_6 ;
  wire \s_reg[wcksum][7]_i_18_n_7 ;
  wire \s_reg[wcksum][7]_i_18_n_8 ;
  wire \s_reg[wcksum][7]_i_18_n_9 ;
  wire \s_reg[wcksum][7]_i_1__0_n_0 ;
  wire \s_reg[wcksum][7]_i_1__0_n_1 ;
  wire \s_reg[wcksum][7]_i_1__0_n_10 ;
  wire \s_reg[wcksum][7]_i_1__0_n_11 ;
  wire \s_reg[wcksum][7]_i_1__0_n_12 ;
  wire \s_reg[wcksum][7]_i_1__0_n_13 ;
  wire \s_reg[wcksum][7]_i_1__0_n_14 ;
  wire \s_reg[wcksum][7]_i_1__0_n_15 ;
  wire \s_reg[wcksum][7]_i_1__0_n_2 ;
  wire \s_reg[wcksum][7]_i_1__0_n_3 ;
  wire \s_reg[wcksum][7]_i_1__0_n_4 ;
  wire \s_reg[wcksum][7]_i_1__0_n_5 ;
  wire \s_reg[wcksum][7]_i_1__0_n_6 ;
  wire \s_reg[wcksum][7]_i_1__0_n_7 ;
  wire \s_reg[wcksum][7]_i_1__0_n_8 ;
  wire \s_reg[wcksum][7]_i_1__0_n_9 ;
  wire \s_reg[wcksum_n_0_][0] ;
  wire \s_reg[wcksum_n_0_][10] ;
  wire \s_reg[wcksum_n_0_][11] ;
  wire \s_reg[wcksum_n_0_][12] ;
  wire \s_reg[wcksum_n_0_][13] ;
  wire \s_reg[wcksum_n_0_][14] ;
  wire \s_reg[wcksum_n_0_][15] ;
  wire \s_reg[wcksum_n_0_][1] ;
  wire \s_reg[wcksum_n_0_][2] ;
  wire \s_reg[wcksum_n_0_][3] ;
  wire \s_reg[wcksum_n_0_][4] ;
  wire \s_reg[wcksum_n_0_][5] ;
  wire \s_reg[wcksum_n_0_][6] ;
  wire \s_reg[wcksum_n_0_][7] ;
  wire \s_reg[wcksum_n_0_][8] ;
  wire \s_reg[wcksum_n_0_][9] ;
  wire [18:0]\tcp_ctrl_stat[base_seqno] ;
  wire tcp_reset_i_2_n_0;
  wire tcp_reset_i_3_n_0;
  wire \testctrl_reg[0][31]_i_2_n_0 ;
  wire wr_op;
  wire [7:0]\NLW_s_reg[wcksum][16]_i_1__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_s_reg[wcksum][16]_i_1__0_O_UNCONNECTED ;
  wire [7:1]\NLW_s_reg[wcksum][16]_i_3__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_s_reg[wcksum][16]_i_3__0_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h7F)) 
    \FSM_sequential_s[state][0]_i_10__0 
       (.I0(\off_reg_n_0_[4] ),
        .I1(\off_reg[3]_0 [1]),
        .I2(\off_reg[3]_0 [2]),
        .O(\FSM_sequential_s[state][0]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_s[state][0]_i_11__0 
       (.I0(\off_reg_n_0_[9] ),
        .I1(\off_reg_n_0_[10] ),
        .I2(\off_reg_n_0_[7] ),
        .I3(\off_reg_n_0_[8] ),
        .I4(\off_reg_n_0_[6] ),
        .I5(\off_reg_n_0_[0] ),
        .O(\FSM_sequential_s[state][0]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \FSM_sequential_s[state][0]_i_12__0 
       (.I0(\off_reg[3]_0 [0]),
        .I1(\off_reg_n_0_[5] ),
        .I2(\s_reg[state] [1]),
        .I3(\s_reg[state] [0]),
        .I4(\s_reg[state] [2]),
        .O(\FSM_sequential_s[state][0]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \FSM_sequential_s[state][0]_i_13__0 
       (.I0(\off_reg[3]_0 [1]),
        .I1(\off_reg_n_0_[4] ),
        .I2(\FSM_sequential_s[state][0]_i_14__0_n_0 ),
        .I3(\off_reg[3]_0 [0]),
        .I4(\off_reg_n_0_[5] ),
        .I5(\s_reg[state] [2]),
        .O(\FSM_sequential_s[state][0]_i_13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_s[state][0]_i_14__0 
       (.I0(\s_reg[state] [0]),
        .I1(\s_reg[state] [1]),
        .O(\FSM_sequential_s[state][0]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_s[state][0]_i_1__0 
       (.I0(\FSM_sequential_s[state][0]_i_2__0_n_0 ),
        .I1(\FSM_sequential_s[state][0]_i_3__0_n_0 ),
        .I2(\FSM_sequential_s[state][0]_i_4__0_n_0 ),
        .I3(\FSM_sequential_s[state][0]_i_5__0_n_0 ),
        .I4(\FSM_sequential_s[state][0]_i_6__0_n_0 ),
        .I5(\FSM_sequential_s[state][0]_i_7__0_n_0 ),
        .O(\a[next_state] [0]));
  LUT6 #(
    .INIT(64'h04040404FF040404)) 
    \FSM_sequential_s[state][0]_i_2__0 
       (.I0(\off[6]_i_2_n_0 ),
        .I1(\a[off_store] ),
        .I2(\FSM_sequential_s_reg[state][1]_1 [1]),
        .I3(\FSM_sequential_s[state][2]_i_2__0_n_0 ),
        .I4(\s_reg[state] [4]),
        .I5(\s_reg[state] [0]),
        .O(\FSM_sequential_s[state][0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h22F2222200000000)) 
    \FSM_sequential_s[state][0]_i_3__0 
       (.I0(wr_op),
        .I1(\s_reg[state] [0]),
        .I2(\read_data[31]_i_5_n_0 ),
        .I3(regacc_pst_done),
        .I4(\s_reg[state] [1]),
        .I5(\FSM_sequential_s[state][0]_i_8__0_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hBEEEAAAABFEEAAAA)) 
    \FSM_sequential_s[state][0]_i_4__0 
       (.I0(\FSM_sequential_s_reg[state][0]_0 ),
        .I1(\off_reg_n_0_[5] ),
        .I2(\FSM_sequential_s[state][0]_i_10__0_n_0 ),
        .I3(\FSM_sequential_s_reg[state][1]_1 [1]),
        .I4(\a[off_store] ),
        .I5(\off_reg[3]_0 [0]),
        .O(\FSM_sequential_s[state][0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEFE00F000F0)) 
    \FSM_sequential_s[state][0]_i_5__0 
       (.I0(\FSM_sequential_s[state][1]_i_12__0_n_0 ),
        .I1(\FSM_sequential_s_reg[state][1]_1 [6]),
        .I2(\ram_udp_regacc[stat][hasdata] ),
        .I3(\dp_ram_udp_regacc[port_b][o][rd] ),
        .I4(\FSM_sequential_s[state][0]_i_11__0_n_0 ),
        .I5(\a[off_store] ),
        .O(\FSM_sequential_s[state][0]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT5 #(
    .INIT(32'h0F0C0A00)) 
    \FSM_sequential_s[state][0]_i_6__0 
       (.I0(\s_reg[state] [4]),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [0]),
        .I3(\s_reg[state] [1]),
        .I4(\s_reg[state] [3]),
        .O(\FSM_sequential_s[state][0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h008000FF00800000)) 
    \FSM_sequential_s[state][0]_i_7__0 
       (.I0(\FSM_sequential_s[state][0]_i_12__0_n_0 ),
        .I1(\off_reg[3]_0 [1]),
        .I2(\off_reg_n_0_[4] ),
        .I3(\FSM_sequential_s[state][0]_i_11__0_n_0 ),
        .I4(\off_reg[3]_0 [2]),
        .I5(\FSM_sequential_s[state][0]_i_13__0_n_0 ),
        .O(\FSM_sequential_s[state][0]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_s[state][0]_i_8__0 
       (.I0(\s_reg[state] [3]),
        .I1(\s_reg[state] [4]),
        .O(\FSM_sequential_s[state][0]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \FSM_sequential_s[state][1]_i_10__0 
       (.I0(\off_reg_n_0_[4] ),
        .I1(\off_reg[3]_0 [1]),
        .I2(\off_reg[3]_0 [0]),
        .I3(\off_reg[3]_0 [2]),
        .I4(\off_reg_n_0_[5] ),
        .O(\FSM_sequential_s[state][1]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \FSM_sequential_s[state][1]_i_11__0 
       (.I0(\s_reg[state] [3]),
        .I1(\s_reg[state] [4]),
        .I2(\s_reg[state] [1]),
        .I3(regacc_pst_done),
        .I4(\read_data[31]_i_5_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hEBBBBBBBBEEEEEEE)) 
    \FSM_sequential_s[state][1]_i_12__0 
       (.I0(\FSM_sequential_s[state][1]_i_5__0_0 ),
        .I1(\off_reg_n_0_[4] ),
        .I2(\off_reg[3]_0 [1]),
        .I3(\off_reg[3]_0 [0]),
        .I4(\off_reg[3]_0 [2]),
        .I5(\FSM_sequential_s_reg[state][1]_1 [0]),
        .O(\FSM_sequential_s[state][1]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_s[state][1]_i_1__0 
       (.I0(\FSM_sequential_s[state][1]_i_2__0_n_0 ),
        .I1(\FSM_sequential_s[state][1]_i_3__0_n_0 ),
        .I2(\FSM_sequential_s[state][1]_i_4__0_n_0 ),
        .I3(\FSM_sequential_s[state][1]_i_5__0_n_0 ),
        .I4(\FSM_sequential_s[state][1]_i_6__0_n_0 ),
        .I5(\FSM_sequential_s[state][1]_i_7__0_n_0 ),
        .O(\a[next_state] [1]));
  LUT6 #(
    .INIT(64'hEFFECCCCFEEFCCCC)) 
    \FSM_sequential_s[state][1]_i_2__0 
       (.I0(\off_reg_n_0_[0] ),
        .I1(\FSM_sequential_s_reg[state][1]_0 ),
        .I2(\off_reg_n_0_[5] ),
        .I3(\off[6]_i_2_n_0 ),
        .I4(\FSM_sequential_s[state][1]_i_9__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][1]_1 [1]),
        .O(\FSM_sequential_s[state][1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h2FF20000F28F0000)) 
    \FSM_sequential_s[state][1]_i_3__0 
       (.I0(\FSM_sequential_s_reg[state][1]_1 [3]),
        .I1(\off_reg_n_0_[7] ),
        .I2(\off_reg_n_0_[6] ),
        .I3(\FSM_sequential_s[state][1]_i_10__0_n_0 ),
        .I4(\FSM_sequential_s[state][1]_i_9__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][1]_1 [2]),
        .O(\FSM_sequential_s[state][1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h7C370000D3CD0000)) 
    \FSM_sequential_s[state][1]_i_4__0 
       (.I0(\FSM_sequential_s_reg[state][1]_1 [3]),
        .I1(\off_reg_n_0_[8] ),
        .I2(\off[8]_i_2_n_0 ),
        .I3(\off_reg_n_0_[7] ),
        .I4(\FSM_sequential_s[state][1]_i_9__0_n_0 ),
        .I5(\FSM_sequential_s_reg[state][1]_1 [4]),
        .O(\FSM_sequential_s[state][1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF10FF10FF10)) 
    \FSM_sequential_s[state][1]_i_5__0 
       (.I0(\s_reg[state] [2]),
        .I1(\s_reg[state] [0]),
        .I2(\s_reg[state] [1]),
        .I3(\FSM_sequential_s[state][1]_i_11__0_n_0 ),
        .I4(\FSM_sequential_s[state][1]_i_12__0_n_0 ),
        .I5(\FSM_sequential_s[state][1]_i_9__0_n_0 ),
        .O(\FSM_sequential_s[state][1]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_s[state][1]_i_6__0 
       (.I0(\s_reg[state] [0]),
        .I1(\s_reg[state] [1]),
        .O(\FSM_sequential_s[state][1]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h70D0E0B0B0E070D0)) 
    \FSM_sequential_s[state][1]_i_7__0 
       (.I0(\FSM_sequential_s_reg[state][1]_1 [5]),
        .I1(\FSM_sequential_s_reg[state][1]_1 [6]),
        .I2(\FSM_sequential_s[state][1]_i_9__0_n_0 ),
        .I3(\off_reg_n_0_[10] ),
        .I4(\off[10]_i_9_n_0 ),
        .I5(\off_reg_n_0_[9] ),
        .O(\FSM_sequential_s[state][1]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    \FSM_sequential_s[state][1]_i_8__0 
       (.I0(\s_reg[state] [1]),
        .I1(\s_reg[state] [3]),
        .I2(\s_reg[state] [4]),
        .I3(\s_reg[state] [2]),
        .O(\FSM_sequential_s_reg[state][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \FSM_sequential_s[state][1]_i_9__0 
       (.I0(\s_reg[state] [4]),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [1]),
        .I3(\s_reg[state] [3]),
        .O(\FSM_sequential_s[state][1]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h05550055E000F000)) 
    \FSM_sequential_s[state][2]_i_1__0 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s[state][2]_i_2__0_n_0 ),
        .I2(\s_reg[state] [0]),
        .I3(\s_reg[state] [1]),
        .I4(\s_reg[state] [3]),
        .I5(\s_reg[state] [2]),
        .O(\a[next_state] [2]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \FSM_sequential_s[state][2]_i_2__0 
       (.I0(cnt_reg[0]),
        .I1(cnt_reg[1]),
        .I2(cnt_reg__0[2]),
        .I3(cnt_reg__0[3]),
        .I4(regacc_pst_done),
        .O(\FSM_sequential_s[state][2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000003FFEC000)) 
    \FSM_sequential_s[state][3]_i_1__0 
       (.I0(wr_op),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [0]),
        .I3(\s_reg[state] [1]),
        .I4(\s_reg[state] [3]),
        .I5(\s_reg[state] [4]),
        .O(\a[next_state] [3]));
  LUT6 #(
    .INIT(64'h0000FFFF00000010)) 
    \FSM_sequential_s[state][4]_i_1__0 
       (.I0(wr_op),
        .I1(\s_reg[state] [0]),
        .I2(\s_reg[state] [3]),
        .I3(\s_reg[state] [1]),
        .I4(\s_reg[state] [2]),
        .I5(\s_reg[state] [4]),
        .O(\a[next_state] [4]));
  (* FSM_ENCODED_STATES = "rsm_read_waddr_1:10001,rsm_read_wait:10000,rsm_write_wdata_2:01111,rsm_ck:00101,rsm_pad:00100,rsm_next_access:00011,rsm_read_wdata_2:10100,rsm_header:00010,rsm_read_wdata_1:10011,rsm_first:00001,rsm_write_wdata_1:01110,rsm_idle:00000,rsm_write_waddr_2:01101,rsm_write_rdata_2:01010,rsm_write_rdata_1:01001,rsm_done:00110,rsm_write_waddr_1:01100,rsm_write_wait:01011,rsm_raddr_2:01000,rsm_read_waddr_2:10010,rsm_raddr_1:00111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_s_reg[state][0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[next_state] [0]),
        .Q(\s_reg[state] [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "rsm_read_waddr_1:10001,rsm_read_wait:10000,rsm_write_wdata_2:01111,rsm_ck:00101,rsm_pad:00100,rsm_next_access:00011,rsm_read_wdata_2:10100,rsm_header:00010,rsm_read_wdata_1:10011,rsm_first:00001,rsm_write_wdata_1:01110,rsm_idle:00000,rsm_write_waddr_2:01101,rsm_write_rdata_2:01010,rsm_write_rdata_1:01001,rsm_done:00110,rsm_write_waddr_1:01100,rsm_write_wait:01011,rsm_raddr_2:01000,rsm_read_waddr_2:10010,rsm_raddr_1:00111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_s_reg[state][1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[next_state] [1]),
        .Q(\s_reg[state] [1]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "rsm_read_waddr_1:10001,rsm_read_wait:10000,rsm_write_wdata_2:01111,rsm_ck:00101,rsm_pad:00100,rsm_next_access:00011,rsm_read_wdata_2:10100,rsm_header:00010,rsm_read_wdata_1:10011,rsm_first:00001,rsm_write_wdata_1:01110,rsm_idle:00000,rsm_write_waddr_2:01101,rsm_write_rdata_2:01010,rsm_write_rdata_1:01001,rsm_done:00110,rsm_write_waddr_1:01100,rsm_write_wait:01011,rsm_raddr_2:01000,rsm_read_waddr_2:10010,rsm_raddr_1:00111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_s_reg[state][2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[next_state] [2]),
        .Q(\s_reg[state] [2]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "rsm_read_waddr_1:10001,rsm_read_wait:10000,rsm_write_wdata_2:01111,rsm_ck:00101,rsm_pad:00100,rsm_next_access:00011,rsm_read_wdata_2:10100,rsm_header:00010,rsm_read_wdata_1:10011,rsm_first:00001,rsm_write_wdata_1:01110,rsm_idle:00000,rsm_write_waddr_2:01101,rsm_write_rdata_2:01010,rsm_write_rdata_1:01001,rsm_done:00110,rsm_write_waddr_1:01100,rsm_write_wait:01011,rsm_raddr_2:01000,rsm_read_waddr_2:10010,rsm_raddr_1:00111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_s_reg[state][3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[next_state] [3]),
        .Q(\s_reg[state] [3]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "rsm_read_waddr_1:10001,rsm_read_wait:10000,rsm_write_wdata_2:01111,rsm_ck:00101,rsm_pad:00100,rsm_next_access:00011,rsm_read_wdata_2:10100,rsm_header:00010,rsm_read_wdata_1:10011,rsm_first:00001,rsm_write_wdata_1:01110,rsm_idle:00000,rsm_write_waddr_2:01101,rsm_write_rdata_2:01010,rsm_write_rdata_1:01001,rsm_done:00110,rsm_write_waddr_1:01100,rsm_write_wait:01011,rsm_raddr_2:01000,rsm_read_waddr_2:10010,rsm_raddr_1:00111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_s_reg[state][4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[next_state] [4]),
        .Q(\s_reg[state] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    access_done_i_1
       (.I0(regacc_int_read_reg_5[1]),
        .I1(tcp_reset_i_2_n_0),
        .I2(access_done_i_2_n_0),
        .I3(access_done0),
        .I4(access_done1_out),
        .O(regacc_int_read_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    access_done_i_2
       (.I0(\regacc_pre2_addr_reg[8]_0 [4]),
        .I1(reg_int_addr[10]),
        .I2(reg_int_addr[9]),
        .I3(reg_int_addr[11]),
        .O(access_done_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \actual_wdata[0]_i_1__0 
       (.I0(\read_data_reg_n_0_[0] ),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [4]),
        .I3(\actual_wdata[0]_i_2__0_n_0 ),
        .O(\actual_wdata[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \actual_wdata[0]_i_2__0 
       (.I0(SS),
        .I1(\s_reg[wcksum][7]_i_18_n_15 ),
        .I2(\actual_wdata[11]_i_3__0_n_0 ),
        .I3(DOUTBDOUT[0]),
        .I4(in13[0]),
        .I5(\actual_wdata[14]_i_3__0_n_0 ),
        .O(\actual_wdata[0]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \actual_wdata[10]_i_1__0 
       (.I0(\read_data_reg_n_0_[10] ),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [4]),
        .I3(\actual_wdata[10]_i_2__0_n_0 ),
        .O(\actual_wdata[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \actual_wdata[10]_i_2__0 
       (.I0(SS),
        .I1(\actual_wdata_reg[12]_i_3_n_13 ),
        .I2(\actual_wdata[11]_i_3__0_n_0 ),
        .I3(DOUTBDOUT[10]),
        .I4(in13[10]),
        .I5(\actual_wdata[14]_i_3__0_n_0 ),
        .O(\actual_wdata[10]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \actual_wdata[11]_i_1__0 
       (.I0(\read_data_reg_n_0_[11] ),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [4]),
        .I3(\actual_wdata[11]_i_2__0_n_0 ),
        .O(\actual_wdata[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \actual_wdata[11]_i_2__0 
       (.I0(SS),
        .I1(\actual_wdata_reg[12]_i_3_n_12 ),
        .I2(\actual_wdata[11]_i_3__0_n_0 ),
        .I3(DOUTBDOUT[11]),
        .I4(in13[11]),
        .I5(\actual_wdata[14]_i_3__0_n_0 ),
        .O(\actual_wdata[11]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT5 #(
    .INIT(32'h07FF07AF)) 
    \actual_wdata[11]_i_3__0 
       (.I0(\s_reg[state] [0]),
        .I1(\s_reg[state] [1]),
        .I2(\s_reg[state] [2]),
        .I3(\s_reg[state] [4]),
        .I4(\s_reg[state] [3]),
        .O(\actual_wdata[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAFFFFEAAA)) 
    \actual_wdata[12]_i_1__0 
       (.I0(\actual_wdata[12]_i_2__0_n_0 ),
        .I1(in11),
        .I2(\FSM_sequential_s[state][1]_i_6__0_n_0 ),
        .I3(\read_data[31]_i_4_n_0 ),
        .I4(SS),
        .I5(\actual_wdata_reg[12]_i_3_n_11 ),
        .O(\actual_wdata[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \actual_wdata[12]_i_2__0 
       (.I0(\actual_wdata[15]_i_3__0_n_0 ),
        .I1(DOUTBDOUT[12]),
        .I2(\actual_wdata[14]_i_3__0_n_0 ),
        .I3(in13[12]),
        .I4(\read_data_reg_n_0_[12] ),
        .I5(\actual_wdata[14]_i_2__0_n_0 ),
        .O(\actual_wdata[12]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \actual_wdata[13]_i_1__0 
       (.I0(\read_data_reg_n_0_[13] ),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [4]),
        .I3(\actual_wdata[13]_i_2__0_n_0 ),
        .O(\actual_wdata[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \actual_wdata[13]_i_2__0 
       (.I0(SS),
        .I1(\actual_wdata_reg[12]_i_3_n_10 ),
        .I2(\actual_wdata[15]_i_3__0_n_0 ),
        .I3(DOUTBDOUT[13]),
        .I4(in13[13]),
        .I5(\actual_wdata[14]_i_3__0_n_0 ),
        .O(\actual_wdata[13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \actual_wdata[14]_i_1__0 
       (.I0(\actual_wdata[14]_i_2__0_n_0 ),
        .I1(\read_data_reg_n_0_[14] ),
        .I2(in13[14]),
        .I3(\actual_wdata[14]_i_3__0_n_0 ),
        .I4(\actual_wdata[14]_i_4__0_n_0 ),
        .I5(\actual_wdata[14]_i_5__0_n_0 ),
        .O(\actual_wdata[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \actual_wdata[14]_i_2__0 
       (.I0(\s_reg[state] [2]),
        .I1(\s_reg[state] [4]),
        .O(\actual_wdata[14]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \actual_wdata[14]_i_3__0 
       (.I0(\s_reg[state] [2]),
        .I1(\s_reg[state] [4]),
        .I2(\s_reg[state] [1]),
        .I3(\s_reg[state] [0]),
        .O(\actual_wdata[14]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h5747474700000000)) 
    \actual_wdata[14]_i_4__0 
       (.I0(\s_reg[state] [4]),
        .I1(\s_reg[state] [0]),
        .I2(\s_reg[state] [2]),
        .I3(\s_reg[state] [3]),
        .I4(\s_reg[state] [1]),
        .I5(DOUTBDOUT[14]),
        .O(\actual_wdata[14]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h010C010000000000)) 
    \actual_wdata[14]_i_5__0 
       (.I0(\actual_wdata_reg[12]_i_3_n_9 ),
        .I1(\s_reg[state] [3]),
        .I2(\s_reg[state] [4]),
        .I3(\s_reg[state] [1]),
        .I4(in11),
        .I5(\actual_wdata[14]_i_6__0_n_0 ),
        .O(\actual_wdata[14]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \actual_wdata[14]_i_6__0 
       (.I0(\s_reg[state] [2]),
        .I1(\s_reg[state] [0]),
        .O(\actual_wdata[14]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \actual_wdata[15]_i_1__0 
       (.I0(\read_data_reg_n_0_[15] ),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [4]),
        .I3(\actual_wdata[15]_i_2__0_n_0 ),
        .O(\actual_wdata[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \actual_wdata[15]_i_2__0 
       (.I0(SS),
        .I1(\actual_wdata_reg[12]_i_3_n_8 ),
        .I2(\actual_wdata[15]_i_3__0_n_0 ),
        .I3(DOUTBDOUT[15]),
        .I4(in13[15]),
        .I5(\actual_wdata[14]_i_3__0_n_0 ),
        .O(\actual_wdata[15]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT5 #(
    .INIT(32'h000FFF8F)) 
    \actual_wdata[15]_i_3__0 
       (.I0(\s_reg[state] [1]),
        .I1(\s_reg[state] [3]),
        .I2(\s_reg[state] [2]),
        .I3(\s_reg[state] [0]),
        .I4(\s_reg[state] [4]),
        .O(\actual_wdata[15]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \actual_wdata[1]_i_1__0 
       (.I0(\read_data_reg_n_0_[1] ),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [4]),
        .I3(\actual_wdata[1]_i_2__0_n_0 ),
        .O(\actual_wdata[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \actual_wdata[1]_i_2__0 
       (.I0(SS),
        .I1(\s_reg[wcksum][7]_i_18_n_14 ),
        .I2(\actual_wdata[11]_i_3__0_n_0 ),
        .I3(DOUTBDOUT[1]),
        .I4(in13[1]),
        .I5(\actual_wdata[14]_i_3__0_n_0 ),
        .O(\actual_wdata[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \actual_wdata[2]_i_1__0 
       (.I0(\read_data_reg_n_0_[2] ),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [4]),
        .I3(\actual_wdata[2]_i_2_n_0 ),
        .O(\actual_wdata[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \actual_wdata[2]_i_2 
       (.I0(SS),
        .I1(\s_reg[wcksum][7]_i_18_n_13 ),
        .I2(\actual_wdata[11]_i_3__0_n_0 ),
        .I3(DOUTBDOUT[2]),
        .I4(in13[2]),
        .I5(\actual_wdata[14]_i_3__0_n_0 ),
        .O(\actual_wdata[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \actual_wdata[3]_i_1__0 
       (.I0(\read_data_reg_n_0_[3] ),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [4]),
        .I3(\actual_wdata[3]_i_2_n_0 ),
        .O(\actual_wdata[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \actual_wdata[3]_i_2 
       (.I0(SS),
        .I1(\s_reg[wcksum][7]_i_18_n_12 ),
        .I2(\actual_wdata[11]_i_3__0_n_0 ),
        .I3(DOUTBDOUT[3]),
        .I4(in13[3]),
        .I5(\actual_wdata[14]_i_3__0_n_0 ),
        .O(\actual_wdata[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \actual_wdata[4]_i_1__0 
       (.I0(\read_data_reg_n_0_[4] ),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [4]),
        .I3(\actual_wdata[4]_i_2__0_n_0 ),
        .O(\actual_wdata[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \actual_wdata[4]_i_2__0 
       (.I0(SS),
        .I1(\s_reg[wcksum][7]_i_18_n_11 ),
        .I2(\actual_wdata[11]_i_3__0_n_0 ),
        .I3(DOUTBDOUT[4]),
        .I4(in13[4]),
        .I5(\actual_wdata[14]_i_3__0_n_0 ),
        .O(\actual_wdata[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \actual_wdata[5]_i_1__0 
       (.I0(\read_data_reg_n_0_[5] ),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [4]),
        .I3(\actual_wdata[5]_i_2__0_n_0 ),
        .O(\actual_wdata[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \actual_wdata[5]_i_2__0 
       (.I0(SS),
        .I1(\s_reg[wcksum][7]_i_18_n_10 ),
        .I2(\actual_wdata[11]_i_3__0_n_0 ),
        .I3(DOUTBDOUT[5]),
        .I4(in13[5]),
        .I5(\actual_wdata[14]_i_3__0_n_0 ),
        .O(\actual_wdata[5]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \actual_wdata[6]_i_1__0 
       (.I0(\read_data_reg_n_0_[6] ),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [4]),
        .I3(\actual_wdata[6]_i_2__0_n_0 ),
        .O(\actual_wdata[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \actual_wdata[6]_i_2__0 
       (.I0(SS),
        .I1(\s_reg[wcksum][7]_i_18_n_9 ),
        .I2(\actual_wdata[11]_i_3__0_n_0 ),
        .I3(DOUTBDOUT[6]),
        .I4(in13[6]),
        .I5(\actual_wdata[14]_i_3__0_n_0 ),
        .O(\actual_wdata[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \actual_wdata[7]_i_1__0 
       (.I0(\read_data_reg_n_0_[7] ),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [4]),
        .I3(\actual_wdata[7]_i_2_n_0 ),
        .O(\actual_wdata[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \actual_wdata[7]_i_2 
       (.I0(SS),
        .I1(\s_reg[wcksum][7]_i_18_n_8 ),
        .I2(\actual_wdata[11]_i_3__0_n_0 ),
        .I3(DOUTBDOUT[7]),
        .I4(in13[7]),
        .I5(\actual_wdata[14]_i_3__0_n_0 ),
        .O(\actual_wdata[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \actual_wdata[8]_i_1__0 
       (.I0(\read_data_reg_n_0_[8] ),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [4]),
        .I3(\actual_wdata[8]_i_2__0_n_0 ),
        .O(\actual_wdata[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \actual_wdata[8]_i_2__0 
       (.I0(SS),
        .I1(\actual_wdata_reg[12]_i_3_n_15 ),
        .I2(\actual_wdata[11]_i_3__0_n_0 ),
        .I3(DOUTBDOUT[8]),
        .I4(in13[8]),
        .I5(\actual_wdata[14]_i_3__0_n_0 ),
        .O(\actual_wdata[8]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \actual_wdata[9]_i_1__0 
       (.I0(\read_data_reg_n_0_[9] ),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [4]),
        .I3(\actual_wdata[9]_i_2__0_n_0 ),
        .O(\actual_wdata[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \actual_wdata[9]_i_2__0 
       (.I0(SS),
        .I1(\actual_wdata_reg[12]_i_3_n_14 ),
        .I2(\actual_wdata[11]_i_3__0_n_0 ),
        .I3(DOUTBDOUT[9]),
        .I4(in13[9]),
        .I5(\actual_wdata[14]_i_3__0_n_0 ),
        .O(\actual_wdata[9]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[10]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[11]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[12]_i_1__0_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  CARRY8 \actual_wdata_reg[12]_i_3 
       (.CI(\s_reg[wcksum][7]_i_18_n_0 ),
        .CI_TOP(1'b0),
        .CO({\actual_wdata_reg[12]_i_3_n_0 ,\actual_wdata_reg[12]_i_3_n_1 ,\actual_wdata_reg[12]_i_3_n_2 ,\actual_wdata_reg[12]_i_3_n_3 ,\actual_wdata_reg[12]_i_3_n_4 ,\actual_wdata_reg[12]_i_3_n_5 ,\actual_wdata_reg[12]_i_3_n_6 ,\actual_wdata_reg[12]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\actual_wdata_reg[12]_i_3_n_8 ,\actual_wdata_reg[12]_i_3_n_9 ,\actual_wdata_reg[12]_i_3_n_10 ,\actual_wdata_reg[12]_i_3_n_11 ,\actual_wdata_reg[12]_i_3_n_12 ,\actual_wdata_reg[12]_i_3_n_13 ,\actual_wdata_reg[12]_i_3_n_14 ,\actual_wdata_reg[12]_i_3_n_15 }),
        .S({\s_reg[wcksum_n_0_][15] ,\s_reg[wcksum_n_0_][14] ,\s_reg[wcksum_n_0_][13] ,\s_reg[wcksum_n_0_][12] ,\s_reg[wcksum_n_0_][11] ,\s_reg[wcksum_n_0_][10] ,\s_reg[wcksum_n_0_][9] ,\s_reg[wcksum_n_0_][8] }));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[13]_i_1__0_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[14]_i_1__0_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[15]_i_1__0_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000400)) 
    \actual_woff[10]_i_1 
       (.I0(\s_reg[state] [4]),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [0]),
        .I3(\s_reg[state] [1]),
        .I4(\s_reg[state] [3]),
        .O(SS));
  FDRE \actual_woff_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\off_reg_n_0_[10] ),
        .Q(\actual_woff_reg[10]_0 [9]),
        .R(SS));
  FDRE \actual_woff_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\off_reg[3]_0 [0]),
        .Q(\actual_woff_reg[10]_0 [0]),
        .R(SS));
  FDRE \actual_woff_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\off_reg[3]_0 [1]),
        .Q(\actual_woff_reg[10]_0 [1]),
        .R(SS));
  FDSE \actual_woff_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\off_reg[3]_0 [2]),
        .Q(\actual_woff_reg[10]_0 [2]),
        .S(SS));
  FDRE \actual_woff_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\off_reg_n_0_[4] ),
        .Q(\actual_woff_reg[10]_0 [3]),
        .R(SS));
  FDSE \actual_woff_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\off_reg_n_0_[5] ),
        .Q(\actual_woff_reg[10]_0 [4]),
        .S(SS));
  FDRE \actual_woff_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\off_reg_n_0_[6] ),
        .Q(\actual_woff_reg[10]_0 [5]),
        .R(SS));
  FDRE \actual_woff_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\off_reg_n_0_[7] ),
        .Q(\actual_woff_reg[10]_0 [6]),
        .R(SS));
  FDRE \actual_woff_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\off_reg_n_0_[8] ),
        .Q(\actual_woff_reg[10]_0 [7]),
        .R(SS));
  FDRE \actual_woff_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\off_reg_n_0_[9] ),
        .Q(\actual_woff_reg[10]_0 [8]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'h500A570C)) 
    actual_wr_i_1
       (.I0(\s_reg[state] [4]),
        .I1(\s_reg[state] [1]),
        .I2(\s_reg[state] [3]),
        .I3(\s_reg[state] [2]),
        .I4(\s_reg[state] [0]),
        .O(\a[wr] ));
  FDRE actual_wr_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[wr] ),
        .Q(actual_wr),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cnt[0]_i_1 
       (.I0(cnt_reg[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt[1]_i_1 
       (.I0(cnt_reg[0]),
        .I1(cnt_reg[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \cnt[2]_i_1 
       (.I0(cnt_reg[1]),
        .I1(cnt_reg[0]),
        .I2(cnt_reg__0[2]),
        .O(plusOp[2]));
  LUT6 #(
    .INIT(64'h0000030000000100)) 
    \cnt[3]_i_1 
       (.I0(wr_op),
        .I1(\s_reg[state] [4]),
        .I2(\s_reg[state] [2]),
        .I3(\s_reg[state] [3]),
        .I4(\s_reg[state] [0]),
        .I5(\s_reg[state] [1]),
        .O(cnt0));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \cnt[3]_i_2 
       (.I0(cnt_reg__0[2]),
        .I1(cnt_reg[0]),
        .I2(cnt_reg[1]),
        .I3(cnt_reg__0[3]),
        .O(plusOp[3]));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(cnt_reg[0]),
        .R(cnt0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(cnt_reg[1]),
        .R(cnt0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(cnt_reg__0[2]),
        .R(cnt0));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(cnt_reg__0[3]),
        .R(cnt0));
  LUT3 #(
    .INIT(8'hB8)) 
    done_data_i_1
       (.I0(regacc_pst_done),
        .I1(\a[latch_done] ),
        .I2(in11),
        .O(done_data_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_data_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(done_data_i_1_n_0),
        .Q(in11),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00400000)) 
    int_op_i_1
       (.I0(\s_reg[state] [3]),
        .I1(\s_reg[state] [1]),
        .I2(\s_reg[state] [0]),
        .I3(\s_reg[state] [4]),
        .I4(\s_reg[state] [2]),
        .O(regacc_pre_addr[24]));
  FDRE #(
    .INIT(1'b0)) 
    int_op_reg
       (.C(clk_in),
        .CE(regacc_pre_addr[24]),
        .D(DOUTBDOUT[11]),
        .Q(int_op_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \mdio_req_d[31]_i_1 
       (.I0(\mdio_req_d_reg[18] ),
        .I1(\mdio_req_d[31]_i_2_n_0 ),
        .I2(reg_int_write),
        .O(access_done1_out));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \mdio_req_d[31]_i_2 
       (.I0(tcp_reset_i_3_n_0),
        .I1(\mdio_req_d[31]_i_3_n_0 ),
        .I2(\regacc_pre2_addr_reg[8]_0 [8]),
        .I3(reg_int_addr[9]),
        .I4(reg_int_addr[10]),
        .I5(reg_int_addr[11]),
        .O(\mdio_req_d[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mdio_req_d[31]_i_3 
       (.I0(\regacc_pre2_addr_reg[8]_0 [7]),
        .I1(\regacc_pre2_addr_reg[8]_0 [5]),
        .I2(\regacc_pre2_addr_reg[8]_0 [6]),
        .O(\mdio_req_d[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \off[0]_i_1 
       (.I0(\off_reg_n_0_[0] ),
        .I1(\off[10]_i_8_n_0 ),
        .I2(off_stored[0]),
        .I3(cnt0),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hFE00F001)) 
    \off[10]_i_1 
       (.I0(\s_reg[state] [0]),
        .I1(\s_reg[state] [1]),
        .I2(\s_reg[state] [3]),
        .I3(\s_reg[state] [4]),
        .I4(\s_reg[state] [2]),
        .O(off));
  LUT6 #(
    .INIT(64'hCCCCEFCECCCCEECE)) 
    \off[10]_i_10 
       (.I0(\actual_wdata[14]_i_6__0_n_0 ),
        .I1(\off[10]_i_11_n_0 ),
        .I2(\s_reg[state] [1]),
        .I3(\s_reg[state] [3]),
        .I4(\s_reg[state] [4]),
        .I5(\off[10]_i_12_n_0 ),
        .O(\off[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h040004005F555540)) 
    \off[10]_i_11 
       (.I0(\s_reg[state] [2]),
        .I1(regacc_pst_done),
        .I2(\s_reg[state] [4]),
        .I3(\s_reg[state] [0]),
        .I4(\s_reg[state] [1]),
        .I5(\s_reg[state] [3]),
        .O(\off[10]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \off[10]_i_12 
       (.I0(\s_reg[state] [0]),
        .I1(wr_op),
        .O(\off[10]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFEEFEEE)) 
    \off[10]_i_2 
       (.I0(\off[10]_i_4_n_0 ),
        .I1(\off[10]_i_5_n_0 ),
        .I2(\off_reg[3]_0 [0]),
        .I3(\off[10]_i_6_n_0 ),
        .I4(\off[10]_i_7_n_0 ),
        .O(\a[off_update] ));
  LUT6 #(
    .INIT(64'hFFFFA208A208A208)) 
    \off[10]_i_3 
       (.I0(\off[10]_i_8_n_0 ),
        .I1(\off_reg_n_0_[9] ),
        .I2(\off[10]_i_9_n_0 ),
        .I3(\off_reg_n_0_[10] ),
        .I4(off_stored[10]),
        .I5(cnt0),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT5 #(
    .INIT(32'h02330000)) 
    \off[10]_i_4 
       (.I0(\s_reg[state] [1]),
        .I1(\s_reg[state] [3]),
        .I2(\s_reg[state] [4]),
        .I3(\s_reg[state] [2]),
        .I4(\s_reg[state] [0]),
        .O(\off[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0445044566660444)) 
    \off[10]_i_5 
       (.I0(\s_reg[state] [4]),
        .I1(\s_reg[state] [3]),
        .I2(\s_reg[state] [1]),
        .I3(\s_reg[state] [0]),
        .I4(\FSM_sequential_s[state][2]_i_2__0_n_0 ),
        .I5(\s_reg[state] [2]),
        .O(\off[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \off[10]_i_6 
       (.I0(\s_reg[state] [1]),
        .I1(\s_reg[state] [3]),
        .I2(\s_reg[state] [2]),
        .O(\off[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \off[10]_i_7 
       (.I0(\off_reg_n_0_[4] ),
        .I1(\off_reg[3]_0 [1]),
        .I2(\off_reg_n_0_[5] ),
        .I3(\off_reg[3]_0 [2]),
        .I4(\FSM_sequential_s[state][0]_i_11__0_n_0 ),
        .I5(\s_reg[state] [4]),
        .O(\off[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000454)) 
    \off[10]_i_8 
       (.I0(\read_data[31]_i_5_n_0 ),
        .I1(\s_reg[state] [0]),
        .I2(\s_reg[state] [4]),
        .I3(\s_reg[state] [3]),
        .I4(\s_reg[state] [2]),
        .I5(\off[10]_i_10_n_0 ),
        .O(\off[10]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \off[10]_i_9 
       (.I0(\off_reg_n_0_[7] ),
        .I1(\off_reg_n_0_[5] ),
        .I2(\off[6]_i_2_n_0 ),
        .I3(\off_reg_n_0_[6] ),
        .I4(\off_reg_n_0_[8] ),
        .O(\off[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h88888888FFF8F8F8)) 
    \off[1]_i_1 
       (.I0(cnt0),
        .I1(off_stored[1]),
        .I2(\off[1]_i_2_n_0 ),
        .I3(\off[10]_i_7_n_0 ),
        .I4(\off[10]_i_6_n_0 ),
        .I5(\off_reg[3]_0 [0]),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000E00)) 
    \off[1]_i_2 
       (.I0(\s_reg[state] [0]),
        .I1(wr_op),
        .I2(\s_reg[state] [4]),
        .I3(\s_reg[state] [3]),
        .I4(\s_reg[state] [1]),
        .I5(\off[1]_i_3_n_0 ),
        .O(\off[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000C0FAF00F30A00)) 
    \off[1]_i_3 
       (.I0(\FSM_sequential_s[state][2]_i_2__0_n_0 ),
        .I1(\s_reg[state] [1]),
        .I2(\s_reg[state] [3]),
        .I3(\s_reg[state] [4]),
        .I4(\s_reg[state] [2]),
        .I5(\s_reg[state] [0]),
        .O(\off[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'hFF606060)) 
    \off[2]_i_1 
       (.I0(\off_reg[3]_0 [0]),
        .I1(\off_reg[3]_0 [1]),
        .I2(\off[10]_i_8_n_0 ),
        .I3(off_stored[2]),
        .I4(cnt0),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFF2A802A802A80)) 
    \off[3]_i_1 
       (.I0(\off[10]_i_8_n_0 ),
        .I1(\off_reg[3]_0 [1]),
        .I2(\off_reg[3]_0 [0]),
        .I3(\off_reg[3]_0 [2]),
        .I4(off_stored[3]),
        .I5(cnt0),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFFFABAAABAAABAA)) 
    \off[4]_i_1 
       (.I0(\off[4]_i_2_n_0 ),
        .I1(\off_reg_n_0_[4] ),
        .I2(\off[4]_i_3_n_0 ),
        .I3(\off[10]_i_8_n_0 ),
        .I4(off_stored[4]),
        .I5(cnt0),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hBAAAFAAAFAAAAAAA)) 
    \off[4]_i_2 
       (.I0(\off[4]_i_4_n_0 ),
        .I1(\off_reg[3]_0 [2]),
        .I2(\off[10]_i_6_n_0 ),
        .I3(\off_reg_n_0_[4] ),
        .I4(\off_reg[3]_0 [1]),
        .I5(\off_reg[3]_0 [0]),
        .O(\off[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \off[4]_i_3 
       (.I0(\off_reg[3]_0 [1]),
        .I1(\off_reg[3]_0 [0]),
        .I2(\off_reg[3]_0 [2]),
        .O(\off[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF08080800000000)) 
    \off[4]_i_4 
       (.I0(\off[4]_i_5_n_0 ),
        .I1(\off[10]_i_6_n_0 ),
        .I2(\off_reg[3]_0 [1]),
        .I3(\off[1]_i_2_n_0 ),
        .I4(\off[4]_i_3_n_0 ),
        .I5(\off_reg_n_0_[4] ),
        .O(\off[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \off[4]_i_5 
       (.I0(\s_reg[state] [4]),
        .I1(\FSM_sequential_s[state][0]_i_11__0_n_0 ),
        .I2(\off_reg[3]_0 [2]),
        .I3(\off_reg_n_0_[5] ),
        .O(\off[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFAAAA)) 
    \off[5]_i_1 
       (.I0(\off[5]_i_2_n_0 ),
        .I1(\off_reg[3]_0 [0]),
        .I2(\off_reg[3]_0 [1]),
        .I3(\off_reg_n_0_[4] ),
        .I4(\off[5]_i_3_n_0 ),
        .I5(\off[5]_i_4_n_0 ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \off[5]_i_2 
       (.I0(off_stored[5]),
        .I1(cnt0),
        .I2(\off_reg_n_0_[5] ),
        .I3(\off[6]_i_2_n_0 ),
        .I4(\off[1]_i_2_n_0 ),
        .I5(\off[5]_i_5_n_0 ),
        .O(\off[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \off[5]_i_3 
       (.I0(\s_reg[state] [2]),
        .I1(\s_reg[state] [3]),
        .I2(\s_reg[state] [1]),
        .I3(\off_reg_n_0_[5] ),
        .O(\off[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00220022F0220022)) 
    \off[5]_i_4 
       (.I0(\off[10]_i_8_n_0 ),
        .I1(\off[6]_i_2_n_0 ),
        .I2(\off[10]_i_6_n_0 ),
        .I3(\off_reg_n_0_[5] ),
        .I4(\off_reg[3]_0 [1]),
        .I5(\off_reg[3]_0 [2]),
        .O(\off[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4040404040404000)) 
    \off[5]_i_5 
       (.I0(\off_reg[3]_0 [1]),
        .I1(\off[10]_i_6_n_0 ),
        .I2(\off_reg_n_0_[5] ),
        .I3(\s_reg[state] [4]),
        .I4(\FSM_sequential_s[state][0]_i_11__0_n_0 ),
        .I5(\off_reg[3]_0 [2]),
        .O(\off[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA208A208A208)) 
    \off[6]_i_1 
       (.I0(\off[10]_i_8_n_0 ),
        .I1(\off_reg_n_0_[5] ),
        .I2(\off[6]_i_2_n_0 ),
        .I3(\off_reg_n_0_[6] ),
        .I4(off_stored[6]),
        .I5(cnt0),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \off[6]_i_2 
       (.I0(\off_reg[3]_0 [2]),
        .I1(\off_reg[3]_0 [0]),
        .I2(\off_reg[3]_0 [1]),
        .I3(\off_reg_n_0_[4] ),
        .O(\off[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF828282)) 
    \off[7]_i_1 
       (.I0(\off[10]_i_8_n_0 ),
        .I1(\off[8]_i_2_n_0 ),
        .I2(\off_reg_n_0_[7] ),
        .I3(off_stored[7]),
        .I4(cnt0),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFFA208A208A208)) 
    \off[8]_i_1 
       (.I0(\off[10]_i_8_n_0 ),
        .I1(\off_reg_n_0_[7] ),
        .I2(\off[8]_i_2_n_0 ),
        .I3(\off_reg_n_0_[8] ),
        .I4(off_stored[8]),
        .I5(cnt0),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \off[8]_i_2 
       (.I0(\off_reg_n_0_[5] ),
        .I1(\off_reg[3]_0 [2]),
        .I2(\off_reg[3]_0 [0]),
        .I3(\off_reg[3]_0 [1]),
        .I4(\off_reg_n_0_[4] ),
        .I5(\off_reg_n_0_[6] ),
        .O(\off[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF828282)) 
    \off[9]_i_1 
       (.I0(\off[10]_i_8_n_0 ),
        .I1(\off[10]_i_9_n_0 ),
        .I2(\off_reg_n_0_[9] ),
        .I3(off_stored[9]),
        .I4(cnt0),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \off_reg[0] 
       (.C(clk_in),
        .CE(\a[off_update] ),
        .D(p_1_in[0]),
        .Q(\off_reg_n_0_[0] ),
        .R(off));
  FDSE #(
    .INIT(1'b1)) 
    \off_reg[10] 
       (.C(clk_in),
        .CE(\a[off_update] ),
        .D(p_1_in[10]),
        .Q(\off_reg_n_0_[10] ),
        .S(off));
  FDSE #(
    .INIT(1'b1)) 
    \off_reg[1] 
       (.C(clk_in),
        .CE(\a[off_update] ),
        .D(p_1_in[1]),
        .Q(\off_reg[3]_0 [0]),
        .S(off));
  FDSE #(
    .INIT(1'b1)) 
    \off_reg[2] 
       (.C(clk_in),
        .CE(\a[off_update] ),
        .D(p_1_in[2]),
        .Q(\off_reg[3]_0 [1]),
        .S(off));
  FDSE #(
    .INIT(1'b1)) 
    \off_reg[3] 
       (.C(clk_in),
        .CE(\a[off_update] ),
        .D(p_1_in[3]),
        .Q(\off_reg[3]_0 [2]),
        .S(off));
  FDSE #(
    .INIT(1'b1)) 
    \off_reg[4] 
       (.C(clk_in),
        .CE(\a[off_update] ),
        .D(p_1_in[4]),
        .Q(\off_reg_n_0_[4] ),
        .S(off));
  FDSE #(
    .INIT(1'b1)) 
    \off_reg[5] 
       (.C(clk_in),
        .CE(\a[off_update] ),
        .D(p_1_in[5]),
        .Q(\off_reg_n_0_[5] ),
        .S(off));
  FDSE #(
    .INIT(1'b1)) 
    \off_reg[6] 
       (.C(clk_in),
        .CE(\a[off_update] ),
        .D(p_1_in[6]),
        .Q(\off_reg_n_0_[6] ),
        .S(off));
  FDSE #(
    .INIT(1'b1)) 
    \off_reg[7] 
       (.C(clk_in),
        .CE(\a[off_update] ),
        .D(p_1_in[7]),
        .Q(\off_reg_n_0_[7] ),
        .S(off));
  FDSE #(
    .INIT(1'b1)) 
    \off_reg[8] 
       (.C(clk_in),
        .CE(\a[off_update] ),
        .D(p_1_in[8]),
        .Q(\off_reg_n_0_[8] ),
        .S(off));
  FDSE #(
    .INIT(1'b1)) 
    \off_reg[9] 
       (.C(clk_in),
        .CE(\a[off_update] ),
        .D(p_1_in[9]),
        .Q(\off_reg_n_0_[9] ),
        .S(off));
  LUT5 #(
    .INIT(32'h00040000)) 
    \off_stored[10]_i_1 
       (.I0(\s_reg[state] [3]),
        .I1(\s_reg[state] [1]),
        .I2(\s_reg[state] [2]),
        .I3(\s_reg[state] [4]),
        .I4(\s_reg[state] [0]),
        .O(\a[off_store] ));
  FDRE #(
    .INIT(1'b0)) 
    \off_stored_reg[0] 
       (.C(clk_in),
        .CE(\a[off_store] ),
        .D(\off_reg_n_0_[0] ),
        .Q(off_stored[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \off_stored_reg[10] 
       (.C(clk_in),
        .CE(\a[off_store] ),
        .D(\off_reg_n_0_[10] ),
        .Q(off_stored[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \off_stored_reg[1] 
       (.C(clk_in),
        .CE(\a[off_store] ),
        .D(\off_reg[3]_0 [0]),
        .Q(off_stored[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \off_stored_reg[2] 
       (.C(clk_in),
        .CE(\a[off_store] ),
        .D(\off_reg[3]_0 [1]),
        .Q(off_stored[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \off_stored_reg[3] 
       (.C(clk_in),
        .CE(\a[off_store] ),
        .D(\off_reg[3]_0 [2]),
        .Q(off_stored[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \off_stored_reg[4] 
       (.C(clk_in),
        .CE(\a[off_store] ),
        .D(\off_reg_n_0_[4] ),
        .Q(off_stored[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \off_stored_reg[5] 
       (.C(clk_in),
        .CE(\a[off_store] ),
        .D(\off_reg_n_0_[5] ),
        .Q(off_stored[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \off_stored_reg[6] 
       (.C(clk_in),
        .CE(\a[off_store] ),
        .D(\off_reg_n_0_[6] ),
        .Q(off_stored[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \off_stored_reg[7] 
       (.C(clk_in),
        .CE(\a[off_store] ),
        .D(\off_reg_n_0_[7] ),
        .Q(off_stored[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \off_stored_reg[8] 
       (.C(clk_in),
        .CE(\a[off_store] ),
        .D(\off_reg_n_0_[8] ),
        .Q(off_stored[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \off_stored_reg[9] 
       (.C(clk_in),
        .CE(\a[off_store] ),
        .D(\off_reg_n_0_[9] ),
        .Q(off_stored[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_10__0
       (.I0(\off_reg[3]_0 [1]),
        .I1(\off_reg[3]_0 [0]),
        .O(ADDRBWRADDR[1]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_0_i_11__0
       (.I0(\off_reg[3]_0 [0]),
        .O(ADDRBWRADDR[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_bram_0_i_1__0
       (.I0(\s_reg[state] [0]),
        .I1(\s_reg[state] [1]),
        .I2(\s_reg[state] [3]),
        .I3(\s_reg[state] [4]),
        .I4(\s_reg[state] [2]),
        .O(\dp_ram_udp_regacc[port_b][o][rd] ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_1__4
       (.I0(reg_int_read),
        .I1(reg_read_prev),
        .O(\dp_ram_counts[port_b][o][rd] ));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    ram_reg_bram_0_i_2__3
       (.I0(\off_reg_n_0_[9] ),
        .I1(\off_reg_n_0_[7] ),
        .I2(\off[8]_i_2_n_0 ),
        .I3(\off_reg_n_0_[8] ),
        .I4(\off_reg_n_0_[10] ),
        .O(ADDRBWRADDR[9]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    ram_reg_bram_0_i_3__0
       (.I0(\off_reg_n_0_[8] ),
        .I1(\off_reg_n_0_[6] ),
        .I2(\off[6]_i_2_n_0 ),
        .I3(\off_reg_n_0_[5] ),
        .I4(\off_reg_n_0_[7] ),
        .I5(\off_reg_n_0_[9] ),
        .O(ADDRBWRADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    ram_reg_bram_0_i_4__0
       (.I0(\off_reg_n_0_[7] ),
        .I1(\off_reg_n_0_[5] ),
        .I2(\off[6]_i_2_n_0 ),
        .I3(\off_reg_n_0_[6] ),
        .I4(\off_reg_n_0_[8] ),
        .O(ADDRBWRADDR[7]));
  LUT4 #(
    .INIT(16'hDF20)) 
    ram_reg_bram_0_i_5__0
       (.I0(\off_reg_n_0_[6] ),
        .I1(\off[6]_i_2_n_0 ),
        .I2(\off_reg_n_0_[5] ),
        .I3(\off_reg_n_0_[7] ),
        .O(ADDRBWRADDR[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    ram_reg_bram_0_i_6__0
       (.I0(\off_reg_n_0_[5] ),
        .I1(\off_reg[3]_0 [2]),
        .I2(\off_reg[3]_0 [0]),
        .I3(\off_reg[3]_0 [1]),
        .I4(\off_reg_n_0_[4] ),
        .I5(\off_reg_n_0_[6] ),
        .O(ADDRBWRADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    ram_reg_bram_0_i_7__0
       (.I0(\off_reg_n_0_[4] ),
        .I1(\off_reg[3]_0 [1]),
        .I2(\off_reg[3]_0 [0]),
        .I3(\off_reg[3]_0 [2]),
        .I4(\off_reg_n_0_[5] ),
        .O(ADDRBWRADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    ram_reg_bram_0_i_8__0
       (.I0(\off_reg[3]_0 [2]),
        .I1(\off_reg[3]_0 [0]),
        .I2(\off_reg[3]_0 [1]),
        .I3(\off_reg_n_0_[4] ),
        .O(ADDRBWRADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'h78)) 
    ram_reg_bram_0_i_9__0
       (.I0(\off_reg[3]_0 [1]),
        .I1(\off_reg[3]_0 [0]),
        .I2(\off_reg[3]_0 [2]),
        .O(ADDRBWRADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[0]_i_1 
       (.I0(regacc_pst_int_data_rd[0]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[0]),
        .O(\read_data[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[10]_i_1 
       (.I0(regacc_pst_int_data_rd[10]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[10]),
        .O(\read_data[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[11]_i_1 
       (.I0(regacc_pst_int_data_rd[11]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[11]),
        .O(\read_data[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[12]_i_1 
       (.I0(regacc_pst_int_data_rd[12]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[12]),
        .O(\read_data[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[13]_i_1 
       (.I0(regacc_pst_int_data_rd[13]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[13]),
        .O(\read_data[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[14]_i_1 
       (.I0(regacc_pst_int_data_rd[14]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[14]),
        .O(\read_data[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[15]_i_1 
       (.I0(regacc_pst_int_data_rd[15]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[15]),
        .O(\read_data[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[16]_i_1 
       (.I0(regacc_pst_int_data_rd[16]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[16]),
        .O(\read_data[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[17]_i_1 
       (.I0(regacc_pst_int_data_rd[17]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[17]),
        .O(\read_data[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[18]_i_1 
       (.I0(regacc_pst_int_data_rd[18]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[18]),
        .O(\read_data[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[19]_i_1 
       (.I0(regacc_pst_int_data_rd[19]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[19]),
        .O(\read_data[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[1]_i_1 
       (.I0(regacc_pst_int_data_rd[1]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[1]),
        .O(\read_data[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[20]_i_1 
       (.I0(regacc_pst_int_data_rd[20]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[20]),
        .O(\read_data[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[21]_i_1 
       (.I0(regacc_pst_int_data_rd[21]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[21]),
        .O(\read_data[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[22]_i_1 
       (.I0(regacc_pst_int_data_rd[22]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[22]),
        .O(\read_data[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[23]_i_1 
       (.I0(regacc_pst_int_data_rd[23]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[23]),
        .O(\read_data[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[24]_i_1 
       (.I0(regacc_pst_int_data_rd[24]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[24]),
        .O(\read_data[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[25]_i_1 
       (.I0(regacc_pst_int_data_rd[25]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[25]),
        .O(\read_data[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[26]_i_1 
       (.I0(regacc_pst_int_data_rd[26]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[26]),
        .O(\read_data[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[27]_i_1 
       (.I0(regacc_pst_int_data_rd[27]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[27]),
        .O(\read_data[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[28]_i_1 
       (.I0(regacc_pst_int_data_rd[28]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[28]),
        .O(\read_data[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[29]_i_1 
       (.I0(regacc_pst_int_data_rd[29]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[29]),
        .O(\read_data[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[2]_i_1 
       (.I0(regacc_pst_int_data_rd[2]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[2]),
        .O(\read_data[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[30]_i_1 
       (.I0(regacc_pst_int_data_rd[30]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[30]),
        .O(\read_data[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \read_data[31]_i_1 
       (.I0(\s_reg[state] [3]),
        .I1(\s_reg[state] [1]),
        .I2(\s_reg[state] [0]),
        .I3(\read_data[31]_i_4_n_0 ),
        .I4(regacc_pst_done),
        .I5(\read_data[31]_i_5_n_0 ),
        .O(\a[reset_read] ));
  LUT5 #(
    .INIT(32'h10000002)) 
    \read_data[31]_i_2 
       (.I0(\s_reg[state] [4]),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [3]),
        .I3(\s_reg[state] [0]),
        .I4(\s_reg[state] [1]),
        .O(\a[latch_done] ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[31]_i_3 
       (.I0(regacc_pst_int_data_rd[31]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[31]),
        .O(\read_data[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read_data[31]_i_4 
       (.I0(\s_reg[state] [4]),
        .I1(\s_reg[state] [2]),
        .O(\read_data[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \read_data[31]_i_5 
       (.I0(cnt_reg__0[2]),
        .I1(cnt_reg[0]),
        .I2(cnt_reg[1]),
        .I3(cnt_reg__0[3]),
        .O(\read_data[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[3]_i_1 
       (.I0(regacc_pst_int_data_rd[3]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[3]),
        .O(\read_data[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[4]_i_1 
       (.I0(regacc_pst_int_data_rd[4]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[4]),
        .O(\read_data[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[5]_i_1 
       (.I0(regacc_pst_int_data_rd[5]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[5]),
        .O(\read_data[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[6]_i_1 
       (.I0(regacc_pst_int_data_rd[6]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[6]),
        .O(\read_data[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[7]_i_1 
       (.I0(regacc_pst_int_data_rd[7]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[7]),
        .O(\read_data[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[8]_i_1 
       (.I0(regacc_pst_int_data_rd[8]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[8]),
        .O(\read_data[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_data[9]_i_1 
       (.I0(regacc_pst_int_data_rd[9]),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst_ext_data_rd[9]),
        .O(\read_data[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[0] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[0]_i_1_n_0 ),
        .Q(\read_data_reg_n_0_[0] ),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[10] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[10]_i_1_n_0 ),
        .Q(\read_data_reg_n_0_[10] ),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[11] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[11]_i_1_n_0 ),
        .Q(\read_data_reg_n_0_[11] ),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[12] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[12]_i_1_n_0 ),
        .Q(\read_data_reg_n_0_[12] ),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[13] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[13]_i_1_n_0 ),
        .Q(\read_data_reg_n_0_[13] ),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[14] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[14]_i_1_n_0 ),
        .Q(\read_data_reg_n_0_[14] ),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[15] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[15]_i_1_n_0 ),
        .Q(\read_data_reg_n_0_[15] ),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[16] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[16]_i_1_n_0 ),
        .Q(in13[0]),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[17] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[17]_i_1_n_0 ),
        .Q(in13[1]),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[18] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[18]_i_1_n_0 ),
        .Q(in13[2]),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[19] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[19]_i_1_n_0 ),
        .Q(in13[3]),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[1] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[1]_i_1_n_0 ),
        .Q(\read_data_reg_n_0_[1] ),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[20] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[20]_i_1_n_0 ),
        .Q(in13[4]),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[21] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[21]_i_1_n_0 ),
        .Q(in13[5]),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[22] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[22]_i_1_n_0 ),
        .Q(in13[6]),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[23] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[23]_i_1_n_0 ),
        .Q(in13[7]),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[24] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[24]_i_1_n_0 ),
        .Q(in13[8]),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[25] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[25]_i_1_n_0 ),
        .Q(in13[9]),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[26] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[26]_i_1_n_0 ),
        .Q(in13[10]),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[27] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[27]_i_1_n_0 ),
        .Q(in13[11]),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[28] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[28]_i_1_n_0 ),
        .Q(in13[12]),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[29] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[29]_i_1_n_0 ),
        .Q(in13[13]),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[2] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[2]_i_1_n_0 ),
        .Q(\read_data_reg_n_0_[2] ),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[30] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[30]_i_1_n_0 ),
        .Q(in13[14]),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[31] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[31]_i_3_n_0 ),
        .Q(in13[15]),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[3] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[3]_i_1_n_0 ),
        .Q(\read_data_reg_n_0_[3] ),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[4] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[4]_i_1_n_0 ),
        .Q(\read_data_reg_n_0_[4] ),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[5] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[5]_i_1_n_0 ),
        .Q(\read_data_reg_n_0_[5] ),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[6] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[6]_i_1_n_0 ),
        .Q(\read_data_reg_n_0_[6] ),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[7] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[7]_i_1_n_0 ),
        .Q(\read_data_reg_n_0_[7] ),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[8] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[8]_i_1_n_0 ),
        .Q(\read_data_reg_n_0_[8] ),
        .R(\a[reset_read] ));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[9] 
       (.C(clk_in),
        .CE(\a[latch_done] ),
        .D(\read_data[9]_i_1_n_0 ),
        .Q(\read_data_reg_n_0_[9] ),
        .R(\a[reset_read] ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'h000055FD)) 
    \reg_data_rd[0]_i_1 
       (.I0(reg_int_read),
        .I1(\reg_data_rd[0]_i_2_n_0 ),
        .I2(\reg_data_rd[0]_i_3_n_0 ),
        .I3(\reg_data_rd[0]_i_4_n_0 ),
        .I4(\reg_data_rd_reg[0]_1 ),
        .O(regacc_int_read_reg_3[0]));
  LUT6 #(
    .INIT(64'h0545054000450040)) 
    \reg_data_rd[0]_i_2 
       (.I0(\regacc_pre2_addr_reg[8]_0 [4]),
        .I1(\reg_data_rd[0]_i_6_n_0 ),
        .I2(\regacc_pre2_addr_reg[8]_0 [2]),
        .I3(\regacc_pre2_addr_reg[8]_0 [3]),
        .I4(\reg_data_rd_reg[0] ),
        .I5(\reg_data_rd_reg[0]_0 ),
        .O(\reg_data_rd[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \reg_data_rd[0]_i_3 
       (.I0(\reg_data_rd[31]_i_12_n_0 ),
        .I1(reg_int_addr[9]),
        .I2(\regacc_pre2_addr_reg[8]_0 [6]),
        .I3(\regacc_pre2_addr_reg[8]_0 [5]),
        .I4(\regacc_pre2_addr_reg[8]_0 [7]),
        .I5(\regacc_pre2_addr_reg[8]_0 [8]),
        .O(\reg_data_rd[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBAABBBBBBA)) 
    \reg_data_rd[0]_i_4 
       (.I0(\mdio_req_d[31]_i_2_n_0 ),
        .I1(\reg_data_rd[31]_i_7_n_0 ),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [2]),
        .I4(\regacc_pre2_addr_reg[8]_0 [1]),
        .I5(\regacc_pre2_addr_reg[8]_0 [3]),
        .O(\reg_data_rd[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \reg_data_rd[0]_i_6 
       (.I0(\reg_data_rd[16]_i_4_0 [0]),
        .I1(\regacc_pre2_addr_reg[8]_0 [1]),
        .I2(\rawregs_reg[3]_11 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [0]),
        .I4(\reg_data_rd[0]_i_2_0 ),
        .O(\reg_data_rd[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000FFF1F100FF)) 
    \reg_data_rd[10]_i_1 
       (.I0(\reg_data_rd[22]_i_2_n_0 ),
        .I1(\reg_data_rd[10]_i_2_n_0 ),
        .I2(\reg_data_rd[10]_i_3_n_0 ),
        .I3(\reg_data_rd_reg[10] ),
        .I4(reg_int_read),
        .I5(\mdio_req_d[31]_i_2_n_0 ),
        .O(regacc_int_read_reg_3[6]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \reg_data_rd[10]_i_10 
       (.I0(\reg_data_rd_reg[31] [8]),
        .I1(\reg_data_rd[11]_i_5_0 [8]),
        .I2(\regacc_pre2_addr_reg[8]_0 [1]),
        .I3(\reg_data_rd_reg[15] [8]),
        .I4(\regacc_pre2_addr_reg[8]_0 [0]),
        .O(\reg_data_rd[10]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \reg_data_rd[10]_i_2 
       (.I0(\regacc_pre2_addr_reg[8]_0 [1]),
        .I1(\regacc_pre2_addr_reg[8]_0 [0]),
        .O(\reg_data_rd[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT5 #(
    .INIT(32'h0002888A)) 
    \reg_data_rd[10]_i_3 
       (.I0(\reg_data_rd[31]_i_7_n_0 ),
        .I1(\reg_data_rd[0]_i_3_n_0 ),
        .I2(\regacc_pre2_addr_reg[8]_0 [4]),
        .I3(\reg_data_rd[10]_i_5_n_0 ),
        .I4(\reg_data_rd_reg[10] ),
        .O(\reg_data_rd[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \reg_data_rd[10]_i_5 
       (.I0(\reg_data_rd[10]_i_3_0 ),
        .I1(\reg_data_rd[10]_i_3_1 ),
        .I2(\regacc_pre2_addr_reg[8]_0 [3]),
        .I3(\regacc_pre2_addr_reg[8]_0 [2]),
        .I4(\reg_data_rd[10]_i_10_n_0 ),
        .O(\reg_data_rd[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000FFF4F400FF)) 
    \reg_data_rd[11]_i_1 
       (.I0(\reg_data_rd[22]_i_2_n_0 ),
        .I1(\reg_data_rd[11]_i_2_n_0 ),
        .I2(\reg_data_rd[11]_i_3_n_0 ),
        .I3(\reg_data_rd_reg[11] ),
        .I4(reg_int_read),
        .I5(\mdio_req_d[31]_i_2_n_0 ),
        .O(regacc_int_read_reg_3[7]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \reg_data_rd[11]_i_2 
       (.I0(\regacc_pre2_addr_reg[8]_0 [0]),
        .I1(\regacc_pre2_addr_reg[8]_0 [1]),
        .O(\reg_data_rd[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \reg_data_rd[11]_i_3 
       (.I0(\reg_data_rd[31]_i_7_n_0 ),
        .I1(\reg_data_rd[11]_i_5_n_0 ),
        .I2(\reg_data_rd[0]_i_3_n_0 ),
        .I3(\reg_data_rd_reg[11] ),
        .O(\reg_data_rd[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAFBFAFBAFFBFF)) 
    \reg_data_rd[11]_i_5 
       (.I0(\regacc_pre2_addr_reg[8]_0 [4]),
        .I1(\reg_data_rd[11]_i_3_0 ),
        .I2(\regacc_pre2_addr_reg[8]_0 [3]),
        .I3(\regacc_pre2_addr_reg[8]_0 [2]),
        .I4(\reg_data_rd[11]_i_9_n_0 ),
        .I5(\reg_data_rd[11]_i_3_1 ),
        .O(\reg_data_rd[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \reg_data_rd[11]_i_9 
       (.I0(\reg_data_rd_reg[31] [9]),
        .I1(\reg_data_rd[11]_i_5_0 [9]),
        .I2(\regacc_pre2_addr_reg[8]_0 [1]),
        .I3(\reg_data_rd_reg[15] [9]),
        .I4(\regacc_pre2_addr_reg[8]_0 [0]),
        .O(\reg_data_rd[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEEEEEEE)) 
    \reg_data_rd[12]_i_1 
       (.I0(\reg_data_rd[12]_i_2_n_0 ),
        .I1(\reg_data_rd_reg[12] ),
        .I2(\reg_data_rd[30]_i_4_n_0 ),
        .I3(\reg_data_rd_reg[12]_0 ),
        .I4(\reg_data_rd[12]_i_5_n_0 ),
        .I5(\reg_data_rd[12]_i_6_n_0 ),
        .O(\regacc_pre2_addr_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \reg_data_rd[12]_i_10 
       (.I0(\regacc_pre2_addr_reg[8]_0 [2]),
        .I1(\regacc_pre2_addr_reg[8]_0 [3]),
        .O(\reg_data_rd[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \reg_data_rd[12]_i_2 
       (.I0(\reg_data_rd[31]_i_7_n_0 ),
        .I1(\regacc_pre2_addr_reg[8]_0 [1]),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [2]),
        .I4(\regacc_pre2_addr_reg[8]_0 [3]),
        .I5(reg_int_read),
        .O(\reg_data_rd[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \reg_data_rd[12]_i_5 
       (.I0(\regacc_pre2_addr_reg[8]_0 [2]),
        .I1(\regacc_pre2_addr_reg[8]_0 [3]),
        .O(\reg_data_rd[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0080008)) 
    \reg_data_rd[12]_i_6 
       (.I0(\reg_data_rd_reg[15] [10]),
        .I1(\reg_data_rd[9]_i_3_n_0 ),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [1]),
        .I4(\reg_data_rd_reg[31] [10]),
        .I5(\reg_data_rd[12]_i_9_n_0 ),
        .O(\reg_data_rd[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \reg_data_rd[12]_i_9 
       (.I0(\tcp_ctrl_stat[base_seqno] [1]),
        .I1(\regacc_pre2_addr_reg[8]_0 [0]),
        .I2(\regacc_pre2_addr_reg[8]_0 [1]),
        .I3(\reg_data_rd[16]_i_4_1 [1]),
        .I4(\rawregs_reg[3]_11 [2]),
        .I5(\reg_data_rd[12]_i_10_n_0 ),
        .O(\reg_data_rd[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000022222)) 
    \reg_data_rd[13]_i_1 
       (.I0(\reg_data_rd[13]_i_2_n_0 ),
        .I1(regacc_int_read_reg_0),
        .I2(\reg_data_rd[13]_i_3_n_0 ),
        .I3(\reg_data_rd[13]_i_4_n_0 ),
        .I4(\reg_data_rd[13]_i_5_n_0 ),
        .I5(\reg_data_rd_reg[13]_0 ),
        .O(regacc_int_read_reg_3[8]));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \reg_data_rd[13]_i_2 
       (.I0(\regacc_pre2_addr_reg[8]_0 [4]),
        .I1(\reg_data_rd[13]_i_7_n_0 ),
        .I2(\regacc_pre2_addr_reg[8]_0 [3]),
        .I3(\reg_data_rd_reg[13] ),
        .I4(regacc_int_read_reg_2),
        .O(\reg_data_rd[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg_data_rd[13]_i_3 
       (.I0(\regacc_pre2_addr_reg[8]_0 [1]),
        .I1(\regacc_pre2_addr_reg[8]_0 [0]),
        .O(\reg_data_rd[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hCB)) 
    \reg_data_rd[13]_i_4 
       (.I0(\regacc_pre2_addr_reg[8]_0 [0]),
        .I1(\regacc_pre2_addr_reg[8]_0 [3]),
        .I2(\regacc_pre2_addr_reg[8]_0 [2]),
        .O(\reg_data_rd[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg_data_rd[13]_i_5 
       (.I0(reg_int_read),
        .I1(\reg_data_rd[31]_i_7_n_0 ),
        .O(\reg_data_rd[13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'h50040004)) 
    \reg_data_rd[13]_i_7 
       (.I0(\regacc_pre2_addr_reg[8]_0 [2]),
        .I1(\reg_data_rd_reg[15] [11]),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [1]),
        .I4(\reg_data_rd_reg[31] [11]),
        .O(\reg_data_rd[13]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \reg_data_rd[14]_i_1 
       (.I0(regacc_int_read_reg_6),
        .I1(reg_int_read),
        .I2(\reg_data_rd[31]_i_5_n_0 ),
        .I3(\regacc_pre2_addr_reg[11]_1 ),
        .I4(regacc_int_read_reg_0),
        .O(regacc_int_read_reg_5[0]));
  LUT6 #(
    .INIT(64'h000000FFAEAE00FF)) 
    \reg_data_rd[14]_i_2 
       (.I0(\reg_data_rd[17]_i_3_n_0 ),
        .I1(\reg_data_rd[31]_i_7_n_0 ),
        .I2(\reg_data_rd[14]_i_4_n_0 ),
        .I3(\reg_data_rd_reg[14] ),
        .I4(reg_int_read),
        .I5(\mdio_req_d[31]_i_2_n_0 ),
        .O(regacc_int_read_reg_3[9]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \reg_data_rd[14]_i_3 
       (.I0(reg_int_addr[11]),
        .I1(reg_int_addr[10]),
        .I2(reg_int_addr[9]),
        .I3(reg_read_prev),
        .I4(reg_int_cnt),
        .I5(\regacc_pre2_cnt_reg[0]_0 ),
        .O(\regacc_pre2_addr_reg[11]_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF303F)) 
    \reg_data_rd[14]_i_4 
       (.I0(\reg_data_rd_reg[14] ),
        .I1(\reg_data_rd[14]_i_6_n_0 ),
        .I2(\regacc_pre2_addr_reg[8]_0 [3]),
        .I3(\reg_data_rd_reg[14]_0 ),
        .I4(\regacc_pre2_addr_reg[8]_0 [4]),
        .I5(\reg_data_rd[0]_i_3_n_0 ),
        .O(\reg_data_rd[14]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'h50040004)) 
    \reg_data_rd[14]_i_6 
       (.I0(\regacc_pre2_addr_reg[8]_0 [2]),
        .I1(\reg_data_rd_reg[15] [12]),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [1]),
        .I4(\reg_data_rd_reg[31] [12]),
        .O(\reg_data_rd[14]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_data_rd[15]_i_1 
       (.I0(\mdio_req_d[31]_i_2_n_0 ),
        .I1(reg_int_read),
        .O(regacc_int_read_reg_0));
  LUT5 #(
    .INIT(32'hEEEEEEAE)) 
    \reg_data_rd[15]_i_2 
       (.I0(\reg_data_rd[15]_i_3_n_0 ),
        .I1(\reg_data_rd[30]_i_4_n_0 ),
        .I2(\reg_data_rd[15]_i_4_n_0 ),
        .I3(\reg_data_rd[15]_i_5_n_0 ),
        .I4(\reg_data_rd[15]_i_6_n_0 ),
        .O(\regacc_pre2_addr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFD800D8)) 
    \reg_data_rd[15]_i_3 
       (.I0(\regacc_pre2_addr_reg[8]_0 [2]),
        .I1(\reg_data_rd_reg[15]_2 ),
        .I2(\reg_data_rd_reg[15]_3 ),
        .I3(\regacc_pre2_addr_reg[11]_1 ),
        .I4(\reg_data_rd_reg[31]_1 [8]),
        .I5(regacc_int_read_reg_6),
        .O(\reg_data_rd[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h557F5F7FF57FFF7F)) 
    \reg_data_rd[15]_i_4 
       (.I0(\reg_data_rd[12]_i_5_n_0 ),
        .I1(\reg_data_rd_reg[15]_0 ),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [1]),
        .I4(\reg_data_rd_reg[15]_1 ),
        .I5(\reg_data_rd[16]_i_4_0 [1]),
        .O(\reg_data_rd[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00C0002000000020)) 
    \reg_data_rd[15]_i_5 
       (.I0(\tcp_ctrl_stat[base_seqno] [2]),
        .I1(\regacc_pre2_addr_reg[8]_0 [1]),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [2]),
        .I4(\regacc_pre2_addr_reg[8]_0 [3]),
        .I5(\reg_data_rd_reg[31] [13]),
        .O(\reg_data_rd[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0003000800000008)) 
    \reg_data_rd[15]_i_6 
       (.I0(\reg_data_rd_reg[15] [13]),
        .I1(\regacc_pre2_addr_reg[8]_0 [3]),
        .I2(\regacc_pre2_addr_reg[8]_0 [2]),
        .I3(\regacc_pre2_addr_reg[8]_0 [0]),
        .I4(\regacc_pre2_addr_reg[8]_0 [1]),
        .I5(\reg_data_rd[16]_i_4_1 [2]),
        .O(\reg_data_rd[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA03AA00AA03AA03)) 
    \reg_data_rd[16]_i_1 
       (.I0(\reg_data_rd_reg[17] ),
        .I1(\reg_data_rd_reg[16] ),
        .I2(\reg_data_rd[16]_i_3_n_0 ),
        .I3(regacc_int_read_reg_0),
        .I4(\reg_data_rd[16]_i_4_n_0 ),
        .I5(regacc_int_read_reg_2),
        .O(regacc_int_read_reg_3[10]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    \reg_data_rd[16]_i_10 
       (.I0(\regacc_pre2_addr_reg[8]_0 [3]),
        .I1(\regacc_pre2_addr_reg[8]_0 [2]),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [1]),
        .I4(\tcp_ctrl_stat[base_seqno] [3]),
        .O(\reg_data_rd[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h4444444004444044)) 
    \reg_data_rd[16]_i_3 
       (.I0(\reg_data_rd[31]_i_7_n_0 ),
        .I1(reg_int_read),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [2]),
        .I4(\regacc_pre2_addr_reg[8]_0 [1]),
        .I5(\regacc_pre2_addr_reg[8]_0 [3]),
        .O(\reg_data_rd[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022222A22)) 
    \reg_data_rd[16]_i_4 
       (.I0(\reg_data_rd[16]_i_8_n_0 ),
        .I1(\regacc_pre2_addr_reg[8]_0 [3]),
        .I2(\reg_data_rd[16]_i_9_n_0 ),
        .I3(\reg_data_rd_reg[31] [14]),
        .I4(\regacc_pre2_addr_reg[8]_0 [2]),
        .I5(\regacc_pre2_addr_reg[8]_0 [4]),
        .O(\reg_data_rd[16]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg_data_rd[16]_i_5 
       (.I0(reg_int_read),
        .I1(\reg_data_rd[0]_i_3_n_0 ),
        .O(regacc_int_read_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF84800400)) 
    \reg_data_rd[16]_i_8 
       (.I0(\regacc_pre2_addr_reg[8]_0 [2]),
        .I1(\regacc_pre2_addr_reg[8]_0 [1]),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\reg_data_rd[16]_i_4_1 [3]),
        .I4(\reg_data_rd[16]_i_4_0 [2]),
        .I5(\reg_data_rd[16]_i_10_n_0 ),
        .O(\reg_data_rd[16]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \reg_data_rd[16]_i_9 
       (.I0(\regacc_pre2_addr_reg[8]_0 [0]),
        .I1(\regacc_pre2_addr_reg[8]_0 [1]),
        .O(\reg_data_rd[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \reg_data_rd[17]_i_1 
       (.I0(\reg_data_rd_reg[17] ),
        .I1(regacc_int_read_reg_0),
        .I2(\reg_data_rd[17]_i_2_n_0 ),
        .I3(\reg_data_rd[17]_i_3_n_0 ),
        .I4(reg_int_read),
        .I5(\reg_data_rd[17]_i_4_n_0 ),
        .O(regacc_int_read_reg_3[11]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \reg_data_rd[17]_i_2 
       (.I0(\reg_data_rd[30]_i_4_n_0 ),
        .I1(\reg_data_rd_reg[31] [15]),
        .I2(\reg_data_rd[31]_i_10_n_0 ),
        .I3(\reg_data_rd[31]_i_9_n_0 ),
        .I4(\tcp_ctrl_stat[base_seqno] [4]),
        .O(\reg_data_rd[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \reg_data_rd[17]_i_3 
       (.I0(\regacc_pre2_addr_reg[8]_0 [1]),
        .I1(\regacc_pre2_addr_reg[8]_0 [0]),
        .I2(\reg_data_rd[22]_i_2_n_0 ),
        .O(\reg_data_rd[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFD800D8)) 
    \reg_data_rd[17]_i_4 
       (.I0(\regacc_pre2_addr_reg[8]_0 [2]),
        .I1(\reg_data_rd_reg[17]_0 ),
        .I2(\reg_data_rd_reg[17]_1 ),
        .I3(\regacc_pre2_addr_reg[11]_0 ),
        .I4(\reg_data_rd_reg[31]_1 [0]),
        .I5(regacc_int_read_reg_6),
        .O(\reg_data_rd[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFF30AAAAFFFF)) 
    \reg_data_rd[18]_i_1 
       (.I0(\reg_data_rd_reg[31]_0 [0]),
        .I1(\reg_data_rd[18]_i_2_n_0 ),
        .I2(\reg_data_rd[30]_i_4_n_0 ),
        .I3(\reg_data_rd[18]_i_3_n_0 ),
        .I4(regacc_int_read_reg_0),
        .I5(\reg_data_rd[18]_i_4_n_0 ),
        .O(regacc_int_read_reg_3[12]));
  LUT6 #(
    .INIT(64'hFF3FFFDFFFFFFFDF)) 
    \reg_data_rd[18]_i_2 
       (.I0(\tcp_ctrl_stat[base_seqno] [5]),
        .I1(\regacc_pre2_addr_reg[8]_0 [1]),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [2]),
        .I4(\regacc_pre2_addr_reg[8]_0 [3]),
        .I5(\reg_data_rd_reg[31] [16]),
        .O(\reg_data_rd[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440400)) 
    \reg_data_rd[18]_i_3 
       (.I0(\reg_data_rd[31]_i_7_n_0 ),
        .I1(reg_int_read),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [3]),
        .I4(\regacc_pre2_addr_reg[8]_0 [2]),
        .I5(\regacc_pre2_addr_reg[8]_0 [1]),
        .O(\reg_data_rd[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0027FF27)) 
    \reg_data_rd[18]_i_4 
       (.I0(\regacc_pre2_addr_reg[8]_0 [2]),
        .I1(\reg_data_rd_reg[18] ),
        .I2(\reg_data_rd_reg[18]_0 ),
        .I3(\regacc_pre2_addr_reg[11]_0 ),
        .I4(\reg_data_rd_reg[31]_1 [1]),
        .I5(regacc_int_read_reg_6),
        .O(\reg_data_rd[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h8B88BBBB)) 
    \reg_data_rd[19]_i_1 
       (.I0(\reg_data_rd_reg[31]_0 [1]),
        .I1(regacc_int_read_reg_0),
        .I2(\reg_data_rd[19]_i_2_n_0 ),
        .I3(reg_int_read),
        .I4(\reg_data_rd[19]_i_3_n_0 ),
        .O(regacc_int_read_reg_3[13]));
  LUT6 #(
    .INIT(64'h00000000BB0BFFFF)) 
    \reg_data_rd[19]_i_2 
       (.I0(\reg_data_rd[31]_i_10_n_0 ),
        .I1(\reg_data_rd_reg[31] [17]),
        .I2(\tcp_ctrl_stat[base_seqno] [6]),
        .I3(\reg_data_rd[31]_i_9_n_0 ),
        .I4(\reg_data_rd[30]_i_6_n_0 ),
        .I5(\reg_data_rd[19]_i_4_n_0 ),
        .O(\reg_data_rd[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF001BFF1B)) 
    \reg_data_rd[19]_i_3 
       (.I0(\regacc_pre2_addr_reg[8]_0 [2]),
        .I1(\reg_data_rd_reg[19] ),
        .I2(\reg_data_rd_reg[19]_0 ),
        .I3(\regacc_pre2_addr_reg[11]_0 ),
        .I4(\reg_data_rd_reg[31]_1 [2]),
        .I5(regacc_int_read_reg_6),
        .O(\reg_data_rd[19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \reg_data_rd[19]_i_4 
       (.I0(\regacc_pre2_addr_reg[8]_0 [0]),
        .I1(\regacc_pre2_addr_reg[8]_0 [1]),
        .I2(\reg_data_rd[22]_i_2_n_0 ),
        .O(\reg_data_rd[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAF0CC)) 
    \reg_data_rd[1]_i_1 
       (.I0(\reg_data_rd[1]_i_2_n_0 ),
        .I1(\reg_data_rd_reg[1]_2 ),
        .I2(\reg_data_rd_reg[31]_1 [0]),
        .I3(\regacc_pre2_addr_reg[11]_1 ),
        .I4(regacc_int_read_reg_2),
        .I5(\reg_data_rd[7]_i_4_n_0 ),
        .O(regacc_int_read_reg_3[1]));
  LUT6 #(
    .INIT(64'h0455040504500400)) 
    \reg_data_rd[1]_i_2 
       (.I0(\regacc_pre2_addr_reg[8]_0 [4]),
        .I1(\reg_data_rd_reg[1] ),
        .I2(\regacc_pre2_addr_reg[8]_0 [3]),
        .I3(\regacc_pre2_addr_reg[8]_0 [2]),
        .I4(\reg_data_rd_reg[1]_0 ),
        .I5(\reg_data_rd_reg[1]_1 ),
        .O(\reg_data_rd[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF100010)) 
    \reg_data_rd[20]_i_1 
       (.I0(\reg_data_rd[20]_i_2_n_0 ),
        .I1(\reg_data_rd[20]_i_3_n_0 ),
        .I2(\reg_data_rd[20]_i_4_n_0 ),
        .I3(regacc_int_read_reg_0),
        .I4(\reg_data_rd_reg[31]_0 [2]),
        .O(regacc_int_read_reg_3[14]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA200A2A2)) 
    \reg_data_rd[20]_i_2 
       (.I0(regacc_int_read_reg_2),
        .I1(\tcp_ctrl_stat[base_seqno] [7]),
        .I2(\reg_data_rd[31]_i_9_n_0 ),
        .I3(\reg_data_rd[31]_i_10_n_0 ),
        .I4(\reg_data_rd_reg[31] [18]),
        .I5(\regacc_pre2_addr_reg[8]_0 [4]),
        .O(\reg_data_rd[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444404444404444)) 
    \reg_data_rd[20]_i_3 
       (.I0(\reg_data_rd[31]_i_7_n_0 ),
        .I1(reg_int_read),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [1]),
        .I4(\regacc_pre2_addr_reg[8]_0 [3]),
        .I5(\regacc_pre2_addr_reg[8]_0 [2]),
        .O(\reg_data_rd[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF044)) 
    \reg_data_rd[20]_i_4 
       (.I0(\reg_data_rd[20]_i_5_n_0 ),
        .I1(\reg_data_rd[20]_i_6_n_0 ),
        .I2(\reg_data_rd_reg[31]_1 [3]),
        .I3(\regacc_pre2_addr_reg[11]_0 ),
        .I4(regacc_int_read_reg_6),
        .O(\reg_data_rd[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \reg_data_rd[20]_i_5 
       (.I0(\reg_data_rd[31]_i_8_2 [0]),
        .I1(\regacc_pre2_addr_reg[8]_0 [0]),
        .I2(\reg_data_rd[31]_i_8_3 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [1]),
        .I4(\reg_data_rd[20]_i_7_n_0 ),
        .O(\reg_data_rd[20]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'hFFFFFF02)) 
    \reg_data_rd[20]_i_6 
       (.I0(\reg_data_rd[20]_i_4_0 ),
        .I1(\regacc_pre2_addr_reg[8]_0 [1]),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [2]),
        .I4(\reg_data_rd[20]_i_4_1 ),
        .O(\reg_data_rd[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF333BB33)) 
    \reg_data_rd[20]_i_7 
       (.I0(\reg_data_rd[31]_i_14_0 [0]),
        .I1(\regacc_pre2_addr_reg[8]_0 [2]),
        .I2(\reg_data_rd[31]_i_14_1 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [1]),
        .I4(\regacc_pre2_addr_reg[8]_0 [0]),
        .O(\reg_data_rd[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAACFCC)) 
    \reg_data_rd[21]_i_1 
       (.I0(\reg_data_rd_reg[31]_0 [3]),
        .I1(\reg_data_rd[30]_i_2_n_0 ),
        .I2(\reg_data_rd[21]_i_2_n_0 ),
        .I3(\reg_data_rd[30]_i_4_n_0 ),
        .I4(regacc_int_read_reg_0),
        .I5(\reg_data_rd_reg[21] ),
        .O(regacc_int_read_reg_3[15]));
  LUT6 #(
    .INIT(64'hFF3FFFDFFFFFFFDF)) 
    \reg_data_rd[21]_i_2 
       (.I0(\tcp_ctrl_stat[base_seqno] [8]),
        .I1(\regacc_pre2_addr_reg[8]_0 [1]),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [2]),
        .I4(\regacc_pre2_addr_reg[8]_0 [3]),
        .I5(\reg_data_rd_reg[31] [19]),
        .O(\reg_data_rd[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00F7F7F0F0F0F0)) 
    \reg_data_rd[22]_i_1 
       (.I0(\reg_data_rd[22]_i_2_n_0 ),
        .I1(\reg_data_rd[22]_i_3_n_0 ),
        .I2(\reg_data_rd[22]_i_4_n_0 ),
        .I3(\reg_data_rd_reg[31]_0 [4]),
        .I4(\mdio_req_d[31]_i_2_n_0 ),
        .I5(reg_int_read),
        .O(regacc_int_read_reg_3[16]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \reg_data_rd[22]_i_2 
       (.I0(\reg_data_rd[31]_i_7_n_0 ),
        .I1(\regacc_pre2_addr_reg[8]_0 [3]),
        .I2(\regacc_pre2_addr_reg[8]_0 [2]),
        .O(\reg_data_rd[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hDFDF55DF)) 
    \reg_data_rd[22]_i_3 
       (.I0(\reg_data_rd[30]_i_6_n_0 ),
        .I1(\reg_data_rd[31]_i_9_n_0 ),
        .I2(\tcp_ctrl_stat[base_seqno] [9]),
        .I3(\reg_data_rd_reg[31] [20]),
        .I4(\reg_data_rd[31]_i_10_n_0 ),
        .O(\reg_data_rd[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFD800D8)) 
    \reg_data_rd[22]_i_4 
       (.I0(\regacc_pre2_addr_reg[8]_0 [2]),
        .I1(\reg_data_rd_reg[22] ),
        .I2(\reg_data_rd_reg[22]_0 ),
        .I3(\regacc_pre2_addr_reg[11]_0 ),
        .I4(\reg_data_rd_reg[31]_1 [4]),
        .I5(regacc_int_read_reg_6),
        .O(\reg_data_rd[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0D0000000D00)) 
    \reg_data_rd[23]_i_1 
       (.I0(reg_int_read),
        .I1(\reg_data_rd[31]_i_7_n_0 ),
        .I2(\reg_data_rd[23]_i_2_n_0 ),
        .I3(\reg_data_rd_reg[23] ),
        .I4(regacc_int_read_reg_0),
        .I5(\reg_data_rd_reg[31]_0 [5]),
        .O(regacc_int_read_reg_3[17]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA200A2A2)) 
    \reg_data_rd[23]_i_2 
       (.I0(regacc_int_read_reg_2),
        .I1(\tcp_ctrl_stat[base_seqno] [10]),
        .I2(\reg_data_rd[31]_i_9_n_0 ),
        .I3(\reg_data_rd[31]_i_10_n_0 ),
        .I4(\reg_data_rd_reg[31] [21]),
        .I5(\regacc_pre2_addr_reg[8]_0 [4]),
        .O(\reg_data_rd[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08AA0808080808AA)) 
    \reg_data_rd[24]_i_2 
       (.I0(reg_int_read),
        .I1(\reg_data_rd[30]_i_6_n_0 ),
        .I2(\reg_data_rd[24]_i_4_n_0 ),
        .I3(\reg_data_rd[22]_i_2_n_0 ),
        .I4(\regacc_pre2_addr_reg[8]_0 [1]),
        .I5(\regacc_pre2_addr_reg[8]_0 [0]),
        .O(regacc_int_read_reg_8));
  LUT6 #(
    .INIT(64'hFF3FFFDFFFFFFFDF)) 
    \reg_data_rd[24]_i_4 
       (.I0(\tcp_ctrl_stat[base_seqno] [11]),
        .I1(\regacc_pre2_addr_reg[8]_0 [1]),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [2]),
        .I4(\regacc_pre2_addr_reg[8]_0 [3]),
        .I5(\reg_data_rd_reg[31] [22]),
        .O(\reg_data_rd[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h08080808AA080808)) 
    \reg_data_rd[25]_i_3 
       (.I0(reg_int_read),
        .I1(\reg_data_rd[30]_i_6_n_0 ),
        .I2(\reg_data_rd[25]_i_6_n_0 ),
        .I3(\regacc_pre2_addr_reg[8]_0 [1]),
        .I4(\regacc_pre2_addr_reg[8]_0 [0]),
        .I5(\reg_data_rd[22]_i_2_n_0 ),
        .O(regacc_int_read_reg_7));
  LUT6 #(
    .INIT(64'hFF3FFFDFFFFFFFDF)) 
    \reg_data_rd[25]_i_6 
       (.I0(\tcp_ctrl_stat[base_seqno] [12]),
        .I1(\regacc_pre2_addr_reg[8]_0 [1]),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [2]),
        .I4(\regacc_pre2_addr_reg[8]_0 [3]),
        .I5(\reg_data_rd_reg[31] [23]),
        .O(\reg_data_rd[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFAFACAFACAFAC)) 
    \reg_data_rd[26]_i_1 
       (.I0(\reg_data_rd_reg[31]_0 [6]),
        .I1(\reg_data_rd[26]_i_2_n_0 ),
        .I2(regacc_int_read_reg_0),
        .I3(\reg_data_rd[26]_i_3_n_0 ),
        .I4(\reg_data_rd[30]_i_4_n_0 ),
        .I5(\reg_data_rd[26]_i_4_n_0 ),
        .O(regacc_int_read_reg_3[18]));
  LUT6 #(
    .INIT(64'h0000000444400000)) 
    \reg_data_rd[26]_i_2 
       (.I0(\reg_data_rd[31]_i_7_n_0 ),
        .I1(reg_int_read),
        .I2(\regacc_pre2_addr_reg[8]_0 [1]),
        .I3(\regacc_pre2_addr_reg[8]_0 [0]),
        .I4(\regacc_pre2_addr_reg[8]_0 [2]),
        .I5(\regacc_pre2_addr_reg[8]_0 [3]),
        .O(\reg_data_rd[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFD800D8)) 
    \reg_data_rd[26]_i_3 
       (.I0(\regacc_pre2_addr_reg[8]_0 [2]),
        .I1(\reg_data_rd_reg[26] ),
        .I2(\reg_data_rd_reg[26]_0 ),
        .I3(\regacc_pre2_addr_reg[11]_0 ),
        .I4(\reg_data_rd_reg[31]_1 [6]),
        .I5(regacc_int_read_reg_6),
        .O(\reg_data_rd[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A00000C0)) 
    \reg_data_rd[26]_i_4 
       (.I0(\reg_data_rd_reg[31] [24]),
        .I1(\tcp_ctrl_stat[base_seqno] [13]),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [1]),
        .I4(\regacc_pre2_addr_reg[8]_0 [3]),
        .I5(\regacc_pre2_addr_reg[8]_0 [2]),
        .O(\reg_data_rd[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h8B88BBBB)) 
    \reg_data_rd[27]_i_1 
       (.I0(\reg_data_rd_reg[31]_0 [7]),
        .I1(regacc_int_read_reg_0),
        .I2(\reg_data_rd[27]_i_2_n_0 ),
        .I3(reg_int_read),
        .I4(\reg_data_rd[27]_i_3_n_0 ),
        .O(regacc_int_read_reg_3[19]));
  LUT6 #(
    .INIT(64'h00000000BB0BFFFF)) 
    \reg_data_rd[27]_i_2 
       (.I0(\reg_data_rd[31]_i_10_n_0 ),
        .I1(\reg_data_rd_reg[31] [25]),
        .I2(\tcp_ctrl_stat[base_seqno] [14]),
        .I3(\reg_data_rd[31]_i_9_n_0 ),
        .I4(\reg_data_rd[30]_i_6_n_0 ),
        .I5(\reg_data_rd[27]_i_4_n_0 ),
        .O(\reg_data_rd[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0027FF27)) 
    \reg_data_rd[27]_i_3 
       (.I0(\regacc_pre2_addr_reg[8]_0 [2]),
        .I1(\reg_data_rd_reg[27] ),
        .I2(\reg_data_rd_reg[27]_0 ),
        .I3(\regacc_pre2_addr_reg[11]_0 ),
        .I4(\reg_data_rd_reg[31]_1 [7]),
        .I5(regacc_int_read_reg_6),
        .O(\reg_data_rd[27]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \reg_data_rd[27]_i_4 
       (.I0(\regacc_pre2_addr_reg[8]_0 [1]),
        .I1(\regacc_pre2_addr_reg[8]_0 [0]),
        .I2(\reg_data_rd[22]_i_2_n_0 ),
        .O(\reg_data_rd[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \reg_data_rd[28]_i_1 
       (.I0(\reg_data_rd_reg[31]_0 [8]),
        .I1(regacc_int_read_reg_0),
        .I2(\reg_data_rd_reg[28] ),
        .I3(\reg_data_rd[28]_i_3_n_0 ),
        .I4(reg_int_read),
        .O(regacc_int_read_reg_3[20]));
  LUT6 #(
    .INIT(64'h7770777777777077)) 
    \reg_data_rd[28]_i_3 
       (.I0(\reg_data_rd[28]_i_6_n_0 ),
        .I1(\reg_data_rd[30]_i_6_n_0 ),
        .I2(\reg_data_rd[31]_i_7_n_0 ),
        .I3(\regacc_pre2_addr_reg[8]_0 [2]),
        .I4(\regacc_pre2_addr_reg[8]_0 [3]),
        .I5(\reg_data_rd[11]_i_2_n_0 ),
        .O(\reg_data_rd[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A00000C0)) 
    \reg_data_rd[28]_i_6 
       (.I0(\reg_data_rd_reg[31] [26]),
        .I1(\tcp_ctrl_stat[base_seqno] [15]),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [1]),
        .I4(\regacc_pre2_addr_reg[8]_0 [3]),
        .I5(\regacc_pre2_addr_reg[8]_0 [2]),
        .O(\reg_data_rd[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    \reg_data_rd[29]_i_1 
       (.I0(\reg_data_rd_reg[31]_0 [9]),
        .I1(regacc_int_read_reg_0),
        .I2(\reg_data_rd[29]_i_2_n_0 ),
        .I3(reg_int_read),
        .I4(\reg_data_rd_reg[29] ),
        .O(regacc_int_read_reg_3[21]));
  LUT6 #(
    .INIT(64'hA200A2A2AAAAAAAA)) 
    \reg_data_rd[29]_i_2 
       (.I0(\reg_data_rd[22]_i_2_n_0 ),
        .I1(\tcp_ctrl_stat[base_seqno] [16]),
        .I2(\reg_data_rd[31]_i_9_n_0 ),
        .I3(\reg_data_rd[31]_i_10_n_0 ),
        .I4(\reg_data_rd_reg[31] [27]),
        .I5(\reg_data_rd[30]_i_6_n_0 ),
        .O(\reg_data_rd[29]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \reg_data_rd[2]_i_1 
       (.I0(\reg_data_rd_reg[2] ),
        .I1(\reg_data_rd[18]_i_3_n_0 ),
        .I2(\reg_data_rd[2]_i_3_n_0 ),
        .O(\regacc_pre2_addr_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hC4C7F4F7FFFFFFFF)) 
    \reg_data_rd[2]_i_3 
       (.I0(\reg_data_rd_reg[2]_0 ),
        .I1(\regacc_pre2_addr_reg[8]_0 [2]),
        .I2(\regacc_pre2_addr_reg[8]_0 [3]),
        .I3(\reg_data_rd_reg[2]_1 ),
        .I4(\reg_data_rd[2]_i_8_n_0 ),
        .I5(\reg_data_rd[30]_i_4_n_0 ),
        .O(\reg_data_rd[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \reg_data_rd[2]_i_8 
       (.I0(\reg_data_rd_reg[31] [0]),
        .I1(\reg_data_rd[11]_i_5_0 [0]),
        .I2(\regacc_pre2_addr_reg[8]_0 [1]),
        .I3(\reg_data_rd_reg[15] [0]),
        .I4(\regacc_pre2_addr_reg[8]_0 [0]),
        .O(\reg_data_rd[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAACFCC)) 
    \reg_data_rd[30]_i_1 
       (.I0(\reg_data_rd_reg[31]_0 [10]),
        .I1(\reg_data_rd[30]_i_2_n_0 ),
        .I2(\reg_data_rd[30]_i_3_n_0 ),
        .I3(\reg_data_rd[30]_i_4_n_0 ),
        .I4(regacc_int_read_reg_0),
        .I5(\reg_data_rd_reg[30] ),
        .O(regacc_int_read_reg_3[22]));
  LUT6 #(
    .INIT(64'h0000044600000000)) 
    \reg_data_rd[30]_i_2 
       (.I0(\regacc_pre2_addr_reg[8]_0 [3]),
        .I1(\regacc_pre2_addr_reg[8]_0 [2]),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [1]),
        .I4(\reg_data_rd[31]_i_7_n_0 ),
        .I5(reg_int_read),
        .O(\reg_data_rd[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF3FFFDFFFFFFFDF)) 
    \reg_data_rd[30]_i_3 
       (.I0(\tcp_ctrl_stat[base_seqno] [17]),
        .I1(\regacc_pre2_addr_reg[8]_0 [1]),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [2]),
        .I4(\regacc_pre2_addr_reg[8]_0 [3]),
        .I5(\reg_data_rd_reg[31] [28]),
        .O(\reg_data_rd[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_data_rd[30]_i_4 
       (.I0(\reg_data_rd[30]_i_6_n_0 ),
        .I1(reg_int_read),
        .O(\reg_data_rd[30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \reg_data_rd[30]_i_6 
       (.I0(\regacc_pre2_addr_reg[8]_0 [4]),
        .I1(\reg_data_rd[0]_i_3_n_0 ),
        .O(\reg_data_rd[30]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    \reg_data_rd[31]_i_1 
       (.I0(\regacc_pre2_addr_reg[11]_0 ),
        .I1(regacc_int_read_reg_0),
        .I2(regacc_int_read_reg_6),
        .I3(reg_int_read),
        .I4(\reg_data_rd[31]_i_5_n_0 ),
        .O(regacc_int_read_reg_5[1]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \reg_data_rd[31]_i_10 
       (.I0(\regacc_pre2_addr_reg[8]_0 [1]),
        .I1(\regacc_pre2_addr_reg[8]_0 [0]),
        .I2(\regacc_pre2_addr_reg[8]_0 [2]),
        .I3(\regacc_pre2_addr_reg[8]_0 [3]),
        .O(\reg_data_rd[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_data_rd[31]_i_11 
       (.I0(reg_int_addr[9]),
        .I1(\regacc_pre2_addr_reg[8]_0 [8]),
        .O(\reg_data_rd[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \reg_data_rd[31]_i_12 
       (.I0(reg_int_addr[11]),
        .I1(reg_int_addr[10]),
        .O(\reg_data_rd[31]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT5 #(
    .INIT(32'h000000DF)) 
    \reg_data_rd[31]_i_13 
       (.I0(\reg_data_rd[31]_i_8_0 ),
        .I1(\regacc_pre2_addr_reg[8]_0 [0]),
        .I2(\regacc_pre2_addr_reg[8]_0 [1]),
        .I3(\regacc_pre2_addr_reg[8]_0 [2]),
        .I4(\reg_data_rd[31]_i_8_1 ),
        .O(\reg_data_rd[31]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4540)) 
    \reg_data_rd[31]_i_14 
       (.I0(\regacc_pre2_addr_reg[8]_0 [1]),
        .I1(\reg_data_rd[31]_i_8_2 [1]),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\reg_data_rd[31]_i_8_3 [1]),
        .I4(\reg_data_rd[31]_i_16_n_0 ),
        .O(\reg_data_rd[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hD5F5D555)) 
    \reg_data_rd[31]_i_16 
       (.I0(\regacc_pre2_addr_reg[8]_0 [2]),
        .I1(\reg_data_rd[31]_i_14_1 [1]),
        .I2(\regacc_pre2_addr_reg[8]_0 [1]),
        .I3(\regacc_pre2_addr_reg[8]_0 [0]),
        .I4(\reg_data_rd[31]_i_14_0 [1]),
        .O(\reg_data_rd[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF510000005100)) 
    \reg_data_rd[31]_i_2 
       (.I0(\reg_data_rd[31]_i_6_n_0 ),
        .I1(reg_int_read),
        .I2(\reg_data_rd[31]_i_7_n_0 ),
        .I3(\reg_data_rd[31]_i_8_n_0 ),
        .I4(regacc_int_read_reg_0),
        .I5(\reg_data_rd_reg[31]_0 [11]),
        .O(regacc_int_read_reg_3[23]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \reg_data_rd[31]_i_3 
       (.I0(reg_int_addr[11]),
        .I1(reg_int_addr[10]),
        .I2(reg_int_addr[9]),
        .I3(reg_int_cnt),
        .I4(\regacc_pre2_cnt_reg[0]_0 ),
        .I5(reg_read_prev2),
        .O(\regacc_pre2_addr_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \reg_data_rd[31]_i_4 
       (.I0(regacc_int_read_reg_2),
        .I1(\reg_data_rd[31]_i_7_n_0 ),
        .I2(reg_int_read),
        .O(regacc_int_read_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \reg_data_rd[31]_i_5 
       (.I0(access_done_i_2_n_0),
        .I1(\regacc_pre2_addr_reg[8]_0 [6]),
        .I2(\regacc_pre2_addr_reg[8]_0 [5]),
        .I3(\regacc_pre2_addr_reg[8]_0 [7]),
        .I4(\regacc_pre2_addr_reg[8]_0 [8]),
        .O(\reg_data_rd[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA200A2A2)) 
    \reg_data_rd[31]_i_6 
       (.I0(regacc_int_read_reg_2),
        .I1(\tcp_ctrl_stat[base_seqno] [18]),
        .I2(\reg_data_rd[31]_i_9_n_0 ),
        .I3(\reg_data_rd[31]_i_10_n_0 ),
        .I4(\reg_data_rd_reg[31] [29]),
        .I5(\regacc_pre2_addr_reg[8]_0 [4]),
        .O(\reg_data_rd[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \reg_data_rd[31]_i_7 
       (.I0(\reg_data_rd[31]_i_11_n_0 ),
        .I1(\reg_data_rd[31]_i_12_n_0 ),
        .I2(\regacc_pre2_addr_reg[8]_0 [5]),
        .I3(\regacc_pre2_addr_reg[8]_0 [4]),
        .I4(\regacc_pre2_addr_reg[8]_0 [6]),
        .I5(\regacc_pre2_addr_reg[8]_0 [7]),
        .O(\reg_data_rd[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF044)) 
    \reg_data_rd[31]_i_8 
       (.I0(\reg_data_rd[31]_i_13_n_0 ),
        .I1(\reg_data_rd[31]_i_14_n_0 ),
        .I2(\reg_data_rd_reg[31]_1 [8]),
        .I3(\regacc_pre2_addr_reg[11]_0 ),
        .I4(regacc_int_read_reg_2),
        .O(\reg_data_rd[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \reg_data_rd[31]_i_9 
       (.I0(\regacc_pre2_addr_reg[8]_0 [0]),
        .I1(\regacc_pre2_addr_reg[8]_0 [1]),
        .I2(\regacc_pre2_addr_reg[8]_0 [3]),
        .I3(\regacc_pre2_addr_reg[8]_0 [2]),
        .O(\reg_data_rd[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDD0DDDDD0D0D0)) 
    \reg_data_rd[3]_i_1 
       (.I0(reg_int_read),
        .I1(\reg_data_rd[3]_i_2_n_0 ),
        .I2(regacc_int_read_reg_6),
        .I3(\regacc_pre2_addr_reg[11]_1 ),
        .I4(\reg_data_rd_reg[31]_1 [2]),
        .I5(\reg_data_rd_reg[3] ),
        .O(regacc_int_read_reg_3[2]));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \reg_data_rd[3]_i_10 
       (.I0(\regacc_pre2_addr_reg[8]_0 [0]),
        .I1(\reg_data_rd_reg[15] [1]),
        .I2(\regacc_pre2_addr_reg[8]_0 [1]),
        .I3(\reg_data_rd[11]_i_5_0 [1]),
        .I4(\reg_data_rd_reg[31] [1]),
        .I5(\reg_data_rd[9]_i_3_n_0 ),
        .O(\reg_data_rd[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAA8A8A8)) 
    \reg_data_rd[3]_i_2 
       (.I0(\reg_data_rd[3]_i_4_n_0 ),
        .I1(\reg_data_rd[31]_i_7_n_0 ),
        .I2(\reg_data_rd[3]_i_5_n_0 ),
        .I3(\reg_data_rd[12]_i_5_n_0 ),
        .I4(\regacc_pre2_addr_reg[8]_0 [0]),
        .I5(\mdio_req_d[31]_i_2_n_0 ),
        .O(\reg_data_rd[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFEA)) 
    \reg_data_rd[3]_i_4 
       (.I0(\reg_data_rd[0]_i_3_n_0 ),
        .I1(\reg_data_rd[3]_i_2_0 ),
        .I2(\reg_data_rd[12]_i_5_n_0 ),
        .I3(\reg_data_rd[3]_i_9_n_0 ),
        .I4(\reg_data_rd[3]_i_10_n_0 ),
        .I5(\regacc_pre2_addr_reg[8]_0 [4]),
        .O(\reg_data_rd[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \reg_data_rd[3]_i_5 
       (.I0(\regacc_pre2_addr_reg[8]_0 [1]),
        .I1(\regacc_pre2_addr_reg[8]_0 [0]),
        .I2(\regacc_pre2_addr_reg[8]_0 [2]),
        .I3(\regacc_pre2_addr_reg[8]_0 [3]),
        .O(\reg_data_rd[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \reg_data_rd[3]_i_9 
       (.I0(\tcp_ctrl_stat[base_seqno] [0]),
        .I1(\regacc_pre2_addr_reg[8]_0 [0]),
        .I2(\regacc_pre2_addr_reg[8]_0 [1]),
        .I3(\reg_data_rd[16]_i_4_1 [0]),
        .I4(\rawregs_reg[3]_11 [1]),
        .I5(\reg_data_rd[12]_i_10_n_0 ),
        .O(\reg_data_rd[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAAAFFFFFFFF)) 
    \reg_data_rd[4]_i_1 
       (.I0(\reg_data_rd[4]_i_2_n_0 ),
        .I1(\regacc_pre2_addr_reg[8]_0 [0]),
        .I2(\regacc_pre2_addr_reg[8]_0 [1]),
        .I3(reg_int_read),
        .I4(\reg_data_rd[22]_i_2_n_0 ),
        .I5(\reg_data_rd[4]_i_3_n_0 ),
        .O(\regacc_pre2_addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFD800D8)) 
    \reg_data_rd[4]_i_2 
       (.I0(\regacc_pre2_addr_reg[8]_0 [2]),
        .I1(\reg_data_rd_reg[4]_1 ),
        .I2(\reg_data_rd_reg[4]_2 ),
        .I3(\regacc_pre2_addr_reg[11]_1 ),
        .I4(\reg_data_rd_reg[31]_1 [3]),
        .I5(regacc_int_read_reg_6),
        .O(\reg_data_rd[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555557F7FFFF57F7)) 
    \reg_data_rd[4]_i_3 
       (.I0(\reg_data_rd[30]_i_4_n_0 ),
        .I1(\reg_data_rd_reg[4] ),
        .I2(\regacc_pre2_addr_reg[8]_0 [2]),
        .I3(\reg_data_rd_reg[4]_0 ),
        .I4(\regacc_pre2_addr_reg[8]_0 [3]),
        .I5(\reg_data_rd[4]_i_8_n_0 ),
        .O(\reg_data_rd[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \reg_data_rd[4]_i_8 
       (.I0(\regacc_pre2_addr_reg[8]_0 [0]),
        .I1(\reg_data_rd_reg[15] [2]),
        .I2(\regacc_pre2_addr_reg[8]_0 [1]),
        .I3(\reg_data_rd[11]_i_5_0 [2]),
        .I4(\reg_data_rd_reg[31] [2]),
        .I5(\regacc_pre2_addr_reg[8]_0 [2]),
        .O(\reg_data_rd[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEEEEEEEEEE)) 
    \reg_data_rd[5]_i_1 
       (.I0(\reg_data_rd_reg[5] ),
        .I1(\reg_data_rd[26]_i_2_n_0 ),
        .I2(\reg_data_rd[5]_i_3_n_0 ),
        .I3(\regacc_pre2_addr_reg[8]_0 [3]),
        .I4(\reg_data_rd_reg[5]_0 ),
        .I5(\reg_data_rd[30]_i_4_n_0 ),
        .O(\regacc_pre2_addr_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \reg_data_rd[5]_i_3 
       (.I0(\regacc_pre2_addr_reg[8]_0 [0]),
        .I1(\reg_data_rd_reg[15] [3]),
        .I2(\regacc_pre2_addr_reg[8]_0 [1]),
        .I3(\reg_data_rd[11]_i_5_0 [3]),
        .I4(\reg_data_rd_reg[31] [3]),
        .I5(\regacc_pre2_addr_reg[8]_0 [2]),
        .O(\reg_data_rd[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000FFF1F100FF)) 
    \reg_data_rd[6]_i_1 
       (.I0(\reg_data_rd[22]_i_2_n_0 ),
        .I1(\reg_data_rd[13]_i_3_n_0 ),
        .I2(\reg_data_rd[6]_i_2_n_0 ),
        .I3(\reg_data_rd_reg[6] ),
        .I4(reg_int_read),
        .I5(\mdio_req_d[31]_i_2_n_0 ),
        .O(regacc_int_read_reg_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \reg_data_rd[6]_i_2 
       (.I0(\reg_data_rd[31]_i_7_n_0 ),
        .I1(\reg_data_rd[6]_i_4_n_0 ),
        .I2(\reg_data_rd[0]_i_3_n_0 ),
        .I3(\reg_data_rd_reg[6] ),
        .O(\reg_data_rd[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAFBAFFBFAFBFF)) 
    \reg_data_rd[6]_i_4 
       (.I0(\regacc_pre2_addr_reg[8]_0 [4]),
        .I1(\reg_data_rd[6]_i_7_n_0 ),
        .I2(\regacc_pre2_addr_reg[8]_0 [2]),
        .I3(\regacc_pre2_addr_reg[8]_0 [3]),
        .I4(\reg_data_rd[6]_i_2_0 ),
        .I5(\reg_data_rd[6]_i_2_1 ),
        .O(\reg_data_rd[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \reg_data_rd[6]_i_7 
       (.I0(\reg_data_rd_reg[31] [4]),
        .I1(\reg_data_rd[11]_i_5_0 [4]),
        .I2(\regacc_pre2_addr_reg[8]_0 [1]),
        .I3(\reg_data_rd_reg[15] [4]),
        .I4(\regacc_pre2_addr_reg[8]_0 [0]),
        .O(\reg_data_rd[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAF0CC)) 
    \reg_data_rd[7]_i_1 
       (.I0(\reg_data_rd[7]_i_2_n_0 ),
        .I1(\reg_data_rd_reg[7]_1 ),
        .I2(\reg_data_rd_reg[31]_1 [5]),
        .I3(\regacc_pre2_addr_reg[11]_1 ),
        .I4(regacc_int_read_reg_2),
        .I5(\reg_data_rd[7]_i_4_n_0 ),
        .O(regacc_int_read_reg_3[4]));
  LUT6 #(
    .INIT(64'h0545054000450040)) 
    \reg_data_rd[7]_i_2 
       (.I0(\regacc_pre2_addr_reg[8]_0 [4]),
        .I1(\reg_data_rd_reg[7] ),
        .I2(\regacc_pre2_addr_reg[8]_0 [2]),
        .I3(\regacc_pre2_addr_reg[8]_0 [3]),
        .I4(\reg_data_rd_reg[7]_0 ),
        .I5(\reg_data_rd[7]_i_7_n_0 ),
        .O(\reg_data_rd[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \reg_data_rd[7]_i_4 
       (.I0(regacc_int_read_reg_0),
        .I1(\reg_data_rd[31]_i_7_n_0 ),
        .I2(reg_int_read),
        .O(\reg_data_rd[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \reg_data_rd[7]_i_7 
       (.I0(\reg_data_rd_reg[31] [5]),
        .I1(\reg_data_rd[11]_i_5_0 [5]),
        .I2(\regacc_pre2_addr_reg[8]_0 [1]),
        .I3(\reg_data_rd_reg[15] [5]),
        .I4(\regacc_pre2_addr_reg[8]_0 [0]),
        .O(\reg_data_rd[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \reg_data_rd[8]_i_1 
       (.I0(\reg_data_rd[8]_i_2_n_0 ),
        .I1(\reg_data_rd_reg[8] ),
        .I2(reg_int_read),
        .I3(\mdio_req_d[31]_i_2_n_0 ),
        .O(regacc_int_read_reg_3[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF4700FFFF)) 
    \reg_data_rd[8]_i_2 
       (.I0(\reg_data_rd_reg[8] ),
        .I1(\reg_data_rd[0]_i_3_n_0 ),
        .I2(\reg_data_rd[8]_i_4_n_0 ),
        .I3(\reg_data_rd[31]_i_7_n_0 ),
        .I4(reg_int_read),
        .I5(\reg_data_rd[8]_i_5_n_0 ),
        .O(\reg_data_rd[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAFBAFFBFAFBFF)) 
    \reg_data_rd[8]_i_4 
       (.I0(\regacc_pre2_addr_reg[8]_0 [4]),
        .I1(\reg_data_rd[8]_i_8_n_0 ),
        .I2(\regacc_pre2_addr_reg[8]_0 [2]),
        .I3(\regacc_pre2_addr_reg[8]_0 [3]),
        .I4(\reg_data_rd[8]_i_2_0 ),
        .I5(\reg_data_rd[8]_i_2_1 ),
        .O(\reg_data_rd[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'h00011500)) 
    \reg_data_rd[8]_i_5 
       (.I0(\reg_data_rd[31]_i_7_n_0 ),
        .I1(\regacc_pre2_addr_reg[8]_0 [1]),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [2]),
        .I4(\regacc_pre2_addr_reg[8]_0 [3]),
        .O(\reg_data_rd[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \reg_data_rd[8]_i_8 
       (.I0(\reg_data_rd_reg[31] [6]),
        .I1(\reg_data_rd[11]_i_5_0 [6]),
        .I2(\regacc_pre2_addr_reg[8]_0 [1]),
        .I3(\reg_data_rd_reg[15] [6]),
        .I4(\regacc_pre2_addr_reg[8]_0 [0]),
        .O(\reg_data_rd[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBAAAAAAAFFFFFFFF)) 
    \reg_data_rd[9]_i_1 
       (.I0(\reg_data_rd_reg[9] ),
        .I1(\reg_data_rd[31]_i_7_n_0 ),
        .I2(\reg_data_rd[11]_i_2_n_0 ),
        .I3(\reg_data_rd[9]_i_3_n_0 ),
        .I4(reg_int_read),
        .I5(\reg_data_rd[9]_i_4_n_0 ),
        .O(regacc_int_read_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg_data_rd[9]_i_3 
       (.I0(\regacc_pre2_addr_reg[8]_0 [3]),
        .I1(\regacc_pre2_addr_reg[8]_0 [2]),
        .O(\reg_data_rd[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC1CDF1FDFFFFFFFF)) 
    \reg_data_rd[9]_i_4 
       (.I0(\reg_data_rd_reg[9]_0 ),
        .I1(\regacc_pre2_addr_reg[8]_0 [3]),
        .I2(\regacc_pre2_addr_reg[8]_0 [2]),
        .I3(\reg_data_rd[9]_i_8_n_0 ),
        .I4(\reg_data_rd_reg[9]_1 ),
        .I5(\reg_data_rd[30]_i_4_n_0 ),
        .O(\reg_data_rd[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \reg_data_rd[9]_i_8 
       (.I0(\reg_data_rd_reg[31] [7]),
        .I1(\reg_data_rd[11]_i_5_0 [7]),
        .I2(\regacc_pre2_addr_reg[8]_0 [1]),
        .I3(\reg_data_rd_reg[15] [7]),
        .I4(\regacc_pre2_addr_reg[8]_0 [0]),
        .O(\reg_data_rd[9]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_addr_reg[8]_0 [0]),
        .Q(regacc_addr_o[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(reg_int_addr[10]),
        .Q(regacc_addr_o[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(reg_int_addr[11]),
        .Q(regacc_addr_o[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_addr_reg_n_0_[12] ),
        .Q(regacc_addr_o[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_addr_reg_n_0_[13] ),
        .Q(regacc_addr_o[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_addr_reg_n_0_[14] ),
        .Q(regacc_addr_o[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_addr_reg_n_0_[15] ),
        .Q(regacc_addr_o[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_addr_reg_n_0_[16] ),
        .Q(regacc_addr_o[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[17] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_addr_reg_n_0_[17] ),
        .Q(regacc_addr_o[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[18] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_addr_reg_n_0_[18] ),
        .Q(regacc_addr_o[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[19] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_addr_reg_n_0_[19] ),
        .Q(regacc_addr_o[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_addr_reg[8]_0 [1]),
        .Q(regacc_addr_o[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[20] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_addr_reg_n_0_[20] ),
        .Q(regacc_addr_o[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[21] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_addr_reg_n_0_[21] ),
        .Q(regacc_addr_o[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[22] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_addr_reg_n_0_[22] ),
        .Q(regacc_addr_o[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[23] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_addr_reg_n_0_[23] ),
        .Q(regacc_addr_o[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[24] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_addr_reg_n_0_[24] ),
        .Q(regacc_addr_o[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_addr_reg[8]_0 [2]),
        .Q(regacc_addr_o[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_addr_reg[8]_0 [3]),
        .Q(regacc_addr_o[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_addr_reg[8]_0 [4]),
        .Q(regacc_addr_o[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_addr_reg[8]_0 [5]),
        .Q(regacc_addr_o[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_addr_reg[8]_0 [6]),
        .Q(regacc_addr_o[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_addr_reg[8]_0 [7]),
        .Q(regacc_addr_o[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_addr_reg[8]_0 [8]),
        .Q(regacc_addr_o[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_addr_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(reg_int_addr[9]),
        .Q(regacc_addr_o[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [0]),
        .Q(regacc_data_wr_o[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [10]),
        .Q(regacc_data_wr_o[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [11]),
        .Q(regacc_data_wr_o[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [12]),
        .Q(regacc_data_wr_o[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [13]),
        .Q(regacc_data_wr_o[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [14]),
        .Q(regacc_data_wr_o[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [15]),
        .Q(regacc_data_wr_o[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [16]),
        .Q(regacc_data_wr_o[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[17] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [17]),
        .Q(regacc_data_wr_o[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[18] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [18]),
        .Q(regacc_data_wr_o[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[19] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [19]),
        .Q(regacc_data_wr_o[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [1]),
        .Q(regacc_data_wr_o[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[20] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [20]),
        .Q(regacc_data_wr_o[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[21] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [21]),
        .Q(regacc_data_wr_o[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[22] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [22]),
        .Q(regacc_data_wr_o[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[23] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [23]),
        .Q(regacc_data_wr_o[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[24] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [24]),
        .Q(regacc_data_wr_o[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[25] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [25]),
        .Q(regacc_data_wr_o[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[26] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [26]),
        .Q(regacc_data_wr_o[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[27] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [27]),
        .Q(regacc_data_wr_o[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[28] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [28]),
        .Q(regacc_data_wr_o[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[29] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [29]),
        .Q(regacc_data_wr_o[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [2]),
        .Q(regacc_data_wr_o[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[30] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [30]),
        .Q(regacc_data_wr_o[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[31] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [31]),
        .Q(regacc_data_wr_o[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [3]),
        .Q(regacc_data_wr_o[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [4]),
        .Q(regacc_data_wr_o[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [5]),
        .Q(regacc_data_wr_o[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [6]),
        .Q(regacc_data_wr_o[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [7]),
        .Q(regacc_data_wr_o[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [8]),
        .Q(regacc_data_wr_o[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_data_wr_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre2_data_wr_reg[31]_0 [9]),
        .Q(regacc_data_wr_o[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    regacc_int_read_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pre_int_read),
        .Q(reg_int_read),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    regacc_int_write_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pre_int_write),
        .Q(reg_int_write),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[0] ),
        .Q(\regacc_pre2_addr_reg[8]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[10] ),
        .Q(reg_int_addr[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[11] ),
        .Q(reg_int_addr[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[12] ),
        .Q(\regacc_pre2_addr_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[13] ),
        .Q(\regacc_pre2_addr_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[14] ),
        .Q(\regacc_pre2_addr_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[15] ),
        .Q(\regacc_pre2_addr_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[16] ),
        .Q(\regacc_pre2_addr_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[17] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[17] ),
        .Q(\regacc_pre2_addr_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[18] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[18] ),
        .Q(\regacc_pre2_addr_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[19] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[19] ),
        .Q(\regacc_pre2_addr_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[1] ),
        .Q(\regacc_pre2_addr_reg[8]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[20] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[20] ),
        .Q(\regacc_pre2_addr_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[21] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[21] ),
        .Q(\regacc_pre2_addr_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[22] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[22] ),
        .Q(\regacc_pre2_addr_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[23] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[23] ),
        .Q(\regacc_pre2_addr_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[24] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[24] ),
        .Q(\regacc_pre2_addr_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[2] ),
        .Q(\regacc_pre2_addr_reg[8]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[3] ),
        .Q(\regacc_pre2_addr_reg[8]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[4] ),
        .Q(\regacc_pre2_addr_reg[8]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[5] ),
        .Q(\regacc_pre2_addr_reg[8]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[6] ),
        .Q(\regacc_pre2_addr_reg[8]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[7] ),
        .Q(\regacc_pre2_addr_reg[8]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[8] ),
        .Q(\regacc_pre2_addr_reg[8]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_addr_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_addr_reg_n_0_[9] ),
        .Q(reg_int_addr[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_cnt_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(cnt_reg[0]),
        .Q(\regacc_pre2_cnt_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_cnt_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(cnt_reg[1]),
        .Q(reg_int_cnt),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[0] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[10] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[11] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[12] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[13] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[14] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[15] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[16] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[17] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[17] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[18] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[18] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[19] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[19] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[1] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[20] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[20] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[21] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[21] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[22] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[22] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[23] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[23] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[24] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[24] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[25] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[25] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[26] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[26] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[27] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[27] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[28] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[28] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[29] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[29] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[2] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[30] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[30] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[31] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[31] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[3] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[4] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[5] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[6] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[7] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[8] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre2_data_wr_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\regacc_pre_data_wr_reg_n_0_[9] ),
        .Q(\regacc_pre2_data_wr_reg[31]_0 [9]),
        .R(1'b0));
  (* srl_name = "\inst/t/fakernet/regacc/regacc_pre2_ext_read_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    regacc_pre2_ext_read_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in),
        .D(regacc_pre_ext_read0),
        .Q(regacc_pre2_ext_read_reg_srl2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    regacc_pre2_ext_read_reg_srl2_i_1
       (.I0(int_op_reg_n_0),
        .I1(\s_reg[state] [0]),
        .I2(wr_op),
        .I3(\s_reg[state] [1]),
        .I4(regacc_pre_int_read_i_2_n_0),
        .O(regacc_pre_ext_read0));
  (* srl_name = "\inst/t/fakernet/regacc/regacc_pre2_ext_write_reg_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    regacc_pre2_ext_write_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_in),
        .D(regacc_pre_ext_write0),
        .Q(regacc_pre2_ext_write_reg_srl2_n_0));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    regacc_pre2_ext_write_reg_srl2_i_1
       (.I0(\s_reg[state] [4]),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [3]),
        .I3(\s_reg[state] [0]),
        .I4(\s_reg[state] [1]),
        .I5(int_op_reg_n_0),
        .O(regacc_pre_ext_write0));
  LUT5 #(
    .INIT(32'h00000100)) 
    \regacc_pre_addr[15]_i_1 
       (.I0(\s_reg[state] [1]),
        .I1(\s_reg[state] [4]),
        .I2(\s_reg[state] [2]),
        .I3(\s_reg[state] [3]),
        .I4(\s_reg[state] [0]),
        .O(regacc_pre_addr[11]));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[0] 
       (.C(clk_in),
        .CE(regacc_pre_addr[11]),
        .D(DOUTBDOUT[0]),
        .Q(\regacc_pre_addr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[10] 
       (.C(clk_in),
        .CE(regacc_pre_addr[11]),
        .D(DOUTBDOUT[10]),
        .Q(\regacc_pre_addr_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[11] 
       (.C(clk_in),
        .CE(regacc_pre_addr[11]),
        .D(DOUTBDOUT[11]),
        .Q(\regacc_pre_addr_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[12] 
       (.C(clk_in),
        .CE(regacc_pre_addr[11]),
        .D(DOUTBDOUT[12]),
        .Q(\regacc_pre_addr_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[13] 
       (.C(clk_in),
        .CE(regacc_pre_addr[11]),
        .D(DOUTBDOUT[13]),
        .Q(\regacc_pre_addr_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[14] 
       (.C(clk_in),
        .CE(regacc_pre_addr[11]),
        .D(DOUTBDOUT[14]),
        .Q(\regacc_pre_addr_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[15] 
       (.C(clk_in),
        .CE(regacc_pre_addr[11]),
        .D(DOUTBDOUT[15]),
        .Q(\regacc_pre_addr_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[16] 
       (.C(clk_in),
        .CE(regacc_pre_addr[24]),
        .D(DOUTBDOUT[0]),
        .Q(\regacc_pre_addr_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[17] 
       (.C(clk_in),
        .CE(regacc_pre_addr[24]),
        .D(DOUTBDOUT[1]),
        .Q(\regacc_pre_addr_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[18] 
       (.C(clk_in),
        .CE(regacc_pre_addr[24]),
        .D(DOUTBDOUT[2]),
        .Q(\regacc_pre_addr_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[19] 
       (.C(clk_in),
        .CE(regacc_pre_addr[24]),
        .D(DOUTBDOUT[3]),
        .Q(\regacc_pre_addr_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[1] 
       (.C(clk_in),
        .CE(regacc_pre_addr[11]),
        .D(DOUTBDOUT[1]),
        .Q(\regacc_pre_addr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[20] 
       (.C(clk_in),
        .CE(regacc_pre_addr[24]),
        .D(DOUTBDOUT[4]),
        .Q(\regacc_pre_addr_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[21] 
       (.C(clk_in),
        .CE(regacc_pre_addr[24]),
        .D(DOUTBDOUT[5]),
        .Q(\regacc_pre_addr_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[22] 
       (.C(clk_in),
        .CE(regacc_pre_addr[24]),
        .D(DOUTBDOUT[6]),
        .Q(\regacc_pre_addr_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[23] 
       (.C(clk_in),
        .CE(regacc_pre_addr[24]),
        .D(DOUTBDOUT[7]),
        .Q(\regacc_pre_addr_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[24] 
       (.C(clk_in),
        .CE(regacc_pre_addr[24]),
        .D(DOUTBDOUT[8]),
        .Q(\regacc_pre_addr_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[2] 
       (.C(clk_in),
        .CE(regacc_pre_addr[11]),
        .D(DOUTBDOUT[2]),
        .Q(\regacc_pre_addr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[3] 
       (.C(clk_in),
        .CE(regacc_pre_addr[11]),
        .D(DOUTBDOUT[3]),
        .Q(\regacc_pre_addr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[4] 
       (.C(clk_in),
        .CE(regacc_pre_addr[11]),
        .D(DOUTBDOUT[4]),
        .Q(\regacc_pre_addr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[5] 
       (.C(clk_in),
        .CE(regacc_pre_addr[11]),
        .D(DOUTBDOUT[5]),
        .Q(\regacc_pre_addr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[6] 
       (.C(clk_in),
        .CE(regacc_pre_addr[11]),
        .D(DOUTBDOUT[6]),
        .Q(\regacc_pre_addr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[7] 
       (.C(clk_in),
        .CE(regacc_pre_addr[11]),
        .D(DOUTBDOUT[7]),
        .Q(\regacc_pre_addr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[8] 
       (.C(clk_in),
        .CE(regacc_pre_addr[11]),
        .D(DOUTBDOUT[8]),
        .Q(\regacc_pre_addr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_addr_reg[9] 
       (.C(clk_in),
        .CE(regacc_pre_addr[11]),
        .D(DOUTBDOUT[9]),
        .Q(\regacc_pre_addr_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00100000)) 
    \regacc_pre_data_wr[15]_i_1 
       (.I0(\s_reg[state] [4]),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [3]),
        .I3(\s_reg[state] [0]),
        .I4(\s_reg[state] [1]),
        .O(regacc_pre_data_wr[15]));
  LUT5 #(
    .INIT(32'h01000000)) 
    \regacc_pre_data_wr[31]_i_1 
       (.I0(\s_reg[state] [1]),
        .I1(\s_reg[state] [4]),
        .I2(\s_reg[state] [2]),
        .I3(\s_reg[state] [3]),
        .I4(\s_reg[state] [0]),
        .O(regacc_pre_data_wr[31]));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[0] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[15]),
        .D(DOUTBDOUT[0]),
        .Q(\regacc_pre_data_wr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[10] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[15]),
        .D(DOUTBDOUT[10]),
        .Q(\regacc_pre_data_wr_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[11] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[15]),
        .D(DOUTBDOUT[11]),
        .Q(\regacc_pre_data_wr_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[12] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[15]),
        .D(DOUTBDOUT[12]),
        .Q(\regacc_pre_data_wr_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[13] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[15]),
        .D(DOUTBDOUT[13]),
        .Q(\regacc_pre_data_wr_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[14] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[15]),
        .D(DOUTBDOUT[14]),
        .Q(\regacc_pre_data_wr_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[15] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[15]),
        .D(DOUTBDOUT[15]),
        .Q(\regacc_pre_data_wr_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[16] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[31]),
        .D(DOUTBDOUT[0]),
        .Q(\regacc_pre_data_wr_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[17] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[31]),
        .D(DOUTBDOUT[1]),
        .Q(\regacc_pre_data_wr_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[18] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[31]),
        .D(DOUTBDOUT[2]),
        .Q(\regacc_pre_data_wr_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[19] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[31]),
        .D(DOUTBDOUT[3]),
        .Q(\regacc_pre_data_wr_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[1] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[15]),
        .D(DOUTBDOUT[1]),
        .Q(\regacc_pre_data_wr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[20] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[31]),
        .D(DOUTBDOUT[4]),
        .Q(\regacc_pre_data_wr_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[21] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[31]),
        .D(DOUTBDOUT[5]),
        .Q(\regacc_pre_data_wr_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[22] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[31]),
        .D(DOUTBDOUT[6]),
        .Q(\regacc_pre_data_wr_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[23] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[31]),
        .D(DOUTBDOUT[7]),
        .Q(\regacc_pre_data_wr_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[24] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[31]),
        .D(DOUTBDOUT[8]),
        .Q(\regacc_pre_data_wr_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[25] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[31]),
        .D(DOUTBDOUT[9]),
        .Q(\regacc_pre_data_wr_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[26] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[31]),
        .D(DOUTBDOUT[10]),
        .Q(\regacc_pre_data_wr_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[27] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[31]),
        .D(DOUTBDOUT[11]),
        .Q(\regacc_pre_data_wr_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[28] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[31]),
        .D(DOUTBDOUT[12]),
        .Q(\regacc_pre_data_wr_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[29] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[31]),
        .D(DOUTBDOUT[13]),
        .Q(\regacc_pre_data_wr_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[2] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[15]),
        .D(DOUTBDOUT[2]),
        .Q(\regacc_pre_data_wr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[30] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[31]),
        .D(DOUTBDOUT[14]),
        .Q(\regacc_pre_data_wr_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[31] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[31]),
        .D(DOUTBDOUT[15]),
        .Q(\regacc_pre_data_wr_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[3] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[15]),
        .D(DOUTBDOUT[3]),
        .Q(\regacc_pre_data_wr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[4] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[15]),
        .D(DOUTBDOUT[4]),
        .Q(\regacc_pre_data_wr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[5] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[15]),
        .D(DOUTBDOUT[5]),
        .Q(\regacc_pre_data_wr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[6] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[15]),
        .D(DOUTBDOUT[6]),
        .Q(\regacc_pre_data_wr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[7] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[15]),
        .D(DOUTBDOUT[7]),
        .Q(\regacc_pre_data_wr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[8] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[15]),
        .D(DOUTBDOUT[8]),
        .Q(\regacc_pre_data_wr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pre_data_wr_reg[9] 
       (.C(clk_in),
        .CE(regacc_pre_data_wr[15]),
        .D(DOUTBDOUT[9]),
        .Q(\regacc_pre_data_wr_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    regacc_pre_int_read_i_1
       (.I0(\s_reg[state] [0]),
        .I1(wr_op),
        .I2(int_op_reg_n_0),
        .I3(\s_reg[state] [1]),
        .I4(regacc_pre_int_read_i_2_n_0),
        .O(regacc_pre_int_read0));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    regacc_pre_int_read_i_2
       (.I0(\s_reg[state] [4]),
        .I1(\s_reg[state] [2]),
        .I2(\s_reg[state] [3]),
        .O(regacc_pre_int_read_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    regacc_pre_int_read_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pre_int_read0),
        .Q(regacc_pre_int_read),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    regacc_pre_int_write_i_1
       (.I0(int_op_reg_n_0),
        .I1(\s_reg[state] [4]),
        .I2(\s_reg[state] [2]),
        .I3(\s_reg[state] [3]),
        .I4(\s_reg[state] [0]),
        .I5(\s_reg[state] [1]),
        .O(regacc_pre_int_write0));
  FDRE #(
    .INIT(1'b0)) 
    regacc_pre_int_write_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pre_int_write0),
        .Q(regacc_pre_int_write),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    regacc_pst2_done_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_done_i),
        .Q(regacc_pst2_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[0]),
        .Q(regacc_pst2_ext_data_rd[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[10]),
        .Q(regacc_pst2_ext_data_rd[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[11]),
        .Q(regacc_pst2_ext_data_rd[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[12]),
        .Q(regacc_pst2_ext_data_rd[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[13]),
        .Q(regacc_pst2_ext_data_rd[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[14]),
        .Q(regacc_pst2_ext_data_rd[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[15]),
        .Q(regacc_pst2_ext_data_rd[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[16]),
        .Q(regacc_pst2_ext_data_rd[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[17] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[17]),
        .Q(regacc_pst2_ext_data_rd[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[18] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[18]),
        .Q(regacc_pst2_ext_data_rd[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[19] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[19]),
        .Q(regacc_pst2_ext_data_rd[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[1]),
        .Q(regacc_pst2_ext_data_rd[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[20] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[20]),
        .Q(regacc_pst2_ext_data_rd[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[21] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[21]),
        .Q(regacc_pst2_ext_data_rd[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[22] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[22]),
        .Q(regacc_pst2_ext_data_rd[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[23] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[23]),
        .Q(regacc_pst2_ext_data_rd[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[24] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[24]),
        .Q(regacc_pst2_ext_data_rd[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[25] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[25]),
        .Q(regacc_pst2_ext_data_rd[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[26] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[26]),
        .Q(regacc_pst2_ext_data_rd[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[27] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[27]),
        .Q(regacc_pst2_ext_data_rd[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[28] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[28]),
        .Q(regacc_pst2_ext_data_rd[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[29] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[29]),
        .Q(regacc_pst2_ext_data_rd[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[2]),
        .Q(regacc_pst2_ext_data_rd[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[30] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[30]),
        .Q(regacc_pst2_ext_data_rd[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[31] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[31]),
        .Q(regacc_pst2_ext_data_rd[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[3]),
        .Q(regacc_pst2_ext_data_rd[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[4]),
        .Q(regacc_pst2_ext_data_rd[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[5]),
        .Q(regacc_pst2_ext_data_rd[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[6]),
        .Q(regacc_pst2_ext_data_rd[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[7]),
        .Q(regacc_pst2_ext_data_rd[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[8]),
        .Q(regacc_pst2_ext_data_rd[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst2_ext_data_rd_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_data_rd_i[9]),
        .Q(regacc_pst2_ext_data_rd[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    regacc_pst_done_i_1
       (.I0(reg_int_done),
        .I1(int_op_reg_n_0),
        .I2(regacc_pst2_done),
        .O(regacc_pst_done0));
  FDRE #(
    .INIT(1'b0)) 
    regacc_pst_done_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst_done0),
        .Q(regacc_pst_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[0]),
        .Q(regacc_pst_ext_data_rd[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[10]),
        .Q(regacc_pst_ext_data_rd[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[11]),
        .Q(regacc_pst_ext_data_rd[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[12]),
        .Q(regacc_pst_ext_data_rd[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[13]),
        .Q(regacc_pst_ext_data_rd[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[14]),
        .Q(regacc_pst_ext_data_rd[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[15]),
        .Q(regacc_pst_ext_data_rd[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[16]),
        .Q(regacc_pst_ext_data_rd[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[17] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[17]),
        .Q(regacc_pst_ext_data_rd[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[18] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[18]),
        .Q(regacc_pst_ext_data_rd[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[19] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[19]),
        .Q(regacc_pst_ext_data_rd[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[1]),
        .Q(regacc_pst_ext_data_rd[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[20] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[20]),
        .Q(regacc_pst_ext_data_rd[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[21] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[21]),
        .Q(regacc_pst_ext_data_rd[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[22] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[22]),
        .Q(regacc_pst_ext_data_rd[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[23] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[23]),
        .Q(regacc_pst_ext_data_rd[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[24] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[24]),
        .Q(regacc_pst_ext_data_rd[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[25] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[25]),
        .Q(regacc_pst_ext_data_rd[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[26] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[26]),
        .Q(regacc_pst_ext_data_rd[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[27] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[27]),
        .Q(regacc_pst_ext_data_rd[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[28] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[28]),
        .Q(regacc_pst_ext_data_rd[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[29] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[29]),
        .Q(regacc_pst_ext_data_rd[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[2]),
        .Q(regacc_pst_ext_data_rd[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[30] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[30]),
        .Q(regacc_pst_ext_data_rd[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[31] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[31]),
        .Q(regacc_pst_ext_data_rd[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[3]),
        .Q(regacc_pst_ext_data_rd[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[4]),
        .Q(regacc_pst_ext_data_rd[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[5]),
        .Q(regacc_pst_ext_data_rd[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[6]),
        .Q(regacc_pst_ext_data_rd[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[7]),
        .Q(regacc_pst_ext_data_rd[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[8]),
        .Q(regacc_pst_ext_data_rd[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_ext_data_rd_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pst2_ext_data_rd[9]),
        .Q(regacc_pst_ext_data_rd[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[0]),
        .Q(regacc_pst_int_data_rd[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[10]),
        .Q(regacc_pst_int_data_rd[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[11]),
        .Q(regacc_pst_int_data_rd[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[12]),
        .Q(regacc_pst_int_data_rd[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[13]),
        .Q(regacc_pst_int_data_rd[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[14]),
        .Q(regacc_pst_int_data_rd[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[15]),
        .Q(regacc_pst_int_data_rd[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[16]),
        .Q(regacc_pst_int_data_rd[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[17] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[17]),
        .Q(regacc_pst_int_data_rd[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[18] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[18]),
        .Q(regacc_pst_int_data_rd[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[19] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[19]),
        .Q(regacc_pst_int_data_rd[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[1]),
        .Q(regacc_pst_int_data_rd[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[20] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[20]),
        .Q(regacc_pst_int_data_rd[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[21] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[21]),
        .Q(regacc_pst_int_data_rd[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[22] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[22]),
        .Q(regacc_pst_int_data_rd[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[23] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[23]),
        .Q(regacc_pst_int_data_rd[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[24] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[24]),
        .Q(regacc_pst_int_data_rd[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[25] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[25]),
        .Q(regacc_pst_int_data_rd[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[26] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[26]),
        .Q(regacc_pst_int_data_rd[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[27] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[27]),
        .Q(regacc_pst_int_data_rd[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[28] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[28]),
        .Q(regacc_pst_int_data_rd[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[29] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[29]),
        .Q(regacc_pst_int_data_rd[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[2]),
        .Q(regacc_pst_int_data_rd[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[30] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[30]),
        .Q(regacc_pst_int_data_rd[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[31] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[31]),
        .Q(regacc_pst_int_data_rd[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[3]),
        .Q(regacc_pst_int_data_rd[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[4]),
        .Q(regacc_pst_int_data_rd[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[5]),
        .Q(regacc_pst_int_data_rd[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[6]),
        .Q(regacc_pst_int_data_rd[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[7]),
        .Q(regacc_pst_int_data_rd[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[8]),
        .Q(regacc_pst_int_data_rd[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regacc_pst_int_data_rd_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[9]),
        .Q(regacc_pst_int_data_rd[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    regacc_read_reg__0
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pre2_ext_read_reg_srl2_n_0),
        .Q(regacc_read_o),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    regacc_write_reg__0
       (.C(clk_in),
        .CE(1'b1),
        .D(regacc_pre2_ext_write_reg_srl2_n_0),
        .Q(regacc_write_o),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'h330400C8)) 
    \s[accum_cksum]_i_1__0 
       (.I0(\s_reg[state] [0]),
        .I1(\s_reg[state] [4]),
        .I2(\s_reg[state] [1]),
        .I3(\s_reg[state] [3]),
        .I4(\s_reg[state] [2]),
        .O(\a[next_accum_cksum] ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \s[wcksum][15]_i_10__0 
       (.I0(\s_reg[accum_cksum]__0 ),
        .I1(Q[15]),
        .I2(\s_reg[wcksum][16]_0 [15]),
        .I3(\dp_ram_udp_regacc[port_b][o][rd] ),
        .I4(\actual_wdata_reg[12]_i_3_n_8 ),
        .O(\s[wcksum][15]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \s[wcksum][15]_i_11__0 
       (.I0(\s_reg[accum_cksum]__0 ),
        .I1(Q[14]),
        .I2(\s_reg[wcksum][16]_0 [14]),
        .I3(\dp_ram_udp_regacc[port_b][o][rd] ),
        .I4(\actual_wdata_reg[12]_i_3_n_9 ),
        .O(\s[wcksum][15]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \s[wcksum][15]_i_12__0 
       (.I0(\s_reg[accum_cksum]__0 ),
        .I1(Q[13]),
        .I2(\s_reg[wcksum][16]_0 [13]),
        .I3(\dp_ram_udp_regacc[port_b][o][rd] ),
        .I4(\actual_wdata_reg[12]_i_3_n_10 ),
        .O(\s[wcksum][15]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \s[wcksum][15]_i_13__0 
       (.I0(\s_reg[accum_cksum]__0 ),
        .I1(Q[12]),
        .I2(\s_reg[wcksum][16]_0 [12]),
        .I3(\dp_ram_udp_regacc[port_b][o][rd] ),
        .I4(\actual_wdata_reg[12]_i_3_n_11 ),
        .O(\s[wcksum][15]_i_13__0_n_0 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \s[wcksum][15]_i_14__0 
       (.I0(\s_reg[accum_cksum]__0 ),
        .I1(Q[11]),
        .I2(\s_reg[wcksum][16]_0 [11]),
        .I3(\dp_ram_udp_regacc[port_b][o][rd] ),
        .I4(\actual_wdata_reg[12]_i_3_n_12 ),
        .O(\s[wcksum][15]_i_14__0_n_0 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \s[wcksum][15]_i_15__0 
       (.I0(\s_reg[accum_cksum]__0 ),
        .I1(Q[10]),
        .I2(\s_reg[wcksum][16]_0 [10]),
        .I3(\dp_ram_udp_regacc[port_b][o][rd] ),
        .I4(\actual_wdata_reg[12]_i_3_n_13 ),
        .O(\s[wcksum][15]_i_15__0_n_0 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \s[wcksum][15]_i_16__0 
       (.I0(\s_reg[accum_cksum]__0 ),
        .I1(Q[9]),
        .I2(\s_reg[wcksum][16]_0 [9]),
        .I3(\dp_ram_udp_regacc[port_b][o][rd] ),
        .I4(\actual_wdata_reg[12]_i_3_n_14 ),
        .O(\s[wcksum][15]_i_16__0_n_0 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \s[wcksum][15]_i_17__0 
       (.I0(\s_reg[accum_cksum]__0 ),
        .I1(Q[8]),
        .I2(\s_reg[wcksum][16]_0 [8]),
        .I3(\dp_ram_udp_regacc[port_b][o][rd] ),
        .I4(\actual_wdata_reg[12]_i_3_n_15 ),
        .O(\s[wcksum][15]_i_17__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \s[wcksum][15]_i_2__0 
       (.I0(Q[15]),
        .I1(\s_reg[accum_cksum]__0 ),
        .I2(\dp_ram_udp_regacc[port_b][o][rd] ),
        .O(\s[wcksum][15]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \s[wcksum][15]_i_3__1 
       (.I0(Q[14]),
        .I1(\s_reg[accum_cksum]__0 ),
        .I2(\dp_ram_udp_regacc[port_b][o][rd] ),
        .O(\s[wcksum][15]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \s[wcksum][15]_i_4__1 
       (.I0(Q[13]),
        .I1(\s_reg[accum_cksum]__0 ),
        .I2(\dp_ram_udp_regacc[port_b][o][rd] ),
        .O(\s[wcksum][15]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \s[wcksum][15]_i_5__1 
       (.I0(Q[12]),
        .I1(\s_reg[accum_cksum]__0 ),
        .I2(\dp_ram_udp_regacc[port_b][o][rd] ),
        .O(\s[wcksum][15]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \s[wcksum][15]_i_6__1 
       (.I0(Q[11]),
        .I1(\s_reg[accum_cksum]__0 ),
        .I2(\dp_ram_udp_regacc[port_b][o][rd] ),
        .O(\s[wcksum][15]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \s[wcksum][15]_i_7__1 
       (.I0(Q[10]),
        .I1(\s_reg[accum_cksum]__0 ),
        .I2(\dp_ram_udp_regacc[port_b][o][rd] ),
        .O(\s[wcksum][15]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \s[wcksum][15]_i_8__1 
       (.I0(Q[9]),
        .I1(\s_reg[accum_cksum]__0 ),
        .I2(\dp_ram_udp_regacc[port_b][o][rd] ),
        .O(\s[wcksum][15]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \s[wcksum][15]_i_9__1 
       (.I0(Q[8]),
        .I1(\s_reg[accum_cksum]__0 ),
        .I2(\dp_ram_udp_regacc[port_b][o][rd] ),
        .O(\s[wcksum][15]_i_9__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \s[wcksum][16]_i_2__0 
       (.I0(\s_reg[wcksum][16]_i_3__0_n_7 ),
        .I1(\dp_ram_udp_regacc[port_b][o][rd] ),
        .I2(\s_reg[wcksum][16]_0 [16]),
        .O(\s[wcksum][16]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \s[wcksum][7]_i_10__0 
       (.I0(\s_reg[accum_cksum]__0 ),
        .I1(Q[7]),
        .I2(\s_reg[wcksum][16]_0 [7]),
        .I3(\dp_ram_udp_regacc[port_b][o][rd] ),
        .I4(\s_reg[wcksum][7]_i_18_n_8 ),
        .O(\s[wcksum][7]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \s[wcksum][7]_i_11__0 
       (.I0(\s_reg[accum_cksum]__0 ),
        .I1(Q[6]),
        .I2(\s_reg[wcksum][16]_0 [6]),
        .I3(\dp_ram_udp_regacc[port_b][o][rd] ),
        .I4(\s_reg[wcksum][7]_i_18_n_9 ),
        .O(\s[wcksum][7]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \s[wcksum][7]_i_12__0 
       (.I0(\s_reg[accum_cksum]__0 ),
        .I1(Q[5]),
        .I2(\s_reg[wcksum][16]_0 [5]),
        .I3(\dp_ram_udp_regacc[port_b][o][rd] ),
        .I4(\s_reg[wcksum][7]_i_18_n_10 ),
        .O(\s[wcksum][7]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \s[wcksum][7]_i_13__0 
       (.I0(\s_reg[accum_cksum]__0 ),
        .I1(Q[4]),
        .I2(\s_reg[wcksum][16]_0 [4]),
        .I3(\dp_ram_udp_regacc[port_b][o][rd] ),
        .I4(\s_reg[wcksum][7]_i_18_n_11 ),
        .O(\s[wcksum][7]_i_13__0_n_0 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \s[wcksum][7]_i_14__0 
       (.I0(\s_reg[accum_cksum]__0 ),
        .I1(Q[3]),
        .I2(\s_reg[wcksum][16]_0 [3]),
        .I3(\dp_ram_udp_regacc[port_b][o][rd] ),
        .I4(\s_reg[wcksum][7]_i_18_n_12 ),
        .O(\s[wcksum][7]_i_14__0_n_0 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \s[wcksum][7]_i_15__0 
       (.I0(\s_reg[accum_cksum]__0 ),
        .I1(Q[2]),
        .I2(\s_reg[wcksum][16]_0 [2]),
        .I3(\dp_ram_udp_regacc[port_b][o][rd] ),
        .I4(\s_reg[wcksum][7]_i_18_n_13 ),
        .O(\s[wcksum][7]_i_15__0_n_0 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \s[wcksum][7]_i_16__0 
       (.I0(\s_reg[accum_cksum]__0 ),
        .I1(Q[1]),
        .I2(\s_reg[wcksum][16]_0 [1]),
        .I3(\dp_ram_udp_regacc[port_b][o][rd] ),
        .I4(\s_reg[wcksum][7]_i_18_n_14 ),
        .O(\s[wcksum][7]_i_16__0_n_0 ));
  LUT5 #(
    .INIT(32'h77F088F0)) 
    \s[wcksum][7]_i_17__0 
       (.I0(\s_reg[accum_cksum]__0 ),
        .I1(Q[0]),
        .I2(\s_reg[wcksum][16]_0 [0]),
        .I3(\dp_ram_udp_regacc[port_b][o][rd] ),
        .I4(\s_reg[wcksum][7]_i_18_n_15 ),
        .O(\s[wcksum][7]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s[wcksum][7]_i_19 
       (.I0(\s_reg[wcksum_n_0_][0] ),
        .I1(R),
        .O(\s[wcksum][7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \s[wcksum][7]_i_2__0 
       (.I0(Q[7]),
        .I1(\s_reg[accum_cksum]__0 ),
        .I2(\dp_ram_udp_regacc[port_b][o][rd] ),
        .O(\s[wcksum][7]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \s[wcksum][7]_i_3__0 
       (.I0(Q[6]),
        .I1(\s_reg[accum_cksum]__0 ),
        .I2(\dp_ram_udp_regacc[port_b][o][rd] ),
        .O(\s[wcksum][7]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \s[wcksum][7]_i_4__0 
       (.I0(Q[5]),
        .I1(\s_reg[accum_cksum]__0 ),
        .I2(\dp_ram_udp_regacc[port_b][o][rd] ),
        .O(\s[wcksum][7]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \s[wcksum][7]_i_5__0 
       (.I0(Q[4]),
        .I1(\s_reg[accum_cksum]__0 ),
        .I2(\dp_ram_udp_regacc[port_b][o][rd] ),
        .O(\s[wcksum][7]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \s[wcksum][7]_i_6__0 
       (.I0(Q[3]),
        .I1(\s_reg[accum_cksum]__0 ),
        .I2(\dp_ram_udp_regacc[port_b][o][rd] ),
        .O(\s[wcksum][7]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \s[wcksum][7]_i_7__0 
       (.I0(Q[2]),
        .I1(\s_reg[accum_cksum]__0 ),
        .I2(\dp_ram_udp_regacc[port_b][o][rd] ),
        .O(\s[wcksum][7]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \s[wcksum][7]_i_8__0 
       (.I0(Q[1]),
        .I1(\s_reg[accum_cksum]__0 ),
        .I2(\dp_ram_udp_regacc[port_b][o][rd] ),
        .O(\s[wcksum][7]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \s[wcksum][7]_i_9__0 
       (.I0(Q[0]),
        .I1(\s_reg[accum_cksum]__0 ),
        .I2(\dp_ram_udp_regacc[port_b][o][rd] ),
        .O(\s[wcksum][7]_i_9__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[accum_cksum] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[next_accum_cksum] ),
        .Q(\s_reg[accum_cksum]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[wcksum][7]_i_1__0_n_15 ),
        .Q(\s_reg[wcksum_n_0_][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[wcksum][15]_i_1__0_n_13 ),
        .Q(\s_reg[wcksum_n_0_][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[wcksum][15]_i_1__0_n_12 ),
        .Q(\s_reg[wcksum_n_0_][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[wcksum][15]_i_1__0_n_11 ),
        .Q(\s_reg[wcksum_n_0_][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[wcksum][15]_i_1__0_n_10 ),
        .Q(\s_reg[wcksum_n_0_][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[wcksum][15]_i_1__0_n_9 ),
        .Q(\s_reg[wcksum_n_0_][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[wcksum][15]_i_1__0_n_8 ),
        .Q(\s_reg[wcksum_n_0_][15] ),
        .R(1'b0));
  CARRY8 \s_reg[wcksum][15]_i_1__0 
       (.CI(\s_reg[wcksum][7]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\s_reg[wcksum][15]_i_1__0_n_0 ,\s_reg[wcksum][15]_i_1__0_n_1 ,\s_reg[wcksum][15]_i_1__0_n_2 ,\s_reg[wcksum][15]_i_1__0_n_3 ,\s_reg[wcksum][15]_i_1__0_n_4 ,\s_reg[wcksum][15]_i_1__0_n_5 ,\s_reg[wcksum][15]_i_1__0_n_6 ,\s_reg[wcksum][15]_i_1__0_n_7 }),
        .DI({\s[wcksum][15]_i_2__0_n_0 ,\s[wcksum][15]_i_3__1_n_0 ,\s[wcksum][15]_i_4__1_n_0 ,\s[wcksum][15]_i_5__1_n_0 ,\s[wcksum][15]_i_6__1_n_0 ,\s[wcksum][15]_i_7__1_n_0 ,\s[wcksum][15]_i_8__1_n_0 ,\s[wcksum][15]_i_9__1_n_0 }),
        .O({\s_reg[wcksum][15]_i_1__0_n_8 ,\s_reg[wcksum][15]_i_1__0_n_9 ,\s_reg[wcksum][15]_i_1__0_n_10 ,\s_reg[wcksum][15]_i_1__0_n_11 ,\s_reg[wcksum][15]_i_1__0_n_12 ,\s_reg[wcksum][15]_i_1__0_n_13 ,\s_reg[wcksum][15]_i_1__0_n_14 ,\s_reg[wcksum][15]_i_1__0_n_15 }),
        .S({\s[wcksum][15]_i_10__0_n_0 ,\s[wcksum][15]_i_11__0_n_0 ,\s[wcksum][15]_i_12__0_n_0 ,\s[wcksum][15]_i_13__0_n_0 ,\s[wcksum][15]_i_14__0_n_0 ,\s[wcksum][15]_i_15__0_n_0 ,\s[wcksum][15]_i_16__0_n_0 ,\s[wcksum][15]_i_17__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[wcksum][16]_i_1__0_n_15 ),
        .Q(R),
        .R(1'b0));
  CARRY8 \s_reg[wcksum][16]_i_1__0 
       (.CI(\s_reg[wcksum][15]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_s_reg[wcksum][16]_i_1__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s_reg[wcksum][16]_i_1__0_O_UNCONNECTED [7:1],\s_reg[wcksum][16]_i_1__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\s[wcksum][16]_i_2__0_n_0 }));
  CARRY8 \s_reg[wcksum][16]_i_3__0 
       (.CI(\actual_wdata_reg[12]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_s_reg[wcksum][16]_i_3__0_CO_UNCONNECTED [7:1],\s_reg[wcksum][16]_i_3__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s_reg[wcksum][16]_i_3__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[wcksum][7]_i_1__0_n_14 ),
        .Q(\s_reg[wcksum_n_0_][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[wcksum][7]_i_1__0_n_13 ),
        .Q(\s_reg[wcksum_n_0_][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[wcksum][7]_i_1__0_n_12 ),
        .Q(\s_reg[wcksum_n_0_][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[wcksum][7]_i_1__0_n_11 ),
        .Q(\s_reg[wcksum_n_0_][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[wcksum][7]_i_1__0_n_10 ),
        .Q(\s_reg[wcksum_n_0_][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[wcksum][7]_i_1__0_n_9 ),
        .Q(\s_reg[wcksum_n_0_][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[wcksum][7]_i_1__0_n_8 ),
        .Q(\s_reg[wcksum_n_0_][7] ),
        .R(1'b0));
  CARRY8 \s_reg[wcksum][7]_i_18 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\s_reg[wcksum][7]_i_18_n_0 ,\s_reg[wcksum][7]_i_18_n_1 ,\s_reg[wcksum][7]_i_18_n_2 ,\s_reg[wcksum][7]_i_18_n_3 ,\s_reg[wcksum][7]_i_18_n_4 ,\s_reg[wcksum][7]_i_18_n_5 ,\s_reg[wcksum][7]_i_18_n_6 ,\s_reg[wcksum][7]_i_18_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\s_reg[wcksum_n_0_][0] }),
        .O({\s_reg[wcksum][7]_i_18_n_8 ,\s_reg[wcksum][7]_i_18_n_9 ,\s_reg[wcksum][7]_i_18_n_10 ,\s_reg[wcksum][7]_i_18_n_11 ,\s_reg[wcksum][7]_i_18_n_12 ,\s_reg[wcksum][7]_i_18_n_13 ,\s_reg[wcksum][7]_i_18_n_14 ,\s_reg[wcksum][7]_i_18_n_15 }),
        .S({\s_reg[wcksum_n_0_][7] ,\s_reg[wcksum_n_0_][6] ,\s_reg[wcksum_n_0_][5] ,\s_reg[wcksum_n_0_][4] ,\s_reg[wcksum_n_0_][3] ,\s_reg[wcksum_n_0_][2] ,\s_reg[wcksum_n_0_][1] ,\s[wcksum][7]_i_19_n_0 }));
  CARRY8 \s_reg[wcksum][7]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\s_reg[wcksum][7]_i_1__0_n_0 ,\s_reg[wcksum][7]_i_1__0_n_1 ,\s_reg[wcksum][7]_i_1__0_n_2 ,\s_reg[wcksum][7]_i_1__0_n_3 ,\s_reg[wcksum][7]_i_1__0_n_4 ,\s_reg[wcksum][7]_i_1__0_n_5 ,\s_reg[wcksum][7]_i_1__0_n_6 ,\s_reg[wcksum][7]_i_1__0_n_7 }),
        .DI({\s[wcksum][7]_i_2__0_n_0 ,\s[wcksum][7]_i_3__0_n_0 ,\s[wcksum][7]_i_4__0_n_0 ,\s[wcksum][7]_i_5__0_n_0 ,\s[wcksum][7]_i_6__0_n_0 ,\s[wcksum][7]_i_7__0_n_0 ,\s[wcksum][7]_i_8__0_n_0 ,\s[wcksum][7]_i_9__0_n_0 }),
        .O({\s_reg[wcksum][7]_i_1__0_n_8 ,\s_reg[wcksum][7]_i_1__0_n_9 ,\s_reg[wcksum][7]_i_1__0_n_10 ,\s_reg[wcksum][7]_i_1__0_n_11 ,\s_reg[wcksum][7]_i_1__0_n_12 ,\s_reg[wcksum][7]_i_1__0_n_13 ,\s_reg[wcksum][7]_i_1__0_n_14 ,\s_reg[wcksum][7]_i_1__0_n_15 }),
        .S({\s[wcksum][7]_i_10__0_n_0 ,\s[wcksum][7]_i_11__0_n_0 ,\s[wcksum][7]_i_12__0_n_0 ,\s[wcksum][7]_i_13__0_n_0 ,\s[wcksum][7]_i_14__0_n_0 ,\s[wcksum][7]_i_15__0_n_0 ,\s[wcksum][7]_i_16__0_n_0 ,\s[wcksum][7]_i_17__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[wcksum][15]_i_1__0_n_15 ),
        .Q(\s_reg[wcksum_n_0_][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[wcksum][15]_i_1__0_n_14 ),
        .Q(\s_reg[wcksum_n_0_][9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \s_stat[words][10]_i_1__1 
       (.I0(\s_reg[state] [3]),
        .I1(\s_reg[state] [1]),
        .I2(\s_reg[state] [0]),
        .I3(\s_reg[state] [2]),
        .I4(\s_reg[state] [4]),
        .I5(\regacc_aux_info[stat][reg_idp] ),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    tcp_reset_i_1
       (.I0(tcp_reset_i_2_n_0),
        .I1(\regacc_pre2_addr_reg[8]_0 [8]),
        .I2(reg_int_addr[9]),
        .I3(reg_int_addr[11]),
        .I4(reg_int_addr[10]),
        .I5(tcp_reset_i_3_n_0),
        .O(access_done0));
  LUT4 #(
    .INIT(16'h0002)) 
    tcp_reset_i_2
       (.I0(reg_int_write),
        .I1(\regacc_pre2_addr_reg[8]_0 [6]),
        .I2(\regacc_pre2_addr_reg[8]_0 [5]),
        .I3(\regacc_pre2_addr_reg[8]_0 [7]),
        .O(tcp_reset_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    tcp_reset_i_3
       (.I0(\regacc_pre2_addr_reg[8]_0 [2]),
        .I1(\regacc_pre2_addr_reg[8]_0 [3]),
        .I2(\regacc_pre2_addr_reg[8]_0 [4]),
        .I3(\regacc_pre2_addr_reg[8]_0 [1]),
        .I4(\regacc_pre2_addr_reg[8]_0 [0]),
        .O(tcp_reset_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \testctrl_reg[0][31]_i_1 
       (.I0(\testctrl_reg[0][31]_i_2_n_0 ),
        .I1(\regacc_pre2_addr_reg[8]_0 [2]),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [1]),
        .O(\regacc_pre2_addr_reg[2]_7 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \testctrl_reg[0][31]_i_2 
       (.I0(reg_int_write),
        .I1(\regacc_pre2_addr_reg[8]_0 [8]),
        .I2(\regacc_pre2_addr_reg[8]_0 [7]),
        .I3(\regacc_pre2_addr_reg[8]_0 [5]),
        .I4(\regacc_pre2_addr_reg[8]_0 [6]),
        .I5(access_done_i_2_n_0),
        .O(\testctrl_reg[0][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \testctrl_reg[1][31]_i_1 
       (.I0(\testctrl_reg[0][31]_i_2_n_0 ),
        .I1(\regacc_pre2_addr_reg[8]_0 [1]),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [2]),
        .O(\regacc_pre2_addr_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \testctrl_reg[2][31]_i_1 
       (.I0(\regacc_pre2_addr_reg[8]_0 [2]),
        .I1(\testctrl_reg[0][31]_i_2_n_0 ),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [1]),
        .O(\regacc_pre2_addr_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \testctrl_reg[3][31]_i_1 
       (.I0(\regacc_pre2_addr_reg[8]_0 [2]),
        .I1(\testctrl_reg[0][31]_i_2_n_0 ),
        .I2(\regacc_pre2_addr_reg[8]_0 [1]),
        .I3(\regacc_pre2_addr_reg[8]_0 [0]),
        .O(\regacc_pre2_addr_reg[2]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \testctrl_reg[4][31]_i_1 
       (.I0(\regacc_pre2_addr_reg[8]_0 [2]),
        .I1(\testctrl_reg[0][31]_i_2_n_0 ),
        .I2(\regacc_pre2_addr_reg[8]_0 [1]),
        .I3(\regacc_pre2_addr_reg[8]_0 [0]),
        .O(\regacc_pre2_addr_reg[2]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \testctrl_reg[5][31]_i_1 
       (.I0(\regacc_pre2_addr_reg[8]_0 [2]),
        .I1(\testctrl_reg[0][31]_i_2_n_0 ),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [1]),
        .O(\regacc_pre2_addr_reg[2]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \testctrl_reg[6][31]_i_1 
       (.I0(\regacc_pre2_addr_reg[8]_0 [2]),
        .I1(\testctrl_reg[0][31]_i_2_n_0 ),
        .I2(\regacc_pre2_addr_reg[8]_0 [0]),
        .I3(\regacc_pre2_addr_reg[8]_0 [1]),
        .O(\regacc_pre2_addr_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \testctrl_reg[7][31]_i_1 
       (.I0(\regacc_pre2_addr_reg[8]_0 [2]),
        .I1(\testctrl_reg[0][31]_i_2_n_0 ),
        .I2(\regacc_pre2_addr_reg[8]_0 [1]),
        .I3(\regacc_pre2_addr_reg[8]_0 [0]),
        .O(\regacc_pre2_addr_reg[2]_4 ));
  FDRE #(
    .INIT(1'b0)) 
    wr_op_reg
       (.C(clk_in),
        .CE(regacc_pre_addr[24]),
        .D(DOUTBDOUT[15]),
        .Q(wr_op),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fnet_tcp_buffer" *) 
module top_block_fakernet_top_0_0_fnet_tcp_buffer
   (user_data_free,
    data_port_a_wr,
    Q,
    data_port_a_wr_reg_0,
    \data_port_a_addr_reg[12]_0 ,
    WEA,
    \data_port_a_addr_reg[12]_1 ,
    data_port_a_wr_reg_1,
    data_port_a_wr_reg_2,
    data_port_a_wr_reg_3,
    \data_port_a_addr_reg[12]_2 ,
    \data_port_a_addr_reg[11]_0 ,
    \data_port_a_addr_reg[12]_3 ,
    data_port_a_wr_reg_4,
    \astat[filled] ,
    \tcp_buf_stat[write_overrun] ,
    \tcp_buf_stat[commit_overrun] ,
    \data_port_a_wdata_reg[31]_0 ,
    data_pst_free0,
    clk_in,
    data_pre_write_reg_0,
    data_pre_commit_reg_0,
    tcp_reset,
    data_pst_free30,
    \tcp_ctrl_stat[base_seqno] ,
    \rawregs_reg[3][8] ,
    S,
    D,
    \data_pre_offset_reg[7]_0 ,
    \data_pre_word_reg[31]_0 );
  output user_data_free;
  output data_port_a_wr;
  output [12:0]Q;
  output [0:0]data_port_a_wr_reg_0;
  output [12:0]\data_port_a_addr_reg[12]_0 ;
  output [0:0]WEA;
  output \data_port_a_addr_reg[12]_1 ;
  output [0:0]data_port_a_wr_reg_1;
  output [0:0]data_port_a_wr_reg_2;
  output [0:0]data_port_a_wr_reg_3;
  output \data_port_a_addr_reg[12]_2 ;
  output \data_port_a_addr_reg[11]_0 ;
  output \data_port_a_addr_reg[12]_3 ;
  output [0:0]data_port_a_wr_reg_4;
  output [13:0]\astat[filled] ;
  output \tcp_buf_stat[write_overrun] ;
  output \tcp_buf_stat[commit_overrun] ;
  output [31:0]\data_port_a_wdata_reg[31]_0 ;
  input data_pst_free0;
  input clk_in;
  input data_pre_write_reg_0;
  input data_pre_commit_reg_0;
  input tcp_reset;
  input data_pst_free30;
  input [12:0]\tcp_ctrl_stat[base_seqno] ;
  input \rawregs_reg[3][8] ;
  input [0:0]S;
  input [5:0]D;
  input [7:0]\data_pre_offset_reg[7]_0 ;
  input [31:0]\data_pre_word_reg[31]_0 ;

  wire [5:0]D;
  wire [12:0]Q;
  wire [2:9]R;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [13:0]\astat[filled] ;
  wire base_fill;
  wire \base_fill[8]_i_2_n_0 ;
  wire \base_fill[8]_i_3_n_0 ;
  wire \base_fill[8]_i_4_n_0 ;
  wire \base_fill[8]_i_5_n_0 ;
  wire \base_fill[8]_i_6_n_0 ;
  wire \base_fill[8]_i_7_n_0 ;
  wire \base_fill_reg[14]_i_2_n_3 ;
  wire \base_fill_reg[14]_i_2_n_4 ;
  wire \base_fill_reg[14]_i_2_n_5 ;
  wire \base_fill_reg[14]_i_2_n_6 ;
  wire \base_fill_reg[14]_i_2_n_7 ;
  wire \base_fill_reg[8]_i_1_n_0 ;
  wire \base_fill_reg[8]_i_1_n_1 ;
  wire \base_fill_reg[8]_i_1_n_2 ;
  wire \base_fill_reg[8]_i_1_n_3 ;
  wire \base_fill_reg[8]_i_1_n_4 ;
  wire \base_fill_reg[8]_i_1_n_5 ;
  wire \base_fill_reg[8]_i_1_n_6 ;
  wire \base_fill_reg[8]_i_1_n_7 ;
  wire clk_in;
  wire commit_overrun_i_1_n_0;
  wire \data_port_a_addr[12]_i_2_n_0 ;
  wire \data_port_a_addr[6]_i_2_n_0 ;
  wire \data_port_a_addr[6]_i_3_n_0 ;
  wire \data_port_a_addr[6]_i_4_n_0 ;
  wire \data_port_a_addr[6]_i_5_n_0 ;
  wire \data_port_a_addr[6]_i_6_n_0 ;
  wire \data_port_a_addr[6]_i_7_n_0 ;
  wire \data_port_a_addr[6]_i_8_n_0 ;
  wire \data_port_a_addr_reg[11]_0 ;
  wire [12:0]\data_port_a_addr_reg[12]_0 ;
  wire \data_port_a_addr_reg[12]_1 ;
  wire \data_port_a_addr_reg[12]_2 ;
  wire \data_port_a_addr_reg[12]_3 ;
  wire \data_port_a_addr_reg[12]_i_1_n_3 ;
  wire \data_port_a_addr_reg[12]_i_1_n_4 ;
  wire \data_port_a_addr_reg[12]_i_1_n_5 ;
  wire \data_port_a_addr_reg[12]_i_1_n_6 ;
  wire \data_port_a_addr_reg[12]_i_1_n_7 ;
  wire \data_port_a_addr_reg[6]_i_1_n_0 ;
  wire \data_port_a_addr_reg[6]_i_1_n_1 ;
  wire \data_port_a_addr_reg[6]_i_1_n_2 ;
  wire \data_port_a_addr_reg[6]_i_1_n_3 ;
  wire \data_port_a_addr_reg[6]_i_1_n_4 ;
  wire \data_port_a_addr_reg[6]_i_1_n_5 ;
  wire \data_port_a_addr_reg[6]_i_1_n_6 ;
  wire \data_port_a_addr_reg[6]_i_1_n_7 ;
  wire [31:0]\data_port_a_wdata_reg[31]_0 ;
  wire data_port_a_wr;
  wire data_port_a_wr0;
  wire [0:0]data_port_a_wr_reg_0;
  wire [0:0]data_port_a_wr_reg_1;
  wire [0:0]data_port_a_wr_reg_2;
  wire [0:0]data_port_a_wr_reg_3;
  wire [0:0]data_port_a_wr_reg_4;
  wire data_pre_commit;
  wire data_pre_commit_reg_0;
  wire [7:0]\data_pre_offset_reg[7]_0 ;
  wire [31:0]data_pre_word;
  wire [31:0]\data_pre_word_reg[31]_0 ;
  wire data_pre_write;
  wire data_pre_write_reg_0;
  wire data_pst_free;
  wire data_pst_free0;
  wire data_pst_free3;
  wire data_pst_free30;
  wire [7:2]in;
  wire [12:0]p_0_in;
  wire [14:2]plusOp;
  wire \rawregs[3][14]_i_2_n_0 ;
  wire \rawregs[3][14]_i_3_n_0 ;
  wire \rawregs[3][14]_i_4_n_0 ;
  wire \rawregs[3][14]_i_5_n_0 ;
  wire \rawregs[3][14]_i_6_n_0 ;
  wire \rawregs[3][14]_i_7_n_0 ;
  wire \rawregs[3][8]_i_3_n_0 ;
  wire \rawregs[3][8]_i_4_n_0 ;
  wire \rawregs[3][8]_i_5_n_0 ;
  wire \rawregs[3][8]_i_6_n_0 ;
  wire \rawregs[3][8]_i_7_n_0 ;
  wire \rawregs[3][8]_i_8_n_0 ;
  wire \rawregs[3][8]_i_9_n_0 ;
  wire \rawregs_reg[3][14]_i_1_n_3 ;
  wire \rawregs_reg[3][14]_i_1_n_4 ;
  wire \rawregs_reg[3][14]_i_1_n_5 ;
  wire \rawregs_reg[3][14]_i_1_n_6 ;
  wire \rawregs_reg[3][14]_i_1_n_7 ;
  wire \rawregs_reg[3][8] ;
  wire \rawregs_reg[3][8]_i_1_n_0 ;
  wire \rawregs_reg[3][8]_i_1_n_1 ;
  wire \rawregs_reg[3][8]_i_1_n_2 ;
  wire \rawregs_reg[3][8]_i_1_n_3 ;
  wire \rawregs_reg[3][8]_i_1_n_4 ;
  wire \rawregs_reg[3][8]_i_1_n_5 ;
  wire \rawregs_reg[3][8]_i_1_n_6 ;
  wire \rawregs_reg[3][8]_i_1_n_7 ;
  wire \tcp_buf_stat[commit_overrun] ;
  wire \tcp_buf_stat[write_overrun] ;
  wire [12:0]\tcp_ctrl_stat[base_seqno] ;
  wire tcp_reset;
  wire user_data_free;
  wire write_overrun_i_1_n_0;
  wire [7:5]\NLW_base_fill_reg[14]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_base_fill_reg[14]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_base_fill_reg[8]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_data_port_a_addr_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_data_port_a_addr_reg[12]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_data_port_a_addr_reg[6]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_rawregs_reg[3][14]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_rawregs_reg[3][14]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0008)) 
    \base_fill[14]_i_1 
       (.I0(data_pst_free),
        .I1(data_pre_commit),
        .I2(\tcp_buf_stat[write_overrun] ),
        .I3(\tcp_buf_stat[commit_overrun] ),
        .O(base_fill));
  LUT2 #(
    .INIT(4'h6)) 
    \base_fill[8]_i_2 
       (.I0(Q[5]),
        .I1(in[7]),
        .O(\base_fill[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \base_fill[8]_i_3 
       (.I0(Q[4]),
        .I1(in[6]),
        .O(\base_fill[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \base_fill[8]_i_4 
       (.I0(Q[3]),
        .I1(in[5]),
        .O(\base_fill[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \base_fill[8]_i_5 
       (.I0(Q[2]),
        .I1(in[4]),
        .O(\base_fill[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \base_fill[8]_i_6 
       (.I0(Q[1]),
        .I1(in[3]),
        .O(\base_fill[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \base_fill[8]_i_7 
       (.I0(Q[0]),
        .I1(in[2]),
        .O(\base_fill[8]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \base_fill_reg[10] 
       (.C(clk_in),
        .CE(base_fill),
        .D(plusOp[10]),
        .Q(Q[8]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \base_fill_reg[11] 
       (.C(clk_in),
        .CE(base_fill),
        .D(plusOp[11]),
        .Q(Q[9]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \base_fill_reg[12] 
       (.C(clk_in),
        .CE(base_fill),
        .D(plusOp[12]),
        .Q(Q[10]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \base_fill_reg[13] 
       (.C(clk_in),
        .CE(base_fill),
        .D(plusOp[13]),
        .Q(Q[11]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \base_fill_reg[14] 
       (.C(clk_in),
        .CE(base_fill),
        .D(plusOp[14]),
        .Q(Q[12]),
        .R(tcp_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \base_fill_reg[14]_i_2 
       (.CI(\base_fill_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_base_fill_reg[14]_i_2_CO_UNCONNECTED [7:5],\base_fill_reg[14]_i_2_n_3 ,\base_fill_reg[14]_i_2_n_4 ,\base_fill_reg[14]_i_2_n_5 ,\base_fill_reg[14]_i_2_n_6 ,\base_fill_reg[14]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,Q[10:7]}),
        .O({\NLW_base_fill_reg[14]_i_2_O_UNCONNECTED [7:6],plusOp[14:9]}),
        .S({1'b0,1'b0,Q[12:7]}));
  FDSE #(
    .INIT(1'b1)) 
    \base_fill_reg[2] 
       (.C(clk_in),
        .CE(base_fill),
        .D(plusOp[2]),
        .Q(Q[0]),
        .S(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \base_fill_reg[3] 
       (.C(clk_in),
        .CE(base_fill),
        .D(plusOp[3]),
        .Q(Q[1]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \base_fill_reg[4] 
       (.C(clk_in),
        .CE(base_fill),
        .D(plusOp[4]),
        .Q(Q[2]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \base_fill_reg[5] 
       (.C(clk_in),
        .CE(base_fill),
        .D(plusOp[5]),
        .Q(Q[3]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \base_fill_reg[6] 
       (.C(clk_in),
        .CE(base_fill),
        .D(plusOp[6]),
        .Q(Q[4]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \base_fill_reg[7] 
       (.C(clk_in),
        .CE(base_fill),
        .D(plusOp[7]),
        .Q(Q[5]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \base_fill_reg[8] 
       (.C(clk_in),
        .CE(base_fill),
        .D(plusOp[8]),
        .Q(Q[6]),
        .R(tcp_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \base_fill_reg[8]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\base_fill_reg[8]_i_1_n_0 ,\base_fill_reg[8]_i_1_n_1 ,\base_fill_reg[8]_i_1_n_2 ,\base_fill_reg[8]_i_1_n_3 ,\base_fill_reg[8]_i_1_n_4 ,\base_fill_reg[8]_i_1_n_5 ,\base_fill_reg[8]_i_1_n_6 ,\base_fill_reg[8]_i_1_n_7 }),
        .DI({Q[6:0],1'b0}),
        .O({plusOp[8:2],\NLW_base_fill_reg[8]_i_1_O_UNCONNECTED [0]}),
        .S({Q[6],\base_fill[8]_i_2_n_0 ,\base_fill[8]_i_3_n_0 ,\base_fill[8]_i_4_n_0 ,\base_fill[8]_i_5_n_0 ,\base_fill[8]_i_6_n_0 ,\base_fill[8]_i_7_n_0 ,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \base_fill_reg[9] 
       (.C(clk_in),
        .CE(base_fill),
        .D(plusOp[9]),
        .Q(Q[7]),
        .R(tcp_reset));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    commit_overrun_i_1
       (.I0(data_pst_free),
        .I1(data_pre_commit),
        .I2(\tcp_buf_stat[commit_overrun] ),
        .O(commit_overrun_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    commit_overrun_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(commit_overrun_i_1_n_0),
        .Q(\tcp_buf_stat[commit_overrun] ),
        .R(tcp_reset));
  FDRE data_free_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pst_free3),
        .Q(user_data_free),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \data_port_a_addr[12]_i_2 
       (.I0(Q[7]),
        .I1(R[2]),
        .O(\data_port_a_addr[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_port_a_addr[6]_i_2 
       (.I0(Q[6]),
        .I1(R[3]),
        .O(\data_port_a_addr[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_port_a_addr[6]_i_3 
       (.I0(Q[5]),
        .I1(R[4]),
        .O(\data_port_a_addr[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_port_a_addr[6]_i_4 
       (.I0(Q[4]),
        .I1(R[5]),
        .O(\data_port_a_addr[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_port_a_addr[6]_i_5 
       (.I0(Q[3]),
        .I1(R[6]),
        .O(\data_port_a_addr[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_port_a_addr[6]_i_6 
       (.I0(Q[2]),
        .I1(R[7]),
        .O(\data_port_a_addr[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_port_a_addr[6]_i_7 
       (.I0(Q[1]),
        .I1(R[8]),
        .O(\data_port_a_addr[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_port_a_addr[6]_i_8 
       (.I0(Q[0]),
        .I1(R[9]),
        .O(\data_port_a_addr[6]_i_8_n_0 ));
  FDRE \data_port_a_addr_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\data_port_a_addr_reg[12]_0 [0]),
        .R(1'b0));
  FDRE \data_port_a_addr_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(\data_port_a_addr_reg[12]_0 [10]),
        .R(1'b0));
  FDRE \data_port_a_addr_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(\data_port_a_addr_reg[12]_0 [11]),
        .R(1'b0));
  FDRE \data_port_a_addr_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(\data_port_a_addr_reg[12]_0 [12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \data_port_a_addr_reg[12]_i_1 
       (.CI(\data_port_a_addr_reg[6]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_data_port_a_addr_reg[12]_i_1_CO_UNCONNECTED [7:5],\data_port_a_addr_reg[12]_i_1_n_3 ,\data_port_a_addr_reg[12]_i_1_n_4 ,\data_port_a_addr_reg[12]_i_1_n_5 ,\data_port_a_addr_reg[12]_i_1_n_6 ,\data_port_a_addr_reg[12]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,Q[9:7]}),
        .O({\NLW_data_port_a_addr_reg[12]_i_1_O_UNCONNECTED [7:6],p_0_in[12:7]}),
        .S({1'b0,1'b0,Q[12:8],\data_port_a_addr[12]_i_2_n_0 }));
  FDRE \data_port_a_addr_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\data_port_a_addr_reg[12]_0 [1]),
        .R(1'b0));
  FDRE \data_port_a_addr_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\data_port_a_addr_reg[12]_0 [2]),
        .R(1'b0));
  FDRE \data_port_a_addr_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\data_port_a_addr_reg[12]_0 [3]),
        .R(1'b0));
  FDRE \data_port_a_addr_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\data_port_a_addr_reg[12]_0 [4]),
        .R(1'b0));
  FDRE \data_port_a_addr_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(\data_port_a_addr_reg[12]_0 [5]),
        .R(1'b0));
  FDRE \data_port_a_addr_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(\data_port_a_addr_reg[12]_0 [6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \data_port_a_addr_reg[6]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\data_port_a_addr_reg[6]_i_1_n_0 ,\data_port_a_addr_reg[6]_i_1_n_1 ,\data_port_a_addr_reg[6]_i_1_n_2 ,\data_port_a_addr_reg[6]_i_1_n_3 ,\data_port_a_addr_reg[6]_i_1_n_4 ,\data_port_a_addr_reg[6]_i_1_n_5 ,\data_port_a_addr_reg[6]_i_1_n_6 ,\data_port_a_addr_reg[6]_i_1_n_7 }),
        .DI({Q[6:0],1'b0}),
        .O({p_0_in[6:0],\NLW_data_port_a_addr_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\data_port_a_addr[6]_i_2_n_0 ,\data_port_a_addr[6]_i_3_n_0 ,\data_port_a_addr[6]_i_4_n_0 ,\data_port_a_addr[6]_i_5_n_0 ,\data_port_a_addr[6]_i_6_n_0 ,\data_port_a_addr[6]_i_7_n_0 ,\data_port_a_addr[6]_i_8_n_0 ,1'b0}));
  FDRE \data_port_a_addr_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(\data_port_a_addr_reg[12]_0 [7]),
        .R(1'b0));
  FDRE \data_port_a_addr_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(\data_port_a_addr_reg[12]_0 [8]),
        .R(1'b0));
  FDRE \data_port_a_addr_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(\data_port_a_addr_reg[12]_0 [9]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[0]),
        .Q(\data_port_a_wdata_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[10]),
        .Q(\data_port_a_wdata_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[11]),
        .Q(\data_port_a_wdata_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[12]),
        .Q(\data_port_a_wdata_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[13]),
        .Q(\data_port_a_wdata_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[14]),
        .Q(\data_port_a_wdata_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[15]),
        .Q(\data_port_a_wdata_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[16]),
        .Q(\data_port_a_wdata_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[17] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[17]),
        .Q(\data_port_a_wdata_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[18] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[18]),
        .Q(\data_port_a_wdata_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[19] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[19]),
        .Q(\data_port_a_wdata_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[1]),
        .Q(\data_port_a_wdata_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[20] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[20]),
        .Q(\data_port_a_wdata_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[21] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[21]),
        .Q(\data_port_a_wdata_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[22] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[22]),
        .Q(\data_port_a_wdata_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[23] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[23]),
        .Q(\data_port_a_wdata_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[24] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[24]),
        .Q(\data_port_a_wdata_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[25] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[25]),
        .Q(\data_port_a_wdata_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[26] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[26]),
        .Q(\data_port_a_wdata_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[27] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[27]),
        .Q(\data_port_a_wdata_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[28] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[28]),
        .Q(\data_port_a_wdata_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[29] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[29]),
        .Q(\data_port_a_wdata_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[2]),
        .Q(\data_port_a_wdata_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[30] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[30]),
        .Q(\data_port_a_wdata_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[31] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[31]),
        .Q(\data_port_a_wdata_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[3]),
        .Q(\data_port_a_wdata_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[4]),
        .Q(\data_port_a_wdata_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[5]),
        .Q(\data_port_a_wdata_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[6]),
        .Q(\data_port_a_wdata_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[7]),
        .Q(\data_port_a_wdata_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[8]),
        .Q(\data_port_a_wdata_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_port_a_wdata_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_word[9]),
        .Q(\data_port_a_wdata_reg[31]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    data_port_a_wr_i_1
       (.I0(data_pre_write),
        .I1(data_pst_free),
        .O(data_port_a_wr0));
  FDRE data_port_a_wr_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(data_port_a_wr0),
        .Q(data_port_a_wr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    data_pre_commit_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_commit_reg_0),
        .Q(data_pre_commit),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_len_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[0]),
        .Q(in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_len_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[1]),
        .Q(in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_len_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[2]),
        .Q(in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_len_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[3]),
        .Q(in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_len_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[4]),
        .Q(in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_len_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[5]),
        .Q(in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_offset_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_offset_reg[7]_0 [0]),
        .Q(R[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_offset_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_offset_reg[7]_0 [1]),
        .Q(R[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_offset_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_offset_reg[7]_0 [2]),
        .Q(R[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_offset_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_offset_reg[7]_0 [3]),
        .Q(R[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_offset_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_offset_reg[7]_0 [4]),
        .Q(R[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_offset_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_offset_reg[7]_0 [5]),
        .Q(R[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_offset_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_offset_reg[7]_0 [6]),
        .Q(R[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_offset_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_offset_reg[7]_0 [7]),
        .Q(R[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [0]),
        .Q(data_pre_word[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [10]),
        .Q(data_pre_word[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [11]),
        .Q(data_pre_word[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [12]),
        .Q(data_pre_word[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [13]),
        .Q(data_pre_word[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [14]),
        .Q(data_pre_word[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [15]),
        .Q(data_pre_word[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [16]),
        .Q(data_pre_word[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[17] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [17]),
        .Q(data_pre_word[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[18] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [18]),
        .Q(data_pre_word[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[19] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [19]),
        .Q(data_pre_word[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [1]),
        .Q(data_pre_word[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[20] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [20]),
        .Q(data_pre_word[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[21] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [21]),
        .Q(data_pre_word[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[22] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [22]),
        .Q(data_pre_word[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[23] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [23]),
        .Q(data_pre_word[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[24] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [24]),
        .Q(data_pre_word[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[25] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [25]),
        .Q(data_pre_word[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[26] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [26]),
        .Q(data_pre_word[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[27] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [27]),
        .Q(data_pre_word[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[28] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [28]),
        .Q(data_pre_word[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[29] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [29]),
        .Q(data_pre_word[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [2]),
        .Q(data_pre_word[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[30] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [30]),
        .Q(data_pre_word[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[31] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [31]),
        .Q(data_pre_word[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [3]),
        .Q(data_pre_word[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [4]),
        .Q(data_pre_word[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [5]),
        .Q(data_pre_word[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [6]),
        .Q(data_pre_word[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [7]),
        .Q(data_pre_word[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [8]),
        .Q(data_pre_word[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_pre_word_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_pre_word_reg[31]_0 [9]),
        .Q(data_pre_word[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    data_pre_write_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pre_write_reg_0),
        .Q(data_pre_write),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    data_pst_free3_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pst_free30),
        .Q(data_pst_free3),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    data_pst_free_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(data_pst_free0),
        .Q(data_pst_free),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_bram_0_i_1__8
       (.I0(data_port_a_wr),
        .I1(\data_port_a_addr_reg[12]_0 [12]),
        .I2(\data_port_a_addr_reg[12]_0 [11]),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_bram_1_i_1
       (.I0(\data_port_a_addr_reg[12]_0 [12]),
        .I1(\data_port_a_addr_reg[12]_0 [11]),
        .O(\data_port_a_addr_reg[12]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_bram_1_i_3
       (.I0(data_port_a_wr),
        .I1(\data_port_a_addr_reg[12]_0 [12]),
        .I2(\data_port_a_addr_reg[12]_0 [11]),
        .O(data_port_a_wr_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_bram_2_i_1
       (.I0(\data_port_a_addr_reg[12]_0 [11]),
        .I1(\data_port_a_addr_reg[12]_0 [12]),
        .O(\data_port_a_addr_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_bram_2_i_3
       (.I0(data_port_a_wr),
        .I1(\data_port_a_addr_reg[12]_0 [11]),
        .I2(\data_port_a_addr_reg[12]_0 [12]),
        .O(data_port_a_wr_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_bram_3_i_1
       (.I0(\data_port_a_addr_reg[12]_0 [12]),
        .I1(\data_port_a_addr_reg[12]_0 [11]),
        .O(\data_port_a_addr_reg[12]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_bram_3_i_3
       (.I0(data_port_a_wr),
        .I1(\data_port_a_addr_reg[12]_0 [12]),
        .I2(\data_port_a_addr_reg[12]_0 [11]),
        .O(data_port_a_wr_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_4_i_1
       (.I0(data_port_a_wr),
        .I1(\data_port_a_addr_reg[12]_0 [12]),
        .O(data_port_a_wr_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_5_i_1
       (.I0(\data_port_a_addr_reg[12]_0 [12]),
        .O(\data_port_a_addr_reg[12]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_5_i_3
       (.I0(data_port_a_wr),
        .I1(\data_port_a_addr_reg[12]_0 [12]),
        .O(data_port_a_wr_reg_4));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[3][14]_i_2 
       (.I0(Q[12]),
        .I1(\tcp_ctrl_stat[base_seqno] [12]),
        .O(\rawregs[3][14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[3][14]_i_3 
       (.I0(Q[11]),
        .I1(\tcp_ctrl_stat[base_seqno] [11]),
        .O(\rawregs[3][14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[3][14]_i_4 
       (.I0(Q[10]),
        .I1(\tcp_ctrl_stat[base_seqno] [10]),
        .O(\rawregs[3][14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[3][14]_i_5 
       (.I0(Q[9]),
        .I1(\tcp_ctrl_stat[base_seqno] [9]),
        .O(\rawregs[3][14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[3][14]_i_6 
       (.I0(Q[8]),
        .I1(\tcp_ctrl_stat[base_seqno] [8]),
        .O(\rawregs[3][14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[3][14]_i_7 
       (.I0(Q[7]),
        .I1(\tcp_ctrl_stat[base_seqno] [7]),
        .O(\rawregs[3][14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[3][8]_i_3 
       (.I0(Q[6]),
        .I1(\tcp_ctrl_stat[base_seqno] [6]),
        .O(\rawregs[3][8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[3][8]_i_4 
       (.I0(Q[5]),
        .I1(\tcp_ctrl_stat[base_seqno] [5]),
        .O(\rawregs[3][8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[3][8]_i_5 
       (.I0(Q[4]),
        .I1(\tcp_ctrl_stat[base_seqno] [4]),
        .O(\rawregs[3][8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[3][8]_i_6 
       (.I0(Q[3]),
        .I1(\tcp_ctrl_stat[base_seqno] [3]),
        .O(\rawregs[3][8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[3][8]_i_7 
       (.I0(Q[2]),
        .I1(\tcp_ctrl_stat[base_seqno] [2]),
        .O(\rawregs[3][8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[3][8]_i_8 
       (.I0(Q[1]),
        .I1(\tcp_ctrl_stat[base_seqno] [1]),
        .O(\rawregs[3][8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[3][8]_i_9 
       (.I0(Q[0]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .O(\rawregs[3][8]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \rawregs_reg[3][14]_i_1 
       (.CI(\rawregs_reg[3][8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rawregs_reg[3][14]_i_1_CO_UNCONNECTED [7:5],\rawregs_reg[3][14]_i_1_n_3 ,\rawregs_reg[3][14]_i_1_n_4 ,\rawregs_reg[3][14]_i_1_n_5 ,\rawregs_reg[3][14]_i_1_n_6 ,\rawregs_reg[3][14]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,Q[11:7]}),
        .O({\NLW_rawregs_reg[3][14]_i_1_O_UNCONNECTED [7:6],\astat[filled] [13:8]}),
        .S({1'b0,1'b0,\rawregs[3][14]_i_2_n_0 ,\rawregs[3][14]_i_3_n_0 ,\rawregs[3][14]_i_4_n_0 ,\rawregs[3][14]_i_5_n_0 ,\rawregs[3][14]_i_6_n_0 ,\rawregs[3][14]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \rawregs_reg[3][8]_i_1 
       (.CI(\rawregs_reg[3][8] ),
        .CI_TOP(1'b0),
        .CO({\rawregs_reg[3][8]_i_1_n_0 ,\rawregs_reg[3][8]_i_1_n_1 ,\rawregs_reg[3][8]_i_1_n_2 ,\rawregs_reg[3][8]_i_1_n_3 ,\rawregs_reg[3][8]_i_1_n_4 ,\rawregs_reg[3][8]_i_1_n_5 ,\rawregs_reg[3][8]_i_1_n_6 ,\rawregs_reg[3][8]_i_1_n_7 }),
        .DI({Q[6:0],1'b0}),
        .O(\astat[filled] [7:0]),
        .S({\rawregs[3][8]_i_3_n_0 ,\rawregs[3][8]_i_4_n_0 ,\rawregs[3][8]_i_5_n_0 ,\rawregs[3][8]_i_6_n_0 ,\rawregs[3][8]_i_7_n_0 ,\rawregs[3][8]_i_8_n_0 ,\rawregs[3][8]_i_9_n_0 ,S}));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    write_overrun_i_1
       (.I0(data_pst_free),
        .I1(data_pre_write),
        .I2(\tcp_buf_stat[write_overrun] ),
        .O(write_overrun_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    write_overrun_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(write_overrun_i_1_n_0),
        .Q(\tcp_buf_stat[write_overrun] ),
        .R(tcp_reset));
endmodule

(* ORIG_REF_NAME = "fnet_tcp_control" *) 
module top_block_fakernet_top_0_0_fnet_tcp_control
   (\tcp_ctrl_stat[base_seqno] ,
    \s_stat_reg[base_seqno][29]_0 ,
    \tcp_ctrl_stat[same_ack] ,
    \packet_req[send_small] ,
    \FSM_sequential_s_stat_reg[conn_state][1]_0 ,
    \packet_req[send_keepalive] ,
    \packet_req[discard_cur_prepare] ,
    \ts_info_counts[did_repeat] ,
    \ts_info_counts[did_keepalive] ,
    \ts_info_counts[got_syn] ,
    \ts_info_counts[got_ack] ,
    \ts_info_counts[got_meas_rtt] ,
    meas_rtt_reg_0,
    need_repeat_reg_0,
    \packet_req[send_syn] ,
    \packet_req[send_data] ,
    \packet_req[send_repeat] ,
    \ts_info_counts[same_ack] ,
    \ts_info_counts[twice_same_ack] ,
    \ts_info_counts[abort_repeat] ,
    \ts_info_counts[connect] ,
    \ts_info_counts[start_meas_rtt] ,
    \ts_info_counts[new_rtt_est] ,
    Q,
    \s_stat_reg[max_sent][16]_0 ,
    \s_stat_reg[max_sent][16]_1 ,
    \astat[cur_off] ,
    \base_fill_reg[13] ,
    \s_stat_reg[rtt_trip][16]_0 ,
    \FSM_sequential_s_stat_reg[conn_state][1]_1 ,
    \s_stat_reg[base_seqno][15]_0 ,
    \w_reg[15] ,
    \w_reg[15]_0 ,
    \s_stat_reg[base_seqno][21]_0 ,
    CO,
    \astat[unsent] ,
    \regacc_pre2_addr_reg[2] ,
    \s_stat_reg[window_sz][15]_0 ,
    \regacc_pre2_addr_reg[2]_0 ,
    \s_stat_reg[rtt_trip][12]_0 ,
    \s_stat_reg[rtt_trip][11]_0 ,
    \rawregs_reg[3][11] ,
    \rawregs_reg[3][10] ,
    \s_stat_reg[rtt_trip][10]_0 ,
    \rawregs_reg[3][9] ,
    \s_stat_reg[rtt_trip][9]_0 ,
    \rawregs_reg[3][8] ,
    \s_stat_reg[rtt_trip][8]_0 ,
    \rawregs_reg[3][7] ,
    \s_stat_reg[rtt_trip][7]_0 ,
    \rawregs_reg[3][6] ,
    \s_stat_reg[rtt_trip][6]_0 ,
    \regacc_pre2_addr_reg[2]_1 ,
    \s_stat_reg[rtt_trip][4]_0 ,
    \rawregs_reg[3][4] ,
    \s_stat_reg[rtt_trip][3]_0 ,
    \rawregs_reg[3][2] ,
    \s_stat_reg[rtt_trip][2]_0 ,
    \info_counts_reg[b_ip0123][1] ,
    \s_stat_reg[rtt_est][11]_0 ,
    \s_stat_reg[rtt_trip][1]_0 ,
    \rawregs_reg[3][1] ,
    \rawregs_reg[3][0] ,
    \info_counts_reg[b_ip0123][0] ,
    \s_stat_reg[base_seqno][16]_0 ,
    \s_stat_reg[max_sent][15]_0 ,
    \packet_req_reg[send_syn]_0 ,
    \FSM_onehot_s_reg[state][37] ,
    \s_stat_reg[base_seqno][16]_1 ,
    \s_stat_reg[base_seqno][2]_0 ,
    \s_stat_reg[base_seqno][3]_0 ,
    \s_stat_reg[base_seqno][4]_0 ,
    \s_stat_reg[base_seqno][5]_0 ,
    \s_stat_reg[base_seqno][6]_0 ,
    \s_stat_reg[base_seqno][12]_0 ,
    \s_stat_reg[base_seqno][14]_0 ,
    \s_reg[repeat] ,
    \s_stat_reg[window_sz][15]_1 ,
    \s_stat_reg[max_sent][15]_1 ,
    data_pst_free0,
    data_pst_free30,
    \s_stat_reg[base_seqno][0]_0 ,
    \s_stat_reg[base_seqno][1]_0 ,
    \s_stat_reg[base_seqno][28]_0 ,
    clk_in,
    tcp_reset,
    \tcp_ctrl_recv[got_ack] ,
    \tcp_ctrl_recv[ack_seqno] ,
    \s_stat_reg[base_seqno][2]_1 ,
    \info_counts_reg[did_repeat]_0 ,
    \info_counts_reg[did_keepalive]_0 ,
    \tcp_ctrl_recv[got_syn] ,
    \s_stat_reg[same_ack][0]_0 ,
    \packet_req_reg[send_data]_0 ,
    \info_counts_reg[same_ack]_0 ,
    \info_counts_reg[twice_same_ack]_0 ,
    \info_counts_reg[abort_repeat]_0 ,
    \packet_done[done] ,
    slow_counter_tick,
    \astat[filled] ,
    D,
    \s_reg[seqno_hi_same] ,
    \s_reg[seqno_hi_same]_0 ,
    \s_reg[seqno_hi_next] ,
    is_w_le_tcp_stat_max_sent_lo_reg,
    \reg_data_rd_reg[5] ,
    \rawregs_reg[3]_11 ,
    \reg_data_rd_reg[14]_i_7_0 ,
    \reg_data_rd_reg[14]_i_7_1 ,
    \reg_data_rd[1]_i_2 ,
    \reg_data_rd[1]_i_2_0 ,
    \need_keepalive_reg[1]_0 ,
    \s_stat[max_sent] ,
    \packet_done[keepalive] ,
    \packet_done[repeated] ,
    \packet_req_reg[discard_cur_prepare]_0 ,
    \FSM_sequential_s_stat_reg[conn_state][0]_0 ,
    S,
    \packet_done[payload_limited] ,
    \ram_tcp_prep2[0][stat][hasdata] ,
    cur_tcp_prep,
    \ram_tcp_prep2[1][stat][hasdata] ,
    in61,
    \s_reg[cur_address][0] ,
    \x_window_left_reg[7] ,
    \x_window_left_reg[7]_0 ,
    \x_window_left_reg[16] ,
    data_pst_free_reg,
    E,
    \s_stat_reg[max_sent][16]_2 ,
    \rtt_count_meas_reg[2]_0 ,
    \rtt_counter_reg[12]_0 ,
    \rtt_small_counter_reg[10]_0 ,
    \s_stat_reg[window_sz][15]_2 ,
    \rawregs_reg[4][14] );
  output [31:0]\tcp_ctrl_stat[base_seqno] ;
  output [12:0]\s_stat_reg[base_seqno][29]_0 ;
  output [1:0]\tcp_ctrl_stat[same_ack] ;
  output \packet_req[send_small] ;
  output \FSM_sequential_s_stat_reg[conn_state][1]_0 ;
  output \packet_req[send_keepalive] ;
  output \packet_req[discard_cur_prepare] ;
  output \ts_info_counts[did_repeat] ;
  output \ts_info_counts[did_keepalive] ;
  output \ts_info_counts[got_syn] ;
  output \ts_info_counts[got_ack] ;
  output \ts_info_counts[got_meas_rtt] ;
  output meas_rtt_reg_0;
  output need_repeat_reg_0;
  output \packet_req[send_syn] ;
  output \packet_req[send_data] ;
  output \packet_req[send_repeat] ;
  output \ts_info_counts[same_ack] ;
  output \ts_info_counts[twice_same_ack] ;
  output \ts_info_counts[abort_repeat] ;
  output \ts_info_counts[connect] ;
  output \ts_info_counts[start_meas_rtt] ;
  output \ts_info_counts[new_rtt_est] ;
  output [1:0]Q;
  output \s_stat_reg[max_sent][16]_0 ;
  output [16:0]\s_stat_reg[max_sent][16]_1 ;
  output [15:0]\astat[cur_off] ;
  output [14:0]\base_fill_reg[13] ;
  output [2:0]\s_stat_reg[rtt_trip][16]_0 ;
  output \FSM_sequential_s_stat_reg[conn_state][1]_1 ;
  output [7:0]\s_stat_reg[base_seqno][15]_0 ;
  output \w_reg[15] ;
  output \w_reg[15]_0 ;
  output \s_stat_reg[base_seqno][21]_0 ;
  output [0:0]CO;
  output [14:0]\astat[unsent] ;
  output \regacc_pre2_addr_reg[2] ;
  output [0:0]\s_stat_reg[window_sz][15]_0 ;
  output \regacc_pre2_addr_reg[2]_0 ;
  output \s_stat_reg[rtt_trip][12]_0 ;
  output \s_stat_reg[rtt_trip][11]_0 ;
  output \rawregs_reg[3][11] ;
  output \rawregs_reg[3][10] ;
  output \s_stat_reg[rtt_trip][10]_0 ;
  output \rawregs_reg[3][9] ;
  output \s_stat_reg[rtt_trip][9]_0 ;
  output \rawregs_reg[3][8] ;
  output \s_stat_reg[rtt_trip][8]_0 ;
  output \rawregs_reg[3][7] ;
  output \s_stat_reg[rtt_trip][7]_0 ;
  output \rawregs_reg[3][6] ;
  output \s_stat_reg[rtt_trip][6]_0 ;
  output \regacc_pre2_addr_reg[2]_1 ;
  output \s_stat_reg[rtt_trip][4]_0 ;
  output \rawregs_reg[3][4] ;
  output \s_stat_reg[rtt_trip][3]_0 ;
  output \rawregs_reg[3][2] ;
  output \s_stat_reg[rtt_trip][2]_0 ;
  output \info_counts_reg[b_ip0123][1] ;
  output [9:0]\s_stat_reg[rtt_est][11]_0 ;
  output \s_stat_reg[rtt_trip][1]_0 ;
  output \rawregs_reg[3][1] ;
  output \rawregs_reg[3][0] ;
  output \info_counts_reg[b_ip0123][0] ;
  output [0:0]\s_stat_reg[base_seqno][16]_0 ;
  output \s_stat_reg[max_sent][15]_0 ;
  output \packet_req_reg[send_syn]_0 ;
  output [16:0]\FSM_onehot_s_reg[state][37] ;
  output \s_stat_reg[base_seqno][16]_1 ;
  output \s_stat_reg[base_seqno][2]_0 ;
  output \s_stat_reg[base_seqno][3]_0 ;
  output \s_stat_reg[base_seqno][4]_0 ;
  output \s_stat_reg[base_seqno][5]_0 ;
  output \s_stat_reg[base_seqno][6]_0 ;
  output \s_stat_reg[base_seqno][12]_0 ;
  output \s_stat_reg[base_seqno][14]_0 ;
  output \s_reg[repeat] ;
  output [16:0]\s_stat_reg[window_sz][15]_1 ;
  output [10:0]\s_stat_reg[max_sent][15]_1 ;
  output data_pst_free0;
  output data_pst_free30;
  output \s_stat_reg[base_seqno][0]_0 ;
  output [0:0]\s_stat_reg[base_seqno][1]_0 ;
  input \s_stat_reg[base_seqno][28]_0 ;
  input clk_in;
  input tcp_reset;
  input \tcp_ctrl_recv[got_ack] ;
  input [16:0]\tcp_ctrl_recv[ack_seqno] ;
  input \s_stat_reg[base_seqno][2]_1 ;
  input \info_counts_reg[did_repeat]_0 ;
  input \info_counts_reg[did_keepalive]_0 ;
  input \tcp_ctrl_recv[got_syn] ;
  input \s_stat_reg[same_ack][0]_0 ;
  input \packet_req_reg[send_data]_0 ;
  input \info_counts_reg[same_ack]_0 ;
  input \info_counts_reg[twice_same_ack]_0 ;
  input \info_counts_reg[abort_repeat]_0 ;
  input \packet_done[done] ;
  input slow_counter_tick;
  input [13:0]\astat[filled] ;
  input [15:0]D;
  input \s_reg[seqno_hi_same] ;
  input [12:0]\s_reg[seqno_hi_same]_0 ;
  input \s_reg[seqno_hi_next] ;
  input [7:0]is_w_le_tcp_stat_max_sent_lo_reg;
  input [2:0]\reg_data_rd_reg[5] ;
  input [12:0]\rawregs_reg[3]_11 ;
  input [13:0]\reg_data_rd_reg[14]_i_7_0 ;
  input [13:0]\reg_data_rd_reg[14]_i_7_1 ;
  input [1:0]\reg_data_rd[1]_i_2 ;
  input [1:0]\reg_data_rd[1]_i_2_0 ;
  input \need_keepalive_reg[1]_0 ;
  input \s_stat[max_sent] ;
  input \packet_done[keepalive] ;
  input \packet_done[repeated] ;
  input [0:0]\packet_req_reg[discard_cur_prepare]_0 ;
  input [0:0]\FSM_sequential_s_stat_reg[conn_state][0]_0 ;
  input [0:0]S;
  input \packet_done[payload_limited] ;
  input \ram_tcp_prep2[0][stat][hasdata] ;
  input cur_tcp_prep;
  input \ram_tcp_prep2[1][stat][hasdata] ;
  input [16:0]in61;
  input [3:0]\s_reg[cur_address][0] ;
  input \x_window_left_reg[7] ;
  input [0:0]\x_window_left_reg[7]_0 ;
  input [0:0]\x_window_left_reg[16] ;
  input [0:0]data_pst_free_reg;
  input [0:0]E;
  input [16:0]\s_stat_reg[max_sent][16]_2 ;
  input \rtt_count_meas_reg[2]_0 ;
  input [0:0]\rtt_counter_reg[12]_0 ;
  input [0:0]\rtt_small_counter_reg[10]_0 ;
  input [14:0]\s_stat_reg[window_sz][15]_2 ;
  input [12:0]\rawregs_reg[4][14] ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]E;
  wire [16:0]\FSM_onehot_s_reg[state][37] ;
  wire [0:0]\FSM_sequential_s_stat_reg[conn_state][0]_0 ;
  wire \FSM_sequential_s_stat_reg[conn_state][1]_0 ;
  wire \FSM_sequential_s_stat_reg[conn_state][1]_1 ;
  wire [1:0]Q;
  wire [0:0]S;
  wire allow_small_i_1_n_0;
  wire allow_small_reg_n_0;
  wire \already_sent[10]_i_2_n_0 ;
  wire \already_sent[10]_i_3_n_0 ;
  wire \already_sent[10]_i_4_n_0 ;
  wire \already_sent[10]_i_5_n_0 ;
  wire \already_sent[10]_i_6_n_0 ;
  wire \already_sent[10]_i_7_n_0 ;
  wire \already_sent[10]_i_8_n_0 ;
  wire \already_sent[10]_i_9_n_0 ;
  wire \already_sent[7]_i_2_n_0 ;
  wire \already_sent[7]_i_3_n_0 ;
  wire \already_sent[7]_i_4_n_0 ;
  wire \already_sent[7]_i_5_n_0 ;
  wire \already_sent[7]_i_6_n_0 ;
  wire \already_sent[7]_i_7_n_0 ;
  wire \already_sent[7]_i_8_n_0 ;
  wire \already_sent[7]_i_9_n_0 ;
  wire already_sent_over_2k_i_3_n_0;
  wire already_sent_over_2k_reg_i_2_n_15;
  wire \already_sent_reg[10]_i_1_n_0 ;
  wire \already_sent_reg[10]_i_1_n_1 ;
  wire \already_sent_reg[10]_i_1_n_10 ;
  wire \already_sent_reg[10]_i_1_n_11 ;
  wire \already_sent_reg[10]_i_1_n_12 ;
  wire \already_sent_reg[10]_i_1_n_2 ;
  wire \already_sent_reg[10]_i_1_n_3 ;
  wire \already_sent_reg[10]_i_1_n_4 ;
  wire \already_sent_reg[10]_i_1_n_5 ;
  wire \already_sent_reg[10]_i_1_n_6 ;
  wire \already_sent_reg[10]_i_1_n_7 ;
  wire \already_sent_reg[10]_i_1_n_8 ;
  wire \already_sent_reg[10]_i_1_n_9 ;
  wire \already_sent_reg[7]_i_1_n_0 ;
  wire \already_sent_reg[7]_i_1_n_1 ;
  wire \already_sent_reg[7]_i_1_n_2 ;
  wire \already_sent_reg[7]_i_1_n_3 ;
  wire \already_sent_reg[7]_i_1_n_4 ;
  wire \already_sent_reg[7]_i_1_n_5 ;
  wire \already_sent_reg[7]_i_1_n_6 ;
  wire \already_sent_reg[7]_i_1_n_7 ;
  wire [15:0]\astat[cur_off] ;
  wire [13:0]\astat[filled] ;
  wire [14:0]\astat[unsent] ;
  wire [14:0]\base_fill_reg[13] ;
  wire clk_in;
  wire cur_tcp_prep;
  wire data_pst_free0;
  wire data_pst_free30;
  wire data_pst_free3_i_10_n_0;
  wire data_pst_free3_i_11_n_0;
  wire data_pst_free3_i_12_n_0;
  wire data_pst_free3_i_13_n_0;
  wire data_pst_free3_i_14_n_0;
  wire data_pst_free3_i_15_n_0;
  wire data_pst_free3_i_16_n_0;
  wire data_pst_free3_i_17_n_0;
  wire data_pst_free3_i_18_n_0;
  wire data_pst_free3_i_19_n_0;
  wire data_pst_free3_i_20_n_0;
  wire data_pst_free3_i_21_n_0;
  wire data_pst_free3_i_22_n_0;
  wire data_pst_free3_i_23_n_0;
  wire data_pst_free3_i_24_n_0;
  wire data_pst_free3_i_25_n_0;
  wire data_pst_free3_i_26_n_0;
  wire data_pst_free3_i_27_n_0;
  wire data_pst_free3_i_28_n_0;
  wire data_pst_free3_i_29_n_0;
  wire data_pst_free3_i_30_n_0;
  wire data_pst_free3_i_31_n_0;
  wire data_pst_free3_i_32_n_0;
  wire data_pst_free3_i_4_n_0;
  wire data_pst_free3_i_5_n_0;
  wire data_pst_free3_i_6_n_0;
  wire data_pst_free3_i_7_n_0;
  wire data_pst_free3_i_8_n_0;
  wire data_pst_free3_i_9_n_0;
  wire data_pst_free3_reg_i_2_n_1;
  wire data_pst_free3_reg_i_2_n_2;
  wire data_pst_free3_reg_i_2_n_3;
  wire data_pst_free3_reg_i_2_n_4;
  wire data_pst_free3_reg_i_2_n_5;
  wire data_pst_free3_reg_i_2_n_6;
  wire data_pst_free3_reg_i_2_n_7;
  wire data_pst_free3_reg_i_3_n_1;
  wire data_pst_free3_reg_i_3_n_2;
  wire data_pst_free3_reg_i_3_n_3;
  wire data_pst_free3_reg_i_3_n_4;
  wire data_pst_free3_reg_i_3_n_5;
  wire data_pst_free3_reg_i_3_n_6;
  wire data_pst_free3_reg_i_3_n_7;
  wire data_pst_free_i_10_n_0;
  wire data_pst_free_i_11_n_0;
  wire data_pst_free_i_12_n_0;
  wire data_pst_free_i_13_n_0;
  wire data_pst_free_i_14_n_0;
  wire data_pst_free_i_15_n_0;
  wire data_pst_free_i_16_n_0;
  wire data_pst_free_i_17_n_0;
  wire data_pst_free_i_18_n_0;
  wire data_pst_free_i_19_n_0;
  wire data_pst_free_i_20_n_0;
  wire data_pst_free_i_21_n_0;
  wire data_pst_free_i_22_n_0;
  wire data_pst_free_i_23_n_0;
  wire data_pst_free_i_24_n_0;
  wire data_pst_free_i_25_n_0;
  wire data_pst_free_i_26_n_0;
  wire data_pst_free_i_27_n_0;
  wire data_pst_free_i_28_n_0;
  wire data_pst_free_i_29_n_0;
  wire data_pst_free_i_30_n_0;
  wire data_pst_free_i_31_n_0;
  wire data_pst_free_i_32_n_0;
  wire data_pst_free_i_33_n_0;
  wire data_pst_free_i_34_n_0;
  wire data_pst_free_i_4_n_0;
  wire data_pst_free_i_5_n_0;
  wire data_pst_free_i_6_n_0;
  wire data_pst_free_i_7_n_0;
  wire data_pst_free_i_8_n_0;
  wire data_pst_free_i_9_n_0;
  wire [0:0]data_pst_free_reg;
  wire data_pst_free_reg_i_2_n_1;
  wire data_pst_free_reg_i_2_n_2;
  wire data_pst_free_reg_i_2_n_3;
  wire data_pst_free_reg_i_2_n_4;
  wire data_pst_free_reg_i_2_n_5;
  wire data_pst_free_reg_i_2_n_6;
  wire data_pst_free_reg_i_2_n_7;
  wire data_pst_free_reg_i_3_n_1;
  wire data_pst_free_reg_i_3_n_2;
  wire data_pst_free_reg_i_3_n_3;
  wire data_pst_free_reg_i_3_n_4;
  wire data_pst_free_reg_i_3_n_5;
  wire data_pst_free_reg_i_3_n_6;
  wire data_pst_free_reg_i_3_n_7;
  wire [16:0]in61;
  wire \info_counts[connect]_i_1_n_0 ;
  wire \info_counts[new_rtt_est]_i_1_n_0 ;
  wire \info_counts_reg[abort_repeat]_0 ;
  wire \info_counts_reg[b_ip0123][0] ;
  wire \info_counts_reg[b_ip0123][1] ;
  wire \info_counts_reg[did_keepalive]_0 ;
  wire \info_counts_reg[did_repeat]_0 ;
  wire \info_counts_reg[same_ack]_0 ;
  wire \info_counts_reg[twice_same_ack]_0 ;
  wire is_w_le_tcp_stat_max_sent_lo_i_2_n_0;
  wire is_w_le_tcp_stat_max_sent_lo_i_3_n_0;
  wire is_w_le_tcp_stat_max_sent_lo_i_4_n_0;
  wire is_w_le_tcp_stat_max_sent_lo_i_5_n_0;
  wire is_w_le_tcp_stat_max_sent_lo_i_6_n_0;
  wire is_w_le_tcp_stat_max_sent_lo_i_7_n_0;
  wire is_w_le_tcp_stat_max_sent_lo_i_8_n_0;
  wire is_w_le_tcp_stat_max_sent_lo_i_9_n_0;
  wire [7:0]is_w_le_tcp_stat_max_sent_lo_reg;
  wire is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_1;
  wire is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_2;
  wire is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_3;
  wire is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_4;
  wire is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_5;
  wire is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_6;
  wire is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_7;
  wire ltOp;
  wire meas_rtt_i_1_n_0;
  wire meas_rtt_reg_0;
  wire \need_keepalive[0]_i_1_n_0 ;
  wire \need_keepalive[1]_i_1_n_0 ;
  wire \need_keepalive_reg[1]_0 ;
  wire \need_keepalive_reg_n_0_[1] ;
  wire need_repeat_i_1_n_0;
  wire need_repeat_i_2_n_0;
  wire need_repeat_i_3_n_0;
  wire need_repeat_reg_0;
  wire [11:0]p_0_in;
  wire p_0_in22_in;
  wire [30:28]p_1_in;
  wire [1:1]p_2_in;
  wire \packet_done[done] ;
  wire \packet_done[keepalive] ;
  wire \packet_done[payload_limited] ;
  wire \packet_done[repeated] ;
  wire \packet_req[discard_cur_prepare] ;
  wire \packet_req[discard_cur_prepare]_i_1_n_0 ;
  wire \packet_req[discard_cur_prepare]_i_2_n_0 ;
  wire \packet_req[discard_cur_prepare]_i_4_n_0 ;
  wire \packet_req[send_data] ;
  wire \packet_req[send_keepalive] ;
  wire \packet_req[send_repeat] ;
  wire \packet_req[send_repeat]_i_1_n_0 ;
  wire \packet_req[send_small] ;
  wire \packet_req[send_small]_i_2_n_0 ;
  wire \packet_req[send_small]_i_4_n_0 ;
  wire \packet_req[send_small]_i_5_n_0 ;
  wire \packet_req[send_small]_i_6_n_0 ;
  wire \packet_req[send_small]_i_7_n_0 ;
  wire \packet_req[send_small]_i_8_n_0 ;
  wire \packet_req[send_small]_i_9_n_0 ;
  wire \packet_req[send_syn] ;
  wire \packet_req[send_syn]_i_1_n_0 ;
  wire [0:0]\packet_req_reg[discard_cur_prepare]_0 ;
  wire \packet_req_reg[send_data]_0 ;
  wire \packet_req_reg[send_small]_i_3_n_3 ;
  wire \packet_req_reg[send_small]_i_3_n_4 ;
  wire \packet_req_reg[send_small]_i_3_n_5 ;
  wire \packet_req_reg[send_small]_i_3_n_6 ;
  wire \packet_req_reg[send_small]_i_3_n_7 ;
  wire \packet_req_reg[send_syn]_0 ;
  wire [3:0]plusOp;
  wire \ram_tcp_prep2[0][stat][hasdata] ;
  wire \ram_tcp_prep2[1][stat][hasdata] ;
  wire \rawregs[4][14]_i_10_n_0 ;
  wire \rawregs[4][14]_i_11_n_0 ;
  wire \rawregs[4][14]_i_12_n_0 ;
  wire \rawregs[4][14]_i_13_n_0 ;
  wire \rawregs[4][14]_i_14_n_0 ;
  wire \rawregs[4][14]_i_2_n_0 ;
  wire \rawregs[4][14]_i_3_n_0 ;
  wire \rawregs[4][14]_i_4_n_0 ;
  wire \rawregs[4][14]_i_5_n_0 ;
  wire \rawregs[4][14]_i_6_n_0 ;
  wire \rawregs[4][14]_i_7_n_0 ;
  wire \rawregs[4][14]_i_8_n_0 ;
  wire \rawregs[4][14]_i_9_n_0 ;
  wire \rawregs[4][7]_i_10_n_0 ;
  wire \rawregs[4][7]_i_11_n_0 ;
  wire \rawregs[4][7]_i_12_n_0 ;
  wire \rawregs[4][7]_i_13_n_0 ;
  wire \rawregs[4][7]_i_14_n_0 ;
  wire \rawregs[4][7]_i_15_n_0 ;
  wire \rawregs[4][7]_i_16_n_0 ;
  wire \rawregs[4][7]_i_2_n_0 ;
  wire \rawregs[4][7]_i_3_n_0 ;
  wire \rawregs[4][7]_i_4_n_0 ;
  wire \rawregs[4][7]_i_5_n_0 ;
  wire \rawregs[4][7]_i_6_n_0 ;
  wire \rawregs[4][7]_i_7_n_0 ;
  wire \rawregs[4][7]_i_8_n_0 ;
  wire \rawregs[4][7]_i_9_n_0 ;
  wire \rawregs[5][10]_i_2_n_0 ;
  wire \rawregs[5][15]_i_2_n_0 ;
  wire \rawregs[8][15]_i_2_n_0 ;
  wire \rawregs[8][15]_i_3_n_0 ;
  wire \rawregs[8][15]_i_4_n_0 ;
  wire \rawregs[8][15]_i_5_n_0 ;
  wire \rawregs[8][15]_i_6_n_0 ;
  wire \rawregs[8][15]_i_7_n_0 ;
  wire \rawregs[8][15]_i_8_n_0 ;
  wire \rawregs[8][15]_i_9_n_0 ;
  wire \rawregs[8][7]_i_2_n_0 ;
  wire \rawregs[8][7]_i_3_n_0 ;
  wire \rawregs[8][7]_i_4_n_0 ;
  wire \rawregs[8][7]_i_5_n_0 ;
  wire \rawregs[8][7]_i_6_n_0 ;
  wire \rawregs[8][7]_i_7_n_0 ;
  wire \rawregs[8][7]_i_8_n_0 ;
  wire \rawregs[8][7]_i_9_n_0 ;
  wire \rawregs_reg[3][0] ;
  wire \rawregs_reg[3][10] ;
  wire \rawregs_reg[3][11] ;
  wire \rawregs_reg[3][1] ;
  wire \rawregs_reg[3][2] ;
  wire \rawregs_reg[3][4] ;
  wire \rawregs_reg[3][6] ;
  wire \rawregs_reg[3][7] ;
  wire \rawregs_reg[3][8] ;
  wire \rawregs_reg[3][9] ;
  wire [12:0]\rawregs_reg[3]_11 ;
  wire [12:0]\rawregs_reg[4][14] ;
  wire \rawregs_reg[4][14]_i_1_n_2 ;
  wire \rawregs_reg[4][14]_i_1_n_3 ;
  wire \rawregs_reg[4][14]_i_1_n_4 ;
  wire \rawregs_reg[4][14]_i_1_n_5 ;
  wire \rawregs_reg[4][14]_i_1_n_6 ;
  wire \rawregs_reg[4][14]_i_1_n_7 ;
  wire \rawregs_reg[4][7]_i_1_n_0 ;
  wire \rawregs_reg[4][7]_i_1_n_1 ;
  wire \rawregs_reg[4][7]_i_1_n_2 ;
  wire \rawregs_reg[4][7]_i_1_n_3 ;
  wire \rawregs_reg[4][7]_i_1_n_4 ;
  wire \rawregs_reg[4][7]_i_1_n_5 ;
  wire \rawregs_reg[4][7]_i_1_n_6 ;
  wire \rawregs_reg[4][7]_i_1_n_7 ;
  wire \rawregs_reg[8][15]_i_1_n_1 ;
  wire \rawregs_reg[8][15]_i_1_n_2 ;
  wire \rawregs_reg[8][15]_i_1_n_3 ;
  wire \rawregs_reg[8][15]_i_1_n_4 ;
  wire \rawregs_reg[8][15]_i_1_n_5 ;
  wire \rawregs_reg[8][15]_i_1_n_6 ;
  wire \rawregs_reg[8][15]_i_1_n_7 ;
  wire \rawregs_reg[8][7]_i_1_n_0 ;
  wire \rawregs_reg[8][7]_i_1_n_1 ;
  wire \rawregs_reg[8][7]_i_1_n_2 ;
  wire \rawregs_reg[8][7]_i_1_n_3 ;
  wire \rawregs_reg[8][7]_i_1_n_4 ;
  wire \rawregs_reg[8][7]_i_1_n_5 ;
  wire \rawregs_reg[8][7]_i_1_n_6 ;
  wire \rawregs_reg[8][7]_i_1_n_7 ;
  wire \reg_data_rd[13]_i_11_n_0 ;
  wire \reg_data_rd[13]_i_12_n_0 ;
  wire \reg_data_rd[14]_i_10_n_0 ;
  wire \reg_data_rd[14]_i_11_n_0 ;
  wire [1:0]\reg_data_rd[1]_i_2 ;
  wire [1:0]\reg_data_rd[1]_i_2_0 ;
  wire \reg_data_rd[5]_i_7_n_0 ;
  wire \reg_data_rd[5]_i_8_n_0 ;
  wire [13:0]\reg_data_rd_reg[14]_i_7_0 ;
  wire [13:0]\reg_data_rd_reg[14]_i_7_1 ;
  wire [2:0]\reg_data_rd_reg[5] ;
  wire \regacc_pre2_addr_reg[2] ;
  wire \regacc_pre2_addr_reg[2]_0 ;
  wire \regacc_pre2_addr_reg[2]_1 ;
  wire [11:0]rtt_count_meas;
  wire \rtt_count_meas[0]_i_1_n_0 ;
  wire \rtt_count_meas[10]_i_2_n_0 ;
  wire \rtt_count_meas[10]_i_3_n_0 ;
  wire \rtt_count_meas[11]_i_1_n_0 ;
  wire \rtt_count_meas[11]_i_2_n_0 ;
  wire \rtt_count_meas[11]_i_3_n_0 ;
  wire \rtt_count_meas[1]_i_1_n_0 ;
  wire \rtt_count_meas[2]_i_1_n_0 ;
  wire \rtt_count_meas[3]_i_1_n_0 ;
  wire \rtt_count_meas[4]_i_1_n_0 ;
  wire \rtt_count_meas[5]_i_1_n_0 ;
  wire \rtt_count_meas[6]_i_1_n_0 ;
  wire \rtt_count_meas[7]_i_1_n_0 ;
  wire \rtt_count_meas[8]_i_1_n_0 ;
  wire \rtt_count_meas[9]_i_1_n_0 ;
  wire \rtt_count_meas_reg[2]_0 ;
  wire [12:0]rtt_counter;
  wire \rtt_counter[0]_i_1_n_0 ;
  wire \rtt_counter[10]_i_1_n_0 ;
  wire \rtt_counter[10]_i_2_n_0 ;
  wire \rtt_counter[11]_i_1_n_0 ;
  wire \rtt_counter[12]_i_2_n_0 ;
  wire \rtt_counter[12]_i_3_n_0 ;
  wire \rtt_counter[12]_i_4_n_0 ;
  wire \rtt_counter[12]_i_5_n_0 ;
  wire \rtt_counter[1]_i_1_n_0 ;
  wire \rtt_counter[2]_i_1_n_0 ;
  wire \rtt_counter[3]_i_1_n_0 ;
  wire \rtt_counter[4]_i_1_n_0 ;
  wire \rtt_counter[5]_i_1_n_0 ;
  wire \rtt_counter[5]_i_2_n_0 ;
  wire \rtt_counter[6]_i_1_n_0 ;
  wire \rtt_counter[7]_i_1_n_0 ;
  wire \rtt_counter[8]_i_1_n_0 ;
  wire \rtt_counter[8]_i_2_n_0 ;
  wire \rtt_counter[9]_i_1_n_0 ;
  wire [0:0]\rtt_counter_reg[12]_0 ;
  wire \rtt_estimate[11]_i_1_n_0 ;
  wire \rtt_estimate[11]_i_3_n_0 ;
  wire \rtt_estimate[11]_i_4_n_0 ;
  wire \rtt_estimate[4]_i_2_n_0 ;
  wire \rtt_estimate[5]_i_2_n_0 ;
  wire \rtt_estimate[8]_i_2_n_0 ;
  wire [11:0]rtt_estimate_reg;
  wire rtt_max4;
  wire \rtt_max4[11]_i_10_n_0 ;
  wire \rtt_max4[11]_i_11_n_0 ;
  wire \rtt_max4[11]_i_12_n_0 ;
  wire \rtt_max4[11]_i_13_n_0 ;
  wire \rtt_max4[11]_i_14_n_0 ;
  wire \rtt_max4[11]_i_3_n_0 ;
  wire \rtt_max4[11]_i_4_n_0 ;
  wire \rtt_max4[11]_i_5_n_0 ;
  wire \rtt_max4[11]_i_6_n_0 ;
  wire \rtt_max4[11]_i_7_n_0 ;
  wire \rtt_max4[11]_i_8_n_0 ;
  wire \rtt_max4[11]_i_9_n_0 ;
  wire rtt_max4_min4;
  wire \rtt_max4_min4[11]_i_10_n_0 ;
  wire \rtt_max4_min4[11]_i_11_n_0 ;
  wire \rtt_max4_min4[11]_i_12_n_0 ;
  wire \rtt_max4_min4[11]_i_13_n_0 ;
  wire \rtt_max4_min4[11]_i_14_n_0 ;
  wire \rtt_max4_min4[11]_i_3_n_0 ;
  wire \rtt_max4_min4[11]_i_4_n_0 ;
  wire \rtt_max4_min4[11]_i_5_n_0 ;
  wire \rtt_max4_min4[11]_i_6_n_0 ;
  wire \rtt_max4_min4[11]_i_7_n_0 ;
  wire \rtt_max4_min4[11]_i_8_n_0 ;
  wire \rtt_max4_min4[11]_i_9_n_0 ;
  wire \rtt_max4_min4_reg[11]_i_2_n_3 ;
  wire \rtt_max4_min4_reg[11]_i_2_n_4 ;
  wire \rtt_max4_min4_reg[11]_i_2_n_5 ;
  wire \rtt_max4_min4_reg[11]_i_2_n_6 ;
  wire \rtt_max4_min4_reg[11]_i_2_n_7 ;
  wire \rtt_max4_min4_reg_n_0_[0] ;
  wire \rtt_max4_min4_reg_n_0_[10] ;
  wire \rtt_max4_min4_reg_n_0_[11] ;
  wire \rtt_max4_min4_reg_n_0_[1] ;
  wire \rtt_max4_min4_reg_n_0_[2] ;
  wire \rtt_max4_min4_reg_n_0_[3] ;
  wire \rtt_max4_min4_reg_n_0_[4] ;
  wire \rtt_max4_min4_reg_n_0_[5] ;
  wire \rtt_max4_min4_reg_n_0_[6] ;
  wire \rtt_max4_min4_reg_n_0_[7] ;
  wire \rtt_max4_min4_reg_n_0_[8] ;
  wire \rtt_max4_min4_reg_n_0_[9] ;
  wire \rtt_max4_reg[11]_i_2_n_2 ;
  wire \rtt_max4_reg[11]_i_2_n_3 ;
  wire \rtt_max4_reg[11]_i_2_n_4 ;
  wire \rtt_max4_reg[11]_i_2_n_5 ;
  wire \rtt_max4_reg[11]_i_2_n_6 ;
  wire \rtt_max4_reg[11]_i_2_n_7 ;
  wire \rtt_max4_reg_n_0_[0] ;
  wire \rtt_max4_reg_n_0_[10] ;
  wire \rtt_max4_reg_n_0_[11] ;
  wire \rtt_max4_reg_n_0_[1] ;
  wire \rtt_max4_reg_n_0_[2] ;
  wire \rtt_max4_reg_n_0_[3] ;
  wire \rtt_max4_reg_n_0_[4] ;
  wire \rtt_max4_reg_n_0_[5] ;
  wire \rtt_max4_reg_n_0_[6] ;
  wire \rtt_max4_reg_n_0_[7] ;
  wire \rtt_max4_reg_n_0_[8] ;
  wire \rtt_max4_reg_n_0_[9] ;
  wire [10:0]rtt_small_counter;
  wire \rtt_small_counter[10]_i_3_n_0 ;
  wire \rtt_small_counter[4]_i_2_n_0 ;
  wire \rtt_small_counter[5]_i_2_n_0 ;
  wire \rtt_small_counter[8]_i_2_n_0 ;
  wire \rtt_small_counter[9]_i_2_n_0 ;
  wire [0:0]\rtt_small_counter_reg[10]_0 ;
  wire \rtt_small_counter_reg_n_0_[0] ;
  wire \rtt_small_counter_reg_n_0_[10] ;
  wire \rtt_small_counter_reg_n_0_[1] ;
  wire \rtt_small_counter_reg_n_0_[2] ;
  wire \rtt_small_counter_reg_n_0_[3] ;
  wire \rtt_small_counter_reg_n_0_[4] ;
  wire \rtt_small_counter_reg_n_0_[5] ;
  wire \rtt_small_counter_reg_n_0_[6] ;
  wire \rtt_small_counter_reg_n_0_[7] ;
  wire \rtt_small_counter_reg_n_0_[8] ;
  wire \rtt_small_counter_reg_n_0_[9] ;
  wire [3:0]rtt_taken_reg;
  wire \s[seqno_hi_next]_i_2_n_0 ;
  wire \s[seqno_hi_next]_i_4_n_0 ;
  wire \s[seqno_hi_next]_i_5_n_0 ;
  wire \s[seqno_hi_next]_i_6_n_0 ;
  wire \s[seqno_hi_next]_i_7_n_0 ;
  wire \s[seqno_hi_next]_i_8_n_0 ;
  wire \s[seqno_hi_same]_i_4_n_0 ;
  wire \s[seqno_hi_same]_i_5_n_0 ;
  wire \s[seqno_hi_same]_i_7_n_0 ;
  wire [3:0]\s_reg[cur_address][0] ;
  wire \s_reg[repeat] ;
  wire \s_reg[seqno_hi_next] ;
  wire \s_reg[seqno_hi_same] ;
  wire [12:0]\s_reg[seqno_hi_same]_0 ;
  wire \s_stat[base_seqno][20]_i_1_n_0 ;
  wire \s_stat[base_seqno][31]_i_2_n_0 ;
  wire [1:1]\s_stat[conn_state]__0 ;
  wire \s_stat[max_sent] ;
  wire \s_stat[rtt_trip] ;
  wire \s_stat_reg[base_seqno][0]_0 ;
  wire \s_stat_reg[base_seqno][12]_0 ;
  wire \s_stat_reg[base_seqno][14]_0 ;
  wire [7:0]\s_stat_reg[base_seqno][15]_0 ;
  wire [0:0]\s_stat_reg[base_seqno][16]_0 ;
  wire \s_stat_reg[base_seqno][16]_1 ;
  wire [0:0]\s_stat_reg[base_seqno][1]_0 ;
  wire \s_stat_reg[base_seqno][21]_0 ;
  wire \s_stat_reg[base_seqno][28]_0 ;
  wire [12:0]\s_stat_reg[base_seqno][29]_0 ;
  wire \s_stat_reg[base_seqno][2]_0 ;
  wire \s_stat_reg[base_seqno][2]_1 ;
  wire \s_stat_reg[base_seqno][3]_0 ;
  wire \s_stat_reg[base_seqno][4]_0 ;
  wire \s_stat_reg[base_seqno][5]_0 ;
  wire \s_stat_reg[base_seqno][6]_0 ;
  wire \s_stat_reg[max_sent][15]_0 ;
  wire [10:0]\s_stat_reg[max_sent][15]_1 ;
  wire \s_stat_reg[max_sent][16]_0 ;
  wire [16:0]\s_stat_reg[max_sent][16]_1 ;
  wire [16:0]\s_stat_reg[max_sent][16]_2 ;
  wire [9:0]\s_stat_reg[rtt_est][11]_0 ;
  wire \s_stat_reg[rtt_trip][10]_0 ;
  wire \s_stat_reg[rtt_trip][11]_0 ;
  wire \s_stat_reg[rtt_trip][12]_0 ;
  wire [2:0]\s_stat_reg[rtt_trip][16]_0 ;
  wire \s_stat_reg[rtt_trip][1]_0 ;
  wire \s_stat_reg[rtt_trip][2]_0 ;
  wire \s_stat_reg[rtt_trip][3]_0 ;
  wire \s_stat_reg[rtt_trip][4]_0 ;
  wire \s_stat_reg[rtt_trip][6]_0 ;
  wire \s_stat_reg[rtt_trip][7]_0 ;
  wire \s_stat_reg[rtt_trip][8]_0 ;
  wire \s_stat_reg[rtt_trip][9]_0 ;
  wire \s_stat_reg[same_ack][0]_0 ;
  wire [0:0]\s_stat_reg[window_sz][15]_0 ;
  wire [16:0]\s_stat_reg[window_sz][15]_1 ;
  wire [14:0]\s_stat_reg[window_sz][15]_2 ;
  wire slow_counter_tick;
  wire take_rtt;
  wire take_rtt_i_10_n_0;
  wire take_rtt_i_11_n_0;
  wire take_rtt_i_12_n_0;
  wire take_rtt_i_13_n_0;
  wire take_rtt_i_14_n_0;
  wire take_rtt_i_15_n_0;
  wire take_rtt_i_16_n_0;
  wire take_rtt_i_17_n_0;
  wire take_rtt_i_18_n_0;
  wire take_rtt_i_19_n_0;
  wire take_rtt_i_1_n_0;
  wire take_rtt_i_20_n_0;
  wire take_rtt_i_21_n_0;
  wire take_rtt_i_6_n_0;
  wire take_rtt_i_7_n_0;
  wire take_rtt_i_8_n_0;
  wire take_rtt_i_9_n_0;
  wire take_rtt_reg_i_3_n_0;
  wire take_rtt_reg_i_3_n_1;
  wire take_rtt_reg_i_3_n_2;
  wire take_rtt_reg_i_3_n_3;
  wire take_rtt_reg_i_3_n_4;
  wire take_rtt_reg_i_3_n_5;
  wire take_rtt_reg_i_3_n_6;
  wire take_rtt_reg_i_3_n_7;
  wire take_rtt_reg_i_5_n_0;
  wire take_rtt_reg_i_5_n_1;
  wire take_rtt_reg_i_5_n_2;
  wire take_rtt_reg_i_5_n_3;
  wire take_rtt_reg_i_5_n_4;
  wire take_rtt_reg_i_5_n_5;
  wire take_rtt_reg_i_5_n_6;
  wire take_rtt_reg_i_5_n_7;
  wire \tcp_buffer/geqOp ;
  wire \tcp_buffer/geqOp2_in ;
  wire \tcp_buffer/geqOp4_in ;
  wire \tcp_buffer/geqOp5_in ;
  wire [16:0]\tcp_ctrl_recv[ack_seqno] ;
  wire \tcp_ctrl_recv[got_ack] ;
  wire \tcp_ctrl_recv[got_syn] ;
  wire [31:0]\tcp_ctrl_stat[base_seqno] ;
  wire [1:0]\tcp_ctrl_stat[rtt_est] ;
  wire [14:1]\tcp_ctrl_stat[rtt_trip] ;
  wire [1:0]\tcp_ctrl_stat[same_ack] ;
  wire [14:1]\tcp_ctrl_stat[window_sz] ;
  wire tcp_reset;
  wire [6:0]\tcp_state_stat[base_seqno_hi_plus_1] ;
  wire \tcp_state_stat[some_sent] ;
  wire \ts_info_counts[abort_repeat] ;
  wire \ts_info_counts[connect] ;
  wire \ts_info_counts[did_keepalive] ;
  wire \ts_info_counts[did_repeat] ;
  wire \ts_info_counts[got_ack] ;
  wire \ts_info_counts[got_meas_rtt] ;
  wire \ts_info_counts[got_syn] ;
  wire \ts_info_counts[new_rtt_est] ;
  wire \ts_info_counts[same_ack] ;
  wire \ts_info_counts[start_meas_rtt] ;
  wire \ts_info_counts[twice_same_ack] ;
  wire \w_reg[15] ;
  wire \w_reg[15]_0 ;
  wire \x_window_left[15]_i_2_n_0 ;
  wire \x_window_left[15]_i_3_n_0 ;
  wire \x_window_left[15]_i_4_n_0 ;
  wire \x_window_left[15]_i_5_n_0 ;
  wire \x_window_left[15]_i_6_n_0 ;
  wire \x_window_left[15]_i_7_n_0 ;
  wire \x_window_left[15]_i_8_n_0 ;
  wire \x_window_left[15]_i_9_n_0 ;
  wire \x_window_left[7]_i_3_n_0 ;
  wire \x_window_left[7]_i_4_n_0 ;
  wire \x_window_left[7]_i_5_n_0 ;
  wire \x_window_left[7]_i_6_n_0 ;
  wire \x_window_left[7]_i_7_n_0 ;
  wire \x_window_left[7]_i_8_n_0 ;
  wire \x_window_left[7]_i_9_n_0 ;
  wire \x_window_left_reg[15]_i_1_n_0 ;
  wire \x_window_left_reg[15]_i_1_n_1 ;
  wire \x_window_left_reg[15]_i_1_n_2 ;
  wire \x_window_left_reg[15]_i_1_n_3 ;
  wire \x_window_left_reg[15]_i_1_n_4 ;
  wire \x_window_left_reg[15]_i_1_n_5 ;
  wire \x_window_left_reg[15]_i_1_n_6 ;
  wire \x_window_left_reg[15]_i_1_n_7 ;
  wire [0:0]\x_window_left_reg[16] ;
  wire \x_window_left_reg[7] ;
  wire [0:0]\x_window_left_reg[7]_0 ;
  wire \x_window_left_reg[7]_i_1_n_0 ;
  wire \x_window_left_reg[7]_i_1_n_1 ;
  wire \x_window_left_reg[7]_i_1_n_2 ;
  wire \x_window_left_reg[7]_i_1_n_3 ;
  wire \x_window_left_reg[7]_i_1_n_4 ;
  wire \x_window_left_reg[7]_i_1_n_5 ;
  wire \x_window_left_reg[7]_i_1_n_6 ;
  wire \x_window_left_reg[7]_i_1_n_7 ;
  wire [7:0]NLW_already_sent_over_2k_reg_i_2_CO_UNCONNECTED;
  wire [7:1]NLW_already_sent_over_2k_reg_i_2_O_UNCONNECTED;
  wire [7:0]NLW_data_pst_free3_reg_i_2_O_UNCONNECTED;
  wire [7:0]NLW_data_pst_free3_reg_i_3_O_UNCONNECTED;
  wire [7:0]NLW_data_pst_free_reg_i_2_O_UNCONNECTED;
  wire [7:0]NLW_data_pst_free_reg_i_3_O_UNCONNECTED;
  wire [7:0]NLW_is_w_le_tcp_stat_max_sent_lo_reg_i_1_O_UNCONNECTED;
  wire [7:6]\NLW_packet_req_reg[send_small]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_packet_req_reg[send_small]_i_3_O_UNCONNECTED ;
  wire [7:6]\NLW_rawregs_reg[4][14]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_rawregs_reg[4][14]_i_1_O_UNCONNECTED ;
  wire [7:7]\NLW_rawregs_reg[8][15]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_rtt_max4_min4_reg[11]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_rtt_max4_min4_reg[11]_i_2_O_UNCONNECTED ;
  wire [7:6]\NLW_rtt_max4_reg[11]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_rtt_max4_reg[11]_i_2_O_UNCONNECTED ;
  wire [7:0]NLW_take_rtt_reg_i_2_CO_UNCONNECTED;
  wire [7:1]NLW_take_rtt_reg_i_2_O_UNCONNECTED;
  wire [7:0]NLW_take_rtt_reg_i_3_O_UNCONNECTED;
  wire [7:0]NLW_take_rtt_reg_i_5_O_UNCONNECTED;
  wire [7:0]\NLW_x_window_left_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_x_window_left_reg[16]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFF111F1)) 
    \FSM_onehot_s[state][0]_i_2__0 
       (.I0(\packet_req[send_syn] ),
        .I1(\packet_req[send_data] ),
        .I2(\ram_tcp_prep2[0][stat][hasdata] ),
        .I3(cur_tcp_prep),
        .I4(\ram_tcp_prep2[1][stat][hasdata] ),
        .O(\packet_req_reg[send_syn]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \FSM_sequential_s_stat[conn_state][1]_i_2 
       (.I0(\packet_done[done] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\tcp_ctrl_recv[got_syn] ),
        .I4(\tcp_ctrl_recv[got_ack] ),
        .O(\s_stat[conn_state]__0 ));
  (* FSM_ENCODED_STATES = "iSTATE:10,iSTATE0:01,iSTATE1:00,iSTATE2:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_s_stat_reg[conn_state][0] 
       (.C(clk_in),
        .CE(E),
        .D(\FSM_sequential_s_stat_reg[conn_state][0]_0 ),
        .Q(Q[0]),
        .R(tcp_reset));
  (* FSM_ENCODED_STATES = "iSTATE:10,iSTATE0:01,iSTATE1:00,iSTATE2:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_s_stat_reg[conn_state][1] 
       (.C(clk_in),
        .CE(E),
        .D(\s_stat[conn_state]__0 ),
        .Q(Q[1]),
        .R(tcp_reset));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT4 #(
    .INIT(16'hAC00)) 
    \actual_wdata[0]_i_5__0 
       (.I0(\tcp_ctrl_stat[base_seqno] [16]),
        .I1(\s_stat_reg[max_sent][16]_1 [16]),
        .I2(\packet_done[repeated] ),
        .I3(\s_reg[cur_address][0] [1]),
        .O(\s_stat_reg[base_seqno][16]_1 ));
  LUT5 #(
    .INIT(32'hFF00E400)) 
    \actual_wdata[0]_i_6__0 
       (.I0(\packet_done[repeated] ),
        .I1(\s_stat_reg[max_sent][16]_1 [0]),
        .I2(\tcp_ctrl_stat[base_seqno] [0]),
        .I3(\s_reg[cur_address][0] [2]),
        .I4(\packet_req[send_syn] ),
        .O(\s_reg[repeat] ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \actual_wdata[12]_i_4__0 
       (.I0(\tcp_ctrl_stat[base_seqno] [12]),
        .I1(\s_stat_reg[max_sent][16]_1 [12]),
        .I2(\packet_req[send_syn] ),
        .I3(\s_reg[cur_address][0] [2]),
        .I4(\packet_done[repeated] ),
        .O(\s_stat_reg[base_seqno][12]_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \actual_wdata[14]_i_5__1 
       (.I0(\tcp_ctrl_stat[base_seqno] [14]),
        .I1(\s_stat_reg[max_sent][16]_1 [14]),
        .I2(\packet_req[send_syn] ),
        .I3(\s_reg[cur_address][0] [2]),
        .I4(\packet_done[repeated] ),
        .O(\s_stat_reg[base_seqno][14]_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \actual_wdata[2]_i_5__0 
       (.I0(\tcp_ctrl_stat[base_seqno] [2]),
        .I1(\s_stat_reg[max_sent][16]_1 [2]),
        .I2(\packet_req[send_syn] ),
        .I3(\s_reg[cur_address][0] [2]),
        .I4(\packet_done[repeated] ),
        .O(\s_stat_reg[base_seqno][2]_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \actual_wdata[3]_i_5__0 
       (.I0(\tcp_ctrl_stat[base_seqno] [3]),
        .I1(\s_stat_reg[max_sent][16]_1 [3]),
        .I2(\packet_req[send_syn] ),
        .I3(\s_reg[cur_address][0] [2]),
        .I4(\packet_done[repeated] ),
        .O(\s_stat_reg[base_seqno][3]_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \actual_wdata[4]_i_5__0 
       (.I0(\tcp_ctrl_stat[base_seqno] [4]),
        .I1(\s_stat_reg[max_sent][16]_1 [4]),
        .I2(\packet_req[send_syn] ),
        .I3(\s_reg[cur_address][0] [2]),
        .I4(\packet_done[repeated] ),
        .O(\s_stat_reg[base_seqno][4]_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \actual_wdata[5]_i_5__0 
       (.I0(\tcp_ctrl_stat[base_seqno] [5]),
        .I1(\s_stat_reg[max_sent][16]_1 [5]),
        .I2(\packet_req[send_syn] ),
        .I3(\s_reg[cur_address][0] [2]),
        .I4(\packet_done[repeated] ),
        .O(\s_stat_reg[base_seqno][5]_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \actual_wdata[6]_i_5__0 
       (.I0(\tcp_ctrl_stat[base_seqno] [6]),
        .I1(\s_stat_reg[max_sent][16]_1 [6]),
        .I2(\packet_req[send_syn] ),
        .I3(\s_reg[cur_address][0] [2]),
        .I4(\packet_done[repeated] ),
        .O(\s_stat_reg[base_seqno][6]_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAA00C0)) 
    allow_small_i_1
       (.I0(\packet_done[payload_limited] ),
        .I1(slow_counter_tick),
        .I2(\rtt_small_counter[10]_i_3_n_0 ),
        .I3(\rtt_small_counter_reg_n_0_[10] ),
        .I4(\s_stat[max_sent] ),
        .I5(allow_small_reg_n_0),
        .O(allow_small_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    allow_small_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(allow_small_i_1_n_0),
        .Q(allow_small_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \already_sent[10]_i_2 
       (.I0(\s_stat_reg[max_sent][16]_1 [15]),
        .I1(\tcp_ctrl_stat[base_seqno] [15]),
        .O(\already_sent[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \already_sent[10]_i_3 
       (.I0(\s_stat_reg[max_sent][16]_1 [14]),
        .I1(\tcp_ctrl_stat[base_seqno] [14]),
        .O(\already_sent[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \already_sent[10]_i_4 
       (.I0(\s_stat_reg[max_sent][16]_1 [13]),
        .I1(\tcp_ctrl_stat[base_seqno] [13]),
        .O(\already_sent[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \already_sent[10]_i_5 
       (.I0(\s_stat_reg[max_sent][16]_1 [12]),
        .I1(\tcp_ctrl_stat[base_seqno] [12]),
        .O(\already_sent[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \already_sent[10]_i_6 
       (.I0(\s_stat_reg[max_sent][16]_1 [11]),
        .I1(\tcp_ctrl_stat[base_seqno] [11]),
        .O(\already_sent[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \already_sent[10]_i_7 
       (.I0(\s_stat_reg[max_sent][16]_1 [10]),
        .I1(\tcp_ctrl_stat[base_seqno] [10]),
        .O(\already_sent[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \already_sent[10]_i_8 
       (.I0(\s_stat_reg[max_sent][16]_1 [9]),
        .I1(\tcp_ctrl_stat[base_seqno] [9]),
        .O(\already_sent[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \already_sent[10]_i_9 
       (.I0(\s_stat_reg[max_sent][16]_1 [8]),
        .I1(\tcp_ctrl_stat[base_seqno] [8]),
        .O(\already_sent[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \already_sent[7]_i_2 
       (.I0(\s_stat_reg[max_sent][16]_1 [7]),
        .I1(\tcp_ctrl_stat[base_seqno] [7]),
        .O(\already_sent[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \already_sent[7]_i_3 
       (.I0(\s_stat_reg[max_sent][16]_1 [6]),
        .I1(\tcp_ctrl_stat[base_seqno] [6]),
        .O(\already_sent[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \already_sent[7]_i_4 
       (.I0(\s_stat_reg[max_sent][16]_1 [5]),
        .I1(\tcp_ctrl_stat[base_seqno] [5]),
        .O(\already_sent[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \already_sent[7]_i_5 
       (.I0(\s_stat_reg[max_sent][16]_1 [4]),
        .I1(\tcp_ctrl_stat[base_seqno] [4]),
        .O(\already_sent[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \already_sent[7]_i_6 
       (.I0(\s_stat_reg[max_sent][16]_1 [3]),
        .I1(\tcp_ctrl_stat[base_seqno] [3]),
        .O(\already_sent[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \already_sent[7]_i_7 
       (.I0(\s_stat_reg[max_sent][16]_1 [2]),
        .I1(\tcp_ctrl_stat[base_seqno] [2]),
        .O(\already_sent[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \already_sent[7]_i_8 
       (.I0(\s_stat_reg[max_sent][16]_1 [1]),
        .I1(\tcp_ctrl_stat[base_seqno] [1]),
        .O(\already_sent[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \already_sent[7]_i_9 
       (.I0(\s_stat_reg[max_sent][16]_1 [0]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .O(\already_sent[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    already_sent_over_2k_i_1
       (.I0(\already_sent_reg[10]_i_1_n_8 ),
        .I1(already_sent_over_2k_reg_i_2_n_15),
        .I2(\already_sent_reg[10]_i_1_n_10 ),
        .I3(\already_sent_reg[10]_i_1_n_9 ),
        .I4(\already_sent_reg[10]_i_1_n_11 ),
        .I5(\already_sent_reg[10]_i_1_n_12 ),
        .O(\s_stat_reg[max_sent][15]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    already_sent_over_2k_i_3
       (.I0(\s_stat_reg[max_sent][16]_1 [16]),
        .I1(\tcp_ctrl_stat[base_seqno] [16]),
        .O(already_sent_over_2k_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 already_sent_over_2k_reg_i_2
       (.CI(\already_sent_reg[10]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(NLW_already_sent_over_2k_reg_i_2_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_already_sent_over_2k_reg_i_2_O_UNCONNECTED[7:1],already_sent_over_2k_reg_i_2_n_15}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,already_sent_over_2k_i_3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \already_sent_reg[10]_i_1 
       (.CI(\already_sent_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\already_sent_reg[10]_i_1_n_0 ,\already_sent_reg[10]_i_1_n_1 ,\already_sent_reg[10]_i_1_n_2 ,\already_sent_reg[10]_i_1_n_3 ,\already_sent_reg[10]_i_1_n_4 ,\already_sent_reg[10]_i_1_n_5 ,\already_sent_reg[10]_i_1_n_6 ,\already_sent_reg[10]_i_1_n_7 }),
        .DI(\s_stat_reg[max_sent][16]_1 [15:8]),
        .O({\already_sent_reg[10]_i_1_n_8 ,\already_sent_reg[10]_i_1_n_9 ,\already_sent_reg[10]_i_1_n_10 ,\already_sent_reg[10]_i_1_n_11 ,\already_sent_reg[10]_i_1_n_12 ,\s_stat_reg[max_sent][15]_1 [10:8]}),
        .S({\already_sent[10]_i_2_n_0 ,\already_sent[10]_i_3_n_0 ,\already_sent[10]_i_4_n_0 ,\already_sent[10]_i_5_n_0 ,\already_sent[10]_i_6_n_0 ,\already_sent[10]_i_7_n_0 ,\already_sent[10]_i_8_n_0 ,\already_sent[10]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \already_sent_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\already_sent_reg[7]_i_1_n_0 ,\already_sent_reg[7]_i_1_n_1 ,\already_sent_reg[7]_i_1_n_2 ,\already_sent_reg[7]_i_1_n_3 ,\already_sent_reg[7]_i_1_n_4 ,\already_sent_reg[7]_i_1_n_5 ,\already_sent_reg[7]_i_1_n_6 ,\already_sent_reg[7]_i_1_n_7 }),
        .DI(\s_stat_reg[max_sent][16]_1 [7:0]),
        .O(\s_stat_reg[max_sent][15]_1 [7:0]),
        .S({\already_sent[7]_i_2_n_0 ,\already_sent[7]_i_3_n_0 ,\already_sent[7]_i_4_n_0 ,\already_sent[7]_i_5_n_0 ,\already_sent[7]_i_6_n_0 ,\already_sent[7]_i_7_n_0 ,\already_sent[7]_i_8_n_0 ,\already_sent[7]_i_9_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    data_pst_free3_i_1
       (.I0(\tcp_buffer/geqOp2_in ),
        .I1(data_pst_free_reg),
        .I2(\tcp_buffer/geqOp ),
        .O(data_pst_free30));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    data_pst_free3_i_10
       (.I0(\astat[filled] [13]),
        .I1(\astat[filled] [11]),
        .I2(\rawregs[5][15]_i_2_n_0 ),
        .I3(\astat[filled] [10]),
        .I4(\astat[filled] [12]),
        .O(data_pst_free3_i_10_n_0));
  LUT4 #(
    .INIT(16'hA204)) 
    data_pst_free3_i_11
       (.I0(\astat[filled] [11]),
        .I1(\rawregs[5][15]_i_2_n_0 ),
        .I2(\astat[filled] [10]),
        .I3(\astat[filled] [12]),
        .O(data_pst_free3_i_11_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    data_pst_free3_i_12
       (.I0(\rawregs[5][15]_i_2_n_0 ),
        .I1(\astat[filled] [10]),
        .I2(\base_fill_reg[13] [9]),
        .O(data_pst_free3_i_12_n_0));
  LUT5 #(
    .INIT(32'hAA8A0010)) 
    data_pst_free3_i_13
       (.I0(\astat[filled] [8]),
        .I1(\astat[filled] [6]),
        .I2(\rawregs[5][10]_i_2_n_0 ),
        .I3(\astat[filled] [5]),
        .I4(\astat[filled] [7]),
        .O(data_pst_free3_i_13_n_0));
  LUT3 #(
    .INIT(8'h24)) 
    data_pst_free3_i_14
       (.I0(\astat[filled] [6]),
        .I1(\rawregs[5][10]_i_2_n_0 ),
        .I2(\astat[filled] [5]),
        .O(data_pst_free3_i_14_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA800000001)) 
    data_pst_free3_i_15
       (.I0(\astat[filled] [4]),
        .I1(\astat[filled] [2]),
        .I2(\tcp_ctrl_stat[base_seqno] [0]),
        .I3(\astat[filled] [0]),
        .I4(\astat[filled] [1]),
        .I5(\astat[filled] [3]),
        .O(data_pst_free3_i_15_n_0));
  LUT4 #(
    .INIT(16'hA801)) 
    data_pst_free3_i_16
       (.I0(\astat[filled] [2]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .I2(\astat[filled] [0]),
        .I3(\astat[filled] [1]),
        .O(data_pst_free3_i_16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    data_pst_free3_i_17
       (.I0(\astat[filled] [0]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .O(data_pst_free3_i_17_n_0));
  LUT5 #(
    .INIT(32'h00000010)) 
    data_pst_free3_i_18
       (.I0(\astat[filled] [12]),
        .I1(\astat[filled] [10]),
        .I2(\rawregs[5][15]_i_2_n_0 ),
        .I3(\astat[filled] [11]),
        .I4(\astat[filled] [13]),
        .O(data_pst_free3_i_18_n_0));
  LUT4 #(
    .INIT(16'h0059)) 
    data_pst_free3_i_19
       (.I0(\astat[filled] [11]),
        .I1(\rawregs[5][15]_i_2_n_0 ),
        .I2(\astat[filled] [10]),
        .I3(\astat[filled] [12]),
        .O(data_pst_free3_i_19_n_0));
  LUT3 #(
    .INIT(8'hF9)) 
    data_pst_free3_i_20
       (.I0(\rawregs[5][15]_i_2_n_0 ),
        .I1(\astat[filled] [10]),
        .I2(\base_fill_reg[13] [9]),
        .O(data_pst_free3_i_20_n_0));
  LUT5 #(
    .INIT(32'h5575FFEF)) 
    data_pst_free3_i_21
       (.I0(\astat[filled] [8]),
        .I1(\astat[filled] [6]),
        .I2(\rawregs[5][10]_i_2_n_0 ),
        .I3(\astat[filled] [5]),
        .I4(\astat[filled] [7]),
        .O(data_pst_free3_i_21_n_0));
  LUT3 #(
    .INIT(8'hDB)) 
    data_pst_free3_i_22
       (.I0(\astat[filled] [6]),
        .I1(\rawregs[5][10]_i_2_n_0 ),
        .I2(\astat[filled] [5]),
        .O(data_pst_free3_i_22_n_0));
  LUT4 #(
    .INIT(16'h57FE)) 
    data_pst_free3_i_23
       (.I0(\astat[filled] [2]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .I2(\astat[filled] [0]),
        .I3(\astat[filled] [1]),
        .O(data_pst_free3_i_23_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    data_pst_free3_i_24
       (.I0(\astat[filled] [0]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .O(data_pst_free3_i_24_n_0));
  LUT5 #(
    .INIT(32'h55555565)) 
    data_pst_free3_i_25
       (.I0(\astat[filled] [13]),
        .I1(\astat[filled] [11]),
        .I2(\rawregs[5][15]_i_2_n_0 ),
        .I3(\astat[filled] [10]),
        .I4(\astat[filled] [12]),
        .O(data_pst_free3_i_25_n_0));
  LUT4 #(
    .INIT(16'h04A2)) 
    data_pst_free3_i_26
       (.I0(\astat[filled] [11]),
        .I1(\rawregs[5][15]_i_2_n_0 ),
        .I2(\astat[filled] [10]),
        .I3(\astat[filled] [12]),
        .O(data_pst_free3_i_26_n_0));
  LUT3 #(
    .INIT(8'h06)) 
    data_pst_free3_i_27
       (.I0(\rawregs[5][15]_i_2_n_0 ),
        .I1(\astat[filled] [10]),
        .I2(\base_fill_reg[13] [9]),
        .O(data_pst_free3_i_27_n_0));
  LUT5 #(
    .INIT(32'hAA8A0010)) 
    data_pst_free3_i_28
       (.I0(\astat[filled] [8]),
        .I1(\astat[filled] [6]),
        .I2(\rawregs[5][10]_i_2_n_0 ),
        .I3(\astat[filled] [5]),
        .I4(\astat[filled] [7]),
        .O(data_pst_free3_i_28_n_0));
  LUT3 #(
    .INIT(8'h24)) 
    data_pst_free3_i_29
       (.I0(\astat[filled] [6]),
        .I1(\rawregs[5][10]_i_2_n_0 ),
        .I2(\astat[filled] [5]),
        .O(data_pst_free3_i_29_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA800000001)) 
    data_pst_free3_i_30
       (.I0(\astat[filled] [4]),
        .I1(\astat[filled] [2]),
        .I2(\tcp_ctrl_stat[base_seqno] [0]),
        .I3(\astat[filled] [0]),
        .I4(\astat[filled] [1]),
        .I5(\astat[filled] [3]),
        .O(data_pst_free3_i_30_n_0));
  LUT4 #(
    .INIT(16'hA801)) 
    data_pst_free3_i_31
       (.I0(\astat[filled] [2]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .I2(\astat[filled] [0]),
        .I3(\astat[filled] [1]),
        .O(data_pst_free3_i_31_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    data_pst_free3_i_32
       (.I0(\astat[filled] [0]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .O(data_pst_free3_i_32_n_0));
  LUT5 #(
    .INIT(32'h55555575)) 
    data_pst_free3_i_4
       (.I0(\astat[filled] [13]),
        .I1(\astat[filled] [11]),
        .I2(\rawregs[5][15]_i_2_n_0 ),
        .I3(\astat[filled] [10]),
        .I4(\astat[filled] [12]),
        .O(data_pst_free3_i_4_n_0));
  LUT4 #(
    .INIT(16'h5DFB)) 
    data_pst_free3_i_5
       (.I0(\astat[filled] [11]),
        .I1(\rawregs[5][15]_i_2_n_0 ),
        .I2(\astat[filled] [10]),
        .I3(\astat[filled] [12]),
        .O(data_pst_free3_i_5_n_0));
  LUT5 #(
    .INIT(32'h5575FFEF)) 
    data_pst_free3_i_6
       (.I0(\astat[filled] [8]),
        .I1(\astat[filled] [6]),
        .I2(\rawregs[5][10]_i_2_n_0 ),
        .I3(\astat[filled] [5]),
        .I4(\astat[filled] [7]),
        .O(data_pst_free3_i_6_n_0));
  LUT3 #(
    .INIT(8'hDB)) 
    data_pst_free3_i_7
       (.I0(\astat[filled] [6]),
        .I1(\rawregs[5][10]_i_2_n_0 ),
        .I2(\astat[filled] [5]),
        .O(data_pst_free3_i_7_n_0));
  LUT4 #(
    .INIT(16'h57FE)) 
    data_pst_free3_i_8
       (.I0(\astat[filled] [2]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .I2(\astat[filled] [0]),
        .I3(\astat[filled] [1]),
        .O(data_pst_free3_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    data_pst_free3_i_9
       (.I0(\astat[filled] [0]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .O(data_pst_free3_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 data_pst_free3_reg_i_2
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\tcp_buffer/geqOp2_in ,data_pst_free3_reg_i_2_n_1,data_pst_free3_reg_i_2_n_2,data_pst_free3_reg_i_2_n_3,data_pst_free3_reg_i_2_n_4,data_pst_free3_reg_i_2_n_5,data_pst_free3_reg_i_2_n_6,data_pst_free3_reg_i_2_n_7}),
        .DI({data_pst_free3_i_4_n_0,data_pst_free3_i_5_n_0,1'b0,data_pst_free3_i_6_n_0,data_pst_free3_i_7_n_0,data_pst_free_i_9_n_0,data_pst_free3_i_8_n_0,data_pst_free3_i_9_n_0}),
        .O(NLW_data_pst_free3_reg_i_2_O_UNCONNECTED[7:0]),
        .S({data_pst_free3_i_10_n_0,data_pst_free3_i_11_n_0,data_pst_free3_i_12_n_0,data_pst_free3_i_13_n_0,data_pst_free3_i_14_n_0,data_pst_free3_i_15_n_0,data_pst_free3_i_16_n_0,data_pst_free3_i_17_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 data_pst_free3_reg_i_3
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\tcp_buffer/geqOp ,data_pst_free3_reg_i_3_n_1,data_pst_free3_reg_i_3_n_2,data_pst_free3_reg_i_3_n_3,data_pst_free3_reg_i_3_n_4,data_pst_free3_reg_i_3_n_5,data_pst_free3_reg_i_3_n_6,data_pst_free3_reg_i_3_n_7}),
        .DI({data_pst_free3_i_18_n_0,data_pst_free3_i_19_n_0,data_pst_free3_i_20_n_0,data_pst_free3_i_21_n_0,data_pst_free3_i_22_n_0,data_pst_free_i_9_n_0,data_pst_free3_i_23_n_0,data_pst_free3_i_24_n_0}),
        .O(NLW_data_pst_free3_reg_i_3_O_UNCONNECTED[7:0]),
        .S({data_pst_free3_i_25_n_0,data_pst_free3_i_26_n_0,data_pst_free3_i_27_n_0,data_pst_free3_i_28_n_0,data_pst_free3_i_29_n_0,data_pst_free3_i_30_n_0,data_pst_free3_i_31_n_0,data_pst_free3_i_32_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    data_pst_free_i_1
       (.I0(\tcp_buffer/geqOp5_in ),
        .I1(data_pst_free_reg),
        .I2(\tcp_buffer/geqOp4_in ),
        .O(data_pst_free0));
  LUT4 #(
    .INIT(16'h57FE)) 
    data_pst_free_i_10
       (.I0(\astat[filled] [2]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .I2(\astat[filled] [0]),
        .I3(\astat[filled] [1]),
        .O(data_pst_free_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    data_pst_free_i_11
       (.I0(\astat[filled] [0]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .O(data_pst_free_i_11_n_0));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    data_pst_free_i_12
       (.I0(\astat[filled] [13]),
        .I1(\astat[filled] [11]),
        .I2(\rawregs[5][15]_i_2_n_0 ),
        .I3(\astat[filled] [10]),
        .I4(\astat[filled] [12]),
        .O(data_pst_free_i_12_n_0));
  LUT4 #(
    .INIT(16'hA204)) 
    data_pst_free_i_13
       (.I0(\astat[filled] [11]),
        .I1(\rawregs[5][15]_i_2_n_0 ),
        .I2(\astat[filled] [10]),
        .I3(\astat[filled] [12]),
        .O(data_pst_free_i_13_n_0));
  LUT3 #(
    .INIT(8'h60)) 
    data_pst_free_i_14
       (.I0(\rawregs[5][15]_i_2_n_0 ),
        .I1(\astat[filled] [10]),
        .I2(\base_fill_reg[13] [9]),
        .O(data_pst_free_i_14_n_0));
  LUT5 #(
    .INIT(32'hAA8A0010)) 
    data_pst_free_i_15
       (.I0(\astat[filled] [8]),
        .I1(\astat[filled] [6]),
        .I2(\rawregs[5][10]_i_2_n_0 ),
        .I3(\astat[filled] [5]),
        .I4(\astat[filled] [7]),
        .O(data_pst_free_i_15_n_0));
  LUT3 #(
    .INIT(8'h24)) 
    data_pst_free_i_16
       (.I0(\astat[filled] [6]),
        .I1(\rawregs[5][10]_i_2_n_0 ),
        .I2(\astat[filled] [5]),
        .O(data_pst_free_i_16_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA800000001)) 
    data_pst_free_i_17
       (.I0(\astat[filled] [4]),
        .I1(\astat[filled] [2]),
        .I2(\tcp_ctrl_stat[base_seqno] [0]),
        .I3(\astat[filled] [0]),
        .I4(\astat[filled] [1]),
        .I5(\astat[filled] [3]),
        .O(data_pst_free_i_17_n_0));
  LUT4 #(
    .INIT(16'hA801)) 
    data_pst_free_i_18
       (.I0(\astat[filled] [2]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .I2(\astat[filled] [0]),
        .I3(\astat[filled] [1]),
        .O(data_pst_free_i_18_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    data_pst_free_i_19
       (.I0(\astat[filled] [0]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .O(data_pst_free_i_19_n_0));
  LUT5 #(
    .INIT(32'h55555575)) 
    data_pst_free_i_20
       (.I0(\astat[filled] [13]),
        .I1(\astat[filled] [11]),
        .I2(\rawregs[5][15]_i_2_n_0 ),
        .I3(\astat[filled] [10]),
        .I4(\astat[filled] [12]),
        .O(data_pst_free_i_20_n_0));
  LUT4 #(
    .INIT(16'h0059)) 
    data_pst_free_i_21
       (.I0(\astat[filled] [11]),
        .I1(\rawregs[5][15]_i_2_n_0 ),
        .I2(\astat[filled] [10]),
        .I3(\astat[filled] [12]),
        .O(data_pst_free_i_21_n_0));
  LUT3 #(
    .INIT(8'hF9)) 
    data_pst_free_i_22
       (.I0(\rawregs[5][15]_i_2_n_0 ),
        .I1(\astat[filled] [10]),
        .I2(\base_fill_reg[13] [9]),
        .O(data_pst_free_i_22_n_0));
  LUT5 #(
    .INIT(32'h5575FFEF)) 
    data_pst_free_i_23
       (.I0(\astat[filled] [8]),
        .I1(\astat[filled] [6]),
        .I2(\rawregs[5][10]_i_2_n_0 ),
        .I3(\astat[filled] [5]),
        .I4(\astat[filled] [7]),
        .O(data_pst_free_i_23_n_0));
  LUT3 #(
    .INIT(8'hDB)) 
    data_pst_free_i_24
       (.I0(\astat[filled] [6]),
        .I1(\rawregs[5][10]_i_2_n_0 ),
        .I2(\astat[filled] [5]),
        .O(data_pst_free_i_24_n_0));
  LUT4 #(
    .INIT(16'h57FE)) 
    data_pst_free_i_25
       (.I0(\astat[filled] [2]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .I2(\astat[filled] [0]),
        .I3(\astat[filled] [1]),
        .O(data_pst_free_i_25_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    data_pst_free_i_26
       (.I0(\astat[filled] [0]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .O(data_pst_free_i_26_n_0));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    data_pst_free_i_27
       (.I0(\astat[filled] [13]),
        .I1(\astat[filled] [11]),
        .I2(\rawregs[5][15]_i_2_n_0 ),
        .I3(\astat[filled] [10]),
        .I4(\astat[filled] [12]),
        .O(data_pst_free_i_27_n_0));
  LUT4 #(
    .INIT(16'h04A2)) 
    data_pst_free_i_28
       (.I0(\astat[filled] [11]),
        .I1(\rawregs[5][15]_i_2_n_0 ),
        .I2(\astat[filled] [10]),
        .I3(\astat[filled] [12]),
        .O(data_pst_free_i_28_n_0));
  LUT3 #(
    .INIT(8'h06)) 
    data_pst_free_i_29
       (.I0(\rawregs[5][15]_i_2_n_0 ),
        .I1(\astat[filled] [10]),
        .I2(\base_fill_reg[13] [9]),
        .O(data_pst_free_i_29_n_0));
  LUT5 #(
    .INIT(32'hAA8A0010)) 
    data_pst_free_i_30
       (.I0(\astat[filled] [8]),
        .I1(\astat[filled] [6]),
        .I2(\rawregs[5][10]_i_2_n_0 ),
        .I3(\astat[filled] [5]),
        .I4(\astat[filled] [7]),
        .O(data_pst_free_i_30_n_0));
  LUT3 #(
    .INIT(8'h24)) 
    data_pst_free_i_31
       (.I0(\astat[filled] [6]),
        .I1(\rawregs[5][10]_i_2_n_0 ),
        .I2(\astat[filled] [5]),
        .O(data_pst_free_i_31_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA800000001)) 
    data_pst_free_i_32
       (.I0(\astat[filled] [4]),
        .I1(\astat[filled] [2]),
        .I2(\tcp_ctrl_stat[base_seqno] [0]),
        .I3(\astat[filled] [0]),
        .I4(\astat[filled] [1]),
        .I5(\astat[filled] [3]),
        .O(data_pst_free_i_32_n_0));
  LUT4 #(
    .INIT(16'hA801)) 
    data_pst_free_i_33
       (.I0(\astat[filled] [2]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .I2(\astat[filled] [0]),
        .I3(\astat[filled] [1]),
        .O(data_pst_free_i_33_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    data_pst_free_i_34
       (.I0(\astat[filled] [0]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .O(data_pst_free_i_34_n_0));
  LUT5 #(
    .INIT(32'h55555575)) 
    data_pst_free_i_4
       (.I0(\astat[filled] [13]),
        .I1(\astat[filled] [11]),
        .I2(\rawregs[5][15]_i_2_n_0 ),
        .I3(\astat[filled] [10]),
        .I4(\astat[filled] [12]),
        .O(data_pst_free_i_4_n_0));
  LUT4 #(
    .INIT(16'h5DFB)) 
    data_pst_free_i_5
       (.I0(\astat[filled] [11]),
        .I1(\rawregs[5][15]_i_2_n_0 ),
        .I2(\astat[filled] [10]),
        .I3(\astat[filled] [12]),
        .O(data_pst_free_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    data_pst_free_i_6
       (.I0(\rawregs[5][15]_i_2_n_0 ),
        .I1(\astat[filled] [10]),
        .O(data_pst_free_i_6_n_0));
  LUT5 #(
    .INIT(32'h5575FFEF)) 
    data_pst_free_i_7
       (.I0(\astat[filled] [8]),
        .I1(\astat[filled] [6]),
        .I2(\rawregs[5][10]_i_2_n_0 ),
        .I3(\astat[filled] [5]),
        .I4(\astat[filled] [7]),
        .O(data_pst_free_i_7_n_0));
  LUT3 #(
    .INIT(8'hDB)) 
    data_pst_free_i_8
       (.I0(\astat[filled] [6]),
        .I1(\rawregs[5][10]_i_2_n_0 ),
        .I2(\astat[filled] [5]),
        .O(data_pst_free_i_8_n_0));
  LUT6 #(
    .INIT(64'h55555557FFFFFFFE)) 
    data_pst_free_i_9
       (.I0(\astat[filled] [4]),
        .I1(\astat[filled] [2]),
        .I2(\tcp_ctrl_stat[base_seqno] [0]),
        .I3(\astat[filled] [0]),
        .I4(\astat[filled] [1]),
        .I5(\astat[filled] [3]),
        .O(data_pst_free_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 data_pst_free_reg_i_2
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\tcp_buffer/geqOp5_in ,data_pst_free_reg_i_2_n_1,data_pst_free_reg_i_2_n_2,data_pst_free_reg_i_2_n_3,data_pst_free_reg_i_2_n_4,data_pst_free_reg_i_2_n_5,data_pst_free_reg_i_2_n_6,data_pst_free_reg_i_2_n_7}),
        .DI({data_pst_free_i_4_n_0,data_pst_free_i_5_n_0,data_pst_free_i_6_n_0,data_pst_free_i_7_n_0,data_pst_free_i_8_n_0,data_pst_free_i_9_n_0,data_pst_free_i_10_n_0,data_pst_free_i_11_n_0}),
        .O(NLW_data_pst_free_reg_i_2_O_UNCONNECTED[7:0]),
        .S({data_pst_free_i_12_n_0,data_pst_free_i_13_n_0,data_pst_free_i_14_n_0,data_pst_free_i_15_n_0,data_pst_free_i_16_n_0,data_pst_free_i_17_n_0,data_pst_free_i_18_n_0,data_pst_free_i_19_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 data_pst_free_reg_i_3
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\tcp_buffer/geqOp4_in ,data_pst_free_reg_i_3_n_1,data_pst_free_reg_i_3_n_2,data_pst_free_reg_i_3_n_3,data_pst_free_reg_i_3_n_4,data_pst_free_reg_i_3_n_5,data_pst_free_reg_i_3_n_6,data_pst_free_reg_i_3_n_7}),
        .DI({data_pst_free_i_20_n_0,data_pst_free_i_21_n_0,data_pst_free_i_22_n_0,data_pst_free_i_23_n_0,data_pst_free_i_24_n_0,data_pst_free_i_9_n_0,data_pst_free_i_25_n_0,data_pst_free_i_26_n_0}),
        .O(NLW_data_pst_free_reg_i_3_O_UNCONNECTED[7:0]),
        .S({data_pst_free_i_27_n_0,data_pst_free_i_28_n_0,data_pst_free_i_29_n_0,data_pst_free_i_30_n_0,data_pst_free_i_31_n_0,data_pst_free_i_32_n_0,data_pst_free_i_33_n_0,data_pst_free_i_34_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \info_counts[connect]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\tcp_ctrl_recv[got_ack] ),
        .O(\info_counts[connect]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \info_counts[new_rtt_est]_i_1 
       (.I0(rtt_taken_reg[0]),
        .I1(rtt_taken_reg[1]),
        .I2(take_rtt),
        .I3(rtt_taken_reg[3]),
        .I4(rtt_taken_reg[2]),
        .O(\info_counts[new_rtt_est]_i_1_n_0 ));
  FDRE \info_counts_reg[abort_repeat] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[abort_repeat]_0 ),
        .Q(\ts_info_counts[abort_repeat] ),
        .R(1'b0));
  FDRE \info_counts_reg[connect] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts[connect]_i_1_n_0 ),
        .Q(\ts_info_counts[connect] ),
        .R(1'b0));
  FDRE \info_counts_reg[did_keepalive] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[did_keepalive]_0 ),
        .Q(\ts_info_counts[did_keepalive] ),
        .R(1'b0));
  FDRE \info_counts_reg[did_repeat] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[did_repeat]_0 ),
        .Q(\ts_info_counts[did_repeat] ),
        .R(1'b0));
  FDRE \info_counts_reg[got_ack] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\tcp_ctrl_recv[got_ack] ),
        .Q(\ts_info_counts[got_ack] ),
        .R(1'b0));
  FDRE \info_counts_reg[got_meas_rtt] 
       (.C(clk_in),
        .CE(1'b1),
        .D(take_rtt_i_1_n_0),
        .Q(\ts_info_counts[got_meas_rtt] ),
        .R(1'b0));
  FDRE \info_counts_reg[got_syn] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\tcp_ctrl_recv[got_syn] ),
        .Q(\ts_info_counts[got_syn] ),
        .R(1'b0));
  FDRE \info_counts_reg[new_rtt_est] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts[new_rtt_est]_i_1_n_0 ),
        .Q(\ts_info_counts[new_rtt_est] ),
        .R(1'b0));
  FDRE \info_counts_reg[same_ack] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[same_ack]_0 ),
        .Q(\ts_info_counts[same_ack] ),
        .R(1'b0));
  FDRE \info_counts_reg[start_meas_rtt] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_stat[rtt_trip] ),
        .Q(\ts_info_counts[start_meas_rtt] ),
        .R(1'b0));
  FDRE \info_counts_reg[twice_same_ack] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\info_counts_reg[twice_same_ack]_0 ),
        .Q(\ts_info_counts[twice_same_ack] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'h9)) 
    is_tcp_stat_max_sent16_eq_base_seqno16_i_1
       (.I0(\s_stat_reg[max_sent][16]_1 [16]),
        .I1(\tcp_ctrl_stat[base_seqno] [16]),
        .O(\s_stat_reg[max_sent][16]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    is_w_ge_tcp_stat_base_seqno_lo_i_10
       (.I0(\tcp_ctrl_stat[base_seqno] [15]),
        .I1(D[15]),
        .I2(\tcp_ctrl_stat[base_seqno] [14]),
        .I3(D[14]),
        .O(\s_stat_reg[base_seqno][15]_0 [7]));
  LUT4 #(
    .INIT(16'h9009)) 
    is_w_ge_tcp_stat_base_seqno_lo_i_11
       (.I0(\tcp_ctrl_stat[base_seqno] [13]),
        .I1(D[13]),
        .I2(\tcp_ctrl_stat[base_seqno] [12]),
        .I3(D[12]),
        .O(\s_stat_reg[base_seqno][15]_0 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    is_w_ge_tcp_stat_base_seqno_lo_i_12
       (.I0(\tcp_ctrl_stat[base_seqno] [11]),
        .I1(D[11]),
        .I2(\tcp_ctrl_stat[base_seqno] [10]),
        .I3(D[10]),
        .O(\s_stat_reg[base_seqno][15]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    is_w_ge_tcp_stat_base_seqno_lo_i_13
       (.I0(\tcp_ctrl_stat[base_seqno] [9]),
        .I1(D[9]),
        .I2(\tcp_ctrl_stat[base_seqno] [8]),
        .I3(D[8]),
        .O(\s_stat_reg[base_seqno][15]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    is_w_ge_tcp_stat_base_seqno_lo_i_14
       (.I0(\tcp_ctrl_stat[base_seqno] [7]),
        .I1(D[7]),
        .I2(\tcp_ctrl_stat[base_seqno] [6]),
        .I3(D[6]),
        .O(\s_stat_reg[base_seqno][15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    is_w_ge_tcp_stat_base_seqno_lo_i_15
       (.I0(\tcp_ctrl_stat[base_seqno] [5]),
        .I1(D[5]),
        .I2(\tcp_ctrl_stat[base_seqno] [4]),
        .I3(D[4]),
        .O(\s_stat_reg[base_seqno][15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    is_w_ge_tcp_stat_base_seqno_lo_i_16
       (.I0(\tcp_ctrl_stat[base_seqno] [3]),
        .I1(D[3]),
        .I2(\tcp_ctrl_stat[base_seqno] [2]),
        .I3(D[2]),
        .O(\s_stat_reg[base_seqno][15]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    is_w_ge_tcp_stat_base_seqno_lo_i_17
       (.I0(\tcp_ctrl_stat[base_seqno] [1]),
        .I1(D[1]),
        .I2(\tcp_ctrl_stat[base_seqno] [0]),
        .I3(D[0]),
        .O(\s_stat_reg[base_seqno][15]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    is_w_le_tcp_stat_max_sent_lo_i_2
       (.I0(\s_stat_reg[max_sent][16]_1 [15]),
        .I1(D[15]),
        .I2(\s_stat_reg[max_sent][16]_1 [14]),
        .I3(D[14]),
        .O(is_w_le_tcp_stat_max_sent_lo_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    is_w_le_tcp_stat_max_sent_lo_i_3
       (.I0(\s_stat_reg[max_sent][16]_1 [13]),
        .I1(D[13]),
        .I2(\s_stat_reg[max_sent][16]_1 [12]),
        .I3(D[12]),
        .O(is_w_le_tcp_stat_max_sent_lo_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    is_w_le_tcp_stat_max_sent_lo_i_4
       (.I0(\s_stat_reg[max_sent][16]_1 [11]),
        .I1(D[11]),
        .I2(\s_stat_reg[max_sent][16]_1 [10]),
        .I3(D[10]),
        .O(is_w_le_tcp_stat_max_sent_lo_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    is_w_le_tcp_stat_max_sent_lo_i_5
       (.I0(\s_stat_reg[max_sent][16]_1 [9]),
        .I1(D[9]),
        .I2(\s_stat_reg[max_sent][16]_1 [8]),
        .I3(D[8]),
        .O(is_w_le_tcp_stat_max_sent_lo_i_5_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    is_w_le_tcp_stat_max_sent_lo_i_6
       (.I0(\s_stat_reg[max_sent][16]_1 [7]),
        .I1(D[7]),
        .I2(\s_stat_reg[max_sent][16]_1 [6]),
        .I3(D[6]),
        .O(is_w_le_tcp_stat_max_sent_lo_i_6_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    is_w_le_tcp_stat_max_sent_lo_i_7
       (.I0(\s_stat_reg[max_sent][16]_1 [5]),
        .I1(D[5]),
        .I2(\s_stat_reg[max_sent][16]_1 [4]),
        .I3(D[4]),
        .O(is_w_le_tcp_stat_max_sent_lo_i_7_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    is_w_le_tcp_stat_max_sent_lo_i_8
       (.I0(\s_stat_reg[max_sent][16]_1 [3]),
        .I1(D[3]),
        .I2(\s_stat_reg[max_sent][16]_1 [2]),
        .I3(D[2]),
        .O(is_w_le_tcp_stat_max_sent_lo_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    is_w_le_tcp_stat_max_sent_lo_i_9
       (.I0(\s_stat_reg[max_sent][16]_1 [1]),
        .I1(D[1]),
        .I2(\s_stat_reg[max_sent][16]_1 [0]),
        .I3(D[0]),
        .O(is_w_le_tcp_stat_max_sent_lo_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 is_w_le_tcp_stat_max_sent_lo_reg_i_1
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({CO,is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_1,is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_2,is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_3,is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_4,is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_5,is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_6,is_w_le_tcp_stat_max_sent_lo_reg_i_1_n_7}),
        .DI({is_w_le_tcp_stat_max_sent_lo_i_2_n_0,is_w_le_tcp_stat_max_sent_lo_i_3_n_0,is_w_le_tcp_stat_max_sent_lo_i_4_n_0,is_w_le_tcp_stat_max_sent_lo_i_5_n_0,is_w_le_tcp_stat_max_sent_lo_i_6_n_0,is_w_le_tcp_stat_max_sent_lo_i_7_n_0,is_w_le_tcp_stat_max_sent_lo_i_8_n_0,is_w_le_tcp_stat_max_sent_lo_i_9_n_0}),
        .O(NLW_is_w_le_tcp_stat_max_sent_lo_reg_i_1_O_UNCONNECTED[7:0]),
        .S(is_w_le_tcp_stat_max_sent_lo_reg));
  LUT6 #(
    .INIT(64'h0100454445444544)) 
    meas_rtt_i_1
       (.I0(\packet_req[discard_cur_prepare]_i_2_n_0 ),
        .I1(meas_rtt_reg_0),
        .I2(\packet_done[keepalive] ),
        .I3(\s_stat[max_sent] ),
        .I4(\tcp_ctrl_recv[got_ack] ),
        .I5(p_0_in22_in),
        .O(meas_rtt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    meas_rtt_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(meas_rtt_i_1_n_0),
        .Q(meas_rtt_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    \need_keepalive[0]_i_1 
       (.I0(\need_keepalive_reg[1]_0 ),
        .I1(\packet_done[done] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(p_2_in),
        .O(\need_keepalive[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000C5C0)) 
    \need_keepalive[1]_i_1 
       (.I0(need_repeat_i_3_n_0),
        .I1(p_2_in),
        .I2(\need_keepalive_reg[1]_0 ),
        .I3(\need_keepalive_reg_n_0_[1] ),
        .I4(tcp_reset),
        .O(\need_keepalive[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \need_keepalive_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\need_keepalive[0]_i_1_n_0 ),
        .Q(p_2_in),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \need_keepalive_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\need_keepalive[1]_i_1_n_0 ),
        .Q(\need_keepalive_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAABBBAAAAA888)) 
    need_repeat_i_1
       (.I0(need_repeat_i_2_n_0),
        .I1(\packet_req[discard_cur_prepare]_i_1_n_0 ),
        .I2(\packet_done[repeated] ),
        .I3(need_repeat_i_3_n_0),
        .I4(\info_counts[connect]_i_1_n_0 ),
        .I5(need_repeat_reg_0),
        .O(need_repeat_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT5 #(
    .INIT(32'h40445555)) 
    need_repeat_i_2
       (.I0(tcp_reset),
        .I1(\info_counts_reg[twice_same_ack]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\packet_req[discard_cur_prepare]_i_4_n_0 ),
        .O(need_repeat_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'h80)) 
    need_repeat_i_3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\packet_done[done] ),
        .O(need_repeat_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    need_repeat_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(need_repeat_i_1_n_0),
        .Q(need_repeat_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \packet_req[discard_cur_prepare]_i_1 
       (.I0(\packet_req[discard_cur_prepare]_i_2_n_0 ),
        .I1(\packet_req_reg[discard_cur_prepare]_0 ),
        .I2(need_repeat_reg_0),
        .I3(\tcp_ctrl_recv[got_ack] ),
        .O(\packet_req[discard_cur_prepare]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8000FFFFFFFF)) 
    \packet_req[discard_cur_prepare]_i_2 
       (.I0(\packet_req_reg[discard_cur_prepare]_0 ),
        .I1(\tcp_ctrl_recv[got_ack] ),
        .I2(\tcp_ctrl_stat[same_ack] [0]),
        .I3(\tcp_ctrl_stat[same_ack] [1]),
        .I4(tcp_reset),
        .I5(\packet_req[discard_cur_prepare]_i_4_n_0 ),
        .O(\packet_req[discard_cur_prepare]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \packet_req[discard_cur_prepare]_i_4 
       (.I0(\rtt_counter[8]_i_2_n_0 ),
        .I1(rtt_counter[6]),
        .I2(\rtt_counter[12]_i_5_n_0 ),
        .I3(slow_counter_tick),
        .I4(\tcp_ctrl_recv[got_ack] ),
        .O(\packet_req[discard_cur_prepare]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \packet_req[discard_cur_prepare]_i_5 
       (.I0(\tcp_ctrl_stat[base_seqno] [16]),
        .I1(\tcp_ctrl_recv[ack_seqno] [16]),
        .I2(\tcp_ctrl_recv[ack_seqno] [15]),
        .I3(\tcp_ctrl_stat[base_seqno] [15]),
        .O(\s_stat_reg[base_seqno][16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \packet_req[send_repeat]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(need_repeat_reg_0),
        .I3(\tcp_state_stat[some_sent] ),
        .O(\packet_req[send_repeat]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \packet_req[send_small]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\FSM_sequential_s_stat_reg[conn_state][1]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \packet_req[send_small]_i_2 
       (.I0(allow_small_reg_n_0),
        .I1(\tcp_state_stat[some_sent] ),
        .O(\packet_req[send_small]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \packet_req[send_small]_i_4 
       (.I0(\s_stat_reg[max_sent][16]_1 [15]),
        .I1(\tcp_ctrl_stat[base_seqno] [15]),
        .I2(\s_stat_reg[max_sent][16]_1 [16]),
        .I3(\tcp_ctrl_stat[base_seqno] [16]),
        .O(\packet_req[send_small]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \packet_req[send_small]_i_5 
       (.I0(\s_stat_reg[max_sent][16]_1 [12]),
        .I1(\tcp_ctrl_stat[base_seqno] [12]),
        .I2(\tcp_ctrl_stat[base_seqno] [14]),
        .I3(\s_stat_reg[max_sent][16]_1 [14]),
        .I4(\tcp_ctrl_stat[base_seqno] [13]),
        .I5(\s_stat_reg[max_sent][16]_1 [13]),
        .O(\packet_req[send_small]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \packet_req[send_small]_i_6 
       (.I0(\s_stat_reg[max_sent][16]_1 [9]),
        .I1(\tcp_ctrl_stat[base_seqno] [9]),
        .I2(\tcp_ctrl_stat[base_seqno] [11]),
        .I3(\s_stat_reg[max_sent][16]_1 [11]),
        .I4(\tcp_ctrl_stat[base_seqno] [10]),
        .I5(\s_stat_reg[max_sent][16]_1 [10]),
        .O(\packet_req[send_small]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \packet_req[send_small]_i_7 
       (.I0(\s_stat_reg[max_sent][16]_1 [6]),
        .I1(\tcp_ctrl_stat[base_seqno] [6]),
        .I2(\tcp_ctrl_stat[base_seqno] [8]),
        .I3(\s_stat_reg[max_sent][16]_1 [8]),
        .I4(\tcp_ctrl_stat[base_seqno] [7]),
        .I5(\s_stat_reg[max_sent][16]_1 [7]),
        .O(\packet_req[send_small]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \packet_req[send_small]_i_8 
       (.I0(\s_stat_reg[max_sent][16]_1 [3]),
        .I1(\tcp_ctrl_stat[base_seqno] [3]),
        .I2(\tcp_ctrl_stat[base_seqno] [5]),
        .I3(\s_stat_reg[max_sent][16]_1 [5]),
        .I4(\tcp_ctrl_stat[base_seqno] [4]),
        .I5(\s_stat_reg[max_sent][16]_1 [4]),
        .O(\packet_req[send_small]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \packet_req[send_small]_i_9 
       (.I0(\s_stat_reg[max_sent][16]_1 [0]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .I2(\tcp_ctrl_stat[base_seqno] [2]),
        .I3(\s_stat_reg[max_sent][16]_1 [2]),
        .I4(\tcp_ctrl_stat[base_seqno] [1]),
        .I5(\s_stat_reg[max_sent][16]_1 [1]),
        .O(\packet_req[send_small]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \packet_req[send_syn]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\packet_req[send_syn]_i_1_n_0 ));
  FDRE \packet_req_reg[discard_cur_prepare] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\packet_req[discard_cur_prepare]_i_1_n_0 ),
        .Q(\packet_req[discard_cur_prepare] ),
        .R(1'b0));
  FDRE \packet_req_reg[send_data] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\packet_req_reg[send_data]_0 ),
        .Q(\packet_req[send_data] ),
        .R(1'b0));
  FDRE \packet_req_reg[send_keepalive] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\need_keepalive_reg_n_0_[1] ),
        .Q(\packet_req[send_keepalive] ),
        .R(\FSM_sequential_s_stat_reg[conn_state][1]_0 ));
  FDRE \packet_req_reg[send_repeat] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\packet_req[send_repeat]_i_1_n_0 ),
        .Q(\packet_req[send_repeat] ),
        .R(1'b0));
  FDRE \packet_req_reg[send_small] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\packet_req[send_small]_i_2_n_0 ),
        .Q(\packet_req[send_small] ),
        .R(\FSM_sequential_s_stat_reg[conn_state][1]_0 ));
  CARRY8 \packet_req_reg[send_small]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_packet_req_reg[send_small]_i_3_CO_UNCONNECTED [7:6],\tcp_state_stat[some_sent] ,\packet_req_reg[send_small]_i_3_n_3 ,\packet_req_reg[send_small]_i_3_n_4 ,\packet_req_reg[send_small]_i_3_n_5 ,\packet_req_reg[send_small]_i_3_n_6 ,\packet_req_reg[send_small]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_packet_req_reg[send_small]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\packet_req[send_small]_i_4_n_0 ,\packet_req[send_small]_i_5_n_0 ,\packet_req[send_small]_i_6_n_0 ,\packet_req[send_small]_i_7_n_0 ,\packet_req[send_small]_i_8_n_0 ,\packet_req[send_small]_i_9_n_0 }));
  FDRE \packet_req_reg[send_syn] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\packet_req[send_syn]_i_1_n_0 ),
        .Q(\packet_req[send_syn] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rawregs[3][8]_i_10 
       (.I0(\tcp_ctrl_stat[base_seqno] [1]),
        .O(\s_stat_reg[base_seqno][1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rawregs[3][8]_i_2 
       (.I0(\tcp_ctrl_stat[base_seqno] [0]),
        .O(\s_stat_reg[base_seqno][0]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \rawregs[4][14]_i_10 
       (.I0(\tcp_ctrl_stat[base_seqno] [12]),
        .I1(\astat[cur_off] [12]),
        .I2(\rawregs_reg[4][14] [10]),
        .I3(\rawregs[4][14]_i_3_n_0 ),
        .O(\rawregs[4][14]_i_10_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rawregs[4][14]_i_11 
       (.I0(\tcp_ctrl_stat[base_seqno] [11]),
        .I1(\astat[cur_off] [11]),
        .I2(\rawregs_reg[4][14] [9]),
        .I3(\rawregs[4][14]_i_4_n_0 ),
        .O(\rawregs[4][14]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \rawregs[4][14]_i_12 
       (.I0(\tcp_ctrl_stat[base_seqno] [10]),
        .I1(\astat[cur_off] [10]),
        .I2(\rawregs_reg[4][14] [8]),
        .I3(\rawregs[4][14]_i_5_n_0 ),
        .O(\rawregs[4][14]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \rawregs[4][14]_i_13 
       (.I0(\tcp_ctrl_stat[base_seqno] [9]),
        .I1(\astat[cur_off] [9]),
        .I2(\rawregs_reg[4][14] [7]),
        .I3(\rawregs[4][14]_i_6_n_0 ),
        .O(\rawregs[4][14]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \rawregs[4][14]_i_14 
       (.I0(\tcp_ctrl_stat[base_seqno] [8]),
        .I1(\astat[cur_off] [8]),
        .I2(\rawregs_reg[4][14] [6]),
        .I3(\rawregs[4][14]_i_7_n_0 ),
        .O(\rawregs[4][14]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \rawregs[4][14]_i_2 
       (.I0(\tcp_ctrl_stat[base_seqno] [12]),
        .I1(\astat[cur_off] [12]),
        .I2(\rawregs_reg[4][14] [10]),
        .O(\rawregs[4][14]_i_2_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \rawregs[4][14]_i_3 
       (.I0(\tcp_ctrl_stat[base_seqno] [11]),
        .I1(\astat[cur_off] [11]),
        .I2(\rawregs_reg[4][14] [9]),
        .O(\rawregs[4][14]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \rawregs[4][14]_i_4 
       (.I0(\tcp_ctrl_stat[base_seqno] [10]),
        .I1(\astat[cur_off] [10]),
        .I2(\rawregs_reg[4][14] [8]),
        .O(\rawregs[4][14]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \rawregs[4][14]_i_5 
       (.I0(\tcp_ctrl_stat[base_seqno] [9]),
        .I1(\astat[cur_off] [9]),
        .I2(\rawregs_reg[4][14] [7]),
        .O(\rawregs[4][14]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \rawregs[4][14]_i_6 
       (.I0(\tcp_ctrl_stat[base_seqno] [8]),
        .I1(\astat[cur_off] [8]),
        .I2(\rawregs_reg[4][14] [6]),
        .O(\rawregs[4][14]_i_6_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \rawregs[4][14]_i_7 
       (.I0(\tcp_ctrl_stat[base_seqno] [7]),
        .I1(\astat[cur_off] [7]),
        .I2(\rawregs_reg[4][14] [5]),
        .O(\rawregs[4][14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \rawregs[4][14]_i_8 
       (.I0(\rawregs_reg[4][14] [11]),
        .I1(\astat[cur_off] [13]),
        .I2(\tcp_ctrl_stat[base_seqno] [13]),
        .I3(\astat[cur_off] [14]),
        .I4(\tcp_ctrl_stat[base_seqno] [14]),
        .I5(\rawregs_reg[4][14] [12]),
        .O(\rawregs[4][14]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \rawregs[4][14]_i_9 
       (.I0(\rawregs[4][14]_i_2_n_0 ),
        .I1(\astat[cur_off] [13]),
        .I2(\tcp_ctrl_stat[base_seqno] [13]),
        .I3(\rawregs_reg[4][14] [11]),
        .O(\rawregs[4][14]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \rawregs[4][7]_i_10 
       (.I0(\tcp_ctrl_stat[base_seqno] [6]),
        .I1(\astat[cur_off] [6]),
        .I2(\rawregs_reg[4][14] [4]),
        .I3(\rawregs[4][7]_i_3_n_0 ),
        .O(\rawregs[4][7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \rawregs[4][7]_i_11 
       (.I0(\tcp_ctrl_stat[base_seqno] [5]),
        .I1(\astat[cur_off] [5]),
        .I2(\rawregs_reg[4][14] [3]),
        .I3(\rawregs[4][7]_i_4_n_0 ),
        .O(\rawregs[4][7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \rawregs[4][7]_i_12 
       (.I0(\tcp_ctrl_stat[base_seqno] [4]),
        .I1(\astat[cur_off] [4]),
        .I2(\rawregs_reg[4][14] [2]),
        .I3(\rawregs[4][7]_i_5_n_0 ),
        .O(\rawregs[4][7]_i_12_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rawregs[4][7]_i_13 
       (.I0(\tcp_ctrl_stat[base_seqno] [3]),
        .I1(\astat[cur_off] [3]),
        .I2(\rawregs_reg[4][14] [1]),
        .I3(\rawregs[4][7]_i_6_n_0 ),
        .O(\rawregs[4][7]_i_13_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rawregs[4][7]_i_14 
       (.I0(\tcp_ctrl_stat[base_seqno] [2]),
        .I1(\astat[cur_off] [2]),
        .I2(\rawregs_reg[4][14] [0]),
        .I3(\rawregs[4][7]_i_7_n_0 ),
        .O(\rawregs[4][7]_i_14_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6669)) 
    \rawregs[4][7]_i_15 
       (.I0(\tcp_ctrl_stat[base_seqno] [1]),
        .I1(\astat[cur_off] [1]),
        .I2(\astat[cur_off] [0]),
        .I3(\tcp_ctrl_stat[base_seqno] [0]),
        .O(\rawregs[4][7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[4][7]_i_16 
       (.I0(\astat[cur_off] [0]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .O(\rawregs[4][7]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \rawregs[4][7]_i_2 
       (.I0(\tcp_ctrl_stat[base_seqno] [6]),
        .I1(\astat[cur_off] [6]),
        .I2(\rawregs_reg[4][14] [4]),
        .O(\rawregs[4][7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \rawregs[4][7]_i_3 
       (.I0(\tcp_ctrl_stat[base_seqno] [5]),
        .I1(\astat[cur_off] [5]),
        .I2(\rawregs_reg[4][14] [3]),
        .O(\rawregs[4][7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \rawregs[4][7]_i_4 
       (.I0(\tcp_ctrl_stat[base_seqno] [4]),
        .I1(\astat[cur_off] [4]),
        .I2(\rawregs_reg[4][14] [2]),
        .O(\rawregs[4][7]_i_4_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \rawregs[4][7]_i_5 
       (.I0(\tcp_ctrl_stat[base_seqno] [3]),
        .I1(\astat[cur_off] [3]),
        .I2(\rawregs_reg[4][14] [1]),
        .O(\rawregs[4][7]_i_5_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \rawregs[4][7]_i_6 
       (.I0(\tcp_ctrl_stat[base_seqno] [2]),
        .I1(\astat[cur_off] [2]),
        .I2(\rawregs_reg[4][14] [0]),
        .O(\rawregs[4][7]_i_6_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rawregs[4][7]_i_7 
       (.I0(\tcp_ctrl_stat[base_seqno] [1]),
        .I1(\astat[cur_off] [1]),
        .O(\rawregs[4][7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rawregs[4][7]_i_8 
       (.I0(\astat[cur_off] [0]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .O(\rawregs[4][7]_i_8_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \rawregs[4][7]_i_9 
       (.I0(\tcp_ctrl_stat[base_seqno] [7]),
        .I1(\astat[cur_off] [7]),
        .I2(\rawregs_reg[4][14] [5]),
        .I3(\rawregs[4][7]_i_2_n_0 ),
        .O(\rawregs[4][7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000010FFFFFFEF)) 
    \rawregs[5][10]_i_1 
       (.I0(\astat[filled] [8]),
        .I1(\astat[filled] [6]),
        .I2(\rawregs[5][10]_i_2_n_0 ),
        .I3(\astat[filled] [5]),
        .I4(\astat[filled] [7]),
        .I5(\astat[filled] [9]),
        .O(\base_fill_reg[13] [9]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rawregs[5][10]_i_2 
       (.I0(\astat[filled] [3]),
        .I1(\astat[filled] [1]),
        .I2(\astat[filled] [0]),
        .I3(\tcp_ctrl_stat[base_seqno] [0]),
        .I4(\astat[filled] [2]),
        .I5(\astat[filled] [4]),
        .O(\rawregs[5][10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[5][11]_i_1 
       (.I0(\rawregs[5][15]_i_2_n_0 ),
        .I1(\astat[filled] [10]),
        .O(\base_fill_reg[13] [10]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \rawregs[5][12]_i_1 
       (.I0(\astat[filled] [10]),
        .I1(\rawregs[5][15]_i_2_n_0 ),
        .I2(\astat[filled] [11]),
        .O(\base_fill_reg[13] [11]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT4 #(
    .INIT(16'h04FB)) 
    \rawregs[5][13]_i_1 
       (.I0(\astat[filled] [11]),
        .I1(\rawregs[5][15]_i_2_n_0 ),
        .I2(\astat[filled] [10]),
        .I3(\astat[filled] [12]),
        .O(\base_fill_reg[13] [12]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT5 #(
    .INIT(32'h0010FFEF)) 
    \rawregs[5][14]_i_1 
       (.I0(\astat[filled] [12]),
        .I1(\astat[filled] [10]),
        .I2(\rawregs[5][15]_i_2_n_0 ),
        .I3(\astat[filled] [11]),
        .I4(\astat[filled] [13]),
        .O(\base_fill_reg[13] [13]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \rawregs[5][15]_i_1 
       (.I0(\astat[filled] [12]),
        .I1(\astat[filled] [10]),
        .I2(\rawregs[5][15]_i_2_n_0 ),
        .I3(\astat[filled] [11]),
        .I4(\astat[filled] [13]),
        .O(\base_fill_reg[13] [14]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \rawregs[5][15]_i_2 
       (.I0(\astat[filled] [8]),
        .I1(\astat[filled] [6]),
        .I2(\rawregs[5][10]_i_2_n_0 ),
        .I3(\astat[filled] [5]),
        .I4(\astat[filled] [7]),
        .I5(\astat[filled] [9]),
        .O(\rawregs[5][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rawregs[5][1]_i_1 
       (.I0(\tcp_ctrl_stat[base_seqno] [0]),
        .I1(\astat[filled] [0]),
        .O(\base_fill_reg[13] [0]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \rawregs[5][2]_i_1 
       (.I0(\tcp_ctrl_stat[base_seqno] [0]),
        .I1(\astat[filled] [0]),
        .I2(\astat[filled] [1]),
        .O(\base_fill_reg[13] [1]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \rawregs[5][3]_i_1 
       (.I0(\astat[filled] [1]),
        .I1(\astat[filled] [0]),
        .I2(\tcp_ctrl_stat[base_seqno] [0]),
        .I3(\astat[filled] [2]),
        .O(\base_fill_reg[13] [2]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \rawregs[5][4]_i_1 
       (.I0(\astat[filled] [2]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .I2(\astat[filled] [0]),
        .I3(\astat[filled] [1]),
        .I4(\astat[filled] [3]),
        .O(\base_fill_reg[13] [3]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \rawregs[5][5]_i_1 
       (.I0(\astat[filled] [3]),
        .I1(\astat[filled] [1]),
        .I2(\astat[filled] [0]),
        .I3(\tcp_ctrl_stat[base_seqno] [0]),
        .I4(\astat[filled] [2]),
        .I5(\astat[filled] [4]),
        .O(\base_fill_reg[13] [4]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[5][6]_i_1 
       (.I0(\rawregs[5][10]_i_2_n_0 ),
        .I1(\astat[filled] [5]),
        .O(\base_fill_reg[13] [5]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \rawregs[5][7]_i_1 
       (.I0(\astat[filled] [5]),
        .I1(\rawregs[5][10]_i_2_n_0 ),
        .I2(\astat[filled] [6]),
        .O(\base_fill_reg[13] [6]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT4 #(
    .INIT(16'h04FB)) 
    \rawregs[5][8]_i_1 
       (.I0(\astat[filled] [6]),
        .I1(\rawregs[5][10]_i_2_n_0 ),
        .I2(\astat[filled] [5]),
        .I3(\astat[filled] [7]),
        .O(\base_fill_reg[13] [7]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT5 #(
    .INIT(32'h0010FFEF)) 
    \rawregs[5][9]_i_1 
       (.I0(\astat[filled] [7]),
        .I1(\astat[filled] [5]),
        .I2(\rawregs[5][10]_i_2_n_0 ),
        .I3(\astat[filled] [6]),
        .I4(\astat[filled] [8]),
        .O(\base_fill_reg[13] [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[8][15]_i_2 
       (.I0(\s_stat_reg[max_sent][16]_1 [15]),
        .I1(\tcp_ctrl_stat[base_seqno] [15]),
        .O(\rawregs[8][15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[8][15]_i_3 
       (.I0(\s_stat_reg[max_sent][16]_1 [14]),
        .I1(\tcp_ctrl_stat[base_seqno] [14]),
        .O(\rawregs[8][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[8][15]_i_4 
       (.I0(\s_stat_reg[max_sent][16]_1 [13]),
        .I1(\tcp_ctrl_stat[base_seqno] [13]),
        .O(\rawregs[8][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[8][15]_i_5 
       (.I0(\s_stat_reg[max_sent][16]_1 [12]),
        .I1(\tcp_ctrl_stat[base_seqno] [12]),
        .O(\rawregs[8][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[8][15]_i_6 
       (.I0(\s_stat_reg[max_sent][16]_1 [11]),
        .I1(\tcp_ctrl_stat[base_seqno] [11]),
        .O(\rawregs[8][15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[8][15]_i_7 
       (.I0(\s_stat_reg[max_sent][16]_1 [10]),
        .I1(\tcp_ctrl_stat[base_seqno] [10]),
        .O(\rawregs[8][15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[8][15]_i_8 
       (.I0(\s_stat_reg[max_sent][16]_1 [9]),
        .I1(\tcp_ctrl_stat[base_seqno] [9]),
        .O(\rawregs[8][15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[8][15]_i_9 
       (.I0(\s_stat_reg[max_sent][16]_1 [8]),
        .I1(\tcp_ctrl_stat[base_seqno] [8]),
        .O(\rawregs[8][15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[8][7]_i_2 
       (.I0(\s_stat_reg[max_sent][16]_1 [7]),
        .I1(\tcp_ctrl_stat[base_seqno] [7]),
        .O(\rawregs[8][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[8][7]_i_3 
       (.I0(\s_stat_reg[max_sent][16]_1 [6]),
        .I1(\tcp_ctrl_stat[base_seqno] [6]),
        .O(\rawregs[8][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[8][7]_i_4 
       (.I0(\s_stat_reg[max_sent][16]_1 [5]),
        .I1(\tcp_ctrl_stat[base_seqno] [5]),
        .O(\rawregs[8][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[8][7]_i_5 
       (.I0(\s_stat_reg[max_sent][16]_1 [4]),
        .I1(\tcp_ctrl_stat[base_seqno] [4]),
        .O(\rawregs[8][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[8][7]_i_6 
       (.I0(\s_stat_reg[max_sent][16]_1 [3]),
        .I1(\tcp_ctrl_stat[base_seqno] [3]),
        .O(\rawregs[8][7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[8][7]_i_7 
       (.I0(\s_stat_reg[max_sent][16]_1 [2]),
        .I1(\tcp_ctrl_stat[base_seqno] [2]),
        .O(\rawregs[8][7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[8][7]_i_8 
       (.I0(\s_stat_reg[max_sent][16]_1 [1]),
        .I1(\tcp_ctrl_stat[base_seqno] [1]),
        .O(\rawregs[8][7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rawregs[8][7]_i_9 
       (.I0(\s_stat_reg[max_sent][16]_1 [0]),
        .I1(\tcp_ctrl_stat[base_seqno] [0]),
        .O(\rawregs[8][7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \rawregs_reg[4][14]_i_1 
       (.CI(\rawregs_reg[4][7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rawregs_reg[4][14]_i_1_CO_UNCONNECTED [7:6],\rawregs_reg[4][14]_i_1_n_2 ,\rawregs_reg[4][14]_i_1_n_3 ,\rawregs_reg[4][14]_i_1_n_4 ,\rawregs_reg[4][14]_i_1_n_5 ,\rawregs_reg[4][14]_i_1_n_6 ,\rawregs_reg[4][14]_i_1_n_7 }),
        .DI({1'b0,1'b0,\rawregs[4][14]_i_2_n_0 ,\rawregs[4][14]_i_3_n_0 ,\rawregs[4][14]_i_4_n_0 ,\rawregs[4][14]_i_5_n_0 ,\rawregs[4][14]_i_6_n_0 ,\rawregs[4][14]_i_7_n_0 }),
        .O({\NLW_rawregs_reg[4][14]_i_1_O_UNCONNECTED [7],\astat[unsent] [14:8]}),
        .S({1'b0,\rawregs[4][14]_i_8_n_0 ,\rawregs[4][14]_i_9_n_0 ,\rawregs[4][14]_i_10_n_0 ,\rawregs[4][14]_i_11_n_0 ,\rawregs[4][14]_i_12_n_0 ,\rawregs[4][14]_i_13_n_0 ,\rawregs[4][14]_i_14_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \rawregs_reg[4][7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\rawregs_reg[4][7]_i_1_n_0 ,\rawregs_reg[4][7]_i_1_n_1 ,\rawregs_reg[4][7]_i_1_n_2 ,\rawregs_reg[4][7]_i_1_n_3 ,\rawregs_reg[4][7]_i_1_n_4 ,\rawregs_reg[4][7]_i_1_n_5 ,\rawregs_reg[4][7]_i_1_n_6 ,\rawregs_reg[4][7]_i_1_n_7 }),
        .DI({\rawregs[4][7]_i_2_n_0 ,\rawregs[4][7]_i_3_n_0 ,\rawregs[4][7]_i_4_n_0 ,\rawregs[4][7]_i_5_n_0 ,\rawregs[4][7]_i_6_n_0 ,\rawregs[4][7]_i_7_n_0 ,\rawregs[4][7]_i_8_n_0 ,1'b1}),
        .O(\astat[unsent] [7:0]),
        .S({\rawregs[4][7]_i_9_n_0 ,\rawregs[4][7]_i_10_n_0 ,\rawregs[4][7]_i_11_n_0 ,\rawregs[4][7]_i_12_n_0 ,\rawregs[4][7]_i_13_n_0 ,\rawregs[4][7]_i_14_n_0 ,\rawregs[4][7]_i_15_n_0 ,\rawregs[4][7]_i_16_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \rawregs_reg[8][15]_i_1 
       (.CI(\rawregs_reg[8][7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rawregs_reg[8][15]_i_1_CO_UNCONNECTED [7],\rawregs_reg[8][15]_i_1_n_1 ,\rawregs_reg[8][15]_i_1_n_2 ,\rawregs_reg[8][15]_i_1_n_3 ,\rawregs_reg[8][15]_i_1_n_4 ,\rawregs_reg[8][15]_i_1_n_5 ,\rawregs_reg[8][15]_i_1_n_6 ,\rawregs_reg[8][15]_i_1_n_7 }),
        .DI({1'b0,\s_stat_reg[max_sent][16]_1 [14:8]}),
        .O(\astat[cur_off] [15:8]),
        .S({\rawregs[8][15]_i_2_n_0 ,\rawregs[8][15]_i_3_n_0 ,\rawregs[8][15]_i_4_n_0 ,\rawregs[8][15]_i_5_n_0 ,\rawregs[8][15]_i_6_n_0 ,\rawregs[8][15]_i_7_n_0 ,\rawregs[8][15]_i_8_n_0 ,\rawregs[8][15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \rawregs_reg[8][7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\rawregs_reg[8][7]_i_1_n_0 ,\rawregs_reg[8][7]_i_1_n_1 ,\rawregs_reg[8][7]_i_1_n_2 ,\rawregs_reg[8][7]_i_1_n_3 ,\rawregs_reg[8][7]_i_1_n_4 ,\rawregs_reg[8][7]_i_1_n_5 ,\rawregs_reg[8][7]_i_1_n_6 ,\rawregs_reg[8][7]_i_1_n_7 }),
        .DI(\s_stat_reg[max_sent][16]_1 [7:0]),
        .O(\astat[cur_off] [7:0]),
        .S({\rawregs[8][7]_i_2_n_0 ,\rawregs[8][7]_i_3_n_0 ,\rawregs[8][7]_i_4_n_0 ,\rawregs[8][7]_i_5_n_0 ,\rawregs[8][7]_i_6_n_0 ,\rawregs[8][7]_i_7_n_0 ,\rawregs[8][7]_i_8_n_0 ,\rawregs[8][7]_i_9_n_0 }));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_rd[0]_i_7 
       (.I0(\rawregs_reg[3]_11 [0]),
        .I1(\s_stat_reg[max_sent][16]_1 [0]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[5] [0]),
        .I4(\tcp_ctrl_stat[base_seqno] [0]),
        .O(\rawregs_reg[3][0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[0]_i_8 
       (.I0(\reg_data_rd[1]_i_2 [0]),
        .I1(\tcp_ctrl_stat[rtt_est] [0]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\tcp_ctrl_stat[same_ack] [0]),
        .I4(\reg_data_rd_reg[5] [0]),
        .I5(\reg_data_rd[1]_i_2_0 [0]),
        .O(\info_counts_reg[b_ip0123][0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[10]_i_8 
       (.I0(\tcp_ctrl_stat[rtt_trip] [10]),
        .I1(\tcp_ctrl_stat[window_sz] [10]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[14]_i_7_0 [9]),
        .I4(\reg_data_rd_reg[5] [0]),
        .I5(\reg_data_rd_reg[14]_i_7_1 [9]),
        .O(\s_stat_reg[rtt_trip][10]_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_rd[10]_i_9 
       (.I0(\rawregs_reg[3]_11 [9]),
        .I1(\s_stat_reg[max_sent][16]_1 [10]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[5] [0]),
        .I4(\tcp_ctrl_stat[base_seqno] [10]),
        .O(\rawregs_reg[3][10] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_rd[11]_i_10 
       (.I0(\rawregs_reg[3]_11 [10]),
        .I1(\s_stat_reg[max_sent][16]_1 [11]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[5] [0]),
        .I4(\tcp_ctrl_stat[base_seqno] [11]),
        .O(\rawregs_reg[3][11] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[11]_i_8 
       (.I0(\tcp_ctrl_stat[rtt_trip] [11]),
        .I1(\tcp_ctrl_stat[window_sz] [11]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[14]_i_7_0 [10]),
        .I4(\reg_data_rd_reg[5] [0]),
        .I5(\reg_data_rd_reg[14]_i_7_1 [10]),
        .O(\s_stat_reg[rtt_trip][11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[12]_i_4 
       (.I0(\tcp_ctrl_stat[rtt_trip] [12]),
        .I1(\tcp_ctrl_stat[window_sz] [12]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[14]_i_7_0 [11]),
        .I4(\reg_data_rd_reg[5] [0]),
        .I5(\reg_data_rd_reg[14]_i_7_1 [11]),
        .O(\s_stat_reg[rtt_trip][12]_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_rd[13]_i_11 
       (.I0(\rawregs_reg[3]_11 [11]),
        .I1(\s_stat_reg[max_sent][16]_1 [13]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[5] [0]),
        .I4(\tcp_ctrl_stat[base_seqno] [13]),
        .O(\reg_data_rd[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[13]_i_12 
       (.I0(\tcp_ctrl_stat[rtt_trip] [13]),
        .I1(\tcp_ctrl_stat[window_sz] [13]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[14]_i_7_0 [12]),
        .I4(\reg_data_rd_reg[5] [0]),
        .I5(\reg_data_rd_reg[14]_i_7_1 [12]),
        .O(\reg_data_rd[13]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_rd[14]_i_10 
       (.I0(\rawregs_reg[3]_11 [12]),
        .I1(\s_stat_reg[max_sent][16]_1 [14]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[5] [0]),
        .I4(\tcp_ctrl_stat[base_seqno] [14]),
        .O(\reg_data_rd[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[14]_i_11 
       (.I0(\tcp_ctrl_stat[rtt_trip] [14]),
        .I1(\tcp_ctrl_stat[window_sz] [14]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[14]_i_7_0 [13]),
        .I4(\reg_data_rd_reg[5] [0]),
        .I5(\reg_data_rd_reg[14]_i_7_1 [13]),
        .O(\reg_data_rd[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[1]_i_4 
       (.I0(\tcp_ctrl_stat[rtt_trip] [1]),
        .I1(\tcp_ctrl_stat[window_sz] [1]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[14]_i_7_0 [0]),
        .I4(\reg_data_rd_reg[5] [0]),
        .I5(\reg_data_rd_reg[14]_i_7_1 [0]),
        .O(\s_stat_reg[rtt_trip][1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[1]_i_5 
       (.I0(\reg_data_rd[1]_i_2 [1]),
        .I1(\tcp_ctrl_stat[rtt_est] [1]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\tcp_ctrl_stat[same_ack] [1]),
        .I4(\reg_data_rd_reg[5] [0]),
        .I5(\reg_data_rd[1]_i_2_0 [1]),
        .O(\info_counts_reg[b_ip0123][1] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_rd[1]_i_6 
       (.I0(\rawregs_reg[3]_11 [1]),
        .I1(\s_stat_reg[max_sent][16]_1 [1]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[5] [0]),
        .I4(\tcp_ctrl_stat[base_seqno] [1]),
        .O(\rawregs_reg[3][1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[2]_i_6 
       (.I0(\tcp_ctrl_stat[rtt_trip] [2]),
        .I1(\tcp_ctrl_stat[window_sz] [2]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[14]_i_7_0 [1]),
        .I4(\reg_data_rd_reg[5] [0]),
        .I5(\reg_data_rd_reg[14]_i_7_1 [1]),
        .O(\s_stat_reg[rtt_trip][2]_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_rd[2]_i_7 
       (.I0(\rawregs_reg[3]_11 [2]),
        .I1(\s_stat_reg[max_sent][16]_1 [2]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[5] [0]),
        .I4(\tcp_ctrl_stat[base_seqno] [2]),
        .O(\rawregs_reg[3][2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[3]_i_8 
       (.I0(\tcp_ctrl_stat[rtt_trip] [3]),
        .I1(\tcp_ctrl_stat[window_sz] [3]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[14]_i_7_0 [2]),
        .I4(\reg_data_rd_reg[5] [0]),
        .I5(\reg_data_rd_reg[14]_i_7_1 [2]),
        .O(\s_stat_reg[rtt_trip][3]_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_rd[4]_i_6 
       (.I0(\rawregs_reg[3]_11 [3]),
        .I1(\s_stat_reg[max_sent][16]_1 [4]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[5] [0]),
        .I4(\tcp_ctrl_stat[base_seqno] [4]),
        .O(\rawregs_reg[3][4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[4]_i_7 
       (.I0(\tcp_ctrl_stat[rtt_trip] [4]),
        .I1(\tcp_ctrl_stat[window_sz] [4]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[14]_i_7_0 [3]),
        .I4(\reg_data_rd_reg[5] [0]),
        .I5(\reg_data_rd_reg[14]_i_7_1 [3]),
        .O(\s_stat_reg[rtt_trip][4]_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_rd[5]_i_7 
       (.I0(\rawregs_reg[3]_11 [4]),
        .I1(\s_stat_reg[max_sent][16]_1 [5]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[5] [0]),
        .I4(\tcp_ctrl_stat[base_seqno] [5]),
        .O(\reg_data_rd[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[5]_i_8 
       (.I0(\tcp_ctrl_stat[rtt_trip] [5]),
        .I1(\tcp_ctrl_stat[window_sz] [5]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[14]_i_7_0 [4]),
        .I4(\reg_data_rd_reg[5] [0]),
        .I5(\reg_data_rd_reg[14]_i_7_1 [4]),
        .O(\reg_data_rd[5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_rd[6]_i_8 
       (.I0(\rawregs_reg[3]_11 [5]),
        .I1(\s_stat_reg[max_sent][16]_1 [6]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[5] [0]),
        .I4(\tcp_ctrl_stat[base_seqno] [6]),
        .O(\rawregs_reg[3][6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[6]_i_9 
       (.I0(\tcp_ctrl_stat[rtt_trip] [6]),
        .I1(\tcp_ctrl_stat[window_sz] [6]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[14]_i_7_0 [5]),
        .I4(\reg_data_rd_reg[5] [0]),
        .I5(\reg_data_rd_reg[14]_i_7_1 [5]),
        .O(\s_stat_reg[rtt_trip][6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[7]_i_5 
       (.I0(\tcp_ctrl_stat[rtt_trip] [7]),
        .I1(\tcp_ctrl_stat[window_sz] [7]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[14]_i_7_0 [6]),
        .I4(\reg_data_rd_reg[5] [0]),
        .I5(\reg_data_rd_reg[14]_i_7_1 [6]),
        .O(\s_stat_reg[rtt_trip][7]_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_rd[7]_i_6 
       (.I0(\rawregs_reg[3]_11 [6]),
        .I1(\s_stat_reg[max_sent][16]_1 [7]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[5] [0]),
        .I4(\tcp_ctrl_stat[base_seqno] [7]),
        .O(\rawregs_reg[3][7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[8]_i_10 
       (.I0(\tcp_ctrl_stat[rtt_trip] [8]),
        .I1(\tcp_ctrl_stat[window_sz] [8]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[14]_i_7_0 [7]),
        .I4(\reg_data_rd_reg[5] [0]),
        .I5(\reg_data_rd_reg[14]_i_7_1 [7]),
        .O(\s_stat_reg[rtt_trip][8]_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_rd[8]_i_9 
       (.I0(\rawregs_reg[3]_11 [7]),
        .I1(\s_stat_reg[max_sent][16]_1 [8]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[5] [0]),
        .I4(\tcp_ctrl_stat[base_seqno] [8]),
        .O(\rawregs_reg[3][8] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \reg_data_rd[9]_i_7 
       (.I0(\rawregs_reg[3]_11 [8]),
        .I1(\s_stat_reg[max_sent][16]_1 [9]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[5] [0]),
        .I4(\tcp_ctrl_stat[base_seqno] [9]),
        .O(\rawregs_reg[3][9] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_data_rd[9]_i_9 
       (.I0(\tcp_ctrl_stat[rtt_trip] [9]),
        .I1(\tcp_ctrl_stat[window_sz] [9]),
        .I2(\reg_data_rd_reg[5] [1]),
        .I3(\reg_data_rd_reg[14]_i_7_0 [8]),
        .I4(\reg_data_rd_reg[5] [0]),
        .I5(\reg_data_rd_reg[14]_i_7_1 [8]),
        .O(\s_stat_reg[rtt_trip][9]_0 ));
  MUXF7 \reg_data_rd_reg[13]_i_8 
       (.I0(\reg_data_rd[13]_i_11_n_0 ),
        .I1(\reg_data_rd[13]_i_12_n_0 ),
        .O(\regacc_pre2_addr_reg[2]_0 ),
        .S(\reg_data_rd_reg[5] [2]));
  MUXF7 \reg_data_rd_reg[14]_i_7 
       (.I0(\reg_data_rd[14]_i_10_n_0 ),
        .I1(\reg_data_rd[14]_i_11_n_0 ),
        .O(\regacc_pre2_addr_reg[2] ),
        .S(\reg_data_rd_reg[5] [2]));
  MUXF7 \reg_data_rd_reg[5]_i_4 
       (.I0(\reg_data_rd[5]_i_7_n_0 ),
        .I1(\reg_data_rd[5]_i_8_n_0 ),
        .O(\regacc_pre2_addr_reg[2]_1 ),
        .S(\reg_data_rd_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    \rtt_count_meas[0]_i_1 
       (.I0(slow_counter_tick),
        .I1(rtt_count_meas[11]),
        .I2(\rtt_count_meas[11]_i_3_n_0 ),
        .I3(rtt_count_meas[0]),
        .O(\rtt_count_meas[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \rtt_count_meas[10]_i_2 
       (.I0(rtt_count_meas[10]),
        .I1(rtt_count_meas[7]),
        .I2(\rtt_count_meas[10]_i_3_n_0 ),
        .I3(rtt_count_meas[6]),
        .I4(rtt_count_meas[8]),
        .I5(rtt_count_meas[9]),
        .O(\rtt_count_meas[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rtt_count_meas[10]_i_3 
       (.I0(rtt_count_meas[4]),
        .I1(rtt_count_meas[2]),
        .I2(rtt_count_meas[0]),
        .I3(rtt_count_meas[1]),
        .I4(rtt_count_meas[3]),
        .I5(rtt_count_meas[5]),
        .O(\rtt_count_meas[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0202FF02FF02FF02)) 
    \rtt_count_meas[11]_i_1 
       (.I0(\s_stat[max_sent] ),
        .I1(\packet_done[keepalive] ),
        .I2(meas_rtt_reg_0),
        .I3(slow_counter_tick),
        .I4(rtt_count_meas[11]),
        .I5(\rtt_count_meas[11]_i_3_n_0 ),
        .O(\rtt_count_meas[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \rtt_count_meas[11]_i_2 
       (.I0(\rtt_count_meas[11]_i_3_n_0 ),
        .I1(rtt_count_meas[11]),
        .I2(slow_counter_tick),
        .O(\rtt_count_meas[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \rtt_count_meas[11]_i_3 
       (.I0(rtt_count_meas[7]),
        .I1(\rtt_count_meas[10]_i_3_n_0 ),
        .I2(rtt_count_meas[6]),
        .I3(rtt_count_meas[8]),
        .I4(rtt_count_meas[9]),
        .I5(rtt_count_meas[10]),
        .O(\rtt_count_meas[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    \rtt_count_meas[1]_i_1 
       (.I0(rtt_count_meas[1]),
        .I1(rtt_count_meas[0]),
        .I2(slow_counter_tick),
        .O(\rtt_count_meas[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \rtt_count_meas[2]_i_1 
       (.I0(rtt_count_meas[2]),
        .I1(rtt_count_meas[1]),
        .I2(rtt_count_meas[0]),
        .O(\rtt_count_meas[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rtt_count_meas[3]_i_1 
       (.I0(rtt_count_meas[3]),
        .I1(rtt_count_meas[2]),
        .I2(rtt_count_meas[0]),
        .I3(rtt_count_meas[1]),
        .O(\rtt_count_meas[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rtt_count_meas[4]_i_1 
       (.I0(rtt_count_meas[4]),
        .I1(rtt_count_meas[3]),
        .I2(rtt_count_meas[1]),
        .I3(rtt_count_meas[0]),
        .I4(rtt_count_meas[2]),
        .O(\rtt_count_meas[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rtt_count_meas[5]_i_1 
       (.I0(rtt_count_meas[5]),
        .I1(rtt_count_meas[4]),
        .I2(rtt_count_meas[2]),
        .I3(rtt_count_meas[0]),
        .I4(rtt_count_meas[1]),
        .I5(rtt_count_meas[3]),
        .O(\rtt_count_meas[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rtt_count_meas[6]_i_1 
       (.I0(rtt_count_meas[6]),
        .I1(\rtt_count_meas[10]_i_3_n_0 ),
        .O(\rtt_count_meas[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \rtt_count_meas[7]_i_1 
       (.I0(rtt_count_meas[7]),
        .I1(rtt_count_meas[6]),
        .I2(\rtt_count_meas[10]_i_3_n_0 ),
        .O(\rtt_count_meas[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \rtt_count_meas[8]_i_1 
       (.I0(rtt_count_meas[8]),
        .I1(rtt_count_meas[7]),
        .I2(\rtt_count_meas[10]_i_3_n_0 ),
        .I3(rtt_count_meas[6]),
        .O(\rtt_count_meas[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \rtt_count_meas[9]_i_1 
       (.I0(rtt_count_meas[9]),
        .I1(rtt_count_meas[8]),
        .I2(rtt_count_meas[6]),
        .I3(\rtt_count_meas[10]_i_3_n_0 ),
        .I4(rtt_count_meas[7]),
        .O(\rtt_count_meas[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rtt_count_meas_reg[0] 
       (.C(clk_in),
        .CE(\rtt_count_meas[11]_i_1_n_0 ),
        .D(\rtt_count_meas[0]_i_1_n_0 ),
        .Q(rtt_count_meas[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rtt_count_meas_reg[10] 
       (.C(clk_in),
        .CE(\rtt_count_meas[11]_i_1_n_0 ),
        .D(\rtt_count_meas[10]_i_2_n_0 ),
        .Q(rtt_count_meas[10]),
        .R(\rtt_count_meas_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rtt_count_meas_reg[11] 
       (.C(clk_in),
        .CE(\rtt_count_meas[11]_i_1_n_0 ),
        .D(\rtt_count_meas[11]_i_2_n_0 ),
        .Q(rtt_count_meas[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rtt_count_meas_reg[1] 
       (.C(clk_in),
        .CE(\rtt_count_meas[11]_i_1_n_0 ),
        .D(\rtt_count_meas[1]_i_1_n_0 ),
        .Q(rtt_count_meas[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rtt_count_meas_reg[2] 
       (.C(clk_in),
        .CE(\rtt_count_meas[11]_i_1_n_0 ),
        .D(\rtt_count_meas[2]_i_1_n_0 ),
        .Q(rtt_count_meas[2]),
        .R(\rtt_count_meas_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rtt_count_meas_reg[3] 
       (.C(clk_in),
        .CE(\rtt_count_meas[11]_i_1_n_0 ),
        .D(\rtt_count_meas[3]_i_1_n_0 ),
        .Q(rtt_count_meas[3]),
        .R(\rtt_count_meas_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rtt_count_meas_reg[4] 
       (.C(clk_in),
        .CE(\rtt_count_meas[11]_i_1_n_0 ),
        .D(\rtt_count_meas[4]_i_1_n_0 ),
        .Q(rtt_count_meas[4]),
        .R(\rtt_count_meas_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rtt_count_meas_reg[5] 
       (.C(clk_in),
        .CE(\rtt_count_meas[11]_i_1_n_0 ),
        .D(\rtt_count_meas[5]_i_1_n_0 ),
        .Q(rtt_count_meas[5]),
        .R(\rtt_count_meas_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rtt_count_meas_reg[6] 
       (.C(clk_in),
        .CE(\rtt_count_meas[11]_i_1_n_0 ),
        .D(\rtt_count_meas[6]_i_1_n_0 ),
        .Q(rtt_count_meas[6]),
        .R(\rtt_count_meas_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rtt_count_meas_reg[7] 
       (.C(clk_in),
        .CE(\rtt_count_meas[11]_i_1_n_0 ),
        .D(\rtt_count_meas[7]_i_1_n_0 ),
        .Q(rtt_count_meas[7]),
        .R(\rtt_count_meas_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rtt_count_meas_reg[8] 
       (.C(clk_in),
        .CE(\rtt_count_meas[11]_i_1_n_0 ),
        .D(\rtt_count_meas[8]_i_1_n_0 ),
        .Q(rtt_count_meas[8]),
        .R(\rtt_count_meas_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rtt_count_meas_reg[9] 
       (.C(clk_in),
        .CE(\rtt_count_meas[11]_i_1_n_0 ),
        .D(\rtt_count_meas[9]_i_1_n_0 ),
        .Q(rtt_count_meas[9]),
        .R(\rtt_count_meas_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h0062)) 
    \rtt_counter[0]_i_1 
       (.I0(rtt_counter[0]),
        .I1(slow_counter_tick),
        .I2(\rtt_counter[12]_i_3_n_0 ),
        .I3(\tcp_ctrl_recv[got_ack] ),
        .O(\rtt_counter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \rtt_counter[10]_i_1 
       (.I0(rtt_counter[10]),
        .I1(rtt_counter[9]),
        .I2(rtt_counter[8]),
        .I3(\rtt_counter[10]_i_2_n_0 ),
        .I4(\rtt_counter[12]_i_3_n_0 ),
        .I5(rtt_estimate_reg[9]),
        .O(\rtt_counter[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rtt_counter[10]_i_2 
       (.I0(rtt_counter[7]),
        .I1(\rtt_counter[8]_i_2_n_0 ),
        .I2(rtt_counter[6]),
        .O(\rtt_counter[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \rtt_counter[11]_i_1 
       (.I0(rtt_counter[11]),
        .I1(\rtt_counter[12]_i_4_n_0 ),
        .I2(\rtt_counter[12]_i_3_n_0 ),
        .I3(rtt_estimate_reg[10]),
        .O(\rtt_counter[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4F4444444F444F44)) 
    \rtt_counter[12]_i_2 
       (.I0(\rtt_counter[12]_i_3_n_0 ),
        .I1(rtt_estimate_reg[11]),
        .I2(\tcp_ctrl_recv[got_ack] ),
        .I3(rtt_counter[12]),
        .I4(rtt_counter[11]),
        .I5(\rtt_counter[12]_i_4_n_0 ),
        .O(\rtt_counter[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \rtt_counter[12]_i_3 
       (.I0(\rtt_counter[8]_i_2_n_0 ),
        .I1(rtt_counter[6]),
        .I2(\rtt_counter[12]_i_5_n_0 ),
        .I3(\tcp_ctrl_recv[got_ack] ),
        .O(\rtt_counter[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rtt_counter[12]_i_4 
       (.I0(rtt_counter[9]),
        .I1(rtt_counter[8]),
        .I2(rtt_counter[6]),
        .I3(\rtt_counter[8]_i_2_n_0 ),
        .I4(rtt_counter[7]),
        .I5(rtt_counter[10]),
        .O(\rtt_counter[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rtt_counter[12]_i_5 
       (.I0(rtt_counter[12]),
        .I1(rtt_counter[9]),
        .I2(rtt_counter[7]),
        .I3(rtt_counter[11]),
        .I4(rtt_counter[8]),
        .I5(rtt_counter[10]),
        .O(\rtt_counter[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \rtt_counter[1]_i_1 
       (.I0(rtt_counter[1]),
        .I1(rtt_counter[0]),
        .I2(\rtt_counter[12]_i_3_n_0 ),
        .I3(rtt_estimate_reg[0]),
        .O(\rtt_counter[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \rtt_counter[2]_i_1 
       (.I0(rtt_counter[1]),
        .I1(rtt_counter[0]),
        .I2(rtt_counter[2]),
        .I3(\rtt_counter[12]_i_3_n_0 ),
        .I4(rtt_estimate_reg[1]),
        .O(\rtt_counter[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \rtt_counter[3]_i_1 
       (.I0(rtt_counter[2]),
        .I1(rtt_counter[0]),
        .I2(rtt_counter[1]),
        .I3(rtt_counter[3]),
        .I4(\rtt_counter[12]_i_3_n_0 ),
        .I5(rtt_estimate_reg[2]),
        .O(\rtt_counter[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \rtt_counter[4]_i_1 
       (.I0(rtt_counter[4]),
        .I1(\rtt_counter[5]_i_2_n_0 ),
        .I2(\rtt_counter[12]_i_3_n_0 ),
        .I3(rtt_estimate_reg[3]),
        .O(\rtt_counter[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \rtt_counter[5]_i_1 
       (.I0(rtt_counter[4]),
        .I1(\rtt_counter[5]_i_2_n_0 ),
        .I2(rtt_counter[5]),
        .I3(\rtt_counter[12]_i_3_n_0 ),
        .I4(rtt_estimate_reg[4]),
        .O(\rtt_counter[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rtt_counter[5]_i_2 
       (.I0(rtt_counter[3]),
        .I1(rtt_counter[1]),
        .I2(rtt_counter[0]),
        .I3(rtt_counter[2]),
        .O(\rtt_counter[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE0E0EE)) 
    \rtt_counter[6]_i_1 
       (.I0(\rtt_counter[12]_i_3_n_0 ),
        .I1(rtt_estimate_reg[5]),
        .I2(\tcp_ctrl_recv[got_ack] ),
        .I3(rtt_counter[6]),
        .I4(\rtt_counter[8]_i_2_n_0 ),
        .O(\rtt_counter[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \rtt_counter[7]_i_1 
       (.I0(rtt_counter[6]),
        .I1(\rtt_counter[8]_i_2_n_0 ),
        .I2(rtt_counter[7]),
        .I3(\rtt_counter[12]_i_3_n_0 ),
        .I4(rtt_estimate_reg[6]),
        .O(\rtt_counter[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \rtt_counter[8]_i_1 
       (.I0(rtt_counter[8]),
        .I1(rtt_counter[6]),
        .I2(\rtt_counter[8]_i_2_n_0 ),
        .I3(rtt_counter[7]),
        .I4(\rtt_counter[12]_i_3_n_0 ),
        .I5(rtt_estimate_reg[7]),
        .O(\rtt_counter[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rtt_counter[8]_i_2 
       (.I0(rtt_counter[5]),
        .I1(rtt_counter[3]),
        .I2(rtt_counter[1]),
        .I3(rtt_counter[0]),
        .I4(rtt_counter[2]),
        .I5(rtt_counter[4]),
        .O(\rtt_counter[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \rtt_counter[9]_i_1 
       (.I0(rtt_counter[9]),
        .I1(\rtt_counter[10]_i_2_n_0 ),
        .I2(rtt_counter[8]),
        .I3(\rtt_counter[12]_i_3_n_0 ),
        .I4(rtt_estimate_reg[8]),
        .O(\rtt_counter[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_counter_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\rtt_counter[0]_i_1_n_0 ),
        .Q(rtt_counter[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_counter_reg[10] 
       (.C(clk_in),
        .CE(\rtt_counter_reg[12]_0 ),
        .D(\rtt_counter[10]_i_1_n_0 ),
        .Q(rtt_counter[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_counter_reg[11] 
       (.C(clk_in),
        .CE(\rtt_counter_reg[12]_0 ),
        .D(\rtt_counter[11]_i_1_n_0 ),
        .Q(rtt_counter[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_counter_reg[12] 
       (.C(clk_in),
        .CE(\rtt_counter_reg[12]_0 ),
        .D(\rtt_counter[12]_i_2_n_0 ),
        .Q(rtt_counter[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_counter_reg[1] 
       (.C(clk_in),
        .CE(\rtt_counter_reg[12]_0 ),
        .D(\rtt_counter[1]_i_1_n_0 ),
        .Q(rtt_counter[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_counter_reg[2] 
       (.C(clk_in),
        .CE(\rtt_counter_reg[12]_0 ),
        .D(\rtt_counter[2]_i_1_n_0 ),
        .Q(rtt_counter[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_counter_reg[3] 
       (.C(clk_in),
        .CE(\rtt_counter_reg[12]_0 ),
        .D(\rtt_counter[3]_i_1_n_0 ),
        .Q(rtt_counter[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_counter_reg[4] 
       (.C(clk_in),
        .CE(\rtt_counter_reg[12]_0 ),
        .D(\rtt_counter[4]_i_1_n_0 ),
        .Q(rtt_counter[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_counter_reg[5] 
       (.C(clk_in),
        .CE(\rtt_counter_reg[12]_0 ),
        .D(\rtt_counter[5]_i_1_n_0 ),
        .Q(rtt_counter[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_counter_reg[6] 
       (.C(clk_in),
        .CE(\rtt_counter_reg[12]_0 ),
        .D(\rtt_counter[6]_i_1_n_0 ),
        .Q(rtt_counter[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_counter_reg[7] 
       (.C(clk_in),
        .CE(\rtt_counter_reg[12]_0 ),
        .D(\rtt_counter[7]_i_1_n_0 ),
        .Q(rtt_counter[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_counter_reg[8] 
       (.C(clk_in),
        .CE(\rtt_counter_reg[12]_0 ),
        .D(\rtt_counter[8]_i_1_n_0 ),
        .Q(rtt_counter[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_counter_reg[9] 
       (.C(clk_in),
        .CE(\rtt_counter_reg[12]_0 ),
        .D(\rtt_counter[9]_i_1_n_0 ),
        .Q(rtt_counter[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \rtt_estimate[0]_i_1 
       (.I0(\rtt_max4_min4_reg_n_0_[0] ),
        .I1(\info_counts[new_rtt_est]_i_1_n_0 ),
        .I2(rtt_estimate_reg[0]),
        .O(p_0_in[0]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \rtt_estimate[10]_i_1 
       (.I0(\rtt_max4_min4_reg_n_0_[10] ),
        .I1(\info_counts[new_rtt_est]_i_1_n_0 ),
        .I2(rtt_estimate_reg[10]),
        .I3(\rtt_estimate[11]_i_4_n_0 ),
        .I4(rtt_estimate_reg[9]),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \rtt_estimate[11]_i_1 
       (.I0(\info_counts[new_rtt_est]_i_1_n_0 ),
        .I1(\packet_done[repeated] ),
        .I2(\packet_done[done] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\rtt_estimate[11]_i_3_n_0 ),
        .O(\rtt_estimate[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    \rtt_estimate[11]_i_2 
       (.I0(\rtt_max4_min4_reg_n_0_[11] ),
        .I1(\info_counts[new_rtt_est]_i_1_n_0 ),
        .I2(rtt_estimate_reg[10]),
        .I3(\rtt_estimate[11]_i_4_n_0 ),
        .I4(rtt_estimate_reg[9]),
        .I5(rtt_estimate_reg[11]),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rtt_estimate[11]_i_3 
       (.I0(rtt_estimate_reg[11]),
        .I1(rtt_estimate_reg[9]),
        .I2(\rtt_estimate[11]_i_4_n_0 ),
        .I3(rtt_estimate_reg[10]),
        .O(\rtt_estimate[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \rtt_estimate[11]_i_4 
       (.I0(rtt_estimate_reg[8]),
        .I1(rtt_estimate_reg[7]),
        .I2(\rtt_estimate[8]_i_2_n_0 ),
        .I3(rtt_estimate_reg[6]),
        .O(\rtt_estimate[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rtt_estimate[1]_i_1 
       (.I0(\rtt_max4_min4_reg_n_0_[1] ),
        .I1(\info_counts[new_rtt_est]_i_1_n_0 ),
        .I2(rtt_estimate_reg[0]),
        .I3(rtt_estimate_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    \rtt_estimate[2]_i_1 
       (.I0(\rtt_max4_min4_reg_n_0_[2] ),
        .I1(\info_counts[new_rtt_est]_i_1_n_0 ),
        .I2(rtt_estimate_reg[0]),
        .I3(rtt_estimate_reg[1]),
        .I4(rtt_estimate_reg[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \rtt_estimate[3]_i_1 
       (.I0(\rtt_max4_min4_reg_n_0_[3] ),
        .I1(\info_counts[new_rtt_est]_i_1_n_0 ),
        .I2(rtt_estimate_reg[3]),
        .I3(rtt_estimate_reg[0]),
        .I4(rtt_estimate_reg[1]),
        .I5(rtt_estimate_reg[2]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hB88BB8B8B8B8B8B8)) 
    \rtt_estimate[4]_i_1 
       (.I0(\rtt_max4_min4_reg_n_0_[4] ),
        .I1(\info_counts[new_rtt_est]_i_1_n_0 ),
        .I2(rtt_estimate_reg[4]),
        .I3(\rtt_estimate[4]_i_2_n_0 ),
        .I4(rtt_estimate_reg[3]),
        .I5(rtt_estimate_reg[2]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rtt_estimate[4]_i_2 
       (.I0(rtt_estimate_reg[0]),
        .I1(rtt_estimate_reg[1]),
        .O(\rtt_estimate[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \rtt_estimate[5]_i_1 
       (.I0(\rtt_max4_min4_reg_n_0_[5] ),
        .I1(\info_counts[new_rtt_est]_i_1_n_0 ),
        .I2(rtt_estimate_reg[5]),
        .I3(\rtt_estimate[5]_i_2_n_0 ),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rtt_estimate[5]_i_2 
       (.I0(rtt_estimate_reg[2]),
        .I1(rtt_estimate_reg[3]),
        .I2(rtt_estimate_reg[0]),
        .I3(rtt_estimate_reg[1]),
        .I4(rtt_estimate_reg[4]),
        .O(\rtt_estimate[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \rtt_estimate[6]_i_1 
       (.I0(\rtt_max4_min4_reg_n_0_[6] ),
        .I1(\info_counts[new_rtt_est]_i_1_n_0 ),
        .I2(rtt_estimate_reg[6]),
        .I3(\rtt_estimate[8]_i_2_n_0 ),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \rtt_estimate[7]_i_1 
       (.I0(\rtt_max4_min4_reg_n_0_[7] ),
        .I1(\info_counts[new_rtt_est]_i_1_n_0 ),
        .I2(rtt_estimate_reg[7]),
        .I3(\rtt_estimate[8]_i_2_n_0 ),
        .I4(rtt_estimate_reg[6]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hBB8BBBBB88B88888)) 
    \rtt_estimate[8]_i_1 
       (.I0(\rtt_max4_min4_reg_n_0_[8] ),
        .I1(\info_counts[new_rtt_est]_i_1_n_0 ),
        .I2(rtt_estimate_reg[6]),
        .I3(\rtt_estimate[8]_i_2_n_0 ),
        .I4(rtt_estimate_reg[7]),
        .I5(rtt_estimate_reg[8]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rtt_estimate[8]_i_2 
       (.I0(rtt_estimate_reg[4]),
        .I1(rtt_estimate_reg[1]),
        .I2(rtt_estimate_reg[0]),
        .I3(rtt_estimate_reg[3]),
        .I4(rtt_estimate_reg[2]),
        .I5(rtt_estimate_reg[5]),
        .O(\rtt_estimate[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rtt_estimate[9]_i_1 
       (.I0(\rtt_max4_min4_reg_n_0_[9] ),
        .I1(\info_counts[new_rtt_est]_i_1_n_0 ),
        .I2(rtt_estimate_reg[9]),
        .I3(\rtt_estimate[11]_i_4_n_0 ),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_estimate_reg[0] 
       (.C(clk_in),
        .CE(\rtt_estimate[11]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(rtt_estimate_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_estimate_reg[10] 
       (.C(clk_in),
        .CE(\rtt_estimate[11]_i_1_n_0 ),
        .D(p_0_in[10]),
        .Q(rtt_estimate_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_estimate_reg[11] 
       (.C(clk_in),
        .CE(\rtt_estimate[11]_i_1_n_0 ),
        .D(p_0_in[11]),
        .Q(rtt_estimate_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_estimate_reg[1] 
       (.C(clk_in),
        .CE(\rtt_estimate[11]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(rtt_estimate_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_estimate_reg[2] 
       (.C(clk_in),
        .CE(\rtt_estimate[11]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(rtt_estimate_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_estimate_reg[3] 
       (.C(clk_in),
        .CE(\rtt_estimate[11]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(rtt_estimate_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_estimate_reg[4] 
       (.C(clk_in),
        .CE(\rtt_estimate[11]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(rtt_estimate_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_estimate_reg[5] 
       (.C(clk_in),
        .CE(\rtt_estimate[11]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(rtt_estimate_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_estimate_reg[6] 
       (.C(clk_in),
        .CE(\rtt_estimate[11]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(rtt_estimate_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_estimate_reg[7] 
       (.C(clk_in),
        .CE(\rtt_estimate[11]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(rtt_estimate_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_estimate_reg[8] 
       (.C(clk_in),
        .CE(\rtt_estimate[11]_i_1_n_0 ),
        .D(p_0_in[8]),
        .Q(rtt_estimate_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_estimate_reg[9] 
       (.C(clk_in),
        .CE(\rtt_estimate[11]_i_1_n_0 ),
        .D(p_0_in[9]),
        .Q(rtt_estimate_reg[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA02)) 
    \rtt_max4[11]_i_1 
       (.I0(take_rtt),
        .I1(rtt_taken_reg[0]),
        .I2(rtt_taken_reg[1]),
        .I3(\rtt_max4_reg[11]_i_2_n_2 ),
        .O(rtt_max4));
  LUT4 #(
    .INIT(16'h9009)) 
    \rtt_max4[11]_i_10 
       (.I0(\rtt_max4_reg_n_0_[9] ),
        .I1(rtt_count_meas[9]),
        .I2(\rtt_max4_reg_n_0_[8] ),
        .I3(rtt_count_meas[8]),
        .O(\rtt_max4[11]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rtt_max4[11]_i_11 
       (.I0(\rtt_max4_reg_n_0_[7] ),
        .I1(rtt_count_meas[7]),
        .I2(\rtt_max4_reg_n_0_[6] ),
        .I3(rtt_count_meas[6]),
        .O(\rtt_max4[11]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rtt_max4[11]_i_12 
       (.I0(\rtt_max4_reg_n_0_[5] ),
        .I1(rtt_count_meas[5]),
        .I2(\rtt_max4_reg_n_0_[4] ),
        .I3(rtt_count_meas[4]),
        .O(\rtt_max4[11]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rtt_max4[11]_i_13 
       (.I0(\rtt_max4_reg_n_0_[3] ),
        .I1(rtt_count_meas[3]),
        .I2(\rtt_max4_reg_n_0_[2] ),
        .I3(rtt_count_meas[2]),
        .O(\rtt_max4[11]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rtt_max4[11]_i_14 
       (.I0(\rtt_max4_reg_n_0_[1] ),
        .I1(rtt_count_meas[1]),
        .I2(\rtt_max4_reg_n_0_[0] ),
        .I3(rtt_count_meas[0]),
        .O(\rtt_max4[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rtt_max4[11]_i_3 
       (.I0(rtt_count_meas[11]),
        .I1(\rtt_max4_reg_n_0_[11] ),
        .I2(rtt_count_meas[10]),
        .I3(\rtt_max4_reg_n_0_[10] ),
        .O(\rtt_max4[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rtt_max4[11]_i_4 
       (.I0(rtt_count_meas[9]),
        .I1(\rtt_max4_reg_n_0_[9] ),
        .I2(rtt_count_meas[8]),
        .I3(\rtt_max4_reg_n_0_[8] ),
        .O(\rtt_max4[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rtt_max4[11]_i_5 
       (.I0(rtt_count_meas[7]),
        .I1(\rtt_max4_reg_n_0_[7] ),
        .I2(rtt_count_meas[6]),
        .I3(\rtt_max4_reg_n_0_[6] ),
        .O(\rtt_max4[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rtt_max4[11]_i_6 
       (.I0(rtt_count_meas[5]),
        .I1(\rtt_max4_reg_n_0_[5] ),
        .I2(rtt_count_meas[4]),
        .I3(\rtt_max4_reg_n_0_[4] ),
        .O(\rtt_max4[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rtt_max4[11]_i_7 
       (.I0(rtt_count_meas[3]),
        .I1(\rtt_max4_reg_n_0_[3] ),
        .I2(rtt_count_meas[2]),
        .I3(\rtt_max4_reg_n_0_[2] ),
        .O(\rtt_max4[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \rtt_max4[11]_i_8 
       (.I0(rtt_count_meas[1]),
        .I1(\rtt_max4_reg_n_0_[1] ),
        .I2(rtt_count_meas[0]),
        .I3(\rtt_max4_reg_n_0_[0] ),
        .O(\rtt_max4[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rtt_max4[11]_i_9 
       (.I0(\rtt_max4_reg_n_0_[11] ),
        .I1(rtt_count_meas[11]),
        .I2(\rtt_max4_reg_n_0_[10] ),
        .I3(rtt_count_meas[10]),
        .O(\rtt_max4[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h1010101000000010)) 
    \rtt_max4_min4[11]_i_1 
       (.I0(rtt_taken_reg[0]),
        .I1(rtt_taken_reg[1]),
        .I2(take_rtt),
        .I3(rtt_taken_reg[2]),
        .I4(rtt_taken_reg[3]),
        .I5(ltOp),
        .O(rtt_max4_min4));
  LUT4 #(
    .INIT(16'h9009)) 
    \rtt_max4_min4[11]_i_10 
       (.I0(\rtt_max4_min4_reg_n_0_[9] ),
        .I1(\rtt_max4_reg_n_0_[9] ),
        .I2(\rtt_max4_min4_reg_n_0_[8] ),
        .I3(\rtt_max4_reg_n_0_[8] ),
        .O(\rtt_max4_min4[11]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rtt_max4_min4[11]_i_11 
       (.I0(\rtt_max4_min4_reg_n_0_[7] ),
        .I1(\rtt_max4_reg_n_0_[7] ),
        .I2(\rtt_max4_min4_reg_n_0_[6] ),
        .I3(\rtt_max4_reg_n_0_[6] ),
        .O(\rtt_max4_min4[11]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rtt_max4_min4[11]_i_12 
       (.I0(\rtt_max4_min4_reg_n_0_[5] ),
        .I1(\rtt_max4_reg_n_0_[5] ),
        .I2(\rtt_max4_min4_reg_n_0_[4] ),
        .I3(\rtt_max4_reg_n_0_[4] ),
        .O(\rtt_max4_min4[11]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rtt_max4_min4[11]_i_13 
       (.I0(\rtt_max4_min4_reg_n_0_[3] ),
        .I1(\rtt_max4_reg_n_0_[3] ),
        .I2(\rtt_max4_min4_reg_n_0_[2] ),
        .I3(\rtt_max4_reg_n_0_[2] ),
        .O(\rtt_max4_min4[11]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rtt_max4_min4[11]_i_14 
       (.I0(\rtt_max4_min4_reg_n_0_[1] ),
        .I1(\rtt_max4_reg_n_0_[1] ),
        .I2(\rtt_max4_min4_reg_n_0_[0] ),
        .I3(\rtt_max4_reg_n_0_[0] ),
        .O(\rtt_max4_min4[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \rtt_max4_min4[11]_i_3 
       (.I0(\rtt_max4_reg_n_0_[11] ),
        .I1(\rtt_max4_min4_reg_n_0_[11] ),
        .I2(\rtt_max4_min4_reg_n_0_[10] ),
        .I3(\rtt_max4_reg_n_0_[10] ),
        .O(\rtt_max4_min4[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \rtt_max4_min4[11]_i_4 
       (.I0(\rtt_max4_reg_n_0_[9] ),
        .I1(\rtt_max4_min4_reg_n_0_[9] ),
        .I2(\rtt_max4_min4_reg_n_0_[8] ),
        .I3(\rtt_max4_reg_n_0_[8] ),
        .O(\rtt_max4_min4[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \rtt_max4_min4[11]_i_5 
       (.I0(\rtt_max4_reg_n_0_[7] ),
        .I1(\rtt_max4_min4_reg_n_0_[7] ),
        .I2(\rtt_max4_min4_reg_n_0_[6] ),
        .I3(\rtt_max4_reg_n_0_[6] ),
        .O(\rtt_max4_min4[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \rtt_max4_min4[11]_i_6 
       (.I0(\rtt_max4_reg_n_0_[5] ),
        .I1(\rtt_max4_min4_reg_n_0_[5] ),
        .I2(\rtt_max4_min4_reg_n_0_[4] ),
        .I3(\rtt_max4_reg_n_0_[4] ),
        .O(\rtt_max4_min4[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \rtt_max4_min4[11]_i_7 
       (.I0(\rtt_max4_reg_n_0_[3] ),
        .I1(\rtt_max4_min4_reg_n_0_[3] ),
        .I2(\rtt_max4_min4_reg_n_0_[2] ),
        .I3(\rtt_max4_reg_n_0_[2] ),
        .O(\rtt_max4_min4[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \rtt_max4_min4[11]_i_8 
       (.I0(\rtt_max4_reg_n_0_[1] ),
        .I1(\rtt_max4_min4_reg_n_0_[1] ),
        .I2(\rtt_max4_min4_reg_n_0_[0] ),
        .I3(\rtt_max4_reg_n_0_[0] ),
        .O(\rtt_max4_min4[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \rtt_max4_min4[11]_i_9 
       (.I0(\rtt_max4_min4_reg_n_0_[11] ),
        .I1(\rtt_max4_reg_n_0_[11] ),
        .I2(\rtt_max4_min4_reg_n_0_[10] ),
        .I3(\rtt_max4_reg_n_0_[10] ),
        .O(\rtt_max4_min4[11]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_min4_reg[0] 
       (.C(clk_in),
        .CE(rtt_max4_min4),
        .D(\rtt_max4_reg_n_0_[0] ),
        .Q(\rtt_max4_min4_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_min4_reg[10] 
       (.C(clk_in),
        .CE(rtt_max4_min4),
        .D(\rtt_max4_reg_n_0_[10] ),
        .Q(\rtt_max4_min4_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_min4_reg[11] 
       (.C(clk_in),
        .CE(rtt_max4_min4),
        .D(\rtt_max4_reg_n_0_[11] ),
        .Q(\rtt_max4_min4_reg_n_0_[11] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \rtt_max4_min4_reg[11]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_rtt_max4_min4_reg[11]_i_2_CO_UNCONNECTED [7:6],ltOp,\rtt_max4_min4_reg[11]_i_2_n_3 ,\rtt_max4_min4_reg[11]_i_2_n_4 ,\rtt_max4_min4_reg[11]_i_2_n_5 ,\rtt_max4_min4_reg[11]_i_2_n_6 ,\rtt_max4_min4_reg[11]_i_2_n_7 }),
        .DI({1'b0,1'b0,\rtt_max4_min4[11]_i_3_n_0 ,\rtt_max4_min4[11]_i_4_n_0 ,\rtt_max4_min4[11]_i_5_n_0 ,\rtt_max4_min4[11]_i_6_n_0 ,\rtt_max4_min4[11]_i_7_n_0 ,\rtt_max4_min4[11]_i_8_n_0 }),
        .O(\NLW_rtt_max4_min4_reg[11]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\rtt_max4_min4[11]_i_9_n_0 ,\rtt_max4_min4[11]_i_10_n_0 ,\rtt_max4_min4[11]_i_11_n_0 ,\rtt_max4_min4[11]_i_12_n_0 ,\rtt_max4_min4[11]_i_13_n_0 ,\rtt_max4_min4[11]_i_14_n_0 }));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_min4_reg[1] 
       (.C(clk_in),
        .CE(rtt_max4_min4),
        .D(\rtt_max4_reg_n_0_[1] ),
        .Q(\rtt_max4_min4_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_min4_reg[2] 
       (.C(clk_in),
        .CE(rtt_max4_min4),
        .D(\rtt_max4_reg_n_0_[2] ),
        .Q(\rtt_max4_min4_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_min4_reg[3] 
       (.C(clk_in),
        .CE(rtt_max4_min4),
        .D(\rtt_max4_reg_n_0_[3] ),
        .Q(\rtt_max4_min4_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_min4_reg[4] 
       (.C(clk_in),
        .CE(rtt_max4_min4),
        .D(\rtt_max4_reg_n_0_[4] ),
        .Q(\rtt_max4_min4_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_min4_reg[5] 
       (.C(clk_in),
        .CE(rtt_max4_min4),
        .D(\rtt_max4_reg_n_0_[5] ),
        .Q(\rtt_max4_min4_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_min4_reg[6] 
       (.C(clk_in),
        .CE(rtt_max4_min4),
        .D(\rtt_max4_reg_n_0_[6] ),
        .Q(\rtt_max4_min4_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_min4_reg[7] 
       (.C(clk_in),
        .CE(rtt_max4_min4),
        .D(\rtt_max4_reg_n_0_[7] ),
        .Q(\rtt_max4_min4_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_min4_reg[8] 
       (.C(clk_in),
        .CE(rtt_max4_min4),
        .D(\rtt_max4_reg_n_0_[8] ),
        .Q(\rtt_max4_min4_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_min4_reg[9] 
       (.C(clk_in),
        .CE(rtt_max4_min4),
        .D(\rtt_max4_reg_n_0_[9] ),
        .Q(\rtt_max4_min4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_reg[0] 
       (.C(clk_in),
        .CE(rtt_max4),
        .D(rtt_count_meas[0]),
        .Q(\rtt_max4_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_reg[10] 
       (.C(clk_in),
        .CE(rtt_max4),
        .D(rtt_count_meas[10]),
        .Q(\rtt_max4_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_reg[11] 
       (.C(clk_in),
        .CE(rtt_max4),
        .D(rtt_count_meas[11]),
        .Q(\rtt_max4_reg_n_0_[11] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \rtt_max4_reg[11]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_rtt_max4_reg[11]_i_2_CO_UNCONNECTED [7:6],\rtt_max4_reg[11]_i_2_n_2 ,\rtt_max4_reg[11]_i_2_n_3 ,\rtt_max4_reg[11]_i_2_n_4 ,\rtt_max4_reg[11]_i_2_n_5 ,\rtt_max4_reg[11]_i_2_n_6 ,\rtt_max4_reg[11]_i_2_n_7 }),
        .DI({1'b0,1'b0,\rtt_max4[11]_i_3_n_0 ,\rtt_max4[11]_i_4_n_0 ,\rtt_max4[11]_i_5_n_0 ,\rtt_max4[11]_i_6_n_0 ,\rtt_max4[11]_i_7_n_0 ,\rtt_max4[11]_i_8_n_0 }),
        .O(\NLW_rtt_max4_reg[11]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\rtt_max4[11]_i_9_n_0 ,\rtt_max4[11]_i_10_n_0 ,\rtt_max4[11]_i_11_n_0 ,\rtt_max4[11]_i_12_n_0 ,\rtt_max4[11]_i_13_n_0 ,\rtt_max4[11]_i_14_n_0 }));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_reg[1] 
       (.C(clk_in),
        .CE(rtt_max4),
        .D(rtt_count_meas[1]),
        .Q(\rtt_max4_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_reg[2] 
       (.C(clk_in),
        .CE(rtt_max4),
        .D(rtt_count_meas[2]),
        .Q(\rtt_max4_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_reg[3] 
       (.C(clk_in),
        .CE(rtt_max4),
        .D(rtt_count_meas[3]),
        .Q(\rtt_max4_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_reg[4] 
       (.C(clk_in),
        .CE(rtt_max4),
        .D(rtt_count_meas[4]),
        .Q(\rtt_max4_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_reg[5] 
       (.C(clk_in),
        .CE(rtt_max4),
        .D(rtt_count_meas[5]),
        .Q(\rtt_max4_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_reg[6] 
       (.C(clk_in),
        .CE(rtt_max4),
        .D(rtt_count_meas[6]),
        .Q(\rtt_max4_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_reg[7] 
       (.C(clk_in),
        .CE(rtt_max4),
        .D(rtt_count_meas[7]),
        .Q(\rtt_max4_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_reg[8] 
       (.C(clk_in),
        .CE(rtt_max4),
        .D(rtt_count_meas[8]),
        .Q(\rtt_max4_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_max4_reg[9] 
       (.C(clk_in),
        .CE(rtt_max4),
        .D(rtt_count_meas[9]),
        .Q(\rtt_max4_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008000FFFFBFFF)) 
    \rtt_small_counter[0]_i_1 
       (.I0(rtt_estimate_reg[1]),
        .I1(\packet_done[done] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\packet_done[repeated] ),
        .I5(\rtt_small_counter_reg_n_0_[0] ),
        .O(rtt_small_counter[0]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rtt_small_counter[10]_i_2 
       (.I0(rtt_estimate_reg[11]),
        .I1(\s_stat[max_sent] ),
        .I2(\rtt_small_counter_reg_n_0_[10] ),
        .I3(\rtt_small_counter[10]_i_3_n_0 ),
        .O(rtt_small_counter[10]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rtt_small_counter[10]_i_3 
       (.I0(\rtt_small_counter_reg_n_0_[8] ),
        .I1(\rtt_small_counter_reg_n_0_[7] ),
        .I2(\rtt_small_counter[8]_i_2_n_0 ),
        .I3(\rtt_small_counter_reg_n_0_[6] ),
        .I4(\rtt_small_counter_reg_n_0_[9] ),
        .O(\rtt_small_counter[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \rtt_small_counter[1]_i_1 
       (.I0(rtt_estimate_reg[2]),
        .I1(\s_stat[max_sent] ),
        .I2(\rtt_small_counter_reg_n_0_[0] ),
        .I3(\rtt_small_counter_reg_n_0_[1] ),
        .O(rtt_small_counter[1]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \rtt_small_counter[2]_i_1 
       (.I0(rtt_estimate_reg[3]),
        .I1(\s_stat[max_sent] ),
        .I2(\rtt_small_counter_reg_n_0_[0] ),
        .I3(\rtt_small_counter_reg_n_0_[1] ),
        .I4(\rtt_small_counter_reg_n_0_[2] ),
        .O(rtt_small_counter[2]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \rtt_small_counter[3]_i_1 
       (.I0(rtt_estimate_reg[4]),
        .I1(\s_stat[max_sent] ),
        .I2(\rtt_small_counter_reg_n_0_[2] ),
        .I3(\rtt_small_counter_reg_n_0_[1] ),
        .I4(\rtt_small_counter_reg_n_0_[0] ),
        .I5(\rtt_small_counter_reg_n_0_[3] ),
        .O(rtt_small_counter[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \rtt_small_counter[4]_i_1 
       (.I0(rtt_estimate_reg[5]),
        .I1(\s_stat[max_sent] ),
        .I2(\rtt_small_counter[4]_i_2_n_0 ),
        .I3(\rtt_small_counter_reg_n_0_[4] ),
        .O(rtt_small_counter[4]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rtt_small_counter[4]_i_2 
       (.I0(\rtt_small_counter_reg_n_0_[3] ),
        .I1(\rtt_small_counter_reg_n_0_[0] ),
        .I2(\rtt_small_counter_reg_n_0_[1] ),
        .I3(\rtt_small_counter_reg_n_0_[2] ),
        .O(\rtt_small_counter[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \rtt_small_counter[5]_i_1 
       (.I0(rtt_estimate_reg[6]),
        .I1(\s_stat[max_sent] ),
        .I2(\rtt_small_counter[5]_i_2_n_0 ),
        .I3(\rtt_small_counter_reg_n_0_[5] ),
        .O(rtt_small_counter[5]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rtt_small_counter[5]_i_2 
       (.I0(\rtt_small_counter_reg_n_0_[4] ),
        .I1(\rtt_small_counter_reg_n_0_[2] ),
        .I2(\rtt_small_counter_reg_n_0_[1] ),
        .I3(\rtt_small_counter_reg_n_0_[0] ),
        .I4(\rtt_small_counter_reg_n_0_[3] ),
        .O(\rtt_small_counter[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \rtt_small_counter[6]_i_1 
       (.I0(rtt_estimate_reg[7]),
        .I1(\s_stat[max_sent] ),
        .I2(\rtt_small_counter[8]_i_2_n_0 ),
        .I3(\rtt_small_counter_reg_n_0_[6] ),
        .O(rtt_small_counter[6]));
  LUT5 #(
    .INIT(32'hAAAACCC3)) 
    \rtt_small_counter[7]_i_1 
       (.I0(rtt_estimate_reg[8]),
        .I1(\rtt_small_counter_reg_n_0_[7] ),
        .I2(\rtt_small_counter[8]_i_2_n_0 ),
        .I3(\rtt_small_counter_reg_n_0_[6] ),
        .I4(\s_stat[max_sent] ),
        .O(rtt_small_counter[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFC0003)) 
    \rtt_small_counter[8]_i_1 
       (.I0(rtt_estimate_reg[9]),
        .I1(\rtt_small_counter_reg_n_0_[6] ),
        .I2(\rtt_small_counter[8]_i_2_n_0 ),
        .I3(\rtt_small_counter_reg_n_0_[7] ),
        .I4(\rtt_small_counter_reg_n_0_[8] ),
        .I5(\s_stat[max_sent] ),
        .O(rtt_small_counter[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rtt_small_counter[8]_i_2 
       (.I0(\rtt_small_counter_reg_n_0_[5] ),
        .I1(\rtt_small_counter_reg_n_0_[3] ),
        .I2(\rtt_small_counter_reg_n_0_[0] ),
        .I3(\rtt_small_counter_reg_n_0_[1] ),
        .I4(\rtt_small_counter_reg_n_0_[2] ),
        .I5(\rtt_small_counter_reg_n_0_[4] ),
        .O(\rtt_small_counter[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAA3C)) 
    \rtt_small_counter[9]_i_1 
       (.I0(rtt_estimate_reg[10]),
        .I1(\rtt_small_counter[9]_i_2_n_0 ),
        .I2(\rtt_small_counter_reg_n_0_[9] ),
        .I3(\s_stat[max_sent] ),
        .O(rtt_small_counter[9]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rtt_small_counter[9]_i_2 
       (.I0(\rtt_small_counter_reg_n_0_[6] ),
        .I1(\rtt_small_counter[8]_i_2_n_0 ),
        .I2(\rtt_small_counter_reg_n_0_[7] ),
        .I3(\rtt_small_counter_reg_n_0_[8] ),
        .O(\rtt_small_counter[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_small_counter_reg[0] 
       (.C(clk_in),
        .CE(\rtt_small_counter_reg[10]_0 ),
        .D(rtt_small_counter[0]),
        .Q(\rtt_small_counter_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_small_counter_reg[10] 
       (.C(clk_in),
        .CE(\rtt_small_counter_reg[10]_0 ),
        .D(rtt_small_counter[10]),
        .Q(\rtt_small_counter_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_small_counter_reg[1] 
       (.C(clk_in),
        .CE(\rtt_small_counter_reg[10]_0 ),
        .D(rtt_small_counter[1]),
        .Q(\rtt_small_counter_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_small_counter_reg[2] 
       (.C(clk_in),
        .CE(\rtt_small_counter_reg[10]_0 ),
        .D(rtt_small_counter[2]),
        .Q(\rtt_small_counter_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_small_counter_reg[3] 
       (.C(clk_in),
        .CE(\rtt_small_counter_reg[10]_0 ),
        .D(rtt_small_counter[3]),
        .Q(\rtt_small_counter_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_small_counter_reg[4] 
       (.C(clk_in),
        .CE(\rtt_small_counter_reg[10]_0 ),
        .D(rtt_small_counter[4]),
        .Q(\rtt_small_counter_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_small_counter_reg[5] 
       (.C(clk_in),
        .CE(\rtt_small_counter_reg[10]_0 ),
        .D(rtt_small_counter[5]),
        .Q(\rtt_small_counter_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_small_counter_reg[6] 
       (.C(clk_in),
        .CE(\rtt_small_counter_reg[10]_0 ),
        .D(rtt_small_counter[6]),
        .Q(\rtt_small_counter_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_small_counter_reg[7] 
       (.C(clk_in),
        .CE(\rtt_small_counter_reg[10]_0 ),
        .D(rtt_small_counter[7]),
        .Q(\rtt_small_counter_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_small_counter_reg[8] 
       (.C(clk_in),
        .CE(\rtt_small_counter_reg[10]_0 ),
        .D(rtt_small_counter[8]),
        .Q(\rtt_small_counter_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rtt_small_counter_reg[9] 
       (.C(clk_in),
        .CE(\rtt_small_counter_reg[10]_0 ),
        .D(rtt_small_counter[9]),
        .Q(\rtt_small_counter_reg_n_0_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rtt_taken[0]_i_1 
       (.I0(rtt_taken_reg[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rtt_taken[1]_i_1 
       (.I0(rtt_taken_reg[0]),
        .I1(rtt_taken_reg[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rtt_taken[2]_i_1 
       (.I0(rtt_taken_reg[2]),
        .I1(rtt_taken_reg[1]),
        .I2(rtt_taken_reg[0]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rtt_taken[3]_i_1 
       (.I0(rtt_taken_reg[3]),
        .I1(rtt_taken_reg[0]),
        .I2(rtt_taken_reg[1]),
        .I3(rtt_taken_reg[2]),
        .O(plusOp[3]));
  FDRE #(
    .INIT(1'b0)) 
    \rtt_taken_reg[0] 
       (.C(clk_in),
        .CE(take_rtt),
        .D(plusOp[0]),
        .Q(rtt_taken_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rtt_taken_reg[1] 
       (.C(clk_in),
        .CE(take_rtt),
        .D(plusOp[1]),
        .Q(rtt_taken_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rtt_taken_reg[2] 
       (.C(clk_in),
        .CE(take_rtt),
        .D(plusOp[2]),
        .Q(rtt_taken_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rtt_taken_reg[3] 
       (.C(clk_in),
        .CE(take_rtt),
        .D(plusOp[3]),
        .Q(rtt_taken_reg[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \s[cur_address][0]_i_1 
       (.I0(in61[0]),
        .I1(\s_reg[cur_address][0] [3]),
        .I2(\s_stat_reg[max_sent][16]_1 [0]),
        .I3(\tcp_ctrl_stat[base_seqno] [0]),
        .I4(\packet_req[send_repeat] ),
        .I5(\s_reg[cur_address][0] [0]),
        .O(\FSM_onehot_s_reg[state][37] [0]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \s[cur_address][10]_i_1 
       (.I0(in61[10]),
        .I1(\s_reg[cur_address][0] [3]),
        .I2(\s_stat_reg[max_sent][16]_1 [10]),
        .I3(\tcp_ctrl_stat[base_seqno] [10]),
        .I4(\packet_req[send_repeat] ),
        .I5(\s_reg[cur_address][0] [0]),
        .O(\FSM_onehot_s_reg[state][37] [10]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \s[cur_address][11]_i_1 
       (.I0(in61[11]),
        .I1(\s_reg[cur_address][0] [3]),
        .I2(\s_stat_reg[max_sent][16]_1 [11]),
        .I3(\tcp_ctrl_stat[base_seqno] [11]),
        .I4(\packet_req[send_repeat] ),
        .I5(\s_reg[cur_address][0] [0]),
        .O(\FSM_onehot_s_reg[state][37] [11]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \s[cur_address][12]_i_1 
       (.I0(in61[12]),
        .I1(\s_reg[cur_address][0] [3]),
        .I2(\s_stat_reg[max_sent][16]_1 [12]),
        .I3(\tcp_ctrl_stat[base_seqno] [12]),
        .I4(\packet_req[send_repeat] ),
        .I5(\s_reg[cur_address][0] [0]),
        .O(\FSM_onehot_s_reg[state][37] [12]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \s[cur_address][13]_i_1 
       (.I0(in61[13]),
        .I1(\s_reg[cur_address][0] [3]),
        .I2(\s_stat_reg[max_sent][16]_1 [13]),
        .I3(\tcp_ctrl_stat[base_seqno] [13]),
        .I4(\packet_req[send_repeat] ),
        .I5(\s_reg[cur_address][0] [0]),
        .O(\FSM_onehot_s_reg[state][37] [13]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \s[cur_address][14]_i_1 
       (.I0(in61[14]),
        .I1(\s_reg[cur_address][0] [3]),
        .I2(\s_stat_reg[max_sent][16]_1 [14]),
        .I3(\tcp_ctrl_stat[base_seqno] [14]),
        .I4(\packet_req[send_repeat] ),
        .I5(\s_reg[cur_address][0] [0]),
        .O(\FSM_onehot_s_reg[state][37] [14]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \s[cur_address][15]_i_1 
       (.I0(in61[15]),
        .I1(\s_reg[cur_address][0] [3]),
        .I2(\s_stat_reg[max_sent][16]_1 [15]),
        .I3(\tcp_ctrl_stat[base_seqno] [15]),
        .I4(\packet_req[send_repeat] ),
        .I5(\s_reg[cur_address][0] [0]),
        .O(\FSM_onehot_s_reg[state][37] [15]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \s[cur_address][16]_i_2 
       (.I0(in61[16]),
        .I1(\s_reg[cur_address][0] [3]),
        .I2(\s_stat_reg[max_sent][16]_1 [16]),
        .I3(\tcp_ctrl_stat[base_seqno] [16]),
        .I4(\packet_req[send_repeat] ),
        .I5(\s_reg[cur_address][0] [0]),
        .O(\FSM_onehot_s_reg[state][37] [16]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \s[cur_address][1]_i_1 
       (.I0(in61[1]),
        .I1(\s_reg[cur_address][0] [3]),
        .I2(\s_stat_reg[max_sent][16]_1 [1]),
        .I3(\tcp_ctrl_stat[base_seqno] [1]),
        .I4(\packet_req[send_repeat] ),
        .I5(\s_reg[cur_address][0] [0]),
        .O(\FSM_onehot_s_reg[state][37] [1]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \s[cur_address][2]_i_1 
       (.I0(in61[2]),
        .I1(\s_reg[cur_address][0] [3]),
        .I2(\s_stat_reg[max_sent][16]_1 [2]),
        .I3(\tcp_ctrl_stat[base_seqno] [2]),
        .I4(\packet_req[send_repeat] ),
        .I5(\s_reg[cur_address][0] [0]),
        .O(\FSM_onehot_s_reg[state][37] [2]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \s[cur_address][3]_i_1 
       (.I0(in61[3]),
        .I1(\s_reg[cur_address][0] [3]),
        .I2(\s_stat_reg[max_sent][16]_1 [3]),
        .I3(\tcp_ctrl_stat[base_seqno] [3]),
        .I4(\packet_req[send_repeat] ),
        .I5(\s_reg[cur_address][0] [0]),
        .O(\FSM_onehot_s_reg[state][37] [3]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \s[cur_address][4]_i_1 
       (.I0(in61[4]),
        .I1(\s_reg[cur_address][0] [3]),
        .I2(\s_stat_reg[max_sent][16]_1 [4]),
        .I3(\tcp_ctrl_stat[base_seqno] [4]),
        .I4(\packet_req[send_repeat] ),
        .I5(\s_reg[cur_address][0] [0]),
        .O(\FSM_onehot_s_reg[state][37] [4]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \s[cur_address][5]_i_1 
       (.I0(in61[5]),
        .I1(\s_reg[cur_address][0] [3]),
        .I2(\s_stat_reg[max_sent][16]_1 [5]),
        .I3(\tcp_ctrl_stat[base_seqno] [5]),
        .I4(\packet_req[send_repeat] ),
        .I5(\s_reg[cur_address][0] [0]),
        .O(\FSM_onehot_s_reg[state][37] [5]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \s[cur_address][6]_i_1 
       (.I0(in61[6]),
        .I1(\s_reg[cur_address][0] [3]),
        .I2(\s_stat_reg[max_sent][16]_1 [6]),
        .I3(\tcp_ctrl_stat[base_seqno] [6]),
        .I4(\packet_req[send_repeat] ),
        .I5(\s_reg[cur_address][0] [0]),
        .O(\FSM_onehot_s_reg[state][37] [6]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \s[cur_address][7]_i_1 
       (.I0(in61[7]),
        .I1(\s_reg[cur_address][0] [3]),
        .I2(\s_stat_reg[max_sent][16]_1 [7]),
        .I3(\tcp_ctrl_stat[base_seqno] [7]),
        .I4(\packet_req[send_repeat] ),
        .I5(\s_reg[cur_address][0] [0]),
        .O(\FSM_onehot_s_reg[state][37] [7]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \s[cur_address][8]_i_1 
       (.I0(in61[8]),
        .I1(\s_reg[cur_address][0] [3]),
        .I2(\s_stat_reg[max_sent][16]_1 [8]),
        .I3(\tcp_ctrl_stat[base_seqno] [8]),
        .I4(\packet_req[send_repeat] ),
        .I5(\s_reg[cur_address][0] [0]),
        .O(\FSM_onehot_s_reg[state][37] [8]));
  LUT6 #(
    .INIT(64'hFF88F8F888888888)) 
    \s[cur_address][9]_i_1 
       (.I0(in61[9]),
        .I1(\s_reg[cur_address][0] [3]),
        .I2(\s_stat_reg[max_sent][16]_1 [9]),
        .I3(\tcp_ctrl_stat[base_seqno] [9]),
        .I4(\packet_req[send_repeat] ),
        .I5(\s_reg[cur_address][0] [0]),
        .O(\FSM_onehot_s_reg[state][37] [9]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \s[fill_ram_tcp_template]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\FSM_sequential_s_stat_reg[conn_state][1]_1 ));
  LUT6 #(
    .INIT(64'h0000000001000001)) 
    \s[seqno_hi_next]_i_1 
       (.I0(\s[seqno_hi_next]_i_2_n_0 ),
        .I1(\s_reg[seqno_hi_next] ),
        .I2(\s[seqno_hi_next]_i_4_n_0 ),
        .I3(\s_reg[seqno_hi_same]_0 [12]),
        .I4(\s_stat_reg[base_seqno][29]_0 [12]),
        .I5(\s[seqno_hi_next]_i_5_n_0 ),
        .O(\w_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFFBEFFFFFFFFFFBE)) 
    \s[seqno_hi_next]_i_2 
       (.I0(\s[seqno_hi_next]_i_6_n_0 ),
        .I1(\s_reg[seqno_hi_same]_0 [6]),
        .I2(\s_stat_reg[base_seqno][29]_0 [6]),
        .I3(\s[seqno_hi_next]_i_7_n_0 ),
        .I4(\s_reg[seqno_hi_same]_0 [3]),
        .I5(\tcp_state_stat[base_seqno_hi_plus_1] [6]),
        .O(\s[seqno_hi_next]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \s[seqno_hi_next]_i_4 
       (.I0(\s_stat_reg[base_seqno][29]_0 [1]),
        .I1(\s_reg[seqno_hi_same]_0 [0]),
        .I2(\s_reg[seqno_hi_same]_0 [2]),
        .I3(\s_stat_reg[base_seqno][29]_0 [3]),
        .I4(\s_reg[seqno_hi_same]_0 [1]),
        .I5(\s_stat_reg[base_seqno][29]_0 [2]),
        .O(\s[seqno_hi_next]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \s[seqno_hi_next]_i_5 
       (.I0(\s_stat_reg[base_seqno][29]_0 [9]),
        .I1(\s_reg[seqno_hi_same]_0 [9]),
        .I2(\s_reg[seqno_hi_same]_0 [10]),
        .I3(\s_stat_reg[base_seqno][29]_0 [10]),
        .I4(\s_reg[seqno_hi_same]_0 [11]),
        .I5(\s_stat_reg[base_seqno][29]_0 [11]),
        .O(\s[seqno_hi_next]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hF66F9FF6)) 
    \s[seqno_hi_next]_i_6 
       (.I0(\tcp_ctrl_stat[base_seqno] [27]),
        .I1(\s_reg[seqno_hi_same]_0 [8]),
        .I2(\s[seqno_hi_next]_i_8_n_0 ),
        .I3(\tcp_ctrl_stat[base_seqno] [26]),
        .I4(\s_reg[seqno_hi_same]_0 [7]),
        .O(\s[seqno_hi_next]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD56ABFFFBFFFD56A)) 
    \s[seqno_hi_next]_i_7 
       (.I0(\s_reg[seqno_hi_same]_0 [4]),
        .I1(\tcp_ctrl_stat[base_seqno] [22]),
        .I2(\s_stat_reg[base_seqno][21]_0 ),
        .I3(\tcp_ctrl_stat[base_seqno] [23]),
        .I4(\tcp_ctrl_stat[base_seqno] [24]),
        .I5(\s_reg[seqno_hi_same]_0 [5]),
        .O(\s[seqno_hi_next]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s[seqno_hi_next]_i_8 
       (.I0(\tcp_ctrl_stat[base_seqno] [25]),
        .I1(\tcp_ctrl_stat[base_seqno] [23]),
        .I2(\s_stat_reg[base_seqno][21]_0 ),
        .I3(\tcp_ctrl_stat[base_seqno] [22]),
        .I4(\tcp_ctrl_stat[base_seqno] [24]),
        .O(\s[seqno_hi_next]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000001)) 
    \s[seqno_hi_same]_i_2 
       (.I0(\s[seqno_hi_same]_i_4_n_0 ),
        .I1(\s[seqno_hi_same]_i_5_n_0 ),
        .I2(\s_reg[seqno_hi_same] ),
        .I3(\s_reg[seqno_hi_same]_0 [12]),
        .I4(\tcp_ctrl_stat[base_seqno] [31]),
        .I5(\s[seqno_hi_same]_i_7_n_0 ),
        .O(\w_reg[15] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \s[seqno_hi_same]_i_4 
       (.I0(\tcp_ctrl_stat[base_seqno] [22]),
        .I1(\s_reg[seqno_hi_same]_0 [3]),
        .I2(\s_reg[seqno_hi_same]_0 [4]),
        .I3(\tcp_ctrl_stat[base_seqno] [23]),
        .I4(\s_reg[seqno_hi_same]_0 [5]),
        .I5(\tcp_ctrl_stat[base_seqno] [24]),
        .O(\s[seqno_hi_same]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \s[seqno_hi_same]_i_5 
       (.I0(\tcp_ctrl_stat[base_seqno] [25]),
        .I1(\s_reg[seqno_hi_same]_0 [6]),
        .I2(\s_reg[seqno_hi_same]_0 [7]),
        .I3(\tcp_ctrl_stat[base_seqno] [26]),
        .I4(\s_reg[seqno_hi_same]_0 [8]),
        .I5(\tcp_ctrl_stat[base_seqno] [27]),
        .O(\s[seqno_hi_same]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \s[seqno_hi_same]_i_7 
       (.I0(\tcp_ctrl_stat[base_seqno] [28]),
        .I1(\s_reg[seqno_hi_same]_0 [9]),
        .I2(\s_reg[seqno_hi_same]_0 [11]),
        .I3(\tcp_ctrl_stat[base_seqno] [30]),
        .I4(\s_reg[seqno_hi_same]_0 [10]),
        .I5(\tcp_ctrl_stat[base_seqno] [29]),
        .O(\s[seqno_hi_same]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s_stat[base_seqno][16]_i_1 
       (.I0(\tcp_ctrl_stat[base_seqno] [16]),
        .O(\tcp_state_stat[base_seqno_hi_plus_1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \s_stat[base_seqno][17]_i_1 
       (.I0(\tcp_ctrl_stat[base_seqno] [16]),
        .I1(\tcp_ctrl_stat[base_seqno] [17]),
        .O(\tcp_state_stat[base_seqno_hi_plus_1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \s_stat[base_seqno][18]_i_1 
       (.I0(\tcp_ctrl_stat[base_seqno] [16]),
        .I1(\tcp_ctrl_stat[base_seqno] [17]),
        .I2(\tcp_ctrl_stat[base_seqno] [18]),
        .O(\s_stat_reg[base_seqno][29]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \s_stat[base_seqno][19]_i_1 
       (.I0(\tcp_ctrl_stat[base_seqno] [17]),
        .I1(\tcp_ctrl_stat[base_seqno] [16]),
        .I2(\tcp_ctrl_stat[base_seqno] [18]),
        .I3(\tcp_ctrl_stat[base_seqno] [19]),
        .O(\s_stat_reg[base_seqno][29]_0 [1]));
  LUT6 #(
    .INIT(64'hFAFAFCFAFCFAFAFA)) 
    \s_stat[base_seqno][20]_i_1 
       (.I0(\tcp_ctrl_stat[base_seqno] [20]),
        .I1(\s_stat_reg[base_seqno][29]_0 [2]),
        .I2(tcp_reset),
        .I3(\tcp_ctrl_recv[got_ack] ),
        .I4(\tcp_ctrl_recv[ack_seqno] [16]),
        .I5(\tcp_ctrl_stat[base_seqno] [16]),
        .O(\s_stat[base_seqno][20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \s_stat[base_seqno][20]_i_2 
       (.I0(\tcp_ctrl_stat[base_seqno] [18]),
        .I1(\tcp_ctrl_stat[base_seqno] [16]),
        .I2(\tcp_ctrl_stat[base_seqno] [17]),
        .I3(\tcp_ctrl_stat[base_seqno] [19]),
        .I4(\tcp_ctrl_stat[base_seqno] [20]),
        .O(\s_stat_reg[base_seqno][29]_0 [2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \s_stat[base_seqno][21]_i_1 
       (.I0(\tcp_ctrl_stat[base_seqno] [19]),
        .I1(\tcp_ctrl_stat[base_seqno] [17]),
        .I2(\tcp_ctrl_stat[base_seqno] [16]),
        .I3(\tcp_ctrl_stat[base_seqno] [18]),
        .I4(\tcp_ctrl_stat[base_seqno] [20]),
        .I5(\tcp_ctrl_stat[base_seqno] [21]),
        .O(\s_stat_reg[base_seqno][29]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \s_stat[base_seqno][22]_i_1 
       (.I0(\s_stat_reg[base_seqno][21]_0 ),
        .I1(\tcp_ctrl_stat[base_seqno] [22]),
        .O(\tcp_state_stat[base_seqno_hi_plus_1] [6]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \s_stat[base_seqno][23]_i_1 
       (.I0(\s_stat_reg[base_seqno][21]_0 ),
        .I1(\tcp_ctrl_stat[base_seqno] [22]),
        .I2(\tcp_ctrl_stat[base_seqno] [23]),
        .O(\s_stat_reg[base_seqno][29]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \s_stat[base_seqno][24]_i_1 
       (.I0(\tcp_ctrl_stat[base_seqno] [22]),
        .I1(\s_stat_reg[base_seqno][21]_0 ),
        .I2(\tcp_ctrl_stat[base_seqno] [23]),
        .I3(\tcp_ctrl_stat[base_seqno] [24]),
        .O(\s_stat_reg[base_seqno][29]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \s_stat[base_seqno][25]_i_1 
       (.I0(\tcp_ctrl_stat[base_seqno] [23]),
        .I1(\s_stat_reg[base_seqno][21]_0 ),
        .I2(\tcp_ctrl_stat[base_seqno] [22]),
        .I3(\tcp_ctrl_stat[base_seqno] [24]),
        .I4(\tcp_ctrl_stat[base_seqno] [25]),
        .O(\s_stat_reg[base_seqno][29]_0 [6]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \s_stat[base_seqno][26]_i_1 
       (.I0(\tcp_ctrl_stat[base_seqno] [24]),
        .I1(\tcp_ctrl_stat[base_seqno] [22]),
        .I2(\s_stat_reg[base_seqno][21]_0 ),
        .I3(\tcp_ctrl_stat[base_seqno] [23]),
        .I4(\tcp_ctrl_stat[base_seqno] [25]),
        .I5(\tcp_ctrl_stat[base_seqno] [26]),
        .O(\s_stat_reg[base_seqno][29]_0 [7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s_stat[base_seqno][26]_i_2 
       (.I0(\tcp_ctrl_stat[base_seqno] [21]),
        .I1(\tcp_ctrl_stat[base_seqno] [19]),
        .I2(\tcp_ctrl_stat[base_seqno] [17]),
        .I3(\tcp_ctrl_stat[base_seqno] [16]),
        .I4(\tcp_ctrl_stat[base_seqno] [18]),
        .I5(\tcp_ctrl_stat[base_seqno] [20]),
        .O(\s_stat_reg[base_seqno][21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \s_stat[base_seqno][27]_i_1 
       (.I0(\s_stat[base_seqno][31]_i_2_n_0 ),
        .I1(\tcp_ctrl_stat[base_seqno] [27]),
        .O(\s_stat_reg[base_seqno][29]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \s_stat[base_seqno][28]_i_1 
       (.I0(\s_stat_reg[base_seqno][29]_0 [9]),
        .I1(\tcp_ctrl_stat[base_seqno] [28]),
        .I2(tcp_reset),
        .O(p_1_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \s_stat[base_seqno][28]_i_2 
       (.I0(\s_stat[base_seqno][31]_i_2_n_0 ),
        .I1(\tcp_ctrl_stat[base_seqno] [27]),
        .I2(\tcp_ctrl_stat[base_seqno] [28]),
        .O(\s_stat_reg[base_seqno][29]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \s_stat[base_seqno][29]_i_1 
       (.I0(\tcp_ctrl_stat[base_seqno] [28]),
        .I1(\tcp_ctrl_stat[base_seqno] [29]),
        .I2(tcp_reset),
        .I3(\s_stat_reg[base_seqno][29]_0 [10]),
        .O(p_1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \s_stat[base_seqno][29]_i_2 
       (.I0(\tcp_ctrl_stat[base_seqno] [27]),
        .I1(\s_stat[base_seqno][31]_i_2_n_0 ),
        .I2(\tcp_ctrl_stat[base_seqno] [28]),
        .I3(\tcp_ctrl_stat[base_seqno] [29]),
        .O(\s_stat_reg[base_seqno][29]_0 [10]));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \s_stat[base_seqno][30]_i_2 
       (.I0(\tcp_ctrl_stat[base_seqno] [30]),
        .I1(\tcp_ctrl_stat[base_seqno] [29]),
        .I2(\tcp_ctrl_stat[base_seqno] [28]),
        .I3(tcp_reset),
        .I4(\s_stat_reg[base_seqno][29]_0 [11]),
        .O(p_1_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \s_stat[base_seqno][30]_i_3 
       (.I0(\tcp_ctrl_stat[base_seqno] [28]),
        .I1(\s_stat[base_seqno][31]_i_2_n_0 ),
        .I2(\tcp_ctrl_stat[base_seqno] [27]),
        .I3(\tcp_ctrl_stat[base_seqno] [29]),
        .I4(\tcp_ctrl_stat[base_seqno] [30]),
        .O(\s_stat_reg[base_seqno][29]_0 [11]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \s_stat[base_seqno][31]_i_1 
       (.I0(\tcp_ctrl_stat[base_seqno] [29]),
        .I1(\tcp_ctrl_stat[base_seqno] [27]),
        .I2(\s_stat[base_seqno][31]_i_2_n_0 ),
        .I3(\tcp_ctrl_stat[base_seqno] [28]),
        .I4(\tcp_ctrl_stat[base_seqno] [30]),
        .I5(\tcp_ctrl_stat[base_seqno] [31]),
        .O(\s_stat_reg[base_seqno][29]_0 [12]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \s_stat[base_seqno][31]_i_2 
       (.I0(\tcp_ctrl_stat[base_seqno] [26]),
        .I1(\tcp_ctrl_stat[base_seqno] [24]),
        .I2(\tcp_ctrl_stat[base_seqno] [22]),
        .I3(\s_stat_reg[base_seqno][21]_0 ),
        .I4(\tcp_ctrl_stat[base_seqno] [23]),
        .I5(\tcp_ctrl_stat[base_seqno] [25]),
        .O(\s_stat[base_seqno][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \s_stat[rtt_trip][16]_i_1 
       (.I0(meas_rtt_reg_0),
        .I1(\packet_done[keepalive] ),
        .I2(\packet_done[repeated] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\packet_done[done] ),
        .O(\s_stat[rtt_trip] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][0] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\tcp_ctrl_recv[ack_seqno] [0]),
        .Q(\tcp_ctrl_stat[base_seqno] [0]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][10] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\tcp_ctrl_recv[ack_seqno] [10]),
        .Q(\tcp_ctrl_stat[base_seqno] [10]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][11] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\tcp_ctrl_recv[ack_seqno] [11]),
        .Q(\tcp_ctrl_stat[base_seqno] [11]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][12] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\tcp_ctrl_recv[ack_seqno] [12]),
        .Q(\tcp_ctrl_stat[base_seqno] [12]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][13] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\tcp_ctrl_recv[ack_seqno] [13]),
        .Q(\tcp_ctrl_stat[base_seqno] [13]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][14] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\tcp_ctrl_recv[ack_seqno] [14]),
        .Q(\tcp_ctrl_stat[base_seqno] [14]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][15] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\tcp_ctrl_recv[ack_seqno] [15]),
        .Q(\tcp_ctrl_stat[base_seqno] [15]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][16] 
       (.C(clk_in),
        .CE(\s_stat_reg[base_seqno][28]_0 ),
        .D(\tcp_state_stat[base_seqno_hi_plus_1] [0]),
        .Q(\tcp_ctrl_stat[base_seqno] [16]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][17] 
       (.C(clk_in),
        .CE(\s_stat_reg[base_seqno][28]_0 ),
        .D(\tcp_state_stat[base_seqno_hi_plus_1] [1]),
        .Q(\tcp_ctrl_stat[base_seqno] [17]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][18] 
       (.C(clk_in),
        .CE(\s_stat_reg[base_seqno][28]_0 ),
        .D(\s_stat_reg[base_seqno][29]_0 [0]),
        .Q(\tcp_ctrl_stat[base_seqno] [18]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][19] 
       (.C(clk_in),
        .CE(\s_stat_reg[base_seqno][28]_0 ),
        .D(\s_stat_reg[base_seqno][29]_0 [1]),
        .Q(\tcp_ctrl_stat[base_seqno] [19]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][1] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\tcp_ctrl_recv[ack_seqno] [1]),
        .Q(\tcp_ctrl_stat[base_seqno] [1]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b1)) 
    \s_stat_reg[base_seqno][20] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_stat[base_seqno][20]_i_1_n_0 ),
        .Q(\tcp_ctrl_stat[base_seqno] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][21] 
       (.C(clk_in),
        .CE(\s_stat_reg[base_seqno][28]_0 ),
        .D(\s_stat_reg[base_seqno][29]_0 [3]),
        .Q(\tcp_ctrl_stat[base_seqno] [21]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][22] 
       (.C(clk_in),
        .CE(\s_stat_reg[base_seqno][28]_0 ),
        .D(\tcp_state_stat[base_seqno_hi_plus_1] [6]),
        .Q(\tcp_ctrl_stat[base_seqno] [22]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][23] 
       (.C(clk_in),
        .CE(\s_stat_reg[base_seqno][28]_0 ),
        .D(\s_stat_reg[base_seqno][29]_0 [4]),
        .Q(\tcp_ctrl_stat[base_seqno] [23]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][24] 
       (.C(clk_in),
        .CE(\s_stat_reg[base_seqno][28]_0 ),
        .D(\s_stat_reg[base_seqno][29]_0 [5]),
        .Q(\tcp_ctrl_stat[base_seqno] [24]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][25] 
       (.C(clk_in),
        .CE(\s_stat_reg[base_seqno][28]_0 ),
        .D(\s_stat_reg[base_seqno][29]_0 [6]),
        .Q(\tcp_ctrl_stat[base_seqno] [25]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][26] 
       (.C(clk_in),
        .CE(\s_stat_reg[base_seqno][28]_0 ),
        .D(\s_stat_reg[base_seqno][29]_0 [7]),
        .Q(\tcp_ctrl_stat[base_seqno] [26]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][27] 
       (.C(clk_in),
        .CE(\s_stat_reg[base_seqno][28]_0 ),
        .D(\s_stat_reg[base_seqno][29]_0 [8]),
        .Q(\tcp_ctrl_stat[base_seqno] [27]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][28] 
       (.C(clk_in),
        .CE(\s_stat_reg[base_seqno][28]_0 ),
        .D(p_1_in[28]),
        .Q(\tcp_ctrl_stat[base_seqno] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][29] 
       (.C(clk_in),
        .CE(\s_stat_reg[base_seqno][28]_0 ),
        .D(p_1_in[29]),
        .Q(\tcp_ctrl_stat[base_seqno] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \s_stat_reg[base_seqno][2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_stat_reg[base_seqno][2]_1 ),
        .Q(\tcp_ctrl_stat[base_seqno] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][30] 
       (.C(clk_in),
        .CE(\s_stat_reg[base_seqno][28]_0 ),
        .D(p_1_in[30]),
        .Q(\tcp_ctrl_stat[base_seqno] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][31] 
       (.C(clk_in),
        .CE(\s_stat_reg[base_seqno][28]_0 ),
        .D(\s_stat_reg[base_seqno][29]_0 [12]),
        .Q(\tcp_ctrl_stat[base_seqno] [31]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][3] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\tcp_ctrl_recv[ack_seqno] [3]),
        .Q(\tcp_ctrl_stat[base_seqno] [3]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][4] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\tcp_ctrl_recv[ack_seqno] [4]),
        .Q(\tcp_ctrl_stat[base_seqno] [4]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][5] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\tcp_ctrl_recv[ack_seqno] [5]),
        .Q(\tcp_ctrl_stat[base_seqno] [5]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][6] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\tcp_ctrl_recv[ack_seqno] [6]),
        .Q(\tcp_ctrl_stat[base_seqno] [6]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][7] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\tcp_ctrl_recv[ack_seqno] [7]),
        .Q(\tcp_ctrl_stat[base_seqno] [7]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][8] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\tcp_ctrl_recv[ack_seqno] [8]),
        .Q(\tcp_ctrl_stat[base_seqno] [8]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[base_seqno][9] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\tcp_ctrl_recv[ack_seqno] [9]),
        .Q(\tcp_ctrl_stat[base_seqno] [9]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[max_sent][0] 
       (.C(clk_in),
        .CE(\s_stat[max_sent] ),
        .D(\s_stat_reg[max_sent][16]_2 [0]),
        .Q(\s_stat_reg[max_sent][16]_1 [0]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[max_sent][10] 
       (.C(clk_in),
        .CE(\s_stat[max_sent] ),
        .D(\s_stat_reg[max_sent][16]_2 [10]),
        .Q(\s_stat_reg[max_sent][16]_1 [10]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[max_sent][11] 
       (.C(clk_in),
        .CE(\s_stat[max_sent] ),
        .D(\s_stat_reg[max_sent][16]_2 [11]),
        .Q(\s_stat_reg[max_sent][16]_1 [11]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[max_sent][12] 
       (.C(clk_in),
        .CE(\s_stat[max_sent] ),
        .D(\s_stat_reg[max_sent][16]_2 [12]),
        .Q(\s_stat_reg[max_sent][16]_1 [12]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[max_sent][13] 
       (.C(clk_in),
        .CE(\s_stat[max_sent] ),
        .D(\s_stat_reg[max_sent][16]_2 [13]),
        .Q(\s_stat_reg[max_sent][16]_1 [13]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[max_sent][14] 
       (.C(clk_in),
        .CE(\s_stat[max_sent] ),
        .D(\s_stat_reg[max_sent][16]_2 [14]),
        .Q(\s_stat_reg[max_sent][16]_1 [14]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[max_sent][15] 
       (.C(clk_in),
        .CE(\s_stat[max_sent] ),
        .D(\s_stat_reg[max_sent][16]_2 [15]),
        .Q(\s_stat_reg[max_sent][16]_1 [15]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[max_sent][16] 
       (.C(clk_in),
        .CE(\s_stat[max_sent] ),
        .D(\s_stat_reg[max_sent][16]_2 [16]),
        .Q(\s_stat_reg[max_sent][16]_1 [16]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[max_sent][1] 
       (.C(clk_in),
        .CE(\s_stat[max_sent] ),
        .D(\s_stat_reg[max_sent][16]_2 [1]),
        .Q(\s_stat_reg[max_sent][16]_1 [1]),
        .R(tcp_reset));
  FDSE #(
    .INIT(1'b1)) 
    \s_stat_reg[max_sent][2] 
       (.C(clk_in),
        .CE(\s_stat[max_sent] ),
        .D(\s_stat_reg[max_sent][16]_2 [2]),
        .Q(\s_stat_reg[max_sent][16]_1 [2]),
        .S(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[max_sent][3] 
       (.C(clk_in),
        .CE(\s_stat[max_sent] ),
        .D(\s_stat_reg[max_sent][16]_2 [3]),
        .Q(\s_stat_reg[max_sent][16]_1 [3]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[max_sent][4] 
       (.C(clk_in),
        .CE(\s_stat[max_sent] ),
        .D(\s_stat_reg[max_sent][16]_2 [4]),
        .Q(\s_stat_reg[max_sent][16]_1 [4]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[max_sent][5] 
       (.C(clk_in),
        .CE(\s_stat[max_sent] ),
        .D(\s_stat_reg[max_sent][16]_2 [5]),
        .Q(\s_stat_reg[max_sent][16]_1 [5]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[max_sent][6] 
       (.C(clk_in),
        .CE(\s_stat[max_sent] ),
        .D(\s_stat_reg[max_sent][16]_2 [6]),
        .Q(\s_stat_reg[max_sent][16]_1 [6]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[max_sent][7] 
       (.C(clk_in),
        .CE(\s_stat[max_sent] ),
        .D(\s_stat_reg[max_sent][16]_2 [7]),
        .Q(\s_stat_reg[max_sent][16]_1 [7]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[max_sent][8] 
       (.C(clk_in),
        .CE(\s_stat[max_sent] ),
        .D(\s_stat_reg[max_sent][16]_2 [8]),
        .Q(\s_stat_reg[max_sent][16]_1 [8]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[max_sent][9] 
       (.C(clk_in),
        .CE(\s_stat[max_sent] ),
        .D(\s_stat_reg[max_sent][16]_2 [9]),
        .Q(\s_stat_reg[max_sent][16]_1 [9]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_est][0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rtt_estimate_reg[0]),
        .Q(\tcp_ctrl_stat[rtt_est] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_est][10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rtt_estimate_reg[10]),
        .Q(\s_stat_reg[rtt_est][11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_est][11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rtt_estimate_reg[11]),
        .Q(\s_stat_reg[rtt_est][11]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_est][1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rtt_estimate_reg[1]),
        .Q(\tcp_ctrl_stat[rtt_est] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_est][2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rtt_estimate_reg[2]),
        .Q(\s_stat_reg[rtt_est][11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_est][3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rtt_estimate_reg[3]),
        .Q(\s_stat_reg[rtt_est][11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_est][4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rtt_estimate_reg[4]),
        .Q(\s_stat_reg[rtt_est][11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_est][5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rtt_estimate_reg[5]),
        .Q(\s_stat_reg[rtt_est][11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_est][6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rtt_estimate_reg[6]),
        .Q(\s_stat_reg[rtt_est][11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_est][7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rtt_estimate_reg[7]),
        .Q(\s_stat_reg[rtt_est][11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_est][8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rtt_estimate_reg[8]),
        .Q(\s_stat_reg[rtt_est][11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_est][9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(rtt_estimate_reg[9]),
        .Q(\s_stat_reg[rtt_est][11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_trip][0] 
       (.C(clk_in),
        .CE(\s_stat[rtt_trip] ),
        .D(\s_stat_reg[max_sent][16]_1 [0]),
        .Q(\s_stat_reg[rtt_trip][16]_0 [0]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_trip][10] 
       (.C(clk_in),
        .CE(\s_stat[rtt_trip] ),
        .D(\s_stat_reg[max_sent][16]_1 [10]),
        .Q(\tcp_ctrl_stat[rtt_trip] [10]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_trip][11] 
       (.C(clk_in),
        .CE(\s_stat[rtt_trip] ),
        .D(\s_stat_reg[max_sent][16]_1 [11]),
        .Q(\tcp_ctrl_stat[rtt_trip] [11]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_trip][12] 
       (.C(clk_in),
        .CE(\s_stat[rtt_trip] ),
        .D(\s_stat_reg[max_sent][16]_1 [12]),
        .Q(\tcp_ctrl_stat[rtt_trip] [12]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_trip][13] 
       (.C(clk_in),
        .CE(\s_stat[rtt_trip] ),
        .D(\s_stat_reg[max_sent][16]_1 [13]),
        .Q(\tcp_ctrl_stat[rtt_trip] [13]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_trip][14] 
       (.C(clk_in),
        .CE(\s_stat[rtt_trip] ),
        .D(\s_stat_reg[max_sent][16]_1 [14]),
        .Q(\tcp_ctrl_stat[rtt_trip] [14]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_trip][15] 
       (.C(clk_in),
        .CE(\s_stat[rtt_trip] ),
        .D(\s_stat_reg[max_sent][16]_1 [15]),
        .Q(\s_stat_reg[rtt_trip][16]_0 [1]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_trip][16] 
       (.C(clk_in),
        .CE(\s_stat[rtt_trip] ),
        .D(\s_stat_reg[max_sent][16]_1 [16]),
        .Q(\s_stat_reg[rtt_trip][16]_0 [2]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_trip][1] 
       (.C(clk_in),
        .CE(\s_stat[rtt_trip] ),
        .D(\s_stat_reg[max_sent][16]_1 [1]),
        .Q(\tcp_ctrl_stat[rtt_trip] [1]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_trip][2] 
       (.C(clk_in),
        .CE(\s_stat[rtt_trip] ),
        .D(\s_stat_reg[max_sent][16]_1 [2]),
        .Q(\tcp_ctrl_stat[rtt_trip] [2]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_trip][3] 
       (.C(clk_in),
        .CE(\s_stat[rtt_trip] ),
        .D(\s_stat_reg[max_sent][16]_1 [3]),
        .Q(\tcp_ctrl_stat[rtt_trip] [3]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_trip][4] 
       (.C(clk_in),
        .CE(\s_stat[rtt_trip] ),
        .D(\s_stat_reg[max_sent][16]_1 [4]),
        .Q(\tcp_ctrl_stat[rtt_trip] [4]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_trip][5] 
       (.C(clk_in),
        .CE(\s_stat[rtt_trip] ),
        .D(\s_stat_reg[max_sent][16]_1 [5]),
        .Q(\tcp_ctrl_stat[rtt_trip] [5]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_trip][6] 
       (.C(clk_in),
        .CE(\s_stat[rtt_trip] ),
        .D(\s_stat_reg[max_sent][16]_1 [6]),
        .Q(\tcp_ctrl_stat[rtt_trip] [6]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_trip][7] 
       (.C(clk_in),
        .CE(\s_stat[rtt_trip] ),
        .D(\s_stat_reg[max_sent][16]_1 [7]),
        .Q(\tcp_ctrl_stat[rtt_trip] [7]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_trip][8] 
       (.C(clk_in),
        .CE(\s_stat[rtt_trip] ),
        .D(\s_stat_reg[max_sent][16]_1 [8]),
        .Q(\tcp_ctrl_stat[rtt_trip] [8]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[rtt_trip][9] 
       (.C(clk_in),
        .CE(\s_stat[rtt_trip] ),
        .D(\s_stat_reg[max_sent][16]_1 [9]),
        .Q(\tcp_ctrl_stat[rtt_trip] [9]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[same_ack][0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_stat_reg[same_ack][0]_0 ),
        .Q(\tcp_ctrl_stat[same_ack] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[same_ack][1] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\tcp_ctrl_stat[same_ack] [0]),
        .Q(\tcp_ctrl_stat[same_ack] [1]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[window_sz][10] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\s_stat_reg[window_sz][15]_2 [9]),
        .Q(\tcp_ctrl_stat[window_sz] [10]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[window_sz][11] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\s_stat_reg[window_sz][15]_2 [10]),
        .Q(\tcp_ctrl_stat[window_sz] [11]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[window_sz][12] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\s_stat_reg[window_sz][15]_2 [11]),
        .Q(\tcp_ctrl_stat[window_sz] [12]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[window_sz][13] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\s_stat_reg[window_sz][15]_2 [12]),
        .Q(\tcp_ctrl_stat[window_sz] [13]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[window_sz][14] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\s_stat_reg[window_sz][15]_2 [13]),
        .Q(\tcp_ctrl_stat[window_sz] [14]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[window_sz][15] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\s_stat_reg[window_sz][15]_2 [14]),
        .Q(\s_stat_reg[window_sz][15]_0 ),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[window_sz][1] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\s_stat_reg[window_sz][15]_2 [0]),
        .Q(\tcp_ctrl_stat[window_sz] [1]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[window_sz][2] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\s_stat_reg[window_sz][15]_2 [1]),
        .Q(\tcp_ctrl_stat[window_sz] [2]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[window_sz][3] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\s_stat_reg[window_sz][15]_2 [2]),
        .Q(\tcp_ctrl_stat[window_sz] [3]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[window_sz][4] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\s_stat_reg[window_sz][15]_2 [3]),
        .Q(\tcp_ctrl_stat[window_sz] [4]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[window_sz][5] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\s_stat_reg[window_sz][15]_2 [4]),
        .Q(\tcp_ctrl_stat[window_sz] [5]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[window_sz][6] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\s_stat_reg[window_sz][15]_2 [5]),
        .Q(\tcp_ctrl_stat[window_sz] [6]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[window_sz][7] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\s_stat_reg[window_sz][15]_2 [6]),
        .Q(\tcp_ctrl_stat[window_sz] [7]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[window_sz][8] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\s_stat_reg[window_sz][15]_2 [7]),
        .Q(\tcp_ctrl_stat[window_sz] [8]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \s_stat_reg[window_sz][9] 
       (.C(clk_in),
        .CE(\tcp_ctrl_recv[got_ack] ),
        .D(\s_stat_reg[window_sz][15]_2 [8]),
        .Q(\tcp_ctrl_stat[window_sz] [9]),
        .R(tcp_reset));
  LUT3 #(
    .INIT(8'h80)) 
    take_rtt_i_1
       (.I0(\tcp_ctrl_recv[got_ack] ),
        .I1(p_0_in22_in),
        .I2(meas_rtt_reg_0),
        .O(take_rtt_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    take_rtt_i_10
       (.I0(\tcp_ctrl_stat[rtt_trip] [11]),
        .I1(\tcp_ctrl_recv[ack_seqno] [11]),
        .O(take_rtt_i_10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    take_rtt_i_11
       (.I0(\tcp_ctrl_stat[rtt_trip] [10]),
        .I1(\tcp_ctrl_recv[ack_seqno] [10]),
        .O(take_rtt_i_11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    take_rtt_i_12
       (.I0(\tcp_ctrl_stat[rtt_trip] [9]),
        .I1(\tcp_ctrl_recv[ack_seqno] [9]),
        .O(take_rtt_i_12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    take_rtt_i_13
       (.I0(\tcp_ctrl_stat[rtt_trip] [8]),
        .I1(\tcp_ctrl_recv[ack_seqno] [8]),
        .O(take_rtt_i_13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    take_rtt_i_14
       (.I0(\tcp_ctrl_stat[rtt_trip] [7]),
        .I1(\tcp_ctrl_recv[ack_seqno] [7]),
        .O(take_rtt_i_14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    take_rtt_i_15
       (.I0(\tcp_ctrl_stat[rtt_trip] [6]),
        .I1(\tcp_ctrl_recv[ack_seqno] [6]),
        .O(take_rtt_i_15_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    take_rtt_i_16
       (.I0(\tcp_ctrl_stat[rtt_trip] [5]),
        .I1(\tcp_ctrl_recv[ack_seqno] [5]),
        .O(take_rtt_i_16_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    take_rtt_i_17
       (.I0(\tcp_ctrl_stat[rtt_trip] [4]),
        .I1(\tcp_ctrl_recv[ack_seqno] [4]),
        .O(take_rtt_i_17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    take_rtt_i_18
       (.I0(\tcp_ctrl_stat[rtt_trip] [3]),
        .I1(\tcp_ctrl_recv[ack_seqno] [3]),
        .O(take_rtt_i_18_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    take_rtt_i_19
       (.I0(\tcp_ctrl_stat[rtt_trip] [2]),
        .I1(\tcp_ctrl_recv[ack_seqno] [2]),
        .O(take_rtt_i_19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    take_rtt_i_20
       (.I0(\tcp_ctrl_stat[rtt_trip] [1]),
        .I1(\tcp_ctrl_recv[ack_seqno] [1]),
        .O(take_rtt_i_20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    take_rtt_i_21
       (.I0(\s_stat_reg[rtt_trip][16]_0 [0]),
        .I1(\tcp_ctrl_recv[ack_seqno] [0]),
        .O(take_rtt_i_21_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    take_rtt_i_6
       (.I0(\s_stat_reg[rtt_trip][16]_0 [1]),
        .I1(\tcp_ctrl_recv[ack_seqno] [15]),
        .O(take_rtt_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    take_rtt_i_7
       (.I0(\tcp_ctrl_stat[rtt_trip] [14]),
        .I1(\tcp_ctrl_recv[ack_seqno] [14]),
        .O(take_rtt_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    take_rtt_i_8
       (.I0(\tcp_ctrl_stat[rtt_trip] [13]),
        .I1(\tcp_ctrl_recv[ack_seqno] [13]),
        .O(take_rtt_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    take_rtt_i_9
       (.I0(\tcp_ctrl_stat[rtt_trip] [12]),
        .I1(\tcp_ctrl_recv[ack_seqno] [12]),
        .O(take_rtt_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    take_rtt_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(take_rtt_i_1_n_0),
        .Q(take_rtt),
        .R(tcp_reset));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 take_rtt_reg_i_2
       (.CI(take_rtt_reg_i_3_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_take_rtt_reg_i_2_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_take_rtt_reg_i_2_O_UNCONNECTED[7:1],p_0_in22_in}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 take_rtt_reg_i_3
       (.CI(take_rtt_reg_i_5_n_0),
        .CI_TOP(1'b0),
        .CO({take_rtt_reg_i_3_n_0,take_rtt_reg_i_3_n_1,take_rtt_reg_i_3_n_2,take_rtt_reg_i_3_n_3,take_rtt_reg_i_3_n_4,take_rtt_reg_i_3_n_5,take_rtt_reg_i_3_n_6,take_rtt_reg_i_3_n_7}),
        .DI({\s_stat_reg[rtt_trip][16]_0 [1],\tcp_ctrl_stat[rtt_trip] [14:8]}),
        .O(NLW_take_rtt_reg_i_3_O_UNCONNECTED[7:0]),
        .S({take_rtt_i_6_n_0,take_rtt_i_7_n_0,take_rtt_i_8_n_0,take_rtt_i_9_n_0,take_rtt_i_10_n_0,take_rtt_i_11_n_0,take_rtt_i_12_n_0,take_rtt_i_13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 take_rtt_reg_i_5
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({take_rtt_reg_i_5_n_0,take_rtt_reg_i_5_n_1,take_rtt_reg_i_5_n_2,take_rtt_reg_i_5_n_3,take_rtt_reg_i_5_n_4,take_rtt_reg_i_5_n_5,take_rtt_reg_i_5_n_6,take_rtt_reg_i_5_n_7}),
        .DI({\tcp_ctrl_stat[rtt_trip] [7:1],\s_stat_reg[rtt_trip][16]_0 [0]}),
        .O(NLW_take_rtt_reg_i_5_O_UNCONNECTED[7:0]),
        .S({take_rtt_i_14_n_0,take_rtt_i_15_n_0,take_rtt_i_16_n_0,take_rtt_i_17_n_0,take_rtt_i_18_n_0,take_rtt_i_19_n_0,take_rtt_i_20_n_0,take_rtt_i_21_n_0}));
  LUT3 #(
    .INIT(8'hA9)) 
    \x_window_left[15]_i_2 
       (.I0(\s_stat_reg[window_sz][15]_0 ),
        .I1(\packet_done[repeated] ),
        .I2(\astat[cur_off] [15]),
        .O(\x_window_left[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \x_window_left[15]_i_3 
       (.I0(\tcp_ctrl_stat[window_sz] [14]),
        .I1(\packet_done[repeated] ),
        .I2(\astat[cur_off] [14]),
        .O(\x_window_left[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \x_window_left[15]_i_4 
       (.I0(\tcp_ctrl_stat[window_sz] [13]),
        .I1(\packet_done[repeated] ),
        .I2(\astat[cur_off] [13]),
        .O(\x_window_left[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \x_window_left[15]_i_5 
       (.I0(\tcp_ctrl_stat[window_sz] [12]),
        .I1(\packet_done[repeated] ),
        .I2(\astat[cur_off] [12]),
        .O(\x_window_left[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \x_window_left[15]_i_6 
       (.I0(\tcp_ctrl_stat[window_sz] [11]),
        .I1(\packet_done[repeated] ),
        .I2(\astat[cur_off] [11]),
        .O(\x_window_left[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \x_window_left[15]_i_7 
       (.I0(\tcp_ctrl_stat[window_sz] [10]),
        .I1(\packet_done[repeated] ),
        .I2(\astat[cur_off] [10]),
        .O(\x_window_left[15]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \x_window_left[15]_i_8 
       (.I0(\tcp_ctrl_stat[window_sz] [9]),
        .I1(\packet_done[repeated] ),
        .I2(\astat[cur_off] [9]),
        .O(\x_window_left[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \x_window_left[15]_i_9 
       (.I0(\tcp_ctrl_stat[window_sz] [8]),
        .I1(\packet_done[repeated] ),
        .I2(\astat[cur_off] [8]),
        .O(\x_window_left[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \x_window_left[7]_i_3 
       (.I0(\tcp_ctrl_stat[window_sz] [7]),
        .I1(\packet_done[repeated] ),
        .I2(\astat[cur_off] [7]),
        .O(\x_window_left[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \x_window_left[7]_i_4 
       (.I0(\tcp_ctrl_stat[window_sz] [6]),
        .I1(\packet_done[repeated] ),
        .I2(\astat[cur_off] [6]),
        .O(\x_window_left[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \x_window_left[7]_i_5 
       (.I0(\tcp_ctrl_stat[window_sz] [5]),
        .I1(\packet_done[repeated] ),
        .I2(\astat[cur_off] [5]),
        .O(\x_window_left[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \x_window_left[7]_i_6 
       (.I0(\tcp_ctrl_stat[window_sz] [4]),
        .I1(\packet_done[repeated] ),
        .I2(\astat[cur_off] [4]),
        .O(\x_window_left[7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \x_window_left[7]_i_7 
       (.I0(\tcp_ctrl_stat[window_sz] [3]),
        .I1(\packet_done[repeated] ),
        .I2(\astat[cur_off] [3]),
        .O(\x_window_left[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \x_window_left[7]_i_8 
       (.I0(\tcp_ctrl_stat[window_sz] [2]),
        .I1(\packet_done[repeated] ),
        .I2(\astat[cur_off] [2]),
        .O(\x_window_left[7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \x_window_left[7]_i_9 
       (.I0(\tcp_ctrl_stat[window_sz] [1]),
        .I1(\packet_done[repeated] ),
        .I2(\astat[cur_off] [1]),
        .O(\x_window_left[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_window_left_reg[15]_i_1 
       (.CI(\x_window_left_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\x_window_left_reg[15]_i_1_n_0 ,\x_window_left_reg[15]_i_1_n_1 ,\x_window_left_reg[15]_i_1_n_2 ,\x_window_left_reg[15]_i_1_n_3 ,\x_window_left_reg[15]_i_1_n_4 ,\x_window_left_reg[15]_i_1_n_5 ,\x_window_left_reg[15]_i_1_n_6 ,\x_window_left_reg[15]_i_1_n_7 }),
        .DI({\s_stat_reg[window_sz][15]_0 ,\tcp_ctrl_stat[window_sz] [14:8]}),
        .O(\s_stat_reg[window_sz][15]_1 [15:8]),
        .S({\x_window_left[15]_i_2_n_0 ,\x_window_left[15]_i_3_n_0 ,\x_window_left[15]_i_4_n_0 ,\x_window_left[15]_i_5_n_0 ,\x_window_left[15]_i_6_n_0 ,\x_window_left[15]_i_7_n_0 ,\x_window_left[15]_i_8_n_0 ,\x_window_left[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_window_left_reg[16]_i_1 
       (.CI(\x_window_left_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_x_window_left_reg[16]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_window_left_reg[16]_i_1_O_UNCONNECTED [7:1],\s_stat_reg[window_sz][15]_1 [16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\x_window_left_reg[16] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_window_left_reg[7]_i_1 
       (.CI(\x_window_left_reg[7] ),
        .CI_TOP(1'b0),
        .CO({\x_window_left_reg[7]_i_1_n_0 ,\x_window_left_reg[7]_i_1_n_1 ,\x_window_left_reg[7]_i_1_n_2 ,\x_window_left_reg[7]_i_1_n_3 ,\x_window_left_reg[7]_i_1_n_4 ,\x_window_left_reg[7]_i_1_n_5 ,\x_window_left_reg[7]_i_1_n_6 ,\x_window_left_reg[7]_i_1_n_7 }),
        .DI({\tcp_ctrl_stat[window_sz] [7:1],1'b0}),
        .O(\s_stat_reg[window_sz][15]_1 [7:0]),
        .S({\x_window_left[7]_i_3_n_0 ,\x_window_left[7]_i_4_n_0 ,\x_window_left[7]_i_5_n_0 ,\x_window_left[7]_i_6_n_0 ,\x_window_left[7]_i_7_n_0 ,\x_window_left[7]_i_8_n_0 ,\x_window_left[7]_i_9_n_0 ,\x_window_left_reg[7]_0 }));
endmodule

(* ORIG_REF_NAME = "fnet_tcp_prepare" *) 
module top_block_fakernet_top_0_0_fnet_tcp_prepare
   (\packet_done[repeated] ,
    Q,
    \packet_done[keepalive] ,
    data_port_b_rd,
    \packet_done[done] ,
    \packet_done[payload_limited] ,
    cur_tcp_prep,
    ADDRBWRADDR,
    S,
    \off_reg[10]_0 ,
    E,
    \s_reg[payload_len][10]_0 ,
    data_port_b_rd_reg_0,
    \data_port_b_addr_reg[12]_0 ,
    \s_reg[keepalive]_0 ,
    \s_stat[max_sent] ,
    data_port_b_rd_reg_1,
    \data_port_b_addr_reg[12]_1 ,
    data_port_b_rd_reg_2,
    data_port_b_rd_reg_3,
    data_port_b_rd_reg_4,
    \data_port_b_addr_reg[12]_2 ,
    \data_port_b_addr_reg[11]_0 ,
    \data_port_b_addr_reg[12]_3 ,
    data_port_b_rd_reg_5,
    slow_counter_tick_reg,
    \s_reg[repeat]_0 ,
    \s_reg[keepalive]_1 ,
    \s_reg[cur_address][16]_0 ,
    cur_tcp_prep_reg_0,
    WEA,
    actual_wr_reg_0,
    \s_reg[repeat]_1 ,
    \dp_ram_tcp_template[port_b][o][rd] ,
    \s_reg[repeat]_2 ,
    CO,
    in61,
    \actual_wdata_reg[15]_0 ,
    \actual_woff_reg[10]_0 ,
    \packet_req[send_repeat] ,
    clk_in,
    x_is_s_payload_len_ge_tc_limit_tcp_payload,
    \packet_req[send_keepalive] ,
    already_sent_over_2k_reg_0,
    \astat[unsent] ,
    \astat[cur_off] ,
    \s_reg[payload_len][10]_1 ,
    \rtt_count_meas_reg[2] ,
    slow_counter_tick,
    \info_counts_reg[did_keepalive] ,
    DOUTBDOUT,
    \tcp_ctrl_stat[base_seqno] ,
    \actual_wdata[1]_i_4_0 ,
    \tcp_state_stat[base_seqno_hi_plus_1] ,
    \actual_wdata_reg[14]_0 ,
    \actual_wdata_reg[12]_0 ,
    \actual_wdata_reg[6]_0 ,
    \actual_wdata_reg[6]_1 ,
    \actual_wdata_reg[5]_0 ,
    \actual_wdata_reg[4]_0 ,
    \actual_wdata_reg[3]_0 ,
    \actual_wdata_reg[2]_0 ,
    \actual_wdata_reg[0]_0 ,
    \packet_req[discard_cur_prepare] ,
    \packet_req[send_syn] ,
    \FSM_onehot_s_reg[state][0]_0 ,
    \packet_req[send_small] ,
    \s_reg[payload_len][0]_0 ,
    \ram_tcp_prep2[1][stat][hasdata] ,
    \ram_tcp_prep2[0][stat][hasdata] ,
    \packet_req[send_data] ,
    \actual_wdata_reg[0]_1 ,
    is_s_payload_len_ge_tc_limit_tcp_payload_reg_0,
    D,
    \already_sent_reg[10]_0 ,
    \s_reg[cur_address][16]_1 ,
    \s_reg[drd_rdata][31]_0 );
  output \packet_done[repeated] ;
  output [4:0]Q;
  output \packet_done[keepalive] ;
  output data_port_b_rd;
  output \packet_done[done] ;
  output \packet_done[payload_limited] ;
  output cur_tcp_prep;
  output [9:0]ADDRBWRADDR;
  output [0:0]S;
  output [9:0]\off_reg[10]_0 ;
  output [0:0]E;
  output [8:0]\s_reg[payload_len][10]_0 ;
  output data_port_b_rd_reg_0;
  output [12:0]\data_port_b_addr_reg[12]_0 ;
  output \s_reg[keepalive]_0 ;
  output \s_stat[max_sent] ;
  output data_port_b_rd_reg_1;
  output \data_port_b_addr_reg[12]_1 ;
  output data_port_b_rd_reg_2;
  output data_port_b_rd_reg_3;
  output data_port_b_rd_reg_4;
  output \data_port_b_addr_reg[12]_2 ;
  output \data_port_b_addr_reg[11]_0 ;
  output \data_port_b_addr_reg[12]_3 ;
  output data_port_b_rd_reg_5;
  output [0:0]slow_counter_tick_reg;
  output \s_reg[repeat]_0 ;
  output \s_reg[keepalive]_1 ;
  output [16:0]\s_reg[cur_address][16]_0 ;
  output [0:0]cur_tcp_prep_reg_0;
  output [0:0]WEA;
  output [0:0]actual_wr_reg_0;
  output \s_reg[repeat]_1 ;
  output \dp_ram_tcp_template[port_b][o][rd] ;
  output [0:0]\s_reg[repeat]_2 ;
  output [0:0]CO;
  output [16:0]in61;
  output [15:0]\actual_wdata_reg[15]_0 ;
  output [9:0]\actual_woff_reg[10]_0 ;
  input \packet_req[send_repeat] ;
  input clk_in;
  input x_is_s_payload_len_ge_tc_limit_tcp_payload;
  input \packet_req[send_keepalive] ;
  input already_sent_over_2k_reg_0;
  input [14:0]\astat[unsent] ;
  input [0:0]\astat[cur_off] ;
  input [9:0]\s_reg[payload_len][10]_1 ;
  input \rtt_count_meas_reg[2] ;
  input slow_counter_tick;
  input [1:0]\info_counts_reg[did_keepalive] ;
  input [15:0]DOUTBDOUT;
  input [23:0]\tcp_ctrl_stat[base_seqno] ;
  input [8:0]\actual_wdata[1]_i_4_0 ;
  input [12:0]\tcp_state_stat[base_seqno_hi_plus_1] ;
  input \actual_wdata_reg[14]_0 ;
  input \actual_wdata_reg[12]_0 ;
  input \actual_wdata_reg[6]_0 ;
  input \actual_wdata_reg[6]_1 ;
  input \actual_wdata_reg[5]_0 ;
  input \actual_wdata_reg[4]_0 ;
  input \actual_wdata_reg[3]_0 ;
  input \actual_wdata_reg[2]_0 ;
  input \actual_wdata_reg[0]_0 ;
  input \packet_req[discard_cur_prepare] ;
  input \packet_req[send_syn] ;
  input \FSM_onehot_s_reg[state][0]_0 ;
  input \packet_req[send_small] ;
  input \s_reg[payload_len][0]_0 ;
  input \ram_tcp_prep2[1][stat][hasdata] ;
  input \ram_tcp_prep2[0][stat][hasdata] ;
  input \packet_req[send_data] ;
  input \actual_wdata_reg[0]_1 ;
  input [4:0]is_s_payload_len_ge_tc_limit_tcp_payload_reg_0;
  input [16:0]D;
  input [10:0]\already_sent_reg[10]_0 ;
  input [16:0]\s_reg[cur_address][16]_1 ;
  input [31:0]\s_reg[drd_rdata][31]_0 ;

  wire [9:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [16:0]D;
  wire [15:0]DOUTBDOUT;
  wire [0:0]E;
  wire \FSM_onehot_s[state][0]_i_1__0_n_0 ;
  wire \FSM_onehot_s[state][11]_i_1__0_n_0 ;
  wire \FSM_onehot_s[state][11]_i_2__0_n_0 ;
  wire \FSM_onehot_s[state][1]_i_1__0_n_0 ;
  wire \FSM_onehot_s[state][37]_i_1_n_0 ;
  wire \FSM_onehot_s[state][37]_i_2_n_0 ;
  wire \FSM_onehot_s[state][38]_i_1_n_0 ;
  wire \FSM_onehot_s[state][39]_i_1_n_0 ;
  wire \FSM_onehot_s[state][39]_i_2_n_0 ;
  wire \FSM_onehot_s[state][39]_i_3_n_0 ;
  wire \FSM_onehot_s[state][39]_i_4_n_0 ;
  wire \FSM_onehot_s[state][42]_i_2_n_0 ;
  wire \FSM_onehot_s[state][42]_i_3_n_0 ;
  wire \FSM_onehot_s[state][42]_i_4_n_0 ;
  wire \FSM_onehot_s[state][42]_i_5_n_0 ;
  wire \FSM_onehot_s_reg[state][0]_0 ;
  wire \FSM_onehot_s_reg[state_n_0_][10] ;
  wire \FSM_onehot_s_reg[state_n_0_][11] ;
  wire \FSM_onehot_s_reg[state_n_0_][12] ;
  wire \FSM_onehot_s_reg[state_n_0_][13] ;
  wire \FSM_onehot_s_reg[state_n_0_][14] ;
  wire \FSM_onehot_s_reg[state_n_0_][15] ;
  wire \FSM_onehot_s_reg[state_n_0_][16] ;
  wire \FSM_onehot_s_reg[state_n_0_][17] ;
  wire \FSM_onehot_s_reg[state_n_0_][18] ;
  wire \FSM_onehot_s_reg[state_n_0_][19] ;
  wire \FSM_onehot_s_reg[state_n_0_][20] ;
  wire \FSM_onehot_s_reg[state_n_0_][23] ;
  wire \FSM_onehot_s_reg[state_n_0_][24] ;
  wire \FSM_onehot_s_reg[state_n_0_][25] ;
  wire \FSM_onehot_s_reg[state_n_0_][26] ;
  wire \FSM_onehot_s_reg[state_n_0_][27] ;
  wire \FSM_onehot_s_reg[state_n_0_][28] ;
  wire \FSM_onehot_s_reg[state_n_0_][2] ;
  wire \FSM_onehot_s_reg[state_n_0_][31] ;
  wire \FSM_onehot_s_reg[state_n_0_][32] ;
  wire \FSM_onehot_s_reg[state_n_0_][33] ;
  wire \FSM_onehot_s_reg[state_n_0_][34] ;
  wire \FSM_onehot_s_reg[state_n_0_][35] ;
  wire \FSM_onehot_s_reg[state_n_0_][36] ;
  wire \FSM_onehot_s_reg[state_n_0_][38] ;
  wire \FSM_onehot_s_reg[state_n_0_][3] ;
  wire \FSM_onehot_s_reg[state_n_0_][40] ;
  wire \FSM_onehot_s_reg[state_n_0_][4] ;
  wire \FSM_onehot_s_reg[state_n_0_][5] ;
  wire \FSM_onehot_s_reg[state_n_0_][6] ;
  wire \FSM_onehot_s_reg[state_n_0_][7] ;
  wire \FSM_onehot_s_reg[state_n_0_][8] ;
  wire \FSM_onehot_s_reg[state_n_0_][9] ;
  wire [4:0]Q;
  wire R;
  wire [0:0]S;
  wire [0:0]WEA;
  wire \a[cipcksum] ;
  wire \a[ctcpcksum] ;
  wire \a[drd] ;
  wire \a[early_done] ;
  wire \a[payload_limited] ;
  wire \a[wipcksum] ;
  wire \a[wr] ;
  wire \a[wtcpcksum] ;
  wire \actual_wdata[0]_i_1__1_n_0 ;
  wire \actual_wdata[0]_i_2__1_n_0 ;
  wire \actual_wdata[0]_i_3__0_n_0 ;
  wire \actual_wdata[0]_i_4__0_n_0 ;
  wire \actual_wdata[10]_i_1__1_n_0 ;
  wire \actual_wdata[10]_i_2__1_n_0 ;
  wire \actual_wdata[10]_i_3__0_n_0 ;
  wire \actual_wdata[10]_i_4__0_n_0 ;
  wire \actual_wdata[10]_i_5__0_n_0 ;
  wire \actual_wdata[11]_i_1__1_n_0 ;
  wire \actual_wdata[11]_i_2__1_n_0 ;
  wire \actual_wdata[11]_i_3__1_n_0 ;
  wire \actual_wdata[12]_i_1__1_n_0 ;
  wire \actual_wdata[12]_i_2__1_n_0 ;
  wire \actual_wdata[12]_i_3__0_n_0 ;
  wire \actual_wdata[13]_i_1__1_n_0 ;
  wire \actual_wdata[13]_i_2__1_n_0 ;
  wire \actual_wdata[13]_i_3__0_n_0 ;
  wire \actual_wdata[14]_i_1__1_n_0 ;
  wire \actual_wdata[14]_i_2__1_n_0 ;
  wire \actual_wdata[14]_i_3__1_n_0 ;
  wire \actual_wdata[14]_i_4__1_n_0 ;
  wire \actual_wdata[15]_i_1__1_n_0 ;
  wire \actual_wdata[15]_i_2__1_n_0 ;
  wire \actual_wdata[15]_i_3__1_n_0 ;
  wire \actual_wdata[15]_i_4_n_0 ;
  wire \actual_wdata[15]_i_5__0_n_0 ;
  wire \actual_wdata[15]_i_6__0_n_0 ;
  wire \actual_wdata[15]_i_7__0_n_0 ;
  wire \actual_wdata[15]_i_8__0_n_0 ;
  wire \actual_wdata[15]_i_9_n_0 ;
  wire \actual_wdata[1]_i_1__1_n_0 ;
  wire \actual_wdata[1]_i_2__1_n_0 ;
  wire \actual_wdata[1]_i_3__0_n_0 ;
  wire [8:0]\actual_wdata[1]_i_4_0 ;
  wire \actual_wdata[1]_i_4_n_0 ;
  wire \actual_wdata[1]_i_5__0_n_0 ;
  wire \actual_wdata[2]_i_1__1_n_0 ;
  wire \actual_wdata[2]_i_2__0_n_0 ;
  wire \actual_wdata[2]_i_3__0_n_0 ;
  wire \actual_wdata[2]_i_4__0_n_0 ;
  wire \actual_wdata[3]_i_1__1_n_0 ;
  wire \actual_wdata[3]_i_2__0_n_0 ;
  wire \actual_wdata[3]_i_3__0_n_0 ;
  wire \actual_wdata[3]_i_4__0_n_0 ;
  wire \actual_wdata[4]_i_1__1_n_0 ;
  wire \actual_wdata[4]_i_2__1_n_0 ;
  wire \actual_wdata[4]_i_3__0_n_0 ;
  wire \actual_wdata[4]_i_4__0_n_0 ;
  wire \actual_wdata[5]_i_1__1_n_0 ;
  wire \actual_wdata[5]_i_2__1_n_0 ;
  wire \actual_wdata[5]_i_3__0_n_0 ;
  wire \actual_wdata[5]_i_4__0_n_0 ;
  wire \actual_wdata[6]_i_1__1_n_0 ;
  wire \actual_wdata[6]_i_2__1_n_0 ;
  wire \actual_wdata[6]_i_3__0_n_0 ;
  wire \actual_wdata[6]_i_4__0_n_0 ;
  wire \actual_wdata[7]_i_1__1_n_0 ;
  wire \actual_wdata[7]_i_2__0_n_0 ;
  wire \actual_wdata[7]_i_3__0_n_0 ;
  wire \actual_wdata[7]_i_4__0_n_0 ;
  wire \actual_wdata[7]_i_5__0_n_0 ;
  wire \actual_wdata[7]_i_6__0_n_0 ;
  wire \actual_wdata[8]_i_1__1_n_0 ;
  wire \actual_wdata[8]_i_2__1_n_0 ;
  wire \actual_wdata[8]_i_3__0_n_0 ;
  wire \actual_wdata[8]_i_4_n_0 ;
  wire \actual_wdata[8]_i_5__0_n_0 ;
  wire \actual_wdata[8]_i_6__0_n_0 ;
  wire \actual_wdata[9]_i_1__1_n_0 ;
  wire \actual_wdata[9]_i_2__1_n_0 ;
  wire \actual_wdata[9]_i_3__0_n_0 ;
  wire \actual_wdata[9]_i_4__0_n_0 ;
  wire \actual_wdata[9]_i_5_n_0 ;
  wire \actual_wdata_reg[0]_0 ;
  wire \actual_wdata_reg[0]_1 ;
  wire \actual_wdata_reg[12]_0 ;
  wire \actual_wdata_reg[14]_0 ;
  wire [15:0]\actual_wdata_reg[15]_0 ;
  wire \actual_wdata_reg[2]_0 ;
  wire \actual_wdata_reg[3]_0 ;
  wire \actual_wdata_reg[4]_0 ;
  wire \actual_wdata_reg[5]_0 ;
  wire \actual_wdata_reg[6]_0 ;
  wire \actual_wdata_reg[6]_1 ;
  wire \actual_woff[10]_i_1__0_n_0 ;
  wire \actual_woff[1]_i_1_n_0 ;
  wire \actual_woff[3]_i_1_n_0 ;
  wire \actual_woff[5]_i_1_n_0 ;
  wire [9:0]\actual_woff_reg[10]_0 ;
  wire actual_wr;
  wire actual_wr_i_2_n_0;
  wire actual_wr_i_3_n_0;
  wire [0:0]actual_wr_reg_0;
  wire [10:0]already_sent;
  wire already_sent_over_2k;
  wire already_sent_over_2k_reg_0;
  wire [10:0]\already_sent_reg[10]_0 ;
  wire [0:0]\astat[cur_off] ;
  wire [14:0]\astat[unsent] ;
  wire clk_in;
  wire cur_tcp_prep;
  wire cur_tcp_prep_i_1_n_0;
  wire [0:0]cur_tcp_prep_reg_0;
  wire \data_port_b_addr_reg[11]_0 ;
  wire [12:0]\data_port_b_addr_reg[12]_0 ;
  wire \data_port_b_addr_reg[12]_1 ;
  wire \data_port_b_addr_reg[12]_2 ;
  wire \data_port_b_addr_reg[12]_3 ;
  wire data_port_b_rd;
  wire data_port_b_rd_reg_0;
  wire data_port_b_rd_reg_1;
  wire data_port_b_rd_reg_2;
  wire data_port_b_rd_reg_3;
  wire data_port_b_rd_reg_4;
  wire data_port_b_rd_reg_5;
  wire dly_accum_cksum;
  wire \dp_ram_tcp_template[port_b][o][rd] ;
  wire [10:0]fresh_avail;
  wire fresh_avail_over_2k;
  wire fresh_avail_over_2k_i_1_n_0;
  wire geqOp;
  wire gtOp;
  wire [16:0]in61;
  wire [14:0]in63;
  wire [1:0]\info_counts_reg[did_keepalive] ;
  wire is_s_payload_len_ge_max_payload;
  wire is_s_payload_len_ge_max_payload_i_10_n_0;
  wire is_s_payload_len_ge_max_payload_i_2_n_0;
  wire is_s_payload_len_ge_max_payload_i_3_n_0;
  wire is_s_payload_len_ge_max_payload_i_4_n_0;
  wire is_s_payload_len_ge_max_payload_i_5_n_0;
  wire is_s_payload_len_ge_max_payload_i_6_n_0;
  wire is_s_payload_len_ge_max_payload_i_7_n_0;
  wire is_s_payload_len_ge_max_payload_i_8_n_0;
  wire is_s_payload_len_ge_max_payload_i_9_n_0;
  wire is_s_payload_len_ge_max_payload_reg_i_1_n_3;
  wire is_s_payload_len_ge_max_payload_reg_i_1_n_4;
  wire is_s_payload_len_ge_max_payload_reg_i_1_n_5;
  wire is_s_payload_len_ge_max_payload_reg_i_1_n_6;
  wire is_s_payload_len_ge_max_payload_reg_i_1_n_7;
  wire is_s_payload_len_ge_tc_limit_tcp_payload;
  wire is_s_payload_len_ge_tc_limit_tcp_payload_i_10_n_0;
  wire is_s_payload_len_ge_tc_limit_tcp_payload_i_16_n_0;
  wire is_s_payload_len_ge_tc_limit_tcp_payload_i_5_n_0;
  wire is_s_payload_len_ge_tc_limit_tcp_payload_i_6_n_0;
  wire is_s_payload_len_ge_tc_limit_tcp_payload_i_7_n_0;
  wire is_s_payload_len_ge_tc_limit_tcp_payload_i_8_n_0;
  wire is_s_payload_len_ge_tc_limit_tcp_payload_i_9_n_0;
  wire [4:0]is_s_payload_len_ge_tc_limit_tcp_payload_reg_0;
  wire is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_n_3;
  wire is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_n_4;
  wire is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_n_5;
  wire is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_n_6;
  wire is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_n_7;
  wire is_s_payload_len_gt_window_left;
  wire is_s_payload_len_gt_window_left_i_10_n_0;
  wire is_s_payload_len_gt_window_left_i_11_n_0;
  wire is_s_payload_len_gt_window_left_i_12_n_0;
  wire is_s_payload_len_gt_window_left_i_13_n_0;
  wire is_s_payload_len_gt_window_left_i_14_n_0;
  wire is_s_payload_len_gt_window_left_i_15_n_0;
  wire is_s_payload_len_gt_window_left_i_3_n_0;
  wire is_s_payload_len_gt_window_left_i_4_n_0;
  wire is_s_payload_len_gt_window_left_i_5_n_0;
  wire is_s_payload_len_gt_window_left_i_6_n_0;
  wire is_s_payload_len_gt_window_left_i_7_n_0;
  wire is_s_payload_len_gt_window_left_i_8_n_0;
  wire is_s_payload_len_gt_window_left_i_9_n_0;
  wire is_s_payload_len_gt_window_left_reg_i_2_n_3;
  wire is_s_payload_len_gt_window_left_reg_i_2_n_4;
  wire is_s_payload_len_gt_window_left_reg_i_2_n_5;
  wire is_s_payload_len_gt_window_left_reg_i_2_n_6;
  wire is_s_payload_len_gt_window_left_reg_i_2_n_7;
  wire [15:0]keep_wcksum;
  wire \keep_wcksum[0]_i_1_n_0 ;
  wire \keep_wcksum[10]_i_1_n_0 ;
  wire \keep_wcksum[11]_i_1_n_0 ;
  wire \keep_wcksum[12]_i_1_n_0 ;
  wire \keep_wcksum[13]_i_1_n_0 ;
  wire \keep_wcksum[14]_i_1_n_0 ;
  wire \keep_wcksum[15]_i_1_n_0 ;
  wire \keep_wcksum[1]_i_1_n_0 ;
  wire \keep_wcksum[2]_i_1_n_0 ;
  wire \keep_wcksum[3]_i_1_n_0 ;
  wire \keep_wcksum[4]_i_1_n_0 ;
  wire \keep_wcksum[5]_i_1_n_0 ;
  wire \keep_wcksum[6]_i_1_n_0 ;
  wire \keep_wcksum[7]_i_1_n_0 ;
  wire \keep_wcksum[8]_i_1_n_0 ;
  wire \keep_wcksum[9]_i_1_n_0 ;
  wire \keep_wcksum_reg[15]_i_2_n_0 ;
  wire \keep_wcksum_reg[15]_i_2_n_1 ;
  wire \keep_wcksum_reg[15]_i_2_n_10 ;
  wire \keep_wcksum_reg[15]_i_2_n_11 ;
  wire \keep_wcksum_reg[15]_i_2_n_12 ;
  wire \keep_wcksum_reg[15]_i_2_n_13 ;
  wire \keep_wcksum_reg[15]_i_2_n_14 ;
  wire \keep_wcksum_reg[15]_i_2_n_15 ;
  wire \keep_wcksum_reg[15]_i_2_n_2 ;
  wire \keep_wcksum_reg[15]_i_2_n_3 ;
  wire \keep_wcksum_reg[15]_i_2_n_4 ;
  wire \keep_wcksum_reg[15]_i_2_n_5 ;
  wire \keep_wcksum_reg[15]_i_2_n_6 ;
  wire \keep_wcksum_reg[15]_i_2_n_7 ;
  wire \keep_wcksum_reg[15]_i_2_n_8 ;
  wire \keep_wcksum_reg[15]_i_2_n_9 ;
  wire off;
  wire \off[10]_i_1__0_n_0 ;
  wire \off[10]_i_2__0_n_0 ;
  wire \off[10]_i_3__0_n_0 ;
  wire \off[10]_i_4__0_n_0 ;
  wire \off[10]_i_5__0_n_0 ;
  wire \off[10]_i_6__0_n_0 ;
  wire \off[1]_i_1__0_n_0 ;
  wire \off[2]_i_1__0_n_0 ;
  wire \off[4]_i_1__0_n_0 ;
  wire \off[4]_i_4__0_n_0 ;
  wire \off[5]_i_1__0_n_0 ;
  wire \off[6]_i_1__0_n_0 ;
  wire \off[7]_i_1__0_n_0 ;
  wire \off[8]_i_1__0_n_0 ;
  wire \off[9]_i_1__0_n_0 ;
  wire [9:0]\off_reg[10]_0 ;
  wire [12:0]p_0_in;
  wire \packet_done[done] ;
  wire \packet_done[keepalive] ;
  wire \packet_done[payload_limited] ;
  wire \packet_done[repeated] ;
  wire \packet_req[discard_cur_prepare] ;
  wire \packet_req[send_data] ;
  wire \packet_req[send_keepalive] ;
  wire \packet_req[send_repeat] ;
  wire \packet_req[send_small] ;
  wire \packet_req[send_syn] ;
  wire [7:0]plusOp;
  wire [16:0]plusOp__0;
  wire ram_reg_bram_0_i_10__1_n_0;
  wire \ram_tcp_prep2[0][stat][hasdata] ;
  wire \ram_tcp_prep2[1][stat][hasdata] ;
  wire \rtt_count_meas_reg[2] ;
  wire \s[accum_cksum]_i_1__1_n_0 ;
  wire \s[accum_cksum]_i_2__0_n_0 ;
  wire \s[accum_cksum]_i_3__0_n_0 ;
  wire \s[accum_cksum]_i_4__0_n_0 ;
  wire \s[accum_cksum]_i_5_n_0 ;
  wire \s[accum_cksum]_i_6_n_0 ;
  wire \s[accum_cksum]_i_7_n_0 ;
  wire \s[accum_cksum]_i_8_n_0 ;
  wire \s[cur_address][16]_i_1_n_0 ;
  wire \s[cur_address][7]_i_3_n_0 ;
  wire \s[drd_address][0]_i_1_n_0 ;
  wire \s[drd_address][10]_i_1_n_0 ;
  wire \s[drd_address][11]_i_1_n_0 ;
  wire \s[drd_address][12]_i_1_n_0 ;
  wire \s[drd_address][13]_i_1_n_0 ;
  wire \s[drd_address][14]_i_1_n_0 ;
  wire \s[drd_address][14]_i_3_n_0 ;
  wire \s[drd_address][1]_i_1_n_0 ;
  wire \s[drd_address][2]_i_1_n_0 ;
  wire \s[drd_address][3]_i_1_n_0 ;
  wire \s[drd_address][4]_i_1_n_0 ;
  wire \s[drd_address][5]_i_1_n_0 ;
  wire \s[drd_address][6]_i_1_n_0 ;
  wire \s[drd_address][7]_i_1_n_0 ;
  wire \s[drd_address][7]_i_3_n_0 ;
  wire \s[drd_address][8]_i_1_n_0 ;
  wire \s[drd_address][9]_i_1_n_0 ;
  wire \s[packet_count][7]_i_2_n_0 ;
  wire \s[payload_len][0]_i_1_n_0 ;
  wire \s[payload_len][0]_i_2_n_0 ;
  wire \s[payload_len][10]_i_1_n_0 ;
  wire \s[payload_len][10]_i_2_n_0 ;
  wire \s[payload_len][10]_i_4_n_0 ;
  wire \s[payload_len][10]_i_5_n_0 ;
  wire \s[payload_len][10]_i_6_n_0 ;
  wire \s[payload_len][10]_i_7_n_0 ;
  wire \s[payload_len][10]_i_9_n_0 ;
  wire \s[payload_len][1]_i_1_n_0 ;
  wire \s[payload_len][1]_i_2_n_0 ;
  wire \s[payload_len][2]_i_1_n_0 ;
  wire \s[payload_len][2]_i_2_n_0 ;
  wire \s[payload_len][3]_i_1_n_0 ;
  wire \s[payload_len][3]_i_2_n_0 ;
  wire \s[payload_len][3]_i_3_n_0 ;
  wire \s[payload_len][4]_i_1_n_0 ;
  wire \s[payload_len][4]_i_2_n_0 ;
  wire \s[payload_len][4]_i_3_n_0 ;
  wire \s[payload_len][5]_i_1_n_0 ;
  wire \s[payload_len][5]_i_2_n_0 ;
  wire \s[payload_len][5]_i_3_n_0 ;
  wire \s[payload_len][6]_i_1_n_0 ;
  wire \s[payload_len][6]_i_2_n_0 ;
  wire \s[payload_len][6]_i_3_n_0 ;
  wire \s[payload_len][6]_i_4_n_0 ;
  wire \s[payload_len][7]_i_1_n_0 ;
  wire \s[payload_len][7]_i_2_n_0 ;
  wire \s[payload_len][7]_i_3_n_0 ;
  wire \s[payload_len][8]_i_1_n_0 ;
  wire \s[payload_len][8]_i_2_n_0 ;
  wire \s[payload_len][8]_i_3_n_0 ;
  wire \s[payload_len][8]_i_4_n_0 ;
  wire \s[payload_len][8]_i_5_n_0 ;
  wire \s[payload_len][9]_i_1_n_0 ;
  wire \s[payload_len][9]_i_2_n_0 ;
  wire \s[payload_len][9]_i_3_n_0 ;
  wire \s[payload_len][9]_i_4_n_0 ;
  wire \s[payload_limited]_i_1_n_0 ;
  wire \s[wcksum][10]_i_1_n_0 ;
  wire \s[wcksum][11]_i_1_n_0 ;
  wire \s[wcksum][12]_i_1_n_0 ;
  wire \s[wcksum][13]_i_1_n_0 ;
  wire \s[wcksum][14]_i_1_n_0 ;
  wire \s[wcksum][15]_i_10__1_n_0 ;
  wire \s[wcksum][15]_i_1_n_0 ;
  wire \s[wcksum][15]_i_3__0_n_0 ;
  wire \s[wcksum][15]_i_4__0_n_0 ;
  wire \s[wcksum][15]_i_5__0_n_0 ;
  wire \s[wcksum][15]_i_6__0_n_0 ;
  wire \s[wcksum][15]_i_7__0_n_0 ;
  wire \s[wcksum][15]_i_8__0_n_0 ;
  wire \s[wcksum][15]_i_9__0_n_0 ;
  wire \s[wcksum][16]_i_1_n_0 ;
  wire \s[wcksum][3]_i_10_n_0 ;
  wire \s[wcksum][3]_i_11_n_0 ;
  wire \s[wcksum][3]_i_12_n_0 ;
  wire \s[wcksum][3]_i_1_n_0 ;
  wire \s[wcksum][3]_i_4_n_0 ;
  wire \s[wcksum][3]_i_5_n_0 ;
  wire \s[wcksum][3]_i_6_n_0 ;
  wire \s[wcksum][3]_i_7_n_0 ;
  wire \s[wcksum][3]_i_8_n_0 ;
  wire \s[wcksum][3]_i_9_n_0 ;
  wire \s[wcksum][4]_i_1_n_0 ;
  wire \s[wcksum][5]_i_1_n_0 ;
  wire \s[wcksum][6]_i_1_n_0 ;
  wire \s[wcksum][7]_i_1_n_0 ;
  wire \s[wcksum][8]_i_1_n_0 ;
  wire \s[wcksum][9]_i_1_n_0 ;
  wire \s_reg[accum_cksum]__0 ;
  wire \s_reg[cur_address][15]_i_2_n_0 ;
  wire \s_reg[cur_address][15]_i_2_n_1 ;
  wire \s_reg[cur_address][15]_i_2_n_2 ;
  wire \s_reg[cur_address][15]_i_2_n_3 ;
  wire \s_reg[cur_address][15]_i_2_n_4 ;
  wire \s_reg[cur_address][15]_i_2_n_5 ;
  wire \s_reg[cur_address][15]_i_2_n_6 ;
  wire \s_reg[cur_address][15]_i_2_n_7 ;
  wire [16:0]\s_reg[cur_address][16]_0 ;
  wire [16:0]\s_reg[cur_address][16]_1 ;
  wire \s_reg[cur_address][7]_i_2_n_0 ;
  wire \s_reg[cur_address][7]_i_2_n_1 ;
  wire \s_reg[cur_address][7]_i_2_n_2 ;
  wire \s_reg[cur_address][7]_i_2_n_3 ;
  wire \s_reg[cur_address][7]_i_2_n_4 ;
  wire \s_reg[cur_address][7]_i_2_n_5 ;
  wire \s_reg[cur_address][7]_i_2_n_6 ;
  wire \s_reg[cur_address][7]_i_2_n_7 ;
  wire \s_reg[drd]__0 ;
  wire \s_reg[drd_address][14]_i_2_n_2 ;
  wire \s_reg[drd_address][14]_i_2_n_3 ;
  wire \s_reg[drd_address][14]_i_2_n_4 ;
  wire \s_reg[drd_address][14]_i_2_n_5 ;
  wire \s_reg[drd_address][14]_i_2_n_6 ;
  wire \s_reg[drd_address][14]_i_2_n_7 ;
  wire \s_reg[drd_address][7]_i_2_n_0 ;
  wire \s_reg[drd_address][7]_i_2_n_1 ;
  wire \s_reg[drd_address][7]_i_2_n_2 ;
  wire \s_reg[drd_address][7]_i_2_n_3 ;
  wire \s_reg[drd_address][7]_i_2_n_4 ;
  wire \s_reg[drd_address][7]_i_2_n_5 ;
  wire \s_reg[drd_address][7]_i_2_n_6 ;
  wire \s_reg[drd_address][7]_i_2_n_7 ;
  wire \s_reg[drd_address_n_0_][0] ;
  wire \s_reg[drd_address_n_0_][1] ;
  wire [31:0]\s_reg[drd_rdata] ;
  wire [31:0]\s_reg[drd_rdata][31]_0 ;
  wire \s_reg[keepalive]_0 ;
  wire \s_reg[keepalive]_1 ;
  wire [7:0]\s_reg[packet_count] ;
  wire [1:0]\s_reg[payload_len] ;
  wire \s_reg[payload_len][0]_0 ;
  wire [8:0]\s_reg[payload_len][10]_0 ;
  wire [9:0]\s_reg[payload_len][10]_1 ;
  wire \s_reg[repeat]_0 ;
  wire \s_reg[repeat]_1 ;
  wire [0:0]\s_reg[repeat]_2 ;
  wire \s_reg[state]0 ;
  wire \s_reg[wcksum][15]_i_2_n_0 ;
  wire \s_reg[wcksum][15]_i_2_n_1 ;
  wire \s_reg[wcksum][15]_i_2_n_2 ;
  wire \s_reg[wcksum][15]_i_2_n_3 ;
  wire \s_reg[wcksum][15]_i_2_n_4 ;
  wire \s_reg[wcksum][15]_i_2_n_5 ;
  wire \s_reg[wcksum][15]_i_2_n_6 ;
  wire \s_reg[wcksum][15]_i_2_n_7 ;
  wire \s_reg[wcksum][16]_i_3__1_n_7 ;
  wire \s_reg[wcksum][3]_i_2_n_0 ;
  wire \s_reg[wcksum][3]_i_2_n_1 ;
  wire \s_reg[wcksum][3]_i_2_n_2 ;
  wire \s_reg[wcksum][3]_i_2_n_3 ;
  wire \s_reg[wcksum][3]_i_2_n_4 ;
  wire \s_reg[wcksum][3]_i_2_n_5 ;
  wire \s_reg[wcksum][3]_i_2_n_6 ;
  wire \s_reg[wcksum][3]_i_2_n_7 ;
  wire \s_reg[wcksum][3]_i_3_n_0 ;
  wire \s_reg[wcksum][3]_i_3_n_1 ;
  wire \s_reg[wcksum][3]_i_3_n_10 ;
  wire \s_reg[wcksum][3]_i_3_n_11 ;
  wire \s_reg[wcksum][3]_i_3_n_12 ;
  wire \s_reg[wcksum][3]_i_3_n_13 ;
  wire \s_reg[wcksum][3]_i_3_n_14 ;
  wire \s_reg[wcksum][3]_i_3_n_15 ;
  wire \s_reg[wcksum][3]_i_3_n_2 ;
  wire \s_reg[wcksum][3]_i_3_n_3 ;
  wire \s_reg[wcksum][3]_i_3_n_4 ;
  wire \s_reg[wcksum][3]_i_3_n_5 ;
  wire \s_reg[wcksum][3]_i_3_n_6 ;
  wire \s_reg[wcksum][3]_i_3_n_7 ;
  wire \s_reg[wcksum][3]_i_3_n_8 ;
  wire \s_reg[wcksum][3]_i_3_n_9 ;
  wire \s_reg[wcksum_n_0_][0] ;
  wire \s_reg[wcksum_n_0_][10] ;
  wire \s_reg[wcksum_n_0_][11] ;
  wire \s_reg[wcksum_n_0_][12] ;
  wire \s_reg[wcksum_n_0_][13] ;
  wire \s_reg[wcksum_n_0_][14] ;
  wire \s_reg[wcksum_n_0_][15] ;
  wire \s_reg[wcksum_n_0_][1] ;
  wire \s_reg[wcksum_n_0_][2] ;
  wire \s_reg[wcksum_n_0_][3] ;
  wire \s_reg[wcksum_n_0_][4] ;
  wire \s_reg[wcksum_n_0_][5] ;
  wire \s_reg[wcksum_n_0_][6] ;
  wire \s_reg[wcksum_n_0_][7] ;
  wire \s_reg[wcksum_n_0_][8] ;
  wire \s_reg[wcksum_n_0_][9] ;
  wire \s_stat[max_sent] ;
  wire slow_counter_tick;
  wire [0:0]slow_counter_tick_reg;
  wire [23:0]\tcp_ctrl_stat[base_seqno] ;
  wire [12:0]\tcp_state_stat[base_seqno_hi_plus_1] ;
  wire [10:0]window_left;
  wire window_left_negative;
  wire x_is_s_payload_len_ge_tc_limit_tcp_payload;
  wire x_is_s_payload_len_gt_window_left;
  wire x_window_left_negative;
  wire \x_window_left_reg_n_0_[0] ;
  wire \x_window_left_reg_n_0_[10] ;
  wire \x_window_left_reg_n_0_[11] ;
  wire \x_window_left_reg_n_0_[12] ;
  wire \x_window_left_reg_n_0_[13] ;
  wire \x_window_left_reg_n_0_[14] ;
  wire \x_window_left_reg_n_0_[15] ;
  wire \x_window_left_reg_n_0_[1] ;
  wire \x_window_left_reg_n_0_[2] ;
  wire \x_window_left_reg_n_0_[3] ;
  wire \x_window_left_reg_n_0_[4] ;
  wire \x_window_left_reg_n_0_[5] ;
  wire \x_window_left_reg_n_0_[6] ;
  wire \x_window_left_reg_n_0_[7] ;
  wire \x_window_left_reg_n_0_[8] ;
  wire \x_window_left_reg_n_0_[9] ;
  wire [7:6]NLW_is_s_payload_len_ge_max_payload_reg_i_1_CO_UNCONNECTED;
  wire [7:0]NLW_is_s_payload_len_ge_max_payload_reg_i_1_O_UNCONNECTED;
  wire [7:6]NLW_is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_CO_UNCONNECTED;
  wire [7:0]NLW_is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_O_UNCONNECTED;
  wire [7:6]NLW_is_s_payload_len_gt_window_left_reg_i_2_CO_UNCONNECTED;
  wire [7:0]NLW_is_s_payload_len_gt_window_left_reg_i_2_O_UNCONNECTED;
  wire [7:0]\NLW_s_reg[cur_address][16]_i_3_CO_UNCONNECTED ;
  wire [7:1]\NLW_s_reg[cur_address][16]_i_3_O_UNCONNECTED ;
  wire [7:6]\NLW_s_reg[drd_address][14]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_s_reg[drd_address][14]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_s_reg[wcksum][16]_i_2_CO_UNCONNECTED ;
  wire [7:1]\NLW_s_reg[wcksum][16]_i_2_O_UNCONNECTED ;
  wire [7:1]\NLW_s_reg[wcksum][16]_i_3__1_CO_UNCONNECTED ;
  wire [7:0]\NLW_s_reg[wcksum][16]_i_3__1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    \FSM_onehot_s[state][0]_i_1__0 
       (.I0(Q[4]),
        .I1(\FSM_onehot_s_reg[state][0]_0 ),
        .I2(Q[0]),
        .I3(\FSM_onehot_s[state][11]_i_2__0_n_0 ),
        .I4(\FSM_onehot_s_reg[state_n_0_][10] ),
        .O(\FSM_onehot_s[state][0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_s[state][11]_i_1__0 
       (.I0(\FSM_onehot_s[state][11]_i_2__0_n_0 ),
        .I1(\FSM_onehot_s_reg[state_n_0_][10] ),
        .O(\FSM_onehot_s[state][11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEEE)) 
    \FSM_onehot_s[state][11]_i_2__0 
       (.I0(\packet_req[send_syn] ),
        .I1(\packet_done[keepalive] ),
        .I2(\FSM_onehot_s[state][37]_i_2_n_0 ),
        .I3(\packet_done[repeated] ),
        .I4(\packet_req[send_small] ),
        .I5(\packet_done[payload_limited] ),
        .O(\FSM_onehot_s[state][11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h202A202A202A0000)) 
    \FSM_onehot_s[state][1]_i_1__0 
       (.I0(Q[0]),
        .I1(\ram_tcp_prep2[1][stat][hasdata] ),
        .I2(cur_tcp_prep),
        .I3(\ram_tcp_prep2[0][stat][hasdata] ),
        .I4(\packet_req[send_data] ),
        .I5(\packet_req[send_syn] ),
        .O(\FSM_onehot_s[state][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \FSM_onehot_s[state][37]_i_1 
       (.I0(\FSM_onehot_s[state][37]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\FSM_onehot_s_reg[state_n_0_][36] ),
        .O(\FSM_onehot_s[state][37]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_s[state][37]_i_2 
       (.I0(\s_reg[payload_len][10]_0 [8]),
        .I1(\s_reg[payload_len] [0]),
        .I2(\s_reg[payload_len][10]_0 [6]),
        .I3(\s_reg[payload_len][10]_0 [7]),
        .I4(\s[payload_len][8]_i_3_n_0 ),
        .O(\FSM_onehot_s[state][37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCECEAECEE)) 
    \FSM_onehot_s[state][38]_i_1 
       (.I0(\FSM_onehot_s[state][39]_i_2_n_0 ),
        .I1(\FSM_onehot_s_reg[state_n_0_][38] ),
        .I2(\FSM_onehot_s[state][39]_i_3_n_0 ),
        .I3(\off_reg[10]_0 [1]),
        .I4(\off_reg[10]_0 [0]),
        .I5(\FSM_onehot_s[state][39]_i_4_n_0 ),
        .O(\FSM_onehot_s[state][38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA2320AAAA2020)) 
    \FSM_onehot_s[state][39]_i_1 
       (.I0(\FSM_onehot_s[state][39]_i_2_n_0 ),
        .I1(\FSM_onehot_s[state][39]_i_3_n_0 ),
        .I2(\off_reg[10]_0 [1]),
        .I3(\off_reg[10]_0 [0]),
        .I4(\FSM_onehot_s[state][39]_i_4_n_0 ),
        .I5(\FSM_onehot_s_reg[state_n_0_][38] ),
        .O(\FSM_onehot_s[state][39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_s[state][39]_i_2 
       (.I0(Q[3]),
        .I1(\FSM_onehot_s[state][37]_i_2_n_0 ),
        .O(\FSM_onehot_s[state][39]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \FSM_onehot_s[state][39]_i_3 
       (.I0(\off_reg[10]_0 [3]),
        .I1(\off_reg[10]_0 [2]),
        .I2(\off_reg[10]_0 [4]),
        .O(\FSM_onehot_s[state][39]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_s[state][39]_i_4 
       (.I0(\off_reg[10]_0 [5]),
        .I1(\off_reg[10]_0 [8]),
        .I2(\off_reg[10]_0 [9]),
        .I3(\off_reg[10]_0 [7]),
        .I4(\off_reg[10]_0 [6]),
        .O(\FSM_onehot_s[state][39]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \FSM_onehot_s[state][42]_i_1 
       (.I0(Q[0]),
        .I1(\FSM_onehot_s[state][42]_i_2_n_0 ),
        .I2(\FSM_onehot_s[state][42]_i_3_n_0 ),
        .I3(\FSM_onehot_s[state][42]_i_4_n_0 ),
        .I4(\packet_req[discard_cur_prepare] ),
        .I5(\a[wipcksum] ),
        .O(\s_reg[state]0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_s[state][42]_i_2 
       (.I0(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][32] ),
        .O(\FSM_onehot_s[state][42]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_s[state][42]_i_3 
       (.I0(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I1(\a[ctcpcksum] ),
        .I2(\FSM_onehot_s[state][42]_i_5_n_0 ),
        .I3(Q[3]),
        .O(\FSM_onehot_s[state][42]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_s[state][42]_i_4 
       (.I0(\a[cipcksum] ),
        .I1(actual_wr_i_3_n_0),
        .I2(\s[accum_cksum]_i_2__0_n_0 ),
        .I3(\FSM_onehot_s_reg[state_n_0_][19] ),
        .I4(\FSM_onehot_s_reg[state_n_0_][20] ),
        .O(\FSM_onehot_s[state][42]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_s[state][42]_i_5 
       (.I0(Q[2]),
        .I1(\FSM_onehot_s_reg[state_n_0_][33] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][35] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][38] ),
        .I4(Q[1]),
        .I5(\FSM_onehot_s_reg[state_n_0_][14] ),
        .O(\FSM_onehot_s[state][42]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_s_reg[state][0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s[state][0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][9] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][10] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s[state][11]_i_1__0_n_0 ),
        .Q(\FSM_onehot_s_reg[state_n_0_][11] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][11] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][12] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][12] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][13] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][13] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][14] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][14] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][15] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][15] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][16] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][17] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][16] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][17] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][18] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][17] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][18] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][19] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][18] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][19] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s[state][1]_i_1__0_n_0 ),
        .Q(\a[cipcksum] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][20] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][19] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][20] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][21] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][20] ),
        .Q(\a[wipcksum] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][22] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[wipcksum] ),
        .Q(\a[ctcpcksum] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][23] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[ctcpcksum] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][23] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][24] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][23] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][24] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][25] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][24] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][25] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][26] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][25] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][26] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][27] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][26] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][27] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][28] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][27] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][28] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][29] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][28] ),
        .Q(Q[1]),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[cipcksum] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][2] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][30] 
       (.C(clk_in),
        .CE(1'b1),
        .D(Q[1]),
        .Q(Q[2]),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][31] 
       (.C(clk_in),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\FSM_onehot_s_reg[state_n_0_][31] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][32] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][31] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][32] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][33] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][32] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][33] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][34] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][33] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][34] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][35] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][34] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][35] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][36] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][35] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][36] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][37] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s[state][37]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][38] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s[state][38]_i_1_n_0 ),
        .Q(\FSM_onehot_s_reg[state_n_0_][38] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][39] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s[state][39]_i_1_n_0 ),
        .Q(\a[early_done] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][2] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][3] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][40] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[early_done] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][40] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][41] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][40] ),
        .Q(\a[wtcpcksum] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][42] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[wtcpcksum] ),
        .Q(Q[4]),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][3] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][4] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][4] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][5] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][5] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][6] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][6] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][7] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][7] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][8] ),
        .R(\s_reg[state]0 ));
  (* FSM_ENCODED_STATES = "psm_header_0:0000000000000000000000000000000000000000100,psm_first:0000000000000000000000000000000000000000010,psm_idle:0000000000000000000000000000000000000000001,psm_tcp_34:0000000000000001000000000000000000000000000,psm_tcp_50:0000000100000000000000000000000000000000000,psm_pstcp_26:0000000000000000000100000000000000000000000,psm_pstcp_32:0000000000000000100000000000000000000000000,psm_tcp_48:0000000010000000000000000000000000000000000,psm_pstcp_len:0000000000000000000010000000000000000000000,psm_pstcp_30:0000000000000000010000000000000000000000000,psm_tcp_46:0000000001000000000000000000000000000000000,psm_ipv4_ck3:0000000000000000000001000000000000000000000,psm_pstcp_28:0000000000000000001000000000000000000000000,psm_ipv4_26:0000000000000000000000000001000000000000000,psm_tcp_44:0000000000100000000000000000000000000000000,psm_ipv4_ck2:0000000000000000000000100000000000000000000,psm_ipv4_24:0000000000000000000000000000100000000000000,psm_ipv4_22:0000000000000000000000000000010000000000000,psm_ipv4_20:0000000000000000000000000000001000000000000,psm_ipv4_ck1:0000000000000000000000010000000000000000000,psm_ipv4_32:0000000000000000000000001000000000000000000,psm_ipv4_18:0000000000000000000000000000000100000000000,psm_ipv4_30:0000000000000000000000000100000000000000000,psm_header_10:0000000000000000000000000000000000010000000,psm_ipv4_16:0000000000000000000000000000000010000000000,psm_ipv4_28:0000000000000000000000000010000000000000000,psm_header_8:0000000000000000000000000000000000001000000,psm_ipv4_14:0000000000000000000000000000000001000000000,psm_header_6:0000000000000000000000000000000000000100000,psm_header_12:0000000000000000000000000000000000100000000,psm_header_4:0000000000000000000000000000000000000010000,psm_tcp_42:0000000000010000000000000000000000000000000,psm_done:1000000000000000000000000000000000000000000,psm_tcp_40:0000000000001000000000000000000000000000000,psm_ck1:0001000000000000000000000000000000000000000,psm_pad:0000100000000000000000000000000000000000000,psm_ck3:0100000000000000000000000000000000000000000,psm_tcp_38:0000000000000100000000000000000000000000000,psm_ck2:0010000000000000000000000000000000000000000,psm_data:0000010000000000000000000000000000000000000,psm_tcp_36:0000000000000010000000000000000000000000000,psm_tcp_52:0000001000000000000000000000000000000000000,psm_header_2:0000000000000000000000000000000000000001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_s_reg[state][9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\FSM_onehot_s_reg[state_n_0_][8] ),
        .Q(\FSM_onehot_s_reg[state_n_0_][9] ),
        .R(\s_reg[state]0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    \actual_wdata[0]_i_1__1 
       (.I0(\actual_wdata[0]_i_2__1_n_0 ),
        .I1(\actual_wdata[0]_i_3__0_n_0 ),
        .I2(\actual_wdata[0]_i_4__0_n_0 ),
        .I3(\actual_wdata_reg[0]_0 ),
        .I4(DOUTBDOUT[0]),
        .I5(\actual_wdata[7]_i_3__0_n_0 ),
        .O(\actual_wdata[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \actual_wdata[0]_i_2__1 
       (.I0(\actual_woff[10]_i_1__0_n_0 ),
        .I1(keep_wcksum[0]),
        .I2(\actual_wdata[14]_i_3__1_n_0 ),
        .I3(\s_reg[drd_rdata] [16]),
        .I4(\s_reg[drd_rdata] [0]),
        .I5(\actual_wdata[15]_i_3__1_n_0 ),
        .O(\actual_wdata[0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \actual_wdata[0]_i_3__0 
       (.I0(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I1(\s_reg[packet_count] [0]),
        .I2(\actual_wdata_reg[0]_1 ),
        .O(\actual_wdata[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \actual_wdata[0]_i_4__0 
       (.I0(\a[ctcpcksum] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I2(\s_reg[payload_len] [0]),
        .O(\actual_wdata[0]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \actual_wdata[10]_i_1__1 
       (.I0(\actual_wdata[10]_i_2__1_n_0 ),
        .I1(\actual_wdata[10]_i_3__0_n_0 ),
        .I2(\actual_wdata[15]_i_5__0_n_0 ),
        .I3(DOUTBDOUT[10]),
        .I4(\actual_wdata[10]_i_4__0_n_0 ),
        .O(\actual_wdata[10]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \actual_wdata[10]_i_2__1 
       (.I0(\actual_wdata[15]_i_7__0_n_0 ),
        .I1(\actual_wdata[1]_i_4_0 [4]),
        .I2(\actual_wdata[15]_i_8__0_n_0 ),
        .I3(\tcp_ctrl_stat[base_seqno] [4]),
        .I4(\tcp_state_stat[base_seqno_hi_plus_1] [7]),
        .I5(\actual_wdata[15]_i_9_n_0 ),
        .O(\actual_wdata[10]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \actual_wdata[10]_i_3__0 
       (.I0(\actual_wdata[15]_i_6__0_n_0 ),
        .I1(\tcp_ctrl_stat[base_seqno] [18]),
        .I2(\actual_woff[10]_i_1__0_n_0 ),
        .I3(keep_wcksum[10]),
        .I4(\s_reg[drd_rdata] [26]),
        .I5(\actual_wdata[14]_i_3__1_n_0 ),
        .O(\actual_wdata[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF666066606660)) 
    \actual_wdata[10]_i_4__0 
       (.I0(\actual_wdata[10]_i_5__0_n_0 ),
        .I1(\s_reg[payload_len][10]_0 [8]),
        .I2(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I3(\a[ctcpcksum] ),
        .I4(\s_reg[drd_rdata] [10]),
        .I5(\actual_wdata[15]_i_3__1_n_0 ),
        .O(\actual_wdata[10]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h8080800080008000)) 
    \actual_wdata[10]_i_5__0 
       (.I0(\actual_wdata[8]_i_6__0_n_0 ),
        .I1(\s_reg[payload_len][10]_0 [6]),
        .I2(\s_reg[payload_len][10]_0 [7]),
        .I3(\s_reg[payload_len][10]_0 [3]),
        .I4(\s_reg[payload_len][10]_0 [1]),
        .I5(\s_reg[payload_len][10]_0 [2]),
        .O(\actual_wdata[10]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \actual_wdata[11]_i_1__1 
       (.I0(\actual_wdata[11]_i_2__1_n_0 ),
        .I1(\s_reg[drd_rdata] [11]),
        .I2(\actual_wdata[15]_i_3__1_n_0 ),
        .I3(\actual_wdata[11]_i_3__1_n_0 ),
        .I4(DOUTBDOUT[11]),
        .I5(\actual_wdata[15]_i_5__0_n_0 ),
        .O(\actual_wdata[11]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \actual_wdata[11]_i_2__1 
       (.I0(\actual_wdata[15]_i_6__0_n_0 ),
        .I1(\tcp_ctrl_stat[base_seqno] [19]),
        .I2(\actual_woff[10]_i_1__0_n_0 ),
        .I3(keep_wcksum[11]),
        .I4(\s_reg[drd_rdata] [27]),
        .I5(\actual_wdata[14]_i_3__1_n_0 ),
        .O(\actual_wdata[11]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \actual_wdata[11]_i_3__1 
       (.I0(\actual_wdata[15]_i_7__0_n_0 ),
        .I1(\actual_wdata[1]_i_4_0 [5]),
        .I2(\actual_wdata[15]_i_8__0_n_0 ),
        .I3(\tcp_ctrl_stat[base_seqno] [5]),
        .I4(\tcp_state_stat[base_seqno_hi_plus_1] [8]),
        .I5(\actual_wdata[15]_i_9_n_0 ),
        .O(\actual_wdata[11]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \actual_wdata[12]_i_1__1 
       (.I0(\actual_wdata[15]_i_5__0_n_0 ),
        .I1(DOUTBDOUT[12]),
        .I2(\actual_wdata[12]_i_2__1_n_0 ),
        .I3(\actual_wdata[14]_i_3__1_n_0 ),
        .I4(\s_reg[drd_rdata] [28]),
        .I5(\actual_wdata[12]_i_3__0_n_0 ),
        .O(\actual_wdata[12]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \actual_wdata[12]_i_2__1 
       (.I0(\FSM_onehot_s_reg[state_n_0_][33] ),
        .I1(\actual_wdata_reg[12]_0 ),
        .I2(\tcp_state_stat[base_seqno_hi_plus_1] [9]),
        .I3(\actual_wdata[15]_i_9_n_0 ),
        .I4(\s_reg[drd_rdata] [12]),
        .I5(\actual_wdata[15]_i_3__1_n_0 ),
        .O(\actual_wdata[12]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \actual_wdata[12]_i_3__0 
       (.I0(keep_wcksum[12]),
        .I1(\a[wipcksum] ),
        .I2(\a[wtcpcksum] ),
        .I3(\tcp_ctrl_stat[base_seqno] [20]),
        .I4(\actual_wdata[15]_i_6__0_n_0 ),
        .O(\actual_wdata[12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \actual_wdata[13]_i_1__1 
       (.I0(\actual_wdata[13]_i_2__1_n_0 ),
        .I1(\s_reg[drd_rdata] [13]),
        .I2(\actual_wdata[15]_i_3__1_n_0 ),
        .I3(\actual_wdata[13]_i_3__0_n_0 ),
        .I4(DOUTBDOUT[13]),
        .I5(\actual_wdata[15]_i_5__0_n_0 ),
        .O(\actual_wdata[13]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \actual_wdata[13]_i_2__1 
       (.I0(\actual_wdata[15]_i_6__0_n_0 ),
        .I1(\tcp_ctrl_stat[base_seqno] [21]),
        .I2(\actual_woff[10]_i_1__0_n_0 ),
        .I3(keep_wcksum[13]),
        .I4(\s_reg[drd_rdata] [29]),
        .I5(\actual_wdata[14]_i_3__1_n_0 ),
        .O(\actual_wdata[13]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \actual_wdata[13]_i_3__0 
       (.I0(\actual_wdata[15]_i_7__0_n_0 ),
        .I1(\actual_wdata[1]_i_4_0 [6]),
        .I2(\actual_wdata[15]_i_8__0_n_0 ),
        .I3(\tcp_ctrl_stat[base_seqno] [6]),
        .I4(\tcp_state_stat[base_seqno_hi_plus_1] [10]),
        .I5(\actual_wdata[15]_i_9_n_0 ),
        .O(\actual_wdata[13]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \actual_wdata[14]_i_1__1 
       (.I0(\actual_wdata[15]_i_5__0_n_0 ),
        .I1(DOUTBDOUT[14]),
        .I2(\actual_wdata[14]_i_2__1_n_0 ),
        .I3(\actual_wdata[14]_i_3__1_n_0 ),
        .I4(\s_reg[drd_rdata] [30]),
        .I5(\actual_wdata[14]_i_4__1_n_0 ),
        .O(\actual_wdata[14]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \actual_wdata[14]_i_2__1 
       (.I0(\FSM_onehot_s_reg[state_n_0_][33] ),
        .I1(\actual_wdata_reg[14]_0 ),
        .I2(\tcp_state_stat[base_seqno_hi_plus_1] [11]),
        .I3(\actual_wdata[15]_i_9_n_0 ),
        .I4(\s_reg[drd_rdata] [14]),
        .I5(\actual_wdata[15]_i_3__1_n_0 ),
        .O(\actual_wdata[14]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \actual_wdata[14]_i_3__1 
       (.I0(Q[3]),
        .I1(\FSM_onehot_s[state][37]_i_2_n_0 ),
        .I2(\s_reg[cur_address][16]_0 [1]),
        .O(\actual_wdata[14]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \actual_wdata[14]_i_4__1 
       (.I0(keep_wcksum[14]),
        .I1(\a[wipcksum] ),
        .I2(\a[wtcpcksum] ),
        .I3(\tcp_ctrl_stat[base_seqno] [22]),
        .I4(\actual_wdata[15]_i_6__0_n_0 ),
        .O(\actual_wdata[14]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \actual_wdata[15]_i_1__1 
       (.I0(\actual_wdata[15]_i_2__1_n_0 ),
        .I1(\s_reg[drd_rdata] [15]),
        .I2(\actual_wdata[15]_i_3__1_n_0 ),
        .I3(\actual_wdata[15]_i_4_n_0 ),
        .I4(DOUTBDOUT[15]),
        .I5(\actual_wdata[15]_i_5__0_n_0 ),
        .O(\actual_wdata[15]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \actual_wdata[15]_i_2__1 
       (.I0(\actual_wdata[15]_i_6__0_n_0 ),
        .I1(\tcp_ctrl_stat[base_seqno] [23]),
        .I2(\actual_woff[10]_i_1__0_n_0 ),
        .I3(keep_wcksum[15]),
        .I4(\s_reg[drd_rdata] [31]),
        .I5(\actual_wdata[14]_i_3__1_n_0 ),
        .O(\actual_wdata[15]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \actual_wdata[15]_i_3__1 
       (.I0(Q[3]),
        .I1(\FSM_onehot_s[state][37]_i_2_n_0 ),
        .I2(\s_reg[cur_address][16]_0 [1]),
        .O(\actual_wdata[15]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \actual_wdata[15]_i_4 
       (.I0(\actual_wdata[15]_i_7__0_n_0 ),
        .I1(\actual_wdata[1]_i_4_0 [7]),
        .I2(\actual_wdata[15]_i_8__0_n_0 ),
        .I3(\tcp_ctrl_stat[base_seqno] [7]),
        .I4(\tcp_state_stat[base_seqno_hi_plus_1] [12]),
        .I5(\actual_wdata[15]_i_9_n_0 ),
        .O(\actual_wdata[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \actual_wdata[15]_i_5__0 
       (.I0(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I1(\a[early_done] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][40] ),
        .I3(\off[10]_i_5__0_n_0 ),
        .I4(Q[0]),
        .I5(\FSM_onehot_s_reg[state_n_0_][32] ),
        .O(\actual_wdata[15]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'hEB00)) 
    \actual_wdata[15]_i_6__0 
       (.I0(\packet_done[repeated] ),
        .I1(\tcp_ctrl_stat[base_seqno] [8]),
        .I2(\actual_wdata[1]_i_4_0 [8]),
        .I3(Q[1]),
        .O(\actual_wdata[15]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \actual_wdata[15]_i_7__0 
       (.I0(\packet_req[send_syn] ),
        .I1(Q[2]),
        .I2(\packet_done[repeated] ),
        .O(\actual_wdata[15]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \actual_wdata[15]_i_8__0 
       (.I0(\packet_req[send_syn] ),
        .I1(Q[2]),
        .I2(\packet_done[repeated] ),
        .O(\actual_wdata[15]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'h0220)) 
    \actual_wdata[15]_i_9 
       (.I0(Q[1]),
        .I1(\packet_done[repeated] ),
        .I2(\tcp_ctrl_stat[base_seqno] [8]),
        .I3(\actual_wdata[1]_i_4_0 [8]),
        .O(\actual_wdata[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \actual_wdata[1]_i_1__1 
       (.I0(\actual_wdata[1]_i_2__1_n_0 ),
        .I1(\actual_wdata[7]_i_3__0_n_0 ),
        .I2(DOUTBDOUT[1]),
        .I3(\actual_wdata[1]_i_3__0_n_0 ),
        .O(\actual_wdata[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \actual_wdata[1]_i_2__1 
       (.I0(\actual_wdata[1]_i_4_n_0 ),
        .I1(\s_reg[packet_count] [1]),
        .I2(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I3(\actual_wdata[1]_i_5__0_n_0 ),
        .I4(\s[accum_cksum]_i_7_n_0 ),
        .I5(\s_reg[payload_len] [1]),
        .O(\actual_wdata[1]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \actual_wdata[1]_i_3__0 
       (.I0(\s_reg[drd_rdata] [1]),
        .I1(\actual_wdata[15]_i_3__1_n_0 ),
        .I2(\s_reg[drd_rdata] [17]),
        .I3(\actual_wdata[14]_i_3__1_n_0 ),
        .O(\actual_wdata[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEC28EC28EC28)) 
    \actual_wdata[1]_i_4 
       (.I0(\actual_wdata[15]_i_9_n_0 ),
        .I1(\tcp_ctrl_stat[base_seqno] [9]),
        .I2(\tcp_ctrl_stat[base_seqno] [8]),
        .I3(\actual_wdata[15]_i_6__0_n_0 ),
        .I4(keep_wcksum[1]),
        .I5(\actual_woff[10]_i_1__0_n_0 ),
        .O(\actual_wdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFE4FF00FFE40000)) 
    \actual_wdata[1]_i_5__0 
       (.I0(\packet_done[repeated] ),
        .I1(\actual_wdata[1]_i_4_0 [0]),
        .I2(\tcp_ctrl_stat[base_seqno] [0]),
        .I3(\packet_req[send_syn] ),
        .I4(Q[2]),
        .I5(\FSM_onehot_s_reg[state_n_0_][33] ),
        .O(\actual_wdata[1]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \actual_wdata[2]_i_1__1 
       (.I0(\actual_wdata[2]_i_2__0_n_0 ),
        .I1(\actual_wdata[2]_i_3__0_n_0 ),
        .I2(\actual_wdata[7]_i_3__0_n_0 ),
        .I3(DOUTBDOUT[2]),
        .I4(\actual_wdata[2]_i_4__0_n_0 ),
        .O(\actual_wdata[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \actual_wdata[2]_i_2__0 
       (.I0(\actual_wdata[15]_i_6__0_n_0 ),
        .I1(\tcp_ctrl_stat[base_seqno] [10]),
        .I2(\actual_woff[10]_i_1__0_n_0 ),
        .I3(keep_wcksum[2]),
        .I4(\s_reg[drd_rdata] [18]),
        .I5(\actual_wdata[14]_i_3__1_n_0 ),
        .O(\actual_wdata[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \actual_wdata[2]_i_3__0 
       (.I0(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I1(\s_reg[packet_count] [2]),
        .I2(\actual_wdata[15]_i_9_n_0 ),
        .I3(\tcp_state_stat[base_seqno_hi_plus_1] [0]),
        .I4(\actual_wdata_reg[2]_0 ),
        .O(\actual_wdata[2]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \actual_wdata[2]_i_4__0 
       (.I0(\s_reg[payload_len][10]_0 [0]),
        .I1(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I2(\a[ctcpcksum] ),
        .I3(\s_reg[drd_rdata] [2]),
        .I4(\actual_wdata[15]_i_3__1_n_0 ),
        .O(\actual_wdata[2]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \actual_wdata[3]_i_1__1 
       (.I0(\actual_wdata[3]_i_2__0_n_0 ),
        .I1(\actual_wdata[3]_i_3__0_n_0 ),
        .I2(\actual_wdata[7]_i_3__0_n_0 ),
        .I3(DOUTBDOUT[3]),
        .I4(\actual_wdata[3]_i_4__0_n_0 ),
        .O(\actual_wdata[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \actual_wdata[3]_i_2__0 
       (.I0(\actual_wdata[15]_i_6__0_n_0 ),
        .I1(\tcp_ctrl_stat[base_seqno] [11]),
        .I2(\actual_woff[10]_i_1__0_n_0 ),
        .I3(keep_wcksum[3]),
        .I4(\s_reg[drd_rdata] [19]),
        .I5(\actual_wdata[14]_i_3__1_n_0 ),
        .O(\actual_wdata[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \actual_wdata[3]_i_3__0 
       (.I0(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I1(\s_reg[packet_count] [3]),
        .I2(\actual_wdata[15]_i_9_n_0 ),
        .I3(\tcp_state_stat[base_seqno_hi_plus_1] [1]),
        .I4(\actual_wdata_reg[3]_0 ),
        .O(\actual_wdata[3]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF545454)) 
    \actual_wdata[3]_i_4__0 
       (.I0(\s_reg[payload_len][10]_0 [1]),
        .I1(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I2(\a[ctcpcksum] ),
        .I3(\s_reg[drd_rdata] [3]),
        .I4(\actual_wdata[15]_i_3__1_n_0 ),
        .O(\actual_wdata[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \actual_wdata[4]_i_1__1 
       (.I0(\actual_wdata[4]_i_2__1_n_0 ),
        .I1(\actual_wdata[4]_i_3__0_n_0 ),
        .I2(\actual_wdata[7]_i_3__0_n_0 ),
        .I3(DOUTBDOUT[4]),
        .I4(\actual_wdata[4]_i_4__0_n_0 ),
        .O(\actual_wdata[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \actual_wdata[4]_i_2__1 
       (.I0(\actual_wdata[15]_i_6__0_n_0 ),
        .I1(\tcp_ctrl_stat[base_seqno] [12]),
        .I2(\actual_woff[10]_i_1__0_n_0 ),
        .I3(keep_wcksum[4]),
        .I4(\s_reg[drd_rdata] [20]),
        .I5(\actual_wdata[14]_i_3__1_n_0 ),
        .O(\actual_wdata[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \actual_wdata[4]_i_3__0 
       (.I0(\FSM_onehot_s_reg[state_n_0_][33] ),
        .I1(\s_reg[packet_count] [4]),
        .I2(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I3(\actual_wdata[15]_i_9_n_0 ),
        .I4(\tcp_state_stat[base_seqno_hi_plus_1] [2]),
        .I5(\actual_wdata_reg[4]_0 ),
        .O(\actual_wdata[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF666066606660)) 
    \actual_wdata[4]_i_4__0 
       (.I0(\s_reg[payload_len][10]_0 [1]),
        .I1(\s_reg[payload_len][10]_0 [2]),
        .I2(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I3(\a[ctcpcksum] ),
        .I4(\s_reg[drd_rdata] [4]),
        .I5(\actual_wdata[15]_i_3__1_n_0 ),
        .O(\actual_wdata[4]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \actual_wdata[5]_i_1__1 
       (.I0(\actual_wdata[5]_i_2__1_n_0 ),
        .I1(\actual_wdata[5]_i_3__0_n_0 ),
        .I2(\actual_wdata[7]_i_3__0_n_0 ),
        .I3(DOUTBDOUT[5]),
        .I4(\actual_wdata[5]_i_4__0_n_0 ),
        .O(\actual_wdata[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \actual_wdata[5]_i_2__1 
       (.I0(\actual_wdata[15]_i_6__0_n_0 ),
        .I1(\tcp_ctrl_stat[base_seqno] [13]),
        .I2(\actual_woff[10]_i_1__0_n_0 ),
        .I3(keep_wcksum[5]),
        .I4(\s_reg[drd_rdata] [21]),
        .I5(\actual_wdata[14]_i_3__1_n_0 ),
        .O(\actual_wdata[5]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \actual_wdata[5]_i_3__0 
       (.I0(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I1(\s_reg[packet_count] [5]),
        .I2(\actual_wdata[15]_i_9_n_0 ),
        .I3(\tcp_state_stat[base_seqno_hi_plus_1] [3]),
        .I4(\actual_wdata_reg[5]_0 ),
        .O(\actual_wdata[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF870087008700)) 
    \actual_wdata[5]_i_4__0 
       (.I0(\s_reg[payload_len][10]_0 [1]),
        .I1(\s_reg[payload_len][10]_0 [2]),
        .I2(\s_reg[payload_len][10]_0 [3]),
        .I3(\s[accum_cksum]_i_7_n_0 ),
        .I4(\s_reg[drd_rdata] [5]),
        .I5(\actual_wdata[15]_i_3__1_n_0 ),
        .O(\actual_wdata[5]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \actual_wdata[6]_i_1__1 
       (.I0(\actual_wdata[6]_i_2__1_n_0 ),
        .I1(\actual_wdata[6]_i_3__0_n_0 ),
        .I2(\actual_wdata[7]_i_3__0_n_0 ),
        .I3(DOUTBDOUT[6]),
        .I4(\actual_wdata[6]_i_4__0_n_0 ),
        .O(\actual_wdata[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \actual_wdata[6]_i_2__1 
       (.I0(\actual_wdata[15]_i_6__0_n_0 ),
        .I1(\tcp_ctrl_stat[base_seqno] [14]),
        .I2(\actual_woff[10]_i_1__0_n_0 ),
        .I3(keep_wcksum[6]),
        .I4(\s_reg[drd_rdata] [22]),
        .I5(\actual_wdata[14]_i_3__1_n_0 ),
        .O(\actual_wdata[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88F8F888)) 
    \actual_wdata[6]_i_3__0 
       (.I0(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I1(\s_reg[packet_count] [6]),
        .I2(\actual_wdata[15]_i_9_n_0 ),
        .I3(\tcp_ctrl_stat[base_seqno] [14]),
        .I4(\actual_wdata_reg[6]_0 ),
        .I5(\actual_wdata_reg[6]_1 ),
        .O(\actual_wdata[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF666066606660)) 
    \actual_wdata[6]_i_4__0 
       (.I0(\actual_wdata[8]_i_5__0_n_0 ),
        .I1(\s_reg[payload_len][10]_0 [4]),
        .I2(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I3(\a[ctcpcksum] ),
        .I4(\s_reg[drd_rdata] [6]),
        .I5(\actual_wdata[15]_i_3__1_n_0 ),
        .O(\actual_wdata[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \actual_wdata[7]_i_1__1 
       (.I0(\actual_wdata[7]_i_2__0_n_0 ),
        .I1(\actual_wdata[7]_i_3__0_n_0 ),
        .I2(DOUTBDOUT[7]),
        .I3(\actual_wdata[7]_i_4__0_n_0 ),
        .I4(\s_reg[drd_rdata] [7]),
        .I5(\actual_wdata[15]_i_3__1_n_0 ),
        .O(\actual_wdata[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \actual_wdata[7]_i_2__0 
       (.I0(\actual_wdata[7]_i_5__0_n_0 ),
        .I1(\s_reg[packet_count] [7]),
        .I2(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I3(\actual_wdata[14]_i_3__1_n_0 ),
        .I4(\s_reg[drd_rdata] [23]),
        .I5(\actual_wdata[7]_i_6__0_n_0 ),
        .O(\actual_wdata[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \actual_wdata[7]_i_3__0 
       (.I0(Q[0]),
        .I1(\off[10]_i_5__0_n_0 ),
        .I2(\FSM_onehot_s_reg[state_n_0_][40] ),
        .I3(\a[early_done] ),
        .I4(\FSM_onehot_s_reg[state_n_0_][32] ),
        .O(\actual_wdata[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h2228282888888888)) 
    \actual_wdata[7]_i_4__0 
       (.I0(\s[accum_cksum]_i_7_n_0 ),
        .I1(\s_reg[payload_len][10]_0 [5]),
        .I2(\s_reg[payload_len][10]_0 [3]),
        .I3(\s_reg[payload_len][10]_0 [1]),
        .I4(\s_reg[payload_len][10]_0 [2]),
        .I5(\s_reg[payload_len][10]_0 [4]),
        .O(\actual_wdata[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \actual_wdata[7]_i_5__0 
       (.I0(\actual_wdata[15]_i_7__0_n_0 ),
        .I1(\actual_wdata[1]_i_4_0 [1]),
        .I2(\actual_wdata[15]_i_8__0_n_0 ),
        .I3(\tcp_ctrl_stat[base_seqno] [1]),
        .I4(\tcp_state_stat[base_seqno_hi_plus_1] [4]),
        .I5(\actual_wdata[15]_i_9_n_0 ),
        .O(\actual_wdata[7]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \actual_wdata[7]_i_6__0 
       (.I0(keep_wcksum[7]),
        .I1(\a[wipcksum] ),
        .I2(\a[wtcpcksum] ),
        .I3(\tcp_ctrl_stat[base_seqno] [15]),
        .I4(\actual_wdata[15]_i_6__0_n_0 ),
        .O(\actual_wdata[7]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \actual_wdata[8]_i_1__1 
       (.I0(\actual_wdata[8]_i_2__1_n_0 ),
        .I1(\actual_wdata[8]_i_3__0_n_0 ),
        .I2(\actual_wdata[15]_i_5__0_n_0 ),
        .I3(DOUTBDOUT[8]),
        .I4(\actual_wdata[8]_i_4_n_0 ),
        .O(\actual_wdata[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \actual_wdata[8]_i_2__1 
       (.I0(\actual_wdata[15]_i_7__0_n_0 ),
        .I1(\actual_wdata[1]_i_4_0 [2]),
        .I2(\actual_wdata[15]_i_8__0_n_0 ),
        .I3(\tcp_ctrl_stat[base_seqno] [2]),
        .I4(\tcp_state_stat[base_seqno_hi_plus_1] [5]),
        .I5(\actual_wdata[15]_i_9_n_0 ),
        .O(\actual_wdata[8]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \actual_wdata[8]_i_3__0 
       (.I0(\actual_wdata[15]_i_6__0_n_0 ),
        .I1(\tcp_ctrl_stat[base_seqno] [16]),
        .I2(\actual_woff[10]_i_1__0_n_0 ),
        .I3(keep_wcksum[8]),
        .I4(\s_reg[drd_rdata] [24]),
        .I5(\actual_wdata[14]_i_3__1_n_0 ),
        .O(\actual_wdata[8]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF780078007800)) 
    \actual_wdata[8]_i_4 
       (.I0(\actual_wdata[8]_i_5__0_n_0 ),
        .I1(\actual_wdata[8]_i_6__0_n_0 ),
        .I2(\s_reg[payload_len][10]_0 [6]),
        .I3(\s[accum_cksum]_i_7_n_0 ),
        .I4(\s_reg[drd_rdata] [8]),
        .I5(\actual_wdata[15]_i_3__1_n_0 ),
        .O(\actual_wdata[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \actual_wdata[8]_i_5__0 
       (.I0(\s_reg[payload_len][10]_0 [2]),
        .I1(\s_reg[payload_len][10]_0 [1]),
        .I2(\s_reg[payload_len][10]_0 [3]),
        .O(\actual_wdata[8]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \actual_wdata[8]_i_6__0 
       (.I0(\s_reg[payload_len][10]_0 [4]),
        .I1(\s_reg[payload_len][10]_0 [5]),
        .O(\actual_wdata[8]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \actual_wdata[9]_i_1__1 
       (.I0(\actual_wdata[9]_i_2__1_n_0 ),
        .I1(\actual_wdata[9]_i_3__0_n_0 ),
        .I2(\actual_wdata[15]_i_5__0_n_0 ),
        .I3(DOUTBDOUT[9]),
        .I4(\actual_wdata[9]_i_4__0_n_0 ),
        .O(\actual_wdata[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \actual_wdata[9]_i_2__1 
       (.I0(\actual_wdata[15]_i_7__0_n_0 ),
        .I1(\actual_wdata[1]_i_4_0 [3]),
        .I2(\actual_wdata[15]_i_8__0_n_0 ),
        .I3(\tcp_ctrl_stat[base_seqno] [3]),
        .I4(\tcp_state_stat[base_seqno_hi_plus_1] [6]),
        .I5(\actual_wdata[15]_i_9_n_0 ),
        .O(\actual_wdata[9]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \actual_wdata[9]_i_3__0 
       (.I0(\actual_wdata[15]_i_6__0_n_0 ),
        .I1(\tcp_ctrl_stat[base_seqno] [17]),
        .I2(\actual_woff[10]_i_1__0_n_0 ),
        .I3(keep_wcksum[9]),
        .I4(\s_reg[drd_rdata] [25]),
        .I5(\actual_wdata[14]_i_3__1_n_0 ),
        .O(\actual_wdata[9]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF666066606660)) 
    \actual_wdata[9]_i_4__0 
       (.I0(\actual_wdata[9]_i_5_n_0 ),
        .I1(\s_reg[payload_len][10]_0 [7]),
        .I2(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I3(\a[ctcpcksum] ),
        .I4(\s_reg[drd_rdata] [9]),
        .I5(\actual_wdata[15]_i_3__1_n_0 ),
        .O(\actual_wdata[9]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h8080800080008000)) 
    \actual_wdata[9]_i_5 
       (.I0(\s_reg[payload_len][10]_0 [6]),
        .I1(\s_reg[payload_len][10]_0 [4]),
        .I2(\s_reg[payload_len][10]_0 [5]),
        .I3(\s_reg[payload_len][10]_0 [3]),
        .I4(\s_reg[payload_len][10]_0 [1]),
        .I5(\s_reg[payload_len][10]_0 [2]),
        .O(\actual_wdata[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[0]_i_1__1_n_0 ),
        .Q(\actual_wdata_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[10]_i_1__1_n_0 ),
        .Q(\actual_wdata_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[11]_i_1__1_n_0 ),
        .Q(\actual_wdata_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[12]_i_1__1_n_0 ),
        .Q(\actual_wdata_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[13]_i_1__1_n_0 ),
        .Q(\actual_wdata_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[14]_i_1__1_n_0 ),
        .Q(\actual_wdata_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[15]_i_1__1_n_0 ),
        .Q(\actual_wdata_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[1]_i_1__1_n_0 ),
        .Q(\actual_wdata_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[2]_i_1__1_n_0 ),
        .Q(\actual_wdata_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[3]_i_1__1_n_0 ),
        .Q(\actual_wdata_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[4]_i_1__1_n_0 ),
        .Q(\actual_wdata_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[5]_i_1__1_n_0 ),
        .Q(\actual_wdata_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[6]_i_1__1_n_0 ),
        .Q(\actual_wdata_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[7]_i_1__1_n_0 ),
        .Q(\actual_wdata_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[8]_i_1__1_n_0 ),
        .Q(\actual_wdata_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \actual_wdata_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_wdata[9]_i_1__1_n_0 ),
        .Q(\actual_wdata_reg[15]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \actual_woff[10]_i_1__0 
       (.I0(\a[wipcksum] ),
        .I1(\a[wtcpcksum] ),
        .O(\actual_woff[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \actual_woff[1]_i_1 
       (.I0(\off_reg[10]_0 [0]),
        .I1(\a[wipcksum] ),
        .O(\actual_woff[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \actual_woff[3]_i_1 
       (.I0(\off_reg[10]_0 [2]),
        .I1(\a[wipcksum] ),
        .O(\actual_woff[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \actual_woff[5]_i_1 
       (.I0(\off_reg[10]_0 [4]),
        .I1(\a[wipcksum] ),
        .O(\actual_woff[5]_i_1_n_0 ));
  FDRE \actual_woff_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\off_reg[10]_0 [9]),
        .Q(\actual_woff_reg[10]_0 [9]),
        .R(\actual_woff[10]_i_1__0_n_0 ));
  FDSE \actual_woff_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_woff[1]_i_1_n_0 ),
        .Q(\actual_woff_reg[10]_0 [0]),
        .S(\a[wtcpcksum] ));
  FDRE \actual_woff_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\off_reg[10]_0 [1]),
        .Q(\actual_woff_reg[10]_0 [1]),
        .R(\actual_woff[10]_i_1__0_n_0 ));
  FDRE \actual_woff_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_woff[3]_i_1_n_0 ),
        .Q(\actual_woff_reg[10]_0 [2]),
        .R(\a[wtcpcksum] ));
  FDSE \actual_woff_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\off_reg[10]_0 [3]),
        .Q(\actual_woff_reg[10]_0 [3]),
        .S(\actual_woff[10]_i_1__0_n_0 ));
  FDSE \actual_woff_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\actual_woff[5]_i_1_n_0 ),
        .Q(\actual_woff_reg[10]_0 [4]),
        .S(\a[wtcpcksum] ));
  FDRE \actual_woff_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\off_reg[10]_0 [5]),
        .Q(\actual_woff_reg[10]_0 [5]),
        .R(\actual_woff[10]_i_1__0_n_0 ));
  FDRE \actual_woff_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\off_reg[10]_0 [6]),
        .Q(\actual_woff_reg[10]_0 [6]),
        .R(\actual_woff[10]_i_1__0_n_0 ));
  FDRE \actual_woff_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\off_reg[10]_0 [7]),
        .Q(\actual_woff_reg[10]_0 [7]),
        .R(\actual_woff[10]_i_1__0_n_0 ));
  FDRE \actual_woff_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\off_reg[10]_0 [8]),
        .Q(\actual_woff_reg[10]_0 [8]),
        .R(\actual_woff[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    actual_wr_i_1__0
       (.I0(\FSM_onehot_s[state][37]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\s[accum_cksum]_i_2__0_n_0 ),
        .I3(actual_wr_i_2_n_0),
        .I4(actual_wr_i_3_n_0),
        .O(\a[wr] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    actual_wr_i_2
       (.I0(\FSM_onehot_s[state][42]_i_5_n_0 ),
        .I1(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I2(\a[wipcksum] ),
        .I3(\a[wtcpcksum] ),
        .I4(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I5(\FSM_onehot_s_reg[state_n_0_][32] ),
        .O(actual_wr_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    actual_wr_i_3
       (.I0(\FSM_onehot_s_reg[state_n_0_][6] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][7] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][4] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][5] ),
        .I4(\FSM_onehot_s_reg[state_n_0_][3] ),
        .I5(\FSM_onehot_s_reg[state_n_0_][2] ),
        .O(actual_wr_i_3_n_0));
  FDRE actual_wr_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[wr] ),
        .Q(actual_wr),
        .R(1'b0));
  FDRE already_sent_over_2k_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(already_sent_over_2k_reg_0),
        .Q(already_sent_over_2k),
        .R(1'b0));
  FDRE \already_sent_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\already_sent_reg[10]_0 [0]),
        .Q(already_sent[0]),
        .R(1'b0));
  FDRE \already_sent_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\already_sent_reg[10]_0 [10]),
        .Q(already_sent[10]),
        .R(1'b0));
  FDRE \already_sent_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\already_sent_reg[10]_0 [1]),
        .Q(already_sent[1]),
        .R(1'b0));
  FDRE \already_sent_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\already_sent_reg[10]_0 [2]),
        .Q(already_sent[2]),
        .R(1'b0));
  FDRE \already_sent_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\already_sent_reg[10]_0 [3]),
        .Q(already_sent[3]),
        .R(1'b0));
  FDRE \already_sent_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\already_sent_reg[10]_0 [4]),
        .Q(already_sent[4]),
        .R(1'b0));
  FDRE \already_sent_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\already_sent_reg[10]_0 [5]),
        .Q(already_sent[5]),
        .R(1'b0));
  FDRE \already_sent_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\already_sent_reg[10]_0 [6]),
        .Q(already_sent[6]),
        .R(1'b0));
  FDRE \already_sent_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\already_sent_reg[10]_0 [7]),
        .Q(already_sent[7]),
        .R(1'b0));
  FDRE \already_sent_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\already_sent_reg[10]_0 [8]),
        .Q(already_sent[8]),
        .R(1'b0));
  FDRE \already_sent_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\already_sent_reg[10]_0 [9]),
        .Q(already_sent[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h6)) 
    cur_tcp_prep_i_1
       (.I0(Q[4]),
        .I1(cur_tcp_prep),
        .O(cur_tcp_prep_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cur_tcp_prep_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(cur_tcp_prep_i_1_n_0),
        .Q(cur_tcp_prep),
        .R(1'b0));
  FDRE \data_port_b_addr_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\data_port_b_addr_reg[12]_0 [0]),
        .R(1'b0));
  FDRE \data_port_b_addr_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(\data_port_b_addr_reg[12]_0 [10]),
        .R(1'b0));
  FDRE \data_port_b_addr_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(\data_port_b_addr_reg[12]_0 [11]),
        .R(1'b0));
  FDRE \data_port_b_addr_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(\data_port_b_addr_reg[12]_0 [12]),
        .R(1'b0));
  FDRE \data_port_b_addr_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\data_port_b_addr_reg[12]_0 [1]),
        .R(1'b0));
  FDRE \data_port_b_addr_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\data_port_b_addr_reg[12]_0 [2]),
        .R(1'b0));
  FDRE \data_port_b_addr_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\data_port_b_addr_reg[12]_0 [3]),
        .R(1'b0));
  FDRE \data_port_b_addr_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\data_port_b_addr_reg[12]_0 [4]),
        .R(1'b0));
  FDRE \data_port_b_addr_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(\data_port_b_addr_reg[12]_0 [5]),
        .R(1'b0));
  FDRE \data_port_b_addr_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(\data_port_b_addr_reg[12]_0 [6]),
        .R(1'b0));
  FDRE \data_port_b_addr_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(\data_port_b_addr_reg[12]_0 [7]),
        .R(1'b0));
  FDRE \data_port_b_addr_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(\data_port_b_addr_reg[12]_0 [8]),
        .R(1'b0));
  FDRE \data_port_b_addr_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(\data_port_b_addr_reg[12]_0 [9]),
        .R(1'b0));
  FDRE data_port_b_rd_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd]__0 ),
        .Q(data_port_b_rd),
        .R(1'b0));
  FDRE dly_accum_cksum_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[accum_cksum]__0 ),
        .Q(dly_accum_cksum),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    fresh_avail_over_2k_i_1
       (.I0(\astat[unsent] [14]),
        .I1(\astat[unsent] [11]),
        .I2(\astat[unsent] [12]),
        .I3(\astat[unsent] [13]),
        .O(fresh_avail_over_2k_i_1_n_0));
  FDRE fresh_avail_over_2k_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(fresh_avail_over_2k_i_1_n_0),
        .Q(fresh_avail_over_2k),
        .R(1'b0));
  FDRE \fresh_avail_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [0]),
        .Q(fresh_avail[0]),
        .R(1'b0));
  FDRE \fresh_avail_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [10]),
        .Q(fresh_avail[10]),
        .R(1'b0));
  FDRE \fresh_avail_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [1]),
        .Q(fresh_avail[1]),
        .R(1'b0));
  FDRE \fresh_avail_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [2]),
        .Q(fresh_avail[2]),
        .R(1'b0));
  FDRE \fresh_avail_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [3]),
        .Q(fresh_avail[3]),
        .R(1'b0));
  FDRE \fresh_avail_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [4]),
        .Q(fresh_avail[4]),
        .R(1'b0));
  FDRE \fresh_avail_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [5]),
        .Q(fresh_avail[5]),
        .R(1'b0));
  FDRE \fresh_avail_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [6]),
        .Q(fresh_avail[6]),
        .R(1'b0));
  FDRE \fresh_avail_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [7]),
        .Q(fresh_avail[7]),
        .R(1'b0));
  FDRE \fresh_avail_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [8]),
        .Q(fresh_avail[8]),
        .R(1'b0));
  FDRE \fresh_avail_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\astat[unsent] [9]),
        .Q(fresh_avail[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \info_counts[did_keepalive]_i_1 
       (.I0(\packet_done[keepalive] ),
        .I1(\packet_done[done] ),
        .I2(\info_counts_reg[did_keepalive] [0]),
        .I3(\info_counts_reg[did_keepalive] [1]),
        .O(\s_reg[keepalive]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \info_counts[did_repeat]_i_1 
       (.I0(\packet_done[repeated] ),
        .I1(\packet_done[done] ),
        .I2(\info_counts_reg[did_keepalive] [0]),
        .I3(\info_counts_reg[did_keepalive] [1]),
        .O(\s_reg[repeat]_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    is_s_payload_len_ge_max_payload_i_10
       (.I0(\s_reg[payload_len] [1]),
        .I1(\s_reg[payload_len] [0]),
        .O(is_s_payload_len_ge_max_payload_i_10_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    is_s_payload_len_ge_max_payload_i_2
       (.I0(\s_reg[payload_len][10]_0 [4]),
        .I1(\s_reg[payload_len][10]_0 [5]),
        .O(is_s_payload_len_ge_max_payload_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    is_s_payload_len_ge_max_payload_i_3
       (.I0(\s_reg[payload_len][10]_0 [2]),
        .I1(\s_reg[payload_len][10]_0 [3]),
        .O(is_s_payload_len_ge_max_payload_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    is_s_payload_len_ge_max_payload_i_4
       (.I0(\s_reg[payload_len][10]_0 [0]),
        .I1(\s_reg[payload_len][10]_0 [1]),
        .O(is_s_payload_len_ge_max_payload_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    is_s_payload_len_ge_max_payload_i_5
       (.I0(\s_reg[payload_len] [0]),
        .I1(\s_reg[payload_len] [1]),
        .O(is_s_payload_len_ge_max_payload_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    is_s_payload_len_ge_max_payload_i_6
       (.I0(\s_reg[payload_len][10]_0 [6]),
        .I1(\s_reg[payload_len][10]_0 [7]),
        .O(is_s_payload_len_ge_max_payload_i_6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    is_s_payload_len_ge_max_payload_i_7
       (.I0(\s_reg[payload_len][10]_0 [5]),
        .I1(\s_reg[payload_len][10]_0 [4]),
        .O(is_s_payload_len_ge_max_payload_i_7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    is_s_payload_len_ge_max_payload_i_8
       (.I0(\s_reg[payload_len][10]_0 [3]),
        .I1(\s_reg[payload_len][10]_0 [2]),
        .O(is_s_payload_len_ge_max_payload_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    is_s_payload_len_ge_max_payload_i_9
       (.I0(\s_reg[payload_len][10]_0 [1]),
        .I1(\s_reg[payload_len][10]_0 [0]),
        .O(is_s_payload_len_ge_max_payload_i_9_n_0));
  FDRE is_s_payload_len_ge_max_payload_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(geqOp),
        .Q(is_s_payload_len_ge_max_payload),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 is_s_payload_len_ge_max_payload_reg_i_1
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_is_s_payload_len_ge_max_payload_reg_i_1_CO_UNCONNECTED[7:6],geqOp,is_s_payload_len_ge_max_payload_reg_i_1_n_3,is_s_payload_len_ge_max_payload_reg_i_1_n_4,is_s_payload_len_ge_max_payload_reg_i_1_n_5,is_s_payload_len_ge_max_payload_reg_i_1_n_6,is_s_payload_len_ge_max_payload_reg_i_1_n_7}),
        .DI({1'b0,1'b0,1'b0,\s_reg[payload_len][10]_0 [7],is_s_payload_len_ge_max_payload_i_2_n_0,is_s_payload_len_ge_max_payload_i_3_n_0,is_s_payload_len_ge_max_payload_i_4_n_0,is_s_payload_len_ge_max_payload_i_5_n_0}),
        .O(NLW_is_s_payload_len_ge_max_payload_reg_i_1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,\s_reg[payload_len][10]_0 [8],is_s_payload_len_ge_max_payload_i_6_n_0,is_s_payload_len_ge_max_payload_i_7_n_0,is_s_payload_len_ge_max_payload_i_8_n_0,is_s_payload_len_ge_max_payload_i_9_n_0,is_s_payload_len_ge_max_payload_i_10_n_0}));
  LUT3 #(
    .INIT(8'hD4)) 
    is_s_payload_len_ge_tc_limit_tcp_payload_i_10
       (.I0(\s_reg[payload_len][10]_1 [0]),
        .I1(\s_reg[payload_len] [1]),
        .I2(\s_reg[payload_len] [0]),
        .O(is_s_payload_len_ge_tc_limit_tcp_payload_i_10_n_0));
  LUT3 #(
    .INIT(8'h21)) 
    is_s_payload_len_ge_tc_limit_tcp_payload_i_16
       (.I0(\s_reg[payload_len][10]_1 [0]),
        .I1(\s_reg[payload_len] [0]),
        .I2(\s_reg[payload_len] [1]),
        .O(is_s_payload_len_ge_tc_limit_tcp_payload_i_16_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    is_s_payload_len_ge_tc_limit_tcp_payload_i_5
       (.I0(\s_reg[payload_len][10]_0 [8]),
        .I1(\s_reg[payload_len][10]_1 [9]),
        .O(is_s_payload_len_ge_tc_limit_tcp_payload_i_5_n_0));
  LUT4 #(
    .INIT(16'h2B0A)) 
    is_s_payload_len_ge_tc_limit_tcp_payload_i_6
       (.I0(\s_reg[payload_len][10]_0 [7]),
        .I1(\s_reg[payload_len][10]_1 [7]),
        .I2(\s_reg[payload_len][10]_1 [8]),
        .I3(\s_reg[payload_len][10]_0 [6]),
        .O(is_s_payload_len_ge_tc_limit_tcp_payload_i_6_n_0));
  LUT4 #(
    .INIT(16'h2B0A)) 
    is_s_payload_len_ge_tc_limit_tcp_payload_i_7
       (.I0(\s_reg[payload_len][10]_0 [5]),
        .I1(\s_reg[payload_len][10]_1 [5]),
        .I2(\s_reg[payload_len][10]_1 [6]),
        .I3(\s_reg[payload_len][10]_0 [4]),
        .O(is_s_payload_len_ge_tc_limit_tcp_payload_i_7_n_0));
  LUT4 #(
    .INIT(16'h2B0A)) 
    is_s_payload_len_ge_tc_limit_tcp_payload_i_8
       (.I0(\s_reg[payload_len][10]_0 [3]),
        .I1(\s_reg[payload_len][10]_1 [3]),
        .I2(\s_reg[payload_len][10]_1 [4]),
        .I3(\s_reg[payload_len][10]_0 [2]),
        .O(is_s_payload_len_ge_tc_limit_tcp_payload_i_8_n_0));
  LUT4 #(
    .INIT(16'h2B0A)) 
    is_s_payload_len_ge_tc_limit_tcp_payload_i_9
       (.I0(\s_reg[payload_len][10]_0 [1]),
        .I1(\s_reg[payload_len][10]_1 [1]),
        .I2(\s_reg[payload_len][10]_1 [2]),
        .I3(\s_reg[payload_len][10]_0 [0]),
        .O(is_s_payload_len_ge_tc_limit_tcp_payload_i_9_n_0));
  FDRE is_s_payload_len_ge_tc_limit_tcp_payload_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(x_is_s_payload_len_ge_tc_limit_tcp_payload),
        .Q(is_s_payload_len_ge_tc_limit_tcp_payload),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_CO_UNCONNECTED[7:6],CO,is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_n_3,is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_n_4,is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_n_5,is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_n_6,is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_n_7}),
        .DI({1'b0,1'b0,is_s_payload_len_ge_tc_limit_tcp_payload_i_5_n_0,is_s_payload_len_ge_tc_limit_tcp_payload_i_6_n_0,is_s_payload_len_ge_tc_limit_tcp_payload_i_7_n_0,is_s_payload_len_ge_tc_limit_tcp_payload_i_8_n_0,is_s_payload_len_ge_tc_limit_tcp_payload_i_9_n_0,is_s_payload_len_ge_tc_limit_tcp_payload_i_10_n_0}),
        .O(NLW_is_s_payload_len_ge_tc_limit_tcp_payload_reg_i_2_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,is_s_payload_len_ge_tc_limit_tcp_payload_reg_0,is_s_payload_len_ge_tc_limit_tcp_payload_i_16_n_0}));
  LUT4 #(
    .INIT(16'h0020)) 
    is_s_payload_len_gt_window_left_i_1
       (.I0(gtOp),
        .I1(x_window_left_negative),
        .I2(is_s_payload_len_gt_window_left_i_3_n_0),
        .I3(\x_window_left_reg_n_0_[11] ),
        .O(x_is_s_payload_len_gt_window_left));
  LUT2 #(
    .INIT(4'h9)) 
    is_s_payload_len_gt_window_left_i_10
       (.I0(\x_window_left_reg_n_0_[10] ),
        .I1(\s_reg[payload_len][10]_0 [8]),
        .O(is_s_payload_len_gt_window_left_i_10_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    is_s_payload_len_gt_window_left_i_11
       (.I0(\x_window_left_reg_n_0_[9] ),
        .I1(\x_window_left_reg_n_0_[8] ),
        .I2(\s_reg[payload_len][10]_0 [7]),
        .I3(\s_reg[payload_len][10]_0 [6]),
        .O(is_s_payload_len_gt_window_left_i_11_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    is_s_payload_len_gt_window_left_i_12
       (.I0(\x_window_left_reg_n_0_[7] ),
        .I1(\x_window_left_reg_n_0_[6] ),
        .I2(\s_reg[payload_len][10]_0 [5]),
        .I3(\s_reg[payload_len][10]_0 [4]),
        .O(is_s_payload_len_gt_window_left_i_12_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    is_s_payload_len_gt_window_left_i_13
       (.I0(\x_window_left_reg_n_0_[5] ),
        .I1(\x_window_left_reg_n_0_[4] ),
        .I2(\s_reg[payload_len][10]_0 [3]),
        .I3(\s_reg[payload_len][10]_0 [2]),
        .O(is_s_payload_len_gt_window_left_i_13_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    is_s_payload_len_gt_window_left_i_14
       (.I0(\x_window_left_reg_n_0_[3] ),
        .I1(\x_window_left_reg_n_0_[2] ),
        .I2(\s_reg[payload_len][10]_0 [1]),
        .I3(\s_reg[payload_len][10]_0 [0]),
        .O(is_s_payload_len_gt_window_left_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    is_s_payload_len_gt_window_left_i_15
       (.I0(\x_window_left_reg_n_0_[1] ),
        .I1(\s_reg[payload_len] [1]),
        .I2(\x_window_left_reg_n_0_[0] ),
        .I3(\s_reg[payload_len] [0]),
        .O(is_s_payload_len_gt_window_left_i_15_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    is_s_payload_len_gt_window_left_i_3
       (.I0(\x_window_left_reg_n_0_[13] ),
        .I1(\x_window_left_reg_n_0_[12] ),
        .I2(\x_window_left_reg_n_0_[15] ),
        .I3(\x_window_left_reg_n_0_[14] ),
        .O(is_s_payload_len_gt_window_left_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    is_s_payload_len_gt_window_left_i_4
       (.I0(\s_reg[payload_len][10]_0 [8]),
        .I1(\x_window_left_reg_n_0_[10] ),
        .O(is_s_payload_len_gt_window_left_i_4_n_0));
  LUT4 #(
    .INIT(16'h20BA)) 
    is_s_payload_len_gt_window_left_i_5
       (.I0(\s_reg[payload_len][10]_0 [7]),
        .I1(\x_window_left_reg_n_0_[8] ),
        .I2(\s_reg[payload_len][10]_0 [6]),
        .I3(\x_window_left_reg_n_0_[9] ),
        .O(is_s_payload_len_gt_window_left_i_5_n_0));
  LUT4 #(
    .INIT(16'h20BA)) 
    is_s_payload_len_gt_window_left_i_6
       (.I0(\s_reg[payload_len][10]_0 [5]),
        .I1(\x_window_left_reg_n_0_[6] ),
        .I2(\s_reg[payload_len][10]_0 [4]),
        .I3(\x_window_left_reg_n_0_[7] ),
        .O(is_s_payload_len_gt_window_left_i_6_n_0));
  LUT4 #(
    .INIT(16'h20BA)) 
    is_s_payload_len_gt_window_left_i_7
       (.I0(\s_reg[payload_len][10]_0 [3]),
        .I1(\x_window_left_reg_n_0_[4] ),
        .I2(\s_reg[payload_len][10]_0 [2]),
        .I3(\x_window_left_reg_n_0_[5] ),
        .O(is_s_payload_len_gt_window_left_i_7_n_0));
  LUT4 #(
    .INIT(16'h20BA)) 
    is_s_payload_len_gt_window_left_i_8
       (.I0(\s_reg[payload_len][10]_0 [1]),
        .I1(\x_window_left_reg_n_0_[2] ),
        .I2(\s_reg[payload_len][10]_0 [0]),
        .I3(\x_window_left_reg_n_0_[3] ),
        .O(is_s_payload_len_gt_window_left_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    is_s_payload_len_gt_window_left_i_9
       (.I0(\s_reg[payload_len] [1]),
        .I1(\x_window_left_reg_n_0_[1] ),
        .I2(\s_reg[payload_len] [0]),
        .I3(\x_window_left_reg_n_0_[0] ),
        .O(is_s_payload_len_gt_window_left_i_9_n_0));
  FDRE is_s_payload_len_gt_window_left_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(x_is_s_payload_len_gt_window_left),
        .Q(is_s_payload_len_gt_window_left),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 is_s_payload_len_gt_window_left_reg_i_2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_is_s_payload_len_gt_window_left_reg_i_2_CO_UNCONNECTED[7:6],gtOp,is_s_payload_len_gt_window_left_reg_i_2_n_3,is_s_payload_len_gt_window_left_reg_i_2_n_4,is_s_payload_len_gt_window_left_reg_i_2_n_5,is_s_payload_len_gt_window_left_reg_i_2_n_6,is_s_payload_len_gt_window_left_reg_i_2_n_7}),
        .DI({1'b0,1'b0,is_s_payload_len_gt_window_left_i_4_n_0,is_s_payload_len_gt_window_left_i_5_n_0,is_s_payload_len_gt_window_left_i_6_n_0,is_s_payload_len_gt_window_left_i_7_n_0,is_s_payload_len_gt_window_left_i_8_n_0,is_s_payload_len_gt_window_left_i_9_n_0}),
        .O(NLW_is_s_payload_len_gt_window_left_reg_i_2_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,is_s_payload_len_gt_window_left_i_10_n_0,is_s_payload_len_gt_window_left_i_11_n_0,is_s_payload_len_gt_window_left_i_12_n_0,is_s_payload_len_gt_window_left_i_13_n_0,is_s_payload_len_gt_window_left_i_14_n_0,is_s_payload_len_gt_window_left_i_15_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    \keep_wcksum[0]_i_1 
       (.I0(\s_reg[wcksum][3]_i_3_n_15 ),
        .O(\keep_wcksum[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \keep_wcksum[10]_i_1 
       (.I0(\keep_wcksum_reg[15]_i_2_n_13 ),
        .O(\keep_wcksum[10]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \keep_wcksum[11]_i_1 
       (.I0(\keep_wcksum_reg[15]_i_2_n_12 ),
        .O(\keep_wcksum[11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \keep_wcksum[12]_i_1 
       (.I0(\keep_wcksum_reg[15]_i_2_n_11 ),
        .O(\keep_wcksum[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \keep_wcksum[13]_i_1 
       (.I0(\keep_wcksum_reg[15]_i_2_n_10 ),
        .O(\keep_wcksum[13]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \keep_wcksum[14]_i_1 
       (.I0(\keep_wcksum_reg[15]_i_2_n_9 ),
        .O(\keep_wcksum[14]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \keep_wcksum[15]_i_1 
       (.I0(\keep_wcksum_reg[15]_i_2_n_8 ),
        .O(\keep_wcksum[15]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \keep_wcksum[1]_i_1 
       (.I0(\s_reg[wcksum][3]_i_3_n_14 ),
        .O(\keep_wcksum[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \keep_wcksum[2]_i_1 
       (.I0(\s_reg[wcksum][3]_i_3_n_13 ),
        .O(\keep_wcksum[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \keep_wcksum[3]_i_1 
       (.I0(\s_reg[wcksum][3]_i_3_n_12 ),
        .O(\keep_wcksum[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \keep_wcksum[4]_i_1 
       (.I0(\s_reg[wcksum][3]_i_3_n_11 ),
        .O(\keep_wcksum[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \keep_wcksum[5]_i_1 
       (.I0(\s_reg[wcksum][3]_i_3_n_10 ),
        .O(\keep_wcksum[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \keep_wcksum[6]_i_1 
       (.I0(\s_reg[wcksum][3]_i_3_n_9 ),
        .O(\keep_wcksum[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \keep_wcksum[7]_i_1 
       (.I0(\s_reg[wcksum][3]_i_3_n_8 ),
        .O(\keep_wcksum[7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \keep_wcksum[8]_i_1 
       (.I0(\keep_wcksum_reg[15]_i_2_n_15 ),
        .O(\keep_wcksum[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \keep_wcksum[9]_i_1 
       (.I0(\keep_wcksum_reg[15]_i_2_n_14 ),
        .O(\keep_wcksum[9]_i_1_n_0 ));
  FDRE \keep_wcksum_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\keep_wcksum[0]_i_1_n_0 ),
        .Q(keep_wcksum[0]),
        .R(1'b0));
  FDRE \keep_wcksum_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\keep_wcksum[10]_i_1_n_0 ),
        .Q(keep_wcksum[10]),
        .R(1'b0));
  FDRE \keep_wcksum_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\keep_wcksum[11]_i_1_n_0 ),
        .Q(keep_wcksum[11]),
        .R(1'b0));
  FDRE \keep_wcksum_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\keep_wcksum[12]_i_1_n_0 ),
        .Q(keep_wcksum[12]),
        .R(1'b0));
  FDRE \keep_wcksum_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\keep_wcksum[13]_i_1_n_0 ),
        .Q(keep_wcksum[13]),
        .R(1'b0));
  FDRE \keep_wcksum_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\keep_wcksum[14]_i_1_n_0 ),
        .Q(keep_wcksum[14]),
        .R(1'b0));
  FDRE \keep_wcksum_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\keep_wcksum[15]_i_1_n_0 ),
        .Q(keep_wcksum[15]),
        .R(1'b0));
  CARRY8 \keep_wcksum_reg[15]_i_2 
       (.CI(\s_reg[wcksum][3]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\keep_wcksum_reg[15]_i_2_n_0 ,\keep_wcksum_reg[15]_i_2_n_1 ,\keep_wcksum_reg[15]_i_2_n_2 ,\keep_wcksum_reg[15]_i_2_n_3 ,\keep_wcksum_reg[15]_i_2_n_4 ,\keep_wcksum_reg[15]_i_2_n_5 ,\keep_wcksum_reg[15]_i_2_n_6 ,\keep_wcksum_reg[15]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\keep_wcksum_reg[15]_i_2_n_8 ,\keep_wcksum_reg[15]_i_2_n_9 ,\keep_wcksum_reg[15]_i_2_n_10 ,\keep_wcksum_reg[15]_i_2_n_11 ,\keep_wcksum_reg[15]_i_2_n_12 ,\keep_wcksum_reg[15]_i_2_n_13 ,\keep_wcksum_reg[15]_i_2_n_14 ,\keep_wcksum_reg[15]_i_2_n_15 }),
        .S({\s_reg[wcksum_n_0_][15] ,\s_reg[wcksum_n_0_][14] ,\s_reg[wcksum_n_0_][13] ,\s_reg[wcksum_n_0_][12] ,\s_reg[wcksum_n_0_][11] ,\s_reg[wcksum_n_0_][10] ,\s_reg[wcksum_n_0_][9] ,\s_reg[wcksum_n_0_][8] }));
  FDRE \keep_wcksum_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\keep_wcksum[1]_i_1_n_0 ),
        .Q(keep_wcksum[1]),
        .R(1'b0));
  FDRE \keep_wcksum_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\keep_wcksum[2]_i_1_n_0 ),
        .Q(keep_wcksum[2]),
        .R(1'b0));
  FDRE \keep_wcksum_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\keep_wcksum[3]_i_1_n_0 ),
        .Q(keep_wcksum[3]),
        .R(1'b0));
  FDRE \keep_wcksum_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\keep_wcksum[4]_i_1_n_0 ),
        .Q(keep_wcksum[4]),
        .R(1'b0));
  FDRE \keep_wcksum_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\keep_wcksum[5]_i_1_n_0 ),
        .Q(keep_wcksum[5]),
        .R(1'b0));
  FDRE \keep_wcksum_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\keep_wcksum[6]_i_1_n_0 ),
        .Q(keep_wcksum[6]),
        .R(1'b0));
  FDRE \keep_wcksum_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\keep_wcksum[7]_i_1_n_0 ),
        .Q(keep_wcksum[7]),
        .R(1'b0));
  FDRE \keep_wcksum_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\keep_wcksum[8]_i_1_n_0 ),
        .Q(keep_wcksum[8]),
        .R(1'b0));
  FDRE \keep_wcksum_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\keep_wcksum[9]_i_1_n_0 ),
        .Q(keep_wcksum[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \off[10]_i_1__0 
       (.I0(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][32] ),
        .I2(\off[10]_i_4__0_n_0 ),
        .I3(\a[early_done] ),
        .I4(\FSM_onehot_s_reg[state_n_0_][40] ),
        .I5(\off[10]_i_5__0_n_0 ),
        .O(\off[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \off[10]_i_2__0 
       (.I0(\off[10]_i_6__0_n_0 ),
        .I1(Q[3]),
        .I2(\FSM_onehot_s[state][37]_i_2_n_0 ),
        .I3(\a[wipcksum] ),
        .O(\off[10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A2A222A)) 
    \off[10]_i_3__0 
       (.I0(ADDRBWRADDR[9]),
        .I1(\off[10]_i_6__0_n_0 ),
        .I2(\s[accum_cksum]_i_3__0_n_0 ),
        .I3(Q[3]),
        .I4(\FSM_onehot_s[state][37]_i_2_n_0 ),
        .I5(\a[wipcksum] ),
        .O(\off[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \off[10]_i_4__0 
       (.I0(Q[3]),
        .I1(\FSM_onehot_s[state][42]_i_5_n_0 ),
        .I2(\a[ctcpcksum] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I4(\a[wtcpcksum] ),
        .I5(\a[wipcksum] ),
        .O(\off[10]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \off[10]_i_5__0 
       (.I0(\FSM_onehot_s_reg[state_n_0_][20] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][19] ),
        .I2(\s[accum_cksum]_i_2__0_n_0 ),
        .I3(actual_wr_i_3_n_0),
        .I4(\a[cipcksum] ),
        .I5(Q[4]),
        .O(\off[10]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \off[10]_i_6__0 
       (.I0(\off[10]_i_5__0_n_0 ),
        .I1(\FSM_onehot_s_reg[state_n_0_][32] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I3(\s[accum_cksum]_i_7_n_0 ),
        .I4(\FSM_onehot_s[state][42]_i_5_n_0 ),
        .I5(\a[wtcpcksum] ),
        .O(\off[10]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000005151115)) 
    \off[1]_i_1__0 
       (.I0(\off_reg[10]_0 [0]),
        .I1(\off[10]_i_6__0_n_0 ),
        .I2(\s[accum_cksum]_i_3__0_n_0 ),
        .I3(Q[3]),
        .I4(\FSM_onehot_s[state][37]_i_2_n_0 ),
        .I5(\a[wipcksum] ),
        .O(\off[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A2A222A)) 
    \off[2]_i_1__0 
       (.I0(ADDRBWRADDR[1]),
        .I1(\off[10]_i_6__0_n_0 ),
        .I2(\s[accum_cksum]_i_3__0_n_0 ),
        .I3(Q[3]),
        .I4(\FSM_onehot_s[state][37]_i_2_n_0 ),
        .I5(\a[wipcksum] ),
        .O(\off[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \off[3]_i_1__0 
       (.I0(\off_reg[10]_0 [1]),
        .I1(\off_reg[10]_0 [0]),
        .I2(\off_reg[10]_0 [2]),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'hFFFFBABAFFFFBA85)) 
    \off[4]_i_1__0 
       (.I0(\s[accum_cksum]_i_3__0_n_0 ),
        .I1(\FSM_onehot_s[state][37]_i_2_n_0 ),
        .I2(Q[3]),
        .I3(\a[wtcpcksum] ),
        .I4(\a[wipcksum] ),
        .I5(\off[4]_i_4__0_n_0 ),
        .O(\off[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \off[4]_i_2__0 
       (.I0(\a[early_done] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][40] ),
        .I2(\off[10]_i_6__0_n_0 ),
        .I3(Q[3]),
        .I4(\FSM_onehot_s[state][37]_i_2_n_0 ),
        .O(off));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \off[4]_i_3__0 
       (.I0(\off_reg[10]_0 [0]),
        .I1(\off_reg[10]_0 [1]),
        .I2(\off_reg[10]_0 [2]),
        .I3(\off_reg[10]_0 [3]),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \off[4]_i_4__0 
       (.I0(\FSM_onehot_s[state][42]_i_5_n_0 ),
        .I1(\a[ctcpcksum] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][11] ),
        .I4(\FSM_onehot_s_reg[state_n_0_][32] ),
        .I5(\off[10]_i_5__0_n_0 ),
        .O(\off[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A2A222A)) 
    \off[5]_i_1__0 
       (.I0(ADDRBWRADDR[4]),
        .I1(\off[10]_i_6__0_n_0 ),
        .I2(\s[accum_cksum]_i_3__0_n_0 ),
        .I3(Q[3]),
        .I4(\FSM_onehot_s[state][37]_i_2_n_0 ),
        .I5(\a[wipcksum] ),
        .O(\off[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A2A222A)) 
    \off[6]_i_1__0 
       (.I0(ADDRBWRADDR[5]),
        .I1(\off[10]_i_6__0_n_0 ),
        .I2(\s[accum_cksum]_i_3__0_n_0 ),
        .I3(Q[3]),
        .I4(\FSM_onehot_s[state][37]_i_2_n_0 ),
        .I5(\a[wipcksum] ),
        .O(\off[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A2A222A)) 
    \off[7]_i_1__0 
       (.I0(ADDRBWRADDR[6]),
        .I1(\off[10]_i_6__0_n_0 ),
        .I2(\s[accum_cksum]_i_3__0_n_0 ),
        .I3(Q[3]),
        .I4(\FSM_onehot_s[state][37]_i_2_n_0 ),
        .I5(\a[wipcksum] ),
        .O(\off[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A2A222A)) 
    \off[8]_i_1__0 
       (.I0(ADDRBWRADDR[7]),
        .I1(\off[10]_i_6__0_n_0 ),
        .I2(\s[accum_cksum]_i_3__0_n_0 ),
        .I3(Q[3]),
        .I4(\FSM_onehot_s[state][37]_i_2_n_0 ),
        .I5(\a[wipcksum] ),
        .O(\off[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000A2A222A)) 
    \off[9]_i_1__0 
       (.I0(ADDRBWRADDR[8]),
        .I1(\off[10]_i_6__0_n_0 ),
        .I2(\s[accum_cksum]_i_3__0_n_0 ),
        .I3(Q[3]),
        .I4(\FSM_onehot_s[state][37]_i_2_n_0 ),
        .I5(\a[wipcksum] ),
        .O(\off[9]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \off_reg[10] 
       (.C(clk_in),
        .CE(\off[10]_i_2__0_n_0 ),
        .D(\off[10]_i_3__0_n_0 ),
        .Q(\off_reg[10]_0 [9]),
        .S(\off[10]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \off_reg[1] 
       (.C(clk_in),
        .CE(\off[10]_i_2__0_n_0 ),
        .D(\off[1]_i_1__0_n_0 ),
        .Q(\off_reg[10]_0 [0]),
        .S(\off[10]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \off_reg[2] 
       (.C(clk_in),
        .CE(\off[10]_i_2__0_n_0 ),
        .D(\off[2]_i_1__0_n_0 ),
        .Q(\off_reg[10]_0 [1]),
        .S(\off[10]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \off_reg[3] 
       (.C(clk_in),
        .CE(off),
        .D(ADDRBWRADDR[2]),
        .Q(\off_reg[10]_0 [2]),
        .S(\off[4]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \off_reg[4] 
       (.C(clk_in),
        .CE(off),
        .D(ADDRBWRADDR[3]),
        .Q(\off_reg[10]_0 [3]),
        .S(\off[4]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \off_reg[5] 
       (.C(clk_in),
        .CE(\off[10]_i_2__0_n_0 ),
        .D(\off[5]_i_1__0_n_0 ),
        .Q(\off_reg[10]_0 [4]),
        .S(\off[10]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \off_reg[6] 
       (.C(clk_in),
        .CE(\off[10]_i_2__0_n_0 ),
        .D(\off[6]_i_1__0_n_0 ),
        .Q(\off_reg[10]_0 [5]),
        .S(\off[10]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \off_reg[7] 
       (.C(clk_in),
        .CE(\off[10]_i_2__0_n_0 ),
        .D(\off[7]_i_1__0_n_0 ),
        .Q(\off_reg[10]_0 [6]),
        .S(\off[10]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \off_reg[8] 
       (.C(clk_in),
        .CE(\off[10]_i_2__0_n_0 ),
        .D(\off[8]_i_1__0_n_0 ),
        .Q(\off_reg[10]_0 [7]),
        .S(\off[10]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \off_reg[9] 
       (.C(clk_in),
        .CE(\off[10]_i_2__0_n_0 ),
        .D(\off[9]_i_1__0_n_0 ),
        .Q(\off_reg[10]_0 [8]),
        .S(\off[10]_i_1__0_n_0 ));
  FDRE \packet_done_reg[done] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[early_done] ),
        .Q(\packet_done[done] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ram_reg_bram_0_i_10__1
       (.I0(\off_reg[10]_0 [4]),
        .I1(\off_reg[10]_0 [2]),
        .I2(\off_reg[10]_0 [3]),
        .I3(\off_reg[10]_0 [1]),
        .I4(\off_reg[10]_0 [0]),
        .I5(\off_reg[10]_0 [5]),
        .O(ram_reg_bram_0_i_10__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_1__5
       (.I0(actual_wr),
        .I1(cur_tcp_prep),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_1__6
       (.I0(actual_wr),
        .I1(cur_tcp_prep),
        .O(actual_wr_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_0_i_1__7
       (.I0(Q[0]),
        .O(\dp_ram_tcp_template[port_b][o][rd] ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    ram_reg_bram_0_i_2__4
       (.I0(ram_reg_bram_0_i_10__1_n_0),
        .I1(\off_reg[10]_0 [8]),
        .I2(\off_reg[10]_0 [7]),
        .I3(\off_reg[10]_0 [6]),
        .I4(\off_reg[10]_0 [9]),
        .O(ADDRBWRADDR[9]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_bram_0_i_2__5
       (.I0(data_port_b_rd),
        .I1(\data_port_b_addr_reg[12]_0 [12]),
        .I2(\data_port_b_addr_reg[12]_0 [11]),
        .O(data_port_b_rd_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    ram_reg_bram_0_i_3__1
       (.I0(ram_reg_bram_0_i_10__1_n_0),
        .I1(\off_reg[10]_0 [6]),
        .I2(\off_reg[10]_0 [7]),
        .I3(\off_reg[10]_0 [8]),
        .O(ADDRBWRADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h78)) 
    ram_reg_bram_0_i_4__1
       (.I0(\off_reg[10]_0 [6]),
        .I1(ram_reg_bram_0_i_10__1_n_0),
        .I2(\off_reg[10]_0 [7]),
        .O(ADDRBWRADDR[7]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_5__1
       (.I0(ram_reg_bram_0_i_10__1_n_0),
        .I1(\off_reg[10]_0 [6]),
        .O(ADDRBWRADDR[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    ram_reg_bram_0_i_6__1
       (.I0(\off_reg[10]_0 [4]),
        .I1(\off_reg[10]_0 [2]),
        .I2(\off_reg[10]_0 [3]),
        .I3(\off_reg[10]_0 [1]),
        .I4(\off_reg[10]_0 [0]),
        .I5(\off_reg[10]_0 [5]),
        .O(ADDRBWRADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    ram_reg_bram_0_i_7__1
       (.I0(\off_reg[10]_0 [2]),
        .I1(\off_reg[10]_0 [3]),
        .I2(\off_reg[10]_0 [0]),
        .I3(\off_reg[10]_0 [1]),
        .I4(\off_reg[10]_0 [4]),
        .O(ADDRBWRADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_bram_0_i_8__1
       (.I0(\off_reg[10]_0 [0]),
        .I1(\off_reg[10]_0 [1]),
        .O(ADDRBWRADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_0_i_9__1
       (.I0(\off_reg[10]_0 [0]),
        .O(ADDRBWRADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_bram_1_i_2
       (.I0(\data_port_b_addr_reg[12]_0 [12]),
        .I1(\data_port_b_addr_reg[12]_0 [11]),
        .O(\data_port_b_addr_reg[12]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_bram_1_i_4
       (.I0(data_port_b_rd),
        .I1(\data_port_b_addr_reg[12]_0 [12]),
        .I2(\data_port_b_addr_reg[12]_0 [11]),
        .O(data_port_b_rd_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_bram_2_i_2
       (.I0(\data_port_b_addr_reg[12]_0 [11]),
        .I1(\data_port_b_addr_reg[12]_0 [12]),
        .O(\data_port_b_addr_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_bram_2_i_4
       (.I0(data_port_b_rd),
        .I1(\data_port_b_addr_reg[12]_0 [11]),
        .I2(\data_port_b_addr_reg[12]_0 [12]),
        .O(data_port_b_rd_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_bram_3_i_2
       (.I0(\data_port_b_addr_reg[12]_0 [12]),
        .I1(\data_port_b_addr_reg[12]_0 [11]),
        .O(\data_port_b_addr_reg[12]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_bram_3_i_4
       (.I0(data_port_b_rd),
        .I1(\data_port_b_addr_reg[12]_0 [12]),
        .I2(\data_port_b_addr_reg[12]_0 [11]),
        .O(data_port_b_rd_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_4_i_2
       (.I0(data_port_b_rd),
        .I1(\data_port_b_addr_reg[12]_0 [12]),
        .O(data_port_b_rd_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_5_i_2
       (.I0(\data_port_b_addr_reg[12]_0 [12]),
        .O(\data_port_b_addr_reg[12]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_5_i_4
       (.I0(data_port_b_rd),
        .I1(\data_port_b_addr_reg[12]_0 [12]),
        .O(data_port_b_rd_reg_5));
  LUT4 #(
    .INIT(16'h0002)) 
    \rtt_count_meas[10]_i_1 
       (.I0(\s_stat[max_sent] ),
        .I1(\packet_done[keepalive] ),
        .I2(\rtt_count_meas_reg[2] ),
        .I3(slow_counter_tick),
        .O(\s_reg[keepalive]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \rtt_small_counter[10]_i_1 
       (.I0(slow_counter_tick),
        .I1(\packet_done[repeated] ),
        .I2(\info_counts_reg[did_keepalive] [1]),
        .I3(\info_counts_reg[did_keepalive] [0]),
        .I4(\packet_done[done] ),
        .O(slow_counter_tick_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \s[accum_cksum]_i_1__1 
       (.I0(\FSM_onehot_s_reg[state_n_0_][20] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][19] ),
        .I2(\s[accum_cksum]_i_2__0_n_0 ),
        .I3(\s[accum_cksum]_i_3__0_n_0 ),
        .I4(Q[4]),
        .I5(\s[accum_cksum]_i_4__0_n_0 ),
        .O(\s[accum_cksum]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s[accum_cksum]_i_2__0 
       (.I0(\FSM_onehot_s_reg[state_n_0_][15] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][13] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][17] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][16] ),
        .I4(\s[accum_cksum]_i_5_n_0 ),
        .I5(\s[accum_cksum]_i_6_n_0 ),
        .O(\s[accum_cksum]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s[accum_cksum]_i_3__0 
       (.I0(\a[early_done] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][40] ),
        .O(\s[accum_cksum]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s[accum_cksum]_i_4__0 
       (.I0(\actual_woff[10]_i_1__0_n_0 ),
        .I1(\s[accum_cksum]_i_7_n_0 ),
        .I2(\FSM_onehot_s[state][42]_i_5_n_0 ),
        .I3(Q[3]),
        .I4(\FSM_onehot_s_reg[state_n_0_][32] ),
        .I5(\FSM_onehot_s_reg[state_n_0_][11] ),
        .O(\s[accum_cksum]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \s[accum_cksum]_i_5 
       (.I0(\FSM_onehot_s_reg[state_n_0_][8] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][34] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][36] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][12] ),
        .I4(\FSM_onehot_s_reg[state_n_0_][9] ),
        .O(\s[accum_cksum]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \s[accum_cksum]_i_6 
       (.I0(\FSM_onehot_s_reg[state_n_0_][24] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][25] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][18] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][23] ),
        .I4(\s[accum_cksum]_i_8_n_0 ),
        .O(\s[accum_cksum]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s[accum_cksum]_i_7 
       (.I0(\FSM_onehot_s_reg[state_n_0_][10] ),
        .I1(\a[ctcpcksum] ),
        .O(\s[accum_cksum]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s[accum_cksum]_i_8 
       (.I0(\FSM_onehot_s_reg[state_n_0_][27] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][26] ),
        .I2(\FSM_onehot_s_reg[state_n_0_][31] ),
        .I3(\FSM_onehot_s_reg[state_n_0_][28] ),
        .O(\s[accum_cksum]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \s[cur_address][16]_i_1 
       (.I0(\FSM_onehot_s[state][37]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[0]),
        .O(\s[cur_address][16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s[cur_address][7]_i_3 
       (.I0(\s_reg[cur_address][16]_0 [1]),
        .O(\s[cur_address][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s[drd]_i_1 
       (.I0(\FSM_onehot_s_reg[state_n_0_][32] ),
        .I1(\FSM_onehot_s_reg[state_n_0_][35] ),
        .I2(Q[3]),
        .I3(\FSM_onehot_s_reg[state_n_0_][34] ),
        .I4(\FSM_onehot_s_reg[state_n_0_][36] ),
        .I5(\FSM_onehot_s_reg[state_n_0_][33] ),
        .O(\a[drd] ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \s[drd_address][0]_i_1 
       (.I0(in63[0]),
        .I1(\off[10]_i_4__0_n_0 ),
        .I2(\s[drd_address][14]_i_3_n_0 ),
        .I3(\FSM_onehot_s_reg[state_n_0_][32] ),
        .I4(\s_reg[cur_address][16]_0 [0]),
        .O(\s[drd_address][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \s[drd_address][10]_i_1 
       (.I0(in63[10]),
        .I1(\off[10]_i_4__0_n_0 ),
        .I2(\s[drd_address][14]_i_3_n_0 ),
        .I3(\FSM_onehot_s_reg[state_n_0_][32] ),
        .I4(\s_reg[cur_address][16]_0 [10]),
        .O(\s[drd_address][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \s[drd_address][11]_i_1 
       (.I0(in63[11]),
        .I1(\off[10]_i_4__0_n_0 ),
        .I2(\s[drd_address][14]_i_3_n_0 ),
        .I3(\FSM_onehot_s_reg[state_n_0_][32] ),
        .I4(\s_reg[cur_address][16]_0 [11]),
        .O(\s[drd_address][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \s[drd_address][12]_i_1 
       (.I0(in63[12]),
        .I1(\off[10]_i_4__0_n_0 ),
        .I2(\s[drd_address][14]_i_3_n_0 ),
        .I3(\FSM_onehot_s_reg[state_n_0_][32] ),
        .I4(\s_reg[cur_address][16]_0 [12]),
        .O(\s[drd_address][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \s[drd_address][13]_i_1 
       (.I0(in63[13]),
        .I1(\off[10]_i_4__0_n_0 ),
        .I2(\s[drd_address][14]_i_3_n_0 ),
        .I3(\FSM_onehot_s_reg[state_n_0_][32] ),
        .I4(\s_reg[cur_address][16]_0 [13]),
        .O(\s[drd_address][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \s[drd_address][14]_i_1 
       (.I0(in63[14]),
        .I1(\off[10]_i_4__0_n_0 ),
        .I2(\s[drd_address][14]_i_3_n_0 ),
        .I3(\FSM_onehot_s_reg[state_n_0_][32] ),
        .I4(\s_reg[cur_address][16]_0 [14]),
        .O(\s[drd_address][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \s[drd_address][14]_i_3 
       (.I0(Q[0]),
        .I1(\off[10]_i_5__0_n_0 ),
        .I2(\FSM_onehot_s_reg[state_n_0_][40] ),
        .I3(\a[early_done] ),
        .I4(\FSM_onehot_s_reg[state_n_0_][11] ),
        .O(\s[drd_address][14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \s[drd_address][1]_i_1 
       (.I0(in63[1]),
        .I1(\off[10]_i_4__0_n_0 ),
        .I2(\s[drd_address][14]_i_3_n_0 ),
        .I3(\FSM_onehot_s_reg[state_n_0_][32] ),
        .I4(\s_reg[cur_address][16]_0 [1]),
        .O(\s[drd_address][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \s[drd_address][2]_i_1 
       (.I0(in63[2]),
        .I1(\off[10]_i_4__0_n_0 ),
        .I2(\s[drd_address][14]_i_3_n_0 ),
        .I3(\FSM_onehot_s_reg[state_n_0_][32] ),
        .I4(\s_reg[cur_address][16]_0 [2]),
        .O(\s[drd_address][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \s[drd_address][3]_i_1 
       (.I0(in63[3]),
        .I1(\off[10]_i_4__0_n_0 ),
        .I2(\s[drd_address][14]_i_3_n_0 ),
        .I3(\FSM_onehot_s_reg[state_n_0_][32] ),
        .I4(\s_reg[cur_address][16]_0 [3]),
        .O(\s[drd_address][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \s[drd_address][4]_i_1 
       (.I0(in63[4]),
        .I1(\off[10]_i_4__0_n_0 ),
        .I2(\s[drd_address][14]_i_3_n_0 ),
        .I3(\FSM_onehot_s_reg[state_n_0_][32] ),
        .I4(\s_reg[cur_address][16]_0 [4]),
        .O(\s[drd_address][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \s[drd_address][5]_i_1 
       (.I0(in63[5]),
        .I1(\off[10]_i_4__0_n_0 ),
        .I2(\s[drd_address][14]_i_3_n_0 ),
        .I3(\FSM_onehot_s_reg[state_n_0_][32] ),
        .I4(\s_reg[cur_address][16]_0 [5]),
        .O(\s[drd_address][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \s[drd_address][6]_i_1 
       (.I0(in63[6]),
        .I1(\off[10]_i_4__0_n_0 ),
        .I2(\s[drd_address][14]_i_3_n_0 ),
        .I3(\FSM_onehot_s_reg[state_n_0_][32] ),
        .I4(\s_reg[cur_address][16]_0 [6]),
        .O(\s[drd_address][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \s[drd_address][7]_i_1 
       (.I0(in63[7]),
        .I1(\off[10]_i_4__0_n_0 ),
        .I2(\s[drd_address][14]_i_3_n_0 ),
        .I3(\FSM_onehot_s_reg[state_n_0_][32] ),
        .I4(\s_reg[cur_address][16]_0 [7]),
        .O(\s[drd_address][7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s[drd_address][7]_i_3 
       (.I0(\s_reg[drd_address_n_0_][1] ),
        .O(\s[drd_address][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \s[drd_address][8]_i_1 
       (.I0(in63[8]),
        .I1(\off[10]_i_4__0_n_0 ),
        .I2(\s[drd_address][14]_i_3_n_0 ),
        .I3(\FSM_onehot_s_reg[state_n_0_][32] ),
        .I4(\s_reg[cur_address][16]_0 [8]),
        .O(\s[drd_address][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \s[drd_address][9]_i_1 
       (.I0(in63[9]),
        .I1(\off[10]_i_4__0_n_0 ),
        .I2(\s[drd_address][14]_i_3_n_0 ),
        .I3(\FSM_onehot_s_reg[state_n_0_][32] ),
        .I4(\s_reg[cur_address][16]_0 [9]),
        .O(\s[drd_address][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \s[packet_count][0]_i_1 
       (.I0(\s_reg[packet_count] [0]),
        .I1(Q[4]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \s[packet_count][1]_i_1 
       (.I0(Q[4]),
        .I1(\s_reg[packet_count] [0]),
        .I2(\s_reg[packet_count] [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \s[packet_count][2]_i_1 
       (.I0(\s_reg[packet_count] [1]),
        .I1(\s_reg[packet_count] [0]),
        .I2(Q[4]),
        .I3(\s_reg[packet_count] [2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \s[packet_count][3]_i_1 
       (.I0(\s_reg[packet_count] [2]),
        .I1(Q[4]),
        .I2(\s_reg[packet_count] [0]),
        .I3(\s_reg[packet_count] [1]),
        .I4(\s_reg[packet_count] [3]),
        .O(plusOp[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \s[packet_count][4]_i_1 
       (.I0(\s_reg[packet_count] [3]),
        .I1(\s_reg[packet_count] [1]),
        .I2(\s_reg[packet_count] [0]),
        .I3(Q[4]),
        .I4(\s_reg[packet_count] [2]),
        .I5(\s_reg[packet_count] [4]),
        .O(plusOp[4]));
  LUT3 #(
    .INIT(8'h78)) 
    \s[packet_count][5]_i_1 
       (.I0(\s_reg[packet_count] [4]),
        .I1(\s[packet_count][7]_i_2_n_0 ),
        .I2(\s_reg[packet_count] [5]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \s[packet_count][6]_i_1 
       (.I0(\s[packet_count][7]_i_2_n_0 ),
        .I1(\s_reg[packet_count] [4]),
        .I2(\s_reg[packet_count] [5]),
        .I3(\s_reg[packet_count] [6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \s[packet_count][7]_i_1 
       (.I0(\s[packet_count][7]_i_2_n_0 ),
        .I1(\s_reg[packet_count] [6]),
        .I2(\s_reg[packet_count] [5]),
        .I3(\s_reg[packet_count] [4]),
        .I4(\s_reg[packet_count] [7]),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \s[packet_count][7]_i_2 
       (.I0(\s_reg[packet_count] [2]),
        .I1(Q[4]),
        .I2(\s_reg[packet_count] [0]),
        .I3(\s_reg[packet_count] [1]),
        .I4(\s_reg[packet_count] [3]),
        .O(\s[packet_count][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \s[payload_len][0]_i_1 
       (.I0(Q[3]),
        .I1(\s_reg[payload_len] [0]),
        .I2(\s[payload_len][9]_i_3_n_0 ),
        .I3(already_sent[0]),
        .I4(\s[payload_len][0]_i_2_n_0 ),
        .O(\s[payload_len][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \s[payload_len][0]_i_2 
       (.I0(fresh_avail[0]),
        .I1(\packet_done[repeated] ),
        .I2(\a[cipcksum] ),
        .I3(fresh_avail_over_2k),
        .I4(window_left[0]),
        .I5(\s[payload_len][10]_i_9_n_0 ),
        .O(\s[payload_len][0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s[payload_len][10]_i_1 
       (.I0(\a[payload_limited] ),
        .I1(\a[cipcksum] ),
        .I2(Q[3]),
        .I3(\s[payload_len][10]_i_4_n_0 ),
        .O(\s[payload_len][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFFFFFEA)) 
    \s[payload_len][10]_i_2 
       (.I0(\s[payload_len][10]_i_5_n_0 ),
        .I1(\s_reg[payload_len][10]_1 [9]),
        .I2(\FSM_onehot_s_reg[state_n_0_][7] ),
        .I3(\s[payload_len][10]_i_6_n_0 ),
        .I4(Q[3]),
        .I5(\s[payload_len][10]_i_7_n_0 ),
        .O(\s[payload_len][10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \s[payload_len][10]_i_3 
       (.I0(\FSM_onehot_s_reg[state_n_0_][5] ),
        .I1(is_s_payload_len_ge_max_payload),
        .I2(\FSM_onehot_s_reg[state_n_0_][7] ),
        .I3(is_s_payload_len_ge_tc_limit_tcp_payload),
        .O(\a[payload_limited] ));
  LUT6 #(
    .INIT(64'hFFFF8080FF808080)) 
    \s[payload_len][10]_i_4 
       (.I0(\packet_req[send_syn] ),
        .I1(Q[0]),
        .I2(\s_reg[payload_len][0]_0 ),
        .I3(is_s_payload_len_gt_window_left),
        .I4(\FSM_onehot_s_reg[state_n_0_][3] ),
        .I5(window_left_negative),
        .O(\s[payload_len][10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \s[payload_len][10]_i_5 
       (.I0(\s[payload_len][10]_i_9_n_0 ),
        .I1(window_left[10]),
        .I2(fresh_avail[10]),
        .I3(already_sent[10]),
        .I4(\a[cipcksum] ),
        .I5(\packet_done[repeated] ),
        .O(\s[payload_len][10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \s[payload_len][10]_i_6 
       (.I0(\packet_done[repeated] ),
        .I1(\a[cipcksum] ),
        .I2(fresh_avail_over_2k),
        .I3(already_sent_over_2k),
        .I4(\FSM_onehot_s_reg[state_n_0_][5] ),
        .O(\s[payload_len][10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \s[payload_len][10]_i_7 
       (.I0(\s_reg[payload_len][10]_0 [6]),
        .I1(\s_reg[payload_len][10]_0 [7]),
        .I2(\s[payload_len][6]_i_3_n_0 ),
        .I3(\s_reg[payload_len][10]_0 [5]),
        .I4(\s_reg[payload_len][10]_0 [4]),
        .I5(\s_reg[payload_len][10]_0 [8]),
        .O(\s[payload_len][10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s[payload_len][10]_i_9 
       (.I0(\FSM_onehot_s_reg[state_n_0_][3] ),
        .I1(window_left_negative),
        .O(\s[payload_len][10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \s[payload_len][1]_i_1 
       (.I0(\s[payload_len][1]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\s_reg[payload_len] [1]),
        .I3(\FSM_onehot_s_reg[state_n_0_][7] ),
        .I4(\s_reg[payload_len][10]_1 [0]),
        .O(\s[payload_len][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s[payload_len][1]_i_2 
       (.I0(\s[payload_len][10]_i_9_n_0 ),
        .I1(window_left[1]),
        .I2(\s[payload_len][6]_i_4_n_0 ),
        .I3(fresh_avail[1]),
        .I4(already_sent[1]),
        .I5(\s[payload_len][9]_i_3_n_0 ),
        .O(\s[payload_len][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAEEAAEEAAE)) 
    \s[payload_len][2]_i_1 
       (.I0(\s[payload_len][2]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\s_reg[payload_len][10]_0 [0]),
        .I3(\s_reg[payload_len] [1]),
        .I4(\FSM_onehot_s_reg[state_n_0_][7] ),
        .I5(\s_reg[payload_len][10]_1 [1]),
        .O(\s[payload_len][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s[payload_len][2]_i_2 
       (.I0(\s[payload_len][10]_i_9_n_0 ),
        .I1(window_left[2]),
        .I2(\s[payload_len][6]_i_4_n_0 ),
        .I3(fresh_avail[2]),
        .I4(already_sent[2]),
        .I5(\s[payload_len][9]_i_3_n_0 ),
        .O(\s[payload_len][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \s[payload_len][3]_i_1 
       (.I0(\s[payload_len][3]_i_2_n_0 ),
        .I1(already_sent[3]),
        .I2(\s[payload_len][9]_i_3_n_0 ),
        .I3(\s[payload_len][3]_i_3_n_0 ),
        .I4(\FSM_onehot_s_reg[state_n_0_][7] ),
        .I5(\s_reg[payload_len][10]_1 [2]),
        .O(\s[payload_len][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \s[payload_len][3]_i_2 
       (.I0(fresh_avail[3]),
        .I1(\packet_done[repeated] ),
        .I2(\a[cipcksum] ),
        .I3(fresh_avail_over_2k),
        .I4(window_left[3]),
        .I5(\s[payload_len][10]_i_9_n_0 ),
        .O(\s[payload_len][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h8882)) 
    \s[payload_len][3]_i_3 
       (.I0(Q[3]),
        .I1(\s_reg[payload_len][10]_0 [1]),
        .I2(\s_reg[payload_len] [1]),
        .I3(\s_reg[payload_len][10]_0 [0]),
        .O(\s[payload_len][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAEEAAEEAAE)) 
    \s[payload_len][4]_i_1 
       (.I0(\s[payload_len][4]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\s_reg[payload_len][10]_0 [2]),
        .I3(\s[payload_len][4]_i_3_n_0 ),
        .I4(\FSM_onehot_s_reg[state_n_0_][7] ),
        .I5(\s_reg[payload_len][10]_1 [3]),
        .O(\s[payload_len][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s[payload_len][4]_i_2 
       (.I0(\s[payload_len][10]_i_9_n_0 ),
        .I1(window_left[4]),
        .I2(\s[payload_len][6]_i_4_n_0 ),
        .I3(fresh_avail[4]),
        .I4(already_sent[4]),
        .I5(\s[payload_len][9]_i_3_n_0 ),
        .O(\s[payload_len][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \s[payload_len][4]_i_3 
       (.I0(\s_reg[payload_len][10]_0 [1]),
        .I1(\s_reg[payload_len][10]_0 [0]),
        .I2(\s_reg[payload_len] [1]),
        .O(\s[payload_len][4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \s[payload_len][5]_i_1 
       (.I0(\s[payload_len][5]_i_2_n_0 ),
        .I1(\s_reg[payload_len][10]_1 [4]),
        .I2(\FSM_onehot_s_reg[state_n_0_][7] ),
        .I3(\s[payload_len][10]_i_6_n_0 ),
        .I4(\s[payload_len][5]_i_3_n_0 ),
        .O(\s[payload_len][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \s[payload_len][5]_i_2 
       (.I0(\s[payload_len][10]_i_9_n_0 ),
        .I1(window_left[5]),
        .I2(fresh_avail[5]),
        .I3(already_sent[5]),
        .I4(\a[cipcksum] ),
        .I5(\packet_done[repeated] ),
        .O(\s[payload_len][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888882)) 
    \s[payload_len][5]_i_3 
       (.I0(Q[3]),
        .I1(\s_reg[payload_len][10]_0 [3]),
        .I2(\s_reg[payload_len] [1]),
        .I3(\s_reg[payload_len][10]_0 [0]),
        .I4(\s_reg[payload_len][10]_0 [1]),
        .I5(\s_reg[payload_len][10]_0 [2]),
        .O(\s[payload_len][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAEEAAEEAAE)) 
    \s[payload_len][6]_i_1 
       (.I0(\s[payload_len][6]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\s_reg[payload_len][10]_0 [4]),
        .I3(\s[payload_len][6]_i_3_n_0 ),
        .I4(\FSM_onehot_s_reg[state_n_0_][7] ),
        .I5(\s_reg[payload_len][10]_1 [5]),
        .O(\s[payload_len][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \s[payload_len][6]_i_2 
       (.I0(\s[payload_len][10]_i_9_n_0 ),
        .I1(window_left[6]),
        .I2(\s[payload_len][6]_i_4_n_0 ),
        .I3(fresh_avail[6]),
        .I4(already_sent[6]),
        .I5(\s[payload_len][9]_i_3_n_0 ),
        .O(\s[payload_len][6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \s[payload_len][6]_i_3 
       (.I0(\s_reg[payload_len] [1]),
        .I1(\s_reg[payload_len][10]_0 [0]),
        .I2(\s_reg[payload_len][10]_0 [1]),
        .I3(\s_reg[payload_len][10]_0 [3]),
        .I4(\s_reg[payload_len][10]_0 [2]),
        .O(\s[payload_len][6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \s[payload_len][6]_i_4 
       (.I0(\packet_done[repeated] ),
        .I1(\a[cipcksum] ),
        .I2(fresh_avail_over_2k),
        .O(\s[payload_len][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFFFFFEA)) 
    \s[payload_len][7]_i_1 
       (.I0(\s[payload_len][7]_i_2_n_0 ),
        .I1(\s_reg[payload_len][10]_1 [6]),
        .I2(\FSM_onehot_s_reg[state_n_0_][7] ),
        .I3(\s[payload_len][10]_i_6_n_0 ),
        .I4(Q[3]),
        .I5(\s[payload_len][7]_i_3_n_0 ),
        .O(\s[payload_len][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \s[payload_len][7]_i_2 
       (.I0(\s[payload_len][10]_i_9_n_0 ),
        .I1(window_left[7]),
        .I2(fresh_avail[7]),
        .I3(already_sent[7]),
        .I4(\a[cipcksum] ),
        .I5(\packet_done[repeated] ),
        .O(\s[payload_len][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \s[payload_len][7]_i_3 
       (.I0(\s_reg[payload_len][10]_0 [4]),
        .I1(\s_reg[payload_len] [1]),
        .I2(\s[payload_len][8]_i_5_n_0 ),
        .I3(\s_reg[payload_len][10]_0 [3]),
        .I4(\s_reg[payload_len][10]_0 [2]),
        .I5(\s_reg[payload_len][10]_0 [5]),
        .O(\s[payload_len][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFEEEEEFE)) 
    \s[payload_len][8]_i_1 
       (.I0(\s[payload_len][8]_i_2_n_0 ),
        .I1(\s[payload_len][10]_i_6_n_0 ),
        .I2(Q[3]),
        .I3(\s_reg[payload_len][10]_0 [6]),
        .I4(\s[payload_len][8]_i_3_n_0 ),
        .O(\s[payload_len][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \s[payload_len][8]_i_2 
       (.I0(\FSM_onehot_s_reg[state_n_0_][7] ),
        .I1(\s_reg[payload_len][10]_1 [7]),
        .I2(\packet_done[repeated] ),
        .I3(\a[cipcksum] ),
        .I4(already_sent[8]),
        .I5(\s[payload_len][8]_i_4_n_0 ),
        .O(\s[payload_len][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s[payload_len][8]_i_3 
       (.I0(\s_reg[payload_len][10]_0 [2]),
        .I1(\s_reg[payload_len][10]_0 [3]),
        .I2(\s[payload_len][8]_i_5_n_0 ),
        .I3(\s_reg[payload_len] [1]),
        .I4(\s_reg[payload_len][10]_0 [5]),
        .I5(\s_reg[payload_len][10]_0 [4]),
        .O(\s[payload_len][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    \s[payload_len][8]_i_4 
       (.I0(fresh_avail[8]),
        .I1(\a[cipcksum] ),
        .I2(\packet_done[repeated] ),
        .I3(window_left[8]),
        .I4(\FSM_onehot_s_reg[state_n_0_][3] ),
        .I5(window_left_negative),
        .O(\s[payload_len][8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s[payload_len][8]_i_5 
       (.I0(\s_reg[payload_len][10]_0 [0]),
        .I1(\s_reg[payload_len][10]_0 [1]),
        .O(\s[payload_len][8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \s[payload_len][9]_i_1 
       (.I0(\s[payload_len][9]_i_2_n_0 ),
        .I1(already_sent[9]),
        .I2(\s[payload_len][9]_i_3_n_0 ),
        .I3(\s[payload_len][9]_i_4_n_0 ),
        .I4(\FSM_onehot_s_reg[state_n_0_][7] ),
        .I5(\s_reg[payload_len][10]_1 [8]),
        .O(\s[payload_len][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \s[payload_len][9]_i_2 
       (.I0(fresh_avail[9]),
        .I1(\packet_done[repeated] ),
        .I2(\a[cipcksum] ),
        .I3(fresh_avail_over_2k),
        .I4(window_left[9]),
        .I5(\s[payload_len][10]_i_9_n_0 ),
        .O(\s[payload_len][9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \s[payload_len][9]_i_3 
       (.I0(\packet_done[repeated] ),
        .I1(\a[cipcksum] ),
        .I2(already_sent_over_2k),
        .O(\s[payload_len][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888882)) 
    \s[payload_len][9]_i_4 
       (.I0(Q[3]),
        .I1(\s_reg[payload_len][10]_0 [7]),
        .I2(\s_reg[payload_len][10]_0 [4]),
        .I3(\s_reg[payload_len][10]_0 [5]),
        .I4(\s[payload_len][6]_i_3_n_0 ),
        .I5(\s_reg[payload_len][10]_0 [6]),
        .O(\s[payload_len][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \s[payload_limited]_i_1 
       (.I0(is_s_payload_len_ge_tc_limit_tcp_payload),
        .I1(\FSM_onehot_s_reg[state_n_0_][7] ),
        .I2(is_s_payload_len_ge_max_payload),
        .I3(\FSM_onehot_s_reg[state_n_0_][5] ),
        .I4(Q[0]),
        .I5(\packet_done[payload_limited] ),
        .O(\s[payload_limited]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s[wcksum][10]_i_1 
       (.I0(plusOp__0[10]),
        .I1(\a[ctcpcksum] ),
        .O(\s[wcksum][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s[wcksum][11]_i_1 
       (.I0(plusOp__0[11]),
        .I1(\a[ctcpcksum] ),
        .O(\s[wcksum][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s[wcksum][12]_i_1 
       (.I0(plusOp__0[12]),
        .I1(\a[ctcpcksum] ),
        .O(\s[wcksum][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s[wcksum][13]_i_1 
       (.I0(plusOp__0[13]),
        .I1(\a[ctcpcksum] ),
        .O(\s[wcksum][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s[wcksum][14]_i_1 
       (.I0(plusOp__0[14]),
        .I1(\a[ctcpcksum] ),
        .O(\s[wcksum][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s[wcksum][15]_i_1 
       (.I0(plusOp__0[15]),
        .I1(\a[ctcpcksum] ),
        .O(\s[wcksum][15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \s[wcksum][15]_i_10__1 
       (.I0(\keep_wcksum_reg[15]_i_2_n_15 ),
        .I1(\actual_wdata_reg[15]_0 [8]),
        .I2(dly_accum_cksum),
        .O(\s[wcksum][15]_i_10__1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \s[wcksum][15]_i_3__0 
       (.I0(\keep_wcksum_reg[15]_i_2_n_8 ),
        .I1(\actual_wdata_reg[15]_0 [15]),
        .I2(dly_accum_cksum),
        .O(\s[wcksum][15]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \s[wcksum][15]_i_4__0 
       (.I0(\keep_wcksum_reg[15]_i_2_n_9 ),
        .I1(\actual_wdata_reg[15]_0 [14]),
        .I2(dly_accum_cksum),
        .O(\s[wcksum][15]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \s[wcksum][15]_i_5__0 
       (.I0(\keep_wcksum_reg[15]_i_2_n_10 ),
        .I1(\actual_wdata_reg[15]_0 [13]),
        .I2(dly_accum_cksum),
        .O(\s[wcksum][15]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \s[wcksum][15]_i_6__0 
       (.I0(\keep_wcksum_reg[15]_i_2_n_11 ),
        .I1(\actual_wdata_reg[15]_0 [12]),
        .I2(dly_accum_cksum),
        .O(\s[wcksum][15]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \s[wcksum][15]_i_7__0 
       (.I0(\keep_wcksum_reg[15]_i_2_n_12 ),
        .I1(\actual_wdata_reg[15]_0 [11]),
        .I2(dly_accum_cksum),
        .O(\s[wcksum][15]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \s[wcksum][15]_i_8__0 
       (.I0(\keep_wcksum_reg[15]_i_2_n_13 ),
        .I1(\actual_wdata_reg[15]_0 [10]),
        .I2(dly_accum_cksum),
        .O(\s[wcksum][15]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \s[wcksum][15]_i_9__0 
       (.I0(\keep_wcksum_reg[15]_i_2_n_14 ),
        .I1(\actual_wdata_reg[15]_0 [9]),
        .I2(dly_accum_cksum),
        .O(\s[wcksum][15]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s[wcksum][16]_i_1 
       (.I0(plusOp__0[16]),
        .I1(\a[ctcpcksum] ),
        .O(\s[wcksum][16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s[wcksum][3]_i_1 
       (.I0(\a[ctcpcksum] ),
        .I1(\a[cipcksum] ),
        .O(\s[wcksum][3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \s[wcksum][3]_i_10 
       (.I0(\s_reg[wcksum][3]_i_3_n_14 ),
        .I1(\actual_wdata_reg[15]_0 [1]),
        .I2(dly_accum_cksum),
        .O(\s[wcksum][3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \s[wcksum][3]_i_11 
       (.I0(\s_reg[wcksum][3]_i_3_n_15 ),
        .I1(\actual_wdata_reg[15]_0 [0]),
        .I2(dly_accum_cksum),
        .O(\s[wcksum][3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \s[wcksum][3]_i_12 
       (.I0(\s_reg[wcksum_n_0_][0] ),
        .I1(R),
        .O(\s[wcksum][3]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \s[wcksum][3]_i_4 
       (.I0(\s_reg[wcksum][3]_i_3_n_8 ),
        .I1(\actual_wdata_reg[15]_0 [7]),
        .I2(dly_accum_cksum),
        .O(\s[wcksum][3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \s[wcksum][3]_i_5 
       (.I0(\s_reg[wcksum][3]_i_3_n_9 ),
        .I1(\actual_wdata_reg[15]_0 [6]),
        .I2(dly_accum_cksum),
        .O(\s[wcksum][3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \s[wcksum][3]_i_6 
       (.I0(\s_reg[wcksum][3]_i_3_n_10 ),
        .I1(\actual_wdata_reg[15]_0 [5]),
        .I2(dly_accum_cksum),
        .O(\s[wcksum][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \s[wcksum][3]_i_7 
       (.I0(\s_reg[wcksum][3]_i_3_n_11 ),
        .I1(\actual_wdata_reg[15]_0 [4]),
        .I2(dly_accum_cksum),
        .O(\s[wcksum][3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \s[wcksum][3]_i_8 
       (.I0(\s_reg[wcksum][3]_i_3_n_12 ),
        .I1(\actual_wdata_reg[15]_0 [3]),
        .I2(dly_accum_cksum),
        .O(\s[wcksum][3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \s[wcksum][3]_i_9 
       (.I0(\s_reg[wcksum][3]_i_3_n_13 ),
        .I1(\actual_wdata_reg[15]_0 [2]),
        .I2(dly_accum_cksum),
        .O(\s[wcksum][3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s[wcksum][4]_i_1 
       (.I0(plusOp__0[4]),
        .I1(\a[ctcpcksum] ),
        .O(\s[wcksum][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s[wcksum][5]_i_1 
       (.I0(plusOp__0[5]),
        .I1(\a[ctcpcksum] ),
        .O(\s[wcksum][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s[wcksum][6]_i_1 
       (.I0(plusOp__0[6]),
        .I1(\a[ctcpcksum] ),
        .O(\s[wcksum][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s[wcksum][7]_i_1 
       (.I0(plusOp__0[7]),
        .I1(\a[ctcpcksum] ),
        .O(\s[wcksum][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s[wcksum][8]_i_1 
       (.I0(plusOp__0[8]),
        .I1(\a[ctcpcksum] ),
        .O(\s[wcksum][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s[wcksum][9]_i_1 
       (.I0(plusOp__0[9]),
        .I1(\a[ctcpcksum] ),
        .O(\s[wcksum][9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[accum_cksum] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[accum_cksum]_i_1__1_n_0 ),
        .Q(\s_reg[accum_cksum]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_address][0] 
       (.C(clk_in),
        .CE(\s[cur_address][16]_i_1_n_0 ),
        .D(\s_reg[cur_address][16]_1 [0]),
        .Q(\s_reg[cur_address][16]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_address][10] 
       (.C(clk_in),
        .CE(\s[cur_address][16]_i_1_n_0 ),
        .D(\s_reg[cur_address][16]_1 [10]),
        .Q(\s_reg[cur_address][16]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_address][11] 
       (.C(clk_in),
        .CE(\s[cur_address][16]_i_1_n_0 ),
        .D(\s_reg[cur_address][16]_1 [11]),
        .Q(\s_reg[cur_address][16]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_address][12] 
       (.C(clk_in),
        .CE(\s[cur_address][16]_i_1_n_0 ),
        .D(\s_reg[cur_address][16]_1 [12]),
        .Q(\s_reg[cur_address][16]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_address][13] 
       (.C(clk_in),
        .CE(\s[cur_address][16]_i_1_n_0 ),
        .D(\s_reg[cur_address][16]_1 [13]),
        .Q(\s_reg[cur_address][16]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_address][14] 
       (.C(clk_in),
        .CE(\s[cur_address][16]_i_1_n_0 ),
        .D(\s_reg[cur_address][16]_1 [14]),
        .Q(\s_reg[cur_address][16]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_address][15] 
       (.C(clk_in),
        .CE(\s[cur_address][16]_i_1_n_0 ),
        .D(\s_reg[cur_address][16]_1 [15]),
        .Q(\s_reg[cur_address][16]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \s_reg[cur_address][15]_i_2 
       (.CI(\s_reg[cur_address][7]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\s_reg[cur_address][15]_i_2_n_0 ,\s_reg[cur_address][15]_i_2_n_1 ,\s_reg[cur_address][15]_i_2_n_2 ,\s_reg[cur_address][15]_i_2_n_3 ,\s_reg[cur_address][15]_i_2_n_4 ,\s_reg[cur_address][15]_i_2_n_5 ,\s_reg[cur_address][15]_i_2_n_6 ,\s_reg[cur_address][15]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(in61[15:8]),
        .S(\s_reg[cur_address][16]_0 [15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_address][16] 
       (.C(clk_in),
        .CE(\s[cur_address][16]_i_1_n_0 ),
        .D(\s_reg[cur_address][16]_1 [16]),
        .Q(\s_reg[cur_address][16]_0 [16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \s_reg[cur_address][16]_i_3 
       (.CI(\s_reg[cur_address][15]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_s_reg[cur_address][16]_i_3_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s_reg[cur_address][16]_i_3_O_UNCONNECTED [7:1],in61[16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\s_reg[cur_address][16]_0 [16]}));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_address][1] 
       (.C(clk_in),
        .CE(\s[cur_address][16]_i_1_n_0 ),
        .D(\s_reg[cur_address][16]_1 [1]),
        .Q(\s_reg[cur_address][16]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_address][2] 
       (.C(clk_in),
        .CE(\s[cur_address][16]_i_1_n_0 ),
        .D(\s_reg[cur_address][16]_1 [2]),
        .Q(\s_reg[cur_address][16]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_address][3] 
       (.C(clk_in),
        .CE(\s[cur_address][16]_i_1_n_0 ),
        .D(\s_reg[cur_address][16]_1 [3]),
        .Q(\s_reg[cur_address][16]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_address][4] 
       (.C(clk_in),
        .CE(\s[cur_address][16]_i_1_n_0 ),
        .D(\s_reg[cur_address][16]_1 [4]),
        .Q(\s_reg[cur_address][16]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_address][5] 
       (.C(clk_in),
        .CE(\s[cur_address][16]_i_1_n_0 ),
        .D(\s_reg[cur_address][16]_1 [5]),
        .Q(\s_reg[cur_address][16]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_address][6] 
       (.C(clk_in),
        .CE(\s[cur_address][16]_i_1_n_0 ),
        .D(\s_reg[cur_address][16]_1 [6]),
        .Q(\s_reg[cur_address][16]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_address][7] 
       (.C(clk_in),
        .CE(\s[cur_address][16]_i_1_n_0 ),
        .D(\s_reg[cur_address][16]_1 [7]),
        .Q(\s_reg[cur_address][16]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \s_reg[cur_address][7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\s_reg[cur_address][7]_i_2_n_0 ,\s_reg[cur_address][7]_i_2_n_1 ,\s_reg[cur_address][7]_i_2_n_2 ,\s_reg[cur_address][7]_i_2_n_3 ,\s_reg[cur_address][7]_i_2_n_4 ,\s_reg[cur_address][7]_i_2_n_5 ,\s_reg[cur_address][7]_i_2_n_6 ,\s_reg[cur_address][7]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\s_reg[cur_address][16]_0 [1],1'b0}),
        .O(in61[7:0]),
        .S({\s_reg[cur_address][16]_0 [7:2],\s[cur_address][7]_i_3_n_0 ,\s_reg[cur_address][16]_0 [0]}));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_address][8] 
       (.C(clk_in),
        .CE(\s[cur_address][16]_i_1_n_0 ),
        .D(\s_reg[cur_address][16]_1 [8]),
        .Q(\s_reg[cur_address][16]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[cur_address][9] 
       (.C(clk_in),
        .CE(\s[cur_address][16]_i_1_n_0 ),
        .D(\s_reg[cur_address][16]_1 [9]),
        .Q(\s_reg[cur_address][16]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\a[drd] ),
        .Q(\s_reg[drd]__0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_address][0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[drd_address][0]_i_1_n_0 ),
        .Q(\s_reg[drd_address_n_0_][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_address][10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[drd_address][10]_i_1_n_0 ),
        .Q(p_0_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_address][11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[drd_address][11]_i_1_n_0 ),
        .Q(p_0_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_address][12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[drd_address][12]_i_1_n_0 ),
        .Q(p_0_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_address][13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[drd_address][13]_i_1_n_0 ),
        .Q(p_0_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_address][14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[drd_address][14]_i_1_n_0 ),
        .Q(p_0_in[12]),
        .R(1'b0));
  CARRY8 \s_reg[drd_address][14]_i_2 
       (.CI(\s_reg[drd_address][7]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_s_reg[drd_address][14]_i_2_CO_UNCONNECTED [7:6],\s_reg[drd_address][14]_i_2_n_2 ,\s_reg[drd_address][14]_i_2_n_3 ,\s_reg[drd_address][14]_i_2_n_4 ,\s_reg[drd_address][14]_i_2_n_5 ,\s_reg[drd_address][14]_i_2_n_6 ,\s_reg[drd_address][14]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s_reg[drd_address][14]_i_2_O_UNCONNECTED [7],in63[14:8]}),
        .S({1'b0,p_0_in[12:6]}));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_address][1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[drd_address][1]_i_1_n_0 ),
        .Q(\s_reg[drd_address_n_0_][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_address][2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[drd_address][2]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_address][3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[drd_address][3]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_address][4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[drd_address][4]_i_1_n_0 ),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_address][5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[drd_address][5]_i_1_n_0 ),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_address][6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[drd_address][6]_i_1_n_0 ),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_address][7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[drd_address][7]_i_1_n_0 ),
        .Q(p_0_in[5]),
        .R(1'b0));
  CARRY8 \s_reg[drd_address][7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\s_reg[drd_address][7]_i_2_n_0 ,\s_reg[drd_address][7]_i_2_n_1 ,\s_reg[drd_address][7]_i_2_n_2 ,\s_reg[drd_address][7]_i_2_n_3 ,\s_reg[drd_address][7]_i_2_n_4 ,\s_reg[drd_address][7]_i_2_n_5 ,\s_reg[drd_address][7]_i_2_n_6 ,\s_reg[drd_address][7]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\s_reg[drd_address_n_0_][1] ,1'b0}),
        .O(in63[7:0]),
        .S({p_0_in[5:0],\s[drd_address][7]_i_3_n_0 ,\s_reg[drd_address_n_0_][0] }));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_address][8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[drd_address][8]_i_1_n_0 ),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_address][9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[drd_address][9]_i_1_n_0 ),
        .Q(p_0_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [0]),
        .Q(\s_reg[drd_rdata] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [10]),
        .Q(\s_reg[drd_rdata] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [11]),
        .Q(\s_reg[drd_rdata] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [12]),
        .Q(\s_reg[drd_rdata] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [13]),
        .Q(\s_reg[drd_rdata] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [14]),
        .Q(\s_reg[drd_rdata] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [15]),
        .Q(\s_reg[drd_rdata] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [16]),
        .Q(\s_reg[drd_rdata] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][17] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [17]),
        .Q(\s_reg[drd_rdata] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][18] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [18]),
        .Q(\s_reg[drd_rdata] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][19] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [19]),
        .Q(\s_reg[drd_rdata] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [1]),
        .Q(\s_reg[drd_rdata] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][20] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [20]),
        .Q(\s_reg[drd_rdata] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][21] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [21]),
        .Q(\s_reg[drd_rdata] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][22] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [22]),
        .Q(\s_reg[drd_rdata] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][23] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [23]),
        .Q(\s_reg[drd_rdata] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][24] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [24]),
        .Q(\s_reg[drd_rdata] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][25] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [25]),
        .Q(\s_reg[drd_rdata] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][26] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [26]),
        .Q(\s_reg[drd_rdata] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][27] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [27]),
        .Q(\s_reg[drd_rdata] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][28] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [28]),
        .Q(\s_reg[drd_rdata] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][29] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [29]),
        .Q(\s_reg[drd_rdata] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [2]),
        .Q(\s_reg[drd_rdata] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][30] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [30]),
        .Q(\s_reg[drd_rdata] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][31] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [31]),
        .Q(\s_reg[drd_rdata] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [3]),
        .Q(\s_reg[drd_rdata] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [4]),
        .Q(\s_reg[drd_rdata] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [5]),
        .Q(\s_reg[drd_rdata] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [6]),
        .Q(\s_reg[drd_rdata] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [7]),
        .Q(\s_reg[drd_rdata] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [8]),
        .Q(\s_reg[drd_rdata] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[drd_rdata][9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s_reg[drd_rdata][31]_0 [9]),
        .Q(\s_reg[drd_rdata] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[keepalive] 
       (.C(clk_in),
        .CE(Q[0]),
        .D(\packet_req[send_keepalive] ),
        .Q(\packet_done[keepalive] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[packet_count][0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\s_reg[packet_count] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[packet_count][1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\s_reg[packet_count] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[packet_count][2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\s_reg[packet_count] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[packet_count][3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\s_reg[packet_count] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[packet_count][4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp[4]),
        .Q(\s_reg[packet_count] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[packet_count][5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp[5]),
        .Q(\s_reg[packet_count] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[packet_count][6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp[6]),
        .Q(\s_reg[packet_count] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[packet_count][7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp[7]),
        .Q(\s_reg[packet_count] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[payload_len][0] 
       (.C(clk_in),
        .CE(\s[payload_len][10]_i_1_n_0 ),
        .D(\s[payload_len][0]_i_1_n_0 ),
        .Q(\s_reg[payload_len] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[payload_len][10] 
       (.C(clk_in),
        .CE(\s[payload_len][10]_i_1_n_0 ),
        .D(\s[payload_len][10]_i_2_n_0 ),
        .Q(\s_reg[payload_len][10]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[payload_len][1] 
       (.C(clk_in),
        .CE(\s[payload_len][10]_i_1_n_0 ),
        .D(\s[payload_len][1]_i_1_n_0 ),
        .Q(\s_reg[payload_len] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[payload_len][2] 
       (.C(clk_in),
        .CE(\s[payload_len][10]_i_1_n_0 ),
        .D(\s[payload_len][2]_i_1_n_0 ),
        .Q(\s_reg[payload_len][10]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[payload_len][3] 
       (.C(clk_in),
        .CE(\s[payload_len][10]_i_1_n_0 ),
        .D(\s[payload_len][3]_i_1_n_0 ),
        .Q(\s_reg[payload_len][10]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[payload_len][4] 
       (.C(clk_in),
        .CE(\s[payload_len][10]_i_1_n_0 ),
        .D(\s[payload_len][4]_i_1_n_0 ),
        .Q(\s_reg[payload_len][10]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[payload_len][5] 
       (.C(clk_in),
        .CE(\s[payload_len][10]_i_1_n_0 ),
        .D(\s[payload_len][5]_i_1_n_0 ),
        .Q(\s_reg[payload_len][10]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[payload_len][6] 
       (.C(clk_in),
        .CE(\s[payload_len][10]_i_1_n_0 ),
        .D(\s[payload_len][6]_i_1_n_0 ),
        .Q(\s_reg[payload_len][10]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[payload_len][7] 
       (.C(clk_in),
        .CE(\s[payload_len][10]_i_1_n_0 ),
        .D(\s[payload_len][7]_i_1_n_0 ),
        .Q(\s_reg[payload_len][10]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[payload_len][8] 
       (.C(clk_in),
        .CE(\s[payload_len][10]_i_1_n_0 ),
        .D(\s[payload_len][8]_i_1_n_0 ),
        .Q(\s_reg[payload_len][10]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[payload_len][9] 
       (.C(clk_in),
        .CE(\s[payload_len][10]_i_1_n_0 ),
        .D(\s[payload_len][9]_i_1_n_0 ),
        .Q(\s_reg[payload_len][10]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[payload_limited] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[payload_limited]_i_1_n_0 ),
        .Q(\packet_done[payload_limited] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[repeat] 
       (.C(clk_in),
        .CE(Q[0]),
        .D(\packet_req[send_repeat] ),
        .Q(\packet_done[repeated] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__0[0]),
        .Q(\s_reg[wcksum_n_0_][0] ),
        .R(\s[wcksum][3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[wcksum][10]_i_1_n_0 ),
        .Q(\s_reg[wcksum_n_0_][10] ),
        .R(\a[cipcksum] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[wcksum][11]_i_1_n_0 ),
        .Q(\s_reg[wcksum_n_0_][11] ),
        .R(\a[cipcksum] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[wcksum][12]_i_1_n_0 ),
        .Q(\s_reg[wcksum_n_0_][12] ),
        .R(\a[cipcksum] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[wcksum][13]_i_1_n_0 ),
        .Q(\s_reg[wcksum_n_0_][13] ),
        .R(\a[cipcksum] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[wcksum][14]_i_1_n_0 ),
        .Q(\s_reg[wcksum_n_0_][14] ),
        .R(\a[cipcksum] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[wcksum][15]_i_1_n_0 ),
        .Q(\s_reg[wcksum_n_0_][15] ),
        .R(\a[cipcksum] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \s_reg[wcksum][15]_i_2 
       (.CI(\s_reg[wcksum][3]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\s_reg[wcksum][15]_i_2_n_0 ,\s_reg[wcksum][15]_i_2_n_1 ,\s_reg[wcksum][15]_i_2_n_2 ,\s_reg[wcksum][15]_i_2_n_3 ,\s_reg[wcksum][15]_i_2_n_4 ,\s_reg[wcksum][15]_i_2_n_5 ,\s_reg[wcksum][15]_i_2_n_6 ,\s_reg[wcksum][15]_i_2_n_7 }),
        .DI({\keep_wcksum_reg[15]_i_2_n_8 ,\keep_wcksum_reg[15]_i_2_n_9 ,\keep_wcksum_reg[15]_i_2_n_10 ,\keep_wcksum_reg[15]_i_2_n_11 ,\keep_wcksum_reg[15]_i_2_n_12 ,\keep_wcksum_reg[15]_i_2_n_13 ,\keep_wcksum_reg[15]_i_2_n_14 ,\keep_wcksum_reg[15]_i_2_n_15 }),
        .O(plusOp__0[15:8]),
        .S({\s[wcksum][15]_i_3__0_n_0 ,\s[wcksum][15]_i_4__0_n_0 ,\s[wcksum][15]_i_5__0_n_0 ,\s[wcksum][15]_i_6__0_n_0 ,\s[wcksum][15]_i_7__0_n_0 ,\s[wcksum][15]_i_8__0_n_0 ,\s[wcksum][15]_i_9__0_n_0 ,\s[wcksum][15]_i_10__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[wcksum][16]_i_1_n_0 ),
        .Q(R),
        .R(\a[cipcksum] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \s_reg[wcksum][16]_i_2 
       (.CI(\s_reg[wcksum][15]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_s_reg[wcksum][16]_i_2_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_s_reg[wcksum][16]_i_2_O_UNCONNECTED [7:1],plusOp__0[16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\s_reg[wcksum][16]_i_3__1_n_7 }));
  CARRY8 \s_reg[wcksum][16]_i_3__1 
       (.CI(\keep_wcksum_reg[15]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_s_reg[wcksum][16]_i_3__1_CO_UNCONNECTED [7:1],\s_reg[wcksum][16]_i_3__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s_reg[wcksum][16]_i_3__1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__0[1]),
        .Q(\s_reg[wcksum_n_0_][1] ),
        .R(\s[wcksum][3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__0[2]),
        .Q(\s_reg[wcksum_n_0_][2] ),
        .R(\s[wcksum][3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(plusOp__0[3]),
        .Q(\s_reg[wcksum_n_0_][3] ),
        .R(\s[wcksum][3]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \s_reg[wcksum][3]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\s_reg[wcksum][3]_i_2_n_0 ,\s_reg[wcksum][3]_i_2_n_1 ,\s_reg[wcksum][3]_i_2_n_2 ,\s_reg[wcksum][3]_i_2_n_3 ,\s_reg[wcksum][3]_i_2_n_4 ,\s_reg[wcksum][3]_i_2_n_5 ,\s_reg[wcksum][3]_i_2_n_6 ,\s_reg[wcksum][3]_i_2_n_7 }),
        .DI({\s_reg[wcksum][3]_i_3_n_8 ,\s_reg[wcksum][3]_i_3_n_9 ,\s_reg[wcksum][3]_i_3_n_10 ,\s_reg[wcksum][3]_i_3_n_11 ,\s_reg[wcksum][3]_i_3_n_12 ,\s_reg[wcksum][3]_i_3_n_13 ,\s_reg[wcksum][3]_i_3_n_14 ,\s_reg[wcksum][3]_i_3_n_15 }),
        .O(plusOp__0[7:0]),
        .S({\s[wcksum][3]_i_4_n_0 ,\s[wcksum][3]_i_5_n_0 ,\s[wcksum][3]_i_6_n_0 ,\s[wcksum][3]_i_7_n_0 ,\s[wcksum][3]_i_8_n_0 ,\s[wcksum][3]_i_9_n_0 ,\s[wcksum][3]_i_10_n_0 ,\s[wcksum][3]_i_11_n_0 }));
  CARRY8 \s_reg[wcksum][3]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\s_reg[wcksum][3]_i_3_n_0 ,\s_reg[wcksum][3]_i_3_n_1 ,\s_reg[wcksum][3]_i_3_n_2 ,\s_reg[wcksum][3]_i_3_n_3 ,\s_reg[wcksum][3]_i_3_n_4 ,\s_reg[wcksum][3]_i_3_n_5 ,\s_reg[wcksum][3]_i_3_n_6 ,\s_reg[wcksum][3]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\s_reg[wcksum_n_0_][0] }),
        .O({\s_reg[wcksum][3]_i_3_n_8 ,\s_reg[wcksum][3]_i_3_n_9 ,\s_reg[wcksum][3]_i_3_n_10 ,\s_reg[wcksum][3]_i_3_n_11 ,\s_reg[wcksum][3]_i_3_n_12 ,\s_reg[wcksum][3]_i_3_n_13 ,\s_reg[wcksum][3]_i_3_n_14 ,\s_reg[wcksum][3]_i_3_n_15 }),
        .S({\s_reg[wcksum_n_0_][7] ,\s_reg[wcksum_n_0_][6] ,\s_reg[wcksum_n_0_][5] ,\s_reg[wcksum_n_0_][4] ,\s_reg[wcksum_n_0_][3] ,\s_reg[wcksum_n_0_][2] ,\s_reg[wcksum_n_0_][1] ,\s[wcksum][3]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[wcksum][4]_i_1_n_0 ),
        .Q(\s_reg[wcksum_n_0_][4] ),
        .R(\a[cipcksum] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[wcksum][5]_i_1_n_0 ),
        .Q(\s_reg[wcksum_n_0_][5] ),
        .R(\a[cipcksum] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[wcksum][6]_i_1_n_0 ),
        .Q(\s_reg[wcksum_n_0_][6] ),
        .R(\a[cipcksum] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[wcksum][7]_i_1_n_0 ),
        .Q(\s_reg[wcksum_n_0_][7] ),
        .R(\a[cipcksum] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[wcksum][8]_i_1_n_0 ),
        .Q(\s_reg[wcksum_n_0_][8] ),
        .R(\a[cipcksum] ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[wcksum][9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\s[wcksum][9]_i_1_n_0 ),
        .Q(\s_reg[wcksum_n_0_][9] ),
        .R(\a[cipcksum] ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \s_stat[max_sent][16]_i_1 
       (.I0(\packet_done[done] ),
        .I1(\info_counts_reg[did_keepalive] [0]),
        .I2(\info_counts_reg[did_keepalive] [1]),
        .I3(\packet_done[repeated] ),
        .O(\s_stat[max_sent] ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_stat[words][10]_i_1__4 
       (.I0(cur_tcp_prep),
        .I1(Q[4]),
        .O(cur_tcp_prep_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_stat[words][10]_i_1__5 
       (.I0(Q[4]),
        .I1(cur_tcp_prep),
        .O(E));
  FDRE window_left_negative_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(x_window_left_negative),
        .Q(window_left_negative),
        .R(1'b0));
  FDRE \window_left_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\x_window_left_reg_n_0_[0] ),
        .Q(window_left[0]),
        .R(1'b0));
  FDRE \window_left_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\x_window_left_reg_n_0_[10] ),
        .Q(window_left[10]),
        .R(1'b0));
  FDRE \window_left_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\x_window_left_reg_n_0_[1] ),
        .Q(window_left[1]),
        .R(1'b0));
  FDRE \window_left_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\x_window_left_reg_n_0_[2] ),
        .Q(window_left[2]),
        .R(1'b0));
  FDRE \window_left_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\x_window_left_reg_n_0_[3] ),
        .Q(window_left[3]),
        .R(1'b0));
  FDRE \window_left_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\x_window_left_reg_n_0_[4] ),
        .Q(window_left[4]),
        .R(1'b0));
  FDRE \window_left_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\x_window_left_reg_n_0_[5] ),
        .Q(window_left[5]),
        .R(1'b0));
  FDRE \window_left_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\x_window_left_reg_n_0_[6] ),
        .Q(window_left[6]),
        .R(1'b0));
  FDRE \window_left_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\x_window_left_reg_n_0_[7] ),
        .Q(window_left[7]),
        .R(1'b0));
  FDRE \window_left_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\x_window_left_reg_n_0_[8] ),
        .Q(window_left[8]),
        .R(1'b0));
  FDRE \window_left_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\x_window_left_reg_n_0_[9] ),
        .Q(window_left[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \x_window_left[16]_i_2 
       (.I0(\packet_done[repeated] ),
        .O(\s_reg[repeat]_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \x_window_left[7]_i_10 
       (.I0(\astat[cur_off] ),
        .I1(\packet_done[repeated] ),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    \x_window_left[7]_i_2 
       (.I0(\packet_done[repeated] ),
        .O(\s_reg[repeat]_1 ));
  FDRE \x_window_left_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[0]),
        .Q(\x_window_left_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \x_window_left_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[10]),
        .Q(\x_window_left_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \x_window_left_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[11]),
        .Q(\x_window_left_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \x_window_left_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[12]),
        .Q(\x_window_left_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \x_window_left_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[13]),
        .Q(\x_window_left_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \x_window_left_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[14]),
        .Q(\x_window_left_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \x_window_left_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[15]),
        .Q(\x_window_left_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \x_window_left_reg[16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[16]),
        .Q(x_window_left_negative),
        .R(1'b0));
  FDRE \x_window_left_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[1]),
        .Q(\x_window_left_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \x_window_left_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[2]),
        .Q(\x_window_left_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \x_window_left_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[3]),
        .Q(\x_window_left_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \x_window_left_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[4]),
        .Q(\x_window_left_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \x_window_left_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[5]),
        .Q(\x_window_left_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \x_window_left_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[6]),
        .Q(\x_window_left_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \x_window_left_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[7]),
        .Q(\x_window_left_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \x_window_left_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[8]),
        .Q(\x_window_left_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \x_window_left_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(D[9]),
        .Q(\x_window_left_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fnet_test_datagen" *) 
module top_block_fakernet_top_0_0_fnet_test_datagen
   (lcl_datagen_write,
    reset_prev,
    lcl_datagen_commit,
    D,
    \lcl_datagen_offset_reg[7]_0 ,
    \lcl_datagen_word_reg[31]_0 ,
    Q,
    \xor_state_reg[47]_0 ,
    \xor_state_reg[44]_0 ,
    \commit_len_reg[5]_0 ,
    chance_ok_reg_0,
    clk_in,
    tcp_reset,
    tc_do_lcl_datagen,
    tc_lcl_datagen_len_mask,
    tc_lcl_datagen_chance,
    user_data_free,
    CO,
    tc_lcl_datagen_mark,
    E);
  output lcl_datagen_write;
  output reset_prev;
  output lcl_datagen_commit;
  output [5:0]D;
  output [7:0]\lcl_datagen_offset_reg[7]_0 ;
  output [31:0]\lcl_datagen_word_reg[31]_0 ;
  output [31:0]Q;
  output \xor_state_reg[47]_0 ;
  output \xor_state_reg[44]_0 ;
  output [5:0]\commit_len_reg[5]_0 ;
  input chance_ok_reg_0;
  input clk_in;
  input tcp_reset;
  input tc_do_lcl_datagen;
  input [5:0]tc_lcl_datagen_len_mask;
  input [15:0]tc_lcl_datagen_chance;
  input user_data_free;
  input [0:0]CO;
  input [3:0]tc_lcl_datagen_mark;
  input [0:0]E;

  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire chance_ok;
  wire chance_ok_i_38_n_0;
  wire chance_ok_i_39_n_0;
  wire chance_ok_i_40_n_0;
  wire chance_ok_i_41_n_0;
  wire chance_ok_reg_0;
  wire clk_in;
  wire \commit_len[0]_i_1_n_0 ;
  wire \commit_len[1]_i_1_n_0 ;
  wire \commit_len[2]_i_1_n_0 ;
  wire \commit_len[3]_i_1_n_0 ;
  wire \commit_len[4]_i_1_n_0 ;
  wire \commit_len[5]_i_1_n_0 ;
  wire [5:0]\commit_len_reg[5]_0 ;
  wire \commit_no[7]_i_2_n_0 ;
  wire [7:0]commit_no_reg;
  wire [7:0]data_avail;
  wire \data_avail[7]_i_10_n_0 ;
  wire \data_avail[7]_i_11_n_0 ;
  wire \data_avail[7]_i_1_n_0 ;
  wire \data_avail[7]_i_3_n_0 ;
  wire \data_avail[7]_i_4_n_0 ;
  wire \data_avail[7]_i_5_n_0 ;
  wire \data_avail[7]_i_6_n_0 ;
  wire \data_avail[7]_i_7_n_0 ;
  wire \data_avail[7]_i_8_n_0 ;
  wire \data_avail[7]_i_9_n_0 ;
  wire \data_avail_reg[7]_i_2_n_1 ;
  wire \data_avail_reg[7]_i_2_n_2 ;
  wire \data_avail_reg[7]_i_2_n_3 ;
  wire \data_avail_reg[7]_i_2_n_4 ;
  wire \data_avail_reg[7]_i_2_n_5 ;
  wire \data_avail_reg[7]_i_2_n_6 ;
  wire \data_avail_reg[7]_i_2_n_7 ;
  wire \data_avail_reg_n_0_[0] ;
  wire \data_avail_reg_n_0_[1] ;
  wire \data_avail_reg_n_0_[2] ;
  wire \data_avail_reg_n_0_[3] ;
  wire \data_avail_reg_n_0_[4] ;
  wire \data_avail_reg_n_0_[5] ;
  wire \data_avail_reg_n_0_[6] ;
  wire \data_avail_reg_n_0_[7] ;
  wire data_commit;
  wire data_commit0;
  wire [5:0]data_commit_len;
  wire data_count;
  wire [15:0]data_count_reg;
  wire \data_count_reg[15]_i_2_n_2 ;
  wire \data_count_reg[15]_i_2_n_3 ;
  wire \data_count_reg[15]_i_2_n_4 ;
  wire \data_count_reg[15]_i_2_n_5 ;
  wire \data_count_reg[15]_i_2_n_6 ;
  wire \data_count_reg[15]_i_2_n_7 ;
  wire \data_count_reg[8]_i_1_n_0 ;
  wire \data_count_reg[8]_i_1_n_1 ;
  wire \data_count_reg[8]_i_1_n_2 ;
  wire \data_count_reg[8]_i_1_n_3 ;
  wire \data_count_reg[8]_i_1_n_4 ;
  wire \data_count_reg[8]_i_1_n_5 ;
  wire \data_count_reg[8]_i_1_n_6 ;
  wire \data_count_reg[8]_i_1_n_7 ;
  wire [7:0]data_offset;
  wire [31:0]data_word;
  wire \data_word[0]_i_1_n_0 ;
  wire \data_word[10]_i_1_n_0 ;
  wire \data_word[11]_i_1_n_0 ;
  wire \data_word[12]_i_1_n_0 ;
  wire \data_word[13]_i_1_n_0 ;
  wire \data_word[16]_i_1_n_0 ;
  wire \data_word[17]_i_1_n_0 ;
  wire \data_word[18]_i_1_n_0 ;
  wire \data_word[19]_i_1_n_0 ;
  wire \data_word[1]_i_1_n_0 ;
  wire \data_word[20]_i_1_n_0 ;
  wire \data_word[21]_i_1_n_0 ;
  wire \data_word[22]_i_1_n_0 ;
  wire \data_word[23]_i_1_n_0 ;
  wire \data_word[2]_i_1_n_0 ;
  wire \data_word[3]_i_1_n_0 ;
  wire \data_word[4]_i_1_n_0 ;
  wire \data_word[5]_i_1_n_0 ;
  wire \data_word[6]_i_1_n_0 ;
  wire \data_word[7]_i_1_n_0 ;
  wire \data_word[8]_i_1_n_0 ;
  wire \data_word[9]_i_1_n_0 ;
  wire data_write;
  wire data_write0;
  wire data_write_i_15_n_0;
  wire data_write_i_16_n_0;
  wire data_write_i_17_n_0;
  wire data_write_i_18_n_0;
  wire data_write_i_19_n_0;
  wire data_write_i_20_n_0;
  wire data_write_i_21_n_0;
  wire data_write_i_22_n_0;
  wire data_write_i_6_n_0;
  wire data_write_reg_i_5_n_4;
  wire data_write_reg_i_5_n_5;
  wire data_write_reg_i_5_n_6;
  wire data_write_reg_i_5_n_7;
  wire lcl_datagen_commit;
  wire [5:0]lcl_datagen_commit_len;
  wire [7:0]lcl_datagen_offset;
  wire [7:0]\lcl_datagen_offset_reg[7]_0 ;
  wire [31:0]lcl_datagen_word;
  wire [31:0]\lcl_datagen_word_reg[31]_0 ;
  wire lcl_datagen_write;
  wire neqOp0_in;
  wire [52:42]p_0_in;
  wire [16:16]p_0_out;
  wire [10:0]p_1_in;
  wire [32:29]p_1_in__0;
  wire [15:1]plusOp;
  wire [3:0]plusOp__0;
  wire [7:0]plusOp__1;
  wire [5:0]prev_commit_len;
  wire [3:0]reset_count_reg;
  wire reset_prev;
  wire tc_do_lcl_datagen;
  wire [15:0]tc_lcl_datagen_chance;
  wire [5:0]tc_lcl_datagen_len_mask;
  wire [3:0]tc_lcl_datagen_mark;
  wire tcp_reset;
  wire user_data_free;
  wire [63:11]xor_state3;
  wire \xor_state_reg[44]_0 ;
  wire \xor_state_reg[47]_0 ;
  wire \xor_state_reg_n_0_[0] ;
  wire \xor_state_reg_n_0_[10] ;
  wire \xor_state_reg_n_0_[11] ;
  wire \xor_state_reg_n_0_[12] ;
  wire \xor_state_reg_n_0_[13] ;
  wire \xor_state_reg_n_0_[14] ;
  wire \xor_state_reg_n_0_[15] ;
  wire \xor_state_reg_n_0_[1] ;
  wire \xor_state_reg_n_0_[2] ;
  wire \xor_state_reg_n_0_[3] ;
  wire \xor_state_reg_n_0_[48] ;
  wire \xor_state_reg_n_0_[49] ;
  wire \xor_state_reg_n_0_[4] ;
  wire \xor_state_reg_n_0_[50] ;
  wire \xor_state_reg_n_0_[51] ;
  wire \xor_state_reg_n_0_[52] ;
  wire \xor_state_reg_n_0_[53] ;
  wire \xor_state_reg_n_0_[54] ;
  wire \xor_state_reg_n_0_[55] ;
  wire \xor_state_reg_n_0_[56] ;
  wire \xor_state_reg_n_0_[57] ;
  wire \xor_state_reg_n_0_[58] ;
  wire \xor_state_reg_n_0_[59] ;
  wire \xor_state_reg_n_0_[5] ;
  wire \xor_state_reg_n_0_[60] ;
  wire \xor_state_reg_n_0_[61] ;
  wire \xor_state_reg_n_0_[62] ;
  wire \xor_state_reg_n_0_[63] ;
  wire \xor_state_reg_n_0_[6] ;
  wire \xor_state_reg_n_0_[7] ;
  wire \xor_state_reg_n_0_[8] ;
  wire \xor_state_reg_n_0_[9] ;
  wire [7:7]\NLW_data_avail_reg[7]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_data_count_reg[15]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_data_count_reg[15]_i_2_O_UNCONNECTED ;
  wire [7:4]NLW_data_write_reg_i_5_CO_UNCONNECTED;
  wire [7:0]NLW_data_write_reg_i_5_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h9009000000009009)) 
    chance_ok_i_38
       (.I0(Q[22]),
        .I1(tc_lcl_datagen_chance[6]),
        .I2(tc_lcl_datagen_chance[8]),
        .I3(Q[24]),
        .I4(tc_lcl_datagen_chance[7]),
        .I5(Q[23]),
        .O(chance_ok_i_38_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    chance_ok_i_39
       (.I0(Q[25]),
        .I1(tc_lcl_datagen_chance[9]),
        .I2(tc_lcl_datagen_chance[11]),
        .I3(Q[27]),
        .I4(tc_lcl_datagen_chance[10]),
        .I5(Q[26]),
        .O(chance_ok_i_39_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    chance_ok_i_4
       (.I0(Q[28]),
        .I1(tc_lcl_datagen_chance[12]),
        .I2(tc_lcl_datagen_chance[14]),
        .I3(Q[30]),
        .I4(tc_lcl_datagen_chance[13]),
        .I5(Q[29]),
        .O(\xor_state_reg[44]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    chance_ok_i_40
       (.I0(Q[16]),
        .I1(tc_lcl_datagen_chance[0]),
        .I2(tc_lcl_datagen_chance[2]),
        .I3(Q[18]),
        .I4(tc_lcl_datagen_chance[1]),
        .I5(Q[17]),
        .O(chance_ok_i_40_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    chance_ok_i_41
       (.I0(Q[19]),
        .I1(tc_lcl_datagen_chance[3]),
        .I2(tc_lcl_datagen_chance[5]),
        .I3(Q[21]),
        .I4(tc_lcl_datagen_chance[4]),
        .I5(Q[20]),
        .O(chance_ok_i_41_n_0));
  LUT6 #(
    .INIT(64'h9000000000000000)) 
    chance_ok_i_5
       (.I0(Q[31]),
        .I1(tc_lcl_datagen_chance[15]),
        .I2(chance_ok_i_38_n_0),
        .I3(chance_ok_i_39_n_0),
        .I4(chance_ok_i_40_n_0),
        .I5(chance_ok_i_41_n_0),
        .O(\xor_state_reg[47]_0 ));
  FDRE chance_ok_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(chance_ok_reg_0),
        .Q(chance_ok),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \commit_len[0]_i_1 
       (.I0(\xor_state_reg_n_0_[0] ),
        .I1(tc_lcl_datagen_len_mask[0]),
        .O(\commit_len[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \commit_len[1]_i_1 
       (.I0(\xor_state_reg_n_0_[1] ),
        .I1(tc_lcl_datagen_len_mask[1]),
        .O(\commit_len[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \commit_len[2]_i_1 
       (.I0(\xor_state_reg_n_0_[2] ),
        .I1(tc_lcl_datagen_len_mask[2]),
        .O(\commit_len[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \commit_len[3]_i_1 
       (.I0(\xor_state_reg_n_0_[3] ),
        .I1(tc_lcl_datagen_len_mask[3]),
        .O(\commit_len[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \commit_len[4]_i_1 
       (.I0(\xor_state_reg_n_0_[4] ),
        .I1(tc_lcl_datagen_len_mask[4]),
        .O(\commit_len[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \commit_len[5]_i_1 
       (.I0(\xor_state_reg_n_0_[5] ),
        .I1(tc_lcl_datagen_len_mask[5]),
        .O(\commit_len[5]_i_1_n_0 ));
  FDRE \commit_len_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\commit_len[0]_i_1_n_0 ),
        .Q(\commit_len_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \commit_len_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\commit_len[1]_i_1_n_0 ),
        .Q(\commit_len_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \commit_len_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\commit_len[2]_i_1_n_0 ),
        .Q(\commit_len_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \commit_len_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\commit_len[3]_i_1_n_0 ),
        .Q(\commit_len_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \commit_len_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\commit_len[4]_i_1_n_0 ),
        .Q(\commit_len_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \commit_len_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\commit_len[5]_i_1_n_0 ),
        .Q(\commit_len_reg[5]_0 [5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \commit_no[0]_i_1 
       (.I0(commit_no_reg[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \commit_no[1]_i_1 
       (.I0(commit_no_reg[0]),
        .I1(commit_no_reg[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \commit_no[2]_i_1 
       (.I0(commit_no_reg[0]),
        .I1(commit_no_reg[1]),
        .I2(commit_no_reg[2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \commit_no[3]_i_1 
       (.I0(commit_no_reg[1]),
        .I1(commit_no_reg[0]),
        .I2(commit_no_reg[2]),
        .I3(commit_no_reg[3]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \commit_no[4]_i_1 
       (.I0(commit_no_reg[2]),
        .I1(commit_no_reg[0]),
        .I2(commit_no_reg[1]),
        .I3(commit_no_reg[3]),
        .I4(commit_no_reg[4]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \commit_no[5]_i_1 
       (.I0(commit_no_reg[3]),
        .I1(commit_no_reg[1]),
        .I2(commit_no_reg[0]),
        .I3(commit_no_reg[2]),
        .I4(commit_no_reg[4]),
        .I5(commit_no_reg[5]),
        .O(plusOp__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \commit_no[6]_i_1 
       (.I0(\commit_no[7]_i_2_n_0 ),
        .I1(commit_no_reg[6]),
        .O(plusOp__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \commit_no[7]_i_1 
       (.I0(\commit_no[7]_i_2_n_0 ),
        .I1(commit_no_reg[6]),
        .I2(commit_no_reg[7]),
        .O(plusOp__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \commit_no[7]_i_2 
       (.I0(commit_no_reg[5]),
        .I1(commit_no_reg[3]),
        .I2(commit_no_reg[1]),
        .I3(commit_no_reg[0]),
        .I4(commit_no_reg[2]),
        .I5(commit_no_reg[4]),
        .O(\commit_no[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \commit_no_reg[0] 
       (.C(clk_in),
        .CE(data_commit0),
        .D(plusOp__1[0]),
        .Q(commit_no_reg[0]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \commit_no_reg[1] 
       (.C(clk_in),
        .CE(data_commit0),
        .D(plusOp__1[1]),
        .Q(commit_no_reg[1]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \commit_no_reg[2] 
       (.C(clk_in),
        .CE(data_commit0),
        .D(plusOp__1[2]),
        .Q(commit_no_reg[2]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \commit_no_reg[3] 
       (.C(clk_in),
        .CE(data_commit0),
        .D(plusOp__1[3]),
        .Q(commit_no_reg[3]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \commit_no_reg[4] 
       (.C(clk_in),
        .CE(data_commit0),
        .D(plusOp__1[4]),
        .Q(commit_no_reg[4]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \commit_no_reg[5] 
       (.C(clk_in),
        .CE(data_commit0),
        .D(plusOp__1[5]),
        .Q(commit_no_reg[5]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \commit_no_reg[6] 
       (.C(clk_in),
        .CE(data_commit0),
        .D(plusOp__1[6]),
        .Q(commit_no_reg[6]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \commit_no_reg[7] 
       (.C(clk_in),
        .CE(data_commit0),
        .D(plusOp__1[7]),
        .Q(commit_no_reg[7]),
        .R(tcp_reset));
  LUT2 #(
    .INIT(4'hE)) 
    \data_avail[7]_i_1 
       (.I0(data_commit0),
        .I1(data_write0),
        .O(\data_avail[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \data_avail[7]_i_10 
       (.I0(\commit_len_reg[5]_0 [1]),
        .I1(data_commit0),
        .I2(\data_avail_reg_n_0_[1] ),
        .O(\data_avail[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \data_avail[7]_i_11 
       (.I0(data_commit0),
        .I1(\commit_len_reg[5]_0 [0]),
        .O(\data_avail[7]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \data_avail[7]_i_3 
       (.I0(\data_avail_reg_n_0_[6] ),
        .O(\data_avail[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_avail[7]_i_4 
       (.I0(\data_avail_reg_n_0_[6] ),
        .I1(\data_avail_reg_n_0_[7] ),
        .O(\data_avail[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data_avail[7]_i_5 
       (.I0(\data_avail_reg_n_0_[6] ),
        .I1(data_commit0),
        .O(\data_avail[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \data_avail[7]_i_6 
       (.I0(\commit_len_reg[5]_0 [5]),
        .I1(data_commit0),
        .I2(\data_avail_reg_n_0_[5] ),
        .O(\data_avail[7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \data_avail[7]_i_7 
       (.I0(\commit_len_reg[5]_0 [4]),
        .I1(data_commit0),
        .I2(\data_avail_reg_n_0_[4] ),
        .O(\data_avail[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \data_avail[7]_i_8 
       (.I0(\commit_len_reg[5]_0 [3]),
        .I1(data_commit0),
        .I2(\data_avail_reg_n_0_[3] ),
        .O(\data_avail[7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \data_avail[7]_i_9 
       (.I0(\commit_len_reg[5]_0 [2]),
        .I1(data_commit0),
        .I2(\data_avail_reg_n_0_[2] ),
        .O(\data_avail[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_avail_reg[0] 
       (.C(clk_in),
        .CE(\data_avail[7]_i_1_n_0 ),
        .D(data_avail[0]),
        .Q(\data_avail_reg_n_0_[0] ),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_avail_reg[1] 
       (.C(clk_in),
        .CE(\data_avail[7]_i_1_n_0 ),
        .D(data_avail[1]),
        .Q(\data_avail_reg_n_0_[1] ),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_avail_reg[2] 
       (.C(clk_in),
        .CE(\data_avail[7]_i_1_n_0 ),
        .D(data_avail[2]),
        .Q(\data_avail_reg_n_0_[2] ),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_avail_reg[3] 
       (.C(clk_in),
        .CE(\data_avail[7]_i_1_n_0 ),
        .D(data_avail[3]),
        .Q(\data_avail_reg_n_0_[3] ),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_avail_reg[4] 
       (.C(clk_in),
        .CE(\data_avail[7]_i_1_n_0 ),
        .D(data_avail[4]),
        .Q(\data_avail_reg_n_0_[4] ),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_avail_reg[5] 
       (.C(clk_in),
        .CE(\data_avail[7]_i_1_n_0 ),
        .D(data_avail[5]),
        .Q(\data_avail_reg_n_0_[5] ),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_avail_reg[6] 
       (.C(clk_in),
        .CE(\data_avail[7]_i_1_n_0 ),
        .D(data_avail[6]),
        .Q(\data_avail_reg_n_0_[6] ),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_avail_reg[7] 
       (.C(clk_in),
        .CE(\data_avail[7]_i_1_n_0 ),
        .D(data_avail[7]),
        .Q(\data_avail_reg_n_0_[7] ),
        .R(tcp_reset));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \data_avail_reg[7]_i_2 
       (.CI(\data_avail_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\NLW_data_avail_reg[7]_i_2_CO_UNCONNECTED [7],\data_avail_reg[7]_i_2_n_1 ,\data_avail_reg[7]_i_2_n_2 ,\data_avail_reg[7]_i_2_n_3 ,\data_avail_reg[7]_i_2_n_4 ,\data_avail_reg[7]_i_2_n_5 ,\data_avail_reg[7]_i_2_n_6 ,\data_avail_reg[7]_i_2_n_7 }),
        .DI({1'b0,\data_avail[7]_i_3_n_0 ,\data_avail_reg_n_0_[5] ,\data_avail_reg_n_0_[4] ,\data_avail_reg_n_0_[3] ,\data_avail_reg_n_0_[2] ,\data_avail_reg_n_0_[1] ,data_commit0}),
        .O(data_avail),
        .S({\data_avail[7]_i_4_n_0 ,\data_avail[7]_i_5_n_0 ,\data_avail[7]_i_6_n_0 ,\data_avail[7]_i_7_n_0 ,\data_avail[7]_i_8_n_0 ,\data_avail[7]_i_9_n_0 ,\data_avail[7]_i_10_n_0 ,\data_avail[7]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \data_commit_len_reg[0] 
       (.C(clk_in),
        .CE(data_commit0),
        .D(\commit_len_reg[5]_0 [0]),
        .Q(data_commit_len[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_commit_len_reg[1] 
       (.C(clk_in),
        .CE(data_commit0),
        .D(\commit_len_reg[5]_0 [1]),
        .Q(data_commit_len[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_commit_len_reg[2] 
       (.C(clk_in),
        .CE(data_commit0),
        .D(\commit_len_reg[5]_0 [2]),
        .Q(data_commit_len[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_commit_len_reg[3] 
       (.C(clk_in),
        .CE(data_commit0),
        .D(\commit_len_reg[5]_0 [3]),
        .Q(data_commit_len[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_commit_len_reg[4] 
       (.C(clk_in),
        .CE(data_commit0),
        .D(\commit_len_reg[5]_0 [4]),
        .Q(data_commit_len[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_commit_len_reg[5] 
       (.C(clk_in),
        .CE(data_commit0),
        .D(\commit_len_reg[5]_0 [5]),
        .Q(data_commit_len[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    data_commit_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(data_commit0),
        .Q(data_commit),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \data_count[0]_i_1 
       (.I0(data_count_reg[0]),
        .O(p_0_out));
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[15]_i_1 
       (.I0(data_write0),
        .I1(data_commit0),
        .O(data_count));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[0] 
       (.C(clk_in),
        .CE(data_count),
        .D(p_0_out),
        .Q(data_count_reg[0]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[10] 
       (.C(clk_in),
        .CE(data_count),
        .D(plusOp[10]),
        .Q(data_count_reg[10]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[11] 
       (.C(clk_in),
        .CE(data_count),
        .D(plusOp[11]),
        .Q(data_count_reg[11]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[12] 
       (.C(clk_in),
        .CE(data_count),
        .D(plusOp[12]),
        .Q(data_count_reg[12]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[13] 
       (.C(clk_in),
        .CE(data_count),
        .D(plusOp[13]),
        .Q(data_count_reg[13]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[14] 
       (.C(clk_in),
        .CE(data_count),
        .D(plusOp[14]),
        .Q(data_count_reg[14]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[15] 
       (.C(clk_in),
        .CE(data_count),
        .D(plusOp[15]),
        .Q(data_count_reg[15]),
        .R(tcp_reset));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \data_count_reg[15]_i_2 
       (.CI(\data_count_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_data_count_reg[15]_i_2_CO_UNCONNECTED [7:6],\data_count_reg[15]_i_2_n_2 ,\data_count_reg[15]_i_2_n_3 ,\data_count_reg[15]_i_2_n_4 ,\data_count_reg[15]_i_2_n_5 ,\data_count_reg[15]_i_2_n_6 ,\data_count_reg[15]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_data_count_reg[15]_i_2_O_UNCONNECTED [7],plusOp[15:9]}),
        .S({1'b0,data_count_reg[15:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[1] 
       (.C(clk_in),
        .CE(data_count),
        .D(plusOp[1]),
        .Q(data_count_reg[1]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[2] 
       (.C(clk_in),
        .CE(data_count),
        .D(plusOp[2]),
        .Q(data_count_reg[2]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[3] 
       (.C(clk_in),
        .CE(data_count),
        .D(plusOp[3]),
        .Q(data_count_reg[3]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[4] 
       (.C(clk_in),
        .CE(data_count),
        .D(plusOp[4]),
        .Q(data_count_reg[4]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[5] 
       (.C(clk_in),
        .CE(data_count),
        .D(plusOp[5]),
        .Q(data_count_reg[5]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[6] 
       (.C(clk_in),
        .CE(data_count),
        .D(plusOp[6]),
        .Q(data_count_reg[6]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[7] 
       (.C(clk_in),
        .CE(data_count),
        .D(plusOp[7]),
        .Q(data_count_reg[7]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[8] 
       (.C(clk_in),
        .CE(data_count),
        .D(plusOp[8]),
        .Q(data_count_reg[8]),
        .R(tcp_reset));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \data_count_reg[8]_i_1 
       (.CI(data_count_reg[0]),
        .CI_TOP(1'b0),
        .CO({\data_count_reg[8]_i_1_n_0 ,\data_count_reg[8]_i_1_n_1 ,\data_count_reg[8]_i_1_n_2 ,\data_count_reg[8]_i_1_n_3 ,\data_count_reg[8]_i_1_n_4 ,\data_count_reg[8]_i_1_n_5 ,\data_count_reg[8]_i_1_n_6 ,\data_count_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:1]),
        .S(data_count_reg[8:1]));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[9] 
       (.C(clk_in),
        .CE(data_count),
        .D(plusOp[9]),
        .Q(data_count_reg[9]),
        .R(tcp_reset));
  FDRE #(
    .INIT(1'b0)) 
    \data_offset_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_avail_reg_n_0_[0] ),
        .Q(data_offset[0]),
        .R(data_commit0));
  FDRE #(
    .INIT(1'b0)) 
    \data_offset_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_avail_reg_n_0_[1] ),
        .Q(data_offset[1]),
        .R(data_commit0));
  FDRE #(
    .INIT(1'b0)) 
    \data_offset_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_avail_reg_n_0_[2] ),
        .Q(data_offset[2]),
        .R(data_commit0));
  FDRE #(
    .INIT(1'b0)) 
    \data_offset_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_avail_reg_n_0_[3] ),
        .Q(data_offset[3]),
        .R(data_commit0));
  FDRE #(
    .INIT(1'b0)) 
    \data_offset_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_avail_reg_n_0_[4] ),
        .Q(data_offset[4]),
        .R(data_commit0));
  FDRE #(
    .INIT(1'b0)) 
    \data_offset_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_avail_reg_n_0_[5] ),
        .Q(data_offset[5]),
        .R(data_commit0));
  FDRE #(
    .INIT(1'b0)) 
    \data_offset_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_avail_reg_n_0_[6] ),
        .Q(data_offset[6]),
        .R(data_commit0));
  FDRE #(
    .INIT(1'b0)) 
    \data_offset_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_avail_reg_n_0_[7] ),
        .Q(data_offset[7]),
        .R(data_commit0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data_pre_len[0]_i_1 
       (.I0(lcl_datagen_commit_len[0]),
        .I1(tc_do_lcl_datagen),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_len[1]_i_1 
       (.I0(lcl_datagen_commit_len[1]),
        .I1(tc_do_lcl_datagen),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_len[2]_i_1 
       (.I0(lcl_datagen_commit_len[2]),
        .I1(tc_do_lcl_datagen),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_len[3]_i_1 
       (.I0(lcl_datagen_commit_len[3]),
        .I1(tc_do_lcl_datagen),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_len[4]_i_1 
       (.I0(lcl_datagen_commit_len[4]),
        .I1(tc_do_lcl_datagen),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_len[5]_i_1 
       (.I0(lcl_datagen_commit_len[5]),
        .I1(tc_do_lcl_datagen),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_offset[0]_i_1 
       (.I0(lcl_datagen_offset[0]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_offset_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_offset[1]_i_1 
       (.I0(lcl_datagen_offset[1]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_offset_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_offset[2]_i_1 
       (.I0(lcl_datagen_offset[2]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_offset_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_offset[3]_i_1 
       (.I0(lcl_datagen_offset[3]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_offset_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_offset[4]_i_1 
       (.I0(lcl_datagen_offset[4]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_offset_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_offset[5]_i_1 
       (.I0(lcl_datagen_offset[5]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_offset_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_offset[6]_i_1 
       (.I0(lcl_datagen_offset[6]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_offset_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_offset[7]_i_1 
       (.I0(lcl_datagen_offset[7]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_offset_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[0]_i_1 
       (.I0(lcl_datagen_word[0]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[10]_i_1 
       (.I0(lcl_datagen_word[10]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[11]_i_1 
       (.I0(lcl_datagen_word[11]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[12]_i_1 
       (.I0(lcl_datagen_word[12]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[13]_i_1 
       (.I0(lcl_datagen_word[13]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[14]_i_1 
       (.I0(lcl_datagen_word[14]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[15]_i_1 
       (.I0(lcl_datagen_word[15]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[16]_i_1 
       (.I0(lcl_datagen_word[16]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[17]_i_1 
       (.I0(lcl_datagen_word[17]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[18]_i_1 
       (.I0(lcl_datagen_word[18]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[19]_i_1 
       (.I0(lcl_datagen_word[19]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[1]_i_1 
       (.I0(lcl_datagen_word[1]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[20]_i_1 
       (.I0(lcl_datagen_word[20]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[21]_i_1 
       (.I0(lcl_datagen_word[21]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[22]_i_1 
       (.I0(lcl_datagen_word[22]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[23]_i_1 
       (.I0(lcl_datagen_word[23]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[24]_i_1 
       (.I0(lcl_datagen_word[24]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[25]_i_1 
       (.I0(lcl_datagen_word[25]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[26]_i_1 
       (.I0(lcl_datagen_word[26]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[27]_i_1 
       (.I0(lcl_datagen_word[27]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[28]_i_1 
       (.I0(lcl_datagen_word[28]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[29]_i_1 
       (.I0(lcl_datagen_word[29]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[2]_i_1 
       (.I0(lcl_datagen_word[2]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[30]_i_1 
       (.I0(lcl_datagen_word[30]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[31]_i_1 
       (.I0(lcl_datagen_word[31]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[3]_i_1 
       (.I0(lcl_datagen_word[3]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[4]_i_1 
       (.I0(lcl_datagen_word[4]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[5]_i_1 
       (.I0(lcl_datagen_word[5]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[6]_i_1 
       (.I0(lcl_datagen_word[6]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[7]_i_1 
       (.I0(lcl_datagen_word[7]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[8]_i_1 
       (.I0(lcl_datagen_word[8]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_pre_word[9]_i_1 
       (.I0(lcl_datagen_word[9]),
        .I1(tc_do_lcl_datagen),
        .O(\lcl_datagen_word_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_word[0]_i_1 
       (.I0(commit_no_reg[0]),
        .I1(data_commit0),
        .I2(data_count_reg[0]),
        .O(\data_word[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_word[10]_i_1 
       (.I0(prev_commit_len[2]),
        .I1(data_commit0),
        .I2(data_count_reg[10]),
        .O(\data_word[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_word[11]_i_1 
       (.I0(prev_commit_len[3]),
        .I1(data_commit0),
        .I2(data_count_reg[11]),
        .O(\data_word[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_word[12]_i_1 
       (.I0(prev_commit_len[4]),
        .I1(data_commit0),
        .I2(data_count_reg[12]),
        .O(\data_word[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_word[13]_i_1 
       (.I0(prev_commit_len[5]),
        .I1(data_commit0),
        .I2(data_count_reg[13]),
        .O(\data_word[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \data_word[16]_i_1 
       (.I0(\commit_len_reg[5]_0 [0]),
        .I1(data_commit0),
        .I2(data_count_reg[0]),
        .O(\data_word[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \data_word[17]_i_1 
       (.I0(\commit_len_reg[5]_0 [1]),
        .I1(data_commit0),
        .I2(data_count_reg[1]),
        .O(\data_word[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \data_word[18]_i_1 
       (.I0(\commit_len_reg[5]_0 [2]),
        .I1(data_commit0),
        .I2(data_count_reg[2]),
        .O(\data_word[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \data_word[19]_i_1 
       (.I0(\commit_len_reg[5]_0 [3]),
        .I1(data_commit0),
        .I2(data_count_reg[3]),
        .O(\data_word[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_word[1]_i_1 
       (.I0(commit_no_reg[1]),
        .I1(data_commit0),
        .I2(data_count_reg[1]),
        .O(\data_word[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \data_word[20]_i_1 
       (.I0(\commit_len_reg[5]_0 [4]),
        .I1(data_commit0),
        .I2(data_count_reg[4]),
        .O(\data_word[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \data_word[21]_i_1 
       (.I0(\commit_len_reg[5]_0 [5]),
        .I1(data_commit0),
        .I2(data_count_reg[5]),
        .O(\data_word[21]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \data_word[22]_i_1 
       (.I0(data_count_reg[6]),
        .O(\data_word[22]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \data_word[23]_i_1 
       (.I0(data_count_reg[7]),
        .O(\data_word[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_word[2]_i_1 
       (.I0(commit_no_reg[2]),
        .I1(data_commit0),
        .I2(data_count_reg[2]),
        .O(\data_word[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_word[3]_i_1 
       (.I0(commit_no_reg[3]),
        .I1(data_commit0),
        .I2(data_count_reg[3]),
        .O(\data_word[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_word[4]_i_1 
       (.I0(commit_no_reg[4]),
        .I1(data_commit0),
        .I2(data_count_reg[4]),
        .O(\data_word[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_word[5]_i_1 
       (.I0(commit_no_reg[5]),
        .I1(data_commit0),
        .I2(data_count_reg[5]),
        .O(\data_word[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_word[6]_i_1 
       (.I0(commit_no_reg[6]),
        .I1(data_commit0),
        .I2(data_count_reg[6]),
        .O(\data_word[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_word[7]_i_1 
       (.I0(commit_no_reg[7]),
        .I1(data_commit0),
        .I2(data_count_reg[7]),
        .O(\data_word[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_word[8]_i_1 
       (.I0(prev_commit_len[0]),
        .I1(data_commit0),
        .I2(data_count_reg[8]),
        .O(\data_word[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_word[9]_i_1 
       (.I0(prev_commit_len[1]),
        .I1(data_commit0),
        .I2(data_count_reg[9]),
        .O(\data_word[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_word[0]_i_1_n_0 ),
        .Q(data_word[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_word[10]_i_1_n_0 ),
        .Q(data_word[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_word[11]_i_1_n_0 ),
        .Q(data_word[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_word[12]_i_1_n_0 ),
        .Q(data_word[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_word[13]_i_1_n_0 ),
        .Q(data_word[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_count_reg[14]),
        .Q(data_word[14]),
        .R(data_commit0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_count_reg[15]),
        .Q(data_word[15]),
        .R(data_commit0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_word[16]_i_1_n_0 ),
        .Q(data_word[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[17] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_word[17]_i_1_n_0 ),
        .Q(data_word[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[18] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_word[18]_i_1_n_0 ),
        .Q(data_word[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[19] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_word[19]_i_1_n_0 ),
        .Q(data_word[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_word[1]_i_1_n_0 ),
        .Q(data_word[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[20] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_word[20]_i_1_n_0 ),
        .Q(data_word[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[21] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_word[21]_i_1_n_0 ),
        .Q(data_word[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[22] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_word[22]_i_1_n_0 ),
        .Q(data_word[22]),
        .R(data_commit0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[23] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_word[23]_i_1_n_0 ),
        .Q(data_word[23]),
        .R(data_commit0));
  FDSE #(
    .INIT(1'b0)) 
    \data_word_reg[24] 
       (.C(clk_in),
        .CE(1'b1),
        .D(reset_count_reg[0]),
        .Q(data_word[24]),
        .S(data_commit0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[25] 
       (.C(clk_in),
        .CE(1'b1),
        .D(reset_count_reg[1]),
        .Q(data_word[25]),
        .R(data_commit0));
  FDSE #(
    .INIT(1'b0)) 
    \data_word_reg[26] 
       (.C(clk_in),
        .CE(1'b1),
        .D(reset_count_reg[2]),
        .Q(data_word[26]),
        .S(data_commit0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[27] 
       (.C(clk_in),
        .CE(1'b1),
        .D(reset_count_reg[3]),
        .Q(data_word[27]),
        .R(data_commit0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[28] 
       (.C(clk_in),
        .CE(1'b1),
        .D(tc_lcl_datagen_mark[0]),
        .Q(data_word[28]),
        .R(data_commit0));
  FDSE #(
    .INIT(1'b0)) 
    \data_word_reg[29] 
       (.C(clk_in),
        .CE(1'b1),
        .D(tc_lcl_datagen_mark[1]),
        .Q(data_word[29]),
        .S(data_commit0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_word[2]_i_1_n_0 ),
        .Q(data_word[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[30] 
       (.C(clk_in),
        .CE(1'b1),
        .D(tc_lcl_datagen_mark[2]),
        .Q(data_word[30]),
        .R(data_commit0));
  FDSE #(
    .INIT(1'b0)) 
    \data_word_reg[31] 
       (.C(clk_in),
        .CE(1'b1),
        .D(tc_lcl_datagen_mark[3]),
        .Q(data_word[31]),
        .S(data_commit0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_word[3]_i_1_n_0 ),
        .Q(data_word[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_word[4]_i_1_n_0 ),
        .Q(data_word[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_word[5]_i_1_n_0 ),
        .Q(data_word[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_word[6]_i_1_n_0 ),
        .Q(data_word[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_word[7]_i_1_n_0 ),
        .Q(data_word[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_word[8]_i_1_n_0 ),
        .Q(data_word[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_word_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(\data_word[9]_i_1_n_0 ),
        .Q(data_word[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    data_write_i_1
       (.I0(user_data_free),
        .I1(CO),
        .I2(neqOp0_in),
        .I3(data_write_reg_i_5_n_4),
        .I4(chance_ok),
        .O(data_commit0));
  LUT2 #(
    .INIT(4'hE)) 
    data_write_i_15
       (.I0(\data_avail_reg_n_0_[6] ),
        .I1(\data_avail_reg_n_0_[7] ),
        .O(data_write_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    data_write_i_16
       (.I0(\data_avail_reg_n_0_[4] ),
        .I1(\commit_len_reg[5]_0 [4]),
        .I2(\commit_len_reg[5]_0 [5]),
        .I3(\data_avail_reg_n_0_[5] ),
        .O(data_write_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    data_write_i_17
       (.I0(\data_avail_reg_n_0_[2] ),
        .I1(\commit_len_reg[5]_0 [2]),
        .I2(\commit_len_reg[5]_0 [3]),
        .I3(\data_avail_reg_n_0_[3] ),
        .O(data_write_i_17_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    data_write_i_18
       (.I0(\data_avail_reg_n_0_[0] ),
        .I1(\commit_len_reg[5]_0 [0]),
        .I2(\commit_len_reg[5]_0 [1]),
        .I3(\data_avail_reg_n_0_[1] ),
        .O(data_write_i_18_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    data_write_i_19
       (.I0(\data_avail_reg_n_0_[6] ),
        .I1(\data_avail_reg_n_0_[7] ),
        .O(data_write_i_19_n_0));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    data_write_i_2
       (.I0(user_data_free),
        .I1(data_write_i_6_n_0),
        .I2(\data_avail_reg_n_0_[7] ),
        .I3(\data_avail_reg_n_0_[6] ),
        .I4(\data_avail_reg_n_0_[4] ),
        .I5(\data_avail_reg_n_0_[5] ),
        .O(data_write0));
  LUT4 #(
    .INIT(16'h9009)) 
    data_write_i_20
       (.I0(\data_avail_reg_n_0_[4] ),
        .I1(\commit_len_reg[5]_0 [4]),
        .I2(\data_avail_reg_n_0_[5] ),
        .I3(\commit_len_reg[5]_0 [5]),
        .O(data_write_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    data_write_i_21
       (.I0(\data_avail_reg_n_0_[2] ),
        .I1(\commit_len_reg[5]_0 [2]),
        .I2(\data_avail_reg_n_0_[3] ),
        .I3(\commit_len_reg[5]_0 [3]),
        .O(data_write_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    data_write_i_22
       (.I0(\data_avail_reg_n_0_[0] ),
        .I1(\commit_len_reg[5]_0 [0]),
        .I2(\data_avail_reg_n_0_[1] ),
        .I3(\commit_len_reg[5]_0 [1]),
        .O(data_write_i_22_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    data_write_i_4
       (.I0(\commit_len_reg[5]_0 [5]),
        .I1(\commit_len_reg[5]_0 [4]),
        .I2(\commit_len_reg[5]_0 [1]),
        .I3(\commit_len_reg[5]_0 [0]),
        .I4(\commit_len_reg[5]_0 [3]),
        .I5(\commit_len_reg[5]_0 [2]),
        .O(neqOp0_in));
  LUT4 #(
    .INIT(16'h7FFF)) 
    data_write_i_6
       (.I0(\data_avail_reg_n_0_[2] ),
        .I1(\data_avail_reg_n_0_[3] ),
        .I2(\data_avail_reg_n_0_[0] ),
        .I3(\data_avail_reg_n_0_[1] ),
        .O(data_write_i_6_n_0));
  FDSE #(
    .INIT(1'b0)) 
    data_write_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(data_write0),
        .Q(data_write),
        .S(data_commit0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 data_write_reg_i_5
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_data_write_reg_i_5_CO_UNCONNECTED[7:4],data_write_reg_i_5_n_4,data_write_reg_i_5_n_5,data_write_reg_i_5_n_6,data_write_reg_i_5_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,data_write_i_15_n_0,data_write_i_16_n_0,data_write_i_17_n_0,data_write_i_18_n_0}),
        .O(NLW_data_write_reg_i_5_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,data_write_i_19_n_0,data_write_i_20_n_0,data_write_i_21_n_0,data_write_i_22_n_0}));
  FDRE \lcl_datagen_commit_len_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_commit_len[0]),
        .Q(lcl_datagen_commit_len[0]),
        .R(1'b0));
  FDRE \lcl_datagen_commit_len_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_commit_len[1]),
        .Q(lcl_datagen_commit_len[1]),
        .R(1'b0));
  FDRE \lcl_datagen_commit_len_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_commit_len[2]),
        .Q(lcl_datagen_commit_len[2]),
        .R(1'b0));
  FDRE \lcl_datagen_commit_len_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_commit_len[3]),
        .Q(lcl_datagen_commit_len[3]),
        .R(1'b0));
  FDRE \lcl_datagen_commit_len_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_commit_len[4]),
        .Q(lcl_datagen_commit_len[4]),
        .R(1'b0));
  FDRE \lcl_datagen_commit_len_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_commit_len[5]),
        .Q(lcl_datagen_commit_len[5]),
        .R(1'b0));
  FDRE lcl_datagen_commit_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(data_commit),
        .Q(lcl_datagen_commit),
        .R(1'b0));
  FDRE \lcl_datagen_offset_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_offset[0]),
        .Q(lcl_datagen_offset[0]),
        .R(1'b0));
  FDRE \lcl_datagen_offset_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_offset[1]),
        .Q(lcl_datagen_offset[1]),
        .R(1'b0));
  FDRE \lcl_datagen_offset_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_offset[2]),
        .Q(lcl_datagen_offset[2]),
        .R(1'b0));
  FDRE \lcl_datagen_offset_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_offset[3]),
        .Q(lcl_datagen_offset[3]),
        .R(1'b0));
  FDRE \lcl_datagen_offset_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_offset[4]),
        .Q(lcl_datagen_offset[4]),
        .R(1'b0));
  FDRE \lcl_datagen_offset_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_offset[5]),
        .Q(lcl_datagen_offset[5]),
        .R(1'b0));
  FDRE \lcl_datagen_offset_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_offset[6]),
        .Q(lcl_datagen_offset[6]),
        .R(1'b0));
  FDRE \lcl_datagen_offset_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_offset[7]),
        .Q(lcl_datagen_offset[7]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[0]),
        .Q(lcl_datagen_word[0]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[10]),
        .Q(lcl_datagen_word[10]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[11]),
        .Q(lcl_datagen_word[11]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[12]),
        .Q(lcl_datagen_word[12]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[13]),
        .Q(lcl_datagen_word[13]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[14]),
        .Q(lcl_datagen_word[14]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[15]),
        .Q(lcl_datagen_word[15]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[16]),
        .Q(lcl_datagen_word[16]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[17] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[17]),
        .Q(lcl_datagen_word[17]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[18] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[18]),
        .Q(lcl_datagen_word[18]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[19] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[19]),
        .Q(lcl_datagen_word[19]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[1]),
        .Q(lcl_datagen_word[1]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[20] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[20]),
        .Q(lcl_datagen_word[20]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[21] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[21]),
        .Q(lcl_datagen_word[21]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[22] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[22]),
        .Q(lcl_datagen_word[22]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[23] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[23]),
        .Q(lcl_datagen_word[23]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[24] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[24]),
        .Q(lcl_datagen_word[24]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[25] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[25]),
        .Q(lcl_datagen_word[25]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[26] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[26]),
        .Q(lcl_datagen_word[26]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[27] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[27]),
        .Q(lcl_datagen_word[27]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[28] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[28]),
        .Q(lcl_datagen_word[28]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[29] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[29]),
        .Q(lcl_datagen_word[29]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[2]),
        .Q(lcl_datagen_word[2]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[30] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[30]),
        .Q(lcl_datagen_word[30]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[31] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[31]),
        .Q(lcl_datagen_word[31]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[3]),
        .Q(lcl_datagen_word[3]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[4]),
        .Q(lcl_datagen_word[4]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[5]),
        .Q(lcl_datagen_word[5]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[6]),
        .Q(lcl_datagen_word[6]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[7]),
        .Q(lcl_datagen_word[7]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[8]),
        .Q(lcl_datagen_word[8]),
        .R(1'b0));
  FDRE \lcl_datagen_word_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(data_word[9]),
        .Q(lcl_datagen_word[9]),
        .R(1'b0));
  FDRE lcl_datagen_write_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(data_write),
        .Q(lcl_datagen_write),
        .R(1'b0));
  FDSE \prev_commit_len_reg[0] 
       (.C(clk_in),
        .CE(data_commit0),
        .D(\commit_len_reg[5]_0 [0]),
        .Q(prev_commit_len[0]),
        .S(tcp_reset));
  FDSE \prev_commit_len_reg[1] 
       (.C(clk_in),
        .CE(data_commit0),
        .D(\commit_len_reg[5]_0 [1]),
        .Q(prev_commit_len[1]),
        .S(tcp_reset));
  FDSE \prev_commit_len_reg[2] 
       (.C(clk_in),
        .CE(data_commit0),
        .D(\commit_len_reg[5]_0 [2]),
        .Q(prev_commit_len[2]),
        .S(tcp_reset));
  FDSE \prev_commit_len_reg[3] 
       (.C(clk_in),
        .CE(data_commit0),
        .D(\commit_len_reg[5]_0 [3]),
        .Q(prev_commit_len[3]),
        .S(tcp_reset));
  FDSE \prev_commit_len_reg[4] 
       (.C(clk_in),
        .CE(data_commit0),
        .D(\commit_len_reg[5]_0 [4]),
        .Q(prev_commit_len[4]),
        .S(tcp_reset));
  FDSE \prev_commit_len_reg[5] 
       (.C(clk_in),
        .CE(data_commit0),
        .D(\commit_len_reg[5]_0 [5]),
        .Q(prev_commit_len[5]),
        .S(tcp_reset));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \reset_count[0]_i_1 
       (.I0(reset_count_reg[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reset_count[1]_i_1 
       (.I0(reset_count_reg[0]),
        .I1(reset_count_reg[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reset_count[2]_i_1 
       (.I0(reset_count_reg[0]),
        .I1(reset_count_reg[1]),
        .I2(reset_count_reg[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reset_count[3]_i_2 
       (.I0(reset_count_reg[1]),
        .I1(reset_count_reg[0]),
        .I2(reset_count_reg[2]),
        .I3(reset_count_reg[3]),
        .O(plusOp__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \reset_count_reg[0] 
       (.C(clk_in),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(reset_count_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_count_reg[1] 
       (.C(clk_in),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(reset_count_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_count_reg[2] 
       (.C(clk_in),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(reset_count_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_count_reg[3] 
       (.C(clk_in),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(reset_count_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    reset_prev_reg
       (.C(clk_in),
        .CE(1'b1),
        .D(tcp_reset),
        .Q(reset_prev),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_state[0]_i_1 
       (.I0(Q[15]),
        .I1(\xor_state_reg_n_0_[13] ),
        .I2(\xor_state_reg_n_0_[0] ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_state[10]_i_1 
       (.I0(Q[25]),
        .I1(Q[7]),
        .I2(\xor_state_reg_n_0_[10] ),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[11]_i_1 
       (.I0(\xor_state_reg_n_0_[0] ),
        .I1(\xor_state_reg_n_0_[13] ),
        .I2(Q[15]),
        .I3(\xor_state_reg_n_0_[11] ),
        .I4(Q[8]),
        .I5(Q[26]),
        .O(xor_state3[11]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[12]_i_1 
       (.I0(\xor_state_reg_n_0_[1] ),
        .I1(\xor_state_reg_n_0_[14] ),
        .I2(Q[16]),
        .I3(\xor_state_reg_n_0_[12] ),
        .I4(Q[9]),
        .I5(Q[27]),
        .O(xor_state3[12]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[13]_i_1 
       (.I0(\xor_state_reg_n_0_[2] ),
        .I1(\xor_state_reg_n_0_[15] ),
        .I2(Q[17]),
        .I3(\xor_state_reg_n_0_[13] ),
        .I4(Q[10]),
        .I5(Q[28]),
        .O(xor_state3[13]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[14]_i_1 
       (.I0(\xor_state_reg_n_0_[3] ),
        .I1(Q[0]),
        .I2(Q[18]),
        .I3(\xor_state_reg_n_0_[14] ),
        .I4(Q[11]),
        .I5(Q[29]),
        .O(xor_state3[14]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[15]_i_1 
       (.I0(\xor_state_reg_n_0_[4] ),
        .I1(Q[1]),
        .I2(Q[19]),
        .I3(\xor_state_reg_n_0_[15] ),
        .I4(Q[12]),
        .I5(Q[30]),
        .O(xor_state3[15]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[16]_i_1 
       (.I0(\xor_state_reg_n_0_[5] ),
        .I1(Q[2]),
        .I2(Q[20]),
        .I3(Q[0]),
        .I4(Q[13]),
        .I5(Q[31]),
        .O(xor_state3[16]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[17]_i_1 
       (.I0(\xor_state_reg_n_0_[6] ),
        .I1(Q[3]),
        .I2(Q[21]),
        .I3(Q[1]),
        .I4(Q[14]),
        .I5(\xor_state_reg_n_0_[48] ),
        .O(xor_state3[17]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[18]_i_1 
       (.I0(\xor_state_reg_n_0_[7] ),
        .I1(Q[4]),
        .I2(Q[22]),
        .I3(\xor_state_reg_n_0_[0] ),
        .I4(Q[2]),
        .I5(p_0_in[49]),
        .O(xor_state3[18]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_state[18]_i_2 
       (.I0(Q[15]),
        .I1(\xor_state_reg_n_0_[49] ),
        .O(p_0_in[49]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[19]_i_1 
       (.I0(\xor_state_reg_n_0_[8] ),
        .I1(Q[5]),
        .I2(Q[23]),
        .I3(\xor_state_reg_n_0_[1] ),
        .I4(Q[3]),
        .I5(p_0_in[50]),
        .O(xor_state3[19]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_state[19]_i_2 
       (.I0(Q[16]),
        .I1(\xor_state_reg_n_0_[50] ),
        .O(p_0_in[50]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_state[1]_i_1 
       (.I0(Q[16]),
        .I1(\xor_state_reg_n_0_[14] ),
        .I2(\xor_state_reg_n_0_[1] ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[20]_i_1 
       (.I0(\xor_state_reg_n_0_[9] ),
        .I1(Q[6]),
        .I2(Q[24]),
        .I3(\xor_state_reg_n_0_[2] ),
        .I4(Q[4]),
        .I5(p_0_in[51]),
        .O(xor_state3[20]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_state[20]_i_2 
       (.I0(Q[17]),
        .I1(\xor_state_reg_n_0_[51] ),
        .O(p_0_in[51]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[21]_i_1 
       (.I0(\xor_state_reg_n_0_[10] ),
        .I1(Q[7]),
        .I2(Q[25]),
        .I3(\xor_state_reg_n_0_[3] ),
        .I4(Q[5]),
        .I5(p_0_in[52]),
        .O(xor_state3[21]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_state[21]_i_2 
       (.I0(Q[18]),
        .I1(\xor_state_reg_n_0_[52] ),
        .O(p_0_in[52]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[22]_i_1 
       (.I0(\xor_state_reg_n_0_[11] ),
        .I1(p_0_in[42]),
        .I2(\xor_state_reg_n_0_[4] ),
        .I3(Q[6]),
        .I4(Q[19]),
        .I5(\xor_state_reg_n_0_[53] ),
        .O(xor_state3[22]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_state[22]_i_2 
       (.I0(Q[8]),
        .I1(Q[26]),
        .O(p_0_in[42]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[23]_i_1 
       (.I0(\xor_state_reg_n_0_[12] ),
        .I1(p_0_in[43]),
        .I2(\xor_state_reg_n_0_[5] ),
        .I3(Q[7]),
        .I4(Q[20]),
        .I5(\xor_state_reg_n_0_[54] ),
        .O(xor_state3[23]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_state[23]_i_2 
       (.I0(Q[9]),
        .I1(Q[27]),
        .O(p_0_in[43]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[24]_i_1 
       (.I0(\xor_state_reg_n_0_[13] ),
        .I1(p_0_in[44]),
        .I2(\xor_state_reg_n_0_[6] ),
        .I3(Q[8]),
        .I4(Q[21]),
        .I5(\xor_state_reg_n_0_[55] ),
        .O(xor_state3[24]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_state[24]_i_2 
       (.I0(Q[10]),
        .I1(Q[28]),
        .O(p_0_in[44]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[25]_i_1 
       (.I0(\xor_state_reg_n_0_[14] ),
        .I1(p_0_in[45]),
        .I2(\xor_state_reg_n_0_[7] ),
        .I3(Q[9]),
        .I4(Q[22]),
        .I5(\xor_state_reg_n_0_[56] ),
        .O(xor_state3[25]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_state[25]_i_2 
       (.I0(Q[11]),
        .I1(Q[29]),
        .O(p_0_in[45]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[26]_i_1 
       (.I0(\xor_state_reg_n_0_[15] ),
        .I1(p_0_in[46]),
        .I2(\xor_state_reg_n_0_[8] ),
        .I3(Q[10]),
        .I4(Q[23]),
        .I5(\xor_state_reg_n_0_[57] ),
        .O(xor_state3[26]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_state[26]_i_2 
       (.I0(Q[12]),
        .I1(Q[30]),
        .O(p_0_in[46]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[27]_i_1 
       (.I0(Q[0]),
        .I1(p_0_in[47]),
        .I2(\xor_state_reg_n_0_[9] ),
        .I3(Q[11]),
        .I4(Q[24]),
        .I5(\xor_state_reg_n_0_[58] ),
        .O(xor_state3[27]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_state[27]_i_2 
       (.I0(Q[13]),
        .I1(Q[31]),
        .O(p_0_in[47]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[28]_i_1 
       (.I0(Q[1]),
        .I1(p_0_in[48]),
        .I2(\xor_state_reg_n_0_[10] ),
        .I3(Q[12]),
        .I4(Q[25]),
        .I5(\xor_state_reg_n_0_[59] ),
        .O(xor_state3[28]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xor_state[28]_i_2 
       (.I0(Q[14]),
        .I1(\xor_state_reg_n_0_[48] ),
        .O(p_0_in[48]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_state[29]_i_1 
       (.I0(\xor_state_reg_n_0_[0] ),
        .I1(Q[2]),
        .I2(Q[15]),
        .I3(\xor_state_reg_n_0_[49] ),
        .I4(p_1_in__0[29]),
        .O(xor_state3[29]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[29]_i_2 
       (.I0(\xor_state_reg_n_0_[60] ),
        .I1(Q[26]),
        .I2(Q[13]),
        .I3(\xor_state_reg_n_0_[11] ),
        .O(p_1_in__0[29]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_state[2]_i_1 
       (.I0(Q[17]),
        .I1(\xor_state_reg_n_0_[15] ),
        .I2(\xor_state_reg_n_0_[2] ),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_state[30]_i_1 
       (.I0(\xor_state_reg_n_0_[1] ),
        .I1(Q[3]),
        .I2(Q[16]),
        .I3(\xor_state_reg_n_0_[50] ),
        .I4(p_1_in__0[30]),
        .O(xor_state3[30]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[30]_i_2 
       (.I0(\xor_state_reg_n_0_[61] ),
        .I1(Q[27]),
        .I2(Q[14]),
        .I3(\xor_state_reg_n_0_[12] ),
        .O(p_1_in__0[30]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_state[31]_i_1 
       (.I0(\xor_state_reg_n_0_[2] ),
        .I1(Q[4]),
        .I2(Q[17]),
        .I3(\xor_state_reg_n_0_[51] ),
        .I4(p_1_in__0[31]),
        .O(xor_state3[31]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[31]_i_2 
       (.I0(\xor_state_reg_n_0_[62] ),
        .I1(Q[28]),
        .I2(Q[15]),
        .I3(\xor_state_reg_n_0_[13] ),
        .O(p_1_in__0[31]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \xor_state[32]_i_1 
       (.I0(\xor_state_reg_n_0_[3] ),
        .I1(Q[5]),
        .I2(Q[18]),
        .I3(\xor_state_reg_n_0_[52] ),
        .I4(p_1_in__0[32]),
        .O(xor_state3[32]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[32]_i_2 
       (.I0(\xor_state_reg_n_0_[63] ),
        .I1(Q[29]),
        .I2(Q[16]),
        .I3(\xor_state_reg_n_0_[14] ),
        .O(p_1_in__0[32]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[33]_i_1 
       (.I0(\xor_state_reg_n_0_[4] ),
        .I1(Q[6]),
        .I2(Q[19]),
        .I3(\xor_state_reg_n_0_[53] ),
        .I4(Q[17]),
        .I5(\xor_state_reg_n_0_[15] ),
        .O(xor_state3[33]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[34]_i_1 
       (.I0(\xor_state_reg_n_0_[5] ),
        .I1(Q[7]),
        .I2(Q[20]),
        .I3(\xor_state_reg_n_0_[54] ),
        .I4(Q[18]),
        .I5(Q[0]),
        .O(xor_state3[34]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[35]_i_1 
       (.I0(\xor_state_reg_n_0_[6] ),
        .I1(Q[8]),
        .I2(Q[21]),
        .I3(\xor_state_reg_n_0_[55] ),
        .I4(Q[19]),
        .I5(Q[1]),
        .O(xor_state3[35]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[36]_i_1 
       (.I0(\xor_state_reg_n_0_[7] ),
        .I1(Q[9]),
        .I2(Q[22]),
        .I3(\xor_state_reg_n_0_[56] ),
        .I4(Q[20]),
        .I5(Q[2]),
        .O(xor_state3[36]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[37]_i_1 
       (.I0(\xor_state_reg_n_0_[8] ),
        .I1(Q[10]),
        .I2(Q[23]),
        .I3(\xor_state_reg_n_0_[57] ),
        .I4(Q[21]),
        .I5(Q[3]),
        .O(xor_state3[37]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[38]_i_1 
       (.I0(\xor_state_reg_n_0_[9] ),
        .I1(Q[11]),
        .I2(Q[24]),
        .I3(\xor_state_reg_n_0_[58] ),
        .I4(Q[22]),
        .I5(Q[4]),
        .O(xor_state3[38]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[39]_i_1 
       (.I0(\xor_state_reg_n_0_[10] ),
        .I1(Q[12]),
        .I2(Q[25]),
        .I3(\xor_state_reg_n_0_[59] ),
        .I4(Q[23]),
        .I5(Q[5]),
        .O(xor_state3[39]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_state[3]_i_1 
       (.I0(Q[18]),
        .I1(Q[0]),
        .I2(\xor_state_reg_n_0_[3] ),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[40]_i_1 
       (.I0(\xor_state_reg_n_0_[11] ),
        .I1(Q[13]),
        .I2(Q[26]),
        .I3(\xor_state_reg_n_0_[60] ),
        .I4(Q[24]),
        .I5(Q[6]),
        .O(xor_state3[40]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[41]_i_1 
       (.I0(\xor_state_reg_n_0_[12] ),
        .I1(Q[14]),
        .I2(Q[27]),
        .I3(\xor_state_reg_n_0_[61] ),
        .I4(Q[25]),
        .I5(Q[7]),
        .O(xor_state3[41]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[42]_i_1 
       (.I0(\xor_state_reg_n_0_[13] ),
        .I1(Q[15]),
        .I2(Q[28]),
        .I3(\xor_state_reg_n_0_[62] ),
        .I4(Q[26]),
        .I5(Q[8]),
        .O(xor_state3[42]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \xor_state[43]_i_1 
       (.I0(\xor_state_reg_n_0_[14] ),
        .I1(Q[16]),
        .I2(Q[29]),
        .I3(\xor_state_reg_n_0_[63] ),
        .I4(Q[27]),
        .I5(Q[9]),
        .O(xor_state3[43]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[44]_i_1 
       (.I0(Q[17]),
        .I1(\xor_state_reg_n_0_[15] ),
        .I2(Q[28]),
        .I3(Q[10]),
        .O(xor_state3[44]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[45]_i_1 
       (.I0(Q[18]),
        .I1(Q[0]),
        .I2(Q[29]),
        .I3(Q[11]),
        .O(xor_state3[45]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[46]_i_1 
       (.I0(Q[19]),
        .I1(Q[1]),
        .I2(Q[30]),
        .I3(Q[12]),
        .O(xor_state3[46]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[47]_i_1 
       (.I0(Q[20]),
        .I1(Q[2]),
        .I2(Q[31]),
        .I3(Q[13]),
        .O(xor_state3[47]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[48]_i_1 
       (.I0(Q[21]),
        .I1(Q[3]),
        .I2(\xor_state_reg_n_0_[48] ),
        .I3(Q[14]),
        .O(xor_state3[48]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[49]_i_1 
       (.I0(Q[22]),
        .I1(Q[4]),
        .I2(\xor_state_reg_n_0_[49] ),
        .I3(Q[15]),
        .O(xor_state3[49]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_state[4]_i_1 
       (.I0(Q[19]),
        .I1(Q[1]),
        .I2(\xor_state_reg_n_0_[4] ),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[50]_i_1 
       (.I0(Q[23]),
        .I1(Q[5]),
        .I2(\xor_state_reg_n_0_[50] ),
        .I3(Q[16]),
        .O(xor_state3[50]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[51]_i_1 
       (.I0(Q[24]),
        .I1(Q[6]),
        .I2(\xor_state_reg_n_0_[51] ),
        .I3(Q[17]),
        .O(xor_state3[51]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[52]_i_1 
       (.I0(Q[25]),
        .I1(Q[7]),
        .I2(\xor_state_reg_n_0_[52] ),
        .I3(Q[18]),
        .O(xor_state3[52]));
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[53]_i_1 
       (.I0(Q[26]),
        .I1(Q[8]),
        .I2(\xor_state_reg_n_0_[53] ),
        .I3(Q[19]),
        .O(xor_state3[53]));
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[54]_i_1 
       (.I0(Q[27]),
        .I1(Q[9]),
        .I2(\xor_state_reg_n_0_[54] ),
        .I3(Q[20]),
        .O(xor_state3[54]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[55]_i_1 
       (.I0(Q[28]),
        .I1(Q[10]),
        .I2(\xor_state_reg_n_0_[55] ),
        .I3(Q[21]),
        .O(xor_state3[55]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[56]_i_1 
       (.I0(Q[29]),
        .I1(Q[11]),
        .I2(\xor_state_reg_n_0_[56] ),
        .I3(Q[22]),
        .O(xor_state3[56]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[57]_i_1 
       (.I0(Q[30]),
        .I1(Q[12]),
        .I2(\xor_state_reg_n_0_[57] ),
        .I3(Q[23]),
        .O(xor_state3[57]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[58]_i_1 
       (.I0(Q[31]),
        .I1(Q[13]),
        .I2(\xor_state_reg_n_0_[58] ),
        .I3(Q[24]),
        .O(xor_state3[58]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[59]_i_1 
       (.I0(\xor_state_reg_n_0_[48] ),
        .I1(Q[14]),
        .I2(\xor_state_reg_n_0_[59] ),
        .I3(Q[25]),
        .O(xor_state3[59]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_state[5]_i_1 
       (.I0(Q[20]),
        .I1(Q[2]),
        .I2(\xor_state_reg_n_0_[5] ),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[60]_i_1 
       (.I0(\xor_state_reg_n_0_[49] ),
        .I1(Q[15]),
        .I2(\xor_state_reg_n_0_[60] ),
        .I3(Q[26]),
        .O(xor_state3[60]));
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[61]_i_1 
       (.I0(\xor_state_reg_n_0_[50] ),
        .I1(Q[16]),
        .I2(\xor_state_reg_n_0_[61] ),
        .I3(Q[27]),
        .O(xor_state3[61]));
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[62]_i_1 
       (.I0(\xor_state_reg_n_0_[51] ),
        .I1(Q[17]),
        .I2(\xor_state_reg_n_0_[62] ),
        .I3(Q[28]),
        .O(xor_state3[62]));
  LUT4 #(
    .INIT(16'h6996)) 
    \xor_state[63]_i_1 
       (.I0(\xor_state_reg_n_0_[52] ),
        .I1(Q[18]),
        .I2(\xor_state_reg_n_0_[63] ),
        .I3(Q[29]),
        .O(xor_state3[63]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_state[6]_i_1 
       (.I0(Q[21]),
        .I1(Q[3]),
        .I2(\xor_state_reg_n_0_[6] ),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_state[7]_i_1 
       (.I0(Q[22]),
        .I1(Q[4]),
        .I2(\xor_state_reg_n_0_[7] ),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_state[8]_i_1 
       (.I0(Q[23]),
        .I1(Q[5]),
        .I2(\xor_state_reg_n_0_[8] ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \xor_state[9]_i_1 
       (.I0(Q[24]),
        .I1(Q[6]),
        .I2(\xor_state_reg_n_0_[9] ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b1)) 
    \xor_state_reg[0] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_1_in[0]),
        .Q(\xor_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[10] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_1_in[10]),
        .Q(\xor_state_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[11] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[11]),
        .Q(\xor_state_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[12] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[12]),
        .Q(\xor_state_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[13] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[13]),
        .Q(\xor_state_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[14] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[14]),
        .Q(\xor_state_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[15] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[15]),
        .Q(\xor_state_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[16] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[16]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[17] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[17]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[18] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[18]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[19] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[19]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[1] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_1_in[1]),
        .Q(\xor_state_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[20] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[20]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[21] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[21]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[22] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[22]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[23] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[23]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[24] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[24]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[25] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[25]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[26] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[26]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[27] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[27]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[28] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[28]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[29] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[29]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[2] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_1_in[2]),
        .Q(\xor_state_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[30] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[30]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[31] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[31]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[32] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[32]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[33] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[33]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[34] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[34]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[35] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[35]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[36] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[36]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[37] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[37]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[38] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[38]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[39] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[39]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[3] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_1_in[3]),
        .Q(\xor_state_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[40] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[40]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[41] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[41]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[42] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[42]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[43] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[43]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[44] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[44]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[45] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[45]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[46] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[46]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[47] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[47]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[48] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[48]),
        .Q(\xor_state_reg_n_0_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[49] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[49]),
        .Q(\xor_state_reg_n_0_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[4] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_1_in[4]),
        .Q(\xor_state_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[50] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[50]),
        .Q(\xor_state_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[51] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[51]),
        .Q(\xor_state_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[52] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[52]),
        .Q(\xor_state_reg_n_0_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[53] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[53]),
        .Q(\xor_state_reg_n_0_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[54] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[54]),
        .Q(\xor_state_reg_n_0_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[55] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[55]),
        .Q(\xor_state_reg_n_0_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[56] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[56]),
        .Q(\xor_state_reg_n_0_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[57] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[57]),
        .Q(\xor_state_reg_n_0_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[58] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[58]),
        .Q(\xor_state_reg_n_0_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[59] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[59]),
        .Q(\xor_state_reg_n_0_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[5] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_1_in[5]),
        .Q(\xor_state_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[60] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[60]),
        .Q(\xor_state_reg_n_0_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[61] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[61]),
        .Q(\xor_state_reg_n_0_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[62] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[62]),
        .Q(\xor_state_reg_n_0_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[63] 
       (.C(clk_in),
        .CE(1'b1),
        .D(xor_state3[63]),
        .Q(\xor_state_reg_n_0_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[6] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_1_in[6]),
        .Q(\xor_state_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[7] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_1_in[7]),
        .Q(\xor_state_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[8] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_1_in[8]),
        .Q(\xor_state_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xor_state_reg[9] 
       (.C(clk_in),
        .CE(1'b1),
        .D(p_1_in[9]),
        .Q(\xor_state_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ram_block_a11d16" *) 
module top_block_fakernet_top_0_0_ram_block_a11d16
   (DOUTBDOUT,
    clk_in,
    WEA,
    \osm_dp_ram_array_porto[0][rd] ,
    Q,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1);
  output [15:0]DOUTBDOUT;
  input clk_in;
  input [0:0]WEA;
  input \osm_dp_ram_array_porto[0][rd] ;
  input [9:0]Q;
  input [9:0]ram_reg_bram_0_0;
  input [15:0]ram_reg_bram_0_1;

  wire [15:0]DOUTBDOUT;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire clk_in;
  wire \osm_dp_ram_array_porto[0][rd] ;
  wire [9:0]ram_reg_bram_0_0;
  wire [15:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_n_32;
  wire ram_reg_bram_0_n_33;
  wire ram_reg_bram_0_n_34;
  wire ram_reg_bram_0_n_35;
  wire ram_reg_bram_0_n_36;
  wire ram_reg_bram_0_n_37;
  wire ram_reg_bram_0_n_38;
  wire ram_reg_bram_0_n_39;
  wire ram_reg_bram_0_n_40;
  wire ram_reg_bram_0_n_41;
  wire ram_reg_bram_0_n_42;
  wire ram_reg_bram_0_n_43;
  wire ram_reg_bram_0_n_44;
  wire ram_reg_bram_0_n_45;
  wire ram_reg_bram_0_n_46;
  wire ram_reg_bram_0_n_47;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "inst/t/fakernet/dpdp_ram_arp_icmp/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_reg_bram_0_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(clk_in),
        .CLKBWRCLK(clk_in),
        .DINADIN(ram_reg_bram_0_1),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({ram_reg_bram_0_n_32,ram_reg_bram_0_n_33,ram_reg_bram_0_n_34,ram_reg_bram_0_n_35,ram_reg_bram_0_n_36,ram_reg_bram_0_n_37,ram_reg_bram_0_n_38,ram_reg_bram_0_n_39,ram_reg_bram_0_n_40,ram_reg_bram_0_n_41,ram_reg_bram_0_n_42,ram_reg_bram_0_n_43,ram_reg_bram_0_n_44,ram_reg_bram_0_n_45,ram_reg_bram_0_n_46,ram_reg_bram_0_n_47}),
        .DOUTBDOUT(DOUTBDOUT),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(\osm_dp_ram_array_porto[0][rd] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "ram_block_a11d16" *) 
module top_block_fakernet_top_0_0_ram_block_a11d16_10
   (DOUTBDOUT,
    clk_in,
    WEA,
    \dp_ram_tcp_template[port_b][o][rd] ,
    Q,
    ADDRBWRADDR,
    ram_reg_bram_0_0);
  output [15:0]DOUTBDOUT;
  input clk_in;
  input [0:0]WEA;
  input \dp_ram_tcp_template[port_b][o][rd] ;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [15:0]ram_reg_bram_0_0;

  wire [9:0]ADDRBWRADDR;
  wire [15:0]DOUTBDOUT;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire clk_in;
  wire \dp_ram_tcp_template[port_b][o][rd] ;
  wire [15:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_n_32;
  wire ram_reg_bram_0_n_33;
  wire ram_reg_bram_0_n_34;
  wire ram_reg_bram_0_n_35;
  wire ram_reg_bram_0_n_36;
  wire ram_reg_bram_0_n_37;
  wire ram_reg_bram_0_n_38;
  wire ram_reg_bram_0_n_39;
  wire ram_reg_bram_0_n_40;
  wire ram_reg_bram_0_n_41;
  wire ram_reg_bram_0_n_42;
  wire ram_reg_bram_0_n_43;
  wire ram_reg_bram_0_n_44;
  wire ram_reg_bram_0_n_45;
  wire ram_reg_bram_0_n_46;
  wire ram_reg_bram_0_n_47;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "inst/t/fakernet/dpdp_ram_tcp_template/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(clk_in),
        .CLKBWRCLK(clk_in),
        .DINADIN(ram_reg_bram_0_0),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({ram_reg_bram_0_n_32,ram_reg_bram_0_n_33,ram_reg_bram_0_n_34,ram_reg_bram_0_n_35,ram_reg_bram_0_n_36,ram_reg_bram_0_n_37,ram_reg_bram_0_n_38,ram_reg_bram_0_n_39,ram_reg_bram_0_n_40,ram_reg_bram_0_n_41,ram_reg_bram_0_n_42,ram_reg_bram_0_n_43,ram_reg_bram_0_n_44,ram_reg_bram_0_n_45,ram_reg_bram_0_n_46,ram_reg_bram_0_n_47}),
        .DOUTBDOUT(DOUTBDOUT),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(\dp_ram_tcp_template[port_b][o][rd] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "ram_block_a11d16" *) 
module top_block_fakernet_top_0_0_ram_block_a11d16_11
   (DOUTBDOUT,
    clk_in,
    WEA,
    \dp_ram_udp_regacc[port_b][o][rd] ,
    Q,
    ADDRBWRADDR,
    ram_reg_bram_0_0);
  output [15:0]DOUTBDOUT;
  input clk_in;
  input [0:0]WEA;
  input \dp_ram_udp_regacc[port_b][o][rd] ;
  input [9:0]Q;
  input [9:0]ADDRBWRADDR;
  input [15:0]ram_reg_bram_0_0;

  wire [9:0]ADDRBWRADDR;
  wire [15:0]DOUTBDOUT;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire clk_in;
  wire \dp_ram_udp_regacc[port_b][o][rd] ;
  wire [15:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_n_32;
  wire ram_reg_bram_0_n_33;
  wire ram_reg_bram_0_n_34;
  wire ram_reg_bram_0_n_35;
  wire ram_reg_bram_0_n_36;
  wire ram_reg_bram_0_n_37;
  wire ram_reg_bram_0_n_38;
  wire ram_reg_bram_0_n_39;
  wire ram_reg_bram_0_n_40;
  wire ram_reg_bram_0_n_41;
  wire ram_reg_bram_0_n_42;
  wire ram_reg_bram_0_n_43;
  wire ram_reg_bram_0_n_44;
  wire ram_reg_bram_0_n_45;
  wire ram_reg_bram_0_n_46;
  wire ram_reg_bram_0_n_47;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "inst/t/fakernet/dpdp_ram_udp_regacc/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(clk_in),
        .CLKBWRCLK(clk_in),
        .DINADIN(ram_reg_bram_0_0),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({ram_reg_bram_0_n_32,ram_reg_bram_0_n_33,ram_reg_bram_0_n_34,ram_reg_bram_0_n_35,ram_reg_bram_0_n_36,ram_reg_bram_0_n_37,ram_reg_bram_0_n_38,ram_reg_bram_0_n_39,ram_reg_bram_0_n_40,ram_reg_bram_0_n_41,ram_reg_bram_0_n_42,ram_reg_bram_0_n_43,ram_reg_bram_0_n_44,ram_reg_bram_0_n_45,ram_reg_bram_0_n_46,ram_reg_bram_0_n_47}),
        .DOUTBDOUT(DOUTBDOUT),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(\dp_ram_udp_regacc[port_b][o][rd] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "ram_block_a11d16" *) 
module top_block_fakernet_top_0_0_ram_block_a11d16_12
   (DOUTBDOUT,
    clk_in,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    Q,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3);
  output [15:0]DOUTBDOUT;
  input clk_in;
  input [0:0]ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input [9:0]Q;
  input [9:0]ram_reg_bram_0_2;
  input [15:0]ram_reg_bram_0_3;

  wire [15:0]DOUTBDOUT;
  wire [9:0]Q;
  wire clk_in;
  wire [0:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [9:0]ram_reg_bram_0_2;
  wire [15:0]ram_reg_bram_0_3;
  wire ram_reg_bram_0_n_32;
  wire ram_reg_bram_0_n_33;
  wire ram_reg_bram_0_n_34;
  wire ram_reg_bram_0_n_35;
  wire ram_reg_bram_0_n_36;
  wire ram_reg_bram_0_n_37;
  wire ram_reg_bram_0_n_38;
  wire ram_reg_bram_0_n_39;
  wire ram_reg_bram_0_n_40;
  wire ram_reg_bram_0_n_41;
  wire ram_reg_bram_0_n_42;
  wire ram_reg_bram_0_n_43;
  wire ram_reg_bram_0_n_44;
  wire ram_reg_bram_0_n_45;
  wire ram_reg_bram_0_n_46;
  wire ram_reg_bram_0_n_47;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "inst/t/fakernet/dpdp_ram_udp_regidp/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_reg_bram_0_2,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(clk_in),
        .CLKBWRCLK(clk_in),
        .DINADIN(ram_reg_bram_0_3),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({ram_reg_bram_0_n_32,ram_reg_bram_0_n_33,ram_reg_bram_0_n_34,ram_reg_bram_0_n_35,ram_reg_bram_0_n_36,ram_reg_bram_0_n_37,ram_reg_bram_0_n_38,ram_reg_bram_0_n_39,ram_reg_bram_0_n_40,ram_reg_bram_0_n_41,ram_reg_bram_0_n_42,ram_reg_bram_0_n_43,ram_reg_bram_0_n_44,ram_reg_bram_0_n_45,ram_reg_bram_0_n_46,ram_reg_bram_0_n_47}),
        .DOUTBDOUT(DOUTBDOUT),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_bram_0_0),
        .ENBWREN(ram_reg_bram_0_1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_0,ram_reg_bram_0_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "ram_block_a11d16" *) 
module top_block_fakernet_top_0_0_ram_block_a11d16_13
   (DOUTBDOUT,
    clk_in,
    WEA,
    \dp_ram_udp_regres_port_b_o_tmp[0][rd] ,
    Q,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1);
  output [15:0]DOUTBDOUT;
  input clk_in;
  input [0:0]WEA;
  input \dp_ram_udp_regres_port_b_o_tmp[0][rd] ;
  input [9:0]Q;
  input [9:0]ram_reg_bram_0_0;
  input [15:0]ram_reg_bram_0_1;

  wire [15:0]DOUTBDOUT;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire clk_in;
  wire \dp_ram_udp_regres_port_b_o_tmp[0][rd] ;
  wire [9:0]ram_reg_bram_0_0;
  wire [15:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_n_32;
  wire ram_reg_bram_0_n_33;
  wire ram_reg_bram_0_n_34;
  wire ram_reg_bram_0_n_35;
  wire ram_reg_bram_0_n_36;
  wire ram_reg_bram_0_n_37;
  wire ram_reg_bram_0_n_38;
  wire ram_reg_bram_0_n_39;
  wire ram_reg_bram_0_n_40;
  wire ram_reg_bram_0_n_41;
  wire ram_reg_bram_0_n_42;
  wire ram_reg_bram_0_n_43;
  wire ram_reg_bram_0_n_44;
  wire ram_reg_bram_0_n_45;
  wire ram_reg_bram_0_n_46;
  wire ram_reg_bram_0_n_47;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "inst/t/fakernet/dpdp_ram_udp_regres[0].dpdp_ram_udp_regres_i/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_reg_bram_0_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(clk_in),
        .CLKBWRCLK(clk_in),
        .DINADIN(ram_reg_bram_0_1),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({ram_reg_bram_0_n_32,ram_reg_bram_0_n_33,ram_reg_bram_0_n_34,ram_reg_bram_0_n_35,ram_reg_bram_0_n_36,ram_reg_bram_0_n_37,ram_reg_bram_0_n_38,ram_reg_bram_0_n_39,ram_reg_bram_0_n_40,ram_reg_bram_0_n_41,ram_reg_bram_0_n_42,ram_reg_bram_0_n_43,ram_reg_bram_0_n_44,ram_reg_bram_0_n_45,ram_reg_bram_0_n_46,ram_reg_bram_0_n_47}),
        .DOUTBDOUT(DOUTBDOUT),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(\dp_ram_udp_regres_port_b_o_tmp[0][rd] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "ram_block_a11d16" *) 
module top_block_fakernet_top_0_0_ram_block_a11d16_14
   (DOUTBDOUT,
    clk_in,
    ram_reg_bram_0_0,
    \dp_ram_udp_regres_port_b_o_tmp[1][rd] ,
    Q,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2);
  output [15:0]DOUTBDOUT;
  input clk_in;
  input [0:0]ram_reg_bram_0_0;
  input \dp_ram_udp_regres_port_b_o_tmp[1][rd] ;
  input [9:0]Q;
  input [9:0]ram_reg_bram_0_1;
  input [15:0]ram_reg_bram_0_2;

  wire [15:0]DOUTBDOUT;
  wire [9:0]Q;
  wire clk_in;
  wire \dp_ram_udp_regres_port_b_o_tmp[1][rd] ;
  wire [0:0]ram_reg_bram_0_0;
  wire [9:0]ram_reg_bram_0_1;
  wire [15:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_n_32;
  wire ram_reg_bram_0_n_33;
  wire ram_reg_bram_0_n_34;
  wire ram_reg_bram_0_n_35;
  wire ram_reg_bram_0_n_36;
  wire ram_reg_bram_0_n_37;
  wire ram_reg_bram_0_n_38;
  wire ram_reg_bram_0_n_39;
  wire ram_reg_bram_0_n_40;
  wire ram_reg_bram_0_n_41;
  wire ram_reg_bram_0_n_42;
  wire ram_reg_bram_0_n_43;
  wire ram_reg_bram_0_n_44;
  wire ram_reg_bram_0_n_45;
  wire ram_reg_bram_0_n_46;
  wire ram_reg_bram_0_n_47;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "inst/t/fakernet/dpdp_ram_udp_regres[1].dpdp_ram_udp_regres_i/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_reg_bram_0_1,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(clk_in),
        .CLKBWRCLK(clk_in),
        .DINADIN(ram_reg_bram_0_2),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({ram_reg_bram_0_n_32,ram_reg_bram_0_n_33,ram_reg_bram_0_n_34,ram_reg_bram_0_n_35,ram_reg_bram_0_n_36,ram_reg_bram_0_n_37,ram_reg_bram_0_n_38,ram_reg_bram_0_n_39,ram_reg_bram_0_n_40,ram_reg_bram_0_n_41,ram_reg_bram_0_n_42,ram_reg_bram_0_n_43,ram_reg_bram_0_n_44,ram_reg_bram_0_n_45,ram_reg_bram_0_n_46,ram_reg_bram_0_n_47}),
        .DOUTBDOUT(DOUTBDOUT),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_bram_0_0),
        .ENBWREN(\dp_ram_udp_regres_port_b_o_tmp[1][rd] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_0,ram_reg_bram_0_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "ram_block_a11d16" *) 
module top_block_fakernet_top_0_0_ram_block_a11d16_15
   (DOUTBDOUT,
    D,
    \regacc_pre2_addr_reg[2] ,
    \regacc_pre2_addr_reg[2]_0 ,
    \regacc_pre2_addr_reg[2]_1 ,
    \regacc_pre2_addr_reg[2]_2 ,
    \regacc_pre2_addr_reg[2]_3 ,
    \regacc_pre2_addr_reg[2]_4 ,
    \regacc_pre2_addr_reg[2]_5 ,
    \regacc_pre2_addr_reg[2]_6 ,
    \regacc_pre2_addr_reg[2]_7 ,
    \regacc_pre2_addr_reg[2]_8 ,
    \regacc_pre2_addr_reg[2]_9 ,
    \regacc_pre2_addr_reg[2]_10 ,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    \cnt_reg[0] ,
    ram_reg_bram_0_5,
    clk_in,
    \dp_ram_counts[port_b][o][rd] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    ram_reg_bram_0_6,
    \reg_data_rd_reg[25] ,
    \reg_data_rd_reg[25]_0 ,
    \reg_data_rd_reg[25]_1 ,
    \reg_data_rd_reg[24] ,
    \reg_data_rd_reg[23] ,
    \reg_data_rd_reg[23]_0 ,
    \reg_data_rd_reg[30] ,
    \reg_data_rd_reg[23]_1 ,
    \reg_data_rd_reg[0] ,
    \reg_data_rd_reg[0]_0 ,
    \reg_data_rd_reg[14] ,
    \reg_data_rd_reg[30]_0 ,
    \reg_data_rd_reg[2] ,
    \reg_data_rd_reg[2]_0 ,
    \reg_data_rd_reg[5] ,
    \reg_data_rd_reg[5]_0 ,
    \reg_data_rd_reg[9] ,
    \reg_data_rd_reg[9]_0 ,
    \reg_data_rd_reg[12] ,
    \reg_data_rd_reg[12]_0 ,
    \reg_data_rd_reg[13] ,
    \reg_data_rd_reg[13]_0 ,
    \reg_data_rd_reg[16] ,
    \reg_data_rd_reg[16]_0 ,
    \reg_data_rd_reg[21] ,
    \reg_data_rd_reg[21]_0 ,
    \reg_data_rd_reg[24]_0 ,
    \reg_data_rd_reg[24]_1 ,
    \reg_data_rd_reg[25]_2 ,
    \reg_data_rd_reg[25]_3 ,
    \reg_data_rd_reg[28] ,
    \reg_data_rd_reg[28]_0 ,
    \reg_data_rd_reg[29] ,
    \reg_data_rd_reg[29]_0 ,
    \reg_data_rd_reg[30]_1 ,
    \reg_data_rd_reg[30]_2 ,
    \reg_data_rd_reg[6] ,
    \reg_data_rd_reg[6]_0 ,
    \reg_data_rd_reg[8] ,
    \reg_data_rd_reg[8]_0 ,
    \reg_data_rd_reg[10] ,
    \reg_data_rd_reg[10]_0 ,
    \reg_data_rd_reg[11] ,
    \reg_data_rd_reg[11]_0 ,
    \reg_data_rd_reg[14]_0 ,
    \reg_data_rd_reg[14]_1 ,
    wdata_incr);
  output [8:0]DOUTBDOUT;
  output [1:0]D;
  output \regacc_pre2_addr_reg[2] ;
  output \regacc_pre2_addr_reg[2]_0 ;
  output \regacc_pre2_addr_reg[2]_1 ;
  output \regacc_pre2_addr_reg[2]_2 ;
  output \regacc_pre2_addr_reg[2]_3 ;
  output \regacc_pre2_addr_reg[2]_4 ;
  output \regacc_pre2_addr_reg[2]_5 ;
  output \regacc_pre2_addr_reg[2]_6 ;
  output \regacc_pre2_addr_reg[2]_7 ;
  output \regacc_pre2_addr_reg[2]_8 ;
  output \regacc_pre2_addr_reg[2]_9 ;
  output \regacc_pre2_addr_reg[2]_10 ;
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output ram_reg_bram_0_4;
  output \cnt_reg[0] ;
  output [15:0]ram_reg_bram_0_5;
  input clk_in;
  input \dp_ram_counts[port_b][o][rd] ;
  input [7:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [15:0]Q;
  input [0:0]ram_reg_bram_0_6;
  input [1:0]\reg_data_rd_reg[25] ;
  input \reg_data_rd_reg[25]_0 ;
  input \reg_data_rd_reg[25]_1 ;
  input \reg_data_rd_reg[24] ;
  input \reg_data_rd_reg[23] ;
  input \reg_data_rd_reg[23]_0 ;
  input \reg_data_rd_reg[30] ;
  input \reg_data_rd_reg[23]_1 ;
  input \reg_data_rd_reg[0] ;
  input \reg_data_rd_reg[0]_0 ;
  input \reg_data_rd_reg[14] ;
  input \reg_data_rd_reg[30]_0 ;
  input \reg_data_rd_reg[2] ;
  input \reg_data_rd_reg[2]_0 ;
  input \reg_data_rd_reg[5] ;
  input \reg_data_rd_reg[5]_0 ;
  input \reg_data_rd_reg[9] ;
  input \reg_data_rd_reg[9]_0 ;
  input \reg_data_rd_reg[12] ;
  input \reg_data_rd_reg[12]_0 ;
  input \reg_data_rd_reg[13] ;
  input \reg_data_rd_reg[13]_0 ;
  input \reg_data_rd_reg[16] ;
  input \reg_data_rd_reg[16]_0 ;
  input \reg_data_rd_reg[21] ;
  input \reg_data_rd_reg[21]_0 ;
  input \reg_data_rd_reg[24]_0 ;
  input \reg_data_rd_reg[24]_1 ;
  input \reg_data_rd_reg[25]_2 ;
  input \reg_data_rd_reg[25]_3 ;
  input \reg_data_rd_reg[28] ;
  input \reg_data_rd_reg[28]_0 ;
  input \reg_data_rd_reg[29] ;
  input \reg_data_rd_reg[29]_0 ;
  input \reg_data_rd_reg[30]_1 ;
  input \reg_data_rd_reg[30]_2 ;
  input \reg_data_rd_reg[6] ;
  input \reg_data_rd_reg[6]_0 ;
  input \reg_data_rd_reg[8] ;
  input \reg_data_rd_reg[8]_0 ;
  input \reg_data_rd_reg[10] ;
  input \reg_data_rd_reg[10]_0 ;
  input \reg_data_rd_reg[11] ;
  input \reg_data_rd_reg[11]_0 ;
  input \reg_data_rd_reg[14]_0 ;
  input \reg_data_rd_reg[14]_1 ;
  input wdata_incr;

  wire [7:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [8:0]DOUTBDOUT;
  wire [15:0]Q;
  wire clk_in;
  wire \cnt_reg[0] ;
  wire [15:0]\dp_ram_counts[port_a][i][rdata] ;
  wire \dp_ram_counts[port_a][o][wdata][7]_i_2_n_0 ;
  wire [14:0]\dp_ram_counts[port_b][i][rdata] ;
  wire \dp_ram_counts[port_b][o][rd] ;
  wire \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_0 ;
  wire \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_1 ;
  wire \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_2 ;
  wire \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_3 ;
  wire \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_4 ;
  wire \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_5 ;
  wire \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_6 ;
  wire \dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_7 ;
  wire \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_0 ;
  wire \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_1 ;
  wire \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_2 ;
  wire \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_3 ;
  wire \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_4 ;
  wire \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_5 ;
  wire \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_6 ;
  wire \dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_7 ;
  wire p_1_in__0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire [15:0]ram_reg_bram_0_5;
  wire [0:0]ram_reg_bram_0_6;
  wire \reg_data_rd[24]_i_3_n_0 ;
  wire \reg_data_rd[25]_i_2_n_0 ;
  wire \reg_data_rd_reg[0] ;
  wire \reg_data_rd_reg[0]_0 ;
  wire \reg_data_rd_reg[10] ;
  wire \reg_data_rd_reg[10]_0 ;
  wire \reg_data_rd_reg[11] ;
  wire \reg_data_rd_reg[11]_0 ;
  wire \reg_data_rd_reg[12] ;
  wire \reg_data_rd_reg[12]_0 ;
  wire \reg_data_rd_reg[13] ;
  wire \reg_data_rd_reg[13]_0 ;
  wire \reg_data_rd_reg[14] ;
  wire \reg_data_rd_reg[14]_0 ;
  wire \reg_data_rd_reg[14]_1 ;
  wire \reg_data_rd_reg[16] ;
  wire \reg_data_rd_reg[16]_0 ;
  wire \reg_data_rd_reg[21] ;
  wire \reg_data_rd_reg[21]_0 ;
  wire \reg_data_rd_reg[23] ;
  wire \reg_data_rd_reg[23]_0 ;
  wire \reg_data_rd_reg[23]_1 ;
  wire \reg_data_rd_reg[24] ;
  wire \reg_data_rd_reg[24]_0 ;
  wire \reg_data_rd_reg[24]_1 ;
  wire [1:0]\reg_data_rd_reg[25] ;
  wire \reg_data_rd_reg[25]_0 ;
  wire \reg_data_rd_reg[25]_1 ;
  wire \reg_data_rd_reg[25]_2 ;
  wire \reg_data_rd_reg[25]_3 ;
  wire \reg_data_rd_reg[28] ;
  wire \reg_data_rd_reg[28]_0 ;
  wire \reg_data_rd_reg[29] ;
  wire \reg_data_rd_reg[29]_0 ;
  wire \reg_data_rd_reg[2] ;
  wire \reg_data_rd_reg[2]_0 ;
  wire \reg_data_rd_reg[30] ;
  wire \reg_data_rd_reg[30]_0 ;
  wire \reg_data_rd_reg[30]_1 ;
  wire \reg_data_rd_reg[30]_2 ;
  wire \reg_data_rd_reg[5] ;
  wire \reg_data_rd_reg[5]_0 ;
  wire \reg_data_rd_reg[6] ;
  wire \reg_data_rd_reg[6]_0 ;
  wire \reg_data_rd_reg[8] ;
  wire \reg_data_rd_reg[8]_0 ;
  wire \reg_data_rd_reg[9] ;
  wire \reg_data_rd_reg[9]_0 ;
  wire \regacc_pre2_addr_reg[2] ;
  wire \regacc_pre2_addr_reg[2]_0 ;
  wire \regacc_pre2_addr_reg[2]_1 ;
  wire \regacc_pre2_addr_reg[2]_10 ;
  wire \regacc_pre2_addr_reg[2]_2 ;
  wire \regacc_pre2_addr_reg[2]_3 ;
  wire \regacc_pre2_addr_reg[2]_4 ;
  wire \regacc_pre2_addr_reg[2]_5 ;
  wire \regacc_pre2_addr_reg[2]_6 ;
  wire \regacc_pre2_addr_reg[2]_7 ;
  wire \regacc_pre2_addr_reg[2]_8 ;
  wire \regacc_pre2_addr_reg[2]_9 ;
  wire wdata_incr;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]NLW_wdata_incr_reg_i_2_CO_UNCONNECTED;
  wire [7:0]NLW_wdata_incr_reg_i_2_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \dp_ram_counts[port_a][o][wdata][7]_i_2 
       (.I0(\dp_ram_counts[port_a][i][rdata] [0]),
        .I1(wdata_incr),
        .O(\dp_ram_counts[port_a][o][wdata][7]_i_2_n_0 ));
  CARRY8 \dp_ram_counts_reg[port_a][o][wdata][15]_i_1 
       (.CI(\dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_0 ,\dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_1 ,\dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_2 ,\dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_3 ,\dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_4 ,\dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_5 ,\dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_6 ,\dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(ram_reg_bram_0_5[15:8]),
        .S(\dp_ram_counts[port_a][i][rdata] [15:8]));
  CARRY8 \dp_ram_counts_reg[port_a][o][wdata][7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_0 ,\dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_1 ,\dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_2 ,\dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_3 ,\dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_4 ,\dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_5 ,\dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_6 ,\dp_ram_counts_reg[port_a][o][wdata][7]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dp_ram_counts[port_a][i][rdata] [0]}),
        .O(ram_reg_bram_0_5[7:0]),
        .S({\dp_ram_counts[port_a][i][rdata] [7:1],\dp_ram_counts[port_a][o][wdata][7]_i_2_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "inst/t/fakernet/lclreg/if_dpdp_ram_info_counts.dpdp_ram_info_counts/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(clk_in),
        .CLKBWRCLK(clk_in),
        .DINADIN(Q),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(\dp_ram_counts[port_a][i][rdata] ),
        .DOUTBDOUT({DOUTBDOUT[8],\dp_ram_counts[port_b][i][rdata] [14:12],DOUTBDOUT[7:6],\dp_ram_counts[port_b][i][rdata] [9:8],DOUTBDOUT[5:4],\dp_ram_counts[port_b][i][rdata] [5],DOUTBDOUT[3:0],\dp_ram_counts[port_b][i][rdata] [0]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\dp_ram_counts[port_b][o][rd] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_6,ram_reg_bram_0_6}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000FF4747)) 
    \reg_data_rd[0]_i_5 
       (.I0(\reg_data_rd_reg[0] ),
        .I1(ADDRBWRADDR[3]),
        .I2(\reg_data_rd_reg[0]_0 ),
        .I3(\dp_ram_counts[port_b][i][rdata] [0]),
        .I4(\reg_data_rd_reg[14] ),
        .I5(\reg_data_rd_reg[30]_0 ),
        .O(\regacc_pre2_addr_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h44477747)) 
    \reg_data_rd[10]_i_4 
       (.I0(DOUTBDOUT[6]),
        .I1(\reg_data_rd_reg[14] ),
        .I2(\reg_data_rd_reg[10] ),
        .I3(ADDRBWRADDR[3]),
        .I4(\reg_data_rd_reg[10]_0 ),
        .O(ram_reg_bram_0_2));
  LUT5 #(
    .INIT(32'h44477477)) 
    \reg_data_rd[11]_i_4 
       (.I0(DOUTBDOUT[7]),
        .I1(\reg_data_rd_reg[14] ),
        .I2(ADDRBWRADDR[3]),
        .I3(\reg_data_rd_reg[11] ),
        .I4(\reg_data_rd_reg[11]_0 ),
        .O(ram_reg_bram_0_3));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \reg_data_rd[12]_i_3 
       (.I0(\reg_data_rd_reg[12] ),
        .I1(ADDRBWRADDR[3]),
        .I2(\reg_data_rd_reg[12]_0 ),
        .I3(\reg_data_rd_reg[14] ),
        .I4(\dp_ram_counts[port_b][i][rdata] [12]),
        .I5(\reg_data_rd_reg[30]_0 ),
        .O(\regacc_pre2_addr_reg[2]_4 ));
  LUT6 #(
    .INIT(64'h000000000053FF53)) 
    \reg_data_rd[13]_i_6 
       (.I0(\reg_data_rd_reg[13] ),
        .I1(\reg_data_rd_reg[13]_0 ),
        .I2(ADDRBWRADDR[3]),
        .I3(\reg_data_rd_reg[14] ),
        .I4(\dp_ram_counts[port_b][i][rdata] [13]),
        .I5(\reg_data_rd_reg[30]_0 ),
        .O(\regacc_pre2_addr_reg[2]_5 ));
  LUT5 #(
    .INIT(32'h44477747)) 
    \reg_data_rd[14]_i_5 
       (.I0(\dp_ram_counts[port_b][i][rdata] [14]),
        .I1(\reg_data_rd_reg[14] ),
        .I2(\reg_data_rd_reg[14]_0 ),
        .I3(ADDRBWRADDR[3]),
        .I4(\reg_data_rd_reg[14]_1 ),
        .O(ram_reg_bram_0_4));
  LUT6 #(
    .INIT(64'h0000000000FF4747)) 
    \reg_data_rd[16]_i_2 
       (.I0(\reg_data_rd_reg[16] ),
        .I1(ADDRBWRADDR[3]),
        .I2(\reg_data_rd_reg[16]_0 ),
        .I3(\dp_ram_counts[port_b][i][rdata] [0]),
        .I4(\reg_data_rd_reg[30] ),
        .I5(\reg_data_rd_reg[30]_0 ),
        .O(\regacc_pre2_addr_reg[2]_6 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \reg_data_rd[21]_i_3 
       (.I0(\reg_data_rd_reg[21] ),
        .I1(ADDRBWRADDR[3]),
        .I2(\reg_data_rd_reg[21]_0 ),
        .I3(\reg_data_rd_reg[30] ),
        .I4(\dp_ram_counts[port_b][i][rdata] [5]),
        .I5(\reg_data_rd_reg[30]_0 ),
        .O(\regacc_pre2_addr_reg[2]_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00B8B8)) 
    \reg_data_rd[23]_i_3 
       (.I0(\reg_data_rd_reg[23] ),
        .I1(ADDRBWRADDR[3]),
        .I2(\reg_data_rd_reg[23]_0 ),
        .I3(DOUTBDOUT[5]),
        .I4(\reg_data_rd_reg[30] ),
        .I5(\reg_data_rd_reg[23]_1 ),
        .O(\regacc_pre2_addr_reg[2] ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \reg_data_rd[24]_i_1 
       (.I0(\reg_data_rd_reg[25] [0]),
        .I1(\reg_data_rd_reg[25]_0 ),
        .I2(\reg_data_rd_reg[24] ),
        .I3(\reg_data_rd[24]_i_3_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \reg_data_rd[24]_i_3 
       (.I0(\reg_data_rd_reg[24]_0 ),
        .I1(ADDRBWRADDR[3]),
        .I2(\reg_data_rd_reg[24]_1 ),
        .I3(\reg_data_rd_reg[30] ),
        .I4(\dp_ram_counts[port_b][i][rdata] [8]),
        .I5(\reg_data_rd_reg[30]_0 ),
        .O(\reg_data_rd[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \reg_data_rd[25]_i_1 
       (.I0(\reg_data_rd_reg[25] [1]),
        .I1(\reg_data_rd_reg[25]_0 ),
        .I2(\reg_data_rd[25]_i_2_n_0 ),
        .I3(\reg_data_rd_reg[25]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \reg_data_rd[25]_i_2 
       (.I0(\reg_data_rd_reg[25]_2 ),
        .I1(ADDRBWRADDR[3]),
        .I2(\reg_data_rd_reg[25]_3 ),
        .I3(\reg_data_rd_reg[30] ),
        .I4(\dp_ram_counts[port_b][i][rdata] [9]),
        .I5(\reg_data_rd_reg[30]_0 ),
        .O(\reg_data_rd[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \reg_data_rd[28]_i_2 
       (.I0(\reg_data_rd_reg[28] ),
        .I1(ADDRBWRADDR[3]),
        .I2(\reg_data_rd_reg[28]_0 ),
        .I3(\reg_data_rd_reg[30] ),
        .I4(\dp_ram_counts[port_b][i][rdata] [12]),
        .I5(\reg_data_rd_reg[30]_0 ),
        .O(\regacc_pre2_addr_reg[2]_8 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \reg_data_rd[29]_i_3 
       (.I0(\reg_data_rd_reg[29] ),
        .I1(ADDRBWRADDR[3]),
        .I2(\reg_data_rd_reg[29]_0 ),
        .I3(\reg_data_rd_reg[30] ),
        .I4(\dp_ram_counts[port_b][i][rdata] [13]),
        .I5(\reg_data_rd_reg[30]_0 ),
        .O(\regacc_pre2_addr_reg[2]_9 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \reg_data_rd[2]_i_2 
       (.I0(\reg_data_rd_reg[2] ),
        .I1(ADDRBWRADDR[3]),
        .I2(\reg_data_rd_reg[2]_0 ),
        .I3(\reg_data_rd_reg[14] ),
        .I4(DOUTBDOUT[1]),
        .I5(\reg_data_rd_reg[30]_0 ),
        .O(\regacc_pre2_addr_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \reg_data_rd[30]_i_5 
       (.I0(\reg_data_rd_reg[30]_1 ),
        .I1(ADDRBWRADDR[3]),
        .I2(\reg_data_rd_reg[30]_2 ),
        .I3(\reg_data_rd_reg[30] ),
        .I4(\dp_ram_counts[port_b][i][rdata] [14]),
        .I5(\reg_data_rd_reg[30]_0 ),
        .O(\regacc_pre2_addr_reg[2]_10 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \reg_data_rd[5]_i_2 
       (.I0(\reg_data_rd_reg[5] ),
        .I1(ADDRBWRADDR[3]),
        .I2(\reg_data_rd_reg[5]_0 ),
        .I3(\reg_data_rd_reg[14] ),
        .I4(\dp_ram_counts[port_b][i][rdata] [5]),
        .I5(\reg_data_rd_reg[30]_0 ),
        .O(\regacc_pre2_addr_reg[2]_2 ));
  LUT5 #(
    .INIT(32'h44744777)) 
    \reg_data_rd[6]_i_3 
       (.I0(DOUTBDOUT[4]),
        .I1(\reg_data_rd_reg[14] ),
        .I2(ADDRBWRADDR[3]),
        .I3(\reg_data_rd_reg[6] ),
        .I4(\reg_data_rd_reg[6]_0 ),
        .O(ram_reg_bram_0_0));
  LUT5 #(
    .INIT(32'h44744777)) 
    \reg_data_rd[8]_i_3 
       (.I0(\dp_ram_counts[port_b][i][rdata] [8]),
        .I1(\reg_data_rd_reg[14] ),
        .I2(ADDRBWRADDR[3]),
        .I3(\reg_data_rd_reg[8] ),
        .I4(\reg_data_rd_reg[8]_0 ),
        .O(ram_reg_bram_0_1));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \reg_data_rd[9]_i_2 
       (.I0(\reg_data_rd_reg[9] ),
        .I1(ADDRBWRADDR[3]),
        .I2(\reg_data_rd_reg[9]_0 ),
        .I3(\reg_data_rd_reg[14] ),
        .I4(\dp_ram_counts[port_b][i][rdata] [9]),
        .I5(\reg_data_rd_reg[30]_0 ),
        .O(\regacc_pre2_addr_reg[2]_3 ));
  LUT3 #(
    .INIT(8'hFD)) 
    wdata_incr_i_1
       (.I0(ADDRARDADDR[0]),
        .I1(ram_reg_bram_0_6),
        .I2(p_1_in__0),
        .O(\cnt_reg[0] ));
  CARRY8 wdata_incr_reg_i_2
       (.CI(\dp_ram_counts_reg[port_a][o][wdata][15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({NLW_wdata_incr_reg_i_2_CO_UNCONNECTED[7:1],p_1_in__0}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_wdata_incr_reg_i_2_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
endmodule

(* ORIG_REF_NAME = "ram_block_a11d16" *) 
module top_block_fakernet_top_0_0_ram_block_a11d16_7
   (DOUTBDOUT,
    clk_in,
    WEA,
    ram_reg_bram_0_0,
    ADDRARDADDR,
    Q,
    DINADIN);
  output [15:0]DOUTBDOUT;
  input clk_in;
  input [0:0]WEA;
  input ram_reg_bram_0_0;
  input [9:0]ADDRARDADDR;
  input [9:0]Q;
  input [15:0]DINADIN;

  wire [9:0]ADDRARDADDR;
  wire [15:0]DINADIN;
  wire [15:0]DOUTBDOUT;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire clk_in;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_n_32;
  wire ram_reg_bram_0_n_33;
  wire ram_reg_bram_0_n_34;
  wire ram_reg_bram_0_n_35;
  wire ram_reg_bram_0_n_36;
  wire ram_reg_bram_0_n_37;
  wire ram_reg_bram_0_n_38;
  wire ram_reg_bram_0_n_39;
  wire ram_reg_bram_0_n_40;
  wire ram_reg_bram_0_n_41;
  wire ram_reg_bram_0_n_42;
  wire ram_reg_bram_0_n_43;
  wire ram_reg_bram_0_n_44;
  wire ram_reg_bram_0_n_45;
  wire ram_reg_bram_0_n_46;
  wire ram_reg_bram_0_n_47;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "inst/t/fakernet/dpdp_ram_pkt_gen/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(clk_in),
        .CLKBWRCLK(clk_in),
        .DINADIN(DINADIN),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({ram_reg_bram_0_n_32,ram_reg_bram_0_n_33,ram_reg_bram_0_n_34,ram_reg_bram_0_n_35,ram_reg_bram_0_n_36,ram_reg_bram_0_n_37,ram_reg_bram_0_n_38,ram_reg_bram_0_n_39,ram_reg_bram_0_n_40,ram_reg_bram_0_n_41,ram_reg_bram_0_n_42,ram_reg_bram_0_n_43,ram_reg_bram_0_n_44,ram_reg_bram_0_n_45,ram_reg_bram_0_n_46,ram_reg_bram_0_n_47}),
        .DOUTBDOUT(DOUTBDOUT),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(ram_reg_bram_0_0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "ram_block_a11d16" *) 
module top_block_fakernet_top_0_0_ram_block_a11d16_8
   (DOUTBDOUT,
    clk_in,
    WEA,
    ram_reg_bram_0_0,
    Q,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2);
  output [15:0]DOUTBDOUT;
  input clk_in;
  input [0:0]WEA;
  input ram_reg_bram_0_0;
  input [9:0]Q;
  input [9:0]ram_reg_bram_0_1;
  input [15:0]ram_reg_bram_0_2;

  wire [15:0]DOUTBDOUT;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire clk_in;
  wire ram_reg_bram_0_0;
  wire [9:0]ram_reg_bram_0_1;
  wire [15:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_n_32;
  wire ram_reg_bram_0_n_33;
  wire ram_reg_bram_0_n_34;
  wire ram_reg_bram_0_n_35;
  wire ram_reg_bram_0_n_36;
  wire ram_reg_bram_0_n_37;
  wire ram_reg_bram_0_n_38;
  wire ram_reg_bram_0_n_39;
  wire ram_reg_bram_0_n_40;
  wire ram_reg_bram_0_n_41;
  wire ram_reg_bram_0_n_42;
  wire ram_reg_bram_0_n_43;
  wire ram_reg_bram_0_n_44;
  wire ram_reg_bram_0_n_45;
  wire ram_reg_bram_0_n_46;
  wire ram_reg_bram_0_n_47;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "inst/t/fakernet/dpdp_ram_tcp_prep0/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_reg_bram_0_1,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(clk_in),
        .CLKBWRCLK(clk_in),
        .DINADIN(ram_reg_bram_0_2),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({ram_reg_bram_0_n_32,ram_reg_bram_0_n_33,ram_reg_bram_0_n_34,ram_reg_bram_0_n_35,ram_reg_bram_0_n_36,ram_reg_bram_0_n_37,ram_reg_bram_0_n_38,ram_reg_bram_0_n_39,ram_reg_bram_0_n_40,ram_reg_bram_0_n_41,ram_reg_bram_0_n_42,ram_reg_bram_0_n_43,ram_reg_bram_0_n_44,ram_reg_bram_0_n_45,ram_reg_bram_0_n_46,ram_reg_bram_0_n_47}),
        .DOUTBDOUT(DOUTBDOUT),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(ram_reg_bram_0_0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "ram_block_a11d16" *) 
module top_block_fakernet_top_0_0_ram_block_a11d16_9
   (DOUTBDOUT,
    clk_in,
    WEA,
    \osm_dp_ram_array_porto[6][rd] ,
    Q,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1);
  output [15:0]DOUTBDOUT;
  input clk_in;
  input [0:0]WEA;
  input \osm_dp_ram_array_porto[6][rd] ;
  input [9:0]Q;
  input [9:0]ram_reg_bram_0_0;
  input [15:0]ram_reg_bram_0_1;

  wire [15:0]DOUTBDOUT;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire clk_in;
  wire \osm_dp_ram_array_porto[6][rd] ;
  wire [9:0]ram_reg_bram_0_0;
  wire [15:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_n_32;
  wire ram_reg_bram_0_n_33;
  wire ram_reg_bram_0_n_34;
  wire ram_reg_bram_0_n_35;
  wire ram_reg_bram_0_n_36;
  wire ram_reg_bram_0_n_37;
  wire ram_reg_bram_0_n_38;
  wire ram_reg_bram_0_n_39;
  wire ram_reg_bram_0_n_40;
  wire ram_reg_bram_0_n_41;
  wire ram_reg_bram_0_n_42;
  wire ram_reg_bram_0_n_43;
  wire ram_reg_bram_0_n_44;
  wire ram_reg_bram_0_n_45;
  wire ram_reg_bram_0_n_46;
  wire ram_reg_bram_0_n_47;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "inst/t/fakernet/dpdp_ram_tcp_prep1/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_reg_bram_0_0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(clk_in),
        .CLKBWRCLK(clk_in),
        .DINADIN(ram_reg_bram_0_1),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({ram_reg_bram_0_n_32,ram_reg_bram_0_n_33,ram_reg_bram_0_n_34,ram_reg_bram_0_n_35,ram_reg_bram_0_n_36,ram_reg_bram_0_n_37,ram_reg_bram_0_n_38,ram_reg_bram_0_n_39,ram_reg_bram_0_n_40,ram_reg_bram_0_n_41,ram_reg_bram_0_n_42,ram_reg_bram_0_n_43,ram_reg_bram_0_n_44,ram_reg_bram_0_n_45,ram_reg_bram_0_n_46,ram_reg_bram_0_n_47}),
        .DOUTBDOUT(DOUTBDOUT),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(\osm_dp_ram_array_porto[6][rd] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
