$date
	Sun Oct 23 09:31:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#115286
b10 &
b10 %
1$
b10 !
1"
#115287
0"
#115290
b1 &
b1 %
1#
#115294
b0 &
0#
b0 %
0$
#1125713
b10000 !
1"
#1125714
b10000 &
b10000 %
1$
#1125715
0"
#1125718
b1000 &
b1000 %
#1125722
b100 &
b100 %
#1125726
b10 &
b10 %
#1125730
b1 &
b1 %
1#
#1125734
b0 &
0#
b0 %
0$
#2053541
b10001 !
1"
#2053542
b10001 &
b10001 %
1$
#2053543
0"
#2053546
b110100 &
b110100 %
#2053550
b11010 &
b11010 %
#2053554
b1101 &
b1101 %
#2053558
b101000 &
b101000 %
#2053562
b10100 &
b10100 %
#2053566
b1010 &
b1010 %
#2053570
b101 &
b101 %
#2053574
b10000 &
b10000 %
#2053578
b1000 &
b1000 %
#2053582
b100 &
b100 %
#2053586
b10 &
b10 %
#2053590
b1 &
1#
b1 %
#2053594
b0 &
b0 %
0#
0$
#4500012
