
STM32F301_HotPlate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006874  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  080069fc  080069fc  000079fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a48  08006a48  000084b0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006a48  08006a48  000084b0  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006a48  08006a48  000084b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a48  08006a48  00007a48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a4c  08006a4c  00007a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000004b0  20000000  08006a50  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b8  200004b0  08006f00  000084b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000868  08006f00  00008868  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000084b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000147be  00000000  00000000  000084e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dff  00000000  00000000  0001cc9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001300  00000000  00000000  0001faa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00018073  00000000  00000000  00020da0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001797a  00000000  00000000  00038e13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00092c97  00000000  00000000  0005078d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  000e3424  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 00000ecf  00000000  00000000  000e3467  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004ff4  00000000  00000000  000e4338  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000e932c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200004b0 	.word	0x200004b0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080069e4 	.word	0x080069e4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200004b4 	.word	0x200004b4
 80001c4:	080069e4 	.word	0x080069e4

080001c8 <flushBuffer>:
}
void setbgPixel(uint16_t x, uint16_t y) {
    ST7735S_bgPixel(x, y);
}

void flushBuffer(void) {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
    ST7735S_flush();
 80001cc:	f001 f8cc 	bl	8001368 <ST7735S_flush>
}
 80001d0:	bf00      	nop
 80001d2:	bd80      	pop	{r7, pc}

080001d4 <_LineLow>:

/******************************************************************************
  Line+Circle // Bresenham's algorithm
 ******************************************************************************/

void _LineLow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 80001d4:	b590      	push	{r4, r7, lr}
 80001d6:	b087      	sub	sp, #28
 80001d8:	af00      	add	r7, sp, #0
 80001da:	4604      	mov	r4, r0
 80001dc:	4608      	mov	r0, r1
 80001de:	4611      	mov	r1, r2
 80001e0:	461a      	mov	r2, r3
 80001e2:	4623      	mov	r3, r4
 80001e4:	80fb      	strh	r3, [r7, #6]
 80001e6:	4603      	mov	r3, r0
 80001e8:	80bb      	strh	r3, [r7, #4]
 80001ea:	460b      	mov	r3, r1
 80001ec:	807b      	strh	r3, [r7, #2]
 80001ee:	4613      	mov	r3, r2
 80001f0:	803b      	strh	r3, [r7, #0]

    int16_t dx = x1 - x0;
 80001f2:	887a      	ldrh	r2, [r7, #2]
 80001f4:	88fb      	ldrh	r3, [r7, #6]
 80001f6:	1ad3      	subs	r3, r2, r3
 80001f8:	b29b      	uxth	r3, r3
 80001fa:	81bb      	strh	r3, [r7, #12]
    int16_t dy = y1 - y0;
 80001fc:	883a      	ldrh	r2, [r7, #0]
 80001fe:	88bb      	ldrh	r3, [r7, #4]
 8000200:	1ad3      	subs	r3, r2, r3
 8000202:	b29b      	uxth	r3, r3
 8000204:	82fb      	strh	r3, [r7, #22]
    int16_t yi = 1;
 8000206:	2301      	movs	r3, #1
 8000208:	82bb      	strh	r3, [r7, #20]

    if (dy < 0) {
 800020a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800020e:	2b00      	cmp	r3, #0
 8000210:	da06      	bge.n	8000220 <_LineLow+0x4c>
        yi = -1;
 8000212:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000216:	82bb      	strh	r3, [r7, #20]
        dy = -dy;
 8000218:	8afb      	ldrh	r3, [r7, #22]
 800021a:	425b      	negs	r3, r3
 800021c:	b29b      	uxth	r3, r3
 800021e:	82fb      	strh	r3, [r7, #22]
    }

    int16_t D = 2*dy - dx;
 8000220:	8afb      	ldrh	r3, [r7, #22]
 8000222:	005b      	lsls	r3, r3, #1
 8000224:	b29a      	uxth	r2, r3
 8000226:	89bb      	ldrh	r3, [r7, #12]
 8000228:	1ad3      	subs	r3, r2, r3
 800022a:	b29b      	uxth	r3, r3
 800022c:	827b      	strh	r3, [r7, #18]
    uint16_t y = y0;
 800022e:	88bb      	ldrh	r3, [r7, #4]
 8000230:	823b      	strh	r3, [r7, #16]

    for(uint16_t x = x0; x <= x1; x++) {
 8000232:	88fb      	ldrh	r3, [r7, #6]
 8000234:	81fb      	strh	r3, [r7, #14]
 8000236:	e01e      	b.n	8000276 <_LineLow+0xa2>
        ST7735S_Pixel(x,y);
 8000238:	8a3a      	ldrh	r2, [r7, #16]
 800023a:	89fb      	ldrh	r3, [r7, #14]
 800023c:	4611      	mov	r1, r2
 800023e:	4618      	mov	r0, r3
 8000240:	f001 fa1e 	bl	8001680 <ST7735S_Pixel>
        if (D > 0) {
 8000244:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000248:	2b00      	cmp	r3, #0
 800024a:	dd0a      	ble.n	8000262 <_LineLow+0x8e>
            y += yi;
 800024c:	8aba      	ldrh	r2, [r7, #20]
 800024e:	8a3b      	ldrh	r3, [r7, #16]
 8000250:	4413      	add	r3, r2
 8000252:	823b      	strh	r3, [r7, #16]
            D -= 2*dx;
 8000254:	8a7a      	ldrh	r2, [r7, #18]
 8000256:	89bb      	ldrh	r3, [r7, #12]
 8000258:	005b      	lsls	r3, r3, #1
 800025a:	b29b      	uxth	r3, r3
 800025c:	1ad3      	subs	r3, r2, r3
 800025e:	b29b      	uxth	r3, r3
 8000260:	827b      	strh	r3, [r7, #18]
        }
        D += 2*dy;
 8000262:	8afb      	ldrh	r3, [r7, #22]
 8000264:	005b      	lsls	r3, r3, #1
 8000266:	b29a      	uxth	r2, r3
 8000268:	8a7b      	ldrh	r3, [r7, #18]
 800026a:	4413      	add	r3, r2
 800026c:	b29b      	uxth	r3, r3
 800026e:	827b      	strh	r3, [r7, #18]
    for(uint16_t x = x0; x <= x1; x++) {
 8000270:	89fb      	ldrh	r3, [r7, #14]
 8000272:	3301      	adds	r3, #1
 8000274:	81fb      	strh	r3, [r7, #14]
 8000276:	89fa      	ldrh	r2, [r7, #14]
 8000278:	887b      	ldrh	r3, [r7, #2]
 800027a:	429a      	cmp	r2, r3
 800027c:	d9dc      	bls.n	8000238 <_LineLow+0x64>
    }
}
 800027e:	bf00      	nop
 8000280:	bf00      	nop
 8000282:	371c      	adds	r7, #28
 8000284:	46bd      	mov	sp, r7
 8000286:	bd90      	pop	{r4, r7, pc}

08000288 <_LineHigh>:

void _LineHigh(uint16_t x0,uint16_t y0, uint16_t x1, uint16_t y1) {
 8000288:	b590      	push	{r4, r7, lr}
 800028a:	b087      	sub	sp, #28
 800028c:	af00      	add	r7, sp, #0
 800028e:	4604      	mov	r4, r0
 8000290:	4608      	mov	r0, r1
 8000292:	4611      	mov	r1, r2
 8000294:	461a      	mov	r2, r3
 8000296:	4623      	mov	r3, r4
 8000298:	80fb      	strh	r3, [r7, #6]
 800029a:	4603      	mov	r3, r0
 800029c:	80bb      	strh	r3, [r7, #4]
 800029e:	460b      	mov	r3, r1
 80002a0:	807b      	strh	r3, [r7, #2]
 80002a2:	4613      	mov	r3, r2
 80002a4:	803b      	strh	r3, [r7, #0]

    int16_t dx = x1 - x0;
 80002a6:	887a      	ldrh	r2, [r7, #2]
 80002a8:	88fb      	ldrh	r3, [r7, #6]
 80002aa:	1ad3      	subs	r3, r2, r3
 80002ac:	b29b      	uxth	r3, r3
 80002ae:	82fb      	strh	r3, [r7, #22]
    int16_t dy = y1 - y0;
 80002b0:	883a      	ldrh	r2, [r7, #0]
 80002b2:	88bb      	ldrh	r3, [r7, #4]
 80002b4:	1ad3      	subs	r3, r2, r3
 80002b6:	b29b      	uxth	r3, r3
 80002b8:	81bb      	strh	r3, [r7, #12]
    int16_t xi = 1;
 80002ba:	2301      	movs	r3, #1
 80002bc:	82bb      	strh	r3, [r7, #20]

    if (dx < 0) {
 80002be:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	da06      	bge.n	80002d4 <_LineHigh+0x4c>
        xi = -1;
 80002c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80002ca:	82bb      	strh	r3, [r7, #20]
        dx = -dx;
 80002cc:	8afb      	ldrh	r3, [r7, #22]
 80002ce:	425b      	negs	r3, r3
 80002d0:	b29b      	uxth	r3, r3
 80002d2:	82fb      	strh	r3, [r7, #22]
    }

    int16_t D = 2*dx - dy;
 80002d4:	8afb      	ldrh	r3, [r7, #22]
 80002d6:	005b      	lsls	r3, r3, #1
 80002d8:	b29a      	uxth	r2, r3
 80002da:	89bb      	ldrh	r3, [r7, #12]
 80002dc:	1ad3      	subs	r3, r2, r3
 80002de:	b29b      	uxth	r3, r3
 80002e0:	827b      	strh	r3, [r7, #18]
    uint16_t x = x0;
 80002e2:	88fb      	ldrh	r3, [r7, #6]
 80002e4:	823b      	strh	r3, [r7, #16]

    for (uint16_t y = y0; y < y1; y++) {
 80002e6:	88bb      	ldrh	r3, [r7, #4]
 80002e8:	81fb      	strh	r3, [r7, #14]
 80002ea:	e01e      	b.n	800032a <_LineHigh+0xa2>
        ST7735S_Pixel(x,y);
 80002ec:	89fa      	ldrh	r2, [r7, #14]
 80002ee:	8a3b      	ldrh	r3, [r7, #16]
 80002f0:	4611      	mov	r1, r2
 80002f2:	4618      	mov	r0, r3
 80002f4:	f001 f9c4 	bl	8001680 <ST7735S_Pixel>
        if (D > 0) {
 80002f8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	dd0a      	ble.n	8000316 <_LineHigh+0x8e>
            x += xi;
 8000300:	8aba      	ldrh	r2, [r7, #20]
 8000302:	8a3b      	ldrh	r3, [r7, #16]
 8000304:	4413      	add	r3, r2
 8000306:	823b      	strh	r3, [r7, #16]
            D -= 2*dy;
 8000308:	8a7a      	ldrh	r2, [r7, #18]
 800030a:	89bb      	ldrh	r3, [r7, #12]
 800030c:	005b      	lsls	r3, r3, #1
 800030e:	b29b      	uxth	r3, r3
 8000310:	1ad3      	subs	r3, r2, r3
 8000312:	b29b      	uxth	r3, r3
 8000314:	827b      	strh	r3, [r7, #18]
        }
        D += 2*dx;
 8000316:	8afb      	ldrh	r3, [r7, #22]
 8000318:	005b      	lsls	r3, r3, #1
 800031a:	b29a      	uxth	r2, r3
 800031c:	8a7b      	ldrh	r3, [r7, #18]
 800031e:	4413      	add	r3, r2
 8000320:	b29b      	uxth	r3, r3
 8000322:	827b      	strh	r3, [r7, #18]
    for (uint16_t y = y0; y < y1; y++) {
 8000324:	89fb      	ldrh	r3, [r7, #14]
 8000326:	3301      	adds	r3, #1
 8000328:	81fb      	strh	r3, [r7, #14]
 800032a:	89fa      	ldrh	r2, [r7, #14]
 800032c:	883b      	ldrh	r3, [r7, #0]
 800032e:	429a      	cmp	r2, r3
 8000330:	d3dc      	bcc.n	80002ec <_LineHigh+0x64>
    }
}
 8000332:	bf00      	nop
 8000334:	bf00      	nop
 8000336:	371c      	adds	r7, #28
 8000338:	46bd      	mov	sp, r7
 800033a:	bd90      	pop	{r4, r7, pc}

0800033c <drawLine>:

void drawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 800033c:	b590      	push	{r4, r7, lr}
 800033e:	b085      	sub	sp, #20
 8000340:	af00      	add	r7, sp, #0
 8000342:	4604      	mov	r4, r0
 8000344:	4608      	mov	r0, r1
 8000346:	4611      	mov	r1, r2
 8000348:	461a      	mov	r2, r3
 800034a:	4623      	mov	r3, r4
 800034c:	80fb      	strh	r3, [r7, #6]
 800034e:	4603      	mov	r3, r0
 8000350:	80bb      	strh	r3, [r7, #4]
 8000352:	460b      	mov	r3, r1
 8000354:	807b      	strh	r3, [r7, #2]
 8000356:	4613      	mov	r3, r2
 8000358:	803b      	strh	r3, [r7, #0]

    uint16_t abs_y = abs(y1 - y0);
 800035a:	883a      	ldrh	r2, [r7, #0]
 800035c:	88bb      	ldrh	r3, [r7, #4]
 800035e:	1ad3      	subs	r3, r2, r3
 8000360:	2b00      	cmp	r3, #0
 8000362:	bfb8      	it	lt
 8000364:	425b      	neglt	r3, r3
 8000366:	81fb      	strh	r3, [r7, #14]
    uint16_t abs_x = abs(x1 - x0);
 8000368:	887a      	ldrh	r2, [r7, #2]
 800036a:	88fb      	ldrh	r3, [r7, #6]
 800036c:	1ad3      	subs	r3, r2, r3
 800036e:	2b00      	cmp	r3, #0
 8000370:	bfb8      	it	lt
 8000372:	425b      	neglt	r3, r3
 8000374:	81bb      	strh	r3, [r7, #12]

    if (abs_y <= abs_x) {
 8000376:	89fa      	ldrh	r2, [r7, #14]
 8000378:	89bb      	ldrh	r3, [r7, #12]
 800037a:	429a      	cmp	r2, r3
 800037c:	d810      	bhi.n	80003a0 <drawLine+0x64>
        if (x0 > x1)
 800037e:	88fa      	ldrh	r2, [r7, #6]
 8000380:	887b      	ldrh	r3, [r7, #2]
 8000382:	429a      	cmp	r2, r3
 8000384:	d906      	bls.n	8000394 <drawLine+0x58>
            _LineLow(x1, y1, x0, y0);
 8000386:	88bb      	ldrh	r3, [r7, #4]
 8000388:	88fa      	ldrh	r2, [r7, #6]
 800038a:	8839      	ldrh	r1, [r7, #0]
 800038c:	8878      	ldrh	r0, [r7, #2]
 800038e:	f7ff ff21 	bl	80001d4 <_LineLow>
 8000392:	e005      	b.n	80003a0 <drawLine+0x64>
        else
            _LineLow(x0, y0, x1, y1);
 8000394:	883b      	ldrh	r3, [r7, #0]
 8000396:	887a      	ldrh	r2, [r7, #2]
 8000398:	88b9      	ldrh	r1, [r7, #4]
 800039a:	88f8      	ldrh	r0, [r7, #6]
 800039c:	f7ff ff1a 	bl	80001d4 <_LineLow>
    }
    if (abs_y >= abs_x) {
 80003a0:	89fa      	ldrh	r2, [r7, #14]
 80003a2:	89bb      	ldrh	r3, [r7, #12]
 80003a4:	429a      	cmp	r2, r3
 80003a6:	d310      	bcc.n	80003ca <drawLine+0x8e>
        if (y0 > y1)
 80003a8:	88ba      	ldrh	r2, [r7, #4]
 80003aa:	883b      	ldrh	r3, [r7, #0]
 80003ac:	429a      	cmp	r2, r3
 80003ae:	d906      	bls.n	80003be <drawLine+0x82>
            _LineHigh(x1, y1, x0, y0);
 80003b0:	88bb      	ldrh	r3, [r7, #4]
 80003b2:	88fa      	ldrh	r2, [r7, #6]
 80003b4:	8839      	ldrh	r1, [r7, #0]
 80003b6:	8878      	ldrh	r0, [r7, #2]
 80003b8:	f7ff ff66 	bl	8000288 <_LineHigh>
        else
            _LineHigh(x0, y0, x1, y1);
    }
}
 80003bc:	e005      	b.n	80003ca <drawLine+0x8e>
            _LineHigh(x0, y0, x1, y1);
 80003be:	883b      	ldrh	r3, [r7, #0]
 80003c0:	887a      	ldrh	r2, [r7, #2]
 80003c2:	88b9      	ldrh	r1, [r7, #4]
 80003c4:	88f8      	ldrh	r0, [r7, #6]
 80003c6:	f7ff ff5f 	bl	8000288 <_LineHigh>
}
 80003ca:	bf00      	nop
 80003cc:	3714      	adds	r7, #20
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bd90      	pop	{r4, r7, pc}

080003d2 <filledRect>:
    drawLine(x, y2, x2, y2);
    drawLine(x,  y,  x, y2);
    drawLine(x2, y, x2, y2);
}

void filledRect(uint16_t x, uint16_t y, uint16_t x2, uint16_t y2) {
 80003d2:	b590      	push	{r4, r7, lr}
 80003d4:	b085      	sub	sp, #20
 80003d6:	af00      	add	r7, sp, #0
 80003d8:	4604      	mov	r4, r0
 80003da:	4608      	mov	r0, r1
 80003dc:	4611      	mov	r1, r2
 80003de:	461a      	mov	r2, r3
 80003e0:	4623      	mov	r3, r4
 80003e2:	80fb      	strh	r3, [r7, #6]
 80003e4:	4603      	mov	r3, r0
 80003e6:	80bb      	strh	r3, [r7, #4]
 80003e8:	460b      	mov	r3, r1
 80003ea:	807b      	strh	r3, [r7, #2]
 80003ec:	4613      	mov	r3, r2
 80003ee:	803b      	strh	r3, [r7, #0]

    if (x > x2) { uint16_t tmp = x; x = x2; x2 = tmp; }
 80003f0:	88fa      	ldrh	r2, [r7, #6]
 80003f2:	887b      	ldrh	r3, [r7, #2]
 80003f4:	429a      	cmp	r2, r3
 80003f6:	d905      	bls.n	8000404 <filledRect+0x32>
 80003f8:	88fb      	ldrh	r3, [r7, #6]
 80003fa:	817b      	strh	r3, [r7, #10]
 80003fc:	887b      	ldrh	r3, [r7, #2]
 80003fe:	80fb      	strh	r3, [r7, #6]
 8000400:	897b      	ldrh	r3, [r7, #10]
 8000402:	807b      	strh	r3, [r7, #2]
    if (y > y2) { uint16_t tmp = y; y = y2; y2 = tmp; }
 8000404:	88ba      	ldrh	r2, [r7, #4]
 8000406:	883b      	ldrh	r3, [r7, #0]
 8000408:	429a      	cmp	r2, r3
 800040a:	d905      	bls.n	8000418 <filledRect+0x46>
 800040c:	88bb      	ldrh	r3, [r7, #4]
 800040e:	813b      	strh	r3, [r7, #8]
 8000410:	883b      	ldrh	r3, [r7, #0]
 8000412:	80bb      	strh	r3, [r7, #4]
 8000414:	893b      	ldrh	r3, [r7, #8]
 8000416:	803b      	strh	r3, [r7, #0]

    /* fast ergonomic grid fill */
    if ( abs(x - x2) < abs(y - y2) ) {
 8000418:	88fa      	ldrh	r2, [r7, #6]
 800041a:	887b      	ldrh	r3, [r7, #2]
 800041c:	1ad3      	subs	r3, r2, r3
 800041e:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000422:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000426:	88b9      	ldrh	r1, [r7, #4]
 8000428:	883b      	ldrh	r3, [r7, #0]
 800042a:	1acb      	subs	r3, r1, r3
 800042c:	2b00      	cmp	r3, #0
 800042e:	bfb8      	it	lt
 8000430:	425b      	neglt	r3, r3
 8000432:	429a      	cmp	r2, r3
 8000434:	da28      	bge.n	8000488 <filledRect+0xb6>
        uint16_t xl = x2 - ((abs(x - x2) & 1) ? 0 : 1);
 8000436:	88fa      	ldrh	r2, [r7, #6]
 8000438:	887b      	ldrh	r3, [r7, #2]
 800043a:	1ad3      	subs	r3, r2, r3
 800043c:	2b00      	cmp	r3, #0
 800043e:	bfb8      	it	lt
 8000440:	425b      	neglt	r3, r3
 8000442:	f003 0301 	and.w	r3, r3, #1
 8000446:	2b00      	cmp	r3, #0
 8000448:	bf0c      	ite	eq
 800044a:	2301      	moveq	r3, #1
 800044c:	2300      	movne	r3, #0
 800044e:	b2db      	uxtb	r3, r3
 8000450:	461a      	mov	r2, r3
 8000452:	887b      	ldrh	r3, [r7, #2]
 8000454:	1a9b      	subs	r3, r3, r2
 8000456:	81fb      	strh	r3, [r7, #14]
        while (x < x2)  {
 8000458:	e011      	b.n	800047e <filledRect+0xac>
            drawLine( x, y, x, y2 );
 800045a:	883b      	ldrh	r3, [r7, #0]
 800045c:	88fa      	ldrh	r2, [r7, #6]
 800045e:	88b9      	ldrh	r1, [r7, #4]
 8000460:	88f8      	ldrh	r0, [r7, #6]
 8000462:	f7ff ff6b 	bl	800033c <drawLine>
            drawLine( xl, y, xl, y2 );
 8000466:	883b      	ldrh	r3, [r7, #0]
 8000468:	89fa      	ldrh	r2, [r7, #14]
 800046a:	88b9      	ldrh	r1, [r7, #4]
 800046c:	89f8      	ldrh	r0, [r7, #14]
 800046e:	f7ff ff65 	bl	800033c <drawLine>
            x+=2;
 8000472:	88fb      	ldrh	r3, [r7, #6]
 8000474:	3302      	adds	r3, #2
 8000476:	80fb      	strh	r3, [r7, #6]
            xl-=2;
 8000478:	89fb      	ldrh	r3, [r7, #14]
 800047a:	3b02      	subs	r3, #2
 800047c:	81fb      	strh	r3, [r7, #14]
        while (x < x2)  {
 800047e:	88fa      	ldrh	r2, [r7, #6]
 8000480:	887b      	ldrh	r3, [r7, #2]
 8000482:	429a      	cmp	r2, r3
 8000484:	d3e9      	bcc.n	800045a <filledRect+0x88>
            drawLine( x, yl, x2, yl );
            y+=2;
            yl-=2;
        }
    }
}
 8000486:	e027      	b.n	80004d8 <filledRect+0x106>
        uint16_t yl = y2 - ((abs(y - y2) & 1) ? 0 : 1);
 8000488:	88ba      	ldrh	r2, [r7, #4]
 800048a:	883b      	ldrh	r3, [r7, #0]
 800048c:	1ad3      	subs	r3, r2, r3
 800048e:	2b00      	cmp	r3, #0
 8000490:	bfb8      	it	lt
 8000492:	425b      	neglt	r3, r3
 8000494:	f003 0301 	and.w	r3, r3, #1
 8000498:	2b00      	cmp	r3, #0
 800049a:	bf0c      	ite	eq
 800049c:	2301      	moveq	r3, #1
 800049e:	2300      	movne	r3, #0
 80004a0:	b2db      	uxtb	r3, r3
 80004a2:	461a      	mov	r2, r3
 80004a4:	883b      	ldrh	r3, [r7, #0]
 80004a6:	1a9b      	subs	r3, r3, r2
 80004a8:	81bb      	strh	r3, [r7, #12]
        while (y < y2)  {
 80004aa:	e011      	b.n	80004d0 <filledRect+0xfe>
            drawLine( x, y, x2, y );
 80004ac:	88bb      	ldrh	r3, [r7, #4]
 80004ae:	887a      	ldrh	r2, [r7, #2]
 80004b0:	88b9      	ldrh	r1, [r7, #4]
 80004b2:	88f8      	ldrh	r0, [r7, #6]
 80004b4:	f7ff ff42 	bl	800033c <drawLine>
            drawLine( x, yl, x2, yl );
 80004b8:	89bb      	ldrh	r3, [r7, #12]
 80004ba:	887a      	ldrh	r2, [r7, #2]
 80004bc:	89b9      	ldrh	r1, [r7, #12]
 80004be:	88f8      	ldrh	r0, [r7, #6]
 80004c0:	f7ff ff3c 	bl	800033c <drawLine>
            y+=2;
 80004c4:	88bb      	ldrh	r3, [r7, #4]
 80004c6:	3302      	adds	r3, #2
 80004c8:	80bb      	strh	r3, [r7, #4]
            yl-=2;
 80004ca:	89bb      	ldrh	r3, [r7, #12]
 80004cc:	3b02      	subs	r3, #2
 80004ce:	81bb      	strh	r3, [r7, #12]
        while (y < y2)  {
 80004d0:	88ba      	ldrh	r2, [r7, #4]
 80004d2:	883b      	ldrh	r3, [r7, #0]
 80004d4:	429a      	cmp	r2, r3
 80004d6:	d3e9      	bcc.n	80004ac <filledRect+0xda>
}
 80004d8:	bf00      	nop
 80004da:	3714      	adds	r7, #20
 80004dc:	46bd      	mov	sp, r7
 80004de:	bd90      	pop	{r4, r7, pc}

080004e0 <fillScreen>:


void fillScreen(void) {
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
    filledRect(0,0,WIDTH, HEIGHT);
 80004e4:	4b05      	ldr	r3, [pc, #20]	@ (80004fc <fillScreen+0x1c>)
 80004e6:	881a      	ldrh	r2, [r3, #0]
 80004e8:	4b05      	ldr	r3, [pc, #20]	@ (8000500 <fillScreen+0x20>)
 80004ea:	881b      	ldrh	r3, [r3, #0]
 80004ec:	2100      	movs	r1, #0
 80004ee:	2000      	movs	r0, #0
 80004f0:	f7ff ff6f 	bl	80003d2 <filledRect>
    flushBuffer();
 80004f4:	f7ff fe68 	bl	80001c8 <flushBuffer>
}
 80004f8:	bf00      	nop
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	2000041a 	.word	0x2000041a
 8000500:	2000041c 	.word	0x2000041c

08000504 <setFont>:
    uint8_t  *glyphs;
} __attribute__((packed)) font_t;

font_t pfont;

void setFont(uint8_t *f) {
 8000504:	b480      	push	{r7}
 8000506:	b085      	sub	sp, #20
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
    uint8_t i;

    pfont.gi = (glyph_info_t *)f;
 800050c:	4a11      	ldr	r2, [pc, #68]	@ (8000554 <setFont+0x50>)
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	6013      	str	r3, [r2, #0]
    for(i = 0; (uint8_t)pfont.gi->range[i].first != 0 || i == 0; i++);
 8000512:	2300      	movs	r3, #0
 8000514:	73fb      	strb	r3, [r7, #15]
 8000516:	e002      	b.n	800051e <setFont+0x1a>
 8000518:	7bfb      	ldrb	r3, [r7, #15]
 800051a:	3301      	adds	r3, #1
 800051c:	73fb      	strb	r3, [r7, #15]
 800051e:	4b0d      	ldr	r3, [pc, #52]	@ (8000554 <setFont+0x50>)
 8000520:	681a      	ldr	r2, [r3, #0]
 8000522:	7bfb      	ldrb	r3, [r7, #15]
 8000524:	009b      	lsls	r3, r3, #2
 8000526:	4413      	add	r3, r2
 8000528:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800052c:	b29b      	uxth	r3, r3
 800052e:	b2db      	uxtb	r3, r3
 8000530:	2b00      	cmp	r3, #0
 8000532:	d1f1      	bne.n	8000518 <setFont+0x14>
 8000534:	7bfb      	ldrb	r3, [r7, #15]
 8000536:	2b00      	cmp	r3, #0
 8000538:	d0ee      	beq.n	8000518 <setFont+0x14>
    pfont.glyphs = (uint8_t *)f + sizeof(glyph_info_t) +
        i*sizeof(ch_range_t) + sizeof(uint8_t);
 800053a:	7bfb      	ldrb	r3, [r7, #15]
 800053c:	009b      	lsls	r3, r3, #2
 800053e:	3306      	adds	r3, #6
 8000540:	687a      	ldr	r2, [r7, #4]
 8000542:	4413      	add	r3, r2
    pfont.glyphs = (uint8_t *)f + sizeof(glyph_info_t) +
 8000544:	4a03      	ldr	r2, [pc, #12]	@ (8000554 <setFont+0x50>)
 8000546:	6053      	str	r3, [r2, #4]
}
 8000548:	bf00      	nop
 800054a:	3714      	adds	r7, #20
 800054c:	46bd      	mov	sp, r7
 800054e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000552:	4770      	bx	lr
 8000554:	200004d0 	.word	0x200004d0

08000558 <_lookupGlyph>:

uint8_t *_lookupGlyph(uint16_t glyph) {
 8000558:	b480      	push	{r7}
 800055a:	b085      	sub	sp, #20
 800055c:	af00      	add	r7, sp, #0
 800055e:	4603      	mov	r3, r0
 8000560:	80fb      	strh	r3, [r7, #6]

    uint16_t glnr = 0;
 8000562:	2300      	movs	r3, #0
 8000564:	81fb      	strh	r3, [r7, #14]

    uint8_t bwidth = (pfont.gi->bbox.width)/8;
 8000566:	4b39      	ldr	r3, [pc, #228]	@ (800064c <_lookupGlyph+0xf4>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	785b      	ldrb	r3, [r3, #1]
 800056c:	08db      	lsrs	r3, r3, #3
 800056e:	737b      	strb	r3, [r7, #13]
    if (pfont.gi->bbox.width % 8)
 8000570:	4b36      	ldr	r3, [pc, #216]	@ (800064c <_lookupGlyph+0xf4>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	785b      	ldrb	r3, [r3, #1]
 8000576:	f003 0307 	and.w	r3, r3, #7
 800057a:	b2db      	uxtb	r3, r3
 800057c:	2b00      	cmp	r3, #0
 800057e:	d002      	beq.n	8000586 <_lookupGlyph+0x2e>
        bwidth++;
 8000580:	7b7b      	ldrb	r3, [r7, #13]
 8000582:	3301      	adds	r3, #1
 8000584:	737b      	strb	r3, [r7, #13]

    for(uint16_t i = 0; (uint8_t)pfont.gi->range[i].first != 0 || i == 0; i++) {
 8000586:	2300      	movs	r3, #0
 8000588:	817b      	strh	r3, [r7, #10]
 800058a:	e04a      	b.n	8000622 <_lookupGlyph+0xca>
        if (glyph >= pfont.gi->range[i].first && glyph <= pfont.gi->range[i].last) {
 800058c:	4b2f      	ldr	r3, [pc, #188]	@ (800064c <_lookupGlyph+0xf4>)
 800058e:	681a      	ldr	r2, [r3, #0]
 8000590:	897b      	ldrh	r3, [r7, #10]
 8000592:	009b      	lsls	r3, r3, #2
 8000594:	4413      	add	r3, r2
 8000596:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800059a:	b29b      	uxth	r3, r3
 800059c:	88fa      	ldrh	r2, [r7, #6]
 800059e:	429a      	cmp	r2, r3
 80005a0:	d325      	bcc.n	80005ee <_lookupGlyph+0x96>
 80005a2:	4b2a      	ldr	r3, [pc, #168]	@ (800064c <_lookupGlyph+0xf4>)
 80005a4:	681a      	ldr	r2, [r3, #0]
 80005a6:	897b      	ldrh	r3, [r7, #10]
 80005a8:	009b      	lsls	r3, r3, #2
 80005aa:	4413      	add	r3, r2
 80005ac:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 80005b0:	b29b      	uxth	r3, r3
 80005b2:	88fa      	ldrh	r2, [r7, #6]
 80005b4:	429a      	cmp	r2, r3
 80005b6:	d81a      	bhi.n	80005ee <_lookupGlyph+0x96>
            glnr += glyph - pfont.gi->range[i].first;
 80005b8:	4b24      	ldr	r3, [pc, #144]	@ (800064c <_lookupGlyph+0xf4>)
 80005ba:	681a      	ldr	r2, [r3, #0]
 80005bc:	897b      	ldrh	r3, [r7, #10]
 80005be:	009b      	lsls	r3, r3, #2
 80005c0:	4413      	add	r3, r2
 80005c2:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 80005c6:	b29b      	uxth	r3, r3
 80005c8:	88fa      	ldrh	r2, [r7, #6]
 80005ca:	1ad3      	subs	r3, r2, r3
 80005cc:	b29a      	uxth	r2, r3
 80005ce:	89fb      	ldrh	r3, [r7, #14]
 80005d0:	4413      	add	r3, r2
 80005d2:	81fb      	strh	r3, [r7, #14]
            return &pfont.glyphs[bwidth * glnr * pfont.gi->pixel_size];
 80005d4:	4b1d      	ldr	r3, [pc, #116]	@ (800064c <_lookupGlyph+0xf4>)
 80005d6:	685b      	ldr	r3, [r3, #4]
 80005d8:	7b7a      	ldrb	r2, [r7, #13]
 80005da:	89f9      	ldrh	r1, [r7, #14]
 80005dc:	fb01 f202 	mul.w	r2, r1, r2
 80005e0:	491a      	ldr	r1, [pc, #104]	@ (800064c <_lookupGlyph+0xf4>)
 80005e2:	6809      	ldr	r1, [r1, #0]
 80005e4:	7809      	ldrb	r1, [r1, #0]
 80005e6:	fb01 f202 	mul.w	r2, r1, r2
 80005ea:	4413      	add	r3, r2
 80005ec:	e028      	b.n	8000640 <_lookupGlyph+0xe8>
        }
        glnr += pfont.gi->range[i].last - pfont.gi->range[i].first + 1;
 80005ee:	4b17      	ldr	r3, [pc, #92]	@ (800064c <_lookupGlyph+0xf4>)
 80005f0:	681a      	ldr	r2, [r3, #0]
 80005f2:	897b      	ldrh	r3, [r7, #10]
 80005f4:	009b      	lsls	r3, r3, #2
 80005f6:	4413      	add	r3, r2
 80005f8:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 80005fc:	b29a      	uxth	r2, r3
 80005fe:	4b13      	ldr	r3, [pc, #76]	@ (800064c <_lookupGlyph+0xf4>)
 8000600:	6819      	ldr	r1, [r3, #0]
 8000602:	897b      	ldrh	r3, [r7, #10]
 8000604:	009b      	lsls	r3, r3, #2
 8000606:	440b      	add	r3, r1
 8000608:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800060c:	b29b      	uxth	r3, r3
 800060e:	1ad3      	subs	r3, r2, r3
 8000610:	b29a      	uxth	r2, r3
 8000612:	89fb      	ldrh	r3, [r7, #14]
 8000614:	4413      	add	r3, r2
 8000616:	b29b      	uxth	r3, r3
 8000618:	3301      	adds	r3, #1
 800061a:	81fb      	strh	r3, [r7, #14]
    for(uint16_t i = 0; (uint8_t)pfont.gi->range[i].first != 0 || i == 0; i++) {
 800061c:	897b      	ldrh	r3, [r7, #10]
 800061e:	3301      	adds	r3, #1
 8000620:	817b      	strh	r3, [r7, #10]
 8000622:	4b0a      	ldr	r3, [pc, #40]	@ (800064c <_lookupGlyph+0xf4>)
 8000624:	681a      	ldr	r2, [r3, #0]
 8000626:	897b      	ldrh	r3, [r7, #10]
 8000628:	009b      	lsls	r3, r3, #2
 800062a:	4413      	add	r3, r2
 800062c:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8000630:	b29b      	uxth	r3, r3
 8000632:	b2db      	uxtb	r3, r3
 8000634:	2b00      	cmp	r3, #0
 8000636:	d1a9      	bne.n	800058c <_lookupGlyph+0x34>
 8000638:	897b      	ldrh	r3, [r7, #10]
 800063a:	2b00      	cmp	r3, #0
 800063c:	d0a6      	beq.n	800058c <_lookupGlyph+0x34>
    }
    return NULL;
 800063e:	2300      	movs	r3, #0
}
 8000640:	4618      	mov	r0, r3
 8000642:	3714      	adds	r7, #20
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr
 800064c:	200004d0 	.word	0x200004d0

08000650 <drawGlyph>:

void drawGlyph(uint16_t xx, uint16_t yy, uint16_t c) {
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af00      	add	r7, sp, #0
 8000656:	4603      	mov	r3, r0
 8000658:	80fb      	strh	r3, [r7, #6]
 800065a:	460b      	mov	r3, r1
 800065c:	80bb      	strh	r3, [r7, #4]
 800065e:	4613      	mov	r3, r2
 8000660:	807b      	strh	r3, [r7, #2]
    uint8_t *glyph = _lookupGlyph(c);
 8000662:	887b      	ldrh	r3, [r7, #2]
 8000664:	4618      	mov	r0, r3
 8000666:	f7ff ff77 	bl	8000558 <_lookupGlyph>
 800066a:	60f8      	str	r0, [r7, #12]

    if (glyph == NULL)
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	2b00      	cmp	r3, #0
 8000670:	d050      	beq.n	8000714 <drawGlyph+0xc4>
        return;

    for(uint8_t h = 0; h < pfont.gi->pixel_size; h++) {
 8000672:	2300      	movs	r3, #0
 8000674:	72fb      	strb	r3, [r7, #11]
 8000676:	e046      	b.n	8000706 <drawGlyph+0xb6>
        uint8_t row;
        for (uint8_t x = 0; x < pfont.gi->bbox.width; x++) {
 8000678:	2300      	movs	r3, #0
 800067a:	727b      	strb	r3, [r7, #9]
 800067c:	e03a      	b.n	80006f4 <drawGlyph+0xa4>
            if (x % 8 == 0)
 800067e:	7a7b      	ldrb	r3, [r7, #9]
 8000680:	f003 0307 	and.w	r3, r3, #7
 8000684:	b2db      	uxtb	r3, r3
 8000686:	2b00      	cmp	r3, #0
 8000688:	d104      	bne.n	8000694 <drawGlyph+0x44>
                row = *glyph++;
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	1c5a      	adds	r2, r3, #1
 800068e:	60fa      	str	r2, [r7, #12]
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	72bb      	strb	r3, [r7, #10]
            if (row & ( 1 << (7-(x % 8)))) {
 8000694:	7aba      	ldrb	r2, [r7, #10]
 8000696:	7a7b      	ldrb	r3, [r7, #9]
 8000698:	43db      	mvns	r3, r3
 800069a:	f003 0307 	and.w	r3, r3, #7
 800069e:	fa42 f303 	asr.w	r3, r2, r3
 80006a2:	f003 0301 	and.w	r3, r3, #1
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d00d      	beq.n	80006c6 <drawGlyph+0x76>
                ST7735S_Pixel(xx+x, yy+h);
 80006aa:	7a7b      	ldrb	r3, [r7, #9]
 80006ac:	b29a      	uxth	r2, r3
 80006ae:	88fb      	ldrh	r3, [r7, #6]
 80006b0:	4413      	add	r3, r2
 80006b2:	b298      	uxth	r0, r3
 80006b4:	7afb      	ldrb	r3, [r7, #11]
 80006b6:	b29a      	uxth	r2, r3
 80006b8:	88bb      	ldrh	r3, [r7, #4]
 80006ba:	4413      	add	r3, r2
 80006bc:	b29b      	uxth	r3, r3
 80006be:	4619      	mov	r1, r3
 80006c0:	f000 ffde 	bl	8001680 <ST7735S_Pixel>
 80006c4:	e013      	b.n	80006ee <drawGlyph+0x9e>
            } else {
                if (bg_transparent == false) {
 80006c6:	4b15      	ldr	r3, [pc, #84]	@ (800071c <drawGlyph+0xcc>)
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	f083 0301 	eor.w	r3, r3, #1
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d00c      	beq.n	80006ee <drawGlyph+0x9e>
                    ST7735S_bgPixel(xx+x, yy+h);
 80006d4:	7a7b      	ldrb	r3, [r7, #9]
 80006d6:	b29a      	uxth	r2, r3
 80006d8:	88fb      	ldrh	r3, [r7, #6]
 80006da:	4413      	add	r3, r2
 80006dc:	b298      	uxth	r0, r3
 80006de:	7afb      	ldrb	r3, [r7, #11]
 80006e0:	b29a      	uxth	r2, r3
 80006e2:	88bb      	ldrh	r3, [r7, #4]
 80006e4:	4413      	add	r3, r2
 80006e6:	b29b      	uxth	r3, r3
 80006e8:	4619      	mov	r1, r3
 80006ea:	f000 ffe9 	bl	80016c0 <ST7735S_bgPixel>
        for (uint8_t x = 0; x < pfont.gi->bbox.width; x++) {
 80006ee:	7a7b      	ldrb	r3, [r7, #9]
 80006f0:	3301      	adds	r3, #1
 80006f2:	727b      	strb	r3, [r7, #9]
 80006f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000720 <drawGlyph+0xd0>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	785b      	ldrb	r3, [r3, #1]
 80006fa:	7a7a      	ldrb	r2, [r7, #9]
 80006fc:	429a      	cmp	r2, r3
 80006fe:	d3be      	bcc.n	800067e <drawGlyph+0x2e>
    for(uint8_t h = 0; h < pfont.gi->pixel_size; h++) {
 8000700:	7afb      	ldrb	r3, [r7, #11]
 8000702:	3301      	adds	r3, #1
 8000704:	72fb      	strb	r3, [r7, #11]
 8000706:	4b06      	ldr	r3, [pc, #24]	@ (8000720 <drawGlyph+0xd0>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	7afa      	ldrb	r2, [r7, #11]
 800070e:	429a      	cmp	r2, r3
 8000710:	d3b2      	bcc.n	8000678 <drawGlyph+0x28>
 8000712:	e000      	b.n	8000716 <drawGlyph+0xc6>
        return;
 8000714:	bf00      	nop
                }
            }
        }
    }
}
 8000716:	3710      	adds	r7, #16
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	200004cc 	.word	0x200004cc
 8000720:	200004d0 	.word	0x200004d0

08000724 <drawText>:

void drawText(uint16_t x, uint16_t y, const char *t) {
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	603a      	str	r2, [r7, #0]
 800072e:	80fb      	strh	r3, [r7, #6]
 8000730:	460b      	mov	r3, r1
 8000732:	80bb      	strh	r3, [r7, #4]
    while (*t) {
 8000734:	e010      	b.n	8000758 <drawText+0x34>
        drawGlyph(x,y, *t++);
 8000736:	683b      	ldr	r3, [r7, #0]
 8000738:	1c5a      	adds	r2, r3, #1
 800073a:	603a      	str	r2, [r7, #0]
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	461a      	mov	r2, r3
 8000740:	88b9      	ldrh	r1, [r7, #4]
 8000742:	88fb      	ldrh	r3, [r7, #6]
 8000744:	4618      	mov	r0, r3
 8000746:	f7ff ff83 	bl	8000650 <drawGlyph>
        x += pfont.gi->bbox.width;
 800074a:	4b08      	ldr	r3, [pc, #32]	@ (800076c <drawText+0x48>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	785b      	ldrb	r3, [r3, #1]
 8000750:	461a      	mov	r2, r3
 8000752:	88fb      	ldrh	r3, [r7, #6]
 8000754:	4413      	add	r3, r2
 8000756:	80fb      	strh	r3, [r7, #6]
    while (*t) {
 8000758:	683b      	ldr	r3, [r7, #0]
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d1ea      	bne.n	8000736 <drawText+0x12>
    }
}
 8000760:	bf00      	nop
 8000762:	bf00      	nop
 8000764:	3708      	adds	r7, #8
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	200004d0 	.word	0x200004d0

08000770 <setColorC>:

/******************************************************************************
  Colors
 *******************************************************************************/

void setColorC(color565_t c) {
 8000770:	b480      	push	{r7}
 8000772:	b083      	sub	sp, #12
 8000774:	af00      	add	r7, sp, #0
 8000776:	80b8      	strh	r0, [r7, #4]
    // color.u16 = __builtin_bswap16(c.u16);
    // color.u16 = (c.g << 6 | c.r) << 8 | (c.b << 3 | c.g >> 3);
    color.u[0] = c.u[1];
 8000778:	797a      	ldrb	r2, [r7, #5]
 800077a:	4b05      	ldr	r3, [pc, #20]	@ (8000790 <setColorC+0x20>)
 800077c:	701a      	strb	r2, [r3, #0]
    color.u[1] = c.u[0];
 800077e:	793a      	ldrb	r2, [r7, #4]
 8000780:	4b03      	ldr	r3, [pc, #12]	@ (8000790 <setColorC+0x20>)
 8000782:	705a      	strb	r2, [r3, #1]
}
 8000784:	bf00      	nop
 8000786:	370c      	adds	r7, #12
 8000788:	46bd      	mov	sp, r7
 800078a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078e:	4770      	bx	lr
 8000790:	20000854 	.word	0x20000854

08000794 <setbgColorC>:

void setbgColorC(color565_t c) {
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
 800079a:	80b8      	strh	r0, [r7, #4]
    // bg_color.u16 = __builtin_bswap16(c.u16);
    // bg_color.u16 = (c.g << 6 | c.r) << 8 | (c.b << 3 | c.g >> 3);
    // bg_color.u16 = c.u[0] << 8 | c.u[1];
    bg_color.u[0] = c.u[1];
 800079c:	797a      	ldrb	r2, [r7, #5]
 800079e:	4b05      	ldr	r3, [pc, #20]	@ (80007b4 <setbgColorC+0x20>)
 80007a0:	701a      	strb	r2, [r3, #0]
    bg_color.u[1] = c.u[0];
 80007a2:	793a      	ldrb	r2, [r7, #4]
 80007a4:	4b03      	ldr	r3, [pc, #12]	@ (80007b4 <setbgColorC+0x20>)
 80007a6:	705a      	strb	r2, [r3, #1]
}
 80007a8:	bf00      	nop
 80007aa:	370c      	adds	r7, #12
 80007ac:	46bd      	mov	sp, r7
 80007ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b2:	4770      	bx	lr
 80007b4:	20000858 	.word	0x20000858

080007b8 <setColor>:

void setColor(uint8_t r, uint8_t g, uint8_t b) {
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
 80007be:	4603      	mov	r3, r0
 80007c0:	71fb      	strb	r3, [r7, #7]
 80007c2:	460b      	mov	r3, r1
 80007c4:	71bb      	strb	r3, [r7, #6]
 80007c6:	4613      	mov	r3, r2
 80007c8:	717b      	strb	r3, [r7, #5]
    setColorC((color565_t){ .r = r, .g = g, .b = b });
 80007ca:	79fb      	ldrb	r3, [r7, #7]
 80007cc:	f003 031f 	and.w	r3, r3, #31
 80007d0:	b2da      	uxtb	r2, r3
 80007d2:	7b3b      	ldrb	r3, [r7, #12]
 80007d4:	f362 0304 	bfi	r3, r2, #0, #5
 80007d8:	733b      	strb	r3, [r7, #12]
 80007da:	79bb      	ldrb	r3, [r7, #6]
 80007dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80007e0:	b2da      	uxtb	r2, r3
 80007e2:	89bb      	ldrh	r3, [r7, #12]
 80007e4:	f362 134a 	bfi	r3, r2, #5, #6
 80007e8:	81bb      	strh	r3, [r7, #12]
 80007ea:	797b      	ldrb	r3, [r7, #5]
 80007ec:	f003 031f 	and.w	r3, r3, #31
 80007f0:	b2da      	uxtb	r2, r3
 80007f2:	7b7b      	ldrb	r3, [r7, #13]
 80007f4:	f362 03c7 	bfi	r3, r2, #3, #5
 80007f8:	737b      	strb	r3, [r7, #13]
 80007fa:	68f8      	ldr	r0, [r7, #12]
 80007fc:	f7ff ffb8 	bl	8000770 <setColorC>
}
 8000800:	bf00      	nop
 8000802:	3710      	adds	r7, #16
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}

08000808 <setbgColor>:

void setbgColor(uint8_t r, uint8_t g, uint8_t b) {
 8000808:	b580      	push	{r7, lr}
 800080a:	b084      	sub	sp, #16
 800080c:	af00      	add	r7, sp, #0
 800080e:	4603      	mov	r3, r0
 8000810:	71fb      	strb	r3, [r7, #7]
 8000812:	460b      	mov	r3, r1
 8000814:	71bb      	strb	r3, [r7, #6]
 8000816:	4613      	mov	r3, r2
 8000818:	717b      	strb	r3, [r7, #5]
    setbgColorC((color565_t){ .r = r, .g = g, .b = b });
 800081a:	79fb      	ldrb	r3, [r7, #7]
 800081c:	f003 031f 	and.w	r3, r3, #31
 8000820:	b2da      	uxtb	r2, r3
 8000822:	7b3b      	ldrb	r3, [r7, #12]
 8000824:	f362 0304 	bfi	r3, r2, #0, #5
 8000828:	733b      	strb	r3, [r7, #12]
 800082a:	79bb      	ldrb	r3, [r7, #6]
 800082c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000830:	b2da      	uxtb	r2, r3
 8000832:	89bb      	ldrh	r3, [r7, #12]
 8000834:	f362 134a 	bfi	r3, r2, #5, #6
 8000838:	81bb      	strh	r3, [r7, #12]
 800083a:	797b      	ldrb	r3, [r7, #5]
 800083c:	f003 031f 	and.w	r3, r3, #31
 8000840:	b2da      	uxtb	r2, r3
 8000842:	7b7b      	ldrb	r3, [r7, #13]
 8000844:	f362 03c7 	bfi	r3, r2, #3, #5
 8000848:	737b      	strb	r3, [r7, #13]
 800084a:	68f8      	ldr	r0, [r7, #12]
 800084c:	f7ff ffa2 	bl	8000794 <setbgColorC>
}
 8000850:	bf00      	nop
 8000852:	3710      	adds	r7, #16
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}

08000858 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b08c      	sub	sp, #48	@ 0x30
 800085c:	af00      	add	r7, sp, #0
int main(void)
 800085e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000862:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000864:	f001 fa52 	bl	8001d0c <HAL_Init>
  /* USER CODE BEGIN Init */


  PID_f temp_pid;

  pid_begin(&temp_pid, t_kp, t_ki, t_kd, 4095, 0, t_previous_measurement, t_imem); // d wert aufpassen
 8000868:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 80009d4 <main+0x17c>
 800086c:	ed9f 6a5a 	vldr	s12, [pc, #360]	@ 80009d8 <main+0x180>
 8000870:	eddf 5a5a 	vldr	s11, [pc, #360]	@ 80009dc <main+0x184>
 8000874:	4b5a      	ldr	r3, [pc, #360]	@ (80009e0 <main+0x188>)
 8000876:	edd3 7a00 	vldr	s15, [r3]
 800087a:	4b5a      	ldr	r3, [pc, #360]	@ (80009e4 <main+0x18c>)
 800087c:	ed93 7a00 	vldr	s14, [r3]
 8000880:	1d3b      	adds	r3, r7, #4
 8000882:	eeb0 3a47 	vmov.f32	s6, s14
 8000886:	eef0 2a67 	vmov.f32	s5, s15
 800088a:	ed9f 2a57 	vldr	s4, [pc, #348]	@ 80009e8 <main+0x190>
 800088e:	eddf 1a57 	vldr	s3, [pc, #348]	@ 80009ec <main+0x194>
 8000892:	eeb0 1a65 	vmov.f32	s2, s11
 8000896:	eef0 0a46 	vmov.f32	s1, s12
 800089a:	eeb0 0a66 	vmov.f32	s0, s13
 800089e:	4618      	mov	r0, r3
 80008a0:	f000 fb66 	bl	8000f70 <pid_begin>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008a4:	f000 f8bc 	bl	8000a20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008a8:	f000 fad8 	bl	8000e5c <MX_GPIO_Init>
  MX_DMA_Init();
 80008ac:	f000 fab8 	bl	8000e20 <MX_DMA_Init>
  MX_ADC1_Init();
 80008b0:	f000 f912 	bl	8000ad8 <MX_ADC1_Init>
  MX_SPI3_Init();
 80008b4:	f000 f97c 	bl	8000bb0 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 80008b8:	f000 fa82 	bl	8000dc0 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80008bc:	f000 fa0a 	bl	8000cd4 <MX_TIM2_Init>
  MX_TIM1_Init();
 80008c0:	f000 f9b4 	bl	8000c2c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  hspi_init(&hspi3);
 80008c4:	484a      	ldr	r0, [pc, #296]	@ (80009f0 <main+0x198>)
 80008c6:	f000 ff4f 	bl	8001768 <hspi_init>
  ST7735S_Init();
 80008ca:	f000 fd2d 	bl	8001328 <ST7735S_Init>
  setOrientation(R180);
 80008ce:	2002      	movs	r0, #2
 80008d0:	f000 fc52 	bl	8001178 <setOrientation>
  ST7735S_sleepOut();
 80008d4:	f000 fc3a 	bl	800114c <ST7735S_sleepOut>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  setColor(0, 4, 4);  // 0 4 4 ist dunkles Blau f√ºr den Hintergrund
 80008d8:	2204      	movs	r2, #4
 80008da:	2104      	movs	r1, #4
 80008dc:	2000      	movs	r0, #0
 80008de:	f7ff ff6b 	bl	80007b8 <setColor>
  fillScreen();
 80008e2:	f7ff fdfd 	bl	80004e0 <fillScreen>

  //TIM2->CCR3 = PWM_Duty_T2C3;
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80008e6:	2108      	movs	r1, #8
 80008e8:	4842      	ldr	r0, [pc, #264]	@ (80009f4 <main+0x19c>)
 80008ea:	f004 fda5 	bl	8005438 <HAL_TIM_PWM_Start>


  HAL_TIM_Base_Start(&htim1);
 80008ee:	4842      	ldr	r0, [pc, #264]	@ (80009f8 <main+0x1a0>)
 80008f0:	f004 fcf4 	bl	80052dc <HAL_TIM_Base_Start>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80008f4:	2100      	movs	r1, #0
 80008f6:	4841      	ldr	r0, [pc, #260]	@ (80009fc <main+0x1a4>)
 80008f8:	f001 fcd2 	bl	80022a0 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC1_Reading, 2);
 80008fc:	2202      	movs	r2, #2
 80008fe:	4940      	ldr	r1, [pc, #256]	@ (8000a00 <main+0x1a8>)
 8000900:	483e      	ldr	r0, [pc, #248]	@ (80009fc <main+0x1a4>)
 8000902:	f001 fc31 	bl	8002168 <HAL_ADC_Start_DMA>

  temp_pid.setpoint = pispeed[2];
 8000906:	4b3f      	ldr	r3, [pc, #252]	@ (8000a04 <main+0x1ac>)
 8000908:	689b      	ldr	r3, [r3, #8]
 800090a:	ee07 3a90 	vmov	s15, r3
 800090e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000912:	edc7 7a05 	vstr	s15, [r7, #20]

  setbgColor(0, 0, 0);
 8000916:	2200      	movs	r2, #0
 8000918:	2100      	movs	r1, #0
 800091a:	2000      	movs	r0, #0
 800091c:	f7ff ff74 	bl	8000808 <setbgColor>
  setColor(50, 50, 50);
 8000920:	2232      	movs	r2, #50	@ 0x32
 8000922:	2132      	movs	r1, #50	@ 0x32
 8000924:	2032      	movs	r0, #50	@ 0x32
 8000926:	f7ff ff47 	bl	80007b8 <setColor>
  ST7735S_normalMode();
 800092a:	f000 fef7 	bl	800171c <ST7735S_normalMode>
  drawText(80,80,"test");
 800092e:	4a36      	ldr	r2, [pc, #216]	@ (8000a08 <main+0x1b0>)
 8000930:	2150      	movs	r1, #80	@ 0x50
 8000932:	2050      	movs	r0, #80	@ 0x50
 8000934:	f7ff fef6 	bl	8000724 <drawText>
  //flushBuffer();
  Delay(1000);
 8000938:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800093c:	f000 ff08 	bl	8001750 <Delay>

  while (1)
  {
	  Delay(100);
 8000940:	2064      	movs	r0, #100	@ 0x64
 8000942:	f000 ff05 	bl	8001750 <Delay>
	   HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12);
 8000946:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800094a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800094e:	f002 fd2d 	bl	80033ac <HAL_GPIO_TogglePin>
	  //temp_pid.measurement = ntc_get_temperature(ADC1_Reading[1]); //mesurement for C
	  temp_pid.measurement = ADC1_Reading[0];
 8000952:	4b2b      	ldr	r3, [pc, #172]	@ (8000a00 <main+0x1a8>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	ee07 3a90 	vmov	s15, r3
 800095a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800095e:	edc7 7a06 	vstr	s15, [r7, #24]

	  pid_parallel_t(&temp_pid, 0.05);
 8000962:	1d3b      	adds	r3, r7, #4
 8000964:	ed9f 0a29 	vldr	s0, [pc, #164]	@ 8000a0c <main+0x1b4>
 8000968:	4618      	mov	r0, r3
 800096a:	f000 fb32 	bl	8000fd2 <pid_parallel_t>
	  m_tim1_set_value = temp_pid.output;
 800096e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000972:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000976:	ee17 2a90 	vmov	r2, s15
 800097a:	4b25      	ldr	r3, [pc, #148]	@ (8000a10 <main+0x1b8>)
 800097c:	601a      	str	r2, [r3, #0]
	  TIM2->CCR3 = m_tim1_set_value * 1000/4096;
 800097e:	4b24      	ldr	r3, [pc, #144]	@ (8000a10 <main+0x1b8>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000986:	fb02 f303 	mul.w	r3, r2, r3
 800098a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800098e:	0b1b      	lsrs	r3, r3, #12
 8000990:	63d3      	str	r3, [r2, #60]	@ 0x3c

	  setbgColor(0, 0, 255);
 8000992:	22ff      	movs	r2, #255	@ 0xff
 8000994:	2100      	movs	r1, #0
 8000996:	2000      	movs	r0, #0
 8000998:	f7ff ff36 	bl	8000808 <setbgColor>
	  setColor(255, 255, 255);
 800099c:	22ff      	movs	r2, #255	@ 0xff
 800099e:	21ff      	movs	r1, #255	@ 0xff
 80009a0:	20ff      	movs	r0, #255	@ 0xff
 80009a2:	f7ff ff09 	bl	80007b8 <setColor>
	  setFont(ter_u12n);
 80009a6:	481b      	ldr	r0, [pc, #108]	@ (8000a14 <main+0x1bc>)
 80009a8:	f7ff fdac 	bl	8000504 <setFont>
	  drawText(10, 10, "Hello World");
 80009ac:	4a1a      	ldr	r2, [pc, #104]	@ (8000a18 <main+0x1c0>)
 80009ae:	210a      	movs	r1, #10
 80009b0:	200a      	movs	r0, #10
 80009b2:	f7ff feb7 	bl	8000724 <drawText>
	  t_value = ADC1_Reading[0];
 80009b6:	4b12      	ldr	r3, [pc, #72]	@ (8000a00 <main+0x1a8>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	b2da      	uxtb	r2, r3
 80009bc:	4b17      	ldr	r3, [pc, #92]	@ (8000a1c <main+0x1c4>)
 80009be:	701a      	strb	r2, [r3, #0]
	  drawText(50, 50, &t_value);
 80009c0:	4a16      	ldr	r2, [pc, #88]	@ (8000a1c <main+0x1c4>)
 80009c2:	2132      	movs	r1, #50	@ 0x32
 80009c4:	2032      	movs	r0, #50	@ 0x32
 80009c6:	f7ff fead 	bl	8000724 <drawText>
	      drawText(104, 70, "180");
	      drawText(134, 70, "240");

	      setColor(31, 63, 0);
		*/
	  HAL_Delay(50);
 80009ca:	2032      	movs	r0, #50	@ 0x32
 80009cc:	f001 fa04 	bl	8001dd8 <HAL_Delay>
	  Delay(100);
 80009d0:	bf00      	nop
 80009d2:	e7b5      	b.n	8000940 <main+0xe8>
 80009d4:	3f4ccccd 	.word	0x3f4ccccd
 80009d8:	3e4ccccd 	.word	0x3e4ccccd
 80009dc:	38d1b717 	.word	0x38d1b717
 80009e0:	20000700 	.word	0x20000700
 80009e4:	200006fc 	.word	0x200006fc
 80009e8:	00000000 	.word	0x00000000
 80009ec:	457ff000 	.word	0x457ff000
 80009f0:	2000056c 	.word	0x2000056c
 80009f4:	2000061c 	.word	0x2000061c
 80009f8:	200005d0 	.word	0x200005d0
 80009fc:	200004d8 	.word	0x200004d8
 8000a00:	200006f0 	.word	0x200006f0
 8000a04:	20000404 	.word	0x20000404
 8000a08:	080069fc 	.word	0x080069fc
 8000a0c:	3d4ccccd 	.word	0x3d4ccccd
 8000a10:	200006f8 	.word	0x200006f8
 8000a14:	20000000 	.word	0x20000000
 8000a18:	08006a04 	.word	0x08006a04
 8000a1c:	20000704 	.word	0x20000704

08000a20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b09c      	sub	sp, #112	@ 0x70
 8000a24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a26:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000a2a:	2228      	movs	r2, #40	@ 0x28
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f005 ffab 	bl	800698a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a34:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000a38:	2200      	movs	r2, #0
 8000a3a:	601a      	str	r2, [r3, #0]
 8000a3c:	605a      	str	r2, [r3, #4]
 8000a3e:	609a      	str	r2, [r3, #8]
 8000a40:	60da      	str	r2, [r3, #12]
 8000a42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a44:	1d3b      	adds	r3, r7, #4
 8000a46:	2230      	movs	r2, #48	@ 0x30
 8000a48:	2100      	movs	r1, #0
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f005 ff9d 	bl	800698a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a50:	2302      	movs	r3, #2
 8000a52:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a54:	2301      	movs	r3, #1
 8000a56:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a58:	2310      	movs	r3, #16
 8000a5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a60:	2300      	movs	r3, #0
 8000a62:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000a64:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000a68:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a6a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f002 fcb6 	bl	80033e0 <HAL_RCC_OscConfig>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000a7a:	f000 fa73 	bl	8000f64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a7e:	230f      	movs	r3, #15
 8000a80:	637b      	str	r3, [r7, #52]	@ 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a82:	2302      	movs	r3, #2
 8000a84:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a86:	2300      	movs	r3, #0
 8000a88:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a8e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a90:	2300      	movs	r3, #0
 8000a92:	647b      	str	r3, [r7, #68]	@ 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a94:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000a98:	2102      	movs	r1, #2
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f003 fcae 	bl	80043fc <HAL_RCC_ClockConfig>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000aa6:	f000 fa5d 	bl	8000f64 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_TIM1
 8000aaa:	f241 0381 	movw	r3, #4225	@ 0x1081
 8000aae:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV1;
 8000ab8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000abc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000abe:	1d3b      	adds	r3, r7, #4
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f003 fead 	bl	8004820 <HAL_RCCEx_PeriphCLKConfig>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000acc:	f000 fa4a 	bl	8000f64 <Error_Handler>
  }
}
 8000ad0:	bf00      	nop
 8000ad2:	3770      	adds	r7, #112	@ 0x70
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}

08000ad8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b086      	sub	sp, #24
 8000adc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ade:	463b      	mov	r3, r7
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	605a      	str	r2, [r3, #4]
 8000ae6:	609a      	str	r2, [r3, #8]
 8000ae8:	60da      	str	r2, [r3, #12]
 8000aea:	611a      	str	r2, [r3, #16]
 8000aec:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000aee:	4b2f      	ldr	r3, [pc, #188]	@ (8000bac <MX_ADC1_Init+0xd4>)
 8000af0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000af4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000af6:	4b2d      	ldr	r3, [pc, #180]	@ (8000bac <MX_ADC1_Init+0xd4>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000afc:	4b2b      	ldr	r3, [pc, #172]	@ (8000bac <MX_ADC1_Init+0xd4>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b02:	4b2a      	ldr	r3, [pc, #168]	@ (8000bac <MX_ADC1_Init+0xd4>)
 8000b04:	2201      	movs	r2, #1
 8000b06:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b08:	4b28      	ldr	r3, [pc, #160]	@ (8000bac <MX_ADC1_Init+0xd4>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b0e:	4b27      	ldr	r3, [pc, #156]	@ (8000bac <MX_ADC1_Init+0xd4>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000b16:	4b25      	ldr	r3, [pc, #148]	@ (8000bac <MX_ADC1_Init+0xd4>)
 8000b18:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b1c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8000b1e:	4b23      	ldr	r3, [pc, #140]	@ (8000bac <MX_ADC1_Init+0xd4>)
 8000b20:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8000b24:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b26:	4b21      	ldr	r3, [pc, #132]	@ (8000bac <MX_ADC1_Init+0xd4>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000b2c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bac <MX_ADC1_Init+0xd4>)
 8000b2e:	2202      	movs	r2, #2
 8000b30:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000b32:	4b1e      	ldr	r3, [pc, #120]	@ (8000bac <MX_ADC1_Init+0xd4>)
 8000b34:	2201      	movs	r2, #1
 8000b36:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bac <MX_ADC1_Init+0xd4>)
 8000b3c:	2204      	movs	r2, #4
 8000b3e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b40:	4b1a      	ldr	r3, [pc, #104]	@ (8000bac <MX_ADC1_Init+0xd4>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000b46:	4b19      	ldr	r3, [pc, #100]	@ (8000bac <MX_ADC1_Init+0xd4>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b4c:	4817      	ldr	r0, [pc, #92]	@ (8000bac <MX_ADC1_Init+0xd4>)
 8000b4e:	f001 f985 	bl	8001e5c <HAL_ADC_Init>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <MX_ADC1_Init+0x84>
  {
    Error_Handler();
 8000b58:	f000 fa04 	bl	8000f64 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b60:	2301      	movs	r3, #1
 8000b62:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000b64:	2300      	movs	r3, #0
 8000b66:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000b68:	2305      	movs	r3, #5
 8000b6a:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000b70:	2300      	movs	r3, #0
 8000b72:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b74:	463b      	mov	r3, r7
 8000b76:	4619      	mov	r1, r3
 8000b78:	480c      	ldr	r0, [pc, #48]	@ (8000bac <MX_ADC1_Init+0xd4>)
 8000b7a:	f001 fc03 	bl	8002384 <HAL_ADC_ConfigChannel>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8000b84:	f000 f9ee 	bl	8000f64 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000b88:	2302      	movs	r3, #2
 8000b8a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000b8c:	2302      	movs	r3, #2
 8000b8e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b90:	463b      	mov	r3, r7
 8000b92:	4619      	mov	r1, r3
 8000b94:	4805      	ldr	r0, [pc, #20]	@ (8000bac <MX_ADC1_Init+0xd4>)
 8000b96:	f001 fbf5 	bl	8002384 <HAL_ADC_ConfigChannel>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8000ba0:	f000 f9e0 	bl	8000f64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ba4:	bf00      	nop
 8000ba6:	3718      	adds	r7, #24
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	200004d8 	.word	0x200004d8

08000bb0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000bb4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c24 <MX_SPI3_Init+0x74>)
 8000bb6:	4a1c      	ldr	r2, [pc, #112]	@ (8000c28 <MX_SPI3_Init+0x78>)
 8000bb8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000bba:	4b1a      	ldr	r3, [pc, #104]	@ (8000c24 <MX_SPI3_Init+0x74>)
 8000bbc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000bc0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000bc2:	4b18      	ldr	r3, [pc, #96]	@ (8000c24 <MX_SPI3_Init+0x74>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000bc8:	4b16      	ldr	r3, [pc, #88]	@ (8000c24 <MX_SPI3_Init+0x74>)
 8000bca:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000bce:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bd0:	4b14      	ldr	r3, [pc, #80]	@ (8000c24 <MX_SPI3_Init+0x74>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bd6:	4b13      	ldr	r3, [pc, #76]	@ (8000c24 <MX_SPI3_Init+0x74>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000bdc:	4b11      	ldr	r3, [pc, #68]	@ (8000c24 <MX_SPI3_Init+0x74>)
 8000bde:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000be2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000be4:	4b0f      	ldr	r3, [pc, #60]	@ (8000c24 <MX_SPI3_Init+0x74>)
 8000be6:	2220      	movs	r2, #32
 8000be8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bea:	4b0e      	ldr	r3, [pc, #56]	@ (8000c24 <MX_SPI3_Init+0x74>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bf0:	4b0c      	ldr	r3, [pc, #48]	@ (8000c24 <MX_SPI3_Init+0x74>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bf6:	4b0b      	ldr	r3, [pc, #44]	@ (8000c24 <MX_SPI3_Init+0x74>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000bfc:	4b09      	ldr	r3, [pc, #36]	@ (8000c24 <MX_SPI3_Init+0x74>)
 8000bfe:	2207      	movs	r2, #7
 8000c00:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c02:	4b08      	ldr	r3, [pc, #32]	@ (8000c24 <MX_SPI3_Init+0x74>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c08:	4b06      	ldr	r3, [pc, #24]	@ (8000c24 <MX_SPI3_Init+0x74>)
 8000c0a:	2208      	movs	r2, #8
 8000c0c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000c0e:	4805      	ldr	r0, [pc, #20]	@ (8000c24 <MX_SPI3_Init+0x74>)
 8000c10:	f003 ff88 	bl	8004b24 <HAL_SPI_Init>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000c1a:	f000 f9a3 	bl	8000f64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000c1e:	bf00      	nop
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	2000056c 	.word	0x2000056c
 8000c28:	40003c00 	.word	0x40003c00

08000c2c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b088      	sub	sp, #32
 8000c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c32:	f107 0310 	add.w	r3, r7, #16
 8000c36:	2200      	movs	r2, #0
 8000c38:	601a      	str	r2, [r3, #0]
 8000c3a:	605a      	str	r2, [r3, #4]
 8000c3c:	609a      	str	r2, [r3, #8]
 8000c3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c40:	1d3b      	adds	r3, r7, #4
 8000c42:	2200      	movs	r2, #0
 8000c44:	601a      	str	r2, [r3, #0]
 8000c46:	605a      	str	r2, [r3, #4]
 8000c48:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000c4a:	4b20      	ldr	r3, [pc, #128]	@ (8000ccc <MX_TIM1_Init+0xa0>)
 8000c4c:	4a20      	ldr	r2, [pc, #128]	@ (8000cd0 <MX_TIM1_Init+0xa4>)
 8000c4e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 64 - 1;
 8000c50:	4b1e      	ldr	r3, [pc, #120]	@ (8000ccc <MX_TIM1_Init+0xa0>)
 8000c52:	223f      	movs	r2, #63	@ 0x3f
 8000c54:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c56:	4b1d      	ldr	r3, [pc, #116]	@ (8000ccc <MX_TIM1_Init+0xa0>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000 - 1;
 8000c5c:	4b1b      	ldr	r3, [pc, #108]	@ (8000ccc <MX_TIM1_Init+0xa0>)
 8000c5e:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8000c62:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c64:	4b19      	ldr	r3, [pc, #100]	@ (8000ccc <MX_TIM1_Init+0xa0>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000c6a:	4b18      	ldr	r3, [pc, #96]	@ (8000ccc <MX_TIM1_Init+0xa0>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c70:	4b16      	ldr	r3, [pc, #88]	@ (8000ccc <MX_TIM1_Init+0xa0>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000c76:	4815      	ldr	r0, [pc, #84]	@ (8000ccc <MX_TIM1_Init+0xa0>)
 8000c78:	f004 fad8 	bl	800522c <HAL_TIM_Base_Init>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000c82:	f000 f96f 	bl	8000f64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c86:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c8a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000c8c:	f107 0310 	add.w	r3, r7, #16
 8000c90:	4619      	mov	r1, r3
 8000c92:	480e      	ldr	r0, [pc, #56]	@ (8000ccc <MX_TIM1_Init+0xa0>)
 8000c94:	f004 fdca 	bl	800582c <HAL_TIM_ConfigClockSource>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000c9e:	f000 f961 	bl	8000f64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000ca2:	2320      	movs	r3, #32
 8000ca4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000caa:	2300      	movs	r3, #0
 8000cac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000cae:	1d3b      	adds	r3, r7, #4
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	4806      	ldr	r0, [pc, #24]	@ (8000ccc <MX_TIM1_Init+0xa0>)
 8000cb4:	f005 fa64 	bl	8006180 <HAL_TIMEx_MasterConfigSynchronization>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000cbe:	f000 f951 	bl	8000f64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000cc2:	bf00      	nop
 8000cc4:	3720      	adds	r7, #32
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	200005d0 	.word	0x200005d0
 8000cd0:	40012c00 	.word	0x40012c00

08000cd4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b08e      	sub	sp, #56	@ 0x38
 8000cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cda:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000cde:	2200      	movs	r2, #0
 8000ce0:	601a      	str	r2, [r3, #0]
 8000ce2:	605a      	str	r2, [r3, #4]
 8000ce4:	609a      	str	r2, [r3, #8]
 8000ce6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ce8:	f107 031c 	add.w	r3, r7, #28
 8000cec:	2200      	movs	r2, #0
 8000cee:	601a      	str	r2, [r3, #0]
 8000cf0:	605a      	str	r2, [r3, #4]
 8000cf2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cf4:	463b      	mov	r3, r7
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	601a      	str	r2, [r3, #0]
 8000cfa:	605a      	str	r2, [r3, #4]
 8000cfc:	609a      	str	r2, [r3, #8]
 8000cfe:	60da      	str	r2, [r3, #12]
 8000d00:	611a      	str	r2, [r3, #16]
 8000d02:	615a      	str	r2, [r3, #20]
 8000d04:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d06:	4b2d      	ldr	r3, [pc, #180]	@ (8000dbc <MX_TIM2_Init+0xe8>)
 8000d08:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d0c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64-1;
 8000d0e:	4b2b      	ldr	r3, [pc, #172]	@ (8000dbc <MX_TIM2_Init+0xe8>)
 8000d10:	223f      	movs	r2, #63	@ 0x3f
 8000d12:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d14:	4b29      	ldr	r3, [pc, #164]	@ (8000dbc <MX_TIM2_Init+0xe8>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100 - 1;
 8000d1a:	4b28      	ldr	r3, [pc, #160]	@ (8000dbc <MX_TIM2_Init+0xe8>)
 8000d1c:	2263      	movs	r2, #99	@ 0x63
 8000d1e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d20:	4b26      	ldr	r3, [pc, #152]	@ (8000dbc <MX_TIM2_Init+0xe8>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000d26:	4b25      	ldr	r3, [pc, #148]	@ (8000dbc <MX_TIM2_Init+0xe8>)
 8000d28:	2280      	movs	r2, #128	@ 0x80
 8000d2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d2c:	4823      	ldr	r0, [pc, #140]	@ (8000dbc <MX_TIM2_Init+0xe8>)
 8000d2e:	f004 fa7d 	bl	800522c <HAL_TIM_Base_Init>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d001      	beq.n	8000d3c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000d38:	f000 f914 	bl	8000f64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d40:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d42:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d46:	4619      	mov	r1, r3
 8000d48:	481c      	ldr	r0, [pc, #112]	@ (8000dbc <MX_TIM2_Init+0xe8>)
 8000d4a:	f004 fd6f 	bl	800582c <HAL_TIM_ConfigClockSource>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000d54:	f000 f906 	bl	8000f64 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000d58:	4818      	ldr	r0, [pc, #96]	@ (8000dbc <MX_TIM2_Init+0xe8>)
 8000d5a:	f004 fb0b 	bl	8005374 <HAL_TIM_PWM_Init>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000d64:	f000 f8fe 	bl	8000f64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d70:	f107 031c 	add.w	r3, r7, #28
 8000d74:	4619      	mov	r1, r3
 8000d76:	4811      	ldr	r0, [pc, #68]	@ (8000dbc <MX_TIM2_Init+0xe8>)
 8000d78:	f005 fa02 	bl	8006180 <HAL_TIMEx_MasterConfigSynchronization>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d001      	beq.n	8000d86 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000d82:	f000 f8ef 	bl	8000f64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d86:	2360      	movs	r3, #96	@ 0x60
 8000d88:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 30;
 8000d8a:	231e      	movs	r3, #30
 8000d8c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d92:	2300      	movs	r3, #0
 8000d94:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d96:	463b      	mov	r3, r7
 8000d98:	2208      	movs	r2, #8
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4807      	ldr	r0, [pc, #28]	@ (8000dbc <MX_TIM2_Init+0xe8>)
 8000d9e:	f004 fc31 	bl	8005604 <HAL_TIM_PWM_ConfigChannel>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000da8:	f000 f8dc 	bl	8000f64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000dac:	4803      	ldr	r0, [pc, #12]	@ (8000dbc <MX_TIM2_Init+0xe8>)
 8000dae:	f000 febf 	bl	8001b30 <HAL_TIM_MspPostInit>

}
 8000db2:	bf00      	nop
 8000db4:	3738      	adds	r7, #56	@ 0x38
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	2000061c 	.word	0x2000061c

08000dc0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000dc4:	4b14      	ldr	r3, [pc, #80]	@ (8000e18 <MX_USART1_UART_Init+0x58>)
 8000dc6:	4a15      	ldr	r2, [pc, #84]	@ (8000e1c <MX_USART1_UART_Init+0x5c>)
 8000dc8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8000dca:	4b13      	ldr	r3, [pc, #76]	@ (8000e18 <MX_USART1_UART_Init+0x58>)
 8000dcc:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000dd0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000dd2:	4b11      	ldr	r3, [pc, #68]	@ (8000e18 <MX_USART1_UART_Init+0x58>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000dd8:	4b0f      	ldr	r3, [pc, #60]	@ (8000e18 <MX_USART1_UART_Init+0x58>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000dde:	4b0e      	ldr	r3, [pc, #56]	@ (8000e18 <MX_USART1_UART_Init+0x58>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000de4:	4b0c      	ldr	r3, [pc, #48]	@ (8000e18 <MX_USART1_UART_Init+0x58>)
 8000de6:	220c      	movs	r2, #12
 8000de8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dea:	4b0b      	ldr	r3, [pc, #44]	@ (8000e18 <MX_USART1_UART_Init+0x58>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000df0:	4b09      	ldr	r3, [pc, #36]	@ (8000e18 <MX_USART1_UART_Init+0x58>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000df6:	4b08      	ldr	r3, [pc, #32]	@ (8000e18 <MX_USART1_UART_Init+0x58>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000dfc:	4b06      	ldr	r3, [pc, #24]	@ (8000e18 <MX_USART1_UART_Init+0x58>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e02:	4805      	ldr	r0, [pc, #20]	@ (8000e18 <MX_USART1_UART_Init+0x58>)
 8000e04:	f005 fa22 	bl	800624c <HAL_UART_Init>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000e0e:	f000 f8a9 	bl	8000f64 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e12:	bf00      	nop
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20000668 	.word	0x20000668
 8000e1c:	40013800 	.word	0x40013800

08000e20 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e26:	4b0c      	ldr	r3, [pc, #48]	@ (8000e58 <MX_DMA_Init+0x38>)
 8000e28:	695b      	ldr	r3, [r3, #20]
 8000e2a:	4a0b      	ldr	r2, [pc, #44]	@ (8000e58 <MX_DMA_Init+0x38>)
 8000e2c:	f043 0301 	orr.w	r3, r3, #1
 8000e30:	6153      	str	r3, [r2, #20]
 8000e32:	4b09      	ldr	r3, [pc, #36]	@ (8000e58 <MX_DMA_Init+0x38>)
 8000e34:	695b      	ldr	r3, [r3, #20]
 8000e36:	f003 0301 	and.w	r3, r3, #1
 8000e3a:	607b      	str	r3, [r7, #4]
 8000e3c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000e3e:	2200      	movs	r2, #0
 8000e40:	2100      	movs	r1, #0
 8000e42:	200b      	movs	r0, #11
 8000e44:	f001 ff5b 	bl	8002cfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000e48:	200b      	movs	r0, #11
 8000e4a:	f001 ff74 	bl	8002d36 <HAL_NVIC_EnableIRQ>

}
 8000e4e:	bf00      	nop
 8000e50:	3708      	adds	r7, #8
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	40021000 	.word	0x40021000

08000e5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b088      	sub	sp, #32
 8000e60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e62:	f107 030c 	add.w	r3, r7, #12
 8000e66:	2200      	movs	r2, #0
 8000e68:	601a      	str	r2, [r3, #0]
 8000e6a:	605a      	str	r2, [r3, #4]
 8000e6c:	609a      	str	r2, [r3, #8]
 8000e6e:	60da      	str	r2, [r3, #12]
 8000e70:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e72:	4b39      	ldr	r3, [pc, #228]	@ (8000f58 <MX_GPIO_Init+0xfc>)
 8000e74:	695b      	ldr	r3, [r3, #20]
 8000e76:	4a38      	ldr	r2, [pc, #224]	@ (8000f58 <MX_GPIO_Init+0xfc>)
 8000e78:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e7c:	6153      	str	r3, [r2, #20]
 8000e7e:	4b36      	ldr	r3, [pc, #216]	@ (8000f58 <MX_GPIO_Init+0xfc>)
 8000e80:	695b      	ldr	r3, [r3, #20]
 8000e82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e86:	60bb      	str	r3, [r7, #8]
 8000e88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e8a:	4b33      	ldr	r3, [pc, #204]	@ (8000f58 <MX_GPIO_Init+0xfc>)
 8000e8c:	695b      	ldr	r3, [r3, #20]
 8000e8e:	4a32      	ldr	r2, [pc, #200]	@ (8000f58 <MX_GPIO_Init+0xfc>)
 8000e90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e94:	6153      	str	r3, [r2, #20]
 8000e96:	4b30      	ldr	r3, [pc, #192]	@ (8000f58 <MX_GPIO_Init+0xfc>)
 8000e98:	695b      	ldr	r3, [r3, #20]
 8000e9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e9e:	607b      	str	r3, [r7, #4]
 8000ea0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ea2:	4b2d      	ldr	r3, [pc, #180]	@ (8000f58 <MX_GPIO_Init+0xfc>)
 8000ea4:	695b      	ldr	r3, [r3, #20]
 8000ea6:	4a2c      	ldr	r2, [pc, #176]	@ (8000f58 <MX_GPIO_Init+0xfc>)
 8000ea8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000eac:	6153      	str	r3, [r2, #20]
 8000eae:	4b2a      	ldr	r3, [pc, #168]	@ (8000f58 <MX_GPIO_Init+0xfc>)
 8000eb0:	695b      	ldr	r3, [r3, #20]
 8000eb2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000eb6:	603b      	str	r3, [r7, #0]
 8000eb8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED2_A2_Green_Pin|LED2_A2_Yellow_Pin, GPIO_PIN_RESET);
 8000eba:	2200      	movs	r2, #0
 8000ebc:	2103      	movs	r1, #3
 8000ebe:	4827      	ldr	r0, [pc, #156]	@ (8000f5c <MX_GPIO_Init+0x100>)
 8000ec0:	f002 fa5c 	bl	800337c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, B1_Pin|B2_Pin|LED1_A1_Green_Pin|LED1_A1_Yellow_Pin
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	f649 0130 	movw	r1, #38960	@ 0x9830
 8000eca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ece:	f002 fa55 	bl	800337c <HAL_GPIO_WritePin>
                          |TFT_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TFT_RST_Pin|TFT_DC_Pin, GPIO_PIN_RESET);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	21c0      	movs	r1, #192	@ 0xc0
 8000ed6:	4822      	ldr	r0, [pc, #136]	@ (8000f60 <MX_GPIO_Init+0x104>)
 8000ed8:	f002 fa50 	bl	800337c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED2_A2_Green_Pin LED2_A2_Yellow_Pin */
  GPIO_InitStruct.Pin = LED2_A2_Green_Pin|LED2_A2_Yellow_Pin;
 8000edc:	2303      	movs	r3, #3
 8000ede:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000eec:	f107 030c 	add.w	r3, r7, #12
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	481a      	ldr	r0, [pc, #104]	@ (8000f5c <MX_GPIO_Init+0x100>)
 8000ef4:	f002 f8d0 	bl	8003098 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin B2_Pin LED1_A1_Green_Pin LED1_A1_Yellow_Pin
                           TFT_CS_Pin */
  GPIO_InitStruct.Pin = B1_Pin|B2_Pin|LED1_A1_Green_Pin|LED1_A1_Yellow_Pin
 8000ef8:	f649 0330 	movw	r3, #38960	@ 0x9830
 8000efc:	60fb      	str	r3, [r7, #12]
                          |TFT_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000efe:	2301      	movs	r3, #1
 8000f00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f02:	2300      	movs	r3, #0
 8000f04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f06:	2300      	movs	r3, #0
 8000f08:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f0a:	f107 030c 	add.w	r3, r7, #12
 8000f0e:	4619      	mov	r1, r3
 8000f10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f14:	f002 f8c0 	bl	8003098 <HAL_GPIO_Init>

  /*Configure GPIO pins : B3_Pin B4_Pin */
  GPIO_InitStruct.Pin = B3_Pin|B4_Pin;
 8000f18:	23c0      	movs	r3, #192	@ 0xc0
 8000f1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f20:	2300      	movs	r3, #0
 8000f22:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f24:	f107 030c 	add.w	r3, r7, #12
 8000f28:	4619      	mov	r1, r3
 8000f2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f2e:	f002 f8b3 	bl	8003098 <HAL_GPIO_Init>

  /*Configure GPIO pins : TFT_RST_Pin TFT_DC_Pin */
  GPIO_InitStruct.Pin = TFT_RST_Pin|TFT_DC_Pin;
 8000f32:	23c0      	movs	r3, #192	@ 0xc0
 8000f34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f36:	2301      	movs	r3, #1
 8000f38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f42:	f107 030c 	add.w	r3, r7, #12
 8000f46:	4619      	mov	r1, r3
 8000f48:	4805      	ldr	r0, [pc, #20]	@ (8000f60 <MX_GPIO_Init+0x104>)
 8000f4a:	f002 f8a5 	bl	8003098 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f4e:	bf00      	nop
 8000f50:	3720      	adds	r7, #32
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40021000 	.word	0x40021000
 8000f5c:	48001400 	.word	0x48001400
 8000f60:	48000400 	.word	0x48000400

08000f64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f68:	b672      	cpsid	i
}
 8000f6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f6c:	bf00      	nop
 8000f6e:	e7fd      	b.n	8000f6c <Error_Handler+0x8>

08000f70 <pid_begin>:
  pi_f_x->ki = ki;
  pi_f_x->scale = scale;
  pi_f_x->i_mem = i_mem;
}

void pid_begin(PID_f *pid_f_x, float kp, float ki, float kd, float clamp_max, float clamp_min,float previous_measurement, float i_mem) {
 8000f70:	b480      	push	{r7}
 8000f72:	b089      	sub	sp, #36	@ 0x24
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	61f8      	str	r0, [r7, #28]
 8000f78:	ed87 0a06 	vstr	s0, [r7, #24]
 8000f7c:	edc7 0a05 	vstr	s1, [r7, #20]
 8000f80:	ed87 1a04 	vstr	s2, [r7, #16]
 8000f84:	edc7 1a03 	vstr	s3, [r7, #12]
 8000f88:	ed87 2a02 	vstr	s4, [r7, #8]
 8000f8c:	edc7 2a01 	vstr	s5, [r7, #4]
 8000f90:	ed87 3a00 	vstr	s6, [r7]
  pid_f_x->clamp_max = clamp_max;
 8000f94:	69fb      	ldr	r3, [r7, #28]
 8000f96:	68fa      	ldr	r2, [r7, #12]
 8000f98:	621a      	str	r2, [r3, #32]
  pid_f_x->clamp_min = clamp_min;
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	68ba      	ldr	r2, [r7, #8]
 8000f9e:	61da      	str	r2, [r3, #28]
  pid_f_x->kp = kp;
 8000fa0:	69fb      	ldr	r3, [r7, #28]
 8000fa2:	69ba      	ldr	r2, [r7, #24]
 8000fa4:	601a      	str	r2, [r3, #0]
  pid_f_x->ki = ki;
 8000fa6:	69fb      	ldr	r3, [r7, #28]
 8000fa8:	697a      	ldr	r2, [r7, #20]
 8000faa:	605a      	str	r2, [r3, #4]
  pid_f_x->kd = kd;
 8000fac:	69fb      	ldr	r3, [r7, #28]
 8000fae:	693a      	ldr	r2, [r7, #16]
 8000fb0:	609a      	str	r2, [r3, #8]
  pid_f_x->previous_measurement = previous_measurement;
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	687a      	ldr	r2, [r7, #4]
 8000fb6:	619a      	str	r2, [r3, #24]
  pid_f_x->i_mem = i_mem;
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	683a      	ldr	r2, [r7, #0]
 8000fbc:	60da      	str	r2, [r3, #12]
  pid_f_x->output = 0;
 8000fbe:	69fb      	ldr	r3, [r7, #28]
 8000fc0:	f04f 0200 	mov.w	r2, #0
 8000fc4:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000fc6:	bf00      	nop
 8000fc8:	3724      	adds	r7, #36	@ 0x24
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr

08000fd2 <pid_parallel_t>:
  *cur_mem = current;

  return output;
}

float pid_parallel_t(PID_f *x, float elapsed_time) { //TODO: test
 8000fd2:	b480      	push	{r7}
 8000fd4:	b087      	sub	sp, #28
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	6078      	str	r0, [r7, #4]
 8000fda:	ed87 0a00 	vstr	s0, [r7]

  float error = x->setpoint - x->measurement;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	ed93 7a04 	vldr	s14, [r3, #16]
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	edd3 7a05 	vldr	s15, [r3, #20]
 8000fea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fee:	edc7 7a05 	vstr	s15, [r7, #20]
  float error_p = error * x->kp;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	edd3 7a00 	vldr	s15, [r3]
 8000ff8:	ed97 7a05 	vldr	s14, [r7, #20]
 8000ffc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001000:	edc7 7a04 	vstr	s15, [r7, #16]
  x->i_mem = x->i_mem + error * x->ki * elapsed_time;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	ed93 7a03 	vldr	s14, [r3, #12]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	edd3 6a01 	vldr	s13, [r3, #4]
 8001010:	edd7 7a05 	vldr	s15, [r7, #20]
 8001014:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001018:	edd7 7a00 	vldr	s15, [r7]
 800101c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001020:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	edc3 7a03 	vstr	s15, [r3, #12]
  if (x->i_mem > x->clamp_max) x->i_mem = x->clamp_max;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	ed93 7a03 	vldr	s14, [r3, #12]
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	edd3 7a08 	vldr	s15, [r3, #32]
 8001036:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800103a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800103e:	dd03      	ble.n	8001048 <pid_parallel_t+0x76>
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	6a1a      	ldr	r2, [r3, #32]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	60da      	str	r2, [r3, #12]
  if (x->i_mem < x->clamp_min) x->i_mem = x->clamp_min;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	ed93 7a03 	vldr	s14, [r3, #12]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	edd3 7a07 	vldr	s15, [r3, #28]
 8001054:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800105c:	d503      	bpl.n	8001066 <pid_parallel_t+0x94>
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	69da      	ldr	r2, [r3, #28]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	60da      	str	r2, [r3, #12]
  float error_d = -(x->measurement - x->previous_measurement) * x->kd;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	ed93 7a05 	vldr	s14, [r3, #20]
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001072:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001076:	eeb1 7a67 	vneg.f32	s14, s15
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001080:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001084:	edc7 7a03 	vstr	s15, [r7, #12]
  x->output = error_p + x->i_mem + error_d;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	ed93 7a03 	vldr	s14, [r3, #12]
 800108e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001092:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001096:	edd7 7a03 	vldr	s15, [r7, #12]
 800109a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
  if (x->output > x->clamp_max) x->output = x->clamp_max;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	edd3 7a08 	vldr	s15, [r3, #32]
 80010b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010b8:	dd03      	ble.n	80010c2 <pid_parallel_t+0xf0>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6a1a      	ldr	r2, [r3, #32]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (x->output < x->clamp_min) x->output = x->clamp_min;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	edd3 7a07 	vldr	s15, [r3, #28]
 80010ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d6:	d503      	bpl.n	80010e0 <pid_parallel_t+0x10e>
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	69da      	ldr	r2, [r3, #28]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	625a      	str	r2, [r3, #36]	@ 0x24

  x->previous_measurement = x->measurement;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	695a      	ldr	r2, [r3, #20]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	619a      	str	r2, [r3, #24]

  return (x->output);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ec:	ee07 3a90 	vmov	s15, r3
}
 80010f0:	eeb0 0a67 	vmov.f32	s0, s15
 80010f4:	371c      	adds	r7, #28
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
	...

08001100 <initCommands>:
    1,  IDMOFF, /* idle mode off */
    1,   NORON,  /* normal display mode on */
    1,  DISPON,  /* recover from display off, output from frame mem enabled */
};

void initCommands(void) {
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
    uint8_t args;

    for(uint16_t i = 0; i < sizeof(init_cmd); i+=args+1) {
 8001106:	2300      	movs	r3, #0
 8001108:	80fb      	strh	r3, [r7, #6]
 800110a:	e014      	b.n	8001136 <initCommands+0x36>
        args = init_cmd[i];
 800110c:	88fb      	ldrh	r3, [r7, #6]
 800110e:	4a0e      	ldr	r2, [pc, #56]	@ (8001148 <initCommands+0x48>)
 8001110:	5cd3      	ldrb	r3, [r2, r3]
 8001112:	717b      	strb	r3, [r7, #5]

        SPI_Transmit(args, &init_cmd[i+1]);
 8001114:	797b      	ldrb	r3, [r7, #5]
 8001116:	b29a      	uxth	r2, r3
 8001118:	88fb      	ldrh	r3, [r7, #6]
 800111a:	3301      	adds	r3, #1
 800111c:	490a      	ldr	r1, [pc, #40]	@ (8001148 <initCommands+0x48>)
 800111e:	440b      	add	r3, r1
 8001120:	4619      	mov	r1, r3
 8001122:	4610      	mov	r0, r2
 8001124:	f000 fbda 	bl	80018dc <SPI_Transmit>
    for(uint16_t i = 0; i < sizeof(init_cmd); i+=args+1) {
 8001128:	797b      	ldrb	r3, [r7, #5]
 800112a:	b29a      	uxth	r2, r3
 800112c:	88fb      	ldrh	r3, [r7, #6]
 800112e:	4413      	add	r3, r2
 8001130:	b29b      	uxth	r3, r3
 8001132:	3301      	adds	r3, #1
 8001134:	80fb      	strh	r3, [r7, #6]
 8001136:	88fb      	ldrh	r3, [r7, #6]
 8001138:	2b7b      	cmp	r3, #123	@ 0x7b
 800113a:	d9e7      	bls.n	800110c <initCommands+0xc>
    }
}
 800113c:	bf00      	nop
 800113e:	bf00      	nop
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	20000424 	.word	0x20000424

0800114c <ST7735S_sleepOut>:
    backlight_pct = pct;
    uint8_t cmd[] = { DISPOFF, SLPIN };
    SPI_TransmitCmd(2, cmd);
}

void ST7735S_sleepOut(void) {
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
    Pin_BLK_Pct(backlight_pct);
 8001152:	4b08      	ldr	r3, [pc, #32]	@ (8001174 <ST7735S_sleepOut+0x28>)
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	4618      	mov	r0, r3
 8001158:	f000 fb64 	bl	8001824 <Pin_BLK_Pct>
    uint8_t cmd[] = { SLPOUT, DISPON };
 800115c:	f642 1311 	movw	r3, #10513	@ 0x2911
 8001160:	80bb      	strh	r3, [r7, #4]
    SPI_TransmitCmd(2, cmd);
 8001162:	1d3b      	adds	r3, r7, #4
 8001164:	4619      	mov	r1, r3
 8001166:	2002      	movs	r0, #2
 8001168:	f000 fb96 	bl	8001898 <SPI_TransmitCmd>
}
 800116c:	bf00      	nop
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	2000085a 	.word	0x2000085a

08001178 <setOrientation>:

void setOrientation(rotation_t r) {
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	71fb      	strb	r3, [r7, #7]

    switch ((uint8_t)r) {
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	2b03      	cmp	r3, #3
 8001186:	d84b      	bhi.n	8001220 <setOrientation+0xa8>
 8001188:	a201      	add	r2, pc, #4	@ (adr r2, 8001190 <setOrientation+0x18>)
 800118a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800118e:	bf00      	nop
 8001190:	080011a1 	.word	0x080011a1
 8001194:	080011c1 	.word	0x080011c1
 8001198:	080011e1 	.word	0x080011e1
 800119c:	08001201 	.word	0x08001201
        case   R0: { madctl = 0b01100000;
 80011a0:	4b27      	ldr	r3, [pc, #156]	@ (8001240 <setOrientation+0xc8>)
 80011a2:	2260      	movs	r2, #96	@ 0x60
 80011a4:	701a      	strb	r2, [r3, #0]
            WIDTH = defWIDTH; HEIGHT = defHEIGHT;
 80011a6:	4b27      	ldr	r3, [pc, #156]	@ (8001244 <setOrientation+0xcc>)
 80011a8:	22a0      	movs	r2, #160	@ 0xa0
 80011aa:	801a      	strh	r2, [r3, #0]
 80011ac:	4b26      	ldr	r3, [pc, #152]	@ (8001248 <setOrientation+0xd0>)
 80011ae:	2250      	movs	r2, #80	@ 0x50
 80011b0:	801a      	strh	r2, [r3, #0]
            XSTART = defXSTART; YSTART = defYSTART;
 80011b2:	4b26      	ldr	r3, [pc, #152]	@ (800124c <setOrientation+0xd4>)
 80011b4:	2201      	movs	r2, #1
 80011b6:	801a      	strh	r2, [r3, #0]
 80011b8:	4b25      	ldr	r3, [pc, #148]	@ (8001250 <setOrientation+0xd8>)
 80011ba:	221a      	movs	r2, #26
 80011bc:	801a      	strh	r2, [r3, #0]
            break;
 80011be:	e02f      	b.n	8001220 <setOrientation+0xa8>
        }
        case  R90: { madctl = 0b11000000;
 80011c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001240 <setOrientation+0xc8>)
 80011c2:	22c0      	movs	r2, #192	@ 0xc0
 80011c4:	701a      	strb	r2, [r3, #0]
            WIDTH = defHEIGHT; HEIGHT = defWIDTH;
 80011c6:	4b1f      	ldr	r3, [pc, #124]	@ (8001244 <setOrientation+0xcc>)
 80011c8:	2250      	movs	r2, #80	@ 0x50
 80011ca:	801a      	strh	r2, [r3, #0]
 80011cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001248 <setOrientation+0xd0>)
 80011ce:	22a0      	movs	r2, #160	@ 0xa0
 80011d0:	801a      	strh	r2, [r3, #0]
            XSTART = defYSTART; YSTART = defXSTART;
 80011d2:	4b1e      	ldr	r3, [pc, #120]	@ (800124c <setOrientation+0xd4>)
 80011d4:	221a      	movs	r2, #26
 80011d6:	801a      	strh	r2, [r3, #0]
 80011d8:	4b1d      	ldr	r3, [pc, #116]	@ (8001250 <setOrientation+0xd8>)
 80011da:	2201      	movs	r2, #1
 80011dc:	801a      	strh	r2, [r3, #0]
            break;
 80011de:	e01f      	b.n	8001220 <setOrientation+0xa8>
        }
        case R180: { madctl = 0b10100000;
 80011e0:	4b17      	ldr	r3, [pc, #92]	@ (8001240 <setOrientation+0xc8>)
 80011e2:	22a0      	movs	r2, #160	@ 0xa0
 80011e4:	701a      	strb	r2, [r3, #0]
            WIDTH = defWIDTH; HEIGHT = defHEIGHT;
 80011e6:	4b17      	ldr	r3, [pc, #92]	@ (8001244 <setOrientation+0xcc>)
 80011e8:	22a0      	movs	r2, #160	@ 0xa0
 80011ea:	801a      	strh	r2, [r3, #0]
 80011ec:	4b16      	ldr	r3, [pc, #88]	@ (8001248 <setOrientation+0xd0>)
 80011ee:	2250      	movs	r2, #80	@ 0x50
 80011f0:	801a      	strh	r2, [r3, #0]
            XSTART = defXSTART; YSTART = defYSTART;
 80011f2:	4b16      	ldr	r3, [pc, #88]	@ (800124c <setOrientation+0xd4>)
 80011f4:	2201      	movs	r2, #1
 80011f6:	801a      	strh	r2, [r3, #0]
 80011f8:	4b15      	ldr	r3, [pc, #84]	@ (8001250 <setOrientation+0xd8>)
 80011fa:	221a      	movs	r2, #26
 80011fc:	801a      	strh	r2, [r3, #0]
            break;
 80011fe:	e00f      	b.n	8001220 <setOrientation+0xa8>
        }
        case R270: { madctl = 0b01000000;
 8001200:	4b0f      	ldr	r3, [pc, #60]	@ (8001240 <setOrientation+0xc8>)
 8001202:	2240      	movs	r2, #64	@ 0x40
 8001204:	701a      	strb	r2, [r3, #0]
            WIDTH = defHEIGHT; HEIGHT = defWIDTH;
 8001206:	4b0f      	ldr	r3, [pc, #60]	@ (8001244 <setOrientation+0xcc>)
 8001208:	2250      	movs	r2, #80	@ 0x50
 800120a:	801a      	strh	r2, [r3, #0]
 800120c:	4b0e      	ldr	r3, [pc, #56]	@ (8001248 <setOrientation+0xd0>)
 800120e:	22a0      	movs	r2, #160	@ 0xa0
 8001210:	801a      	strh	r2, [r3, #0]
            XSTART = defYSTART; YSTART = defXSTART;
 8001212:	4b0e      	ldr	r3, [pc, #56]	@ (800124c <setOrientation+0xd4>)
 8001214:	221a      	movs	r2, #26
 8001216:	801a      	strh	r2, [r3, #0]
 8001218:	4b0d      	ldr	r3, [pc, #52]	@ (8001250 <setOrientation+0xd8>)
 800121a:	2201      	movs	r2, #1
 800121c:	801a      	strh	r2, [r3, #0]
            break;
 800121e:	bf00      	nop
        }
    }

    uint8_t cmd[] = { MADCTL, madctl };
 8001220:	2336      	movs	r3, #54	@ 0x36
 8001222:	733b      	strb	r3, [r7, #12]
 8001224:	4b06      	ldr	r3, [pc, #24]	@ (8001240 <setOrientation+0xc8>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	737b      	strb	r3, [r7, #13]
    SPI_Transmit( 2, cmd);
 800122a:	f107 030c 	add.w	r3, r7, #12
 800122e:	4619      	mov	r1, r3
 8001230:	2002      	movs	r0, #2
 8001232:	f000 fb53 	bl	80018dc <SPI_Transmit>
}
 8001236:	bf00      	nop
 8001238:	3710      	adds	r7, #16
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	20000852 	.word	0x20000852
 8001244:	2000041a 	.word	0x2000041a
 8001248:	2000041c 	.word	0x2000041c
 800124c:	2000041e 	.word	0x2000041e
 8001250:	20000420 	.word	0x20000420

08001254 <resetWindow>:

void resetWindow(void) {
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
    xmin = WIDTH - 1; xmax = 0; ymin = HEIGHT - 1; ymax = 0;
 8001258:	4b0b      	ldr	r3, [pc, #44]	@ (8001288 <resetWindow+0x34>)
 800125a:	881b      	ldrh	r3, [r3, #0]
 800125c:	3b01      	subs	r3, #1
 800125e:	b29a      	uxth	r2, r3
 8001260:	4b0a      	ldr	r3, [pc, #40]	@ (800128c <resetWindow+0x38>)
 8001262:	801a      	strh	r2, [r3, #0]
 8001264:	4b0a      	ldr	r3, [pc, #40]	@ (8001290 <resetWindow+0x3c>)
 8001266:	2200      	movs	r2, #0
 8001268:	801a      	strh	r2, [r3, #0]
 800126a:	4b0a      	ldr	r3, [pc, #40]	@ (8001294 <resetWindow+0x40>)
 800126c:	881b      	ldrh	r3, [r3, #0]
 800126e:	3b01      	subs	r3, #1
 8001270:	b29a      	uxth	r2, r3
 8001272:	4b09      	ldr	r3, [pc, #36]	@ (8001298 <resetWindow+0x44>)
 8001274:	801a      	strh	r2, [r3, #0]
 8001276:	4b09      	ldr	r3, [pc, #36]	@ (800129c <resetWindow+0x48>)
 8001278:	2200      	movs	r2, #0
 800127a:	801a      	strh	r2, [r3, #0]
}
 800127c:	bf00      	nop
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	2000041a 	.word	0x2000041a
 800128c:	2000084a 	.word	0x2000084a
 8001290:	2000084c 	.word	0x2000084c
 8001294:	2000041c 	.word	0x2000041c
 8001298:	2000084e 	.word	0x2000084e
 800129c:	20000850 	.word	0x20000850

080012a0 <updateWindow>:

void updateWindow(uint16_t x, uint16_t y) {
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	4603      	mov	r3, r0
 80012a8:	460a      	mov	r2, r1
 80012aa:	80fb      	strh	r3, [r7, #6]
 80012ac:	4613      	mov	r3, r2
 80012ae:	80bb      	strh	r3, [r7, #4]

    if (x < WIDTH && y < HEIGHT) {
 80012b0:	4b17      	ldr	r3, [pc, #92]	@ (8001310 <updateWindow+0x70>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d224      	bcs.n	8001304 <updateWindow+0x64>
 80012ba:	4b16      	ldr	r3, [pc, #88]	@ (8001314 <updateWindow+0x74>)
 80012bc:	881b      	ldrh	r3, [r3, #0]
 80012be:	88ba      	ldrh	r2, [r7, #4]
 80012c0:	429a      	cmp	r2, r3
 80012c2:	d21f      	bcs.n	8001304 <updateWindow+0x64>
        if (x < xmin) xmin = x;
 80012c4:	4b14      	ldr	r3, [pc, #80]	@ (8001318 <updateWindow+0x78>)
 80012c6:	881b      	ldrh	r3, [r3, #0]
 80012c8:	88fa      	ldrh	r2, [r7, #6]
 80012ca:	429a      	cmp	r2, r3
 80012cc:	d202      	bcs.n	80012d4 <updateWindow+0x34>
 80012ce:	4a12      	ldr	r2, [pc, #72]	@ (8001318 <updateWindow+0x78>)
 80012d0:	88fb      	ldrh	r3, [r7, #6]
 80012d2:	8013      	strh	r3, [r2, #0]
        if (x > xmax) xmax = x;
 80012d4:	4b11      	ldr	r3, [pc, #68]	@ (800131c <updateWindow+0x7c>)
 80012d6:	881b      	ldrh	r3, [r3, #0]
 80012d8:	88fa      	ldrh	r2, [r7, #6]
 80012da:	429a      	cmp	r2, r3
 80012dc:	d902      	bls.n	80012e4 <updateWindow+0x44>
 80012de:	4a0f      	ldr	r2, [pc, #60]	@ (800131c <updateWindow+0x7c>)
 80012e0:	88fb      	ldrh	r3, [r7, #6]
 80012e2:	8013      	strh	r3, [r2, #0]
        if (y < ymin) ymin = y;
 80012e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001320 <updateWindow+0x80>)
 80012e6:	881b      	ldrh	r3, [r3, #0]
 80012e8:	88ba      	ldrh	r2, [r7, #4]
 80012ea:	429a      	cmp	r2, r3
 80012ec:	d202      	bcs.n	80012f4 <updateWindow+0x54>
 80012ee:	4a0c      	ldr	r2, [pc, #48]	@ (8001320 <updateWindow+0x80>)
 80012f0:	88bb      	ldrh	r3, [r7, #4]
 80012f2:	8013      	strh	r3, [r2, #0]
        if (y > ymax) ymax = y;
 80012f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001324 <updateWindow+0x84>)
 80012f6:	881b      	ldrh	r3, [r3, #0]
 80012f8:	88ba      	ldrh	r2, [r7, #4]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d902      	bls.n	8001304 <updateWindow+0x64>
 80012fe:	4a09      	ldr	r2, [pc, #36]	@ (8001324 <updateWindow+0x84>)
 8001300:	88bb      	ldrh	r3, [r7, #4]
 8001302:	8013      	strh	r3, [r2, #0]
    }
}
 8001304:	bf00      	nop
 8001306:	370c      	adds	r7, #12
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr
 8001310:	2000041a 	.word	0x2000041a
 8001314:	2000041c 	.word	0x2000041c
 8001318:	2000084a 	.word	0x2000084a
 800131c:	2000084c 	.word	0x2000084c
 8001320:	2000084e 	.word	0x2000084e
 8001324:	20000850 	.word	0x20000850

08001328 <ST7735S_Init>:

void ST7735S_Init(void) {
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0

    SPI_Init();
 800132c:	f000 fa2c 	bl	8001788 <SPI_Init>

    /* backlight */
    Pin_BLK_Pct(100);
 8001330:	2064      	movs	r0, #100	@ 0x64
 8001332:	f000 fa77 	bl	8001824 <Pin_BLK_Pct>

    /* hard reset */
    Pin_RES_High();
 8001336:	f000 fa45 	bl	80017c4 <Pin_RES_High>
    Pin_CS_Low();
 800133a:	f000 fa2c 	bl	8001796 <Pin_CS_Low>
    Pin_DC_Low();
 800133e:	f000 fa65 	bl	800180c <Pin_DC_Low>
    Delay(2); /* 10¬µs min */
 8001342:	2002      	movs	r0, #2
 8001344:	f000 fa04 	bl	8001750 <Delay>
    Pin_RES_Low();
 8001348:	f000 fa48 	bl	80017dc <Pin_RES_Low>
    Delay(2); /* 10¬µs min */
 800134c:	2002      	movs	r0, #2
 800134e:	f000 f9ff 	bl	8001750 <Delay>
    Pin_RES_High();
 8001352:	f000 fa37 	bl	80017c4 <Pin_RES_High>
    Delay(2);
 8001356:	2002      	movs	r0, #2
 8001358:	f000 f9fa 	bl	8001750 <Delay>
    Pin_CS_High();
 800135c:	f000 fa26 	bl	80017ac <Pin_CS_High>

    initCommands();
 8001360:	f7ff fece 	bl	8001100 <initCommands>

}
 8001364:	bf00      	nop
 8001366:	bd80      	pop	{r7, pc}

08001368 <ST7735S_flush>:

void ST7735S_flush(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b088      	sub	sp, #32
 800136c:	af00      	add	r7, sp, #0
        uint16_t xm = xmin + XSTART, ym = ymin + YSTART;
 800136e:	4b48      	ldr	r3, [pc, #288]	@ (8001490 <ST7735S_flush+0x128>)
 8001370:	881a      	ldrh	r2, [r3, #0]
 8001372:	4b48      	ldr	r3, [pc, #288]	@ (8001494 <ST7735S_flush+0x12c>)
 8001374:	881b      	ldrh	r3, [r3, #0]
 8001376:	4413      	add	r3, r2
 8001378:	83fb      	strh	r3, [r7, #30]
 800137a:	4b47      	ldr	r3, [pc, #284]	@ (8001498 <ST7735S_flush+0x130>)
 800137c:	881a      	ldrh	r2, [r3, #0]
 800137e:	4b47      	ldr	r3, [pc, #284]	@ (800149c <ST7735S_flush+0x134>)
 8001380:	881b      	ldrh	r3, [r3, #0]
 8001382:	4413      	add	r3, r2
 8001384:	83bb      	strh	r3, [r7, #28]
        uint16_t xx = xmax + XSTART, yx = ymax + YSTART;
 8001386:	4b46      	ldr	r3, [pc, #280]	@ (80014a0 <ST7735S_flush+0x138>)
 8001388:	881a      	ldrh	r2, [r3, #0]
 800138a:	4b42      	ldr	r3, [pc, #264]	@ (8001494 <ST7735S_flush+0x12c>)
 800138c:	881b      	ldrh	r3, [r3, #0]
 800138e:	4413      	add	r3, r2
 8001390:	837b      	strh	r3, [r7, #26]
 8001392:	4b44      	ldr	r3, [pc, #272]	@ (80014a4 <ST7735S_flush+0x13c>)
 8001394:	881a      	ldrh	r2, [r3, #0]
 8001396:	4b41      	ldr	r3, [pc, #260]	@ (800149c <ST7735S_flush+0x134>)
 8001398:	881b      	ldrh	r3, [r3, #0]
 800139a:	4413      	add	r3, r2
 800139c:	833b      	strh	r3, [r7, #24]

        uint8_t cas[] = { CASET, xm >> 8, xm, xx >> 8, xx };
 800139e:	232a      	movs	r3, #42	@ 0x2a
 80013a0:	733b      	strb	r3, [r7, #12]
 80013a2:	8bfb      	ldrh	r3, [r7, #30]
 80013a4:	0a1b      	lsrs	r3, r3, #8
 80013a6:	b29b      	uxth	r3, r3
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	737b      	strb	r3, [r7, #13]
 80013ac:	8bfb      	ldrh	r3, [r7, #30]
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	73bb      	strb	r3, [r7, #14]
 80013b2:	8b7b      	ldrh	r3, [r7, #26]
 80013b4:	0a1b      	lsrs	r3, r3, #8
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	73fb      	strb	r3, [r7, #15]
 80013bc:	8b7b      	ldrh	r3, [r7, #26]
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	743b      	strb	r3, [r7, #16]
        uint8_t ras[] = { RASET, ym >> 8, ym, yx >> 8, yx };
 80013c2:	232b      	movs	r3, #43	@ 0x2b
 80013c4:	713b      	strb	r3, [r7, #4]
 80013c6:	8bbb      	ldrh	r3, [r7, #28]
 80013c8:	0a1b      	lsrs	r3, r3, #8
 80013ca:	b29b      	uxth	r3, r3
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	717b      	strb	r3, [r7, #5]
 80013d0:	8bbb      	ldrh	r3, [r7, #28]
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	71bb      	strb	r3, [r7, #6]
 80013d6:	8b3b      	ldrh	r3, [r7, #24]
 80013d8:	0a1b      	lsrs	r3, r3, #8
 80013da:	b29b      	uxth	r3, r3
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	71fb      	strb	r3, [r7, #7]
 80013e0:	8b3b      	ldrh	r3, [r7, #24]
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	723b      	strb	r3, [r7, #8]
        uint8_t ram[] = { RAMWR };
 80013e6:	232c      	movs	r3, #44	@ 0x2c
 80013e8:	703b      	strb	r3, [r7, #0]

        SPI_Transmit(sizeof(cas), cas);
 80013ea:	f107 030c 	add.w	r3, r7, #12
 80013ee:	4619      	mov	r1, r3
 80013f0:	2005      	movs	r0, #5
 80013f2:	f000 fa73 	bl	80018dc <SPI_Transmit>
        SPI_Transmit(sizeof(ras), ras);
 80013f6:	1d3b      	adds	r3, r7, #4
 80013f8:	4619      	mov	r1, r3
 80013fa:	2005      	movs	r0, #5
 80013fc:	f000 fa6e 	bl	80018dc <SPI_Transmit>
        SPI_TransmitCmd(1, ram);
 8001400:	463b      	mov	r3, r7
 8001402:	4619      	mov	r1, r3
 8001404:	2001      	movs	r0, #1
 8001406:	f000 fa47 	bl	8001898 <SPI_TransmitCmd>
#else
    uint16_t len = (xmax-xmin+1)*2*(ymax-ymin+1);
    SPI_TransmitData(len, (uint8_t *)&frame[WIDTH*ymin+xmin]);
#endif
#elif defined(HVBUFFER)
    if (hvtype == VF) { // horiz line
 800140a:	4b27      	ldr	r3, [pc, #156]	@ (80014a8 <ST7735S_flush+0x140>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	2b01      	cmp	r3, #1
 8001410:	d114      	bne.n	800143c <ST7735S_flush+0xd4>
        uint16_t len  = (xmax-xmin+1)*2;
 8001412:	4b23      	ldr	r3, [pc, #140]	@ (80014a0 <ST7735S_flush+0x138>)
 8001414:	881b      	ldrh	r3, [r3, #0]
 8001416:	461a      	mov	r2, r3
 8001418:	4b1d      	ldr	r3, [pc, #116]	@ (8001490 <ST7735S_flush+0x128>)
 800141a:	881b      	ldrh	r3, [r3, #0]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	3301      	adds	r3, #1
 8001420:	b29b      	uxth	r3, r3
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	82bb      	strh	r3, [r7, #20]
        SPI_TransmitData(len, (uint8_t *)&hvframe[xmin]);
 8001426:	4b1a      	ldr	r3, [pc, #104]	@ (8001490 <ST7735S_flush+0x128>)
 8001428:	881b      	ldrh	r3, [r3, #0]
 800142a:	005b      	lsls	r3, r3, #1
 800142c:	4a1f      	ldr	r2, [pc, #124]	@ (80014ac <ST7735S_flush+0x144>)
 800142e:	441a      	add	r2, r3
 8001430:	8abb      	ldrh	r3, [r7, #20]
 8001432:	4611      	mov	r1, r2
 8001434:	4618      	mov	r0, r3
 8001436:	f000 fa40 	bl	80018ba <SPI_TransmitData>
 800143a:	e020      	b.n	800147e <ST7735S_flush+0x116>
    } else
        if (hvtype == HF) { // vert line
 800143c:	4b1a      	ldr	r3, [pc, #104]	@ (80014a8 <ST7735S_flush+0x140>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d114      	bne.n	800146e <ST7735S_flush+0x106>
        uint16_t len  = (ymax-ymin+1)*2;
 8001444:	4b17      	ldr	r3, [pc, #92]	@ (80014a4 <ST7735S_flush+0x13c>)
 8001446:	881b      	ldrh	r3, [r3, #0]
 8001448:	461a      	mov	r2, r3
 800144a:	4b13      	ldr	r3, [pc, #76]	@ (8001498 <ST7735S_flush+0x130>)
 800144c:	881b      	ldrh	r3, [r3, #0]
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	3301      	adds	r3, #1
 8001452:	b29b      	uxth	r3, r3
 8001454:	005b      	lsls	r3, r3, #1
 8001456:	82fb      	strh	r3, [r7, #22]
        SPI_TransmitData(len, (uint8_t *)&hvframe[ymin]);
 8001458:	4b0f      	ldr	r3, [pc, #60]	@ (8001498 <ST7735S_flush+0x130>)
 800145a:	881b      	ldrh	r3, [r3, #0]
 800145c:	005b      	lsls	r3, r3, #1
 800145e:	4a13      	ldr	r2, [pc, #76]	@ (80014ac <ST7735S_flush+0x144>)
 8001460:	441a      	add	r2, r3
 8001462:	8afb      	ldrh	r3, [r7, #22]
 8001464:	4611      	mov	r1, r2
 8001466:	4618      	mov	r0, r3
 8001468:	f000 fa27 	bl	80018ba <SPI_TransmitData>
 800146c:	e007      	b.n	800147e <ST7735S_flush+0x116>
    } else
    	if (hvtype == ONE) { // single pixel
 800146e:	4b0e      	ldr	r3, [pc, #56]	@ (80014a8 <ST7735S_flush+0x140>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	2b02      	cmp	r3, #2
 8001474:	d103      	bne.n	800147e <ST7735S_flush+0x116>
    		SPI_TransmitData(2, (uint8_t *)&hvcolor1);
 8001476:	490e      	ldr	r1, [pc, #56]	@ (80014b0 <ST7735S_flush+0x148>)
 8001478:	2002      	movs	r0, #2
 800147a:	f000 fa1e 	bl	80018ba <SPI_TransmitData>
    	}
    hvtype = NONE;
 800147e:	4b0a      	ldr	r3, [pc, #40]	@ (80014a8 <ST7735S_flush+0x140>)
 8001480:	2203      	movs	r2, #3
 8001482:	701a      	strb	r2, [r3, #0]
#elif defined(BUFFER1)
    SPI_TransmitData( 2, (uint8_t *)&frame[0]);
#else
#error buffer not defined.
#endif
    resetWindow();
 8001484:	f7ff fee6 	bl	8001254 <resetWindow>
}
 8001488:	bf00      	nop
 800148a:	3720      	adds	r7, #32
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	2000084a 	.word	0x2000084a
 8001494:	2000041e 	.word	0x2000041e
 8001498:	2000084e 	.word	0x2000084e
 800149c:	20000420 	.word	0x20000420
 80014a0:	2000084c 	.word	0x2000084c
 80014a4:	20000850 	.word	0x20000850
 80014a8:	20000418 	.word	0x20000418
 80014ac:	20000708 	.word	0x20000708
 80014b0:	20000848 	.word	0x20000848

080014b4 <set_hvpixel>:
        frame[WIDTH*y+x] = bg_color;
        updateWindow(x,y);
    }
}
#elif defined(HVBUFFER)
void set_hvpixel(uint16_t x, uint16_t y) {
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	4603      	mov	r3, r0
 80014bc:	460a      	mov	r2, r1
 80014be:	80fb      	strh	r3, [r7, #6]
 80014c0:	4613      	mov	r3, r2
 80014c2:	80bb      	strh	r3, [r7, #4]
	// first pixel
	if (hvtype == NONE) {
 80014c4:	4b66      	ldr	r3, [pc, #408]	@ (8001660 <set_hvpixel+0x1ac>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b03      	cmp	r3, #3
 80014ca:	d10e      	bne.n	80014ea <set_hvpixel+0x36>
first_pixel:
 80014cc:	bf00      	nop
		hvcolor1 = color;
 80014ce:	4a65      	ldr	r2, [pc, #404]	@ (8001664 <set_hvpixel+0x1b0>)
 80014d0:	4b65      	ldr	r3, [pc, #404]	@ (8001668 <set_hvpixel+0x1b4>)
 80014d2:	881b      	ldrh	r3, [r3, #0]
 80014d4:	8013      	strh	r3, [r2, #0]
		hvtype = ONE;
 80014d6:	4b62      	ldr	r3, [pc, #392]	@ (8001660 <set_hvpixel+0x1ac>)
 80014d8:	2202      	movs	r2, #2
 80014da:	701a      	strb	r2, [r3, #0]
		updateWindow(x,y);
 80014dc:	88ba      	ldrh	r2, [r7, #4]
 80014de:	88fb      	ldrh	r3, [r7, #6]
 80014e0:	4611      	mov	r1, r2
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7ff fedc 	bl	80012a0 <updateWindow>
		return;
 80014e8:	e0b6      	b.n	8001658 <set_hvpixel+0x1a4>
	}
	// second pixel
	if (hvtype == ONE) {
 80014ea:	4b5d      	ldr	r3, [pc, #372]	@ (8001660 <set_hvpixel+0x1ac>)
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	2b02      	cmp	r3, #2
 80014f0:	d15e      	bne.n	80015b0 <set_hvpixel+0xfc>
		if (y == ymax && y == ymin && (x == xmin - 1 || x == xmax + 1))  {
 80014f2:	4b5e      	ldr	r3, [pc, #376]	@ (800166c <set_hvpixel+0x1b8>)
 80014f4:	881b      	ldrh	r3, [r3, #0]
 80014f6:	88ba      	ldrh	r2, [r7, #4]
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d128      	bne.n	800154e <set_hvpixel+0x9a>
 80014fc:	4b5c      	ldr	r3, [pc, #368]	@ (8001670 <set_hvpixel+0x1bc>)
 80014fe:	881b      	ldrh	r3, [r3, #0]
 8001500:	88ba      	ldrh	r2, [r7, #4]
 8001502:	429a      	cmp	r2, r3
 8001504:	d123      	bne.n	800154e <set_hvpixel+0x9a>
 8001506:	88fa      	ldrh	r2, [r7, #6]
 8001508:	4b5a      	ldr	r3, [pc, #360]	@ (8001674 <set_hvpixel+0x1c0>)
 800150a:	881b      	ldrh	r3, [r3, #0]
 800150c:	3b01      	subs	r3, #1
 800150e:	429a      	cmp	r2, r3
 8001510:	d005      	beq.n	800151e <set_hvpixel+0x6a>
 8001512:	88fa      	ldrh	r2, [r7, #6]
 8001514:	4b58      	ldr	r3, [pc, #352]	@ (8001678 <set_hvpixel+0x1c4>)
 8001516:	881b      	ldrh	r3, [r3, #0]
 8001518:	3301      	adds	r3, #1
 800151a:	429a      	cmp	r2, r3
 800151c:	d117      	bne.n	800154e <set_hvpixel+0x9a>
			hvtype = VF;
 800151e:	4b50      	ldr	r3, [pc, #320]	@ (8001660 <set_hvpixel+0x1ac>)
 8001520:	2201      	movs	r2, #1
 8001522:	701a      	strb	r2, [r3, #0]
			hvframe[xmin] = hvcolor1;
 8001524:	4b53      	ldr	r3, [pc, #332]	@ (8001674 <set_hvpixel+0x1c0>)
 8001526:	881b      	ldrh	r3, [r3, #0]
 8001528:	4619      	mov	r1, r3
 800152a:	4a54      	ldr	r2, [pc, #336]	@ (800167c <set_hvpixel+0x1c8>)
 800152c:	4b4d      	ldr	r3, [pc, #308]	@ (8001664 <set_hvpixel+0x1b0>)
 800152e:	881b      	ldrh	r3, [r3, #0]
 8001530:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
			hvframe[x] = color;
 8001534:	88fb      	ldrh	r3, [r7, #6]
 8001536:	4951      	ldr	r1, [pc, #324]	@ (800167c <set_hvpixel+0x1c8>)
 8001538:	4a4b      	ldr	r2, [pc, #300]	@ (8001668 <set_hvpixel+0x1b4>)
 800153a:	8812      	ldrh	r2, [r2, #0]
 800153c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			updateWindow(x,y);
 8001540:	88ba      	ldrh	r2, [r7, #4]
 8001542:	88fb      	ldrh	r3, [r7, #6]
 8001544:	4611      	mov	r1, r2
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff feaa 	bl	80012a0 <updateWindow>
			return;
 800154c:	e084      	b.n	8001658 <set_hvpixel+0x1a4>
		}
		if (x == xmax && x == xmin && (y == ymin - 1 || y == ymax + 1)) {
 800154e:	4b4a      	ldr	r3, [pc, #296]	@ (8001678 <set_hvpixel+0x1c4>)
 8001550:	881b      	ldrh	r3, [r3, #0]
 8001552:	88fa      	ldrh	r2, [r7, #6]
 8001554:	429a      	cmp	r2, r3
 8001556:	d128      	bne.n	80015aa <set_hvpixel+0xf6>
 8001558:	4b46      	ldr	r3, [pc, #280]	@ (8001674 <set_hvpixel+0x1c0>)
 800155a:	881b      	ldrh	r3, [r3, #0]
 800155c:	88fa      	ldrh	r2, [r7, #6]
 800155e:	429a      	cmp	r2, r3
 8001560:	d123      	bne.n	80015aa <set_hvpixel+0xf6>
 8001562:	88ba      	ldrh	r2, [r7, #4]
 8001564:	4b42      	ldr	r3, [pc, #264]	@ (8001670 <set_hvpixel+0x1bc>)
 8001566:	881b      	ldrh	r3, [r3, #0]
 8001568:	3b01      	subs	r3, #1
 800156a:	429a      	cmp	r2, r3
 800156c:	d005      	beq.n	800157a <set_hvpixel+0xc6>
 800156e:	88ba      	ldrh	r2, [r7, #4]
 8001570:	4b3e      	ldr	r3, [pc, #248]	@ (800166c <set_hvpixel+0x1b8>)
 8001572:	881b      	ldrh	r3, [r3, #0]
 8001574:	3301      	adds	r3, #1
 8001576:	429a      	cmp	r2, r3
 8001578:	d117      	bne.n	80015aa <set_hvpixel+0xf6>
			hvtype = HF;
 800157a:	4b39      	ldr	r3, [pc, #228]	@ (8001660 <set_hvpixel+0x1ac>)
 800157c:	2200      	movs	r2, #0
 800157e:	701a      	strb	r2, [r3, #0]
			hvframe[ymin] = hvcolor1;
 8001580:	4b3b      	ldr	r3, [pc, #236]	@ (8001670 <set_hvpixel+0x1bc>)
 8001582:	881b      	ldrh	r3, [r3, #0]
 8001584:	4619      	mov	r1, r3
 8001586:	4a3d      	ldr	r2, [pc, #244]	@ (800167c <set_hvpixel+0x1c8>)
 8001588:	4b36      	ldr	r3, [pc, #216]	@ (8001664 <set_hvpixel+0x1b0>)
 800158a:	881b      	ldrh	r3, [r3, #0]
 800158c:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
			hvframe[y] = color;
 8001590:	88bb      	ldrh	r3, [r7, #4]
 8001592:	493a      	ldr	r1, [pc, #232]	@ (800167c <set_hvpixel+0x1c8>)
 8001594:	4a34      	ldr	r2, [pc, #208]	@ (8001668 <set_hvpixel+0x1b4>)
 8001596:	8812      	ldrh	r2, [r2, #0]
 8001598:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			updateWindow(x,y);
 800159c:	88ba      	ldrh	r2, [r7, #4]
 800159e:	88fb      	ldrh	r3, [r7, #6]
 80015a0:	4611      	mov	r1, r2
 80015a2:	4618      	mov	r0, r3
 80015a4:	f7ff fe7c 	bl	80012a0 <updateWindow>
			return;
 80015a8:	e056      	b.n	8001658 <set_hvpixel+0x1a4>
		}
		ST7735S_flush();
 80015aa:	f7ff fedd 	bl	8001368 <ST7735S_flush>
        goto first_pixel;
 80015ae:	e78e      	b.n	80014ce <set_hvpixel+0x1a>
	}
    // third+ pixel
	if (hvtype == VF) { // horiz line
 80015b0:	4b2b      	ldr	r3, [pc, #172]	@ (8001660 <set_hvpixel+0x1ac>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d125      	bne.n	8001604 <set_hvpixel+0x150>
		if ( y == ymax && y == ymin && ( x >= xmin - 1 && x <= xmax + 1 )) {
 80015b8:	4b2c      	ldr	r3, [pc, #176]	@ (800166c <set_hvpixel+0x1b8>)
 80015ba:	881b      	ldrh	r3, [r3, #0]
 80015bc:	88ba      	ldrh	r2, [r7, #4]
 80015be:	429a      	cmp	r2, r3
 80015c0:	d11d      	bne.n	80015fe <set_hvpixel+0x14a>
 80015c2:	4b2b      	ldr	r3, [pc, #172]	@ (8001670 <set_hvpixel+0x1bc>)
 80015c4:	881b      	ldrh	r3, [r3, #0]
 80015c6:	88ba      	ldrh	r2, [r7, #4]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	d118      	bne.n	80015fe <set_hvpixel+0x14a>
 80015cc:	88fa      	ldrh	r2, [r7, #6]
 80015ce:	4b29      	ldr	r3, [pc, #164]	@ (8001674 <set_hvpixel+0x1c0>)
 80015d0:	881b      	ldrh	r3, [r3, #0]
 80015d2:	3b01      	subs	r3, #1
 80015d4:	429a      	cmp	r2, r3
 80015d6:	db12      	blt.n	80015fe <set_hvpixel+0x14a>
 80015d8:	88fa      	ldrh	r2, [r7, #6]
 80015da:	4b27      	ldr	r3, [pc, #156]	@ (8001678 <set_hvpixel+0x1c4>)
 80015dc:	881b      	ldrh	r3, [r3, #0]
 80015de:	3301      	adds	r3, #1
 80015e0:	429a      	cmp	r2, r3
 80015e2:	dc0c      	bgt.n	80015fe <set_hvpixel+0x14a>
			hvframe[x] = color;
 80015e4:	88fb      	ldrh	r3, [r7, #6]
 80015e6:	4925      	ldr	r1, [pc, #148]	@ (800167c <set_hvpixel+0x1c8>)
 80015e8:	4a1f      	ldr	r2, [pc, #124]	@ (8001668 <set_hvpixel+0x1b4>)
 80015ea:	8812      	ldrh	r2, [r2, #0]
 80015ec:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			updateWindow(x,y);
 80015f0:	88ba      	ldrh	r2, [r7, #4]
 80015f2:	88fb      	ldrh	r3, [r7, #6]
 80015f4:	4611      	mov	r1, r2
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7ff fe52 	bl	80012a0 <updateWindow>
			return;
 80015fc:	e02c      	b.n	8001658 <set_hvpixel+0x1a4>
		}
		ST7735S_flush();
 80015fe:	f7ff feb3 	bl	8001368 <ST7735S_flush>
        goto first_pixel;
 8001602:	e764      	b.n	80014ce <set_hvpixel+0x1a>
	}
	if (hvtype == HF) { // vert line
 8001604:	4b16      	ldr	r3, [pc, #88]	@ (8001660 <set_hvpixel+0x1ac>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d125      	bne.n	8001658 <set_hvpixel+0x1a4>
		if ( x == xmax && x == xmin && ( y >= ymin - 1 && y <= ymax + 1 )) {
 800160c:	4b1a      	ldr	r3, [pc, #104]	@ (8001678 <set_hvpixel+0x1c4>)
 800160e:	881b      	ldrh	r3, [r3, #0]
 8001610:	88fa      	ldrh	r2, [r7, #6]
 8001612:	429a      	cmp	r2, r3
 8001614:	d11d      	bne.n	8001652 <set_hvpixel+0x19e>
 8001616:	4b17      	ldr	r3, [pc, #92]	@ (8001674 <set_hvpixel+0x1c0>)
 8001618:	881b      	ldrh	r3, [r3, #0]
 800161a:	88fa      	ldrh	r2, [r7, #6]
 800161c:	429a      	cmp	r2, r3
 800161e:	d118      	bne.n	8001652 <set_hvpixel+0x19e>
 8001620:	88ba      	ldrh	r2, [r7, #4]
 8001622:	4b13      	ldr	r3, [pc, #76]	@ (8001670 <set_hvpixel+0x1bc>)
 8001624:	881b      	ldrh	r3, [r3, #0]
 8001626:	3b01      	subs	r3, #1
 8001628:	429a      	cmp	r2, r3
 800162a:	db12      	blt.n	8001652 <set_hvpixel+0x19e>
 800162c:	88ba      	ldrh	r2, [r7, #4]
 800162e:	4b0f      	ldr	r3, [pc, #60]	@ (800166c <set_hvpixel+0x1b8>)
 8001630:	881b      	ldrh	r3, [r3, #0]
 8001632:	3301      	adds	r3, #1
 8001634:	429a      	cmp	r2, r3
 8001636:	dc0c      	bgt.n	8001652 <set_hvpixel+0x19e>
			hvframe[y] = color;
 8001638:	88bb      	ldrh	r3, [r7, #4]
 800163a:	4910      	ldr	r1, [pc, #64]	@ (800167c <set_hvpixel+0x1c8>)
 800163c:	4a0a      	ldr	r2, [pc, #40]	@ (8001668 <set_hvpixel+0x1b4>)
 800163e:	8812      	ldrh	r2, [r2, #0]
 8001640:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			updateWindow(x,y);
 8001644:	88ba      	ldrh	r2, [r7, #4]
 8001646:	88fb      	ldrh	r3, [r7, #6]
 8001648:	4611      	mov	r1, r2
 800164a:	4618      	mov	r0, r3
 800164c:	f7ff fe28 	bl	80012a0 <updateWindow>
			return;
 8001650:	e002      	b.n	8001658 <set_hvpixel+0x1a4>
		}
		ST7735S_flush();
 8001652:	f7ff fe89 	bl	8001368 <ST7735S_flush>
        goto first_pixel;
 8001656:	e73a      	b.n	80014ce <set_hvpixel+0x1a>
	}
}
 8001658:	3708      	adds	r7, #8
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	20000418 	.word	0x20000418
 8001664:	20000848 	.word	0x20000848
 8001668:	20000854 	.word	0x20000854
 800166c:	20000850 	.word	0x20000850
 8001670:	2000084e 	.word	0x2000084e
 8001674:	2000084a 	.word	0x2000084a
 8001678:	2000084c 	.word	0x2000084c
 800167c:	20000708 	.word	0x20000708

08001680 <ST7735S_Pixel>:

void ST7735S_Pixel(uint16_t x, uint16_t y) {
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	4603      	mov	r3, r0
 8001688:	460a      	mov	r2, r1
 800168a:	80fb      	strh	r3, [r7, #6]
 800168c:	4613      	mov	r3, r2
 800168e:	80bb      	strh	r3, [r7, #4]
    if ( x < WIDTH && y < HEIGHT) {
 8001690:	4b09      	ldr	r3, [pc, #36]	@ (80016b8 <ST7735S_Pixel+0x38>)
 8001692:	881b      	ldrh	r3, [r3, #0]
 8001694:	88fa      	ldrh	r2, [r7, #6]
 8001696:	429a      	cmp	r2, r3
 8001698:	d20a      	bcs.n	80016b0 <ST7735S_Pixel+0x30>
 800169a:	4b08      	ldr	r3, [pc, #32]	@ (80016bc <ST7735S_Pixel+0x3c>)
 800169c:	881b      	ldrh	r3, [r3, #0]
 800169e:	88ba      	ldrh	r2, [r7, #4]
 80016a0:	429a      	cmp	r2, r3
 80016a2:	d205      	bcs.n	80016b0 <ST7735S_Pixel+0x30>
        set_hvpixel(x, y);
 80016a4:	88ba      	ldrh	r2, [r7, #4]
 80016a6:	88fb      	ldrh	r3, [r7, #6]
 80016a8:	4611      	mov	r1, r2
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7ff ff02 	bl	80014b4 <set_hvpixel>
    }
}
 80016b0:	bf00      	nop
 80016b2:	3708      	adds	r7, #8
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	2000041a 	.word	0x2000041a
 80016bc:	2000041c 	.word	0x2000041c

080016c0 <ST7735S_bgPixel>:

void ST7735S_bgPixel(uint16_t x, uint16_t y) {
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	4603      	mov	r3, r0
 80016c8:	460a      	mov	r2, r1
 80016ca:	80fb      	strh	r3, [r7, #6]
 80016cc:	4613      	mov	r3, r2
 80016ce:	80bb      	strh	r3, [r7, #4]
    if ( x < WIDTH && y < HEIGHT) {
 80016d0:	4b0e      	ldr	r3, [pc, #56]	@ (800170c <ST7735S_bgPixel+0x4c>)
 80016d2:	881b      	ldrh	r3, [r3, #0]
 80016d4:	88fa      	ldrh	r2, [r7, #6]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d214      	bcs.n	8001704 <ST7735S_bgPixel+0x44>
 80016da:	4b0d      	ldr	r3, [pc, #52]	@ (8001710 <ST7735S_bgPixel+0x50>)
 80016dc:	881b      	ldrh	r3, [r3, #0]
 80016de:	88ba      	ldrh	r2, [r7, #4]
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d20f      	bcs.n	8001704 <ST7735S_bgPixel+0x44>
        color565_t c = color;
 80016e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001714 <ST7735S_bgPixel+0x54>)
 80016e6:	881b      	ldrh	r3, [r3, #0]
 80016e8:	81bb      	strh	r3, [r7, #12]
        color = bg_color;
 80016ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001714 <ST7735S_bgPixel+0x54>)
 80016ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001718 <ST7735S_bgPixel+0x58>)
 80016ee:	881b      	ldrh	r3, [r3, #0]
 80016f0:	8013      	strh	r3, [r2, #0]
        set_hvpixel(x, y);
 80016f2:	88ba      	ldrh	r2, [r7, #4]
 80016f4:	88fb      	ldrh	r3, [r7, #6]
 80016f6:	4611      	mov	r1, r2
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff fedb 	bl	80014b4 <set_hvpixel>
        color = c;
 80016fe:	4a05      	ldr	r2, [pc, #20]	@ (8001714 <ST7735S_bgPixel+0x54>)
 8001700:	89bb      	ldrh	r3, [r7, #12]
 8001702:	8013      	strh	r3, [r2, #0]
    }
}
 8001704:	bf00      	nop
 8001706:	3710      	adds	r7, #16
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	2000041a 	.word	0x2000041a
 8001710:	2000041c 	.word	0x2000041c
 8001714:	20000854 	.word	0x20000854
 8001718:	20000858 	.word	0x20000858

0800171c <ST7735S_normalMode>:

    uint8_t CMD[] = {VSCSAD, 0, line};
    SPI_Transmit(3, CMD);
}

void ST7735S_normalMode(void) {
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
    uint8_t CMD[] = { NORON };
 8001722:	2313      	movs	r3, #19
 8001724:	713b      	strb	r3, [r7, #4]
    SPI_Transmit(1, CMD);
 8001726:	1d3b      	adds	r3, r7, #4
 8001728:	4619      	mov	r1, r3
 800172a:	2001      	movs	r0, #1
 800172c:	f000 f8d6 	bl	80018dc <SPI_Transmit>
    /* reset mv */
    uint8_t CMD1[] = { MADCTL, madctl };
 8001730:	2336      	movs	r3, #54	@ 0x36
 8001732:	703b      	strb	r3, [r7, #0]
 8001734:	4b05      	ldr	r3, [pc, #20]	@ (800174c <ST7735S_normalMode+0x30>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	707b      	strb	r3, [r7, #1]
    SPI_Transmit(sizeof(CMD1), CMD1);
 800173a:	463b      	mov	r3, r7
 800173c:	4619      	mov	r1, r3
 800173e:	2002      	movs	r0, #2
 8001740:	f000 f8cc 	bl	80018dc <SPI_Transmit>

}
 8001744:	bf00      	nop
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	20000852 	.word	0x20000852

08001750 <Delay>:
    /* partial mode on */
    uint8_t CMD2[] = { PTLON };
    SPI_Transmit(sizeof(CMD2), CMD2);
}

void Delay(uint32_t d) {
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
    _Delay(d);
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f000 f8db 	bl	8001914 <_Delay>
}
 800175e:	bf00      	nop
 8001760:	3708      	adds	r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
	...

08001768 <hspi_init>:
#endif


static SPI_HandleTypeDef *hspi;

void hspi_init(SPI_HandleTypeDef *hspix){
 8001768:	b480      	push	{r7}
 800176a:	b083      	sub	sp, #12
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 hspi = hspix;
 8001770:	4a04      	ldr	r2, [pc, #16]	@ (8001784 <hspi_init+0x1c>)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6013      	str	r3, [r2, #0]
}
 8001776:	bf00      	nop
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	20000860 	.word	0x20000860

08001788 <SPI_Init>:

void SPI_Init(void) {
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
	// Pin_Low(CS);
}
 800178c:	bf00      	nop
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr

08001796 <Pin_CS_Low>:

void Pin_CS_Low(void) {
 8001796:	b580      	push	{r7, lr}
 8001798:	af00      	add	r7, sp, #0
  _Pin_Low(TFT_CS);
 800179a:	2200      	movs	r2, #0
 800179c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80017a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017a4:	f001 fdea 	bl	800337c <HAL_GPIO_WritePin>
}
 80017a8:	bf00      	nop
 80017aa:	bd80      	pop	{r7, pc}

080017ac <Pin_CS_High>:

void Pin_CS_High(void) {
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
  _Pin_High(TFT_CS);
 80017b0:	2201      	movs	r2, #1
 80017b2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80017b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017ba:	f001 fddf 	bl	800337c <HAL_GPIO_WritePin>
}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
	...

080017c4 <Pin_RES_High>:

void Pin_RES_High(void) {
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
    _Pin_High(TFT_RST);
 80017c8:	2201      	movs	r2, #1
 80017ca:	2140      	movs	r1, #64	@ 0x40
 80017cc:	4802      	ldr	r0, [pc, #8]	@ (80017d8 <Pin_RES_High+0x14>)
 80017ce:	f001 fdd5 	bl	800337c <HAL_GPIO_WritePin>
}
 80017d2:	bf00      	nop
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	48000400 	.word	0x48000400

080017dc <Pin_RES_Low>:

void Pin_RES_Low(void) {
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
    _Pin_Low(TFT_RST);
 80017e0:	2200      	movs	r2, #0
 80017e2:	2140      	movs	r1, #64	@ 0x40
 80017e4:	4802      	ldr	r0, [pc, #8]	@ (80017f0 <Pin_RES_Low+0x14>)
 80017e6:	f001 fdc9 	bl	800337c <HAL_GPIO_WritePin>
}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	48000400 	.word	0x48000400

080017f4 <Pin_DC_High>:

void Pin_DC_High(void) {
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
    _Pin_High(TFT_DC);
 80017f8:	2201      	movs	r2, #1
 80017fa:	2180      	movs	r1, #128	@ 0x80
 80017fc:	4802      	ldr	r0, [pc, #8]	@ (8001808 <Pin_DC_High+0x14>)
 80017fe:	f001 fdbd 	bl	800337c <HAL_GPIO_WritePin>
}
 8001802:	bf00      	nop
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	48000400 	.word	0x48000400

0800180c <Pin_DC_Low>:

void Pin_DC_Low(void) {
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
    _Pin_Low(TFT_DC);
 8001810:	2200      	movs	r2, #0
 8001812:	2180      	movs	r1, #128	@ 0x80
 8001814:	4802      	ldr	r0, [pc, #8]	@ (8001820 <Pin_DC_Low+0x14>)
 8001816:	f001 fdb1 	bl	800337c <HAL_GPIO_WritePin>
}
 800181a:	bf00      	nop
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	48000400 	.word	0x48000400

08001824 <Pin_BLK_Pct>:

extern uint8_t backlight_pct;
void Pin_BLK_Pct(uint8_t pct) {
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	4603      	mov	r3, r0
 800182c:	71fb      	strb	r3, [r7, #7]
    backlight_pct = pct;
 800182e:	4a0a      	ldr	r2, [pc, #40]	@ (8001858 <Pin_BLK_Pct+0x34>)
 8001830:	79fb      	ldrb	r3, [r7, #7]
 8001832:	7013      	strb	r3, [r2, #0]
    tim_pulse = pct*tim_period/100;
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	4a09      	ldr	r2, [pc, #36]	@ (800185c <Pin_BLK_Pct+0x38>)
 8001838:	6812      	ldr	r2, [r2, #0]
 800183a:	fb02 f303 	mul.w	r3, r2, r3
 800183e:	4a08      	ldr	r2, [pc, #32]	@ (8001860 <Pin_BLK_Pct+0x3c>)
 8001840:	fba2 2303 	umull	r2, r3, r2, r3
 8001844:	095b      	lsrs	r3, r3, #5
 8001846:	4a07      	ldr	r2, [pc, #28]	@ (8001864 <Pin_BLK_Pct+0x40>)
 8001848:	6013      	str	r3, [r2, #0]
    //__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, tim_pulse);
}
 800184a:	bf00      	nop
 800184c:	370c      	adds	r7, #12
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	2000085a 	.word	0x2000085a
 800185c:	200004a0 	.word	0x200004a0
 8001860:	51eb851f 	.word	0x51eb851f
 8001864:	2000085c 	.word	0x2000085c

08001868 <SPI_send>:

void SPI_send(uint16_t len, uint8_t *data) {
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	4603      	mov	r3, r0
 8001870:	6039      	str	r1, [r7, #0]
 8001872:	80fb      	strh	r3, [r7, #6]
	Pin_CS_Low();
 8001874:	f7ff ff8f 	bl	8001796 <Pin_CS_Low>
	while (len--) {
		HAL_SPI_Transmit(hspi, data++, 1, 0xF000);
	  HAL_Delay(1);
	}
#else
	HAL_SPI_Transmit(hspi, data, len, 0xF000);
 8001878:	4b06      	ldr	r3, [pc, #24]	@ (8001894 <SPI_send+0x2c>)
 800187a:	6818      	ldr	r0, [r3, #0]
 800187c:	88fa      	ldrh	r2, [r7, #6]
 800187e:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001882:	6839      	ldr	r1, [r7, #0]
 8001884:	f003 f9f9 	bl	8004c7a <HAL_SPI_Transmit>
	Pin_CS_High();
 8001888:	f7ff ff90 	bl	80017ac <Pin_CS_High>
#endif
}
 800188c:	bf00      	nop
 800188e:	3708      	adds	r7, #8
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	20000860 	.word	0x20000860

08001898 <SPI_TransmitCmd>:

void SPI_TransmitCmd(uint16_t len, uint8_t *data) {
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	4603      	mov	r3, r0
 80018a0:	6039      	str	r1, [r7, #0]
 80018a2:	80fb      	strh	r3, [r7, #6]
    Pin_DC_Low();
 80018a4:	f7ff ffb2 	bl	800180c <Pin_DC_Low>
    SPI_send(len, data);
 80018a8:	88fb      	ldrh	r3, [r7, #6]
 80018aa:	6839      	ldr	r1, [r7, #0]
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7ff ffdb 	bl	8001868 <SPI_send>
}
 80018b2:	bf00      	nop
 80018b4:	3708      	adds	r7, #8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}

080018ba <SPI_TransmitData>:

void SPI_TransmitData(uint16_t len, uint8_t *data) {
 80018ba:	b580      	push	{r7, lr}
 80018bc:	b082      	sub	sp, #8
 80018be:	af00      	add	r7, sp, #0
 80018c0:	4603      	mov	r3, r0
 80018c2:	6039      	str	r1, [r7, #0]
 80018c4:	80fb      	strh	r3, [r7, #6]
    Pin_DC_High();
 80018c6:	f7ff ff95 	bl	80017f4 <Pin_DC_High>
    SPI_send(len, data);
 80018ca:	88fb      	ldrh	r3, [r7, #6]
 80018cc:	6839      	ldr	r1, [r7, #0]
 80018ce:	4618      	mov	r0, r3
 80018d0:	f7ff ffca 	bl	8001868 <SPI_send>
}
 80018d4:	bf00      	nop
 80018d6:	3708      	adds	r7, #8
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}

080018dc <SPI_Transmit>:

void SPI_Transmit(uint16_t len, uint8_t *data) {
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	6039      	str	r1, [r7, #0]
 80018e6:	80fb      	strh	r3, [r7, #6]
    SPI_TransmitCmd(1, data++);
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	1c5a      	adds	r2, r3, #1
 80018ec:	603a      	str	r2, [r7, #0]
 80018ee:	4619      	mov	r1, r3
 80018f0:	2001      	movs	r0, #1
 80018f2:	f7ff ffd1 	bl	8001898 <SPI_TransmitCmd>
    if (--len)
 80018f6:	88fb      	ldrh	r3, [r7, #6]
 80018f8:	3b01      	subs	r3, #1
 80018fa:	80fb      	strh	r3, [r7, #6]
 80018fc:	88fb      	ldrh	r3, [r7, #6]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d004      	beq.n	800190c <SPI_Transmit+0x30>
       SPI_TransmitData(len, data);
 8001902:	88fb      	ldrh	r3, [r7, #6]
 8001904:	6839      	ldr	r1, [r7, #0]
 8001906:	4618      	mov	r0, r3
 8001908:	f7ff ffd7 	bl	80018ba <SPI_TransmitData>
}
 800190c:	bf00      	nop
 800190e:	3708      	adds	r7, #8
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}

08001914 <_Delay>:

void _Delay(uint32_t d) {
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
    HAL_Delay(d);
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f000 fa5b 	bl	8001dd8 <HAL_Delay>
}
 8001922:	bf00      	nop
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
	...

0800192c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001932:	4b0f      	ldr	r3, [pc, #60]	@ (8001970 <HAL_MspInit+0x44>)
 8001934:	699b      	ldr	r3, [r3, #24]
 8001936:	4a0e      	ldr	r2, [pc, #56]	@ (8001970 <HAL_MspInit+0x44>)
 8001938:	f043 0301 	orr.w	r3, r3, #1
 800193c:	6193      	str	r3, [r2, #24]
 800193e:	4b0c      	ldr	r3, [pc, #48]	@ (8001970 <HAL_MspInit+0x44>)
 8001940:	699b      	ldr	r3, [r3, #24]
 8001942:	f003 0301 	and.w	r3, r3, #1
 8001946:	607b      	str	r3, [r7, #4]
 8001948:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800194a:	4b09      	ldr	r3, [pc, #36]	@ (8001970 <HAL_MspInit+0x44>)
 800194c:	69db      	ldr	r3, [r3, #28]
 800194e:	4a08      	ldr	r2, [pc, #32]	@ (8001970 <HAL_MspInit+0x44>)
 8001950:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001954:	61d3      	str	r3, [r2, #28]
 8001956:	4b06      	ldr	r3, [pc, #24]	@ (8001970 <HAL_MspInit+0x44>)
 8001958:	69db      	ldr	r3, [r3, #28]
 800195a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800195e:	603b      	str	r3, [r7, #0]
 8001960:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001962:	bf00      	nop
 8001964:	370c      	adds	r7, #12
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	40021000 	.word	0x40021000

08001974 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b08a      	sub	sp, #40	@ 0x28
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800197c:	f107 0314 	add.w	r3, r7, #20
 8001980:	2200      	movs	r2, #0
 8001982:	601a      	str	r2, [r3, #0]
 8001984:	605a      	str	r2, [r3, #4]
 8001986:	609a      	str	r2, [r3, #8]
 8001988:	60da      	str	r2, [r3, #12]
 800198a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001994:	d14c      	bne.n	8001a30 <HAL_ADC_MspInit+0xbc>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001996:	4b28      	ldr	r3, [pc, #160]	@ (8001a38 <HAL_ADC_MspInit+0xc4>)
 8001998:	695b      	ldr	r3, [r3, #20]
 800199a:	4a27      	ldr	r2, [pc, #156]	@ (8001a38 <HAL_ADC_MspInit+0xc4>)
 800199c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019a0:	6153      	str	r3, [r2, #20]
 80019a2:	4b25      	ldr	r3, [pc, #148]	@ (8001a38 <HAL_ADC_MspInit+0xc4>)
 80019a4:	695b      	ldr	r3, [r3, #20]
 80019a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019aa:	613b      	str	r3, [r7, #16]
 80019ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ae:	4b22      	ldr	r3, [pc, #136]	@ (8001a38 <HAL_ADC_MspInit+0xc4>)
 80019b0:	695b      	ldr	r3, [r3, #20]
 80019b2:	4a21      	ldr	r2, [pc, #132]	@ (8001a38 <HAL_ADC_MspInit+0xc4>)
 80019b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019b8:	6153      	str	r3, [r2, #20]
 80019ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001a38 <HAL_ADC_MspInit+0xc4>)
 80019bc:	695b      	ldr	r3, [r3, #20]
 80019be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019c2:	60fb      	str	r3, [r7, #12]
 80019c4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80019c6:	2303      	movs	r3, #3
 80019c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019ca:	2303      	movs	r3, #3
 80019cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ce:	2300      	movs	r3, #0
 80019d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d2:	f107 0314 	add.w	r3, r7, #20
 80019d6:	4619      	mov	r1, r3
 80019d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019dc:	f001 fb5c 	bl	8003098 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80019e0:	4b16      	ldr	r3, [pc, #88]	@ (8001a3c <HAL_ADC_MspInit+0xc8>)
 80019e2:	4a17      	ldr	r2, [pc, #92]	@ (8001a40 <HAL_ADC_MspInit+0xcc>)
 80019e4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019e6:	4b15      	ldr	r3, [pc, #84]	@ (8001a3c <HAL_ADC_MspInit+0xc8>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80019ec:	4b13      	ldr	r3, [pc, #76]	@ (8001a3c <HAL_ADC_MspInit+0xc8>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80019f2:	4b12      	ldr	r3, [pc, #72]	@ (8001a3c <HAL_ADC_MspInit+0xc8>)
 80019f4:	2280      	movs	r2, #128	@ 0x80
 80019f6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80019f8:	4b10      	ldr	r3, [pc, #64]	@ (8001a3c <HAL_ADC_MspInit+0xc8>)
 80019fa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80019fe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a00:	4b0e      	ldr	r3, [pc, #56]	@ (8001a3c <HAL_ADC_MspInit+0xc8>)
 8001a02:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a06:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001a08:	4b0c      	ldr	r3, [pc, #48]	@ (8001a3c <HAL_ADC_MspInit+0xc8>)
 8001a0a:	2220      	movs	r2, #32
 8001a0c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a3c <HAL_ADC_MspInit+0xc8>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001a14:	4809      	ldr	r0, [pc, #36]	@ (8001a3c <HAL_ADC_MspInit+0xc8>)
 8001a16:	f001 f9a8 	bl	8002d6a <HAL_DMA_Init>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8001a20:	f7ff faa0 	bl	8000f64 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	4a05      	ldr	r2, [pc, #20]	@ (8001a3c <HAL_ADC_MspInit+0xc8>)
 8001a28:	639a      	str	r2, [r3, #56]	@ 0x38
 8001a2a:	4a04      	ldr	r2, [pc, #16]	@ (8001a3c <HAL_ADC_MspInit+0xc8>)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001a30:	bf00      	nop
 8001a32:	3728      	adds	r7, #40	@ 0x28
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	40021000 	.word	0x40021000
 8001a3c:	20000528 	.word	0x20000528
 8001a40:	40020008 	.word	0x40020008

08001a44 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b08a      	sub	sp, #40	@ 0x28
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a4c:	f107 0314 	add.w	r3, r7, #20
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	605a      	str	r2, [r3, #4]
 8001a56:	609a      	str	r2, [r3, #8]
 8001a58:	60da      	str	r2, [r3, #12]
 8001a5a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a17      	ldr	r2, [pc, #92]	@ (8001ac0 <HAL_SPI_MspInit+0x7c>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d127      	bne.n	8001ab6 <HAL_SPI_MspInit+0x72>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001a66:	4b17      	ldr	r3, [pc, #92]	@ (8001ac4 <HAL_SPI_MspInit+0x80>)
 8001a68:	69db      	ldr	r3, [r3, #28]
 8001a6a:	4a16      	ldr	r2, [pc, #88]	@ (8001ac4 <HAL_SPI_MspInit+0x80>)
 8001a6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a70:	61d3      	str	r3, [r2, #28]
 8001a72:	4b14      	ldr	r3, [pc, #80]	@ (8001ac4 <HAL_SPI_MspInit+0x80>)
 8001a74:	69db      	ldr	r3, [r3, #28]
 8001a76:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a7a:	613b      	str	r3, [r7, #16]
 8001a7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a7e:	4b11      	ldr	r3, [pc, #68]	@ (8001ac4 <HAL_SPI_MspInit+0x80>)
 8001a80:	695b      	ldr	r3, [r3, #20]
 8001a82:	4a10      	ldr	r2, [pc, #64]	@ (8001ac4 <HAL_SPI_MspInit+0x80>)
 8001a84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a88:	6153      	str	r3, [r2, #20]
 8001a8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac4 <HAL_SPI_MspInit+0x80>)
 8001a8c:	695b      	ldr	r3, [r3, #20]
 8001a8e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a92:	60fb      	str	r3, [r7, #12]
 8001a94:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001a96:	2338      	movs	r3, #56	@ 0x38
 8001a98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001aa6:	2306      	movs	r3, #6
 8001aa8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aaa:	f107 0314 	add.w	r3, r7, #20
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4805      	ldr	r0, [pc, #20]	@ (8001ac8 <HAL_SPI_MspInit+0x84>)
 8001ab2:	f001 faf1 	bl	8003098 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001ab6:	bf00      	nop
 8001ab8:	3728      	adds	r7, #40	@ 0x28
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	40003c00 	.word	0x40003c00
 8001ac4:	40021000 	.word	0x40021000
 8001ac8:	48000400 	.word	0x48000400

08001acc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b085      	sub	sp, #20
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a13      	ldr	r2, [pc, #76]	@ (8001b28 <HAL_TIM_Base_MspInit+0x5c>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d10c      	bne.n	8001af8 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ade:	4b13      	ldr	r3, [pc, #76]	@ (8001b2c <HAL_TIM_Base_MspInit+0x60>)
 8001ae0:	699b      	ldr	r3, [r3, #24]
 8001ae2:	4a12      	ldr	r2, [pc, #72]	@ (8001b2c <HAL_TIM_Base_MspInit+0x60>)
 8001ae4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001ae8:	6193      	str	r3, [r2, #24]
 8001aea:	4b10      	ldr	r3, [pc, #64]	@ (8001b2c <HAL_TIM_Base_MspInit+0x60>)
 8001aec:	699b      	ldr	r3, [r3, #24]
 8001aee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001af2:	60fb      	str	r3, [r7, #12]
 8001af4:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001af6:	e010      	b.n	8001b1a <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM2)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b00:	d10b      	bne.n	8001b1a <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b02:	4b0a      	ldr	r3, [pc, #40]	@ (8001b2c <HAL_TIM_Base_MspInit+0x60>)
 8001b04:	69db      	ldr	r3, [r3, #28]
 8001b06:	4a09      	ldr	r2, [pc, #36]	@ (8001b2c <HAL_TIM_Base_MspInit+0x60>)
 8001b08:	f043 0301 	orr.w	r3, r3, #1
 8001b0c:	61d3      	str	r3, [r2, #28]
 8001b0e:	4b07      	ldr	r3, [pc, #28]	@ (8001b2c <HAL_TIM_Base_MspInit+0x60>)
 8001b10:	69db      	ldr	r3, [r3, #28]
 8001b12:	f003 0301 	and.w	r3, r3, #1
 8001b16:	60bb      	str	r3, [r7, #8]
 8001b18:	68bb      	ldr	r3, [r7, #8]
}
 8001b1a:	bf00      	nop
 8001b1c:	3714      	adds	r7, #20
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	40012c00 	.word	0x40012c00
 8001b2c:	40021000 	.word	0x40021000

08001b30 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b088      	sub	sp, #32
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b38:	f107 030c 	add.w	r3, r7, #12
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	601a      	str	r2, [r3, #0]
 8001b40:	605a      	str	r2, [r3, #4]
 8001b42:	609a      	str	r2, [r3, #8]
 8001b44:	60da      	str	r2, [r3, #12]
 8001b46:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b50:	d11c      	bne.n	8001b8c <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b52:	4b10      	ldr	r3, [pc, #64]	@ (8001b94 <HAL_TIM_MspPostInit+0x64>)
 8001b54:	695b      	ldr	r3, [r3, #20]
 8001b56:	4a0f      	ldr	r2, [pc, #60]	@ (8001b94 <HAL_TIM_MspPostInit+0x64>)
 8001b58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b5c:	6153      	str	r3, [r2, #20]
 8001b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b94 <HAL_TIM_MspPostInit+0x64>)
 8001b60:	695b      	ldr	r3, [r3, #20]
 8001b62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b66:	60bb      	str	r3, [r7, #8]
 8001b68:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b6a:	2304      	movs	r3, #4
 8001b6c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b6e:	2302      	movs	r3, #2
 8001b70:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b72:	2300      	movs	r3, #0
 8001b74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b76:	2300      	movs	r3, #0
 8001b78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b7e:	f107 030c 	add.w	r3, r7, #12
 8001b82:	4619      	mov	r1, r3
 8001b84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b88:	f001 fa86 	bl	8003098 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001b8c:	bf00      	nop
 8001b8e:	3720      	adds	r7, #32
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	40021000 	.word	0x40021000

08001b98 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b08a      	sub	sp, #40	@ 0x28
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba0:	f107 0314 	add.w	r3, r7, #20
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]
 8001ba8:	605a      	str	r2, [r3, #4]
 8001baa:	609a      	str	r2, [r3, #8]
 8001bac:	60da      	str	r2, [r3, #12]
 8001bae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a18      	ldr	r2, [pc, #96]	@ (8001c18 <HAL_UART_MspInit+0x80>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d129      	bne.n	8001c0e <HAL_UART_MspInit+0x76>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001bba:	4b18      	ldr	r3, [pc, #96]	@ (8001c1c <HAL_UART_MspInit+0x84>)
 8001bbc:	699b      	ldr	r3, [r3, #24]
 8001bbe:	4a17      	ldr	r2, [pc, #92]	@ (8001c1c <HAL_UART_MspInit+0x84>)
 8001bc0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bc4:	6193      	str	r3, [r2, #24]
 8001bc6:	4b15      	ldr	r3, [pc, #84]	@ (8001c1c <HAL_UART_MspInit+0x84>)
 8001bc8:	699b      	ldr	r3, [r3, #24]
 8001bca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bce:	613b      	str	r3, [r7, #16]
 8001bd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd2:	4b12      	ldr	r3, [pc, #72]	@ (8001c1c <HAL_UART_MspInit+0x84>)
 8001bd4:	695b      	ldr	r3, [r3, #20]
 8001bd6:	4a11      	ldr	r2, [pc, #68]	@ (8001c1c <HAL_UART_MspInit+0x84>)
 8001bd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bdc:	6153      	str	r3, [r2, #20]
 8001bde:	4b0f      	ldr	r3, [pc, #60]	@ (8001c1c <HAL_UART_MspInit+0x84>)
 8001be0:	695b      	ldr	r3, [r3, #20]
 8001be2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001bea:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001bee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf0:	2302      	movs	r3, #2
 8001bf2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001bfc:	2307      	movs	r3, #7
 8001bfe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c00:	f107 0314 	add.w	r3, r7, #20
 8001c04:	4619      	mov	r1, r3
 8001c06:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c0a:	f001 fa45 	bl	8003098 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001c0e:	bf00      	nop
 8001c10:	3728      	adds	r7, #40	@ 0x28
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	40013800 	.word	0x40013800
 8001c1c:	40021000 	.word	0x40021000

08001c20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c24:	bf00      	nop
 8001c26:	e7fd      	b.n	8001c24 <NMI_Handler+0x4>

08001c28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c2c:	bf00      	nop
 8001c2e:	e7fd      	b.n	8001c2c <HardFault_Handler+0x4>

08001c30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c34:	bf00      	nop
 8001c36:	e7fd      	b.n	8001c34 <MemManage_Handler+0x4>

08001c38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c3c:	bf00      	nop
 8001c3e:	e7fd      	b.n	8001c3c <BusFault_Handler+0x4>

08001c40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c44:	bf00      	nop
 8001c46:	e7fd      	b.n	8001c44 <UsageFault_Handler+0x4>

08001c48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c4c:	bf00      	nop
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr

08001c56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c56:	b480      	push	{r7}
 8001c58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c5a:	bf00      	nop
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c68:	bf00      	nop
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr

08001c72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c72:	b580      	push	{r7, lr}
 8001c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c76:	f000 f88f 	bl	8001d98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c7a:	bf00      	nop
 8001c7c:	bd80      	pop	{r7, pc}
	...

08001c80 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c84:	4802      	ldr	r0, [pc, #8]	@ (8001c90 <DMA1_Channel1_IRQHandler+0x10>)
 8001c86:	f001 f916 	bl	8002eb6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001c8a:	bf00      	nop
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	20000528 	.word	0x20000528

08001c94 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c98:	4b06      	ldr	r3, [pc, #24]	@ (8001cb4 <SystemInit+0x20>)
 8001c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c9e:	4a05      	ldr	r2, [pc, #20]	@ (8001cb4 <SystemInit+0x20>)
 8001ca0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ca4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ca8:	bf00      	nop
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	e000ed00 	.word	0xe000ed00

08001cb8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001cb8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001cf0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001cbc:	f7ff ffea 	bl	8001c94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cc0:	480c      	ldr	r0, [pc, #48]	@ (8001cf4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001cc2:	490d      	ldr	r1, [pc, #52]	@ (8001cf8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001cc4:	4a0d      	ldr	r2, [pc, #52]	@ (8001cfc <LoopForever+0xe>)
  movs r3, #0
 8001cc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cc8:	e002      	b.n	8001cd0 <LoopCopyDataInit>

08001cca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ccc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cce:	3304      	adds	r3, #4

08001cd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cd4:	d3f9      	bcc.n	8001cca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cd6:	4a0a      	ldr	r2, [pc, #40]	@ (8001d00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cd8:	4c0a      	ldr	r4, [pc, #40]	@ (8001d04 <LoopForever+0x16>)
  movs r3, #0
 8001cda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cdc:	e001      	b.n	8001ce2 <LoopFillZerobss>

08001cde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ce0:	3204      	adds	r2, #4

08001ce2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ce2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ce4:	d3fb      	bcc.n	8001cde <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ce6:	f004 fe59 	bl	800699c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001cea:	f7fe fdb5 	bl	8000858 <main>

08001cee <LoopForever>:

LoopForever:
    b LoopForever
 8001cee:	e7fe      	b.n	8001cee <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001cf0:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001cf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cf8:	200004b0 	.word	0x200004b0
  ldr r2, =_sidata
 8001cfc:	08006a50 	.word	0x08006a50
  ldr r2, =_sbss
 8001d00:	200004b0 	.word	0x200004b0
  ldr r4, =_ebss
 8001d04:	20000868 	.word	0x20000868

08001d08 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d08:	e7fe      	b.n	8001d08 <ADC1_IRQHandler>
	...

08001d0c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d10:	4b08      	ldr	r3, [pc, #32]	@ (8001d34 <HAL_Init+0x28>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a07      	ldr	r2, [pc, #28]	@ (8001d34 <HAL_Init+0x28>)
 8001d16:	f043 0310 	orr.w	r3, r3, #16
 8001d1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d1c:	2003      	movs	r0, #3
 8001d1e:	f000 ffe3 	bl	8002ce8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d22:	200f      	movs	r0, #15
 8001d24:	f000 f808 	bl	8001d38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d28:	f7ff fe00 	bl	800192c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d2c:	2300      	movs	r3, #0
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	40022000 	.word	0x40022000

08001d38 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d40:	4b12      	ldr	r3, [pc, #72]	@ (8001d8c <HAL_InitTick+0x54>)
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	4b12      	ldr	r3, [pc, #72]	@ (8001d90 <HAL_InitTick+0x58>)
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	4619      	mov	r1, r3
 8001d4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d56:	4618      	mov	r0, r3
 8001d58:	f000 fffb 	bl	8002d52 <HAL_SYSTICK_Config>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e00e      	b.n	8001d84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2b0f      	cmp	r3, #15
 8001d6a:	d80a      	bhi.n	8001d82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	6879      	ldr	r1, [r7, #4]
 8001d70:	f04f 30ff 	mov.w	r0, #4294967295
 8001d74:	f000 ffc3 	bl	8002cfe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d78:	4a06      	ldr	r2, [pc, #24]	@ (8001d94 <HAL_InitTick+0x5c>)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	e000      	b.n	8001d84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3708      	adds	r7, #8
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	200004a4 	.word	0x200004a4
 8001d90:	200004ac 	.word	0x200004ac
 8001d94:	200004a8 	.word	0x200004a8

08001d98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d9c:	4b06      	ldr	r3, [pc, #24]	@ (8001db8 <HAL_IncTick+0x20>)
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	461a      	mov	r2, r3
 8001da2:	4b06      	ldr	r3, [pc, #24]	@ (8001dbc <HAL_IncTick+0x24>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4413      	add	r3, r2
 8001da8:	4a04      	ldr	r2, [pc, #16]	@ (8001dbc <HAL_IncTick+0x24>)
 8001daa:	6013      	str	r3, [r2, #0]
}
 8001dac:	bf00      	nop
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	200004ac 	.word	0x200004ac
 8001dbc:	20000864 	.word	0x20000864

08001dc0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  return uwTick;  
 8001dc4:	4b03      	ldr	r3, [pc, #12]	@ (8001dd4 <HAL_GetTick+0x14>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	20000864 	.word	0x20000864

08001dd8 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001de0:	f7ff ffee 	bl	8001dc0 <HAL_GetTick>
 8001de4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001df0:	d005      	beq.n	8001dfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001df2:	4b0a      	ldr	r3, [pc, #40]	@ (8001e1c <HAL_Delay+0x44>)
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	461a      	mov	r2, r3
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	4413      	add	r3, r2
 8001dfc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001dfe:	bf00      	nop
 8001e00:	f7ff ffde 	bl	8001dc0 <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	68fa      	ldr	r2, [r7, #12]
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d8f7      	bhi.n	8001e00 <HAL_Delay+0x28>
  {
  }
}
 8001e10:	bf00      	nop
 8001e12:	bf00      	nop
 8001e14:	3710      	adds	r7, #16
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	200004ac 	.word	0x200004ac

08001e20 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001e28:	bf00      	nop
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001e3c:	bf00      	nop
 8001e3e:	370c      	adds	r7, #12
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001e50:	bf00      	nop
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b09a      	sub	sp, #104	@ 0x68
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e64:	2300      	movs	r3, #0
 8001e66:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d101      	bne.n	8001e7c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	e169      	b.n	8002150 <HAL_ADC_Init+0x2f4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	691b      	ldr	r3, [r3, #16]
 8001e80:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e86:	f003 0310 	and.w	r3, r3, #16
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d176      	bne.n	8001f7c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d152      	bne.n	8001f3c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	f7ff fd5f 	bl	8001974 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d13b      	bne.n	8001f3c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f000 fdd9 	bl	8002a7c <ADC_Disable>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed4:	f003 0310 	and.w	r3, r3, #16
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d12f      	bne.n	8001f3c <HAL_ADC_Init+0xe0>
 8001edc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d12b      	bne.n	8001f3c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001eec:	f023 0302 	bic.w	r3, r3, #2
 8001ef0:	f043 0202 	orr.w	r2, r3, #2
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	689a      	ldr	r2, [r3, #8]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001f06:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	689a      	ldr	r2, [r3, #8]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001f16:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f18:	4b8f      	ldr	r3, [pc, #572]	@ (8002158 <HAL_ADC_Init+0x2fc>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a8f      	ldr	r2, [pc, #572]	@ (800215c <HAL_ADC_Init+0x300>)
 8001f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f22:	0c9a      	lsrs	r2, r3, #18
 8001f24:	4613      	mov	r3, r2
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	4413      	add	r3, r2
 8001f2a:	005b      	lsls	r3, r3, #1
 8001f2c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f2e:	e002      	b.n	8001f36 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	3b01      	subs	r3, #1
 8001f34:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d1f9      	bne.n	8001f30 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d007      	beq.n	8001f5a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001f54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001f58:	d110      	bne.n	8001f7c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5e:	f023 0312 	bic.w	r3, r3, #18
 8001f62:	f043 0210 	orr.w	r2, r3, #16
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f6e:	f043 0201 	orr.w	r2, r3, #1
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f80:	f003 0310 	and.w	r3, r3, #16
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	f040 80d6 	bne.w	8002136 <HAL_ADC_Init+0x2da>
 8001f8a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	f040 80d1 	bne.w	8002136 <HAL_ADC_Init+0x2da>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	f040 80c9 	bne.w	8002136 <HAL_ADC_Init+0x2da>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001fac:	f043 0202 	orr.w	r2, r3, #2
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fb4:	4b6a      	ldr	r3, [pc, #424]	@ (8002160 <HAL_ADC_Init+0x304>)
 8001fb6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001fb8:	2300      	movs	r3, #0
 8001fba:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	f003 0303 	and.w	r3, r3, #3
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d108      	bne.n	8001fdc <HAL_ADC_Init+0x180>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0301 	and.w	r3, r3, #1
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d101      	bne.n	8001fdc <HAL_ADC_Init+0x180>
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e000      	b.n	8001fde <HAL_ADC_Init+0x182>
 8001fdc:	2300      	movs	r3, #0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d11c      	bne.n	800201c <HAL_ADC_Init+0x1c0>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001fe2:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d010      	beq.n	800200a <HAL_ADC_Init+0x1ae>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	f003 0303 	and.w	r3, r3, #3
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d107      	bne.n	8002004 <HAL_ADC_Init+0x1a8>
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f003 0301 	and.w	r3, r3, #1
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d101      	bne.n	8002004 <HAL_ADC_Init+0x1a8>
 8002000:	2301      	movs	r3, #1
 8002002:	e000      	b.n	8002006 <HAL_ADC_Init+0x1aa>
 8002004:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002006:	2b00      	cmp	r3, #0
 8002008:	d108      	bne.n	800201c <HAL_ADC_Init+0x1c0>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800200a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	431a      	orrs	r2, r3
 8002018:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800201a:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	7e5b      	ldrb	r3, [r3, #25]
 8002020:	035b      	lsls	r3, r3, #13
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002026:	2a01      	cmp	r2, #1
 8002028:	d002      	beq.n	8002030 <HAL_ADC_Init+0x1d4>
 800202a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800202e:	e000      	b.n	8002032 <HAL_ADC_Init+0x1d6>
 8002030:	2200      	movs	r2, #0
 8002032:	431a      	orrs	r2, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	431a      	orrs	r2, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	4313      	orrs	r3, r2
 8002040:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002042:	4313      	orrs	r3, r2
 8002044:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	f893 3020 	ldrb.w	r3, [r3, #32]
 800204c:	2b01      	cmp	r3, #1
 800204e:	d11b      	bne.n	8002088 <HAL_ADC_Init+0x22c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	7e5b      	ldrb	r3, [r3, #25]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d109      	bne.n	800206c <HAL_ADC_Init+0x210>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800205c:	3b01      	subs	r3, #1
 800205e:	045a      	lsls	r2, r3, #17
 8002060:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002062:	4313      	orrs	r3, r2
 8002064:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002068:	663b      	str	r3, [r7, #96]	@ 0x60
 800206a:	e00d      	b.n	8002088 <HAL_ADC_Init+0x22c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002070:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8002074:	f043 0220 	orr.w	r2, r3, #32
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002080:	f043 0201 	orr.w	r2, r3, #1
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800208c:	2b01      	cmp	r3, #1
 800208e:	d007      	beq.n	80020a0 <HAL_ADC_Init+0x244>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002098:	4313      	orrs	r3, r2
 800209a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800209c:	4313      	orrs	r3, r2
 800209e:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	f003 030c 	and.w	r3, r3, #12
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d114      	bne.n	80020d8 <HAL_ADC_Init+0x27c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	687a      	ldr	r2, [r7, #4]
 80020b6:	6812      	ldr	r2, [r2, #0]
 80020b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80020bc:	f023 0302 	bic.w	r3, r3, #2
 80020c0:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	7e1b      	ldrb	r3, [r3, #24]
 80020c6:	039a      	lsls	r2, r3, #14
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80020ce:	005b      	lsls	r3, r3, #1
 80020d0:	4313      	orrs	r3, r2
 80020d2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80020d4:	4313      	orrs	r3, r2
 80020d6:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68da      	ldr	r2, [r3, #12]
 80020de:	4b21      	ldr	r3, [pc, #132]	@ (8002164 <HAL_ADC_Init+0x308>)
 80020e0:	4013      	ands	r3, r2
 80020e2:	687a      	ldr	r2, [r7, #4]
 80020e4:	6812      	ldr	r2, [r2, #0]
 80020e6:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80020e8:	430b      	orrs	r3, r1
 80020ea:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	691b      	ldr	r3, [r3, #16]
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d10c      	bne.n	800210e <HAL_ADC_Init+0x2b2>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fa:	f023 010f 	bic.w	r1, r3, #15
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	69db      	ldr	r3, [r3, #28]
 8002102:	1e5a      	subs	r2, r3, #1
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	430a      	orrs	r2, r1
 800210a:	631a      	str	r2, [r3, #48]	@ 0x30
 800210c:	e007      	b.n	800211e <HAL_ADC_Init+0x2c2>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f022 020f 	bic.w	r2, r2, #15
 800211c:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2200      	movs	r2, #0
 8002122:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002128:	f023 0303 	bic.w	r3, r3, #3
 800212c:	f043 0201 	orr.w	r2, r3, #1
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	641a      	str	r2, [r3, #64]	@ 0x40
 8002134:	e00a      	b.n	800214c <HAL_ADC_Init+0x2f0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213a:	f023 0312 	bic.w	r3, r3, #18
 800213e:	f043 0210 	orr.w	r2, r3, #16
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002146:	2301      	movs	r3, #1
 8002148:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 800214c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8002150:	4618      	mov	r0, r3
 8002152:	3768      	adds	r7, #104	@ 0x68
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	200004a4 	.word	0x200004a4
 800215c:	431bde83 	.word	0x431bde83
 8002160:	50000300 	.word	0x50000300
 8002164:	fff0c007 	.word	0xfff0c007

08002168 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b086      	sub	sp, #24
 800216c:	af00      	add	r7, sp, #0
 800216e:	60f8      	str	r0, [r7, #12]
 8002170:	60b9      	str	r1, [r7, #8]
 8002172:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002174:	2300      	movs	r3, #0
 8002176:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f003 0304 	and.w	r3, r3, #4
 8002182:	2b00      	cmp	r3, #0
 8002184:	d17e      	bne.n	8002284 <HAL_ADC_Start_DMA+0x11c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800218c:	2b01      	cmp	r3, #1
 800218e:	d101      	bne.n	8002194 <HAL_ADC_Start_DMA+0x2c>
 8002190:	2302      	movs	r3, #2
 8002192:	e07a      	b.n	800228a <HAL_ADC_Start_DMA+0x122>
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2201      	movs	r2, #1
 8002198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800219c:	68f8      	ldr	r0, [r7, #12]
 800219e:	f000 fc09 	bl	80029b4 <ADC_Enable>
 80021a2:	4603      	mov	r3, r0
 80021a4:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80021a6:	7dfb      	ldrb	r3, [r7, #23]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d166      	bne.n	800227a <HAL_ADC_Start_DMA+0x112>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80021b4:	f023 0301 	bic.w	r3, r3, #1
 80021b8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	641a      	str	r2, [r3, #64]	@ 0x40
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	68db      	ldr	r3, [r3, #12]
 80021d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d007      	beq.n	80021ea <HAL_ADC_Start_DMA+0x82>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021de:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80021e2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	641a      	str	r2, [r3, #64]	@ 0x40
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021f6:	d106      	bne.n	8002206 <HAL_ADC_Start_DMA+0x9e>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021fc:	f023 0206 	bic.w	r2, r3, #6
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	645a      	str	r2, [r3, #68]	@ 0x44
 8002204:	e002      	b.n	800220c <HAL_ADC_Start_DMA+0xa4>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2200      	movs	r2, #0
 800220a:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	2200      	movs	r2, #0
 8002210:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002218:	4a1e      	ldr	r2, [pc, #120]	@ (8002294 <HAL_ADC_Start_DMA+0x12c>)
 800221a:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002220:	4a1d      	ldr	r2, [pc, #116]	@ (8002298 <HAL_ADC_Start_DMA+0x130>)
 8002222:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002228:	4a1c      	ldr	r2, [pc, #112]	@ (800229c <HAL_ADC_Start_DMA+0x134>)
 800222a:	631a      	str	r2, [r3, #48]	@ 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	221c      	movs	r2, #28
 8002232:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	685a      	ldr	r2, [r3, #4]
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f042 0210 	orr.w	r2, r2, #16
 8002242:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	68da      	ldr	r2, [r3, #12]
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f042 0201 	orr.w	r2, r2, #1
 8002252:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	3340      	adds	r3, #64	@ 0x40
 800225e:	4619      	mov	r1, r3
 8002260:	68ba      	ldr	r2, [r7, #8]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	f000 fdc8 	bl	8002df8 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	689a      	ldr	r2, [r3, #8]
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f042 0204 	orr.w	r2, r2, #4
 8002276:	609a      	str	r2, [r3, #8]
 8002278:	e006      	b.n	8002288 <HAL_ADC_Start_DMA+0x120>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2200      	movs	r2, #0
 800227e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8002282:	e001      	b.n	8002288 <HAL_ADC_Start_DMA+0x120>
      __HAL_UNLOCK(hadc);
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002284:	2302      	movs	r3, #2
 8002286:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002288:	7dfb      	ldrb	r3, [r7, #23]
}
 800228a:	4618      	mov	r0, r3
 800228c:	3718      	adds	r7, #24
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	080028e9 	.word	0x080028e9
 8002298:	08002963 	.word	0x08002963
 800229c:	0800297f 	.word	0x0800297f

080022a0 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022aa:	2300      	movs	r3, #0
 80022ac:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	d101      	bne.n	80022bc <HAL_ADCEx_Calibration_Start+0x1c>
 80022b8:	2302      	movs	r3, #2
 80022ba:	e05f      	b.n	800237c <HAL_ADCEx_Calibration_Start+0xdc>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2201      	movs	r2, #1
 80022c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	f000 fbd9 	bl	8002a7c <ADC_Disable>
 80022ca:	4603      	mov	r3, r0
 80022cc:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80022ce:	7bfb      	ldrb	r3, [r7, #15]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d14e      	bne.n	8002372 <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2201      	movs	r2, #1
 80022d8:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	689a      	ldr	r2, [r3, #8]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 80022e8:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d107      	bne.n	8002300 <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	689a      	ldr	r2, [r3, #8]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80022fe:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	689a      	ldr	r2, [r3, #8]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800230e:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8002310:	f7ff fd56 	bl	8001dc0 <HAL_GetTick>
 8002314:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002316:	e01c      	b.n	8002352 <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002318:	f7ff fd52 	bl	8001dc0 <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	2b0a      	cmp	r3, #10
 8002324:	d915      	bls.n	8002352 <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002330:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002334:	d10d      	bne.n	8002352 <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233a:	f023 0312 	bic.w	r3, r3, #18
 800233e:	f043 0210 	orr.w	r2, r3, #16
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e014      	b.n	800237c <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800235c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002360:	d0da      	beq.n	8002318 <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002366:	f023 0303 	bic.w	r3, r3, #3
 800236a:	f043 0201 	orr.w	r2, r3, #1
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2200      	movs	r2, #0
 8002376:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800237a:	7bfb      	ldrb	r3, [r7, #15]
}
 800237c:	4618      	mov	r0, r3
 800237e:	3710      	adds	r7, #16
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}

08002384 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002384:	b480      	push	{r7}
 8002386:	b09b      	sub	sp, #108	@ 0x6c
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800238e:	2300      	movs	r3, #0
 8002390:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002394:	2300      	movs	r3, #0
 8002396:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d101      	bne.n	80023a6 <HAL_ADC_ConfigChannel+0x22>
 80023a2:	2302      	movs	r3, #2
 80023a4:	e295      	b.n	80028d2 <HAL_ADC_ConfigChannel+0x54e>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2201      	movs	r2, #1
 80023aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	f003 0304 	and.w	r3, r3, #4
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	f040 8279 	bne.w	80028b0 <HAL_ADC_ConfigChannel+0x52c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	2b04      	cmp	r3, #4
 80023c4:	d81c      	bhi.n	8002400 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685a      	ldr	r2, [r3, #4]
 80023d0:	4613      	mov	r3, r2
 80023d2:	005b      	lsls	r3, r3, #1
 80023d4:	4413      	add	r3, r2
 80023d6:	005b      	lsls	r3, r3, #1
 80023d8:	461a      	mov	r2, r3
 80023da:	231f      	movs	r3, #31
 80023dc:	4093      	lsls	r3, r2
 80023de:	43db      	mvns	r3, r3
 80023e0:	4019      	ands	r1, r3
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	6818      	ldr	r0, [r3, #0]
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	685a      	ldr	r2, [r3, #4]
 80023ea:	4613      	mov	r3, r2
 80023ec:	005b      	lsls	r3, r3, #1
 80023ee:	4413      	add	r3, r2
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	fa00 f203 	lsl.w	r2, r0, r3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	430a      	orrs	r2, r1
 80023fc:	631a      	str	r2, [r3, #48]	@ 0x30
 80023fe:	e063      	b.n	80024c8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	2b09      	cmp	r3, #9
 8002406:	d81e      	bhi.n	8002446 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	685a      	ldr	r2, [r3, #4]
 8002412:	4613      	mov	r3, r2
 8002414:	005b      	lsls	r3, r3, #1
 8002416:	4413      	add	r3, r2
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	3b1e      	subs	r3, #30
 800241c:	221f      	movs	r2, #31
 800241e:	fa02 f303 	lsl.w	r3, r2, r3
 8002422:	43db      	mvns	r3, r3
 8002424:	4019      	ands	r1, r3
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	6818      	ldr	r0, [r3, #0]
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	685a      	ldr	r2, [r3, #4]
 800242e:	4613      	mov	r3, r2
 8002430:	005b      	lsls	r3, r3, #1
 8002432:	4413      	add	r3, r2
 8002434:	005b      	lsls	r3, r3, #1
 8002436:	3b1e      	subs	r3, #30
 8002438:	fa00 f203 	lsl.w	r2, r0, r3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	430a      	orrs	r2, r1
 8002442:	635a      	str	r2, [r3, #52]	@ 0x34
 8002444:	e040      	b.n	80024c8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	2b0e      	cmp	r3, #14
 800244c:	d81e      	bhi.n	800248c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	685a      	ldr	r2, [r3, #4]
 8002458:	4613      	mov	r3, r2
 800245a:	005b      	lsls	r3, r3, #1
 800245c:	4413      	add	r3, r2
 800245e:	005b      	lsls	r3, r3, #1
 8002460:	3b3c      	subs	r3, #60	@ 0x3c
 8002462:	221f      	movs	r2, #31
 8002464:	fa02 f303 	lsl.w	r3, r2, r3
 8002468:	43db      	mvns	r3, r3
 800246a:	4019      	ands	r1, r3
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	6818      	ldr	r0, [r3, #0]
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	685a      	ldr	r2, [r3, #4]
 8002474:	4613      	mov	r3, r2
 8002476:	005b      	lsls	r3, r3, #1
 8002478:	4413      	add	r3, r2
 800247a:	005b      	lsls	r3, r3, #1
 800247c:	3b3c      	subs	r3, #60	@ 0x3c
 800247e:	fa00 f203 	lsl.w	r2, r0, r3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	430a      	orrs	r2, r1
 8002488:	639a      	str	r2, [r3, #56]	@ 0x38
 800248a:	e01d      	b.n	80024c8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	685a      	ldr	r2, [r3, #4]
 8002496:	4613      	mov	r3, r2
 8002498:	005b      	lsls	r3, r3, #1
 800249a:	4413      	add	r3, r2
 800249c:	005b      	lsls	r3, r3, #1
 800249e:	3b5a      	subs	r3, #90	@ 0x5a
 80024a0:	221f      	movs	r2, #31
 80024a2:	fa02 f303 	lsl.w	r3, r2, r3
 80024a6:	43db      	mvns	r3, r3
 80024a8:	4019      	ands	r1, r3
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	6818      	ldr	r0, [r3, #0]
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	685a      	ldr	r2, [r3, #4]
 80024b2:	4613      	mov	r3, r2
 80024b4:	005b      	lsls	r3, r3, #1
 80024b6:	4413      	add	r3, r2
 80024b8:	005b      	lsls	r3, r3, #1
 80024ba:	3b5a      	subs	r3, #90	@ 0x5a
 80024bc:	fa00 f203 	lsl.w	r2, r0, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	430a      	orrs	r2, r1
 80024c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	f003 030c 	and.w	r3, r3, #12
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	f040 80e5 	bne.w	80026a2 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2b09      	cmp	r3, #9
 80024de:	d91c      	bls.n	800251a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	6999      	ldr	r1, [r3, #24]
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	4613      	mov	r3, r2
 80024ec:	005b      	lsls	r3, r3, #1
 80024ee:	4413      	add	r3, r2
 80024f0:	3b1e      	subs	r3, #30
 80024f2:	2207      	movs	r2, #7
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	43db      	mvns	r3, r3
 80024fa:	4019      	ands	r1, r3
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	6898      	ldr	r0, [r3, #8]
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	4613      	mov	r3, r2
 8002506:	005b      	lsls	r3, r3, #1
 8002508:	4413      	add	r3, r2
 800250a:	3b1e      	subs	r3, #30
 800250c:	fa00 f203 	lsl.w	r2, r0, r3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	430a      	orrs	r2, r1
 8002516:	619a      	str	r2, [r3, #24]
 8002518:	e019      	b.n	800254e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	6959      	ldr	r1, [r3, #20]
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	4613      	mov	r3, r2
 8002526:	005b      	lsls	r3, r3, #1
 8002528:	4413      	add	r3, r2
 800252a:	2207      	movs	r2, #7
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	43db      	mvns	r3, r3
 8002532:	4019      	ands	r1, r3
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	6898      	ldr	r0, [r3, #8]
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	4613      	mov	r3, r2
 800253e:	005b      	lsls	r3, r3, #1
 8002540:	4413      	add	r3, r2
 8002542:	fa00 f203 	lsl.w	r2, r0, r3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	430a      	orrs	r2, r1
 800254c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	695a      	ldr	r2, [r3, #20]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	08db      	lsrs	r3, r3, #3
 800255a:	f003 0303 	and.w	r3, r3, #3
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	fa02 f303 	lsl.w	r3, r2, r3
 8002564:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	691b      	ldr	r3, [r3, #16]
 800256a:	3b01      	subs	r3, #1
 800256c:	2b03      	cmp	r3, #3
 800256e:	d84f      	bhi.n	8002610 <HAL_ADC_ConfigChannel+0x28c>
 8002570:	a201      	add	r2, pc, #4	@ (adr r2, 8002578 <HAL_ADC_ConfigChannel+0x1f4>)
 8002572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002576:	bf00      	nop
 8002578:	08002589 	.word	0x08002589
 800257c:	080025ab 	.word	0x080025ab
 8002580:	080025cd 	.word	0x080025cd
 8002584:	080025ef 	.word	0x080025ef
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800258e:	4b97      	ldr	r3, [pc, #604]	@ (80027ec <HAL_ADC_ConfigChannel+0x468>)
 8002590:	4013      	ands	r3, r2
 8002592:	683a      	ldr	r2, [r7, #0]
 8002594:	6812      	ldr	r2, [r2, #0]
 8002596:	0691      	lsls	r1, r2, #26
 8002598:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800259a:	430a      	orrs	r2, r1
 800259c:	431a      	orrs	r2, r3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80025a6:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80025a8:	e07b      	b.n	80026a2 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80025b0:	4b8e      	ldr	r3, [pc, #568]	@ (80027ec <HAL_ADC_ConfigChannel+0x468>)
 80025b2:	4013      	ands	r3, r2
 80025b4:	683a      	ldr	r2, [r7, #0]
 80025b6:	6812      	ldr	r2, [r2, #0]
 80025b8:	0691      	lsls	r1, r2, #26
 80025ba:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80025bc:	430a      	orrs	r2, r1
 80025be:	431a      	orrs	r2, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80025c8:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80025ca:	e06a      	b.n	80026a2 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80025d2:	4b86      	ldr	r3, [pc, #536]	@ (80027ec <HAL_ADC_ConfigChannel+0x468>)
 80025d4:	4013      	ands	r3, r2
 80025d6:	683a      	ldr	r2, [r7, #0]
 80025d8:	6812      	ldr	r2, [r2, #0]
 80025da:	0691      	lsls	r1, r2, #26
 80025dc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80025de:	430a      	orrs	r2, r1
 80025e0:	431a      	orrs	r2, r3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80025ea:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80025ec:	e059      	b.n	80026a2 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80025f4:	4b7d      	ldr	r3, [pc, #500]	@ (80027ec <HAL_ADC_ConfigChannel+0x468>)
 80025f6:	4013      	ands	r3, r2
 80025f8:	683a      	ldr	r2, [r7, #0]
 80025fa:	6812      	ldr	r2, [r2, #0]
 80025fc:	0691      	lsls	r1, r2, #26
 80025fe:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002600:	430a      	orrs	r2, r1
 8002602:	431a      	orrs	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800260c:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800260e:	e048      	b.n	80026a2 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002616:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	069b      	lsls	r3, r3, #26
 8002620:	429a      	cmp	r2, r3
 8002622:	d107      	bne.n	8002634 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002632:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800263a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	069b      	lsls	r3, r3, #26
 8002644:	429a      	cmp	r2, r3
 8002646:	d107      	bne.n	8002658 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002656:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800265e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	069b      	lsls	r3, r3, #26
 8002668:	429a      	cmp	r2, r3
 800266a:	d107      	bne.n	800267c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800267a:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002682:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	069b      	lsls	r3, r3, #26
 800268c:	429a      	cmp	r2, r3
 800268e:	d107      	bne.n	80026a0 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800269e:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 80026a0:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f003 0303 	and.w	r3, r3, #3
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d108      	bne.n	80026c2 <HAL_ADC_ConfigChannel+0x33e>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 0301 	and.w	r3, r3, #1
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d101      	bne.n	80026c2 <HAL_ADC_ConfigChannel+0x33e>
 80026be:	2301      	movs	r3, #1
 80026c0:	e000      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x340>
 80026c2:	2300      	movs	r3, #0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	f040 80fe 	bne.w	80028c6 <HAL_ADC_ConfigChannel+0x542>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	68db      	ldr	r3, [r3, #12]
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d00f      	beq.n	80026f2 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2201      	movs	r2, #1
 80026e0:	fa02 f303 	lsl.w	r3, r2, r3
 80026e4:	43da      	mvns	r2, r3
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	400a      	ands	r2, r1
 80026ec:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 80026f0:	e049      	b.n	8002786 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	2201      	movs	r2, #1
 8002700:	409a      	lsls	r2, r3
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	430a      	orrs	r2, r1
 8002708:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2b09      	cmp	r3, #9
 8002712:	d91c      	bls.n	800274e <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	6999      	ldr	r1, [r3, #24]
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	4613      	mov	r3, r2
 8002720:	005b      	lsls	r3, r3, #1
 8002722:	4413      	add	r3, r2
 8002724:	3b1b      	subs	r3, #27
 8002726:	2207      	movs	r2, #7
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	43db      	mvns	r3, r3
 800272e:	4019      	ands	r1, r3
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	6898      	ldr	r0, [r3, #8]
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	4613      	mov	r3, r2
 800273a:	005b      	lsls	r3, r3, #1
 800273c:	4413      	add	r3, r2
 800273e:	3b1b      	subs	r3, #27
 8002740:	fa00 f203 	lsl.w	r2, r0, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	430a      	orrs	r2, r1
 800274a:	619a      	str	r2, [r3, #24]
 800274c:	e01b      	b.n	8002786 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	6959      	ldr	r1, [r3, #20]
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	1c5a      	adds	r2, r3, #1
 800275a:	4613      	mov	r3, r2
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	4413      	add	r3, r2
 8002760:	2207      	movs	r2, #7
 8002762:	fa02 f303 	lsl.w	r3, r2, r3
 8002766:	43db      	mvns	r3, r3
 8002768:	4019      	ands	r1, r3
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	6898      	ldr	r0, [r3, #8]
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	1c5a      	adds	r2, r3, #1
 8002774:	4613      	mov	r3, r2
 8002776:	005b      	lsls	r3, r3, #1
 8002778:	4413      	add	r3, r2
 800277a:	fa00 f203 	lsl.w	r2, r0, r3
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	430a      	orrs	r2, r1
 8002784:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002786:	4b1a      	ldr	r3, [pc, #104]	@ (80027f0 <HAL_ADC_ConfigChannel+0x46c>)
 8002788:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	2b10      	cmp	r3, #16
 8002790:	d105      	bne.n	800279e <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002792:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800279a:	2b00      	cmp	r3, #0
 800279c:	d014      	beq.n	80027c8 <HAL_ADC_ConfigChannel+0x444>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80027a2:	2b11      	cmp	r3, #17
 80027a4:	d105      	bne.n	80027b2 <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80027a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d00a      	beq.n	80027c8 <HAL_ADC_ConfigChannel+0x444>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80027b6:	2b12      	cmp	r3, #18
 80027b8:	f040 8085 	bne.w	80028c6 <HAL_ADC_ConfigChannel+0x542>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80027bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d17e      	bne.n	80028c6 <HAL_ADC_ConfigChannel+0x542>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80027c8:	2300      	movs	r3, #0
 80027ca:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	f003 0303 	and.w	r3, r3, #3
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d10c      	bne.n	80027f4 <HAL_ADC_ConfigChannel+0x470>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 0301 	and.w	r3, r3, #1
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d105      	bne.n	80027f4 <HAL_ADC_ConfigChannel+0x470>
 80027e8:	2301      	movs	r3, #1
 80027ea:	e004      	b.n	80027f6 <HAL_ADC_ConfigChannel+0x472>
 80027ec:	83fff000 	.word	0x83fff000
 80027f0:	50000300 	.word	0x50000300
 80027f4:	2300      	movs	r3, #0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d150      	bne.n	800289c <HAL_ADC_ConfigChannel+0x518>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80027fa:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d010      	beq.n	8002822 <HAL_ADC_ConfigChannel+0x49e>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	f003 0303 	and.w	r3, r3, #3
 8002808:	2b01      	cmp	r3, #1
 800280a:	d107      	bne.n	800281c <HAL_ADC_ConfigChannel+0x498>
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0301 	and.w	r3, r3, #1
 8002814:	2b01      	cmp	r3, #1
 8002816:	d101      	bne.n	800281c <HAL_ADC_ConfigChannel+0x498>
 8002818:	2301      	movs	r3, #1
 800281a:	e000      	b.n	800281e <HAL_ADC_ConfigChannel+0x49a>
 800281c:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800281e:	2b00      	cmp	r3, #0
 8002820:	d13c      	bne.n	800289c <HAL_ADC_ConfigChannel+0x518>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	2b10      	cmp	r3, #16
 8002828:	d11d      	bne.n	8002866 <HAL_ADC_ConfigChannel+0x4e2>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002832:	d118      	bne.n	8002866 <HAL_ADC_ConfigChannel+0x4e2>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002834:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800283c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800283e:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002840:	4b27      	ldr	r3, [pc, #156]	@ (80028e0 <HAL_ADC_ConfigChannel+0x55c>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a27      	ldr	r2, [pc, #156]	@ (80028e4 <HAL_ADC_ConfigChannel+0x560>)
 8002846:	fba2 2303 	umull	r2, r3, r2, r3
 800284a:	0c9a      	lsrs	r2, r3, #18
 800284c:	4613      	mov	r3, r2
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	4413      	add	r3, r2
 8002852:	005b      	lsls	r3, r3, #1
 8002854:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002856:	e002      	b.n	800285e <HAL_ADC_ConfigChannel+0x4da>
          {
            wait_loop_index--;
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	3b01      	subs	r3, #1
 800285c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d1f9      	bne.n	8002858 <HAL_ADC_ConfigChannel+0x4d4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002864:	e02e      	b.n	80028c4 <HAL_ADC_ConfigChannel+0x540>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	2b11      	cmp	r3, #17
 800286c:	d10b      	bne.n	8002886 <HAL_ADC_ConfigChannel+0x502>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002876:	d106      	bne.n	8002886 <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002878:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8002880:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002882:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002884:	e01e      	b.n	80028c4 <HAL_ADC_ConfigChannel+0x540>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	2b12      	cmp	r3, #18
 800288c:	d11a      	bne.n	80028c4 <HAL_ADC_ConfigChannel+0x540>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800288e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002896:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002898:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800289a:	e013      	b.n	80028c4 <HAL_ADC_ConfigChannel+0x540>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a0:	f043 0220 	orr.w	r2, r3, #32
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80028ae:	e00a      	b.n	80028c6 <HAL_ADC_ConfigChannel+0x542>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b4:	f043 0220 	orr.w	r2, r3, #32
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80028c2:	e000      	b.n	80028c6 <HAL_ADC_ConfigChannel+0x542>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80028c4:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80028ce:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	376c      	adds	r7, #108	@ 0x6c
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	200004a4 	.word	0x200004a4
 80028e4:	431bde83 	.word	0x431bde83

080028e8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f4:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028fa:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d126      	bne.n	8002950 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002906:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002918:	2b00      	cmp	r3, #0
 800291a:	d115      	bne.n	8002948 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002920:	2b00      	cmp	r3, #0
 8002922:	d111      	bne.n	8002948 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002928:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002934:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d105      	bne.n	8002948 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002940:	f043 0201 	orr.w	r2, r3, #1
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002948:	68f8      	ldr	r0, [r7, #12]
 800294a:	f7ff fa69 	bl	8001e20 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800294e:	e004      	b.n	800295a <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	4798      	blx	r3
}
 800295a:	bf00      	nop
 800295c:	3710      	adds	r7, #16
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}

08002962 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002962:	b580      	push	{r7, lr}
 8002964:	b084      	sub	sp, #16
 8002966:	af00      	add	r7, sp, #0
 8002968:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800296e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002970:	68f8      	ldr	r0, [r7, #12]
 8002972:	f7ff fa5f 	bl	8001e34 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8002976:	bf00      	nop
 8002978:	3710      	adds	r7, #16
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}

0800297e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800297e:	b580      	push	{r7, lr}
 8002980:	b084      	sub	sp, #16
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800298a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002990:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800299c:	f043 0204 	orr.w	r2, r3, #4
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	645a      	str	r2, [r3, #68]	@ 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80029a4:	68f8      	ldr	r0, [r7, #12]
 80029a6:	f7ff fa4f 	bl	8001e48 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80029aa:	bf00      	nop
 80029ac:	3710      	adds	r7, #16
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
	...

080029b4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b084      	sub	sp, #16
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80029bc:	2300      	movs	r3, #0
 80029be:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	f003 0303 	and.w	r3, r3, #3
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d108      	bne.n	80029e0 <ADC_Enable+0x2c>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0301 	and.w	r3, r3, #1
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d101      	bne.n	80029e0 <ADC_Enable+0x2c>
 80029dc:	2301      	movs	r3, #1
 80029de:	e000      	b.n	80029e2 <ADC_Enable+0x2e>
 80029e0:	2300      	movs	r3, #0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d143      	bne.n	8002a6e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	689a      	ldr	r2, [r3, #8]
 80029ec:	4b22      	ldr	r3, [pc, #136]	@ (8002a78 <ADC_Enable+0xc4>)
 80029ee:	4013      	ands	r3, r2
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d00d      	beq.n	8002a10 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f8:	f043 0210 	orr.w	r2, r3, #16
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a04:	f043 0201 	orr.w	r2, r3, #1
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e02f      	b.n	8002a70 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	689a      	ldr	r2, [r3, #8]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f042 0201 	orr.w	r2, r2, #1
 8002a1e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002a20:	f7ff f9ce 	bl	8001dc0 <HAL_GetTick>
 8002a24:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002a26:	e01b      	b.n	8002a60 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002a28:	f7ff f9ca 	bl	8001dc0 <HAL_GetTick>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d914      	bls.n	8002a60 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0301 	and.w	r3, r3, #1
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d00d      	beq.n	8002a60 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a48:	f043 0210 	orr.w	r2, r3, #16
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a54:	f043 0201 	orr.w	r2, r3, #1
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e007      	b.n	8002a70 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 0301 	and.w	r3, r3, #1
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d1dc      	bne.n	8002a28 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002a6e:	2300      	movs	r3, #0
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3710      	adds	r7, #16
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	8000003f 	.word	0x8000003f

08002a7c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a84:	2300      	movs	r3, #0
 8002a86:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	f003 0303 	and.w	r3, r3, #3
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d108      	bne.n	8002aa8 <ADC_Disable+0x2c>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 0301 	and.w	r3, r3, #1
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d101      	bne.n	8002aa8 <ADC_Disable+0x2c>
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e000      	b.n	8002aaa <ADC_Disable+0x2e>
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d047      	beq.n	8002b3e <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	f003 030d 	and.w	r3, r3, #13
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d10f      	bne.n	8002adc <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	689a      	ldr	r2, [r3, #8]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f042 0202 	orr.w	r2, r2, #2
 8002aca:	609a      	str	r2, [r3, #8]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2203      	movs	r2, #3
 8002ad2:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002ad4:	f7ff f974 	bl	8001dc0 <HAL_GetTick>
 8002ad8:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002ada:	e029      	b.n	8002b30 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae0:	f043 0210 	orr.w	r2, r3, #16
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aec:	f043 0201 	orr.w	r2, r3, #1
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e023      	b.n	8002b40 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002af8:	f7ff f962 	bl	8001dc0 <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d914      	bls.n	8002b30 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	f003 0301 	and.w	r3, r3, #1
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d10d      	bne.n	8002b30 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b18:	f043 0210 	orr.w	r2, r3, #16
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b24:	f043 0201 	orr.w	r2, r3, #1
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e007      	b.n	8002b40 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	f003 0301 	and.w	r3, r3, #1
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d0dc      	beq.n	8002af8 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002b3e:	2300      	movs	r3, #0
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3710      	adds	r7, #16
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}

08002b48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b085      	sub	sp, #20
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f003 0307 	and.w	r3, r3, #7
 8002b56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b58:	4b0c      	ldr	r3, [pc, #48]	@ (8002b8c <__NVIC_SetPriorityGrouping+0x44>)
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b5e:	68ba      	ldr	r2, [r7, #8]
 8002b60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b64:	4013      	ands	r3, r2
 8002b66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b7a:	4a04      	ldr	r2, [pc, #16]	@ (8002b8c <__NVIC_SetPriorityGrouping+0x44>)
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	60d3      	str	r3, [r2, #12]
}
 8002b80:	bf00      	nop
 8002b82:	3714      	adds	r7, #20
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr
 8002b8c:	e000ed00 	.word	0xe000ed00

08002b90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b94:	4b04      	ldr	r3, [pc, #16]	@ (8002ba8 <__NVIC_GetPriorityGrouping+0x18>)
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	0a1b      	lsrs	r3, r3, #8
 8002b9a:	f003 0307 	and.w	r3, r3, #7
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr
 8002ba8:	e000ed00 	.word	0xe000ed00

08002bac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b083      	sub	sp, #12
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	db0b      	blt.n	8002bd6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bbe:	79fb      	ldrb	r3, [r7, #7]
 8002bc0:	f003 021f 	and.w	r2, r3, #31
 8002bc4:	4907      	ldr	r1, [pc, #28]	@ (8002be4 <__NVIC_EnableIRQ+0x38>)
 8002bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bca:	095b      	lsrs	r3, r3, #5
 8002bcc:	2001      	movs	r0, #1
 8002bce:	fa00 f202 	lsl.w	r2, r0, r2
 8002bd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002bd6:	bf00      	nop
 8002bd8:	370c      	adds	r7, #12
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	e000e100 	.word	0xe000e100

08002be8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	4603      	mov	r3, r0
 8002bf0:	6039      	str	r1, [r7, #0]
 8002bf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	db0a      	blt.n	8002c12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	b2da      	uxtb	r2, r3
 8002c00:	490c      	ldr	r1, [pc, #48]	@ (8002c34 <__NVIC_SetPriority+0x4c>)
 8002c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c06:	0112      	lsls	r2, r2, #4
 8002c08:	b2d2      	uxtb	r2, r2
 8002c0a:	440b      	add	r3, r1
 8002c0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c10:	e00a      	b.n	8002c28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	b2da      	uxtb	r2, r3
 8002c16:	4908      	ldr	r1, [pc, #32]	@ (8002c38 <__NVIC_SetPriority+0x50>)
 8002c18:	79fb      	ldrb	r3, [r7, #7]
 8002c1a:	f003 030f 	and.w	r3, r3, #15
 8002c1e:	3b04      	subs	r3, #4
 8002c20:	0112      	lsls	r2, r2, #4
 8002c22:	b2d2      	uxtb	r2, r2
 8002c24:	440b      	add	r3, r1
 8002c26:	761a      	strb	r2, [r3, #24]
}
 8002c28:	bf00      	nop
 8002c2a:	370c      	adds	r7, #12
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr
 8002c34:	e000e100 	.word	0xe000e100
 8002c38:	e000ed00 	.word	0xe000ed00

08002c3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b089      	sub	sp, #36	@ 0x24
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	60f8      	str	r0, [r7, #12]
 8002c44:	60b9      	str	r1, [r7, #8]
 8002c46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	f003 0307 	and.w	r3, r3, #7
 8002c4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	f1c3 0307 	rsb	r3, r3, #7
 8002c56:	2b04      	cmp	r3, #4
 8002c58:	bf28      	it	cs
 8002c5a:	2304      	movcs	r3, #4
 8002c5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	3304      	adds	r3, #4
 8002c62:	2b06      	cmp	r3, #6
 8002c64:	d902      	bls.n	8002c6c <NVIC_EncodePriority+0x30>
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	3b03      	subs	r3, #3
 8002c6a:	e000      	b.n	8002c6e <NVIC_EncodePriority+0x32>
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c70:	f04f 32ff 	mov.w	r2, #4294967295
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7a:	43da      	mvns	r2, r3
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	401a      	ands	r2, r3
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c84:	f04f 31ff 	mov.w	r1, #4294967295
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c8e:	43d9      	mvns	r1, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c94:	4313      	orrs	r3, r2
         );
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3724      	adds	r7, #36	@ 0x24
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
	...

08002ca4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	3b01      	subs	r3, #1
 8002cb0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002cb4:	d301      	bcc.n	8002cba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e00f      	b.n	8002cda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cba:	4a0a      	ldr	r2, [pc, #40]	@ (8002ce4 <SysTick_Config+0x40>)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	3b01      	subs	r3, #1
 8002cc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cc2:	210f      	movs	r1, #15
 8002cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8002cc8:	f7ff ff8e 	bl	8002be8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ccc:	4b05      	ldr	r3, [pc, #20]	@ (8002ce4 <SysTick_Config+0x40>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cd2:	4b04      	ldr	r3, [pc, #16]	@ (8002ce4 <SysTick_Config+0x40>)
 8002cd4:	2207      	movs	r2, #7
 8002cd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cd8:	2300      	movs	r3, #0
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3708      	adds	r7, #8
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	e000e010 	.word	0xe000e010

08002ce8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f7ff ff29 	bl	8002b48 <__NVIC_SetPriorityGrouping>
}
 8002cf6:	bf00      	nop
 8002cf8:	3708      	adds	r7, #8
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}

08002cfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cfe:	b580      	push	{r7, lr}
 8002d00:	b086      	sub	sp, #24
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	4603      	mov	r3, r0
 8002d06:	60b9      	str	r1, [r7, #8]
 8002d08:	607a      	str	r2, [r7, #4]
 8002d0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d10:	f7ff ff3e 	bl	8002b90 <__NVIC_GetPriorityGrouping>
 8002d14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	68b9      	ldr	r1, [r7, #8]
 8002d1a:	6978      	ldr	r0, [r7, #20]
 8002d1c:	f7ff ff8e 	bl	8002c3c <NVIC_EncodePriority>
 8002d20:	4602      	mov	r2, r0
 8002d22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d26:	4611      	mov	r1, r2
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7ff ff5d 	bl	8002be8 <__NVIC_SetPriority>
}
 8002d2e:	bf00      	nop
 8002d30:	3718      	adds	r7, #24
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}

08002d36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d36:	b580      	push	{r7, lr}
 8002d38:	b082      	sub	sp, #8
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7ff ff31 	bl	8002bac <__NVIC_EnableIRQ>
}
 8002d4a:	bf00      	nop
 8002d4c:	3708      	adds	r7, #8
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}

08002d52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d52:	b580      	push	{r7, lr}
 8002d54:	b082      	sub	sp, #8
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f7ff ffa2 	bl	8002ca4 <SysTick_Config>
 8002d60:	4603      	mov	r3, r0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b084      	sub	sp, #16
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d72:	2300      	movs	r3, #0
 8002d74:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d101      	bne.n	8002d80 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e037      	b.n	8002df0 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2202      	movs	r2, #2
 8002d84:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002d96:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002d9a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002da4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002db0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	695b      	ldr	r3, [r3, #20]
 8002db6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dbc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	69db      	ldr	r3, [r3, #28]
 8002dc2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002dc4:	68fa      	ldr	r2, [r7, #12]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	68fa      	ldr	r2, [r7, #12]
 8002dd0:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	f000 f940 	bl	8003058 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2201      	movs	r2, #1
 8002de2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2200      	movs	r2, #0
 8002dea:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002dee:	2300      	movs	r3, #0
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3710      	adds	r7, #16
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}

08002df8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	60f8      	str	r0, [r7, #12]
 8002e00:	60b9      	str	r1, [r7, #8]
 8002e02:	607a      	str	r2, [r7, #4]
 8002e04:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e06:	2300      	movs	r3, #0
 8002e08:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d101      	bne.n	8002e18 <HAL_DMA_Start_IT+0x20>
 8002e14:	2302      	movs	r3, #2
 8002e16:	e04a      	b.n	8002eae <HAL_DMA_Start_IT+0xb6>
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d13a      	bne.n	8002ea0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2202      	movs	r2, #2
 8002e2e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2200      	movs	r2, #0
 8002e36:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f022 0201 	bic.w	r2, r2, #1
 8002e46:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	68b9      	ldr	r1, [r7, #8]
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	f000 f8d4 	bl	8002ffc <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d008      	beq.n	8002e6e <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f042 020e 	orr.w	r2, r2, #14
 8002e6a:	601a      	str	r2, [r3, #0]
 8002e6c:	e00f      	b.n	8002e8e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f042 020a 	orr.w	r2, r2, #10
 8002e7c:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f022 0204 	bic.w	r2, r2, #4
 8002e8c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f042 0201 	orr.w	r2, r2, #1
 8002e9c:	601a      	str	r2, [r3, #0]
 8002e9e:	e005      	b.n	8002eac <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002eac:	7dfb      	ldrb	r3, [r7, #23]
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	3718      	adds	r7, #24
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}

08002eb6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002eb6:	b580      	push	{r7, lr}
 8002eb8:	b084      	sub	sp, #16
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed2:	2204      	movs	r2, #4
 8002ed4:	409a      	lsls	r2, r3
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	4013      	ands	r3, r2
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d024      	beq.n	8002f28 <HAL_DMA_IRQHandler+0x72>
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	f003 0304 	and.w	r3, r3, #4
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d01f      	beq.n	8002f28 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0320 	and.w	r3, r3, #32
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d107      	bne.n	8002f06 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f022 0204 	bic.w	r2, r2, #4
 8002f04:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f0e:	2104      	movs	r1, #4
 8002f10:	fa01 f202 	lsl.w	r2, r1, r2
 8002f14:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d06a      	beq.n	8002ff4 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002f26:	e065      	b.n	8002ff4 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2c:	2202      	movs	r2, #2
 8002f2e:	409a      	lsls	r2, r3
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	4013      	ands	r3, r2
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d02c      	beq.n	8002f92 <HAL_DMA_IRQHandler+0xdc>
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	f003 0302 	and.w	r3, r3, #2
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d027      	beq.n	8002f92 <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0320 	and.w	r3, r3, #32
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d10b      	bne.n	8002f68 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f022 020a 	bic.w	r2, r2, #10
 8002f5e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2201      	movs	r2, #1
 8002f64:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f70:	2102      	movs	r1, #2
 8002f72:	fa01 f202 	lsl.w	r2, r1, r2
 8002f76:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d035      	beq.n	8002ff4 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002f90:	e030      	b.n	8002ff4 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f96:	2208      	movs	r2, #8
 8002f98:	409a      	lsls	r2, r3
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d028      	beq.n	8002ff4 <HAL_DMA_IRQHandler+0x13e>
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	f003 0308 	and.w	r3, r3, #8
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d023      	beq.n	8002ff4 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f022 020e 	bic.w	r2, r2, #14
 8002fba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fc4:	2101      	movs	r1, #1
 8002fc6:	fa01 f202 	lsl.w	r2, r1, r2
 8002fca:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d004      	beq.n	8002ff4 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	4798      	blx	r3
    }
  }
}
 8002ff2:	e7ff      	b.n	8002ff4 <HAL_DMA_IRQHandler+0x13e>
 8002ff4:	bf00      	nop
 8002ff6:	3710      	adds	r7, #16
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b085      	sub	sp, #20
 8003000:	af00      	add	r7, sp, #0
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	60b9      	str	r1, [r7, #8]
 8003006:	607a      	str	r2, [r7, #4]
 8003008:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003012:	2101      	movs	r1, #1
 8003014:	fa01 f202 	lsl.w	r2, r1, r2
 8003018:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	683a      	ldr	r2, [r7, #0]
 8003020:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	2b10      	cmp	r3, #16
 8003028:	d108      	bne.n	800303c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	68ba      	ldr	r2, [r7, #8]
 8003038:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800303a:	e007      	b.n	800304c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	68ba      	ldr	r2, [r7, #8]
 8003042:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	687a      	ldr	r2, [r7, #4]
 800304a:	60da      	str	r2, [r3, #12]
}
 800304c:	bf00      	nop
 800304e:	3714      	adds	r7, #20
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003058:	b480      	push	{r7}
 800305a:	b083      	sub	sp, #12
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	461a      	mov	r2, r3
 8003066:	4b09      	ldr	r3, [pc, #36]	@ (800308c <DMA_CalcBaseAndBitshift+0x34>)
 8003068:	4413      	add	r3, r2
 800306a:	4a09      	ldr	r2, [pc, #36]	@ (8003090 <DMA_CalcBaseAndBitshift+0x38>)
 800306c:	fba2 2303 	umull	r2, r3, r2, r3
 8003070:	091b      	lsrs	r3, r3, #4
 8003072:	009a      	lsls	r2, r3, #2
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	4a06      	ldr	r2, [pc, #24]	@ (8003094 <DMA_CalcBaseAndBitshift+0x3c>)
 800307c:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 800307e:	bf00      	nop
 8003080:	370c      	adds	r7, #12
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop
 800308c:	bffdfff8 	.word	0xbffdfff8
 8003090:	cccccccd 	.word	0xcccccccd
 8003094:	40020000 	.word	0x40020000

08003098 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003098:	b480      	push	{r7}
 800309a:	b087      	sub	sp, #28
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
 80030a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80030a2:	2300      	movs	r3, #0
 80030a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030a6:	e14e      	b.n	8003346 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	2101      	movs	r1, #1
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	fa01 f303 	lsl.w	r3, r1, r3
 80030b4:	4013      	ands	r3, r2
 80030b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	f000 8140 	beq.w	8003340 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f003 0303 	and.w	r3, r3, #3
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d005      	beq.n	80030d8 <HAL_GPIO_Init+0x40>
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f003 0303 	and.w	r3, r3, #3
 80030d4:	2b02      	cmp	r3, #2
 80030d6:	d130      	bne.n	800313a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	005b      	lsls	r3, r3, #1
 80030e2:	2203      	movs	r2, #3
 80030e4:	fa02 f303 	lsl.w	r3, r2, r3
 80030e8:	43db      	mvns	r3, r3
 80030ea:	693a      	ldr	r2, [r7, #16]
 80030ec:	4013      	ands	r3, r2
 80030ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	68da      	ldr	r2, [r3, #12]
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	005b      	lsls	r3, r3, #1
 80030f8:	fa02 f303 	lsl.w	r3, r2, r3
 80030fc:	693a      	ldr	r2, [r7, #16]
 80030fe:	4313      	orrs	r3, r2
 8003100:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	693a      	ldr	r2, [r7, #16]
 8003106:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800310e:	2201      	movs	r2, #1
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	fa02 f303 	lsl.w	r3, r2, r3
 8003116:	43db      	mvns	r3, r3
 8003118:	693a      	ldr	r2, [r7, #16]
 800311a:	4013      	ands	r3, r2
 800311c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	091b      	lsrs	r3, r3, #4
 8003124:	f003 0201 	and.w	r2, r3, #1
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	fa02 f303 	lsl.w	r3, r2, r3
 800312e:	693a      	ldr	r2, [r7, #16]
 8003130:	4313      	orrs	r3, r2
 8003132:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	693a      	ldr	r2, [r7, #16]
 8003138:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	f003 0303 	and.w	r3, r3, #3
 8003142:	2b03      	cmp	r3, #3
 8003144:	d017      	beq.n	8003176 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	68db      	ldr	r3, [r3, #12]
 800314a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	005b      	lsls	r3, r3, #1
 8003150:	2203      	movs	r2, #3
 8003152:	fa02 f303 	lsl.w	r3, r2, r3
 8003156:	43db      	mvns	r3, r3
 8003158:	693a      	ldr	r2, [r7, #16]
 800315a:	4013      	ands	r3, r2
 800315c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	689a      	ldr	r2, [r3, #8]
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	005b      	lsls	r3, r3, #1
 8003166:	fa02 f303 	lsl.w	r3, r2, r3
 800316a:	693a      	ldr	r2, [r7, #16]
 800316c:	4313      	orrs	r3, r2
 800316e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	693a      	ldr	r2, [r7, #16]
 8003174:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	f003 0303 	and.w	r3, r3, #3
 800317e:	2b02      	cmp	r3, #2
 8003180:	d123      	bne.n	80031ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	08da      	lsrs	r2, r3, #3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	3208      	adds	r2, #8
 800318a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800318e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	f003 0307 	and.w	r3, r3, #7
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	220f      	movs	r2, #15
 800319a:	fa02 f303 	lsl.w	r3, r2, r3
 800319e:	43db      	mvns	r3, r3
 80031a0:	693a      	ldr	r2, [r7, #16]
 80031a2:	4013      	ands	r3, r2
 80031a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	691a      	ldr	r2, [r3, #16]
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	f003 0307 	and.w	r3, r3, #7
 80031b0:	009b      	lsls	r3, r3, #2
 80031b2:	fa02 f303 	lsl.w	r3, r2, r3
 80031b6:	693a      	ldr	r2, [r7, #16]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	08da      	lsrs	r2, r3, #3
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	3208      	adds	r2, #8
 80031c4:	6939      	ldr	r1, [r7, #16]
 80031c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	005b      	lsls	r3, r3, #1
 80031d4:	2203      	movs	r2, #3
 80031d6:	fa02 f303 	lsl.w	r3, r2, r3
 80031da:	43db      	mvns	r3, r3
 80031dc:	693a      	ldr	r2, [r7, #16]
 80031de:	4013      	ands	r3, r2
 80031e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	f003 0203 	and.w	r2, r3, #3
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	005b      	lsls	r3, r3, #1
 80031ee:	fa02 f303 	lsl.w	r3, r2, r3
 80031f2:	693a      	ldr	r2, [r7, #16]
 80031f4:	4313      	orrs	r3, r2
 80031f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	693a      	ldr	r2, [r7, #16]
 80031fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003206:	2b00      	cmp	r3, #0
 8003208:	f000 809a 	beq.w	8003340 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800320c:	4b55      	ldr	r3, [pc, #340]	@ (8003364 <HAL_GPIO_Init+0x2cc>)
 800320e:	699b      	ldr	r3, [r3, #24]
 8003210:	4a54      	ldr	r2, [pc, #336]	@ (8003364 <HAL_GPIO_Init+0x2cc>)
 8003212:	f043 0301 	orr.w	r3, r3, #1
 8003216:	6193      	str	r3, [r2, #24]
 8003218:	4b52      	ldr	r3, [pc, #328]	@ (8003364 <HAL_GPIO_Init+0x2cc>)
 800321a:	699b      	ldr	r3, [r3, #24]
 800321c:	f003 0301 	and.w	r3, r3, #1
 8003220:	60bb      	str	r3, [r7, #8]
 8003222:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003224:	4a50      	ldr	r2, [pc, #320]	@ (8003368 <HAL_GPIO_Init+0x2d0>)
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	089b      	lsrs	r3, r3, #2
 800322a:	3302      	adds	r3, #2
 800322c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003230:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	f003 0303 	and.w	r3, r3, #3
 8003238:	009b      	lsls	r3, r3, #2
 800323a:	220f      	movs	r2, #15
 800323c:	fa02 f303 	lsl.w	r3, r2, r3
 8003240:	43db      	mvns	r3, r3
 8003242:	693a      	ldr	r2, [r7, #16]
 8003244:	4013      	ands	r3, r2
 8003246:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800324e:	d013      	beq.n	8003278 <HAL_GPIO_Init+0x1e0>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	4a46      	ldr	r2, [pc, #280]	@ (800336c <HAL_GPIO_Init+0x2d4>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d00d      	beq.n	8003274 <HAL_GPIO_Init+0x1dc>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a45      	ldr	r2, [pc, #276]	@ (8003370 <HAL_GPIO_Init+0x2d8>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d007      	beq.n	8003270 <HAL_GPIO_Init+0x1d8>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	4a44      	ldr	r2, [pc, #272]	@ (8003374 <HAL_GPIO_Init+0x2dc>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d101      	bne.n	800326c <HAL_GPIO_Init+0x1d4>
 8003268:	2303      	movs	r3, #3
 800326a:	e006      	b.n	800327a <HAL_GPIO_Init+0x1e2>
 800326c:	2305      	movs	r3, #5
 800326e:	e004      	b.n	800327a <HAL_GPIO_Init+0x1e2>
 8003270:	2302      	movs	r3, #2
 8003272:	e002      	b.n	800327a <HAL_GPIO_Init+0x1e2>
 8003274:	2301      	movs	r3, #1
 8003276:	e000      	b.n	800327a <HAL_GPIO_Init+0x1e2>
 8003278:	2300      	movs	r3, #0
 800327a:	697a      	ldr	r2, [r7, #20]
 800327c:	f002 0203 	and.w	r2, r2, #3
 8003280:	0092      	lsls	r2, r2, #2
 8003282:	4093      	lsls	r3, r2
 8003284:	693a      	ldr	r2, [r7, #16]
 8003286:	4313      	orrs	r3, r2
 8003288:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800328a:	4937      	ldr	r1, [pc, #220]	@ (8003368 <HAL_GPIO_Init+0x2d0>)
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	089b      	lsrs	r3, r3, #2
 8003290:	3302      	adds	r3, #2
 8003292:	693a      	ldr	r2, [r7, #16]
 8003294:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003298:	4b37      	ldr	r3, [pc, #220]	@ (8003378 <HAL_GPIO_Init+0x2e0>)
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	43db      	mvns	r3, r3
 80032a2:	693a      	ldr	r2, [r7, #16]
 80032a4:	4013      	ands	r3, r2
 80032a6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d003      	beq.n	80032bc <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80032b4:	693a      	ldr	r2, [r7, #16]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	4313      	orrs	r3, r2
 80032ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80032bc:	4a2e      	ldr	r2, [pc, #184]	@ (8003378 <HAL_GPIO_Init+0x2e0>)
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032c2:	4b2d      	ldr	r3, [pc, #180]	@ (8003378 <HAL_GPIO_Init+0x2e0>)
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	43db      	mvns	r3, r3
 80032cc:	693a      	ldr	r2, [r7, #16]
 80032ce:	4013      	ands	r3, r2
 80032d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d003      	beq.n	80032e6 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80032de:	693a      	ldr	r2, [r7, #16]
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80032e6:	4a24      	ldr	r2, [pc, #144]	@ (8003378 <HAL_GPIO_Init+0x2e0>)
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80032ec:	4b22      	ldr	r3, [pc, #136]	@ (8003378 <HAL_GPIO_Init+0x2e0>)
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	43db      	mvns	r3, r3
 80032f6:	693a      	ldr	r2, [r7, #16]
 80032f8:	4013      	ands	r3, r2
 80032fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003304:	2b00      	cmp	r3, #0
 8003306:	d003      	beq.n	8003310 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003308:	693a      	ldr	r2, [r7, #16]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	4313      	orrs	r3, r2
 800330e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003310:	4a19      	ldr	r2, [pc, #100]	@ (8003378 <HAL_GPIO_Init+0x2e0>)
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003316:	4b18      	ldr	r3, [pc, #96]	@ (8003378 <HAL_GPIO_Init+0x2e0>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	43db      	mvns	r3, r3
 8003320:	693a      	ldr	r2, [r7, #16]
 8003322:	4013      	ands	r3, r2
 8003324:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d003      	beq.n	800333a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8003332:	693a      	ldr	r2, [r7, #16]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	4313      	orrs	r3, r2
 8003338:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800333a:	4a0f      	ldr	r2, [pc, #60]	@ (8003378 <HAL_GPIO_Init+0x2e0>)
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	3301      	adds	r3, #1
 8003344:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	fa22 f303 	lsr.w	r3, r2, r3
 8003350:	2b00      	cmp	r3, #0
 8003352:	f47f aea9 	bne.w	80030a8 <HAL_GPIO_Init+0x10>
  }
}
 8003356:	bf00      	nop
 8003358:	bf00      	nop
 800335a:	371c      	adds	r7, #28
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr
 8003364:	40021000 	.word	0x40021000
 8003368:	40010000 	.word	0x40010000
 800336c:	48000400 	.word	0x48000400
 8003370:	48000800 	.word	0x48000800
 8003374:	48000c00 	.word	0x48000c00
 8003378:	40010400 	.word	0x40010400

0800337c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800337c:	b480      	push	{r7}
 800337e:	b083      	sub	sp, #12
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
 8003384:	460b      	mov	r3, r1
 8003386:	807b      	strh	r3, [r7, #2]
 8003388:	4613      	mov	r3, r2
 800338a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800338c:	787b      	ldrb	r3, [r7, #1]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d003      	beq.n	800339a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003392:	887a      	ldrh	r2, [r7, #2]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003398:	e002      	b.n	80033a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800339a:	887a      	ldrh	r2, [r7, #2]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr

080033ac <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b085      	sub	sp, #20
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
 80033b4:	460b      	mov	r3, r1
 80033b6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	695b      	ldr	r3, [r3, #20]
 80033bc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80033be:	887a      	ldrh	r2, [r7, #2]
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	4013      	ands	r3, r2
 80033c4:	041a      	lsls	r2, r3, #16
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	43d9      	mvns	r1, r3
 80033ca:	887b      	ldrh	r3, [r7, #2]
 80033cc:	400b      	ands	r3, r1
 80033ce:	431a      	orrs	r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	619a      	str	r2, [r3, #24]
}
 80033d4:	bf00      	nop
 80033d6:	3714      	adds	r7, #20
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr

080033e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033ec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033f0:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80033f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033f6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d102      	bne.n	8003406 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	f000 bff4 	b.w	80043ee <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003406:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800340a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0301 	and.w	r3, r3, #1
 8003416:	2b00      	cmp	r3, #0
 8003418:	f000 816d 	beq.w	80036f6 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800341c:	4bb4      	ldr	r3, [pc, #720]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f003 030c 	and.w	r3, r3, #12
 8003424:	2b04      	cmp	r3, #4
 8003426:	d00c      	beq.n	8003442 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003428:	4bb1      	ldr	r3, [pc, #708]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f003 030c 	and.w	r3, r3, #12
 8003430:	2b08      	cmp	r3, #8
 8003432:	d157      	bne.n	80034e4 <HAL_RCC_OscConfig+0x104>
 8003434:	4bae      	ldr	r3, [pc, #696]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800343c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003440:	d150      	bne.n	80034e4 <HAL_RCC_OscConfig+0x104>
 8003442:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003446:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800344a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800344e:	fa93 f3a3 	rbit	r3, r3
 8003452:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003456:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800345a:	fab3 f383 	clz	r3, r3
 800345e:	b2db      	uxtb	r3, r3
 8003460:	2b3f      	cmp	r3, #63	@ 0x3f
 8003462:	d802      	bhi.n	800346a <HAL_RCC_OscConfig+0x8a>
 8003464:	4ba2      	ldr	r3, [pc, #648]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	e015      	b.n	8003496 <HAL_RCC_OscConfig+0xb6>
 800346a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800346e:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003472:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8003476:	fa93 f3a3 	rbit	r3, r3
 800347a:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800347e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003482:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8003486:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 800348a:	fa93 f3a3 	rbit	r3, r3
 800348e:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8003492:	4b97      	ldr	r3, [pc, #604]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 8003494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003496:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800349a:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 800349e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80034a2:	fa92 f2a2 	rbit	r2, r2
 80034a6:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 80034aa:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 80034ae:	fab2 f282 	clz	r2, r2
 80034b2:	b2d2      	uxtb	r2, r2
 80034b4:	f042 0220 	orr.w	r2, r2, #32
 80034b8:	b2d2      	uxtb	r2, r2
 80034ba:	f002 021f 	and.w	r2, r2, #31
 80034be:	2101      	movs	r1, #1
 80034c0:	fa01 f202 	lsl.w	r2, r1, r2
 80034c4:	4013      	ands	r3, r2
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	f000 8114 	beq.w	80036f4 <HAL_RCC_OscConfig+0x314>
 80034cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034d0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	f040 810b 	bne.w	80036f4 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	f000 bf85 	b.w	80043ee <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034f4:	d106      	bne.n	8003504 <HAL_RCC_OscConfig+0x124>
 80034f6:	4b7e      	ldr	r3, [pc, #504]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a7d      	ldr	r2, [pc, #500]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 80034fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003500:	6013      	str	r3, [r2, #0]
 8003502:	e036      	b.n	8003572 <HAL_RCC_OscConfig+0x192>
 8003504:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003508:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d10c      	bne.n	800352e <HAL_RCC_OscConfig+0x14e>
 8003514:	4b76      	ldr	r3, [pc, #472]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a75      	ldr	r2, [pc, #468]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 800351a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800351e:	6013      	str	r3, [r2, #0]
 8003520:	4b73      	ldr	r3, [pc, #460]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a72      	ldr	r2, [pc, #456]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 8003526:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800352a:	6013      	str	r3, [r2, #0]
 800352c:	e021      	b.n	8003572 <HAL_RCC_OscConfig+0x192>
 800352e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003532:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800353e:	d10c      	bne.n	800355a <HAL_RCC_OscConfig+0x17a>
 8003540:	4b6b      	ldr	r3, [pc, #428]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a6a      	ldr	r2, [pc, #424]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 8003546:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800354a:	6013      	str	r3, [r2, #0]
 800354c:	4b68      	ldr	r3, [pc, #416]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a67      	ldr	r2, [pc, #412]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 8003552:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003556:	6013      	str	r3, [r2, #0]
 8003558:	e00b      	b.n	8003572 <HAL_RCC_OscConfig+0x192>
 800355a:	4b65      	ldr	r3, [pc, #404]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a64      	ldr	r2, [pc, #400]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 8003560:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003564:	6013      	str	r3, [r2, #0]
 8003566:	4b62      	ldr	r3, [pc, #392]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a61      	ldr	r2, [pc, #388]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 800356c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003570:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003572:	4b5f      	ldr	r3, [pc, #380]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 8003574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003576:	f023 020f 	bic.w	r2, r3, #15
 800357a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800357e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	495a      	ldr	r1, [pc, #360]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 8003588:	4313      	orrs	r3, r2
 800358a:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800358c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003590:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d054      	beq.n	8003646 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800359c:	f7fe fc10 	bl	8001dc0 <HAL_GetTick>
 80035a0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035a4:	e00a      	b.n	80035bc <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035a6:	f7fe fc0b 	bl	8001dc0 <HAL_GetTick>
 80035aa:	4602      	mov	r2, r0
 80035ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	2b64      	cmp	r3, #100	@ 0x64
 80035b4:	d902      	bls.n	80035bc <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 80035b6:	2303      	movs	r3, #3
 80035b8:	f000 bf19 	b.w	80043ee <HAL_RCC_OscConfig+0x100e>
 80035bc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80035c0:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80035c8:	fa93 f3a3 	rbit	r3, r3
 80035cc:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 80035d0:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035d4:	fab3 f383 	clz	r3, r3
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	2b3f      	cmp	r3, #63	@ 0x3f
 80035dc:	d802      	bhi.n	80035e4 <HAL_RCC_OscConfig+0x204>
 80035de:	4b44      	ldr	r3, [pc, #272]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	e015      	b.n	8003610 <HAL_RCC_OscConfig+0x230>
 80035e4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80035e8:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ec:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80035f0:	fa93 f3a3 	rbit	r3, r3
 80035f4:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80035f8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80035fc:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003600:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8003604:	fa93 f3a3 	rbit	r3, r3
 8003608:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 800360c:	4b38      	ldr	r3, [pc, #224]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 800360e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003610:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003614:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8003618:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 800361c:	fa92 f2a2 	rbit	r2, r2
 8003620:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8003624:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8003628:	fab2 f282 	clz	r2, r2
 800362c:	b2d2      	uxtb	r2, r2
 800362e:	f042 0220 	orr.w	r2, r2, #32
 8003632:	b2d2      	uxtb	r2, r2
 8003634:	f002 021f 	and.w	r2, r2, #31
 8003638:	2101      	movs	r1, #1
 800363a:	fa01 f202 	lsl.w	r2, r1, r2
 800363e:	4013      	ands	r3, r2
 8003640:	2b00      	cmp	r3, #0
 8003642:	d0b0      	beq.n	80035a6 <HAL_RCC_OscConfig+0x1c6>
 8003644:	e057      	b.n	80036f6 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003646:	f7fe fbbb 	bl	8001dc0 <HAL_GetTick>
 800364a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800364e:	e00a      	b.n	8003666 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003650:	f7fe fbb6 	bl	8001dc0 <HAL_GetTick>
 8003654:	4602      	mov	r2, r0
 8003656:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	2b64      	cmp	r3, #100	@ 0x64
 800365e:	d902      	bls.n	8003666 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8003660:	2303      	movs	r3, #3
 8003662:	f000 bec4 	b.w	80043ee <HAL_RCC_OscConfig+0x100e>
 8003666:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800366a:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800366e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8003672:	fa93 f3a3 	rbit	r3, r3
 8003676:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 800367a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800367e:	fab3 f383 	clz	r3, r3
 8003682:	b2db      	uxtb	r3, r3
 8003684:	2b3f      	cmp	r3, #63	@ 0x3f
 8003686:	d802      	bhi.n	800368e <HAL_RCC_OscConfig+0x2ae>
 8003688:	4b19      	ldr	r3, [pc, #100]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	e015      	b.n	80036ba <HAL_RCC_OscConfig+0x2da>
 800368e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003692:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003696:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 800369a:	fa93 f3a3 	rbit	r3, r3
 800369e:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80036a2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80036a6:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80036aa:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80036ae:	fa93 f3a3 	rbit	r3, r3
 80036b2:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 80036b6:	4b0e      	ldr	r3, [pc, #56]	@ (80036f0 <HAL_RCC_OscConfig+0x310>)
 80036b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ba:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80036be:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 80036c2:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80036c6:	fa92 f2a2 	rbit	r2, r2
 80036ca:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80036ce:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80036d2:	fab2 f282 	clz	r2, r2
 80036d6:	b2d2      	uxtb	r2, r2
 80036d8:	f042 0220 	orr.w	r2, r2, #32
 80036dc:	b2d2      	uxtb	r2, r2
 80036de:	f002 021f 	and.w	r2, r2, #31
 80036e2:	2101      	movs	r1, #1
 80036e4:	fa01 f202 	lsl.w	r2, r1, r2
 80036e8:	4013      	ands	r3, r2
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d1b0      	bne.n	8003650 <HAL_RCC_OscConfig+0x270>
 80036ee:	e002      	b.n	80036f6 <HAL_RCC_OscConfig+0x316>
 80036f0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036fa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0302 	and.w	r3, r3, #2
 8003706:	2b00      	cmp	r3, #0
 8003708:	f000 816c 	beq.w	80039e4 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800370c:	4bcc      	ldr	r3, [pc, #816]	@ (8003a40 <HAL_RCC_OscConfig+0x660>)
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f003 030c 	and.w	r3, r3, #12
 8003714:	2b00      	cmp	r3, #0
 8003716:	d00b      	beq.n	8003730 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003718:	4bc9      	ldr	r3, [pc, #804]	@ (8003a40 <HAL_RCC_OscConfig+0x660>)
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	f003 030c 	and.w	r3, r3, #12
 8003720:	2b08      	cmp	r3, #8
 8003722:	d16d      	bne.n	8003800 <HAL_RCC_OscConfig+0x420>
 8003724:	4bc6      	ldr	r3, [pc, #792]	@ (8003a40 <HAL_RCC_OscConfig+0x660>)
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d167      	bne.n	8003800 <HAL_RCC_OscConfig+0x420>
 8003730:	2302      	movs	r3, #2
 8003732:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003736:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800373a:	fa93 f3a3 	rbit	r3, r3
 800373e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8003742:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003746:	fab3 f383 	clz	r3, r3
 800374a:	b2db      	uxtb	r3, r3
 800374c:	2b3f      	cmp	r3, #63	@ 0x3f
 800374e:	d802      	bhi.n	8003756 <HAL_RCC_OscConfig+0x376>
 8003750:	4bbb      	ldr	r3, [pc, #748]	@ (8003a40 <HAL_RCC_OscConfig+0x660>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	e013      	b.n	800377e <HAL_RCC_OscConfig+0x39e>
 8003756:	2302      	movs	r3, #2
 8003758:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800375c:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8003760:	fa93 f3a3 	rbit	r3, r3
 8003764:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003768:	2302      	movs	r3, #2
 800376a:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800376e:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8003772:	fa93 f3a3 	rbit	r3, r3
 8003776:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 800377a:	4bb1      	ldr	r3, [pc, #708]	@ (8003a40 <HAL_RCC_OscConfig+0x660>)
 800377c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800377e:	2202      	movs	r2, #2
 8003780:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8003784:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003788:	fa92 f2a2 	rbit	r2, r2
 800378c:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8003790:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003794:	fab2 f282 	clz	r2, r2
 8003798:	b2d2      	uxtb	r2, r2
 800379a:	f042 0220 	orr.w	r2, r2, #32
 800379e:	b2d2      	uxtb	r2, r2
 80037a0:	f002 021f 	and.w	r2, r2, #31
 80037a4:	2101      	movs	r1, #1
 80037a6:	fa01 f202 	lsl.w	r2, r1, r2
 80037aa:	4013      	ands	r3, r2
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d00a      	beq.n	80037c6 <HAL_RCC_OscConfig+0x3e6>
 80037b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037b4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	691b      	ldr	r3, [r3, #16]
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d002      	beq.n	80037c6 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	f000 be14 	b.w	80043ee <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037c6:	4b9e      	ldr	r3, [pc, #632]	@ (8003a40 <HAL_RCC_OscConfig+0x660>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037d2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	695b      	ldr	r3, [r3, #20]
 80037da:	21f8      	movs	r1, #248	@ 0xf8
 80037dc:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037e0:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80037e4:	fa91 f1a1 	rbit	r1, r1
 80037e8:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 80037ec:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80037f0:	fab1 f181 	clz	r1, r1
 80037f4:	b2c9      	uxtb	r1, r1
 80037f6:	408b      	lsls	r3, r1
 80037f8:	4991      	ldr	r1, [pc, #580]	@ (8003a40 <HAL_RCC_OscConfig+0x660>)
 80037fa:	4313      	orrs	r3, r2
 80037fc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037fe:	e0f1      	b.n	80039e4 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003800:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003804:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	691b      	ldr	r3, [r3, #16]
 800380c:	2b00      	cmp	r3, #0
 800380e:	f000 8083 	beq.w	8003918 <HAL_RCC_OscConfig+0x538>
 8003812:	2301      	movs	r3, #1
 8003814:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003818:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800381c:	fa93 f3a3 	rbit	r3, r3
 8003820:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8003824:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003828:	fab3 f383 	clz	r3, r3
 800382c:	b2db      	uxtb	r3, r3
 800382e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003832:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	461a      	mov	r2, r3
 800383a:	2301      	movs	r3, #1
 800383c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800383e:	f7fe fabf 	bl	8001dc0 <HAL_GetTick>
 8003842:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003846:	e00a      	b.n	800385e <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003848:	f7fe faba 	bl	8001dc0 <HAL_GetTick>
 800384c:	4602      	mov	r2, r0
 800384e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	2b02      	cmp	r3, #2
 8003856:	d902      	bls.n	800385e <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8003858:	2303      	movs	r3, #3
 800385a:	f000 bdc8 	b.w	80043ee <HAL_RCC_OscConfig+0x100e>
 800385e:	2302      	movs	r3, #2
 8003860:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003864:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003868:	fa93 f3a3 	rbit	r3, r3
 800386c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8003870:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003874:	fab3 f383 	clz	r3, r3
 8003878:	b2db      	uxtb	r3, r3
 800387a:	2b3f      	cmp	r3, #63	@ 0x3f
 800387c:	d802      	bhi.n	8003884 <HAL_RCC_OscConfig+0x4a4>
 800387e:	4b70      	ldr	r3, [pc, #448]	@ (8003a40 <HAL_RCC_OscConfig+0x660>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	e013      	b.n	80038ac <HAL_RCC_OscConfig+0x4cc>
 8003884:	2302      	movs	r3, #2
 8003886:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800388a:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800388e:	fa93 f3a3 	rbit	r3, r3
 8003892:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003896:	2302      	movs	r3, #2
 8003898:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 800389c:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80038a0:	fa93 f3a3 	rbit	r3, r3
 80038a4:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80038a8:	4b65      	ldr	r3, [pc, #404]	@ (8003a40 <HAL_RCC_OscConfig+0x660>)
 80038aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ac:	2202      	movs	r2, #2
 80038ae:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 80038b2:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80038b6:	fa92 f2a2 	rbit	r2, r2
 80038ba:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80038be:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80038c2:	fab2 f282 	clz	r2, r2
 80038c6:	b2d2      	uxtb	r2, r2
 80038c8:	f042 0220 	orr.w	r2, r2, #32
 80038cc:	b2d2      	uxtb	r2, r2
 80038ce:	f002 021f 	and.w	r2, r2, #31
 80038d2:	2101      	movs	r1, #1
 80038d4:	fa01 f202 	lsl.w	r2, r1, r2
 80038d8:	4013      	ands	r3, r2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d0b4      	beq.n	8003848 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038de:	4b58      	ldr	r3, [pc, #352]	@ (8003a40 <HAL_RCC_OscConfig+0x660>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038ea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	695b      	ldr	r3, [r3, #20]
 80038f2:	21f8      	movs	r1, #248	@ 0xf8
 80038f4:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038f8:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80038fc:	fa91 f1a1 	rbit	r1, r1
 8003900:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8003904:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8003908:	fab1 f181 	clz	r1, r1
 800390c:	b2c9      	uxtb	r1, r1
 800390e:	408b      	lsls	r3, r1
 8003910:	494b      	ldr	r1, [pc, #300]	@ (8003a40 <HAL_RCC_OscConfig+0x660>)
 8003912:	4313      	orrs	r3, r2
 8003914:	600b      	str	r3, [r1, #0]
 8003916:	e065      	b.n	80039e4 <HAL_RCC_OscConfig+0x604>
 8003918:	2301      	movs	r3, #1
 800391a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800391e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8003922:	fa93 f3a3 	rbit	r3, r3
 8003926:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800392a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800392e:	fab3 f383 	clz	r3, r3
 8003932:	b2db      	uxtb	r3, r3
 8003934:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003938:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	461a      	mov	r2, r3
 8003940:	2300      	movs	r3, #0
 8003942:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003944:	f7fe fa3c 	bl	8001dc0 <HAL_GetTick>
 8003948:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800394c:	e00a      	b.n	8003964 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800394e:	f7fe fa37 	bl	8001dc0 <HAL_GetTick>
 8003952:	4602      	mov	r2, r0
 8003954:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	2b02      	cmp	r3, #2
 800395c:	d902      	bls.n	8003964 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	f000 bd45 	b.w	80043ee <HAL_RCC_OscConfig+0x100e>
 8003964:	2302      	movs	r3, #2
 8003966:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800396a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800396e:	fa93 f3a3 	rbit	r3, r3
 8003972:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8003976:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800397a:	fab3 f383 	clz	r3, r3
 800397e:	b2db      	uxtb	r3, r3
 8003980:	2b3f      	cmp	r3, #63	@ 0x3f
 8003982:	d802      	bhi.n	800398a <HAL_RCC_OscConfig+0x5aa>
 8003984:	4b2e      	ldr	r3, [pc, #184]	@ (8003a40 <HAL_RCC_OscConfig+0x660>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	e013      	b.n	80039b2 <HAL_RCC_OscConfig+0x5d2>
 800398a:	2302      	movs	r3, #2
 800398c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003990:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003994:	fa93 f3a3 	rbit	r3, r3
 8003998:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800399c:	2302      	movs	r3, #2
 800399e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80039a2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80039a6:	fa93 f3a3 	rbit	r3, r3
 80039aa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80039ae:	4b24      	ldr	r3, [pc, #144]	@ (8003a40 <HAL_RCC_OscConfig+0x660>)
 80039b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b2:	2202      	movs	r2, #2
 80039b4:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80039b8:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80039bc:	fa92 f2a2 	rbit	r2, r2
 80039c0:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80039c4:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80039c8:	fab2 f282 	clz	r2, r2
 80039cc:	b2d2      	uxtb	r2, r2
 80039ce:	f042 0220 	orr.w	r2, r2, #32
 80039d2:	b2d2      	uxtb	r2, r2
 80039d4:	f002 021f 	and.w	r2, r2, #31
 80039d8:	2101      	movs	r1, #1
 80039da:	fa01 f202 	lsl.w	r2, r1, r2
 80039de:	4013      	ands	r3, r2
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d1b4      	bne.n	800394e <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0308 	and.w	r3, r3, #8
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	f000 8115 	beq.w	8003c24 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039fe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	699b      	ldr	r3, [r3, #24]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d07e      	beq.n	8003b08 <HAL_RCC_OscConfig+0x728>
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a10:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003a14:	fa93 f3a3 	rbit	r3, r3
 8003a18:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8003a1c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a20:	fab3 f383 	clz	r3, r3
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	461a      	mov	r2, r3
 8003a28:	4b06      	ldr	r3, [pc, #24]	@ (8003a44 <HAL_RCC_OscConfig+0x664>)
 8003a2a:	4413      	add	r3, r2
 8003a2c:	009b      	lsls	r3, r3, #2
 8003a2e:	461a      	mov	r2, r3
 8003a30:	2301      	movs	r3, #1
 8003a32:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a34:	f7fe f9c4 	bl	8001dc0 <HAL_GetTick>
 8003a38:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a3c:	e00f      	b.n	8003a5e <HAL_RCC_OscConfig+0x67e>
 8003a3e:	bf00      	nop
 8003a40:	40021000 	.word	0x40021000
 8003a44:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a48:	f7fe f9ba 	bl	8001dc0 <HAL_GetTick>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	d902      	bls.n	8003a5e <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8003a58:	2303      	movs	r3, #3
 8003a5a:	f000 bcc8 	b.w	80043ee <HAL_RCC_OscConfig+0x100e>
 8003a5e:	2302      	movs	r3, #2
 8003a60:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a64:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003a68:	fa93 f3a3 	rbit	r3, r3
 8003a6c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003a70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a74:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003a78:	2202      	movs	r2, #2
 8003a7a:	601a      	str	r2, [r3, #0]
 8003a7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a80:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	fa93 f2a3 	rbit	r2, r3
 8003a8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a8e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003a92:	601a      	str	r2, [r3, #0]
 8003a94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a98:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003a9c:	2202      	movs	r2, #2
 8003a9e:	601a      	str	r2, [r3, #0]
 8003aa0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003aa4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	fa93 f2a3 	rbit	r2, r3
 8003aae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ab2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003ab6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ab8:	4bb0      	ldr	r3, [pc, #704]	@ (8003d7c <HAL_RCC_OscConfig+0x99c>)
 8003aba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003abc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ac0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003ac4:	2102      	movs	r1, #2
 8003ac6:	6019      	str	r1, [r3, #0]
 8003ac8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003acc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	fa93 f1a3 	rbit	r1, r3
 8003ad6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ada:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003ade:	6019      	str	r1, [r3, #0]
  return result;
 8003ae0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ae4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	fab3 f383 	clz	r3, r3
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	f003 031f 	and.w	r3, r3, #31
 8003afa:	2101      	movs	r1, #1
 8003afc:	fa01 f303 	lsl.w	r3, r1, r3
 8003b00:	4013      	ands	r3, r2
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d0a0      	beq.n	8003a48 <HAL_RCC_OscConfig+0x668>
 8003b06:	e08d      	b.n	8003c24 <HAL_RCC_OscConfig+0x844>
 8003b08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b0c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003b10:	2201      	movs	r2, #1
 8003b12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b18:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	fa93 f2a3 	rbit	r2, r3
 8003b22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b26:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003b2a:	601a      	str	r2, [r3, #0]
  return result;
 8003b2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b30:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003b34:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b36:	fab3 f383 	clz	r3, r3
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	461a      	mov	r2, r3
 8003b3e:	4b90      	ldr	r3, [pc, #576]	@ (8003d80 <HAL_RCC_OscConfig+0x9a0>)
 8003b40:	4413      	add	r3, r2
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	461a      	mov	r2, r3
 8003b46:	2300      	movs	r3, #0
 8003b48:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b4a:	f7fe f939 	bl	8001dc0 <HAL_GetTick>
 8003b4e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b52:	e00a      	b.n	8003b6a <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b54:	f7fe f934 	bl	8001dc0 <HAL_GetTick>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	2b02      	cmp	r3, #2
 8003b62:	d902      	bls.n	8003b6a <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	f000 bc42 	b.w	80043ee <HAL_RCC_OscConfig+0x100e>
 8003b6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b6e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003b72:	2202      	movs	r2, #2
 8003b74:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b7a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	fa93 f2a3 	rbit	r2, r3
 8003b84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b88:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003b8c:	601a      	str	r2, [r3, #0]
 8003b8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b92:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003b96:	2202      	movs	r2, #2
 8003b98:	601a      	str	r2, [r3, #0]
 8003b9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b9e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	fa93 f2a3 	rbit	r2, r3
 8003ba8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bac:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003bb0:	601a      	str	r2, [r3, #0]
 8003bb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bb6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003bba:	2202      	movs	r2, #2
 8003bbc:	601a      	str	r2, [r3, #0]
 8003bbe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bc2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	fa93 f2a3 	rbit	r2, r3
 8003bcc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bd0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003bd4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bd6:	4b69      	ldr	r3, [pc, #420]	@ (8003d7c <HAL_RCC_OscConfig+0x99c>)
 8003bd8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003bda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bde:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003be2:	2102      	movs	r1, #2
 8003be4:	6019      	str	r1, [r3, #0]
 8003be6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bea:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	fa93 f1a3 	rbit	r1, r3
 8003bf4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bf8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003bfc:	6019      	str	r1, [r3, #0]
  return result;
 8003bfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c02:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	fab3 f383 	clz	r3, r3
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	f003 031f 	and.w	r3, r3, #31
 8003c18:	2101      	movs	r1, #1
 8003c1a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c1e:	4013      	ands	r3, r2
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d197      	bne.n	8003b54 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c28:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 0304 	and.w	r3, r3, #4
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	f000 819e 	beq.w	8003f76 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c40:	4b4e      	ldr	r3, [pc, #312]	@ (8003d7c <HAL_RCC_OscConfig+0x99c>)
 8003c42:	69db      	ldr	r3, [r3, #28]
 8003c44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d116      	bne.n	8003c7a <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c4c:	4b4b      	ldr	r3, [pc, #300]	@ (8003d7c <HAL_RCC_OscConfig+0x99c>)
 8003c4e:	69db      	ldr	r3, [r3, #28]
 8003c50:	4a4a      	ldr	r2, [pc, #296]	@ (8003d7c <HAL_RCC_OscConfig+0x99c>)
 8003c52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c56:	61d3      	str	r3, [r2, #28]
 8003c58:	4b48      	ldr	r3, [pc, #288]	@ (8003d7c <HAL_RCC_OscConfig+0x99c>)
 8003c5a:	69db      	ldr	r3, [r3, #28]
 8003c5c:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003c60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c64:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003c68:	601a      	str	r2, [r3, #0]
 8003c6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c6e:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003c72:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003c74:	2301      	movs	r3, #1
 8003c76:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c7a:	4b42      	ldr	r3, [pc, #264]	@ (8003d84 <HAL_RCC_OscConfig+0x9a4>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d11a      	bne.n	8003cbc <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c86:	4b3f      	ldr	r3, [pc, #252]	@ (8003d84 <HAL_RCC_OscConfig+0x9a4>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a3e      	ldr	r2, [pc, #248]	@ (8003d84 <HAL_RCC_OscConfig+0x9a4>)
 8003c8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c90:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c92:	f7fe f895 	bl	8001dc0 <HAL_GetTick>
 8003c96:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c9a:	e009      	b.n	8003cb0 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c9c:	f7fe f890 	bl	8001dc0 <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003ca6:	1ad3      	subs	r3, r2, r3
 8003ca8:	2b64      	cmp	r3, #100	@ 0x64
 8003caa:	d901      	bls.n	8003cb0 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8003cac:	2303      	movs	r3, #3
 8003cae:	e39e      	b.n	80043ee <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cb0:	4b34      	ldr	r3, [pc, #208]	@ (8003d84 <HAL_RCC_OscConfig+0x9a4>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d0ef      	beq.n	8003c9c <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cc0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	68db      	ldr	r3, [r3, #12]
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d106      	bne.n	8003cda <HAL_RCC_OscConfig+0x8fa>
 8003ccc:	4b2b      	ldr	r3, [pc, #172]	@ (8003d7c <HAL_RCC_OscConfig+0x99c>)
 8003cce:	6a1b      	ldr	r3, [r3, #32]
 8003cd0:	4a2a      	ldr	r2, [pc, #168]	@ (8003d7c <HAL_RCC_OscConfig+0x99c>)
 8003cd2:	f043 0301 	orr.w	r3, r3, #1
 8003cd6:	6213      	str	r3, [r2, #32]
 8003cd8:	e035      	b.n	8003d46 <HAL_RCC_OscConfig+0x966>
 8003cda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cde:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	68db      	ldr	r3, [r3, #12]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d10c      	bne.n	8003d04 <HAL_RCC_OscConfig+0x924>
 8003cea:	4b24      	ldr	r3, [pc, #144]	@ (8003d7c <HAL_RCC_OscConfig+0x99c>)
 8003cec:	6a1b      	ldr	r3, [r3, #32]
 8003cee:	4a23      	ldr	r2, [pc, #140]	@ (8003d7c <HAL_RCC_OscConfig+0x99c>)
 8003cf0:	f023 0301 	bic.w	r3, r3, #1
 8003cf4:	6213      	str	r3, [r2, #32]
 8003cf6:	4b21      	ldr	r3, [pc, #132]	@ (8003d7c <HAL_RCC_OscConfig+0x99c>)
 8003cf8:	6a1b      	ldr	r3, [r3, #32]
 8003cfa:	4a20      	ldr	r2, [pc, #128]	@ (8003d7c <HAL_RCC_OscConfig+0x99c>)
 8003cfc:	f023 0304 	bic.w	r3, r3, #4
 8003d00:	6213      	str	r3, [r2, #32]
 8003d02:	e020      	b.n	8003d46 <HAL_RCC_OscConfig+0x966>
 8003d04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d08:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	68db      	ldr	r3, [r3, #12]
 8003d10:	2b05      	cmp	r3, #5
 8003d12:	d10c      	bne.n	8003d2e <HAL_RCC_OscConfig+0x94e>
 8003d14:	4b19      	ldr	r3, [pc, #100]	@ (8003d7c <HAL_RCC_OscConfig+0x99c>)
 8003d16:	6a1b      	ldr	r3, [r3, #32]
 8003d18:	4a18      	ldr	r2, [pc, #96]	@ (8003d7c <HAL_RCC_OscConfig+0x99c>)
 8003d1a:	f043 0304 	orr.w	r3, r3, #4
 8003d1e:	6213      	str	r3, [r2, #32]
 8003d20:	4b16      	ldr	r3, [pc, #88]	@ (8003d7c <HAL_RCC_OscConfig+0x99c>)
 8003d22:	6a1b      	ldr	r3, [r3, #32]
 8003d24:	4a15      	ldr	r2, [pc, #84]	@ (8003d7c <HAL_RCC_OscConfig+0x99c>)
 8003d26:	f043 0301 	orr.w	r3, r3, #1
 8003d2a:	6213      	str	r3, [r2, #32]
 8003d2c:	e00b      	b.n	8003d46 <HAL_RCC_OscConfig+0x966>
 8003d2e:	4b13      	ldr	r3, [pc, #76]	@ (8003d7c <HAL_RCC_OscConfig+0x99c>)
 8003d30:	6a1b      	ldr	r3, [r3, #32]
 8003d32:	4a12      	ldr	r2, [pc, #72]	@ (8003d7c <HAL_RCC_OscConfig+0x99c>)
 8003d34:	f023 0301 	bic.w	r3, r3, #1
 8003d38:	6213      	str	r3, [r2, #32]
 8003d3a:	4b10      	ldr	r3, [pc, #64]	@ (8003d7c <HAL_RCC_OscConfig+0x99c>)
 8003d3c:	6a1b      	ldr	r3, [r3, #32]
 8003d3e:	4a0f      	ldr	r2, [pc, #60]	@ (8003d7c <HAL_RCC_OscConfig+0x99c>)
 8003d40:	f023 0304 	bic.w	r3, r3, #4
 8003d44:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d4a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	68db      	ldr	r3, [r3, #12]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	f000 8087 	beq.w	8003e66 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d58:	f7fe f832 	bl	8001dc0 <HAL_GetTick>
 8003d5c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d60:	e012      	b.n	8003d88 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d62:	f7fe f82d 	bl	8001dc0 <HAL_GetTick>
 8003d66:	4602      	mov	r2, r0
 8003d68:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d908      	bls.n	8003d88 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8003d76:	2303      	movs	r3, #3
 8003d78:	e339      	b.n	80043ee <HAL_RCC_OscConfig+0x100e>
 8003d7a:	bf00      	nop
 8003d7c:	40021000 	.word	0x40021000
 8003d80:	10908120 	.word	0x10908120
 8003d84:	40007000 	.word	0x40007000
 8003d88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d8c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003d90:	2202      	movs	r2, #2
 8003d92:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d98:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	fa93 f2a3 	rbit	r2, r3
 8003da2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003da6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003daa:	601a      	str	r2, [r3, #0]
 8003dac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003db0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003db4:	2202      	movs	r2, #2
 8003db6:	601a      	str	r2, [r3, #0]
 8003db8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dbc:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	fa93 f2a3 	rbit	r2, r3
 8003dc6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dca:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003dce:	601a      	str	r2, [r3, #0]
  return result;
 8003dd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dd4:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003dd8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dda:	fab3 f383 	clz	r3, r3
 8003dde:	b2db      	uxtb	r3, r3
 8003de0:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d102      	bne.n	8003df0 <HAL_RCC_OscConfig+0xa10>
 8003dea:	4b98      	ldr	r3, [pc, #608]	@ (800404c <HAL_RCC_OscConfig+0xc6c>)
 8003dec:	6a1b      	ldr	r3, [r3, #32]
 8003dee:	e013      	b.n	8003e18 <HAL_RCC_OscConfig+0xa38>
 8003df0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003df4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003df8:	2202      	movs	r2, #2
 8003dfa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e00:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	fa93 f2a3 	rbit	r2, r3
 8003e0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e0e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003e12:	601a      	str	r2, [r3, #0]
 8003e14:	4b8d      	ldr	r3, [pc, #564]	@ (800404c <HAL_RCC_OscConfig+0xc6c>)
 8003e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e18:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003e1c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003e20:	2102      	movs	r1, #2
 8003e22:	6011      	str	r1, [r2, #0]
 8003e24:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003e28:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003e2c:	6812      	ldr	r2, [r2, #0]
 8003e2e:	fa92 f1a2 	rbit	r1, r2
 8003e32:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003e36:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003e3a:	6011      	str	r1, [r2, #0]
  return result;
 8003e3c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003e40:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003e44:	6812      	ldr	r2, [r2, #0]
 8003e46:	fab2 f282 	clz	r2, r2
 8003e4a:	b2d2      	uxtb	r2, r2
 8003e4c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003e50:	b2d2      	uxtb	r2, r2
 8003e52:	f002 021f 	and.w	r2, r2, #31
 8003e56:	2101      	movs	r1, #1
 8003e58:	fa01 f202 	lsl.w	r2, r1, r2
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	f43f af7f 	beq.w	8003d62 <HAL_RCC_OscConfig+0x982>
 8003e64:	e07d      	b.n	8003f62 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e66:	f7fd ffab 	bl	8001dc0 <HAL_GetTick>
 8003e6a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e6e:	e00b      	b.n	8003e88 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e70:	f7fd ffa6 	bl	8001dc0 <HAL_GetTick>
 8003e74:	4602      	mov	r2, r0
 8003e76:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003e7a:	1ad3      	subs	r3, r2, r3
 8003e7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d901      	bls.n	8003e88 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	e2b2      	b.n	80043ee <HAL_RCC_OscConfig+0x100e>
 8003e88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e8c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003e90:	2202      	movs	r2, #2
 8003e92:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e98:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	fa93 f2a3 	rbit	r2, r3
 8003ea2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ea6:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003eaa:	601a      	str	r2, [r3, #0]
 8003eac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003eb0:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003eb4:	2202      	movs	r2, #2
 8003eb6:	601a      	str	r2, [r3, #0]
 8003eb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ebc:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	fa93 f2a3 	rbit	r2, r3
 8003ec6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003eca:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003ece:	601a      	str	r2, [r3, #0]
  return result;
 8003ed0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ed4:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003ed8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003eda:	fab3 f383 	clz	r3, r3
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d102      	bne.n	8003ef0 <HAL_RCC_OscConfig+0xb10>
 8003eea:	4b58      	ldr	r3, [pc, #352]	@ (800404c <HAL_RCC_OscConfig+0xc6c>)
 8003eec:	6a1b      	ldr	r3, [r3, #32]
 8003eee:	e013      	b.n	8003f18 <HAL_RCC_OscConfig+0xb38>
 8003ef0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ef4:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003ef8:	2202      	movs	r2, #2
 8003efa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003efc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f00:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	fa93 f2a3 	rbit	r2, r3
 8003f0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f0e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003f12:	601a      	str	r2, [r3, #0]
 8003f14:	4b4d      	ldr	r3, [pc, #308]	@ (800404c <HAL_RCC_OscConfig+0xc6c>)
 8003f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f18:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003f1c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003f20:	2102      	movs	r1, #2
 8003f22:	6011      	str	r1, [r2, #0]
 8003f24:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003f28:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003f2c:	6812      	ldr	r2, [r2, #0]
 8003f2e:	fa92 f1a2 	rbit	r1, r2
 8003f32:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003f36:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003f3a:	6011      	str	r1, [r2, #0]
  return result;
 8003f3c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003f40:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003f44:	6812      	ldr	r2, [r2, #0]
 8003f46:	fab2 f282 	clz	r2, r2
 8003f4a:	b2d2      	uxtb	r2, r2
 8003f4c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f50:	b2d2      	uxtb	r2, r2
 8003f52:	f002 021f 	and.w	r2, r2, #31
 8003f56:	2101      	movs	r1, #1
 8003f58:	fa01 f202 	lsl.w	r2, r1, r2
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d186      	bne.n	8003e70 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003f62:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d105      	bne.n	8003f76 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f6a:	4b38      	ldr	r3, [pc, #224]	@ (800404c <HAL_RCC_OscConfig+0xc6c>)
 8003f6c:	69db      	ldr	r3, [r3, #28]
 8003f6e:	4a37      	ldr	r2, [pc, #220]	@ (800404c <HAL_RCC_OscConfig+0xc6c>)
 8003f70:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f74:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f7a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	69db      	ldr	r3, [r3, #28]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	f000 8232 	beq.w	80043ec <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f88:	4b30      	ldr	r3, [pc, #192]	@ (800404c <HAL_RCC_OscConfig+0xc6c>)
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	f003 030c 	and.w	r3, r3, #12
 8003f90:	2b08      	cmp	r3, #8
 8003f92:	f000 8201 	beq.w	8004398 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f9a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	69db      	ldr	r3, [r3, #28]
 8003fa2:	2b02      	cmp	r3, #2
 8003fa4:	f040 8157 	bne.w	8004256 <HAL_RCC_OscConfig+0xe76>
 8003fa8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fac:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003fb0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003fb4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fba:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	fa93 f2a3 	rbit	r2, r3
 8003fc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fc8:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003fcc:	601a      	str	r2, [r3, #0]
  return result;
 8003fce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fd2:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003fd6:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fd8:	fab3 f383 	clz	r3, r3
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003fe2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003fe6:	009b      	lsls	r3, r3, #2
 8003fe8:	461a      	mov	r2, r3
 8003fea:	2300      	movs	r3, #0
 8003fec:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fee:	f7fd fee7 	bl	8001dc0 <HAL_GetTick>
 8003ff2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ff6:	e009      	b.n	800400c <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ff8:	f7fd fee2 	bl	8001dc0 <HAL_GetTick>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004002:	1ad3      	subs	r3, r2, r3
 8004004:	2b02      	cmp	r3, #2
 8004006:	d901      	bls.n	800400c <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8004008:	2303      	movs	r3, #3
 800400a:	e1f0      	b.n	80043ee <HAL_RCC_OscConfig+0x100e>
 800400c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004010:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8004014:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004018:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800401a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800401e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	fa93 f2a3 	rbit	r2, r3
 8004028:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800402c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8004030:	601a      	str	r2, [r3, #0]
  return result;
 8004032:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004036:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800403a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800403c:	fab3 f383 	clz	r3, r3
 8004040:	b2db      	uxtb	r3, r3
 8004042:	2b3f      	cmp	r3, #63	@ 0x3f
 8004044:	d804      	bhi.n	8004050 <HAL_RCC_OscConfig+0xc70>
 8004046:	4b01      	ldr	r3, [pc, #4]	@ (800404c <HAL_RCC_OscConfig+0xc6c>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	e029      	b.n	80040a0 <HAL_RCC_OscConfig+0xcc0>
 800404c:	40021000 	.word	0x40021000
 8004050:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004054:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8004058:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800405c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800405e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004062:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	fa93 f2a3 	rbit	r2, r3
 800406c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004070:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8004074:	601a      	str	r2, [r3, #0]
 8004076:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800407a:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800407e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004082:	601a      	str	r2, [r3, #0]
 8004084:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004088:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	fa93 f2a3 	rbit	r2, r3
 8004092:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004096:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800409a:	601a      	str	r2, [r3, #0]
 800409c:	4bc3      	ldr	r3, [pc, #780]	@ (80043ac <HAL_RCC_OscConfig+0xfcc>)
 800409e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040a4:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80040a8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80040ac:	6011      	str	r1, [r2, #0]
 80040ae:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040b2:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80040b6:	6812      	ldr	r2, [r2, #0]
 80040b8:	fa92 f1a2 	rbit	r1, r2
 80040bc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040c0:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80040c4:	6011      	str	r1, [r2, #0]
  return result;
 80040c6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040ca:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80040ce:	6812      	ldr	r2, [r2, #0]
 80040d0:	fab2 f282 	clz	r2, r2
 80040d4:	b2d2      	uxtb	r2, r2
 80040d6:	f042 0220 	orr.w	r2, r2, #32
 80040da:	b2d2      	uxtb	r2, r2
 80040dc:	f002 021f 	and.w	r2, r2, #31
 80040e0:	2101      	movs	r1, #1
 80040e2:	fa01 f202 	lsl.w	r2, r1, r2
 80040e6:	4013      	ands	r3, r2
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d185      	bne.n	8003ff8 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040ec:	4baf      	ldr	r3, [pc, #700]	@ (80043ac <HAL_RCC_OscConfig+0xfcc>)
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80040f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040f8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004100:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004104:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	6a1b      	ldr	r3, [r3, #32]
 800410c:	430b      	orrs	r3, r1
 800410e:	49a7      	ldr	r1, [pc, #668]	@ (80043ac <HAL_RCC_OscConfig+0xfcc>)
 8004110:	4313      	orrs	r3, r2
 8004112:	604b      	str	r3, [r1, #4]
 8004114:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004118:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800411c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004120:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004122:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004126:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	fa93 f2a3 	rbit	r2, r3
 8004130:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004134:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004138:	601a      	str	r2, [r3, #0]
  return result;
 800413a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800413e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004142:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004144:	fab3 f383 	clz	r3, r3
 8004148:	b2db      	uxtb	r3, r3
 800414a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800414e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	461a      	mov	r2, r3
 8004156:	2301      	movs	r3, #1
 8004158:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800415a:	f7fd fe31 	bl	8001dc0 <HAL_GetTick>
 800415e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004162:	e009      	b.n	8004178 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004164:	f7fd fe2c 	bl	8001dc0 <HAL_GetTick>
 8004168:	4602      	mov	r2, r0
 800416a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800416e:	1ad3      	subs	r3, r2, r3
 8004170:	2b02      	cmp	r3, #2
 8004172:	d901      	bls.n	8004178 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8004174:	2303      	movs	r3, #3
 8004176:	e13a      	b.n	80043ee <HAL_RCC_OscConfig+0x100e>
 8004178:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800417c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004180:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004184:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004186:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800418a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	fa93 f2a3 	rbit	r2, r3
 8004194:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004198:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800419c:	601a      	str	r2, [r3, #0]
  return result;
 800419e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041a2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80041a6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041a8:	fab3 f383 	clz	r3, r3
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	2b3f      	cmp	r3, #63	@ 0x3f
 80041b0:	d802      	bhi.n	80041b8 <HAL_RCC_OscConfig+0xdd8>
 80041b2:	4b7e      	ldr	r3, [pc, #504]	@ (80043ac <HAL_RCC_OscConfig+0xfcc>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	e027      	b.n	8004208 <HAL_RCC_OscConfig+0xe28>
 80041b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041bc:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80041c0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80041c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041ca:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	fa93 f2a3 	rbit	r2, r3
 80041d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041d8:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80041dc:	601a      	str	r2, [r3, #0]
 80041de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041e2:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80041e6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80041ea:	601a      	str	r2, [r3, #0]
 80041ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041f0:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	fa93 f2a3 	rbit	r2, r3
 80041fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041fe:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8004202:	601a      	str	r2, [r3, #0]
 8004204:	4b69      	ldr	r3, [pc, #420]	@ (80043ac <HAL_RCC_OscConfig+0xfcc>)
 8004206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004208:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800420c:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8004210:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004214:	6011      	str	r1, [r2, #0]
 8004216:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800421a:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800421e:	6812      	ldr	r2, [r2, #0]
 8004220:	fa92 f1a2 	rbit	r1, r2
 8004224:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004228:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800422c:	6011      	str	r1, [r2, #0]
  return result;
 800422e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004232:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8004236:	6812      	ldr	r2, [r2, #0]
 8004238:	fab2 f282 	clz	r2, r2
 800423c:	b2d2      	uxtb	r2, r2
 800423e:	f042 0220 	orr.w	r2, r2, #32
 8004242:	b2d2      	uxtb	r2, r2
 8004244:	f002 021f 	and.w	r2, r2, #31
 8004248:	2101      	movs	r1, #1
 800424a:	fa01 f202 	lsl.w	r2, r1, r2
 800424e:	4013      	ands	r3, r2
 8004250:	2b00      	cmp	r3, #0
 8004252:	d087      	beq.n	8004164 <HAL_RCC_OscConfig+0xd84>
 8004254:	e0ca      	b.n	80043ec <HAL_RCC_OscConfig+0x100c>
 8004256:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800425a:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800425e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004262:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004264:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004268:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	fa93 f2a3 	rbit	r2, r3
 8004272:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004276:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800427a:	601a      	str	r2, [r3, #0]
  return result;
 800427c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004280:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004284:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004286:	fab3 f383 	clz	r3, r3
 800428a:	b2db      	uxtb	r3, r3
 800428c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004290:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004294:	009b      	lsls	r3, r3, #2
 8004296:	461a      	mov	r2, r3
 8004298:	2300      	movs	r3, #0
 800429a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800429c:	f7fd fd90 	bl	8001dc0 <HAL_GetTick>
 80042a0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042a4:	e009      	b.n	80042ba <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042a6:	f7fd fd8b 	bl	8001dc0 <HAL_GetTick>
 80042aa:	4602      	mov	r2, r0
 80042ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	2b02      	cmp	r3, #2
 80042b4:	d901      	bls.n	80042ba <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 80042b6:	2303      	movs	r3, #3
 80042b8:	e099      	b.n	80043ee <HAL_RCC_OscConfig+0x100e>
 80042ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042be:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80042c2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80042c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042cc:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	fa93 f2a3 	rbit	r2, r3
 80042d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042da:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80042de:	601a      	str	r2, [r3, #0]
  return result;
 80042e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042e4:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80042e8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042ea:	fab3 f383 	clz	r3, r3
 80042ee:	b2db      	uxtb	r3, r3
 80042f0:	2b3f      	cmp	r3, #63	@ 0x3f
 80042f2:	d802      	bhi.n	80042fa <HAL_RCC_OscConfig+0xf1a>
 80042f4:	4b2d      	ldr	r3, [pc, #180]	@ (80043ac <HAL_RCC_OscConfig+0xfcc>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	e027      	b.n	800434a <HAL_RCC_OscConfig+0xf6a>
 80042fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042fe:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004302:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004306:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004308:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800430c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	fa93 f2a3 	rbit	r2, r3
 8004316:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800431a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800431e:	601a      	str	r2, [r3, #0]
 8004320:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004324:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8004328:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800432c:	601a      	str	r2, [r3, #0]
 800432e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004332:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	fa93 f2a3 	rbit	r2, r3
 800433c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004340:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8004344:	601a      	str	r2, [r3, #0]
 8004346:	4b19      	ldr	r3, [pc, #100]	@ (80043ac <HAL_RCC_OscConfig+0xfcc>)
 8004348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800434a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800434e:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8004352:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004356:	6011      	str	r1, [r2, #0]
 8004358:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800435c:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8004360:	6812      	ldr	r2, [r2, #0]
 8004362:	fa92 f1a2 	rbit	r1, r2
 8004366:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800436a:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800436e:	6011      	str	r1, [r2, #0]
  return result;
 8004370:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004374:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004378:	6812      	ldr	r2, [r2, #0]
 800437a:	fab2 f282 	clz	r2, r2
 800437e:	b2d2      	uxtb	r2, r2
 8004380:	f042 0220 	orr.w	r2, r2, #32
 8004384:	b2d2      	uxtb	r2, r2
 8004386:	f002 021f 	and.w	r2, r2, #31
 800438a:	2101      	movs	r1, #1
 800438c:	fa01 f202 	lsl.w	r2, r1, r2
 8004390:	4013      	ands	r3, r2
 8004392:	2b00      	cmp	r3, #0
 8004394:	d187      	bne.n	80042a6 <HAL_RCC_OscConfig+0xec6>
 8004396:	e029      	b.n	80043ec <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004398:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800439c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	69db      	ldr	r3, [r3, #28]
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d103      	bne.n	80043b0 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e020      	b.n	80043ee <HAL_RCC_OscConfig+0x100e>
 80043ac:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80043b0:	4b11      	ldr	r3, [pc, #68]	@ (80043f8 <HAL_RCC_OscConfig+0x1018>)
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80043b8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80043bc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80043c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043c4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	6a1b      	ldr	r3, [r3, #32]
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d10b      	bne.n	80043e8 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80043d0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80043d4:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80043d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043dc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d001      	beq.n	80043ec <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	e000      	b.n	80043ee <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 80043ec:	2300      	movs	r3, #0
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	40021000 	.word	0x40021000

080043fc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b09e      	sub	sp, #120	@ 0x78
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004406:	2300      	movs	r3, #0
 8004408:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d101      	bne.n	8004414 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	e154      	b.n	80046be <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004414:	4b89      	ldr	r3, [pc, #548]	@ (800463c <HAL_RCC_ClockConfig+0x240>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0307 	and.w	r3, r3, #7
 800441c:	683a      	ldr	r2, [r7, #0]
 800441e:	429a      	cmp	r2, r3
 8004420:	d910      	bls.n	8004444 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004422:	4b86      	ldr	r3, [pc, #536]	@ (800463c <HAL_RCC_ClockConfig+0x240>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f023 0207 	bic.w	r2, r3, #7
 800442a:	4984      	ldr	r1, [pc, #528]	@ (800463c <HAL_RCC_ClockConfig+0x240>)
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	4313      	orrs	r3, r2
 8004430:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004432:	4b82      	ldr	r3, [pc, #520]	@ (800463c <HAL_RCC_ClockConfig+0x240>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0307 	and.w	r3, r3, #7
 800443a:	683a      	ldr	r2, [r7, #0]
 800443c:	429a      	cmp	r2, r3
 800443e:	d001      	beq.n	8004444 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e13c      	b.n	80046be <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 0302 	and.w	r3, r3, #2
 800444c:	2b00      	cmp	r3, #0
 800444e:	d008      	beq.n	8004462 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004450:	4b7b      	ldr	r3, [pc, #492]	@ (8004640 <HAL_RCC_ClockConfig+0x244>)
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	4978      	ldr	r1, [pc, #480]	@ (8004640 <HAL_RCC_ClockConfig+0x244>)
 800445e:	4313      	orrs	r3, r2
 8004460:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 0301 	and.w	r3, r3, #1
 800446a:	2b00      	cmp	r3, #0
 800446c:	f000 80cd 	beq.w	800460a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	2b01      	cmp	r3, #1
 8004476:	d137      	bne.n	80044e8 <HAL_RCC_ClockConfig+0xec>
 8004478:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800447c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800447e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004480:	fa93 f3a3 	rbit	r3, r3
 8004484:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004486:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004488:	fab3 f383 	clz	r3, r3
 800448c:	b2db      	uxtb	r3, r3
 800448e:	2b3f      	cmp	r3, #63	@ 0x3f
 8004490:	d802      	bhi.n	8004498 <HAL_RCC_ClockConfig+0x9c>
 8004492:	4b6b      	ldr	r3, [pc, #428]	@ (8004640 <HAL_RCC_ClockConfig+0x244>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	e00f      	b.n	80044b8 <HAL_RCC_ClockConfig+0xbc>
 8004498:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800449c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800449e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80044a0:	fa93 f3a3 	rbit	r3, r3
 80044a4:	667b      	str	r3, [r7, #100]	@ 0x64
 80044a6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80044aa:	663b      	str	r3, [r7, #96]	@ 0x60
 80044ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80044ae:	fa93 f3a3 	rbit	r3, r3
 80044b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80044b4:	4b62      	ldr	r3, [pc, #392]	@ (8004640 <HAL_RCC_ClockConfig+0x244>)
 80044b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80044bc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80044be:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80044c0:	fa92 f2a2 	rbit	r2, r2
 80044c4:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80044c6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80044c8:	fab2 f282 	clz	r2, r2
 80044cc:	b2d2      	uxtb	r2, r2
 80044ce:	f042 0220 	orr.w	r2, r2, #32
 80044d2:	b2d2      	uxtb	r2, r2
 80044d4:	f002 021f 	and.w	r2, r2, #31
 80044d8:	2101      	movs	r1, #1
 80044da:	fa01 f202 	lsl.w	r2, r1, r2
 80044de:	4013      	ands	r3, r2
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d171      	bne.n	80045c8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e0ea      	b.n	80046be <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	2b02      	cmp	r3, #2
 80044ee:	d137      	bne.n	8004560 <HAL_RCC_ClockConfig+0x164>
 80044f0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80044f4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80044f8:	fa93 f3a3 	rbit	r3, r3
 80044fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80044fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004500:	fab3 f383 	clz	r3, r3
 8004504:	b2db      	uxtb	r3, r3
 8004506:	2b3f      	cmp	r3, #63	@ 0x3f
 8004508:	d802      	bhi.n	8004510 <HAL_RCC_ClockConfig+0x114>
 800450a:	4b4d      	ldr	r3, [pc, #308]	@ (8004640 <HAL_RCC_ClockConfig+0x244>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	e00f      	b.n	8004530 <HAL_RCC_ClockConfig+0x134>
 8004510:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004514:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004516:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004518:	fa93 f3a3 	rbit	r3, r3
 800451c:	647b      	str	r3, [r7, #68]	@ 0x44
 800451e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004522:	643b      	str	r3, [r7, #64]	@ 0x40
 8004524:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004526:	fa93 f3a3 	rbit	r3, r3
 800452a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800452c:	4b44      	ldr	r3, [pc, #272]	@ (8004640 <HAL_RCC_ClockConfig+0x244>)
 800452e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004530:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004534:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004536:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004538:	fa92 f2a2 	rbit	r2, r2
 800453c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800453e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004540:	fab2 f282 	clz	r2, r2
 8004544:	b2d2      	uxtb	r2, r2
 8004546:	f042 0220 	orr.w	r2, r2, #32
 800454a:	b2d2      	uxtb	r2, r2
 800454c:	f002 021f 	and.w	r2, r2, #31
 8004550:	2101      	movs	r1, #1
 8004552:	fa01 f202 	lsl.w	r2, r1, r2
 8004556:	4013      	ands	r3, r2
 8004558:	2b00      	cmp	r3, #0
 800455a:	d135      	bne.n	80045c8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e0ae      	b.n	80046be <HAL_RCC_ClockConfig+0x2c2>
 8004560:	2302      	movs	r3, #2
 8004562:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004564:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004566:	fa93 f3a3 	rbit	r3, r3
 800456a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800456c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800456e:	fab3 f383 	clz	r3, r3
 8004572:	b2db      	uxtb	r3, r3
 8004574:	2b3f      	cmp	r3, #63	@ 0x3f
 8004576:	d802      	bhi.n	800457e <HAL_RCC_ClockConfig+0x182>
 8004578:	4b31      	ldr	r3, [pc, #196]	@ (8004640 <HAL_RCC_ClockConfig+0x244>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	e00d      	b.n	800459a <HAL_RCC_ClockConfig+0x19e>
 800457e:	2302      	movs	r3, #2
 8004580:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004584:	fa93 f3a3 	rbit	r3, r3
 8004588:	627b      	str	r3, [r7, #36]	@ 0x24
 800458a:	2302      	movs	r3, #2
 800458c:	623b      	str	r3, [r7, #32]
 800458e:	6a3b      	ldr	r3, [r7, #32]
 8004590:	fa93 f3a3 	rbit	r3, r3
 8004594:	61fb      	str	r3, [r7, #28]
 8004596:	4b2a      	ldr	r3, [pc, #168]	@ (8004640 <HAL_RCC_ClockConfig+0x244>)
 8004598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459a:	2202      	movs	r2, #2
 800459c:	61ba      	str	r2, [r7, #24]
 800459e:	69ba      	ldr	r2, [r7, #24]
 80045a0:	fa92 f2a2 	rbit	r2, r2
 80045a4:	617a      	str	r2, [r7, #20]
  return result;
 80045a6:	697a      	ldr	r2, [r7, #20]
 80045a8:	fab2 f282 	clz	r2, r2
 80045ac:	b2d2      	uxtb	r2, r2
 80045ae:	f042 0220 	orr.w	r2, r2, #32
 80045b2:	b2d2      	uxtb	r2, r2
 80045b4:	f002 021f 	and.w	r2, r2, #31
 80045b8:	2101      	movs	r1, #1
 80045ba:	fa01 f202 	lsl.w	r2, r1, r2
 80045be:	4013      	ands	r3, r2
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d101      	bne.n	80045c8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e07a      	b.n	80046be <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045c8:	4b1d      	ldr	r3, [pc, #116]	@ (8004640 <HAL_RCC_ClockConfig+0x244>)
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	f023 0203 	bic.w	r2, r3, #3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	491a      	ldr	r1, [pc, #104]	@ (8004640 <HAL_RCC_ClockConfig+0x244>)
 80045d6:	4313      	orrs	r3, r2
 80045d8:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045da:	f7fd fbf1 	bl	8001dc0 <HAL_GetTick>
 80045de:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045e0:	e00a      	b.n	80045f8 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045e2:	f7fd fbed 	bl	8001dc0 <HAL_GetTick>
 80045e6:	4602      	mov	r2, r0
 80045e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80045ea:	1ad3      	subs	r3, r2, r3
 80045ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d901      	bls.n	80045f8 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80045f4:	2303      	movs	r3, #3
 80045f6:	e062      	b.n	80046be <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045f8:	4b11      	ldr	r3, [pc, #68]	@ (8004640 <HAL_RCC_ClockConfig+0x244>)
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	f003 020c 	and.w	r2, r3, #12
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	429a      	cmp	r2, r3
 8004608:	d1eb      	bne.n	80045e2 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800460a:	4b0c      	ldr	r3, [pc, #48]	@ (800463c <HAL_RCC_ClockConfig+0x240>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0307 	and.w	r3, r3, #7
 8004612:	683a      	ldr	r2, [r7, #0]
 8004614:	429a      	cmp	r2, r3
 8004616:	d215      	bcs.n	8004644 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004618:	4b08      	ldr	r3, [pc, #32]	@ (800463c <HAL_RCC_ClockConfig+0x240>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f023 0207 	bic.w	r2, r3, #7
 8004620:	4906      	ldr	r1, [pc, #24]	@ (800463c <HAL_RCC_ClockConfig+0x240>)
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	4313      	orrs	r3, r2
 8004626:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004628:	4b04      	ldr	r3, [pc, #16]	@ (800463c <HAL_RCC_ClockConfig+0x240>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f003 0307 	and.w	r3, r3, #7
 8004630:	683a      	ldr	r2, [r7, #0]
 8004632:	429a      	cmp	r2, r3
 8004634:	d006      	beq.n	8004644 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e041      	b.n	80046be <HAL_RCC_ClockConfig+0x2c2>
 800463a:	bf00      	nop
 800463c:	40022000 	.word	0x40022000
 8004640:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f003 0304 	and.w	r3, r3, #4
 800464c:	2b00      	cmp	r3, #0
 800464e:	d008      	beq.n	8004662 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004650:	4b1d      	ldr	r3, [pc, #116]	@ (80046c8 <HAL_RCC_ClockConfig+0x2cc>)
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	68db      	ldr	r3, [r3, #12]
 800465c:	491a      	ldr	r1, [pc, #104]	@ (80046c8 <HAL_RCC_ClockConfig+0x2cc>)
 800465e:	4313      	orrs	r3, r2
 8004660:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f003 0308 	and.w	r3, r3, #8
 800466a:	2b00      	cmp	r3, #0
 800466c:	d009      	beq.n	8004682 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800466e:	4b16      	ldr	r3, [pc, #88]	@ (80046c8 <HAL_RCC_ClockConfig+0x2cc>)
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	691b      	ldr	r3, [r3, #16]
 800467a:	00db      	lsls	r3, r3, #3
 800467c:	4912      	ldr	r1, [pc, #72]	@ (80046c8 <HAL_RCC_ClockConfig+0x2cc>)
 800467e:	4313      	orrs	r3, r2
 8004680:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004682:	f000 f829 	bl	80046d8 <HAL_RCC_GetSysClockFreq>
 8004686:	4601      	mov	r1, r0
 8004688:	4b0f      	ldr	r3, [pc, #60]	@ (80046c8 <HAL_RCC_ClockConfig+0x2cc>)
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004690:	22f0      	movs	r2, #240	@ 0xf0
 8004692:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004694:	693a      	ldr	r2, [r7, #16]
 8004696:	fa92 f2a2 	rbit	r2, r2
 800469a:	60fa      	str	r2, [r7, #12]
  return result;
 800469c:	68fa      	ldr	r2, [r7, #12]
 800469e:	fab2 f282 	clz	r2, r2
 80046a2:	b2d2      	uxtb	r2, r2
 80046a4:	40d3      	lsrs	r3, r2
 80046a6:	4a09      	ldr	r2, [pc, #36]	@ (80046cc <HAL_RCC_ClockConfig+0x2d0>)
 80046a8:	5cd3      	ldrb	r3, [r2, r3]
 80046aa:	fa21 f303 	lsr.w	r3, r1, r3
 80046ae:	4a08      	ldr	r2, [pc, #32]	@ (80046d0 <HAL_RCC_ClockConfig+0x2d4>)
 80046b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80046b2:	4b08      	ldr	r3, [pc, #32]	@ (80046d4 <HAL_RCC_ClockConfig+0x2d8>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4618      	mov	r0, r3
 80046b8:	f7fd fb3e 	bl	8001d38 <HAL_InitTick>
  
  return HAL_OK;
 80046bc:	2300      	movs	r3, #0
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3778      	adds	r7, #120	@ 0x78
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
 80046c6:	bf00      	nop
 80046c8:	40021000 	.word	0x40021000
 80046cc:	08006a10 	.word	0x08006a10
 80046d0:	200004a4 	.word	0x200004a4
 80046d4:	200004a8 	.word	0x200004a8

080046d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046d8:	b480      	push	{r7}
 80046da:	b087      	sub	sp, #28
 80046dc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80046de:	2300      	movs	r3, #0
 80046e0:	60fb      	str	r3, [r7, #12]
 80046e2:	2300      	movs	r3, #0
 80046e4:	60bb      	str	r3, [r7, #8]
 80046e6:	2300      	movs	r3, #0
 80046e8:	617b      	str	r3, [r7, #20]
 80046ea:	2300      	movs	r3, #0
 80046ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80046ee:	2300      	movs	r3, #0
 80046f0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80046f2:	4b1e      	ldr	r3, [pc, #120]	@ (800476c <HAL_RCC_GetSysClockFreq+0x94>)
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f003 030c 	and.w	r3, r3, #12
 80046fe:	2b04      	cmp	r3, #4
 8004700:	d002      	beq.n	8004708 <HAL_RCC_GetSysClockFreq+0x30>
 8004702:	2b08      	cmp	r3, #8
 8004704:	d003      	beq.n	800470e <HAL_RCC_GetSysClockFreq+0x36>
 8004706:	e026      	b.n	8004756 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004708:	4b19      	ldr	r3, [pc, #100]	@ (8004770 <HAL_RCC_GetSysClockFreq+0x98>)
 800470a:	613b      	str	r3, [r7, #16]
      break;
 800470c:	e026      	b.n	800475c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	0c9b      	lsrs	r3, r3, #18
 8004712:	f003 030f 	and.w	r3, r3, #15
 8004716:	4a17      	ldr	r2, [pc, #92]	@ (8004774 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004718:	5cd3      	ldrb	r3, [r2, r3]
 800471a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 800471c:	4b13      	ldr	r3, [pc, #76]	@ (800476c <HAL_RCC_GetSysClockFreq+0x94>)
 800471e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004720:	f003 030f 	and.w	r3, r3, #15
 8004724:	4a14      	ldr	r2, [pc, #80]	@ (8004778 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004726:	5cd3      	ldrb	r3, [r2, r3]
 8004728:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004730:	2b00      	cmp	r3, #0
 8004732:	d008      	beq.n	8004746 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004734:	4a0e      	ldr	r2, [pc, #56]	@ (8004770 <HAL_RCC_GetSysClockFreq+0x98>)
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	fbb2 f2f3 	udiv	r2, r2, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	fb02 f303 	mul.w	r3, r2, r3
 8004742:	617b      	str	r3, [r7, #20]
 8004744:	e004      	b.n	8004750 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a0c      	ldr	r2, [pc, #48]	@ (800477c <HAL_RCC_GetSysClockFreq+0xa4>)
 800474a:	fb02 f303 	mul.w	r3, r2, r3
 800474e:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	613b      	str	r3, [r7, #16]
      break;
 8004754:	e002      	b.n	800475c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004756:	4b06      	ldr	r3, [pc, #24]	@ (8004770 <HAL_RCC_GetSysClockFreq+0x98>)
 8004758:	613b      	str	r3, [r7, #16]
      break;
 800475a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800475c:	693b      	ldr	r3, [r7, #16]
}
 800475e:	4618      	mov	r0, r3
 8004760:	371c      	adds	r7, #28
 8004762:	46bd      	mov	sp, r7
 8004764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004768:	4770      	bx	lr
 800476a:	bf00      	nop
 800476c:	40021000 	.word	0x40021000
 8004770:	007a1200 	.word	0x007a1200
 8004774:	08006a28 	.word	0x08006a28
 8004778:	08006a38 	.word	0x08006a38
 800477c:	003d0900 	.word	0x003d0900

08004780 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004780:	b480      	push	{r7}
 8004782:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004784:	4b03      	ldr	r3, [pc, #12]	@ (8004794 <HAL_RCC_GetHCLKFreq+0x14>)
 8004786:	681b      	ldr	r3, [r3, #0]
}
 8004788:	4618      	mov	r0, r3
 800478a:	46bd      	mov	sp, r7
 800478c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004790:	4770      	bx	lr
 8004792:	bf00      	nop
 8004794:	200004a4 	.word	0x200004a4

08004798 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b082      	sub	sp, #8
 800479c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800479e:	f7ff ffef 	bl	8004780 <HAL_RCC_GetHCLKFreq>
 80047a2:	4601      	mov	r1, r0
 80047a4:	4b0b      	ldr	r3, [pc, #44]	@ (80047d4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80047ac:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80047b0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	fa92 f2a2 	rbit	r2, r2
 80047b8:	603a      	str	r2, [r7, #0]
  return result;
 80047ba:	683a      	ldr	r2, [r7, #0]
 80047bc:	fab2 f282 	clz	r2, r2
 80047c0:	b2d2      	uxtb	r2, r2
 80047c2:	40d3      	lsrs	r3, r2
 80047c4:	4a04      	ldr	r2, [pc, #16]	@ (80047d8 <HAL_RCC_GetPCLK1Freq+0x40>)
 80047c6:	5cd3      	ldrb	r3, [r2, r3]
 80047c8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80047cc:	4618      	mov	r0, r3
 80047ce:	3708      	adds	r7, #8
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}
 80047d4:	40021000 	.word	0x40021000
 80047d8:	08006a20 	.word	0x08006a20

080047dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b082      	sub	sp, #8
 80047e0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80047e2:	f7ff ffcd 	bl	8004780 <HAL_RCC_GetHCLKFreq>
 80047e6:	4601      	mov	r1, r0
 80047e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004818 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80047f0:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80047f4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	fa92 f2a2 	rbit	r2, r2
 80047fc:	603a      	str	r2, [r7, #0]
  return result;
 80047fe:	683a      	ldr	r2, [r7, #0]
 8004800:	fab2 f282 	clz	r2, r2
 8004804:	b2d2      	uxtb	r2, r2
 8004806:	40d3      	lsrs	r3, r2
 8004808:	4a04      	ldr	r2, [pc, #16]	@ (800481c <HAL_RCC_GetPCLK2Freq+0x40>)
 800480a:	5cd3      	ldrb	r3, [r2, r3]
 800480c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004810:	4618      	mov	r0, r3
 8004812:	3708      	adds	r7, #8
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}
 8004818:	40021000 	.word	0x40021000
 800481c:	08006a20 	.word	0x08006a20

08004820 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b092      	sub	sp, #72	@ 0x48
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004828:	2300      	movs	r3, #0
 800482a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 800482c:	2300      	movs	r3, #0
 800482e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004830:	2300      	movs	r3, #0
 8004832:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800483e:	2b00      	cmp	r3, #0
 8004840:	f000 80d2 	beq.w	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004844:	4b4d      	ldr	r3, [pc, #308]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004846:	69db      	ldr	r3, [r3, #28]
 8004848:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800484c:	2b00      	cmp	r3, #0
 800484e:	d10e      	bne.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004850:	4b4a      	ldr	r3, [pc, #296]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004852:	69db      	ldr	r3, [r3, #28]
 8004854:	4a49      	ldr	r2, [pc, #292]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004856:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800485a:	61d3      	str	r3, [r2, #28]
 800485c:	4b47      	ldr	r3, [pc, #284]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800485e:	69db      	ldr	r3, [r3, #28]
 8004860:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004864:	60bb      	str	r3, [r7, #8]
 8004866:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004868:	2301      	movs	r3, #1
 800486a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800486e:	4b44      	ldr	r3, [pc, #272]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004876:	2b00      	cmp	r3, #0
 8004878:	d118      	bne.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800487a:	4b41      	ldr	r3, [pc, #260]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a40      	ldr	r2, [pc, #256]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004880:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004884:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004886:	f7fd fa9b 	bl	8001dc0 <HAL_GetTick>
 800488a:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800488c:	e008      	b.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800488e:	f7fd fa97 	bl	8001dc0 <HAL_GetTick>
 8004892:	4602      	mov	r2, r0
 8004894:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004896:	1ad3      	subs	r3, r2, r3
 8004898:	2b64      	cmp	r3, #100	@ 0x64
 800489a:	d901      	bls.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800489c:	2303      	movs	r3, #3
 800489e:	e13a      	b.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048a0:	4b37      	ldr	r3, [pc, #220]	@ (8004980 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d0f0      	beq.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80048ac:	4b33      	ldr	r3, [pc, #204]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80048ae:	6a1b      	ldr	r3, [r3, #32]
 80048b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80048b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	f000 8082 	beq.w	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048c6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80048c8:	429a      	cmp	r2, r3
 80048ca:	d07a      	beq.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80048cc:	4b2b      	ldr	r3, [pc, #172]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80048ce:	6a1b      	ldr	r3, [r3, #32]
 80048d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80048d6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80048da:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048de:	fa93 f3a3 	rbit	r3, r3
 80048e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80048e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80048e6:	fab3 f383 	clz	r3, r3
 80048ea:	b2db      	uxtb	r3, r3
 80048ec:	461a      	mov	r2, r3
 80048ee:	4b25      	ldr	r3, [pc, #148]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048f0:	4413      	add	r3, r2
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	461a      	mov	r2, r3
 80048f6:	2301      	movs	r3, #1
 80048f8:	6013      	str	r3, [r2, #0]
 80048fa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80048fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004902:	fa93 f3a3 	rbit	r3, r3
 8004906:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800490a:	fab3 f383 	clz	r3, r3
 800490e:	b2db      	uxtb	r3, r3
 8004910:	461a      	mov	r2, r3
 8004912:	4b1c      	ldr	r3, [pc, #112]	@ (8004984 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004914:	4413      	add	r3, r2
 8004916:	009b      	lsls	r3, r3, #2
 8004918:	461a      	mov	r2, r3
 800491a:	2300      	movs	r3, #0
 800491c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800491e:	4a17      	ldr	r2, [pc, #92]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004920:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004922:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004924:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004926:	f003 0301 	and.w	r3, r3, #1
 800492a:	2b00      	cmp	r3, #0
 800492c:	d049      	beq.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800492e:	f7fd fa47 	bl	8001dc0 <HAL_GetTick>
 8004932:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004934:	e00a      	b.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004936:	f7fd fa43 	bl	8001dc0 <HAL_GetTick>
 800493a:	4602      	mov	r2, r0
 800493c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800493e:	1ad3      	subs	r3, r2, r3
 8004940:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004944:	4293      	cmp	r3, r2
 8004946:	d901      	bls.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004948:	2303      	movs	r3, #3
 800494a:	e0e4      	b.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
 800494c:	2302      	movs	r3, #2
 800494e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004952:	fa93 f3a3 	rbit	r3, r3
 8004956:	627b      	str	r3, [r7, #36]	@ 0x24
 8004958:	2302      	movs	r3, #2
 800495a:	623b      	str	r3, [r7, #32]
 800495c:	6a3b      	ldr	r3, [r7, #32]
 800495e:	fa93 f3a3 	rbit	r3, r3
 8004962:	61fb      	str	r3, [r7, #28]
  return result;
 8004964:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004966:	fab3 f383 	clz	r3, r3
 800496a:	b2db      	uxtb	r3, r3
 800496c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004970:	b2db      	uxtb	r3, r3
 8004972:	2b00      	cmp	r3, #0
 8004974:	d108      	bne.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8004976:	4b01      	ldr	r3, [pc, #4]	@ (800497c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004978:	6a1b      	ldr	r3, [r3, #32]
 800497a:	e00d      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x178>
 800497c:	40021000 	.word	0x40021000
 8004980:	40007000 	.word	0x40007000
 8004984:	10908100 	.word	0x10908100
 8004988:	2302      	movs	r3, #2
 800498a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800498c:	69bb      	ldr	r3, [r7, #24]
 800498e:	fa93 f3a3 	rbit	r3, r3
 8004992:	617b      	str	r3, [r7, #20]
 8004994:	4b62      	ldr	r3, [pc, #392]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004998:	2202      	movs	r2, #2
 800499a:	613a      	str	r2, [r7, #16]
 800499c:	693a      	ldr	r2, [r7, #16]
 800499e:	fa92 f2a2 	rbit	r2, r2
 80049a2:	60fa      	str	r2, [r7, #12]
  return result;
 80049a4:	68fa      	ldr	r2, [r7, #12]
 80049a6:	fab2 f282 	clz	r2, r2
 80049aa:	b2d2      	uxtb	r2, r2
 80049ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80049b0:	b2d2      	uxtb	r2, r2
 80049b2:	f002 021f 	and.w	r2, r2, #31
 80049b6:	2101      	movs	r1, #1
 80049b8:	fa01 f202 	lsl.w	r2, r1, r2
 80049bc:	4013      	ands	r3, r2
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d0b9      	beq.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80049c2:	4b57      	ldr	r3, [pc, #348]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80049c4:	6a1b      	ldr	r3, [r3, #32]
 80049c6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	4954      	ldr	r1, [pc, #336]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80049d0:	4313      	orrs	r3, r2
 80049d2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80049d4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d105      	bne.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049dc:	4b50      	ldr	r3, [pc, #320]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80049de:	69db      	ldr	r3, [r3, #28]
 80049e0:	4a4f      	ldr	r2, [pc, #316]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80049e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049e6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 0301 	and.w	r3, r3, #1
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d008      	beq.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80049f4:	4b4a      	ldr	r3, [pc, #296]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80049f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049f8:	f023 0203 	bic.w	r2, r3, #3
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	4947      	ldr	r1, [pc, #284]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004a02:	4313      	orrs	r3, r2
 8004a04:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0320 	and.w	r3, r3, #32
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d008      	beq.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a12:	4b43      	ldr	r3, [pc, #268]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a16:	f023 0210 	bic.w	r2, r3, #16
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	4940      	ldr	r1, [pc, #256]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004a20:	4313      	orrs	r3, r2
 8004a22:	630b      	str	r3, [r1, #48]	@ 0x30
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d008      	beq.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a30:	4b3b      	ldr	r3, [pc, #236]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004a32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a34:	f023 0220 	bic.w	r2, r3, #32
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	691b      	ldr	r3, [r3, #16]
 8004a3c:	4938      	ldr	r1, [pc, #224]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d008      	beq.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a4e:	4b34      	ldr	r3, [pc, #208]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a52:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	695b      	ldr	r3, [r3, #20]
 8004a5a:	4931      	ldr	r1, [pc, #196]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d008      	beq.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004a6c:	4b2c      	ldr	r3, [pc, #176]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	69db      	ldr	r3, [r3, #28]
 8004a78:	4929      	ldr	r1, [pc, #164]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d008      	beq.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8004a8a:	4b25      	ldr	r3, [pc, #148]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a8e:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	699b      	ldr	r3, [r3, #24]
 8004a96:	4922      	ldr	r1, [pc, #136]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d008      	beq.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004aa8:	4b1d      	ldr	r3, [pc, #116]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6a1b      	ldr	r3, [r3, #32]
 8004ab4:	491a      	ldr	r1, [pc, #104]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	630b      	str	r3, [r1, #48]	@ 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d008      	beq.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004ac6:	4b16      	ldr	r3, [pc, #88]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad2:	4913      	ldr	r1, [pc, #76]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d008      	beq.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8004ae4:	4b0e      	ldr	r3, [pc, #56]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004ae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ae8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004af0:	490b      	ldr	r1, [pc, #44]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004af2:	4313      	orrs	r3, r2
 8004af4:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d008      	beq.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004b02:	4b07      	ldr	r3, [pc, #28]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b06:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b0e:	4904      	ldr	r1, [pc, #16]	@ (8004b20 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004b10:	4313      	orrs	r3, r2
 8004b12:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3748      	adds	r7, #72	@ 0x48
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	40021000 	.word	0x40021000

08004b24 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b084      	sub	sp, #16
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d101      	bne.n	8004b36 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e09d      	b.n	8004c72 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d108      	bne.n	8004b50 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b46:	d009      	beq.n	8004b5c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	61da      	str	r2, [r3, #28]
 8004b4e:	e005      	b.n	8004b5c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2200      	movs	r2, #0
 8004b54:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d106      	bne.n	8004b7c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2200      	movs	r2, #0
 8004b72:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f7fc ff64 	bl	8001a44 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2202      	movs	r2, #2
 8004b80:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b92:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004b9c:	d902      	bls.n	8004ba4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	60fb      	str	r3, [r7, #12]
 8004ba2:	e002      	b.n	8004baa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004ba4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004ba8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	68db      	ldr	r3, [r3, #12]
 8004bae:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004bb2:	d007      	beq.n	8004bc4 <HAL_SPI_Init+0xa0>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004bbc:	d002      	beq.n	8004bc4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004bd4:	431a      	orrs	r2, r3
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	691b      	ldr	r3, [r3, #16]
 8004bda:	f003 0302 	and.w	r3, r3, #2
 8004bde:	431a      	orrs	r2, r3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	695b      	ldr	r3, [r3, #20]
 8004be4:	f003 0301 	and.w	r3, r3, #1
 8004be8:	431a      	orrs	r2, r3
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	699b      	ldr	r3, [r3, #24]
 8004bee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bf2:	431a      	orrs	r2, r3
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	69db      	ldr	r3, [r3, #28]
 8004bf8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004bfc:	431a      	orrs	r2, r3
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6a1b      	ldr	r3, [r3, #32]
 8004c02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c06:	ea42 0103 	orr.w	r1, r2, r3
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c0e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	430a      	orrs	r2, r1
 8004c18:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	699b      	ldr	r3, [r3, #24]
 8004c1e:	0c1b      	lsrs	r3, r3, #16
 8004c20:	f003 0204 	and.w	r2, r3, #4
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c28:	f003 0310 	and.w	r3, r3, #16
 8004c2c:	431a      	orrs	r2, r3
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c32:	f003 0308 	and.w	r3, r3, #8
 8004c36:	431a      	orrs	r2, r3
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	68db      	ldr	r3, [r3, #12]
 8004c3c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004c40:	ea42 0103 	orr.w	r1, r2, r3
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	430a      	orrs	r2, r1
 8004c50:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	69da      	ldr	r2, [r3, #28]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c60:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2200      	movs	r2, #0
 8004c66:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004c70:	2300      	movs	r3, #0
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	3710      	adds	r7, #16
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}

08004c7a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c7a:	b580      	push	{r7, lr}
 8004c7c:	b088      	sub	sp, #32
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	60f8      	str	r0, [r7, #12]
 8004c82:	60b9      	str	r1, [r7, #8]
 8004c84:	603b      	str	r3, [r7, #0]
 8004c86:	4613      	mov	r3, r2
 8004c88:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004c94:	2b01      	cmp	r3, #1
 8004c96:	d101      	bne.n	8004c9c <HAL_SPI_Transmit+0x22>
 8004c98:	2302      	movs	r3, #2
 8004c9a:	e15f      	b.n	8004f5c <HAL_SPI_Transmit+0x2e2>
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ca4:	f7fd f88c 	bl	8001dc0 <HAL_GetTick>
 8004ca8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004caa:	88fb      	ldrh	r3, [r7, #6]
 8004cac:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d002      	beq.n	8004cc0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004cba:	2302      	movs	r3, #2
 8004cbc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004cbe:	e148      	b.n	8004f52 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d002      	beq.n	8004ccc <HAL_SPI_Transmit+0x52>
 8004cc6:	88fb      	ldrh	r3, [r7, #6]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d102      	bne.n	8004cd2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004cd0:	e13f      	b.n	8004f52 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2203      	movs	r2, #3
 8004cd6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	68ba      	ldr	r2, [r7, #8]
 8004ce4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	88fa      	ldrh	r2, [r7, #6]
 8004cea:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	88fa      	ldrh	r2, [r7, #6]
 8004cf0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2200      	movs	r2, #0
 8004d04:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	2200      	movs	r2, #0
 8004d12:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d1c:	d10f      	bne.n	8004d3e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d2c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d3c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d48:	2b40      	cmp	r3, #64	@ 0x40
 8004d4a:	d007      	beq.n	8004d5c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	681a      	ldr	r2, [r3, #0]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004d5a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	68db      	ldr	r3, [r3, #12]
 8004d60:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004d64:	d94f      	bls.n	8004e06 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d002      	beq.n	8004d74 <HAL_SPI_Transmit+0xfa>
 8004d6e:	8afb      	ldrh	r3, [r7, #22]
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d142      	bne.n	8004dfa <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d78:	881a      	ldrh	r2, [r3, #0]
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d84:	1c9a      	adds	r2, r3, #2
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	3b01      	subs	r3, #1
 8004d92:	b29a      	uxth	r2, r3
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004d98:	e02f      	b.n	8004dfa <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	f003 0302 	and.w	r3, r3, #2
 8004da4:	2b02      	cmp	r3, #2
 8004da6:	d112      	bne.n	8004dce <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dac:	881a      	ldrh	r2, [r3, #0]
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004db8:	1c9a      	adds	r2, r3, #2
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dc2:	b29b      	uxth	r3, r3
 8004dc4:	3b01      	subs	r3, #1
 8004dc6:	b29a      	uxth	r2, r3
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004dcc:	e015      	b.n	8004dfa <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004dce:	f7fc fff7 	bl	8001dc0 <HAL_GetTick>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	69bb      	ldr	r3, [r7, #24]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	683a      	ldr	r2, [r7, #0]
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d803      	bhi.n	8004de6 <HAL_SPI_Transmit+0x16c>
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004de4:	d102      	bne.n	8004dec <HAL_SPI_Transmit+0x172>
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d106      	bne.n	8004dfa <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8004dec:	2303      	movs	r3, #3
 8004dee:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2201      	movs	r2, #1
 8004df4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8004df8:	e0ab      	b.n	8004f52 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d1ca      	bne.n	8004d9a <HAL_SPI_Transmit+0x120>
 8004e04:	e080      	b.n	8004f08 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d002      	beq.n	8004e14 <HAL_SPI_Transmit+0x19a>
 8004e0e:	8afb      	ldrh	r3, [r7, #22]
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d174      	bne.n	8004efe <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e18:	b29b      	uxth	r3, r3
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d912      	bls.n	8004e44 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e22:	881a      	ldrh	r2, [r3, #0]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e2e:	1c9a      	adds	r2, r3, #2
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e38:	b29b      	uxth	r3, r3
 8004e3a:	3b02      	subs	r3, #2
 8004e3c:	b29a      	uxth	r2, r3
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004e42:	e05c      	b.n	8004efe <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	330c      	adds	r3, #12
 8004e4e:	7812      	ldrb	r2, [r2, #0]
 8004e50:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e56:	1c5a      	adds	r2, r3, #1
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e60:	b29b      	uxth	r3, r3
 8004e62:	3b01      	subs	r3, #1
 8004e64:	b29a      	uxth	r2, r3
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004e6a:	e048      	b.n	8004efe <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	f003 0302 	and.w	r3, r3, #2
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d12b      	bne.n	8004ed2 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e7e:	b29b      	uxth	r3, r3
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d912      	bls.n	8004eaa <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e88:	881a      	ldrh	r2, [r3, #0]
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e94:	1c9a      	adds	r2, r3, #2
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e9e:	b29b      	uxth	r3, r3
 8004ea0:	3b02      	subs	r3, #2
 8004ea2:	b29a      	uxth	r2, r3
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ea8:	e029      	b.n	8004efe <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	330c      	adds	r3, #12
 8004eb4:	7812      	ldrb	r2, [r2, #0]
 8004eb6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ebc:	1c5a      	adds	r2, r3, #1
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ec6:	b29b      	uxth	r3, r3
 8004ec8:	3b01      	subs	r3, #1
 8004eca:	b29a      	uxth	r2, r3
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ed0:	e015      	b.n	8004efe <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ed2:	f7fc ff75 	bl	8001dc0 <HAL_GetTick>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	69bb      	ldr	r3, [r7, #24]
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	683a      	ldr	r2, [r7, #0]
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d803      	bhi.n	8004eea <HAL_SPI_Transmit+0x270>
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ee8:	d102      	bne.n	8004ef0 <HAL_SPI_Transmit+0x276>
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d106      	bne.n	8004efe <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8004ef0:	2303      	movs	r3, #3
 8004ef2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8004efc:	e029      	b.n	8004f52 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d1b1      	bne.n	8004e6c <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f08:	69ba      	ldr	r2, [r7, #24]
 8004f0a:	6839      	ldr	r1, [r7, #0]
 8004f0c:	68f8      	ldr	r0, [r7, #12]
 8004f0e:	f000 f947 	bl	80051a0 <SPI_EndRxTxTransaction>
 8004f12:	4603      	mov	r3, r0
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d002      	beq.n	8004f1e <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2220      	movs	r2, #32
 8004f1c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	689b      	ldr	r3, [r3, #8]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d10a      	bne.n	8004f3c <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f26:	2300      	movs	r3, #0
 8004f28:	613b      	str	r3, [r7, #16]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	68db      	ldr	r3, [r3, #12]
 8004f30:	613b      	str	r3, [r7, #16]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	613b      	str	r3, [r7, #16]
 8004f3a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d002      	beq.n	8004f4a <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	77fb      	strb	r3, [r7, #31]
 8004f48:	e003      	b.n	8004f52 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2200      	movs	r2, #0
 8004f56:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8004f5a:	7ffb      	ldrb	r3, [r7, #31]
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	3720      	adds	r7, #32
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd80      	pop	{r7, pc}

08004f64 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b088      	sub	sp, #32
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	60f8      	str	r0, [r7, #12]
 8004f6c:	60b9      	str	r1, [r7, #8]
 8004f6e:	603b      	str	r3, [r7, #0]
 8004f70:	4613      	mov	r3, r2
 8004f72:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f74:	f7fc ff24 	bl	8001dc0 <HAL_GetTick>
 8004f78:	4602      	mov	r2, r0
 8004f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f7c:	1a9b      	subs	r3, r3, r2
 8004f7e:	683a      	ldr	r2, [r7, #0]
 8004f80:	4413      	add	r3, r2
 8004f82:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004f84:	f7fc ff1c 	bl	8001dc0 <HAL_GetTick>
 8004f88:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004f8a:	4b39      	ldr	r3, [pc, #228]	@ (8005070 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	015b      	lsls	r3, r3, #5
 8004f90:	0d1b      	lsrs	r3, r3, #20
 8004f92:	69fa      	ldr	r2, [r7, #28]
 8004f94:	fb02 f303 	mul.w	r3, r2, r3
 8004f98:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f9a:	e054      	b.n	8005046 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fa2:	d050      	beq.n	8005046 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004fa4:	f7fc ff0c 	bl	8001dc0 <HAL_GetTick>
 8004fa8:	4602      	mov	r2, r0
 8004faa:	69bb      	ldr	r3, [r7, #24]
 8004fac:	1ad3      	subs	r3, r2, r3
 8004fae:	69fa      	ldr	r2, [r7, #28]
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d902      	bls.n	8004fba <SPI_WaitFlagStateUntilTimeout+0x56>
 8004fb4:	69fb      	ldr	r3, [r7, #28]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d13d      	bne.n	8005036 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	685a      	ldr	r2, [r3, #4]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004fc8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fd2:	d111      	bne.n	8004ff8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fdc:	d004      	beq.n	8004fe8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fe6:	d107      	bne.n	8004ff8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	681a      	ldr	r2, [r3, #0]
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ff6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ffc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005000:	d10f      	bne.n	8005022 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	681a      	ldr	r2, [r3, #0]
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005010:	601a      	str	r2, [r3, #0]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005020:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	2201      	movs	r2, #1
 8005026:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2200      	movs	r2, #0
 800502e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005032:	2303      	movs	r3, #3
 8005034:	e017      	b.n	8005066 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d101      	bne.n	8005040 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800503c:	2300      	movs	r3, #0
 800503e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	3b01      	subs	r3, #1
 8005044:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	689a      	ldr	r2, [r3, #8]
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	4013      	ands	r3, r2
 8005050:	68ba      	ldr	r2, [r7, #8]
 8005052:	429a      	cmp	r2, r3
 8005054:	bf0c      	ite	eq
 8005056:	2301      	moveq	r3, #1
 8005058:	2300      	movne	r3, #0
 800505a:	b2db      	uxtb	r3, r3
 800505c:	461a      	mov	r2, r3
 800505e:	79fb      	ldrb	r3, [r7, #7]
 8005060:	429a      	cmp	r2, r3
 8005062:	d19b      	bne.n	8004f9c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005064:	2300      	movs	r3, #0
}
 8005066:	4618      	mov	r0, r3
 8005068:	3720      	adds	r7, #32
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
 800506e:	bf00      	nop
 8005070:	200004a4 	.word	0x200004a4

08005074 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b08a      	sub	sp, #40	@ 0x28
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	607a      	str	r2, [r7, #4]
 8005080:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005082:	2300      	movs	r3, #0
 8005084:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005086:	f7fc fe9b 	bl	8001dc0 <HAL_GetTick>
 800508a:	4602      	mov	r2, r0
 800508c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800508e:	1a9b      	subs	r3, r3, r2
 8005090:	683a      	ldr	r2, [r7, #0]
 8005092:	4413      	add	r3, r2
 8005094:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005096:	f7fc fe93 	bl	8001dc0 <HAL_GetTick>
 800509a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	330c      	adds	r3, #12
 80050a2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80050a4:	4b3d      	ldr	r3, [pc, #244]	@ (800519c <SPI_WaitFifoStateUntilTimeout+0x128>)
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	4613      	mov	r3, r2
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	4413      	add	r3, r2
 80050ae:	00da      	lsls	r2, r3, #3
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	0d1b      	lsrs	r3, r3, #20
 80050b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050b6:	fb02 f303 	mul.w	r3, r2, r3
 80050ba:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80050bc:	e060      	b.n	8005180 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80050c4:	d107      	bne.n	80050d6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d104      	bne.n	80050d6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	781b      	ldrb	r3, [r3, #0]
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80050d4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050dc:	d050      	beq.n	8005180 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80050de:	f7fc fe6f 	bl	8001dc0 <HAL_GetTick>
 80050e2:	4602      	mov	r2, r0
 80050e4:	6a3b      	ldr	r3, [r7, #32]
 80050e6:	1ad3      	subs	r3, r2, r3
 80050e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050ea:	429a      	cmp	r2, r3
 80050ec:	d902      	bls.n	80050f4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80050ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d13d      	bne.n	8005170 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	685a      	ldr	r2, [r3, #4]
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005102:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800510c:	d111      	bne.n	8005132 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005116:	d004      	beq.n	8005122 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005120:	d107      	bne.n	8005132 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005130:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005136:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800513a:	d10f      	bne.n	800515c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	681a      	ldr	r2, [r3, #0]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800514a:	601a      	str	r2, [r3, #0]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800515a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2201      	movs	r2, #1
 8005160:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2200      	movs	r2, #0
 8005168:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800516c:	2303      	movs	r3, #3
 800516e:	e010      	b.n	8005192 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005170:	69bb      	ldr	r3, [r7, #24]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d101      	bne.n	800517a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005176:	2300      	movs	r3, #0
 8005178:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800517a:	69bb      	ldr	r3, [r7, #24]
 800517c:	3b01      	subs	r3, #1
 800517e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	689a      	ldr	r2, [r3, #8]
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	4013      	ands	r3, r2
 800518a:	687a      	ldr	r2, [r7, #4]
 800518c:	429a      	cmp	r2, r3
 800518e:	d196      	bne.n	80050be <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005190:	2300      	movs	r3, #0
}
 8005192:	4618      	mov	r0, r3
 8005194:	3728      	adds	r7, #40	@ 0x28
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
 800519a:	bf00      	nop
 800519c:	200004a4 	.word	0x200004a4

080051a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b086      	sub	sp, #24
 80051a4:	af02      	add	r7, sp, #8
 80051a6:	60f8      	str	r0, [r7, #12]
 80051a8:	60b9      	str	r1, [r7, #8]
 80051aa:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	9300      	str	r3, [sp, #0]
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	2200      	movs	r2, #0
 80051b4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80051b8:	68f8      	ldr	r0, [r7, #12]
 80051ba:	f7ff ff5b 	bl	8005074 <SPI_WaitFifoStateUntilTimeout>
 80051be:	4603      	mov	r3, r0
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d007      	beq.n	80051d4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051c8:	f043 0220 	orr.w	r2, r3, #32
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80051d0:	2303      	movs	r3, #3
 80051d2:	e027      	b.n	8005224 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	9300      	str	r3, [sp, #0]
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	2200      	movs	r2, #0
 80051dc:	2180      	movs	r1, #128	@ 0x80
 80051de:	68f8      	ldr	r0, [r7, #12]
 80051e0:	f7ff fec0 	bl	8004f64 <SPI_WaitFlagStateUntilTimeout>
 80051e4:	4603      	mov	r3, r0
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d007      	beq.n	80051fa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051ee:	f043 0220 	orr.w	r2, r3, #32
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80051f6:	2303      	movs	r3, #3
 80051f8:	e014      	b.n	8005224 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	9300      	str	r3, [sp, #0]
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	2200      	movs	r2, #0
 8005202:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005206:	68f8      	ldr	r0, [r7, #12]
 8005208:	f7ff ff34 	bl	8005074 <SPI_WaitFifoStateUntilTimeout>
 800520c:	4603      	mov	r3, r0
 800520e:	2b00      	cmp	r3, #0
 8005210:	d007      	beq.n	8005222 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005216:	f043 0220 	orr.w	r2, r3, #32
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800521e:	2303      	movs	r3, #3
 8005220:	e000      	b.n	8005224 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005222:	2300      	movs	r3, #0
}
 8005224:	4618      	mov	r0, r3
 8005226:	3710      	adds	r7, #16
 8005228:	46bd      	mov	sp, r7
 800522a:	bd80      	pop	{r7, pc}

0800522c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b082      	sub	sp, #8
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d101      	bne.n	800523e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	e049      	b.n	80052d2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005244:	b2db      	uxtb	r3, r3
 8005246:	2b00      	cmp	r3, #0
 8005248:	d106      	bne.n	8005258 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2200      	movs	r2, #0
 800524e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f7fc fc3a 	bl	8001acc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2202      	movs	r2, #2
 800525c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	3304      	adds	r3, #4
 8005268:	4619      	mov	r1, r3
 800526a:	4610      	mov	r0, r2
 800526c:	f000 fba8 	bl	80059c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2201      	movs	r2, #1
 800528c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2201      	movs	r2, #1
 800529c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80052d0:	2300      	movs	r3, #0
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	3708      	adds	r7, #8
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bd80      	pop	{r7, pc}
	...

080052dc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80052dc:	b480      	push	{r7}
 80052de:	b085      	sub	sp, #20
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052ea:	b2db      	uxtb	r3, r3
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	d001      	beq.n	80052f4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e033      	b.n	800535c <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2202      	movs	r2, #2
 80052f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a19      	ldr	r2, [pc, #100]	@ (8005368 <HAL_TIM_Base_Start+0x8c>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d009      	beq.n	800531a <HAL_TIM_Base_Start+0x3e>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800530e:	d004      	beq.n	800531a <HAL_TIM_Base_Start+0x3e>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a15      	ldr	r2, [pc, #84]	@ (800536c <HAL_TIM_Base_Start+0x90>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d115      	bne.n	8005346 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	689a      	ldr	r2, [r3, #8]
 8005320:	4b13      	ldr	r3, [pc, #76]	@ (8005370 <HAL_TIM_Base_Start+0x94>)
 8005322:	4013      	ands	r3, r2
 8005324:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2b06      	cmp	r3, #6
 800532a:	d015      	beq.n	8005358 <HAL_TIM_Base_Start+0x7c>
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005332:	d011      	beq.n	8005358 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f042 0201 	orr.w	r2, r2, #1
 8005342:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005344:	e008      	b.n	8005358 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f042 0201 	orr.w	r2, r2, #1
 8005354:	601a      	str	r2, [r3, #0]
 8005356:	e000      	b.n	800535a <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005358:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800535a:	2300      	movs	r3, #0
}
 800535c:	4618      	mov	r0, r3
 800535e:	3714      	adds	r7, #20
 8005360:	46bd      	mov	sp, r7
 8005362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005366:	4770      	bx	lr
 8005368:	40012c00 	.word	0x40012c00
 800536c:	40014000 	.word	0x40014000
 8005370:	00010007 	.word	0x00010007

08005374 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b082      	sub	sp, #8
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d101      	bne.n	8005386 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e049      	b.n	800541a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800538c:	b2db      	uxtb	r3, r3
 800538e:	2b00      	cmp	r3, #0
 8005390:	d106      	bne.n	80053a0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 f841 	bl	8005422 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2202      	movs	r2, #2
 80053a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	3304      	adds	r3, #4
 80053b0:	4619      	mov	r1, r3
 80053b2:	4610      	mov	r0, r2
 80053b4:	f000 fb04 	bl	80059c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2201      	movs	r2, #1
 80053c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2201      	movs	r2, #1
 80053cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2201      	movs	r2, #1
 80053d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2201      	movs	r2, #1
 80053e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005418:	2300      	movs	r3, #0
}
 800541a:	4618      	mov	r0, r3
 800541c:	3708      	adds	r7, #8
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}

08005422 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005422:	b480      	push	{r7}
 8005424:	b083      	sub	sp, #12
 8005426:	af00      	add	r7, sp, #0
 8005428:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800542a:	bf00      	nop
 800542c:	370c      	adds	r7, #12
 800542e:	46bd      	mov	sp, r7
 8005430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005434:	4770      	bx	lr
	...

08005438 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b084      	sub	sp, #16
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
 8005440:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d109      	bne.n	800545c <HAL_TIM_PWM_Start+0x24>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800544e:	b2db      	uxtb	r3, r3
 8005450:	2b01      	cmp	r3, #1
 8005452:	bf14      	ite	ne
 8005454:	2301      	movne	r3, #1
 8005456:	2300      	moveq	r3, #0
 8005458:	b2db      	uxtb	r3, r3
 800545a:	e03c      	b.n	80054d6 <HAL_TIM_PWM_Start+0x9e>
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	2b04      	cmp	r3, #4
 8005460:	d109      	bne.n	8005476 <HAL_TIM_PWM_Start+0x3e>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005468:	b2db      	uxtb	r3, r3
 800546a:	2b01      	cmp	r3, #1
 800546c:	bf14      	ite	ne
 800546e:	2301      	movne	r3, #1
 8005470:	2300      	moveq	r3, #0
 8005472:	b2db      	uxtb	r3, r3
 8005474:	e02f      	b.n	80054d6 <HAL_TIM_PWM_Start+0x9e>
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	2b08      	cmp	r3, #8
 800547a:	d109      	bne.n	8005490 <HAL_TIM_PWM_Start+0x58>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005482:	b2db      	uxtb	r3, r3
 8005484:	2b01      	cmp	r3, #1
 8005486:	bf14      	ite	ne
 8005488:	2301      	movne	r3, #1
 800548a:	2300      	moveq	r3, #0
 800548c:	b2db      	uxtb	r3, r3
 800548e:	e022      	b.n	80054d6 <HAL_TIM_PWM_Start+0x9e>
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	2b0c      	cmp	r3, #12
 8005494:	d109      	bne.n	80054aa <HAL_TIM_PWM_Start+0x72>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800549c:	b2db      	uxtb	r3, r3
 800549e:	2b01      	cmp	r3, #1
 80054a0:	bf14      	ite	ne
 80054a2:	2301      	movne	r3, #1
 80054a4:	2300      	moveq	r3, #0
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	e015      	b.n	80054d6 <HAL_TIM_PWM_Start+0x9e>
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	2b10      	cmp	r3, #16
 80054ae:	d109      	bne.n	80054c4 <HAL_TIM_PWM_Start+0x8c>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80054b6:	b2db      	uxtb	r3, r3
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	bf14      	ite	ne
 80054bc:	2301      	movne	r3, #1
 80054be:	2300      	moveq	r3, #0
 80054c0:	b2db      	uxtb	r3, r3
 80054c2:	e008      	b.n	80054d6 <HAL_TIM_PWM_Start+0x9e>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	bf14      	ite	ne
 80054d0:	2301      	movne	r3, #1
 80054d2:	2300      	moveq	r3, #0
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d001      	beq.n	80054de <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	e083      	b.n	80055e6 <HAL_TIM_PWM_Start+0x1ae>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d104      	bne.n	80054ee <HAL_TIM_PWM_Start+0xb6>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2202      	movs	r2, #2
 80054e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80054ec:	e023      	b.n	8005536 <HAL_TIM_PWM_Start+0xfe>
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	2b04      	cmp	r3, #4
 80054f2:	d104      	bne.n	80054fe <HAL_TIM_PWM_Start+0xc6>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2202      	movs	r2, #2
 80054f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054fc:	e01b      	b.n	8005536 <HAL_TIM_PWM_Start+0xfe>
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	2b08      	cmp	r3, #8
 8005502:	d104      	bne.n	800550e <HAL_TIM_PWM_Start+0xd6>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2202      	movs	r2, #2
 8005508:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800550c:	e013      	b.n	8005536 <HAL_TIM_PWM_Start+0xfe>
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	2b0c      	cmp	r3, #12
 8005512:	d104      	bne.n	800551e <HAL_TIM_PWM_Start+0xe6>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2202      	movs	r2, #2
 8005518:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800551c:	e00b      	b.n	8005536 <HAL_TIM_PWM_Start+0xfe>
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	2b10      	cmp	r3, #16
 8005522:	d104      	bne.n	800552e <HAL_TIM_PWM_Start+0xf6>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2202      	movs	r2, #2
 8005528:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800552c:	e003      	b.n	8005536 <HAL_TIM_PWM_Start+0xfe>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2202      	movs	r2, #2
 8005532:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	2201      	movs	r2, #1
 800553c:	6839      	ldr	r1, [r7, #0]
 800553e:	4618      	mov	r0, r3
 8005540:	f000 fdf8 	bl	8006134 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a29      	ldr	r2, [pc, #164]	@ (80055f0 <HAL_TIM_PWM_Start+0x1b8>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d00e      	beq.n	800556c <HAL_TIM_PWM_Start+0x134>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a28      	ldr	r2, [pc, #160]	@ (80055f4 <HAL_TIM_PWM_Start+0x1bc>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d009      	beq.n	800556c <HAL_TIM_PWM_Start+0x134>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a26      	ldr	r2, [pc, #152]	@ (80055f8 <HAL_TIM_PWM_Start+0x1c0>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d004      	beq.n	800556c <HAL_TIM_PWM_Start+0x134>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a25      	ldr	r2, [pc, #148]	@ (80055fc <HAL_TIM_PWM_Start+0x1c4>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d101      	bne.n	8005570 <HAL_TIM_PWM_Start+0x138>
 800556c:	2301      	movs	r3, #1
 800556e:	e000      	b.n	8005572 <HAL_TIM_PWM_Start+0x13a>
 8005570:	2300      	movs	r3, #0
 8005572:	2b00      	cmp	r3, #0
 8005574:	d007      	beq.n	8005586 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005584:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a19      	ldr	r2, [pc, #100]	@ (80055f0 <HAL_TIM_PWM_Start+0x1b8>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d009      	beq.n	80055a4 <HAL_TIM_PWM_Start+0x16c>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005598:	d004      	beq.n	80055a4 <HAL_TIM_PWM_Start+0x16c>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a15      	ldr	r2, [pc, #84]	@ (80055f4 <HAL_TIM_PWM_Start+0x1bc>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d115      	bne.n	80055d0 <HAL_TIM_PWM_Start+0x198>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	689a      	ldr	r2, [r3, #8]
 80055aa:	4b15      	ldr	r3, [pc, #84]	@ (8005600 <HAL_TIM_PWM_Start+0x1c8>)
 80055ac:	4013      	ands	r3, r2
 80055ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2b06      	cmp	r3, #6
 80055b4:	d015      	beq.n	80055e2 <HAL_TIM_PWM_Start+0x1aa>
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055bc:	d011      	beq.n	80055e2 <HAL_TIM_PWM_Start+0x1aa>
    {
      __HAL_TIM_ENABLE(htim);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f042 0201 	orr.w	r2, r2, #1
 80055cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055ce:	e008      	b.n	80055e2 <HAL_TIM_PWM_Start+0x1aa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	681a      	ldr	r2, [r3, #0]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f042 0201 	orr.w	r2, r2, #1
 80055de:	601a      	str	r2, [r3, #0]
 80055e0:	e000      	b.n	80055e4 <HAL_TIM_PWM_Start+0x1ac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80055e4:	2300      	movs	r3, #0
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	3710      	adds	r7, #16
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}
 80055ee:	bf00      	nop
 80055f0:	40012c00 	.word	0x40012c00
 80055f4:	40014000 	.word	0x40014000
 80055f8:	40014400 	.word	0x40014400
 80055fc:	40014800 	.word	0x40014800
 8005600:	00010007 	.word	0x00010007

08005604 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b086      	sub	sp, #24
 8005608:	af00      	add	r7, sp, #0
 800560a:	60f8      	str	r0, [r7, #12]
 800560c:	60b9      	str	r1, [r7, #8]
 800560e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005610:	2300      	movs	r3, #0
 8005612:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800561a:	2b01      	cmp	r3, #1
 800561c:	d101      	bne.n	8005622 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800561e:	2302      	movs	r3, #2
 8005620:	e0ff      	b.n	8005822 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	2201      	movs	r2, #1
 8005626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2b14      	cmp	r3, #20
 800562e:	f200 80f0 	bhi.w	8005812 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005632:	a201      	add	r2, pc, #4	@ (adr r2, 8005638 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005638:	0800568d 	.word	0x0800568d
 800563c:	08005813 	.word	0x08005813
 8005640:	08005813 	.word	0x08005813
 8005644:	08005813 	.word	0x08005813
 8005648:	080056cd 	.word	0x080056cd
 800564c:	08005813 	.word	0x08005813
 8005650:	08005813 	.word	0x08005813
 8005654:	08005813 	.word	0x08005813
 8005658:	0800570f 	.word	0x0800570f
 800565c:	08005813 	.word	0x08005813
 8005660:	08005813 	.word	0x08005813
 8005664:	08005813 	.word	0x08005813
 8005668:	0800574f 	.word	0x0800574f
 800566c:	08005813 	.word	0x08005813
 8005670:	08005813 	.word	0x08005813
 8005674:	08005813 	.word	0x08005813
 8005678:	08005791 	.word	0x08005791
 800567c:	08005813 	.word	0x08005813
 8005680:	08005813 	.word	0x08005813
 8005684:	08005813 	.word	0x08005813
 8005688:	080057d1 	.word	0x080057d1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	68b9      	ldr	r1, [r7, #8]
 8005692:	4618      	mov	r0, r3
 8005694:	f000 fa0e 	bl	8005ab4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	699a      	ldr	r2, [r3, #24]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f042 0208 	orr.w	r2, r2, #8
 80056a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	699a      	ldr	r2, [r3, #24]
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f022 0204 	bic.w	r2, r2, #4
 80056b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	6999      	ldr	r1, [r3, #24]
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	691a      	ldr	r2, [r3, #16]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	430a      	orrs	r2, r1
 80056c8:	619a      	str	r2, [r3, #24]
      break;
 80056ca:	e0a5      	b.n	8005818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	68b9      	ldr	r1, [r7, #8]
 80056d2:	4618      	mov	r0, r3
 80056d4:	f000 fa74 	bl	8005bc0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	699a      	ldr	r2, [r3, #24]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	699a      	ldr	r2, [r3, #24]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	6999      	ldr	r1, [r3, #24]
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	691b      	ldr	r3, [r3, #16]
 8005702:	021a      	lsls	r2, r3, #8
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	430a      	orrs	r2, r1
 800570a:	619a      	str	r2, [r3, #24]
      break;
 800570c:	e084      	b.n	8005818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	68b9      	ldr	r1, [r7, #8]
 8005714:	4618      	mov	r0, r3
 8005716:	f000 fad3 	bl	8005cc0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	69da      	ldr	r2, [r3, #28]
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f042 0208 	orr.w	r2, r2, #8
 8005728:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	69da      	ldr	r2, [r3, #28]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f022 0204 	bic.w	r2, r2, #4
 8005738:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	69d9      	ldr	r1, [r3, #28]
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	691a      	ldr	r2, [r3, #16]
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	430a      	orrs	r2, r1
 800574a:	61da      	str	r2, [r3, #28]
      break;
 800574c:	e064      	b.n	8005818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	68b9      	ldr	r1, [r7, #8]
 8005754:	4618      	mov	r0, r3
 8005756:	f000 fb31 	bl	8005dbc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	69da      	ldr	r2, [r3, #28]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005768:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	69da      	ldr	r2, [r3, #28]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005778:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	69d9      	ldr	r1, [r3, #28]
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	691b      	ldr	r3, [r3, #16]
 8005784:	021a      	lsls	r2, r3, #8
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	430a      	orrs	r2, r1
 800578c:	61da      	str	r2, [r3, #28]
      break;
 800578e:	e043      	b.n	8005818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	68b9      	ldr	r1, [r7, #8]
 8005796:	4618      	mov	r0, r3
 8005798:	f000 fb74 	bl	8005e84 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f042 0208 	orr.w	r2, r2, #8
 80057aa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f022 0204 	bic.w	r2, r2, #4
 80057ba:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	691a      	ldr	r2, [r3, #16]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	430a      	orrs	r2, r1
 80057cc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80057ce:	e023      	b.n	8005818 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	68b9      	ldr	r1, [r7, #8]
 80057d6:	4618      	mov	r0, r3
 80057d8:	f000 fbb2 	bl	8005f40 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057ea:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057fa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	691b      	ldr	r3, [r3, #16]
 8005806:	021a      	lsls	r2, r3, #8
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	430a      	orrs	r2, r1
 800580e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005810:	e002      	b.n	8005818 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	75fb      	strb	r3, [r7, #23]
      break;
 8005816:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2200      	movs	r2, #0
 800581c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005820:	7dfb      	ldrb	r3, [r7, #23]
}
 8005822:	4618      	mov	r0, r3
 8005824:	3718      	adds	r7, #24
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop

0800582c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b084      	sub	sp, #16
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005836:	2300      	movs	r3, #0
 8005838:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005840:	2b01      	cmp	r3, #1
 8005842:	d101      	bne.n	8005848 <HAL_TIM_ConfigClockSource+0x1c>
 8005844:	2302      	movs	r3, #2
 8005846:	e0b6      	b.n	80059b6 <HAL_TIM_ConfigClockSource+0x18a>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2201      	movs	r2, #1
 800584c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2202      	movs	r2, #2
 8005854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005866:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800586a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005872:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68ba      	ldr	r2, [r7, #8]
 800587a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005884:	d03e      	beq.n	8005904 <HAL_TIM_ConfigClockSource+0xd8>
 8005886:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800588a:	f200 8087 	bhi.w	800599c <HAL_TIM_ConfigClockSource+0x170>
 800588e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005892:	f000 8086 	beq.w	80059a2 <HAL_TIM_ConfigClockSource+0x176>
 8005896:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800589a:	d87f      	bhi.n	800599c <HAL_TIM_ConfigClockSource+0x170>
 800589c:	2b70      	cmp	r3, #112	@ 0x70
 800589e:	d01a      	beq.n	80058d6 <HAL_TIM_ConfigClockSource+0xaa>
 80058a0:	2b70      	cmp	r3, #112	@ 0x70
 80058a2:	d87b      	bhi.n	800599c <HAL_TIM_ConfigClockSource+0x170>
 80058a4:	2b60      	cmp	r3, #96	@ 0x60
 80058a6:	d050      	beq.n	800594a <HAL_TIM_ConfigClockSource+0x11e>
 80058a8:	2b60      	cmp	r3, #96	@ 0x60
 80058aa:	d877      	bhi.n	800599c <HAL_TIM_ConfigClockSource+0x170>
 80058ac:	2b50      	cmp	r3, #80	@ 0x50
 80058ae:	d03c      	beq.n	800592a <HAL_TIM_ConfigClockSource+0xfe>
 80058b0:	2b50      	cmp	r3, #80	@ 0x50
 80058b2:	d873      	bhi.n	800599c <HAL_TIM_ConfigClockSource+0x170>
 80058b4:	2b40      	cmp	r3, #64	@ 0x40
 80058b6:	d058      	beq.n	800596a <HAL_TIM_ConfigClockSource+0x13e>
 80058b8:	2b40      	cmp	r3, #64	@ 0x40
 80058ba:	d86f      	bhi.n	800599c <HAL_TIM_ConfigClockSource+0x170>
 80058bc:	2b30      	cmp	r3, #48	@ 0x30
 80058be:	d064      	beq.n	800598a <HAL_TIM_ConfigClockSource+0x15e>
 80058c0:	2b30      	cmp	r3, #48	@ 0x30
 80058c2:	d86b      	bhi.n	800599c <HAL_TIM_ConfigClockSource+0x170>
 80058c4:	2b20      	cmp	r3, #32
 80058c6:	d060      	beq.n	800598a <HAL_TIM_ConfigClockSource+0x15e>
 80058c8:	2b20      	cmp	r3, #32
 80058ca:	d867      	bhi.n	800599c <HAL_TIM_ConfigClockSource+0x170>
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d05c      	beq.n	800598a <HAL_TIM_ConfigClockSource+0x15e>
 80058d0:	2b10      	cmp	r3, #16
 80058d2:	d05a      	beq.n	800598a <HAL_TIM_ConfigClockSource+0x15e>
 80058d4:	e062      	b.n	800599c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80058e6:	f000 fc05 	bl	80060f4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	689b      	ldr	r3, [r3, #8]
 80058f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80058f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	68ba      	ldr	r2, [r7, #8]
 8005900:	609a      	str	r2, [r3, #8]
      break;
 8005902:	e04f      	b.n	80059a4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005914:	f000 fbee 	bl	80060f4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	689a      	ldr	r2, [r3, #8]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005926:	609a      	str	r2, [r3, #8]
      break;
 8005928:	e03c      	b.n	80059a4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005936:	461a      	mov	r2, r3
 8005938:	f000 fb62 	bl	8006000 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	2150      	movs	r1, #80	@ 0x50
 8005942:	4618      	mov	r0, r3
 8005944:	f000 fbbb 	bl	80060be <TIM_ITRx_SetConfig>
      break;
 8005948:	e02c      	b.n	80059a4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005956:	461a      	mov	r2, r3
 8005958:	f000 fb81 	bl	800605e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	2160      	movs	r1, #96	@ 0x60
 8005962:	4618      	mov	r0, r3
 8005964:	f000 fbab 	bl	80060be <TIM_ITRx_SetConfig>
      break;
 8005968:	e01c      	b.n	80059a4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005976:	461a      	mov	r2, r3
 8005978:	f000 fb42 	bl	8006000 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	2140      	movs	r1, #64	@ 0x40
 8005982:	4618      	mov	r0, r3
 8005984:	f000 fb9b 	bl	80060be <TIM_ITRx_SetConfig>
      break;
 8005988:	e00c      	b.n	80059a4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681a      	ldr	r2, [r3, #0]
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4619      	mov	r1, r3
 8005994:	4610      	mov	r0, r2
 8005996:	f000 fb92 	bl	80060be <TIM_ITRx_SetConfig>
      break;
 800599a:	e003      	b.n	80059a4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	73fb      	strb	r3, [r7, #15]
      break;
 80059a0:	e000      	b.n	80059a4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80059a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2201      	movs	r2, #1
 80059a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80059b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3710      	adds	r7, #16
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}
	...

080059c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b085      	sub	sp, #20
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
 80059c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	4a34      	ldr	r2, [pc, #208]	@ (8005aa4 <TIM_Base_SetConfig+0xe4>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d003      	beq.n	80059e0 <TIM_Base_SetConfig+0x20>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059de:	d108      	bne.n	80059f2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	68fa      	ldr	r2, [r7, #12]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a2b      	ldr	r2, [pc, #172]	@ (8005aa4 <TIM_Base_SetConfig+0xe4>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d00f      	beq.n	8005a1a <TIM_Base_SetConfig+0x5a>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a00:	d00b      	beq.n	8005a1a <TIM_Base_SetConfig+0x5a>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a28      	ldr	r2, [pc, #160]	@ (8005aa8 <TIM_Base_SetConfig+0xe8>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d007      	beq.n	8005a1a <TIM_Base_SetConfig+0x5a>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a27      	ldr	r2, [pc, #156]	@ (8005aac <TIM_Base_SetConfig+0xec>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d003      	beq.n	8005a1a <TIM_Base_SetConfig+0x5a>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a26      	ldr	r2, [pc, #152]	@ (8005ab0 <TIM_Base_SetConfig+0xf0>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d108      	bne.n	8005a2c <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	68db      	ldr	r3, [r3, #12]
 8005a26:	68fa      	ldr	r2, [r7, #12]
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	695b      	ldr	r3, [r3, #20]
 8005a36:	4313      	orrs	r3, r2
 8005a38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	68fa      	ldr	r2, [r7, #12]
 8005a3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	689a      	ldr	r2, [r3, #8]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	681a      	ldr	r2, [r3, #0]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	4a14      	ldr	r2, [pc, #80]	@ (8005aa4 <TIM_Base_SetConfig+0xe4>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d00b      	beq.n	8005a70 <TIM_Base_SetConfig+0xb0>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	4a13      	ldr	r2, [pc, #76]	@ (8005aa8 <TIM_Base_SetConfig+0xe8>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d007      	beq.n	8005a70 <TIM_Base_SetConfig+0xb0>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	4a12      	ldr	r2, [pc, #72]	@ (8005aac <TIM_Base_SetConfig+0xec>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d003      	beq.n	8005a70 <TIM_Base_SetConfig+0xb0>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	4a11      	ldr	r2, [pc, #68]	@ (8005ab0 <TIM_Base_SetConfig+0xf0>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d103      	bne.n	8005a78 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	691a      	ldr	r2, [r3, #16]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	691b      	ldr	r3, [r3, #16]
 8005a82:	f003 0301 	and.w	r3, r3, #1
 8005a86:	2b01      	cmp	r3, #1
 8005a88:	d105      	bne.n	8005a96 <TIM_Base_SetConfig+0xd6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	691b      	ldr	r3, [r3, #16]
 8005a8e:	f023 0201 	bic.w	r2, r3, #1
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	611a      	str	r2, [r3, #16]
  }
}
 8005a96:	bf00      	nop
 8005a98:	3714      	adds	r7, #20
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa0:	4770      	bx	lr
 8005aa2:	bf00      	nop
 8005aa4:	40012c00 	.word	0x40012c00
 8005aa8:	40014000 	.word	0x40014000
 8005aac:	40014400 	.word	0x40014400
 8005ab0:	40014800 	.word	0x40014800

08005ab4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b087      	sub	sp, #28
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
 8005abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a1b      	ldr	r3, [r3, #32]
 8005ac2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6a1b      	ldr	r3, [r3, #32]
 8005ac8:	f023 0201 	bic.w	r2, r3, #1
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	699b      	ldr	r3, [r3, #24]
 8005ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ae2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ae6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f023 0303 	bic.w	r3, r3, #3
 8005aee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	68fa      	ldr	r2, [r7, #12]
 8005af6:	4313      	orrs	r3, r2
 8005af8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	f023 0302 	bic.w	r3, r3, #2
 8005b00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	697a      	ldr	r2, [r7, #20]
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	4a28      	ldr	r2, [pc, #160]	@ (8005bb0 <TIM_OC1_SetConfig+0xfc>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d00b      	beq.n	8005b2c <TIM_OC1_SetConfig+0x78>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	4a27      	ldr	r2, [pc, #156]	@ (8005bb4 <TIM_OC1_SetConfig+0x100>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d007      	beq.n	8005b2c <TIM_OC1_SetConfig+0x78>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	4a26      	ldr	r2, [pc, #152]	@ (8005bb8 <TIM_OC1_SetConfig+0x104>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d003      	beq.n	8005b2c <TIM_OC1_SetConfig+0x78>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	4a25      	ldr	r2, [pc, #148]	@ (8005bbc <TIM_OC1_SetConfig+0x108>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d10c      	bne.n	8005b46 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	f023 0308 	bic.w	r3, r3, #8
 8005b32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	68db      	ldr	r3, [r3, #12]
 8005b38:	697a      	ldr	r2, [r7, #20]
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	f023 0304 	bic.w	r3, r3, #4
 8005b44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	4a19      	ldr	r2, [pc, #100]	@ (8005bb0 <TIM_OC1_SetConfig+0xfc>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d00b      	beq.n	8005b66 <TIM_OC1_SetConfig+0xb2>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	4a18      	ldr	r2, [pc, #96]	@ (8005bb4 <TIM_OC1_SetConfig+0x100>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d007      	beq.n	8005b66 <TIM_OC1_SetConfig+0xb2>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	4a17      	ldr	r2, [pc, #92]	@ (8005bb8 <TIM_OC1_SetConfig+0x104>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d003      	beq.n	8005b66 <TIM_OC1_SetConfig+0xb2>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	4a16      	ldr	r2, [pc, #88]	@ (8005bbc <TIM_OC1_SetConfig+0x108>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d111      	bne.n	8005b8a <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005b74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	695b      	ldr	r3, [r3, #20]
 8005b7a:	693a      	ldr	r2, [r7, #16]
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	699b      	ldr	r3, [r3, #24]
 8005b84:	693a      	ldr	r2, [r7, #16]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	693a      	ldr	r2, [r7, #16]
 8005b8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	68fa      	ldr	r2, [r7, #12]
 8005b94:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	685a      	ldr	r2, [r3, #4]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	697a      	ldr	r2, [r7, #20]
 8005ba2:	621a      	str	r2, [r3, #32]
}
 8005ba4:	bf00      	nop
 8005ba6:	371c      	adds	r7, #28
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bae:	4770      	bx	lr
 8005bb0:	40012c00 	.word	0x40012c00
 8005bb4:	40014000 	.word	0x40014000
 8005bb8:	40014400 	.word	0x40014400
 8005bbc:	40014800 	.word	0x40014800

08005bc0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b087      	sub	sp, #28
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6a1b      	ldr	r3, [r3, #32]
 8005bce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6a1b      	ldr	r3, [r3, #32]
 8005bd4:	f023 0210 	bic.w	r2, r3, #16
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	699b      	ldr	r3, [r3, #24]
 8005be6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005bee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005bf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	021b      	lsls	r3, r3, #8
 8005c02:	68fa      	ldr	r2, [r7, #12]
 8005c04:	4313      	orrs	r3, r2
 8005c06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	f023 0320 	bic.w	r3, r3, #32
 8005c0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	011b      	lsls	r3, r3, #4
 8005c16:	697a      	ldr	r2, [r7, #20]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	4a24      	ldr	r2, [pc, #144]	@ (8005cb0 <TIM_OC2_SetConfig+0xf0>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d10d      	bne.n	8005c40 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	68db      	ldr	r3, [r3, #12]
 8005c30:	011b      	lsls	r3, r3, #4
 8005c32:	697a      	ldr	r2, [r7, #20]
 8005c34:	4313      	orrs	r3, r2
 8005c36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c3e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	4a1b      	ldr	r2, [pc, #108]	@ (8005cb0 <TIM_OC2_SetConfig+0xf0>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d00b      	beq.n	8005c60 <TIM_OC2_SetConfig+0xa0>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	4a1a      	ldr	r2, [pc, #104]	@ (8005cb4 <TIM_OC2_SetConfig+0xf4>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d007      	beq.n	8005c60 <TIM_OC2_SetConfig+0xa0>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	4a19      	ldr	r2, [pc, #100]	@ (8005cb8 <TIM_OC2_SetConfig+0xf8>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d003      	beq.n	8005c60 <TIM_OC2_SetConfig+0xa0>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	4a18      	ldr	r2, [pc, #96]	@ (8005cbc <TIM_OC2_SetConfig+0xfc>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d113      	bne.n	8005c88 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005c66:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005c6e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	695b      	ldr	r3, [r3, #20]
 8005c74:	009b      	lsls	r3, r3, #2
 8005c76:	693a      	ldr	r2, [r7, #16]
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	699b      	ldr	r3, [r3, #24]
 8005c80:	009b      	lsls	r3, r3, #2
 8005c82:	693a      	ldr	r2, [r7, #16]
 8005c84:	4313      	orrs	r3, r2
 8005c86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	693a      	ldr	r2, [r7, #16]
 8005c8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	68fa      	ldr	r2, [r7, #12]
 8005c92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	685a      	ldr	r2, [r3, #4]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	697a      	ldr	r2, [r7, #20]
 8005ca0:	621a      	str	r2, [r3, #32]
}
 8005ca2:	bf00      	nop
 8005ca4:	371c      	adds	r7, #28
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr
 8005cae:	bf00      	nop
 8005cb0:	40012c00 	.word	0x40012c00
 8005cb4:	40014000 	.word	0x40014000
 8005cb8:	40014400 	.word	0x40014400
 8005cbc:	40014800 	.word	0x40014800

08005cc0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b087      	sub	sp, #28
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
 8005cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6a1b      	ldr	r3, [r3, #32]
 8005cce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6a1b      	ldr	r3, [r3, #32]
 8005cd4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	69db      	ldr	r3, [r3, #28]
 8005ce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f023 0303 	bic.w	r3, r3, #3
 8005cfa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	68fa      	ldr	r2, [r7, #12]
 8005d02:	4313      	orrs	r3, r2
 8005d04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	021b      	lsls	r3, r3, #8
 8005d14:	697a      	ldr	r2, [r7, #20]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	4a23      	ldr	r2, [pc, #140]	@ (8005dac <TIM_OC3_SetConfig+0xec>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d10d      	bne.n	8005d3e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d28:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	68db      	ldr	r3, [r3, #12]
 8005d2e:	021b      	lsls	r3, r3, #8
 8005d30:	697a      	ldr	r2, [r7, #20]
 8005d32:	4313      	orrs	r3, r2
 8005d34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d3c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	4a1a      	ldr	r2, [pc, #104]	@ (8005dac <TIM_OC3_SetConfig+0xec>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d00b      	beq.n	8005d5e <TIM_OC3_SetConfig+0x9e>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	4a19      	ldr	r2, [pc, #100]	@ (8005db0 <TIM_OC3_SetConfig+0xf0>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d007      	beq.n	8005d5e <TIM_OC3_SetConfig+0x9e>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	4a18      	ldr	r2, [pc, #96]	@ (8005db4 <TIM_OC3_SetConfig+0xf4>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d003      	beq.n	8005d5e <TIM_OC3_SetConfig+0x9e>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	4a17      	ldr	r2, [pc, #92]	@ (8005db8 <TIM_OC3_SetConfig+0xf8>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d113      	bne.n	8005d86 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	695b      	ldr	r3, [r3, #20]
 8005d72:	011b      	lsls	r3, r3, #4
 8005d74:	693a      	ldr	r2, [r7, #16]
 8005d76:	4313      	orrs	r3, r2
 8005d78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	699b      	ldr	r3, [r3, #24]
 8005d7e:	011b      	lsls	r3, r3, #4
 8005d80:	693a      	ldr	r2, [r7, #16]
 8005d82:	4313      	orrs	r3, r2
 8005d84:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	693a      	ldr	r2, [r7, #16]
 8005d8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	68fa      	ldr	r2, [r7, #12]
 8005d90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	685a      	ldr	r2, [r3, #4]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	697a      	ldr	r2, [r7, #20]
 8005d9e:	621a      	str	r2, [r3, #32]
}
 8005da0:	bf00      	nop
 8005da2:	371c      	adds	r7, #28
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr
 8005dac:	40012c00 	.word	0x40012c00
 8005db0:	40014000 	.word	0x40014000
 8005db4:	40014400 	.word	0x40014400
 8005db8:	40014800 	.word	0x40014800

08005dbc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b087      	sub	sp, #28
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6a1b      	ldr	r3, [r3, #32]
 8005dca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6a1b      	ldr	r3, [r3, #32]
 8005dd0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	69db      	ldr	r3, [r3, #28]
 8005de2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005dea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005dee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005df6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	021b      	lsls	r3, r3, #8
 8005dfe:	68fa      	ldr	r2, [r7, #12]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	031b      	lsls	r3, r3, #12
 8005e12:	693a      	ldr	r2, [r7, #16]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	4a16      	ldr	r2, [pc, #88]	@ (8005e74 <TIM_OC4_SetConfig+0xb8>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d00b      	beq.n	8005e38 <TIM_OC4_SetConfig+0x7c>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	4a15      	ldr	r2, [pc, #84]	@ (8005e78 <TIM_OC4_SetConfig+0xbc>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d007      	beq.n	8005e38 <TIM_OC4_SetConfig+0x7c>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	4a14      	ldr	r2, [pc, #80]	@ (8005e7c <TIM_OC4_SetConfig+0xc0>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d003      	beq.n	8005e38 <TIM_OC4_SetConfig+0x7c>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	4a13      	ldr	r2, [pc, #76]	@ (8005e80 <TIM_OC4_SetConfig+0xc4>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d109      	bne.n	8005e4c <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e3e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	695b      	ldr	r3, [r3, #20]
 8005e44:	019b      	lsls	r3, r3, #6
 8005e46:	697a      	ldr	r2, [r7, #20]
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	697a      	ldr	r2, [r7, #20]
 8005e50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	68fa      	ldr	r2, [r7, #12]
 8005e56:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	685a      	ldr	r2, [r3, #4]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	693a      	ldr	r2, [r7, #16]
 8005e64:	621a      	str	r2, [r3, #32]
}
 8005e66:	bf00      	nop
 8005e68:	371c      	adds	r7, #28
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr
 8005e72:	bf00      	nop
 8005e74:	40012c00 	.word	0x40012c00
 8005e78:	40014000 	.word	0x40014000
 8005e7c:	40014400 	.word	0x40014400
 8005e80:	40014800 	.word	0x40014800

08005e84 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b087      	sub	sp, #28
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
 8005e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6a1b      	ldr	r3, [r3, #32]
 8005e92:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6a1b      	ldr	r3, [r3, #32]
 8005e98:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005eaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005eb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005eb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	68fa      	ldr	r2, [r7, #12]
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005ec8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	041b      	lsls	r3, r3, #16
 8005ed0:	693a      	ldr	r2, [r7, #16]
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	4a15      	ldr	r2, [pc, #84]	@ (8005f30 <TIM_OC5_SetConfig+0xac>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d00b      	beq.n	8005ef6 <TIM_OC5_SetConfig+0x72>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	4a14      	ldr	r2, [pc, #80]	@ (8005f34 <TIM_OC5_SetConfig+0xb0>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d007      	beq.n	8005ef6 <TIM_OC5_SetConfig+0x72>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	4a13      	ldr	r2, [pc, #76]	@ (8005f38 <TIM_OC5_SetConfig+0xb4>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d003      	beq.n	8005ef6 <TIM_OC5_SetConfig+0x72>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	4a12      	ldr	r2, [pc, #72]	@ (8005f3c <TIM_OC5_SetConfig+0xb8>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d109      	bne.n	8005f0a <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005efc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	695b      	ldr	r3, [r3, #20]
 8005f02:	021b      	lsls	r3, r3, #8
 8005f04:	697a      	ldr	r2, [r7, #20]
 8005f06:	4313      	orrs	r3, r2
 8005f08:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	697a      	ldr	r2, [r7, #20]
 8005f0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	68fa      	ldr	r2, [r7, #12]
 8005f14:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	685a      	ldr	r2, [r3, #4]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	693a      	ldr	r2, [r7, #16]
 8005f22:	621a      	str	r2, [r3, #32]
}
 8005f24:	bf00      	nop
 8005f26:	371c      	adds	r7, #28
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2e:	4770      	bx	lr
 8005f30:	40012c00 	.word	0x40012c00
 8005f34:	40014000 	.word	0x40014000
 8005f38:	40014400 	.word	0x40014400
 8005f3c:	40014800 	.word	0x40014800

08005f40 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b087      	sub	sp, #28
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6a1b      	ldr	r3, [r3, #32]
 8005f4e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6a1b      	ldr	r3, [r3, #32]
 8005f54:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	021b      	lsls	r3, r3, #8
 8005f7a:	68fa      	ldr	r2, [r7, #12]
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005f86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	689b      	ldr	r3, [r3, #8]
 8005f8c:	051b      	lsls	r3, r3, #20
 8005f8e:	693a      	ldr	r2, [r7, #16]
 8005f90:	4313      	orrs	r3, r2
 8005f92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	4a16      	ldr	r2, [pc, #88]	@ (8005ff0 <TIM_OC6_SetConfig+0xb0>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d00b      	beq.n	8005fb4 <TIM_OC6_SetConfig+0x74>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	4a15      	ldr	r2, [pc, #84]	@ (8005ff4 <TIM_OC6_SetConfig+0xb4>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d007      	beq.n	8005fb4 <TIM_OC6_SetConfig+0x74>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	4a14      	ldr	r2, [pc, #80]	@ (8005ff8 <TIM_OC6_SetConfig+0xb8>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d003      	beq.n	8005fb4 <TIM_OC6_SetConfig+0x74>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	4a13      	ldr	r2, [pc, #76]	@ (8005ffc <TIM_OC6_SetConfig+0xbc>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d109      	bne.n	8005fc8 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005fba:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	695b      	ldr	r3, [r3, #20]
 8005fc0:	029b      	lsls	r3, r3, #10
 8005fc2:	697a      	ldr	r2, [r7, #20]
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	697a      	ldr	r2, [r7, #20]
 8005fcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	68fa      	ldr	r2, [r7, #12]
 8005fd2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	685a      	ldr	r2, [r3, #4]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	693a      	ldr	r2, [r7, #16]
 8005fe0:	621a      	str	r2, [r3, #32]
}
 8005fe2:	bf00      	nop
 8005fe4:	371c      	adds	r7, #28
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fec:	4770      	bx	lr
 8005fee:	bf00      	nop
 8005ff0:	40012c00 	.word	0x40012c00
 8005ff4:	40014000 	.word	0x40014000
 8005ff8:	40014400 	.word	0x40014400
 8005ffc:	40014800 	.word	0x40014800

08006000 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006000:	b480      	push	{r7}
 8006002:	b087      	sub	sp, #28
 8006004:	af00      	add	r7, sp, #0
 8006006:	60f8      	str	r0, [r7, #12]
 8006008:	60b9      	str	r1, [r7, #8]
 800600a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6a1b      	ldr	r3, [r3, #32]
 8006010:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	6a1b      	ldr	r3, [r3, #32]
 8006016:	f023 0201 	bic.w	r2, r3, #1
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	699b      	ldr	r3, [r3, #24]
 8006022:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800602a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	011b      	lsls	r3, r3, #4
 8006030:	693a      	ldr	r2, [r7, #16]
 8006032:	4313      	orrs	r3, r2
 8006034:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	f023 030a 	bic.w	r3, r3, #10
 800603c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800603e:	697a      	ldr	r2, [r7, #20]
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	4313      	orrs	r3, r2
 8006044:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	693a      	ldr	r2, [r7, #16]
 800604a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	697a      	ldr	r2, [r7, #20]
 8006050:	621a      	str	r2, [r3, #32]
}
 8006052:	bf00      	nop
 8006054:	371c      	adds	r7, #28
 8006056:	46bd      	mov	sp, r7
 8006058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605c:	4770      	bx	lr

0800605e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800605e:	b480      	push	{r7}
 8006060:	b087      	sub	sp, #28
 8006062:	af00      	add	r7, sp, #0
 8006064:	60f8      	str	r0, [r7, #12]
 8006066:	60b9      	str	r1, [r7, #8]
 8006068:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	6a1b      	ldr	r3, [r3, #32]
 800606e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	6a1b      	ldr	r3, [r3, #32]
 8006074:	f023 0210 	bic.w	r2, r3, #16
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	699b      	ldr	r3, [r3, #24]
 8006080:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006088:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	031b      	lsls	r3, r3, #12
 800608e:	693a      	ldr	r2, [r7, #16]
 8006090:	4313      	orrs	r3, r2
 8006092:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800609a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	011b      	lsls	r3, r3, #4
 80060a0:	697a      	ldr	r2, [r7, #20]
 80060a2:	4313      	orrs	r3, r2
 80060a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	693a      	ldr	r2, [r7, #16]
 80060aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	697a      	ldr	r2, [r7, #20]
 80060b0:	621a      	str	r2, [r3, #32]
}
 80060b2:	bf00      	nop
 80060b4:	371c      	adds	r7, #28
 80060b6:	46bd      	mov	sp, r7
 80060b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060bc:	4770      	bx	lr

080060be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80060be:	b480      	push	{r7}
 80060c0:	b085      	sub	sp, #20
 80060c2:	af00      	add	r7, sp, #0
 80060c4:	6078      	str	r0, [r7, #4]
 80060c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80060d6:	683a      	ldr	r2, [r7, #0]
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	4313      	orrs	r3, r2
 80060dc:	f043 0307 	orr.w	r3, r3, #7
 80060e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	68fa      	ldr	r2, [r7, #12]
 80060e6:	609a      	str	r2, [r3, #8]
}
 80060e8:	bf00      	nop
 80060ea:	3714      	adds	r7, #20
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr

080060f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b087      	sub	sp, #28
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	60f8      	str	r0, [r7, #12]
 80060fc:	60b9      	str	r1, [r7, #8]
 80060fe:	607a      	str	r2, [r7, #4]
 8006100:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800610e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	021a      	lsls	r2, r3, #8
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	431a      	orrs	r2, r3
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	4313      	orrs	r3, r2
 800611c:	697a      	ldr	r2, [r7, #20]
 800611e:	4313      	orrs	r3, r2
 8006120:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	697a      	ldr	r2, [r7, #20]
 8006126:	609a      	str	r2, [r3, #8]
}
 8006128:	bf00      	nop
 800612a:	371c      	adds	r7, #28
 800612c:	46bd      	mov	sp, r7
 800612e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006132:	4770      	bx	lr

08006134 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006134:	b480      	push	{r7}
 8006136:	b087      	sub	sp, #28
 8006138:	af00      	add	r7, sp, #0
 800613a:	60f8      	str	r0, [r7, #12]
 800613c:	60b9      	str	r1, [r7, #8]
 800613e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	f003 031f 	and.w	r3, r3, #31
 8006146:	2201      	movs	r2, #1
 8006148:	fa02 f303 	lsl.w	r3, r2, r3
 800614c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	6a1a      	ldr	r2, [r3, #32]
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	43db      	mvns	r3, r3
 8006156:	401a      	ands	r2, r3
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	6a1a      	ldr	r2, [r3, #32]
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	f003 031f 	and.w	r3, r3, #31
 8006166:	6879      	ldr	r1, [r7, #4]
 8006168:	fa01 f303 	lsl.w	r3, r1, r3
 800616c:	431a      	orrs	r2, r3
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	621a      	str	r2, [r3, #32]
}
 8006172:	bf00      	nop
 8006174:	371c      	adds	r7, #28
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr
	...

08006180 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006180:	b480      	push	{r7}
 8006182:	b085      	sub	sp, #20
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
 8006188:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006190:	2b01      	cmp	r3, #1
 8006192:	d101      	bne.n	8006198 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006194:	2302      	movs	r3, #2
 8006196:	e04f      	b.n	8006238 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2201      	movs	r2, #1
 800619c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2202      	movs	r2, #2
 80061a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a21      	ldr	r2, [pc, #132]	@ (8006244 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d108      	bne.n	80061d4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80061c8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	68fa      	ldr	r2, [r7, #12]
 80061d0:	4313      	orrs	r3, r2
 80061d2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	68fa      	ldr	r2, [r7, #12]
 80061e2:	4313      	orrs	r3, r2
 80061e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	68fa      	ldr	r2, [r7, #12]
 80061ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a14      	ldr	r2, [pc, #80]	@ (8006244 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d009      	beq.n	800620c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006200:	d004      	beq.n	800620c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a10      	ldr	r2, [pc, #64]	@ (8006248 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d10c      	bne.n	8006226 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006212:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	68ba      	ldr	r2, [r7, #8]
 800621a:	4313      	orrs	r3, r2
 800621c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	68ba      	ldr	r2, [r7, #8]
 8006224:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2201      	movs	r2, #1
 800622a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2200      	movs	r2, #0
 8006232:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006236:	2300      	movs	r3, #0
}
 8006238:	4618      	mov	r0, r3
 800623a:	3714      	adds	r7, #20
 800623c:	46bd      	mov	sp, r7
 800623e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006242:	4770      	bx	lr
 8006244:	40012c00 	.word	0x40012c00
 8006248:	40014000 	.word	0x40014000

0800624c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b082      	sub	sp, #8
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d101      	bne.n	800625e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	e040      	b.n	80062e0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006262:	2b00      	cmp	r3, #0
 8006264:	d106      	bne.n	8006274 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2200      	movs	r2, #0
 800626a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f7fb fc92 	bl	8001b98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2224      	movs	r2, #36	@ 0x24
 8006278:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	681a      	ldr	r2, [r3, #0]
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f022 0201 	bic.w	r2, r2, #1
 8006288:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800628e:	2b00      	cmp	r3, #0
 8006290:	d002      	beq.n	8006298 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f000 f95e 	bl	8006554 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f000 f825 	bl	80062e8 <UART_SetConfig>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b01      	cmp	r3, #1
 80062a2:	d101      	bne.n	80062a8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80062a4:	2301      	movs	r3, #1
 80062a6:	e01b      	b.n	80062e0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	685a      	ldr	r2, [r3, #4]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80062b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	689a      	ldr	r2, [r3, #8]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80062c6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	681a      	ldr	r2, [r3, #0]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f042 0201 	orr.w	r2, r2, #1
 80062d6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80062d8:	6878      	ldr	r0, [r7, #4]
 80062da:	f000 f9dd 	bl	8006698 <UART_CheckIdleState>
 80062de:	4603      	mov	r3, r0
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3708      	adds	r7, #8
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd80      	pop	{r7, pc}

080062e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b088      	sub	sp, #32
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80062f0:	2300      	movs	r3, #0
 80062f2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	689a      	ldr	r2, [r3, #8]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	691b      	ldr	r3, [r3, #16]
 80062fc:	431a      	orrs	r2, r3
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	695b      	ldr	r3, [r3, #20]
 8006302:	431a      	orrs	r2, r3
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	69db      	ldr	r3, [r3, #28]
 8006308:	4313      	orrs	r3, r2
 800630a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	4b8a      	ldr	r3, [pc, #552]	@ (800653c <UART_SetConfig+0x254>)
 8006314:	4013      	ands	r3, r2
 8006316:	687a      	ldr	r2, [r7, #4]
 8006318:	6812      	ldr	r2, [r2, #0]
 800631a:	6979      	ldr	r1, [r7, #20]
 800631c:	430b      	orrs	r3, r1
 800631e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	68da      	ldr	r2, [r3, #12]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	430a      	orrs	r2, r1
 8006334:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	699b      	ldr	r3, [r3, #24]
 800633a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6a1b      	ldr	r3, [r3, #32]
 8006340:	697a      	ldr	r2, [r7, #20]
 8006342:	4313      	orrs	r3, r2
 8006344:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	697a      	ldr	r2, [r7, #20]
 8006356:	430a      	orrs	r2, r1
 8006358:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a78      	ldr	r2, [pc, #480]	@ (8006540 <UART_SetConfig+0x258>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d120      	bne.n	80063a6 <UART_SetConfig+0xbe>
 8006364:	4b77      	ldr	r3, [pc, #476]	@ (8006544 <UART_SetConfig+0x25c>)
 8006366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006368:	f003 0303 	and.w	r3, r3, #3
 800636c:	2b03      	cmp	r3, #3
 800636e:	d817      	bhi.n	80063a0 <UART_SetConfig+0xb8>
 8006370:	a201      	add	r2, pc, #4	@ (adr r2, 8006378 <UART_SetConfig+0x90>)
 8006372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006376:	bf00      	nop
 8006378:	08006389 	.word	0x08006389
 800637c:	08006395 	.word	0x08006395
 8006380:	0800639b 	.word	0x0800639b
 8006384:	0800638f 	.word	0x0800638f
 8006388:	2300      	movs	r3, #0
 800638a:	77fb      	strb	r3, [r7, #31]
 800638c:	e01d      	b.n	80063ca <UART_SetConfig+0xe2>
 800638e:	2302      	movs	r3, #2
 8006390:	77fb      	strb	r3, [r7, #31]
 8006392:	e01a      	b.n	80063ca <UART_SetConfig+0xe2>
 8006394:	2304      	movs	r3, #4
 8006396:	77fb      	strb	r3, [r7, #31]
 8006398:	e017      	b.n	80063ca <UART_SetConfig+0xe2>
 800639a:	2308      	movs	r3, #8
 800639c:	77fb      	strb	r3, [r7, #31]
 800639e:	e014      	b.n	80063ca <UART_SetConfig+0xe2>
 80063a0:	2310      	movs	r3, #16
 80063a2:	77fb      	strb	r3, [r7, #31]
 80063a4:	e011      	b.n	80063ca <UART_SetConfig+0xe2>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a67      	ldr	r2, [pc, #412]	@ (8006548 <UART_SetConfig+0x260>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d102      	bne.n	80063b6 <UART_SetConfig+0xce>
 80063b0:	2300      	movs	r3, #0
 80063b2:	77fb      	strb	r3, [r7, #31]
 80063b4:	e009      	b.n	80063ca <UART_SetConfig+0xe2>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a64      	ldr	r2, [pc, #400]	@ (800654c <UART_SetConfig+0x264>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d102      	bne.n	80063c6 <UART_SetConfig+0xde>
 80063c0:	2300      	movs	r3, #0
 80063c2:	77fb      	strb	r3, [r7, #31]
 80063c4:	e001      	b.n	80063ca <UART_SetConfig+0xe2>
 80063c6:	2310      	movs	r3, #16
 80063c8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	69db      	ldr	r3, [r3, #28]
 80063ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063d2:	d15a      	bne.n	800648a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 80063d4:	7ffb      	ldrb	r3, [r7, #31]
 80063d6:	2b08      	cmp	r3, #8
 80063d8:	d827      	bhi.n	800642a <UART_SetConfig+0x142>
 80063da:	a201      	add	r2, pc, #4	@ (adr r2, 80063e0 <UART_SetConfig+0xf8>)
 80063dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063e0:	08006405 	.word	0x08006405
 80063e4:	0800640d 	.word	0x0800640d
 80063e8:	08006415 	.word	0x08006415
 80063ec:	0800642b 	.word	0x0800642b
 80063f0:	0800641b 	.word	0x0800641b
 80063f4:	0800642b 	.word	0x0800642b
 80063f8:	0800642b 	.word	0x0800642b
 80063fc:	0800642b 	.word	0x0800642b
 8006400:	08006423 	.word	0x08006423
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006404:	f7fe f9c8 	bl	8004798 <HAL_RCC_GetPCLK1Freq>
 8006408:	61b8      	str	r0, [r7, #24]
        break;
 800640a:	e013      	b.n	8006434 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800640c:	f7fe f9e6 	bl	80047dc <HAL_RCC_GetPCLK2Freq>
 8006410:	61b8      	str	r0, [r7, #24]
        break;
 8006412:	e00f      	b.n	8006434 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006414:	4b4e      	ldr	r3, [pc, #312]	@ (8006550 <UART_SetConfig+0x268>)
 8006416:	61bb      	str	r3, [r7, #24]
        break;
 8006418:	e00c      	b.n	8006434 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800641a:	f7fe f95d 	bl	80046d8 <HAL_RCC_GetSysClockFreq>
 800641e:	61b8      	str	r0, [r7, #24]
        break;
 8006420:	e008      	b.n	8006434 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006422:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006426:	61bb      	str	r3, [r7, #24]
        break;
 8006428:	e004      	b.n	8006434 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800642a:	2300      	movs	r3, #0
 800642c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800642e:	2301      	movs	r3, #1
 8006430:	77bb      	strb	r3, [r7, #30]
        break;
 8006432:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006434:	69bb      	ldr	r3, [r7, #24]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d074      	beq.n	8006524 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800643a:	69bb      	ldr	r3, [r7, #24]
 800643c:	005a      	lsls	r2, r3, #1
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	085b      	lsrs	r3, r3, #1
 8006444:	441a      	add	r2, r3
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	fbb2 f3f3 	udiv	r3, r2, r3
 800644e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006450:	693b      	ldr	r3, [r7, #16]
 8006452:	2b0f      	cmp	r3, #15
 8006454:	d916      	bls.n	8006484 <UART_SetConfig+0x19c>
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800645c:	d212      	bcs.n	8006484 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800645e:	693b      	ldr	r3, [r7, #16]
 8006460:	b29b      	uxth	r3, r3
 8006462:	f023 030f 	bic.w	r3, r3, #15
 8006466:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	085b      	lsrs	r3, r3, #1
 800646c:	b29b      	uxth	r3, r3
 800646e:	f003 0307 	and.w	r3, r3, #7
 8006472:	b29a      	uxth	r2, r3
 8006474:	89fb      	ldrh	r3, [r7, #14]
 8006476:	4313      	orrs	r3, r2
 8006478:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	89fa      	ldrh	r2, [r7, #14]
 8006480:	60da      	str	r2, [r3, #12]
 8006482:	e04f      	b.n	8006524 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006484:	2301      	movs	r3, #1
 8006486:	77bb      	strb	r3, [r7, #30]
 8006488:	e04c      	b.n	8006524 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800648a:	7ffb      	ldrb	r3, [r7, #31]
 800648c:	2b08      	cmp	r3, #8
 800648e:	d828      	bhi.n	80064e2 <UART_SetConfig+0x1fa>
 8006490:	a201      	add	r2, pc, #4	@ (adr r2, 8006498 <UART_SetConfig+0x1b0>)
 8006492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006496:	bf00      	nop
 8006498:	080064bd 	.word	0x080064bd
 800649c:	080064c5 	.word	0x080064c5
 80064a0:	080064cd 	.word	0x080064cd
 80064a4:	080064e3 	.word	0x080064e3
 80064a8:	080064d3 	.word	0x080064d3
 80064ac:	080064e3 	.word	0x080064e3
 80064b0:	080064e3 	.word	0x080064e3
 80064b4:	080064e3 	.word	0x080064e3
 80064b8:	080064db 	.word	0x080064db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064bc:	f7fe f96c 	bl	8004798 <HAL_RCC_GetPCLK1Freq>
 80064c0:	61b8      	str	r0, [r7, #24]
        break;
 80064c2:	e013      	b.n	80064ec <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064c4:	f7fe f98a 	bl	80047dc <HAL_RCC_GetPCLK2Freq>
 80064c8:	61b8      	str	r0, [r7, #24]
        break;
 80064ca:	e00f      	b.n	80064ec <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064cc:	4b20      	ldr	r3, [pc, #128]	@ (8006550 <UART_SetConfig+0x268>)
 80064ce:	61bb      	str	r3, [r7, #24]
        break;
 80064d0:	e00c      	b.n	80064ec <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064d2:	f7fe f901 	bl	80046d8 <HAL_RCC_GetSysClockFreq>
 80064d6:	61b8      	str	r0, [r7, #24]
        break;
 80064d8:	e008      	b.n	80064ec <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064de:	61bb      	str	r3, [r7, #24]
        break;
 80064e0:	e004      	b.n	80064ec <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80064e2:	2300      	movs	r3, #0
 80064e4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	77bb      	strb	r3, [r7, #30]
        break;
 80064ea:	bf00      	nop
    }

    if (pclk != 0U)
 80064ec:	69bb      	ldr	r3, [r7, #24]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d018      	beq.n	8006524 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	085a      	lsrs	r2, r3, #1
 80064f8:	69bb      	ldr	r3, [r7, #24]
 80064fa:	441a      	add	r2, r3
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	fbb2 f3f3 	udiv	r3, r2, r3
 8006504:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006506:	693b      	ldr	r3, [r7, #16]
 8006508:	2b0f      	cmp	r3, #15
 800650a:	d909      	bls.n	8006520 <UART_SetConfig+0x238>
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006512:	d205      	bcs.n	8006520 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	b29a      	uxth	r2, r3
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	60da      	str	r2, [r3, #12]
 800651e:	e001      	b.n	8006524 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2200      	movs	r2, #0
 8006528:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2200      	movs	r2, #0
 800652e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006530:	7fbb      	ldrb	r3, [r7, #30]
}
 8006532:	4618      	mov	r0, r3
 8006534:	3720      	adds	r7, #32
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}
 800653a:	bf00      	nop
 800653c:	efff69f3 	.word	0xefff69f3
 8006540:	40013800 	.word	0x40013800
 8006544:	40021000 	.word	0x40021000
 8006548:	40004400 	.word	0x40004400
 800654c:	40004800 	.word	0x40004800
 8006550:	007a1200 	.word	0x007a1200

08006554 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006554:	b480      	push	{r7}
 8006556:	b083      	sub	sp, #12
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006560:	f003 0308 	and.w	r3, r3, #8
 8006564:	2b00      	cmp	r3, #0
 8006566:	d00a      	beq.n	800657e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	685b      	ldr	r3, [r3, #4]
 800656e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	430a      	orrs	r2, r1
 800657c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006582:	f003 0301 	and.w	r3, r3, #1
 8006586:	2b00      	cmp	r3, #0
 8006588:	d00a      	beq.n	80065a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	430a      	orrs	r2, r1
 800659e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a4:	f003 0302 	and.w	r3, r3, #2
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d00a      	beq.n	80065c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	430a      	orrs	r2, r1
 80065c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065c6:	f003 0304 	and.w	r3, r3, #4
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d00a      	beq.n	80065e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	430a      	orrs	r2, r1
 80065e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065e8:	f003 0310 	and.w	r3, r3, #16
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d00a      	beq.n	8006606 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	689b      	ldr	r3, [r3, #8]
 80065f6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	430a      	orrs	r2, r1
 8006604:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800660a:	f003 0320 	and.w	r3, r3, #32
 800660e:	2b00      	cmp	r3, #0
 8006610:	d00a      	beq.n	8006628 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	430a      	orrs	r2, r1
 8006626:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800662c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006630:	2b00      	cmp	r3, #0
 8006632:	d01a      	beq.n	800666a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	430a      	orrs	r2, r1
 8006648:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800664e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006652:	d10a      	bne.n	800666a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	430a      	orrs	r2, r1
 8006668:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800666e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006672:	2b00      	cmp	r3, #0
 8006674:	d00a      	beq.n	800668c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	430a      	orrs	r2, r1
 800668a:	605a      	str	r2, [r3, #4]
  }
}
 800668c:	bf00      	nop
 800668e:	370c      	adds	r7, #12
 8006690:	46bd      	mov	sp, r7
 8006692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006696:	4770      	bx	lr

08006698 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b098      	sub	sp, #96	@ 0x60
 800669c:	af02      	add	r7, sp, #8
 800669e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2200      	movs	r2, #0
 80066a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80066a8:	f7fb fb8a 	bl	8001dc0 <HAL_GetTick>
 80066ac:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f003 0308 	and.w	r3, r3, #8
 80066b8:	2b08      	cmp	r3, #8
 80066ba:	d12e      	bne.n	800671a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80066c0:	9300      	str	r3, [sp, #0]
 80066c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80066c4:	2200      	movs	r2, #0
 80066c6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f000 f88c 	bl	80067e8 <UART_WaitOnFlagUntilTimeout>
 80066d0:	4603      	mov	r3, r0
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d021      	beq.n	800671a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066de:	e853 3f00 	ldrex	r3, [r3]
 80066e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80066e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	461a      	mov	r2, r3
 80066f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80066f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80066f6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80066fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80066fc:	e841 2300 	strex	r3, r2, [r1]
 8006700:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006702:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006704:	2b00      	cmp	r3, #0
 8006706:	d1e6      	bne.n	80066d6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2220      	movs	r2, #32
 800670c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006716:	2303      	movs	r3, #3
 8006718:	e062      	b.n	80067e0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f003 0304 	and.w	r3, r3, #4
 8006724:	2b04      	cmp	r3, #4
 8006726:	d149      	bne.n	80067bc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006728:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800672c:	9300      	str	r3, [sp, #0]
 800672e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006730:	2200      	movs	r2, #0
 8006732:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f000 f856 	bl	80067e8 <UART_WaitOnFlagUntilTimeout>
 800673c:	4603      	mov	r3, r0
 800673e:	2b00      	cmp	r3, #0
 8006740:	d03c      	beq.n	80067bc <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800674a:	e853 3f00 	ldrex	r3, [r3]
 800674e:	623b      	str	r3, [r7, #32]
   return(result);
 8006750:	6a3b      	ldr	r3, [r7, #32]
 8006752:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006756:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	461a      	mov	r2, r3
 800675e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006760:	633b      	str	r3, [r7, #48]	@ 0x30
 8006762:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006764:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006766:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006768:	e841 2300 	strex	r3, r2, [r1]
 800676c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800676e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006770:	2b00      	cmp	r3, #0
 8006772:	d1e6      	bne.n	8006742 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	3308      	adds	r3, #8
 800677a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	e853 3f00 	ldrex	r3, [r3]
 8006782:	60fb      	str	r3, [r7, #12]
   return(result);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f023 0301 	bic.w	r3, r3, #1
 800678a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	3308      	adds	r3, #8
 8006792:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006794:	61fa      	str	r2, [r7, #28]
 8006796:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006798:	69b9      	ldr	r1, [r7, #24]
 800679a:	69fa      	ldr	r2, [r7, #28]
 800679c:	e841 2300 	strex	r3, r2, [r1]
 80067a0:	617b      	str	r3, [r7, #20]
   return(result);
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d1e5      	bne.n	8006774 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2220      	movs	r2, #32
 80067ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067b8:	2303      	movs	r3, #3
 80067ba:	e011      	b.n	80067e0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2220      	movs	r2, #32
 80067c0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2220      	movs	r2, #32
 80067c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2200      	movs	r2, #0
 80067ce:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2200      	movs	r2, #0
 80067d4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2200      	movs	r2, #0
 80067da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80067de:	2300      	movs	r3, #0
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3758      	adds	r7, #88	@ 0x58
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}

080067e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b084      	sub	sp, #16
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	60f8      	str	r0, [r7, #12]
 80067f0:	60b9      	str	r1, [r7, #8]
 80067f2:	603b      	str	r3, [r7, #0]
 80067f4:	4613      	mov	r3, r2
 80067f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067f8:	e04f      	b.n	800689a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067fa:	69bb      	ldr	r3, [r7, #24]
 80067fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006800:	d04b      	beq.n	800689a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006802:	f7fb fadd 	bl	8001dc0 <HAL_GetTick>
 8006806:	4602      	mov	r2, r0
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	1ad3      	subs	r3, r2, r3
 800680c:	69ba      	ldr	r2, [r7, #24]
 800680e:	429a      	cmp	r2, r3
 8006810:	d302      	bcc.n	8006818 <UART_WaitOnFlagUntilTimeout+0x30>
 8006812:	69bb      	ldr	r3, [r7, #24]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d101      	bne.n	800681c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006818:	2303      	movs	r3, #3
 800681a:	e04e      	b.n	80068ba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f003 0304 	and.w	r3, r3, #4
 8006826:	2b00      	cmp	r3, #0
 8006828:	d037      	beq.n	800689a <UART_WaitOnFlagUntilTimeout+0xb2>
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	2b80      	cmp	r3, #128	@ 0x80
 800682e:	d034      	beq.n	800689a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	2b40      	cmp	r3, #64	@ 0x40
 8006834:	d031      	beq.n	800689a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	69db      	ldr	r3, [r3, #28]
 800683c:	f003 0308 	and.w	r3, r3, #8
 8006840:	2b08      	cmp	r3, #8
 8006842:	d110      	bne.n	8006866 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	2208      	movs	r2, #8
 800684a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800684c:	68f8      	ldr	r0, [r7, #12]
 800684e:	f000 f838 	bl	80068c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2208      	movs	r2, #8
 8006856:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2200      	movs	r2, #0
 800685e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006862:	2301      	movs	r3, #1
 8006864:	e029      	b.n	80068ba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	69db      	ldr	r3, [r3, #28]
 800686c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006870:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006874:	d111      	bne.n	800689a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800687e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006880:	68f8      	ldr	r0, [r7, #12]
 8006882:	f000 f81e 	bl	80068c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2220      	movs	r2, #32
 800688a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	2200      	movs	r2, #0
 8006892:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006896:	2303      	movs	r3, #3
 8006898:	e00f      	b.n	80068ba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	69da      	ldr	r2, [r3, #28]
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	4013      	ands	r3, r2
 80068a4:	68ba      	ldr	r2, [r7, #8]
 80068a6:	429a      	cmp	r2, r3
 80068a8:	bf0c      	ite	eq
 80068aa:	2301      	moveq	r3, #1
 80068ac:	2300      	movne	r3, #0
 80068ae:	b2db      	uxtb	r3, r3
 80068b0:	461a      	mov	r2, r3
 80068b2:	79fb      	ldrb	r3, [r7, #7]
 80068b4:	429a      	cmp	r2, r3
 80068b6:	d0a0      	beq.n	80067fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80068b8:	2300      	movs	r3, #0
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3710      	adds	r7, #16
 80068be:	46bd      	mov	sp, r7
 80068c0:	bd80      	pop	{r7, pc}

080068c2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80068c2:	b480      	push	{r7}
 80068c4:	b095      	sub	sp, #84	@ 0x54
 80068c6:	af00      	add	r7, sp, #0
 80068c8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068d2:	e853 3f00 	ldrex	r3, [r3]
 80068d6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80068d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80068de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	461a      	mov	r2, r3
 80068e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068e8:	643b      	str	r3, [r7, #64]	@ 0x40
 80068ea:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80068ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80068f0:	e841 2300 	strex	r3, r2, [r1]
 80068f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80068f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d1e6      	bne.n	80068ca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	3308      	adds	r3, #8
 8006902:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006904:	6a3b      	ldr	r3, [r7, #32]
 8006906:	e853 3f00 	ldrex	r3, [r3]
 800690a:	61fb      	str	r3, [r7, #28]
   return(result);
 800690c:	69fb      	ldr	r3, [r7, #28]
 800690e:	f023 0301 	bic.w	r3, r3, #1
 8006912:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	3308      	adds	r3, #8
 800691a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800691c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800691e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006920:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006922:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006924:	e841 2300 	strex	r3, r2, [r1]
 8006928:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800692a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800692c:	2b00      	cmp	r3, #0
 800692e:	d1e5      	bne.n	80068fc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006934:	2b01      	cmp	r3, #1
 8006936:	d118      	bne.n	800696a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	e853 3f00 	ldrex	r3, [r3]
 8006944:	60bb      	str	r3, [r7, #8]
   return(result);
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	f023 0310 	bic.w	r3, r3, #16
 800694c:	647b      	str	r3, [r7, #68]	@ 0x44
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	461a      	mov	r2, r3
 8006954:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006956:	61bb      	str	r3, [r7, #24]
 8006958:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800695a:	6979      	ldr	r1, [r7, #20]
 800695c:	69ba      	ldr	r2, [r7, #24]
 800695e:	e841 2300 	strex	r3, r2, [r1]
 8006962:	613b      	str	r3, [r7, #16]
   return(result);
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d1e6      	bne.n	8006938 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2220      	movs	r2, #32
 800696e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2200      	movs	r2, #0
 8006976:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2200      	movs	r2, #0
 800697c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800697e:	bf00      	nop
 8006980:	3754      	adds	r7, #84	@ 0x54
 8006982:	46bd      	mov	sp, r7
 8006984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006988:	4770      	bx	lr

0800698a <memset>:
 800698a:	4402      	add	r2, r0
 800698c:	4603      	mov	r3, r0
 800698e:	4293      	cmp	r3, r2
 8006990:	d100      	bne.n	8006994 <memset+0xa>
 8006992:	4770      	bx	lr
 8006994:	f803 1b01 	strb.w	r1, [r3], #1
 8006998:	e7f9      	b.n	800698e <memset+0x4>
	...

0800699c <__libc_init_array>:
 800699c:	b570      	push	{r4, r5, r6, lr}
 800699e:	4d0d      	ldr	r5, [pc, #52]	@ (80069d4 <__libc_init_array+0x38>)
 80069a0:	4c0d      	ldr	r4, [pc, #52]	@ (80069d8 <__libc_init_array+0x3c>)
 80069a2:	1b64      	subs	r4, r4, r5
 80069a4:	10a4      	asrs	r4, r4, #2
 80069a6:	2600      	movs	r6, #0
 80069a8:	42a6      	cmp	r6, r4
 80069aa:	d109      	bne.n	80069c0 <__libc_init_array+0x24>
 80069ac:	4d0b      	ldr	r5, [pc, #44]	@ (80069dc <__libc_init_array+0x40>)
 80069ae:	4c0c      	ldr	r4, [pc, #48]	@ (80069e0 <__libc_init_array+0x44>)
 80069b0:	f000 f818 	bl	80069e4 <_init>
 80069b4:	1b64      	subs	r4, r4, r5
 80069b6:	10a4      	asrs	r4, r4, #2
 80069b8:	2600      	movs	r6, #0
 80069ba:	42a6      	cmp	r6, r4
 80069bc:	d105      	bne.n	80069ca <__libc_init_array+0x2e>
 80069be:	bd70      	pop	{r4, r5, r6, pc}
 80069c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80069c4:	4798      	blx	r3
 80069c6:	3601      	adds	r6, #1
 80069c8:	e7ee      	b.n	80069a8 <__libc_init_array+0xc>
 80069ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80069ce:	4798      	blx	r3
 80069d0:	3601      	adds	r6, #1
 80069d2:	e7f2      	b.n	80069ba <__libc_init_array+0x1e>
 80069d4:	08006a48 	.word	0x08006a48
 80069d8:	08006a48 	.word	0x08006a48
 80069dc:	08006a48 	.word	0x08006a48
 80069e0:	08006a4c 	.word	0x08006a4c

080069e4 <_init>:
 80069e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069e6:	bf00      	nop
 80069e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069ea:	bc08      	pop	{r3}
 80069ec:	469e      	mov	lr, r3
 80069ee:	4770      	bx	lr

080069f0 <_fini>:
 80069f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069f2:	bf00      	nop
 80069f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069f6:	bc08      	pop	{r3}
 80069f8:	469e      	mov	lr, r3
 80069fa:	4770      	bx	lr
