# Async RISCV
Verilog model of an asynchronous RISCV CPU

## To do
 - Use branches for developments
 - [ ] Testbench
 - [ ] Delay modelling
 - [ ] Control signals
 	- [ ] Add latches
 - [ ] Synthesis

## Contributors
 - [Mukhesh Pugalendhi](https://github.com/mukheshpugal)
 - [Kaousheik](https://github.com/kaousheik)
