#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Dec 16 20:09:07 2023
# Process ID: 272457
# Current directory: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware
# Command line: vivado
# Log file: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/vivado.log
# Journal file: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/vivado.jou
# Running On: idris-HP-EliteBook-840-G3, OS: Linux, CPU Frequency: 2900.000 MHz, CPU Physical cores: 2, Host memory: 16640 MB
#-----------------------------------------------------------
start_gui
open_project /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd}
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {104.759} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {250.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.000} \
] [get_bd_cells clk_wiz_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_out1]
endgroup
set_property name system_clk [get_bd_ports clk_out1_0]
validate_bd_design
save_bd_design
make_wrapper -files [get_files /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd] -top
open_bd_design {/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_1
endgroup
set_property -dict [list \
  CONFIG.RD_CMD_OPTIMIZATION {1} \
  CONFIG.SINGLE_PORT_BRAM {1} \
] [get_bd_cells axi_bram_ctrl_1]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
endgroup
set_property name wgt [get_bd_intf_ports BRAM_PORTA_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
regenerate_bd_layout
validate_bd_design
startgroup
set_property CONFIG.PROTOCOL {AXI4LITE} [get_bd_cells axi_bram_ctrl_1]
endgroup
validate_bd_design
startgroup
set_property CONFIG.RD_CMD_OPTIMIZATION {0} [get_bd_cells axi_bram_ctrl_1]
endgroup
regenerate_bd_layout
validate_bd_design
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTA] [get_bd_intf_ports wgt]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
endgroup
set_property name wgt [get_bd_intf_ports BRAM_PORTA_0]
validate_bd_design
regenerate_bd_layout
make_wrapper -files [get_files /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd] -top
startgroup
make_bd_pins_external  [get_bd_pins rst_ps7_0_50M/mb_reset]
endgroup
set_property name system_rst [get_bd_ports mb_reset_0]
set_property CONFIG.ASSOCIATED_RESET {system_rst} [get_bd_ports /system_clk]
validate_bd_design
make_wrapper -files [get_files /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd] -top
add_files {/home/idris/projects/FPGA_VISION/NN_SHIFT/top/mnist_nn.v /home/idris/projects/FPGA_VISION/NN_SHIFT/top/conv_2d_top.sv}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top conv_2d_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd}
open_bd_design {/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd}
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {109.241} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} \
] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run system_wrapper_clk_wiz_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_bd_design {/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd}
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd}
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {124.615} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} \
] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run system_wrapper_clk_wiz_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd}
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {196.156} \
  CONFIG.CLKOUT1_PHASE_ERROR {235.870} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {175.000} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {40.250} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.750} \
  CONFIG.MMCM_DIVCLK_DIVIDE {5} \
] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run system_wrapper_clk_wiz_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd}
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {119.348} \
  CONFIG.CLKOUT1_PHASE_ERROR {96.948} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125.000} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.000} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run system_wrapper_clk_wiz_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd}
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {124.615} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} \
] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run system_wrapper_clk_wiz_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_bd_design {/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd}
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_ports FIXED_IO]
startgroup
set_property -dict [list \
  CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
regenerate_bd_layout
make_wrapper -files [get_files /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd] -top
reset_run system_wrapper_processing_system7_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_bd_design {/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd}
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_bram_ctrl_1/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins debug_bridge_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins gpio_ins/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins gpio_outs/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
endgroup
startgroup
set_property CONFIG.PCW_EN_CLK1_PORT {0} [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {Custom} Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
delete_bd_objs [get_bd_nets clock_rtl_1] [get_bd_ports clock_rtl]
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0]
validate_bd_design
startgroup
set_property CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run system_wrapper_processing_system7_0_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_0]
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {100.0} \
  CONFIG.CLKOUT1_DRIVES {BUFGCE} \
  CONFIG.CLKOUT1_JITTER {130.958} \
  CONFIG.CLKOUT1_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT2_DRIVES {BUFGCE} \
  CONFIG.CLKOUT3_DRIVES {BUFGCE} \
  CONFIG.CLKOUT4_DRIVES {BUFGCE} \
  CONFIG.CLKOUT5_DRIVES {BUFGCE} \
  CONFIG.CLKOUT6_DRIVES {BUFGCE} \
  CONFIG.CLKOUT7_DRIVES {BUFGCE} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} \
  CONFIG.MMCM_CLKIN1_PERIOD {10.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.USE_PHASE_ALIGNMENT {true} \
  CONFIG.USE_SAFE_CLOCK_STARTUP {true} \
] [get_bd_cells clk_wiz_0]
endgroup
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1] [get_bd_cells clk_wiz_0]
startgroup
set_property -dict [list \
  CONFIG.PCW_EN_CLK1_PORT {1} \
  CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {100} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_ports system_clk] [get_bd_pins processing_system7_0/FCLK_CLK1]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
validate_bd_design
reset_run system_wrapper_processing_system7_0_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
startgroup
set_property CONFIG.PCW_EN_CLK1_PORT {0} [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
endgroup
connect_bd_net [get_bd_ports system_clk] [get_bd_pins clk_wiz_0/clk_out1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz_0/reset]
endgroup
regenerate_bd_layout -routing
set_property location {4.5 1394 690} [get_bd_cells clk_wiz_0]
regenerate_bd_layout -routing
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_ports reset_rtl]
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_ports sys_clock]
regenerate_bd_layout -routing
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins clk_wiz_0/reset] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/locked]
endgroup
regenerate_bd_layout -routing
startgroup
set_property CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run system_wrapper_processing_system7_0_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 4
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
connect_bd_net [get_bd_pins rst_ps7_0_50M/mb_reset] [get_bd_pins clk_wiz_0/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_ps7_0_50M/ext_reset_in]
validate_bd_design
save_bd_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_bd_design {/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd}
set_property name convo_clock [get_bd_ports system_clk]
save_bd_design
make_wrapper -files [get_files /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd] -top
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd]
refresh_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
open_bd_design {/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd}
open_bd_design {/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd}
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {154.207} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.000} \
] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run system_wrapper_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd]
refresh_design
open_bd_design {/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd}
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {153.106} \
  CONFIG.CLKOUT1_PHASE_ERROR {159.814} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {110.000} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {20.625} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {9.375} \
] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run system_wrapper_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/conv_2d_top.xsa
open_bd_design {/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.srcs/sources_1/bd/system_wrapper/system_wrapper.bd}
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {162.035} \
  CONFIG.CLKOUT1_PHASE_ERROR {164.985} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} \
] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run system_wrapper_clk_wiz_0_0_synth_1
