{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610622920855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610622920855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 14 12:15:20 2021 " "Processing started: Thu Jan 14 12:15:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610622920855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610622920855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off helo -c helo " "Command: quartus_map --read_settings_files=on --write_settings_files=off helo -c helo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610622920855 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1610622921096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file helo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 helo-Behavior " "Found design unit 1: helo-Behavior" {  } { { "helo.vhd" "" { Text "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/helo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610622921413 ""} { "Info" "ISGN_ENTITY_NAME" "1 helo " "Found entity 1: helo" {  } { { "helo.vhd" "" { Text "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/helo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610622921413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610622921413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helo_scheme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file helo_scheme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 helo_SCHEME " "Found entity 1: helo_SCHEME" {  } { { "helo_SCHEME.bdf" "" { Schematic "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/helo_SCHEME.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610622921414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610622921414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porte_nand_scheme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file porte_nand_scheme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Porte_NAND_SCHEME " "Found entity 1: Porte_NAND_SCHEME" {  } { { "Porte_NAND_SCHEME.bdf" "" { Schematic "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/Porte_NAND_SCHEME.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610622921415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610622921415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LAB1 " "Found entity 1: LAB1" {  } { { "LAB1.bdf" "" { Schematic "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/LAB1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610622921416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610622921416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switch_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_led-Behavior " "Found design unit 1: switch_led-Behavior" {  } { { "switch_led.vhd" "" { Text "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/switch_led.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610622921418 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_led " "Found entity 1: switch_led" {  } { { "switch_led.vhd" "" { Text "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/switch_led.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610622921418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610622921418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porte_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porte_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porte_NAND-a " "Found design unit 1: Porte_NAND-a" {  } { { "Porte_NAND.vhd" "" { Text "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/Porte_NAND.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610622921419 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porte_NAND " "Found entity 1: Porte_NAND" {  } { { "Porte_NAND.vhd" "" { Text "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/Porte_NAND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610622921419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610622921419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-Behavior " "Found design unit 1: mux21-Behavior" {  } { { "mux21.vhd" "" { Text "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/mux21.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610622921420 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/mux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610622921420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610622921420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_scheme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux21_scheme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_SCHEME " "Found entity 1: mux21_SCHEME" {  } { { "mux21_SCHEME.bdf" "" { Schematic "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/mux21_SCHEME.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610622921421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610622921421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controleur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controleur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleur-Behavior " "Found design unit 1: controleur-Behavior" {  } { { "controleur.vhd" "" { Text "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/controleur.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610622921423 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleur " "Found entity 1: controleur" {  } { { "controleur.vhd" "" { Text "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/controleur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610622921423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610622921423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controleur_scheme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controleur_scheme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controleur_SCHEME " "Found entity 1: controleur_SCHEME" {  } { { "controleur_SCHEME.bdf" "" { Schematic "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/controleur_SCHEME.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610622921427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610622921427 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controleur_SCHEME " "Elaborating entity \"controleur_SCHEME\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1610622921448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helo helo:inst2 " "Elaborating entity \"helo\" for hierarchy \"helo:inst2\"" {  } { { "controleur_SCHEME.bdf" "inst2" { Schematic "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/controleur_SCHEME.bdf" { { 96 504 656 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610622921459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleur controleur:inst " "Elaborating entity \"controleur\" for hierarchy \"controleur:inst\"" {  } { { "controleur_SCHEME.bdf" "inst" { Schematic "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/controleur_SCHEME.bdf" { { 192 200 352 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610622921462 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S1\[5\] GND " "Pin \"S1\[5\]\" is stuck at GND" {  } { { "controleur_SCHEME.bdf" "" { Schematic "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/controleur_SCHEME.bdf" { { 120 688 864 136 "S1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610622921686 "|controleur_SCHEME|S1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S1\[4\] GND " "Pin \"S1\[4\]\" is stuck at GND" {  } { { "controleur_SCHEME.bdf" "" { Schematic "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/controleur_SCHEME.bdf" { { 120 688 864 136 "S1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610622921686 "|controleur_SCHEME|S1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S2\[5\] GND " "Pin \"S2\[5\]\" is stuck at GND" {  } { { "controleur_SCHEME.bdf" "" { Schematic "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/controleur_SCHEME.bdf" { { 224 688 864 240 "S2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610622921686 "|controleur_SCHEME|S2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S2\[4\] GND " "Pin \"S2\[4\]\" is stuck at GND" {  } { { "controleur_SCHEME.bdf" "" { Schematic "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/controleur_SCHEME.bdf" { { 224 688 864 240 "S2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610622921686 "|controleur_SCHEME|S2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S3\[5\] GND " "Pin \"S3\[5\]\" is stuck at GND" {  } { { "controleur_SCHEME.bdf" "" { Schematic "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/controleur_SCHEME.bdf" { { 328 696 872 344 "S3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610622921686 "|controleur_SCHEME|S3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S3\[4\] GND " "Pin \"S3\[4\]\" is stuck at GND" {  } { { "controleur_SCHEME.bdf" "" { Schematic "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/controleur_SCHEME.bdf" { { 328 696 872 344 "S3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610622921686 "|controleur_SCHEME|S3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S4\[5\] GND " "Pin \"S4\[5\]\" is stuck at GND" {  } { { "controleur_SCHEME.bdf" "" { Schematic "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/controleur_SCHEME.bdf" { { 432 704 880 448 "S4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610622921686 "|controleur_SCHEME|S4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S4\[4\] GND " "Pin \"S4\[4\]\" is stuck at GND" {  } { { "controleur_SCHEME.bdf" "" { Schematic "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/controleur_SCHEME.bdf" { { 432 704 880 448 "S4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610622921686 "|controleur_SCHEME|S4[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1610622921686 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1610622921766 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610622921766 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1610622921782 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1610622921782 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1610622921782 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1610622921782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610622921797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 14 12:15:21 2021 " "Processing ended: Thu Jan 14 12:15:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610622921797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610622921797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610622921797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610622921797 ""}
