blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_2,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
prgrom.v,verilog,xil_defaultlib,../../../../Lab4_Controller.srcs/sources_1/ip/prgrom/sim/prgrom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
