 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : proc
Version: V-2023.12-SP5
Date   : Sat Dec  7 23:59:29 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt0p85v25c   Library: saed32lvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: Rt_EXDM_ff/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch0/instr_mem/mem/m0/reg1[2]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  proc               280000                saed32lvt_tt0p85v25c
  forwarding         ForQA                 saed32lvt_tt0p85v25c
  execute            8000                  saed32lvt_tt0p85v25c
  alu                8000                  saed32lvt_tt0p85v25c
  cla_4b_3           ForQA                 saed32lvt_tt0p85v25c
  cla_16b_0          8000                  saed32lvt_tt0p85v25c
  cla_4b_2           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_1           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_0           ForQA                 saed32lvt_tt0p85v25c
  brchcnd            ForQA                 saed32lvt_tt0p85v25c
  fetch              140000                saed32lvt_tt0p85v25c
  cache_cache_id2    35000                 saed32lvt_tt0p85v25c
  memv_2             8000                  saed32lvt_tt0p85v25c
  mem_system_memtype0
                     140000                saed32lvt_tt0p85v25c
  dff_146            ForQA                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rt_EXDM_ff/state_reg/CLK (DFFX1_LVT)                    0.00 #     0.00 r
  Rt_EXDM_ff/state_reg/Q (DFFX1_LVT)                      0.08       0.08 r
  Rt_EXDM_ff/q (dff_880)                                  0.00       0.08 r
  fu/takeRt_EXDM (forwarding)                             0.00       0.08 r
  fu/U3/Y (IBUFFX2_LVT)                                   0.19       0.27 f
  fu/U59/Y (AND2X1_LVT)                                   0.04       0.31 f
  fu/B_Sel[1] (forwarding)                                0.00       0.31 f
  execute0/B_Sel[1] (execute)                             0.00       0.31 f
  execute0/U7/Y (IBUFFX2_LVT)                             0.18       0.49 r
  execute0/U41/Y (XOR2X2_LVT)                             0.09       0.58 f
  execute0/U61/Y (NAND3X0_LVT)                            0.04       0.62 r
  execute0/U63/Y (NAND4X0_LVT)                            0.05       0.67 f
  execute0/alu1/InB[0] (alu)                              0.00       0.67 f
  execute0/alu1/U17/Y (XOR2X1_LVT)                        0.10       0.77 r
  execute0/alu1/cla/a[0] (cla_16b_0)                      0.00       0.77 r
  execute0/alu1/cla/cla[0]/a[0] (cla_4b_3)                0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/in1 (xor2_87)         0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/U1/Y (XOR2X2_LVT)     0.09       0.86 f
  execute0/alu1/cla/cla[0]/xor_1[0]/out (xor2_87)         0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/in1 (nand2_151)      0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.90 r
  execute0/alu1/cla/cla[0]/nand_2[0]/out (nand2_151)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/in1 (nand2_147)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.93 f
  execute0/alu1/cla/cla[0]/nand_3[0]/out (nand2_147)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/in2 (nand2_150)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       0.98 r
  execute0/alu1/cla/cla[0]/nand_2[1]/out (nand2_150)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/in1 (nand2_146)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.02 f
  execute0/alu1/cla/cla[0]/nand_3[1]/out (nand2_146)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/in2 (nand2_149)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.06 r
  execute0/alu1/cla/cla[0]/nand_2[2]/out (nand2_149)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/in1 (nand2_145)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.10 f
  execute0/alu1/cla/cla[0]/nand_3[2]/out (nand2_145)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/in2 (nand2_148)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.15 r
  execute0/alu1/cla/cla[0]/nand_2[3]/out (nand2_148)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/in1 (nand2_144)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.18 f
  execute0/alu1/cla/cla[0]/nand_3[3]/out (nand2_144)      0.00       1.18 f
  execute0/alu1/cla/cla[0]/c_out (cla_4b_3)               0.00       1.18 f
  execute0/alu1/cla/cla[1]/c_in (cla_4b_2)                0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/in2 (nand2_139)      0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.22 r
  execute0/alu1/cla/cla[1]/nand_2[0]/out (nand2_139)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/in1 (nand2_135)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.26 f
  execute0/alu1/cla/cla[1]/nand_3[0]/out (nand2_135)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/in2 (nand2_138)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.31 r
  execute0/alu1/cla/cla[1]/nand_2[1]/out (nand2_138)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/in1 (nand2_134)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.34 f
  execute0/alu1/cla/cla[1]/nand_3[1]/out (nand2_134)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/in2 (nand2_137)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.39 r
  execute0/alu1/cla/cla[1]/nand_2[2]/out (nand2_137)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/in1 (nand2_133)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.43 f
  execute0/alu1/cla/cla[1]/nand_3[2]/out (nand2_133)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/in2 (nand2_136)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.47 r
  execute0/alu1/cla/cla[1]/nand_2[3]/out (nand2_136)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/in1 (nand2_132)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.50 f
  execute0/alu1/cla/cla[1]/nand_3[3]/out (nand2_132)      0.00       1.50 f
  execute0/alu1/cla/cla[1]/c_out (cla_4b_2)               0.00       1.50 f
  execute0/alu1/cla/cla[2]/c_in (cla_4b_1)                0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/in2 (nand2_127)      0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.55 r
  execute0/alu1/cla/cla[2]/nand_2[0]/out (nand2_127)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/in1 (nand2_123)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.58 f
  execute0/alu1/cla/cla[2]/nand_3[0]/out (nand2_123)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/in2 (nand2_126)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.63 r
  execute0/alu1/cla/cla[2]/nand_2[1]/out (nand2_126)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/in1 (nand2_122)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.67 f
  execute0/alu1/cla/cla[2]/nand_3[1]/out (nand2_122)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/in2 (nand2_125)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.71 r
  execute0/alu1/cla/cla[2]/nand_2[2]/out (nand2_125)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/in1 (nand2_121)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.75 f
  execute0/alu1/cla/cla[2]/nand_3[2]/out (nand2_121)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/in2 (nand2_124)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.80 r
  execute0/alu1/cla/cla[2]/nand_2[3]/out (nand2_124)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/in1 (nand2_120)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.83 f
  execute0/alu1/cla/cla[2]/nand_3[3]/out (nand2_120)      0.00       1.83 f
  execute0/alu1/cla/cla[2]/c_out (cla_4b_1)               0.00       1.83 f
  execute0/alu1/cla/cla[3]/c_in (cla_4b_0)                0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/in2 (nand2_115)      0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.87 r
  execute0/alu1/cla/cla[3]/nand_2[0]/out (nand2_115)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/in1 (nand2_111)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.91 f
  execute0/alu1/cla/cla[3]/nand_3[0]/out (nand2_111)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/in2 (nand2_114)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.96 r
  execute0/alu1/cla/cla[3]/nand_2[1]/out (nand2_114)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/in1 (nand2_110)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.99 f
  execute0/alu1/cla/cla[3]/nand_3[1]/out (nand2_110)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/in2 (nand2_113)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       2.04 r
  execute0/alu1/cla/cla[3]/nand_2[2]/out (nand2_113)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/in1 (nand2_109)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/U1/Y (NAND2X2_LVT)
                                                          0.06       2.10 f
  execute0/alu1/cla/cla[3]/nand_3[2]/out (nand2_109)      0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/c_in (cla_1b_0)          0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/in2 (xor2_0)       0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/U1/Y (XOR2X2_LVT)
                                                          0.07       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/out (xor2_0)       0.00       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/s (cla_1b_0)             0.00       2.17 f
  execute0/alu1/cla/cla[3]/sum[3] (cla_4b_0)              0.00       2.17 f
  execute0/alu1/cla/sum[15] (cla_16b_0)                   0.00       2.17 f
  execute0/alu1/U144/Y (INVX0_LVT)                        0.03       2.20 r
  execute0/alu1/U241/Y (AND2X1_LVT)                       0.04       2.25 r
  execute0/alu1/ZF (alu)                                  0.00       2.25 r
  execute0/branch_ctrl/ZF (brchcnd)                       0.00       2.25 r
  execute0/branch_ctrl/U11/Y (OR2X2_LVT)                  0.05       2.30 r
  execute0/branch_ctrl/U18/Y (NAND4X0_LVT)                0.04       2.34 f
  execute0/branch_ctrl/U19/Y (OA21X1_LVT)                 0.06       2.40 f
  execute0/branch_ctrl/U10/Y (NAND3X0_LVT)                0.04       2.44 r
  execute0/branch_ctrl/BrchCnd (brchcnd)                  0.00       2.44 r
  execute0/BrchCnd (execute)                              0.00       2.44 r
  U14/Y (OR2X2_LVT)                                       0.22       2.66 r
  fetch0/branch (fetch)                                   0.00       2.66 r
  fetch0/U18/Y (IBUFFX2_LVT)                              0.19       2.85 f
  fetch0/U50/Y (IBUFFX2_LVT)                              0.18       3.03 r
  fetch0/U59/Y (AO22X1_LVT)                               0.20       3.24 r
  fetch0/instr_mem/Addr[5] (mem_system_memtype0)          0.00       3.24 r
  fetch0/instr_mem/c1/index[2] (cache_cache_id2)          0.00       3.24 r
  fetch0/instr_mem/c1/U98/Y (INVX0_LVT)                   0.19       3.42 f
  fetch0/instr_mem/c1/U34/Y (INVX1_LVT)                   0.04       3.46 r
  fetch0/instr_mem/c1/mem_vl/addr[2] (memv_2)             0.00       3.46 r
  fetch0/instr_mem/c1/mem_vl/U11/Y (INVX0_LVT)            0.04       3.50 f
  fetch0/instr_mem/c1/mem_vl/U22/Y (AND2X1_LVT)           0.06       3.56 f
  fetch0/instr_mem/c1/mem_vl/U427/Y (NAND2X0_LVT)         0.05       3.61 r
  fetch0/instr_mem/c1/mem_vl/U58/Y (INVX1_LVT)            0.05       3.65 f
  fetch0/instr_mem/c1/mem_vl/U113/Y (NAND2X0_LVT)         0.05       3.70 r
  fetch0/instr_mem/c1/mem_vl/U112/Y (AND4X1_LVT)          0.06       3.76 r
  fetch0/instr_mem/c1/mem_vl/U106/Y (NAND4X0_LVT)         0.04       3.80 f
  fetch0/instr_mem/c1/mem_vl/U105/Y (NAND2X0_LVT)         0.04       3.85 r
  fetch0/instr_mem/c1/mem_vl/U82/Y (NAND4X0_LVT)          0.04       3.89 f
  fetch0/instr_mem/c1/mem_vl/U16/Y (MUX41X1_LVT)          0.08       3.97 f
  fetch0/instr_mem/c1/mem_vl/U36/Y (AND2X1_LVT)           0.05       4.02 f
  fetch0/instr_mem/c1/mem_vl/data_out (memv_2)            0.00       4.02 f
  fetch0/instr_mem/c1/U66/Y (AND3X1_LVT)                  0.05       4.07 f
  fetch0/instr_mem/c1/valid (cache_cache_id2)             0.00       4.07 f
  fetch0/instr_mem/U27/Y (INVX0_LVT)                      0.17       4.24 r
  fetch0/instr_mem/U25/Y (OAI21X2_LVT)                    0.16       4.40 f
  fetch0/instr_mem/U113/Y (NAND2X0_LVT)                   0.14       4.54 r
  fetch0/instr_mem/U67/Y (NAND3X2_LVT)                    0.15       4.69 f
  fetch0/instr_mem/U62/Y (IBUFFX2_LVT)                    0.21       4.90 r
  fetch0/instr_mem/U83/Y (MUX21X1_LVT)                    0.35       5.25 f
  fetch0/instr_mem/U70/Y (MUX21X1_LVT)                    0.19       5.44 f
  fetch0/instr_mem/mem/data_in[2] (four_bank_mem_1)       0.00       5.44 f
  fetch0/instr_mem/mem/m0/data_in[2] (final_memory_7)     0.00       5.44 f
  fetch0/instr_mem/mem/m0/reg1[2]/d (dff_146)             0.00       5.44 f
  fetch0/instr_mem/mem/m0/reg1[2]/U4/Y (AND2X1_LVT)       0.19       5.63 f
  fetch0/instr_mem/mem/m0/reg1[2]/state_reg/D (DFFX2_LVT)
                                                          0.01       5.65 f
  data arrival time                                                  5.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch0/instr_mem/mem/m0/reg1[2]/state_reg/CLK (DFFX2_LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -5.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.67


  Startpoint: Rt_EXDM_ff/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch0/instr_mem/mem/m0/reg1[6]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  proc               280000                saed32lvt_tt0p85v25c
  forwarding         ForQA                 saed32lvt_tt0p85v25c
  execute            8000                  saed32lvt_tt0p85v25c
  alu                8000                  saed32lvt_tt0p85v25c
  cla_4b_3           ForQA                 saed32lvt_tt0p85v25c
  cla_16b_0          8000                  saed32lvt_tt0p85v25c
  cla_4b_2           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_1           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_0           ForQA                 saed32lvt_tt0p85v25c
  brchcnd            ForQA                 saed32lvt_tt0p85v25c
  fetch              140000                saed32lvt_tt0p85v25c
  cache_cache_id2    35000                 saed32lvt_tt0p85v25c
  memv_2             8000                  saed32lvt_tt0p85v25c
  mem_system_memtype0
                     140000                saed32lvt_tt0p85v25c
  dff_150            ForQA                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rt_EXDM_ff/state_reg/CLK (DFFX1_LVT)                    0.00 #     0.00 r
  Rt_EXDM_ff/state_reg/Q (DFFX1_LVT)                      0.08       0.08 r
  Rt_EXDM_ff/q (dff_880)                                  0.00       0.08 r
  fu/takeRt_EXDM (forwarding)                             0.00       0.08 r
  fu/U3/Y (IBUFFX2_LVT)                                   0.19       0.27 f
  fu/U59/Y (AND2X1_LVT)                                   0.04       0.31 f
  fu/B_Sel[1] (forwarding)                                0.00       0.31 f
  execute0/B_Sel[1] (execute)                             0.00       0.31 f
  execute0/U7/Y (IBUFFX2_LVT)                             0.18       0.49 r
  execute0/U41/Y (XOR2X2_LVT)                             0.09       0.58 f
  execute0/U61/Y (NAND3X0_LVT)                            0.04       0.62 r
  execute0/U63/Y (NAND4X0_LVT)                            0.05       0.67 f
  execute0/alu1/InB[0] (alu)                              0.00       0.67 f
  execute0/alu1/U17/Y (XOR2X1_LVT)                        0.10       0.77 r
  execute0/alu1/cla/a[0] (cla_16b_0)                      0.00       0.77 r
  execute0/alu1/cla/cla[0]/a[0] (cla_4b_3)                0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/in1 (xor2_87)         0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/U1/Y (XOR2X2_LVT)     0.09       0.86 f
  execute0/alu1/cla/cla[0]/xor_1[0]/out (xor2_87)         0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/in1 (nand2_151)      0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.90 r
  execute0/alu1/cla/cla[0]/nand_2[0]/out (nand2_151)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/in1 (nand2_147)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.93 f
  execute0/alu1/cla/cla[0]/nand_3[0]/out (nand2_147)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/in2 (nand2_150)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       0.98 r
  execute0/alu1/cla/cla[0]/nand_2[1]/out (nand2_150)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/in1 (nand2_146)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.02 f
  execute0/alu1/cla/cla[0]/nand_3[1]/out (nand2_146)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/in2 (nand2_149)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.06 r
  execute0/alu1/cla/cla[0]/nand_2[2]/out (nand2_149)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/in1 (nand2_145)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.10 f
  execute0/alu1/cla/cla[0]/nand_3[2]/out (nand2_145)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/in2 (nand2_148)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.15 r
  execute0/alu1/cla/cla[0]/nand_2[3]/out (nand2_148)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/in1 (nand2_144)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.18 f
  execute0/alu1/cla/cla[0]/nand_3[3]/out (nand2_144)      0.00       1.18 f
  execute0/alu1/cla/cla[0]/c_out (cla_4b_3)               0.00       1.18 f
  execute0/alu1/cla/cla[1]/c_in (cla_4b_2)                0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/in2 (nand2_139)      0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.22 r
  execute0/alu1/cla/cla[1]/nand_2[0]/out (nand2_139)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/in1 (nand2_135)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.26 f
  execute0/alu1/cla/cla[1]/nand_3[0]/out (nand2_135)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/in2 (nand2_138)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.31 r
  execute0/alu1/cla/cla[1]/nand_2[1]/out (nand2_138)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/in1 (nand2_134)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.34 f
  execute0/alu1/cla/cla[1]/nand_3[1]/out (nand2_134)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/in2 (nand2_137)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.39 r
  execute0/alu1/cla/cla[1]/nand_2[2]/out (nand2_137)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/in1 (nand2_133)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.43 f
  execute0/alu1/cla/cla[1]/nand_3[2]/out (nand2_133)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/in2 (nand2_136)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.47 r
  execute0/alu1/cla/cla[1]/nand_2[3]/out (nand2_136)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/in1 (nand2_132)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.50 f
  execute0/alu1/cla/cla[1]/nand_3[3]/out (nand2_132)      0.00       1.50 f
  execute0/alu1/cla/cla[1]/c_out (cla_4b_2)               0.00       1.50 f
  execute0/alu1/cla/cla[2]/c_in (cla_4b_1)                0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/in2 (nand2_127)      0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.55 r
  execute0/alu1/cla/cla[2]/nand_2[0]/out (nand2_127)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/in1 (nand2_123)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.58 f
  execute0/alu1/cla/cla[2]/nand_3[0]/out (nand2_123)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/in2 (nand2_126)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.63 r
  execute0/alu1/cla/cla[2]/nand_2[1]/out (nand2_126)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/in1 (nand2_122)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.67 f
  execute0/alu1/cla/cla[2]/nand_3[1]/out (nand2_122)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/in2 (nand2_125)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.71 r
  execute0/alu1/cla/cla[2]/nand_2[2]/out (nand2_125)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/in1 (nand2_121)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.75 f
  execute0/alu1/cla/cla[2]/nand_3[2]/out (nand2_121)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/in2 (nand2_124)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.80 r
  execute0/alu1/cla/cla[2]/nand_2[3]/out (nand2_124)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/in1 (nand2_120)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.83 f
  execute0/alu1/cla/cla[2]/nand_3[3]/out (nand2_120)      0.00       1.83 f
  execute0/alu1/cla/cla[2]/c_out (cla_4b_1)               0.00       1.83 f
  execute0/alu1/cla/cla[3]/c_in (cla_4b_0)                0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/in2 (nand2_115)      0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.87 r
  execute0/alu1/cla/cla[3]/nand_2[0]/out (nand2_115)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/in1 (nand2_111)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.91 f
  execute0/alu1/cla/cla[3]/nand_3[0]/out (nand2_111)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/in2 (nand2_114)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.96 r
  execute0/alu1/cla/cla[3]/nand_2[1]/out (nand2_114)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/in1 (nand2_110)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.99 f
  execute0/alu1/cla/cla[3]/nand_3[1]/out (nand2_110)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/in2 (nand2_113)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       2.04 r
  execute0/alu1/cla/cla[3]/nand_2[2]/out (nand2_113)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/in1 (nand2_109)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/U1/Y (NAND2X2_LVT)
                                                          0.06       2.10 f
  execute0/alu1/cla/cla[3]/nand_3[2]/out (nand2_109)      0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/c_in (cla_1b_0)          0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/in2 (xor2_0)       0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/U1/Y (XOR2X2_LVT)
                                                          0.07       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/out (xor2_0)       0.00       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/s (cla_1b_0)             0.00       2.17 f
  execute0/alu1/cla/cla[3]/sum[3] (cla_4b_0)              0.00       2.17 f
  execute0/alu1/cla/sum[15] (cla_16b_0)                   0.00       2.17 f
  execute0/alu1/U144/Y (INVX0_LVT)                        0.03       2.20 r
  execute0/alu1/U241/Y (AND2X1_LVT)                       0.04       2.25 r
  execute0/alu1/ZF (alu)                                  0.00       2.25 r
  execute0/branch_ctrl/ZF (brchcnd)                       0.00       2.25 r
  execute0/branch_ctrl/U11/Y (OR2X2_LVT)                  0.05       2.30 r
  execute0/branch_ctrl/U18/Y (NAND4X0_LVT)                0.04       2.34 f
  execute0/branch_ctrl/U19/Y (OA21X1_LVT)                 0.06       2.40 f
  execute0/branch_ctrl/U10/Y (NAND3X0_LVT)                0.04       2.44 r
  execute0/branch_ctrl/BrchCnd (brchcnd)                  0.00       2.44 r
  execute0/BrchCnd (execute)                              0.00       2.44 r
  U14/Y (OR2X2_LVT)                                       0.22       2.66 r
  fetch0/branch (fetch)                                   0.00       2.66 r
  fetch0/U18/Y (IBUFFX2_LVT)                              0.19       2.85 f
  fetch0/U50/Y (IBUFFX2_LVT)                              0.18       3.03 r
  fetch0/U59/Y (AO22X1_LVT)                               0.20       3.24 r
  fetch0/instr_mem/Addr[5] (mem_system_memtype0)          0.00       3.24 r
  fetch0/instr_mem/c1/index[2] (cache_cache_id2)          0.00       3.24 r
  fetch0/instr_mem/c1/U98/Y (INVX0_LVT)                   0.19       3.42 f
  fetch0/instr_mem/c1/U34/Y (INVX1_LVT)                   0.04       3.46 r
  fetch0/instr_mem/c1/mem_vl/addr[2] (memv_2)             0.00       3.46 r
  fetch0/instr_mem/c1/mem_vl/U11/Y (INVX0_LVT)            0.04       3.50 f
  fetch0/instr_mem/c1/mem_vl/U22/Y (AND2X1_LVT)           0.06       3.56 f
  fetch0/instr_mem/c1/mem_vl/U427/Y (NAND2X0_LVT)         0.05       3.61 r
  fetch0/instr_mem/c1/mem_vl/U58/Y (INVX1_LVT)            0.05       3.65 f
  fetch0/instr_mem/c1/mem_vl/U113/Y (NAND2X0_LVT)         0.05       3.70 r
  fetch0/instr_mem/c1/mem_vl/U112/Y (AND4X1_LVT)          0.06       3.76 r
  fetch0/instr_mem/c1/mem_vl/U106/Y (NAND4X0_LVT)         0.04       3.80 f
  fetch0/instr_mem/c1/mem_vl/U105/Y (NAND2X0_LVT)         0.04       3.85 r
  fetch0/instr_mem/c1/mem_vl/U82/Y (NAND4X0_LVT)          0.04       3.89 f
  fetch0/instr_mem/c1/mem_vl/U16/Y (MUX41X1_LVT)          0.08       3.97 f
  fetch0/instr_mem/c1/mem_vl/U36/Y (AND2X1_LVT)           0.05       4.02 f
  fetch0/instr_mem/c1/mem_vl/data_out (memv_2)            0.00       4.02 f
  fetch0/instr_mem/c1/U66/Y (AND3X1_LVT)                  0.05       4.07 f
  fetch0/instr_mem/c1/valid (cache_cache_id2)             0.00       4.07 f
  fetch0/instr_mem/U27/Y (INVX0_LVT)                      0.17       4.24 r
  fetch0/instr_mem/U25/Y (OAI21X2_LVT)                    0.16       4.40 f
  fetch0/instr_mem/U113/Y (NAND2X0_LVT)                   0.14       4.54 r
  fetch0/instr_mem/U67/Y (NAND3X2_LVT)                    0.15       4.69 f
  fetch0/instr_mem/U56/Y (IBUFFX2_LVT)                    0.21       4.90 r
  fetch0/instr_mem/U98/Y (MUX21X1_LVT)                    0.35       5.25 f
  fetch0/instr_mem/U86/Y (MUX21X1_LVT)                    0.19       5.44 f
  fetch0/instr_mem/mem/data_in[6] (four_bank_mem_1)       0.00       5.44 f
  fetch0/instr_mem/mem/m0/data_in[6] (final_memory_7)     0.00       5.44 f
  fetch0/instr_mem/mem/m0/reg1[6]/d (dff_150)             0.00       5.44 f
  fetch0/instr_mem/mem/m0/reg1[6]/U4/Y (AND2X1_LVT)       0.19       5.63 f
  fetch0/instr_mem/mem/m0/reg1[6]/state_reg/D (DFFX2_LVT)
                                                          0.01       5.65 f
  data arrival time                                                  5.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch0/instr_mem/mem/m0/reg1[6]/state_reg/CLK (DFFX2_LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -5.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.67


  Startpoint: Rt_EXDM_ff/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch0/instr_mem/mem/m0/reg1[7]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  proc               280000                saed32lvt_tt0p85v25c
  forwarding         ForQA                 saed32lvt_tt0p85v25c
  execute            8000                  saed32lvt_tt0p85v25c
  alu                8000                  saed32lvt_tt0p85v25c
  cla_4b_3           ForQA                 saed32lvt_tt0p85v25c
  cla_16b_0          8000                  saed32lvt_tt0p85v25c
  cla_4b_2           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_1           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_0           ForQA                 saed32lvt_tt0p85v25c
  brchcnd            ForQA                 saed32lvt_tt0p85v25c
  fetch              140000                saed32lvt_tt0p85v25c
  cache_cache_id2    35000                 saed32lvt_tt0p85v25c
  memv_2             8000                  saed32lvt_tt0p85v25c
  mem_system_memtype0
                     140000                saed32lvt_tt0p85v25c
  dff_151            ForQA                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rt_EXDM_ff/state_reg/CLK (DFFX1_LVT)                    0.00 #     0.00 r
  Rt_EXDM_ff/state_reg/Q (DFFX1_LVT)                      0.08       0.08 r
  Rt_EXDM_ff/q (dff_880)                                  0.00       0.08 r
  fu/takeRt_EXDM (forwarding)                             0.00       0.08 r
  fu/U3/Y (IBUFFX2_LVT)                                   0.19       0.27 f
  fu/U59/Y (AND2X1_LVT)                                   0.04       0.31 f
  fu/B_Sel[1] (forwarding)                                0.00       0.31 f
  execute0/B_Sel[1] (execute)                             0.00       0.31 f
  execute0/U7/Y (IBUFFX2_LVT)                             0.18       0.49 r
  execute0/U41/Y (XOR2X2_LVT)                             0.09       0.58 f
  execute0/U61/Y (NAND3X0_LVT)                            0.04       0.62 r
  execute0/U63/Y (NAND4X0_LVT)                            0.05       0.67 f
  execute0/alu1/InB[0] (alu)                              0.00       0.67 f
  execute0/alu1/U17/Y (XOR2X1_LVT)                        0.10       0.77 r
  execute0/alu1/cla/a[0] (cla_16b_0)                      0.00       0.77 r
  execute0/alu1/cla/cla[0]/a[0] (cla_4b_3)                0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/in1 (xor2_87)         0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/U1/Y (XOR2X2_LVT)     0.09       0.86 f
  execute0/alu1/cla/cla[0]/xor_1[0]/out (xor2_87)         0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/in1 (nand2_151)      0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.90 r
  execute0/alu1/cla/cla[0]/nand_2[0]/out (nand2_151)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/in1 (nand2_147)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.93 f
  execute0/alu1/cla/cla[0]/nand_3[0]/out (nand2_147)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/in2 (nand2_150)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       0.98 r
  execute0/alu1/cla/cla[0]/nand_2[1]/out (nand2_150)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/in1 (nand2_146)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.02 f
  execute0/alu1/cla/cla[0]/nand_3[1]/out (nand2_146)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/in2 (nand2_149)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.06 r
  execute0/alu1/cla/cla[0]/nand_2[2]/out (nand2_149)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/in1 (nand2_145)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.10 f
  execute0/alu1/cla/cla[0]/nand_3[2]/out (nand2_145)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/in2 (nand2_148)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.15 r
  execute0/alu1/cla/cla[0]/nand_2[3]/out (nand2_148)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/in1 (nand2_144)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.18 f
  execute0/alu1/cla/cla[0]/nand_3[3]/out (nand2_144)      0.00       1.18 f
  execute0/alu1/cla/cla[0]/c_out (cla_4b_3)               0.00       1.18 f
  execute0/alu1/cla/cla[1]/c_in (cla_4b_2)                0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/in2 (nand2_139)      0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.22 r
  execute0/alu1/cla/cla[1]/nand_2[0]/out (nand2_139)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/in1 (nand2_135)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.26 f
  execute0/alu1/cla/cla[1]/nand_3[0]/out (nand2_135)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/in2 (nand2_138)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.31 r
  execute0/alu1/cla/cla[1]/nand_2[1]/out (nand2_138)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/in1 (nand2_134)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.34 f
  execute0/alu1/cla/cla[1]/nand_3[1]/out (nand2_134)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/in2 (nand2_137)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.39 r
  execute0/alu1/cla/cla[1]/nand_2[2]/out (nand2_137)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/in1 (nand2_133)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.43 f
  execute0/alu1/cla/cla[1]/nand_3[2]/out (nand2_133)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/in2 (nand2_136)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.47 r
  execute0/alu1/cla/cla[1]/nand_2[3]/out (nand2_136)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/in1 (nand2_132)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.50 f
  execute0/alu1/cla/cla[1]/nand_3[3]/out (nand2_132)      0.00       1.50 f
  execute0/alu1/cla/cla[1]/c_out (cla_4b_2)               0.00       1.50 f
  execute0/alu1/cla/cla[2]/c_in (cla_4b_1)                0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/in2 (nand2_127)      0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.55 r
  execute0/alu1/cla/cla[2]/nand_2[0]/out (nand2_127)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/in1 (nand2_123)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.58 f
  execute0/alu1/cla/cla[2]/nand_3[0]/out (nand2_123)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/in2 (nand2_126)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.63 r
  execute0/alu1/cla/cla[2]/nand_2[1]/out (nand2_126)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/in1 (nand2_122)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.67 f
  execute0/alu1/cla/cla[2]/nand_3[1]/out (nand2_122)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/in2 (nand2_125)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.71 r
  execute0/alu1/cla/cla[2]/nand_2[2]/out (nand2_125)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/in1 (nand2_121)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.75 f
  execute0/alu1/cla/cla[2]/nand_3[2]/out (nand2_121)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/in2 (nand2_124)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.80 r
  execute0/alu1/cla/cla[2]/nand_2[3]/out (nand2_124)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/in1 (nand2_120)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.83 f
  execute0/alu1/cla/cla[2]/nand_3[3]/out (nand2_120)      0.00       1.83 f
  execute0/alu1/cla/cla[2]/c_out (cla_4b_1)               0.00       1.83 f
  execute0/alu1/cla/cla[3]/c_in (cla_4b_0)                0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/in2 (nand2_115)      0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.87 r
  execute0/alu1/cla/cla[3]/nand_2[0]/out (nand2_115)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/in1 (nand2_111)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.91 f
  execute0/alu1/cla/cla[3]/nand_3[0]/out (nand2_111)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/in2 (nand2_114)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.96 r
  execute0/alu1/cla/cla[3]/nand_2[1]/out (nand2_114)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/in1 (nand2_110)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.99 f
  execute0/alu1/cla/cla[3]/nand_3[1]/out (nand2_110)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/in2 (nand2_113)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       2.04 r
  execute0/alu1/cla/cla[3]/nand_2[2]/out (nand2_113)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/in1 (nand2_109)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/U1/Y (NAND2X2_LVT)
                                                          0.06       2.10 f
  execute0/alu1/cla/cla[3]/nand_3[2]/out (nand2_109)      0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/c_in (cla_1b_0)          0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/in2 (xor2_0)       0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/U1/Y (XOR2X2_LVT)
                                                          0.07       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/out (xor2_0)       0.00       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/s (cla_1b_0)             0.00       2.17 f
  execute0/alu1/cla/cla[3]/sum[3] (cla_4b_0)              0.00       2.17 f
  execute0/alu1/cla/sum[15] (cla_16b_0)                   0.00       2.17 f
  execute0/alu1/U144/Y (INVX0_LVT)                        0.03       2.20 r
  execute0/alu1/U241/Y (AND2X1_LVT)                       0.04       2.25 r
  execute0/alu1/ZF (alu)                                  0.00       2.25 r
  execute0/branch_ctrl/ZF (brchcnd)                       0.00       2.25 r
  execute0/branch_ctrl/U11/Y (OR2X2_LVT)                  0.05       2.30 r
  execute0/branch_ctrl/U18/Y (NAND4X0_LVT)                0.04       2.34 f
  execute0/branch_ctrl/U19/Y (OA21X1_LVT)                 0.06       2.40 f
  execute0/branch_ctrl/U10/Y (NAND3X0_LVT)                0.04       2.44 r
  execute0/branch_ctrl/BrchCnd (brchcnd)                  0.00       2.44 r
  execute0/BrchCnd (execute)                              0.00       2.44 r
  U14/Y (OR2X2_LVT)                                       0.22       2.66 r
  fetch0/branch (fetch)                                   0.00       2.66 r
  fetch0/U18/Y (IBUFFX2_LVT)                              0.19       2.85 f
  fetch0/U50/Y (IBUFFX2_LVT)                              0.18       3.03 r
  fetch0/U59/Y (AO22X1_LVT)                               0.20       3.24 r
  fetch0/instr_mem/Addr[5] (mem_system_memtype0)          0.00       3.24 r
  fetch0/instr_mem/c1/index[2] (cache_cache_id2)          0.00       3.24 r
  fetch0/instr_mem/c1/U98/Y (INVX0_LVT)                   0.19       3.42 f
  fetch0/instr_mem/c1/U34/Y (INVX1_LVT)                   0.04       3.46 r
  fetch0/instr_mem/c1/mem_vl/addr[2] (memv_2)             0.00       3.46 r
  fetch0/instr_mem/c1/mem_vl/U11/Y (INVX0_LVT)            0.04       3.50 f
  fetch0/instr_mem/c1/mem_vl/U22/Y (AND2X1_LVT)           0.06       3.56 f
  fetch0/instr_mem/c1/mem_vl/U427/Y (NAND2X0_LVT)         0.05       3.61 r
  fetch0/instr_mem/c1/mem_vl/U58/Y (INVX1_LVT)            0.05       3.65 f
  fetch0/instr_mem/c1/mem_vl/U113/Y (NAND2X0_LVT)         0.05       3.70 r
  fetch0/instr_mem/c1/mem_vl/U112/Y (AND4X1_LVT)          0.06       3.76 r
  fetch0/instr_mem/c1/mem_vl/U106/Y (NAND4X0_LVT)         0.04       3.80 f
  fetch0/instr_mem/c1/mem_vl/U105/Y (NAND2X0_LVT)         0.04       3.85 r
  fetch0/instr_mem/c1/mem_vl/U82/Y (NAND4X0_LVT)          0.04       3.89 f
  fetch0/instr_mem/c1/mem_vl/U16/Y (MUX41X1_LVT)          0.08       3.97 f
  fetch0/instr_mem/c1/mem_vl/U36/Y (AND2X1_LVT)           0.05       4.02 f
  fetch0/instr_mem/c1/mem_vl/data_out (memv_2)            0.00       4.02 f
  fetch0/instr_mem/c1/U66/Y (AND3X1_LVT)                  0.05       4.07 f
  fetch0/instr_mem/c1/valid (cache_cache_id2)             0.00       4.07 f
  fetch0/instr_mem/U27/Y (INVX0_LVT)                      0.17       4.24 r
  fetch0/instr_mem/U25/Y (OAI21X2_LVT)                    0.16       4.40 f
  fetch0/instr_mem/U113/Y (NAND2X0_LVT)                   0.14       4.54 r
  fetch0/instr_mem/U67/Y (NAND3X2_LVT)                    0.15       4.69 f
  fetch0/instr_mem/U56/Y (IBUFFX2_LVT)                    0.21       4.90 r
  fetch0/instr_mem/U64/Y (MUX21X1_LVT)                    0.35       5.25 f
  fetch0/instr_mem/U78/Y (MUX21X1_LVT)                    0.19       5.44 f
  fetch0/instr_mem/mem/data_in[7] (four_bank_mem_1)       0.00       5.44 f
  fetch0/instr_mem/mem/m0/data_in[7] (final_memory_7)     0.00       5.44 f
  fetch0/instr_mem/mem/m0/reg1[7]/d (dff_151)             0.00       5.44 f
  fetch0/instr_mem/mem/m0/reg1[7]/U4/Y (AND2X1_LVT)       0.19       5.63 f
  fetch0/instr_mem/mem/m0/reg1[7]/state_reg/D (DFFX2_LVT)
                                                          0.01       5.65 f
  data arrival time                                                  5.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch0/instr_mem/mem/m0/reg1[7]/state_reg/CLK (DFFX2_LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -5.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.67


  Startpoint: Rt_EXDM_ff/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch0/instr_mem/mem/m1/reg1[2]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  proc               280000                saed32lvt_tt0p85v25c
  forwarding         ForQA                 saed32lvt_tt0p85v25c
  execute            8000                  saed32lvt_tt0p85v25c
  alu                8000                  saed32lvt_tt0p85v25c
  cla_4b_3           ForQA                 saed32lvt_tt0p85v25c
  cla_16b_0          8000                  saed32lvt_tt0p85v25c
  cla_4b_2           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_1           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_0           ForQA                 saed32lvt_tt0p85v25c
  brchcnd            ForQA                 saed32lvt_tt0p85v25c
  fetch              140000                saed32lvt_tt0p85v25c
  cache_cache_id2    35000                 saed32lvt_tt0p85v25c
  memv_2             8000                  saed32lvt_tt0p85v25c
  mem_system_memtype0
                     140000                saed32lvt_tt0p85v25c
  dff_517            ForQA                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rt_EXDM_ff/state_reg/CLK (DFFX1_LVT)                    0.00 #     0.00 r
  Rt_EXDM_ff/state_reg/Q (DFFX1_LVT)                      0.08       0.08 r
  Rt_EXDM_ff/q (dff_880)                                  0.00       0.08 r
  fu/takeRt_EXDM (forwarding)                             0.00       0.08 r
  fu/U3/Y (IBUFFX2_LVT)                                   0.19       0.27 f
  fu/U59/Y (AND2X1_LVT)                                   0.04       0.31 f
  fu/B_Sel[1] (forwarding)                                0.00       0.31 f
  execute0/B_Sel[1] (execute)                             0.00       0.31 f
  execute0/U7/Y (IBUFFX2_LVT)                             0.18       0.49 r
  execute0/U41/Y (XOR2X2_LVT)                             0.09       0.58 f
  execute0/U61/Y (NAND3X0_LVT)                            0.04       0.62 r
  execute0/U63/Y (NAND4X0_LVT)                            0.05       0.67 f
  execute0/alu1/InB[0] (alu)                              0.00       0.67 f
  execute0/alu1/U17/Y (XOR2X1_LVT)                        0.10       0.77 r
  execute0/alu1/cla/a[0] (cla_16b_0)                      0.00       0.77 r
  execute0/alu1/cla/cla[0]/a[0] (cla_4b_3)                0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/in1 (xor2_87)         0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/U1/Y (XOR2X2_LVT)     0.09       0.86 f
  execute0/alu1/cla/cla[0]/xor_1[0]/out (xor2_87)         0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/in1 (nand2_151)      0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.90 r
  execute0/alu1/cla/cla[0]/nand_2[0]/out (nand2_151)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/in1 (nand2_147)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.93 f
  execute0/alu1/cla/cla[0]/nand_3[0]/out (nand2_147)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/in2 (nand2_150)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       0.98 r
  execute0/alu1/cla/cla[0]/nand_2[1]/out (nand2_150)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/in1 (nand2_146)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.02 f
  execute0/alu1/cla/cla[0]/nand_3[1]/out (nand2_146)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/in2 (nand2_149)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.06 r
  execute0/alu1/cla/cla[0]/nand_2[2]/out (nand2_149)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/in1 (nand2_145)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.10 f
  execute0/alu1/cla/cla[0]/nand_3[2]/out (nand2_145)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/in2 (nand2_148)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.15 r
  execute0/alu1/cla/cla[0]/nand_2[3]/out (nand2_148)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/in1 (nand2_144)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.18 f
  execute0/alu1/cla/cla[0]/nand_3[3]/out (nand2_144)      0.00       1.18 f
  execute0/alu1/cla/cla[0]/c_out (cla_4b_3)               0.00       1.18 f
  execute0/alu1/cla/cla[1]/c_in (cla_4b_2)                0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/in2 (nand2_139)      0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.22 r
  execute0/alu1/cla/cla[1]/nand_2[0]/out (nand2_139)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/in1 (nand2_135)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.26 f
  execute0/alu1/cla/cla[1]/nand_3[0]/out (nand2_135)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/in2 (nand2_138)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.31 r
  execute0/alu1/cla/cla[1]/nand_2[1]/out (nand2_138)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/in1 (nand2_134)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.34 f
  execute0/alu1/cla/cla[1]/nand_3[1]/out (nand2_134)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/in2 (nand2_137)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.39 r
  execute0/alu1/cla/cla[1]/nand_2[2]/out (nand2_137)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/in1 (nand2_133)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.43 f
  execute0/alu1/cla/cla[1]/nand_3[2]/out (nand2_133)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/in2 (nand2_136)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.47 r
  execute0/alu1/cla/cla[1]/nand_2[3]/out (nand2_136)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/in1 (nand2_132)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.50 f
  execute0/alu1/cla/cla[1]/nand_3[3]/out (nand2_132)      0.00       1.50 f
  execute0/alu1/cla/cla[1]/c_out (cla_4b_2)               0.00       1.50 f
  execute0/alu1/cla/cla[2]/c_in (cla_4b_1)                0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/in2 (nand2_127)      0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.55 r
  execute0/alu1/cla/cla[2]/nand_2[0]/out (nand2_127)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/in1 (nand2_123)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.58 f
  execute0/alu1/cla/cla[2]/nand_3[0]/out (nand2_123)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/in2 (nand2_126)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.63 r
  execute0/alu1/cla/cla[2]/nand_2[1]/out (nand2_126)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/in1 (nand2_122)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.67 f
  execute0/alu1/cla/cla[2]/nand_3[1]/out (nand2_122)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/in2 (nand2_125)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.71 r
  execute0/alu1/cla/cla[2]/nand_2[2]/out (nand2_125)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/in1 (nand2_121)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.75 f
  execute0/alu1/cla/cla[2]/nand_3[2]/out (nand2_121)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/in2 (nand2_124)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.80 r
  execute0/alu1/cla/cla[2]/nand_2[3]/out (nand2_124)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/in1 (nand2_120)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.83 f
  execute0/alu1/cla/cla[2]/nand_3[3]/out (nand2_120)      0.00       1.83 f
  execute0/alu1/cla/cla[2]/c_out (cla_4b_1)               0.00       1.83 f
  execute0/alu1/cla/cla[3]/c_in (cla_4b_0)                0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/in2 (nand2_115)      0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.87 r
  execute0/alu1/cla/cla[3]/nand_2[0]/out (nand2_115)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/in1 (nand2_111)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.91 f
  execute0/alu1/cla/cla[3]/nand_3[0]/out (nand2_111)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/in2 (nand2_114)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.96 r
  execute0/alu1/cla/cla[3]/nand_2[1]/out (nand2_114)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/in1 (nand2_110)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.99 f
  execute0/alu1/cla/cla[3]/nand_3[1]/out (nand2_110)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/in2 (nand2_113)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       2.04 r
  execute0/alu1/cla/cla[3]/nand_2[2]/out (nand2_113)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/in1 (nand2_109)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/U1/Y (NAND2X2_LVT)
                                                          0.06       2.10 f
  execute0/alu1/cla/cla[3]/nand_3[2]/out (nand2_109)      0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/c_in (cla_1b_0)          0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/in2 (xor2_0)       0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/U1/Y (XOR2X2_LVT)
                                                          0.07       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/out (xor2_0)       0.00       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/s (cla_1b_0)             0.00       2.17 f
  execute0/alu1/cla/cla[3]/sum[3] (cla_4b_0)              0.00       2.17 f
  execute0/alu1/cla/sum[15] (cla_16b_0)                   0.00       2.17 f
  execute0/alu1/U144/Y (INVX0_LVT)                        0.03       2.20 r
  execute0/alu1/U241/Y (AND2X1_LVT)                       0.04       2.25 r
  execute0/alu1/ZF (alu)                                  0.00       2.25 r
  execute0/branch_ctrl/ZF (brchcnd)                       0.00       2.25 r
  execute0/branch_ctrl/U11/Y (OR2X2_LVT)                  0.05       2.30 r
  execute0/branch_ctrl/U18/Y (NAND4X0_LVT)                0.04       2.34 f
  execute0/branch_ctrl/U19/Y (OA21X1_LVT)                 0.06       2.40 f
  execute0/branch_ctrl/U10/Y (NAND3X0_LVT)                0.04       2.44 r
  execute0/branch_ctrl/BrchCnd (brchcnd)                  0.00       2.44 r
  execute0/BrchCnd (execute)                              0.00       2.44 r
  U14/Y (OR2X2_LVT)                                       0.22       2.66 r
  fetch0/branch (fetch)                                   0.00       2.66 r
  fetch0/U18/Y (IBUFFX2_LVT)                              0.19       2.85 f
  fetch0/U50/Y (IBUFFX2_LVT)                              0.18       3.03 r
  fetch0/U59/Y (AO22X1_LVT)                               0.20       3.24 r
  fetch0/instr_mem/Addr[5] (mem_system_memtype0)          0.00       3.24 r
  fetch0/instr_mem/c1/index[2] (cache_cache_id2)          0.00       3.24 r
  fetch0/instr_mem/c1/U98/Y (INVX0_LVT)                   0.19       3.42 f
  fetch0/instr_mem/c1/U34/Y (INVX1_LVT)                   0.04       3.46 r
  fetch0/instr_mem/c1/mem_vl/addr[2] (memv_2)             0.00       3.46 r
  fetch0/instr_mem/c1/mem_vl/U11/Y (INVX0_LVT)            0.04       3.50 f
  fetch0/instr_mem/c1/mem_vl/U22/Y (AND2X1_LVT)           0.06       3.56 f
  fetch0/instr_mem/c1/mem_vl/U427/Y (NAND2X0_LVT)         0.05       3.61 r
  fetch0/instr_mem/c1/mem_vl/U58/Y (INVX1_LVT)            0.05       3.65 f
  fetch0/instr_mem/c1/mem_vl/U113/Y (NAND2X0_LVT)         0.05       3.70 r
  fetch0/instr_mem/c1/mem_vl/U112/Y (AND4X1_LVT)          0.06       3.76 r
  fetch0/instr_mem/c1/mem_vl/U106/Y (NAND4X0_LVT)         0.04       3.80 f
  fetch0/instr_mem/c1/mem_vl/U105/Y (NAND2X0_LVT)         0.04       3.85 r
  fetch0/instr_mem/c1/mem_vl/U82/Y (NAND4X0_LVT)          0.04       3.89 f
  fetch0/instr_mem/c1/mem_vl/U16/Y (MUX41X1_LVT)          0.08       3.97 f
  fetch0/instr_mem/c1/mem_vl/U36/Y (AND2X1_LVT)           0.05       4.02 f
  fetch0/instr_mem/c1/mem_vl/data_out (memv_2)            0.00       4.02 f
  fetch0/instr_mem/c1/U66/Y (AND3X1_LVT)                  0.05       4.07 f
  fetch0/instr_mem/c1/valid (cache_cache_id2)             0.00       4.07 f
  fetch0/instr_mem/U27/Y (INVX0_LVT)                      0.17       4.24 r
  fetch0/instr_mem/U25/Y (OAI21X2_LVT)                    0.16       4.40 f
  fetch0/instr_mem/U113/Y (NAND2X0_LVT)                   0.14       4.54 r
  fetch0/instr_mem/U67/Y (NAND3X2_LVT)                    0.15       4.69 f
  fetch0/instr_mem/U62/Y (IBUFFX2_LVT)                    0.21       4.90 r
  fetch0/instr_mem/U83/Y (MUX21X1_LVT)                    0.35       5.25 f
  fetch0/instr_mem/U70/Y (MUX21X1_LVT)                    0.19       5.44 f
  fetch0/instr_mem/mem/data_in[2] (four_bank_mem_1)       0.00       5.44 f
  fetch0/instr_mem/mem/m1/data_in[2] (final_memory_6)     0.00       5.44 f
  fetch0/instr_mem/mem/m1/reg1[2]/d (dff_517)             0.00       5.44 f
  fetch0/instr_mem/mem/m1/reg1[2]/U4/Y (AND2X1_LVT)       0.19       5.63 f
  fetch0/instr_mem/mem/m1/reg1[2]/state_reg/D (DFFX2_LVT)
                                                          0.01       5.65 f
  data arrival time                                                  5.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch0/instr_mem/mem/m1/reg1[2]/state_reg/CLK (DFFX2_LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -5.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.67


  Startpoint: Rt_EXDM_ff/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch0/instr_mem/mem/m1/reg1[6]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  proc               280000                saed32lvt_tt0p85v25c
  forwarding         ForQA                 saed32lvt_tt0p85v25c
  execute            8000                  saed32lvt_tt0p85v25c
  alu                8000                  saed32lvt_tt0p85v25c
  cla_4b_3           ForQA                 saed32lvt_tt0p85v25c
  cla_16b_0          8000                  saed32lvt_tt0p85v25c
  cla_4b_2           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_1           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_0           ForQA                 saed32lvt_tt0p85v25c
  brchcnd            ForQA                 saed32lvt_tt0p85v25c
  fetch              140000                saed32lvt_tt0p85v25c
  cache_cache_id2    35000                 saed32lvt_tt0p85v25c
  memv_2             8000                  saed32lvt_tt0p85v25c
  mem_system_memtype0
                     140000                saed32lvt_tt0p85v25c
  dff_521            ForQA                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rt_EXDM_ff/state_reg/CLK (DFFX1_LVT)                    0.00 #     0.00 r
  Rt_EXDM_ff/state_reg/Q (DFFX1_LVT)                      0.08       0.08 r
  Rt_EXDM_ff/q (dff_880)                                  0.00       0.08 r
  fu/takeRt_EXDM (forwarding)                             0.00       0.08 r
  fu/U3/Y (IBUFFX2_LVT)                                   0.19       0.27 f
  fu/U59/Y (AND2X1_LVT)                                   0.04       0.31 f
  fu/B_Sel[1] (forwarding)                                0.00       0.31 f
  execute0/B_Sel[1] (execute)                             0.00       0.31 f
  execute0/U7/Y (IBUFFX2_LVT)                             0.18       0.49 r
  execute0/U41/Y (XOR2X2_LVT)                             0.09       0.58 f
  execute0/U61/Y (NAND3X0_LVT)                            0.04       0.62 r
  execute0/U63/Y (NAND4X0_LVT)                            0.05       0.67 f
  execute0/alu1/InB[0] (alu)                              0.00       0.67 f
  execute0/alu1/U17/Y (XOR2X1_LVT)                        0.10       0.77 r
  execute0/alu1/cla/a[0] (cla_16b_0)                      0.00       0.77 r
  execute0/alu1/cla/cla[0]/a[0] (cla_4b_3)                0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/in1 (xor2_87)         0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/U1/Y (XOR2X2_LVT)     0.09       0.86 f
  execute0/alu1/cla/cla[0]/xor_1[0]/out (xor2_87)         0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/in1 (nand2_151)      0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.90 r
  execute0/alu1/cla/cla[0]/nand_2[0]/out (nand2_151)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/in1 (nand2_147)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.93 f
  execute0/alu1/cla/cla[0]/nand_3[0]/out (nand2_147)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/in2 (nand2_150)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       0.98 r
  execute0/alu1/cla/cla[0]/nand_2[1]/out (nand2_150)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/in1 (nand2_146)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.02 f
  execute0/alu1/cla/cla[0]/nand_3[1]/out (nand2_146)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/in2 (nand2_149)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.06 r
  execute0/alu1/cla/cla[0]/nand_2[2]/out (nand2_149)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/in1 (nand2_145)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.10 f
  execute0/alu1/cla/cla[0]/nand_3[2]/out (nand2_145)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/in2 (nand2_148)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.15 r
  execute0/alu1/cla/cla[0]/nand_2[3]/out (nand2_148)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/in1 (nand2_144)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.18 f
  execute0/alu1/cla/cla[0]/nand_3[3]/out (nand2_144)      0.00       1.18 f
  execute0/alu1/cla/cla[0]/c_out (cla_4b_3)               0.00       1.18 f
  execute0/alu1/cla/cla[1]/c_in (cla_4b_2)                0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/in2 (nand2_139)      0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.22 r
  execute0/alu1/cla/cla[1]/nand_2[0]/out (nand2_139)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/in1 (nand2_135)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.26 f
  execute0/alu1/cla/cla[1]/nand_3[0]/out (nand2_135)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/in2 (nand2_138)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.31 r
  execute0/alu1/cla/cla[1]/nand_2[1]/out (nand2_138)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/in1 (nand2_134)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.34 f
  execute0/alu1/cla/cla[1]/nand_3[1]/out (nand2_134)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/in2 (nand2_137)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.39 r
  execute0/alu1/cla/cla[1]/nand_2[2]/out (nand2_137)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/in1 (nand2_133)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.43 f
  execute0/alu1/cla/cla[1]/nand_3[2]/out (nand2_133)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/in2 (nand2_136)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.47 r
  execute0/alu1/cla/cla[1]/nand_2[3]/out (nand2_136)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/in1 (nand2_132)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.50 f
  execute0/alu1/cla/cla[1]/nand_3[3]/out (nand2_132)      0.00       1.50 f
  execute0/alu1/cla/cla[1]/c_out (cla_4b_2)               0.00       1.50 f
  execute0/alu1/cla/cla[2]/c_in (cla_4b_1)                0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/in2 (nand2_127)      0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.55 r
  execute0/alu1/cla/cla[2]/nand_2[0]/out (nand2_127)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/in1 (nand2_123)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.58 f
  execute0/alu1/cla/cla[2]/nand_3[0]/out (nand2_123)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/in2 (nand2_126)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.63 r
  execute0/alu1/cla/cla[2]/nand_2[1]/out (nand2_126)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/in1 (nand2_122)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.67 f
  execute0/alu1/cla/cla[2]/nand_3[1]/out (nand2_122)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/in2 (nand2_125)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.71 r
  execute0/alu1/cla/cla[2]/nand_2[2]/out (nand2_125)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/in1 (nand2_121)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.75 f
  execute0/alu1/cla/cla[2]/nand_3[2]/out (nand2_121)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/in2 (nand2_124)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.80 r
  execute0/alu1/cla/cla[2]/nand_2[3]/out (nand2_124)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/in1 (nand2_120)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.83 f
  execute0/alu1/cla/cla[2]/nand_3[3]/out (nand2_120)      0.00       1.83 f
  execute0/alu1/cla/cla[2]/c_out (cla_4b_1)               0.00       1.83 f
  execute0/alu1/cla/cla[3]/c_in (cla_4b_0)                0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/in2 (nand2_115)      0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.87 r
  execute0/alu1/cla/cla[3]/nand_2[0]/out (nand2_115)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/in1 (nand2_111)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.91 f
  execute0/alu1/cla/cla[3]/nand_3[0]/out (nand2_111)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/in2 (nand2_114)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.96 r
  execute0/alu1/cla/cla[3]/nand_2[1]/out (nand2_114)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/in1 (nand2_110)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.99 f
  execute0/alu1/cla/cla[3]/nand_3[1]/out (nand2_110)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/in2 (nand2_113)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       2.04 r
  execute0/alu1/cla/cla[3]/nand_2[2]/out (nand2_113)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/in1 (nand2_109)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/U1/Y (NAND2X2_LVT)
                                                          0.06       2.10 f
  execute0/alu1/cla/cla[3]/nand_3[2]/out (nand2_109)      0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/c_in (cla_1b_0)          0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/in2 (xor2_0)       0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/U1/Y (XOR2X2_LVT)
                                                          0.07       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/out (xor2_0)       0.00       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/s (cla_1b_0)             0.00       2.17 f
  execute0/alu1/cla/cla[3]/sum[3] (cla_4b_0)              0.00       2.17 f
  execute0/alu1/cla/sum[15] (cla_16b_0)                   0.00       2.17 f
  execute0/alu1/U144/Y (INVX0_LVT)                        0.03       2.20 r
  execute0/alu1/U241/Y (AND2X1_LVT)                       0.04       2.25 r
  execute0/alu1/ZF (alu)                                  0.00       2.25 r
  execute0/branch_ctrl/ZF (brchcnd)                       0.00       2.25 r
  execute0/branch_ctrl/U11/Y (OR2X2_LVT)                  0.05       2.30 r
  execute0/branch_ctrl/U18/Y (NAND4X0_LVT)                0.04       2.34 f
  execute0/branch_ctrl/U19/Y (OA21X1_LVT)                 0.06       2.40 f
  execute0/branch_ctrl/U10/Y (NAND3X0_LVT)                0.04       2.44 r
  execute0/branch_ctrl/BrchCnd (brchcnd)                  0.00       2.44 r
  execute0/BrchCnd (execute)                              0.00       2.44 r
  U14/Y (OR2X2_LVT)                                       0.22       2.66 r
  fetch0/branch (fetch)                                   0.00       2.66 r
  fetch0/U18/Y (IBUFFX2_LVT)                              0.19       2.85 f
  fetch0/U50/Y (IBUFFX2_LVT)                              0.18       3.03 r
  fetch0/U59/Y (AO22X1_LVT)                               0.20       3.24 r
  fetch0/instr_mem/Addr[5] (mem_system_memtype0)          0.00       3.24 r
  fetch0/instr_mem/c1/index[2] (cache_cache_id2)          0.00       3.24 r
  fetch0/instr_mem/c1/U98/Y (INVX0_LVT)                   0.19       3.42 f
  fetch0/instr_mem/c1/U34/Y (INVX1_LVT)                   0.04       3.46 r
  fetch0/instr_mem/c1/mem_vl/addr[2] (memv_2)             0.00       3.46 r
  fetch0/instr_mem/c1/mem_vl/U11/Y (INVX0_LVT)            0.04       3.50 f
  fetch0/instr_mem/c1/mem_vl/U22/Y (AND2X1_LVT)           0.06       3.56 f
  fetch0/instr_mem/c1/mem_vl/U427/Y (NAND2X0_LVT)         0.05       3.61 r
  fetch0/instr_mem/c1/mem_vl/U58/Y (INVX1_LVT)            0.05       3.65 f
  fetch0/instr_mem/c1/mem_vl/U113/Y (NAND2X0_LVT)         0.05       3.70 r
  fetch0/instr_mem/c1/mem_vl/U112/Y (AND4X1_LVT)          0.06       3.76 r
  fetch0/instr_mem/c1/mem_vl/U106/Y (NAND4X0_LVT)         0.04       3.80 f
  fetch0/instr_mem/c1/mem_vl/U105/Y (NAND2X0_LVT)         0.04       3.85 r
  fetch0/instr_mem/c1/mem_vl/U82/Y (NAND4X0_LVT)          0.04       3.89 f
  fetch0/instr_mem/c1/mem_vl/U16/Y (MUX41X1_LVT)          0.08       3.97 f
  fetch0/instr_mem/c1/mem_vl/U36/Y (AND2X1_LVT)           0.05       4.02 f
  fetch0/instr_mem/c1/mem_vl/data_out (memv_2)            0.00       4.02 f
  fetch0/instr_mem/c1/U66/Y (AND3X1_LVT)                  0.05       4.07 f
  fetch0/instr_mem/c1/valid (cache_cache_id2)             0.00       4.07 f
  fetch0/instr_mem/U27/Y (INVX0_LVT)                      0.17       4.24 r
  fetch0/instr_mem/U25/Y (OAI21X2_LVT)                    0.16       4.40 f
  fetch0/instr_mem/U113/Y (NAND2X0_LVT)                   0.14       4.54 r
  fetch0/instr_mem/U67/Y (NAND3X2_LVT)                    0.15       4.69 f
  fetch0/instr_mem/U56/Y (IBUFFX2_LVT)                    0.21       4.90 r
  fetch0/instr_mem/U98/Y (MUX21X1_LVT)                    0.35       5.25 f
  fetch0/instr_mem/U86/Y (MUX21X1_LVT)                    0.19       5.44 f
  fetch0/instr_mem/mem/data_in[6] (four_bank_mem_1)       0.00       5.44 f
  fetch0/instr_mem/mem/m1/data_in[6] (final_memory_6)     0.00       5.44 f
  fetch0/instr_mem/mem/m1/reg1[6]/d (dff_521)             0.00       5.44 f
  fetch0/instr_mem/mem/m1/reg1[6]/U4/Y (AND2X1_LVT)       0.19       5.63 f
  fetch0/instr_mem/mem/m1/reg1[6]/state_reg/D (DFFX2_LVT)
                                                          0.01       5.65 f
  data arrival time                                                  5.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch0/instr_mem/mem/m1/reg1[6]/state_reg/CLK (DFFX2_LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -5.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.67


  Startpoint: Rt_EXDM_ff/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch0/instr_mem/mem/m1/reg1[7]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  proc               280000                saed32lvt_tt0p85v25c
  forwarding         ForQA                 saed32lvt_tt0p85v25c
  execute            8000                  saed32lvt_tt0p85v25c
  alu                8000                  saed32lvt_tt0p85v25c
  cla_4b_3           ForQA                 saed32lvt_tt0p85v25c
  cla_16b_0          8000                  saed32lvt_tt0p85v25c
  cla_4b_2           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_1           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_0           ForQA                 saed32lvt_tt0p85v25c
  brchcnd            ForQA                 saed32lvt_tt0p85v25c
  fetch              140000                saed32lvt_tt0p85v25c
  cache_cache_id2    35000                 saed32lvt_tt0p85v25c
  memv_2             8000                  saed32lvt_tt0p85v25c
  mem_system_memtype0
                     140000                saed32lvt_tt0p85v25c
  dff_522            ForQA                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rt_EXDM_ff/state_reg/CLK (DFFX1_LVT)                    0.00 #     0.00 r
  Rt_EXDM_ff/state_reg/Q (DFFX1_LVT)                      0.08       0.08 r
  Rt_EXDM_ff/q (dff_880)                                  0.00       0.08 r
  fu/takeRt_EXDM (forwarding)                             0.00       0.08 r
  fu/U3/Y (IBUFFX2_LVT)                                   0.19       0.27 f
  fu/U59/Y (AND2X1_LVT)                                   0.04       0.31 f
  fu/B_Sel[1] (forwarding)                                0.00       0.31 f
  execute0/B_Sel[1] (execute)                             0.00       0.31 f
  execute0/U7/Y (IBUFFX2_LVT)                             0.18       0.49 r
  execute0/U41/Y (XOR2X2_LVT)                             0.09       0.58 f
  execute0/U61/Y (NAND3X0_LVT)                            0.04       0.62 r
  execute0/U63/Y (NAND4X0_LVT)                            0.05       0.67 f
  execute0/alu1/InB[0] (alu)                              0.00       0.67 f
  execute0/alu1/U17/Y (XOR2X1_LVT)                        0.10       0.77 r
  execute0/alu1/cla/a[0] (cla_16b_0)                      0.00       0.77 r
  execute0/alu1/cla/cla[0]/a[0] (cla_4b_3)                0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/in1 (xor2_87)         0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/U1/Y (XOR2X2_LVT)     0.09       0.86 f
  execute0/alu1/cla/cla[0]/xor_1[0]/out (xor2_87)         0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/in1 (nand2_151)      0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.90 r
  execute0/alu1/cla/cla[0]/nand_2[0]/out (nand2_151)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/in1 (nand2_147)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.93 f
  execute0/alu1/cla/cla[0]/nand_3[0]/out (nand2_147)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/in2 (nand2_150)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       0.98 r
  execute0/alu1/cla/cla[0]/nand_2[1]/out (nand2_150)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/in1 (nand2_146)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.02 f
  execute0/alu1/cla/cla[0]/nand_3[1]/out (nand2_146)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/in2 (nand2_149)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.06 r
  execute0/alu1/cla/cla[0]/nand_2[2]/out (nand2_149)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/in1 (nand2_145)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.10 f
  execute0/alu1/cla/cla[0]/nand_3[2]/out (nand2_145)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/in2 (nand2_148)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.15 r
  execute0/alu1/cla/cla[0]/nand_2[3]/out (nand2_148)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/in1 (nand2_144)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.18 f
  execute0/alu1/cla/cla[0]/nand_3[3]/out (nand2_144)      0.00       1.18 f
  execute0/alu1/cla/cla[0]/c_out (cla_4b_3)               0.00       1.18 f
  execute0/alu1/cla/cla[1]/c_in (cla_4b_2)                0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/in2 (nand2_139)      0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.22 r
  execute0/alu1/cla/cla[1]/nand_2[0]/out (nand2_139)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/in1 (nand2_135)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.26 f
  execute0/alu1/cla/cla[1]/nand_3[0]/out (nand2_135)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/in2 (nand2_138)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.31 r
  execute0/alu1/cla/cla[1]/nand_2[1]/out (nand2_138)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/in1 (nand2_134)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.34 f
  execute0/alu1/cla/cla[1]/nand_3[1]/out (nand2_134)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/in2 (nand2_137)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.39 r
  execute0/alu1/cla/cla[1]/nand_2[2]/out (nand2_137)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/in1 (nand2_133)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.43 f
  execute0/alu1/cla/cla[1]/nand_3[2]/out (nand2_133)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/in2 (nand2_136)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.47 r
  execute0/alu1/cla/cla[1]/nand_2[3]/out (nand2_136)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/in1 (nand2_132)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.50 f
  execute0/alu1/cla/cla[1]/nand_3[3]/out (nand2_132)      0.00       1.50 f
  execute0/alu1/cla/cla[1]/c_out (cla_4b_2)               0.00       1.50 f
  execute0/alu1/cla/cla[2]/c_in (cla_4b_1)                0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/in2 (nand2_127)      0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.55 r
  execute0/alu1/cla/cla[2]/nand_2[0]/out (nand2_127)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/in1 (nand2_123)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.58 f
  execute0/alu1/cla/cla[2]/nand_3[0]/out (nand2_123)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/in2 (nand2_126)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.63 r
  execute0/alu1/cla/cla[2]/nand_2[1]/out (nand2_126)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/in1 (nand2_122)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.67 f
  execute0/alu1/cla/cla[2]/nand_3[1]/out (nand2_122)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/in2 (nand2_125)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.71 r
  execute0/alu1/cla/cla[2]/nand_2[2]/out (nand2_125)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/in1 (nand2_121)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.75 f
  execute0/alu1/cla/cla[2]/nand_3[2]/out (nand2_121)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/in2 (nand2_124)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.80 r
  execute0/alu1/cla/cla[2]/nand_2[3]/out (nand2_124)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/in1 (nand2_120)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.83 f
  execute0/alu1/cla/cla[2]/nand_3[3]/out (nand2_120)      0.00       1.83 f
  execute0/alu1/cla/cla[2]/c_out (cla_4b_1)               0.00       1.83 f
  execute0/alu1/cla/cla[3]/c_in (cla_4b_0)                0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/in2 (nand2_115)      0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.87 r
  execute0/alu1/cla/cla[3]/nand_2[0]/out (nand2_115)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/in1 (nand2_111)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.91 f
  execute0/alu1/cla/cla[3]/nand_3[0]/out (nand2_111)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/in2 (nand2_114)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.96 r
  execute0/alu1/cla/cla[3]/nand_2[1]/out (nand2_114)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/in1 (nand2_110)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.99 f
  execute0/alu1/cla/cla[3]/nand_3[1]/out (nand2_110)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/in2 (nand2_113)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       2.04 r
  execute0/alu1/cla/cla[3]/nand_2[2]/out (nand2_113)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/in1 (nand2_109)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/U1/Y (NAND2X2_LVT)
                                                          0.06       2.10 f
  execute0/alu1/cla/cla[3]/nand_3[2]/out (nand2_109)      0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/c_in (cla_1b_0)          0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/in2 (xor2_0)       0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/U1/Y (XOR2X2_LVT)
                                                          0.07       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/out (xor2_0)       0.00       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/s (cla_1b_0)             0.00       2.17 f
  execute0/alu1/cla/cla[3]/sum[3] (cla_4b_0)              0.00       2.17 f
  execute0/alu1/cla/sum[15] (cla_16b_0)                   0.00       2.17 f
  execute0/alu1/U144/Y (INVX0_LVT)                        0.03       2.20 r
  execute0/alu1/U241/Y (AND2X1_LVT)                       0.04       2.25 r
  execute0/alu1/ZF (alu)                                  0.00       2.25 r
  execute0/branch_ctrl/ZF (brchcnd)                       0.00       2.25 r
  execute0/branch_ctrl/U11/Y (OR2X2_LVT)                  0.05       2.30 r
  execute0/branch_ctrl/U18/Y (NAND4X0_LVT)                0.04       2.34 f
  execute0/branch_ctrl/U19/Y (OA21X1_LVT)                 0.06       2.40 f
  execute0/branch_ctrl/U10/Y (NAND3X0_LVT)                0.04       2.44 r
  execute0/branch_ctrl/BrchCnd (brchcnd)                  0.00       2.44 r
  execute0/BrchCnd (execute)                              0.00       2.44 r
  U14/Y (OR2X2_LVT)                                       0.22       2.66 r
  fetch0/branch (fetch)                                   0.00       2.66 r
  fetch0/U18/Y (IBUFFX2_LVT)                              0.19       2.85 f
  fetch0/U50/Y (IBUFFX2_LVT)                              0.18       3.03 r
  fetch0/U59/Y (AO22X1_LVT)                               0.20       3.24 r
  fetch0/instr_mem/Addr[5] (mem_system_memtype0)          0.00       3.24 r
  fetch0/instr_mem/c1/index[2] (cache_cache_id2)          0.00       3.24 r
  fetch0/instr_mem/c1/U98/Y (INVX0_LVT)                   0.19       3.42 f
  fetch0/instr_mem/c1/U34/Y (INVX1_LVT)                   0.04       3.46 r
  fetch0/instr_mem/c1/mem_vl/addr[2] (memv_2)             0.00       3.46 r
  fetch0/instr_mem/c1/mem_vl/U11/Y (INVX0_LVT)            0.04       3.50 f
  fetch0/instr_mem/c1/mem_vl/U22/Y (AND2X1_LVT)           0.06       3.56 f
  fetch0/instr_mem/c1/mem_vl/U427/Y (NAND2X0_LVT)         0.05       3.61 r
  fetch0/instr_mem/c1/mem_vl/U58/Y (INVX1_LVT)            0.05       3.65 f
  fetch0/instr_mem/c1/mem_vl/U113/Y (NAND2X0_LVT)         0.05       3.70 r
  fetch0/instr_mem/c1/mem_vl/U112/Y (AND4X1_LVT)          0.06       3.76 r
  fetch0/instr_mem/c1/mem_vl/U106/Y (NAND4X0_LVT)         0.04       3.80 f
  fetch0/instr_mem/c1/mem_vl/U105/Y (NAND2X0_LVT)         0.04       3.85 r
  fetch0/instr_mem/c1/mem_vl/U82/Y (NAND4X0_LVT)          0.04       3.89 f
  fetch0/instr_mem/c1/mem_vl/U16/Y (MUX41X1_LVT)          0.08       3.97 f
  fetch0/instr_mem/c1/mem_vl/U36/Y (AND2X1_LVT)           0.05       4.02 f
  fetch0/instr_mem/c1/mem_vl/data_out (memv_2)            0.00       4.02 f
  fetch0/instr_mem/c1/U66/Y (AND3X1_LVT)                  0.05       4.07 f
  fetch0/instr_mem/c1/valid (cache_cache_id2)             0.00       4.07 f
  fetch0/instr_mem/U27/Y (INVX0_LVT)                      0.17       4.24 r
  fetch0/instr_mem/U25/Y (OAI21X2_LVT)                    0.16       4.40 f
  fetch0/instr_mem/U113/Y (NAND2X0_LVT)                   0.14       4.54 r
  fetch0/instr_mem/U67/Y (NAND3X2_LVT)                    0.15       4.69 f
  fetch0/instr_mem/U56/Y (IBUFFX2_LVT)                    0.21       4.90 r
  fetch0/instr_mem/U64/Y (MUX21X1_LVT)                    0.35       5.25 f
  fetch0/instr_mem/U78/Y (MUX21X1_LVT)                    0.19       5.44 f
  fetch0/instr_mem/mem/data_in[7] (four_bank_mem_1)       0.00       5.44 f
  fetch0/instr_mem/mem/m1/data_in[7] (final_memory_6)     0.00       5.44 f
  fetch0/instr_mem/mem/m1/reg1[7]/d (dff_522)             0.00       5.44 f
  fetch0/instr_mem/mem/m1/reg1[7]/U4/Y (AND2X1_LVT)       0.19       5.63 f
  fetch0/instr_mem/mem/m1/reg1[7]/state_reg/D (DFFX2_LVT)
                                                          0.01       5.65 f
  data arrival time                                                  5.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch0/instr_mem/mem/m1/reg1[7]/state_reg/CLK (DFFX2_LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -5.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.67


  Startpoint: Rt_EXDM_ff/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch0/instr_mem/mem/m2/reg1[2]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  proc               280000                saed32lvt_tt0p85v25c
  forwarding         ForQA                 saed32lvt_tt0p85v25c
  execute            8000                  saed32lvt_tt0p85v25c
  alu                8000                  saed32lvt_tt0p85v25c
  cla_4b_3           ForQA                 saed32lvt_tt0p85v25c
  cla_16b_0          8000                  saed32lvt_tt0p85v25c
  cla_4b_2           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_1           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_0           ForQA                 saed32lvt_tt0p85v25c
  brchcnd            ForQA                 saed32lvt_tt0p85v25c
  fetch              140000                saed32lvt_tt0p85v25c
  cache_cache_id2    35000                 saed32lvt_tt0p85v25c
  memv_2             8000                  saed32lvt_tt0p85v25c
  mem_system_memtype0
                     140000                saed32lvt_tt0p85v25c
  dff_466            ForQA                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rt_EXDM_ff/state_reg/CLK (DFFX1_LVT)                    0.00 #     0.00 r
  Rt_EXDM_ff/state_reg/Q (DFFX1_LVT)                      0.08       0.08 r
  Rt_EXDM_ff/q (dff_880)                                  0.00       0.08 r
  fu/takeRt_EXDM (forwarding)                             0.00       0.08 r
  fu/U3/Y (IBUFFX2_LVT)                                   0.19       0.27 f
  fu/U59/Y (AND2X1_LVT)                                   0.04       0.31 f
  fu/B_Sel[1] (forwarding)                                0.00       0.31 f
  execute0/B_Sel[1] (execute)                             0.00       0.31 f
  execute0/U7/Y (IBUFFX2_LVT)                             0.18       0.49 r
  execute0/U41/Y (XOR2X2_LVT)                             0.09       0.58 f
  execute0/U61/Y (NAND3X0_LVT)                            0.04       0.62 r
  execute0/U63/Y (NAND4X0_LVT)                            0.05       0.67 f
  execute0/alu1/InB[0] (alu)                              0.00       0.67 f
  execute0/alu1/U17/Y (XOR2X1_LVT)                        0.10       0.77 r
  execute0/alu1/cla/a[0] (cla_16b_0)                      0.00       0.77 r
  execute0/alu1/cla/cla[0]/a[0] (cla_4b_3)                0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/in1 (xor2_87)         0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/U1/Y (XOR2X2_LVT)     0.09       0.86 f
  execute0/alu1/cla/cla[0]/xor_1[0]/out (xor2_87)         0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/in1 (nand2_151)      0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.90 r
  execute0/alu1/cla/cla[0]/nand_2[0]/out (nand2_151)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/in1 (nand2_147)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.93 f
  execute0/alu1/cla/cla[0]/nand_3[0]/out (nand2_147)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/in2 (nand2_150)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       0.98 r
  execute0/alu1/cla/cla[0]/nand_2[1]/out (nand2_150)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/in1 (nand2_146)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.02 f
  execute0/alu1/cla/cla[0]/nand_3[1]/out (nand2_146)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/in2 (nand2_149)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.06 r
  execute0/alu1/cla/cla[0]/nand_2[2]/out (nand2_149)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/in1 (nand2_145)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.10 f
  execute0/alu1/cla/cla[0]/nand_3[2]/out (nand2_145)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/in2 (nand2_148)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.15 r
  execute0/alu1/cla/cla[0]/nand_2[3]/out (nand2_148)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/in1 (nand2_144)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.18 f
  execute0/alu1/cla/cla[0]/nand_3[3]/out (nand2_144)      0.00       1.18 f
  execute0/alu1/cla/cla[0]/c_out (cla_4b_3)               0.00       1.18 f
  execute0/alu1/cla/cla[1]/c_in (cla_4b_2)                0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/in2 (nand2_139)      0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.22 r
  execute0/alu1/cla/cla[1]/nand_2[0]/out (nand2_139)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/in1 (nand2_135)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.26 f
  execute0/alu1/cla/cla[1]/nand_3[0]/out (nand2_135)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/in2 (nand2_138)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.31 r
  execute0/alu1/cla/cla[1]/nand_2[1]/out (nand2_138)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/in1 (nand2_134)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.34 f
  execute0/alu1/cla/cla[1]/nand_3[1]/out (nand2_134)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/in2 (nand2_137)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.39 r
  execute0/alu1/cla/cla[1]/nand_2[2]/out (nand2_137)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/in1 (nand2_133)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.43 f
  execute0/alu1/cla/cla[1]/nand_3[2]/out (nand2_133)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/in2 (nand2_136)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.47 r
  execute0/alu1/cla/cla[1]/nand_2[3]/out (nand2_136)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/in1 (nand2_132)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.50 f
  execute0/alu1/cla/cla[1]/nand_3[3]/out (nand2_132)      0.00       1.50 f
  execute0/alu1/cla/cla[1]/c_out (cla_4b_2)               0.00       1.50 f
  execute0/alu1/cla/cla[2]/c_in (cla_4b_1)                0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/in2 (nand2_127)      0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.55 r
  execute0/alu1/cla/cla[2]/nand_2[0]/out (nand2_127)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/in1 (nand2_123)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.58 f
  execute0/alu1/cla/cla[2]/nand_3[0]/out (nand2_123)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/in2 (nand2_126)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.63 r
  execute0/alu1/cla/cla[2]/nand_2[1]/out (nand2_126)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/in1 (nand2_122)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.67 f
  execute0/alu1/cla/cla[2]/nand_3[1]/out (nand2_122)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/in2 (nand2_125)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.71 r
  execute0/alu1/cla/cla[2]/nand_2[2]/out (nand2_125)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/in1 (nand2_121)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.75 f
  execute0/alu1/cla/cla[2]/nand_3[2]/out (nand2_121)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/in2 (nand2_124)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.80 r
  execute0/alu1/cla/cla[2]/nand_2[3]/out (nand2_124)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/in1 (nand2_120)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.83 f
  execute0/alu1/cla/cla[2]/nand_3[3]/out (nand2_120)      0.00       1.83 f
  execute0/alu1/cla/cla[2]/c_out (cla_4b_1)               0.00       1.83 f
  execute0/alu1/cla/cla[3]/c_in (cla_4b_0)                0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/in2 (nand2_115)      0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.87 r
  execute0/alu1/cla/cla[3]/nand_2[0]/out (nand2_115)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/in1 (nand2_111)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.91 f
  execute0/alu1/cla/cla[3]/nand_3[0]/out (nand2_111)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/in2 (nand2_114)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.96 r
  execute0/alu1/cla/cla[3]/nand_2[1]/out (nand2_114)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/in1 (nand2_110)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.99 f
  execute0/alu1/cla/cla[3]/nand_3[1]/out (nand2_110)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/in2 (nand2_113)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       2.04 r
  execute0/alu1/cla/cla[3]/nand_2[2]/out (nand2_113)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/in1 (nand2_109)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/U1/Y (NAND2X2_LVT)
                                                          0.06       2.10 f
  execute0/alu1/cla/cla[3]/nand_3[2]/out (nand2_109)      0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/c_in (cla_1b_0)          0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/in2 (xor2_0)       0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/U1/Y (XOR2X2_LVT)
                                                          0.07       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/out (xor2_0)       0.00       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/s (cla_1b_0)             0.00       2.17 f
  execute0/alu1/cla/cla[3]/sum[3] (cla_4b_0)              0.00       2.17 f
  execute0/alu1/cla/sum[15] (cla_16b_0)                   0.00       2.17 f
  execute0/alu1/U144/Y (INVX0_LVT)                        0.03       2.20 r
  execute0/alu1/U241/Y (AND2X1_LVT)                       0.04       2.25 r
  execute0/alu1/ZF (alu)                                  0.00       2.25 r
  execute0/branch_ctrl/ZF (brchcnd)                       0.00       2.25 r
  execute0/branch_ctrl/U11/Y (OR2X2_LVT)                  0.05       2.30 r
  execute0/branch_ctrl/U18/Y (NAND4X0_LVT)                0.04       2.34 f
  execute0/branch_ctrl/U19/Y (OA21X1_LVT)                 0.06       2.40 f
  execute0/branch_ctrl/U10/Y (NAND3X0_LVT)                0.04       2.44 r
  execute0/branch_ctrl/BrchCnd (brchcnd)                  0.00       2.44 r
  execute0/BrchCnd (execute)                              0.00       2.44 r
  U14/Y (OR2X2_LVT)                                       0.22       2.66 r
  fetch0/branch (fetch)                                   0.00       2.66 r
  fetch0/U18/Y (IBUFFX2_LVT)                              0.19       2.85 f
  fetch0/U50/Y (IBUFFX2_LVT)                              0.18       3.03 r
  fetch0/U59/Y (AO22X1_LVT)                               0.20       3.24 r
  fetch0/instr_mem/Addr[5] (mem_system_memtype0)          0.00       3.24 r
  fetch0/instr_mem/c1/index[2] (cache_cache_id2)          0.00       3.24 r
  fetch0/instr_mem/c1/U98/Y (INVX0_LVT)                   0.19       3.42 f
  fetch0/instr_mem/c1/U34/Y (INVX1_LVT)                   0.04       3.46 r
  fetch0/instr_mem/c1/mem_vl/addr[2] (memv_2)             0.00       3.46 r
  fetch0/instr_mem/c1/mem_vl/U11/Y (INVX0_LVT)            0.04       3.50 f
  fetch0/instr_mem/c1/mem_vl/U22/Y (AND2X1_LVT)           0.06       3.56 f
  fetch0/instr_mem/c1/mem_vl/U427/Y (NAND2X0_LVT)         0.05       3.61 r
  fetch0/instr_mem/c1/mem_vl/U58/Y (INVX1_LVT)            0.05       3.65 f
  fetch0/instr_mem/c1/mem_vl/U113/Y (NAND2X0_LVT)         0.05       3.70 r
  fetch0/instr_mem/c1/mem_vl/U112/Y (AND4X1_LVT)          0.06       3.76 r
  fetch0/instr_mem/c1/mem_vl/U106/Y (NAND4X0_LVT)         0.04       3.80 f
  fetch0/instr_mem/c1/mem_vl/U105/Y (NAND2X0_LVT)         0.04       3.85 r
  fetch0/instr_mem/c1/mem_vl/U82/Y (NAND4X0_LVT)          0.04       3.89 f
  fetch0/instr_mem/c1/mem_vl/U16/Y (MUX41X1_LVT)          0.08       3.97 f
  fetch0/instr_mem/c1/mem_vl/U36/Y (AND2X1_LVT)           0.05       4.02 f
  fetch0/instr_mem/c1/mem_vl/data_out (memv_2)            0.00       4.02 f
  fetch0/instr_mem/c1/U66/Y (AND3X1_LVT)                  0.05       4.07 f
  fetch0/instr_mem/c1/valid (cache_cache_id2)             0.00       4.07 f
  fetch0/instr_mem/U27/Y (INVX0_LVT)                      0.17       4.24 r
  fetch0/instr_mem/U25/Y (OAI21X2_LVT)                    0.16       4.40 f
  fetch0/instr_mem/U113/Y (NAND2X0_LVT)                   0.14       4.54 r
  fetch0/instr_mem/U67/Y (NAND3X2_LVT)                    0.15       4.69 f
  fetch0/instr_mem/U62/Y (IBUFFX2_LVT)                    0.21       4.90 r
  fetch0/instr_mem/U83/Y (MUX21X1_LVT)                    0.35       5.25 f
  fetch0/instr_mem/U70/Y (MUX21X1_LVT)                    0.19       5.44 f
  fetch0/instr_mem/mem/data_in[2] (four_bank_mem_1)       0.00       5.44 f
  fetch0/instr_mem/mem/m2/data_in[2] (final_memory_5)     0.00       5.44 f
  fetch0/instr_mem/mem/m2/reg1[2]/d (dff_466)             0.00       5.44 f
  fetch0/instr_mem/mem/m2/reg1[2]/U4/Y (AND2X1_LVT)       0.19       5.63 f
  fetch0/instr_mem/mem/m2/reg1[2]/state_reg/D (DFFX2_LVT)
                                                          0.01       5.65 f
  data arrival time                                                  5.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch0/instr_mem/mem/m2/reg1[2]/state_reg/CLK (DFFX2_LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -5.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.67


  Startpoint: Rt_EXDM_ff/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch0/instr_mem/mem/m2/reg1[6]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  proc               280000                saed32lvt_tt0p85v25c
  forwarding         ForQA                 saed32lvt_tt0p85v25c
  execute            8000                  saed32lvt_tt0p85v25c
  alu                8000                  saed32lvt_tt0p85v25c
  cla_4b_3           ForQA                 saed32lvt_tt0p85v25c
  cla_16b_0          8000                  saed32lvt_tt0p85v25c
  cla_4b_2           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_1           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_0           ForQA                 saed32lvt_tt0p85v25c
  brchcnd            ForQA                 saed32lvt_tt0p85v25c
  fetch              140000                saed32lvt_tt0p85v25c
  cache_cache_id2    35000                 saed32lvt_tt0p85v25c
  memv_2             8000                  saed32lvt_tt0p85v25c
  mem_system_memtype0
                     140000                saed32lvt_tt0p85v25c
  dff_470            ForQA                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rt_EXDM_ff/state_reg/CLK (DFFX1_LVT)                    0.00 #     0.00 r
  Rt_EXDM_ff/state_reg/Q (DFFX1_LVT)                      0.08       0.08 r
  Rt_EXDM_ff/q (dff_880)                                  0.00       0.08 r
  fu/takeRt_EXDM (forwarding)                             0.00       0.08 r
  fu/U3/Y (IBUFFX2_LVT)                                   0.19       0.27 f
  fu/U59/Y (AND2X1_LVT)                                   0.04       0.31 f
  fu/B_Sel[1] (forwarding)                                0.00       0.31 f
  execute0/B_Sel[1] (execute)                             0.00       0.31 f
  execute0/U7/Y (IBUFFX2_LVT)                             0.18       0.49 r
  execute0/U41/Y (XOR2X2_LVT)                             0.09       0.58 f
  execute0/U61/Y (NAND3X0_LVT)                            0.04       0.62 r
  execute0/U63/Y (NAND4X0_LVT)                            0.05       0.67 f
  execute0/alu1/InB[0] (alu)                              0.00       0.67 f
  execute0/alu1/U17/Y (XOR2X1_LVT)                        0.10       0.77 r
  execute0/alu1/cla/a[0] (cla_16b_0)                      0.00       0.77 r
  execute0/alu1/cla/cla[0]/a[0] (cla_4b_3)                0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/in1 (xor2_87)         0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/U1/Y (XOR2X2_LVT)     0.09       0.86 f
  execute0/alu1/cla/cla[0]/xor_1[0]/out (xor2_87)         0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/in1 (nand2_151)      0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.90 r
  execute0/alu1/cla/cla[0]/nand_2[0]/out (nand2_151)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/in1 (nand2_147)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.93 f
  execute0/alu1/cla/cla[0]/nand_3[0]/out (nand2_147)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/in2 (nand2_150)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       0.98 r
  execute0/alu1/cla/cla[0]/nand_2[1]/out (nand2_150)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/in1 (nand2_146)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.02 f
  execute0/alu1/cla/cla[0]/nand_3[1]/out (nand2_146)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/in2 (nand2_149)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.06 r
  execute0/alu1/cla/cla[0]/nand_2[2]/out (nand2_149)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/in1 (nand2_145)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.10 f
  execute0/alu1/cla/cla[0]/nand_3[2]/out (nand2_145)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/in2 (nand2_148)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.15 r
  execute0/alu1/cla/cla[0]/nand_2[3]/out (nand2_148)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/in1 (nand2_144)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.18 f
  execute0/alu1/cla/cla[0]/nand_3[3]/out (nand2_144)      0.00       1.18 f
  execute0/alu1/cla/cla[0]/c_out (cla_4b_3)               0.00       1.18 f
  execute0/alu1/cla/cla[1]/c_in (cla_4b_2)                0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/in2 (nand2_139)      0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.22 r
  execute0/alu1/cla/cla[1]/nand_2[0]/out (nand2_139)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/in1 (nand2_135)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.26 f
  execute0/alu1/cla/cla[1]/nand_3[0]/out (nand2_135)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/in2 (nand2_138)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.31 r
  execute0/alu1/cla/cla[1]/nand_2[1]/out (nand2_138)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/in1 (nand2_134)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.34 f
  execute0/alu1/cla/cla[1]/nand_3[1]/out (nand2_134)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/in2 (nand2_137)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.39 r
  execute0/alu1/cla/cla[1]/nand_2[2]/out (nand2_137)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/in1 (nand2_133)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.43 f
  execute0/alu1/cla/cla[1]/nand_3[2]/out (nand2_133)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/in2 (nand2_136)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.47 r
  execute0/alu1/cla/cla[1]/nand_2[3]/out (nand2_136)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/in1 (nand2_132)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.50 f
  execute0/alu1/cla/cla[1]/nand_3[3]/out (nand2_132)      0.00       1.50 f
  execute0/alu1/cla/cla[1]/c_out (cla_4b_2)               0.00       1.50 f
  execute0/alu1/cla/cla[2]/c_in (cla_4b_1)                0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/in2 (nand2_127)      0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.55 r
  execute0/alu1/cla/cla[2]/nand_2[0]/out (nand2_127)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/in1 (nand2_123)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.58 f
  execute0/alu1/cla/cla[2]/nand_3[0]/out (nand2_123)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/in2 (nand2_126)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.63 r
  execute0/alu1/cla/cla[2]/nand_2[1]/out (nand2_126)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/in1 (nand2_122)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.67 f
  execute0/alu1/cla/cla[2]/nand_3[1]/out (nand2_122)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/in2 (nand2_125)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.71 r
  execute0/alu1/cla/cla[2]/nand_2[2]/out (nand2_125)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/in1 (nand2_121)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.75 f
  execute0/alu1/cla/cla[2]/nand_3[2]/out (nand2_121)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/in2 (nand2_124)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.80 r
  execute0/alu1/cla/cla[2]/nand_2[3]/out (nand2_124)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/in1 (nand2_120)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.83 f
  execute0/alu1/cla/cla[2]/nand_3[3]/out (nand2_120)      0.00       1.83 f
  execute0/alu1/cla/cla[2]/c_out (cla_4b_1)               0.00       1.83 f
  execute0/alu1/cla/cla[3]/c_in (cla_4b_0)                0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/in2 (nand2_115)      0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.87 r
  execute0/alu1/cla/cla[3]/nand_2[0]/out (nand2_115)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/in1 (nand2_111)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.91 f
  execute0/alu1/cla/cla[3]/nand_3[0]/out (nand2_111)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/in2 (nand2_114)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.96 r
  execute0/alu1/cla/cla[3]/nand_2[1]/out (nand2_114)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/in1 (nand2_110)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.99 f
  execute0/alu1/cla/cla[3]/nand_3[1]/out (nand2_110)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/in2 (nand2_113)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       2.04 r
  execute0/alu1/cla/cla[3]/nand_2[2]/out (nand2_113)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/in1 (nand2_109)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/U1/Y (NAND2X2_LVT)
                                                          0.06       2.10 f
  execute0/alu1/cla/cla[3]/nand_3[2]/out (nand2_109)      0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/c_in (cla_1b_0)          0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/in2 (xor2_0)       0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/U1/Y (XOR2X2_LVT)
                                                          0.07       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/out (xor2_0)       0.00       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/s (cla_1b_0)             0.00       2.17 f
  execute0/alu1/cla/cla[3]/sum[3] (cla_4b_0)              0.00       2.17 f
  execute0/alu1/cla/sum[15] (cla_16b_0)                   0.00       2.17 f
  execute0/alu1/U144/Y (INVX0_LVT)                        0.03       2.20 r
  execute0/alu1/U241/Y (AND2X1_LVT)                       0.04       2.25 r
  execute0/alu1/ZF (alu)                                  0.00       2.25 r
  execute0/branch_ctrl/ZF (brchcnd)                       0.00       2.25 r
  execute0/branch_ctrl/U11/Y (OR2X2_LVT)                  0.05       2.30 r
  execute0/branch_ctrl/U18/Y (NAND4X0_LVT)                0.04       2.34 f
  execute0/branch_ctrl/U19/Y (OA21X1_LVT)                 0.06       2.40 f
  execute0/branch_ctrl/U10/Y (NAND3X0_LVT)                0.04       2.44 r
  execute0/branch_ctrl/BrchCnd (brchcnd)                  0.00       2.44 r
  execute0/BrchCnd (execute)                              0.00       2.44 r
  U14/Y (OR2X2_LVT)                                       0.22       2.66 r
  fetch0/branch (fetch)                                   0.00       2.66 r
  fetch0/U18/Y (IBUFFX2_LVT)                              0.19       2.85 f
  fetch0/U50/Y (IBUFFX2_LVT)                              0.18       3.03 r
  fetch0/U59/Y (AO22X1_LVT)                               0.20       3.24 r
  fetch0/instr_mem/Addr[5] (mem_system_memtype0)          0.00       3.24 r
  fetch0/instr_mem/c1/index[2] (cache_cache_id2)          0.00       3.24 r
  fetch0/instr_mem/c1/U98/Y (INVX0_LVT)                   0.19       3.42 f
  fetch0/instr_mem/c1/U34/Y (INVX1_LVT)                   0.04       3.46 r
  fetch0/instr_mem/c1/mem_vl/addr[2] (memv_2)             0.00       3.46 r
  fetch0/instr_mem/c1/mem_vl/U11/Y (INVX0_LVT)            0.04       3.50 f
  fetch0/instr_mem/c1/mem_vl/U22/Y (AND2X1_LVT)           0.06       3.56 f
  fetch0/instr_mem/c1/mem_vl/U427/Y (NAND2X0_LVT)         0.05       3.61 r
  fetch0/instr_mem/c1/mem_vl/U58/Y (INVX1_LVT)            0.05       3.65 f
  fetch0/instr_mem/c1/mem_vl/U113/Y (NAND2X0_LVT)         0.05       3.70 r
  fetch0/instr_mem/c1/mem_vl/U112/Y (AND4X1_LVT)          0.06       3.76 r
  fetch0/instr_mem/c1/mem_vl/U106/Y (NAND4X0_LVT)         0.04       3.80 f
  fetch0/instr_mem/c1/mem_vl/U105/Y (NAND2X0_LVT)         0.04       3.85 r
  fetch0/instr_mem/c1/mem_vl/U82/Y (NAND4X0_LVT)          0.04       3.89 f
  fetch0/instr_mem/c1/mem_vl/U16/Y (MUX41X1_LVT)          0.08       3.97 f
  fetch0/instr_mem/c1/mem_vl/U36/Y (AND2X1_LVT)           0.05       4.02 f
  fetch0/instr_mem/c1/mem_vl/data_out (memv_2)            0.00       4.02 f
  fetch0/instr_mem/c1/U66/Y (AND3X1_LVT)                  0.05       4.07 f
  fetch0/instr_mem/c1/valid (cache_cache_id2)             0.00       4.07 f
  fetch0/instr_mem/U27/Y (INVX0_LVT)                      0.17       4.24 r
  fetch0/instr_mem/U25/Y (OAI21X2_LVT)                    0.16       4.40 f
  fetch0/instr_mem/U113/Y (NAND2X0_LVT)                   0.14       4.54 r
  fetch0/instr_mem/U67/Y (NAND3X2_LVT)                    0.15       4.69 f
  fetch0/instr_mem/U56/Y (IBUFFX2_LVT)                    0.21       4.90 r
  fetch0/instr_mem/U98/Y (MUX21X1_LVT)                    0.35       5.25 f
  fetch0/instr_mem/U86/Y (MUX21X1_LVT)                    0.19       5.44 f
  fetch0/instr_mem/mem/data_in[6] (four_bank_mem_1)       0.00       5.44 f
  fetch0/instr_mem/mem/m2/data_in[6] (final_memory_5)     0.00       5.44 f
  fetch0/instr_mem/mem/m2/reg1[6]/d (dff_470)             0.00       5.44 f
  fetch0/instr_mem/mem/m2/reg1[6]/U4/Y (AND2X1_LVT)       0.19       5.63 f
  fetch0/instr_mem/mem/m2/reg1[6]/state_reg/D (DFFX2_LVT)
                                                          0.01       5.65 f
  data arrival time                                                  5.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch0/instr_mem/mem/m2/reg1[6]/state_reg/CLK (DFFX2_LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -5.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.67


  Startpoint: Rt_EXDM_ff/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch0/instr_mem/mem/m2/reg1[7]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  proc               280000                saed32lvt_tt0p85v25c
  forwarding         ForQA                 saed32lvt_tt0p85v25c
  execute            8000                  saed32lvt_tt0p85v25c
  alu                8000                  saed32lvt_tt0p85v25c
  cla_4b_3           ForQA                 saed32lvt_tt0p85v25c
  cla_16b_0          8000                  saed32lvt_tt0p85v25c
  cla_4b_2           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_1           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_0           ForQA                 saed32lvt_tt0p85v25c
  brchcnd            ForQA                 saed32lvt_tt0p85v25c
  fetch              140000                saed32lvt_tt0p85v25c
  cache_cache_id2    35000                 saed32lvt_tt0p85v25c
  memv_2             8000                  saed32lvt_tt0p85v25c
  mem_system_memtype0
                     140000                saed32lvt_tt0p85v25c
  dff_471            ForQA                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rt_EXDM_ff/state_reg/CLK (DFFX1_LVT)                    0.00 #     0.00 r
  Rt_EXDM_ff/state_reg/Q (DFFX1_LVT)                      0.08       0.08 r
  Rt_EXDM_ff/q (dff_880)                                  0.00       0.08 r
  fu/takeRt_EXDM (forwarding)                             0.00       0.08 r
  fu/U3/Y (IBUFFX2_LVT)                                   0.19       0.27 f
  fu/U59/Y (AND2X1_LVT)                                   0.04       0.31 f
  fu/B_Sel[1] (forwarding)                                0.00       0.31 f
  execute0/B_Sel[1] (execute)                             0.00       0.31 f
  execute0/U7/Y (IBUFFX2_LVT)                             0.18       0.49 r
  execute0/U41/Y (XOR2X2_LVT)                             0.09       0.58 f
  execute0/U61/Y (NAND3X0_LVT)                            0.04       0.62 r
  execute0/U63/Y (NAND4X0_LVT)                            0.05       0.67 f
  execute0/alu1/InB[0] (alu)                              0.00       0.67 f
  execute0/alu1/U17/Y (XOR2X1_LVT)                        0.10       0.77 r
  execute0/alu1/cla/a[0] (cla_16b_0)                      0.00       0.77 r
  execute0/alu1/cla/cla[0]/a[0] (cla_4b_3)                0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/in1 (xor2_87)         0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/U1/Y (XOR2X2_LVT)     0.09       0.86 f
  execute0/alu1/cla/cla[0]/xor_1[0]/out (xor2_87)         0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/in1 (nand2_151)      0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.90 r
  execute0/alu1/cla/cla[0]/nand_2[0]/out (nand2_151)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/in1 (nand2_147)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.93 f
  execute0/alu1/cla/cla[0]/nand_3[0]/out (nand2_147)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/in2 (nand2_150)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       0.98 r
  execute0/alu1/cla/cla[0]/nand_2[1]/out (nand2_150)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/in1 (nand2_146)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.02 f
  execute0/alu1/cla/cla[0]/nand_3[1]/out (nand2_146)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/in2 (nand2_149)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.06 r
  execute0/alu1/cla/cla[0]/nand_2[2]/out (nand2_149)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/in1 (nand2_145)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.10 f
  execute0/alu1/cla/cla[0]/nand_3[2]/out (nand2_145)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/in2 (nand2_148)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.15 r
  execute0/alu1/cla/cla[0]/nand_2[3]/out (nand2_148)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/in1 (nand2_144)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.18 f
  execute0/alu1/cla/cla[0]/nand_3[3]/out (nand2_144)      0.00       1.18 f
  execute0/alu1/cla/cla[0]/c_out (cla_4b_3)               0.00       1.18 f
  execute0/alu1/cla/cla[1]/c_in (cla_4b_2)                0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/in2 (nand2_139)      0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.22 r
  execute0/alu1/cla/cla[1]/nand_2[0]/out (nand2_139)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/in1 (nand2_135)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.26 f
  execute0/alu1/cla/cla[1]/nand_3[0]/out (nand2_135)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/in2 (nand2_138)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.31 r
  execute0/alu1/cla/cla[1]/nand_2[1]/out (nand2_138)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/in1 (nand2_134)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.34 f
  execute0/alu1/cla/cla[1]/nand_3[1]/out (nand2_134)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/in2 (nand2_137)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.39 r
  execute0/alu1/cla/cla[1]/nand_2[2]/out (nand2_137)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/in1 (nand2_133)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.43 f
  execute0/alu1/cla/cla[1]/nand_3[2]/out (nand2_133)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/in2 (nand2_136)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.47 r
  execute0/alu1/cla/cla[1]/nand_2[3]/out (nand2_136)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/in1 (nand2_132)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.50 f
  execute0/alu1/cla/cla[1]/nand_3[3]/out (nand2_132)      0.00       1.50 f
  execute0/alu1/cla/cla[1]/c_out (cla_4b_2)               0.00       1.50 f
  execute0/alu1/cla/cla[2]/c_in (cla_4b_1)                0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/in2 (nand2_127)      0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.55 r
  execute0/alu1/cla/cla[2]/nand_2[0]/out (nand2_127)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/in1 (nand2_123)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.58 f
  execute0/alu1/cla/cla[2]/nand_3[0]/out (nand2_123)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/in2 (nand2_126)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.63 r
  execute0/alu1/cla/cla[2]/nand_2[1]/out (nand2_126)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/in1 (nand2_122)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.67 f
  execute0/alu1/cla/cla[2]/nand_3[1]/out (nand2_122)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/in2 (nand2_125)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.71 r
  execute0/alu1/cla/cla[2]/nand_2[2]/out (nand2_125)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/in1 (nand2_121)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.75 f
  execute0/alu1/cla/cla[2]/nand_3[2]/out (nand2_121)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/in2 (nand2_124)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.80 r
  execute0/alu1/cla/cla[2]/nand_2[3]/out (nand2_124)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/in1 (nand2_120)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.83 f
  execute0/alu1/cla/cla[2]/nand_3[3]/out (nand2_120)      0.00       1.83 f
  execute0/alu1/cla/cla[2]/c_out (cla_4b_1)               0.00       1.83 f
  execute0/alu1/cla/cla[3]/c_in (cla_4b_0)                0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/in2 (nand2_115)      0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.87 r
  execute0/alu1/cla/cla[3]/nand_2[0]/out (nand2_115)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/in1 (nand2_111)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.91 f
  execute0/alu1/cla/cla[3]/nand_3[0]/out (nand2_111)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/in2 (nand2_114)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.96 r
  execute0/alu1/cla/cla[3]/nand_2[1]/out (nand2_114)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/in1 (nand2_110)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.99 f
  execute0/alu1/cla/cla[3]/nand_3[1]/out (nand2_110)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/in2 (nand2_113)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       2.04 r
  execute0/alu1/cla/cla[3]/nand_2[2]/out (nand2_113)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/in1 (nand2_109)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/U1/Y (NAND2X2_LVT)
                                                          0.06       2.10 f
  execute0/alu1/cla/cla[3]/nand_3[2]/out (nand2_109)      0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/c_in (cla_1b_0)          0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/in2 (xor2_0)       0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/U1/Y (XOR2X2_LVT)
                                                          0.07       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/out (xor2_0)       0.00       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/s (cla_1b_0)             0.00       2.17 f
  execute0/alu1/cla/cla[3]/sum[3] (cla_4b_0)              0.00       2.17 f
  execute0/alu1/cla/sum[15] (cla_16b_0)                   0.00       2.17 f
  execute0/alu1/U144/Y (INVX0_LVT)                        0.03       2.20 r
  execute0/alu1/U241/Y (AND2X1_LVT)                       0.04       2.25 r
  execute0/alu1/ZF (alu)                                  0.00       2.25 r
  execute0/branch_ctrl/ZF (brchcnd)                       0.00       2.25 r
  execute0/branch_ctrl/U11/Y (OR2X2_LVT)                  0.05       2.30 r
  execute0/branch_ctrl/U18/Y (NAND4X0_LVT)                0.04       2.34 f
  execute0/branch_ctrl/U19/Y (OA21X1_LVT)                 0.06       2.40 f
  execute0/branch_ctrl/U10/Y (NAND3X0_LVT)                0.04       2.44 r
  execute0/branch_ctrl/BrchCnd (brchcnd)                  0.00       2.44 r
  execute0/BrchCnd (execute)                              0.00       2.44 r
  U14/Y (OR2X2_LVT)                                       0.22       2.66 r
  fetch0/branch (fetch)                                   0.00       2.66 r
  fetch0/U18/Y (IBUFFX2_LVT)                              0.19       2.85 f
  fetch0/U50/Y (IBUFFX2_LVT)                              0.18       3.03 r
  fetch0/U59/Y (AO22X1_LVT)                               0.20       3.24 r
  fetch0/instr_mem/Addr[5] (mem_system_memtype0)          0.00       3.24 r
  fetch0/instr_mem/c1/index[2] (cache_cache_id2)          0.00       3.24 r
  fetch0/instr_mem/c1/U98/Y (INVX0_LVT)                   0.19       3.42 f
  fetch0/instr_mem/c1/U34/Y (INVX1_LVT)                   0.04       3.46 r
  fetch0/instr_mem/c1/mem_vl/addr[2] (memv_2)             0.00       3.46 r
  fetch0/instr_mem/c1/mem_vl/U11/Y (INVX0_LVT)            0.04       3.50 f
  fetch0/instr_mem/c1/mem_vl/U22/Y (AND2X1_LVT)           0.06       3.56 f
  fetch0/instr_mem/c1/mem_vl/U427/Y (NAND2X0_LVT)         0.05       3.61 r
  fetch0/instr_mem/c1/mem_vl/U58/Y (INVX1_LVT)            0.05       3.65 f
  fetch0/instr_mem/c1/mem_vl/U113/Y (NAND2X0_LVT)         0.05       3.70 r
  fetch0/instr_mem/c1/mem_vl/U112/Y (AND4X1_LVT)          0.06       3.76 r
  fetch0/instr_mem/c1/mem_vl/U106/Y (NAND4X0_LVT)         0.04       3.80 f
  fetch0/instr_mem/c1/mem_vl/U105/Y (NAND2X0_LVT)         0.04       3.85 r
  fetch0/instr_mem/c1/mem_vl/U82/Y (NAND4X0_LVT)          0.04       3.89 f
  fetch0/instr_mem/c1/mem_vl/U16/Y (MUX41X1_LVT)          0.08       3.97 f
  fetch0/instr_mem/c1/mem_vl/U36/Y (AND2X1_LVT)           0.05       4.02 f
  fetch0/instr_mem/c1/mem_vl/data_out (memv_2)            0.00       4.02 f
  fetch0/instr_mem/c1/U66/Y (AND3X1_LVT)                  0.05       4.07 f
  fetch0/instr_mem/c1/valid (cache_cache_id2)             0.00       4.07 f
  fetch0/instr_mem/U27/Y (INVX0_LVT)                      0.17       4.24 r
  fetch0/instr_mem/U25/Y (OAI21X2_LVT)                    0.16       4.40 f
  fetch0/instr_mem/U113/Y (NAND2X0_LVT)                   0.14       4.54 r
  fetch0/instr_mem/U67/Y (NAND3X2_LVT)                    0.15       4.69 f
  fetch0/instr_mem/U56/Y (IBUFFX2_LVT)                    0.21       4.90 r
  fetch0/instr_mem/U64/Y (MUX21X1_LVT)                    0.35       5.25 f
  fetch0/instr_mem/U78/Y (MUX21X1_LVT)                    0.19       5.44 f
  fetch0/instr_mem/mem/data_in[7] (four_bank_mem_1)       0.00       5.44 f
  fetch0/instr_mem/mem/m2/data_in[7] (final_memory_5)     0.00       5.44 f
  fetch0/instr_mem/mem/m2/reg1[7]/d (dff_471)             0.00       5.44 f
  fetch0/instr_mem/mem/m2/reg1[7]/U4/Y (AND2X1_LVT)       0.19       5.63 f
  fetch0/instr_mem/mem/m2/reg1[7]/state_reg/D (DFFX2_LVT)
                                                          0.01       5.65 f
  data arrival time                                                  5.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch0/instr_mem/mem/m2/reg1[7]/state_reg/CLK (DFFX2_LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -5.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.67


  Startpoint: Rt_EXDM_ff/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch0/instr_mem/mem/m3/reg1[2]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  proc               280000                saed32lvt_tt0p85v25c
  forwarding         ForQA                 saed32lvt_tt0p85v25c
  execute            8000                  saed32lvt_tt0p85v25c
  alu                8000                  saed32lvt_tt0p85v25c
  cla_4b_3           ForQA                 saed32lvt_tt0p85v25c
  cla_16b_0          8000                  saed32lvt_tt0p85v25c
  cla_4b_2           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_1           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_0           ForQA                 saed32lvt_tt0p85v25c
  brchcnd            ForQA                 saed32lvt_tt0p85v25c
  fetch              140000                saed32lvt_tt0p85v25c
  cache_cache_id2    35000                 saed32lvt_tt0p85v25c
  memv_2             8000                  saed32lvt_tt0p85v25c
  mem_system_memtype0
                     140000                saed32lvt_tt0p85v25c
  dff_415            ForQA                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rt_EXDM_ff/state_reg/CLK (DFFX1_LVT)                    0.00 #     0.00 r
  Rt_EXDM_ff/state_reg/Q (DFFX1_LVT)                      0.08       0.08 r
  Rt_EXDM_ff/q (dff_880)                                  0.00       0.08 r
  fu/takeRt_EXDM (forwarding)                             0.00       0.08 r
  fu/U3/Y (IBUFFX2_LVT)                                   0.19       0.27 f
  fu/U59/Y (AND2X1_LVT)                                   0.04       0.31 f
  fu/B_Sel[1] (forwarding)                                0.00       0.31 f
  execute0/B_Sel[1] (execute)                             0.00       0.31 f
  execute0/U7/Y (IBUFFX2_LVT)                             0.18       0.49 r
  execute0/U41/Y (XOR2X2_LVT)                             0.09       0.58 f
  execute0/U61/Y (NAND3X0_LVT)                            0.04       0.62 r
  execute0/U63/Y (NAND4X0_LVT)                            0.05       0.67 f
  execute0/alu1/InB[0] (alu)                              0.00       0.67 f
  execute0/alu1/U17/Y (XOR2X1_LVT)                        0.10       0.77 r
  execute0/alu1/cla/a[0] (cla_16b_0)                      0.00       0.77 r
  execute0/alu1/cla/cla[0]/a[0] (cla_4b_3)                0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/in1 (xor2_87)         0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/U1/Y (XOR2X2_LVT)     0.09       0.86 f
  execute0/alu1/cla/cla[0]/xor_1[0]/out (xor2_87)         0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/in1 (nand2_151)      0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.90 r
  execute0/alu1/cla/cla[0]/nand_2[0]/out (nand2_151)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/in1 (nand2_147)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.93 f
  execute0/alu1/cla/cla[0]/nand_3[0]/out (nand2_147)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/in2 (nand2_150)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       0.98 r
  execute0/alu1/cla/cla[0]/nand_2[1]/out (nand2_150)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/in1 (nand2_146)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.02 f
  execute0/alu1/cla/cla[0]/nand_3[1]/out (nand2_146)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/in2 (nand2_149)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.06 r
  execute0/alu1/cla/cla[0]/nand_2[2]/out (nand2_149)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/in1 (nand2_145)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.10 f
  execute0/alu1/cla/cla[0]/nand_3[2]/out (nand2_145)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/in2 (nand2_148)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.15 r
  execute0/alu1/cla/cla[0]/nand_2[3]/out (nand2_148)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/in1 (nand2_144)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.18 f
  execute0/alu1/cla/cla[0]/nand_3[3]/out (nand2_144)      0.00       1.18 f
  execute0/alu1/cla/cla[0]/c_out (cla_4b_3)               0.00       1.18 f
  execute0/alu1/cla/cla[1]/c_in (cla_4b_2)                0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/in2 (nand2_139)      0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.22 r
  execute0/alu1/cla/cla[1]/nand_2[0]/out (nand2_139)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/in1 (nand2_135)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.26 f
  execute0/alu1/cla/cla[1]/nand_3[0]/out (nand2_135)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/in2 (nand2_138)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.31 r
  execute0/alu1/cla/cla[1]/nand_2[1]/out (nand2_138)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/in1 (nand2_134)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.34 f
  execute0/alu1/cla/cla[1]/nand_3[1]/out (nand2_134)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/in2 (nand2_137)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.39 r
  execute0/alu1/cla/cla[1]/nand_2[2]/out (nand2_137)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/in1 (nand2_133)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.43 f
  execute0/alu1/cla/cla[1]/nand_3[2]/out (nand2_133)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/in2 (nand2_136)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.47 r
  execute0/alu1/cla/cla[1]/nand_2[3]/out (nand2_136)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/in1 (nand2_132)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.50 f
  execute0/alu1/cla/cla[1]/nand_3[3]/out (nand2_132)      0.00       1.50 f
  execute0/alu1/cla/cla[1]/c_out (cla_4b_2)               0.00       1.50 f
  execute0/alu1/cla/cla[2]/c_in (cla_4b_1)                0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/in2 (nand2_127)      0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.55 r
  execute0/alu1/cla/cla[2]/nand_2[0]/out (nand2_127)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/in1 (nand2_123)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.58 f
  execute0/alu1/cla/cla[2]/nand_3[0]/out (nand2_123)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/in2 (nand2_126)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.63 r
  execute0/alu1/cla/cla[2]/nand_2[1]/out (nand2_126)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/in1 (nand2_122)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.67 f
  execute0/alu1/cla/cla[2]/nand_3[1]/out (nand2_122)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/in2 (nand2_125)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.71 r
  execute0/alu1/cla/cla[2]/nand_2[2]/out (nand2_125)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/in1 (nand2_121)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.75 f
  execute0/alu1/cla/cla[2]/nand_3[2]/out (nand2_121)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/in2 (nand2_124)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.80 r
  execute0/alu1/cla/cla[2]/nand_2[3]/out (nand2_124)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/in1 (nand2_120)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.83 f
  execute0/alu1/cla/cla[2]/nand_3[3]/out (nand2_120)      0.00       1.83 f
  execute0/alu1/cla/cla[2]/c_out (cla_4b_1)               0.00       1.83 f
  execute0/alu1/cla/cla[3]/c_in (cla_4b_0)                0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/in2 (nand2_115)      0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.87 r
  execute0/alu1/cla/cla[3]/nand_2[0]/out (nand2_115)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/in1 (nand2_111)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.91 f
  execute0/alu1/cla/cla[3]/nand_3[0]/out (nand2_111)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/in2 (nand2_114)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.96 r
  execute0/alu1/cla/cla[3]/nand_2[1]/out (nand2_114)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/in1 (nand2_110)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.99 f
  execute0/alu1/cla/cla[3]/nand_3[1]/out (nand2_110)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/in2 (nand2_113)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       2.04 r
  execute0/alu1/cla/cla[3]/nand_2[2]/out (nand2_113)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/in1 (nand2_109)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/U1/Y (NAND2X2_LVT)
                                                          0.06       2.10 f
  execute0/alu1/cla/cla[3]/nand_3[2]/out (nand2_109)      0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/c_in (cla_1b_0)          0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/in2 (xor2_0)       0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/U1/Y (XOR2X2_LVT)
                                                          0.07       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/out (xor2_0)       0.00       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/s (cla_1b_0)             0.00       2.17 f
  execute0/alu1/cla/cla[3]/sum[3] (cla_4b_0)              0.00       2.17 f
  execute0/alu1/cla/sum[15] (cla_16b_0)                   0.00       2.17 f
  execute0/alu1/U144/Y (INVX0_LVT)                        0.03       2.20 r
  execute0/alu1/U241/Y (AND2X1_LVT)                       0.04       2.25 r
  execute0/alu1/ZF (alu)                                  0.00       2.25 r
  execute0/branch_ctrl/ZF (brchcnd)                       0.00       2.25 r
  execute0/branch_ctrl/U11/Y (OR2X2_LVT)                  0.05       2.30 r
  execute0/branch_ctrl/U18/Y (NAND4X0_LVT)                0.04       2.34 f
  execute0/branch_ctrl/U19/Y (OA21X1_LVT)                 0.06       2.40 f
  execute0/branch_ctrl/U10/Y (NAND3X0_LVT)                0.04       2.44 r
  execute0/branch_ctrl/BrchCnd (brchcnd)                  0.00       2.44 r
  execute0/BrchCnd (execute)                              0.00       2.44 r
  U14/Y (OR2X2_LVT)                                       0.22       2.66 r
  fetch0/branch (fetch)                                   0.00       2.66 r
  fetch0/U18/Y (IBUFFX2_LVT)                              0.19       2.85 f
  fetch0/U50/Y (IBUFFX2_LVT)                              0.18       3.03 r
  fetch0/U59/Y (AO22X1_LVT)                               0.20       3.24 r
  fetch0/instr_mem/Addr[5] (mem_system_memtype0)          0.00       3.24 r
  fetch0/instr_mem/c1/index[2] (cache_cache_id2)          0.00       3.24 r
  fetch0/instr_mem/c1/U98/Y (INVX0_LVT)                   0.19       3.42 f
  fetch0/instr_mem/c1/U34/Y (INVX1_LVT)                   0.04       3.46 r
  fetch0/instr_mem/c1/mem_vl/addr[2] (memv_2)             0.00       3.46 r
  fetch0/instr_mem/c1/mem_vl/U11/Y (INVX0_LVT)            0.04       3.50 f
  fetch0/instr_mem/c1/mem_vl/U22/Y (AND2X1_LVT)           0.06       3.56 f
  fetch0/instr_mem/c1/mem_vl/U427/Y (NAND2X0_LVT)         0.05       3.61 r
  fetch0/instr_mem/c1/mem_vl/U58/Y (INVX1_LVT)            0.05       3.65 f
  fetch0/instr_mem/c1/mem_vl/U113/Y (NAND2X0_LVT)         0.05       3.70 r
  fetch0/instr_mem/c1/mem_vl/U112/Y (AND4X1_LVT)          0.06       3.76 r
  fetch0/instr_mem/c1/mem_vl/U106/Y (NAND4X0_LVT)         0.04       3.80 f
  fetch0/instr_mem/c1/mem_vl/U105/Y (NAND2X0_LVT)         0.04       3.85 r
  fetch0/instr_mem/c1/mem_vl/U82/Y (NAND4X0_LVT)          0.04       3.89 f
  fetch0/instr_mem/c1/mem_vl/U16/Y (MUX41X1_LVT)          0.08       3.97 f
  fetch0/instr_mem/c1/mem_vl/U36/Y (AND2X1_LVT)           0.05       4.02 f
  fetch0/instr_mem/c1/mem_vl/data_out (memv_2)            0.00       4.02 f
  fetch0/instr_mem/c1/U66/Y (AND3X1_LVT)                  0.05       4.07 f
  fetch0/instr_mem/c1/valid (cache_cache_id2)             0.00       4.07 f
  fetch0/instr_mem/U27/Y (INVX0_LVT)                      0.17       4.24 r
  fetch0/instr_mem/U25/Y (OAI21X2_LVT)                    0.16       4.40 f
  fetch0/instr_mem/U113/Y (NAND2X0_LVT)                   0.14       4.54 r
  fetch0/instr_mem/U67/Y (NAND3X2_LVT)                    0.15       4.69 f
  fetch0/instr_mem/U62/Y (IBUFFX2_LVT)                    0.21       4.90 r
  fetch0/instr_mem/U83/Y (MUX21X1_LVT)                    0.35       5.25 f
  fetch0/instr_mem/U70/Y (MUX21X1_LVT)                    0.19       5.44 f
  fetch0/instr_mem/mem/data_in[2] (four_bank_mem_1)       0.00       5.44 f
  fetch0/instr_mem/mem/m3/data_in[2] (final_memory_4)     0.00       5.44 f
  fetch0/instr_mem/mem/m3/reg1[2]/d (dff_415)             0.00       5.44 f
  fetch0/instr_mem/mem/m3/reg1[2]/U4/Y (AND2X1_LVT)       0.19       5.63 f
  fetch0/instr_mem/mem/m3/reg1[2]/state_reg/D (DFFX2_LVT)
                                                          0.01       5.65 f
  data arrival time                                                  5.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch0/instr_mem/mem/m3/reg1[2]/state_reg/CLK (DFFX2_LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -5.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.67


  Startpoint: Rt_EXDM_ff/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch0/instr_mem/mem/m3/reg1[6]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  proc               280000                saed32lvt_tt0p85v25c
  forwarding         ForQA                 saed32lvt_tt0p85v25c
  execute            8000                  saed32lvt_tt0p85v25c
  alu                8000                  saed32lvt_tt0p85v25c
  cla_4b_3           ForQA                 saed32lvt_tt0p85v25c
  cla_16b_0          8000                  saed32lvt_tt0p85v25c
  cla_4b_2           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_1           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_0           ForQA                 saed32lvt_tt0p85v25c
  brchcnd            ForQA                 saed32lvt_tt0p85v25c
  fetch              140000                saed32lvt_tt0p85v25c
  cache_cache_id2    35000                 saed32lvt_tt0p85v25c
  memv_2             8000                  saed32lvt_tt0p85v25c
  mem_system_memtype0
                     140000                saed32lvt_tt0p85v25c
  dff_419            ForQA                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rt_EXDM_ff/state_reg/CLK (DFFX1_LVT)                    0.00 #     0.00 r
  Rt_EXDM_ff/state_reg/Q (DFFX1_LVT)                      0.08       0.08 r
  Rt_EXDM_ff/q (dff_880)                                  0.00       0.08 r
  fu/takeRt_EXDM (forwarding)                             0.00       0.08 r
  fu/U3/Y (IBUFFX2_LVT)                                   0.19       0.27 f
  fu/U59/Y (AND2X1_LVT)                                   0.04       0.31 f
  fu/B_Sel[1] (forwarding)                                0.00       0.31 f
  execute0/B_Sel[1] (execute)                             0.00       0.31 f
  execute0/U7/Y (IBUFFX2_LVT)                             0.18       0.49 r
  execute0/U41/Y (XOR2X2_LVT)                             0.09       0.58 f
  execute0/U61/Y (NAND3X0_LVT)                            0.04       0.62 r
  execute0/U63/Y (NAND4X0_LVT)                            0.05       0.67 f
  execute0/alu1/InB[0] (alu)                              0.00       0.67 f
  execute0/alu1/U17/Y (XOR2X1_LVT)                        0.10       0.77 r
  execute0/alu1/cla/a[0] (cla_16b_0)                      0.00       0.77 r
  execute0/alu1/cla/cla[0]/a[0] (cla_4b_3)                0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/in1 (xor2_87)         0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/U1/Y (XOR2X2_LVT)     0.09       0.86 f
  execute0/alu1/cla/cla[0]/xor_1[0]/out (xor2_87)         0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/in1 (nand2_151)      0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.90 r
  execute0/alu1/cla/cla[0]/nand_2[0]/out (nand2_151)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/in1 (nand2_147)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.93 f
  execute0/alu1/cla/cla[0]/nand_3[0]/out (nand2_147)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/in2 (nand2_150)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       0.98 r
  execute0/alu1/cla/cla[0]/nand_2[1]/out (nand2_150)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/in1 (nand2_146)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.02 f
  execute0/alu1/cla/cla[0]/nand_3[1]/out (nand2_146)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/in2 (nand2_149)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.06 r
  execute0/alu1/cla/cla[0]/nand_2[2]/out (nand2_149)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/in1 (nand2_145)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.10 f
  execute0/alu1/cla/cla[0]/nand_3[2]/out (nand2_145)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/in2 (nand2_148)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.15 r
  execute0/alu1/cla/cla[0]/nand_2[3]/out (nand2_148)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/in1 (nand2_144)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.18 f
  execute0/alu1/cla/cla[0]/nand_3[3]/out (nand2_144)      0.00       1.18 f
  execute0/alu1/cla/cla[0]/c_out (cla_4b_3)               0.00       1.18 f
  execute0/alu1/cla/cla[1]/c_in (cla_4b_2)                0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/in2 (nand2_139)      0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.22 r
  execute0/alu1/cla/cla[1]/nand_2[0]/out (nand2_139)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/in1 (nand2_135)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.26 f
  execute0/alu1/cla/cla[1]/nand_3[0]/out (nand2_135)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/in2 (nand2_138)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.31 r
  execute0/alu1/cla/cla[1]/nand_2[1]/out (nand2_138)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/in1 (nand2_134)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.34 f
  execute0/alu1/cla/cla[1]/nand_3[1]/out (nand2_134)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/in2 (nand2_137)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.39 r
  execute0/alu1/cla/cla[1]/nand_2[2]/out (nand2_137)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/in1 (nand2_133)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.43 f
  execute0/alu1/cla/cla[1]/nand_3[2]/out (nand2_133)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/in2 (nand2_136)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.47 r
  execute0/alu1/cla/cla[1]/nand_2[3]/out (nand2_136)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/in1 (nand2_132)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.50 f
  execute0/alu1/cla/cla[1]/nand_3[3]/out (nand2_132)      0.00       1.50 f
  execute0/alu1/cla/cla[1]/c_out (cla_4b_2)               0.00       1.50 f
  execute0/alu1/cla/cla[2]/c_in (cla_4b_1)                0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/in2 (nand2_127)      0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.55 r
  execute0/alu1/cla/cla[2]/nand_2[0]/out (nand2_127)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/in1 (nand2_123)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.58 f
  execute0/alu1/cla/cla[2]/nand_3[0]/out (nand2_123)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/in2 (nand2_126)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.63 r
  execute0/alu1/cla/cla[2]/nand_2[1]/out (nand2_126)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/in1 (nand2_122)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.67 f
  execute0/alu1/cla/cla[2]/nand_3[1]/out (nand2_122)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/in2 (nand2_125)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.71 r
  execute0/alu1/cla/cla[2]/nand_2[2]/out (nand2_125)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/in1 (nand2_121)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.75 f
  execute0/alu1/cla/cla[2]/nand_3[2]/out (nand2_121)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/in2 (nand2_124)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.80 r
  execute0/alu1/cla/cla[2]/nand_2[3]/out (nand2_124)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/in1 (nand2_120)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.83 f
  execute0/alu1/cla/cla[2]/nand_3[3]/out (nand2_120)      0.00       1.83 f
  execute0/alu1/cla/cla[2]/c_out (cla_4b_1)               0.00       1.83 f
  execute0/alu1/cla/cla[3]/c_in (cla_4b_0)                0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/in2 (nand2_115)      0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.87 r
  execute0/alu1/cla/cla[3]/nand_2[0]/out (nand2_115)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/in1 (nand2_111)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.91 f
  execute0/alu1/cla/cla[3]/nand_3[0]/out (nand2_111)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/in2 (nand2_114)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.96 r
  execute0/alu1/cla/cla[3]/nand_2[1]/out (nand2_114)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/in1 (nand2_110)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.99 f
  execute0/alu1/cla/cla[3]/nand_3[1]/out (nand2_110)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/in2 (nand2_113)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       2.04 r
  execute0/alu1/cla/cla[3]/nand_2[2]/out (nand2_113)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/in1 (nand2_109)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/U1/Y (NAND2X2_LVT)
                                                          0.06       2.10 f
  execute0/alu1/cla/cla[3]/nand_3[2]/out (nand2_109)      0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/c_in (cla_1b_0)          0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/in2 (xor2_0)       0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/U1/Y (XOR2X2_LVT)
                                                          0.07       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/out (xor2_0)       0.00       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/s (cla_1b_0)             0.00       2.17 f
  execute0/alu1/cla/cla[3]/sum[3] (cla_4b_0)              0.00       2.17 f
  execute0/alu1/cla/sum[15] (cla_16b_0)                   0.00       2.17 f
  execute0/alu1/U144/Y (INVX0_LVT)                        0.03       2.20 r
  execute0/alu1/U241/Y (AND2X1_LVT)                       0.04       2.25 r
  execute0/alu1/ZF (alu)                                  0.00       2.25 r
  execute0/branch_ctrl/ZF (brchcnd)                       0.00       2.25 r
  execute0/branch_ctrl/U11/Y (OR2X2_LVT)                  0.05       2.30 r
  execute0/branch_ctrl/U18/Y (NAND4X0_LVT)                0.04       2.34 f
  execute0/branch_ctrl/U19/Y (OA21X1_LVT)                 0.06       2.40 f
  execute0/branch_ctrl/U10/Y (NAND3X0_LVT)                0.04       2.44 r
  execute0/branch_ctrl/BrchCnd (brchcnd)                  0.00       2.44 r
  execute0/BrchCnd (execute)                              0.00       2.44 r
  U14/Y (OR2X2_LVT)                                       0.22       2.66 r
  fetch0/branch (fetch)                                   0.00       2.66 r
  fetch0/U18/Y (IBUFFX2_LVT)                              0.19       2.85 f
  fetch0/U50/Y (IBUFFX2_LVT)                              0.18       3.03 r
  fetch0/U59/Y (AO22X1_LVT)                               0.20       3.24 r
  fetch0/instr_mem/Addr[5] (mem_system_memtype0)          0.00       3.24 r
  fetch0/instr_mem/c1/index[2] (cache_cache_id2)          0.00       3.24 r
  fetch0/instr_mem/c1/U98/Y (INVX0_LVT)                   0.19       3.42 f
  fetch0/instr_mem/c1/U34/Y (INVX1_LVT)                   0.04       3.46 r
  fetch0/instr_mem/c1/mem_vl/addr[2] (memv_2)             0.00       3.46 r
  fetch0/instr_mem/c1/mem_vl/U11/Y (INVX0_LVT)            0.04       3.50 f
  fetch0/instr_mem/c1/mem_vl/U22/Y (AND2X1_LVT)           0.06       3.56 f
  fetch0/instr_mem/c1/mem_vl/U427/Y (NAND2X0_LVT)         0.05       3.61 r
  fetch0/instr_mem/c1/mem_vl/U58/Y (INVX1_LVT)            0.05       3.65 f
  fetch0/instr_mem/c1/mem_vl/U113/Y (NAND2X0_LVT)         0.05       3.70 r
  fetch0/instr_mem/c1/mem_vl/U112/Y (AND4X1_LVT)          0.06       3.76 r
  fetch0/instr_mem/c1/mem_vl/U106/Y (NAND4X0_LVT)         0.04       3.80 f
  fetch0/instr_mem/c1/mem_vl/U105/Y (NAND2X0_LVT)         0.04       3.85 r
  fetch0/instr_mem/c1/mem_vl/U82/Y (NAND4X0_LVT)          0.04       3.89 f
  fetch0/instr_mem/c1/mem_vl/U16/Y (MUX41X1_LVT)          0.08       3.97 f
  fetch0/instr_mem/c1/mem_vl/U36/Y (AND2X1_LVT)           0.05       4.02 f
  fetch0/instr_mem/c1/mem_vl/data_out (memv_2)            0.00       4.02 f
  fetch0/instr_mem/c1/U66/Y (AND3X1_LVT)                  0.05       4.07 f
  fetch0/instr_mem/c1/valid (cache_cache_id2)             0.00       4.07 f
  fetch0/instr_mem/U27/Y (INVX0_LVT)                      0.17       4.24 r
  fetch0/instr_mem/U25/Y (OAI21X2_LVT)                    0.16       4.40 f
  fetch0/instr_mem/U113/Y (NAND2X0_LVT)                   0.14       4.54 r
  fetch0/instr_mem/U67/Y (NAND3X2_LVT)                    0.15       4.69 f
  fetch0/instr_mem/U56/Y (IBUFFX2_LVT)                    0.21       4.90 r
  fetch0/instr_mem/U98/Y (MUX21X1_LVT)                    0.35       5.25 f
  fetch0/instr_mem/U86/Y (MUX21X1_LVT)                    0.19       5.44 f
  fetch0/instr_mem/mem/data_in[6] (four_bank_mem_1)       0.00       5.44 f
  fetch0/instr_mem/mem/m3/data_in[6] (final_memory_4)     0.00       5.44 f
  fetch0/instr_mem/mem/m3/reg1[6]/d (dff_419)             0.00       5.44 f
  fetch0/instr_mem/mem/m3/reg1[6]/U4/Y (AND2X1_LVT)       0.19       5.63 f
  fetch0/instr_mem/mem/m3/reg1[6]/state_reg/D (DFFX2_LVT)
                                                          0.01       5.65 f
  data arrival time                                                  5.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch0/instr_mem/mem/m3/reg1[6]/state_reg/CLK (DFFX2_LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -5.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.67


  Startpoint: Rt_EXDM_ff/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch0/instr_mem/mem/m3/reg1[7]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  proc               280000                saed32lvt_tt0p85v25c
  forwarding         ForQA                 saed32lvt_tt0p85v25c
  execute            8000                  saed32lvt_tt0p85v25c
  alu                8000                  saed32lvt_tt0p85v25c
  cla_4b_3           ForQA                 saed32lvt_tt0p85v25c
  cla_16b_0          8000                  saed32lvt_tt0p85v25c
  cla_4b_2           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_1           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_0           ForQA                 saed32lvt_tt0p85v25c
  brchcnd            ForQA                 saed32lvt_tt0p85v25c
  fetch              140000                saed32lvt_tt0p85v25c
  cache_cache_id2    35000                 saed32lvt_tt0p85v25c
  memv_2             8000                  saed32lvt_tt0p85v25c
  mem_system_memtype0
                     140000                saed32lvt_tt0p85v25c
  dff_420            ForQA                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rt_EXDM_ff/state_reg/CLK (DFFX1_LVT)                    0.00 #     0.00 r
  Rt_EXDM_ff/state_reg/Q (DFFX1_LVT)                      0.08       0.08 r
  Rt_EXDM_ff/q (dff_880)                                  0.00       0.08 r
  fu/takeRt_EXDM (forwarding)                             0.00       0.08 r
  fu/U3/Y (IBUFFX2_LVT)                                   0.19       0.27 f
  fu/U59/Y (AND2X1_LVT)                                   0.04       0.31 f
  fu/B_Sel[1] (forwarding)                                0.00       0.31 f
  execute0/B_Sel[1] (execute)                             0.00       0.31 f
  execute0/U7/Y (IBUFFX2_LVT)                             0.18       0.49 r
  execute0/U41/Y (XOR2X2_LVT)                             0.09       0.58 f
  execute0/U61/Y (NAND3X0_LVT)                            0.04       0.62 r
  execute0/U63/Y (NAND4X0_LVT)                            0.05       0.67 f
  execute0/alu1/InB[0] (alu)                              0.00       0.67 f
  execute0/alu1/U17/Y (XOR2X1_LVT)                        0.10       0.77 r
  execute0/alu1/cla/a[0] (cla_16b_0)                      0.00       0.77 r
  execute0/alu1/cla/cla[0]/a[0] (cla_4b_3)                0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/in1 (xor2_87)         0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/U1/Y (XOR2X2_LVT)     0.09       0.86 f
  execute0/alu1/cla/cla[0]/xor_1[0]/out (xor2_87)         0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/in1 (nand2_151)      0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.90 r
  execute0/alu1/cla/cla[0]/nand_2[0]/out (nand2_151)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/in1 (nand2_147)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.93 f
  execute0/alu1/cla/cla[0]/nand_3[0]/out (nand2_147)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/in2 (nand2_150)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       0.98 r
  execute0/alu1/cla/cla[0]/nand_2[1]/out (nand2_150)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/in1 (nand2_146)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.02 f
  execute0/alu1/cla/cla[0]/nand_3[1]/out (nand2_146)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/in2 (nand2_149)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.06 r
  execute0/alu1/cla/cla[0]/nand_2[2]/out (nand2_149)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/in1 (nand2_145)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.10 f
  execute0/alu1/cla/cla[0]/nand_3[2]/out (nand2_145)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/in2 (nand2_148)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.15 r
  execute0/alu1/cla/cla[0]/nand_2[3]/out (nand2_148)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/in1 (nand2_144)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.18 f
  execute0/alu1/cla/cla[0]/nand_3[3]/out (nand2_144)      0.00       1.18 f
  execute0/alu1/cla/cla[0]/c_out (cla_4b_3)               0.00       1.18 f
  execute0/alu1/cla/cla[1]/c_in (cla_4b_2)                0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/in2 (nand2_139)      0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.22 r
  execute0/alu1/cla/cla[1]/nand_2[0]/out (nand2_139)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/in1 (nand2_135)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.26 f
  execute0/alu1/cla/cla[1]/nand_3[0]/out (nand2_135)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/in2 (nand2_138)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.31 r
  execute0/alu1/cla/cla[1]/nand_2[1]/out (nand2_138)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/in1 (nand2_134)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.34 f
  execute0/alu1/cla/cla[1]/nand_3[1]/out (nand2_134)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/in2 (nand2_137)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.39 r
  execute0/alu1/cla/cla[1]/nand_2[2]/out (nand2_137)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/in1 (nand2_133)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.43 f
  execute0/alu1/cla/cla[1]/nand_3[2]/out (nand2_133)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/in2 (nand2_136)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.47 r
  execute0/alu1/cla/cla[1]/nand_2[3]/out (nand2_136)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/in1 (nand2_132)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.50 f
  execute0/alu1/cla/cla[1]/nand_3[3]/out (nand2_132)      0.00       1.50 f
  execute0/alu1/cla/cla[1]/c_out (cla_4b_2)               0.00       1.50 f
  execute0/alu1/cla/cla[2]/c_in (cla_4b_1)                0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/in2 (nand2_127)      0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.55 r
  execute0/alu1/cla/cla[2]/nand_2[0]/out (nand2_127)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/in1 (nand2_123)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.58 f
  execute0/alu1/cla/cla[2]/nand_3[0]/out (nand2_123)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/in2 (nand2_126)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.63 r
  execute0/alu1/cla/cla[2]/nand_2[1]/out (nand2_126)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/in1 (nand2_122)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.67 f
  execute0/alu1/cla/cla[2]/nand_3[1]/out (nand2_122)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/in2 (nand2_125)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.71 r
  execute0/alu1/cla/cla[2]/nand_2[2]/out (nand2_125)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/in1 (nand2_121)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.75 f
  execute0/alu1/cla/cla[2]/nand_3[2]/out (nand2_121)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/in2 (nand2_124)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.80 r
  execute0/alu1/cla/cla[2]/nand_2[3]/out (nand2_124)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/in1 (nand2_120)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.83 f
  execute0/alu1/cla/cla[2]/nand_3[3]/out (nand2_120)      0.00       1.83 f
  execute0/alu1/cla/cla[2]/c_out (cla_4b_1)               0.00       1.83 f
  execute0/alu1/cla/cla[3]/c_in (cla_4b_0)                0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/in2 (nand2_115)      0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.87 r
  execute0/alu1/cla/cla[3]/nand_2[0]/out (nand2_115)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/in1 (nand2_111)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.91 f
  execute0/alu1/cla/cla[3]/nand_3[0]/out (nand2_111)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/in2 (nand2_114)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.96 r
  execute0/alu1/cla/cla[3]/nand_2[1]/out (nand2_114)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/in1 (nand2_110)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.99 f
  execute0/alu1/cla/cla[3]/nand_3[1]/out (nand2_110)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/in2 (nand2_113)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       2.04 r
  execute0/alu1/cla/cla[3]/nand_2[2]/out (nand2_113)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/in1 (nand2_109)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/U1/Y (NAND2X2_LVT)
                                                          0.06       2.10 f
  execute0/alu1/cla/cla[3]/nand_3[2]/out (nand2_109)      0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/c_in (cla_1b_0)          0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/in2 (xor2_0)       0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/U1/Y (XOR2X2_LVT)
                                                          0.07       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/out (xor2_0)       0.00       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/s (cla_1b_0)             0.00       2.17 f
  execute0/alu1/cla/cla[3]/sum[3] (cla_4b_0)              0.00       2.17 f
  execute0/alu1/cla/sum[15] (cla_16b_0)                   0.00       2.17 f
  execute0/alu1/U144/Y (INVX0_LVT)                        0.03       2.20 r
  execute0/alu1/U241/Y (AND2X1_LVT)                       0.04       2.25 r
  execute0/alu1/ZF (alu)                                  0.00       2.25 r
  execute0/branch_ctrl/ZF (brchcnd)                       0.00       2.25 r
  execute0/branch_ctrl/U11/Y (OR2X2_LVT)                  0.05       2.30 r
  execute0/branch_ctrl/U18/Y (NAND4X0_LVT)                0.04       2.34 f
  execute0/branch_ctrl/U19/Y (OA21X1_LVT)                 0.06       2.40 f
  execute0/branch_ctrl/U10/Y (NAND3X0_LVT)                0.04       2.44 r
  execute0/branch_ctrl/BrchCnd (brchcnd)                  0.00       2.44 r
  execute0/BrchCnd (execute)                              0.00       2.44 r
  U14/Y (OR2X2_LVT)                                       0.22       2.66 r
  fetch0/branch (fetch)                                   0.00       2.66 r
  fetch0/U18/Y (IBUFFX2_LVT)                              0.19       2.85 f
  fetch0/U50/Y (IBUFFX2_LVT)                              0.18       3.03 r
  fetch0/U59/Y (AO22X1_LVT)                               0.20       3.24 r
  fetch0/instr_mem/Addr[5] (mem_system_memtype0)          0.00       3.24 r
  fetch0/instr_mem/c1/index[2] (cache_cache_id2)          0.00       3.24 r
  fetch0/instr_mem/c1/U98/Y (INVX0_LVT)                   0.19       3.42 f
  fetch0/instr_mem/c1/U34/Y (INVX1_LVT)                   0.04       3.46 r
  fetch0/instr_mem/c1/mem_vl/addr[2] (memv_2)             0.00       3.46 r
  fetch0/instr_mem/c1/mem_vl/U11/Y (INVX0_LVT)            0.04       3.50 f
  fetch0/instr_mem/c1/mem_vl/U22/Y (AND2X1_LVT)           0.06       3.56 f
  fetch0/instr_mem/c1/mem_vl/U427/Y (NAND2X0_LVT)         0.05       3.61 r
  fetch0/instr_mem/c1/mem_vl/U58/Y (INVX1_LVT)            0.05       3.65 f
  fetch0/instr_mem/c1/mem_vl/U113/Y (NAND2X0_LVT)         0.05       3.70 r
  fetch0/instr_mem/c1/mem_vl/U112/Y (AND4X1_LVT)          0.06       3.76 r
  fetch0/instr_mem/c1/mem_vl/U106/Y (NAND4X0_LVT)         0.04       3.80 f
  fetch0/instr_mem/c1/mem_vl/U105/Y (NAND2X0_LVT)         0.04       3.85 r
  fetch0/instr_mem/c1/mem_vl/U82/Y (NAND4X0_LVT)          0.04       3.89 f
  fetch0/instr_mem/c1/mem_vl/U16/Y (MUX41X1_LVT)          0.08       3.97 f
  fetch0/instr_mem/c1/mem_vl/U36/Y (AND2X1_LVT)           0.05       4.02 f
  fetch0/instr_mem/c1/mem_vl/data_out (memv_2)            0.00       4.02 f
  fetch0/instr_mem/c1/U66/Y (AND3X1_LVT)                  0.05       4.07 f
  fetch0/instr_mem/c1/valid (cache_cache_id2)             0.00       4.07 f
  fetch0/instr_mem/U27/Y (INVX0_LVT)                      0.17       4.24 r
  fetch0/instr_mem/U25/Y (OAI21X2_LVT)                    0.16       4.40 f
  fetch0/instr_mem/U113/Y (NAND2X0_LVT)                   0.14       4.54 r
  fetch0/instr_mem/U67/Y (NAND3X2_LVT)                    0.15       4.69 f
  fetch0/instr_mem/U56/Y (IBUFFX2_LVT)                    0.21       4.90 r
  fetch0/instr_mem/U64/Y (MUX21X1_LVT)                    0.35       5.25 f
  fetch0/instr_mem/U78/Y (MUX21X1_LVT)                    0.19       5.44 f
  fetch0/instr_mem/mem/data_in[7] (four_bank_mem_1)       0.00       5.44 f
  fetch0/instr_mem/mem/m3/data_in[7] (final_memory_4)     0.00       5.44 f
  fetch0/instr_mem/mem/m3/reg1[7]/d (dff_420)             0.00       5.44 f
  fetch0/instr_mem/mem/m3/reg1[7]/U4/Y (AND2X1_LVT)       0.19       5.63 f
  fetch0/instr_mem/mem/m3/reg1[7]/state_reg/D (DFFX2_LVT)
                                                          0.01       5.65 f
  data arrival time                                                  5.65

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch0/instr_mem/mem/m3/reg1[7]/state_reg/CLK (DFFX2_LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -5.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.67


  Startpoint: Rt_EXDM_ff/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch0/instr_mem/mem/m0/reg1[11]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  proc               280000                saed32lvt_tt0p85v25c
  forwarding         ForQA                 saed32lvt_tt0p85v25c
  execute            8000                  saed32lvt_tt0p85v25c
  alu                8000                  saed32lvt_tt0p85v25c
  cla_4b_3           ForQA                 saed32lvt_tt0p85v25c
  cla_16b_0          8000                  saed32lvt_tt0p85v25c
  cla_4b_2           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_1           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_0           ForQA                 saed32lvt_tt0p85v25c
  brchcnd            ForQA                 saed32lvt_tt0p85v25c
  fetch              140000                saed32lvt_tt0p85v25c
  cache_cache_id2    35000                 saed32lvt_tt0p85v25c
  memv_2             8000                  saed32lvt_tt0p85v25c
  mem_system_memtype0
                     140000                saed32lvt_tt0p85v25c
  dff_155            ForQA                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rt_EXDM_ff/state_reg/CLK (DFFX1_LVT)                    0.00 #     0.00 r
  Rt_EXDM_ff/state_reg/Q (DFFX1_LVT)                      0.08       0.08 r
  Rt_EXDM_ff/q (dff_880)                                  0.00       0.08 r
  fu/takeRt_EXDM (forwarding)                             0.00       0.08 r
  fu/U3/Y (IBUFFX2_LVT)                                   0.19       0.27 f
  fu/U59/Y (AND2X1_LVT)                                   0.04       0.31 f
  fu/B_Sel[1] (forwarding)                                0.00       0.31 f
  execute0/B_Sel[1] (execute)                             0.00       0.31 f
  execute0/U7/Y (IBUFFX2_LVT)                             0.18       0.49 r
  execute0/U41/Y (XOR2X2_LVT)                             0.09       0.58 f
  execute0/U61/Y (NAND3X0_LVT)                            0.04       0.62 r
  execute0/U63/Y (NAND4X0_LVT)                            0.05       0.67 f
  execute0/alu1/InB[0] (alu)                              0.00       0.67 f
  execute0/alu1/U17/Y (XOR2X1_LVT)                        0.10       0.77 r
  execute0/alu1/cla/a[0] (cla_16b_0)                      0.00       0.77 r
  execute0/alu1/cla/cla[0]/a[0] (cla_4b_3)                0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/in1 (xor2_87)         0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/U1/Y (XOR2X2_LVT)     0.09       0.86 f
  execute0/alu1/cla/cla[0]/xor_1[0]/out (xor2_87)         0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/in1 (nand2_151)      0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.90 r
  execute0/alu1/cla/cla[0]/nand_2[0]/out (nand2_151)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/in1 (nand2_147)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.93 f
  execute0/alu1/cla/cla[0]/nand_3[0]/out (nand2_147)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/in2 (nand2_150)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       0.98 r
  execute0/alu1/cla/cla[0]/nand_2[1]/out (nand2_150)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/in1 (nand2_146)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.02 f
  execute0/alu1/cla/cla[0]/nand_3[1]/out (nand2_146)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/in2 (nand2_149)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.06 r
  execute0/alu1/cla/cla[0]/nand_2[2]/out (nand2_149)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/in1 (nand2_145)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.10 f
  execute0/alu1/cla/cla[0]/nand_3[2]/out (nand2_145)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/in2 (nand2_148)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.15 r
  execute0/alu1/cla/cla[0]/nand_2[3]/out (nand2_148)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/in1 (nand2_144)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.18 f
  execute0/alu1/cla/cla[0]/nand_3[3]/out (nand2_144)      0.00       1.18 f
  execute0/alu1/cla/cla[0]/c_out (cla_4b_3)               0.00       1.18 f
  execute0/alu1/cla/cla[1]/c_in (cla_4b_2)                0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/in2 (nand2_139)      0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.22 r
  execute0/alu1/cla/cla[1]/nand_2[0]/out (nand2_139)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/in1 (nand2_135)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.26 f
  execute0/alu1/cla/cla[1]/nand_3[0]/out (nand2_135)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/in2 (nand2_138)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.31 r
  execute0/alu1/cla/cla[1]/nand_2[1]/out (nand2_138)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/in1 (nand2_134)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.34 f
  execute0/alu1/cla/cla[1]/nand_3[1]/out (nand2_134)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/in2 (nand2_137)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.39 r
  execute0/alu1/cla/cla[1]/nand_2[2]/out (nand2_137)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/in1 (nand2_133)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.43 f
  execute0/alu1/cla/cla[1]/nand_3[2]/out (nand2_133)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/in2 (nand2_136)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.47 r
  execute0/alu1/cla/cla[1]/nand_2[3]/out (nand2_136)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/in1 (nand2_132)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.50 f
  execute0/alu1/cla/cla[1]/nand_3[3]/out (nand2_132)      0.00       1.50 f
  execute0/alu1/cla/cla[1]/c_out (cla_4b_2)               0.00       1.50 f
  execute0/alu1/cla/cla[2]/c_in (cla_4b_1)                0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/in2 (nand2_127)      0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.55 r
  execute0/alu1/cla/cla[2]/nand_2[0]/out (nand2_127)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/in1 (nand2_123)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.58 f
  execute0/alu1/cla/cla[2]/nand_3[0]/out (nand2_123)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/in2 (nand2_126)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.63 r
  execute0/alu1/cla/cla[2]/nand_2[1]/out (nand2_126)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/in1 (nand2_122)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.67 f
  execute0/alu1/cla/cla[2]/nand_3[1]/out (nand2_122)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/in2 (nand2_125)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.71 r
  execute0/alu1/cla/cla[2]/nand_2[2]/out (nand2_125)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/in1 (nand2_121)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.75 f
  execute0/alu1/cla/cla[2]/nand_3[2]/out (nand2_121)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/in2 (nand2_124)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.80 r
  execute0/alu1/cla/cla[2]/nand_2[3]/out (nand2_124)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/in1 (nand2_120)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.83 f
  execute0/alu1/cla/cla[2]/nand_3[3]/out (nand2_120)      0.00       1.83 f
  execute0/alu1/cla/cla[2]/c_out (cla_4b_1)               0.00       1.83 f
  execute0/alu1/cla/cla[3]/c_in (cla_4b_0)                0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/in2 (nand2_115)      0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.87 r
  execute0/alu1/cla/cla[3]/nand_2[0]/out (nand2_115)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/in1 (nand2_111)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.91 f
  execute0/alu1/cla/cla[3]/nand_3[0]/out (nand2_111)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/in2 (nand2_114)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.96 r
  execute0/alu1/cla/cla[3]/nand_2[1]/out (nand2_114)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/in1 (nand2_110)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.99 f
  execute0/alu1/cla/cla[3]/nand_3[1]/out (nand2_110)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/in2 (nand2_113)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       2.04 r
  execute0/alu1/cla/cla[3]/nand_2[2]/out (nand2_113)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/in1 (nand2_109)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/U1/Y (NAND2X2_LVT)
                                                          0.06       2.10 f
  execute0/alu1/cla/cla[3]/nand_3[2]/out (nand2_109)      0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/c_in (cla_1b_0)          0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/in2 (xor2_0)       0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/U1/Y (XOR2X2_LVT)
                                                          0.07       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/out (xor2_0)       0.00       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/s (cla_1b_0)             0.00       2.17 f
  execute0/alu1/cla/cla[3]/sum[3] (cla_4b_0)              0.00       2.17 f
  execute0/alu1/cla/sum[15] (cla_16b_0)                   0.00       2.17 f
  execute0/alu1/U144/Y (INVX0_LVT)                        0.03       2.20 r
  execute0/alu1/U241/Y (AND2X1_LVT)                       0.04       2.25 r
  execute0/alu1/ZF (alu)                                  0.00       2.25 r
  execute0/branch_ctrl/ZF (brchcnd)                       0.00       2.25 r
  execute0/branch_ctrl/U11/Y (OR2X2_LVT)                  0.05       2.30 r
  execute0/branch_ctrl/U18/Y (NAND4X0_LVT)                0.04       2.34 f
  execute0/branch_ctrl/U19/Y (OA21X1_LVT)                 0.06       2.40 f
  execute0/branch_ctrl/U10/Y (NAND3X0_LVT)                0.04       2.44 r
  execute0/branch_ctrl/BrchCnd (brchcnd)                  0.00       2.44 r
  execute0/BrchCnd (execute)                              0.00       2.44 r
  U14/Y (OR2X2_LVT)                                       0.22       2.66 r
  fetch0/branch (fetch)                                   0.00       2.66 r
  fetch0/U18/Y (IBUFFX2_LVT)                              0.19       2.85 f
  fetch0/U50/Y (IBUFFX2_LVT)                              0.18       3.03 r
  fetch0/U59/Y (AO22X1_LVT)                               0.20       3.24 r
  fetch0/instr_mem/Addr[5] (mem_system_memtype0)          0.00       3.24 r
  fetch0/instr_mem/c1/index[2] (cache_cache_id2)          0.00       3.24 r
  fetch0/instr_mem/c1/U98/Y (INVX0_LVT)                   0.19       3.42 f
  fetch0/instr_mem/c1/U34/Y (INVX1_LVT)                   0.04       3.46 r
  fetch0/instr_mem/c1/mem_vl/addr[2] (memv_2)             0.00       3.46 r
  fetch0/instr_mem/c1/mem_vl/U11/Y (INVX0_LVT)            0.04       3.50 f
  fetch0/instr_mem/c1/mem_vl/U22/Y (AND2X1_LVT)           0.06       3.56 f
  fetch0/instr_mem/c1/mem_vl/U427/Y (NAND2X0_LVT)         0.05       3.61 r
  fetch0/instr_mem/c1/mem_vl/U58/Y (INVX1_LVT)            0.05       3.65 f
  fetch0/instr_mem/c1/mem_vl/U113/Y (NAND2X0_LVT)         0.05       3.70 r
  fetch0/instr_mem/c1/mem_vl/U112/Y (AND4X1_LVT)          0.06       3.76 r
  fetch0/instr_mem/c1/mem_vl/U106/Y (NAND4X0_LVT)         0.04       3.80 f
  fetch0/instr_mem/c1/mem_vl/U105/Y (NAND2X0_LVT)         0.04       3.85 r
  fetch0/instr_mem/c1/mem_vl/U82/Y (NAND4X0_LVT)          0.04       3.89 f
  fetch0/instr_mem/c1/mem_vl/U16/Y (MUX41X1_LVT)          0.08       3.97 f
  fetch0/instr_mem/c1/mem_vl/U36/Y (AND2X1_LVT)           0.05       4.02 f
  fetch0/instr_mem/c1/mem_vl/data_out (memv_2)            0.00       4.02 f
  fetch0/instr_mem/c1/U66/Y (AND3X1_LVT)                  0.05       4.07 f
  fetch0/instr_mem/c1/valid (cache_cache_id2)             0.00       4.07 f
  fetch0/instr_mem/U27/Y (INVX0_LVT)                      0.17       4.24 r
  fetch0/instr_mem/U25/Y (OAI21X2_LVT)                    0.16       4.40 f
  fetch0/instr_mem/U113/Y (NAND2X0_LVT)                   0.14       4.54 r
  fetch0/instr_mem/U67/Y (NAND3X2_LVT)                    0.15       4.69 f
  fetch0/instr_mem/U75/Y (IBUFFX2_LVT)                    0.21       4.90 r
  fetch0/instr_mem/U101/Y (MUX21X1_LVT)                   0.35       5.24 f
  fetch0/instr_mem/U11/Y (MUX21X1_LVT)                    0.19       5.44 f
  fetch0/instr_mem/mem/data_in[11] (four_bank_mem_1)      0.00       5.44 f
  fetch0/instr_mem/mem/m0/data_in[11] (final_memory_7)
                                                          0.00       5.44 f
  fetch0/instr_mem/mem/m0/reg1[11]/d (dff_155)            0.00       5.44 f
  fetch0/instr_mem/mem/m0/reg1[11]/U5/Y (AND2X1_LVT)      0.19       5.63 f
  fetch0/instr_mem/mem/m0/reg1[11]/state_reg/D (DFFX2_LVT)
                                                          0.01       5.64 f
  data arrival time                                                  5.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch0/instr_mem/mem/m0/reg1[11]/state_reg/CLK (DFFX2_LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -5.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.67


  Startpoint: Rt_EXDM_ff/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch0/instr_mem/mem/m1/reg1[11]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  proc               280000                saed32lvt_tt0p85v25c
  forwarding         ForQA                 saed32lvt_tt0p85v25c
  execute            8000                  saed32lvt_tt0p85v25c
  alu                8000                  saed32lvt_tt0p85v25c
  cla_4b_3           ForQA                 saed32lvt_tt0p85v25c
  cla_16b_0          8000                  saed32lvt_tt0p85v25c
  cla_4b_2           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_1           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_0           ForQA                 saed32lvt_tt0p85v25c
  brchcnd            ForQA                 saed32lvt_tt0p85v25c
  fetch              140000                saed32lvt_tt0p85v25c
  cache_cache_id2    35000                 saed32lvt_tt0p85v25c
  memv_2             8000                  saed32lvt_tt0p85v25c
  mem_system_memtype0
                     140000                saed32lvt_tt0p85v25c
  dff_526            ForQA                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rt_EXDM_ff/state_reg/CLK (DFFX1_LVT)                    0.00 #     0.00 r
  Rt_EXDM_ff/state_reg/Q (DFFX1_LVT)                      0.08       0.08 r
  Rt_EXDM_ff/q (dff_880)                                  0.00       0.08 r
  fu/takeRt_EXDM (forwarding)                             0.00       0.08 r
  fu/U3/Y (IBUFFX2_LVT)                                   0.19       0.27 f
  fu/U59/Y (AND2X1_LVT)                                   0.04       0.31 f
  fu/B_Sel[1] (forwarding)                                0.00       0.31 f
  execute0/B_Sel[1] (execute)                             0.00       0.31 f
  execute0/U7/Y (IBUFFX2_LVT)                             0.18       0.49 r
  execute0/U41/Y (XOR2X2_LVT)                             0.09       0.58 f
  execute0/U61/Y (NAND3X0_LVT)                            0.04       0.62 r
  execute0/U63/Y (NAND4X0_LVT)                            0.05       0.67 f
  execute0/alu1/InB[0] (alu)                              0.00       0.67 f
  execute0/alu1/U17/Y (XOR2X1_LVT)                        0.10       0.77 r
  execute0/alu1/cla/a[0] (cla_16b_0)                      0.00       0.77 r
  execute0/alu1/cla/cla[0]/a[0] (cla_4b_3)                0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/in1 (xor2_87)         0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/U1/Y (XOR2X2_LVT)     0.09       0.86 f
  execute0/alu1/cla/cla[0]/xor_1[0]/out (xor2_87)         0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/in1 (nand2_151)      0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.90 r
  execute0/alu1/cla/cla[0]/nand_2[0]/out (nand2_151)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/in1 (nand2_147)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.93 f
  execute0/alu1/cla/cla[0]/nand_3[0]/out (nand2_147)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/in2 (nand2_150)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       0.98 r
  execute0/alu1/cla/cla[0]/nand_2[1]/out (nand2_150)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/in1 (nand2_146)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.02 f
  execute0/alu1/cla/cla[0]/nand_3[1]/out (nand2_146)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/in2 (nand2_149)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.06 r
  execute0/alu1/cla/cla[0]/nand_2[2]/out (nand2_149)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/in1 (nand2_145)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.10 f
  execute0/alu1/cla/cla[0]/nand_3[2]/out (nand2_145)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/in2 (nand2_148)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.15 r
  execute0/alu1/cla/cla[0]/nand_2[3]/out (nand2_148)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/in1 (nand2_144)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.18 f
  execute0/alu1/cla/cla[0]/nand_3[3]/out (nand2_144)      0.00       1.18 f
  execute0/alu1/cla/cla[0]/c_out (cla_4b_3)               0.00       1.18 f
  execute0/alu1/cla/cla[1]/c_in (cla_4b_2)                0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/in2 (nand2_139)      0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.22 r
  execute0/alu1/cla/cla[1]/nand_2[0]/out (nand2_139)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/in1 (nand2_135)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.26 f
  execute0/alu1/cla/cla[1]/nand_3[0]/out (nand2_135)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/in2 (nand2_138)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.31 r
  execute0/alu1/cla/cla[1]/nand_2[1]/out (nand2_138)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/in1 (nand2_134)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.34 f
  execute0/alu1/cla/cla[1]/nand_3[1]/out (nand2_134)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/in2 (nand2_137)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.39 r
  execute0/alu1/cla/cla[1]/nand_2[2]/out (nand2_137)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/in1 (nand2_133)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.43 f
  execute0/alu1/cla/cla[1]/nand_3[2]/out (nand2_133)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/in2 (nand2_136)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.47 r
  execute0/alu1/cla/cla[1]/nand_2[3]/out (nand2_136)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/in1 (nand2_132)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.50 f
  execute0/alu1/cla/cla[1]/nand_3[3]/out (nand2_132)      0.00       1.50 f
  execute0/alu1/cla/cla[1]/c_out (cla_4b_2)               0.00       1.50 f
  execute0/alu1/cla/cla[2]/c_in (cla_4b_1)                0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/in2 (nand2_127)      0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.55 r
  execute0/alu1/cla/cla[2]/nand_2[0]/out (nand2_127)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/in1 (nand2_123)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.58 f
  execute0/alu1/cla/cla[2]/nand_3[0]/out (nand2_123)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/in2 (nand2_126)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.63 r
  execute0/alu1/cla/cla[2]/nand_2[1]/out (nand2_126)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/in1 (nand2_122)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.67 f
  execute0/alu1/cla/cla[2]/nand_3[1]/out (nand2_122)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/in2 (nand2_125)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.71 r
  execute0/alu1/cla/cla[2]/nand_2[2]/out (nand2_125)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/in1 (nand2_121)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.75 f
  execute0/alu1/cla/cla[2]/nand_3[2]/out (nand2_121)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/in2 (nand2_124)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.80 r
  execute0/alu1/cla/cla[2]/nand_2[3]/out (nand2_124)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/in1 (nand2_120)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.83 f
  execute0/alu1/cla/cla[2]/nand_3[3]/out (nand2_120)      0.00       1.83 f
  execute0/alu1/cla/cla[2]/c_out (cla_4b_1)               0.00       1.83 f
  execute0/alu1/cla/cla[3]/c_in (cla_4b_0)                0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/in2 (nand2_115)      0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.87 r
  execute0/alu1/cla/cla[3]/nand_2[0]/out (nand2_115)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/in1 (nand2_111)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.91 f
  execute0/alu1/cla/cla[3]/nand_3[0]/out (nand2_111)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/in2 (nand2_114)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.96 r
  execute0/alu1/cla/cla[3]/nand_2[1]/out (nand2_114)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/in1 (nand2_110)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.99 f
  execute0/alu1/cla/cla[3]/nand_3[1]/out (nand2_110)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/in2 (nand2_113)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       2.04 r
  execute0/alu1/cla/cla[3]/nand_2[2]/out (nand2_113)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/in1 (nand2_109)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/U1/Y (NAND2X2_LVT)
                                                          0.06       2.10 f
  execute0/alu1/cla/cla[3]/nand_3[2]/out (nand2_109)      0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/c_in (cla_1b_0)          0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/in2 (xor2_0)       0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/U1/Y (XOR2X2_LVT)
                                                          0.07       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/out (xor2_0)       0.00       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/s (cla_1b_0)             0.00       2.17 f
  execute0/alu1/cla/cla[3]/sum[3] (cla_4b_0)              0.00       2.17 f
  execute0/alu1/cla/sum[15] (cla_16b_0)                   0.00       2.17 f
  execute0/alu1/U144/Y (INVX0_LVT)                        0.03       2.20 r
  execute0/alu1/U241/Y (AND2X1_LVT)                       0.04       2.25 r
  execute0/alu1/ZF (alu)                                  0.00       2.25 r
  execute0/branch_ctrl/ZF (brchcnd)                       0.00       2.25 r
  execute0/branch_ctrl/U11/Y (OR2X2_LVT)                  0.05       2.30 r
  execute0/branch_ctrl/U18/Y (NAND4X0_LVT)                0.04       2.34 f
  execute0/branch_ctrl/U19/Y (OA21X1_LVT)                 0.06       2.40 f
  execute0/branch_ctrl/U10/Y (NAND3X0_LVT)                0.04       2.44 r
  execute0/branch_ctrl/BrchCnd (brchcnd)                  0.00       2.44 r
  execute0/BrchCnd (execute)                              0.00       2.44 r
  U14/Y (OR2X2_LVT)                                       0.22       2.66 r
  fetch0/branch (fetch)                                   0.00       2.66 r
  fetch0/U18/Y (IBUFFX2_LVT)                              0.19       2.85 f
  fetch0/U50/Y (IBUFFX2_LVT)                              0.18       3.03 r
  fetch0/U59/Y (AO22X1_LVT)                               0.20       3.24 r
  fetch0/instr_mem/Addr[5] (mem_system_memtype0)          0.00       3.24 r
  fetch0/instr_mem/c1/index[2] (cache_cache_id2)          0.00       3.24 r
  fetch0/instr_mem/c1/U98/Y (INVX0_LVT)                   0.19       3.42 f
  fetch0/instr_mem/c1/U34/Y (INVX1_LVT)                   0.04       3.46 r
  fetch0/instr_mem/c1/mem_vl/addr[2] (memv_2)             0.00       3.46 r
  fetch0/instr_mem/c1/mem_vl/U11/Y (INVX0_LVT)            0.04       3.50 f
  fetch0/instr_mem/c1/mem_vl/U22/Y (AND2X1_LVT)           0.06       3.56 f
  fetch0/instr_mem/c1/mem_vl/U427/Y (NAND2X0_LVT)         0.05       3.61 r
  fetch0/instr_mem/c1/mem_vl/U58/Y (INVX1_LVT)            0.05       3.65 f
  fetch0/instr_mem/c1/mem_vl/U113/Y (NAND2X0_LVT)         0.05       3.70 r
  fetch0/instr_mem/c1/mem_vl/U112/Y (AND4X1_LVT)          0.06       3.76 r
  fetch0/instr_mem/c1/mem_vl/U106/Y (NAND4X0_LVT)         0.04       3.80 f
  fetch0/instr_mem/c1/mem_vl/U105/Y (NAND2X0_LVT)         0.04       3.85 r
  fetch0/instr_mem/c1/mem_vl/U82/Y (NAND4X0_LVT)          0.04       3.89 f
  fetch0/instr_mem/c1/mem_vl/U16/Y (MUX41X1_LVT)          0.08       3.97 f
  fetch0/instr_mem/c1/mem_vl/U36/Y (AND2X1_LVT)           0.05       4.02 f
  fetch0/instr_mem/c1/mem_vl/data_out (memv_2)            0.00       4.02 f
  fetch0/instr_mem/c1/U66/Y (AND3X1_LVT)                  0.05       4.07 f
  fetch0/instr_mem/c1/valid (cache_cache_id2)             0.00       4.07 f
  fetch0/instr_mem/U27/Y (INVX0_LVT)                      0.17       4.24 r
  fetch0/instr_mem/U25/Y (OAI21X2_LVT)                    0.16       4.40 f
  fetch0/instr_mem/U113/Y (NAND2X0_LVT)                   0.14       4.54 r
  fetch0/instr_mem/U67/Y (NAND3X2_LVT)                    0.15       4.69 f
  fetch0/instr_mem/U75/Y (IBUFFX2_LVT)                    0.21       4.90 r
  fetch0/instr_mem/U101/Y (MUX21X1_LVT)                   0.35       5.24 f
  fetch0/instr_mem/U11/Y (MUX21X1_LVT)                    0.19       5.44 f
  fetch0/instr_mem/mem/data_in[11] (four_bank_mem_1)      0.00       5.44 f
  fetch0/instr_mem/mem/m1/data_in[11] (final_memory_6)
                                                          0.00       5.44 f
  fetch0/instr_mem/mem/m1/reg1[11]/d (dff_526)            0.00       5.44 f
  fetch0/instr_mem/mem/m1/reg1[11]/U5/Y (AND2X1_LVT)      0.19       5.63 f
  fetch0/instr_mem/mem/m1/reg1[11]/state_reg/D (DFFX2_LVT)
                                                          0.01       5.64 f
  data arrival time                                                  5.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch0/instr_mem/mem/m1/reg1[11]/state_reg/CLK (DFFX2_LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -5.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.67


  Startpoint: Rt_EXDM_ff/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch0/instr_mem/mem/m2/reg1[11]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  proc               280000                saed32lvt_tt0p85v25c
  forwarding         ForQA                 saed32lvt_tt0p85v25c
  execute            8000                  saed32lvt_tt0p85v25c
  alu                8000                  saed32lvt_tt0p85v25c
  cla_4b_3           ForQA                 saed32lvt_tt0p85v25c
  cla_16b_0          8000                  saed32lvt_tt0p85v25c
  cla_4b_2           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_1           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_0           ForQA                 saed32lvt_tt0p85v25c
  brchcnd            ForQA                 saed32lvt_tt0p85v25c
  fetch              140000                saed32lvt_tt0p85v25c
  cache_cache_id2    35000                 saed32lvt_tt0p85v25c
  memv_2             8000                  saed32lvt_tt0p85v25c
  mem_system_memtype0
                     140000                saed32lvt_tt0p85v25c
  dff_475            ForQA                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rt_EXDM_ff/state_reg/CLK (DFFX1_LVT)                    0.00 #     0.00 r
  Rt_EXDM_ff/state_reg/Q (DFFX1_LVT)                      0.08       0.08 r
  Rt_EXDM_ff/q (dff_880)                                  0.00       0.08 r
  fu/takeRt_EXDM (forwarding)                             0.00       0.08 r
  fu/U3/Y (IBUFFX2_LVT)                                   0.19       0.27 f
  fu/U59/Y (AND2X1_LVT)                                   0.04       0.31 f
  fu/B_Sel[1] (forwarding)                                0.00       0.31 f
  execute0/B_Sel[1] (execute)                             0.00       0.31 f
  execute0/U7/Y (IBUFFX2_LVT)                             0.18       0.49 r
  execute0/U41/Y (XOR2X2_LVT)                             0.09       0.58 f
  execute0/U61/Y (NAND3X0_LVT)                            0.04       0.62 r
  execute0/U63/Y (NAND4X0_LVT)                            0.05       0.67 f
  execute0/alu1/InB[0] (alu)                              0.00       0.67 f
  execute0/alu1/U17/Y (XOR2X1_LVT)                        0.10       0.77 r
  execute0/alu1/cla/a[0] (cla_16b_0)                      0.00       0.77 r
  execute0/alu1/cla/cla[0]/a[0] (cla_4b_3)                0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/in1 (xor2_87)         0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/U1/Y (XOR2X2_LVT)     0.09       0.86 f
  execute0/alu1/cla/cla[0]/xor_1[0]/out (xor2_87)         0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/in1 (nand2_151)      0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.90 r
  execute0/alu1/cla/cla[0]/nand_2[0]/out (nand2_151)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/in1 (nand2_147)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.93 f
  execute0/alu1/cla/cla[0]/nand_3[0]/out (nand2_147)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/in2 (nand2_150)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       0.98 r
  execute0/alu1/cla/cla[0]/nand_2[1]/out (nand2_150)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/in1 (nand2_146)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.02 f
  execute0/alu1/cla/cla[0]/nand_3[1]/out (nand2_146)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/in2 (nand2_149)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.06 r
  execute0/alu1/cla/cla[0]/nand_2[2]/out (nand2_149)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/in1 (nand2_145)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.10 f
  execute0/alu1/cla/cla[0]/nand_3[2]/out (nand2_145)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/in2 (nand2_148)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.15 r
  execute0/alu1/cla/cla[0]/nand_2[3]/out (nand2_148)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/in1 (nand2_144)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.18 f
  execute0/alu1/cla/cla[0]/nand_3[3]/out (nand2_144)      0.00       1.18 f
  execute0/alu1/cla/cla[0]/c_out (cla_4b_3)               0.00       1.18 f
  execute0/alu1/cla/cla[1]/c_in (cla_4b_2)                0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/in2 (nand2_139)      0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.22 r
  execute0/alu1/cla/cla[1]/nand_2[0]/out (nand2_139)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/in1 (nand2_135)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.26 f
  execute0/alu1/cla/cla[1]/nand_3[0]/out (nand2_135)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/in2 (nand2_138)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.31 r
  execute0/alu1/cla/cla[1]/nand_2[1]/out (nand2_138)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/in1 (nand2_134)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.34 f
  execute0/alu1/cla/cla[1]/nand_3[1]/out (nand2_134)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/in2 (nand2_137)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.39 r
  execute0/alu1/cla/cla[1]/nand_2[2]/out (nand2_137)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/in1 (nand2_133)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.43 f
  execute0/alu1/cla/cla[1]/nand_3[2]/out (nand2_133)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/in2 (nand2_136)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.47 r
  execute0/alu1/cla/cla[1]/nand_2[3]/out (nand2_136)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/in1 (nand2_132)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.50 f
  execute0/alu1/cla/cla[1]/nand_3[3]/out (nand2_132)      0.00       1.50 f
  execute0/alu1/cla/cla[1]/c_out (cla_4b_2)               0.00       1.50 f
  execute0/alu1/cla/cla[2]/c_in (cla_4b_1)                0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/in2 (nand2_127)      0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.55 r
  execute0/alu1/cla/cla[2]/nand_2[0]/out (nand2_127)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/in1 (nand2_123)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.58 f
  execute0/alu1/cla/cla[2]/nand_3[0]/out (nand2_123)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/in2 (nand2_126)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.63 r
  execute0/alu1/cla/cla[2]/nand_2[1]/out (nand2_126)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/in1 (nand2_122)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.67 f
  execute0/alu1/cla/cla[2]/nand_3[1]/out (nand2_122)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/in2 (nand2_125)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.71 r
  execute0/alu1/cla/cla[2]/nand_2[2]/out (nand2_125)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/in1 (nand2_121)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.75 f
  execute0/alu1/cla/cla[2]/nand_3[2]/out (nand2_121)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/in2 (nand2_124)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.80 r
  execute0/alu1/cla/cla[2]/nand_2[3]/out (nand2_124)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/in1 (nand2_120)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.83 f
  execute0/alu1/cla/cla[2]/nand_3[3]/out (nand2_120)      0.00       1.83 f
  execute0/alu1/cla/cla[2]/c_out (cla_4b_1)               0.00       1.83 f
  execute0/alu1/cla/cla[3]/c_in (cla_4b_0)                0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/in2 (nand2_115)      0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.87 r
  execute0/alu1/cla/cla[3]/nand_2[0]/out (nand2_115)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/in1 (nand2_111)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.91 f
  execute0/alu1/cla/cla[3]/nand_3[0]/out (nand2_111)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/in2 (nand2_114)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.96 r
  execute0/alu1/cla/cla[3]/nand_2[1]/out (nand2_114)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/in1 (nand2_110)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.99 f
  execute0/alu1/cla/cla[3]/nand_3[1]/out (nand2_110)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/in2 (nand2_113)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       2.04 r
  execute0/alu1/cla/cla[3]/nand_2[2]/out (nand2_113)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/in1 (nand2_109)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/U1/Y (NAND2X2_LVT)
                                                          0.06       2.10 f
  execute0/alu1/cla/cla[3]/nand_3[2]/out (nand2_109)      0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/c_in (cla_1b_0)          0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/in2 (xor2_0)       0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/U1/Y (XOR2X2_LVT)
                                                          0.07       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/out (xor2_0)       0.00       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/s (cla_1b_0)             0.00       2.17 f
  execute0/alu1/cla/cla[3]/sum[3] (cla_4b_0)              0.00       2.17 f
  execute0/alu1/cla/sum[15] (cla_16b_0)                   0.00       2.17 f
  execute0/alu1/U144/Y (INVX0_LVT)                        0.03       2.20 r
  execute0/alu1/U241/Y (AND2X1_LVT)                       0.04       2.25 r
  execute0/alu1/ZF (alu)                                  0.00       2.25 r
  execute0/branch_ctrl/ZF (brchcnd)                       0.00       2.25 r
  execute0/branch_ctrl/U11/Y (OR2X2_LVT)                  0.05       2.30 r
  execute0/branch_ctrl/U18/Y (NAND4X0_LVT)                0.04       2.34 f
  execute0/branch_ctrl/U19/Y (OA21X1_LVT)                 0.06       2.40 f
  execute0/branch_ctrl/U10/Y (NAND3X0_LVT)                0.04       2.44 r
  execute0/branch_ctrl/BrchCnd (brchcnd)                  0.00       2.44 r
  execute0/BrchCnd (execute)                              0.00       2.44 r
  U14/Y (OR2X2_LVT)                                       0.22       2.66 r
  fetch0/branch (fetch)                                   0.00       2.66 r
  fetch0/U18/Y (IBUFFX2_LVT)                              0.19       2.85 f
  fetch0/U50/Y (IBUFFX2_LVT)                              0.18       3.03 r
  fetch0/U59/Y (AO22X1_LVT)                               0.20       3.24 r
  fetch0/instr_mem/Addr[5] (mem_system_memtype0)          0.00       3.24 r
  fetch0/instr_mem/c1/index[2] (cache_cache_id2)          0.00       3.24 r
  fetch0/instr_mem/c1/U98/Y (INVX0_LVT)                   0.19       3.42 f
  fetch0/instr_mem/c1/U34/Y (INVX1_LVT)                   0.04       3.46 r
  fetch0/instr_mem/c1/mem_vl/addr[2] (memv_2)             0.00       3.46 r
  fetch0/instr_mem/c1/mem_vl/U11/Y (INVX0_LVT)            0.04       3.50 f
  fetch0/instr_mem/c1/mem_vl/U22/Y (AND2X1_LVT)           0.06       3.56 f
  fetch0/instr_mem/c1/mem_vl/U427/Y (NAND2X0_LVT)         0.05       3.61 r
  fetch0/instr_mem/c1/mem_vl/U58/Y (INVX1_LVT)            0.05       3.65 f
  fetch0/instr_mem/c1/mem_vl/U113/Y (NAND2X0_LVT)         0.05       3.70 r
  fetch0/instr_mem/c1/mem_vl/U112/Y (AND4X1_LVT)          0.06       3.76 r
  fetch0/instr_mem/c1/mem_vl/U106/Y (NAND4X0_LVT)         0.04       3.80 f
  fetch0/instr_mem/c1/mem_vl/U105/Y (NAND2X0_LVT)         0.04       3.85 r
  fetch0/instr_mem/c1/mem_vl/U82/Y (NAND4X0_LVT)          0.04       3.89 f
  fetch0/instr_mem/c1/mem_vl/U16/Y (MUX41X1_LVT)          0.08       3.97 f
  fetch0/instr_mem/c1/mem_vl/U36/Y (AND2X1_LVT)           0.05       4.02 f
  fetch0/instr_mem/c1/mem_vl/data_out (memv_2)            0.00       4.02 f
  fetch0/instr_mem/c1/U66/Y (AND3X1_LVT)                  0.05       4.07 f
  fetch0/instr_mem/c1/valid (cache_cache_id2)             0.00       4.07 f
  fetch0/instr_mem/U27/Y (INVX0_LVT)                      0.17       4.24 r
  fetch0/instr_mem/U25/Y (OAI21X2_LVT)                    0.16       4.40 f
  fetch0/instr_mem/U113/Y (NAND2X0_LVT)                   0.14       4.54 r
  fetch0/instr_mem/U67/Y (NAND3X2_LVT)                    0.15       4.69 f
  fetch0/instr_mem/U75/Y (IBUFFX2_LVT)                    0.21       4.90 r
  fetch0/instr_mem/U101/Y (MUX21X1_LVT)                   0.35       5.24 f
  fetch0/instr_mem/U11/Y (MUX21X1_LVT)                    0.19       5.44 f
  fetch0/instr_mem/mem/data_in[11] (four_bank_mem_1)      0.00       5.44 f
  fetch0/instr_mem/mem/m2/data_in[11] (final_memory_5)
                                                          0.00       5.44 f
  fetch0/instr_mem/mem/m2/reg1[11]/d (dff_475)            0.00       5.44 f
  fetch0/instr_mem/mem/m2/reg1[11]/U5/Y (AND2X1_LVT)      0.19       5.63 f
  fetch0/instr_mem/mem/m2/reg1[11]/state_reg/D (DFFX2_LVT)
                                                          0.01       5.64 f
  data arrival time                                                  5.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch0/instr_mem/mem/m2/reg1[11]/state_reg/CLK (DFFX2_LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -5.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.67


  Startpoint: Rt_EXDM_ff/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch0/instr_mem/mem/m3/reg1[11]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  proc               280000                saed32lvt_tt0p85v25c
  forwarding         ForQA                 saed32lvt_tt0p85v25c
  execute            8000                  saed32lvt_tt0p85v25c
  alu                8000                  saed32lvt_tt0p85v25c
  cla_4b_3           ForQA                 saed32lvt_tt0p85v25c
  cla_16b_0          8000                  saed32lvt_tt0p85v25c
  cla_4b_2           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_1           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_0           ForQA                 saed32lvt_tt0p85v25c
  brchcnd            ForQA                 saed32lvt_tt0p85v25c
  fetch              140000                saed32lvt_tt0p85v25c
  cache_cache_id2    35000                 saed32lvt_tt0p85v25c
  memv_2             8000                  saed32lvt_tt0p85v25c
  mem_system_memtype0
                     140000                saed32lvt_tt0p85v25c
  dff_424            ForQA                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rt_EXDM_ff/state_reg/CLK (DFFX1_LVT)                    0.00 #     0.00 r
  Rt_EXDM_ff/state_reg/Q (DFFX1_LVT)                      0.08       0.08 r
  Rt_EXDM_ff/q (dff_880)                                  0.00       0.08 r
  fu/takeRt_EXDM (forwarding)                             0.00       0.08 r
  fu/U3/Y (IBUFFX2_LVT)                                   0.19       0.27 f
  fu/U59/Y (AND2X1_LVT)                                   0.04       0.31 f
  fu/B_Sel[1] (forwarding)                                0.00       0.31 f
  execute0/B_Sel[1] (execute)                             0.00       0.31 f
  execute0/U7/Y (IBUFFX2_LVT)                             0.18       0.49 r
  execute0/U41/Y (XOR2X2_LVT)                             0.09       0.58 f
  execute0/U61/Y (NAND3X0_LVT)                            0.04       0.62 r
  execute0/U63/Y (NAND4X0_LVT)                            0.05       0.67 f
  execute0/alu1/InB[0] (alu)                              0.00       0.67 f
  execute0/alu1/U17/Y (XOR2X1_LVT)                        0.10       0.77 r
  execute0/alu1/cla/a[0] (cla_16b_0)                      0.00       0.77 r
  execute0/alu1/cla/cla[0]/a[0] (cla_4b_3)                0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/in1 (xor2_87)         0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/U1/Y (XOR2X2_LVT)     0.09       0.86 f
  execute0/alu1/cla/cla[0]/xor_1[0]/out (xor2_87)         0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/in1 (nand2_151)      0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.90 r
  execute0/alu1/cla/cla[0]/nand_2[0]/out (nand2_151)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/in1 (nand2_147)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.93 f
  execute0/alu1/cla/cla[0]/nand_3[0]/out (nand2_147)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/in2 (nand2_150)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       0.98 r
  execute0/alu1/cla/cla[0]/nand_2[1]/out (nand2_150)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/in1 (nand2_146)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.02 f
  execute0/alu1/cla/cla[0]/nand_3[1]/out (nand2_146)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/in2 (nand2_149)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.06 r
  execute0/alu1/cla/cla[0]/nand_2[2]/out (nand2_149)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/in1 (nand2_145)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.10 f
  execute0/alu1/cla/cla[0]/nand_3[2]/out (nand2_145)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/in2 (nand2_148)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.15 r
  execute0/alu1/cla/cla[0]/nand_2[3]/out (nand2_148)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/in1 (nand2_144)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.18 f
  execute0/alu1/cla/cla[0]/nand_3[3]/out (nand2_144)      0.00       1.18 f
  execute0/alu1/cla/cla[0]/c_out (cla_4b_3)               0.00       1.18 f
  execute0/alu1/cla/cla[1]/c_in (cla_4b_2)                0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/in2 (nand2_139)      0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.22 r
  execute0/alu1/cla/cla[1]/nand_2[0]/out (nand2_139)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/in1 (nand2_135)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.26 f
  execute0/alu1/cla/cla[1]/nand_3[0]/out (nand2_135)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/in2 (nand2_138)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.31 r
  execute0/alu1/cla/cla[1]/nand_2[1]/out (nand2_138)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/in1 (nand2_134)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.34 f
  execute0/alu1/cla/cla[1]/nand_3[1]/out (nand2_134)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/in2 (nand2_137)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.39 r
  execute0/alu1/cla/cla[1]/nand_2[2]/out (nand2_137)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/in1 (nand2_133)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.43 f
  execute0/alu1/cla/cla[1]/nand_3[2]/out (nand2_133)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/in2 (nand2_136)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.47 r
  execute0/alu1/cla/cla[1]/nand_2[3]/out (nand2_136)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/in1 (nand2_132)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.50 f
  execute0/alu1/cla/cla[1]/nand_3[3]/out (nand2_132)      0.00       1.50 f
  execute0/alu1/cla/cla[1]/c_out (cla_4b_2)               0.00       1.50 f
  execute0/alu1/cla/cla[2]/c_in (cla_4b_1)                0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/in2 (nand2_127)      0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.55 r
  execute0/alu1/cla/cla[2]/nand_2[0]/out (nand2_127)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/in1 (nand2_123)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.58 f
  execute0/alu1/cla/cla[2]/nand_3[0]/out (nand2_123)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/in2 (nand2_126)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.63 r
  execute0/alu1/cla/cla[2]/nand_2[1]/out (nand2_126)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/in1 (nand2_122)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.67 f
  execute0/alu1/cla/cla[2]/nand_3[1]/out (nand2_122)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/in2 (nand2_125)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.71 r
  execute0/alu1/cla/cla[2]/nand_2[2]/out (nand2_125)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/in1 (nand2_121)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.75 f
  execute0/alu1/cla/cla[2]/nand_3[2]/out (nand2_121)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/in2 (nand2_124)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.80 r
  execute0/alu1/cla/cla[2]/nand_2[3]/out (nand2_124)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/in1 (nand2_120)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.83 f
  execute0/alu1/cla/cla[2]/nand_3[3]/out (nand2_120)      0.00       1.83 f
  execute0/alu1/cla/cla[2]/c_out (cla_4b_1)               0.00       1.83 f
  execute0/alu1/cla/cla[3]/c_in (cla_4b_0)                0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/in2 (nand2_115)      0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.87 r
  execute0/alu1/cla/cla[3]/nand_2[0]/out (nand2_115)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/in1 (nand2_111)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.91 f
  execute0/alu1/cla/cla[3]/nand_3[0]/out (nand2_111)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/in2 (nand2_114)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.96 r
  execute0/alu1/cla/cla[3]/nand_2[1]/out (nand2_114)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/in1 (nand2_110)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.99 f
  execute0/alu1/cla/cla[3]/nand_3[1]/out (nand2_110)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/in2 (nand2_113)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       2.04 r
  execute0/alu1/cla/cla[3]/nand_2[2]/out (nand2_113)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/in1 (nand2_109)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/U1/Y (NAND2X2_LVT)
                                                          0.06       2.10 f
  execute0/alu1/cla/cla[3]/nand_3[2]/out (nand2_109)      0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/c_in (cla_1b_0)          0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/in2 (xor2_0)       0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/U1/Y (XOR2X2_LVT)
                                                          0.07       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/out (xor2_0)       0.00       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/s (cla_1b_0)             0.00       2.17 f
  execute0/alu1/cla/cla[3]/sum[3] (cla_4b_0)              0.00       2.17 f
  execute0/alu1/cla/sum[15] (cla_16b_0)                   0.00       2.17 f
  execute0/alu1/U144/Y (INVX0_LVT)                        0.03       2.20 r
  execute0/alu1/U241/Y (AND2X1_LVT)                       0.04       2.25 r
  execute0/alu1/ZF (alu)                                  0.00       2.25 r
  execute0/branch_ctrl/ZF (brchcnd)                       0.00       2.25 r
  execute0/branch_ctrl/U11/Y (OR2X2_LVT)                  0.05       2.30 r
  execute0/branch_ctrl/U18/Y (NAND4X0_LVT)                0.04       2.34 f
  execute0/branch_ctrl/U19/Y (OA21X1_LVT)                 0.06       2.40 f
  execute0/branch_ctrl/U10/Y (NAND3X0_LVT)                0.04       2.44 r
  execute0/branch_ctrl/BrchCnd (brchcnd)                  0.00       2.44 r
  execute0/BrchCnd (execute)                              0.00       2.44 r
  U14/Y (OR2X2_LVT)                                       0.22       2.66 r
  fetch0/branch (fetch)                                   0.00       2.66 r
  fetch0/U18/Y (IBUFFX2_LVT)                              0.19       2.85 f
  fetch0/U50/Y (IBUFFX2_LVT)                              0.18       3.03 r
  fetch0/U59/Y (AO22X1_LVT)                               0.20       3.24 r
  fetch0/instr_mem/Addr[5] (mem_system_memtype0)          0.00       3.24 r
  fetch0/instr_mem/c1/index[2] (cache_cache_id2)          0.00       3.24 r
  fetch0/instr_mem/c1/U98/Y (INVX0_LVT)                   0.19       3.42 f
  fetch0/instr_mem/c1/U34/Y (INVX1_LVT)                   0.04       3.46 r
  fetch0/instr_mem/c1/mem_vl/addr[2] (memv_2)             0.00       3.46 r
  fetch0/instr_mem/c1/mem_vl/U11/Y (INVX0_LVT)            0.04       3.50 f
  fetch0/instr_mem/c1/mem_vl/U22/Y (AND2X1_LVT)           0.06       3.56 f
  fetch0/instr_mem/c1/mem_vl/U427/Y (NAND2X0_LVT)         0.05       3.61 r
  fetch0/instr_mem/c1/mem_vl/U58/Y (INVX1_LVT)            0.05       3.65 f
  fetch0/instr_mem/c1/mem_vl/U113/Y (NAND2X0_LVT)         0.05       3.70 r
  fetch0/instr_mem/c1/mem_vl/U112/Y (AND4X1_LVT)          0.06       3.76 r
  fetch0/instr_mem/c1/mem_vl/U106/Y (NAND4X0_LVT)         0.04       3.80 f
  fetch0/instr_mem/c1/mem_vl/U105/Y (NAND2X0_LVT)         0.04       3.85 r
  fetch0/instr_mem/c1/mem_vl/U82/Y (NAND4X0_LVT)          0.04       3.89 f
  fetch0/instr_mem/c1/mem_vl/U16/Y (MUX41X1_LVT)          0.08       3.97 f
  fetch0/instr_mem/c1/mem_vl/U36/Y (AND2X1_LVT)           0.05       4.02 f
  fetch0/instr_mem/c1/mem_vl/data_out (memv_2)            0.00       4.02 f
  fetch0/instr_mem/c1/U66/Y (AND3X1_LVT)                  0.05       4.07 f
  fetch0/instr_mem/c1/valid (cache_cache_id2)             0.00       4.07 f
  fetch0/instr_mem/U27/Y (INVX0_LVT)                      0.17       4.24 r
  fetch0/instr_mem/U25/Y (OAI21X2_LVT)                    0.16       4.40 f
  fetch0/instr_mem/U113/Y (NAND2X0_LVT)                   0.14       4.54 r
  fetch0/instr_mem/U67/Y (NAND3X2_LVT)                    0.15       4.69 f
  fetch0/instr_mem/U75/Y (IBUFFX2_LVT)                    0.21       4.90 r
  fetch0/instr_mem/U101/Y (MUX21X1_LVT)                   0.35       5.24 f
  fetch0/instr_mem/U11/Y (MUX21X1_LVT)                    0.19       5.44 f
  fetch0/instr_mem/mem/data_in[11] (four_bank_mem_1)      0.00       5.44 f
  fetch0/instr_mem/mem/m3/data_in[11] (final_memory_4)
                                                          0.00       5.44 f
  fetch0/instr_mem/mem/m3/reg1[11]/d (dff_424)            0.00       5.44 f
  fetch0/instr_mem/mem/m3/reg1[11]/U5/Y (AND2X1_LVT)      0.19       5.63 f
  fetch0/instr_mem/mem/m3/reg1[11]/state_reg/D (DFFX2_LVT)
                                                          0.01       5.64 f
  data arrival time                                                  5.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch0/instr_mem/mem/m3/reg1[11]/state_reg/CLK (DFFX2_LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -5.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.67


  Startpoint: Rt_EXDM_ff/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch0/instr_mem/mem/m0/reg1[15]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  proc               280000                saed32lvt_tt0p85v25c
  forwarding         ForQA                 saed32lvt_tt0p85v25c
  execute            8000                  saed32lvt_tt0p85v25c
  alu                8000                  saed32lvt_tt0p85v25c
  cla_4b_3           ForQA                 saed32lvt_tt0p85v25c
  cla_16b_0          8000                  saed32lvt_tt0p85v25c
  cla_4b_2           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_1           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_0           ForQA                 saed32lvt_tt0p85v25c
  brchcnd            ForQA                 saed32lvt_tt0p85v25c
  fetch              140000                saed32lvt_tt0p85v25c
  cache_cache_id2    35000                 saed32lvt_tt0p85v25c
  memv_2             8000                  saed32lvt_tt0p85v25c
  mem_system_memtype0
                     140000                saed32lvt_tt0p85v25c
  dff_159            ForQA                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rt_EXDM_ff/state_reg/CLK (DFFX1_LVT)                    0.00 #     0.00 r
  Rt_EXDM_ff/state_reg/Q (DFFX1_LVT)                      0.08       0.08 r
  Rt_EXDM_ff/q (dff_880)                                  0.00       0.08 r
  fu/takeRt_EXDM (forwarding)                             0.00       0.08 r
  fu/U3/Y (IBUFFX2_LVT)                                   0.19       0.27 f
  fu/U59/Y (AND2X1_LVT)                                   0.04       0.31 f
  fu/B_Sel[1] (forwarding)                                0.00       0.31 f
  execute0/B_Sel[1] (execute)                             0.00       0.31 f
  execute0/U7/Y (IBUFFX2_LVT)                             0.18       0.49 r
  execute0/U41/Y (XOR2X2_LVT)                             0.09       0.58 f
  execute0/U61/Y (NAND3X0_LVT)                            0.04       0.62 r
  execute0/U63/Y (NAND4X0_LVT)                            0.05       0.67 f
  execute0/alu1/InB[0] (alu)                              0.00       0.67 f
  execute0/alu1/U17/Y (XOR2X1_LVT)                        0.10       0.77 r
  execute0/alu1/cla/a[0] (cla_16b_0)                      0.00       0.77 r
  execute0/alu1/cla/cla[0]/a[0] (cla_4b_3)                0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/in1 (xor2_87)         0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/U1/Y (XOR2X2_LVT)     0.09       0.86 f
  execute0/alu1/cla/cla[0]/xor_1[0]/out (xor2_87)         0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/in1 (nand2_151)      0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.90 r
  execute0/alu1/cla/cla[0]/nand_2[0]/out (nand2_151)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/in1 (nand2_147)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.93 f
  execute0/alu1/cla/cla[0]/nand_3[0]/out (nand2_147)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/in2 (nand2_150)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       0.98 r
  execute0/alu1/cla/cla[0]/nand_2[1]/out (nand2_150)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/in1 (nand2_146)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.02 f
  execute0/alu1/cla/cla[0]/nand_3[1]/out (nand2_146)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/in2 (nand2_149)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.06 r
  execute0/alu1/cla/cla[0]/nand_2[2]/out (nand2_149)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/in1 (nand2_145)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.10 f
  execute0/alu1/cla/cla[0]/nand_3[2]/out (nand2_145)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/in2 (nand2_148)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.15 r
  execute0/alu1/cla/cla[0]/nand_2[3]/out (nand2_148)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/in1 (nand2_144)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.18 f
  execute0/alu1/cla/cla[0]/nand_3[3]/out (nand2_144)      0.00       1.18 f
  execute0/alu1/cla/cla[0]/c_out (cla_4b_3)               0.00       1.18 f
  execute0/alu1/cla/cla[1]/c_in (cla_4b_2)                0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/in2 (nand2_139)      0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.22 r
  execute0/alu1/cla/cla[1]/nand_2[0]/out (nand2_139)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/in1 (nand2_135)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.26 f
  execute0/alu1/cla/cla[1]/nand_3[0]/out (nand2_135)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/in2 (nand2_138)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.31 r
  execute0/alu1/cla/cla[1]/nand_2[1]/out (nand2_138)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/in1 (nand2_134)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.34 f
  execute0/alu1/cla/cla[1]/nand_3[1]/out (nand2_134)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/in2 (nand2_137)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.39 r
  execute0/alu1/cla/cla[1]/nand_2[2]/out (nand2_137)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/in1 (nand2_133)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.43 f
  execute0/alu1/cla/cla[1]/nand_3[2]/out (nand2_133)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/in2 (nand2_136)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.47 r
  execute0/alu1/cla/cla[1]/nand_2[3]/out (nand2_136)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/in1 (nand2_132)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.50 f
  execute0/alu1/cla/cla[1]/nand_3[3]/out (nand2_132)      0.00       1.50 f
  execute0/alu1/cla/cla[1]/c_out (cla_4b_2)               0.00       1.50 f
  execute0/alu1/cla/cla[2]/c_in (cla_4b_1)                0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/in2 (nand2_127)      0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.55 r
  execute0/alu1/cla/cla[2]/nand_2[0]/out (nand2_127)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/in1 (nand2_123)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.58 f
  execute0/alu1/cla/cla[2]/nand_3[0]/out (nand2_123)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/in2 (nand2_126)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.63 r
  execute0/alu1/cla/cla[2]/nand_2[1]/out (nand2_126)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/in1 (nand2_122)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.67 f
  execute0/alu1/cla/cla[2]/nand_3[1]/out (nand2_122)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/in2 (nand2_125)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.71 r
  execute0/alu1/cla/cla[2]/nand_2[2]/out (nand2_125)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/in1 (nand2_121)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.75 f
  execute0/alu1/cla/cla[2]/nand_3[2]/out (nand2_121)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/in2 (nand2_124)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.80 r
  execute0/alu1/cla/cla[2]/nand_2[3]/out (nand2_124)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/in1 (nand2_120)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.83 f
  execute0/alu1/cla/cla[2]/nand_3[3]/out (nand2_120)      0.00       1.83 f
  execute0/alu1/cla/cla[2]/c_out (cla_4b_1)               0.00       1.83 f
  execute0/alu1/cla/cla[3]/c_in (cla_4b_0)                0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/in2 (nand2_115)      0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.87 r
  execute0/alu1/cla/cla[3]/nand_2[0]/out (nand2_115)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/in1 (nand2_111)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.91 f
  execute0/alu1/cla/cla[3]/nand_3[0]/out (nand2_111)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/in2 (nand2_114)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.96 r
  execute0/alu1/cla/cla[3]/nand_2[1]/out (nand2_114)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/in1 (nand2_110)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.99 f
  execute0/alu1/cla/cla[3]/nand_3[1]/out (nand2_110)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/in2 (nand2_113)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       2.04 r
  execute0/alu1/cla/cla[3]/nand_2[2]/out (nand2_113)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/in1 (nand2_109)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/U1/Y (NAND2X2_LVT)
                                                          0.06       2.10 f
  execute0/alu1/cla/cla[3]/nand_3[2]/out (nand2_109)      0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/c_in (cla_1b_0)          0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/in2 (xor2_0)       0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/U1/Y (XOR2X2_LVT)
                                                          0.07       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/out (xor2_0)       0.00       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/s (cla_1b_0)             0.00       2.17 f
  execute0/alu1/cla/cla[3]/sum[3] (cla_4b_0)              0.00       2.17 f
  execute0/alu1/cla/sum[15] (cla_16b_0)                   0.00       2.17 f
  execute0/alu1/U144/Y (INVX0_LVT)                        0.03       2.20 r
  execute0/alu1/U241/Y (AND2X1_LVT)                       0.04       2.25 r
  execute0/alu1/ZF (alu)                                  0.00       2.25 r
  execute0/branch_ctrl/ZF (brchcnd)                       0.00       2.25 r
  execute0/branch_ctrl/U11/Y (OR2X2_LVT)                  0.05       2.30 r
  execute0/branch_ctrl/U18/Y (NAND4X0_LVT)                0.04       2.34 f
  execute0/branch_ctrl/U19/Y (OA21X1_LVT)                 0.06       2.40 f
  execute0/branch_ctrl/U10/Y (NAND3X0_LVT)                0.04       2.44 r
  execute0/branch_ctrl/BrchCnd (brchcnd)                  0.00       2.44 r
  execute0/BrchCnd (execute)                              0.00       2.44 r
  U14/Y (OR2X2_LVT)                                       0.22       2.66 r
  fetch0/branch (fetch)                                   0.00       2.66 r
  fetch0/U18/Y (IBUFFX2_LVT)                              0.19       2.85 f
  fetch0/U50/Y (IBUFFX2_LVT)                              0.18       3.03 r
  fetch0/U59/Y (AO22X1_LVT)                               0.20       3.24 r
  fetch0/instr_mem/Addr[5] (mem_system_memtype0)          0.00       3.24 r
  fetch0/instr_mem/c1/index[2] (cache_cache_id2)          0.00       3.24 r
  fetch0/instr_mem/c1/U98/Y (INVX0_LVT)                   0.19       3.42 f
  fetch0/instr_mem/c1/U34/Y (INVX1_LVT)                   0.04       3.46 r
  fetch0/instr_mem/c1/mem_vl/addr[2] (memv_2)             0.00       3.46 r
  fetch0/instr_mem/c1/mem_vl/U11/Y (INVX0_LVT)            0.04       3.50 f
  fetch0/instr_mem/c1/mem_vl/U22/Y (AND2X1_LVT)           0.06       3.56 f
  fetch0/instr_mem/c1/mem_vl/U427/Y (NAND2X0_LVT)         0.05       3.61 r
  fetch0/instr_mem/c1/mem_vl/U58/Y (INVX1_LVT)            0.05       3.65 f
  fetch0/instr_mem/c1/mem_vl/U113/Y (NAND2X0_LVT)         0.05       3.70 r
  fetch0/instr_mem/c1/mem_vl/U112/Y (AND4X1_LVT)          0.06       3.76 r
  fetch0/instr_mem/c1/mem_vl/U106/Y (NAND4X0_LVT)         0.04       3.80 f
  fetch0/instr_mem/c1/mem_vl/U105/Y (NAND2X0_LVT)         0.04       3.85 r
  fetch0/instr_mem/c1/mem_vl/U82/Y (NAND4X0_LVT)          0.04       3.89 f
  fetch0/instr_mem/c1/mem_vl/U16/Y (MUX41X1_LVT)          0.08       3.97 f
  fetch0/instr_mem/c1/mem_vl/U36/Y (AND2X1_LVT)           0.05       4.02 f
  fetch0/instr_mem/c1/mem_vl/data_out (memv_2)            0.00       4.02 f
  fetch0/instr_mem/c1/U66/Y (AND3X1_LVT)                  0.05       4.07 f
  fetch0/instr_mem/c1/valid (cache_cache_id2)             0.00       4.07 f
  fetch0/instr_mem/U27/Y (INVX0_LVT)                      0.17       4.24 r
  fetch0/instr_mem/U25/Y (OAI21X2_LVT)                    0.16       4.40 f
  fetch0/instr_mem/U113/Y (NAND2X0_LVT)                   0.14       4.54 r
  fetch0/instr_mem/U67/Y (NAND3X2_LVT)                    0.15       4.69 f
  fetch0/instr_mem/U75/Y (IBUFFX2_LVT)                    0.21       4.90 r
  fetch0/instr_mem/U32/Y (MUX21X1_LVT)                    0.35       5.24 f
  fetch0/instr_mem/U88/Y (MUX21X1_LVT)                    0.19       5.44 f
  fetch0/instr_mem/mem/data_in[15] (four_bank_mem_1)      0.00       5.44 f
  fetch0/instr_mem/mem/m0/data_in[15] (final_memory_7)
                                                          0.00       5.44 f
  fetch0/instr_mem/mem/m0/reg1[15]/d (dff_159)            0.00       5.44 f
  fetch0/instr_mem/mem/m0/reg1[15]/U5/Y (AND2X1_LVT)      0.19       5.63 f
  fetch0/instr_mem/mem/m0/reg1[15]/state_reg/D (DFFX2_LVT)
                                                          0.01       5.64 f
  data arrival time                                                  5.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch0/instr_mem/mem/m0/reg1[15]/state_reg/CLK (DFFX2_LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -5.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.67


  Startpoint: Rt_EXDM_ff/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch0/instr_mem/mem/m1/reg1[15]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  proc               280000                saed32lvt_tt0p85v25c
  forwarding         ForQA                 saed32lvt_tt0p85v25c
  execute            8000                  saed32lvt_tt0p85v25c
  alu                8000                  saed32lvt_tt0p85v25c
  cla_4b_3           ForQA                 saed32lvt_tt0p85v25c
  cla_16b_0          8000                  saed32lvt_tt0p85v25c
  cla_4b_2           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_1           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_0           ForQA                 saed32lvt_tt0p85v25c
  brchcnd            ForQA                 saed32lvt_tt0p85v25c
  fetch              140000                saed32lvt_tt0p85v25c
  cache_cache_id2    35000                 saed32lvt_tt0p85v25c
  memv_2             8000                  saed32lvt_tt0p85v25c
  mem_system_memtype0
                     140000                saed32lvt_tt0p85v25c
  dff_530            ForQA                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rt_EXDM_ff/state_reg/CLK (DFFX1_LVT)                    0.00 #     0.00 r
  Rt_EXDM_ff/state_reg/Q (DFFX1_LVT)                      0.08       0.08 r
  Rt_EXDM_ff/q (dff_880)                                  0.00       0.08 r
  fu/takeRt_EXDM (forwarding)                             0.00       0.08 r
  fu/U3/Y (IBUFFX2_LVT)                                   0.19       0.27 f
  fu/U59/Y (AND2X1_LVT)                                   0.04       0.31 f
  fu/B_Sel[1] (forwarding)                                0.00       0.31 f
  execute0/B_Sel[1] (execute)                             0.00       0.31 f
  execute0/U7/Y (IBUFFX2_LVT)                             0.18       0.49 r
  execute0/U41/Y (XOR2X2_LVT)                             0.09       0.58 f
  execute0/U61/Y (NAND3X0_LVT)                            0.04       0.62 r
  execute0/U63/Y (NAND4X0_LVT)                            0.05       0.67 f
  execute0/alu1/InB[0] (alu)                              0.00       0.67 f
  execute0/alu1/U17/Y (XOR2X1_LVT)                        0.10       0.77 r
  execute0/alu1/cla/a[0] (cla_16b_0)                      0.00       0.77 r
  execute0/alu1/cla/cla[0]/a[0] (cla_4b_3)                0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/in1 (xor2_87)         0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/U1/Y (XOR2X2_LVT)     0.09       0.86 f
  execute0/alu1/cla/cla[0]/xor_1[0]/out (xor2_87)         0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/in1 (nand2_151)      0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.90 r
  execute0/alu1/cla/cla[0]/nand_2[0]/out (nand2_151)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/in1 (nand2_147)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.93 f
  execute0/alu1/cla/cla[0]/nand_3[0]/out (nand2_147)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/in2 (nand2_150)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       0.98 r
  execute0/alu1/cla/cla[0]/nand_2[1]/out (nand2_150)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/in1 (nand2_146)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.02 f
  execute0/alu1/cla/cla[0]/nand_3[1]/out (nand2_146)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/in2 (nand2_149)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.06 r
  execute0/alu1/cla/cla[0]/nand_2[2]/out (nand2_149)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/in1 (nand2_145)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.10 f
  execute0/alu1/cla/cla[0]/nand_3[2]/out (nand2_145)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/in2 (nand2_148)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.15 r
  execute0/alu1/cla/cla[0]/nand_2[3]/out (nand2_148)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/in1 (nand2_144)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.18 f
  execute0/alu1/cla/cla[0]/nand_3[3]/out (nand2_144)      0.00       1.18 f
  execute0/alu1/cla/cla[0]/c_out (cla_4b_3)               0.00       1.18 f
  execute0/alu1/cla/cla[1]/c_in (cla_4b_2)                0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/in2 (nand2_139)      0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.22 r
  execute0/alu1/cla/cla[1]/nand_2[0]/out (nand2_139)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/in1 (nand2_135)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.26 f
  execute0/alu1/cla/cla[1]/nand_3[0]/out (nand2_135)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/in2 (nand2_138)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.31 r
  execute0/alu1/cla/cla[1]/nand_2[1]/out (nand2_138)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/in1 (nand2_134)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.34 f
  execute0/alu1/cla/cla[1]/nand_3[1]/out (nand2_134)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/in2 (nand2_137)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.39 r
  execute0/alu1/cla/cla[1]/nand_2[2]/out (nand2_137)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/in1 (nand2_133)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.43 f
  execute0/alu1/cla/cla[1]/nand_3[2]/out (nand2_133)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/in2 (nand2_136)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.47 r
  execute0/alu1/cla/cla[1]/nand_2[3]/out (nand2_136)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/in1 (nand2_132)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.50 f
  execute0/alu1/cla/cla[1]/nand_3[3]/out (nand2_132)      0.00       1.50 f
  execute0/alu1/cla/cla[1]/c_out (cla_4b_2)               0.00       1.50 f
  execute0/alu1/cla/cla[2]/c_in (cla_4b_1)                0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/in2 (nand2_127)      0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.55 r
  execute0/alu1/cla/cla[2]/nand_2[0]/out (nand2_127)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/in1 (nand2_123)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.58 f
  execute0/alu1/cla/cla[2]/nand_3[0]/out (nand2_123)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/in2 (nand2_126)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.63 r
  execute0/alu1/cla/cla[2]/nand_2[1]/out (nand2_126)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/in1 (nand2_122)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.67 f
  execute0/alu1/cla/cla[2]/nand_3[1]/out (nand2_122)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/in2 (nand2_125)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.71 r
  execute0/alu1/cla/cla[2]/nand_2[2]/out (nand2_125)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/in1 (nand2_121)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.75 f
  execute0/alu1/cla/cla[2]/nand_3[2]/out (nand2_121)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/in2 (nand2_124)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.80 r
  execute0/alu1/cla/cla[2]/nand_2[3]/out (nand2_124)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/in1 (nand2_120)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.83 f
  execute0/alu1/cla/cla[2]/nand_3[3]/out (nand2_120)      0.00       1.83 f
  execute0/alu1/cla/cla[2]/c_out (cla_4b_1)               0.00       1.83 f
  execute0/alu1/cla/cla[3]/c_in (cla_4b_0)                0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/in2 (nand2_115)      0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.87 r
  execute0/alu1/cla/cla[3]/nand_2[0]/out (nand2_115)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/in1 (nand2_111)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.91 f
  execute0/alu1/cla/cla[3]/nand_3[0]/out (nand2_111)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/in2 (nand2_114)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.96 r
  execute0/alu1/cla/cla[3]/nand_2[1]/out (nand2_114)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/in1 (nand2_110)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.99 f
  execute0/alu1/cla/cla[3]/nand_3[1]/out (nand2_110)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/in2 (nand2_113)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       2.04 r
  execute0/alu1/cla/cla[3]/nand_2[2]/out (nand2_113)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/in1 (nand2_109)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/U1/Y (NAND2X2_LVT)
                                                          0.06       2.10 f
  execute0/alu1/cla/cla[3]/nand_3[2]/out (nand2_109)      0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/c_in (cla_1b_0)          0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/in2 (xor2_0)       0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/U1/Y (XOR2X2_LVT)
                                                          0.07       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/out (xor2_0)       0.00       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/s (cla_1b_0)             0.00       2.17 f
  execute0/alu1/cla/cla[3]/sum[3] (cla_4b_0)              0.00       2.17 f
  execute0/alu1/cla/sum[15] (cla_16b_0)                   0.00       2.17 f
  execute0/alu1/U144/Y (INVX0_LVT)                        0.03       2.20 r
  execute0/alu1/U241/Y (AND2X1_LVT)                       0.04       2.25 r
  execute0/alu1/ZF (alu)                                  0.00       2.25 r
  execute0/branch_ctrl/ZF (brchcnd)                       0.00       2.25 r
  execute0/branch_ctrl/U11/Y (OR2X2_LVT)                  0.05       2.30 r
  execute0/branch_ctrl/U18/Y (NAND4X0_LVT)                0.04       2.34 f
  execute0/branch_ctrl/U19/Y (OA21X1_LVT)                 0.06       2.40 f
  execute0/branch_ctrl/U10/Y (NAND3X0_LVT)                0.04       2.44 r
  execute0/branch_ctrl/BrchCnd (brchcnd)                  0.00       2.44 r
  execute0/BrchCnd (execute)                              0.00       2.44 r
  U14/Y (OR2X2_LVT)                                       0.22       2.66 r
  fetch0/branch (fetch)                                   0.00       2.66 r
  fetch0/U18/Y (IBUFFX2_LVT)                              0.19       2.85 f
  fetch0/U50/Y (IBUFFX2_LVT)                              0.18       3.03 r
  fetch0/U59/Y (AO22X1_LVT)                               0.20       3.24 r
  fetch0/instr_mem/Addr[5] (mem_system_memtype0)          0.00       3.24 r
  fetch0/instr_mem/c1/index[2] (cache_cache_id2)          0.00       3.24 r
  fetch0/instr_mem/c1/U98/Y (INVX0_LVT)                   0.19       3.42 f
  fetch0/instr_mem/c1/U34/Y (INVX1_LVT)                   0.04       3.46 r
  fetch0/instr_mem/c1/mem_vl/addr[2] (memv_2)             0.00       3.46 r
  fetch0/instr_mem/c1/mem_vl/U11/Y (INVX0_LVT)            0.04       3.50 f
  fetch0/instr_mem/c1/mem_vl/U22/Y (AND2X1_LVT)           0.06       3.56 f
  fetch0/instr_mem/c1/mem_vl/U427/Y (NAND2X0_LVT)         0.05       3.61 r
  fetch0/instr_mem/c1/mem_vl/U58/Y (INVX1_LVT)            0.05       3.65 f
  fetch0/instr_mem/c1/mem_vl/U113/Y (NAND2X0_LVT)         0.05       3.70 r
  fetch0/instr_mem/c1/mem_vl/U112/Y (AND4X1_LVT)          0.06       3.76 r
  fetch0/instr_mem/c1/mem_vl/U106/Y (NAND4X0_LVT)         0.04       3.80 f
  fetch0/instr_mem/c1/mem_vl/U105/Y (NAND2X0_LVT)         0.04       3.85 r
  fetch0/instr_mem/c1/mem_vl/U82/Y (NAND4X0_LVT)          0.04       3.89 f
  fetch0/instr_mem/c1/mem_vl/U16/Y (MUX41X1_LVT)          0.08       3.97 f
  fetch0/instr_mem/c1/mem_vl/U36/Y (AND2X1_LVT)           0.05       4.02 f
  fetch0/instr_mem/c1/mem_vl/data_out (memv_2)            0.00       4.02 f
  fetch0/instr_mem/c1/U66/Y (AND3X1_LVT)                  0.05       4.07 f
  fetch0/instr_mem/c1/valid (cache_cache_id2)             0.00       4.07 f
  fetch0/instr_mem/U27/Y (INVX0_LVT)                      0.17       4.24 r
  fetch0/instr_mem/U25/Y (OAI21X2_LVT)                    0.16       4.40 f
  fetch0/instr_mem/U113/Y (NAND2X0_LVT)                   0.14       4.54 r
  fetch0/instr_mem/U67/Y (NAND3X2_LVT)                    0.15       4.69 f
  fetch0/instr_mem/U75/Y (IBUFFX2_LVT)                    0.21       4.90 r
  fetch0/instr_mem/U32/Y (MUX21X1_LVT)                    0.35       5.24 f
  fetch0/instr_mem/U88/Y (MUX21X1_LVT)                    0.19       5.44 f
  fetch0/instr_mem/mem/data_in[15] (four_bank_mem_1)      0.00       5.44 f
  fetch0/instr_mem/mem/m1/data_in[15] (final_memory_6)
                                                          0.00       5.44 f
  fetch0/instr_mem/mem/m1/reg1[15]/d (dff_530)            0.00       5.44 f
  fetch0/instr_mem/mem/m1/reg1[15]/U5/Y (AND2X1_LVT)      0.19       5.63 f
  fetch0/instr_mem/mem/m1/reg1[15]/state_reg/D (DFFX2_LVT)
                                                          0.01       5.64 f
  data arrival time                                                  5.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch0/instr_mem/mem/m1/reg1[15]/state_reg/CLK (DFFX2_LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -5.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.67


  Startpoint: Rt_EXDM_ff/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch0/instr_mem/mem/m2/reg1[15]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  proc               280000                saed32lvt_tt0p85v25c
  forwarding         ForQA                 saed32lvt_tt0p85v25c
  execute            8000                  saed32lvt_tt0p85v25c
  alu                8000                  saed32lvt_tt0p85v25c
  cla_4b_3           ForQA                 saed32lvt_tt0p85v25c
  cla_16b_0          8000                  saed32lvt_tt0p85v25c
  cla_4b_2           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_1           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_0           ForQA                 saed32lvt_tt0p85v25c
  brchcnd            ForQA                 saed32lvt_tt0p85v25c
  fetch              140000                saed32lvt_tt0p85v25c
  cache_cache_id2    35000                 saed32lvt_tt0p85v25c
  memv_2             8000                  saed32lvt_tt0p85v25c
  mem_system_memtype0
                     140000                saed32lvt_tt0p85v25c
  dff_479            ForQA                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rt_EXDM_ff/state_reg/CLK (DFFX1_LVT)                    0.00 #     0.00 r
  Rt_EXDM_ff/state_reg/Q (DFFX1_LVT)                      0.08       0.08 r
  Rt_EXDM_ff/q (dff_880)                                  0.00       0.08 r
  fu/takeRt_EXDM (forwarding)                             0.00       0.08 r
  fu/U3/Y (IBUFFX2_LVT)                                   0.19       0.27 f
  fu/U59/Y (AND2X1_LVT)                                   0.04       0.31 f
  fu/B_Sel[1] (forwarding)                                0.00       0.31 f
  execute0/B_Sel[1] (execute)                             0.00       0.31 f
  execute0/U7/Y (IBUFFX2_LVT)                             0.18       0.49 r
  execute0/U41/Y (XOR2X2_LVT)                             0.09       0.58 f
  execute0/U61/Y (NAND3X0_LVT)                            0.04       0.62 r
  execute0/U63/Y (NAND4X0_LVT)                            0.05       0.67 f
  execute0/alu1/InB[0] (alu)                              0.00       0.67 f
  execute0/alu1/U17/Y (XOR2X1_LVT)                        0.10       0.77 r
  execute0/alu1/cla/a[0] (cla_16b_0)                      0.00       0.77 r
  execute0/alu1/cla/cla[0]/a[0] (cla_4b_3)                0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/in1 (xor2_87)         0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/U1/Y (XOR2X2_LVT)     0.09       0.86 f
  execute0/alu1/cla/cla[0]/xor_1[0]/out (xor2_87)         0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/in1 (nand2_151)      0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.90 r
  execute0/alu1/cla/cla[0]/nand_2[0]/out (nand2_151)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/in1 (nand2_147)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.93 f
  execute0/alu1/cla/cla[0]/nand_3[0]/out (nand2_147)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/in2 (nand2_150)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       0.98 r
  execute0/alu1/cla/cla[0]/nand_2[1]/out (nand2_150)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/in1 (nand2_146)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.02 f
  execute0/alu1/cla/cla[0]/nand_3[1]/out (nand2_146)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/in2 (nand2_149)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.06 r
  execute0/alu1/cla/cla[0]/nand_2[2]/out (nand2_149)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/in1 (nand2_145)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.10 f
  execute0/alu1/cla/cla[0]/nand_3[2]/out (nand2_145)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/in2 (nand2_148)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.15 r
  execute0/alu1/cla/cla[0]/nand_2[3]/out (nand2_148)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/in1 (nand2_144)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.18 f
  execute0/alu1/cla/cla[0]/nand_3[3]/out (nand2_144)      0.00       1.18 f
  execute0/alu1/cla/cla[0]/c_out (cla_4b_3)               0.00       1.18 f
  execute0/alu1/cla/cla[1]/c_in (cla_4b_2)                0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/in2 (nand2_139)      0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.22 r
  execute0/alu1/cla/cla[1]/nand_2[0]/out (nand2_139)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/in1 (nand2_135)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.26 f
  execute0/alu1/cla/cla[1]/nand_3[0]/out (nand2_135)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/in2 (nand2_138)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.31 r
  execute0/alu1/cla/cla[1]/nand_2[1]/out (nand2_138)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/in1 (nand2_134)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.34 f
  execute0/alu1/cla/cla[1]/nand_3[1]/out (nand2_134)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/in2 (nand2_137)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.39 r
  execute0/alu1/cla/cla[1]/nand_2[2]/out (nand2_137)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/in1 (nand2_133)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.43 f
  execute0/alu1/cla/cla[1]/nand_3[2]/out (nand2_133)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/in2 (nand2_136)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.47 r
  execute0/alu1/cla/cla[1]/nand_2[3]/out (nand2_136)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/in1 (nand2_132)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.50 f
  execute0/alu1/cla/cla[1]/nand_3[3]/out (nand2_132)      0.00       1.50 f
  execute0/alu1/cla/cla[1]/c_out (cla_4b_2)               0.00       1.50 f
  execute0/alu1/cla/cla[2]/c_in (cla_4b_1)                0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/in2 (nand2_127)      0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.55 r
  execute0/alu1/cla/cla[2]/nand_2[0]/out (nand2_127)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/in1 (nand2_123)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.58 f
  execute0/alu1/cla/cla[2]/nand_3[0]/out (nand2_123)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/in2 (nand2_126)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.63 r
  execute0/alu1/cla/cla[2]/nand_2[1]/out (nand2_126)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/in1 (nand2_122)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.67 f
  execute0/alu1/cla/cla[2]/nand_3[1]/out (nand2_122)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/in2 (nand2_125)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.71 r
  execute0/alu1/cla/cla[2]/nand_2[2]/out (nand2_125)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/in1 (nand2_121)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.75 f
  execute0/alu1/cla/cla[2]/nand_3[2]/out (nand2_121)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/in2 (nand2_124)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.80 r
  execute0/alu1/cla/cla[2]/nand_2[3]/out (nand2_124)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/in1 (nand2_120)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.83 f
  execute0/alu1/cla/cla[2]/nand_3[3]/out (nand2_120)      0.00       1.83 f
  execute0/alu1/cla/cla[2]/c_out (cla_4b_1)               0.00       1.83 f
  execute0/alu1/cla/cla[3]/c_in (cla_4b_0)                0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/in2 (nand2_115)      0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.87 r
  execute0/alu1/cla/cla[3]/nand_2[0]/out (nand2_115)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/in1 (nand2_111)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.91 f
  execute0/alu1/cla/cla[3]/nand_3[0]/out (nand2_111)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/in2 (nand2_114)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.96 r
  execute0/alu1/cla/cla[3]/nand_2[1]/out (nand2_114)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/in1 (nand2_110)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.99 f
  execute0/alu1/cla/cla[3]/nand_3[1]/out (nand2_110)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/in2 (nand2_113)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       2.04 r
  execute0/alu1/cla/cla[3]/nand_2[2]/out (nand2_113)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/in1 (nand2_109)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/U1/Y (NAND2X2_LVT)
                                                          0.06       2.10 f
  execute0/alu1/cla/cla[3]/nand_3[2]/out (nand2_109)      0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/c_in (cla_1b_0)          0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/in2 (xor2_0)       0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/U1/Y (XOR2X2_LVT)
                                                          0.07       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/out (xor2_0)       0.00       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/s (cla_1b_0)             0.00       2.17 f
  execute0/alu1/cla/cla[3]/sum[3] (cla_4b_0)              0.00       2.17 f
  execute0/alu1/cla/sum[15] (cla_16b_0)                   0.00       2.17 f
  execute0/alu1/U144/Y (INVX0_LVT)                        0.03       2.20 r
  execute0/alu1/U241/Y (AND2X1_LVT)                       0.04       2.25 r
  execute0/alu1/ZF (alu)                                  0.00       2.25 r
  execute0/branch_ctrl/ZF (brchcnd)                       0.00       2.25 r
  execute0/branch_ctrl/U11/Y (OR2X2_LVT)                  0.05       2.30 r
  execute0/branch_ctrl/U18/Y (NAND4X0_LVT)                0.04       2.34 f
  execute0/branch_ctrl/U19/Y (OA21X1_LVT)                 0.06       2.40 f
  execute0/branch_ctrl/U10/Y (NAND3X0_LVT)                0.04       2.44 r
  execute0/branch_ctrl/BrchCnd (brchcnd)                  0.00       2.44 r
  execute0/BrchCnd (execute)                              0.00       2.44 r
  U14/Y (OR2X2_LVT)                                       0.22       2.66 r
  fetch0/branch (fetch)                                   0.00       2.66 r
  fetch0/U18/Y (IBUFFX2_LVT)                              0.19       2.85 f
  fetch0/U50/Y (IBUFFX2_LVT)                              0.18       3.03 r
  fetch0/U59/Y (AO22X1_LVT)                               0.20       3.24 r
  fetch0/instr_mem/Addr[5] (mem_system_memtype0)          0.00       3.24 r
  fetch0/instr_mem/c1/index[2] (cache_cache_id2)          0.00       3.24 r
  fetch0/instr_mem/c1/U98/Y (INVX0_LVT)                   0.19       3.42 f
  fetch0/instr_mem/c1/U34/Y (INVX1_LVT)                   0.04       3.46 r
  fetch0/instr_mem/c1/mem_vl/addr[2] (memv_2)             0.00       3.46 r
  fetch0/instr_mem/c1/mem_vl/U11/Y (INVX0_LVT)            0.04       3.50 f
  fetch0/instr_mem/c1/mem_vl/U22/Y (AND2X1_LVT)           0.06       3.56 f
  fetch0/instr_mem/c1/mem_vl/U427/Y (NAND2X0_LVT)         0.05       3.61 r
  fetch0/instr_mem/c1/mem_vl/U58/Y (INVX1_LVT)            0.05       3.65 f
  fetch0/instr_mem/c1/mem_vl/U113/Y (NAND2X0_LVT)         0.05       3.70 r
  fetch0/instr_mem/c1/mem_vl/U112/Y (AND4X1_LVT)          0.06       3.76 r
  fetch0/instr_mem/c1/mem_vl/U106/Y (NAND4X0_LVT)         0.04       3.80 f
  fetch0/instr_mem/c1/mem_vl/U105/Y (NAND2X0_LVT)         0.04       3.85 r
  fetch0/instr_mem/c1/mem_vl/U82/Y (NAND4X0_LVT)          0.04       3.89 f
  fetch0/instr_mem/c1/mem_vl/U16/Y (MUX41X1_LVT)          0.08       3.97 f
  fetch0/instr_mem/c1/mem_vl/U36/Y (AND2X1_LVT)           0.05       4.02 f
  fetch0/instr_mem/c1/mem_vl/data_out (memv_2)            0.00       4.02 f
  fetch0/instr_mem/c1/U66/Y (AND3X1_LVT)                  0.05       4.07 f
  fetch0/instr_mem/c1/valid (cache_cache_id2)             0.00       4.07 f
  fetch0/instr_mem/U27/Y (INVX0_LVT)                      0.17       4.24 r
  fetch0/instr_mem/U25/Y (OAI21X2_LVT)                    0.16       4.40 f
  fetch0/instr_mem/U113/Y (NAND2X0_LVT)                   0.14       4.54 r
  fetch0/instr_mem/U67/Y (NAND3X2_LVT)                    0.15       4.69 f
  fetch0/instr_mem/U75/Y (IBUFFX2_LVT)                    0.21       4.90 r
  fetch0/instr_mem/U32/Y (MUX21X1_LVT)                    0.35       5.24 f
  fetch0/instr_mem/U88/Y (MUX21X1_LVT)                    0.19       5.44 f
  fetch0/instr_mem/mem/data_in[15] (four_bank_mem_1)      0.00       5.44 f
  fetch0/instr_mem/mem/m2/data_in[15] (final_memory_5)
                                                          0.00       5.44 f
  fetch0/instr_mem/mem/m2/reg1[15]/d (dff_479)            0.00       5.44 f
  fetch0/instr_mem/mem/m2/reg1[15]/U5/Y (AND2X1_LVT)      0.19       5.63 f
  fetch0/instr_mem/mem/m2/reg1[15]/state_reg/D (DFFX2_LVT)
                                                          0.01       5.64 f
  data arrival time                                                  5.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch0/instr_mem/mem/m2/reg1[15]/state_reg/CLK (DFFX2_LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -5.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.67


  Startpoint: Rt_EXDM_ff/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fetch0/instr_mem/mem/m3/reg1[15]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  proc               280000                saed32lvt_tt0p85v25c
  forwarding         ForQA                 saed32lvt_tt0p85v25c
  execute            8000                  saed32lvt_tt0p85v25c
  alu                8000                  saed32lvt_tt0p85v25c
  cla_4b_3           ForQA                 saed32lvt_tt0p85v25c
  cla_16b_0          8000                  saed32lvt_tt0p85v25c
  cla_4b_2           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_1           ForQA                 saed32lvt_tt0p85v25c
  cla_4b_0           ForQA                 saed32lvt_tt0p85v25c
  brchcnd            ForQA                 saed32lvt_tt0p85v25c
  fetch              140000                saed32lvt_tt0p85v25c
  cache_cache_id2    35000                 saed32lvt_tt0p85v25c
  memv_2             8000                  saed32lvt_tt0p85v25c
  mem_system_memtype0
                     140000                saed32lvt_tt0p85v25c
  dff_428            ForQA                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Rt_EXDM_ff/state_reg/CLK (DFFX1_LVT)                    0.00 #     0.00 r
  Rt_EXDM_ff/state_reg/Q (DFFX1_LVT)                      0.08       0.08 r
  Rt_EXDM_ff/q (dff_880)                                  0.00       0.08 r
  fu/takeRt_EXDM (forwarding)                             0.00       0.08 r
  fu/U3/Y (IBUFFX2_LVT)                                   0.19       0.27 f
  fu/U59/Y (AND2X1_LVT)                                   0.04       0.31 f
  fu/B_Sel[1] (forwarding)                                0.00       0.31 f
  execute0/B_Sel[1] (execute)                             0.00       0.31 f
  execute0/U7/Y (IBUFFX2_LVT)                             0.18       0.49 r
  execute0/U41/Y (XOR2X2_LVT)                             0.09       0.58 f
  execute0/U61/Y (NAND3X0_LVT)                            0.04       0.62 r
  execute0/U63/Y (NAND4X0_LVT)                            0.05       0.67 f
  execute0/alu1/InB[0] (alu)                              0.00       0.67 f
  execute0/alu1/U17/Y (XOR2X1_LVT)                        0.10       0.77 r
  execute0/alu1/cla/a[0] (cla_16b_0)                      0.00       0.77 r
  execute0/alu1/cla/cla[0]/a[0] (cla_4b_3)                0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/in1 (xor2_87)         0.00       0.77 r
  execute0/alu1/cla/cla[0]/xor_1[0]/U1/Y (XOR2X2_LVT)     0.09       0.86 f
  execute0/alu1/cla/cla[0]/xor_1[0]/out (xor2_87)         0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/in1 (nand2_151)      0.00       0.86 f
  execute0/alu1/cla/cla[0]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.90 r
  execute0/alu1/cla/cla[0]/nand_2[0]/out (nand2_151)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/in1 (nand2_147)      0.00       0.90 r
  execute0/alu1/cla/cla[0]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       0.93 f
  execute0/alu1/cla/cla[0]/nand_3[0]/out (nand2_147)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/in2 (nand2_150)      0.00       0.93 f
  execute0/alu1/cla/cla[0]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       0.98 r
  execute0/alu1/cla/cla[0]/nand_2[1]/out (nand2_150)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/in1 (nand2_146)      0.00       0.98 r
  execute0/alu1/cla/cla[0]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.02 f
  execute0/alu1/cla/cla[0]/nand_3[1]/out (nand2_146)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/in2 (nand2_149)      0.00       1.02 f
  execute0/alu1/cla/cla[0]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.06 r
  execute0/alu1/cla/cla[0]/nand_2[2]/out (nand2_149)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/in1 (nand2_145)      0.00       1.06 r
  execute0/alu1/cla/cla[0]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.10 f
  execute0/alu1/cla/cla[0]/nand_3[2]/out (nand2_145)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/in2 (nand2_148)      0.00       1.10 f
  execute0/alu1/cla/cla[0]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.15 r
  execute0/alu1/cla/cla[0]/nand_2[3]/out (nand2_148)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/in1 (nand2_144)      0.00       1.15 r
  execute0/alu1/cla/cla[0]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.18 f
  execute0/alu1/cla/cla[0]/nand_3[3]/out (nand2_144)      0.00       1.18 f
  execute0/alu1/cla/cla[0]/c_out (cla_4b_3)               0.00       1.18 f
  execute0/alu1/cla/cla[1]/c_in (cla_4b_2)                0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/in2 (nand2_139)      0.00       1.18 f
  execute0/alu1/cla/cla[1]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.22 r
  execute0/alu1/cla/cla[1]/nand_2[0]/out (nand2_139)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/in1 (nand2_135)      0.00       1.22 r
  execute0/alu1/cla/cla[1]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.26 f
  execute0/alu1/cla/cla[1]/nand_3[0]/out (nand2_135)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/in2 (nand2_138)      0.00       1.26 f
  execute0/alu1/cla/cla[1]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.31 r
  execute0/alu1/cla/cla[1]/nand_2[1]/out (nand2_138)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/in1 (nand2_134)      0.00       1.31 r
  execute0/alu1/cla/cla[1]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.34 f
  execute0/alu1/cla/cla[1]/nand_3[1]/out (nand2_134)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/in2 (nand2_137)      0.00       1.34 f
  execute0/alu1/cla/cla[1]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.39 r
  execute0/alu1/cla/cla[1]/nand_2[2]/out (nand2_137)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/in1 (nand2_133)      0.00       1.39 r
  execute0/alu1/cla/cla[1]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.43 f
  execute0/alu1/cla/cla[1]/nand_3[2]/out (nand2_133)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/in2 (nand2_136)      0.00       1.43 f
  execute0/alu1/cla/cla[1]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.47 r
  execute0/alu1/cla/cla[1]/nand_2[3]/out (nand2_136)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/in1 (nand2_132)      0.00       1.47 r
  execute0/alu1/cla/cla[1]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.50 f
  execute0/alu1/cla/cla[1]/nand_3[3]/out (nand2_132)      0.00       1.50 f
  execute0/alu1/cla/cla[1]/c_out (cla_4b_2)               0.00       1.50 f
  execute0/alu1/cla/cla[2]/c_in (cla_4b_1)                0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/in2 (nand2_127)      0.00       1.50 f
  execute0/alu1/cla/cla[2]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.55 r
  execute0/alu1/cla/cla[2]/nand_2[0]/out (nand2_127)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/in1 (nand2_123)      0.00       1.55 r
  execute0/alu1/cla/cla[2]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.58 f
  execute0/alu1/cla/cla[2]/nand_3[0]/out (nand2_123)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/in2 (nand2_126)      0.00       1.58 f
  execute0/alu1/cla/cla[2]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.63 r
  execute0/alu1/cla/cla[2]/nand_2[1]/out (nand2_126)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/in1 (nand2_122)      0.00       1.63 r
  execute0/alu1/cla/cla[2]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.67 f
  execute0/alu1/cla/cla[2]/nand_3[1]/out (nand2_122)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/in2 (nand2_125)      0.00       1.67 f
  execute0/alu1/cla/cla[2]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.71 r
  execute0/alu1/cla/cla[2]/nand_2[2]/out (nand2_125)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/in1 (nand2_121)      0.00       1.71 r
  execute0/alu1/cla/cla[2]/nand_3[2]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.75 f
  execute0/alu1/cla/cla[2]/nand_3[2]/out (nand2_121)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/in2 (nand2_124)      0.00       1.75 f
  execute0/alu1/cla/cla[2]/nand_2[3]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.80 r
  execute0/alu1/cla/cla[2]/nand_2[3]/out (nand2_124)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/in1 (nand2_120)      0.00       1.80 r
  execute0/alu1/cla/cla[2]/nand_3[3]/U1/Y (NAND2X0_LVT)
                                                          0.03       1.83 f
  execute0/alu1/cla/cla[2]/nand_3[3]/out (nand2_120)      0.00       1.83 f
  execute0/alu1/cla/cla[2]/c_out (cla_4b_1)               0.00       1.83 f
  execute0/alu1/cla/cla[3]/c_in (cla_4b_0)                0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/in2 (nand2_115)      0.00       1.83 f
  execute0/alu1/cla/cla[3]/nand_2[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.87 r
  execute0/alu1/cla/cla[3]/nand_2[0]/out (nand2_115)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/in1 (nand2_111)      0.00       1.87 r
  execute0/alu1/cla/cla[3]/nand_3[0]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.91 f
  execute0/alu1/cla/cla[3]/nand_3[0]/out (nand2_111)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/in2 (nand2_114)      0.00       1.91 f
  execute0/alu1/cla/cla[3]/nand_2[1]/U1/Y (NAND2X0_LVT)
                                                          0.05       1.96 r
  execute0/alu1/cla/cla[3]/nand_2[1]/out (nand2_114)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/in1 (nand2_110)      0.00       1.96 r
  execute0/alu1/cla/cla[3]/nand_3[1]/U1/Y (NAND2X0_LVT)
                                                          0.04       1.99 f
  execute0/alu1/cla/cla[3]/nand_3[1]/out (nand2_110)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/in2 (nand2_113)      0.00       1.99 f
  execute0/alu1/cla/cla[3]/nand_2[2]/U1/Y (NAND2X0_LVT)
                                                          0.05       2.04 r
  execute0/alu1/cla/cla[3]/nand_2[2]/out (nand2_113)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/in1 (nand2_109)      0.00       2.04 r
  execute0/alu1/cla/cla[3]/nand_3[2]/U1/Y (NAND2X2_LVT)
                                                          0.06       2.10 f
  execute0/alu1/cla/cla[3]/nand_3[2]/out (nand2_109)      0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/c_in (cla_1b_0)          0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/in2 (xor2_0)       0.00       2.10 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/U1/Y (XOR2X2_LVT)
                                                          0.07       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/xor_2/out (xor2_0)       0.00       2.17 f
  execute0/alu1/cla/cla[3]/fa[3]/s (cla_1b_0)             0.00       2.17 f
  execute0/alu1/cla/cla[3]/sum[3] (cla_4b_0)              0.00       2.17 f
  execute0/alu1/cla/sum[15] (cla_16b_0)                   0.00       2.17 f
  execute0/alu1/U144/Y (INVX0_LVT)                        0.03       2.20 r
  execute0/alu1/U241/Y (AND2X1_LVT)                       0.04       2.25 r
  execute0/alu1/ZF (alu)                                  0.00       2.25 r
  execute0/branch_ctrl/ZF (brchcnd)                       0.00       2.25 r
  execute0/branch_ctrl/U11/Y (OR2X2_LVT)                  0.05       2.30 r
  execute0/branch_ctrl/U18/Y (NAND4X0_LVT)                0.04       2.34 f
  execute0/branch_ctrl/U19/Y (OA21X1_LVT)                 0.06       2.40 f
  execute0/branch_ctrl/U10/Y (NAND3X0_LVT)                0.04       2.44 r
  execute0/branch_ctrl/BrchCnd (brchcnd)                  0.00       2.44 r
  execute0/BrchCnd (execute)                              0.00       2.44 r
  U14/Y (OR2X2_LVT)                                       0.22       2.66 r
  fetch0/branch (fetch)                                   0.00       2.66 r
  fetch0/U18/Y (IBUFFX2_LVT)                              0.19       2.85 f
  fetch0/U50/Y (IBUFFX2_LVT)                              0.18       3.03 r
  fetch0/U59/Y (AO22X1_LVT)                               0.20       3.24 r
  fetch0/instr_mem/Addr[5] (mem_system_memtype0)          0.00       3.24 r
  fetch0/instr_mem/c1/index[2] (cache_cache_id2)          0.00       3.24 r
  fetch0/instr_mem/c1/U98/Y (INVX0_LVT)                   0.19       3.42 f
  fetch0/instr_mem/c1/U34/Y (INVX1_LVT)                   0.04       3.46 r
  fetch0/instr_mem/c1/mem_vl/addr[2] (memv_2)             0.00       3.46 r
  fetch0/instr_mem/c1/mem_vl/U11/Y (INVX0_LVT)            0.04       3.50 f
  fetch0/instr_mem/c1/mem_vl/U22/Y (AND2X1_LVT)           0.06       3.56 f
  fetch0/instr_mem/c1/mem_vl/U427/Y (NAND2X0_LVT)         0.05       3.61 r
  fetch0/instr_mem/c1/mem_vl/U58/Y (INVX1_LVT)            0.05       3.65 f
  fetch0/instr_mem/c1/mem_vl/U113/Y (NAND2X0_LVT)         0.05       3.70 r
  fetch0/instr_mem/c1/mem_vl/U112/Y (AND4X1_LVT)          0.06       3.76 r
  fetch0/instr_mem/c1/mem_vl/U106/Y (NAND4X0_LVT)         0.04       3.80 f
  fetch0/instr_mem/c1/mem_vl/U105/Y (NAND2X0_LVT)         0.04       3.85 r
  fetch0/instr_mem/c1/mem_vl/U82/Y (NAND4X0_LVT)          0.04       3.89 f
  fetch0/instr_mem/c1/mem_vl/U16/Y (MUX41X1_LVT)          0.08       3.97 f
  fetch0/instr_mem/c1/mem_vl/U36/Y (AND2X1_LVT)           0.05       4.02 f
  fetch0/instr_mem/c1/mem_vl/data_out (memv_2)            0.00       4.02 f
  fetch0/instr_mem/c1/U66/Y (AND3X1_LVT)                  0.05       4.07 f
  fetch0/instr_mem/c1/valid (cache_cache_id2)             0.00       4.07 f
  fetch0/instr_mem/U27/Y (INVX0_LVT)                      0.17       4.24 r
  fetch0/instr_mem/U25/Y (OAI21X2_LVT)                    0.16       4.40 f
  fetch0/instr_mem/U113/Y (NAND2X0_LVT)                   0.14       4.54 r
  fetch0/instr_mem/U67/Y (NAND3X2_LVT)                    0.15       4.69 f
  fetch0/instr_mem/U75/Y (IBUFFX2_LVT)                    0.21       4.90 r
  fetch0/instr_mem/U32/Y (MUX21X1_LVT)                    0.35       5.24 f
  fetch0/instr_mem/U88/Y (MUX21X1_LVT)                    0.19       5.44 f
  fetch0/instr_mem/mem/data_in[15] (four_bank_mem_1)      0.00       5.44 f
  fetch0/instr_mem/mem/m3/data_in[15] (final_memory_4)
                                                          0.00       5.44 f
  fetch0/instr_mem/mem/m3/reg1[15]/d (dff_428)            0.00       5.44 f
  fetch0/instr_mem/mem/m3/reg1[15]/U5/Y (AND2X1_LVT)      0.19       5.63 f
  fetch0/instr_mem/mem/m3/reg1[15]/state_reg/D (DFFX2_LVT)
                                                          0.01       5.64 f
  data arrival time                                                  5.64

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fetch0/instr_mem/mem/m3/reg1[15]/state_reg/CLK (DFFX2_LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -5.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -4.67


1
