#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Jun 30 14:25:22 2022
# Process ID: 30251
# Current directory: /home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex
# Command line: vivado -notrace -source /home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/vivado_rtl_kernel.gen/sources_1/ip/rtl_kernel_wizard_0/rtl_kernel_wizard_0_ex.tcl
# Log file: /home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/vivado.log
# Journal file: /home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/vivado_rtl_kernel.gen/sources_1/ip/rtl_kernel_wizard_0/rtl_kernel_wizard_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
create_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 7656.930 ; gain = 74.180 ; free physical = 4963 ; free virtual = 57372
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'rtl_kernel_wizard_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'rtl_kernel_wizard_0'. Target already exists and is up to date.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Sourcing extension script: tcl/examples_scriptext.tcl
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [IP_Flow 19-4832] The IP name 'control_rtl_kernel_wizard_0_vip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
Setting xsim.simulate.xsim.more_options to -sv_seed 1
Setting modelsim.simulate.vsim.more_options to -sv_seed 1
Setting questa.simulate.vsim.more_options to -sv_seed 1
Setting ies.simulate.ncsim.more_options to -SVSEED 1
Setting xcelium.simulate.xmsim.more_options to -SVSEED 1
Setting vcs.simulate.vcs.more_options to +ntb_random_seed=1
Setting riviera.simulate.asim.more_options to -sv_seed 1
INFO: [open_example_project] Sourcing extension script: tcl/examples_scriptext_bd.tcl
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'control_rtl_kernel_wizard_0_vip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'control_rtl_kernel_wizard_0_vip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'control_rtl_kernel_wizard_0_vip'...
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'control_rtl_kernel_wizard_0_vip'...
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/sim_ipc_aximm_master.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/sim_ipc_aximm_slave.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/sim_ipc_aximm_master.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/sim_ipc_aximm_slave.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/sim_ipc_aximm_master.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/sim_ipc_aximm_slave.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/sim_ipc_aximm_master.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/sim_ipc_aximm_slave.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/sim_ipc_aximm_master.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/sim_ipc_aximm_slave.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/sim_ipc_aximm_master.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/sim_ipc_aximm_slave.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/sim_ipc_aximm_master.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/sim_ipc_aximm_slave.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/slv_m00_axi_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/sim_ipc_aximm_master.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/sim_ipc_aximm_slave.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/slv_m00_axi_vip.h'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/xsim/control_rtl_kernel_wizard_0_vip.sh'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/xsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/xsim/sim_ipc_aximm_master.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/xsim/sim_ipc_aximm_slave.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/xsim/control_rtl_kernel_wizard_0_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/xsim/control_rtl_kernel_wizard_0_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/modelsim/control_rtl_kernel_wizard_0_vip.sh'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/modelsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/modelsim/sim_ipc_aximm_master.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/modelsim/sim_ipc_aximm_slave.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/modelsim/control_rtl_kernel_wizard_0_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/modelsim/control_rtl_kernel_wizard_0_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/questa/control_rtl_kernel_wizard_0_vip.sh'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/questa/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/questa/sim_ipc_aximm_master.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/questa/sim_ipc_aximm_slave.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/questa/control_rtl_kernel_wizard_0_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/questa/control_rtl_kernel_wizard_0_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/ies/control_rtl_kernel_wizard_0_vip.sh'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/ies/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/ies/sim_ipc_aximm_master.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/ies/sim_ipc_aximm_slave.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/ies/control_rtl_kernel_wizard_0_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/ies/control_rtl_kernel_wizard_0_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/xcelium/control_rtl_kernel_wizard_0_vip.sh'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/xcelium/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/xcelium/sim_ipc_aximm_master.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/xcelium/sim_ipc_aximm_slave.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/xcelium/control_rtl_kernel_wizard_0_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/xcelium/control_rtl_kernel_wizard_0_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/vcs/control_rtl_kernel_wizard_0_vip.sh'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/vcs/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/vcs/sim_ipc_aximm_master.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/vcs/sim_ipc_aximm_slave.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/vcs/control_rtl_kernel_wizard_0_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/vcs/control_rtl_kernel_wizard_0_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/riviera/control_rtl_kernel_wizard_0_vip.sh'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/riviera/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/riviera/sim_ipc_aximm_master.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/riviera/sim_ipc_aximm_slave.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/riviera/control_rtl_kernel_wizard_0_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/riviera/control_rtl_kernel_wizard_0_vip.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/activehdl/control_rtl_kernel_wizard_0_vip.sh'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/activehdl/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/activehdl/sim_ipc_aximm_master.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/activehdl/sim_ipc_aximm_slave.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/activehdl/control_rtl_kernel_wizard_0_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.ip_user_files/sim_scripts/control_rtl_kernel_wizard_0_vip/activehdl/control_rtl_kernel_wizard_0_vip.h'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_runs synth_1 -jobs 32
[Thu Jun 30 17:56:53 2022] Launched synth_1...
Run output will be captured here: /home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.runs/synth_1/runme.log
# --------------------------------------------
# Start: RTL Kernel Packaging of Sources
#
source -notrace /home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/imports/package_kernel.tcl
# Packaging project
package_project /home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0 mycompany.com kernel rtl_kernel_wizard_0
INFO: [IP_Flow 19-5654] Module 'rtl_kernel_wizard_0' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_control' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm00_axi': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axi_control': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-5661] Bus Interface 'ap_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
INFO: [IP_Flow 19-7067] Note that bus interface 'ap_clk' has a fixed FREQ_HZ of '250000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
INFO: [IP_Flow 19-7067] Note that bus interface 'ap_clk' has a fixed FREQ_HZ of '250000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo  -xo_path /home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/exports/rtl_kernel_wizard_0.xo -kernel_name rtl_kernel_wizard_0 -ip_directory /home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0 -kernel_xml /home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/imports/kernel.xml
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
# Complete: RTL Kernel Packaging of Sources
# --------------------------------------------
file mkdir /home/wlwll6873/vitis_example_my/example_vadd_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 30 18:16:17 2022...
