/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [4:0] _03_;
  reg [8:0] _04_;
  wire [18:0] _05_;
  wire [2:0] _06_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [20:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [13:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_31z;
  wire [13:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_46z;
  wire [8:0] celloutsig_0_48z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire [15:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = ~(celloutsig_0_0z[0] & celloutsig_0_3z[2]);
  assign celloutsig_0_5z = !(in_data[16] ? celloutsig_0_4z[2] : celloutsig_0_4z[1]);
  assign celloutsig_0_54z = !(celloutsig_0_48z[7] ? celloutsig_0_38z[4] : celloutsig_0_39z);
  assign celloutsig_0_55z = !(celloutsig_0_21z ? celloutsig_0_25z[10] : celloutsig_0_32z[1]);
  assign celloutsig_1_1z = !(in_data[170] ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_0_23z = !(celloutsig_0_13z[2] ? _01_ : celloutsig_0_10z);
  assign celloutsig_0_17z = ~(_01_ | celloutsig_0_8z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[2] | celloutsig_0_0z[0]);
  assign celloutsig_1_4z = celloutsig_1_2z[3] | celloutsig_1_1z;
  assign celloutsig_0_19z = celloutsig_0_4z[4] | celloutsig_0_10z;
  assign celloutsig_0_24z = celloutsig_0_3z[1] | celloutsig_0_2z;
  assign celloutsig_0_8z = ~(celloutsig_0_0z[2] ^ celloutsig_0_2z);
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 5'h00;
    else _03_ <= celloutsig_1_11z[7:3];
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 9'h000;
    else _04_ <= { in_data[93:86], celloutsig_0_2z };
  reg [18:0] _21_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _21_ <= 19'h00000;
    else _21_ <= { in_data[37], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_10z };
  assign { _05_[18:1], _00_ } = _21_;
  reg [2:0] _22_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _22_ <= 3'h0;
    else _22_ <= { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z };
  assign { _06_[2], _01_, _02_ } = _22_;
  assign celloutsig_0_31z = _04_[6:2] / { 1'h1, _05_[16:14], celloutsig_0_17z };
  assign celloutsig_0_3z = celloutsig_0_1z / { 1'h1, celloutsig_0_1z[1], in_data[0] };
  assign celloutsig_1_0z = in_data[144:142] === in_data[107:105];
  assign celloutsig_0_11z = { celloutsig_0_2z, celloutsig_0_3z } === celloutsig_0_7z[3:0];
  assign celloutsig_0_18z = { celloutsig_0_0z[4:1], celloutsig_0_17z, celloutsig_0_2z } === { celloutsig_0_4z[4:3], celloutsig_0_6z, _06_[2], _01_, _02_ };
  assign celloutsig_0_27z = ! { celloutsig_0_13z[1:0], celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_2z[0], celloutsig_1_9z } % { 1'h1, _03_[3], _03_ };
  assign celloutsig_1_2z = in_data[128:125] * { in_data[145:143], celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_3z[8:2], celloutsig_1_6z, celloutsig_1_6z } * { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_11z = in_data[143] ? { in_data[167:160], celloutsig_1_4z } : celloutsig_1_7z;
  assign celloutsig_0_1z = in_data[90] ? celloutsig_0_0z[2:0] : in_data[75:73];
  assign celloutsig_1_5z = celloutsig_1_2z[0] != celloutsig_1_1z;
  assign celloutsig_1_19z = { celloutsig_1_16z[9:6], celloutsig_1_9z } != { celloutsig_1_7z[7:4], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_14z = celloutsig_0_4z[4:1] != celloutsig_0_7z[5:2];
  assign celloutsig_0_38z = - celloutsig_0_0z;
  assign celloutsig_0_46z = - { celloutsig_0_22z[15:4], celloutsig_0_23z };
  assign celloutsig_1_16z = - in_data[131:116];
  assign celloutsig_1_9z = ~ { celloutsig_1_7z[8:4], celloutsig_1_1z };
  assign celloutsig_0_48z = _05_[18:10] | { celloutsig_0_46z[10:7], celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_15z = { _05_[12:1], _00_, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_10z } | { _04_, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_22z = in_data[70:50] | { in_data[78], celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_1z, _04_, celloutsig_0_18z };
  assign celloutsig_0_39z = in_data[60] & celloutsig_0_34z[2];
  assign celloutsig_0_20z = celloutsig_0_1z[1] & celloutsig_0_3z[1];
  assign celloutsig_0_0z = in_data[41:37] << in_data[86:82];
  assign celloutsig_0_34z = { celloutsig_0_32z[4:2], celloutsig_0_23z } << { celloutsig_0_32z[10:8], celloutsig_0_11z };
  assign celloutsig_0_32z = celloutsig_0_15z[15:2] >> { celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_31z, celloutsig_0_27z };
  assign celloutsig_0_4z = { celloutsig_0_3z[1], celloutsig_0_2z, celloutsig_0_3z } >> { celloutsig_0_0z[0], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_13z = celloutsig_0_4z[3:1] >> { celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_1_3z = { in_data[179], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } <<< in_data[106:98];
  assign celloutsig_0_7z = { celloutsig_0_0z[4:1], celloutsig_0_5z, celloutsig_0_2z } - { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_25z = in_data[36:23] ^ { in_data[38:31], celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_1_6z = ~((celloutsig_1_5z & in_data[107]) | in_data[130]);
  assign celloutsig_0_6z = ~((celloutsig_0_2z & celloutsig_0_3z[2]) | celloutsig_0_0z[0]);
  assign celloutsig_0_21z = ~((celloutsig_0_19z & celloutsig_0_13z[1]) | _00_);
  assign _05_[0] = _00_;
  assign _06_[1:0] = { _01_, _02_ };
  assign { out_data[134:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
