$date
	Wed Jan 20 14:20:09 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Dflip_flop3 $end
$var wire 1 ! clk $end
$var wire 3 " in [2:0] $end
$var wire 1 # reset $end
$var wire 3 $ out2 [2:0] $end
$var wire 3 % out1 [2:0] $end
$scope module Dff0 $end
$var wire 1 & a $end
$var wire 1 ! clk $end
$var wire 1 # reset $end
$var wire 1 ' s1 $end
$var wire 1 ( s2 $end
$var wire 4 ) line [3:0] $end
$var wire 1 * ignore $end
$scope module basc1 $end
$var wire 1 & a $end
$var wire 1 ! clk $end
$var wire 1 # reset $end
$var wire 1 + s1 $end
$var wire 1 * s2 $end
$var wire 8 , line [7:0] $end
$scope module and1 $end
$var wire 1 & e1 $end
$var wire 1 - e2 $end
$var wire 1 . s $end
$upscope $end
$scope module nand1 $end
$var wire 1 & e1 $end
$var wire 1 ! e2 $end
$var wire 1 / s $end
$upscope $end
$scope module nand2 $end
$var wire 1 0 e1 $end
$var wire 1 ! e2 $end
$var wire 1 1 s $end
$upscope $end
$scope module nand3 $end
$var wire 1 2 e1 $end
$var wire 1 3 e2 $end
$var wire 1 4 s $end
$upscope $end
$scope module nand4 $end
$var wire 1 5 e1 $end
$var wire 1 6 e2 $end
$var wire 1 7 s $end
$upscope $end
$scope module not1 $end
$var wire 1 8 e1 $end
$var wire 1 9 s $end
$upscope $end
$scope module or1 $end
$var wire 1 # e1 $end
$var wire 1 : e2 $end
$var wire 1 ; s $end
$upscope $end
$scope module xor1 $end
$var wire 1 & e1 $end
$var wire 1 # e2 $end
$var wire 1 < s $end
$upscope $end
$upscope $end
$scope module basc2 $end
$var wire 1 = a $end
$var wire 1 > clk $end
$var wire 1 # reset $end
$var wire 1 ? s1 $end
$var wire 1 @ s2 $end
$var wire 8 A line [7:0] $end
$scope module and1 $end
$var wire 1 = e1 $end
$var wire 1 B e2 $end
$var wire 1 C s $end
$upscope $end
$scope module nand1 $end
$var wire 1 = e1 $end
$var wire 1 > e2 $end
$var wire 1 D s $end
$upscope $end
$scope module nand2 $end
$var wire 1 E e1 $end
$var wire 1 > e2 $end
$var wire 1 F s $end
$upscope $end
$scope module nand3 $end
$var wire 1 G e1 $end
$var wire 1 H e2 $end
$var wire 1 I s $end
$upscope $end
$scope module nand4 $end
$var wire 1 J e1 $end
$var wire 1 K e2 $end
$var wire 1 L s $end
$upscope $end
$scope module not1 $end
$var wire 1 M e1 $end
$var wire 1 N s $end
$upscope $end
$scope module or1 $end
$var wire 1 # e1 $end
$var wire 1 O e2 $end
$var wire 1 P s $end
$upscope $end
$scope module xor1 $end
$var wire 1 = e1 $end
$var wire 1 # e2 $end
$var wire 1 Q s $end
$upscope $end
$upscope $end
$scope module not1 $end
$var wire 1 ! e1 $end
$var wire 1 R s $end
$upscope $end
$upscope $end
$scope module Dff1 $end
$var wire 1 S a $end
$var wire 1 ! clk $end
$var wire 1 # reset $end
$var wire 1 T s1 $end
$var wire 1 U s2 $end
$var wire 4 V line [3:0] $end
$var wire 1 W ignore $end
$scope module basc1 $end
$var wire 1 S a $end
$var wire 1 ! clk $end
$var wire 1 # reset $end
$var wire 1 X s1 $end
$var wire 1 W s2 $end
$var wire 8 Y line [7:0] $end
$scope module and1 $end
$var wire 1 S e1 $end
$var wire 1 Z e2 $end
$var wire 1 [ s $end
$upscope $end
$scope module nand1 $end
$var wire 1 S e1 $end
$var wire 1 ! e2 $end
$var wire 1 \ s $end
$upscope $end
$scope module nand2 $end
$var wire 1 ] e1 $end
$var wire 1 ! e2 $end
$var wire 1 ^ s $end
$upscope $end
$scope module nand3 $end
$var wire 1 _ e1 $end
$var wire 1 ` e2 $end
$var wire 1 a s $end
$upscope $end
$scope module nand4 $end
$var wire 1 b e1 $end
$var wire 1 c e2 $end
$var wire 1 d s $end
$upscope $end
$scope module not1 $end
$var wire 1 e e1 $end
$var wire 1 f s $end
$upscope $end
$scope module or1 $end
$var wire 1 # e1 $end
$var wire 1 g e2 $end
$var wire 1 h s $end
$upscope $end
$scope module xor1 $end
$var wire 1 S e1 $end
$var wire 1 # e2 $end
$var wire 1 i s $end
$upscope $end
$upscope $end
$scope module basc2 $end
$var wire 1 j a $end
$var wire 1 k clk $end
$var wire 1 # reset $end
$var wire 1 l s1 $end
$var wire 1 m s2 $end
$var wire 8 n line [7:0] $end
$scope module and1 $end
$var wire 1 j e1 $end
$var wire 1 o e2 $end
$var wire 1 p s $end
$upscope $end
$scope module nand1 $end
$var wire 1 j e1 $end
$var wire 1 k e2 $end
$var wire 1 q s $end
$upscope $end
$scope module nand2 $end
$var wire 1 r e1 $end
$var wire 1 k e2 $end
$var wire 1 s s $end
$upscope $end
$scope module nand3 $end
$var wire 1 t e1 $end
$var wire 1 u e2 $end
$var wire 1 v s $end
$upscope $end
$scope module nand4 $end
$var wire 1 w e1 $end
$var wire 1 x e2 $end
$var wire 1 y s $end
$upscope $end
$scope module not1 $end
$var wire 1 z e1 $end
$var wire 1 { s $end
$upscope $end
$scope module or1 $end
$var wire 1 # e1 $end
$var wire 1 | e2 $end
$var wire 1 } s $end
$upscope $end
$scope module xor1 $end
$var wire 1 j e1 $end
$var wire 1 # e2 $end
$var wire 1 ~ s $end
$upscope $end
$upscope $end
$scope module not1 $end
$var wire 1 ! e1 $end
$var wire 1 !" s $end
$upscope $end
$upscope $end
$scope module Dff2 $end
$var wire 1 "" a $end
$var wire 1 ! clk $end
$var wire 1 # reset $end
$var wire 1 #" s1 $end
$var wire 1 $" s2 $end
$var wire 4 %" line [3:0] $end
$var wire 1 &" ignore $end
$scope module basc1 $end
$var wire 1 "" a $end
$var wire 1 ! clk $end
$var wire 1 # reset $end
$var wire 1 '" s1 $end
$var wire 1 &" s2 $end
$var wire 8 (" line [7:0] $end
$scope module and1 $end
$var wire 1 "" e1 $end
$var wire 1 )" e2 $end
$var wire 1 *" s $end
$upscope $end
$scope module nand1 $end
$var wire 1 "" e1 $end
$var wire 1 ! e2 $end
$var wire 1 +" s $end
$upscope $end
$scope module nand2 $end
$var wire 1 ," e1 $end
$var wire 1 ! e2 $end
$var wire 1 -" s $end
$upscope $end
$scope module nand3 $end
$var wire 1 ." e1 $end
$var wire 1 /" e2 $end
$var wire 1 0" s $end
$upscope $end
$scope module nand4 $end
$var wire 1 1" e1 $end
$var wire 1 2" e2 $end
$var wire 1 3" s $end
$upscope $end
$scope module not1 $end
$var wire 1 4" e1 $end
$var wire 1 5" s $end
$upscope $end
$scope module or1 $end
$var wire 1 # e1 $end
$var wire 1 6" e2 $end
$var wire 1 7" s $end
$upscope $end
$scope module xor1 $end
$var wire 1 "" e1 $end
$var wire 1 # e2 $end
$var wire 1 8" s $end
$upscope $end
$upscope $end
$scope module basc2 $end
$var wire 1 9" a $end
$var wire 1 :" clk $end
$var wire 1 # reset $end
$var wire 1 ;" s1 $end
$var wire 1 <" s2 $end
$var wire 8 =" line [7:0] $end
$scope module and1 $end
$var wire 1 9" e1 $end
$var wire 1 >" e2 $end
$var wire 1 ?" s $end
$upscope $end
$scope module nand1 $end
$var wire 1 9" e1 $end
$var wire 1 :" e2 $end
$var wire 1 @" s $end
$upscope $end
$scope module nand2 $end
$var wire 1 A" e1 $end
$var wire 1 :" e2 $end
$var wire 1 B" s $end
$upscope $end
$scope module nand3 $end
$var wire 1 C" e1 $end
$var wire 1 D" e2 $end
$var wire 1 E" s $end
$upscope $end
$scope module nand4 $end
$var wire 1 F" e1 $end
$var wire 1 G" e2 $end
$var wire 1 H" s $end
$upscope $end
$scope module not1 $end
$var wire 1 I" e1 $end
$var wire 1 J" s $end
$upscope $end
$scope module or1 $end
$var wire 1 # e1 $end
$var wire 1 K" e2 $end
$var wire 1 L" s $end
$upscope $end
$scope module xor1 $end
$var wire 1 9" e1 $end
$var wire 1 # e2 $end
$var wire 1 M" s $end
$upscope $end
$upscope $end
$scope module not1 $end
$var wire 1 ! e1 $end
$var wire 1 N" s $end
$upscope $end
$upscope $end
$upscope $end
$scope module _test_bit_cpt3 $end
$var wire 3 O" cpt [2:0] $end
$var reg 1 P" activate $end
$var reg 1 Q" clk $end
$var reg 1 R" reset $end
$scope module test_bit_cpt3 $end
$var wire 1 P" activate $end
$var wire 1 Q" clk $end
$var wire 1 R" reset $end
$var wire 8 S" line [7:0] $end
$var wire 3 T" ignore [2:0] $end
$var wire 3 U" cpt [2:0] $end
$scope module and1 $end
$var wire 1 P" e1 $end
$var wire 1 V" e2 $end
$var wire 1 W" s $end
$upscope $end
$scope module and2 $end
$var wire 1 X" e1 $end
$var wire 1 Y" e2 $end
$var wire 1 Z" s $end
$upscope $end
$scope module flip1 $end
$var wire 1 [" a $end
$var wire 1 Q" clk $end
$var wire 1 R" reset $end
$var wire 1 \" s1 $end
$var wire 1 ]" s2 $end
$var wire 4 ^" line [3:0] $end
$var wire 1 _" ignore $end
$scope module basc1 $end
$var wire 1 [" a $end
$var wire 1 Q" clk $end
$var wire 1 R" reset $end
$var wire 1 `" s1 $end
$var wire 1 _" s2 $end
$var wire 8 a" line [7:0] $end
$scope module and1 $end
$var wire 1 [" e1 $end
$var wire 1 b" e2 $end
$var wire 1 c" s $end
$upscope $end
$scope module nand1 $end
$var wire 1 [" e1 $end
$var wire 1 Q" e2 $end
$var wire 1 d" s $end
$upscope $end
$scope module nand2 $end
$var wire 1 e" e1 $end
$var wire 1 Q" e2 $end
$var wire 1 f" s $end
$upscope $end
$scope module nand3 $end
$var wire 1 g" e1 $end
$var wire 1 h" e2 $end
$var wire 1 i" s $end
$upscope $end
$scope module nand4 $end
$var wire 1 j" e1 $end
$var wire 1 k" e2 $end
$var wire 1 l" s $end
$upscope $end
$scope module not1 $end
$var wire 1 m" e1 $end
$var wire 1 n" s $end
$upscope $end
$scope module or1 $end
$var wire 1 R" e1 $end
$var wire 1 o" e2 $end
$var wire 1 p" s $end
$upscope $end
$scope module xor1 $end
$var wire 1 [" e1 $end
$var wire 1 R" e2 $end
$var wire 1 q" s $end
$upscope $end
$upscope $end
$scope module basc2 $end
$var wire 1 r" a $end
$var wire 1 s" clk $end
$var wire 1 R" reset $end
$var wire 1 t" s1 $end
$var wire 1 u" s2 $end
$var wire 8 v" line [7:0] $end
$scope module and1 $end
$var wire 1 r" e1 $end
$var wire 1 w" e2 $end
$var wire 1 x" s $end
$upscope $end
$scope module nand1 $end
$var wire 1 r" e1 $end
$var wire 1 s" e2 $end
$var wire 1 y" s $end
$upscope $end
$scope module nand2 $end
$var wire 1 z" e1 $end
$var wire 1 s" e2 $end
$var wire 1 {" s $end
$upscope $end
$scope module nand3 $end
$var wire 1 |" e1 $end
$var wire 1 }" e2 $end
$var wire 1 ~" s $end
$upscope $end
$scope module nand4 $end
$var wire 1 !# e1 $end
$var wire 1 "# e2 $end
$var wire 1 ## s $end
$upscope $end
$scope module not1 $end
$var wire 1 $# e1 $end
$var wire 1 %# s $end
$upscope $end
$scope module or1 $end
$var wire 1 R" e1 $end
$var wire 1 &# e2 $end
$var wire 1 '# s $end
$upscope $end
$scope module xor1 $end
$var wire 1 r" e1 $end
$var wire 1 R" e2 $end
$var wire 1 (# s $end
$upscope $end
$upscope $end
$scope module not1 $end
$var wire 1 Q" e1 $end
$var wire 1 )# s $end
$upscope $end
$upscope $end
$scope module flip2 $end
$var wire 1 *# a $end
$var wire 1 Q" clk $end
$var wire 1 R" reset $end
$var wire 1 +# s1 $end
$var wire 1 ,# s2 $end
$var wire 4 -# line [3:0] $end
$var wire 1 .# ignore $end
$scope module basc1 $end
$var wire 1 *# a $end
$var wire 1 Q" clk $end
$var wire 1 R" reset $end
$var wire 1 /# s1 $end
$var wire 1 .# s2 $end
$var wire 8 0# line [7:0] $end
$scope module and1 $end
$var wire 1 *# e1 $end
$var wire 1 1# e2 $end
$var wire 1 2# s $end
$upscope $end
$scope module nand1 $end
$var wire 1 *# e1 $end
$var wire 1 Q" e2 $end
$var wire 1 3# s $end
$upscope $end
$scope module nand2 $end
$var wire 1 4# e1 $end
$var wire 1 Q" e2 $end
$var wire 1 5# s $end
$upscope $end
$scope module nand3 $end
$var wire 1 6# e1 $end
$var wire 1 7# e2 $end
$var wire 1 8# s $end
$upscope $end
$scope module nand4 $end
$var wire 1 9# e1 $end
$var wire 1 :# e2 $end
$var wire 1 ;# s $end
$upscope $end
$scope module not1 $end
$var wire 1 <# e1 $end
$var wire 1 =# s $end
$upscope $end
$scope module or1 $end
$var wire 1 R" e1 $end
$var wire 1 ># e2 $end
$var wire 1 ?# s $end
$upscope $end
$scope module xor1 $end
$var wire 1 *# e1 $end
$var wire 1 R" e2 $end
$var wire 1 @# s $end
$upscope $end
$upscope $end
$scope module basc2 $end
$var wire 1 A# a $end
$var wire 1 B# clk $end
$var wire 1 R" reset $end
$var wire 1 C# s1 $end
$var wire 1 D# s2 $end
$var wire 8 E# line [7:0] $end
$scope module and1 $end
$var wire 1 A# e1 $end
$var wire 1 F# e2 $end
$var wire 1 G# s $end
$upscope $end
$scope module nand1 $end
$var wire 1 A# e1 $end
$var wire 1 B# e2 $end
$var wire 1 H# s $end
$upscope $end
$scope module nand2 $end
$var wire 1 I# e1 $end
$var wire 1 B# e2 $end
$var wire 1 J# s $end
$upscope $end
$scope module nand3 $end
$var wire 1 K# e1 $end
$var wire 1 L# e2 $end
$var wire 1 M# s $end
$upscope $end
$scope module nand4 $end
$var wire 1 N# e1 $end
$var wire 1 O# e2 $end
$var wire 1 P# s $end
$upscope $end
$scope module not1 $end
$var wire 1 Q# e1 $end
$var wire 1 R# s $end
$upscope $end
$scope module or1 $end
$var wire 1 R" e1 $end
$var wire 1 S# e2 $end
$var wire 1 T# s $end
$upscope $end
$scope module xor1 $end
$var wire 1 A# e1 $end
$var wire 1 R" e2 $end
$var wire 1 U# s $end
$upscope $end
$upscope $end
$scope module not1 $end
$var wire 1 Q" e1 $end
$var wire 1 V# s $end
$upscope $end
$upscope $end
$scope module flip3 $end
$var wire 1 W# a $end
$var wire 1 Q" clk $end
$var wire 1 R" reset $end
$var wire 1 X# s1 $end
$var wire 1 Y# s2 $end
$var wire 4 Z# line [3:0] $end
$var wire 1 [# ignore $end
$scope module basc1 $end
$var wire 1 W# a $end
$var wire 1 Q" clk $end
$var wire 1 R" reset $end
$var wire 1 \# s1 $end
$var wire 1 [# s2 $end
$var wire 8 ]# line [7:0] $end
$scope module and1 $end
$var wire 1 W# e1 $end
$var wire 1 ^# e2 $end
$var wire 1 _# s $end
$upscope $end
$scope module nand1 $end
$var wire 1 W# e1 $end
$var wire 1 Q" e2 $end
$var wire 1 `# s $end
$upscope $end
$scope module nand2 $end
$var wire 1 a# e1 $end
$var wire 1 Q" e2 $end
$var wire 1 b# s $end
$upscope $end
$scope module nand3 $end
$var wire 1 c# e1 $end
$var wire 1 d# e2 $end
$var wire 1 e# s $end
$upscope $end
$scope module nand4 $end
$var wire 1 f# e1 $end
$var wire 1 g# e2 $end
$var wire 1 h# s $end
$upscope $end
$scope module not1 $end
$var wire 1 i# e1 $end
$var wire 1 j# s $end
$upscope $end
$scope module or1 $end
$var wire 1 R" e1 $end
$var wire 1 k# e2 $end
$var wire 1 l# s $end
$upscope $end
$scope module xor1 $end
$var wire 1 W# e1 $end
$var wire 1 R" e2 $end
$var wire 1 m# s $end
$upscope $end
$upscope $end
$scope module basc2 $end
$var wire 1 n# a $end
$var wire 1 o# clk $end
$var wire 1 R" reset $end
$var wire 1 p# s1 $end
$var wire 1 q# s2 $end
$var wire 8 r# line [7:0] $end
$scope module and1 $end
$var wire 1 n# e1 $end
$var wire 1 s# e2 $end
$var wire 1 t# s $end
$upscope $end
$scope module nand1 $end
$var wire 1 n# e1 $end
$var wire 1 o# e2 $end
$var wire 1 u# s $end
$upscope $end
$scope module nand2 $end
$var wire 1 v# e1 $end
$var wire 1 o# e2 $end
$var wire 1 w# s $end
$upscope $end
$scope module nand3 $end
$var wire 1 x# e1 $end
$var wire 1 y# e2 $end
$var wire 1 z# s $end
$upscope $end
$scope module nand4 $end
$var wire 1 {# e1 $end
$var wire 1 |# e2 $end
$var wire 1 }# s $end
$upscope $end
$scope module not1 $end
$var wire 1 ~# e1 $end
$var wire 1 !$ s $end
$upscope $end
$scope module or1 $end
$var wire 1 R" e1 $end
$var wire 1 "$ e2 $end
$var wire 1 #$ s $end
$upscope $end
$scope module xor1 $end
$var wire 1 n# e1 $end
$var wire 1 R" e2 $end
$var wire 1 $$ s $end
$upscope $end
$upscope $end
$scope module not1 $end
$var wire 1 Q" e1 $end
$var wire 1 %$ s $end
$upscope $end
$upscope $end
$scope module nor1 $end
$var wire 1 &$ e1 $end
$var wire 1 '$ e2 $end
$var wire 1 ($ s $end
$upscope $end
$scope module not1 $end
$var wire 1 )$ e1 $end
$var wire 1 *$ s $end
$upscope $end
$scope module or1 $end
$var wire 1 +$ e1 $end
$var wire 1 ,$ e2 $end
$var wire 1 -$ s $end
$upscope $end
$upscope $end
$upscope $end
$scope module basculeD_8bit $end
$var wire 8 .$ a [7:0] $end
$var wire 1 /$ clk $end
$var wire 1 0$ reset $end
$var wire 8 1$ s2 [7:0] $end
$var wire 8 2$ s1 [7:0] $end
$scope module Dlatch0 $end
$var wire 1 3$ a $end
$var wire 1 /$ clk $end
$var wire 1 0$ reset $end
$var wire 1 4$ s1 $end
$var wire 1 5$ s2 $end
$var wire 8 6$ line [7:0] $end
$scope module and1 $end
$var wire 1 3$ e1 $end
$var wire 1 7$ e2 $end
$var wire 1 8$ s $end
$upscope $end
$scope module nand1 $end
$var wire 1 3$ e1 $end
$var wire 1 /$ e2 $end
$var wire 1 9$ s $end
$upscope $end
$scope module nand2 $end
$var wire 1 :$ e1 $end
$var wire 1 /$ e2 $end
$var wire 1 ;$ s $end
$upscope $end
$scope module nand3 $end
$var wire 1 <$ e1 $end
$var wire 1 =$ e2 $end
$var wire 1 >$ s $end
$upscope $end
$scope module nand4 $end
$var wire 1 ?$ e1 $end
$var wire 1 @$ e2 $end
$var wire 1 A$ s $end
$upscope $end
$scope module not1 $end
$var wire 1 B$ e1 $end
$var wire 1 C$ s $end
$upscope $end
$scope module or1 $end
$var wire 1 0$ e1 $end
$var wire 1 D$ e2 $end
$var wire 1 E$ s $end
$upscope $end
$scope module xor1 $end
$var wire 1 3$ e1 $end
$var wire 1 0$ e2 $end
$var wire 1 F$ s $end
$upscope $end
$upscope $end
$scope module Dlatch1 $end
$var wire 1 G$ a $end
$var wire 1 /$ clk $end
$var wire 1 0$ reset $end
$var wire 1 H$ s1 $end
$var wire 1 I$ s2 $end
$var wire 8 J$ line [7:0] $end
$scope module and1 $end
$var wire 1 G$ e1 $end
$var wire 1 K$ e2 $end
$var wire 1 L$ s $end
$upscope $end
$scope module nand1 $end
$var wire 1 G$ e1 $end
$var wire 1 /$ e2 $end
$var wire 1 M$ s $end
$upscope $end
$scope module nand2 $end
$var wire 1 N$ e1 $end
$var wire 1 /$ e2 $end
$var wire 1 O$ s $end
$upscope $end
$scope module nand3 $end
$var wire 1 P$ e1 $end
$var wire 1 Q$ e2 $end
$var wire 1 R$ s $end
$upscope $end
$scope module nand4 $end
$var wire 1 S$ e1 $end
$var wire 1 T$ e2 $end
$var wire 1 U$ s $end
$upscope $end
$scope module not1 $end
$var wire 1 V$ e1 $end
$var wire 1 W$ s $end
$upscope $end
$scope module or1 $end
$var wire 1 0$ e1 $end
$var wire 1 X$ e2 $end
$var wire 1 Y$ s $end
$upscope $end
$scope module xor1 $end
$var wire 1 G$ e1 $end
$var wire 1 0$ e2 $end
$var wire 1 Z$ s $end
$upscope $end
$upscope $end
$scope module Dlatch2 $end
$var wire 1 [$ a $end
$var wire 1 /$ clk $end
$var wire 1 0$ reset $end
$var wire 1 \$ s1 $end
$var wire 1 ]$ s2 $end
$var wire 8 ^$ line [7:0] $end
$scope module and1 $end
$var wire 1 [$ e1 $end
$var wire 1 _$ e2 $end
$var wire 1 `$ s $end
$upscope $end
$scope module nand1 $end
$var wire 1 [$ e1 $end
$var wire 1 /$ e2 $end
$var wire 1 a$ s $end
$upscope $end
$scope module nand2 $end
$var wire 1 b$ e1 $end
$var wire 1 /$ e2 $end
$var wire 1 c$ s $end
$upscope $end
$scope module nand3 $end
$var wire 1 d$ e1 $end
$var wire 1 e$ e2 $end
$var wire 1 f$ s $end
$upscope $end
$scope module nand4 $end
$var wire 1 g$ e1 $end
$var wire 1 h$ e2 $end
$var wire 1 i$ s $end
$upscope $end
$scope module not1 $end
$var wire 1 j$ e1 $end
$var wire 1 k$ s $end
$upscope $end
$scope module or1 $end
$var wire 1 0$ e1 $end
$var wire 1 l$ e2 $end
$var wire 1 m$ s $end
$upscope $end
$scope module xor1 $end
$var wire 1 [$ e1 $end
$var wire 1 0$ e2 $end
$var wire 1 n$ s $end
$upscope $end
$upscope $end
$scope module Dlatch3 $end
$var wire 1 o$ a $end
$var wire 1 /$ clk $end
$var wire 1 0$ reset $end
$var wire 1 p$ s1 $end
$var wire 1 q$ s2 $end
$var wire 8 r$ line [7:0] $end
$scope module and1 $end
$var wire 1 o$ e1 $end
$var wire 1 s$ e2 $end
$var wire 1 t$ s $end
$upscope $end
$scope module nand1 $end
$var wire 1 o$ e1 $end
$var wire 1 /$ e2 $end
$var wire 1 u$ s $end
$upscope $end
$scope module nand2 $end
$var wire 1 v$ e1 $end
$var wire 1 /$ e2 $end
$var wire 1 w$ s $end
$upscope $end
$scope module nand3 $end
$var wire 1 x$ e1 $end
$var wire 1 y$ e2 $end
$var wire 1 z$ s $end
$upscope $end
$scope module nand4 $end
$var wire 1 {$ e1 $end
$var wire 1 |$ e2 $end
$var wire 1 }$ s $end
$upscope $end
$scope module not1 $end
$var wire 1 ~$ e1 $end
$var wire 1 !% s $end
$upscope $end
$scope module or1 $end
$var wire 1 0$ e1 $end
$var wire 1 "% e2 $end
$var wire 1 #% s $end
$upscope $end
$scope module xor1 $end
$var wire 1 o$ e1 $end
$var wire 1 0$ e2 $end
$var wire 1 $% s $end
$upscope $end
$upscope $end
$scope module Dlatch4 $end
$var wire 1 %% a $end
$var wire 1 /$ clk $end
$var wire 1 0$ reset $end
$var wire 1 &% s1 $end
$var wire 1 '% s2 $end
$var wire 8 (% line [7:0] $end
$scope module and1 $end
$var wire 1 %% e1 $end
$var wire 1 )% e2 $end
$var wire 1 *% s $end
$upscope $end
$scope module nand1 $end
$var wire 1 %% e1 $end
$var wire 1 /$ e2 $end
$var wire 1 +% s $end
$upscope $end
$scope module nand2 $end
$var wire 1 ,% e1 $end
$var wire 1 /$ e2 $end
$var wire 1 -% s $end
$upscope $end
$scope module nand3 $end
$var wire 1 .% e1 $end
$var wire 1 /% e2 $end
$var wire 1 0% s $end
$upscope $end
$scope module nand4 $end
$var wire 1 1% e1 $end
$var wire 1 2% e2 $end
$var wire 1 3% s $end
$upscope $end
$scope module not1 $end
$var wire 1 4% e1 $end
$var wire 1 5% s $end
$upscope $end
$scope module or1 $end
$var wire 1 0$ e1 $end
$var wire 1 6% e2 $end
$var wire 1 7% s $end
$upscope $end
$scope module xor1 $end
$var wire 1 %% e1 $end
$var wire 1 0$ e2 $end
$var wire 1 8% s $end
$upscope $end
$upscope $end
$scope module Dlatch5 $end
$var wire 1 9% a $end
$var wire 1 /$ clk $end
$var wire 1 0$ reset $end
$var wire 1 :% s1 $end
$var wire 1 ;% s2 $end
$var wire 8 <% line [7:0] $end
$scope module and1 $end
$var wire 1 9% e1 $end
$var wire 1 =% e2 $end
$var wire 1 >% s $end
$upscope $end
$scope module nand1 $end
$var wire 1 9% e1 $end
$var wire 1 /$ e2 $end
$var wire 1 ?% s $end
$upscope $end
$scope module nand2 $end
$var wire 1 @% e1 $end
$var wire 1 /$ e2 $end
$var wire 1 A% s $end
$upscope $end
$scope module nand3 $end
$var wire 1 B% e1 $end
$var wire 1 C% e2 $end
$var wire 1 D% s $end
$upscope $end
$scope module nand4 $end
$var wire 1 E% e1 $end
$var wire 1 F% e2 $end
$var wire 1 G% s $end
$upscope $end
$scope module not1 $end
$var wire 1 H% e1 $end
$var wire 1 I% s $end
$upscope $end
$scope module or1 $end
$var wire 1 0$ e1 $end
$var wire 1 J% e2 $end
$var wire 1 K% s $end
$upscope $end
$scope module xor1 $end
$var wire 1 9% e1 $end
$var wire 1 0$ e2 $end
$var wire 1 L% s $end
$upscope $end
$upscope $end
$scope module Dlatch6 $end
$var wire 1 M% a $end
$var wire 1 /$ clk $end
$var wire 1 0$ reset $end
$var wire 1 N% s1 $end
$var wire 1 O% s2 $end
$var wire 8 P% line [7:0] $end
$scope module and1 $end
$var wire 1 M% e1 $end
$var wire 1 Q% e2 $end
$var wire 1 R% s $end
$upscope $end
$scope module nand1 $end
$var wire 1 M% e1 $end
$var wire 1 /$ e2 $end
$var wire 1 S% s $end
$upscope $end
$scope module nand2 $end
$var wire 1 T% e1 $end
$var wire 1 /$ e2 $end
$var wire 1 U% s $end
$upscope $end
$scope module nand3 $end
$var wire 1 V% e1 $end
$var wire 1 W% e2 $end
$var wire 1 X% s $end
$upscope $end
$scope module nand4 $end
$var wire 1 Y% e1 $end
$var wire 1 Z% e2 $end
$var wire 1 [% s $end
$upscope $end
$scope module not1 $end
$var wire 1 \% e1 $end
$var wire 1 ]% s $end
$upscope $end
$scope module or1 $end
$var wire 1 0$ e1 $end
$var wire 1 ^% e2 $end
$var wire 1 _% s $end
$upscope $end
$scope module xor1 $end
$var wire 1 M% e1 $end
$var wire 1 0$ e2 $end
$var wire 1 `% s $end
$upscope $end
$upscope $end
$scope module Dlatch7 $end
$var wire 1 a% a $end
$var wire 1 /$ clk $end
$var wire 1 0$ reset $end
$var wire 1 b% s1 $end
$var wire 1 c% s2 $end
$var wire 8 d% line [7:0] $end
$scope module and1 $end
$var wire 1 a% e1 $end
$var wire 1 e% e2 $end
$var wire 1 f% s $end
$upscope $end
$scope module nand1 $end
$var wire 1 a% e1 $end
$var wire 1 /$ e2 $end
$var wire 1 g% s $end
$upscope $end
$scope module nand2 $end
$var wire 1 h% e1 $end
$var wire 1 /$ e2 $end
$var wire 1 i% s $end
$upscope $end
$scope module nand3 $end
$var wire 1 j% e1 $end
$var wire 1 k% e2 $end
$var wire 1 l% s $end
$upscope $end
$scope module nand4 $end
$var wire 1 m% e1 $end
$var wire 1 n% e2 $end
$var wire 1 o% s $end
$upscope $end
$scope module not1 $end
$var wire 1 p% e1 $end
$var wire 1 q% s $end
$upscope $end
$scope module or1 $end
$var wire 1 0$ e1 $end
$var wire 1 r% e2 $end
$var wire 1 s% s $end
$upscope $end
$scope module xor1 $end
$var wire 1 a% e1 $end
$var wire 1 0$ e2 $end
$var wire 1 t% s $end
$upscope $end
$upscope $end
$upscope $end
$scope module gate_and3 $end
$var wire 1 u% a $end
$var wire 1 v% b $end
$var wire 1 w% c $end
$var wire 1 x% s $end
$upscope $end
$scope module gate_and4 $end
$var wire 1 y% a $end
$var wire 1 z% b $end
$var wire 1 {% c $end
$var wire 1 |% d $end
$var wire 1 }% s $end
$upscope $end
$scope module gate_and5 $end
$var wire 1 ~% a $end
$var wire 1 !& b $end
$var wire 1 "& c $end
$var wire 1 #& d $end
$var wire 1 $& e $end
$var wire 1 %& s $end
$upscope $end
$scope module gate_and8 $end
$var wire 8 && e1 [7:0] $end
$var wire 8 '& e2 [7:0] $end
$var wire 8 (& s [7:0] $end
$upscope $end
$scope module gate_nand8 $end
$var wire 8 )& e1 [7:0] $end
$var wire 8 *& e2 [7:0] $end
$var wire 8 +& s [7:0] $end
$upscope $end
$scope module gate_nor8 $end
$var wire 8 ,& e1 [7:0] $end
$var wire 8 -& e2 [7:0] $end
$var wire 8 .& s [7:0] $end
$upscope $end
$scope module gate_not8 $end
$var wire 8 /& e1 [7:0] $end
$var wire 8 0& s [7:0] $end
$upscope $end
$scope module gate_or4 $end
$var wire 1 1& a $end
$var wire 1 2& b $end
$var wire 1 3& c $end
$var wire 1 4& d $end
$var wire 1 5& s $end
$upscope $end
$scope module gate_or8 $end
$var wire 8 6& e1 [7:0] $end
$var wire 8 7& e2 [7:0] $end
$var wire 8 8& s [7:0] $end
$upscope $end
$scope module gate_xor8 $end
$var wire 8 9& e1 [7:0] $end
$var wire 8 :& e2 [7:0] $end
$var wire 8 ;& s [7:0] $end
$upscope $end
$scope module multigate_and8 $end
$var wire 8 <& bus [7:0] $end
$var wire 1 =& s $end
$upscope $end
$scope module multigate_nand3 $end
$var wire 1 >& in1 $end
$var wire 1 ?& in2 $end
$var wire 1 @& in3 $end
$var wire 1 A& out $end
$var wire 2 B& line [1:0] $end
$scope module nand0 $end
$var wire 1 >& e1 $end
$var wire 1 ?& e2 $end
$var wire 1 C& s $end
$upscope $end
$scope module nand1 $end
$var wire 1 ?& e1 $end
$var wire 1 @& e2 $end
$var wire 1 D& s $end
$upscope $end
$scope module or0 $end
$var wire 1 E& e1 $end
$var wire 1 F& e2 $end
$var wire 1 A& s $end
$upscope $end
$upscope $end
$scope module multigate_or16 $end
$var wire 16 G& bus [15:0] $end
$var wire 1 H& s $end
$upscope $end
$scope module multigate_or8 $end
$var wire 8 I& bus [7:0] $end
$var wire 1 J& s $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xJ&
bz I&
xH&
bz G&
xF&
xE&
xD&
xC&
bx B&
xA&
z@&
z?&
z>&
x=&
bz <&
bx ;&
bz :&
bz 9&
bx 8&
bz 7&
bz 6&
x5&
z4&
z3&
z2&
z1&
bz 0&
bz /&
bx .&
bz -&
bz ,&
bx +&
bz *&
bz )&
bx (&
bz '&
bz &&
x%&
z$&
z#&
z"&
z!&
z~%
x}%
z|%
z{%
zz%
zy%
xx%
zw%
zv%
zu%
xt%
xs%
xr%
xq%
xp%
xo%
xn%
xm%
xl%
xk%
xj%
xi%
xh%
xg%
xf%
xe%
bx d%
xc%
xb%
za%
x`%
x_%
x^%
x]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
bx P%
xO%
xN%
zM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
bx <%
x;%
x:%
z9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
bx (%
x'%
x&%
z%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
bx r$
xq$
xp$
zo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
bx ^$
x]$
x\$
z[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
bx J$
xI$
xH$
zG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
bx 6$
x5$
x4$
z3$
bx 2$
bx 1$
z0$
z/$
bz .$
1-$
1,$
0+$
1*$
0)$
1($
0'$
0&$
0%$
1$$
1#$
1"$
1!$
0~#
1}#
0|#
1{#
0z#
1y#
1x#
1w#
1v#
1u#
0t#
1s#
b10110111 r#
1q#
0p#
0o#
0n#
1m#
1l#
1k#
1j#
0i#
1h#
0g#
0f#
0e#
1d#
1c#
0b#
1a#
1`#
0_#
1^#
b10110011 ]#
0\#
1[#
b1000 Z#
1Y#
0X#
0W#
0V#
1U#
1T#
1S#
1R#
0Q#
1P#
0O#
1N#
0M#
1L#
1K#
1J#
1I#
1H#
0G#
1F#
b10110111 E#
1D#
0C#
0B#
0A#
1@#
1?#
1>#
1=#
0<#
1;#
0:#
09#
08#
17#
16#
05#
14#
13#
02#
11#
b10110011 0#
0/#
1.#
b1000 -#
1,#
0+#
0*#
0)#
1(#
1'#
1&#
1%#
0$#
1##
0"#
1!#
0~"
1}"
1|"
1{"
1z"
1y"
0x"
1w"
b10110111 v"
1u"
0t"
0s"
0r"
1q"
1p"
1o"
1n"
0m"
1l"
0k"
0j"
0i"
1h"
1g"
0f"
1e"
1d"
0c"
1b"
b10110011 a"
0`"
1_"
b1000 ^"
1]"
0\"
0["
1Z"
1Y"
1X"
0W"
1V"
b0 U"
b111 T"
b11100001 S"
1R"
1Q"
0P"
b0 O"
zN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
bx ="
x<"
x;"
z:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
bx ("
x'"
x&"
bxzx %"
x$"
x#"
z""
z!"
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
bx n
xm
xl
zk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
bx Y
xX
xW
bxzx V
xU
xT
zS
zR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
bx A
x@
x?
z>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
bx ,
x+
x*
bxzx )
x(
x'
z&
bx %
bx $
z#
bz "
z!
$end
#5
0e"
0n"
1m"
1c"
0!#
0N#
0{#
0{"
0J#
0w#
1j"
19#
1f#
1["
1b"
0w"
01#
0F#
0^#
0s#
1f"
1s"
15#
1B#
1b#
1o#
b11100011 S"
1W"
b11110101 a"
1q"
b10010011 v"
0(#
b10010111 0#
0@#
b10010011 E#
0U#
b10010111 ]#
0m#
b10010011 r#
0$$
b1010 ^"
1)#
b1010 -#
1V#
b1010 Z#
1%$
1P"
0R"
0Q"
#20
0z"
0%#
1$#
1x"
0h"
1w"
0_"
0p"
1(#
0o"
1r"
0l"
1`"
1k"
1i"
1!#
1N#
1{#
b11110101 v"
1{"
b10010111 E#
1J#
b10010111 r#
1w#
0g"
09#
0f#
b1101100 a"
0d"
0s"
b10010011 0#
05#
0B#
b10010011 ]#
0b#
0o#
b1001 ^"
0)#
b1000 -#
0V#
b1000 Z#
0%$
1Q"
#40
1e"
1n"
0m"
0b"
0c"
0q"
0["
0W"
0V"
0-$
04#
0,$
0=#
0Z"
1<#
0X"
12#
0($
11#
b110 T"
0]"
b1 O"
b1 U"
1@#
0}"
1&$
1*#
0u"
0'#
b1000100 S"
1\"
0&#
0##
1t"
1"#
1~"
0|"
0N#
0{#
b1101100 v"
0y"
b10010011 E#
0J#
b10010011 r#
0w#
1g"
19#
1f#
b1111 a"
1d"
1s"
b11110101 0#
15#
1B#
b10010111 ]#
1b#
1o#
b111 ^"
1)#
b1010 -#
1V#
b1010 Z#
1%$
0Q"
#60
1z"
1%#
0$#
0w"
0x"
0(#
0I#
0r"
0R#
0`"
1Q#
0k"
1G#
07#
0i"
1F#
0.#
0?#
1U#
0>#
1h"
1A#
0;#
1_"
1p"
1/#
1o"
1:#
1l"
1|"
18#
1N#
1{#
b1111 v"
1y"
b11110101 E#
1J#
b10010111 r#
1w#
0j"
06#
0f#
b10010011 a"
0f"
0s"
b1101100 0#
03#
0B#
b10010011 ]#
0b#
0o#
b100 ^"
0)#
b1001 -#
0V#
b1000 Z#
0%$
1Q"
#80
14#
1=#
0<#
01#
02#
0@#
0a#
0&$
0*#
0j#
0\"
1i#
1_#
0t"
1^#
0,#
0"#
b10 O"
b10 U"
1m#
0L#
0~"
1'$
1W#
0D#
0T#
b101 T"
1]"
b1001000 S"
1+#
0S#
1}"
0P#
1u"
1'#
1C#
1&#
1O#
1##
1M#
0!#
0K#
0{#
b10010011 v"
0{"
b1101100 E#
0H#
b10010011 r#
0w#
1j"
16#
1f#
b10010111 a"
1f"
1s"
b1111 0#
13#
1B#
b11110101 ]#
1b#
1o#
b1010 ^"
1)#
b111 -#
1V#
b1010 Z#
1%$
0Q"
#100
1I#
1R#
0Q#
0F#
0G#
0U#
0v#
0A#
0!$
0/#
1~#
0:#
1t#
0d#
08#
1s#
0[#
0l#
1$$
0k#
17#
1n#
0h#
1.#
1?#
1\#
1>#
1g#
1!#
1;#
1K#
1e#
1{#
b10010111 v"
1{"
b1111 E#
1H#
b11110101 r#
1w#
0j"
09#
0c#
b10010011 a"
0f"
0s"
b10010011 0#
05#
0B#
b1101100 ]#
0`#
0o#
b1000 ^"
0)#
b100 -#
0V#
b1001 Z#
0%$
1Q"
#120
0e"
1a#
0n"
1X"
1j#
1m"
1($
0i#
0^#
1c"
0_#
0m#
1b"
0'$
0W#
1q"
0+#
1["
1W"
0C#
0Y"
1V"
0Y#
0O#
b100 O"
b100 U"
0*$
1-$
0y#
0M#
1)$
1+$
0q#
0#$
b11 T"
1,#
b110011 S"
1X#
0"$
1L#
0}#
1D#
1T#
1p#
1S#
1|#
1P#
1z#
0!#
0N#
0x#
b10010011 v"
0{"
b10010011 E#
0J#
b1101100 r#
0u#
1j"
19#
1c#
b11110101 a"
1f"
1s"
b10010111 0#
15#
1B#
b1111 ]#
1`#
1o#
b1010 ^"
1)#
b1010 -#
1V#
b111 Z#
1%$
0Q"
#140
1v#
1!$
0~#
0s#
0z"
0t#
0$$
0%#
0n#
1$#
0\#
1x"
0h"
0g#
1w"
0_"
0p"
0e#
1(#
0o"
1r"
0l"
1d#
1`"
1[#
1l#
1k"
1k#
1i"
1!#
1N#
1h#
1x#
b11110101 v"
1{"
b10010111 E#
1J#
b1111 r#
1u#
0g"
09#
0f#
b1101100 a"
0d"
0s"
b10010011 0#
05#
0B#
b10010011 ]#
0b#
0o#
b1001 ^"
0)#
b1000 -#
0V#
b100 Z#
0%$
1Q"
