[2025-09-16 19:31:25] START suite=gap trace=429.mcf-51B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/429.mcf-51B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 4850641 heartbeat IPC: 2.062 cumulative IPC: 2.062 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 7700537 heartbeat IPC: 3.509 cumulative IPC: 2.597 (Simulation time: 00 hr 01 min 45 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 7700537 cumulative IPC: 2.597 (Simulation time: 00 hr 01 min 45 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 7700537 cumulative IPC: 2.597 (Simulation time: 00 hr 01 min 45 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 59101640 heartbeat IPC: 0.1945 cumulative IPC: 0.1945 (Simulation time: 00 hr 06 min 51 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 103333110 heartbeat IPC: 0.2261 cumulative IPC: 0.2091 (Simulation time: 00 hr 11 min 05 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 161182101 heartbeat IPC: 0.1729 cumulative IPC: 0.1955 (Simulation time: 00 hr 15 min 08 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 210366224 heartbeat IPC: 0.2033 cumulative IPC: 0.1974 (Simulation time: 00 hr 18 min 23 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 259232039 heartbeat IPC: 0.2046 cumulative IPC: 0.1988 (Simulation time: 00 hr 21 min 46 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 310707993 heartbeat IPC: 0.1943 cumulative IPC: 0.198 (Simulation time: 00 hr 25 min 22 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 359826845 heartbeat IPC: 0.2036 cumulative IPC: 0.1988 (Simulation time: 00 hr 27 min 50 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 411993673 heartbeat IPC: 0.1917 cumulative IPC: 0.1979 (Simulation time: 00 hr 30 min 52 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 467834260 heartbeat IPC: 0.1791 cumulative IPC: 0.1956 (Simulation time: 00 hr 33 min 43 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 511832413 cumulative IPC: 0.1954 (Simulation time: 00 hr 36 min 18 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 511832413 cumulative IPC: 0.1954 (Simulation time: 00 hr 36 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/429.mcf-51B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.1954 instructions: 100000000 cycles: 511832413
CPU 0 Branch Prediction Accuracy: 85.65% MPKI: 34.58 Average ROB Occupancy at Mispredict: 31.02
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.7308
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 33.85
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 5318669
LQ_STALL: 2013912
SQ_STALL: 13521


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 214.35176
REPLAY_LOAD: 108.02653
NON_REPLAY_LOAD: 26.624046

== Total ==
ADDR_TRANS: 779383
REPLAY_LOAD: 505024
NON_REPLAY_LOAD: 4034262

== Counts ==
ADDR_TRANS: 3636
REPLAY_LOAD: 4675
NON_REPLAY_LOAD: 151527

cpu0->cpu0_STLB TOTAL        ACCESS:    7995045 HIT:    6918375 MISS:    1076670 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    7995045 HIT:    6918375 MISS:    1076670 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 241.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   14973323 HIT:    6020994 MISS:    8952329 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    9878083 HIT:    3180497 MISS:    6697586 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     320412 HIT:     167795 MISS:     152617 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    2460900 HIT:    2460762 MISS:        138 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:    2313928 HIT:     211940 MISS:    2101988 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 109.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2611554 HIT:    2611554 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    2611554 HIT:    2611554 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   33754049 HIT:   18387129 MISS:   15366920 MSHR_MERGE:    2854440
cpu0->cpu0_L1D LOAD         ACCESS:   26415880 HIT:   13935393 MISS:   12480487 MSHR_MERGE:    2602353
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4855501 HIT:    4304266 MISS:     551235 MSHR_MERGE:     230817
cpu0->cpu0_L1D TRANSLATION  ACCESS:    2482668 HIT:     147470 MISS:    2335198 MSHR_MERGE:      21270
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 86.6 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2049782 HIT:    2049782 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    2049782 HIT:    2049782 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   30991854 HIT:   19586671 MISS:   11405183 MSHR_MERGE:    3410138
cpu0->cpu0_DTLB LOAD         ACCESS:   30991854 HIT:   19586671 MISS:   11405183 MSHR_MERGE:    3410138
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 37.13 cycles
cpu0->LLC TOTAL        ACCESS:   10536158 HIT:    3078145 MISS:    7458013 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    6697585 HIT:    1021811 MISS:    5675774 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     152617 HIT:      28744 MISS:     123873 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:    1583968 HIT:    1571011 MISS:      12957 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:    2101988 HIT:     456579 MISS:    1645409 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 113.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6574
  ROW_BUFFER_MISS:    7437977
  AVG DBUS CONGESTED CYCLE: 4.016
Channel 0 WQ ROW_BUFFER_HIT:     340953
  ROW_BUFFER_MISS:    1179779
  FULL:          0
Channel 0 REFRESHES ISSUED:      42653

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1325395      2519176       885908      3516480
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         2498        18581        34221       263661
  STLB miss resolved @ L2C                0         1654        16458        16831       325001
  STLB miss resolved @ LLC                0         1282        18799        36865       538657
  STLB miss resolved @ MEM                0        10157       152894       378476      1599716

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 20:07:43] END   suite=gap trace=429.mcf-51B (rc=0)
