# SimVision Command Script (Thu Feb 06 12:56:18 PM EST 2020)
#
# Version 15.20.s030
#
# You can restore this configuration with:
#
#      irun -v200x -input full_chip.tcl -delay_trigger +acc -access +rwc -linedebug /package/asicfab/RAM/cypress_ram_sim/include/package_timing.vhd /package/asicfab/RAM/cypress_ram_sim/include/package_utility.vhd /package/asicfab/RAM/cypress_ram_sim/include/print_str.vhd /local/scratch/a/socet02/SoCET_Public/top_level/tb_top_chip.sv /package/asicfab/MITLL_90_Dec2019/MITLL90_STDLIB_8T/2019.12.20/MITLL90_STDLIB_8T.v /local/scratch/a/socet02/SoCET_Public/fixed_io/MITLL90_IOPads_5_1_1.v /local/scratch/a/socet02/SoCET_Public/apb/polymorphic_crc/src/dig_poly_NAND_NOR2x_1.sv /local/scratch/a/socet02/SoCET_Public/apb/polymorphic_crc/src/dig_poly_XOR_BUF2_x1.sv /local/scratch/a/socet02/SoCET_Public/apb/polymorphic_crc/src/sim_NAND_NOR.sv /local/scratch/a/socet02/SoCET_Public/apb/polymorphic_crc/src/sim_wrapper_NAND_NOR.sv /local/scratch/a/socet02/SoCET_Public/apb/polymorphic_crc/src/sim_wrapper_XOR_BUF.sv /local/scratch/a/socet02/SoCET_Public/apb/polymorphic_crc/src/sim_XOR_BUF.sv /local/scratch/a/socet02/SoCET_Public/design_flow_scripts/PnR_x05/PnR_top_chip_4/top_chip.nopower.v /local/scratch/a/socet02/SoCET_Public/sram_controller/src/offchip_sram_simulator.sv /package/asicfab/RAM/cypress_ram_sim/src/cy7c1049bn.vhd -incdir /local/scratch/a/socet02/SoCET_Public/sram_controller/include/ -incdir /package/asicfab/RAM/cypress_ram_sim/include/ -input /local/scratch/a/socet02/SoCET_Public/full_chip.tcl
#


#
# Preferences
#
preferences set toolbar-Standard-WatchWindow {
  usual
  shown 0
}
preferences set plugin-enable-svdatabrowser-new 1
preferences set toolbar-SimControl-WaveWindow {
  usual
  position -anchor e
}
preferences set cursorctl-dont-show-sync-warning 1
preferences set toolbar-Windows-WatchWindow {
  usual
  shown 0
}
preferences set toolbar-Standard-Console {
  usual
  position -pos 1
}
preferences set toolbar-Search-Console {
  usual
  position -pos 2
}
preferences set toolbar-txe_waveform_toggle-WaveWindow {
  usual
  position -pos 1
}
preferences set plugin-enable-groupscope 0
preferences set plugin-enable-interleaveandcompare 0
preferences set plugin-enable-waveformfrequencyplot 0
preferences set toolbar-SimControl-WatchWindow {
  usual
  shown 0
}
preferences set toolbar-Windows-WaveWindow {
  usual
  position -pos 2
}
preferences set whats-new-dont-show-at-startup 1
preferences set toolbar-TimeSearch-WatchWindow {
  usual
  shown 0
}
preferences set toolbar-Standard-WaveWindow {
  usual
  position -pos 1
}
preferences set toolbar-sendToIndago-WaveWindow {
  usual
  position -pos 1
}

#
# Simulator
#
database require simulator -hints {
	simulator "irun -v200x -gui -input full_chip.tcl -delay_trigger +acc -access +rwc -linedebug /package/asicfab/RAM/cypress_ram_sim/include/package_timing.vhd /package/asicfab/RAM/cypress_ram_sim/include/package_utility.vhd /package/asicfab/RAM/cypress_ram_sim/include/print_str.vhd /local/scratch/a/socet02/SoCET_Public/top_level/tb_top_chip.sv /package/asicfab/MITLL_90_Dec2019/MITLL90_STDLIB_8T/2019.12.20/MITLL90_STDLIB_8T.v /local/scratch/a/socet02/SoCET_Public/fixed_io/MITLL90_IOPads_5_1_1.v /local/scratch/a/socet02/SoCET_Public/apb/polymorphic_crc/src/dig_poly_NAND_NOR2x_1.sv /local/scratch/a/socet02/SoCET_Public/apb/polymorphic_crc/src/dig_poly_XOR_BUF2_x1.sv /local/scratch/a/socet02/SoCET_Public/apb/polymorphic_crc/src/sim_NAND_NOR.sv /local/scratch/a/socet02/SoCET_Public/apb/polymorphic_crc/src/sim_wrapper_NAND_NOR.sv /local/scratch/a/socet02/SoCET_Public/apb/polymorphic_crc/src/sim_wrapper_XOR_BUF.sv /local/scratch/a/socet02/SoCET_Public/apb/polymorphic_crc/src/sim_XOR_BUF.sv /local/scratch/a/socet02/SoCET_Public/design_flow_scripts/PnR_x05/PnR_top_chip_4/top_chip.nopower.v /local/scratch/a/socet02/SoCET_Public/sram_controller/src/offchip_sram_simulator.sv /package/asicfab/RAM/cypress_ram_sim/src/cy7c1049bn.vhd -incdir /local/scratch/a/socet02/SoCET_Public/sram_controller/include/ -incdir /package/asicfab/RAM/cypress_ram_sim/include/ -input full_chip.tcl"
}

#
# Mnemonic Maps
#
mmap new -reuse -name {Boolean as Logic} -radix %b -contents {{%c=FALSE -edgepriority 1 -shape low}
{%c=TRUE -edgepriority 1 -shape high}}
mmap new -reuse -name {Example Map} -radix %x -contents {{%b=11???? -bgcolor orange -label REG:%x -linecolor yellow -shape bus}
{%x=1F -bgcolor red -label ERROR -linecolor white -shape EVENT}
{%x=2C -bgcolor red -label ERROR -linecolor white -shape EVENT}
{%x=* -label %x -linecolor gray -shape bus}}

#
# Design Browser windows
#
if {[catch {window new WatchList -name "Design Browser 1" -geometry 1151x898+739+39}] != ""} {
    window geometry "Design Browser 1" 1151x898+739+39
}
window target "Design Browser 1" on
browser using {Design Browser 1}
browser set -scope [subst  {simulator::[format {tb_top_chip}]} ]
browser set \
    -signalsort name
browser yview see [subst  {simulator::[format {tb_top_chip}]} ]
browser timecontrol set -lock 0

#
# Waveform windows
#
if {[catch {window new WaveWindow -name "Waveform 1" -geometry 1920x981+0+24}] != ""} {
    window geometry "Waveform 1" 1920x981+0+24
}
window target "Waveform 1" on
waveform using {Waveform 1}
waveform sidebar visibility partial
waveform set \
    -primarycursor TimeA \
    -signalnames name \
    -signalwidth 175 \
    -units ps \
    -valuewidth 75
waveform baseline set -time 0

set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.aftx05.asyncrst_n_pad}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.aftx05.clk_pad}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.aftx05.gpio_pad[7:0]}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.aftx05.mem_data_pad[31:0]}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.aftx05.offchip_sramif_external_addr_pad[18:0]}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.aftx05.tx_pad}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.aftx05.rx_pad}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.gpio0_sel_out[7:0]}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.gpio_data[7:0]}]}
	} ]]
set id [waveform add -cdivider divider]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.aftx05.bASIC.corewrap_RISCVBusiness.execute_stage_i.\fetch_ex_if_fetch_ex_reg[pc] [31:0]}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.aftx05.bASIC.corewrap_RISCVBusiness.execute_stage_i.\fetch_ex_if_fetch_ex_reg[pc4] [31:0]}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.aftx05.bASIC.corewrap_RISCVBusiness.execute_stage_i.\fetch_ex_if_fetch_ex_reg[instr] [31:0]}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.aftx05.bASIC.corewrap_RISCVBusiness.execute_stage_i.cu.cu_if_branch}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.aftx05.bASIC.corewrap_RISCVBusiness.execute_stage_i.cu.cu_if_jump}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.aftx05.bASIC.corewrap_RISCVBusiness.execute_stage_i.cu.cu_if_dren}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.aftx05.bASIC.corewrap_RISCVBusiness.execute_stage_i.cu.cu_if_dwen}]}
	} ]]
set id [waveform add -cdivider divider]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.cypress_srams.genblk1[0].cypress_ram0:A}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.cypress_srams.genblk1[0].cypress_ram0:CE_b}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.cypress_srams.genblk1[0].cypress_ram0:OE_b}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.cypress_srams.genblk1[0].cypress_ram0:WE_b}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.cypress_srams.genblk1[1].cypress_ram0:WE_b}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.cypress_srams.genblk1[2].cypress_ram0:WE_b}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.cypress_srams.genblk1[3].cypress_ram0:WE_b}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.cypress_srams.genblk1[0].cypress_ram0:DQ}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.cypress_srams.genblk1[1].cypress_ram0:DQ}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.cypress_srams.genblk1[2].cypress_ram0:DQ}]}
	} ]]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.cypress_srams.genblk1[3].cypress_ram0:DQ}]}
	} ]]
set id [waveform add -cdivider divider]
set id [waveform add -signals [subst  {
	{simulator::[format {tb_top_chip.offchip_sramif_external_bidir[31:0]}]}
	} ]]
waveform hierarchy collapse $id

waveform xview limits 0 141640000ps

#
# Waveform Window Links
#

#
# Console windows
#
console set -windowname Console
window geometry Console 730x250+250+555

#
# Layout selection
#

