V3 51
FL /home/ekorletey/first_example2/control_unit.vhd 2022/10/31.06:39:12 P.20131013
FL /home/ekorletey/first_example2/D0_flipflop.vhd 2022/10/26.04:51:09 P.20131013
FL /home/ekorletey/first_example2/D1_flipflop.vhd 2022/10/26.04:51:18 P.20131013
FL /home/ekorletey/first_example2/D_flipflop.vhd 2022/10/26.04:50:56 P.20131013
FL /home/ekorletey/first_example2/Processor.vhd 2022/11/04.06:19:47 P.20131013
FL /home/ekorletey/Processor/first_example2/addition.vhd 2022/10/25.00:09:06 P.20131013
EN work/addition 1669137801 \
      FL /home/ekorletey/Processor/first_example2/addition.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/addition/Behavioral 1669137802 \
      FL /home/ekorletey/Processor/first_example2/addition.vhd EN work/addition 1669137801
FL /home/ekorletey/Processor/first_example2/control_unit.vhd 2022/10/31.06:39:12 P.20131013
EN work/control_unit 1669038940 \
      FL /home/ekorletey/Processor/first_example2/control_unit.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/control_unit/Behavioral 1669038941 \
      FL /home/ekorletey/Processor/first_example2/control_unit.vhd \
      EN work/control_unit 1669038940 CP D_flipflop CP D0_flipflop CP D1_flipflop
FL /home/ekorletey/Processor/first_example2/CU.vhd 2022/11/21.09:28:58 P.20131013
EN work/CU 1669137803 FL /home/ekorletey/Processor/first_example2/CU.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/CU/Behavioral 1669137804 \
      FL /home/ekorletey/Processor/first_example2/CU.vhd EN work/CU 1669137803
FL /home/ekorletey/Processor/first_example2/D0_flipflop.vhd 2022/10/26.04:51:09 P.20131013
EN work/D0_flipflop 1669038936 \
      FL /home/ekorletey/Processor/first_example2/D0_flipflop.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/D0_flipflop/Behavioral 1669038937 \
      FL /home/ekorletey/Processor/first_example2/D0_flipflop.vhd \
      EN work/D0_flipflop 1669038936
FL /home/ekorletey/Processor/first_example2/D1_flipflop.vhd 2022/10/26.04:51:18 P.20131013
EN work/D1_flipflop 1669038938 \
      FL /home/ekorletey/Processor/first_example2/D1_flipflop.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/D1_flipflop/Behavioral 1669038939 \
      FL /home/ekorletey/Processor/first_example2/D1_flipflop.vhd \
      EN work/D1_flipflop 1669038938
FL /home/ekorletey/Processor/first_example2/D_flipflop.vhd 2022/10/26.04:50:56 P.20131013
EN work/D_flipflop 1669038934 \
      FL /home/ekorletey/Processor/first_example2/D_flipflop.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/D_flipflop/Behavioral 1669038935 \
      FL /home/ekorletey/Processor/first_example2/D_flipflop.vhd \
      EN work/D_flipflop 1669038934
FL /home/ekorletey/Processor/first_example2/Example1.vhd 2022/11/21.08:40:38 P.20131013
EN work/Example1 1669137805 \
      FL /home/ekorletey/Processor/first_example2/Example1.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177
AR work/Example1/Behavioral 1669137806 \
      FL /home/ekorletey/Processor/first_example2/Example1.vhd EN work/Example1 1669137805 \
      CP sum CP NREG CP addition
FL /home/ekorletey/Processor/first_example2/N.vhd 2022/11/21.08:15:09 P.20131013
EN work/NREG 1669137799 FL /home/ekorletey/Processor/first_example2/N.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/NREG/Behavioral 1669137800 \
      FL /home/ekorletey/Processor/first_example2/N.vhd EN work/NREG 1669137799
FL /home/ekorletey/Processor/first_example2/Processor.vhd 2022/11/04.06:19:47 P.20131013
EN work/Processor 1669038942 \
      FL /home/ekorletey/Processor/first_example2/Processor.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/Processor/Behavioral 1669038943 \
      FL /home/ekorletey/Processor/first_example2/Processor.vhd EN work/Processor 1669038942 \
      CP control_unit CP Example1
FL /home/ekorletey/Processor/first_example2/sum.vhd 2022/11/21.07:35:44 P.20131013
EN work/sum 1669137797 FL /home/ekorletey/Processor/first_example2/sum.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/sum/Behavioral 1669137798 \
      FL /home/ekorletey/Processor/first_example2/sum.vhd EN work/sum 1669137797
FL /home/ekorletey/Processor/first_example2/TOP.vhd 2022/11/22.09:23:11 P.20131013
EN work/TOP 1669137807 FL /home/ekorletey/Processor/first_example2/TOP.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/TOP/Structural 1669137808 \
      FL /home/ekorletey/Processor/first_example2/TOP.vhd EN work/TOP 1669137807 \
      CP CU CP Example1
FL "/home/ekorletey/VHDL examples/first_presentation/addition.vhd" 2022/10/26.03:49:31 P.20131013
FL "/home/ekorletey/VHDL examples/first_presentation/Example1.vhd" 2022/10/24.23:54:01 P.20131013
FL "/home/ekorletey/VHDL examples/first_presentation/N.vhd" 2022/10/24.22:27:33 P.20131013
FL "/home/ekorletey/VHDL examples/first_presentation/sum.vhd" 2022/10/24.21:56:55 P.20131013
