
---------- Begin Simulation Statistics ----------
final_tick                               892635845000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95141                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739560                       # Number of bytes of host memory used
host_op_rate                                    95448                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10705.27                       # Real time elapsed on the host
host_tick_rate                               83382805                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018515275                       # Number of instructions simulated
sim_ops                                    1021796894                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.892636                       # Number of seconds simulated
sim_ticks                                892635845000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.793639                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              116928995                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           134720697                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8670162                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        186938388                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15577154                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15716676                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          139522                       # Number of indirect misses.
system.cpu0.branchPred.lookups              237100471                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1666075                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819872                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5792728                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221014622                       # Number of branches committed
system.cpu0.commit.bw_lim_events             27371051                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466150                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       54817681                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892403594                       # Number of instructions committed
system.cpu0.commit.committedOps             893225678                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1599976948                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.558274                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.339237                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1173324029     73.33%     73.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    250526048     15.66%     88.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     63205193      3.95%     92.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     62358447      3.90%     96.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14015999      0.88%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4388066      0.27%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1275636      0.08%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3512479      0.22%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     27371051      1.71%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1599976948                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341013                       # Number of function calls committed.
system.cpu0.commit.int_insts                863513917                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412418                       # Number of loads committed
system.cpu0.commit.membars                    1641838                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641844      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491116959     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232282     31.49%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109760814     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893225678                       # Class of committed instruction
system.cpu0.commit.refs                     390993124                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892403594                       # Number of Instructions Simulated
system.cpu0.committedOps                    893225678                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.967889                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.967889                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            205705225                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2882718                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           115748920                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             962876793                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               729669775                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                666737010                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5803068                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7840087                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3086210                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  237100471                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                171789806                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    883415724                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2606254                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     981901652                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           89                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17361032                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135011                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         718904826                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         132506149                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.559121                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1611001288                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.611255                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.903304                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               918559148     57.02%     57.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               516214397     32.04%     89.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                91995826      5.71%     94.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                67394361      4.18%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9121803      0.57%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3802533      0.24%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  575922      0.04%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3309786      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   27512      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1611001288                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      145150231                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5831797                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226529960                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.526926                       # Inst execution rate
system.cpu0.iew.exec_refs                   408631099                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 112647607                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              160029671                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            301959569                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2020740                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1679728                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           116921498                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          948028844                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            295983492                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5312270                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            925361950                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                792219                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             12152076                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5803068                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13841504                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        73351                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        17442515                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        14852                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10971                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3625858                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     21547151                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6340792                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10971                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       752695                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5079102                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                378777374                       # num instructions consuming a value
system.cpu0.iew.wb_count                    917357389                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.895678                       # average fanout of values written-back
system.cpu0.iew.wb_producers                339262493                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.522368                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     917405816                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1128527851                       # number of integer regfile reads
system.cpu0.int_regfile_writes              585816230                       # number of integer regfile writes
system.cpu0.ipc                              0.508159                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.508159                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643344      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            507221853     54.50%     54.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7841327      0.84%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639168      0.18%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           299022189     32.13%     87.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113306290     12.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             930674221                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1195058                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001284                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 174316     14.59%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     14.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                901444     75.43%     90.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               119296      9.98%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             930225883                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3473610676                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    917357339                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1002841815                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 941976207                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                930674221                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6052637                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       54803162                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            65991                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3586487                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     31803942                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1611001288                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.577699                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.809388                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          934487969     58.01%     58.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          480472434     29.82%     87.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          151558322      9.41%     97.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           34255051      2.13%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8178912      0.51%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1096525      0.07%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             622425      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             250033      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              79617      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1611001288                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.529951                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19159770                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3378709                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           301959569                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          116921498                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1518                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1756151519                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    29121013                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              178111632                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569159520                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3947311                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               736696558                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12232639                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5974                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1166080932                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             956237260                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          613008383                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                661921640                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11382351                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5803068                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             28341765                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                43848858                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1166080888                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        126625                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4604                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10660984                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4555                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2520630081                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1907117138                       # The number of ROB writes
system.cpu0.timesIdled                       24876927                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1485                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.356675                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8432207                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9652619                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1591021                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         12356109                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            249175                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         317483                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           68308                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14620777                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        25253                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819631                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1384382                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10299993                       # Number of branches committed
system.cpu1.commit.bw_lim_events               628862                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459582                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       10195311                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41845895                       # Number of instructions committed
system.cpu1.commit.committedOps              42665718                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    236650078                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.180290                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.769693                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    217103902     91.74%     91.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9543016      4.03%     95.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3857182      1.63%     97.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3740244      1.58%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       697367      0.29%     99.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       208099      0.09%     99.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       773095      0.33%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        98311      0.04%     99.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       628862      0.27%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    236650078                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317241                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40180368                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552454                       # Number of loads committed
system.cpu1.commit.membars                    1639347                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639347      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24988760     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12372085     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665385      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42665718                       # Class of committed instruction
system.cpu1.commit.refs                      16037482                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41845895                       # Number of Instructions Simulated
system.cpu1.committedOps                     42665718                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.735433                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.735433                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            196717227                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               210032                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8065186                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              57633102                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11516661                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 26936912                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1385476                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               385581                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2159355                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14620777                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  8847699                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    226931475                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               246557                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      59655678                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3184230                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.060919                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10192040                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8681382                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.248561                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         238715631                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.253341                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.684186                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               200153214     83.85%     83.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                24172306     10.13%     93.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9430923      3.95%     97.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3382706      1.42%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  778814      0.33%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  693794      0.29%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   44402      0.02%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   32295      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   27177      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           238715631                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1288693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1424167                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11451667                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.203940                       # Inst execution rate
system.cpu1.iew.exec_refs                    18191491                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5267864                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              170221590                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             13854765                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            820440                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1025751                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5846573                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           52853049                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12923627                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1694662                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             48946445                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                772337                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2572259                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1385476                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4262057                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        38548                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          198081                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        12324                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2232                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2224                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2302311                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1361545                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2232                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       543405                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        880762                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 24605065                       # num instructions consuming a value
system.cpu1.iew.wb_count                     48021878                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.799210                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19664612                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.200088                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      48048982                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62257806                       # number of integer regfile reads
system.cpu1.int_regfile_writes               30703944                       # number of integer regfile writes
system.cpu1.ipc                              0.174355                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.174355                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639549      3.24%      3.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             30214248     59.66%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  56      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14192912     28.03%     90.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4594244      9.07%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              50641107                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     925095                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.018268                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 146957     15.89%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                683090     73.84%     89.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                95046     10.27%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              49926639                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         340992014                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     48021866                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         63041502                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50393166                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 50641107                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2459883                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       10187330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            69100                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           301                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5351545                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    238715631                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.212140                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.643234                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          206269438     86.41%     86.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           21201162      8.88%     95.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7033326      2.95%     98.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2431649      1.02%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1252264      0.52%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             230155      0.10%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             196055      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              70471      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              31111      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      238715631                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.211001                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6611550                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1213479                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            13854765                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5846573                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    202                       # number of misc regfile reads
system.cpu1.numCycles                       240004324                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1545260091                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              180453889                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27215603                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5476893                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13184270                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                788459                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8985                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             71626993                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              55679364                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           35289097                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27009619                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10277266                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1385476                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16656330                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8073494                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        71626981                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26047                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               789                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 10777172                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           785                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   288881153                       # The number of ROB reads
system.cpu1.rob.rob_writes                  107794017                       # The number of ROB writes
system.cpu1.timesIdled                          28099                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.344070                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9920433                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            11229314                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2291674                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         15087091                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            267768                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         401724                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          133956                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17667150                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24761                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819668                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1697536                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10234671                       # Number of branches committed
system.cpu2.commit.bw_lim_events               593504                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459700                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       20432590                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41664674                       # Number of instructions committed
system.cpu2.commit.committedOps              42484555                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    235126742                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.180688                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.766705                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    215560556     91.68%     91.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9557931      4.07%     95.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3902967      1.66%     97.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3737186      1.59%     98.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       685245      0.29%     99.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       215493      0.09%     99.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       774365      0.33%     99.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        99495      0.04%     99.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       593504      0.25%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    235126742                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318201                       # Number of function calls committed.
system.cpu2.commit.int_insts                 40004687                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11491083                       # Number of loads committed
system.cpu2.commit.membars                    1639407                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639407      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24881712     58.57%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.43% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12310751     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652544      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42484555                       # Class of committed instruction
system.cpu2.commit.refs                      15963307                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41664674                       # Number of Instructions Simulated
system.cpu2.committedOps                     42484555                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.760863                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.760863                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            187830321                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               598893                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9051945                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              69370392                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                14484654                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 32355339                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1698545                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               726824                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2325346                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17667150                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 11726882                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    222839248                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               395767                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      77815897                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4585366                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.073606                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          13562252                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10188201                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.324200                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         238694205                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.334266                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.807654                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               190144018     79.66%     79.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                29298460     12.27%     91.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12353726      5.18%     97.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4192218      1.76%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  810301      0.34%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1495865      0.63%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  340043      0.14%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   32478      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27096      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           238694205                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1330284                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1739013                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12448968                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.211599                       # Inst execution rate
system.cpu2.iew.exec_refs                    18158137                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5246500                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              162173116                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             17062875                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1407232                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1231283                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6980710                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           62908879                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12911637                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1740071                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50788892                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                779823                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2411549                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1698545                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4123061                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        39274                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          197527                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        12068                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2221                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1994                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5571792                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2508486                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2221                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       535153                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1203860                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25512688                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49849787                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.790835                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20176314                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.207686                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49875628                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64953673                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31557647                       # number of integer regfile writes
system.cpu2.ipc                              0.173585                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.173585                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639619      3.12%      3.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             32139282     61.18%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  50      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.31% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14176719     26.99%     91.29% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4573195      8.71%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              52528963                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     914114                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017402                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 140250     15.34%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                679200     74.30%     89.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                94662     10.36%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51803444                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         344732581                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49849775                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         83334237                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  58688747                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 52528963                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            4220132                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       20424323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            66362                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1760432                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     13428459                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    238694205                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.220068                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.647795                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          204519572     85.68%     85.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22839215      9.57%     95.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7034386      2.95%     98.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2517830      1.05%     99.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1262986      0.53%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             234121      0.10%     99.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             187282      0.08%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              69259      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              29554      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      238694205                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.218848                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9799626                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1779715                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            17062875                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6980710                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    212                       # number of misc regfile reads
system.cpu2.numCycles                       240024489                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1545239925                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              172064012                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27113143                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5211719                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                16651059                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                630511                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 7818                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             84353107                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              66301968                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           42370755                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 31704050                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10110939                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1698545                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16550307                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                15257612                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        84353095                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         26232                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               812                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10473625                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           806                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   297449421                       # The number of ROB reads
system.cpu2.rob.rob_writes                  129408591                       # The number of ROB writes
system.cpu2.timesIdled                          26832                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            95.747547                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10947494                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11433707                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2804770                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         16836142                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            245522                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         343001                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           97479                       # Number of indirect misses.
system.cpu3.branchPred.lookups               19600753                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        22300                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819640                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2077268                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10574274                       # Number of branches committed
system.cpu3.commit.bw_lim_events               637348                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459642                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       25455726                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42601112                       # Number of instructions committed
system.cpu3.commit.committedOps              43420943                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    238523156                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.182041                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.762228                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    218194451     91.48%     91.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     10058920      4.22%     95.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4048129      1.70%     97.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3906537      1.64%     99.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       746643      0.31%     99.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       227223      0.10%     99.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       602652      0.25%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       101253      0.04%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       637348      0.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    238523156                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292212                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40882693                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11835107                       # Number of loads committed
system.cpu3.commit.membars                    1639340                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639340      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25389567     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12654747     29.14%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3737148      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43420943                       # Class of committed instruction
system.cpu3.commit.refs                      16391907                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42601112                       # Number of Instructions Simulated
system.cpu3.committedOps                     43420943                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.725792                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.725792                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            183800791                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               734165                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9795320                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              78168837                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                16687925                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 38249051                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2078314                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1011262                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2165977                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   19600753                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 13076368                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    225264973                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               587927                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      86844640                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5611632                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.080356                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          14911244                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11193016                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.356030                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         242982058                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.367702                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.856228                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               189543484     78.01%     78.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31617679     13.01%     91.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                14411221      5.93%     96.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4044079      1.66%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  787324      0.32%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1931195      0.79%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  588904      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   31388      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26784      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           242982058                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         943045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2118616                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13245023                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.216309                       # Inst execution rate
system.cpu3.iew.exec_refs                    18758369                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5394684                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              160739057                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18849173                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1692133                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1327310                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7648799                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           68862208                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13363685                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1895948                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52763203                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                779008                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2608157                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2078314                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4145435                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        46227                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          200879                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14163                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2169                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1825                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      7014066                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3091999                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2169                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       785553                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1333063                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25850214                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51745238                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.793045                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20500381                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.212136                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51774464                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                67700012                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32496244                       # number of integer regfile writes
system.cpu3.ipc                              0.174648                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.174648                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639572      3.00%      3.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33603689     61.48%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.48% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14690792     26.88%     91.36% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4724953      8.64%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54659151                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     924423                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016913                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 139163     15.05%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                686820     74.30%     89.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                98438     10.65%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53943988                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         353294182                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51745226                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         94304507                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  63792021                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54659151                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5070187                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       25441264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            69425                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2610545                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     17305635                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    242982058                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.224951                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.651815                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          207314067     85.32%     85.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23847638      9.81%     95.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7411169      3.05%     98.19% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2585797      1.06%     99.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1298398      0.53%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             241396      0.10%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             184454      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              68624      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              30515      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      242982058                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.224082                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         11215266                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2084343                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18849173                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7648799                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    232                       # number of misc regfile reads
system.cpu3.numCycles                       243925103                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1541340717                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              169428581                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27612956                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               4197572                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                19226460                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                744039                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 6886                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             93489360                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              73829515                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47229917                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 37188530                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               9796417                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2078314                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             15031943                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                19616961                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        93489348                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         28230                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               878                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  8971988                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           874                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   306761073                       # The number of ROB reads
system.cpu3.rob.rob_writes                  142217897                       # The number of ROB writes
system.cpu3.timesIdled                          19149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5457076                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10812697                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       628968                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       101313                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52775151                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     15688399                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    105917173                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       15789712                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 892635845000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2306096                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3265657                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2089859                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1023                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            533                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3149400                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3149373                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2306096                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           129                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16268166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16268166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    558152064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               558152064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1423                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5457181                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5457181    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5457181                       # Request fanout histogram
system.membus.respLayer1.occupancy        29254882000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         25377106505                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                275                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          138                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5596153894.927536                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   32952926100.185028                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          134     97.10%     97.10% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.72%     97.83% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.72%     98.55% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.72%     99.28% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 274048660500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            138                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   120366607500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 772269237500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 892635845000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     11674466                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11674466                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     11674466                       # number of overall hits
system.cpu2.icache.overall_hits::total       11674466                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        52416                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         52416                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        52416                       # number of overall misses
system.cpu2.icache.overall_misses::total        52416                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1899006499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1899006499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1899006499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1899006499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     11726882                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11726882                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     11726882                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11726882                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004470                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004470                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004470                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004470                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 36229.519593                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 36229.519593                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 36229.519593                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 36229.519593                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          635                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    63.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        38795                       # number of writebacks
system.cpu2.icache.writebacks::total            38795                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        13589                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        13589                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        13589                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        13589                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        38827                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        38827                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        38827                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        38827                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1355962999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1355962999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1355962999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1355962999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003311                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003311                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003311                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003311                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 34923.197749                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 34923.197749                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 34923.197749                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 34923.197749                       # average overall mshr miss latency
system.cpu2.icache.replacements                 38795                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     11674466                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11674466                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        52416                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        52416                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1899006499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1899006499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     11726882                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11726882                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004470                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004470                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 36229.519593                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 36229.519593                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        13589                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        13589                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        38827                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        38827                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1355962999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1355962999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003311                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003311                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 34923.197749                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 34923.197749                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 892635845000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.920178                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11521012                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            38795                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           296.971569                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        354447000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.920178                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.997506                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.997506                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         23492591                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        23492591                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 892635845000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13590891                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13590891                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13590891                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13590891                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2578010                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2578010                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2578010                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2578010                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 358904393935                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 358904393935                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 358904393935                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 358904393935                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16168901                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16168901                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16168901                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16168901                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.159443                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.159443                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.159443                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.159443                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 139217.611233                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 139217.611233                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 139217.611233                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 139217.611233                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2478386                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       357095                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            38128                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4446                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    65.001731                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    80.318264                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1011302                       # number of writebacks
system.cpu2.dcache.writebacks::total          1011302                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1973588                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1973588                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1973588                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1973588                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       604422                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       604422                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       604422                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       604422                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  72797726712                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  72797726712                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  72797726712                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  72797726712                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037382                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037382                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037382                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037382                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 120441.887807                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 120441.887807                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 120441.887807                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 120441.887807                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1011302                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11009259                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11009259                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1507499                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1507499                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 165449858500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 165449858500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12516758                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12516758                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.120438                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.120438                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 109751.222721                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109751.222721                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1212049                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1212049                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       295450                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       295450                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  32838538000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  32838538000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023604                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023604                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111147.530885                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111147.530885                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2581632                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2581632                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1070511                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1070511                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 193454535435                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 193454535435                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652143                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652143                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.293119                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.293119                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 180712.328444                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 180712.328444                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       761539                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       761539                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       308972                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       308972                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  39959188712                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  39959188712                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084600                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084600                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 129329.481998                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 129329.481998                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          343                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          343                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          197                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          197                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5499500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5499500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.364815                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.364815                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27916.243655                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27916.243655                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          119                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          119                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           78                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           78                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       480000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       480000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.144444                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.144444                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6153.846154                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6153.846154                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          160                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1002500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1002500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.445682                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.445682                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6265.625000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6265.625000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          153                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          153                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       874500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       874500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.426184                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.426184                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5715.686275                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5715.686275                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       276500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       276500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       251500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       251500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400530                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400530                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419138                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419138                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44914966000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44914966000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819668                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819668                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511351                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511351                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107160.329056                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107160.329056                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419138                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419138                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44495828000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44495828000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511351                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511351                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106160.329056                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106160.329056                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 892635845000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.806425                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15015457                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1023336                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.673047                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        354458500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.806425                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.900201                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.900201                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         35002299                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        35002299                       # Number of data accesses
system.cpu3.numPwrStateTransitions                247                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          124                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6212191213.709678                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   34728762752.253029                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          120     96.77%     96.77% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.58% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.39% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 274048699000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            124                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   122324134500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 770311710500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 892635845000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     13037849                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13037849                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     13037849                       # number of overall hits
system.cpu3.icache.overall_hits::total       13037849                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        38519                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         38519                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        38519                       # number of overall misses
system.cpu3.icache.overall_misses::total        38519                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1330248498                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1330248498                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1330248498                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1330248498                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     13076368                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13076368                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     13076368                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13076368                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002946                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002946                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002946                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002946                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 34534.865858                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 34534.865858                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 34534.865858                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 34534.865858                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          346                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    38.444444                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        29113                       # number of writebacks
system.cpu3.icache.writebacks::total            29113                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         9374                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         9374                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         9374                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         9374                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        29145                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        29145                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        29145                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        29145                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    982471498                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    982471498                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    982471498                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    982471498                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002229                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002229                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002229                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002229                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 33709.778624                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 33709.778624                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 33709.778624                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 33709.778624                       # average overall mshr miss latency
system.cpu3.icache.replacements                 29113                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     13037849                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13037849                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        38519                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        38519                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1330248498                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1330248498                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     13076368                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13076368                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002946                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002946                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 34534.865858                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 34534.865858                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         9374                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         9374                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        29145                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        29145                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    982471498                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    982471498                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002229                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002229                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 33709.778624                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 33709.778624                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 892635845000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.986908                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12913805                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            29113                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           443.575207                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        361659000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.986908                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999591                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999591                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         26181881                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        26181881                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 892635845000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14016043                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14016043                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14016043                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14016043                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2649219                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2649219                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2649219                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2649219                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 358230151901                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 358230151901                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 358230151901                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 358230151901                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16665262                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16665262                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16665262                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16665262                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.158967                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.158967                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.158967                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.158967                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 135221.041334                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 135221.041334                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 135221.041334                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 135221.041334                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2669541                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       511334                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            43373                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6202                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    61.548452                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    82.446630                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1022917                       # number of writebacks
system.cpu3.dcache.writebacks::total          1022917                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2037022                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2037022                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2037022                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2037022                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       612197                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       612197                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       612197                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       612197                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  72833787979                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  72833787979                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  72833787979                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  72833787979                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036735                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036735                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036735                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036735                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 118971.161210                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 118971.161210                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 118971.161210                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 118971.161210                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1022917                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11361580                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11361580                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1566952                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1566952                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 168102841000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 168102841000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12928532                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12928532                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.121201                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.121201                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 107280.147063                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 107280.147063                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1267843                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1267843                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       299109                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       299109                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  32824344500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  32824344500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023136                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023136                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 109740.410686                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 109740.410686                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2654463                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2654463                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1082267                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1082267                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 190127310901                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 190127310901                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3736730                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3736730                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.289629                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.289629                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 175675.051444                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 175675.051444                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       769179                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       769179                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       313088                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       313088                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  40009443479                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  40009443479                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083787                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083787                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 127789.769902                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 127789.769902                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          393                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          393                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          177                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          177                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4853500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4853500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.310526                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.310526                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27420.903955                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27420.903955                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          117                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          117                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           60                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           60                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       402500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       402500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6708.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6708.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          182                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          182                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1297000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1297000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          396                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          396                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.459596                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.459596                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7126.373626                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7126.373626                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          177                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          177                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1151000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1151000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.446970                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.446970                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6502.824859                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6502.824859                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       362000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       362000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       331000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       331000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396777                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396777                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422863                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422863                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45202115500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45202115500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819640                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819640                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515913                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515913                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106895.414118                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106895.414118                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422863                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422863                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44779252500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44779252500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515913                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515913                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105895.414118                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105895.414118                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 892635845000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.560808                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15448558                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1034836                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.928508                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        361670500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.560808                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.861275                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.861275                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36006599                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36006599                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1323682909.090909                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3435236817.977138                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       130000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11611158000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   878075333000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  14560512000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 892635845000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    143147876                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       143147876                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    143147876                       # number of overall hits
system.cpu0.icache.overall_hits::total      143147876                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28641929                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28641929                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28641929                       # number of overall misses
system.cpu0.icache.overall_misses::total     28641929                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 388503261498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 388503261498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 388503261498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 388503261498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    171789805                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    171789805                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    171789805                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    171789805                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.166727                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.166727                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.166727                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.166727                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13564.144423                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13564.144423                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13564.144423                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13564.144423                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3254                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.107143                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     27017358                       # number of writebacks
system.cpu0.icache.writebacks::total         27017358                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1624537                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1624537                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1624537                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1624537                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     27017392                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     27017392                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     27017392                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     27017392                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 345445873500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 345445873500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 345445873500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 345445873500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.157270                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.157270                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.157270                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.157270                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12786.055497                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12786.055497                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12786.055497                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12786.055497                       # average overall mshr miss latency
system.cpu0.icache.replacements              27017358                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    143147876                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      143147876                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28641929                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28641929                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 388503261498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 388503261498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    171789805                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    171789805                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.166727                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.166727                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13564.144423                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13564.144423                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1624537                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1624537                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     27017392                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     27017392                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 345445873500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 345445873500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.157270                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.157270                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12786.055497                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12786.055497                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 892635845000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999934                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          170165000                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         27017358                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.298358                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999934                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        370597000                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       370597000                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 892635845000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    353765175                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       353765175                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    353765175                       # number of overall hits
system.cpu0.dcache.overall_hits::total      353765175                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     30643943                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      30643943                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     30643943                       # number of overall misses
system.cpu0.dcache.overall_misses::total     30643943                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 895372096952                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 895372096952                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 895372096952                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 895372096952                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    384409118                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    384409118                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    384409118                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    384409118                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.079717                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.079717                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.079717                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.079717                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29218.566845                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29218.566845                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29218.566845                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29218.566845                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4110869                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       171331                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            75721                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2227                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.289682                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.933543                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22765904                       # number of writebacks
system.cpu0.dcache.writebacks::total         22765904                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8285733                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8285733                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8285733                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8285733                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     22358210                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     22358210                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     22358210                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     22358210                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 433091671817                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 433091671817                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 433091671817                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 433091671817                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058163                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058163                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058163                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058163                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19370.587888                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19370.587888                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19370.587888                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19370.587888                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22765904                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    249639999                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      249639999                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     25011234                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     25011234                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 599193769500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 599193769500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    274651233                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    274651233                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.091065                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.091065                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23956.985469                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23956.985469                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5812496                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5812496                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19198738                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19198738                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 338209628500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 338209628500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069902                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069902                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17616.242719                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17616.242719                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104125176                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104125176                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5632709                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5632709                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 296178327452                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 296178327452                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109757885                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109757885                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.051319                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.051319                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52581.862023                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52581.862023                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2473237                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2473237                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3159472                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3159472                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  94882043317                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  94882043317                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028786                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028786                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30030.980910                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30030.980910                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1735                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1735                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1317                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1317                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11235500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11235500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3052                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3052                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.431520                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.431520                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8531.131359                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8531.131359                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1284                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1284                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1583500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1583500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010813                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010813                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 47984.848485                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47984.848485                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2754                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2754                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          193                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          193                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1301000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1301000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2947                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2947                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.065490                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.065490                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6740.932642                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6740.932642                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          191                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          191                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1111000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1111000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.064812                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.064812                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5816.753927                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5816.753927                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402522                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402522                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417350                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417350                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45290907000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45290907000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819872                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819872                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509043                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509043                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108520.203666                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108520.203666                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417350                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417350                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44873557000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44873557000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509043                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509043                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107520.203666                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107520.203666                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 892635845000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.961274                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          376947572                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22775275                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.550736                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.961274                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998790                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998790                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        793245285                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       793245285                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 892635845000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26759806                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20398348                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               28809                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               76226                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               28425                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               77865                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               21747                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               78792                       # number of demand (read+write) hits
system.l2.demand_hits::total                 47470018                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26759806                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20398348                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              28809                       # number of overall hits
system.l2.overall_hits::.cpu1.data              76226                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              28425                       # number of overall hits
system.l2.overall_hits::.cpu2.data              77865                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              21747                       # number of overall hits
system.l2.overall_hits::.cpu3.data              78792                       # number of overall hits
system.l2.overall_hits::total                47470018                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            257585                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2367193                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9576                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            935445                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10402                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            933698                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              7398                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            944225                       # number of demand (read+write) misses
system.l2.demand_misses::total                5465522                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           257585                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2367193                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9576                       # number of overall misses
system.l2.overall_misses::.cpu1.data           935445                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10402                       # number of overall misses
system.l2.overall_misses::.cpu2.data           933698                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             7398                       # number of overall misses
system.l2.overall_misses::.cpu3.data           944225                       # number of overall misses
system.l2.overall_misses::total               5465522                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  21467375500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 217068595000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    908956000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 114875035000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    971569000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 114415964999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    692087500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 114728640000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     585128222999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  21467375500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 217068595000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    908956000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 114875035000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    971569000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 114415964999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    692087500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 114728640000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    585128222999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        27017391                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22765541                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           38385                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1011671                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           38827                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1011563                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           29145                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1023017                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             52935540                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       27017391                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22765541                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          38385                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1011671                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          38827                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1011563                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          29145                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1023017                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            52935540                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.009534                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.103981                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.249472                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.924653                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.267906                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.923025                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.253834                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.922981                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.103249                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.009534                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.103981                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.249472                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.924653                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.267906                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.923025                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.253834                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.922981                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.103249                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83340.937943                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91698.731367                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94920.217210                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 122802.553865                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93402.134205                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 122540.655543                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 93550.621790                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121505.615717                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107058.067463                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83340.937943                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91698.731367                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94920.217210                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 122802.553865                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93402.134205                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 122540.655543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 93550.621790                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121505.615717                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107058.067463                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3265657                       # number of writebacks
system.l2.writebacks::total                   3265657                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            834                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            750                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1186                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1640                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1309                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1684                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           1029                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1620                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               10052                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           834                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           750                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1186                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1640                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1309                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1684                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          1029                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1620                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              10052                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       256751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2366443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       933805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9093                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       932014                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         6369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       942605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5455470                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       256751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2366443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       933805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9093                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       932014                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         6369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       942605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5455470                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  18837227000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 193353351001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    740272500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 105418137500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    786692001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 104972222501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    553367501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 105187910002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 529849180006                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  18837227000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 193353351001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    740272500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 105418137500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    786692001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 104972222501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    553367501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 105187910002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 529849180006                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.009503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.103948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.218575                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.923032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.234193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.921360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.218528                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.921397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.103059                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.009503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.103948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.218575                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.923032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.234193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.921360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.218528                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.921397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.103059                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73367.686981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 81706.320837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88232.717521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 112890.954214                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 86516.221379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 112629.448164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86884.518920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 111592.777465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97122.554062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73367.686981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 81706.320837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88232.717521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 112890.954214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 86516.221379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 112629.448164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86884.518920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 111592.777465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97122.554062                       # average overall mshr miss latency
system.l2.replacements                       21144821                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6235665                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6235665                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6235665                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6235665                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46438253                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46438253                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46438253                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46438253                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   96                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            74                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                109                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1295500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1295500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              205                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.902439                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.242424                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.531707                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 17506.756757                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11885.321101                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           74                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           109                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1487000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       162000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       364000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       178500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2191500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.902439                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.242424                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.531707                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20094.594595                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20222.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20105.504587                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 71                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               51                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            122                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.481481                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.235294                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.480000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.418033                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  2458.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   578.431373                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           51                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       267500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       166000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       242500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       361000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1037000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.481481                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.235294                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.480000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.418033                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20576.923077                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20208.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20055.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2507408                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            32013                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            33242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            33814                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2606477                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1091355                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         683793                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         683456                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         690769                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3149373                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 105807278500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  83217803000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  82697835999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  83025161000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  354748078499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3598763                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       715806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       716698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       724583                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5755850                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.303258                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.955277                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.953618                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.953333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.547160                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96950.376825                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 121700.285028                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 120999.502527                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 120192.366768                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112640.858513                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1091355                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       683793                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       683456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       690769                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3149373                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  94893728001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  76379873000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  75863275001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  76117470501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 323254346503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.303258                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.955277                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.953618                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.953333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.547160                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86950.376368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 111700.285028                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 110999.501067                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 110192.366046                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102640.857880                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26759806                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         28809                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         28425                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         21747                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26838787                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       257585                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9576                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         7398                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           284961                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  21467375500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    908956000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    971569000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    692087500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  24039988000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     27017391                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        38385                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        38827                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        29145                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       27123748                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.009534                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.249472                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.267906                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.253834                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010506                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83340.937943                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94920.217210                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93402.134205                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 93550.621790                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84362.379413                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          834                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1186                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1309                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         1029                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          4358                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       256751                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8390                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9093                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         6369                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       280603                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  18837227000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    740272500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    786692001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    553367501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  20917559002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.009503                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.218575                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.234193                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.218528                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010345                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73367.686981                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88232.717521                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 86516.221379                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86884.518920                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74545.029818                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     17890940                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        44213                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        44623                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        44978                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18024754                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1275838                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       251652                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       250242                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       253456                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2031188                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 111261316500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  31657232000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  31718129000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  31703479000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 206340156500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19166778                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       295865                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       294865                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       298434                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20055942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.066565                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.850564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.848666                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.849287                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.101276                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87206.460773                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 125797.657082                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 126749.822172                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 125084.744492                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101585.946993                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          750                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1640                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1684                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         1620                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         5694                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1275088                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       250012                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       248558                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       251836                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2025494                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  98459623000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  29038264500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  29108947500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  29070439501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 185677274501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.066526                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.845021                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.842955                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.843858                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.100992                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77217.904176                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 116147.482921                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 117111.287909                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 115434.010630                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91670.118253                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           66                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             129                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           70                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           21                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           133                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.942857                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.969925                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           66                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          129                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1307500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       472500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       355500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       415500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2551000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.942857                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.969925                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19810.606061                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19687.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19785.714286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19775.193798                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 892635845000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999885                       # Cycle average of tags in use
system.l2.tags.total_refs                   105599508                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21144825                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.994107                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.188322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.482976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       25.606276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.026186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.144319                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.029826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.137018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.023016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.361946                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.502943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.038797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.400098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.017766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.021280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 443584565                       # Number of tag accesses
system.l2.tags.data_accesses                443584565                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 892635845000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      16432000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     151452352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        536960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59763520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        581952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59648896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        407616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      60326720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          349150016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     16432000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       536960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       581952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       407616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17958528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    209002048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       209002048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         256750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2366443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         933805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         932014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           6369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         942605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5455469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3265657                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3265657                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         18408403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        169668687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           601544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         66951737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           651948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         66823326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           456643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         67582677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             391144965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     18408403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       601544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       651948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       456643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20118538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      234140326                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            234140326                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      234140326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        18408403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       169668687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          601544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        66951737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          651948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        66823326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          456643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        67582677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            625285291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2992074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    256750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2081913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    928439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9093.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    926508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      6369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    935560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003490525750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       185319                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       185319                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10837948                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2818845                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5455469                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3265657                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5455469                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3265657                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 302447                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                273583                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            244124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            225708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            216289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            407373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            358116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            947749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            268746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            261408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            249893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            400338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           284579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           285096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           216146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           234465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           224955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            191035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            171144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            158736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            168284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            166342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            172511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            184100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            196227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            194782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            212082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           227493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           226972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           164274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           172259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           173279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           212533                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 208764680250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25765110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            305383842750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40513.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59263.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2206670                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1604530                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 42.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5455469                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3265657                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2180634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1144071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  860129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  459560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  126724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   70101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   68652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   75349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   67130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   57760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  25719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 115514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 173251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 197526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 203345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 206225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 210388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 214205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 201677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 200547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 193282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 191245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 201351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4333859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    120.281547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.472808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   162.937534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3192048     73.65%     73.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       772006     17.81%     91.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       133425      3.08%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        65638      1.51%     96.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34967      0.81%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25238      0.58%     97.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18730      0.43%     97.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15044      0.35%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        76763      1.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4333859                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       185319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.806113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.961050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    241.365000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       185318    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        185319                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       185319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.145420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.136252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.569300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172951     93.33%     93.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              762      0.41%     93.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9355      5.05%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1702      0.92%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              423      0.23%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               88      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               28      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        185319                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              329793408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                19356608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191491392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               349150016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            209002048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       369.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       214.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    391.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    234.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  892635741000                       # Total gap between requests
system.mem_ctrls.avgGap                     102353.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     16432000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    133242432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       536960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59420096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       581952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     59296512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       407616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59875840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191491392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 18408402.588851895183                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 149268520.580192476511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 601544.294919055072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 66567006.392175517976                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 651947.827616086812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 66428557.997242420912                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 456643.100636407849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 67077566.216265939176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 214523529.469063609838                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       256750                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2366443                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8390                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       933805                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9093                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       932014                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         6369                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       942605                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3265657                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   8250107500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  98183792000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    385504750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  66272750750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    402314750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  65901664500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    284400000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  65703308500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21703343773750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32132.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     41490.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45948.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     70970.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44244.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     70708.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44653.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69703.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6645934.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    46.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          15598686600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           8290868190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15875854260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8266778280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     70463558880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     221547421020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     156205915200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       496249082430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.936763                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 403444206500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29806920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 459384718500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          15345180900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           8156126715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20916722820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7351738380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     70463558880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     349690279260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      48296139840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       520219746795                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.790563                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 121870754250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29806920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 740958170750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6544802627.118644                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   35569993005.370369                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          114     96.61%     96.61% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     97.46% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 274048367500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   120349135000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 772286710000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 892635845000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      8799010                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8799010                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      8799010                       # number of overall hits
system.cpu1.icache.overall_hits::total        8799010                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        48689                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         48689                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        48689                       # number of overall misses
system.cpu1.icache.overall_misses::total        48689                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1693748500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1693748500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1693748500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1693748500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      8847699                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8847699                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      8847699                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8847699                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005503                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005503                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005503                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005503                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 34787.087432                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34787.087432                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 34787.087432                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34787.087432                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          356                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    32.363636                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        38353                       # number of writebacks
system.cpu1.icache.writebacks::total            38353                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        10304                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        10304                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        10304                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        10304                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        38385                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        38385                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        38385                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        38385                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1297779000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1297779000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1297779000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1297779000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004338                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004338                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004338                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004338                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33809.534975                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33809.534975                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33809.534975                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33809.534975                       # average overall mshr miss latency
system.cpu1.icache.replacements                 38353                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      8799010                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8799010                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        48689                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        48689                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1693748500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1693748500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      8847699                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8847699                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005503                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005503                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 34787.087432                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34787.087432                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        10304                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        10304                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        38385                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        38385                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1297779000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1297779000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004338                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004338                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33809.534975                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33809.534975                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 892635845000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.987385                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8676089                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            38353                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           226.216698                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        347046000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.987385                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999606                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999606                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         17733783                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        17733783                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 892635845000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13611101                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13611101                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13611101                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13611101                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2583591                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2583591                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2583591                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2583591                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 360399934471                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 360399934471                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 360399934471                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 360399934471                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16194692                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16194692                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16194692                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16194692                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.159533                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.159533                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.159533                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.159533                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 139495.738478                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 139495.738478                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 139495.738478                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 139495.738478                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2497017                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       260103                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            38757                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3150                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.427510                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.572381                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1011792                       # number of writebacks
system.cpu1.dcache.writebacks::total          1011792                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1978035                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1978035                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1978035                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1978035                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       605556                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       605556                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       605556                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       605556                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  73104095583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  73104095583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  73104095583                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  73104095583                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037392                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037392                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037392                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037392                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 120722.271075                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 120722.271075                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 120722.271075                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 120722.271075                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1011792                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11019773                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11019773                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1509924                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1509924                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 162562460000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 162562460000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12529697                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12529697                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.120508                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.120508                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 107662.677062                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107662.677062                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1213449                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1213449                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       296475                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       296475                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  32780134000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  32780134000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023662                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023662                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 110566.266970                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110566.266970                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2591328                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2591328                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1073667                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1073667                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 197837474471                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 197837474471                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664995                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664995                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.292952                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.292952                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 184263.346523                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 184263.346523                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       764586                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       764586                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       309081                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       309081                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  40323961583                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  40323961583                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084333                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084333                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 130464.058234                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 130464.058234                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          350                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          350                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5916000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5916000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.320388                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.320388                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35854.545455                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35854.545455                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           53                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           53                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       400000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       400000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102913                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102913                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7547.169811                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7547.169811                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          209                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          209                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          171                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          171                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1073000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1073000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          380                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.450000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.450000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6274.853801                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6274.853801                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          163                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       933000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       933000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.428947                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.428947                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5723.926380                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5723.926380                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       277500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       277500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       254500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       254500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       402380                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         402380                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417251                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417251                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45042266000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45042266000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819631                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819631                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509072                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509072                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107950.049251                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107950.049251                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417251                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417251                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44625015000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44625015000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509072                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509072                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106950.049251                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106950.049251                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 892635845000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.775901                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15036975                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1022625                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.704290                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        347057500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.775901                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.930497                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.930497                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35053089                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35053089                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 892635845000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47182253                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9501322                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46699850                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17879164                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1119                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           604                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1723                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           80                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           80                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5797465                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5797465                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      27123748                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20058508                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          133                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          133                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     81052139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     68307406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       115123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3046580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       116449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3046752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        87403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3081319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             158853171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3458223872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2914012352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4911232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    129501440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4967808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129462912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3728512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    130939328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6775747456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21190478                       # Total snoops (count)
system.tol2bus.snoopTraffic                 211834752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         74126479                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.227220                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.447793                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               57868286     78.07%     78.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1               15952011     21.52%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  87951      0.12%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 157816      0.21%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  60415      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           74126479                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       105894115971                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1536700922                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          58960332                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1553840152                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          44276682                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34170669311                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40528225575                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1535559530                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          58240455                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1006908761000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 419230                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747752                       # Number of bytes of host memory used
host_op_rate                                   421018                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2743.74                       # Real time elapsed on the host
host_tick_rate                               41648528                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1150260085                       # Number of instructions simulated
sim_ops                                    1155164884                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.114273                       # Number of seconds simulated
sim_ticks                                114272916000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.297153                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               10282544                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            11915276                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1256308                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18190465                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1181915                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1421219                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          239304                       # Number of indirect misses.
system.cpu0.branchPred.lookups               23271567                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6100                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3581                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1032353                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8984095                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1109941                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         895354                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       34381469                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            37959710                       # Number of instructions committed
system.cpu0.commit.committedOps              38403562                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    217426970                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.176627                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.818074                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    200806093     92.36%     92.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8544199      3.93%     96.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2922901      1.34%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2365016      1.09%     98.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       752844      0.35%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       612229      0.28%     99.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       229765      0.11%     99.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        83982      0.04%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1109941      0.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    217426970                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1031                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1049830                       # Number of function calls committed.
system.cpu0.commit.int_insts                 36645380                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8221470                       # Number of loads committed
system.cpu0.commit.membars                     666376                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       666683      1.74%      1.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        28180177     73.38%     75.12% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28087      0.07%     75.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           69932      0.18%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            32      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           130      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           375      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          147      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        8224819     21.42%     96.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1232833      3.21%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          232      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         38403562                       # Class of committed instruction
system.cpu0.commit.refs                       9457950                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   37959710                       # Number of Instructions Simulated
system.cpu0.committedOps                     38403562                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.000496                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.000496                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            169349347                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               224548                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7908282                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              78471850                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                15303944                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 35249038                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1033372                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               115033                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1681296                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   23271567                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13012332                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    203097478                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               153065                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      93400183                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                2514654                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.102168                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          18262141                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          11464459                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.410051                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         222616997                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.433758                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.952011                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               166744092     74.90%     74.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31341340     14.08%     88.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17598896      7.91%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2750990      1.24%     98.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1053924      0.47%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1722460      0.77%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  898683      0.40%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  503195      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3417      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           222616997                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      994                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     709                       # number of floating regfile writes
system.cpu0.idleCycles                        5160100                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1059697                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13072061                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.255266                       # Inst execution rate
system.cpu0.iew.exec_refs                    13896322                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1512765                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               50504083                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15174578                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            434727                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1028029                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2078062                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           72740775                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             12383557                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           679937                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             58143690                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                444002                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4145625                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1033372                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4944388                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       109339                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           29157                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          208                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          399                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1873                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6953108                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       841582                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           399                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       474421                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        585276                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 45058839                       # num instructions consuming a value
system.cpu0.iew.wb_count                     57129563                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.719736                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 32430458                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.250813                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      57178577                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                76571259                       # number of integer regfile reads
system.cpu0.int_regfile_writes               43072602                       # number of integer regfile writes
system.cpu0.ipc                              0.166653                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.166653                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           667393      1.13%      1.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             43945731     74.71%     75.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28222      0.05%     75.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                70274      0.12%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 40      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                130      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                395      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                34      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               147      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12596592     21.41%     97.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1514277      2.57%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            308      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              58823626                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1176                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               2313                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1099                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1361                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     127268                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002164                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  75090     59.00%     59.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    16      0.01%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     59.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 45426     35.69%     94.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6697      5.26%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               23      0.02%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              58282325                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         340411463                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     57128464                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        107076996                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  71278603                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 58823626                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1462172                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       34337216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            22258                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        566818                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21826163                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    222616997                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.264237                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.725031                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          187165313     84.08%     84.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           20495463      9.21%     93.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            9790966      4.40%     97.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3054424      1.37%     99.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1469625      0.66%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             298978      0.13%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             225050      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              78155      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              39023      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      222616997                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.258251                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1199285                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          620998                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15174578                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2078062                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1918                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   733                       # number of misc regfile writes
system.cpu0.numCycles                       227777097                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      768839                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               61041787                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             28271075                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3178945                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16448751                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3442317                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                92836                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            101825172                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              75384694                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           56033396                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 35225454                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                903962                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1033372                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              7962565                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                27762326                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1133                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       101824039                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     100905068                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            483952                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8222722                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        482893                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   289093623                       # The number of ROB reads
system.cpu0.rob.rob_writes                  150774621                       # The number of ROB writes
system.cpu0.timesIdled                         179053                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  710                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.596494                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9708169                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10957735                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1159416                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         16827326                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1205777                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1227859                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           22082                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21405120                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1447                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           968                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           966581                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8106268                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1009607                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         861826                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       31699991                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            33254191                       # Number of instructions committed
system.cpu1.commit.committedOps              33684219                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    195638414                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.172176                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.811392                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    181116728     92.58%     92.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7456024      3.81%     96.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2576160      1.32%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2027867      1.04%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       662370      0.34%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       541815      0.28%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       178038      0.09%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        69805      0.04%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1009607      0.52%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    195638414                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              864577                       # Number of function calls committed.
system.cpu1.commit.int_insts                 32027530                       # Number of committed integer instructions.
system.cpu1.commit.loads                      7186499                       # Number of loads committed
system.cpu1.commit.membars                     644998                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       644998      1.91%      1.91% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        25083714     74.47%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             66      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.38% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        7187467     21.34%     97.72% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        767878      2.28%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33684219                       # Class of committed instruction
system.cpu1.commit.refs                       7955345                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   33254191                       # Number of Instructions Simulated
system.cpu1.committedOps                     33684219                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.041590                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.041590                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            156061723                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               193063                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7229656                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              71223033                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10694334                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31159386                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                967088                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14603                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1580575                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21405120                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12251014                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    186174011                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               154425                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      85728228                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2319846                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.106542                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13129142                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10913946                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.426704                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         200463106                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.439737                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.940734                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               148843038     74.25%     74.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                28986536     14.46%     88.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16454491      8.21%     96.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2564502      1.28%     98.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  908754      0.45%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1667929      0.83%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  678102      0.34%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  359343      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     411      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           200463106                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         445082                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              990376                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11718947                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.255895                       # Inst execution rate
system.cpu1.iew.exec_refs                    11811809                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    842157                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               49636708                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             13672589                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            395440                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1277563                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1349877                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           65342327                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10969652                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           599787                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             51411333                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                440535                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3837147                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                967088                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4621868                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        95524                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             194                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6486090                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       581031                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            25                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       474015                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        516361                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 40998445                       # num instructions consuming a value
system.cpu1.iew.wb_count                     50495615                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.711441                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 29167974                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.251337                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      50539603                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67919370                       # number of integer regfile reads
system.cpu1.int_regfile_writes               38318625                       # number of integer regfile writes
system.cpu1.ipc                              0.165519                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.165519                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           645486      1.24%      1.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39361019     75.68%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 124      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     76.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11161977     21.46%     98.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             842418      1.62%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              52011120                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      87413                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.001681                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  62107     71.05%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     71.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 25282     28.92%     99.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   24      0.03%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              51453047                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         304581823                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     50495615                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         97000460                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  63930913                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 52011120                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1411414                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       31658108                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued             9064                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        549588                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20789363                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    200463106                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.259455                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.721644                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          169368145     84.49%     84.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           17767274      8.86%     93.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8636309      4.31%     97.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2751542      1.37%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1394576      0.70%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             268696      0.13%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             174022      0.09%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              69650      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              32892      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      200463106                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.258880                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1142750                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          594717                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            13672589                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1349877                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    488                       # number of misc regfile reads
system.cpu1.numCycles                       200908188                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    27526286                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               59640212                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24812849                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3096029                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11758352                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3222148                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               100892                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             92343751                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              68119584                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           50732261                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 31149690                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                792386                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                967088                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7506096                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                25919412                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        92343751                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      89441668                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            424541                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7889356                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        424557                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   260010209                       # The number of ROB reads
system.cpu1.rob.rob_writes                  135609261                       # The number of ROB writes
system.cpu1.timesIdled                           4845                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.019325                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                8796558                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             9993894                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1102536                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         15593241                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           1077828                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        1110328                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           32500                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20039908                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1476                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           991                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           958151                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7811504                       # Number of branches committed
system.cpu2.commit.bw_lim_events               991722                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         825615                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       30945211                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            32062900                       # Number of instructions committed
system.cpu2.commit.committedOps              32474824                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    183816691                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.176670                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.823499                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    169895284     92.43%     92.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7060688      3.84%     96.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2524371      1.37%     97.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1998376      1.09%     98.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       612627      0.33%     99.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       485659      0.26%     99.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       178061      0.10%     99.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        69903      0.04%     99.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       991722      0.54%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    183816691                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              788644                       # Number of function calls committed.
system.cpu2.commit.int_insts                 30846129                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6888634                       # Number of loads committed
system.cpu2.commit.membars                     617821                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       617821      1.90%      1.90% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24208844     74.55%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             60      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.45% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6889625     21.22%     97.66% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        758378      2.34%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         32474824                       # Class of committed instruction
system.cpu2.commit.refs                       7648003                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   32062900                       # Number of Instructions Simulated
system.cpu2.committedOps                     32474824                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.894420                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.894420                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            146235011                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               144614                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6908620                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              68748212                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                10031232                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 29770955                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                958671                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                12124                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1559314                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20039908                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 11552238                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    175084714                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               107168                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      82141468                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                2206112                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.106036                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12367413                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9874386                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.434629                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         188555183                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.445119                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.928368                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               138785186     73.60%     73.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                27866746     14.78%     88.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                16258132      8.62%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2476904      1.31%     98.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  861501      0.46%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1533837      0.81%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  410032      0.22%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  362434      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     411      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           188555183                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         437000                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              980438                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11394824                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.263790                       # Inst execution rate
system.cpu2.iew.exec_refs                    11344785                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    838470                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               48666110                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             13196358                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            364505                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1008424                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1347310                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           63379202                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10506315                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           630507                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             49854248                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                433902                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3567480                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                958671                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4335763                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        79348                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             198                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      6307724                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       587941                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            30                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       519588                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        460850                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 39500813                       # num instructions consuming a value
system.cpu2.iew.wb_count                     48945454                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.713339                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 28177468                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.258981                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      48993004                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                65868557                       # number of integer regfile reads
system.cpu2.int_regfile_writes               37081999                       # number of integer regfile writes
system.cpu2.ipc                              0.169652                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.169652                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           618325      1.22%      1.22% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             38327938     75.92%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  98      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     77.14% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10699660     21.19%     98.34% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             838638      1.66%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              50484755                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      81655                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.001617                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  60491     74.08%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     74.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 21140     25.89%     99.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   24      0.03%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              49948085                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         289614739                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     48945454                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         94283604                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  62065846                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 50484755                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1313356                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       30904378                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued             8391                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        487741                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     20137451                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    188555183                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.267745                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.735561                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          158493257     84.06%     84.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           17187157      9.12%     93.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            8296263      4.40%     97.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2615395      1.39%     98.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1375024      0.73%     99.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             297606      0.16%     99.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             194593      0.10%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              63901      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              31987      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      188555183                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.267126                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1116975                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          612327                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            13196358                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1347310                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    504                       # number of misc regfile reads
system.cpu2.numCycles                       188992183                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    39442101                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               58299474                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             23887850                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2922278                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11033840                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2911933                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               105813                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             89375154                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              65936622                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           49225997                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 29811278                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                795441                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                958671                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              7066657                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                25338147                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        89375154                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      81385263                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            396186                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  7460697                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        396182                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   246242300                       # The number of ROB reads
system.cpu2.rob.rob_writes                  131602786                       # The number of ROB writes
system.cpu2.timesIdled                           4796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            90.583997                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                8473016                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             9353767                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1084657                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13738706                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            797549                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         811537                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           13988                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17845186                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1321                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           978                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           929078                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   6909647                       # Number of branches committed
system.cpu3.commit.bw_lim_events               936633                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         676431                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       27329601                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28468009                       # Number of instructions committed
system.cpu3.commit.committedOps              28805385                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    152441115                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.188961                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.848541                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    139821414     91.72%     91.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6615191      4.34%     96.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2252275      1.48%     97.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1807339      1.19%     98.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       497924      0.33%     99.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       355668      0.23%     99.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        82170      0.05%     99.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        72501      0.05%     99.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       936633      0.61%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    152441115                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              588229                       # Number of function calls committed.
system.cpu3.commit.int_insts                 27289684                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6042430                       # Number of loads committed
system.cpu3.commit.membars                     506027                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       506027      1.76%      1.76% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        21534250     74.76%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             50      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6043408     20.98%     97.50% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        721554      2.50%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         28805385                       # Class of committed instruction
system.cpu3.commit.refs                       6764962                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28468009                       # Number of Instructions Simulated
system.cpu3.committedOps                     28805385                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.518099                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.518099                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            117121972                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               155966                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6687612                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              61540767                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 9164669                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28104592                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                929544                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                16878                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1341823                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17845186                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10627282                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    144200411                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               143911                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      73601142                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2170246                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.113599                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11377054                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           9270565                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.468531                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         156662600                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.478077                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.916571                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               111045707     70.88%     70.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25296772     16.15%     87.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15887741     10.14%     97.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2270518      1.45%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  616490      0.39%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1033304      0.66%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  204502      0.13%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  307074      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     492      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           156662600                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         426693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              951869                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10274806                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.283703                       # Inst execution rate
system.cpu3.iew.exec_refs                     9894416                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    813477                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               41593334                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11514014                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            285681                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1285765                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1318049                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           56098753                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9080939                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           645752                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             44566754                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                385716                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3254626                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                929544                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3921070                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        48504                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             208                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5471584                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       595517                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            27                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       488675                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        463194                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 33889726                       # num instructions consuming a value
system.cpu3.iew.wb_count                     43747358                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.730677                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24762448                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.278487                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      43784209                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58884524                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32920478                       # number of integer regfile writes
system.cpu3.ipc                              0.181222                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.181222                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           506474      1.12%      1.12% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             34642409     76.62%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  66      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     77.74% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9249173     20.46%     98.20% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             814288      1.80%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45212506                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      86907                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.001922                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  69279     79.72%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     79.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 17600     20.25%     99.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   28      0.03%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44792939                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         247191092                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     43747358                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         83392145                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  55026055                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45212506                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1072698                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       27293368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            16573                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        396267                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16946023                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    156662600                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.288598                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.758301                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          129602240     82.73%     82.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           15568251      9.94%     92.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7497575      4.79%     97.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2305068      1.47%     98.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1075797      0.69%     99.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             364856      0.23%     99.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             165522      0.11%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              53027      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              30264      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      156662600                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.287814                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1092306                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          627017                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11514014                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1318049                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    447                       # number of misc regfile reads
system.cpu3.numCycles                       157089293                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    71343582                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               50362695                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             21131348                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2424963                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                10149265                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2727400                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                96034                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             79401863                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              58788876                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           43557931                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 28010295                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                819803                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                929544                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6405997                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22426583                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        79401863                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      60804804                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            304500                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6248713                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        304511                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   207637674                       # The number of ROB reads
system.cpu3.rob.rob_writes                  116512332                       # The number of ROB writes
system.cpu3.timesIdled                           4622                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5123453                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9670825                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1429881                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       574660                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5601896                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4324680                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12215009                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4899340                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 114272916000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5044490                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       651706                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3900871                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5722                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           7263                       # Transaction distribution
system.membus.trans_dist::ReadExReq             60772                       # Transaction distribution
system.membus.trans_dist::ReadExResp            60701                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5044491                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14776016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14776016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    368441408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               368441408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5450                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5118248                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5118248    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5118248                       # Request fanout histogram
system.membus.respLayer1.occupancy        27384786500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13623115034                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                592                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          297                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    66589132.996633                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   151886708.905576                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          297    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    621048500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            297                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    94495943500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  19776972500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 114272916000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     11546281                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11546281                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     11546281                       # number of overall hits
system.cpu2.icache.overall_hits::total       11546281                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5957                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5957                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5957                       # number of overall misses
system.cpu2.icache.overall_misses::total         5957                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    399004500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    399004500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    399004500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    399004500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     11552238                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11552238                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     11552238                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11552238                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000516                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000516                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000516                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000516                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 66980.778916                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 66980.778916                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 66980.778916                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 66980.778916                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          432                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    39.272727                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5612                       # number of writebacks
system.cpu2.icache.writebacks::total             5612                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          345                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          345                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          345                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          345                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5612                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5612                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5612                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5612                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    374060500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    374060500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    374060500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    374060500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000486                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000486                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000486                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000486                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 66653.688525                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 66653.688525                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 66653.688525                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 66653.688525                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5612                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     11546281                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11546281                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5957                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5957                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    399004500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    399004500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     11552238                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11552238                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000516                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000516                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 66980.778916                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 66980.778916                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          345                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          345                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5612                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5612                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    374060500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    374060500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000486                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000486                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 66653.688525                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 66653.688525                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 114272916000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11744174                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5644                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2080.824592                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         23110088                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        23110088                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 114272916000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8449828                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8449828                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8449828                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8449828                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2184898                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2184898                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2184898                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2184898                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 183513965986                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 183513965986                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 183513965986                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 183513965986                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10634726                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10634726                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10634726                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10634726                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.205449                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.205449                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.205449                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.205449                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 83992.006028                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 83992.006028                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 83992.006028                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 83992.006028                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      7345935                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          123                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           115938                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    63.360891                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    24.600000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1437826                       # number of writebacks
system.cpu2.dcache.writebacks::total          1437826                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       740815                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       740815                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       740815                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       740815                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1444083                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1444083                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1444083                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1444083                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 130822614497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 130822614497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 130822614497                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 130822614497                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.135789                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.135789                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.135789                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.135789                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 90592.171293                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90592.171293                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 90592.171293                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90592.171293                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1437826                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8094977                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8094977                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1987670                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1987670                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 164361258500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 164361258500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10082647                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10082647                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.197138                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.197138                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 82690.415663                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 82690.415663                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       558114                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       558114                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1429556                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1429556                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 129085435000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 129085435000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.141784                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.141784                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 90297.571414                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90297.571414                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       354851                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        354851                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       197228                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       197228                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  19152707486                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  19152707486                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       552079                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       552079                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.357246                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.357246                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 97109.474750                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97109.474750                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       182701                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       182701                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        14527                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        14527                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1737179497                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1737179497                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.026313                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026313                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 119582.811110                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 119582.811110                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       205663                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       205663                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1017                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1017                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     25139000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     25139000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       206680                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       206680                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.004921                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.004921                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24718.780728                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24718.780728                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          168                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          168                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          849                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          849                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     13671500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     13671500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.004108                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.004108                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 16103.062426                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16103.062426                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       204323                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       204323                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1917                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1917                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     28886500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     28886500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       206240                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       206240                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.009295                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.009295                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 15068.596766                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15068.596766                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1902                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1902                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     27066500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     27066500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.009222                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.009222                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 14230.546793                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 14230.546793                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1031500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1031500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       949500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       949500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          311                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            311                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          680                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          680                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     10546500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     10546500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          991                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          991                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.686176                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.686176                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 15509.558824                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 15509.558824                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          680                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          680                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      9866500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      9866500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.686176                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.686176                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 14509.558824                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 14509.558824                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 114272916000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.461718                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           10309311                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1444029                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.139269                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.461718                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.983179                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.983179                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23541276                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23541276                       # Number of data accesses
system.cpu3.numPwrStateTransitions                618                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          310                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    115252980.645161                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   283370936.289290                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          310    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        63000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1218111500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            310                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    78544492000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  35728424000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 114272916000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10621420                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10621420                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10621420                       # number of overall hits
system.cpu3.icache.overall_hits::total       10621420                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5862                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5862                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5862                       # number of overall misses
system.cpu3.icache.overall_misses::total         5862                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    382444500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    382444500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    382444500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    382444500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10627282                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10627282                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10627282                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10627282                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000552                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000552                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000552                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000552                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 65241.299898                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65241.299898                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 65241.299898                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65241.299898                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1349                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    56.208333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5600                       # number of writebacks
system.cpu3.icache.writebacks::total             5600                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          262                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          262                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          262                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          262                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5600                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5600                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5600                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5600                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    364716000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    364716000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    364716000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    364716000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000527                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000527                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000527                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000527                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 65127.857143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65127.857143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 65127.857143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65127.857143                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5600                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10621420                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10621420                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5862                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5862                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    382444500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    382444500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10627282                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10627282                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000552                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000552                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 65241.299898                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65241.299898                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          262                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          262                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5600                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5600                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    364716000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    364716000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000527                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000527                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 65127.857143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65127.857143                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 114272916000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10780209                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5632                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1914.099609                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21260164                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21260164                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 114272916000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7395918                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7395918                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7395918                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7395918                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1924894                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1924894                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1924894                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1924894                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 162829205489                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 162829205489                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 162829205489                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 162829205489                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9320812                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9320812                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9320812                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9320812                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.206516                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.206516                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.206516                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.206516                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 84591.258266                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 84591.258266                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 84591.258266                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 84591.258266                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4862969                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         2442                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            73623                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             39                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    66.052307                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    62.615385                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1156944                       # number of writebacks
system.cpu3.dcache.writebacks::total          1156944                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       762232                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       762232                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       762232                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       762232                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1162662                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1162662                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1162662                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1162662                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 105825770994                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 105825770994                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 105825770994                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 105825770994                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.124738                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.124738                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.124738                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.124738                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 91020.237175                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91020.237175                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 91020.237175                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91020.237175                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1156944                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7041535                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7041535                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1726702                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1726702                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 143113322000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 143113322000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8768237                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8768237                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.196927                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.196927                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 82882.467270                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82882.467270                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       578127                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       578127                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      1148575                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1148575                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 104050182500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 104050182500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.130993                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.130993                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 90590.673226                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90590.673226                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       354383                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        354383                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       198192                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       198192                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  19715883489                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  19715883489                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       552575                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       552575                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.358670                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.358670                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 99478.704938                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 99478.704938                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       184105                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       184105                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        14087                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        14087                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1775588494                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1775588494                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.025493                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025493                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126044.473202                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126044.473202                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       168385                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       168385                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          936                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          936                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     28800500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     28800500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       169321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       169321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.005528                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.005528                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 30769.764957                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30769.764957                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          169                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          169                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          767                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          767                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     13745000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     13745000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.004530                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.004530                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 17920.469361                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17920.469361                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       167463                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       167463                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1463                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1463                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     22187000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     22187000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       168926                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       168926                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.008661                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.008661                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 15165.413534                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 15165.413534                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1448                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1448                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     20815000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     20815000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.008572                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.008572                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data        14375                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total        14375                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       935000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       935000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       859000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       859000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          301                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            301                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          677                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          677                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      8716000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      8716000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          978                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          978                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.692229                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.692229                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 12874.446086                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 12874.446086                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          677                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          677                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      8039000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      8039000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.692229                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.692229                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 11874.446086                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 11874.446086                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 114272916000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.803434                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            8898689                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1163013                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.651410                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.803434                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.962607                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.962607                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20483060                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20483060                       # Number of data accesses
system.cpu0.numPwrStateTransitions                122                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           61                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6302459.016393                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   5841824.118155                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           61    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       301500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     19487500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             61                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   113888466000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    384450000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 114272916000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     12773990                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12773990                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     12773990                       # number of overall hits
system.cpu0.icache.overall_hits::total       12773990                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       238342                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        238342                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       238342                       # number of overall misses
system.cpu0.icache.overall_misses::total       238342                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6033487995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6033487995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6033487995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6033487995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13012332                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13012332                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13012332                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13012332                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.018317                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.018317                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.018317                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.018317                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25314.413721                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25314.413721                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25314.413721                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25314.413721                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2132                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.950820                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       217985                       # number of writebacks
system.cpu0.icache.writebacks::total           217985                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        20357                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        20357                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        20357                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        20357                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       217985                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       217985                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       217985                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       217985                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5319327495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5319327495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5319327495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5319327495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.016752                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.016752                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.016752                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.016752                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24402.263894                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24402.263894                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24402.263894                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24402.263894                       # average overall mshr miss latency
system.cpu0.icache.replacements                217985                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     12773990                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12773990                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       238342                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       238342                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6033487995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6033487995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13012332                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13012332                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.018317                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.018317                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25314.413721                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25314.413721                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        20357                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        20357                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       217985                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       217985                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5319327495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5319327495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.016752                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.016752                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24402.263894                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24402.263894                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 114272916000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12992241                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           218017                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            59.592789                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         26242649                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        26242649                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 114272916000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10194421                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10194421                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10194421                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10194421                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2590792                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2590792                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2590792                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2590792                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 208820617962                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 208820617962                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 208820617962                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 208820617962                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12785213                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12785213                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12785213                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12785213                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.202640                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.202640                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.202640                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.202640                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80601.074097                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80601.074097                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80601.074097                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80601.074097                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9062224                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1912                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           146543                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             29                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.840033                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.931034                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1715067                       # number of writebacks
system.cpu0.dcache.writebacks::total          1715067                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       870062                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       870062                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       870062                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       870062                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1720730                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1720730                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1720730                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1720730                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 150662487600                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 150662487600                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 150662487600                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 150662487600                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.134588                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.134588                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.134588                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.134588                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87557.308584                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87557.308584                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87557.308584                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87557.308584                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1715067                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9438604                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9438604                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2338090                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2338090                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 186380685000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 186380685000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11776694                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11776694                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.198535                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.198535                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 79714.931846                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 79714.931846                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       648149                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       648149                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1689941                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1689941                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 148083190500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 148083190500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.143499                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.143499                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 87626.248786                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87626.248786                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       755817                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        755817                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       252702                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       252702                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  22439932962                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22439932962                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1008519                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1008519                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250567                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.250567                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 88799.981646                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88799.981646                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       221913                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       221913                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        30789                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        30789                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2579297100                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2579297100                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030529                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030529                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83773.331385                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83773.331385                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       237830                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       237830                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1665                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1665                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     33501500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     33501500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       239495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       239495                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.006952                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006952                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 20121.021021                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 20121.021021                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          940                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          940                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          725                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          725                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     17455500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     17455500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003027                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003027                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24076.551724                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24076.551724                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       220727                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       220727                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3632                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3632                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     82536500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     82536500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       224359                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       224359                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.016188                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.016188                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 22724.807269                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 22724.807269                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3627                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3627                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     78918500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     78918500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.016166                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.016166                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 21758.615936                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 21758.615936                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       168000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       168000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       159000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       159000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3084                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3084                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          497                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          497                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10304500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10304500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3581                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3581                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.138788                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.138788                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 20733.400402                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 20733.400402                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          497                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          497                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9807500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9807500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.138788                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.138788                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 19733.400402                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 19733.400402                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 114272916000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.974027                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12388238                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1718202                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.210001                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.974027                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999188                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999188                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         28223466                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        28223466                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 114272916000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              185413                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              242969                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1851                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              189735                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1928                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              177033                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1988                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              138685                       # number of demand (read+write) hits
system.l2.demand_hits::total                   939602                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             185413                       # number of overall hits
system.l2.overall_hits::.cpu0.data             242969                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1851                       # number of overall hits
system.l2.overall_hits::.cpu1.data             189735                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1928                       # number of overall hits
system.l2.overall_hits::.cpu2.data             177033                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1988                       # number of overall hits
system.l2.overall_hits::.cpu3.data             138685                       # number of overall hits
system.l2.overall_hits::total                  939602                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             32573                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1470952                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3785                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1352622                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3684                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1259316                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3612                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1016701                       # number of demand (read+write) misses
system.l2.demand_misses::total                5143245                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            32573                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1470952                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3785                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1352622                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3684                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1259316                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3612                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1016701                       # number of overall misses
system.l2.overall_misses::total               5143245                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2680607000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 144664866500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    343467500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 134313070000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    341998500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 126155162500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    332134000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 102180544500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     511011850500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2680607000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 144664866500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    343467500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 134313070000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    341998500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 126155162500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    332134000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 102180544500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    511011850500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          217986                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1713921                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5636                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1542357                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5612                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1436349                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5600                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1155386                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6082847                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         217986                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1713921                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5636                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1542357                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5612                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1436349                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5600                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1155386                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6082847                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.149427                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.858238                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.671576                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.876984                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.656450                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.876748                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.645000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.879967                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.845533                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.149427                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.858238                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.671576                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.876984                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.656450                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.876748                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.645000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.879967                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.845533                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82295.367329                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98347.781913                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90744.385733                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99298.303591                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92833.469055                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100177.526927                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91952.934662                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 100502.059603                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99355.922283                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82295.367329                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98347.781913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90744.385733                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99298.303591                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92833.469055                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100177.526927                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91952.934662                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 100502.059603                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99355.922283                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              651706                       # number of writebacks
system.l2.writebacks::total                    651706                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           9132                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            688                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           9579                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            767                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           9222                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            670                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           7939                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               38048                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          9132                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           688                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          9579                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           767                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          9222                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           670                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          7939                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              38048                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        32522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1461820                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1343043                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2917                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1250094                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1008762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5105197                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        32522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1461820                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1343043                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1250094                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1008762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5105197                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2352875000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 129531795528                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    263269002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 120334170536                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    256862501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 113126084540                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    255715502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  91643334554                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 457764107163                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2352875000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 129531795528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    263269002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 120334170536                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    256862501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 113126084540                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    255715502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  91643334554                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 457764107163                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.149193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.852910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.549503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.870773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.519779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.870327                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.525357                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.873095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.839278                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.149193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.852910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.549503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.870773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.519779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.870327                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.525357                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.873095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.839278                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72347.180370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88609.948918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85007.750081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89598.151761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88057.079534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 90494.062479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86918.933379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 90847.330246                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89666.296357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72347.180370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88609.948918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85007.750081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89598.151761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88057.079534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 90494.062479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86918.933379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 90847.330246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89666.296357                       # average overall mshr miss latency
system.l2.replacements                        9429587                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       702178                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           702178                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       702178                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       702178                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4504235                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4504235                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4504235                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4504235                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            1484                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             405                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             411                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             189                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2489                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1723                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           600                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           709                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           303                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3335                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     43284000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     10857500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     10626500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      4704500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     69472500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3207                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1005                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1120                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          492                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5824                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.537262                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.597015                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.633036                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.615854                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.572630                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 25121.300058                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 18095.833333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 14988.011283                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 15526.402640                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 20831.334333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1723                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          598                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          709                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          303                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3333                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     34475000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     12068500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     14312498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      6079000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     66934998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.537262                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.595025                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.633036                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.615854                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.572287                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20008.705746                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20181.438127                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20186.880113                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20062.706271                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20082.507651                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           745                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           561                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           356                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           227                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1889                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         2085                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1059                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          628                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          499                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             4271                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     45741500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     23628000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     13639500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     11202000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     94211000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2830                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1620                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          984                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          726                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6160                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.736749                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.653704                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.638211                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.687328                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.693344                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 21938.369305                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 22311.614731                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 21718.949045                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 22448.897796                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 22058.300164                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            29                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         2069                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1055                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          625                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          493                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         4242                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     42608500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     21095000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     12644000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     10033000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     86380500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.731095                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.651235                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.635163                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.679063                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.688636                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20593.765104                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19995.260664                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20230.400000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20350.912779                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20363.154173                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             5670                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              175                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              206                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              323                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6374                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          21530                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          13098                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          13062                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          13011                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               60701                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2391813000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1707916000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1692124000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1742945000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7534798000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        27200                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        13273                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        13268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        13334                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             67075                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.791544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.986815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.984474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.975776                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.904972                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 111092.104041                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 130395.174836                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129545.551983                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 133959.342095                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124129.717797                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        21530                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        13098                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        13062                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        13011                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          60701                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2176513000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1576936000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1561504000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1612835000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6927788000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.791544                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.986815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.984474                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.975776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.904972                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101092.104041                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 120395.174836                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119545.551983                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 123959.342095                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114129.717797                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        185413                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1851                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1928                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1988                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             191180                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        32573                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3785                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3684                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3612                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            43654                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2680607000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    343467500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    341998500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    332134000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3698207000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       217986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5636                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5612                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5600                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         234834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.149427                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.671576                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.656450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.645000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.185893                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82295.367329                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90744.385733                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92833.469055                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91952.934662                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84716.337564                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          688                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          767                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          670                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2176                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        32522                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3097                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2917                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2942                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41478                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2352875000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    263269002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    256862501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    255715502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3128722005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.149193                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.549503                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.519779                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.525357                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.176627                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72347.180370                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85007.750081                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88057.079534                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86918.933379                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75430.879141                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       237299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       189560                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       176827                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       138362                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            742048                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1449422                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1339524                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1246254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      1003690                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5038890                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 142273053500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 132605154000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 124463038500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 100437599500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 499778845500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1686721                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1529084                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1423081                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      1142052                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5780938                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.859313                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.876030                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.875744                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.878848                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.871639                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98158.475240                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98994.235266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 99869.720378                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100068.347298                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99184.313510                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         9132                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         9579                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         9222                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         7939                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        35872                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1440290                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1329945                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1237032                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       995751                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5003018                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 127355282528                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 118757234536                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 111564580540                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  90030499554                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 447707597158                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.853899                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.869766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.869263                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.871896                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.865434                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88423.360940                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89294.846430                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 90187.303594                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 90414.671493                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89487.504774                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu0.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             2                       # number of InvalidateReq accesses(hits+misses)
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 114272916000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999985                       # Cycle average of tags in use
system.l2.tags.total_refs                    11261077                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9429653                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.194220                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.003435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.660489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.622038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.031925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.487077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.029680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.444489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.030006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        5.690847                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.468804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.010320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.181594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.132611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.116320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.088919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  54634725                       # Number of tag accesses
system.l2.tags.data_accesses                 54634725                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 114272916000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2081344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      93556480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        198208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      85954688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        186688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      80005952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        188288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      64560576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          326732224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2081344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       198208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       186688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       188288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2654528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     41709184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41709184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          32521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1461820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1343042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1250093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1008759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5105191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       651706                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             651706                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         18213800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        818710883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1734514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        752187754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1633703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        700130484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1647705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        564968308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2859227151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     18213800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1734514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1633703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1647705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23229721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      364996234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            364996234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      364996234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        18213800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       818710883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1734514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       752187754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1633703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       700130484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1647705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       564968308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3224223385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    646605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     32522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1443626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1333913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1241360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    999057.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000464785750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        40182                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        40182                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9120817                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             608341                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5105192                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     651706                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5105192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   651706                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  45758                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5101                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            216814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            191903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            181377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            174426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            842958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            554083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            422596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            339255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            407053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           476790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           359204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           184813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           182087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           168675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           203049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             53987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            77455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            62846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37231                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 151371011250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25297170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            246235398750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29918.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48668.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2754027                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  557112                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5105192                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               651706                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  961561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1207897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1030809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  733650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  480690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  299213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  173713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   91915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   44039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   20222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   9630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  38915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  40057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  41547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  42477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  44224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  42406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  41571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  40942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2394894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    152.484598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.157350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   191.396071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1429913     59.71%     59.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       611775     25.54%     85.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       148270      6.19%     91.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        62519      2.61%     94.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34750      1.45%     95.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22255      0.93%     96.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15042      0.63%     97.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10633      0.44%     97.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        59737      2.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2394894                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        40182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     125.911378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    186.863340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         31923     79.45%     79.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         3324      8.27%     87.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         2606      6.49%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          567      1.41%     95.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          472      1.17%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          387      0.96%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          329      0.82%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          203      0.51%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          128      0.32%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           63      0.16%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           53      0.13%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           54      0.13%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           37      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           19      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            9      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            7      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         40182                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        40182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.091708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.085970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.450785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38329     95.39%     95.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              455      1.13%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1072      2.67%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              244      0.61%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      0.16%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         40182                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              323803776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2928512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41382208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               326732288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41709184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2833.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       362.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2859.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    365.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  114272996500                       # Total gap between requests
system.mem_ctrls.avgGap                      19849.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2081408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     92392064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       198208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     85370432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       186688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     79447040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       188288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     63939648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     41382208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 18214359.735074933618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 808521102.235633850098                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1734514.239577119006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 747074941.187288880348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1633702.950224880828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 695239456.390523910522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1647704.518190469593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 559534579.479883074760                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 362134873.673828363419                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        32522                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1461820                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1343042                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2917                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1250093                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1008759                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       651706                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1007423250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  69037696500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    133218750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  64658447250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    134197750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  61294308500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    132308250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  49837798500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2832966033000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30976.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47227.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43015.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48143.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46005.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     49031.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44972.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49405.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4347000.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    58.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9399003180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4995696255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16571411640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1886654160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9020456640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      51725381880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        322583520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        93921187275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        821.902429                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    415745250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3815760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 110041410750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7700518560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4092926475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19552939980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1488582180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9020456640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      51625756140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        406478880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        93887658855                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        821.609023                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    640594250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3815760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 109816561750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                544                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          273                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    50618893.772894                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   110509465.974355                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          273    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    423106000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            273                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   100453958000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  13818958000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 114272916000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12245003                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12245003                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12245003                       # number of overall hits
system.cpu1.icache.overall_hits::total       12245003                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6011                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6011                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6011                       # number of overall misses
system.cpu1.icache.overall_misses::total         6011                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    400677497                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    400677497                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    400677497                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    400677497                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12251014                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12251014                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12251014                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12251014                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000491                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000491                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000491                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000491                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 66657.377641                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66657.377641                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 66657.377641                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66657.377641                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          663                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    60.272727                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5636                       # number of writebacks
system.cpu1.icache.writebacks::total             5636                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          375                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          375                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          375                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          375                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5636                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5636                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5636                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5636                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    374643997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    374643997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    374643997                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    374643997                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000460                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000460                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000460                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000460                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66473.384847                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66473.384847                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66473.384847                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66473.384847                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5636                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12245003                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12245003                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6011                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6011                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    400677497                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    400677497                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12251014                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12251014                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000491                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000491                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 66657.377641                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66657.377641                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          375                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          375                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5636                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5636                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    374643997                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    374643997                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000460                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000460                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66473.384847                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66473.384847                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 114272916000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12411945                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5668                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2189.827982                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         24507664                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        24507664                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 114272916000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8743946                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8743946                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8743946                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8743946                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2300807                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2300807                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2300807                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2300807                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 192102894995                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 192102894995                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 192102894995                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 192102894995                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11044753                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11044753                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11044753                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11044753                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208317                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208317                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208317                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208317                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83493.702425                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83493.702425                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83493.702425                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83493.702425                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8309284                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          546                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           134010                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.004955                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   109.200000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1543480                       # number of writebacks
system.cpu1.dcache.writebacks::total          1543480                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       751225                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       751225                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       751225                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       751225                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1549582                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1549582                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1549582                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1549582                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 139317586996                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 139317586996                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 139317586996                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 139317586996                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.140300                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.140300                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.140300                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.140300                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89906.559960                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89906.559960                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89906.559960                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89906.559960                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1543480                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8391093                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8391093                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2101154                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2101154                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 172803142500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 172803142500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10492247                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10492247                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.200258                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.200258                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82242.016768                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82242.016768                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       565981                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       565981                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1535173                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1535173                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 137568707000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 137568707000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.146315                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.146315                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 89611.207988                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89611.207988                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       352853                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        352853                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       199653                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       199653                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  19299752495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  19299752495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       552506                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       552506                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.361359                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.361359                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 96666.478816                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 96666.478816                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       185244                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       185244                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        14409                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        14409                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1748879996                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1748879996                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.026079                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026079                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 121374.140884                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 121374.140884                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       214831                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       214831                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          929                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          929                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     27771500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     27771500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       215760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       215760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.004306                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.004306                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29893.972013                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29893.972013                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          190                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          190                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          739                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          739                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12451000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12451000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003425                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003425                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 16848.443843                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16848.443843                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       212899                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       212899                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2420                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2420                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     45260000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     45260000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       215319                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       215319                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.011239                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.011239                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 18702.479339                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 18702.479339                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2407                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2407                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     42914000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     42914000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.011179                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.011179                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 17828.832572                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17828.832572                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       782500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       782500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       721500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       721500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          368                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            368                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          600                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          600                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     10365500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     10365500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          968                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          968                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.619835                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.619835                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 17275.833333                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 17275.833333                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          600                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          600                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      9765500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      9765500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.619835                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.619835                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 16275.833333                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 16275.833333                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 114272916000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.638272                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10726634                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1549540                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.922463                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.638272                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.988696                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988696                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24503112                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24503112                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 114272916000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6040971                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1353884                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5385964                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8777881                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8207                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9156                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17363                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          228                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          228                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            68300                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           68300                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        234834                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5806140                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            2                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            2                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       653956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5160633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4641794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4323806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3479108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18309841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     27902080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    219455104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       721408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    197493312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       718336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    183947136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       716800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    147989056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              778943232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9461621                       # Total snoops (count)
system.tol2bus.snoopTraffic                  43415104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15556454                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.495649                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.785422                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9721872     62.49%     62.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4751002     30.54%     93.03% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 476739      3.06%     96.10% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 421299      2.71%     98.81% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 185542      1.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15556454                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12195720348                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2174560106                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8806015                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1751547705                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8744116                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2588163897                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         327180070                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2333166253                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8810577                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
