// Seed: 2468728526
`timescale 1ps / 1 ps
module module_0 (
    input  id_0,
    output id_1,
    output id_2
);
  logic id_3;
  type_6(
      1, id_0
  );
  type_7 id_4 (
      .id_0(id_0 + 1),
      .id_1(),
      .id_2(id_0),
      .id_3(1)
  );
endmodule
