#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jul 28 23:06:54 2024
# Process ID: 98658
# Current directory: /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl
# Command line: vivado
# Log file: /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/vivado.log
# Journal file: /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/santiego/proj/arch/nscscc/work/project_1/project_1.xpr
update_compile_order -fileset sources_1
add_files {/home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/CacheMem_30.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/CacheMem_28.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/MaxPeriodFibonacciLFSR.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/mem_combMem_1.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/SyncRam_28.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/AXI4ReadAgent.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/SyncRam_30.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/CacheMem.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/WB.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/Decoder.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/mem_combMem_4.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/GPR.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/SyncRam.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/C32.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/mem_combMem_0.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/CacheMem_8.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/C53.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/CacheMem_10.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/mem_combMem.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/AXI4ReadAgent_1.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/uart_wrapper.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/ID.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/ALU.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/C22.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/ram_wrapper.v /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/CoreNSCSCC.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/MEM.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/DIVU.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/SyncRam_12.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/IF.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/mem_combMem_3.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/SyncRam_8.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/AXI4SRAM.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/PREIF.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/InstrsBuff.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/ArrayMulDataModule.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/CachePiped_1.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/mem_combMem_2.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/thinpad_top.v /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/AXI4XBarNto1.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/AXI4WriteAgent_1.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/AXI4XBar1toN.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/CacheMem_12.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/CachePiped.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/MULU.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/SyncRam_10.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/async.v /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/BRU_SINGLE.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/AXI4WriteAgent.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/EX.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/Arbiter2_AXI4AIO.sv}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
close_project
open_project /home/santiego/proj/arch/nscscc/work/2024696/thinpad_top.xpr
update_compile_order -fileset sources_1
import_files -force {/home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/CacheMem_30.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/CacheMem_28.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/MaxPeriodFibonacciLFSR.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/mem_combMem_1.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/SyncRam_28.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/AXI4ReadAgent.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/SyncRam_30.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/CacheMem.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/WB.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/Decoder.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/mem_combMem_4.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/GPR.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/SyncRam.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/C32.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/mem_combMem_0.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/CacheMem_8.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/C53.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/CacheMem_10.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/mem_combMem.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/AXI4ReadAgent_1.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/uart_wrapper.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/ID.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/ALU.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/C22.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/ram_wrapper.v /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/CoreNSCSCC.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/MEM.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/DIVU.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/SyncRam_12.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/IF.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/mem_combMem_3.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/SyncRam_8.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/AXI4SRAM.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/PREIF.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/InstrsBuff.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/ArrayMulDataModule.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/CachePiped_1.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/mem_combMem_2.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/thinpad_top.v /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/AXI4XBarNto1.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/AXI4WriteAgent_1.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/AXI4XBar1toN.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/CacheMem_12.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/CachePiped.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/MULU.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/SyncRam_10.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/async.v /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/BRU_SINGLE.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/AXI4WriteAgent.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/EX.sv /home/santiego/proj/arch/nscscc/work/nagi/cores/nagiCore/rtl/nscscc/nagicore/Arbiter2_AXI4AIO.sv}
update_compile_order -fileset sources_1
