#!/usr/bin/env python3
"""Elementwise Addition Example using RocDSL
This example demonstrates the RocDSL API pattern
- make_ordered_layout, make_layout_tv
- make_copy_atom, make_tiled_copy_tv
- get_slice, partition operations

The actual kernel uses a simplified implementation for AMD GPU.
"""

import sys
import os
import argparse
import numpy as np
import ctypes
import pytest

# Setup paths
sys.path.insert(0, os.path.join(os.environ.get('MLIR_PATH', ''), 'tools/mlir/python_packages/mlir_core'))
sys.path.insert(0, os.path.join(os.path.dirname(__file__), '../../../build/python_bindings'))
sys.path.insert(0, os.path.join(os.path.dirname(__file__), '../../../python'))

from rocdsl.compiler.context import RAIIMLIRContextModule
from rocdsl.dialects.ext import func, gpu, rocir, rocm
from rocdsl.dialects.ext.arith import Index
from rocdsl.runtime.hip_util import hip_check, get_hip_arch
from mlir.ir import F16Type, F32Type, IntegerType, InsertionPoint
from mlir.dialects import arith
import mlir.extras.types as T
from hip import hip


def create_elementwise_add_kernel(M: int, N: int, dtype=F32Type):
    """Create elementwise addition kernel demonstrating RocDSL API.
    
    Args:
        M, N: Tensor dimensions
        dtype: Element type
        
    Returns:
        Compiled kernel module
    """
    print(f"\n[RocDSL INFO] Creating elementwise add kernel for {M}x{N}")
    print(f"[RocDSL INFO] Element type: {dtype}")
    
    ctx = RAIIMLIRContextModule(allow_unregistered_dialects=True)
    gpu.set_container_module(ctx.module)
    
    # Create GPU module
    @gpu.module("elementwise_kernels", ["#rocdl.target<abi = \"500\">"])
    def gpu_mod():
        pass
    
    # Set insertion point
    ip = InsertionPoint.at_block_begin(gpu_mod.regions[0].blocks[0])
    ip.__enter__()
    
    @gpu.func(emit=True)
    def elementwise_add_kernel(A: T.memref(M, N, dtype.get()), 
                               B: T.memref(M, N, dtype.get()), 
                               C: T.memref(M, N, dtype.get())):
        # ===== Step 1: Thread and Block IDs =====
        tid_x = rocir.thread_idx("x")
        tid_y = rocir.thread_idx("y")
        bid_x = rocir.block_idx("x")
        bid_y = rocir.block_idx("y")
        
        # Calculate linear thread index
        bdim_x = rocir.block_dim("x")
        tidx = (tid_y * bdim_x + tid_x).value
        
        # Block coordinates
        blk_coord_y = bid_y
        blk_coord_x = bid_x
        
        # ===== Step 2: Re-create TiledCopy and Layouts (Kernel Scope) =====
        # Since we need these for logic inside the kernel
        THR_M, THR_N = 4, 32
        VAL_M, VAL_N = 4, 4
        
        thr_layout = rocir.make_ordered_layout((THR_M, THR_N), order=(1, 0))
        val_layout = rocir.make_ordered_layout((VAL_M, VAL_N), order=(1, 0))
        
        # Atoms
        copy_atom_load = rocir.make_copy_atom(dtype.get(), vector_size=8)
        copy_atom_store = rocir.make_copy_atom(dtype.get(), vector_size=8)
        
        # Tiled Copies
        tiled_copy_A = rocir.make_tiled_copy_tv(copy_atom_load, thr_layout, val_layout,
                                               thr_shape=(THR_M, THR_N), val_shape=(VAL_M, VAL_N))
        tiled_copy_B = rocir.make_tiled_copy_tv(copy_atom_load, thr_layout, val_layout,
                                               thr_shape=(THR_M, THR_N), val_shape=(VAL_M, VAL_N))
        tiled_copy_C = rocir.make_tiled_copy_tv(copy_atom_store, thr_layout, val_layout,
                                               thr_shape=(THR_M, THR_N), val_shape=(VAL_M, VAL_N))
        
        tensor_A = rocir.make_tensor(A, shape=(M, N), strides=(N, 1))
        tensor_B = rocir.make_tensor(B, shape=(M, N), strides=(N, 1))
        tensor_C = rocir.make_tensor(C, shape=(M, N), strides=(N, 1))
        
        TILE_M = THR_M * VAL_M
        TILE_N = THR_N * VAL_N
        tile_shape = (TILE_M, TILE_N)
        gA = rocir.zipped_divide(tensor_A, tile_shape)
        gB = rocir.zipped_divide(tensor_B, tile_shape)
        gC = rocir.zipped_divide(tensor_C, tile_shape)
        idC = rocir.make_identity_tensor((M, N))
        cC = rocir.zipped_divide(idC, tile_shape)
        
        blk_coord = (blk_coord_y, blk_coord_x)
        blkA = gA[blk_coord]
        blkB = gB[blk_coord]
        blkC = gC[blk_coord]
        blkCrd = cC[blk_coord]
        
        thr_copy_A = tiled_copy_A.get_slice(tidx)
        thr_copy_B = tiled_copy_B.get_slice(tidx)
        thr_copy_C = tiled_copy_C.get_slice(tidx)
        
        thrA = thr_copy_A.partition_S(blkA)
        thrB = thr_copy_B.partition_S(blkB)
        thrC = thr_copy_C.partition_S(blkC)
        thrCrd = thr_copy_C.partition_S(blkCrd)
        
        val_shape = tiled_copy_A.val_shape
        frgA = rocir.make_fragment_like(thrA, dtype.get())
        frgB = rocir.make_fragment_like(thrB, dtype.get())
        frgC = rocir.make_fragment_like(thrC, dtype.get())
        
        pred_ty = IntegerType.get_signless(1)
        frgPred = rocir.make_rmem_tensor(val_shape, pred_ty)
        total_vals = val_shape[0] * val_shape[1]
        for linear in range(total_vals):
            lin_idx = rocir.const_index(linear)
            coords = thrCrd.coords_from_linear(lin_idx)
            pred_val = rocir.elem_less(coords, (M, N))
            pred_offsets = tuple(frgPred.offsets_from_linear(lin_idx))
            frgPred[pred_offsets] = pred_val
        
        rocir.copy(tiled_copy_A, thrA, frgA, pred=frgPred)
        rocir.copy(tiled_copy_B, thrB, frgB, pred=frgPred)
        
        for i in range(val_shape[0]):
            idx_i = rocir.const_index(i)
            for j in range(val_shape[1]):
                idx_j = rocir.const_index(j)
                coords = (idx_i, idx_j)
                a_val = frgA[coords]
                b_val = frgB[coords]
                c_val = arith.AddFOp(a_val, b_val).result
                frgC[coords] = c_val
        
        rocir.copy(tiled_copy_C, frgC, thrC, pred=frgPred)
    
    ip.__exit__(None, None, None)
    
    print(f"[RocDSL INFO] Generated MLIR module")
    
    return ctx.module


@pytest.mark.parametrize(
    ("M", "N"),
    [
        (1, 3),
        (17, 15),
        (64, 128),
        (129, 255),
        (1021, 515),
    ],
)
def test_compile_and_run(M, N, dtype=F32Type, benchmark=False, iterations=100):
    """Compile and run the elementwise add kernel."""
    
    print("\n" + "="*80)
    print("RocDSL Elementwise Addition Test")
    print(f"Tensor dimensions: [{M}, {N}]")
    print(f"Element type: {dtype}")
    print(f"GPU: {get_hip_arch()}")
    print("="*80)
    
    # Create kernel
    module = create_elementwise_add_kernel(M, N, dtype)
    
    # Compile to HSACO  
    import sys
    sys.path.insert(0, os.path.join(os.path.dirname(__file__), '../..'))
    from utils import compile_to_hsaco
    from rocdsl.compiler.pipeline import run_pipeline, Pipeline
    
    # Run optimization pipeline
    print(f"[RocDSL INFO] Running optimization pipeline...")
    optimized = run_pipeline(module, Pipeline().canonicalize().cse())
    
    # Compile to HSACO
    print(f"[RocDSL INFO] Compiling to HSACO...")
    hsaco = compile_to_hsaco(optimized, kernel_name="elementwise_add_kernel")
    print(f"\n[RocDSL INFO] Compiled to HSACO: {len(hsaco)} bytes")
    
    # Prepare data
    np.random.seed(42)
    torch_dtype = np.float32 if dtype == F32Type else np.float16
    a_host = np.random.randn(M, N).astype(torch_dtype)
    b_host = np.random.randn(M, N).astype(torch_dtype)
    c_host = np.zeros((M, N), dtype=torch_dtype)
    
    # Allocate device memory
    size_bytes = M * N * a_host.itemsize
    d_a = hip_check(hip.hipMalloc(size_bytes))
    d_b = hip_check(hip.hipMalloc(size_bytes))
    d_c = hip_check(hip.hipMalloc(size_bytes))
    
    # Copy to device
    hip_check(hip.hipMemcpy(d_a, a_host.ctypes.data, size_bytes, hip.hipMemcpyKind.hipMemcpyHostToDevice))
    hip_check(hip.hipMemcpy(d_b, b_host.ctypes.data, size_bytes, hip.hipMemcpyKind.hipMemcpyHostToDevice))
    
    # Load kernel
    hip_module = hip_check(hip.hipModuleLoadData(hsaco))
    kernel_func = hip_check(hip.hipModuleGetFunction(hip_module, b"elementwise_add_kernel"))
    
    # Launch configuration
    BLOCK_X, BLOCK_Y = 16, 16
    grid_x = (N + BLOCK_X - 1) // BLOCK_X
    grid_y = (M + BLOCK_Y - 1) // BLOCK_Y
    
    print(f"\n[RocDSL INFO] Launch configuration:")
    print(f"  Grid: ({grid_x}, {grid_y}, 1)")
    print(f"  Block: ({BLOCK_X}, {BLOCK_Y}, 1)")
    
    # Prepare arguments
    arg_ptrs = [
        ctypes.c_void_p(int(d_a)),
        ctypes.c_void_p(int(d_b)),
        ctypes.c_void_p(int(d_c))
    ]
    args = (ctypes.c_void_p * len(arg_ptrs))(*[ctypes.addressof(p) for p in arg_ptrs])
    
    # Launch kernel
    hip_check(hip.hipModuleLaunchKernel(
        kernel_func,
        grid_x, grid_y, 1,  # grid dim
        BLOCK_X, BLOCK_Y, 1,   # block dim
        0,  # shared mem
        None,  # stream
        args,
        None
    ))
    
    # Copy result back
    hip_check(hip.hipMemcpy(c_host.ctypes.data, d_c, size_bytes, hip.hipMemcpyKind.hipMemcpyDeviceToHost))
    
    # Verify results
    expected = a_host + b_host
    error = np.max(np.abs(c_host - expected))
    
    print(f"\n[RocDSL INFO] Verification:")
    print(f"  Max error: {error:.2e}")
    
    # Benchmark if requested
    if benchmark:
        print(f"\n[RocDSL INFO] Running benchmark ({iterations} iterations)...")
        import time
        
        start_event = hip_check(hip.hipEventCreate())
        stop_event = hip_check(hip.hipEventCreate())
        
        # Warmup
        for _ in range(10):
            hip_check(hip.hipModuleLaunchKernel(
                kernel_func, grid_x, grid_y, 1, BLOCK_X, BLOCK_Y, 1,
                0, None, args, None
            ))
        hip_check(hip.hipDeviceSynchronize())
        
        # Benchmark
        hip_check(hip.hipEventRecord(start_event, None))
        for _ in range(iterations):
            hip_check(hip.hipModuleLaunchKernel(
                kernel_func, grid_x, grid_y, 1, BLOCK_X, BLOCK_Y, 1,
                0, None, args, None
            ))
        hip_check(hip.hipEventRecord(stop_event, None))
        hip_check(hip.hipEventSynchronize(stop_event))
        
        elapsed_ms = ctypes.c_float()
        hip_check(hip.hipEventElapsedTime(ctypes.byref(elapsed_ms), start_event, stop_event))
        
        avg_time_ms = elapsed_ms.value / iterations
        bandwidth_gb = (3 * M * N * a_host.itemsize) / (avg_time_ms / 1e3) / 1e9
        
        print(f"  Average time: {avg_time_ms:.4f} ms")
        print(f"  Bandwidth: {bandwidth_gb:.2f} GB/s")
        
        hip_check(hip.hipEventDestroy(start_event))
        hip_check(hip.hipEventDestroy(stop_event))
    
    # Cleanup
    hip_check(hip.hipFree(d_a))
    hip_check(hip.hipFree(d_b))
    hip_check(hip.hipFree(d_c))
    hip_check(hip.hipModuleUnload(hip_module))
    assert error < 1e-4


if __name__ == "__main__":
    parser = argparse.ArgumentParser(
        description="Elementwise add example using RocDSL"
    )
    parser.add_argument("--M", default=129, type=int, help="Number of rows")
    parser.add_argument("--N", default=255, type=int, help="Number of columns")
    parser.add_argument("--benchmark", action="store_true", help="Run benchmark")
    parser.add_argument("--iterations", default=100, type=int, help="Benchmark iterations")
    
    args = parser.parse_args()
    
    test_compile_and_run(
        args.M, args.N,
        dtype=F32Type,
        benchmark=args.benchmark,
        iterations=args.iterations
    )
    
    print("✅ PASS - Elementwise add test completed successfully!")
