module psevdogen();

logic
output logic ;
input logic ;

always_ff @() begin

end

