/* Generated by Yosys 0.62+77 (git sha1 679156d32, g++ 11.5.0 -fPIC -O3) */

module _32BitLFSR(clk, reset, q);
  input clk;
  wire clk;
  input reset;
  wire reset;
  output [31:0] q;
  reg [31:0] q;
  wire _00_;
  wire _01_;
  wire _02_;
  always @(posedge clk)
    if (reset) q[15] <= 1'h0;
    else q[15] <= q[16];
  always @(posedge clk)
    if (reset) q[16] <= 1'h0;
    else q[16] <= q[17];
  always @(posedge clk)
    if (reset) q[17] <= 1'h0;
    else q[17] <= q[18];
  always @(posedge clk)
    if (reset) q[18] <= 1'h0;
    else q[18] <= q[19];
  always @(posedge clk)
    if (reset) q[19] <= 1'h0;
    else q[19] <= q[20];
  always @(posedge clk)
    if (reset) q[20] <= 1'h0;
    else q[20] <= q[21];
  always @(posedge clk)
    if (reset) q[21] <= 1'h0;
    else q[21] <= _02_;
  always @(posedge clk)
    if (reset) q[22] <= 1'h0;
    else q[22] <= q[23];
  always @(posedge clk)
    if (reset) q[23] <= 1'h0;
    else q[23] <= q[24];
  always @(posedge clk)
    if (reset) q[24] <= 1'h0;
    else q[24] <= q[25];
  always @(posedge clk)
    if (reset) q[25] <= 1'h0;
    else q[25] <= q[26];
  always @(posedge clk)
    if (reset) q[26] <= 1'h0;
    else q[26] <= q[27];
  always @(posedge clk)
    if (reset) q[27] <= 1'h0;
    else q[27] <= q[28];
  always @(posedge clk)
    if (reset) q[28] <= 1'h0;
    else q[28] <= q[29];
  always @(posedge clk)
    if (reset) q[29] <= 1'h0;
    else q[29] <= q[30];
  always @(posedge clk)
    if (reset) q[30] <= 1'h0;
    else q[30] <= q[31];
  always @(posedge clk)
    if (reset) q[31] <= 1'h0;
    else q[31] <= q[0];
  always @(posedge clk)
    if (reset) q[0] <= 1'h1;
    else q[0] <= _00_;
  always @(posedge clk)
    if (reset) q[1] <= 1'h0;
    else q[1] <= _01_;
  always @(posedge clk)
    if (reset) q[2] <= 1'h0;
    else q[2] <= q[3];
  always @(posedge clk)
    if (reset) q[3] <= 1'h0;
    else q[3] <= q[4];
  always @(posedge clk)
    if (reset) q[4] <= 1'h0;
    else q[4] <= q[5];
  always @(posedge clk)
    if (reset) q[5] <= 1'h0;
    else q[5] <= q[6];
  always @(posedge clk)
    if (reset) q[6] <= 1'h0;
    else q[6] <= q[7];
  always @(posedge clk)
    if (reset) q[7] <= 1'h0;
    else q[7] <= q[8];
  always @(posedge clk)
    if (reset) q[8] <= 1'h0;
    else q[8] <= q[9];
  always @(posedge clk)
    if (reset) q[9] <= 1'h0;
    else q[9] <= q[10];
  always @(posedge clk)
    if (reset) q[10] <= 1'h0;
    else q[10] <= q[11];
  always @(posedge clk)
    if (reset) q[11] <= 1'h0;
    else q[11] <= q[12];
  always @(posedge clk)
    if (reset) q[12] <= 1'h0;
    else q[12] <= q[13];
  always @(posedge clk)
    if (reset) q[13] <= 1'h0;
    else q[13] <= q[14];
  always @(posedge clk)
    if (reset) q[14] <= 1'h0;
    else q[14] <= q[15];
  assign _00_ = q[1] ^ q[0];
  assign _01_ = q[2] ^ q[0];
  assign _02_ = q[22] ^ q[0];
endmodule
