0.6
2017.3
Oct  4 2017
20:11:37
F:/project_test/project_summary/project_summary.ip_user_files/ip/ahblite_axi_bridge_0/sim/ahblite_axi_bridge_0.vhd,1515128225,vhdl,,,,ahblite_axi_bridge_0,,,,,,,,
F:/project_test/project_summary/project_summary.ip_user_files/ip/data_ram/sim/data_ram.v,1515128225,verilog,,F:/project_test/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.ip_user_files/ip/inst_ram/sim/inst_ram.v,1515028674,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v,,inst_ram,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
F:/project_test/project_summary/project_summary.srcs/sim_1/new/tb_top.v,1514901483,verilog,,,,tb_top,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v,1514896204,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v,,confreg,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v,1514624266,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/defines.vh,cp0_reg,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/defines.vh,1514603153,verilog,,,,,,,,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v,1514960394,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v,,dram_port,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/exception.v,1514625156,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v,,exception,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v,1514896123,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v,,iram_port,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v,1514961569,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/defines.vh,memsel,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v,1515028665,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v,,soc_lite_top,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/sramlike_to_ahb.v,1514896265,verilog,,F:/project_test/project_summary/project_summary.srcs/sim_1/new/tb_top.v,,sramlike_to_ahb,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/adder.v,1510280214,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v,,adder,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/aludec.v,1514869075,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/defines.vh,aludec,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/calculate_assign.v,1514915015,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/confreg.v,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/defines.vh,alu,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/controller.v,1514988446,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/cp0_reg.v,,controller,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/datapath.v,1514989660,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v,,datapath,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/div.v,1514994497,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/dram_port.v,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/defines.vh,div,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/eqcmp.v,1514916141,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/exception.v,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/defines.vh,eqcmp,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenr.v,1514901359,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v,,flopenr,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/flopenrc.v,1514033886,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v,,flopenrc,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/flopr.v,1514102087,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v,,flopr,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/floprc.v,1513771512,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v,,floprc,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/hazard.v,1514986004,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v,,hazard,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/hilo_reg.v,1513049653,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/iram_port.v,,hilo_reg,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/maindec.v,1514990342,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/memsel.v,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/defines.vh,maindec,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/mips.v,1514988565,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v,,mips,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/mux2.v,1513254007,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v,,mux2,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/mux3.v,1511449701,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v,,mux3,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/regfile.v,1514621678,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v,,regfile,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/signext.v,1514036165,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/defines.vh,signext,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
F:/project_test/project_summary/project_summary.srcs/sources_1/imports/rtl/sl2.v,1513563339,verilog,,F:/project_test/project_summary/project_summary.srcs/sources_1/imports/new/soc_lite_top.v,,sl2,,,../../../../project_summary.srcs/sources_1/imports/new;../../../../project_summary.srcs/sources_1/ip/clk_pll,,,,,
