-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity digitrec_knn_vote is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (5 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (5 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (3 downto 0) );
end;


architecture behav of digitrec_knn_vote is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_21 : BOOLEAN;
    signal tmp_3_1_fu_98_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_1_reg_303 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_2_fu_112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_2_reg_308 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_min_2_v_fu_118_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_min_2_v_reg_313 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_3_fu_126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_3_reg_319 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_53 : BOOLEAN;
    signal tmp_3_4_fu_138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_4_reg_325 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_min_4_v_fu_144_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_min_4_v_reg_330 : STD_LOGIC_VECTOR (5 downto 0);
    signal agg_result_V_0_agg_result_V_02_5_fu_196_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal agg_result_V_0_agg_result_V_02_5_reg_336 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_66 : BOOLEAN;
    signal tmp_3_6_fu_211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_6_reg_341 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_min_6_v_fu_217_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_min_6_v_reg_346 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_85 : BOOLEAN;
    signal tmp_2_min_1_v_fu_104_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_2_min_3_v_fu_131_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_agg_result_V_02_2_fu_155_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_V_0_agg_result_V_s_fu_152_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_V_0_agg_result_V_02_3_fu_166_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_5_fu_178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_agg_result_V_02_4_fu_183_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal agg_result_V_0_agg_result_V_02_1_fu_174_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_min_5_v_fu_204_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_7_fu_225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_agg_result_V_02_fu_230_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal agg_result_V_0_agg_result_V_02_7_fu_243_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_min_7_v_fu_254_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_8_fu_261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_min_8_v_fu_267_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_9_fu_275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_agg_result_V_02_8_fu_281_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_V_0_agg_result_V_02_6_fu_250_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_V_0_agg_result_V_02_9_fu_295_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv4_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
                    ap_return_preg <= agg_result_V_0_agg_result_V_02_9_fu_295_p3;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then
                agg_result_V_0_agg_result_V_02_5_reg_336 <= agg_result_V_0_agg_result_V_02_5_fu_196_p3;
                tmp_2_min_6_v_reg_346 <= tmp_2_min_6_v_fu_217_p3;
                tmp_3_6_reg_341 <= tmp_3_6_fu_211_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then
                tmp_2_min_2_v_reg_313 <= tmp_2_min_2_v_fu_118_p3;
                tmp_3_1_reg_303 <= tmp_3_1_fu_98_p2;
                tmp_3_2_reg_308 <= tmp_3_2_fu_112_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                tmp_2_min_4_v_reg_330 <= tmp_2_min_4_v_fu_144_p3;
                tmp_3_3_reg_319 <= tmp_3_3_fu_126_p2;
                tmp_3_4_reg_325 <= tmp_3_4_fu_138_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    agg_result_V_0_agg_result_V_02_1_fu_174_p1 <= std_logic_vector(resize(unsigned(agg_result_V_0_agg_result_V_02_3_fu_166_p3),3));
    agg_result_V_0_agg_result_V_02_2_fu_155_p3 <= 
        ap_const_lv2_3 when (tmp_3_3_reg_319(0) = '1') else 
        ap_const_lv2_2;
    agg_result_V_0_agg_result_V_02_3_fu_166_p3 <= 
        agg_result_V_0_agg_result_V_02_2_fu_155_p3 when (tmp_8_fu_162_p2(0) = '1') else 
        agg_result_V_0_agg_result_V_s_fu_152_p1;
    agg_result_V_0_agg_result_V_02_4_fu_183_p3 <= 
        ap_const_lv3_5 when (tmp_3_5_fu_178_p2(0) = '1') else 
        ap_const_lv3_4;
    agg_result_V_0_agg_result_V_02_5_fu_196_p3 <= 
        agg_result_V_0_agg_result_V_02_4_fu_183_p3 when (tmp_s_fu_191_p2(0) = '1') else 
        agg_result_V_0_agg_result_V_02_1_fu_174_p1;
    agg_result_V_0_agg_result_V_02_6_fu_250_p1 <= std_logic_vector(resize(unsigned(agg_result_V_0_agg_result_V_02_7_fu_243_p3),4));
    agg_result_V_0_agg_result_V_02_7_fu_243_p3 <= 
        agg_result_V_0_agg_result_V_02_fu_230_p3 when (tmp_1_fu_238_p2(0) = '1') else 
        agg_result_V_0_agg_result_V_02_5_reg_336;
    agg_result_V_0_agg_result_V_02_8_fu_281_p3 <= 
        ap_const_lv4_9 when (tmp_3_9_fu_275_p2(0) = '1') else 
        ap_const_lv4_8;
    agg_result_V_0_agg_result_V_02_9_fu_295_p3 <= 
        agg_result_V_0_agg_result_V_02_8_fu_281_p3 when (tmp_2_fu_289_p2(0) = '1') else 
        agg_result_V_0_agg_result_V_02_6_fu_250_p1;
    agg_result_V_0_agg_result_V_02_fu_230_p3 <= 
        ap_const_lv3_7 when (tmp_3_7_fu_225_p2(0) = '1') else 
        ap_const_lv3_6;
    agg_result_V_0_agg_result_V_s_fu_152_p1 <= std_logic_vector(resize(unsigned(tmp_3_1_reg_303),2));

    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, agg_result_V_0_agg_result_V_02_9_fu_295_p3, ap_return_preg)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            ap_return <= agg_result_V_0_agg_result_V_02_9_fu_295_p3;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;


    ap_sig_21_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_21 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_53_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_53 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_66_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_66 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_85_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_85 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_21)
    begin
        if (ap_sig_21) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_53)
    begin
        if (ap_sig_53) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_66)
    begin
        if (ap_sig_66) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_85)
    begin
        if (ap_sig_85) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_fu_238_p2 <= (tmp_3_7_fu_225_p2 or tmp_3_6_reg_341);
    tmp_2_fu_289_p2 <= (tmp_3_9_fu_275_p2 or tmp_3_8_fu_261_p2);
    tmp_2_min_1_v_fu_104_p3 <= 
        p_read1 when (tmp_3_1_fu_98_p2(0) = '1') else 
        p_read;
    tmp_2_min_2_v_fu_118_p3 <= 
        p_read2 when (tmp_3_2_fu_112_p2(0) = '1') else 
        tmp_2_min_1_v_fu_104_p3;
    tmp_2_min_3_v_fu_131_p3 <= 
        p_read3 when (tmp_3_3_fu_126_p2(0) = '1') else 
        tmp_2_min_2_v_reg_313;
    tmp_2_min_4_v_fu_144_p3 <= 
        p_read4 when (tmp_3_4_fu_138_p2(0) = '1') else 
        tmp_2_min_3_v_fu_131_p3;
    tmp_2_min_5_v_fu_204_p3 <= 
        p_read5 when (tmp_3_5_fu_178_p2(0) = '1') else 
        tmp_2_min_4_v_reg_330;
    tmp_2_min_6_v_fu_217_p3 <= 
        p_read6 when (tmp_3_6_fu_211_p2(0) = '1') else 
        tmp_2_min_5_v_fu_204_p3;
    tmp_2_min_7_v_fu_254_p3 <= 
        p_read7 when (tmp_3_7_fu_225_p2(0) = '1') else 
        tmp_2_min_6_v_reg_346;
    tmp_2_min_8_v_fu_267_p3 <= 
        p_read8 when (tmp_3_8_fu_261_p2(0) = '1') else 
        tmp_2_min_7_v_fu_254_p3;
    tmp_3_1_fu_98_p2 <= "1" when (unsigned(p_read1) < unsigned(p_read)) else "0";
    tmp_3_2_fu_112_p2 <= "1" when (unsigned(tmp_2_min_1_v_fu_104_p3) > unsigned(p_read2)) else "0";
    tmp_3_3_fu_126_p2 <= "1" when (unsigned(tmp_2_min_2_v_reg_313) > unsigned(p_read3)) else "0";
    tmp_3_4_fu_138_p2 <= "1" when (unsigned(tmp_2_min_3_v_fu_131_p3) > unsigned(p_read4)) else "0";
    tmp_3_5_fu_178_p2 <= "1" when (unsigned(tmp_2_min_4_v_reg_330) > unsigned(p_read5)) else "0";
    tmp_3_6_fu_211_p2 <= "1" when (unsigned(tmp_2_min_5_v_fu_204_p3) > unsigned(p_read6)) else "0";
    tmp_3_7_fu_225_p2 <= "1" when (unsigned(tmp_2_min_6_v_reg_346) > unsigned(p_read7)) else "0";
    tmp_3_8_fu_261_p2 <= "1" when (unsigned(tmp_2_min_7_v_fu_254_p3) > unsigned(p_read8)) else "0";
    tmp_3_9_fu_275_p2 <= "1" when (unsigned(tmp_2_min_8_v_fu_267_p3) > unsigned(p_read9)) else "0";
    tmp_8_fu_162_p2 <= (tmp_3_3_reg_319 or tmp_3_2_reg_308);
    tmp_s_fu_191_p2 <= (tmp_3_5_fu_178_p2 or tmp_3_4_reg_325);
end behav;
