---
id: links
title: Links & Resources
sidebar_label: Links & Resources
---

# Links & Resources

## GitHub Repositories

| Repository | Description |
|------------|-------------|
| [Beethoven-Hardware](https://github.com/Composer-Team/Beethoven-Hardware) | Scala/Chisel hardware generation framework |
| [Beethoven-Software](https://github.com/Composer-Team/Beethoven-Software) | C++ runtime library and simulation infrastructure |
| [Beethoven-Template](https://github.com/Composer-Team/Beethoven-Template) | Project template for new accelerator designs |
| [Beethoven-Docs](https://github.com/Composer-Team/Beethoven-Docs) | Documentation source (this site) |

## Getting Help

- **Bug Reports & Feature Requests**: Open an issue on the relevant [GitHub repository](https://github.com/Composer-Team)
- **Questions**: Use GitHub Discussions on [Beethoven-Hardware](https://github.com/Composer-Team/Beethoven-Hardware/discussions) or [Beethoven-Software](https://github.com/Composer-Team/Beethoven-Software/discussions)

## Related Projects

- [Chisel](https://www.chisel-lang.org/) - Hardware construction language used by Beethoven
- [FIRRTL](https://github.com/chipsalliance/firrtl) - Intermediate representation for RTL
- [DRAMsim3](https://github.com/umd-memsys/DRAMsim3) - DRAM timing simulator used in Beethoven simulation

## Citation

If you use Beethoven in your research, please cite:

```bibtex
@misc{beethoven,
  title={Beethoven: A Framework for Heterogeneous Multi-Core Hardware Accelerators},
  author={Composer Team},
  year={2024},
  url={https://github.com/Composer-Team/Beethoven-Hardware}
}
```
