// Seed: 4040050974
module module_0 (
    output tri id_0,
    output uwire id_1,
    input wire id_2,
    inout uwire id_3,
    input uwire id_4,
    output uwire id_5,
    input uwire id_6,
    output supply0 id_7
    , id_13,
    input wire id_8,
    input wand void id_9,
    input wand id_10,
    input uwire id_11
);
  wire id_14;
  assign id_1 = 1;
  assign id_3 = 1 / {1, (1)};
  wire id_15;
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  wor   id_3,
    output uwire id_4,
    input  tri1  id_5,
    input  tri   id_6,
    input  logic id_7,
    input  tri1  id_8,
    output logic id_9
);
  always while (id_5) id_0 <= 1;
  assign id_9 = 1;
  always @(posedge 1'b0 or negedge "")
    if (id_5) id_9 <= id_7;
    else #1 $display(id_8);
  tri0 id_11;
  assign id_11 = id_8;
  wire id_12, id_13;
  module_0(
      id_4, id_11, id_8, id_11, id_2, id_4, id_11, id_11, id_11, id_8, id_1, id_11
  );
  wire id_14, id_15;
  wire id_16;
  wire id_17;
  assign id_0 = 1;
  always $display(1 - id_11, 1);
endmodule
