{"coverage": 81.11753371868978, "raw_data": {"meta": {"format": 3, "version": "7.13.1", "timestamp": "2026-01-22T21:41:51.030010", "branch_coverage": false, "show_contexts": false}, "files": {"src/tmc_driver/__init__.py": {"executed_lines": [30, 31, 32, 33, 36, 45, 48, 49, 52, 53, 56, 57, 58, 59, 60, 61, 63], "summary": {"covered_lines": 17, "num_statements": 17, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"": {"executed_lines": [30, 31, 32, 33, 36, 45, 48, 49, 52, 53, 56, 57, 58, 59, 60, 61, 63], "summary": {"covered_lines": 17, "num_statements": 17, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"": {"executed_lines": [30, 31, 32, 33, 36, 45, 48, 49, 52, 53, 56, 57, 58, 59, 60, 61, 63], "summary": {"covered_lines": 17, "num_statements": 17, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/_tmc_exceptions.py": {"executed_lines": [4, 8, 12, 16, 20], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"": {"executed_lines": [4, 8, 12, 16, 20], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TmcException": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 4}, "TmcDriverException": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 8}, "TmcComException": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 12}, "TmcMotionControlException": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 16}, "TmcEnableControlException": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 20}, "": {"executed_lines": [4, 8, 12, 16, 20], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/_tmc_math.py": {"executed_lines": [6, 17, 20, 31, 34, 44, 47, 57, 60, 71, 74, 84, 85, 86, 89, 100, 101, 102, 103, 104, 107, 116, 117, 118, 120, 122], "summary": {"covered_lines": 26, "num_statements": 26, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"rps_to_vactual": {"executed_lines": [17], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 6}, "vactual_to_rps": {"executed_lines": [31], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 20}, "rps_to_steps": {"executed_lines": [44], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 34}, "steps_to_rps": {"executed_lines": [57], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 47}, "rps_to_tstep": {"executed_lines": [71], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 60}, "steps_to_tstep": {"executed_lines": [84, 85, 86], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 74}, "constrain": {"executed_lines": [100, 101, 102, 103, 104], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 89}, "mean": {"executed_lines": [116, 117, 118, 120, 122], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 107}, "": {"executed_lines": [6, 20, 34, 47, 60, 74, 89, 107], "summary": {"covered_lines": 8, "num_statements": 8, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"": {"executed_lines": [6, 17, 20, 31, 34, 44, 47, 57, 60, 71, 74, 84, 85, 86, 89, 100, 101, 102, 103, 104, 107, 116, 117, 118, 120, 122], "summary": {"covered_lines": 26, "num_statements": 26, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/_tmc_stallguard.py": {"executed_lines": [13, 14, 15, 16, 17, 18, 19, 20, 21, 27, 30, 48, 52, 58, 59, 63, 64, 74, 76, 77, 79, 82, 84, 85, 86, 87, 89, 102, 105, 110, 112, 113, 115, 116, 120, 121, 122, 124, 155, 163, 164, 166, 175, 177, 184, 186, 188, 190, 192, 202, 204, 205, 206, 210, 234, 236, 239, 240, 241, 242, 244, 245, 247, 254, 258, 260, 261, 262, 263, 265, 266, 269, 271, 280, 285, 286, 288, 290, 291, 292, 294, 296, 297, 298, 299, 300, 301, 302, 304, 309, 313, 314, 319, 323, 325, 327, 328, 332, 336, 340], "summary": {"covered_lines": 100, "num_statements": 123, "percent_covered": 81.30081300813008, "percent_covered_display": "81", "missing_lines": 23, "excluded_lines": 2, "percent_statements_covered": 81.30081300813008, "percent_statements_covered_display": "81"}, "missing_lines": [61, 65, 66, 69, 70, 71, 72, 80, 141, 143, 144, 145, 146, 147, 148, 149, 151, 189, 235, 237, 267, 281, 318], "excluded_lines": [50, 54], "functions": {"StallGuard.set_spreadcycle": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [50], "start_line": 48}, "StallGuard.get_microstepping_resolution": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [54], "start_line": 52}, "StallGuard.sg_callback": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 6, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 6, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [65, 66, 69, 70, 71, 72], "excluded_lines": [], "start_line": 64}, "StallGuard.__init__": {"executed_lines": [76, 77], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 74}, "StallGuard.__del__": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [80], "excluded_lines": [], "start_line": 79}, "StallGuard.deinit": {"executed_lines": [84, 85, 86, 87], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 82}, "StallGuard.set_stallguard_callback": {"executed_lines": [102, 105, 110, 112, 113, 115, 116, 120, 121, 122], "summary": {"covered_lines": 10, "num_statements": 10, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 89}, "StallGuard.enable_coolstep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 9, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 9, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [141, 143, 144, 145, 146, 147, 148, 149, 151], "excluded_lines": [], "start_line": 124}, "StallGuard.get_stallguard_result": {"executed_lines": [163, 164], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 155}, "StallGuard._set_stallguard_threshold": {"executed_lines": [175], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 166}, "StallGuard._set_coolstep_threshold": {"executed_lines": [184], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 177}, "StallGuard._reset_current_pos": {"executed_lines": [188, 190], "summary": {"covered_lines": 2, "num_statements": 3, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [189], "excluded_lines": [], "start_line": 186}, "StallGuard.stallguard_setup": {"executed_lines": [202, 204, 205, 206], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 192}, "StallGuard.do_homing": {"executed_lines": [234, 236, 239, 240, 241, 242, 244, 245, 247, 254, 258, 260, 261, 262, 263, 265, 266, 269], "summary": {"covered_lines": 18, "num_statements": 21, "percent_covered": 85.71428571428571, "percent_covered_display": "86", "missing_lines": 3, "excluded_lines": 0, "percent_statements_covered": 85.71428571428571, "percent_statements_covered_display": "86"}, "missing_lines": [235, 237, 267], "excluded_lines": [], "start_line": 210}, "StallGuard.test_stallguard_threshold": {"executed_lines": [280, 285, 286, 288, 290, 291, 292, 294, 296, 297, 298, 299, 300, 301, 302, 304, 309, 313, 314, 319, 323, 325, 327, 328, 332, 336, 340], "summary": {"covered_lines": 27, "num_statements": 29, "percent_covered": 93.10344827586206, "percent_covered_display": "93", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 93.10344827586206, "percent_statements_covered_display": "93"}, "missing_lines": [281, 318], "excluded_lines": [], "start_line": 271}, "": {"executed_lines": [13, 14, 15, 16, 17, 18, 19, 20, 21, 27, 30, 48, 52, 58, 59, 63, 64, 74, 79, 82, 89, 124, 155, 166, 177, 186, 192, 210, 271], "summary": {"covered_lines": 29, "num_statements": 29, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"StallGuard": {"executed_lines": [76, 77, 84, 85, 86, 87, 102, 105, 110, 112, 113, 115, 116, 120, 121, 122, 163, 164, 175, 184, 188, 190, 202, 204, 205, 206, 234, 236, 239, 240, 241, 242, 244, 245, 247, 254, 258, 260, 261, 262, 263, 265, 266, 269, 280, 285, 286, 288, 290, 291, 292, 294, 296, 297, 298, 299, 300, 301, 302, 304, 309, 313, 314, 319, 323, 325, 327, 328, 332, 336, 340], "summary": {"covered_lines": 71, "num_statements": 94, "percent_covered": 75.53191489361703, "percent_covered_display": "76", "missing_lines": 23, "excluded_lines": 2, "percent_statements_covered": 75.53191489361703, "percent_statements_covered_display": "76"}, "missing_lines": [61, 65, 66, 69, 70, 71, 72, 80, 141, 143, 144, 145, 146, 147, 148, 149, 151, 189, 235, 237, 267, 281, 318], "excluded_lines": [50, 54], "start_line": 30}, "": {"executed_lines": [13, 14, 15, 16, 17, 18, 19, 20, 21, 27, 30, 48, 52, 58, 59, 63, 64, 74, 79, 82, 89, 124, 155, 166, 177, 186, 192, 210, 271], "summary": {"covered_lines": 29, "num_statements": 29, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/_tmc_stepperdriver.py": {"executed_lines": [15, 16, 19, 20, 21, 28, 29, 30, 31, 32, 33, 36, 50, 82, 107, 108, 109, 110, 112, 113, 114, 116, 118, 120, 121, 123, 124, 126, 127, 129, 131, 132, 133, 134, 135, 136, 137, 138, 139, 143, 145, 146, 150, 152, 156, 159, 161, 162, 163, 167, 171, 173, 174, 178, 182, 184, 186, 190, 192, 196, 198, 204], "summary": {"covered_lines": 62, "num_statements": 72, "percent_covered": 86.11111111111111, "percent_covered_display": "86", "missing_lines": 10, "excluded_lines": 13, "percent_statements_covered": 86.11111111111111, "percent_statements_covered_display": "86"}, "missing_lines": [17, 18, 147, 183, 200, 206, 207, 208, 209, 210], "excluded_lines": [65, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78], "functions": {"TmcStepperDriver.__init__": {"executed_lines": [107, 108, 109, 110, 112, 113, 114, 116, 118, 120, 121, 123, 124], "summary": {"covered_lines": 13, "num_statements": 13, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 82}, "TmcStepperDriver.__del__": {"executed_lines": [127], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 126}, "TmcStepperDriver.deinit": {"executed_lines": [131, 132, 133, 134, 135, 136, 137, 138, 139], "summary": {"covered_lines": 9, "num_statements": 9, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 129}, "TmcStepperDriver.__getattr__": {"executed_lines": [145, 146, 150, 152], "summary": {"covered_lines": 4, "num_statements": 5, "percent_covered": 80.0, "percent_covered_display": "80", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 80.0, "percent_statements_covered_display": "80"}, "missing_lines": [147], "excluded_lines": [], "start_line": 143}, "TmcStepperDriver.__setattr__": {"executed_lines": [159, 161, 162, 163, 167], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 156}, "TmcStepperDriver.set_motor_enabled": {"executed_lines": [173, 174], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 171}, "TmcStepperDriver.run_to_position_steps": {"executed_lines": [182, 184], "summary": {"covered_lines": 2, "num_statements": 3, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [183], "excluded_lines": [], "start_line": 178}, "TmcStepperDriver.run_to_position_fullsteps": {"executed_lines": [190], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 186}, "TmcStepperDriver.run_to_position_revolutions": {"executed_lines": [196], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 192}, "TmcStepperDriver.reset_position": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [200], "excluded_lines": [], "start_line": 198}, "TmcStepperDriver.test_step": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 5, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 5, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [206, 207, 208, 209, 210], "excluded_lines": [], "start_line": 204}, "": {"executed_lines": [15, 16, 19, 20, 21, 28, 29, 30, 31, 32, 33, 36, 50, 82, 126, 129, 143, 156, 171, 178, 186, 192, 198, 204], "summary": {"covered_lines": 24, "num_statements": 26, "percent_covered": 92.3076923076923, "percent_covered_display": "92", "missing_lines": 2, "excluded_lines": 13, "percent_statements_covered": 92.3076923076923, "percent_statements_covered_display": "92"}, "missing_lines": [17, 18], "excluded_lines": [65, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78], "start_line": 1}}, "classes": {"TmcStepperDriver": {"executed_lines": [107, 108, 109, 110, 112, 113, 114, 116, 118, 120, 121, 123, 124, 127, 131, 132, 133, 134, 135, 136, 137, 138, 139, 145, 146, 150, 152, 159, 161, 162, 163, 167, 173, 174, 182, 184, 190, 196], "summary": {"covered_lines": 38, "num_statements": 46, "percent_covered": 82.6086956521739, "percent_covered_display": "83", "missing_lines": 8, "excluded_lines": 0, "percent_statements_covered": 82.6086956521739, "percent_statements_covered_display": "83"}, "missing_lines": [147, 183, 200, 206, 207, 208, 209, 210], "excluded_lines": [], "start_line": 36}, "": {"executed_lines": [15, 16, 19, 20, 21, 28, 29, 30, 31, 32, 33, 36, 50, 82, 126, 129, 143, 156, 171, 178, 186, 192, 198, 204], "summary": {"covered_lines": 24, "num_statements": 26, "percent_covered": 92.3076923076923, "percent_covered_display": "92", "missing_lines": 2, "excluded_lines": 13, "percent_statements_covered": 92.3076923076923, "percent_statements_covered_display": "92"}, "missing_lines": [17, 18], "excluded_lines": [65, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78], "start_line": 1}}}, "src/tmc_driver/_tmc_validation.py": {"executed_lines": [7, 10, 24, 25, 26], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"validate_submodule": {"executed_lines": [24, 25, 26], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 10}, "": {"executed_lines": [7, 10], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"": {"executed_lines": [7, 10, 24, 25, 26], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/_tmc_xxxx.py": {"executed_lines": [15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 35, 38, 39, 40, 41, 52, 81, 83, 84, 86, 90, 93, 96, 100, 101, 102, 103, 106, 107, 108, 109, 110, 112, 113, 114, 116, 118, 119, 120, 121, 122, 124, 125, 127, 129, 130, 131, 132, 136, 138, 139, 140, 141, 142, 149, 156, 158, 159, 161, 170, 171, 172, 176, 195, 204, 212, 221, 229, 238, 246, 253, 255, 256, 257, 259, 261, 268, 272, 274, 280, 281, 283, 284, 285, 304, 325, 341, 345, 355, 374, 391, 402, 416, 418, 424, 426, 428, 431, 434, 435, 436, 439, 443, 444, 447, 450, 452, 458, 460, 468, 469, 470, 472, 474, 475, 476, 477, 478, 480], "summary": {"covered_lines": 121, "num_statements": 173, "percent_covered": 69.94219653179191, "percent_covered_display": "70", "missing_lines": 52, "excluded_lines": 31, "percent_statements_covered": 69.94219653179191, "percent_statements_covered_display": "70"}, "missing_lines": [143, 144, 145, 146, 147, 157, 173, 201, 202, 210, 218, 219, 227, 235, 236, 244, 269, 320, 323, 352, 353, 365, 366, 369, 370, 371, 372, 378, 379, 381, 382, 383, 384, 386, 387, 389, 397, 398, 417, 421, 425, 427, 429, 440, 448, 459, 463, 482, 483, 485, 486, 488], "excluded_lines": [178, 179, 180, 181, 182, 183, 184, 186, 187, 188, 189, 190, 191, 192, 193, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302], "functions": {"TmcXXXX.__init__": {"executed_lines": [81, 83, 84, 86, 90, 93, 96, 100, 101, 102, 103, 106, 107, 108, 109, 110, 112, 113, 114], "summary": {"covered_lines": 19, "num_statements": 19, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 52}, "TmcXXXX._init": {"executed_lines": [118, 119, 120, 121, 122], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 116}, "TmcXXXX.__del__": {"executed_lines": [125], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 124}, "TmcXXXX.deinit": {"executed_lines": [129, 130, 131, 132], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 127}, "TmcXXXX.clear_gstat_verify": {"executed_lines": [138, 139, 140, 141, 142], "summary": {"covered_lines": 5, "num_statements": 10, "percent_covered": 50.0, "percent_covered_display": "50", "missing_lines": 5, "excluded_lines": 0, "percent_statements_covered": 50.0, "percent_statements_covered_display": "50"}, "missing_lines": [143, 144, 145, 146, 147], "excluded_lines": [], "start_line": 136}, "TmcXXXX.read_steps_per_rev": {"executed_lines": [156, 158, 159], "summary": {"covered_lines": 3, "num_statements": 4, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [157], "excluded_lines": [], "start_line": 149}, "TmcXXXX._get_register": {"executed_lines": [170, 171, 172, 176], "summary": {"covered_lines": 4, "num_statements": 5, "percent_covered": 80.0, "percent_covered_display": "80", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 80.0, "percent_statements_covered_display": "80"}, "missing_lines": [173], "excluded_lines": [], "start_line": 161}, "TmcXXXX.get_spreadcycle": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 5, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [180, 181, 182, 183, 184], "start_line": 179}, "TmcXXXX.set_spreadcycle": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 6, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [188, 189, 190, 191, 192, 193], "start_line": 187}, "TmcXXXX.get_direction_reg": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [201, 202], "excluded_lines": [], "start_line": 195}, "TmcXXXX.set_direction_reg": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [210], "excluded_lines": [], "start_line": 204}, "TmcXXXX.get_interpolation": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [218, 219], "excluded_lines": [], "start_line": 212}, "TmcXXXX.set_interpolation": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [227], "excluded_lines": [], "start_line": 221}, "TmcXXXX.get_toff": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [235, 236], "excluded_lines": [], "start_line": 229}, "TmcXXXX.set_toff": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [244], "excluded_lines": [], "start_line": 238}, "TmcXXXX.read_microstepping_resolution": {"executed_lines": [253, 255, 256, 257, 259], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 246}, "TmcXXXX.get_microstepping_resolution": {"executed_lines": [268, 272], "summary": {"covered_lines": 2, "num_statements": 3, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [269], "excluded_lines": [], "start_line": 261}, "TmcXXXX.set_microstepping_resolution": {"executed_lines": [280, 281, 283, 284, 285], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 274}, "TmcXXXX.set_current_peak": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 9, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [294, 295, 296, 297, 298, 299, 300, 301, 302], "start_line": 288}, "TmcXXXX.set_current_rms": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [320, 323], "excluded_lines": [], "start_line": 304}, "TmcXXXX.set_current": {"executed_lines": [341], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 325}, "TmcXXXX.get_microstep_counter": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [352, 353], "excluded_lines": [], "start_line": 345}, "TmcXXXX.get_microstep_counter_in_steps": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 6, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 6, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [365, 366, 369, 370, 371, 372], "excluded_lines": [], "start_line": 355}, "TmcXXXX.read_register": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 9, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 9, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [378, 379, 381, 382, 383, 384, 386, 387, 389], "excluded_lines": [], "start_line": 374}, "TmcXXXX.set_hybrid_threshold_speed": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [397, 398], "excluded_lines": [], "start_line": 391}, "TmcXXXX.test_pin": {"executed_lines": [416, 418, 424, 426, 428, 431, 434, 435, 436, 439, 443, 444, 447, 450], "summary": {"covered_lines": 14, "num_statements": 21, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 7, "excluded_lines": 0, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [417, 421, 425, 427, 429, 440, 448], "excluded_lines": [], "start_line": 402}, "TmcXXXX.test_dir_step_en": {"executed_lines": [458, 460, 468, 469, 470, 472, 474, 475, 476, 477, 478], "summary": {"covered_lines": 11, "num_statements": 13, "percent_covered": 84.61538461538461, "percent_covered_display": "85", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 84.61538461538461, "percent_statements_covered_display": "85"}, "missing_lines": [459, 463], "excluded_lines": [], "start_line": 452}, "TmcXXXX.test_com": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 5, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 5, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [482, 483, 485, 486, 488], "excluded_lines": [], "start_line": 480}, "": {"executed_lines": [15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 35, 38, 39, 40, 41, 52, 116, 124, 127, 136, 149, 161, 195, 204, 212, 221, 229, 238, 246, 261, 274, 304, 325, 345, 355, 374, 391, 402, 452, 480], "summary": {"covered_lines": 42, "num_statements": 42, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 11, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [178, 179, 186, 187, 287, 288, 289, 290, 291, 292, 293], "start_line": 1}}, "classes": {"TmcXXXX": {"executed_lines": [81, 83, 84, 86, 90, 93, 96, 100, 101, 102, 103, 106, 107, 108, 109, 110, 112, 113, 114, 118, 119, 120, 121, 122, 125, 129, 130, 131, 132, 138, 139, 140, 141, 142, 156, 158, 159, 170, 171, 172, 176, 253, 255, 256, 257, 259, 268, 272, 280, 281, 283, 284, 285, 341, 416, 418, 424, 426, 428, 431, 434, 435, 436, 439, 443, 444, 447, 450, 458, 460, 468, 469, 470, 472, 474, 475, 476, 477, 478], "summary": {"covered_lines": 79, "num_statements": 131, "percent_covered": 60.30534351145038, "percent_covered_display": "60", "missing_lines": 52, "excluded_lines": 20, "percent_statements_covered": 60.30534351145038, "percent_statements_covered_display": "60"}, "missing_lines": [143, 144, 145, 146, 147, 157, 173, 201, 202, 210, 218, 219, 227, 235, 236, 244, 269, 320, 323, 352, 353, 365, 366, 369, 370, 371, 372, 378, 379, 381, 382, 383, 384, 386, 387, 389, 397, 398, 417, 421, 425, 427, 429, 440, 448, 459, 463, 482, 483, 485, 486, 488], "excluded_lines": [180, 181, 182, 183, 184, 188, 189, 190, 191, 192, 193, 294, 295, 296, 297, 298, 299, 300, 301, 302], "start_line": 35}, "": {"executed_lines": [15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 35, 38, 39, 40, 41, 52, 116, 124, 127, 136, 149, 161, 195, 204, 212, 221, 229, 238, 246, 261, 274, 304, 325, 345, 355, 374, 391, 402, 452, 480], "summary": {"covered_lines": 42, "num_statements": 42, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 11, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [178, 179, 186, 187, 287, 288, 289, 290, 291, 292, 293], "start_line": 1}}}, "src/tmc_driver/com/__init__.py": {"executed_lines": [21, 22, 37, 40, 41, 43, 44, 45, 47, 71], "summary": {"covered_lines": 10, "num_statements": 28, "percent_covered": 35.714285714285715, "percent_covered_display": "36", "missing_lines": 18, "excluded_lines": 8, "percent_statements_covered": 35.714285714285715, "percent_statements_covered_display": "36"}, "missing_lines": [33, 34, 48, 49, 51, 52, 53, 55, 56, 57, 59, 60, 61, 63, 64, 65, 67, 68], "excluded_lines": [24, 26, 27, 28, 29, 30, 31, 32], "functions": {"__getattr__": {"executed_lines": [40, 41, 43, 44, 45, 47], "summary": {"covered_lines": 6, "num_statements": 22, "percent_covered": 27.272727272727273, "percent_covered_display": "27", "missing_lines": 16, "excluded_lines": 0, "percent_statements_covered": 27.272727272727273, "percent_statements_covered_display": "27"}, "missing_lines": [48, 49, 51, 52, 53, 55, 56, 57, 59, 60, 61, 63, 64, 65, 67, 68], "excluded_lines": [], "start_line": 37}, "": {"executed_lines": [21, 22, 37, 71], "summary": {"covered_lines": 4, "num_statements": 6, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 2, "excluded_lines": 8, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [33, 34], "excluded_lines": [24, 26, 27, 28, 29, 30, 31, 32], "start_line": 1}}, "classes": {"": {"executed_lines": [21, 22, 37, 40, 41, 43, 44, 45, 47, 71], "summary": {"covered_lines": 10, "num_statements": 28, "percent_covered": 35.714285714285715, "percent_covered_display": "36", "missing_lines": 18, "excluded_lines": 8, "percent_statements_covered": 35.714285714285715, "percent_statements_covered_display": "36"}, "missing_lines": [33, 34, 48, 49, 51, 52, 53, 55, 56, 57, 59, 60, 61, 63, 64, 65, 67, 68], "excluded_lines": [24, 26, 27, 28, 29, 30, 31, 32], "start_line": 1}}}, "src/tmc_driver/com/_tmc_com.py": {"executed_lines": [6, 7, 8, 9, 10, 13, 20, 22, 24, 25, 26, 28, 30, 31, 34, 37, 38, 42, 43, 45, 47, 48, 50, 52, 53, 55, 57, 59, 60, 61, 62, 72, 78, 80, 89, 91], "summary": {"covered_lines": 36, "num_statements": 38, "percent_covered": 94.73684210526316, "percent_covered_display": "95", "missing_lines": 2, "excluded_lines": 57, "percent_statements_covered": 94.73684210526316, "percent_statements_covered_display": "95"}, "missing_lines": [40, 90], "excluded_lines": [64, 65, 66, 68, 69, 70, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 142, 143, 144, 146, 147, 148], "functions": {"compute_crc8_atm": {"executed_lines": [20, 22, 24, 25, 26, 28, 30, 31], "summary": {"covered_lines": 8, "num_statements": 8, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 13}, "TmcCom.tmc_logger": {"executed_lines": [45], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 43}, "TmcCom.driver_address": {"executed_lines": [55], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 53}, "TmcCom.__init__": {"executed_lines": [59, 60, 61, 62], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 57}, "TmcCom.init": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [66], "start_line": 65}, "TmcCom.deinit": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [70], "start_line": 69}, "TmcCom.set_get_register_callback": {"executed_lines": [78], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 72}, "TmcCom.get_register": {"executed_lines": [89, 91], "summary": {"covered_lines": 2, "num_statements": 3, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [90], "excluded_lines": [], "start_line": 80}, "TmcCom.read_reg": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 9, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [95, 96, 97, 98, 99, 100, 101, 102, 103], "start_line": 94}, "TmcCom.read_int": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 10, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [107, 108, 109, 110, 111, 112, 113, 114, 115, 116], "start_line": 106}, "TmcCom.write_reg": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 9, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [120, 121, 122, 123, 124, 125, 126, 127, 128], "start_line": 119}, "TmcCom.write_reg_check": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 9, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [132, 133, 134, 135, 136, 137, 138, 139, 140], "start_line": 131}, "TmcCom.flush_com_buffer": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [144], "start_line": 143}, "TmcCom.test_com": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [148], "start_line": 147}, "": {"executed_lines": [6, 7, 8, 9, 10, 13, 34, 37, 38, 42, 43, 47, 48, 52, 53, 57, 72, 80], "summary": {"covered_lines": 18, "num_statements": 18, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 16, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [64, 65, 68, 69, 93, 94, 105, 106, 118, 119, 130, 131, 142, 143, 146, 147], "start_line": 1}}, "classes": {"TmcCom": {"executed_lines": [45, 50, 55, 59, 60, 61, 62, 78, 89, 91], "summary": {"covered_lines": 10, "num_statements": 12, "percent_covered": 83.33333333333333, "percent_covered_display": "83", "missing_lines": 2, "excluded_lines": 41, "percent_statements_covered": 83.33333333333333, "percent_statements_covered_display": "83"}, "missing_lines": [40, 90], "excluded_lines": [66, 70, 95, 96, 97, 98, 99, 100, 101, 102, 103, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 120, 121, 122, 123, 124, 125, 126, 127, 128, 132, 133, 134, 135, 136, 137, 138, 139, 140, 144, 148], "start_line": 34}, "": {"executed_lines": [6, 7, 8, 9, 10, 13, 20, 22, 24, 25, 26, 28, 30, 31, 34, 37, 38, 42, 43, 47, 48, 52, 53, 57, 72, 80], "summary": {"covered_lines": 26, "num_statements": 26, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 16, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [64, 65, 68, 69, 93, 94, 105, 106, 118, 119, 130, 131, 142, 143, 146, 147], "start_line": 1}}}, "src/tmc_driver/com/_tmc_com_spi.py": {"executed_lines": [10, 11, 12, 15, 23, 36, 38, 40, 41, 42, 44, 46, 47, 62, 63, 64, 66, 67, 69, 72, 81], "summary": {"covered_lines": 21, "num_statements": 28, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 7, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [48, 49, 50, 51, 52, 56, 60], "excluded_lines": [], "functions": {"TmcComSpi.__init__": {"executed_lines": [36, 38, 40, 41, 42], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 23}, "TmcComSpi.init": {"executed_lines": [46, 47, 62, 63, 64], "summary": {"covered_lines": 5, "num_statements": 12, "percent_covered": 41.666666666666664, "percent_covered_display": "42", "missing_lines": 7, "excluded_lines": 0, "percent_statements_covered": 41.666666666666664, "percent_statements_covered_display": "42"}, "missing_lines": [48, 49, 50, 51, 52, 56, 60], "excluded_lines": [], "start_line": 44}, "TmcComSpi.__del__": {"executed_lines": [67], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 66}, "TmcComSpi.deinit": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 69}, "TmcComSpi._spi_transfer": {"executed_lines": [81], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 72}, "": {"executed_lines": [10, 11, 12, 15, 23, 44, 66, 69, 72], "summary": {"covered_lines": 9, "num_statements": 9, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TmcComSpi": {"executed_lines": [36, 38, 40, 41, 42, 46, 47, 62, 63, 64, 67, 81], "summary": {"covered_lines": 12, "num_statements": 19, "percent_covered": 63.1578947368421, "percent_covered_display": "63", "missing_lines": 7, "excluded_lines": 0, "percent_statements_covered": 63.1578947368421, "percent_statements_covered_display": "63"}, "missing_lines": [48, 49, 50, 51, 52, 56, 60], "excluded_lines": [], "start_line": 15}, "": {"executed_lines": [10, 11, 12, 15, 23, 44, 66, 69, 72], "summary": {"covered_lines": 9, "num_statements": 9, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/com/_tmc_com_spi_base.py": {"executed_lines": [9, 10, 11, 12, 15, 23, 25, 27, 29, 30, 51, 61, 62, 64, 65, 67, 74, 76, 78, 80, 83, 85, 96, 97, 99, 112, 114, 115, 116, 117, 119, 121, 123, 135, 136, 138, 141], "summary": {"covered_lines": 37, "num_statements": 50, "percent_covered": 74.0, "percent_covered_display": "74", "missing_lines": 13, "excluded_lines": 16, "percent_statements_covered": 74.0, "percent_statements_covered_display": "74"}, "missing_lines": [75, 77, 79, 81, 150, 151, 153, 154, 155, 156, 157, 158, 159], "excluded_lines": [32, 33, 34, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49], "functions": {"TmcComSpiBase.__init__": {"executed_lines": [25, 27, 29, 30], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 23}, "TmcComSpiBase.init": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [34], "start_line": 33}, "TmcComSpiBase.deinit": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [38], "start_line": 37}, "TmcComSpiBase._spi_transfer": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 8, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [42, 43, 44, 45, 46, 47, 48, 49], "start_line": 41}, "TmcComSpiBase.read_reg": {"executed_lines": [61, 62, 64, 65, 67, 74, 76, 78, 80, 83], "summary": {"covered_lines": 10, "num_statements": 14, "percent_covered": 71.42857142857143, "percent_covered_display": "71", "missing_lines": 4, "excluded_lines": 0, "percent_statements_covered": 71.42857142857143, "percent_statements_covered_display": "71"}, "missing_lines": [75, 77, 79, 81], "excluded_lines": [], "start_line": 51}, "TmcComSpiBase.read_int": {"executed_lines": [96, 97], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 85}, "TmcComSpiBase.write_reg": {"executed_lines": [112, 114, 115, 116, 117, 119, 121], "summary": {"covered_lines": 7, "num_statements": 7, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 99}, "TmcComSpiBase.write_reg_check": {"executed_lines": [135, 136], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 123}, "TmcComSpiBase.flush_com_buffer": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 138}, "TmcComSpiBase.test_com": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 9, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 9, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [150, 151, 153, 154, 155, 156, 157, 158, 159], "excluded_lines": [], "start_line": 141}, "": {"executed_lines": [9, 10, 11, 12, 15, 23, 51, 85, 99, 123, 138, 141], "summary": {"covered_lines": 12, "num_statements": 12, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 6, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [32, 33, 36, 37, 40, 41], "start_line": 1}}, "classes": {"TmcComSpiBase": {"executed_lines": [25, 27, 29, 30, 61, 62, 64, 65, 67, 74, 76, 78, 80, 83, 96, 97, 112, 114, 115, 116, 117, 119, 121, 135, 136], "summary": {"covered_lines": 25, "num_statements": 38, "percent_covered": 65.78947368421052, "percent_covered_display": "66", "missing_lines": 13, "excluded_lines": 10, "percent_statements_covered": 65.78947368421052, "percent_statements_covered_display": "66"}, "missing_lines": [75, 77, 79, 81, 150, 151, 153, 154, 155, 156, 157, 158, 159], "excluded_lines": [34, 38, 42, 43, 44, 45, 46, 47, 48, 49], "start_line": 15}, "": {"executed_lines": [9, 10, 11, 12, 15, 23, 51, 85, 99, 123, 138, 141], "summary": {"covered_lines": 12, "num_statements": 12, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 6, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [32, 33, 36, 37, 40, 41], "start_line": 1}}}, "src/tmc_driver/com/_tmc_com_uart.py": {"executed_lines": [7, 8, 9, 12, 20, 27, 29, 31, 32, 34, 35, 37, 39, 40, 61, 65, 67, 70, 71, 72, 75, 77, 79, 80, 82, 84, 87, 96, 98, 107, 109, 111, 112, 113], "summary": {"covered_lines": 34, "num_statements": 46, "percent_covered": 73.91304347826087, "percent_covered_display": "74", "missing_lines": 12, "excluded_lines": 0, "percent_statements_covered": 73.91304347826087, "percent_statements_covered_display": "74"}, "missing_lines": [41, 42, 43, 44, 45, 50, 52, 53, 59, 62, 68, 85], "excluded_lines": [], "functions": {"TmcComUart.__init__": {"executed_lines": [27, 29, 31, 32, 34, 35], "summary": {"covered_lines": 6, "num_statements": 6, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 20}, "TmcComUart.init": {"executed_lines": [39, 40, 61, 65, 67, 70, 71, 72, 75, 77], "summary": {"covered_lines": 10, "num_statements": 21, "percent_covered": 47.61904761904762, "percent_covered_display": "48", "missing_lines": 11, "excluded_lines": 0, "percent_statements_covered": 47.61904761904762, "percent_statements_covered_display": "48"}, "missing_lines": [41, 42, 43, 44, 45, 50, 52, 53, 59, 62, 68], "excluded_lines": [], "start_line": 37}, "TmcComUart.__del__": {"executed_lines": [80], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 79}, "TmcComUart.deinit": {"executed_lines": [84], "summary": {"covered_lines": 1, "num_statements": 2, "percent_covered": 50.0, "percent_covered_display": "50", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 50.0, "percent_statements_covered_display": "50"}, "missing_lines": [85], "excluded_lines": [], "start_line": 82}, "TmcComUart._uart_write": {"executed_lines": [96], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 87}, "TmcComUart._uart_read": {"executed_lines": [107], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 98}, "TmcComUart._uart_flush": {"executed_lines": [111, 112, 113], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 109}, "": {"executed_lines": [7, 8, 9, 12, 20, 37, 79, 82, 87, 98, 109], "summary": {"covered_lines": 11, "num_statements": 11, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TmcComUart": {"executed_lines": [27, 29, 31, 32, 34, 35, 39, 40, 61, 65, 67, 70, 71, 72, 75, 77, 80, 84, 96, 107, 111, 112, 113], "summary": {"covered_lines": 23, "num_statements": 35, "percent_covered": 65.71428571428571, "percent_covered_display": "66", "missing_lines": 12, "excluded_lines": 0, "percent_statements_covered": 65.71428571428571, "percent_statements_covered_display": "66"}, "missing_lines": [41, 42, 43, 44, 45, 50, 52, 53, 59, 62, 68, 85], "excluded_lines": [], "start_line": 12}, "": {"executed_lines": [7, 8, 9, 12, 20, 37, 79, 82, 87, 98, 109], "summary": {"covered_lines": 11, "num_statements": 11, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/com/_tmc_com_uart_base.py": {"executed_lines": [9, 10, 11, 12, 15, 23, 25, 27, 29, 30, 66, 80, 82, 85, 87, 88, 89, 91, 92, 96, 98, 100, 102, 104, 119, 121, 124, 125, 126, 127, 129, 130, 132, 133, 139, 144, 146, 151, 152, 154, 170, 172, 175, 177, 178, 180, 181, 182, 183, 185, 187, 188, 192, 194, 196, 212, 214, 215, 217, 220, 221, 222, 223, 224, 225, 226, 232, 234, 236, 238, 349], "summary": {"covered_lines": 71, "num_statements": 156, "percent_covered": 45.51282051282051, "percent_covered_display": "46", "missing_lines": 85, "excluded_lines": 29, "percent_statements_covered": 45.51282051282051, "percent_statements_covered_display": "46"}, "missing_lines": [81, 83, 93, 120, 122, 128, 140, 147, 171, 173, 189, 190, 218, 227, 228, 229, 230, 235, 252, 253, 254, 255, 257, 258, 259, 261, 262, 263, 265, 266, 267, 268, 270, 272, 273, 276, 278, 279, 281, 282, 283, 285, 286, 287, 289, 291, 292, 297, 298, 301, 302, 303, 306, 308, 312, 314, 315, 321, 326, 329, 330, 332, 333, 337, 339, 340, 341, 343, 345, 347, 363, 365, 366, 367, 368, 369, 372, 374, 375, 376, 378, 379, 383, 384, 386], "excluded_lines": [32, 33, 34, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 62, 63, 64], "functions": {"TmcComUartBase.__init__": {"executed_lines": [25, 27, 29, 30], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 23}, "TmcComUartBase.init": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [34], "start_line": 33}, "TmcComUartBase.deinit": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [38], "start_line": 37}, "TmcComUartBase._uart_write": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 8, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [42, 43, 44, 45, 46, 47, 48, 49], "start_line": 41}, "TmcComUartBase._uart_read": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 8, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [53, 54, 55, 56, 57, 58, 59, 60], "start_line": 52}, "TmcComUartBase._uart_flush": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [64], "start_line": 63}, "TmcComUartBase.read_reg": {"executed_lines": [80, 82, 85, 87, 88, 89, 91, 92, 96, 98, 100, 102], "summary": {"covered_lines": 12, "num_statements": 15, "percent_covered": 80.0, "percent_covered_display": "80", "missing_lines": 3, "excluded_lines": 0, "percent_statements_covered": 80.0, "percent_statements_covered_display": "80"}, "missing_lines": [81, 83, 93], "excluded_lines": [], "start_line": 66}, "TmcComUartBase.read_int": {"executed_lines": [119, 121, 124, 125, 126, 127, 129, 130, 132, 133, 139, 144, 146, 151, 152], "summary": {"covered_lines": 15, "num_statements": 20, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 5, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [120, 122, 128, 140, 147], "excluded_lines": [], "start_line": 104}, "TmcComUartBase.write_reg": {"executed_lines": [170, 172, 175, 177, 178, 180, 181, 182, 183, 185, 187, 188, 192, 194], "summary": {"covered_lines": 14, "num_statements": 18, "percent_covered": 77.77777777777777, "percent_covered_display": "78", "missing_lines": 4, "excluded_lines": 0, "percent_statements_covered": 77.77777777777777, "percent_statements_covered_display": "78"}, "missing_lines": [171, 173, 189, 190], "excluded_lines": [], "start_line": 154}, "TmcComUartBase.write_reg_check": {"executed_lines": [212, 214, 215, 217, 220, 221, 222, 223, 224, 225, 226], "summary": {"covered_lines": 11, "num_statements": 16, "percent_covered": 68.75, "percent_covered_display": "69", "missing_lines": 5, "excluded_lines": 0, "percent_statements_covered": 68.75, "percent_statements_covered_display": "69"}, "missing_lines": [218, 227, 228, 229, 230], "excluded_lines": [], "start_line": 196}, "TmcComUartBase.flush_com_buffer": {"executed_lines": [234, 236], "summary": {"covered_lines": 2, "num_statements": 3, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [235], "excluded_lines": [], "start_line": 232}, "TmcComUartBase.test_com": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 52, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 52, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [252, 253, 254, 255, 257, 258, 259, 261, 262, 263, 265, 266, 267, 268, 270, 272, 273, 276, 278, 279, 281, 282, 283, 285, 286, 287, 289, 291, 292, 297, 298, 301, 302, 303, 306, 308, 312, 314, 315, 321, 326, 329, 330, 332, 333, 337, 339, 340, 341, 343, 345, 347], "excluded_lines": [], "start_line": 238}, "TmcComUartBase.scan_for_devices": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 15, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 15, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [363, 365, 366, 367, 368, 369, 372, 374, 375, 376, 378, 379, 383, 384, 386], "excluded_lines": [], "start_line": 349}, "": {"executed_lines": [9, 10, 11, 12, 15, 23, 66, 104, 154, 196, 232, 238, 349], "summary": {"covered_lines": 13, "num_statements": 13, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 10, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [32, 33, 36, 37, 40, 41, 51, 52, 62, 63], "start_line": 1}}, "classes": {"TmcComUartBase": {"executed_lines": [25, 27, 29, 30, 80, 82, 85, 87, 88, 89, 91, 92, 96, 98, 100, 102, 119, 121, 124, 125, 126, 127, 129, 130, 132, 133, 139, 144, 146, 151, 152, 170, 172, 175, 177, 178, 180, 181, 182, 183, 185, 187, 188, 192, 194, 212, 214, 215, 217, 220, 221, 222, 223, 224, 225, 226, 234, 236], "summary": {"covered_lines": 58, "num_statements": 143, "percent_covered": 40.55944055944056, "percent_covered_display": "41", "missing_lines": 85, "excluded_lines": 19, "percent_statements_covered": 40.55944055944056, "percent_statements_covered_display": "41"}, "missing_lines": [81, 83, 93, 120, 122, 128, 140, 147, 171, 173, 189, 190, 218, 227, 228, 229, 230, 235, 252, 253, 254, 255, 257, 258, 259, 261, 262, 263, 265, 266, 267, 268, 270, 272, 273, 276, 278, 279, 281, 282, 283, 285, 286, 287, 289, 291, 292, 297, 298, 301, 302, 303, 306, 308, 312, 314, 315, 321, 326, 329, 330, 332, 333, 337, 339, 340, 341, 343, 345, 347, 363, 365, 366, 367, 368, 369, 372, 374, 375, 376, 378, 379, 383, 384, 386], "excluded_lines": [34, 38, 42, 43, 44, 45, 46, 47, 48, 49, 53, 54, 55, 56, 57, 58, 59, 60, 64], "start_line": 15}, "": {"executed_lines": [9, 10, 11, 12, 15, 23, 66, 104, 154, 196, 232, 238, 349], "summary": {"covered_lines": 13, "num_statements": 13, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 10, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [32, 33, 36, 37, 40, 41, 51, 52, 62, 63], "start_line": 1}}}, "src/tmc_driver/enable_control/__init__.py": {"executed_lines": [16, 17, 34, 36, 37, 39, 40, 41, 43, 47], "summary": {"covered_lines": 10, "num_statements": 13, "percent_covered": 76.92307692307692, "percent_covered_display": "77", "missing_lines": 3, "excluded_lines": 8, "percent_statements_covered": 76.92307692307692, "percent_statements_covered_display": "77"}, "missing_lines": [30, 31, 44], "excluded_lines": [19, 21, 22, 23, 25, 27, 28, 29], "functions": {"__getattr__": {"executed_lines": [36, 37, 39, 40, 41, 43], "summary": {"covered_lines": 6, "num_statements": 7, "percent_covered": 85.71428571428571, "percent_covered_display": "86", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 85.71428571428571, "percent_statements_covered_display": "86"}, "missing_lines": [44], "excluded_lines": [], "start_line": 34}, "": {"executed_lines": [16, 17, 34, 47], "summary": {"covered_lines": 4, "num_statements": 6, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 2, "excluded_lines": 8, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [30, 31], "excluded_lines": [19, 21, 22, 23, 25, 27, 28, 29], "start_line": 1}}, "classes": {"": {"executed_lines": [16, 17, 34, 36, 37, 39, 40, 41, 43, 47], "summary": {"covered_lines": 10, "num_statements": 13, "percent_covered": 76.92307692307692, "percent_covered_display": "77", "missing_lines": 3, "excluded_lines": 8, "percent_statements_covered": 76.92307692307692, "percent_statements_covered_display": "77"}, "missing_lines": [30, 31, 44], "excluded_lines": [19, 21, 22, 23, 25, 27, 28, 29], "start_line": 1}}}, "src/tmc_driver/enable_control/_tmc_ec.py": {"executed_lines": [5, 6, 7, 10, 13, 15, 16, 18, 20, 22, 28, 30, 39, 43, 45, 47, 49, 53, 54], "summary": {"covered_lines": 19, "num_statements": 20, "percent_covered": 95.0, "percent_covered_display": "95", "missing_lines": 1, "excluded_lines": 7, "percent_statements_covered": 95.0, "percent_statements_covered_display": "95"}, "missing_lines": [40], "excluded_lines": [56, 57, 58, 59, 60, 61, 62], "functions": {"TmcEnableControl.__init__": {"executed_lines": [15, 16], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 13}, "TmcEnableControl.init": {"executed_lines": [20], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 18}, "TmcEnableControl.set_get_register_callback": {"executed_lines": [28], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 22}, "TmcEnableControl.get_register": {"executed_lines": [39, 43], "summary": {"covered_lines": 2, "num_statements": 3, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [40], "excluded_lines": [], "start_line": 30}, "TmcEnableControl.__del__": {"executed_lines": [47], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 45}, "TmcEnableControl.deinit": {"executed_lines": [53, 54], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 49}, "TmcEnableControl.set_motor_enabled": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 5, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [58, 59, 60, 61, 62], "start_line": 57}, "": {"executed_lines": [5, 6, 7, 10, 13, 18, 22, 30, 45, 49], "summary": {"covered_lines": 10, "num_statements": 10, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 2, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [56, 57], "start_line": 1}}, "classes": {"TmcEnableControl": {"executed_lines": [15, 16, 20, 28, 39, 43, 47, 53, 54], "summary": {"covered_lines": 9, "num_statements": 10, "percent_covered": 90.0, "percent_covered_display": "90", "missing_lines": 1, "excluded_lines": 5, "percent_statements_covered": 90.0, "percent_statements_covered_display": "90"}, "missing_lines": [40], "excluded_lines": [58, 59, 60, 61, 62], "start_line": 10}, "": {"executed_lines": [5, 6, 7, 10, 13, 18, 22, 30, 45, 49], "summary": {"covered_lines": 10, "num_statements": 10, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 2, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [56, 57], "start_line": 1}}}, "src/tmc_driver/enable_control/_tmc_ec_pin.py": {"executed_lines": [5, 6, 7, 8, 11, 14, 15, 17, 19, 21, 22, 24, 26, 27, 28, 30, 31, 33, 35, 36, 37, 38, 40, 46, 47, 48], "summary": {"covered_lines": 26, "num_statements": 26, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"TmcEnableControlPin.pin_en": {"executed_lines": [17], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 15}, "TmcEnableControlPin.__init__": {"executed_lines": [21, 22], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 19}, "TmcEnableControlPin.init": {"executed_lines": [26, 27, 28], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 24}, "TmcEnableControlPin.__del__": {"executed_lines": [31], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 30}, "TmcEnableControlPin.deinit": {"executed_lines": [35, 36, 37, 38], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 33}, "TmcEnableControlPin.set_motor_enabled": {"executed_lines": [46, 47, 48], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 40}, "": {"executed_lines": [5, 6, 7, 8, 11, 14, 15, 19, 24, 30, 33, 40], "summary": {"covered_lines": 12, "num_statements": 12, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TmcEnableControlPin": {"executed_lines": [17, 21, 22, 26, 27, 28, 31, 35, 36, 37, 38, 46, 47, 48], "summary": {"covered_lines": 14, "num_statements": 14, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 11}, "": {"executed_lines": [5, 6, 7, 8, 11, 14, 15, 19, 24, 30, 33, 40], "summary": {"covered_lines": 12, "num_statements": 12, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/enable_control/_tmc_ec_toff.py": {"executed_lines": [5, 6, 7, 10, 13, 15, 16, 18, 24, 26, 28, 30], "summary": {"covered_lines": 12, "num_statements": 12, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"TmcEnableControlToff.__init__": {"executed_lines": [15, 16], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 13}, "TmcEnableControlToff.set_motor_enabled": {"executed_lines": [24, 26, 28, 30], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 18}, "": {"executed_lines": [5, 6, 7, 10, 13, 18], "summary": {"covered_lines": 6, "num_statements": 6, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TmcEnableControlToff": {"executed_lines": [15, 16, 24, 26, 28, 30], "summary": {"covered_lines": 6, "num_statements": 6, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 10}, "": {"executed_lines": [5, 6, 7, 10, 13, 18], "summary": {"covered_lines": 6, "num_statements": 6, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/motion_control/__init__.py": {"executed_lines": [25, 26, 49, 52, 56, 57, 59, 60, 61, 63, 64, 65, 67, 68, 69, 71, 72, 73, 75, 76, 77, 79, 80, 81, 83, 84, 85, 87, 88, 89, 91, 99], "summary": {"covered_lines": 32, "num_statements": 40, "percent_covered": 80.0, "percent_covered_display": "80", "missing_lines": 8, "excluded_lines": 7, "percent_statements_covered": 80.0, "percent_statements_covered_display": "80"}, "missing_lines": [45, 46, 53, 55, 92, 93, 95, 96], "excluded_lines": [28, 30, 37, 38, 39, 40, 41], "functions": {"__getattr__": {"executed_lines": [52, 56, 57, 59, 60, 61, 63, 64, 65, 67, 68, 69, 71, 72, 73, 75, 76, 77, 79, 80, 81, 83, 84, 85, 87, 88, 89, 91], "summary": {"covered_lines": 28, "num_statements": 34, "percent_covered": 82.3529411764706, "percent_covered_display": "82", "missing_lines": 6, "excluded_lines": 0, "percent_statements_covered": 82.3529411764706, "percent_statements_covered_display": "82"}, "missing_lines": [53, 55, 92, 93, 95, 96], "excluded_lines": [], "start_line": 49}, "": {"executed_lines": [25, 26, 49, 99], "summary": {"covered_lines": 4, "num_statements": 6, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 2, "excluded_lines": 7, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [45, 46], "excluded_lines": [28, 30, 37, 38, 39, 40, 41], "start_line": 1}}, "classes": {"": {"executed_lines": [25, 26, 49, 52, 56, 57, 59, 60, 61, 63, 64, 65, 67, 68, 69, 71, 72, 73, 75, 76, 77, 79, 80, 81, 83, 84, 85, 87, 88, 89, 91, 99], "summary": {"covered_lines": 32, "num_statements": 40, "percent_covered": 80.0, "percent_covered_display": "80", "missing_lines": 8, "excluded_lines": 7, "percent_statements_covered": 80.0, "percent_statements_covered_display": "80"}, "missing_lines": [45, 46, 53, 55, 92, 93, 95, 96], "excluded_lines": [28, 30, 37, 38, 39, 40, 41], "start_line": 1}}}, "src/tmc_driver/motion_control/_tmc_mc.py": {"executed_lines": [7, 8, 9, 10, 11, 14, 17, 18, 21, 24, 25, 28, 31, 32, 33, 34, 37, 40, 41, 42, 45, 48, 49, 51, 53, 54, 56, 58, 59, 63, 64, 68, 69, 71, 73, 74, 76, 77, 79, 80, 82, 84, 85, 89, 90, 95, 96, 100, 101, 103, 105, 106, 108, 110, 111, 115, 116, 120, 121, 125, 126, 130, 131, 133, 135, 136, 138, 140, 141, 143, 145, 146, 148, 150, 151, 153, 155, 156, 160, 161, 163, 165, 166, 168, 170, 171, 173, 175, 177, 179, 181, 183, 184, 186, 188, 189, 192, 193, 197, 198, 199, 201, 202, 204, 206, 208, 209, 210, 212, 213, 215, 218, 224, 226, 235, 239, 245, 251, 252, 254, 261], "summary": {"covered_lines": 121, "num_statements": 133, "percent_covered": 90.97744360902256, "percent_covered_display": "91", "missing_lines": 12, "excluded_lines": 21, "percent_statements_covered": 90.97744360902256, "percent_statements_covered_display": "91"}, "missing_lines": [61, 66, 87, 92, 93, 98, 113, 118, 123, 128, 158, 236], "excluded_lines": [241, 242, 243, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280], "functions": {"TmcMotionControl.current_pos": {"executed_lines": [56], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 54}, "TmcMotionControl.current_pos_fullstep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [66], "excluded_lines": [], "start_line": 64}, "TmcMotionControl.mres": {"executed_lines": [76, 77], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 74}, "TmcMotionControl.steps_per_rev": {"executed_lines": [82], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 80}, "TmcMotionControl.fullsteps_per_rev": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [92, 93], "excluded_lines": [], "start_line": 90}, "TmcMotionControl.movement_abs_rel": {"executed_lines": [103], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 101}, "TmcMotionControl.movement_phase": {"executed_lines": [108], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 106}, "TmcMotionControl.speed": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [118], "excluded_lines": [], "start_line": 116}, "TmcMotionControl.speed_fullstep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [128], "excluded_lines": [], "start_line": 126}, "TmcMotionControl.max_speed": {"executed_lines": [138], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 136}, "TmcMotionControl.max_speed_fullstep": {"executed_lines": [148], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 146}, "TmcMotionControl.max_speed_homing": {"executed_lines": [153], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 151}, "TmcMotionControl.acceleration": {"executed_lines": [163], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 161}, "TmcMotionControl.acceleration_fullstep": {"executed_lines": [173], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 171}, "TmcMotionControl.__init__": {"executed_lines": [177, 179, 181, 183, 184, 186, 188, 189, 192, 193, 197, 198, 199, 201, 202, 204], "summary": {"covered_lines": 16, "num_statements": 16, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 175}, "TmcMotionControl.init": {"executed_lines": [208, 209, 210], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 206}, "TmcMotionControl.__del__": {"executed_lines": [213], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 212}, "TmcMotionControl.deinit": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 215}, "TmcMotionControl.set_get_register_callback": {"executed_lines": [224], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 218}, "TmcMotionControl.get_register": {"executed_lines": [235, 239], "summary": {"covered_lines": 2, "num_statements": 3, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [236], "excluded_lines": [], "start_line": 226}, "TmcMotionControl.make_a_step": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [243], "start_line": 242}, "TmcMotionControl.set_direction": {"executed_lines": [251, 252], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 245}, "TmcMotionControl.stop": {"executed_lines": [261], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 254}, "TmcMotionControl.run_to_position_steps": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 14, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280], "start_line": 264}, "": {"executed_lines": [7, 8, 9, 10, 11, 14, 17, 18, 21, 24, 25, 28, 31, 32, 33, 34, 37, 40, 41, 42, 45, 48, 49, 53, 54, 58, 59, 63, 64, 68, 69, 73, 74, 79, 80, 84, 85, 89, 90, 95, 96, 100, 101, 105, 106, 110, 111, 115, 116, 120, 121, 125, 126, 130, 131, 135, 136, 140, 141, 145, 146, 150, 151, 155, 156, 160, 161, 165, 166, 170, 171, 175, 206, 212, 215, 218, 226, 245, 254], "summary": {"covered_lines": 79, "num_statements": 79, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 6, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [241, 242, 263, 264, 265, 266], "start_line": 1}}, "classes": {"Direction": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 14}, "MovementAbsRel": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 21}, "MovementPhase": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 28}, "StopMode": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 37}, "TmcMotionControl": {"executed_lines": [51, 56, 71, 76, 77, 82, 103, 108, 133, 138, 143, 148, 153, 163, 168, 173, 177, 179, 181, 183, 184, 186, 188, 189, 192, 193, 197, 198, 199, 201, 202, 204, 208, 209, 210, 213, 224, 235, 239, 251, 252, 261], "summary": {"covered_lines": 42, "num_statements": 54, "percent_covered": 77.77777777777777, "percent_covered_display": "78", "missing_lines": 12, "excluded_lines": 15, "percent_statements_covered": 77.77777777777777, "percent_statements_covered_display": "78"}, "missing_lines": [61, 66, 87, 92, 93, 98, 113, 118, 123, 128, 158, 236], "excluded_lines": [243, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280], "start_line": 45}, "": {"executed_lines": [7, 8, 9, 10, 11, 14, 17, 18, 21, 24, 25, 28, 31, 32, 33, 34, 37, 40, 41, 42, 45, 48, 49, 53, 54, 58, 59, 63, 64, 68, 69, 73, 74, 79, 80, 84, 85, 89, 90, 95, 96, 100, 101, 105, 106, 110, 111, 115, 116, 120, 121, 125, 126, 130, 131, 135, 136, 140, 141, 145, 146, 150, 151, 155, 156, 160, 161, 165, 166, 170, 171, 175, 206, 212, 215, 218, 226, 245, 254], "summary": {"covered_lines": 79, "num_statements": 79, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 6, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [241, 242, 263, 264, 265, 266], "start_line": 1}}}, "src/tmc_driver/motion_control/_tmc_mc_int_ramp_generator.py": {"executed_lines": [10, 11, 12, 13, 14, 19, 22, 23, 24, 25, 28, 31, 32, 34, 35, 36, 37, 39, 40, 47, 48, 55, 56, 58, 59, 60, 61, 63, 65, 66, 68, 74, 75, 76, 78, 85, 86, 87, 89, 90, 91, 96, 97, 98, 100, 101, 102, 104, 105, 106, 108, 109, 110, 112, 113, 114, 116, 117, 118, 120, 124, 143, 145, 146, 148, 149, 150, 151, 166, 183, 185, 186, 188, 190, 191, 193, 194, 196, 198, 203, 204, 206, 207, 208, 213, 218], "summary": {"covered_lines": 86, "num_statements": 117, "percent_covered": 73.5042735042735, "percent_covered_display": "74", "missing_lines": 31, "excluded_lines": 1, "percent_statements_covered": 73.5042735042735, "percent_statements_covered_display": "74"}, "missing_lines": [42, 43, 44, 45, 50, 51, 52, 53, 131, 132, 134, 135, 136, 138, 139, 140, 141, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 209], "excluded_lines": [122], "functions": {"TmcMotionControlIntRampGenerator.current_pos": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 4, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 4, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [42, 43, 44, 45], "excluded_lines": [], "start_line": 40}, "TmcMotionControlIntRampGenerator.target_pos": {"executed_lines": [58, 59, 60, 61], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 56}, "TmcMotionControlIntRampGenerator.__init__": {"executed_lines": [65, 66], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 63}, "TmcMotionControlIntRampGenerator.set_ramp_mode": {"executed_lines": [74, 75, 76], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 68}, "TmcMotionControlIntRampGenerator.set_motion_profile": {"executed_lines": [85, 86, 87, 89, 90, 91, 96, 97, 98, 100, 101, 102, 104, 105, 106, 108, 109, 110, 112, 113, 114, 116, 117, 118], "summary": {"covered_lines": 24, "num_statements": 24, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 78}, "TmcMotionControlIntRampGenerator.make_a_step": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [122], "start_line": 120}, "TmcMotionControlIntRampGenerator.stop": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 9, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 9, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [131, 132, 134, 135, 136, 138, 139, 140, 141], "excluded_lines": [], "start_line": 124}, "TmcMotionControlIntRampGenerator.wait_until_stop": {"executed_lines": [145, 146, 148, 149, 150, 151], "summary": {"covered_lines": 6, "num_statements": 19, "percent_covered": 31.57894736842105, "percent_covered_display": "32", "missing_lines": 13, "excluded_lines": 0, "percent_statements_covered": 31.57894736842105, "percent_statements_covered_display": "32"}, "missing_lines": [152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164], "excluded_lines": [], "start_line": 143}, "TmcMotionControlIntRampGenerator.run_to_position_steps": {"executed_lines": [183, 185, 186, 188, 190, 191, 193, 194, 196, 198, 203, 204, 206, 207, 208, 213, 218], "summary": {"covered_lines": 17, "num_statements": 18, "percent_covered": 94.44444444444444, "percent_covered_display": "94", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 94.44444444444444, "percent_statements_covered_display": "94"}, "missing_lines": [209], "excluded_lines": [], "start_line": 166}, "": {"executed_lines": [10, 11, 12, 13, 14, 19, 22, 23, 24, 25, 28, 31, 32, 39, 40, 47, 48, 55, 56, 63, 68, 78, 120, 124, 143, 166], "summary": {"covered_lines": 26, "num_statements": 26, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"RampMode": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 19}, "TmcMotionControlIntRampGenerator": {"executed_lines": [34, 35, 36, 37, 58, 59, 60, 61, 65, 66, 74, 75, 76, 85, 86, 87, 89, 90, 91, 96, 97, 98, 100, 101, 102, 104, 105, 106, 108, 109, 110, 112, 113, 114, 116, 117, 118, 145, 146, 148, 149, 150, 151, 183, 185, 186, 188, 190, 191, 193, 194, 196, 198, 203, 204, 206, 207, 208, 213, 218], "summary": {"covered_lines": 60, "num_statements": 91, "percent_covered": 65.93406593406593, "percent_covered_display": "66", "missing_lines": 31, "excluded_lines": 1, "percent_statements_covered": 65.93406593406593, "percent_statements_covered_display": "66"}, "missing_lines": [42, 43, 44, 45, 50, 51, 52, 53, 131, 132, 134, 135, 136, 138, 139, 140, 141, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 209], "excluded_lines": [122], "start_line": 28}, "": {"executed_lines": [10, 11, 12, 13, 14, 19, 22, 23, 24, 25, 28, 31, 32, 39, 40, 47, 48, 55, 56, 63, 68, 78, 120, 124, 143, 166], "summary": {"covered_lines": 26, "num_statements": 26, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/motion_control/_tmc_mc_step_dir.py": {"executed_lines": [9, 10, 11, 12, 19, 20, 21, 22, 23, 24, 27, 30, 31, 33, 35, 36, 38, 39, 40, 41, 44, 46, 52, 53, 57, 58, 60, 61, 62, 65, 67, 70, 71, 73, 74, 78, 79, 92, 93, 97, 98, 102, 103, 105, 107, 108, 110, 112, 114, 115, 116, 118, 120, 121, 122, 123, 124, 125, 126, 127, 129, 131, 132, 133, 135, 136, 137, 141, 143, 144, 145, 146, 147, 148, 150, 155, 156, 157, 158, 161, 166, 172, 174, 175, 177, 194, 195, 197, 198, 200, 202, 207, 208, 209, 210, 211, 212, 213, 214, 216, 217, 219, 237, 254, 257, 259, 278, 287, 289, 290, 292, 298, 299, 300, 302, 304, 306, 308, 316, 317, 320, 324, 325, 326, 327, 328, 329, 331, 334, 336, 341, 342, 343, 345, 346, 347, 348, 351, 353, 358, 359, 360, 362, 363, 364, 366, 368, 369, 370, 371, 372, 374, 375, 378, 381, 382, 384, 385, 386, 387, 388, 390, 396, 399, 401, 403, 405, 406, 408, 409, 411, 414, 415], "summary": {"covered_lines": 173, "num_statements": 194, "percent_covered": 89.17525773195877, "percent_covered_display": "89", "missing_lines": 21, "excluded_lines": 0, "percent_statements_covered": 89.17525773195877, "percent_statements_covered_display": "89"}, "missing_lines": [42, 47, 50, 55, 76, 81, 82, 83, 84, 85, 87, 88, 90, 95, 100, 173, 233, 274, 288, 383, 397], "excluded_lines": [], "functions": {"TmcMotionControlStepDir.max_speed": {"executed_lines": [38, 39, 40, 41, 44, 46], "summary": {"covered_lines": 6, "num_statements": 9, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 3, "excluded_lines": 0, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [42, 47, 50], "excluded_lines": [], "start_line": 36}, "TmcMotionControlStepDir.acceleration": {"executed_lines": [60, 61, 62, 65, 67, 70, 71], "summary": {"covered_lines": 7, "num_statements": 7, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 58}, "TmcMotionControlStepDir.speed": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 8, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 8, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [81, 82, 83, 84, 85, 87, 88, 90], "excluded_lines": [], "start_line": 79}, "TmcMotionControlStepDir.speed_fullstep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [100], "excluded_lines": [], "start_line": 98}, "TmcMotionControlStepDir.pin_step": {"executed_lines": [105], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 103}, "TmcMotionControlStepDir.pin_dir": {"executed_lines": [110], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 108}, "TmcMotionControlStepDir.__init__": {"executed_lines": [114, 115, 116, 118, 120, 121, 122, 123, 124, 125, 126, 127], "summary": {"covered_lines": 12, "num_statements": 12, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 112}, "TmcMotionControlStepDir.init": {"executed_lines": [131, 132, 133, 135, 136, 137], "summary": {"covered_lines": 6, "num_statements": 6, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 129}, "TmcMotionControlStepDir.deinit": {"executed_lines": [143, 144, 145, 146, 147, 148], "summary": {"covered_lines": 6, "num_statements": 6, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 141}, "TmcMotionControlStepDir.make_a_step": {"executed_lines": [155, 156, 157, 158, 161], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 150}, "TmcMotionControlStepDir.set_direction": {"executed_lines": [172, 174, 175], "summary": {"covered_lines": 3, "num_statements": 4, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [173], "excluded_lines": [], "start_line": 166}, "TmcMotionControlStepDir.run_to_position_steps": {"executed_lines": [194, 195, 197, 198, 200, 202, 207, 208, 209, 210, 211, 212, 213, 214, 216, 217], "summary": {"covered_lines": 16, "num_statements": 16, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 177}, "TmcMotionControlStepDir.run_to_position_revolutions": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [233], "excluded_lines": [], "start_line": 219}, "TmcMotionControlStepDir.run_to_position_steps_threaded": {"executed_lines": [254, 257], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 237}, "TmcMotionControlStepDir.run_to_position_revolutions_threaded": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [274], "excluded_lines": [], "start_line": 259}, "TmcMotionControlStepDir.wait_for_movement_finished_threaded": {"executed_lines": [287, 289, 290], "summary": {"covered_lines": 3, "num_statements": 4, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [288], "excluded_lines": [], "start_line": 278}, "TmcMotionControlStepDir.run": {"executed_lines": [298, 299, 300], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 292}, "TmcMotionControlStepDir.distance_to_go": {"executed_lines": [304, 306], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 302}, "TmcMotionControlStepDir.compute_new_speed": {"executed_lines": [316, 317, 320, 324, 325, 326, 327, 328, 329, 331, 334, 336, 341, 342, 343, 345, 346, 347, 348, 351, 353, 358, 359, 360, 362, 363, 364, 366, 368, 369, 370, 371, 372, 374, 375, 378, 381, 382, 384, 385, 386, 387, 388], "summary": {"covered_lines": 43, "num_statements": 44, "percent_covered": 97.72727272727273, "percent_covered_display": "98", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 97.72727272727273, "percent_statements_covered_display": "98"}, "missing_lines": [383], "excluded_lines": [], "start_line": 308}, "TmcMotionControlStepDir.run_speed": {"executed_lines": [396, 399, 401, 403, 405, 406, 408, 409, 411, 414, 415], "summary": {"covered_lines": 11, "num_statements": 12, "percent_covered": 91.66666666666667, "percent_covered_display": "92", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 91.66666666666667, "percent_statements_covered_display": "92"}, "missing_lines": [397], "excluded_lines": [], "start_line": 390}, "": {"executed_lines": [9, 10, 11, 12, 19, 20, 21, 22, 23, 24, 27, 30, 31, 35, 36, 52, 53, 57, 58, 73, 74, 78, 79, 92, 93, 97, 98, 102, 103, 107, 108, 112, 129, 141, 150, 166, 177, 219, 237, 259, 278, 292, 302, 308, 390], "summary": {"covered_lines": 45, "num_statements": 45, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TmcMotionControlStepDir": {"executed_lines": [33, 38, 39, 40, 41, 44, 46, 60, 61, 62, 65, 67, 70, 71, 105, 110, 114, 115, 116, 118, 120, 121, 122, 123, 124, 125, 126, 127, 131, 132, 133, 135, 136, 137, 143, 144, 145, 146, 147, 148, 155, 156, 157, 158, 161, 172, 174, 175, 194, 195, 197, 198, 200, 202, 207, 208, 209, 210, 211, 212, 213, 214, 216, 217, 254, 257, 287, 289, 290, 298, 299, 300, 304, 306, 316, 317, 320, 324, 325, 326, 327, 328, 329, 331, 334, 336, 341, 342, 343, 345, 346, 347, 348, 351, 353, 358, 359, 360, 362, 363, 364, 366, 368, 369, 370, 371, 372, 374, 375, 378, 381, 382, 384, 385, 386, 387, 388, 396, 399, 401, 403, 405, 406, 408, 409, 411, 414, 415], "summary": {"covered_lines": 128, "num_statements": 149, "percent_covered": 85.90604026845638, "percent_covered_display": "86", "missing_lines": 21, "excluded_lines": 0, "percent_statements_covered": 85.90604026845638, "percent_statements_covered_display": "86"}, "missing_lines": [42, 47, 50, 55, 76, 81, 82, 83, 84, 85, 87, 88, 90, 95, 100, 173, 233, 274, 288, 383, 397], "excluded_lines": [], "start_line": 27}, "": {"executed_lines": [9, 10, 11, 12, 19, 20, 21, 22, 23, 24, 27, 30, 31, 35, 36, 52, 53, 57, 58, 73, 74, 78, 79, 92, 93, 97, 98, 102, 103, 107, 108, 112, 129, 141, 150, 166, 177, 219, 237, 259, 278, 292, 302, 308, 390], "summary": {"covered_lines": 45, "num_statements": 45, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/motion_control/_tmc_mc_step_pwm_dir.py": {"executed_lines": [9, 10, 11, 12, 13, 16, 19, 20, 24, 25, 27, 28, 29, 31, 33, 34, 36, 46, 50, 55, 58, 60, 62, 63, 64, 66, 69, 70, 72, 76, 78], "summary": {"covered_lines": 31, "num_statements": 37, "percent_covered": 83.78378378378379, "percent_covered_display": "84", "missing_lines": 6, "excluded_lines": 0, "percent_statements_covered": 83.78378378378379, "percent_statements_covered_display": "84"}, "missing_lines": [22, 43, 44, 51, 56, 77], "excluded_lines": [], "functions": {"TmcMotionControlStepPwmDir.speed": {"executed_lines": [27, 28, 29], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 25}, "TmcMotionControlStepPwmDir.init": {"executed_lines": [33, 34], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 31}, "TmcMotionControlStepPwmDir.stop": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [43, 44], "excluded_lines": [], "start_line": 36}, "TmcMotionControlStepPwmDir.run_speed_pwm": {"executed_lines": [50, 55, 58, 60, 62, 63, 64, 66, 69, 70], "summary": {"covered_lines": 10, "num_statements": 12, "percent_covered": 83.33333333333333, "percent_covered_display": "83", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 83.33333333333333, "percent_statements_covered_display": "83"}, "missing_lines": [51, 56], "excluded_lines": [], "start_line": 46}, "TmcMotionControlStepPwmDir.run_speed_pwm_fullstep": {"executed_lines": [76, 78], "summary": {"covered_lines": 2, "num_statements": 3, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [77], "excluded_lines": [], "start_line": 72}, "": {"executed_lines": [9, 10, 11, 12, 13, 16, 19, 20, 24, 25, 31, 36, 46, 72], "summary": {"covered_lines": 14, "num_statements": 14, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TmcMotionControlStepPwmDir": {"executed_lines": [27, 28, 29, 33, 34, 50, 55, 58, 60, 62, 63, 64, 66, 69, 70, 76, 78], "summary": {"covered_lines": 17, "num_statements": 23, "percent_covered": 73.91304347826087, "percent_covered_display": "74", "missing_lines": 6, "excluded_lines": 0, "percent_statements_covered": 73.91304347826087, "percent_statements_covered_display": "74"}, "missing_lines": [22, 43, 44, 51, 56, 77], "excluded_lines": [], "start_line": 16}, "": {"executed_lines": [9, 10, 11, 12, 13, 16, 19, 20, 24, 25, 31, 36, 46, 72], "summary": {"covered_lines": 14, "num_statements": 14, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/motion_control/_tmc_mc_step_reg.py": {"executed_lines": [5, 6, 7, 8, 9, 12, 15, 17, 19, 21, 22, 23, 25, 31, 32, 34, 36], "summary": {"covered_lines": 17, "num_statements": 17, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"TmcMotionControlStepReg.__init__": {"executed_lines": [17], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 15}, "TmcMotionControlStepReg.deinit": {"executed_lines": [21, 22, 23], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 19}, "TmcMotionControlStepReg.set_direction": {"executed_lines": [31, 32, 34, 36], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 25}, "": {"executed_lines": [5, 6, 7, 8, 9, 12, 15, 19, 25], "summary": {"covered_lines": 9, "num_statements": 9, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TmcMotionControlStepReg": {"executed_lines": [17, 21, 22, 23, 31, 32, 34, 36], "summary": {"covered_lines": 8, "num_statements": 8, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 12}, "": {"executed_lines": [5, 6, 7, 8, 9, 12, 15, 19, 25], "summary": {"covered_lines": 9, "num_statements": 9, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/motion_control/_tmc_mc_vactual.py": {"executed_lines": [10, 11, 12, 13, 14, 15, 18, 21, 23, 24, 26, 30, 40, 57, 61, 62, 63, 65, 66, 68, 69, 71, 72, 74, 83, 84, 86, 110, 111, 112, 113, 114, 115, 117, 118, 122, 123, 125, 126, 127, 129, 130, 131, 133, 134, 135, 136, 138, 144, 148, 152, 156, 160, 161, 162, 164, 181, 182, 183, 184, 185, 186, 188, 205, 214], "summary": {"covered_lines": 65, "num_statements": 82, "percent_covered": 79.26829268292683, "percent_covered_display": "79", "missing_lines": 17, "excluded_lines": 1, "percent_statements_covered": 79.26829268292683, "percent_statements_covered_display": "79"}, "missing_lines": [37, 38, 137, 139, 142, 143, 145, 146, 147, 149, 150, 151, 155, 159, 203, 212, 221], "excluded_lines": [28], "functions": {"TmcMotionControlVActual.__init__": {"executed_lines": [23, 24], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 21}, "TmcMotionControlVActual.make_a_step": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [28], "start_line": 26}, "TmcMotionControlVActual.stop": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [37, 38], "excluded_lines": [], "start_line": 30}, "TmcMotionControlVActual.run_to_position_steps": {"executed_lines": [57, 61, 62, 63, 65, 66, 68, 69, 71, 72], "summary": {"covered_lines": 10, "num_statements": 10, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 40}, "TmcMotionControlVActual.set_vactual": {"executed_lines": [83, 84], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 74}, "TmcMotionControlVActual.set_vactual_dur": {"executed_lines": [110, 111, 112, 113, 114, 115, 117, 118, 122, 123, 125, 126, 127, 129, 130, 131, 133, 134, 135, 136, 138, 144, 148, 152, 156, 160, 161, 162], "summary": {"covered_lines": 28, "num_statements": 40, "percent_covered": 70.0, "percent_covered_display": "70", "missing_lines": 12, "excluded_lines": 0, "percent_statements_covered": 70.0, "percent_statements_covered_display": "70"}, "missing_lines": [137, 139, 142, 143, 145, 146, 147, 149, 150, 151, 155, 159], "excluded_lines": [], "start_line": 86}, "TmcMotionControlVActual.set_vactual_rps": {"executed_lines": [181, 182, 183, 184, 185, 186], "summary": {"covered_lines": 6, "num_statements": 6, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 164}, "TmcMotionControlVActual.set_vactual_rpm": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [203], "excluded_lines": [], "start_line": 188}, "TmcMotionControlVActual.run_speed": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [212], "excluded_lines": [], "start_line": 205}, "TmcMotionControlVActual.run_speed_fullstep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [221], "excluded_lines": [], "start_line": 214}, "": {"executed_lines": [10, 11, 12, 13, 14, 15, 18, 21, 26, 30, 40, 74, 86, 164, 188, 205, 214], "summary": {"covered_lines": 17, "num_statements": 17, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TmcMotionControlVActual": {"executed_lines": [23, 24, 57, 61, 62, 63, 65, 66, 68, 69, 71, 72, 83, 84, 110, 111, 112, 113, 114, 115, 117, 118, 122, 123, 125, 126, 127, 129, 130, 131, 133, 134, 135, 136, 138, 144, 148, 152, 156, 160, 161, 162, 181, 182, 183, 184, 185, 186], "summary": {"covered_lines": 48, "num_statements": 65, "percent_covered": 73.84615384615384, "percent_covered_display": "74", "missing_lines": 17, "excluded_lines": 1, "percent_statements_covered": 73.84615384615384, "percent_statements_covered_display": "74"}, "missing_lines": [37, 38, 137, 139, 142, 143, 145, 146, 147, 149, 150, 151, 155, 159, 203, 212, 221], "excluded_lines": [28], "start_line": 18}, "": {"executed_lines": [10, 11, 12, 13, 14, 15, 18, 21, 26, 30, 40, 74, 86, 164, 188, 205, 214], "summary": {"covered_lines": 17, "num_statements": 17, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/platform_utils.py": {"executed_lines": [3, 4, 6, 7, 10, 12, 14, 16], "summary": {"covered_lines": 8, "num_statements": 10, "percent_covered": 80.0, "percent_covered_display": "80", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 80.0, "percent_statements_covered_display": "80"}, "missing_lines": [13, 15], "excluded_lines": [], "functions": {"get_time_us": {"executed_lines": [12, 14, 16], "summary": {"covered_lines": 3, "num_statements": 5, "percent_covered": 60.0, "percent_covered_display": "60", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 60.0, "percent_statements_covered_display": "60"}, "missing_lines": [13, 15], "excluded_lines": [], "start_line": 10}, "": {"executed_lines": [3, 4, 6, 7, 10], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"": {"executed_lines": [3, 4, 6, 7, 10, 12, 14, 16], "summary": {"covered_lines": 8, "num_statements": 10, "percent_covered": 80.0, "percent_covered_display": "80", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 80.0, "percent_statements_covered_display": "80"}, "missing_lines": [13, 15], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/reg/__init__.py": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/reg/_tmc2209_reg.py": {"executed_lines": [8, 9, 12, 15, 18, 21, 24, 27, 30, 33, 36, 39, 42, 49], "summary": {"covered_lines": 14, "num_statements": 14, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"": {"executed_lines": [8, 9, 12, 15, 18, 21, 24, 27, 30, 33, 36, 39, 42, 49], "summary": {"covered_lines": 14, "num_statements": 14, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TCoolThrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 12}, "SgThrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 21}, "SgResult": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 30}, "CoolConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 39}, "": {"executed_lines": [8, 9, 12, 15, 18, 21, 24, 27, 30, 33, 36, 39, 42, 49], "summary": {"covered_lines": 14, "num_statements": 14, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/reg/_tmc220x_reg.py": {"executed_lines": [6, 7, 8, 9, 12, 15, 27, 41, 44, 49, 55, 57, 58, 59, 60, 61, 62, 63, 66, 69, 72, 75, 78, 79, 88, 99, 102, 107, 114, 117, 120, 123, 126, 129, 132, 135, 138, 141, 144, 147, 150, 153, 156, 159, 162, 174, 187, 188, 190, 192, 193, 195, 196, 200, 203, 206, 216, 228, 231, 248], "summary": {"covered_lines": 60, "num_statements": 61, "percent_covered": 98.36065573770492, "percent_covered_display": "98", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 98.36065573770492, "percent_statements_covered_display": "98"}, "missing_lines": [197], "excluded_lines": [], "functions": {"GStat.check": {"executed_lines": [57, 58, 59, 60, 61, 62, 63], "summary": {"covered_lines": 7, "num_statements": 7, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 55}, "ChopConf.mres_ms": {"executed_lines": [195, 196, 200], "summary": {"covered_lines": 3, "num_statements": 4, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [197], "excluded_lines": [], "start_line": 193}, "": {"executed_lines": [6, 7, 8, 9, 12, 15, 27, 41, 44, 49, 55, 66, 69, 72, 75, 78, 79, 88, 99, 102, 107, 114, 117, 120, 123, 126, 129, 132, 135, 138, 141, 144, 147, 150, 153, 156, 159, 162, 174, 187, 188, 192, 193, 203, 206, 216, 228, 231, 248], "summary": {"covered_lines": 49, "num_statements": 49, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"GConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 12}, "GStat": {"executed_lines": [57, 58, 59, 60, 61, 62, 63], "summary": {"covered_lines": 7, "num_statements": 7, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 41}, "IfCnt": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 66}, "Ioin": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 75}, "IHoldIRun": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 99}, "TPowerDown": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 114}, "TStep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 123}, "TPwmThrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 132}, "VActual": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 141}, "MsCnt": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 150}, "ChopConf": {"executed_lines": [190, 195, 196, 200], "summary": {"covered_lines": 4, "num_statements": 5, "percent_covered": 80.0, "percent_covered_display": "80", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 80.0, "percent_statements_covered_display": "80"}, "missing_lines": [197], "excluded_lines": [], "start_line": 159}, "PwmConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 203}, "DrvStatus": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 228}, "": {"executed_lines": [6, 7, 8, 9, 12, 15, 27, 41, 44, 49, 55, 66, 69, 72, 75, 78, 79, 88, 99, 102, 107, 114, 117, 120, 123, 126, 129, 132, 135, 138, 141, 144, 147, 150, 153, 156, 159, 162, 174, 187, 188, 192, 193, 203, 206, 216, 228, 231, 248], "summary": {"covered_lines": 49, "num_statements": 49, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/reg/_tmc224x_reg.py": {"executed_lines": [6, 7, 8, 9, 12, 15, 32, 51, 54, 61, 69, 84, 87, 90, 93, 96, 97, 116, 137, 140, 144, 150, 153, 156, 159, 162, 168, 176, 179, 182, 185, 188, 191, 194, 197, 200, 203, 206, 209, 212, 215, 218, 221, 224, 228, 233, 234, 236, 238, 239, 241, 244, 247, 250, 252, 253, 255, 258, 261, 264, 267, 270, 287, 305, 306, 308, 310, 311, 313, 314, 318, 321, 324, 333, 344, 347, 363, 381, 384, 389, 396, 399, 402, 405, 408, 413], "summary": {"covered_lines": 86, "num_statements": 98, "percent_covered": 87.75510204081633, "percent_covered_display": "88", "missing_lines": 12, "excluded_lines": 0, "percent_statements_covered": 87.75510204081633, "percent_statements_covered_display": "88"}, "missing_lines": [71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 315], "excluded_lines": [], "functions": {"GStat.check": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 11, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 11, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81], "excluded_lines": [], "start_line": 69}, "ADCVSupplyAIN.adc_vsupply_v": {"executed_lines": [236], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 234}, "ADCVSupplyAIN.adc_ain_v": {"executed_lines": [241], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 239}, "ADCTemp.adc_temp_c": {"executed_lines": [255], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 253}, "ChopConf.mres_ms": {"executed_lines": [313, 314, 318], "summary": {"covered_lines": 3, "num_statements": 4, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [315], "excluded_lines": [], "start_line": 311}, "": {"executed_lines": [6, 7, 8, 9, 12, 15, 32, 51, 54, 61, 69, 84, 87, 90, 93, 96, 97, 116, 137, 140, 144, 150, 153, 156, 159, 162, 168, 176, 179, 182, 185, 188, 191, 194, 197, 200, 203, 206, 209, 212, 215, 218, 221, 224, 228, 233, 234, 238, 239, 244, 247, 250, 252, 253, 258, 261, 264, 267, 270, 287, 305, 306, 310, 311, 321, 324, 333, 344, 347, 363, 381, 384, 389, 396, 399, 402, 405, 408, 413], "summary": {"covered_lines": 79, "num_statements": 79, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"GConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 12}, "GStat": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 11, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 11, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81], "excluded_lines": [], "start_line": 51}, "IfCnt": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 84}, "Ioin": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 93}, "DrvConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 137}, "GlobalScaler": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 150}, "IHoldIRun": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 159}, "TPowerDown": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 176}, "TStep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 185}, "TPwmThrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 194}, "TCoolThrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 203}, "THigh": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 212}, "ADCVSupplyAIN": {"executed_lines": [236, 241], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 221}, "ADCTemp": {"executed_lines": [255], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 244}, "MsCnt": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 258}, "ChopConf": {"executed_lines": [308, 313, 314, 318], "summary": {"covered_lines": 4, "num_statements": 5, "percent_covered": 80.0, "percent_covered_display": "80", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 80.0, "percent_statements_covered_display": "80"}, "missing_lines": [315], "excluded_lines": [], "start_line": 267}, "CoolConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 321}, "DrvStatus": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 344}, "SgThrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 381}, "SgResult": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 396}, "SgInd": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 405}, "": {"executed_lines": [6, 7, 8, 9, 12, 15, 32, 51, 54, 61, 69, 84, 87, 90, 93, 96, 97, 116, 137, 140, 144, 150, 153, 156, 159, 162, 168, 176, 179, 182, 185, 188, 191, 194, 197, 200, 203, 206, 209, 212, 215, 218, 221, 224, 228, 233, 234, 238, 239, 244, 247, 250, 252, 253, 258, 261, 264, 267, 270, 287, 305, 306, 310, 311, 321, 324, 333, 344, 347, 363, 381, 384, 389, 396, 399, 402, 405, 408, 413], "summary": {"covered_lines": 79, "num_statements": 79, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/reg/_tmc5160_reg.py": {"executed_lines": [6, 7, 8, 9, 12, 15, 34, 55, 58, 63, 69, 80, 83, 86, 89, 92, 93, 104, 117, 120, 127, 136, 139, 142, 145, 148, 153, 160, 163, 166, 169, 172, 175, 178, 181, 184, 187, 190, 193, 196, 199, 202, 205, 208, 211, 214, 217, 220, 223, 226, 229, 232, 235, 238, 241, 244, 247, 250, 253, 256, 259, 262, 265, 268, 271, 274, 277, 280, 283, 286, 289, 292, 295, 298, 301, 304, 307, 310, 313, 316, 319, 322, 325, 328, 331, 334, 348, 364, 367, 382, 400, 403, 406, 409, 412, 429, 447, 448, 450, 452, 453, 455, 456, 460, 463, 466, 475, 486, 489, 505, 523, 526, 529], "summary": {"covered_lines": 113, "num_statements": 121, "percent_covered": 93.38842975206612, "percent_covered_display": "93", "missing_lines": 8, "excluded_lines": 0, "percent_statements_covered": 93.38842975206612, "percent_statements_covered_display": "93"}, "missing_lines": [71, 72, 73, 74, 75, 76, 77, 457], "excluded_lines": [], "functions": {"GStat.check": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 7, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 7, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [71, 72, 73, 74, 75, 76, 77], "excluded_lines": [], "start_line": 69}, "ChopConf.mres_ms": {"executed_lines": [455, 456, 460], "summary": {"covered_lines": 3, "num_statements": 4, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [457], "excluded_lines": [], "start_line": 453}, "": {"executed_lines": [6, 7, 8, 9, 12, 15, 34, 55, 58, 63, 69, 80, 83, 86, 89, 92, 93, 104, 117, 120, 127, 136, 139, 142, 145, 148, 153, 160, 163, 166, 169, 172, 175, 178, 181, 184, 187, 190, 193, 196, 199, 202, 205, 208, 211, 214, 217, 220, 223, 226, 229, 232, 235, 238, 241, 244, 247, 250, 253, 256, 259, 262, 265, 268, 271, 274, 277, 280, 283, 286, 289, 292, 295, 298, 301, 304, 307, 310, 313, 316, 319, 322, 325, 328, 331, 334, 348, 364, 367, 382, 400, 403, 406, 409, 412, 429, 447, 448, 452, 453, 463, 466, 475, 486, 489, 505, 523, 526, 529], "summary": {"covered_lines": 109, "num_statements": 109, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"GConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 12}, "GStat": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 7, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 7, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [71, 72, 73, 74, 75, 76, 77], "excluded_lines": [], "start_line": 55}, "IfCnt": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 80}, "Ioin": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 89}, "DrvConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 117}, "GlobalScaler": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 136}, "IHoldIRun": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 145}, "TPowerDown": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 160}, "TStep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 169}, "TPwmThrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 178}, "TCoolThrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 187}, "THigh": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 196}, "VDcMin": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 205}, "RampMode": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 214}, "XActual": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 223}, "VActual": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 232}, "VStart": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 241}, "A1": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 250}, "V1": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 259}, "AMax": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 268}, "VMax": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 277}, "DMax": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 286}, "D1": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 295}, "VStop": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 304}, "TZeroWait": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 313}, "XTarget": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 322}, "SWMode": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 331}, "RampStat": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 364}, "MsCnt": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 400}, "ChopConf": {"executed_lines": [450, 455, 456, 460], "summary": {"covered_lines": 4, "num_statements": 5, "percent_covered": 80.0, "percent_covered_display": "80", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 80.0, "percent_statements_covered_display": "80"}, "missing_lines": [457], "excluded_lines": [], "start_line": 409}, "CoolConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 463}, "DrvStatus": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 486}, "LostSteps": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 523}, "": {"executed_lines": [6, 7, 8, 9, 12, 15, 34, 55, 58, 63, 69, 80, 83, 86, 89, 92, 93, 104, 117, 120, 127, 136, 139, 142, 145, 148, 153, 160, 163, 166, 169, 172, 175, 178, 181, 184, 187, 190, 193, 196, 199, 202, 205, 208, 211, 214, 217, 220, 223, 226, 229, 232, 235, 238, 241, 244, 247, 250, 253, 256, 259, 262, 265, 268, 271, 274, 277, 280, 283, 286, 289, 292, 295, 298, 301, 304, 307, 310, 313, 316, 319, 322, 325, 328, 331, 334, 348, 364, 367, 382, 400, 403, 406, 409, 412, 429, 447, 448, 452, 453, 463, 466, 475, 486, 489, 505, 523, 526, 529], "summary": {"covered_lines": 109, "num_statements": 109, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/reg/_tmc_reg.py": {"executed_lines": [8, 9, 12, 19, 42, 43, 44, 45, 46, 47, 48, 49, 51, 53, 54, 55, 56, 57, 58, 61, 65, 69, 70, 74, 75, 79, 80, 84, 87, 89, 91, 97, 98, 100, 101, 102, 104, 106, 112, 114, 115, 116, 118, 119, 120, 121, 123, 125, 136, 142, 144, 146, 147, 149, 150, 152, 154, 155, 157, 159, 160, 162, 169, 170, 171, 173, 185, 187, 188, 189, 190, 191, 193, 195, 196, 197, 198, 199, 200, 201, 202], "summary": {"covered_lines": 81, "num_statements": 98, "percent_covered": 82.65306122448979, "percent_covered_display": "83", "missing_lines": 17, "excluded_lines": 0, "percent_statements_covered": 82.65306122448979, "percent_statements_covered_display": "83"}, "missing_lines": [72, 77, 82, 103, 127, 128, 129, 130, 131, 132, 133, 134, 138, 139, 140, 182, 183], "excluded_lines": [], "functions": {"TmcRegField.__init__": {"executed_lines": [42, 43, 44, 45, 46, 47, 48, 49], "summary": {"covered_lines": 8, "num_statements": 8, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 19}, "TmcRegField.get_bit_width": {"executed_lines": [53, 54, 55, 56, 57, 58], "summary": {"covered_lines": 6, "num_statements": 6, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 51}, "TmcReg.reg_map": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [72], "excluded_lines": [], "start_line": 70}, "TmcReg.data_int": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [77], "excluded_lines": [], "start_line": 75}, "TmcReg.flags": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [82], "excluded_lines": [], "start_line": 80}, "TmcReg.__init__": {"executed_lines": [87, 89], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 84}, "TmcReg.deserialise": {"executed_lines": [97, 98, 100, 101, 102, 104], "summary": {"covered_lines": 6, "num_statements": 7, "percent_covered": 85.71428571428571, "percent_covered_display": "86", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 85.71428571428571, "percent_statements_covered_display": "86"}, "missing_lines": [103], "excluded_lines": [], "start_line": 91}, "TmcReg.serialise": {"executed_lines": [112, 114, 115, 116, 118, 119, 120, 121, 123], "summary": {"covered_lines": 9, "num_statements": 9, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 106}, "TmcReg.__str__": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 8, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 8, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [127, 128, 129, 130, 131, 132, 133, 134], "excluded_lines": [], "start_line": 125}, "TmcReg.log": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 3, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 3, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [138, 139, 140], "excluded_lines": [], "start_line": 136}, "TmcReg.read": {"executed_lines": [144, 146, 147, 149, 150], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 142}, "TmcReg.write": {"executed_lines": [154, 155], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 152}, "TmcReg.write_check": {"executed_lines": [159, 160], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 157}, "TmcReg.modify": {"executed_lines": [169, 170, 171], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 162}, "TmcReg.get": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [182, 183], "excluded_lines": [], "start_line": 173}, "TmcReg.clear": {"executed_lines": [187, 188, 189, 190, 191], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 185}, "TmcReg.clear_verify": {"executed_lines": [195, 196, 197, 198, 199, 200, 201, 202], "summary": {"covered_lines": 8, "num_statements": 8, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 193}, "": {"executed_lines": [8, 9, 12, 19, 51, 61, 65, 69, 70, 74, 75, 79, 80, 84, 91, 106, 125, 136, 142, 152, 157, 162, 173, 185, 193], "summary": {"covered_lines": 25, "num_statements": 25, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TmcRegField": {"executed_lines": [42, 43, 44, 45, 46, 47, 48, 49, 53, 54, 55, 56, 57, 58], "summary": {"covered_lines": 14, "num_statements": 14, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 12}, "TmcReg": {"executed_lines": [87, 89, 97, 98, 100, 101, 102, 104, 112, 114, 115, 116, 118, 119, 120, 121, 123, 144, 146, 147, 149, 150, 154, 155, 159, 160, 169, 170, 171, 187, 188, 189, 190, 191, 195, 196, 197, 198, 199, 200, 201, 202], "summary": {"covered_lines": 42, "num_statements": 59, "percent_covered": 71.1864406779661, "percent_covered_display": "71", "missing_lines": 17, "excluded_lines": 0, "percent_statements_covered": 71.1864406779661, "percent_statements_covered_display": "71"}, "missing_lines": [72, 77, 82, 103, 127, 128, 129, 130, 131, 132, 133, 134, 138, 139, 140, 182, 183], "excluded_lines": [], "start_line": 61}, "": {"executed_lines": [8, 9, 12, 19, 51, 61, 65, 69, 70, 74, 75, 79, 80, 84, 91, 106, 125, 136, 142, 152, 157, 162, 173, 185, 193], "summary": {"covered_lines": 25, "num_statements": 25, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/reg/_tmc_shared_regs.py": {"executed_lines": [10, 13, 21, 27, 36, 43, 49, 57, 63, 69, 75, 81, 87, 94, 100, 106, 121, 133, 139, 145, 151, 157, 163, 169, 175, 181, 187, 193, 199, 205, 211, 217, 234, 252, 265, 275, 291, 297, 303, 311], "summary": {"covered_lines": 40, "num_statements": 40, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"": {"executed_lines": [10, 13, 21, 27, 36, 43, 49, 57, 63, 69, 75, 81, 87, 94, 100, 106, 121, 133, 139, 145, 151, 157, 163, 169, 175, 181, 187, 193, 199, 205, 211, 217, 234, 252, 265, 275, 291, 297, 303, 311], "summary": {"covered_lines": 40, "num_statements": 40, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"GStat": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 13}, "IfCnt": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 21}, "Ioin": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 27}, "DrvConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 36}, "GlobalScaler": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 43}, "IHoldIRun": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 49}, "TPowerDown": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 57}, "TStep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 63}, "TPwmThrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 69}, "TCoolThrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 75}, "THigh": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 81}, "ADCVSupplyAIN": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 87}, "ADCTemp": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 94}, "MsCnt": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 100}, "ChopConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 106}, "GConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 121}, "VDcMin": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 133}, "RampMode": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 139}, "XActual": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 145}, "VActual": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 151}, "VStart": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 157}, "A1": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 163}, "V1": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 169}, "AMax": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 175}, "VMax": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 181}, "DMax": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 187}, "D1": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 193}, "VStop": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 199}, "TZeroWait": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 205}, "XTarget": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 211}, "SWMode": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 217}, "RampStat": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 234}, "PwmConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 252}, "CoolConf": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 265}, "DrvStatus": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 275}, "SgThrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 291}, "SgResult": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 297}, "SgInd": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 303}, "LostSteps": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 311}, "": {"executed_lines": [10, 13, 21, 27, 36, 43, 49, 57, 63, 69, 75, 81, 87, 94, 100, 106, 121, 133, 139, 145, 151, 157, 163, 169, 175, 181, 187, 193, 199, 205, 211, 217, 234, 252, 265, 275, 291, 297, 303, 311], "summary": {"covered_lines": 40, "num_statements": 40, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/tmc_2208.py": {"executed_lines": [11, 14, 17], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"": {"executed_lines": [11, 14, 17], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"Tmc2208": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 14}, "": {"executed_lines": [11, 14, 17], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/tmc_2209.py": {"executed_lines": [13, 14, 15, 18, 21, 25, 54, 65, 67, 68, 69, 70, 72, 74, 75], "summary": {"covered_lines": 15, "num_statements": 15, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "functions": {"Tmc2209.__init__": {"executed_lines": [54, 65, 67, 68, 69, 70], "summary": {"covered_lines": 6, "num_statements": 6, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 25}, "Tmc2209.deinit": {"executed_lines": [74, 75], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 72}, "": {"executed_lines": [13, 14, 15, 18, 21, 25, 72], "summary": {"covered_lines": 7, "num_statements": 7, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"Tmc2209": {"executed_lines": [54, 65, 67, 68, 69, 70, 74, 75], "summary": {"covered_lines": 8, "num_statements": 8, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 18}, "": {"executed_lines": [13, 14, 15, 18, 21, 25, 72], "summary": {"covered_lines": 7, "num_statements": 7, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/tmc_220x.py": {"executed_lines": [15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 27, 30, 31, 32, 38, 42, 71, 72, 74, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 101, 105, 114, 120, 122, 133, 141, 143, 156, 179, 189, 191, 192, 193, 195, 197, 206, 208, 225, 227, 228, 229, 231, 233, 235, 237, 239, 241, 244, 245, 246, 247, 248, 250, 251, 253, 254, 256, 258, 259, 260, 262, 263, 264, 267, 268, 273, 275, 277, 279, 297, 303, 305, 314, 321, 323, 329, 330, 332, 340, 342, 355, 364, 373], "summary": {"covered_lines": 97, "num_statements": 121, "percent_covered": 80.16528925619835, "percent_covered_display": "80", "missing_lines": 24, "excluded_lines": 0, "percent_statements_covered": 80.16528925619835, "percent_statements_covered_display": "80"}, "missing_lines": [111, 112, 130, 131, 153, 154, 167, 168, 169, 172, 175, 177, 311, 312, 350, 351, 352, 353, 361, 362, 370, 371, 382, 383], "excluded_lines": [], "functions": {"Tmc220x.__init__": {"executed_lines": [71, 72, 74, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 101], "summary": {"covered_lines": 18, "num_statements": 18, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 42}, "Tmc220x.get_iscale_analog": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [111, 112], "excluded_lines": [], "start_line": 105}, "Tmc220x.set_iscale_analog": {"executed_lines": [120], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 114}, "Tmc220x.get_vsense": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [130, 131], "excluded_lines": [], "start_line": 122}, "Tmc220x.set_vsense": {"executed_lines": [141], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 133}, "Tmc220x.get_internal_rsense": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [153, 154], "excluded_lines": [], "start_line": 143}, "Tmc220x.set_internal_rsense": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 6, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 6, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [167, 168, 169, 172, 175, 177], "excluded_lines": [], "start_line": 156}, "Tmc220x._set_irun_ihold": {"executed_lines": [189, 191, 192, 193, 195], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 179}, "Tmc220x._set_pdn_disable": {"executed_lines": [206], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 197}, "Tmc220x.set_current_peak": {"executed_lines": [225, 227, 228, 229, 231, 233, 237, 241, 244, 245, 246, 247, 248, 250, 251, 253, 254, 256, 258, 259, 260, 262, 263, 264, 267, 268, 273, 275, 277], "summary": {"covered_lines": 29, "num_statements": 29, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 208}, "Tmc220x.set_current_peak.calc_cs_irun": {"executed_lines": [235], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 233}, "Tmc220x.set_current_peak.calc_run_current": {"executed_lines": [239], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 237}, "Tmc220x.set_current_rms": {"executed_lines": [297, 303], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 279}, "Tmc220x.get_spreadcycle": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [311, 312], "excluded_lines": [], "start_line": 305}, "Tmc220x.set_spreadcycle": {"executed_lines": [321], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 314}, "Tmc220x.set_microstepping_resolution": {"executed_lines": [329, 330], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 323}, "Tmc220x.set_mstep_resolution_reg_select": {"executed_lines": [340], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 332}, "Tmc220x.get_interface_transmission_counter": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 4, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 4, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [350, 351, 352, 353], "excluded_lines": [], "start_line": 342}, "Tmc220x.get_tstep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [361, 362], "excluded_lines": [], "start_line": 355}, "Tmc220x.set_tpwmthrs": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [370, 371], "excluded_lines": [], "start_line": 364}, "Tmc220x.set_vactual": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [382, 383], "excluded_lines": [], "start_line": 373}, "": {"executed_lines": [15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 27, 30, 31, 32, 38, 42, 105, 114, 122, 133, 143, 156, 179, 197, 208, 279, 305, 314, 323, 332, 342, 355, 364, 373], "summary": {"covered_lines": 34, "num_statements": 34, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"Tmc220x": {"executed_lines": [71, 72, 74, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 101, 120, 141, 189, 191, 192, 193, 195, 206, 225, 227, 228, 229, 231, 233, 235, 237, 239, 241, 244, 245, 246, 247, 248, 250, 251, 253, 254, 256, 258, 259, 260, 262, 263, 264, 267, 268, 273, 275, 277, 297, 303, 321, 329, 330, 340], "summary": {"covered_lines": 63, "num_statements": 87, "percent_covered": 72.41379310344827, "percent_covered_display": "72", "missing_lines": 24, "excluded_lines": 0, "percent_statements_covered": 72.41379310344827, "percent_statements_covered_display": "72"}, "missing_lines": [111, 112, 130, 131, 153, 154, 167, 168, 169, 172, 175, 177, 311, 312, 350, 351, 352, 353, 361, 362, 370, 371, 382, 383], "excluded_lines": [], "start_line": 27}, "": {"executed_lines": [15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 27, 30, 31, 32, 38, 42, 105, 114, 122, 133, 143, 156, 179, 197, 208, 279, 305, 314, 323, 332, 342, 355, 364, 373], "summary": {"covered_lines": 34, "num_statements": 34, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/tmc_2240.py": {"executed_lines": [15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 29, 32, 33, 34, 39, 43, 72, 83, 85, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 109, 111, 113, 114, 118, 128, 130, 131, 132, 133, 135, 137, 143, 144, 146, 157, 158, 160, 180, 182, 183, 185, 186, 187, 188, 189, 191, 193, 196, 199, 201, 202, 204, 205, 207, 208, 213, 215, 216, 218, 220, 221, 222, 223, 225, 226, 227, 228, 230, 232, 233, 236, 238, 267, 276, 283, 285, 298, 307, 316, 327], "summary": {"covered_lines": 103, "num_statements": 120, "percent_covered": 85.83333333333333, "percent_covered_display": "86", "missing_lines": 17, "excluded_lines": 0, "percent_statements_covered": 85.83333333333333, "percent_statements_covered_display": "86"}, "missing_lines": [258, 265, 273, 274, 293, 294, 295, 296, 304, 305, 313, 314, 322, 323, 338, 339, 340], "excluded_lines": [], "functions": {"Tmc2240.__init__": {"executed_lines": [72, 83, 85, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 109], "summary": {"covered_lines": 25, "num_statements": 25, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 43}, "Tmc2240.deinit": {"executed_lines": [113, 114], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 111}, "Tmc2240._set_irun_ihold": {"executed_lines": [128, 130, 131, 132, 133, 135], "summary": {"covered_lines": 6, "num_statements": 6, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 118}, "Tmc2240._set_global_scaler": {"executed_lines": [143, 144], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 137}, "Tmc2240._set_current_range": {"executed_lines": [157, 158], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 146}, "Tmc2240.set_current_peak": {"executed_lines": [180, 182, 183, 185, 186, 187, 188, 189, 191, 193, 196, 199, 201, 202, 204, 205, 207, 208, 213, 215, 216, 218, 220, 221, 222, 223, 225, 226, 227, 228, 230, 232, 233, 236], "summary": {"covered_lines": 34, "num_statements": 34, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 160}, "Tmc2240.set_current_rms": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [258, 265], "excluded_lines": [], "start_line": 238}, "Tmc2240.get_spreadcycle": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [273, 274], "excluded_lines": [], "start_line": 267}, "Tmc2240.set_spreadcycle": {"executed_lines": [283], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 276}, "Tmc2240.get_interface_transmission_counter": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 4, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 4, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [293, 294, 295, 296], "excluded_lines": [], "start_line": 285}, "Tmc2240.get_tstep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [304, 305], "excluded_lines": [], "start_line": 298}, "Tmc2240.get_vsupply": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [313, 314], "excluded_lines": [], "start_line": 307}, "Tmc2240.get_temperature": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [322, 323], "excluded_lines": [], "start_line": 316}, "Tmc2240.stallguard_setup": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 3, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 3, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [338, 339, 340], "excluded_lines": [], "start_line": 327}, "": {"executed_lines": [15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 29, 32, 33, 34, 39, 43, 111, 118, 137, 146, 160, 238, 267, 276, 285, 298, 307, 316, 327], "summary": {"covered_lines": 31, "num_statements": 31, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"Tmc2240": {"executed_lines": [72, 83, 85, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 109, 113, 114, 128, 130, 131, 132, 133, 135, 143, 144, 157, 158, 180, 182, 183, 185, 186, 187, 188, 189, 191, 193, 196, 199, 201, 202, 204, 205, 207, 208, 213, 215, 216, 218, 220, 221, 222, 223, 225, 226, 227, 228, 230, 232, 233, 236, 283], "summary": {"covered_lines": 72, "num_statements": 89, "percent_covered": 80.89887640449439, "percent_covered_display": "81", "missing_lines": 17, "excluded_lines": 0, "percent_statements_covered": 80.89887640449439, "percent_statements_covered_display": "81"}, "missing_lines": [258, 265, 273, 274, 293, 294, 295, 296, 304, 305, 313, 314, 322, 323, 338, 339, 340], "excluded_lines": [], "start_line": 29}, "": {"executed_lines": [15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 29, 32, 33, 34, 39, 43, 111, 118, 137, 146, 160, 238, 267, 276, 285, 298, 307, 316, 327], "summary": {"covered_lines": 31, "num_statements": 31, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/tmc_5160.py": {"executed_lines": [15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 30, 33, 34, 35, 41, 45, 74, 85, 87, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 123, 125, 127, 128, 132, 142, 144, 145, 146, 148, 150, 156, 157, 159, 177, 179, 180, 182, 184, 189, 191, 192, 194, 195, 197, 198, 203, 205, 206, 208, 210, 211, 212, 214, 215, 216, 218, 220, 221, 224, 226, 242, 247, 249, 258, 265, 267, 280, 291, 328, 337], "summary": {"covered_lines": 106, "num_statements": 131, "percent_covered": 80.91603053435115, "percent_covered_display": "81", "missing_lines": 25, "excluded_lines": 0, "percent_statements_covered": 80.91603053435115, "percent_statements_covered_display": "81"}, "missing_lines": [255, 256, 275, 276, 277, 278, 286, 287, 310, 311, 313, 317, 318, 319, 321, 322, 323, 325, 326, 333, 334, 335, 341, 343, 344], "excluded_lines": [], "functions": {"Tmc5160.__init__": {"executed_lines": [74, 85, 87, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 123], "summary": {"covered_lines": 37, "num_statements": 37, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 45}, "Tmc5160.deinit": {"executed_lines": [127, 128], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 125}, "Tmc5160._set_irun_ihold": {"executed_lines": [142, 144, 145, 146, 148], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 132}, "Tmc5160._set_global_scaler": {"executed_lines": [156, 157], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 150}, "Tmc5160.set_current_peak": {"executed_lines": [177, 179, 180, 182, 184, 189, 191, 192, 194, 195, 197, 198, 203, 205, 206, 208, 210, 211, 212, 214, 215, 216, 218, 220, 221, 224], "summary": {"covered_lines": 26, "num_statements": 26, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 159}, "Tmc5160.set_current_rms": {"executed_lines": [242, 247], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 226}, "Tmc5160.get_spreadcycle": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [255, 256], "excluded_lines": [], "start_line": 249}, "Tmc5160.set_spreadcycle": {"executed_lines": [265], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 258}, "Tmc5160.get_interface_transmission_counter": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 4, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 4, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [275, 276, 277, 278], "excluded_lines": [], "start_line": 267}, "Tmc5160.get_tstep": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [286, 287], "excluded_lines": [], "start_line": 280}, "Tmc5160.stallguard_setup": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 11, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 11, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [310, 311, 313, 317, 318, 319, 321, 322, 323, 325, 326], "excluded_lines": [], "start_line": 291}, "Tmc5160.clear_rampstat": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 3, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 3, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [333, 334, 335], "excluded_lines": [], "start_line": 328}, "Tmc5160.reset_position": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 3, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 3, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [341, 343, 344], "excluded_lines": [], "start_line": 337}, "": {"executed_lines": [15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 30, 33, 34, 35, 41, 45, 125, 132, 150, 159, 226, 249, 258, 267, 280, 291, 328, 337], "summary": {"covered_lines": 31, "num_statements": 31, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"Tmc5160": {"executed_lines": [74, 85, 87, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 123, 127, 128, 142, 144, 145, 146, 148, 156, 157, 177, 179, 180, 182, 184, 189, 191, 192, 194, 195, 197, 198, 203, 205, 206, 208, 210, 211, 212, 214, 215, 216, 218, 220, 221, 224, 242, 247, 265], "summary": {"covered_lines": 75, "num_statements": 100, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 25, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [255, 256, 275, 276, 277, 278, 286, 287, 310, 311, 313, 317, 318, 319, 321, 322, 323, 325, 326, 333, 334, 335, 341, 343, 344], "excluded_lines": [], "start_line": 30}, "": {"executed_lines": [15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 30, 33, 34, 35, 41, 45, 125, 132, 150, 159, 226, 249, 258, 267, 280, 291, 328, 337], "summary": {"covered_lines": 31, "num_statements": 31, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/tmc_gpio/__init__.py": {"executed_lines": [8, 9, 10, 11, 14, 15, 29, 34, 40, 43, 68, 70, 71, 75, 77, 79, 80, 82, 83, 85, 107, 110], "summary": {"covered_lines": 22, "num_statements": 46, "percent_covered": 47.82608695652174, "percent_covered_display": "48", "missing_lines": 24, "excluded_lines": 0, "percent_statements_covered": 47.82608695652174, "percent_statements_covered_display": "48"}, "missing_lines": [30, 32, 33, 35, 37, 38, 72, 73, 87, 88, 90, 91, 92, 94, 98, 99, 101, 102, 103, 105, 112, 113, 115, 116], "excluded_lines": [], "functions": {"": {"executed_lines": [8, 9, 10, 11, 14, 15, 29, 34, 40, 43, 68, 70, 71, 75, 77, 79, 80, 82, 83, 85, 107, 110], "summary": {"covered_lines": 22, "num_statements": 46, "percent_covered": 47.82608695652174, "percent_covered_display": "48", "missing_lines": 24, "excluded_lines": 0, "percent_statements_covered": 47.82608695652174, "percent_statements_covered_display": "48"}, "missing_lines": [30, 32, 33, 35, 37, 38, 72, 73, 87, 88, 90, 91, 92, 94, 98, 99, 101, 102, 103, 105, 112, 113, 115, 116], "excluded_lines": [], "start_line": 1}}, "classes": {"": {"executed_lines": [8, 9, 10, 11, 14, 15, 29, 34, 40, 43, 68, 70, 71, 75, 77, 79, 80, 82, 83, 85, 107, 110], "summary": {"covered_lines": 22, "num_statements": 46, "percent_covered": 47.82608695652174, "percent_covered_display": "48", "missing_lines": 24, "excluded_lines": 0, "percent_statements_covered": 47.82608695652174, "percent_statements_covered_display": "48"}, "missing_lines": [30, 32, 33, 35, 37, 38, 72, 73, 87, 88, 90, 91, 92, 94, 98, 99, 101, 102, 103, 105, 112, 113, 115, 116], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/tmc_gpio/_tmc_gpio_board_base.py": {"executed_lines": [6, 7, 8, 9, 12, 15, 16, 17, 18, 19, 20, 21, 22, 25, 28, 29, 32, 35, 36, 39, 42, 43, 44, 47, 48, 51], "summary": {"covered_lines": 26, "num_statements": 26, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 44, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [54, 55, 56, 58, 59, 60, 62, 63, 64, 65, 66, 67, 68, 69, 70, 72, 73, 74, 76, 77, 78, 80, 81, 82, 84, 85, 86, 88, 89, 90, 92, 93, 94, 95, 96, 97, 98, 99, 101, 102, 103, 105, 106, 107], "functions": {"BaseGPIOWrapper.init": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [56], "start_line": 55}, "BaseGPIOWrapper.deinit": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [60], "start_line": 59}, "BaseGPIOWrapper.gpio_setup": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [70], "start_line": 63}, "BaseGPIOWrapper.gpio_cleanup": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [74], "start_line": 73}, "BaseGPIOWrapper.gpio_input": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [78], "start_line": 77}, "BaseGPIOWrapper.gpio_output": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [82], "start_line": 81}, "BaseGPIOWrapper.gpio_pwm_setup": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [86], "start_line": 85}, "BaseGPIOWrapper.gpio_pwm_set_frequency": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [90], "start_line": 89}, "BaseGPIOWrapper.gpio_pwm_set_duty_cycle": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 6, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [94, 95, 96, 97, 98, 99], "start_line": 93}, "BaseGPIOWrapper.gpio_add_event_detect": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [103], "start_line": 102}, "BaseGPIOWrapper.gpio_remove_event_detect": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [107], "start_line": 106}, "": {"executed_lines": [6, 7, 8, 9, 12, 15, 16, 17, 18, 19, 20, 21, 22, 25, 28, 29, 32, 35, 36, 39, 42, 43, 44, 47, 48, 51], "summary": {"covered_lines": 26, "num_statements": 26, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 28, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [54, 55, 58, 59, 62, 63, 64, 65, 66, 67, 68, 69, 72, 73, 76, 77, 80, 81, 84, 85, 88, 89, 92, 93, 101, 102, 105, 106], "start_line": 1}}, "classes": {"Board": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 12}, "Gpio": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 25}, "GpioMode": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 32}, "GpioPUD": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 39}, "BaseGPIOWrapper": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 16, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [56, 60, 70, 74, 78, 82, 86, 90, 94, 95, 96, 97, 98, 99, 103, 107], "start_line": 51}, "": {"executed_lines": [6, 7, 8, 9, 12, 15, 16, 17, 18, 19, 20, 21, 22, 25, 28, 29, 32, 35, 36, 39, 42, 43, 44, 47, 48, 51], "summary": {"covered_lines": 26, "num_statements": 26, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 28, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [54, 55, 58, 59, 62, 63, 64, 65, 66, 67, 68, 69, 72, 73, 76, 77, 80, 81, 84, 85, 88, 89, 92, 93, 101, 102, 105, 106], "start_line": 1}}}, "src/tmc_driver/tmc_gpio/_tmc_gpio_board_gpiozero.py": {"executed_lines": [14, 20, 23, 26, 28, 29, 30, 32, 35, 38, 46, 47, 48, 49, 51, 52, 53, 55, 57, 58, 59, 60, 61, 62, 66, 73, 75, 76, 78, 80, 82, 84, 85, 86, 87, 89, 90, 91, 93, 97, 99, 101, 102, 104, 106, 113, 114, 115, 116, 118, 119, 121, 123, 125, 126, 128, 130, 132, 133, 135], "summary": {"covered_lines": 60, "num_statements": 72, "percent_covered": 83.33333333333333, "percent_covered_display": "83", "missing_lines": 12, "excluded_lines": 0, "percent_statements_covered": 83.33333333333333, "percent_statements_covered_display": "83"}, "missing_lines": [63, 64, 68, 69, 70, 71, 77, 79, 103, 120, 127, 134], "excluded_lines": [], "functions": {"GpiozeroWrapper.__init__": {"executed_lines": [28, 29, 30], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 26}, "GpiozeroWrapper.init": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 32}, "GpiozeroWrapper.deinit": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 35}, "GpiozeroWrapper.gpio_setup": {"executed_lines": [46, 47, 48, 49, 51, 52, 53], "summary": {"covered_lines": 7, "num_statements": 7, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 38}, "GpiozeroWrapper.gpio_cleanup": {"executed_lines": [57, 58, 59, 60, 61, 62], "summary": {"covered_lines": 6, "num_statements": 8, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [63, 64], "excluded_lines": [], "start_line": 55}, "GpiozeroWrapper.gpio_input": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 4, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 4, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [68, 69, 70, 71], "excluded_lines": [], "start_line": 66}, "GpiozeroWrapper.gpio_output": {"executed_lines": [75, 76, 78, 80], "summary": {"covered_lines": 4, "num_statements": 6, "percent_covered": 66.66666666666667, "percent_covered_display": "67", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 66.66666666666667, "percent_statements_covered_display": "67"}, "missing_lines": [77, 79], "excluded_lines": [], "start_line": 73}, "GpiozeroWrapper.gpio_pwm_enable": {"executed_lines": [84, 85, 86, 87, 89, 90, 91], "summary": {"covered_lines": 7, "num_statements": 7, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 82}, "GpiozeroWrapper.gpio_pwm_setup": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 93}, "GpiozeroWrapper.gpio_pwm_set_frequency": {"executed_lines": [99, 101, 102, 104], "summary": {"covered_lines": 4, "num_statements": 5, "percent_covered": 80.0, "percent_covered_display": "80", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 80.0, "percent_statements_covered_display": "80"}, "missing_lines": [103], "excluded_lines": [], "start_line": 97}, "GpiozeroWrapper.gpio_pwm_set_duty_cycle": {"executed_lines": [113, 114, 115, 116, 118, 119, 121], "summary": {"covered_lines": 7, "num_statements": 8, "percent_covered": 87.5, "percent_covered_display": "88", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 87.5, "percent_statements_covered_display": "88"}, "missing_lines": [120], "excluded_lines": [], "start_line": 106}, "GpiozeroWrapper.gpio_add_event_detect": {"executed_lines": [125, 126, 128], "summary": {"covered_lines": 3, "num_statements": 4, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [127], "excluded_lines": [], "start_line": 123}, "GpiozeroWrapper.gpio_remove_event_detect": {"executed_lines": [132, 133, 135], "summary": {"covered_lines": 3, "num_statements": 4, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [134], "excluded_lines": [], "start_line": 130}, "": {"executed_lines": [14, 20, 23, 26, 32, 35, 38, 55, 66, 73, 82, 93, 97, 106, 123, 130], "summary": {"covered_lines": 16, "num_statements": 16, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"GpiozeroWrapper": {"executed_lines": [28, 29, 30, 46, 47, 48, 49, 51, 52, 53, 57, 58, 59, 60, 61, 62, 75, 76, 78, 80, 84, 85, 86, 87, 89, 90, 91, 99, 101, 102, 104, 113, 114, 115, 116, 118, 119, 121, 125, 126, 128, 132, 133, 135], "summary": {"covered_lines": 44, "num_statements": 56, "percent_covered": 78.57142857142857, "percent_covered_display": "79", "missing_lines": 12, "excluded_lines": 0, "percent_statements_covered": 78.57142857142857, "percent_statements_covered_display": "79"}, "missing_lines": [63, 64, 68, 69, 70, 71, 77, 79, 103, 120, 127, 134], "excluded_lines": [], "start_line": 23}, "": {"executed_lines": [14, 20, 23, 26, 32, 35, 38, 55, 66, 73, 82, 93, 97, 106, 123, 130], "summary": {"covered_lines": 16, "num_statements": 16, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/tmc_gpio/_tmc_gpio_board_rpi_gpio.py": {"executed_lines": [15, 16, 17, 60, 63, 69, 70, 72, 74, 75, 76, 77, 79, 83, 91, 92, 94, 96, 98, 100, 101, 102, 103, 105, 109, 111, 113, 115, 116, 117, 119, 121, 122, 124, 126, 133, 134, 136, 138, 140, 144, 146, 149, 159, 160, 161, 165, 167, 170, 175, 180], "summary": {"covered_lines": 51, "num_statements": 58, "percent_covered": 87.93103448275862, "percent_covered_display": "88", "missing_lines": 7, "excluded_lines": 38, "percent_statements_covered": 87.93103448275862, "percent_statements_covered_display": "88"}, "missing_lines": [81, 107, 123, 135, 172, 177, 182], "excluded_lines": [20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57], "functions": {"GPIOModuleProtocol.PWM.__init__": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [40], "start_line": 40}, "GPIOModuleProtocol.PWM.start": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [41], "start_line": 41}, "GPIOModuleProtocol.PWM.ChangeDutyCycle": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [42], "start_line": 42}, "GPIOModuleProtocol.PWM.ChangeFrequency": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [43], "start_line": 43}, "GPIOModuleProtocol.PWM.stop": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [44], "start_line": 44}, "GPIOModuleProtocol.setwarnings": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [46], "start_line": 46}, "GPIOModuleProtocol.setmode": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [47], "start_line": 47}, "GPIOModuleProtocol.cleanup": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [48], "start_line": 48}, "GPIOModuleProtocol.setup": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [51], "start_line": 49}, "GPIOModuleProtocol.input": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [52], "start_line": 52}, "GPIOModuleProtocol.output": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [53], "start_line": 53}, "GPIOModuleProtocol.add_event_detect": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [56], "start_line": 54}, "GPIOModuleProtocol.remove_event_detect": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [57], "start_line": 57}, "BaseRPiGPIOWrapper.__init__": {"executed_lines": [69, 70], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 63}, "BaseRPiGPIOWrapper.init": {"executed_lines": [74, 75, 76, 77], "summary": {"covered_lines": 4, "num_statements": 4, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 72}, "BaseRPiGPIOWrapper.deinit": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [81], "excluded_lines": [], "start_line": 79}, "BaseRPiGPIOWrapper.gpio_setup": {"executed_lines": [91, 92, 94], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 83}, "BaseRPiGPIOWrapper.gpio_cleanup": {"executed_lines": [98, 100, 101, 102, 103], "summary": {"covered_lines": 5, "num_statements": 5, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 96}, "BaseRPiGPIOWrapper.gpio_input": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [107], "excluded_lines": [], "start_line": 105}, "BaseRPiGPIOWrapper.gpio_output": {"executed_lines": [111], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 109}, "BaseRPiGPIOWrapper.gpio_pwm_setup": {"executed_lines": [115, 116, 117], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 113}, "BaseRPiGPIOWrapper.gpio_pwm_set_frequency": {"executed_lines": [121, 122, 124], "summary": {"covered_lines": 3, "num_statements": 4, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [123], "excluded_lines": [], "start_line": 119}, "BaseRPiGPIOWrapper.gpio_pwm_set_duty_cycle": {"executed_lines": [133, 134, 136], "summary": {"covered_lines": 3, "num_statements": 4, "percent_covered": 75.0, "percent_covered_display": "75", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 75.0, "percent_statements_covered_display": "75"}, "missing_lines": [135], "excluded_lines": [], "start_line": 126}, "BaseRPiGPIOWrapper.gpio_add_event_detect": {"executed_lines": [140], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 138}, "BaseRPiGPIOWrapper.gpio_remove_event_detect": {"executed_lines": [146], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 144}, "create_gpio_wrapper": {"executed_lines": [159, 160, 161], "summary": {"covered_lines": 3, "num_statements": 3, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 149}, "MockGPIOWrapper": {"executed_lines": [167], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 165}, "RPiGPIOWrapper": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [172], "excluded_lines": [], "start_line": 170}, "JetsonGPIOWrapper": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [177], "excluded_lines": [], "start_line": 175}, "OPiGPIOWrapper": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [182], "excluded_lines": [], "start_line": 180}, "": {"executed_lines": [15, 16, 17, 60, 63, 72, 79, 83, 96, 105, 109, 113, 119, 126, 138, 144, 149, 165, 170, 175, 180], "summary": {"covered_lines": 21, "num_statements": 21, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 25, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 45, 49, 50, 54, 55], "start_line": 1}}, "classes": {"GPIOModuleProtocol": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 8, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [46, 47, 48, 51, 52, 53, 56, 57], "start_line": 21}, "GPIOModuleProtocol.PWM": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 5, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [40, 41, 42, 43, 44], "start_line": 37}, "BaseRPiGPIOWrapper": {"executed_lines": [69, 70, 74, 75, 76, 77, 91, 92, 94, 98, 100, 101, 102, 103, 111, 115, 116, 117, 121, 122, 124, 133, 134, 136, 140, 146], "summary": {"covered_lines": 26, "num_statements": 30, "percent_covered": 86.66666666666667, "percent_covered_display": "87", "missing_lines": 4, "excluded_lines": 0, "percent_statements_covered": 86.66666666666667, "percent_statements_covered_display": "87"}, "missing_lines": [81, 107, 123, 135], "excluded_lines": [], "start_line": 60}, "": {"executed_lines": [15, 16, 17, 60, 63, 72, 79, 83, 96, 105, 109, 113, 119, 126, 138, 144, 149, 159, 160, 161, 165, 167, 170, 175, 180], "summary": {"covered_lines": 25, "num_statements": 28, "percent_covered": 89.28571428571429, "percent_covered_display": "89", "missing_lines": 3, "excluded_lines": 25, "percent_statements_covered": 89.28571428571429, "percent_statements_covered_display": "89"}, "missing_lines": [172, 177, 182], "excluded_lines": [20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 45, 49, 50, 54, 55], "start_line": 1}}}, "src/tmc_driver/tmc_logger/__init__.py": {"executed_lines": [6, 7, 9, 10, 12, 15, 16], "summary": {"covered_lines": 7, "num_statements": 8, "percent_covered": 87.5, "percent_covered_display": "88", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 87.5, "percent_statements_covered_display": "88"}, "missing_lines": [13], "excluded_lines": [], "functions": {"": {"executed_lines": [6, 7, 9, 10, 12, 15, 16], "summary": {"covered_lines": 7, "num_statements": 8, "percent_covered": 87.5, "percent_covered_display": "88", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 87.5, "percent_statements_covered_display": "88"}, "missing_lines": [13], "excluded_lines": [], "start_line": 1}}, "classes": {"": {"executed_lines": [6, 7, 9, 10, 12, 15, 16], "summary": {"covered_lines": 7, "num_statements": 8, "percent_covered": 87.5, "percent_covered_display": "88", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 87.5, "percent_statements_covered_display": "88"}, "missing_lines": [13], "excluded_lines": [], "start_line": 1}}}, "src/tmc_driver/tmc_logger/_tmc_logger_base.py": {"executed_lines": [5, 6, 9, 12, 13, 14, 15, 16, 17, 18, 21, 28, 29, 33, 34, 38, 39, 43, 44, 48, 59, 60, 62], "summary": {"covered_lines": 23, "num_statements": 28, "percent_covered": 82.14285714285714, "percent_covered_display": "82", "missing_lines": 5, "excluded_lines": 41, "percent_statements_covered": 82.14285714285714, "percent_statements_covered_display": "82"}, "missing_lines": [31, 36, 41, 46, 64], "excluded_lines": [66, 67, 68, 69, 71, 72, 73, 74, 75, 76, 77, 78, 79, 81, 82, 83, 84, 85, 86, 87, 89, 90, 91, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 104, 105, 106, 107, 108, 109, 110, 111], "functions": {"TmcLoggerBase.loglevel": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [36], "excluded_lines": [], "start_line": 34}, "TmcLoggerBase.logprefix": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [46], "excluded_lines": [], "start_line": 44}, "TmcLoggerBase.__init__": {"executed_lines": [59, 60], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 48}, "TmcLoggerBase.__del__": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [64], "excluded_lines": [], "start_line": 62}, "TmcLoggerBase.deinit": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 2, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [68, 69], "start_line": 67}, "TmcLoggerBase.add_handler": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 7, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [73, 74, 75, 76, 77, 78, 79], "start_line": 72}, "TmcLoggerBase.remove_handler": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 5, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [83, 84, 85, 86, 87], "start_line": 82}, "TmcLoggerBase.remove_all_handlers": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 1, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [91], "start_line": 90}, "TmcLoggerBase.set_formatter": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 8, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [95, 96, 97, 98, 99, 100, 101, 102], "start_line": 94}, "TmcLoggerBase.log": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 6, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [106, 107, 108, 109, 110, 111], "start_line": 105}, "": {"executed_lines": [5, 6, 9, 12, 13, 14, 15, 16, 17, 18, 21, 28, 29, 33, 34, 38, 39, 43, 44, 48, 62], "summary": {"covered_lines": 21, "num_statements": 21, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 12, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [66, 67, 71, 72, 81, 82, 89, 90, 93, 94, 104, 105], "start_line": 1}}, "classes": {"Loglevel": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 0, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 9}, "TmcLoggerBase": {"executed_lines": [59, 60], "summary": {"covered_lines": 2, "num_statements": 7, "percent_covered": 28.571428571428573, "percent_covered_display": "29", "missing_lines": 5, "excluded_lines": 29, "percent_statements_covered": 28.571428571428573, "percent_statements_covered_display": "29"}, "missing_lines": [31, 36, 41, 46, 64], "excluded_lines": [68, 69, 73, 74, 75, 76, 77, 78, 79, 83, 84, 85, 86, 87, 91, 95, 96, 97, 98, 99, 100, 101, 102, 106, 107, 108, 109, 110, 111], "start_line": 21}, "": {"executed_lines": [5, 6, 9, 12, 13, 14, 15, 16, 17, 18, 21, 28, 29, 33, 34, 38, 39, 43, 44, 48, 62], "summary": {"covered_lines": 21, "num_statements": 21, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 12, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [66, 67, 71, 72, 81, 82, 89, 90, 93, 94, 104, 105], "start_line": 1}}}, "src/tmc_driver/tmc_logger/_tmc_logger_cpython.py": {"executed_lines": [5, 6, 9, 16, 17, 19, 21, 22, 24, 25, 27, 28, 32, 33, 35, 36, 38, 55, 56, 58, 60, 61, 64, 66, 68, 70, 71, 72, 74, 76, 78, 80, 82, 84, 86, 99, 107, 109, 110, 112, 127, 128, 131, 132, 134, 139, 142, 143, 144, 145, 147, 154, 155], "summary": {"covered_lines": 53, "num_statements": 67, "percent_covered": 79.1044776119403, "percent_covered_display": "79", "missing_lines": 14, "excluded_lines": 0, "percent_statements_covered": 79.1044776119403, "percent_statements_covered_display": "79"}, "missing_lines": [30, 94, 95, 96, 97, 105, 121, 122, 123, 124, 125, 135, 137, 140], "excluded_lines": [], "functions": {"TmcLogger.loglevel": {"executed_lines": [24, 25], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 22}, "TmcLogger.logprefix": {"executed_lines": [35, 36], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 33}, "TmcLogger.__init__": {"executed_lines": [55, 56, 58, 60, 61, 64, 66, 68, 70, 71, 72, 74, 76], "summary": {"covered_lines": 13, "num_statements": 13, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 38}, "TmcLogger.__del__": {"executed_lines": [80], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 78}, "TmcLogger.deinit": {"executed_lines": [84], "summary": {"covered_lines": 1, "num_statements": 1, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 82}, "TmcLogger.add_handler": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 4, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 4, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [94, 95, 96, 97], "excluded_lines": [], "start_line": 86}, "TmcLogger.remove_handler": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [105], "excluded_lines": [], "start_line": 99}, "TmcLogger.remove_all_handlers": {"executed_lines": [109, 110], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 107}, "TmcLogger.set_formatter": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 5, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 5, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [121, 122, 123, 124, 125], "excluded_lines": [], "start_line": 112}, "TmcLogger._add_logging_level": {"executed_lines": [131, 132, 134, 139, 142, 143, 144, 145], "summary": {"covered_lines": 8, "num_statements": 8, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 128}, "TmcLogger._add_logging_level.logForLevel": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 2, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 2, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [135, 137], "excluded_lines": [], "start_line": 134}, "TmcLogger._add_logging_level.logToRoot": {"executed_lines": [], "summary": {"covered_lines": 0, "num_statements": 1, "percent_covered": 0.0, "percent_covered_display": "0", "missing_lines": 1, "excluded_lines": 0, "percent_statements_covered": 0.0, "percent_statements_covered_display": "0"}, "missing_lines": [140], "excluded_lines": [], "start_line": 139}, "TmcLogger.log": {"executed_lines": [154, 155], "summary": {"covered_lines": 2, "num_statements": 2, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 147}, "": {"executed_lines": [5, 6, 9, 16, 17, 21, 22, 27, 28, 32, 33, 38, 78, 82, 86, 99, 107, 112, 127, 128, 147], "summary": {"covered_lines": 21, "num_statements": 21, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}, "classes": {"TmcLogger": {"executed_lines": [19, 24, 25, 35, 36, 55, 56, 58, 60, 61, 64, 66, 68, 70, 71, 72, 74, 76, 80, 84, 109, 110, 131, 132, 134, 139, 142, 143, 144, 145, 154, 155], "summary": {"covered_lines": 32, "num_statements": 46, "percent_covered": 69.56521739130434, "percent_covered_display": "70", "missing_lines": 14, "excluded_lines": 0, "percent_statements_covered": 69.56521739130434, "percent_statements_covered_display": "70"}, "missing_lines": [30, 94, 95, 96, 97, 105, 121, 122, 123, 124, 125, 135, 137, 140], "excluded_lines": [], "start_line": 9}, "": {"executed_lines": [5, 6, 9, 16, 17, 21, 22, 27, 28, 32, 33, 38, 78, 82, 86, 99, 107, 112, 127, 128, 147], "summary": {"covered_lines": 21, "num_statements": 21, "percent_covered": 100.0, "percent_covered_display": "100", "missing_lines": 0, "excluded_lines": 0, "percent_statements_covered": 100.0, "percent_statements_covered_display": "100"}, "missing_lines": [], "excluded_lines": [], "start_line": 1}}}}, "totals": {"covered_lines": 2105, "num_statements": 2595, "percent_covered": 81.11753371868978, "percent_covered_display": "81", "missing_lines": 490, "excluded_lines": 324, "percent_statements_covered": 81.11753371868978, "percent_statements_covered_display": "81"}}, "coverage_path": "."}