// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::ap_const_logic_0 = sc_dt::Log_0;
const bool dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::ap_const_boolean_1 = true;
const bool dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::ap_const_boolean_0 = false;
const sc_lv<46> dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::ap_const_lv46_38F1 = "11100011110001";
const sc_lv<46> dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::ap_const_lv46_3FFFFFFFD368 = "1111111111111111111111111111111101001101101000";
const sc_lv<46> dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::ap_const_lv46_3FFFFFFFE73A = "1111111111111111111111111111111110011100111010";
const sc_lv<46> dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::ap_const_lv46_3FFFFFFFCBAE = "1111111111111111111111111111111100101110101110";
const sc_lv<32> dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::ap_const_lv32_E = "1110";
const sc_lv<32> dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::ap_const_lv32_2D = "101101";
const sc_lv<32> dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::ap_const_lv32_14DD = "1010011011101";

dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0(sc_module_name name) : sc_module(name), mVcdFile(0) {
    myproject_mul_32s_15ns_46_3_0_U87 = new myproject_mul_32s_15ns_46_3_0<1,3,32,15,46>("myproject_mul_32s_15ns_46_3_0_U87");
    myproject_mul_32s_15ns_46_3_0_U87->clk(ap_clk);
    myproject_mul_32s_15ns_46_3_0_U87->reset(ap_rst);
    myproject_mul_32s_15ns_46_3_0_U87->din0(data_2_V_read_int_reg);
    myproject_mul_32s_15ns_46_3_0_U87->din1(grp_fu_70_p1);
    myproject_mul_32s_15ns_46_3_0_U87->ce(grp_fu_70_ce);
    myproject_mul_32s_15ns_46_3_0_U87->dout(grp_fu_70_p2);
    myproject_mul_32s_15s_46_3_0_U88 = new myproject_mul_32s_15s_46_3_0<1,3,32,15,46>("myproject_mul_32s_15s_46_3_0_U88");
    myproject_mul_32s_15s_46_3_0_U88->clk(ap_clk);
    myproject_mul_32s_15s_46_3_0_U88->reset(ap_rst);
    myproject_mul_32s_15s_46_3_0_U88->din0(data_0_V_read_3_reg_233);
    myproject_mul_32s_15s_46_3_0_U88->din1(grp_fu_71_p1);
    myproject_mul_32s_15s_46_3_0_U88->ce(grp_fu_71_ce);
    myproject_mul_32s_15s_46_3_0_U88->dout(grp_fu_71_p2);
    myproject_mul_32s_14s_46_3_0_U89 = new myproject_mul_32s_14s_46_3_0<1,3,32,14,46>("myproject_mul_32s_14s_46_3_0_U89");
    myproject_mul_32s_14s_46_3_0_U89->clk(ap_clk);
    myproject_mul_32s_14s_46_3_0_U89->reset(ap_rst);
    myproject_mul_32s_14s_46_3_0_U89->din0(data_1_V_read_3_reg_228);
    myproject_mul_32s_14s_46_3_0_U89->din1(grp_fu_72_p1);
    myproject_mul_32s_14s_46_3_0_U89->ce(grp_fu_72_ce);
    myproject_mul_32s_14s_46_3_0_U89->dout(grp_fu_72_p2);
    myproject_mul_32s_15s_46_3_0_U90 = new myproject_mul_32s_15s_46_3_0<1,3,32,15,46>("myproject_mul_32s_15s_46_3_0_U90");
    myproject_mul_32s_15s_46_3_0_U90->clk(ap_clk);
    myproject_mul_32s_15s_46_3_0_U90->reset(ap_rst);
    myproject_mul_32s_15s_46_3_0_U90->din0(data_3_V_read_int_reg);
    myproject_mul_32s_15s_46_3_0_U90->din1(grp_fu_73_p1);
    myproject_mul_32s_15s_46_3_0_U90->ce(grp_fu_73_ce);
    myproject_mul_32s_15s_46_3_0_U90->dout(grp_fu_73_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_state1_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter4);

    SC_METHOD(thread_ap_return);
    sensitive << ( res_V_write_assign_fu_223_p2 );
    sensitive << ( ap_ce_reg );
    sensitive << ( ap_return_int_reg );

    SC_METHOD(thread_grp_fu_70_ce);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_ce_reg );

    SC_METHOD(thread_grp_fu_70_p1);
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_grp_fu_71_ce);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_ce_reg );

    SC_METHOD(thread_grp_fu_71_p1);
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_grp_fu_72_ce);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_ce_reg );

    SC_METHOD(thread_grp_fu_72_p1);
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_grp_fu_73_ce);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_ce_reg );

    SC_METHOD(thread_grp_fu_73_p1);
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_res_V_write_assign_fu_223_p2);
    sensitive << ( tmp1_reg_278 );
    sensitive << ( tmp_fu_219_p2 );

    SC_METHOD(thread_tmp1_fu_214_p2);
    sensitive << ( tmp_5_2_reg_258 );
    sensitive << ( tmp2_fu_209_p2 );

    SC_METHOD(thread_tmp2_fu_209_p2);
    sensitive << ( tmp_5_3_reg_263 );

    SC_METHOD(thread_tmp_fu_219_p2);
    sensitive << ( tmp_5_reg_268 );
    sensitive << ( tmp_5_1_reg_273 );

    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, data_0_V_read, "(port)data_0_V_read");
    sc_trace(mVcdFile, data_1_V_read, "(port)data_1_V_read");
    sc_trace(mVcdFile, data_2_V_read, "(port)data_2_V_read");
    sc_trace(mVcdFile, data_3_V_read, "(port)data_3_V_read");
    sc_trace(mVcdFile, ap_return, "(port)ap_return");
    sc_trace(mVcdFile, ap_ce, "(port)ap_ce");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, data_1_V_read_3_reg_228, "data_1_V_read_3_reg_228");
    sc_trace(mVcdFile, ap_block_state1_pp0_stage0_iter0, "ap_block_state1_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter1, "ap_block_state2_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter2, "ap_block_state3_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter3, "ap_block_state4_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter4, "ap_block_state5_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, data_0_V_read_3_reg_233, "data_0_V_read_3_reg_233");
    sc_trace(mVcdFile, tmp_5_2_reg_258, "tmp_5_2_reg_258");
    sc_trace(mVcdFile, tmp_5_3_reg_263, "tmp_5_3_reg_263");
    sc_trace(mVcdFile, tmp_5_reg_268, "tmp_5_reg_268");
    sc_trace(mVcdFile, tmp_5_1_reg_273, "tmp_5_1_reg_273");
    sc_trace(mVcdFile, tmp1_fu_214_p2, "tmp1_fu_214_p2");
    sc_trace(mVcdFile, tmp1_reg_278, "tmp1_reg_278");
    sc_trace(mVcdFile, grp_fu_70_p1, "grp_fu_70_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, grp_fu_71_p1, "grp_fu_71_p1");
    sc_trace(mVcdFile, grp_fu_72_p1, "grp_fu_72_p1");
    sc_trace(mVcdFile, grp_fu_73_p1, "grp_fu_73_p1");
    sc_trace(mVcdFile, grp_fu_70_p2, "grp_fu_70_p2");
    sc_trace(mVcdFile, grp_fu_73_p2, "grp_fu_73_p2");
    sc_trace(mVcdFile, grp_fu_71_p2, "grp_fu_71_p2");
    sc_trace(mVcdFile, grp_fu_72_p2, "grp_fu_72_p2");
    sc_trace(mVcdFile, tmp2_fu_209_p2, "tmp2_fu_209_p2");
    sc_trace(mVcdFile, tmp_fu_219_p2, "tmp_fu_219_p2");
    sc_trace(mVcdFile, grp_fu_70_ce, "grp_fu_70_ce");
    sc_trace(mVcdFile, grp_fu_71_ce, "grp_fu_71_ce");
    sc_trace(mVcdFile, grp_fu_72_ce, "grp_fu_72_ce");
    sc_trace(mVcdFile, grp_fu_73_ce, "grp_fu_73_ce");
    sc_trace(mVcdFile, res_V_write_assign_fu_223_p2, "res_V_write_assign_fu_223_p2");
    sc_trace(mVcdFile, ap_ce_reg, "ap_ce_reg");
    sc_trace(mVcdFile, data_0_V_read_int_reg, "data_0_V_read_int_reg");
    sc_trace(mVcdFile, data_1_V_read_int_reg, "data_1_V_read_int_reg");
    sc_trace(mVcdFile, data_2_V_read_int_reg, "data_2_V_read_int_reg");
    sc_trace(mVcdFile, data_3_V_read_int_reg, "data_3_V_read_int_reg");
    sc_trace(mVcdFile, ap_return_int_reg, "ap_return_int_reg");
#endif

    }
}

dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::~dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete myproject_mul_32s_15ns_46_3_0_U87;
    delete myproject_mul_32s_15s_46_3_0_U88;
    delete myproject_mul_32s_14s_46_3_0_U89;
    delete myproject_mul_32s_15s_46_3_0_U90;
}

void dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::thread_ap_clk_no_reset_() {
    ap_ce_reg = ap_ce.read();
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_ce_reg.read())) {
        ap_return_int_reg = res_V_write_assign_fu_223_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_ce_reg.read(), ap_const_logic_1))) {
        data_0_V_read_3_reg_233 = data_0_V_read_int_reg.read();
        data_1_V_read_3_reg_228 = data_1_V_read_int_reg.read();
        tmp1_reg_278 = tmp1_fu_214_p2.read();
        tmp_5_1_reg_273 = grp_fu_72_p2.read().range(45, 14);
        tmp_5_2_reg_258 = grp_fu_70_p2.read().range(45, 14);
        tmp_5_3_reg_263 = grp_fu_73_p2.read().range(45, 14);
        tmp_5_reg_268 = grp_fu_71_p2.read().range(45, 14);
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_ce.read())) {
        data_0_V_read_int_reg = data_0_V_read.read();
        data_1_V_read_int_reg = data_1_V_read.read();
        data_2_V_read_int_reg = data_2_V_read.read();
        data_3_V_read_int_reg = data_3_V_read.read();
    }
}

void dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::thread_ap_block_state1_pp0_stage0_iter0() {
    ap_block_state1_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::thread_ap_block_state2_pp0_stage0_iter1() {
    ap_block_state2_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::thread_ap_block_state3_pp0_stage0_iter2() {
    ap_block_state3_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::thread_ap_block_state4_pp0_stage0_iter3() {
    ap_block_state4_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::thread_ap_block_state5_pp0_stage0_iter4() {
    ap_block_state5_pp0_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::thread_ap_return() {
    if (esl_seteq<1,1,1>(ap_const_logic_0, ap_ce_reg.read())) {
        ap_return = ap_return_int_reg.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_ce_reg.read())) {
        ap_return = res_V_write_assign_fu_223_p2.read();
    }
}

void dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::thread_grp_fu_70_ce() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_ce_reg.read()))) {
        grp_fu_70_ce = ap_const_logic_1;
    } else {
        grp_fu_70_ce = ap_const_logic_0;
    }
}

void dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::thread_grp_fu_70_p1() {
    grp_fu_70_p1 =  (sc_lv<15>) (ap_const_lv46_38F1);
}

void dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::thread_grp_fu_71_ce() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_ce_reg.read()))) {
        grp_fu_71_ce = ap_const_logic_1;
    } else {
        grp_fu_71_ce = ap_const_logic_0;
    }
}

void dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::thread_grp_fu_71_p1() {
    grp_fu_71_p1 =  (sc_lv<15>) (ap_const_lv46_3FFFFFFFD368);
}

void dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::thread_grp_fu_72_ce() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_ce_reg.read()))) {
        grp_fu_72_ce = ap_const_logic_1;
    } else {
        grp_fu_72_ce = ap_const_logic_0;
    }
}

void dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::thread_grp_fu_72_p1() {
    grp_fu_72_p1 =  (sc_lv<14>) (ap_const_lv46_3FFFFFFFE73A);
}

void dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::thread_grp_fu_73_ce() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_ce_reg.read()))) {
        grp_fu_73_ce = ap_const_logic_1;
    } else {
        grp_fu_73_ce = ap_const_logic_0;
    }
}

void dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::thread_grp_fu_73_p1() {
    grp_fu_73_p1 =  (sc_lv<15>) (ap_const_lv46_3FFFFFFFCBAE);
}

void dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::thread_res_V_write_assign_fu_223_p2() {
    res_V_write_assign_fu_223_p2 = (!tmp1_reg_278.read().is_01() || !tmp_fu_219_p2.read().is_01())? sc_lv<32>(): (sc_biguint<32>(tmp1_reg_278.read()) + sc_biguint<32>(tmp_fu_219_p2.read()));
}

void dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::thread_tmp1_fu_214_p2() {
    tmp1_fu_214_p2 = (!tmp2_fu_209_p2.read().is_01() || !tmp_5_2_reg_258.read().is_01())? sc_lv<32>(): (sc_biguint<32>(tmp2_fu_209_p2.read()) + sc_biguint<32>(tmp_5_2_reg_258.read()));
}

void dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::thread_tmp2_fu_209_p2() {
    tmp2_fu_209_p2 = (!tmp_5_3_reg_263.read().is_01() || !ap_const_lv32_14DD.is_01())? sc_lv<32>(): (sc_biguint<32>(tmp_5_3_reg_263.read()) + sc_biguint<32>(ap_const_lv32_14DD));
}

void dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0::thread_tmp_fu_219_p2() {
    tmp_fu_219_p2 = (!tmp_5_reg_268.read().is_01() || !tmp_5_1_reg_273.read().is_01())? sc_lv<32>(): (sc_biguint<32>(tmp_5_reg_268.read()) + sc_biguint<32>(tmp_5_1_reg_273.read()));
}

}

