// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

/dts-v1/;

#include "ipq8074.dtsi"
#include "ipq8074-hk-cpu.dtsi"
#include "ipq8074-ess.dtsi"
#include "ipq8074-nss.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/leds/common.h>
#include <dt-bindings/input/input.h>

/ {
	aliases {
		serial0 = &blsp1_uart5;
		label-mac-device = &dp5_syn;
	};

	chosen {
		stdout-path = "serial0:115200n8";
		bootargs-append = " coherent_pool=2M swiotlb=1 mitigations=off root=/dev/ubiblock0_1";
	};

	leds {
		compatible = "gpio-leds";

		led-0 {
			gpios = <&tlmm 21 GPIO_ACTIVE_HIGH>;
			color = <LED_COLOR_ID_WHITE>;
			function = "router";
		};

		led-1 {
			gpios = <&tlmm 22 GPIO_ACTIVE_HIGH>;
			color = <LED_COLOR_ID_RED>;
			function = "router";
		};

		led_power_red: led-2 {
			gpios = <&tlmm 31 GPIO_ACTIVE_HIGH>;
			color = <LED_COLOR_ID_RED>;
			function = LED_FUNCTION_POWER;
		};

		led_power_white: led-3 {
			gpios = <&tlmm 34 GPIO_ACTIVE_HIGH>;
			color = <LED_COLOR_ID_WHITE>;
			function = LED_FUNCTION_POWER;
		};

		led-4 {
			gpios = <&tlmm 43 GPIO_ACTIVE_HIGH>;
			color = <LED_COLOR_ID_WHITE>;
			function = "internet";
		};

		led-5 {
			gpios = <&tlmm 44 GPIO_ACTIVE_HIGH>;
			color = <LED_COLOR_ID_RED>;
			function = "internet";
		};

		led-6 {
			label = "wifi0";
			gpios = <&tlmm 55 GPIO_ACTIVE_HIGH>;
			color = <LED_COLOR_ID_RED>;
			function = LED_FUNCTION_WLAN;
			linux,default-trigger = "phy0tpt";
		};

		led-7 {
			label = "wifi1";
			gpios = <&tlmm 56 GPIO_ACTIVE_HIGH>;
			color = <LED_COLOR_ID_WHITE>;
			function = LED_FUNCTION_WLAN;
			linux,default-trigger = "phy1tpt";
		};
	};

	keys {
		compatible = "gpio-keys";

		/*
		 * mode: 3x position switch
		 *
		 * - ROUTER
		 * - AP
		 * - WB (Wireless Bridge)
		 */
/*		ap {
			label = "mode-ap";
			gpios = <&tlmm 29 GPIO_ACTIVE_LOW>;
			linux,code = <BTN_0>;
		};

		bridge {
			label = "mode-wb";
			gpios = <&tlmm 30 GPIO_ACTIVE_LOW>;
			linux,code = <BTN_1>;
		};
*/
		/*
		 * op: 2x position switch
		 *
		 * - AUTO
		 * - MANUAL (select Router/AP/WB manually)
		 */
/*		manual {
			label = "op-manual";
			gpios = <&tlmm 52 GPIO_ACTIVE_LOW>;
			linux,code = <BTN_2>;
		};

		wps {
			label = "wps";
			gpios = <&tlmm 51 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_WPS_BUTTON>;
		};

		reset {
			label = "reset";
			gpios = <&tlmm 54 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};
*/
	};

	reg_usb_vbus: regulator-5v-vbus {
		compatible = "regulator-fixed";
		regulator-name = "vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpios = <&tlmm 64 GPIO_ACTIVE_HIGH>;
		enable-active-high;
		regulator-always-on;
	};
};

&tlmm {
	mdio_pins: mdio-pins {
		mdc {
			pins = "gpio68";
			function = "mdc";
			drive-strength = <8>;
			bias-pull-up;
		};

		mdio {
			pins = "gpio69";
			function = "mdio";
			drive-strength = <8>;
			bias-pull-up;
		};
	};
};

&blsp1_uart5 {
	status = "okay";
};

&prng {
	status = "okay";
};

&cryptobam {
	status = "okay";
};

&crypto {
	status = "okay";
};

&qpic_bam {
	status = "okay";
};

&qpic_nand {
	status = "okay";

	nand@0 {
		reg = <0>;
		nand-ecc-strength = <4>;
		nand-ecc-step-size = <512>;
		nand-bus-width = <8>;


		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "sbl1";
				reg = <0x0 0x100000>;
				read-only;
			};

			partition@100000 {
				label = "mibib";
				reg = <0x100000 0x100000>;
				read-only;
			};

			partition@200000 {
				label = "bootconfig";
				reg = <0x200000 0x80000>;
			};

			partition@280000 {
				label = "bootconfig1";
				reg = <0x280000 0x80000>;
			};

			partition@300000 {
				label = "qsee";
				reg = <0x300000 0x300000>;
				read-only;
			};

			partition@600000 {
				label = "qsee_1";
				reg = <0x600000 0x300000>;
				read-only;
			};

			partition@900000 {
				label = "devcfg";
				reg = <0x900000 0x80000>;
				read-only;
			};

			partition@980000 {
				label = "devcfg_1";
				reg = <0x980000 0x80000>;
				read-only;
			};

			partition@a00000 {
				label = "apdp";
				reg = <0xa00000 0x80000>;
				read-only;
			};

			partition@a80000 {
				label = "apdp_1";
				reg = <0xa80000 0x80000>;
				read-only;
			};

			partition@b00000 {
				label = "rpm";
				reg = <0xb00000 0x80000>;
				read-only;
			};

			partition@b80000 {
				label = "rpm_1";
				reg = <0xb80000 0x80000>;
				read-only;
			};

			partition@c00000 {
				label = "cdt";
				reg = <0xc00000 0x80000>;
				read-only;
			};

			partition@c80000 {
				label = "cdt_1";
				reg = <0xc80000 0x80000>;
				read-only;
			};

			partition@d00000 {
				compatible = "u-boot,env";
				label = "appsblenv";
				reg = <0xd00000 0x40000>;
				macaddr_appsblenv_ethaddr: ethaddr {
				};
			};

			partition@d80000 {
				label = "appsbl";
				reg = <0xd80000 0x100000>;
				read-only;
			};

			partition@e80000 {
				label = "appsbl_1";
				reg = <0xe80000 0x100000>;
				read-only;
			};

			partition@f80000 {
				label = "art";
				reg = <0xf80000 0x80000>;
				read-only;
			};

			partition@1000000 {
				label = "art_1";
				reg = <0x1000000 0x80000>;
				read-only;
			};

			partition@1080000 {
				label = "orgdata";
				reg = <0x1080000 0x80000>;
			};

			partition@1100000 {
				label = "orgdata_1";
				reg = <0x1100000 0x80000>;
			};

			partition@1180000 {
				label = "rootfs";
				reg = <0x1180000 0x4000000>;
			};

			partition@5180000 {
				label = "rootfs_recover";
				reg = <0x5180000 0x4000000>;
			};

			partition@9180000 {
				label = "nvram";
				reg = <0x9180000 0x100000>;
			};

			partition@9280000 {
				label = "oops";
				reg = <0x9280000 0x100000>;
			};

			partition@9380000 {
				label = "ddwrt";
				reg = <0x9380000 0x6c80000>;
			};

		};
	};
};

&mdio {
	status = "okay";
	pinctrl-0 = <&mdio_pins>;
	pinctrl-names = "default";
	/*
	 * RESET pins of phy chips
	 *
	 * WXR-5950AX12 has 2x RESET pins for QCA8075 and AQR113C.
	 * The pin of QCA8075 is for the chip and not phys in the chip, the
	 * pin of AQR113C is for 2x chips. So both pins are not appropriate
	 * to declare them as reset-gpios in phy nodes.
	 * Multiple entries in reset-gpios of mdio may not be supported, but
	 * leave the following as-is to show that the those reset pin exists.
	 */
	reset-gpios = <&tlmm 37 GPIO_ACTIVE_LOW>, /* QCA8075 RESET */
		      <&tlmm 63 GPIO_ACTIVE_LOW>; /* AQR113C RESET (2x) */

	aqr113c_1: ethernet-phy@0 {
		compatible = "ethernet-phy-ieee802.3-c45";
		reg = <0x0>;
	};

	aqr113c_2: ethernet-phy@8 {
		compatible = "ethernet-phy-ieee802.3-c45";
		reg = <0x8>;
	};

	ethernet-phy-package@17 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "qcom,qca8075-package";
		reg = <0x18>;

		qcom,package-mode = "qsgmii";

		qca8075_1: ethernet-phy@19 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0x19>;
		};

		qca8075_2: ethernet-phy@1a {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0x1a>;
		};

		qca8075_3: ethernet-phy@1b {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0x1b>;
		};
	};
};

&switch {
	status = "okay";

	switch_lan_bmp = <(ESS_PORT2 | ESS_PORT3 | ESS_PORT4 | ESS_PORT6)>;
	switch_wan_bmp = <ESS_PORT5>;
	switch_mac_mode = <MAC_MODE_QSGMII>;
	switch_mac_mode1 = <MAC_MODE_USXGMII>;
	switch_mac_mode2 = <MAC_MODE_USXGMII>;

	qcom,port_phyinfo {
		port@2 {
			port_id = <2>;
			phy_address = <0x19>;
		};

		port@3 {
			port_id = <3>;
			phy_address = <0x1a>;
		};

		port@4 {
			port_id = <4>;
			phy_address = <0x1b>;
		};

		port@5 {
			port_id = <5>;
			ethernet-phy-ieee802.3-c45;
			phy_address = <0x0>;
		};

		port@6 {
			port_id = <6>;
			ethernet-phy-ieee802.3-c45;
			phy_address = <0x8>;
		};
	};
};

&edma {
	status = "okay";
};

&dp2 {
	status = "okay";
	phy-mode = "qsgmii";
	phy-handle = <&qca8075_1>;
	label = "eth4";
	nvmem-cells = <&macaddr_appsblenv_ethaddr>;
	nvmem-cell-names = "mac-address";
};

&dp3 {
	status = "okay";
	phy-mode = "qsgmii";
	phy-handle = <&qca8075_2>;
	label = "eth3";
	nvmem-cells = <&macaddr_appsblenv_ethaddr>;
	nvmem-cell-names = "mac-address";
};

&dp4 {
	status = "okay";
	phy-mode = "qsgmii";
	phy-handle = <&qca8075_3>;
	label = "eth2";
	nvmem-cells = <&macaddr_appsblenv_ethaddr>;
	nvmem-cell-names = "mac-address";
};

&dp5_syn {
	status = "okay";
	phy-mode = "usxgmii";
	phy-handle = <&aqr113c_1>;
	label = "eth1";
	nvmem-cells = <&macaddr_appsblenv_ethaddr>;
	nvmem-cell-names = "mac-address";
};

&dp6_syn {
	status = "okay";
	phy-mode = "usxgmii";
	phy-handle = <&aqr113c_2>;
	label = "eth0";
	nvmem-cells = <&macaddr_appsblenv_ethaddr>;
	nvmem-cell-names = "mac-address";
};

&ssphy_0 {
	status = "okay";
};

&qusb_phy_0 {
	status = "okay";
};

&usb_0 {
	status = "okay";

	vbus-supply = <&reg_usb_vbus>;
};
