$comment
	File created using the following command:
		vcd file skeleton.msim.vcd -direction
$end
$date
	Sun Oct 24 22:25:26 2021
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module control_vlg_vec_tst $end
$var reg 5 ! opcode [4:0] $end
$var wire 1 " ALUinB $end
$var wire 1 # DMwe $end
$var wire 1 $ Rdst $end
$var wire 1 % Rwd $end
$var wire 1 & Rwe $end
$var wire 1 ' is_Rtype $end
$var wire 1 ( is_addi $end
$var wire 1 ) is_lw $end
$var wire 1 * is_sw $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 DMwe~output_o $end
$var wire 1 2 Rwe~output_o $end
$var wire 1 3 Rwd~output_o $end
$var wire 1 4 Rdst~output_o $end
$var wire 1 5 ALUinB~output_o $end
$var wire 1 6 is_Rtype~output_o $end
$var wire 1 7 is_addi~output_o $end
$var wire 1 8 is_lw~output_o $end
$var wire 1 9 is_sw~output_o $end
$var wire 1 : opcode[1]~input_o $end
$var wire 1 ; opcode[0]~input_o $end
$var wire 1 < opcode[2]~input_o $end
$var wire 1 = opcode[3]~input_o $end
$var wire 1 > opcode[4]~input_o $end
$var wire 1 ? is_sw~0_combout $end
$var wire 1 @ is_sw~1_combout $end
$var wire 1 A is_lw~0_combout $end
$var wire 1 B Rwe~0_combout $end
$var wire 1 C is_lw~1_combout $end
$var wire 1 D is_Rtype~0_combout $end
$var wire 1 E is_addi~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 !
1"
0#
0$
1%
1&
0'
0(
1)
0*
0+
1,
x-
1.
1/
10
01
12
13
04
15
06
07
18
09
0:
0;
0<
1=
0>
0?
0@
1A
1B
1C
1D
0E
$end
#1000000
