// Seed: 347944610
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wand id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  assign id_6 = 1;
endmodule
module module_2 #(
    parameter id_29 = 32'd43,
    parameter id_31 = 32'd63
) (
    input tri id_0,
    input tri0 id_1,
    output tri id_2,
    input tri0 void id_3,
    input wor id_4,
    output tri0 id_5,
    input tri0 id_6,
    input wand id_7,
    output tri1 id_8,
    input tri0 id_9,
    output wor id_10,
    input uwire id_11,
    output wand id_12[id_29 : id_31],
    output tri1 id_13,
    input supply1 id_14,
    input uwire id_15,
    output tri0 id_16,
    output logic id_17,
    output wor id_18,
    input tri1 id_19,
    output tri0 id_20,
    output wire id_21[-1  ?  1 : 1 : -1 'b0],
    output tri0 id_22,
    input wire id_23,
    input wor id_24,
    input wire id_25,
    output tri1 id_26,
    input supply0 id_27,
    output wand id_28,
    input wand _id_29,
    output supply1 id_30,
    output tri0 _id_31
);
  parameter id_33 = {1, 1'b0, 1};
  uwire id_34 = 1;
  module_0 modCall_1 ();
  logic id_35 = id_9;
  id_36 :
  assert property (@(negedge 1) id_14) #1 id_17 <= -1;
  wire id_37;
  assign id_10 = id_1;
endmodule
