
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035440                       # Number of seconds simulated
sim_ticks                                 35439880491                       # Number of ticks simulated
final_tick                               563356137150                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 284755                       # Simulator instruction rate (inst/s)
host_op_rate                                   369225                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3140354                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906696                       # Number of bytes of host memory used
host_seconds                                 11285.31                       # Real time elapsed on the host
sim_insts                                  3213554117                       # Number of instructions simulated
sim_ops                                    4166817998                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1207040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1874560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1881856                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4968192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1638656                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1638656                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9430                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14645                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14702                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38814                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12802                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12802                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        43341                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     34058806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        36118                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     52894084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        54176                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53099953                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               140186477                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        43341                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        36118                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        54176                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             133635                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          46237628                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               46237628                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          46237628                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        43341                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     34058806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        36118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     52894084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        54176                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53099953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              186424105                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84987724                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31064256                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25265866                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2074949                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13129171                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12238011                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3188758                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91147                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34340675                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169677094                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31064256                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15426769                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35633665                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10649693                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5296277                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16780001                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       822167                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83810189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.494045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.300754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48176524     57.48%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1911331      2.28%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2488658      2.97%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3775048      4.50%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3666582      4.37%     71.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2796485      3.34%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1653225      1.97%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2494228      2.98%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16848108     20.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83810189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365515                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.996489                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35485403                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5180832                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34336372                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       268285                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8539291                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5269827                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          289                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202941480                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1319                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8539291                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37352939                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1027644                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1414112                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32693011                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2783187                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197054008                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          946                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1201379                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       876250                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           85                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274553663                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917701561                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917701561                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103804554                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41738                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23523                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7880996                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18253362                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9684583                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187452                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3152066                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183160840                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39654                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147565891                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       272941                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59547877                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181002709                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6318                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83810189                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.760715                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897791                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29014489     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18453408     22.02%     56.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11916249     14.22%     70.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8126603      9.70%     80.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7614711      9.09%     89.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4055203      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2986740      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       897411      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       745375      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83810189                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725157     69.19%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149358     14.25%     83.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       173562     16.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122793900     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2085006      1.41%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14556442      9.86%     94.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8113874      5.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147565891                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.736320                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1048082                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007102                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380262986                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242749203                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143415340                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148613973                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       500138                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6985428                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2055                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          868                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2462134                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          138                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8539291                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         600083                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        98126                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183200499                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1191261                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18253362                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9684583                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22986                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74091                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          868                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1269581                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1171327                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2440908                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144725943                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13703680                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2839940                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21631514                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20268992                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7927834                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.702904                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143453068                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143415340                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92136279                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258732503                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.687483                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356106                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60296262                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2109181                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75270898                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.632828                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.153781                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28915630     38.42%     38.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21676085     28.80%     67.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7983240     10.61%     77.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4575176      6.08%     83.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3814118      5.07%     88.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1878704      2.50%     91.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1868494      2.48%     93.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       800234      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3759217      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75270898                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3759217                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           254712366                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374945135                       # The number of ROB writes
system.switch_cpus0.timesIdled                  33682                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1177535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.849877                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.849877                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.176641                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.176641                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651273960                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198084191                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187489769                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84987724                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30898916                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25338733                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2012152                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13149213                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12068468                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3152107                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87058                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31957757                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169822186                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30898916                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15220575                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36497092                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10787322                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6565529                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15633936                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       806068                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83762688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.491506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47265596     56.43%     56.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3639638      4.35%     60.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3187948      3.81%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3433289      4.10%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3007127      3.59%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1573617      1.88%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1024976      1.22%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2710578      3.24%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17919919     21.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83762688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363569                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.998197                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33608073                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6154017                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34724919                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       539782                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8735895                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5067249                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6438                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     201415196                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50771                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8735895                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35277858                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2653805                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       827254                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33564548                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2703326                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194579231                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        14252                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1680797                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       748340                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          108                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    270290685                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    907423752                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    907423752                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167791935                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102498725                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33967                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17983                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7210100                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19159300                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9988798                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       241215                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3057875                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         183425211                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33953                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147443705                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       282259                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60836908                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    185791196                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1985                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83762688                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760255                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.910465                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29698283     35.46%     35.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17827461     21.28%     56.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11883161     14.19%     70.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7607792      9.08%     80.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7547023      9.01%     89.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4412898      5.27%     94.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3383681      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       747234      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       655155      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83762688                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1082148     70.08%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            42      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        202213     13.09%     83.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       259800     16.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121299298     82.27%     82.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2014517      1.37%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15984      0.01%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15700594     10.65%     94.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8413312      5.71%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147443705                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.734882                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1544203                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010473                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380476556                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    244297099                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143302869                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148987908                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       261982                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6999899                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          462                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1055                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2281984                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          564                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8735895                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1889699                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       162158                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    183459164                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       318072                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19159300                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9988798                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17969                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        118268                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         7670                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1055                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1234044                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1121913                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2355957                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144866608                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14749612                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2577093                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22918256                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20533165                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8168644                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.704559                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143449898                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143302869                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93494020                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        261144075                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.686160                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358017                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99698663                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122058456                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     61403730                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31968                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2037853                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75026793                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626865                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172192                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29844350     39.78%     39.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20397440     27.19%     66.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8359377     11.14%     78.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4280478      5.71%     83.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3672842      4.90%     88.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1799094      2.40%     91.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1984182      2.64%     93.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1003342      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3685688      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75026793                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99698663                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122058456                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19866213                       # Number of memory references committed
system.switch_cpus1.commit.loads             12159399                       # Number of loads committed
system.switch_cpus1.commit.membars              15984                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17523723                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109819822                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2407465                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3685688                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           254803291                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          375668417                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41880                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1225036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99698663                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122058456                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99698663                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.852446                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.852446                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.173095                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.173095                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       654080216                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196584175                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188882711                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31968                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84987724                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30986319                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27097849                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1961595                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15511550                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14902752                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2225294                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        62050                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36548798                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172480362                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30986319                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     17128046                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35496513                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9630659                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4143901                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         18015876                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       776915                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83847133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.367383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.171737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48350620     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1755760      2.09%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3213122      3.83%     63.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3019841      3.60%     67.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4973823      5.93%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5179582      6.18%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1225634      1.46%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          920266      1.10%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15208485     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83847133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364598                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.029474                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        37701220                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4003052                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34353377                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       137208                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7652272                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3364092                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5640                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     192926410                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1356                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7652272                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        39282539                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1367346                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       455200                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32895254                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2194512                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     187867605                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           46                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        750265                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       885223                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    249406741                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    855079634                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    855079634                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    162386886                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        87019814                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        22082                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10815                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5875435                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     28942071                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6277738                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       102458                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1850595                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         177816018                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21615                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150134024                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       200569                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     53261119                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    146233880                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83847133                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.790568                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.842073                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28959574     34.54%     34.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15727206     18.76%     53.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13533332     16.14%     69.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8374303      9.99%     79.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8792762     10.49%     89.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5153488      6.15%     96.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2284197      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       604593      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       417678      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83847133                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         589033     66.23%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        189693     21.33%     87.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       110636     12.44%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117716489     78.41%     78.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1181585      0.79%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10799      0.01%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25879395     17.24%     96.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5345756      3.56%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150134024                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.766538                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             889362                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005924                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    385205111                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231099209                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145242951                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151023386                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       366592                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8247518                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          859                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          457                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1534621                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7652272                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         731063                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        63748                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    177837636                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       208391                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     28942071                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6277738                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10815                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          212                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          457                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1046842                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1153782                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2200624                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147333126                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24877880                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2800897                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            30090686                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22272865                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5212806                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.733581                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145404961                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145242951                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89227958                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        217617204                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.708987                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.410023                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    109130981                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123945421                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     53892925                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21600                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1966786                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76194861                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.626690                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.322276                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     34973721     45.90%     45.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16179376     21.23%     67.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9062501     11.89%     79.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3066670      4.02%     83.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2931631      3.85%     86.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1212383      1.59%     88.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3271683      4.29%     92.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       952672      1.25%     94.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4544224      5.96%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76194861                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    109130981                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123945421                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25437670                       # Number of memory references committed
system.switch_cpus2.commit.loads             20694553                       # Number of loads committed
system.switch_cpus2.commit.membars              10800                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19411956                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108190352                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1673517                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4544224                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           249488983                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          363335453                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31879                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1140591                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          109130981                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123945421                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    109130981                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.778768                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.778768                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.284079                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.284079                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       681633021                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190321483                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      198961729                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21600                       # number of misc regfile writes
system.l2.replacements                          38815                       # number of replacements
system.l2.tagsinuse                      32767.972912                       # Cycle average of tags in use
system.l2.total_refs                          1197576                       # Total number of references to valid blocks.
system.l2.sampled_refs                          71583                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.729894                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           652.139304                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.987453                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4021.019272                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      5.790671                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6440.940458                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.813745                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6214.704032                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4445.608443                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5986.062485                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4983.907050                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.019902                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000244                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.122712                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000177                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.196562                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000299                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.189658                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.135669                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.182680                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.152097                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        42818                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        80623                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        39406                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  162847                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            52434                       # number of Writeback hits
system.l2.Writeback_hits::total                 52434                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        42818                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        80623                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        39406                       # number of demand (read+write) hits
system.l2.demand_hits::total                   162847                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        42818                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        80623                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        39406                       # number of overall hits
system.l2.overall_hits::total                  162847                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9425                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14645                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14702                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 38809                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9430                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14645                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14702                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38814                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9430                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14645                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14702                       # number of overall misses
system.l2.overall_misses::total                 38814                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       564482                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    494662449                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       371368                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    797570745                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       729140                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    782399124                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2076297308                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       202462                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        202462                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       564482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    494864911                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       371368                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    797570745                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       729140                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    782399124                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2076499770                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       564482                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    494864911                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       371368                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    797570745                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       729140                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    782399124                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2076499770                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52243                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        95268                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        54108                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              201656                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        52434                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             52434                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52248                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        95268                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        54108                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               201661                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52248                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        95268                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        54108                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              201661                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.180407                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.153724                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.271716                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.192452                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.180485                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.153724                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.271716                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.192472                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.180485                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.153724                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.271716                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.192472                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47040.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 52484.079469                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 37136.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54460.276203                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 48609.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 53217.189770                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53500.407328                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 40492.400000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 40492.400000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47040.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 52477.721209                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 37136.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54460.276203                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 48609.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 53217.189770                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53498.731643                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47040.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 52477.721209                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 37136.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54460.276203                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 48609.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 53217.189770                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53498.731643                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12802                       # number of writebacks
system.l2.writebacks::total                     12802                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9425                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14645                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14702                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            38809                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9430                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14645                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14702                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38814                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9430                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14645                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14702                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38814                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       494574                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    439854787                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       313834                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    713401879                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       641312                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    697227905                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1851934291                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       173794                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       173794                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       494574                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    440028581                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       313834                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    713401879                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       641312                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    697227905                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1852108085                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       494574                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    440028581                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       313834                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    713401879                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       641312                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    697227905                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1852108085                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.180407                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.153724                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.271716                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.192452                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.180485                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.153724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.271716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.192472                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.180485                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.153724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.271716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.192472                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41214.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46668.942918                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 31383.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48712.999590                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42754.133333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47424.017481                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47719.196346                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 34758.800000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 34758.800000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41214.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 46662.627890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 31383.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48712.999590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 42754.133333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47424.017481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47717.526794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41214.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 46662.627890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 31383.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48712.999590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 42754.133333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47424.017481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47717.526794                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               494.997016                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016787603                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2054116.369697                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    11.997016                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.019226                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.793264                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16779986                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16779986                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16779986                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16779986                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16779986                       # number of overall hits
system.cpu0.icache.overall_hits::total       16779986                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       737133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       737133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       737133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       737133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       737133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       737133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16780001                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16780001                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16780001                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16780001                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16780001                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16780001                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 49142.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49142.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 49142.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49142.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 49142.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49142.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           12                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           12                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           12                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       577822                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       577822                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       577822                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       577822                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       577822                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       577822                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48151.833333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 48151.833333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 48151.833333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 48151.833333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 48151.833333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 48151.833333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52248                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173616899                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52504                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3306.736611                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.272753                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.727247                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911222                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088778                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10424294                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10424294                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185154                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185154                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17613                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17613                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17609448                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17609448                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17609448                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17609448                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       132733                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       132733                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2948                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2948                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       135681                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        135681                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       135681                       # number of overall misses
system.cpu0.dcache.overall_misses::total       135681                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4497284063                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4497284063                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    168281548                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    168281548                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4665565611                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4665565611                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4665565611                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4665565611                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10557027                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10557027                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17745129                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17745129                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17745129                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17745129                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012573                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012573                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000410                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000410                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007646                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007646                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007646                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007646                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33882.185011                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33882.185011                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 57083.293080                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 57083.293080                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34386.285560                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34386.285560                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34386.285560                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34386.285560                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       563789                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 46982.416667                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23743                       # number of writebacks
system.cpu0.dcache.writebacks::total            23743                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80490                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80490                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2943                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2943                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        83433                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        83433                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        83433                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        83433                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52243                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52243                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52248                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52248                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52248                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52248                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    900912671                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    900912671                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       220356                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       220356                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    901133027                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    901133027                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    901133027                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    901133027                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17244.658059                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17244.658059                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 44071.200000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44071.200000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17247.225291                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17247.225291                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17247.225291                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17247.225291                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.996757                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012412251                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1840749.547273                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.996757                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016020                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15633926                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15633926                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15633926                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15633926                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15633926                       # number of overall hits
system.cpu1.icache.overall_hits::total       15633926                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.cpu1.icache.overall_misses::total           10                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       423518                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       423518                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       423518                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       423518                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       423518                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       423518                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15633936                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15633936                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15633936                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15633936                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15633936                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15633936                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 42351.800000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42351.800000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 42351.800000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42351.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 42351.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42351.800000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       386818                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       386818                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       386818                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       386818                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       386818                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       386818                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38681.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 38681.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 38681.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 38681.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 38681.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 38681.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 95268                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191309233                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 95524                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2002.734737                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.572855                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.427145                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916300                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083700                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11594913                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11594913                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7674686                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7674686                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17128                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17128                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15984                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15984                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19269599                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19269599                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19269599                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19269599                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       354603                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       354603                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           60                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       354663                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        354663                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       354663                       # number of overall misses
system.cpu1.dcache.overall_misses::total       354663                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  10144871546                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10144871546                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2477467                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2477467                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10147349013                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10147349013                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10147349013                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10147349013                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11949516                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11949516                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7674746                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7674746                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15984                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15984                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19624262                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19624262                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19624262                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19624262                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029675                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029675                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000008                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018073                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018073                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018073                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018073                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28609.096781                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28609.096781                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 41291.116667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41291.116667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28611.242258                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28611.242258                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28611.242258                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28611.242258                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17234                       # number of writebacks
system.cpu1.dcache.writebacks::total            17234                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       259335                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       259335                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       259395                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       259395                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       259395                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       259395                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        95268                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        95268                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        95268                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        95268                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        95268                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        95268                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1565749939                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1565749939                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1565749939                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1565749939                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1565749939                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1565749939                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007973                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007973                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004855                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004855                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004855                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004855                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16435.213702                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16435.213702                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16435.213702                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16435.213702                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16435.213702                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16435.213702                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.996550                       # Cycle average of tags in use
system.cpu2.icache.total_refs               926001782                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1708490.372694                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.996550                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024033                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868584                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     18015860                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18015860                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     18015860                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18015860                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     18015860                       # number of overall hits
system.cpu2.icache.overall_hits::total       18015860                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       847949                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       847949                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       847949                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       847949                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       847949                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       847949                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     18015876                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18015876                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     18015876                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18015876                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     18015876                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18015876                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 52996.812500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 52996.812500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 52996.812500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 52996.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 52996.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 52996.812500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       774718                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       774718                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       774718                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       774718                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       774718                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       774718                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 51647.866667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51647.866667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 51647.866667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51647.866667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 51647.866667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51647.866667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 54108                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               231640042                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54364                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4260.908726                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.520779                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.479221                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.837972                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.162028                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22594474                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22594474                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4721498                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4721498                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10817                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10817                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10800                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10800                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27315972                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27315972                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27315972                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27315972                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       170868                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       170868                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       170868                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        170868                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       170868                       # number of overall misses
system.cpu2.dcache.overall_misses::total       170868                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6893184212                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6893184212                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6893184212                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6893184212                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6893184212                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6893184212                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22765342                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22765342                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4721498                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4721498                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10817                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10817                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10800                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10800                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27486840                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27486840                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27486840                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27486840                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007506                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007506                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006216                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006216                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006216                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006216                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 40342.160100                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40342.160100                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 40342.160100                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 40342.160100                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 40342.160100                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40342.160100                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11457                       # number of writebacks
system.cpu2.dcache.writebacks::total            11457                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       116760                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       116760                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       116760                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       116760                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       116760                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       116760                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        54108                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        54108                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        54108                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        54108                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        54108                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        54108                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1124869467                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1124869467                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1124869467                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1124869467                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1124869467                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1124869467                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001969                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001969                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20789.337381                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20789.337381                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20789.337381                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20789.337381                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20789.337381                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20789.337381                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
