
---------- Begin Simulation Statistics ----------
final_tick                               128409276000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 413737                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663508                       # Number of bytes of host memory used
host_op_rate                                   418300                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   241.70                       # Real time elapsed on the host
host_tick_rate                              531276752                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102842                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.128409                       # Number of seconds simulated
sim_ticks                                128409276000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102842                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.284093                       # CPI: cycles per instruction
system.cpu.discardedOps                        760586                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         9973639                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.778760                       # IPC: instructions per cycle
system.cpu.numCycles                        128409276                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55116018     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    376      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    466      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    378      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483616      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167367     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379081      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102842                       # Class of committed instruction
system.cpu.tickCycles                       118435637                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1018                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3261                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        79033                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           76                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       470342                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          518                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       941052                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            594                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6481233                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5089356                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            349125                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4079398                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4071932                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.816983                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  302573                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          675688                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             102894                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           572794                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        37438                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     43863251                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43863251                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43871957                       # number of overall hits
system.cpu.dcache.overall_hits::total        43871957                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        20710                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          20710                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        20755                       # number of overall misses
system.cpu.dcache.overall_misses::total         20755                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    743486000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    743486000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    743486000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    743486000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43883961                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43883961                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43892712                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43892712                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000472                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000472                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000473                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000473                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35899.855142                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35899.855142                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35822.018791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35822.018791                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17666                       # number of writebacks
system.cpu.dcache.writebacks::total             17666                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1704                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1704                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1704                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1704                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        19006                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19006                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        19030                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        19030                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    600601000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    600601000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    603473000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    603473000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000433                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000433                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000434                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000434                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31600.599811                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31600.599811                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31711.665791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31711.665791                       # average overall mshr miss latency
system.cpu.dcache.replacements                  18774                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37558661                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37558661                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4534                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4534                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    161308000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    161308000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37563195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37563195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000121                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000121                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35577.415086                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35577.415086                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           82                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4452                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4452                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    148077000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    148077000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33260.781671                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33260.781671                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6304590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6304590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        16176                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16176                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    582178000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    582178000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320766                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320766                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002559                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002559                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 35990.232443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35990.232443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1622                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1622                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        14554                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14554                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    452524000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    452524000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002303                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002303                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 31092.758005                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31092.758005                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8706                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8706                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           45                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           45                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8751                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8751                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.005142                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.005142                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2872000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2872000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002743                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002743                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 119666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 119666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 128409276000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.974080                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43891319                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             19030                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2306.427693                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.974080                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         175591206                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        175591206                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128409276000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128409276000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128409276000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48387643                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           40535410                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           6244852                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     13479299                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13479299                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13479299                       # number of overall hits
system.cpu.icache.overall_hits::total        13479299                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       451688                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         451688                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       451688                       # number of overall misses
system.cpu.icache.overall_misses::total        451688                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14114342000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14114342000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14114342000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14114342000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13930987                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13930987                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13930987                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13930987                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.032423                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032423                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.032423                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032423                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 31247.989763                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31247.989763                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 31247.989763                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31247.989763                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       451560                       # number of writebacks
system.cpu.icache.writebacks::total            451560                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       451688                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       451688                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       451688                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       451688                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13210966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13210966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13210966000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13210966000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.032423                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032423                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.032423                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032423                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 29247.989763                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29247.989763                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 29247.989763                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29247.989763                       # average overall mshr miss latency
system.cpu.icache.replacements                 451560                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13479299                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13479299                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       451688                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        451688                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14114342000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14114342000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13930987                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13930987                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.032423                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032423                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 31247.989763                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31247.989763                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       451688                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       451688                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13210966000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13210966000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.032423                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032423                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 29247.989763                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29247.989763                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 128409276000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.971677                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13930987                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            451688                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             30.842057                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.971677                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14382675                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14382675                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128409276000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128409276000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128409276000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 128409276000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  101102842                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               450877                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17479                       # number of demand (read+write) hits
system.l2.demand_hits::total                   468356                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              450877                       # number of overall hits
system.l2.overall_hits::.cpu.data               17479                       # number of overall hits
system.l2.overall_hits::total                  468356                       # number of overall hits
system.l2.demand_misses::.cpu.inst                811                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1551                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2362                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               811                       # number of overall misses
system.l2.overall_misses::.cpu.data              1551                       # number of overall misses
system.l2.overall_misses::total                  2362                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     96641000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    174075000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        270716000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     96641000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    174075000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       270716000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           451688                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            19030                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               470718                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          451688                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           19030                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              470718                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001795                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.081503                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.005018                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001795                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.081503                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.005018                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 119162.762022                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 112234.042553                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114613.039797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 119162.762022                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 112234.042553                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114613.039797                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 242                       # number of writebacks
system.l2.writebacks::total                       242                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1544                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2355                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1544                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2355                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80421000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    142271000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    222692000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80421000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    142271000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    222692000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.081135                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.005003                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.081135                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.005003                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 99162.762022                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92144.430052                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94561.358811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 99162.762022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92144.430052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94561.358811                       # average overall mshr miss latency
system.l2.replacements                           1357                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17666                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17666                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17666                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17666                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       373056                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           373056                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       373056                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       373056                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          143                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           143                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             13396                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13396                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1158                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1158                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    126997000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     126997000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         14554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.079566                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.079566                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109669.257340                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109669.257340                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1158                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1158                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    103837000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    103837000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.079566                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.079566                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89669.257340                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89669.257340                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         450877                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             450877                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          811                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              811                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     96641000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     96641000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       451688                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         451688                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001795                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001795                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 119162.762022                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 119162.762022                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          811                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          811                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80421000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80421000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001795                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001795                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 99162.762022                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 99162.762022                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          4083                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4083                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     47078000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     47078000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4476                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4476                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.087802                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.087802                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 119791.348601                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119791.348601                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          386                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          386                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     38434000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     38434000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.086238                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.086238                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 99569.948187                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99569.948187                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 128409276000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1244.696652                       # Cycle average of tags in use
system.l2.tags.total_refs                      861869                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2641                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    326.341916                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.288166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       226.768466                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       976.640020                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.110727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.476875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.607762                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1284                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1270                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.626953                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    864660                       # Number of tag accesses
system.l2.tags.data_accesses                   864660                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128409276000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.090962764500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           25                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           25                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               44047                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                453                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2355                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        242                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9420                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      968                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    720                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   467                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.23                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9420                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  968                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           25                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     346.880000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     97.054284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    837.180204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            17     68.00%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3     12.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            3     12.00%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      4.00%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      4.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            25                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           25                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.920000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.750265                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.612789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                9     36.00%     36.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      4.00%     40.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      4.00%     44.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9     36.00%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3     12.00%     92.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      4.00%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      4.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            25                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   46080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  602880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                61952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      4.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  127837593000                       # Total gap between requests
system.mem_ctrls.avgGap                   49225103.20                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       207616                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       349184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        30272                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1616830.235846824711                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2719305.106898975559                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 235746.208864225686                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3244                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         6176                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          968                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    129787500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    216146500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3059565277250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     40008.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34997.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 3160707931.04                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       207616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       395264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        602880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       207616                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       207616                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        61952                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        61952                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          811                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         1544                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2355                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          242                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           242                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1616830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3078158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          4694988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1616830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1616830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       482457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          482457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       482457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1616830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3078158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         5177445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 8700                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 473                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          308                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          159                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           68                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               182809000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              43500000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          345934000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21012.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39762.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                7516                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                419                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.39                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.58                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1238                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   474.210016                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   393.994464                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   302.654857                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           12      0.97%      0.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255            7      0.57%      1.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          710     57.35%     58.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          175     14.14%     73.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            4      0.32%     73.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          107      8.64%     81.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      0.16%     82.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          221     17.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1238                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                556800                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              30272                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                4.336135                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.235746                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.04                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 128409276000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         3277260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1741905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       23447760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy         62640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10136028240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2303215530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  47369612160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   59837385495                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.989587                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 123127956500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4287660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    993659500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         5562060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2956305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       38670240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       2406420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10136028240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2529624660                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  47178951840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   59894199765                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   466.432034                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 122629353000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4287660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1492263000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 128409276000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1197                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          242                       # Transaction distribution
system.membus.trans_dist::CleanEvict              664                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1158                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1158                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1197                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         5616                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   5616                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       664832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  664832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2355                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2355    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2355                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 128409276000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             7133000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           40900750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            456164                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        17908                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       451560                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2223                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14554                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14554                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        451688                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4476                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1354936                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        56834                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1411770                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    231231488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9394176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              240625664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1357                       # Total snoops (count)
system.tol2bus.snoopTraffic                     61952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           472075                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.168852                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.375051                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 392440     83.13%     83.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  79559     16.85%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     76      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             472075                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 128409276000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4694860000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4065192000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171317952                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
