

================================================================
== Vivado HLS Report for 'Layer4_Dense'
================================================================
* Date:           Sun Jul  1 02:49:14 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        Conv12
* Solution:       A_Otra
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  198|  267|  198|  267|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop_Mult  |  182|  182|         6|          3|          1|    60|    yes   |
        |- Loop 2     |    3|    3|         1|          1|          1|     3|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 6
  * Pipeline-1: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 88
* Pipeline : 2
  Pipeline-0 : II = 3, D = 6, States = { 5 6 7 8 9 10 }
  Pipeline-1 : II = 1, D = 1, States = { 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	11  / (exitcond3_i)
	6  / (!exitcond3_i)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	5  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / (exitcond6_i)
	16  / (!exitcond6_i)
17 --> 
	18  / (!tmp_55_i)
	53  / (tmp_55_i)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / (!tmp_55_i)
	88  / (tmp_55_i)
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 

* FSM state operations: 

 <State 1> : 3.25ns
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%Bias_V_addr = getelementptr [3 x i18]* %Bias_V, i64 0, i64 0" [SRC/1_keras.cpp:312]
ST_1 : Operation 90 [2/2] (3.25ns)   --->   "%sum_0_V = load i18* %Bias_V_addr, align 4" [SRC/1_keras.cpp:312]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 3> <RAM>

 <State 2> : 3.25ns
ST_2 : Operation 91 [1/2] (3.25ns)   --->   "%sum_0_V = load i18* %Bias_V_addr, align 4" [SRC/1_keras.cpp:312]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 3> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%Bias_V_addr_1 = getelementptr [3 x i18]* %Bias_V, i64 0, i64 1" [SRC/1_keras.cpp:312]
ST_2 : Operation 93 [2/2] (3.25ns)   --->   "%sum_1_V = load i18* %Bias_V_addr_1, align 4" [SRC/1_keras.cpp:312]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 3> <RAM>

 <State 3> : 3.25ns
ST_3 : Operation 94 [1/2] (3.25ns)   --->   "%sum_1_V = load i18* %Bias_V_addr_1, align 4" [SRC/1_keras.cpp:312]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 3> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%Bias_V_addr_2 = getelementptr [3 x i18]* %Bias_V, i64 0, i64 2" [SRC/1_keras.cpp:312]
ST_3 : Operation 96 [2/2] (3.25ns)   --->   "%sum_2_V = load i18* %Bias_V_addr_2, align 4" [SRC/1_keras.cpp:312]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 3> <RAM>

 <State 4> : 7.54ns
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([600 x i16]* %dst_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3 x i18]* %Bias_V, [1 x i8]* @p_str2100, [12 x i8]* @p_str4102, [1 x i8]* @p_str2100, i32 -1, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)"
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([180 x i18]* %weight_V, [1 x i8]* @p_str2100, [12 x i8]* @p_str4102, [1 x i8]* @p_str2100, i32 -1, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)"
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([180 x i18]* %weight_V, [5 x i8]* @p_str5103, i32 0, i32 0, [1 x i8]* @p_str2100, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)"
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([3 x i18]* %Bias_V, [5 x i8]* @p_str5103, i32 0, i32 0, [1 x i8]* @p_str2100, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100) nounwind"
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 103 [1/1] (3.61ns)   --->   "%dst_V_offset_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %dst_V_offset)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 5> <FIFO>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%dst_V_offset_cast_i_s = zext i8 %dst_V_offset_read to i11"
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %dst_V_offset_read, i2 0)"
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp to i11" [SRC/1_keras.cpp:352]
ST_4 : Operation 107 [1/1] (1.95ns)   --->   "%tmp_8 = sub i11 %p_shl_cast, %dst_V_offset_cast_i_s" [SRC/1_keras.cpp:352]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_8_cast = sext i11 %tmp_8 to i64" [SRC/1_keras.cpp:352]
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%dst_V_addr = getelementptr [600 x i16]* %dst_V, i64 0, i64 %tmp_8_cast" [SRC/1_keras.cpp:352]
ST_4 : Operation 110 [1/1] (1.97ns)   --->   "%tmp_9 = add i11 %tmp_8, 1" [SRC/1_keras.cpp:352]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i11 %tmp_9 to i64" [SRC/1_keras.cpp:352]
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%dst_V_addr_1 = getelementptr [600 x i16]* %dst_V, i64 0, i64 %tmp_9_cast" [SRC/1_keras.cpp:352]
ST_4 : Operation 113 [1/1] (1.97ns)   --->   "%tmp_s = add i11 %tmp_8, 2" [SRC/1_keras.cpp:352]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_10_cast = sext i11 %tmp_s to i64" [SRC/1_keras.cpp:352]
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%dst_V_addr_2 = getelementptr [600 x i16]* %dst_V, i64 0, i64 %tmp_10_cast" [SRC/1_keras.cpp:352]
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([60 x i17]* %src_V, [1 x i8]* @p_str2, [12 x i8]* @p_str4, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([3 x i18]* %Bias_V, [5 x i8]* @p_str5103, i32 0, i32 0, [1 x i8]* @p_str2100, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100) nounwind"
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([180 x i18]* %weight_V, [5 x i8]* @p_str5103, i32 0, i32 0, [1 x i8]* @p_str2100, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)"
ST_4 : Operation 119 [1/2] (3.25ns)   --->   "%sum_2_V = load i18* %Bias_V_addr_2, align 4" [SRC/1_keras.cpp:312]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 3> <RAM>
ST_4 : Operation 120 [1/1] (1.76ns)   --->   "br label %.preheader110.i" [SRC/1_keras.cpp:315]

 <State 5> : 5.17ns
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%sum_V_2_i = phi i18 [ %sum_2_V, %entry ], [ %sum_2_V_1, %0 ]"
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%sum_V_1_i = phi i18 [ %sum_1_V, %entry ], [ %sum_1_V_1, %0 ]"
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%sum_V_0_i = phi i18 [ %sum_0_V, %entry ], [ %sum_0_V_1, %0 ]"
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%j_i = phi i6 [ 0, %entry ], [ %j, %0 ]"
ST_5 : Operation 125 [1/1] (1.42ns)   --->   "%exitcond3_i = icmp eq i6 %j_i, -4" [SRC/1_keras.cpp:315]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.82ns)   --->   "%j = add i6 %j_i, 1" [SRC/1_keras.cpp:315]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %exitcond3_i, label %.preheader8.i, label %0" [SRC/1_keras.cpp:315]
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_i = zext i6 %j_i to i64" [SRC/1_keras.cpp:317]
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i6 %j_i to i9" [SRC/1_keras.cpp:315]
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %j_i, i2 0)" [SRC/1_keras.cpp:315]
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i8 %tmp_21 to i9" [SRC/1_keras.cpp:322]
ST_5 : Operation 132 [1/1] (1.91ns)   --->   "%tmp_22 = sub i9 %p_shl3_cast, %tmp_i_cast" [SRC/1_keras.cpp:322]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_30_cast = sext i9 %tmp_22 to i64" [SRC/1_keras.cpp:322]
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%weight_V_addr = getelementptr [180 x i18]* %weight_V, i64 0, i64 %tmp_30_cast" [SRC/1_keras.cpp:322]
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%src_V_addr = getelementptr [60 x i17]* %src_V, i64 0, i64 %tmp_i" [SRC/1_keras.cpp:317]
ST_5 : Operation 136 [2/2] (3.25ns)   --->   "%src_V_load = load i17* %src_V_addr, align 4" [SRC/1_keras.cpp:317]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 3> <RAM>
ST_5 : Operation 137 [2/2] (3.25ns)   --->   "%weight_V_load = load i18* %weight_V_addr, align 4" [SRC/1_keras.cpp:322]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 3> <RAM>

 <State 6> : 5.19ns
ST_6 : Operation 138 [1/1] (1.93ns)   --->   "%tmp_23 = add i9 %tmp_22, 1" [SRC/1_keras.cpp:322]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_31_cast = sext i9 %tmp_23 to i64" [SRC/1_keras.cpp:322]
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%weight_V_addr_1 = getelementptr [180 x i18]* %weight_V, i64 0, i64 %tmp_31_cast" [SRC/1_keras.cpp:322]
ST_6 : Operation 141 [1/2] (3.25ns)   --->   "%src_V_load = load i17* %src_V_addr, align 4" [SRC/1_keras.cpp:317]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 3> <RAM>
ST_6 : Operation 142 [1/2] (3.25ns)   --->   "%weight_V_load = load i18* %weight_V_addr, align 4" [SRC/1_keras.cpp:322]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 3> <RAM>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_48_i = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %sum_V_0_i, i10 0)" [SRC/1_keras.cpp:441->SRC/1_keras.cpp:322]
ST_6 : Operation 144 [2/2] (3.25ns)   --->   "%weight_V_load_1 = load i18* %weight_V_addr_1, align 4" [SRC/1_keras.cpp:322]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 3> <RAM>

 <State 7> : 6.38ns
ST_7 : Operation 145 [1/1] (1.93ns)   --->   "%tmp_24 = add i9 %tmp_22, 2" [SRC/1_keras.cpp:322]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i9 %tmp_24 to i64" [SRC/1_keras.cpp:322]
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%weight_V_addr_2 = getelementptr [180 x i18]* %weight_V, i64 0, i64 %tmp_32_cast" [SRC/1_keras.cpp:322]
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%OP1_V_i_cast = zext i17 %src_V_load to i35" [SRC/1_keras.cpp:441->SRC/1_keras.cpp:322]
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%OP2_V_i_cast = sext i18 %weight_V_load to i35" [SRC/1_keras.cpp:441->SRC/1_keras.cpp:322]
ST_7 : Operation 150 [1/1] (6.38ns)   --->   "%p_Val2_40_i = mul i35 %OP1_V_i_cast, %OP2_V_i_cast" [SRC/1_keras.cpp:441->SRC/1_keras.cpp:322]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 151 [1/2] (3.25ns)   --->   "%weight_V_load_1 = load i18* %weight_V_addr_1, align 4" [SRC/1_keras.cpp:322]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 3> <RAM>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_48_1_i = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %sum_V_1_i, i10 0)" [SRC/1_keras.cpp:441->SRC/1_keras.cpp:322]
ST_7 : Operation 153 [2/2] (3.25ns)   --->   "%weight_V_load_2 = load i18* %weight_V_addr_2, align 4" [SRC/1_keras.cpp:322]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 3> <RAM>

 <State 8> : 6.38ns
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_465_i_cast = zext i35 %p_Val2_40_i to i36" [SRC/1_keras.cpp:441->SRC/1_keras.cpp:322]
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_48_cast2_i_cast = zext i28 %tmp_48_i to i36" [SRC/1_keras.cpp:441->SRC/1_keras.cpp:322]
ST_8 : Operation 156 [1/1] (2.67ns)   --->   "%p_Val2_42_i = add i36 %tmp_48_cast2_i_cast, %tmp_465_i_cast" [SRC/1_keras.cpp:441->SRC/1_keras.cpp:322]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%sum_0_V_1 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %p_Val2_42_i, i32 10, i32 27)" [SRC/1_keras.cpp:441->SRC/1_keras.cpp:322]
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%OP2_V_1_i_cast = sext i18 %weight_V_load_1 to i35" [SRC/1_keras.cpp:441->SRC/1_keras.cpp:322]
ST_8 : Operation 159 [1/1] (6.38ns)   --->   "%p_Val2_40_1_i = mul i35 %OP1_V_i_cast, %OP2_V_1_i_cast" [SRC/1_keras.cpp:441->SRC/1_keras.cpp:322]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 160 [1/2] (3.25ns)   --->   "%weight_V_load_2 = load i18* %weight_V_addr_2, align 4" [SRC/1_keras.cpp:322]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 3> <RAM>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_48_2_i = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %sum_V_2_i, i10 0)" [SRC/1_keras.cpp:441->SRC/1_keras.cpp:322]

 <State 9> : 6.38ns
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_465_1_i_cast = zext i35 %p_Val2_40_1_i to i36" [SRC/1_keras.cpp:441->SRC/1_keras.cpp:322]
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_48_1_cast4_i_cas = zext i28 %tmp_48_1_i to i36" [SRC/1_keras.cpp:441->SRC/1_keras.cpp:322]
ST_9 : Operation 164 [1/1] (2.67ns)   --->   "%p_Val2_42_1_i = add i36 %tmp_48_1_cast4_i_cas, %tmp_465_1_i_cast" [SRC/1_keras.cpp:441->SRC/1_keras.cpp:322]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%sum_1_V_1 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %p_Val2_42_1_i, i32 10, i32 27)" [SRC/1_keras.cpp:441->SRC/1_keras.cpp:322]
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%OP2_V_2_i_cast = sext i18 %weight_V_load_2 to i35" [SRC/1_keras.cpp:441->SRC/1_keras.cpp:322]
ST_9 : Operation 167 [1/1] (6.38ns)   --->   "%p_Val2_40_2_i = mul i35 %OP1_V_i_cast, %OP2_V_2_i_cast" [SRC/1_keras.cpp:441->SRC/1_keras.cpp:322]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 10> : 2.67ns
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60)"
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str21) nounwind" [SRC/1_keras.cpp:315]
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_42_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str21)" [SRC/1_keras.cpp:315]
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [SRC/1_keras.cpp:316]
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_43_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str22)" [SRC/1_keras.cpp:319]
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:439->SRC/1_keras.cpp:322]
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str22, i32 %tmp_43_i)" [SRC/1_keras.cpp:323]
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_44_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str22)" [SRC/1_keras.cpp:319]
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:439->SRC/1_keras.cpp:322]
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str22, i32 %tmp_44_i)" [SRC/1_keras.cpp:323]
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_45_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str22)" [SRC/1_keras.cpp:319]
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:439->SRC/1_keras.cpp:322]
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_465_2_i_cast = zext i35 %p_Val2_40_2_i to i36" [SRC/1_keras.cpp:441->SRC/1_keras.cpp:322]
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_48_2_cast6_i_cas = zext i28 %tmp_48_2_i to i36" [SRC/1_keras.cpp:441->SRC/1_keras.cpp:322]
ST_10 : Operation 182 [1/1] (2.67ns)   --->   "%p_Val2_42_2_i = add i36 %tmp_48_2_cast6_i_cas, %tmp_465_2_i_cast" [SRC/1_keras.cpp:441->SRC/1_keras.cpp:322]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%sum_2_V_1 = call i18 @_ssdm_op_PartSelect.i18.i36.i32.i32(i36 %p_Val2_42_2_i, i32 10, i32 27)" [SRC/1_keras.cpp:441->SRC/1_keras.cpp:322]
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str22, i32 %tmp_45_i)" [SRC/1_keras.cpp:323]
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str21, i32 %tmp_42_i)" [SRC/1_keras.cpp:324]
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "br label %.preheader110.i" [SRC/1_keras.cpp:315]

 <State 11> : 7.38ns
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_40_tr_i = sext i18 %sum_V_0_i to i19" [SRC/1_keras.cpp:335]
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %sum_V_0_i, i32 17)" [SRC/1_keras.cpp:335]
ST_11 : Operation 189 [1/1] (2.13ns)   --->   "%p_neg_i = sub i19 0, %tmp_40_tr_i" [SRC/1_keras.cpp:335]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_1 = call i15 @_ssdm_op_PartSelect.i15.i19.i32.i32(i19 %p_neg_i, i32 4, i32 18)" [SRC/1_keras.cpp:335]
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%p_lshr_cast_i = zext i15 %tmp_1 to i16" [SRC/1_keras.cpp:335]
ST_11 : Operation 192 [1/1] (2.05ns)   --->   "%p_neg_t_i = sub i16 0, %p_lshr_cast_i" [SRC/1_keras.cpp:335]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %sum_V_0_i, i32 6, i32 17)" [SRC/1_keras.cpp:335]
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_3 = sext i12 %tmp_2 to i13" [SRC/1_keras.cpp:335]
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_4 = zext i13 %tmp_3 to i14" [SRC/1_keras.cpp:335]
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_5 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %p_neg_t_i, i32 2, i32 15)" [SRC/1_keras.cpp:335]
ST_11 : Operation 197 [1/1] (1.37ns)   --->   "%tmp_6 = select i1 %tmp_33, i14 %tmp_5, i14 %tmp_4" [SRC/1_keras.cpp:335]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 198 [5/5] (1.81ns)   --->   "%Exp_Out_0_V = call fastcc i24 @"exp<24, 16>"(i14 %tmp_6)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_math.h:999->SRC/1_keras.cpp:337]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_40_tr_1_i = sext i18 %sum_V_1_i to i19" [SRC/1_keras.cpp:335]
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %sum_V_1_i, i32 17)" [SRC/1_keras.cpp:335]
ST_11 : Operation 201 [1/1] (2.13ns)   --->   "%p_neg_1_i = sub i19 0, %tmp_40_tr_1_i" [SRC/1_keras.cpp:335]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_7 = call i15 @_ssdm_op_PartSelect.i15.i19.i32.i32(i19 %p_neg_1_i, i32 4, i32 18)" [SRC/1_keras.cpp:335]
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%p_lshr_1_cast_i = zext i15 %tmp_7 to i16" [SRC/1_keras.cpp:335]
ST_11 : Operation 204 [1/1] (2.05ns)   --->   "%p_neg_t_1_i = sub i16 0, %p_lshr_1_cast_i" [SRC/1_keras.cpp:335]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_10 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %sum_V_1_i, i32 6, i32 17)" [SRC/1_keras.cpp:335]
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_11 = sext i12 %tmp_10 to i13" [SRC/1_keras.cpp:335]
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_12 = zext i13 %tmp_11 to i14" [SRC/1_keras.cpp:335]
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_13 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %p_neg_t_1_i, i32 2, i32 15)" [SRC/1_keras.cpp:335]
ST_11 : Operation 209 [1/1] (1.37ns)   --->   "%tmp_14 = select i1 %tmp_34, i14 %tmp_13, i14 %tmp_12" [SRC/1_keras.cpp:335]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 210 [5/5] (1.81ns)   --->   "%Exp_Out_1_V = call fastcc i24 @"exp<24, 16>"(i14 %tmp_14)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_math.h:999->SRC/1_keras.cpp:337]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_40_tr_2_i = sext i18 %sum_V_2_i to i19" [SRC/1_keras.cpp:335]
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %sum_V_2_i, i32 17)" [SRC/1_keras.cpp:335]
ST_11 : Operation 213 [1/1] (2.13ns)   --->   "%p_neg_2_i = sub i19 0, %tmp_40_tr_2_i" [SRC/1_keras.cpp:335]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_15 = call i15 @_ssdm_op_PartSelect.i15.i19.i32.i32(i19 %p_neg_2_i, i32 4, i32 18)" [SRC/1_keras.cpp:335]
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%p_lshr_2_cast_i = zext i15 %tmp_15 to i16" [SRC/1_keras.cpp:335]
ST_11 : Operation 216 [1/1] (2.05ns)   --->   "%p_neg_t_2_i = sub i16 0, %p_lshr_2_cast_i" [SRC/1_keras.cpp:335]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_16 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %sum_V_2_i, i32 6, i32 17)" [SRC/1_keras.cpp:335]
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_17 = sext i12 %tmp_16 to i13" [SRC/1_keras.cpp:335]
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_18 = zext i13 %tmp_17 to i14" [SRC/1_keras.cpp:335]
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_19 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %p_neg_t_2_i, i32 2, i32 15)" [SRC/1_keras.cpp:335]
ST_11 : Operation 221 [1/1] (1.37ns)   --->   "%tmp_20 = select i1 %tmp_35, i14 %tmp_19, i14 %tmp_18" [SRC/1_keras.cpp:335]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 222 [5/5] (1.81ns)   --->   "%Exp_Out_2_V = call fastcc i24 @"exp<24, 16>"(i14 %tmp_20)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_math.h:999->SRC/1_keras.cpp:337]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 12> : 8.75ns
ST_12 : Operation 223 [4/5] (8.75ns)   --->   "%Exp_Out_0_V = call fastcc i24 @"exp<24, 16>"(i14 %tmp_6)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_math.h:999->SRC/1_keras.cpp:337]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 224 [4/5] (8.75ns)   --->   "%Exp_Out_1_V = call fastcc i24 @"exp<24, 16>"(i14 %tmp_14)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_math.h:999->SRC/1_keras.cpp:337]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 225 [4/5] (8.75ns)   --->   "%Exp_Out_2_V = call fastcc i24 @"exp<24, 16>"(i14 %tmp_20)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_math.h:999->SRC/1_keras.cpp:337]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 13> : 8.75ns
ST_13 : Operation 226 [3/5] (8.75ns)   --->   "%Exp_Out_0_V = call fastcc i24 @"exp<24, 16>"(i14 %tmp_6)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_math.h:999->SRC/1_keras.cpp:337]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 227 [3/5] (8.75ns)   --->   "%Exp_Out_1_V = call fastcc i24 @"exp<24, 16>"(i14 %tmp_14)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_math.h:999->SRC/1_keras.cpp:337]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 228 [3/5] (8.75ns)   --->   "%Exp_Out_2_V = call fastcc i24 @"exp<24, 16>"(i14 %tmp_20)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_math.h:999->SRC/1_keras.cpp:337]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 14> : 8.75ns
ST_14 : Operation 229 [2/5] (8.75ns)   --->   "%Exp_Out_0_V = call fastcc i24 @"exp<24, 16>"(i14 %tmp_6)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_math.h:999->SRC/1_keras.cpp:337]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 230 [2/5] (8.75ns)   --->   "%Exp_Out_1_V = call fastcc i24 @"exp<24, 16>"(i14 %tmp_14)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_math.h:999->SRC/1_keras.cpp:337]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 231 [2/5] (8.75ns)   --->   "%Exp_Out_2_V = call fastcc i24 @"exp<24, 16>"(i14 %tmp_20)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_math.h:999->SRC/1_keras.cpp:337]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 15> : 6.83ns
ST_15 : Operation 232 [1/5] (6.83ns)   --->   "%Exp_Out_0_V = call fastcc i24 @"exp<24, 16>"(i14 %tmp_6)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_math.h:999->SRC/1_keras.cpp:337]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 233 [1/5] (6.83ns)   --->   "%Exp_Out_1_V = call fastcc i24 @"exp<24, 16>"(i14 %tmp_14)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_math.h:999->SRC/1_keras.cpp:337]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 234 [1/5] (6.83ns)   --->   "%Exp_Out_2_V = call fastcc i24 @"exp<24, 16>"(i14 %tmp_20)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_math.h:999->SRC/1_keras.cpp:337]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 235 [1/1] (1.76ns)   --->   "br label %1" [SRC/1_keras.cpp:343]

 <State 16> : 4.09ns
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i24 [ %Sum_Exp_V, %2 ], [ 0, %.preheader8.i ]"
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%i5_i = phi i2 [ %i, %2 ], [ 0, %.preheader8.i ]"
ST_16 : Operation 238 [1/1] (0.95ns)   --->   "%exitcond6_i = icmp eq i2 %i5_i, -1" [SRC/1_keras.cpp:343]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 239 [1/1] (1.56ns)   --->   "%i = add i2 %i5_i, 1" [SRC/1_keras.cpp:343]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "br i1 %exitcond6_i, label %.preheader.0.i, label %2" [SRC/1_keras.cpp:343]
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_46_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str25)" [SRC/1_keras.cpp:343]
ST_16 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [SRC/1_keras.cpp:344]
ST_16 : Operation 244 [1/1] (1.77ns)   --->   "%p_Val2_11 = call i24 @_ssdm_op_Mux.ap_auto.3i24.i2(i24 %Exp_Out_0_V, i24 %Exp_Out_1_V, i24 %Exp_Out_2_V, i2 %i5_i)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_math.h:999->SRC/1_keras.cpp:337]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 245 [1/1] (2.31ns)   --->   "%Sum_Exp_V = add i24 %p_Val2_11, %p_Val2_s" [SRC/1_keras.cpp:345]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str25, i32 %tmp_46_i)" [SRC/1_keras.cpp:346]
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "br label %1" [SRC/1_keras.cpp:343]

 <State 17> : 4.13ns
ST_17 : Operation 248 [1/1] (2.45ns)   --->   "%tmp_55_i = icmp eq i24 %p_Val2_s, 0" [SRC/1_keras.cpp:352]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "br i1 %tmp_55_i, label %.preheader.2.i.critedge, label %.preheader.1.i" [SRC/1_keras.cpp:352]
ST_17 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_59_i = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %Exp_Out_0_V, i8 0)" [SRC/1_keras.cpp:353]
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_60_i = sext i24 %p_Val2_s to i32" [SRC/1_keras.cpp:353]
ST_17 : Operation 252 [36/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_59_1_i = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %Exp_Out_1_V, i8 0)" [SRC/1_keras.cpp:353]
ST_17 : Operation 254 [36/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 255 [1/1] (2.56ns)   --->   "store i16 256, i16* %dst_V_addr, align 2" [SRC/1_keras.cpp:352]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 600> <RAM>
ST_17 : Operation 256 [1/1] (1.76ns)   --->   "br label %.preheader.2.i"

 <State 18> : 4.13ns
ST_18 : Operation 257 [35/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 258 [35/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 4.13ns
ST_19 : Operation 259 [34/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 260 [34/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 4.13ns
ST_20 : Operation 261 [33/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 262 [33/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 4.13ns
ST_21 : Operation 263 [32/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 264 [32/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 4.13ns
ST_22 : Operation 265 [31/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 266 [31/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 4.13ns
ST_23 : Operation 267 [30/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 268 [30/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 4.13ns
ST_24 : Operation 269 [29/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 270 [29/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 4.13ns
ST_25 : Operation 271 [28/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 272 [28/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 4.13ns
ST_26 : Operation 273 [27/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 274 [27/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 4.13ns
ST_27 : Operation 275 [26/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 276 [26/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 4.13ns
ST_28 : Operation 277 [25/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 278 [25/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 4.13ns
ST_29 : Operation 279 [24/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 280 [24/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 4.13ns
ST_30 : Operation 281 [23/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 282 [23/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 4.13ns
ST_31 : Operation 283 [22/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 284 [22/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 4.13ns
ST_32 : Operation 285 [21/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 286 [21/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 4.13ns
ST_33 : Operation 287 [20/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 288 [20/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 4.13ns
ST_34 : Operation 289 [19/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 290 [19/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 35> : 4.13ns
ST_35 : Operation 291 [18/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 292 [18/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 36> : 4.13ns
ST_36 : Operation 293 [17/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 294 [17/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 37> : 4.13ns
ST_37 : Operation 295 [16/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 296 [16/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 38> : 4.13ns
ST_38 : Operation 297 [15/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 298 [15/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 39> : 4.13ns
ST_39 : Operation 299 [14/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 300 [14/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 40> : 4.13ns
ST_40 : Operation 301 [13/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 302 [13/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 41> : 4.13ns
ST_41 : Operation 303 [12/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 304 [12/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 42> : 4.13ns
ST_42 : Operation 305 [11/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 306 [11/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 43> : 4.13ns
ST_43 : Operation 307 [10/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 308 [10/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 44> : 4.13ns
ST_44 : Operation 309 [9/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 310 [9/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 45> : 4.13ns
ST_45 : Operation 311 [8/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 312 [8/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 46> : 4.13ns
ST_46 : Operation 313 [7/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 314 [7/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 47> : 4.13ns
ST_47 : Operation 315 [6/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 316 [6/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 48> : 4.13ns
ST_48 : Operation 317 [5/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 318 [5/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 49> : 4.13ns
ST_49 : Operation 319 [4/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 320 [4/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 50> : 4.13ns
ST_50 : Operation 321 [3/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 322 [3/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 51> : 4.13ns
ST_51 : Operation 323 [2/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 324 [2/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 52> : 6.70ns
ST_52 : Operation 325 [1/36] (4.13ns)   --->   "%tmp_61_i = sdiv i32 %tmp_59_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i32 %tmp_61_i to i16" [SRC/1_keras.cpp:353]
ST_52 : Operation 327 [1/1] (2.56ns)   --->   "store i16 %tmp_36, i16* %dst_V_addr, align 2" [SRC/1_keras.cpp:352]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 600> <RAM>
ST_52 : Operation 328 [1/36] (4.13ns)   --->   "%tmp_61_1_i = sdiv i32 %tmp_59_1_i, %tmp_60_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i32 %tmp_61_1_i to i16" [SRC/1_keras.cpp:353]
ST_52 : Operation 330 [1/1] (1.76ns)   --->   "br label %.preheader.2.i"

 <State 53> : 4.13ns
ST_53 : Operation 331 [1/1] (0.00ns)   --->   "%storemerge1 = phi i16 [ %tmp_37, %.preheader.1.i ], [ 256, %.preheader.2.i.critedge ]" [SRC/1_keras.cpp:353]
ST_53 : Operation 332 [1/1] (2.56ns)   --->   "store i16 %storemerge1, i16* %dst_V_addr_1, align 2" [SRC/1_keras.cpp:352]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 600> <RAM>
ST_53 : Operation 333 [1/1] (1.76ns)   --->   "br i1 %tmp_55_i, label %.exit, label %3" [SRC/1_keras.cpp:352]
ST_53 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_59_2_i = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %Exp_Out_2_V, i8 0)" [SRC/1_keras.cpp:353]
ST_53 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_60_2_i = sext i24 %p_Val2_s to i32" [SRC/1_keras.cpp:353]
ST_53 : Operation 336 [36/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 54> : 4.13ns
ST_54 : Operation 337 [35/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 55> : 4.13ns
ST_55 : Operation 338 [34/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 56> : 4.13ns
ST_56 : Operation 339 [33/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 57> : 4.13ns
ST_57 : Operation 340 [32/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 58> : 4.13ns
ST_58 : Operation 341 [31/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 59> : 4.13ns
ST_59 : Operation 342 [30/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 60> : 4.13ns
ST_60 : Operation 343 [29/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 61> : 4.13ns
ST_61 : Operation 344 [28/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 62> : 4.13ns
ST_62 : Operation 345 [27/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 63> : 4.13ns
ST_63 : Operation 346 [26/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 64> : 4.13ns
ST_64 : Operation 347 [25/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 65> : 4.13ns
ST_65 : Operation 348 [24/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 66> : 4.13ns
ST_66 : Operation 349 [23/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 67> : 4.13ns
ST_67 : Operation 350 [22/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 68> : 4.13ns
ST_68 : Operation 351 [21/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 69> : 4.13ns
ST_69 : Operation 352 [20/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 70> : 4.13ns
ST_70 : Operation 353 [19/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 71> : 4.13ns
ST_71 : Operation 354 [18/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 72> : 4.13ns
ST_72 : Operation 355 [17/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 73> : 4.13ns
ST_73 : Operation 356 [16/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 74> : 4.13ns
ST_74 : Operation 357 [15/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 75> : 4.13ns
ST_75 : Operation 358 [14/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 76> : 4.13ns
ST_76 : Operation 359 [13/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 77> : 4.13ns
ST_77 : Operation 360 [12/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 78> : 4.13ns
ST_78 : Operation 361 [11/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 79> : 4.13ns
ST_79 : Operation 362 [10/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 80> : 4.13ns
ST_80 : Operation 363 [9/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 81> : 4.13ns
ST_81 : Operation 364 [8/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 82> : 4.13ns
ST_82 : Operation 365 [7/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 83> : 4.13ns
ST_83 : Operation 366 [6/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 84> : 4.13ns
ST_84 : Operation 367 [5/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 85> : 4.13ns
ST_85 : Operation 368 [4/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 86> : 4.13ns
ST_86 : Operation 369 [3/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 87> : 4.13ns
ST_87 : Operation 370 [2/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 88> : 8.47ns
ST_88 : Operation 371 [1/36] (4.13ns)   --->   "%tmp_61_2_i = sdiv i32 %tmp_59_2_i, %tmp_60_2_i" [SRC/1_keras.cpp:353]   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i32 %tmp_61_2_i to i16" [SRC/1_keras.cpp:353]
ST_88 : Operation 373 [1/1] (1.76ns)   --->   "br label %.exit"
ST_88 : Operation 374 [1/1] (0.00ns)   --->   "%storemerge2 = phi i16 [ %tmp_38, %3 ], [ 256, %.preheader.2.i ]" [SRC/1_keras.cpp:353]
ST_88 : Operation 375 [1/1] (2.56ns)   --->   "store i16 %storemerge2, i16* %dst_V_addr_2, align 2" [SRC/1_keras.cpp:352]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 600> <RAM>
ST_88 : Operation 376 [1/1] (0.00ns)   --->   "ret void"


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Bias_V_addr', SRC/1_keras.cpp:312) [30]  (0 ns)
	'load' operation ('sum[0].V', SRC/1_keras.cpp:312) on array 'Bias_V' [31]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum[0].V', SRC/1_keras.cpp:312) on array 'Bias_V' [31]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('sum[1].V', SRC/1_keras.cpp:312) on array 'Bias_V' [33]  (3.25 ns)

 <State 4>: 7.54ns
The critical path consists of the following:
	fifo read on port 'dst_V_offset' [14]  (3.61 ns)
	'sub' operation ('tmp_8', SRC/1_keras.cpp:352) [18]  (1.96 ns)
	'add' operation ('tmp_9', SRC/1_keras.cpp:352) [21]  (1.98 ns)

 <State 5>: 5.17ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', SRC/1_keras.cpp:315) [41]  (0 ns)
	'sub' operation ('tmp_22', SRC/1_keras.cpp:322) [54]  (1.92 ns)
	'getelementptr' operation ('weight_V_addr', SRC/1_keras.cpp:322) [56]  (0 ns)
	'load' operation ('weight_V_load', SRC/1_keras.cpp:322) on array 'weight_V' [66]  (3.25 ns)

 <State 6>: 5.19ns
The critical path consists of the following:
	'add' operation ('tmp_23', SRC/1_keras.cpp:322) [57]  (1.94 ns)
	'getelementptr' operation ('weight_V_addr_1', SRC/1_keras.cpp:322) [59]  (0 ns)
	'load' operation ('weight_V_load_1', SRC/1_keras.cpp:322) on array 'weight_V' [78]  (3.25 ns)

 <State 7>: 6.38ns
The critical path consists of the following:
	'mul' operation ('p_Val2_40_i', SRC/1_keras.cpp:441->SRC/1_keras.cpp:322) [70]  (6.38 ns)

 <State 8>: 6.38ns
The critical path consists of the following:
	'mul' operation ('p_Val2_40_1_i', SRC/1_keras.cpp:441->SRC/1_keras.cpp:322) [81]  (6.38 ns)

 <State 9>: 6.38ns
The critical path consists of the following:
	'mul' operation ('p_Val2_40_2_i', SRC/1_keras.cpp:441->SRC/1_keras.cpp:322) [92]  (6.38 ns)

 <State 10>: 2.67ns
The critical path consists of the following:
	'add' operation ('p_Val2_42_2_i', SRC/1_keras.cpp:441->SRC/1_keras.cpp:322) [96]  (2.67 ns)

 <State 11>: 7.38ns
The critical path consists of the following:
	'sub' operation ('p_neg_i', SRC/1_keras.cpp:335) [104]  (2.14 ns)
	'sub' operation ('p_neg_t_i', SRC/1_keras.cpp:335) [107]  (2.06 ns)
	'select' operation ('tmp_6', SRC/1_keras.cpp:335) [112]  (1.37 ns)
	'call' operation ('Exp_Out[0].V', C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_math.h:999->SRC/1_keras.cpp:337) to 'exp<24, 16>' [113]  (1.81 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	'call' operation ('Exp_Out[0].V', C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_math.h:999->SRC/1_keras.cpp:337) to 'exp<24, 16>' [113]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	'call' operation ('Exp_Out[0].V', C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_math.h:999->SRC/1_keras.cpp:337) to 'exp<24, 16>' [113]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	'call' operation ('Exp_Out[0].V', C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_math.h:999->SRC/1_keras.cpp:337) to 'exp<24, 16>' [113]  (8.75 ns)

 <State 15>: 6.83ns
The critical path consists of the following:
	'call' operation ('Exp_Out[0].V', C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_math.h:999->SRC/1_keras.cpp:337) to 'exp<24, 16>' [113]  (6.83 ns)

 <State 16>: 4.09ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', SRC/1_keras.cpp:343) [141]  (0 ns)
	'mux' operation ('__Val2__', C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_math.h:999->SRC/1_keras.cpp:337) [149]  (1.77 ns)
	'add' operation ('Sum_Exp.V', SRC/1_keras.cpp:345) [150]  (2.31 ns)

 <State 17>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 18>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 19>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 20>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 21>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 22>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 23>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 24>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 25>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 26>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 27>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 28>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 29>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 30>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 31>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 32>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 33>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 34>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 35>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 36>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 37>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 38>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 39>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 40>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 41>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 42>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 43>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 44>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 45>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 46>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 47>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 48>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 49>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 50>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 51>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)

 <State 52>: 6.7ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_i', SRC/1_keras.cpp:353) [159]  (4.13 ns)
	'store' operation (SRC/1_keras.cpp:352) of variable 'tmp_36', SRC/1_keras.cpp:353 on array 'dst_V' [161]  (2.57 ns)

 <State 53>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 54>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 55>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 56>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 57>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 58>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 59>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 60>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 61>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 62>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 63>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 64>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 65>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 66>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 67>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 68>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 69>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 70>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 71>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 72>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 73>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 74>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 75>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 76>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 77>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 78>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 79>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 80>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 81>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 82>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 83>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 84>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 85>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 86>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 87>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)

 <State 88>: 8.47ns
The critical path consists of the following:
	'sdiv' operation ('tmp_61_2_i', SRC/1_keras.cpp:353) [176]  (4.13 ns)
	multiplexor before 'phi' operation ('storemerge2', SRC/1_keras.cpp:353) with incoming values : ('tmp_38', SRC/1_keras.cpp:353) [180]  (1.77 ns)
	'phi' operation ('storemerge2', SRC/1_keras.cpp:353) with incoming values : ('tmp_38', SRC/1_keras.cpp:353) [180]  (0 ns)
	'store' operation (SRC/1_keras.cpp:352) of variable 'storemerge2', SRC/1_keras.cpp:353 on array 'dst_V' [181]  (2.57 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
