# SPDX-License-Identifier: Apache-2.0
"""PPU port of vLLM's DeepSeek V4.1 FlashMLA mega-attention layer.

Upstream ``DeepseekV4MegaAttnAttention`` (SM100/CUDA) fuses Q RoPE, sparse
attention, the output's inverse RoPE and its FP8 cast into one launch of
``torch.ops._flashmla_C.fused_norm_rope_attn_rope_cast_{fwd,decode}``.
FlashMLA-for-sail PR#54 (head e06e9d03bf) ports the same kernels to PPU
SM80/SM89 behind the ``flash_mla`` Python package
(``flash_mla.fused_norm_rope_attn_rope_cast.{prefill,decode}``, dispatched
through ``flash_mla_cuda``). This module mirrors the upstream layer for PPU:

* kernel entry points come from ``flash_mla`` (lazy import; a baseline wheel
  without the fused API never breaks module import or the selector);
* the PPU API allocates and *returns* ``(out_fp8, out_sf, ...)`` instead of
  writing in place into caller-provided buffers, so results are copied into
  the pre-allocated ``QuantizedActivation`` token slices (same MN-major
  packed-UE8M0 scale layout on both sides; ``copy_`` is element-correct even
  when the per-chunk aligned strides differ);
* ``backend_cls`` stays ``FLASHMLA_SPARSE_DSV41`` (identical metadata and KV
  geometry per upstream's own note) and ``packed_kv_cache_dtype`` stays
  ``fp8_ds_mla`` — PPU has no ``nvfp4_ds_mla`` compressed record; the fused
  decode kernel reads the 528B V4.1 fp8 record for both caches (enabled by
  the ``dsv41_kv_record`` patch);
* capability gate mirrors the kernel's own hard check: PPU and
  ``(major, minor) in {(8, 0), (8, 9)}`` (PR#54
  csrc/api/fused_norm_rope_attn_rope_cast_fwd.cpp ``TORCH_CHECK``); arch
  subdivision (89 vs 80) and fast/generic path selection stay inside the C++
  dispatch;
* forensic ``info_once`` lines on the first real decode/prefill kernel call
  (ledger level L3): s_q / h_q / topk / extra_topk / kv_bytes.

v1.1 (wo_a layout fix, approved 2026-11-08): on PPU the MXFP8 bmm kernel
selection can only land on ``EmulationMxfp8LinearKernel`` (the DeepGEMM bmm
kernel requires capability family 100, vllm
model_executor/kernels/linear/mxfp8/deep_gemm.py:34), which dequantizes
``wo_a`` to BF16 at load time (emulation.py:31-50, env
``VLLM_MXFP8_EMULATION_DEQUANT_AT_LOAD`` defaults True). The inherited
upstream ``_o_proj`` then feeds a BF16 2D weight plus E8M0 2D scales into
``fp8_einsum`` (flash_mla_mega_attn.py:221), whose three operands must share
the group batch dim -> DeepGEMM einsum.hpp:68 assertion. Additionally
``self._einsum_recipe`` computed on PPU is (1, 128, 128) (capability major
<= 9 branch, vllm models/deepseek_v4/nvidia/ops/o_proj.py:28-31) while the
fused kernel always emits per-32 packed UE8M0 scales. v1.1 therefore:

* overrides ``__init__`` to pin ``_einsum_recipe = (1, 1, 32)`` and
  ``_tma_aligned_scales = False`` (same convention the vllm_sail baseline
  V4.1 class hardcodes, vllm_sail/models/deepseek_v41/flashmla.py:44-57);
* overrides ``_o_proj`` for the PPU emulation reality: exactly dequantize
  the fused FP8 output (e4m3 x 2^ue8m0, lossless in fp32/bf16) and run the
  grouped BF16 ``torch.bmm`` against ``wo_a`` — mirroring the non-fp8 branch
  of ``deep_gemm_fp8_o_proj`` (vllm models/deepseek_v4/nvidia/ops/o_proj.py:
  96-103) minus the inverse RoPE, which the fused kernel already applied;
* pins real shapes with loud assertions and a first-call ``info_once``
  dumping the full contract (wo_a weight/scale shape+dtype, recipe, block
  size, attn_out data/scale shape+dtype, n_local_groups / n_wv_group /
  o_lora_rank / D). No silent fallback: any shape/dtype deviation raises
  with both sides of the expectation.

Group-dim rationale (self-check item 1, 2026-11-08): the bmm batch dim is
``n_local_groups``, NOT ``n_wv_group``. Upstream's SM100 ``_o_proj`` does
exactly this — flash_mla_mega_attn.py:215 ``groups = self.n_local_groups``
and :223 ``attn_out.data[:, :groups], attn_out.scale[:, :groups]`` — and
``deep_gemm_fp8_o_proj``'s docstring states the kernel writes "one wo_a
group per slot with the live groups first, so only the padding groups are
sliced off". ``n_wv_group = padded_heads // 8 = 8`` counts the *padded*
output slots (TP8: 8 local heads zero-padded to 64); under TP8
``n_local_groups = 1`` and the runtime ``wo_a`` shard is expected to be
``[1 * o_lora_rank, D] = [1024, 4096]`` (ckpt ``[8192, 4096]`` sharded
8-way on the output dim by ColumnParallelLinear). If the real D differs
(the unresolved dump claim of D=1024 vs the D=4096 contract), the
weight-shape assertion below fails loudly printing n_local_groups /
n_wv_group / weight.shape / data.shape — never a silent 1-group slice.

v1.2 (channel-wise output scales, PR#59): ``VLLM_SAIL_PPU_FUSED_OUTPUT_CHANNELWISE=1``
switches the same call sites to the per-token output contract of a FlashMLA
wheel built with ``FLASHMLA_FUSED_OUTPUT_CHANNELWISE=1`` — one FP32 scale per
token and WV group instead of one packed UE8M0 scale per 32 channels. The
granularity is a compile-time constant inside FlashMLA and cannot be probed, so
the switch must pair with the matching wheel: ``_alloc_attn_out`` is overridden
to hand the kernel a ``[T, G, 1]`` FP32 buffer, ``_dequant_fused_output``
branches on the scale dtype, and a kernel macro mismatch is re-raised with the
wheel-switching hint. The SM80 (810E) capability closes the gate: per-token
output scales exist only in the SM89 kernel.

Selection is gated by ``fused_gate`` (env switch, KV-record switch, platform,
capability, wheel capability probe, V4.1 head/group topology); the selector
patch in ``vllm_sail/patch/enhancement/models/deepseek_v41.py`` logs which
gate closed when the class is not chosen.
"""

from __future__ import annotations

import importlib.util

import torch
from vllm.logger import init_logger
from vllm.model_executor.layers.fusion.quant_activation import QuantizedActivation
from vllm.model_executor.layers.quantization.utils.mxfp8_utils import (
    dequant_mxfp8_to_bf16,
)
from vllm.model_executor.layers.quantization.utils.quant_utils import kMxfp8Dynamic
from vllm.models.deepseek_v41.common.ops import (
    combine_topk_swa_indices,
    dequantize_and_gather_k_cache,
)
from vllm.models.deepseek_v41.common.ops.fused_layout import WV_GROUP_SIZE
from vllm.models.deepseek_v41.nvidia.flash_mla_mega_attn import (
    _HEAD_DIM_V,
    _QUANT_GROUP,
    _ROPE_DIM,
    DeepseekV4MegaAttnAttention,
    _token_slice,
)
from vllm.models.deepseek_v41.sparse_mla import DeepseekV4FlashMLABackend
from vllm.platforms import current_platform
from vllm.utils.math_utils import round_up
from vllm.v1.worker.workspace import current_workspace_manager

import vllm_sail.envs as ppu_envs

logger = init_logger(__name__)

#: PPU capabilities the PR#54 fused kernels accept (kernel-side TORCH_CHECK:
#: major == 8 && (minor == 0 || minor == 9); minor 9 -> arch 89, else 80).
_PPU_FUSED_CAPABILITIES = ((8, 0), (8, 9))

#: v1.1: the fused kernel always emits per-32 packed UE8M0 output scales, so
#: the PPU o_proj contract is the per-32 recipe without TMA-aligned scales
#: (mirrors vllm_sail/models/deepseek_v41/flashmla.py and the SM100 MXFP8 bmm
#: kernel's fixed recipe in vllm .../mxfp8/deep_gemm.py:26).
_PPU_EINSUM_RECIPE = (1, 1, 32)

#: Output-scale granularity of the fused kernel differs between FlashMLA
#: builds. ``VLLM_SAIL_PPU_FUSED_OUTPUT_CHANNELWISE=1`` requires a wheel built
#: with ``FLASHMLA_FUSED_OUTPUT_CHANNELWISE=1``: it emits one FP32 scale per
#: token and WV group instead of one packed-UE8M0 scale per 32 channels, i.e.
#: ``num_per_channels`` must equal the group's output width (one WV group =
#: WV_GROUP_SIZE heads x _HEAD_DIM_V = 4096 channels, hardcoded in the kernel).
#: Derive it from the geometry and assert, so a topology change fails here
#: instead of silently mismatching the kernel's constant.
_PPU_OUT_SCALE_CHANNELS = WV_GROUP_SIZE * _HEAD_DIM_V
assert _PPU_OUT_SCALE_CHANNELS == 4096, (
    f"FlashMLA per-token output scales are fixed at 4096 channels per WV "
    f"group; got WV_GROUP_SIZE * _HEAD_DIM_V = {_PPU_OUT_SCALE_CHANNELS}"
)

#: Substring of FlashMLA's compile-time macro/argument mismatch TORCH_CHECK
#: (``csrc/api/fused_norm_rope_attn_rope_cast_fwd.cpp``); used to attach an
#: actionable hint before re-raising.
_OUT_SCALE_MACRO_CHECK = (
    "num_per_channels must match this FLASHMLA_FUSED_OUTPUT_CHANNELWISE="
)

_API = None  # lazy flash_mla.fused_norm_rope_attn_rope_cast module handle


def _fused_api():
    """Lazily fetch the PR#54 Python API; never called unless fused_gate passed."""
    global _API
    if _API is None:
        import flash_mla

        _API = flash_mla.fused_norm_rope_attn_rope_cast
    return _API


def _out_scale_args(channelwise: bool) -> tuple[int, bool, bool, bool]:
    """The ``(num_per_channels, tma_aligned, round_sf, packed_ue8m0)`` quartet.

    Both fused call sites read it from here so decode and prefill cannot drift
    apart. The two tuples are the *only* values FlashMLA PR#59 accepts: its
    ``make_fused_params`` hard-checks ``num_per_channels == (per_token_scale ?
    4096 : 32)`` and, for the per-token build, requires all three layout flags
    off (plain contiguous FP32 scales, no rounding, no packing).
    """
    if channelwise:
        return (_PPU_OUT_SCALE_CHANNELS, False, False, False)
    return (_QUANT_GROUP, True, True, True)


def _out_scale_label(channelwise: bool) -> str:
    """Ledger label for the output-scale granularity (gate/info_once lines)."""
    return "per_token_fp32" if channelwise else "per32_ue8m0"


def _macro_mismatch_hint(exc: BaseException, channelwise: bool) -> str | None:
    """Actionable message when the wheel's macro and the switch disagree.

    FlashMLA's ``make_fused_params`` hard-checks that ``num_per_channels``
    matches the build macro (4096 for the per-token build, 32 otherwise) and
    names that macro in the error message. The granularity is compiled in, so
    no runtime setting can bridge the gap: the wheel has to change. Returns
    ``None`` for any other error, so callers re-raise untouched.
    """
    if _OUT_SCALE_MACRO_CHECK not in str(exc):
        return None
    required = 1 if channelwise else 0
    return (
        f"sail VLLM_SAIL_PPU_FUSED_OUTPUT_CHANNELWISE={int(channelwise)} requires "
        f"a FlashMLA wheel built with FLASHMLA_FUSED_OUTPUT_CHANNELWISE="
        f"{required}; the installed wheel's compile-time macro does not match. "
        f"Rebuild or switch the wheel with FLASHMLA_FUSED_OUTPUT_CHANNELWISE="
        f"{required} — the output-scale granularity is a compile-time constant, "
        f"so changing the runtime environment variable cannot fix it."
    )


def _dequant_fused_output(data: torch.Tensor, scale: torch.Tensor) -> torch.Tensor:
    """Exact BF16 dequantization of the fused kernel's FP8 output.

    Two scale layouts exist; the FlashMLA build decides which one the kernel
    emits, and ``scale.dtype`` tells them apart:

    * per-32 (default build): ``scale`` is ``[T, G, D // 128]`` int32, each
      word holding four UE8M0 bytes, one per 32-dim block, in little-endian
      byte order (byte j covers dims ``[128*i + 32*j, +32)``). e4m3 (3-bit
      mantissa) times a power of two is exact in fp32 and in bf16, so this
      dequantization introduces no rounding of its own.
    * per-token / channel-wise (``FLASHMLA_FUSED_OUTPUT_CHANNELWISE=1``
      builds): ``scale`` is a contiguous ``[T, G, 1]`` float32 dequantization
      scale, one per token and WV group, broadcast over the group's ``D``
      channels. It is an arbitrary FP32 value, so the product adds one bf16
      rounding — and because eight heads share it, a large-magnitude head
      coarsens the e4m3 mantissa of its neighbours.

    ``data`` is ``[T, G, D]`` float8_e4m3fn in both cases.
    """
    tokens, groups, dim = data.shape
    if scale.dtype == torch.float32:
        expected = (tokens, groups, 1)
        if scale.shape != expected:
            raise AssertionError(
                f"channel-wise fused output scale shape {tuple(scale.shape)} != "
                f"expected {expected} for data shape {tuple(data.shape)}"
            )
        return (data.to(torch.float32) * scale).to(torch.bfloat16)
    if scale.dtype != torch.int32:
        raise AssertionError(
            f"fused output scale dtype must be int32 (per-32 packed UE8M0) or "
            f"float32 (per-token), got {scale.dtype}"
        )
    if scale.shape != (tokens, groups, dim // 128):
        raise AssertionError(
            f"fused output scale shape {tuple(scale.shape)} != expected "
            f"{(tokens, groups, dim // 128)} for data shape {tuple(data.shape)}"
        )
    # int32 -> 4 UE8M0 bytes -> float (2^exponent), per 32 dims.
    # Byte order (self-check item 4): ``Tensor.view(torch.uint8)`` reinterprets
    # each int32 word in the platform's native byte order, which is
    # little-endian on both x86-64 hosts and the PPU device — byte j of word i
    # covers dims [128*i + 32*j, +32). This matches DeepGEMM's packed-UE8M0
    # convention (four per-32 scales per int32, lowest block in the LSB), the
    # same convention alloc_mega_attn_output's int32 scale buffer and the
    # fused kernel's use_packed_ue8m0=True output use on both SM100 and PPU.
    scale_bytes = scale.contiguous().view(torch.uint8)  # [T, G, D//32]
    scale_f32 = scale_bytes.view(torch.float8_e8m0fnu).to(torch.float32)
    scale_expanded = scale_f32.repeat_interleave(_QUANT_GROUP, dim=-1)  # [T,G,D]
    return (data.to(torch.float32) * scale_expanded).to(torch.bfloat16)


#: ``wo_a.weight_scale`` layouts; see :func:`_wo_a_scale_mode`.
_SCALE_NONE = "none"
_SCALE_PER_CHANNEL = "per_channel"
_SCALE_MXFP8_BLOCK = "mxfp8_block"


def _wo_a_scale_mode(weight: torch.Tensor, scale: torch.Tensor | None) -> str:
    """Classify the ``wo_a`` weight-scale layout; unknown layouts raise.

    ``_o_proj`` reads ``wo_a`` directly, bypassing the quant method's GEMM, so
    it has to dequantize by itself and must know which recipe the scale uses.
    Two layouts exist on PPU:

    * ``per_channel`` — one FP32 multiplier per output row (``[rows]`` or
      ``[rows, 1]``), what an FP8 weight-per-channel checkpoint
      (``fp8_channelwise_layers``, ``CompressedTensorsW8A8Fp8`` with
      ``QuantizationStrategy.CHANNEL``) loads. Dequantization is ``w * s``.
    * ``mxfp8_block`` — UE8M0 bytes, one per 32-element K block
      (``[rows, K // 32]``), the MXFP8 layout ``dequant_mxfp8_to_bf16``
      consumes (``2 ** (byte - 127)`` per block).

    Anything else has never been verified against this class, so it raises
    instead of letting a broadcasting helper emit finite-looking garbage.
    """
    if scale is None:
        return _SCALE_NONE
    rows = weight.shape[0]
    if scale.dtype == torch.float32 and scale.numel() == rows:
        return _SCALE_PER_CHANNEL
    if scale.dtype == torch.uint8 and scale.shape == (
        rows,
        weight.shape[1] // _QUANT_GROUP,
    ):
        return _SCALE_MXFP8_BLOCK
    raise AssertionError(
        f"unrecognised wo_a weight_scale layout: shape={tuple(scale.shape)} "
        f"dtype={scale.dtype} weight.shape={tuple(weight.shape)}; expected "
        f"FP32 [rows] / [rows, 1] (per-channel) or uint8 "
        f"[rows, K // {_QUANT_GROUP}] (MXFP8 block)"
    )


def _dequant_fp8_per_channel(weight: torch.Tensor, scale: torch.Tensor) -> torch.Tensor:
    """``w[i, :] * scale[i]`` for a per-channel FP8 weight shard."""
    rows = weight.shape[0]
    return (weight.to(torch.float32) * scale.reshape(rows, 1).to(torch.float32)).to(
        torch.bfloat16
    )


def fused_gate(vllm_config) -> tuple[bool, str]:
    """Whether the PPU fused norm-rope path may serve this configuration.

    Returns ``(ok, report)``; ``report`` names the closing gate so the
    selector can log exactly which of the two env switches, the wheel, the
    capability or the topology declined. Order: cheap env/platform checks
    first, wheel import probe last.
    """
    if not ppu_envs.VLLM_SAIL_FUSED_NORM_ROPE_ATTN:
        return False, "gate-env: VLLM_SAIL_FUSED_NORM_ROPE_ATTN=0"
    if not ppu_envs.VLLM_SAIL_PPU_KV_MXFP8:
        return False, (
            "gate-kvrecord: VLLM_SAIL_PPU_KV_MXFP8=0 selects the 584B V4 "
            "record; the fused decode kernel only reads the 528B V4.1 record"
        )
    if not current_platform.is_ppu():
        return False, "gate-platform: not PPU"
    cap = current_platform.get_device_capability()
    if cap is None or (cap.major, cap.minor) not in _PPU_FUSED_CAPABILITIES:
        return False, f"gate-cap: capability {cap} not in {_PPU_FUSED_CAPABILITIES}"
    # FlashMLA's per-token output scales carry a TORCH_CHECK(!per_token_scale ||
    # minor == 9): the SM80 kernel has no channel-wise output path. Close the
    # gate here (named) instead of dying inside the first kernel call.
    channelwise = ppu_envs.VLLM_SAIL_PPU_FUSED_OUTPUT_CHANNELWISE
    if channelwise and (cap.major, cap.minor) != (8, 9):
        return False, (
            "gate-outscale-cap: VLLM_SAIL_PPU_FUSED_OUTPUT_CHANNELWISE=1 requires "
            "capability 8.9 (FlashMLA per-token FP32 output scales are SM89-only)"
        )
    if importlib.util.find_spec("flash_mla") is None:
        return False, "gate-wheel: flash_mla not installed"
    try:
        import flash_mla

        api = getattr(flash_mla, "fused_norm_rope_attn_rope_cast", None)
        if api is None or not all(hasattr(api, name) for name in ("prefill", "decode")):
            return False, (
                "gate-wheel: flash_mla lacks fused_norm_rope_attn_rope_cast "
                "(baseline wheel b1b0e1f); fused path disabled"
            )
    except Exception as exc:  # noqa: BLE001 - probe must never crash selection
        return False, f"gate-wheel: flash_mla import failed: {exc!r}"

    # Topology: mirrors upstream DeepseekV4MegaAttnAttention.is_available_for
    # minus the SM100/torch.ops checks (replaced by the gates above).
    config = vllm_config.model_config.hf_config
    config = getattr(config, "text_config", config)
    n_heads = getattr(config, "num_attention_heads", 0) or 0
    n_groups = getattr(config, "o_groups", 0) or 0
    tp_size = vllm_config.parallel_config.tensor_parallel_size
    if n_heads % tp_size or n_groups % tp_size:
        return False, (
            f"gate-topology: heads={n_heads} o_groups={n_groups} not "
            f"divisible by tp={tp_size}"
        )
    n_local_heads, n_local_groups = n_heads // tp_size, n_groups // tp_size
    if (
        not n_local_groups
        or n_local_heads % WV_GROUP_SIZE
        or n_local_heads // n_local_groups != WV_GROUP_SIZE
    ):
        return False, (
            f"gate-topology: local_heads={n_local_heads} "
            f"local_groups={n_local_groups} incompatible with "
            f"WV_GROUP_SIZE={WV_GROUP_SIZE} (need local_heads % 8 == 0 and "
            f"exactly 8 heads per wo_a group)"
        )
    return True, (
        f"all gates open: cap={cap.major}.{cap.minor} tp={tp_size} "
        f"local_heads={n_local_heads} padded_heads="
        f"{64 if n_local_heads <= 64 else 128} "
        f"out_scale={_out_scale_label(channelwise)} "
        f"required_flashmla_macro={1 if channelwise else 0}"
    )


class PPUDeepseekV4MegaAttnAttention(DeepseekV4MegaAttnAttention):
    """FlashMLA fused norm-rope sparse MLA layer for DeepSeek V4.1 (PPU)."""

    # Same metadata / KV geometry as FLASHMLA_SPARSE_DSV41 (upstream note on
    # FlashMLAMegaAttnBackend); avoids the SM100-only mega backend whose
    # supports_compute_capability requires major == 10 and whose dtype list
    # would resolve --kv-cache-dtype auto to nvfp4_ds_mla.
    backend_cls = DeepseekV4FlashMLABackend

    def __init__(self, *args, **kwargs) -> None:
        super().__init__(*args, **kwargs)
        # v1.1: the inherited __init__ computed the recipe from the device
        # capability, which on PPU (major 8 <= 9) yields (1, 128, 128) — the
        # wrong convention for the fused kernel's fixed per-32 packed UE8M0
        # output scales. Pin the PPU contract (same values the vllm_sail
        # baseline V4.1 class hardcodes).
        self._einsum_recipe = _PPU_EINSUM_RECIPE
        self._tma_aligned_scales = False
        # Output-scale granularity, resolved once from the env switch. The
        # recipe above stays (1, 1, 32) either way: it is only a ledger field
        # on PPU (the BF16 bmm in _o_proj ignores it), so it does not describe
        # the actual scale granularity when channel-wise output is on.
        self._output_channelwise = bool(ppu_envs.VLLM_SAIL_PPU_FUSED_OUTPUT_CHANNELWISE)

    @classmethod
    def is_available_for(cls, vllm_config) -> bool:
        return fused_gate(vllm_config)[0]

    @property
    def packed_kv_cache_dtype(self):
        # PPU has no NVFP4 compressed record; both the SWA and the compressed
        # cache keep the 528B V4.1 fp8 record the fused decode kernel reads.
        return "fp8_ds_mla"

    def _alloc_attn_out(
        self, num_tokens: int, hidden_states: torch.Tensor
    ) -> QuantizedActivation:
        """Output buffer pair for one forward step.

        The inherited allocation is the per-32 contract: an int32 scale buffer
        in MN-major, TMA-aligned layout, sized ``D // 128`` words per group.
        The channel-wise build instead returns a contiguous ``[T, G, 1]``
        FP32 scale (one dequantization scale per token and WV group, no
        alignment or packing), so it needs its own buffer and a ``copy_`` that
        matches element-wise. ``quant_key`` is left at ``kMxfp8Dynamic``: on
        PPU the only consumer is the BF16 bmm in ``_o_proj``, which never
        reads it (the per-32 key is already stale there), so changing it would
        touch upstream semantics for no gain.
        """
        if not self._output_channelwise:
            return super()._alloc_attn_out(num_tokens, hidden_states)
        d = _PPU_OUT_SCALE_CHANNELS
        data = torch.empty(
            (num_tokens, self.n_wv_group, d),
            dtype=torch.float8_e4m3fn,
            device=hidden_states.device,
        )
        scale = torch.empty(
            (num_tokens, self.n_wv_group, 1),
            dtype=torch.float32,
            device=hidden_states.device,
        )
        return QuantizedActivation(
            data=data,
            scale=scale,
            orig_dtype=torch.bfloat16,
            orig_shape=data.shape,
            quant_key=kMxfp8Dynamic,
        )

    # ---- output projection (v1.1, PPU emulation reality) -------------------

    def _o_proj(
        self, attn_out: QuantizedActivation, positions: torch.Tensor
    ) -> torch.Tensor:
        """Grouped BF16 ``wo_a`` bmm then ``wo_b`` over the fused output.

        The inverse RoPE and the FP8 cast already happened inside the fused
        attention kernel, so ``positions`` is unused here. On PPU ``wo_a`` is
        a BF16 2D shard (EmulationMxfp8LinearKernel dequantized it at load
        time), which the upstream fp8_einsum cannot consume; dequantize the
        kernel output exactly and run the same grouped bmm the baseline
        non-fp8 path runs (deep_gemm_fp8_o_proj's bmm branch), with no second
        inverse RoPE. Every shape/dtype contract is asserted loudly; there is
        no silent fallback.
        """
        weight = self.wo_a.weight
        weight_scale = getattr(self.wo_a, "weight_scale", None)
        data, scale = attn_out.data, attn_out.scale
        dim = data.shape[2] if data.ndim == 3 else None
        # Classified before the ledger so an unrecognised layout fails with its
        # own message instead of a later, vaguer one. The 2D contract is
        # asserted below; a 3D weight has no scale recipe to name.
        scale_mode = (
            _wo_a_scale_mode(weight, weight_scale) if weight.ndim == 2 else "unknown"
        )
        # Which load-time side of the K-axis permutation this shard took:
        # per-channel scales skip it (a per-row value is invariant under it),
        # MXFP8 block scales are indexed by it and keep it. Reported so the run
        # ledger states the path actually taken instead of inferring it.
        permute_label = {
            _SCALE_PER_CHANNEL: "skipped",
            _SCALE_MXFP8_BLOCK: "applied",
        }.get(scale_mode, "n/a")
        logger.info_once(
            "[vllm_sail] fused norm-rope O_PROJ first call: "
            "wo_a.weight.shape=%s dtype=%s | wo_a.weight_scale.shape=%s "
            "dtype=%s | einsum_recipe=%s o_proj_block_size=%s | "
            "attn_out.data.shape=%s dtype=%s | attn_out.scale.shape=%s "
            "dtype=%s | n_local_groups=%s n_wv_group=%s o_lora_rank=%s D=%s "
            "wo_a_scale_mode=%s scale_permute=%s | output_channelwise=%s",
            tuple(weight.shape),
            weight.dtype,
            tuple(weight_scale.shape) if weight_scale is not None else None,
            weight_scale.dtype if weight_scale is not None else None,
            self._einsum_recipe,
            self._o_proj_block_size,
            tuple(data.shape),
            data.dtype,
            tuple(scale.shape),
            scale.dtype,
            self.n_local_groups,
            self.n_wv_group,
            self.o_lora_rank,
            dim,
            scale_mode,
            permute_label,
            self._output_channelwise,
        )

        # Batch dim of the grouped bmm is n_local_groups, per upstream's own
        # SM100 _o_proj (flash_mla_mega_attn.py:215,223): the fused kernel
        # writes live groups first into the n_wv_group padded slots, so the
        # padding groups (zeros) are sliced off — not a silent 1-group slice
        # of live data. The shape ladder below fails loudly if that contract
        # does not hold on this runtime.
        groups = self.n_local_groups
        if not isinstance(attn_out, QuantizedActivation):
            raise AssertionError(
                f"fused _o_proj requires a QuantizedActivation, got "
                f"{type(attn_out).__name__}"
            )
        if data.dtype != torch.float8_e4m3fn:
            raise AssertionError(
                f"fused attn_out.data dtype must be float8_e4m3fn, got {data.dtype}"
            )
        if data.ndim != 3 or data.shape[1] != self.n_wv_group:
            raise AssertionError(
                f"fused attn_out.data shape {tuple(data.shape)} != expected "
                f"(tokens, n_wv_group={self.n_wv_group}, D) "
                f"[n_local_groups={groups}, o_lora_rank={self.o_lora_rank}]"
            )
        dim = data.shape[2]
        # The scale layout follows the mode: channel-wise takes the per-token
        # [T, G, 1] FP32 buffer _alloc_attn_out allocates; the default keeps
        # upstream's per-32 packed UE8M0 int32 buffer.
        if self._output_channelwise:
            scale_dtype = torch.float32
            scale_layout = "per-token FP32 [T, G, 1]"
            scale_shape = (data.shape[0], data.shape[1], 1)
        else:
            scale_dtype = torch.int32
            scale_layout = "per-32 packed UE8M0 int32 [T, G, D // 128]"
            scale_shape = (data.shape[0], data.shape[1], dim // 128)
        if scale.dtype != scale_dtype:
            raise AssertionError(
                f"fused attn_out.scale dtype must be {scale_dtype} "
                f"({scale_layout}), got {scale.dtype} "
                f"[output_channelwise={self._output_channelwise}]"
            )
        if scale.shape != scale_shape:
            raise AssertionError(
                f"fused attn_out.scale shape {tuple(scale.shape)} != expected "
                f"{scale_shape} ({scale_layout}) "
                f"[n_local_groups={groups}, n_wv_group={self.n_wv_group}, "
                f"data.shape={tuple(data.shape)}]"
            )
        if weight.ndim != 2:
            raise AssertionError(
                f"PPU fused _o_proj expects a 2D wo_a weight shard "
                f"(emulation-dequantized or fp8), got ndim={weight.ndim} "
                f"shape={tuple(weight.shape)}; grouped 3D layouts belong to "
                f"the SM100 DeepGEMM bmm kernel, not PPU "
                f"[n_local_groups={groups}, n_wv_group={self.n_wv_group}, "
                f"data.shape={tuple(data.shape)}]"
            )
        # Expected runtime shard under TP8: [n_local_groups * o_lora_rank, D]
        # = [1 * 1024, 4096] (ckpt [8192, 4096] sharded 8-way on the output
        # dim). D is taken from data.shape — shape-driven, not hardcoded; if
        # the real D is 1024 as one dump claimed, this raises with all four
        # values printed so the first call pins the truth.
        if weight.shape != (groups * self.o_lora_rank, dim):
            raise AssertionError(
                f"wo_a weight shape {tuple(weight.shape)} != expected "
                f"{(groups * self.o_lora_rank, dim)} "
                f"[n_local_groups={groups}, n_wv_group={self.n_wv_group}, "
                f"o_lora_rank={self.o_lora_rank}, D={dim}, "
                f"data.shape={tuple(data.shape)}, "
                f"scale.shape={tuple(scale.shape)}]"
            )

        if weight.element_size() == 1:
            # Defensive branch: emulation dequant-at-load disabled or a
            # checkpoint variant kept wo_a quantized. The formula follows the
            # scale layout, not the weight dtype alone: an FP32 per-channel
            # multiplier is not the MXFP8 block recipe (2 ** (byte - 127) per
            # 32-element block), and broadcasting that helper over a 1-column
            # scale would be silently wrong rather than loud.
            if weight.dtype != torch.float8_e4m3fn:
                raise AssertionError(
                    f"1-byte wo_a weight must be float8_e4m3fn, got {weight.dtype}"
                )
            if scale_mode == _SCALE_PER_CHANNEL:
                weight = _dequant_fp8_per_channel(weight, weight_scale)
            elif scale_mode == _SCALE_MXFP8_BLOCK:
                weight = dequant_mxfp8_to_bf16(weight, weight_scale)
            else:
                scale_info = (
                    "None"
                    if weight_scale is None
                    else f"{tuple(weight_scale.shape)} {weight_scale.dtype}"
                )
                raise AssertionError(
                    f"1-byte wo_a weight needs a quantized scale layout, got "
                    f"scale_mode={scale_mode} (weight_scale={scale_info})"
                )
        if weight.dtype != torch.bfloat16:
            raise AssertionError(
                f"wo_a weight must be BF16 after load-time dequant, got {weight.dtype}"
            )

        # Exact dequant of the fused output, live groups first (padding
        # groups are zero-filled by the kernel and sliced off here).
        o = _dequant_fused_output(data[:, :groups], scale[:, :groups])

        # Grouped bmm, mirroring deep_gemm_fp8_o_proj's non-fp8 branch
        # (vllm models/deepseek_v4/nvidia/ops/o_proj.py:96-103); the inverse
        # RoPE is intentionally absent — the fused kernel already applied it.
        # Self-check item 2: upstream writes ``out=z.transpose(0, 1)`` (a
        # non-contiguous view) — verified CUDA-side, NOT verifiable offline
        # for the torch 2.13 PPU backend, so use the allocation-free-risk
        # form: bmm into its own [G, T, R] result, then transpose+contiguous.
        grouped_weight = weight.view(groups, self.o_lora_rank, dim)
        z = (
            torch.bmm(o.transpose(0, 1), grouped_weight.transpose(1, 2))
            .transpose(0, 1)
            .contiguous()
        )  # [T, groups, o_lora_rank]
        return self._wo_b_proj(z.flatten(1))

    # ---- forward -----------------------------------------------------------

    def _forward_decode_mega(
        self,
        q: torch.Tensor,
        positions_int32: torch.Tensor,
        flashmla_metadata,
        swa_metadata,
        out,
    ) -> None:
        """Fused decode over the paged 528B records, copied into ``out``."""
        # Upstream v0.32.0 cast positions to int32 inside forward_mqa; vllm
        # main (8b10bda) dropped that cast and forwards the runner's int64
        # buffer. The PPU kernel enforces int32 (KU_CHECK_DTYPE), so cast
        # here — a no-op when the inherited contract already supplies int32.
        positions_int32 = positions_int32.to(torch.int32)
        extra_cache, extra_idx, extra_len = self._decode_compressed_kv_and_topk(
            flashmla_metadata, swa_metadata
        )
        assert swa_metadata.decode_swa_indices is not None
        swa_kv_cache = self.swa_cache_layer.kv_cache
        indices = swa_metadata.decode_swa_indices.view(q.shape[0], -1)
        logger.info_once(
            "[vllm_sail] fused norm-rope DECODE invoked: s_q=%d h_q=%d "
            "topk=%d extra_topk=%d kv_bytes=%d out_scale=%s",
            q.shape[0],
            q.shape[1],
            indices.shape[-1],
            0 if extra_idx is None else extra_idx.shape[-1],
            swa_kv_cache.shape[-1],
            _out_scale_label(self._output_channelwise),
        )
        num_per_channels, tma_aligned_sf, round_sf, packed_ue8m0 = _out_scale_args(
            self._output_channelwise
        )
        try:
            out_fp8, out_sf, _lse = _fused_api().decode(
                enable_q_norm=False,  # V4.1 norms qr before wq_b
                rms_norm_eps=0.0,
                token_positions=positions_int32,
                is_rope_neox_style=False,  # GPT-J, kernel-enforced
                rope_dim=_ROPE_DIM,
                cos_sin_cache=self.rotary_emb.cos_sin_cache,
                n_wv_group=self.n_wv_group,
                num_per_channels=num_per_channels,
                use_tma_aligned_col_major_sf=tma_aligned_sf,
                round_sf=round_sf,
                use_packed_ue8m0=packed_ue8m0,
                q=q,
                k_cache=swa_kv_cache.unsqueeze(-2),
                indices_in_kvcache=indices,
                sm_scale=self.scale,
                d_v=_HEAD_DIM_V,
                attn_sink=self.attn_sink,
                topk_length=swa_metadata.decode_swa_lens,
                extra_k_cache=extra_cache,
                extra_indices_in_kvcache=extra_idx,
                extra_topk_length=extra_len,
            )
        except RuntimeError as exc:
            hint = _macro_mismatch_hint(exc, self._output_channelwise)
            if hint is None:
                raise
            raise RuntimeError(hint) from exc
        # The PPU API allocates its outputs; the contract with _o_proj is the
        # shared step buffer, so copy this segment in (layouts match; strides
        # may differ per alignment, copy_ handles that element-wise).
        out.data.copy_(out_fp8)
        out.scale.copy_(out_sf)

    def _forward_prefill_mega(
        self,
        q: torch.Tensor,
        positions_int32: torch.Tensor,
        flashmla_metadata,
        swa_metadata,
        out,
        token_base: int,
    ) -> None:
        """Fused prefill over gathered bf16 KV, per chunk, copied into ``out``.

        Body mirrors upstream ``_forward_prefill_mega`` (same chunk plan,
        workspace and index combining); only the kernel call and the output
        handling are PPU-specific.
        """
        # Upstream v0.32.0 cast positions to int32 inside forward_mqa; vllm
        # main (8b10bda) dropped that cast and forwards the runner's int64
        # buffer. The PPU kernel enforces int32 (KU_CHECK_DTYPE), so cast
        # here — a no-op when the inherited contract already supplies int32.
        positions_int32 = positions_int32.to(torch.int32)
        swa_only = self.compress_ratio == 0
        num_decodes = swa_metadata.num_decodes
        num_decode_tokens = swa_metadata.num_decode_tokens
        seq_lens = swa_metadata.prefill_seq_lens
        gather_lens = swa_metadata.prefill_gather_lens
        query_start_loc_cpu = swa_metadata.query_start_loc_cpu
        query_start_loc = swa_metadata.query_start_loc
        assert seq_lens is not None and gather_lens is not None
        assert query_start_loc_cpu is not None and query_start_loc is not None
        prefill_token_base = query_start_loc_cpu[num_decodes]
        assert self.topk_indices_buffer is not None
        topk_indices = self.topk_indices_buffer[num_decode_tokens:][
            : swa_metadata.num_prefill_tokens
        ]
        top_k = 0 if swa_only else topk_indices.shape[-1]
        chunk_plan = swa_metadata.get_prefill_chunk_plan(
            compress_ratio=self.compress_ratio,
            prefill_chunk_size=self.PREFILL_CHUNK_SIZE,
            has_compressed=not swa_only,
        )
        assert chunk_plan, "prefill chunk plan must be non-empty when num_prefills > 0"
        workspace_manager = current_workspace_manager()
        combined_topk = round_up(top_k + self.window_size, 128)
        for chunk_start, chunk_end, chunk_n, chunk_m in chunk_plan:
            chunk_size = chunk_end - chunk_start
            kv_ws, idx_ws, lens_ws = workspace_manager.get_simultaneous(
                ((chunk_size, chunk_m, q.shape[-1]), torch.bfloat16),
                ((self.max_num_batched_tokens, combined_topk), torch.int32),
                ((self.max_num_batched_tokens,), torch.int32),
            )
            if not swa_only:
                assert flashmla_metadata is not None
                dequantize_and_gather_k_cache(
                    kv_ws[:chunk_size, :chunk_n],
                    self._compressed_kv_cache(),
                    seq_lens=seq_lens[chunk_start:chunk_end] // self.compress_ratio,
                    gather_lens=None,
                    block_table=flashmla_metadata.block_table[num_decodes:][
                        chunk_start:chunk_end
                    ],
                    block_size=flashmla_metadata.block_size // self.compress_ratio,
                    offset=0,
                )
            dequantize_and_gather_k_cache(
                kv_ws[:chunk_size],
                self.swa_cache_layer.kv_cache,
                seq_lens=seq_lens[chunk_start:chunk_end],
                gather_lens=gather_lens[chunk_start:chunk_end],
                block_table=swa_metadata.block_table[num_decodes:][
                    chunk_start:chunk_end
                ],
                block_size=swa_metadata.block_size,
                offset=chunk_n,
            )
            first, last = num_decodes + chunk_start, num_decodes + chunk_end
            qs = int(query_start_loc_cpu[first] - prefill_token_base)
            qe = int(query_start_loc_cpu[last] - prefill_token_base)
            combined_indices, combined_lens = combine_topk_swa_indices(
                topk_indices[qs:qe],
                query_start_loc[first : last + 1],
                seq_lens[chunk_start:chunk_end],
                gather_lens[chunk_start:chunk_end],
                self.window_size,
                self.compress_ratio,
                top_k,
                chunk_m,
                chunk_n,
                out=(idx_ws[: qe - qs], lens_ws[: qe - qs]),
            )
            chunk_out = _token_slice(out, token_base + qs, token_base + qe)
            logger.info_once(
                "[vllm_sail] fused norm-rope PREFILL invoked: s_q=%d h_q=%d "
                "topk=%d extra_topk=%d kv_bytes=%d out_scale=%s",
                qe - qs,
                q.shape[1],
                combined_indices.shape[-1],
                top_k,
                self.swa_cache_layer.kv_cache.shape[-1],
                _out_scale_label(self._output_channelwise),
            )
            num_per_channels, tma_aligned_sf, round_sf, packed_ue8m0 = _out_scale_args(
                self._output_channelwise
            )
            try:
                out_fp8, out_sf, _max_logits, _lse = _fused_api().prefill(
                    enable_q_norm=False,
                    rms_norm_eps=0.0,
                    token_positions=positions_int32[qs:qe],
                    is_rope_neox_style=False,
                    rope_dim=_ROPE_DIM,
                    cos_sin_cache=self.rotary_emb.cos_sin_cache,
                    n_wv_group=self.n_wv_group,
                    num_per_channels=num_per_channels,
                    use_tma_aligned_col_major_sf=tma_aligned_sf,
                    round_sf=round_sf,
                    use_packed_ue8m0=packed_ue8m0,
                    q=q[qs:qe],
                    kv=kv_ws.view(-1, 1, q.shape[-1]),
                    indices=combined_indices.unsqueeze(1),
                    sm_scale=self.scale,
                    d_v=_HEAD_DIM_V,
                    attn_sink=self.attn_sink,
                    topk_length=combined_lens,
                )
            except RuntimeError as exc:
                hint = _macro_mismatch_hint(exc, self._output_channelwise)
                if hint is None:
                    raise
                raise RuntimeError(hint) from exc
            chunk_out.data.copy_(out_fp8)
            chunk_out.scale.copy_(out_sf)
