Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Sat Jun 10 21:40:11 2017
| Host         : wsguo-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file jtag_axi_wrapper_control_sets_placed.rpt
| Design       : jtag_axi_wrapper
| Device       : xc7z045
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   571 |
| Unused register locations in slices containing registers |  1701 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3449 |          898 |
| No           | No                    | Yes                    |            1242 |          344 |
| No           | Yes                   | No                     |            2100 |          710 |
| Yes          | No                    | No                     |            2876 |          755 |
| Yes          | No                    | Yes                    |             366 |           95 |
| Yes          | Yes                   | No                     |            3330 |          823 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                         Clock Signal                                                         |                                                                                                                                              Enable Signal                                                                                                                                             |                                                                                                                                 Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                       |                1 |              1 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                             |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                               |                1 |              1 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                        |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                             |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                     |                1 |              1 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/R0                                                                                                                                                                            |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                          |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                           |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                        |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                         | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                        |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                       | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                        |                1 |              1 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk                                                                                                                              |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                       | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                        |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                        |                1 |              1 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                       |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/axi_perf_mon_v5_0_13_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_1_n_0                                                                                                                | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/axi_perf_mon_v5_0_13_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]                                                                                                  |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                            |                1 |              1 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                |                1 |              1 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/time_out_wait_bypass_reg                                                                                                                              | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/time_out_wait_bypass_reg                                                                                                          |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                    |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                      |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                              |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                       |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                            |                1 |              1 |
|                                                                                                                              |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                              |                1 |              2 |
|                                                                                                                              |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                   |                1 |              2 |
|                                                                                                                              |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst_i_1__0_n_0                                                                                                                                        |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                             |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                              |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_flop_reg[0]_0                                                                                                                                           |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst_i_1_n_0                                                                                                                                                    |                1 |              2 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                   |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                            |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                    |                1 |              2 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                   |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                                     | jtag_axi_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                         |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                   |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                         |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F2_FIRST_WRITE/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                   |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst_i_1__0_n_0                                                                                                                                        |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst_i_1_n_0                                                                                                                                                    |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                    |                2 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                            |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst/AS[0]                                    |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/AS[0]                                  |                2 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/AS[0]                                  |                2 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst/AS[0]                                    |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/gpregsm1.user_valid_reg[0]  |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst/AS[0]                                    |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                             |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/SR[0]                       |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/gpregsm1.user_valid_reg[0] |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                     |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                             |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst/AS[0]                                     |                2 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst/AS[0]                                     |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data[15]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/E[0]                                                                                                                                                                                              | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/calib_done_flop_reg                                                                                                                                                |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                             |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst/AS[0]                                     |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst/AS[0]                                     |                2 |              3 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                           |                1 |              3 |
|                                                                                                                              |                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/AS[0]                                   |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                           |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/AS[0]                                   |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                             |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                             |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                     |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/gpregsm1.user_valid_reg[0] |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                            |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst/AS[0]                                    |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                    |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/reset_count_r                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/reset_r_reg                                                                                                                                                                   |                4 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                             |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/u_rst_sync_gt/SS[0]                                                                                                                                                                                                        |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                        |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                        |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                                                                                         |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wait_for_rd_en[3]_i_1_n_0                                                                                                                                                           | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_rd_clk                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                  |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                        |                3 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst//RAM_reg_0_63_0_2_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst//RAM_reg_128_191_0_2_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst//RAM_reg_192_255_0_2_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst//RAM_reg_64_127_0_2_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/SR[0]                                                                                                                                                         |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                  | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                            |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_0                                                                                                                                                                               | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                               |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_1                                                                                                                                                                               | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                               |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_0                                                                                                                                                                                | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                               |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_1                                                                                                                                                                                | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                               |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                           |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                         |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                          |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/wr_qid_reg[0][0]                                                                                                                                               | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                                                                              | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                                                                                      |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                                                                                 | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                                                                                         |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rst_int_n                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/E[0]                                                                                                                                                                                                                                          | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/state[3]_i_1_n_0                                                                                                                                                                                                                              | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                                                    |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/rd_cmd_fifo_data_out_qid_reg[3][0]                                                                                                                                                                                                             | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[2]                                                                                                                                                                                                                      | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/SR[0]                                                                                                                                                                                                         |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_2_n_0                                                                                                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                                                     | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                         |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                       |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                                                                                                                                   | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                         |                3 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_DUAL.aw_active_reg_0                                                                                                                                                               |                4 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                       |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                4 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                        |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[5]_i_1_n_0                                                                                                                                                                                       |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                     |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                      |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                       |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                        |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                        |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                        |                3 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                      | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                               |                2 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_dec_i/RX_NA_IDLE                                                                                                                                                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_dec_i/rx_na_idles_cntr[4]_i_1_n_0                                                                                                                                                          |                2 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/err_detect_i/ready_r_reg0                                                                                                                                                                      |                3 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wr_monitor_flag                                                                                                                                                                     | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg[0]                                                                            |                2 |              5 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                   |                1 |              5 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                2 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_bond_gen_i/data_v_r                                                                                                                                                                                           | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_bond_gen_i/free_count_r[0]_i_1_n_0                                                                                                                                                      |                2 |              5 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                           | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                               |                2 |              5 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/vio_0/inst/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                                                            |                1 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/state[5]_i_2_n_0                                                                                                                                                                             | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/SS[0]                                                                                                                                                              |                2 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/new_do_wr_en_reg0                                                                                                                                             |                2 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txdatavalid_symgen_i                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              5 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              5 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/FSM_onehot_state[3]_i_2_n_0                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/FSM_onehot_state[3]_i_1_n_0                                                                                                                                  |                3 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state[0]_i_2_n_0                                                                                                                                                                  | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state[0]_i_1_n_0                                                                                                                                            |                2 |              5 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |              5 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                      | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2PLB_SYNCH2/SR[0]                                                                                                                                                                                         |                1 |              5 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/vio_0/inst/DECODER_INST/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |              5 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_counter[4]_i_1_n_0                                                                                                                                                                                                                                 | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                2 |              5 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_counter[4]_i_1_n_0                                                                                                                                                                                                                                 | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                1 |              5 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                               |                2 |              5 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                       | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                               |                1 |              5 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                          | jtag_axi_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                1 |              6 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                        |                2 |              6 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                      |                2 |              6 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                               |                3 |              6 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F4_WR_LAT_END/E[0]                                                                                                                                                                                               | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |                2 |              6 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/sl_iport0_o[3]                                                                                                                                                                                                       |                3 |              6 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/IP2Bus_Data_reg[7]                                                                                                                                                       |                3 |              6 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/system_reset_r2                                                                                                                                      |                2 |              6 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F3_WR_LAT_START/E[0]                                                                                                                                                                                             | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |                2 |              6 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                    |                2 |              6 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                               |                2 |              6 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rd_latency_fifo_inst/Rd_Latency_Fifo_Rd_En_out                                                                                                                                                                   | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |                1 |              6 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F2_FIRST_WRITE/E[0]                                                                                                                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |                1 |              6 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FBC_WR_BEAT_CNT/E[0]                                                                                                                                                                                             | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |                2 |              6 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_CONTROL_SYNC.control_sig_cdc_sync/wptr_reg[0][0]                                                                                                                                                                               | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |                2 |              6 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/idle_xmit_cntr[0]_i_1_n_0                                                                                                                                                                           | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/idle_xmit_cntr_reg[5]_0[0]                                                                                                                                                    |                2 |              6 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                     |                2 |              6 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                     |                2 |              6 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                      |                2 |              6 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                      |                1 |              6 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_qid_reg[0][0]                                                                                                                                               | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                3 |              6 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                         |                3 |              7 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                               |                2 |              7 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                   |                2 |              7 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_rst_sync_gtx_reset_comb/SR[0]                                                                                                                                           |                2 |              7 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/vio_0/inst/U_XSDB_SLAVE/reg_do[10]_i_1_n_0                                                                                                                                                                                                                            |                2 |              7 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i                                                                                                                                                 |                5 |              7 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                     |                3 |              7 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                       | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                       |                2 |              7 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                       | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                       |                2 |              7 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                      |                2 |              7 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                      | jtag_axi_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                     |                3 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                              |                2 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_0.Metric_Sel_0_CDC_reg[7][0]                                                                                                                                                                         | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                                                                |                2 |              8 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gdiff.diff_pntr_pad_reg[2][0]                                                                      |                3 |              8 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                              |                1 |              8 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_1_n_0                                                                                                                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/SR[0]                                                                                                                                                         |                3 |              8 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_CONTROL_SYNC.control_sig_cdc_sync/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                4 |              8 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/gt_reset_out                                                                                                                                                                                                               |                8 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                                                                                         | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                2 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                   |                2 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                                                                                         | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                3 |              8 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count                                                                                                                                                                    | jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/gt_reset_out                                                                                                                                                                                                               |                2 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                                                             | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                         |                2 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                               |                3 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                 | jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                       |                3 |              8 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state__0                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i                                                                                                                                                 |                7 |              8 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count                                                                                                                                                                    | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i                                                                                                                                                 |                2 |              8 |
|                                                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                 | jtag_axi_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                       |                3 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                |                2 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                        |                4 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/last_count_2                                                                                                                                                                                                                                  | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                                                    |                6 |              9 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_1                                                                                                                                                                                                                                 | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                                                    |                3 |              9 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/new_gtx_rx_pcsreset_comb                                                                                                                                                  |                2 |              9 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                3 |              9 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/core_reset_logic_i/SR[0]                                                                                                                                                                                       |                6 |              9 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                3 |              9 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/gt_reset_out                                                                                                                                                                                                               |                7 |             10 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                       |                2 |             10 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                   | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                          |                2 |             10 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                  |                3 |             10 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                              |                2 |             10 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/br_fifo_reset                                                                                                                                                                                          |                5 |             10 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                                | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[11]                                                                                                                                       |                5 |             10 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             10 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |             10 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/p_1_in[2]                                                                                                                                                                  | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/begin_r                                                                                                                                              |                3 |             10 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/br_fifo_reset                                                                                                                                                                                          |                5 |             10 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/s_ready_i_reg_0                                                                                                                                                             |                6 |             10 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                     |                2 |             10 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                6 |             10 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                            |                2 |             10 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b_pipe/m_valid_i_reg_0                                                                                                                                                             |                5 |             10 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/vio_0/inst/PROBE_IN_INST/read_done                                                                                                                                                                                                                                    |                3 |             10 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                      |                3 |             10 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                   | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                    |                2 |             10 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Control_Set_Wr_En                                                                                                                                                                                               | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                                                                |                2 |             10 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                  |                5 |             10 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_rd_clk                                                                                                                                |                2 |             11 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                4 |             12 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                              |                3 |             12 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F1_AWID_MATCH/E[0]                                                                                                                                                                                               | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |                4 |             12 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F3_WR_LAT_START/rptr_reg[5]_0[0]                                                                                                                                                                                 | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |                5 |             12 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg[5]_0[0]                                                                                                                                                                                 | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |                5 |             12 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FSWI_WR_LAST_CNT/E[0]                                                                                                                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |                4 |             12 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FWL_WR_LAST_CNT/E[0]                                                                                                                                                                                             | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |                5 |             12 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg[5]_0[0]                                                                                                                                                                                | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |                4 |             12 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/size_ns                                                                                                                                                                                                                  | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                                                           |                3 |             12 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                      | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/SR[0]                                                                                                                                                                                                         |                6 |             12 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[0]                                                                                                                                                          | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                                                            |                4 |             12 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/E[0]                                                                                                                                                                                                             | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                                                            |                3 |             12 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                6 |             12 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                              |                2 |             12 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |             12 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                4 |             12 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_flop_reg[0]_0                                                                                                                                           |                4 |             13 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/IER_reg[12][0]                                                                                                                                                                                                  | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                                                                |                4 |             13 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count_reg[0]                                                                                                                              | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/time_out_wait_bypass_reg                                                                                                          |                4 |             13 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                                 | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                         |                6 |             14 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                                     | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                         |                3 |             14 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[0][0]                                                                                 | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                     |                3 |             15 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                            |                3 |             15 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                     |                3 |             15 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                           |                5 |             15 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/standard_cc_module_i/count_16d_srl_r[0]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |             15 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/fifo_rst_reg_0[0]                                                                                                                                                                                             |                4 |             15 |
|  jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_out                                                                              |                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                5 |             15 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                                                                                           | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                         |                6 |             15 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                  |                9 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/sel                                                                                                                                                                                | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                                                                                                     |                4 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                               | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                                                            |                4 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                              |                4 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                                               | jtag_axi_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                         |                2 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/bus2ip_addr_i[15]_i_1_n_0                                                                                                                                                                                       | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                                                                |                5 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/wr_req_pend_pulse                                                                                                                                                                                               | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                                                                |                6 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                                       |                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                         |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                   |                3 |             16 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i0                                                                                                                                                       | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/begin_r                                                                                                                                              |                4 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                   |                3 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i[15]_i_1_n_0                                                                                                                             |                2 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                      |                3 |             16 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[7][0]                                                              | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                      |                3 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[7][0]                                                              | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                      |                3 |             16 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                              |                4 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                7 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[0][0]                                                                                                                                             | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                5 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                6 |             16 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/pat_count[3]_i_1_n_0                                                                                                                                                                         | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/SS[0]                                                                                                                                                              |                5 |             17 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                5 |             17 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[0]                                                                                                                                | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/clear                                                                                                                             |                5 |             17 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb2read_cmdfifo/                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                6 |             17 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                5 |             17 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                3 |             18 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                       | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                     |                5 |             18 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                              |                4 |             18 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                3 |             18 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                              |                4 |             18 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[8][0]                                                               | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                       |                5 |             18 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[8][0]                                                               | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                       |                4 |             18 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/time_out_counter                                                                                                                                                                   | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                       |                5 |             19 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_counter                                                                                                                                                                   | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/reset_time_out                                                                                                                                               |                5 |             19 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[0][0]                                                                                 | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                     |                5 |             20 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                                                    |               10 |             20 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                     |                4 |             20 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                      | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                    |                4 |             21 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/standard_cc_module_i/count_24d_srl_r0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             23 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/IP2Bus_Data_reg[31]                                                                                                                                                      |               12 |             23 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_CONTROL_SYNC.control_sig_cdc_sync/E[0]                                                                                                                                                                                         | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |                7 |             24 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |             24 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                            |                4 |             24 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld43_out                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                7 |             24 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram[0]                                                                                                                                                                                              | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                6 |             24 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[0] | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                             |                4 |             24 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               11 |             24 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                6 |             24 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[0] | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                             |                5 |             24 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                9 |             24 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                         | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                      |                5 |             24 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               11 |             24 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_assertion                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                7 |             24 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               10 |             24 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/gic0.gc0.count_reg[7][0]                                                                                                                                                                                              | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                                                            |                5 |             24 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                     |                4 |             24 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1_n_0                                                                                                                                  |                6 |             24 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                3 |             24 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                            |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                     |                8 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                8 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                8 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[0]  | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                              |                5 |             27 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                         | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                              |                6 |             27 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst/E[0]                                       | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                           |                6 |             28 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                8 |             28 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                4 |             28 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                5 |             29 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                           |                8 |             29 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                           |                8 |             29 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                    |                7 |             29 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             29 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             29 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             29 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                     |                5 |             30 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                     |                5 |             30 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Rd_Latency_Fifo_Rd_En_D1                                                                                                                                                                                         | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Read_Latency_Int[15]                                                                                                                                                                       |                8 |             31 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_2_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Max_Read_Latency_Int0                                                                                                                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |                9 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                                                                                             | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                                 |                6 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                                                         |               25 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                                                                                              | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                                 |                8 |             32 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Write_Latency_Int0                                                                                                                                                                                               | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |                8 |             32 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_CONTROL_SYNC.control_sig_cdc_sync/Count_Out_i_reg[0][0]                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/SR[0]                                                                                                                                                                                                        |                6 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               13 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/GEN_METRIC_0.Range_Reg_0_CDC_reg[31][0]                                                                                                                                                                         | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                                                                |                7 |             32 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_INTERVAL_CNT_SYNC.sample_interval_cnt_cdc_sync/E[0]                                                                                                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/SR[0]                                                                                                                                                                                                        |               10 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/abort_i_cs2                                                                                                                                                                                                              | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                                                           |                9 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/sr_i_reg[0][0]                                                                                                                                                                                                           | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                                                           |                9 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Sample_Reg_Rd_First                                                                                                                                                                                           | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                                                                |                9 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/IP2Bus_Data_sampled_reg[31][0]                                                                                                                                                                                | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                                                                |                8 |             32 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Min_Write_Latency_Int0                                                                                                                                                                                           | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |                6 |             32 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/scndry_out_int_d1                                                                                                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/SR[0]                                                                                                                                                                                                        |               12 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                 | jtag_axi_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                     |                7 |             32 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Min_Read_Latency_Int0                                                                                                                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |               11 |             32 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdatavalid_i                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                4 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[31][0]                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/Slv_Wr_Idle_Fifo_Wr_data_reg[31][0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/axi_perf_mon_v5_0_13_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i[32]_i_1_n_0                                                                                                                | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_SAMPLE_REG_ASYNC.sample_reg_read_inst/Accum_i_reg[15][0]                                                                                                                            |                8 |             32 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                |               16 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                                                                                                                                                 | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                                 |                6 |             32 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_counters_inst/axi_perf_mon_v5_0_13_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_1                                                                                                                          | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_SAMPLE_REG_ASYNC.sample_reg_read_inst/Accum_i_reg[15][0]                                                                                                                            |                8 |             32 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/Wr_Idle                                                                                                                                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/Write_iss_going_on                                                                                                                                                                           |                8 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Latency_WID_CDC_reg[15][0]                                                                                                                                                                                      | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                                                                |                8 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Sample_Interval_i_reg_CDC_reg[31][0]                                                                                                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                                                                |                6 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/WID_Mask_CDC_reg[15][0]                                                                                                                                                                                         | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                                                                |               10 |             32 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Max_Write_Latency_Int0                                                                                                                                                                                           | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |                9 |             32 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F34_Rd_Vld                                                                                                                                                                                                       | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |                8 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                                  | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                         |                6 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                    | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                                                                  |                5 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/E[0]                                                                                                                                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                                                                |                7 |             33 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_cdrlock_counter_reg[31]_0[0]                                                                                                                              |               14 |             33 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/rd_latency_cnt_inst/Count_Out_i[32]_i_1_n_0                                                                                                                                                                      | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |                8 |             33 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Rd_Latency_Fifo_Wr_Data_reg[32][0]                                                                                                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |               12 |             33 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               12 |             33 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/Count_Out_i[32]_i_1__0_n_0                                                                                                                                                                   | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |                6 |             33 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_reg[31][0]                                                                                                                                                                                      |                7 |             33 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                9 |             34 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                9 |             34 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0][0]                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               11 |             34 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               12 |             34 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |               15 |             35 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             36 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                6 |             36 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                5 |             36 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             36 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                5 |             36 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/axi_interface_inst/Bus2IP_RdCE                                                                                                                                                                                                     | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                                                                |               12 |             36 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               12 |             36 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                         |               22 |             36 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_axi_rready[1]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |             36 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_axi_rready[3]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |             36 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                5 |             36 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[35][0]                                                           | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                      |                9 |             36 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/m_axi_rready[2]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |             36 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[37][0]                                                           | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                      |                6 |             38 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/mod_do_wr_en                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk                                                                                                                                |                9 |             40 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                      |                9 |             40 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                      |                9 |             40 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                             |                9 |             41 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                             |                8 |             41 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                      |                9 |             42 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                      |               11 |             42 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/SR[0]                                                                                                                                                                                                         |               20 |             43 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_3_reg                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             44 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                             |               13 |             44 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                             |               14 |             44 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                               |               19 |             44 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_4_reg                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             44 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_1_reg                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             44 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_2_reg                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             44 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[44][0]                                                          | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                     |                6 |             45 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                                                                                                                | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                               |               11 |             45 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                                                                                                                | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                               |               12 |             45 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[44][0]                                                          | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                     |               10 |             45 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                                 |               15 |             45 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                              |                9 |             46 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                              |                9 |             46 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                       |               11 |             47 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                       |               10 |             47 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F3_WR_LAT_START/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                6 |             48 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FSWI_WR_LAST_CNT/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                6 |             48 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                  |                6 |             48 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/F4_WR_LAT_END/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                6 |             48 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/GEN_CONTROL_SYNC.control_sig_cdc_sync/wptr_reg[0][0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                6 |             48 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               11 |             49 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                9 |             49 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             49 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                9 |             49 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               11 |             49 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_cmd_fifo_data_out_reg[0][0]                                                                                                                                 | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                8 |             50 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/cmd_valid_wr_ch                                                                                                                                                | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                9 |             50 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                                                                                              | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                                                    |               10 |             50 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                                                                                              | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                                                    |               12 |             50 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/tdm_user_data_ready                                                                                                                                                                | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/calib_done_flop_reg                                                                                                                                                |               19 |             51 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               14 |             51 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               11 |             51 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                           | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                7 |             54 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                           | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                9 |             54 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               19 |             58 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               13 |             58 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txdatavalid_symgen_i                                                                                                                                                                            | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/TX_DATA_reg[59]                                                                                                                                                               |               12 |             59 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Beat_fifo_Wr_data                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               14 |             64 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_dec_i/valid_d                                                                                                                                                                                                    | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/core_reset_logic_i/SR[0]                                                                                                                                                                                       |               10 |             64 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout[63]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               10 |             64 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                                                                                 | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                                 |               10 |             64 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/E[0]                                                                                                                                                                                                | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/SR[0]                                                                                                                                                                         |               12 |             64 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Write_Beat_d1                                                                                                                                                                                                    | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Write_Byte_Cnt_i                                                                                                                                                                           |               16 |             64 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                                                                              | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                                 |               17 |             64 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               10 |             64 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               21 |             64 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/Sample_En__0                                                                                                                                                                                                                       | jtag_axi_i/axi_perf_mon_0/inst/reset_event_cdc_sync1/GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0][0]                                                                                                                                                                         |               18 |             64 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/RX_DATA_REG_reg[0]                                                                                                                                            |               12 |             66 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               28 |             68 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/calib_done_flop_reg                                                                                                                                                |               21 |             78 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                                                           |               28 |             83 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                    |               40 |             86 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/FBC_WR_BEAT_CNT/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               11 |             88 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxdatavalid_i_0                                                                                                                                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1_n_0                                                                                                                         |               15 |             90 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk                                                                                                                                |               15 |             94 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/SR[0]                                                                                                                                                                |               37 |             97 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               26 |             99 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   |                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               31 |            103 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/data_valid_i                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               24 |            122 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[0][0]                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               45 |            130 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/SR[0]                                                                                                                                                                                                        |               59 |            166 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_latency_cnt_inst/SR[0]                                                                                                                                                                  |               58 |            179 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                                                            |               42 |            180 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |               46 |            182 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                  |               41 |            186 |
|  jtag_axi_i/clk_wiz/inst/locked                                                                                              |                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               60 |            232 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               57 |            265 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |              101 |            378 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |              663 |           2668 |
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    30 |
| 2      |                    22 |
| 3      |                    36 |
| 4      |                    83 |
| 5      |                    24 |
| 6      |                    21 |
| 7      |                    10 |
| 8      |                    22 |
| 9      |                     6 |
| 10     |                    21 |
| 11     |                     1 |
| 12     |                    20 |
| 13     |                     3 |
| 14     |                     2 |
| 15     |                     8 |
| 16+    |                   262 |
+--------+-----------------------+


