# CMOS Logic Designs (Verilog)

This repository contains CMOS-based implementations of basic logic gates using Verilog HDL and transistor-level modeling.

## ğŸš€ Gates Implemented
- CMOS AND gate  
- CMOS OR gate  
- CMOS NAND gate  
- CMOS NOR gate  
- CMOS XOR gate  

## ğŸ“ File Structure (to be added)
- `and_gate_cmos.v`
- `or_gate_cmos.v`
- `nand_gate_cmos.v`
- `nor_gate_cmos.v`
- `xor_gate_cmos.v`

## ğŸ”§ Tools Used
- Verilog HDL  
- Vivado / ModelSim  
- CMOS transistor-level modeling concepts  

More detailed code and waveform analysis will be added soon.
