#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021ece9d8e20 .scope module, "test_bench" "test_bench" 2 1;
 .timescale 0 0;
v0000021ece9e42c0_0 .net "Cout", 0 0, L_0000021ece9d8740;  1 drivers
v0000021ece9e4360_0 .net "S1", 0 0, L_0000021ece9d8890;  1 drivers
v0000021ece9e4720_0 .var "i0", 0 0;
v0000021ece9e4400_0 .var "i1", 0 0;
v0000021ece9e44a0_0 .var "i2", 0 0;
v0000021ecea3b7c0_0 .var "i3", 0 0;
S_0000021ece9ea0f0 .scope module, "MC" "main_circuit" 2 6, 3 1 0, S_0000021ece9d8e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /INPUT 1 "i3";
    .port_info 4 /OUTPUT 1 "S1";
    .port_info 5 /OUTPUT 1 "Cout";
v0000021ece9e3dc0_0 .net "C0", 0 0, L_0000021ece9d8d60;  1 drivers
v0000021ece9e47c0_0 .net "Cout", 0 0, L_0000021ece9d8740;  alias, 1 drivers
v0000021ece9e3fa0_0 .net "S0", 0 0, L_0000021ece9d8c80;  1 drivers
v0000021ece9e4540_0 .net "S1", 0 0, L_0000021ece9d8890;  alias, 1 drivers
v0000021ece9e4040_0 .net "Y", 0 0, L_0000021ece9d8970;  1 drivers
v0000021ece9e4a40_0 .net "i0", 0 0, v0000021ece9e4720_0;  1 drivers
v0000021ece9e4220_0 .net "i1", 0 0, v0000021ece9e4400_0;  1 drivers
v0000021ece9e40e0_0 .net "i2", 0 0, v0000021ece9e44a0_0;  1 drivers
v0000021ece9e4180_0 .net "i3", 0 0, v0000021ecea3b7c0_0;  1 drivers
S_0000021ece9ea280 .scope module, "AND" "and_gate" 3 12, 4 1 0, S_0000021ece9ea0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S0";
    .port_info 1 /INPUT 1 "i3";
    .port_info 2 /OUTPUT 1 "Y";
L_0000021ece9d8970 .functor AND 1, L_0000021ece9d8c80, v0000021ecea3b7c0_0, C4<1>, C4<1>;
v0000021ece9b3580_0 .net "S0", 0 0, L_0000021ece9d8c80;  alias, 1 drivers
v0000021ece9d8fb0_0 .net "Y", 0 0, L_0000021ece9d8970;  alias, 1 drivers
v0000021ece9ea410_0 .net "i3", 0 0, v0000021ecea3b7c0_0;  alias, 1 drivers
S_0000021ece9e6890 .scope module, "FA" "full_adder" 3 8, 5 1 0, S_0000021ece9ea0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
    .port_info 3 /OUTPUT 1 "S0";
    .port_info 4 /OUTPUT 1 "C0";
L_0000021ece9d89e0 .functor XOR 1, v0000021ece9e4720_0, v0000021ece9e4400_0, C4<0>, C4<0>;
L_0000021ece9d8c80 .functor XOR 1, L_0000021ece9d89e0, v0000021ece9e44a0_0, C4<0>, C4<0>;
L_0000021ece9d8a50 .functor AND 1, v0000021ece9e4720_0, v0000021ece9e4400_0, C4<1>, C4<1>;
L_0000021ece9d8820 .functor AND 1, v0000021ece9e4400_0, v0000021ece9e44a0_0, C4<1>, C4<1>;
L_0000021ece9d8ba0 .functor OR 1, L_0000021ece9d8a50, L_0000021ece9d8820, C4<0>, C4<0>;
L_0000021ece9d8900 .functor AND 1, v0000021ece9e4720_0, v0000021ece9e44a0_0, C4<1>, C4<1>;
L_0000021ece9d8d60 .functor OR 1, L_0000021ece9d8ba0, L_0000021ece9d8900, C4<0>, C4<0>;
v0000021ece9ea4b0_0 .net "C0", 0 0, L_0000021ece9d8d60;  alias, 1 drivers
v0000021ece9d9490_0 .net "S0", 0 0, L_0000021ece9d8c80;  alias, 1 drivers
v0000021ece9d9530_0 .net *"_ivl_0", 0 0, L_0000021ece9d89e0;  1 drivers
v0000021ece9e4c20_0 .net *"_ivl_10", 0 0, L_0000021ece9d8900;  1 drivers
v0000021ece9e4b80_0 .net *"_ivl_4", 0 0, L_0000021ece9d8a50;  1 drivers
v0000021ece9e3f00_0 .net *"_ivl_6", 0 0, L_0000021ece9d8820;  1 drivers
v0000021ece9e49a0_0 .net *"_ivl_8", 0 0, L_0000021ece9d8ba0;  1 drivers
v0000021ece9e45e0_0 .net "i0", 0 0, v0000021ece9e4720_0;  alias, 1 drivers
v0000021ece9e3e60_0 .net "i1", 0 0, v0000021ece9e4400_0;  alias, 1 drivers
v0000021ece9e4680_0 .net "i2", 0 0, v0000021ece9e44a0_0;  alias, 1 drivers
S_0000021ece9e4d80 .scope module, "HA" "half_adder" 3 16, 6 1 0, S_0000021ece9ea0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Y";
    .port_info 1 /INPUT 1 "C0";
    .port_info 2 /OUTPUT 1 "S1";
    .port_info 3 /OUTPUT 1 "Cout";
L_0000021ece9d8890 .functor XOR 1, L_0000021ece9d8970, L_0000021ece9d8d60, C4<0>, C4<0>;
L_0000021ece9d8740 .functor AND 1, L_0000021ece9d8970, L_0000021ece9d8d60, C4<1>, C4<1>;
v0000021ece9e4ae0_0 .net "C0", 0 0, L_0000021ece9d8d60;  alias, 1 drivers
v0000021ece9e4900_0 .net "Cout", 0 0, L_0000021ece9d8740;  alias, 1 drivers
v0000021ece9e4860_0 .net "S1", 0 0, L_0000021ece9d8890;  alias, 1 drivers
v0000021ece9e4cc0_0 .net "Y", 0 0, L_0000021ece9d8970;  alias, 1 drivers
    .scope S_0000021ece9d8e20;
T_0 ;
    %vpi_call 2 12 "$monitor", "i0 = %b, i1 = %b, i2 = %b, i3 = %b, S1 = %b, Cout = %b", v0000021ece9e4720_0, v0000021ece9e4400_0, v0000021ece9e44a0_0, v0000021ecea3b7c0_0, v0000021ece9e4360_0, v0000021ece9e42c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ece9e4720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ece9e4400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ece9e44a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ecea3b7c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ece9e4720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ece9e4400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ece9e44a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ecea3b7c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ece9e4720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ece9e4400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ece9e44a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ecea3b7c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ece9e4720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ece9e4400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ece9e44a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ecea3b7c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ece9e4720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ece9e4400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ece9e44a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ecea3b7c0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000021ece9d8e20;
T_1 ;
    %vpi_call 2 28 "$dumpfile", "main_circuit_test.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021ece9d8e20 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "test_bench.v";
    "main.v";
    "and.v";
    "full_adder.v";
    "half_adder.v";
