# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.1 Build 222 10/21/2009 SJ Full Version
# Date created = 21:13:39  August 04, 2011
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		snake_vga_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C8Q208C8
set_global_assignment -name TOP_LEVEL_ENTITY snake_vga_test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 9.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:13:39  AUGUST 04, 2011"
set_global_assignment -name LAST_QUARTUS_VERSION "11.1 SP2"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name VERILOG_FILE snake_vga_control.v
set_global_assignment -name VERILOG_FILE snake_sync_module.v
set_global_assignment -name VERILOG_FILE snake_vga_test.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name QIP_FILE pll_module.qip
set_global_assignment -name MISC_FILE "E:/altera/91/snake_vga_test/snake_vga_test.dpf"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_28 -to clk
set_location_assignment PIN_23 -to rst_n
set_location_assignment PIN_141 -to buzz
set_location_assignment PIN_145 -to VSYNC_Sig
set_location_assignment PIN_142 -to Red_Sig
set_location_assignment PIN_146 -to HSYNC_Sig
set_location_assignment PIN_143 -to Green_Sig
set_location_assignment PIN_144 -to Blue_Sig
set_global_assignment -name VERILOG_FILE moving_snake.v
set_location_assignment PIN_3 -to up
set_location_assignment PIN_5 -to down
set_location_assignment PIN_4 -to left
set_location_assignment PIN_10 -to right
set_global_assignment -name VERILOG_FILE snake_game_process.v
set_global_assignment -name MIF_FILE ready/ready.mif
set_global_assignment -name QIP_FILE ready/ready_rom.qip
set_global_assignment -name MIF_FILE win/win.mif
set_global_assignment -name QIP_FILE win/win_rom.qip
set_global_assignment -name MIF_FILE over/over.mif
set_global_assignment -name QIP_FILE over/over_rom.qip
set_global_assignment -name VERILOG_FILE ready/ready_sync_module.v
set_global_assignment -name VERILOG_FILE win/win_sync_module.v
set_global_assignment -name VERILOG_FILE over/over_sync_module.v
set_global_assignment -name VERILOG_FILE ready/ready_vga_control_module.v
set_global_assignment -name VERILOG_FILE win/win_vga_control_module.v
set_global_assignment -name VERILOG_FILE over/over_vga_control_module.v
set_global_assignment -name VERILOG_FILE vga_select_module.v
set_location_assignment PIN_6 -to enter
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top