// Seed: 2784940458
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1 ? 1'b0 : 1;
  tri1 id_7 = 1;
  wire id_8;
  tri0 id_9 = 1 - 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    output wand id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply0 id_6,
    output wor id_7,
    input uwire id_8,
    output tri id_9,
    inout supply0 id_10,
    input uwire id_11,
    input supply0 id_12,
    input wor id_13,
    input wand id_14
    , id_25,
    output supply1 id_15,
    input uwire id_16,
    input wor id_17,
    input tri0 id_18,
    output tri id_19,
    output supply1 id_20,
    input tri0 id_21,
    output wor id_22,
    output tri1 id_23
);
  wire id_26 = id_26;
  module_0(
      id_25, id_26, id_26, id_25, id_26, id_25
  );
endmodule
