Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov  8 15:56:37 2024
| Host         : DESKTOP-NFG9C79 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   23          inf        0.000                      0                   23           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D2[3]
                            (input port)
  Destination:            ALU_FLAGS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.293ns  (logic 5.132ns (28.055%)  route 13.161ns (71.945%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  D2[3] (IN)
                         net (fo=0)                   0.000     0.000    D2[3]
    B16                  IBUF (Prop_ibuf_I_O)         0.994     0.994 r  D2_IBUF[3]_inst/O
                         net (fo=48, routed)          4.826     5.820    D2_IBUF[3]
    SLICE_X8Y26          LUT6 (Prop_lut6_I2_O)        0.124     5.944 r  ALU_OUT_OBUF[8]_inst_i_11/O
                         net (fo=2, routed)           1.036     6.980    ALU_OUT_OBUF[8]_inst_i_11_n_0
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.152     7.132 r  ALU_OUT_OBUF[8]_inst_i_9/O
                         net (fo=2, routed)           0.810     7.942    ALU_OUT_OBUF[8]_inst_i_9_n_0
    SLICE_X5Y26          LUT5 (Prop_lut5_I0_O)        0.326     8.268 r  ALU_OUT_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.848     9.115    data3[7]
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.124     9.239 r  ALU_OUT_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.344     9.583    ALU_OUT_OBUF[7]_inst_i_4_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124     9.707 r  ALU_OUT_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000     9.707    ALU_OUT_OBUF[7]_inst_i_2_n_0
    SLICE_X3Y24          MUXF7 (Prop_muxf7_I0_O)      0.238     9.945 r  ALU_OUT_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           1.147    11.092    ALU_OUT_OBUF[7]
    SLICE_X0Y22          LUT6 (Prop_lut6_I3_O)        0.298    11.390 r  ALU_FLAGS_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.883    12.272    ALU_FLAGS_OBUF[6]_inst_i_2_n_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I4_O)        0.124    12.396 r  ALU_FLAGS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.268    15.664    ALU_FLAGS_OBUF[6]
    G16                  OBUF (Prop_obuf_I_O)         2.628    18.293 r  ALU_FLAGS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.293    ALU_FLAGS[6]
    G16                                                               r  ALU_FLAGS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[4]
                            (input port)
  Destination:            ALU_FLAGS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.638ns  (logic 5.092ns (28.870%)  route 12.546ns (71.130%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D13                                               0.000     0.000 r  D2[4] (IN)
                         net (fo=0)                   0.000     0.000    D2[4]
    D13                  IBUF (Prop_ibuf_I_O)         0.974     0.974 r  D2_IBUF[4]_inst/O
                         net (fo=48, routed)          4.541     5.514    D2_IBUF[4]
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.124     5.638 f  ALU_OUT_OBUF[12]_inst_i_8/O
                         net (fo=4, routed)           1.167     6.805    ALU_OUT_OBUF[12]_inst_i_8_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I1_O)        0.124     6.929 f  ALU_OUT_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.859     7.789    ALU_OUT_OBUF[10]_inst_i_6_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I4_O)        0.124     7.913 f  ALU_OUT_OBUF[10]_inst_i_4/O
                         net (fo=1, routed)           0.453     8.365    ALU_OUT_OBUF[10]_inst_i_4_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.124     8.489 f  ALU_OUT_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.489    ALU_OUT_OBUF[10]_inst_i_2_n_0
    SLICE_X2Y25          MUXF7 (Prop_muxf7_I0_O)      0.209     8.698 f  ALU_OUT_OBUF[10]_inst_i_1/O
                         net (fo=3, routed)           1.207     9.905    ALU_OUT_OBUF[10]
    SLICE_X0Y21          LUT2 (Prop_lut2_I0_O)        0.323    10.228 f  ALU_FLAGS_OBUF[6]_inst_i_3/O
                         net (fo=2, routed)           0.867    11.095    ALU_FLAGS_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.326    11.421 r  ALU_FLAGS_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.161    11.583    ALU_FLAGS_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.124    11.707 r  ALU_FLAGS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.291    14.997    ALU_FLAGS_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         2.640    17.638 r  ALU_FLAGS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.638    ALU_FLAGS[1]
    E17                                                               r  ALU_FLAGS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[3]
                            (input port)
  Destination:            ALU_FLAGS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.570ns  (logic 5.212ns (31.457%)  route 11.358ns (68.543%))
  Logic Levels:           9  (IBUF=1 LUT1=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  D2[3] (IN)
                         net (fo=0)                   0.000     0.000    D2[3]
    B16                  IBUF (Prop_ibuf_I_O)         0.994     0.994 r  D2_IBUF[3]_inst/O
                         net (fo=48, routed)          4.277     5.271    D2_IBUF[3]
    SLICE_X5Y23          LUT4 (Prop_lut4_I1_O)        0.124     5.395 f  ALU_OUT_OBUF[15]_inst_i_24/O
                         net (fo=1, routed)           0.667     6.061    ALU_OUT_OBUF[15]_inst_i_24_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.185 f  ALU_OUT_OBUF[15]_inst_i_21/O
                         net (fo=2, routed)           0.805     6.990    ALU_OUT_OBUF[15]_inst_i_21_n_0
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.150     7.140 f  ALU_OUT_OBUF[15]_inst_i_8/O
                         net (fo=2, routed)           0.584     7.724    ALU_OUT_OBUF[15]_inst_i_8_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.326     8.050 f  ALU_OUT_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.817     8.867    ALU_OUT_OBUF[15]_inst_i_4_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.124     8.991 f  ALU_OUT_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.991    ALU_OUT_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y26          MUXF7 (Prop_muxf7_I0_O)      0.212     9.203 f  ALU_OUT_OBUF[15]_inst_i_1/O
                         net (fo=6, routed)           1.136    10.340    ALU_FLAGS_OBUF[2]
    SLICE_X3Y26          LUT1 (Prop_lut1_I0_O)        0.329    10.669 r  ALU_FLAGS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.072    13.740    ALU_FLAGS_OBUF[3]
    H14                  OBUF (Prop_obuf_I_O)         2.830    16.570 r  ALU_FLAGS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.570    ALU_FLAGS[3]
    H14                                                               r  ALU_FLAGS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[3]
                            (input port)
  Destination:            ALU_FLAGS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.706ns  (logic 4.981ns (31.711%)  route 10.726ns (68.289%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT4=2 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  D2[3] (IN)
                         net (fo=0)                   0.000     0.000    D2[3]
    B16                  IBUF (Prop_ibuf_I_O)         0.994     0.994 r  D2_IBUF[3]_inst/O
                         net (fo=48, routed)          4.277     5.271    D2_IBUF[3]
    SLICE_X5Y23          LUT4 (Prop_lut4_I1_O)        0.124     5.395 r  ALU_OUT_OBUF[15]_inst_i_24/O
                         net (fo=1, routed)           0.667     6.061    ALU_OUT_OBUF[15]_inst_i_24_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.185 r  ALU_OUT_OBUF[15]_inst_i_21/O
                         net (fo=2, routed)           0.805     6.990    ALU_OUT_OBUF[15]_inst_i_21_n_0
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.150     7.140 r  ALU_OUT_OBUF[15]_inst_i_8/O
                         net (fo=2, routed)           0.584     7.724    ALU_OUT_OBUF[15]_inst_i_8_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.326     8.050 r  ALU_OUT_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.817     8.867    ALU_OUT_OBUF[15]_inst_i_4_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  ALU_OUT_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.991    ALU_OUT_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y26          MUXF7 (Prop_muxf7_I0_O)      0.212     9.203 r  ALU_OUT_OBUF[15]_inst_i_1/O
                         net (fo=6, routed)           0.894    10.098    ALU_FLAGS_OBUF[2]
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.299    10.397 r  ALU_FLAGS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.682    13.078    ALU_FLAGS_OBUF[4]
    F16                  OBUF (Prop_obuf_I_O)         2.628    15.706 r  ALU_FLAGS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.706    ALU_FLAGS[4]
    F16                                                               r  ALU_FLAGS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[3]
                            (input port)
  Destination:            ALU_FLAGS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.324ns  (logic 4.858ns (31.702%)  route 10.466ns (68.298%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  D2[3] (IN)
                         net (fo=0)                   0.000     0.000    D2[3]
    B16                  IBUF (Prop_ibuf_I_O)         0.994     0.994 r  D2_IBUF[3]_inst/O
                         net (fo=48, routed)          4.277     5.271    D2_IBUF[3]
    SLICE_X5Y23          LUT4 (Prop_lut4_I1_O)        0.124     5.395 r  ALU_OUT_OBUF[15]_inst_i_24/O
                         net (fo=1, routed)           0.667     6.061    ALU_OUT_OBUF[15]_inst_i_24_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.185 r  ALU_OUT_OBUF[15]_inst_i_21/O
                         net (fo=2, routed)           0.805     6.990    ALU_OUT_OBUF[15]_inst_i_21_n_0
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.150     7.140 r  ALU_OUT_OBUF[15]_inst_i_8/O
                         net (fo=2, routed)           0.584     7.724    ALU_OUT_OBUF[15]_inst_i_8_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.326     8.050 r  ALU_OUT_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.817     8.867    ALU_OUT_OBUF[15]_inst_i_4_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.124     8.991 r  ALU_OUT_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.991    ALU_OUT_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y26          MUXF7 (Prop_muxf7_I0_O)      0.212     9.203 r  ALU_OUT_OBUF[15]_inst_i_1/O
                         net (fo=6, routed)           3.316    12.520    ALU_FLAGS_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         2.804    15.324 r  ALU_FLAGS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.324    ALU_FLAGS[2]
    G14                                                               r  ALU_FLAGS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[3]
                            (input port)
  Destination:            ALU_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.156ns  (logic 4.896ns (32.306%)  route 10.260ns (67.694%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  D2[3] (IN)
                         net (fo=0)                   0.000     0.000    D2[3]
    B16                  IBUF (Prop_ibuf_I_O)         0.994     0.994 r  D2_IBUF[3]_inst/O
                         net (fo=48, routed)          4.826     5.820    D2_IBUF[3]
    SLICE_X8Y26          LUT6 (Prop_lut6_I2_O)        0.124     5.944 r  ALU_OUT_OBUF[8]_inst_i_11/O
                         net (fo=2, routed)           1.036     6.980    ALU_OUT_OBUF[8]_inst_i_11_n_0
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.152     7.132 r  ALU_OUT_OBUF[8]_inst_i_9/O
                         net (fo=2, routed)           0.810     7.942    ALU_OUT_OBUF[8]_inst_i_9_n_0
    SLICE_X5Y26          LUT5 (Prop_lut5_I0_O)        0.326     8.268 r  ALU_OUT_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.848     9.115    data3[7]
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.124     9.239 r  ALU_OUT_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.344     9.583    ALU_OUT_OBUF[7]_inst_i_4_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124     9.707 r  ALU_OUT_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000     9.707    ALU_OUT_OBUF[7]_inst_i_2_n_0
    SLICE_X3Y24          MUXF7 (Prop_muxf7_I0_O)      0.238     9.945 r  ALU_OUT_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           2.397    12.342    ALU_OUT_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         2.815    15.156 r  ALU_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.156    ALU_OUT[7]
    V11                                                               r  ALU_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[3]
                            (input port)
  Destination:            ALU_FLAGS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.082ns  (logic 4.609ns (30.559%)  route 10.473ns (69.441%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  D2[3] (IN)
                         net (fo=0)                   0.000     0.000    D2[3]
    B16                  IBUF (Prop_ibuf_I_O)         0.994     0.994 r  D2_IBUF[3]_inst/O
                         net (fo=48, routed)          4.277     5.271    D2_IBUF[3]
    SLICE_X5Y23          LUT4 (Prop_lut4_I1_O)        0.124     5.395 r  ALU_OUT_OBUF[15]_inst_i_24/O
                         net (fo=1, routed)           0.667     6.061    ALU_OUT_OBUF[15]_inst_i_24_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.185 r  ALU_OUT_OBUF[15]_inst_i_21/O
                         net (fo=2, routed)           0.805     6.990    ALU_OUT_OBUF[15]_inst_i_21_n_0
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.150     7.140 r  ALU_OUT_OBUF[15]_inst_i_8/O
                         net (fo=2, routed)           0.305     7.445    ALU_OUT_OBUF[15]_inst_i_8_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.326     7.771 r  ALU_FLAGS_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.809     8.581    data2[16]
    SLICE_X2Y27          LUT6 (Prop_lut6_I1_O)        0.124     8.705 r  ALU_FLAGS_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.670     9.375    ALU_FLAGS_OBUF[0]_inst_i_2_n_0
    SLICE_X2Y27          LUT4 (Prop_lut4_I0_O)        0.124     9.499 r  ALU_FLAGS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.940    12.438    ALU_FLAGS_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         2.643    15.082 r  ALU_FLAGS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.082    ALU_FLAGS[0]
    D17                                                               r  ALU_FLAGS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[3]
                            (input port)
  Destination:            ALU_OUT[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.056ns  (logic 4.783ns (31.770%)  route 10.272ns (68.230%))
  Logic Levels:           9  (IBUF=1 LUT3=2 LUT4=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  D2[3] (IN)
                         net (fo=0)                   0.000     0.000    D2[3]
    B16                  IBUF (Prop_ibuf_I_O)         0.994     0.994 r  D2_IBUF[3]_inst/O
                         net (fo=48, routed)          4.277     5.271    D2_IBUF[3]
    SLICE_X5Y23          LUT4 (Prop_lut4_I1_O)        0.124     5.395 r  ALU_OUT_OBUF[15]_inst_i_24/O
                         net (fo=1, routed)           0.667     6.061    ALU_OUT_OBUF[15]_inst_i_24_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124     6.185 r  ALU_OUT_OBUF[15]_inst_i_21/O
                         net (fo=2, routed)           0.805     6.990    ALU_OUT_OBUF[15]_inst_i_21_n_0
    SLICE_X5Y26          LUT3 (Prop_lut3_I2_O)        0.124     7.114 r  ALU_OUT_OBUF[13]_inst_i_6/O
                         net (fo=2, routed)           0.824     7.938    ALU_OUT_OBUF[13]_inst_i_6_n_0
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.124     8.062 r  ALU_OUT_OBUF[14]_inst_i_6/O
                         net (fo=1, routed)           0.656     8.718    ALU_OUT_OBUF[14]_inst_i_6_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.124     8.842 r  ALU_OUT_OBUF[14]_inst_i_4/O
                         net (fo=1, routed)           0.607     9.449    ALU_OUT_OBUF[14]_inst_i_4_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I1_O)        0.124     9.573 r  ALU_OUT_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           0.000     9.573    ALU_OUT_OBUF[14]_inst_i_2_n_0
    SLICE_X2Y26          MUXF7 (Prop_muxf7_I0_O)      0.241     9.814 r  ALU_OUT_OBUF[14]_inst_i_1/O
                         net (fo=3, routed)           2.437    12.251    ALU_OUT_OBUF[14]
    U16                  OBUF (Prop_obuf_I_O)         2.804    15.056 r  ALU_OUT_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.056    ALU_OUT[14]
    U16                                                               r  ALU_OUT[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[3]
                            (input port)
  Destination:            ALU_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.892ns  (logic 4.253ns (28.558%)  route 10.639ns (71.442%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  D2[3] (IN)
                         net (fo=0)                   0.000     0.000    D2[3]
    B16                  IBUF (Prop_ibuf_I_O)         0.994     0.994 r  D2_IBUF[3]_inst/O
                         net (fo=48, routed)          4.443     5.437    D2_IBUF[3]
    SLICE_X7Y24          LUT4 (Prop_lut4_I0_O)        0.124     5.561 r  ALU_OUT_OBUF[3]_inst_i_22/O
                         net (fo=2, routed)           0.907     6.467    ALU_OUT_OBUF[3]_inst_i_22_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124     6.591 r  ALU_OUT_OBUF[2]_inst_i_6/O
                         net (fo=2, routed)           1.217     7.808    ALU_OUT_OBUF[2]_inst_i_6_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I2_O)        0.124     7.932 r  ALU_OUT_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.814     8.746    data3[2]
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.870 r  ALU_OUT_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.665     9.536    ALU_OUT_OBUF[2]_inst_i_3_n_0
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124     9.660 r  ALU_OUT_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.593    12.253    ALU_OUT_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         2.639    14.892 r  ALU_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.892    ALU_OUT[2]
    T9                                                                r  ALU_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[3]
                            (input port)
  Destination:            ALU_OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.857ns  (logic 4.873ns (32.798%)  route 9.984ns (67.202%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  D2[3] (IN)
                         net (fo=0)                   0.000     0.000    D2[3]
    B16                  IBUF (Prop_ibuf_I_O)         0.994     0.994 r  D2_IBUF[3]_inst/O
                         net (fo=48, routed)          4.826     5.820    D2_IBUF[3]
    SLICE_X8Y26          LUT6 (Prop_lut6_I2_O)        0.124     5.944 r  ALU_OUT_OBUF[8]_inst_i_11/O
                         net (fo=2, routed)           1.036     6.980    ALU_OUT_OBUF[8]_inst_i_11_n_0
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.152     7.132 r  ALU_OUT_OBUF[8]_inst_i_9/O
                         net (fo=2, routed)           0.587     7.719    ALU_OUT_OBUF[8]_inst_i_9_n_0
    SLICE_X5Y26          LUT5 (Prop_lut5_I2_O)        0.326     8.045 r  ALU_OUT_OBUF[8]_inst_i_5/O
                         net (fo=1, routed)           0.404     8.449    data3[8]
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.124     8.573 r  ALU_OUT_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           0.816     9.388    ALU_OUT_OBUF[8]_inst_i_4_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I1_O)        0.124     9.512 r  ALU_OUT_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.000     9.512    ALU_OUT_OBUF[8]_inst_i_2_n_0
    SLICE_X3Y25          MUXF7 (Prop_muxf7_I0_O)      0.212     9.724 r  ALU_OUT_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           2.315    12.040    ALU_OUT_OBUF[8]
    V10                  OBUF (Prop_obuf_I_O)         2.817    14.857 r  ALU_OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.857    ALU_OUT[8]
    V10                                                               r  ALU_OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RHO_PIN
                            (input port)
  Destination:            ALU_FLAGS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.350ns (62.597%)  route 0.807ns (37.403%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  RHO_PIN (IN)
                         net (fo=0)                   0.000     0.000    RHO_PIN
    R18                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  RHO_PIN_IBUF_inst/O
                         net (fo=1, routed)           0.807     1.010    ALU_FLAGS_OBUF[5]
    F15                  OBUF (Prop_obuf_I_O)         1.147     2.157 r  ALU_FLAGS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.157    ALU_FLAGS[5]
    F15                                                               r  ALU_FLAGS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[15]
                            (input port)
  Destination:            ALU_FLAGS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.380ns (55.840%)  route 1.092ns (44.159%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  D1[15] (IN)
                         net (fo=0)                   0.000     0.000    D1[15]
    P18                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  D1_IBUF[15]_inst/O
                         net (fo=45, routed)          0.348     0.539    D1_IBUF[15]
    SLICE_X0Y31          LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  ALU_FLAGS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.744     1.327    ALU_FLAGS_OBUF[4]
    F16                  OBUF (Prop_obuf_I_O)         1.145     2.472 r  ALU_FLAGS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.472    ALU_FLAGS[4]
    F16                                                               r  ALU_FLAGS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[12]
                            (input port)
  Destination:            ALU_OUT[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.525ns  (logic 1.510ns (59.815%)  route 1.014ns (40.185%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  D1[12] (IN)
                         net (fo=0)                   0.000     0.000    D1[12]
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  D1_IBUF[12]_inst/O
                         net (fo=10, routed)          0.423     0.613    D1_IBUF[12]
    SLICE_X3Y26          LUT5 (Prop_lut5_I4_O)        0.045     0.658 r  ALU_OUT_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.658    ALU_OUT_OBUF[12]_inst_i_3_n_0
    SLICE_X3Y26          MUXF7 (Prop_muxf7_I1_O)      0.065     0.723 r  ALU_OUT_OBUF[12]_inst_i_1/O
                         net (fo=3, routed)           0.592     1.315    ALU_OUT_OBUF[12]
    T11                  OBUF (Prop_obuf_I_O)         1.209     2.525 r  ALU_OUT_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.525    ALU_OUT[12]
    T11                                                               r  ALU_OUT[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[3]
                            (input port)
  Destination:            ALU_OUT[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.499ns (57.667%)  route 1.100ns (42.333%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ALU_OPP[3] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  ALU_OPP_IBUF[3]_inst/O
                         net (fo=17, routed)          0.526     0.731    ALU_OPP_IBUF[3]
    SLICE_X4Y26          MUXF7 (Prop_muxf7_S_O)       0.085     0.816 r  ALU_OUT_OBUF[15]_inst_i_1/O
                         net (fo=6, routed)           0.574     1.390    ALU_FLAGS_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         1.209     2.600 r  ALU_OUT_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.600    ALU_OUT[15]
    U18                                                               r  ALU_OUT[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[9]
                            (input port)
  Destination:            ALU_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.541ns (58.996%)  route 1.071ns (41.004%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  D1[9] (IN)
                         net (fo=0)                   0.000     0.000    D1[9]
    R17                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  D1_IBUF[9]_inst/O
                         net (fo=10, routed)          0.358     0.546    D1_IBUF[9]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.045     0.591 r  ALU_OUT_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.591    ALU_OUT_OBUF[9]_inst_i_3_n_0
    SLICE_X3Y25          MUXF7 (Prop_muxf7_I1_O)      0.074     0.665 r  ALU_OUT_OBUF[9]_inst_i_1/O
                         net (fo=2, routed)           0.713     1.378    ALU_OUT_OBUF[9]
    V12                  OBUF (Prop_obuf_I_O)         1.234     2.611 r  ALU_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.611    ALU_OUT[9]
    V12                                                               r  ALU_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[3]
                            (input port)
  Destination:            ALU_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.427ns (54.304%)  route 1.201ns (45.696%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  D1[3] (IN)
                         net (fo=0)                   0.000     0.000    D1[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.192     0.192 r  D1_IBUF[3]_inst/O
                         net (fo=11, routed)          0.456     0.648    D1_IBUF[3]
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.045     0.693 r  ALU_OUT_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.089     0.782    ALU_OUT_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I0_O)        0.045     0.827 r  ALU_OUT_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.656     1.483    ALU_OUT_OBUF[3]
    U13                  OBUF (Prop_obuf_I_O)         1.144     2.627 r  ALU_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.627    ALU_OUT[3]
    U13                                                               r  ALU_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[11]
                            (input port)
  Destination:            ALU_OUT[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.649ns  (logic 1.517ns (57.254%)  route 1.132ns (42.746%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  D1[11] (IN)
                         net (fo=0)                   0.000     0.000    D1[11]
    N16                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  D1_IBUF[11]_inst/O
                         net (fo=10, routed)          0.486     0.675    D1_IBUF[11]
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.045     0.720 r  ALU_OUT_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.720    ALU_OUT_OBUF[11]_inst_i_3_n_0
    SLICE_X2Y25          MUXF7 (Prop_muxf7_I1_O)      0.075     0.795 r  ALU_OUT_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.647     1.442    ALU_OUT_OBUF[11]
    U11                  OBUF (Prop_obuf_I_O)         1.207     2.649 r  ALU_OUT_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.649    ALU_OUT[11]
    U11                                                               r  ALU_OUT[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[8]
                            (input port)
  Destination:            ALU_OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.509ns (56.130%)  route 1.179ns (43.870%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  D1[8] (IN)
                         net (fo=0)                   0.000     0.000    D1[8]
    P15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  D1_IBUF[8]_inst/O
                         net (fo=11, routed)          0.564     0.741    D1_IBUF[8]
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.045     0.786 r  ALU_OUT_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.786    ALU_OUT_OBUF[8]_inst_i_3_n_0
    SLICE_X3Y25          MUXF7 (Prop_muxf7_I1_O)      0.065     0.851 r  ALU_OUT_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           0.615     1.466    ALU_OUT_OBUF[8]
    V10                  OBUF (Prop_obuf_I_O)         1.222     2.688 r  ALU_OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.688    ALU_OUT[8]
    V10                                                               r  ALU_OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[4]
                            (input port)
  Destination:            ALU_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.695ns  (logic 1.508ns (55.945%)  route 1.187ns (44.055%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  D1[4] (IN)
                         net (fo=0)                   0.000     0.000    D1[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  D1_IBUF[4]_inst/O
                         net (fo=10, routed)          0.528     0.718    D1_IBUF[4]
    SLICE_X2Y24          LUT5 (Prop_lut5_I4_O)        0.045     0.763 r  ALU_OUT_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.763    ALU_OUT_OBUF[4]_inst_i_3_n_0
    SLICE_X2Y24          MUXF7 (Prop_muxf7_I1_O)      0.064     0.827 r  ALU_OUT_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           0.660     1.486    ALU_OUT_OBUF[4]
    T13                  OBUF (Prop_obuf_I_O)         1.209     2.695 r  ALU_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.695    ALU_OUT[4]
    T13                                                               r  ALU_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1[0]
                            (input port)
  Destination:            ALU_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.735ns  (logic 1.434ns (52.441%)  route 1.301ns (47.559%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  D1[0] (IN)
                         net (fo=0)                   0.000     0.000    D1[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  D1_IBUF[0]_inst/O
                         net (fo=12, routed)          0.562     0.761    D1_IBUF[0]
    SLICE_X0Y22          LUT5 (Prop_lut5_I4_O)        0.045     0.806 r  ALU_OUT_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.099     0.905    ALU_OUT_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.045     0.950 r  ALU_OUT_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.640     1.589    ALU_OUT_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         1.145     2.735 r  ALU_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.735    ALU_OUT[0]
    R10                                                               r  ALU_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------





