/**
 * 1-bit register:
 * If load[t] == 1 then out[t+1] = in[t]
 *                 else out does not change (out[t+1] = out[t])
 */

CHIP Bit {
    IN in, load;
    OUT out;

    PARTS:
    Mux(a=DFFcyc, b=in, sel=load, out=muxout);
    // muxout goes through DFF, introducing a time delay
    // and avoiding a cyclical data race.
    DFF(in=muxout, out=DFFcyc, out=out);
}
