ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32f7xx_hal_flash_ex.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.FLASH_MassErase,"ax",%progbits
  17              		.align	1
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	FLASH_MassErase:
  25              	.LVL0:
  26              	.LFB145:
  27              		.file 1 "dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c"
   1:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
   2:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   ******************************************************************************
   3:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @file    stm32f7xx_hal_flash_ex.c
   4:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @author  MCD Application Team
   5:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief   Extended FLASH HAL module driver.
   6:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This file provides firmware functions to manage the following 
   7:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          functionalities of the FLASH extension peripheral:
   8:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *           + Extended programming operations functions
   9:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *  
  10:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   @verbatim
  11:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   ==============================================================================
  12:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                    ##### Flash Extension features #####
  13:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   ==============================================================================
  14:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****            
  15:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   [..] Comparing to other previous devices, the FLASH interface for STM32F76xx/STM32F77xx 
  16:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****        devices contains the following additional features 
  17:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****        
  18:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****        (+) Capacity up to 2 Mbyte with dual bank architecture supporting read-while-write
  19:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****            capability (RWW)
  20:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****        (+) Dual bank memory organization       
  21:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****        (+) Dual boot mode
  22:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****    
  23:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                       ##### How to use this driver #####
  24:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   ==============================================================================
  25:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   [..] This driver provides functions to configure and program the FLASH memory 
  26:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****        of all STM32F7xx devices. It includes
  27:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       (#) FLASH Memory Erase functions: 
  28:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****            (++) Lock and Unlock the FLASH interface using HAL_FLASH_Unlock() and 
  29:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                 HAL_FLASH_Lock() functions
  30:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****            (++) Erase function: Erase sector, erase all sectors
  31:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****            (++) There are two modes of erase :
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 2


  32:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****              (+++) Polling Mode using HAL_FLASHEx_Erase()
  33:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****              (+++) Interrupt Mode using HAL_FLASHEx_Erase_IT()
  34:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****              
  35:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       (#) Option Bytes Programming functions: Use HAL_FLASHEx_OBProgram() to :
  36:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****            (++) Set/Reset the write protection
  37:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****            (++) Set the Read protection Level
  38:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****            (++) Set the BOR level
  39:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****            (++) Program the user Option Bytes
  40:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
  41:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   @endverbatim
  42:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   ******************************************************************************
  43:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @attention
  44:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *
  45:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  46:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * All rights reserved.</center></h2>
  47:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *
  48:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  49:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * the "License"; You may not use this file except in compliance with the
  50:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * License. You may obtain a copy of the License at:
  51:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  52:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *
  53:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   ******************************************************************************
  54:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */ 
  55:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
  56:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /* Includes ------------------------------------------------------------------*/
  57:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #include "stm32f7xx_hal.h"
  58:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
  59:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /** @addtogroup STM32F7xx_HAL_Driver
  60:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @{
  61:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
  62:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
  63:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /** @defgroup FLASHEx FLASHEx
  64:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief FLASH HAL Extension module driver
  65:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @{
  66:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
  67:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
  68:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #ifdef HAL_FLASH_MODULE_ENABLED
  69:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
  70:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /* Private typedef -----------------------------------------------------------*/
  71:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /* Private define ------------------------------------------------------------*/
  72:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /** @addtogroup FLASHEx_Private_Constants
  73:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @{
  74:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */    
  75:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #define SECTOR_MASK               0xFFFFFF07U
  76:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #define FLASH_TIMEOUT_VALUE       50000U/* 50 s */
  77:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
  78:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @}
  79:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
  80:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     
  81:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /* Private macro -------------------------------------------------------------*/
  82:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /* Private variables ---------------------------------------------------------*/
  83:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /** @addtogroup FLASHEx_Private_Variables
  84:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @{
  85:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */    
  86:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** extern FLASH_ProcessTypeDef pFlash;
  87:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
  88:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @}
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 3


  89:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
  90:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
  91:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /* Private function prototypes -----------------------------------------------*/
  92:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /** @addtogroup FLASHEx_Private_Functions
  93:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @{
  94:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
  95:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /* Option bytes control */
  96:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static HAL_StatusTypeDef  FLASH_OB_EnableWRP(uint32_t WRPSector);
  97:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static HAL_StatusTypeDef  FLASH_OB_DisableWRP(uint32_t WRPSector);
  98:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static HAL_StatusTypeDef  FLASH_OB_RDP_LevelConfig(uint8_t Level);
  99:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static HAL_StatusTypeDef  FLASH_OB_BOR_LevelConfig(uint8_t Level);
 100:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static HAL_StatusTypeDef  FLASH_OB_BootAddressConfig(uint32_t BootOption, uint32_t Address);
 101:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static uint32_t           FLASH_OB_GetUser(void);
 102:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static uint32_t           FLASH_OB_GetWRP(void);
 103:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static uint8_t            FLASH_OB_GetRDP(void);
 104:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static uint32_t           FLASH_OB_GetBOR(void);
 105:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static uint32_t           FLASH_OB_GetBootAddress(uint32_t BootOption);
 106:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 107:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #if defined (FLASH_OPTCR_nDBANK)
 108:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static void               FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks);
 109:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static HAL_StatusTypeDef  FLASH_OB_UserConfig(uint32_t Wwdg, uint32_t Iwdg, uint32_t Stop, uint32_t
 110:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                                               uint32_t Iwdgstdby, uint32_t NDBank, uint32_t NDBoot)
 111:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #else
 112:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static void               FLASH_MassErase(uint8_t VoltageRange);
 113:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static HAL_StatusTypeDef  FLASH_OB_UserConfig(uint32_t Wwdg, uint32_t Iwdg, uint32_t Stop, uint32_t
 114:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #endif /* FLASH_OPTCR_nDBANK */
 115:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 116:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #if defined (FLASH_OPTCR2_PCROP)
 117:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static HAL_StatusTypeDef  FLASH_OB_PCROP_Config(uint32_t PCROPSector);
 118:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static HAL_StatusTypeDef  FLASH_OB_PCROP_RDP_Config(uint32_t Pcrop_Rdp);
 119:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static uint32_t           FLASH_OB_GetPCROP(void);
 120:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static uint32_t           FLASH_OB_GetPCROPRDP(void);
 121:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #endif /* FLASH_OPTCR2_PCROP */
 122:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 123:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** extern HAL_StatusTypeDef  FLASH_WaitForLastOperation(uint32_t Timeout);
 124:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 125:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @}
 126:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 127:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 128:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /* Exported functions --------------------------------------------------------*/
 129:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /** @defgroup FLASHEx_Exported_Functions FLASHEx Exported Functions
 130:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @{
 131:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 132:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 133:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /** @defgroup FLASHEx_Exported_Functions_Group1 Extended IO operation functions
 134:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****  *  @brief   Extended IO operation functions 
 135:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****  *
 136:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** @verbatim   
 137:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****  ===============================================================================
 138:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                 ##### Extended programming operation functions #####
 139:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****  ===============================================================================  
 140:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     [..]
 141:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     This subsection provides a set of functions allowing to manage the Extension FLASH 
 142:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     programming operations Operations.
 143:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 144:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** @endverbatim
 145:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @{
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 4


 146:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 147:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 148:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief  Perform a mass erase or erase the specified FLASH memory sectors 
 149:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param[in]  pEraseInit pointer to an FLASH_EraseInitTypeDef structure that
 150:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *         contains the configuration information for the erasing.
 151:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * 
 152:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param[out]  SectorError pointer to variable  that
 153:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *         contains the configuration information on faulty sector in case of error 
 154:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *         (0xFFFFFFFF means that all the sectors have been correctly erased)
 155:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * 
 156:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @retval HAL Status
 157:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 158:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
 159:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** {
 160:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_ERROR;
 161:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   uint32_t index = 0;
 162:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 163:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Process Locked */
 164:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   __HAL_LOCK(&pFlash);
 165:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 166:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Check the parameters */
 167:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
 168:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 169:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Wait for last operation to be completed */
 170:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 171:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 172:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   if(status == HAL_OK)
 173:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 174:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     /*Initialization of SectorError variable*/
 175:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     *SectorError = 0xFFFFFFFFU;
 176:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     
 177:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 178:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     {
 179:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       /*Mass erase to be done*/
 180:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #if defined (FLASH_OPTCR_nDBANK)      
 181:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 182:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #else
 183:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
 184:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #endif /* FLASH_OPTCR_nDBANK */
 185:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                       
 186:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       /* Wait for last operation to be completed */
 187:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 188:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       
 189:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       /* if the erase operation is completed, disable the MER Bit */
 190:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       FLASH->CR &= (~FLASH_MER_BIT);
 191:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     }
 192:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     else
 193:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     {
 194:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       /* Check the parameters */
 195:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));
 196:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 197:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       /* Erase by sector by sector to be done*/
 198:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++
 199:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       {
 200:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 201:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 202:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         /* Wait for last operation to be completed */
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 5


 203:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 204:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         
 205:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         /* If the erase operation is completed, disable the SER Bit and SNB Bits */
 206:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 207:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 208:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         if(status != HAL_OK) 
 209:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         {
 210:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****           /* In case of error, stop erase procedure and return the faulty sector*/
 211:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****           *SectorError = index;
 212:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****           break;
 213:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         }
 214:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       }
 215:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     }
 216:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 217:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 218:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Process Unlocked */
 219:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   __HAL_UNLOCK(&pFlash);
 220:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 221:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   return status;
 222:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 223:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 224:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 225:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief  Perform a mass erase or erase the specified FLASH memory sectors  with interrupt enable
 226:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  pEraseInit pointer to an FLASH_EraseInitTypeDef structure that
 227:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *         contains the configuration information for the erasing.
 228:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * 
 229:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @retval HAL Status
 230:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 231:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit)
 232:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** {
 233:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 234:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 235:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Process Locked */
 236:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   __HAL_LOCK(&pFlash);
 237:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 238:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Check the parameters */
 239:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
 240:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 241:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Enable End of FLASH Operation interrupt */
 242:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP);
 243:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 244:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Enable Error source interrupt */
 245:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   __HAL_FLASH_ENABLE_IT(FLASH_IT_ERR);
 246:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 247:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Clear pending flags (if any) */  
 248:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP    | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR |\
 249:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                          FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR| FLASH_FLAG_ERSERR);  
 250:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 251:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 252:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 253:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     /*Mass erase to be done*/
 254:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     pFlash.ProcedureOnGoing = FLASH_PROC_MASSERASE;
 255:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #if defined (FLASH_OPTCR_nDBANK)    
 256:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 257:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #else
 258:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
 259:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #endif /* FLASH_OPTCR_nDBANK */    
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 6


 260:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 261:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   else
 262:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 263:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     /* Erase by sector to be done*/
 264:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 265:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     /* Check the parameters */
 266:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));
 267:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 268:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     pFlash.ProcedureOnGoing = FLASH_PROC_SECTERASE;
 269:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     pFlash.NbSectorsToErase = pEraseInit->NbSectors;
 270:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     pFlash.Sector = pEraseInit->Sector;
 271:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     pFlash.VoltageForErase = (uint8_t)pEraseInit->VoltageRange;
 272:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 273:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     /*Erase 1st sector and wait for IT*/
 274:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     FLASH_Erase_Sector(pEraseInit->Sector, pEraseInit->VoltageRange);
 275:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 276:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 277:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   return status;
 278:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 279:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 280:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 281:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief  Program option bytes
 282:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  pOBInit pointer to an FLASH_OBInitStruct structure that
 283:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *         contains the configuration information for the programming.
 284:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * 
 285:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @retval HAL Status
 286:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 287:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
 288:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** {
 289:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_ERROR;
 290:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 291:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Process Locked */
 292:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   __HAL_LOCK(&pFlash);
 293:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 294:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Check the parameters */
 295:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OPTIONBYTE(pOBInit->OptionType));
 296:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 297:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Write protection configuration */
 298:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 299:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 300:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     assert_param(IS_WRPSTATE(pOBInit->WRPState));
 301:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     if(pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 302:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     {
 303:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       /*Enable of Write protection on the selected Sector*/
 304:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       status = FLASH_OB_EnableWRP(pOBInit->WRPSector);
 305:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     }
 306:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     else
 307:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     {
 308:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       /*Disable of Write protection on the selected Sector*/
 309:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       status = FLASH_OB_DisableWRP(pOBInit->WRPSector);
 310:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     }
 311:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 312:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 313:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Read protection configuration */
 314:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 315:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 316:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 7


 317:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 318:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 319:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* USER  configuration */
 320:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 321:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 322:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #if defined (FLASH_OPTCR_nDBANK)
 323:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_WWDG_SW, 
 324:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                                  pOBInit->USERConfig & OB_IWDG_SW,
 325:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                                  pOBInit->USERConfig & OB_STOP_NO_RST,
 326:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                                  pOBInit->USERConfig & OB_STDBY_NO_RST, 
 327:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                                  pOBInit->USERConfig & OB_IWDG_STOP_ACTIVE,
 328:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                                  pOBInit->USERConfig & OB_IWDG_STDBY_ACTIVE,
 329:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                                  pOBInit->USERConfig & OB_NDBANK_SINGLE_BANK,
 330:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                                  pOBInit->USERConfig & OB_DUAL_BOOT_DISABLE);
 331:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #else
 332:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_WWDG_SW, 
 333:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                                  pOBInit->USERConfig & OB_IWDG_SW,
 334:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                                  pOBInit->USERConfig & OB_STOP_NO_RST,
 335:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                                  pOBInit->USERConfig & OB_STDBY_NO_RST, 
 336:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                                  pOBInit->USERConfig & OB_IWDG_STOP_ACTIVE,
 337:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                                  pOBInit->USERConfig & OB_IWDG_STDBY_ACTIVE);    
 338:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #endif /* FLASH_OPTCR_nDBANK */
 339:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 340:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 341:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* BOR Level  configuration */
 342:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   if((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
 343:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 344:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     status = FLASH_OB_BOR_LevelConfig(pOBInit->BORLevel);
 345:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 346:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 347:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Boot 0 Address configuration */
 348:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   if((pOBInit->OptionType & OPTIONBYTE_BOOTADDR_0) == OPTIONBYTE_BOOTADDR_0)
 349:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 350:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     status = FLASH_OB_BootAddressConfig(OPTIONBYTE_BOOTADDR_0, pOBInit->BootAddr0);
 351:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 352:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 353:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Boot 1 Address configuration */
 354:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   if((pOBInit->OptionType & OPTIONBYTE_BOOTADDR_1) == OPTIONBYTE_BOOTADDR_1)
 355:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 356:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     status = FLASH_OB_BootAddressConfig(OPTIONBYTE_BOOTADDR_1, pOBInit->BootAddr1);
 357:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 358:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 359:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #if defined (FLASH_OPTCR2_PCROP)
 360:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* PCROP configuration */
 361:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   if((pOBInit->OptionType & OPTIONBYTE_PCROP) == OPTIONBYTE_PCROP)
 362:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 363:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     status = FLASH_OB_PCROP_Config(pOBInit->PCROPSector);
 364:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 365:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 366:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* PCROP_RDP configuration */
 367:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   if((pOBInit->OptionType & OPTIONBYTE_PCROP_RDP) == OPTIONBYTE_PCROP_RDP)
 368:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 369:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     status = FLASH_OB_PCROP_RDP_Config(pOBInit->PCROPRdp);
 370:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 371:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #endif /* FLASH_OPTCR2_PCROP */
 372:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 373:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Process Unlocked */
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 8


 374:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   __HAL_UNLOCK(&pFlash);
 375:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 376:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   return status;
 377:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 378:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 379:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 380:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief  Get the Option byte configuration
 381:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  pOBInit pointer to an FLASH_OBInitStruct structure that
 382:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *         contains the configuration information for the programming.
 383:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * 
 384:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @retval None
 385:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 386:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
 387:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** {
 388:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER |\
 389:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 	                OPTIONBYTE_BOR | OPTIONBYTE_BOOTADDR_0 | OPTIONBYTE_BOOTADDR_1;
 390:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 391:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /*Get WRP*/
 392:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   pOBInit->WRPSector = FLASH_OB_GetWRP();
 393:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 394:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /*Get RDP Level*/
 395:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   pOBInit->RDPLevel = FLASH_OB_GetRDP();
 396:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 397:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /*Get USER*/
 398:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   pOBInit->USERConfig = FLASH_OB_GetUser();
 399:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 400:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /*Get BOR Level*/
 401:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   pOBInit->BORLevel = FLASH_OB_GetBOR();
 402:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 403:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /*Get Boot Address when Boot pin = 0 */
 404:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   pOBInit->BootAddr0 = FLASH_OB_GetBootAddress(OPTIONBYTE_BOOTADDR_0);
 405:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 406:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /*Get Boot Address when Boot pin = 1 */
 407:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   pOBInit->BootAddr1 = FLASH_OB_GetBootAddress(OPTIONBYTE_BOOTADDR_1);
 408:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 409:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #if defined (FLASH_OPTCR2_PCROP)
 410:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /*Get PCROP Sectors */
 411:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   pOBInit->PCROPSector = FLASH_OB_GetPCROP();
 412:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 413:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /*Get PCROP_RDP Value */
 414:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   pOBInit->PCROPRdp = FLASH_OB_GetPCROPRDP();
 415:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #endif /* FLASH_OPTCR2_PCROP */
 416:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 417:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 418:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @}
 419:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 420:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 421:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #if defined (FLASH_OPTCR_nDBANK)
 422:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 423:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief  Full erase of FLASH memory sectors 
 424:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  VoltageRange The device voltage range which defines the erase parallelism.  
 425:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter can be one of the following values:
 426:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg VOLTAGE_RANGE_1: when the device voltage range is 1.8V to 2.1V, 
 427:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *                                  the operation will be done by byte (8-bit) 
 428:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg VOLTAGE_RANGE_2: when the device voltage range is 2.1V to 2.7V,
 429:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *                                  the operation will be done by half word (16-bit)
 430:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg VOLTAGE_RANGE_3: when the device voltage range is 2.7V to 3.6V,
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 9


 431:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *                                  the operation will be done by word (32-bit)
 432:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg VOLTAGE_RANGE_4: when the device voltage range is 2.7V to 3.6V + External Vpp, 
 433:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *                                  the operation will be done by double word (64-bit)
 434:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  Banks Banks to be erased
 435:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter can be one of the following values:
 436:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg FLASH_BANK_1: Bank1 to be erased
 437:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg FLASH_BANK_2: Bank2 to be erased
 438:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
 439:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *
 440:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @retval HAL Status
 441:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 442:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
 443:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** {
  28              		.loc 1 443 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 444:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Check the parameters */
 445:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_VOLTAGERANGE(VoltageRange));
  33              		.loc 1 445 3 view .LVU1
 446:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_FLASH_BANK(Banks));
  34              		.loc 1 446 3 view .LVU2
 447:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 448:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* if the previous operation is completed, proceed to erase all sectors */
 449:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   FLASH->CR &= CR_PSIZE_MASK;
  35              		.loc 1 449 3 view .LVU3
  36              		.loc 1 449 13 is_stmt 0 view .LVU4
  37 0000 114A     		ldr	r2, .L7
  38 0002 1369     		ldr	r3, [r2, #16]
  39 0004 23F44073 		bic	r3, r3, #768
  40 0008 1361     		str	r3, [r2, #16]
 450:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   if(Banks == FLASH_BANK_BOTH)
  41              		.loc 1 450 3 is_stmt 1 view .LVU5
  42              		.loc 1 450 5 is_stmt 0 view .LVU6
  43 000a 0329     		cmp	r1, #3
  44 000c 10D0     		beq	.L5
 451:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 452:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     /* bank1 & bank2 will be erased*/
 453:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     FLASH->CR |= FLASH_MER_BIT;
 454:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 455:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   else if(Banks == FLASH_BANK_2)
  45              		.loc 1 455 8 is_stmt 1 view .LVU7
  46              		.loc 1 455 10 is_stmt 0 view .LVU8
  47 000e 0229     		cmp	r1, #2
  48 0010 14D0     		beq	.L6
 456:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 457:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     /*Only bank2 will be erased*/
 458:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     FLASH->CR |= FLASH_CR_MER2;
 459:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 460:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   else
 461:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 462:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     /*Only bank1 will be erased*/
 463:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     FLASH->CR |= FLASH_CR_MER1;    
  49              		.loc 1 463 5 is_stmt 1 view .LVU9
  50              		.loc 1 463 15 is_stmt 0 view .LVU10
  51 0012 0D4A     		ldr	r2, .L7
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 10


  52 0014 1369     		ldr	r3, [r2, #16]
  53 0016 43F00403 		orr	r3, r3, #4
  54 001a 1361     		str	r3, [r2, #16]
  55              	.LVL1:
  56              	.L3:
 464:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 465:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
  57              		.loc 1 465 3 is_stmt 1 view .LVU11
  58              		.loc 1 465 13 is_stmt 0 view .LVU12
  59 001c 0A4A     		ldr	r2, .L7
  60 001e 1369     		ldr	r3, [r2, #16]
  61 0020 43EA0020 		orr	r0, r3, r0, lsl #8
  62              	.LVL2:
  63              		.loc 1 465 13 view .LVU13
  64 0024 40F48030 		orr	r0, r0, #65536
  65 0028 1061     		str	r0, [r2, #16]
 466:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Data synchronous Barrier (DSB) Just after the write operation
 467:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****      This will force the CPU to respect the sequence of instruction (no optimization).*/
 468:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   __DSB();
  66              		.loc 1 468 3 is_stmt 1 view .LVU14
  67              	.LBB6:
  68              	.LBI6:
  69              		.file 2 "dev/CMSIS/Include/cmsis_gcc.h"
   1:dev/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:dev/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:dev/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:dev/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:dev/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:dev/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:dev/CMSIS/Include/cmsis_gcc.h **** /*
   8:dev/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:dev/CMSIS/Include/cmsis_gcc.h ****  *
  10:dev/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:dev/CMSIS/Include/cmsis_gcc.h ****  *
  12:dev/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:dev/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:dev/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:dev/CMSIS/Include/cmsis_gcc.h ****  *
  16:dev/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:dev/CMSIS/Include/cmsis_gcc.h ****  *
  18:dev/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:dev/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:dev/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:dev/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:dev/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:dev/CMSIS/Include/cmsis_gcc.h ****  */
  24:dev/CMSIS/Include/cmsis_gcc.h **** 
  25:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:dev/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:dev/CMSIS/Include/cmsis_gcc.h **** 
  28:dev/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:dev/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:dev/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:dev/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:dev/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:dev/CMSIS/Include/cmsis_gcc.h **** 
  34:dev/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 11


  35:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:dev/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  38:dev/CMSIS/Include/cmsis_gcc.h **** 
  39:dev/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:dev/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  43:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:dev/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  46:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:dev/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  49:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:dev/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:dev/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:dev/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  55:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:dev/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  58:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:dev/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  61:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:dev/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  64:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:dev/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  67:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:dev/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  70:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:dev/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:dev/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  78:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:dev/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:dev/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  86:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:dev/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 12


  92:dev/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  94:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:dev/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:dev/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 102:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:dev/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:dev/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 110:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:dev/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 113:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:dev/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 116:dev/CMSIS/Include/cmsis_gcc.h **** 
 117:dev/CMSIS/Include/cmsis_gcc.h **** 
 118:dev/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:dev/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:dev/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:dev/CMSIS/Include/cmsis_gcc.h ****   @{
 122:dev/CMSIS/Include/cmsis_gcc.h ****  */
 123:dev/CMSIS/Include/cmsis_gcc.h **** 
 124:dev/CMSIS/Include/cmsis_gcc.h **** /**
 125:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:dev/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:dev/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:dev/CMSIS/Include/cmsis_gcc.h ****  */
 129:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:dev/CMSIS/Include/cmsis_gcc.h **** {
 131:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:dev/CMSIS/Include/cmsis_gcc.h **** }
 133:dev/CMSIS/Include/cmsis_gcc.h **** 
 134:dev/CMSIS/Include/cmsis_gcc.h **** 
 135:dev/CMSIS/Include/cmsis_gcc.h **** /**
 136:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:dev/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:dev/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:dev/CMSIS/Include/cmsis_gcc.h ****  */
 140:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:dev/CMSIS/Include/cmsis_gcc.h **** {
 142:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:dev/CMSIS/Include/cmsis_gcc.h **** }
 144:dev/CMSIS/Include/cmsis_gcc.h **** 
 145:dev/CMSIS/Include/cmsis_gcc.h **** 
 146:dev/CMSIS/Include/cmsis_gcc.h **** /**
 147:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 13


 149:dev/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:dev/CMSIS/Include/cmsis_gcc.h ****  */
 151:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:dev/CMSIS/Include/cmsis_gcc.h **** {
 153:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:dev/CMSIS/Include/cmsis_gcc.h **** 
 155:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:dev/CMSIS/Include/cmsis_gcc.h **** }
 158:dev/CMSIS/Include/cmsis_gcc.h **** 
 159:dev/CMSIS/Include/cmsis_gcc.h **** 
 160:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:dev/CMSIS/Include/cmsis_gcc.h **** /**
 162:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:dev/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:dev/CMSIS/Include/cmsis_gcc.h ****  */
 166:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:dev/CMSIS/Include/cmsis_gcc.h **** {
 168:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:dev/CMSIS/Include/cmsis_gcc.h **** 
 170:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:dev/CMSIS/Include/cmsis_gcc.h **** }
 173:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 174:dev/CMSIS/Include/cmsis_gcc.h **** 
 175:dev/CMSIS/Include/cmsis_gcc.h **** 
 176:dev/CMSIS/Include/cmsis_gcc.h **** /**
 177:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:dev/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:dev/CMSIS/Include/cmsis_gcc.h ****  */
 181:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:dev/CMSIS/Include/cmsis_gcc.h **** {
 183:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:dev/CMSIS/Include/cmsis_gcc.h **** }
 185:dev/CMSIS/Include/cmsis_gcc.h **** 
 186:dev/CMSIS/Include/cmsis_gcc.h **** 
 187:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:dev/CMSIS/Include/cmsis_gcc.h **** /**
 189:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:dev/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:dev/CMSIS/Include/cmsis_gcc.h ****  */
 193:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:dev/CMSIS/Include/cmsis_gcc.h **** {
 195:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:dev/CMSIS/Include/cmsis_gcc.h **** }
 197:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 198:dev/CMSIS/Include/cmsis_gcc.h **** 
 199:dev/CMSIS/Include/cmsis_gcc.h **** 
 200:dev/CMSIS/Include/cmsis_gcc.h **** /**
 201:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:dev/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:dev/CMSIS/Include/cmsis_gcc.h ****  */
 205:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 14


 206:dev/CMSIS/Include/cmsis_gcc.h **** {
 207:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:dev/CMSIS/Include/cmsis_gcc.h **** 
 209:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:dev/CMSIS/Include/cmsis_gcc.h **** }
 212:dev/CMSIS/Include/cmsis_gcc.h **** 
 213:dev/CMSIS/Include/cmsis_gcc.h **** 
 214:dev/CMSIS/Include/cmsis_gcc.h **** /**
 215:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:dev/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:dev/CMSIS/Include/cmsis_gcc.h ****  */
 219:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:dev/CMSIS/Include/cmsis_gcc.h **** {
 221:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:dev/CMSIS/Include/cmsis_gcc.h **** 
 223:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:dev/CMSIS/Include/cmsis_gcc.h **** }
 226:dev/CMSIS/Include/cmsis_gcc.h **** 
 227:dev/CMSIS/Include/cmsis_gcc.h **** 
 228:dev/CMSIS/Include/cmsis_gcc.h **** /**
 229:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:dev/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:dev/CMSIS/Include/cmsis_gcc.h ****  */
 233:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:dev/CMSIS/Include/cmsis_gcc.h **** {
 235:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:dev/CMSIS/Include/cmsis_gcc.h **** 
 237:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:dev/CMSIS/Include/cmsis_gcc.h **** }
 240:dev/CMSIS/Include/cmsis_gcc.h **** 
 241:dev/CMSIS/Include/cmsis_gcc.h **** 
 242:dev/CMSIS/Include/cmsis_gcc.h **** /**
 243:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:dev/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:dev/CMSIS/Include/cmsis_gcc.h ****  */
 247:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:dev/CMSIS/Include/cmsis_gcc.h **** {
 249:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:dev/CMSIS/Include/cmsis_gcc.h **** 
 251:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:dev/CMSIS/Include/cmsis_gcc.h **** }
 254:dev/CMSIS/Include/cmsis_gcc.h **** 
 255:dev/CMSIS/Include/cmsis_gcc.h **** 
 256:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:dev/CMSIS/Include/cmsis_gcc.h **** /**
 258:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:dev/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:dev/CMSIS/Include/cmsis_gcc.h ****  */
 262:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 15


 263:dev/CMSIS/Include/cmsis_gcc.h **** {
 264:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:dev/CMSIS/Include/cmsis_gcc.h **** 
 266:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:dev/CMSIS/Include/cmsis_gcc.h **** }
 269:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 270:dev/CMSIS/Include/cmsis_gcc.h **** 
 271:dev/CMSIS/Include/cmsis_gcc.h **** 
 272:dev/CMSIS/Include/cmsis_gcc.h **** /**
 273:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:dev/CMSIS/Include/cmsis_gcc.h ****  */
 277:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:dev/CMSIS/Include/cmsis_gcc.h **** {
 279:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:dev/CMSIS/Include/cmsis_gcc.h **** }
 281:dev/CMSIS/Include/cmsis_gcc.h **** 
 282:dev/CMSIS/Include/cmsis_gcc.h **** 
 283:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:dev/CMSIS/Include/cmsis_gcc.h **** /**
 285:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:dev/CMSIS/Include/cmsis_gcc.h ****  */
 289:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:dev/CMSIS/Include/cmsis_gcc.h **** {
 291:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:dev/CMSIS/Include/cmsis_gcc.h **** }
 293:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 294:dev/CMSIS/Include/cmsis_gcc.h **** 
 295:dev/CMSIS/Include/cmsis_gcc.h **** 
 296:dev/CMSIS/Include/cmsis_gcc.h **** /**
 297:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:dev/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:dev/CMSIS/Include/cmsis_gcc.h ****  */
 301:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:dev/CMSIS/Include/cmsis_gcc.h **** {
 303:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:dev/CMSIS/Include/cmsis_gcc.h **** 
 305:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:dev/CMSIS/Include/cmsis_gcc.h **** }
 308:dev/CMSIS/Include/cmsis_gcc.h **** 
 309:dev/CMSIS/Include/cmsis_gcc.h **** 
 310:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:dev/CMSIS/Include/cmsis_gcc.h **** /**
 312:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:dev/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:dev/CMSIS/Include/cmsis_gcc.h ****  */
 316:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:dev/CMSIS/Include/cmsis_gcc.h **** {
 318:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:dev/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 16


 320:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:dev/CMSIS/Include/cmsis_gcc.h **** }
 323:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 324:dev/CMSIS/Include/cmsis_gcc.h **** 
 325:dev/CMSIS/Include/cmsis_gcc.h **** 
 326:dev/CMSIS/Include/cmsis_gcc.h **** /**
 327:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:dev/CMSIS/Include/cmsis_gcc.h ****  */
 331:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:dev/CMSIS/Include/cmsis_gcc.h **** {
 333:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:dev/CMSIS/Include/cmsis_gcc.h **** }
 335:dev/CMSIS/Include/cmsis_gcc.h **** 
 336:dev/CMSIS/Include/cmsis_gcc.h **** 
 337:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:dev/CMSIS/Include/cmsis_gcc.h **** /**
 339:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:dev/CMSIS/Include/cmsis_gcc.h ****  */
 343:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:dev/CMSIS/Include/cmsis_gcc.h **** {
 345:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:dev/CMSIS/Include/cmsis_gcc.h **** }
 347:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 348:dev/CMSIS/Include/cmsis_gcc.h **** 
 349:dev/CMSIS/Include/cmsis_gcc.h **** 
 350:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:dev/CMSIS/Include/cmsis_gcc.h **** /**
 352:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:dev/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:dev/CMSIS/Include/cmsis_gcc.h ****  */
 356:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:dev/CMSIS/Include/cmsis_gcc.h **** {
 358:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:dev/CMSIS/Include/cmsis_gcc.h **** 
 360:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:dev/CMSIS/Include/cmsis_gcc.h **** }
 363:dev/CMSIS/Include/cmsis_gcc.h **** 
 364:dev/CMSIS/Include/cmsis_gcc.h **** 
 365:dev/CMSIS/Include/cmsis_gcc.h **** /**
 366:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:dev/CMSIS/Include/cmsis_gcc.h ****  */
 370:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:dev/CMSIS/Include/cmsis_gcc.h **** {
 372:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:dev/CMSIS/Include/cmsis_gcc.h **** }
 374:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 375:dev/CMSIS/Include/cmsis_gcc.h **** 
 376:dev/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 17


 377:dev/CMSIS/Include/cmsis_gcc.h **** /**
 378:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:dev/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:dev/CMSIS/Include/cmsis_gcc.h ****  */
 382:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:dev/CMSIS/Include/cmsis_gcc.h **** {
 384:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:dev/CMSIS/Include/cmsis_gcc.h **** 
 386:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:dev/CMSIS/Include/cmsis_gcc.h **** }
 389:dev/CMSIS/Include/cmsis_gcc.h **** 
 390:dev/CMSIS/Include/cmsis_gcc.h **** 
 391:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:dev/CMSIS/Include/cmsis_gcc.h **** /**
 393:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:dev/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:dev/CMSIS/Include/cmsis_gcc.h ****  */
 397:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:dev/CMSIS/Include/cmsis_gcc.h **** {
 399:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:dev/CMSIS/Include/cmsis_gcc.h **** 
 401:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:dev/CMSIS/Include/cmsis_gcc.h **** }
 404:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 405:dev/CMSIS/Include/cmsis_gcc.h **** 
 406:dev/CMSIS/Include/cmsis_gcc.h **** 
 407:dev/CMSIS/Include/cmsis_gcc.h **** /**
 408:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:dev/CMSIS/Include/cmsis_gcc.h ****  */
 412:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:dev/CMSIS/Include/cmsis_gcc.h **** {
 414:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:dev/CMSIS/Include/cmsis_gcc.h **** }
 416:dev/CMSIS/Include/cmsis_gcc.h **** 
 417:dev/CMSIS/Include/cmsis_gcc.h **** 
 418:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:dev/CMSIS/Include/cmsis_gcc.h **** /**
 420:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:dev/CMSIS/Include/cmsis_gcc.h ****  */
 424:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:dev/CMSIS/Include/cmsis_gcc.h **** {
 426:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:dev/CMSIS/Include/cmsis_gcc.h **** }
 428:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 429:dev/CMSIS/Include/cmsis_gcc.h **** 
 430:dev/CMSIS/Include/cmsis_gcc.h **** 
 431:dev/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:dev/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:dev/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 18


 434:dev/CMSIS/Include/cmsis_gcc.h **** /**
 435:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:dev/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:dev/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:dev/CMSIS/Include/cmsis_gcc.h ****  */
 439:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:dev/CMSIS/Include/cmsis_gcc.h **** {
 441:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:dev/CMSIS/Include/cmsis_gcc.h **** }
 443:dev/CMSIS/Include/cmsis_gcc.h **** 
 444:dev/CMSIS/Include/cmsis_gcc.h **** 
 445:dev/CMSIS/Include/cmsis_gcc.h **** /**
 446:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:dev/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:dev/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:dev/CMSIS/Include/cmsis_gcc.h ****  */
 450:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:dev/CMSIS/Include/cmsis_gcc.h **** {
 452:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:dev/CMSIS/Include/cmsis_gcc.h **** }
 454:dev/CMSIS/Include/cmsis_gcc.h **** 
 455:dev/CMSIS/Include/cmsis_gcc.h **** 
 456:dev/CMSIS/Include/cmsis_gcc.h **** /**
 457:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:dev/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:dev/CMSIS/Include/cmsis_gcc.h ****  */
 461:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:dev/CMSIS/Include/cmsis_gcc.h **** {
 463:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:dev/CMSIS/Include/cmsis_gcc.h **** 
 465:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:dev/CMSIS/Include/cmsis_gcc.h **** }
 468:dev/CMSIS/Include/cmsis_gcc.h **** 
 469:dev/CMSIS/Include/cmsis_gcc.h **** 
 470:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:dev/CMSIS/Include/cmsis_gcc.h **** /**
 472:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:dev/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:dev/CMSIS/Include/cmsis_gcc.h ****  */
 476:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:dev/CMSIS/Include/cmsis_gcc.h **** {
 478:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:dev/CMSIS/Include/cmsis_gcc.h **** 
 480:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:dev/CMSIS/Include/cmsis_gcc.h **** }
 483:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 484:dev/CMSIS/Include/cmsis_gcc.h **** 
 485:dev/CMSIS/Include/cmsis_gcc.h **** 
 486:dev/CMSIS/Include/cmsis_gcc.h **** /**
 487:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:dev/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 19


 491:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:dev/CMSIS/Include/cmsis_gcc.h **** {
 493:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:dev/CMSIS/Include/cmsis_gcc.h **** }
 495:dev/CMSIS/Include/cmsis_gcc.h **** 
 496:dev/CMSIS/Include/cmsis_gcc.h **** 
 497:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:dev/CMSIS/Include/cmsis_gcc.h **** /**
 499:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:dev/CMSIS/Include/cmsis_gcc.h ****  */
 503:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:dev/CMSIS/Include/cmsis_gcc.h **** {
 505:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:dev/CMSIS/Include/cmsis_gcc.h **** }
 507:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 508:dev/CMSIS/Include/cmsis_gcc.h **** 
 509:dev/CMSIS/Include/cmsis_gcc.h **** 
 510:dev/CMSIS/Include/cmsis_gcc.h **** /**
 511:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:dev/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:dev/CMSIS/Include/cmsis_gcc.h ****  */
 516:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:dev/CMSIS/Include/cmsis_gcc.h **** {
 518:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:dev/CMSIS/Include/cmsis_gcc.h **** }
 520:dev/CMSIS/Include/cmsis_gcc.h **** 
 521:dev/CMSIS/Include/cmsis_gcc.h **** 
 522:dev/CMSIS/Include/cmsis_gcc.h **** /**
 523:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:dev/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:dev/CMSIS/Include/cmsis_gcc.h ****  */
 527:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:dev/CMSIS/Include/cmsis_gcc.h **** {
 529:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:dev/CMSIS/Include/cmsis_gcc.h **** 
 531:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:dev/CMSIS/Include/cmsis_gcc.h **** }
 534:dev/CMSIS/Include/cmsis_gcc.h **** 
 535:dev/CMSIS/Include/cmsis_gcc.h **** 
 536:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:dev/CMSIS/Include/cmsis_gcc.h **** /**
 538:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:dev/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:dev/CMSIS/Include/cmsis_gcc.h ****  */
 542:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:dev/CMSIS/Include/cmsis_gcc.h **** {
 544:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:dev/CMSIS/Include/cmsis_gcc.h **** 
 546:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 20


 548:dev/CMSIS/Include/cmsis_gcc.h **** }
 549:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 550:dev/CMSIS/Include/cmsis_gcc.h **** 
 551:dev/CMSIS/Include/cmsis_gcc.h **** 
 552:dev/CMSIS/Include/cmsis_gcc.h **** /**
 553:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:dev/CMSIS/Include/cmsis_gcc.h ****  */
 557:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:dev/CMSIS/Include/cmsis_gcc.h **** {
 559:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:dev/CMSIS/Include/cmsis_gcc.h **** }
 561:dev/CMSIS/Include/cmsis_gcc.h **** 
 562:dev/CMSIS/Include/cmsis_gcc.h **** 
 563:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:dev/CMSIS/Include/cmsis_gcc.h **** /**
 565:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:dev/CMSIS/Include/cmsis_gcc.h ****  */
 569:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:dev/CMSIS/Include/cmsis_gcc.h **** {
 571:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:dev/CMSIS/Include/cmsis_gcc.h **** }
 573:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 574:dev/CMSIS/Include/cmsis_gcc.h **** 
 575:dev/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:dev/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:dev/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:dev/CMSIS/Include/cmsis_gcc.h **** 
 579:dev/CMSIS/Include/cmsis_gcc.h **** 
 580:dev/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:dev/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:dev/CMSIS/Include/cmsis_gcc.h **** 
 583:dev/CMSIS/Include/cmsis_gcc.h **** /**
 584:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:dev/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:dev/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:dev/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:dev/CMSIS/Include/cmsis_gcc.h ****   
 589:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:dev/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:dev/CMSIS/Include/cmsis_gcc.h ****  */
 592:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:dev/CMSIS/Include/cmsis_gcc.h **** {
 594:dev/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:dev/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:dev/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:dev/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:dev/CMSIS/Include/cmsis_gcc.h **** #else
 599:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:dev/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 603:dev/CMSIS/Include/cmsis_gcc.h **** }
 604:dev/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 21


 605:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:dev/CMSIS/Include/cmsis_gcc.h **** /**
 607:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:dev/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:dev/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:dev/CMSIS/Include/cmsis_gcc.h **** 
 611:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:dev/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:dev/CMSIS/Include/cmsis_gcc.h ****  */
 614:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:dev/CMSIS/Include/cmsis_gcc.h **** {
 616:dev/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:dev/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:dev/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:dev/CMSIS/Include/cmsis_gcc.h **** #else
 620:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:dev/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 624:dev/CMSIS/Include/cmsis_gcc.h **** }
 625:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 626:dev/CMSIS/Include/cmsis_gcc.h **** 
 627:dev/CMSIS/Include/cmsis_gcc.h **** 
 628:dev/CMSIS/Include/cmsis_gcc.h **** /**
 629:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:dev/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:dev/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:dev/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:dev/CMSIS/Include/cmsis_gcc.h ****   
 634:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:dev/CMSIS/Include/cmsis_gcc.h ****  */
 637:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:dev/CMSIS/Include/cmsis_gcc.h **** {
 639:dev/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:dev/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:dev/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:dev/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:dev/CMSIS/Include/cmsis_gcc.h **** #else
 644:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 646:dev/CMSIS/Include/cmsis_gcc.h **** }
 647:dev/CMSIS/Include/cmsis_gcc.h **** 
 648:dev/CMSIS/Include/cmsis_gcc.h **** 
 649:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:dev/CMSIS/Include/cmsis_gcc.h **** /**
 651:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:dev/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:dev/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:dev/CMSIS/Include/cmsis_gcc.h **** 
 655:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:dev/CMSIS/Include/cmsis_gcc.h ****  */
 658:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:dev/CMSIS/Include/cmsis_gcc.h **** {
 660:dev/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:dev/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 22


 662:dev/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:dev/CMSIS/Include/cmsis_gcc.h **** #else
 664:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 666:dev/CMSIS/Include/cmsis_gcc.h **** }
 667:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 668:dev/CMSIS/Include/cmsis_gcc.h **** 
 669:dev/CMSIS/Include/cmsis_gcc.h **** 
 670:dev/CMSIS/Include/cmsis_gcc.h **** /**
 671:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:dev/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:dev/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:dev/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:dev/CMSIS/Include/cmsis_gcc.h **** 
 676:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:dev/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:dev/CMSIS/Include/cmsis_gcc.h ****  */
 679:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:dev/CMSIS/Include/cmsis_gcc.h **** {
 681:dev/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:dev/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:dev/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:dev/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:dev/CMSIS/Include/cmsis_gcc.h **** #else
 686:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:dev/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 690:dev/CMSIS/Include/cmsis_gcc.h **** }
 691:dev/CMSIS/Include/cmsis_gcc.h **** 
 692:dev/CMSIS/Include/cmsis_gcc.h **** 
 693:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:dev/CMSIS/Include/cmsis_gcc.h **** /**
 695:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:dev/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:dev/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:dev/CMSIS/Include/cmsis_gcc.h **** 
 699:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:dev/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:dev/CMSIS/Include/cmsis_gcc.h ****  */
 702:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:dev/CMSIS/Include/cmsis_gcc.h **** {
 704:dev/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:dev/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:dev/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:dev/CMSIS/Include/cmsis_gcc.h **** #else
 708:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:dev/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 712:dev/CMSIS/Include/cmsis_gcc.h **** }
 713:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 714:dev/CMSIS/Include/cmsis_gcc.h **** 
 715:dev/CMSIS/Include/cmsis_gcc.h **** 
 716:dev/CMSIS/Include/cmsis_gcc.h **** /**
 717:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:dev/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 23


 719:dev/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:dev/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:dev/CMSIS/Include/cmsis_gcc.h **** 
 722:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:dev/CMSIS/Include/cmsis_gcc.h ****  */
 725:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:dev/CMSIS/Include/cmsis_gcc.h **** {
 727:dev/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:dev/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:dev/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:dev/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:dev/CMSIS/Include/cmsis_gcc.h **** #else
 732:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 734:dev/CMSIS/Include/cmsis_gcc.h **** }
 735:dev/CMSIS/Include/cmsis_gcc.h **** 
 736:dev/CMSIS/Include/cmsis_gcc.h **** 
 737:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:dev/CMSIS/Include/cmsis_gcc.h **** /**
 739:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:dev/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:dev/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:dev/CMSIS/Include/cmsis_gcc.h **** 
 743:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:dev/CMSIS/Include/cmsis_gcc.h ****  */
 746:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:dev/CMSIS/Include/cmsis_gcc.h **** {
 748:dev/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:dev/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:dev/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:dev/CMSIS/Include/cmsis_gcc.h **** #else
 752:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 754:dev/CMSIS/Include/cmsis_gcc.h **** }
 755:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 756:dev/CMSIS/Include/cmsis_gcc.h **** 
 757:dev/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:dev/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:dev/CMSIS/Include/cmsis_gcc.h **** 
 760:dev/CMSIS/Include/cmsis_gcc.h **** 
 761:dev/CMSIS/Include/cmsis_gcc.h **** /**
 762:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:dev/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:dev/CMSIS/Include/cmsis_gcc.h ****  */
 766:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:dev/CMSIS/Include/cmsis_gcc.h **** {
 768:dev/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:dev/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:dev/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:dev/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:dev/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:dev/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:dev/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:dev/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 24


 776:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:dev/CMSIS/Include/cmsis_gcc.h **** 
 778:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 781:dev/CMSIS/Include/cmsis_gcc.h **** #else
 782:dev/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 784:dev/CMSIS/Include/cmsis_gcc.h **** }
 785:dev/CMSIS/Include/cmsis_gcc.h **** 
 786:dev/CMSIS/Include/cmsis_gcc.h **** 
 787:dev/CMSIS/Include/cmsis_gcc.h **** /**
 788:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:dev/CMSIS/Include/cmsis_gcc.h ****  */
 792:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:dev/CMSIS/Include/cmsis_gcc.h **** {
 794:dev/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:dev/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:dev/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:dev/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:dev/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:dev/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:dev/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:dev/CMSIS/Include/cmsis_gcc.h **** #else
 802:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 804:dev/CMSIS/Include/cmsis_gcc.h **** #else
 805:dev/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 807:dev/CMSIS/Include/cmsis_gcc.h **** }
 808:dev/CMSIS/Include/cmsis_gcc.h **** 
 809:dev/CMSIS/Include/cmsis_gcc.h **** 
 810:dev/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:dev/CMSIS/Include/cmsis_gcc.h **** 
 812:dev/CMSIS/Include/cmsis_gcc.h **** 
 813:dev/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:dev/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:dev/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:dev/CMSIS/Include/cmsis_gcc.h ****   @{
 817:dev/CMSIS/Include/cmsis_gcc.h **** */
 818:dev/CMSIS/Include/cmsis_gcc.h **** 
 819:dev/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:dev/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:dev/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:dev/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:dev/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:dev/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:dev/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:dev/CMSIS/Include/cmsis_gcc.h **** #else
 827:dev/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:dev/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:dev/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 831:dev/CMSIS/Include/cmsis_gcc.h **** 
 832:dev/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 25


 833:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:dev/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:dev/CMSIS/Include/cmsis_gcc.h ****  */
 836:dev/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:dev/CMSIS/Include/cmsis_gcc.h **** 
 838:dev/CMSIS/Include/cmsis_gcc.h **** /**
 839:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:dev/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:dev/CMSIS/Include/cmsis_gcc.h ****  */
 842:dev/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:dev/CMSIS/Include/cmsis_gcc.h **** 
 844:dev/CMSIS/Include/cmsis_gcc.h **** 
 845:dev/CMSIS/Include/cmsis_gcc.h **** /**
 846:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:dev/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:dev/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:dev/CMSIS/Include/cmsis_gcc.h ****  */
 850:dev/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:dev/CMSIS/Include/cmsis_gcc.h **** 
 852:dev/CMSIS/Include/cmsis_gcc.h **** 
 853:dev/CMSIS/Include/cmsis_gcc.h **** /**
 854:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:dev/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:dev/CMSIS/Include/cmsis_gcc.h ****  */
 857:dev/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:dev/CMSIS/Include/cmsis_gcc.h **** 
 859:dev/CMSIS/Include/cmsis_gcc.h **** 
 860:dev/CMSIS/Include/cmsis_gcc.h **** /**
 861:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:dev/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:dev/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:dev/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:dev/CMSIS/Include/cmsis_gcc.h ****  */
 866:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:dev/CMSIS/Include/cmsis_gcc.h **** {
 868:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:dev/CMSIS/Include/cmsis_gcc.h **** }
 870:dev/CMSIS/Include/cmsis_gcc.h **** 
 871:dev/CMSIS/Include/cmsis_gcc.h **** 
 872:dev/CMSIS/Include/cmsis_gcc.h **** /**
 873:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:dev/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:dev/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:dev/CMSIS/Include/cmsis_gcc.h ****  */
 877:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
  70              		.loc 2 877 27 view .LVU15
  71              	.LBB7:
 878:dev/CMSIS/Include/cmsis_gcc.h **** {
 879:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  72              		.loc 2 879 3 view .LVU16
  73              		.syntax unified
  74              	@ 879 "dev/CMSIS/Include/cmsis_gcc.h" 1
  75 002a BFF34F8F 		dsb 0xF
  76              	@ 0 "" 2
  77              		.thumb
  78              		.syntax unified
  79              	.LBE7:
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 26


  80              	.LBE6:
 469:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
  81              		.loc 1 469 1 is_stmt 0 view .LVU17
  82 002e 7047     		bx	lr
  83              	.LVL3:
  84              	.L5:
 453:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
  85              		.loc 1 453 5 is_stmt 1 view .LVU18
 453:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
  86              		.loc 1 453 15 is_stmt 0 view .LVU19
  87 0030 1169     		ldr	r1, [r2, #16]
  88              	.LVL4:
 453:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
  89              		.loc 1 453 15 view .LVU20
  90 0032 48F20403 		movw	r3, #32772
  91 0036 0B43     		orrs	r3, r3, r1
  92 0038 1361     		str	r3, [r2, #16]
  93 003a EFE7     		b	.L3
  94              	.LVL5:
  95              	.L6:
 458:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
  96              		.loc 1 458 5 is_stmt 1 view .LVU21
 458:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
  97              		.loc 1 458 15 is_stmt 0 view .LVU22
  98 003c 024A     		ldr	r2, .L7
  99 003e 1369     		ldr	r3, [r2, #16]
 100 0040 43F40043 		orr	r3, r3, #32768
 101 0044 1361     		str	r3, [r2, #16]
 102 0046 E9E7     		b	.L3
 103              	.L8:
 104              		.align	2
 105              	.L7:
 106 0048 003C0240 		.word	1073888256
 107              		.cfi_endproc
 108              	.LFE145:
 110              		.section	.text.FLASH_OB_GetWRP,"ax",%progbits
 111              		.align	1
 112              		.syntax unified
 113              		.thumb
 114              		.thumb_func
 115              		.fpu fpv5-d16
 117              	FLASH_OB_GetWRP:
 118              	.LFB147:
 470:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 471:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 472:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief  Erase the specified FLASH memory sector
 473:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  Sector FLASH sector to erase
 474:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *         The value of this parameter depend on device used within the same series      
 475:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  VoltageRange The device voltage range which defines the erase parallelism.  
 476:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter can be one of the following values:
 477:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg FLASH_VOLTAGE_RANGE_1: when the device voltage range is 1.8V to 2.1V, 
 478:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *                                  the operation will be done by byte (8-bit) 
 479:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg FLASH_VOLTAGE_RANGE_2: when the device voltage range is 2.1V to 2.7V,
 480:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *                                  the operation will be done by half word (16-bit)
 481:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg FLASH_VOLTAGE_RANGE_3: when the device voltage range is 2.7V to 3.6V,
 482:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *                                  the operation will be done by word (32-bit)
 483:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg FLASH_VOLTAGE_RANGE_4: when the device voltage range is 2.7V to 3.6V + External
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 27


 484:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *                                  the operation will be done by double word (64-bit)
 485:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * 
 486:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @retval None
 487:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 488:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
 489:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** {
 490:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   uint32_t tmp_psize = 0;
 491:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 492:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Check the parameters */
 493:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_FLASH_SECTOR(Sector));
 494:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_VOLTAGERANGE(VoltageRange));
 495:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 496:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 497:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 498:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****      tmp_psize = FLASH_PSIZE_BYTE;
 499:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 500:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 501:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 502:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     tmp_psize = FLASH_PSIZE_HALF_WORD;
 503:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 504:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 505:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 506:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     tmp_psize = FLASH_PSIZE_WORD;
 507:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 508:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   else
 509:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 510:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 511:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 512:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 513:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
 514:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   if(Sector > FLASH_SECTOR_11) 
 515:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 516:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     Sector += 4;
 517:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }  
 518:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 519:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* If the previous operation is completed, proceed to erase the sector */
 520:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   FLASH->CR &= CR_PSIZE_MASK;
 521:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   FLASH->CR |= tmp_psize;
 522:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 523:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 524:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   FLASH->CR |= FLASH_CR_STRT;
 525:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 526:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Data synchronous Barrier (DSB) Just after the write operation
 527:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****      This will force the CPU to respect the sequence of instruction (no optimization).*/
 528:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   __DSB();
 529:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 530:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 531:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 532:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief  Return the FLASH Write Protection Option Bytes value.
 533:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @retval uint32_t FLASH Write Protection Option Bytes value
 534:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 535:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static uint32_t FLASH_OB_GetWRP(void)
 536:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** {
 119              		.loc 1 536 1 is_stmt 1 view -0
 120              		.cfi_startproc
 121              		@ args = 0, pretend = 0, frame = 0
 122              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 28


 123              		@ link register save eliminated.
 537:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Return the FLASH write protection Register value */
 538:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   return ((uint32_t)(FLASH->OPTCR & 0x0FFF0000));
 124              		.loc 1 538 3 view .LVU24
 125              		.loc 1 538 27 is_stmt 0 view .LVU25
 126 0000 024B     		ldr	r3, .L10
 127 0002 5B69     		ldr	r3, [r3, #20]
 539:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 128              		.loc 1 539 1 view .LVU26
 129 0004 0248     		ldr	r0, .L10+4
 130 0006 1840     		ands	r0, r0, r3
 131 0008 7047     		bx	lr
 132              	.L11:
 133 000a 00BF     		.align	2
 134              	.L10:
 135 000c 003C0240 		.word	1073888256
 136 0010 0000FF0F 		.word	268369920
 137              		.cfi_endproc
 138              	.LFE147:
 140              		.section	.text.FLASH_OB_GetUser,"ax",%progbits
 141              		.align	1
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 145              		.fpu fpv5-d16
 147              	FLASH_OB_GetUser:
 148              	.LFB149:
 540:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 541:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 542:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief  Program the FLASH User Option Byte: IWDG_SW / RST_STOP / RST_STDBY.    
 543:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  Wwdg Selects the IWDG mode
 544:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter can be one of the following values:
 545:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_WWDG_SW: Software WWDG selected
 546:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_WWDG_HW: Hardware WWDG selected
 547:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  Iwdg Selects the WWDG mode
 548:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter can be one of the following values:
 549:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_IWDG_SW: Software IWDG selected
 550:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_IWDG_HW: Hardware IWDG selected
 551:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  Stop Reset event when entering STOP mode.
 552:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter  can be one of the following values:
 553:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_STOP_NO_RST: No reset generated when entering in STOP
 554:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_STOP_RST: Reset generated when entering in STOP
 555:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  Stdby Reset event when entering Standby mode.
 556:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter  can be one of the following values:
 557:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_STDBY_NO_RST: No reset generated when entering in STANDBY
 558:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_STDBY_RST: Reset generated when entering in STANDBY
 559:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  Iwdgstop Independent watchdog counter freeze in Stop mode.
 560:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter  can be one of the following values:
 561:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_IWDG_STOP_FREEZE: Freeze IWDG counter in STOP
 562:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_IWDG_STOP_ACTIVE: IWDG counter active in STOP
 563:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  Iwdgstdby Independent watchdog counter freeze in standby mode.
 564:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter  can be one of the following values:
 565:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_IWDG_STDBY_FREEZE: Freeze IWDG counter in STANDBY
 566:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_IWDG_STDBY_ACTIVE: IWDG counter active in STANDBY
 567:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  NDBank Flash Single Bank mode enabled.
 568:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter  can be one of the following values:
 569:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_NDBANK_SINGLE_BANK: enable 256 bits mode (Flash is a single bank)
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 29


 570:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_NDBANK_DUAL_BANK: disable 256 bits mode (Flash is a dual bank in 128 bits mo
 571:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  NDBoot Flash Dual boot mode disable.
 572:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter  can be one of the following values:
 573:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_DUAL_BOOT_DISABLE: Disable Dual Boot
 574:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_DUAL_BOOT_ENABLE: Enable Dual Boot
 575:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 576:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @retval HAL Status
 577:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 578:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static HAL_StatusTypeDef FLASH_OB_UserConfig(uint32_t Wwdg, uint32_t Iwdg, uint32_t Stop, uint32_t 
 579:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                                              uint32_t Iwdgstdby, uint32_t NDBank, uint32_t NDBoot)
 580:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** {
 581:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   uint32_t useroptionmask = 0x00;
 582:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   uint32_t useroptionvalue = 0x00;
 583:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 584:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 585:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 586:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Check the parameters */
 587:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_WWDG_SOURCE(Wwdg));
 588:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_IWDG_SOURCE(Iwdg));
 589:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_STOP_SOURCE(Stop));
 590:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_STDBY_SOURCE(Stdby));
 591:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_IWDG_STOP_FREEZE(Iwdgstop));
 592:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_IWDG_STDBY_FREEZE(Iwdgstdby));
 593:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_NDBANK(NDBank));
 594:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_NDBOOT(NDBoot));
 595:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 596:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Wait for last operation to be completed */
 597:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 598:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 599:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   if(status == HAL_OK)
 600:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 601:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     useroptionmask = (FLASH_OPTCR_WWDG_SW | FLASH_OPTCR_IWDG_SW | FLASH_OPTCR_nRST_STOP | \
 602:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                       FLASH_OPTCR_nRST_STDBY | FLASH_OPTCR_IWDG_STOP | FLASH_OPTCR_IWDG_STDBY | \
 603:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                       FLASH_OPTCR_nDBOOT | FLASH_OPTCR_nDBANK);
 604:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                       
 605:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     useroptionvalue = (Iwdg | Wwdg | Stop | Stdby | Iwdgstop | Iwdgstdby | NDBoot | NDBank);
 606:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         
 607:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     /* Update User Option Byte */               
 608:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     MODIFY_REG(FLASH->OPTCR, useroptionmask, useroptionvalue);
 609:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 610:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 611:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   return status; 
 612:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 613:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 614:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 615:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief  Return the FLASH User Option Byte value.
 616:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @retval uint32_t FLASH User Option Bytes values: WWDG_SW(Bit4), IWDG_SW(Bit5), nRST_STOP(Bit6),
 617:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *         nRST_STDBY(Bit7), nDBOOT(Bit28), nDBANK(Bit29), IWDG_STDBY(Bit30) and IWDG_STOP(Bit31).
 618:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 619:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static uint32_t FLASH_OB_GetUser(void)
 620:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** {
 149              		.loc 1 620 1 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
 621:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Return the User Option Byte */
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 30


 622:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   return ((uint32_t)(FLASH->OPTCR & 0xF00000F0U));
 154              		.loc 1 622 3 view .LVU28
 155              		.loc 1 622 27 is_stmt 0 view .LVU29
 156 0000 024B     		ldr	r3, .L13
 157 0002 5B69     		ldr	r3, [r3, #20]
 623:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 158              		.loc 1 623 1 view .LVU30
 159 0004 0248     		ldr	r0, .L13+4
 160 0006 1840     		ands	r0, r0, r3
 161 0008 7047     		bx	lr
 162              	.L14:
 163 000a 00BF     		.align	2
 164              	.L13:
 165 000c 003C0240 		.word	1073888256
 166 0010 F00000F0 		.word	-268435216
 167              		.cfi_endproc
 168              	.LFE149:
 170              		.section	.text.FLASH_OB_BOR_LevelConfig,"ax",%progbits
 171              		.align	1
 172              		.syntax unified
 173              		.thumb
 174              		.thumb_func
 175              		.fpu fpv5-d16
 177              	FLASH_OB_BOR_LevelConfig:
 178              	.LVL6:
 179              	.LFB153:
 624:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #else
 625:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 626:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 627:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief  Full erase of FLASH memory sectors 
 628:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  VoltageRange The device voltage range which defines the erase parallelism.  
 629:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter can be one of the following values:
 630:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg VOLTAGE_RANGE_1: when the device voltage range is 1.8V to 2.1V, 
 631:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *                                  the operation will be done by byte (8-bit) 
 632:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg VOLTAGE_RANGE_2: when the device voltage range is 2.1V to 2.7V,
 633:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *                                  the operation will be done by half word (16-bit)
 634:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg VOLTAGE_RANGE_3: when the device voltage range is 2.7V to 3.6V,
 635:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *                                  the operation will be done by word (32-bit)
 636:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg VOLTAGE_RANGE_4: when the device voltage range is 2.7V to 3.6V + External Vpp, 
 637:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *                                  the operation will be done by double word (64-bit)
 638:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *
 639:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @retval HAL Status
 640:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 641:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static void FLASH_MassErase(uint8_t VoltageRange)
 642:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** {
 643:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Check the parameters */
 644:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_VOLTAGERANGE(VoltageRange));
 645:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 646:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* if the previous operation is completed, proceed to erase all sectors */
 647:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   FLASH->CR &= CR_PSIZE_MASK;
 648:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   FLASH->CR |= FLASH_CR_MER;
 649:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 650:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Data synchronous Barrier (DSB) Just after the write operation
 651:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****      This will force the CPU to respect the sequence of instruction (no optimization).*/
 652:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   __DSB();
 653:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 654:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 31


 655:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 656:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief  Erase the specified FLASH memory sector
 657:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  Sector FLASH sector to erase
 658:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *         The value of this parameter depend on device used within the same series      
 659:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  VoltageRange The device voltage range which defines the erase parallelism.  
 660:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter can be one of the following values:
 661:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg FLASH_VOLTAGE_RANGE_1: when the device voltage range is 1.8V to 2.1V, 
 662:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *                                  the operation will be done by byte (8-bit) 
 663:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg FLASH_VOLTAGE_RANGE_2: when the device voltage range is 2.1V to 2.7V,
 664:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *                                  the operation will be done by half word (16-bit)
 665:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg FLASH_VOLTAGE_RANGE_3: when the device voltage range is 2.7V to 3.6V,
 666:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *                                  the operation will be done by word (32-bit)
 667:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg FLASH_VOLTAGE_RANGE_4: when the device voltage range is 2.7V to 3.6V + External
 668:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *                                  the operation will be done by double word (64-bit)
 669:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * 
 670:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @retval None
 671:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 672:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
 673:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** {
 674:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   uint32_t tmp_psize = 0;
 675:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 676:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Check the parameters */
 677:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_FLASH_SECTOR(Sector));
 678:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_VOLTAGERANGE(VoltageRange));
 679:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 680:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 681:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 682:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****      tmp_psize = FLASH_PSIZE_BYTE;
 683:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 684:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 685:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 686:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     tmp_psize = FLASH_PSIZE_HALF_WORD;
 687:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 688:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 689:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 690:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     tmp_psize = FLASH_PSIZE_WORD;
 691:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 692:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   else
 693:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 694:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 695:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 696:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 697:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* If the previous operation is completed, proceed to erase the sector */
 698:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   FLASH->CR &= CR_PSIZE_MASK;
 699:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   FLASH->CR |= tmp_psize;
 700:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   FLASH->CR &= SECTOR_MASK;
 701:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 702:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   FLASH->CR |= FLASH_CR_STRT;
 703:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 704:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Data synchronous Barrier (DSB) Just after the write operation
 705:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****      This will force the CPU to respect the sequence of instruction (no optimization).*/
 706:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   __DSB();
 707:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 708:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 709:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 710:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief  Return the FLASH Write Protection Option Bytes value.
 711:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @retval uint32_t FLASH Write Protection Option Bytes value
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 32


 712:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 713:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static uint32_t FLASH_OB_GetWRP(void)
 714:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** {
 715:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Return the FLASH write protection Register value */
 716:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   return ((uint32_t)(FLASH->OPTCR & 0x00FF0000));
 717:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 718:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 719:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 720:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief  Program the FLASH User Option Byte: IWDG_SW / RST_STOP / RST_STDBY.    
 721:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  Wwdg Selects the IWDG mode
 722:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter can be one of the following values:
 723:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_WWDG_SW: Software WWDG selected
 724:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_WWDG_HW: Hardware WWDG selected
 725:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  Iwdg Selects the WWDG mode
 726:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter can be one of the following values:
 727:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_IWDG_SW: Software IWDG selected
 728:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_IWDG_HW: Hardware IWDG selected
 729:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  Stop Reset event when entering STOP mode.
 730:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter  can be one of the following values:
 731:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_STOP_NO_RST: No reset generated when entering in STOP
 732:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_STOP_RST: Reset generated when entering in STOP
 733:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  Stdby Reset event when entering Standby mode.
 734:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter  can be one of the following values:
 735:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_STDBY_NO_RST: No reset generated when entering in STANDBY
 736:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_STDBY_RST: Reset generated when entering in STANDBY
 737:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  Iwdgstop Independent watchdog counter freeze in Stop mode.
 738:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter  can be one of the following values:
 739:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_IWDG_STOP_FREEZE: Freeze IWDG counter in STOP
 740:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_IWDG_STOP_ACTIVE: IWDG counter active in STOP
 741:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  Iwdgstdby Independent watchdog counter freeze in standby mode.
 742:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter  can be one of the following values:
 743:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_IWDG_STDBY_FREEZE: Freeze IWDG counter in STANDBY
 744:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_IWDG_STDBY_ACTIVE: IWDG counter active in STANDBY           
 745:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @retval HAL Status
 746:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 747:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static HAL_StatusTypeDef FLASH_OB_UserConfig(uint32_t Wwdg, uint32_t Iwdg, uint32_t Stop, uint32_t 
 748:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** {
 749:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   uint32_t useroptionmask = 0x00;
 750:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   uint32_t useroptionvalue = 0x00;
 751:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 752:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 753:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 754:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Check the parameters */
 755:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_WWDG_SOURCE(Wwdg));
 756:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_IWDG_SOURCE(Iwdg));
 757:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_STOP_SOURCE(Stop));
 758:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_STDBY_SOURCE(Stdby));
 759:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_IWDG_STOP_FREEZE(Iwdgstop));
 760:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_IWDG_STDBY_FREEZE(Iwdgstdby));
 761:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 762:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Wait for last operation to be completed */
 763:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 764:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 765:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   if(status == HAL_OK)
 766:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 767:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     useroptionmask = (FLASH_OPTCR_WWDG_SW | FLASH_OPTCR_IWDG_SW | FLASH_OPTCR_nRST_STOP | \
 768:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                       FLASH_OPTCR_nRST_STDBY | FLASH_OPTCR_IWDG_STOP | FLASH_OPTCR_IWDG_STDBY);
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 33


 769:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                       
 770:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     useroptionvalue = (Iwdg | Wwdg | Stop | Stdby | Iwdgstop | Iwdgstdby);
 771:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         
 772:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     /* Update User Option Byte */               
 773:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     MODIFY_REG(FLASH->OPTCR, useroptionmask, useroptionvalue);
 774:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 775:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 776:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   return status; 
 777:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 778:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 779:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 780:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 781:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief  Return the FLASH User Option Byte value.
 782:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @retval uint32_t FLASH User Option Bytes values: WWDG_SW(Bit4), IWDG_SW(Bit5), nRST_STOP(Bit6),
 783:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *         nRST_STDBY(Bit7), IWDG_STDBY(Bit30) and IWDG_STOP(Bit31).
 784:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 785:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static uint32_t FLASH_OB_GetUser(void)
 786:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** {
 787:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Return the User Option Byte */
 788:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   return ((uint32_t)(FLASH->OPTCR & 0xC00000F0U));
 789:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 790:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #endif /* FLASH_OPTCR_nDBANK */
 791:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 792:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 793:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief  Enable the write protection of the desired bank1 or bank2 sectors
 794:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *
 795:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @note   When the memory read protection level is selected (RDP level = 1), 
 796:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *         it is not possible to program or erase the flash sector i if CortexM7  
 797:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *         debug features are connected or boot code is executed in RAM, even if nWRPi = 1    
 798:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * 
 799:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  WRPSector specifies the sector(s) to be write protected.
 800:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter can be one of the following values:
 801:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg WRPSector: A value between OB_WRP_SECTOR_0 and OB_WRP_SECTOR_7 (for STM32F74xxx
 802:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *              or a value between OB_WRP_SECTOR_0 and OB_WRP_SECTOR_11 (in Single Bank mode for S
 803:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *              or a value between OB_WRP_DB_SECTOR_0 and OB_WRP_DB_SECTOR_23 (in Dual Bank mode f
 804:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_WRP_SECTOR_All
 805:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *
 806:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @retval HAL FLASH State   
 807:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 808:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t WRPSector)
 809:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** {
 810:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 811:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 812:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Check the parameters */
 813:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_WRP_SECTOR(WRPSector));
 814:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     
 815:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Wait for last operation to be completed */
 816:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 817:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 818:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   if(status == HAL_OK)
 819:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 820:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     /*Write protection enabled on sectors */
 821:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     FLASH->OPTCR &= (~WRPSector);  
 822:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 823:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 824:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   return status;
 825:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 34


 826:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 827:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 828:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief  Disable the write protection of the desired bank1 or bank 2 sectors
 829:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *
 830:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @note   When the memory read protection level is selected (RDP level = 1), 
 831:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *         it is not possible to program or erase the flash sector i if CortexM4  
 832:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *         debug features are connected or boot code is executed in RAM, even if nWRPi = 1  
 833:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * 
 834:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  WRPSector specifies the sector(s) to be write protected.
 835:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter can be one of the following values:
 836:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg WRPSector: A value between OB_WRP_SECTOR_0 and OB_WRP_SECTOR_7 (for STM32F74xxx
 837:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *              or a value between OB_WRP_SECTOR_0 and OB_WRP_SECTOR_11 (in Single Bank mode for S
 838:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *              or a value between OB_WRP_DB_SECTOR_0 and OB_WRP_DB_SECTOR_23 (in Dual Bank mode f
 839:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_WRP_Sector_All
 840:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *
 841:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *
 842:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @retval HAL Status   
 843:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 844:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t WRPSector)
 845:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** {
 846:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 847:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 848:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Check the parameters */
 849:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_WRP_SECTOR(WRPSector));
 850:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     
 851:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Wait for last operation to be completed */
 852:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 853:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 854:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   if(status == HAL_OK)
 855:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 856:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     /* Write protection disabled on sectors */
 857:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     FLASH->OPTCR |= (WRPSector); 
 858:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 859:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 860:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   return status;
 861:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 862:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 863:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 864:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief  Set the read protection level.
 865:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  Level specifies the read protection level.
 866:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter can be one of the following values:
 867:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_RDP_LEVEL_0: No protection
 868:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_RDP_LEVEL_1: Read protection of the memory
 869:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_RDP_LEVEL_2: Full chip protection
 870:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *   
 871:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @note WARNING: When enabling OB_RDP level 2 it's no more possible to go back to level 1 or 0
 872:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *    
 873:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @retval HAL Status
 874:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 875:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t Level)
 876:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** {
 877:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 878:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 879:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Check the parameters */
 880:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_RDP_LEVEL(Level));
 881:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     
 882:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Wait for last operation to be completed */
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 35


 883:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 884:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 885:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   if(status == HAL_OK)
 886:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   { 
 887:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     *(__IO uint8_t*)OPTCR_BYTE1_ADDRESS = Level;
 888:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 889:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 890:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   return status;
 891:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 892:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 893:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 894:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief  Set the BOR Level. 
 895:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param  Level specifies the Option Bytes BOR Reset Level.
 896:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter can be one of the following values:
 897:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_BOR_LEVEL3: Supply voltage ranges from 2.7 to 3.6 V
 898:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
 899:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
 900:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_BOR_OFF: Supply voltage ranges from 1.62 to 2.1 V
 901:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @retval HAL Status
 902:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 903:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static HAL_StatusTypeDef FLASH_OB_BOR_LevelConfig(uint8_t Level)
 904:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** {
 180              		.loc 1 904 1 is_stmt 1 view -0
 181              		.cfi_startproc
 182              		@ args = 0, pretend = 0, frame = 0
 183              		@ frame_needed = 0, uses_anonymous_args = 0
 184              		@ link register save eliminated.
 905:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Check the parameters */
 906:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_BOR_LEVEL(Level));
 185              		.loc 1 906 3 view .LVU32
 907:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 908:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Set the BOR Level */
 909:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   MODIFY_REG(FLASH->OPTCR, FLASH_OPTCR_BOR_LEV, Level);
 186              		.loc 1 909 3 view .LVU33
 187 0000 034A     		ldr	r2, .L16
 188 0002 5369     		ldr	r3, [r2, #20]
 189 0004 23F00C03 		bic	r3, r3, #12
 190 0008 1843     		orrs	r0, r0, r3
 191              	.LVL7:
 192              		.loc 1 909 3 is_stmt 0 view .LVU34
 193 000a 5061     		str	r0, [r2, #20]
 910:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 911:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   return HAL_OK;
 194              		.loc 1 911 3 is_stmt 1 view .LVU35
 912:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 913:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 195              		.loc 1 913 1 is_stmt 0 view .LVU36
 196 000c 0020     		movs	r0, #0
 197 000e 7047     		bx	lr
 198              	.L17:
 199              		.align	2
 200              	.L16:
 201 0010 003C0240 		.word	1073888256
 202              		.cfi_endproc
 203              	.LFE153:
 205              		.section	.text.FLASH_OB_GetRDP,"ax",%progbits
 206              		.align	1
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 36


 207              		.syntax unified
 208              		.thumb
 209              		.thumb_func
 210              		.fpu fpv5-d16
 212              	FLASH_OB_GetRDP:
 213              	.LFB155:
 914:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 915:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 916:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief  Configure Boot base address.
 917:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * 
 918:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param   BootOption  specifies Boot base address depending from Boot pin = 0 or pin = 1
 919:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter can be one of the following values:
 920:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OPTIONBYTE_BOOTADDR_0 : Boot address based when Boot pin = 0                 
 921:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OPTIONBYTE_BOOTADDR_1 : Boot address based when Boot pin = 1  
 922:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param   Address specifies Boot base address
 923:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter can be one of the following values:
 924:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_BOOTADDR_ITCM_RAM : Boot from ITCM RAM (0x00000000)                 
 925:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_BOOTADDR_SYSTEM : Boot from System memory bootloader (0x00100000) 
 926:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_BOOTADDR_ITCM_FLASH : Boot from Flash on ITCM interface (0x00200000)  
 927:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_BOOTADDR_AXIM_FLASH : Boot from Flash on AXIM interface (0x08000000)  
 928:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_BOOTADDR_DTCM_RAM : Boot from DTCM RAM (0x20000000)                 
 929:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_BOOTADDR_SRAM1 : Boot from SRAM1 (0x20010000)                    
 930:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_BOOTADDR_SRAM2 : Boot from SRAM2 (0x2004C000)              
 931:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *    
 932:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @retval HAL Status
 933:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 934:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static HAL_StatusTypeDef FLASH_OB_BootAddressConfig(uint32_t BootOption, uint32_t Address)
 935:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** {
 936:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 937:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 938:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Check the parameters */
 939:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_BOOT_ADDRESS(Address));
 940:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     
 941:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Wait for last operation to be completed */
 942:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 943:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 944:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   if(status == HAL_OK)
 945:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 946:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     if(BootOption == OPTIONBYTE_BOOTADDR_0)
 947:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     {			
 948:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       MODIFY_REG(FLASH->OPTCR1, FLASH_OPTCR1_BOOT_ADD0, Address);
 949:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     }
 950:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     else
 951:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     {
 952:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       MODIFY_REG(FLASH->OPTCR1, FLASH_OPTCR1_BOOT_ADD1, (Address << 16));
 953:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     }
 954:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 955:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 956:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   return status;
 957:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 958:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 959:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 960:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief  Returns the FLASH Read Protection level.
 961:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @retval FlagStatus FLASH ReadOut Protection Status:
 962:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *         This parameter can be one of the following values:
 963:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_RDP_LEVEL_0: No protection
 964:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_RDP_LEVEL_1: Read protection of the memory
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 37


 965:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OB_RDP_LEVEL_2: Full chip protection
 966:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 967:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static uint8_t FLASH_OB_GetRDP(void)
 968:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** {
 214              		.loc 1 968 1 is_stmt 1 view -0
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 0
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 218              		@ link register save eliminated.
 969:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   uint8_t readstatus = OB_RDP_LEVEL_0;
 219              		.loc 1 969 3 view .LVU38
 220              	.LVL8:
 970:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 971:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   if ((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS)) == OB_RDP_LEVEL_0)
 221              		.loc 1 971 3 view .LVU39
 222              		.loc 1 971 8 is_stmt 0 view .LVU40
 223 0000 054B     		ldr	r3, .L21
 224 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 225 0004 C0B2     		uxtb	r0, r0
 226              		.loc 1 971 6 view .LVU41
 227 0006 AA28     		cmp	r0, #170
 228 0008 04D0     		beq	.L19
 972:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 973:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     readstatus = OB_RDP_LEVEL_0;
 974:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 975:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   else if ((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS)) == OB_RDP_LEVEL_2)
 229              		.loc 1 975 8 is_stmt 1 view .LVU42
 230              		.loc 1 975 13 is_stmt 0 view .LVU43
 231 000a 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 232 000c C0B2     		uxtb	r0, r0
 233              		.loc 1 975 11 view .LVU44
 234 000e CC28     		cmp	r0, #204
 235 0010 00D0     		beq	.L19
 976:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 977:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     readstatus = OB_RDP_LEVEL_2;
 978:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 979:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   else 
 980:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 981:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     readstatus = OB_RDP_LEVEL_1;
 236              		.loc 1 981 16 view .LVU45
 237 0012 5520     		movs	r0, #85
 238              	.L19:
 239              	.LVL9:
 982:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 983:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 984:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   return readstatus;
 240              		.loc 1 984 3 is_stmt 1 view .LVU46
 985:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 241              		.loc 1 985 1 is_stmt 0 view .LVU47
 242 0014 7047     		bx	lr
 243              	.L22:
 244 0016 00BF     		.align	2
 245              	.L21:
 246 0018 153C0240 		.word	1073888277
 247              		.cfi_endproc
 248              	.LFE155:
 250              		.section	.text.FLASH_OB_GetBOR,"ax",%progbits
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 38


 251              		.align	1
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 255              		.fpu fpv5-d16
 257              	FLASH_OB_GetBOR:
 258              	.LFB156:
 986:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 987:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 988:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief  Returns the FLASH BOR level.
 989:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @retval uint32_t The FLASH BOR level:
 990:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *           - OB_BOR_LEVEL3: Supply voltage ranges from 2.7 to 3.6 V
 991:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
 992:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
 993:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V  
 994:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
 995:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static uint32_t FLASH_OB_GetBOR(void)
 996:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** {
 259              		.loc 1 996 1 is_stmt 1 view -0
 260              		.cfi_startproc
 261              		@ args = 0, pretend = 0, frame = 0
 262              		@ frame_needed = 0, uses_anonymous_args = 0
 263              		@ link register save eliminated.
 997:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   /* Return the FLASH BOR level */
 998:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   return ((uint32_t)(FLASH->OPTCR & 0x0C));
 264              		.loc 1 998 3 view .LVU49
 265              		.loc 1 998 27 is_stmt 0 view .LVU50
 266 0000 024B     		ldr	r3, .L24
 267 0002 5869     		ldr	r0, [r3, #20]
 999:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 268              		.loc 1 999 1 view .LVU51
 269 0004 00F00C00 		and	r0, r0, #12
 270 0008 7047     		bx	lr
 271              	.L25:
 272 000a 00BF     		.align	2
 273              	.L24:
 274 000c 003C0240 		.word	1073888256
 275              		.cfi_endproc
 276              	.LFE156:
 278              		.section	.text.FLASH_OB_GetBootAddress,"ax",%progbits
 279              		.align	1
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
 283              		.fpu fpv5-d16
 285              	FLASH_OB_GetBootAddress:
 286              	.LVL10:
 287              	.LFB157:
1000:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
1001:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
1002:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @brief  Configure Boot base address.
1003:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * 
1004:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @param   BootOption  specifies Boot base address depending from Boot pin = 0 or pin = 1
1005:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *          This parameter can be one of the following values:
1006:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OPTIONBYTE_BOOTADDR_0 : Boot address based when Boot pin = 0                 
1007:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            @arg OPTIONBYTE_BOOTADDR_1 : Boot address based when Boot pin = 1       
1008:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *    
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 39


1009:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   * @retval uint32_t Boot Base Address:
1010:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            - OB_BOOTADDR_ITCM_RAM : Boot from ITCM RAM (0x00000000)                 
1011:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            - OB_BOOTADDR_SYSTEM : Boot from System memory bootloader (0x00100000) 
1012:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            - OB_BOOTADDR_ITCM_FLASH : Boot from Flash on ITCM interface (0x00200000)  
1013:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            - OB_BOOTADDR_AXIM_FLASH : Boot from Flash on AXIM interface (0x08000000)  
1014:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            - OB_BOOTADDR_DTCM_RAM : Boot from DTCM RAM (0x20000000)                 
1015:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            - OB_BOOTADDR_SRAM1 : Boot from SRAM1 (0x20010000)                    
1016:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   *            - OB_BOOTADDR_SRAM2 : Boot from SRAM2 (0x2004C000) 
1017:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   */
1018:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** static uint32_t FLASH_OB_GetBootAddress(uint32_t BootOption)
1019:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** {  
 288              		.loc 1 1019 1 is_stmt 1 view -0
 289              		.cfi_startproc
 290              		@ args = 0, pretend = 0, frame = 0
 291              		@ frame_needed = 0, uses_anonymous_args = 0
 292              		@ link register save eliminated.
1020:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   uint32_t Address = 0;
 293              		.loc 1 1020 3 view .LVU53
1021:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     
1022:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 	/* Return the Boot base Address */
1023:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   if(BootOption == OPTIONBYTE_BOOTADDR_0)
 294              		.loc 1 1023 3 view .LVU54
 295              		.loc 1 1023 5 is_stmt 0 view .LVU55
 296 0000 1028     		cmp	r0, #16
 297 0002 03D0     		beq	.L29
1024:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {			
1025:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     Address = FLASH->OPTCR1 & FLASH_OPTCR1_BOOT_ADD0;
1026:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 	}
1027:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   else
1028:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 	{
1029:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 		Address = ((FLASH->OPTCR1 & FLASH_OPTCR1_BOOT_ADD1) >> 16);
 298              		.loc 1 1029 3 is_stmt 1 view .LVU56
 299              		.loc 1 1029 20 is_stmt 0 view .LVU57
 300 0004 034B     		ldr	r3, .L30
 301 0006 9869     		ldr	r0, [r3, #24]
 302              	.LVL11:
 303              		.loc 1 1029 55 view .LVU58
 304 0008 000C     		lsrs	r0, r0, #16
 305              	.LVL12:
1030:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 	}
1031:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
1032:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   return Address;
 306              		.loc 1 1032 3 is_stmt 1 view .LVU59
1033:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 307              		.loc 1 1033 1 is_stmt 0 view .LVU60
 308 000a 7047     		bx	lr
 309              	.LVL13:
 310              	.L29:
1025:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 	}
 311              		.loc 1 1025 5 is_stmt 1 view .LVU61
1025:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 	}
 312              		.loc 1 1025 20 is_stmt 0 view .LVU62
 313 000c 014B     		ldr	r3, .L30
 314 000e 9869     		ldr	r0, [r3, #24]
 315              	.LVL14:
1025:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 	}
 316              		.loc 1 1025 13 view .LVU63
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 40


 317 0010 80B2     		uxth	r0, r0
 318              	.LVL15:
1025:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 	}
 319              		.loc 1 1025 13 view .LVU64
 320 0012 7047     		bx	lr
 321              	.L31:
 322              		.align	2
 323              	.L30:
 324 0014 003C0240 		.word	1073888256
 325              		.cfi_endproc
 326              	.LFE157:
 328              		.section	.text.FLASH_OB_EnableWRP,"ax",%progbits
 329              		.align	1
 330              		.syntax unified
 331              		.thumb
 332              		.thumb_func
 333              		.fpu fpv5-d16
 335              	FLASH_OB_EnableWRP:
 336              	.LVL16:
 337              	.LFB150:
 809:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 338              		.loc 1 809 1 is_stmt 1 view -0
 339              		.cfi_startproc
 340              		@ args = 0, pretend = 0, frame = 0
 341              		@ frame_needed = 0, uses_anonymous_args = 0
 809:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 342              		.loc 1 809 1 is_stmt 0 view .LVU66
 343 0000 10B5     		push	{r4, lr}
 344              	.LCFI0:
 345              		.cfi_def_cfa_offset 8
 346              		.cfi_offset 4, -8
 347              		.cfi_offset 14, -4
 348 0002 0446     		mov	r4, r0
 810:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 349              		.loc 1 810 3 is_stmt 1 view .LVU67
 350              	.LVL17:
 813:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     
 351              		.loc 1 813 3 view .LVU68
 816:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 352              		.loc 1 816 3 view .LVU69
 816:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 353              		.loc 1 816 12 is_stmt 0 view .LVU70
 354 0004 4CF25030 		movw	r0, #50000
 355              	.LVL18:
 816:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 356              		.loc 1 816 12 view .LVU71
 357 0008 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 358              	.LVL19:
 818:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 359              		.loc 1 818 3 is_stmt 1 view .LVU72
 818:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 360              		.loc 1 818 5 is_stmt 0 view .LVU73
 361 000c 20B9     		cbnz	r0, .L33
 821:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 362              		.loc 1 821 5 is_stmt 1 view .LVU74
 821:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 363              		.loc 1 821 18 is_stmt 0 view .LVU75
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 41


 364 000e 034A     		ldr	r2, .L35
 365 0010 5369     		ldr	r3, [r2, #20]
 366 0012 23EA0404 		bic	r4, r3, r4
 367              	.LVL20:
 821:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 368              		.loc 1 821 18 view .LVU76
 369 0016 5461     		str	r4, [r2, #20]
 370              	.L33:
 824:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 371              		.loc 1 824 3 is_stmt 1 view .LVU77
 825:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 372              		.loc 1 825 1 is_stmt 0 view .LVU78
 373 0018 10BD     		pop	{r4, pc}
 374              	.L36:
 375 001a 00BF     		.align	2
 376              	.L35:
 377 001c 003C0240 		.word	1073888256
 378              		.cfi_endproc
 379              	.LFE150:
 381              		.section	.text.FLASH_OB_DisableWRP,"ax",%progbits
 382              		.align	1
 383              		.syntax unified
 384              		.thumb
 385              		.thumb_func
 386              		.fpu fpv5-d16
 388              	FLASH_OB_DisableWRP:
 389              	.LVL21:
 390              	.LFB151:
 845:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 391              		.loc 1 845 1 is_stmt 1 view -0
 392              		.cfi_startproc
 393              		@ args = 0, pretend = 0, frame = 0
 394              		@ frame_needed = 0, uses_anonymous_args = 0
 845:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 395              		.loc 1 845 1 is_stmt 0 view .LVU80
 396 0000 10B5     		push	{r4, lr}
 397              	.LCFI1:
 398              		.cfi_def_cfa_offset 8
 399              		.cfi_offset 4, -8
 400              		.cfi_offset 14, -4
 401 0002 0446     		mov	r4, r0
 846:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 402              		.loc 1 846 3 is_stmt 1 view .LVU81
 403              	.LVL22:
 849:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     
 404              		.loc 1 849 3 view .LVU82
 852:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 405              		.loc 1 852 3 view .LVU83
 852:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 406              		.loc 1 852 12 is_stmt 0 view .LVU84
 407 0004 4CF25030 		movw	r0, #50000
 408              	.LVL23:
 852:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 409              		.loc 1 852 12 view .LVU85
 410 0008 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 411              	.LVL24:
 854:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 42


 412              		.loc 1 854 3 is_stmt 1 view .LVU86
 854:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 413              		.loc 1 854 5 is_stmt 0 view .LVU87
 414 000c 18B9     		cbnz	r0, .L38
 857:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 415              		.loc 1 857 5 is_stmt 1 view .LVU88
 857:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 416              		.loc 1 857 18 is_stmt 0 view .LVU89
 417 000e 024A     		ldr	r2, .L40
 418 0010 5369     		ldr	r3, [r2, #20]
 419 0012 1C43     		orrs	r4, r4, r3
 420              	.LVL25:
 857:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 421              		.loc 1 857 18 view .LVU90
 422 0014 5461     		str	r4, [r2, #20]
 423              	.L38:
 860:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 424              		.loc 1 860 3 is_stmt 1 view .LVU91
 861:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 425              		.loc 1 861 1 is_stmt 0 view .LVU92
 426 0016 10BD     		pop	{r4, pc}
 427              	.L41:
 428              		.align	2
 429              	.L40:
 430 0018 003C0240 		.word	1073888256
 431              		.cfi_endproc
 432              	.LFE151:
 434              		.section	.text.FLASH_OB_RDP_LevelConfig,"ax",%progbits
 435              		.align	1
 436              		.syntax unified
 437              		.thumb
 438              		.thumb_func
 439              		.fpu fpv5-d16
 441              	FLASH_OB_RDP_LevelConfig:
 442              	.LVL26:
 443              	.LFB152:
 876:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 444              		.loc 1 876 1 is_stmt 1 view -0
 445              		.cfi_startproc
 446              		@ args = 0, pretend = 0, frame = 0
 447              		@ frame_needed = 0, uses_anonymous_args = 0
 876:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 448              		.loc 1 876 1 is_stmt 0 view .LVU94
 449 0000 10B5     		push	{r4, lr}
 450              	.LCFI2:
 451              		.cfi_def_cfa_offset 8
 452              		.cfi_offset 4, -8
 453              		.cfi_offset 14, -4
 454 0002 0446     		mov	r4, r0
 877:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 455              		.loc 1 877 3 is_stmt 1 view .LVU95
 456              	.LVL27:
 880:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     
 457              		.loc 1 880 3 view .LVU96
 883:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 458              		.loc 1 883 3 view .LVU97
 883:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 43


 459              		.loc 1 883 12 is_stmt 0 view .LVU98
 460 0004 4CF25030 		movw	r0, #50000
 461              	.LVL28:
 883:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 462              		.loc 1 883 12 view .LVU99
 463 0008 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 464              	.LVL29:
 885:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   { 
 465              		.loc 1 885 3 is_stmt 1 view .LVU100
 885:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   { 
 466              		.loc 1 885 5 is_stmt 0 view .LVU101
 467 000c 08B9     		cbnz	r0, .L43
 887:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 468              		.loc 1 887 5 is_stmt 1 view .LVU102
 887:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 469              		.loc 1 887 41 is_stmt 0 view .LVU103
 470 000e 014B     		ldr	r3, .L45
 471 0010 1C70     		strb	r4, [r3]
 472              	.L43:
 890:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 473              		.loc 1 890 3 is_stmt 1 view .LVU104
 891:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 474              		.loc 1 891 1 is_stmt 0 view .LVU105
 475 0012 10BD     		pop	{r4, pc}
 476              	.L46:
 477              		.align	2
 478              	.L45:
 479 0014 153C0240 		.word	1073888277
 480              		.cfi_endproc
 481              	.LFE152:
 483              		.section	.text.FLASH_OB_UserConfig,"ax",%progbits
 484              		.align	1
 485              		.syntax unified
 486              		.thumb
 487              		.thumb_func
 488              		.fpu fpv5-d16
 490              	FLASH_OB_UserConfig:
 491              	.LVL30:
 492              	.LFB148:
 580:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   uint32_t useroptionmask = 0x00;
 493              		.loc 1 580 1 is_stmt 1 view -0
 494              		.cfi_startproc
 495              		@ args = 16, pretend = 0, frame = 0
 496              		@ frame_needed = 0, uses_anonymous_args = 0
 580:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   uint32_t useroptionmask = 0x00;
 497              		.loc 1 580 1 is_stmt 0 view .LVU107
 498 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 499              	.LCFI3:
 500              		.cfi_def_cfa_offset 24
 501              		.cfi_offset 3, -24
 502              		.cfi_offset 4, -20
 503              		.cfi_offset 5, -16
 504              		.cfi_offset 6, -12
 505              		.cfi_offset 7, -8
 506              		.cfi_offset 14, -4
 507 0002 0746     		mov	r7, r0
 508 0004 0C46     		mov	r4, r1
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 44


 509 0006 1646     		mov	r6, r2
 510 0008 1D46     		mov	r5, r3
 581:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   uint32_t useroptionvalue = 0x00;
 511              		.loc 1 581 3 is_stmt 1 view .LVU108
 512              	.LVL31:
 582:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 513              		.loc 1 582 3 view .LVU109
 584:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 514              		.loc 1 584 3 view .LVU110
 587:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_IWDG_SOURCE(Iwdg));
 515              		.loc 1 587 3 view .LVU111
 588:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_STOP_SOURCE(Stop));
 516              		.loc 1 588 3 view .LVU112
 589:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_STDBY_SOURCE(Stdby));
 517              		.loc 1 589 3 view .LVU113
 590:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_IWDG_STOP_FREEZE(Iwdgstop));
 518              		.loc 1 590 3 view .LVU114
 591:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_IWDG_STDBY_FREEZE(Iwdgstdby));
 519              		.loc 1 591 3 view .LVU115
 592:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_NDBANK(NDBank));
 520              		.loc 1 592 3 view .LVU116
 593:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_OB_NDBOOT(NDBoot));
 521              		.loc 1 593 3 view .LVU117
 594:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 522              		.loc 1 594 3 view .LVU118
 597:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 523              		.loc 1 597 3 view .LVU119
 597:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 524              		.loc 1 597 12 is_stmt 0 view .LVU120
 525 000a 4CF25030 		movw	r0, #50000
 526              	.LVL32:
 597:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 527              		.loc 1 597 12 view .LVU121
 528 000e FFF7FEFF 		bl	FLASH_WaitForLastOperation
 529              	.LVL33:
 599:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 530              		.loc 1 599 3 is_stmt 1 view .LVU122
 599:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 531              		.loc 1 599 5 is_stmt 0 view .LVU123
 532 0012 98B9     		cbnz	r0, .L48
 601:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                       FLASH_OPTCR_nRST_STDBY | FLASH_OPTCR_IWDG_STOP | FLASH_OPTCR_IWDG_STDBY | \
 533              		.loc 1 601 5 is_stmt 1 view .LVU124
 534              	.LVL34:
 605:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         
 535              		.loc 1 605 5 view .LVU125
 605:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         
 536              		.loc 1 605 29 is_stmt 0 view .LVU126
 537 0014 44EA0701 		orr	r1, r4, r7
 605:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         
 538              		.loc 1 605 36 view .LVU127
 539 0018 41EA0602 		orr	r2, r1, r6
 605:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         
 540              		.loc 1 605 43 view .LVU128
 541 001c 42EA0503 		orr	r3, r2, r5
 605:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         
 542              		.loc 1 605 51 view .LVU129
 543 0020 069C     		ldr	r4, [sp, #24]
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 45


 544              	.LVL35:
 605:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         
 545              		.loc 1 605 51 view .LVU130
 546 0022 2343     		orrs	r3, r3, r4
 605:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         
 547              		.loc 1 605 62 view .LVU131
 548 0024 079A     		ldr	r2, [sp, #28]
 549 0026 1343     		orrs	r3, r3, r2
 605:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         
 550              		.loc 1 605 74 view .LVU132
 551 0028 099A     		ldr	r2, [sp, #36]
 552 002a 1343     		orrs	r3, r3, r2
 605:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         
 553              		.loc 1 605 21 view .LVU133
 554 002c 089A     		ldr	r2, [sp, #32]
 555 002e 1343     		orrs	r3, r3, r2
 556              	.LVL36:
 608:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 557              		.loc 1 608 5 is_stmt 1 view .LVU134
 558 0030 0349     		ldr	r1, .L50
 559 0032 4C69     		ldr	r4, [r1, #20]
 560 0034 034A     		ldr	r2, .L50+4
 561 0036 2240     		ands	r2, r2, r4
 562 0038 1343     		orrs	r3, r3, r2
 563              	.LVL37:
 608:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 564              		.loc 1 608 5 is_stmt 0 view .LVU135
 565 003a 4B61     		str	r3, [r1, #20]
 566              	.LVL38:
 567              	.L48:
 611:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 568              		.loc 1 611 3 is_stmt 1 view .LVU136
 612:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 569              		.loc 1 612 1 is_stmt 0 view .LVU137
 570 003c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 571              	.LVL39:
 572              	.L51:
 612:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 573              		.loc 1 612 1 view .LVU138
 574 003e 00BF     		.align	2
 575              	.L50:
 576 0040 003C0240 		.word	1073888256
 577 0044 0FFFFF0F 		.word	268435215
 578              		.cfi_endproc
 579              	.LFE148:
 581              		.section	.text.FLASH_OB_BootAddressConfig,"ax",%progbits
 582              		.align	1
 583              		.syntax unified
 584              		.thumb
 585              		.thumb_func
 586              		.fpu fpv5-d16
 588              	FLASH_OB_BootAddressConfig:
 589              	.LVL40:
 590              	.LFB154:
 935:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 591              		.loc 1 935 1 is_stmt 1 view -0
 592              		.cfi_startproc
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 46


 593              		@ args = 0, pretend = 0, frame = 0
 594              		@ frame_needed = 0, uses_anonymous_args = 0
 935:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 595              		.loc 1 935 1 is_stmt 0 view .LVU140
 596 0000 38B5     		push	{r3, r4, r5, lr}
 597              	.LCFI4:
 598              		.cfi_def_cfa_offset 16
 599              		.cfi_offset 3, -16
 600              		.cfi_offset 4, -12
 601              		.cfi_offset 5, -8
 602              		.cfi_offset 14, -4
 603 0002 0446     		mov	r4, r0
 604 0004 0D46     		mov	r5, r1
 936:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 605              		.loc 1 936 3 is_stmt 1 view .LVU141
 606              	.LVL41:
 939:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     
 607              		.loc 1 939 3 view .LVU142
 942:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 608              		.loc 1 942 3 view .LVU143
 942:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 609              		.loc 1 942 12 is_stmt 0 view .LVU144
 610 0006 4CF25030 		movw	r0, #50000
 611              	.LVL42:
 942:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 612              		.loc 1 942 12 view .LVU145
 613 000a FFF7FEFF 		bl	FLASH_WaitForLastOperation
 614              	.LVL43:
 944:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 615              		.loc 1 944 3 is_stmt 1 view .LVU146
 944:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 616              		.loc 1 944 5 is_stmt 0 view .LVU147
 617 000e 38B9     		cbnz	r0, .L53
 946:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     {			
 618              		.loc 1 946 5 is_stmt 1 view .LVU148
 946:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     {			
 619              		.loc 1 946 7 is_stmt 0 view .LVU149
 620 0010 102C     		cmp	r4, #16
 621 0012 06D0     		beq	.L56
 952:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     }
 622              		.loc 1 952 7 is_stmt 1 view .LVU150
 623 0014 064B     		ldr	r3, .L57
 624 0016 9969     		ldr	r1, [r3, #24]
 625 0018 89B2     		uxth	r1, r1
 626 001a 41EA0541 		orr	r1, r1, r5, lsl #16
 627 001e 9961     		str	r1, [r3, #24]
 628              	.L53:
 956:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 629              		.loc 1 956 3 view .LVU151
 957:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 630              		.loc 1 957 1 is_stmt 0 view .LVU152
 631 0020 38BD     		pop	{r3, r4, r5, pc}
 632              	.LVL44:
 633              	.L56:
 948:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     }
 634              		.loc 1 948 7 is_stmt 1 view .LVU153
 635 0022 034B     		ldr	r3, .L57
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 47


 636 0024 9A69     		ldr	r2, [r3, #24]
 637 0026 0349     		ldr	r1, .L57+4
 638 0028 1140     		ands	r1, r1, r2
 639 002a 2943     		orrs	r1, r1, r5
 640 002c 9961     		str	r1, [r3, #24]
 641 002e F7E7     		b	.L53
 642              	.L58:
 643              		.align	2
 644              	.L57:
 645 0030 003C0240 		.word	1073888256
 646 0034 0000FFFF 		.word	-65536
 647              		.cfi_endproc
 648              	.LFE154:
 650              		.section	.text.HAL_FLASHEx_OBProgram,"ax",%progbits
 651              		.align	1
 652              		.global	HAL_FLASHEx_OBProgram
 653              		.syntax unified
 654              		.thumb
 655              		.thumb_func
 656              		.fpu fpv5-d16
 658              	HAL_FLASHEx_OBProgram:
 659              	.LVL45:
 660              	.LFB143:
 288:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_ERROR;
 661              		.loc 1 288 1 view -0
 662              		.cfi_startproc
 663              		@ args = 0, pretend = 0, frame = 0
 664              		@ frame_needed = 0, uses_anonymous_args = 0
 289:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 665              		.loc 1 289 3 view .LVU155
 292:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 666              		.loc 1 292 3 view .LVU156
 292:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 667              		.loc 1 292 3 view .LVU157
 668 0000 2F4B     		ldr	r3, .L80
 669 0002 1B7D     		ldrb	r3, [r3, #20]	@ zero_extendqisi2
 670 0004 012B     		cmp	r3, #1
 671 0006 58D0     		beq	.L68
 288:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_ERROR;
 672              		.loc 1 288 1 is_stmt 0 discriminator 2 view .LVU158
 673 0008 10B5     		push	{r4, lr}
 674              	.LCFI5:
 675              		.cfi_def_cfa_offset 8
 676              		.cfi_offset 4, -8
 677              		.cfi_offset 14, -4
 678 000a 84B0     		sub	sp, sp, #16
 679              	.LCFI6:
 680              		.cfi_def_cfa_offset 24
 681 000c 0446     		mov	r4, r0
 292:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 682              		.loc 1 292 3 is_stmt 1 discriminator 2 view .LVU159
 683 000e 2C4B     		ldr	r3, .L80
 684 0010 0122     		movs	r2, #1
 685 0012 1A75     		strb	r2, [r3, #20]
 292:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 686              		.loc 1 292 3 discriminator 2 view .LVU160
 295:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 48


 687              		.loc 1 295 3 discriminator 2 view .LVU161
 298:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 688              		.loc 1 298 3 discriminator 2 view .LVU162
 298:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 689              		.loc 1 298 14 is_stmt 0 discriminator 2 view .LVU163
 690 0014 0368     		ldr	r3, [r0]
 298:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 691              		.loc 1 298 5 discriminator 2 view .LVU164
 692 0016 13F0010F 		tst	r3, #1
 693 001a 0AD0     		beq	.L69
 300:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     if(pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 694              		.loc 1 300 5 is_stmt 1 view .LVU165
 301:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     {
 695              		.loc 1 301 5 view .LVU166
 301:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     {
 696              		.loc 1 301 15 is_stmt 0 view .LVU167
 697 001c 4368     		ldr	r3, [r0, #4]
 301:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     {
 698              		.loc 1 301 7 view .LVU168
 699 001e 9342     		cmp	r3, r2
 700 0020 03D0     		beq	.L74
 309:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     }
 701              		.loc 1 309 7 is_stmt 1 view .LVU169
 309:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     }
 702              		.loc 1 309 16 is_stmt 0 view .LVU170
 703 0022 8068     		ldr	r0, [r0, #8]
 704              	.LVL46:
 309:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     }
 705              		.loc 1 309 16 view .LVU171
 706 0024 FFF7FEFF 		bl	FLASH_OB_DisableWRP
 707              	.LVL47:
 309:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     }
 708              		.loc 1 309 16 view .LVU172
 709 0028 04E0     		b	.L61
 710              	.LVL48:
 711              	.L74:
 304:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     }
 712              		.loc 1 304 7 is_stmt 1 view .LVU173
 304:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     }
 713              		.loc 1 304 16 is_stmt 0 view .LVU174
 714 002a 8068     		ldr	r0, [r0, #8]
 715              	.LVL49:
 304:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     }
 716              		.loc 1 304 16 view .LVU175
 717 002c FFF7FEFF 		bl	FLASH_OB_EnableWRP
 718              	.LVL50:
 304:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     }
 719              		.loc 1 304 16 view .LVU176
 720 0030 00E0     		b	.L61
 721              	.LVL51:
 722              	.L69:
 289:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 723              		.loc 1 289 21 view .LVU177
 724 0032 0120     		movs	r0, #1
 725              	.LVL52:
 726              	.L61:
 314:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 49


 727              		.loc 1 314 3 is_stmt 1 view .LVU178
 314:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 728              		.loc 1 314 14 is_stmt 0 view .LVU179
 729 0034 2368     		ldr	r3, [r4]
 314:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 730              		.loc 1 314 5 view .LVU180
 731 0036 13F0020F 		tst	r3, #2
 732 003a 14D1     		bne	.L75
 733              	.L63:
 320:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 734              		.loc 1 320 3 is_stmt 1 view .LVU181
 320:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 735              		.loc 1 320 14 is_stmt 0 view .LVU182
 736 003c 2368     		ldr	r3, [r4]
 320:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 737              		.loc 1 320 5 view .LVU183
 738 003e 13F0040F 		tst	r3, #4
 739 0042 14D1     		bne	.L76
 740              	.L64:
 342:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 741              		.loc 1 342 3 is_stmt 1 view .LVU184
 342:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 742              		.loc 1 342 14 is_stmt 0 view .LVU185
 743 0044 2368     		ldr	r3, [r4]
 342:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 744              		.loc 1 342 5 view .LVU186
 745 0046 13F0080F 		tst	r3, #8
 746 004a 28D1     		bne	.L77
 747              	.L65:
 348:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 748              		.loc 1 348 3 is_stmt 1 view .LVU187
 348:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 749              		.loc 1 348 14 is_stmt 0 view .LVU188
 750 004c 2368     		ldr	r3, [r4]
 348:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 751              		.loc 1 348 5 view .LVU189
 752 004e 13F0100F 		tst	r3, #16
 753 0052 28D1     		bne	.L78
 754              	.L66:
 354:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 755              		.loc 1 354 3 is_stmt 1 view .LVU190
 354:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 756              		.loc 1 354 14 is_stmt 0 view .LVU191
 757 0054 2368     		ldr	r3, [r4]
 354:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 758              		.loc 1 354 5 view .LVU192
 759 0056 13F0200F 		tst	r3, #32
 760 005a 29D1     		bne	.L79
 761              	.L67:
 374:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 762              		.loc 1 374 3 is_stmt 1 view .LVU193
 374:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 763              		.loc 1 374 3 view .LVU194
 764 005c 184B     		ldr	r3, .L80
 765 005e 0022     		movs	r2, #0
 766 0060 1A75     		strb	r2, [r3, #20]
 374:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 50


 767              		.loc 1 374 3 view .LVU195
 376:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 768              		.loc 1 376 3 view .LVU196
 377:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 769              		.loc 1 377 1 is_stmt 0 view .LVU197
 770 0062 04B0     		add	sp, sp, #16
 771              	.LCFI7:
 772              		.cfi_remember_state
 773              		.cfi_def_cfa_offset 8
 774              		@ sp needed
 775 0064 10BD     		pop	{r4, pc}
 776              	.LVL53:
 777              	.L75:
 778              	.LCFI8:
 779              		.cfi_restore_state
 316:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 780              		.loc 1 316 5 is_stmt 1 view .LVU198
 316:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 781              		.loc 1 316 14 is_stmt 0 view .LVU199
 782 0066 207B     		ldrb	r0, [r4, #12]	@ zero_extendqisi2
 783              	.LVL54:
 316:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 784              		.loc 1 316 14 view .LVU200
 785 0068 FFF7FEFF 		bl	FLASH_OB_RDP_LevelConfig
 786              	.LVL55:
 316:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 787              		.loc 1 316 14 view .LVU201
 788 006c E6E7     		b	.L63
 789              	.L76:
 323:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                                  pOBInit->USERConfig & OB_IWDG_SW,
 790              		.loc 1 323 5 is_stmt 1 view .LVU202
 323:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                                  pOBInit->USERConfig & OB_IWDG_SW,
 791              		.loc 1 323 41 is_stmt 0 view .LVU203
 792 006e 6069     		ldr	r0, [r4, #20]
 793              	.LVL56:
 323:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                                  pOBInit->USERConfig & OB_IWDG_SW,
 794              		.loc 1 323 14 view .LVU204
 795 0070 00F08053 		and	r3, r0, #268435456
 796 0074 0393     		str	r3, [sp, #12]
 797 0076 00F00053 		and	r3, r0, #536870912
 798 007a 0293     		str	r3, [sp, #8]
 799 007c 00F08043 		and	r3, r0, #1073741824
 800 0080 0193     		str	r3, [sp, #4]
 801 0082 00F00043 		and	r3, r0, #-2147483648
 802 0086 0093     		str	r3, [sp]
 803 0088 00F08003 		and	r3, r0, #128
 804 008c 00F04002 		and	r2, r0, #64
 805 0090 00F02001 		and	r1, r0, #32
 806 0094 00F01000 		and	r0, r0, #16
 807 0098 FFF7FEFF 		bl	FLASH_OB_UserConfig
 808              	.LVL57:
 323:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                                  pOBInit->USERConfig & OB_IWDG_SW,
 809              		.loc 1 323 14 view .LVU205
 810 009c D2E7     		b	.L64
 811              	.L77:
 344:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 812              		.loc 1 344 5 is_stmt 1 view .LVU206
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 51


 344:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 813              		.loc 1 344 14 is_stmt 0 view .LVU207
 814 009e 207C     		ldrb	r0, [r4, #16]	@ zero_extendqisi2
 815              	.LVL58:
 344:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 816              		.loc 1 344 14 view .LVU208
 817 00a0 FFF7FEFF 		bl	FLASH_OB_BOR_LevelConfig
 818              	.LVL59:
 344:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 819              		.loc 1 344 14 view .LVU209
 820 00a4 D2E7     		b	.L65
 821              	.L78:
 350:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 822              		.loc 1 350 5 is_stmt 1 view .LVU210
 350:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 823              		.loc 1 350 14 is_stmt 0 view .LVU211
 824 00a6 A169     		ldr	r1, [r4, #24]
 825 00a8 1020     		movs	r0, #16
 826              	.LVL60:
 350:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 827              		.loc 1 350 14 view .LVU212
 828 00aa FFF7FEFF 		bl	FLASH_OB_BootAddressConfig
 829              	.LVL61:
 350:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 830              		.loc 1 350 14 view .LVU213
 831 00ae D1E7     		b	.L66
 832              	.L79:
 356:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 833              		.loc 1 356 5 is_stmt 1 view .LVU214
 356:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 834              		.loc 1 356 14 is_stmt 0 view .LVU215
 835 00b0 E169     		ldr	r1, [r4, #28]
 836 00b2 2020     		movs	r0, #32
 837              	.LVL62:
 356:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 838              		.loc 1 356 14 view .LVU216
 839 00b4 FFF7FEFF 		bl	FLASH_OB_BootAddressConfig
 840              	.LVL63:
 356:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 841              		.loc 1 356 14 view .LVU217
 842 00b8 D0E7     		b	.L67
 843              	.LVL64:
 844              	.L68:
 845              	.LCFI9:
 846              		.cfi_def_cfa_offset 0
 847              		.cfi_restore 4
 848              		.cfi_restore 14
 292:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 849              		.loc 1 292 3 view .LVU218
 850 00ba 0220     		movs	r0, #2
 851              	.LVL65:
 377:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 852              		.loc 1 377 1 view .LVU219
 853 00bc 7047     		bx	lr
 854              	.L81:
 855 00be 00BF     		.align	2
 856              	.L80:
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 52


 857 00c0 00000000 		.word	pFlash
 858              		.cfi_endproc
 859              	.LFE143:
 861              		.section	.text.HAL_FLASHEx_OBGetConfig,"ax",%progbits
 862              		.align	1
 863              		.global	HAL_FLASHEx_OBGetConfig
 864              		.syntax unified
 865              		.thumb
 866              		.thumb_func
 867              		.fpu fpv5-d16
 869              	HAL_FLASHEx_OBGetConfig:
 870              	.LVL66:
 871              	.LFB144:
 387:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER |\
 872              		.loc 1 387 1 is_stmt 1 view -0
 873              		.cfi_startproc
 874              		@ args = 0, pretend = 0, frame = 0
 875              		@ frame_needed = 0, uses_anonymous_args = 0
 387:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER |\
 876              		.loc 1 387 1 is_stmt 0 view .LVU221
 877 0000 10B5     		push	{r4, lr}
 878              	.LCFI10:
 879              		.cfi_def_cfa_offset 8
 880              		.cfi_offset 4, -8
 881              		.cfi_offset 14, -4
 882 0002 0446     		mov	r4, r0
 388:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 	                OPTIONBYTE_BOR | OPTIONBYTE_BOOTADDR_0 | OPTIONBYTE_BOOTADDR_1;
 883              		.loc 1 388 3 is_stmt 1 view .LVU222
 388:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 	                OPTIONBYTE_BOR | OPTIONBYTE_BOOTADDR_0 | OPTIONBYTE_BOOTADDR_1;
 884              		.loc 1 388 23 is_stmt 0 view .LVU223
 885 0004 3F23     		movs	r3, #63
 886 0006 0360     		str	r3, [r0]
 392:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 887              		.loc 1 392 3 is_stmt 1 view .LVU224
 392:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 888              		.loc 1 392 24 is_stmt 0 view .LVU225
 889 0008 FFF7FEFF 		bl	FLASH_OB_GetWRP
 890              	.LVL67:
 392:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 891              		.loc 1 392 22 view .LVU226
 892 000c A060     		str	r0, [r4, #8]
 395:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 893              		.loc 1 395 3 is_stmt 1 view .LVU227
 395:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 894              		.loc 1 395 23 is_stmt 0 view .LVU228
 895 000e FFF7FEFF 		bl	FLASH_OB_GetRDP
 896              	.LVL68:
 395:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 897              		.loc 1 395 21 view .LVU229
 898 0012 E060     		str	r0, [r4, #12]
 398:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 899              		.loc 1 398 3 is_stmt 1 view .LVU230
 398:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 900              		.loc 1 398 25 is_stmt 0 view .LVU231
 901 0014 FFF7FEFF 		bl	FLASH_OB_GetUser
 902              	.LVL69:
 398:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 53


 903              		.loc 1 398 23 view .LVU232
 904 0018 6061     		str	r0, [r4, #20]
 401:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 905              		.loc 1 401 3 is_stmt 1 view .LVU233
 401:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 906              		.loc 1 401 23 is_stmt 0 view .LVU234
 907 001a FFF7FEFF 		bl	FLASH_OB_GetBOR
 908              	.LVL70:
 401:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 909              		.loc 1 401 21 view .LVU235
 910 001e 2061     		str	r0, [r4, #16]
 404:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 911              		.loc 1 404 3 is_stmt 1 view .LVU236
 404:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 912              		.loc 1 404 24 is_stmt 0 view .LVU237
 913 0020 1020     		movs	r0, #16
 914 0022 FFF7FEFF 		bl	FLASH_OB_GetBootAddress
 915              	.LVL71:
 404:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 916              		.loc 1 404 22 view .LVU238
 917 0026 A061     		str	r0, [r4, #24]
 407:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 918              		.loc 1 407 3 is_stmt 1 view .LVU239
 407:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 919              		.loc 1 407 24 is_stmt 0 view .LVU240
 920 0028 2020     		movs	r0, #32
 921 002a FFF7FEFF 		bl	FLASH_OB_GetBootAddress
 922              	.LVL72:
 407:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 923              		.loc 1 407 22 view .LVU241
 924 002e E061     		str	r0, [r4, #28]
 416:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 925              		.loc 1 416 1 view .LVU242
 926 0030 10BD     		pop	{r4, pc}
 416:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** /**
 927              		.loc 1 416 1 view .LVU243
 928              		.cfi_endproc
 929              	.LFE144:
 931              		.section	.text.FLASH_Erase_Sector,"ax",%progbits
 932              		.align	1
 933              		.global	FLASH_Erase_Sector
 934              		.syntax unified
 935              		.thumb
 936              		.thumb_func
 937              		.fpu fpv5-d16
 939              	FLASH_Erase_Sector:
 940              	.LVL73:
 941              	.LFB146:
 489:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   uint32_t tmp_psize = 0;
 942              		.loc 1 489 1 is_stmt 1 view -0
 943              		.cfi_startproc
 944              		@ args = 0, pretend = 0, frame = 0
 945              		@ frame_needed = 0, uses_anonymous_args = 0
 946              		@ link register save eliminated.
 489:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   uint32_t tmp_psize = 0;
 947              		.loc 1 489 1 is_stmt 0 view .LVU245
 948 0000 10B4     		push	{r4}
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 54


 949              	.LCFI11:
 950              		.cfi_def_cfa_offset 4
 951              		.cfi_offset 4, -4
 490:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 952              		.loc 1 490 3 is_stmt 1 view .LVU246
 953              	.LVL74:
 493:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   assert_param(IS_VOLTAGERANGE(VoltageRange));
 954              		.loc 1 493 3 view .LVU247
 494:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 955              		.loc 1 494 3 view .LVU248
 496:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 956              		.loc 1 496 3 view .LVU249
 496:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 957              		.loc 1 496 5 is_stmt 0 view .LVU250
 958 0002 49B1     		cbz	r1, .L87
 500:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 959              		.loc 1 500 8 is_stmt 1 view .LVU251
 500:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 960              		.loc 1 500 10 is_stmt 0 view .LVU252
 961 0004 0129     		cmp	r1, #1
 962 0006 26D0     		beq	.L88
 504:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 963              		.loc 1 504 8 is_stmt 1 view .LVU253
 504:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 964              		.loc 1 504 10 is_stmt 0 view .LVU254
 965 0008 0229     		cmp	r1, #2
 966 000a 02D0     		beq	.L91
 510:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 967              		.loc 1 510 15 view .LVU255
 968 000c 4FF44074 		mov	r4, #768
 969 0010 03E0     		b	.L85
 970              	.L91:
 506:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 971              		.loc 1 506 15 view .LVU256
 972 0012 4FF40074 		mov	r4, #512
 973 0016 00E0     		b	.L85
 974              	.L87:
 498:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 975              		.loc 1 498 16 view .LVU257
 976 0018 0024     		movs	r4, #0
 977              	.L85:
 978              	.LVL75:
 514:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 979              		.loc 1 514 3 is_stmt 1 view .LVU258
 514:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 980              		.loc 1 514 5 is_stmt 0 view .LVU259
 981 001a 0B28     		cmp	r0, #11
 982 001c 00D9     		bls	.L86
 516:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }  
 983              		.loc 1 516 5 is_stmt 1 view .LVU260
 516:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }  
 984              		.loc 1 516 12 is_stmt 0 view .LVU261
 985 001e 0430     		adds	r0, r0, #4
 986              	.LVL76:
 987              	.L86:
 520:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   FLASH->CR |= tmp_psize;
 988              		.loc 1 520 3 is_stmt 1 view .LVU262
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 55


 520:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   FLASH->CR |= tmp_psize;
 989              		.loc 1 520 13 is_stmt 0 view .LVU263
 990 0020 0E4B     		ldr	r3, .L92
 991 0022 1969     		ldr	r1, [r3, #16]
 992              	.LVL77:
 520:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   FLASH->CR |= tmp_psize;
 993              		.loc 1 520 13 view .LVU264
 994 0024 21F44071 		bic	r1, r1, #768
 995 0028 1961     		str	r1, [r3, #16]
 521:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 996              		.loc 1 521 3 is_stmt 1 view .LVU265
 521:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 997              		.loc 1 521 13 is_stmt 0 view .LVU266
 998 002a 1A69     		ldr	r2, [r3, #16]
 999 002c 2243     		orrs	r2, r2, r4
 1000 002e 1A61     		str	r2, [r3, #16]
 522:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 1001              		.loc 1 522 3 is_stmt 1 view .LVU267
 1002 0030 1A69     		ldr	r2, [r3, #16]
 1003 0032 22F0F802 		bic	r2, r2, #248
 1004 0036 1A61     		str	r2, [r3, #16]
 523:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   FLASH->CR |= FLASH_CR_STRT;
 1005              		.loc 1 523 3 view .LVU268
 523:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   FLASH->CR |= FLASH_CR_STRT;
 1006              		.loc 1 523 13 is_stmt 0 view .LVU269
 1007 0038 1A69     		ldr	r2, [r3, #16]
 1008 003a 42EAC000 		orr	r0, r2, r0, lsl #3
 1009              	.LVL78:
 523:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   FLASH->CR |= FLASH_CR_STRT;
 1010              		.loc 1 523 13 view .LVU270
 1011 003e 40F00200 		orr	r0, r0, #2
 1012 0042 1861     		str	r0, [r3, #16]
 524:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 1013              		.loc 1 524 3 is_stmt 1 view .LVU271
 524:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 1014              		.loc 1 524 13 is_stmt 0 view .LVU272
 1015 0044 1A69     		ldr	r2, [r3, #16]
 1016 0046 42F48032 		orr	r2, r2, #65536
 1017 004a 1A61     		str	r2, [r3, #16]
 528:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 1018              		.loc 1 528 3 is_stmt 1 view .LVU273
 1019              	.LBB8:
 1020              	.LBI8:
 877:dev/CMSIS/Include/cmsis_gcc.h **** {
 1021              		.loc 2 877 27 view .LVU274
 1022              	.LBB9:
 1023              		.loc 2 879 3 view .LVU275
 1024              		.syntax unified
 1025              	@ 879 "dev/CMSIS/Include/cmsis_gcc.h" 1
 1026 004c BFF34F8F 		dsb 0xF
 1027              	@ 0 "" 2
 1028              		.thumb
 1029              		.syntax unified
 1030              	.LBE9:
 1031              	.LBE8:
 529:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1032              		.loc 1 529 1 is_stmt 0 view .LVU276
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 56


 1033 0050 5DF8044B 		ldr	r4, [sp], #4
 1034              	.LCFI12:
 1035              		.cfi_remember_state
 1036              		.cfi_restore 4
 1037              		.cfi_def_cfa_offset 0
 1038              	.LVL79:
 529:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1039              		.loc 1 529 1 view .LVU277
 1040 0054 7047     		bx	lr
 1041              	.LVL80:
 1042              	.L88:
 1043              	.LCFI13:
 1044              		.cfi_restore_state
 502:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 1045              		.loc 1 502 15 view .LVU278
 1046 0056 4FF48074 		mov	r4, #256
 1047 005a DEE7     		b	.L85
 1048              	.L93:
 1049              		.align	2
 1050              	.L92:
 1051 005c 003C0240 		.word	1073888256
 1052              		.cfi_endproc
 1053              	.LFE146:
 1055              		.section	.text.HAL_FLASHEx_Erase,"ax",%progbits
 1056              		.align	1
 1057              		.global	HAL_FLASHEx_Erase
 1058              		.syntax unified
 1059              		.thumb
 1060              		.thumb_func
 1061              		.fpu fpv5-d16
 1063              	HAL_FLASHEx_Erase:
 1064              	.LVL81:
 1065              	.LFB141:
 159:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_ERROR;
 1066              		.loc 1 159 1 is_stmt 1 view -0
 1067              		.cfi_startproc
 1068              		@ args = 0, pretend = 0, frame = 0
 1069              		@ frame_needed = 0, uses_anonymous_args = 0
 160:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   uint32_t index = 0;
 1070              		.loc 1 160 3 view .LVU280
 161:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 1071              		.loc 1 161 3 view .LVU281
 164:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1072              		.loc 1 164 3 view .LVU282
 164:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1073              		.loc 1 164 3 view .LVU283
 1074 0000 224B     		ldr	r3, .L108
 1075 0002 1B7D     		ldrb	r3, [r3, #20]	@ zero_extendqisi2
 1076 0004 012B     		cmp	r3, #1
 1077 0006 3DD0     		beq	.L101
 159:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_ERROR;
 1078              		.loc 1 159 1 is_stmt 0 discriminator 2 view .LVU284
 1079 0008 70B5     		push	{r4, r5, r6, lr}
 1080              	.LCFI14:
 1081              		.cfi_def_cfa_offset 16
 1082              		.cfi_offset 4, -16
 1083              		.cfi_offset 5, -12
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 57


 1084              		.cfi_offset 6, -8
 1085              		.cfi_offset 14, -4
 1086 000a 0446     		mov	r4, r0
 1087 000c 0E46     		mov	r6, r1
 164:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1088              		.loc 1 164 3 is_stmt 1 discriminator 2 view .LVU285
 1089 000e 1F4B     		ldr	r3, .L108
 1090 0010 0122     		movs	r2, #1
 1091 0012 1A75     		strb	r2, [r3, #20]
 164:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1092              		.loc 1 164 3 discriminator 2 view .LVU286
 167:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1093              		.loc 1 167 3 discriminator 2 view .LVU287
 170:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1094              		.loc 1 170 3 discriminator 2 view .LVU288
 170:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1095              		.loc 1 170 12 is_stmt 0 discriminator 2 view .LVU289
 1096 0014 4CF25030 		movw	r0, #50000
 1097              	.LVL82:
 170:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1098              		.loc 1 170 12 discriminator 2 view .LVU290
 1099 0018 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1100              	.LVL83:
 172:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 1101              		.loc 1 172 3 is_stmt 1 discriminator 2 view .LVU291
 172:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 1102              		.loc 1 172 5 is_stmt 0 discriminator 2 view .LVU292
 1103 001c 0146     		mov	r1, r0
 1104 001e 60BB     		cbnz	r0, .L96
 175:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     
 1105              		.loc 1 175 5 is_stmt 1 view .LVU293
 175:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     
 1106              		.loc 1 175 18 is_stmt 0 view .LVU294
 1107 0020 4FF0FF33 		mov	r3, #-1
 1108 0024 3360     		str	r3, [r6]
 177:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     {
 1109              		.loc 1 177 5 is_stmt 1 view .LVU295
 177:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     {
 1110              		.loc 1 177 18 is_stmt 0 view .LVU296
 1111 0026 2368     		ldr	r3, [r4]
 177:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     {
 1112              		.loc 1 177 7 view .LVU297
 1113 0028 012B     		cmp	r3, #1
 1114 002a 16D0     		beq	.L106
 195:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1115              		.loc 1 195 7 is_stmt 1 view .LVU298
 198:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       {
 1116              		.loc 1 198 7 view .LVU299
 198:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       {
 1117              		.loc 1 198 17 is_stmt 0 view .LVU300
 1118 002c A568     		ldr	r5, [r4, #8]
 1119              	.LVL84:
 1120              	.L98:
 198:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       {
 1121              		.loc 1 198 39 is_stmt 1 discriminator 1 view .LVU301
 198:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       {
 1122              		.loc 1 198 58 is_stmt 0 discriminator 1 view .LVU302
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 58


 1123 002e E368     		ldr	r3, [r4, #12]
 198:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       {
 1124              		.loc 1 198 82 discriminator 1 view .LVU303
 1125 0030 A268     		ldr	r2, [r4, #8]
 198:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       {
 1126              		.loc 1 198 70 discriminator 1 view .LVU304
 1127 0032 1344     		add	r3, r3, r2
 198:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       {
 1128              		.loc 1 198 7 discriminator 1 view .LVU305
 1129 0034 AB42     		cmp	r3, r5
 1130 0036 20D9     		bls	.L96
 200:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1131              		.loc 1 200 9 is_stmt 1 view .LVU306
 1132 0038 217C     		ldrb	r1, [r4, #16]	@ zero_extendqisi2
 1133              	.LVL85:
 200:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1134              		.loc 1 200 9 is_stmt 0 view .LVU307
 1135 003a 2846     		mov	r0, r5
 1136 003c FFF7FEFF 		bl	FLASH_Erase_Sector
 1137              	.LVL86:
 203:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         
 1138              		.loc 1 203 9 is_stmt 1 view .LVU308
 203:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         
 1139              		.loc 1 203 18 is_stmt 0 view .LVU309
 1140 0040 4CF25030 		movw	r0, #50000
 1141 0044 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1142              	.LVL87:
 206:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1143              		.loc 1 206 9 is_stmt 1 view .LVU310
 1144 0048 114A     		ldr	r2, .L108+4
 1145 004a 1369     		ldr	r3, [r2, #16]
 1146 004c 23F0FA03 		bic	r3, r3, #250
 1147 0050 1361     		str	r3, [r2, #16]
 208:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         {
 1148              		.loc 1 208 9 view .LVU311
 208:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         {
 1149              		.loc 1 208 11 is_stmt 0 view .LVU312
 1150 0052 0146     		mov	r1, r0
 1151 0054 80B9     		cbnz	r0, .L107
 198:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       {
 1152              		.loc 1 198 93 is_stmt 1 discriminator 2 view .LVU313
 198:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       {
 1153              		.loc 1 198 98 is_stmt 0 discriminator 2 view .LVU314
 1154 0056 0135     		adds	r5, r5, #1
 1155              	.LVL88:
 198:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       {
 1156              		.loc 1 198 98 discriminator 2 view .LVU315
 1157 0058 E9E7     		b	.L98
 1158              	.LVL89:
 1159              	.L106:
 181:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #else
 1160              		.loc 1 181 7 is_stmt 1 view .LVU316
 1161 005a 6168     		ldr	r1, [r4, #4]
 1162 005c 207C     		ldrb	r0, [r4, #16]	@ zero_extendqisi2
 1163              	.LVL90:
 181:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #else
 1164              		.loc 1 181 7 is_stmt 0 view .LVU317
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 59


 1165 005e FFF7FEFF 		bl	FLASH_MassErase
 1166              	.LVL91:
 187:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       
 1167              		.loc 1 187 7 is_stmt 1 view .LVU318
 187:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****       
 1168              		.loc 1 187 16 is_stmt 0 view .LVU319
 1169 0062 4CF25030 		movw	r0, #50000
 1170 0066 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 1171              	.LVL92:
 1172 006a 0146     		mov	r1, r0
 1173              	.LVL93:
 190:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     }
 1174              		.loc 1 190 7 is_stmt 1 view .LVU320
 190:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     }
 1175              		.loc 1 190 17 is_stmt 0 view .LVU321
 1176 006c 084A     		ldr	r2, .L108+4
 1177 006e 1069     		ldr	r0, [r2, #16]
 1178 0070 084B     		ldr	r3, .L108+8
 1179 0072 0340     		ands	r3, r3, r0
 1180 0074 1361     		str	r3, [r2, #16]
 1181 0076 00E0     		b	.L96
 1182              	.LVL94:
 1183              	.L107:
 211:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****           break;
 1184              		.loc 1 211 11 is_stmt 1 view .LVU322
 211:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****           break;
 1185              		.loc 1 211 24 is_stmt 0 view .LVU323
 1186 0078 3560     		str	r5, [r6]
 212:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****         }
 1187              		.loc 1 212 11 is_stmt 1 view .LVU324
 1188              	.LVL95:
 1189              	.L96:
 219:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1190              		.loc 1 219 3 view .LVU325
 219:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1191              		.loc 1 219 3 view .LVU326
 1192 007a 044B     		ldr	r3, .L108
 1193 007c 0022     		movs	r2, #0
 1194 007e 1A75     		strb	r2, [r3, #20]
 219:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1195              		.loc 1 219 3 view .LVU327
 221:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 1196              		.loc 1 221 3 view .LVU328
 222:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1197              		.loc 1 222 1 is_stmt 0 view .LVU329
 1198 0080 0846     		mov	r0, r1
 1199 0082 70BD     		pop	{r4, r5, r6, pc}
 1200              	.LVL96:
 1201              	.L101:
 1202              	.LCFI15:
 1203              		.cfi_def_cfa_offset 0
 1204              		.cfi_restore 4
 1205              		.cfi_restore 5
 1206              		.cfi_restore 6
 1207              		.cfi_restore 14
 164:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1208              		.loc 1 164 3 view .LVU330
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 60


 1209 0084 0221     		movs	r1, #2
 1210              	.LVL97:
 222:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1211              		.loc 1 222 1 view .LVU331
 1212 0086 0846     		mov	r0, r1
 1213              	.LVL98:
 222:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1214              		.loc 1 222 1 view .LVU332
 1215 0088 7047     		bx	lr
 1216              	.L109:
 1217 008a 00BF     		.align	2
 1218              	.L108:
 1219 008c 00000000 		.word	pFlash
 1220 0090 003C0240 		.word	1073888256
 1221 0094 FB7FFFFF 		.word	-32773
 1222              		.cfi_endproc
 1223              	.LFE141:
 1225              		.section	.text.HAL_FLASHEx_Erase_IT,"ax",%progbits
 1226              		.align	1
 1227              		.global	HAL_FLASHEx_Erase_IT
 1228              		.syntax unified
 1229              		.thumb
 1230              		.thumb_func
 1231              		.fpu fpv5-d16
 1233              	HAL_FLASHEx_Erase_IT:
 1234              	.LVL99:
 1235              	.LFB142:
 232:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 1236              		.loc 1 232 1 is_stmt 1 view -0
 1237              		.cfi_startproc
 1238              		@ args = 0, pretend = 0, frame = 0
 1239              		@ frame_needed = 0, uses_anonymous_args = 0
 232:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 1240              		.loc 1 232 1 is_stmt 0 view .LVU334
 1241 0000 08B5     		push	{r3, lr}
 1242              	.LCFI16:
 1243              		.cfi_def_cfa_offset 8
 1244              		.cfi_offset 3, -8
 1245              		.cfi_offset 14, -4
 233:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1246              		.loc 1 233 3 is_stmt 1 view .LVU335
 1247              	.LVL100:
 236:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1248              		.loc 1 236 3 view .LVU336
 236:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1249              		.loc 1 236 3 view .LVU337
 1250 0002 174B     		ldr	r3, .L116
 1251 0004 1B7D     		ldrb	r3, [r3, #20]	@ zero_extendqisi2
 1252 0006 012B     		cmp	r3, #1
 1253 0008 27D0     		beq	.L113
 236:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1254              		.loc 1 236 3 discriminator 2 view .LVU338
 1255 000a 154B     		ldr	r3, .L116
 1256 000c 0122     		movs	r2, #1
 1257 000e 1A75     		strb	r2, [r3, #20]
 236:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1258              		.loc 1 236 3 discriminator 2 view .LVU339
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 61


 239:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1259              		.loc 1 239 3 discriminator 2 view .LVU340
 242:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 1260              		.loc 1 242 3 discriminator 2 view .LVU341
 1261 0010 144B     		ldr	r3, .L116+4
 1262 0012 1A69     		ldr	r2, [r3, #16]
 1263 0014 42F08072 		orr	r2, r2, #16777216
 1264 0018 1A61     		str	r2, [r3, #16]
 245:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   
 1265              		.loc 1 245 3 discriminator 2 view .LVU342
 1266 001a 1A69     		ldr	r2, [r3, #16]
 1267 001c 42F00072 		orr	r2, r2, #33554432
 1268 0020 1A61     		str	r2, [r3, #16]
 248:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****                          FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR| FLASH_FLAG_ERSERR);  
 1269              		.loc 1 248 3 discriminator 2 view .LVU343
 1270 0022 F322     		movs	r2, #243
 1271 0024 DA60     		str	r2, [r3, #12]
 251:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 1272              		.loc 1 251 3 discriminator 2 view .LVU344
 251:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 1273              		.loc 1 251 16 is_stmt 0 discriminator 2 view .LVU345
 1274 0026 0368     		ldr	r3, [r0]
 251:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   {
 1275              		.loc 1 251 5 discriminator 2 view .LVU346
 1276 0028 012B     		cmp	r3, #1
 1277 002a 0DD0     		beq	.L115
 266:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1278              		.loc 1 266 5 is_stmt 1 view .LVU347
 268:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     pFlash.NbSectorsToErase = pEraseInit->NbSectors;
 1279              		.loc 1 268 5 view .LVU348
 268:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     pFlash.NbSectorsToErase = pEraseInit->NbSectors;
 1280              		.loc 1 268 29 is_stmt 0 view .LVU349
 1281 002c 0C4B     		ldr	r3, .L116
 1282 002e 0122     		movs	r2, #1
 1283 0030 1A70     		strb	r2, [r3]
 269:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     pFlash.Sector = pEraseInit->Sector;
 1284              		.loc 1 269 5 is_stmt 1 view .LVU350
 269:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     pFlash.Sector = pEraseInit->Sector;
 1285              		.loc 1 269 41 is_stmt 0 view .LVU351
 1286 0032 C268     		ldr	r2, [r0, #12]
 269:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     pFlash.Sector = pEraseInit->Sector;
 1287              		.loc 1 269 29 view .LVU352
 1288 0034 5A60     		str	r2, [r3, #4]
 270:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     pFlash.VoltageForErase = (uint8_t)pEraseInit->VoltageRange;
 1289              		.loc 1 270 5 is_stmt 1 view .LVU353
 270:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     pFlash.VoltageForErase = (uint8_t)pEraseInit->VoltageRange;
 1290              		.loc 1 270 31 is_stmt 0 view .LVU354
 1291 0036 8268     		ldr	r2, [r0, #8]
 270:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****     pFlash.VoltageForErase = (uint8_t)pEraseInit->VoltageRange;
 1292              		.loc 1 270 19 view .LVU355
 1293 0038 DA60     		str	r2, [r3, #12]
 271:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1294              		.loc 1 271 5 is_stmt 1 view .LVU356
 271:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1295              		.loc 1 271 30 is_stmt 0 view .LVU357
 1296 003a 017C     		ldrb	r1, [r0, #16]	@ zero_extendqisi2
 271:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 62


 1297              		.loc 1 271 28 view .LVU358
 1298 003c 1972     		strb	r1, [r3, #8]
 274:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 1299              		.loc 1 274 5 is_stmt 1 view .LVU359
 1300 003e 8068     		ldr	r0, [r0, #8]
 1301              	.LVL101:
 274:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c ****   }
 1302              		.loc 1 274 5 is_stmt 0 view .LVU360
 1303 0040 FFF7FEFF 		bl	FLASH_Erase_Sector
 1304              	.LVL102:
 277:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 1305              		.loc 1 277 10 view .LVU361
 1306 0044 0020     		movs	r0, #0
 1307              	.L111:
 278:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1308              		.loc 1 278 1 view .LVU362
 1309 0046 08BD     		pop	{r3, pc}
 1310              	.LVL103:
 1311              	.L115:
 254:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #if defined (FLASH_OPTCR_nDBANK)    
 1312              		.loc 1 254 5 is_stmt 1 view .LVU363
 254:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #if defined (FLASH_OPTCR_nDBANK)    
 1313              		.loc 1 254 29 is_stmt 0 view .LVU364
 1314 0048 054B     		ldr	r3, .L116
 1315 004a 0222     		movs	r2, #2
 1316 004c 1A70     		strb	r2, [r3]
 256:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #else
 1317              		.loc 1 256 5 is_stmt 1 view .LVU365
 1318 004e 4168     		ldr	r1, [r0, #4]
 1319 0050 007C     		ldrb	r0, [r0, #16]	@ zero_extendqisi2
 1320              	.LVL104:
 256:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** #else
 1321              		.loc 1 256 5 is_stmt 0 view .LVU366
 1322 0052 FFF7FEFF 		bl	FLASH_MassErase
 1323              	.LVL105:
 277:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** }
 1324              		.loc 1 277 10 view .LVU367
 1325 0056 0020     		movs	r0, #0
 1326 0058 F5E7     		b	.L111
 1327              	.LVL106:
 1328              	.L113:
 236:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1329              		.loc 1 236 3 view .LVU368
 1330 005a 0220     		movs	r0, #2
 1331              	.LVL107:
 236:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c **** 
 1332              		.loc 1 236 3 view .LVU369
 1333 005c F3E7     		b	.L111
 1334              	.L117:
 1335 005e 00BF     		.align	2
 1336              	.L116:
 1337 0060 00000000 		.word	pFlash
 1338 0064 003C0240 		.word	1073888256
 1339              		.cfi_endproc
 1340              	.LFE142:
 1342              		.text
 1343              	.Letext0:
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 63


 1344              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 1345              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 1346              		.file 5 "dev/CMSIS/Include/core_cm7.h"
 1347              		.file 6 "dev/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 1348              		.file 7 "dev/CMSIS/Device/ST/STM32F7xx/Include/stm32f767xx.h"
 1349              		.file 8 "dev/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 1350              		.file 9 "dev/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_flash.h"
 1351              		.file 10 "dev/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_flash_ex.h"
 1352              		.file 11 "dev/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s 			page 64


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f7xx_hal_flash_ex.c
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:17     .text.FLASH_MassErase:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:24     .text.FLASH_MassErase:00000000 FLASH_MassErase
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:106    .text.FLASH_MassErase:00000048 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:111    .text.FLASH_OB_GetWRP:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:117    .text.FLASH_OB_GetWRP:00000000 FLASH_OB_GetWRP
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:135    .text.FLASH_OB_GetWRP:0000000c $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:141    .text.FLASH_OB_GetUser:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:147    .text.FLASH_OB_GetUser:00000000 FLASH_OB_GetUser
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:165    .text.FLASH_OB_GetUser:0000000c $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:171    .text.FLASH_OB_BOR_LevelConfig:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:177    .text.FLASH_OB_BOR_LevelConfig:00000000 FLASH_OB_BOR_LevelConfig
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:201    .text.FLASH_OB_BOR_LevelConfig:00000010 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:206    .text.FLASH_OB_GetRDP:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:212    .text.FLASH_OB_GetRDP:00000000 FLASH_OB_GetRDP
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:246    .text.FLASH_OB_GetRDP:00000018 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:251    .text.FLASH_OB_GetBOR:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:257    .text.FLASH_OB_GetBOR:00000000 FLASH_OB_GetBOR
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:274    .text.FLASH_OB_GetBOR:0000000c $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:279    .text.FLASH_OB_GetBootAddress:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:285    .text.FLASH_OB_GetBootAddress:00000000 FLASH_OB_GetBootAddress
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:324    .text.FLASH_OB_GetBootAddress:00000014 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:329    .text.FLASH_OB_EnableWRP:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:335    .text.FLASH_OB_EnableWRP:00000000 FLASH_OB_EnableWRP
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:377    .text.FLASH_OB_EnableWRP:0000001c $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:382    .text.FLASH_OB_DisableWRP:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:388    .text.FLASH_OB_DisableWRP:00000000 FLASH_OB_DisableWRP
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:430    .text.FLASH_OB_DisableWRP:00000018 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:435    .text.FLASH_OB_RDP_LevelConfig:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:441    .text.FLASH_OB_RDP_LevelConfig:00000000 FLASH_OB_RDP_LevelConfig
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:479    .text.FLASH_OB_RDP_LevelConfig:00000014 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:484    .text.FLASH_OB_UserConfig:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:490    .text.FLASH_OB_UserConfig:00000000 FLASH_OB_UserConfig
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:576    .text.FLASH_OB_UserConfig:00000040 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:582    .text.FLASH_OB_BootAddressConfig:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:588    .text.FLASH_OB_BootAddressConfig:00000000 FLASH_OB_BootAddressConfig
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:645    .text.FLASH_OB_BootAddressConfig:00000030 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:651    .text.HAL_FLASHEx_OBProgram:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:658    .text.HAL_FLASHEx_OBProgram:00000000 HAL_FLASHEx_OBProgram
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:857    .text.HAL_FLASHEx_OBProgram:000000c0 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:862    .text.HAL_FLASHEx_OBGetConfig:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:869    .text.HAL_FLASHEx_OBGetConfig:00000000 HAL_FLASHEx_OBGetConfig
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:932    .text.FLASH_Erase_Sector:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:939    .text.FLASH_Erase_Sector:00000000 FLASH_Erase_Sector
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:1051   .text.FLASH_Erase_Sector:0000005c $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:1056   .text.HAL_FLASHEx_Erase:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:1063   .text.HAL_FLASHEx_Erase:00000000 HAL_FLASHEx_Erase
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:1219   .text.HAL_FLASHEx_Erase:0000008c $d
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:1226   .text.HAL_FLASHEx_Erase_IT:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:1233   .text.HAL_FLASHEx_Erase_IT:00000000 HAL_FLASHEx_Erase_IT
C:\Users\BIGBIG~1\AppData\Local\Temp\ccIKTD2n.s:1337   .text.HAL_FLASHEx_Erase_IT:00000060 $d

UNDEFINED SYMBOLS
FLASH_WaitForLastOperation
pFlash
