[
  {
    "author": [
      {
        "given": "ADeHon"
      }
    ],
    "container-title": [
      "International symposium on Field Programmable Array FPGA"
    ],
    "date": [
      "1999",
      "1999"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "69 – 78"
    ],
    "title": [
      "A.DeHon",
      "Balancing Interconnect and Computation in a Reconfigurable Computing Array (or, why you don’t really want 100% LUT utilization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "ADunlop"
      },
      {
        "given": "BKernighan"
      }
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1985",
      "1985"
    ],
    "pages": [
      "92–98"
    ],
    "title": [
      "A.Dunlop and B.Kernighan",
      "A Procedure for Placement of Standard-cell VLSI Circuits"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "given": "Alliance"
      }
    ],
    "date": [
      "2006",
      "2006"
    ],
    "title": [
      "Alliance"
    ],
    "type": null,
    "url": [
      "http://www-asim.lip6.fr/recherche/alliance/."
    ]
  },
  {
    "author": [
      {
        "given": "Altera"
      }
    ],
    "date": [
      "2010",
      "2010"
    ],
    "title": [
      "Altera"
    ],
    "type": null,
    "url": [
      "http://www.altera.com."
    ]
  },
  {
    "author": [
      {
        "given": "AMarquart"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "International symposium on FPGA, Monterey"
    ],
    "date": [
      "1999",
      "1999"
    ],
    "pages": [
      "37–46"
    ],
    "title": [
      "A.Marquart, V.Betz, and J.Rose",
      "Using Cluster-based Logic Block and Timing-driven Packing to improve FPGA Speed and Density"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "A.T.M.E.L."
      }
    ],
    "date": [
      "2010",
      "2010"
    ],
    "title": [
      "ATMEL"
    ],
    "type": null,
    "url": [
      "http://www.atmel.com."
    ]
  },
  {
    "author": [
      {
        "given": "Beauchamp"
      },
      {
        "others": true
      },
      {
        "family": "Beauchamp",
        "given": "M."
      },
      {
        "family": "Hauck",
        "given": "S."
      },
      {
        "family": "Underwood",
        "given": "K."
      },
      {
        "family": "Hemmert",
        "given": "K."
      }
    ],
    "container-title": [
      "FPGA"
    ],
    "date": [
      "2006",
      "2006"
    ],
    "pages": [
      "12–20"
    ],
    "title": [
      "Embedded floating-point units in FPGAs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "given": "Beilleau"
      },
      {
        "others": true
      },
      {
        "family": "Beilleau",
        "given": "N."
      },
      {
        "family": "Aboushady",
        "given": "H."
      },
      {
        "family": "Montaudon",
        "given": "F."
      },
      {
        "family": "Cathelin",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE Radio Frequency Integrated Circuits Symposium"
    ],
    "date": [
      "2009",
      "2009"
    ],
    "pages": [
      "383–386"
    ],
    "title": [
      "A 1.3V 26mW 3.2GS/s Undersampled LC Bandpass Sigma-Delta ADC for a SDR ISM-band Receiver in 130nm CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "RFIC’09"
    ]
  },
  {
    "author": [
      {
        "given": "Belloeil"
      },
      {
        "others": true
      },
      {
        "family": "Belloeil",
        "given": "S."
      },
      {
        "family": "Dupuis",
        "given": "D."
      },
      {
        "family": "Masson",
        "given": "C."
      },
      {
        "family": "Chaput",
        "given": "J."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "container-title": [
      "19th International Conference on Microelectronics"
    ],
    "date": [
      "2007",
      "2007"
    ],
    "pages": [
      "275–278"
    ],
    "title": [
      "Stratus: A procedural description language based upon Python"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Synthesis",
        "given": "Berkeley Logic"
      },
      {
        "family": "Group",
        "given": "Verification"
      }
    ],
    "date": [
      "2005",
      "2005"
    ],
    "title": [
      "Berkeley Logic Synthesis and Verification Group",
      "ABC: A System for Sequential Synthesis and Verification"
    ],
    "type": null,
    "url": [
      "http://www.eecs.berkeley.edu/"
    ]
  },
  {
    "author": [
      {
        "given": "Betz"
      },
      {
        "others": true
      },
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Marquardt",
        "given": "A."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "date": [
      "1999",
      "1999"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Architecture and CAD for Deep-Submicron FPGAs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Brayton"
      },
      {
        "others": true
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "G.Hachtel"
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1990",
      "1990"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "264–300"
    ],
    "title": [
      "Multilevel logic synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "78"
    ]
  },
  {
    "author": [
      {
        "given": "Brayton"
      },
      {
        "given": "McMullen"
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "McMullen",
        "given": "C."
      }
    ],
    "container-title": [
      "Proc. ISCAS"
    ],
    "date": [
      "1982",
      "1982"
    ],
    "pages": [
      "29–54"
    ],
    "title": [
      "The decomposition and factorization of Boolean expressions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Cadence"
      }
    ],
    "date": [
      "2010",
      "2010"
    ],
    "title": [
      "Cadence",
      "Cadence"
    ],
    "type": null,
    "url": [
      "http://www.cadence.com."
    ]
  },
  {
    "author": [
      {
        "given": "Callahan"
      },
      {
        "others": true
      },
      {
        "family": "Callahan",
        "given": "T.J."
      },
      {
        "family": "Hauser",
        "given": "J.R."
      },
      {
        "family": "Wawrzynek",
        "given": "J."
      }
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "2000",
      "2000"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "62–69"
    ],
    "title": [
      "The Garp architecture and C compiler"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "given": "Cherepacha"
      },
      {
        "given": "Lewis"
      },
      {
        "family": "Cherepacha",
        "given": "D."
      },
      {
        "family": "Lewis",
        "given": "D."
      }
    ],
    "container-title": [
      "VLSI Design"
    ],
    "date": [
      "1996",
      "1996"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "329–343"
    ],
    "title": [
      "DP-FPGA: An FPGA Architecture Optimized for Datapaths"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "given": "CHHo"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "FCMM"
    ],
    "date": [
      "2006",
      "2006"
    ],
    "pages": [
      "35–44"
    ],
    "title": [
      "C.H.Ho, P.H.W.Leong, W.Luk, S.Wilton, and S.Lopez-Buedo",
      "Virtual Embedded Blocks: A Methodology for Evaluating Embedded Elements in FPGAs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "given": "CJAlpert"
      },
      {
        "others": true
      },
      {
        "family": "C.J.Alpert",
        "given": "TChan"
      },
      {
        "family": "D.Huang",
        "given": "AKahng"
      },
      {
        "family": "I.Markov",
        "given": "PMulet"
      },
      {
        "given": "KYan"
      }
    ],
    "container-title": [
      "ACM Symposium on Physical Design"
    ],
    "date": [
      "1997",
      "1997"
    ],
    "pages": [
      "4–11"
    ],
    "title": [
      "Faster Minimization of Linear Wirelength for Global Placement"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "given": "Compton"
      },
      {
        "given": "Hauck"
      },
      {
        "family": "Compton",
        "given": "K."
      },
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE Transaction on Computers"
    ],
    "date": [
      "2007",
      "2007"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "662–672"
    ],
    "title": [
      "Automatic Design of Area-Efficient Configurable ASIC Cores"
    ],
    "type": "article-journal",
    "volume": [
      "56"
    ]
  },
  {
    "author": [
      {
        "given": "CSechen"
      },
      {
        "given": "ASangiovanni-Vincentelli"
      }
    ],
    "container-title": [
      "JSSC"
    ],
    "date": [
      "1985",
      "1985"
    ],
    "pages": [
      "510–522"
    ],
    "title": [
      "C.Sechen and A.Sangiovanni-Vincentelli",
      "The Timberwolf Placement and Routing Package"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "given": "DHuang"
      },
      {
        "given": "AKahng"
      }
    ],
    "container-title": [
      "ACM Symposium on Physical Design"
    ],
    "date": [
      "1997",
      "1997"
    ],
    "pages": [
      "18–25"
    ],
    "title": [
      "D.Huang and A.Kahng",
      "Partitioning-based Standardcell Global Placement with an Exact Objective"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "given": "EAhmed"
      },
      {
        "given": "JRose"
      }
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "2000",
      "2000"
    ],
    "pages": [
      "3–12"
    ],
    "title": [
      "E.Ahmed and J.Rose",
      "The Effect of LUT and Cluster Size on Deep-submicron FPGA Performance and Density"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "eASIC"
      }
    ],
    "date": [
      "2010",
      "2010"
    ],
    "type": null,
    "url": [
      "http://www.easic.com."
    ],
    "volume": [
      "eASIC"
    ]
  },
  {
    "author": [
      {
        "given": "Ebeling"
      },
      {
        "family": "Ebeling",
        "given": "C."
      }
    ],
    "date": [
      "2002",
      "2002"
    ],
    "pages": [
      "– –02–07–06"
    ],
    "publisher": [
      "University of Washington Technical Report"
    ],
    "title": [
      "Rapid-C Manual"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Ebeling"
      },
      {
        "others": true
      },
      {
        "family": "Ebeling",
        "given": "C."
      },
      {
        "family": "Cronquist",
        "given": "D.C."
      },
      {
        "family": "Franklin",
        "given": "P."
      }
    ],
    "container-title": [
      "Field Programmable Logic and Applications"
    ],
    "date": [
      "1996",
      "1996"
    ],
    "pages": [
      "126–135"
    ],
    "title": [
      "RaPiD - Reconfigurable Pipelined Datapath"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "given": "Elder"
      },
      {
        "others": true
      },
      {
        "family": "Elder",
        "given": "J."
      },
      {
        "family": "Osborn",
        "given": "J."
      },
      {
        "family": "Kolasinski",
        "given": "W."
      },
      {
        "family": "Koga",
        "given": "R."
      }
    ],
    "container-title": [
      "IEEE Transaction on Nuclear Science"
    ],
    "date": [
      "1988",
      "1988"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "A method for characterizing a microprocessor’s vulnerability to SEU"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "given": "EMSentovich"
      },
      {
        "others": true
      },
      {
        "family": "E.M.Sentovich",
        "given": "KJSingh"
      },
      {
        "family": "L.Lavagno",
        "given": "CMoon"
      },
      {
        "family": "R.Murgai",
        "given": "ASaldanha"
      },
      {
        "family": "H.Savoj",
        "given": "Stephan"
      },
      {
        "family": "P.",
        "given": "RKBrayton"
      },
      {
        "given": "ASangiovanni-Vincentelli"
      }
    ],
    "date": [
      "1992",
      "1992"
    ],
    "genre": [
      "Technical Report No. UCB/ERL M92/41."
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "SIS: A System for Sequential Circuit Synthesis"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "given": "Essen"
      },
      {
        "others": true
      },
      {
        "family": "Essen",
        "given": "B.V."
      },
      {
        "family": "Wood",
        "given": "A."
      },
      {
        "family": "Carroll",
        "given": "A."
      },
      {
        "family": "Friedman",
        "given": "S."
      },
      {
        "family": "Panda",
        "given": "R."
      },
      {
        "family": "Ylvisaker",
        "given": "B."
      },
      {
        "family": "Ebeling",
        "given": "C."
      },
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "container-title": [
      "International Conference on Field Programmable Logic and Applications"
    ],
    "date": [
      "2009",
      "2009"
    ],
    "pages": [
      "268–275"
    ],
    "title": [
      "Static Versus Scheduled Interconnect in Coarse-Grained Reconfigurable Arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Friedman"
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2001",
      "2001"
    ],
    "pages": [
      "665–692"
    ],
    "title": [
      "Clock Distribution Networks in Synchronous Digital Integrated Circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "G.A.U.T."
      }
    ],
    "date": [
      "2010",
      "2010"
    ],
    "title": [
      "GAUT",
      "High-Level Synthesis tool From C to RTL"
    ],
    "type": null,
    "url": [
      "http://wwwlabsticc.univ-ubs.fr/www-gaut/."
    ]
  },
  {
    "author": [
      {
        "given": "GLemieux"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE International Conference on Field-Programmable Technology (ICFPT"
    ],
    "date": [
      "2004",
      "2004"
    ],
    "pages": [
      "41–48"
    ],
    "title": [
      "G.Lemieux, E.Lee, M.Tom, and A.Yu",
      "Directional and Single-Driver Wires in FPGA Interconnect"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "GSigl"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1991",
      "1991"
    ],
    "pages": [
      "427–432"
    ],
    "title": [
      "G.Sigl, K.Doll, and F.Johannes",
      "Analytical Placement: A Linear or a Quadratic Objective Function?"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "HardCopy, IV] HardCopy (IV). HardCopy IV ASICs"
      },
      {
        "family": "Hartenstein",
        "given": "R."
      }
    ],
    "container-title": [
      "Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2001"
    ],
    "note": [
      "Available at",
      "Hartenstein, 2001"
    ],
    "pages": [
      "564–570"
    ],
    "title": [
      "Device Handbook",
      "Coarse Grain Reconfigurable Architectures (embedded tutorial"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.altera.com/products/devices/hardcopy-asics/hardcopy-iv/literature/hciv-literature.jsp."
    ]
  },
  {
    "author": [
      {
        "given": "Hutton"
      },
      {
        "others": true
      },
      {
        "family": "Hutton",
        "given": "M."
      },
      {
        "family": "Yuan",
        "given": "R."
      },
      {
        "family": "Schleicher",
        "given": "J."
      },
      {
        "family": "Baeckler",
        "given": "G."
      },
      {
        "family": "Cheung",
        "given": "S."
      },
      {
        "family": "Chua",
        "given": "K."
      },
      {
        "family": "Phoon",
        "given": "H."
      }
    ],
    "container-title": [
      "DATE"
    ],
    "date": [
      "2006",
      "2006"
    ],
    "pages": [
      "64–69"
    ],
    "title": [
      "A Methodology for FPGA to Structured-ASIC Synthesis and Verification"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "given": "IKuon"
      },
      {
        "given": "JRose"
      }
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "2007",
      "2007"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "203–215"
    ],
    "title": [
      "I.Kuon and J.Rose",
      "Measuring the Gap Between FPGAs and ASICs"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "given": "Jamieson"
      },
      {
        "given": "JRose"
      }
    ],
    "container-title": [
      "IEEE International Conference on Field-Programmable Technology (ICFPT"
    ],
    "date": [
      "2006",
      "2006"
    ],
    "editor": [
      {
        "family": "Jamieson",
        "given": "P."
      },
      {
        "given": "JRose"
      }
    ],
    "pages": [
      "1–8"
    ],
    "title": [
      "Enhancing the Area-Efficiency of FPGAs with Hard Circuits Using Shadow Clusters"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "JCong"
      },
      {
        "given": "YDing"
      }
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "1–12"
    ],
    "title": [
      "J.Cong and Y.Ding (1994a). FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table based FPGA Designs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "given": "JCong"
      },
      {
        "given": "YDing"
      }
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "137–148"
    ],
    "title": [
      "J.Cong and Y.Ding (1994b). On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "given": "JCong"
      },
      {
        "given": "YDing"
      }
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "2000",
      "2000"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "J.Cong and Y.Ding",
      "Structural Gate Decomposition for Depth-Optimal Technology in LUT-Based FPGA Designs"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "given": "JCong"
      },
      {
        "given": "YHwang"
      }
    ],
    "container-title": [
      "ACM/SIGDA International Symposium on Field Programmable Gate Array"
    ],
    "date": [
      "1995",
      "1995"
    ],
    "pages": [
      "68–74"
    ],
    "title": [
      "J.Cong and Y.Hwang",
      "Simultaneous Depth and Area Minimization in LUT-Based FPGA Mapping"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "JGreene"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1993",
      "1993"
    ],
    "pages": [
      "1042–1056"
    ],
    "title": [
      "J.Greene, E.Hamdy, and S.Beal",
      "Antifuse Field Programmable Gate Arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Jones"
      },
      {
        "others": true
      },
      {
        "family": "Jones",
        "given": "A.K."
      },
      {
        "family": "Hoare",
        "given": "R."
      },
      {
        "family": "Kusic",
        "given": "D."
      },
      {
        "family": "Fazekas",
        "given": "J."
      },
      {
        "family": "Foster",
        "given": "J."
      }
    ],
    "container-title": [
      "Proceedings of the International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "2005",
      "2005"
    ],
    "pages": [
      "107–117"
    ],
    "title": [
      "An FPGA-based VLIW Processor with Custom Hardware Execution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "JRose"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "IEEE Journal of Solid State Circuits"
    ],
    "date": [
      "1990",
      "1990"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "– 1225"
    ],
    "title": [
      "J.Rose, R.Francis, D.Lewis, and P.Chow",
      "Architecture of Field-Programmable Gate Arrays: The Effect of Logic Functionality on Area Efficiency"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "given": "Kapre"
      },
      {
        "others": true
      },
      {
        "family": "Kapre",
        "given": "N."
      },
      {
        "family": "Mehta",
        "given": "N."
      },
      {
        "family": "deLorimier",
        "given": "M."
      },
      {
        "family": "Rubin",
        "given": "R."
      },
      {
        "family": "Barnor",
        "given": "H."
      },
      {
        "family": "J.Wilson",
        "given": "M."
      },
      {
        "family": "Wrighton",
        "given": "M."
      },
      {
        "family": "DeHon",
        "given": "A."
      }
    ],
    "container-title": [
      "Time Multiplexed FPGA. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM"
    ],
    "date": [
      "2006",
      "2006"
    ],
    "pages": [
      "205–216"
    ],
    "title": [
      "Packet Switched vs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Kirkpatrick"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1983",
      "1983"
    ],
    "editor": [
      {
        "family": "Kirkpatrick",
        "given": "Gelatt"
      },
      {
        "given": "Hecchi"
      }
    ],
    "issue": [
      "4598"
    ],
    "pages": [
      "671–680"
    ],
    "title": [
      "Optimisation by Simulated Annealing"
    ],
    "type": "article-journal",
    "volume": [
      "220"
    ]
  },
  {
    "author": [
      {
        "given": "Kuon"
      },
      {
        "others": true
      },
      {
        "family": "Kuon",
        "given": "I."
      },
      {
        "family": "Egier",
        "given": "A."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "container-title": [
      "FPGA"
    ],
    "date": [
      "2005",
      "2005"
    ],
    "pages": [
      "215–226"
    ],
    "title": [
      "Design, layout and verification of an FPGA using automated tools"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "given": "Lagadec"
      },
      {
        "family": "Lagadec",
        "given": "L."
      }
    ],
    "date": [
      "2000",
      "2000"
    ],
    "genre": [
      "PhD. Thesis :"
    ],
    "note": [
      "Université de Rennes 1."
    ],
    "title": [
      "Abstraction, modélisation et outils de CAO pour les architectures reconfigurables"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "given": "Lawler"
      },
      {
        "given": "Wood"
      },
      {
        "family": "Lawler",
        "given": "E.L."
      },
      {
        "family": "Wood",
        "given": "D.E."
      }
    ],
    "container-title": [
      "Operations Research"
    ],
    "date": [
      "1966",
      "1966"
    ],
    "pages": [
      "699–719"
    ],
    "title": [
      "Branch-and-bound methods: A survey"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "given": "Lemieux"
      },
      {
        "others": true
      },
      {
        "family": "Lemieux",
        "given": "G."
      },
      {
        "family": "Lee",
        "given": "E."
      },
      {
        "family": "Tom",
        "given": "M."
      },
      {
        "family": "Yu",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE International Conference on Field-Programmable Technology (ICFPT"
    ],
    "date": [
      "2004",
      "2004"
    ],
    "pages": [
      "41–48"
    ],
    "title": [
      "Directional and Single-Driver Wires in FPGA Interconnect"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "LMcMurchie"
      },
      {
        "given": "CEbeling"
      }
    ],
    "container-title": [
      "International Workshop on Field Programmable Gate Array"
    ],
    "date": [
      "1995",
      "1995"
    ],
    "pages": [
      "111 – 117"
    ],
    "title": [
      "L.McMurchie and C.Ebeling",
      "Pathfinder: A Negotiation-Based Performance-Driven Router for FPGAs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "given": "Luu"
      },
      {
        "others": true
      },
      {
        "family": "Luu",
        "given": "J."
      },
      {
        "family": "Kuon",
        "given": "I."
      },
      {
        "family": "Jamieson",
        "given": "P."
      },
      {
        "family": "Campbell",
        "given": "T."
      },
      {
        "family": "Ye",
        "given": "A."
      },
      {
        "family": "Fang",
        "given": "W.M."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "container-title": [
      "VPR 5.0: FPGA CAD and Architecture Exploration Tools with Single-Driver Routing, Heterogeneity and Process Scaling. FPGA"
    ],
    "date": [
      "2009",
      "2009"
    ],
    "pages": [
      "133–142"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "given": "Marrakchi"
      },
      {
        "family": "Marrakchi",
        "given": "Z."
      }
    ],
    "date": [
      "2008",
      "2008"
    ],
    "genre": [
      "PhD. Thesis :"
    ],
    "title": [
      "Exploration and Optimization of Tree-based FPGA Architectures"
    ],
    "type": "thesis",
    "url": [
      "http://www-asim.lip6.fr/publications/."
    ]
  },
  {
    "author": [
      {
        "given": "Marrakchi"
      },
      {
        "others": true
      },
      {
        "family": "Marrakchi",
        "given": "Z."
      },
      {
        "family": "Mrabet",
        "given": "H."
      },
      {
        "family": "Farooq",
        "given": "U."
      },
      {
        "family": "Mehrez",
        "given": "H."
      }
    ],
    "container-title": [
      "Hindawi Publishing Corporation"
    ],
    "date": [
      "2009",
      "2009"
    ],
    "issue": [
      "2598"
    ],
    "pages": [
      "1–13"
    ],
    "title": [
      "FPGA Interconnect Topologies Exploration"
    ],
    "type": "article-journal",
    "volume": [
      "2009"
    ]
  },
  {
    "author": [
      {
        "given": "Marshall"
      },
      {
        "others": true
      },
      {
        "family": "Marshall",
        "given": "A."
      },
      {
        "family": "Stansfield",
        "given": "T."
      },
      {
        "family": "Kostarnov",
        "given": "I."
      },
      {
        "family": "Vuillemin",
        "given": "J."
      },
      {
        "family": "Hutchings",
        "given": "B."
      }
    ],
    "container-title": [
      "International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "1999",
      "1999"
    ],
    "pages": [
      "135–143"
    ],
    "title": [
      "A reconfigurable arithmetic array for multimedia applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "MicroBlaze"
      }
    ],
    "date": [
      "2010",
      "2010"
    ],
    "note": [
      "Available at"
    ],
    "title": [
      "MicroBlaze",
      "MicroBlaze Soft Processor Core"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/tools/microblaze.htm."
    ]
  },
  {
    "author": [
      {
        "given": "Miyamoto"
      },
      {
        "given": "Ohmi"
      },
      {
        "family": "Miyamoto",
        "given": "N."
      },
      {
        "family": "Ohmi",
        "given": "T."
      }
    ],
    "container-title": [
      "IEEE International Conference on Field-Programmable Technology (ICFPT"
    ],
    "date": [
      "2008",
      "2008"
    ],
    "pages": [
      "365–368"
    ],
    "title": [
      "Delay Evaluation of 90nm CMOS Multi-Context FPGA with Shift-Register-type Temporal Communication Module for Large-Scale Circuit Emulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Mrabet"
      },
      {
        "family": "Mrabet",
        "given": "H."
      }
    ],
    "date": [
      "2009",
      "2009"
    ],
    "genre": [
      "PhD. Thesis :"
    ],
    "note": [
      "NIOS, II] NIOS (II). NIOS II Processor. available at"
    ],
    "title": [
      "Design and optimization of reconfigurable architectures: The FPGA Family"
    ],
    "type": "thesis",
    "url": [
      "http://www-asim.lip6.fr/publications/.",
      "http://www.altera.com/products/ip/processors/nios2/ni2-index.html."
    ]
  },
  {
    "author": [
      {
        "given": "Okamoto"
      },
      {
        "others": true
      },
      {
        "family": "Okamoto",
        "given": "T."
      },
      {
        "family": "Kimoto",
        "given": "T."
      },
      {
        "family": "Maeda",
        "given": "N."
      }
    ],
    "container-title": [
      "Proc. ISPD"
    ],
    "date": [
      "2004",
      "2004"
    ],
    "pages": [
      "90–96"
    ],
    "title": [
      "Design Methodology and Tools for NEC Electronics Structured ASIC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "OpenCores"
      }
    ],
    "date": [
      "2010",
      "2010"
    ],
    "note": [
      "available at"
    ],
    "title": [
      "OpenCores",
      "OpenCores Projects"
    ],
    "type": null,
    "url": [
      "http://www.opencores.org."
    ]
  },
  {
    "author": [
      {
        "given": "Padalia"
      },
      {
        "others": true
      },
      {
        "family": "Padalia",
        "given": "K."
      },
      {
        "family": "Fung",
        "given": "R."
      },
      {
        "family": "Bourgeault",
        "given": "M."
      },
      {
        "family": "Egier",
        "given": "A."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "container-title": [
      "FPGA"
    ],
    "date": [
      "2003",
      "2003"
    ],
    "pages": [
      "164–172"
    ],
    "title": [
      "Automatic transistor and physical design of FPGA tiles from an architectural specification"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "literal": "Peter Yiannacouras and Rose, 2007] Peter Yiannacouras, J. G. S. and Rose, J."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "266–277"
    ],
    "title": [
      "Exploration and Customization of FPGA-Based Soft Processors"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "given": "Phillips"
      },
      {
        "given": "Hauck"
      },
      {
        "family": "Phillips",
        "given": "S."
      },
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "container-title": [
      "FPGA"
    ],
    "date": [
      "2002",
      "2002"
    ],
    "pages": [
      "165–173"
    ],
    "title": [
      "Automatic layout of domainspecific reconfigurable subsystems for system-on-a-chip"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "given": "Pistorius"
      },
      {
        "others": true
      },
      {
        "family": "Pistorius",
        "given": "J."
      },
      {
        "family": "Hutton",
        "given": "M."
      },
      {
        "family": "Schleicher",
        "given": "J."
      },
      {
        "family": "Iotov",
        "given": "M."
      },
      {
        "family": "Julias",
        "given": "E."
      },
      {
        "family": "Tharmalignam",
        "given": "K."
      }
    ],
    "date": [
      "2007",
      "2007"
    ],
    "pages": [
      "423–428"
    ],
    "title": [
      "Equivalence Verification of FPGA and Structured ASIC Implementations"
    ],
    "type": null,
    "volume": [
      "FPL’07"
    ]
  },
  {
    "author": [
      {
        "given": "SBrown"
      }
    ],
    "container-title": [
      "Custom Integrated Circuits Conference"
    ],
    "date": [
      "1994",
      "1994"
    ],
    "pages": [
      "69–76"
    ],
    "title": [
      "S.Brown",
      "An Overview of Technology, Architecture and CAD Tools for Programmable Logic Devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "SDai"
      },
      {
        "given": "EBozorgzadeh"
      }
    ],
    "date": [
      "2006",
      "2006"
    ],
    "pages": [
      "329–330"
    ],
    "title": [
      "S.Dai and E.Bozorgzadeh",
      "CAD Tool for FPGAs with Embedded Hard Cores for Design Space Exploration of Future Architectures"
    ],
    "type": null,
    "volume": [
      "FCCM’06"
    ]
  },
  {
    "author": [
      {
        "given": "Sherlekar"
      }
    ],
    "container-title": [
      "Proc. ISPD"
    ],
    "date": [
      "2004",
      "2004"
    ],
    "director": [
      {
        "family": "Sherlekar",
        "given": "D."
      }
    ],
    "pages": [
      "97–102"
    ],
    "title": [
      "Design considerations for Regular Fabrics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Sima"
      },
      {
        "others": true
      },
      {
        "family": "Sima",
        "given": "M."
      },
      {
        "family": "Cotofana",
        "given": "S."
      },
      {
        "family": "Eijndhoven",
        "given": "J.T.J.",
        "particle": "van"
      },
      {
        "family": "Vassiliadis",
        "given": "S."
      },
      {
        "family": "Vissers",
        "given": "K."
      }
    ],
    "container-title": [
      "Proceedings of the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2001",
      "2001"
    ],
    "pages": [
      "160–169"
    ],
    "title": [
      "An 8x8 IDCT Implementation on an FPGA-Augmented TriMedia"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "S.K.I.L.L."
      }
    ],
    "date": [
      "2010",
      "2010"
    ],
    "title": [
      "SKILL",
      "SKILL Programming Language"
    ],
    "type": null,
    "url": [
      "http://www.cadence.com."
    ]
  },
  {
    "author": [
      {
        "given": "SKirkpatrick"
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1983",
      "1983"
    ],
    "pages": [
      "671–680"
    ],
    "title": [
      "S.Kirkpatrick, C.D.Gelatt, and M.P.Vecchi",
      "Optimization by Simulated Annealing"
    ],
    "type": "article-journal",
    "volume": [
      "220"
    ]
  },
  {
    "author": [
      {
        "given": "STMicroelectronics"
      }
    ],
    "date": [
      "2010",
      "2010"
    ],
    "title": [
      "STMicroelectronics"
    ],
    "type": null,
    "url": [
      "http://www.st.com."
    ]
  },
  {
    "author": [
      {
        "literal": "Stratix, IV] Stratix (IV). Stratix IV FPGAs"
      }
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Raleigh"
    ],
    "note": [
      "Available at",
      "S.Yang, 1991] S.Yang"
    ],
    "publisher": [
      "Microelectronics Center of North Carolina (MCNC"
    ],
    "title": [
      "Device Handbook",
      "Logic Synthesis and optimization benchmarks, Version 3.0"
    ],
    "type": null,
    "url": [
      "http://www.altera.com/products/devices/stratix-fpgas/stratix-iv/literature/stiv-literature.jsp."
    ]
  },
  {
    "author": [
      {
        "given": "Synopsys"
      }
    ],
    "date": [
      "2010",
      "2010"
    ],
    "title": [
      "Synopsys"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com/home.aspx."
    ]
  },
  {
    "author": [
      {
        "given": "Tabula"
      }
    ],
    "date": [
      "2010",
      "2010"
    ],
    "title": [
      "Tabula"
    ],
    "type": null,
    "url": [
      "http://www.tabula.com."
    ]
  },
  {
    "author": [
      {
        "given": "TCormen"
      },
      {
        "others": true
      }
    ],
    "date": [
      "1990",
      "1990"
    ],
    "location": [
      "Cambridge"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "T.Cormen, C.Leiserson, and R.Rivest",
      "Introduction to Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "T.I.E.R.L.O.G.I.C."
      }
    ],
    "date": [
      "2010",
      "2010"
    ],
    "title": [
      "TIERLOGIC"
    ],
    "type": null,
    "url": [
      "http://www.tierlogic.com."
    ]
  },
  {
    "author": [
      {
        "given": "Trimberger"
      },
      {
        "others": true
      },
      {
        "family": "Trimberger",
        "given": "S."
      },
      {
        "family": "Carberry",
        "given": "D."
      },
      {
        "family": "Johnson",
        "given": "A."
      },
      {
        "family": "Wong",
        "given": "J."
      }
    ],
    "date": [
      "1997",
      "1997"
    ],
    "pages": [
      "22–28"
    ],
    "title": [
      "A Time-Multiplexed FPGA"
    ],
    "type": null
  },
  {
    "author": [
      {
        "given": "Underwood"
      },
      {
        "given": "Hemmert"
      },
      {
        "family": "Underwood",
        "given": "K."
      },
      {
        "family": "Hemmert",
        "given": "K."
      }
    ],
    "container-title": [
      "Proc. FCCM"
    ],
    "date": [
      "2004",
      "2004"
    ],
    "pages": [
      "219–228"
    ],
    "title": [
      "Closing the gap: CPU and FPGA trends in sustainable floating-point BLAS performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "VBetz"
      },
      {
        "given": "JRose"
      }
    ],
    "container-title": [
      "International Workshop on FPGA"
    ],
    "date": [
      "1997",
      "1997"
    ],
    "issue": [
      "Betz"
    ],
    "pages": [
      "213–22"
    ],
    "title": [
      "VPR: A New Packing Placement and Routing Tool for FPGA Research"
    ],
    "type": "article-journal",
    "volume": [
      "V"
    ]
  },
  {
    "author": [
      {
        "given": "Verma"
      },
      {
        "given": "Akoglu"
      },
      {
        "family": "Verma",
        "given": "R."
      },
      {
        "family": "Akoglu",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE International Conference on Field-Programmable Technology (ICFPT"
    ],
    "date": [
      "2007",
      "2007"
    ],
    "pages": [
      "81–88"
    ],
    "title": [
      "A Coarse Grained Reconfigurable Architecture For Variable Block size Motion Estimation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "K."
      },
      {
        "family": "Tsai",
        "given": "Y."
      }
    ],
    "container-title": [
      "Proc. ISPD"
    ],
    "date": [
      "2004"
    ],
    "note": [
      "Virtex, 5] Virtex (5). Virtex-5 Multi-Platform FPGA. Available at",
      "Wu and Tsai, 2004"
    ],
    "pages": [
      "103–106"
    ],
    "title": [
      "Structured ASIC, Evolution or Revolution"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.xilinx.com/products/silicon_solutions/fpgas/virtex/virtex5/."
    ]
  },
  {
    "author": [
      {
        "given": "Xilinx"
      }
    ],
    "date": [
      "2010",
      "2010"
    ],
    "title": [
      "Xilinx",
      "Xilinx"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com."
    ]
  },
  {
    "author": [
      {
        "given": "Ye"
      },
      {
        "given": "Rose"
      },
      {
        "family": "Ye",
        "given": "A.G."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2006",
      "2006"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "462–473"
    ],
    "title": [
      "Using Bus-Based Connections to Improve Field-Programmable Gate-Array Density for Implementing Datapath Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "given": "Yu"
      },
      {
        "family": "Yu",
        "given": "C."
      }
    ],
    "container-title": [
      "FPL"
    ],
    "date": [
      "2007",
      "2007"
    ],
    "pages": [
      "509–510"
    ],
    "title": [
      "A Tool for Exploring Hybrid FPGAs"
    ],
    "type": "article-journal"
  }
]
