===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 29.2578 seconds

  ----Wall Time----  ----Name----
    3.4778 ( 11.9%)  FIR Parser
   13.7487 ( 47.0%)  'firrtl.circuit' Pipeline
    1.1991 (  4.1%)    'firrtl.module' Pipeline
    1.0723 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1268 (  0.4%)      LowerCHIRRTLPass
    0.1006 (  0.3%)    InferWidths
    0.6502 (  2.2%)    InferResets
    0.0201 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0199 (  0.1%)    PrefixModules
    0.6245 (  2.1%)    LowerFIRRTLTypes
    5.6564 ( 19.3%)    'firrtl.module' Pipeline
    0.7200 (  2.5%)      ExpandWhens
    0.0219 (  0.1%)      RemoveResets
    4.9145 ( 16.8%)      Canonicalizer
    0.3387 (  1.2%)    Inliner
    1.0571 (  3.6%)    IMConstProp
    0.0308 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    3.6934 ( 12.6%)    'firrtl.module' Pipeline
    3.6934 ( 12.6%)      Canonicalizer
    0.3022 (  1.0%)    CreateSiFiveMetadata
    0.1064 (  0.4%)    EmitOMIR
    0.0301 (  0.1%)      (A) circt::firrtl::InstanceGraph
    2.2698 (  7.8%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    7.1506 ( 24.4%)  'hw.module' Pipeline
    0.5918 (  2.0%)    HWCleanup
    0.9988 (  3.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    4.8150 ( 16.5%)    Canonicalizer
    0.0715 (  0.2%)    HWLegalizeModules
    0.6735 (  2.3%)    PrettifyVerilog
    2.6090 (  8.9%)  ExportVerilog
    0.0018 (  0.0%)  Rest
   29.2578 (100.0%)  Total

{
  totalTime: 29.283,
  maxMemory: 599355392
}
