{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737884243983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737884243987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 13:07:23 2025 " "Processing started: Sun Jan 26 13:07:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737884243987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1737884243987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CAD_VGA_Quartus -c CAD_VGA_Quartus " "Command: quartus_sta CAD_VGA_Quartus -c CAD_VGA_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1737884243987 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1737884244084 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1737884245405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1737884245406 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737884245436 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737884245436 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1737884246134 ""}
{ "Info" "ISTA_SDC_FOUND" "CAD_VGA_Quartus.sdc " "Reading SDC File: 'CAD_VGA_Quartus.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1737884246469 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1737884246501 ""}
{ "Warning" "WSTA_SCC_LOOP" "69 " "Found combinational loop of 69 nodes" { { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[22\]~88\|combout " "Node \"VGA_MG\|pseudo_rand\[22\]~88\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[23\]~82\|dataf " "Node \"VGA_MG\|pseudo_rand\[23\]~82\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[23\]~82\|combout " "Node \"VGA_MG\|pseudo_rand\[23\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[24\]~65\|dataf " "Node \"VGA_MG\|pseudo_rand\[24\]~65\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[24\]~65\|combout " "Node \"VGA_MG\|pseudo_rand\[24\]~65\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[25\]~63\|datac " "Node \"VGA_MG\|pseudo_rand\[25\]~63\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[25\]~63\|combout " "Node \"VGA_MG\|pseudo_rand\[25\]~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[26\]~62\|dataf " "Node \"VGA_MG\|pseudo_rand\[26\]~62\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[26\]~62\|combout " "Node \"VGA_MG\|pseudo_rand\[26\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[27\]~70\|dataf " "Node \"VGA_MG\|pseudo_rand\[27\]~70\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[27\]~70\|combout " "Node \"VGA_MG\|pseudo_rand\[27\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[28\]~69\|dataf " "Node \"VGA_MG\|pseudo_rand\[28\]~69\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[28\]~69\|combout " "Node \"VGA_MG\|pseudo_rand\[28\]~69\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[29\]~68\|dataf " "Node \"VGA_MG\|pseudo_rand\[29\]~68\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[29\]~68\|combout " "Node \"VGA_MG\|pseudo_rand\[29\]~68\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[30\]~67\|dataf " "Node \"VGA_MG\|pseudo_rand\[30\]~67\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[30\]~67\|combout " "Node \"VGA_MG\|pseudo_rand\[30\]~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[31\]~83\|dataf " "Node \"VGA_MG\|pseudo_rand\[31\]~83\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[31\]~83\|combout " "Node \"VGA_MG\|pseudo_rand\[31\]~83\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|lfsr32~0\|dataf " "Node \"VGA_MG\|lfsr32~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|lfsr32~0\|combout " "Node \"VGA_MG\|lfsr32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[0\]~86\|datae " "Node \"VGA_MG\|pseudo_rand\[0\]~86\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[0\]~86\|combout " "Node \"VGA_MG\|pseudo_rand\[0\]~86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|lfsr32~0\|datad " "Node \"VGA_MG\|lfsr32~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[1\]~84\|dataf " "Node \"VGA_MG\|pseudo_rand\[1\]~84\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[1\]~84\|combout " "Node \"VGA_MG\|pseudo_rand\[1\]~84\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|lfsr32~0\|datab " "Node \"VGA_MG\|lfsr32~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[2\]~76\|dataf " "Node \"VGA_MG\|pseudo_rand\[2\]~76\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[2\]~76\|combout " "Node \"VGA_MG\|pseudo_rand\[2\]~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[3\]~75\|dataf " "Node \"VGA_MG\|pseudo_rand\[3\]~75\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[3\]~75\|combout " "Node \"VGA_MG\|pseudo_rand\[3\]~75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[4\]~74\|dataf " "Node \"VGA_MG\|pseudo_rand\[4\]~74\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[4\]~74\|combout " "Node \"VGA_MG\|pseudo_rand\[4\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[5\]~73\|dataf " "Node \"VGA_MG\|pseudo_rand\[5\]~73\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[5\]~73\|combout " "Node \"VGA_MG\|pseudo_rand\[5\]~73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[6\]~72\|dataf " "Node \"VGA_MG\|pseudo_rand\[6\]~72\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[6\]~72\|combout " "Node \"VGA_MG\|pseudo_rand\[6\]~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[7\]~71\|dataa " "Node \"VGA_MG\|pseudo_rand\[7\]~71\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[7\]~71\|combout " "Node \"VGA_MG\|pseudo_rand\[7\]~71\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[8\]~131\|dataf " "Node \"VGA_MG\|pseudo_rand\[8\]~131\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[8\]~131\|combout " "Node \"VGA_MG\|pseudo_rand\[8\]~131\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[9\]~129\|dataf " "Node \"VGA_MG\|pseudo_rand\[9\]~129\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[9\]~129\|combout " "Node \"VGA_MG\|pseudo_rand\[9\]~129\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[10\]~126\|dataf " "Node \"VGA_MG\|pseudo_rand\[10\]~126\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[10\]~126\|combout " "Node \"VGA_MG\|pseudo_rand\[10\]~126\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[11\]~123\|dataf " "Node \"VGA_MG\|pseudo_rand\[11\]~123\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[11\]~123\|combout " "Node \"VGA_MG\|pseudo_rand\[11\]~123\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[12\]~120\|dataf " "Node \"VGA_MG\|pseudo_rand\[12\]~120\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[12\]~120\|combout " "Node \"VGA_MG\|pseudo_rand\[12\]~120\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[13\]~117\|dataf " "Node \"VGA_MG\|pseudo_rand\[13\]~117\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[13\]~117\|combout " "Node \"VGA_MG\|pseudo_rand\[13\]~117\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[14\]~114\|dataf " "Node \"VGA_MG\|pseudo_rand\[14\]~114\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[14\]~114\|combout " "Node \"VGA_MG\|pseudo_rand\[14\]~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[15\]~111\|dataf " "Node \"VGA_MG\|pseudo_rand\[15\]~111\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[15\]~111\|combout " "Node \"VGA_MG\|pseudo_rand\[15\]~111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[16\]~108\|datad " "Node \"VGA_MG\|pseudo_rand\[16\]~108\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[16\]~108\|combout " "Node \"VGA_MG\|pseudo_rand\[16\]~108\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[17\]~105\|dataf " "Node \"VGA_MG\|pseudo_rand\[17\]~105\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[17\]~105\|combout " "Node \"VGA_MG\|pseudo_rand\[17\]~105\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[18\]~102\|dataf " "Node \"VGA_MG\|pseudo_rand\[18\]~102\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[18\]~102\|combout " "Node \"VGA_MG\|pseudo_rand\[18\]~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[19\]~99\|dataf " "Node \"VGA_MG\|pseudo_rand\[19\]~99\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[19\]~99\|combout " "Node \"VGA_MG\|pseudo_rand\[19\]~99\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[20\]~96\|dataf " "Node \"VGA_MG\|pseudo_rand\[20\]~96\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[20\]~96\|combout " "Node \"VGA_MG\|pseudo_rand\[20\]~96\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[21\]~93\|dataf " "Node \"VGA_MG\|pseudo_rand\[21\]~93\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[21\]~93\|combout " "Node \"VGA_MG\|pseudo_rand\[21\]~93\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|lfsr32~0\|datac " "Node \"VGA_MG\|lfsr32~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""} { "Warning" "WSTA_SCC_NODE" "VGA_MG\|pseudo_rand\[22\]~88\|dataf " "Node \"VGA_MG\|pseudo_rand\[22\]~88\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737884246526 ""}  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/AsusIran/Desktop/xxx/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 1030 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737884246526 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_Control\|Clk_25MHz " "Node: VGA_controller:VGA_Control\|Clk_25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:VGA_Control\|CurrentHPos\[8\] VGA_controller:VGA_Control\|Clk_25MHz " "Register VGA_controller:VGA_Control\|CurrentHPos\[8\] is being clocked by VGA_controller:VGA_Control\|Clk_25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884246820 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884246820 "|CAD_VGA_Quartus|VGA_controller:VGA_Control|Clk_25MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|CLK_24MHz " "Node: Maze_Game:VGA_MG\|CLK_24MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Maze_Game:VGA_MG\|SquareY\[8\] Maze_Game:VGA_MG\|CLK_24MHz " "Register Maze_Game:VGA_MG\|SquareY\[8\] is being clocked by Maze_Game:VGA_MG\|CLK_24MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884246820 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884246820 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|CLK_24MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|CLK_40HZ " "Node: Maze_Game:VGA_MG\|CLK_40HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Maze_Game:VGA_MG\|IsOutGame Maze_Game:VGA_MG\|CLK_40HZ " "Register Maze_Game:VGA_MG\|IsOutGame is being clocked by Maze_Game:VGA_MG\|CLK_40HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884246820 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884246820 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|CLK_40HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|CLK_2HZ " "Node: Maze_Game:VGA_MG\|CLK_2HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Maze_Game:VGA_MG\|LIFE_EN~0 Maze_Game:VGA_MG\|CLK_2HZ " "Register Maze_Game:VGA_MG\|LIFE_EN~0 is being clocked by Maze_Game:VGA_MG\|CLK_2HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884246820 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884246820 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|CLK_2HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|IsOutGame " "Node: Maze_Game:VGA_MG\|IsOutGame was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Maze_Game:VGA_MG\|pseudo_rand\[23\]~19 Maze_Game:VGA_MG\|IsOutGame " "Latch Maze_Game:VGA_MG\|pseudo_rand\[23\]~19 is being clocked by Maze_Game:VGA_MG\|IsOutGame" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884246820 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884246820 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|IsOutGame"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|CLK_1HZ " "Node: Maze_Game:VGA_MG\|CLK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Maze_Game:VGA_MG\|tensCounter\[2\] Maze_Game:VGA_MG\|CLK_1HZ " "Register Maze_Game:VGA_MG\|tensCounter\[2\] is being clocked by Maze_Game:VGA_MG\|CLK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884246820 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884246820 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|CLK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_24 " "Node: CLOCK_24 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timer_game\[0\] CLOCK_24 " "Register timer_game\[0\] is being clocked by CLOCK_24" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884246820 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884246820 "|CAD_VGA_Quartus|CLOCK_24"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_N " "Node: RESET_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Maze_Game:VGA_MG\|entitycolor\[0\]~1 RESET_N " "Latch Maze_Game:VGA_MG\|entitycolor\[0\]~1 is being clocked by RESET_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884246820 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884246820 "|CAD_VGA_Quartus|RESET_N"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737884246868 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1737884246874 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1737884246889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.502 " "Worst-case setup slack is 2.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884247224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884247224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.502               0.000 CLOCK3_50  " "    2.502               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884247224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737884247224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.326 " "Worst-case hold slack is 0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884247290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884247290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 CLOCK3_50  " "    0.326               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884247290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737884247290 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737884247293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737884247295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.142 " "Worst-case minimum pulse width slack is 9.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884247298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884247298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.142               0.000 CLOCK3_50  " "    9.142               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884247298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737884247298 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737884247384 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1737884247436 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1737884252229 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_Control\|Clk_25MHz " "Node: VGA_controller:VGA_Control\|Clk_25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:VGA_Control\|CurrentHPos\[8\] VGA_controller:VGA_Control\|Clk_25MHz " "Register VGA_controller:VGA_Control\|CurrentHPos\[8\] is being clocked by VGA_controller:VGA_Control\|Clk_25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884253209 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884253209 "|CAD_VGA_Quartus|VGA_controller:VGA_Control|Clk_25MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|CLK_24MHz " "Node: Maze_Game:VGA_MG\|CLK_24MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Maze_Game:VGA_MG\|SquareY\[8\] Maze_Game:VGA_MG\|CLK_24MHz " "Register Maze_Game:VGA_MG\|SquareY\[8\] is being clocked by Maze_Game:VGA_MG\|CLK_24MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884253209 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884253209 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|CLK_24MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|CLK_40HZ " "Node: Maze_Game:VGA_MG\|CLK_40HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Maze_Game:VGA_MG\|IsOutGame Maze_Game:VGA_MG\|CLK_40HZ " "Register Maze_Game:VGA_MG\|IsOutGame is being clocked by Maze_Game:VGA_MG\|CLK_40HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884253209 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884253209 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|CLK_40HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|CLK_2HZ " "Node: Maze_Game:VGA_MG\|CLK_2HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Maze_Game:VGA_MG\|LIFE_EN~0 Maze_Game:VGA_MG\|CLK_2HZ " "Register Maze_Game:VGA_MG\|LIFE_EN~0 is being clocked by Maze_Game:VGA_MG\|CLK_2HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884253209 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884253209 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|CLK_2HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|IsOutGame " "Node: Maze_Game:VGA_MG\|IsOutGame was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Maze_Game:VGA_MG\|pseudo_rand\[23\]~19 Maze_Game:VGA_MG\|IsOutGame " "Latch Maze_Game:VGA_MG\|pseudo_rand\[23\]~19 is being clocked by Maze_Game:VGA_MG\|IsOutGame" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884253209 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884253209 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|IsOutGame"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|CLK_1HZ " "Node: Maze_Game:VGA_MG\|CLK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Maze_Game:VGA_MG\|tensCounter\[2\] Maze_Game:VGA_MG\|CLK_1HZ " "Register Maze_Game:VGA_MG\|tensCounter\[2\] is being clocked by Maze_Game:VGA_MG\|CLK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884253209 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884253209 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|CLK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_24 " "Node: CLOCK_24 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timer_game\[0\] CLOCK_24 " "Register timer_game\[0\] is being clocked by CLOCK_24" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884253209 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884253209 "|CAD_VGA_Quartus|CLOCK_24"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_N " "Node: RESET_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Maze_Game:VGA_MG\|entitycolor\[0\]~1 RESET_N " "Latch Maze_Game:VGA_MG\|entitycolor\[0\]~1 is being clocked by RESET_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884253209 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884253209 "|CAD_VGA_Quartus|RESET_N"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737884253213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.653 " "Worst-case setup slack is 2.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884253398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884253398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 CLOCK3_50  " "    2.653               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884253398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737884253398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.308 " "Worst-case hold slack is 0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884253464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884253464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 CLOCK3_50  " "    0.308               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884253464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737884253464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737884253466 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737884253468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.258 " "Worst-case minimum pulse width slack is 9.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884253471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884253471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.258               0.000 CLOCK3_50  " "    9.258               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884253471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737884253471 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1737884253552 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1737884253713 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1737884258592 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_Control\|Clk_25MHz " "Node: VGA_controller:VGA_Control\|Clk_25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:VGA_Control\|CurrentHPos\[8\] VGA_controller:VGA_Control\|Clk_25MHz " "Register VGA_controller:VGA_Control\|CurrentHPos\[8\] is being clocked by VGA_controller:VGA_Control\|Clk_25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884259582 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884259582 "|CAD_VGA_Quartus|VGA_controller:VGA_Control|Clk_25MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|CLK_24MHz " "Node: Maze_Game:VGA_MG\|CLK_24MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Maze_Game:VGA_MG\|SquareY\[8\] Maze_Game:VGA_MG\|CLK_24MHz " "Register Maze_Game:VGA_MG\|SquareY\[8\] is being clocked by Maze_Game:VGA_MG\|CLK_24MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884259582 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884259582 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|CLK_24MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|CLK_40HZ " "Node: Maze_Game:VGA_MG\|CLK_40HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Maze_Game:VGA_MG\|IsOutGame Maze_Game:VGA_MG\|CLK_40HZ " "Register Maze_Game:VGA_MG\|IsOutGame is being clocked by Maze_Game:VGA_MG\|CLK_40HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884259582 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884259582 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|CLK_40HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|CLK_2HZ " "Node: Maze_Game:VGA_MG\|CLK_2HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Maze_Game:VGA_MG\|LIFE_EN~0 Maze_Game:VGA_MG\|CLK_2HZ " "Register Maze_Game:VGA_MG\|LIFE_EN~0 is being clocked by Maze_Game:VGA_MG\|CLK_2HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884259582 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884259582 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|CLK_2HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|IsOutGame " "Node: Maze_Game:VGA_MG\|IsOutGame was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Maze_Game:VGA_MG\|pseudo_rand\[23\]~19 Maze_Game:VGA_MG\|IsOutGame " "Latch Maze_Game:VGA_MG\|pseudo_rand\[23\]~19 is being clocked by Maze_Game:VGA_MG\|IsOutGame" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884259582 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884259582 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|IsOutGame"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|CLK_1HZ " "Node: Maze_Game:VGA_MG\|CLK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Maze_Game:VGA_MG\|tensCounter\[2\] Maze_Game:VGA_MG\|CLK_1HZ " "Register Maze_Game:VGA_MG\|tensCounter\[2\] is being clocked by Maze_Game:VGA_MG\|CLK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884259582 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884259582 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|CLK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_24 " "Node: CLOCK_24 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timer_game\[0\] CLOCK_24 " "Register timer_game\[0\] is being clocked by CLOCK_24" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884259582 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884259582 "|CAD_VGA_Quartus|CLOCK_24"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_N " "Node: RESET_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Maze_Game:VGA_MG\|entitycolor\[0\]~1 RESET_N " "Latch Maze_Game:VGA_MG\|entitycolor\[0\]~1 is being clocked by RESET_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884259582 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884259582 "|CAD_VGA_Quartus|RESET_N"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737884259587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.599 " "Worst-case setup slack is 10.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884259658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884259658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.599               0.000 CLOCK3_50  " "   10.599               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884259658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737884259658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.166 " "Worst-case hold slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884259722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884259722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 CLOCK3_50  " "    0.166               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884259722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737884259722 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737884259724 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737884259726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.096 " "Worst-case minimum pulse width slack is 9.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884259729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884259729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.096               0.000 CLOCK3_50  " "    9.096               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884259729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737884259729 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737884259810 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_controller:VGA_Control\|Clk_25MHz " "Node: VGA_controller:VGA_Control\|Clk_25MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_controller:VGA_Control\|CurrentHPos\[8\] VGA_controller:VGA_Control\|Clk_25MHz " "Register VGA_controller:VGA_Control\|CurrentHPos\[8\] is being clocked by VGA_controller:VGA_Control\|Clk_25MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884260558 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884260558 "|CAD_VGA_Quartus|VGA_controller:VGA_Control|Clk_25MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|CLK_24MHz " "Node: Maze_Game:VGA_MG\|CLK_24MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Maze_Game:VGA_MG\|SquareY\[8\] Maze_Game:VGA_MG\|CLK_24MHz " "Register Maze_Game:VGA_MG\|SquareY\[8\] is being clocked by Maze_Game:VGA_MG\|CLK_24MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884260558 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884260558 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|CLK_24MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|CLK_40HZ " "Node: Maze_Game:VGA_MG\|CLK_40HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Maze_Game:VGA_MG\|IsOutGame Maze_Game:VGA_MG\|CLK_40HZ " "Register Maze_Game:VGA_MG\|IsOutGame is being clocked by Maze_Game:VGA_MG\|CLK_40HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884260558 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884260558 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|CLK_40HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|CLK_2HZ " "Node: Maze_Game:VGA_MG\|CLK_2HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Maze_Game:VGA_MG\|LIFE_EN~0 Maze_Game:VGA_MG\|CLK_2HZ " "Register Maze_Game:VGA_MG\|LIFE_EN~0 is being clocked by Maze_Game:VGA_MG\|CLK_2HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884260558 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884260558 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|CLK_2HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|IsOutGame " "Node: Maze_Game:VGA_MG\|IsOutGame was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Maze_Game:VGA_MG\|pseudo_rand\[23\]~19 Maze_Game:VGA_MG\|IsOutGame " "Latch Maze_Game:VGA_MG\|pseudo_rand\[23\]~19 is being clocked by Maze_Game:VGA_MG\|IsOutGame" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884260558 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884260558 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|IsOutGame"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Maze_Game:VGA_MG\|CLK_1HZ " "Node: Maze_Game:VGA_MG\|CLK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Maze_Game:VGA_MG\|tensCounter\[2\] Maze_Game:VGA_MG\|CLK_1HZ " "Register Maze_Game:VGA_MG\|tensCounter\[2\] is being clocked by Maze_Game:VGA_MG\|CLK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884260558 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884260558 "|CAD_VGA_Quartus|Maze_Game:VGA_MG|CLK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_24 " "Node: CLOCK_24 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register timer_game\[0\] CLOCK_24 " "Register timer_game\[0\] is being clocked by CLOCK_24" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884260558 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884260558 "|CAD_VGA_Quartus|CLOCK_24"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RESET_N " "Node: RESET_N was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Maze_Game:VGA_MG\|entitycolor\[0\]~1 RESET_N " "Latch Maze_Game:VGA_MG\|entitycolor\[0\]~1 is being clocked by RESET_N" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737884260558 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737884260558 "|CAD_VGA_Quartus|RESET_N"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737884260563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.560 " "Worst-case setup slack is 11.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884260629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884260629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.560               0.000 CLOCK3_50  " "   11.560               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884260629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737884260629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884260696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884260696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 CLOCK3_50  " "    0.151               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884260696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737884260696 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737884260698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737884260701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.057 " "Worst-case minimum pulse width slack is 9.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884260703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884260703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.057               0.000 CLOCK3_50  " "    9.057               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737884260703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737884260703 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737884262280 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737884262354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 104 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5414 " "Peak virtual memory: 5414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737884262523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 13:07:42 2025 " "Processing ended: Sun Jan 26 13:07:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737884262523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737884262523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737884262523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1737884262523 ""}
