<stg><name>aes_mix_columns8</name>


<trans_list>

<trans id="197" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="2" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="12" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %constant_matrix_V_of = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %constant_matrix_V_offset)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_of"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %column_index_0 = phi i3 [ 0, %0 ], [ %column_index, %aes_mix_columns_label3 ]

]]></Node>
<StgValue><ssdm name="column_index_0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln103 = icmp eq i3 %column_index_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %column_index = add i3 %column_index_0, 1

]]></Node>
<StgValue><ssdm name="column_index"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln103, label %2, label %aes_mix_columns_label3

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="3">
<![CDATA[
aes_mix_columns_label3:3  %zext_ln106 = zext i3 %column_index_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_mix_columns_label3:4  %state_matrix_V_addr = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="state_matrix_V_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
aes_mix_columns_label3:5  %xor_ln180 = xor i3 %column_index_0, -4

]]></Node>
<StgValue><ssdm name="xor_ln180"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="3">
<![CDATA[
aes_mix_columns_label3:6  %zext_ln180 = zext i3 %xor_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_mix_columns_label3:7  %state_matrix_V_addr_11 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="state_matrix_V_addr_11"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
aes_mix_columns_label3:8  %tmp_16 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 1, i3 %column_index_0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_mix_columns_label3:9  %state_matrix_V_addr_12 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="state_matrix_V_addr_12"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="4">
<![CDATA[
aes_mix_columns_label3:13  %state_matrix_V_load = load i16* %state_matrix_V_addr, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="4">
<![CDATA[
aes_mix_columns_label3:14  %state_matrix_V_load_4 = load i16* %state_matrix_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="3">
<![CDATA[
aes_mix_columns_label3:10  %sext_ln180 = sext i3 %xor_ln180 to i4

]]></Node>
<StgValue><ssdm name="sext_ln180"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="4">
<![CDATA[
aes_mix_columns_label3:11  %zext_ln180_18 = zext i4 %sext_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_18"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_mix_columns_label3:12  %state_matrix_V_addr_13 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_18

]]></Node>
<StgValue><ssdm name="state_matrix_V_addr_13"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="4">
<![CDATA[
aes_mix_columns_label3:13  %state_matrix_V_load = load i16* %state_matrix_V_addr, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="4">
<![CDATA[
aes_mix_columns_label3:14  %state_matrix_V_load_4 = load i16* %state_matrix_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_4"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="4">
<![CDATA[
aes_mix_columns_label3:15  %state_matrix_V_load_5 = load i16* %state_matrix_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_5"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="4">
<![CDATA[
aes_mix_columns_label3:16  %state_matrix_V_load_6 = load i16* %state_matrix_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_6"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="16">
<![CDATA[
aes_mix_columns_label3:17  %trunc_ln544 = trunc i16 %state_matrix_V_load to i13

]]></Node>
<StgValue><ssdm name="trunc_ln544"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="16">
<![CDATA[
aes_mix_columns_label3:18  %trunc_ln544_1 = trunc i16 %state_matrix_V_load_4 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln544_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
aes_mix_columns_label3:21  %tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 0, i8 2, i8 14, i2 %constant_matrix_V_of)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="8">
<![CDATA[
aes_mix_columns_label3:22  %trunc_ln78 = trunc i8 %tmp_1 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
aes_mix_columns_label3:23  %zext_ln78_cast = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln78, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln78_cast"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
aes_mix_columns_label3:24  %add_ln78 = add i13 %zext_ln78_cast, %trunc_ln544

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="13">
<![CDATA[
aes_mix_columns_label3:25  %sext_ln78 = sext i13 %add_ln78 to i64

]]></Node>
<StgValue><ssdm name="sext_ln78"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_mix_columns_label3:26  %multiplication_V_add = getelementptr [3840 x i8]* %multiplication_V, i64 0, i64 %sext_ln78

]]></Node>
<StgValue><ssdm name="multiplication_V_add"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:27  %multiplication_V_loa = load i8* %multiplication_V_add, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
aes_mix_columns_label3:28  %tmp_2 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 undef, i8 3, i8 11, i2 %constant_matrix_V_of)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="8">
<![CDATA[
aes_mix_columns_label3:29  %trunc_ln719 = trunc i8 %tmp_2 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln719"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
aes_mix_columns_label3:30  %zext_ln719_4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln719, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln719_4_cast"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
aes_mix_columns_label3:31  %add_ln719 = add i13 %zext_ln719_4_cast, %trunc_ln544_1

]]></Node>
<StgValue><ssdm name="add_ln719"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="13">
<![CDATA[
aes_mix_columns_label3:32  %sext_ln719 = sext i13 %add_ln719 to i64

]]></Node>
<StgValue><ssdm name="sext_ln719"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_mix_columns_label3:33  %multiplication_V_add_1 = getelementptr [3840 x i8]* %multiplication_V, i64 0, i64 %sext_ln719

]]></Node>
<StgValue><ssdm name="multiplication_V_add_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:34  %multiplication_V_loa_1 = load i8* %multiplication_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="4">
<![CDATA[
aes_mix_columns_label3:15  %state_matrix_V_load_5 = load i16* %state_matrix_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_5"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="4">
<![CDATA[
aes_mix_columns_label3:16  %state_matrix_V_load_6 = load i16* %state_matrix_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_6"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="16">
<![CDATA[
aes_mix_columns_label3:19  %trunc_ln544_2 = trunc i16 %state_matrix_V_load_5 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln544_2"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="16">
<![CDATA[
aes_mix_columns_label3:20  %trunc_ln544_3 = trunc i16 %state_matrix_V_load_6 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln544_3"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:27  %multiplication_V_loa = load i8* %multiplication_V_add, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:34  %multiplication_V_loa_1 = load i8* %multiplication_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
aes_mix_columns_label3:35  %tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 undef, i8 1, i8 13, i2 %constant_matrix_V_of)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="8">
<![CDATA[
aes_mix_columns_label3:36  %trunc_ln719_1 = trunc i8 %tmp_3 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln719_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
aes_mix_columns_label3:37  %zext_ln719_5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln719_1, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln719_5_cast"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
aes_mix_columns_label3:38  %add_ln719_1 = add i13 %zext_ln719_5_cast, %trunc_ln544_2

]]></Node>
<StgValue><ssdm name="add_ln719_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="13">
<![CDATA[
aes_mix_columns_label3:39  %sext_ln719_1 = sext i13 %add_ln719_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln719_1"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_mix_columns_label3:40  %multiplication_V_add_2 = getelementptr [3840 x i8]* %multiplication_V, i64 0, i64 %sext_ln719_1

]]></Node>
<StgValue><ssdm name="multiplication_V_add_2"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:41  %multiplication_V_loa_2 = load i8* %multiplication_V_add_2, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_2"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
aes_mix_columns_label3:42  %tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 undef, i8 1, i8 9, i2 %constant_matrix_V_of)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="8">
<![CDATA[
aes_mix_columns_label3:43  %trunc_ln719_2 = trunc i8 %tmp_4 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln719_2"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
aes_mix_columns_label3:44  %zext_ln719_6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln719_2, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln719_6_cast"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
aes_mix_columns_label3:45  %add_ln719_2 = add i13 %zext_ln719_6_cast, %trunc_ln544_3

]]></Node>
<StgValue><ssdm name="add_ln719_2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="13">
<![CDATA[
aes_mix_columns_label3:46  %sext_ln719_2 = sext i13 %add_ln719_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln719_2"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_mix_columns_label3:47  %multiplication_V_add_3 = getelementptr [3840 x i8]* %multiplication_V, i64 0, i64 %sext_ln719_2

]]></Node>
<StgValue><ssdm name="multiplication_V_add_3"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:48  %multiplication_V_loa_3 = load i8* %multiplication_V_add_3, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:41  %multiplication_V_loa_2 = load i8* %multiplication_V_add_2, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_2"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:48  %multiplication_V_loa_3 = load i8* %multiplication_V_add_3, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_3"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
aes_mix_columns_label3:49  %xor_ln719 = xor i8 %multiplication_V_loa_1, %multiplication_V_loa

]]></Node>
<StgValue><ssdm name="xor_ln719"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
aes_mix_columns_label3:50  %xor_ln719_1 = xor i8 %multiplication_V_loa_2, %multiplication_V_loa_3

]]></Node>
<StgValue><ssdm name="xor_ln719_1"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
aes_mix_columns_label3:51  %xor_ln719_2 = xor i8 %xor_ln719_1, %xor_ln719

]]></Node>
<StgValue><ssdm name="xor_ln719_2"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="8">
<![CDATA[
aes_mix_columns_label3:52  %zext_ln719 = zext i8 %xor_ln719_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln719"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
aes_mix_columns_label3:53  store i16 %zext_ln719, i16* %state_matrix_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
aes_mix_columns_label3:54  %tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 undef, i8 1, i8 9, i2 %constant_matrix_V_of)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="8">
<![CDATA[
aes_mix_columns_label3:55  %trunc_ln78_4 = trunc i8 %tmp_5 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln78_4"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
aes_mix_columns_label3:56  %zext_ln78_5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln78_4, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln78_5_cast"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
aes_mix_columns_label3:57  %add_ln78_4 = add i13 %zext_ln78_5_cast, %trunc_ln544

]]></Node>
<StgValue><ssdm name="add_ln78_4"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="13">
<![CDATA[
aes_mix_columns_label3:58  %sext_ln78_4 = sext i13 %add_ln78_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln78_4"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_mix_columns_label3:59  %multiplication_V_add_4 = getelementptr [3840 x i8]* %multiplication_V, i64 0, i64 %sext_ln78_4

]]></Node>
<StgValue><ssdm name="multiplication_V_add_4"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:60  %multiplication_V_loa_4 = load i8* %multiplication_V_add_4, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_4"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
aes_mix_columns_label3:61  %tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 undef, i8 2, i8 14, i2 %constant_matrix_V_of)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="8">
<![CDATA[
aes_mix_columns_label3:62  %trunc_ln719_3 = trunc i8 %tmp_6 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln719_3"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
aes_mix_columns_label3:63  %zext_ln719_7_cast = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln719_3, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln719_7_cast"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
aes_mix_columns_label3:64  %add_ln719_3 = add i13 %zext_ln719_7_cast, %trunc_ln544_1

]]></Node>
<StgValue><ssdm name="add_ln719_3"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="13">
<![CDATA[
aes_mix_columns_label3:65  %sext_ln719_3 = sext i13 %add_ln719_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln719_3"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_mix_columns_label3:66  %multiplication_V_add_5 = getelementptr [3840 x i8]* %multiplication_V, i64 0, i64 %sext_ln719_3

]]></Node>
<StgValue><ssdm name="multiplication_V_add_5"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:67  %multiplication_V_loa_5 = load i8* %multiplication_V_add_5, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="94" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:60  %multiplication_V_loa_4 = load i8* %multiplication_V_add_4, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_4"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:67  %multiplication_V_loa_5 = load i8* %multiplication_V_add_5, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_5"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
aes_mix_columns_label3:68  %tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 undef, i8 3, i8 11, i2 %constant_matrix_V_of)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="8">
<![CDATA[
aes_mix_columns_label3:69  %trunc_ln719_4 = trunc i8 %tmp_7 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln719_4"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
aes_mix_columns_label3:70  %zext_ln719_8_cast = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln719_4, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln719_8_cast"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
aes_mix_columns_label3:71  %add_ln719_4 = add i13 %zext_ln719_8_cast, %trunc_ln544_2

]]></Node>
<StgValue><ssdm name="add_ln719_4"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="13">
<![CDATA[
aes_mix_columns_label3:72  %sext_ln719_4 = sext i13 %add_ln719_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln719_4"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_mix_columns_label3:73  %multiplication_V_add_6 = getelementptr [3840 x i8]* %multiplication_V, i64 0, i64 %sext_ln719_4

]]></Node>
<StgValue><ssdm name="multiplication_V_add_6"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:74  %multiplication_V_loa_6 = load i8* %multiplication_V_add_6, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_6"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
aes_mix_columns_label3:75  %tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 undef, i8 1, i8 13, i2 %constant_matrix_V_of)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="8">
<![CDATA[
aes_mix_columns_label3:76  %trunc_ln719_5 = trunc i8 %tmp_8 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln719_5"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
aes_mix_columns_label3:77  %zext_ln719_9_cast = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln719_5, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln719_9_cast"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
aes_mix_columns_label3:78  %add_ln719_5 = add i13 %zext_ln719_9_cast, %trunc_ln544_3

]]></Node>
<StgValue><ssdm name="add_ln719_5"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="13">
<![CDATA[
aes_mix_columns_label3:79  %sext_ln719_5 = sext i13 %add_ln719_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln719_5"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_mix_columns_label3:80  %multiplication_V_add_7 = getelementptr [3840 x i8]* %multiplication_V, i64 0, i64 %sext_ln719_5

]]></Node>
<StgValue><ssdm name="multiplication_V_add_7"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:81  %multiplication_V_loa_7 = load i8* %multiplication_V_add_7, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="110" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:74  %multiplication_V_loa_6 = load i8* %multiplication_V_add_6, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_6"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:81  %multiplication_V_loa_7 = load i8* %multiplication_V_add_7, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_7"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
aes_mix_columns_label3:82  %xor_ln719_3 = xor i8 %multiplication_V_loa_5, %multiplication_V_loa_4

]]></Node>
<StgValue><ssdm name="xor_ln719_3"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
aes_mix_columns_label3:83  %xor_ln719_4 = xor i8 %multiplication_V_loa_6, %multiplication_V_loa_7

]]></Node>
<StgValue><ssdm name="xor_ln719_4"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
aes_mix_columns_label3:84  %xor_ln719_5 = xor i8 %xor_ln719_4, %xor_ln719_3

]]></Node>
<StgValue><ssdm name="xor_ln719_5"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="8">
<![CDATA[
aes_mix_columns_label3:85  %zext_ln719_1 = zext i8 %xor_ln719_5 to i16

]]></Node>
<StgValue><ssdm name="zext_ln719_1"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
aes_mix_columns_label3:86  store i16 %zext_ln719_1, i16* %state_matrix_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
aes_mix_columns_label3:87  %tmp_9 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 undef, i8 1, i8 13, i2 %constant_matrix_V_of)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="8">
<![CDATA[
aes_mix_columns_label3:88  %trunc_ln78_5 = trunc i8 %tmp_9 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln78_5"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
aes_mix_columns_label3:89  %zext_ln78_6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln78_5, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln78_6_cast"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
aes_mix_columns_label3:90  %add_ln78_5 = add i13 %zext_ln78_6_cast, %trunc_ln544

]]></Node>
<StgValue><ssdm name="add_ln78_5"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="13">
<![CDATA[
aes_mix_columns_label3:91  %sext_ln78_5 = sext i13 %add_ln78_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln78_5"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_mix_columns_label3:92  %multiplication_V_add_8 = getelementptr [3840 x i8]* %multiplication_V, i64 0, i64 %sext_ln78_5

]]></Node>
<StgValue><ssdm name="multiplication_V_add_8"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:93  %multiplication_V_loa_8 = load i8* %multiplication_V_add_8, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_8"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
aes_mix_columns_label3:94  %tmp_s = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 undef, i8 1, i8 9, i2 %constant_matrix_V_of)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="8">
<![CDATA[
aes_mix_columns_label3:95  %trunc_ln719_6 = trunc i8 %tmp_s to i5

]]></Node>
<StgValue><ssdm name="trunc_ln719_6"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
aes_mix_columns_label3:96  %zext_ln719_10_cast = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln719_6, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln719_10_cast"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
aes_mix_columns_label3:97  %add_ln719_6 = add i13 %zext_ln719_10_cast, %trunc_ln544_1

]]></Node>
<StgValue><ssdm name="add_ln719_6"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="13">
<![CDATA[
aes_mix_columns_label3:98  %sext_ln719_6 = sext i13 %add_ln719_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln719_6"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_mix_columns_label3:99  %multiplication_V_add_9 = getelementptr [3840 x i8]* %multiplication_V, i64 0, i64 %sext_ln719_6

]]></Node>
<StgValue><ssdm name="multiplication_V_add_9"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:100  %multiplication_V_loa_9 = load i8* %multiplication_V_add_9, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="131" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:93  %multiplication_V_loa_8 = load i8* %multiplication_V_add_8, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_8"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:100  %multiplication_V_loa_9 = load i8* %multiplication_V_add_9, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_9"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
aes_mix_columns_label3:101  %tmp_10 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 undef, i8 2, i8 14, i2 %constant_matrix_V_of)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="8">
<![CDATA[
aes_mix_columns_label3:102  %trunc_ln719_7 = trunc i8 %tmp_10 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln719_7"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
aes_mix_columns_label3:103  %zext_ln719_11_cast = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln719_7, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln719_11_cast"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
aes_mix_columns_label3:104  %add_ln719_7 = add i13 %zext_ln719_11_cast, %trunc_ln544_2

]]></Node>
<StgValue><ssdm name="add_ln719_7"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="13">
<![CDATA[
aes_mix_columns_label3:105  %sext_ln719_7 = sext i13 %add_ln719_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln719_7"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_mix_columns_label3:106  %multiplication_V_add_10 = getelementptr [3840 x i8]* %multiplication_V, i64 0, i64 %sext_ln719_7

]]></Node>
<StgValue><ssdm name="multiplication_V_add_10"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:107  %multiplication_V_loa_10 = load i8* %multiplication_V_add_10, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_10"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
aes_mix_columns_label3:108  %tmp_11 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 undef, i8 3, i8 11, i2 %constant_matrix_V_of)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="8">
<![CDATA[
aes_mix_columns_label3:109  %trunc_ln719_8 = trunc i8 %tmp_11 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln719_8"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
aes_mix_columns_label3:110  %zext_ln719_12_cast = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln719_8, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln719_12_cast"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
aes_mix_columns_label3:111  %add_ln719_8 = add i13 %zext_ln719_12_cast, %trunc_ln544_3

]]></Node>
<StgValue><ssdm name="add_ln719_8"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="13">
<![CDATA[
aes_mix_columns_label3:112  %sext_ln719_8 = sext i13 %add_ln719_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln719_8"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_mix_columns_label3:113  %multiplication_V_add_11 = getelementptr [3840 x i8]* %multiplication_V, i64 0, i64 %sext_ln719_8

]]></Node>
<StgValue><ssdm name="multiplication_V_add_11"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:114  %multiplication_V_loa_11 = load i8* %multiplication_V_add_11, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_11"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
aes_mix_columns_label3:120  %tmp_12 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 undef, i8 3, i8 11, i2 %constant_matrix_V_of)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="8">
<![CDATA[
aes_mix_columns_label3:121  %trunc_ln78_6 = trunc i8 %tmp_12 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln78_6"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
aes_mix_columns_label3:122  %zext_ln78_7_cast = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln78_6, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln78_7_cast"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
aes_mix_columns_label3:123  %add_ln78_6 = add i13 %zext_ln78_7_cast, %trunc_ln544

]]></Node>
<StgValue><ssdm name="add_ln78_6"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
aes_mix_columns_label3:127  %tmp_13 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 undef, i8 1, i8 13, i2 %constant_matrix_V_of)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="8">
<![CDATA[
aes_mix_columns_label3:128  %trunc_ln719_9 = trunc i8 %tmp_13 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln719_9"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
aes_mix_columns_label3:129  %zext_ln719_13_cast = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln719_9, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln719_13_cast"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
aes_mix_columns_label3:130  %add_ln719_9 = add i13 %zext_ln719_13_cast, %trunc_ln544_1

]]></Node>
<StgValue><ssdm name="add_ln719_9"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
aes_mix_columns_label3:134  %tmp_14 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 undef, i8 1, i8 9, i2 %constant_matrix_V_of)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="8">
<![CDATA[
aes_mix_columns_label3:135  %trunc_ln719_10 = trunc i8 %tmp_14 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln719_10"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
aes_mix_columns_label3:136  %zext_ln719_14_cast = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln719_10, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln719_14_cast"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
aes_mix_columns_label3:137  %add_ln719_10 = add i13 %zext_ln719_14_cast, %trunc_ln544_2

]]></Node>
<StgValue><ssdm name="add_ln719_10"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
aes_mix_columns_label3:141  %tmp_15 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 undef, i8 2, i8 14, i2 %constant_matrix_V_of)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="8">
<![CDATA[
aes_mix_columns_label3:142  %trunc_ln719_11 = trunc i8 %tmp_15 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln719_11"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
aes_mix_columns_label3:143  %zext_ln719_15_cast = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %trunc_ln719_11, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln719_15_cast"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
aes_mix_columns_label3:144  %add_ln719_11 = add i13 %zext_ln719_15_cast, %trunc_ln544_3

]]></Node>
<StgValue><ssdm name="add_ln719_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="163" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:107  %multiplication_V_loa_10 = load i8* %multiplication_V_add_10, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_10"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:114  %multiplication_V_loa_11 = load i8* %multiplication_V_add_11, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_11"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
aes_mix_columns_label3:115  %xor_ln719_6 = xor i8 %multiplication_V_loa_9, %multiplication_V_loa_8

]]></Node>
<StgValue><ssdm name="xor_ln719_6"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
aes_mix_columns_label3:116  %xor_ln719_7 = xor i8 %multiplication_V_loa_10, %multiplication_V_loa_11

]]></Node>
<StgValue><ssdm name="xor_ln719_7"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
aes_mix_columns_label3:117  %xor_ln719_8 = xor i8 %xor_ln719_7, %xor_ln719_6

]]></Node>
<StgValue><ssdm name="xor_ln719_8"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="8">
<![CDATA[
aes_mix_columns_label3:118  %zext_ln719_2 = zext i8 %xor_ln719_8 to i16

]]></Node>
<StgValue><ssdm name="zext_ln719_2"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
aes_mix_columns_label3:119  store i16 %zext_ln719_2, i16* %state_matrix_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="13">
<![CDATA[
aes_mix_columns_label3:124  %sext_ln78_6 = sext i13 %add_ln78_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln78_6"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_mix_columns_label3:125  %multiplication_V_add_12 = getelementptr [3840 x i8]* %multiplication_V, i64 0, i64 %sext_ln78_6

]]></Node>
<StgValue><ssdm name="multiplication_V_add_12"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:126  %multiplication_V_loa_12 = load i8* %multiplication_V_add_12, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_12"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="13">
<![CDATA[
aes_mix_columns_label3:131  %sext_ln719_9 = sext i13 %add_ln719_9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln719_9"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_mix_columns_label3:132  %multiplication_V_add_13 = getelementptr [3840 x i8]* %multiplication_V, i64 0, i64 %sext_ln719_9

]]></Node>
<StgValue><ssdm name="multiplication_V_add_13"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:133  %multiplication_V_loa_13 = load i8* %multiplication_V_add_13, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="176" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:126  %multiplication_V_loa_12 = load i8* %multiplication_V_add_12, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_12"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:133  %multiplication_V_loa_13 = load i8* %multiplication_V_add_13, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_13"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="13">
<![CDATA[
aes_mix_columns_label3:138  %sext_ln719_10 = sext i13 %add_ln719_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln719_10"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_mix_columns_label3:139  %multiplication_V_add_14 = getelementptr [3840 x i8]* %multiplication_V, i64 0, i64 %sext_ln719_10

]]></Node>
<StgValue><ssdm name="multiplication_V_add_14"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:140  %multiplication_V_loa_14 = load i8* %multiplication_V_add_14, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_14"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="13">
<![CDATA[
aes_mix_columns_label3:145  %sext_ln719_11 = sext i13 %add_ln719_11 to i64

]]></Node>
<StgValue><ssdm name="sext_ln719_11"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
aes_mix_columns_label3:146  %multiplication_V_add_15 = getelementptr [3840 x i8]* %multiplication_V, i64 0, i64 %sext_ln719_11

]]></Node>
<StgValue><ssdm name="multiplication_V_add_15"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:147  %multiplication_V_loa_15 = load i8* %multiplication_V_add_15, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="184" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:140  %multiplication_V_loa_14 = load i8* %multiplication_V_add_14, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_14"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="12">
<![CDATA[
aes_mix_columns_label3:147  %multiplication_V_loa_15 = load i8* %multiplication_V_add_15, align 1

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_15"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
aes_mix_columns_label3:148  %xor_ln719_9 = xor i8 %multiplication_V_loa_13, %multiplication_V_loa_12

]]></Node>
<StgValue><ssdm name="xor_ln719_9"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
aes_mix_columns_label3:149  %xor_ln719_10 = xor i8 %multiplication_V_loa_14, %multiplication_V_loa_15

]]></Node>
<StgValue><ssdm name="xor_ln719_10"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
aes_mix_columns_label3:150  %xor_ln719_11 = xor i8 %xor_ln719_10, %xor_ln719_9

]]></Node>
<StgValue><ssdm name="xor_ln719_11"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
aes_mix_columns_label3:0  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln104"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
aes_mix_columns_label3:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([23 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
aes_mix_columns_label3:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln105"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="8">
<![CDATA[
aes_mix_columns_label3:151  %zext_ln719_3 = zext i8 %xor_ln719_11 to i16

]]></Node>
<StgValue><ssdm name="zext_ln719_3"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
aes_mix_columns_label3:152  store i16 %zext_ln719_3, i16* %state_matrix_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
aes_mix_columns_label3:153  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([23 x i8]* @p_str4, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
aes_mix_columns_label3:154  br label %1

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln120"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
