Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8833918fcffc40189bc5db85eaccdebd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_uniadder_behav xil_defaultlib.tb_uniadder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c_in [C:/Users/DELL/lab10_adders/lab10_adders.srcs/sources_1/new/uniform_adder.v:16]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 5 for port in_1 [C:/Users/DELL/lab10_adders/lab10_adders.srcs/sources_1/new/uniform_adder.v:19]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c_in [C:/Users/DELL/lab10_adders/lab10_adders.srcs/sources_1/new/uniform_adder.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Four_bit_Adder
Compiling module xil_defaultlib.two_1_MUX
Compiling module xil_defaultlib.uniform_adder
Compiling module xil_defaultlib.Top_Module
Compiling module xil_defaultlib.tb_uniadder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uniadder_behav
