Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jun 28 11:13:22 2023
| Host         : LAPTOP-09BHUTJE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mux_timing_summary_routed.rpt -pb mux_timing_summary_routed.pb -rpx mux_timing_summary_routed.rpx -warn_on_violation
| Design       : mux
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (9)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clock/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.587        0.000                      0                   35        0.265        0.000                      0                   35        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.587        0.000                      0                   35        0.265        0.000                      0                   35        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 clock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.766ns (27.065%)  route 2.064ns (72.935%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.563     5.084    clock/clk
    SLICE_X54Y16         FDRE                                         r  clock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clock/counter_reg[6]/Q
                         net (fo=2, routed)           0.989     6.591    clock/counter_reg[6]
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.715 r  clock/counter[0]_i_3/O
                         net (fo=1, routed)           0.402     7.117    clock/counter[0]_i_3_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.241 r  clock/counter[0]_i_1/O
                         net (fo=18, routed)          0.673     7.914    clock/clear
    SLICE_X54Y15         FDSE                                         r  clock/counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.446    14.787    clock/clk
    SLICE_X54Y15         FDSE                                         r  clock/counter_reg[0]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X54Y15         FDSE (Setup_fdse_C_S)       -0.524    14.502    clock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 clock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.766ns (27.065%)  route 2.064ns (72.935%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.563     5.084    clock/clk
    SLICE_X54Y16         FDRE                                         r  clock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clock/counter_reg[6]/Q
                         net (fo=2, routed)           0.989     6.591    clock/counter_reg[6]
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.715 r  clock/counter[0]_i_3/O
                         net (fo=1, routed)           0.402     7.117    clock/counter[0]_i_3_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.241 r  clock/counter[0]_i_1/O
                         net (fo=18, routed)          0.673     7.914    clock/clear
    SLICE_X54Y15         FDRE                                         r  clock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.446    14.787    clock/clk
    SLICE_X54Y15         FDRE                                         r  clock/counter_reg[1]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X54Y15         FDRE (Setup_fdre_C_R)       -0.524    14.502    clock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 clock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.766ns (27.065%)  route 2.064ns (72.935%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.563     5.084    clock/clk
    SLICE_X54Y16         FDRE                                         r  clock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clock/counter_reg[6]/Q
                         net (fo=2, routed)           0.989     6.591    clock/counter_reg[6]
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.715 r  clock/counter[0]_i_3/O
                         net (fo=1, routed)           0.402     7.117    clock/counter[0]_i_3_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.241 r  clock/counter[0]_i_1/O
                         net (fo=18, routed)          0.673     7.914    clock/clear
    SLICE_X54Y15         FDRE                                         r  clock/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.446    14.787    clock/clk
    SLICE_X54Y15         FDRE                                         r  clock/counter_reg[2]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X54Y15         FDRE (Setup_fdre_C_R)       -0.524    14.502    clock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 clock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.766ns (27.065%)  route 2.064ns (72.935%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.563     5.084    clock/clk
    SLICE_X54Y16         FDRE                                         r  clock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clock/counter_reg[6]/Q
                         net (fo=2, routed)           0.989     6.591    clock/counter_reg[6]
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.715 r  clock/counter[0]_i_3/O
                         net (fo=1, routed)           0.402     7.117    clock/counter[0]_i_3_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.241 r  clock/counter[0]_i_1/O
                         net (fo=18, routed)          0.673     7.914    clock/clear
    SLICE_X54Y15         FDRE                                         r  clock/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.446    14.787    clock/clk
    SLICE_X54Y15         FDRE                                         r  clock/counter_reg[3]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X54Y15         FDRE (Setup_fdre_C_R)       -0.524    14.502    clock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 clock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.766ns (27.685%)  route 2.001ns (72.315%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.563     5.084    clock/clk
    SLICE_X54Y16         FDRE                                         r  clock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clock/counter_reg[6]/Q
                         net (fo=2, routed)           0.989     6.591    clock/counter_reg[6]
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.715 r  clock/counter[0]_i_3/O
                         net (fo=1, routed)           0.402     7.117    clock/counter[0]_i_3_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.241 r  clock/counter[0]_i_1/O
                         net (fo=18, routed)          0.610     7.851    clock/clear
    SLICE_X54Y17         FDRE                                         r  clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.444    14.785    clock/clk
    SLICE_X54Y17         FDRE                                         r  clock/counter_reg[10]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X54Y17         FDRE (Setup_fdre_C_R)       -0.524    14.500    clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 clock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.766ns (27.685%)  route 2.001ns (72.315%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.563     5.084    clock/clk
    SLICE_X54Y16         FDRE                                         r  clock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clock/counter_reg[6]/Q
                         net (fo=2, routed)           0.989     6.591    clock/counter_reg[6]
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.715 r  clock/counter[0]_i_3/O
                         net (fo=1, routed)           0.402     7.117    clock/counter[0]_i_3_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.241 r  clock/counter[0]_i_1/O
                         net (fo=18, routed)          0.610     7.851    clock/clear
    SLICE_X54Y17         FDRE                                         r  clock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.444    14.785    clock/clk
    SLICE_X54Y17         FDRE                                         r  clock/counter_reg[11]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X54Y17         FDRE (Setup_fdre_C_R)       -0.524    14.500    clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 clock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.766ns (27.685%)  route 2.001ns (72.315%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.563     5.084    clock/clk
    SLICE_X54Y16         FDRE                                         r  clock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clock/counter_reg[6]/Q
                         net (fo=2, routed)           0.989     6.591    clock/counter_reg[6]
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.715 r  clock/counter[0]_i_3/O
                         net (fo=1, routed)           0.402     7.117    clock/counter[0]_i_3_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.241 r  clock/counter[0]_i_1/O
                         net (fo=18, routed)          0.610     7.851    clock/clear
    SLICE_X54Y17         FDRE                                         r  clock/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.444    14.785    clock/clk
    SLICE_X54Y17         FDRE                                         r  clock/counter_reg[8]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X54Y17         FDRE (Setup_fdre_C_R)       -0.524    14.500    clock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 clock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.766ns (27.685%)  route 2.001ns (72.315%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.563     5.084    clock/clk
    SLICE_X54Y16         FDRE                                         r  clock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clock/counter_reg[6]/Q
                         net (fo=2, routed)           0.989     6.591    clock/counter_reg[6]
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.715 r  clock/counter[0]_i_3/O
                         net (fo=1, routed)           0.402     7.117    clock/counter[0]_i_3_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.241 r  clock/counter[0]_i_1/O
                         net (fo=18, routed)          0.610     7.851    clock/clear
    SLICE_X54Y17         FDRE                                         r  clock/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.444    14.785    clock/clk
    SLICE_X54Y17         FDRE                                         r  clock/counter_reg[9]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X54Y17         FDRE (Setup_fdre_C_R)       -0.524    14.500    clock/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 clock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.766ns (27.821%)  route 1.987ns (72.179%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.563     5.084    clock/clk
    SLICE_X54Y16         FDRE                                         r  clock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clock/counter_reg[6]/Q
                         net (fo=2, routed)           0.989     6.591    clock/counter_reg[6]
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.715 r  clock/counter[0]_i_3/O
                         net (fo=1, routed)           0.402     7.117    clock/counter[0]_i_3_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.241 r  clock/counter[0]_i_1/O
                         net (fo=18, routed)          0.596     7.838    clock/clear
    SLICE_X54Y19         FDRE                                         r  clock/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.441    14.782    clock/clk
    SLICE_X54Y19         FDRE                                         r  clock/counter_reg[16]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X54Y19         FDRE (Setup_fdre_C_R)       -0.524    14.497    clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.696ns  (required time - arrival time)
  Source:                 clock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.766ns (28.188%)  route 1.951ns (71.812%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.563     5.084    clock/clk
    SLICE_X54Y16         FDRE                                         r  clock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clock/counter_reg[6]/Q
                         net (fo=2, routed)           0.989     6.591    clock/counter_reg[6]
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.715 r  clock/counter[0]_i_3/O
                         net (fo=1, routed)           0.402     7.117    clock/counter[0]_i_3_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.241 r  clock/counter[0]_i_1/O
                         net (fo=18, routed)          0.560     7.802    clock/clear
    SLICE_X54Y18         FDRE                                         r  clock/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.442    14.783    clock/clk
    SLICE_X54Y18         FDRE                                         r  clock/counter_reg[12]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X54Y18         FDRE (Setup_fdre_C_R)       -0.524    14.498    clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  6.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.560     1.443    clock/clk
    SLICE_X54Y17         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.733    clock/counter_reg[10]
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  clock/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    clock/counter_reg[8]_i_1_n_5
    SLICE_X54Y17         FDRE                                         r  clock/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.829     1.956    clock/clk
    SLICE_X54Y17         FDRE                                         r  clock/counter_reg[10]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X54Y17         FDRE (Hold_fdre_C_D)         0.134     1.577    clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.559     1.442    clock/clk
    SLICE_X54Y18         FDRE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.732    clock/counter_reg[14]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  clock/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    clock/counter_reg[12]_i_1_n_5
    SLICE_X54Y18         FDRE                                         r  clock/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.828     1.955    clock/clk
    SLICE_X54Y18         FDRE                                         r  clock/counter_reg[14]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X54Y18         FDRE (Hold_fdre_C_D)         0.134     1.576    clock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    clock/clk
    SLICE_X54Y16         FDRE                                         r  clock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  clock/counter_reg[6]/Q
                         net (fo=2, routed)           0.127     1.735    clock/counter_reg[6]
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  clock/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    clock/counter_reg[4]_i_1_n_5
    SLICE_X54Y16         FDRE                                         r  clock/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.830     1.957    clock/clk
    SLICE_X54Y16         FDRE                                         r  clock/counter_reg[6]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X54Y16         FDRE (Hold_fdre_C_D)         0.134     1.578    clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clock/clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    clock/clk
    SLICE_X55Y16         FDRE                                         r  clock/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clock/clk_div_reg/Q
                         net (fo=10, routed)          0.180     1.766    clock/CLK
    SLICE_X55Y16         LUT2 (Prop_lut2_I1_O)        0.045     1.811 r  clock/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.811    clock/clk_div_i_1_n_0
    SLICE_X55Y16         FDRE                                         r  clock/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.830     1.957    clock/clk
    SLICE_X55Y16         FDRE                                         r  clock/clk_div_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X55Y16         FDRE (Hold_fdre_C_D)         0.091     1.535    clock/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clock/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.560     1.443    clock/clk
    SLICE_X54Y17         FDRE                                         r  clock/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  clock/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.733    clock/counter_reg[10]
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.879 r  clock/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    clock/counter_reg[8]_i_1_n_4
    SLICE_X54Y17         FDRE                                         r  clock/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.829     1.956    clock/clk
    SLICE_X54Y17         FDRE                                         r  clock/counter_reg[11]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X54Y17         FDRE (Hold_fdre_C_D)         0.134     1.577    clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.559     1.442    clock/clk
    SLICE_X54Y18         FDRE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.732    clock/counter_reg[14]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.878 r  clock/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    clock/counter_reg[12]_i_1_n_4
    SLICE_X54Y18         FDRE                                         r  clock/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.828     1.955    clock/clk
    SLICE_X54Y18         FDRE                                         r  clock/counter_reg[15]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X54Y18         FDRE (Hold_fdre_C_D)         0.134     1.576    clock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 clock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    clock/clk
    SLICE_X54Y16         FDRE                                         r  clock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  clock/counter_reg[6]/Q
                         net (fo=2, routed)           0.127     1.735    clock/counter_reg[6]
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.881 r  clock/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    clock/counter_reg[4]_i_1_n_4
    SLICE_X54Y16         FDRE                                         r  clock/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.830     1.957    clock/clk
    SLICE_X54Y16         FDRE                                         r  clock/counter_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X54Y16         FDRE (Hold_fdre_C_D)         0.134     1.578    clock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 clock/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.562     1.445    clock/clk
    SLICE_X54Y15         FDSE                                         r  clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDSE (Prop_fdse_C_Q)         0.164     1.609 f  clock/counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.772    clock/counter_reg_n_0_[0]
    SLICE_X54Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  clock/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     1.817    clock/counter[0]_i_5_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.887 r  clock/counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.887    clock/counter_reg[0]_i_2_n_7
    SLICE_X54Y15         FDSE                                         r  clock/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.831     1.958    clock/clk
    SLICE_X54Y15         FDSE                                         r  clock/counter_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X54Y15         FDSE (Hold_fdse_C_D)         0.134     1.579    clock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.275ns (60.770%)  route 0.178ns (39.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.561     1.444    clock/clk
    SLICE_X54Y16         FDRE                                         r  clock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  clock/counter_reg[5]/Q
                         net (fo=2, routed)           0.178     1.786    clock/counter_reg[5]
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.897 r  clock/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.897    clock/counter_reg[4]_i_1_n_6
    SLICE_X54Y16         FDRE                                         r  clock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.830     1.957    clock/clk
    SLICE_X54Y16         FDRE                                         r  clock/counter_reg[5]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X54Y16         FDRE (Hold_fdre_C_D)         0.134     1.578    clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clock/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.275ns (59.685%)  route 0.186ns (40.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.559     1.442    clock/clk
    SLICE_X54Y18         FDRE                                         r  clock/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  clock/counter_reg[13]/Q
                         net (fo=2, routed)           0.186     1.792    clock/counter_reg[13]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.903 r  clock/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.903    clock/counter_reg[12]_i_1_n_6
    SLICE_X54Y18         FDRE                                         r  clock/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.828     1.955    clock/clk
    SLICE_X54Y18         FDRE                                         r  clock/counter_reg[13]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X54Y18         FDRE (Hold_fdre_C_D)         0.134     1.576    clock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y16   clock/clk_div_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X54Y15   clock/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y17   clock/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y17   clock/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   clock/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   clock/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   clock/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   clock/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y19   clock/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y16   clock/clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y16   clock/clk_div_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   clock/counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   clock/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   clock/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   clock/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   clock/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   clock/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y18   clock/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y18   clock/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y16   clock/clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y16   clock/clk_div_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   clock/counter_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   clock/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   clock/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   clock/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   clock/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   clock/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y18   clock/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y18   clock/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.662ns  (logic 5.222ns (38.225%)  route 8.440ns (61.775%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  A_IBUF[0]_inst/O
                         net (fo=8, routed)           3.101     4.554    A_IBUF[0]
    SLICE_X55Y13         LUT5 (Prop_lut5_I3_O)        0.124     4.678 r  dp_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.738     5.416    somasub/c1
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.540 r  dp_OBUF_inst_i_1/O
                         net (fo=4, routed)           4.601    10.141    dp_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.662 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    13.662    dp
    L1                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Over
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.566ns  (logic 5.206ns (41.426%)  route 7.360ns (58.574%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  A_IBUF[0]_inst/O
                         net (fo=8, routed)           3.101     4.554    A_IBUF[0]
    SLICE_X55Y13         LUT5 (Prop_lut5_I3_O)        0.124     4.678 r  dp_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.684     5.362    somasub/c1
    SLICE_X54Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.486 r  Over_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.576     9.061    Over_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.566 r  Over_OBUF_inst/O
                         net (fo=0)                   0.000    12.566    Over
    U16                                                               r  Over (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_now_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.509ns  (logic 4.349ns (57.912%)  route 3.160ns (42.088%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE                         0.000     0.000 r  bcd_now_reg[2]/C
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bcd_now_reg[2]/Q
                         net (fo=7, routed)           1.022     1.478    driver/Q[2]
    SLICE_X55Y16         LUT4 (Prop_lut4_I1_O)        0.154     1.632 r  driver/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.139     3.770    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.739     7.509 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.509    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_now_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.475ns  (logic 4.389ns (58.709%)  route 3.087ns (41.291%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE                         0.000     0.000 r  bcd_now_reg[0]/C
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bcd_now_reg[0]/Q
                         net (fo=7, routed)           0.811     1.329    driver/Q[0]
    SLICE_X55Y16         LUT4 (Prop_lut4_I2_O)        0.152     1.481 r  driver/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.276     3.757    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719     7.475 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.475    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_now_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.288ns  (logic 4.318ns (59.253%)  route 2.970ns (40.747%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE                         0.000     0.000 r  bcd_now_reg[2]/C
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bcd_now_reg[2]/Q
                         net (fo=7, routed)           1.024     1.480    driver/Q[2]
    SLICE_X55Y16         LUT4 (Prop_lut4_I1_O)        0.150     1.630 r  driver/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.946     3.576    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712     7.288 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.288    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_now_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.282ns  (logic 4.115ns (56.514%)  route 3.167ns (43.486%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE                         0.000     0.000 r  bcd_now_reg[2]/C
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bcd_now_reg[2]/Q
                         net (fo=7, routed)           1.022     1.478    driver/Q[2]
    SLICE_X55Y16         LUT4 (Prop_lut4_I3_O)        0.124     1.602 r  driver/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.145     3.747    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.282 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.282    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_now_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.260ns  (logic 4.100ns (56.471%)  route 3.160ns (43.529%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE                         0.000     0.000 r  bcd_now_reg[2]/C
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bcd_now_reg[2]/Q
                         net (fo=7, routed)           1.024     1.480    driver/Q[2]
    SLICE_X55Y16         LUT4 (Prop_lut4_I2_O)        0.124     1.604 r  driver/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.137     3.740    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.260 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.260    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_now_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 4.171ns (58.397%)  route 2.972ns (41.603%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE                         0.000     0.000 r  bcd_now_reg[0]/C
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bcd_now_reg[0]/Q
                         net (fo=7, routed)           0.811     1.329    driver/Q[0]
    SLICE_X55Y16         LUT4 (Prop_lut4_I3_O)        0.124     1.453 r  driver/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.161     3.614    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.143 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.143    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd_now_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.058ns  (logic 4.111ns (58.250%)  route 2.947ns (41.750%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE                         0.000     0.000 r  bcd_now_reg[2]/C
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bcd_now_reg[2]/Q
                         net (fo=7, routed)           0.860     1.316    driver/Q[2]
    SLICE_X55Y14         LUT4 (Prop_lut4_I2_O)        0.124     1.440 r  driver/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.087     3.527    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.058 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.058    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            bcd_now_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.699ns  (logic 1.825ns (27.241%)  route 4.874ns (72.759%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  A_IBUF[0]_inst/O
                         net (fo=8, routed)           3.101     4.554    A_IBUF[0]
    SLICE_X55Y13         LUT5 (Prop_lut5_I3_O)        0.124     4.678 r  dp_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.738     5.416    somasub/c1
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.540 r  dp_OBUF_inst_i_1/O
                         net (fo=4, routed)           1.035     6.575    dp_OBUF
    SLICE_X55Y14         LUT6 (Prop_lut6_I1_O)        0.124     6.699 r  bcd_now[3]_i_1/O
                         net (fo=1, routed)           0.000     6.699    bcd_now[3]_i_1_n_0
    SLICE_X55Y14         FDRE                                         r  bcd_now_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seletor_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd_now_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.246ns (60.410%)  route 0.161ns (39.590%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE                         0.000     0.000 r  seletor_reg[0]/C
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  seletor_reg[0]/Q
                         net (fo=11, routed)          0.161     0.309    seletor[0]
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.098     0.407 r  bcd_now[1]_i_1/O
                         net (fo=1, routed)           0.000     0.407    bcd_now[1]_i_1_n_0
    SLICE_X55Y13         FDRE                                         r  bcd_now_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seletor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_an_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.128ns (30.784%)  route 0.288ns (69.216%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE                         0.000     0.000 r  seletor_reg[1]/C
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  seletor_reg[1]/Q
                         net (fo=14, routed)          0.288     0.416    seletor[1]
    SLICE_X55Y15         FDRE                                         r  s_an_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seletor_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_an_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.148ns (35.355%)  route 0.271ns (64.645%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE                         0.000     0.000 r  seletor_reg[0]/C
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  seletor_reg[0]/Q
                         net (fo=11, routed)          0.271     0.419    seletor[0]
    SLICE_X55Y15         FDRE                                         r  s_an_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seletor_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd_now_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.246ns (55.703%)  route 0.196ns (44.297%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE                         0.000     0.000 r  seletor_reg[0]/C
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  seletor_reg[0]/Q
                         net (fo=11, routed)          0.196     0.344    seletor[0]
    SLICE_X54Y14         LUT4 (Prop_lut4_I1_O)        0.098     0.442 r  bcd_now[0]_i_1/O
                         net (fo=1, routed)           0.000     0.442    bcd_now[0]_i_1_n_0
    SLICE_X54Y14         FDRE                                         r  bcd_now_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seletor_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seletor_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.249ns (56.002%)  route 0.196ns (43.998%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE                         0.000     0.000 r  seletor_reg[0]/C
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  seletor_reg[0]/Q
                         net (fo=11, routed)          0.196     0.344    seletor[0]
    SLICE_X54Y14         LUT2 (Prop_lut2_I1_O)        0.101     0.445 r  seletor[0]_i_1/O
                         net (fo=1, routed)           0.000     0.445    seletor[0]_i_1_n_0
    SLICE_X54Y14         FDRE                                         r  seletor_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seletor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd_now_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.227ns (47.501%)  route 0.251ns (52.499%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE                         0.000     0.000 r  seletor_reg[1]/C
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  seletor_reg[1]/Q
                         net (fo=14, routed)          0.251     0.379    seletor[1]
    SLICE_X55Y14         LUT6 (Prop_lut6_I2_O)        0.099     0.478 r  bcd_now[3]_i_1/O
                         net (fo=1, routed)           0.000     0.478    bcd_now[3]_i_1_n_0
    SLICE_X55Y14         FDRE                                         r  bcd_now_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seletor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bcd_now_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.530ns  (logic 0.227ns (42.839%)  route 0.303ns (57.161%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE                         0.000     0.000 r  seletor_reg[1]/C
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  seletor_reg[1]/Q
                         net (fo=14, routed)          0.303     0.431    seletor[1]
    SLICE_X55Y14         LUT6 (Prop_lut6_I1_O)        0.099     0.530 r  bcd_now[2]_i_1/O
                         net (fo=1, routed)           0.000     0.530    bcd_now[2]_i_1_n_0
    SLICE_X55Y14         FDRE                                         r  bcd_now_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seletor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seletor_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.227ns (40.969%)  route 0.327ns (59.031%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE                         0.000     0.000 r  seletor_reg[1]/C
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  seletor_reg[1]/Q
                         net (fo=14, routed)          0.214     0.342    seletor[1]
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.099     0.441 r  seletor[1]_i_1/O
                         net (fo=1, routed)           0.113     0.554    seletor[1]_i_1_n_0
    SLICE_X55Y13         FDRE                                         r  seletor_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seletor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_an_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.227ns (38.229%)  route 0.367ns (61.771%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE                         0.000     0.000 r  seletor_reg[1]/C
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  seletor_reg[1]/Q
                         net (fo=14, routed)          0.367     0.495    seletor[1]
    SLICE_X55Y15         LUT2 (Prop_lut2_I0_O)        0.099     0.594 r  s_an[0]_i_1/O
                         net (fo=1, routed)           0.000     0.594    s_an[0]
    SLICE_X55Y15         FDRE                                         r  s_an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_an_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.352ns (68.619%)  route 0.618ns (31.381%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE                         0.000     0.000 r  s_an_reg[3]/C
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  s_an_reg[3]/Q
                         net (fo=1, routed)           0.618     0.759    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     1.971 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.971    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





