
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fdformat_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401278 <.init>:
  401278:	stp	x29, x30, [sp, #-16]!
  40127c:	mov	x29, sp
  401280:	bl	401670 <ferror@plt+0x60>
  401284:	ldp	x29, x30, [sp], #16
  401288:	ret

Disassembly of section .plt:

0000000000401290 <memcpy@plt-0x20>:
  401290:	stp	x16, x30, [sp, #-16]!
  401294:	adrp	x16, 417000 <ferror@plt+0x159f0>
  401298:	ldr	x17, [x16, #4088]
  40129c:	add	x16, x16, #0xff8
  4012a0:	br	x17
  4012a4:	nop
  4012a8:	nop
  4012ac:	nop

00000000004012b0 <memcpy@plt>:
  4012b0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4012b4:	ldr	x17, [x16]
  4012b8:	add	x16, x16, #0x0
  4012bc:	br	x17

00000000004012c0 <_exit@plt>:
  4012c0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4012c4:	ldr	x17, [x16, #8]
  4012c8:	add	x16, x16, #0x8
  4012cc:	br	x17

00000000004012d0 <strtoul@plt>:
  4012d0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4012d4:	ldr	x17, [x16, #16]
  4012d8:	add	x16, x16, #0x10
  4012dc:	br	x17

00000000004012e0 <strlen@plt>:
  4012e0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4012e4:	ldr	x17, [x16, #24]
  4012e8:	add	x16, x16, #0x18
  4012ec:	br	x17

00000000004012f0 <fputs@plt>:
  4012f0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4012f4:	ldr	x17, [x16, #32]
  4012f8:	add	x16, x16, #0x20
  4012fc:	br	x17

0000000000401300 <exit@plt>:
  401300:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401304:	ldr	x17, [x16, #40]
  401308:	add	x16, x16, #0x28
  40130c:	br	x17

0000000000401310 <dup@plt>:
  401310:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401314:	ldr	x17, [x16, #48]
  401318:	add	x16, x16, #0x30
  40131c:	br	x17

0000000000401320 <perror@plt>:
  401320:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401324:	ldr	x17, [x16, #56]
  401328:	add	x16, x16, #0x38
  40132c:	br	x17

0000000000401330 <strtoimax@plt>:
  401330:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401334:	ldr	x17, [x16, #64]
  401338:	add	x16, x16, #0x40
  40133c:	br	x17

0000000000401340 <strtod@plt>:
  401340:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401344:	ldr	x17, [x16, #72]
  401348:	add	x16, x16, #0x48
  40134c:	br	x17

0000000000401350 <__cxa_atexit@plt>:
  401350:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401354:	ldr	x17, [x16, #80]
  401358:	add	x16, x16, #0x50
  40135c:	br	x17

0000000000401360 <fputc@plt>:
  401360:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401364:	ldr	x17, [x16, #88]
  401368:	add	x16, x16, #0x58
  40136c:	br	x17

0000000000401370 <lseek@plt>:
  401370:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401374:	ldr	x17, [x16, #96]
  401378:	add	x16, x16, #0x60
  40137c:	br	x17

0000000000401380 <snprintf@plt>:
  401380:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401384:	ldr	x17, [x16, #104]
  401388:	add	x16, x16, #0x68
  40138c:	br	x17

0000000000401390 <localeconv@plt>:
  401390:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401394:	ldr	x17, [x16, #112]
  401398:	add	x16, x16, #0x70
  40139c:	br	x17

00000000004013a0 <fileno@plt>:
  4013a0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4013a4:	ldr	x17, [x16, #120]
  4013a8:	add	x16, x16, #0x78
  4013ac:	br	x17

00000000004013b0 <fsync@plt>:
  4013b0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4013b4:	ldr	x17, [x16, #128]
  4013b8:	add	x16, x16, #0x80
  4013bc:	br	x17

00000000004013c0 <malloc@plt>:
  4013c0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4013c4:	ldr	x17, [x16, #136]
  4013c8:	add	x16, x16, #0x88
  4013cc:	br	x17

00000000004013d0 <open@plt>:
  4013d0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4013d4:	ldr	x17, [x16, #144]
  4013d8:	add	x16, x16, #0x90
  4013dc:	br	x17

00000000004013e0 <strncmp@plt>:
  4013e0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4013e4:	ldr	x17, [x16, #152]
  4013e8:	add	x16, x16, #0x98
  4013ec:	br	x17

00000000004013f0 <bindtextdomain@plt>:
  4013f0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4013f4:	ldr	x17, [x16, #160]
  4013f8:	add	x16, x16, #0xa0
  4013fc:	br	x17

0000000000401400 <__libc_start_main@plt>:
  401400:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401404:	ldr	x17, [x16, #168]
  401408:	add	x16, x16, #0xa8
  40140c:	br	x17

0000000000401410 <fgetc@plt>:
  401410:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401414:	ldr	x17, [x16, #176]
  401418:	add	x16, x16, #0xb0
  40141c:	br	x17

0000000000401420 <strdup@plt>:
  401420:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401424:	ldr	x17, [x16, #184]
  401428:	add	x16, x16, #0xb8
  40142c:	br	x17

0000000000401430 <close@plt>:
  401430:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401434:	ldr	x17, [x16, #192]
  401438:	add	x16, x16, #0xc0
  40143c:	br	x17

0000000000401440 <__gmon_start__@plt>:
  401440:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401444:	ldr	x17, [x16, #200]
  401448:	add	x16, x16, #0xc8
  40144c:	br	x17

0000000000401450 <strtoumax@plt>:
  401450:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401454:	ldr	x17, [x16, #208]
  401458:	add	x16, x16, #0xd0
  40145c:	br	x17

0000000000401460 <abort@plt>:
  401460:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401464:	ldr	x17, [x16, #216]
  401468:	add	x16, x16, #0xd8
  40146c:	br	x17

0000000000401470 <textdomain@plt>:
  401470:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401474:	ldr	x17, [x16, #224]
  401478:	add	x16, x16, #0xe0
  40147c:	br	x17

0000000000401480 <getopt_long@plt>:
  401480:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401484:	ldr	x17, [x16, #232]
  401488:	add	x16, x16, #0xe8
  40148c:	br	x17

0000000000401490 <strcmp@plt>:
  401490:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401494:	ldr	x17, [x16, #240]
  401498:	add	x16, x16, #0xf0
  40149c:	br	x17

00000000004014a0 <warn@plt>:
  4014a0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4014a4:	ldr	x17, [x16, #248]
  4014a8:	add	x16, x16, #0xf8
  4014ac:	br	x17

00000000004014b0 <__ctype_b_loc@plt>:
  4014b0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4014b4:	ldr	x17, [x16, #256]
  4014b8:	add	x16, x16, #0x100
  4014bc:	br	x17

00000000004014c0 <strtol@plt>:
  4014c0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4014c4:	ldr	x17, [x16, #264]
  4014c8:	add	x16, x16, #0x108
  4014cc:	br	x17

00000000004014d0 <free@plt>:
  4014d0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4014d4:	ldr	x17, [x16, #272]
  4014d8:	add	x16, x16, #0x110
  4014dc:	br	x17

00000000004014e0 <vasprintf@plt>:
  4014e0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4014e4:	ldr	x17, [x16, #280]
  4014e8:	add	x16, x16, #0x118
  4014ec:	br	x17

00000000004014f0 <strndup@plt>:
  4014f0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4014f4:	ldr	x17, [x16, #288]
  4014f8:	add	x16, x16, #0x120
  4014fc:	br	x17

0000000000401500 <strspn@plt>:
  401500:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401504:	ldr	x17, [x16, #296]
  401508:	add	x16, x16, #0x128
  40150c:	br	x17

0000000000401510 <strchr@plt>:
  401510:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401514:	ldr	x17, [x16, #304]
  401518:	add	x16, x16, #0x130
  40151c:	br	x17

0000000000401520 <fflush@plt>:
  401520:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401524:	ldr	x17, [x16, #312]
  401528:	add	x16, x16, #0x138
  40152c:	br	x17

0000000000401530 <warnx@plt>:
  401530:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401534:	ldr	x17, [x16, #320]
  401538:	add	x16, x16, #0x140
  40153c:	br	x17

0000000000401540 <read@plt>:
  401540:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401544:	ldr	x17, [x16, #328]
  401548:	add	x16, x16, #0x148
  40154c:	br	x17

0000000000401550 <__fxstat@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401554:	ldr	x17, [x16, #336]
  401558:	add	x16, x16, #0x150
  40155c:	br	x17

0000000000401560 <errx@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401564:	ldr	x17, [x16, #344]
  401568:	add	x16, x16, #0x158
  40156c:	br	x17

0000000000401570 <strcspn@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401574:	ldr	x17, [x16, #352]
  401578:	add	x16, x16, #0x160
  40157c:	br	x17

0000000000401580 <printf@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401584:	ldr	x17, [x16, #360]
  401588:	add	x16, x16, #0x168
  40158c:	br	x17

0000000000401590 <__assert_fail@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401594:	ldr	x17, [x16, #368]
  401598:	add	x16, x16, #0x170
  40159c:	br	x17

00000000004015a0 <__errno_location@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4015a4:	ldr	x17, [x16, #376]
  4015a8:	add	x16, x16, #0x178
  4015ac:	br	x17

00000000004015b0 <__xstat@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4015b4:	ldr	x17, [x16, #384]
  4015b8:	add	x16, x16, #0x180
  4015bc:	br	x17

00000000004015c0 <gettext@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4015c4:	ldr	x17, [x16, #392]
  4015c8:	add	x16, x16, #0x188
  4015cc:	br	x17

00000000004015d0 <fprintf@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4015d4:	ldr	x17, [x16, #400]
  4015d8:	add	x16, x16, #0x190
  4015dc:	br	x17

00000000004015e0 <err@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4015e4:	ldr	x17, [x16, #408]
  4015e8:	add	x16, x16, #0x198
  4015ec:	br	x17

00000000004015f0 <ioctl@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x169f0>
  4015f4:	ldr	x17, [x16, #416]
  4015f8:	add	x16, x16, #0x1a0
  4015fc:	br	x17

0000000000401600 <setlocale@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401604:	ldr	x17, [x16, #424]
  401608:	add	x16, x16, #0x1a8
  40160c:	br	x17

0000000000401610 <ferror@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x169f0>
  401614:	ldr	x17, [x16, #432]
  401618:	add	x16, x16, #0x1b0
  40161c:	br	x17

Disassembly of section .text:

0000000000401620 <.text>:
  401620:	mov	x29, #0x0                   	// #0
  401624:	mov	x30, #0x0                   	// #0
  401628:	mov	x5, x0
  40162c:	ldr	x1, [sp]
  401630:	add	x2, sp, #0x8
  401634:	mov	x6, sp
  401638:	movz	x0, #0x0, lsl #48
  40163c:	movk	x0, #0x0, lsl #32
  401640:	movk	x0, #0x40, lsl #16
  401644:	movk	x0, #0x2080
  401648:	movz	x3, #0x0, lsl #48
  40164c:	movk	x3, #0x0, lsl #32
  401650:	movk	x3, #0x40, lsl #16
  401654:	movk	x3, #0x5928
  401658:	movz	x4, #0x0, lsl #48
  40165c:	movk	x4, #0x0, lsl #32
  401660:	movk	x4, #0x40, lsl #16
  401664:	movk	x4, #0x59a8
  401668:	bl	401400 <__libc_start_main@plt>
  40166c:	bl	401460 <abort@plt>
  401670:	adrp	x0, 417000 <ferror@plt+0x159f0>
  401674:	ldr	x0, [x0, #4064]
  401678:	cbz	x0, 401680 <ferror@plt+0x70>
  40167c:	b	401440 <__gmon_start__@plt>
  401680:	ret
  401684:	stp	x29, x30, [sp, #-32]!
  401688:	mov	x29, sp
  40168c:	adrp	x0, 418000 <ferror@plt+0x169f0>
  401690:	add	x0, x0, #0x1e0
  401694:	str	x0, [sp, #24]
  401698:	ldr	x0, [sp, #24]
  40169c:	str	x0, [sp, #24]
  4016a0:	ldr	x1, [sp, #24]
  4016a4:	adrp	x0, 418000 <ferror@plt+0x169f0>
  4016a8:	add	x0, x0, #0x1e0
  4016ac:	cmp	x1, x0
  4016b0:	b.eq	4016ec <ferror@plt+0xdc>  // b.none
  4016b4:	adrp	x0, 405000 <ferror@plt+0x39f0>
  4016b8:	add	x0, x0, #0x9f8
  4016bc:	ldr	x0, [x0]
  4016c0:	str	x0, [sp, #16]
  4016c4:	ldr	x0, [sp, #16]
  4016c8:	str	x0, [sp, #16]
  4016cc:	ldr	x0, [sp, #16]
  4016d0:	cmp	x0, #0x0
  4016d4:	b.eq	4016f0 <ferror@plt+0xe0>  // b.none
  4016d8:	ldr	x1, [sp, #16]
  4016dc:	adrp	x0, 418000 <ferror@plt+0x169f0>
  4016e0:	add	x0, x0, #0x1e0
  4016e4:	blr	x1
  4016e8:	b	4016f0 <ferror@plt+0xe0>
  4016ec:	nop
  4016f0:	ldp	x29, x30, [sp], #32
  4016f4:	ret
  4016f8:	stp	x29, x30, [sp, #-48]!
  4016fc:	mov	x29, sp
  401700:	adrp	x0, 418000 <ferror@plt+0x169f0>
  401704:	add	x0, x0, #0x1e0
  401708:	str	x0, [sp, #40]
  40170c:	ldr	x0, [sp, #40]
  401710:	str	x0, [sp, #40]
  401714:	ldr	x1, [sp, #40]
  401718:	adrp	x0, 418000 <ferror@plt+0x169f0>
  40171c:	add	x0, x0, #0x1e0
  401720:	sub	x0, x1, x0
  401724:	asr	x0, x0, #3
  401728:	lsr	x1, x0, #63
  40172c:	add	x0, x1, x0
  401730:	asr	x0, x0, #1
  401734:	str	x0, [sp, #32]
  401738:	ldr	x0, [sp, #32]
  40173c:	cmp	x0, #0x0
  401740:	b.eq	401780 <ferror@plt+0x170>  // b.none
  401744:	adrp	x0, 405000 <ferror@plt+0x39f0>
  401748:	add	x0, x0, #0xa00
  40174c:	ldr	x0, [x0]
  401750:	str	x0, [sp, #24]
  401754:	ldr	x0, [sp, #24]
  401758:	str	x0, [sp, #24]
  40175c:	ldr	x0, [sp, #24]
  401760:	cmp	x0, #0x0
  401764:	b.eq	401784 <ferror@plt+0x174>  // b.none
  401768:	ldr	x2, [sp, #24]
  40176c:	ldr	x1, [sp, #32]
  401770:	adrp	x0, 418000 <ferror@plt+0x169f0>
  401774:	add	x0, x0, #0x1e0
  401778:	blr	x2
  40177c:	b	401784 <ferror@plt+0x174>
  401780:	nop
  401784:	ldp	x29, x30, [sp], #48
  401788:	ret
  40178c:	stp	x29, x30, [sp, #-16]!
  401790:	mov	x29, sp
  401794:	adrp	x0, 418000 <ferror@plt+0x169f0>
  401798:	add	x0, x0, #0x208
  40179c:	ldrb	w0, [x0]
  4017a0:	and	x0, x0, #0xff
  4017a4:	cmp	x0, #0x0
  4017a8:	b.ne	4017c4 <ferror@plt+0x1b4>  // b.any
  4017ac:	bl	401684 <ferror@plt+0x74>
  4017b0:	adrp	x0, 418000 <ferror@plt+0x169f0>
  4017b4:	add	x0, x0, #0x208
  4017b8:	mov	w1, #0x1                   	// #1
  4017bc:	strb	w1, [x0]
  4017c0:	b	4017c8 <ferror@plt+0x1b8>
  4017c4:	nop
  4017c8:	ldp	x29, x30, [sp], #16
  4017cc:	ret
  4017d0:	stp	x29, x30, [sp, #-16]!
  4017d4:	mov	x29, sp
  4017d8:	bl	4016f8 <ferror@plt+0xe8>
  4017dc:	nop
  4017e0:	ldp	x29, x30, [sp], #16
  4017e4:	ret
  4017e8:	stp	x29, x30, [sp, #-48]!
  4017ec:	mov	x29, sp
  4017f0:	str	x0, [sp, #24]
  4017f4:	bl	4015a0 <__errno_location@plt>
  4017f8:	str	wzr, [x0]
  4017fc:	ldr	x0, [sp, #24]
  401800:	bl	401610 <ferror@plt>
  401804:	cmp	w0, #0x0
  401808:	b.ne	401864 <ferror@plt+0x254>  // b.any
  40180c:	ldr	x0, [sp, #24]
  401810:	bl	401520 <fflush@plt>
  401814:	cmp	w0, #0x0
  401818:	b.ne	401864 <ferror@plt+0x254>  // b.any
  40181c:	ldr	x0, [sp, #24]
  401820:	bl	4013a0 <fileno@plt>
  401824:	str	w0, [sp, #44]
  401828:	ldr	w0, [sp, #44]
  40182c:	cmp	w0, #0x0
  401830:	b.lt	40186c <ferror@plt+0x25c>  // b.tstop
  401834:	ldr	w0, [sp, #44]
  401838:	bl	401310 <dup@plt>
  40183c:	str	w0, [sp, #44]
  401840:	ldr	w0, [sp, #44]
  401844:	cmp	w0, #0x0
  401848:	b.lt	40186c <ferror@plt+0x25c>  // b.tstop
  40184c:	ldr	w0, [sp, #44]
  401850:	bl	401430 <close@plt>
  401854:	cmp	w0, #0x0
  401858:	b.ne	40186c <ferror@plt+0x25c>  // b.any
  40185c:	mov	w0, #0x0                   	// #0
  401860:	b	40188c <ferror@plt+0x27c>
  401864:	nop
  401868:	b	401870 <ferror@plt+0x260>
  40186c:	nop
  401870:	bl	4015a0 <__errno_location@plt>
  401874:	ldr	w0, [x0]
  401878:	cmp	w0, #0x9
  40187c:	b.ne	401888 <ferror@plt+0x278>  // b.any
  401880:	mov	w0, #0x0                   	// #0
  401884:	b	40188c <ferror@plt+0x27c>
  401888:	mov	w0, #0xffffffff            	// #-1
  40188c:	ldp	x29, x30, [sp], #48
  401890:	ret
  401894:	stp	x29, x30, [sp, #-16]!
  401898:	mov	x29, sp
  40189c:	adrp	x0, 418000 <ferror@plt+0x169f0>
  4018a0:	add	x0, x0, #0x1f8
  4018a4:	ldr	x0, [x0]
  4018a8:	bl	4017e8 <ferror@plt+0x1d8>
  4018ac:	cmp	w0, #0x0
  4018b0:	b.eq	401900 <ferror@plt+0x2f0>  // b.none
  4018b4:	bl	4015a0 <__errno_location@plt>
  4018b8:	ldr	w0, [x0]
  4018bc:	cmp	w0, #0x20
  4018c0:	b.eq	401900 <ferror@plt+0x2f0>  // b.none
  4018c4:	bl	4015a0 <__errno_location@plt>
  4018c8:	ldr	w0, [x0]
  4018cc:	cmp	w0, #0x0
  4018d0:	b.eq	4018e8 <ferror@plt+0x2d8>  // b.none
  4018d4:	adrp	x0, 405000 <ferror@plt+0x39f0>
  4018d8:	add	x0, x0, #0xa08
  4018dc:	bl	4015c0 <gettext@plt>
  4018e0:	bl	4014a0 <warn@plt>
  4018e4:	b	4018f8 <ferror@plt+0x2e8>
  4018e8:	adrp	x0, 405000 <ferror@plt+0x39f0>
  4018ec:	add	x0, x0, #0xa08
  4018f0:	bl	4015c0 <gettext@plt>
  4018f4:	bl	401530 <warnx@plt>
  4018f8:	mov	w0, #0x1                   	// #1
  4018fc:	bl	4012c0 <_exit@plt>
  401900:	adrp	x0, 418000 <ferror@plt+0x169f0>
  401904:	add	x0, x0, #0x1e0
  401908:	ldr	x0, [x0]
  40190c:	bl	4017e8 <ferror@plt+0x1d8>
  401910:	cmp	w0, #0x0
  401914:	b.eq	401920 <ferror@plt+0x310>  // b.none
  401918:	mov	w0, #0x1                   	// #1
  40191c:	bl	4012c0 <_exit@plt>
  401920:	nop
  401924:	ldp	x29, x30, [sp], #16
  401928:	ret
  40192c:	stp	x29, x30, [sp, #-16]!
  401930:	mov	x29, sp
  401934:	adrp	x0, 401000 <memcpy@plt-0x2b0>
  401938:	add	x0, x0, #0x894
  40193c:	bl	4059b0 <ferror@plt+0x43a0>
  401940:	nop
  401944:	ldp	x29, x30, [sp], #16
  401948:	ret
  40194c:	stp	x29, x30, [sp, #-48]!
  401950:	mov	x29, sp
  401954:	str	w0, [sp, #28]
  401958:	ldr	w0, [sp, #28]
  40195c:	bl	4013b0 <fsync@plt>
  401960:	cmp	w0, #0x0
  401964:	cset	w0, ne  // ne = any
  401968:	and	w0, w0, #0xff
  40196c:	str	w0, [sp, #44]
  401970:	ldr	w0, [sp, #28]
  401974:	bl	401430 <close@plt>
  401978:	cmp	w0, #0x0
  40197c:	cset	w0, ne  // ne = any
  401980:	and	w0, w0, #0xff
  401984:	str	w0, [sp, #40]
  401988:	ldr	w0, [sp, #44]
  40198c:	cmp	w0, #0x0
  401990:	b.ne	4019a0 <ferror@plt+0x390>  // b.any
  401994:	ldr	w0, [sp, #40]
  401998:	cmp	w0, #0x0
  40199c:	b.eq	4019a8 <ferror@plt+0x398>  // b.none
  4019a0:	mov	w0, #0xffffffff            	// #-1
  4019a4:	b	4019ac <ferror@plt+0x39c>
  4019a8:	mov	w0, #0x0                   	// #0
  4019ac:	ldp	x29, x30, [sp], #48
  4019b0:	ret
  4019b4:	stp	x29, x30, [sp, #-48]!
  4019b8:	mov	x29, sp
  4019bc:	str	x0, [sp, #24]
  4019c0:	ldr	x0, [sp, #24]
  4019c4:	bl	4013c0 <malloc@plt>
  4019c8:	str	x0, [sp, #40]
  4019cc:	ldr	x0, [sp, #40]
  4019d0:	cmp	x0, #0x0
  4019d4:	b.ne	4019f8 <ferror@plt+0x3e8>  // b.any
  4019d8:	ldr	x0, [sp, #24]
  4019dc:	cmp	x0, #0x0
  4019e0:	b.eq	4019f8 <ferror@plt+0x3e8>  // b.none
  4019e4:	ldr	x2, [sp, #24]
  4019e8:	adrp	x0, 405000 <ferror@plt+0x39f0>
  4019ec:	add	x1, x0, #0xa18
  4019f0:	mov	w0, #0x1                   	// #1
  4019f4:	bl	4015e0 <err@plt>
  4019f8:	ldr	x0, [sp, #40]
  4019fc:	ldp	x29, x30, [sp], #48
  401a00:	ret
  401a04:	stp	x29, x30, [sp, #-32]!
  401a08:	mov	x29, sp
  401a0c:	str	w0, [sp, #28]
  401a10:	mov	x2, #0x0                   	// #0
  401a14:	mov	x1, #0x247                 	// #583
  401a18:	ldr	w0, [sp, #28]
  401a1c:	bl	4015f0 <ioctl@plt>
  401a20:	cmp	w0, #0x0
  401a24:	b.ge	401a38 <ferror@plt+0x428>  // b.tcont
  401a28:	adrp	x0, 405000 <ferror@plt+0x39f0>
  401a2c:	add	x1, x0, #0xa38
  401a30:	mov	w0, #0x1                   	// #1
  401a34:	bl	4015e0 <err@plt>
  401a38:	nop
  401a3c:	ldp	x29, x30, [sp], #32
  401a40:	ret
  401a44:	stp	x29, x30, [sp, #-32]!
  401a48:	mov	x29, sp
  401a4c:	str	w0, [sp, #28]
  401a50:	mov	x2, #0x0                   	// #0
  401a54:	mov	x1, #0x249                 	// #585
  401a58:	ldr	w0, [sp, #28]
  401a5c:	bl	4015f0 <ioctl@plt>
  401a60:	cmp	w0, #0x0
  401a64:	b.ge	401a78 <ferror@plt+0x468>  // b.tcont
  401a68:	adrp	x0, 405000 <ferror@plt+0x39f0>
  401a6c:	add	x1, x0, #0xa48
  401a70:	mov	w0, #0x1                   	// #1
  401a74:	bl	4015e0 <err@plt>
  401a78:	nop
  401a7c:	ldp	x29, x30, [sp], #32
  401a80:	ret
  401a84:	stp	x29, x30, [sp, #-32]!
  401a88:	mov	x29, sp
  401a8c:	str	w0, [sp, #28]
  401a90:	str	x1, [sp, #16]
  401a94:	ldr	x0, [sp, #16]
  401a98:	mov	x2, x0
  401a9c:	mov	x1, #0x248                 	// #584
  401aa0:	movk	x1, #0x400c, lsl #16
  401aa4:	ldr	w0, [sp, #28]
  401aa8:	bl	4015f0 <ioctl@plt>
  401aac:	cmp	w0, #0x0
  401ab0:	b.ge	401ac4 <ferror@plt+0x4b4>  // b.tcont
  401ab4:	adrp	x0, 405000 <ferror@plt+0x39f0>
  401ab8:	add	x1, x0, #0xa58
  401abc:	mov	w0, #0x1                   	// #1
  401ac0:	bl	4015e0 <err@plt>
  401ac4:	nop
  401ac8:	ldp	x29, x30, [sp], #32
  401acc:	ret
  401ad0:	stp	x29, x30, [sp, #-32]!
  401ad4:	mov	x29, sp
  401ad8:	str	w0, [sp, #28]
  401adc:	str	x1, [sp, #16]
  401ae0:	ldr	x0, [sp, #16]
  401ae4:	ldr	w0, [x0, #8]
  401ae8:	mov	w1, w0
  401aec:	adrp	x0, 418000 <ferror@plt+0x169f0>
  401af0:	add	x0, x0, #0x210
  401af4:	ldr	w0, [x0, #8]
  401af8:	mov	w0, w0
  401afc:	mul	x1, x1, x0
  401b00:	ldr	x0, [sp, #16]
  401b04:	ldr	w0, [x0, #4]
  401b08:	mov	w0, w0
  401b0c:	add	x1, x1, x0
  401b10:	adrp	x0, 418000 <ferror@plt+0x169f0>
  401b14:	add	x0, x0, #0x210
  401b18:	ldr	w0, [x0, #4]
  401b1c:	mov	w0, w0
  401b20:	mul	x0, x1, x0
  401b24:	lsl	x0, x0, #9
  401b28:	mov	w2, #0x0                   	// #0
  401b2c:	mov	x1, x0
  401b30:	ldr	w0, [sp, #28]
  401b34:	bl	401370 <lseek@plt>
  401b38:	nop
  401b3c:	ldp	x29, x30, [sp], #32
  401b40:	ret
  401b44:	stp	x29, x30, [sp, #-48]!
  401b48:	mov	x29, sp
  401b4c:	str	w0, [sp, #28]
  401b50:	str	w1, [sp, #24]
  401b54:	str	w2, [sp, #20]
  401b58:	adrp	x0, 405000 <ferror@plt+0x39f0>
  401b5c:	add	x0, x0, #0xa68
  401b60:	bl	4015c0 <gettext@plt>
  401b64:	bl	401580 <printf@plt>
  401b68:	adrp	x0, 418000 <ferror@plt+0x169f0>
  401b6c:	add	x0, x0, #0x1f8
  401b70:	ldr	x0, [x0]
  401b74:	bl	401520 <fflush@plt>
  401b78:	ldr	w0, [sp, #28]
  401b7c:	bl	401a04 <ferror@plt+0x3f4>
  401b80:	ldr	w0, [sp, #24]
  401b84:	str	w0, [sp, #40]
  401b88:	b	401c00 <ferror@plt+0x5f0>
  401b8c:	str	wzr, [sp, #36]
  401b90:	b	401bdc <ferror@plt+0x5cc>
  401b94:	ldr	w0, [sp, #40]
  401b98:	ldr	w1, [sp, #36]
  401b9c:	mov	w2, w1
  401ba0:	mov	w1, w0
  401ba4:	adrp	x0, 405000 <ferror@plt+0x39f0>
  401ba8:	add	x0, x0, #0xa78
  401bac:	bl	401580 <printf@plt>
  401bb0:	adrp	x0, 418000 <ferror@plt+0x169f0>
  401bb4:	add	x0, x0, #0x1f8
  401bb8:	ldr	x0, [x0]
  401bbc:	bl	401520 <fflush@plt>
  401bc0:	add	x0, sp, #0x20
  401bc4:	mov	x1, x0
  401bc8:	ldr	w0, [sp, #28]
  401bcc:	bl	401a84 <ferror@plt+0x474>
  401bd0:	ldr	w0, [sp, #36]
  401bd4:	add	w0, w0, #0x1
  401bd8:	str	w0, [sp, #36]
  401bdc:	ldr	w1, [sp, #36]
  401be0:	adrp	x0, 418000 <ferror@plt+0x169f0>
  401be4:	add	x0, x0, #0x210
  401be8:	ldr	w0, [x0, #8]
  401bec:	cmp	w1, w0
  401bf0:	b.cc	401b94 <ferror@plt+0x584>  // b.lo, b.ul, b.last
  401bf4:	ldr	w0, [sp, #40]
  401bf8:	add	w0, w0, #0x1
  401bfc:	str	w0, [sp, #40]
  401c00:	ldr	w0, [sp, #40]
  401c04:	ldr	w1, [sp, #20]
  401c08:	cmp	w1, w0
  401c0c:	b.cs	401b8c <ferror@plt+0x57c>  // b.hs, b.nlast
  401c10:	ldr	w0, [sp, #28]
  401c14:	bl	401a44 <ferror@plt+0x434>
  401c18:	adrp	x0, 405000 <ferror@plt+0x39f0>
  401c1c:	add	x0, x0, #0xa88
  401c20:	bl	4015c0 <gettext@plt>
  401c24:	mov	x1, x0
  401c28:	adrp	x0, 405000 <ferror@plt+0x39f0>
  401c2c:	add	x0, x0, #0xa90
  401c30:	bl	401580 <printf@plt>
  401c34:	nop
  401c38:	ldp	x29, x30, [sp], #48
  401c3c:	ret
  401c40:	stp	x29, x30, [sp, #-96]!
  401c44:	mov	x29, sp
  401c48:	str	x19, [sp, #16]
  401c4c:	str	w0, [sp, #44]
  401c50:	str	w1, [sp, #40]
  401c54:	str	w2, [sp, #36]
  401c58:	str	w3, [sp, #32]
  401c5c:	adrp	x0, 418000 <ferror@plt+0x169f0>
  401c60:	add	x0, x0, #0x210
  401c64:	ldr	w0, [x0, #4]
  401c68:	lsl	w0, w0, #9
  401c6c:	str	w0, [sp, #84]
  401c70:	ldrsw	x0, [sp, #84]
  401c74:	bl	4019b4 <ferror@plt+0x3a4>
  401c78:	str	x0, [sp, #72]
  401c7c:	adrp	x0, 405000 <ferror@plt+0x39f0>
  401c80:	add	x0, x0, #0xaa0
  401c84:	bl	4015c0 <gettext@plt>
  401c88:	bl	401580 <printf@plt>
  401c8c:	adrp	x0, 418000 <ferror@plt+0x169f0>
  401c90:	add	x0, x0, #0x1f8
  401c94:	ldr	x0, [x0]
  401c98:	bl	401520 <fflush@plt>
  401c9c:	ldr	w0, [sp, #40]
  401ca0:	str	w0, [sp, #64]
  401ca4:	str	wzr, [sp, #60]
  401ca8:	add	x0, sp, #0x38
  401cac:	mov	x1, x0
  401cb0:	ldr	w0, [sp, #44]
  401cb4:	bl	401ad0 <ferror@plt+0x4c0>
  401cb8:	ldr	w0, [sp, #40]
  401cbc:	str	w0, [sp, #64]
  401cc0:	b	401ef8 <ferror@plt+0x8e8>
  401cc4:	str	wzr, [sp, #60]
  401cc8:	b	401ed4 <ferror@plt+0x8c4>
  401ccc:	ldr	w0, [sp, #64]
  401cd0:	mov	w1, w0
  401cd4:	adrp	x0, 405000 <ferror@plt+0x39f0>
  401cd8:	add	x0, x0, #0xab0
  401cdc:	bl	401580 <printf@plt>
  401ce0:	adrp	x0, 418000 <ferror@plt+0x169f0>
  401ce4:	add	x0, x0, #0x1f8
  401ce8:	ldr	x0, [x0]
  401cec:	bl	401520 <fflush@plt>
  401cf0:	ldr	w0, [sp, #32]
  401cf4:	str	w0, [sp, #88]
  401cf8:	ldrsw	x0, [sp, #84]
  401cfc:	mov	x2, x0
  401d00:	ldr	x1, [sp, #72]
  401d04:	ldr	w0, [sp, #44]
  401d08:	bl	401540 <read@plt>
  401d0c:	str	w0, [sp, #68]
  401d10:	ldr	w1, [sp, #68]
  401d14:	ldr	w0, [sp, #84]
  401d18:	cmp	w1, w0
  401d1c:	b.eq	401df0 <ferror@plt+0x7e0>  // b.none
  401d20:	ldr	w0, [sp, #88]
  401d24:	cmp	w0, #0x0
  401d28:	b.eq	401d84 <ferror@plt+0x774>  // b.none
  401d2c:	ldr	w0, [sp, #44]
  401d30:	bl	401a04 <ferror@plt+0x3f4>
  401d34:	add	x0, sp, #0x38
  401d38:	mov	x1, x0
  401d3c:	ldr	w0, [sp, #44]
  401d40:	bl	401a84 <ferror@plt+0x474>
  401d44:	ldr	w0, [sp, #44]
  401d48:	bl	401a44 <ferror@plt+0x434>
  401d4c:	add	x0, sp, #0x38
  401d50:	mov	x1, x0
  401d54:	ldr	w0, [sp, #44]
  401d58:	bl	401ad0 <ferror@plt+0x4c0>
  401d5c:	ldr	w0, [sp, #88]
  401d60:	sub	w0, w0, #0x1
  401d64:	str	w0, [sp, #88]
  401d68:	ldr	w0, [sp, #88]
  401d6c:	cmp	w0, #0x0
  401d70:	b.eq	401d84 <ferror@plt+0x774>  // b.none
  401d74:	ldr	w0, [sp, #88]
  401d78:	cmp	w0, #0x0
  401d7c:	b.ne	401cf8 <ferror@plt+0x6e8>  // b.any
  401d80:	b	401ec8 <ferror@plt+0x8b8>
  401d84:	ldr	w0, [sp, #68]
  401d88:	cmp	w0, #0x0
  401d8c:	b.ge	401da0 <ferror@plt+0x790>  // b.tcont
  401d90:	adrp	x0, 405000 <ferror@plt+0x39f0>
  401d94:	add	x0, x0, #0xab8
  401d98:	bl	4015c0 <gettext@plt>
  401d9c:	bl	401320 <perror@plt>
  401da0:	adrp	x0, 418000 <ferror@plt+0x169f0>
  401da4:	add	x0, x0, #0x1e0
  401da8:	ldr	x19, [x0]
  401dac:	adrp	x0, 405000 <ferror@plt+0x39f0>
  401db0:	add	x0, x0, #0xac0
  401db4:	bl	4015c0 <gettext@plt>
  401db8:	mov	x6, x0
  401dbc:	ldr	w0, [sp, #64]
  401dc0:	ldr	w1, [sp, #60]
  401dc4:	ldr	w5, [sp, #68]
  401dc8:	ldr	w4, [sp, #84]
  401dcc:	mov	w3, w1
  401dd0:	mov	w2, w0
  401dd4:	mov	x1, x6
  401dd8:	mov	x0, x19
  401ddc:	bl	4015d0 <fprintf@plt>
  401de0:	ldr	x0, [sp, #72]
  401de4:	bl	4014d0 <free@plt>
  401de8:	mov	w0, #0x1                   	// #1
  401dec:	bl	401300 <exit@plt>
  401df0:	str	wzr, [sp, #92]
  401df4:	b	401eb4 <ferror@plt+0x8a4>
  401df8:	ldrsw	x0, [sp, #92]
  401dfc:	ldr	x1, [sp, #72]
  401e00:	add	x0, x1, x0
  401e04:	ldrb	w0, [x0]
  401e08:	cmp	w0, #0xf6
  401e0c:	b.eq	401ea8 <ferror@plt+0x898>  // b.none
  401e10:	ldr	w0, [sp, #88]
  401e14:	cmp	w0, #0x0
  401e18:	b.eq	401e64 <ferror@plt+0x854>  // b.none
  401e1c:	ldr	w0, [sp, #44]
  401e20:	bl	401a04 <ferror@plt+0x3f4>
  401e24:	add	x0, sp, #0x38
  401e28:	mov	x1, x0
  401e2c:	ldr	w0, [sp, #44]
  401e30:	bl	401a84 <ferror@plt+0x474>
  401e34:	ldr	w0, [sp, #44]
  401e38:	bl	401a44 <ferror@plt+0x434>
  401e3c:	add	x0, sp, #0x38
  401e40:	mov	x1, x0
  401e44:	ldr	w0, [sp, #44]
  401e48:	bl	401ad0 <ferror@plt+0x4c0>
  401e4c:	ldr	w0, [sp, #88]
  401e50:	sub	w0, w0, #0x1
  401e54:	str	w0, [sp, #88]
  401e58:	ldr	w0, [sp, #88]
  401e5c:	cmp	w0, #0x0
  401e60:	b.ne	401ea4 <ferror@plt+0x894>  // b.any
  401e64:	adrp	x0, 405000 <ferror@plt+0x39f0>
  401e68:	add	x0, x0, #0xaf8
  401e6c:	bl	4015c0 <gettext@plt>
  401e70:	mov	x3, x0
  401e74:	ldr	w0, [sp, #64]
  401e78:	ldr	w1, [sp, #60]
  401e7c:	mov	w2, w1
  401e80:	mov	w1, w0
  401e84:	mov	x0, x3
  401e88:	bl	401580 <printf@plt>
  401e8c:	adrp	x0, 418000 <ferror@plt+0x169f0>
  401e90:	add	x0, x0, #0x1f8
  401e94:	ldr	x0, [x0]
  401e98:	bl	401520 <fflush@plt>
  401e9c:	nop
  401ea0:	b	401ec4 <ferror@plt+0x8b4>
  401ea4:	nop
  401ea8:	ldr	w0, [sp, #92]
  401eac:	add	w0, w0, #0x1
  401eb0:	str	w0, [sp, #92]
  401eb4:	ldr	w1, [sp, #92]
  401eb8:	ldr	w0, [sp, #84]
  401ebc:	cmp	w1, w0
  401ec0:	b.lt	401df8 <ferror@plt+0x7e8>  // b.tstop
  401ec4:	nop
  401ec8:	ldr	w0, [sp, #60]
  401ecc:	add	w0, w0, #0x1
  401ed0:	str	w0, [sp, #60]
  401ed4:	ldr	w1, [sp, #60]
  401ed8:	adrp	x0, 418000 <ferror@plt+0x169f0>
  401edc:	add	x0, x0, #0x210
  401ee0:	ldr	w0, [x0, #8]
  401ee4:	cmp	w1, w0
  401ee8:	b.cc	401ccc <ferror@plt+0x6bc>  // b.lo, b.ul, b.last
  401eec:	ldr	w0, [sp, #64]
  401ef0:	add	w0, w0, #0x1
  401ef4:	str	w0, [sp, #64]
  401ef8:	ldr	w0, [sp, #64]
  401efc:	ldr	w1, [sp, #36]
  401f00:	cmp	w1, w0
  401f04:	b.cs	401cc4 <ferror@plt+0x6b4>  // b.hs, b.nlast
  401f08:	ldr	x0, [sp, #72]
  401f0c:	bl	4014d0 <free@plt>
  401f10:	adrp	x0, 405000 <ferror@plt+0x39f0>
  401f14:	add	x0, x0, #0xa88
  401f18:	bl	4015c0 <gettext@plt>
  401f1c:	bl	401580 <printf@plt>
  401f20:	nop
  401f24:	ldr	x19, [sp, #16]
  401f28:	ldp	x29, x30, [sp], #96
  401f2c:	ret
  401f30:	stp	x29, x30, [sp, #-48]!
  401f34:	mov	x29, sp
  401f38:	str	x19, [sp, #16]
  401f3c:	adrp	x0, 418000 <ferror@plt+0x169f0>
  401f40:	add	x0, x0, #0x1f8
  401f44:	ldr	x0, [x0]
  401f48:	str	x0, [sp, #40]
  401f4c:	adrp	x0, 405000 <ferror@plt+0x39f0>
  401f50:	add	x0, x0, #0xb28
  401f54:	bl	4015c0 <gettext@plt>
  401f58:	ldr	x1, [sp, #40]
  401f5c:	bl	4012f0 <fputs@plt>
  401f60:	adrp	x0, 405000 <ferror@plt+0x39f0>
  401f64:	add	x0, x0, #0xb38
  401f68:	bl	4015c0 <gettext@plt>
  401f6c:	mov	x1, x0
  401f70:	adrp	x0, 418000 <ferror@plt+0x169f0>
  401f74:	add	x0, x0, #0x200
  401f78:	ldr	x0, [x0]
  401f7c:	mov	x2, x0
  401f80:	ldr	x0, [sp, #40]
  401f84:	bl	4015d0 <fprintf@plt>
  401f88:	ldr	x1, [sp, #40]
  401f8c:	mov	w0, #0xa                   	// #10
  401f90:	bl	401360 <fputc@plt>
  401f94:	adrp	x0, 405000 <ferror@plt+0x39f0>
  401f98:	add	x0, x0, #0xb50
  401f9c:	bl	4015c0 <gettext@plt>
  401fa0:	ldr	x1, [sp, #40]
  401fa4:	bl	4012f0 <fputs@plt>
  401fa8:	adrp	x0, 405000 <ferror@plt+0x39f0>
  401fac:	add	x0, x0, #0xb80
  401fb0:	bl	4015c0 <gettext@plt>
  401fb4:	ldr	x1, [sp, #40]
  401fb8:	bl	4012f0 <fputs@plt>
  401fbc:	adrp	x0, 405000 <ferror@plt+0x39f0>
  401fc0:	add	x0, x0, #0xb90
  401fc4:	bl	4015c0 <gettext@plt>
  401fc8:	ldr	x1, [sp, #40]
  401fcc:	bl	4012f0 <fputs@plt>
  401fd0:	adrp	x0, 405000 <ferror@plt+0x39f0>
  401fd4:	add	x0, x0, #0xbc8
  401fd8:	bl	4015c0 <gettext@plt>
  401fdc:	ldr	x1, [sp, #40]
  401fe0:	bl	4012f0 <fputs@plt>
  401fe4:	adrp	x0, 405000 <ferror@plt+0x39f0>
  401fe8:	add	x0, x0, #0xbf0
  401fec:	bl	4015c0 <gettext@plt>
  401ff0:	ldr	x1, [sp, #40]
  401ff4:	bl	4012f0 <fputs@plt>
  401ff8:	adrp	x0, 405000 <ferror@plt+0x39f0>
  401ffc:	add	x0, x0, #0xc60
  402000:	bl	4015c0 <gettext@plt>
  402004:	ldr	x1, [sp, #40]
  402008:	bl	4012f0 <fputs@plt>
  40200c:	ldr	x1, [sp, #40]
  402010:	mov	w0, #0xa                   	// #10
  402014:	bl	401360 <fputc@plt>
  402018:	adrp	x0, 405000 <ferror@plt+0x39f0>
  40201c:	add	x0, x0, #0xca0
  402020:	bl	4015c0 <gettext@plt>
  402024:	mov	x19, x0
  402028:	adrp	x0, 405000 <ferror@plt+0x39f0>
  40202c:	add	x0, x0, #0xcb8
  402030:	bl	4015c0 <gettext@plt>
  402034:	mov	x4, x0
  402038:	adrp	x0, 405000 <ferror@plt+0x39f0>
  40203c:	add	x3, x0, #0xcc8
  402040:	mov	x2, x19
  402044:	adrp	x0, 405000 <ferror@plt+0x39f0>
  402048:	add	x1, x0, #0xcd8
  40204c:	adrp	x0, 405000 <ferror@plt+0x39f0>
  402050:	add	x0, x0, #0xce8
  402054:	bl	401580 <printf@plt>
  402058:	adrp	x0, 405000 <ferror@plt+0x39f0>
  40205c:	add	x0, x0, #0xd00
  402060:	bl	4015c0 <gettext@plt>
  402064:	mov	x2, x0
  402068:	adrp	x0, 405000 <ferror@plt+0x39f0>
  40206c:	add	x1, x0, #0xd20
  402070:	mov	x0, x2
  402074:	bl	401580 <printf@plt>
  402078:	mov	w0, #0x0                   	// #0
  40207c:	bl	401300 <exit@plt>
  402080:	stp	x29, x30, [sp, #-208]!
  402084:	mov	x29, sp
  402088:	str	x19, [sp, #16]
  40208c:	str	w0, [sp, #44]
  402090:	str	x1, [sp, #32]
  402094:	mov	w0, #0x1                   	// #1
  402098:	str	w0, [sp, #204]
  40209c:	str	wzr, [sp, #200]
  4020a0:	str	wzr, [sp, #196]
  4020a4:	str	wzr, [sp, #192]
  4020a8:	str	wzr, [sp, #188]
  4020ac:	adrp	x0, 405000 <ferror@plt+0x39f0>
  4020b0:	add	x1, x0, #0xd30
  4020b4:	mov	w0, #0x6                   	// #6
  4020b8:	bl	401600 <setlocale@plt>
  4020bc:	adrp	x0, 405000 <ferror@plt+0x39f0>
  4020c0:	add	x1, x0, #0xd38
  4020c4:	adrp	x0, 405000 <ferror@plt+0x39f0>
  4020c8:	add	x0, x0, #0xd50
  4020cc:	bl	4013f0 <bindtextdomain@plt>
  4020d0:	adrp	x0, 405000 <ferror@plt+0x39f0>
  4020d4:	add	x0, x0, #0xd50
  4020d8:	bl	401470 <textdomain@plt>
  4020dc:	bl	40192c <ferror@plt+0x31c>
  4020e0:	b	402264 <ferror@plt+0xc54>
  4020e4:	ldr	w0, [sp, #184]
  4020e8:	cmp	w0, #0x74
  4020ec:	b.eq	402188 <ferror@plt+0xb78>  // b.none
  4020f0:	ldr	w0, [sp, #184]
  4020f4:	cmp	w0, #0x74
  4020f8:	b.gt	402228 <ferror@plt+0xc18>
  4020fc:	ldr	w0, [sp, #184]
  402100:	cmp	w0, #0x72
  402104:	b.eq	4021bc <ferror@plt+0xbac>  // b.none
  402108:	ldr	w0, [sp, #184]
  40210c:	cmp	w0, #0x72
  402110:	b.gt	402228 <ferror@plt+0xc18>
  402114:	ldr	w0, [sp, #184]
  402118:	cmp	w0, #0x6e
  40211c:	b.eq	4021e8 <ferror@plt+0xbd8>  // b.none
  402120:	ldr	w0, [sp, #184]
  402124:	cmp	w0, #0x6e
  402128:	b.gt	402228 <ferror@plt+0xc18>
  40212c:	ldr	w0, [sp, #184]
  402130:	cmp	w0, #0x68
  402134:	b.eq	402224 <ferror@plt+0xc14>  // b.none
  402138:	ldr	w0, [sp, #184]
  40213c:	cmp	w0, #0x68
  402140:	b.gt	402228 <ferror@plt+0xc18>
  402144:	ldr	w0, [sp, #184]
  402148:	cmp	w0, #0x56
  40214c:	b.eq	4021f0 <ferror@plt+0xbe0>  // b.none
  402150:	ldr	w0, [sp, #184]
  402154:	cmp	w0, #0x66
  402158:	b.ne	402228 <ferror@plt+0xc18>  // b.any
  40215c:	adrp	x0, 418000 <ferror@plt+0x169f0>
  402160:	add	x0, x0, #0x1e8
  402164:	ldr	x19, [x0]
  402168:	adrp	x0, 405000 <ferror@plt+0x39f0>
  40216c:	add	x0, x0, #0xd60
  402170:	bl	4015c0 <gettext@plt>
  402174:	mov	x1, x0
  402178:	mov	x0, x19
  40217c:	bl	403aac <ferror@plt+0x249c>
  402180:	str	w0, [sp, #196]
  402184:	b	402264 <ferror@plt+0xc54>
  402188:	mov	w0, #0x1                   	// #1
  40218c:	str	w0, [sp, #188]
  402190:	adrp	x0, 418000 <ferror@plt+0x169f0>
  402194:	add	x0, x0, #0x1e8
  402198:	ldr	x19, [x0]
  40219c:	adrp	x0, 405000 <ferror@plt+0x39f0>
  4021a0:	add	x0, x0, #0xd78
  4021a4:	bl	4015c0 <gettext@plt>
  4021a8:	mov	x1, x0
  4021ac:	mov	x0, x19
  4021b0:	bl	403aac <ferror@plt+0x249c>
  4021b4:	str	w0, [sp, #192]
  4021b8:	b	402264 <ferror@plt+0xc54>
  4021bc:	adrp	x0, 418000 <ferror@plt+0x169f0>
  4021c0:	add	x0, x0, #0x1e8
  4021c4:	ldr	x19, [x0]
  4021c8:	adrp	x0, 405000 <ferror@plt+0x39f0>
  4021cc:	add	x0, x0, #0xd90
  4021d0:	bl	4015c0 <gettext@plt>
  4021d4:	mov	x1, x0
  4021d8:	mov	x0, x19
  4021dc:	bl	403aac <ferror@plt+0x249c>
  4021e0:	str	w0, [sp, #200]
  4021e4:	b	402264 <ferror@plt+0xc54>
  4021e8:	str	wzr, [sp, #204]
  4021ec:	b	402264 <ferror@plt+0xc54>
  4021f0:	adrp	x0, 405000 <ferror@plt+0x39f0>
  4021f4:	add	x0, x0, #0xdb0
  4021f8:	bl	4015c0 <gettext@plt>
  4021fc:	mov	x3, x0
  402200:	adrp	x0, 418000 <ferror@plt+0x169f0>
  402204:	add	x0, x0, #0x200
  402208:	ldr	x1, [x0]
  40220c:	adrp	x0, 405000 <ferror@plt+0x39f0>
  402210:	add	x2, x0, #0xdc0
  402214:	mov	x0, x3
  402218:	bl	401580 <printf@plt>
  40221c:	mov	w0, #0x0                   	// #0
  402220:	bl	401300 <exit@plt>
  402224:	bl	401f30 <ferror@plt+0x920>
  402228:	adrp	x0, 418000 <ferror@plt+0x169f0>
  40222c:	add	x0, x0, #0x1e0
  402230:	ldr	x19, [x0]
  402234:	adrp	x0, 405000 <ferror@plt+0x39f0>
  402238:	add	x0, x0, #0xdd8
  40223c:	bl	4015c0 <gettext@plt>
  402240:	mov	x1, x0
  402244:	adrp	x0, 418000 <ferror@plt+0x169f0>
  402248:	add	x0, x0, #0x200
  40224c:	ldr	x0, [x0]
  402250:	mov	x2, x0
  402254:	mov	x0, x19
  402258:	bl	4015d0 <fprintf@plt>
  40225c:	mov	w0, #0x1                   	// #1
  402260:	bl	401300 <exit@plt>
  402264:	mov	x4, #0x0                   	// #0
  402268:	adrp	x0, 405000 <ferror@plt+0x39f0>
  40226c:	add	x3, x0, #0xfe8
  402270:	adrp	x0, 405000 <ferror@plt+0x39f0>
  402274:	add	x2, x0, #0xe00
  402278:	ldr	x1, [sp, #32]
  40227c:	ldr	w0, [sp, #44]
  402280:	bl	401480 <getopt_long@plt>
  402284:	str	w0, [sp, #184]
  402288:	ldr	w0, [sp, #184]
  40228c:	cmn	w0, #0x1
  402290:	b.ne	4020e4 <ferror@plt+0xad4>  // b.any
  402294:	adrp	x0, 418000 <ferror@plt+0x169f0>
  402298:	add	x0, x0, #0x1f0
  40229c:	ldr	w0, [x0]
  4022a0:	ldr	w1, [sp, #44]
  4022a4:	sub	w0, w1, w0
  4022a8:	str	w0, [sp, #44]
  4022ac:	adrp	x0, 418000 <ferror@plt+0x169f0>
  4022b0:	add	x0, x0, #0x1f0
  4022b4:	ldr	w0, [x0]
  4022b8:	sxtw	x0, w0
  4022bc:	lsl	x0, x0, #3
  4022c0:	ldr	x1, [sp, #32]
  4022c4:	add	x0, x1, x0
  4022c8:	str	x0, [sp, #32]
  4022cc:	ldr	w0, [sp, #44]
  4022d0:	cmp	w0, #0x0
  4022d4:	b.gt	402324 <ferror@plt+0xd14>
  4022d8:	adrp	x0, 405000 <ferror@plt+0x39f0>
  4022dc:	add	x0, x0, #0xe10
  4022e0:	bl	4015c0 <gettext@plt>
  4022e4:	bl	401530 <warnx@plt>
  4022e8:	adrp	x0, 418000 <ferror@plt+0x169f0>
  4022ec:	add	x0, x0, #0x1e0
  4022f0:	ldr	x19, [x0]
  4022f4:	adrp	x0, 405000 <ferror@plt+0x39f0>
  4022f8:	add	x0, x0, #0xdd8
  4022fc:	bl	4015c0 <gettext@plt>
  402300:	mov	x1, x0
  402304:	adrp	x0, 418000 <ferror@plt+0x169f0>
  402308:	add	x0, x0, #0x200
  40230c:	ldr	x0, [x0]
  402310:	mov	x2, x0
  402314:	mov	x0, x19
  402318:	bl	4015d0 <fprintf@plt>
  40231c:	mov	w0, #0x1                   	// #1
  402320:	bl	401300 <exit@plt>
  402324:	ldr	x0, [sp, #32]
  402328:	ldr	x0, [x0]
  40232c:	add	x1, sp, #0x30
  402330:	bl	4059c0 <ferror@plt+0x43b0>
  402334:	cmp	w0, #0x0
  402338:	b.ge	402360 <ferror@plt+0xd50>  // b.tcont
  40233c:	adrp	x0, 405000 <ferror@plt+0x39f0>
  402340:	add	x0, x0, #0xe28
  402344:	bl	4015c0 <gettext@plt>
  402348:	mov	x1, x0
  40234c:	ldr	x0, [sp, #32]
  402350:	ldr	x0, [x0]
  402354:	mov	x2, x0
  402358:	mov	w0, #0x1                   	// #1
  40235c:	bl	4015e0 <err@plt>
  402360:	ldr	w0, [sp, #64]
  402364:	and	w0, w0, #0xf000
  402368:	cmp	w0, #0x6, lsl #12
  40236c:	b.eq	402394 <ferror@plt+0xd84>  // b.none
  402370:	adrp	x0, 405000 <ferror@plt+0x39f0>
  402374:	add	x0, x0, #0xe40
  402378:	bl	4015c0 <gettext@plt>
  40237c:	mov	x1, x0
  402380:	ldr	x0, [sp, #32]
  402384:	ldr	x0, [x0]
  402388:	mov	x2, x0
  40238c:	mov	w0, #0x1                   	// #1
  402390:	bl	401560 <errx@plt>
  402394:	ldr	x0, [sp, #32]
  402398:	ldr	x1, [x0]
  40239c:	add	x0, sp, #0x30
  4023a0:	mov	w2, #0x2                   	// #2
  4023a4:	bl	4029cc <ferror@plt+0x13bc>
  4023a8:	str	w0, [sp, #180]
  4023ac:	ldr	w0, [sp, #180]
  4023b0:	cmp	w0, #0x0
  4023b4:	b.ge	4023dc <ferror@plt+0xdcc>  // b.tcont
  4023b8:	adrp	x0, 405000 <ferror@plt+0x39f0>
  4023bc:	add	x0, x0, #0xe58
  4023c0:	bl	4015c0 <gettext@plt>
  4023c4:	mov	x1, x0
  4023c8:	ldr	x0, [sp, #32]
  4023cc:	ldr	x0, [x0]
  4023d0:	mov	x2, x0
  4023d4:	mov	w0, #0x1                   	// #1
  4023d8:	bl	4015e0 <err@plt>
  4023dc:	adrp	x0, 418000 <ferror@plt+0x169f0>
  4023e0:	add	x0, x0, #0x210
  4023e4:	mov	x2, x0
  4023e8:	mov	x1, #0x204                 	// #516
  4023ec:	movk	x1, #0x8020, lsl #16
  4023f0:	ldr	w0, [sp, #180]
  4023f4:	bl	4015f0 <ioctl@plt>
  4023f8:	cmp	w0, #0x0
  4023fc:	b.ge	402418 <ferror@plt+0xe08>  // b.tcont
  402400:	adrp	x0, 405000 <ferror@plt+0x39f0>
  402404:	add	x0, x0, #0xe68
  402408:	bl	4015c0 <gettext@plt>
  40240c:	mov	x1, x0
  402410:	mov	w0, #0x1                   	// #1
  402414:	bl	4015e0 <err@plt>
  402418:	adrp	x0, 405000 <ferror@plt+0x39f0>
  40241c:	add	x0, x0, #0xe90
  402420:	bl	4015c0 <gettext@plt>
  402424:	mov	x19, x0
  402428:	adrp	x0, 418000 <ferror@plt+0x169f0>
  40242c:	add	x0, x0, #0x210
  402430:	ldr	w0, [x0, #8]
  402434:	cmp	w0, #0x2
  402438:	b.ne	40244c <ferror@plt+0xe3c>  // b.any
  40243c:	adrp	x0, 405000 <ferror@plt+0x39f0>
  402440:	add	x0, x0, #0xed0
  402444:	bl	4015c0 <gettext@plt>
  402448:	b	402458 <ferror@plt+0xe48>
  40244c:	adrp	x0, 405000 <ferror@plt+0x39f0>
  402450:	add	x0, x0, #0xed8
  402454:	bl	4015c0 <gettext@plt>
  402458:	adrp	x1, 418000 <ferror@plt+0x169f0>
  40245c:	add	x1, x1, #0x210
  402460:	ldr	w2, [x1, #12]
  402464:	adrp	x1, 418000 <ferror@plt+0x169f0>
  402468:	add	x1, x1, #0x210
  40246c:	ldr	w3, [x1, #4]
  402470:	adrp	x1, 418000 <ferror@plt+0x169f0>
  402474:	add	x1, x1, #0x210
  402478:	ldr	w1, [x1]
  40247c:	lsr	w1, w1, #1
  402480:	mov	w4, w1
  402484:	mov	x1, x0
  402488:	mov	x0, x19
  40248c:	bl	401580 <printf@plt>
  402490:	ldr	w0, [sp, #188]
  402494:	cmp	w0, #0x0
  402498:	b.ne	4024b0 <ferror@plt+0xea0>  // b.any
  40249c:	adrp	x0, 418000 <ferror@plt+0x169f0>
  4024a0:	add	x0, x0, #0x210
  4024a4:	ldr	w0, [x0, #12]
  4024a8:	sub	w0, w0, #0x1
  4024ac:	str	w0, [sp, #192]
  4024b0:	adrp	x0, 418000 <ferror@plt+0x169f0>
  4024b4:	add	x0, x0, #0x210
  4024b8:	ldr	w0, [x0, #12]
  4024bc:	ldr	w1, [sp, #196]
  4024c0:	cmp	w1, w0
  4024c4:	b.cc	4024e0 <ferror@plt+0xed0>  // b.lo, b.ul, b.last
  4024c8:	adrp	x0, 405000 <ferror@plt+0x39f0>
  4024cc:	add	x0, x0, #0xee0
  4024d0:	bl	4015c0 <gettext@plt>
  4024d4:	mov	x1, x0
  4024d8:	mov	w0, #0x1                   	// #1
  4024dc:	bl	4015e0 <err@plt>
  4024e0:	adrp	x0, 418000 <ferror@plt+0x169f0>
  4024e4:	add	x0, x0, #0x210
  4024e8:	ldr	w0, [x0, #12]
  4024ec:	ldr	w1, [sp, #192]
  4024f0:	cmp	w1, w0
  4024f4:	b.cc	402510 <ferror@plt+0xf00>  // b.lo, b.ul, b.last
  4024f8:	adrp	x0, 405000 <ferror@plt+0x39f0>
  4024fc:	add	x0, x0, #0xf20
  402500:	bl	4015c0 <gettext@plt>
  402504:	mov	x1, x0
  402508:	mov	w0, #0x1                   	// #1
  40250c:	bl	4015e0 <err@plt>
  402510:	ldr	w1, [sp, #196]
  402514:	ldr	w0, [sp, #192]
  402518:	cmp	w1, w0
  40251c:	b.ls	402538 <ferror@plt+0xf28>  // b.plast
  402520:	adrp	x0, 405000 <ferror@plt+0x39f0>
  402524:	add	x0, x0, #0xf60
  402528:	bl	4015c0 <gettext@plt>
  40252c:	mov	x1, x0
  402530:	mov	w0, #0x1                   	// #1
  402534:	bl	4015e0 <err@plt>
  402538:	ldr	w2, [sp, #192]
  40253c:	ldr	w1, [sp, #196]
  402540:	ldr	w0, [sp, #180]
  402544:	bl	401b44 <ferror@plt+0x534>
  402548:	ldr	w0, [sp, #204]
  40254c:	cmp	w0, #0x0
  402550:	b.eq	402568 <ferror@plt+0xf58>  // b.none
  402554:	ldr	w3, [sp, #200]
  402558:	ldr	w2, [sp, #192]
  40255c:	ldr	w1, [sp, #196]
  402560:	ldr	w0, [sp, #180]
  402564:	bl	401c40 <ferror@plt+0x630>
  402568:	ldr	w0, [sp, #180]
  40256c:	bl	40194c <ferror@plt+0x33c>
  402570:	cmp	w0, #0x0
  402574:	b.eq	402590 <ferror@plt+0xf80>  // b.none
  402578:	adrp	x0, 405000 <ferror@plt+0x39f0>
  40257c:	add	x0, x0, #0xfa0
  402580:	bl	4015c0 <gettext@plt>
  402584:	mov	x1, x0
  402588:	mov	w0, #0x1                   	// #1
  40258c:	bl	4015e0 <err@plt>
  402590:	mov	w0, #0x0                   	// #0
  402594:	ldr	x19, [sp, #16]
  402598:	ldp	x29, x30, [sp], #208
  40259c:	ret
  4025a0:	stp	x29, x30, [sp, #-160]!
  4025a4:	mov	x29, sp
  4025a8:	str	w0, [sp, #28]
  4025ac:	str	x1, [sp, #16]
  4025b0:	add	x0, sp, #0x20
  4025b4:	mov	x1, x0
  4025b8:	ldr	w0, [sp, #28]
  4025bc:	bl	4059d0 <ferror@plt+0x43c0>
  4025c0:	cmp	w0, #0x0
  4025c4:	b.ge	4025d0 <ferror@plt+0xfc0>  // b.tcont
  4025c8:	mov	w0, #0x0                   	// #0
  4025cc:	b	402604 <ferror@plt+0xff4>
  4025d0:	ldr	x1, [sp, #32]
  4025d4:	ldr	x0, [sp, #16]
  4025d8:	ldr	x0, [x0]
  4025dc:	cmp	x1, x0
  4025e0:	b.ne	4025f8 <ferror@plt+0xfe8>  // b.any
  4025e4:	ldr	x1, [sp, #40]
  4025e8:	ldr	x0, [sp, #16]
  4025ec:	ldr	x0, [x0, #8]
  4025f0:	cmp	x1, x0
  4025f4:	b.eq	402600 <ferror@plt+0xff0>  // b.none
  4025f8:	mov	w0, #0x0                   	// #0
  4025fc:	b	402604 <ferror@plt+0xff4>
  402600:	mov	w0, #0x1                   	// #1
  402604:	ldp	x29, x30, [sp], #160
  402608:	ret
  40260c:	stp	x29, x30, [sp, #-48]!
  402610:	mov	x29, sp
  402614:	str	w0, [sp, #28]
  402618:	str	x1, [sp, #16]
  40261c:	mov	w2, #0x0                   	// #0
  402620:	ldr	x1, [sp, #16]
  402624:	ldr	w0, [sp, #28]
  402628:	bl	401370 <lseek@plt>
  40262c:	cmp	x0, #0x0
  402630:	b.ge	40263c <ferror@plt+0x102c>  // b.tcont
  402634:	mov	x0, #0x0                   	// #0
  402638:	b	402664 <ferror@plt+0x1054>
  40263c:	add	x0, sp, #0x2f
  402640:	mov	x2, #0x1                   	// #1
  402644:	mov	x1, x0
  402648:	ldr	w0, [sp, #28]
  40264c:	bl	401540 <read@plt>
  402650:	cmp	x0, #0x0
  402654:	b.gt	402660 <ferror@plt+0x1050>
  402658:	mov	x0, #0x0                   	// #0
  40265c:	b	402664 <ferror@plt+0x1054>
  402660:	mov	x0, #0x1                   	// #1
  402664:	ldp	x29, x30, [sp], #48
  402668:	ret
  40266c:	stp	x29, x30, [sp, #-160]!
  402670:	mov	x29, sp
  402674:	str	w0, [sp, #28]
  402678:	add	x0, sp, #0x20
  40267c:	mov	x1, x0
  402680:	ldr	w0, [sp, #28]
  402684:	bl	4059d0 <ferror@plt+0x43c0>
  402688:	cmp	w0, #0x0
  40268c:	b.ne	4026a8 <ferror@plt+0x1098>  // b.any
  402690:	ldr	w0, [sp, #48]
  402694:	and	w0, w0, #0xf000
  402698:	cmp	w0, #0x6, lsl #12
  40269c:	b.ne	4026a8 <ferror@plt+0x1098>  // b.any
  4026a0:	mov	w0, #0x1                   	// #1
  4026a4:	b	4026ac <ferror@plt+0x109c>
  4026a8:	mov	w0, #0x0                   	// #0
  4026ac:	ldp	x29, x30, [sp], #160
  4026b0:	ret
  4026b4:	stp	x29, x30, [sp, #-64]!
  4026b8:	mov	x29, sp
  4026bc:	str	w0, [sp, #28]
  4026c0:	str	xzr, [sp, #48]
  4026c4:	mov	x0, #0x400                 	// #1024
  4026c8:	str	x0, [sp, #56]
  4026cc:	b	402714 <ferror@plt+0x1104>
  4026d0:	ldr	x0, [sp, #56]
  4026d4:	cmn	x0, #0x1
  4026d8:	b.ne	4026e4 <ferror@plt+0x10d4>  // b.any
  4026dc:	mov	x0, #0xffffffffffffffff    	// #-1
  4026e0:	b	402798 <ferror@plt+0x1188>
  4026e4:	ldr	x0, [sp, #56]
  4026e8:	str	x0, [sp, #48]
  4026ec:	ldr	x1, [sp, #56]
  4026f0:	mov	x0, #0x7ffffffffffffffe    	// #9223372036854775806
  4026f4:	cmp	x1, x0
  4026f8:	b.ls	402708 <ferror@plt+0x10f8>  // b.plast
  4026fc:	mov	x0, #0xffffffffffffffff    	// #-1
  402700:	str	x0, [sp, #56]
  402704:	b	402714 <ferror@plt+0x1104>
  402708:	ldr	x0, [sp, #56]
  40270c:	lsl	x0, x0, #1
  402710:	str	x0, [sp, #56]
  402714:	ldr	x0, [sp, #56]
  402718:	mov	x1, x0
  40271c:	ldr	w0, [sp, #28]
  402720:	bl	40260c <ferror@plt+0xffc>
  402724:	cmp	x0, #0x0
  402728:	b.ne	4026d0 <ferror@plt+0x10c0>  // b.any
  40272c:	b	402770 <ferror@plt+0x1160>
  402730:	ldr	x1, [sp, #48]
  402734:	ldr	x0, [sp, #56]
  402738:	add	x0, x1, x0
  40273c:	lsr	x0, x0, #1
  402740:	str	x0, [sp, #40]
  402744:	ldr	x0, [sp, #40]
  402748:	mov	x1, x0
  40274c:	ldr	w0, [sp, #28]
  402750:	bl	40260c <ferror@plt+0xffc>
  402754:	cmp	x0, #0x0
  402758:	b.eq	402768 <ferror@plt+0x1158>  // b.none
  40275c:	ldr	x0, [sp, #40]
  402760:	str	x0, [sp, #48]
  402764:	b	402770 <ferror@plt+0x1160>
  402768:	ldr	x0, [sp, #40]
  40276c:	str	x0, [sp, #56]
  402770:	ldr	x0, [sp, #56]
  402774:	sub	x0, x0, #0x1
  402778:	ldr	x1, [sp, #48]
  40277c:	cmp	x1, x0
  402780:	b.cc	402730 <ferror@plt+0x1120>  // b.lo, b.ul, b.last
  402784:	mov	x1, #0x0                   	// #0
  402788:	ldr	w0, [sp, #28]
  40278c:	bl	40260c <ferror@plt+0xffc>
  402790:	ldr	x0, [sp, #48]
  402794:	add	x0, x0, #0x1
  402798:	ldp	x29, x30, [sp], #64
  40279c:	ret
  4027a0:	stp	x29, x30, [sp, #-176]!
  4027a4:	mov	x29, sp
  4027a8:	str	w0, [sp, #28]
  4027ac:	str	x1, [sp, #16]
  4027b0:	ldr	x2, [sp, #16]
  4027b4:	mov	x1, #0x1272                	// #4722
  4027b8:	movk	x1, #0x8008, lsl #16
  4027bc:	ldr	w0, [sp, #28]
  4027c0:	bl	4015f0 <ioctl@plt>
  4027c4:	cmp	w0, #0x0
  4027c8:	b.lt	4027d4 <ferror@plt+0x11c4>  // b.tstop
  4027cc:	mov	w0, #0x0                   	// #0
  4027d0:	b	4028b4 <ferror@plt+0x12a4>
  4027d4:	add	x0, sp, #0xa8
  4027d8:	mov	x2, x0
  4027dc:	mov	x1, #0x1260                	// #4704
  4027e0:	ldr	w0, [sp, #28]
  4027e4:	bl	4015f0 <ioctl@plt>
  4027e8:	cmp	w0, #0x0
  4027ec:	b.lt	402808 <ferror@plt+0x11f8>  // b.tstop
  4027f0:	ldr	x0, [sp, #168]
  4027f4:	lsl	x1, x0, #9
  4027f8:	ldr	x0, [sp, #16]
  4027fc:	str	x1, [x0]
  402800:	mov	w0, #0x0                   	// #0
  402804:	b	4028b4 <ferror@plt+0x12a4>
  402808:	add	x0, sp, #0x28
  40280c:	mov	x2, x0
  402810:	mov	x1, #0x204                 	// #516
  402814:	movk	x1, #0x8020, lsl #16
  402818:	ldr	w0, [sp, #28]
  40281c:	bl	4015f0 <ioctl@plt>
  402820:	cmp	w0, #0x0
  402824:	b.lt	402844 <ferror@plt+0x1234>  // b.tstop
  402828:	ldr	w0, [sp, #40]
  40282c:	mov	w0, w0
  402830:	lsl	x1, x0, #9
  402834:	ldr	x0, [sp, #16]
  402838:	str	x1, [x0]
  40283c:	mov	w0, #0x0                   	// #0
  402840:	b	4028b4 <ferror@plt+0x12a4>
  402844:	add	x0, sp, #0x28
  402848:	mov	x1, x0
  40284c:	ldr	w0, [sp, #28]
  402850:	bl	4059d0 <ferror@plt+0x43c0>
  402854:	cmp	w0, #0x0
  402858:	b.ne	402884 <ferror@plt+0x1274>  // b.any
  40285c:	ldr	w0, [sp, #56]
  402860:	and	w0, w0, #0xf000
  402864:	cmp	w0, #0x8, lsl #12
  402868:	b.ne	402884 <ferror@plt+0x1274>  // b.any
  40286c:	ldr	x0, [sp, #88]
  402870:	mov	x1, x0
  402874:	ldr	x0, [sp, #16]
  402878:	str	x1, [x0]
  40287c:	mov	w0, #0x0                   	// #0
  402880:	b	4028b4 <ferror@plt+0x12a4>
  402884:	ldr	w0, [sp, #56]
  402888:	and	w0, w0, #0xf000
  40288c:	cmp	w0, #0x6, lsl #12
  402890:	b.eq	40289c <ferror@plt+0x128c>  // b.none
  402894:	mov	w0, #0xffffffff            	// #-1
  402898:	b	4028b4 <ferror@plt+0x12a4>
  40289c:	ldr	w0, [sp, #28]
  4028a0:	bl	4026b4 <ferror@plt+0x10a4>
  4028a4:	mov	x1, x0
  4028a8:	ldr	x0, [sp, #16]
  4028ac:	str	x1, [x0]
  4028b0:	mov	w0, #0x0                   	// #0
  4028b4:	ldp	x29, x30, [sp], #176
  4028b8:	ret
  4028bc:	stp	x29, x30, [sp, #-48]!
  4028c0:	mov	x29, sp
  4028c4:	str	w0, [sp, #28]
  4028c8:	str	x1, [sp, #16]
  4028cc:	add	x0, sp, #0x28
  4028d0:	mov	x1, x0
  4028d4:	ldr	w0, [sp, #28]
  4028d8:	bl	4027a0 <ferror@plt+0x1190>
  4028dc:	cmp	w0, #0x0
  4028e0:	b.ne	4028fc <ferror@plt+0x12ec>  // b.any
  4028e4:	ldr	x0, [sp, #40]
  4028e8:	lsr	x1, x0, #9
  4028ec:	ldr	x0, [sp, #16]
  4028f0:	str	x1, [x0]
  4028f4:	mov	w0, #0x0                   	// #0
  4028f8:	b	402900 <ferror@plt+0x12f0>
  4028fc:	mov	w0, #0xffffffff            	// #-1
  402900:	ldp	x29, x30, [sp], #48
  402904:	ret
  402908:	stp	x29, x30, [sp, #-32]!
  40290c:	mov	x29, sp
  402910:	str	w0, [sp, #28]
  402914:	str	x1, [sp, #16]
  402918:	ldr	x2, [sp, #16]
  40291c:	mov	x1, #0x1268                	// #4712
  402920:	ldr	w0, [sp, #28]
  402924:	bl	4015f0 <ioctl@plt>
  402928:	cmp	w0, #0x0
  40292c:	b.lt	402938 <ferror@plt+0x1328>  // b.tstop
  402930:	mov	w0, #0x0                   	// #0
  402934:	b	40293c <ferror@plt+0x132c>
  402938:	mov	w0, #0xffffffff            	// #-1
  40293c:	ldp	x29, x30, [sp], #32
  402940:	ret
  402944:	stp	x29, x30, [sp, #-32]!
  402948:	mov	x29, sp
  40294c:	str	w0, [sp, #28]
  402950:	str	x1, [sp, #16]
  402954:	add	x0, sp, #0x10
  402958:	mov	x2, x0
  40295c:	mov	x1, #0x127b                	// #4731
  402960:	ldr	w0, [sp, #28]
  402964:	bl	4015f0 <ioctl@plt>
  402968:	cmp	w0, #0x0
  40296c:	b.lt	402978 <ferror@plt+0x1368>  // b.tstop
  402970:	mov	w0, #0x0                   	// #0
  402974:	b	40297c <ferror@plt+0x136c>
  402978:	mov	w0, #0xffffffff            	// #-1
  40297c:	ldp	x29, x30, [sp], #32
  402980:	ret
  402984:	stp	x29, x30, [sp, #-48]!
  402988:	mov	x29, sp
  40298c:	str	w0, [sp, #28]
  402990:	add	x0, sp, #0x2c
  402994:	mov	x2, x0
  402998:	mov	x1, #0x127a                	// #4730
  40299c:	ldr	w0, [sp, #28]
  4029a0:	bl	4015f0 <ioctl@plt>
  4029a4:	cmp	w0, #0x0
  4029a8:	b.ge	4029b4 <ferror@plt+0x13a4>  // b.tcont
  4029ac:	mov	w0, #0x0                   	// #0
  4029b0:	b	4029c4 <ferror@plt+0x13b4>
  4029b4:	ldr	w0, [sp, #44]
  4029b8:	cmp	w0, #0x0
  4029bc:	cset	w0, ne  // ne = any
  4029c0:	and	w0, w0, #0xff
  4029c4:	ldp	x29, x30, [sp], #48
  4029c8:	ret
  4029cc:	stp	x29, x30, [sp, #-64]!
  4029d0:	mov	x29, sp
  4029d4:	str	x0, [sp, #40]
  4029d8:	str	x1, [sp, #32]
  4029dc:	str	w2, [sp, #28]
  4029e0:	ldr	x0, [sp, #40]
  4029e4:	ldr	w0, [x0, #16]
  4029e8:	and	w0, w0, #0xf000
  4029ec:	cmp	w0, #0x6, lsl #12
  4029f0:	b.ne	402a10 <ferror@plt+0x1400>  // b.any
  4029f4:	ldr	w0, [sp, #28]
  4029f8:	orr	w0, w0, #0x80
  4029fc:	mov	w1, w0
  402a00:	ldr	x0, [sp, #32]
  402a04:	bl	4013d0 <open@plt>
  402a08:	str	w0, [sp, #60]
  402a0c:	b	402a20 <ferror@plt+0x1410>
  402a10:	ldr	w1, [sp, #28]
  402a14:	ldr	x0, [sp, #32]
  402a18:	bl	4013d0 <open@plt>
  402a1c:	str	w0, [sp, #60]
  402a20:	ldr	w0, [sp, #60]
  402a24:	cmp	w0, #0x0
  402a28:	b.lt	402a60 <ferror@plt+0x1450>  // b.tstop
  402a2c:	ldr	x1, [sp, #40]
  402a30:	ldr	w0, [sp, #60]
  402a34:	bl	4025a0 <ferror@plt+0xf90>
  402a38:	cmp	w0, #0x0
  402a3c:	b.ne	402a60 <ferror@plt+0x1450>  // b.any
  402a40:	ldr	w0, [sp, #60]
  402a44:	bl	401430 <close@plt>
  402a48:	bl	4015a0 <__errno_location@plt>
  402a4c:	mov	x1, x0
  402a50:	mov	w0, #0x4d                  	// #77
  402a54:	str	w0, [x1]
  402a58:	mov	w0, #0xffffffff            	// #-1
  402a5c:	b	402aa8 <ferror@plt+0x1498>
  402a60:	ldr	w0, [sp, #60]
  402a64:	cmp	w0, #0x0
  402a68:	b.lt	402aa4 <ferror@plt+0x1494>  // b.tstop
  402a6c:	ldr	x0, [sp, #40]
  402a70:	ldr	w0, [x0, #16]
  402a74:	and	w0, w0, #0xf000
  402a78:	cmp	w0, #0x6, lsl #12
  402a7c:	b.ne	402aa4 <ferror@plt+0x1494>  // b.any
  402a80:	ldr	w0, [sp, #60]
  402a84:	bl	402984 <ferror@plt+0x1374>
  402a88:	cmp	w0, #0x0
  402a8c:	b.eq	402aa4 <ferror@plt+0x1494>  // b.none
  402a90:	adrp	x0, 406000 <ferror@plt+0x49f0>
  402a94:	add	x0, x0, #0xc8
  402a98:	bl	4015c0 <gettext@plt>
  402a9c:	ldr	x1, [sp, #32]
  402aa0:	bl	401530 <warnx@plt>
  402aa4:	ldr	w0, [sp, #60]
  402aa8:	ldp	x29, x30, [sp], #64
  402aac:	ret
  402ab0:	stp	x29, x30, [sp, #-48]!
  402ab4:	mov	x29, sp
  402ab8:	str	w0, [sp, #28]
  402abc:	mov	x2, #0x0                   	// #0
  402ac0:	mov	x1, #0x5331                	// #21297
  402ac4:	ldr	w0, [sp, #28]
  402ac8:	bl	4015f0 <ioctl@plt>
  402acc:	str	w0, [sp, #44]
  402ad0:	ldr	w0, [sp, #44]
  402ad4:	cmp	w0, #0x0
  402ad8:	b.ge	402ae4 <ferror@plt+0x14d4>  // b.tcont
  402adc:	mov	w0, #0x0                   	// #0
  402ae0:	b	402ae8 <ferror@plt+0x14d8>
  402ae4:	ldr	w0, [sp, #44]
  402ae8:	ldp	x29, x30, [sp], #48
  402aec:	ret
  402af0:	stp	x29, x30, [sp, #-64]!
  402af4:	mov	x29, sp
  402af8:	str	w0, [sp, #44]
  402afc:	str	x1, [sp, #32]
  402b00:	str	x2, [sp, #24]
  402b04:	add	x0, sp, #0x30
  402b08:	mov	x2, x0
  402b0c:	mov	x1, #0x301                 	// #769
  402b10:	ldr	w0, [sp, #44]
  402b14:	bl	4015f0 <ioctl@plt>
  402b18:	cmp	w0, #0x0
  402b1c:	b.ne	402b48 <ferror@plt+0x1538>  // b.any
  402b20:	ldrb	w0, [sp, #48]
  402b24:	mov	w1, w0
  402b28:	ldr	x0, [sp, #32]
  402b2c:	str	w1, [x0]
  402b30:	ldrb	w0, [sp, #49]
  402b34:	mov	w1, w0
  402b38:	ldr	x0, [sp, #24]
  402b3c:	str	w1, [x0]
  402b40:	mov	w0, #0x0                   	// #0
  402b44:	b	402b4c <ferror@plt+0x153c>
  402b48:	mov	w0, #0xffffffff            	// #-1
  402b4c:	ldp	x29, x30, [sp], #64
  402b50:	ret
  402b54:	sub	sp, sp, #0x10
  402b58:	str	w0, [sp, #12]
  402b5c:	ldr	w0, [sp, #12]
  402b60:	cmp	w0, #0x7f
  402b64:	b.eq	402d58 <ferror@plt+0x1748>  // b.none
  402b68:	ldr	w0, [sp, #12]
  402b6c:	cmp	w0, #0x7f
  402b70:	b.gt	402d64 <ferror@plt+0x1754>
  402b74:	ldr	w0, [sp, #12]
  402b78:	cmp	w0, #0x11
  402b7c:	b.eq	402d4c <ferror@plt+0x173c>  // b.none
  402b80:	ldr	w0, [sp, #12]
  402b84:	cmp	w0, #0x11
  402b88:	b.gt	402d64 <ferror@plt+0x1754>
  402b8c:	ldr	w0, [sp, #12]
  402b90:	cmp	w0, #0xe
  402b94:	b.eq	402d40 <ferror@plt+0x1730>  // b.none
  402b98:	ldr	w0, [sp, #12]
  402b9c:	cmp	w0, #0xe
  402ba0:	b.gt	402d64 <ferror@plt+0x1754>
  402ba4:	ldr	w0, [sp, #12]
  402ba8:	cmp	w0, #0xd
  402bac:	b.eq	402d34 <ferror@plt+0x1724>  // b.none
  402bb0:	ldr	w0, [sp, #12]
  402bb4:	cmp	w0, #0xd
  402bb8:	b.gt	402d64 <ferror@plt+0x1754>
  402bbc:	ldr	w0, [sp, #12]
  402bc0:	cmp	w0, #0xc
  402bc4:	b.eq	402d28 <ferror@plt+0x1718>  // b.none
  402bc8:	ldr	w0, [sp, #12]
  402bcc:	cmp	w0, #0xc
  402bd0:	b.gt	402d64 <ferror@plt+0x1754>
  402bd4:	ldr	w0, [sp, #12]
  402bd8:	cmp	w0, #0x9
  402bdc:	b.eq	402d1c <ferror@plt+0x170c>  // b.none
  402be0:	ldr	w0, [sp, #12]
  402be4:	cmp	w0, #0x9
  402be8:	b.gt	402d64 <ferror@plt+0x1754>
  402bec:	ldr	w0, [sp, #12]
  402bf0:	cmp	w0, #0x8
  402bf4:	b.eq	402d10 <ferror@plt+0x1700>  // b.none
  402bf8:	ldr	w0, [sp, #12]
  402bfc:	cmp	w0, #0x8
  402c00:	b.gt	402d64 <ferror@plt+0x1754>
  402c04:	ldr	w0, [sp, #12]
  402c08:	cmp	w0, #0x7
  402c0c:	b.eq	402d04 <ferror@plt+0x16f4>  // b.none
  402c10:	ldr	w0, [sp, #12]
  402c14:	cmp	w0, #0x7
  402c18:	b.gt	402d64 <ferror@plt+0x1754>
  402c1c:	ldr	w0, [sp, #12]
  402c20:	cmp	w0, #0x6
  402c24:	b.eq	402cf8 <ferror@plt+0x16e8>  // b.none
  402c28:	ldr	w0, [sp, #12]
  402c2c:	cmp	w0, #0x6
  402c30:	b.gt	402d64 <ferror@plt+0x1754>
  402c34:	ldr	w0, [sp, #12]
  402c38:	cmp	w0, #0x5
  402c3c:	b.eq	402cec <ferror@plt+0x16dc>  // b.none
  402c40:	ldr	w0, [sp, #12]
  402c44:	cmp	w0, #0x5
  402c48:	b.gt	402d64 <ferror@plt+0x1754>
  402c4c:	ldr	w0, [sp, #12]
  402c50:	cmp	w0, #0x4
  402c54:	b.eq	402ce0 <ferror@plt+0x16d0>  // b.none
  402c58:	ldr	w0, [sp, #12]
  402c5c:	cmp	w0, #0x4
  402c60:	b.gt	402d64 <ferror@plt+0x1754>
  402c64:	ldr	w0, [sp, #12]
  402c68:	cmp	w0, #0x3
  402c6c:	b.eq	402cd4 <ferror@plt+0x16c4>  // b.none
  402c70:	ldr	w0, [sp, #12]
  402c74:	cmp	w0, #0x3
  402c78:	b.gt	402d64 <ferror@plt+0x1754>
  402c7c:	ldr	w0, [sp, #12]
  402c80:	cmp	w0, #0x2
  402c84:	b.eq	402cc8 <ferror@plt+0x16b8>  // b.none
  402c88:	ldr	w0, [sp, #12]
  402c8c:	cmp	w0, #0x2
  402c90:	b.gt	402d64 <ferror@plt+0x1754>
  402c94:	ldr	w0, [sp, #12]
  402c98:	cmp	w0, #0x0
  402c9c:	b.eq	402cb0 <ferror@plt+0x16a0>  // b.none
  402ca0:	ldr	w0, [sp, #12]
  402ca4:	cmp	w0, #0x1
  402ca8:	b.eq	402cbc <ferror@plt+0x16ac>  // b.none
  402cac:	b	402d64 <ferror@plt+0x1754>
  402cb0:	adrp	x0, 406000 <ferror@plt+0x49f0>
  402cb4:	add	x0, x0, #0xe8
  402cb8:	b	402d6c <ferror@plt+0x175c>
  402cbc:	adrp	x0, 406000 <ferror@plt+0x49f0>
  402cc0:	add	x0, x0, #0xf0
  402cc4:	b	402d6c <ferror@plt+0x175c>
  402cc8:	adrp	x0, 406000 <ferror@plt+0x49f0>
  402ccc:	add	x0, x0, #0xf8
  402cd0:	b	402d6c <ferror@plt+0x175c>
  402cd4:	adrp	x0, 406000 <ferror@plt+0x49f0>
  402cd8:	add	x0, x0, #0x100
  402cdc:	b	402d6c <ferror@plt+0x175c>
  402ce0:	adrp	x0, 406000 <ferror@plt+0x49f0>
  402ce4:	add	x0, x0, #0x110
  402ce8:	b	402d6c <ferror@plt+0x175c>
  402cec:	adrp	x0, 406000 <ferror@plt+0x49f0>
  402cf0:	add	x0, x0, #0x118
  402cf4:	b	402d6c <ferror@plt+0x175c>
  402cf8:	adrp	x0, 406000 <ferror@plt+0x49f0>
  402cfc:	add	x0, x0, #0x120
  402d00:	b	402d6c <ferror@plt+0x175c>
  402d04:	adrp	x0, 406000 <ferror@plt+0x49f0>
  402d08:	add	x0, x0, #0x128
  402d0c:	b	402d6c <ferror@plt+0x175c>
  402d10:	adrp	x0, 406000 <ferror@plt+0x49f0>
  402d14:	add	x0, x0, #0x130
  402d18:	b	402d6c <ferror@plt+0x175c>
  402d1c:	adrp	x0, 406000 <ferror@plt+0x49f0>
  402d20:	add	x0, x0, #0x138
  402d24:	b	402d6c <ferror@plt+0x175c>
  402d28:	adrp	x0, 406000 <ferror@plt+0x49f0>
  402d2c:	add	x0, x0, #0x140
  402d30:	b	402d6c <ferror@plt+0x175c>
  402d34:	adrp	x0, 406000 <ferror@plt+0x49f0>
  402d38:	add	x0, x0, #0x148
  402d3c:	b	402d6c <ferror@plt+0x175c>
  402d40:	adrp	x0, 406000 <ferror@plt+0x49f0>
  402d44:	add	x0, x0, #0x158
  402d48:	b	402d6c <ferror@plt+0x175c>
  402d4c:	adrp	x0, 406000 <ferror@plt+0x49f0>
  402d50:	add	x0, x0, #0x160
  402d54:	b	402d6c <ferror@plt+0x175c>
  402d58:	adrp	x0, 406000 <ferror@plt+0x49f0>
  402d5c:	add	x0, x0, #0x168
  402d60:	b	402d6c <ferror@plt+0x175c>
  402d64:	nop
  402d68:	mov	x0, #0x0                   	// #0
  402d6c:	add	sp, sp, #0x10
  402d70:	ret
  402d74:	sub	sp, sp, #0x10
  402d78:	str	w0, [sp, #12]
  402d7c:	adrp	x0, 418000 <ferror@plt+0x169f0>
  402d80:	add	x0, x0, #0x1c8
  402d84:	ldr	w1, [sp, #12]
  402d88:	str	w1, [x0]
  402d8c:	nop
  402d90:	add	sp, sp, #0x10
  402d94:	ret
  402d98:	sub	sp, sp, #0x10
  402d9c:	str	x0, [sp, #8]
  402da0:	str	w1, [sp, #4]
  402da4:	str	w2, [sp]
  402da8:	b	402df8 <ferror@plt+0x17e8>
  402dac:	ldr	x0, [sp, #8]
  402db0:	ldr	x1, [x0]
  402db4:	ldrsw	x0, [sp, #4]
  402db8:	mov	x2, #0x0                   	// #0
  402dbc:	umulh	x0, x1, x0
  402dc0:	cmp	x0, #0x0
  402dc4:	b.eq	402dcc <ferror@plt+0x17bc>  // b.none
  402dc8:	mov	x2, #0x1                   	// #1
  402dcc:	mov	x0, x2
  402dd0:	cmp	x0, #0x0
  402dd4:	b.eq	402de0 <ferror@plt+0x17d0>  // b.none
  402dd8:	mov	w0, #0xffffffde            	// #-34
  402ddc:	b	402e10 <ferror@plt+0x1800>
  402de0:	ldr	x0, [sp, #8]
  402de4:	ldr	x1, [x0]
  402de8:	ldrsw	x0, [sp, #4]
  402dec:	mul	x1, x1, x0
  402df0:	ldr	x0, [sp, #8]
  402df4:	str	x1, [x0]
  402df8:	ldr	w0, [sp]
  402dfc:	sub	w1, w0, #0x1
  402e00:	str	w1, [sp]
  402e04:	cmp	w0, #0x0
  402e08:	b.ne	402dac <ferror@plt+0x179c>  // b.any
  402e0c:	mov	w0, #0x0                   	// #0
  402e10:	add	sp, sp, #0x10
  402e14:	ret
  402e18:	stp	x29, x30, [sp, #-192]!
  402e1c:	mov	x29, sp
  402e20:	str	x0, [sp, #40]
  402e24:	str	x1, [sp, #32]
  402e28:	str	x2, [sp, #24]
  402e2c:	str	xzr, [sp, #176]
  402e30:	mov	w0, #0x400                 	// #1024
  402e34:	str	w0, [sp, #172]
  402e38:	str	wzr, [sp, #168]
  402e3c:	str	wzr, [sp, #164]
  402e40:	str	wzr, [sp, #160]
  402e44:	ldr	x0, [sp, #32]
  402e48:	str	xzr, [x0]
  402e4c:	ldr	x0, [sp, #40]
  402e50:	cmp	x0, #0x0
  402e54:	b.eq	402e68 <ferror@plt+0x1858>  // b.none
  402e58:	ldr	x0, [sp, #40]
  402e5c:	ldrsb	w0, [x0]
  402e60:	cmp	w0, #0x0
  402e64:	b.ne	402e74 <ferror@plt+0x1864>  // b.any
  402e68:	mov	w0, #0xffffffea            	// #-22
  402e6c:	str	w0, [sp, #168]
  402e70:	b	40345c <ferror@plt+0x1e4c>
  402e74:	ldr	x0, [sp, #40]
  402e78:	str	x0, [sp, #184]
  402e7c:	b	402e8c <ferror@plt+0x187c>
  402e80:	ldr	x0, [sp, #184]
  402e84:	add	x0, x0, #0x1
  402e88:	str	x0, [sp, #184]
  402e8c:	bl	4014b0 <__ctype_b_loc@plt>
  402e90:	ldr	x1, [x0]
  402e94:	ldr	x0, [sp, #184]
  402e98:	ldrsb	w0, [x0]
  402e9c:	and	w0, w0, #0xff
  402ea0:	and	x0, x0, #0xff
  402ea4:	lsl	x0, x0, #1
  402ea8:	add	x0, x1, x0
  402eac:	ldrh	w0, [x0]
  402eb0:	and	w0, w0, #0x2000
  402eb4:	cmp	w0, #0x0
  402eb8:	b.ne	402e80 <ferror@plt+0x1870>  // b.any
  402ebc:	ldr	x0, [sp, #184]
  402ec0:	ldrsb	w0, [x0]
  402ec4:	cmp	w0, #0x2d
  402ec8:	b.ne	402ed8 <ferror@plt+0x18c8>  // b.any
  402ecc:	mov	w0, #0xffffffea            	// #-22
  402ed0:	str	w0, [sp, #168]
  402ed4:	b	40345c <ferror@plt+0x1e4c>
  402ed8:	bl	4015a0 <__errno_location@plt>
  402edc:	str	wzr, [x0]
  402ee0:	str	xzr, [sp, #72]
  402ee4:	add	x0, sp, #0x48
  402ee8:	mov	w2, #0x0                   	// #0
  402eec:	mov	x1, x0
  402ef0:	ldr	x0, [sp, #40]
  402ef4:	bl	401450 <strtoumax@plt>
  402ef8:	str	x0, [sp, #64]
  402efc:	ldr	x0, [sp, #72]
  402f00:	ldr	x1, [sp, #40]
  402f04:	cmp	x1, x0
  402f08:	b.eq	402f34 <ferror@plt+0x1924>  // b.none
  402f0c:	bl	4015a0 <__errno_location@plt>
  402f10:	ldr	w0, [x0]
  402f14:	cmp	w0, #0x0
  402f18:	b.eq	402f60 <ferror@plt+0x1950>  // b.none
  402f1c:	ldr	x0, [sp, #64]
  402f20:	cmn	x0, #0x1
  402f24:	b.eq	402f34 <ferror@plt+0x1924>  // b.none
  402f28:	ldr	x0, [sp, #64]
  402f2c:	cmp	x0, #0x0
  402f30:	b.ne	402f60 <ferror@plt+0x1950>  // b.any
  402f34:	bl	4015a0 <__errno_location@plt>
  402f38:	ldr	w0, [x0]
  402f3c:	cmp	w0, #0x0
  402f40:	b.eq	402f54 <ferror@plt+0x1944>  // b.none
  402f44:	bl	4015a0 <__errno_location@plt>
  402f48:	ldr	w0, [x0]
  402f4c:	neg	w0, w0
  402f50:	b	402f58 <ferror@plt+0x1948>
  402f54:	mov	w0, #0xffffffea            	// #-22
  402f58:	str	w0, [sp, #168]
  402f5c:	b	40345c <ferror@plt+0x1e4c>
  402f60:	ldr	x0, [sp, #72]
  402f64:	cmp	x0, #0x0
  402f68:	b.eq	403444 <ferror@plt+0x1e34>  // b.none
  402f6c:	ldr	x0, [sp, #72]
  402f70:	ldrsb	w0, [x0]
  402f74:	cmp	w0, #0x0
  402f78:	b.eq	403444 <ferror@plt+0x1e34>  // b.none
  402f7c:	ldr	x0, [sp, #72]
  402f80:	str	x0, [sp, #184]
  402f84:	ldr	x0, [sp, #184]
  402f88:	add	x0, x0, #0x1
  402f8c:	ldrsb	w0, [x0]
  402f90:	cmp	w0, #0x69
  402f94:	b.ne	402fe0 <ferror@plt+0x19d0>  // b.any
  402f98:	ldr	x0, [sp, #184]
  402f9c:	add	x0, x0, #0x2
  402fa0:	ldrsb	w0, [x0]
  402fa4:	cmp	w0, #0x42
  402fa8:	b.eq	402fc0 <ferror@plt+0x19b0>  // b.none
  402fac:	ldr	x0, [sp, #184]
  402fb0:	add	x0, x0, #0x2
  402fb4:	ldrsb	w0, [x0]
  402fb8:	cmp	w0, #0x62
  402fbc:	b.ne	402fe0 <ferror@plt+0x19d0>  // b.any
  402fc0:	ldr	x0, [sp, #184]
  402fc4:	add	x0, x0, #0x3
  402fc8:	ldrsb	w0, [x0]
  402fcc:	cmp	w0, #0x0
  402fd0:	b.ne	402fe0 <ferror@plt+0x19d0>  // b.any
  402fd4:	mov	w0, #0x400                 	// #1024
  402fd8:	str	w0, [sp, #172]
  402fdc:	b	403218 <ferror@plt+0x1c08>
  402fe0:	ldr	x0, [sp, #184]
  402fe4:	add	x0, x0, #0x1
  402fe8:	ldrsb	w0, [x0]
  402fec:	cmp	w0, #0x42
  402ff0:	b.eq	403008 <ferror@plt+0x19f8>  // b.none
  402ff4:	ldr	x0, [sp, #184]
  402ff8:	add	x0, x0, #0x1
  402ffc:	ldrsb	w0, [x0]
  403000:	cmp	w0, #0x62
  403004:	b.ne	403028 <ferror@plt+0x1a18>  // b.any
  403008:	ldr	x0, [sp, #184]
  40300c:	add	x0, x0, #0x2
  403010:	ldrsb	w0, [x0]
  403014:	cmp	w0, #0x0
  403018:	b.ne	403028 <ferror@plt+0x1a18>  // b.any
  40301c:	mov	w0, #0x3e8                 	// #1000
  403020:	str	w0, [sp, #172]
  403024:	b	403218 <ferror@plt+0x1c08>
  403028:	ldr	x0, [sp, #184]
  40302c:	add	x0, x0, #0x1
  403030:	ldrsb	w0, [x0]
  403034:	cmp	w0, #0x0
  403038:	b.eq	403218 <ferror@plt+0x1c08>  // b.none
  40303c:	bl	401390 <localeconv@plt>
  403040:	str	x0, [sp, #128]
  403044:	ldr	x0, [sp, #128]
  403048:	cmp	x0, #0x0
  40304c:	b.eq	40305c <ferror@plt+0x1a4c>  // b.none
  403050:	ldr	x0, [sp, #128]
  403054:	ldr	x0, [x0]
  403058:	b	403060 <ferror@plt+0x1a50>
  40305c:	mov	x0, #0x0                   	// #0
  403060:	str	x0, [sp, #120]
  403064:	ldr	x0, [sp, #120]
  403068:	cmp	x0, #0x0
  40306c:	b.eq	40307c <ferror@plt+0x1a6c>  // b.none
  403070:	ldr	x0, [sp, #120]
  403074:	bl	4012e0 <strlen@plt>
  403078:	b	403080 <ferror@plt+0x1a70>
  40307c:	mov	x0, #0x0                   	// #0
  403080:	str	x0, [sp, #112]
  403084:	ldr	x0, [sp, #176]
  403088:	cmp	x0, #0x0
  40308c:	b.ne	40320c <ferror@plt+0x1bfc>  // b.any
  403090:	ldr	x0, [sp, #184]
  403094:	ldrsb	w0, [x0]
  403098:	cmp	w0, #0x0
  40309c:	b.eq	40320c <ferror@plt+0x1bfc>  // b.none
  4030a0:	ldr	x0, [sp, #120]
  4030a4:	cmp	x0, #0x0
  4030a8:	b.eq	40320c <ferror@plt+0x1bfc>  // b.none
  4030ac:	ldr	x2, [sp, #112]
  4030b0:	ldr	x1, [sp, #184]
  4030b4:	ldr	x0, [sp, #120]
  4030b8:	bl	4013e0 <strncmp@plt>
  4030bc:	cmp	w0, #0x0
  4030c0:	b.ne	40320c <ferror@plt+0x1bfc>  // b.any
  4030c4:	ldr	x1, [sp, #184]
  4030c8:	ldr	x0, [sp, #112]
  4030cc:	add	x0, x1, x0
  4030d0:	str	x0, [sp, #104]
  4030d4:	ldr	x0, [sp, #104]
  4030d8:	str	x0, [sp, #184]
  4030dc:	b	4030f8 <ferror@plt+0x1ae8>
  4030e0:	ldr	w0, [sp, #160]
  4030e4:	add	w0, w0, #0x1
  4030e8:	str	w0, [sp, #160]
  4030ec:	ldr	x0, [sp, #184]
  4030f0:	add	x0, x0, #0x1
  4030f4:	str	x0, [sp, #184]
  4030f8:	ldr	x0, [sp, #184]
  4030fc:	ldrsb	w0, [x0]
  403100:	cmp	w0, #0x30
  403104:	b.eq	4030e0 <ferror@plt+0x1ad0>  // b.none
  403108:	ldr	x0, [sp, #184]
  40310c:	str	x0, [sp, #104]
  403110:	bl	4014b0 <__ctype_b_loc@plt>
  403114:	ldr	x1, [x0]
  403118:	ldr	x0, [sp, #104]
  40311c:	ldrsb	w0, [x0]
  403120:	sxtb	x0, w0
  403124:	lsl	x0, x0, #1
  403128:	add	x0, x1, x0
  40312c:	ldrh	w0, [x0]
  403130:	and	w0, w0, #0x800
  403134:	cmp	w0, #0x0
  403138:	b.eq	4031c4 <ferror@plt+0x1bb4>  // b.none
  40313c:	bl	4015a0 <__errno_location@plt>
  403140:	str	wzr, [x0]
  403144:	str	xzr, [sp, #72]
  403148:	add	x0, sp, #0x48
  40314c:	mov	w2, #0x0                   	// #0
  403150:	mov	x1, x0
  403154:	ldr	x0, [sp, #104]
  403158:	bl	401450 <strtoumax@plt>
  40315c:	str	x0, [sp, #176]
  403160:	ldr	x0, [sp, #72]
  403164:	ldr	x1, [sp, #104]
  403168:	cmp	x1, x0
  40316c:	b.eq	403198 <ferror@plt+0x1b88>  // b.none
  403170:	bl	4015a0 <__errno_location@plt>
  403174:	ldr	w0, [x0]
  403178:	cmp	w0, #0x0
  40317c:	b.eq	4031cc <ferror@plt+0x1bbc>  // b.none
  403180:	ldr	x0, [sp, #176]
  403184:	cmn	x0, #0x1
  403188:	b.eq	403198 <ferror@plt+0x1b88>  // b.none
  40318c:	ldr	x0, [sp, #176]
  403190:	cmp	x0, #0x0
  403194:	b.ne	4031cc <ferror@plt+0x1bbc>  // b.any
  403198:	bl	4015a0 <__errno_location@plt>
  40319c:	ldr	w0, [x0]
  4031a0:	cmp	w0, #0x0
  4031a4:	b.eq	4031b8 <ferror@plt+0x1ba8>  // b.none
  4031a8:	bl	4015a0 <__errno_location@plt>
  4031ac:	ldr	w0, [x0]
  4031b0:	neg	w0, w0
  4031b4:	b	4031bc <ferror@plt+0x1bac>
  4031b8:	mov	w0, #0xffffffea            	// #-22
  4031bc:	str	w0, [sp, #168]
  4031c0:	b	40345c <ferror@plt+0x1e4c>
  4031c4:	ldr	x0, [sp, #184]
  4031c8:	str	x0, [sp, #72]
  4031cc:	ldr	x0, [sp, #176]
  4031d0:	cmp	x0, #0x0
  4031d4:	b.eq	403200 <ferror@plt+0x1bf0>  // b.none
  4031d8:	ldr	x0, [sp, #72]
  4031dc:	cmp	x0, #0x0
  4031e0:	b.eq	4031f4 <ferror@plt+0x1be4>  // b.none
  4031e4:	ldr	x0, [sp, #72]
  4031e8:	ldrsb	w0, [x0]
  4031ec:	cmp	w0, #0x0
  4031f0:	b.ne	403200 <ferror@plt+0x1bf0>  // b.any
  4031f4:	mov	w0, #0xffffffea            	// #-22
  4031f8:	str	w0, [sp, #168]
  4031fc:	b	40345c <ferror@plt+0x1e4c>
  403200:	ldr	x0, [sp, #72]
  403204:	str	x0, [sp, #184]
  403208:	b	402f84 <ferror@plt+0x1974>
  40320c:	mov	w0, #0xffffffea            	// #-22
  403210:	str	w0, [sp, #168]
  403214:	b	40345c <ferror@plt+0x1e4c>
  403218:	adrp	x0, 418000 <ferror@plt+0x169f0>
  40321c:	add	x0, x0, #0x1d0
  403220:	ldr	x2, [x0]
  403224:	ldr	x0, [sp, #184]
  403228:	ldrsb	w0, [x0]
  40322c:	mov	w1, w0
  403230:	mov	x0, x2
  403234:	bl	401510 <strchr@plt>
  403238:	str	x0, [sp, #96]
  40323c:	ldr	x0, [sp, #96]
  403240:	cmp	x0, #0x0
  403244:	b.eq	403268 <ferror@plt+0x1c58>  // b.none
  403248:	adrp	x0, 418000 <ferror@plt+0x169f0>
  40324c:	add	x0, x0, #0x1d0
  403250:	ldr	x0, [x0]
  403254:	ldr	x1, [sp, #96]
  403258:	sub	x0, x1, x0
  40325c:	add	w0, w0, #0x1
  403260:	str	w0, [sp, #164]
  403264:	b	4032c4 <ferror@plt+0x1cb4>
  403268:	adrp	x0, 418000 <ferror@plt+0x169f0>
  40326c:	add	x0, x0, #0x1d8
  403270:	ldr	x2, [x0]
  403274:	ldr	x0, [sp, #184]
  403278:	ldrsb	w0, [x0]
  40327c:	mov	w1, w0
  403280:	mov	x0, x2
  403284:	bl	401510 <strchr@plt>
  403288:	str	x0, [sp, #96]
  40328c:	ldr	x0, [sp, #96]
  403290:	cmp	x0, #0x0
  403294:	b.eq	4032b8 <ferror@plt+0x1ca8>  // b.none
  403298:	adrp	x0, 418000 <ferror@plt+0x169f0>
  40329c:	add	x0, x0, #0x1d8
  4032a0:	ldr	x0, [x0]
  4032a4:	ldr	x1, [sp, #96]
  4032a8:	sub	x0, x1, x0
  4032ac:	add	w0, w0, #0x1
  4032b0:	str	w0, [sp, #164]
  4032b4:	b	4032c4 <ferror@plt+0x1cb4>
  4032b8:	mov	w0, #0xffffffea            	// #-22
  4032bc:	str	w0, [sp, #168]
  4032c0:	b	40345c <ferror@plt+0x1e4c>
  4032c4:	add	x0, sp, #0x40
  4032c8:	ldr	w2, [sp, #164]
  4032cc:	ldr	w1, [sp, #172]
  4032d0:	bl	402d98 <ferror@plt+0x1788>
  4032d4:	str	w0, [sp, #168]
  4032d8:	ldr	x0, [sp, #24]
  4032dc:	cmp	x0, #0x0
  4032e0:	b.eq	4032f0 <ferror@plt+0x1ce0>  // b.none
  4032e4:	ldr	x0, [sp, #24]
  4032e8:	ldr	w1, [sp, #164]
  4032ec:	str	w1, [x0]
  4032f0:	ldr	x0, [sp, #176]
  4032f4:	cmp	x0, #0x0
  4032f8:	b.eq	40344c <ferror@plt+0x1e3c>  // b.none
  4032fc:	ldr	w0, [sp, #164]
  403300:	cmp	w0, #0x0
  403304:	b.eq	40344c <ferror@plt+0x1e3c>  // b.none
  403308:	mov	x0, #0xa                   	// #10
  40330c:	str	x0, [sp, #144]
  403310:	mov	x0, #0x1                   	// #1
  403314:	str	x0, [sp, #136]
  403318:	mov	x0, #0x1                   	// #1
  40331c:	str	x0, [sp, #56]
  403320:	add	x0, sp, #0x38
  403324:	ldr	w2, [sp, #164]
  403328:	ldr	w1, [sp, #172]
  40332c:	bl	402d98 <ferror@plt+0x1788>
  403330:	b	40334c <ferror@plt+0x1d3c>
  403334:	ldr	x1, [sp, #144]
  403338:	mov	x0, x1
  40333c:	lsl	x0, x0, #2
  403340:	add	x0, x0, x1
  403344:	lsl	x0, x0, #1
  403348:	str	x0, [sp, #144]
  40334c:	ldr	x1, [sp, #144]
  403350:	ldr	x0, [sp, #176]
  403354:	cmp	x1, x0
  403358:	b.cc	403334 <ferror@plt+0x1d24>  // b.lo, b.ul, b.last
  40335c:	str	wzr, [sp, #156]
  403360:	b	403388 <ferror@plt+0x1d78>
  403364:	ldr	x1, [sp, #144]
  403368:	mov	x0, x1
  40336c:	lsl	x0, x0, #2
  403370:	add	x0, x0, x1
  403374:	lsl	x0, x0, #1
  403378:	str	x0, [sp, #144]
  40337c:	ldr	w0, [sp, #156]
  403380:	add	w0, w0, #0x1
  403384:	str	w0, [sp, #156]
  403388:	ldr	w1, [sp, #156]
  40338c:	ldr	w0, [sp, #160]
  403390:	cmp	w1, w0
  403394:	b.lt	403364 <ferror@plt+0x1d54>  // b.tstop
  403398:	ldr	x2, [sp, #176]
  40339c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4033a0:	movk	x0, #0xcccd
  4033a4:	umulh	x0, x2, x0
  4033a8:	lsr	x1, x0, #3
  4033ac:	mov	x0, x1
  4033b0:	lsl	x0, x0, #2
  4033b4:	add	x0, x0, x1
  4033b8:	lsl	x0, x0, #1
  4033bc:	sub	x1, x2, x0
  4033c0:	mov	w0, w1
  4033c4:	str	w0, [sp, #92]
  4033c8:	ldr	x1, [sp, #144]
  4033cc:	ldr	x0, [sp, #136]
  4033d0:	udiv	x0, x1, x0
  4033d4:	str	x0, [sp, #80]
  4033d8:	ldr	x1, [sp, #176]
  4033dc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4033e0:	movk	x0, #0xcccd
  4033e4:	umulh	x0, x1, x0
  4033e8:	lsr	x0, x0, #3
  4033ec:	str	x0, [sp, #176]
  4033f0:	ldr	x1, [sp, #136]
  4033f4:	mov	x0, x1
  4033f8:	lsl	x0, x0, #2
  4033fc:	add	x0, x0, x1
  403400:	lsl	x0, x0, #1
  403404:	str	x0, [sp, #136]
  403408:	ldr	w0, [sp, #92]
  40340c:	cmp	w0, #0x0
  403410:	b.eq	403434 <ferror@plt+0x1e24>  // b.none
  403414:	ldr	x1, [sp, #56]
  403418:	ldr	w0, [sp, #92]
  40341c:	ldr	x2, [sp, #80]
  403420:	udiv	x0, x2, x0
  403424:	udiv	x1, x1, x0
  403428:	ldr	x0, [sp, #64]
  40342c:	add	x0, x1, x0
  403430:	str	x0, [sp, #64]
  403434:	ldr	x0, [sp, #176]
  403438:	cmp	x0, #0x0
  40343c:	b.ne	403398 <ferror@plt+0x1d88>  // b.any
  403440:	b	403450 <ferror@plt+0x1e40>
  403444:	nop
  403448:	b	403450 <ferror@plt+0x1e40>
  40344c:	nop
  403450:	ldr	x1, [sp, #64]
  403454:	ldr	x0, [sp, #32]
  403458:	str	x1, [x0]
  40345c:	ldr	w0, [sp, #168]
  403460:	cmp	w0, #0x0
  403464:	b.ge	40347c <ferror@plt+0x1e6c>  // b.tcont
  403468:	bl	4015a0 <__errno_location@plt>
  40346c:	mov	x1, x0
  403470:	ldr	w0, [sp, #168]
  403474:	neg	w0, w0
  403478:	str	w0, [x1]
  40347c:	ldr	w0, [sp, #168]
  403480:	ldp	x29, x30, [sp], #192
  403484:	ret
  403488:	stp	x29, x30, [sp, #-32]!
  40348c:	mov	x29, sp
  403490:	str	x0, [sp, #24]
  403494:	str	x1, [sp, #16]
  403498:	mov	x2, #0x0                   	// #0
  40349c:	ldr	x1, [sp, #16]
  4034a0:	ldr	x0, [sp, #24]
  4034a4:	bl	402e18 <ferror@plt+0x1808>
  4034a8:	ldp	x29, x30, [sp], #32
  4034ac:	ret
  4034b0:	stp	x29, x30, [sp, #-48]!
  4034b4:	mov	x29, sp
  4034b8:	str	x0, [sp, #24]
  4034bc:	str	x1, [sp, #16]
  4034c0:	ldr	x0, [sp, #24]
  4034c4:	str	x0, [sp, #40]
  4034c8:	b	4034d8 <ferror@plt+0x1ec8>
  4034cc:	ldr	x0, [sp, #40]
  4034d0:	add	x0, x0, #0x1
  4034d4:	str	x0, [sp, #40]
  4034d8:	ldr	x0, [sp, #40]
  4034dc:	cmp	x0, #0x0
  4034e0:	b.eq	403524 <ferror@plt+0x1f14>  // b.none
  4034e4:	ldr	x0, [sp, #40]
  4034e8:	ldrsb	w0, [x0]
  4034ec:	cmp	w0, #0x0
  4034f0:	b.eq	403524 <ferror@plt+0x1f14>  // b.none
  4034f4:	bl	4014b0 <__ctype_b_loc@plt>
  4034f8:	ldr	x1, [x0]
  4034fc:	ldr	x0, [sp, #40]
  403500:	ldrsb	w0, [x0]
  403504:	and	w0, w0, #0xff
  403508:	and	x0, x0, #0xff
  40350c:	lsl	x0, x0, #1
  403510:	add	x0, x1, x0
  403514:	ldrh	w0, [x0]
  403518:	and	w0, w0, #0x800
  40351c:	cmp	w0, #0x0
  403520:	b.ne	4034cc <ferror@plt+0x1ebc>  // b.any
  403524:	ldr	x0, [sp, #16]
  403528:	cmp	x0, #0x0
  40352c:	b.eq	40353c <ferror@plt+0x1f2c>  // b.none
  403530:	ldr	x0, [sp, #16]
  403534:	ldr	x1, [sp, #40]
  403538:	str	x1, [x0]
  40353c:	ldr	x0, [sp, #40]
  403540:	cmp	x0, #0x0
  403544:	b.eq	403570 <ferror@plt+0x1f60>  // b.none
  403548:	ldr	x1, [sp, #40]
  40354c:	ldr	x0, [sp, #24]
  403550:	cmp	x1, x0
  403554:	b.ls	403570 <ferror@plt+0x1f60>  // b.plast
  403558:	ldr	x0, [sp, #40]
  40355c:	ldrsb	w0, [x0]
  403560:	cmp	w0, #0x0
  403564:	b.ne	403570 <ferror@plt+0x1f60>  // b.any
  403568:	mov	w0, #0x1                   	// #1
  40356c:	b	403574 <ferror@plt+0x1f64>
  403570:	mov	w0, #0x0                   	// #0
  403574:	ldp	x29, x30, [sp], #48
  403578:	ret
  40357c:	stp	x29, x30, [sp, #-48]!
  403580:	mov	x29, sp
  403584:	str	x0, [sp, #24]
  403588:	str	x1, [sp, #16]
  40358c:	ldr	x0, [sp, #24]
  403590:	str	x0, [sp, #40]
  403594:	b	4035a4 <ferror@plt+0x1f94>
  403598:	ldr	x0, [sp, #40]
  40359c:	add	x0, x0, #0x1
  4035a0:	str	x0, [sp, #40]
  4035a4:	ldr	x0, [sp, #40]
  4035a8:	cmp	x0, #0x0
  4035ac:	b.eq	4035f0 <ferror@plt+0x1fe0>  // b.none
  4035b0:	ldr	x0, [sp, #40]
  4035b4:	ldrsb	w0, [x0]
  4035b8:	cmp	w0, #0x0
  4035bc:	b.eq	4035f0 <ferror@plt+0x1fe0>  // b.none
  4035c0:	bl	4014b0 <__ctype_b_loc@plt>
  4035c4:	ldr	x1, [x0]
  4035c8:	ldr	x0, [sp, #40]
  4035cc:	ldrsb	w0, [x0]
  4035d0:	and	w0, w0, #0xff
  4035d4:	and	x0, x0, #0xff
  4035d8:	lsl	x0, x0, #1
  4035dc:	add	x0, x1, x0
  4035e0:	ldrh	w0, [x0]
  4035e4:	and	w0, w0, #0x1000
  4035e8:	cmp	w0, #0x0
  4035ec:	b.ne	403598 <ferror@plt+0x1f88>  // b.any
  4035f0:	ldr	x0, [sp, #16]
  4035f4:	cmp	x0, #0x0
  4035f8:	b.eq	403608 <ferror@plt+0x1ff8>  // b.none
  4035fc:	ldr	x0, [sp, #16]
  403600:	ldr	x1, [sp, #40]
  403604:	str	x1, [x0]
  403608:	ldr	x0, [sp, #40]
  40360c:	cmp	x0, #0x0
  403610:	b.eq	40363c <ferror@plt+0x202c>  // b.none
  403614:	ldr	x1, [sp, #40]
  403618:	ldr	x0, [sp, #24]
  40361c:	cmp	x1, x0
  403620:	b.ls	40363c <ferror@plt+0x202c>  // b.plast
  403624:	ldr	x0, [sp, #40]
  403628:	ldrsb	w0, [x0]
  40362c:	cmp	w0, #0x0
  403630:	b.ne	40363c <ferror@plt+0x202c>  // b.any
  403634:	mov	w0, #0x1                   	// #1
  403638:	b	403640 <ferror@plt+0x2030>
  40363c:	mov	w0, #0x0                   	// #0
  403640:	ldp	x29, x30, [sp], #48
  403644:	ret
  403648:	stp	x29, x30, [sp, #-256]!
  40364c:	mov	x29, sp
  403650:	str	x0, [sp, #24]
  403654:	str	x1, [sp, #16]
  403658:	str	x2, [sp, #208]
  40365c:	str	x3, [sp, #216]
  403660:	str	x4, [sp, #224]
  403664:	str	x5, [sp, #232]
  403668:	str	x6, [sp, #240]
  40366c:	str	x7, [sp, #248]
  403670:	str	q0, [sp, #80]
  403674:	str	q1, [sp, #96]
  403678:	str	q2, [sp, #112]
  40367c:	str	q3, [sp, #128]
  403680:	str	q4, [sp, #144]
  403684:	str	q5, [sp, #160]
  403688:	str	q6, [sp, #176]
  40368c:	str	q7, [sp, #192]
  403690:	add	x0, sp, #0x100
  403694:	str	x0, [sp, #32]
  403698:	add	x0, sp, #0x100
  40369c:	str	x0, [sp, #40]
  4036a0:	add	x0, sp, #0xd0
  4036a4:	str	x0, [sp, #48]
  4036a8:	mov	w0, #0xffffffd0            	// #-48
  4036ac:	str	w0, [sp, #56]
  4036b0:	mov	w0, #0xffffff80            	// #-128
  4036b4:	str	w0, [sp, #60]
  4036b8:	ldr	w1, [sp, #56]
  4036bc:	ldr	x0, [sp, #32]
  4036c0:	cmp	w1, #0x0
  4036c4:	b.lt	4036d8 <ferror@plt+0x20c8>  // b.tstop
  4036c8:	add	x1, x0, #0xf
  4036cc:	and	x1, x1, #0xfffffffffffffff8
  4036d0:	str	x1, [sp, #32]
  4036d4:	b	403708 <ferror@plt+0x20f8>
  4036d8:	add	w2, w1, #0x8
  4036dc:	str	w2, [sp, #56]
  4036e0:	ldr	w2, [sp, #56]
  4036e4:	cmp	w2, #0x0
  4036e8:	b.le	4036fc <ferror@plt+0x20ec>
  4036ec:	add	x1, x0, #0xf
  4036f0:	and	x1, x1, #0xfffffffffffffff8
  4036f4:	str	x1, [sp, #32]
  4036f8:	b	403708 <ferror@plt+0x20f8>
  4036fc:	ldr	x2, [sp, #40]
  403700:	sxtw	x0, w1
  403704:	add	x0, x2, x0
  403708:	ldr	x0, [x0]
  40370c:	str	x0, [sp, #72]
  403710:	ldr	x0, [sp, #72]
  403714:	cmp	x0, #0x0
  403718:	b.eq	4037b8 <ferror@plt+0x21a8>  // b.none
  40371c:	ldr	w1, [sp, #56]
  403720:	ldr	x0, [sp, #32]
  403724:	cmp	w1, #0x0
  403728:	b.lt	40373c <ferror@plt+0x212c>  // b.tstop
  40372c:	add	x1, x0, #0xf
  403730:	and	x1, x1, #0xfffffffffffffff8
  403734:	str	x1, [sp, #32]
  403738:	b	40376c <ferror@plt+0x215c>
  40373c:	add	w2, w1, #0x8
  403740:	str	w2, [sp, #56]
  403744:	ldr	w2, [sp, #56]
  403748:	cmp	w2, #0x0
  40374c:	b.le	403760 <ferror@plt+0x2150>
  403750:	add	x1, x0, #0xf
  403754:	and	x1, x1, #0xfffffffffffffff8
  403758:	str	x1, [sp, #32]
  40375c:	b	40376c <ferror@plt+0x215c>
  403760:	ldr	x2, [sp, #40]
  403764:	sxtw	x0, w1
  403768:	add	x0, x2, x0
  40376c:	ldr	x0, [x0]
  403770:	str	x0, [sp, #64]
  403774:	ldr	x0, [sp, #64]
  403778:	cmp	x0, #0x0
  40377c:	b.eq	4037c0 <ferror@plt+0x21b0>  // b.none
  403780:	ldr	x1, [sp, #72]
  403784:	ldr	x0, [sp, #24]
  403788:	bl	401490 <strcmp@plt>
  40378c:	cmp	w0, #0x0
  403790:	b.ne	40379c <ferror@plt+0x218c>  // b.any
  403794:	mov	w0, #0x1                   	// #1
  403798:	b	4037e8 <ferror@plt+0x21d8>
  40379c:	ldr	x1, [sp, #64]
  4037a0:	ldr	x0, [sp, #24]
  4037a4:	bl	401490 <strcmp@plt>
  4037a8:	cmp	w0, #0x0
  4037ac:	b.ne	4036b8 <ferror@plt+0x20a8>  // b.any
  4037b0:	mov	w0, #0x0                   	// #0
  4037b4:	b	4037e8 <ferror@plt+0x21d8>
  4037b8:	nop
  4037bc:	b	4037c4 <ferror@plt+0x21b4>
  4037c0:	nop
  4037c4:	adrp	x0, 418000 <ferror@plt+0x169f0>
  4037c8:	add	x0, x0, #0x1c8
  4037cc:	ldr	w4, [x0]
  4037d0:	ldr	x3, [sp, #24]
  4037d4:	ldr	x2, [sp, #16]
  4037d8:	adrp	x0, 406000 <ferror@plt+0x49f0>
  4037dc:	add	x1, x0, #0x170
  4037e0:	mov	w0, w4
  4037e4:	bl	401560 <errx@plt>
  4037e8:	ldp	x29, x30, [sp], #256
  4037ec:	ret
  4037f0:	sub	sp, sp, #0x20
  4037f4:	str	x0, [sp, #24]
  4037f8:	str	x1, [sp, #16]
  4037fc:	str	w2, [sp, #12]
  403800:	b	403830 <ferror@plt+0x2220>
  403804:	ldr	x0, [sp, #24]
  403808:	ldrsb	w1, [x0]
  40380c:	ldr	w0, [sp, #12]
  403810:	sxtb	w0, w0
  403814:	cmp	w1, w0
  403818:	b.ne	403824 <ferror@plt+0x2214>  // b.any
  40381c:	ldr	x0, [sp, #24]
  403820:	b	403858 <ferror@plt+0x2248>
  403824:	ldr	x0, [sp, #24]
  403828:	add	x0, x0, #0x1
  40382c:	str	x0, [sp, #24]
  403830:	ldr	x0, [sp, #16]
  403834:	sub	x1, x0, #0x1
  403838:	str	x1, [sp, #16]
  40383c:	cmp	x0, #0x0
  403840:	b.eq	403854 <ferror@plt+0x2244>  // b.none
  403844:	ldr	x0, [sp, #24]
  403848:	ldrsb	w0, [x0]
  40384c:	cmp	w0, #0x0
  403850:	b.ne	403804 <ferror@plt+0x21f4>  // b.any
  403854:	mov	x0, #0x0                   	// #0
  403858:	add	sp, sp, #0x20
  40385c:	ret
  403860:	stp	x29, x30, [sp, #-48]!
  403864:	mov	x29, sp
  403868:	str	x0, [sp, #24]
  40386c:	str	x1, [sp, #16]
  403870:	ldr	x1, [sp, #16]
  403874:	ldr	x0, [sp, #24]
  403878:	bl	4039b4 <ferror@plt+0x23a4>
  40387c:	str	w0, [sp, #44]
  403880:	ldr	w0, [sp, #44]
  403884:	cmn	w0, #0x8, lsl #12
  403888:	b.lt	40389c <ferror@plt+0x228c>  // b.tstop
  40388c:	ldr	w1, [sp, #44]
  403890:	mov	w0, #0x7fff                	// #32767
  403894:	cmp	w1, w0
  403898:	b.le	4038d0 <ferror@plt+0x22c0>
  40389c:	bl	4015a0 <__errno_location@plt>
  4038a0:	mov	x1, x0
  4038a4:	mov	w0, #0x22                  	// #34
  4038a8:	str	w0, [x1]
  4038ac:	adrp	x0, 418000 <ferror@plt+0x169f0>
  4038b0:	add	x0, x0, #0x1c8
  4038b4:	ldr	w4, [x0]
  4038b8:	ldr	x3, [sp, #24]
  4038bc:	ldr	x2, [sp, #16]
  4038c0:	adrp	x0, 406000 <ferror@plt+0x49f0>
  4038c4:	add	x1, x0, #0x170
  4038c8:	mov	w0, w4
  4038cc:	bl	4015e0 <err@plt>
  4038d0:	ldr	w0, [sp, #44]
  4038d4:	sxth	w0, w0
  4038d8:	ldp	x29, x30, [sp], #48
  4038dc:	ret
  4038e0:	stp	x29, x30, [sp, #-64]!
  4038e4:	mov	x29, sp
  4038e8:	str	x0, [sp, #40]
  4038ec:	str	x1, [sp, #32]
  4038f0:	str	w2, [sp, #28]
  4038f4:	ldr	w2, [sp, #28]
  4038f8:	ldr	x1, [sp, #32]
  4038fc:	ldr	x0, [sp, #40]
  403900:	bl	403a34 <ferror@plt+0x2424>
  403904:	str	w0, [sp, #60]
  403908:	ldr	w1, [sp, #60]
  40390c:	mov	w0, #0xffff                	// #65535
  403910:	cmp	w1, w0
  403914:	b.ls	40394c <ferror@plt+0x233c>  // b.plast
  403918:	bl	4015a0 <__errno_location@plt>
  40391c:	mov	x1, x0
  403920:	mov	w0, #0x22                  	// #34
  403924:	str	w0, [x1]
  403928:	adrp	x0, 418000 <ferror@plt+0x169f0>
  40392c:	add	x0, x0, #0x1c8
  403930:	ldr	w4, [x0]
  403934:	ldr	x3, [sp, #40]
  403938:	ldr	x2, [sp, #32]
  40393c:	adrp	x0, 406000 <ferror@plt+0x49f0>
  403940:	add	x1, x0, #0x170
  403944:	mov	w0, w4
  403948:	bl	4015e0 <err@plt>
  40394c:	ldr	w0, [sp, #60]
  403950:	and	w0, w0, #0xffff
  403954:	ldp	x29, x30, [sp], #64
  403958:	ret
  40395c:	stp	x29, x30, [sp, #-32]!
  403960:	mov	x29, sp
  403964:	str	x0, [sp, #24]
  403968:	str	x1, [sp, #16]
  40396c:	mov	w2, #0xa                   	// #10
  403970:	ldr	x1, [sp, #16]
  403974:	ldr	x0, [sp, #24]
  403978:	bl	4038e0 <ferror@plt+0x22d0>
  40397c:	and	w0, w0, #0xffff
  403980:	ldp	x29, x30, [sp], #32
  403984:	ret
  403988:	stp	x29, x30, [sp, #-32]!
  40398c:	mov	x29, sp
  403990:	str	x0, [sp, #24]
  403994:	str	x1, [sp, #16]
  403998:	mov	w2, #0x10                  	// #16
  40399c:	ldr	x1, [sp, #16]
  4039a0:	ldr	x0, [sp, #24]
  4039a4:	bl	4038e0 <ferror@plt+0x22d0>
  4039a8:	and	w0, w0, #0xffff
  4039ac:	ldp	x29, x30, [sp], #32
  4039b0:	ret
  4039b4:	stp	x29, x30, [sp, #-48]!
  4039b8:	mov	x29, sp
  4039bc:	str	x0, [sp, #24]
  4039c0:	str	x1, [sp, #16]
  4039c4:	ldr	x1, [sp, #16]
  4039c8:	ldr	x0, [sp, #24]
  4039cc:	bl	403afc <ferror@plt+0x24ec>
  4039d0:	str	x0, [sp, #40]
  4039d4:	ldr	x1, [sp, #40]
  4039d8:	mov	x0, #0xffffffff80000000    	// #-2147483648
  4039dc:	cmp	x1, x0
  4039e0:	b.lt	4039f4 <ferror@plt+0x23e4>  // b.tstop
  4039e4:	ldr	x1, [sp, #40]
  4039e8:	mov	x0, #0x7fffffff            	// #2147483647
  4039ec:	cmp	x1, x0
  4039f0:	b.le	403a28 <ferror@plt+0x2418>
  4039f4:	bl	4015a0 <__errno_location@plt>
  4039f8:	mov	x1, x0
  4039fc:	mov	w0, #0x22                  	// #34
  403a00:	str	w0, [x1]
  403a04:	adrp	x0, 418000 <ferror@plt+0x169f0>
  403a08:	add	x0, x0, #0x1c8
  403a0c:	ldr	w4, [x0]
  403a10:	ldr	x3, [sp, #24]
  403a14:	ldr	x2, [sp, #16]
  403a18:	adrp	x0, 406000 <ferror@plt+0x49f0>
  403a1c:	add	x1, x0, #0x170
  403a20:	mov	w0, w4
  403a24:	bl	4015e0 <err@plt>
  403a28:	ldr	x0, [sp, #40]
  403a2c:	ldp	x29, x30, [sp], #48
  403a30:	ret
  403a34:	stp	x29, x30, [sp, #-64]!
  403a38:	mov	x29, sp
  403a3c:	str	x0, [sp, #40]
  403a40:	str	x1, [sp, #32]
  403a44:	str	w2, [sp, #28]
  403a48:	ldr	w2, [sp, #28]
  403a4c:	ldr	x1, [sp, #32]
  403a50:	ldr	x0, [sp, #40]
  403a54:	bl	403bfc <ferror@plt+0x25ec>
  403a58:	str	x0, [sp, #56]
  403a5c:	ldr	x1, [sp, #56]
  403a60:	mov	x0, #0xffffffff            	// #4294967295
  403a64:	cmp	x1, x0
  403a68:	b.ls	403aa0 <ferror@plt+0x2490>  // b.plast
  403a6c:	bl	4015a0 <__errno_location@plt>
  403a70:	mov	x1, x0
  403a74:	mov	w0, #0x22                  	// #34
  403a78:	str	w0, [x1]
  403a7c:	adrp	x0, 418000 <ferror@plt+0x169f0>
  403a80:	add	x0, x0, #0x1c8
  403a84:	ldr	w4, [x0]
  403a88:	ldr	x3, [sp, #40]
  403a8c:	ldr	x2, [sp, #32]
  403a90:	adrp	x0, 406000 <ferror@plt+0x49f0>
  403a94:	add	x1, x0, #0x170
  403a98:	mov	w0, w4
  403a9c:	bl	4015e0 <err@plt>
  403aa0:	ldr	x0, [sp, #56]
  403aa4:	ldp	x29, x30, [sp], #64
  403aa8:	ret
  403aac:	stp	x29, x30, [sp, #-32]!
  403ab0:	mov	x29, sp
  403ab4:	str	x0, [sp, #24]
  403ab8:	str	x1, [sp, #16]
  403abc:	mov	w2, #0xa                   	// #10
  403ac0:	ldr	x1, [sp, #16]
  403ac4:	ldr	x0, [sp, #24]
  403ac8:	bl	403a34 <ferror@plt+0x2424>
  403acc:	ldp	x29, x30, [sp], #32
  403ad0:	ret
  403ad4:	stp	x29, x30, [sp, #-32]!
  403ad8:	mov	x29, sp
  403adc:	str	x0, [sp, #24]
  403ae0:	str	x1, [sp, #16]
  403ae4:	mov	w2, #0x10                  	// #16
  403ae8:	ldr	x1, [sp, #16]
  403aec:	ldr	x0, [sp, #24]
  403af0:	bl	403a34 <ferror@plt+0x2424>
  403af4:	ldp	x29, x30, [sp], #32
  403af8:	ret
  403afc:	stp	x29, x30, [sp, #-48]!
  403b00:	mov	x29, sp
  403b04:	str	x0, [sp, #24]
  403b08:	str	x1, [sp, #16]
  403b0c:	str	xzr, [sp, #32]
  403b10:	bl	4015a0 <__errno_location@plt>
  403b14:	str	wzr, [x0]
  403b18:	ldr	x0, [sp, #24]
  403b1c:	cmp	x0, #0x0
  403b20:	b.eq	403b90 <ferror@plt+0x2580>  // b.none
  403b24:	ldr	x0, [sp, #24]
  403b28:	ldrsb	w0, [x0]
  403b2c:	cmp	w0, #0x0
  403b30:	b.eq	403b90 <ferror@plt+0x2580>  // b.none
  403b34:	add	x0, sp, #0x20
  403b38:	mov	w2, #0xa                   	// #10
  403b3c:	mov	x1, x0
  403b40:	ldr	x0, [sp, #24]
  403b44:	bl	401330 <strtoimax@plt>
  403b48:	str	x0, [sp, #40]
  403b4c:	bl	4015a0 <__errno_location@plt>
  403b50:	ldr	w0, [x0]
  403b54:	cmp	w0, #0x0
  403b58:	b.ne	403b98 <ferror@plt+0x2588>  // b.any
  403b5c:	ldr	x0, [sp, #32]
  403b60:	ldr	x1, [sp, #24]
  403b64:	cmp	x1, x0
  403b68:	b.eq	403b98 <ferror@plt+0x2588>  // b.none
  403b6c:	ldr	x0, [sp, #32]
  403b70:	cmp	x0, #0x0
  403b74:	b.eq	403b88 <ferror@plt+0x2578>  // b.none
  403b78:	ldr	x0, [sp, #32]
  403b7c:	ldrsb	w0, [x0]
  403b80:	cmp	w0, #0x0
  403b84:	b.ne	403b98 <ferror@plt+0x2588>  // b.any
  403b88:	ldr	x0, [sp, #40]
  403b8c:	b	403bf4 <ferror@plt+0x25e4>
  403b90:	nop
  403b94:	b	403b9c <ferror@plt+0x258c>
  403b98:	nop
  403b9c:	bl	4015a0 <__errno_location@plt>
  403ba0:	ldr	w0, [x0]
  403ba4:	cmp	w0, #0x22
  403ba8:	b.ne	403bd0 <ferror@plt+0x25c0>  // b.any
  403bac:	adrp	x0, 418000 <ferror@plt+0x169f0>
  403bb0:	add	x0, x0, #0x1c8
  403bb4:	ldr	w4, [x0]
  403bb8:	ldr	x3, [sp, #24]
  403bbc:	ldr	x2, [sp, #16]
  403bc0:	adrp	x0, 406000 <ferror@plt+0x49f0>
  403bc4:	add	x1, x0, #0x170
  403bc8:	mov	w0, w4
  403bcc:	bl	4015e0 <err@plt>
  403bd0:	adrp	x0, 418000 <ferror@plt+0x169f0>
  403bd4:	add	x0, x0, #0x1c8
  403bd8:	ldr	w4, [x0]
  403bdc:	ldr	x3, [sp, #24]
  403be0:	ldr	x2, [sp, #16]
  403be4:	adrp	x0, 406000 <ferror@plt+0x49f0>
  403be8:	add	x1, x0, #0x170
  403bec:	mov	w0, w4
  403bf0:	bl	401560 <errx@plt>
  403bf4:	ldp	x29, x30, [sp], #48
  403bf8:	ret
  403bfc:	stp	x29, x30, [sp, #-64]!
  403c00:	mov	x29, sp
  403c04:	str	x0, [sp, #40]
  403c08:	str	x1, [sp, #32]
  403c0c:	str	w2, [sp, #28]
  403c10:	str	xzr, [sp, #48]
  403c14:	bl	4015a0 <__errno_location@plt>
  403c18:	str	wzr, [x0]
  403c1c:	ldr	x0, [sp, #40]
  403c20:	cmp	x0, #0x0
  403c24:	b.eq	403c94 <ferror@plt+0x2684>  // b.none
  403c28:	ldr	x0, [sp, #40]
  403c2c:	ldrsb	w0, [x0]
  403c30:	cmp	w0, #0x0
  403c34:	b.eq	403c94 <ferror@plt+0x2684>  // b.none
  403c38:	add	x0, sp, #0x30
  403c3c:	ldr	w2, [sp, #28]
  403c40:	mov	x1, x0
  403c44:	ldr	x0, [sp, #40]
  403c48:	bl	401450 <strtoumax@plt>
  403c4c:	str	x0, [sp, #56]
  403c50:	bl	4015a0 <__errno_location@plt>
  403c54:	ldr	w0, [x0]
  403c58:	cmp	w0, #0x0
  403c5c:	b.ne	403c9c <ferror@plt+0x268c>  // b.any
  403c60:	ldr	x0, [sp, #48]
  403c64:	ldr	x1, [sp, #40]
  403c68:	cmp	x1, x0
  403c6c:	b.eq	403c9c <ferror@plt+0x268c>  // b.none
  403c70:	ldr	x0, [sp, #48]
  403c74:	cmp	x0, #0x0
  403c78:	b.eq	403c8c <ferror@plt+0x267c>  // b.none
  403c7c:	ldr	x0, [sp, #48]
  403c80:	ldrsb	w0, [x0]
  403c84:	cmp	w0, #0x0
  403c88:	b.ne	403c9c <ferror@plt+0x268c>  // b.any
  403c8c:	ldr	x0, [sp, #56]
  403c90:	b	403cf8 <ferror@plt+0x26e8>
  403c94:	nop
  403c98:	b	403ca0 <ferror@plt+0x2690>
  403c9c:	nop
  403ca0:	bl	4015a0 <__errno_location@plt>
  403ca4:	ldr	w0, [x0]
  403ca8:	cmp	w0, #0x22
  403cac:	b.ne	403cd4 <ferror@plt+0x26c4>  // b.any
  403cb0:	adrp	x0, 418000 <ferror@plt+0x169f0>
  403cb4:	add	x0, x0, #0x1c8
  403cb8:	ldr	w4, [x0]
  403cbc:	ldr	x3, [sp, #40]
  403cc0:	ldr	x2, [sp, #32]
  403cc4:	adrp	x0, 406000 <ferror@plt+0x49f0>
  403cc8:	add	x1, x0, #0x170
  403ccc:	mov	w0, w4
  403cd0:	bl	4015e0 <err@plt>
  403cd4:	adrp	x0, 418000 <ferror@plt+0x169f0>
  403cd8:	add	x0, x0, #0x1c8
  403cdc:	ldr	w4, [x0]
  403ce0:	ldr	x3, [sp, #40]
  403ce4:	ldr	x2, [sp, #32]
  403ce8:	adrp	x0, 406000 <ferror@plt+0x49f0>
  403cec:	add	x1, x0, #0x170
  403cf0:	mov	w0, w4
  403cf4:	bl	401560 <errx@plt>
  403cf8:	ldp	x29, x30, [sp], #64
  403cfc:	ret
  403d00:	stp	x29, x30, [sp, #-32]!
  403d04:	mov	x29, sp
  403d08:	str	x0, [sp, #24]
  403d0c:	str	x1, [sp, #16]
  403d10:	mov	w2, #0xa                   	// #10
  403d14:	ldr	x1, [sp, #16]
  403d18:	ldr	x0, [sp, #24]
  403d1c:	bl	403bfc <ferror@plt+0x25ec>
  403d20:	ldp	x29, x30, [sp], #32
  403d24:	ret
  403d28:	stp	x29, x30, [sp, #-32]!
  403d2c:	mov	x29, sp
  403d30:	str	x0, [sp, #24]
  403d34:	str	x1, [sp, #16]
  403d38:	mov	w2, #0x10                  	// #16
  403d3c:	ldr	x1, [sp, #16]
  403d40:	ldr	x0, [sp, #24]
  403d44:	bl	403bfc <ferror@plt+0x25ec>
  403d48:	ldp	x29, x30, [sp], #32
  403d4c:	ret
  403d50:	stp	x29, x30, [sp, #-48]!
  403d54:	mov	x29, sp
  403d58:	str	x0, [sp, #24]
  403d5c:	str	x1, [sp, #16]
  403d60:	str	xzr, [sp, #32]
  403d64:	bl	4015a0 <__errno_location@plt>
  403d68:	str	wzr, [x0]
  403d6c:	ldr	x0, [sp, #24]
  403d70:	cmp	x0, #0x0
  403d74:	b.eq	403de0 <ferror@plt+0x27d0>  // b.none
  403d78:	ldr	x0, [sp, #24]
  403d7c:	ldrsb	w0, [x0]
  403d80:	cmp	w0, #0x0
  403d84:	b.eq	403de0 <ferror@plt+0x27d0>  // b.none
  403d88:	add	x0, sp, #0x20
  403d8c:	mov	x1, x0
  403d90:	ldr	x0, [sp, #24]
  403d94:	bl	401340 <strtod@plt>
  403d98:	str	d0, [sp, #40]
  403d9c:	bl	4015a0 <__errno_location@plt>
  403da0:	ldr	w0, [x0]
  403da4:	cmp	w0, #0x0
  403da8:	b.ne	403de8 <ferror@plt+0x27d8>  // b.any
  403dac:	ldr	x0, [sp, #32]
  403db0:	ldr	x1, [sp, #24]
  403db4:	cmp	x1, x0
  403db8:	b.eq	403de8 <ferror@plt+0x27d8>  // b.none
  403dbc:	ldr	x0, [sp, #32]
  403dc0:	cmp	x0, #0x0
  403dc4:	b.eq	403dd8 <ferror@plt+0x27c8>  // b.none
  403dc8:	ldr	x0, [sp, #32]
  403dcc:	ldrsb	w0, [x0]
  403dd0:	cmp	w0, #0x0
  403dd4:	b.ne	403de8 <ferror@plt+0x27d8>  // b.any
  403dd8:	ldr	d0, [sp, #40]
  403ddc:	b	403e44 <ferror@plt+0x2834>
  403de0:	nop
  403de4:	b	403dec <ferror@plt+0x27dc>
  403de8:	nop
  403dec:	bl	4015a0 <__errno_location@plt>
  403df0:	ldr	w0, [x0]
  403df4:	cmp	w0, #0x22
  403df8:	b.ne	403e20 <ferror@plt+0x2810>  // b.any
  403dfc:	adrp	x0, 418000 <ferror@plt+0x169f0>
  403e00:	add	x0, x0, #0x1c8
  403e04:	ldr	w4, [x0]
  403e08:	ldr	x3, [sp, #24]
  403e0c:	ldr	x2, [sp, #16]
  403e10:	adrp	x0, 406000 <ferror@plt+0x49f0>
  403e14:	add	x1, x0, #0x170
  403e18:	mov	w0, w4
  403e1c:	bl	4015e0 <err@plt>
  403e20:	adrp	x0, 418000 <ferror@plt+0x169f0>
  403e24:	add	x0, x0, #0x1c8
  403e28:	ldr	w4, [x0]
  403e2c:	ldr	x3, [sp, #24]
  403e30:	ldr	x2, [sp, #16]
  403e34:	adrp	x0, 406000 <ferror@plt+0x49f0>
  403e38:	add	x1, x0, #0x170
  403e3c:	mov	w0, w4
  403e40:	bl	401560 <errx@plt>
  403e44:	ldp	x29, x30, [sp], #48
  403e48:	ret
  403e4c:	stp	x29, x30, [sp, #-48]!
  403e50:	mov	x29, sp
  403e54:	str	x0, [sp, #24]
  403e58:	str	x1, [sp, #16]
  403e5c:	str	xzr, [sp, #32]
  403e60:	bl	4015a0 <__errno_location@plt>
  403e64:	str	wzr, [x0]
  403e68:	ldr	x0, [sp, #24]
  403e6c:	cmp	x0, #0x0
  403e70:	b.eq	403ee0 <ferror@plt+0x28d0>  // b.none
  403e74:	ldr	x0, [sp, #24]
  403e78:	ldrsb	w0, [x0]
  403e7c:	cmp	w0, #0x0
  403e80:	b.eq	403ee0 <ferror@plt+0x28d0>  // b.none
  403e84:	add	x0, sp, #0x20
  403e88:	mov	w2, #0xa                   	// #10
  403e8c:	mov	x1, x0
  403e90:	ldr	x0, [sp, #24]
  403e94:	bl	4014c0 <strtol@plt>
  403e98:	str	x0, [sp, #40]
  403e9c:	bl	4015a0 <__errno_location@plt>
  403ea0:	ldr	w0, [x0]
  403ea4:	cmp	w0, #0x0
  403ea8:	b.ne	403ee8 <ferror@plt+0x28d8>  // b.any
  403eac:	ldr	x0, [sp, #32]
  403eb0:	ldr	x1, [sp, #24]
  403eb4:	cmp	x1, x0
  403eb8:	b.eq	403ee8 <ferror@plt+0x28d8>  // b.none
  403ebc:	ldr	x0, [sp, #32]
  403ec0:	cmp	x0, #0x0
  403ec4:	b.eq	403ed8 <ferror@plt+0x28c8>  // b.none
  403ec8:	ldr	x0, [sp, #32]
  403ecc:	ldrsb	w0, [x0]
  403ed0:	cmp	w0, #0x0
  403ed4:	b.ne	403ee8 <ferror@plt+0x28d8>  // b.any
  403ed8:	ldr	x0, [sp, #40]
  403edc:	b	403f44 <ferror@plt+0x2934>
  403ee0:	nop
  403ee4:	b	403eec <ferror@plt+0x28dc>
  403ee8:	nop
  403eec:	bl	4015a0 <__errno_location@plt>
  403ef0:	ldr	w0, [x0]
  403ef4:	cmp	w0, #0x22
  403ef8:	b.ne	403f20 <ferror@plt+0x2910>  // b.any
  403efc:	adrp	x0, 418000 <ferror@plt+0x169f0>
  403f00:	add	x0, x0, #0x1c8
  403f04:	ldr	w4, [x0]
  403f08:	ldr	x3, [sp, #24]
  403f0c:	ldr	x2, [sp, #16]
  403f10:	adrp	x0, 406000 <ferror@plt+0x49f0>
  403f14:	add	x1, x0, #0x170
  403f18:	mov	w0, w4
  403f1c:	bl	4015e0 <err@plt>
  403f20:	adrp	x0, 418000 <ferror@plt+0x169f0>
  403f24:	add	x0, x0, #0x1c8
  403f28:	ldr	w4, [x0]
  403f2c:	ldr	x3, [sp, #24]
  403f30:	ldr	x2, [sp, #16]
  403f34:	adrp	x0, 406000 <ferror@plt+0x49f0>
  403f38:	add	x1, x0, #0x170
  403f3c:	mov	w0, w4
  403f40:	bl	401560 <errx@plt>
  403f44:	ldp	x29, x30, [sp], #48
  403f48:	ret
  403f4c:	stp	x29, x30, [sp, #-48]!
  403f50:	mov	x29, sp
  403f54:	str	x0, [sp, #24]
  403f58:	str	x1, [sp, #16]
  403f5c:	str	xzr, [sp, #32]
  403f60:	bl	4015a0 <__errno_location@plt>
  403f64:	str	wzr, [x0]
  403f68:	ldr	x0, [sp, #24]
  403f6c:	cmp	x0, #0x0
  403f70:	b.eq	403fe0 <ferror@plt+0x29d0>  // b.none
  403f74:	ldr	x0, [sp, #24]
  403f78:	ldrsb	w0, [x0]
  403f7c:	cmp	w0, #0x0
  403f80:	b.eq	403fe0 <ferror@plt+0x29d0>  // b.none
  403f84:	add	x0, sp, #0x20
  403f88:	mov	w2, #0xa                   	// #10
  403f8c:	mov	x1, x0
  403f90:	ldr	x0, [sp, #24]
  403f94:	bl	4012d0 <strtoul@plt>
  403f98:	str	x0, [sp, #40]
  403f9c:	bl	4015a0 <__errno_location@plt>
  403fa0:	ldr	w0, [x0]
  403fa4:	cmp	w0, #0x0
  403fa8:	b.ne	403fe8 <ferror@plt+0x29d8>  // b.any
  403fac:	ldr	x0, [sp, #32]
  403fb0:	ldr	x1, [sp, #24]
  403fb4:	cmp	x1, x0
  403fb8:	b.eq	403fe8 <ferror@plt+0x29d8>  // b.none
  403fbc:	ldr	x0, [sp, #32]
  403fc0:	cmp	x0, #0x0
  403fc4:	b.eq	403fd8 <ferror@plt+0x29c8>  // b.none
  403fc8:	ldr	x0, [sp, #32]
  403fcc:	ldrsb	w0, [x0]
  403fd0:	cmp	w0, #0x0
  403fd4:	b.ne	403fe8 <ferror@plt+0x29d8>  // b.any
  403fd8:	ldr	x0, [sp, #40]
  403fdc:	b	404044 <ferror@plt+0x2a34>
  403fe0:	nop
  403fe4:	b	403fec <ferror@plt+0x29dc>
  403fe8:	nop
  403fec:	bl	4015a0 <__errno_location@plt>
  403ff0:	ldr	w0, [x0]
  403ff4:	cmp	w0, #0x22
  403ff8:	b.ne	404020 <ferror@plt+0x2a10>  // b.any
  403ffc:	adrp	x0, 418000 <ferror@plt+0x169f0>
  404000:	add	x0, x0, #0x1c8
  404004:	ldr	w4, [x0]
  404008:	ldr	x3, [sp, #24]
  40400c:	ldr	x2, [sp, #16]
  404010:	adrp	x0, 406000 <ferror@plt+0x49f0>
  404014:	add	x1, x0, #0x170
  404018:	mov	w0, w4
  40401c:	bl	4015e0 <err@plt>
  404020:	adrp	x0, 418000 <ferror@plt+0x169f0>
  404024:	add	x0, x0, #0x1c8
  404028:	ldr	w4, [x0]
  40402c:	ldr	x3, [sp, #24]
  404030:	ldr	x2, [sp, #16]
  404034:	adrp	x0, 406000 <ferror@plt+0x49f0>
  404038:	add	x1, x0, #0x170
  40403c:	mov	w0, w4
  404040:	bl	401560 <errx@plt>
  404044:	ldp	x29, x30, [sp], #48
  404048:	ret
  40404c:	stp	x29, x30, [sp, #-48]!
  404050:	mov	x29, sp
  404054:	str	x0, [sp, #24]
  404058:	str	x1, [sp, #16]
  40405c:	add	x0, sp, #0x28
  404060:	mov	x1, x0
  404064:	ldr	x0, [sp, #24]
  404068:	bl	403488 <ferror@plt+0x1e78>
  40406c:	cmp	w0, #0x0
  404070:	b.ne	40407c <ferror@plt+0x2a6c>  // b.any
  404074:	ldr	x0, [sp, #40]
  404078:	b	4040d4 <ferror@plt+0x2ac4>
  40407c:	bl	4015a0 <__errno_location@plt>
  404080:	ldr	w0, [x0]
  404084:	cmp	w0, #0x0
  404088:	b.eq	4040b0 <ferror@plt+0x2aa0>  // b.none
  40408c:	adrp	x0, 418000 <ferror@plt+0x169f0>
  404090:	add	x0, x0, #0x1c8
  404094:	ldr	w4, [x0]
  404098:	ldr	x3, [sp, #24]
  40409c:	ldr	x2, [sp, #16]
  4040a0:	adrp	x0, 406000 <ferror@plt+0x49f0>
  4040a4:	add	x1, x0, #0x170
  4040a8:	mov	w0, w4
  4040ac:	bl	4015e0 <err@plt>
  4040b0:	adrp	x0, 418000 <ferror@plt+0x169f0>
  4040b4:	add	x0, x0, #0x1c8
  4040b8:	ldr	w4, [x0]
  4040bc:	ldr	x3, [sp, #24]
  4040c0:	ldr	x2, [sp, #16]
  4040c4:	adrp	x0, 406000 <ferror@plt+0x49f0>
  4040c8:	add	x1, x0, #0x170
  4040cc:	mov	w0, w4
  4040d0:	bl	401560 <errx@plt>
  4040d4:	ldp	x29, x30, [sp], #48
  4040d8:	ret
  4040dc:	stp	x29, x30, [sp, #-64]!
  4040e0:	mov	x29, sp
  4040e4:	str	x0, [sp, #40]
  4040e8:	str	x1, [sp, #32]
  4040ec:	str	x2, [sp, #24]
  4040f0:	ldr	x1, [sp, #24]
  4040f4:	ldr	x0, [sp, #40]
  4040f8:	bl	403d50 <ferror@plt+0x2740>
  4040fc:	str	d0, [sp, #56]
  404100:	ldr	d0, [sp, #56]
  404104:	fcvtzs	d0, d0
  404108:	ldr	x0, [sp, #32]
  40410c:	str	d0, [x0]
  404110:	ldr	x0, [sp, #32]
  404114:	ldr	d0, [x0]
  404118:	scvtf	d0, d0
  40411c:	ldr	d1, [sp, #56]
  404120:	fsub	d0, d1, d0
  404124:	mov	x0, #0x848000000000        	// #145685290680320
  404128:	movk	x0, #0x412e, lsl #48
  40412c:	fmov	d1, x0
  404130:	fmul	d0, d0, d1
  404134:	fcvtzs	d0, d0
  404138:	ldr	x0, [sp, #32]
  40413c:	str	d0, [x0, #8]
  404140:	nop
  404144:	ldp	x29, x30, [sp], #64
  404148:	ret
  40414c:	sub	sp, sp, #0x20
  404150:	str	w0, [sp, #12]
  404154:	str	x1, [sp]
  404158:	strh	wzr, [sp, #30]
  40415c:	ldr	w0, [sp, #12]
  404160:	and	w0, w0, #0xf000
  404164:	cmp	w0, #0x4, lsl #12
  404168:	b.ne	404190 <ferror@plt+0x2b80>  // b.any
  40416c:	ldrh	w0, [sp, #30]
  404170:	add	w1, w0, #0x1
  404174:	strh	w1, [sp, #30]
  404178:	and	x0, x0, #0xffff
  40417c:	ldr	x1, [sp]
  404180:	add	x0, x1, x0
  404184:	mov	w1, #0x64                  	// #100
  404188:	strb	w1, [x0]
  40418c:	b	4042c4 <ferror@plt+0x2cb4>
  404190:	ldr	w0, [sp, #12]
  404194:	and	w0, w0, #0xf000
  404198:	cmp	w0, #0xa, lsl #12
  40419c:	b.ne	4041c4 <ferror@plt+0x2bb4>  // b.any
  4041a0:	ldrh	w0, [sp, #30]
  4041a4:	add	w1, w0, #0x1
  4041a8:	strh	w1, [sp, #30]
  4041ac:	and	x0, x0, #0xffff
  4041b0:	ldr	x1, [sp]
  4041b4:	add	x0, x1, x0
  4041b8:	mov	w1, #0x6c                  	// #108
  4041bc:	strb	w1, [x0]
  4041c0:	b	4042c4 <ferror@plt+0x2cb4>
  4041c4:	ldr	w0, [sp, #12]
  4041c8:	and	w0, w0, #0xf000
  4041cc:	cmp	w0, #0x2, lsl #12
  4041d0:	b.ne	4041f8 <ferror@plt+0x2be8>  // b.any
  4041d4:	ldrh	w0, [sp, #30]
  4041d8:	add	w1, w0, #0x1
  4041dc:	strh	w1, [sp, #30]
  4041e0:	and	x0, x0, #0xffff
  4041e4:	ldr	x1, [sp]
  4041e8:	add	x0, x1, x0
  4041ec:	mov	w1, #0x63                  	// #99
  4041f0:	strb	w1, [x0]
  4041f4:	b	4042c4 <ferror@plt+0x2cb4>
  4041f8:	ldr	w0, [sp, #12]
  4041fc:	and	w0, w0, #0xf000
  404200:	cmp	w0, #0x6, lsl #12
  404204:	b.ne	40422c <ferror@plt+0x2c1c>  // b.any
  404208:	ldrh	w0, [sp, #30]
  40420c:	add	w1, w0, #0x1
  404210:	strh	w1, [sp, #30]
  404214:	and	x0, x0, #0xffff
  404218:	ldr	x1, [sp]
  40421c:	add	x0, x1, x0
  404220:	mov	w1, #0x62                  	// #98
  404224:	strb	w1, [x0]
  404228:	b	4042c4 <ferror@plt+0x2cb4>
  40422c:	ldr	w0, [sp, #12]
  404230:	and	w0, w0, #0xf000
  404234:	cmp	w0, #0xc, lsl #12
  404238:	b.ne	404260 <ferror@plt+0x2c50>  // b.any
  40423c:	ldrh	w0, [sp, #30]
  404240:	add	w1, w0, #0x1
  404244:	strh	w1, [sp, #30]
  404248:	and	x0, x0, #0xffff
  40424c:	ldr	x1, [sp]
  404250:	add	x0, x1, x0
  404254:	mov	w1, #0x73                  	// #115
  404258:	strb	w1, [x0]
  40425c:	b	4042c4 <ferror@plt+0x2cb4>
  404260:	ldr	w0, [sp, #12]
  404264:	and	w0, w0, #0xf000
  404268:	cmp	w0, #0x1, lsl #12
  40426c:	b.ne	404294 <ferror@plt+0x2c84>  // b.any
  404270:	ldrh	w0, [sp, #30]
  404274:	add	w1, w0, #0x1
  404278:	strh	w1, [sp, #30]
  40427c:	and	x0, x0, #0xffff
  404280:	ldr	x1, [sp]
  404284:	add	x0, x1, x0
  404288:	mov	w1, #0x70                  	// #112
  40428c:	strb	w1, [x0]
  404290:	b	4042c4 <ferror@plt+0x2cb4>
  404294:	ldr	w0, [sp, #12]
  404298:	and	w0, w0, #0xf000
  40429c:	cmp	w0, #0x8, lsl #12
  4042a0:	b.ne	4042c4 <ferror@plt+0x2cb4>  // b.any
  4042a4:	ldrh	w0, [sp, #30]
  4042a8:	add	w1, w0, #0x1
  4042ac:	strh	w1, [sp, #30]
  4042b0:	and	x0, x0, #0xffff
  4042b4:	ldr	x1, [sp]
  4042b8:	add	x0, x1, x0
  4042bc:	mov	w1, #0x2d                  	// #45
  4042c0:	strb	w1, [x0]
  4042c4:	ldr	w0, [sp, #12]
  4042c8:	and	w0, w0, #0x100
  4042cc:	cmp	w0, #0x0
  4042d0:	b.eq	4042dc <ferror@plt+0x2ccc>  // b.none
  4042d4:	mov	w0, #0x72                  	// #114
  4042d8:	b	4042e0 <ferror@plt+0x2cd0>
  4042dc:	mov	w0, #0x2d                  	// #45
  4042e0:	ldrh	w1, [sp, #30]
  4042e4:	add	w2, w1, #0x1
  4042e8:	strh	w2, [sp, #30]
  4042ec:	and	x1, x1, #0xffff
  4042f0:	ldr	x2, [sp]
  4042f4:	add	x1, x2, x1
  4042f8:	strb	w0, [x1]
  4042fc:	ldr	w0, [sp, #12]
  404300:	and	w0, w0, #0x80
  404304:	cmp	w0, #0x0
  404308:	b.eq	404314 <ferror@plt+0x2d04>  // b.none
  40430c:	mov	w0, #0x77                  	// #119
  404310:	b	404318 <ferror@plt+0x2d08>
  404314:	mov	w0, #0x2d                  	// #45
  404318:	ldrh	w1, [sp, #30]
  40431c:	add	w2, w1, #0x1
  404320:	strh	w2, [sp, #30]
  404324:	and	x1, x1, #0xffff
  404328:	ldr	x2, [sp]
  40432c:	add	x1, x2, x1
  404330:	strb	w0, [x1]
  404334:	ldr	w0, [sp, #12]
  404338:	and	w0, w0, #0x800
  40433c:	cmp	w0, #0x0
  404340:	b.eq	404364 <ferror@plt+0x2d54>  // b.none
  404344:	ldr	w0, [sp, #12]
  404348:	and	w0, w0, #0x40
  40434c:	cmp	w0, #0x0
  404350:	b.eq	40435c <ferror@plt+0x2d4c>  // b.none
  404354:	mov	w0, #0x73                  	// #115
  404358:	b	404380 <ferror@plt+0x2d70>
  40435c:	mov	w0, #0x53                  	// #83
  404360:	b	404380 <ferror@plt+0x2d70>
  404364:	ldr	w0, [sp, #12]
  404368:	and	w0, w0, #0x40
  40436c:	cmp	w0, #0x0
  404370:	b.eq	40437c <ferror@plt+0x2d6c>  // b.none
  404374:	mov	w0, #0x78                  	// #120
  404378:	b	404380 <ferror@plt+0x2d70>
  40437c:	mov	w0, #0x2d                  	// #45
  404380:	ldrh	w1, [sp, #30]
  404384:	add	w2, w1, #0x1
  404388:	strh	w2, [sp, #30]
  40438c:	and	x1, x1, #0xffff
  404390:	ldr	x2, [sp]
  404394:	add	x1, x2, x1
  404398:	strb	w0, [x1]
  40439c:	ldr	w0, [sp, #12]
  4043a0:	and	w0, w0, #0x20
  4043a4:	cmp	w0, #0x0
  4043a8:	b.eq	4043b4 <ferror@plt+0x2da4>  // b.none
  4043ac:	mov	w0, #0x72                  	// #114
  4043b0:	b	4043b8 <ferror@plt+0x2da8>
  4043b4:	mov	w0, #0x2d                  	// #45
  4043b8:	ldrh	w1, [sp, #30]
  4043bc:	add	w2, w1, #0x1
  4043c0:	strh	w2, [sp, #30]
  4043c4:	and	x1, x1, #0xffff
  4043c8:	ldr	x2, [sp]
  4043cc:	add	x1, x2, x1
  4043d0:	strb	w0, [x1]
  4043d4:	ldr	w0, [sp, #12]
  4043d8:	and	w0, w0, #0x10
  4043dc:	cmp	w0, #0x0
  4043e0:	b.eq	4043ec <ferror@plt+0x2ddc>  // b.none
  4043e4:	mov	w0, #0x77                  	// #119
  4043e8:	b	4043f0 <ferror@plt+0x2de0>
  4043ec:	mov	w0, #0x2d                  	// #45
  4043f0:	ldrh	w1, [sp, #30]
  4043f4:	add	w2, w1, #0x1
  4043f8:	strh	w2, [sp, #30]
  4043fc:	and	x1, x1, #0xffff
  404400:	ldr	x2, [sp]
  404404:	add	x1, x2, x1
  404408:	strb	w0, [x1]
  40440c:	ldr	w0, [sp, #12]
  404410:	and	w0, w0, #0x400
  404414:	cmp	w0, #0x0
  404418:	b.eq	40443c <ferror@plt+0x2e2c>  // b.none
  40441c:	ldr	w0, [sp, #12]
  404420:	and	w0, w0, #0x8
  404424:	cmp	w0, #0x0
  404428:	b.eq	404434 <ferror@plt+0x2e24>  // b.none
  40442c:	mov	w0, #0x73                  	// #115
  404430:	b	404458 <ferror@plt+0x2e48>
  404434:	mov	w0, #0x53                  	// #83
  404438:	b	404458 <ferror@plt+0x2e48>
  40443c:	ldr	w0, [sp, #12]
  404440:	and	w0, w0, #0x8
  404444:	cmp	w0, #0x0
  404448:	b.eq	404454 <ferror@plt+0x2e44>  // b.none
  40444c:	mov	w0, #0x78                  	// #120
  404450:	b	404458 <ferror@plt+0x2e48>
  404454:	mov	w0, #0x2d                  	// #45
  404458:	ldrh	w1, [sp, #30]
  40445c:	add	w2, w1, #0x1
  404460:	strh	w2, [sp, #30]
  404464:	and	x1, x1, #0xffff
  404468:	ldr	x2, [sp]
  40446c:	add	x1, x2, x1
  404470:	strb	w0, [x1]
  404474:	ldr	w0, [sp, #12]
  404478:	and	w0, w0, #0x4
  40447c:	cmp	w0, #0x0
  404480:	b.eq	40448c <ferror@plt+0x2e7c>  // b.none
  404484:	mov	w0, #0x72                  	// #114
  404488:	b	404490 <ferror@plt+0x2e80>
  40448c:	mov	w0, #0x2d                  	// #45
  404490:	ldrh	w1, [sp, #30]
  404494:	add	w2, w1, #0x1
  404498:	strh	w2, [sp, #30]
  40449c:	and	x1, x1, #0xffff
  4044a0:	ldr	x2, [sp]
  4044a4:	add	x1, x2, x1
  4044a8:	strb	w0, [x1]
  4044ac:	ldr	w0, [sp, #12]
  4044b0:	and	w0, w0, #0x2
  4044b4:	cmp	w0, #0x0
  4044b8:	b.eq	4044c4 <ferror@plt+0x2eb4>  // b.none
  4044bc:	mov	w0, #0x77                  	// #119
  4044c0:	b	4044c8 <ferror@plt+0x2eb8>
  4044c4:	mov	w0, #0x2d                  	// #45
  4044c8:	ldrh	w1, [sp, #30]
  4044cc:	add	w2, w1, #0x1
  4044d0:	strh	w2, [sp, #30]
  4044d4:	and	x1, x1, #0xffff
  4044d8:	ldr	x2, [sp]
  4044dc:	add	x1, x2, x1
  4044e0:	strb	w0, [x1]
  4044e4:	ldr	w0, [sp, #12]
  4044e8:	and	w0, w0, #0x200
  4044ec:	cmp	w0, #0x0
  4044f0:	b.eq	404514 <ferror@plt+0x2f04>  // b.none
  4044f4:	ldr	w0, [sp, #12]
  4044f8:	and	w0, w0, #0x1
  4044fc:	cmp	w0, #0x0
  404500:	b.eq	40450c <ferror@plt+0x2efc>  // b.none
  404504:	mov	w0, #0x74                  	// #116
  404508:	b	404530 <ferror@plt+0x2f20>
  40450c:	mov	w0, #0x54                  	// #84
  404510:	b	404530 <ferror@plt+0x2f20>
  404514:	ldr	w0, [sp, #12]
  404518:	and	w0, w0, #0x1
  40451c:	cmp	w0, #0x0
  404520:	b.eq	40452c <ferror@plt+0x2f1c>  // b.none
  404524:	mov	w0, #0x78                  	// #120
  404528:	b	404530 <ferror@plt+0x2f20>
  40452c:	mov	w0, #0x2d                  	// #45
  404530:	ldrh	w1, [sp, #30]
  404534:	add	w2, w1, #0x1
  404538:	strh	w2, [sp, #30]
  40453c:	and	x1, x1, #0xffff
  404540:	ldr	x2, [sp]
  404544:	add	x1, x2, x1
  404548:	strb	w0, [x1]
  40454c:	ldrh	w0, [sp, #30]
  404550:	ldr	x1, [sp]
  404554:	add	x0, x1, x0
  404558:	strb	wzr, [x0]
  40455c:	ldr	x0, [sp]
  404560:	add	sp, sp, #0x20
  404564:	ret
  404568:	sub	sp, sp, #0x20
  40456c:	str	x0, [sp, #8]
  404570:	mov	w0, #0xa                   	// #10
  404574:	str	w0, [sp, #28]
  404578:	b	4045a0 <ferror@plt+0x2f90>
  40457c:	ldr	w0, [sp, #28]
  404580:	mov	x1, #0x1                   	// #1
  404584:	lsl	x0, x1, x0
  404588:	ldr	x1, [sp, #8]
  40458c:	cmp	x1, x0
  404590:	b.cc	4045b0 <ferror@plt+0x2fa0>  // b.lo, b.ul, b.last
  404594:	ldr	w0, [sp, #28]
  404598:	add	w0, w0, #0xa
  40459c:	str	w0, [sp, #28]
  4045a0:	ldr	w0, [sp, #28]
  4045a4:	cmp	w0, #0x3c
  4045a8:	b.le	40457c <ferror@plt+0x2f6c>
  4045ac:	b	4045b4 <ferror@plt+0x2fa4>
  4045b0:	nop
  4045b4:	ldr	w0, [sp, #28]
  4045b8:	sub	w0, w0, #0xa
  4045bc:	add	sp, sp, #0x20
  4045c0:	ret
  4045c4:	stp	x29, x30, [sp, #-128]!
  4045c8:	mov	x29, sp
  4045cc:	str	w0, [sp, #28]
  4045d0:	str	x1, [sp, #16]
  4045d4:	adrp	x0, 406000 <ferror@plt+0x49f0>
  4045d8:	add	x0, x0, #0x180
  4045dc:	str	x0, [sp, #88]
  4045e0:	add	x0, sp, #0x20
  4045e4:	str	x0, [sp, #104]
  4045e8:	ldr	w0, [sp, #28]
  4045ec:	and	w0, w0, #0x2
  4045f0:	cmp	w0, #0x0
  4045f4:	b.eq	40460c <ferror@plt+0x2ffc>  // b.none
  4045f8:	ldr	x0, [sp, #104]
  4045fc:	add	x1, x0, #0x1
  404600:	str	x1, [sp, #104]
  404604:	mov	w1, #0x20                  	// #32
  404608:	strb	w1, [x0]
  40460c:	ldr	x0, [sp, #16]
  404610:	bl	404568 <ferror@plt+0x2f58>
  404614:	str	w0, [sp, #84]
  404618:	ldr	w0, [sp, #84]
  40461c:	cmp	w0, #0x0
  404620:	b.eq	40464c <ferror@plt+0x303c>  // b.none
  404624:	ldr	w0, [sp, #84]
  404628:	mov	w1, #0x6667                	// #26215
  40462c:	movk	w1, #0x6666, lsl #16
  404630:	smull	x1, w0, w1
  404634:	lsr	x1, x1, #32
  404638:	asr	w1, w1, #2
  40463c:	asr	w0, w0, #31
  404640:	sub	w0, w1, w0
  404644:	sxtw	x0, w0
  404648:	b	404650 <ferror@plt+0x3040>
  40464c:	mov	x0, #0x0                   	// #0
  404650:	ldr	x1, [sp, #88]
  404654:	add	x0, x1, x0
  404658:	ldrb	w0, [x0]
  40465c:	strb	w0, [sp, #83]
  404660:	ldr	w0, [sp, #84]
  404664:	cmp	w0, #0x0
  404668:	b.eq	40467c <ferror@plt+0x306c>  // b.none
  40466c:	ldr	w0, [sp, #84]
  404670:	ldr	x1, [sp, #16]
  404674:	lsr	x0, x1, x0
  404678:	b	404680 <ferror@plt+0x3070>
  40467c:	ldr	x0, [sp, #16]
  404680:	str	w0, [sp, #124]
  404684:	ldr	w0, [sp, #84]
  404688:	cmp	w0, #0x0
  40468c:	b.eq	4046ac <ferror@plt+0x309c>  // b.none
  404690:	ldr	w0, [sp, #84]
  404694:	mov	x1, #0xffffffffffffffff    	// #-1
  404698:	lsl	x0, x1, x0
  40469c:	mvn	x1, x0
  4046a0:	ldr	x0, [sp, #16]
  4046a4:	and	x0, x1, x0
  4046a8:	b	4046b0 <ferror@plt+0x30a0>
  4046ac:	mov	x0, #0x0                   	// #0
  4046b0:	str	x0, [sp, #112]
  4046b4:	ldr	x0, [sp, #104]
  4046b8:	add	x1, x0, #0x1
  4046bc:	str	x1, [sp, #104]
  4046c0:	ldrb	w1, [sp, #83]
  4046c4:	strb	w1, [x0]
  4046c8:	ldr	w0, [sp, #28]
  4046cc:	and	w0, w0, #0x1
  4046d0:	cmp	w0, #0x0
  4046d4:	b.eq	40470c <ferror@plt+0x30fc>  // b.none
  4046d8:	ldrsb	w0, [sp, #83]
  4046dc:	cmp	w0, #0x42
  4046e0:	b.eq	40470c <ferror@plt+0x30fc>  // b.none
  4046e4:	ldr	x0, [sp, #104]
  4046e8:	add	x1, x0, #0x1
  4046ec:	str	x1, [sp, #104]
  4046f0:	mov	w1, #0x69                  	// #105
  4046f4:	strb	w1, [x0]
  4046f8:	ldr	x0, [sp, #104]
  4046fc:	add	x1, x0, #0x1
  404700:	str	x1, [sp, #104]
  404704:	mov	w1, #0x42                  	// #66
  404708:	strb	w1, [x0]
  40470c:	ldr	x0, [sp, #104]
  404710:	strb	wzr, [x0]
  404714:	ldr	x0, [sp, #112]
  404718:	cmp	x0, #0x0
  40471c:	b.eq	4047f4 <ferror@plt+0x31e4>  // b.none
  404720:	ldr	w0, [sp, #28]
  404724:	and	w0, w0, #0x4
  404728:	cmp	w0, #0x0
  40472c:	b.eq	4047a4 <ferror@plt+0x3194>  // b.none
  404730:	ldr	w0, [sp, #84]
  404734:	sub	w0, w0, #0xa
  404738:	ldr	x1, [sp, #112]
  40473c:	lsr	x0, x1, x0
  404740:	add	x1, x0, #0x5
  404744:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404748:	movk	x0, #0xcccd
  40474c:	umulh	x0, x1, x0
  404750:	lsr	x0, x0, #3
  404754:	str	x0, [sp, #112]
  404758:	ldr	x2, [sp, #112]
  40475c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404760:	movk	x0, #0xcccd
  404764:	umulh	x0, x2, x0
  404768:	lsr	x1, x0, #3
  40476c:	mov	x0, x1
  404770:	lsl	x0, x0, #2
  404774:	add	x0, x0, x1
  404778:	lsl	x0, x0, #1
  40477c:	sub	x1, x2, x0
  404780:	cmp	x1, #0x0
  404784:	b.ne	4047f4 <ferror@plt+0x31e4>  // b.any
  404788:	ldr	x1, [sp, #112]
  40478c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404790:	movk	x0, #0xcccd
  404794:	umulh	x0, x1, x0
  404798:	lsr	x0, x0, #3
  40479c:	str	x0, [sp, #112]
  4047a0:	b	4047f4 <ferror@plt+0x31e4>
  4047a4:	ldr	w0, [sp, #84]
  4047a8:	sub	w0, w0, #0xa
  4047ac:	ldr	x1, [sp, #112]
  4047b0:	lsr	x0, x1, x0
  4047b4:	add	x0, x0, #0x32
  4047b8:	lsr	x1, x0, #2
  4047bc:	mov	x0, #0xf5c3                	// #62915
  4047c0:	movk	x0, #0x5c28, lsl #16
  4047c4:	movk	x0, #0xc28f, lsl #32
  4047c8:	movk	x0, #0x28f5, lsl #48
  4047cc:	umulh	x0, x1, x0
  4047d0:	lsr	x0, x0, #2
  4047d4:	str	x0, [sp, #112]
  4047d8:	ldr	x0, [sp, #112]
  4047dc:	cmp	x0, #0xa
  4047e0:	b.ne	4047f4 <ferror@plt+0x31e4>  // b.any
  4047e4:	ldr	w0, [sp, #124]
  4047e8:	add	w0, w0, #0x1
  4047ec:	str	w0, [sp, #124]
  4047f0:	str	xzr, [sp, #112]
  4047f4:	ldr	x0, [sp, #112]
  4047f8:	cmp	x0, #0x0
  4047fc:	b.eq	404880 <ferror@plt+0x3270>  // b.none
  404800:	bl	401390 <localeconv@plt>
  404804:	str	x0, [sp, #72]
  404808:	ldr	x0, [sp, #72]
  40480c:	cmp	x0, #0x0
  404810:	b.eq	404820 <ferror@plt+0x3210>  // b.none
  404814:	ldr	x0, [sp, #72]
  404818:	ldr	x0, [x0]
  40481c:	b	404824 <ferror@plt+0x3214>
  404820:	mov	x0, #0x0                   	// #0
  404824:	str	x0, [sp, #96]
  404828:	ldr	x0, [sp, #96]
  40482c:	cmp	x0, #0x0
  404830:	b.eq	404844 <ferror@plt+0x3234>  // b.none
  404834:	ldr	x0, [sp, #96]
  404838:	ldrsb	w0, [x0]
  40483c:	cmp	w0, #0x0
  404840:	b.ne	404850 <ferror@plt+0x3240>  // b.any
  404844:	adrp	x0, 406000 <ferror@plt+0x49f0>
  404848:	add	x0, x0, #0x188
  40484c:	str	x0, [sp, #96]
  404850:	add	x0, sp, #0x20
  404854:	add	x7, sp, #0x28
  404858:	mov	x6, x0
  40485c:	ldr	x5, [sp, #112]
  404860:	ldr	x4, [sp, #96]
  404864:	ldr	w3, [sp, #124]
  404868:	adrp	x0, 406000 <ferror@plt+0x49f0>
  40486c:	add	x2, x0, #0x190
  404870:	mov	x1, #0x20                  	// #32
  404874:	mov	x0, x7
  404878:	bl	401380 <snprintf@plt>
  40487c:	b	4048a4 <ferror@plt+0x3294>
  404880:	add	x0, sp, #0x20
  404884:	add	x5, sp, #0x28
  404888:	mov	x4, x0
  40488c:	ldr	w3, [sp, #124]
  404890:	adrp	x0, 406000 <ferror@plt+0x49f0>
  404894:	add	x2, x0, #0x1a0
  404898:	mov	x1, #0x20                  	// #32
  40489c:	mov	x0, x5
  4048a0:	bl	401380 <snprintf@plt>
  4048a4:	add	x0, sp, #0x28
  4048a8:	bl	401420 <strdup@plt>
  4048ac:	ldp	x29, x30, [sp], #128
  4048b0:	ret
  4048b4:	stp	x29, x30, [sp, #-96]!
  4048b8:	mov	x29, sp
  4048bc:	str	x0, [sp, #40]
  4048c0:	str	x1, [sp, #32]
  4048c4:	str	x2, [sp, #24]
  4048c8:	str	x3, [sp, #16]
  4048cc:	str	xzr, [sp, #88]
  4048d0:	str	xzr, [sp, #72]
  4048d4:	ldr	x0, [sp, #40]
  4048d8:	cmp	x0, #0x0
  4048dc:	b.eq	404914 <ferror@plt+0x3304>  // b.none
  4048e0:	ldr	x0, [sp, #40]
  4048e4:	ldrsb	w0, [x0]
  4048e8:	cmp	w0, #0x0
  4048ec:	b.eq	404914 <ferror@plt+0x3304>  // b.none
  4048f0:	ldr	x0, [sp, #32]
  4048f4:	cmp	x0, #0x0
  4048f8:	b.eq	404914 <ferror@plt+0x3304>  // b.none
  4048fc:	ldr	x0, [sp, #24]
  404900:	cmp	x0, #0x0
  404904:	b.eq	404914 <ferror@plt+0x3304>  // b.none
  404908:	ldr	x0, [sp, #16]
  40490c:	cmp	x0, #0x0
  404910:	b.ne	40491c <ferror@plt+0x330c>  // b.any
  404914:	mov	w0, #0xffffffff            	// #-1
  404918:	b	404a70 <ferror@plt+0x3460>
  40491c:	ldr	x0, [sp, #40]
  404920:	str	x0, [sp, #80]
  404924:	b	404a48 <ferror@plt+0x3438>
  404928:	str	xzr, [sp, #64]
  40492c:	ldr	x1, [sp, #72]
  404930:	ldr	x0, [sp, #24]
  404934:	cmp	x1, x0
  404938:	b.cc	404944 <ferror@plt+0x3334>  // b.lo, b.ul, b.last
  40493c:	mov	w0, #0xfffffffe            	// #-2
  404940:	b	404a70 <ferror@plt+0x3460>
  404944:	ldr	x0, [sp, #88]
  404948:	cmp	x0, #0x0
  40494c:	b.ne	404958 <ferror@plt+0x3348>  // b.any
  404950:	ldr	x0, [sp, #80]
  404954:	str	x0, [sp, #88]
  404958:	ldr	x0, [sp, #80]
  40495c:	ldrsb	w0, [x0]
  404960:	cmp	w0, #0x2c
  404964:	b.ne	404970 <ferror@plt+0x3360>  // b.any
  404968:	ldr	x0, [sp, #80]
  40496c:	str	x0, [sp, #64]
  404970:	ldr	x0, [sp, #80]
  404974:	add	x0, x0, #0x1
  404978:	ldrsb	w0, [x0]
  40497c:	cmp	w0, #0x0
  404980:	b.ne	404990 <ferror@plt+0x3380>  // b.any
  404984:	ldr	x0, [sp, #80]
  404988:	add	x0, x0, #0x1
  40498c:	str	x0, [sp, #64]
  404990:	ldr	x0, [sp, #88]
  404994:	cmp	x0, #0x0
  404998:	b.eq	404a38 <ferror@plt+0x3428>  // b.none
  40499c:	ldr	x0, [sp, #64]
  4049a0:	cmp	x0, #0x0
  4049a4:	b.eq	404a38 <ferror@plt+0x3428>  // b.none
  4049a8:	ldr	x1, [sp, #64]
  4049ac:	ldr	x0, [sp, #88]
  4049b0:	cmp	x1, x0
  4049b4:	b.hi	4049c0 <ferror@plt+0x33b0>  // b.pmore
  4049b8:	mov	w0, #0xffffffff            	// #-1
  4049bc:	b	404a70 <ferror@plt+0x3460>
  4049c0:	ldr	x1, [sp, #64]
  4049c4:	ldr	x0, [sp, #88]
  4049c8:	sub	x0, x1, x0
  4049cc:	ldr	x2, [sp, #16]
  4049d0:	mov	x1, x0
  4049d4:	ldr	x0, [sp, #88]
  4049d8:	blr	x2
  4049dc:	str	w0, [sp, #60]
  4049e0:	ldr	w0, [sp, #60]
  4049e4:	cmn	w0, #0x1
  4049e8:	b.ne	4049f4 <ferror@plt+0x33e4>  // b.any
  4049ec:	mov	w0, #0xffffffff            	// #-1
  4049f0:	b	404a70 <ferror@plt+0x3460>
  4049f4:	ldr	x0, [sp, #72]
  4049f8:	add	x1, x0, #0x1
  4049fc:	str	x1, [sp, #72]
  404a00:	lsl	x0, x0, #2
  404a04:	ldr	x1, [sp, #32]
  404a08:	add	x0, x1, x0
  404a0c:	ldr	w1, [sp, #60]
  404a10:	str	w1, [x0]
  404a14:	str	xzr, [sp, #88]
  404a18:	ldr	x0, [sp, #64]
  404a1c:	cmp	x0, #0x0
  404a20:	b.eq	404a3c <ferror@plt+0x342c>  // b.none
  404a24:	ldr	x0, [sp, #64]
  404a28:	ldrsb	w0, [x0]
  404a2c:	cmp	w0, #0x0
  404a30:	b.eq	404a68 <ferror@plt+0x3458>  // b.none
  404a34:	b	404a3c <ferror@plt+0x342c>
  404a38:	nop
  404a3c:	ldr	x0, [sp, #80]
  404a40:	add	x0, x0, #0x1
  404a44:	str	x0, [sp, #80]
  404a48:	ldr	x0, [sp, #80]
  404a4c:	cmp	x0, #0x0
  404a50:	b.eq	404a6c <ferror@plt+0x345c>  // b.none
  404a54:	ldr	x0, [sp, #80]
  404a58:	ldrsb	w0, [x0]
  404a5c:	cmp	w0, #0x0
  404a60:	b.ne	404928 <ferror@plt+0x3318>  // b.any
  404a64:	b	404a6c <ferror@plt+0x345c>
  404a68:	nop
  404a6c:	ldr	x0, [sp, #72]
  404a70:	ldp	x29, x30, [sp], #96
  404a74:	ret
  404a78:	stp	x29, x30, [sp, #-80]!
  404a7c:	mov	x29, sp
  404a80:	str	x0, [sp, #56]
  404a84:	str	x1, [sp, #48]
  404a88:	str	x2, [sp, #40]
  404a8c:	str	x3, [sp, #32]
  404a90:	str	x4, [sp, #24]
  404a94:	ldr	x0, [sp, #56]
  404a98:	cmp	x0, #0x0
  404a9c:	b.eq	404ad0 <ferror@plt+0x34c0>  // b.none
  404aa0:	ldr	x0, [sp, #56]
  404aa4:	ldrsb	w0, [x0]
  404aa8:	cmp	w0, #0x0
  404aac:	b.eq	404ad0 <ferror@plt+0x34c0>  // b.none
  404ab0:	ldr	x0, [sp, #32]
  404ab4:	cmp	x0, #0x0
  404ab8:	b.eq	404ad0 <ferror@plt+0x34c0>  // b.none
  404abc:	ldr	x0, [sp, #32]
  404ac0:	ldr	x0, [x0]
  404ac4:	ldr	x1, [sp, #40]
  404ac8:	cmp	x1, x0
  404acc:	b.cs	404ad8 <ferror@plt+0x34c8>  // b.hs, b.nlast
  404ad0:	mov	w0, #0xffffffff            	// #-1
  404ad4:	b	404b6c <ferror@plt+0x355c>
  404ad8:	ldr	x0, [sp, #56]
  404adc:	ldrsb	w0, [x0]
  404ae0:	cmp	w0, #0x2b
  404ae4:	b.ne	404af8 <ferror@plt+0x34e8>  // b.any
  404ae8:	ldr	x0, [sp, #56]
  404aec:	add	x0, x0, #0x1
  404af0:	str	x0, [sp, #72]
  404af4:	b	404b08 <ferror@plt+0x34f8>
  404af8:	ldr	x0, [sp, #56]
  404afc:	str	x0, [sp, #72]
  404b00:	ldr	x0, [sp, #32]
  404b04:	str	xzr, [x0]
  404b08:	ldr	x0, [sp, #32]
  404b0c:	ldr	x0, [x0]
  404b10:	lsl	x0, x0, #2
  404b14:	ldr	x1, [sp, #48]
  404b18:	add	x4, x1, x0
  404b1c:	ldr	x0, [sp, #32]
  404b20:	ldr	x0, [x0]
  404b24:	ldr	x1, [sp, #40]
  404b28:	sub	x0, x1, x0
  404b2c:	ldr	x3, [sp, #24]
  404b30:	mov	x2, x0
  404b34:	mov	x1, x4
  404b38:	ldr	x0, [sp, #72]
  404b3c:	bl	4048b4 <ferror@plt+0x32a4>
  404b40:	str	w0, [sp, #68]
  404b44:	ldr	w0, [sp, #68]
  404b48:	cmp	w0, #0x0
  404b4c:	b.le	404b68 <ferror@plt+0x3558>
  404b50:	ldr	x0, [sp, #32]
  404b54:	ldr	x1, [x0]
  404b58:	ldrsw	x0, [sp, #68]
  404b5c:	add	x1, x1, x0
  404b60:	ldr	x0, [sp, #32]
  404b64:	str	x1, [x0]
  404b68:	ldr	w0, [sp, #68]
  404b6c:	ldp	x29, x30, [sp], #80
  404b70:	ret
  404b74:	stp	x29, x30, [sp, #-80]!
  404b78:	mov	x29, sp
  404b7c:	str	x0, [sp, #40]
  404b80:	str	x1, [sp, #32]
  404b84:	str	x2, [sp, #24]
  404b88:	str	xzr, [sp, #72]
  404b8c:	ldr	x0, [sp, #40]
  404b90:	cmp	x0, #0x0
  404b94:	b.eq	404bb0 <ferror@plt+0x35a0>  // b.none
  404b98:	ldr	x0, [sp, #24]
  404b9c:	cmp	x0, #0x0
  404ba0:	b.eq	404bb0 <ferror@plt+0x35a0>  // b.none
  404ba4:	ldr	x0, [sp, #32]
  404ba8:	cmp	x0, #0x0
  404bac:	b.ne	404bb8 <ferror@plt+0x35a8>  // b.any
  404bb0:	mov	w0, #0xffffffea            	// #-22
  404bb4:	b	404d34 <ferror@plt+0x3724>
  404bb8:	ldr	x0, [sp, #40]
  404bbc:	str	x0, [sp, #64]
  404bc0:	b	404d0c <ferror@plt+0x36fc>
  404bc4:	str	xzr, [sp, #56]
  404bc8:	ldr	x0, [sp, #72]
  404bcc:	cmp	x0, #0x0
  404bd0:	b.ne	404bdc <ferror@plt+0x35cc>  // b.any
  404bd4:	ldr	x0, [sp, #64]
  404bd8:	str	x0, [sp, #72]
  404bdc:	ldr	x0, [sp, #64]
  404be0:	ldrsb	w0, [x0]
  404be4:	cmp	w0, #0x2c
  404be8:	b.ne	404bf4 <ferror@plt+0x35e4>  // b.any
  404bec:	ldr	x0, [sp, #64]
  404bf0:	str	x0, [sp, #56]
  404bf4:	ldr	x0, [sp, #64]
  404bf8:	add	x0, x0, #0x1
  404bfc:	ldrsb	w0, [x0]
  404c00:	cmp	w0, #0x0
  404c04:	b.ne	404c14 <ferror@plt+0x3604>  // b.any
  404c08:	ldr	x0, [sp, #64]
  404c0c:	add	x0, x0, #0x1
  404c10:	str	x0, [sp, #56]
  404c14:	ldr	x0, [sp, #72]
  404c18:	cmp	x0, #0x0
  404c1c:	b.eq	404cfc <ferror@plt+0x36ec>  // b.none
  404c20:	ldr	x0, [sp, #56]
  404c24:	cmp	x0, #0x0
  404c28:	b.eq	404cfc <ferror@plt+0x36ec>  // b.none
  404c2c:	ldr	x1, [sp, #56]
  404c30:	ldr	x0, [sp, #72]
  404c34:	cmp	x1, x0
  404c38:	b.hi	404c44 <ferror@plt+0x3634>  // b.pmore
  404c3c:	mov	w0, #0xffffffff            	// #-1
  404c40:	b	404d34 <ferror@plt+0x3724>
  404c44:	ldr	x1, [sp, #56]
  404c48:	ldr	x0, [sp, #72]
  404c4c:	sub	x0, x1, x0
  404c50:	ldr	x2, [sp, #24]
  404c54:	mov	x1, x0
  404c58:	ldr	x0, [sp, #72]
  404c5c:	blr	x2
  404c60:	str	w0, [sp, #52]
  404c64:	ldr	w0, [sp, #52]
  404c68:	cmp	w0, #0x0
  404c6c:	b.ge	404c78 <ferror@plt+0x3668>  // b.tcont
  404c70:	ldr	w0, [sp, #52]
  404c74:	b	404d34 <ferror@plt+0x3724>
  404c78:	ldr	w0, [sp, #52]
  404c7c:	add	w1, w0, #0x7
  404c80:	cmp	w0, #0x0
  404c84:	csel	w0, w1, w0, lt  // lt = tstop
  404c88:	asr	w0, w0, #3
  404c8c:	mov	w3, w0
  404c90:	sxtw	x0, w3
  404c94:	ldr	x1, [sp, #32]
  404c98:	add	x0, x1, x0
  404c9c:	ldrsb	w2, [x0]
  404ca0:	ldr	w0, [sp, #52]
  404ca4:	negs	w1, w0
  404ca8:	and	w0, w0, #0x7
  404cac:	and	w1, w1, #0x7
  404cb0:	csneg	w0, w0, w1, mi  // mi = first
  404cb4:	mov	w1, #0x1                   	// #1
  404cb8:	lsl	w0, w1, w0
  404cbc:	sxtb	w1, w0
  404cc0:	sxtw	x0, w3
  404cc4:	ldr	x3, [sp, #32]
  404cc8:	add	x0, x3, x0
  404ccc:	orr	w1, w2, w1
  404cd0:	sxtb	w1, w1
  404cd4:	strb	w1, [x0]
  404cd8:	str	xzr, [sp, #72]
  404cdc:	ldr	x0, [sp, #56]
  404ce0:	cmp	x0, #0x0
  404ce4:	b.eq	404d00 <ferror@plt+0x36f0>  // b.none
  404ce8:	ldr	x0, [sp, #56]
  404cec:	ldrsb	w0, [x0]
  404cf0:	cmp	w0, #0x0
  404cf4:	b.eq	404d2c <ferror@plt+0x371c>  // b.none
  404cf8:	b	404d00 <ferror@plt+0x36f0>
  404cfc:	nop
  404d00:	ldr	x0, [sp, #64]
  404d04:	add	x0, x0, #0x1
  404d08:	str	x0, [sp, #64]
  404d0c:	ldr	x0, [sp, #64]
  404d10:	cmp	x0, #0x0
  404d14:	b.eq	404d30 <ferror@plt+0x3720>  // b.none
  404d18:	ldr	x0, [sp, #64]
  404d1c:	ldrsb	w0, [x0]
  404d20:	cmp	w0, #0x0
  404d24:	b.ne	404bc4 <ferror@plt+0x35b4>  // b.any
  404d28:	b	404d30 <ferror@plt+0x3720>
  404d2c:	nop
  404d30:	mov	w0, #0x0                   	// #0
  404d34:	ldp	x29, x30, [sp], #80
  404d38:	ret
  404d3c:	stp	x29, x30, [sp, #-80]!
  404d40:	mov	x29, sp
  404d44:	str	x0, [sp, #40]
  404d48:	str	x1, [sp, #32]
  404d4c:	str	x2, [sp, #24]
  404d50:	str	xzr, [sp, #72]
  404d54:	ldr	x0, [sp, #40]
  404d58:	cmp	x0, #0x0
  404d5c:	b.eq	404d78 <ferror@plt+0x3768>  // b.none
  404d60:	ldr	x0, [sp, #24]
  404d64:	cmp	x0, #0x0
  404d68:	b.eq	404d78 <ferror@plt+0x3768>  // b.none
  404d6c:	ldr	x0, [sp, #32]
  404d70:	cmp	x0, #0x0
  404d74:	b.ne	404d80 <ferror@plt+0x3770>  // b.any
  404d78:	mov	w0, #0xffffffea            	// #-22
  404d7c:	b	404eb4 <ferror@plt+0x38a4>
  404d80:	ldr	x0, [sp, #40]
  404d84:	str	x0, [sp, #64]
  404d88:	b	404e8c <ferror@plt+0x387c>
  404d8c:	str	xzr, [sp, #56]
  404d90:	ldr	x0, [sp, #72]
  404d94:	cmp	x0, #0x0
  404d98:	b.ne	404da4 <ferror@plt+0x3794>  // b.any
  404d9c:	ldr	x0, [sp, #64]
  404da0:	str	x0, [sp, #72]
  404da4:	ldr	x0, [sp, #64]
  404da8:	ldrsb	w0, [x0]
  404dac:	cmp	w0, #0x2c
  404db0:	b.ne	404dbc <ferror@plt+0x37ac>  // b.any
  404db4:	ldr	x0, [sp, #64]
  404db8:	str	x0, [sp, #56]
  404dbc:	ldr	x0, [sp, #64]
  404dc0:	add	x0, x0, #0x1
  404dc4:	ldrsb	w0, [x0]
  404dc8:	cmp	w0, #0x0
  404dcc:	b.ne	404ddc <ferror@plt+0x37cc>  // b.any
  404dd0:	ldr	x0, [sp, #64]
  404dd4:	add	x0, x0, #0x1
  404dd8:	str	x0, [sp, #56]
  404ddc:	ldr	x0, [sp, #72]
  404de0:	cmp	x0, #0x0
  404de4:	b.eq	404e7c <ferror@plt+0x386c>  // b.none
  404de8:	ldr	x0, [sp, #56]
  404dec:	cmp	x0, #0x0
  404df0:	b.eq	404e7c <ferror@plt+0x386c>  // b.none
  404df4:	ldr	x1, [sp, #56]
  404df8:	ldr	x0, [sp, #72]
  404dfc:	cmp	x1, x0
  404e00:	b.hi	404e0c <ferror@plt+0x37fc>  // b.pmore
  404e04:	mov	w0, #0xffffffff            	// #-1
  404e08:	b	404eb4 <ferror@plt+0x38a4>
  404e0c:	ldr	x1, [sp, #56]
  404e10:	ldr	x0, [sp, #72]
  404e14:	sub	x0, x1, x0
  404e18:	ldr	x2, [sp, #24]
  404e1c:	mov	x1, x0
  404e20:	ldr	x0, [sp, #72]
  404e24:	blr	x2
  404e28:	str	x0, [sp, #48]
  404e2c:	ldr	x0, [sp, #48]
  404e30:	cmp	x0, #0x0
  404e34:	b.ge	404e40 <ferror@plt+0x3830>  // b.tcont
  404e38:	ldr	x0, [sp, #48]
  404e3c:	b	404eb4 <ferror@plt+0x38a4>
  404e40:	ldr	x0, [sp, #32]
  404e44:	ldr	x1, [x0]
  404e48:	ldr	x0, [sp, #48]
  404e4c:	orr	x1, x1, x0
  404e50:	ldr	x0, [sp, #32]
  404e54:	str	x1, [x0]
  404e58:	str	xzr, [sp, #72]
  404e5c:	ldr	x0, [sp, #56]
  404e60:	cmp	x0, #0x0
  404e64:	b.eq	404e80 <ferror@plt+0x3870>  // b.none
  404e68:	ldr	x0, [sp, #56]
  404e6c:	ldrsb	w0, [x0]
  404e70:	cmp	w0, #0x0
  404e74:	b.eq	404eac <ferror@plt+0x389c>  // b.none
  404e78:	b	404e80 <ferror@plt+0x3870>
  404e7c:	nop
  404e80:	ldr	x0, [sp, #64]
  404e84:	add	x0, x0, #0x1
  404e88:	str	x0, [sp, #64]
  404e8c:	ldr	x0, [sp, #64]
  404e90:	cmp	x0, #0x0
  404e94:	b.eq	404eb0 <ferror@plt+0x38a0>  // b.none
  404e98:	ldr	x0, [sp, #64]
  404e9c:	ldrsb	w0, [x0]
  404ea0:	cmp	w0, #0x0
  404ea4:	b.ne	404d8c <ferror@plt+0x377c>  // b.any
  404ea8:	b	404eb0 <ferror@plt+0x38a0>
  404eac:	nop
  404eb0:	mov	w0, #0x0                   	// #0
  404eb4:	ldp	x29, x30, [sp], #80
  404eb8:	ret
  404ebc:	stp	x29, x30, [sp, #-64]!
  404ec0:	mov	x29, sp
  404ec4:	str	x0, [sp, #40]
  404ec8:	str	x1, [sp, #32]
  404ecc:	str	x2, [sp, #24]
  404ed0:	str	w3, [sp, #20]
  404ed4:	str	xzr, [sp, #56]
  404ed8:	ldr	x0, [sp, #40]
  404edc:	cmp	x0, #0x0
  404ee0:	b.ne	404eec <ferror@plt+0x38dc>  // b.any
  404ee4:	mov	w0, #0x0                   	// #0
  404ee8:	b	4050c8 <ferror@plt+0x3ab8>
  404eec:	ldr	x0, [sp, #32]
  404ef0:	ldr	w1, [sp, #20]
  404ef4:	str	w1, [x0]
  404ef8:	ldr	x0, [sp, #32]
  404efc:	ldr	w1, [x0]
  404f00:	ldr	x0, [sp, #24]
  404f04:	str	w1, [x0]
  404f08:	bl	4015a0 <__errno_location@plt>
  404f0c:	str	wzr, [x0]
  404f10:	ldr	x0, [sp, #40]
  404f14:	ldrsb	w0, [x0]
  404f18:	cmp	w0, #0x3a
  404f1c:	b.ne	404f90 <ferror@plt+0x3980>  // b.any
  404f20:	ldr	x0, [sp, #40]
  404f24:	add	x0, x0, #0x1
  404f28:	str	x0, [sp, #40]
  404f2c:	add	x0, sp, #0x38
  404f30:	mov	w2, #0xa                   	// #10
  404f34:	mov	x1, x0
  404f38:	ldr	x0, [sp, #40]
  404f3c:	bl	4014c0 <strtol@plt>
  404f40:	mov	w1, w0
  404f44:	ldr	x0, [sp, #24]
  404f48:	str	w1, [x0]
  404f4c:	bl	4015a0 <__errno_location@plt>
  404f50:	ldr	w0, [x0]
  404f54:	cmp	w0, #0x0
  404f58:	b.ne	404f88 <ferror@plt+0x3978>  // b.any
  404f5c:	ldr	x0, [sp, #56]
  404f60:	cmp	x0, #0x0
  404f64:	b.eq	404f88 <ferror@plt+0x3978>  // b.none
  404f68:	ldr	x0, [sp, #56]
  404f6c:	ldrsb	w0, [x0]
  404f70:	cmp	w0, #0x0
  404f74:	b.ne	404f88 <ferror@plt+0x3978>  // b.any
  404f78:	ldr	x0, [sp, #56]
  404f7c:	ldr	x1, [sp, #40]
  404f80:	cmp	x1, x0
  404f84:	b.ne	4050c4 <ferror@plt+0x3ab4>  // b.any
  404f88:	mov	w0, #0xffffffff            	// #-1
  404f8c:	b	4050c8 <ferror@plt+0x3ab8>
  404f90:	add	x0, sp, #0x38
  404f94:	mov	w2, #0xa                   	// #10
  404f98:	mov	x1, x0
  404f9c:	ldr	x0, [sp, #40]
  404fa0:	bl	4014c0 <strtol@plt>
  404fa4:	mov	w1, w0
  404fa8:	ldr	x0, [sp, #32]
  404fac:	str	w1, [x0]
  404fb0:	ldr	x0, [sp, #32]
  404fb4:	ldr	w1, [x0]
  404fb8:	ldr	x0, [sp, #24]
  404fbc:	str	w1, [x0]
  404fc0:	bl	4015a0 <__errno_location@plt>
  404fc4:	ldr	w0, [x0]
  404fc8:	cmp	w0, #0x0
  404fcc:	b.ne	404fec <ferror@plt+0x39dc>  // b.any
  404fd0:	ldr	x0, [sp, #56]
  404fd4:	cmp	x0, #0x0
  404fd8:	b.eq	404fec <ferror@plt+0x39dc>  // b.none
  404fdc:	ldr	x0, [sp, #56]
  404fe0:	ldr	x1, [sp, #40]
  404fe4:	cmp	x1, x0
  404fe8:	b.ne	404ff4 <ferror@plt+0x39e4>  // b.any
  404fec:	mov	w0, #0xffffffff            	// #-1
  404ff0:	b	4050c8 <ferror@plt+0x3ab8>
  404ff4:	ldr	x0, [sp, #56]
  404ff8:	ldrsb	w0, [x0]
  404ffc:	cmp	w0, #0x3a
  405000:	b.ne	405028 <ferror@plt+0x3a18>  // b.any
  405004:	ldr	x0, [sp, #56]
  405008:	add	x0, x0, #0x1
  40500c:	ldrsb	w0, [x0]
  405010:	cmp	w0, #0x0
  405014:	b.ne	405028 <ferror@plt+0x3a18>  // b.any
  405018:	ldr	x0, [sp, #24]
  40501c:	ldr	w1, [sp, #20]
  405020:	str	w1, [x0]
  405024:	b	4050c4 <ferror@plt+0x3ab4>
  405028:	ldr	x0, [sp, #56]
  40502c:	ldrsb	w0, [x0]
  405030:	cmp	w0, #0x2d
  405034:	b.eq	405048 <ferror@plt+0x3a38>  // b.none
  405038:	ldr	x0, [sp, #56]
  40503c:	ldrsb	w0, [x0]
  405040:	cmp	w0, #0x3a
  405044:	b.ne	4050c4 <ferror@plt+0x3ab4>  // b.any
  405048:	ldr	x0, [sp, #56]
  40504c:	add	x0, x0, #0x1
  405050:	str	x0, [sp, #40]
  405054:	str	xzr, [sp, #56]
  405058:	bl	4015a0 <__errno_location@plt>
  40505c:	str	wzr, [x0]
  405060:	add	x0, sp, #0x38
  405064:	mov	w2, #0xa                   	// #10
  405068:	mov	x1, x0
  40506c:	ldr	x0, [sp, #40]
  405070:	bl	4014c0 <strtol@plt>
  405074:	mov	w1, w0
  405078:	ldr	x0, [sp, #24]
  40507c:	str	w1, [x0]
  405080:	bl	4015a0 <__errno_location@plt>
  405084:	ldr	w0, [x0]
  405088:	cmp	w0, #0x0
  40508c:	b.ne	4050bc <ferror@plt+0x3aac>  // b.any
  405090:	ldr	x0, [sp, #56]
  405094:	cmp	x0, #0x0
  405098:	b.eq	4050bc <ferror@plt+0x3aac>  // b.none
  40509c:	ldr	x0, [sp, #56]
  4050a0:	ldrsb	w0, [x0]
  4050a4:	cmp	w0, #0x0
  4050a8:	b.ne	4050bc <ferror@plt+0x3aac>  // b.any
  4050ac:	ldr	x0, [sp, #56]
  4050b0:	ldr	x1, [sp, #40]
  4050b4:	cmp	x1, x0
  4050b8:	b.ne	4050c4 <ferror@plt+0x3ab4>  // b.any
  4050bc:	mov	w0, #0xffffffff            	// #-1
  4050c0:	b	4050c8 <ferror@plt+0x3ab8>
  4050c4:	mov	w0, #0x0                   	// #0
  4050c8:	ldp	x29, x30, [sp], #64
  4050cc:	ret
  4050d0:	sub	sp, sp, #0x20
  4050d4:	str	x0, [sp, #8]
  4050d8:	str	x1, [sp]
  4050dc:	ldr	x0, [sp, #8]
  4050e0:	str	x0, [sp, #24]
  4050e4:	ldr	x0, [sp]
  4050e8:	str	xzr, [x0]
  4050ec:	b	4050fc <ferror@plt+0x3aec>
  4050f0:	ldr	x0, [sp, #24]
  4050f4:	add	x0, x0, #0x1
  4050f8:	str	x0, [sp, #24]
  4050fc:	ldr	x0, [sp, #24]
  405100:	cmp	x0, #0x0
  405104:	b.eq	40512c <ferror@plt+0x3b1c>  // b.none
  405108:	ldr	x0, [sp, #24]
  40510c:	ldrsb	w0, [x0]
  405110:	cmp	w0, #0x2f
  405114:	b.ne	40512c <ferror@plt+0x3b1c>  // b.any
  405118:	ldr	x0, [sp, #24]
  40511c:	add	x0, x0, #0x1
  405120:	ldrsb	w0, [x0]
  405124:	cmp	w0, #0x2f
  405128:	b.eq	4050f0 <ferror@plt+0x3ae0>  // b.none
  40512c:	ldr	x0, [sp, #24]
  405130:	cmp	x0, #0x0
  405134:	b.eq	405148 <ferror@plt+0x3b38>  // b.none
  405138:	ldr	x0, [sp, #24]
  40513c:	ldrsb	w0, [x0]
  405140:	cmp	w0, #0x0
  405144:	b.ne	405150 <ferror@plt+0x3b40>  // b.any
  405148:	mov	x0, #0x0                   	// #0
  40514c:	b	4051b0 <ferror@plt+0x3ba0>
  405150:	ldr	x0, [sp]
  405154:	mov	x1, #0x1                   	// #1
  405158:	str	x1, [x0]
  40515c:	ldr	x0, [sp, #24]
  405160:	add	x0, x0, #0x1
  405164:	str	x0, [sp, #16]
  405168:	b	40518c <ferror@plt+0x3b7c>
  40516c:	ldr	x0, [sp]
  405170:	ldr	x0, [x0]
  405174:	add	x1, x0, #0x1
  405178:	ldr	x0, [sp]
  40517c:	str	x1, [x0]
  405180:	ldr	x0, [sp, #16]
  405184:	add	x0, x0, #0x1
  405188:	str	x0, [sp, #16]
  40518c:	ldr	x0, [sp, #16]
  405190:	ldrsb	w0, [x0]
  405194:	cmp	w0, #0x0
  405198:	b.eq	4051ac <ferror@plt+0x3b9c>  // b.none
  40519c:	ldr	x0, [sp, #16]
  4051a0:	ldrsb	w0, [x0]
  4051a4:	cmp	w0, #0x2f
  4051a8:	b.ne	40516c <ferror@plt+0x3b5c>  // b.any
  4051ac:	ldr	x0, [sp, #24]
  4051b0:	add	sp, sp, #0x20
  4051b4:	ret
  4051b8:	stp	x29, x30, [sp, #-64]!
  4051bc:	mov	x29, sp
  4051c0:	str	x0, [sp, #24]
  4051c4:	str	x1, [sp, #16]
  4051c8:	b	4052c8 <ferror@plt+0x3cb8>
  4051cc:	add	x0, sp, #0x28
  4051d0:	mov	x1, x0
  4051d4:	ldr	x0, [sp, #24]
  4051d8:	bl	4050d0 <ferror@plt+0x3ac0>
  4051dc:	str	x0, [sp, #56]
  4051e0:	add	x0, sp, #0x20
  4051e4:	mov	x1, x0
  4051e8:	ldr	x0, [sp, #16]
  4051ec:	bl	4050d0 <ferror@plt+0x3ac0>
  4051f0:	str	x0, [sp, #48]
  4051f4:	ldr	x1, [sp, #40]
  4051f8:	ldr	x0, [sp, #32]
  4051fc:	add	x0, x1, x0
  405200:	cmp	x0, #0x0
  405204:	b.ne	405210 <ferror@plt+0x3c00>  // b.any
  405208:	mov	w0, #0x1                   	// #1
  40520c:	b	4052e4 <ferror@plt+0x3cd4>
  405210:	ldr	x1, [sp, #40]
  405214:	ldr	x0, [sp, #32]
  405218:	add	x0, x1, x0
  40521c:	cmp	x0, #0x1
  405220:	b.ne	405264 <ferror@plt+0x3c54>  // b.any
  405224:	ldr	x0, [sp, #56]
  405228:	cmp	x0, #0x0
  40522c:	b.eq	405240 <ferror@plt+0x3c30>  // b.none
  405230:	ldr	x0, [sp, #56]
  405234:	ldrsb	w0, [x0]
  405238:	cmp	w0, #0x2f
  40523c:	b.eq	40525c <ferror@plt+0x3c4c>  // b.none
  405240:	ldr	x0, [sp, #48]
  405244:	cmp	x0, #0x0
  405248:	b.eq	405264 <ferror@plt+0x3c54>  // b.none
  40524c:	ldr	x0, [sp, #48]
  405250:	ldrsb	w0, [x0]
  405254:	cmp	w0, #0x2f
  405258:	b.ne	405264 <ferror@plt+0x3c54>  // b.any
  40525c:	mov	w0, #0x1                   	// #1
  405260:	b	4052e4 <ferror@plt+0x3cd4>
  405264:	ldr	x0, [sp, #56]
  405268:	cmp	x0, #0x0
  40526c:	b.eq	4052e0 <ferror@plt+0x3cd0>  // b.none
  405270:	ldr	x0, [sp, #48]
  405274:	cmp	x0, #0x0
  405278:	b.eq	4052e0 <ferror@plt+0x3cd0>  // b.none
  40527c:	ldr	x1, [sp, #40]
  405280:	ldr	x0, [sp, #32]
  405284:	cmp	x1, x0
  405288:	b.ne	4052e0 <ferror@plt+0x3cd0>  // b.any
  40528c:	ldr	x0, [sp, #40]
  405290:	mov	x2, x0
  405294:	ldr	x1, [sp, #48]
  405298:	ldr	x0, [sp, #56]
  40529c:	bl	4013e0 <strncmp@plt>
  4052a0:	cmp	w0, #0x0
  4052a4:	b.ne	4052e0 <ferror@plt+0x3cd0>  // b.any
  4052a8:	ldr	x0, [sp, #40]
  4052ac:	ldr	x1, [sp, #56]
  4052b0:	add	x0, x1, x0
  4052b4:	str	x0, [sp, #24]
  4052b8:	ldr	x0, [sp, #32]
  4052bc:	ldr	x1, [sp, #48]
  4052c0:	add	x0, x1, x0
  4052c4:	str	x0, [sp, #16]
  4052c8:	ldr	x0, [sp, #24]
  4052cc:	cmp	x0, #0x0
  4052d0:	b.eq	4052e0 <ferror@plt+0x3cd0>  // b.none
  4052d4:	ldr	x0, [sp, #16]
  4052d8:	cmp	x0, #0x0
  4052dc:	b.ne	4051cc <ferror@plt+0x3bbc>  // b.any
  4052e0:	mov	w0, #0x0                   	// #0
  4052e4:	ldp	x29, x30, [sp], #64
  4052e8:	ret
  4052ec:	stp	x29, x30, [sp, #-64]!
  4052f0:	mov	x29, sp
  4052f4:	str	x0, [sp, #40]
  4052f8:	str	x1, [sp, #32]
  4052fc:	str	x2, [sp, #24]
  405300:	ldr	x0, [sp, #40]
  405304:	cmp	x0, #0x0
  405308:	b.ne	405328 <ferror@plt+0x3d18>  // b.any
  40530c:	ldr	x0, [sp, #32]
  405310:	cmp	x0, #0x0
  405314:	b.ne	405328 <ferror@plt+0x3d18>  // b.any
  405318:	adrp	x0, 406000 <ferror@plt+0x49f0>
  40531c:	add	x0, x0, #0x1a8
  405320:	bl	401420 <strdup@plt>
  405324:	b	40544c <ferror@plt+0x3e3c>
  405328:	ldr	x0, [sp, #40]
  40532c:	cmp	x0, #0x0
  405330:	b.ne	405344 <ferror@plt+0x3d34>  // b.any
  405334:	ldr	x1, [sp, #24]
  405338:	ldr	x0, [sp, #32]
  40533c:	bl	4014f0 <strndup@plt>
  405340:	b	40544c <ferror@plt+0x3e3c>
  405344:	ldr	x0, [sp, #32]
  405348:	cmp	x0, #0x0
  40534c:	b.ne	40535c <ferror@plt+0x3d4c>  // b.any
  405350:	ldr	x0, [sp, #40]
  405354:	bl	401420 <strdup@plt>
  405358:	b	40544c <ferror@plt+0x3e3c>
  40535c:	ldr	x0, [sp, #40]
  405360:	cmp	x0, #0x0
  405364:	b.ne	405388 <ferror@plt+0x3d78>  // b.any
  405368:	adrp	x0, 406000 <ferror@plt+0x49f0>
  40536c:	add	x3, x0, #0x208
  405370:	mov	w2, #0x383                 	// #899
  405374:	adrp	x0, 406000 <ferror@plt+0x49f0>
  405378:	add	x1, x0, #0x1b0
  40537c:	adrp	x0, 406000 <ferror@plt+0x49f0>
  405380:	add	x0, x0, #0x1c0
  405384:	bl	401590 <__assert_fail@plt>
  405388:	ldr	x0, [sp, #32]
  40538c:	cmp	x0, #0x0
  405390:	b.ne	4053b4 <ferror@plt+0x3da4>  // b.any
  405394:	adrp	x0, 406000 <ferror@plt+0x49f0>
  405398:	add	x3, x0, #0x208
  40539c:	mov	w2, #0x384                 	// #900
  4053a0:	adrp	x0, 406000 <ferror@plt+0x49f0>
  4053a4:	add	x1, x0, #0x1b0
  4053a8:	adrp	x0, 406000 <ferror@plt+0x49f0>
  4053ac:	add	x0, x0, #0x1c8
  4053b0:	bl	401590 <__assert_fail@plt>
  4053b4:	ldr	x0, [sp, #40]
  4053b8:	bl	4012e0 <strlen@plt>
  4053bc:	str	x0, [sp, #56]
  4053c0:	ldr	x0, [sp, #56]
  4053c4:	mvn	x0, x0
  4053c8:	ldr	x1, [sp, #24]
  4053cc:	cmp	x1, x0
  4053d0:	b.ls	4053dc <ferror@plt+0x3dcc>  // b.plast
  4053d4:	mov	x0, #0x0                   	// #0
  4053d8:	b	40544c <ferror@plt+0x3e3c>
  4053dc:	ldr	x1, [sp, #56]
  4053e0:	ldr	x0, [sp, #24]
  4053e4:	add	x0, x1, x0
  4053e8:	add	x0, x0, #0x1
  4053ec:	bl	4013c0 <malloc@plt>
  4053f0:	str	x0, [sp, #48]
  4053f4:	ldr	x0, [sp, #48]
  4053f8:	cmp	x0, #0x0
  4053fc:	b.ne	405408 <ferror@plt+0x3df8>  // b.any
  405400:	mov	x0, #0x0                   	// #0
  405404:	b	40544c <ferror@plt+0x3e3c>
  405408:	ldr	x2, [sp, #56]
  40540c:	ldr	x1, [sp, #40]
  405410:	ldr	x0, [sp, #48]
  405414:	bl	4012b0 <memcpy@plt>
  405418:	ldr	x1, [sp, #48]
  40541c:	ldr	x0, [sp, #56]
  405420:	add	x0, x1, x0
  405424:	ldr	x2, [sp, #24]
  405428:	ldr	x1, [sp, #32]
  40542c:	bl	4012b0 <memcpy@plt>
  405430:	ldr	x1, [sp, #56]
  405434:	ldr	x0, [sp, #24]
  405438:	add	x0, x1, x0
  40543c:	ldr	x1, [sp, #48]
  405440:	add	x0, x1, x0
  405444:	strb	wzr, [x0]
  405448:	ldr	x0, [sp, #48]
  40544c:	ldp	x29, x30, [sp], #64
  405450:	ret
  405454:	stp	x29, x30, [sp, #-32]!
  405458:	mov	x29, sp
  40545c:	str	x0, [sp, #24]
  405460:	str	x1, [sp, #16]
  405464:	ldr	x0, [sp, #16]
  405468:	cmp	x0, #0x0
  40546c:	b.eq	40547c <ferror@plt+0x3e6c>  // b.none
  405470:	ldr	x0, [sp, #16]
  405474:	bl	4012e0 <strlen@plt>
  405478:	b	405480 <ferror@plt+0x3e70>
  40547c:	mov	x0, #0x0                   	// #0
  405480:	mov	x2, x0
  405484:	ldr	x1, [sp, #16]
  405488:	ldr	x0, [sp, #24]
  40548c:	bl	4052ec <ferror@plt+0x3cdc>
  405490:	ldp	x29, x30, [sp], #32
  405494:	ret
  405498:	stp	x29, x30, [sp, #-304]!
  40549c:	mov	x29, sp
  4054a0:	str	x0, [sp, #56]
  4054a4:	str	x1, [sp, #48]
  4054a8:	str	x2, [sp, #256]
  4054ac:	str	x3, [sp, #264]
  4054b0:	str	x4, [sp, #272]
  4054b4:	str	x5, [sp, #280]
  4054b8:	str	x6, [sp, #288]
  4054bc:	str	x7, [sp, #296]
  4054c0:	str	q0, [sp, #128]
  4054c4:	str	q1, [sp, #144]
  4054c8:	str	q2, [sp, #160]
  4054cc:	str	q3, [sp, #176]
  4054d0:	str	q4, [sp, #192]
  4054d4:	str	q5, [sp, #208]
  4054d8:	str	q6, [sp, #224]
  4054dc:	str	q7, [sp, #240]
  4054e0:	add	x0, sp, #0x130
  4054e4:	str	x0, [sp, #80]
  4054e8:	add	x0, sp, #0x130
  4054ec:	str	x0, [sp, #88]
  4054f0:	add	x0, sp, #0x100
  4054f4:	str	x0, [sp, #96]
  4054f8:	mov	w0, #0xffffffd0            	// #-48
  4054fc:	str	w0, [sp, #104]
  405500:	mov	w0, #0xffffff80            	// #-128
  405504:	str	w0, [sp, #108]
  405508:	add	x2, sp, #0x10
  40550c:	add	x3, sp, #0x50
  405510:	ldp	x0, x1, [x3]
  405514:	stp	x0, x1, [x2]
  405518:	ldp	x0, x1, [x3, #16]
  40551c:	stp	x0, x1, [x2, #16]
  405520:	add	x1, sp, #0x10
  405524:	add	x0, sp, #0x48
  405528:	mov	x2, x1
  40552c:	ldr	x1, [sp, #48]
  405530:	bl	4014e0 <vasprintf@plt>
  405534:	str	w0, [sp, #124]
  405538:	ldr	w0, [sp, #124]
  40553c:	cmp	w0, #0x0
  405540:	b.ge	40554c <ferror@plt+0x3f3c>  // b.tcont
  405544:	mov	x0, #0x0                   	// #0
  405548:	b	405574 <ferror@plt+0x3f64>
  40554c:	ldr	x0, [sp, #72]
  405550:	ldrsw	x1, [sp, #124]
  405554:	mov	x2, x1
  405558:	mov	x1, x0
  40555c:	ldr	x0, [sp, #56]
  405560:	bl	4052ec <ferror@plt+0x3cdc>
  405564:	str	x0, [sp, #112]
  405568:	ldr	x0, [sp, #72]
  40556c:	bl	4014d0 <free@plt>
  405570:	ldr	x0, [sp, #112]
  405574:	ldp	x29, x30, [sp], #304
  405578:	ret
  40557c:	stp	x29, x30, [sp, #-48]!
  405580:	mov	x29, sp
  405584:	str	x0, [sp, #24]
  405588:	str	x1, [sp, #16]
  40558c:	str	wzr, [sp, #44]
  405590:	str	wzr, [sp, #40]
  405594:	b	405600 <ferror@plt+0x3ff0>
  405598:	ldr	w0, [sp, #44]
  40559c:	cmp	w0, #0x0
  4055a0:	b.eq	4055ac <ferror@plt+0x3f9c>  // b.none
  4055a4:	str	wzr, [sp, #44]
  4055a8:	b	4055f4 <ferror@plt+0x3fe4>
  4055ac:	ldrsw	x0, [sp, #40]
  4055b0:	ldr	x1, [sp, #24]
  4055b4:	add	x0, x1, x0
  4055b8:	ldrsb	w0, [x0]
  4055bc:	cmp	w0, #0x5c
  4055c0:	b.ne	4055d0 <ferror@plt+0x3fc0>  // b.any
  4055c4:	mov	w0, #0x1                   	// #1
  4055c8:	str	w0, [sp, #44]
  4055cc:	b	4055f4 <ferror@plt+0x3fe4>
  4055d0:	ldrsw	x0, [sp, #40]
  4055d4:	ldr	x1, [sp, #24]
  4055d8:	add	x0, x1, x0
  4055dc:	ldrsb	w0, [x0]
  4055e0:	mov	w1, w0
  4055e4:	ldr	x0, [sp, #16]
  4055e8:	bl	401510 <strchr@plt>
  4055ec:	cmp	x0, #0x0
  4055f0:	b.ne	40561c <ferror@plt+0x400c>  // b.any
  4055f4:	ldr	w0, [sp, #40]
  4055f8:	add	w0, w0, #0x1
  4055fc:	str	w0, [sp, #40]
  405600:	ldrsw	x0, [sp, #40]
  405604:	ldr	x1, [sp, #24]
  405608:	add	x0, x1, x0
  40560c:	ldrsb	w0, [x0]
  405610:	cmp	w0, #0x0
  405614:	b.ne	405598 <ferror@plt+0x3f88>  // b.any
  405618:	b	405620 <ferror@plt+0x4010>
  40561c:	nop
  405620:	ldr	w1, [sp, #40]
  405624:	ldr	w0, [sp, #44]
  405628:	sub	w0, w1, w0
  40562c:	sxtw	x0, w0
  405630:	ldp	x29, x30, [sp], #48
  405634:	ret
  405638:	stp	x29, x30, [sp, #-64]!
  40563c:	mov	x29, sp
  405640:	str	x0, [sp, #40]
  405644:	str	x1, [sp, #32]
  405648:	str	x2, [sp, #24]
  40564c:	str	w3, [sp, #20]
  405650:	ldr	x0, [sp, #40]
  405654:	ldr	x0, [x0]
  405658:	str	x0, [sp, #56]
  40565c:	ldr	x0, [sp, #56]
  405660:	ldrsb	w0, [x0]
  405664:	cmp	w0, #0x0
  405668:	b.ne	4056a8 <ferror@plt+0x4098>  // b.any
  40566c:	ldr	x0, [sp, #40]
  405670:	ldr	x0, [x0]
  405674:	ldrsb	w0, [x0]
  405678:	cmp	w0, #0x0
  40567c:	b.eq	4056a0 <ferror@plt+0x4090>  // b.none
  405680:	adrp	x0, 406000 <ferror@plt+0x49f0>
  405684:	add	x3, x0, #0x218
  405688:	mov	w2, #0x3c6                 	// #966
  40568c:	adrp	x0, 406000 <ferror@plt+0x49f0>
  405690:	add	x1, x0, #0x1b0
  405694:	adrp	x0, 406000 <ferror@plt+0x49f0>
  405698:	add	x0, x0, #0x1d0
  40569c:	bl	401590 <__assert_fail@plt>
  4056a0:	mov	x0, #0x0                   	// #0
  4056a4:	b	4058d8 <ferror@plt+0x42c8>
  4056a8:	ldr	x1, [sp, #24]
  4056ac:	ldr	x0, [sp, #56]
  4056b0:	bl	401500 <strspn@plt>
  4056b4:	mov	x1, x0
  4056b8:	ldr	x0, [sp, #56]
  4056bc:	add	x0, x0, x1
  4056c0:	str	x0, [sp, #56]
  4056c4:	ldr	x0, [sp, #56]
  4056c8:	ldrsb	w0, [x0]
  4056cc:	cmp	w0, #0x0
  4056d0:	b.ne	4056e8 <ferror@plt+0x40d8>  // b.any
  4056d4:	ldr	x0, [sp, #40]
  4056d8:	ldr	x1, [sp, #56]
  4056dc:	str	x1, [x0]
  4056e0:	mov	x0, #0x0                   	// #0
  4056e4:	b	4058d8 <ferror@plt+0x42c8>
  4056e8:	ldr	w0, [sp, #20]
  4056ec:	cmp	w0, #0x0
  4056f0:	b.eq	40580c <ferror@plt+0x41fc>  // b.none
  4056f4:	ldr	x0, [sp, #56]
  4056f8:	ldrsb	w0, [x0]
  4056fc:	mov	w1, w0
  405700:	adrp	x0, 406000 <ferror@plt+0x49f0>
  405704:	add	x0, x0, #0x1e0
  405708:	bl	401510 <strchr@plt>
  40570c:	cmp	x0, #0x0
  405710:	b.eq	40580c <ferror@plt+0x41fc>  // b.none
  405714:	ldr	x0, [sp, #56]
  405718:	ldrsb	w0, [x0]
  40571c:	strb	w0, [sp, #48]
  405720:	strb	wzr, [sp, #49]
  405724:	ldr	x0, [sp, #56]
  405728:	add	x0, x0, #0x1
  40572c:	add	x1, sp, #0x30
  405730:	bl	40557c <ferror@plt+0x3f6c>
  405734:	mov	x1, x0
  405738:	ldr	x0, [sp, #32]
  40573c:	str	x1, [x0]
  405740:	ldr	x0, [sp, #32]
  405744:	ldr	x0, [x0]
  405748:	add	x0, x0, #0x1
  40574c:	ldr	x1, [sp, #56]
  405750:	add	x0, x1, x0
  405754:	ldrsb	w0, [x0]
  405758:	cmp	w0, #0x0
  40575c:	b.eq	4057d0 <ferror@plt+0x41c0>  // b.none
  405760:	ldr	x0, [sp, #32]
  405764:	ldr	x0, [x0]
  405768:	add	x0, x0, #0x1
  40576c:	ldr	x1, [sp, #56]
  405770:	add	x0, x1, x0
  405774:	ldrsb	w1, [x0]
  405778:	ldrsb	w0, [sp, #48]
  40577c:	cmp	w1, w0
  405780:	b.ne	4057d0 <ferror@plt+0x41c0>  // b.any
  405784:	ldr	x0, [sp, #32]
  405788:	ldr	x0, [x0]
  40578c:	add	x0, x0, #0x2
  405790:	ldr	x1, [sp, #56]
  405794:	add	x0, x1, x0
  405798:	ldrsb	w0, [x0]
  40579c:	cmp	w0, #0x0
  4057a0:	b.eq	4057e4 <ferror@plt+0x41d4>  // b.none
  4057a4:	ldr	x0, [sp, #32]
  4057a8:	ldr	x0, [x0]
  4057ac:	add	x0, x0, #0x2
  4057b0:	ldr	x1, [sp, #56]
  4057b4:	add	x0, x1, x0
  4057b8:	ldrsb	w0, [x0]
  4057bc:	mov	w1, w0
  4057c0:	ldr	x0, [sp, #24]
  4057c4:	bl	401510 <strchr@plt>
  4057c8:	cmp	x0, #0x0
  4057cc:	b.ne	4057e4 <ferror@plt+0x41d4>  // b.any
  4057d0:	ldr	x0, [sp, #40]
  4057d4:	ldr	x1, [sp, #56]
  4057d8:	str	x1, [x0]
  4057dc:	mov	x0, #0x0                   	// #0
  4057e0:	b	4058d8 <ferror@plt+0x42c8>
  4057e4:	ldr	x0, [sp, #56]
  4057e8:	add	x1, x0, #0x1
  4057ec:	str	x1, [sp, #56]
  4057f0:	ldr	x1, [sp, #32]
  4057f4:	ldr	x1, [x1]
  4057f8:	add	x1, x1, #0x2
  4057fc:	add	x1, x0, x1
  405800:	ldr	x0, [sp, #40]
  405804:	str	x1, [x0]
  405808:	b	4058d4 <ferror@plt+0x42c4>
  40580c:	ldr	w0, [sp, #20]
  405810:	cmp	w0, #0x0
  405814:	b.eq	4058a4 <ferror@plt+0x4294>  // b.none
  405818:	ldr	x1, [sp, #24]
  40581c:	ldr	x0, [sp, #56]
  405820:	bl	40557c <ferror@plt+0x3f6c>
  405824:	mov	x1, x0
  405828:	ldr	x0, [sp, #32]
  40582c:	str	x1, [x0]
  405830:	ldr	x0, [sp, #32]
  405834:	ldr	x0, [x0]
  405838:	ldr	x1, [sp, #56]
  40583c:	add	x0, x1, x0
  405840:	ldrsb	w0, [x0]
  405844:	cmp	w0, #0x0
  405848:	b.eq	405888 <ferror@plt+0x4278>  // b.none
  40584c:	ldr	x0, [sp, #32]
  405850:	ldr	x0, [x0]
  405854:	ldr	x1, [sp, #56]
  405858:	add	x0, x1, x0
  40585c:	ldrsb	w0, [x0]
  405860:	mov	w1, w0
  405864:	ldr	x0, [sp, #24]
  405868:	bl	401510 <strchr@plt>
  40586c:	cmp	x0, #0x0
  405870:	b.ne	405888 <ferror@plt+0x4278>  // b.any
  405874:	ldr	x0, [sp, #40]
  405878:	ldr	x1, [sp, #56]
  40587c:	str	x1, [x0]
  405880:	mov	x0, #0x0                   	// #0
  405884:	b	4058d8 <ferror@plt+0x42c8>
  405888:	ldr	x0, [sp, #32]
  40588c:	ldr	x0, [x0]
  405890:	ldr	x1, [sp, #56]
  405894:	add	x1, x1, x0
  405898:	ldr	x0, [sp, #40]
  40589c:	str	x1, [x0]
  4058a0:	b	4058d4 <ferror@plt+0x42c4>
  4058a4:	ldr	x1, [sp, #24]
  4058a8:	ldr	x0, [sp, #56]
  4058ac:	bl	401570 <strcspn@plt>
  4058b0:	mov	x1, x0
  4058b4:	ldr	x0, [sp, #32]
  4058b8:	str	x1, [x0]
  4058bc:	ldr	x0, [sp, #32]
  4058c0:	ldr	x0, [x0]
  4058c4:	ldr	x1, [sp, #56]
  4058c8:	add	x1, x1, x0
  4058cc:	ldr	x0, [sp, #40]
  4058d0:	str	x1, [x0]
  4058d4:	ldr	x0, [sp, #56]
  4058d8:	ldp	x29, x30, [sp], #64
  4058dc:	ret
  4058e0:	stp	x29, x30, [sp, #-48]!
  4058e4:	mov	x29, sp
  4058e8:	str	x0, [sp, #24]
  4058ec:	ldr	x0, [sp, #24]
  4058f0:	bl	401410 <fgetc@plt>
  4058f4:	str	w0, [sp, #44]
  4058f8:	ldr	w0, [sp, #44]
  4058fc:	cmn	w0, #0x1
  405900:	b.ne	40590c <ferror@plt+0x42fc>  // b.any
  405904:	mov	w0, #0x1                   	// #1
  405908:	b	40591c <ferror@plt+0x430c>
  40590c:	ldr	w0, [sp, #44]
  405910:	cmp	w0, #0xa
  405914:	b.ne	4058ec <ferror@plt+0x42dc>  // b.any
  405918:	mov	w0, #0x0                   	// #0
  40591c:	ldp	x29, x30, [sp], #48
  405920:	ret
  405924:	nop
  405928:	stp	x29, x30, [sp, #-64]!
  40592c:	mov	x29, sp
  405930:	stp	x19, x20, [sp, #16]
  405934:	adrp	x20, 417000 <ferror@plt+0x159f0>
  405938:	add	x20, x20, #0xdf0
  40593c:	stp	x21, x22, [sp, #32]
  405940:	adrp	x21, 417000 <ferror@plt+0x159f0>
  405944:	add	x21, x21, #0xde8
  405948:	sub	x20, x20, x21
  40594c:	mov	w22, w0
  405950:	stp	x23, x24, [sp, #48]
  405954:	mov	x23, x1
  405958:	mov	x24, x2
  40595c:	bl	401278 <memcpy@plt-0x38>
  405960:	cmp	xzr, x20, asr #3
  405964:	b.eq	405990 <ferror@plt+0x4380>  // b.none
  405968:	asr	x20, x20, #3
  40596c:	mov	x19, #0x0                   	// #0
  405970:	ldr	x3, [x21, x19, lsl #3]
  405974:	mov	x2, x24
  405978:	add	x19, x19, #0x1
  40597c:	mov	x1, x23
  405980:	mov	w0, w22
  405984:	blr	x3
  405988:	cmp	x20, x19
  40598c:	b.ne	405970 <ferror@plt+0x4360>  // b.any
  405990:	ldp	x19, x20, [sp, #16]
  405994:	ldp	x21, x22, [sp, #32]
  405998:	ldp	x23, x24, [sp, #48]
  40599c:	ldp	x29, x30, [sp], #64
  4059a0:	ret
  4059a4:	nop
  4059a8:	ret
  4059ac:	nop
  4059b0:	adrp	x2, 418000 <ferror@plt+0x169f0>
  4059b4:	mov	x1, #0x0                   	// #0
  4059b8:	ldr	x2, [x2, #448]
  4059bc:	b	401350 <__cxa_atexit@plt>
  4059c0:	mov	x2, x1
  4059c4:	mov	x1, x0
  4059c8:	mov	w0, #0x0                   	// #0
  4059cc:	b	4015b0 <__xstat@plt>
  4059d0:	mov	x2, x1
  4059d4:	mov	w1, w0
  4059d8:	mov	w0, #0x0                   	// #0
  4059dc:	b	401550 <__fxstat@plt>

Disassembly of section .fini:

00000000004059e0 <.fini>:
  4059e0:	stp	x29, x30, [sp, #-16]!
  4059e4:	mov	x29, sp
  4059e8:	ldp	x29, x30, [sp], #16
  4059ec:	ret
