sim_seconds                                  0.095849                       # Number of seconds simulated
sim_ticks                                 95849030000                       # Number of ticks simulated
final_tick                               4309070902500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6189951                       # Simulator instruction rate (inst/s)
host_op_rate                                  6819381                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              689516376                       # Simulator tick rate (ticks/s)
host_mem_usage                                2567044                       # Number of bytes of host memory used
host_seconds                                   139.01                       # Real time elapsed on the host
sim_insts                                   860459154                       # Number of instructions simulated
sim_ops                                     947955811                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data      1053696                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data      1036288                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data      1096192                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data      1040640                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst          512                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4276736                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        49920                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       134144                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        134144                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         4116                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           69                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         4048                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         4282                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         4065                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             16706                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          524                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              524                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       117518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     10993288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       184290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     10811669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        90809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     11436652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst       122860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     10857074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst         5342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            44619502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       117518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       184290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        90809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst       122860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst         5342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         520819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       1399534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            1399534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       1399534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       117518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     10993288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       184290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     10811669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        90809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     11436652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst       122860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     10857074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst         5342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           46019036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     16706                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      524                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  133648                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   4192                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4269184                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  7552                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                133888                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4276736                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             134144                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  236                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0           16433                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1           16440                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2           17669                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3           14752                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4           18290                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5           15048                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6           19041                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7           15739                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             512                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             512                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             464                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             505                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             568                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             480                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             551                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             592                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 95878454000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              133648                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               4192                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 16582                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 16583                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 16592                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 16599                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 16605                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 16612                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 16617                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 16620                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                   102                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                    93                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                   84                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                   77                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                   70                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                   63                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                   58                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                   55                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  173                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  173                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  173                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  173                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  173                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  174                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  174                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  174                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  176                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  176                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  176                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  176                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  176                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  176                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  176                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  176                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  175                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  175                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  175                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  175                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  175                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  174                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  174                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  174                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        17545                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   250.958792                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   246.087528                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    30.022399                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          231      1.32%      1.32% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           69      0.39%      1.71% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           42      0.24%      1.95% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            9      0.05%      2.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           43      0.25%      2.25% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           68      0.39%      2.63% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          222      1.27%      3.90% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        16861     96.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        17545                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          175                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   753.714286                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   393.924907                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   748.855271                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-127           49     28.00%     28.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-255           16      9.14%     37.14% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-383            4      2.29%     39.43% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-511           11      6.29%     45.71% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-639           11      6.29%     52.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-767           10      5.71%     57.71% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-895           11      6.29%     64.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-1023           14      8.00%     72.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1151            9      5.14%     77.14% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1279            7      4.00%     81.14% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1407            3      1.71%     82.86% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1535            5      2.86%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1663            5      2.86%     88.57% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1791            1      0.57%     89.14% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-1919            5      2.86%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1920-2047            3      1.71%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2048-2175            3      1.71%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2176-2303            1      0.57%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2304-2431            1      0.57%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2432-2559            1      0.57%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2560-2687            1      0.57%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2688-2815            1      0.57%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2816-2943            1      0.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2944-3071            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4736-4863            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          175                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          175                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.908571                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.894275                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     0.744856                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              1      0.57%      0.57% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              1      0.57%      1.14% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21              1      0.57%      1.71% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            172     98.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          175                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3912685930                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            6174019330                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                426918400                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29327.84                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46277.84                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      44.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       1.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   44.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    1.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.46                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.45                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.18                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 116571                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3480                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.02                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  5564622.98                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  86070824403                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    8422014600                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1356157960                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0              12945744                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          12801801.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          13153190.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          13593484.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               8733240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               8636136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               8873184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               9170208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         68249625.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         66984153.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         67869734.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         70478054.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        10752860.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        10597340.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        11071365.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3            11114496                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      6751944192.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      6752890465.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      6759202800.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      6763989761.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       73715033280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       73714203216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       73708666080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       73704466992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        103433684822.400009                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        103432138992.959991                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        103434862234.559998                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        103438838876.160004                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.928091                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.926927                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.928979                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.931975                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           10                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           10                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           10                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           10                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst        12800                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data      1076736                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data      1022464                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst        14336                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data      1085952                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst        18944                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data      1031936                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4277504                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst        18944                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        60416                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       172288                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        172288                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         4206                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         3994                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         4242                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           74                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         4031                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             16709                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          673                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              673                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       133543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     11233666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst       141556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     10667442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst       149569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data     11329817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst       197644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     10766264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst         8013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            44627515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       133543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst       141556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst       149569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst       197644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst         8013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         630325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       1797493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            1797493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       1797493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       133543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     11233666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst       141556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     10667442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst       149569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data     11329817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst       197644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     10766264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst         8013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           46425008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     16709                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      673                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  133672                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   5384                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4272864                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  4640                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                172032                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4277504                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             172288                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  145                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0           18713                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1           16104                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2           15464                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3           15513                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4           17722                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5           16649                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           17033                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7           16329                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             921                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             576                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             640                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             624                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             592                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             528                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             824                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             671                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 95872003000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              133672                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               5384                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 16552                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 16555                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 16559                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 16561                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 16565                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 16574                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 16582                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 16594                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   132                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   122                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  118                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                  116                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  114                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  105                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                   97                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                   85                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  221                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  223                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  223                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  223                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  223                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  223                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  224                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  225                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  225                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  225                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  225                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  225                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  225                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  225                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  225                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  225                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  225                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  225                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  225                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  225                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  225                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  225                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  224                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  223                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        17738                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   250.586086                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   245.105809                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    31.437833                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          280      1.58%      1.58% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           60      0.34%      1.92% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           33      0.19%      2.10% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            7      0.04%      2.14% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           34      0.19%      2.33% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           59      0.33%      2.67% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          268      1.51%      4.18% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        16997     95.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        17738                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          225                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   594.697778                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   330.181052                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   546.233015                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-63           33     14.67%     14.67% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-127           32     14.22%     28.89% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-191            9      4.00%     32.89% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-255            3      1.33%     34.22% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-319            4      1.78%     36.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::320-383            5      2.22%     38.22% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-447           13      5.78%     44.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::448-511           10      4.44%     48.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-575           14      6.22%     54.67% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::576-639           12      5.33%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-703           16      7.11%     67.11% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::704-767           12      5.33%     72.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-831            7      3.11%     75.56% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::832-895            6      2.67%     78.22% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-959            2      0.89%     79.11% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::960-1023            2      0.89%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1087            5      2.22%     82.22% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1088-1151            4      1.78%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1215            5      2.22%     86.22% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1216-1279            3      1.33%     87.56% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1343            7      3.11%     90.67% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1344-1407            4      1.78%     92.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1471            1      0.44%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1472-1535            2      0.89%     93.78% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1599            2      0.89%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1600-1663            1      0.44%     95.11% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1664-1727            3      1.33%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1728-1791            1      0.44%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-1855            1      0.44%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1856-1919            1      0.44%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1920-1983            1      0.44%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2112-2175            1      0.44%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2240-2303            1      0.44%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2432-2495            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3456-3519            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          225                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          225                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.893333                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.875414                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     0.833024                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              1      0.44%      0.44% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17              1      0.44%      0.89% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18              1      0.44%      1.33% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              1      0.44%      1.78% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              3      1.33%      3.11% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            216     96.00%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::25              2      0.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          225                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 3911946814                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            6175229464                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                427286400                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   29297.05                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              46247.05                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      44.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       1.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   44.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    1.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.46                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.45                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    30.86                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 116685                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  4480                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.21                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  5515591.01                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  86050809993                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    8422014600                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1376172370                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0              13239072                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1              12549600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          13098153.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          13487644.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0               8931120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               8466000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               8836056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               9098808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         69816115.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         65040268.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         68412364.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         69212083.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        10819630.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        10759495.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        10795991.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        11313561.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      6755247803.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      6752298614.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      6757057831.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      6767281169.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       73712135376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       73714722384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       73710547632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       73701579792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        103436214996.480011                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        103429862242.559998                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        103434773908.799988                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        103437998938.559998                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.929998                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.925212                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.928912                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.931342                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data      1046016                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data      1030400                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker         3072                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data      1083392                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker         2816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data      1025536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4244736                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        49408                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       156672                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        156672                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         4086                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           69                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         4025                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker           12                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         4232                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker           11                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         4006                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             16581                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          612                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              612                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker        21367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst        88139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     10913162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker        21367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst       184290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     10750239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker        32050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst       120189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     11303109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker        29380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst       114847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     10699493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst         8013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            44285644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst        88139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst       184290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst       120189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst       114847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst         8013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         515477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       1634571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            1634571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       1634571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker        21367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst        88139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     10913162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker        21367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst       184290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     10750239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker        32050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst       120189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     11303109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker        29380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst       114847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     10699493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst         8013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           45920214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     16581                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      612                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  132648                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   4896                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4236992                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                  7744                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                155712                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4244736                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             156672                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  242                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                  14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0           16193                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1           17225                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2           17632                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3           15789                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4           15802                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5           15626                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6           16600                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7           17539                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             503                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             641                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             536                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             792                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             544                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             488                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             600                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             762                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 95865129000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              132648                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               4896                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 16462                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 16460                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 16462                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 16465                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 16467                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 16476                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 16481                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 16484                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                    97                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                    88                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                   86                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                   83                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                   81                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                   72                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                   67                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                   64                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  200                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  200                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  200                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  200                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  200                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  201                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  201                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  202                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  204                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  204                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  204                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  204                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  204                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  203                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  203                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  202                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        17541                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   250.424947                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   244.887028                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    31.770748                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          274      1.56%      1.56% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           66      0.38%      1.94% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           42      0.24%      2.18% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            4      0.02%      2.20% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           43      0.25%      2.45% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           66      0.38%      2.82% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          255      1.45%      4.28% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        16791     95.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        17541                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          204                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   646.617647                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   369.746777                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   573.393357                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63           26     12.75%     12.75% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           27     13.24%     25.98% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191            7      3.43%     29.41% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255            3      1.47%     30.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319            7      3.43%     34.31% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383            9      4.41%     38.73% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447            8      3.92%     42.65% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511            9      4.41%     47.06% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575           13      6.37%     53.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639            9      4.41%     57.84% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703            5      2.45%     60.29% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767            9      4.41%     64.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831            7      3.43%     68.14% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            8      3.92%     72.06% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959            5      2.45%     74.51% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023            7      3.43%     77.94% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087            6      2.94%     80.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            5      2.45%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            4      1.96%     85.29% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            1      0.49%     85.78% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            5      2.45%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407            5      2.45%     90.69% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1471            3      1.47%     92.16% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1472-1535            1      0.49%     92.65% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1599            1      0.49%     93.14% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1600-1663            2      0.98%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1728-1791            2      0.98%     95.10% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-1855            1      0.49%     95.59% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1856-1919            1      0.49%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1920-1983            1      0.49%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1984-2047            2      0.98%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2240-2303            1      0.49%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2304-2367            1      0.49%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2560-2623            1      0.49%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2624-2687            1      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2816-2879            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          204                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          204                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.852941                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.812312                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.289572                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              3      1.47%      1.47% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::17              1      0.49%      1.96% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19              1      0.49%      2.45% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::21              1      0.49%      2.94% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              1      0.49%      3.43% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            194     95.10%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::25              2      0.98%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32              1      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          204                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 3869256916                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            6113538616                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                423699200                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   29222.67                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              46172.67                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      44.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       1.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   44.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    1.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.46                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.18                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 115686                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4045                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              82.86                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  5575823.24                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  86065931163                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    8422014600                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1361051200                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          12994732.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1              13072752                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          12607660.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          13077590.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               8766288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               8818920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               8505168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               8822184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         68411366.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1             68517696                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         65143603.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         67342579.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        10736686.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        10693140.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        10776084.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        10916259.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      6752824528.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      6756699908.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2        6753632688                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      6761422463.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       73714261056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       73710861600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       73713552144                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       73706719008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        103434020537.279999                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        103434689896.320007                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        103430243228.160004                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        103434325964.160004                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.928344                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.928849                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.925499                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.928575                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data      1097216                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst        12800                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data      1088512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data      1126912                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst        15360                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data      1084672                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4448000                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        44032                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       206592                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        206592                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         4286                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         4252                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         4402                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           60                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         4237                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             17375                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          807                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              807                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        13354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst        40063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     11447335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker         5342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst       133543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     11356526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker        24038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst       117518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     11757156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker        24038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst       160252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     11316463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst         8013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data         2671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            46406312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        40063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst       133543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst       117518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst       160252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst         8013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         459389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       2155390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            2155390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       2155390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        13354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        40063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     11447335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker         5342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst       133543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     11356526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker        24038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst       117518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     11757156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker        24038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst       160252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     11316463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst         8013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data         2671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           48561702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     17375                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      807                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  139000                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   6456                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4435488                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 12512                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                206592                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4448000                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             206592                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  391                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0           17721                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1           17392                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2           15929                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           16545                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4           16760                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5           16048                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6           19660                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7           18554                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             792                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             640                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2            1088                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             840                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             736                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             552                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            1088                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             720                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 95865369000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              139000                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               6456                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 17196                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 17206                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 17210                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 17211                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 17215                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 17223                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 17229                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 17236                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                   115                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   103                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                   99                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                   96                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                   92                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                   84                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                   78                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                   71                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   14                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  267                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  267                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  267                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  267                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  267                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  268                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  269                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  269                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  270                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  269                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  268                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  268                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        18586                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   249.762187                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   243.613200                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    33.513634                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          323      1.74%      1.74% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           82      0.44%      2.18% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           43      0.23%      2.41% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           14      0.08%      2.49% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           42      0.23%      2.71% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           81      0.44%      3.15% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          311      1.67%      4.82% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        17690     95.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        18586                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          270                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   517.011111                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   312.743261                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   462.378162                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-63           35     12.96%     12.96% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-127           34     12.59%     25.56% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-191           16      5.93%     31.48% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-255            8      2.96%     34.44% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-319           16      5.93%     40.37% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-383           11      4.07%     44.44% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-447           17      6.30%     50.74% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-511           26      9.63%     60.37% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-575            5      1.85%     62.22% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-639           16      5.93%     68.15% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-703           11      4.07%     72.22% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-767           11      4.07%     76.30% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-831            7      2.59%     78.89% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-895            8      2.96%     81.85% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-959            4      1.48%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-1023            9      3.33%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1087            7      2.59%     89.26% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1151            5      1.85%     91.11% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1215            2      0.74%     91.85% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1216-1279            1      0.37%     92.22% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1343            3      1.11%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1344-1407            3      1.11%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1471            3      1.11%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1472-1535            3      1.11%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1599            1      0.37%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1600-1663            4      1.48%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1664-1727            1      0.37%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1728-1791            1      0.37%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2048-2111            1      0.37%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3328-3391            1      0.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          270                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          270                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.911111                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.898234                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.710690                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              1      0.37%      0.37% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18              1      0.37%      0.74% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              1      0.37%      1.11% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              1      0.37%      1.48% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              1      0.37%      1.85% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            265     98.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          270                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 4094300386                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            6443722936                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                443548800                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29538.49                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46488.49                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      46.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       2.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   46.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    2.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.48                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.46                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.21                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 121107                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  5372                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.21                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  5272542.57                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  85972381793                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    8422014600                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1454600570                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0              13713840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          13249353.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          13504579.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          15407884.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               9251400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               8938056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               9110232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3              10394208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         72458380.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1             68332992                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         69754214.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         80385676.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        11267112.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        11466593.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        11419729.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        12242534.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      6759804666.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      6759316892.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      6763135636.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      6780266498.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       73708138128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       73708566000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       73705216224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       73690189152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        103440659407.680008                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        103435895766.720001                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        103438166496                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        103454911834.559998                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.933346                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.929757                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.931468                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.944084                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst        12800                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data      1004032                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       996096                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst        14848                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data      1051136                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst        14848                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       991744                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4096256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst        14848                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst        14848                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       166656                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        166656                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         3922                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         3891                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           58                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         4106                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           58                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         3874                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             16001                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          651                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              651                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst       133543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     10475140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        93480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     10392343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst       154910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     10966579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.itb.walker         2671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst       154910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     10346938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        13354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data         2671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            42736541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       133543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        93480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst       154910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst       154910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        13354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         550199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       1738734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            1738734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       1738734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       133543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     10475140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        93480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     10392343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst       154910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     10966579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.itb.walker         2671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst       154910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     10346938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        13354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data         2671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           44475275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     16001                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      651                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  128008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   5208                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4091520                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                  4736                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                166400                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4096256                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             166656                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  148                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs        44781                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0           13753                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1           18120                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2           16040                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3           16168                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4           16065                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5           14936                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6           16360                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7           16418                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             872                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             608                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             592                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             616                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             568                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             464                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             448                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            1032                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 95878600000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              128008                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               5208                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 15871                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 15871                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 15881                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 15886                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 15889                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 15891                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 15894                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 15899                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   101                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                    98                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                   88                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                   83                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                   80                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                   78                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                   75                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                   70                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  213                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  214                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  214                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  214                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  215                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  216                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  216                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  216                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  219                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  219                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  219                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  219                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  219                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  219                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  219                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  219                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  218                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  218                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  218                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  218                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  217                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  216                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  216                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  216                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        17014                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   250.259786                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   244.639782                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    32.106590                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          267      1.57%      1.57% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           68      0.40%      1.97% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           42      0.25%      2.22% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           11      0.06%      2.28% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           43      0.25%      2.53% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           69      0.41%      2.94% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          254      1.49%      4.43% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        16260     95.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        17014                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          218                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   586.146789                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   343.544821                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   522.960340                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63           19      8.72%      8.72% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           37     16.97%     25.69% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191           11      5.05%     30.73% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255           13      5.96%     36.70% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319           10      4.59%     41.28% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383           13      5.96%     47.25% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447            7      3.21%     50.46% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-511            6      2.75%     53.21% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575            4      1.83%     55.05% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639           11      5.05%     60.09% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703            5      2.29%     62.39% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767           12      5.50%     67.89% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831            8      3.67%     71.56% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895            8      3.67%     75.23% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959            6      2.75%     77.98% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023            9      4.13%     82.11% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            7      3.21%     85.32% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            2      0.92%     86.24% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            2      0.92%     87.16% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1279            3      1.38%     88.53% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1343            2      0.92%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1407            4      1.83%     91.28% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1471            3      1.38%     92.66% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1472-1535            1      0.46%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1599            1      0.46%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1600-1663            3      1.38%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1664-1727            1      0.46%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1728-1791            2      0.92%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1856-1919            1      0.46%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1920-1983            1      0.46%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1984-2047            4      1.83%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2112-2175            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2176-2239            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          218                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          218                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.853211                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.830569                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.938925                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              2      0.92%      0.92% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              1      0.46%      1.38% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::20              2      0.92%      2.29% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              1      0.46%      2.75% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::23              1      0.46%      3.21% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            210     96.33%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::25              1      0.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          218                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 3771958948                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            5939185948                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                409152000                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   29500.70                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              46450.70                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      42.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       1.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   42.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    1.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.44                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    30.80                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 111726                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  4320                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              82.95                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  5757782.85                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  86101913762                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    8422014600                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1325068601                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0              12244176                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          12809059.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          12645763.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          13413254.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               8259960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               8641032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               8530872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               9048624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         63678451.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         66513907.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2             65335296                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         69088281.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        10783134.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        10729635.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        10666598.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        11277066.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      6747089708.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      6754838060.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      6755788327.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      6764491379.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       73719291600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       73712494800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       73711661232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       73704026976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        103427372909.760010                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        103432052374.080002                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        103430653968.959991                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        103437371461.440002                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.923336                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.926862                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.925808                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.930869                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data      1110528                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker         2560                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data      1053952                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst        16640                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data      1146368                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst        15104                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data      1036544                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4403968                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst        16640                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        50688                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       151040                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        151040                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         4338                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker           10                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         4117                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           65                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         4478                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           59                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         4049                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             17203                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          590                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              590                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker        10683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst        58759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     11586221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker        26709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst       130872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     10995959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker        10683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst       173606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     11960142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker        13354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst       157581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     10814340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst         8013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            45946923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst        58759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst       130872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst       173606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst       157581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst         8013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         528832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       1575811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            1575811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       1575811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker        10683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst        58759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     11586221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker        26709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst       130872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     10995959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker        10683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst       173606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     11960142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker        13354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst       157581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     10814340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst         8013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           47522734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     17203                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      590                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  137624                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   4720                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4396352                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  7616                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                151040                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4403968                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             151040                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  238                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs          112                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0           15736                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1           16794                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2           15948                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3           19137                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4           16794                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5           16896                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6           18665                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7           17416                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             413                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             608                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             680                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             712                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             584                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             520                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             624                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             579                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 95866204000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              137624                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               4720                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 17073                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 17069                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 17074                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 17084                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 17089                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 17098                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 17104                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 17108                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   109                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                   103                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                   98                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                   88                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                   83                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                   74                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                   68                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                   64                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  194                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  194                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  194                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  194                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  195                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  196                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  197                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  198                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  198                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  198                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  198                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  198                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  198                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  198                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  198                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  198                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  198                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  198                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  198                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  198                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  197                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  196                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  195                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  194                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        18129                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   250.835236                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   245.597861                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    30.730095                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          273      1.51%      1.51% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           57      0.31%      1.82% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           36      0.20%      2.02% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            3      0.02%      2.04% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           37      0.20%      2.24% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           55      0.30%      2.54% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          260      1.43%      3.98% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        17408     96.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        18129                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          198                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   695.808081                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   377.573838                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   624.462484                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63           24     12.12%     12.12% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           27     13.64%     25.76% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191           10      5.05%     30.81% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255            9      4.55%     35.35% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319            4      2.02%     37.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383            7      3.54%     40.91% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447            5      2.53%     43.43% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511            6      3.03%     46.46% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575            5      2.53%     48.99% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639            4      2.02%     51.01% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703            8      4.04%     55.05% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767            5      2.53%     57.58% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831            6      3.03%     60.61% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895            7      3.54%     64.14% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959            8      4.04%     68.18% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023           10      5.05%     73.23% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087            6      3.03%     76.26% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1151            7      3.54%     79.80% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            2      1.01%     80.81% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            4      2.02%     82.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            1      0.51%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1407            5      2.53%     85.86% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            6      3.03%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            4      2.02%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1599            3      1.52%     92.42% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1600-1663            2      1.01%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1727            1      0.51%     93.94% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1728-1791            2      1.01%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-1855            3      1.52%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1984-2047            1      0.51%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2112-2175            1      0.51%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2368-2431            1      0.51%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2688-2751            2      1.01%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2752-2815            1      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2880-2943            1      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          198                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          198                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.838384                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.819605                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     0.875000                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::17              1      0.51%      0.51% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18              1      0.51%      1.01% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19              1      0.51%      1.52% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::20              2      1.01%      2.53% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21              1      0.51%      3.03% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              1      0.51%      3.54% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              1      0.51%      4.04% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            190     95.96%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          198                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 4044845978                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            6373538678                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                439635200                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   29441.47                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              46391.47                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      45.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       1.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   45.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    1.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.47                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.46                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    31.49                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 120049                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  3928                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  5387860.62                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  86027978947                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    8422014600                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1399390323                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          12454041.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          13761014.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          13599532.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          13946083.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               8401536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               9283224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               9174288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               9408072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         65600870.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         72754406.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2             70794048                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3             72728448                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        10285470.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        10895523.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        11247206.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        11250524.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      6749204745.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      6761232912.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2        6763779144                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      6766533748.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       73717436304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       73706885280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       73704651744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       73702235424                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        103429408848                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        103440838241.279999                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        103439271842.880005                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        103442128179.839996                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.924870                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.933481                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.932301                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.934453                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst        16128                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data      1135104                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst        20480                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data      1072384                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst        18944                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data      1149696                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst        21760                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data      1030912                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4467200                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst        16128                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst        20480                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst        18944                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst        21760                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        78336                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       182528                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        182528                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           63                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         4434                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           80                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         4189                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           74                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data         4491                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           85                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         4027                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             17450                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          713                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              713                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       168265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     11842624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst       213669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     11188261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst       197644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     11994863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst       227024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     10755581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        10683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data         8013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            46606627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       168265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst       213669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst       197644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst       227024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        10683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         817285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       1904328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            1904328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       1904328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       168265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     11842624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst       213669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     11188261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst       197644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     11994863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst       227024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     10755581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        10683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data         8013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           48510955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     17450                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      713                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  139600                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   5704                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4462656                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  4544                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                182784                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4467200                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             182528                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  142                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs           13                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0           18600                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1           16320                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2           16920                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3           16560                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4           16265                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5           15425                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6           20680                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7           18688                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             848                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             663                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             632                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             721                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             656                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             576                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             920                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             696                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 95859345000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              139600                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               5704                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 17277                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 17288                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 17301                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 17303                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 17305                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 17311                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 17319                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 17325                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   130                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   117                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  104                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  102                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  103                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                   98                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                   90                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                   84                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   23                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   23                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   23                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   23                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   20                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   20                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  235                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  235                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  235                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  235                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  235                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  235                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  235                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  236                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  239                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  239                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  239                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  239                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  239                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  239                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  239                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  239                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  239                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  239                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  239                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  239                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  239                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  239                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  239                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  238                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        18558                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   250.320078                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   244.746924                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    31.941595                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          289      1.56%      1.56% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           75      0.40%      1.96% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           44      0.24%      2.20% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            8      0.04%      2.24% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           44      0.24%      2.48% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           76      0.41%      2.89% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          285      1.54%      4.42% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        17737     95.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        18558                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          239                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   584.209205                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   325.796886                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   553.588839                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63           37     15.48%     15.48% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           26     10.88%     26.36% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191            8      3.35%     29.71% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255           10      4.18%     33.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319           10      4.18%     38.08% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383           14      5.86%     43.93% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447           14      5.86%     49.79% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511           10      4.18%     53.97% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575            8      3.35%     57.32% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639           16      6.69%     64.02% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703            9      3.77%     67.78% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767            6      2.51%     70.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            5      2.09%     72.38% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895           11      4.60%     76.99% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            6      2.51%     79.50% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023           10      4.18%     83.68% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            3      1.26%     84.94% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            4      1.67%     86.61% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            4      1.67%     88.28% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            3      1.26%     89.54% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            3      1.26%     90.79% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            2      0.84%     91.63% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1408-1471            2      0.84%     92.47% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1472-1535            3      1.26%     93.72% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1599            2      0.84%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1600-1663            2      0.84%     95.40% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1664-1727            1      0.42%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-1855            1      0.42%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1856-1919            1      0.42%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1920-1983            1      0.42%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-2111            1      0.42%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2176-2239            1      0.42%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2368-2431            1      0.42%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2496-2559            1      0.42%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2560-2623            1      0.42%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2624-2687            1      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2752-2815            1      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          239                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          239                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.899582                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.879967                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     0.858937                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              2      0.84%      0.84% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              1      0.42%      1.26% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.42%      1.67% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            235     98.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          239                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 4121540264                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            6485353364                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                446265600                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   29553.99                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              46503.99                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      46.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       1.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   46.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    1.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.48                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    30.96                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 121860                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  4752                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.31                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  5277726.42                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  85982973063                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    8422014600                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1444009300                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          13436841.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          13657593.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2              12836880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          14416617.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               9064536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               9213456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               8659800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               9725496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         70565913.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         71653670.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2             66293760                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         75700185.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        11270430.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        11085465.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        10925383.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        11157626.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      6756733725.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      6761147878.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      6756262531.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      6770544560.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       73710831936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       73706959872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       73711245264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       73698717168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        103437929262.720001                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        103439743815.360001                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        103432249498.559998                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        103446287534.399994                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.931289                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.932656                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.927010                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.937587                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data      1016064                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst        20480                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data      1009152                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst        12288                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data      1092352                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst        14848                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       999680                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4172288                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst        20480                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst        14848                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        55040                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       178176                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        178176                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         3969                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           80                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         3942                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         4267                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           58                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         3905                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             16298                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          696                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              696                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst        69443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     10600671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst       213669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     10528557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst       128202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     11396589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst       154910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     10429735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst         8013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            43529788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst        69443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst       213669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst       128202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst       154910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst         8013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         574236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       1858923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            1858923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       1858923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst        69443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     10600671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst       213669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     10528557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst       128202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     11396589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst       154910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     10429735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst         8013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           45388712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     16298                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      696                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  130384                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   5568                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4164288                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  8000                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                177952                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4172288                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             178176                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  250                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0           18089                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1           16281                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2           15049                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3           15281                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4           14609                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5           17224                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6           17097                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7           16504                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             761                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             704                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             720                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             641                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             704                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             520                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             919                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             592                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 95882226000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              130384                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               5568                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 16149                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 16155                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 16164                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 16166                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 16171                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 16177                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 16183                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 16185                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   117                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   111                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  102                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  100                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                   95                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                   89                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                   83                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                   81                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  229                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  229                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  229                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  229                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  229                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  229                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  229                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  230                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  232                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        17348                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   250.302052                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   244.558539                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    32.216912                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          285      1.64%      1.64% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           69      0.40%      2.04% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           32      0.18%      2.23% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            2      0.01%      2.24% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           34      0.20%      2.43% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           68      0.39%      2.82% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          274      1.58%      4.40% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        16584     95.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        17348                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          233                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   558.721030                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   324.810326                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   515.982929                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63           33     14.16%     14.16% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           19      8.15%     22.32% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191           17      7.30%     29.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255           13      5.58%     35.19% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319            9      3.86%     39.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383           14      6.01%     45.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447           14      6.01%     51.07% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511           12      5.15%     56.22% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575            7      3.00%     59.23% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639           11      4.72%     63.95% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703           11      4.72%     68.67% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767           13      5.58%     74.25% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831            7      3.00%     77.25% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            9      3.86%     81.12% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            2      0.86%     81.97% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023            2      0.86%     82.83% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            9      3.86%     86.70% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            5      2.15%     88.84% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            1      0.43%     89.27% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            2      0.86%     90.13% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            6      2.58%     92.70% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            1      0.43%     93.13% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1471            2      0.86%     93.99% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1472-1535            1      0.43%     94.42% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1599            2      0.86%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-1855            1      0.43%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1856-1919            1      0.43%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1920-1983            1      0.43%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1984-2047            2      0.86%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2048-2111            2      0.86%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2112-2175            2      0.86%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2304-2367            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2560-2623            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          233                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          233                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.866953                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.839546                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.014710                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              3      1.29%      1.29% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17              1      0.43%      1.72% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              1      0.43%      2.15% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            227     97.42%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25              1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          233                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 3816752666                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            6022523966                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                416428800                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29329.40                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46279.40                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      43.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       1.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   43.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    1.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.45                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    30.55                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 113720                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  4627                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.20                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  5642122.28                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  86073298600                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    8422014600                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1353943670                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          13317091.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          12439526.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          12602217.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3              13378176                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               8983752                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               8391744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               8501496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               9024960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         70039756.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         64143705.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         65202508.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         68536665.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        11058508.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        10809676.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        10795991.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        11250524.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      6754983724.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      6752879303.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      6753658898.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      6765990215.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       73712367024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       73714213008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       73713529152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       73702712208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        103436775737.279999                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        103428902843.520004                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        103430316144                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        103436918628.480011                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.930420                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.924489                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.925553                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.930528                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data      1052928                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst        15104                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data      1058304                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst        16128                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data      1088000                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst        16896                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       987392                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4249344                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst        16128                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst        16896                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        55552                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       158464                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        158464                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         4113                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           59                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         4134                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           63                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         4250                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           66                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         3857                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             16599                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          619                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              619                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker        16025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst        69443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     10985275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker        13354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst       157581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     11041364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker        16025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst       168265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     11351184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker        24038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst       176277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     10301534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst         8013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data         5342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            44333719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst        69443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst       157581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst       168265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst       176277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst         8013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         579578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       1653267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            1653267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       1653267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker        16025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst        69443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     10985275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker        13354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst       157581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     11041364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker        16025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst       168265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     11351184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker        24038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst       176277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     10301534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst         8013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data         5342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           45986986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     16599                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      619                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  132792                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   4952                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4243456                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  5888                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                158720                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4249344                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             158464                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  184                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs       149504                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0           14729                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1           17408                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2           17225                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3           15897                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4           16386                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5           17977                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6           15992                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7           16994                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             848                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             728                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             488                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             536                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             640                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             504                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             480                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             736                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 95856568000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              132792                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               4952                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 16498                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 16500                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 16503                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 16504                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 16506                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 16510                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 16514                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 16517                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                    80                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                    71                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                   68                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                   67                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                   65                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                   61                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                   57                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                   54                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  207                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  207                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  207                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  207                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  207                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  207                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  207                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  208                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  208                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  208                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  208                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  208                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  208                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  208                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  208                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  207                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        17562                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   250.664845                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   245.360414                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    31.076318                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          262      1.49%      1.49% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           66      0.38%      1.87% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           34      0.19%      2.06% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159           10      0.06%      2.12% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           34      0.19%      2.31% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           67      0.38%      2.69% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          252      1.43%      4.13% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        16837     95.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        17562                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          207                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean          640                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   362.437039                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   556.972782                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63           25     12.08%     12.08% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           30     14.49%     26.57% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191            8      3.86%     30.43% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255            9      4.35%     34.78% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319            5      2.42%     37.20% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383           10      4.83%     42.03% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447            6      2.90%     44.93% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511           10      4.83%     49.76% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575            3      1.45%     51.21% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639            9      4.35%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703            8      3.86%     59.42% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767            5      2.42%     61.84% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831            7      3.38%     65.22% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895            6      2.90%     68.12% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959            9      4.35%     72.46% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            7      3.38%     75.85% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087            7      3.38%     79.23% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1088-1151            7      3.38%     82.61% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1215            2      0.97%     83.57% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            6      2.90%     86.47% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343            5      2.42%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1344-1407            3      1.45%     90.34% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1471            1      0.48%     90.82% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            2      0.97%     91.79% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1599            2      0.97%     92.75% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1600-1663            6      2.90%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1664-1727            1      0.48%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1856-1919            2      0.97%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-1983            1      0.48%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1984-2047            2      0.97%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2048-2111            1      0.48%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2240-2303            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2752-2815            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          207                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          207                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.961353                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.939410                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.964644                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              2      0.97%      0.97% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            204     98.55%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              1      0.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          207                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 3881410190                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            6129115790                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                424345600                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   29269.80                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              46219.80                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      44.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       1.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   44.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    1.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.46                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    30.77                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 115871                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  4135                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.50                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  5567230.11                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  86068742587                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    8422014600                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1358239776                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0              12706848                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          13289875.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2              13220928                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          13135046.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               8572080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               8965392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               8918880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               8860944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0             66313728                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         69536563.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         68916556.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         67742937.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        10922480.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        10941972.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        10872299.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        10885570.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      6750762678.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      6757788890.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      6758470483.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      6761797459.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       73716069696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       73709906352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       73709308464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       73706390064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        103431373391.040009                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        103436454925.440002                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        103435733491.199997                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        103434837901.440002                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.926350                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.930179                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.929635                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.928960                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data      1038848                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst        20992                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data      1027840                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst        13312                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data      1090048                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst        14336                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data      1008640                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst          256                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4223232                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst        20992                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        57856                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       155392                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        155392                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         4058                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           82                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         4015                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         4258                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         3940                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             16497                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          607                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              607                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst        93480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     10838378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst       219011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     10723531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst       138885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     11372551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst       149569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     10523216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst         2671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            44061291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst        93480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst       219011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst       138885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst       149569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst         2671                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         603616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       1621216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            1621216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       1621216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst        93480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     10838378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst       219011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     10723531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst       138885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     11372551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst       149569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     10523216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst         2671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           45682507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     16497                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      607                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  131976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   4856                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4217248                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  5984                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                154880                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4223232                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             155392                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  187                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0           19665                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1           17673                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2           15088                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3           15617                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4           16073                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5           16640                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6           15952                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7           15081                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             528                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             592                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             672                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             616                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             647                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             552                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             560                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             673                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 95885300000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              131976                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               4856                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 16384                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 16385                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 16387                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 16394                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 16401                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 16412                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 16418                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 16422                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                    94                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                    88                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                   86                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                   79                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                   72                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                   61                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                   55                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                   51                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  204                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  204                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  204                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  204                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        17419                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   250.997646                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   245.999649                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    30.119831                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          248      1.42%      1.42% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           49      0.28%      1.71% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           44      0.25%      1.96% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159            1      0.01%      1.96% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           43      0.25%      2.21% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           49      0.28%      2.49% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          242      1.39%      3.88% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        16743     96.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        17419                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          202                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   646.396040                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   344.699394                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   592.987328                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-63           34     16.83%     16.83% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-127           23     11.39%     28.22% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-191            6      2.97%     31.19% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-255            2      0.99%     32.18% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-319            6      2.97%     35.15% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::320-383            6      2.97%     38.12% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-447            8      3.96%     42.08% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::448-511           10      4.95%     47.03% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-575           13      6.44%     53.47% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::576-639            5      2.48%     55.94% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-703            8      3.96%     59.90% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::704-767           11      5.45%     65.35% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-831           10      4.95%     70.30% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::832-895            7      3.47%     73.76% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-959            9      4.46%     78.22% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::960-1023            3      1.49%     79.70% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1087            3      1.49%     81.19% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1088-1151            3      1.49%     82.67% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1215            4      1.98%     84.65% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1216-1279            3      1.49%     86.14% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1343            4      1.98%     88.12% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1344-1407            2      0.99%     89.11% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1471            3      1.49%     90.59% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1472-1535            1      0.50%     91.09% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1600-1663            3      1.49%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1855            2      0.99%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1856-1919            1      0.50%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-1983            1      0.50%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1984-2047            2      0.99%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2111            1      0.50%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2112-2175            3      1.49%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2240-2303            2      0.99%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2304-2367            1      0.50%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2432-2495            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2496-2559            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          202                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          202                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.960396                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.942454                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     0.896880                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              1      0.50%      0.50% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::19              1      0.50%      0.99% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::21              1      0.50%      1.49% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            198     98.02%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32              1      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          202                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 3840909914                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            6074733464                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                421724800                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   29144.39                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              46094.39                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      44.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       1.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   44.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    1.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.46                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    30.81                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 115182                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  4028                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              82.95                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  5606016.14                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  86070698672                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    8422014600                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1356283691                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0              13995072                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          12596774.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          12752812.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          12532060.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0               9441120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               8497824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               8603088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               8454168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         74692300.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         65194022.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2             66223872                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         63999436.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        10978467.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        10762813.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        10646691.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        10889303.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      6761216496.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      6754224047.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      6754818525.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      6756534763.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       73706899680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       73713033408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       73712511936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       73711006464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        103443249017.279999                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        103430334768.960007                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        103431582805.440002                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        103429442075.519989                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.935297                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.925568                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.926508                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.924895                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst        15104                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data      1010432                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst        12288                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       989184                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst        16128                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data      1097984                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst        21760                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data      1006336                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4170752                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst        16128                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst        21760                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        66048                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       176896                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        176896                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           59                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         3947                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         3864                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           63                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         4289                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           85                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         3931                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             16292                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          691                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              691                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst       157581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     10541912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker         2671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst       128202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     10320230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst       168265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     11455348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst       227024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     10499178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst         8013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data         5342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            43513763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       157581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst       128202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst       168265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst       227024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst         8013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         689084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       1845569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            1845569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       1845569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       157581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     10541912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker         2671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst       128202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     10320230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst       168265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     11455348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst       227024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     10499178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst         8013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data         5342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           45359332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     16292                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      691                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  130336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   5528                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4165024                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  5728                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                177152                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4170752                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             176896                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  179                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs        48076                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0           15224                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1           16041                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2           18440                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3           18264                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4           14496                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5           15713                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6           15899                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7           16080                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             513                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             640                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             783                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             584                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             552                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             488                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6            1080                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             896                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 95881389000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              130336                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               5528                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 16148                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 16151                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 16151                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 16152                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 16157                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 16162                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 16163                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 16168                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   109                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   101                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  101                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                  100                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                   95                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                   90                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                   89                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                   85                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                   15                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                   15                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  228                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  228                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  229                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  229                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  229                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  229                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  229                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  229                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  232                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  232                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  232                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  232                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  231                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  230                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  230                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        17360                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   250.125346                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   244.232893                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    32.650496                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          295      1.70%      1.70% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           62      0.36%      2.06% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           41      0.24%      2.29% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            2      0.01%      2.30% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           41      0.24%      2.54% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           65      0.37%      2.91% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          284      1.64%      4.55% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        16570     95.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        17360                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          231                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   561.372294                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   314.377528                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   528.239150                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           26     11.26%     11.26% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           40     17.32%     28.57% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191           12      5.19%     33.77% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255            8      3.46%     37.23% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319            9      3.90%     41.13% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383           10      4.33%     45.45% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447           11      4.76%     50.22% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511           11      4.76%     54.98% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575           12      5.19%     60.17% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639            9      3.90%     64.07% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703           10      4.33%     68.40% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767            6      2.60%     71.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831            6      2.60%     73.59% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895            4      1.73%     75.32% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            8      3.46%     78.79% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            6      2.60%     81.39% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087            5      2.16%     83.55% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            6      2.60%     86.15% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1215            8      3.46%     89.61% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            4      1.73%     91.34% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            2      0.87%     92.21% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            2      0.87%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            3      1.30%     94.37% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1600-1663            1      0.43%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1664-1727            3      1.30%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1728-1791            1      0.43%     96.54% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-1855            1      0.43%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1856-1919            1      0.43%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1920-1983            1      0.43%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1984-2047            2      0.87%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-2111            1      0.43%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2240-2303            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3072-3135            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          231                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          231                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.965368                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.948888                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.853950                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              1      0.43%      0.43% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              1      0.43%      0.87% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              1      0.43%      1.30% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            227     98.27%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32              1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          231                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 3847633993                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            6053795143                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                416502400                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   29561.48                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              46511.48                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      43.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       1.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   43.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    1.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.45                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    30.92                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 113722                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  4611                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.41                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  5645727.43                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  86073885580                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    8422014600                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1353409690                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          12247804.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          14193446.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          12200630.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          13192502.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0          8262408.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               9574944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               8230584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               8899704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         63755827.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         75293836.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2             62462400                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         67196313.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        10494489.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        11214028.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        10676551.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        11486085.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      6748243260.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      6762449885.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      6752289147.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      6764202512.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       73718279712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       73705817760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       73714730688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       73704280368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        103427309381.759995                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        103444569781.440002                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        103426615881.600006                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        103435283365.440002                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.923288                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.936292                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.922766                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.929296                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst        15104                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data      1110528                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst        18432                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data      1060864                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst        20224                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data      1167616                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst        22528                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data      1049856                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4466432                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst        18432                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst        20224                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        77568                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       179968                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        179968                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           59                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         4338                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           72                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         4144                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         4561                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           88                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         4101                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             17447                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          703                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              703                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst       157581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     11586221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst       192302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     11068072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       210998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     12181824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst       235036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     10953225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        13354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            46598615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       157581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst       192302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       210998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst       235036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        13354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         809273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       1877619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            1877619                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       1877619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       157581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     11586221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst       192302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     11068072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       210998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     12181824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst       235036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     10953225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        13354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           48476234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     17447                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      703                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  139576                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   5624                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4459264                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                  7168                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                179712                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4466432                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             179968                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  224                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0           16352                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1           17969                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2           17801                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           17393                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4           16290                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5           16953                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6           17849                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7           18745                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             568                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             761                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             640                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             808                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             632                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             544                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             671                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             992                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 95869497000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              139576                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               5624                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 17292                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 17289                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 17293                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 17296                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 17301                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 17311                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 17315                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 17321                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   113                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   108                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  104                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  101                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                   96                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                   86                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                   82                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                   76                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  231                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  231                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  231                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  231                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  231                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  231                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  232                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  233                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  236                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  236                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  236                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  236                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  236                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  236                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  236                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  237                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  236                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  236                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  236                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  236                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  236                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  236                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  235                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  233                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        18523                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   250.444097                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   244.898605                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    31.735986                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          293      1.58%      1.58% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           64      0.35%      1.93% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           42      0.23%      2.15% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            9      0.05%      2.20% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           44      0.24%      2.44% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           61      0.33%      2.77% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          281      1.52%      4.29% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        17729     95.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        18523                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          235                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   591.387234                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   316.666179                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   556.770663                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-63           41     17.45%     17.45% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-127           29     12.34%     29.79% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-191            8      3.40%     33.19% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-255           10      4.26%     37.45% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-319            9      3.83%     41.28% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-383            9      3.83%     45.11% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-447            8      3.40%     48.51% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-511           10      4.26%     52.77% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-575           11      4.68%     57.45% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-639           10      4.26%     61.70% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-703           10      4.26%     65.96% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-767            5      2.13%     68.09% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-831           10      4.26%     72.34% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-895            5      2.13%     74.47% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-959            6      2.55%     77.02% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-1023            2      0.85%     77.87% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1087            7      2.98%     80.85% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1151            3      1.28%     82.13% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1215            6      2.55%     84.68% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1279            6      2.55%     87.23% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1343            5      2.13%     89.36% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1407            4      1.70%     91.06% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1471            2      0.85%     91.91% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1472-1535            4      1.70%     93.62% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1599            4      1.70%     95.32% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1600-1663            2      0.85%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1728-1791            1      0.43%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1792-1855            1      0.43%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2112-2175            2      0.85%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2176-2239            1      0.43%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2240-2303            1      0.43%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2304-2367            1      0.43%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2432-2495            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2688-2751            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          235                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          235                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.897872                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.869089                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.093002                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              2      0.85%      0.85% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17              1      0.43%      1.28% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              1      0.43%      1.70% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              1      0.43%      2.13% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              1      0.43%      2.55% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            228     97.02%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32              1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          235                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 4107535286                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            6469551686                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                445926400                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   29475.97                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              46425.97                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      46.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       1.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   46.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    1.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.48                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.06                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 121776                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  4669                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.02                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  5282065.95                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  85985532576                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    8422014600                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1441449787                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          13144723.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1              13716864                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          13165286.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          14217033.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               8867472                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               9253440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               8881344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               9590856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         69457190.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1             72603648                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2             67806336                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3             73771776                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        10786452.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        10835804.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        11293655.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        11651973.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      6754660931.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      6760823060.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      6759078641.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      6770651592.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       73712650176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       73707244800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       73708774992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       73698623280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        103435592825.279999                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        103440503496                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        103435026134.399994                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        103444532391.360016                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.929529                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.933229                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.929102                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.936264                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst        18944                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data      1095680                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst        17408                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data      1097984                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data      1147648                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst        15616                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data      1112064                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4521728                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst        18944                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst        17408                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        66304                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       167168                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        167168                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           74                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         4280                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           68                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         4289                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         4483                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         4344                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             17663                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          653                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              653                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst       197644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     11431310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.dtb.walker         5342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       181619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     11455348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst       141556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data     11973496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker        16025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst       162923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     11602246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst         8013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            47175522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       197644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       181619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst       141556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst       162923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst         8013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         691755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       1744076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            1744076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       1744076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       197644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     11431310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.dtb.walker         5342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       181619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     11455348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst       141556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data     11973496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker        16025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst       162923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     11602246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst         8013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           48919598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     17663                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      653                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  141304                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   5224                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4513440                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  8288                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                167168                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4521728                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             167168                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  259                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs           85                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0           19152                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1           20080                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2           17169                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3           15737                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4           15104                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5           15753                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6           20466                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7           17584                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             616                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             560                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             624                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             935                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             560                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             496                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             864                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             569                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 95871892000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              141304                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               5224                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 17519                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 17522                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 17529                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 17531                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 17536                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 17542                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 17551                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 17557                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   103                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                    95                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                   88                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                   86                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                   81                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                   79                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                   74                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                   69                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                   12                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                   12                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                   12                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                   12                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  215                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  215                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  219                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  218                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  218                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  218                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  218                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  218                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        18658                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   250.863329                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   245.740881                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    30.524589                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          267      1.43%      1.43% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           73      0.39%      1.82% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           33      0.18%      2.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            4      0.02%      2.02% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           33      0.18%      2.20% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           76      0.41%      2.60% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          256      1.37%      3.98% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        17916     96.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        18658                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          219                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   644.077626                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   353.637778                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   576.633681                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63           31     14.16%     14.16% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           28     12.79%     26.94% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191            8      3.65%     30.59% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255            4      1.83%     32.42% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319           11      5.02%     37.44% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383           11      5.02%     42.47% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447            6      2.74%     45.21% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511           10      4.57%     49.77% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575            8      3.65%     53.42% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639            7      3.20%     56.62% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703           10      4.57%     61.19% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767            9      4.11%     65.30% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831           11      5.02%     70.32% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895            4      1.83%     72.15% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959            6      2.74%     74.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            3      1.37%     76.26% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087            4      1.83%     78.08% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            5      2.28%     80.37% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            5      2.28%     82.65% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            1      0.46%     83.11% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1343            3      1.37%     84.47% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1344-1407            2      0.91%     85.39% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1471            5      2.28%     87.67% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1472-1535            2      0.91%     88.58% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1599            7      3.20%     91.78% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1600-1663            4      1.83%     93.61% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1664-1727            2      0.91%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1728-1791            1      0.46%     94.98% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1792-1855            1      0.46%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1856-1919            2      0.91%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1920-1983            1      0.46%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1984-2047            2      0.91%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2111            2      0.91%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2112-2175            1      0.46%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2240-2303            2      0.91%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          219                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          219                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.853881                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.828231                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     0.989218                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              2      0.91%      0.91% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17              1      0.46%      1.37% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              1      0.46%      1.83% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              1      0.46%      2.28% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23              1      0.46%      2.74% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            213     97.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          219                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 4142636441                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            6533349191                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                451344000                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29371.03                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46321.03                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      47.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       1.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   47.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    1.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.49                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.97                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 123268                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  4343                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.14                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  5234324.74                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  85980053333                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    8422014600                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1447012937                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          14163811.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          13259030.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2              12458880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          14631926.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               9554952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               8944584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               8404800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               9870744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         76152460.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1             68924544                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         64266009.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3             76137984                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        10888888.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        11054776.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        10689822.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        11765191.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      6759547427.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      6760001658.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      6753432029.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      6774431924.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       73708363776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       73707965328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       73713728160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       73695307200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        103444697195.520004                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        103436175800.640015                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        103429005581.759995                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        103448170849.920013                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.936388                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.929968                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.924566                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.939005                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data      1078528                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data      1098752                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data      1109760                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst        14336                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data      1070336                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4403712                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        46336                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       174848                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        174848                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         4213                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         4292                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         4335                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         4181                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             17202                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          683                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              683                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst        93480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     11252362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst       122860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     11463361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst       109506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data     11578208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst       149569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     11166894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst         8013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            45944252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst        93480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst       122860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst       109506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst       149569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst         8013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         483427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       1824202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            1824202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       1824202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst        93480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     11252362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst       122860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     11463361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst       109506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data     11578208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst       149569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     11166894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst         8013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           47768454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     17202                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      683                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  137616                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   5464                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4395840                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                  7872                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                175104                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4403712                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             174848                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  246                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0           16912                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           17848                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2           17129                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3           17327                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4           15884                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5           18633                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6           16641                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7           16996                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             592                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             689                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             880                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             928                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             648                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             607                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             408                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             720                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 95883473000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              137616                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               5464                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 17061                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 17050                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 17056                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 17061                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 17066                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 17073                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 17079                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 17083                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   107                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   102                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                   95                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                   90                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                   85                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                   78                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                   72                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                   68                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  227                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  228                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  228                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  228                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  228                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  228                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  228                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  228                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  227                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  227                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  227                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  227                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  227                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  227                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  227                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  227                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  228                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  228                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  228                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  228                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  228                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  228                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  228                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  228                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        18273                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   250.147431                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   244.326010                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    32.544210                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          304      1.66%      1.66% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           64      0.35%      2.01% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           51      0.28%      2.29% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            2      0.01%      2.30% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           51      0.28%      2.58% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           65      0.36%      2.94% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          284      1.55%      4.49% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        17452     95.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        18273                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          228                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   606.504386                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   350.133741                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   518.124868                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           33     14.47%     14.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           29     12.72%     27.19% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191            8      3.51%     30.70% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255            8      3.51%     34.21% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319            9      3.95%     38.16% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383            5      2.19%     40.35% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447            4      1.75%     42.11% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511            7      3.07%     45.18% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575           12      5.26%     50.44% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639           15      6.58%     57.02% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703           11      4.82%     61.84% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767           10      4.39%     66.23% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831           10      4.39%     70.61% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            9      3.95%     74.56% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959           10      4.39%     78.95% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            4      1.75%     80.70% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            4      1.75%     82.46% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            3      1.32%     83.77% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            8      3.51%     87.28% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            5      2.19%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            4      1.75%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            4      1.75%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            1      0.44%     93.42% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1472-1535            2      0.88%     94.30% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1599            1      0.44%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1600-1663            3      1.32%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1727            1      0.44%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1728-1791            2      0.88%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-1855            2      0.88%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1920-1983            1      0.44%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1984-2047            1      0.44%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2304-2367            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2816-2879            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          228                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          228                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.999817                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     0.093865                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              1      0.44%      0.44% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            226     99.12%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::25              1      0.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          228                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 4039814414                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            6368235914                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                439584000                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   29408.27                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              46358.27                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      45.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       1.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   45.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    1.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.48                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.46                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.43                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 120015                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  4554                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.35                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  5361111.15                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  86008875801                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    8422014600                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1418106562                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          13147142.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1              13233024                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          13606185.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          13227580.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               8869104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               8927040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               9178776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               8923368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         69607449.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         69095270.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2             70604352                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         68425843.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        10670330.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        11048140.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        11277066.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        10849075.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      6753828366.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      6757932749.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      6762940450.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      6762721132.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       73713380496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       73709780160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       73705387440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       73705579824                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        103435528769.279999                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        103436042264.639999                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        103439020150.080002                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        103435752703.680008                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.929481                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.929868                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.932111                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.929649                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data      1078784                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data      1044992                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data      1119232                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data      1066752                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4348672                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        35840                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       152320                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        152320                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         4214                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         4082                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         4372                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         4167                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             16987                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          595                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              595                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker         8013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst        77455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     11255033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst       106835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     10902479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker         8013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        82797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     11677030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker        13354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        96151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     11129502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        10683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data         2671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            45370016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        77455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst       106835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        82797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        96151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        10683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         373921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       1589166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            1589166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       1589166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker         8013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        77455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     11255033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst       106835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     10902479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker         8013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        82797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     11677030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker        13354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        96151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     11129502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        10683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data         2671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           46959182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     16987                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      595                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  135896                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   4760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4343680                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  4992                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                152320                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4348672                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             152320                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  156                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs           11                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0           17280                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1           18672                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           17257                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3           18345                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4           15402                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5           16656                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           16792                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7           15336                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             528                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             672                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             496                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             728                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             520                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             448                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             896                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             472                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 95849062000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              135896                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               4760                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 16853                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 16853                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 16862                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 16863                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 16866                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 16871                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 16873                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 16879                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   100                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                    96                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                   87                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                   86                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                   83                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                   78                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                   76                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                   70                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  196                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  197                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  197                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  197                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  198                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  198                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  198                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  198                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  199                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  199                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  199                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  199                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  199                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  199                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  199                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  199                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  199                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  199                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  199                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  199                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  198                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  198                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  198                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  198                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        17937                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   250.655071                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   245.349377                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    31.091089                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          267      1.49%      1.49% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           68      0.38%      1.87% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           39      0.22%      2.09% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            2      0.01%      2.10% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           40      0.22%      2.32% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           69      0.38%      2.70% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          258      1.44%      4.14% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        17194     95.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        17937                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          199                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   676.798995                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   365.844755                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   617.111076                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-63           21     10.55%     10.55% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-127           36     18.09%     28.64% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-191            3      1.51%     30.15% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-255            7      3.52%     33.67% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-319            4      2.01%     35.68% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-383           12      6.03%     41.71% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-447            7      3.52%     45.23% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-511            6      3.02%     48.24% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-575            4      2.01%     50.25% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-639           10      5.03%     55.28% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-703            4      2.01%     57.29% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-767            8      4.02%     61.31% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-831           13      6.53%     67.84% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-895            8      4.02%     71.86% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-959            4      2.01%     73.87% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-1023            1      0.50%     74.37% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1087            8      4.02%     78.39% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1151            6      3.02%     81.41% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1215            3      1.51%     82.91% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1216-1279            2      1.01%     83.92% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1343            1      0.50%     84.42% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1344-1407            2      1.01%     85.43% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1471            2      1.01%     86.43% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1472-1535            1      0.50%     86.93% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1599            3      1.51%     88.44% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1600-1663            2      1.01%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1728-1791            2      1.01%     90.45% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-1855            5      2.51%     92.96% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1856-1919            5      2.51%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1920-1983            2      1.01%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1984-2047            1      0.50%     96.98% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2048-2111            2      1.01%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2176-2239            1      0.50%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2240-2303            1      0.50%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2432-2495            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2560-2623            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          199                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          199                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.919598                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.907093                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     0.698894                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              1      0.50%      0.50% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::20              2      1.01%      1.51% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              1      0.50%      2.01% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            194     97.49%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::25              1      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          199                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 4013807952                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            6314600952                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                434368000                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   29569.82                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              46519.82                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      45.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       1.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   45.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    1.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.47                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.45                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.23                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 118602                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  3961                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.21                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  5451544.88                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  86042853526                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    8422014600                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1384193874                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          13233628.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          13920076.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          12462508.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          13095129.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               8927448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               9390528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               8407248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               8834016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         70043251.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1             73634496                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         64751731.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         67429939.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        10669916.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        10978882.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        10384588.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        10998374.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      6755151222.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      6762502033.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      6752622775.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      6760358596.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       73712220096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       73705772016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       73714438032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       73707652224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        103436271442.559998                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        103442223912.959991                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        103429092764.159988                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        103434394159.680008                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.930040                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.934525                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.924632                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.928626                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data      1067776                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst        24832                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data      1062912                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst        18432                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data      1106176                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst        22272                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data      1045248                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst          512                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4359680                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst        24832                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst        18432                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst        22272                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        77568                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       152832                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        152832                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         4171                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           97                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         4152                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           72                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         4321                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           87                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         4083                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             17030                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          597                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              597                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       120189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     11140186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst       259074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     11089439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst       192302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     11540816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst       232365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     10905149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst         5342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            45484863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       120189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst       259074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst       192302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst       232365                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst         5342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         809273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       1594508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            1594508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       1594508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       120189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     11140186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst       259074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     11089439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst       192302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     11540816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst       232365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     10905149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst         5342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           47079371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     17030                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      597                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  136240                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   4776                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4354304                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  5376                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                152832                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4359680                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             152832                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  168                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs           43                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0           18681                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1           16184                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2           18362                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3           15393                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4           16216                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5           15841                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6           16730                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7           18665                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             632                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             591                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             600                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             608                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             584                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             569                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             520                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             672                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 95875055000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              136240                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               4776                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 16946                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 16940                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 16943                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 16947                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 16949                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 16956                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 16959                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 16964                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                    70                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                    68                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                   65                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                   61                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                   59                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                   52                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                   49                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                   44                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  197                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  197                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  197                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  197                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  197                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  198                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  198                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  199                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  200                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  200                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  200                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  200                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  200                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  200                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  200                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  200                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  200                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  200                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  200                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  200                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  200                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  199                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  199                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  198                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        17963                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   250.912208                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   245.949191                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    30.211142                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          247      1.38%      1.38% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           59      0.33%      1.70% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           47      0.26%      1.97% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           10      0.06%      2.02% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           47      0.26%      2.28% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           61      0.34%      2.62% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          235      1.31%      3.93% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        17257     96.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        17963                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          200                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   681.040000                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   411.293300                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   571.327713                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63           16      8.00%      8.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           31     15.50%     23.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191            6      3.00%     26.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255            9      4.50%     31.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319            2      1.00%     32.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383            9      4.50%     36.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447            8      4.00%     40.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511            7      3.50%     44.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575            9      4.50%     48.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639            9      4.50%     53.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703           11      5.50%     58.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767            9      4.50%     63.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831            7      3.50%     66.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895            8      4.00%     70.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-959            5      2.50%     73.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023            5      2.50%     75.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087            4      2.00%     77.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1088-1151            5      2.50%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            4      2.00%     82.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1216-1279            5      2.50%     84.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            3      1.50%     86.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            1      0.50%     86.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1471            3      1.50%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1472-1535            5      2.50%     90.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1599            3      1.50%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1600-1663            3      1.50%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1727            3      1.50%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1728-1791            1      0.50%     95.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-1855            4      2.00%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-1983            1      0.50%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1984-2047            1      0.50%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2496-2559            1      0.50%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2624-2687            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2816-2879            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          200                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          200                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.880000                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.861202                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     0.853959                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              1      0.50%      0.50% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17              1      0.50%      1.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19              1      0.50%      1.50% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              1      0.50%      2.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              1      0.50%      2.50% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            195     97.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          200                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 3982369964                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            6288790364                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                435430400                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   29266.64                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              46216.64                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      45.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       1.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   45.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    1.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.47                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.45                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.81                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 118908                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  3977                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  5439102.23                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  86033377172                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    8422014600                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1393605191                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0              13251168                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          13004409.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          12629433.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          13787020.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               8939280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               8772816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               8519856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               9300768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         69911961.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         67503321.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         65256422.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3             71764992                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        10766131.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        10941972.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        10819630.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        11111178.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      22866025879.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      6755590952.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      6756475501.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      6754783832.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      6765258280.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       73711834368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       73711058448                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       73712542368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       73703354256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        103436319741.119995                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        103433782348.800003                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        103430577422.399994                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        103440602375.040009                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.930077                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.928165                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.925750                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.933303                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              269081                       # Transaction distribution
system.membus.trans_dist::ReadResp             269081                       # Transaction distribution
system.membus.trans_dist::WriteReq                 48                       # Transaction distribution
system.membus.trans_dist::WriteResp                48                       # Transaction distribution
system.membus.trans_dist::Writeback             10414                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           254689                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          35389                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          242646                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51459                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1072                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1133608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1133928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1133928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     71796225                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     71796865                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71796865                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    134540500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4438085000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        48000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        24000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    171831000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq    127361959                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq     17865650                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp    121323000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq          999                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     26240427                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     17688000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         1041                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp         8462                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           30                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            3                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback           66                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq          478                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq           56                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         5499                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           38                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp           37                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq      2087999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp     66542484                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        15000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        54994                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq      1541998                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq       108500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     41108500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        27000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       339500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          1709                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        14001                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime             3820491                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          108005484                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                            97820                       # Total snoops (count)
system.membus.snoop_fanout::samples            620920                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  620920    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              620920                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              103500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 160                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           428175000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              523101                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4577120000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              4.8                       # Layer utilization (%)
system.membus.respLayer3.succeeded             512847                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             268968                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            268968                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            10414                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq          224689                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq         17957                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         242646                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1072                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1072                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         8885                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         8402                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         9002                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         8404                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         8593                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         8303                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         8571                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         8908                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port         8663                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        32226                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        30489                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port        83414                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         8874                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         8968                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         8778                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         8515                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       258995                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         8902                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         8548                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         9049                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         8204                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         8769                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         8446                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         8270                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         8940                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port         8502                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        32635                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        30520                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port        83571                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         8741                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         8850                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         8738                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         8288                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       258973                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         8881                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         8554                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         8879                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         8435                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         8687                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         8408                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         8633                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         8761                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port         8726                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        32434                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        30512                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port        82939                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         8881                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         8957                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         8810                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         8447                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       258945                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         8897                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         8434                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         9219                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         8253                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         8694                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         8456                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         8625                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         9030                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port         8700                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        32132                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        30694                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port        82901                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         8724                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         8826                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         8763                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         8526                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       258875                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               1035788                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1159424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1093632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1168896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1100544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1116928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1081856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1116928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1163008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1129216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1099008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1045760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1088000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1147136                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1170944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1143296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1108224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     17932800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1166848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1108992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1173760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1070848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1136896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1101568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1080064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1163776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1106944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1100800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1076992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1122816                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1131776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1152768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1142784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1082112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     17919744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1161984                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1112320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1150720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1099008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1126912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1094912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1128448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1144576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1132544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1089792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1075456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1091072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1146112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1171712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1146112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1101312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     17972992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1166336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1095936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1195520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1080064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1131776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1100288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1124352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1178368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1132288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1058048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1064704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1105920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1129984                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1150976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1146368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1109760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     17970689                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               71796225                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    376452000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2651097301                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback     97891200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq    314550200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     25139000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    339484155                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1479600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     10532440                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          258                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq           36                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           53                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       189200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp        13800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback          400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq        35400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq          800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp         3399                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        41200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          350                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           3                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             267000                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime             17199                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           31903200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              18186                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           28314600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              17231                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           30981400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              18401                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           29357600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              16996                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           29512800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              17670                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           28809200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              17110                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           29716400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              17386                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           31137600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              18176                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           29379800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              17593                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           96594600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              65059                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          91203000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             61433                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy         238339200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded            166722                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          29786600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             17905                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          31021200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             18152                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          30491600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             17886                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          28963200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             17194                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         750241476                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.8                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            128220                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         749497710                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.8                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            128198                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         751130852                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.8                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            128170                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         750245358                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.8                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            128099                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       268968                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       268968                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        10414                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq       224689                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq        17957                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       242646                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1072                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1072                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       258995                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       258973                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       258945                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       258875                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      1035788                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     17932800                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     17919744                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     17972992                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     17970689                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     71796225                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    215174400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1075872000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     41656000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq    179751200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq     14365600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    194116800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq       857600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      4288000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp         2979                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp         1361                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           18                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp      8859500                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp      2441500                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        50600                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                  4358                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     11351600                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    112796000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       130775                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    112866400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       130775                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    112959200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       130775                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    113184100                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       130776                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1274277600                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          1.3                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       512687                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            2947202                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2935833                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate        11369                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                48                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               48                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            71287                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          255246                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         35646                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         290892                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          111                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          111                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            73310                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           73310                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         4646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       692414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       767336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         5990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       691980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       761210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         5884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       707752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side           70                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       794896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       689091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       754952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5881830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       594688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     49143188                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1534596                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       766720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     49252004                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side      1522352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       753152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     51263400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side          140                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side      1589660                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       584960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     49127560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side           92                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1509828                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        69888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        38425                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           20                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              207750673                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1477506730                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  24713186356                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        48000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        24000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   2316880830                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq    132331132                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq     18130312                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp    121764930                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq        57995                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     37722108                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    104821979                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq        64280                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         5357                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           40                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         1131                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         6479                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq          671                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp          113                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq           19                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         2677                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          315                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    580459785                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     68889435                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      2894980                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     12533481                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq     87989321                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq      9797979                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      1336998                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq       398998                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     39437953                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      5183497                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                        75515                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        5785                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          733512497                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          75409930                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                          812583                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3382689                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               3382689    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3382689                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3982774607                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            3382850                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          75628017                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              2323                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy       12003149269                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.5                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            439855                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         384018323                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            383687                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          97524878                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              2995                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy       11955047544                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            12.5                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            438720                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         380930863                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            380622                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         95831825                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             2942                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy      12137744396                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           12.7                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           445488                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.occupancy            35000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.succeeded               35                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        397782878                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           397481                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         74424505                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             2285                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy      11929306344                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           12.4                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           437104                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.occupancy            23000                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.succeeded               23                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        377824333                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           377495                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy            97500                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded                3                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy            98000                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded                4                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy            98000                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded                4                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy          8876989                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              273                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          4913993                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              219                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             5000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                5                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         9584                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         9584    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         9584                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         9584                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         9584    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         9584                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         9584                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         9584    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         9584                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         9584                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         9584    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         9584                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         9584                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             9584    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         9584                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         9584                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            9584    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         9584                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    270215                       # number of replacements
system.l2.tags.tagsinuse                  8185.890493                       # Cycle average of tags in use
system.l2.tags.total_refs                      420631                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    270215                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.556653                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      335.702375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     0.943525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.itb.walker     0.028151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    23.996677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  2000.212579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     1.802065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    27.008228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  1907.961902                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     1.290418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    21.553838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  1951.525847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     1.330155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.itb.walker     0.053645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    20.383551                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  1849.988566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     5.045785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    11.060356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    26.002828                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.040979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.002929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.244167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.003297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.232906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.002631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.238223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.itb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.002488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.225829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.001350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.003174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999254                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2597                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4590                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          685                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001709                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.994629                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20840458                       # Number of tag accesses
system.l2.tags.data_accesses                 20840458                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       383605                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         1406                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data       107573                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       380537                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         1633                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data       108890                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       397365                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.itb.walker           35                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         1645                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data       111995                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       377403                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.itb.walker           22                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst          949                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data       107789                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            5                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          223                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data           72                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1981147                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            71287                       # number of Writeback hits
system.l2.Writeback_hits::total                 71287                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data          255                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data          250                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data          265                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data          243                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1013                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           66                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           68                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           65                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           58                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                257                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          372                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          352                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          286                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          676                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1697                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       383605                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          1406                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data        107945                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       380537                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          1633                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data        109242                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       397365                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.itb.walker           35                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          1645                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data        112281                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       377403                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.itb.walker           22                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst           949                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data        108465                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            5                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           223                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data            83                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1982844                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       383605                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         1406                       # number of overall hits
system.l2.overall_hits::system.cpu0.data       107945                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       380537                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         1633                       # number of overall hits
system.l2.overall_hits::system.cpu1.data       109242                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       397365                       # number of overall hits
system.l2.overall_hits::system.cpu2.itb.walker           35                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         1645                       # number of overall hits
system.l2.overall_hits::system.cpu2.data       112281                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       377403                       # number of overall hits
system.l2.overall_hits::system.cpu3.itb.walker           22                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst          949                       # number of overall hits
system.l2.overall_hits::system.cpu3.data       108465                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            5                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          223                       # number of overall hits
system.l2.overall_hits::system.cpu7.data           83                       # number of overall hits
system.l2.overall_hits::total                 1982844                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           44                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          917                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        66559                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           51                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst         1362                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        65369                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           50                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst         1297                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        69231                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           54                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst         1336                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        64659                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst           50                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data            7                       # number of ReadReq misses
system.l2.ReadReq_misses::total                270987                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data        55777                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        55973                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data        57025                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data        55410                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           48                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             224233                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data         4459                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data         4538                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data         4620                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data         4338                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            17957                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          319                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          370                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          434                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          401                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1528                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           44                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          917                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        66878                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           51                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst         1362                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        65739                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           50                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst         1297                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        69665                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           54                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst         1336                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        65060                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst           50                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           11                       # number of demand (read+write) misses
system.l2.demand_misses::total                 272515                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           44                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          917                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        66878                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           51                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst         1362                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        65739                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           50                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst         1297                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        69665                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           54                       # number of overall misses
system.l2.overall_misses::system.cpu3.itb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst         1336                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        65060                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst           50                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           11                       # number of overall misses
system.l2.overall_misses::total                272515                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      5395500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst    114918500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   8646658460                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      6062499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst    171592000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   8494194472                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      6148000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst    161039000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   8994869457                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      6835998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.itb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst    168261500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   8402084459                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst      6481500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data       953500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     35185618845                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data     78505956                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data     72001955                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data     77318953                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data     80189454                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data       196500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    308212818                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data      1568498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      1700000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data      2167500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      2040499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data        65500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      7541997                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     35031500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     41560999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     49884000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     44904500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       382000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     171762999                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      5395500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst    114918500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   8681689960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      6062499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst    171592000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   8535755471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      6148000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst    161039000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   9044753457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      6835998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.itb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst    168261500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   8446988959                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst      6481500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      1335500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35357381844                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      5395500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst    114918500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   8681689960                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      6062499                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst    171592000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   8535755471                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      6148000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst    161039000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   9044753457                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      6835998                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.itb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst    168261500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   8446988959                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst      6481500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      1335500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35357381844                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       383649                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         2323                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data       174132                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       380588                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         2995                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data       174259                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       397415                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.itb.walker           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         2942                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data       181226                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       377457                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.itb.walker           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         2285                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data       172448                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          273                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data           79                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2252134                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        71287                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             71287                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        56032                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        56223                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data        57290                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data        55653                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           225246                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data         4525                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         4606                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data         4685                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data         4396                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          18214                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          691                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          722                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          720                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data         1077                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3225                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       383649                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         2323                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data       174823                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       380588                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         2995                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data       174981                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       397415                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.itb.walker           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         2942                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data       181946                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       377457                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.itb.walker           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         2285                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data       173525                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          273                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data           94                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2255359                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       383649                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         2323                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data       174823                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       380588                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         2995                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data       174981                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       397415                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.itb.walker           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         2942                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data       181946                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       377457                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.itb.walker           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         2285                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data       173525                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          273                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data           94                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2255359                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000115                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.394748                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.382233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000134                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.454758                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.375126                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000126                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.440857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.382015                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000143                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.itb.walker     0.043478                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.584683                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.374948                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.183150                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.088608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.120325                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.995449                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.995553                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.995374                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.995634                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.995503                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.985414                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.985237                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.986126                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.986806                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.985890                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.461650                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.512465                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.602778                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.372331                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.266667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.473798                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000115                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.394748                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.382547                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000134                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.454758                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.375692                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000126                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.440857                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.382888                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000143                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.itb.walker     0.043478                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.584683                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.374932                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.183150                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.117021                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.120830                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000115                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.394748                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.382547                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000134                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.454758                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.375692                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000126                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.440857                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.382888                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000143                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.itb.walker     0.043478                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.584683                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.374932                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.183150                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.117021                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.120830                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker       122625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 125320.065431                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 129909.681035                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 118872.529412                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 125985.315712                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 129942.242837                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker       122960                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 124162.683115                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 129925.459072                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 126592.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.itb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 125944.236527                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 129944.546915                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst       129630                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 136214.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 129842.460505                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data  1407.496925                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data  1286.369410                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data  1355.878176                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data  1447.201841                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data  4093.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1374.520334                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data   351.760036                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data   374.614368                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data   469.155844                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data   470.377824                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data        32750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   420.003174                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 109816.614420                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 112327.024324                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 114940.092166                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 111981.296758                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data        95500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112410.339660                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker       122625                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 125320.065431                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 129813.839529                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 118872.529412                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 125985.315712                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 129843.098785                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker       122960                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 124162.683115                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 129832.103022                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 126592.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.itb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 125944.236527                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 129833.829680                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst       129630                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 121409.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 129744.718067                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker       122625                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 125320.065431                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 129813.839529                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 118872.529412                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 125985.315712                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 129843.098785                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker       122960                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 124162.683115                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 129832.103022                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 126592.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.itb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 125944.236527                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 129833.829680                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst       129630                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 121409.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 129744.718067                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10414                       # number of writebacks
system.l2.writebacks::total                     10414                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker           18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          252                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data           91                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker           23                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          365                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data          193                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          419                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data          180                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          318                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data          135                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               2019                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          252                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data           91                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker           23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          365                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data          193                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          419                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data          180                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          318                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data          135                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2019                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          252                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data           91                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker           23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          365                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data          193                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          419                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data          180                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          318                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data          135                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2019                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          665                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        66468                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          997                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        65176                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          878                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        69051                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst         1018                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        64524                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst           50                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           268968                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data        55777                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        55973                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data        57025                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data        55410                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        224233                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data         4459                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data         4538                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data         4620                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data         4338                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        17957                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          319                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          370                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          434                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          401                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1528                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        66787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        65546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        69485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst         1018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        64925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst           50                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            270496                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        66787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        65546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        69485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst         1018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        64925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst           50                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           270496                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      3070000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     80653000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   7905872461                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      3262500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst    119117500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   7755259972                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      3957500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst    104422500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   8214573957                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      5348498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.itb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst    121129000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   7677596459                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst      5931500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data       876500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  32001184347                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data   3046987286                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data   3057261838                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data   3114543291                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   3027221800                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data      2615000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  12248629215                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data    242616925                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data    246950404                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data    251480920                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data    236065914                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       109000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    977223163                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     31522500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     37490999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     45110000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     40493500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       338000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    154954999                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      3070000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     80653000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   7937394961                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      3262500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst    119117500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   7792750971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      3957500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst    104422500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   8259683957                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      5348498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.itb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst    121129000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   7718089959                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst      5931500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      1214500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32156139346                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      3070000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     80653000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   7937394961                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      3262500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst    119117500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   7792750971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      3957500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst    104422500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   8259683957                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      5348498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.itb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst    121129000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   7718089959                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst      5931500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      1214500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32156139346                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       526500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       624500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       587500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       515500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data        95000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      2349000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       220000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       224500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       270500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       200000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        70500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       985500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       746500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       849000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       858000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       715500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       165500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      3334500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000068                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.286268                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.381710                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000074                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.332888                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.374018                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000086                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.298436                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.381021                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000119                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.itb.walker     0.043478                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.445514                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.374165                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.183150                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.088608                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.119428                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.995449                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.995553                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.995374                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.995634                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.995503                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.985414                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.985237                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.986126                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.986806                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.985890                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.461650                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.512465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.602778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.372331                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.266667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.473798                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.286268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.382026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.332888                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.374589                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.298436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.381899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.itb.walker     0.043478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.445514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.374154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.183150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.117021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.119935                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.286268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.382026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.332888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.374589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.298436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.381899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.itb.walker     0.043478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.445514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.374154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.183150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.117021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.119935                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 118076.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 121282.706767                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 118942.535671                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 116517.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 119475.927783                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 118989.504910                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 116397.058824                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 118932.232346                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 118963.866664                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 118855.511111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.itb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 118987.229862                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 118988.228551                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst       118630                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 125214.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 118977.664060                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54628.023845                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54620.296179                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54617.155476                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54633.131204                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54479.166667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54624.561126                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54410.613366                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54418.334949                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54433.099567                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54418.145228                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54420.179484                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 98816.614420                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 101327.024324                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 103940.092166                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 100981.296758                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data        84500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101410.339660                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 118076.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 121282.706767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 118846.406651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 116517.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 119475.927783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 118889.802139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 116397.058824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 118932.232346                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 118870.028884                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 118855.511111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.itb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 118987.229862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 118877.011305                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst       118630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 110409.090909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 118878.428317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 118076.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 121282.706767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 118846.406651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 116517.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 119475.927783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 118889.802139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 116397.058824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 118932.232346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 118870.028884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 118855.511111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.itb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 118987.229862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 118877.011305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst       118630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 110409.090909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 118878.428317                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       1709                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        67495                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        67495    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         67495                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2555                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2555    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2555                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          9584                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     180265776.293823                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    63073607.407832                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07          146      1.52%      1.52% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08         2374     24.77%     26.29% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08         3290     34.33%     60.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08         3131     32.67%     93.29% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08          567      5.92%     99.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08           31      0.32%     99.53% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08           16      0.17%     99.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08            6      0.06%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08           13      0.14%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08            1      0.01%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08            4      0.04%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08            4      0.04%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            9584                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        180270160.271836      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  17278720                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         9584                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    6824707.846411                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   17020022.550144                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-1.67772e+07         7698     80.32%     80.32% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-3.35544e+07         1502     15.67%     95.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     95.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-6.71089e+07          235      2.45%     98.45% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-8.38861e+07           76      0.79%     99.24% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.24% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.17441e+08           33      0.34%     99.58% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.34218e+08           22      0.23%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.67772e+08           13      0.14%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-1.84549e+08            5      0.05%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.18104e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           9584                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       6824064.886207      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 654080                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           67495                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       99934.596637                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98626.291639                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      19809.981650                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535           78      0.12%      0.12% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303        60635     89.84%     89.95% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071         2583      3.83%     93.78% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839         2318      3.43%     97.21% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607         1256      1.86%     99.07% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375          565      0.84%     99.91% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143           33      0.05%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911            4      0.01%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679           13      0.02%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            3      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            4      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            2      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             67495                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               67495                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           1420265.990073                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          1227855.947969                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             67495    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value            116000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          14224000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 67495                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2555                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         37395958.121331                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        50142838.141770                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2555    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value          150000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       351061000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2555                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 70050                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             1368463.283369                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            1192572.866860                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               70049    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value               97000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            14224000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   70050                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         9584                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.069595                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.254477                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             8917     93.04%     93.04% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              667      6.96%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         9584                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         9584                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            9584    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         9584                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              9584                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             7.041632                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            2.461779                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                    19      0.20%      0.20% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                   475      4.96%      5.15% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                  2008     20.95%     26.11% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                  3316     34.60%     60.71% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                  2485     25.93%     86.63% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                 987     10.30%     96.93% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                 216      2.25%     99.19% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                  32      0.33%     99.52% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                  12      0.13%     99.65% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                   7      0.07%     99.72% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                   9      0.09%     99.81% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                   8      0.08%     99.90% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   0      0.00%     99.90% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   3      0.03%     99.93% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   5      0.05%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   2      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                9584                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             9584                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.266590                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.664845                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   7698     80.32%     80.32% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1502     15.67%     95.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    235      2.45%     98.45% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     76      0.79%     99.24% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     33      0.34%     99.58% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     22      0.23%     99.81% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     13      0.14%     99.95% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      5      0.05%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               9584                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        67422                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        67422    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         67422                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2577                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2577    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2577                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          9584                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     180062771.285476                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    63682042.799045                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07          155      1.62%      1.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08         2385     24.89%     26.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08         3227     33.67%     60.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08         3171     33.09%     93.26% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08          553      5.77%     99.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08           44      0.46%     99.49% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08           19      0.20%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08           11      0.11%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08            7      0.07%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08            2      0.02%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08            4      0.04%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08            6      0.06%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            9584                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        180075186.989373      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  17260032                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         9584                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    6883472.454090                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   17216218.586269                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-1.67772e+07         7678     80.11%     80.11% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-3.35544e+07         1526     15.92%     96.04% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     96.04% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-6.71089e+07          239      2.49%     98.53% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-8.38861e+07           64      0.67%     99.20% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.20% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.17441e+08           32      0.33%     99.53% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.34218e+08           27      0.28%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.67772e+08           10      0.10%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-1.84549e+08            6      0.06%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.18104e+08            2      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           9584                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       6882823.957634      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 659712                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           67422                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       100179.840408                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      98798.112331                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      20370.430421                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535           79      0.12%      0.12% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303        60408     89.60%     89.71% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071         2592      3.84%     93.56% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839         2341      3.47%     97.03% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607         1284      1.90%     98.94% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375          651      0.97%     99.90% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143           44      0.07%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911            3      0.00%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679           16      0.02%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             67422                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               67422                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           1421628.059091                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          1235424.346937                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             67421    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value             95000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          14427000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 67422                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2577                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         37178842.064416                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        51573842.733125                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2577    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          166000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       462683000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2577                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 69999                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             1369291.089873                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            1195286.339105                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               69998    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value               95000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            13383000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   69999                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         9584                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.070534                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.256059                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             8908     92.95%     92.95% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              676      7.05%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         9584                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         9584                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            9584    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         9584                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              9584                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             7.033702                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            2.490095                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                    26      0.27%      0.27% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                   483      5.04%      5.31% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                  2040     21.29%     26.60% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                  3220     33.60%     60.19% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                  2537     26.47%     86.67% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                 967     10.09%     96.76% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                 222      2.32%     99.07% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                  43      0.45%     99.52% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                  11      0.11%     99.63% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                  11      0.11%     99.75% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                   6      0.06%     99.81% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                   5      0.05%     99.86% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   3      0.03%     99.90% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   1      0.01%     99.91% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   8      0.08%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                9584                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             9584                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.268886                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.672509                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   7678     80.11%     80.11% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1526     15.92%     96.04% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    239      2.49%     98.53% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     64      0.67%     99.20% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     32      0.33%     99.53% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     27      0.28%     99.81% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     10      0.10%     99.92% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      6      0.06%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      2      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               9584                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        67601                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        67601    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         67601                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2606                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2606    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2606                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          9584                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     180538230.383973                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    63861504.046576                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07          142      1.48%      1.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08         2411     25.16%     26.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08         3214     33.54%     60.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08         3131     32.67%     92.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08          599      6.25%     99.09% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08           39      0.41%     99.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08           18      0.19%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08            9      0.09%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08           11      0.11%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08            0      0.00%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08            7      0.07%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08            2      0.02%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            9584                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        180553272.161440      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  17305856                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         9584                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    6960934.891486                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   17900389.955462                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-1.67772e+07         7694     80.28%     80.28% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-3.35544e+07         1499     15.64%     95.92% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     95.92% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-6.71089e+07          240      2.50%     98.42% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-8.38861e+07           70      0.73%     99.15% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.15% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.17441e+08           33      0.34%     99.50% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.34218e+08           23      0.24%     99.74% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.74% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.67772e+08           14      0.15%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-1.84549e+08            8      0.08%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.18104e+08            1      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-2.85213e+08            2      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           9584                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       6960279.097243      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 667136                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           67601                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       99937.602994                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      98628.036582                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      19868.470746                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535           72      0.11%      0.11% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        60777     89.91%     90.01% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071         2542      3.76%     93.77% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839         2383      3.53%     97.30% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607         1166      1.72%     99.02% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375          596      0.88%     99.90% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143           41      0.06%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911            2      0.00%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679           14      0.02%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            4      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            3      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             67601                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon2.ittReadRead::samples               67601                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           1418113.992397                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          1238419.160273                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             67601    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value            127000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          17759000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 67601                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2606                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         36775376.055257                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        48952879.095101                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2606    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          160000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       453864000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2606                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 70207                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             1365232.683351                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            1199357.747710                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               70207    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value              113000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            12921000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   70207                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         9584                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.071160                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.257106                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             8902     92.88%     92.88% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              682      7.12%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         9584                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         9584                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            9584    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         9584                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              9584                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             7.052275                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            2.493670                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                    23      0.24%      0.24% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                   500      5.22%      5.46% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                  2029     21.17%     26.63% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                  3189     33.27%     59.90% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                  2528     26.38%     86.28% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                 980     10.23%     96.50% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                 249      2.60%     99.10% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                  38      0.40%     99.50% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                  11      0.11%     99.61% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                  11      0.11%     99.73% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                   8      0.08%     99.81% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                   8      0.08%     99.90% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                   0      0.00%     99.90% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   2      0.02%     99.92% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   6      0.06%     99.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                9584                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             9584                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.271912                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.699234                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   7694     80.28%     80.28% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1499     15.64%     95.92% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    240      2.50%     98.42% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     70      0.73%     99.15% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     33      0.34%     99.50% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     23      0.24%     99.74% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     14      0.15%     99.89% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      8      0.08%     99.97% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      1      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     2      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               9584                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        67522                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        67522    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         67522                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2677                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean    255.904744                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   255.470267                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev     4.928514                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             1      0.04%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2676     99.96%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2677                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          9584                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     180332554.257095                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    63722369.690267                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07          126      1.31%      1.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08         2443     25.49%     26.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08         3242     33.83%     60.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08         3108     32.43%     93.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08          580      6.05%     99.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08           34      0.35%     99.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08           20      0.21%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08            9      0.09%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08           11      0.11%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08            1      0.01%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08            4      0.04%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08            5      0.05%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            9584                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        180342273.677678      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  17285632                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         9584                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    7147913.188648                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   17442616.157635                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-1.67772e+07         7595     79.25%     79.25% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-3.35544e+07         1593     16.62%     95.87% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     95.87% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-6.71089e+07          255      2.66%     98.53% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-8.38861e+07           64      0.67%     99.20% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.20% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.17441e+08           40      0.42%     99.61% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.34218e+08           18      0.19%     99.80% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.80% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.67772e+08            7      0.07%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-1.84549e+08            8      0.08%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.18104e+08            3      0.03%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.18104e+08-2.34881e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           9584                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       7147250.212130      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 685057                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           67522                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       100091.573117                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      98726.748382                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      20223.271798                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535           92      0.14%      0.14% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303        60501     89.60%     89.74% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071         2670      3.95%     93.69% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839         2324      3.44%     97.13% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607         1241      1.84%     98.97% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375          624      0.92%     99.90% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143           40      0.06%     99.96% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911            6      0.01%     99.96% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679           19      0.03%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            1      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            3      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             67522                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               67522                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           1419714.952164                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          1228270.213790                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             67520    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             98000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          14204000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 67522                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2677                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         35824527.456108                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        47699885.222421                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2677    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value          150000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       408621000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2677                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 70199                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             1365579.481189                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            1188686.930847                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               70196    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               54000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            14204000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   70199                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         9584                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.068865                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.253237                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             8924     93.11%     93.11% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              660      6.89%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         9584                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         9584                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            9584    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         9584                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              9584                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             7.044240                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            2.489742                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                    19      0.20%      0.20% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                   457      4.77%      4.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                  2079     21.69%     26.66% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                  3261     34.03%     60.68% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                  2435     25.41%     86.09% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                1015     10.59%     96.68% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                 229      2.39%     99.07% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                  39      0.41%     99.48% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                  15      0.16%     99.63% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                   8      0.08%     99.72% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                   8      0.08%     99.80% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                   8      0.08%     99.89% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   1      0.01%     99.90% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   2      0.02%     99.92% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   6      0.06%     99.98% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                9584                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             9584                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.279215                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.681352                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   7595     79.25%     79.25% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1593     16.62%     95.87% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    255      2.66%     98.53% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     64      0.67%     99.20% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     40      0.42%     99.61% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     18      0.19%     99.80% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                      7      0.07%     99.87% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      8      0.08%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      3      0.03%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               9584                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       320428                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       320428    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         320428                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        10415                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.975516                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.863736                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.498679                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        10414     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         10415                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           9584                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      721199332.220367                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     687769658.485513                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     225946929.630538                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08           71      0.74%      0.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08         1616     16.86%     17.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08         4834     50.44%     68.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09         2605     27.18%     95.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09          389      4.06%     99.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09           23      0.24%     99.52% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09           17      0.18%     99.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09            9      0.09%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09           10      0.10%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09            0      0.00%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09            6      0.06%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09            4      0.04%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             9584                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         721240893.100327      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   69130240                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          9584                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     27817028.380634                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    52129306.736072                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-6.71089e+07         8718     90.96%     90.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.34218e+08          618      6.45%     97.41% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.01327e+08           54      0.56%     97.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.68435e+08           77      0.80%     98.78% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.35544e+08           50      0.52%     99.30% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-4.02653e+08           30      0.31%     99.61% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.69762e+08           21      0.22%     99.83% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.36871e+08            5      0.05%     99.89% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.0398e+08            8      0.08%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.71089e+08            2      0.02%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-7.38198e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::7.38198e+08-8.05306e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            9584                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        27814418.153214      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2665985                       # Number of bytes written
system.Hmon.readLatencyHist::samples           270040                       # Read request-response latency
system.Hmon.readLatencyHist::mean        108978.408754                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       107685.422842                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       20320.975719                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535          321      0.12%      0.12% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303          100      0.04%      0.16% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071       249638     92.44%     92.60% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         9474      3.51%     96.11% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         7617      2.82%     98.93% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          259      0.10%     99.03% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143         2488      0.92%     99.95% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911           49      0.02%     99.97% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679           33      0.01%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447           38      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215           12      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            3      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            7      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             270040                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               320428                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            299128.236296                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           402530.633184                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                31      0.01%      0.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                  2725      0.85%      0.86% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              2900      0.91%      1.77% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             2592      0.81%      2.57% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000             3839      1.20%      3.77% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             2871      0.90%      4.67% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             2963      0.92%      5.59% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             2720      0.85%      6.44% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000             3185      0.99%      7.44% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             2403      0.75%      8.19% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             2494      0.78%      8.96% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             2446      0.76%      9.73% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             2392      0.75%     10.47% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             2861      0.89%     11.37% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             2321      0.72%     12.09% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             2972      0.93%     13.02% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             2478      0.77%     13.79% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             2847      0.89%     14.68% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             2498      0.78%     15.46% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             2834      0.88%     16.34% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            2597      0.81%     17.15% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             265459     82.85%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            5769500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 320428                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              10415                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          9202979.356697                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         12848888.588555                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000             51      0.49%      0.49% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000              5      0.05%      0.54% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             15      0.14%      0.68% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000              7      0.07%      0.75% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             16      0.15%      0.90% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000              8      0.08%      0.98% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             16      0.15%      1.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000              2      0.02%      1.15% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             13      0.12%      1.28% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000              7      0.07%      1.34% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             12      0.12%      1.46% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             12      0.12%      1.57% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             14      0.13%      1.71% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             11      0.11%      1.81% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000              7      0.07%      1.88% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000              8      0.08%      1.96% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000             8      0.08%      2.04% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            10203     97.96%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        120209000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                10415                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 330843                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              289711.524802                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             398419.023154                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                  32      0.01%      0.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                    2808      0.85%      0.86% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                3004      0.91%      1.77% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               2668      0.81%      2.57% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               4301      1.30%      3.87% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               3060      0.92%      4.80% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               3131      0.95%      5.74% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               2903      0.88%      6.62% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               3588      1.08%      7.71% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               2824      0.85%      8.56% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               2698      0.82%      9.38% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               2687      0.81%     10.19% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               2685      0.81%     11.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               3018      0.91%     11.91% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               3074      0.93%     12.84% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               6073      1.84%     14.68% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               2618      0.79%     15.47% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               2950      0.89%     16.36% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               2710      0.82%     17.18% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               2943      0.89%     18.07% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              2863      0.87%     18.93% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               268205     81.07%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              5769500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   330843                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         9584                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.307074                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.515975                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              6894     71.93%     71.93% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              2439     25.45%     97.38% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               250      2.61%     99.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 0      0.00%     99.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 1      0.01%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          9584                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         9584                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             9584    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         9584                       # Outstanding write transactions
system.Hmon.readTransHist::samples               9584                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             33.429257                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            32.198882                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             9.128953                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                      0      0.00%      0.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                   139      1.45%      1.45% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                 1087     11.34%     12.79% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                 2716     28.34%     41.13% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                 3449     35.99%     77.12% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                 1763     18.40%     95.51% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                  343      3.58%     99.09% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                   42      0.44%     99.53% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                   10      0.10%     99.63% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                    8      0.08%     99.72% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                   11      0.11%     99.83% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                    5      0.05%     99.89% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                   1      0.01%     99.90% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  4      0.04%     99.94% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  5      0.05%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 9584                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              9584                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             1.086603                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            2.036301                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-1                  7483     78.08%     78.08% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2-3                  1677     17.50%     95.58% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-5                   176      1.84%     97.41% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6-7                    54      0.56%     97.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-9                    45      0.47%     98.45% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10-11                  46      0.48%     98.93% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-13                  36      0.38%     99.30% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14-15                  30      0.31%     99.61% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-17                  16      0.17%     99.78% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18-19                  10      0.10%     99.89% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-21                   1      0.01%     99.90% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::22-23                   7      0.07%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-25                   2      0.02%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::26-27                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                9584                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    13993944                       # DTB read hits
system.cpu0.dtb.read_misses                    191905                       # DTB read misses
system.cpu0.dtb.write_hits                    1528918                       # DTB write hits
system.cpu0.dtb.write_misses                       63                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                14185849                       # DTB read accesses
system.cpu0.dtb.write_accesses                1528981                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         15522862                       # DTB hits
system.cpu0.dtb.misses                         191968                       # DTB misses
system.cpu0.dtb.accesses                     15714830                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    52767614                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                52767614                       # ITB inst accesses
system.cpu0.itb.hits                         52767614                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     52767614                       # DTB accesses
system.cpu0.numCycles                       191698050                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   50434967                       # Number of instructions committed
system.cpu0.committedOps                     50645624                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             39814055                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                     112113                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      7373917                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    39814055                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads           53331984                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          27715619                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           193909371                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           33030487                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     15530353                       # number of memory refs
system.cpu0.num_load_insts                   13994647                       # Number of load instructions
system.cpu0.num_store_insts                   1535706                       # Number of store instructions
system.cpu0.num_idle_cycles              15129.039211                       # Number of idle cycles
system.cpu0.num_busy_cycles              191682920.960789                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999921                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000079                       # Percentage of idle cycles
system.cpu0.Branches                          9289091                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 35122780     69.34%     69.34% # Class of executed instruction
system.cpu0.op_class::IntMult                     415      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.34% # Class of executed instruction
system.cpu0.op_class::MemRead                13994647     27.63%     96.97% # Class of executed instruction
system.cpu0.op_class::MemWrite                1535706      3.03%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  50653548                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      31                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             2323                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           46634594                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2323                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         20075.158846                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        105537551                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       105537551                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     52765291                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       52765291                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     52765291                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        52765291                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     52765291                       # number of overall hits
system.cpu0.icache.overall_hits::total       52765291                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         2323                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2323                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         2323                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2323                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         2323                       # number of overall misses
system.cpu0.icache.overall_misses::total         2323                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    138608517                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    138608517                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    138608517                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    138608517                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    138608517                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    138608517                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     52767614                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     52767614                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     52767614                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     52767614                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     52767614                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     52767614                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000044                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000044                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 59667.893672                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59667.893672                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 59667.893672                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59667.893672                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 59667.893672                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59667.893672                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         2323                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2323                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         2323                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2323                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         2323                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2323                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    133701483                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    133701483                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    133701483                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    133701483                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    133701483                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    133701483                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000044                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000044                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000044                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000044                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 57555.524322                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57555.524322                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 57555.524322                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57555.524322                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 57555.524322                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57555.524322                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               167                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements           184105                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          254.489412                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           10948719                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           184105                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            59.469971                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   254.489412                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.994099                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.994099                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         31410935                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        31410935                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     13624988                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       13624988                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      1428670                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1428670                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          168                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          168                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        19557                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19557                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         8464                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         8464                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     15053658                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15053658                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     15053826                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15053826                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       341689                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       341689                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        81758                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        81758                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           68                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           68                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         7448                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7448                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data         8935                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         8935                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       423447                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        423447                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       423515                       # number of overall misses
system.cpu0.dcache.overall_misses::total       423515                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data  16169935388                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  16169935388                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   4129079425                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4129079425                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data     79025630                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     79025630                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data    353500468                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    353500468                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data       449500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       449500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data  20299014813                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20299014813                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data  20299014813                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20299014813                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     13966677                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     13966677                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      1510428                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1510428                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          236                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          236                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        27005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        27005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data        17399                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17399                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     15477105                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15477105                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     15477341                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15477341                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.024465                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024465                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.054129                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054129                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.288136                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.288136                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.275801                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.275801                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.513535                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.513535                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.027360                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.027360                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.027364                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.027364                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 47323.546816                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 47323.546816                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 50503.674564                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50503.674564                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 10610.315521                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10610.315521                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 39563.566648                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 39563.566648                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 47937.557269                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47937.557269                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 47929.860366                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47929.860366                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17142                       # number of writebacks
system.cpu0.dcache.writebacks::total            17142                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           61                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           61                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       341689                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       341689                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        81758                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        81758                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           68                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           68                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data         7387                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7387                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data         8916                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         8916                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       423447                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       423447                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       423515                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       423515                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data  15439226906                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15439226906                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data   3963346565                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3963346565                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      4600501                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      4600501                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data     59306869                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     59306869                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data    335688532                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    335688532                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data       397500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       397500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data  19402573471                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  19402573471                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data  19407173972                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  19407173972                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       871489                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       871489                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data      1286500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      1286500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      2157989                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      2157989                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.024465                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.024465                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.054129                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054129                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.288136                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.288136                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.273542                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.273542                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.512443                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.512443                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.027360                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.027360                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.027364                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027364                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 45185.027630                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45185.027630                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 48476.559664                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 48476.559664                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 67654.426471                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 67654.426471                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data  8028.545959                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8028.545959                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 37650.126963                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 37650.126963                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 45820.547721                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 45820.547721                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 45824.053391                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 45824.053391                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry             12636                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    13911957                       # DTB read hits
system.cpu1.dtb.read_misses                    190383                       # DTB read misses
system.cpu1.dtb.write_hits                    1527644                       # DTB write hits
system.cpu1.dtb.write_misses                       75                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                    14                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                14102340                       # DTB read accesses
system.cpu1.dtb.write_accesses                1527719                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         15439601                       # DTB hits
system.cpu1.dtb.misses                         190458                       # DTB misses
system.cpu1.dtb.accesses                     15630059                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    52467083                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                52467083                       # ITB inst accesses
system.cpu1.itb.hits                         52467083                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     52467083                       # DTB accesses
system.cpu1.numCycles                       190648396                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   50149664                       # Number of instructions committed
system.cpu1.committedOps                     50367643                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             39600127                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                     113635                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      7331690                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    39600127                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads           53058596                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          27564182                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           192831380                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           32839044                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     15447706                       # number of memory refs
system.cpu1.num_load_insts                   13912902                       # Number of load instructions
system.cpu1.num_store_insts                   1534804                       # Number of store instructions
system.cpu1.num_idle_cycles              1045657.878384                       # Number of idle cycles
system.cpu1.num_busy_cycles              189602738.121616                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.994515                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.005485                       # Percentage of idle cycles
system.cpu1.Branches                          9237049                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 34928117     69.33%     69.33% # Class of executed instruction
system.cpu1.op_class::IntMult                     432      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                28      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.34% # Class of executed instruction
system.cpu1.op_class::MemRead                13912902     27.62%     96.95% # Class of executed instruction
system.cpu1.op_class::MemWrite                1534804      3.05%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  50376284                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             2995                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           44677646                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2995                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         14917.411018                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        104937161                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       104937161                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     52464088                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       52464088                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     52464088                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        52464088                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     52464088                       # number of overall hits
system.cpu1.icache.overall_hits::total       52464088                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         2995                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2995                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         2995                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2995                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         2995                       # number of overall misses
system.cpu1.icache.overall_misses::total         2995                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    200464878                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    200464878                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    200464878                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    200464878                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    200464878                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    200464878                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     52467083                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     52467083                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     52467083                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     52467083                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     52467083                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     52467083                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000057                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000057                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000057                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000057                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000057                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000057                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 66933.181302                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66933.181302                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 66933.181302                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66933.181302                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 66933.181302                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66933.181302                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         2995                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2995                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         2995                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2995                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         2995                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2995                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    194100122                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    194100122                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    194100122                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    194100122                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    194100122                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    194100122                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000057                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000057                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000057                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000057                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000057                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 64808.054090                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64808.054090                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 64808.054090                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64808.054090                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 64808.054090                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64808.054090                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               256                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements           183986                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          254.525120                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18210525                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           183986                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            98.977775                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   254.525120                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.994239                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994239                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         31243063                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        31243063                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     13544080                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       13544080                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      1427377                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1427377                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          188                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          188                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        19590                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19590                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         8545                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8545                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     14971457                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14971457                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     14971645                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14971645                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       340664                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       340664                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        81750                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        81750                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           85                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           85                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         7320                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7320                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         8949                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         8949                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       422414                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        422414                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       422499                       # number of overall misses
system.cpu1.dcache.overall_misses::total       422499                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data  15986169446                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15986169446                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   4139572703                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4139572703                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data     81188117                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     81188117                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    359940474                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    359940474                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data       512500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       512500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  20125742149                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20125742149                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  20125742149                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20125742149                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     13884744                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     13884744                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      1509127                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1509127                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          273                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          273                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        26910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        26910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        17494                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17494                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     15393871                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15393871                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     15394144                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15394144                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.024535                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024535                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.054170                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.054170                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.311355                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.311355                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.272018                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.272018                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.511547                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.511547                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.027440                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.027440                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.027445                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.027445                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 46926.500734                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46926.500734                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 50636.974960                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 50636.974960                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 11091.272814                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11091.272814                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 40221.306738                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 40221.306738                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 47644.590731                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 47644.590731                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 47635.005406                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 47635.005406                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17409                       # number of writebacks
system.cpu1.dcache.writebacks::total            17409                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           73                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           73                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       340664                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       340664                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        81750                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        81750                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           85                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           85                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data         7247                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         7247                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         8933                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         8933                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       422414                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       422414                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       422499                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       422499                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data  15257788950                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15257788950                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   3974060295                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3974060295                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      5049001                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      5049001                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data     61795880                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     61795880                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    342102526                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    342102526                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data       458500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       458500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  19231849245                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  19231849245                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  19236898246                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  19236898246                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data      1051984                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1051984                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data      1290000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      1290000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      2341984                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      2341984                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.024535                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.024535                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.054170                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.054170                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.311355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.311355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.269305                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.269305                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.510632                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.510632                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.027440                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.027440                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.027445                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.027445                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 44788.380780                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 44788.380780                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 48612.358349                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 48612.358349                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 59400.011765                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 59400.011765                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data  8527.098110                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8527.098110                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 38296.487854                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 38296.487854                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 45528.437138                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 45528.437138                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 45531.227875                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 45531.227875                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry             12582                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    13861055                       # DTB read hits
system.cpu2.dtb.read_misses                    198809                       # DTB read misses
system.cpu2.dtb.write_hits                    1588821                       # DTB write hits
system.cpu2.dtb.write_misses                       78                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                    10                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                14059864                       # DTB read accesses
system.cpu2.dtb.write_accesses                1588899                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         15449876                       # DTB hits
system.cpu2.dtb.misses                         198887                       # DTB misses
system.cpu2.dtb.accesses                     15648763                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    52236649                       # ITB inst hits
system.cpu2.itb.inst_misses                        18                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                52236667                       # ITB inst accesses
system.cpu2.itb.hits                         52236649                       # DTB hits
system.cpu2.itb.misses                             18                       # DTB misses
system.cpu2.itb.accesses                     52236667                       # DTB accesses
system.cpu2.numCycles                       191698034                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   49819904                       # Number of instructions committed
system.cpu2.committedOps                     50046963                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             39462556                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                     115480                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      7218649                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    39462556                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads           53167908                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          27554527                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           191722636                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           32420443                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     15460052                       # number of memory refs
system.cpu2.num_load_insts                   13862043                       # Number of load instructions
system.cpu2.num_store_insts                   1598009                       # Number of store instructions
system.cpu2.num_idle_cycles                984.011867                       # Number of idle cycles
system.cpu2.num_busy_cycles              191697049.988133                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.999995                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000005                       # Percentage of idle cycles
system.cpu2.Branches                          9095667                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 34597116     69.11%     69.11% # Class of executed instruction
system.cpu2.op_class::IntMult                     502      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 6      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     69.12% # Class of executed instruction
system.cpu2.op_class::MemRead                13862043     27.69%     96.81% # Class of executed instruction
system.cpu2.op_class::MemWrite                1598009      3.19%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  50057676                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             2942                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           42173723                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2942                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         14335.052005                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        104476240                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       104476240                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     52233707                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       52233707                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     52233707                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        52233707                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     52233707                       # number of overall hits
system.cpu2.icache.overall_hits::total       52233707                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         2942                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2942                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         2942                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2942                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         2942                       # number of overall misses
system.cpu2.icache.overall_misses::total         2942                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    190472825                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    190472825                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    190472825                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    190472825                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    190472825                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    190472825                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     52236649                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     52236649                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     52236649                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     52236649                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     52236649                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     52236649                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000056                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000056                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000056                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 64742.632563                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64742.632563                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 64742.632563                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64742.632563                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 64742.632563                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64742.632563                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         2942                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2942                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         2942                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2942                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         2942                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2942                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    184155175                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    184155175                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    184155175                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    184155175                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    184155175                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    184155175                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000056                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000056                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000056                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 62595.232835                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62595.232835                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 62595.232835                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62595.232835                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 62595.232835                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62595.232835                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               282                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements           191757                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          254.523160                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14863347                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           191757                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            77.511366                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   254.523160                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.994231                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.994231                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          227                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         31269165                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        31269165                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data     13487581                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       13487581                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      1486065                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1486065                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          241                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          241                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        20361                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20361                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         9000                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9000                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     14973646                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14973646                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     14973887                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14973887                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       345391                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       345391                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        83486                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        83486                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           95                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           95                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data         7357                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         7357                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data         9209                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         9209                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       428877                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        428877                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       428972                       # number of overall misses
system.cpu2.dcache.overall_misses::total       428972                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  16410629702                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  16410629702                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data   4232266298                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4232266298                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data     77757109                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     77757109                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data    365738969                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    365738969                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data       539500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       539500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  20642896000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  20642896000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  20642896000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  20642896000                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data     13832972                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     13832972                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      1569551                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1569551                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          336                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          336                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data        27718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        27718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data        18209                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18209                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     15402523                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15402523                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     15402859                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15402859                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.024969                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.024969                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.053191                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.053191                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.282738                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.282738                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.265423                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.265423                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.505739                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.505739                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.027845                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.027845                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.027850                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.027850                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 47513.194328                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 47513.194328                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 50694.323575                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 50694.323575                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 10569.132663                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 10569.132663                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 39715.383755                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 39715.383755                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 48132.438904                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 48132.438904                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 48121.779510                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 48121.779510                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18301                       # number of writebacks
system.cpu2.dcache.writebacks::total            18301                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           78                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           78                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       345391                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       345391                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        83486                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        83486                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           95                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           95                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data         7279                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7279                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data         9195                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         9195                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       428877                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       428877                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       428972                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       428972                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data  15674510672                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  15674510672                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data   4063012694                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4063012694                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      5428001                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      5428001                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data     58199388                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     58199388                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data    347389031                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    347389031                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data       469500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       469500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  19737523366                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  19737523366                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  19742951367                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  19742951367                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       942487                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       942487                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data      1358000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      1358000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      2300487                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      2300487                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.024969                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.024969                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.053191                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.053191                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.282738                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.282738                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.262609                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.262609                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.504970                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.504970                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.027845                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.027845                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.027850                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.027850                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 45381.931411                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 45381.931411                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 48666.994394                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 48666.994394                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 57136.852632                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 57136.852632                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data  7995.519714                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7995.519714                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 37780.210005                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 37780.210005                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 46021.407923                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 46021.407923                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 46023.869546                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 46023.869546                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry             12399                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    13927435                       # DTB read hits
system.cpu3.dtb.read_misses                    188793                       # DTB read misses
system.cpu3.dtb.write_hits                    1522560                       # DTB write hits
system.cpu3.dtb.write_misses                       69                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                    15                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                14116228                       # DTB read accesses
system.cpu3.dtb.write_accesses                1522629                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         15449995                       # DTB hits
system.cpu3.dtb.misses                         188862                       # DTB misses
system.cpu3.dtb.accesses                     15638857                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    52545797                       # ITB inst hits
system.cpu3.itb.inst_misses                        12                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                52545809                       # ITB inst accesses
system.cpu3.itb.hits                         52545797                       # DTB hits
system.cpu3.itb.misses                             12                       # DTB misses
system.cpu3.itb.accesses                     52545809                       # DTB accesses
system.cpu3.numCycles                       190467846                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   50235469                       # Number of instructions committed
system.cpu3.committedOps                     50451374                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             39651906                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu3.num_func_calls                     113283                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      7351722                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    39651906                       # number of integer instructions
system.cpu3.num_fp_insts                           64                       # number of float instructions
system.cpu3.num_int_register_reads           53092638                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          27587611                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           193128300                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           32924760                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     15458115                       # number of memory refs
system.cpu3.num_load_insts                   13928115                       # Number of load instructions
system.cpu3.num_store_insts                   1530000                       # Number of store instructions
system.cpu3.num_idle_cycles              1224285.470658                       # Number of idle cycles
system.cpu3.num_busy_cycles              189243560.529342                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.993572                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.006428                       # Percentage of idle cycles
system.cpu3.Branches                          9261717                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 35001360     69.36%     69.36% # Class of executed instruction
system.cpu3.op_class::IntMult                     463      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 8      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     69.37% # Class of executed instruction
system.cpu3.op_class::MemRead                13928115     27.60%     96.97% # Class of executed instruction
system.cpu3.op_class::MemWrite                1530000      3.03%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  50459946                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      10                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             2285                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           43886224                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2285                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         19206.224945                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        105093879                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       105093879                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     52543512                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       52543512                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     52543512                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        52543512                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     52543512                       # number of overall hits
system.cpu3.icache.overall_hits::total       52543512                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         2285                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2285                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         2285                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2285                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         2285                       # number of overall misses
system.cpu3.icache.overall_misses::total         2285                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    187355505                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    187355505                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    187355505                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    187355505                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    187355505                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    187355505                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     52545797                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     52545797                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     52545797                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     52545797                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     52545797                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     52545797                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000043                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000043                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 81993.656455                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 81993.656455                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 81993.656455                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 81993.656455                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 81993.656455                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 81993.656455                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         2285                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2285                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         2285                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2285                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         2285                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2285                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    182461495                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    182461495                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    182461495                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    182461495                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    182461495                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    182461495                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000043                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000043                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000043                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000043                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000043                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 79851.857768                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 79851.857768                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 79851.857768                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 79851.857768                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 79851.857768                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 79851.857768                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               207                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements           182674                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          254.308971                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           10973726                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           182674                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            60.072731                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   254.308971                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.993394                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.993394                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          217                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          199                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         31262978                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        31262978                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data     13560671                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13560671                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      1422300                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1422300                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data          131                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          131                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data        19669                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19669                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         8981                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8981                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     14982971                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14982971                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     14983102                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14983102                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       339366                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       339366                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        81487                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        81487                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           69                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           69                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data         7505                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         7505                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data         8720                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         8720                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       420853                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        420853                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       420922                       # number of overall misses
system.cpu3.dcache.overall_misses::total       420922                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  15905444054                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  15905444054                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   4110986384                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4110986384                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data     81736128                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     81736128                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    345410962                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    345410962                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data       379000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       379000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  20016430438                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  20016430438                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  20016430438                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  20016430438                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data     13900037                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     13900037                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      1503787                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1503787                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          200                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          200                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data        27174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        27174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data        17701                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17701                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     15403824                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15403824                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     15404024                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15404024                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.024415                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.024415                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.054188                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.054188                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.345000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.345000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.276183                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.276183                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.492628                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.492628                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.027321                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.027321                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.027325                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.027325                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 46868.113052                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 46868.113052                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 50449.597899                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 50449.597899                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 10890.889807                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 10890.889807                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 39611.348853                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 39611.348853                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 47561.572421                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 47561.572421                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 47553.775849                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 47553.775849                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        18379                       # number of writebacks
system.cpu3.dcache.writebacks::total            18379                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           61                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           61                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       339366                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       339366                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        81487                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        81487                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           69                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           69                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data         7444                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         7444                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data         8704                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         8704                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       420853                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       420853                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       420922                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       420922                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data  15179350318                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  15179350318                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data   3945805608                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3945805608                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      3910001                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      3910001                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data     62599871                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     62599871                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    328011038                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    328011038                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data       333000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       333000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  19125155926                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  19125155926                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  19129065927                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  19129065927                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       835996                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       835996                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data      1253000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1253000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      2088996                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      2088996                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.024415                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.024415                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.054188                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.054188                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.345000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.345000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.273938                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.273938                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.491724                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.491724                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.027321                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.027321                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.027325                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.027325                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 44728.553591                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 44728.553591                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 48422.516573                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 48422.516573                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 56666.681159                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 56666.681159                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data  8409.439952                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8409.439952                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 37685.091682                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 37685.091682                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 45443.791362                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 45443.791362                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 45445.631084                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 45445.631084                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry             12612                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                          65                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                         63                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                      65                       # DTB read accesses
system.cpu4.dtb.write_accesses                     63                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                              128                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                          128                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                         287                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu4.itb.hits                              287                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                          287                       # DTB accesses
system.cpu4.numCycles                        60033918                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                        281                       # Number of instructions committed
system.cpu4.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                         32                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                         342                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu4.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu4.num_mem_refs                          134                       # number of memory refs
system.cpu4.num_load_insts                         68                       # Number of load instructions
system.cpu4.num_store_insts                        66                       # Number of store instructions
system.cpu4.num_idle_cycles              60033641.471643                       # Number of idle cycles
system.cpu4.num_busy_cycles                276.528357                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.000005                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.999995                       # Percentage of idle cycles
system.cpu4.Branches                               58                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu4.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu4.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                       379                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst          287                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst          287                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst          287                       # number of overall hits
system.cpu4.icache.overall_hits::total            287                       # number of overall hits
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst          287                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst          287                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          184.215369                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   184.215369                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.719591                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.719591                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses              259                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses             259                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data           59                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total             59                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data           60                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data            2                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data            2                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data          119                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total             119                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data          121                       # number of overall hits
system.cpu4.dcache.overall_hits::total            121                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data            2                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data            1                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data            3                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data            3                       # number of overall misses
system.cpu4.dcache.overall_misses::total            3                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data         8000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total         8000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data         4000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total         4000                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data        12000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total        12000                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data        12000                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total        12000                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data          122                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data          124                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.032787                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.032787                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.016393                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.024590                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.024590                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.024194                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.024194                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data         4000                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total         4000                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data         4000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total         4000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data         4000                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total         4000                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data         4000                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total         4000                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data            2                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data            1                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data            3                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data            3                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data         4000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total         4000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data         2000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total         2000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data         6000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total         6000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data         6000                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total         6000                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.024590                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.024590                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.024194                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.024194                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data         2000                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total         2000                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data         2000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total         2000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data         2000                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total         2000                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data         2000                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total         2000                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                          65                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                         63                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                      65                       # DTB read accesses
system.cpu5.dtb.write_accesses                     63                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                              128                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                          128                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                         287                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu5.itb.hits                              287                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                          287                       # DTB accesses
system.cpu5.numCycles                        60034260                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                        281                       # Number of instructions committed
system.cpu5.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                         32                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                         342                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu5.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu5.num_mem_refs                          134                       # number of memory refs
system.cpu5.num_load_insts                         68                       # Number of load instructions
system.cpu5.num_store_insts                        66                       # Number of store instructions
system.cpu5.num_idle_cycles              60033975.327623                       # Number of idle cycles
system.cpu5.num_busy_cycles                284.672377                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.000005                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.999995                       # Percentage of idle cycles
system.cpu5.Branches                               58                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu5.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu5.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                       379                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst          287                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst          287                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst          287                       # number of overall hits
system.cpu5.icache.overall_hits::total            287                       # number of overall hits
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst          287                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst          287                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          208.222999                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   208.222999                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.813371                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.813371                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          208                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          208                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses              259                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses             259                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data           58                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total             58                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data           60                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data            2                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data            2                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data          118                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total             118                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data          120                       # number of overall hits
system.cpu5.dcache.overall_hits::total            120                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data            3                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data            1                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data            4                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total             4                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data            4                       # number of overall misses
system.cpu5.dcache.overall_misses::total            4                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data        22000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total        22000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data        21500                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total        21500                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data        43500                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total        43500                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data        43500                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total        43500                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data          122                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data          124                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.049180                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.049180                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.016393                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.032787                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.032787                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.032258                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.032258                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data  7333.333333                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total  7333.333333                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data        21500                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        21500                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data        10875                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total        10875                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data        10875                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total        10875                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data            3                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data            1                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data            4                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data            4                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data        16000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total        16000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data        19500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total        19500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data        35500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total        35500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data        35500                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total        35500                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.049180                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.049180                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.032787                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.032787                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.032258                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.032258                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data  5333.333333                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  5333.333333                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data        19500                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        19500                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data         8875                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total         8875                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data         8875                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total         8875                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                          65                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                         63                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                      65                       # DTB read accesses
system.cpu6.dtb.write_accesses                     63                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              128                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          128                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         287                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     287                       # ITB inst accesses
system.cpu6.itb.hits                              287                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          287                       # DTB accesses
system.cpu6.numCycles                        60034330                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        281                       # Number of instructions committed
system.cpu6.committedOps                          371                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                  342                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         32                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           25                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                         342                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                574                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               248                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                1343                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                 87                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          134                       # number of memory refs
system.cpu6.num_load_insts                         68                       # Number of load instructions
system.cpu6.num_store_insts                        66                       # Number of store instructions
system.cpu6.num_idle_cycles              60034045.327291                       # Number of idle cycles
system.cpu6.num_busy_cycles                284.672709                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000005                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999995                       # Percentage of idle cycles
system.cpu6.Branches                               58                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      245     64.64%     64.64% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::MemRead                      68     17.94%     82.59% # Class of executed instruction
system.cpu6.op_class::MemWrite                     66     17.41%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                       379                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses              574                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses             574                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          287                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            287                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          287                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             287                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          287                       # number of overall hits
system.cpu6.icache.overall_hits::total            287                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          287                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          287                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          287                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          287                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          287                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          180.215357                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   180.215357                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.703966                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.703966                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          180                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              259                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             259                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data           58                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total             58                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data           60                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total            60                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            2                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            2                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          118                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             118                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          120                       # number of overall hits
system.cpu6.dcache.overall_hits::total            120                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data            3                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            1                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data            4                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total             4                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data            4                       # number of overall misses
system.cpu6.dcache.overall_misses::total            4                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data        22000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total        22000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data        21500                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total        21500                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data        43500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total        43500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data        43500                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total        43500                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total           61                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total           61                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          122                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          122                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          124                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          124                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.049180                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.049180                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.032787                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.032787                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.032258                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.032258                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data  7333.333333                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total  7333.333333                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data        21500                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        21500                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data        10875                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total        10875                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data        10875                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total        10875                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data            3                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data            4                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data            4                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data        16000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total        16000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data        19500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total        19500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data        35500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total        35500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data        35500                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total        35500                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.049180                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.049180                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.032787                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.032787                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.032258                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.032258                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data  5333.333333                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  5333.333333                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data        19500                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        19500                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data         8875                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total         8875                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data         8875                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total         8875                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        2684                       # DTB read hits
system.cpu7.dtb.read_misses                         3                       # DTB read misses
system.cpu7.dtb.write_hits                       2413                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    2687                       # DTB read accesses
system.cpu7.dtb.write_accesses                   2413                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                             5097                       # DTB hits
system.cpu7.dtb.misses                              3                       # DTB misses
system.cpu7.dtb.accesses                         5100                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       12111                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   12111                       # ITB inst accesses
system.cpu7.itb.hits                            12111                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        12111                       # DTB accesses
system.cpu7.numCycles                       191698135                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      11806                       # Number of instructions committed
system.cpu7.committedOps                        14295                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                13187                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                        862                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         1302                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       13187                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              23931                       # number of times the integer registers were read
system.cpu7.num_int_register_writes              9163                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads               52410                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes               4816                       # number of times the CC registers were written
system.cpu7.num_mem_refs                         5480                       # number of memory refs
system.cpu7.num_load_insts                       2774                       # Number of load instructions
system.cpu7.num_store_insts                      2706                       # Number of store instructions
system.cpu7.num_idle_cycles              191612427.444469                       # Number of idle cycles
system.cpu7.num_busy_cycles              85707.555531                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.000447                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.999553                       # Percentage of idle cycles
system.cpu7.Branches                             2205                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                     9198     62.41%     62.41% # Class of executed instruction
system.cpu7.op_class::IntMult                      53      0.36%     62.77% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     62.77% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 6      0.04%     62.81% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     62.81% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     62.81% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     62.81% # Class of executed instruction
system.cpu7.op_class::MemRead                    2774     18.82%     81.64% # Class of executed instruction
system.cpu7.op_class::MemWrite                   2706     18.36%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     14737                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              273                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              26081                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              273                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            95.534799                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            24495                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           24495                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        11838                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          11838                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        11838                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           11838                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        11838                       # number of overall hits
system.cpu7.icache.overall_hits::total          11838                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          273                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          273                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          273                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           273                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          273                       # number of overall misses
system.cpu7.icache.overall_misses::total          273                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     10540989                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     10540989                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     10540989                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     10540989                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     10540989                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     10540989                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        12111                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        12111                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        12111                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        12111                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        12111                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        12111                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.022541                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.022541                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.022541                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.022541                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.022541                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.022541                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 38611.681319                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 38611.681319                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 38611.681319                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 38611.681319                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 38611.681319                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 38611.681319                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          273                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          273                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          273                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          273                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          273                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          273                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst      9986011                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      9986011                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst      9986011                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      9986011                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst      9986011                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      9986011                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.022541                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.022541                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.022541                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.022541                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.022541                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.022541                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 36578.794872                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 36578.794872                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 36578.794872                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 36578.794872                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 36578.794872                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 36578.794872                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                45                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements              104                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          213.349465                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              31720                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              104                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs                  305                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   213.349465                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.833396                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.833396                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          209                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          177                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            10330                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           10330                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         2439                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           2439                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         2268                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          2268                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           41                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           41                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data           63                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           63                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data           61                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           61                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data         4707                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            4707                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data         4748                       # number of overall hits
system.cpu7.dcache.overall_hits::total           4748                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          123                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          123                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           72                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data            6                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data            8                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data            9                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          195                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           195                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          201                       # number of overall misses
system.cpu7.dcache.overall_misses::total          201                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      2530494                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      2530494                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      3973499                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      3973499                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       319500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       319500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       227500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       227500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data      6503993                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      6503993                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data      6503993                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      6503993                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         2562                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         2562                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         2340                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         2340                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           47                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           47                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data           71                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           71                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data         4902                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         4902                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data         4949                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         4949                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.048009                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.048009                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.030769                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.030769                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.127660                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.127660                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.112676                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.112676                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.128571                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.128571                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.039780                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.039780                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.040614                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.040614                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 20573.121951                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 20573.121951                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 55187.486111                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 55187.486111                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 39937.500000                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 39937.500000                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 25277.777778                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 25277.777778                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 33353.810256                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 33353.810256                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 32358.174129                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 32358.174129                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           56                       # number of writebacks
system.cpu7.dcache.writebacks::total               56                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data            6                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          123                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          123                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           72                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data            6                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data            9                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          195                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          201                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          201                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      2280506                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      2280506                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      3828501                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      3828501                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       280500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       280500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data        36000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        36000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       209500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       209500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data      6109007                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      6109007                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data      6389507                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      6389507                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       143000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       143000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       105000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       105000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       248000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       248000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.048009                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.048009                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.030769                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.030769                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.127660                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.127660                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.028169                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.028169                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.128571                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.128571                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.039780                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.039780                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.040614                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.040614                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 18540.699187                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 18540.699187                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 53173.625000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 53173.625000                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data        46750                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total        46750                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data        18000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total        18000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 23277.777778                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 23277.777778                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 31328.241026                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 31328.241026                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 31788.592040                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 31788.592040                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                37                       # Number of times sendTimingReq failed
sim_ticks.offload_task 95849030000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -673810099.200000
system.mem_ctrls.total_actEnergy                       846873619.200000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -454554432.000000
system.mem_ctrls.total_preEnergy                       571303632.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -3336794572.800000
system.mem_ctrls.total_readEnergy                       4413515558.400000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -667955082.240000
system.mem_ctrls.total_writeEnergy                       702484254.720000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -1357746264883.201660
system.mem_ctrls.total_refreshEnergy                       1463425656299.520020
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -400584163881.600037
system.mem_ctrls.total_actBackEnergy                       432557766097.920044
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -4377368880864.000000
system.mem_ctrls.total_preBackEnergy                       4717382009088.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.095849
system.cpu.totalNumCycles                       1136312969.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       374000145.971146
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       158542857.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       256.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       36885903.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       55700685.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       6201423.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       200652653.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       212676779.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       110431846.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       256.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       455469.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       158542857.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       256.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       210030145.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       30.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       210030115.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       10818.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       55587175.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6095416.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       62637993.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       770178.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1367241.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       328556.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       4952314
system.mem_ctrls.total_reads                       270040.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       10414.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       286154.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       1884748.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       69282.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       268968.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
