{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745097286453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745097286453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 19 17:14:46 2025 " "Processing started: Sat Apr 19 17:14:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745097286453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097286453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_mem -c spi_mem " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_mem -c spi_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097286453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745097286773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745097286773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant/servive_clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant/servive_clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 servive_clock_gen " "Found entity 1: servive_clock_gen" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant/servive_clock_gen.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant/servive_clock_gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745097294906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097294906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_mem_quartus.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_mem_quartus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_mem_quartus " "Found entity 1: spi_mem_quartus" {  } { { "spi_mem_quartus.sv" "" { Text "D:/serv_temp/spi_mem_quartus.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745097294921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097294921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_mem_tb " "Found entity 1: spi_mem_tb" {  } { { "spi_mem_tb.v" "" { Text "D:/serv_temp/spi_mem_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745097294922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097294922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_mem " "Found entity 1: spi_mem" {  } { { "spi_mem.v" "" { Text "D:/serv_temp/spi_mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745097294922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097294922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_top.v 1 1 " "Found 1 design units, including 1 entities, in source file serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant_spi_top " "Found entity 1: servant_spi_top" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_top.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745097294922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097294922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_slave_if.v 1 1 " "Found 1 design units, including 1 entities, in source file serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_slave_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant_spi_slave_if " "Found entity 1: servant_spi_slave_if" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_slave_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_slave_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745097294922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097294922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant_spi_ram " "Found entity 1: servant_spi_ram" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_ram.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745097294922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097294922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v 1 1 " "Found 1 design units, including 1 entities, in source file serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 servant_spi_master_if " "Found entity 1: servant_spi_master_if" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745097294922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097294922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_mem " "Elaborating entity \"spi_mem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745097295065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servive_clock_gen servive_clock_gen:clock_gen " "Elaborating entity \"servive_clock_gen\" for hierarchy \"servive_clock_gen:clock_gen\"" {  } { { "spi_mem.v" "clock_gen" { Text "D:/serv_temp/spi_mem.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745097295127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll servive_clock_gen:clock_gen\|altpll:pll " "Elaborating entity \"altpll\" for hierarchy \"servive_clock_gen:clock_gen\|altpll:pll\"" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant/servive_clock_gen.v" "pll" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant/servive_clock_gen.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745097295221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "servive_clock_gen:clock_gen\|altpll:pll " "Elaborated megafunction instantiation \"servive_clock_gen:clock_gen\|altpll:pll\"" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant/servive_clock_gen.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant/servive_clock_gen.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745097295240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "servive_clock_gen:clock_gen\|altpll:pll " "Instantiated megafunction \"servive_clock_gen:clock_gen\|altpll:pll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745097295243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 250 " "Parameter \"clk0_divide_by\" = \"250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745097295243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745097295243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745097295243 ""}  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant/servive_clock_gen.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant/servive_clock_gen.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745097295243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_o6l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_o6l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_o6l " "Found entity 1: altpll_o6l" {  } { { "db/altpll_o6l.tdf" "" { Text "D:/serv_temp/db/altpll_o6l.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745097295284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_o6l servive_clock_gen:clock_gen\|altpll:pll\|altpll_o6l:auto_generated " "Elaborating entity \"altpll_o6l\" for hierarchy \"servive_clock_gen:clock_gen\|altpll:pll\|altpll_o6l:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/software/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745097295284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servant_spi_master_if servant_spi_master_if:spi_master_if " "Elaborating entity \"servant_spi_master_if\" for hierarchy \"servant_spi_master_if:spi_master_if\"" {  } { { "spi_mem.v" "spi_master_if" { Text "D:/serv_temp/spi_mem.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745097295315 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "serial_clk_posedge servant_spi_master_if.v(57) " "Verilog HDL or VHDL warning at servant_spi_master_if.v(57): object \"serial_clk_posedge\" assigned a value but never read" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "servant_spi_master_if.v(198) " "Verilog HDL Case Statement information at servant_spi_master_if.v(198): all case item expressions in this case statement are onehot" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 198 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "servant_spi_master_if.v(238) " "Verilog HDL Case Statement information at servant_spi_master_if.v(238): all case item expressions in this case statement are onehot" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 238 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wr_data servant_spi_master_if.v(288) " "Verilog HDL Always Construct warning at servant_spi_master_if.v(288): variable \"wr_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address servant_spi_master_if.v(293) " "Verilog HDL Always Construct warning at servant_spi_master_if.v(293): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel_dec_start servant_spi_master_if.v(293) " "Verilog HDL Always Construct warning at servant_spi_master_if.v(293): variable \"sel_dec_start\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel_dec_last servant_spi_master_if.v(294) " "Verilog HDL Always Construct warning at servant_spi_master_if.v(294): variable \"sel_dec_last\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 294 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_we servant_spi_master_if.v(295) " "Verilog HDL Always Construct warning at servant_spi_master_if.v(295): variable \"wb_we\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 295 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_sel servant_spi_master_if.v(301) " "Verilog HDL Always Construct warning at servant_spi_master_if.v(301): variable \"wb_sel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "configed servant_spi_master_if.v(301) " "Verilog HDL Always Construct warning at servant_spi_master_if.v(301): variable \"configed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_we servant_spi_master_if.v(301) " "Verilog HDL Always Construct warning at servant_spi_master_if.v(301): variable \"wb_we\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "servant_spi_master_if.v(276) " "Verilog HDL Case Statement information at servant_spi_master_if.v(276): all case item expressions in this case statement are onehot" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 276 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spi_ss servant_spi_master_if.v(275) " "Verilog HDL Always Construct warning at servant_spi_master_if.v(275): inferring latch(es) for variable \"spi_ss\", which holds its previous value in one or more paths through the always construct" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wb_ack servant_spi_master_if.v(275) " "Verilog HDL Always Construct warning at servant_spi_master_if.v(275): inferring latch(es) for variable \"wb_ack\", which holds its previous value in one or more paths through the always construct" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "int_ack servant_spi_master_if.v(275) " "Verilog HDL Always Construct warning at servant_spi_master_if.v(275): inferring latch(es) for variable \"int_ack\", which holds its previous value in one or more paths through the always construct" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_data_reg servant_spi_master_if.v(275) " "Verilog HDL Always Construct warning at servant_spi_master_if.v(275): inferring latch(es) for variable \"wr_data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address_reg servant_spi_master_if.v(275) " "Verilog HDL Always Construct warning at servant_spi_master_if.v(275): inferring latch(es) for variable \"address_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "last_byte servant_spi_master_if.v(275) " "Verilog HDL Always Construct warning at servant_spi_master_if.v(275): inferring latch(es) for variable \"last_byte\", which holds its previous value in one or more paths through the always construct" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cmd_reg servant_spi_master_if.v(275) " "Verilog HDL Always Construct warning at servant_spi_master_if.v(275): inferring latch(es) for variable \"cmd_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_reg\[0\] servant_spi_master_if.v(275) " "Inferred latch for \"cmd_reg\[0\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_reg\[1\] servant_spi_master_if.v(275) " "Inferred latch for \"cmd_reg\[1\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_byte\[0\] servant_spi_master_if.v(275) " "Inferred latch for \"last_byte\[0\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "last_byte\[1\] servant_spi_master_if.v(275) " "Inferred latch for \"last_byte\[1\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[0\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[0\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[1\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[1\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[2\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[2\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[3\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[3\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[4\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[4\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[5\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[5\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[6\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[6\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[7\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[7\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[8\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[8\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[9\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[9\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[10\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[10\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[11\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[11\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[12\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[12\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[13\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[13\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[14\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[14\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[15\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[15\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[16\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[16\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[17\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[17\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[18\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[18\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[19\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[19\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[20\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[20\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[21\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[21\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[22\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[22\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_reg\[23\] servant_spi_master_if.v(275) " "Inferred latch for \"address_reg\[23\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[0\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[0\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[1\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[1\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[2\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[2\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[3\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[3\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[4\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[4\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[5\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[5\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[6\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[6\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[7\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[7\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[8\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[8\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[9\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[9\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[10\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[10\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[11\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[11\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[12\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[12\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[13\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[13\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[14\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[14\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[15\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[15\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[16\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[16\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[17\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[17\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[18\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[18\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[19\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[19\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[20\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[20\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[21\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[21\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[22\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[22\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[23\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[23\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[24\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[24\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[25\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[25\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[26\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[26\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[27\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[27\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[28\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[28\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[29\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[29\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[30\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[30\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data_reg\[31\] servant_spi_master_if.v(275) " "Inferred latch for \"wr_data_reg\[31\]\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_ack servant_spi_master_if.v(275) " "Inferred latch for \"int_ack\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_ack servant_spi_master_if.v(275) " "Inferred latch for \"wb_ack\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_ss servant_spi_master_if.v(275) " "Inferred latch for \"spi_ss\" at servant_spi_master_if.v(275)" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097295333 "|spi_mem|servant_spi_master_if:spi_master_if"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "servant_spi_master_if:spi_master_if\|address_reg\[5\] servant_spi_master_if:spi_master_if\|address_reg\[7\] " "Duplicate LATCH primitive \"servant_spi_master_if:spi_master_if\|address_reg\[5\]\" merged with LATCH primitive \"servant_spi_master_if:spi_master_if\|address_reg\[7\]\"" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745097295903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "servant_spi_master_if:spi_master_if\|address_reg\[6\] servant_spi_master_if:spi_master_if\|address_reg\[7\] " "Duplicate LATCH primitive \"servant_spi_master_if:spi_master_if\|address_reg\[6\]\" merged with LATCH primitive \"servant_spi_master_if:spi_master_if\|address_reg\[7\]\"" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745097295903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "servant_spi_master_if:spi_master_if\|address_reg\[9\] servant_spi_master_if:spi_master_if\|address_reg\[7\] " "Duplicate LATCH primitive \"servant_spi_master_if:spi_master_if\|address_reg\[9\]\" merged with LATCH primitive \"servant_spi_master_if:spi_master_if\|address_reg\[7\]\"" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745097295903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "servant_spi_master_if:spi_master_if\|wr_data_reg\[10\] servant_spi_master_if:spi_master_if\|wr_data_reg\[6\] " "Duplicate LATCH primitive \"servant_spi_master_if:spi_master_if\|wr_data_reg\[10\]\" merged with LATCH primitive \"servant_spi_master_if:spi_master_if\|wr_data_reg\[6\]\"" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745097295903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "servant_spi_master_if:spi_master_if\|wr_data_reg\[12\] servant_spi_master_if:spi_master_if\|wr_data_reg\[6\] " "Duplicate LATCH primitive \"servant_spi_master_if:spi_master_if\|wr_data_reg\[12\]\" merged with LATCH primitive \"servant_spi_master_if:spi_master_if\|wr_data_reg\[6\]\"" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745097295903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "servant_spi_master_if:spi_master_if\|wr_data_reg\[14\] servant_spi_master_if:spi_master_if\|wr_data_reg\[6\] " "Duplicate LATCH primitive \"servant_spi_master_if:spi_master_if\|wr_data_reg\[14\]\" merged with LATCH primitive \"servant_spi_master_if:spi_master_if\|wr_data_reg\[6\]\"" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745097295903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "servant_spi_master_if:spi_master_if\|wr_data_reg\[25\] servant_spi_master_if:spi_master_if\|wr_data_reg\[6\] " "Duplicate LATCH primitive \"servant_spi_master_if:spi_master_if\|wr_data_reg\[25\]\" merged with LATCH primitive \"servant_spi_master_if:spi_master_if\|wr_data_reg\[6\]\"" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745097295903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "servant_spi_master_if:spi_master_if\|wr_data_reg\[28\] servant_spi_master_if:spi_master_if\|wr_data_reg\[6\] " "Duplicate LATCH primitive \"servant_spi_master_if:spi_master_if\|wr_data_reg\[28\]\" merged with LATCH primitive \"servant_spi_master_if:spi_master_if\|wr_data_reg\[6\]\"" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745097295903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "servant_spi_master_if:spi_master_if\|wr_data_reg\[3\] servant_spi_master_if:spi_master_if\|wr_data_reg\[6\] " "Duplicate LATCH primitive \"servant_spi_master_if:spi_master_if\|wr_data_reg\[3\]\" merged with LATCH primitive \"servant_spi_master_if:spi_master_if\|wr_data_reg\[6\]\"" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745097295903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "servant_spi_master_if:spi_master_if\|wr_data_reg\[4\] servant_spi_master_if:spi_master_if\|wr_data_reg\[6\] " "Duplicate LATCH primitive \"servant_spi_master_if:spi_master_if\|wr_data_reg\[4\]\" merged with LATCH primitive \"servant_spi_master_if:spi_master_if\|wr_data_reg\[6\]\"" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745097295903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "servant_spi_master_if:spi_master_if\|wr_data_reg\[5\] servant_spi_master_if:spi_master_if\|wr_data_reg\[6\] " "Duplicate LATCH primitive \"servant_spi_master_if:spi_master_if\|wr_data_reg\[5\]\" merged with LATCH primitive \"servant_spi_master_if:spi_master_if\|wr_data_reg\[6\]\"" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745097295903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "servant_spi_master_if:spi_master_if\|wr_data_reg\[9\] servant_spi_master_if:spi_master_if\|wr_data_reg\[6\] " "Duplicate LATCH primitive \"servant_spi_master_if:spi_master_if\|wr_data_reg\[9\]\" merged with LATCH primitive \"servant_spi_master_if:spi_master_if\|wr_data_reg\[6\]\"" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745097295903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "servant_spi_master_if:spi_master_if\|wr_data_reg\[18\] servant_spi_master_if:spi_master_if\|wr_data_reg\[21\] " "Duplicate LATCH primitive \"servant_spi_master_if:spi_master_if\|wr_data_reg\[18\]\" merged with LATCH primitive \"servant_spi_master_if:spi_master_if\|wr_data_reg\[21\]\"" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745097295903 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "servant_spi_master_if:spi_master_if\|wr_data_reg\[20\] servant_spi_master_if:spi_master_if\|wr_data_reg\[21\] " "Duplicate LATCH primitive \"servant_spi_master_if:spi_master_if\|wr_data_reg\[20\]\" merged with LATCH primitive \"servant_spi_master_if:spi_master_if\|wr_data_reg\[21\]\"" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 275 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1745097295903 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1745097295903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "servant_spi_master_if:spi_master_if\|spi_ss " "Latch servant_spi_master_if:spi_master_if\|spi_ss has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA servant_spi_master_if:spi_master_if\|state.TRANSMIT_COMMAND " "Ports D and ENA on the latch are fed by the same signal servant_spi_master_if:spi_master_if\|state.TRANSMIT_COMMAND" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745097295903 ""}  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745097295903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "servant_spi_master_if:spi_master_if\|int_ack " "Latch servant_spi_master_if:spi_master_if\|int_ack has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA servant_spi_master_if:spi_master_if\|state.TEMP_STATE " "Ports D and ENA on the latch are fed by the same signal servant_spi_master_if:spi_master_if\|state.TEMP_STATE" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745097295903 ""}  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745097295903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "servant_spi_master_if:spi_master_if\|wb_ack " "Latch servant_spi_master_if:spi_master_if\|wb_ack has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA servant_spi_master_if:spi_master_if\|state.FINISH " "Ports D and ENA on the latch are fed by the same signal servant_spi_master_if:spi_master_if\|state.FINISH" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1745097295903 ""}  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1745097295903 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 76 -1 0 } } { "serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" "" { Text "D:/serv_temp/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1745097295903 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1745097295903 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745097296065 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745097296529 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745097296735 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745097296735 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "244 " "Implemented 244 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745097296846 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745097296846 ""} { "Info" "ICUT_CUT_TM_LCELLS" "228 " "Implemented 228 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745097296846 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1745097296846 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745097296846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745097296876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 19 17:14:56 2025 " "Processing ended: Sat Apr 19 17:14:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745097296876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745097296876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745097296876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745097296876 ""}
