// Seed: 1627696798
module module_0;
  initial begin
    id_1 <= 1 == 1;
  end
  assign id_2 = (1) == id_2;
endmodule
module module_1 (
    output wire id_0
    , id_18,
    input tri1 id_1,
    input uwire id_2,
    output uwire id_3,
    input tri id_4,
    input supply0 id_5,
    input tri0 id_6,
    output tri id_7,
    input supply1 id_8,
    output supply1 id_9,
    input wire id_10,
    output tri0 id_11,
    output wand id_12,
    output wire id_13,
    output supply0 id_14,
    output wor id_15,
    input supply1 id_16
);
  genvar id_19;
  wire id_20;
  nor (id_0, id_1, id_10, id_16, id_18, id_19, id_2, id_20, id_4, id_5, id_6, id_8);
  module_0();
endmodule
