;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	ADD #3, 0
	MOV 300, 92
	MOV 300, 92
	ADD 430, 9
	SUB @121, 103
	SUB <23, @33
	SPL <127, 106
	SUB 30, 220
	SPL 0, <-382
	SPL 0, <-382
	SPL 0, <-382
	SPL <0, <0
	SUB 0, -100
	SPL 0, <382
	JMN 0, <2
	SUB 127, 306
	SPL 0, <382
	SUB -100, 0
	SLT 132, 300
	SUB <0, @2
	JMZ 0, -8
	SUB -100, 0
	DAT #0, <82
	SUB -100, 0
	SUB 1, <-1
	SUB 1, <-1
	JMN -2, <-3
	SPL 121
	CMP 430, 9
	SPL 121
	SUB 0, -100
	SUB 0, -100
	SUB -2, -3
	SPL 0, <382
	MOV 300, 92
	SPL 0, <402
	MOV -1, <-30
	MOV -1, <-30
	SPL 0, @-0
	DJN -209, @-127
	MOV -1, <-30
	DAT #0, <82
	DJN -209, @-127
	MOV -1, <-30
	SPL 0, <402
	CMP -207, <-120
	JMN <3, 0
