# Final-Exam---Reti-Logiche

This project was part of the final valutation of my bachelor degree.
The goal of the project was to apply the concept learned in the "Reti logiche" course to solve an assigned task in VHDL.
The description of the assigned task and the detailed explainetion of the solution can be find in the corresponding PDF files.

This project received an evaluation of 30/30.
