// Seed: 2828764339
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire  id_4;
  logic id_5 = 1;
endmodule
module module_1 #(
    parameter id_8 = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8
);
  inout wire _id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  xnor primCall (id_4, id_9, id_6, id_2, id_3);
  output wire id_1;
  tri0 id_9 = (-1);
  generate
    assign id_4[id_8] = id_8;
  endgenerate
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
