
FreeRtos_FirstCode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075dc  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  0800778c  0800778c  0001778c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800792c  0800792c  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800792c  0800792c  0001792c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007934  08007934  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007934  08007934  00017934  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007938  08007938  00017938  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800793c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          0001449c  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20014514  20014514  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001434c  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002db7  00000000  00000000  000343f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012e8  00000000  00000000  000371b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001170  00000000  00000000  00038498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026310  00000000  00000000  00039608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015078  00000000  00000000  0005f918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e7017  00000000  00000000  00074990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0015b9a7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000531c  00000000  00000000  0015b9f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000078 	.word	0x20000078
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007774 	.word	0x08007774

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	08007774 	.word	0x08007774

080001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001f2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001f6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000280 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001fa:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001fe:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000202:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000204:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000206:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000208:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800020a:	d332      	bcc.n	8000272 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800020c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800020e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000210:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000212:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000214:	d314      	bcc.n	8000240 <_CheckCase2>

08000216 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000216:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000218:	19d0      	adds	r0, r2, r7
 800021a:	bf00      	nop

0800021c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800021c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000220:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000224:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000226:	d005      	beq.n	8000234 <_CSDone>
        LDRB     R3,[R1], #+1
 8000228:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800022c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000230:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000232:	d1f3      	bne.n	800021c <_LoopCopyStraight>

08000234 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000234:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000238:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800023a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800023c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800023e:	4770      	bx	lr

08000240 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000240:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000242:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000244:	d319      	bcc.n	800027a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000246:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000248:	1b12      	subs	r2, r2, r4

0800024a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800024a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800024e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000252:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000254:	d1f9      	bne.n	800024a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000256:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000258:	d005      	beq.n	8000266 <_No2ChunkNeeded>

0800025a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800025a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800025e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000262:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000264:	d1f9      	bne.n	800025a <_LoopCopyAfterWrapAround>

08000266 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000266:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800026a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800026c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800026e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000270:	4770      	bx	lr

08000272 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000272:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000274:	3801      	subs	r0, #1
        CMP      R0,R2
 8000276:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000278:	d2cd      	bcs.n	8000216 <_Case4>

0800027a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800027a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800027c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800027e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000280:	20012f2c 	.word	0x20012f2c
	...

08000290 <memchr>:
 8000290:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000294:	2a10      	cmp	r2, #16
 8000296:	db2b      	blt.n	80002f0 <memchr+0x60>
 8000298:	f010 0f07 	tst.w	r0, #7
 800029c:	d008      	beq.n	80002b0 <memchr+0x20>
 800029e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a2:	3a01      	subs	r2, #1
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d02d      	beq.n	8000304 <memchr+0x74>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	b342      	cbz	r2, 8000300 <memchr+0x70>
 80002ae:	d1f6      	bne.n	800029e <memchr+0xe>
 80002b0:	b4f0      	push	{r4, r5, r6, r7}
 80002b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ba:	f022 0407 	bic.w	r4, r2, #7
 80002be:	f07f 0700 	mvns.w	r7, #0
 80002c2:	2300      	movs	r3, #0
 80002c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002c8:	3c08      	subs	r4, #8
 80002ca:	ea85 0501 	eor.w	r5, r5, r1
 80002ce:	ea86 0601 	eor.w	r6, r6, r1
 80002d2:	fa85 f547 	uadd8	r5, r5, r7
 80002d6:	faa3 f587 	sel	r5, r3, r7
 80002da:	fa86 f647 	uadd8	r6, r6, r7
 80002de:	faa5 f687 	sel	r6, r5, r7
 80002e2:	b98e      	cbnz	r6, 8000308 <memchr+0x78>
 80002e4:	d1ee      	bne.n	80002c4 <memchr+0x34>
 80002e6:	bcf0      	pop	{r4, r5, r6, r7}
 80002e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ec:	f002 0207 	and.w	r2, r2, #7
 80002f0:	b132      	cbz	r2, 8000300 <memchr+0x70>
 80002f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f6:	3a01      	subs	r2, #1
 80002f8:	ea83 0301 	eor.w	r3, r3, r1
 80002fc:	b113      	cbz	r3, 8000304 <memchr+0x74>
 80002fe:	d1f8      	bne.n	80002f2 <memchr+0x62>
 8000300:	2000      	movs	r0, #0
 8000302:	4770      	bx	lr
 8000304:	3801      	subs	r0, #1
 8000306:	4770      	bx	lr
 8000308:	2d00      	cmp	r5, #0
 800030a:	bf06      	itte	eq
 800030c:	4635      	moveq	r5, r6
 800030e:	3803      	subeq	r0, #3
 8000310:	3807      	subne	r0, #7
 8000312:	f015 0f01 	tst.w	r5, #1
 8000316:	d107      	bne.n	8000328 <memchr+0x98>
 8000318:	3001      	adds	r0, #1
 800031a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800031e:	bf02      	ittt	eq
 8000320:	3001      	addeq	r0, #1
 8000322:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000326:	3001      	addeq	r0, #1
 8000328:	bcf0      	pop	{r4, r5, r6, r7}
 800032a:	3801      	subs	r0, #1
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop

08000330 <__aeabi_uldivmod>:
 8000330:	b953      	cbnz	r3, 8000348 <__aeabi_uldivmod+0x18>
 8000332:	b94a      	cbnz	r2, 8000348 <__aeabi_uldivmod+0x18>
 8000334:	2900      	cmp	r1, #0
 8000336:	bf08      	it	eq
 8000338:	2800      	cmpeq	r0, #0
 800033a:	bf1c      	itt	ne
 800033c:	f04f 31ff 	movne.w	r1, #4294967295
 8000340:	f04f 30ff 	movne.w	r0, #4294967295
 8000344:	f000 b974 	b.w	8000630 <__aeabi_idiv0>
 8000348:	f1ad 0c08 	sub.w	ip, sp, #8
 800034c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000350:	f000 f806 	bl	8000360 <__udivmoddi4>
 8000354:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000358:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800035c:	b004      	add	sp, #16
 800035e:	4770      	bx	lr

08000360 <__udivmoddi4>:
 8000360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000364:	9d08      	ldr	r5, [sp, #32]
 8000366:	4604      	mov	r4, r0
 8000368:	468e      	mov	lr, r1
 800036a:	2b00      	cmp	r3, #0
 800036c:	d14d      	bne.n	800040a <__udivmoddi4+0xaa>
 800036e:	428a      	cmp	r2, r1
 8000370:	4694      	mov	ip, r2
 8000372:	d969      	bls.n	8000448 <__udivmoddi4+0xe8>
 8000374:	fab2 f282 	clz	r2, r2
 8000378:	b152      	cbz	r2, 8000390 <__udivmoddi4+0x30>
 800037a:	fa01 f302 	lsl.w	r3, r1, r2
 800037e:	f1c2 0120 	rsb	r1, r2, #32
 8000382:	fa20 f101 	lsr.w	r1, r0, r1
 8000386:	fa0c fc02 	lsl.w	ip, ip, r2
 800038a:	ea41 0e03 	orr.w	lr, r1, r3
 800038e:	4094      	lsls	r4, r2
 8000390:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000394:	0c21      	lsrs	r1, r4, #16
 8000396:	fbbe f6f8 	udiv	r6, lr, r8
 800039a:	fa1f f78c 	uxth.w	r7, ip
 800039e:	fb08 e316 	mls	r3, r8, r6, lr
 80003a2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003a6:	fb06 f107 	mul.w	r1, r6, r7
 80003aa:	4299      	cmp	r1, r3
 80003ac:	d90a      	bls.n	80003c4 <__udivmoddi4+0x64>
 80003ae:	eb1c 0303 	adds.w	r3, ip, r3
 80003b2:	f106 30ff 	add.w	r0, r6, #4294967295
 80003b6:	f080 811f 	bcs.w	80005f8 <__udivmoddi4+0x298>
 80003ba:	4299      	cmp	r1, r3
 80003bc:	f240 811c 	bls.w	80005f8 <__udivmoddi4+0x298>
 80003c0:	3e02      	subs	r6, #2
 80003c2:	4463      	add	r3, ip
 80003c4:	1a5b      	subs	r3, r3, r1
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003cc:	fb08 3310 	mls	r3, r8, r0, r3
 80003d0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003d4:	fb00 f707 	mul.w	r7, r0, r7
 80003d8:	42a7      	cmp	r7, r4
 80003da:	d90a      	bls.n	80003f2 <__udivmoddi4+0x92>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e4:	f080 810a 	bcs.w	80005fc <__udivmoddi4+0x29c>
 80003e8:	42a7      	cmp	r7, r4
 80003ea:	f240 8107 	bls.w	80005fc <__udivmoddi4+0x29c>
 80003ee:	4464      	add	r4, ip
 80003f0:	3802      	subs	r0, #2
 80003f2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003f6:	1be4      	subs	r4, r4, r7
 80003f8:	2600      	movs	r6, #0
 80003fa:	b11d      	cbz	r5, 8000404 <__udivmoddi4+0xa4>
 80003fc:	40d4      	lsrs	r4, r2
 80003fe:	2300      	movs	r3, #0
 8000400:	e9c5 4300 	strd	r4, r3, [r5]
 8000404:	4631      	mov	r1, r6
 8000406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040a:	428b      	cmp	r3, r1
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0xc2>
 800040e:	2d00      	cmp	r5, #0
 8000410:	f000 80ef 	beq.w	80005f2 <__udivmoddi4+0x292>
 8000414:	2600      	movs	r6, #0
 8000416:	e9c5 0100 	strd	r0, r1, [r5]
 800041a:	4630      	mov	r0, r6
 800041c:	4631      	mov	r1, r6
 800041e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000422:	fab3 f683 	clz	r6, r3
 8000426:	2e00      	cmp	r6, #0
 8000428:	d14a      	bne.n	80004c0 <__udivmoddi4+0x160>
 800042a:	428b      	cmp	r3, r1
 800042c:	d302      	bcc.n	8000434 <__udivmoddi4+0xd4>
 800042e:	4282      	cmp	r2, r0
 8000430:	f200 80f9 	bhi.w	8000626 <__udivmoddi4+0x2c6>
 8000434:	1a84      	subs	r4, r0, r2
 8000436:	eb61 0303 	sbc.w	r3, r1, r3
 800043a:	2001      	movs	r0, #1
 800043c:	469e      	mov	lr, r3
 800043e:	2d00      	cmp	r5, #0
 8000440:	d0e0      	beq.n	8000404 <__udivmoddi4+0xa4>
 8000442:	e9c5 4e00 	strd	r4, lr, [r5]
 8000446:	e7dd      	b.n	8000404 <__udivmoddi4+0xa4>
 8000448:	b902      	cbnz	r2, 800044c <__udivmoddi4+0xec>
 800044a:	deff      	udf	#255	; 0xff
 800044c:	fab2 f282 	clz	r2, r2
 8000450:	2a00      	cmp	r2, #0
 8000452:	f040 8092 	bne.w	800057a <__udivmoddi4+0x21a>
 8000456:	eba1 010c 	sub.w	r1, r1, ip
 800045a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800045e:	fa1f fe8c 	uxth.w	lr, ip
 8000462:	2601      	movs	r6, #1
 8000464:	0c20      	lsrs	r0, r4, #16
 8000466:	fbb1 f3f7 	udiv	r3, r1, r7
 800046a:	fb07 1113 	mls	r1, r7, r3, r1
 800046e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000472:	fb0e f003 	mul.w	r0, lr, r3
 8000476:	4288      	cmp	r0, r1
 8000478:	d908      	bls.n	800048c <__udivmoddi4+0x12c>
 800047a:	eb1c 0101 	adds.w	r1, ip, r1
 800047e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000482:	d202      	bcs.n	800048a <__udivmoddi4+0x12a>
 8000484:	4288      	cmp	r0, r1
 8000486:	f200 80cb 	bhi.w	8000620 <__udivmoddi4+0x2c0>
 800048a:	4643      	mov	r3, r8
 800048c:	1a09      	subs	r1, r1, r0
 800048e:	b2a4      	uxth	r4, r4
 8000490:	fbb1 f0f7 	udiv	r0, r1, r7
 8000494:	fb07 1110 	mls	r1, r7, r0, r1
 8000498:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800049c:	fb0e fe00 	mul.w	lr, lr, r0
 80004a0:	45a6      	cmp	lr, r4
 80004a2:	d908      	bls.n	80004b6 <__udivmoddi4+0x156>
 80004a4:	eb1c 0404 	adds.w	r4, ip, r4
 80004a8:	f100 31ff 	add.w	r1, r0, #4294967295
 80004ac:	d202      	bcs.n	80004b4 <__udivmoddi4+0x154>
 80004ae:	45a6      	cmp	lr, r4
 80004b0:	f200 80bb 	bhi.w	800062a <__udivmoddi4+0x2ca>
 80004b4:	4608      	mov	r0, r1
 80004b6:	eba4 040e 	sub.w	r4, r4, lr
 80004ba:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80004be:	e79c      	b.n	80003fa <__udivmoddi4+0x9a>
 80004c0:	f1c6 0720 	rsb	r7, r6, #32
 80004c4:	40b3      	lsls	r3, r6
 80004c6:	fa22 fc07 	lsr.w	ip, r2, r7
 80004ca:	ea4c 0c03 	orr.w	ip, ip, r3
 80004ce:	fa20 f407 	lsr.w	r4, r0, r7
 80004d2:	fa01 f306 	lsl.w	r3, r1, r6
 80004d6:	431c      	orrs	r4, r3
 80004d8:	40f9      	lsrs	r1, r7
 80004da:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004de:	fa00 f306 	lsl.w	r3, r0, r6
 80004e2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004e6:	0c20      	lsrs	r0, r4, #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fb09 1118 	mls	r1, r9, r8, r1
 80004f0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004f4:	fb08 f00e 	mul.w	r0, r8, lr
 80004f8:	4288      	cmp	r0, r1
 80004fa:	fa02 f206 	lsl.w	r2, r2, r6
 80004fe:	d90b      	bls.n	8000518 <__udivmoddi4+0x1b8>
 8000500:	eb1c 0101 	adds.w	r1, ip, r1
 8000504:	f108 3aff 	add.w	sl, r8, #4294967295
 8000508:	f080 8088 	bcs.w	800061c <__udivmoddi4+0x2bc>
 800050c:	4288      	cmp	r0, r1
 800050e:	f240 8085 	bls.w	800061c <__udivmoddi4+0x2bc>
 8000512:	f1a8 0802 	sub.w	r8, r8, #2
 8000516:	4461      	add	r1, ip
 8000518:	1a09      	subs	r1, r1, r0
 800051a:	b2a4      	uxth	r4, r4
 800051c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000520:	fb09 1110 	mls	r1, r9, r0, r1
 8000524:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000528:	fb00 fe0e 	mul.w	lr, r0, lr
 800052c:	458e      	cmp	lr, r1
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x1e2>
 8000530:	eb1c 0101 	adds.w	r1, ip, r1
 8000534:	f100 34ff 	add.w	r4, r0, #4294967295
 8000538:	d26c      	bcs.n	8000614 <__udivmoddi4+0x2b4>
 800053a:	458e      	cmp	lr, r1
 800053c:	d96a      	bls.n	8000614 <__udivmoddi4+0x2b4>
 800053e:	3802      	subs	r0, #2
 8000540:	4461      	add	r1, ip
 8000542:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000546:	fba0 9402 	umull	r9, r4, r0, r2
 800054a:	eba1 010e 	sub.w	r1, r1, lr
 800054e:	42a1      	cmp	r1, r4
 8000550:	46c8      	mov	r8, r9
 8000552:	46a6      	mov	lr, r4
 8000554:	d356      	bcc.n	8000604 <__udivmoddi4+0x2a4>
 8000556:	d053      	beq.n	8000600 <__udivmoddi4+0x2a0>
 8000558:	b15d      	cbz	r5, 8000572 <__udivmoddi4+0x212>
 800055a:	ebb3 0208 	subs.w	r2, r3, r8
 800055e:	eb61 010e 	sbc.w	r1, r1, lr
 8000562:	fa01 f707 	lsl.w	r7, r1, r7
 8000566:	fa22 f306 	lsr.w	r3, r2, r6
 800056a:	40f1      	lsrs	r1, r6
 800056c:	431f      	orrs	r7, r3
 800056e:	e9c5 7100 	strd	r7, r1, [r5]
 8000572:	2600      	movs	r6, #0
 8000574:	4631      	mov	r1, r6
 8000576:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	40d8      	lsrs	r0, r3
 8000580:	fa0c fc02 	lsl.w	ip, ip, r2
 8000584:	fa21 f303 	lsr.w	r3, r1, r3
 8000588:	4091      	lsls	r1, r2
 800058a:	4301      	orrs	r1, r0
 800058c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000590:	fa1f fe8c 	uxth.w	lr, ip
 8000594:	fbb3 f0f7 	udiv	r0, r3, r7
 8000598:	fb07 3610 	mls	r6, r7, r0, r3
 800059c:	0c0b      	lsrs	r3, r1, #16
 800059e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005a2:	fb00 f60e 	mul.w	r6, r0, lr
 80005a6:	429e      	cmp	r6, r3
 80005a8:	fa04 f402 	lsl.w	r4, r4, r2
 80005ac:	d908      	bls.n	80005c0 <__udivmoddi4+0x260>
 80005ae:	eb1c 0303 	adds.w	r3, ip, r3
 80005b2:	f100 38ff 	add.w	r8, r0, #4294967295
 80005b6:	d22f      	bcs.n	8000618 <__udivmoddi4+0x2b8>
 80005b8:	429e      	cmp	r6, r3
 80005ba:	d92d      	bls.n	8000618 <__udivmoddi4+0x2b8>
 80005bc:	3802      	subs	r0, #2
 80005be:	4463      	add	r3, ip
 80005c0:	1b9b      	subs	r3, r3, r6
 80005c2:	b289      	uxth	r1, r1
 80005c4:	fbb3 f6f7 	udiv	r6, r3, r7
 80005c8:	fb07 3316 	mls	r3, r7, r6, r3
 80005cc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005d0:	fb06 f30e 	mul.w	r3, r6, lr
 80005d4:	428b      	cmp	r3, r1
 80005d6:	d908      	bls.n	80005ea <__udivmoddi4+0x28a>
 80005d8:	eb1c 0101 	adds.w	r1, ip, r1
 80005dc:	f106 38ff 	add.w	r8, r6, #4294967295
 80005e0:	d216      	bcs.n	8000610 <__udivmoddi4+0x2b0>
 80005e2:	428b      	cmp	r3, r1
 80005e4:	d914      	bls.n	8000610 <__udivmoddi4+0x2b0>
 80005e6:	3e02      	subs	r6, #2
 80005e8:	4461      	add	r1, ip
 80005ea:	1ac9      	subs	r1, r1, r3
 80005ec:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005f0:	e738      	b.n	8000464 <__udivmoddi4+0x104>
 80005f2:	462e      	mov	r6, r5
 80005f4:	4628      	mov	r0, r5
 80005f6:	e705      	b.n	8000404 <__udivmoddi4+0xa4>
 80005f8:	4606      	mov	r6, r0
 80005fa:	e6e3      	b.n	80003c4 <__udivmoddi4+0x64>
 80005fc:	4618      	mov	r0, r3
 80005fe:	e6f8      	b.n	80003f2 <__udivmoddi4+0x92>
 8000600:	454b      	cmp	r3, r9
 8000602:	d2a9      	bcs.n	8000558 <__udivmoddi4+0x1f8>
 8000604:	ebb9 0802 	subs.w	r8, r9, r2
 8000608:	eb64 0e0c 	sbc.w	lr, r4, ip
 800060c:	3801      	subs	r0, #1
 800060e:	e7a3      	b.n	8000558 <__udivmoddi4+0x1f8>
 8000610:	4646      	mov	r6, r8
 8000612:	e7ea      	b.n	80005ea <__udivmoddi4+0x28a>
 8000614:	4620      	mov	r0, r4
 8000616:	e794      	b.n	8000542 <__udivmoddi4+0x1e2>
 8000618:	4640      	mov	r0, r8
 800061a:	e7d1      	b.n	80005c0 <__udivmoddi4+0x260>
 800061c:	46d0      	mov	r8, sl
 800061e:	e77b      	b.n	8000518 <__udivmoddi4+0x1b8>
 8000620:	3b02      	subs	r3, #2
 8000622:	4461      	add	r1, ip
 8000624:	e732      	b.n	800048c <__udivmoddi4+0x12c>
 8000626:	4630      	mov	r0, r6
 8000628:	e709      	b.n	800043e <__udivmoddi4+0xde>
 800062a:	4464      	add	r4, ip
 800062c:	3802      	subs	r0, #2
 800062e:	e742      	b.n	80004b6 <__udivmoddi4+0x156>

08000630 <__aeabi_idiv0>:
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop

08000634 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b088      	sub	sp, #32
 8000638:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800063a:	f000 fc7f 	bl	8000f3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800063e:	f000 f851 	bl	80006e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000642:	f000 f8bb 	bl	80007bc <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

//Enable the CYCCNT counter.

 DWT_CTRL |= (1 << 0);
 8000646:	4b20      	ldr	r3, [pc, #128]	; (80006c8 <main+0x94>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	4a1f      	ldr	r2, [pc, #124]	; (80006c8 <main+0x94>)
 800064c:	f043 0301 	orr.w	r3, r3, #1
 8000650:	6013      	str	r3, [r2, #0]

 SEGGER_SYSVIEW_Conf();
 8000652:	f004 fb17 	bl	8004c84 <SEGGER_SYSVIEW_Conf>
 SEGGER_SYSVIEW_Start();
 8000656:	f005 fde1 	bl	800621c <SEGGER_SYSVIEW_Start>

Is_Created =  xTaskCreate(Task1_Handler,"Task-1",200,"Hello World from Task-1",2,&Task1_handle);
 800065a:	f107 0308 	add.w	r3, r7, #8
 800065e:	9301      	str	r3, [sp, #4]
 8000660:	2302      	movs	r3, #2
 8000662:	9300      	str	r3, [sp, #0]
 8000664:	4b19      	ldr	r3, [pc, #100]	; (80006cc <main+0x98>)
 8000666:	22c8      	movs	r2, #200	; 0xc8
 8000668:	4919      	ldr	r1, [pc, #100]	; (80006d0 <main+0x9c>)
 800066a:	481a      	ldr	r0, [pc, #104]	; (80006d4 <main+0xa0>)
 800066c:	f002 fc94 	bl	8002f98 <xTaskCreate>
 8000670:	6178      	str	r0, [r7, #20]
configASSERT(Is_Created == pdPASS);
 8000672:	697b      	ldr	r3, [r7, #20]
 8000674:	2b01      	cmp	r3, #1
 8000676:	d00a      	beq.n	800068e <main+0x5a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800067c:	f383 8811 	msr	BASEPRI, r3
 8000680:	f3bf 8f6f 	isb	sy
 8000684:	f3bf 8f4f 	dsb	sy
 8000688:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 800068a:	bf00      	nop
 800068c:	e7fe      	b.n	800068c <main+0x58>
Is_Created =  xTaskCreate(Task2_Handler,"Task-2",200,"Hello World from Task-2",2,&Task2_handle);
 800068e:	1d3b      	adds	r3, r7, #4
 8000690:	9301      	str	r3, [sp, #4]
 8000692:	2302      	movs	r3, #2
 8000694:	9300      	str	r3, [sp, #0]
 8000696:	4b10      	ldr	r3, [pc, #64]	; (80006d8 <main+0xa4>)
 8000698:	22c8      	movs	r2, #200	; 0xc8
 800069a:	4910      	ldr	r1, [pc, #64]	; (80006dc <main+0xa8>)
 800069c:	4810      	ldr	r0, [pc, #64]	; (80006e0 <main+0xac>)
 800069e:	f002 fc7b 	bl	8002f98 <xTaskCreate>
 80006a2:	6178      	str	r0, [r7, #20]
configASSERT(Is_Created == pdPASS);
 80006a4:	697b      	ldr	r3, [r7, #20]
 80006a6:	2b01      	cmp	r3, #1
 80006a8:	d00a      	beq.n	80006c0 <main+0x8c>
        __asm volatile
 80006aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006ae:	f383 8811 	msr	BASEPRI, r3
 80006b2:	f3bf 8f6f 	isb	sy
 80006b6:	f3bf 8f4f 	dsb	sy
 80006ba:	60fb      	str	r3, [r7, #12]
    }
 80006bc:	bf00      	nop
 80006be:	e7fe      	b.n	80006be <main+0x8a>

vTaskStartScheduler();
 80006c0:	f002 fdc0 	bl	8003244 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006c4:	e7fe      	b.n	80006c4 <main+0x90>
 80006c6:	bf00      	nop
 80006c8:	e0001000 	.word	0xe0001000
 80006cc:	0800778c 	.word	0x0800778c
 80006d0:	080077a4 	.word	0x080077a4
 80006d4:	08000c95 	.word	0x08000c95
 80006d8:	080077ac 	.word	0x080077ac
 80006dc:	080077c4 	.word	0x080077c4
 80006e0:	08000cd1 	.word	0x08000cd1

080006e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b094      	sub	sp, #80	; 0x50
 80006e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ea:	f107 0320 	add.w	r3, r7, #32
 80006ee:	2230      	movs	r2, #48	; 0x30
 80006f0:	2100      	movs	r1, #0
 80006f2:	4618      	mov	r0, r3
 80006f4:	f006 fbb4 	bl	8006e60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006f8:	f107 030c 	add.w	r3, r7, #12
 80006fc:	2200      	movs	r2, #0
 80006fe:	601a      	str	r2, [r3, #0]
 8000700:	605a      	str	r2, [r3, #4]
 8000702:	609a      	str	r2, [r3, #8]
 8000704:	60da      	str	r2, [r3, #12]
 8000706:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000708:	2300      	movs	r3, #0
 800070a:	60bb      	str	r3, [r7, #8]
 800070c:	4b29      	ldr	r3, [pc, #164]	; (80007b4 <SystemClock_Config+0xd0>)
 800070e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000710:	4a28      	ldr	r2, [pc, #160]	; (80007b4 <SystemClock_Config+0xd0>)
 8000712:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000716:	6413      	str	r3, [r2, #64]	; 0x40
 8000718:	4b26      	ldr	r3, [pc, #152]	; (80007b4 <SystemClock_Config+0xd0>)
 800071a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800071c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000720:	60bb      	str	r3, [r7, #8]
 8000722:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000724:	2300      	movs	r3, #0
 8000726:	607b      	str	r3, [r7, #4]
 8000728:	4b23      	ldr	r3, [pc, #140]	; (80007b8 <SystemClock_Config+0xd4>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000730:	4a21      	ldr	r2, [pc, #132]	; (80007b8 <SystemClock_Config+0xd4>)
 8000732:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000736:	6013      	str	r3, [r2, #0]
 8000738:	4b1f      	ldr	r3, [pc, #124]	; (80007b8 <SystemClock_Config+0xd4>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000740:	607b      	str	r3, [r7, #4]
 8000742:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000744:	2302      	movs	r3, #2
 8000746:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000748:	2301      	movs	r3, #1
 800074a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800074c:	2310      	movs	r3, #16
 800074e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000750:	2302      	movs	r3, #2
 8000752:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000754:	2300      	movs	r3, #0
 8000756:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000758:	2308      	movs	r3, #8
 800075a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 800075c:	2332      	movs	r3, #50	; 0x32
 800075e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000760:	2304      	movs	r3, #4
 8000762:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000764:	2307      	movs	r3, #7
 8000766:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000768:	f107 0320 	add.w	r3, r7, #32
 800076c:	4618      	mov	r0, r3
 800076e:	f000 fecf 	bl	8001510 <HAL_RCC_OscConfig>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000778:	f000 fada 	bl	8000d30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800077c:	230f      	movs	r3, #15
 800077e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000780:	2302      	movs	r3, #2
 8000782:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000784:	2300      	movs	r3, #0
 8000786:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8000788:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800078c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800078e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000792:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000794:	f107 030c 	add.w	r3, r7, #12
 8000798:	2100      	movs	r1, #0
 800079a:	4618      	mov	r0, r3
 800079c:	f001 f930 	bl	8001a00 <HAL_RCC_ClockConfig>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80007a6:	f000 fac3 	bl	8000d30 <Error_Handler>
  }
}
 80007aa:	bf00      	nop
 80007ac:	3750      	adds	r7, #80	; 0x50
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	40023800 	.word	0x40023800
 80007b8:	40007000 	.word	0x40007000

080007bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b08e      	sub	sp, #56	; 0x38
 80007c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007c6:	2200      	movs	r2, #0
 80007c8:	601a      	str	r2, [r3, #0]
 80007ca:	605a      	str	r2, [r3, #4]
 80007cc:	609a      	str	r2, [r3, #8]
 80007ce:	60da      	str	r2, [r3, #12]
 80007d0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007d2:	2300      	movs	r3, #0
 80007d4:	623b      	str	r3, [r7, #32]
 80007d6:	4bb2      	ldr	r3, [pc, #712]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007da:	4ab1      	ldr	r2, [pc, #708]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 80007dc:	f043 0304 	orr.w	r3, r3, #4
 80007e0:	6313      	str	r3, [r2, #48]	; 0x30
 80007e2:	4baf      	ldr	r3, [pc, #700]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e6:	f003 0304 	and.w	r3, r3, #4
 80007ea:	623b      	str	r3, [r7, #32]
 80007ec:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007ee:	2300      	movs	r3, #0
 80007f0:	61fb      	str	r3, [r7, #28]
 80007f2:	4bab      	ldr	r3, [pc, #684]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f6:	4aaa      	ldr	r2, [pc, #680]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 80007f8:	f043 0320 	orr.w	r3, r3, #32
 80007fc:	6313      	str	r3, [r2, #48]	; 0x30
 80007fe:	4ba8      	ldr	r3, [pc, #672]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000802:	f003 0320 	and.w	r3, r3, #32
 8000806:	61fb      	str	r3, [r7, #28]
 8000808:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800080a:	2300      	movs	r3, #0
 800080c:	61bb      	str	r3, [r7, #24]
 800080e:	4ba4      	ldr	r3, [pc, #656]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	4aa3      	ldr	r2, [pc, #652]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 8000814:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000818:	6313      	str	r3, [r2, #48]	; 0x30
 800081a:	4ba1      	ldr	r3, [pc, #644]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000822:	61bb      	str	r3, [r7, #24]
 8000824:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000826:	2300      	movs	r3, #0
 8000828:	617b      	str	r3, [r7, #20]
 800082a:	4b9d      	ldr	r3, [pc, #628]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	4a9c      	ldr	r2, [pc, #624]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 8000830:	f043 0301 	orr.w	r3, r3, #1
 8000834:	6313      	str	r3, [r2, #48]	; 0x30
 8000836:	4b9a      	ldr	r3, [pc, #616]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	f003 0301 	and.w	r3, r3, #1
 800083e:	617b      	str	r3, [r7, #20]
 8000840:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	613b      	str	r3, [r7, #16]
 8000846:	4b96      	ldr	r3, [pc, #600]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	4a95      	ldr	r2, [pc, #596]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 800084c:	f043 0302 	orr.w	r3, r3, #2
 8000850:	6313      	str	r3, [r2, #48]	; 0x30
 8000852:	4b93      	ldr	r3, [pc, #588]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	f003 0302 	and.w	r3, r3, #2
 800085a:	613b      	str	r3, [r7, #16]
 800085c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	60fb      	str	r3, [r7, #12]
 8000862:	4b8f      	ldr	r3, [pc, #572]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	4a8e      	ldr	r2, [pc, #568]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 8000868:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800086c:	6313      	str	r3, [r2, #48]	; 0x30
 800086e:	4b8c      	ldr	r3, [pc, #560]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000876:	60fb      	str	r3, [r7, #12]
 8000878:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	60bb      	str	r3, [r7, #8]
 800087e:	4b88      	ldr	r3, [pc, #544]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000882:	4a87      	ldr	r2, [pc, #540]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 8000884:	f043 0310 	orr.w	r3, r3, #16
 8000888:	6313      	str	r3, [r2, #48]	; 0x30
 800088a:	4b85      	ldr	r3, [pc, #532]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088e:	f003 0310 	and.w	r3, r3, #16
 8000892:	60bb      	str	r3, [r7, #8]
 8000894:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	607b      	str	r3, [r7, #4]
 800089a:	4b81      	ldr	r3, [pc, #516]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089e:	4a80      	ldr	r2, [pc, #512]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 80008a0:	f043 0308 	orr.w	r3, r3, #8
 80008a4:	6313      	str	r3, [r2, #48]	; 0x30
 80008a6:	4b7e      	ldr	r3, [pc, #504]	; (8000aa0 <MX_GPIO_Init+0x2e4>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008aa:	f003 0308 	and.w	r3, r3, #8
 80008ae:	607b      	str	r3, [r7, #4]
 80008b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 80008b2:	2200      	movs	r2, #0
 80008b4:	2116      	movs	r1, #22
 80008b6:	487b      	ldr	r0, [pc, #492]	; (8000aa4 <MX_GPIO_Init+0x2e8>)
 80008b8:	f000 fe10 	bl	80014dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 80008bc:	2200      	movs	r2, #0
 80008be:	2180      	movs	r1, #128	; 0x80
 80008c0:	4879      	ldr	r0, [pc, #484]	; (8000aa8 <MX_GPIO_Init+0x2ec>)
 80008c2:	f000 fe0b 	bl	80014dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 80008c6:	2200      	movs	r2, #0
 80008c8:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80008cc:	4877      	ldr	r0, [pc, #476]	; (8000aac <MX_GPIO_Init+0x2f0>)
 80008ce:	f000 fe05 	bl	80014dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 80008d2:	2200      	movs	r2, #0
 80008d4:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80008d8:	4875      	ldr	r0, [pc, #468]	; (8000ab0 <MX_GPIO_Init+0x2f4>)
 80008da:	f000 fdff 	bl	80014dc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80008de:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80008e2:	627b      	str	r3, [r7, #36]	; 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e4:	2302      	movs	r3, #2
 80008e6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e8:	2300      	movs	r3, #0
 80008ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008ec:	2303      	movs	r3, #3
 80008ee:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80008f0:	230c      	movs	r3, #12
 80008f2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80008f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008f8:	4619      	mov	r1, r3
 80008fa:	486e      	ldr	r0, [pc, #440]	; (8000ab4 <MX_GPIO_Init+0x2f8>)
 80008fc:	f000 fc42 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI5_SCK_Pin SPI5_MISO_Pin SPI5_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8000900:	f44f 7360 	mov.w	r3, #896	; 0x380
 8000904:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000906:	2302      	movs	r3, #2
 8000908:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090a:	2300      	movs	r3, #0
 800090c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090e:	2300      	movs	r3, #0
 8000910:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8000912:	2305      	movs	r3, #5
 8000914:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000916:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800091a:	4619      	mov	r1, r3
 800091c:	4865      	ldr	r0, [pc, #404]	; (8000ab4 <MX_GPIO_Init+0x2f8>)
 800091e:	f000 fc31 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENABLE_Pin */
  GPIO_InitStruct.Pin = ENABLE_Pin;
 8000922:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000926:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000928:	2302      	movs	r3, #2
 800092a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092c:	2300      	movs	r3, #0
 800092e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000930:	2300      	movs	r3, #0
 8000932:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000934:	230e      	movs	r3, #14
 8000936:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8000938:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800093c:	4619      	mov	r1, r3
 800093e:	485d      	ldr	r0, [pc, #372]	; (8000ab4 <MX_GPIO_Init+0x2f8>)
 8000940:	f000 fc20 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8000944:	2301      	movs	r3, #1
 8000946:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000948:	2302      	movs	r3, #2
 800094a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094c:	2300      	movs	r3, #0
 800094e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000950:	2303      	movs	r3, #3
 8000952:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000954:	230c      	movs	r3, #12
 8000956:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8000958:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800095c:	4619      	mov	r1, r3
 800095e:	4851      	ldr	r0, [pc, #324]	; (8000aa4 <MX_GPIO_Init+0x2e8>)
 8000960:	f000 fc10 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8000964:	2316      	movs	r3, #22
 8000966:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000968:	2301      	movs	r3, #1
 800096a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096c:	2300      	movs	r3, #0
 800096e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000970:	2300      	movs	r3, #0
 8000972:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000974:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000978:	4619      	mov	r1, r3
 800097a:	484a      	ldr	r0, [pc, #296]	; (8000aa4 <MX_GPIO_Init+0x2e8>)
 800097c:	f000 fc02 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8000980:	f248 0307 	movw	r3, #32775	; 0x8007
 8000984:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000986:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800098a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000990:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000994:	4619      	mov	r1, r3
 8000996:	4844      	ldr	r0, [pc, #272]	; (8000aa8 <MX_GPIO_Init+0x2ec>)
 8000998:	f000 fbf4 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : B5_Pin VSYNC_Pin G2_Pin R4_Pin
                           R5_Pin */
  GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 800099c:	f641 0358 	movw	r3, #6232	; 0x1858
 80009a0:	627b      	str	r3, [r7, #36]	; 0x24
                          |R5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009a2:	2302      	movs	r3, #2
 80009a4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a6:	2300      	movs	r3, #0
 80009a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009aa:	2300      	movs	r3, #0
 80009ac:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80009ae:	230e      	movs	r3, #14
 80009b0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009b6:	4619      	mov	r1, r3
 80009b8:	483b      	ldr	r0, [pc, #236]	; (8000aa8 <MX_GPIO_Init+0x2ec>)
 80009ba:	f000 fbe3 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 80009be:	2380      	movs	r3, #128	; 0x80
 80009c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c2:	2301      	movs	r3, #1
 80009c4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c6:	2300      	movs	r3, #0
 80009c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ca:	2300      	movs	r3, #0
 80009cc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 80009ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009d2:	4619      	mov	r1, r3
 80009d4:	4834      	ldr	r0, [pc, #208]	; (8000aa8 <MX_GPIO_Init+0x2ec>)
 80009d6:	f000 fbd5 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 80009da:	2320      	movs	r3, #32
 80009dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009de:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e4:	2300      	movs	r3, #0
 80009e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 80009e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009ec:	4619      	mov	r1, r3
 80009ee:	482d      	ldr	r0, [pc, #180]	; (8000aa4 <MX_GPIO_Init+0x2e8>)
 80009f0:	f000 fbc8 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : R3_Pin R6_Pin */
  GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 80009f4:	2303      	movs	r3, #3
 80009f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f8:	2302      	movs	r3, #2
 80009fa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fc:	2300      	movs	r3, #0
 80009fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a00:	2300      	movs	r3, #0
 8000a02:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000a04:	2309      	movs	r3, #9
 8000a06:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	482a      	ldr	r0, [pc, #168]	; (8000ab8 <MX_GPIO_Init+0x2fc>)
 8000a10:	f000 fbb8 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000a14:	2304      	movs	r3, #4
 8000a16:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000a20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a24:	4619      	mov	r1, r3
 8000a26:	4824      	ldr	r0, [pc, #144]	; (8000ab8 <MX_GPIO_Init+0x2fc>)
 8000a28:	f000 fbac 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8000a2c:	f248 1333 	movw	r3, #33075	; 0x8133
 8000a30:	627b      	str	r3, [r7, #36]	; 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a32:	2302      	movs	r3, #2
 8000a34:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a36:	2300      	movs	r3, #0
 8000a38:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a3a:	2303      	movs	r3, #3
 8000a3c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a3e:	230c      	movs	r3, #12
 8000a40:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a46:	4619      	mov	r1, r3
 8000a48:	4819      	ldr	r0, [pc, #100]	; (8000ab0 <MX_GPIO_Init+0x2f4>)
 8000a4a:	f000 fb9b 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8000a4e:	f64f 7383 	movw	r3, #65411	; 0xff83
 8000a52:	627b      	str	r3, [r7, #36]	; 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a54:	2302      	movs	r3, #2
 8000a56:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a5c:	2303      	movs	r3, #3
 8000a5e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a60:	230c      	movs	r3, #12
 8000a62:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4814      	ldr	r0, [pc, #80]	; (8000abc <MX_GPIO_Init+0x300>)
 8000a6c:	f000 fb8a 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : G4_Pin G5_Pin B6_Pin B7_Pin */
  GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8000a70:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000a74:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a76:	2302      	movs	r3, #2
 8000a78:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000a82:	230e      	movs	r3, #14
 8000a84:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	480a      	ldr	r0, [pc, #40]	; (8000ab8 <MX_GPIO_Init+0x2fc>)
 8000a8e:	f000 fb79 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8000a92:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 8000a96:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a9c:	e010      	b.n	8000ac0 <MX_GPIO_Init+0x304>
 8000a9e:	bf00      	nop
 8000aa0:	40023800 	.word	0x40023800
 8000aa4:	40020800 	.word	0x40020800
 8000aa8:	40020000 	.word	0x40020000
 8000aac:	40020c00 	.word	0x40020c00
 8000ab0:	40021800 	.word	0x40021800
 8000ab4:	40021400 	.word	0x40021400
 8000ab8:	40020400 	.word	0x40020400
 8000abc:	40021000 	.word	0x40021000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8000ac8:	230c      	movs	r3, #12
 8000aca:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000acc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	486b      	ldr	r0, [pc, #428]	; (8000c80 <MX_GPIO_Init+0x4c4>)
 8000ad4:	f000 fb56 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8000ad8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000adc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8000ae6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aea:	4619      	mov	r1, r3
 8000aec:	4864      	ldr	r0, [pc, #400]	; (8000c80 <MX_GPIO_Init+0x4c4>)
 8000aee:	f000 fb49 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8000af2:	f24c 7303 	movw	r3, #50947	; 0xc703
 8000af6:	627b      	str	r3, [r7, #36]	; 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af8:	2302      	movs	r3, #2
 8000afa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afc:	2300      	movs	r3, #0
 8000afe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b00:	2303      	movs	r3, #3
 8000b02:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b04:	230c      	movs	r3, #12
 8000b06:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	485d      	ldr	r0, [pc, #372]	; (8000c84 <MX_GPIO_Init+0x4c8>)
 8000b10:	f000 fb38 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8000b14:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000b18:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8000b22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b26:	4619      	mov	r1, r3
 8000b28:	4856      	ldr	r0, [pc, #344]	; (8000c84 <MX_GPIO_Init+0x4c8>)
 8000b2a:	f000 fb2b 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8000b2e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000b32:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b34:	2301      	movs	r3, #1
 8000b36:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b44:	4619      	mov	r1, r3
 8000b46:	484f      	ldr	r0, [pc, #316]	; (8000c84 <MX_GPIO_Init+0x4c8>)
 8000b48:	f000 fb1c 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : R7_Pin DOTCLK_Pin B3_Pin */
  GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8000b4c:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8000b50:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b52:	2302      	movs	r3, #2
 8000b54:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b56:	2300      	movs	r3, #0
 8000b58:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000b5e:	230e      	movs	r3, #14
 8000b60:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b66:	4619      	mov	r1, r3
 8000b68:	4847      	ldr	r0, [pc, #284]	; (8000c88 <MX_GPIO_Init+0x4cc>)
 8000b6a:	f000 fb0b 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : HSYNC_Pin G6_Pin R2_Pin */
  GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8000b6e:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8000b72:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b74:	2302      	movs	r3, #2
 8000b76:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000b80:	230e      	movs	r3, #14
 8000b82:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b88:	4619      	mov	r1, r3
 8000b8a:	4840      	ldr	r0, [pc, #256]	; (8000c8c <MX_GPIO_Init+0x4d0>)
 8000b8c:	f000 fafa 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C3_SDA_Pin */
  GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8000b90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b94:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b96:	2312      	movs	r3, #18
 8000b98:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000ba2:	2304      	movs	r3, #4
 8000ba4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8000ba6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000baa:	4619      	mov	r1, r3
 8000bac:	4837      	ldr	r0, [pc, #220]	; (8000c8c <MX_GPIO_Init+0x4d0>)
 8000bae:	f000 fae9 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C3_SCL_Pin */
  GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8000bb2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bb6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bb8:	2312      	movs	r3, #18
 8000bba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000bc4:	2304      	movs	r3, #4
 8000bc6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8000bc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bcc:	4619      	mov	r1, r3
 8000bce:	4830      	ldr	r0, [pc, #192]	; (8000c90 <MX_GPIO_Init+0x4d4>)
 8000bd0:	f000 fad8 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000bd4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000bd8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bda:	2302      	movs	r3, #2
 8000bdc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bde:	2300      	movs	r3, #0
 8000be0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000be2:	2303      	movs	r3, #3
 8000be4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000be6:	2307      	movs	r3, #7
 8000be8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bee:	4619      	mov	r1, r3
 8000bf0:	4827      	ldr	r0, [pc, #156]	; (8000c90 <MX_GPIO_Init+0x4d4>)
 8000bf2:	f000 fac7 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : G7_Pin B2_Pin */
  GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8000bf6:	2348      	movs	r3, #72	; 0x48
 8000bf8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bfa:	2302      	movs	r3, #2
 8000bfc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c02:	2300      	movs	r3, #0
 8000c04:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000c06:	230e      	movs	r3, #14
 8000c08:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c0e:	4619      	mov	r1, r3
 8000c10:	481c      	ldr	r0, [pc, #112]	; (8000c84 <MX_GPIO_Init+0x4c8>)
 8000c12:	f000 fab7 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : G3_Pin B4_Pin */
  GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8000c16:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000c1a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c1c:	2302      	movs	r3, #2
 8000c1e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c20:	2300      	movs	r3, #0
 8000c22:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c24:	2300      	movs	r3, #0
 8000c26:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000c28:	2309      	movs	r3, #9
 8000c2a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c30:	4619      	mov	r1, r3
 8000c32:	4815      	ldr	r0, [pc, #84]	; (8000c88 <MX_GPIO_Init+0x4cc>)
 8000c34:	f000 faa6 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8000c38:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000c3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c42:	2300      	movs	r3, #0
 8000c44:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c46:	2300      	movs	r3, #0
 8000c48:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c4e:	4619      	mov	r1, r3
 8000c50:	480d      	ldr	r0, [pc, #52]	; (8000c88 <MX_GPIO_Init+0x4cc>)
 8000c52:	f000 fa97 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8000c56:	2360      	movs	r3, #96	; 0x60
 8000c58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c5a:	2302      	movs	r3, #2
 8000c5c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c62:	2303      	movs	r3, #3
 8000c64:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000c66:	230c      	movs	r3, #12
 8000c68:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c6e:	4619      	mov	r1, r3
 8000c70:	4803      	ldr	r0, [pc, #12]	; (8000c80 <MX_GPIO_Init+0x4c4>)
 8000c72:	f000 fa87 	bl	8001184 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c76:	bf00      	nop
 8000c78:	3738      	adds	r7, #56	; 0x38
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	40020400 	.word	0x40020400
 8000c84:	40020c00 	.word	0x40020c00
 8000c88:	40021800 	.word	0x40021800
 8000c8c:	40020800 	.word	0x40020800
 8000c90:	40020000 	.word	0x40020000

08000c94 <Task1_Handler>:

/* USER CODE BEGIN 4 */

static void Task1_Handler(void* Parameter)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b09c      	sub	sp, #112	; 0x70
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
	char msg[100];

	while(1)
	{
		//printf("%s\n", (char*)Parameter);
		snprintf(msg,100,"%s\n", (char*)Parameter);
 8000c9c:	f107 000c 	add.w	r0, r7, #12
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	4a09      	ldr	r2, [pc, #36]	; (8000cc8 <Task1_Handler+0x34>)
 8000ca4:	2164      	movs	r1, #100	; 0x64
 8000ca6:	f006 f8e3 	bl	8006e70 <sniprintf>
		SEGGER_SYSVIEW_PrintfTarget(msg);
 8000caa:	f107 030c 	add.w	r3, r7, #12
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f006 f824 	bl	8006cfc <SEGGER_SYSVIEW_PrintfTarget>
		taskYIELD();
 8000cb4:	4b05      	ldr	r3, [pc, #20]	; (8000ccc <Task1_Handler+0x38>)
 8000cb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000cba:	601a      	str	r2, [r3, #0]
 8000cbc:	f3bf 8f4f 	dsb	sy
 8000cc0:	f3bf 8f6f 	isb	sy
		snprintf(msg,100,"%s\n", (char*)Parameter);
 8000cc4:	e7ea      	b.n	8000c9c <Task1_Handler+0x8>
 8000cc6:	bf00      	nop
 8000cc8:	080077cc 	.word	0x080077cc
 8000ccc:	e000ed04 	.word	0xe000ed04

08000cd0 <Task2_Handler>:
	}
}

static void Task2_Handler(void* Parameter)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b09c      	sub	sp, #112	; 0x70
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
	char msg[100];

	while(1)
		{
			//printf("%s\n", (char*)Parameter);
			snprintf(msg,100,"%s\n", (char*)Parameter);
 8000cd8:	f107 000c 	add.w	r0, r7, #12
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	4a09      	ldr	r2, [pc, #36]	; (8000d04 <Task2_Handler+0x34>)
 8000ce0:	2164      	movs	r1, #100	; 0x64
 8000ce2:	f006 f8c5 	bl	8006e70 <sniprintf>
			SEGGER_SYSVIEW_PrintfTarget(msg);
 8000ce6:	f107 030c 	add.w	r3, r7, #12
 8000cea:	4618      	mov	r0, r3
 8000cec:	f006 f806 	bl	8006cfc <SEGGER_SYSVIEW_PrintfTarget>
			taskYIELD();
 8000cf0:	4b05      	ldr	r3, [pc, #20]	; (8000d08 <Task2_Handler+0x38>)
 8000cf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000cf6:	601a      	str	r2, [r3, #0]
 8000cf8:	f3bf 8f4f 	dsb	sy
 8000cfc:	f3bf 8f6f 	isb	sy
			snprintf(msg,100,"%s\n", (char*)Parameter);
 8000d00:	e7ea      	b.n	8000cd8 <Task2_Handler+0x8>
 8000d02:	bf00      	nop
 8000d04:	080077cc 	.word	0x080077cc
 8000d08:	e000ed04 	.word	0xe000ed04

08000d0c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a04      	ldr	r2, [pc, #16]	; (8000d2c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d101      	bne.n	8000d22 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000d1e:	f000 f92f 	bl	8000f80 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40001000 	.word	0x40001000

08000d30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d34:	b672      	cpsid	i
}
 8000d36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d38:	e7fe      	b.n	8000d38 <Error_Handler+0x8>
	...

08000d3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d42:	2300      	movs	r3, #0
 8000d44:	607b      	str	r3, [r7, #4]
 8000d46:	4b10      	ldr	r3, [pc, #64]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d4a:	4a0f      	ldr	r2, [pc, #60]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d50:	6453      	str	r3, [r2, #68]	; 0x44
 8000d52:	4b0d      	ldr	r3, [pc, #52]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d5a:	607b      	str	r3, [r7, #4]
 8000d5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d5e:	2300      	movs	r3, #0
 8000d60:	603b      	str	r3, [r7, #0]
 8000d62:	4b09      	ldr	r3, [pc, #36]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d66:	4a08      	ldr	r2, [pc, #32]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d6c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d6e:	4b06      	ldr	r3, [pc, #24]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d76:	603b      	str	r3, [r7, #0]
 8000d78:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  vInitPrioGroupValue();
 8000d7a:	f003 fbcd 	bl	8004518 <vInitPrioGroupValue>

  /* USER CODE END MspInit 1 */
}
 8000d7e:	bf00      	nop
 8000d80:	3708      	adds	r7, #8
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	40023800 	.word	0x40023800

08000d8c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b08e      	sub	sp, #56	; 0x38
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000d94:	2300      	movs	r3, #0
 8000d96:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	60fb      	str	r3, [r7, #12]
 8000da0:	4b33      	ldr	r3, [pc, #204]	; (8000e70 <HAL_InitTick+0xe4>)
 8000da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da4:	4a32      	ldr	r2, [pc, #200]	; (8000e70 <HAL_InitTick+0xe4>)
 8000da6:	f043 0310 	orr.w	r3, r3, #16
 8000daa:	6413      	str	r3, [r2, #64]	; 0x40
 8000dac:	4b30      	ldr	r3, [pc, #192]	; (8000e70 <HAL_InitTick+0xe4>)
 8000dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000db0:	f003 0310 	and.w	r3, r3, #16
 8000db4:	60fb      	str	r3, [r7, #12]
 8000db6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000db8:	f107 0210 	add.w	r2, r7, #16
 8000dbc:	f107 0314 	add.w	r3, r7, #20
 8000dc0:	4611      	mov	r1, r2
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f001 f828 	bl	8001e18 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000dc8:	6a3b      	ldr	r3, [r7, #32]
 8000dca:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000dcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d103      	bne.n	8000dda <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000dd2:	f001 f80d 	bl	8001df0 <HAL_RCC_GetPCLK1Freq>
 8000dd6:	6378      	str	r0, [r7, #52]	; 0x34
 8000dd8:	e004      	b.n	8000de4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000dda:	f001 f809 	bl	8001df0 <HAL_RCC_GetPCLK1Freq>
 8000dde:	4603      	mov	r3, r0
 8000de0:	005b      	lsls	r3, r3, #1
 8000de2:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000de4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000de6:	4a23      	ldr	r2, [pc, #140]	; (8000e74 <HAL_InitTick+0xe8>)
 8000de8:	fba2 2303 	umull	r2, r3, r2, r3
 8000dec:	0c9b      	lsrs	r3, r3, #18
 8000dee:	3b01      	subs	r3, #1
 8000df0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000df2:	4b21      	ldr	r3, [pc, #132]	; (8000e78 <HAL_InitTick+0xec>)
 8000df4:	4a21      	ldr	r2, [pc, #132]	; (8000e7c <HAL_InitTick+0xf0>)
 8000df6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000df8:	4b1f      	ldr	r3, [pc, #124]	; (8000e78 <HAL_InitTick+0xec>)
 8000dfa:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000dfe:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000e00:	4a1d      	ldr	r2, [pc, #116]	; (8000e78 <HAL_InitTick+0xec>)
 8000e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e04:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000e06:	4b1c      	ldr	r3, [pc, #112]	; (8000e78 <HAL_InitTick+0xec>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e0c:	4b1a      	ldr	r3, [pc, #104]	; (8000e78 <HAL_InitTick+0xec>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e12:	4b19      	ldr	r3, [pc, #100]	; (8000e78 <HAL_InitTick+0xec>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000e18:	4817      	ldr	r0, [pc, #92]	; (8000e78 <HAL_InitTick+0xec>)
 8000e1a:	f001 f82f 	bl	8001e7c <HAL_TIM_Base_Init>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000e24:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d11b      	bne.n	8000e64 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000e2c:	4812      	ldr	r0, [pc, #72]	; (8000e78 <HAL_InitTick+0xec>)
 8000e2e:	f001 f87f 	bl	8001f30 <HAL_TIM_Base_Start_IT>
 8000e32:	4603      	mov	r3, r0
 8000e34:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000e38:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d111      	bne.n	8000e64 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000e40:	2036      	movs	r0, #54	; 0x36
 8000e42:	f000 f991 	bl	8001168 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	2b0f      	cmp	r3, #15
 8000e4a:	d808      	bhi.n	8000e5e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	6879      	ldr	r1, [r7, #4]
 8000e50:	2036      	movs	r0, #54	; 0x36
 8000e52:	f000 f96d 	bl	8001130 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e56:	4a0a      	ldr	r2, [pc, #40]	; (8000e80 <HAL_InitTick+0xf4>)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	6013      	str	r3, [r2, #0]
 8000e5c:	e002      	b.n	8000e64 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000e64:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	3738      	adds	r7, #56	; 0x38
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	40023800 	.word	0x40023800
 8000e74:	431bde83 	.word	0x431bde83
 8000e78:	20000094 	.word	0x20000094
 8000e7c:	40001000 	.word	0x40001000
 8000e80:	20000004 	.word	0x20000004

08000e84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e88:	e7fe      	b.n	8000e88 <NMI_Handler+0x4>

08000e8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e8a:	b480      	push	{r7}
 8000e8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e8e:	e7fe      	b.n	8000e8e <HardFault_Handler+0x4>

08000e90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e94:	e7fe      	b.n	8000e94 <MemManage_Handler+0x4>

08000e96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e96:	b480      	push	{r7}
 8000e98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e9a:	e7fe      	b.n	8000e9a <BusFault_Handler+0x4>

08000e9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ea0:	e7fe      	b.n	8000ea0 <UsageFault_Handler+0x4>

08000ea2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ea2:	b480      	push	{r7}
 8000ea4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ea6:	bf00      	nop
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eae:	4770      	bx	lr

08000eb0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000eb4:	4802      	ldr	r0, [pc, #8]	; (8000ec0 <TIM6_DAC_IRQHandler+0x10>)
 8000eb6:	f001 f8ab 	bl	8002010 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000eba:	bf00      	nop
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	20000094 	.word	0x20000094

08000ec4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ec8:	4b06      	ldr	r3, [pc, #24]	; (8000ee4 <SystemInit+0x20>)
 8000eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ece:	4a05      	ldr	r2, [pc, #20]	; (8000ee4 <SystemInit+0x20>)
 8000ed0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ed4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ed8:	bf00      	nop
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	e000ed00 	.word	0xe000ed00

08000ee8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000ee8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f20 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000eec:	480d      	ldr	r0, [pc, #52]	; (8000f24 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000eee:	490e      	ldr	r1, [pc, #56]	; (8000f28 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000ef0:	4a0e      	ldr	r2, [pc, #56]	; (8000f2c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ef2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ef4:	e002      	b.n	8000efc <LoopCopyDataInit>

08000ef6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ef6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ef8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000efa:	3304      	adds	r3, #4

08000efc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000efc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000efe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f00:	d3f9      	bcc.n	8000ef6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f02:	4a0b      	ldr	r2, [pc, #44]	; (8000f30 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000f04:	4c0b      	ldr	r4, [pc, #44]	; (8000f34 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000f06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f08:	e001      	b.n	8000f0e <LoopFillZerobss>

08000f0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f0c:	3204      	adds	r2, #4

08000f0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f10:	d3fb      	bcc.n	8000f0a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000f12:	f7ff ffd7 	bl	8000ec4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f16:	f005 ff61 	bl	8006ddc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f1a:	f7ff fb8b 	bl	8000634 <main>
  bx  lr    
 8000f1e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000f20:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000f24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f28:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000f2c:	0800793c 	.word	0x0800793c
  ldr r2, =_sbss
 8000f30:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000f34:	20014514 	.word	0x20014514

08000f38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f38:	e7fe      	b.n	8000f38 <ADC_IRQHandler>
	...

08000f3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f40:	4b0e      	ldr	r3, [pc, #56]	; (8000f7c <HAL_Init+0x40>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a0d      	ldr	r2, [pc, #52]	; (8000f7c <HAL_Init+0x40>)
 8000f46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f4c:	4b0b      	ldr	r3, [pc, #44]	; (8000f7c <HAL_Init+0x40>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a0a      	ldr	r2, [pc, #40]	; (8000f7c <HAL_Init+0x40>)
 8000f52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f58:	4b08      	ldr	r3, [pc, #32]	; (8000f7c <HAL_Init+0x40>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a07      	ldr	r2, [pc, #28]	; (8000f7c <HAL_Init+0x40>)
 8000f5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f64:	2003      	movs	r0, #3
 8000f66:	f000 f8d8 	bl	800111a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f6a:	2000      	movs	r0, #0
 8000f6c:	f7ff ff0e 	bl	8000d8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f70:	f7ff fee4 	bl	8000d3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f74:	2300      	movs	r3, #0
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	40023c00 	.word	0x40023c00

08000f80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f84:	4b06      	ldr	r3, [pc, #24]	; (8000fa0 <HAL_IncTick+0x20>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <HAL_IncTick+0x24>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4413      	add	r3, r2
 8000f90:	4a04      	ldr	r2, [pc, #16]	; (8000fa4 <HAL_IncTick+0x24>)
 8000f92:	6013      	str	r3, [r2, #0]
}
 8000f94:	bf00      	nop
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	20000008 	.word	0x20000008
 8000fa4:	200000dc 	.word	0x200000dc

08000fa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  return uwTick;
 8000fac:	4b03      	ldr	r3, [pc, #12]	; (8000fbc <HAL_GetTick+0x14>)
 8000fae:	681b      	ldr	r3, [r3, #0]
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	200000dc 	.word	0x200000dc

08000fc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b085      	sub	sp, #20
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	f003 0307 	and.w	r3, r3, #7
 8000fce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fd0:	4b0c      	ldr	r3, [pc, #48]	; (8001004 <__NVIC_SetPriorityGrouping+0x44>)
 8000fd2:	68db      	ldr	r3, [r3, #12]
 8000fd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fd6:	68ba      	ldr	r2, [r7, #8]
 8000fd8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fdc:	4013      	ands	r3, r2
 8000fde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fe8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ff0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ff2:	4a04      	ldr	r2, [pc, #16]	; (8001004 <__NVIC_SetPriorityGrouping+0x44>)
 8000ff4:	68bb      	ldr	r3, [r7, #8]
 8000ff6:	60d3      	str	r3, [r2, #12]
}
 8000ff8:	bf00      	nop
 8000ffa:	3714      	adds	r7, #20
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr
 8001004:	e000ed00 	.word	0xe000ed00

08001008 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800100c:	4b04      	ldr	r3, [pc, #16]	; (8001020 <__NVIC_GetPriorityGrouping+0x18>)
 800100e:	68db      	ldr	r3, [r3, #12]
 8001010:	0a1b      	lsrs	r3, r3, #8
 8001012:	f003 0307 	and.w	r3, r3, #7
}
 8001016:	4618      	mov	r0, r3
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	e000ed00 	.word	0xe000ed00

08001024 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	4603      	mov	r3, r0
 800102c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800102e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001032:	2b00      	cmp	r3, #0
 8001034:	db0b      	blt.n	800104e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001036:	79fb      	ldrb	r3, [r7, #7]
 8001038:	f003 021f 	and.w	r2, r3, #31
 800103c:	4907      	ldr	r1, [pc, #28]	; (800105c <__NVIC_EnableIRQ+0x38>)
 800103e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001042:	095b      	lsrs	r3, r3, #5
 8001044:	2001      	movs	r0, #1
 8001046:	fa00 f202 	lsl.w	r2, r0, r2
 800104a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800104e:	bf00      	nop
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	e000e100 	.word	0xe000e100

08001060 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	6039      	str	r1, [r7, #0]
 800106a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800106c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001070:	2b00      	cmp	r3, #0
 8001072:	db0a      	blt.n	800108a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	b2da      	uxtb	r2, r3
 8001078:	490c      	ldr	r1, [pc, #48]	; (80010ac <__NVIC_SetPriority+0x4c>)
 800107a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107e:	0112      	lsls	r2, r2, #4
 8001080:	b2d2      	uxtb	r2, r2
 8001082:	440b      	add	r3, r1
 8001084:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001088:	e00a      	b.n	80010a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	b2da      	uxtb	r2, r3
 800108e:	4908      	ldr	r1, [pc, #32]	; (80010b0 <__NVIC_SetPriority+0x50>)
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	f003 030f 	and.w	r3, r3, #15
 8001096:	3b04      	subs	r3, #4
 8001098:	0112      	lsls	r2, r2, #4
 800109a:	b2d2      	uxtb	r2, r2
 800109c:	440b      	add	r3, r1
 800109e:	761a      	strb	r2, [r3, #24]
}
 80010a0:	bf00      	nop
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr
 80010ac:	e000e100 	.word	0xe000e100
 80010b0:	e000ed00 	.word	0xe000ed00

080010b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b089      	sub	sp, #36	; 0x24
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	60f8      	str	r0, [r7, #12]
 80010bc:	60b9      	str	r1, [r7, #8]
 80010be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	f003 0307 	and.w	r3, r3, #7
 80010c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010c8:	69fb      	ldr	r3, [r7, #28]
 80010ca:	f1c3 0307 	rsb	r3, r3, #7
 80010ce:	2b04      	cmp	r3, #4
 80010d0:	bf28      	it	cs
 80010d2:	2304      	movcs	r3, #4
 80010d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010d6:	69fb      	ldr	r3, [r7, #28]
 80010d8:	3304      	adds	r3, #4
 80010da:	2b06      	cmp	r3, #6
 80010dc:	d902      	bls.n	80010e4 <NVIC_EncodePriority+0x30>
 80010de:	69fb      	ldr	r3, [r7, #28]
 80010e0:	3b03      	subs	r3, #3
 80010e2:	e000      	b.n	80010e6 <NVIC_EncodePriority+0x32>
 80010e4:	2300      	movs	r3, #0
 80010e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010e8:	f04f 32ff 	mov.w	r2, #4294967295
 80010ec:	69bb      	ldr	r3, [r7, #24]
 80010ee:	fa02 f303 	lsl.w	r3, r2, r3
 80010f2:	43da      	mvns	r2, r3
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	401a      	ands	r2, r3
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	fa01 f303 	lsl.w	r3, r1, r3
 8001106:	43d9      	mvns	r1, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800110c:	4313      	orrs	r3, r2
         );
}
 800110e:	4618      	mov	r0, r3
 8001110:	3724      	adds	r7, #36	; 0x24
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr

0800111a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800111a:	b580      	push	{r7, lr}
 800111c:	b082      	sub	sp, #8
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f7ff ff4c 	bl	8000fc0 <__NVIC_SetPriorityGrouping>
}
 8001128:	bf00      	nop
 800112a:	3708      	adds	r7, #8
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}

08001130 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001130:	b580      	push	{r7, lr}
 8001132:	b086      	sub	sp, #24
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	60b9      	str	r1, [r7, #8]
 800113a:	607a      	str	r2, [r7, #4]
 800113c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800113e:	2300      	movs	r3, #0
 8001140:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001142:	f7ff ff61 	bl	8001008 <__NVIC_GetPriorityGrouping>
 8001146:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001148:	687a      	ldr	r2, [r7, #4]
 800114a:	68b9      	ldr	r1, [r7, #8]
 800114c:	6978      	ldr	r0, [r7, #20]
 800114e:	f7ff ffb1 	bl	80010b4 <NVIC_EncodePriority>
 8001152:	4602      	mov	r2, r0
 8001154:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001158:	4611      	mov	r1, r2
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff ff80 	bl	8001060 <__NVIC_SetPriority>
}
 8001160:	bf00      	nop
 8001162:	3718      	adds	r7, #24
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff ff54 	bl	8001024 <__NVIC_EnableIRQ>
}
 800117c:	bf00      	nop
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001184:	b480      	push	{r7}
 8001186:	b089      	sub	sp, #36	; 0x24
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800118e:	2300      	movs	r3, #0
 8001190:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001192:	2300      	movs	r3, #0
 8001194:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001196:	2300      	movs	r3, #0
 8001198:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800119a:	2300      	movs	r3, #0
 800119c:	61fb      	str	r3, [r7, #28]
 800119e:	e177      	b.n	8001490 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011a0:	2201      	movs	r2, #1
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	fa02 f303 	lsl.w	r3, r2, r3
 80011a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	697a      	ldr	r2, [r7, #20]
 80011b0:	4013      	ands	r3, r2
 80011b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011b4:	693a      	ldr	r2, [r7, #16]
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	f040 8166 	bne.w	800148a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f003 0303 	and.w	r3, r3, #3
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	d005      	beq.n	80011d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011d2:	2b02      	cmp	r3, #2
 80011d4:	d130      	bne.n	8001238 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	689b      	ldr	r3, [r3, #8]
 80011da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011dc:	69fb      	ldr	r3, [r7, #28]
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	2203      	movs	r2, #3
 80011e2:	fa02 f303 	lsl.w	r3, r2, r3
 80011e6:	43db      	mvns	r3, r3
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	4013      	ands	r3, r2
 80011ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	68da      	ldr	r2, [r3, #12]
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	fa02 f303 	lsl.w	r3, r2, r3
 80011fa:	69ba      	ldr	r2, [r7, #24]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	69ba      	ldr	r2, [r7, #24]
 8001204:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800120c:	2201      	movs	r2, #1
 800120e:	69fb      	ldr	r3, [r7, #28]
 8001210:	fa02 f303 	lsl.w	r3, r2, r3
 8001214:	43db      	mvns	r3, r3
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	4013      	ands	r3, r2
 800121a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	091b      	lsrs	r3, r3, #4
 8001222:	f003 0201 	and.w	r2, r3, #1
 8001226:	69fb      	ldr	r3, [r7, #28]
 8001228:	fa02 f303 	lsl.w	r3, r2, r3
 800122c:	69ba      	ldr	r2, [r7, #24]
 800122e:	4313      	orrs	r3, r2
 8001230:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	69ba      	ldr	r2, [r7, #24]
 8001236:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f003 0303 	and.w	r3, r3, #3
 8001240:	2b03      	cmp	r3, #3
 8001242:	d017      	beq.n	8001274 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	005b      	lsls	r3, r3, #1
 800124e:	2203      	movs	r2, #3
 8001250:	fa02 f303 	lsl.w	r3, r2, r3
 8001254:	43db      	mvns	r3, r3
 8001256:	69ba      	ldr	r2, [r7, #24]
 8001258:	4013      	ands	r3, r2
 800125a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	689a      	ldr	r2, [r3, #8]
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	4313      	orrs	r3, r2
 800126c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	f003 0303 	and.w	r3, r3, #3
 800127c:	2b02      	cmp	r3, #2
 800127e:	d123      	bne.n	80012c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	08da      	lsrs	r2, r3, #3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	3208      	adds	r2, #8
 8001288:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800128c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800128e:	69fb      	ldr	r3, [r7, #28]
 8001290:	f003 0307 	and.w	r3, r3, #7
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	220f      	movs	r2, #15
 8001298:	fa02 f303 	lsl.w	r3, r2, r3
 800129c:	43db      	mvns	r3, r3
 800129e:	69ba      	ldr	r2, [r7, #24]
 80012a0:	4013      	ands	r3, r2
 80012a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	691a      	ldr	r2, [r3, #16]
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	f003 0307 	and.w	r3, r3, #7
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	fa02 f303 	lsl.w	r3, r2, r3
 80012b4:	69ba      	ldr	r2, [r7, #24]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	08da      	lsrs	r2, r3, #3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	3208      	adds	r2, #8
 80012c2:	69b9      	ldr	r1, [r7, #24]
 80012c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012ce:	69fb      	ldr	r3, [r7, #28]
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	2203      	movs	r2, #3
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	43db      	mvns	r3, r3
 80012da:	69ba      	ldr	r2, [r7, #24]
 80012dc:	4013      	ands	r3, r2
 80012de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	f003 0203 	and.w	r2, r3, #3
 80012e8:	69fb      	ldr	r3, [r7, #28]
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	fa02 f303 	lsl.w	r3, r2, r3
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	4313      	orrs	r3, r2
 80012f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	69ba      	ldr	r2, [r7, #24]
 80012fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001304:	2b00      	cmp	r3, #0
 8001306:	f000 80c0 	beq.w	800148a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	60fb      	str	r3, [r7, #12]
 800130e:	4b66      	ldr	r3, [pc, #408]	; (80014a8 <HAL_GPIO_Init+0x324>)
 8001310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001312:	4a65      	ldr	r2, [pc, #404]	; (80014a8 <HAL_GPIO_Init+0x324>)
 8001314:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001318:	6453      	str	r3, [r2, #68]	; 0x44
 800131a:	4b63      	ldr	r3, [pc, #396]	; (80014a8 <HAL_GPIO_Init+0x324>)
 800131c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800131e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001326:	4a61      	ldr	r2, [pc, #388]	; (80014ac <HAL_GPIO_Init+0x328>)
 8001328:	69fb      	ldr	r3, [r7, #28]
 800132a:	089b      	lsrs	r3, r3, #2
 800132c:	3302      	adds	r3, #2
 800132e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001332:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001334:	69fb      	ldr	r3, [r7, #28]
 8001336:	f003 0303 	and.w	r3, r3, #3
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	220f      	movs	r2, #15
 800133e:	fa02 f303 	lsl.w	r3, r2, r3
 8001342:	43db      	mvns	r3, r3
 8001344:	69ba      	ldr	r2, [r7, #24]
 8001346:	4013      	ands	r3, r2
 8001348:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4a58      	ldr	r2, [pc, #352]	; (80014b0 <HAL_GPIO_Init+0x32c>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d037      	beq.n	80013c2 <HAL_GPIO_Init+0x23e>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4a57      	ldr	r2, [pc, #348]	; (80014b4 <HAL_GPIO_Init+0x330>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d031      	beq.n	80013be <HAL_GPIO_Init+0x23a>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4a56      	ldr	r2, [pc, #344]	; (80014b8 <HAL_GPIO_Init+0x334>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d02b      	beq.n	80013ba <HAL_GPIO_Init+0x236>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	4a55      	ldr	r2, [pc, #340]	; (80014bc <HAL_GPIO_Init+0x338>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d025      	beq.n	80013b6 <HAL_GPIO_Init+0x232>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	4a54      	ldr	r2, [pc, #336]	; (80014c0 <HAL_GPIO_Init+0x33c>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d01f      	beq.n	80013b2 <HAL_GPIO_Init+0x22e>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4a53      	ldr	r2, [pc, #332]	; (80014c4 <HAL_GPIO_Init+0x340>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d019      	beq.n	80013ae <HAL_GPIO_Init+0x22a>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4a52      	ldr	r2, [pc, #328]	; (80014c8 <HAL_GPIO_Init+0x344>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d013      	beq.n	80013aa <HAL_GPIO_Init+0x226>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4a51      	ldr	r2, [pc, #324]	; (80014cc <HAL_GPIO_Init+0x348>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d00d      	beq.n	80013a6 <HAL_GPIO_Init+0x222>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4a50      	ldr	r2, [pc, #320]	; (80014d0 <HAL_GPIO_Init+0x34c>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d007      	beq.n	80013a2 <HAL_GPIO_Init+0x21e>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4a4f      	ldr	r2, [pc, #316]	; (80014d4 <HAL_GPIO_Init+0x350>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d101      	bne.n	800139e <HAL_GPIO_Init+0x21a>
 800139a:	2309      	movs	r3, #9
 800139c:	e012      	b.n	80013c4 <HAL_GPIO_Init+0x240>
 800139e:	230a      	movs	r3, #10
 80013a0:	e010      	b.n	80013c4 <HAL_GPIO_Init+0x240>
 80013a2:	2308      	movs	r3, #8
 80013a4:	e00e      	b.n	80013c4 <HAL_GPIO_Init+0x240>
 80013a6:	2307      	movs	r3, #7
 80013a8:	e00c      	b.n	80013c4 <HAL_GPIO_Init+0x240>
 80013aa:	2306      	movs	r3, #6
 80013ac:	e00a      	b.n	80013c4 <HAL_GPIO_Init+0x240>
 80013ae:	2305      	movs	r3, #5
 80013b0:	e008      	b.n	80013c4 <HAL_GPIO_Init+0x240>
 80013b2:	2304      	movs	r3, #4
 80013b4:	e006      	b.n	80013c4 <HAL_GPIO_Init+0x240>
 80013b6:	2303      	movs	r3, #3
 80013b8:	e004      	b.n	80013c4 <HAL_GPIO_Init+0x240>
 80013ba:	2302      	movs	r3, #2
 80013bc:	e002      	b.n	80013c4 <HAL_GPIO_Init+0x240>
 80013be:	2301      	movs	r3, #1
 80013c0:	e000      	b.n	80013c4 <HAL_GPIO_Init+0x240>
 80013c2:	2300      	movs	r3, #0
 80013c4:	69fa      	ldr	r2, [r7, #28]
 80013c6:	f002 0203 	and.w	r2, r2, #3
 80013ca:	0092      	lsls	r2, r2, #2
 80013cc:	4093      	lsls	r3, r2
 80013ce:	69ba      	ldr	r2, [r7, #24]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013d4:	4935      	ldr	r1, [pc, #212]	; (80014ac <HAL_GPIO_Init+0x328>)
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	089b      	lsrs	r3, r3, #2
 80013da:	3302      	adds	r3, #2
 80013dc:	69ba      	ldr	r2, [r7, #24]
 80013de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013e2:	4b3d      	ldr	r3, [pc, #244]	; (80014d8 <HAL_GPIO_Init+0x354>)
 80013e4:	689b      	ldr	r3, [r3, #8]
 80013e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	43db      	mvns	r3, r3
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	4013      	ands	r3, r2
 80013f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d003      	beq.n	8001406 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80013fe:	69ba      	ldr	r2, [r7, #24]
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	4313      	orrs	r3, r2
 8001404:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001406:	4a34      	ldr	r2, [pc, #208]	; (80014d8 <HAL_GPIO_Init+0x354>)
 8001408:	69bb      	ldr	r3, [r7, #24]
 800140a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800140c:	4b32      	ldr	r3, [pc, #200]	; (80014d8 <HAL_GPIO_Init+0x354>)
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	43db      	mvns	r3, r3
 8001416:	69ba      	ldr	r2, [r7, #24]
 8001418:	4013      	ands	r3, r2
 800141a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001424:	2b00      	cmp	r3, #0
 8001426:	d003      	beq.n	8001430 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001428:	69ba      	ldr	r2, [r7, #24]
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	4313      	orrs	r3, r2
 800142e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001430:	4a29      	ldr	r2, [pc, #164]	; (80014d8 <HAL_GPIO_Init+0x354>)
 8001432:	69bb      	ldr	r3, [r7, #24]
 8001434:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001436:	4b28      	ldr	r3, [pc, #160]	; (80014d8 <HAL_GPIO_Init+0x354>)
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	43db      	mvns	r3, r3
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	4013      	ands	r3, r2
 8001444:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800144e:	2b00      	cmp	r3, #0
 8001450:	d003      	beq.n	800145a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001452:	69ba      	ldr	r2, [r7, #24]
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	4313      	orrs	r3, r2
 8001458:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800145a:	4a1f      	ldr	r2, [pc, #124]	; (80014d8 <HAL_GPIO_Init+0x354>)
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001460:	4b1d      	ldr	r3, [pc, #116]	; (80014d8 <HAL_GPIO_Init+0x354>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	43db      	mvns	r3, r3
 800146a:	69ba      	ldr	r2, [r7, #24]
 800146c:	4013      	ands	r3, r2
 800146e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001478:	2b00      	cmp	r3, #0
 800147a:	d003      	beq.n	8001484 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800147c:	69ba      	ldr	r2, [r7, #24]
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	4313      	orrs	r3, r2
 8001482:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001484:	4a14      	ldr	r2, [pc, #80]	; (80014d8 <HAL_GPIO_Init+0x354>)
 8001486:	69bb      	ldr	r3, [r7, #24]
 8001488:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	3301      	adds	r3, #1
 800148e:	61fb      	str	r3, [r7, #28]
 8001490:	69fb      	ldr	r3, [r7, #28]
 8001492:	2b0f      	cmp	r3, #15
 8001494:	f67f ae84 	bls.w	80011a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001498:	bf00      	nop
 800149a:	bf00      	nop
 800149c:	3724      	adds	r7, #36	; 0x24
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	40023800 	.word	0x40023800
 80014ac:	40013800 	.word	0x40013800
 80014b0:	40020000 	.word	0x40020000
 80014b4:	40020400 	.word	0x40020400
 80014b8:	40020800 	.word	0x40020800
 80014bc:	40020c00 	.word	0x40020c00
 80014c0:	40021000 	.word	0x40021000
 80014c4:	40021400 	.word	0x40021400
 80014c8:	40021800 	.word	0x40021800
 80014cc:	40021c00 	.word	0x40021c00
 80014d0:	40022000 	.word	0x40022000
 80014d4:	40022400 	.word	0x40022400
 80014d8:	40013c00 	.word	0x40013c00

080014dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	460b      	mov	r3, r1
 80014e6:	807b      	strh	r3, [r7, #2]
 80014e8:	4613      	mov	r3, r2
 80014ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014ec:	787b      	ldrb	r3, [r7, #1]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d003      	beq.n	80014fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014f2:	887a      	ldrh	r2, [r7, #2]
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80014f8:	e003      	b.n	8001502 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80014fa:	887b      	ldrh	r3, [r7, #2]
 80014fc:	041a      	lsls	r2, r3, #16
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	619a      	str	r2, [r3, #24]
}
 8001502:	bf00      	nop
 8001504:	370c      	adds	r7, #12
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
	...

08001510 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b086      	sub	sp, #24
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d101      	bne.n	8001522 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800151e:	2301      	movs	r3, #1
 8001520:	e267      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f003 0301 	and.w	r3, r3, #1
 800152a:	2b00      	cmp	r3, #0
 800152c:	d075      	beq.n	800161a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800152e:	4b88      	ldr	r3, [pc, #544]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001530:	689b      	ldr	r3, [r3, #8]
 8001532:	f003 030c 	and.w	r3, r3, #12
 8001536:	2b04      	cmp	r3, #4
 8001538:	d00c      	beq.n	8001554 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800153a:	4b85      	ldr	r3, [pc, #532]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 800153c:	689b      	ldr	r3, [r3, #8]
 800153e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001542:	2b08      	cmp	r3, #8
 8001544:	d112      	bne.n	800156c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001546:	4b82      	ldr	r3, [pc, #520]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800154e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001552:	d10b      	bne.n	800156c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001554:	4b7e      	ldr	r3, [pc, #504]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800155c:	2b00      	cmp	r3, #0
 800155e:	d05b      	beq.n	8001618 <HAL_RCC_OscConfig+0x108>
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d157      	bne.n	8001618 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001568:	2301      	movs	r3, #1
 800156a:	e242      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001574:	d106      	bne.n	8001584 <HAL_RCC_OscConfig+0x74>
 8001576:	4b76      	ldr	r3, [pc, #472]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a75      	ldr	r2, [pc, #468]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 800157c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001580:	6013      	str	r3, [r2, #0]
 8001582:	e01d      	b.n	80015c0 <HAL_RCC_OscConfig+0xb0>
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800158c:	d10c      	bne.n	80015a8 <HAL_RCC_OscConfig+0x98>
 800158e:	4b70      	ldr	r3, [pc, #448]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4a6f      	ldr	r2, [pc, #444]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001594:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001598:	6013      	str	r3, [r2, #0]
 800159a:	4b6d      	ldr	r3, [pc, #436]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a6c      	ldr	r2, [pc, #432]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 80015a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015a4:	6013      	str	r3, [r2, #0]
 80015a6:	e00b      	b.n	80015c0 <HAL_RCC_OscConfig+0xb0>
 80015a8:	4b69      	ldr	r3, [pc, #420]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a68      	ldr	r2, [pc, #416]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 80015ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015b2:	6013      	str	r3, [r2, #0]
 80015b4:	4b66      	ldr	r3, [pc, #408]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a65      	ldr	r2, [pc, #404]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 80015ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d013      	beq.n	80015f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c8:	f7ff fcee 	bl	8000fa8 <HAL_GetTick>
 80015cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015ce:	e008      	b.n	80015e2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015d0:	f7ff fcea 	bl	8000fa8 <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	2b64      	cmp	r3, #100	; 0x64
 80015dc:	d901      	bls.n	80015e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e207      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015e2:	4b5b      	ldr	r3, [pc, #364]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d0f0      	beq.n	80015d0 <HAL_RCC_OscConfig+0xc0>
 80015ee:	e014      	b.n	800161a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f0:	f7ff fcda 	bl	8000fa8 <HAL_GetTick>
 80015f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015f6:	e008      	b.n	800160a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015f8:	f7ff fcd6 	bl	8000fa8 <HAL_GetTick>
 80015fc:	4602      	mov	r2, r0
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	2b64      	cmp	r3, #100	; 0x64
 8001604:	d901      	bls.n	800160a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001606:	2303      	movs	r3, #3
 8001608:	e1f3      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800160a:	4b51      	ldr	r3, [pc, #324]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001612:	2b00      	cmp	r3, #0
 8001614:	d1f0      	bne.n	80015f8 <HAL_RCC_OscConfig+0xe8>
 8001616:	e000      	b.n	800161a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001618:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f003 0302 	and.w	r3, r3, #2
 8001622:	2b00      	cmp	r3, #0
 8001624:	d063      	beq.n	80016ee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001626:	4b4a      	ldr	r3, [pc, #296]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	f003 030c 	and.w	r3, r3, #12
 800162e:	2b00      	cmp	r3, #0
 8001630:	d00b      	beq.n	800164a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001632:	4b47      	ldr	r3, [pc, #284]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800163a:	2b08      	cmp	r3, #8
 800163c:	d11c      	bne.n	8001678 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800163e:	4b44      	ldr	r3, [pc, #272]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001646:	2b00      	cmp	r3, #0
 8001648:	d116      	bne.n	8001678 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800164a:	4b41      	ldr	r3, [pc, #260]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f003 0302 	and.w	r3, r3, #2
 8001652:	2b00      	cmp	r3, #0
 8001654:	d005      	beq.n	8001662 <HAL_RCC_OscConfig+0x152>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	68db      	ldr	r3, [r3, #12]
 800165a:	2b01      	cmp	r3, #1
 800165c:	d001      	beq.n	8001662 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e1c7      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001662:	4b3b      	ldr	r3, [pc, #236]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	691b      	ldr	r3, [r3, #16]
 800166e:	00db      	lsls	r3, r3, #3
 8001670:	4937      	ldr	r1, [pc, #220]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001672:	4313      	orrs	r3, r2
 8001674:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001676:	e03a      	b.n	80016ee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	68db      	ldr	r3, [r3, #12]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d020      	beq.n	80016c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001680:	4b34      	ldr	r3, [pc, #208]	; (8001754 <HAL_RCC_OscConfig+0x244>)
 8001682:	2201      	movs	r2, #1
 8001684:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001686:	f7ff fc8f 	bl	8000fa8 <HAL_GetTick>
 800168a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800168c:	e008      	b.n	80016a0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800168e:	f7ff fc8b 	bl	8000fa8 <HAL_GetTick>
 8001692:	4602      	mov	r2, r0
 8001694:	693b      	ldr	r3, [r7, #16]
 8001696:	1ad3      	subs	r3, r2, r3
 8001698:	2b02      	cmp	r3, #2
 800169a:	d901      	bls.n	80016a0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800169c:	2303      	movs	r3, #3
 800169e:	e1a8      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016a0:	4b2b      	ldr	r3, [pc, #172]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f003 0302 	and.w	r3, r3, #2
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d0f0      	beq.n	800168e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016ac:	4b28      	ldr	r3, [pc, #160]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	691b      	ldr	r3, [r3, #16]
 80016b8:	00db      	lsls	r3, r3, #3
 80016ba:	4925      	ldr	r1, [pc, #148]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 80016bc:	4313      	orrs	r3, r2
 80016be:	600b      	str	r3, [r1, #0]
 80016c0:	e015      	b.n	80016ee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016c2:	4b24      	ldr	r3, [pc, #144]	; (8001754 <HAL_RCC_OscConfig+0x244>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016c8:	f7ff fc6e 	bl	8000fa8 <HAL_GetTick>
 80016cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016ce:	e008      	b.n	80016e2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016d0:	f7ff fc6a 	bl	8000fa8 <HAL_GetTick>
 80016d4:	4602      	mov	r2, r0
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d901      	bls.n	80016e2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e187      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016e2:	4b1b      	ldr	r3, [pc, #108]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f003 0302 	and.w	r3, r3, #2
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d1f0      	bne.n	80016d0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 0308 	and.w	r3, r3, #8
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d036      	beq.n	8001768 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	695b      	ldr	r3, [r3, #20]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d016      	beq.n	8001730 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001702:	4b15      	ldr	r3, [pc, #84]	; (8001758 <HAL_RCC_OscConfig+0x248>)
 8001704:	2201      	movs	r2, #1
 8001706:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001708:	f7ff fc4e 	bl	8000fa8 <HAL_GetTick>
 800170c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800170e:	e008      	b.n	8001722 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001710:	f7ff fc4a 	bl	8000fa8 <HAL_GetTick>
 8001714:	4602      	mov	r2, r0
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	2b02      	cmp	r3, #2
 800171c:	d901      	bls.n	8001722 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800171e:	2303      	movs	r3, #3
 8001720:	e167      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001722:	4b0b      	ldr	r3, [pc, #44]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001724:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001726:	f003 0302 	and.w	r3, r3, #2
 800172a:	2b00      	cmp	r3, #0
 800172c:	d0f0      	beq.n	8001710 <HAL_RCC_OscConfig+0x200>
 800172e:	e01b      	b.n	8001768 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001730:	4b09      	ldr	r3, [pc, #36]	; (8001758 <HAL_RCC_OscConfig+0x248>)
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001736:	f7ff fc37 	bl	8000fa8 <HAL_GetTick>
 800173a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800173c:	e00e      	b.n	800175c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800173e:	f7ff fc33 	bl	8000fa8 <HAL_GetTick>
 8001742:	4602      	mov	r2, r0
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	1ad3      	subs	r3, r2, r3
 8001748:	2b02      	cmp	r3, #2
 800174a:	d907      	bls.n	800175c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800174c:	2303      	movs	r3, #3
 800174e:	e150      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
 8001750:	40023800 	.word	0x40023800
 8001754:	42470000 	.word	0x42470000
 8001758:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800175c:	4b88      	ldr	r3, [pc, #544]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 800175e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001760:	f003 0302 	and.w	r3, r3, #2
 8001764:	2b00      	cmp	r3, #0
 8001766:	d1ea      	bne.n	800173e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f003 0304 	and.w	r3, r3, #4
 8001770:	2b00      	cmp	r3, #0
 8001772:	f000 8097 	beq.w	80018a4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001776:	2300      	movs	r3, #0
 8001778:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800177a:	4b81      	ldr	r3, [pc, #516]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 800177c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001782:	2b00      	cmp	r3, #0
 8001784:	d10f      	bne.n	80017a6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	60bb      	str	r3, [r7, #8]
 800178a:	4b7d      	ldr	r3, [pc, #500]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 800178c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800178e:	4a7c      	ldr	r2, [pc, #496]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 8001790:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001794:	6413      	str	r3, [r2, #64]	; 0x40
 8001796:	4b7a      	ldr	r3, [pc, #488]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 8001798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800179a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800179e:	60bb      	str	r3, [r7, #8]
 80017a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017a2:	2301      	movs	r3, #1
 80017a4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017a6:	4b77      	ldr	r3, [pc, #476]	; (8001984 <HAL_RCC_OscConfig+0x474>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d118      	bne.n	80017e4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017b2:	4b74      	ldr	r3, [pc, #464]	; (8001984 <HAL_RCC_OscConfig+0x474>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4a73      	ldr	r2, [pc, #460]	; (8001984 <HAL_RCC_OscConfig+0x474>)
 80017b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017be:	f7ff fbf3 	bl	8000fa8 <HAL_GetTick>
 80017c2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017c4:	e008      	b.n	80017d8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017c6:	f7ff fbef 	bl	8000fa8 <HAL_GetTick>
 80017ca:	4602      	mov	r2, r0
 80017cc:	693b      	ldr	r3, [r7, #16]
 80017ce:	1ad3      	subs	r3, r2, r3
 80017d0:	2b02      	cmp	r3, #2
 80017d2:	d901      	bls.n	80017d8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80017d4:	2303      	movs	r3, #3
 80017d6:	e10c      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017d8:	4b6a      	ldr	r3, [pc, #424]	; (8001984 <HAL_RCC_OscConfig+0x474>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d0f0      	beq.n	80017c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d106      	bne.n	80017fa <HAL_RCC_OscConfig+0x2ea>
 80017ec:	4b64      	ldr	r3, [pc, #400]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 80017ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017f0:	4a63      	ldr	r2, [pc, #396]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 80017f2:	f043 0301 	orr.w	r3, r3, #1
 80017f6:	6713      	str	r3, [r2, #112]	; 0x70
 80017f8:	e01c      	b.n	8001834 <HAL_RCC_OscConfig+0x324>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	2b05      	cmp	r3, #5
 8001800:	d10c      	bne.n	800181c <HAL_RCC_OscConfig+0x30c>
 8001802:	4b5f      	ldr	r3, [pc, #380]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 8001804:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001806:	4a5e      	ldr	r2, [pc, #376]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 8001808:	f043 0304 	orr.w	r3, r3, #4
 800180c:	6713      	str	r3, [r2, #112]	; 0x70
 800180e:	4b5c      	ldr	r3, [pc, #368]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 8001810:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001812:	4a5b      	ldr	r2, [pc, #364]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 8001814:	f043 0301 	orr.w	r3, r3, #1
 8001818:	6713      	str	r3, [r2, #112]	; 0x70
 800181a:	e00b      	b.n	8001834 <HAL_RCC_OscConfig+0x324>
 800181c:	4b58      	ldr	r3, [pc, #352]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 800181e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001820:	4a57      	ldr	r2, [pc, #348]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 8001822:	f023 0301 	bic.w	r3, r3, #1
 8001826:	6713      	str	r3, [r2, #112]	; 0x70
 8001828:	4b55      	ldr	r3, [pc, #340]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 800182a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800182c:	4a54      	ldr	r2, [pc, #336]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 800182e:	f023 0304 	bic.w	r3, r3, #4
 8001832:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	689b      	ldr	r3, [r3, #8]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d015      	beq.n	8001868 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800183c:	f7ff fbb4 	bl	8000fa8 <HAL_GetTick>
 8001840:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001842:	e00a      	b.n	800185a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001844:	f7ff fbb0 	bl	8000fa8 <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001852:	4293      	cmp	r3, r2
 8001854:	d901      	bls.n	800185a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001856:	2303      	movs	r3, #3
 8001858:	e0cb      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800185a:	4b49      	ldr	r3, [pc, #292]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 800185c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800185e:	f003 0302 	and.w	r3, r3, #2
 8001862:	2b00      	cmp	r3, #0
 8001864:	d0ee      	beq.n	8001844 <HAL_RCC_OscConfig+0x334>
 8001866:	e014      	b.n	8001892 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001868:	f7ff fb9e 	bl	8000fa8 <HAL_GetTick>
 800186c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800186e:	e00a      	b.n	8001886 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001870:	f7ff fb9a 	bl	8000fa8 <HAL_GetTick>
 8001874:	4602      	mov	r2, r0
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	f241 3288 	movw	r2, #5000	; 0x1388
 800187e:	4293      	cmp	r3, r2
 8001880:	d901      	bls.n	8001886 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001882:	2303      	movs	r3, #3
 8001884:	e0b5      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001886:	4b3e      	ldr	r3, [pc, #248]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 8001888:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800188a:	f003 0302 	and.w	r3, r3, #2
 800188e:	2b00      	cmp	r3, #0
 8001890:	d1ee      	bne.n	8001870 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001892:	7dfb      	ldrb	r3, [r7, #23]
 8001894:	2b01      	cmp	r3, #1
 8001896:	d105      	bne.n	80018a4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001898:	4b39      	ldr	r3, [pc, #228]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 800189a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189c:	4a38      	ldr	r2, [pc, #224]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 800189e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018a2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	699b      	ldr	r3, [r3, #24]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	f000 80a1 	beq.w	80019f0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80018ae:	4b34      	ldr	r3, [pc, #208]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	f003 030c 	and.w	r3, r3, #12
 80018b6:	2b08      	cmp	r3, #8
 80018b8:	d05c      	beq.n	8001974 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	699b      	ldr	r3, [r3, #24]
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d141      	bne.n	8001946 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018c2:	4b31      	ldr	r3, [pc, #196]	; (8001988 <HAL_RCC_OscConfig+0x478>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c8:	f7ff fb6e 	bl	8000fa8 <HAL_GetTick>
 80018cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018ce:	e008      	b.n	80018e2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018d0:	f7ff fb6a 	bl	8000fa8 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e087      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018e2:	4b27      	ldr	r3, [pc, #156]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d1f0      	bne.n	80018d0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	69da      	ldr	r2, [r3, #28]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6a1b      	ldr	r3, [r3, #32]
 80018f6:	431a      	orrs	r2, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018fc:	019b      	lsls	r3, r3, #6
 80018fe:	431a      	orrs	r2, r3
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001904:	085b      	lsrs	r3, r3, #1
 8001906:	3b01      	subs	r3, #1
 8001908:	041b      	lsls	r3, r3, #16
 800190a:	431a      	orrs	r2, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001910:	061b      	lsls	r3, r3, #24
 8001912:	491b      	ldr	r1, [pc, #108]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 8001914:	4313      	orrs	r3, r2
 8001916:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001918:	4b1b      	ldr	r3, [pc, #108]	; (8001988 <HAL_RCC_OscConfig+0x478>)
 800191a:	2201      	movs	r2, #1
 800191c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800191e:	f7ff fb43 	bl	8000fa8 <HAL_GetTick>
 8001922:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001924:	e008      	b.n	8001938 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001926:	f7ff fb3f 	bl	8000fa8 <HAL_GetTick>
 800192a:	4602      	mov	r2, r0
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	2b02      	cmp	r3, #2
 8001932:	d901      	bls.n	8001938 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001934:	2303      	movs	r3, #3
 8001936:	e05c      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001938:	4b11      	ldr	r3, [pc, #68]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001940:	2b00      	cmp	r3, #0
 8001942:	d0f0      	beq.n	8001926 <HAL_RCC_OscConfig+0x416>
 8001944:	e054      	b.n	80019f0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001946:	4b10      	ldr	r3, [pc, #64]	; (8001988 <HAL_RCC_OscConfig+0x478>)
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800194c:	f7ff fb2c 	bl	8000fa8 <HAL_GetTick>
 8001950:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001952:	e008      	b.n	8001966 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001954:	f7ff fb28 	bl	8000fa8 <HAL_GetTick>
 8001958:	4602      	mov	r2, r0
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	2b02      	cmp	r3, #2
 8001960:	d901      	bls.n	8001966 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001962:	2303      	movs	r3, #3
 8001964:	e045      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001966:	4b06      	ldr	r3, [pc, #24]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800196e:	2b00      	cmp	r3, #0
 8001970:	d1f0      	bne.n	8001954 <HAL_RCC_OscConfig+0x444>
 8001972:	e03d      	b.n	80019f0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	699b      	ldr	r3, [r3, #24]
 8001978:	2b01      	cmp	r3, #1
 800197a:	d107      	bne.n	800198c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800197c:	2301      	movs	r3, #1
 800197e:	e038      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
 8001980:	40023800 	.word	0x40023800
 8001984:	40007000 	.word	0x40007000
 8001988:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800198c:	4b1b      	ldr	r3, [pc, #108]	; (80019fc <HAL_RCC_OscConfig+0x4ec>)
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	699b      	ldr	r3, [r3, #24]
 8001996:	2b01      	cmp	r3, #1
 8001998:	d028      	beq.n	80019ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d121      	bne.n	80019ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d11a      	bne.n	80019ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019b6:	68fa      	ldr	r2, [r7, #12]
 80019b8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80019bc:	4013      	ands	r3, r2
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80019c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d111      	bne.n	80019ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019d2:	085b      	lsrs	r3, r3, #1
 80019d4:	3b01      	subs	r3, #1
 80019d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019d8:	429a      	cmp	r2, r3
 80019da:	d107      	bne.n	80019ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d001      	beq.n	80019f0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80019ec:	2301      	movs	r3, #1
 80019ee:	e000      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3718      	adds	r7, #24
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	40023800 	.word	0x40023800

08001a00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d101      	bne.n	8001a14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	e0cc      	b.n	8001bae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a14:	4b68      	ldr	r3, [pc, #416]	; (8001bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f003 030f 	and.w	r3, r3, #15
 8001a1c:	683a      	ldr	r2, [r7, #0]
 8001a1e:	429a      	cmp	r2, r3
 8001a20:	d90c      	bls.n	8001a3c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a22:	4b65      	ldr	r3, [pc, #404]	; (8001bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a24:	683a      	ldr	r2, [r7, #0]
 8001a26:	b2d2      	uxtb	r2, r2
 8001a28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a2a:	4b63      	ldr	r3, [pc, #396]	; (8001bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 030f 	and.w	r3, r3, #15
 8001a32:	683a      	ldr	r2, [r7, #0]
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d001      	beq.n	8001a3c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	e0b8      	b.n	8001bae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 0302 	and.w	r3, r3, #2
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d020      	beq.n	8001a8a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 0304 	and.w	r3, r3, #4
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d005      	beq.n	8001a60 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a54:	4b59      	ldr	r3, [pc, #356]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	4a58      	ldr	r2, [pc, #352]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001a5a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a5e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f003 0308 	and.w	r3, r3, #8
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d005      	beq.n	8001a78 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a6c:	4b53      	ldr	r3, [pc, #332]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	4a52      	ldr	r2, [pc, #328]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001a72:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a76:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a78:	4b50      	ldr	r3, [pc, #320]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	494d      	ldr	r1, [pc, #308]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001a86:	4313      	orrs	r3, r2
 8001a88:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f003 0301 	and.w	r3, r3, #1
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d044      	beq.n	8001b20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	2b01      	cmp	r3, #1
 8001a9c:	d107      	bne.n	8001aae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a9e:	4b47      	ldr	r3, [pc, #284]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d119      	bne.n	8001ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e07f      	b.n	8001bae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d003      	beq.n	8001abe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001aba:	2b03      	cmp	r3, #3
 8001abc:	d107      	bne.n	8001ace <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001abe:	4b3f      	ldr	r3, [pc, #252]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d109      	bne.n	8001ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e06f      	b.n	8001bae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ace:	4b3b      	ldr	r3, [pc, #236]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 0302 	and.w	r3, r3, #2
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d101      	bne.n	8001ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	e067      	b.n	8001bae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ade:	4b37      	ldr	r3, [pc, #220]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	f023 0203 	bic.w	r2, r3, #3
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	4934      	ldr	r1, [pc, #208]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001aec:	4313      	orrs	r3, r2
 8001aee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001af0:	f7ff fa5a 	bl	8000fa8 <HAL_GetTick>
 8001af4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001af6:	e00a      	b.n	8001b0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001af8:	f7ff fa56 	bl	8000fa8 <HAL_GetTick>
 8001afc:	4602      	mov	r2, r0
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d901      	bls.n	8001b0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e04f      	b.n	8001bae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b0e:	4b2b      	ldr	r3, [pc, #172]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001b10:	689b      	ldr	r3, [r3, #8]
 8001b12:	f003 020c 	and.w	r2, r3, #12
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	009b      	lsls	r3, r3, #2
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d1eb      	bne.n	8001af8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b20:	4b25      	ldr	r3, [pc, #148]	; (8001bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f003 030f 	and.w	r3, r3, #15
 8001b28:	683a      	ldr	r2, [r7, #0]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d20c      	bcs.n	8001b48 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b2e:	4b22      	ldr	r3, [pc, #136]	; (8001bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b30:	683a      	ldr	r2, [r7, #0]
 8001b32:	b2d2      	uxtb	r2, r2
 8001b34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b36:	4b20      	ldr	r3, [pc, #128]	; (8001bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 030f 	and.w	r3, r3, #15
 8001b3e:	683a      	ldr	r2, [r7, #0]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d001      	beq.n	8001b48 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b44:	2301      	movs	r3, #1
 8001b46:	e032      	b.n	8001bae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f003 0304 	and.w	r3, r3, #4
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d008      	beq.n	8001b66 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b54:	4b19      	ldr	r3, [pc, #100]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	68db      	ldr	r3, [r3, #12]
 8001b60:	4916      	ldr	r1, [pc, #88]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001b62:	4313      	orrs	r3, r2
 8001b64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f003 0308 	and.w	r3, r3, #8
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d009      	beq.n	8001b86 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b72:	4b12      	ldr	r3, [pc, #72]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	691b      	ldr	r3, [r3, #16]
 8001b7e:	00db      	lsls	r3, r3, #3
 8001b80:	490e      	ldr	r1, [pc, #56]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001b82:	4313      	orrs	r3, r2
 8001b84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b86:	f000 f821 	bl	8001bcc <HAL_RCC_GetSysClockFreq>
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	4b0b      	ldr	r3, [pc, #44]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	091b      	lsrs	r3, r3, #4
 8001b92:	f003 030f 	and.w	r3, r3, #15
 8001b96:	490a      	ldr	r1, [pc, #40]	; (8001bc0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b98:	5ccb      	ldrb	r3, [r1, r3]
 8001b9a:	fa22 f303 	lsr.w	r3, r2, r3
 8001b9e:	4a09      	ldr	r2, [pc, #36]	; (8001bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ba0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001ba2:	4b09      	ldr	r3, [pc, #36]	; (8001bc8 <HAL_RCC_ClockConfig+0x1c8>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7ff f8f0 	bl	8000d8c <HAL_InitTick>

  return HAL_OK;
 8001bac:	2300      	movs	r3, #0
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3710      	adds	r7, #16
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	40023c00 	.word	0x40023c00
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	080078bc 	.word	0x080078bc
 8001bc4:	20000000 	.word	0x20000000
 8001bc8:	20000004 	.word	0x20000004

08001bcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001bd0:	b094      	sub	sp, #80	; 0x50
 8001bd2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	647b      	str	r3, [r7, #68]	; 0x44
 8001bd8:	2300      	movs	r3, #0
 8001bda:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001bdc:	2300      	movs	r3, #0
 8001bde:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001be0:	2300      	movs	r3, #0
 8001be2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001be4:	4b79      	ldr	r3, [pc, #484]	; (8001dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	f003 030c 	and.w	r3, r3, #12
 8001bec:	2b08      	cmp	r3, #8
 8001bee:	d00d      	beq.n	8001c0c <HAL_RCC_GetSysClockFreq+0x40>
 8001bf0:	2b08      	cmp	r3, #8
 8001bf2:	f200 80e1 	bhi.w	8001db8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d002      	beq.n	8001c00 <HAL_RCC_GetSysClockFreq+0x34>
 8001bfa:	2b04      	cmp	r3, #4
 8001bfc:	d003      	beq.n	8001c06 <HAL_RCC_GetSysClockFreq+0x3a>
 8001bfe:	e0db      	b.n	8001db8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c00:	4b73      	ldr	r3, [pc, #460]	; (8001dd0 <HAL_RCC_GetSysClockFreq+0x204>)
 8001c02:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001c04:	e0db      	b.n	8001dbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c06:	4b73      	ldr	r3, [pc, #460]	; (8001dd4 <HAL_RCC_GetSysClockFreq+0x208>)
 8001c08:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001c0a:	e0d8      	b.n	8001dbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c0c:	4b6f      	ldr	r3, [pc, #444]	; (8001dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c14:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c16:	4b6d      	ldr	r3, [pc, #436]	; (8001dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d063      	beq.n	8001cea <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c22:	4b6a      	ldr	r3, [pc, #424]	; (8001dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	099b      	lsrs	r3, r3, #6
 8001c28:	2200      	movs	r2, #0
 8001c2a:	63bb      	str	r3, [r7, #56]	; 0x38
 8001c2c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c34:	633b      	str	r3, [r7, #48]	; 0x30
 8001c36:	2300      	movs	r3, #0
 8001c38:	637b      	str	r3, [r7, #52]	; 0x34
 8001c3a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001c3e:	4622      	mov	r2, r4
 8001c40:	462b      	mov	r3, r5
 8001c42:	f04f 0000 	mov.w	r0, #0
 8001c46:	f04f 0100 	mov.w	r1, #0
 8001c4a:	0159      	lsls	r1, r3, #5
 8001c4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c50:	0150      	lsls	r0, r2, #5
 8001c52:	4602      	mov	r2, r0
 8001c54:	460b      	mov	r3, r1
 8001c56:	4621      	mov	r1, r4
 8001c58:	1a51      	subs	r1, r2, r1
 8001c5a:	6139      	str	r1, [r7, #16]
 8001c5c:	4629      	mov	r1, r5
 8001c5e:	eb63 0301 	sbc.w	r3, r3, r1
 8001c62:	617b      	str	r3, [r7, #20]
 8001c64:	f04f 0200 	mov.w	r2, #0
 8001c68:	f04f 0300 	mov.w	r3, #0
 8001c6c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001c70:	4659      	mov	r1, fp
 8001c72:	018b      	lsls	r3, r1, #6
 8001c74:	4651      	mov	r1, sl
 8001c76:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c7a:	4651      	mov	r1, sl
 8001c7c:	018a      	lsls	r2, r1, #6
 8001c7e:	4651      	mov	r1, sl
 8001c80:	ebb2 0801 	subs.w	r8, r2, r1
 8001c84:	4659      	mov	r1, fp
 8001c86:	eb63 0901 	sbc.w	r9, r3, r1
 8001c8a:	f04f 0200 	mov.w	r2, #0
 8001c8e:	f04f 0300 	mov.w	r3, #0
 8001c92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c9e:	4690      	mov	r8, r2
 8001ca0:	4699      	mov	r9, r3
 8001ca2:	4623      	mov	r3, r4
 8001ca4:	eb18 0303 	adds.w	r3, r8, r3
 8001ca8:	60bb      	str	r3, [r7, #8]
 8001caa:	462b      	mov	r3, r5
 8001cac:	eb49 0303 	adc.w	r3, r9, r3
 8001cb0:	60fb      	str	r3, [r7, #12]
 8001cb2:	f04f 0200 	mov.w	r2, #0
 8001cb6:	f04f 0300 	mov.w	r3, #0
 8001cba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001cbe:	4629      	mov	r1, r5
 8001cc0:	024b      	lsls	r3, r1, #9
 8001cc2:	4621      	mov	r1, r4
 8001cc4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001cc8:	4621      	mov	r1, r4
 8001cca:	024a      	lsls	r2, r1, #9
 8001ccc:	4610      	mov	r0, r2
 8001cce:	4619      	mov	r1, r3
 8001cd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	62bb      	str	r3, [r7, #40]	; 0x28
 8001cd6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001cd8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001cdc:	f7fe fb28 	bl	8000330 <__aeabi_uldivmod>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	4613      	mov	r3, r2
 8001ce6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ce8:	e058      	b.n	8001d9c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cea:	4b38      	ldr	r3, [pc, #224]	; (8001dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	099b      	lsrs	r3, r3, #6
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	4611      	mov	r1, r2
 8001cf6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001cfa:	623b      	str	r3, [r7, #32]
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	627b      	str	r3, [r7, #36]	; 0x24
 8001d00:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001d04:	4642      	mov	r2, r8
 8001d06:	464b      	mov	r3, r9
 8001d08:	f04f 0000 	mov.w	r0, #0
 8001d0c:	f04f 0100 	mov.w	r1, #0
 8001d10:	0159      	lsls	r1, r3, #5
 8001d12:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d16:	0150      	lsls	r0, r2, #5
 8001d18:	4602      	mov	r2, r0
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	4641      	mov	r1, r8
 8001d1e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001d22:	4649      	mov	r1, r9
 8001d24:	eb63 0b01 	sbc.w	fp, r3, r1
 8001d28:	f04f 0200 	mov.w	r2, #0
 8001d2c:	f04f 0300 	mov.w	r3, #0
 8001d30:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001d34:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001d38:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001d3c:	ebb2 040a 	subs.w	r4, r2, sl
 8001d40:	eb63 050b 	sbc.w	r5, r3, fp
 8001d44:	f04f 0200 	mov.w	r2, #0
 8001d48:	f04f 0300 	mov.w	r3, #0
 8001d4c:	00eb      	lsls	r3, r5, #3
 8001d4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d52:	00e2      	lsls	r2, r4, #3
 8001d54:	4614      	mov	r4, r2
 8001d56:	461d      	mov	r5, r3
 8001d58:	4643      	mov	r3, r8
 8001d5a:	18e3      	adds	r3, r4, r3
 8001d5c:	603b      	str	r3, [r7, #0]
 8001d5e:	464b      	mov	r3, r9
 8001d60:	eb45 0303 	adc.w	r3, r5, r3
 8001d64:	607b      	str	r3, [r7, #4]
 8001d66:	f04f 0200 	mov.w	r2, #0
 8001d6a:	f04f 0300 	mov.w	r3, #0
 8001d6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d72:	4629      	mov	r1, r5
 8001d74:	028b      	lsls	r3, r1, #10
 8001d76:	4621      	mov	r1, r4
 8001d78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d7c:	4621      	mov	r1, r4
 8001d7e:	028a      	lsls	r2, r1, #10
 8001d80:	4610      	mov	r0, r2
 8001d82:	4619      	mov	r1, r3
 8001d84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d86:	2200      	movs	r2, #0
 8001d88:	61bb      	str	r3, [r7, #24]
 8001d8a:	61fa      	str	r2, [r7, #28]
 8001d8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d90:	f7fe face 	bl	8000330 <__aeabi_uldivmod>
 8001d94:	4602      	mov	r2, r0
 8001d96:	460b      	mov	r3, r1
 8001d98:	4613      	mov	r3, r2
 8001d9a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d9c:	4b0b      	ldr	r3, [pc, #44]	; (8001dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	0c1b      	lsrs	r3, r3, #16
 8001da2:	f003 0303 	and.w	r3, r3, #3
 8001da6:	3301      	adds	r3, #1
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001dac:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001dae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001db4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001db6:	e002      	b.n	8001dbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001db8:	4b05      	ldr	r3, [pc, #20]	; (8001dd0 <HAL_RCC_GetSysClockFreq+0x204>)
 8001dba:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001dbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001dbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3750      	adds	r7, #80	; 0x50
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001dca:	bf00      	nop
 8001dcc:	40023800 	.word	0x40023800
 8001dd0:	00f42400 	.word	0x00f42400
 8001dd4:	007a1200 	.word	0x007a1200

08001dd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ddc:	4b03      	ldr	r3, [pc, #12]	; (8001dec <HAL_RCC_GetHCLKFreq+0x14>)
 8001dde:	681b      	ldr	r3, [r3, #0]
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	20000000 	.word	0x20000000

08001df0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001df4:	f7ff fff0 	bl	8001dd8 <HAL_RCC_GetHCLKFreq>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	4b05      	ldr	r3, [pc, #20]	; (8001e10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	0a9b      	lsrs	r3, r3, #10
 8001e00:	f003 0307 	and.w	r3, r3, #7
 8001e04:	4903      	ldr	r1, [pc, #12]	; (8001e14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e06:	5ccb      	ldrb	r3, [r1, r3]
 8001e08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	40023800 	.word	0x40023800
 8001e14:	080078cc 	.word	0x080078cc

08001e18 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	220f      	movs	r2, #15
 8001e26:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001e28:	4b12      	ldr	r3, [pc, #72]	; (8001e74 <HAL_RCC_GetClockConfig+0x5c>)
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	f003 0203 	and.w	r2, r3, #3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001e34:	4b0f      	ldr	r3, [pc, #60]	; (8001e74 <HAL_RCC_GetClockConfig+0x5c>)
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001e40:	4b0c      	ldr	r3, [pc, #48]	; (8001e74 <HAL_RCC_GetClockConfig+0x5c>)
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001e4c:	4b09      	ldr	r3, [pc, #36]	; (8001e74 <HAL_RCC_GetClockConfig+0x5c>)
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	08db      	lsrs	r3, r3, #3
 8001e52:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001e5a:	4b07      	ldr	r3, [pc, #28]	; (8001e78 <HAL_RCC_GetClockConfig+0x60>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 020f 	and.w	r2, r3, #15
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	601a      	str	r2, [r3, #0]
}
 8001e66:	bf00      	nop
 8001e68:	370c      	adds	r7, #12
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	40023800 	.word	0x40023800
 8001e78:	40023c00 	.word	0x40023c00

08001e7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d101      	bne.n	8001e8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e041      	b.n	8001f12 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d106      	bne.n	8001ea8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f000 f839 	bl	8001f1a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2202      	movs	r2, #2
 8001eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	3304      	adds	r3, #4
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4610      	mov	r0, r2
 8001ebc:	f000 f9d8 	bl	8002270 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2201      	movs	r2, #1
 8001eec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2201      	movs	r2, #1
 8001efc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2201      	movs	r2, #1
 8001f04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001f1a:	b480      	push	{r7}
 8001f1c:	b083      	sub	sp, #12
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001f22:	bf00      	nop
 8001f24:	370c      	adds	r7, #12
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
	...

08001f30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d001      	beq.n	8001f48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	e04e      	b.n	8001fe6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2202      	movs	r2, #2
 8001f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	68da      	ldr	r2, [r3, #12]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f042 0201 	orr.w	r2, r2, #1
 8001f5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a23      	ldr	r2, [pc, #140]	; (8001ff4 <HAL_TIM_Base_Start_IT+0xc4>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d022      	beq.n	8001fb0 <HAL_TIM_Base_Start_IT+0x80>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f72:	d01d      	beq.n	8001fb0 <HAL_TIM_Base_Start_IT+0x80>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a1f      	ldr	r2, [pc, #124]	; (8001ff8 <HAL_TIM_Base_Start_IT+0xc8>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d018      	beq.n	8001fb0 <HAL_TIM_Base_Start_IT+0x80>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a1e      	ldr	r2, [pc, #120]	; (8001ffc <HAL_TIM_Base_Start_IT+0xcc>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d013      	beq.n	8001fb0 <HAL_TIM_Base_Start_IT+0x80>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a1c      	ldr	r2, [pc, #112]	; (8002000 <HAL_TIM_Base_Start_IT+0xd0>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d00e      	beq.n	8001fb0 <HAL_TIM_Base_Start_IT+0x80>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a1b      	ldr	r2, [pc, #108]	; (8002004 <HAL_TIM_Base_Start_IT+0xd4>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d009      	beq.n	8001fb0 <HAL_TIM_Base_Start_IT+0x80>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a19      	ldr	r2, [pc, #100]	; (8002008 <HAL_TIM_Base_Start_IT+0xd8>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d004      	beq.n	8001fb0 <HAL_TIM_Base_Start_IT+0x80>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a18      	ldr	r2, [pc, #96]	; (800200c <HAL_TIM_Base_Start_IT+0xdc>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d111      	bne.n	8001fd4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	f003 0307 	and.w	r3, r3, #7
 8001fba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	2b06      	cmp	r3, #6
 8001fc0:	d010      	beq.n	8001fe4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f042 0201 	orr.w	r2, r2, #1
 8001fd0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fd2:	e007      	b.n	8001fe4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f042 0201 	orr.w	r2, r2, #1
 8001fe2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001fe4:	2300      	movs	r3, #0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3714      	adds	r7, #20
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	40010000 	.word	0x40010000
 8001ff8:	40000400 	.word	0x40000400
 8001ffc:	40000800 	.word	0x40000800
 8002000:	40000c00 	.word	0x40000c00
 8002004:	40010400 	.word	0x40010400
 8002008:	40014000 	.word	0x40014000
 800200c:	40001800 	.word	0x40001800

08002010 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	691b      	ldr	r3, [r3, #16]
 800201e:	f003 0302 	and.w	r3, r3, #2
 8002022:	2b02      	cmp	r3, #2
 8002024:	d122      	bne.n	800206c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	2b02      	cmp	r3, #2
 8002032:	d11b      	bne.n	800206c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f06f 0202 	mvn.w	r2, #2
 800203c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2201      	movs	r2, #1
 8002042:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	699b      	ldr	r3, [r3, #24]
 800204a:	f003 0303 	and.w	r3, r3, #3
 800204e:	2b00      	cmp	r3, #0
 8002050:	d003      	beq.n	800205a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 f8ee 	bl	8002234 <HAL_TIM_IC_CaptureCallback>
 8002058:	e005      	b.n	8002066 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f000 f8e0 	bl	8002220 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	f000 f8f1 	bl	8002248 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	691b      	ldr	r3, [r3, #16]
 8002072:	f003 0304 	and.w	r3, r3, #4
 8002076:	2b04      	cmp	r3, #4
 8002078:	d122      	bne.n	80020c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	f003 0304 	and.w	r3, r3, #4
 8002084:	2b04      	cmp	r3, #4
 8002086:	d11b      	bne.n	80020c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f06f 0204 	mvn.w	r2, #4
 8002090:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2202      	movs	r2, #2
 8002096:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	699b      	ldr	r3, [r3, #24]
 800209e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d003      	beq.n	80020ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f000 f8c4 	bl	8002234 <HAL_TIM_IC_CaptureCallback>
 80020ac:	e005      	b.n	80020ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f000 f8b6 	bl	8002220 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f000 f8c7 	bl	8002248 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2200      	movs	r2, #0
 80020be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	691b      	ldr	r3, [r3, #16]
 80020c6:	f003 0308 	and.w	r3, r3, #8
 80020ca:	2b08      	cmp	r3, #8
 80020cc:	d122      	bne.n	8002114 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	f003 0308 	and.w	r3, r3, #8
 80020d8:	2b08      	cmp	r3, #8
 80020da:	d11b      	bne.n	8002114 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f06f 0208 	mvn.w	r2, #8
 80020e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2204      	movs	r2, #4
 80020ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	69db      	ldr	r3, [r3, #28]
 80020f2:	f003 0303 	and.w	r3, r3, #3
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d003      	beq.n	8002102 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f000 f89a 	bl	8002234 <HAL_TIM_IC_CaptureCallback>
 8002100:	e005      	b.n	800210e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f000 f88c 	bl	8002220 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002108:	6878      	ldr	r0, [r7, #4]
 800210a:	f000 f89d 	bl	8002248 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2200      	movs	r2, #0
 8002112:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	691b      	ldr	r3, [r3, #16]
 800211a:	f003 0310 	and.w	r3, r3, #16
 800211e:	2b10      	cmp	r3, #16
 8002120:	d122      	bne.n	8002168 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	f003 0310 	and.w	r3, r3, #16
 800212c:	2b10      	cmp	r3, #16
 800212e:	d11b      	bne.n	8002168 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f06f 0210 	mvn.w	r2, #16
 8002138:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2208      	movs	r2, #8
 800213e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	69db      	ldr	r3, [r3, #28]
 8002146:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800214a:	2b00      	cmp	r3, #0
 800214c:	d003      	beq.n	8002156 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f000 f870 	bl	8002234 <HAL_TIM_IC_CaptureCallback>
 8002154:	e005      	b.n	8002162 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f000 f862 	bl	8002220 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	f000 f873 	bl	8002248 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	691b      	ldr	r3, [r3, #16]
 800216e:	f003 0301 	and.w	r3, r3, #1
 8002172:	2b01      	cmp	r3, #1
 8002174:	d10e      	bne.n	8002194 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	f003 0301 	and.w	r3, r3, #1
 8002180:	2b01      	cmp	r3, #1
 8002182:	d107      	bne.n	8002194 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f06f 0201 	mvn.w	r2, #1
 800218c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f7fe fdbc 	bl	8000d0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800219e:	2b80      	cmp	r3, #128	; 0x80
 80021a0:	d10e      	bne.n	80021c0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021ac:	2b80      	cmp	r3, #128	; 0x80
 80021ae:	d107      	bne.n	80021c0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80021b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f000 f902 	bl	80023c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	691b      	ldr	r3, [r3, #16]
 80021c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021ca:	2b40      	cmp	r3, #64	; 0x40
 80021cc:	d10e      	bne.n	80021ec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021d8:	2b40      	cmp	r3, #64	; 0x40
 80021da:	d107      	bne.n	80021ec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80021e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f000 f838 	bl	800225c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	f003 0320 	and.w	r3, r3, #32
 80021f6:	2b20      	cmp	r3, #32
 80021f8:	d10e      	bne.n	8002218 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	f003 0320 	and.w	r3, r3, #32
 8002204:	2b20      	cmp	r3, #32
 8002206:	d107      	bne.n	8002218 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f06f 0220 	mvn.w	r2, #32
 8002210:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f000 f8cc 	bl	80023b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002218:	bf00      	nop
 800221a:	3708      	adds	r7, #8
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}

08002220 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002228:	bf00      	nop
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800223c:	bf00      	nop
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002250:	bf00      	nop
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr

0800225c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002264:	bf00      	nop
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002270:	b480      	push	{r7}
 8002272:	b085      	sub	sp, #20
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4a40      	ldr	r2, [pc, #256]	; (8002384 <TIM_Base_SetConfig+0x114>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d013      	beq.n	80022b0 <TIM_Base_SetConfig+0x40>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800228e:	d00f      	beq.n	80022b0 <TIM_Base_SetConfig+0x40>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	4a3d      	ldr	r2, [pc, #244]	; (8002388 <TIM_Base_SetConfig+0x118>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d00b      	beq.n	80022b0 <TIM_Base_SetConfig+0x40>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	4a3c      	ldr	r2, [pc, #240]	; (800238c <TIM_Base_SetConfig+0x11c>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d007      	beq.n	80022b0 <TIM_Base_SetConfig+0x40>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	4a3b      	ldr	r2, [pc, #236]	; (8002390 <TIM_Base_SetConfig+0x120>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d003      	beq.n	80022b0 <TIM_Base_SetConfig+0x40>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	4a3a      	ldr	r2, [pc, #232]	; (8002394 <TIM_Base_SetConfig+0x124>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d108      	bne.n	80022c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	68fa      	ldr	r2, [r7, #12]
 80022be:	4313      	orrs	r3, r2
 80022c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4a2f      	ldr	r2, [pc, #188]	; (8002384 <TIM_Base_SetConfig+0x114>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d02b      	beq.n	8002322 <TIM_Base_SetConfig+0xb2>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022d0:	d027      	beq.n	8002322 <TIM_Base_SetConfig+0xb2>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4a2c      	ldr	r2, [pc, #176]	; (8002388 <TIM_Base_SetConfig+0x118>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d023      	beq.n	8002322 <TIM_Base_SetConfig+0xb2>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a2b      	ldr	r2, [pc, #172]	; (800238c <TIM_Base_SetConfig+0x11c>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d01f      	beq.n	8002322 <TIM_Base_SetConfig+0xb2>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a2a      	ldr	r2, [pc, #168]	; (8002390 <TIM_Base_SetConfig+0x120>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d01b      	beq.n	8002322 <TIM_Base_SetConfig+0xb2>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4a29      	ldr	r2, [pc, #164]	; (8002394 <TIM_Base_SetConfig+0x124>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d017      	beq.n	8002322 <TIM_Base_SetConfig+0xb2>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4a28      	ldr	r2, [pc, #160]	; (8002398 <TIM_Base_SetConfig+0x128>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d013      	beq.n	8002322 <TIM_Base_SetConfig+0xb2>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4a27      	ldr	r2, [pc, #156]	; (800239c <TIM_Base_SetConfig+0x12c>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d00f      	beq.n	8002322 <TIM_Base_SetConfig+0xb2>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4a26      	ldr	r2, [pc, #152]	; (80023a0 <TIM_Base_SetConfig+0x130>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d00b      	beq.n	8002322 <TIM_Base_SetConfig+0xb2>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4a25      	ldr	r2, [pc, #148]	; (80023a4 <TIM_Base_SetConfig+0x134>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d007      	beq.n	8002322 <TIM_Base_SetConfig+0xb2>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4a24      	ldr	r2, [pc, #144]	; (80023a8 <TIM_Base_SetConfig+0x138>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d003      	beq.n	8002322 <TIM_Base_SetConfig+0xb2>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4a23      	ldr	r2, [pc, #140]	; (80023ac <TIM_Base_SetConfig+0x13c>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d108      	bne.n	8002334 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002328:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	68db      	ldr	r3, [r3, #12]
 800232e:	68fa      	ldr	r2, [r7, #12]
 8002330:	4313      	orrs	r3, r2
 8002332:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	695b      	ldr	r3, [r3, #20]
 800233e:	4313      	orrs	r3, r2
 8002340:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	68fa      	ldr	r2, [r7, #12]
 8002346:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	689a      	ldr	r2, [r3, #8]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4a0a      	ldr	r2, [pc, #40]	; (8002384 <TIM_Base_SetConfig+0x114>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d003      	beq.n	8002368 <TIM_Base_SetConfig+0xf8>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	4a0c      	ldr	r2, [pc, #48]	; (8002394 <TIM_Base_SetConfig+0x124>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d103      	bne.n	8002370 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	691a      	ldr	r2, [r3, #16]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	615a      	str	r2, [r3, #20]
}
 8002376:	bf00      	nop
 8002378:	3714      	adds	r7, #20
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	40010000 	.word	0x40010000
 8002388:	40000400 	.word	0x40000400
 800238c:	40000800 	.word	0x40000800
 8002390:	40000c00 	.word	0x40000c00
 8002394:	40010400 	.word	0x40010400
 8002398:	40014000 	.word	0x40014000
 800239c:	40014400 	.word	0x40014400
 80023a0:	40014800 	.word	0x40014800
 80023a4:	40001800 	.word	0x40001800
 80023a8:	40001c00 	.word	0x40001c00
 80023ac:	40002000 	.word	0x40002000

080023b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80023b8:	bf00      	nop
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80023cc:	bf00      	nop
 80023ce:	370c      	adds	r7, #12
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80023d8:	b480      	push	{r7}
 80023da:	b083      	sub	sp, #12
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f103 0208 	add.w	r2, r3, #8
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	f04f 32ff 	mov.w	r2, #4294967295
 80023f0:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	f103 0208 	add.w	r2, r3, #8
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f103 0208 	add.w	r2, r3, #8
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800240c:	bf00      	nop
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002426:	bf00      	nop
 8002428:	370c      	adds	r7, #12
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr

08002432 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8002432:	b480      	push	{r7}
 8002434:	b085      	sub	sp, #20
 8002436:	af00      	add	r7, sp, #0
 8002438:	6078      	str	r0, [r7, #4]
 800243a:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	68fa      	ldr	r2, [r7, #12]
 8002446:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	689a      	ldr	r2, [r3, #8]
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	683a      	ldr	r2, [r7, #0]
 8002456:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	683a      	ldr	r2, [r7, #0]
 800245c:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	1c5a      	adds	r2, r3, #1
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	601a      	str	r2, [r3, #0]
}
 800246e:	bf00      	nop
 8002470:	3714      	adds	r7, #20
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr

0800247a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800247a:	b480      	push	{r7}
 800247c:	b085      	sub	sp, #20
 800247e:	af00      	add	r7, sp, #0
 8002480:	6078      	str	r0, [r7, #4]
 8002482:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002490:	d103      	bne.n	800249a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	691b      	ldr	r3, [r3, #16]
 8002496:	60fb      	str	r3, [r7, #12]
 8002498:	e00c      	b.n	80024b4 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	3308      	adds	r3, #8
 800249e:	60fb      	str	r3, [r7, #12]
 80024a0:	e002      	b.n	80024a8 <vListInsert+0x2e>
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	60fb      	str	r3, [r7, #12]
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	68ba      	ldr	r2, [r7, #8]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d2f6      	bcs.n	80024a2 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	685a      	ldr	r2, [r3, #4]
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	683a      	ldr	r2, [r7, #0]
 80024c2:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	68fa      	ldr	r2, [r7, #12]
 80024c8:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	683a      	ldr	r2, [r7, #0]
 80024ce:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	1c5a      	adds	r2, r3, #1
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	601a      	str	r2, [r3, #0]
}
 80024e0:	bf00      	nop
 80024e2:	3714      	adds	r7, #20
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr

080024ec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80024ec:	b480      	push	{r7}
 80024ee:	b085      	sub	sp, #20
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	691b      	ldr	r3, [r3, #16]
 80024f8:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	6892      	ldr	r2, [r2, #8]
 8002502:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	687a      	ldr	r2, [r7, #4]
 800250a:	6852      	ldr	r2, [r2, #4]
 800250c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	687a      	ldr	r2, [r7, #4]
 8002514:	429a      	cmp	r2, r3
 8002516:	d103      	bne.n	8002520 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	689a      	ldr	r2, [r3, #8]
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	1e5a      	subs	r2, r3, #1
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
}
 8002534:	4618      	mov	r0, r3
 8002536:	3714      	adds	r7, #20
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d10a      	bne.n	800256a <xQueueGenericReset+0x2a>
        __asm volatile
 8002554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002558:	f383 8811 	msr	BASEPRI, r3
 800255c:	f3bf 8f6f 	isb	sy
 8002560:	f3bf 8f4f 	dsb	sy
 8002564:	60bb      	str	r3, [r7, #8]
    }
 8002566:	bf00      	nop
 8002568:	e7fe      	b.n	8002568 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 800256a:	f002 f853 	bl	8004614 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002576:	68f9      	ldr	r1, [r7, #12]
 8002578:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800257a:	fb01 f303 	mul.w	r3, r1, r3
 800257e:	441a      	add	r2, r3
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2200      	movs	r2, #0
 8002588:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800259a:	3b01      	subs	r3, #1
 800259c:	68f9      	ldr	r1, [r7, #12]
 800259e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80025a0:	fb01 f303 	mul.w	r3, r1, r3
 80025a4:	441a      	add	r2, r3
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	22ff      	movs	r2, #255	; 0xff
 80025ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	22ff      	movs	r2, #255	; 0xff
 80025b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d109      	bne.n	80025d4 <xQueueGenericReset+0x94>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	691b      	ldr	r3, [r3, #16]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d00f      	beq.n	80025e8 <xQueueGenericReset+0xa8>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	3310      	adds	r3, #16
 80025cc:	4618      	mov	r0, r3
 80025ce:	f001 f8b3 	bl	8003738 <xTaskRemoveFromEventList>
 80025d2:	e009      	b.n	80025e8 <xQueueGenericReset+0xa8>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	3310      	adds	r3, #16
 80025d8:	4618      	mov	r0, r3
 80025da:	f7ff fefd 	bl	80023d8 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	3324      	adds	r3, #36	; 0x24
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7ff fef8 	bl	80023d8 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 80025e8:	f002 f844 	bl	8004674 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 80025ec:	2301      	movs	r3, #1
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3710      	adds	r7, #16
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}

080025f6 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80025f6:	b580      	push	{r7, lr}
 80025f8:	b08c      	sub	sp, #48	; 0x30
 80025fa:	af02      	add	r7, sp, #8
 80025fc:	60f8      	str	r0, [r7, #12]
 80025fe:	60b9      	str	r1, [r7, #8]
 8002600:	4613      	mov	r3, r2
 8002602:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d10a      	bne.n	8002620 <xQueueGenericCreate+0x2a>
        __asm volatile
 800260a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800260e:	f383 8811 	msr	BASEPRI, r3
 8002612:	f3bf 8f6f 	isb	sy
 8002616:	f3bf 8f4f 	dsb	sy
 800261a:	61bb      	str	r3, [r7, #24]
    }
 800261c:	bf00      	nop
 800261e:	e7fe      	b.n	800261e <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	68ba      	ldr	r2, [r7, #8]
 8002624:	fb02 f303 	mul.w	r3, r2, r3
 8002628:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d006      	beq.n	800263e <xQueueGenericCreate+0x48>
 8002630:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	fbb2 f3f3 	udiv	r3, r2, r3
 8002638:	68fa      	ldr	r2, [r7, #12]
 800263a:	429a      	cmp	r2, r3
 800263c:	d101      	bne.n	8002642 <xQueueGenericCreate+0x4c>
 800263e:	2301      	movs	r3, #1
 8002640:	e000      	b.n	8002644 <xQueueGenericCreate+0x4e>
 8002642:	2300      	movs	r3, #0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d10a      	bne.n	800265e <xQueueGenericCreate+0x68>
        __asm volatile
 8002648:	f04f 0350 	mov.w	r3, #80	; 0x50
 800264c:	f383 8811 	msr	BASEPRI, r3
 8002650:	f3bf 8f6f 	isb	sy
 8002654:	f3bf 8f4f 	dsb	sy
 8002658:	617b      	str	r3, [r7, #20]
    }
 800265a:	bf00      	nop
 800265c:	e7fe      	b.n	800265c <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 800265e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002660:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8002664:	d90a      	bls.n	800267c <xQueueGenericCreate+0x86>
        __asm volatile
 8002666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800266a:	f383 8811 	msr	BASEPRI, r3
 800266e:	f3bf 8f6f 	isb	sy
 8002672:	f3bf 8f4f 	dsb	sy
 8002676:	613b      	str	r3, [r7, #16]
    }
 8002678:	bf00      	nop
 800267a:	e7fe      	b.n	800267a <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800267c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800267e:	3350      	adds	r3, #80	; 0x50
 8002680:	4618      	mov	r0, r3
 8002682:	f002 f8f3 	bl	800486c <pvPortMalloc>
 8002686:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8002688:	6a3b      	ldr	r3, [r7, #32]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d00d      	beq.n	80026aa <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800268e:	6a3b      	ldr	r3, [r7, #32]
 8002690:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	3350      	adds	r3, #80	; 0x50
 8002696:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002698:	79fa      	ldrb	r2, [r7, #7]
 800269a:	6a3b      	ldr	r3, [r7, #32]
 800269c:	9300      	str	r3, [sp, #0]
 800269e:	4613      	mov	r3, r2
 80026a0:	69fa      	ldr	r2, [r7, #28]
 80026a2:	68b9      	ldr	r1, [r7, #8]
 80026a4:	68f8      	ldr	r0, [r7, #12]
 80026a6:	f000 f805 	bl	80026b4 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80026aa:	6a3b      	ldr	r3, [r7, #32]
    }
 80026ac:	4618      	mov	r0, r3
 80026ae:	3728      	adds	r7, #40	; 0x28
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}

080026b4 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	60f8      	str	r0, [r7, #12]
 80026bc:	60b9      	str	r1, [r7, #8]
 80026be:	607a      	str	r2, [r7, #4]
 80026c0:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d103      	bne.n	80026d0 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	69ba      	ldr	r2, [r7, #24]
 80026cc:	601a      	str	r2, [r3, #0]
 80026ce:	e002      	b.n	80026d6 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80026d0:	69bb      	ldr	r3, [r7, #24]
 80026d2:	687a      	ldr	r2, [r7, #4]
 80026d4:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	68fa      	ldr	r2, [r7, #12]
 80026da:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	68ba      	ldr	r2, [r7, #8]
 80026e0:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80026e2:	2101      	movs	r1, #1
 80026e4:	69b8      	ldr	r0, [r7, #24]
 80026e6:	f7ff ff2b 	bl	8002540 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	78fa      	ldrb	r2, [r7, #3]
 80026ee:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 80026f2:	78fb      	ldrb	r3, [r7, #3]
 80026f4:	68ba      	ldr	r2, [r7, #8]
 80026f6:	68f9      	ldr	r1, [r7, #12]
 80026f8:	2073      	movs	r0, #115	; 0x73
 80026fa:	f003 fc87 	bl	800600c <SEGGER_SYSVIEW_RecordU32x3>
}
 80026fe:	bf00      	nop
 8002700:	3710      	adds	r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
	...

08002708 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b090      	sub	sp, #64	; 0x40
 800270c:	af02      	add	r7, sp, #8
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	60b9      	str	r1, [r7, #8]
 8002712:	607a      	str	r2, [r7, #4]
 8002714:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002716:	2300      	movs	r3, #0
 8002718:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 800271e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002720:	2b00      	cmp	r3, #0
 8002722:	d10a      	bne.n	800273a <xQueueGenericSend+0x32>
        __asm volatile
 8002724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002728:	f383 8811 	msr	BASEPRI, r3
 800272c:	f3bf 8f6f 	isb	sy
 8002730:	f3bf 8f4f 	dsb	sy
 8002734:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8002736:	bf00      	nop
 8002738:	e7fe      	b.n	8002738 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d103      	bne.n	8002748 <xQueueGenericSend+0x40>
 8002740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002744:	2b00      	cmp	r3, #0
 8002746:	d101      	bne.n	800274c <xQueueGenericSend+0x44>
 8002748:	2301      	movs	r3, #1
 800274a:	e000      	b.n	800274e <xQueueGenericSend+0x46>
 800274c:	2300      	movs	r3, #0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d10a      	bne.n	8002768 <xQueueGenericSend+0x60>
        __asm volatile
 8002752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002756:	f383 8811 	msr	BASEPRI, r3
 800275a:	f3bf 8f6f 	isb	sy
 800275e:	f3bf 8f4f 	dsb	sy
 8002762:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8002764:	bf00      	nop
 8002766:	e7fe      	b.n	8002766 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	2b02      	cmp	r3, #2
 800276c:	d103      	bne.n	8002776 <xQueueGenericSend+0x6e>
 800276e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002770:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002772:	2b01      	cmp	r3, #1
 8002774:	d101      	bne.n	800277a <xQueueGenericSend+0x72>
 8002776:	2301      	movs	r3, #1
 8002778:	e000      	b.n	800277c <xQueueGenericSend+0x74>
 800277a:	2300      	movs	r3, #0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d10a      	bne.n	8002796 <xQueueGenericSend+0x8e>
        __asm volatile
 8002780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002784:	f383 8811 	msr	BASEPRI, r3
 8002788:	f3bf 8f6f 	isb	sy
 800278c:	f3bf 8f4f 	dsb	sy
 8002790:	623b      	str	r3, [r7, #32]
    }
 8002792:	bf00      	nop
 8002794:	e7fe      	b.n	8002794 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002796:	f001 f969 	bl	8003a6c <xTaskGetSchedulerState>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d102      	bne.n	80027a6 <xQueueGenericSend+0x9e>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d101      	bne.n	80027aa <xQueueGenericSend+0xa2>
 80027a6:	2301      	movs	r3, #1
 80027a8:	e000      	b.n	80027ac <xQueueGenericSend+0xa4>
 80027aa:	2300      	movs	r3, #0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d10a      	bne.n	80027c6 <xQueueGenericSend+0xbe>
        __asm volatile
 80027b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027b4:	f383 8811 	msr	BASEPRI, r3
 80027b8:	f3bf 8f6f 	isb	sy
 80027bc:	f3bf 8f4f 	dsb	sy
 80027c0:	61fb      	str	r3, [r7, #28]
    }
 80027c2:	bf00      	nop
 80027c4:	e7fe      	b.n	80027c4 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80027c6:	f001 ff25 	bl	8004614 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80027ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80027ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027d2:	429a      	cmp	r2, r3
 80027d4:	d302      	bcc.n	80027dc <xQueueGenericSend+0xd4>
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	2b02      	cmp	r3, #2
 80027da:	d11f      	bne.n	800281c <xQueueGenericSend+0x114>
            {
                traceQUEUE_SEND( pxQueue );
 80027dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027de:	4618      	mov	r0, r3
 80027e0:	f004 f9a0 	bl	8006b24 <SEGGER_SYSVIEW_ShrinkId>
 80027e4:	68ba      	ldr	r2, [r7, #8]
 80027e6:	6879      	ldr	r1, [r7, #4]
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	9300      	str	r3, [sp, #0]
 80027ec:	460b      	mov	r3, r1
 80027ee:	4601      	mov	r1, r0
 80027f0:	205a      	movs	r0, #90	; 0x5a
 80027f2:	f003 fc81 	bl	80060f8 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80027f6:	683a      	ldr	r2, [r7, #0]
 80027f8:	68b9      	ldr	r1, [r7, #8]
 80027fa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80027fc:	f000 fa56 	bl	8002cac <prvCopyDataToQueue>
 8002800:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002806:	2b00      	cmp	r3, #0
 8002808:	d004      	beq.n	8002814 <xQueueGenericSend+0x10c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800280a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800280c:	3324      	adds	r3, #36	; 0x24
 800280e:	4618      	mov	r0, r3
 8002810:	f000 ff92 	bl	8003738 <xTaskRemoveFromEventList>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8002814:	f001 ff2e 	bl	8004674 <vPortExitCritical>
                return pdPASS;
 8002818:	2301      	movs	r3, #1
 800281a:	e07d      	b.n	8002918 <xQueueGenericSend+0x210>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d110      	bne.n	8002844 <xQueueGenericSend+0x13c>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002822:	f001 ff27 	bl	8004674 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 8002826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002828:	4618      	mov	r0, r3
 800282a:	f004 f97b 	bl	8006b24 <SEGGER_SYSVIEW_ShrinkId>
 800282e:	68ba      	ldr	r2, [r7, #8]
 8002830:	6879      	ldr	r1, [r7, #4]
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	9300      	str	r3, [sp, #0]
 8002836:	460b      	mov	r3, r1
 8002838:	4601      	mov	r1, r0
 800283a:	205a      	movs	r0, #90	; 0x5a
 800283c:	f003 fc5c 	bl	80060f8 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 8002840:	2300      	movs	r3, #0
 8002842:	e069      	b.n	8002918 <xQueueGenericSend+0x210>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002844:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002846:	2b00      	cmp	r3, #0
 8002848:	d106      	bne.n	8002858 <xQueueGenericSend+0x150>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800284a:	f107 0314 	add.w	r3, r7, #20
 800284e:	4618      	mov	r0, r3
 8002850:	f000 ffd8 	bl	8003804 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002854:	2301      	movs	r3, #1
 8002856:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002858:	f001 ff0c 	bl	8004674 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800285c:	f000 fd54 	bl	8003308 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002860:	f001 fed8 	bl	8004614 <vPortEnterCritical>
 8002864:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002866:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800286a:	b25b      	sxtb	r3, r3
 800286c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002870:	d103      	bne.n	800287a <xQueueGenericSend+0x172>
 8002872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002874:	2200      	movs	r2, #0
 8002876:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800287a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800287c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002880:	b25b      	sxtb	r3, r3
 8002882:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002886:	d103      	bne.n	8002890 <xQueueGenericSend+0x188>
 8002888:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800288a:	2200      	movs	r2, #0
 800288c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002890:	f001 fef0 	bl	8004674 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002894:	1d3a      	adds	r2, r7, #4
 8002896:	f107 0314 	add.w	r3, r7, #20
 800289a:	4611      	mov	r1, r2
 800289c:	4618      	mov	r0, r3
 800289e:	f000 ffc7 	bl	8003830 <xTaskCheckForTimeOut>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d124      	bne.n	80028f2 <xQueueGenericSend+0x1ea>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80028a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80028aa:	f000 faf7 	bl	8002e9c <prvIsQueueFull>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d018      	beq.n	80028e6 <xQueueGenericSend+0x1de>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80028b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028b6:	3310      	adds	r3, #16
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	4611      	mov	r1, r2
 80028bc:	4618      	mov	r0, r3
 80028be:	f000 fee9 	bl	8003694 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80028c2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80028c4:	f000 fa82 	bl	8002dcc <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80028c8:	f000 fd2c 	bl	8003324 <xTaskResumeAll>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	f47f af79 	bne.w	80027c6 <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 80028d4:	4b12      	ldr	r3, [pc, #72]	; (8002920 <xQueueGenericSend+0x218>)
 80028d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80028da:	601a      	str	r2, [r3, #0]
 80028dc:	f3bf 8f4f 	dsb	sy
 80028e0:	f3bf 8f6f 	isb	sy
 80028e4:	e76f      	b.n	80027c6 <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80028e6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80028e8:	f000 fa70 	bl	8002dcc <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80028ec:	f000 fd1a 	bl	8003324 <xTaskResumeAll>
 80028f0:	e769      	b.n	80027c6 <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80028f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80028f4:	f000 fa6a 	bl	8002dcc <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80028f8:	f000 fd14 	bl	8003324 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 80028fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028fe:	4618      	mov	r0, r3
 8002900:	f004 f910 	bl	8006b24 <SEGGER_SYSVIEW_ShrinkId>
 8002904:	68ba      	ldr	r2, [r7, #8]
 8002906:	6879      	ldr	r1, [r7, #4]
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	9300      	str	r3, [sp, #0]
 800290c:	460b      	mov	r3, r1
 800290e:	4601      	mov	r1, r0
 8002910:	205a      	movs	r0, #90	; 0x5a
 8002912:	f003 fbf1 	bl	80060f8 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 8002916:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8002918:	4618      	mov	r0, r3
 800291a:	3738      	adds	r7, #56	; 0x38
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	e000ed04 	.word	0xe000ed04

08002924 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b090      	sub	sp, #64	; 0x40
 8002928:	af00      	add	r7, sp, #0
 800292a:	60f8      	str	r0, [r7, #12]
 800292c:	60b9      	str	r1, [r7, #8]
 800292e:	607a      	str	r2, [r7, #4]
 8002930:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8002936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002938:	2b00      	cmp	r3, #0
 800293a:	d10a      	bne.n	8002952 <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 800293c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002940:	f383 8811 	msr	BASEPRI, r3
 8002944:	f3bf 8f6f 	isb	sy
 8002948:	f3bf 8f4f 	dsb	sy
 800294c:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800294e:	bf00      	nop
 8002950:	e7fe      	b.n	8002950 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d103      	bne.n	8002960 <xQueueGenericSendFromISR+0x3c>
 8002958:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800295a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295c:	2b00      	cmp	r3, #0
 800295e:	d101      	bne.n	8002964 <xQueueGenericSendFromISR+0x40>
 8002960:	2301      	movs	r3, #1
 8002962:	e000      	b.n	8002966 <xQueueGenericSendFromISR+0x42>
 8002964:	2300      	movs	r3, #0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d10a      	bne.n	8002980 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 800296a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800296e:	f383 8811 	msr	BASEPRI, r3
 8002972:	f3bf 8f6f 	isb	sy
 8002976:	f3bf 8f4f 	dsb	sy
 800297a:	627b      	str	r3, [r7, #36]	; 0x24
    }
 800297c:	bf00      	nop
 800297e:	e7fe      	b.n	800297e <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	2b02      	cmp	r3, #2
 8002984:	d103      	bne.n	800298e <xQueueGenericSendFromISR+0x6a>
 8002986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800298a:	2b01      	cmp	r3, #1
 800298c:	d101      	bne.n	8002992 <xQueueGenericSendFromISR+0x6e>
 800298e:	2301      	movs	r3, #1
 8002990:	e000      	b.n	8002994 <xQueueGenericSendFromISR+0x70>
 8002992:	2300      	movs	r3, #0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d10a      	bne.n	80029ae <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 8002998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800299c:	f383 8811 	msr	BASEPRI, r3
 80029a0:	f3bf 8f6f 	isb	sy
 80029a4:	f3bf 8f4f 	dsb	sy
 80029a8:	623b      	str	r3, [r7, #32]
    }
 80029aa:	bf00      	nop
 80029ac:	e7fe      	b.n	80029ac <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80029ae:	f001 ff1d 	bl	80047ec <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 80029b2:	f3ef 8211 	mrs	r2, BASEPRI
 80029b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029ba:	f383 8811 	msr	BASEPRI, r3
 80029be:	f3bf 8f6f 	isb	sy
 80029c2:	f3bf 8f4f 	dsb	sy
 80029c6:	61fa      	str	r2, [r7, #28]
 80029c8:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 80029ca:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80029cc:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80029ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029d6:	429a      	cmp	r2, r3
 80029d8:	d302      	bcc.n	80029e0 <xQueueGenericSendFromISR+0xbc>
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	2b02      	cmp	r3, #2
 80029de:	d148      	bne.n	8002a72 <xQueueGenericSendFromISR+0x14e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80029e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80029e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80029ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029ee:	62fb      	str	r3, [r7, #44]	; 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 80029f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029f2:	4618      	mov	r0, r3
 80029f4:	f004 f896 	bl	8006b24 <SEGGER_SYSVIEW_ShrinkId>
 80029f8:	4601      	mov	r1, r0
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	461a      	mov	r2, r3
 80029fe:	2060      	movs	r0, #96	; 0x60
 8002a00:	f003 faaa 	bl	8005f58 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002a04:	683a      	ldr	r2, [r7, #0]
 8002a06:	68b9      	ldr	r1, [r7, #8]
 8002a08:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002a0a:	f000 f94f 	bl	8002cac <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8002a0e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a16:	d112      	bne.n	8002a3e <xQueueGenericSendFromISR+0x11a>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002a18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d025      	beq.n	8002a6c <xQueueGenericSendFromISR+0x148>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002a20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a22:	3324      	adds	r3, #36	; 0x24
 8002a24:	4618      	mov	r0, r3
 8002a26:	f000 fe87 	bl	8003738 <xTaskRemoveFromEventList>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d01d      	beq.n	8002a6c <xQueueGenericSendFromISR+0x148>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d01a      	beq.n	8002a6c <xQueueGenericSendFromISR+0x148>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	601a      	str	r2, [r3, #0]
 8002a3c:	e016      	b.n	8002a6c <xQueueGenericSendFromISR+0x148>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8002a3e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002a42:	2b7f      	cmp	r3, #127	; 0x7f
 8002a44:	d10a      	bne.n	8002a5c <xQueueGenericSendFromISR+0x138>
        __asm volatile
 8002a46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a4a:	f383 8811 	msr	BASEPRI, r3
 8002a4e:	f3bf 8f6f 	isb	sy
 8002a52:	f3bf 8f4f 	dsb	sy
 8002a56:	617b      	str	r3, [r7, #20]
    }
 8002a58:	bf00      	nop
 8002a5a:	e7fe      	b.n	8002a5a <xQueueGenericSendFromISR+0x136>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002a5c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002a60:	3301      	adds	r3, #1
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	b25a      	sxtb	r2, r3
 8002a66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8002a70:	e00b      	b.n	8002a8a <xQueueGenericSendFromISR+0x166>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8002a72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a74:	4618      	mov	r0, r3
 8002a76:	f004 f855 	bl	8006b24 <SEGGER_SYSVIEW_ShrinkId>
 8002a7a:	4601      	mov	r1, r0
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	461a      	mov	r2, r3
 8002a80:	2060      	movs	r0, #96	; 0x60
 8002a82:	f003 fa69 	bl	8005f58 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 8002a86:	2300      	movs	r3, #0
 8002a88:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a8c:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002a94:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002a96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3740      	adds	r7, #64	; 0x40
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}

08002aa0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002aa0:	b590      	push	{r4, r7, lr}
 8002aa2:	b08f      	sub	sp, #60	; 0x3c
 8002aa4:	af02      	add	r7, sp, #8
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002aac:	2300      	movs	r3, #0
 8002aae:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d10a      	bne.n	8002ad0 <xQueueReceive+0x30>
        __asm volatile
 8002aba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002abe:	f383 8811 	msr	BASEPRI, r3
 8002ac2:	f3bf 8f6f 	isb	sy
 8002ac6:	f3bf 8f4f 	dsb	sy
 8002aca:	623b      	str	r3, [r7, #32]
    }
 8002acc:	bf00      	nop
 8002ace:	e7fe      	b.n	8002ace <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d103      	bne.n	8002ade <xQueueReceive+0x3e>
 8002ad6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d101      	bne.n	8002ae2 <xQueueReceive+0x42>
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e000      	b.n	8002ae4 <xQueueReceive+0x44>
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d10a      	bne.n	8002afe <xQueueReceive+0x5e>
        __asm volatile
 8002ae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aec:	f383 8811 	msr	BASEPRI, r3
 8002af0:	f3bf 8f6f 	isb	sy
 8002af4:	f3bf 8f4f 	dsb	sy
 8002af8:	61fb      	str	r3, [r7, #28]
    }
 8002afa:	bf00      	nop
 8002afc:	e7fe      	b.n	8002afc <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002afe:	f000 ffb5 	bl	8003a6c <xTaskGetSchedulerState>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d102      	bne.n	8002b0e <xQueueReceive+0x6e>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d101      	bne.n	8002b12 <xQueueReceive+0x72>
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e000      	b.n	8002b14 <xQueueReceive+0x74>
 8002b12:	2300      	movs	r3, #0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d10a      	bne.n	8002b2e <xQueueReceive+0x8e>
        __asm volatile
 8002b18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b1c:	f383 8811 	msr	BASEPRI, r3
 8002b20:	f3bf 8f6f 	isb	sy
 8002b24:	f3bf 8f4f 	dsb	sy
 8002b28:	61bb      	str	r3, [r7, #24]
    }
 8002b2a:	bf00      	nop
 8002b2c:	e7fe      	b.n	8002b2c <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002b2e:	f001 fd71 	bl	8004614 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b36:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d024      	beq.n	8002b88 <xQueueReceive+0xe8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002b3e:	68b9      	ldr	r1, [r7, #8]
 8002b40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b42:	f000 f91d 	bl	8002d80 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8002b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f003 ffeb 	bl	8006b24 <SEGGER_SYSVIEW_ShrinkId>
 8002b4e:	4604      	mov	r4, r0
 8002b50:	2000      	movs	r0, #0
 8002b52:	f003 ffe7 	bl	8006b24 <SEGGER_SYSVIEW_ShrinkId>
 8002b56:	4602      	mov	r2, r0
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2101      	movs	r1, #1
 8002b5c:	9100      	str	r1, [sp, #0]
 8002b5e:	4621      	mov	r1, r4
 8002b60:	205c      	movs	r0, #92	; 0x5c
 8002b62:	f003 fac9 	bl	80060f8 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b68:	1e5a      	subs	r2, r3, #1
 8002b6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b6c:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002b6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b70:	691b      	ldr	r3, [r3, #16]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d004      	beq.n	8002b80 <xQueueReceive+0xe0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002b76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b78:	3310      	adds	r3, #16
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f000 fddc 	bl	8003738 <xTaskRemoveFromEventList>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002b80:	f001 fd78 	bl	8004674 <vPortExitCritical>
                return pdPASS;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e08a      	b.n	8002c9e <xQueueReceive+0x1fe>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d113      	bne.n	8002bb6 <xQueueReceive+0x116>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002b8e:	f001 fd71 	bl	8004674 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002b92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b94:	4618      	mov	r0, r3
 8002b96:	f003 ffc5 	bl	8006b24 <SEGGER_SYSVIEW_ShrinkId>
 8002b9a:	4604      	mov	r4, r0
 8002b9c:	2000      	movs	r0, #0
 8002b9e:	f003 ffc1 	bl	8006b24 <SEGGER_SYSVIEW_ShrinkId>
 8002ba2:	4602      	mov	r2, r0
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2101      	movs	r1, #1
 8002ba8:	9100      	str	r1, [sp, #0]
 8002baa:	4621      	mov	r1, r4
 8002bac:	205c      	movs	r0, #92	; 0x5c
 8002bae:	f003 faa3 	bl	80060f8 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	e073      	b.n	8002c9e <xQueueReceive+0x1fe>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002bb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d106      	bne.n	8002bca <xQueueReceive+0x12a>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002bbc:	f107 0310 	add.w	r3, r7, #16
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f000 fe1f 	bl	8003804 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002bca:	f001 fd53 	bl	8004674 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002bce:	f000 fb9b 	bl	8003308 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002bd2:	f001 fd1f 	bl	8004614 <vPortEnterCritical>
 8002bd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bd8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002bdc:	b25b      	sxtb	r3, r3
 8002bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be2:	d103      	bne.n	8002bec <xQueueReceive+0x14c>
 8002be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002bec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002bf2:	b25b      	sxtb	r3, r3
 8002bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bf8:	d103      	bne.n	8002c02 <xQueueReceive+0x162>
 8002bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002c02:	f001 fd37 	bl	8004674 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002c06:	1d3a      	adds	r2, r7, #4
 8002c08:	f107 0310 	add.w	r3, r7, #16
 8002c0c:	4611      	mov	r1, r2
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f000 fe0e 	bl	8003830 <xTaskCheckForTimeOut>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d124      	bne.n	8002c64 <xQueueReceive+0x1c4>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002c1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c1c:	f000 f928 	bl	8002e70 <prvIsQueueEmpty>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d018      	beq.n	8002c58 <xQueueReceive+0x1b8>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c28:	3324      	adds	r3, #36	; 0x24
 8002c2a:	687a      	ldr	r2, [r7, #4]
 8002c2c:	4611      	mov	r1, r2
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f000 fd30 	bl	8003694 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002c34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c36:	f000 f8c9 	bl	8002dcc <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002c3a:	f000 fb73 	bl	8003324 <xTaskResumeAll>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	f47f af74 	bne.w	8002b2e <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8002c46:	4b18      	ldr	r3, [pc, #96]	; (8002ca8 <xQueueReceive+0x208>)
 8002c48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c4c:	601a      	str	r2, [r3, #0]
 8002c4e:	f3bf 8f4f 	dsb	sy
 8002c52:	f3bf 8f6f 	isb	sy
 8002c56:	e76a      	b.n	8002b2e <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8002c58:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c5a:	f000 f8b7 	bl	8002dcc <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002c5e:	f000 fb61 	bl	8003324 <xTaskResumeAll>
 8002c62:	e764      	b.n	8002b2e <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002c64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c66:	f000 f8b1 	bl	8002dcc <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002c6a:	f000 fb5b 	bl	8003324 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002c6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c70:	f000 f8fe 	bl	8002e70 <prvIsQueueEmpty>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	f43f af59 	beq.w	8002b2e <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002c7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f003 ff50 	bl	8006b24 <SEGGER_SYSVIEW_ShrinkId>
 8002c84:	4604      	mov	r4, r0
 8002c86:	2000      	movs	r0, #0
 8002c88:	f003 ff4c 	bl	8006b24 <SEGGER_SYSVIEW_ShrinkId>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2101      	movs	r1, #1
 8002c92:	9100      	str	r1, [sp, #0]
 8002c94:	4621      	mov	r1, r4
 8002c96:	205c      	movs	r0, #92	; 0x5c
 8002c98:	f003 fa2e 	bl	80060f8 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8002c9c:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3734      	adds	r7, #52	; 0x34
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd90      	pop	{r4, r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	e000ed04 	.word	0xe000ed04

08002cac <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b086      	sub	sp, #24
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cc0:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d10d      	bne.n	8002ce6 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d14d      	bne.n	8002d6e <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f000 fee6 	bl	8003aa8 <xTaskPriorityDisinherit>
 8002cdc:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	609a      	str	r2, [r3, #8]
 8002ce4:	e043      	b.n	8002d6e <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d119      	bne.n	8002d20 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	6858      	ldr	r0, [r3, #4]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf4:	461a      	mov	r2, r3
 8002cf6:	68b9      	ldr	r1, [r7, #8]
 8002cf8:	f004 f8a4 	bl	8006e44 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	685a      	ldr	r2, [r3, #4]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d04:	441a      	add	r2, r3
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	685a      	ldr	r2, [r3, #4]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d32b      	bcc.n	8002d6e <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	605a      	str	r2, [r3, #4]
 8002d1e:	e026      	b.n	8002d6e <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	68d8      	ldr	r0, [r3, #12]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d28:	461a      	mov	r2, r3
 8002d2a:	68b9      	ldr	r1, [r7, #8]
 8002d2c:	f004 f88a 	bl	8006e44 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	68da      	ldr	r2, [r3, #12]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d38:	425b      	negs	r3, r3
 8002d3a:	441a      	add	r2, r3
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	68da      	ldr	r2, [r3, #12]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d207      	bcs.n	8002d5c <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	689a      	ldr	r2, [r3, #8]
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d54:	425b      	negs	r3, r3
 8002d56:	441a      	add	r2, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d105      	bne.n	8002d6e <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d002      	beq.n	8002d6e <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	1c5a      	adds	r2, r3, #1
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8002d76:	697b      	ldr	r3, [r7, #20]
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3718      	adds	r7, #24
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}

08002d80 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d018      	beq.n	8002dc4 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	68da      	ldr	r2, [r3, #12]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9a:	441a      	add	r2, r3
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	68da      	ldr	r2, [r3, #12]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d303      	bcc.n	8002db4 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	68d9      	ldr	r1, [r3, #12]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	6838      	ldr	r0, [r7, #0]
 8002dc0:	f004 f840 	bl	8006e44 <memcpy>
    }
}
 8002dc4:	bf00      	nop
 8002dc6:	3708      	adds	r7, #8
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}

08002dcc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b084      	sub	sp, #16
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002dd4:	f001 fc1e 	bl	8004614 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002dde:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002de0:	e011      	b.n	8002e06 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d012      	beq.n	8002e10 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	3324      	adds	r3, #36	; 0x24
 8002dee:	4618      	mov	r0, r3
 8002df0:	f000 fca2 	bl	8003738 <xTaskRemoveFromEventList>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002dfa:	f000 fd7f 	bl	80038fc <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002dfe:	7bfb      	ldrb	r3, [r7, #15]
 8002e00:	3b01      	subs	r3, #1
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002e06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	dce9      	bgt.n	8002de2 <prvUnlockQueue+0x16>
 8002e0e:	e000      	b.n	8002e12 <prvUnlockQueue+0x46>
                        break;
 8002e10:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	22ff      	movs	r2, #255	; 0xff
 8002e16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8002e1a:	f001 fc2b 	bl	8004674 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002e1e:	f001 fbf9 	bl	8004614 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002e28:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002e2a:	e011      	b.n	8002e50 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	691b      	ldr	r3, [r3, #16]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d012      	beq.n	8002e5a <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	3310      	adds	r3, #16
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f000 fc7d 	bl	8003738 <xTaskRemoveFromEventList>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d001      	beq.n	8002e48 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002e44:	f000 fd5a 	bl	80038fc <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002e48:	7bbb      	ldrb	r3, [r7, #14]
 8002e4a:	3b01      	subs	r3, #1
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002e50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	dce9      	bgt.n	8002e2c <prvUnlockQueue+0x60>
 8002e58:	e000      	b.n	8002e5c <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002e5a:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	22ff      	movs	r2, #255	; 0xff
 8002e60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8002e64:	f001 fc06 	bl	8004674 <vPortExitCritical>
}
 8002e68:	bf00      	nop
 8002e6a:	3710      	adds	r7, #16
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}

08002e70 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002e78:	f001 fbcc 	bl	8004614 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d102      	bne.n	8002e8a <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002e84:	2301      	movs	r3, #1
 8002e86:	60fb      	str	r3, [r7, #12]
 8002e88:	e001      	b.n	8002e8e <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002e8e:	f001 fbf1 	bl	8004674 <vPortExitCritical>

    return xReturn;
 8002e92:	68fb      	ldr	r3, [r7, #12]
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	3710      	adds	r7, #16
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}

08002e9c <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002ea4:	f001 fbb6 	bl	8004614 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d102      	bne.n	8002eba <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	60fb      	str	r3, [r7, #12]
 8002eb8:	e001      	b.n	8002ebe <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002ebe:	f001 fbd9 	bl	8004674 <vPortExitCritical>

    return xReturn;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3710      	adds	r7, #16
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	60fb      	str	r3, [r7, #12]
 8002eda:	e01e      	b.n	8002f1a <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002edc:	4a13      	ldr	r2, [pc, #76]	; (8002f2c <vQueueAddToRegistry+0x60>)
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d115      	bne.n	8002f14 <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002ee8:	4910      	ldr	r1, [pc, #64]	; (8002f2c <vQueueAddToRegistry+0x60>)
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	683a      	ldr	r2, [r7, #0]
 8002eee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8002ef2:	4a0e      	ldr	r2, [pc, #56]	; (8002f2c <vQueueAddToRegistry+0x60>)
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	00db      	lsls	r3, r3, #3
 8002ef8:	4413      	add	r3, r2
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4618      	mov	r0, r3
 8002f02:	f003 fe0f 	bl	8006b24 <SEGGER_SYSVIEW_ShrinkId>
 8002f06:	4601      	mov	r1, r0
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	2071      	movs	r0, #113	; 0x71
 8002f0e:	f003 f823 	bl	8005f58 <SEGGER_SYSVIEW_RecordU32x2>
                break;
 8002f12:	e006      	b.n	8002f22 <vQueueAddToRegistry+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	3301      	adds	r3, #1
 8002f18:	60fb      	str	r3, [r7, #12]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2b07      	cmp	r3, #7
 8002f1e:	d9dd      	bls.n	8002edc <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8002f20:	bf00      	nop
 8002f22:	bf00      	nop
 8002f24:	3710      	adds	r7, #16
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	200000e0 	.word	0x200000e0

08002f30 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b086      	sub	sp, #24
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	60b9      	str	r1, [r7, #8]
 8002f3a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002f40:	f001 fb68 	bl	8004614 <vPortEnterCritical>
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f4a:	b25b      	sxtb	r3, r3
 8002f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f50:	d103      	bne.n	8002f5a <vQueueWaitForMessageRestricted+0x2a>
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	2200      	movs	r2, #0
 8002f56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f60:	b25b      	sxtb	r3, r3
 8002f62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f66:	d103      	bne.n	8002f70 <vQueueWaitForMessageRestricted+0x40>
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002f70:	f001 fb80 	bl	8004674 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d106      	bne.n	8002f8a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	3324      	adds	r3, #36	; 0x24
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	68b9      	ldr	r1, [r7, #8]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f000 fba9 	bl	80036dc <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002f8a:	6978      	ldr	r0, [r7, #20]
 8002f8c:	f7ff ff1e 	bl	8002dcc <prvUnlockQueue>
    }
 8002f90:	bf00      	nop
 8002f92:	3718      	adds	r7, #24
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b08c      	sub	sp, #48	; 0x30
 8002f9c:	af04      	add	r7, sp, #16
 8002f9e:	60f8      	str	r0, [r7, #12]
 8002fa0:	60b9      	str	r1, [r7, #8]
 8002fa2:	603b      	str	r3, [r7, #0]
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002fa8:	88fb      	ldrh	r3, [r7, #6]
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	4618      	mov	r0, r3
 8002fae:	f001 fc5d 	bl	800486c <pvPortMalloc>
 8002fb2:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d00e      	beq.n	8002fd8 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002fba:	2058      	movs	r0, #88	; 0x58
 8002fbc:	f001 fc56 	bl	800486c <pvPortMalloc>
 8002fc0:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d003      	beq.n	8002fd0 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	697a      	ldr	r2, [r7, #20]
 8002fcc:	631a      	str	r2, [r3, #48]	; 0x30
 8002fce:	e005      	b.n	8002fdc <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002fd0:	6978      	ldr	r0, [r7, #20]
 8002fd2:	f001 fd2b 	bl	8004a2c <vPortFree>
 8002fd6:	e001      	b.n	8002fdc <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002fdc:	69fb      	ldr	r3, [r7, #28]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d013      	beq.n	800300a <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002fe2:	88fa      	ldrh	r2, [r7, #6]
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	9303      	str	r3, [sp, #12]
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	9302      	str	r3, [sp, #8]
 8002fec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fee:	9301      	str	r3, [sp, #4]
 8002ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ff2:	9300      	str	r3, [sp, #0]
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	68b9      	ldr	r1, [r7, #8]
 8002ff8:	68f8      	ldr	r0, [r7, #12]
 8002ffa:	f000 f80e 	bl	800301a <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002ffe:	69f8      	ldr	r0, [r7, #28]
 8003000:	f000 f8a2 	bl	8003148 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8003004:	2301      	movs	r3, #1
 8003006:	61bb      	str	r3, [r7, #24]
 8003008:	e002      	b.n	8003010 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800300a:	f04f 33ff 	mov.w	r3, #4294967295
 800300e:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8003010:	69bb      	ldr	r3, [r7, #24]
    }
 8003012:	4618      	mov	r0, r3
 8003014:	3720      	adds	r7, #32
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}

0800301a <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800301a:	b580      	push	{r7, lr}
 800301c:	b088      	sub	sp, #32
 800301e:	af00      	add	r7, sp, #0
 8003020:	60f8      	str	r0, [r7, #12]
 8003022:	60b9      	str	r1, [r7, #8]
 8003024:	607a      	str	r2, [r7, #4]
 8003026:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800302a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	461a      	mov	r2, r3
 8003032:	21a5      	movs	r1, #165	; 0xa5
 8003034:	f003 ff14 	bl	8006e60 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800303a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003042:	3b01      	subs	r3, #1
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	4413      	add	r3, r2
 8003048:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800304a:	69bb      	ldr	r3, [r7, #24]
 800304c:	f023 0307 	bic.w	r3, r3, #7
 8003050:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	f003 0307 	and.w	r3, r3, #7
 8003058:	2b00      	cmp	r3, #0
 800305a:	d00a      	beq.n	8003072 <prvInitialiseNewTask+0x58>
        __asm volatile
 800305c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003060:	f383 8811 	msr	BASEPRI, r3
 8003064:	f3bf 8f6f 	isb	sy
 8003068:	f3bf 8f4f 	dsb	sy
 800306c:	617b      	str	r3, [r7, #20]
    }
 800306e:	bf00      	nop
 8003070:	e7fe      	b.n	8003070 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d01f      	beq.n	80030b8 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003078:	2300      	movs	r3, #0
 800307a:	61fb      	str	r3, [r7, #28]
 800307c:	e012      	b.n	80030a4 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800307e:	68ba      	ldr	r2, [r7, #8]
 8003080:	69fb      	ldr	r3, [r7, #28]
 8003082:	4413      	add	r3, r2
 8003084:	7819      	ldrb	r1, [r3, #0]
 8003086:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	4413      	add	r3, r2
 800308c:	3334      	adds	r3, #52	; 0x34
 800308e:	460a      	mov	r2, r1
 8003090:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8003092:	68ba      	ldr	r2, [r7, #8]
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	4413      	add	r3, r2
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d006      	beq.n	80030ac <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	3301      	adds	r3, #1
 80030a2:	61fb      	str	r3, [r7, #28]
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	2b09      	cmp	r3, #9
 80030a8:	d9e9      	bls.n	800307e <prvInitialiseNewTask+0x64>
 80030aa:	e000      	b.n	80030ae <prvInitialiseNewTask+0x94>
            {
                break;
 80030ac:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80030ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030b0:	2200      	movs	r2, #0
 80030b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80030b6:	e003      	b.n	80030c0 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80030b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030ba:	2200      	movs	r2, #0
 80030bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80030c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030c2:	2b04      	cmp	r3, #4
 80030c4:	d901      	bls.n	80030ca <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80030c6:	2304      	movs	r3, #4
 80030c8:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80030ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030ce:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 80030d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030d4:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 80030d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030d8:	2200      	movs	r2, #0
 80030da:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80030dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030de:	3304      	adds	r3, #4
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7ff f999 	bl	8002418 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80030e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030e8:	3318      	adds	r3, #24
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7ff f994 	bl	8002418 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80030f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030f4:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80030f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030f8:	f1c3 0205 	rsb	r2, r3, #5
 80030fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030fe:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003102:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003104:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8003106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003108:	3350      	adds	r3, #80	; 0x50
 800310a:	2204      	movs	r2, #4
 800310c:	2100      	movs	r1, #0
 800310e:	4618      	mov	r0, r3
 8003110:	f003 fea6 	bl	8006e60 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8003114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003116:	3354      	adds	r3, #84	; 0x54
 8003118:	2201      	movs	r2, #1
 800311a:	2100      	movs	r1, #0
 800311c:	4618      	mov	r0, r3
 800311e:	f003 fe9f 	bl	8006e60 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003122:	683a      	ldr	r2, [r7, #0]
 8003124:	68f9      	ldr	r1, [r7, #12]
 8003126:	69b8      	ldr	r0, [r7, #24]
 8003128:	f001 f8c8 	bl	80042bc <pxPortInitialiseStack>
 800312c:	4602      	mov	r2, r0
 800312e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003130:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8003132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003134:	2b00      	cmp	r3, #0
 8003136:	d002      	beq.n	800313e <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003138:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800313a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800313c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800313e:	bf00      	nop
 8003140:	3720      	adds	r7, #32
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
	...

08003148 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8003148:	b5b0      	push	{r4, r5, r7, lr}
 800314a:	b084      	sub	sp, #16
 800314c:	af02      	add	r7, sp, #8
 800314e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8003150:	f001 fa60 	bl	8004614 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8003154:	4b35      	ldr	r3, [pc, #212]	; (800322c <prvAddNewTaskToReadyList+0xe4>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	3301      	adds	r3, #1
 800315a:	4a34      	ldr	r2, [pc, #208]	; (800322c <prvAddNewTaskToReadyList+0xe4>)
 800315c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800315e:	4b34      	ldr	r3, [pc, #208]	; (8003230 <prvAddNewTaskToReadyList+0xe8>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d109      	bne.n	800317a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8003166:	4a32      	ldr	r2, [pc, #200]	; (8003230 <prvAddNewTaskToReadyList+0xe8>)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800316c:	4b2f      	ldr	r3, [pc, #188]	; (800322c <prvAddNewTaskToReadyList+0xe4>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	2b01      	cmp	r3, #1
 8003172:	d110      	bne.n	8003196 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8003174:	f000 fbe0 	bl	8003938 <prvInitialiseTaskLists>
 8003178:	e00d      	b.n	8003196 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800317a:	4b2e      	ldr	r3, [pc, #184]	; (8003234 <prvAddNewTaskToReadyList+0xec>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d109      	bne.n	8003196 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003182:	4b2b      	ldr	r3, [pc, #172]	; (8003230 <prvAddNewTaskToReadyList+0xe8>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800318c:	429a      	cmp	r2, r3
 800318e:	d802      	bhi.n	8003196 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8003190:	4a27      	ldr	r2, [pc, #156]	; (8003230 <prvAddNewTaskToReadyList+0xe8>)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8003196:	4b28      	ldr	r3, [pc, #160]	; (8003238 <prvAddNewTaskToReadyList+0xf0>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	3301      	adds	r3, #1
 800319c:	4a26      	ldr	r2, [pc, #152]	; (8003238 <prvAddNewTaskToReadyList+0xf0>)
 800319e:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80031a0:	4b25      	ldr	r3, [pc, #148]	; (8003238 <prvAddNewTaskToReadyList+0xf0>)
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d016      	beq.n	80031dc <prvAddNewTaskToReadyList+0x94>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4618      	mov	r0, r3
 80031b2:	f003 fb91 	bl	80068d8 <SEGGER_SYSVIEW_OnTaskCreate>
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031c6:	461d      	mov	r5, r3
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	461c      	mov	r4, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d2:	1ae3      	subs	r3, r4, r3
 80031d4:	9300      	str	r3, [sp, #0]
 80031d6:	462b      	mov	r3, r5
 80031d8:	f001 fdf6 	bl	8004dc8 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4618      	mov	r0, r3
 80031e0:	f003 fbfe 	bl	80069e0 <SEGGER_SYSVIEW_OnTaskStartReady>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e8:	2201      	movs	r2, #1
 80031ea:	409a      	lsls	r2, r3
 80031ec:	4b13      	ldr	r3, [pc, #76]	; (800323c <prvAddNewTaskToReadyList+0xf4>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4313      	orrs	r3, r2
 80031f2:	4a12      	ldr	r2, [pc, #72]	; (800323c <prvAddNewTaskToReadyList+0xf4>)
 80031f4:	6013      	str	r3, [r2, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031fa:	4613      	mov	r3, r2
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	4413      	add	r3, r2
 8003200:	009b      	lsls	r3, r3, #2
 8003202:	4a0f      	ldr	r2, [pc, #60]	; (8003240 <prvAddNewTaskToReadyList+0xf8>)
 8003204:	441a      	add	r2, r3
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	3304      	adds	r3, #4
 800320a:	4619      	mov	r1, r3
 800320c:	4610      	mov	r0, r2
 800320e:	f7ff f910 	bl	8002432 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8003212:	f001 fa2f 	bl	8004674 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8003216:	4b07      	ldr	r3, [pc, #28]	; (8003234 <prvAddNewTaskToReadyList+0xec>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d001      	beq.n	8003222 <prvAddNewTaskToReadyList+0xda>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800321e:	4b04      	ldr	r3, [pc, #16]	; (8003230 <prvAddNewTaskToReadyList+0xe8>)
 8003220:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003222:	bf00      	nop
 8003224:	3708      	adds	r7, #8
 8003226:	46bd      	mov	sp, r7
 8003228:	bdb0      	pop	{r4, r5, r7, pc}
 800322a:	bf00      	nop
 800322c:	200001f8 	.word	0x200001f8
 8003230:	20000120 	.word	0x20000120
 8003234:	20000204 	.word	0x20000204
 8003238:	20000214 	.word	0x20000214
 800323c:	20000200 	.word	0x20000200
 8003240:	20000124 	.word	0x20000124

08003244 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b086      	sub	sp, #24
 8003248:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 800324a:	4b27      	ldr	r3, [pc, #156]	; (80032e8 <vTaskStartScheduler+0xa4>)
 800324c:	9301      	str	r3, [sp, #4]
 800324e:	2300      	movs	r3, #0
 8003250:	9300      	str	r3, [sp, #0]
 8003252:	2300      	movs	r3, #0
 8003254:	2282      	movs	r2, #130	; 0x82
 8003256:	4925      	ldr	r1, [pc, #148]	; (80032ec <vTaskStartScheduler+0xa8>)
 8003258:	4825      	ldr	r0, [pc, #148]	; (80032f0 <vTaskStartScheduler+0xac>)
 800325a:	f7ff fe9d 	bl	8002f98 <xTaskCreate>
 800325e:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2b01      	cmp	r3, #1
 8003264:	d102      	bne.n	800326c <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8003266:	f000 fd17 	bl	8003c98 <xTimerCreateTimerTask>
 800326a:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2b01      	cmp	r3, #1
 8003270:	d124      	bne.n	80032bc <vTaskStartScheduler+0x78>
        __asm volatile
 8003272:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003276:	f383 8811 	msr	BASEPRI, r3
 800327a:	f3bf 8f6f 	isb	sy
 800327e:	f3bf 8f4f 	dsb	sy
 8003282:	60bb      	str	r3, [r7, #8]
    }
 8003284:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8003286:	4b1b      	ldr	r3, [pc, #108]	; (80032f4 <vTaskStartScheduler+0xb0>)
 8003288:	f04f 32ff 	mov.w	r2, #4294967295
 800328c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800328e:	4b1a      	ldr	r3, [pc, #104]	; (80032f8 <vTaskStartScheduler+0xb4>)
 8003290:	2201      	movs	r2, #1
 8003292:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003294:	4b19      	ldr	r3, [pc, #100]	; (80032fc <vTaskStartScheduler+0xb8>)
 8003296:	2200      	movs	r2, #0
 8003298:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 800329a:	4b19      	ldr	r3, [pc, #100]	; (8003300 <vTaskStartScheduler+0xbc>)
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	4b12      	ldr	r3, [pc, #72]	; (80032e8 <vTaskStartScheduler+0xa4>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d102      	bne.n	80032ac <vTaskStartScheduler+0x68>
 80032a6:	f003 fafb 	bl	80068a0 <SEGGER_SYSVIEW_OnIdle>
 80032aa:	e004      	b.n	80032b6 <vTaskStartScheduler+0x72>
 80032ac:	4b14      	ldr	r3, [pc, #80]	; (8003300 <vTaskStartScheduler+0xbc>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4618      	mov	r0, r3
 80032b2:	f003 fb53 	bl	800695c <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 80032b6:	f001 f88d 	bl	80043d4 <xPortStartScheduler>
 80032ba:	e00e      	b.n	80032da <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032c2:	d10a      	bne.n	80032da <vTaskStartScheduler+0x96>
        __asm volatile
 80032c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032c8:	f383 8811 	msr	BASEPRI, r3
 80032cc:	f3bf 8f6f 	isb	sy
 80032d0:	f3bf 8f4f 	dsb	sy
 80032d4:	607b      	str	r3, [r7, #4]
    }
 80032d6:	bf00      	nop
 80032d8:	e7fe      	b.n	80032d8 <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80032da:	4b0a      	ldr	r3, [pc, #40]	; (8003304 <vTaskStartScheduler+0xc0>)
 80032dc:	681b      	ldr	r3, [r3, #0]
}
 80032de:	bf00      	nop
 80032e0:	3710      	adds	r7, #16
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	2000021c 	.word	0x2000021c
 80032ec:	080077d0 	.word	0x080077d0
 80032f0:	08003915 	.word	0x08003915
 80032f4:	20000218 	.word	0x20000218
 80032f8:	20000204 	.word	0x20000204
 80032fc:	200001fc 	.word	0x200001fc
 8003300:	20000120 	.word	0x20000120
 8003304:	2000000c 	.word	0x2000000c

08003308 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003308:	b480      	push	{r7}
 800330a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 800330c:	4b04      	ldr	r3, [pc, #16]	; (8003320 <vTaskSuspendAll+0x18>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	3301      	adds	r3, #1
 8003312:	4a03      	ldr	r2, [pc, #12]	; (8003320 <vTaskSuspendAll+0x18>)
 8003314:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8003316:	bf00      	nop
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr
 8003320:	20000220 	.word	0x20000220

08003324 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b084      	sub	sp, #16
 8003328:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800332a:	2300      	movs	r3, #0
 800332c:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800332e:	2300      	movs	r3, #0
 8003330:	607b      	str	r3, [r7, #4]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8003332:	4b3d      	ldr	r3, [pc, #244]	; (8003428 <xTaskResumeAll+0x104>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d10a      	bne.n	8003350 <xTaskResumeAll+0x2c>
        __asm volatile
 800333a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800333e:	f383 8811 	msr	BASEPRI, r3
 8003342:	f3bf 8f6f 	isb	sy
 8003346:	f3bf 8f4f 	dsb	sy
 800334a:	603b      	str	r3, [r7, #0]
    }
 800334c:	bf00      	nop
 800334e:	e7fe      	b.n	800334e <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8003350:	f001 f960 	bl	8004614 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8003354:	4b34      	ldr	r3, [pc, #208]	; (8003428 <xTaskResumeAll+0x104>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	3b01      	subs	r3, #1
 800335a:	4a33      	ldr	r2, [pc, #204]	; (8003428 <xTaskResumeAll+0x104>)
 800335c:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800335e:	4b32      	ldr	r3, [pc, #200]	; (8003428 <xTaskResumeAll+0x104>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d159      	bne.n	800341a <xTaskResumeAll+0xf6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003366:	4b31      	ldr	r3, [pc, #196]	; (800342c <xTaskResumeAll+0x108>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d055      	beq.n	800341a <xTaskResumeAll+0xf6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800336e:	e032      	b.n	80033d6 <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003370:	4b2f      	ldr	r3, [pc, #188]	; (8003430 <xTaskResumeAll+0x10c>)
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	68db      	ldr	r3, [r3, #12]
 8003376:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	3318      	adds	r3, #24
 800337c:	4618      	mov	r0, r3
 800337e:	f7ff f8b5 	bl	80024ec <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	3304      	adds	r3, #4
 8003386:	4618      	mov	r0, r3
 8003388:	f7ff f8b0 	bl	80024ec <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	4618      	mov	r0, r3
 8003390:	f003 fb26 	bl	80069e0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003398:	2201      	movs	r2, #1
 800339a:	409a      	lsls	r2, r3
 800339c:	4b25      	ldr	r3, [pc, #148]	; (8003434 <xTaskResumeAll+0x110>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	4a24      	ldr	r2, [pc, #144]	; (8003434 <xTaskResumeAll+0x110>)
 80033a4:	6013      	str	r3, [r2, #0]
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033aa:	4613      	mov	r3, r2
 80033ac:	009b      	lsls	r3, r3, #2
 80033ae:	4413      	add	r3, r2
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	4a21      	ldr	r2, [pc, #132]	; (8003438 <xTaskResumeAll+0x114>)
 80033b4:	441a      	add	r2, r3
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	3304      	adds	r3, #4
 80033ba:	4619      	mov	r1, r3
 80033bc:	4610      	mov	r0, r2
 80033be:	f7ff f838 	bl	8002432 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033c6:	4b1d      	ldr	r3, [pc, #116]	; (800343c <xTaskResumeAll+0x118>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d302      	bcc.n	80033d6 <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 80033d0:	4b1b      	ldr	r3, [pc, #108]	; (8003440 <xTaskResumeAll+0x11c>)
 80033d2:	2201      	movs	r2, #1
 80033d4:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80033d6:	4b16      	ldr	r3, [pc, #88]	; (8003430 <xTaskResumeAll+0x10c>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d1c8      	bne.n	8003370 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d001      	beq.n	80033e8 <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80033e4:	f000 fb26 	bl	8003a34 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80033e8:	4b16      	ldr	r3, [pc, #88]	; (8003444 <xTaskResumeAll+0x120>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	60bb      	str	r3, [r7, #8]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d010      	beq.n	8003416 <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80033f4:	f000 f84a 	bl	800348c <xTaskIncrementTick>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d002      	beq.n	8003404 <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 80033fe:	4b10      	ldr	r3, [pc, #64]	; (8003440 <xTaskResumeAll+0x11c>)
 8003400:	2201      	movs	r2, #1
 8003402:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	3b01      	subs	r3, #1
 8003408:	60bb      	str	r3, [r7, #8]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d1f1      	bne.n	80033f4 <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 8003410:	4b0c      	ldr	r3, [pc, #48]	; (8003444 <xTaskResumeAll+0x120>)
 8003412:	2200      	movs	r2, #0
 8003414:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8003416:	4b0a      	ldr	r3, [pc, #40]	; (8003440 <xTaskResumeAll+0x11c>)
 8003418:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800341a:	f001 f92b 	bl	8004674 <vPortExitCritical>

    return xAlreadyYielded;
 800341e:	687b      	ldr	r3, [r7, #4]
}
 8003420:	4618      	mov	r0, r3
 8003422:	3710      	adds	r7, #16
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}
 8003428:	20000220 	.word	0x20000220
 800342c:	200001f8 	.word	0x200001f8
 8003430:	200001b8 	.word	0x200001b8
 8003434:	20000200 	.word	0x20000200
 8003438:	20000124 	.word	0x20000124
 800343c:	20000120 	.word	0x20000120
 8003440:	2000020c 	.word	0x2000020c
 8003444:	20000208 	.word	0x20000208

08003448 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800344e:	4b05      	ldr	r3, [pc, #20]	; (8003464 <xTaskGetTickCount+0x1c>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8003454:	687b      	ldr	r3, [r7, #4]
}
 8003456:	4618      	mov	r0, r3
 8003458:	370c      	adds	r7, #12
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	200001fc 	.word	0x200001fc

08003468 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b082      	sub	sp, #8
 800346c:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800346e:	f001 f9bd 	bl	80047ec <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8003472:	2300      	movs	r3, #0
 8003474:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8003476:	4b04      	ldr	r3, [pc, #16]	; (8003488 <xTaskGetTickCountFromISR+0x20>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800347c:	683b      	ldr	r3, [r7, #0]
}
 800347e:	4618      	mov	r0, r3
 8003480:	3708      	adds	r7, #8
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	200001fc 	.word	0x200001fc

0800348c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b086      	sub	sp, #24
 8003490:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003492:	2300      	movs	r3, #0
 8003494:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003496:	4b41      	ldr	r3, [pc, #260]	; (800359c <xTaskIncrementTick+0x110>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d173      	bne.n	8003586 <xTaskIncrementTick+0xfa>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800349e:	4b40      	ldr	r3, [pc, #256]	; (80035a0 <xTaskIncrementTick+0x114>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	3301      	adds	r3, #1
 80034a4:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80034a6:	4a3e      	ldr	r2, [pc, #248]	; (80035a0 <xTaskIncrementTick+0x114>)
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d120      	bne.n	80034f4 <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 80034b2:	4b3c      	ldr	r3, [pc, #240]	; (80035a4 <xTaskIncrementTick+0x118>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d00a      	beq.n	80034d2 <xTaskIncrementTick+0x46>
        __asm volatile
 80034bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034c0:	f383 8811 	msr	BASEPRI, r3
 80034c4:	f3bf 8f6f 	isb	sy
 80034c8:	f3bf 8f4f 	dsb	sy
 80034cc:	603b      	str	r3, [r7, #0]
    }
 80034ce:	bf00      	nop
 80034d0:	e7fe      	b.n	80034d0 <xTaskIncrementTick+0x44>
 80034d2:	4b34      	ldr	r3, [pc, #208]	; (80035a4 <xTaskIncrementTick+0x118>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	60fb      	str	r3, [r7, #12]
 80034d8:	4b33      	ldr	r3, [pc, #204]	; (80035a8 <xTaskIncrementTick+0x11c>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a31      	ldr	r2, [pc, #196]	; (80035a4 <xTaskIncrementTick+0x118>)
 80034de:	6013      	str	r3, [r2, #0]
 80034e0:	4a31      	ldr	r2, [pc, #196]	; (80035a8 <xTaskIncrementTick+0x11c>)
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	6013      	str	r3, [r2, #0]
 80034e6:	4b31      	ldr	r3, [pc, #196]	; (80035ac <xTaskIncrementTick+0x120>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	3301      	adds	r3, #1
 80034ec:	4a2f      	ldr	r2, [pc, #188]	; (80035ac <xTaskIncrementTick+0x120>)
 80034ee:	6013      	str	r3, [r2, #0]
 80034f0:	f000 faa0 	bl	8003a34 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80034f4:	4b2e      	ldr	r3, [pc, #184]	; (80035b0 <xTaskIncrementTick+0x124>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	693a      	ldr	r2, [r7, #16]
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d348      	bcc.n	8003590 <xTaskIncrementTick+0x104>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80034fe:	4b29      	ldr	r3, [pc, #164]	; (80035a4 <xTaskIncrementTick+0x118>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d104      	bne.n	8003512 <xTaskIncrementTick+0x86>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003508:	4b29      	ldr	r3, [pc, #164]	; (80035b0 <xTaskIncrementTick+0x124>)
 800350a:	f04f 32ff 	mov.w	r2, #4294967295
 800350e:	601a      	str	r2, [r3, #0]
                    break;
 8003510:	e03e      	b.n	8003590 <xTaskIncrementTick+0x104>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003512:	4b24      	ldr	r3, [pc, #144]	; (80035a4 <xTaskIncrementTick+0x118>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	68db      	ldr	r3, [r3, #12]
 800351a:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8003522:	693a      	ldr	r2, [r7, #16]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	429a      	cmp	r2, r3
 8003528:	d203      	bcs.n	8003532 <xTaskIncrementTick+0xa6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800352a:	4a21      	ldr	r2, [pc, #132]	; (80035b0 <xTaskIncrementTick+0x124>)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003530:	e02e      	b.n	8003590 <xTaskIncrementTick+0x104>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	3304      	adds	r3, #4
 8003536:	4618      	mov	r0, r3
 8003538:	f7fe ffd8 	bl	80024ec <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003540:	2b00      	cmp	r3, #0
 8003542:	d004      	beq.n	800354e <xTaskIncrementTick+0xc2>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	3318      	adds	r3, #24
 8003548:	4618      	mov	r0, r3
 800354a:	f7fe ffcf 	bl	80024ec <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	4618      	mov	r0, r3
 8003552:	f003 fa45 	bl	80069e0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800355a:	2201      	movs	r2, #1
 800355c:	409a      	lsls	r2, r3
 800355e:	4b15      	ldr	r3, [pc, #84]	; (80035b4 <xTaskIncrementTick+0x128>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4313      	orrs	r3, r2
 8003564:	4a13      	ldr	r2, [pc, #76]	; (80035b4 <xTaskIncrementTick+0x128>)
 8003566:	6013      	str	r3, [r2, #0]
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800356c:	4613      	mov	r3, r2
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	4413      	add	r3, r2
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	4a10      	ldr	r2, [pc, #64]	; (80035b8 <xTaskIncrementTick+0x12c>)
 8003576:	441a      	add	r2, r3
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	3304      	adds	r3, #4
 800357c:	4619      	mov	r1, r3
 800357e:	4610      	mov	r0, r2
 8003580:	f7fe ff57 	bl	8002432 <vListInsertEnd>
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003584:	e7bb      	b.n	80034fe <xTaskIncrementTick+0x72>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8003586:	4b0d      	ldr	r3, [pc, #52]	; (80035bc <xTaskIncrementTick+0x130>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	3301      	adds	r3, #1
 800358c:	4a0b      	ldr	r2, [pc, #44]	; (80035bc <xTaskIncrementTick+0x130>)
 800358e:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8003590:	697b      	ldr	r3, [r7, #20]
}
 8003592:	4618      	mov	r0, r3
 8003594:	3718      	adds	r7, #24
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	20000220 	.word	0x20000220
 80035a0:	200001fc 	.word	0x200001fc
 80035a4:	200001b0 	.word	0x200001b0
 80035a8:	200001b4 	.word	0x200001b4
 80035ac:	20000210 	.word	0x20000210
 80035b0:	20000218 	.word	0x20000218
 80035b4:	20000200 	.word	0x20000200
 80035b8:	20000124 	.word	0x20000124
 80035bc:	20000208 	.word	0x20000208

080035c0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b086      	sub	sp, #24
 80035c4:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80035c6:	4b2d      	ldr	r3, [pc, #180]	; (800367c <vTaskSwitchContext+0xbc>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d003      	beq.n	80035d6 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80035ce:	4b2c      	ldr	r3, [pc, #176]	; (8003680 <vTaskSwitchContext+0xc0>)
 80035d0:	2201      	movs	r2, #1
 80035d2:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80035d4:	e04d      	b.n	8003672 <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 80035d6:	4b2a      	ldr	r3, [pc, #168]	; (8003680 <vTaskSwitchContext+0xc0>)
 80035d8:	2200      	movs	r2, #0
 80035da:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80035dc:	4b29      	ldr	r3, [pc, #164]	; (8003684 <vTaskSwitchContext+0xc4>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	fab3 f383 	clz	r3, r3
 80035e8:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80035ea:	7afb      	ldrb	r3, [r7, #11]
 80035ec:	f1c3 031f 	rsb	r3, r3, #31
 80035f0:	617b      	str	r3, [r7, #20]
 80035f2:	4925      	ldr	r1, [pc, #148]	; (8003688 <vTaskSwitchContext+0xc8>)
 80035f4:	697a      	ldr	r2, [r7, #20]
 80035f6:	4613      	mov	r3, r2
 80035f8:	009b      	lsls	r3, r3, #2
 80035fa:	4413      	add	r3, r2
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	440b      	add	r3, r1
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d10a      	bne.n	800361c <vTaskSwitchContext+0x5c>
        __asm volatile
 8003606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800360a:	f383 8811 	msr	BASEPRI, r3
 800360e:	f3bf 8f6f 	isb	sy
 8003612:	f3bf 8f4f 	dsb	sy
 8003616:	607b      	str	r3, [r7, #4]
    }
 8003618:	bf00      	nop
 800361a:	e7fe      	b.n	800361a <vTaskSwitchContext+0x5a>
 800361c:	697a      	ldr	r2, [r7, #20]
 800361e:	4613      	mov	r3, r2
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	4413      	add	r3, r2
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	4a18      	ldr	r2, [pc, #96]	; (8003688 <vTaskSwitchContext+0xc8>)
 8003628:	4413      	add	r3, r2
 800362a:	613b      	str	r3, [r7, #16]
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	685a      	ldr	r2, [r3, #4]
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	605a      	str	r2, [r3, #4]
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	685a      	ldr	r2, [r3, #4]
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	3308      	adds	r3, #8
 800363e:	429a      	cmp	r2, r3
 8003640:	d104      	bne.n	800364c <vTaskSwitchContext+0x8c>
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	685a      	ldr	r2, [r3, #4]
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	605a      	str	r2, [r3, #4]
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	68db      	ldr	r3, [r3, #12]
 8003652:	4a0e      	ldr	r2, [pc, #56]	; (800368c <vTaskSwitchContext+0xcc>)
 8003654:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8003656:	4b0d      	ldr	r3, [pc, #52]	; (800368c <vTaskSwitchContext+0xcc>)
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	4b0d      	ldr	r3, [pc, #52]	; (8003690 <vTaskSwitchContext+0xd0>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	429a      	cmp	r2, r3
 8003660:	d102      	bne.n	8003668 <vTaskSwitchContext+0xa8>
 8003662:	f003 f91d 	bl	80068a0 <SEGGER_SYSVIEW_OnIdle>
}
 8003666:	e004      	b.n	8003672 <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 8003668:	4b08      	ldr	r3, [pc, #32]	; (800368c <vTaskSwitchContext+0xcc>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4618      	mov	r0, r3
 800366e:	f003 f975 	bl	800695c <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8003672:	bf00      	nop
 8003674:	3718      	adds	r7, #24
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	20000220 	.word	0x20000220
 8003680:	2000020c 	.word	0x2000020c
 8003684:	20000200 	.word	0x20000200
 8003688:	20000124 	.word	0x20000124
 800368c:	20000120 	.word	0x20000120
 8003690:	2000021c 	.word	0x2000021c

08003694 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
 800369c:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d10a      	bne.n	80036ba <vTaskPlaceOnEventList+0x26>
        __asm volatile
 80036a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036a8:	f383 8811 	msr	BASEPRI, r3
 80036ac:	f3bf 8f6f 	isb	sy
 80036b0:	f3bf 8f4f 	dsb	sy
 80036b4:	60fb      	str	r3, [r7, #12]
    }
 80036b6:	bf00      	nop
 80036b8:	e7fe      	b.n	80036b8 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80036ba:	4b07      	ldr	r3, [pc, #28]	; (80036d8 <vTaskPlaceOnEventList+0x44>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	3318      	adds	r3, #24
 80036c0:	4619      	mov	r1, r3
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f7fe fed9 	bl	800247a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80036c8:	2101      	movs	r1, #1
 80036ca:	6838      	ldr	r0, [r7, #0]
 80036cc:	f000 fa6c 	bl	8003ba8 <prvAddCurrentTaskToDelayedList>
}
 80036d0:	bf00      	nop
 80036d2:	3710      	adds	r7, #16
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	20000120 	.word	0x20000120

080036dc <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80036dc:	b580      	push	{r7, lr}
 80036de:	b086      	sub	sp, #24
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	60b9      	str	r1, [r7, #8]
 80036e6:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d10a      	bne.n	8003704 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 80036ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036f2:	f383 8811 	msr	BASEPRI, r3
 80036f6:	f3bf 8f6f 	isb	sy
 80036fa:	f3bf 8f4f 	dsb	sy
 80036fe:	617b      	str	r3, [r7, #20]
    }
 8003700:	bf00      	nop
 8003702:	e7fe      	b.n	8003702 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003704:	4b0b      	ldr	r3, [pc, #44]	; (8003734 <vTaskPlaceOnEventListRestricted+0x58>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	3318      	adds	r3, #24
 800370a:	4619      	mov	r1, r3
 800370c:	68f8      	ldr	r0, [r7, #12]
 800370e:	f7fe fe90 	bl	8002432 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d002      	beq.n	800371e <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 8003718:	f04f 33ff 	mov.w	r3, #4294967295
 800371c:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 800371e:	2024      	movs	r0, #36	; 0x24
 8003720:	f002 fbc0 	bl	8005ea4 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003724:	6879      	ldr	r1, [r7, #4]
 8003726:	68b8      	ldr	r0, [r7, #8]
 8003728:	f000 fa3e 	bl	8003ba8 <prvAddCurrentTaskToDelayedList>
    }
 800372c:	bf00      	nop
 800372e:	3718      	adds	r7, #24
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}
 8003734:	20000120 	.word	0x20000120

08003738 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b086      	sub	sp, #24
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d10a      	bne.n	8003764 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 800374e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003752:	f383 8811 	msr	BASEPRI, r3
 8003756:	f3bf 8f6f 	isb	sy
 800375a:	f3bf 8f4f 	dsb	sy
 800375e:	60fb      	str	r3, [r7, #12]
    }
 8003760:	bf00      	nop
 8003762:	e7fe      	b.n	8003762 <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	3318      	adds	r3, #24
 8003768:	4618      	mov	r0, r3
 800376a:	f7fe febf 	bl	80024ec <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800376e:	4b1f      	ldr	r3, [pc, #124]	; (80037ec <xTaskRemoveFromEventList+0xb4>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d120      	bne.n	80037b8 <xTaskRemoveFromEventList+0x80>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	3304      	adds	r3, #4
 800377a:	4618      	mov	r0, r3
 800377c:	f7fe feb6 	bl	80024ec <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	4618      	mov	r0, r3
 8003784:	f003 f92c 	bl	80069e0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800378c:	2201      	movs	r2, #1
 800378e:	409a      	lsls	r2, r3
 8003790:	4b17      	ldr	r3, [pc, #92]	; (80037f0 <xTaskRemoveFromEventList+0xb8>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4313      	orrs	r3, r2
 8003796:	4a16      	ldr	r2, [pc, #88]	; (80037f0 <xTaskRemoveFromEventList+0xb8>)
 8003798:	6013      	str	r3, [r2, #0]
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800379e:	4613      	mov	r3, r2
 80037a0:	009b      	lsls	r3, r3, #2
 80037a2:	4413      	add	r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	4a13      	ldr	r2, [pc, #76]	; (80037f4 <xTaskRemoveFromEventList+0xbc>)
 80037a8:	441a      	add	r2, r3
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	3304      	adds	r3, #4
 80037ae:	4619      	mov	r1, r3
 80037b0:	4610      	mov	r0, r2
 80037b2:	f7fe fe3e 	bl	8002432 <vListInsertEnd>
 80037b6:	e005      	b.n	80037c4 <xTaskRemoveFromEventList+0x8c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	3318      	adds	r3, #24
 80037bc:	4619      	mov	r1, r3
 80037be:	480e      	ldr	r0, [pc, #56]	; (80037f8 <xTaskRemoveFromEventList+0xc0>)
 80037c0:	f7fe fe37 	bl	8002432 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037c8:	4b0c      	ldr	r3, [pc, #48]	; (80037fc <xTaskRemoveFromEventList+0xc4>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d905      	bls.n	80037de <xTaskRemoveFromEventList+0xa6>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80037d2:	2301      	movs	r3, #1
 80037d4:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80037d6:	4b0a      	ldr	r3, [pc, #40]	; (8003800 <xTaskRemoveFromEventList+0xc8>)
 80037d8:	2201      	movs	r2, #1
 80037da:	601a      	str	r2, [r3, #0]
 80037dc:	e001      	b.n	80037e2 <xTaskRemoveFromEventList+0xaa>
    }
    else
    {
        xReturn = pdFALSE;
 80037de:	2300      	movs	r3, #0
 80037e0:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 80037e2:	697b      	ldr	r3, [r7, #20]
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3718      	adds	r7, #24
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	20000220 	.word	0x20000220
 80037f0:	20000200 	.word	0x20000200
 80037f4:	20000124 	.word	0x20000124
 80037f8:	200001b8 	.word	0x200001b8
 80037fc:	20000120 	.word	0x20000120
 8003800:	2000020c 	.word	0x2000020c

08003804 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800380c:	4b06      	ldr	r3, [pc, #24]	; (8003828 <vTaskInternalSetTimeOutState+0x24>)
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003814:	4b05      	ldr	r3, [pc, #20]	; (800382c <vTaskInternalSetTimeOutState+0x28>)
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	605a      	str	r2, [r3, #4]
}
 800381c:	bf00      	nop
 800381e:	370c      	adds	r7, #12
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr
 8003828:	20000210 	.word	0x20000210
 800382c:	200001fc 	.word	0x200001fc

08003830 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b088      	sub	sp, #32
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d10a      	bne.n	8003856 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8003840:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003844:	f383 8811 	msr	BASEPRI, r3
 8003848:	f3bf 8f6f 	isb	sy
 800384c:	f3bf 8f4f 	dsb	sy
 8003850:	613b      	str	r3, [r7, #16]
    }
 8003852:	bf00      	nop
 8003854:	e7fe      	b.n	8003854 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d10a      	bne.n	8003872 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 800385c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003860:	f383 8811 	msr	BASEPRI, r3
 8003864:	f3bf 8f6f 	isb	sy
 8003868:	f3bf 8f4f 	dsb	sy
 800386c:	60fb      	str	r3, [r7, #12]
    }
 800386e:	bf00      	nop
 8003870:	e7fe      	b.n	8003870 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8003872:	f000 fecf 	bl	8004614 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8003876:	4b1f      	ldr	r3, [pc, #124]	; (80038f4 <xTaskCheckForTimeOut+0xc4>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	69ba      	ldr	r2, [r7, #24]
 8003882:	1ad3      	subs	r3, r2, r3
 8003884:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800388e:	d102      	bne.n	8003896 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003890:	2300      	movs	r3, #0
 8003892:	61fb      	str	r3, [r7, #28]
 8003894:	e026      	b.n	80038e4 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	4b17      	ldr	r3, [pc, #92]	; (80038f8 <xTaskCheckForTimeOut+0xc8>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	429a      	cmp	r2, r3
 80038a0:	d00a      	beq.n	80038b8 <xTaskCheckForTimeOut+0x88>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	69ba      	ldr	r2, [r7, #24]
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d305      	bcc.n	80038b8 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80038ac:	2301      	movs	r3, #1
 80038ae:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	2200      	movs	r2, #0
 80038b4:	601a      	str	r2, [r3, #0]
 80038b6:	e015      	b.n	80038e4 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	697a      	ldr	r2, [r7, #20]
 80038be:	429a      	cmp	r2, r3
 80038c0:	d20b      	bcs.n	80038da <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	1ad2      	subs	r2, r2, r3
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f7ff ff98 	bl	8003804 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80038d4:	2300      	movs	r3, #0
 80038d6:	61fb      	str	r3, [r7, #28]
 80038d8:	e004      	b.n	80038e4 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	2200      	movs	r2, #0
 80038de:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80038e0:	2301      	movs	r3, #1
 80038e2:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80038e4:	f000 fec6 	bl	8004674 <vPortExitCritical>

    return xReturn;
 80038e8:	69fb      	ldr	r3, [r7, #28]
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3720      	adds	r7, #32
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	bf00      	nop
 80038f4:	200001fc 	.word	0x200001fc
 80038f8:	20000210 	.word	0x20000210

080038fc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80038fc:	b480      	push	{r7}
 80038fe:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003900:	4b03      	ldr	r3, [pc, #12]	; (8003910 <vTaskMissedYield+0x14>)
 8003902:	2201      	movs	r2, #1
 8003904:	601a      	str	r2, [r3, #0]
}
 8003906:	bf00      	nop
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr
 8003910:	2000020c 	.word	0x2000020c

08003914 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b082      	sub	sp, #8
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800391c:	f000 f84c 	bl	80039b8 <prvCheckTasksWaitingTermination>
            {
                /* If we are not using preemption we keep forcing a task switch to
                 * see if any other task has become available.  If we are using
                 * preemption we don't need to do this as any task becoming available
                 * will automatically get the processor anyway. */
                taskYIELD();
 8003920:	4b04      	ldr	r3, [pc, #16]	; (8003934 <prvIdleTask+0x20>)
 8003922:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003926:	601a      	str	r2, [r3, #0]
 8003928:	f3bf 8f4f 	dsb	sy
 800392c:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8003930:	e7f4      	b.n	800391c <prvIdleTask+0x8>
 8003932:	bf00      	nop
 8003934:	e000ed04 	.word	0xe000ed04

08003938 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800393e:	2300      	movs	r3, #0
 8003940:	607b      	str	r3, [r7, #4]
 8003942:	e00c      	b.n	800395e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003944:	687a      	ldr	r2, [r7, #4]
 8003946:	4613      	mov	r3, r2
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	4413      	add	r3, r2
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	4a12      	ldr	r2, [pc, #72]	; (8003998 <prvInitialiseTaskLists+0x60>)
 8003950:	4413      	add	r3, r2
 8003952:	4618      	mov	r0, r3
 8003954:	f7fe fd40 	bl	80023d8 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	3301      	adds	r3, #1
 800395c:	607b      	str	r3, [r7, #4]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2b04      	cmp	r3, #4
 8003962:	d9ef      	bls.n	8003944 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003964:	480d      	ldr	r0, [pc, #52]	; (800399c <prvInitialiseTaskLists+0x64>)
 8003966:	f7fe fd37 	bl	80023d8 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800396a:	480d      	ldr	r0, [pc, #52]	; (80039a0 <prvInitialiseTaskLists+0x68>)
 800396c:	f7fe fd34 	bl	80023d8 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003970:	480c      	ldr	r0, [pc, #48]	; (80039a4 <prvInitialiseTaskLists+0x6c>)
 8003972:	f7fe fd31 	bl	80023d8 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8003976:	480c      	ldr	r0, [pc, #48]	; (80039a8 <prvInitialiseTaskLists+0x70>)
 8003978:	f7fe fd2e 	bl	80023d8 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 800397c:	480b      	ldr	r0, [pc, #44]	; (80039ac <prvInitialiseTaskLists+0x74>)
 800397e:	f7fe fd2b 	bl	80023d8 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003982:	4b0b      	ldr	r3, [pc, #44]	; (80039b0 <prvInitialiseTaskLists+0x78>)
 8003984:	4a05      	ldr	r2, [pc, #20]	; (800399c <prvInitialiseTaskLists+0x64>)
 8003986:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003988:	4b0a      	ldr	r3, [pc, #40]	; (80039b4 <prvInitialiseTaskLists+0x7c>)
 800398a:	4a05      	ldr	r2, [pc, #20]	; (80039a0 <prvInitialiseTaskLists+0x68>)
 800398c:	601a      	str	r2, [r3, #0]
}
 800398e:	bf00      	nop
 8003990:	3708      	adds	r7, #8
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}
 8003996:	bf00      	nop
 8003998:	20000124 	.word	0x20000124
 800399c:	20000188 	.word	0x20000188
 80039a0:	2000019c 	.word	0x2000019c
 80039a4:	200001b8 	.word	0x200001b8
 80039a8:	200001cc 	.word	0x200001cc
 80039ac:	200001e4 	.word	0x200001e4
 80039b0:	200001b0 	.word	0x200001b0
 80039b4:	200001b4 	.word	0x200001b4

080039b8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b082      	sub	sp, #8
 80039bc:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80039be:	e019      	b.n	80039f4 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 80039c0:	f000 fe28 	bl	8004614 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80039c4:	4b10      	ldr	r3, [pc, #64]	; (8003a08 <prvCheckTasksWaitingTermination+0x50>)
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	3304      	adds	r3, #4
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7fe fd8b 	bl	80024ec <uxListRemove>
                    --uxCurrentNumberOfTasks;
 80039d6:	4b0d      	ldr	r3, [pc, #52]	; (8003a0c <prvCheckTasksWaitingTermination+0x54>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	3b01      	subs	r3, #1
 80039dc:	4a0b      	ldr	r2, [pc, #44]	; (8003a0c <prvCheckTasksWaitingTermination+0x54>)
 80039de:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 80039e0:	4b0b      	ldr	r3, [pc, #44]	; (8003a10 <prvCheckTasksWaitingTermination+0x58>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	3b01      	subs	r3, #1
 80039e6:	4a0a      	ldr	r2, [pc, #40]	; (8003a10 <prvCheckTasksWaitingTermination+0x58>)
 80039e8:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 80039ea:	f000 fe43 	bl	8004674 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f000 f810 	bl	8003a14 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80039f4:	4b06      	ldr	r3, [pc, #24]	; (8003a10 <prvCheckTasksWaitingTermination+0x58>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d1e1      	bne.n	80039c0 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 80039fc:	bf00      	nop
 80039fe:	bf00      	nop
 8003a00:	3708      	adds	r7, #8
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	200001cc 	.word	0x200001cc
 8003a0c:	200001f8 	.word	0x200001f8
 8003a10:	200001e0 	.word	0x200001e0

08003a14 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a20:	4618      	mov	r0, r3
 8003a22:	f001 f803 	bl	8004a2c <vPortFree>
                vPortFree( pxTCB );
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f001 f800 	bl	8004a2c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003a2c:	bf00      	nop
 8003a2e:	3708      	adds	r7, #8
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003a34:	b480      	push	{r7}
 8003a36:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003a38:	4b0a      	ldr	r3, [pc, #40]	; (8003a64 <prvResetNextTaskUnblockTime+0x30>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d104      	bne.n	8003a4c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003a42:	4b09      	ldr	r3, [pc, #36]	; (8003a68 <prvResetNextTaskUnblockTime+0x34>)
 8003a44:	f04f 32ff 	mov.w	r2, #4294967295
 8003a48:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8003a4a:	e005      	b.n	8003a58 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003a4c:	4b05      	ldr	r3, [pc, #20]	; (8003a64 <prvResetNextTaskUnblockTime+0x30>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a04      	ldr	r2, [pc, #16]	; (8003a68 <prvResetNextTaskUnblockTime+0x34>)
 8003a56:	6013      	str	r3, [r2, #0]
}
 8003a58:	bf00      	nop
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a60:	4770      	bx	lr
 8003a62:	bf00      	nop
 8003a64:	200001b0 	.word	0x200001b0
 8003a68:	20000218 	.word	0x20000218

08003a6c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003a72:	4b0b      	ldr	r3, [pc, #44]	; (8003aa0 <xTaskGetSchedulerState+0x34>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d102      	bne.n	8003a80 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	607b      	str	r3, [r7, #4]
 8003a7e:	e008      	b.n	8003a92 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a80:	4b08      	ldr	r3, [pc, #32]	; (8003aa4 <xTaskGetSchedulerState+0x38>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d102      	bne.n	8003a8e <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8003a88:	2302      	movs	r3, #2
 8003a8a:	607b      	str	r3, [r7, #4]
 8003a8c:	e001      	b.n	8003a92 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003a92:	687b      	ldr	r3, [r7, #4]
    }
 8003a94:	4618      	mov	r0, r3
 8003a96:	370c      	adds	r7, #12
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9e:	4770      	bx	lr
 8003aa0:	20000204 	.word	0x20000204
 8003aa4:	20000220 	.word	0x20000220

08003aa8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b086      	sub	sp, #24
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d068      	beq.n	8003b90 <xTaskPriorityDisinherit+0xe8>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8003abe:	4b37      	ldr	r3, [pc, #220]	; (8003b9c <xTaskPriorityDisinherit+0xf4>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	693a      	ldr	r2, [r7, #16]
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d00a      	beq.n	8003ade <xTaskPriorityDisinherit+0x36>
        __asm volatile
 8003ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003acc:	f383 8811 	msr	BASEPRI, r3
 8003ad0:	f3bf 8f6f 	isb	sy
 8003ad4:	f3bf 8f4f 	dsb	sy
 8003ad8:	60fb      	str	r3, [r7, #12]
    }
 8003ada:	bf00      	nop
 8003adc:	e7fe      	b.n	8003adc <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d10a      	bne.n	8003afc <xTaskPriorityDisinherit+0x54>
        __asm volatile
 8003ae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aea:	f383 8811 	msr	BASEPRI, r3
 8003aee:	f3bf 8f6f 	isb	sy
 8003af2:	f3bf 8f4f 	dsb	sy
 8003af6:	60bb      	str	r3, [r7, #8]
    }
 8003af8:	bf00      	nop
 8003afa:	e7fe      	b.n	8003afa <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b00:	1e5a      	subs	r2, r3, #1
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	d03e      	beq.n	8003b90 <xTaskPriorityDisinherit+0xe8>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d13a      	bne.n	8003b90 <xTaskPriorityDisinherit+0xe8>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	3304      	adds	r3, #4
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f7fe fce4 	bl	80024ec <uxListRemove>
 8003b24:	4603      	mov	r3, r0
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d10a      	bne.n	8003b40 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b2e:	2201      	movs	r2, #1
 8003b30:	fa02 f303 	lsl.w	r3, r2, r3
 8003b34:	43da      	mvns	r2, r3
 8003b36:	4b1a      	ldr	r3, [pc, #104]	; (8003ba0 <xTaskPriorityDisinherit+0xf8>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	4a18      	ldr	r2, [pc, #96]	; (8003ba0 <xTaskPriorityDisinherit+0xf8>)
 8003b3e:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	4619      	mov	r1, r3
 8003b44:	204a      	movs	r0, #74	; 0x4a
 8003b46:	f002 f9cb 	bl	8005ee0 <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b56:	f1c3 0205 	rsb	r2, r3, #5
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b62:	2201      	movs	r2, #1
 8003b64:	409a      	lsls	r2, r3
 8003b66:	4b0e      	ldr	r3, [pc, #56]	; (8003ba0 <xTaskPriorityDisinherit+0xf8>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	4a0c      	ldr	r2, [pc, #48]	; (8003ba0 <xTaskPriorityDisinherit+0xf8>)
 8003b6e:	6013      	str	r3, [r2, #0]
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b74:	4613      	mov	r3, r2
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	4413      	add	r3, r2
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	4a09      	ldr	r2, [pc, #36]	; (8003ba4 <xTaskPriorityDisinherit+0xfc>)
 8003b7e:	441a      	add	r2, r3
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	3304      	adds	r3, #4
 8003b84:	4619      	mov	r1, r3
 8003b86:	4610      	mov	r0, r2
 8003b88:	f7fe fc53 	bl	8002432 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003b90:	697b      	ldr	r3, [r7, #20]
    }
 8003b92:	4618      	mov	r0, r3
 8003b94:	3718      	adds	r7, #24
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	20000120 	.word	0x20000120
 8003ba0:	20000200 	.word	0x20000200
 8003ba4:	20000124 	.word	0x20000124

08003ba8 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b084      	sub	sp, #16
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
 8003bb0:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003bb2:	4b32      	ldr	r3, [pc, #200]	; (8003c7c <prvAddCurrentTaskToDelayedList+0xd4>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003bb8:	4b31      	ldr	r3, [pc, #196]	; (8003c80 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	3304      	adds	r3, #4
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f7fe fc94 	bl	80024ec <uxListRemove>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d10b      	bne.n	8003be2 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003bca:	4b2d      	ldr	r3, [pc, #180]	; (8003c80 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd6:	43da      	mvns	r2, r3
 8003bd8:	4b2a      	ldr	r3, [pc, #168]	; (8003c84 <prvAddCurrentTaskToDelayedList+0xdc>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4013      	ands	r3, r2
 8003bde:	4a29      	ldr	r2, [pc, #164]	; (8003c84 <prvAddCurrentTaskToDelayedList+0xdc>)
 8003be0:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003be8:	d110      	bne.n	8003c0c <prvAddCurrentTaskToDelayedList+0x64>
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d00d      	beq.n	8003c0c <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8003bf0:	4b23      	ldr	r3, [pc, #140]	; (8003c80 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	211b      	movs	r1, #27
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f002 ff34 	bl	8006a64 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003bfc:	4b20      	ldr	r3, [pc, #128]	; (8003c80 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	3304      	adds	r3, #4
 8003c02:	4619      	mov	r1, r3
 8003c04:	4820      	ldr	r0, [pc, #128]	; (8003c88 <prvAddCurrentTaskToDelayedList+0xe0>)
 8003c06:	f7fe fc14 	bl	8002432 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8003c0a:	e032      	b.n	8003c72 <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8003c0c:	68fa      	ldr	r2, [r7, #12]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4413      	add	r3, r2
 8003c12:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003c14:	4b1a      	ldr	r3, [pc, #104]	; (8003c80 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	68ba      	ldr	r2, [r7, #8]
 8003c1a:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8003c1c:	68ba      	ldr	r2, [r7, #8]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d20f      	bcs.n	8003c44 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8003c24:	4b16      	ldr	r3, [pc, #88]	; (8003c80 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	2104      	movs	r1, #4
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f002 ff1a 	bl	8006a64 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c30:	4b16      	ldr	r3, [pc, #88]	; (8003c8c <prvAddCurrentTaskToDelayedList+0xe4>)
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	4b12      	ldr	r3, [pc, #72]	; (8003c80 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	3304      	adds	r3, #4
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	4610      	mov	r0, r2
 8003c3e:	f7fe fc1c 	bl	800247a <vListInsert>
}
 8003c42:	e016      	b.n	8003c72 <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 8003c44:	4b0e      	ldr	r3, [pc, #56]	; (8003c80 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	2104      	movs	r1, #4
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f002 ff0a 	bl	8006a64 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c50:	4b0f      	ldr	r3, [pc, #60]	; (8003c90 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	4b0a      	ldr	r3, [pc, #40]	; (8003c80 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	3304      	adds	r3, #4
 8003c5a:	4619      	mov	r1, r3
 8003c5c:	4610      	mov	r0, r2
 8003c5e:	f7fe fc0c 	bl	800247a <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8003c62:	4b0c      	ldr	r3, [pc, #48]	; (8003c94 <prvAddCurrentTaskToDelayedList+0xec>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	68ba      	ldr	r2, [r7, #8]
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d202      	bcs.n	8003c72 <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8003c6c:	4a09      	ldr	r2, [pc, #36]	; (8003c94 <prvAddCurrentTaskToDelayedList+0xec>)
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	6013      	str	r3, [r2, #0]
}
 8003c72:	bf00      	nop
 8003c74:	3710      	adds	r7, #16
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	200001fc 	.word	0x200001fc
 8003c80:	20000120 	.word	0x20000120
 8003c84:	20000200 	.word	0x20000200
 8003c88:	200001e4 	.word	0x200001e4
 8003c8c:	200001b4 	.word	0x200001b4
 8003c90:	200001b0 	.word	0x200001b0
 8003c94:	20000218 	.word	0x20000218

08003c98 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b084      	sub	sp, #16
 8003c9c:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8003ca2:	f000 fad5 	bl	8004250 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003ca6:	4b11      	ldr	r3, [pc, #68]	; (8003cec <xTimerCreateTimerTask+0x54>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d00b      	beq.n	8003cc6 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8003cae:	4b10      	ldr	r3, [pc, #64]	; (8003cf0 <xTimerCreateTimerTask+0x58>)
 8003cb0:	9301      	str	r3, [sp, #4]
 8003cb2:	2302      	movs	r3, #2
 8003cb4:	9300      	str	r3, [sp, #0]
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003cbc:	490d      	ldr	r1, [pc, #52]	; (8003cf4 <xTimerCreateTimerTask+0x5c>)
 8003cbe:	480e      	ldr	r0, [pc, #56]	; (8003cf8 <xTimerCreateTimerTask+0x60>)
 8003cc0:	f7ff f96a 	bl	8002f98 <xTaskCreate>
 8003cc4:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d10a      	bne.n	8003ce2 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8003ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cd0:	f383 8811 	msr	BASEPRI, r3
 8003cd4:	f3bf 8f6f 	isb	sy
 8003cd8:	f3bf 8f4f 	dsb	sy
 8003cdc:	603b      	str	r3, [r7, #0]
    }
 8003cde:	bf00      	nop
 8003ce0:	e7fe      	b.n	8003ce0 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8003ce2:	687b      	ldr	r3, [r7, #4]
    }
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	3708      	adds	r7, #8
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}
 8003cec:	20000254 	.word	0x20000254
 8003cf0:	20000258 	.word	0x20000258
 8003cf4:	080077d8 	.word	0x080077d8
 8003cf8:	08003e31 	.word	0x08003e31

08003cfc <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b08a      	sub	sp, #40	; 0x28
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	60f8      	str	r0, [r7, #12]
 8003d04:	60b9      	str	r1, [r7, #8]
 8003d06:	607a      	str	r2, [r7, #4]
 8003d08:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d10a      	bne.n	8003d2a <xTimerGenericCommand+0x2e>
        __asm volatile
 8003d14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d18:	f383 8811 	msr	BASEPRI, r3
 8003d1c:	f3bf 8f6f 	isb	sy
 8003d20:	f3bf 8f4f 	dsb	sy
 8003d24:	623b      	str	r3, [r7, #32]
    }
 8003d26:	bf00      	nop
 8003d28:	e7fe      	b.n	8003d28 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8003d2a:	4b1a      	ldr	r3, [pc, #104]	; (8003d94 <xTimerGenericCommand+0x98>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d02a      	beq.n	8003d88 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	2b05      	cmp	r3, #5
 8003d42:	dc18      	bgt.n	8003d76 <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003d44:	f7ff fe92 	bl	8003a6c <xTaskGetSchedulerState>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d109      	bne.n	8003d62 <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003d4e:	4b11      	ldr	r3, [pc, #68]	; (8003d94 <xTimerGenericCommand+0x98>)
 8003d50:	6818      	ldr	r0, [r3, #0]
 8003d52:	f107 0114 	add.w	r1, r7, #20
 8003d56:	2300      	movs	r3, #0
 8003d58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d5a:	f7fe fcd5 	bl	8002708 <xQueueGenericSend>
 8003d5e:	6278      	str	r0, [r7, #36]	; 0x24
 8003d60:	e012      	b.n	8003d88 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003d62:	4b0c      	ldr	r3, [pc, #48]	; (8003d94 <xTimerGenericCommand+0x98>)
 8003d64:	6818      	ldr	r0, [r3, #0]
 8003d66:	f107 0114 	add.w	r1, r7, #20
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	f7fe fccb 	bl	8002708 <xQueueGenericSend>
 8003d72:	6278      	str	r0, [r7, #36]	; 0x24
 8003d74:	e008      	b.n	8003d88 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003d76:	4b07      	ldr	r3, [pc, #28]	; (8003d94 <xTimerGenericCommand+0x98>)
 8003d78:	6818      	ldr	r0, [r3, #0]
 8003d7a:	f107 0114 	add.w	r1, r7, #20
 8003d7e:	2300      	movs	r3, #0
 8003d80:	683a      	ldr	r2, [r7, #0]
 8003d82:	f7fe fdcf 	bl	8002924 <xQueueGenericSendFromISR>
 8003d86:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3728      	adds	r7, #40	; 0x28
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	20000254 	.word	0x20000254

08003d98 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b088      	sub	sp, #32
 8003d9c:	af02      	add	r7, sp, #8
 8003d9e:	6078      	str	r0, [r7, #4]
 8003da0:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003da2:	4b22      	ldr	r3, [pc, #136]	; (8003e2c <prvProcessExpiredTimer+0x94>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	68db      	ldr	r3, [r3, #12]
 8003daa:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	3304      	adds	r3, #4
 8003db0:	4618      	mov	r0, r3
 8003db2:	f7fe fb9b 	bl	80024ec <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003dbc:	f003 0304 	and.w	r3, r3, #4
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d022      	beq.n	8003e0a <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	699a      	ldr	r2, [r3, #24]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	18d1      	adds	r1, r2, r3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	683a      	ldr	r2, [r7, #0]
 8003dd0:	6978      	ldr	r0, [r7, #20]
 8003dd2:	f000 f8d1 	bl	8003f78 <prvInsertTimerInActiveList>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d01f      	beq.n	8003e1c <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003ddc:	2300      	movs	r3, #0
 8003dde:	9300      	str	r3, [sp, #0]
 8003de0:	2300      	movs	r3, #0
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	2100      	movs	r1, #0
 8003de6:	6978      	ldr	r0, [r7, #20]
 8003de8:	f7ff ff88 	bl	8003cfc <xTimerGenericCommand>
 8003dec:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d113      	bne.n	8003e1c <prvProcessExpiredTimer+0x84>
        __asm volatile
 8003df4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003df8:	f383 8811 	msr	BASEPRI, r3
 8003dfc:	f3bf 8f6f 	isb	sy
 8003e00:	f3bf 8f4f 	dsb	sy
 8003e04:	60fb      	str	r3, [r7, #12]
    }
 8003e06:	bf00      	nop
 8003e08:	e7fe      	b.n	8003e08 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e10:	f023 0301 	bic.w	r3, r3, #1
 8003e14:	b2da      	uxtb	r2, r3
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	6a1b      	ldr	r3, [r3, #32]
 8003e20:	6978      	ldr	r0, [r7, #20]
 8003e22:	4798      	blx	r3
    }
 8003e24:	bf00      	nop
 8003e26:	3718      	adds	r7, #24
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	2000024c 	.word	0x2000024c

08003e30 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003e38:	f107 0308 	add.w	r3, r7, #8
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f000 f857 	bl	8003ef0 <prvGetNextExpireTime>
 8003e42:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	4619      	mov	r1, r3
 8003e48:	68f8      	ldr	r0, [r7, #12]
 8003e4a:	f000 f803 	bl	8003e54 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003e4e:	f000 f8d5 	bl	8003ffc <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003e52:	e7f1      	b.n	8003e38 <prvTimerTask+0x8>

08003e54 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003e5e:	f7ff fa53 	bl	8003308 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003e62:	f107 0308 	add.w	r3, r7, #8
 8003e66:	4618      	mov	r0, r3
 8003e68:	f000 f866 	bl	8003f38 <prvSampleTimeNow>
 8003e6c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003e6e:	68bb      	ldr	r3, [r7, #8]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d130      	bne.n	8003ed6 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d10a      	bne.n	8003e90 <prvProcessTimerOrBlockTask+0x3c>
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	429a      	cmp	r2, r3
 8003e80:	d806      	bhi.n	8003e90 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003e82:	f7ff fa4f 	bl	8003324 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003e86:	68f9      	ldr	r1, [r7, #12]
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f7ff ff85 	bl	8003d98 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003e8e:	e024      	b.n	8003eda <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d008      	beq.n	8003ea8 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003e96:	4b13      	ldr	r3, [pc, #76]	; (8003ee4 <prvProcessTimerOrBlockTask+0x90>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d101      	bne.n	8003ea4 <prvProcessTimerOrBlockTask+0x50>
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e000      	b.n	8003ea6 <prvProcessTimerOrBlockTask+0x52>
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003ea8:	4b0f      	ldr	r3, [pc, #60]	; (8003ee8 <prvProcessTimerOrBlockTask+0x94>)
 8003eaa:	6818      	ldr	r0, [r3, #0]
 8003eac:	687a      	ldr	r2, [r7, #4]
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	683a      	ldr	r2, [r7, #0]
 8003eb4:	4619      	mov	r1, r3
 8003eb6:	f7ff f83b 	bl	8002f30 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003eba:	f7ff fa33 	bl	8003324 <xTaskResumeAll>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d10a      	bne.n	8003eda <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8003ec4:	4b09      	ldr	r3, [pc, #36]	; (8003eec <prvProcessTimerOrBlockTask+0x98>)
 8003ec6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003eca:	601a      	str	r2, [r3, #0]
 8003ecc:	f3bf 8f4f 	dsb	sy
 8003ed0:	f3bf 8f6f 	isb	sy
    }
 8003ed4:	e001      	b.n	8003eda <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8003ed6:	f7ff fa25 	bl	8003324 <xTaskResumeAll>
    }
 8003eda:	bf00      	nop
 8003edc:	3710      	adds	r7, #16
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}
 8003ee2:	bf00      	nop
 8003ee4:	20000250 	.word	0x20000250
 8003ee8:	20000254 	.word	0x20000254
 8003eec:	e000ed04 	.word	0xe000ed04

08003ef0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003ef0:	b480      	push	{r7}
 8003ef2:	b085      	sub	sp, #20
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003ef8:	4b0e      	ldr	r3, [pc, #56]	; (8003f34 <prvGetNextExpireTime+0x44>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d101      	bne.n	8003f06 <prvGetNextExpireTime+0x16>
 8003f02:	2201      	movs	r2, #1
 8003f04:	e000      	b.n	8003f08 <prvGetNextExpireTime+0x18>
 8003f06:	2200      	movs	r2, #0
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d105      	bne.n	8003f20 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003f14:	4b07      	ldr	r3, [pc, #28]	; (8003f34 <prvGetNextExpireTime+0x44>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	68db      	ldr	r3, [r3, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	60fb      	str	r3, [r7, #12]
 8003f1e:	e001      	b.n	8003f24 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003f20:	2300      	movs	r3, #0
 8003f22:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003f24:	68fb      	ldr	r3, [r7, #12]
    }
 8003f26:	4618      	mov	r0, r3
 8003f28:	3714      	adds	r7, #20
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr
 8003f32:	bf00      	nop
 8003f34:	2000024c 	.word	0x2000024c

08003f38 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b084      	sub	sp, #16
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003f40:	f7ff fa82 	bl	8003448 <xTaskGetTickCount>
 8003f44:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003f46:	4b0b      	ldr	r3, [pc, #44]	; (8003f74 <prvSampleTimeNow+0x3c>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	68fa      	ldr	r2, [r7, #12]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d205      	bcs.n	8003f5c <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003f50:	f000 f91a 	bl	8004188 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2201      	movs	r2, #1
 8003f58:	601a      	str	r2, [r3, #0]
 8003f5a:	e002      	b.n	8003f62 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003f62:	4a04      	ldr	r2, [pc, #16]	; (8003f74 <prvSampleTimeNow+0x3c>)
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003f68:	68fb      	ldr	r3, [r7, #12]
    }
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3710      	adds	r7, #16
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	bf00      	nop
 8003f74:	2000025c 	.word	0x2000025c

08003f78 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b086      	sub	sp, #24
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	60f8      	str	r0, [r7, #12]
 8003f80:	60b9      	str	r1, [r7, #8]
 8003f82:	607a      	str	r2, [r7, #4]
 8003f84:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003f86:	2300      	movs	r3, #0
 8003f88:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	68ba      	ldr	r2, [r7, #8]
 8003f8e:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	68fa      	ldr	r2, [r7, #12]
 8003f94:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8003f96:	68ba      	ldr	r2, [r7, #8]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d812      	bhi.n	8003fc4 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	1ad2      	subs	r2, r2, r3
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	699b      	ldr	r3, [r3, #24]
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d302      	bcc.n	8003fb2 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003fac:	2301      	movs	r3, #1
 8003fae:	617b      	str	r3, [r7, #20]
 8003fb0:	e01b      	b.n	8003fea <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003fb2:	4b10      	ldr	r3, [pc, #64]	; (8003ff4 <prvInsertTimerInActiveList+0x7c>)
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	3304      	adds	r3, #4
 8003fba:	4619      	mov	r1, r3
 8003fbc:	4610      	mov	r0, r2
 8003fbe:	f7fe fa5c 	bl	800247a <vListInsert>
 8003fc2:	e012      	b.n	8003fea <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003fc4:	687a      	ldr	r2, [r7, #4]
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d206      	bcs.n	8003fda <prvInsertTimerInActiveList+0x62>
 8003fcc:	68ba      	ldr	r2, [r7, #8]
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	429a      	cmp	r2, r3
 8003fd2:	d302      	bcc.n	8003fda <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	617b      	str	r3, [r7, #20]
 8003fd8:	e007      	b.n	8003fea <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003fda:	4b07      	ldr	r3, [pc, #28]	; (8003ff8 <prvInsertTimerInActiveList+0x80>)
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	3304      	adds	r3, #4
 8003fe2:	4619      	mov	r1, r3
 8003fe4:	4610      	mov	r0, r2
 8003fe6:	f7fe fa48 	bl	800247a <vListInsert>
            }
        }

        return xProcessTimerNow;
 8003fea:	697b      	ldr	r3, [r7, #20]
    }
 8003fec:	4618      	mov	r0, r3
 8003fee:	3718      	adds	r7, #24
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	20000250 	.word	0x20000250
 8003ff8:	2000024c 	.word	0x2000024c

08003ffc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b08c      	sub	sp, #48	; 0x30
 8004000:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004002:	e0ae      	b.n	8004162 <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	2b00      	cmp	r3, #0
 8004008:	f2c0 80aa 	blt.w	8004160 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004012:	695b      	ldr	r3, [r3, #20]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d004      	beq.n	8004022 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800401a:	3304      	adds	r3, #4
 800401c:	4618      	mov	r0, r3
 800401e:	f7fe fa65 	bl	80024ec <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004022:	1d3b      	adds	r3, r7, #4
 8004024:	4618      	mov	r0, r3
 8004026:	f7ff ff87 	bl	8003f38 <prvSampleTimeNow>
 800402a:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	2b09      	cmp	r3, #9
 8004030:	f200 8097 	bhi.w	8004162 <prvProcessReceivedCommands+0x166>
 8004034:	a201      	add	r2, pc, #4	; (adr r2, 800403c <prvProcessReceivedCommands+0x40>)
 8004036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800403a:	bf00      	nop
 800403c:	08004065 	.word	0x08004065
 8004040:	08004065 	.word	0x08004065
 8004044:	08004065 	.word	0x08004065
 8004048:	080040d9 	.word	0x080040d9
 800404c:	080040ed 	.word	0x080040ed
 8004050:	08004137 	.word	0x08004137
 8004054:	08004065 	.word	0x08004065
 8004058:	08004065 	.word	0x08004065
 800405c:	080040d9 	.word	0x080040d9
 8004060:	080040ed 	.word	0x080040ed
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004066:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800406a:	f043 0301 	orr.w	r3, r3, #1
 800406e:	b2da      	uxtb	r2, r3
 8004070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004072:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004076:	68fa      	ldr	r2, [r7, #12]
 8004078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800407a:	699b      	ldr	r3, [r3, #24]
 800407c:	18d1      	adds	r1, r2, r3
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6a3a      	ldr	r2, [r7, #32]
 8004082:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004084:	f7ff ff78 	bl	8003f78 <prvInsertTimerInActiveList>
 8004088:	4603      	mov	r3, r0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d069      	beq.n	8004162 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800408e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004090:	6a1b      	ldr	r3, [r3, #32]
 8004092:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004094:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004098:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800409c:	f003 0304 	and.w	r3, r3, #4
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d05e      	beq.n	8004162 <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80040a4:	68fa      	ldr	r2, [r7, #12]
 80040a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a8:	699b      	ldr	r3, [r3, #24]
 80040aa:	441a      	add	r2, r3
 80040ac:	2300      	movs	r3, #0
 80040ae:	9300      	str	r3, [sp, #0]
 80040b0:	2300      	movs	r3, #0
 80040b2:	2100      	movs	r1, #0
 80040b4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80040b6:	f7ff fe21 	bl	8003cfc <xTimerGenericCommand>
 80040ba:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 80040bc:	69fb      	ldr	r3, [r7, #28]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d14f      	bne.n	8004162 <prvProcessReceivedCommands+0x166>
        __asm volatile
 80040c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040c6:	f383 8811 	msr	BASEPRI, r3
 80040ca:	f3bf 8f6f 	isb	sy
 80040ce:	f3bf 8f4f 	dsb	sy
 80040d2:	61bb      	str	r3, [r7, #24]
    }
 80040d4:	bf00      	nop
 80040d6:	e7fe      	b.n	80040d6 <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80040d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040da:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80040de:	f023 0301 	bic.w	r3, r3, #1
 80040e2:	b2da      	uxtb	r2, r3
 80040e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 80040ea:	e03a      	b.n	8004162 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80040ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80040f2:	f043 0301 	orr.w	r3, r3, #1
 80040f6:	b2da      	uxtb	r2, r3
 80040f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80040fe:	68fa      	ldr	r2, [r7, #12]
 8004100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004102:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004106:	699b      	ldr	r3, [r3, #24]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d10a      	bne.n	8004122 <prvProcessReceivedCommands+0x126>
        __asm volatile
 800410c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004110:	f383 8811 	msr	BASEPRI, r3
 8004114:	f3bf 8f6f 	isb	sy
 8004118:	f3bf 8f4f 	dsb	sy
 800411c:	617b      	str	r3, [r7, #20]
    }
 800411e:	bf00      	nop
 8004120:	e7fe      	b.n	8004120 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004124:	699a      	ldr	r2, [r3, #24]
 8004126:	6a3b      	ldr	r3, [r7, #32]
 8004128:	18d1      	adds	r1, r2, r3
 800412a:	6a3b      	ldr	r3, [r7, #32]
 800412c:	6a3a      	ldr	r2, [r7, #32]
 800412e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004130:	f7ff ff22 	bl	8003f78 <prvInsertTimerInActiveList>
                        break;
 8004134:	e015      	b.n	8004162 <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004138:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800413c:	f003 0302 	and.w	r3, r3, #2
 8004140:	2b00      	cmp	r3, #0
 8004142:	d103      	bne.n	800414c <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8004144:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004146:	f000 fc71 	bl	8004a2c <vPortFree>
 800414a:	e00a      	b.n	8004162 <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800414c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800414e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004152:	f023 0301 	bic.w	r3, r3, #1
 8004156:	b2da      	uxtb	r2, r3
 8004158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800415a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800415e:	e000      	b.n	8004162 <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8004160:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004162:	4b08      	ldr	r3, [pc, #32]	; (8004184 <prvProcessReceivedCommands+0x188>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f107 0108 	add.w	r1, r7, #8
 800416a:	2200      	movs	r2, #0
 800416c:	4618      	mov	r0, r3
 800416e:	f7fe fc97 	bl	8002aa0 <xQueueReceive>
 8004172:	4603      	mov	r3, r0
 8004174:	2b00      	cmp	r3, #0
 8004176:	f47f af45 	bne.w	8004004 <prvProcessReceivedCommands+0x8>
        }
    }
 800417a:	bf00      	nop
 800417c:	bf00      	nop
 800417e:	3728      	adds	r7, #40	; 0x28
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}
 8004184:	20000254 	.word	0x20000254

08004188 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8004188:	b580      	push	{r7, lr}
 800418a:	b088      	sub	sp, #32
 800418c:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800418e:	e048      	b.n	8004222 <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004190:	4b2d      	ldr	r3, [pc, #180]	; (8004248 <prvSwitchTimerLists+0xc0>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	68db      	ldr	r3, [r3, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800419a:	4b2b      	ldr	r3, [pc, #172]	; (8004248 <prvSwitchTimerLists+0xc0>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	68db      	ldr	r3, [r3, #12]
 80041a0:	68db      	ldr	r3, [r3, #12]
 80041a2:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	3304      	adds	r3, #4
 80041a8:	4618      	mov	r0, r3
 80041aa:	f7fe f99f 	bl	80024ec <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	6a1b      	ldr	r3, [r3, #32]
 80041b2:	68f8      	ldr	r0, [r7, #12]
 80041b4:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80041bc:	f003 0304 	and.w	r3, r3, #4
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d02e      	beq.n	8004222 <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	699b      	ldr	r3, [r3, #24]
 80041c8:	693a      	ldr	r2, [r7, #16]
 80041ca:	4413      	add	r3, r2
 80041cc:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 80041ce:	68ba      	ldr	r2, [r7, #8]
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d90e      	bls.n	80041f4 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	68ba      	ldr	r2, [r7, #8]
 80041da:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	68fa      	ldr	r2, [r7, #12]
 80041e0:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80041e2:	4b19      	ldr	r3, [pc, #100]	; (8004248 <prvSwitchTimerLists+0xc0>)
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	3304      	adds	r3, #4
 80041ea:	4619      	mov	r1, r3
 80041ec:	4610      	mov	r0, r2
 80041ee:	f7fe f944 	bl	800247a <vListInsert>
 80041f2:	e016      	b.n	8004222 <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80041f4:	2300      	movs	r3, #0
 80041f6:	9300      	str	r3, [sp, #0]
 80041f8:	2300      	movs	r3, #0
 80041fa:	693a      	ldr	r2, [r7, #16]
 80041fc:	2100      	movs	r1, #0
 80041fe:	68f8      	ldr	r0, [r7, #12]
 8004200:	f7ff fd7c 	bl	8003cfc <xTimerGenericCommand>
 8004204:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d10a      	bne.n	8004222 <prvSwitchTimerLists+0x9a>
        __asm volatile
 800420c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004210:	f383 8811 	msr	BASEPRI, r3
 8004214:	f3bf 8f6f 	isb	sy
 8004218:	f3bf 8f4f 	dsb	sy
 800421c:	603b      	str	r3, [r7, #0]
    }
 800421e:	bf00      	nop
 8004220:	e7fe      	b.n	8004220 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004222:	4b09      	ldr	r3, [pc, #36]	; (8004248 <prvSwitchTimerLists+0xc0>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d1b1      	bne.n	8004190 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 800422c:	4b06      	ldr	r3, [pc, #24]	; (8004248 <prvSwitchTimerLists+0xc0>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8004232:	4b06      	ldr	r3, [pc, #24]	; (800424c <prvSwitchTimerLists+0xc4>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a04      	ldr	r2, [pc, #16]	; (8004248 <prvSwitchTimerLists+0xc0>)
 8004238:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800423a:	4a04      	ldr	r2, [pc, #16]	; (800424c <prvSwitchTimerLists+0xc4>)
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	6013      	str	r3, [r2, #0]
    }
 8004240:	bf00      	nop
 8004242:	3718      	adds	r7, #24
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}
 8004248:	2000024c 	.word	0x2000024c
 800424c:	20000250 	.word	0x20000250

08004250 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8004250:	b580      	push	{r7, lr}
 8004252:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8004254:	f000 f9de 	bl	8004614 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8004258:	4b12      	ldr	r3, [pc, #72]	; (80042a4 <prvCheckForValidListAndQueue+0x54>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d11d      	bne.n	800429c <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8004260:	4811      	ldr	r0, [pc, #68]	; (80042a8 <prvCheckForValidListAndQueue+0x58>)
 8004262:	f7fe f8b9 	bl	80023d8 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8004266:	4811      	ldr	r0, [pc, #68]	; (80042ac <prvCheckForValidListAndQueue+0x5c>)
 8004268:	f7fe f8b6 	bl	80023d8 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800426c:	4b10      	ldr	r3, [pc, #64]	; (80042b0 <prvCheckForValidListAndQueue+0x60>)
 800426e:	4a0e      	ldr	r2, [pc, #56]	; (80042a8 <prvCheckForValidListAndQueue+0x58>)
 8004270:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8004272:	4b10      	ldr	r3, [pc, #64]	; (80042b4 <prvCheckForValidListAndQueue+0x64>)
 8004274:	4a0d      	ldr	r2, [pc, #52]	; (80042ac <prvCheckForValidListAndQueue+0x5c>)
 8004276:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8004278:	2200      	movs	r2, #0
 800427a:	210c      	movs	r1, #12
 800427c:	200a      	movs	r0, #10
 800427e:	f7fe f9ba 	bl	80025f6 <xQueueGenericCreate>
 8004282:	4603      	mov	r3, r0
 8004284:	4a07      	ldr	r2, [pc, #28]	; (80042a4 <prvCheckForValidListAndQueue+0x54>)
 8004286:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8004288:	4b06      	ldr	r3, [pc, #24]	; (80042a4 <prvCheckForValidListAndQueue+0x54>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d005      	beq.n	800429c <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004290:	4b04      	ldr	r3, [pc, #16]	; (80042a4 <prvCheckForValidListAndQueue+0x54>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4908      	ldr	r1, [pc, #32]	; (80042b8 <prvCheckForValidListAndQueue+0x68>)
 8004296:	4618      	mov	r0, r3
 8004298:	f7fe fe18 	bl	8002ecc <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800429c:	f000 f9ea 	bl	8004674 <vPortExitCritical>
    }
 80042a0:	bf00      	nop
 80042a2:	bd80      	pop	{r7, pc}
 80042a4:	20000254 	.word	0x20000254
 80042a8:	20000224 	.word	0x20000224
 80042ac:	20000238 	.word	0x20000238
 80042b0:	2000024c 	.word	0x2000024c
 80042b4:	20000250 	.word	0x20000250
 80042b8:	080077e0 	.word	0x080077e0

080042bc <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80042bc:	b480      	push	{r7}
 80042be:	b085      	sub	sp, #20
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	60f8      	str	r0, [r7, #12]
 80042c4:	60b9      	str	r1, [r7, #8]
 80042c6:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	3b04      	subs	r3, #4
 80042cc:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80042d4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	3b04      	subs	r3, #4
 80042da:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	f023 0201 	bic.w	r2, r3, #1
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	3b04      	subs	r3, #4
 80042ea:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80042ec:	4a0c      	ldr	r2, [pc, #48]	; (8004320 <pxPortInitialiseStack+0x64>)
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	3b14      	subs	r3, #20
 80042f6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80042f8:	687a      	ldr	r2, [r7, #4]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	3b04      	subs	r3, #4
 8004302:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f06f 0202 	mvn.w	r2, #2
 800430a:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	3b20      	subs	r3, #32
 8004310:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8004312:	68fb      	ldr	r3, [r7, #12]
}
 8004314:	4618      	mov	r0, r3
 8004316:	3714      	adds	r7, #20
 8004318:	46bd      	mov	sp, r7
 800431a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431e:	4770      	bx	lr
 8004320:	08004325 	.word	0x08004325

08004324 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004324:	b480      	push	{r7}
 8004326:	b085      	sub	sp, #20
 8004328:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800432a:	2300      	movs	r3, #0
 800432c:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800432e:	4b12      	ldr	r3, [pc, #72]	; (8004378 <prvTaskExitError+0x54>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004336:	d00a      	beq.n	800434e <prvTaskExitError+0x2a>
        __asm volatile
 8004338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800433c:	f383 8811 	msr	BASEPRI, r3
 8004340:	f3bf 8f6f 	isb	sy
 8004344:	f3bf 8f4f 	dsb	sy
 8004348:	60fb      	str	r3, [r7, #12]
    }
 800434a:	bf00      	nop
 800434c:	e7fe      	b.n	800434c <prvTaskExitError+0x28>
        __asm volatile
 800434e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004352:	f383 8811 	msr	BASEPRI, r3
 8004356:	f3bf 8f6f 	isb	sy
 800435a:	f3bf 8f4f 	dsb	sy
 800435e:	60bb      	str	r3, [r7, #8]
    }
 8004360:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8004362:	bf00      	nop
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d0fc      	beq.n	8004364 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800436a:	bf00      	nop
 800436c:	bf00      	nop
 800436e:	3714      	adds	r7, #20
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr
 8004378:	20000010 	.word	0x20000010
 800437c:	00000000 	.word	0x00000000

08004380 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8004380:	4b07      	ldr	r3, [pc, #28]	; (80043a0 <pxCurrentTCBConst2>)
 8004382:	6819      	ldr	r1, [r3, #0]
 8004384:	6808      	ldr	r0, [r1, #0]
 8004386:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800438a:	f380 8809 	msr	PSP, r0
 800438e:	f3bf 8f6f 	isb	sy
 8004392:	f04f 0000 	mov.w	r0, #0
 8004396:	f380 8811 	msr	BASEPRI, r0
 800439a:	4770      	bx	lr
 800439c:	f3af 8000 	nop.w

080043a0 <pxCurrentTCBConst2>:
 80043a0:	20000120 	.word	0x20000120
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80043a4:	bf00      	nop
 80043a6:	bf00      	nop

080043a8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80043a8:	4808      	ldr	r0, [pc, #32]	; (80043cc <prvPortStartFirstTask+0x24>)
 80043aa:	6800      	ldr	r0, [r0, #0]
 80043ac:	6800      	ldr	r0, [r0, #0]
 80043ae:	f380 8808 	msr	MSP, r0
 80043b2:	f04f 0000 	mov.w	r0, #0
 80043b6:	f380 8814 	msr	CONTROL, r0
 80043ba:	b662      	cpsie	i
 80043bc:	b661      	cpsie	f
 80043be:	f3bf 8f4f 	dsb	sy
 80043c2:	f3bf 8f6f 	isb	sy
 80043c6:	df00      	svc	0
 80043c8:	bf00      	nop
 80043ca:	0000      	.short	0x0000
 80043cc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 80043d0:	bf00      	nop
 80043d2:	bf00      	nop

080043d4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b086      	sub	sp, #24
 80043d8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80043da:	4b46      	ldr	r3, [pc, #280]	; (80044f4 <xPortStartScheduler+0x120>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a46      	ldr	r2, [pc, #280]	; (80044f8 <xPortStartScheduler+0x124>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d10a      	bne.n	80043fa <xPortStartScheduler+0x26>
        __asm volatile
 80043e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043e8:	f383 8811 	msr	BASEPRI, r3
 80043ec:	f3bf 8f6f 	isb	sy
 80043f0:	f3bf 8f4f 	dsb	sy
 80043f4:	613b      	str	r3, [r7, #16]
    }
 80043f6:	bf00      	nop
 80043f8:	e7fe      	b.n	80043f8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80043fa:	4b3e      	ldr	r3, [pc, #248]	; (80044f4 <xPortStartScheduler+0x120>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a3f      	ldr	r2, [pc, #252]	; (80044fc <xPortStartScheduler+0x128>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d10a      	bne.n	800441a <xPortStartScheduler+0x46>
        __asm volatile
 8004404:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004408:	f383 8811 	msr	BASEPRI, r3
 800440c:	f3bf 8f6f 	isb	sy
 8004410:	f3bf 8f4f 	dsb	sy
 8004414:	60fb      	str	r3, [r7, #12]
    }
 8004416:	bf00      	nop
 8004418:	e7fe      	b.n	8004418 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800441a:	4b39      	ldr	r3, [pc, #228]	; (8004500 <xPortStartScheduler+0x12c>)
 800441c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	781b      	ldrb	r3, [r3, #0]
 8004422:	b2db      	uxtb	r3, r3
 8004424:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	22ff      	movs	r2, #255	; 0xff
 800442a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	781b      	ldrb	r3, [r3, #0]
 8004430:	b2db      	uxtb	r3, r3
 8004432:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004434:	78fb      	ldrb	r3, [r7, #3]
 8004436:	b2db      	uxtb	r3, r3
 8004438:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800443c:	b2da      	uxtb	r2, r3
 800443e:	4b31      	ldr	r3, [pc, #196]	; (8004504 <xPortStartScheduler+0x130>)
 8004440:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004442:	4b31      	ldr	r3, [pc, #196]	; (8004508 <xPortStartScheduler+0x134>)
 8004444:	2207      	movs	r2, #7
 8004446:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004448:	e009      	b.n	800445e <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800444a:	4b2f      	ldr	r3, [pc, #188]	; (8004508 <xPortStartScheduler+0x134>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	3b01      	subs	r3, #1
 8004450:	4a2d      	ldr	r2, [pc, #180]	; (8004508 <xPortStartScheduler+0x134>)
 8004452:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004454:	78fb      	ldrb	r3, [r7, #3]
 8004456:	b2db      	uxtb	r3, r3
 8004458:	005b      	lsls	r3, r3, #1
 800445a:	b2db      	uxtb	r3, r3
 800445c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800445e:	78fb      	ldrb	r3, [r7, #3]
 8004460:	b2db      	uxtb	r3, r3
 8004462:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004466:	2b80      	cmp	r3, #128	; 0x80
 8004468:	d0ef      	beq.n	800444a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800446a:	4b27      	ldr	r3, [pc, #156]	; (8004508 <xPortStartScheduler+0x134>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f1c3 0307 	rsb	r3, r3, #7
 8004472:	2b04      	cmp	r3, #4
 8004474:	d00a      	beq.n	800448c <xPortStartScheduler+0xb8>
        __asm volatile
 8004476:	f04f 0350 	mov.w	r3, #80	; 0x50
 800447a:	f383 8811 	msr	BASEPRI, r3
 800447e:	f3bf 8f6f 	isb	sy
 8004482:	f3bf 8f4f 	dsb	sy
 8004486:	60bb      	str	r3, [r7, #8]
    }
 8004488:	bf00      	nop
 800448a:	e7fe      	b.n	800448a <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800448c:	4b1e      	ldr	r3, [pc, #120]	; (8004508 <xPortStartScheduler+0x134>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	021b      	lsls	r3, r3, #8
 8004492:	4a1d      	ldr	r2, [pc, #116]	; (8004508 <xPortStartScheduler+0x134>)
 8004494:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004496:	4b1c      	ldr	r3, [pc, #112]	; (8004508 <xPortStartScheduler+0x134>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800449e:	4a1a      	ldr	r2, [pc, #104]	; (8004508 <xPortStartScheduler+0x134>)
 80044a0:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	b2da      	uxtb	r2, r3
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80044aa:	4b18      	ldr	r3, [pc, #96]	; (800450c <xPortStartScheduler+0x138>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a17      	ldr	r2, [pc, #92]	; (800450c <xPortStartScheduler+0x138>)
 80044b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80044b4:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80044b6:	4b15      	ldr	r3, [pc, #84]	; (800450c <xPortStartScheduler+0x138>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a14      	ldr	r2, [pc, #80]	; (800450c <xPortStartScheduler+0x138>)
 80044bc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80044c0:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80044c2:	f000 f963 	bl	800478c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80044c6:	4b12      	ldr	r3, [pc, #72]	; (8004510 <xPortStartScheduler+0x13c>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80044cc:	f000 f982 	bl	80047d4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80044d0:	4b10      	ldr	r3, [pc, #64]	; (8004514 <xPortStartScheduler+0x140>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a0f      	ldr	r2, [pc, #60]	; (8004514 <xPortStartScheduler+0x140>)
 80044d6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80044da:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80044dc:	f7ff ff64 	bl	80043a8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80044e0:	f7ff f86e 	bl	80035c0 <vTaskSwitchContext>
    prvTaskExitError();
 80044e4:	f7ff ff1e 	bl	8004324 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80044e8:	2300      	movs	r3, #0
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	3718      	adds	r7, #24
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	bf00      	nop
 80044f4:	e000ed00 	.word	0xe000ed00
 80044f8:	410fc271 	.word	0x410fc271
 80044fc:	410fc270 	.word	0x410fc270
 8004500:	e000e400 	.word	0xe000e400
 8004504:	20000260 	.word	0x20000260
 8004508:	20000264 	.word	0x20000264
 800450c:	e000ed20 	.word	0xe000ed20
 8004510:	20000010 	.word	0x20000010
 8004514:	e000ef34 	.word	0xe000ef34

08004518 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8004518:	b480      	push	{r7}
 800451a:	b087      	sub	sp, #28
 800451c:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800451e:	4b37      	ldr	r3, [pc, #220]	; (80045fc <vInitPrioGroupValue+0xe4>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a37      	ldr	r2, [pc, #220]	; (8004600 <vInitPrioGroupValue+0xe8>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d10a      	bne.n	800453e <vInitPrioGroupValue+0x26>
        __asm volatile
 8004528:	f04f 0350 	mov.w	r3, #80	; 0x50
 800452c:	f383 8811 	msr	BASEPRI, r3
 8004530:	f3bf 8f6f 	isb	sy
 8004534:	f3bf 8f4f 	dsb	sy
 8004538:	613b      	str	r3, [r7, #16]
    }
 800453a:	bf00      	nop
 800453c:	e7fe      	b.n	800453c <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800453e:	4b2f      	ldr	r3, [pc, #188]	; (80045fc <vInitPrioGroupValue+0xe4>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a30      	ldr	r2, [pc, #192]	; (8004604 <vInitPrioGroupValue+0xec>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d10a      	bne.n	800455e <vInitPrioGroupValue+0x46>
        __asm volatile
 8004548:	f04f 0350 	mov.w	r3, #80	; 0x50
 800454c:	f383 8811 	msr	BASEPRI, r3
 8004550:	f3bf 8f6f 	isb	sy
 8004554:	f3bf 8f4f 	dsb	sy
 8004558:	60fb      	str	r3, [r7, #12]
    }
 800455a:	bf00      	nop
 800455c:	e7fe      	b.n	800455c <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800455e:	4b2a      	ldr	r3, [pc, #168]	; (8004608 <vInitPrioGroupValue+0xf0>)
 8004560:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	781b      	ldrb	r3, [r3, #0]
 8004566:	b2db      	uxtb	r3, r3
 8004568:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	22ff      	movs	r2, #255	; 0xff
 800456e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	781b      	ldrb	r3, [r3, #0]
 8004574:	b2db      	uxtb	r3, r3
 8004576:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004578:	78fb      	ldrb	r3, [r7, #3]
 800457a:	b2db      	uxtb	r3, r3
 800457c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004580:	b2da      	uxtb	r2, r3
 8004582:	4b22      	ldr	r3, [pc, #136]	; (800460c <vInitPrioGroupValue+0xf4>)
 8004584:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004586:	4b22      	ldr	r3, [pc, #136]	; (8004610 <vInitPrioGroupValue+0xf8>)
 8004588:	2207      	movs	r2, #7
 800458a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800458c:	e009      	b.n	80045a2 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800458e:	4b20      	ldr	r3, [pc, #128]	; (8004610 <vInitPrioGroupValue+0xf8>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	3b01      	subs	r3, #1
 8004594:	4a1e      	ldr	r2, [pc, #120]	; (8004610 <vInitPrioGroupValue+0xf8>)
 8004596:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004598:	78fb      	ldrb	r3, [r7, #3]
 800459a:	b2db      	uxtb	r3, r3
 800459c:	005b      	lsls	r3, r3, #1
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80045a2:	78fb      	ldrb	r3, [r7, #3]
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045aa:	2b80      	cmp	r3, #128	; 0x80
 80045ac:	d0ef      	beq.n	800458e <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80045ae:	4b18      	ldr	r3, [pc, #96]	; (8004610 <vInitPrioGroupValue+0xf8>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f1c3 0307 	rsb	r3, r3, #7
 80045b6:	2b04      	cmp	r3, #4
 80045b8:	d00a      	beq.n	80045d0 <vInitPrioGroupValue+0xb8>
        __asm volatile
 80045ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045be:	f383 8811 	msr	BASEPRI, r3
 80045c2:	f3bf 8f6f 	isb	sy
 80045c6:	f3bf 8f4f 	dsb	sy
 80045ca:	60bb      	str	r3, [r7, #8]
    }
 80045cc:	bf00      	nop
 80045ce:	e7fe      	b.n	80045ce <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80045d0:	4b0f      	ldr	r3, [pc, #60]	; (8004610 <vInitPrioGroupValue+0xf8>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	021b      	lsls	r3, r3, #8
 80045d6:	4a0e      	ldr	r2, [pc, #56]	; (8004610 <vInitPrioGroupValue+0xf8>)
 80045d8:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80045da:	4b0d      	ldr	r3, [pc, #52]	; (8004610 <vInitPrioGroupValue+0xf8>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80045e2:	4a0b      	ldr	r2, [pc, #44]	; (8004610 <vInitPrioGroupValue+0xf8>)
 80045e4:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	b2da      	uxtb	r2, r3
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 80045ee:	bf00      	nop
 80045f0:	371c      	adds	r7, #28
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr
 80045fa:	bf00      	nop
 80045fc:	e000ed00 	.word	0xe000ed00
 8004600:	410fc271 	.word	0x410fc271
 8004604:	410fc270 	.word	0x410fc270
 8004608:	e000e400 	.word	0xe000e400
 800460c:	20000260 	.word	0x20000260
 8004610:	20000264 	.word	0x20000264

08004614 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004614:	b480      	push	{r7}
 8004616:	b083      	sub	sp, #12
 8004618:	af00      	add	r7, sp, #0
        __asm volatile
 800461a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800461e:	f383 8811 	msr	BASEPRI, r3
 8004622:	f3bf 8f6f 	isb	sy
 8004626:	f3bf 8f4f 	dsb	sy
 800462a:	607b      	str	r3, [r7, #4]
    }
 800462c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800462e:	4b0f      	ldr	r3, [pc, #60]	; (800466c <vPortEnterCritical+0x58>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	3301      	adds	r3, #1
 8004634:	4a0d      	ldr	r2, [pc, #52]	; (800466c <vPortEnterCritical+0x58>)
 8004636:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8004638:	4b0c      	ldr	r3, [pc, #48]	; (800466c <vPortEnterCritical+0x58>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2b01      	cmp	r3, #1
 800463e:	d10f      	bne.n	8004660 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004640:	4b0b      	ldr	r3, [pc, #44]	; (8004670 <vPortEnterCritical+0x5c>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	b2db      	uxtb	r3, r3
 8004646:	2b00      	cmp	r3, #0
 8004648:	d00a      	beq.n	8004660 <vPortEnterCritical+0x4c>
        __asm volatile
 800464a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800464e:	f383 8811 	msr	BASEPRI, r3
 8004652:	f3bf 8f6f 	isb	sy
 8004656:	f3bf 8f4f 	dsb	sy
 800465a:	603b      	str	r3, [r7, #0]
    }
 800465c:	bf00      	nop
 800465e:	e7fe      	b.n	800465e <vPortEnterCritical+0x4a>
    }
}
 8004660:	bf00      	nop
 8004662:	370c      	adds	r7, #12
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr
 800466c:	20000010 	.word	0x20000010
 8004670:	e000ed04 	.word	0xe000ed04

08004674 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004674:	b480      	push	{r7}
 8004676:	b083      	sub	sp, #12
 8004678:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800467a:	4b12      	ldr	r3, [pc, #72]	; (80046c4 <vPortExitCritical+0x50>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d10a      	bne.n	8004698 <vPortExitCritical+0x24>
        __asm volatile
 8004682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004686:	f383 8811 	msr	BASEPRI, r3
 800468a:	f3bf 8f6f 	isb	sy
 800468e:	f3bf 8f4f 	dsb	sy
 8004692:	607b      	str	r3, [r7, #4]
    }
 8004694:	bf00      	nop
 8004696:	e7fe      	b.n	8004696 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8004698:	4b0a      	ldr	r3, [pc, #40]	; (80046c4 <vPortExitCritical+0x50>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	3b01      	subs	r3, #1
 800469e:	4a09      	ldr	r2, [pc, #36]	; (80046c4 <vPortExitCritical+0x50>)
 80046a0:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80046a2:	4b08      	ldr	r3, [pc, #32]	; (80046c4 <vPortExitCritical+0x50>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d105      	bne.n	80046b6 <vPortExitCritical+0x42>
 80046aa:	2300      	movs	r3, #0
 80046ac:	603b      	str	r3, [r7, #0]
        __asm volatile
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	f383 8811 	msr	BASEPRI, r3
    }
 80046b4:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80046b6:	bf00      	nop
 80046b8:	370c      	adds	r7, #12
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr
 80046c2:	bf00      	nop
 80046c4:	20000010 	.word	0x20000010
	...

080046d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80046d0:	f3ef 8009 	mrs	r0, PSP
 80046d4:	f3bf 8f6f 	isb	sy
 80046d8:	4b15      	ldr	r3, [pc, #84]	; (8004730 <pxCurrentTCBConst>)
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	f01e 0f10 	tst.w	lr, #16
 80046e0:	bf08      	it	eq
 80046e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80046e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046ea:	6010      	str	r0, [r2, #0]
 80046ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80046f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80046f4:	f380 8811 	msr	BASEPRI, r0
 80046f8:	f3bf 8f4f 	dsb	sy
 80046fc:	f3bf 8f6f 	isb	sy
 8004700:	f7fe ff5e 	bl	80035c0 <vTaskSwitchContext>
 8004704:	f04f 0000 	mov.w	r0, #0
 8004708:	f380 8811 	msr	BASEPRI, r0
 800470c:	bc09      	pop	{r0, r3}
 800470e:	6819      	ldr	r1, [r3, #0]
 8004710:	6808      	ldr	r0, [r1, #0]
 8004712:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004716:	f01e 0f10 	tst.w	lr, #16
 800471a:	bf08      	it	eq
 800471c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004720:	f380 8809 	msr	PSP, r0
 8004724:	f3bf 8f6f 	isb	sy
 8004728:	4770      	bx	lr
 800472a:	bf00      	nop
 800472c:	f3af 8000 	nop.w

08004730 <pxCurrentTCBConst>:
 8004730:	20000120 	.word	0x20000120
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8004734:	bf00      	nop
 8004736:	bf00      	nop

08004738 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b082      	sub	sp, #8
 800473c:	af00      	add	r7, sp, #0
        __asm volatile
 800473e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004742:	f383 8811 	msr	BASEPRI, r3
 8004746:	f3bf 8f6f 	isb	sy
 800474a:	f3bf 8f4f 	dsb	sy
 800474e:	607b      	str	r3, [r7, #4]
    }
 8004750:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8004752:	f002 f82b 	bl	80067ac <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004756:	f7fe fe99 	bl	800348c <xTaskIncrementTick>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d006      	beq.n	800476e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8004760:	f002 f882 	bl	8006868 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004764:	4b08      	ldr	r3, [pc, #32]	; (8004788 <SysTick_Handler+0x50>)
 8004766:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800476a:	601a      	str	r2, [r3, #0]
 800476c:	e001      	b.n	8004772 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800476e:	f002 f85f 	bl	8006830 <SEGGER_SYSVIEW_RecordExitISR>
 8004772:	2300      	movs	r3, #0
 8004774:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	f383 8811 	msr	BASEPRI, r3
    }
 800477c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800477e:	bf00      	nop
 8004780:	3708      	adds	r7, #8
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	e000ed04 	.word	0xe000ed04

0800478c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800478c:	b480      	push	{r7}
 800478e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004790:	4b0b      	ldr	r3, [pc, #44]	; (80047c0 <vPortSetupTimerInterrupt+0x34>)
 8004792:	2200      	movs	r2, #0
 8004794:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004796:	4b0b      	ldr	r3, [pc, #44]	; (80047c4 <vPortSetupTimerInterrupt+0x38>)
 8004798:	2200      	movs	r2, #0
 800479a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800479c:	4b0a      	ldr	r3, [pc, #40]	; (80047c8 <vPortSetupTimerInterrupt+0x3c>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a0a      	ldr	r2, [pc, #40]	; (80047cc <vPortSetupTimerInterrupt+0x40>)
 80047a2:	fba2 2303 	umull	r2, r3, r2, r3
 80047a6:	099b      	lsrs	r3, r3, #6
 80047a8:	4a09      	ldr	r2, [pc, #36]	; (80047d0 <vPortSetupTimerInterrupt+0x44>)
 80047aa:	3b01      	subs	r3, #1
 80047ac:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80047ae:	4b04      	ldr	r3, [pc, #16]	; (80047c0 <vPortSetupTimerInterrupt+0x34>)
 80047b0:	2207      	movs	r2, #7
 80047b2:	601a      	str	r2, [r3, #0]
}
 80047b4:	bf00      	nop
 80047b6:	46bd      	mov	sp, r7
 80047b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047bc:	4770      	bx	lr
 80047be:	bf00      	nop
 80047c0:	e000e010 	.word	0xe000e010
 80047c4:	e000e018 	.word	0xe000e018
 80047c8:	20000000 	.word	0x20000000
 80047cc:	10624dd3 	.word	0x10624dd3
 80047d0:	e000e014 	.word	0xe000e014

080047d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80047d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80047e4 <vPortEnableVFP+0x10>
 80047d8:	6801      	ldr	r1, [r0, #0]
 80047da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80047de:	6001      	str	r1, [r0, #0]
 80047e0:	4770      	bx	lr
 80047e2:	0000      	.short	0x0000
 80047e4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 80047e8:	bf00      	nop
 80047ea:	bf00      	nop

080047ec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80047ec:	b480      	push	{r7}
 80047ee:	b085      	sub	sp, #20
 80047f0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80047f2:	f3ef 8305 	mrs	r3, IPSR
 80047f6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2b0f      	cmp	r3, #15
 80047fc:	d914      	bls.n	8004828 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80047fe:	4a17      	ldr	r2, [pc, #92]	; (800485c <vPortValidateInterruptPriority+0x70>)
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	4413      	add	r3, r2
 8004804:	781b      	ldrb	r3, [r3, #0]
 8004806:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004808:	4b15      	ldr	r3, [pc, #84]	; (8004860 <vPortValidateInterruptPriority+0x74>)
 800480a:	781b      	ldrb	r3, [r3, #0]
 800480c:	7afa      	ldrb	r2, [r7, #11]
 800480e:	429a      	cmp	r2, r3
 8004810:	d20a      	bcs.n	8004828 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8004812:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004816:	f383 8811 	msr	BASEPRI, r3
 800481a:	f3bf 8f6f 	isb	sy
 800481e:	f3bf 8f4f 	dsb	sy
 8004822:	607b      	str	r3, [r7, #4]
    }
 8004824:	bf00      	nop
 8004826:	e7fe      	b.n	8004826 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004828:	4b0e      	ldr	r3, [pc, #56]	; (8004864 <vPortValidateInterruptPriority+0x78>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004830:	4b0d      	ldr	r3, [pc, #52]	; (8004868 <vPortValidateInterruptPriority+0x7c>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	429a      	cmp	r2, r3
 8004836:	d90a      	bls.n	800484e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8004838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800483c:	f383 8811 	msr	BASEPRI, r3
 8004840:	f3bf 8f6f 	isb	sy
 8004844:	f3bf 8f4f 	dsb	sy
 8004848:	603b      	str	r3, [r7, #0]
    }
 800484a:	bf00      	nop
 800484c:	e7fe      	b.n	800484c <vPortValidateInterruptPriority+0x60>
    }
 800484e:	bf00      	nop
 8004850:	3714      	adds	r7, #20
 8004852:	46bd      	mov	sp, r7
 8004854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004858:	4770      	bx	lr
 800485a:	bf00      	nop
 800485c:	e000e3f0 	.word	0xe000e3f0
 8004860:	20000260 	.word	0x20000260
 8004864:	e000ed0c 	.word	0xe000ed0c
 8004868:	20000264 	.word	0x20000264

0800486c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b08a      	sub	sp, #40	; 0x28
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8004874:	2300      	movs	r3, #0
 8004876:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8004878:	f7fe fd46 	bl	8003308 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800487c:	4b65      	ldr	r3, [pc, #404]	; (8004a14 <pvPortMalloc+0x1a8>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d101      	bne.n	8004888 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004884:	f000 f934 	bl	8004af0 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004888:	4b63      	ldr	r3, [pc, #396]	; (8004a18 <pvPortMalloc+0x1ac>)
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	4013      	ands	r3, r2
 8004890:	2b00      	cmp	r3, #0
 8004892:	f040 80a7 	bne.w	80049e4 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d02d      	beq.n	80048f8 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800489c:	2208      	movs	r2, #8
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 80048a2:	687a      	ldr	r2, [r7, #4]
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d227      	bcs.n	80048f8 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 80048a8:	2208      	movs	r2, #8
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4413      	add	r3, r2
 80048ae:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	f003 0307 	and.w	r3, r3, #7
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d021      	beq.n	80048fe <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f023 0307 	bic.w	r3, r3, #7
 80048c0:	3308      	adds	r3, #8
 80048c2:	687a      	ldr	r2, [r7, #4]
 80048c4:	429a      	cmp	r2, r3
 80048c6:	d214      	bcs.n	80048f2 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	f023 0307 	bic.w	r3, r3, #7
 80048ce:	3308      	adds	r3, #8
 80048d0:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f003 0307 	and.w	r3, r3, #7
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d010      	beq.n	80048fe <pvPortMalloc+0x92>
        __asm volatile
 80048dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048e0:	f383 8811 	msr	BASEPRI, r3
 80048e4:	f3bf 8f6f 	isb	sy
 80048e8:	f3bf 8f4f 	dsb	sy
 80048ec:	617b      	str	r3, [r7, #20]
    }
 80048ee:	bf00      	nop
 80048f0:	e7fe      	b.n	80048f0 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 80048f2:	2300      	movs	r3, #0
 80048f4:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80048f6:	e002      	b.n	80048fe <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 80048f8:	2300      	movs	r3, #0
 80048fa:	607b      	str	r3, [r7, #4]
 80048fc:	e000      	b.n	8004900 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80048fe:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d06e      	beq.n	80049e4 <pvPortMalloc+0x178>
 8004906:	4b45      	ldr	r3, [pc, #276]	; (8004a1c <pvPortMalloc+0x1b0>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	687a      	ldr	r2, [r7, #4]
 800490c:	429a      	cmp	r2, r3
 800490e:	d869      	bhi.n	80049e4 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004910:	4b43      	ldr	r3, [pc, #268]	; (8004a20 <pvPortMalloc+0x1b4>)
 8004912:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8004914:	4b42      	ldr	r3, [pc, #264]	; (8004a20 <pvPortMalloc+0x1b4>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800491a:	e004      	b.n	8004926 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800491c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800491e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	429a      	cmp	r2, r3
 800492e:	d903      	bls.n	8004938 <pvPortMalloc+0xcc>
 8004930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d1f1      	bne.n	800491c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8004938:	4b36      	ldr	r3, [pc, #216]	; (8004a14 <pvPortMalloc+0x1a8>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800493e:	429a      	cmp	r2, r3
 8004940:	d050      	beq.n	80049e4 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004942:	6a3b      	ldr	r3, [r7, #32]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	2208      	movs	r2, #8
 8004948:	4413      	add	r3, r2
 800494a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800494c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	6a3b      	ldr	r3, [r7, #32]
 8004952:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004956:	685a      	ldr	r2, [r3, #4]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	1ad2      	subs	r2, r2, r3
 800495c:	2308      	movs	r3, #8
 800495e:	005b      	lsls	r3, r3, #1
 8004960:	429a      	cmp	r2, r3
 8004962:	d91f      	bls.n	80049a4 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004964:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	4413      	add	r3, r2
 800496a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	f003 0307 	and.w	r3, r3, #7
 8004972:	2b00      	cmp	r3, #0
 8004974:	d00a      	beq.n	800498c <pvPortMalloc+0x120>
        __asm volatile
 8004976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800497a:	f383 8811 	msr	BASEPRI, r3
 800497e:	f3bf 8f6f 	isb	sy
 8004982:	f3bf 8f4f 	dsb	sy
 8004986:	613b      	str	r3, [r7, #16]
    }
 8004988:	bf00      	nop
 800498a:	e7fe      	b.n	800498a <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800498c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800498e:	685a      	ldr	r2, [r3, #4]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	1ad2      	subs	r2, r2, r3
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800499a:	687a      	ldr	r2, [r7, #4]
 800499c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800499e:	69b8      	ldr	r0, [r7, #24]
 80049a0:	f000 f908 	bl	8004bb4 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80049a4:	4b1d      	ldr	r3, [pc, #116]	; (8004a1c <pvPortMalloc+0x1b0>)
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	1ad3      	subs	r3, r2, r3
 80049ae:	4a1b      	ldr	r2, [pc, #108]	; (8004a1c <pvPortMalloc+0x1b0>)
 80049b0:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80049b2:	4b1a      	ldr	r3, [pc, #104]	; (8004a1c <pvPortMalloc+0x1b0>)
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	4b1b      	ldr	r3, [pc, #108]	; (8004a24 <pvPortMalloc+0x1b8>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	429a      	cmp	r2, r3
 80049bc:	d203      	bcs.n	80049c6 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80049be:	4b17      	ldr	r3, [pc, #92]	; (8004a1c <pvPortMalloc+0x1b0>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a18      	ldr	r2, [pc, #96]	; (8004a24 <pvPortMalloc+0x1b8>)
 80049c4:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80049c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c8:	685a      	ldr	r2, [r3, #4]
 80049ca:	4b13      	ldr	r3, [pc, #76]	; (8004a18 <pvPortMalloc+0x1ac>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	431a      	orrs	r2, r3
 80049d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d2:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80049d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d6:	2200      	movs	r2, #0
 80049d8:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80049da:	4b13      	ldr	r3, [pc, #76]	; (8004a28 <pvPortMalloc+0x1bc>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	3301      	adds	r3, #1
 80049e0:	4a11      	ldr	r2, [pc, #68]	; (8004a28 <pvPortMalloc+0x1bc>)
 80049e2:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80049e4:	f7fe fc9e 	bl	8003324 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80049e8:	69fb      	ldr	r3, [r7, #28]
 80049ea:	f003 0307 	and.w	r3, r3, #7
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d00a      	beq.n	8004a08 <pvPortMalloc+0x19c>
        __asm volatile
 80049f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049f6:	f383 8811 	msr	BASEPRI, r3
 80049fa:	f3bf 8f6f 	isb	sy
 80049fe:	f3bf 8f4f 	dsb	sy
 8004a02:	60fb      	str	r3, [r7, #12]
    }
 8004a04:	bf00      	nop
 8004a06:	e7fe      	b.n	8004a06 <pvPortMalloc+0x19a>
    return pvReturn;
 8004a08:	69fb      	ldr	r3, [r7, #28]
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3728      	adds	r7, #40	; 0x28
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}
 8004a12:	bf00      	nop
 8004a14:	20012e70 	.word	0x20012e70
 8004a18:	20012e84 	.word	0x20012e84
 8004a1c:	20012e74 	.word	0x20012e74
 8004a20:	20012e68 	.word	0x20012e68
 8004a24:	20012e78 	.word	0x20012e78
 8004a28:	20012e7c 	.word	0x20012e7c

08004a2c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b086      	sub	sp, #24
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d04d      	beq.n	8004ada <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8004a3e:	2308      	movs	r3, #8
 8004a40:	425b      	negs	r3, r3
 8004a42:	697a      	ldr	r2, [r7, #20]
 8004a44:	4413      	add	r3, r2
 8004a46:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	685a      	ldr	r2, [r3, #4]
 8004a50:	4b24      	ldr	r3, [pc, #144]	; (8004ae4 <vPortFree+0xb8>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4013      	ands	r3, r2
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d10a      	bne.n	8004a70 <vPortFree+0x44>
        __asm volatile
 8004a5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a5e:	f383 8811 	msr	BASEPRI, r3
 8004a62:	f3bf 8f6f 	isb	sy
 8004a66:	f3bf 8f4f 	dsb	sy
 8004a6a:	60fb      	str	r3, [r7, #12]
    }
 8004a6c:	bf00      	nop
 8004a6e:	e7fe      	b.n	8004a6e <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d00a      	beq.n	8004a8e <vPortFree+0x62>
        __asm volatile
 8004a78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a7c:	f383 8811 	msr	BASEPRI, r3
 8004a80:	f3bf 8f6f 	isb	sy
 8004a84:	f3bf 8f4f 	dsb	sy
 8004a88:	60bb      	str	r3, [r7, #8]
    }
 8004a8a:	bf00      	nop
 8004a8c:	e7fe      	b.n	8004a8c <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	685a      	ldr	r2, [r3, #4]
 8004a92:	4b14      	ldr	r3, [pc, #80]	; (8004ae4 <vPortFree+0xb8>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4013      	ands	r3, r2
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d01e      	beq.n	8004ada <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d11a      	bne.n	8004ada <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	685a      	ldr	r2, [r3, #4]
 8004aa8:	4b0e      	ldr	r3, [pc, #56]	; (8004ae4 <vPortFree+0xb8>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	43db      	mvns	r3, r3
 8004aae:	401a      	ands	r2, r3
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004ab4:	f7fe fc28 	bl	8003308 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	685a      	ldr	r2, [r3, #4]
 8004abc:	4b0a      	ldr	r3, [pc, #40]	; (8004ae8 <vPortFree+0xbc>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4413      	add	r3, r2
 8004ac2:	4a09      	ldr	r2, [pc, #36]	; (8004ae8 <vPortFree+0xbc>)
 8004ac4:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004ac6:	6938      	ldr	r0, [r7, #16]
 8004ac8:	f000 f874 	bl	8004bb4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8004acc:	4b07      	ldr	r3, [pc, #28]	; (8004aec <vPortFree+0xc0>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	3301      	adds	r3, #1
 8004ad2:	4a06      	ldr	r2, [pc, #24]	; (8004aec <vPortFree+0xc0>)
 8004ad4:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004ad6:	f7fe fc25 	bl	8003324 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004ada:	bf00      	nop
 8004adc:	3718      	adds	r7, #24
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	20012e84 	.word	0x20012e84
 8004ae8:	20012e74 	.word	0x20012e74
 8004aec:	20012e80 	.word	0x20012e80

08004af0 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004af0:	b480      	push	{r7}
 8004af2:	b085      	sub	sp, #20
 8004af4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004af6:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8004afa:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8004afc:	4b27      	ldr	r3, [pc, #156]	; (8004b9c <prvHeapInit+0xac>)
 8004afe:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f003 0307 	and.w	r3, r3, #7
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d00c      	beq.n	8004b24 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	3307      	adds	r3, #7
 8004b0e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f023 0307 	bic.w	r3, r3, #7
 8004b16:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004b18:	68ba      	ldr	r2, [r7, #8]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	1ad3      	subs	r3, r2, r3
 8004b1e:	4a1f      	ldr	r2, [pc, #124]	; (8004b9c <prvHeapInit+0xac>)
 8004b20:	4413      	add	r3, r2
 8004b22:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004b28:	4a1d      	ldr	r2, [pc, #116]	; (8004ba0 <prvHeapInit+0xb0>)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8004b2e:	4b1c      	ldr	r3, [pc, #112]	; (8004ba0 <prvHeapInit+0xb0>)
 8004b30:	2200      	movs	r2, #0
 8004b32:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	68ba      	ldr	r2, [r7, #8]
 8004b38:	4413      	add	r3, r2
 8004b3a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8004b3c:	2208      	movs	r2, #8
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	1a9b      	subs	r3, r3, r2
 8004b42:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f023 0307 	bic.w	r3, r3, #7
 8004b4a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	4a15      	ldr	r2, [pc, #84]	; (8004ba4 <prvHeapInit+0xb4>)
 8004b50:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8004b52:	4b14      	ldr	r3, [pc, #80]	; (8004ba4 <prvHeapInit+0xb4>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	2200      	movs	r2, #0
 8004b58:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8004b5a:	4b12      	ldr	r3, [pc, #72]	; (8004ba4 <prvHeapInit+0xb4>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	68fa      	ldr	r2, [r7, #12]
 8004b6a:	1ad2      	subs	r2, r2, r3
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004b70:	4b0c      	ldr	r3, [pc, #48]	; (8004ba4 <prvHeapInit+0xb4>)
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	4a0a      	ldr	r2, [pc, #40]	; (8004ba8 <prvHeapInit+0xb8>)
 8004b7e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	4a09      	ldr	r2, [pc, #36]	; (8004bac <prvHeapInit+0xbc>)
 8004b86:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004b88:	4b09      	ldr	r3, [pc, #36]	; (8004bb0 <prvHeapInit+0xc0>)
 8004b8a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004b8e:	601a      	str	r2, [r3, #0]
}
 8004b90:	bf00      	nop
 8004b92:	3714      	adds	r7, #20
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr
 8004b9c:	20000268 	.word	0x20000268
 8004ba0:	20012e68 	.word	0x20012e68
 8004ba4:	20012e70 	.word	0x20012e70
 8004ba8:	20012e78 	.word	0x20012e78
 8004bac:	20012e74 	.word	0x20012e74
 8004bb0:	20012e84 	.word	0x20012e84

08004bb4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b085      	sub	sp, #20
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004bbc:	4b28      	ldr	r3, [pc, #160]	; (8004c60 <prvInsertBlockIntoFreeList+0xac>)
 8004bbe:	60fb      	str	r3, [r7, #12]
 8004bc0:	e002      	b.n	8004bc8 <prvInsertBlockIntoFreeList+0x14>
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	60fb      	str	r3, [r7, #12]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	687a      	ldr	r2, [r7, #4]
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	d8f7      	bhi.n	8004bc2 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	68ba      	ldr	r2, [r7, #8]
 8004bdc:	4413      	add	r3, r2
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d108      	bne.n	8004bf6 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	685a      	ldr	r2, [r3, #4]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	441a      	add	r2, r3
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	68ba      	ldr	r2, [r7, #8]
 8004c00:	441a      	add	r2, r3
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	429a      	cmp	r2, r3
 8004c08:	d118      	bne.n	8004c3c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	4b15      	ldr	r3, [pc, #84]	; (8004c64 <prvInsertBlockIntoFreeList+0xb0>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	429a      	cmp	r2, r3
 8004c14:	d00d      	beq.n	8004c32 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	685a      	ldr	r2, [r3, #4]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	441a      	add	r2, r3
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	681a      	ldr	r2, [r3, #0]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	601a      	str	r2, [r3, #0]
 8004c30:	e008      	b.n	8004c44 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004c32:	4b0c      	ldr	r3, [pc, #48]	; (8004c64 <prvInsertBlockIntoFreeList+0xb0>)
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	601a      	str	r2, [r3, #0]
 8004c3a:	e003      	b.n	8004c44 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	d002      	beq.n	8004c52 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004c52:	bf00      	nop
 8004c54:	3714      	adds	r7, #20
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr
 8004c5e:	bf00      	nop
 8004c60:	20012e68 	.word	0x20012e68
 8004c64:	20012e70 	.word	0x20012e70

08004c68 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8004c6c:	4803      	ldr	r0, [pc, #12]	; (8004c7c <_cbSendSystemDesc+0x14>)
 8004c6e:	f001 fd47 	bl	8006700 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8004c72:	4803      	ldr	r0, [pc, #12]	; (8004c80 <_cbSendSystemDesc+0x18>)
 8004c74:	f001 fd44 	bl	8006700 <SEGGER_SYSVIEW_SendSysDesc>
}
 8004c78:	bf00      	nop
 8004c7a:	bd80      	pop	{r7, pc}
 8004c7c:	080077e8 	.word	0x080077e8
 8004c80:	08007834 	.word	0x08007834

08004c84 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8004c84:	b580      	push	{r7, lr}
 8004c86:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8004c88:	4b06      	ldr	r3, [pc, #24]	; (8004ca4 <SEGGER_SYSVIEW_Conf+0x20>)
 8004c8a:	6818      	ldr	r0, [r3, #0]
 8004c8c:	4b05      	ldr	r3, [pc, #20]	; (8004ca4 <SEGGER_SYSVIEW_Conf+0x20>)
 8004c8e:	6819      	ldr	r1, [r3, #0]
 8004c90:	4b05      	ldr	r3, [pc, #20]	; (8004ca8 <SEGGER_SYSVIEW_Conf+0x24>)
 8004c92:	4a06      	ldr	r2, [pc, #24]	; (8004cac <SEGGER_SYSVIEW_Conf+0x28>)
 8004c94:	f001 f8b2 	bl	8005dfc <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8004c98:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8004c9c:	f001 f8f2 	bl	8005e84 <SEGGER_SYSVIEW_SetRAMBase>
}
 8004ca0:	bf00      	nop
 8004ca2:	bd80      	pop	{r7, pc}
 8004ca4:	20000000 	.word	0x20000000
 8004ca8:	08004c69 	.word	0x08004c69
 8004cac:	080078d4 	.word	0x080078d4

08004cb0 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8004cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cb2:	b085      	sub	sp, #20
 8004cb4:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	607b      	str	r3, [r7, #4]
 8004cba:	e033      	b.n	8004d24 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8004cbc:	491e      	ldr	r1, [pc, #120]	; (8004d38 <_cbSendTaskList+0x88>)
 8004cbe:	687a      	ldr	r2, [r7, #4]
 8004cc0:	4613      	mov	r3, r2
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	4413      	add	r3, r2
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	440b      	add	r3, r1
 8004cca:	6818      	ldr	r0, [r3, #0]
 8004ccc:	491a      	ldr	r1, [pc, #104]	; (8004d38 <_cbSendTaskList+0x88>)
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	009b      	lsls	r3, r3, #2
 8004cd4:	4413      	add	r3, r2
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	440b      	add	r3, r1
 8004cda:	3304      	adds	r3, #4
 8004cdc:	6819      	ldr	r1, [r3, #0]
 8004cde:	4c16      	ldr	r4, [pc, #88]	; (8004d38 <_cbSendTaskList+0x88>)
 8004ce0:	687a      	ldr	r2, [r7, #4]
 8004ce2:	4613      	mov	r3, r2
 8004ce4:	009b      	lsls	r3, r3, #2
 8004ce6:	4413      	add	r3, r2
 8004ce8:	009b      	lsls	r3, r3, #2
 8004cea:	4423      	add	r3, r4
 8004cec:	3308      	adds	r3, #8
 8004cee:	681c      	ldr	r4, [r3, #0]
 8004cf0:	4d11      	ldr	r5, [pc, #68]	; (8004d38 <_cbSendTaskList+0x88>)
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	4613      	mov	r3, r2
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	4413      	add	r3, r2
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	442b      	add	r3, r5
 8004cfe:	330c      	adds	r3, #12
 8004d00:	681d      	ldr	r5, [r3, #0]
 8004d02:	4e0d      	ldr	r6, [pc, #52]	; (8004d38 <_cbSendTaskList+0x88>)
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	4613      	mov	r3, r2
 8004d08:	009b      	lsls	r3, r3, #2
 8004d0a:	4413      	add	r3, r2
 8004d0c:	009b      	lsls	r3, r3, #2
 8004d0e:	4433      	add	r3, r6
 8004d10:	3310      	adds	r3, #16
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	9300      	str	r3, [sp, #0]
 8004d16:	462b      	mov	r3, r5
 8004d18:	4622      	mov	r2, r4
 8004d1a:	f000 f8bd 	bl	8004e98 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	3301      	adds	r3, #1
 8004d22:	607b      	str	r3, [r7, #4]
 8004d24:	4b05      	ldr	r3, [pc, #20]	; (8004d3c <_cbSendTaskList+0x8c>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	687a      	ldr	r2, [r7, #4]
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d3c6      	bcc.n	8004cbc <_cbSendTaskList+0xc>
  }
}
 8004d2e:	bf00      	nop
 8004d30:	bf00      	nop
 8004d32:	370c      	adds	r7, #12
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d38:	20012e88 	.word	0x20012e88
 8004d3c:	20012f28 	.word	0x20012f28

08004d40 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8004d40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d44:	b082      	sub	sp, #8
 8004d46:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8004d48:	f7fe fb8e 	bl	8003468 <xTaskGetTickCountFromISR>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	2200      	movs	r2, #0
 8004d50:	469a      	mov	sl, r3
 8004d52:	4693      	mov	fp, r2
 8004d54:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8004d58:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	460b      	mov	r3, r1
 8004d60:	f04f 0a00 	mov.w	sl, #0
 8004d64:	f04f 0b00 	mov.w	fp, #0
 8004d68:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8004d6c:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8004d70:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8004d74:	4652      	mov	r2, sl
 8004d76:	465b      	mov	r3, fp
 8004d78:	1a14      	subs	r4, r2, r0
 8004d7a:	eb63 0501 	sbc.w	r5, r3, r1
 8004d7e:	f04f 0200 	mov.w	r2, #0
 8004d82:	f04f 0300 	mov.w	r3, #0
 8004d86:	00ab      	lsls	r3, r5, #2
 8004d88:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8004d8c:	00a2      	lsls	r2, r4, #2
 8004d8e:	4614      	mov	r4, r2
 8004d90:	461d      	mov	r5, r3
 8004d92:	eb14 0800 	adds.w	r8, r4, r0
 8004d96:	eb45 0901 	adc.w	r9, r5, r1
 8004d9a:	f04f 0200 	mov.w	r2, #0
 8004d9e:	f04f 0300 	mov.w	r3, #0
 8004da2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004da6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004daa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004dae:	4690      	mov	r8, r2
 8004db0:	4699      	mov	r9, r3
 8004db2:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8004db6:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8004dba:	4610      	mov	r0, r2
 8004dbc:	4619      	mov	r1, r3
 8004dbe:	3708      	adds	r7, #8
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08004dc8 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b086      	sub	sp, #24
 8004dcc:	af02      	add	r7, sp, #8
 8004dce:	60f8      	str	r0, [r7, #12]
 8004dd0:	60b9      	str	r1, [r7, #8]
 8004dd2:	607a      	str	r2, [r7, #4]
 8004dd4:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8004dd6:	2205      	movs	r2, #5
 8004dd8:	492b      	ldr	r1, [pc, #172]	; (8004e88 <SYSVIEW_AddTask+0xc0>)
 8004dda:	68b8      	ldr	r0, [r7, #8]
 8004ddc:	f002 f822 	bl	8006e24 <memcmp>
 8004de0:	4603      	mov	r3, r0
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d04b      	beq.n	8004e7e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8004de6:	4b29      	ldr	r3, [pc, #164]	; (8004e8c <SYSVIEW_AddTask+0xc4>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	2b07      	cmp	r3, #7
 8004dec:	d903      	bls.n	8004df6 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8004dee:	4828      	ldr	r0, [pc, #160]	; (8004e90 <SYSVIEW_AddTask+0xc8>)
 8004df0:	f001 ff98 	bl	8006d24 <SEGGER_SYSVIEW_Warn>
    return;
 8004df4:	e044      	b.n	8004e80 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8004df6:	4b25      	ldr	r3, [pc, #148]	; (8004e8c <SYSVIEW_AddTask+0xc4>)
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	4926      	ldr	r1, [pc, #152]	; (8004e94 <SYSVIEW_AddTask+0xcc>)
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	4413      	add	r3, r2
 8004e02:	009b      	lsls	r3, r3, #2
 8004e04:	440b      	add	r3, r1
 8004e06:	68fa      	ldr	r2, [r7, #12]
 8004e08:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8004e0a:	4b20      	ldr	r3, [pc, #128]	; (8004e8c <SYSVIEW_AddTask+0xc4>)
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	4921      	ldr	r1, [pc, #132]	; (8004e94 <SYSVIEW_AddTask+0xcc>)
 8004e10:	4613      	mov	r3, r2
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	4413      	add	r3, r2
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	440b      	add	r3, r1
 8004e1a:	3304      	adds	r3, #4
 8004e1c:	68ba      	ldr	r2, [r7, #8]
 8004e1e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8004e20:	4b1a      	ldr	r3, [pc, #104]	; (8004e8c <SYSVIEW_AddTask+0xc4>)
 8004e22:	681a      	ldr	r2, [r3, #0]
 8004e24:	491b      	ldr	r1, [pc, #108]	; (8004e94 <SYSVIEW_AddTask+0xcc>)
 8004e26:	4613      	mov	r3, r2
 8004e28:	009b      	lsls	r3, r3, #2
 8004e2a:	4413      	add	r3, r2
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	440b      	add	r3, r1
 8004e30:	3308      	adds	r3, #8
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8004e36:	4b15      	ldr	r3, [pc, #84]	; (8004e8c <SYSVIEW_AddTask+0xc4>)
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	4916      	ldr	r1, [pc, #88]	; (8004e94 <SYSVIEW_AddTask+0xcc>)
 8004e3c:	4613      	mov	r3, r2
 8004e3e:	009b      	lsls	r3, r3, #2
 8004e40:	4413      	add	r3, r2
 8004e42:	009b      	lsls	r3, r3, #2
 8004e44:	440b      	add	r3, r1
 8004e46:	330c      	adds	r3, #12
 8004e48:	683a      	ldr	r2, [r7, #0]
 8004e4a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8004e4c:	4b0f      	ldr	r3, [pc, #60]	; (8004e8c <SYSVIEW_AddTask+0xc4>)
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	4910      	ldr	r1, [pc, #64]	; (8004e94 <SYSVIEW_AddTask+0xcc>)
 8004e52:	4613      	mov	r3, r2
 8004e54:	009b      	lsls	r3, r3, #2
 8004e56:	4413      	add	r3, r2
 8004e58:	009b      	lsls	r3, r3, #2
 8004e5a:	440b      	add	r3, r1
 8004e5c:	3310      	adds	r3, #16
 8004e5e:	69ba      	ldr	r2, [r7, #24]
 8004e60:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8004e62:	4b0a      	ldr	r3, [pc, #40]	; (8004e8c <SYSVIEW_AddTask+0xc4>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	3301      	adds	r3, #1
 8004e68:	4a08      	ldr	r2, [pc, #32]	; (8004e8c <SYSVIEW_AddTask+0xc4>)
 8004e6a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8004e6c:	69bb      	ldr	r3, [r7, #24]
 8004e6e:	9300      	str	r3, [sp, #0]
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	68b9      	ldr	r1, [r7, #8]
 8004e76:	68f8      	ldr	r0, [r7, #12]
 8004e78:	f000 f80e 	bl	8004e98 <SYSVIEW_SendTaskInfo>
 8004e7c:	e000      	b.n	8004e80 <SYSVIEW_AddTask+0xb8>
    return;
 8004e7e:	bf00      	nop

}
 8004e80:	3710      	adds	r7, #16
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	08007844 	.word	0x08007844
 8004e8c:	20012f28 	.word	0x20012f28
 8004e90:	0800784c 	.word	0x0800784c
 8004e94:	20012e88 	.word	0x20012e88

08004e98 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b08a      	sub	sp, #40	; 0x28
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	60f8      	str	r0, [r7, #12]
 8004ea0:	60b9      	str	r1, [r7, #8]
 8004ea2:	607a      	str	r2, [r7, #4]
 8004ea4:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8004ea6:	f107 0314 	add.w	r3, r7, #20
 8004eaa:	2214      	movs	r2, #20
 8004eac:	2100      	movs	r1, #0
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f001 ffd6 	bl	8006e60 <memset>
  TaskInfo.TaskID     = TaskID;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8004ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ec6:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8004ec8:	f107 0314 	add.w	r3, r7, #20
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f001 fb1f 	bl	8006510 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8004ed2:	bf00      	nop
 8004ed4:	3728      	adds	r7, #40	; 0x28
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
	...

08004edc <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8004edc:	b480      	push	{r7}
 8004ede:	b083      	sub	sp, #12
 8004ee0:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8004ee2:	4b24      	ldr	r3, [pc, #144]	; (8004f74 <_DoInit+0x98>)
 8004ee4:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2203      	movs	r2, #3
 8004eea:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2203      	movs	r2, #3
 8004ef0:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	4a20      	ldr	r2, [pc, #128]	; (8004f78 <_DoInit+0x9c>)
 8004ef6:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	4a20      	ldr	r2, [pc, #128]	; (8004f7c <_DoInit+0xa0>)
 8004efc:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004f04:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2200      	movs	r2, #0
 8004f16:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	4a17      	ldr	r2, [pc, #92]	; (8004f78 <_DoInit+0x9c>)
 8004f1c:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	4a17      	ldr	r2, [pc, #92]	; (8004f80 <_DoInit+0xa4>)
 8004f22:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2210      	movs	r2, #16
 8004f28:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2200      	movs	r2, #0
 8004f34:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	3307      	adds	r3, #7
 8004f40:	4a10      	ldr	r2, [pc, #64]	; (8004f84 <_DoInit+0xa8>)
 8004f42:	6810      	ldr	r0, [r2, #0]
 8004f44:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004f46:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	4a0e      	ldr	r2, [pc, #56]	; (8004f88 <_DoInit+0xac>)
 8004f4e:	6810      	ldr	r0, [r2, #0]
 8004f50:	6018      	str	r0, [r3, #0]
 8004f52:	8891      	ldrh	r1, [r2, #4]
 8004f54:	7992      	ldrb	r2, [r2, #6]
 8004f56:	8099      	strh	r1, [r3, #4]
 8004f58:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004f5a:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2220      	movs	r2, #32
 8004f62:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004f64:	f3bf 8f5f 	dmb	sy
}
 8004f68:	bf00      	nop
 8004f6a:	370c      	adds	r7, #12
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f72:	4770      	bx	lr
 8004f74:	20012f2c 	.word	0x20012f2c
 8004f78:	0800789c 	.word	0x0800789c
 8004f7c:	20012fd4 	.word	0x20012fd4
 8004f80:	200133d4 	.word	0x200133d4
 8004f84:	080078a8 	.word	0x080078a8
 8004f88:	080078ac 	.word	0x080078ac

08004f8c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b08c      	sub	sp, #48	; 0x30
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	60f8      	str	r0, [r7, #12]
 8004f94:	60b9      	str	r1, [r7, #8]
 8004f96:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8004f98:	4b3e      	ldr	r3, [pc, #248]	; (8005094 <SEGGER_RTT_ReadNoLock+0x108>)
 8004f9a:	623b      	str	r3, [r7, #32]
 8004f9c:	6a3b      	ldr	r3, [r7, #32]
 8004f9e:	781b      	ldrb	r3, [r3, #0]
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d101      	bne.n	8004faa <SEGGER_RTT_ReadNoLock+0x1e>
 8004fa6:	f7ff ff99 	bl	8004edc <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004faa:	68fa      	ldr	r2, [r7, #12]
 8004fac:	4613      	mov	r3, r2
 8004fae:	005b      	lsls	r3, r3, #1
 8004fb0:	4413      	add	r3, r2
 8004fb2:	00db      	lsls	r3, r3, #3
 8004fb4:	3360      	adds	r3, #96	; 0x60
 8004fb6:	4a37      	ldr	r2, [pc, #220]	; (8005094 <SEGGER_RTT_ReadNoLock+0x108>)
 8004fb8:	4413      	add	r3, r2
 8004fba:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8004fc0:	69fb      	ldr	r3, [r7, #28]
 8004fc2:	691b      	ldr	r3, [r3, #16]
 8004fc4:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8004fc6:	69fb      	ldr	r3, [r7, #28]
 8004fc8:	68db      	ldr	r3, [r3, #12]
 8004fca:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8004fd0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004fd2:	69bb      	ldr	r3, [r7, #24]
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d92b      	bls.n	8005030 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8004fd8:	69fb      	ldr	r3, [r7, #28]
 8004fda:	689a      	ldr	r2, [r3, #8]
 8004fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004fe2:	697a      	ldr	r2, [r7, #20]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	bf28      	it	cs
 8004fea:	4613      	movcs	r3, r2
 8004fec:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004fee:	69fb      	ldr	r3, [r7, #28]
 8004ff0:	685a      	ldr	r2, [r3, #4]
 8004ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ff4:	4413      	add	r3, r2
 8004ff6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004ff8:	697a      	ldr	r2, [r7, #20]
 8004ffa:	6939      	ldr	r1, [r7, #16]
 8004ffc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004ffe:	f001 ff21 	bl	8006e44 <memcpy>
    NumBytesRead += NumBytesRem;
 8005002:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	4413      	add	r3, r2
 8005008:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800500a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	4413      	add	r3, r2
 8005010:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8005012:	687a      	ldr	r2, [r7, #4]
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	1ad3      	subs	r3, r2, r3
 8005018:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800501a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	4413      	add	r3, r2
 8005020:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8005022:	69fb      	ldr	r3, [r7, #28]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005028:	429a      	cmp	r2, r3
 800502a:	d101      	bne.n	8005030 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800502c:	2300      	movs	r3, #0
 800502e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8005030:	69ba      	ldr	r2, [r7, #24]
 8005032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005034:	1ad3      	subs	r3, r2, r3
 8005036:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005038:	697a      	ldr	r2, [r7, #20]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	4293      	cmp	r3, r2
 800503e:	bf28      	it	cs
 8005040:	4613      	movcs	r3, r2
 8005042:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d019      	beq.n	800507e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	685a      	ldr	r2, [r3, #4]
 800504e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005050:	4413      	add	r3, r2
 8005052:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005054:	697a      	ldr	r2, [r7, #20]
 8005056:	6939      	ldr	r1, [r7, #16]
 8005058:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800505a:	f001 fef3 	bl	8006e44 <memcpy>
    NumBytesRead += NumBytesRem;
 800505e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	4413      	add	r3, r2
 8005064:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8005066:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	4413      	add	r3, r2
 800506c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	1ad3      	subs	r3, r2, r3
 8005074:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005076:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	4413      	add	r3, r2
 800507c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 800507e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005080:	2b00      	cmp	r3, #0
 8005082:	d002      	beq.n	800508a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005088:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800508a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800508c:	4618      	mov	r0, r3
 800508e:	3730      	adds	r7, #48	; 0x30
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}
 8005094:	20012f2c 	.word	0x20012f2c

08005098 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005098:	b580      	push	{r7, lr}
 800509a:	b088      	sub	sp, #32
 800509c:	af00      	add	r7, sp, #0
 800509e:	60f8      	str	r0, [r7, #12]
 80050a0:	60b9      	str	r1, [r7, #8]
 80050a2:	607a      	str	r2, [r7, #4]
 80050a4:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80050a6:	4b3d      	ldr	r3, [pc, #244]	; (800519c <SEGGER_RTT_AllocUpBuffer+0x104>)
 80050a8:	61bb      	str	r3, [r7, #24]
 80050aa:	69bb      	ldr	r3, [r7, #24]
 80050ac:	781b      	ldrb	r3, [r3, #0]
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d101      	bne.n	80050b8 <SEGGER_RTT_AllocUpBuffer+0x20>
 80050b4:	f7ff ff12 	bl	8004edc <_DoInit>
  SEGGER_RTT_LOCK();
 80050b8:	f3ef 8311 	mrs	r3, BASEPRI
 80050bc:	f04f 0120 	mov.w	r1, #32
 80050c0:	f381 8811 	msr	BASEPRI, r1
 80050c4:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80050c6:	4b35      	ldr	r3, [pc, #212]	; (800519c <SEGGER_RTT_AllocUpBuffer+0x104>)
 80050c8:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80050ca:	2300      	movs	r3, #0
 80050cc:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 80050ce:	6939      	ldr	r1, [r7, #16]
 80050d0:	69fb      	ldr	r3, [r7, #28]
 80050d2:	1c5a      	adds	r2, r3, #1
 80050d4:	4613      	mov	r3, r2
 80050d6:	005b      	lsls	r3, r3, #1
 80050d8:	4413      	add	r3, r2
 80050da:	00db      	lsls	r3, r3, #3
 80050dc:	440b      	add	r3, r1
 80050de:	3304      	adds	r3, #4
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d008      	beq.n	80050f8 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80050e6:	69fb      	ldr	r3, [r7, #28]
 80050e8:	3301      	adds	r3, #1
 80050ea:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	691b      	ldr	r3, [r3, #16]
 80050f0:	69fa      	ldr	r2, [r7, #28]
 80050f2:	429a      	cmp	r2, r3
 80050f4:	dbeb      	blt.n	80050ce <SEGGER_RTT_AllocUpBuffer+0x36>
 80050f6:	e000      	b.n	80050fa <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80050f8:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	691b      	ldr	r3, [r3, #16]
 80050fe:	69fa      	ldr	r2, [r7, #28]
 8005100:	429a      	cmp	r2, r3
 8005102:	da3f      	bge.n	8005184 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8005104:	6939      	ldr	r1, [r7, #16]
 8005106:	69fb      	ldr	r3, [r7, #28]
 8005108:	1c5a      	adds	r2, r3, #1
 800510a:	4613      	mov	r3, r2
 800510c:	005b      	lsls	r3, r3, #1
 800510e:	4413      	add	r3, r2
 8005110:	00db      	lsls	r3, r3, #3
 8005112:	440b      	add	r3, r1
 8005114:	68fa      	ldr	r2, [r7, #12]
 8005116:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8005118:	6939      	ldr	r1, [r7, #16]
 800511a:	69fb      	ldr	r3, [r7, #28]
 800511c:	1c5a      	adds	r2, r3, #1
 800511e:	4613      	mov	r3, r2
 8005120:	005b      	lsls	r3, r3, #1
 8005122:	4413      	add	r3, r2
 8005124:	00db      	lsls	r3, r3, #3
 8005126:	440b      	add	r3, r1
 8005128:	3304      	adds	r3, #4
 800512a:	68ba      	ldr	r2, [r7, #8]
 800512c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800512e:	6939      	ldr	r1, [r7, #16]
 8005130:	69fa      	ldr	r2, [r7, #28]
 8005132:	4613      	mov	r3, r2
 8005134:	005b      	lsls	r3, r3, #1
 8005136:	4413      	add	r3, r2
 8005138:	00db      	lsls	r3, r3, #3
 800513a:	440b      	add	r3, r1
 800513c:	3320      	adds	r3, #32
 800513e:	687a      	ldr	r2, [r7, #4]
 8005140:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8005142:	6939      	ldr	r1, [r7, #16]
 8005144:	69fa      	ldr	r2, [r7, #28]
 8005146:	4613      	mov	r3, r2
 8005148:	005b      	lsls	r3, r3, #1
 800514a:	4413      	add	r3, r2
 800514c:	00db      	lsls	r3, r3, #3
 800514e:	440b      	add	r3, r1
 8005150:	3328      	adds	r3, #40	; 0x28
 8005152:	2200      	movs	r2, #0
 8005154:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8005156:	6939      	ldr	r1, [r7, #16]
 8005158:	69fa      	ldr	r2, [r7, #28]
 800515a:	4613      	mov	r3, r2
 800515c:	005b      	lsls	r3, r3, #1
 800515e:	4413      	add	r3, r2
 8005160:	00db      	lsls	r3, r3, #3
 8005162:	440b      	add	r3, r1
 8005164:	3324      	adds	r3, #36	; 0x24
 8005166:	2200      	movs	r2, #0
 8005168:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800516a:	6939      	ldr	r1, [r7, #16]
 800516c:	69fa      	ldr	r2, [r7, #28]
 800516e:	4613      	mov	r3, r2
 8005170:	005b      	lsls	r3, r3, #1
 8005172:	4413      	add	r3, r2
 8005174:	00db      	lsls	r3, r3, #3
 8005176:	440b      	add	r3, r1
 8005178:	332c      	adds	r3, #44	; 0x2c
 800517a:	683a      	ldr	r2, [r7, #0]
 800517c:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800517e:	f3bf 8f5f 	dmb	sy
 8005182:	e002      	b.n	800518a <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8005184:	f04f 33ff 	mov.w	r3, #4294967295
 8005188:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8005190:	69fb      	ldr	r3, [r7, #28]
}
 8005192:	4618      	mov	r0, r3
 8005194:	3720      	adds	r7, #32
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
 800519a:	bf00      	nop
 800519c:	20012f2c 	.word	0x20012f2c

080051a0 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b088      	sub	sp, #32
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	60f8      	str	r0, [r7, #12]
 80051a8:	60b9      	str	r1, [r7, #8]
 80051aa:	607a      	str	r2, [r7, #4]
 80051ac:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80051ae:	4b33      	ldr	r3, [pc, #204]	; (800527c <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 80051b0:	61bb      	str	r3, [r7, #24]
 80051b2:	69bb      	ldr	r3, [r7, #24]
 80051b4:	781b      	ldrb	r3, [r3, #0]
 80051b6:	b2db      	uxtb	r3, r3
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d101      	bne.n	80051c0 <SEGGER_RTT_ConfigDownBuffer+0x20>
 80051bc:	f7ff fe8e 	bl	8004edc <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80051c0:	4b2e      	ldr	r3, [pc, #184]	; (800527c <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 80051c2:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	695b      	ldr	r3, [r3, #20]
 80051c8:	461a      	mov	r2, r3
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d24d      	bcs.n	800526c <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 80051d0:	f3ef 8311 	mrs	r3, BASEPRI
 80051d4:	f04f 0120 	mov.w	r1, #32
 80051d8:	f381 8811 	msr	BASEPRI, r1
 80051dc:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d031      	beq.n	8005248 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 80051e4:	6979      	ldr	r1, [r7, #20]
 80051e6:	68fa      	ldr	r2, [r7, #12]
 80051e8:	4613      	mov	r3, r2
 80051ea:	005b      	lsls	r3, r3, #1
 80051ec:	4413      	add	r3, r2
 80051ee:	00db      	lsls	r3, r3, #3
 80051f0:	440b      	add	r3, r1
 80051f2:	3360      	adds	r3, #96	; 0x60
 80051f4:	68ba      	ldr	r2, [r7, #8]
 80051f6:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 80051f8:	6979      	ldr	r1, [r7, #20]
 80051fa:	68fa      	ldr	r2, [r7, #12]
 80051fc:	4613      	mov	r3, r2
 80051fe:	005b      	lsls	r3, r3, #1
 8005200:	4413      	add	r3, r2
 8005202:	00db      	lsls	r3, r3, #3
 8005204:	440b      	add	r3, r1
 8005206:	3364      	adds	r3, #100	; 0x64
 8005208:	687a      	ldr	r2, [r7, #4]
 800520a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 800520c:	6979      	ldr	r1, [r7, #20]
 800520e:	68fa      	ldr	r2, [r7, #12]
 8005210:	4613      	mov	r3, r2
 8005212:	005b      	lsls	r3, r3, #1
 8005214:	4413      	add	r3, r2
 8005216:	00db      	lsls	r3, r3, #3
 8005218:	440b      	add	r3, r1
 800521a:	3368      	adds	r3, #104	; 0x68
 800521c:	683a      	ldr	r2, [r7, #0]
 800521e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8005220:	6979      	ldr	r1, [r7, #20]
 8005222:	68fa      	ldr	r2, [r7, #12]
 8005224:	4613      	mov	r3, r2
 8005226:	005b      	lsls	r3, r3, #1
 8005228:	4413      	add	r3, r2
 800522a:	00db      	lsls	r3, r3, #3
 800522c:	440b      	add	r3, r1
 800522e:	3370      	adds	r3, #112	; 0x70
 8005230:	2200      	movs	r2, #0
 8005232:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 8005234:	6979      	ldr	r1, [r7, #20]
 8005236:	68fa      	ldr	r2, [r7, #12]
 8005238:	4613      	mov	r3, r2
 800523a:	005b      	lsls	r3, r3, #1
 800523c:	4413      	add	r3, r2
 800523e:	00db      	lsls	r3, r3, #3
 8005240:	440b      	add	r3, r1
 8005242:	336c      	adds	r3, #108	; 0x6c
 8005244:	2200      	movs	r2, #0
 8005246:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8005248:	6979      	ldr	r1, [r7, #20]
 800524a:	68fa      	ldr	r2, [r7, #12]
 800524c:	4613      	mov	r3, r2
 800524e:	005b      	lsls	r3, r3, #1
 8005250:	4413      	add	r3, r2
 8005252:	00db      	lsls	r3, r3, #3
 8005254:	440b      	add	r3, r1
 8005256:	3374      	adds	r3, #116	; 0x74
 8005258:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800525a:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800525c:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8005266:	2300      	movs	r3, #0
 8005268:	61fb      	str	r3, [r7, #28]
 800526a:	e002      	b.n	8005272 <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 800526c:	f04f 33ff 	mov.w	r3, #4294967295
 8005270:	61fb      	str	r3, [r7, #28]
  }
  return r;
 8005272:	69fb      	ldr	r3, [r7, #28]
}
 8005274:	4618      	mov	r0, r3
 8005276:	3720      	adds	r7, #32
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}
 800527c:	20012f2c 	.word	0x20012f2c

08005280 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8005280:	b480      	push	{r7}
 8005282:	b087      	sub	sp, #28
 8005284:	af00      	add	r7, sp, #0
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 800528c:	2300      	movs	r3, #0
 800528e:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8005290:	e002      	b.n	8005298 <_EncodeStr+0x18>
    Len++;
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	3301      	adds	r3, #1
 8005296:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8005298:	68ba      	ldr	r2, [r7, #8]
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	4413      	add	r3, r2
 800529e:	781b      	ldrb	r3, [r3, #0]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d1f6      	bne.n	8005292 <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 80052a4:	693a      	ldr	r2, [r7, #16]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d901      	bls.n	80052b0 <_EncodeStr+0x30>
    Len = Limit;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	2bfe      	cmp	r3, #254	; 0xfe
 80052b4:	d806      	bhi.n	80052c4 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	1c5a      	adds	r2, r3, #1
 80052ba:	60fa      	str	r2, [r7, #12]
 80052bc:	693a      	ldr	r2, [r7, #16]
 80052be:	b2d2      	uxtb	r2, r2
 80052c0:	701a      	strb	r2, [r3, #0]
 80052c2:	e011      	b.n	80052e8 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	1c5a      	adds	r2, r3, #1
 80052c8:	60fa      	str	r2, [r7, #12]
 80052ca:	22ff      	movs	r2, #255	; 0xff
 80052cc:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	1c5a      	adds	r2, r3, #1
 80052d2:	60fa      	str	r2, [r7, #12]
 80052d4:	693a      	ldr	r2, [r7, #16]
 80052d6:	b2d2      	uxtb	r2, r2
 80052d8:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	0a19      	lsrs	r1, r3, #8
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	1c5a      	adds	r2, r3, #1
 80052e2:	60fa      	str	r2, [r7, #12]
 80052e4:	b2ca      	uxtb	r2, r1
 80052e6:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 80052e8:	2300      	movs	r3, #0
 80052ea:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80052ec:	e00a      	b.n	8005304 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 80052ee:	68ba      	ldr	r2, [r7, #8]
 80052f0:	1c53      	adds	r3, r2, #1
 80052f2:	60bb      	str	r3, [r7, #8]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	1c59      	adds	r1, r3, #1
 80052f8:	60f9      	str	r1, [r7, #12]
 80052fa:	7812      	ldrb	r2, [r2, #0]
 80052fc:	701a      	strb	r2, [r3, #0]
    n++;
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	3301      	adds	r3, #1
 8005302:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8005304:	697a      	ldr	r2, [r7, #20]
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	429a      	cmp	r2, r3
 800530a:	d3f0      	bcc.n	80052ee <_EncodeStr+0x6e>
  }
  return pPayload;
 800530c:	68fb      	ldr	r3, [r7, #12]
}
 800530e:	4618      	mov	r0, r3
 8005310:	371c      	adds	r7, #28
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr

0800531a <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800531a:	b480      	push	{r7}
 800531c:	b083      	sub	sp, #12
 800531e:	af00      	add	r7, sp, #0
 8005320:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	3304      	adds	r3, #4
}
 8005326:	4618      	mov	r0, r3
 8005328:	370c      	adds	r7, #12
 800532a:	46bd      	mov	sp, r7
 800532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005330:	4770      	bx	lr
	...

08005334 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8005334:	b580      	push	{r7, lr}
 8005336:	b082      	sub	sp, #8
 8005338:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800533a:	4b36      	ldr	r3, [pc, #216]	; (8005414 <_HandleIncomingPacket+0xe0>)
 800533c:	7e1b      	ldrb	r3, [r3, #24]
 800533e:	4618      	mov	r0, r3
 8005340:	1cfb      	adds	r3, r7, #3
 8005342:	2201      	movs	r2, #1
 8005344:	4619      	mov	r1, r3
 8005346:	f7ff fe21 	bl	8004f8c <SEGGER_RTT_ReadNoLock>
 800534a:	4603      	mov	r3, r0
 800534c:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2b00      	cmp	r3, #0
 8005352:	dd54      	ble.n	80053fe <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 8005354:	78fb      	ldrb	r3, [r7, #3]
 8005356:	2b80      	cmp	r3, #128	; 0x80
 8005358:	d032      	beq.n	80053c0 <_HandleIncomingPacket+0x8c>
 800535a:	2b80      	cmp	r3, #128	; 0x80
 800535c:	dc42      	bgt.n	80053e4 <_HandleIncomingPacket+0xb0>
 800535e:	2b07      	cmp	r3, #7
 8005360:	dc16      	bgt.n	8005390 <_HandleIncomingPacket+0x5c>
 8005362:	2b00      	cmp	r3, #0
 8005364:	dd3e      	ble.n	80053e4 <_HandleIncomingPacket+0xb0>
 8005366:	3b01      	subs	r3, #1
 8005368:	2b06      	cmp	r3, #6
 800536a:	d83b      	bhi.n	80053e4 <_HandleIncomingPacket+0xb0>
 800536c:	a201      	add	r2, pc, #4	; (adr r2, 8005374 <_HandleIncomingPacket+0x40>)
 800536e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005372:	bf00      	nop
 8005374:	08005397 	.word	0x08005397
 8005378:	0800539d 	.word	0x0800539d
 800537c:	080053a3 	.word	0x080053a3
 8005380:	080053a9 	.word	0x080053a9
 8005384:	080053af 	.word	0x080053af
 8005388:	080053b5 	.word	0x080053b5
 800538c:	080053bb 	.word	0x080053bb
 8005390:	2b7f      	cmp	r3, #127	; 0x7f
 8005392:	d036      	beq.n	8005402 <_HandleIncomingPacket+0xce>
 8005394:	e026      	b.n	80053e4 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8005396:	f000 ff41 	bl	800621c <SEGGER_SYSVIEW_Start>
      break;
 800539a:	e037      	b.n	800540c <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 800539c:	f000 fff8 	bl	8006390 <SEGGER_SYSVIEW_Stop>
      break;
 80053a0:	e034      	b.n	800540c <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 80053a2:	f001 f9d1 	bl	8006748 <SEGGER_SYSVIEW_RecordSystime>
      break;
 80053a6:	e031      	b.n	800540c <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 80053a8:	f001 f996 	bl	80066d8 <SEGGER_SYSVIEW_SendTaskList>
      break;
 80053ac:	e02e      	b.n	800540c <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 80053ae:	f001 f815 	bl	80063dc <SEGGER_SYSVIEW_GetSysDesc>
      break;
 80053b2:	e02b      	b.n	800540c <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 80053b4:	f001 fc64 	bl	8006c80 <SEGGER_SYSVIEW_SendNumModules>
      break;
 80053b8:	e028      	b.n	800540c <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 80053ba:	f001 fc43 	bl	8006c44 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 80053be:	e025      	b.n	800540c <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80053c0:	4b14      	ldr	r3, [pc, #80]	; (8005414 <_HandleIncomingPacket+0xe0>)
 80053c2:	7e1b      	ldrb	r3, [r3, #24]
 80053c4:	4618      	mov	r0, r3
 80053c6:	1cfb      	adds	r3, r7, #3
 80053c8:	2201      	movs	r2, #1
 80053ca:	4619      	mov	r1, r3
 80053cc:	f7ff fdde 	bl	8004f8c <SEGGER_RTT_ReadNoLock>
 80053d0:	4603      	mov	r3, r0
 80053d2:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	dd15      	ble.n	8005406 <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 80053da:	78fb      	ldrb	r3, [r7, #3]
 80053dc:	4618      	mov	r0, r3
 80053de:	f001 fbb1 	bl	8006b44 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 80053e2:	e010      	b.n	8005406 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 80053e4:	78fb      	ldrb	r3, [r7, #3]
 80053e6:	b25b      	sxtb	r3, r3
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	da0e      	bge.n	800540a <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80053ec:	4b09      	ldr	r3, [pc, #36]	; (8005414 <_HandleIncomingPacket+0xe0>)
 80053ee:	7e1b      	ldrb	r3, [r3, #24]
 80053f0:	4618      	mov	r0, r3
 80053f2:	1cfb      	adds	r3, r7, #3
 80053f4:	2201      	movs	r2, #1
 80053f6:	4619      	mov	r1, r3
 80053f8:	f7ff fdc8 	bl	8004f8c <SEGGER_RTT_ReadNoLock>
      }
      break;
 80053fc:	e005      	b.n	800540a <_HandleIncomingPacket+0xd6>
    }
  }
 80053fe:	bf00      	nop
 8005400:	e004      	b.n	800540c <_HandleIncomingPacket+0xd8>
      break;
 8005402:	bf00      	nop
 8005404:	e002      	b.n	800540c <_HandleIncomingPacket+0xd8>
      break;
 8005406:	bf00      	nop
 8005408:	e000      	b.n	800540c <_HandleIncomingPacket+0xd8>
      break;
 800540a:	bf00      	nop
}
 800540c:	bf00      	nop
 800540e:	3708      	adds	r7, #8
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}
 8005414:	200143ec 	.word	0x200143ec

08005418 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8005418:	b580      	push	{r7, lr}
 800541a:	b08c      	sub	sp, #48	; 0x30
 800541c:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800541e:	2301      	movs	r3, #1
 8005420:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8005422:	1d3b      	adds	r3, r7, #4
 8005424:	3301      	adds	r3, #1
 8005426:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8005428:	69fb      	ldr	r3, [r7, #28]
 800542a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800542c:	4b31      	ldr	r3, [pc, #196]	; (80054f4 <_TrySendOverflowPacket+0xdc>)
 800542e:	695b      	ldr	r3, [r3, #20]
 8005430:	62bb      	str	r3, [r7, #40]	; 0x28
 8005432:	e00b      	b.n	800544c <_TrySendOverflowPacket+0x34>
 8005434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005436:	b2da      	uxtb	r2, r3
 8005438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800543a:	1c59      	adds	r1, r3, #1
 800543c:	62f9      	str	r1, [r7, #44]	; 0x2c
 800543e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005442:	b2d2      	uxtb	r2, r2
 8005444:	701a      	strb	r2, [r3, #0]
 8005446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005448:	09db      	lsrs	r3, r3, #7
 800544a:	62bb      	str	r3, [r7, #40]	; 0x28
 800544c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800544e:	2b7f      	cmp	r3, #127	; 0x7f
 8005450:	d8f0      	bhi.n	8005434 <_TrySendOverflowPacket+0x1c>
 8005452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005454:	1c5a      	adds	r2, r3, #1
 8005456:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005458:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800545a:	b2d2      	uxtb	r2, r2
 800545c:	701a      	strb	r2, [r3, #0]
 800545e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005460:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005462:	4b25      	ldr	r3, [pc, #148]	; (80054f8 <_TrySendOverflowPacket+0xe0>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005468:	4b22      	ldr	r3, [pc, #136]	; (80054f4 <_TrySendOverflowPacket+0xdc>)
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	69ba      	ldr	r2, [r7, #24]
 800546e:	1ad3      	subs	r3, r2, r3
 8005470:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8005472:	69fb      	ldr	r3, [r7, #28]
 8005474:	627b      	str	r3, [r7, #36]	; 0x24
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	623b      	str	r3, [r7, #32]
 800547a:	e00b      	b.n	8005494 <_TrySendOverflowPacket+0x7c>
 800547c:	6a3b      	ldr	r3, [r7, #32]
 800547e:	b2da      	uxtb	r2, r3
 8005480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005482:	1c59      	adds	r1, r3, #1
 8005484:	6279      	str	r1, [r7, #36]	; 0x24
 8005486:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800548a:	b2d2      	uxtb	r2, r2
 800548c:	701a      	strb	r2, [r3, #0]
 800548e:	6a3b      	ldr	r3, [r7, #32]
 8005490:	09db      	lsrs	r3, r3, #7
 8005492:	623b      	str	r3, [r7, #32]
 8005494:	6a3b      	ldr	r3, [r7, #32]
 8005496:	2b7f      	cmp	r3, #127	; 0x7f
 8005498:	d8f0      	bhi.n	800547c <_TrySendOverflowPacket+0x64>
 800549a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800549c:	1c5a      	adds	r2, r3, #1
 800549e:	627a      	str	r2, [r7, #36]	; 0x24
 80054a0:	6a3a      	ldr	r2, [r7, #32]
 80054a2:	b2d2      	uxtb	r2, r2
 80054a4:	701a      	strb	r2, [r3, #0]
 80054a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a8:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 80054aa:	4b12      	ldr	r3, [pc, #72]	; (80054f4 <_TrySendOverflowPacket+0xdc>)
 80054ac:	785b      	ldrb	r3, [r3, #1]
 80054ae:	4618      	mov	r0, r3
 80054b0:	1d3b      	adds	r3, r7, #4
 80054b2:	69fa      	ldr	r2, [r7, #28]
 80054b4:	1ad3      	subs	r3, r2, r3
 80054b6:	461a      	mov	r2, r3
 80054b8:	1d3b      	adds	r3, r7, #4
 80054ba:	4619      	mov	r1, r3
 80054bc:	f7fa fe98 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80054c0:	4603      	mov	r3, r0
 80054c2:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d009      	beq.n	80054de <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80054ca:	4a0a      	ldr	r2, [pc, #40]	; (80054f4 <_TrySendOverflowPacket+0xdc>)
 80054cc:	69bb      	ldr	r3, [r7, #24]
 80054ce:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 80054d0:	4b08      	ldr	r3, [pc, #32]	; (80054f4 <_TrySendOverflowPacket+0xdc>)
 80054d2:	781b      	ldrb	r3, [r3, #0]
 80054d4:	3b01      	subs	r3, #1
 80054d6:	b2da      	uxtb	r2, r3
 80054d8:	4b06      	ldr	r3, [pc, #24]	; (80054f4 <_TrySendOverflowPacket+0xdc>)
 80054da:	701a      	strb	r2, [r3, #0]
 80054dc:	e004      	b.n	80054e8 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 80054de:	4b05      	ldr	r3, [pc, #20]	; (80054f4 <_TrySendOverflowPacket+0xdc>)
 80054e0:	695b      	ldr	r3, [r3, #20]
 80054e2:	3301      	adds	r3, #1
 80054e4:	4a03      	ldr	r2, [pc, #12]	; (80054f4 <_TrySendOverflowPacket+0xdc>)
 80054e6:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 80054e8:	693b      	ldr	r3, [r7, #16]
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3730      	adds	r7, #48	; 0x30
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
 80054f2:	bf00      	nop
 80054f4:	200143ec 	.word	0x200143ec
 80054f8:	e0001004 	.word	0xe0001004

080054fc <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b08a      	sub	sp, #40	; 0x28
 8005500:	af00      	add	r7, sp, #0
 8005502:	60f8      	str	r0, [r7, #12]
 8005504:	60b9      	str	r1, [r7, #8]
 8005506:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8005508:	4b6c      	ldr	r3, [pc, #432]	; (80056bc <_SendPacket+0x1c0>)
 800550a:	781b      	ldrb	r3, [r3, #0]
 800550c:	2b01      	cmp	r3, #1
 800550e:	d010      	beq.n	8005532 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8005510:	4b6a      	ldr	r3, [pc, #424]	; (80056bc <_SendPacket+0x1c0>)
 8005512:	781b      	ldrb	r3, [r3, #0]
 8005514:	2b00      	cmp	r3, #0
 8005516:	f000 80a3 	beq.w	8005660 <_SendPacket+0x164>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800551a:	4b68      	ldr	r3, [pc, #416]	; (80056bc <_SendPacket+0x1c0>)
 800551c:	781b      	ldrb	r3, [r3, #0]
 800551e:	2b02      	cmp	r3, #2
 8005520:	d109      	bne.n	8005536 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8005522:	f7ff ff79 	bl	8005418 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8005526:	4b65      	ldr	r3, [pc, #404]	; (80056bc <_SendPacket+0x1c0>)
 8005528:	781b      	ldrb	r3, [r3, #0]
 800552a:	2b01      	cmp	r3, #1
 800552c:	f040 809a 	bne.w	8005664 <_SendPacket+0x168>
      goto SendDone;
    }
  }
Send:
 8005530:	e001      	b.n	8005536 <_SendPacket+0x3a>
    goto Send;
 8005532:	bf00      	nop
 8005534:	e000      	b.n	8005538 <_SendPacket+0x3c>
Send:
 8005536:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2b1f      	cmp	r3, #31
 800553c:	d809      	bhi.n	8005552 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800553e:	4b5f      	ldr	r3, [pc, #380]	; (80056bc <_SendPacket+0x1c0>)
 8005540:	69da      	ldr	r2, [r3, #28]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	fa22 f303 	lsr.w	r3, r2, r3
 8005548:	f003 0301 	and.w	r3, r3, #1
 800554c:	2b00      	cmp	r3, #0
 800554e:	f040 808b 	bne.w	8005668 <_SendPacket+0x16c>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2b17      	cmp	r3, #23
 8005556:	d807      	bhi.n	8005568 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	3b01      	subs	r3, #1
 800555c:	60fb      	str	r3, [r7, #12]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	b2da      	uxtb	r2, r3
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	701a      	strb	r2, [r3, #0]
 8005566:	e03d      	b.n	80055e4 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8005568:	68ba      	ldr	r2, [r7, #8]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	1ad3      	subs	r3, r2, r3
 800556e:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8005570:	69fb      	ldr	r3, [r7, #28]
 8005572:	2b7f      	cmp	r3, #127	; 0x7f
 8005574:	d912      	bls.n	800559c <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8005576:	69fb      	ldr	r3, [r7, #28]
 8005578:	09da      	lsrs	r2, r3, #7
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	3b01      	subs	r3, #1
 800557e:	60fb      	str	r3, [r7, #12]
 8005580:	b2d2      	uxtb	r2, r2
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8005586:	69fb      	ldr	r3, [r7, #28]
 8005588:	b2db      	uxtb	r3, r3
 800558a:	68fa      	ldr	r2, [r7, #12]
 800558c:	3a01      	subs	r2, #1
 800558e:	60fa      	str	r2, [r7, #12]
 8005590:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005594:	b2da      	uxtb	r2, r3
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	701a      	strb	r2, [r3, #0]
 800559a:	e006      	b.n	80055aa <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	3b01      	subs	r3, #1
 80055a0:	60fb      	str	r3, [r7, #12]
 80055a2:	69fb      	ldr	r3, [r7, #28]
 80055a4:	b2da      	uxtb	r2, r3
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2b7f      	cmp	r3, #127	; 0x7f
 80055ae:	d912      	bls.n	80055d6 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	09da      	lsrs	r2, r3, #7
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	3b01      	subs	r3, #1
 80055b8:	60fb      	str	r3, [r7, #12]
 80055ba:	b2d2      	uxtb	r2, r2
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	b2db      	uxtb	r3, r3
 80055c4:	68fa      	ldr	r2, [r7, #12]
 80055c6:	3a01      	subs	r2, #1
 80055c8:	60fa      	str	r2, [r7, #12]
 80055ca:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80055ce:	b2da      	uxtb	r2, r3
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	701a      	strb	r2, [r3, #0]
 80055d4:	e006      	b.n	80055e4 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	3b01      	subs	r3, #1
 80055da:	60fb      	str	r3, [r7, #12]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	b2da      	uxtb	r2, r3
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80055e4:	4b36      	ldr	r3, [pc, #216]	; (80056c0 <_SendPacket+0x1c4>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80055ea:	4b34      	ldr	r3, [pc, #208]	; (80056bc <_SendPacket+0x1c0>)
 80055ec:	68db      	ldr	r3, [r3, #12]
 80055ee:	69ba      	ldr	r2, [r7, #24]
 80055f0:	1ad3      	subs	r3, r2, r3
 80055f2:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	627b      	str	r3, [r7, #36]	; 0x24
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	623b      	str	r3, [r7, #32]
 80055fc:	e00b      	b.n	8005616 <_SendPacket+0x11a>
 80055fe:	6a3b      	ldr	r3, [r7, #32]
 8005600:	b2da      	uxtb	r2, r3
 8005602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005604:	1c59      	adds	r1, r3, #1
 8005606:	6279      	str	r1, [r7, #36]	; 0x24
 8005608:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800560c:	b2d2      	uxtb	r2, r2
 800560e:	701a      	strb	r2, [r3, #0]
 8005610:	6a3b      	ldr	r3, [r7, #32]
 8005612:	09db      	lsrs	r3, r3, #7
 8005614:	623b      	str	r3, [r7, #32]
 8005616:	6a3b      	ldr	r3, [r7, #32]
 8005618:	2b7f      	cmp	r3, #127	; 0x7f
 800561a:	d8f0      	bhi.n	80055fe <_SendPacket+0x102>
 800561c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800561e:	1c5a      	adds	r2, r3, #1
 8005620:	627a      	str	r2, [r7, #36]	; 0x24
 8005622:	6a3a      	ldr	r2, [r7, #32]
 8005624:	b2d2      	uxtb	r2, r2
 8005626:	701a      	strb	r2, [r3, #0]
 8005628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800562a:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 800562c:	4b23      	ldr	r3, [pc, #140]	; (80056bc <_SendPacket+0x1c0>)
 800562e:	785b      	ldrb	r3, [r3, #1]
 8005630:	4618      	mov	r0, r3
 8005632:	68ba      	ldr	r2, [r7, #8]
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	1ad3      	subs	r3, r2, r3
 8005638:	461a      	mov	r2, r3
 800563a:	68f9      	ldr	r1, [r7, #12]
 800563c:	f7fa fdd8 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005640:	4603      	mov	r3, r0
 8005642:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d003      	beq.n	8005652 <_SendPacket+0x156>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800564a:	4a1c      	ldr	r2, [pc, #112]	; (80056bc <_SendPacket+0x1c0>)
 800564c:	69bb      	ldr	r3, [r7, #24]
 800564e:	60d3      	str	r3, [r2, #12]
 8005650:	e00b      	b.n	800566a <_SendPacket+0x16e>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8005652:	4b1a      	ldr	r3, [pc, #104]	; (80056bc <_SendPacket+0x1c0>)
 8005654:	781b      	ldrb	r3, [r3, #0]
 8005656:	3301      	adds	r3, #1
 8005658:	b2da      	uxtb	r2, r3
 800565a:	4b18      	ldr	r3, [pc, #96]	; (80056bc <_SendPacket+0x1c0>)
 800565c:	701a      	strb	r2, [r3, #0]
 800565e:	e004      	b.n	800566a <_SendPacket+0x16e>
    goto SendDone;
 8005660:	bf00      	nop
 8005662:	e002      	b.n	800566a <_SendPacket+0x16e>
      goto SendDone;
 8005664:	bf00      	nop
 8005666:	e000      	b.n	800566a <_SendPacket+0x16e>
      goto SendDone;
 8005668:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800566a:	4b14      	ldr	r3, [pc, #80]	; (80056bc <_SendPacket+0x1c0>)
 800566c:	7e1b      	ldrb	r3, [r3, #24]
 800566e:	4619      	mov	r1, r3
 8005670:	4a14      	ldr	r2, [pc, #80]	; (80056c4 <_SendPacket+0x1c8>)
 8005672:	460b      	mov	r3, r1
 8005674:	005b      	lsls	r3, r3, #1
 8005676:	440b      	add	r3, r1
 8005678:	00db      	lsls	r3, r3, #3
 800567a:	4413      	add	r3, r2
 800567c:	336c      	adds	r3, #108	; 0x6c
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	4b0e      	ldr	r3, [pc, #56]	; (80056bc <_SendPacket+0x1c0>)
 8005682:	7e1b      	ldrb	r3, [r3, #24]
 8005684:	4618      	mov	r0, r3
 8005686:	490f      	ldr	r1, [pc, #60]	; (80056c4 <_SendPacket+0x1c8>)
 8005688:	4603      	mov	r3, r0
 800568a:	005b      	lsls	r3, r3, #1
 800568c:	4403      	add	r3, r0
 800568e:	00db      	lsls	r3, r3, #3
 8005690:	440b      	add	r3, r1
 8005692:	3370      	adds	r3, #112	; 0x70
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	429a      	cmp	r2, r3
 8005698:	d00b      	beq.n	80056b2 <_SendPacket+0x1b6>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800569a:	4b08      	ldr	r3, [pc, #32]	; (80056bc <_SendPacket+0x1c0>)
 800569c:	789b      	ldrb	r3, [r3, #2]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d107      	bne.n	80056b2 <_SendPacket+0x1b6>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80056a2:	4b06      	ldr	r3, [pc, #24]	; (80056bc <_SendPacket+0x1c0>)
 80056a4:	2201      	movs	r2, #1
 80056a6:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80056a8:	f7ff fe44 	bl	8005334 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80056ac:	4b03      	ldr	r3, [pc, #12]	; (80056bc <_SendPacket+0x1c0>)
 80056ae:	2200      	movs	r2, #0
 80056b0:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 80056b2:	bf00      	nop
 80056b4:	3728      	adds	r7, #40	; 0x28
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	bf00      	nop
 80056bc:	200143ec 	.word	0x200143ec
 80056c0:	e0001004 	.word	0xe0001004
 80056c4:	20012f2c 	.word	0x20012f2c

080056c8 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b08a      	sub	sp, #40	; 0x28
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
 80056d0:	460b      	mov	r3, r1
 80056d2:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	691b      	ldr	r3, [r3, #16]
 80056d8:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	3301      	adds	r3, #1
 80056de:	2b80      	cmp	r3, #128	; 0x80
 80056e0:	d80a      	bhi.n	80056f8 <_StoreChar+0x30>
    *(p->pPayload++) = c;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	1c59      	adds	r1, r3, #1
 80056e8:	687a      	ldr	r2, [r7, #4]
 80056ea:	6051      	str	r1, [r2, #4]
 80056ec:	78fa      	ldrb	r2, [r7, #3]
 80056ee:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	1c5a      	adds	r2, r3, #1
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	691b      	ldr	r3, [r3, #16]
 80056fc:	2b80      	cmp	r3, #128	; 0x80
 80056fe:	d15a      	bne.n	80057b6 <_StoreChar+0xee>
    *(p->pPayloadStart) = p->Cnt;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	691a      	ldr	r2, [r3, #16]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	b2d2      	uxtb	r2, r2
 800570a:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	68db      	ldr	r3, [r3, #12]
 8005716:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	627b      	str	r3, [r7, #36]	; 0x24
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	623b      	str	r3, [r7, #32]
 8005720:	e00b      	b.n	800573a <_StoreChar+0x72>
 8005722:	6a3b      	ldr	r3, [r7, #32]
 8005724:	b2da      	uxtb	r2, r3
 8005726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005728:	1c59      	adds	r1, r3, #1
 800572a:	6279      	str	r1, [r7, #36]	; 0x24
 800572c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005730:	b2d2      	uxtb	r2, r2
 8005732:	701a      	strb	r2, [r3, #0]
 8005734:	6a3b      	ldr	r3, [r7, #32]
 8005736:	09db      	lsrs	r3, r3, #7
 8005738:	623b      	str	r3, [r7, #32]
 800573a:	6a3b      	ldr	r3, [r7, #32]
 800573c:	2b7f      	cmp	r3, #127	; 0x7f
 800573e:	d8f0      	bhi.n	8005722 <_StoreChar+0x5a>
 8005740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005742:	1c5a      	adds	r2, r3, #1
 8005744:	627a      	str	r2, [r7, #36]	; 0x24
 8005746:	6a3a      	ldr	r2, [r7, #32]
 8005748:	b2d2      	uxtb	r2, r2
 800574a:	701a      	strb	r2, [r3, #0]
 800574c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574e:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	61fb      	str	r3, [r7, #28]
 8005754:	2300      	movs	r3, #0
 8005756:	61bb      	str	r3, [r7, #24]
 8005758:	e00b      	b.n	8005772 <_StoreChar+0xaa>
 800575a:	69bb      	ldr	r3, [r7, #24]
 800575c:	b2da      	uxtb	r2, r3
 800575e:	69fb      	ldr	r3, [r7, #28]
 8005760:	1c59      	adds	r1, r3, #1
 8005762:	61f9      	str	r1, [r7, #28]
 8005764:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005768:	b2d2      	uxtb	r2, r2
 800576a:	701a      	strb	r2, [r3, #0]
 800576c:	69bb      	ldr	r3, [r7, #24]
 800576e:	09db      	lsrs	r3, r3, #7
 8005770:	61bb      	str	r3, [r7, #24]
 8005772:	69bb      	ldr	r3, [r7, #24]
 8005774:	2b7f      	cmp	r3, #127	; 0x7f
 8005776:	d8f0      	bhi.n	800575a <_StoreChar+0x92>
 8005778:	69fb      	ldr	r3, [r7, #28]
 800577a:	1c5a      	adds	r2, r3, #1
 800577c:	61fa      	str	r2, [r7, #28]
 800577e:	69ba      	ldr	r2, [r7, #24]
 8005780:	b2d2      	uxtb	r2, r2
 8005782:	701a      	strb	r2, [r3, #0]
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	221a      	movs	r2, #26
 800578e:	6939      	ldr	r1, [r7, #16]
 8005790:	4618      	mov	r0, r3
 8005792:	f7ff feb3 	bl	80054fc <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4618      	mov	r0, r3
 800579c:	f7ff fdbd 	bl	800531a <_PreparePacket>
 80057a0:	4602      	mov	r2, r0
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	1c5a      	adds	r2, r3, #1
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	611a      	str	r2, [r3, #16]
  }
}
 80057b6:	bf00      	nop
 80057b8:	3728      	adds	r7, #40	; 0x28
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}
	...

080057c0 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b08a      	sub	sp, #40	; 0x28
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	60f8      	str	r0, [r7, #12]
 80057c8:	60b9      	str	r1, [r7, #8]
 80057ca:	607a      	str	r2, [r7, #4]
 80057cc:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 80057d2:	2301      	movs	r3, #1
 80057d4:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 80057d6:	2301      	movs	r3, #1
 80057d8:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 80057da:	e007      	b.n	80057ec <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 80057dc:	6a3a      	ldr	r2, [r7, #32]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80057e4:	623b      	str	r3, [r7, #32]
    Width++;
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	3301      	adds	r3, #1
 80057ea:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 80057ec:	6a3a      	ldr	r2, [r7, #32]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d2f3      	bcs.n	80057dc <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 80057f4:	683a      	ldr	r2, [r7, #0]
 80057f6:	69fb      	ldr	r3, [r7, #28]
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d901      	bls.n	8005800 <_PrintUnsigned+0x40>
    Width = NumDigits;
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8005800:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005802:	f003 0301 	and.w	r3, r3, #1
 8005806:	2b00      	cmp	r3, #0
 8005808:	d11f      	bne.n	800584a <_PrintUnsigned+0x8a>
    if (FieldWidth != 0u) {
 800580a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800580c:	2b00      	cmp	r3, #0
 800580e:	d01c      	beq.n	800584a <_PrintUnsigned+0x8a>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8005810:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005812:	f003 0302 	and.w	r3, r3, #2
 8005816:	2b00      	cmp	r3, #0
 8005818:	d005      	beq.n	8005826 <_PrintUnsigned+0x66>
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d102      	bne.n	8005826 <_PrintUnsigned+0x66>
        c = '0';
 8005820:	2330      	movs	r3, #48	; 0x30
 8005822:	76fb      	strb	r3, [r7, #27]
 8005824:	e001      	b.n	800582a <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 8005826:	2320      	movs	r3, #32
 8005828:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800582a:	e007      	b.n	800583c <_PrintUnsigned+0x7c>
        FieldWidth--;
 800582c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800582e:	3b01      	subs	r3, #1
 8005830:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
 8005832:	7efb      	ldrb	r3, [r7, #27]
 8005834:	4619      	mov	r1, r3
 8005836:	68f8      	ldr	r0, [r7, #12]
 8005838:	f7ff ff46 	bl	80056c8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800583c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800583e:	2b00      	cmp	r3, #0
 8005840:	d003      	beq.n	800584a <_PrintUnsigned+0x8a>
 8005842:	69fa      	ldr	r2, [r7, #28]
 8005844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005846:	429a      	cmp	r2, r3
 8005848:	d3f0      	bcc.n	800582c <_PrintUnsigned+0x6c>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	2b01      	cmp	r3, #1
 800584e:	d903      	bls.n	8005858 <_PrintUnsigned+0x98>
      NumDigits--;
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	3b01      	subs	r3, #1
 8005854:	603b      	str	r3, [r7, #0]
 8005856:	e009      	b.n	800586c <_PrintUnsigned+0xac>
    } else {
      Div = v / Digit;
 8005858:	68ba      	ldr	r2, [r7, #8]
 800585a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800585c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005860:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8005862:	697a      	ldr	r2, [r7, #20]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	429a      	cmp	r2, r3
 8005868:	d200      	bcs.n	800586c <_PrintUnsigned+0xac>
        break;
 800586a:	e005      	b.n	8005878 <_PrintUnsigned+0xb8>
      }
    }
    Digit *= Base;
 800586c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800586e:	687a      	ldr	r2, [r7, #4]
 8005870:	fb02 f303 	mul.w	r3, r2, r3
 8005874:	627b      	str	r3, [r7, #36]	; 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8005876:	e7e8      	b.n	800584a <_PrintUnsigned+0x8a>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 8005878:	68ba      	ldr	r2, [r7, #8]
 800587a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800587c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005880:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005886:	fb02 f303 	mul.w	r3, r2, r3
 800588a:	68ba      	ldr	r2, [r7, #8]
 800588c:	1ad3      	subs	r3, r2, r3
 800588e:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 8005890:	4a15      	ldr	r2, [pc, #84]	; (80058e8 <_PrintUnsigned+0x128>)
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	4413      	add	r3, r2
 8005896:	781b      	ldrb	r3, [r3, #0]
 8005898:	4619      	mov	r1, r3
 800589a:	68f8      	ldr	r0, [r7, #12]
 800589c:	f7ff ff14 	bl	80056c8 <_StoreChar>
    Digit /= Base;
 80058a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80058a8:	627b      	str	r3, [r7, #36]	; 0x24
  } while (Digit);
 80058aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d1e3      	bne.n	8005878 <_PrintUnsigned+0xb8>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 80058b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058b2:	f003 0301 	and.w	r3, r3, #1
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d011      	beq.n	80058de <_PrintUnsigned+0x11e>
    if (FieldWidth != 0u) {
 80058ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d00e      	beq.n	80058de <_PrintUnsigned+0x11e>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80058c0:	e006      	b.n	80058d0 <_PrintUnsigned+0x110>
        FieldWidth--;
 80058c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058c4:	3b01      	subs	r3, #1
 80058c6:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, ' ');
 80058c8:	2120      	movs	r1, #32
 80058ca:	68f8      	ldr	r0, [r7, #12]
 80058cc:	f7ff fefc 	bl	80056c8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80058d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d003      	beq.n	80058de <_PrintUnsigned+0x11e>
 80058d6:	69fa      	ldr	r2, [r7, #28]
 80058d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058da:	429a      	cmp	r2, r3
 80058dc:	d3f1      	bcc.n	80058c2 <_PrintUnsigned+0x102>
      }
    }
  }
}
 80058de:	bf00      	nop
 80058e0:	3728      	adds	r7, #40	; 0x28
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}
 80058e6:	bf00      	nop
 80058e8:	080078e8 	.word	0x080078e8

080058ec <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b088      	sub	sp, #32
 80058f0:	af02      	add	r7, sp, #8
 80058f2:	60f8      	str	r0, [r7, #12]
 80058f4:	60b9      	str	r1, [r7, #8]
 80058f6:	607a      	str	r2, [r7, #4]
 80058f8:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	bfb8      	it	lt
 8005900:	425b      	neglt	r3, r3
 8005902:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8005904:	2301      	movs	r3, #1
 8005906:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8005908:	e007      	b.n	800591a <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	693a      	ldr	r2, [r7, #16]
 800590e:	fb92 f3f3 	sdiv	r3, r2, r3
 8005912:	613b      	str	r3, [r7, #16]
    Width++;
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	3301      	adds	r3, #1
 8005918:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	693a      	ldr	r2, [r7, #16]
 800591e:	429a      	cmp	r2, r3
 8005920:	daf3      	bge.n	800590a <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8005922:	683a      	ldr	r2, [r7, #0]
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	429a      	cmp	r2, r3
 8005928:	d901      	bls.n	800592e <_PrintInt+0x42>
    Width = NumDigits;
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 800592e:	6a3b      	ldr	r3, [r7, #32]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d00a      	beq.n	800594a <_PrintInt+0x5e>
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	2b00      	cmp	r3, #0
 8005938:	db04      	blt.n	8005944 <_PrintInt+0x58>
 800593a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800593c:	f003 0304 	and.w	r3, r3, #4
 8005940:	2b00      	cmp	r3, #0
 8005942:	d002      	beq.n	800594a <_PrintInt+0x5e>
    FieldWidth--;
 8005944:	6a3b      	ldr	r3, [r7, #32]
 8005946:	3b01      	subs	r3, #1
 8005948:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 800594a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800594c:	f003 0302 	and.w	r3, r3, #2
 8005950:	2b00      	cmp	r3, #0
 8005952:	d002      	beq.n	800595a <_PrintInt+0x6e>
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d016      	beq.n	8005988 <_PrintInt+0x9c>
 800595a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800595c:	f003 0301 	and.w	r3, r3, #1
 8005960:	2b00      	cmp	r3, #0
 8005962:	d111      	bne.n	8005988 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 8005964:	6a3b      	ldr	r3, [r7, #32]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d00e      	beq.n	8005988 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800596a:	e006      	b.n	800597a <_PrintInt+0x8e>
        FieldWidth--;
 800596c:	6a3b      	ldr	r3, [r7, #32]
 800596e:	3b01      	subs	r3, #1
 8005970:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8005972:	2120      	movs	r1, #32
 8005974:	68f8      	ldr	r0, [r7, #12]
 8005976:	f7ff fea7 	bl	80056c8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800597a:	6a3b      	ldr	r3, [r7, #32]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d003      	beq.n	8005988 <_PrintInt+0x9c>
 8005980:	697a      	ldr	r2, [r7, #20]
 8005982:	6a3b      	ldr	r3, [r7, #32]
 8005984:	429a      	cmp	r2, r3
 8005986:	d3f1      	bcc.n	800596c <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	2b00      	cmp	r3, #0
 800598c:	da07      	bge.n	800599e <_PrintInt+0xb2>
    v = -v;
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	425b      	negs	r3, r3
 8005992:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 8005994:	212d      	movs	r1, #45	; 0x2d
 8005996:	68f8      	ldr	r0, [r7, #12]
 8005998:	f7ff fe96 	bl	80056c8 <_StoreChar>
 800599c:	e008      	b.n	80059b0 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 800599e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a0:	f003 0304 	and.w	r3, r3, #4
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d003      	beq.n	80059b0 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 80059a8:	212b      	movs	r1, #43	; 0x2b
 80059aa:	68f8      	ldr	r0, [r7, #12]
 80059ac:	f7ff fe8c 	bl	80056c8 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 80059b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b2:	f003 0302 	and.w	r3, r3, #2
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d019      	beq.n	80059ee <_PrintInt+0x102>
 80059ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059bc:	f003 0301 	and.w	r3, r3, #1
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d114      	bne.n	80059ee <_PrintInt+0x102>
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d111      	bne.n	80059ee <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 80059ca:	6a3b      	ldr	r3, [r7, #32]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d00e      	beq.n	80059ee <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80059d0:	e006      	b.n	80059e0 <_PrintInt+0xf4>
        FieldWidth--;
 80059d2:	6a3b      	ldr	r3, [r7, #32]
 80059d4:	3b01      	subs	r3, #1
 80059d6:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 80059d8:	2130      	movs	r1, #48	; 0x30
 80059da:	68f8      	ldr	r0, [r7, #12]
 80059dc:	f7ff fe74 	bl	80056c8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80059e0:	6a3b      	ldr	r3, [r7, #32]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d003      	beq.n	80059ee <_PrintInt+0x102>
 80059e6:	697a      	ldr	r2, [r7, #20]
 80059e8:	6a3b      	ldr	r3, [r7, #32]
 80059ea:	429a      	cmp	r2, r3
 80059ec:	d3f1      	bcc.n	80059d2 <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 80059ee:	68b9      	ldr	r1, [r7, #8]
 80059f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f2:	9301      	str	r3, [sp, #4]
 80059f4:	6a3b      	ldr	r3, [r7, #32]
 80059f6:	9300      	str	r3, [sp, #0]
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	687a      	ldr	r2, [r7, #4]
 80059fc:	68f8      	ldr	r0, [r7, #12]
 80059fe:	f7ff fedf 	bl	80057c0 <_PrintUnsigned>
}
 8005a02:	bf00      	nop
 8005a04:	3718      	adds	r7, #24
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}
	...

08005a0c <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b098      	sub	sp, #96	; 0x60
 8005a10:	af02      	add	r7, sp, #8
 8005a12:	60f8      	str	r0, [r7, #12]
 8005a14:	60b9      	str	r1, [r7, #8]
 8005a16:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005a18:	f3ef 8311 	mrs	r3, BASEPRI
 8005a1c:	f04f 0120 	mov.w	r1, #32
 8005a20:	f381 8811 	msr	BASEPRI, r1
 8005a24:	633b      	str	r3, [r7, #48]	; 0x30
 8005a26:	48b7      	ldr	r0, [pc, #732]	; (8005d04 <_VPrintTarget+0x2f8>)
 8005a28:	f7ff fc77 	bl	800531a <_PreparePacket>
 8005a2c:	62f8      	str	r0, [r7, #44]	; 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 8005a2e:	4bb5      	ldr	r3, [pc, #724]	; (8005d04 <_VPrintTarget+0x2f8>)
 8005a30:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 8005a32:	2300      	movs	r3, #0
 8005a34:	627b      	str	r3, [r7, #36]	; 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 8005a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a38:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 8005a3a:	69fb      	ldr	r3, [r7, #28]
 8005a3c:	3301      	adds	r3, #1
 8005a3e:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	781b      	ldrb	r3, [r3, #0]
 8005a48:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    sFormat++;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	3301      	adds	r3, #1
 8005a50:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 8005a52:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	f000 8183 	beq.w	8005d62 <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 8005a5c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005a60:	2b25      	cmp	r3, #37	; 0x25
 8005a62:	f040 8170 	bne.w	8005d46 <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8005a66:	2300      	movs	r3, #0
 8005a68:	64bb      	str	r3, [r7, #72]	; 0x48
      v = 1;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	653b      	str	r3, [r7, #80]	; 0x50
      do {
        c = *sFormat;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	781b      	ldrb	r3, [r3, #0]
 8005a72:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        switch (c) {
 8005a76:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005a7a:	3b23      	subs	r3, #35	; 0x23
 8005a7c:	2b0d      	cmp	r3, #13
 8005a7e:	d83f      	bhi.n	8005b00 <_VPrintTarget+0xf4>
 8005a80:	a201      	add	r2, pc, #4	; (adr r2, 8005a88 <_VPrintTarget+0x7c>)
 8005a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a86:	bf00      	nop
 8005a88:	08005af1 	.word	0x08005af1
 8005a8c:	08005b01 	.word	0x08005b01
 8005a90:	08005b01 	.word	0x08005b01
 8005a94:	08005b01 	.word	0x08005b01
 8005a98:	08005b01 	.word	0x08005b01
 8005a9c:	08005b01 	.word	0x08005b01
 8005aa0:	08005b01 	.word	0x08005b01
 8005aa4:	08005b01 	.word	0x08005b01
 8005aa8:	08005ae1 	.word	0x08005ae1
 8005aac:	08005b01 	.word	0x08005b01
 8005ab0:	08005ac1 	.word	0x08005ac1
 8005ab4:	08005b01 	.word	0x08005b01
 8005ab8:	08005b01 	.word	0x08005b01
 8005abc:	08005ad1 	.word	0x08005ad1
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8005ac0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ac2:	f043 0301 	orr.w	r3, r3, #1
 8005ac6:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	3301      	adds	r3, #1
 8005acc:	60fb      	str	r3, [r7, #12]
 8005ace:	e01a      	b.n	8005b06 <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8005ad0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ad2:	f043 0302 	orr.w	r3, r3, #2
 8005ad6:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	3301      	adds	r3, #1
 8005adc:	60fb      	str	r3, [r7, #12]
 8005ade:	e012      	b.n	8005b06 <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8005ae0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ae2:	f043 0304 	orr.w	r3, r3, #4
 8005ae6:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	3301      	adds	r3, #1
 8005aec:	60fb      	str	r3, [r7, #12]
 8005aee:	e00a      	b.n	8005b06 <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8005af0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005af2:	f043 0308 	orr.w	r3, r3, #8
 8005af6:	64bb      	str	r3, [r7, #72]	; 0x48
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	3301      	adds	r3, #1
 8005afc:	60fb      	str	r3, [r7, #12]
 8005afe:	e002      	b.n	8005b06 <_VPrintTarget+0xfa>
        default:  v = 0; break;
 8005b00:	2300      	movs	r3, #0
 8005b02:	653b      	str	r3, [r7, #80]	; 0x50
 8005b04:	bf00      	nop
        }
      } while (v);
 8005b06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d1b0      	bne.n	8005a6e <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	647b      	str	r3, [r7, #68]	; 0x44
      do {
        c = *sFormat;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	781b      	ldrb	r3, [r3, #0]
 8005b14:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        if ((c < '0') || (c > '9')) {
 8005b18:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005b1c:	2b2f      	cmp	r3, #47	; 0x2f
 8005b1e:	d912      	bls.n	8005b46 <_VPrintTarget+0x13a>
 8005b20:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005b24:	2b39      	cmp	r3, #57	; 0x39
 8005b26:	d80e      	bhi.n	8005b46 <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	3301      	adds	r3, #1
 8005b2c:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 8005b2e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b30:	4613      	mov	r3, r2
 8005b32:	009b      	lsls	r3, r3, #2
 8005b34:	4413      	add	r3, r2
 8005b36:	005b      	lsls	r3, r3, #1
 8005b38:	461a      	mov	r2, r3
 8005b3a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005b3e:	4413      	add	r3, r2
 8005b40:	3b30      	subs	r3, #48	; 0x30
 8005b42:	647b      	str	r3, [r7, #68]	; 0x44
        c = *sFormat;
 8005b44:	e7e4      	b.n	8005b10 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 8005b46:	2300      	movs	r3, #0
 8005b48:	64fb      	str	r3, [r7, #76]	; 0x4c
      c = *sFormat;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	781b      	ldrb	r3, [r3, #0]
 8005b4e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      if (c == '.') {
 8005b52:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005b56:	2b2e      	cmp	r3, #46	; 0x2e
 8005b58:	d11d      	bne.n	8005b96 <_VPrintTarget+0x18a>
        sFormat++;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	3301      	adds	r3, #1
 8005b5e:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	781b      	ldrb	r3, [r3, #0]
 8005b64:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          if ((c < '0') || (c > '9')) {
 8005b68:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005b6c:	2b2f      	cmp	r3, #47	; 0x2f
 8005b6e:	d912      	bls.n	8005b96 <_VPrintTarget+0x18a>
 8005b70:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005b74:	2b39      	cmp	r3, #57	; 0x39
 8005b76:	d80e      	bhi.n	8005b96 <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	3301      	adds	r3, #1
 8005b7c:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 8005b7e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005b80:	4613      	mov	r3, r2
 8005b82:	009b      	lsls	r3, r3, #2
 8005b84:	4413      	add	r3, r2
 8005b86:	005b      	lsls	r3, r3, #1
 8005b88:	461a      	mov	r2, r3
 8005b8a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005b8e:	4413      	add	r3, r2
 8005b90:	3b30      	subs	r3, #48	; 0x30
 8005b92:	64fb      	str	r3, [r7, #76]	; 0x4c
          c = *sFormat;
 8005b94:	e7e4      	b.n	8005b60 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	781b      	ldrb	r3, [r3, #0]
 8005b9a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 8005b9e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005ba2:	2b6c      	cmp	r3, #108	; 0x6c
 8005ba4:	d003      	beq.n	8005bae <_VPrintTarget+0x1a2>
 8005ba6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005baa:	2b68      	cmp	r3, #104	; 0x68
 8005bac:	d107      	bne.n	8005bbe <_VPrintTarget+0x1b2>
          c = *sFormat;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	781b      	ldrb	r3, [r3, #0]
 8005bb2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          sFormat++;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	3301      	adds	r3, #1
 8005bba:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 8005bbc:	e7ef      	b.n	8005b9e <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8005bbe:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005bc2:	2b25      	cmp	r3, #37	; 0x25
 8005bc4:	f000 80b3 	beq.w	8005d2e <_VPrintTarget+0x322>
 8005bc8:	2b25      	cmp	r3, #37	; 0x25
 8005bca:	f2c0 80b7 	blt.w	8005d3c <_VPrintTarget+0x330>
 8005bce:	2b78      	cmp	r3, #120	; 0x78
 8005bd0:	f300 80b4 	bgt.w	8005d3c <_VPrintTarget+0x330>
 8005bd4:	2b58      	cmp	r3, #88	; 0x58
 8005bd6:	f2c0 80b1 	blt.w	8005d3c <_VPrintTarget+0x330>
 8005bda:	3b58      	subs	r3, #88	; 0x58
 8005bdc:	2b20      	cmp	r3, #32
 8005bde:	f200 80ad 	bhi.w	8005d3c <_VPrintTarget+0x330>
 8005be2:	a201      	add	r2, pc, #4	; (adr r2, 8005be8 <_VPrintTarget+0x1dc>)
 8005be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005be8:	08005cdf 	.word	0x08005cdf
 8005bec:	08005d3d 	.word	0x08005d3d
 8005bf0:	08005d3d 	.word	0x08005d3d
 8005bf4:	08005d3d 	.word	0x08005d3d
 8005bf8:	08005d3d 	.word	0x08005d3d
 8005bfc:	08005d3d 	.word	0x08005d3d
 8005c00:	08005d3d 	.word	0x08005d3d
 8005c04:	08005d3d 	.word	0x08005d3d
 8005c08:	08005d3d 	.word	0x08005d3d
 8005c0c:	08005d3d 	.word	0x08005d3d
 8005c10:	08005d3d 	.word	0x08005d3d
 8005c14:	08005c6d 	.word	0x08005c6d
 8005c18:	08005c93 	.word	0x08005c93
 8005c1c:	08005d3d 	.word	0x08005d3d
 8005c20:	08005d3d 	.word	0x08005d3d
 8005c24:	08005d3d 	.word	0x08005d3d
 8005c28:	08005d3d 	.word	0x08005d3d
 8005c2c:	08005d3d 	.word	0x08005d3d
 8005c30:	08005d3d 	.word	0x08005d3d
 8005c34:	08005d3d 	.word	0x08005d3d
 8005c38:	08005d3d 	.word	0x08005d3d
 8005c3c:	08005d3d 	.word	0x08005d3d
 8005c40:	08005d3d 	.word	0x08005d3d
 8005c44:	08005d3d 	.word	0x08005d3d
 8005c48:	08005d09 	.word	0x08005d09
 8005c4c:	08005d3d 	.word	0x08005d3d
 8005c50:	08005d3d 	.word	0x08005d3d
 8005c54:	08005d3d 	.word	0x08005d3d
 8005c58:	08005d3d 	.word	0x08005d3d
 8005c5c:	08005cb9 	.word	0x08005cb9
 8005c60:	08005d3d 	.word	0x08005d3d
 8005c64:	08005d3d 	.word	0x08005d3d
 8005c68:	08005cdf 	.word	0x08005cdf
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	1d19      	adds	r1, r3, #4
 8005c72:	687a      	ldr	r2, [r7, #4]
 8005c74:	6011      	str	r1, [r2, #0]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	653b      	str	r3, [r7, #80]	; 0x50
        c0 = (char)v;
 8005c7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        _StoreChar(&BufferDesc, c0);
 8005c80:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8005c84:	f107 0314 	add.w	r3, r7, #20
 8005c88:	4611      	mov	r1, r2
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	f7ff fd1c 	bl	80056c8 <_StoreChar>
        break;
 8005c90:	e055      	b.n	8005d3e <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	1d19      	adds	r1, r3, #4
 8005c98:	687a      	ldr	r2, [r7, #4]
 8005c9a:	6011      	str	r1, [r2, #0]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8005ca0:	f107 0014 	add.w	r0, r7, #20
 8005ca4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ca6:	9301      	str	r3, [sp, #4]
 8005ca8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005caa:	9300      	str	r3, [sp, #0]
 8005cac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005cae:	220a      	movs	r2, #10
 8005cb0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005cb2:	f7ff fe1b 	bl	80058ec <_PrintInt>
        break;
 8005cb6:	e042      	b.n	8005d3e <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	1d19      	adds	r1, r3, #4
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	6011      	str	r1, [r2, #0]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8005cc6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005cc8:	f107 0014 	add.w	r0, r7, #20
 8005ccc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005cce:	9301      	str	r3, [sp, #4]
 8005cd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005cd2:	9300      	str	r3, [sp, #0]
 8005cd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005cd6:	220a      	movs	r2, #10
 8005cd8:	f7ff fd72 	bl	80057c0 <_PrintUnsigned>
        break;
 8005cdc:	e02f      	b.n	8005d3e <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	1d19      	adds	r1, r3, #4
 8005ce4:	687a      	ldr	r2, [r7, #4]
 8005ce6:	6011      	str	r1, [r2, #0]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8005cec:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005cee:	f107 0014 	add.w	r0, r7, #20
 8005cf2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005cf4:	9301      	str	r3, [sp, #4]
 8005cf6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005cf8:	9300      	str	r3, [sp, #0]
 8005cfa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005cfc:	2210      	movs	r2, #16
 8005cfe:	f7ff fd5f 	bl	80057c0 <_PrintUnsigned>
        break;
 8005d02:	e01c      	b.n	8005d3e <_VPrintTarget+0x332>
 8005d04:	2001441c 	.word	0x2001441c
      case 'p':
        v = va_arg(*pParamList, int);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	1d19      	adds	r1, r3, #4
 8005d0e:	687a      	ldr	r2, [r7, #4]
 8005d10:	6011      	str	r1, [r2, #0]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8005d16:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005d18:	f107 0014 	add.w	r0, r7, #20
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	9301      	str	r3, [sp, #4]
 8005d20:	2308      	movs	r3, #8
 8005d22:	9300      	str	r3, [sp, #0]
 8005d24:	2308      	movs	r3, #8
 8005d26:	2210      	movs	r2, #16
 8005d28:	f7ff fd4a 	bl	80057c0 <_PrintUnsigned>
        break;
 8005d2c:	e007      	b.n	8005d3e <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8005d2e:	f107 0314 	add.w	r3, r7, #20
 8005d32:	2125      	movs	r1, #37	; 0x25
 8005d34:	4618      	mov	r0, r3
 8005d36:	f7ff fcc7 	bl	80056c8 <_StoreChar>
        break;
 8005d3a:	e000      	b.n	8005d3e <_VPrintTarget+0x332>
      default:
        break;
 8005d3c:	bf00      	nop
      }
      sFormat++;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	3301      	adds	r3, #1
 8005d42:	60fb      	str	r3, [r7, #12]
 8005d44:	e007      	b.n	8005d56 <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 8005d46:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8005d4a:	f107 0314 	add.w	r3, r7, #20
 8005d4e:	4611      	mov	r1, r2
 8005d50:	4618      	mov	r0, r3
 8005d52:	f7ff fcb9 	bl	80056c8 <_StoreChar>
    }
  } while (*sFormat);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	781b      	ldrb	r3, [r3, #0]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	f47f ae72 	bne.w	8005a44 <_VPrintTarget+0x38>
 8005d60:	e000      	b.n	8005d64 <_VPrintTarget+0x358>
      break;
 8005d62:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 8005d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d041      	beq.n	8005dee <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = BufferDesc.Cnt;
 8005d6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d6c:	69fb      	ldr	r3, [r7, #28]
 8005d6e:	b2d2      	uxtb	r2, r2
 8005d70:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 8005d72:	69bb      	ldr	r3, [r7, #24]
 8005d74:	643b      	str	r3, [r7, #64]	; 0x40
 8005d76:	6a3b      	ldr	r3, [r7, #32]
 8005d78:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d7a:	e00b      	b.n	8005d94 <_VPrintTarget+0x388>
 8005d7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d7e:	b2da      	uxtb	r2, r3
 8005d80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d82:	1c59      	adds	r1, r3, #1
 8005d84:	6439      	str	r1, [r7, #64]	; 0x40
 8005d86:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005d8a:	b2d2      	uxtb	r2, r2
 8005d8c:	701a      	strb	r2, [r3, #0]
 8005d8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d90:	09db      	lsrs	r3, r3, #7
 8005d92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d96:	2b7f      	cmp	r3, #127	; 0x7f
 8005d98:	d8f0      	bhi.n	8005d7c <_VPrintTarget+0x370>
 8005d9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d9c:	1c5a      	adds	r2, r3, #1
 8005d9e:	643a      	str	r2, [r7, #64]	; 0x40
 8005da0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005da2:	b2d2      	uxtb	r2, r2
 8005da4:	701a      	strb	r2, [r3, #0]
 8005da6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005da8:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 8005daa:	69bb      	ldr	r3, [r7, #24]
 8005dac:	63bb      	str	r3, [r7, #56]	; 0x38
 8005dae:	2300      	movs	r3, #0
 8005db0:	637b      	str	r3, [r7, #52]	; 0x34
 8005db2:	e00b      	b.n	8005dcc <_VPrintTarget+0x3c0>
 8005db4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005db6:	b2da      	uxtb	r2, r3
 8005db8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dba:	1c59      	adds	r1, r3, #1
 8005dbc:	63b9      	str	r1, [r7, #56]	; 0x38
 8005dbe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005dc2:	b2d2      	uxtb	r2, r2
 8005dc4:	701a      	strb	r2, [r3, #0]
 8005dc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dc8:	09db      	lsrs	r3, r3, #7
 8005dca:	637b      	str	r3, [r7, #52]	; 0x34
 8005dcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dce:	2b7f      	cmp	r3, #127	; 0x7f
 8005dd0:	d8f0      	bhi.n	8005db4 <_VPrintTarget+0x3a8>
 8005dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dd4:	1c5a      	adds	r2, r3, #1
 8005dd6:	63ba      	str	r2, [r7, #56]	; 0x38
 8005dd8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005dda:	b2d2      	uxtb	r2, r2
 8005ddc:	701a      	strb	r2, [r3, #0]
 8005dde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005de0:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005de2:	69fb      	ldr	r3, [r7, #28]
 8005de4:	69b9      	ldr	r1, [r7, #24]
 8005de6:	221a      	movs	r2, #26
 8005de8:	4618      	mov	r0, r3
 8005dea:	f7ff fb87 	bl	80054fc <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 8005dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005df0:	f383 8811 	msr	BASEPRI, r3
#endif
}
 8005df4:	bf00      	nop
 8005df6:	3758      	adds	r7, #88	; 0x58
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}

08005dfc <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b086      	sub	sp, #24
 8005e00:	af02      	add	r7, sp, #8
 8005e02:	60f8      	str	r0, [r7, #12]
 8005e04:	60b9      	str	r1, [r7, #8]
 8005e06:	607a      	str	r2, [r7, #4]
 8005e08:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005e10:	4917      	ldr	r1, [pc, #92]	; (8005e70 <SEGGER_SYSVIEW_Init+0x74>)
 8005e12:	4818      	ldr	r0, [pc, #96]	; (8005e74 <SEGGER_SYSVIEW_Init+0x78>)
 8005e14:	f7ff f940 	bl	8005098 <SEGGER_RTT_AllocUpBuffer>
 8005e18:	4603      	mov	r3, r0
 8005e1a:	b2da      	uxtb	r2, r3
 8005e1c:	4b16      	ldr	r3, [pc, #88]	; (8005e78 <SEGGER_SYSVIEW_Init+0x7c>)
 8005e1e:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8005e20:	4b15      	ldr	r3, [pc, #84]	; (8005e78 <SEGGER_SYSVIEW_Init+0x7c>)
 8005e22:	785a      	ldrb	r2, [r3, #1]
 8005e24:	4b14      	ldr	r3, [pc, #80]	; (8005e78 <SEGGER_SYSVIEW_Init+0x7c>)
 8005e26:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005e28:	4b13      	ldr	r3, [pc, #76]	; (8005e78 <SEGGER_SYSVIEW_Init+0x7c>)
 8005e2a:	7e1b      	ldrb	r3, [r3, #24]
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	2300      	movs	r3, #0
 8005e30:	9300      	str	r3, [sp, #0]
 8005e32:	2308      	movs	r3, #8
 8005e34:	4a11      	ldr	r2, [pc, #68]	; (8005e7c <SEGGER_SYSVIEW_Init+0x80>)
 8005e36:	490f      	ldr	r1, [pc, #60]	; (8005e74 <SEGGER_SYSVIEW_Init+0x78>)
 8005e38:	f7ff f9b2 	bl	80051a0 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8005e3c:	4b0e      	ldr	r3, [pc, #56]	; (8005e78 <SEGGER_SYSVIEW_Init+0x7c>)
 8005e3e:	2200      	movs	r2, #0
 8005e40:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005e42:	4b0f      	ldr	r3, [pc, #60]	; (8005e80 <SEGGER_SYSVIEW_Init+0x84>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a0c      	ldr	r2, [pc, #48]	; (8005e78 <SEGGER_SYSVIEW_Init+0x7c>)
 8005e48:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8005e4a:	4a0b      	ldr	r2, [pc, #44]	; (8005e78 <SEGGER_SYSVIEW_Init+0x7c>)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8005e50:	4a09      	ldr	r2, [pc, #36]	; (8005e78 <SEGGER_SYSVIEW_Init+0x7c>)
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8005e56:	4a08      	ldr	r2, [pc, #32]	; (8005e78 <SEGGER_SYSVIEW_Init+0x7c>)
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8005e5c:	4a06      	ldr	r2, [pc, #24]	; (8005e78 <SEGGER_SYSVIEW_Init+0x7c>)
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8005e62:	4b05      	ldr	r3, [pc, #20]	; (8005e78 <SEGGER_SYSVIEW_Init+0x7c>)
 8005e64:	2200      	movs	r2, #0
 8005e66:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8005e68:	bf00      	nop
 8005e6a:	3710      	adds	r7, #16
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bd80      	pop	{r7, pc}
 8005e70:	200133e4 	.word	0x200133e4
 8005e74:	080078b4 	.word	0x080078b4
 8005e78:	200143ec 	.word	0x200143ec
 8005e7c:	200143e4 	.word	0x200143e4
 8005e80:	e0001004 	.word	0xe0001004

08005e84 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8005e84:	b480      	push	{r7}
 8005e86:	b083      	sub	sp, #12
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8005e8c:	4a04      	ldr	r2, [pc, #16]	; (8005ea0 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6113      	str	r3, [r2, #16]
}
 8005e92:	bf00      	nop
 8005e94:	370c      	adds	r7, #12
 8005e96:	46bd      	mov	sp, r7
 8005e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9c:	4770      	bx	lr
 8005e9e:	bf00      	nop
 8005ea0:	200143ec 	.word	0x200143ec

08005ea4 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b084      	sub	sp, #16
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005eac:	f3ef 8311 	mrs	r3, BASEPRI
 8005eb0:	f04f 0120 	mov.w	r1, #32
 8005eb4:	f381 8811 	msr	BASEPRI, r1
 8005eb8:	60fb      	str	r3, [r7, #12]
 8005eba:	4808      	ldr	r0, [pc, #32]	; (8005edc <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8005ebc:	f7ff fa2d 	bl	800531a <_PreparePacket>
 8005ec0:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8005ec2:	687a      	ldr	r2, [r7, #4]
 8005ec4:	68b9      	ldr	r1, [r7, #8]
 8005ec6:	68b8      	ldr	r0, [r7, #8]
 8005ec8:	f7ff fb18 	bl	80054fc <_SendPacket>
  RECORD_END();
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f383 8811 	msr	BASEPRI, r3
}
 8005ed2:	bf00      	nop
 8005ed4:	3710      	adds	r7, #16
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
 8005eda:	bf00      	nop
 8005edc:	2001441c 	.word	0x2001441c

08005ee0 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b088      	sub	sp, #32
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
 8005ee8:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005eea:	f3ef 8311 	mrs	r3, BASEPRI
 8005eee:	f04f 0120 	mov.w	r1, #32
 8005ef2:	f381 8811 	msr	BASEPRI, r1
 8005ef6:	617b      	str	r3, [r7, #20]
 8005ef8:	4816      	ldr	r0, [pc, #88]	; (8005f54 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8005efa:	f7ff fa0e 	bl	800531a <_PreparePacket>
 8005efe:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005f00:	693b      	ldr	r3, [r7, #16]
 8005f02:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	61fb      	str	r3, [r7, #28]
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	61bb      	str	r3, [r7, #24]
 8005f0c:	e00b      	b.n	8005f26 <SEGGER_SYSVIEW_RecordU32+0x46>
 8005f0e:	69bb      	ldr	r3, [r7, #24]
 8005f10:	b2da      	uxtb	r2, r3
 8005f12:	69fb      	ldr	r3, [r7, #28]
 8005f14:	1c59      	adds	r1, r3, #1
 8005f16:	61f9      	str	r1, [r7, #28]
 8005f18:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f1c:	b2d2      	uxtb	r2, r2
 8005f1e:	701a      	strb	r2, [r3, #0]
 8005f20:	69bb      	ldr	r3, [r7, #24]
 8005f22:	09db      	lsrs	r3, r3, #7
 8005f24:	61bb      	str	r3, [r7, #24]
 8005f26:	69bb      	ldr	r3, [r7, #24]
 8005f28:	2b7f      	cmp	r3, #127	; 0x7f
 8005f2a:	d8f0      	bhi.n	8005f0e <SEGGER_SYSVIEW_RecordU32+0x2e>
 8005f2c:	69fb      	ldr	r3, [r7, #28]
 8005f2e:	1c5a      	adds	r2, r3, #1
 8005f30:	61fa      	str	r2, [r7, #28]
 8005f32:	69ba      	ldr	r2, [r7, #24]
 8005f34:	b2d2      	uxtb	r2, r2
 8005f36:	701a      	strb	r2, [r3, #0]
 8005f38:	69fb      	ldr	r3, [r7, #28]
 8005f3a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005f3c:	687a      	ldr	r2, [r7, #4]
 8005f3e:	68f9      	ldr	r1, [r7, #12]
 8005f40:	6938      	ldr	r0, [r7, #16]
 8005f42:	f7ff fadb 	bl	80054fc <_SendPacket>
  RECORD_END();
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	f383 8811 	msr	BASEPRI, r3
}
 8005f4c:	bf00      	nop
 8005f4e:	3720      	adds	r7, #32
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}
 8005f54:	2001441c 	.word	0x2001441c

08005f58 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b08c      	sub	sp, #48	; 0x30
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	60f8      	str	r0, [r7, #12]
 8005f60:	60b9      	str	r1, [r7, #8]
 8005f62:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005f64:	f3ef 8311 	mrs	r3, BASEPRI
 8005f68:	f04f 0120 	mov.w	r1, #32
 8005f6c:	f381 8811 	msr	BASEPRI, r1
 8005f70:	61fb      	str	r3, [r7, #28]
 8005f72:	4825      	ldr	r0, [pc, #148]	; (8006008 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8005f74:	f7ff f9d1 	bl	800531a <_PreparePacket>
 8005f78:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005f7a:	69bb      	ldr	r3, [r7, #24]
 8005f7c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f86:	e00b      	b.n	8005fa0 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8005f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f8a:	b2da      	uxtb	r2, r3
 8005f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f8e:	1c59      	adds	r1, r3, #1
 8005f90:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005f92:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f96:	b2d2      	uxtb	r2, r2
 8005f98:	701a      	strb	r2, [r3, #0]
 8005f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f9c:	09db      	lsrs	r3, r3, #7
 8005f9e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fa2:	2b7f      	cmp	r3, #127	; 0x7f
 8005fa4:	d8f0      	bhi.n	8005f88 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8005fa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fa8:	1c5a      	adds	r2, r3, #1
 8005faa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005fac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005fae:	b2d2      	uxtb	r2, r2
 8005fb0:	701a      	strb	r2, [r3, #0]
 8005fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fb4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	627b      	str	r3, [r7, #36]	; 0x24
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	623b      	str	r3, [r7, #32]
 8005fbe:	e00b      	b.n	8005fd8 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8005fc0:	6a3b      	ldr	r3, [r7, #32]
 8005fc2:	b2da      	uxtb	r2, r3
 8005fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc6:	1c59      	adds	r1, r3, #1
 8005fc8:	6279      	str	r1, [r7, #36]	; 0x24
 8005fca:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005fce:	b2d2      	uxtb	r2, r2
 8005fd0:	701a      	strb	r2, [r3, #0]
 8005fd2:	6a3b      	ldr	r3, [r7, #32]
 8005fd4:	09db      	lsrs	r3, r3, #7
 8005fd6:	623b      	str	r3, [r7, #32]
 8005fd8:	6a3b      	ldr	r3, [r7, #32]
 8005fda:	2b7f      	cmp	r3, #127	; 0x7f
 8005fdc:	d8f0      	bhi.n	8005fc0 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8005fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fe0:	1c5a      	adds	r2, r3, #1
 8005fe2:	627a      	str	r2, [r7, #36]	; 0x24
 8005fe4:	6a3a      	ldr	r2, [r7, #32]
 8005fe6:	b2d2      	uxtb	r2, r2
 8005fe8:	701a      	strb	r2, [r3, #0]
 8005fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fec:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005fee:	68fa      	ldr	r2, [r7, #12]
 8005ff0:	6979      	ldr	r1, [r7, #20]
 8005ff2:	69b8      	ldr	r0, [r7, #24]
 8005ff4:	f7ff fa82 	bl	80054fc <_SendPacket>
  RECORD_END();
 8005ff8:	69fb      	ldr	r3, [r7, #28]
 8005ffa:	f383 8811 	msr	BASEPRI, r3
}
 8005ffe:	bf00      	nop
 8006000:	3730      	adds	r7, #48	; 0x30
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}
 8006006:	bf00      	nop
 8006008:	2001441c 	.word	0x2001441c

0800600c <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 800600c:	b580      	push	{r7, lr}
 800600e:	b08e      	sub	sp, #56	; 0x38
 8006010:	af00      	add	r7, sp, #0
 8006012:	60f8      	str	r0, [r7, #12]
 8006014:	60b9      	str	r1, [r7, #8]
 8006016:	607a      	str	r2, [r7, #4]
 8006018:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 800601a:	f3ef 8311 	mrs	r3, BASEPRI
 800601e:	f04f 0120 	mov.w	r1, #32
 8006022:	f381 8811 	msr	BASEPRI, r1
 8006026:	61fb      	str	r3, [r7, #28]
 8006028:	4832      	ldr	r0, [pc, #200]	; (80060f4 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 800602a:	f7ff f976 	bl	800531a <_PreparePacket>
 800602e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8006030:	69bb      	ldr	r3, [r7, #24]
 8006032:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	637b      	str	r3, [r7, #52]	; 0x34
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	633b      	str	r3, [r7, #48]	; 0x30
 800603c:	e00b      	b.n	8006056 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 800603e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006040:	b2da      	uxtb	r2, r3
 8006042:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006044:	1c59      	adds	r1, r3, #1
 8006046:	6379      	str	r1, [r7, #52]	; 0x34
 8006048:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800604c:	b2d2      	uxtb	r2, r2
 800604e:	701a      	strb	r2, [r3, #0]
 8006050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006052:	09db      	lsrs	r3, r3, #7
 8006054:	633b      	str	r3, [r7, #48]	; 0x30
 8006056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006058:	2b7f      	cmp	r3, #127	; 0x7f
 800605a:	d8f0      	bhi.n	800603e <SEGGER_SYSVIEW_RecordU32x3+0x32>
 800605c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800605e:	1c5a      	adds	r2, r3, #1
 8006060:	637a      	str	r2, [r7, #52]	; 0x34
 8006062:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006064:	b2d2      	uxtb	r2, r2
 8006066:	701a      	strb	r2, [r3, #0]
 8006068:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800606a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	62bb      	str	r3, [r7, #40]	; 0x28
 8006074:	e00b      	b.n	800608e <SEGGER_SYSVIEW_RecordU32x3+0x82>
 8006076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006078:	b2da      	uxtb	r2, r3
 800607a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800607c:	1c59      	adds	r1, r3, #1
 800607e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006080:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006084:	b2d2      	uxtb	r2, r2
 8006086:	701a      	strb	r2, [r3, #0]
 8006088:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800608a:	09db      	lsrs	r3, r3, #7
 800608c:	62bb      	str	r3, [r7, #40]	; 0x28
 800608e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006090:	2b7f      	cmp	r3, #127	; 0x7f
 8006092:	d8f0      	bhi.n	8006076 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 8006094:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006096:	1c5a      	adds	r2, r3, #1
 8006098:	62fa      	str	r2, [r7, #44]	; 0x2c
 800609a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800609c:	b2d2      	uxtb	r2, r2
 800609e:	701a      	strb	r2, [r3, #0]
 80060a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060a2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	627b      	str	r3, [r7, #36]	; 0x24
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	623b      	str	r3, [r7, #32]
 80060ac:	e00b      	b.n	80060c6 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 80060ae:	6a3b      	ldr	r3, [r7, #32]
 80060b0:	b2da      	uxtb	r2, r3
 80060b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b4:	1c59      	adds	r1, r3, #1
 80060b6:	6279      	str	r1, [r7, #36]	; 0x24
 80060b8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80060bc:	b2d2      	uxtb	r2, r2
 80060be:	701a      	strb	r2, [r3, #0]
 80060c0:	6a3b      	ldr	r3, [r7, #32]
 80060c2:	09db      	lsrs	r3, r3, #7
 80060c4:	623b      	str	r3, [r7, #32]
 80060c6:	6a3b      	ldr	r3, [r7, #32]
 80060c8:	2b7f      	cmp	r3, #127	; 0x7f
 80060ca:	d8f0      	bhi.n	80060ae <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 80060cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ce:	1c5a      	adds	r2, r3, #1
 80060d0:	627a      	str	r2, [r7, #36]	; 0x24
 80060d2:	6a3a      	ldr	r2, [r7, #32]
 80060d4:	b2d2      	uxtb	r2, r2
 80060d6:	701a      	strb	r2, [r3, #0]
 80060d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060da:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80060dc:	68fa      	ldr	r2, [r7, #12]
 80060de:	6979      	ldr	r1, [r7, #20]
 80060e0:	69b8      	ldr	r0, [r7, #24]
 80060e2:	f7ff fa0b 	bl	80054fc <_SendPacket>
  RECORD_END();
 80060e6:	69fb      	ldr	r3, [r7, #28]
 80060e8:	f383 8811 	msr	BASEPRI, r3
}
 80060ec:	bf00      	nop
 80060ee:	3738      	adds	r7, #56	; 0x38
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}
 80060f4:	2001441c 	.word	0x2001441c

080060f8 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b090      	sub	sp, #64	; 0x40
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	60b9      	str	r1, [r7, #8]
 8006102:	607a      	str	r2, [r7, #4]
 8006104:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006106:	f3ef 8311 	mrs	r3, BASEPRI
 800610a:	f04f 0120 	mov.w	r1, #32
 800610e:	f381 8811 	msr	BASEPRI, r1
 8006112:	61fb      	str	r3, [r7, #28]
 8006114:	4840      	ldr	r0, [pc, #256]	; (8006218 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8006116:	f7ff f900 	bl	800531a <_PreparePacket>
 800611a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800611c:	69bb      	ldr	r3, [r7, #24]
 800611e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	63bb      	str	r3, [r7, #56]	; 0x38
 8006128:	e00b      	b.n	8006142 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 800612a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800612c:	b2da      	uxtb	r2, r3
 800612e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006130:	1c59      	adds	r1, r3, #1
 8006132:	63f9      	str	r1, [r7, #60]	; 0x3c
 8006134:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006138:	b2d2      	uxtb	r2, r2
 800613a:	701a      	strb	r2, [r3, #0]
 800613c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800613e:	09db      	lsrs	r3, r3, #7
 8006140:	63bb      	str	r3, [r7, #56]	; 0x38
 8006142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006144:	2b7f      	cmp	r3, #127	; 0x7f
 8006146:	d8f0      	bhi.n	800612a <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8006148:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800614a:	1c5a      	adds	r2, r3, #1
 800614c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800614e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006150:	b2d2      	uxtb	r2, r2
 8006152:	701a      	strb	r2, [r3, #0]
 8006154:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006156:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	637b      	str	r3, [r7, #52]	; 0x34
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	633b      	str	r3, [r7, #48]	; 0x30
 8006160:	e00b      	b.n	800617a <SEGGER_SYSVIEW_RecordU32x4+0x82>
 8006162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006164:	b2da      	uxtb	r2, r3
 8006166:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006168:	1c59      	adds	r1, r3, #1
 800616a:	6379      	str	r1, [r7, #52]	; 0x34
 800616c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006170:	b2d2      	uxtb	r2, r2
 8006172:	701a      	strb	r2, [r3, #0]
 8006174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006176:	09db      	lsrs	r3, r3, #7
 8006178:	633b      	str	r3, [r7, #48]	; 0x30
 800617a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800617c:	2b7f      	cmp	r3, #127	; 0x7f
 800617e:	d8f0      	bhi.n	8006162 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8006180:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006182:	1c5a      	adds	r2, r3, #1
 8006184:	637a      	str	r2, [r7, #52]	; 0x34
 8006186:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006188:	b2d2      	uxtb	r2, r2
 800618a:	701a      	strb	r2, [r3, #0]
 800618c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800618e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8006190:	697b      	ldr	r3, [r7, #20]
 8006192:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	62bb      	str	r3, [r7, #40]	; 0x28
 8006198:	e00b      	b.n	80061b2 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 800619a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800619c:	b2da      	uxtb	r2, r3
 800619e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061a0:	1c59      	adds	r1, r3, #1
 80061a2:	62f9      	str	r1, [r7, #44]	; 0x2c
 80061a4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80061a8:	b2d2      	uxtb	r2, r2
 80061aa:	701a      	strb	r2, [r3, #0]
 80061ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061ae:	09db      	lsrs	r3, r3, #7
 80061b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80061b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061b4:	2b7f      	cmp	r3, #127	; 0x7f
 80061b6:	d8f0      	bhi.n	800619a <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 80061b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061ba:	1c5a      	adds	r2, r3, #1
 80061bc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80061be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80061c0:	b2d2      	uxtb	r2, r2
 80061c2:	701a      	strb	r2, [r3, #0]
 80061c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061c6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	627b      	str	r3, [r7, #36]	; 0x24
 80061cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80061ce:	623b      	str	r3, [r7, #32]
 80061d0:	e00b      	b.n	80061ea <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 80061d2:	6a3b      	ldr	r3, [r7, #32]
 80061d4:	b2da      	uxtb	r2, r3
 80061d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d8:	1c59      	adds	r1, r3, #1
 80061da:	6279      	str	r1, [r7, #36]	; 0x24
 80061dc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80061e0:	b2d2      	uxtb	r2, r2
 80061e2:	701a      	strb	r2, [r3, #0]
 80061e4:	6a3b      	ldr	r3, [r7, #32]
 80061e6:	09db      	lsrs	r3, r3, #7
 80061e8:	623b      	str	r3, [r7, #32]
 80061ea:	6a3b      	ldr	r3, [r7, #32]
 80061ec:	2b7f      	cmp	r3, #127	; 0x7f
 80061ee:	d8f0      	bhi.n	80061d2 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 80061f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061f2:	1c5a      	adds	r2, r3, #1
 80061f4:	627a      	str	r2, [r7, #36]	; 0x24
 80061f6:	6a3a      	ldr	r2, [r7, #32]
 80061f8:	b2d2      	uxtb	r2, r2
 80061fa:	701a      	strb	r2, [r3, #0]
 80061fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061fe:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006200:	68fa      	ldr	r2, [r7, #12]
 8006202:	6979      	ldr	r1, [r7, #20]
 8006204:	69b8      	ldr	r0, [r7, #24]
 8006206:	f7ff f979 	bl	80054fc <_SendPacket>
  RECORD_END();
 800620a:	69fb      	ldr	r3, [r7, #28]
 800620c:	f383 8811 	msr	BASEPRI, r3
}
 8006210:	bf00      	nop
 8006212:	3740      	adds	r7, #64	; 0x40
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}
 8006218:	2001441c 	.word	0x2001441c

0800621c <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800621c:	b580      	push	{r7, lr}
 800621e:	b08c      	sub	sp, #48	; 0x30
 8006220:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8006222:	4b58      	ldr	r3, [pc, #352]	; (8006384 <SEGGER_SYSVIEW_Start+0x168>)
 8006224:	2201      	movs	r2, #1
 8006226:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8006228:	f3ef 8311 	mrs	r3, BASEPRI
 800622c:	f04f 0120 	mov.w	r1, #32
 8006230:	f381 8811 	msr	BASEPRI, r1
 8006234:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8006236:	4b53      	ldr	r3, [pc, #332]	; (8006384 <SEGGER_SYSVIEW_Start+0x168>)
 8006238:	785b      	ldrb	r3, [r3, #1]
 800623a:	220a      	movs	r2, #10
 800623c:	4952      	ldr	r1, [pc, #328]	; (8006388 <SEGGER_SYSVIEW_Start+0x16c>)
 800623e:	4618      	mov	r0, r3
 8006240:	f7f9 ffd6 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800624a:	200a      	movs	r0, #10
 800624c:	f7ff fe2a 	bl	8005ea4 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006250:	f3ef 8311 	mrs	r3, BASEPRI
 8006254:	f04f 0120 	mov.w	r1, #32
 8006258:	f381 8811 	msr	BASEPRI, r1
 800625c:	60bb      	str	r3, [r7, #8]
 800625e:	484b      	ldr	r0, [pc, #300]	; (800638c <SEGGER_SYSVIEW_Start+0x170>)
 8006260:	f7ff f85b 	bl	800531a <_PreparePacket>
 8006264:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800626e:	4b45      	ldr	r3, [pc, #276]	; (8006384 <SEGGER_SYSVIEW_Start+0x168>)
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	62bb      	str	r3, [r7, #40]	; 0x28
 8006274:	e00b      	b.n	800628e <SEGGER_SYSVIEW_Start+0x72>
 8006276:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006278:	b2da      	uxtb	r2, r3
 800627a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800627c:	1c59      	adds	r1, r3, #1
 800627e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006280:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006284:	b2d2      	uxtb	r2, r2
 8006286:	701a      	strb	r2, [r3, #0]
 8006288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800628a:	09db      	lsrs	r3, r3, #7
 800628c:	62bb      	str	r3, [r7, #40]	; 0x28
 800628e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006290:	2b7f      	cmp	r3, #127	; 0x7f
 8006292:	d8f0      	bhi.n	8006276 <SEGGER_SYSVIEW_Start+0x5a>
 8006294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006296:	1c5a      	adds	r2, r3, #1
 8006298:	62fa      	str	r2, [r7, #44]	; 0x2c
 800629a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800629c:	b2d2      	uxtb	r2, r2
 800629e:	701a      	strb	r2, [r3, #0]
 80062a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062a2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	627b      	str	r3, [r7, #36]	; 0x24
 80062a8:	4b36      	ldr	r3, [pc, #216]	; (8006384 <SEGGER_SYSVIEW_Start+0x168>)
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	623b      	str	r3, [r7, #32]
 80062ae:	e00b      	b.n	80062c8 <SEGGER_SYSVIEW_Start+0xac>
 80062b0:	6a3b      	ldr	r3, [r7, #32]
 80062b2:	b2da      	uxtb	r2, r3
 80062b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062b6:	1c59      	adds	r1, r3, #1
 80062b8:	6279      	str	r1, [r7, #36]	; 0x24
 80062ba:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80062be:	b2d2      	uxtb	r2, r2
 80062c0:	701a      	strb	r2, [r3, #0]
 80062c2:	6a3b      	ldr	r3, [r7, #32]
 80062c4:	09db      	lsrs	r3, r3, #7
 80062c6:	623b      	str	r3, [r7, #32]
 80062c8:	6a3b      	ldr	r3, [r7, #32]
 80062ca:	2b7f      	cmp	r3, #127	; 0x7f
 80062cc:	d8f0      	bhi.n	80062b0 <SEGGER_SYSVIEW_Start+0x94>
 80062ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062d0:	1c5a      	adds	r2, r3, #1
 80062d2:	627a      	str	r2, [r7, #36]	; 0x24
 80062d4:	6a3a      	ldr	r2, [r7, #32]
 80062d6:	b2d2      	uxtb	r2, r2
 80062d8:	701a      	strb	r2, [r3, #0]
 80062da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062dc:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	61fb      	str	r3, [r7, #28]
 80062e2:	4b28      	ldr	r3, [pc, #160]	; (8006384 <SEGGER_SYSVIEW_Start+0x168>)
 80062e4:	691b      	ldr	r3, [r3, #16]
 80062e6:	61bb      	str	r3, [r7, #24]
 80062e8:	e00b      	b.n	8006302 <SEGGER_SYSVIEW_Start+0xe6>
 80062ea:	69bb      	ldr	r3, [r7, #24]
 80062ec:	b2da      	uxtb	r2, r3
 80062ee:	69fb      	ldr	r3, [r7, #28]
 80062f0:	1c59      	adds	r1, r3, #1
 80062f2:	61f9      	str	r1, [r7, #28]
 80062f4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80062f8:	b2d2      	uxtb	r2, r2
 80062fa:	701a      	strb	r2, [r3, #0]
 80062fc:	69bb      	ldr	r3, [r7, #24]
 80062fe:	09db      	lsrs	r3, r3, #7
 8006300:	61bb      	str	r3, [r7, #24]
 8006302:	69bb      	ldr	r3, [r7, #24]
 8006304:	2b7f      	cmp	r3, #127	; 0x7f
 8006306:	d8f0      	bhi.n	80062ea <SEGGER_SYSVIEW_Start+0xce>
 8006308:	69fb      	ldr	r3, [r7, #28]
 800630a:	1c5a      	adds	r2, r3, #1
 800630c:	61fa      	str	r2, [r7, #28]
 800630e:	69ba      	ldr	r2, [r7, #24]
 8006310:	b2d2      	uxtb	r2, r2
 8006312:	701a      	strb	r2, [r3, #0]
 8006314:	69fb      	ldr	r3, [r7, #28]
 8006316:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	617b      	str	r3, [r7, #20]
 800631c:	2300      	movs	r3, #0
 800631e:	613b      	str	r3, [r7, #16]
 8006320:	e00b      	b.n	800633a <SEGGER_SYSVIEW_Start+0x11e>
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	b2da      	uxtb	r2, r3
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	1c59      	adds	r1, r3, #1
 800632a:	6179      	str	r1, [r7, #20]
 800632c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006330:	b2d2      	uxtb	r2, r2
 8006332:	701a      	strb	r2, [r3, #0]
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	09db      	lsrs	r3, r3, #7
 8006338:	613b      	str	r3, [r7, #16]
 800633a:	693b      	ldr	r3, [r7, #16]
 800633c:	2b7f      	cmp	r3, #127	; 0x7f
 800633e:	d8f0      	bhi.n	8006322 <SEGGER_SYSVIEW_Start+0x106>
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	1c5a      	adds	r2, r3, #1
 8006344:	617a      	str	r2, [r7, #20]
 8006346:	693a      	ldr	r2, [r7, #16]
 8006348:	b2d2      	uxtb	r2, r2
 800634a:	701a      	strb	r2, [r3, #0]
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006350:	2218      	movs	r2, #24
 8006352:	6839      	ldr	r1, [r7, #0]
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f7ff f8d1 	bl	80054fc <_SendPacket>
      RECORD_END();
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006360:	4b08      	ldr	r3, [pc, #32]	; (8006384 <SEGGER_SYSVIEW_Start+0x168>)
 8006362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006364:	2b00      	cmp	r3, #0
 8006366:	d002      	beq.n	800636e <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8006368:	4b06      	ldr	r3, [pc, #24]	; (8006384 <SEGGER_SYSVIEW_Start+0x168>)
 800636a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800636c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800636e:	f000 f9eb 	bl	8006748 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8006372:	f000 f9b1 	bl	80066d8 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8006376:	f000 fc83 	bl	8006c80 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800637a:	bf00      	nop
 800637c:	3730      	adds	r7, #48	; 0x30
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}
 8006382:	bf00      	nop
 8006384:	200143ec 	.word	0x200143ec
 8006388:	080078dc 	.word	0x080078dc
 800638c:	2001441c 	.word	0x2001441c

08006390 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8006390:	b580      	push	{r7, lr}
 8006392:	b082      	sub	sp, #8
 8006394:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006396:	f3ef 8311 	mrs	r3, BASEPRI
 800639a:	f04f 0120 	mov.w	r1, #32
 800639e:	f381 8811 	msr	BASEPRI, r1
 80063a2:	607b      	str	r3, [r7, #4]
 80063a4:	480b      	ldr	r0, [pc, #44]	; (80063d4 <SEGGER_SYSVIEW_Stop+0x44>)
 80063a6:	f7fe ffb8 	bl	800531a <_PreparePacket>
 80063aa:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 80063ac:	4b0a      	ldr	r3, [pc, #40]	; (80063d8 <SEGGER_SYSVIEW_Stop+0x48>)
 80063ae:	781b      	ldrb	r3, [r3, #0]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d007      	beq.n	80063c4 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 80063b4:	220b      	movs	r2, #11
 80063b6:	6839      	ldr	r1, [r7, #0]
 80063b8:	6838      	ldr	r0, [r7, #0]
 80063ba:	f7ff f89f 	bl	80054fc <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 80063be:	4b06      	ldr	r3, [pc, #24]	; (80063d8 <SEGGER_SYSVIEW_Stop+0x48>)
 80063c0:	2200      	movs	r2, #0
 80063c2:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	f383 8811 	msr	BASEPRI, r3
}
 80063ca:	bf00      	nop
 80063cc:	3708      	adds	r7, #8
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}
 80063d2:	bf00      	nop
 80063d4:	2001441c 	.word	0x2001441c
 80063d8:	200143ec 	.word	0x200143ec

080063dc <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80063dc:	b580      	push	{r7, lr}
 80063de:	b08c      	sub	sp, #48	; 0x30
 80063e0:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80063e2:	f3ef 8311 	mrs	r3, BASEPRI
 80063e6:	f04f 0120 	mov.w	r1, #32
 80063ea:	f381 8811 	msr	BASEPRI, r1
 80063ee:	60fb      	str	r3, [r7, #12]
 80063f0:	4845      	ldr	r0, [pc, #276]	; (8006508 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 80063f2:	f7fe ff92 	bl	800531a <_PreparePacket>
 80063f6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006400:	4b42      	ldr	r3, [pc, #264]	; (800650c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	62bb      	str	r3, [r7, #40]	; 0x28
 8006406:	e00b      	b.n	8006420 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8006408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800640a:	b2da      	uxtb	r2, r3
 800640c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800640e:	1c59      	adds	r1, r3, #1
 8006410:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006412:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006416:	b2d2      	uxtb	r2, r2
 8006418:	701a      	strb	r2, [r3, #0]
 800641a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800641c:	09db      	lsrs	r3, r3, #7
 800641e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006422:	2b7f      	cmp	r3, #127	; 0x7f
 8006424:	d8f0      	bhi.n	8006408 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8006426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006428:	1c5a      	adds	r2, r3, #1
 800642a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800642c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800642e:	b2d2      	uxtb	r2, r2
 8006430:	701a      	strb	r2, [r3, #0]
 8006432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006434:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	627b      	str	r3, [r7, #36]	; 0x24
 800643a:	4b34      	ldr	r3, [pc, #208]	; (800650c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	623b      	str	r3, [r7, #32]
 8006440:	e00b      	b.n	800645a <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8006442:	6a3b      	ldr	r3, [r7, #32]
 8006444:	b2da      	uxtb	r2, r3
 8006446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006448:	1c59      	adds	r1, r3, #1
 800644a:	6279      	str	r1, [r7, #36]	; 0x24
 800644c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006450:	b2d2      	uxtb	r2, r2
 8006452:	701a      	strb	r2, [r3, #0]
 8006454:	6a3b      	ldr	r3, [r7, #32]
 8006456:	09db      	lsrs	r3, r3, #7
 8006458:	623b      	str	r3, [r7, #32]
 800645a:	6a3b      	ldr	r3, [r7, #32]
 800645c:	2b7f      	cmp	r3, #127	; 0x7f
 800645e:	d8f0      	bhi.n	8006442 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8006460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006462:	1c5a      	adds	r2, r3, #1
 8006464:	627a      	str	r2, [r7, #36]	; 0x24
 8006466:	6a3a      	ldr	r2, [r7, #32]
 8006468:	b2d2      	uxtb	r2, r2
 800646a:	701a      	strb	r2, [r3, #0]
 800646c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800646e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	61fb      	str	r3, [r7, #28]
 8006474:	4b25      	ldr	r3, [pc, #148]	; (800650c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006476:	691b      	ldr	r3, [r3, #16]
 8006478:	61bb      	str	r3, [r7, #24]
 800647a:	e00b      	b.n	8006494 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800647c:	69bb      	ldr	r3, [r7, #24]
 800647e:	b2da      	uxtb	r2, r3
 8006480:	69fb      	ldr	r3, [r7, #28]
 8006482:	1c59      	adds	r1, r3, #1
 8006484:	61f9      	str	r1, [r7, #28]
 8006486:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800648a:	b2d2      	uxtb	r2, r2
 800648c:	701a      	strb	r2, [r3, #0]
 800648e:	69bb      	ldr	r3, [r7, #24]
 8006490:	09db      	lsrs	r3, r3, #7
 8006492:	61bb      	str	r3, [r7, #24]
 8006494:	69bb      	ldr	r3, [r7, #24]
 8006496:	2b7f      	cmp	r3, #127	; 0x7f
 8006498:	d8f0      	bhi.n	800647c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800649a:	69fb      	ldr	r3, [r7, #28]
 800649c:	1c5a      	adds	r2, r3, #1
 800649e:	61fa      	str	r2, [r7, #28]
 80064a0:	69ba      	ldr	r2, [r7, #24]
 80064a2:	b2d2      	uxtb	r2, r2
 80064a4:	701a      	strb	r2, [r3, #0]
 80064a6:	69fb      	ldr	r3, [r7, #28]
 80064a8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	617b      	str	r3, [r7, #20]
 80064ae:	2300      	movs	r3, #0
 80064b0:	613b      	str	r3, [r7, #16]
 80064b2:	e00b      	b.n	80064cc <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	b2da      	uxtb	r2, r3
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	1c59      	adds	r1, r3, #1
 80064bc:	6179      	str	r1, [r7, #20]
 80064be:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80064c2:	b2d2      	uxtb	r2, r2
 80064c4:	701a      	strb	r2, [r3, #0]
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	09db      	lsrs	r3, r3, #7
 80064ca:	613b      	str	r3, [r7, #16]
 80064cc:	693b      	ldr	r3, [r7, #16]
 80064ce:	2b7f      	cmp	r3, #127	; 0x7f
 80064d0:	d8f0      	bhi.n	80064b4 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	1c5a      	adds	r2, r3, #1
 80064d6:	617a      	str	r2, [r7, #20]
 80064d8:	693a      	ldr	r2, [r7, #16]
 80064da:	b2d2      	uxtb	r2, r2
 80064dc:	701a      	strb	r2, [r3, #0]
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80064e2:	2218      	movs	r2, #24
 80064e4:	6879      	ldr	r1, [r7, #4]
 80064e6:	68b8      	ldr	r0, [r7, #8]
 80064e8:	f7ff f808 	bl	80054fc <_SendPacket>
  RECORD_END();
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80064f2:	4b06      	ldr	r3, [pc, #24]	; (800650c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80064f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d002      	beq.n	8006500 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 80064fa:	4b04      	ldr	r3, [pc, #16]	; (800650c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80064fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064fe:	4798      	blx	r3
  }
}
 8006500:	bf00      	nop
 8006502:	3730      	adds	r7, #48	; 0x30
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}
 8006508:	2001441c 	.word	0x2001441c
 800650c:	200143ec 	.word	0x200143ec

08006510 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8006510:	b580      	push	{r7, lr}
 8006512:	b092      	sub	sp, #72	; 0x48
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8006518:	f3ef 8311 	mrs	r3, BASEPRI
 800651c:	f04f 0120 	mov.w	r1, #32
 8006520:	f381 8811 	msr	BASEPRI, r1
 8006524:	617b      	str	r3, [r7, #20]
 8006526:	486a      	ldr	r0, [pc, #424]	; (80066d0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8006528:	f7fe fef7 	bl	800531a <_PreparePacket>
 800652c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	647b      	str	r3, [r7, #68]	; 0x44
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	4b66      	ldr	r3, [pc, #408]	; (80066d4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800653c:	691b      	ldr	r3, [r3, #16]
 800653e:	1ad3      	subs	r3, r2, r3
 8006540:	643b      	str	r3, [r7, #64]	; 0x40
 8006542:	e00b      	b.n	800655c <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8006544:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006546:	b2da      	uxtb	r2, r3
 8006548:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800654a:	1c59      	adds	r1, r3, #1
 800654c:	6479      	str	r1, [r7, #68]	; 0x44
 800654e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006552:	b2d2      	uxtb	r2, r2
 8006554:	701a      	strb	r2, [r3, #0]
 8006556:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006558:	09db      	lsrs	r3, r3, #7
 800655a:	643b      	str	r3, [r7, #64]	; 0x40
 800655c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800655e:	2b7f      	cmp	r3, #127	; 0x7f
 8006560:	d8f0      	bhi.n	8006544 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8006562:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006564:	1c5a      	adds	r2, r3, #1
 8006566:	647a      	str	r2, [r7, #68]	; 0x44
 8006568:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800656a:	b2d2      	uxtb	r2, r2
 800656c:	701a      	strb	r2, [r3, #0]
 800656e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006570:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	689b      	ldr	r3, [r3, #8]
 800657a:	63bb      	str	r3, [r7, #56]	; 0x38
 800657c:	e00b      	b.n	8006596 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800657e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006580:	b2da      	uxtb	r2, r3
 8006582:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006584:	1c59      	adds	r1, r3, #1
 8006586:	63f9      	str	r1, [r7, #60]	; 0x3c
 8006588:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800658c:	b2d2      	uxtb	r2, r2
 800658e:	701a      	strb	r2, [r3, #0]
 8006590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006592:	09db      	lsrs	r3, r3, #7
 8006594:	63bb      	str	r3, [r7, #56]	; 0x38
 8006596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006598:	2b7f      	cmp	r3, #127	; 0x7f
 800659a:	d8f0      	bhi.n	800657e <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800659c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800659e:	1c5a      	adds	r2, r3, #1
 80065a0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80065a2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80065a4:	b2d2      	uxtb	r2, r2
 80065a6:	701a      	strb	r2, [r3, #0]
 80065a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065aa:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	2220      	movs	r2, #32
 80065b2:	4619      	mov	r1, r3
 80065b4:	68f8      	ldr	r0, [r7, #12]
 80065b6:	f7fe fe63 	bl	8005280 <_EncodeStr>
 80065ba:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 80065bc:	2209      	movs	r2, #9
 80065be:	68f9      	ldr	r1, [r7, #12]
 80065c0:	6938      	ldr	r0, [r7, #16]
 80065c2:	f7fe ff9b 	bl	80054fc <_SendPacket>
  //
  pPayload = pPayloadStart;
 80065c6:	693b      	ldr	r3, [r7, #16]
 80065c8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	637b      	str	r3, [r7, #52]	; 0x34
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681a      	ldr	r2, [r3, #0]
 80065d2:	4b40      	ldr	r3, [pc, #256]	; (80066d4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80065d4:	691b      	ldr	r3, [r3, #16]
 80065d6:	1ad3      	subs	r3, r2, r3
 80065d8:	633b      	str	r3, [r7, #48]	; 0x30
 80065da:	e00b      	b.n	80065f4 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 80065dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065de:	b2da      	uxtb	r2, r3
 80065e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065e2:	1c59      	adds	r1, r3, #1
 80065e4:	6379      	str	r1, [r7, #52]	; 0x34
 80065e6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80065ea:	b2d2      	uxtb	r2, r2
 80065ec:	701a      	strb	r2, [r3, #0]
 80065ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065f0:	09db      	lsrs	r3, r3, #7
 80065f2:	633b      	str	r3, [r7, #48]	; 0x30
 80065f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065f6:	2b7f      	cmp	r3, #127	; 0x7f
 80065f8:	d8f0      	bhi.n	80065dc <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 80065fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065fc:	1c5a      	adds	r2, r3, #1
 80065fe:	637a      	str	r2, [r7, #52]	; 0x34
 8006600:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006602:	b2d2      	uxtb	r2, r2
 8006604:	701a      	strb	r2, [r3, #0]
 8006606:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006608:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	68db      	ldr	r3, [r3, #12]
 8006612:	62bb      	str	r3, [r7, #40]	; 0x28
 8006614:	e00b      	b.n	800662e <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8006616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006618:	b2da      	uxtb	r2, r3
 800661a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800661c:	1c59      	adds	r1, r3, #1
 800661e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006620:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006624:	b2d2      	uxtb	r2, r2
 8006626:	701a      	strb	r2, [r3, #0]
 8006628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800662a:	09db      	lsrs	r3, r3, #7
 800662c:	62bb      	str	r3, [r7, #40]	; 0x28
 800662e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006630:	2b7f      	cmp	r3, #127	; 0x7f
 8006632:	d8f0      	bhi.n	8006616 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8006634:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006636:	1c5a      	adds	r2, r3, #1
 8006638:	62fa      	str	r2, [r7, #44]	; 0x2c
 800663a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800663c:	b2d2      	uxtb	r2, r2
 800663e:	701a      	strb	r2, [r3, #0]
 8006640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006642:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	627b      	str	r3, [r7, #36]	; 0x24
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	691b      	ldr	r3, [r3, #16]
 800664c:	623b      	str	r3, [r7, #32]
 800664e:	e00b      	b.n	8006668 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8006650:	6a3b      	ldr	r3, [r7, #32]
 8006652:	b2da      	uxtb	r2, r3
 8006654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006656:	1c59      	adds	r1, r3, #1
 8006658:	6279      	str	r1, [r7, #36]	; 0x24
 800665a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800665e:	b2d2      	uxtb	r2, r2
 8006660:	701a      	strb	r2, [r3, #0]
 8006662:	6a3b      	ldr	r3, [r7, #32]
 8006664:	09db      	lsrs	r3, r3, #7
 8006666:	623b      	str	r3, [r7, #32]
 8006668:	6a3b      	ldr	r3, [r7, #32]
 800666a:	2b7f      	cmp	r3, #127	; 0x7f
 800666c:	d8f0      	bhi.n	8006650 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800666e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006670:	1c5a      	adds	r2, r3, #1
 8006672:	627a      	str	r2, [r7, #36]	; 0x24
 8006674:	6a3a      	ldr	r2, [r7, #32]
 8006676:	b2d2      	uxtb	r2, r2
 8006678:	701a      	strb	r2, [r3, #0]
 800667a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800667c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	61fb      	str	r3, [r7, #28]
 8006682:	2300      	movs	r3, #0
 8006684:	61bb      	str	r3, [r7, #24]
 8006686:	e00b      	b.n	80066a0 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8006688:	69bb      	ldr	r3, [r7, #24]
 800668a:	b2da      	uxtb	r2, r3
 800668c:	69fb      	ldr	r3, [r7, #28]
 800668e:	1c59      	adds	r1, r3, #1
 8006690:	61f9      	str	r1, [r7, #28]
 8006692:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006696:	b2d2      	uxtb	r2, r2
 8006698:	701a      	strb	r2, [r3, #0]
 800669a:	69bb      	ldr	r3, [r7, #24]
 800669c:	09db      	lsrs	r3, r3, #7
 800669e:	61bb      	str	r3, [r7, #24]
 80066a0:	69bb      	ldr	r3, [r7, #24]
 80066a2:	2b7f      	cmp	r3, #127	; 0x7f
 80066a4:	d8f0      	bhi.n	8006688 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 80066a6:	69fb      	ldr	r3, [r7, #28]
 80066a8:	1c5a      	adds	r2, r3, #1
 80066aa:	61fa      	str	r2, [r7, #28]
 80066ac:	69ba      	ldr	r2, [r7, #24]
 80066ae:	b2d2      	uxtb	r2, r2
 80066b0:	701a      	strb	r2, [r3, #0]
 80066b2:	69fb      	ldr	r3, [r7, #28]
 80066b4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 80066b6:	2215      	movs	r2, #21
 80066b8:	68f9      	ldr	r1, [r7, #12]
 80066ba:	6938      	ldr	r0, [r7, #16]
 80066bc:	f7fe ff1e 	bl	80054fc <_SendPacket>
  RECORD_END();
 80066c0:	697b      	ldr	r3, [r7, #20]
 80066c2:	f383 8811 	msr	BASEPRI, r3
}
 80066c6:	bf00      	nop
 80066c8:	3748      	adds	r7, #72	; 0x48
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}
 80066ce:	bf00      	nop
 80066d0:	2001441c 	.word	0x2001441c
 80066d4:	200143ec 	.word	0x200143ec

080066d8 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 80066d8:	b580      	push	{r7, lr}
 80066da:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 80066dc:	4b07      	ldr	r3, [pc, #28]	; (80066fc <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80066de:	6a1b      	ldr	r3, [r3, #32]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d008      	beq.n	80066f6 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 80066e4:	4b05      	ldr	r3, [pc, #20]	; (80066fc <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80066e6:	6a1b      	ldr	r3, [r3, #32]
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d003      	beq.n	80066f6 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 80066ee:	4b03      	ldr	r3, [pc, #12]	; (80066fc <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80066f0:	6a1b      	ldr	r3, [r3, #32]
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	4798      	blx	r3
  }
}
 80066f6:	bf00      	nop
 80066f8:	bd80      	pop	{r7, pc}
 80066fa:	bf00      	nop
 80066fc:	200143ec 	.word	0x200143ec

08006700 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8006700:	b580      	push	{r7, lr}
 8006702:	b086      	sub	sp, #24
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006708:	f3ef 8311 	mrs	r3, BASEPRI
 800670c:	f04f 0120 	mov.w	r1, #32
 8006710:	f381 8811 	msr	BASEPRI, r1
 8006714:	617b      	str	r3, [r7, #20]
 8006716:	480b      	ldr	r0, [pc, #44]	; (8006744 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006718:	f7fe fdff 	bl	800531a <_PreparePacket>
 800671c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800671e:	2280      	movs	r2, #128	; 0x80
 8006720:	6879      	ldr	r1, [r7, #4]
 8006722:	6938      	ldr	r0, [r7, #16]
 8006724:	f7fe fdac 	bl	8005280 <_EncodeStr>
 8006728:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800672a:	220e      	movs	r2, #14
 800672c:	68f9      	ldr	r1, [r7, #12]
 800672e:	6938      	ldr	r0, [r7, #16]
 8006730:	f7fe fee4 	bl	80054fc <_SendPacket>
  RECORD_END();
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	f383 8811 	msr	BASEPRI, r3
}
 800673a:	bf00      	nop
 800673c:	3718      	adds	r7, #24
 800673e:	46bd      	mov	sp, r7
 8006740:	bd80      	pop	{r7, pc}
 8006742:	bf00      	nop
 8006744:	2001441c 	.word	0x2001441c

08006748 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8006748:	b590      	push	{r4, r7, lr}
 800674a:	b083      	sub	sp, #12
 800674c:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800674e:	4b15      	ldr	r3, [pc, #84]	; (80067a4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006750:	6a1b      	ldr	r3, [r3, #32]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d01a      	beq.n	800678c <SEGGER_SYSVIEW_RecordSystime+0x44>
 8006756:	4b13      	ldr	r3, [pc, #76]	; (80067a4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006758:	6a1b      	ldr	r3, [r3, #32]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d015      	beq.n	800678c <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8006760:	4b10      	ldr	r3, [pc, #64]	; (80067a4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006762:	6a1b      	ldr	r3, [r3, #32]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4798      	blx	r3
 8006768:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800676c:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800676e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006772:	f04f 0200 	mov.w	r2, #0
 8006776:	f04f 0300 	mov.w	r3, #0
 800677a:	000a      	movs	r2, r1
 800677c:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800677e:	4613      	mov	r3, r2
 8006780:	461a      	mov	r2, r3
 8006782:	4621      	mov	r1, r4
 8006784:	200d      	movs	r0, #13
 8006786:	f7ff fbe7 	bl	8005f58 <SEGGER_SYSVIEW_RecordU32x2>
 800678a:	e006      	b.n	800679a <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800678c:	4b06      	ldr	r3, [pc, #24]	; (80067a8 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4619      	mov	r1, r3
 8006792:	200c      	movs	r0, #12
 8006794:	f7ff fba4 	bl	8005ee0 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8006798:	bf00      	nop
 800679a:	bf00      	nop
 800679c:	370c      	adds	r7, #12
 800679e:	46bd      	mov	sp, r7
 80067a0:	bd90      	pop	{r4, r7, pc}
 80067a2:	bf00      	nop
 80067a4:	200143ec 	.word	0x200143ec
 80067a8:	e0001004 	.word	0xe0001004

080067ac <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b086      	sub	sp, #24
 80067b0:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80067b2:	f3ef 8311 	mrs	r3, BASEPRI
 80067b6:	f04f 0120 	mov.w	r1, #32
 80067ba:	f381 8811 	msr	BASEPRI, r1
 80067be:	60fb      	str	r3, [r7, #12]
 80067c0:	4819      	ldr	r0, [pc, #100]	; (8006828 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 80067c2:	f7fe fdaa 	bl	800531a <_PreparePacket>
 80067c6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 80067cc:	4b17      	ldr	r3, [pc, #92]	; (800682c <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067d4:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	617b      	str	r3, [r7, #20]
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	613b      	str	r3, [r7, #16]
 80067de:	e00b      	b.n	80067f8 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	b2da      	uxtb	r2, r3
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	1c59      	adds	r1, r3, #1
 80067e8:	6179      	str	r1, [r7, #20]
 80067ea:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80067ee:	b2d2      	uxtb	r2, r2
 80067f0:	701a      	strb	r2, [r3, #0]
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	09db      	lsrs	r3, r3, #7
 80067f6:	613b      	str	r3, [r7, #16]
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	2b7f      	cmp	r3, #127	; 0x7f
 80067fc:	d8f0      	bhi.n	80067e0 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	1c5a      	adds	r2, r3, #1
 8006802:	617a      	str	r2, [r7, #20]
 8006804:	693a      	ldr	r2, [r7, #16]
 8006806:	b2d2      	uxtb	r2, r2
 8006808:	701a      	strb	r2, [r3, #0]
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800680e:	2202      	movs	r2, #2
 8006810:	6879      	ldr	r1, [r7, #4]
 8006812:	68b8      	ldr	r0, [r7, #8]
 8006814:	f7fe fe72 	bl	80054fc <_SendPacket>
  RECORD_END();
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	f383 8811 	msr	BASEPRI, r3
}
 800681e:	bf00      	nop
 8006820:	3718      	adds	r7, #24
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}
 8006826:	bf00      	nop
 8006828:	2001441c 	.word	0x2001441c
 800682c:	e000ed04 	.word	0xe000ed04

08006830 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8006830:	b580      	push	{r7, lr}
 8006832:	b082      	sub	sp, #8
 8006834:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006836:	f3ef 8311 	mrs	r3, BASEPRI
 800683a:	f04f 0120 	mov.w	r1, #32
 800683e:	f381 8811 	msr	BASEPRI, r1
 8006842:	607b      	str	r3, [r7, #4]
 8006844:	4807      	ldr	r0, [pc, #28]	; (8006864 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8006846:	f7fe fd68 	bl	800531a <_PreparePacket>
 800684a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800684c:	2203      	movs	r2, #3
 800684e:	6839      	ldr	r1, [r7, #0]
 8006850:	6838      	ldr	r0, [r7, #0]
 8006852:	f7fe fe53 	bl	80054fc <_SendPacket>
  RECORD_END();
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	f383 8811 	msr	BASEPRI, r3
}
 800685c:	bf00      	nop
 800685e:	3708      	adds	r7, #8
 8006860:	46bd      	mov	sp, r7
 8006862:	bd80      	pop	{r7, pc}
 8006864:	2001441c 	.word	0x2001441c

08006868 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8006868:	b580      	push	{r7, lr}
 800686a:	b082      	sub	sp, #8
 800686c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800686e:	f3ef 8311 	mrs	r3, BASEPRI
 8006872:	f04f 0120 	mov.w	r1, #32
 8006876:	f381 8811 	msr	BASEPRI, r1
 800687a:	607b      	str	r3, [r7, #4]
 800687c:	4807      	ldr	r0, [pc, #28]	; (800689c <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800687e:	f7fe fd4c 	bl	800531a <_PreparePacket>
 8006882:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8006884:	2212      	movs	r2, #18
 8006886:	6839      	ldr	r1, [r7, #0]
 8006888:	6838      	ldr	r0, [r7, #0]
 800688a:	f7fe fe37 	bl	80054fc <_SendPacket>
  RECORD_END();
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	f383 8811 	msr	BASEPRI, r3
}
 8006894:	bf00      	nop
 8006896:	3708      	adds	r7, #8
 8006898:	46bd      	mov	sp, r7
 800689a:	bd80      	pop	{r7, pc}
 800689c:	2001441c 	.word	0x2001441c

080068a0 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b082      	sub	sp, #8
 80068a4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80068a6:	f3ef 8311 	mrs	r3, BASEPRI
 80068aa:	f04f 0120 	mov.w	r1, #32
 80068ae:	f381 8811 	msr	BASEPRI, r1
 80068b2:	607b      	str	r3, [r7, #4]
 80068b4:	4807      	ldr	r0, [pc, #28]	; (80068d4 <SEGGER_SYSVIEW_OnIdle+0x34>)
 80068b6:	f7fe fd30 	bl	800531a <_PreparePacket>
 80068ba:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 80068bc:	2211      	movs	r2, #17
 80068be:	6839      	ldr	r1, [r7, #0]
 80068c0:	6838      	ldr	r0, [r7, #0]
 80068c2:	f7fe fe1b 	bl	80054fc <_SendPacket>
  RECORD_END();
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f383 8811 	msr	BASEPRI, r3
}
 80068cc:	bf00      	nop
 80068ce:	3708      	adds	r7, #8
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd80      	pop	{r7, pc}
 80068d4:	2001441c 	.word	0x2001441c

080068d8 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 80068d8:	b580      	push	{r7, lr}
 80068da:	b088      	sub	sp, #32
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80068e0:	f3ef 8311 	mrs	r3, BASEPRI
 80068e4:	f04f 0120 	mov.w	r1, #32
 80068e8:	f381 8811 	msr	BASEPRI, r1
 80068ec:	617b      	str	r3, [r7, #20]
 80068ee:	4819      	ldr	r0, [pc, #100]	; (8006954 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 80068f0:	f7fe fd13 	bl	800531a <_PreparePacket>
 80068f4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80068fa:	4b17      	ldr	r3, [pc, #92]	; (8006958 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 80068fc:	691b      	ldr	r3, [r3, #16]
 80068fe:	687a      	ldr	r2, [r7, #4]
 8006900:	1ad3      	subs	r3, r2, r3
 8006902:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	61fb      	str	r3, [r7, #28]
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	61bb      	str	r3, [r7, #24]
 800690c:	e00b      	b.n	8006926 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800690e:	69bb      	ldr	r3, [r7, #24]
 8006910:	b2da      	uxtb	r2, r3
 8006912:	69fb      	ldr	r3, [r7, #28]
 8006914:	1c59      	adds	r1, r3, #1
 8006916:	61f9      	str	r1, [r7, #28]
 8006918:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800691c:	b2d2      	uxtb	r2, r2
 800691e:	701a      	strb	r2, [r3, #0]
 8006920:	69bb      	ldr	r3, [r7, #24]
 8006922:	09db      	lsrs	r3, r3, #7
 8006924:	61bb      	str	r3, [r7, #24]
 8006926:	69bb      	ldr	r3, [r7, #24]
 8006928:	2b7f      	cmp	r3, #127	; 0x7f
 800692a:	d8f0      	bhi.n	800690e <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800692c:	69fb      	ldr	r3, [r7, #28]
 800692e:	1c5a      	adds	r2, r3, #1
 8006930:	61fa      	str	r2, [r7, #28]
 8006932:	69ba      	ldr	r2, [r7, #24]
 8006934:	b2d2      	uxtb	r2, r2
 8006936:	701a      	strb	r2, [r3, #0]
 8006938:	69fb      	ldr	r3, [r7, #28]
 800693a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800693c:	2208      	movs	r2, #8
 800693e:	68f9      	ldr	r1, [r7, #12]
 8006940:	6938      	ldr	r0, [r7, #16]
 8006942:	f7fe fddb 	bl	80054fc <_SendPacket>
  RECORD_END();
 8006946:	697b      	ldr	r3, [r7, #20]
 8006948:	f383 8811 	msr	BASEPRI, r3
}
 800694c:	bf00      	nop
 800694e:	3720      	adds	r7, #32
 8006950:	46bd      	mov	sp, r7
 8006952:	bd80      	pop	{r7, pc}
 8006954:	2001441c 	.word	0x2001441c
 8006958:	200143ec 	.word	0x200143ec

0800695c <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800695c:	b580      	push	{r7, lr}
 800695e:	b088      	sub	sp, #32
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006964:	f3ef 8311 	mrs	r3, BASEPRI
 8006968:	f04f 0120 	mov.w	r1, #32
 800696c:	f381 8811 	msr	BASEPRI, r1
 8006970:	617b      	str	r3, [r7, #20]
 8006972:	4819      	ldr	r0, [pc, #100]	; (80069d8 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8006974:	f7fe fcd1 	bl	800531a <_PreparePacket>
 8006978:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800697e:	4b17      	ldr	r3, [pc, #92]	; (80069dc <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8006980:	691b      	ldr	r3, [r3, #16]
 8006982:	687a      	ldr	r2, [r7, #4]
 8006984:	1ad3      	subs	r3, r2, r3
 8006986:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	61fb      	str	r3, [r7, #28]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	61bb      	str	r3, [r7, #24]
 8006990:	e00b      	b.n	80069aa <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8006992:	69bb      	ldr	r3, [r7, #24]
 8006994:	b2da      	uxtb	r2, r3
 8006996:	69fb      	ldr	r3, [r7, #28]
 8006998:	1c59      	adds	r1, r3, #1
 800699a:	61f9      	str	r1, [r7, #28]
 800699c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80069a0:	b2d2      	uxtb	r2, r2
 80069a2:	701a      	strb	r2, [r3, #0]
 80069a4:	69bb      	ldr	r3, [r7, #24]
 80069a6:	09db      	lsrs	r3, r3, #7
 80069a8:	61bb      	str	r3, [r7, #24]
 80069aa:	69bb      	ldr	r3, [r7, #24]
 80069ac:	2b7f      	cmp	r3, #127	; 0x7f
 80069ae:	d8f0      	bhi.n	8006992 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 80069b0:	69fb      	ldr	r3, [r7, #28]
 80069b2:	1c5a      	adds	r2, r3, #1
 80069b4:	61fa      	str	r2, [r7, #28]
 80069b6:	69ba      	ldr	r2, [r7, #24]
 80069b8:	b2d2      	uxtb	r2, r2
 80069ba:	701a      	strb	r2, [r3, #0]
 80069bc:	69fb      	ldr	r3, [r7, #28]
 80069be:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 80069c0:	2204      	movs	r2, #4
 80069c2:	68f9      	ldr	r1, [r7, #12]
 80069c4:	6938      	ldr	r0, [r7, #16]
 80069c6:	f7fe fd99 	bl	80054fc <_SendPacket>
  RECORD_END();
 80069ca:	697b      	ldr	r3, [r7, #20]
 80069cc:	f383 8811 	msr	BASEPRI, r3
}
 80069d0:	bf00      	nop
 80069d2:	3720      	adds	r7, #32
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}
 80069d8:	2001441c 	.word	0x2001441c
 80069dc:	200143ec 	.word	0x200143ec

080069e0 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b088      	sub	sp, #32
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80069e8:	f3ef 8311 	mrs	r3, BASEPRI
 80069ec:	f04f 0120 	mov.w	r1, #32
 80069f0:	f381 8811 	msr	BASEPRI, r1
 80069f4:	617b      	str	r3, [r7, #20]
 80069f6:	4819      	ldr	r0, [pc, #100]	; (8006a5c <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 80069f8:	f7fe fc8f 	bl	800531a <_PreparePacket>
 80069fc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006a02:	4b17      	ldr	r3, [pc, #92]	; (8006a60 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8006a04:	691b      	ldr	r3, [r3, #16]
 8006a06:	687a      	ldr	r2, [r7, #4]
 8006a08:	1ad3      	subs	r3, r2, r3
 8006a0a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	61fb      	str	r3, [r7, #28]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	61bb      	str	r3, [r7, #24]
 8006a14:	e00b      	b.n	8006a2e <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8006a16:	69bb      	ldr	r3, [r7, #24]
 8006a18:	b2da      	uxtb	r2, r3
 8006a1a:	69fb      	ldr	r3, [r7, #28]
 8006a1c:	1c59      	adds	r1, r3, #1
 8006a1e:	61f9      	str	r1, [r7, #28]
 8006a20:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006a24:	b2d2      	uxtb	r2, r2
 8006a26:	701a      	strb	r2, [r3, #0]
 8006a28:	69bb      	ldr	r3, [r7, #24]
 8006a2a:	09db      	lsrs	r3, r3, #7
 8006a2c:	61bb      	str	r3, [r7, #24]
 8006a2e:	69bb      	ldr	r3, [r7, #24]
 8006a30:	2b7f      	cmp	r3, #127	; 0x7f
 8006a32:	d8f0      	bhi.n	8006a16 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8006a34:	69fb      	ldr	r3, [r7, #28]
 8006a36:	1c5a      	adds	r2, r3, #1
 8006a38:	61fa      	str	r2, [r7, #28]
 8006a3a:	69ba      	ldr	r2, [r7, #24]
 8006a3c:	b2d2      	uxtb	r2, r2
 8006a3e:	701a      	strb	r2, [r3, #0]
 8006a40:	69fb      	ldr	r3, [r7, #28]
 8006a42:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8006a44:	2206      	movs	r2, #6
 8006a46:	68f9      	ldr	r1, [r7, #12]
 8006a48:	6938      	ldr	r0, [r7, #16]
 8006a4a:	f7fe fd57 	bl	80054fc <_SendPacket>
  RECORD_END();
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	f383 8811 	msr	BASEPRI, r3
}
 8006a54:	bf00      	nop
 8006a56:	3720      	adds	r7, #32
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	bd80      	pop	{r7, pc}
 8006a5c:	2001441c 	.word	0x2001441c
 8006a60:	200143ec 	.word	0x200143ec

08006a64 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b08a      	sub	sp, #40	; 0x28
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006a6e:	f3ef 8311 	mrs	r3, BASEPRI
 8006a72:	f04f 0120 	mov.w	r1, #32
 8006a76:	f381 8811 	msr	BASEPRI, r1
 8006a7a:	617b      	str	r3, [r7, #20]
 8006a7c:	4827      	ldr	r0, [pc, #156]	; (8006b1c <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8006a7e:	f7fe fc4c 	bl	800531a <_PreparePacket>
 8006a82:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006a88:	4b25      	ldr	r3, [pc, #148]	; (8006b20 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8006a8a:	691b      	ldr	r3, [r3, #16]
 8006a8c:	687a      	ldr	r2, [r7, #4]
 8006a8e:	1ad3      	subs	r3, r2, r3
 8006a90:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	627b      	str	r3, [r7, #36]	; 0x24
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	623b      	str	r3, [r7, #32]
 8006a9a:	e00b      	b.n	8006ab4 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8006a9c:	6a3b      	ldr	r3, [r7, #32]
 8006a9e:	b2da      	uxtb	r2, r3
 8006aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aa2:	1c59      	adds	r1, r3, #1
 8006aa4:	6279      	str	r1, [r7, #36]	; 0x24
 8006aa6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006aaa:	b2d2      	uxtb	r2, r2
 8006aac:	701a      	strb	r2, [r3, #0]
 8006aae:	6a3b      	ldr	r3, [r7, #32]
 8006ab0:	09db      	lsrs	r3, r3, #7
 8006ab2:	623b      	str	r3, [r7, #32]
 8006ab4:	6a3b      	ldr	r3, [r7, #32]
 8006ab6:	2b7f      	cmp	r3, #127	; 0x7f
 8006ab8:	d8f0      	bhi.n	8006a9c <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8006aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006abc:	1c5a      	adds	r2, r3, #1
 8006abe:	627a      	str	r2, [r7, #36]	; 0x24
 8006ac0:	6a3a      	ldr	r2, [r7, #32]
 8006ac2:	b2d2      	uxtb	r2, r2
 8006ac4:	701a      	strb	r2, [r3, #0]
 8006ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ac8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	61fb      	str	r3, [r7, #28]
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	61bb      	str	r3, [r7, #24]
 8006ad2:	e00b      	b.n	8006aec <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8006ad4:	69bb      	ldr	r3, [r7, #24]
 8006ad6:	b2da      	uxtb	r2, r3
 8006ad8:	69fb      	ldr	r3, [r7, #28]
 8006ada:	1c59      	adds	r1, r3, #1
 8006adc:	61f9      	str	r1, [r7, #28]
 8006ade:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006ae2:	b2d2      	uxtb	r2, r2
 8006ae4:	701a      	strb	r2, [r3, #0]
 8006ae6:	69bb      	ldr	r3, [r7, #24]
 8006ae8:	09db      	lsrs	r3, r3, #7
 8006aea:	61bb      	str	r3, [r7, #24]
 8006aec:	69bb      	ldr	r3, [r7, #24]
 8006aee:	2b7f      	cmp	r3, #127	; 0x7f
 8006af0:	d8f0      	bhi.n	8006ad4 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8006af2:	69fb      	ldr	r3, [r7, #28]
 8006af4:	1c5a      	adds	r2, r3, #1
 8006af6:	61fa      	str	r2, [r7, #28]
 8006af8:	69ba      	ldr	r2, [r7, #24]
 8006afa:	b2d2      	uxtb	r2, r2
 8006afc:	701a      	strb	r2, [r3, #0]
 8006afe:	69fb      	ldr	r3, [r7, #28]
 8006b00:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8006b02:	2207      	movs	r2, #7
 8006b04:	68f9      	ldr	r1, [r7, #12]
 8006b06:	6938      	ldr	r0, [r7, #16]
 8006b08:	f7fe fcf8 	bl	80054fc <_SendPacket>
  RECORD_END();
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	f383 8811 	msr	BASEPRI, r3
}
 8006b12:	bf00      	nop
 8006b14:	3728      	adds	r7, #40	; 0x28
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}
 8006b1a:	bf00      	nop
 8006b1c:	2001441c 	.word	0x2001441c
 8006b20:	200143ec 	.word	0x200143ec

08006b24 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8006b24:	b480      	push	{r7}
 8006b26:	b083      	sub	sp, #12
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8006b2c:	4b04      	ldr	r3, [pc, #16]	; (8006b40 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8006b2e:	691b      	ldr	r3, [r3, #16]
 8006b30:	687a      	ldr	r2, [r7, #4]
 8006b32:	1ad3      	subs	r3, r2, r3
}
 8006b34:	4618      	mov	r0, r3
 8006b36:	370c      	adds	r7, #12
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3e:	4770      	bx	lr
 8006b40:	200143ec 	.word	0x200143ec

08006b44 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b08c      	sub	sp, #48	; 0x30
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	4603      	mov	r3, r0
 8006b4c:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8006b4e:	4b3b      	ldr	r3, [pc, #236]	; (8006c3c <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d06d      	beq.n	8006c32 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8006b56:	4b39      	ldr	r3, [pc, #228]	; (8006c3c <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b60:	e008      	b.n	8006b74 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8006b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b64:	691b      	ldr	r3, [r3, #16]
 8006b66:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8006b68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d007      	beq.n	8006b7e <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8006b6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b70:	3301      	adds	r3, #1
 8006b72:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b74:	79fb      	ldrb	r3, [r7, #7]
 8006b76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b78:	429a      	cmp	r2, r3
 8006b7a:	d3f2      	bcc.n	8006b62 <SEGGER_SYSVIEW_SendModule+0x1e>
 8006b7c:	e000      	b.n	8006b80 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8006b7e:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8006b80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d055      	beq.n	8006c32 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006b86:	f3ef 8311 	mrs	r3, BASEPRI
 8006b8a:	f04f 0120 	mov.w	r1, #32
 8006b8e:	f381 8811 	msr	BASEPRI, r1
 8006b92:	617b      	str	r3, [r7, #20]
 8006b94:	482a      	ldr	r0, [pc, #168]	; (8006c40 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8006b96:	f7fe fbc0 	bl	800531a <_PreparePacket>
 8006b9a:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	627b      	str	r3, [r7, #36]	; 0x24
 8006ba4:	79fb      	ldrb	r3, [r7, #7]
 8006ba6:	623b      	str	r3, [r7, #32]
 8006ba8:	e00b      	b.n	8006bc2 <SEGGER_SYSVIEW_SendModule+0x7e>
 8006baa:	6a3b      	ldr	r3, [r7, #32]
 8006bac:	b2da      	uxtb	r2, r3
 8006bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bb0:	1c59      	adds	r1, r3, #1
 8006bb2:	6279      	str	r1, [r7, #36]	; 0x24
 8006bb4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006bb8:	b2d2      	uxtb	r2, r2
 8006bba:	701a      	strb	r2, [r3, #0]
 8006bbc:	6a3b      	ldr	r3, [r7, #32]
 8006bbe:	09db      	lsrs	r3, r3, #7
 8006bc0:	623b      	str	r3, [r7, #32]
 8006bc2:	6a3b      	ldr	r3, [r7, #32]
 8006bc4:	2b7f      	cmp	r3, #127	; 0x7f
 8006bc6:	d8f0      	bhi.n	8006baa <SEGGER_SYSVIEW_SendModule+0x66>
 8006bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bca:	1c5a      	adds	r2, r3, #1
 8006bcc:	627a      	str	r2, [r7, #36]	; 0x24
 8006bce:	6a3a      	ldr	r2, [r7, #32]
 8006bd0:	b2d2      	uxtb	r2, r2
 8006bd2:	701a      	strb	r2, [r3, #0]
 8006bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd6:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	61fb      	str	r3, [r7, #28]
 8006bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bde:	689b      	ldr	r3, [r3, #8]
 8006be0:	61bb      	str	r3, [r7, #24]
 8006be2:	e00b      	b.n	8006bfc <SEGGER_SYSVIEW_SendModule+0xb8>
 8006be4:	69bb      	ldr	r3, [r7, #24]
 8006be6:	b2da      	uxtb	r2, r3
 8006be8:	69fb      	ldr	r3, [r7, #28]
 8006bea:	1c59      	adds	r1, r3, #1
 8006bec:	61f9      	str	r1, [r7, #28]
 8006bee:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006bf2:	b2d2      	uxtb	r2, r2
 8006bf4:	701a      	strb	r2, [r3, #0]
 8006bf6:	69bb      	ldr	r3, [r7, #24]
 8006bf8:	09db      	lsrs	r3, r3, #7
 8006bfa:	61bb      	str	r3, [r7, #24]
 8006bfc:	69bb      	ldr	r3, [r7, #24]
 8006bfe:	2b7f      	cmp	r3, #127	; 0x7f
 8006c00:	d8f0      	bhi.n	8006be4 <SEGGER_SYSVIEW_SendModule+0xa0>
 8006c02:	69fb      	ldr	r3, [r7, #28]
 8006c04:	1c5a      	adds	r2, r3, #1
 8006c06:	61fa      	str	r2, [r7, #28]
 8006c08:	69ba      	ldr	r2, [r7, #24]
 8006c0a:	b2d2      	uxtb	r2, r2
 8006c0c:	701a      	strb	r2, [r3, #0]
 8006c0e:	69fb      	ldr	r3, [r7, #28]
 8006c10:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	2280      	movs	r2, #128	; 0x80
 8006c18:	4619      	mov	r1, r3
 8006c1a:	68f8      	ldr	r0, [r7, #12]
 8006c1c:	f7fe fb30 	bl	8005280 <_EncodeStr>
 8006c20:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8006c22:	2216      	movs	r2, #22
 8006c24:	68f9      	ldr	r1, [r7, #12]
 8006c26:	6938      	ldr	r0, [r7, #16]
 8006c28:	f7fe fc68 	bl	80054fc <_SendPacket>
      RECORD_END();
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8006c32:	bf00      	nop
 8006c34:	3730      	adds	r7, #48	; 0x30
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}
 8006c3a:	bf00      	nop
 8006c3c:	20014414 	.word	0x20014414
 8006c40:	2001441c 	.word	0x2001441c

08006c44 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b082      	sub	sp, #8
 8006c48:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8006c4a:	4b0c      	ldr	r3, [pc, #48]	; (8006c7c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d00f      	beq.n	8006c72 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8006c52:	4b0a      	ldr	r3, [pc, #40]	; (8006c7c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	68db      	ldr	r3, [r3, #12]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d002      	beq.n	8006c66 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	68db      	ldr	r3, [r3, #12]
 8006c64:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	691b      	ldr	r3, [r3, #16]
 8006c6a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d1f2      	bne.n	8006c58 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8006c72:	bf00      	nop
 8006c74:	3708      	adds	r7, #8
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}
 8006c7a:	bf00      	nop
 8006c7c:	20014414 	.word	0x20014414

08006c80 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b086      	sub	sp, #24
 8006c84:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8006c86:	f3ef 8311 	mrs	r3, BASEPRI
 8006c8a:	f04f 0120 	mov.w	r1, #32
 8006c8e:	f381 8811 	msr	BASEPRI, r1
 8006c92:	60fb      	str	r3, [r7, #12]
 8006c94:	4817      	ldr	r0, [pc, #92]	; (8006cf4 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8006c96:	f7fe fb40 	bl	800531a <_PreparePacket>
 8006c9a:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	617b      	str	r3, [r7, #20]
 8006ca4:	4b14      	ldr	r3, [pc, #80]	; (8006cf8 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8006ca6:	781b      	ldrb	r3, [r3, #0]
 8006ca8:	613b      	str	r3, [r7, #16]
 8006caa:	e00b      	b.n	8006cc4 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8006cac:	693b      	ldr	r3, [r7, #16]
 8006cae:	b2da      	uxtb	r2, r3
 8006cb0:	697b      	ldr	r3, [r7, #20]
 8006cb2:	1c59      	adds	r1, r3, #1
 8006cb4:	6179      	str	r1, [r7, #20]
 8006cb6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006cba:	b2d2      	uxtb	r2, r2
 8006cbc:	701a      	strb	r2, [r3, #0]
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	09db      	lsrs	r3, r3, #7
 8006cc2:	613b      	str	r3, [r7, #16]
 8006cc4:	693b      	ldr	r3, [r7, #16]
 8006cc6:	2b7f      	cmp	r3, #127	; 0x7f
 8006cc8:	d8f0      	bhi.n	8006cac <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	1c5a      	adds	r2, r3, #1
 8006cce:	617a      	str	r2, [r7, #20]
 8006cd0:	693a      	ldr	r2, [r7, #16]
 8006cd2:	b2d2      	uxtb	r2, r2
 8006cd4:	701a      	strb	r2, [r3, #0]
 8006cd6:	697b      	ldr	r3, [r7, #20]
 8006cd8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8006cda:	221b      	movs	r2, #27
 8006cdc:	6879      	ldr	r1, [r7, #4]
 8006cde:	68b8      	ldr	r0, [r7, #8]
 8006ce0:	f7fe fc0c 	bl	80054fc <_SendPacket>
  RECORD_END();
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f383 8811 	msr	BASEPRI, r3
}
 8006cea:	bf00      	nop
 8006cec:	3718      	adds	r7, #24
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bd80      	pop	{r7, pc}
 8006cf2:	bf00      	nop
 8006cf4:	2001441c 	.word	0x2001441c
 8006cf8:	20014418 	.word	0x20014418

08006cfc <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 8006cfc:	b40f      	push	{r0, r1, r2, r3}
 8006cfe:	b580      	push	{r7, lr}
 8006d00:	b082      	sub	sp, #8
 8006d02:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 8006d04:	f107 0314 	add.w	r3, r7, #20
 8006d08:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 8006d0a:	1d3b      	adds	r3, r7, #4
 8006d0c:	461a      	mov	r2, r3
 8006d0e:	2100      	movs	r1, #0
 8006d10:	6938      	ldr	r0, [r7, #16]
 8006d12:	f7fe fe7b 	bl	8005a0c <_VPrintTarget>
  va_end(ParamList);
}
 8006d16:	bf00      	nop
 8006d18:	3708      	adds	r7, #8
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006d20:	b004      	add	sp, #16
 8006d22:	4770      	bx	lr

08006d24 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b08a      	sub	sp, #40	; 0x28
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006d2c:	f3ef 8311 	mrs	r3, BASEPRI
 8006d30:	f04f 0120 	mov.w	r1, #32
 8006d34:	f381 8811 	msr	BASEPRI, r1
 8006d38:	617b      	str	r3, [r7, #20]
 8006d3a:	4827      	ldr	r0, [pc, #156]	; (8006dd8 <SEGGER_SYSVIEW_Warn+0xb4>)
 8006d3c:	f7fe faed 	bl	800531a <_PreparePacket>
 8006d40:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006d42:	2280      	movs	r2, #128	; 0x80
 8006d44:	6879      	ldr	r1, [r7, #4]
 8006d46:	6938      	ldr	r0, [r7, #16]
 8006d48:	f7fe fa9a 	bl	8005280 <_EncodeStr>
 8006d4c:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	627b      	str	r3, [r7, #36]	; 0x24
 8006d52:	2301      	movs	r3, #1
 8006d54:	623b      	str	r3, [r7, #32]
 8006d56:	e00b      	b.n	8006d70 <SEGGER_SYSVIEW_Warn+0x4c>
 8006d58:	6a3b      	ldr	r3, [r7, #32]
 8006d5a:	b2da      	uxtb	r2, r3
 8006d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d5e:	1c59      	adds	r1, r3, #1
 8006d60:	6279      	str	r1, [r7, #36]	; 0x24
 8006d62:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006d66:	b2d2      	uxtb	r2, r2
 8006d68:	701a      	strb	r2, [r3, #0]
 8006d6a:	6a3b      	ldr	r3, [r7, #32]
 8006d6c:	09db      	lsrs	r3, r3, #7
 8006d6e:	623b      	str	r3, [r7, #32]
 8006d70:	6a3b      	ldr	r3, [r7, #32]
 8006d72:	2b7f      	cmp	r3, #127	; 0x7f
 8006d74:	d8f0      	bhi.n	8006d58 <SEGGER_SYSVIEW_Warn+0x34>
 8006d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d78:	1c5a      	adds	r2, r3, #1
 8006d7a:	627a      	str	r2, [r7, #36]	; 0x24
 8006d7c:	6a3a      	ldr	r2, [r7, #32]
 8006d7e:	b2d2      	uxtb	r2, r2
 8006d80:	701a      	strb	r2, [r3, #0]
 8006d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d84:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	61fb      	str	r3, [r7, #28]
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	61bb      	str	r3, [r7, #24]
 8006d8e:	e00b      	b.n	8006da8 <SEGGER_SYSVIEW_Warn+0x84>
 8006d90:	69bb      	ldr	r3, [r7, #24]
 8006d92:	b2da      	uxtb	r2, r3
 8006d94:	69fb      	ldr	r3, [r7, #28]
 8006d96:	1c59      	adds	r1, r3, #1
 8006d98:	61f9      	str	r1, [r7, #28]
 8006d9a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006d9e:	b2d2      	uxtb	r2, r2
 8006da0:	701a      	strb	r2, [r3, #0]
 8006da2:	69bb      	ldr	r3, [r7, #24]
 8006da4:	09db      	lsrs	r3, r3, #7
 8006da6:	61bb      	str	r3, [r7, #24]
 8006da8:	69bb      	ldr	r3, [r7, #24]
 8006daa:	2b7f      	cmp	r3, #127	; 0x7f
 8006dac:	d8f0      	bhi.n	8006d90 <SEGGER_SYSVIEW_Warn+0x6c>
 8006dae:	69fb      	ldr	r3, [r7, #28]
 8006db0:	1c5a      	adds	r2, r3, #1
 8006db2:	61fa      	str	r2, [r7, #28]
 8006db4:	69ba      	ldr	r2, [r7, #24]
 8006db6:	b2d2      	uxtb	r2, r2
 8006db8:	701a      	strb	r2, [r3, #0]
 8006dba:	69fb      	ldr	r3, [r7, #28]
 8006dbc:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8006dbe:	221a      	movs	r2, #26
 8006dc0:	68f9      	ldr	r1, [r7, #12]
 8006dc2:	6938      	ldr	r0, [r7, #16]
 8006dc4:	f7fe fb9a 	bl	80054fc <_SendPacket>
  RECORD_END();
 8006dc8:	697b      	ldr	r3, [r7, #20]
 8006dca:	f383 8811 	msr	BASEPRI, r3
}
 8006dce:	bf00      	nop
 8006dd0:	3728      	adds	r7, #40	; 0x28
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}
 8006dd6:	bf00      	nop
 8006dd8:	2001441c 	.word	0x2001441c

08006ddc <__libc_init_array>:
 8006ddc:	b570      	push	{r4, r5, r6, lr}
 8006dde:	4d0d      	ldr	r5, [pc, #52]	; (8006e14 <__libc_init_array+0x38>)
 8006de0:	4c0d      	ldr	r4, [pc, #52]	; (8006e18 <__libc_init_array+0x3c>)
 8006de2:	1b64      	subs	r4, r4, r5
 8006de4:	10a4      	asrs	r4, r4, #2
 8006de6:	2600      	movs	r6, #0
 8006de8:	42a6      	cmp	r6, r4
 8006dea:	d109      	bne.n	8006e00 <__libc_init_array+0x24>
 8006dec:	4d0b      	ldr	r5, [pc, #44]	; (8006e1c <__libc_init_array+0x40>)
 8006dee:	4c0c      	ldr	r4, [pc, #48]	; (8006e20 <__libc_init_array+0x44>)
 8006df0:	f000 fcc0 	bl	8007774 <_init>
 8006df4:	1b64      	subs	r4, r4, r5
 8006df6:	10a4      	asrs	r4, r4, #2
 8006df8:	2600      	movs	r6, #0
 8006dfa:	42a6      	cmp	r6, r4
 8006dfc:	d105      	bne.n	8006e0a <__libc_init_array+0x2e>
 8006dfe:	bd70      	pop	{r4, r5, r6, pc}
 8006e00:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e04:	4798      	blx	r3
 8006e06:	3601      	adds	r6, #1
 8006e08:	e7ee      	b.n	8006de8 <__libc_init_array+0xc>
 8006e0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e0e:	4798      	blx	r3
 8006e10:	3601      	adds	r6, #1
 8006e12:	e7f2      	b.n	8006dfa <__libc_init_array+0x1e>
 8006e14:	08007934 	.word	0x08007934
 8006e18:	08007934 	.word	0x08007934
 8006e1c:	08007934 	.word	0x08007934
 8006e20:	08007938 	.word	0x08007938

08006e24 <memcmp>:
 8006e24:	b510      	push	{r4, lr}
 8006e26:	3901      	subs	r1, #1
 8006e28:	4402      	add	r2, r0
 8006e2a:	4290      	cmp	r0, r2
 8006e2c:	d101      	bne.n	8006e32 <memcmp+0xe>
 8006e2e:	2000      	movs	r0, #0
 8006e30:	e005      	b.n	8006e3e <memcmp+0x1a>
 8006e32:	7803      	ldrb	r3, [r0, #0]
 8006e34:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006e38:	42a3      	cmp	r3, r4
 8006e3a:	d001      	beq.n	8006e40 <memcmp+0x1c>
 8006e3c:	1b18      	subs	r0, r3, r4
 8006e3e:	bd10      	pop	{r4, pc}
 8006e40:	3001      	adds	r0, #1
 8006e42:	e7f2      	b.n	8006e2a <memcmp+0x6>

08006e44 <memcpy>:
 8006e44:	440a      	add	r2, r1
 8006e46:	4291      	cmp	r1, r2
 8006e48:	f100 33ff 	add.w	r3, r0, #4294967295
 8006e4c:	d100      	bne.n	8006e50 <memcpy+0xc>
 8006e4e:	4770      	bx	lr
 8006e50:	b510      	push	{r4, lr}
 8006e52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e56:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e5a:	4291      	cmp	r1, r2
 8006e5c:	d1f9      	bne.n	8006e52 <memcpy+0xe>
 8006e5e:	bd10      	pop	{r4, pc}

08006e60 <memset>:
 8006e60:	4402      	add	r2, r0
 8006e62:	4603      	mov	r3, r0
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d100      	bne.n	8006e6a <memset+0xa>
 8006e68:	4770      	bx	lr
 8006e6a:	f803 1b01 	strb.w	r1, [r3], #1
 8006e6e:	e7f9      	b.n	8006e64 <memset+0x4>

08006e70 <sniprintf>:
 8006e70:	b40c      	push	{r2, r3}
 8006e72:	b530      	push	{r4, r5, lr}
 8006e74:	4b17      	ldr	r3, [pc, #92]	; (8006ed4 <sniprintf+0x64>)
 8006e76:	1e0c      	subs	r4, r1, #0
 8006e78:	681d      	ldr	r5, [r3, #0]
 8006e7a:	b09d      	sub	sp, #116	; 0x74
 8006e7c:	da08      	bge.n	8006e90 <sniprintf+0x20>
 8006e7e:	238b      	movs	r3, #139	; 0x8b
 8006e80:	602b      	str	r3, [r5, #0]
 8006e82:	f04f 30ff 	mov.w	r0, #4294967295
 8006e86:	b01d      	add	sp, #116	; 0x74
 8006e88:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006e8c:	b002      	add	sp, #8
 8006e8e:	4770      	bx	lr
 8006e90:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006e94:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006e98:	bf14      	ite	ne
 8006e9a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006e9e:	4623      	moveq	r3, r4
 8006ea0:	9304      	str	r3, [sp, #16]
 8006ea2:	9307      	str	r3, [sp, #28]
 8006ea4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006ea8:	9002      	str	r0, [sp, #8]
 8006eaa:	9006      	str	r0, [sp, #24]
 8006eac:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006eb0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006eb2:	ab21      	add	r3, sp, #132	; 0x84
 8006eb4:	a902      	add	r1, sp, #8
 8006eb6:	4628      	mov	r0, r5
 8006eb8:	9301      	str	r3, [sp, #4]
 8006eba:	f000 f869 	bl	8006f90 <_svfiprintf_r>
 8006ebe:	1c43      	adds	r3, r0, #1
 8006ec0:	bfbc      	itt	lt
 8006ec2:	238b      	movlt	r3, #139	; 0x8b
 8006ec4:	602b      	strlt	r3, [r5, #0]
 8006ec6:	2c00      	cmp	r4, #0
 8006ec8:	d0dd      	beq.n	8006e86 <sniprintf+0x16>
 8006eca:	9b02      	ldr	r3, [sp, #8]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	701a      	strb	r2, [r3, #0]
 8006ed0:	e7d9      	b.n	8006e86 <sniprintf+0x16>
 8006ed2:	bf00      	nop
 8006ed4:	20000014 	.word	0x20000014

08006ed8 <__ssputs_r>:
 8006ed8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006edc:	688e      	ldr	r6, [r1, #8]
 8006ede:	429e      	cmp	r6, r3
 8006ee0:	4682      	mov	sl, r0
 8006ee2:	460c      	mov	r4, r1
 8006ee4:	4690      	mov	r8, r2
 8006ee6:	461f      	mov	r7, r3
 8006ee8:	d838      	bhi.n	8006f5c <__ssputs_r+0x84>
 8006eea:	898a      	ldrh	r2, [r1, #12]
 8006eec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006ef0:	d032      	beq.n	8006f58 <__ssputs_r+0x80>
 8006ef2:	6825      	ldr	r5, [r4, #0]
 8006ef4:	6909      	ldr	r1, [r1, #16]
 8006ef6:	eba5 0901 	sub.w	r9, r5, r1
 8006efa:	6965      	ldr	r5, [r4, #20]
 8006efc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006f00:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006f04:	3301      	adds	r3, #1
 8006f06:	444b      	add	r3, r9
 8006f08:	106d      	asrs	r5, r5, #1
 8006f0a:	429d      	cmp	r5, r3
 8006f0c:	bf38      	it	cc
 8006f0e:	461d      	movcc	r5, r3
 8006f10:	0553      	lsls	r3, r2, #21
 8006f12:	d531      	bpl.n	8006f78 <__ssputs_r+0xa0>
 8006f14:	4629      	mov	r1, r5
 8006f16:	f000 fb55 	bl	80075c4 <_malloc_r>
 8006f1a:	4606      	mov	r6, r0
 8006f1c:	b950      	cbnz	r0, 8006f34 <__ssputs_r+0x5c>
 8006f1e:	230c      	movs	r3, #12
 8006f20:	f8ca 3000 	str.w	r3, [sl]
 8006f24:	89a3      	ldrh	r3, [r4, #12]
 8006f26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f2a:	81a3      	strh	r3, [r4, #12]
 8006f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f34:	6921      	ldr	r1, [r4, #16]
 8006f36:	464a      	mov	r2, r9
 8006f38:	f7ff ff84 	bl	8006e44 <memcpy>
 8006f3c:	89a3      	ldrh	r3, [r4, #12]
 8006f3e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006f42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f46:	81a3      	strh	r3, [r4, #12]
 8006f48:	6126      	str	r6, [r4, #16]
 8006f4a:	6165      	str	r5, [r4, #20]
 8006f4c:	444e      	add	r6, r9
 8006f4e:	eba5 0509 	sub.w	r5, r5, r9
 8006f52:	6026      	str	r6, [r4, #0]
 8006f54:	60a5      	str	r5, [r4, #8]
 8006f56:	463e      	mov	r6, r7
 8006f58:	42be      	cmp	r6, r7
 8006f5a:	d900      	bls.n	8006f5e <__ssputs_r+0x86>
 8006f5c:	463e      	mov	r6, r7
 8006f5e:	6820      	ldr	r0, [r4, #0]
 8006f60:	4632      	mov	r2, r6
 8006f62:	4641      	mov	r1, r8
 8006f64:	f000 faa8 	bl	80074b8 <memmove>
 8006f68:	68a3      	ldr	r3, [r4, #8]
 8006f6a:	1b9b      	subs	r3, r3, r6
 8006f6c:	60a3      	str	r3, [r4, #8]
 8006f6e:	6823      	ldr	r3, [r4, #0]
 8006f70:	4433      	add	r3, r6
 8006f72:	6023      	str	r3, [r4, #0]
 8006f74:	2000      	movs	r0, #0
 8006f76:	e7db      	b.n	8006f30 <__ssputs_r+0x58>
 8006f78:	462a      	mov	r2, r5
 8006f7a:	f000 fb97 	bl	80076ac <_realloc_r>
 8006f7e:	4606      	mov	r6, r0
 8006f80:	2800      	cmp	r0, #0
 8006f82:	d1e1      	bne.n	8006f48 <__ssputs_r+0x70>
 8006f84:	6921      	ldr	r1, [r4, #16]
 8006f86:	4650      	mov	r0, sl
 8006f88:	f000 fab0 	bl	80074ec <_free_r>
 8006f8c:	e7c7      	b.n	8006f1e <__ssputs_r+0x46>
	...

08006f90 <_svfiprintf_r>:
 8006f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f94:	4698      	mov	r8, r3
 8006f96:	898b      	ldrh	r3, [r1, #12]
 8006f98:	061b      	lsls	r3, r3, #24
 8006f9a:	b09d      	sub	sp, #116	; 0x74
 8006f9c:	4607      	mov	r7, r0
 8006f9e:	460d      	mov	r5, r1
 8006fa0:	4614      	mov	r4, r2
 8006fa2:	d50e      	bpl.n	8006fc2 <_svfiprintf_r+0x32>
 8006fa4:	690b      	ldr	r3, [r1, #16]
 8006fa6:	b963      	cbnz	r3, 8006fc2 <_svfiprintf_r+0x32>
 8006fa8:	2140      	movs	r1, #64	; 0x40
 8006faa:	f000 fb0b 	bl	80075c4 <_malloc_r>
 8006fae:	6028      	str	r0, [r5, #0]
 8006fb0:	6128      	str	r0, [r5, #16]
 8006fb2:	b920      	cbnz	r0, 8006fbe <_svfiprintf_r+0x2e>
 8006fb4:	230c      	movs	r3, #12
 8006fb6:	603b      	str	r3, [r7, #0]
 8006fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8006fbc:	e0d1      	b.n	8007162 <_svfiprintf_r+0x1d2>
 8006fbe:	2340      	movs	r3, #64	; 0x40
 8006fc0:	616b      	str	r3, [r5, #20]
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	9309      	str	r3, [sp, #36]	; 0x24
 8006fc6:	2320      	movs	r3, #32
 8006fc8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006fcc:	f8cd 800c 	str.w	r8, [sp, #12]
 8006fd0:	2330      	movs	r3, #48	; 0x30
 8006fd2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800717c <_svfiprintf_r+0x1ec>
 8006fd6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006fda:	f04f 0901 	mov.w	r9, #1
 8006fde:	4623      	mov	r3, r4
 8006fe0:	469a      	mov	sl, r3
 8006fe2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006fe6:	b10a      	cbz	r2, 8006fec <_svfiprintf_r+0x5c>
 8006fe8:	2a25      	cmp	r2, #37	; 0x25
 8006fea:	d1f9      	bne.n	8006fe0 <_svfiprintf_r+0x50>
 8006fec:	ebba 0b04 	subs.w	fp, sl, r4
 8006ff0:	d00b      	beq.n	800700a <_svfiprintf_r+0x7a>
 8006ff2:	465b      	mov	r3, fp
 8006ff4:	4622      	mov	r2, r4
 8006ff6:	4629      	mov	r1, r5
 8006ff8:	4638      	mov	r0, r7
 8006ffa:	f7ff ff6d 	bl	8006ed8 <__ssputs_r>
 8006ffe:	3001      	adds	r0, #1
 8007000:	f000 80aa 	beq.w	8007158 <_svfiprintf_r+0x1c8>
 8007004:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007006:	445a      	add	r2, fp
 8007008:	9209      	str	r2, [sp, #36]	; 0x24
 800700a:	f89a 3000 	ldrb.w	r3, [sl]
 800700e:	2b00      	cmp	r3, #0
 8007010:	f000 80a2 	beq.w	8007158 <_svfiprintf_r+0x1c8>
 8007014:	2300      	movs	r3, #0
 8007016:	f04f 32ff 	mov.w	r2, #4294967295
 800701a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800701e:	f10a 0a01 	add.w	sl, sl, #1
 8007022:	9304      	str	r3, [sp, #16]
 8007024:	9307      	str	r3, [sp, #28]
 8007026:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800702a:	931a      	str	r3, [sp, #104]	; 0x68
 800702c:	4654      	mov	r4, sl
 800702e:	2205      	movs	r2, #5
 8007030:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007034:	4851      	ldr	r0, [pc, #324]	; (800717c <_svfiprintf_r+0x1ec>)
 8007036:	f7f9 f92b 	bl	8000290 <memchr>
 800703a:	9a04      	ldr	r2, [sp, #16]
 800703c:	b9d8      	cbnz	r0, 8007076 <_svfiprintf_r+0xe6>
 800703e:	06d0      	lsls	r0, r2, #27
 8007040:	bf44      	itt	mi
 8007042:	2320      	movmi	r3, #32
 8007044:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007048:	0711      	lsls	r1, r2, #28
 800704a:	bf44      	itt	mi
 800704c:	232b      	movmi	r3, #43	; 0x2b
 800704e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007052:	f89a 3000 	ldrb.w	r3, [sl]
 8007056:	2b2a      	cmp	r3, #42	; 0x2a
 8007058:	d015      	beq.n	8007086 <_svfiprintf_r+0xf6>
 800705a:	9a07      	ldr	r2, [sp, #28]
 800705c:	4654      	mov	r4, sl
 800705e:	2000      	movs	r0, #0
 8007060:	f04f 0c0a 	mov.w	ip, #10
 8007064:	4621      	mov	r1, r4
 8007066:	f811 3b01 	ldrb.w	r3, [r1], #1
 800706a:	3b30      	subs	r3, #48	; 0x30
 800706c:	2b09      	cmp	r3, #9
 800706e:	d94e      	bls.n	800710e <_svfiprintf_r+0x17e>
 8007070:	b1b0      	cbz	r0, 80070a0 <_svfiprintf_r+0x110>
 8007072:	9207      	str	r2, [sp, #28]
 8007074:	e014      	b.n	80070a0 <_svfiprintf_r+0x110>
 8007076:	eba0 0308 	sub.w	r3, r0, r8
 800707a:	fa09 f303 	lsl.w	r3, r9, r3
 800707e:	4313      	orrs	r3, r2
 8007080:	9304      	str	r3, [sp, #16]
 8007082:	46a2      	mov	sl, r4
 8007084:	e7d2      	b.n	800702c <_svfiprintf_r+0x9c>
 8007086:	9b03      	ldr	r3, [sp, #12]
 8007088:	1d19      	adds	r1, r3, #4
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	9103      	str	r1, [sp, #12]
 800708e:	2b00      	cmp	r3, #0
 8007090:	bfbb      	ittet	lt
 8007092:	425b      	neglt	r3, r3
 8007094:	f042 0202 	orrlt.w	r2, r2, #2
 8007098:	9307      	strge	r3, [sp, #28]
 800709a:	9307      	strlt	r3, [sp, #28]
 800709c:	bfb8      	it	lt
 800709e:	9204      	strlt	r2, [sp, #16]
 80070a0:	7823      	ldrb	r3, [r4, #0]
 80070a2:	2b2e      	cmp	r3, #46	; 0x2e
 80070a4:	d10c      	bne.n	80070c0 <_svfiprintf_r+0x130>
 80070a6:	7863      	ldrb	r3, [r4, #1]
 80070a8:	2b2a      	cmp	r3, #42	; 0x2a
 80070aa:	d135      	bne.n	8007118 <_svfiprintf_r+0x188>
 80070ac:	9b03      	ldr	r3, [sp, #12]
 80070ae:	1d1a      	adds	r2, r3, #4
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	9203      	str	r2, [sp, #12]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	bfb8      	it	lt
 80070b8:	f04f 33ff 	movlt.w	r3, #4294967295
 80070bc:	3402      	adds	r4, #2
 80070be:	9305      	str	r3, [sp, #20]
 80070c0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800718c <_svfiprintf_r+0x1fc>
 80070c4:	7821      	ldrb	r1, [r4, #0]
 80070c6:	2203      	movs	r2, #3
 80070c8:	4650      	mov	r0, sl
 80070ca:	f7f9 f8e1 	bl	8000290 <memchr>
 80070ce:	b140      	cbz	r0, 80070e2 <_svfiprintf_r+0x152>
 80070d0:	2340      	movs	r3, #64	; 0x40
 80070d2:	eba0 000a 	sub.w	r0, r0, sl
 80070d6:	fa03 f000 	lsl.w	r0, r3, r0
 80070da:	9b04      	ldr	r3, [sp, #16]
 80070dc:	4303      	orrs	r3, r0
 80070de:	3401      	adds	r4, #1
 80070e0:	9304      	str	r3, [sp, #16]
 80070e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070e6:	4826      	ldr	r0, [pc, #152]	; (8007180 <_svfiprintf_r+0x1f0>)
 80070e8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80070ec:	2206      	movs	r2, #6
 80070ee:	f7f9 f8cf 	bl	8000290 <memchr>
 80070f2:	2800      	cmp	r0, #0
 80070f4:	d038      	beq.n	8007168 <_svfiprintf_r+0x1d8>
 80070f6:	4b23      	ldr	r3, [pc, #140]	; (8007184 <_svfiprintf_r+0x1f4>)
 80070f8:	bb1b      	cbnz	r3, 8007142 <_svfiprintf_r+0x1b2>
 80070fa:	9b03      	ldr	r3, [sp, #12]
 80070fc:	3307      	adds	r3, #7
 80070fe:	f023 0307 	bic.w	r3, r3, #7
 8007102:	3308      	adds	r3, #8
 8007104:	9303      	str	r3, [sp, #12]
 8007106:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007108:	4433      	add	r3, r6
 800710a:	9309      	str	r3, [sp, #36]	; 0x24
 800710c:	e767      	b.n	8006fde <_svfiprintf_r+0x4e>
 800710e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007112:	460c      	mov	r4, r1
 8007114:	2001      	movs	r0, #1
 8007116:	e7a5      	b.n	8007064 <_svfiprintf_r+0xd4>
 8007118:	2300      	movs	r3, #0
 800711a:	3401      	adds	r4, #1
 800711c:	9305      	str	r3, [sp, #20]
 800711e:	4619      	mov	r1, r3
 8007120:	f04f 0c0a 	mov.w	ip, #10
 8007124:	4620      	mov	r0, r4
 8007126:	f810 2b01 	ldrb.w	r2, [r0], #1
 800712a:	3a30      	subs	r2, #48	; 0x30
 800712c:	2a09      	cmp	r2, #9
 800712e:	d903      	bls.n	8007138 <_svfiprintf_r+0x1a8>
 8007130:	2b00      	cmp	r3, #0
 8007132:	d0c5      	beq.n	80070c0 <_svfiprintf_r+0x130>
 8007134:	9105      	str	r1, [sp, #20]
 8007136:	e7c3      	b.n	80070c0 <_svfiprintf_r+0x130>
 8007138:	fb0c 2101 	mla	r1, ip, r1, r2
 800713c:	4604      	mov	r4, r0
 800713e:	2301      	movs	r3, #1
 8007140:	e7f0      	b.n	8007124 <_svfiprintf_r+0x194>
 8007142:	ab03      	add	r3, sp, #12
 8007144:	9300      	str	r3, [sp, #0]
 8007146:	462a      	mov	r2, r5
 8007148:	4b0f      	ldr	r3, [pc, #60]	; (8007188 <_svfiprintf_r+0x1f8>)
 800714a:	a904      	add	r1, sp, #16
 800714c:	4638      	mov	r0, r7
 800714e:	f3af 8000 	nop.w
 8007152:	1c42      	adds	r2, r0, #1
 8007154:	4606      	mov	r6, r0
 8007156:	d1d6      	bne.n	8007106 <_svfiprintf_r+0x176>
 8007158:	89ab      	ldrh	r3, [r5, #12]
 800715a:	065b      	lsls	r3, r3, #25
 800715c:	f53f af2c 	bmi.w	8006fb8 <_svfiprintf_r+0x28>
 8007160:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007162:	b01d      	add	sp, #116	; 0x74
 8007164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007168:	ab03      	add	r3, sp, #12
 800716a:	9300      	str	r3, [sp, #0]
 800716c:	462a      	mov	r2, r5
 800716e:	4b06      	ldr	r3, [pc, #24]	; (8007188 <_svfiprintf_r+0x1f8>)
 8007170:	a904      	add	r1, sp, #16
 8007172:	4638      	mov	r0, r7
 8007174:	f000 f87a 	bl	800726c <_printf_i>
 8007178:	e7eb      	b.n	8007152 <_svfiprintf_r+0x1c2>
 800717a:	bf00      	nop
 800717c:	080078f8 	.word	0x080078f8
 8007180:	08007902 	.word	0x08007902
 8007184:	00000000 	.word	0x00000000
 8007188:	08006ed9 	.word	0x08006ed9
 800718c:	080078fe 	.word	0x080078fe

08007190 <_printf_common>:
 8007190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007194:	4616      	mov	r6, r2
 8007196:	4699      	mov	r9, r3
 8007198:	688a      	ldr	r2, [r1, #8]
 800719a:	690b      	ldr	r3, [r1, #16]
 800719c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80071a0:	4293      	cmp	r3, r2
 80071a2:	bfb8      	it	lt
 80071a4:	4613      	movlt	r3, r2
 80071a6:	6033      	str	r3, [r6, #0]
 80071a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80071ac:	4607      	mov	r7, r0
 80071ae:	460c      	mov	r4, r1
 80071b0:	b10a      	cbz	r2, 80071b6 <_printf_common+0x26>
 80071b2:	3301      	adds	r3, #1
 80071b4:	6033      	str	r3, [r6, #0]
 80071b6:	6823      	ldr	r3, [r4, #0]
 80071b8:	0699      	lsls	r1, r3, #26
 80071ba:	bf42      	ittt	mi
 80071bc:	6833      	ldrmi	r3, [r6, #0]
 80071be:	3302      	addmi	r3, #2
 80071c0:	6033      	strmi	r3, [r6, #0]
 80071c2:	6825      	ldr	r5, [r4, #0]
 80071c4:	f015 0506 	ands.w	r5, r5, #6
 80071c8:	d106      	bne.n	80071d8 <_printf_common+0x48>
 80071ca:	f104 0a19 	add.w	sl, r4, #25
 80071ce:	68e3      	ldr	r3, [r4, #12]
 80071d0:	6832      	ldr	r2, [r6, #0]
 80071d2:	1a9b      	subs	r3, r3, r2
 80071d4:	42ab      	cmp	r3, r5
 80071d6:	dc26      	bgt.n	8007226 <_printf_common+0x96>
 80071d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80071dc:	1e13      	subs	r3, r2, #0
 80071de:	6822      	ldr	r2, [r4, #0]
 80071e0:	bf18      	it	ne
 80071e2:	2301      	movne	r3, #1
 80071e4:	0692      	lsls	r2, r2, #26
 80071e6:	d42b      	bmi.n	8007240 <_printf_common+0xb0>
 80071e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80071ec:	4649      	mov	r1, r9
 80071ee:	4638      	mov	r0, r7
 80071f0:	47c0      	blx	r8
 80071f2:	3001      	adds	r0, #1
 80071f4:	d01e      	beq.n	8007234 <_printf_common+0xa4>
 80071f6:	6823      	ldr	r3, [r4, #0]
 80071f8:	68e5      	ldr	r5, [r4, #12]
 80071fa:	6832      	ldr	r2, [r6, #0]
 80071fc:	f003 0306 	and.w	r3, r3, #6
 8007200:	2b04      	cmp	r3, #4
 8007202:	bf08      	it	eq
 8007204:	1aad      	subeq	r5, r5, r2
 8007206:	68a3      	ldr	r3, [r4, #8]
 8007208:	6922      	ldr	r2, [r4, #16]
 800720a:	bf0c      	ite	eq
 800720c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007210:	2500      	movne	r5, #0
 8007212:	4293      	cmp	r3, r2
 8007214:	bfc4      	itt	gt
 8007216:	1a9b      	subgt	r3, r3, r2
 8007218:	18ed      	addgt	r5, r5, r3
 800721a:	2600      	movs	r6, #0
 800721c:	341a      	adds	r4, #26
 800721e:	42b5      	cmp	r5, r6
 8007220:	d11a      	bne.n	8007258 <_printf_common+0xc8>
 8007222:	2000      	movs	r0, #0
 8007224:	e008      	b.n	8007238 <_printf_common+0xa8>
 8007226:	2301      	movs	r3, #1
 8007228:	4652      	mov	r2, sl
 800722a:	4649      	mov	r1, r9
 800722c:	4638      	mov	r0, r7
 800722e:	47c0      	blx	r8
 8007230:	3001      	adds	r0, #1
 8007232:	d103      	bne.n	800723c <_printf_common+0xac>
 8007234:	f04f 30ff 	mov.w	r0, #4294967295
 8007238:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800723c:	3501      	adds	r5, #1
 800723e:	e7c6      	b.n	80071ce <_printf_common+0x3e>
 8007240:	18e1      	adds	r1, r4, r3
 8007242:	1c5a      	adds	r2, r3, #1
 8007244:	2030      	movs	r0, #48	; 0x30
 8007246:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800724a:	4422      	add	r2, r4
 800724c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007250:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007254:	3302      	adds	r3, #2
 8007256:	e7c7      	b.n	80071e8 <_printf_common+0x58>
 8007258:	2301      	movs	r3, #1
 800725a:	4622      	mov	r2, r4
 800725c:	4649      	mov	r1, r9
 800725e:	4638      	mov	r0, r7
 8007260:	47c0      	blx	r8
 8007262:	3001      	adds	r0, #1
 8007264:	d0e6      	beq.n	8007234 <_printf_common+0xa4>
 8007266:	3601      	adds	r6, #1
 8007268:	e7d9      	b.n	800721e <_printf_common+0x8e>
	...

0800726c <_printf_i>:
 800726c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007270:	7e0f      	ldrb	r7, [r1, #24]
 8007272:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007274:	2f78      	cmp	r7, #120	; 0x78
 8007276:	4691      	mov	r9, r2
 8007278:	4680      	mov	r8, r0
 800727a:	460c      	mov	r4, r1
 800727c:	469a      	mov	sl, r3
 800727e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007282:	d807      	bhi.n	8007294 <_printf_i+0x28>
 8007284:	2f62      	cmp	r7, #98	; 0x62
 8007286:	d80a      	bhi.n	800729e <_printf_i+0x32>
 8007288:	2f00      	cmp	r7, #0
 800728a:	f000 80d8 	beq.w	800743e <_printf_i+0x1d2>
 800728e:	2f58      	cmp	r7, #88	; 0x58
 8007290:	f000 80a3 	beq.w	80073da <_printf_i+0x16e>
 8007294:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007298:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800729c:	e03a      	b.n	8007314 <_printf_i+0xa8>
 800729e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80072a2:	2b15      	cmp	r3, #21
 80072a4:	d8f6      	bhi.n	8007294 <_printf_i+0x28>
 80072a6:	a101      	add	r1, pc, #4	; (adr r1, 80072ac <_printf_i+0x40>)
 80072a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80072ac:	08007305 	.word	0x08007305
 80072b0:	08007319 	.word	0x08007319
 80072b4:	08007295 	.word	0x08007295
 80072b8:	08007295 	.word	0x08007295
 80072bc:	08007295 	.word	0x08007295
 80072c0:	08007295 	.word	0x08007295
 80072c4:	08007319 	.word	0x08007319
 80072c8:	08007295 	.word	0x08007295
 80072cc:	08007295 	.word	0x08007295
 80072d0:	08007295 	.word	0x08007295
 80072d4:	08007295 	.word	0x08007295
 80072d8:	08007425 	.word	0x08007425
 80072dc:	08007349 	.word	0x08007349
 80072e0:	08007407 	.word	0x08007407
 80072e4:	08007295 	.word	0x08007295
 80072e8:	08007295 	.word	0x08007295
 80072ec:	08007447 	.word	0x08007447
 80072f0:	08007295 	.word	0x08007295
 80072f4:	08007349 	.word	0x08007349
 80072f8:	08007295 	.word	0x08007295
 80072fc:	08007295 	.word	0x08007295
 8007300:	0800740f 	.word	0x0800740f
 8007304:	682b      	ldr	r3, [r5, #0]
 8007306:	1d1a      	adds	r2, r3, #4
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	602a      	str	r2, [r5, #0]
 800730c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007310:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007314:	2301      	movs	r3, #1
 8007316:	e0a3      	b.n	8007460 <_printf_i+0x1f4>
 8007318:	6820      	ldr	r0, [r4, #0]
 800731a:	6829      	ldr	r1, [r5, #0]
 800731c:	0606      	lsls	r6, r0, #24
 800731e:	f101 0304 	add.w	r3, r1, #4
 8007322:	d50a      	bpl.n	800733a <_printf_i+0xce>
 8007324:	680e      	ldr	r6, [r1, #0]
 8007326:	602b      	str	r3, [r5, #0]
 8007328:	2e00      	cmp	r6, #0
 800732a:	da03      	bge.n	8007334 <_printf_i+0xc8>
 800732c:	232d      	movs	r3, #45	; 0x2d
 800732e:	4276      	negs	r6, r6
 8007330:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007334:	485e      	ldr	r0, [pc, #376]	; (80074b0 <_printf_i+0x244>)
 8007336:	230a      	movs	r3, #10
 8007338:	e019      	b.n	800736e <_printf_i+0x102>
 800733a:	680e      	ldr	r6, [r1, #0]
 800733c:	602b      	str	r3, [r5, #0]
 800733e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007342:	bf18      	it	ne
 8007344:	b236      	sxthne	r6, r6
 8007346:	e7ef      	b.n	8007328 <_printf_i+0xbc>
 8007348:	682b      	ldr	r3, [r5, #0]
 800734a:	6820      	ldr	r0, [r4, #0]
 800734c:	1d19      	adds	r1, r3, #4
 800734e:	6029      	str	r1, [r5, #0]
 8007350:	0601      	lsls	r1, r0, #24
 8007352:	d501      	bpl.n	8007358 <_printf_i+0xec>
 8007354:	681e      	ldr	r6, [r3, #0]
 8007356:	e002      	b.n	800735e <_printf_i+0xf2>
 8007358:	0646      	lsls	r6, r0, #25
 800735a:	d5fb      	bpl.n	8007354 <_printf_i+0xe8>
 800735c:	881e      	ldrh	r6, [r3, #0]
 800735e:	4854      	ldr	r0, [pc, #336]	; (80074b0 <_printf_i+0x244>)
 8007360:	2f6f      	cmp	r7, #111	; 0x6f
 8007362:	bf0c      	ite	eq
 8007364:	2308      	moveq	r3, #8
 8007366:	230a      	movne	r3, #10
 8007368:	2100      	movs	r1, #0
 800736a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800736e:	6865      	ldr	r5, [r4, #4]
 8007370:	60a5      	str	r5, [r4, #8]
 8007372:	2d00      	cmp	r5, #0
 8007374:	bfa2      	ittt	ge
 8007376:	6821      	ldrge	r1, [r4, #0]
 8007378:	f021 0104 	bicge.w	r1, r1, #4
 800737c:	6021      	strge	r1, [r4, #0]
 800737e:	b90e      	cbnz	r6, 8007384 <_printf_i+0x118>
 8007380:	2d00      	cmp	r5, #0
 8007382:	d04d      	beq.n	8007420 <_printf_i+0x1b4>
 8007384:	4615      	mov	r5, r2
 8007386:	fbb6 f1f3 	udiv	r1, r6, r3
 800738a:	fb03 6711 	mls	r7, r3, r1, r6
 800738e:	5dc7      	ldrb	r7, [r0, r7]
 8007390:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007394:	4637      	mov	r7, r6
 8007396:	42bb      	cmp	r3, r7
 8007398:	460e      	mov	r6, r1
 800739a:	d9f4      	bls.n	8007386 <_printf_i+0x11a>
 800739c:	2b08      	cmp	r3, #8
 800739e:	d10b      	bne.n	80073b8 <_printf_i+0x14c>
 80073a0:	6823      	ldr	r3, [r4, #0]
 80073a2:	07de      	lsls	r6, r3, #31
 80073a4:	d508      	bpl.n	80073b8 <_printf_i+0x14c>
 80073a6:	6923      	ldr	r3, [r4, #16]
 80073a8:	6861      	ldr	r1, [r4, #4]
 80073aa:	4299      	cmp	r1, r3
 80073ac:	bfde      	ittt	le
 80073ae:	2330      	movle	r3, #48	; 0x30
 80073b0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80073b4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80073b8:	1b52      	subs	r2, r2, r5
 80073ba:	6122      	str	r2, [r4, #16]
 80073bc:	f8cd a000 	str.w	sl, [sp]
 80073c0:	464b      	mov	r3, r9
 80073c2:	aa03      	add	r2, sp, #12
 80073c4:	4621      	mov	r1, r4
 80073c6:	4640      	mov	r0, r8
 80073c8:	f7ff fee2 	bl	8007190 <_printf_common>
 80073cc:	3001      	adds	r0, #1
 80073ce:	d14c      	bne.n	800746a <_printf_i+0x1fe>
 80073d0:	f04f 30ff 	mov.w	r0, #4294967295
 80073d4:	b004      	add	sp, #16
 80073d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073da:	4835      	ldr	r0, [pc, #212]	; (80074b0 <_printf_i+0x244>)
 80073dc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80073e0:	6829      	ldr	r1, [r5, #0]
 80073e2:	6823      	ldr	r3, [r4, #0]
 80073e4:	f851 6b04 	ldr.w	r6, [r1], #4
 80073e8:	6029      	str	r1, [r5, #0]
 80073ea:	061d      	lsls	r5, r3, #24
 80073ec:	d514      	bpl.n	8007418 <_printf_i+0x1ac>
 80073ee:	07df      	lsls	r7, r3, #31
 80073f0:	bf44      	itt	mi
 80073f2:	f043 0320 	orrmi.w	r3, r3, #32
 80073f6:	6023      	strmi	r3, [r4, #0]
 80073f8:	b91e      	cbnz	r6, 8007402 <_printf_i+0x196>
 80073fa:	6823      	ldr	r3, [r4, #0]
 80073fc:	f023 0320 	bic.w	r3, r3, #32
 8007400:	6023      	str	r3, [r4, #0]
 8007402:	2310      	movs	r3, #16
 8007404:	e7b0      	b.n	8007368 <_printf_i+0xfc>
 8007406:	6823      	ldr	r3, [r4, #0]
 8007408:	f043 0320 	orr.w	r3, r3, #32
 800740c:	6023      	str	r3, [r4, #0]
 800740e:	2378      	movs	r3, #120	; 0x78
 8007410:	4828      	ldr	r0, [pc, #160]	; (80074b4 <_printf_i+0x248>)
 8007412:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007416:	e7e3      	b.n	80073e0 <_printf_i+0x174>
 8007418:	0659      	lsls	r1, r3, #25
 800741a:	bf48      	it	mi
 800741c:	b2b6      	uxthmi	r6, r6
 800741e:	e7e6      	b.n	80073ee <_printf_i+0x182>
 8007420:	4615      	mov	r5, r2
 8007422:	e7bb      	b.n	800739c <_printf_i+0x130>
 8007424:	682b      	ldr	r3, [r5, #0]
 8007426:	6826      	ldr	r6, [r4, #0]
 8007428:	6961      	ldr	r1, [r4, #20]
 800742a:	1d18      	adds	r0, r3, #4
 800742c:	6028      	str	r0, [r5, #0]
 800742e:	0635      	lsls	r5, r6, #24
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	d501      	bpl.n	8007438 <_printf_i+0x1cc>
 8007434:	6019      	str	r1, [r3, #0]
 8007436:	e002      	b.n	800743e <_printf_i+0x1d2>
 8007438:	0670      	lsls	r0, r6, #25
 800743a:	d5fb      	bpl.n	8007434 <_printf_i+0x1c8>
 800743c:	8019      	strh	r1, [r3, #0]
 800743e:	2300      	movs	r3, #0
 8007440:	6123      	str	r3, [r4, #16]
 8007442:	4615      	mov	r5, r2
 8007444:	e7ba      	b.n	80073bc <_printf_i+0x150>
 8007446:	682b      	ldr	r3, [r5, #0]
 8007448:	1d1a      	adds	r2, r3, #4
 800744a:	602a      	str	r2, [r5, #0]
 800744c:	681d      	ldr	r5, [r3, #0]
 800744e:	6862      	ldr	r2, [r4, #4]
 8007450:	2100      	movs	r1, #0
 8007452:	4628      	mov	r0, r5
 8007454:	f7f8 ff1c 	bl	8000290 <memchr>
 8007458:	b108      	cbz	r0, 800745e <_printf_i+0x1f2>
 800745a:	1b40      	subs	r0, r0, r5
 800745c:	6060      	str	r0, [r4, #4]
 800745e:	6863      	ldr	r3, [r4, #4]
 8007460:	6123      	str	r3, [r4, #16]
 8007462:	2300      	movs	r3, #0
 8007464:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007468:	e7a8      	b.n	80073bc <_printf_i+0x150>
 800746a:	6923      	ldr	r3, [r4, #16]
 800746c:	462a      	mov	r2, r5
 800746e:	4649      	mov	r1, r9
 8007470:	4640      	mov	r0, r8
 8007472:	47d0      	blx	sl
 8007474:	3001      	adds	r0, #1
 8007476:	d0ab      	beq.n	80073d0 <_printf_i+0x164>
 8007478:	6823      	ldr	r3, [r4, #0]
 800747a:	079b      	lsls	r3, r3, #30
 800747c:	d413      	bmi.n	80074a6 <_printf_i+0x23a>
 800747e:	68e0      	ldr	r0, [r4, #12]
 8007480:	9b03      	ldr	r3, [sp, #12]
 8007482:	4298      	cmp	r0, r3
 8007484:	bfb8      	it	lt
 8007486:	4618      	movlt	r0, r3
 8007488:	e7a4      	b.n	80073d4 <_printf_i+0x168>
 800748a:	2301      	movs	r3, #1
 800748c:	4632      	mov	r2, r6
 800748e:	4649      	mov	r1, r9
 8007490:	4640      	mov	r0, r8
 8007492:	47d0      	blx	sl
 8007494:	3001      	adds	r0, #1
 8007496:	d09b      	beq.n	80073d0 <_printf_i+0x164>
 8007498:	3501      	adds	r5, #1
 800749a:	68e3      	ldr	r3, [r4, #12]
 800749c:	9903      	ldr	r1, [sp, #12]
 800749e:	1a5b      	subs	r3, r3, r1
 80074a0:	42ab      	cmp	r3, r5
 80074a2:	dcf2      	bgt.n	800748a <_printf_i+0x21e>
 80074a4:	e7eb      	b.n	800747e <_printf_i+0x212>
 80074a6:	2500      	movs	r5, #0
 80074a8:	f104 0619 	add.w	r6, r4, #25
 80074ac:	e7f5      	b.n	800749a <_printf_i+0x22e>
 80074ae:	bf00      	nop
 80074b0:	08007909 	.word	0x08007909
 80074b4:	0800791a 	.word	0x0800791a

080074b8 <memmove>:
 80074b8:	4288      	cmp	r0, r1
 80074ba:	b510      	push	{r4, lr}
 80074bc:	eb01 0402 	add.w	r4, r1, r2
 80074c0:	d902      	bls.n	80074c8 <memmove+0x10>
 80074c2:	4284      	cmp	r4, r0
 80074c4:	4623      	mov	r3, r4
 80074c6:	d807      	bhi.n	80074d8 <memmove+0x20>
 80074c8:	1e43      	subs	r3, r0, #1
 80074ca:	42a1      	cmp	r1, r4
 80074cc:	d008      	beq.n	80074e0 <memmove+0x28>
 80074ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80074d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80074d6:	e7f8      	b.n	80074ca <memmove+0x12>
 80074d8:	4402      	add	r2, r0
 80074da:	4601      	mov	r1, r0
 80074dc:	428a      	cmp	r2, r1
 80074de:	d100      	bne.n	80074e2 <memmove+0x2a>
 80074e0:	bd10      	pop	{r4, pc}
 80074e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80074e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80074ea:	e7f7      	b.n	80074dc <memmove+0x24>

080074ec <_free_r>:
 80074ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80074ee:	2900      	cmp	r1, #0
 80074f0:	d044      	beq.n	800757c <_free_r+0x90>
 80074f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074f6:	9001      	str	r0, [sp, #4]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	f1a1 0404 	sub.w	r4, r1, #4
 80074fe:	bfb8      	it	lt
 8007500:	18e4      	addlt	r4, r4, r3
 8007502:	f000 f913 	bl	800772c <__malloc_lock>
 8007506:	4a1e      	ldr	r2, [pc, #120]	; (8007580 <_free_r+0x94>)
 8007508:	9801      	ldr	r0, [sp, #4]
 800750a:	6813      	ldr	r3, [r2, #0]
 800750c:	b933      	cbnz	r3, 800751c <_free_r+0x30>
 800750e:	6063      	str	r3, [r4, #4]
 8007510:	6014      	str	r4, [r2, #0]
 8007512:	b003      	add	sp, #12
 8007514:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007518:	f000 b90e 	b.w	8007738 <__malloc_unlock>
 800751c:	42a3      	cmp	r3, r4
 800751e:	d908      	bls.n	8007532 <_free_r+0x46>
 8007520:	6825      	ldr	r5, [r4, #0]
 8007522:	1961      	adds	r1, r4, r5
 8007524:	428b      	cmp	r3, r1
 8007526:	bf01      	itttt	eq
 8007528:	6819      	ldreq	r1, [r3, #0]
 800752a:	685b      	ldreq	r3, [r3, #4]
 800752c:	1949      	addeq	r1, r1, r5
 800752e:	6021      	streq	r1, [r4, #0]
 8007530:	e7ed      	b.n	800750e <_free_r+0x22>
 8007532:	461a      	mov	r2, r3
 8007534:	685b      	ldr	r3, [r3, #4]
 8007536:	b10b      	cbz	r3, 800753c <_free_r+0x50>
 8007538:	42a3      	cmp	r3, r4
 800753a:	d9fa      	bls.n	8007532 <_free_r+0x46>
 800753c:	6811      	ldr	r1, [r2, #0]
 800753e:	1855      	adds	r5, r2, r1
 8007540:	42a5      	cmp	r5, r4
 8007542:	d10b      	bne.n	800755c <_free_r+0x70>
 8007544:	6824      	ldr	r4, [r4, #0]
 8007546:	4421      	add	r1, r4
 8007548:	1854      	adds	r4, r2, r1
 800754a:	42a3      	cmp	r3, r4
 800754c:	6011      	str	r1, [r2, #0]
 800754e:	d1e0      	bne.n	8007512 <_free_r+0x26>
 8007550:	681c      	ldr	r4, [r3, #0]
 8007552:	685b      	ldr	r3, [r3, #4]
 8007554:	6053      	str	r3, [r2, #4]
 8007556:	4421      	add	r1, r4
 8007558:	6011      	str	r1, [r2, #0]
 800755a:	e7da      	b.n	8007512 <_free_r+0x26>
 800755c:	d902      	bls.n	8007564 <_free_r+0x78>
 800755e:	230c      	movs	r3, #12
 8007560:	6003      	str	r3, [r0, #0]
 8007562:	e7d6      	b.n	8007512 <_free_r+0x26>
 8007564:	6825      	ldr	r5, [r4, #0]
 8007566:	1961      	adds	r1, r4, r5
 8007568:	428b      	cmp	r3, r1
 800756a:	bf04      	itt	eq
 800756c:	6819      	ldreq	r1, [r3, #0]
 800756e:	685b      	ldreq	r3, [r3, #4]
 8007570:	6063      	str	r3, [r4, #4]
 8007572:	bf04      	itt	eq
 8007574:	1949      	addeq	r1, r1, r5
 8007576:	6021      	streq	r1, [r4, #0]
 8007578:	6054      	str	r4, [r2, #4]
 800757a:	e7ca      	b.n	8007512 <_free_r+0x26>
 800757c:	b003      	add	sp, #12
 800757e:	bd30      	pop	{r4, r5, pc}
 8007580:	20014500 	.word	0x20014500

08007584 <sbrk_aligned>:
 8007584:	b570      	push	{r4, r5, r6, lr}
 8007586:	4e0e      	ldr	r6, [pc, #56]	; (80075c0 <sbrk_aligned+0x3c>)
 8007588:	460c      	mov	r4, r1
 800758a:	6831      	ldr	r1, [r6, #0]
 800758c:	4605      	mov	r5, r0
 800758e:	b911      	cbnz	r1, 8007596 <sbrk_aligned+0x12>
 8007590:	f000 f8bc 	bl	800770c <_sbrk_r>
 8007594:	6030      	str	r0, [r6, #0]
 8007596:	4621      	mov	r1, r4
 8007598:	4628      	mov	r0, r5
 800759a:	f000 f8b7 	bl	800770c <_sbrk_r>
 800759e:	1c43      	adds	r3, r0, #1
 80075a0:	d00a      	beq.n	80075b8 <sbrk_aligned+0x34>
 80075a2:	1cc4      	adds	r4, r0, #3
 80075a4:	f024 0403 	bic.w	r4, r4, #3
 80075a8:	42a0      	cmp	r0, r4
 80075aa:	d007      	beq.n	80075bc <sbrk_aligned+0x38>
 80075ac:	1a21      	subs	r1, r4, r0
 80075ae:	4628      	mov	r0, r5
 80075b0:	f000 f8ac 	bl	800770c <_sbrk_r>
 80075b4:	3001      	adds	r0, #1
 80075b6:	d101      	bne.n	80075bc <sbrk_aligned+0x38>
 80075b8:	f04f 34ff 	mov.w	r4, #4294967295
 80075bc:	4620      	mov	r0, r4
 80075be:	bd70      	pop	{r4, r5, r6, pc}
 80075c0:	20014504 	.word	0x20014504

080075c4 <_malloc_r>:
 80075c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075c8:	1ccd      	adds	r5, r1, #3
 80075ca:	f025 0503 	bic.w	r5, r5, #3
 80075ce:	3508      	adds	r5, #8
 80075d0:	2d0c      	cmp	r5, #12
 80075d2:	bf38      	it	cc
 80075d4:	250c      	movcc	r5, #12
 80075d6:	2d00      	cmp	r5, #0
 80075d8:	4607      	mov	r7, r0
 80075da:	db01      	blt.n	80075e0 <_malloc_r+0x1c>
 80075dc:	42a9      	cmp	r1, r5
 80075de:	d905      	bls.n	80075ec <_malloc_r+0x28>
 80075e0:	230c      	movs	r3, #12
 80075e2:	603b      	str	r3, [r7, #0]
 80075e4:	2600      	movs	r6, #0
 80075e6:	4630      	mov	r0, r6
 80075e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075ec:	4e2e      	ldr	r6, [pc, #184]	; (80076a8 <_malloc_r+0xe4>)
 80075ee:	f000 f89d 	bl	800772c <__malloc_lock>
 80075f2:	6833      	ldr	r3, [r6, #0]
 80075f4:	461c      	mov	r4, r3
 80075f6:	bb34      	cbnz	r4, 8007646 <_malloc_r+0x82>
 80075f8:	4629      	mov	r1, r5
 80075fa:	4638      	mov	r0, r7
 80075fc:	f7ff ffc2 	bl	8007584 <sbrk_aligned>
 8007600:	1c43      	adds	r3, r0, #1
 8007602:	4604      	mov	r4, r0
 8007604:	d14d      	bne.n	80076a2 <_malloc_r+0xde>
 8007606:	6834      	ldr	r4, [r6, #0]
 8007608:	4626      	mov	r6, r4
 800760a:	2e00      	cmp	r6, #0
 800760c:	d140      	bne.n	8007690 <_malloc_r+0xcc>
 800760e:	6823      	ldr	r3, [r4, #0]
 8007610:	4631      	mov	r1, r6
 8007612:	4638      	mov	r0, r7
 8007614:	eb04 0803 	add.w	r8, r4, r3
 8007618:	f000 f878 	bl	800770c <_sbrk_r>
 800761c:	4580      	cmp	r8, r0
 800761e:	d13a      	bne.n	8007696 <_malloc_r+0xd2>
 8007620:	6821      	ldr	r1, [r4, #0]
 8007622:	3503      	adds	r5, #3
 8007624:	1a6d      	subs	r5, r5, r1
 8007626:	f025 0503 	bic.w	r5, r5, #3
 800762a:	3508      	adds	r5, #8
 800762c:	2d0c      	cmp	r5, #12
 800762e:	bf38      	it	cc
 8007630:	250c      	movcc	r5, #12
 8007632:	4629      	mov	r1, r5
 8007634:	4638      	mov	r0, r7
 8007636:	f7ff ffa5 	bl	8007584 <sbrk_aligned>
 800763a:	3001      	adds	r0, #1
 800763c:	d02b      	beq.n	8007696 <_malloc_r+0xd2>
 800763e:	6823      	ldr	r3, [r4, #0]
 8007640:	442b      	add	r3, r5
 8007642:	6023      	str	r3, [r4, #0]
 8007644:	e00e      	b.n	8007664 <_malloc_r+0xa0>
 8007646:	6822      	ldr	r2, [r4, #0]
 8007648:	1b52      	subs	r2, r2, r5
 800764a:	d41e      	bmi.n	800768a <_malloc_r+0xc6>
 800764c:	2a0b      	cmp	r2, #11
 800764e:	d916      	bls.n	800767e <_malloc_r+0xba>
 8007650:	1961      	adds	r1, r4, r5
 8007652:	42a3      	cmp	r3, r4
 8007654:	6025      	str	r5, [r4, #0]
 8007656:	bf18      	it	ne
 8007658:	6059      	strne	r1, [r3, #4]
 800765a:	6863      	ldr	r3, [r4, #4]
 800765c:	bf08      	it	eq
 800765e:	6031      	streq	r1, [r6, #0]
 8007660:	5162      	str	r2, [r4, r5]
 8007662:	604b      	str	r3, [r1, #4]
 8007664:	4638      	mov	r0, r7
 8007666:	f104 060b 	add.w	r6, r4, #11
 800766a:	f000 f865 	bl	8007738 <__malloc_unlock>
 800766e:	f026 0607 	bic.w	r6, r6, #7
 8007672:	1d23      	adds	r3, r4, #4
 8007674:	1af2      	subs	r2, r6, r3
 8007676:	d0b6      	beq.n	80075e6 <_malloc_r+0x22>
 8007678:	1b9b      	subs	r3, r3, r6
 800767a:	50a3      	str	r3, [r4, r2]
 800767c:	e7b3      	b.n	80075e6 <_malloc_r+0x22>
 800767e:	6862      	ldr	r2, [r4, #4]
 8007680:	42a3      	cmp	r3, r4
 8007682:	bf0c      	ite	eq
 8007684:	6032      	streq	r2, [r6, #0]
 8007686:	605a      	strne	r2, [r3, #4]
 8007688:	e7ec      	b.n	8007664 <_malloc_r+0xa0>
 800768a:	4623      	mov	r3, r4
 800768c:	6864      	ldr	r4, [r4, #4]
 800768e:	e7b2      	b.n	80075f6 <_malloc_r+0x32>
 8007690:	4634      	mov	r4, r6
 8007692:	6876      	ldr	r6, [r6, #4]
 8007694:	e7b9      	b.n	800760a <_malloc_r+0x46>
 8007696:	230c      	movs	r3, #12
 8007698:	603b      	str	r3, [r7, #0]
 800769a:	4638      	mov	r0, r7
 800769c:	f000 f84c 	bl	8007738 <__malloc_unlock>
 80076a0:	e7a1      	b.n	80075e6 <_malloc_r+0x22>
 80076a2:	6025      	str	r5, [r4, #0]
 80076a4:	e7de      	b.n	8007664 <_malloc_r+0xa0>
 80076a6:	bf00      	nop
 80076a8:	20014500 	.word	0x20014500

080076ac <_realloc_r>:
 80076ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076b0:	4680      	mov	r8, r0
 80076b2:	4614      	mov	r4, r2
 80076b4:	460e      	mov	r6, r1
 80076b6:	b921      	cbnz	r1, 80076c2 <_realloc_r+0x16>
 80076b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80076bc:	4611      	mov	r1, r2
 80076be:	f7ff bf81 	b.w	80075c4 <_malloc_r>
 80076c2:	b92a      	cbnz	r2, 80076d0 <_realloc_r+0x24>
 80076c4:	f7ff ff12 	bl	80074ec <_free_r>
 80076c8:	4625      	mov	r5, r4
 80076ca:	4628      	mov	r0, r5
 80076cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076d0:	f000 f838 	bl	8007744 <_malloc_usable_size_r>
 80076d4:	4284      	cmp	r4, r0
 80076d6:	4607      	mov	r7, r0
 80076d8:	d802      	bhi.n	80076e0 <_realloc_r+0x34>
 80076da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80076de:	d812      	bhi.n	8007706 <_realloc_r+0x5a>
 80076e0:	4621      	mov	r1, r4
 80076e2:	4640      	mov	r0, r8
 80076e4:	f7ff ff6e 	bl	80075c4 <_malloc_r>
 80076e8:	4605      	mov	r5, r0
 80076ea:	2800      	cmp	r0, #0
 80076ec:	d0ed      	beq.n	80076ca <_realloc_r+0x1e>
 80076ee:	42bc      	cmp	r4, r7
 80076f0:	4622      	mov	r2, r4
 80076f2:	4631      	mov	r1, r6
 80076f4:	bf28      	it	cs
 80076f6:	463a      	movcs	r2, r7
 80076f8:	f7ff fba4 	bl	8006e44 <memcpy>
 80076fc:	4631      	mov	r1, r6
 80076fe:	4640      	mov	r0, r8
 8007700:	f7ff fef4 	bl	80074ec <_free_r>
 8007704:	e7e1      	b.n	80076ca <_realloc_r+0x1e>
 8007706:	4635      	mov	r5, r6
 8007708:	e7df      	b.n	80076ca <_realloc_r+0x1e>
	...

0800770c <_sbrk_r>:
 800770c:	b538      	push	{r3, r4, r5, lr}
 800770e:	4d06      	ldr	r5, [pc, #24]	; (8007728 <_sbrk_r+0x1c>)
 8007710:	2300      	movs	r3, #0
 8007712:	4604      	mov	r4, r0
 8007714:	4608      	mov	r0, r1
 8007716:	602b      	str	r3, [r5, #0]
 8007718:	f000 f81e 	bl	8007758 <_sbrk>
 800771c:	1c43      	adds	r3, r0, #1
 800771e:	d102      	bne.n	8007726 <_sbrk_r+0x1a>
 8007720:	682b      	ldr	r3, [r5, #0]
 8007722:	b103      	cbz	r3, 8007726 <_sbrk_r+0x1a>
 8007724:	6023      	str	r3, [r4, #0]
 8007726:	bd38      	pop	{r3, r4, r5, pc}
 8007728:	20014508 	.word	0x20014508

0800772c <__malloc_lock>:
 800772c:	4801      	ldr	r0, [pc, #4]	; (8007734 <__malloc_lock+0x8>)
 800772e:	f000 b811 	b.w	8007754 <__retarget_lock_acquire_recursive>
 8007732:	bf00      	nop
 8007734:	2001450c 	.word	0x2001450c

08007738 <__malloc_unlock>:
 8007738:	4801      	ldr	r0, [pc, #4]	; (8007740 <__malloc_unlock+0x8>)
 800773a:	f000 b80c 	b.w	8007756 <__retarget_lock_release_recursive>
 800773e:	bf00      	nop
 8007740:	2001450c 	.word	0x2001450c

08007744 <_malloc_usable_size_r>:
 8007744:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007748:	1f18      	subs	r0, r3, #4
 800774a:	2b00      	cmp	r3, #0
 800774c:	bfbc      	itt	lt
 800774e:	580b      	ldrlt	r3, [r1, r0]
 8007750:	18c0      	addlt	r0, r0, r3
 8007752:	4770      	bx	lr

08007754 <__retarget_lock_acquire_recursive>:
 8007754:	4770      	bx	lr

08007756 <__retarget_lock_release_recursive>:
 8007756:	4770      	bx	lr

08007758 <_sbrk>:
 8007758:	4a04      	ldr	r2, [pc, #16]	; (800776c <_sbrk+0x14>)
 800775a:	6811      	ldr	r1, [r2, #0]
 800775c:	4603      	mov	r3, r0
 800775e:	b909      	cbnz	r1, 8007764 <_sbrk+0xc>
 8007760:	4903      	ldr	r1, [pc, #12]	; (8007770 <_sbrk+0x18>)
 8007762:	6011      	str	r1, [r2, #0]
 8007764:	6810      	ldr	r0, [r2, #0]
 8007766:	4403      	add	r3, r0
 8007768:	6013      	str	r3, [r2, #0]
 800776a:	4770      	bx	lr
 800776c:	20014510 	.word	0x20014510
 8007770:	20014518 	.word	0x20014518

08007774 <_init>:
 8007774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007776:	bf00      	nop
 8007778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800777a:	bc08      	pop	{r3}
 800777c:	469e      	mov	lr, r3
 800777e:	4770      	bx	lr

08007780 <_fini>:
 8007780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007782:	bf00      	nop
 8007784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007786:	bc08      	pop	{r3}
 8007788:	469e      	mov	lr, r3
 800778a:	4770      	bx	lr
