------- FILE main.s LEVEL 1 PASS 2
      1  fffe					      processor	6502
      2  10000 ????
      3  10000 ????						; Nibble null methods
      4  10000 ????				       mac	nibble_start_kernel
      5  10000 ????				       lda	#0
      6  10000 ????				       endm
      7  10000 ????				       mac	nibble_if
      8  10000 ????				       rol
      9  10000 ????				       endm
     10  10000 ????				       mac	nibble_write
     11  10000 ????				       endm
     12  10000 ????				       mac	nibble_write_opcode
     13  10000 ????				       endm
     14  10000 ????				       mac	nibble_else
     15  10000 ????				       endm
     16  10000 ????				       mac	nibble_end_if
     17  10000 ????				       endm
     18  10000 ????				       mac	nibble_end_kernel
     19  10000 ????				       endm
     20  10000 ????
     21  10000 ????						; Dynamic, runtime (Stella) assertions for "make debug"
     22  10000 ????				       mac	assert_runtime
     23  10000 ????			    .COND      SET	{1}
     24  10000 ????				       echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
     25  10000 ????				       endm
     26  10000 ????
     27  10000 ????
     28  10000 ????						; Dynamic, runtime (Stella) assertions for "make debug"
     29  10000 ????				       mac	assert_runtime_kernel
     30  10000 ????			    .KERNEL    SET	{1}
     31  10000 ????			    .COND      SET	{2}
     32  10000 ????				       echo	"ASSERT:", "breakif { pc==", ., " && ( *$f100 == ", .KERNEL, "  ) && ! ( ", .COND, " ) }"
     33  10000 ????				       endm
     34  10000 ????
     35  10000 ????						; Static assertions for size
     36  10000 ????				       mac	assert_size
     37  10000 ????			    .STARTA    SET	{1}
     38  10000 ????			    .ENDA      SET	{2}
     39  10000 ????			    .LEN       SET	{3}
     40  10000 ????				       if	[[.ENDA - .STARTA] >= .LEN]
     41  10000 ????				       echo	"Error: Exceeded size limit", [.ENDA - .STARTA], "vs", .LEN
     42  10000 ????				       err
     43  10000 ????				       endif
     44  10000 ????				       endm
     45  10000 ????				       mac	assert_size_exact
     46  10000 ????			    .STARTA    SET	{1}
     47  10000 ????			    .ENDA      SET	{2}
     48  10000 ????			    .LEN       SET	{3}
     49  10000 ????				       if	[[.ENDA - .STARTA] != .LEN]
     50  10000 ????				       echo	""
     51  10000 ????				       echo	"Error: Violated size limit", [.ENDA - .STARTA], "vs", .LEN
     52  10000 ????				       err
     53  10000 ????				       endif
     54  10000 ????				       endm
     55  10000 ????
     56  10000 ????						; Global headers
------- FILE vcs.h LEVEL 2 PASS 2
      0  10000 ????				       include	"vcs.h"
      1  10000 ????						; VCS.H
      2  10000 ????						; Version 1.05, 13/November/2003
      3  10000 ????
      4  10000 ????		00 69	    VERSION_VCS =	105
      5  10000 ????
      6  10000 ????						; THIS IS A PRELIMINARY RELEASE OF *THE* "STANDARD" VCS.H
      7  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE THIS FILE!
      9  10000 ????						;
     10  10000 ????						; This file defines hardware registers and memory mapping for the
     11  10000 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     12  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  10000 ????						; available at at http://www.atari2600.org/dasm
     14  10000 ????						;
     15  10000 ????						; Many thanks to the original author(s) of this file, and to everyone who has
     16  10000 ????						; contributed to understanding the Atari 2600.  If you take issue with the
     17  10000 ????						; contents, or naming of registers, please write to me (atari2600@taswegian.com)
     18  10000 ????						; with your views.  Please contribute, if you think you can improve this
     19  10000 ????						; file!
     20  10000 ????						;
     21  10000 ????						; Latest Revisions...
     22  10000 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     23  10000 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     24  10000 ????						;			    This will allow conditional code to verify VCS.H being
     25  10000 ????						;			    used for code assembly.
     26  10000 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     27  10000 ????						;			 convenient disassembly/reassembly compatibility for hardware
     28  10000 ????						;			 mirrored reading/writing differences.	This is more a 
     29  10000 ????						;			 readability issue, and binary compatibility with disassembled
     30  10000 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     31  10000 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     32  10000 ????						;			 which was broken by the use of segments in this file, as
     33  10000 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     34  10000 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     35  10000 ????						; 1.01				Constant offset added to allow use for 3F-style bankswitching
     36  10000 ????						;						 - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     37  10000 ????						;						   it is safe to leave it undefined, and the base address will
     38  10000 ????						;						   be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     39  10000 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     40  10000 ????						;			  - register definitions are now generated through assignment
     41  10000 ????						;			    in uninitialised segments.	This allows a changeable base
     42  10000 ????						;			    address architecture.
     43  10000 ????						; 1.0	22/MAR/2003		Initial release
     44  10000 ????
     45  10000 ????
     46  10000 ????						;-------------------------------------------------------------------------------
     47  10000 ????
     48  10000 ????						; TIA_BASE_ADDRESS
     49  10000 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     50  10000 ????						; Normally 0, the base address should (externally, before including this file)
     51  10000 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     52  10000 ????						; The reason is that this bankswitching scheme treats any access to locations
     53  10000 ????						; < $40 as a bankswitch.
     54  10000 ????
     55  10000 ????			   -	       IFNCONST	TIA_BASE_ADDRESS
     56  10000 ????			   -TIA_BASE_ADDRESS =	0
     57  10000 ????				       ENDIF
     58  10000 ????
     59  10000 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     60  10000 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     61  10000 ????						; *OR* by declaring the label before including this file, eg:
     62  10000 ????						; TIA_BASE_ADDRESS = $40
     63  10000 ????						;   include "vcs.h"
     64  10000 ????
     65  10000 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     66  10000 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     67  10000 ????						; for the mirrored ROM hardware registers.
     68  10000 ????
     69  10000 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     70  10000 ????						; using the -D command-line switch, as required.  If the addresses are not defined, 
     71  10000 ????						; they defaut to the TIA_BASE_ADDRESS.
     72  10000 ????
     73  10000 ????			   -	       IFNCONST	TIA_BASE_READ_ADDRESS
     74  10000 ????			   -TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     75  10000 ????				       ENDIF
     76  10000 ????
     77  10000 ????			   -	       IFNCONST	TIA_BASE_WRITE_ADDRESS
     78  10000 ????			   -TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     79  10000 ????				       ENDIF
     80  10000 ????
     81  10000 ????						;-------------------------------------------------------------------------------
     82  10000 ????
     83 U002d ????				      SEG.U	TIA_REGISTERS_WRITE
     84 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     85 U0000
     86 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     87 U0000
     88 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     89 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     90 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     91 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     92 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     93 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     94 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     95 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     96 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     97 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
     98 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
     99 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
    100 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
    101 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
    102 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
    103 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
    104 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
    105 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
    106 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
    107 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
    108 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
    109 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
    110 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
    111 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
    112 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    113 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    114 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    115 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    116 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    117 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    118 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    119 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    120 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    121 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    122 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    123 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    124 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    125 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    126 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    127 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    128 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    129 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    130 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    131 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    132 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    133 U002d
    134 U002d							;-------------------------------------------------------------------------------
    135 U002d
    136 U000e ????				      SEG.U	TIA_REGISTERS_READ
    137 U0000					      ORG	TIA_BASE_READ_ADDRESS
    138 U0000
    139 U0000							;											bit 7	 bit 6
    140 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    141 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    142 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    143 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    144 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    145 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    146 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    147 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    148 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    149 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    150 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    151 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    152 U000c		       00	   INPT4      ds	1	; $0C		x000 0000	 Read Input (Trigger) 0
    153 U000d		       00	   INPT5      ds	1	; $0D		x000 0000	 Read Input (Trigger) 1
    154 U000e
    155 U000e							;-------------------------------------------------------------------------------
    156 U000e
    157 U0298 ????				      SEG.U	RIOT
    158 U0280					      ORG	$280
    159 U0280
    160 U0280							; RIOT MEMORY MAP
    161 U0280
    162 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    163 U0281							;			Bits 4-7 for player 1.  Bits 0-3 for player 2.
    164 U0281
    165 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    166 U0282		       00	   SWCHB      ds	1	; $282		Port B data (console switches)
    167 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    168 U0284		       00	   INTIM      ds	1	; $284		Timer output
    169 U0285
    170 U0285		       00	   TIMINT     ds	1	; $285
    171 U0286
    172 U0286							; Unused/undefined registers ($285-$294)
    173 U0286
    174 U0286		       00		      ds	1	; $286
    175 U0287		       00		      ds	1	; $287
    176 U0288		       00		      ds	1	; $288
    177 U0289		       00		      ds	1	; $289
    178 U028a		       00		      ds	1	; $28A
    179 U028b		       00		      ds	1	; $28B
    180 U028c		       00		      ds	1	; $28C
    181 U028d		       00		      ds	1	; $28D
    182 U028e		       00		      ds	1	; $28E
    183 U028f		       00		      ds	1	; $28F
    184 U0290		       00		      ds	1	; $290
    185 U0291		       00		      ds	1	; $291
    186 U0292		       00		      ds	1	; $292
    187 U0293		       00		      ds	1	; $293
    188 U0294
    189 U0294		       00	   TIM1T      ds	1	; $294		set 1 clock interval
    190 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval
    191 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval
    192 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval
    193 U0298
    194 U0298							;-------------------------------------------------------------------------------
    195 U0298							; The following required for back-compatibility with code which does not use
    196 U0298							; segments.
    197 U0298
    198  0000 ????				      SEG
    199  0000 ????
    200  0000 ????						; EOF
------- FILE main.s
------- FILE macro.h LEVEL 2 PASS 2
      0  0000 ????				      include	"macro.h"
      1  0000 ????						; MACRO.H
      2  0000 ????						; Version 1.06, 3/SEPTEMBER/2004
      3  0000 ????
      4  0000 ????	       00 6a	   VERSION_MACRO =	106
      5  0000 ????
      6  0000 ????						;
      7  0000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  0000 ????						; PLEASE DO *NOT* REDISTRIBUTE MODIFIED VERSIONS OF THIS FILE!
      9  0000 ????						;
     10  0000 ????						; This file defines DASM macros useful for development for the Atari 2600.
     11  0000 ????						; It is distributed as a companion machine-specific support package
     12  0000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  0000 ????						; available at at http://www.atari2600.org/dasm
     14  0000 ????						;
     15  0000 ????						; Many thanks to the people who have contributed.  If you take issue with the
     16  0000 ????						; contents, or would like to add something, please write to me
     17  0000 ????						; (atari2600@taswegian.com) with your contribution.
     18  0000 ????						;
     19  0000 ????						; Latest Revisions...
     20  0000 ????						;
     21  0000 ????						; 1.06  03/SEP/2004	 - nice revision of VERTICAL_BLANK (Edwin Blink)
     22  0000 ????						; 1.05  14/NOV/2003	 - Added VERSION_MACRO equate (which will reflect 100x version #)
     23  0000 ????						;			   This will allow conditional code to verify MACRO.H being
     24  0000 ????						;			   used for code assembly.
     25  0000 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     26  0000 ????						;
     27  0000 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     28  0000 ????						;
     29  0000 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     30  0000 ????						;			   (standardised macro for vertical synch code)
     31  0000 ????						; 1.01  22/MAR/2003	 - SLEEP macro added. 
     32  0000 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     33  0000 ????						; 1.0	22/MAR/2003		Initial release
     34  0000 ????
     35  0000 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage, 
     36  0000 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     37  0000 ????						;   If you do not allow illegal opcode usage, you must include this file 
     38  0000 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     39  0000 ????						;   registers and require them to be defined first).
     40  0000 ????
     41  0000 ????						; Available macros...
     42  0000 ????						;   SLEEP n		 - sleep for n cycles
     43  0000 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     44  0000 ????						;   CLEAN_START	 - set machine to known state on startup
     45  0000 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     46  0000 ????
     47  0000 ????						;-------------------------------------------------------------------------------
     48  0000 ????						; SLEEP duration
     49  0000 ????						; Original author: Thomas Jentzsch
     50  0000 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     51  0000 ????						; useful for code where precise timing is required.
     52  0000 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     53  0000 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     54  0000 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     55  0000 ????
     56  0000 ????				      MAC	sleep
     57  0000 ????			   .CYCLES    SET	{1}
     58  0000 ????
     59  0000 ????				      IF	.CYCLES < 2
     60  0000 ????				      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     61  0000 ????				      ERR
     62  0000 ????				      ENDIF
     63  0000 ????
     64  0000 ????				      IF	.CYCLES & 1
     65  0000 ????				      IFNCONST	NO_ILLEGAL_OPCODES
     66  0000 ????				      nop	0
     67  0000 ????				      ELSE
     68  0000 ????				      bit	VSYNC
     69  0000 ????				      ENDIF
     70  0000 ????			   .CYCLES    SET	.CYCLES - 3
     71  0000 ????				      ENDIF
     72  0000 ????
     73  0000 ????				      REPEAT	.CYCLES / 2
     74  0000 ????				      nop
     75  0000 ????				      REPEND
     76  0000 ????				      ENDM		;usage: SLEEP n (n>1)
     77  0000 ????
     78  0000 ????						;-------------------------------------------------------------------------------
     79  0000 ????						; VERTICAL_SYNC
     80  0000 ????						; revised version by Edwin Blink -- saves bytes!
     81  0000 ????						; Inserts the code required for a proper 3 scanline vertical sync sequence
     82  0000 ????						; Note: Alters the accumulator
     83  0000 ????
     84  0000 ????						; OUT: A = 0
     85  0000 ????
     86  0000 ????				      MAC	vertical_sync
     87  0000 ????				      lda	#%1110	; each '1' bits generate a VSYNC ON line (bits 1..3)
     88  0000 ????			   .VSLP1     sta	WSYNC	; 1st '0' bit resets Vsync, 2nd '0' bit exit loop
     89  0000 ????				      sta	VSYNC
     90  0000 ????				      lsr
     91  0000 ????				      bne	.VSLP1	; branch until VYSNC has been reset
     92  0000 ????				      ENDM
     93  0000 ????
     94  0000 ????						;-------------------------------------------------------------------------------
     95  0000 ????						; CLEAN_START
     96  0000 ????						; Original author: Andrew Davie
     97  0000 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
     98  0000 ????						; Sets stack pointer to $FF, and all registers to 0
     99  0000 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    100  0000 ????						; Use as very first section of code on boot (ie: at reset)
    101  0000 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    102  0000 ????
    103  0000 ????				      MAC	clean_start
    104  0000 ????				      sei
    105  0000 ????				      cld
    106  0000 ????
    107  0000 ????				      ldx	#0
    108  0000 ????				      txa
    109  0000 ????				      tay
    110  0000 ????			   .CLEAR_STACK dex
    111  0000 ????				      txs
    112  0000 ????				      pha
    113  0000 ????				      bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    114  0000 ????
    115  0000 ????				      ENDM
    116  0000 ????
    117  0000 ????						;-------------------------------------------------------
    118  0000 ????						; SET_POINTER
    119  0000 ????						; Original author: Manuel Rotschkar
    120  0000 ????						;
    121  0000 ????						; Sets a 2 byte RAM pointer to an absolute address.
    122  0000 ????						;
    123  0000 ????						; Usage: SET_POINTER pointer, address
    124  0000 ????						; Example: SET_POINTER SpritePTR, SpriteData
    125  0000 ????						;
    126  0000 ????						; Note: Alters the accumulator, NZ flags
    127  0000 ????						; IN 1: 2 byte RAM location reserved for pointer
    128  0000 ????						; IN 2: absolute address
    129  0000 ????
    130  0000 ????				      MAC	set_pointer
    131  0000 ????			   .POINTER   SET	{1}
    132  0000 ????			   .ADDRESS   SET	{2}
    133  0000 ????
    134  0000 ????				      LDA	#<.ADDRESS	; Get Lowbyte of Address
    135  0000 ????				      STA	.POINTER	; Store in pointer
    136  0000 ????				      LDA	#>.ADDRESS	; Get Hibyte of Address
    137  0000 ????				      STA	.POINTER+1	; Store in pointer+1
    138  0000 ????
    139  0000 ????				      ENDM
    140  0000 ????
    141  0000 ????						;-------------------------------------------------------
    142  0000 ????						; BOUNDARY byte#
    143  0000 ????						; Original author: Denis Debro (borrowed from Bob Smith / Thomas)
    144  0000 ????						;
    145  0000 ????						; Push data to a certain position inside a page and keep count of how
    146  0000 ????						; many free bytes the programmer will have.
    147  0000 ????						;
    148  0000 ????						; eg: BOUNDARY 5    ; position at byte #5 in page
    149  0000 ????
    150  0000 ????			   .FREE_BYTES SET	0
    151  0000 ????				      MAC	boundary
    152  0000 ????				      REPEAT	256
    153  0000 ????				      IF	<. % {1} = 0
    154  0000 ????				      MEXIT
    155  0000 ????				      ELSE
    156  0000 ????			   .FREE_BYTES SET	.FREE_BYTES + 1
    157  0000 ????				      .byte	$00
    158  0000 ????				      ENDIF
    159  0000 ????				      REPEND
    160  0000 ????				      ENDM
    161  0000 ????
    162  0000 ????
    163  0000 ????						; EOF
------- FILE main.s
------- FILE xmacro.h LEVEL 2 PASS 2
      0  0000 ????				      include	"xmacro.h"
      1  0000 ????
      2  0000 ????						;-------------------------------------------------------
      3  0000 ????						; Usage: TIMER_SETUP lines
      4  0000 ????						; where lines is the number of scanlines to skip (> 2).
      5  0000 ????						; The timer will be set so that it expires before this number
      6  0000 ????						; of scanlines. A WSYNC will be done first.
      7  0000 ????
      8  0000 ????				      MAC	timer_setup
      9  0000 ????			   .lines     SET	{1}
     10  0000 ????				      lda	#(((.lines)*76-14)/64)
     11  0000 ????				      sta	WSYNC
     12  0000 ????				      sta	TIM64T
     13  0000 ????				      ENDM
     14  0000 ????
     15  0000 ????						;-------------------------------------------------------
     16  0000 ????						; Use with TIMER_SETUP to wait for timer to complete.
     17  0000 ????						; You may want to do a WSYNC afterwards, since the timer
     18  0000 ????						; is not accurate to the beginning/end of a scanline.
     19  0000 ????
     20  0000 ????				      MAC	timer_wait
     21  0000 ????			   .waittimer
     22  0000 ????				      lda	INTIM
     23  0000 ????				      bne	.waittimer
     24  0000 ????				      sta	WSYNC
     25  0000 ????				      ENDM
     26  0000 ????
------- FILE main.s
     60  0000 ????
     61  0000 ????						; RAM and constants
------- FILE game_vars.s LEVEL 2 PASS 2
      0  0000 ????				      include	"game_vars.s"
      1 U0099 ????				      seg.u	Variables
      2 U0099 ????
      3 U0080					      org	$80
      4 U0080
      5 U0080		       00	   Temp       byte.b
      6 U0081
      7 U0081							; Counters
      8 U0081		       00	   RowCount   byte.b
      9 U0082		       00	   LoopCount  byte.b
     10 U0083		       00	   FrameCount byte.b
     11 U0084
     12 U0084		       00	   YP1	      byte.b
     13 U0085		       00	   SpriteEnd  byte.b
     14 U0086		       00	   XPos       byte.b		; X position of player sprite
     15 U0087
     16 U0087
     17 U0087		       00	   Speed1     byte.b
     18 U0088		       00	   Speed2     byte.b
     19 U0089
     20 U0089		       00	   YPos       byte.b		; Y position of player sprite
     21 U008a		       00	   YPos2      byte.b
     22 U008b
     23 U008b		       00	   GEM_02_TARGET byte.b
     24 U008c
     25 U008c		       00	   JMP_ADDR   byte.b
     26 U008d		       00	   JMP_ADDR_2 byte.b
     27 U008e
     28 U008e		       00	   ROW_DEMO_INDEX byte.b
     29 U008f
     30 U008f		       00	   RamNibbleTemp byte.b
     31 U0090		       00	   RamNibbleVar1 byte.b
     32 U0091		       00	   RamZeroByte byte.b
     33 U0092		       00	   RamLowerSixByte byte.b
     34 U0093		       00	   RamPF1Value byte.b
     35 U0094		       00	   RamKernelGRP0 byte.b		; temp
     36 U0095		       00	   RamStackBkp byte.b
     37 U0096		       00	   RamKernelPhpTarget byte.b
     38 U0097		       00	   RamKernelX byte.b
     39 U0098		       00	   RamKernelY byte.b
     40 U0099
     41 U0099							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     42 U0099
     43 U0099		       00 10	   ROW_COUNT  =	16
     44 U0099
     45 U0099		       00 02	   SIGNAL_LINE =	$02
     46 U0099
     47 U0099							; RAM+ memory map
     48 U0099		       f0 00	   CBSRAM_KERNEL_WRITE =	$f000
     49 U0099		       f1 00	   CBSRAM_KERNEL_READ =	$f100
     50 U0099		       f1 03	   CBSRAM_KERNEL_ENTRY =	[CBSRAM_KERNEL_READ + 3]
     51 U0099
     52 U0099		       f0 40	   RAMP_STORAGE_W =	$f040	; is this just max(frame_1_end, frame_2_end) ?
     53 U0099		       f1 40	   RAMP_STORAGE_R =	$f140
     54 U0099
     55 U0099							; NUSIZ values
     56 U0099
     57 U0099		       00 13	   THREE_COPIES =	%00010011
     58 U0099
     59 U0099							; Colors
     60 U0099
     61 U0099		       00 42	   COL_BG     equ	$42
     62 U0099		       00 cc	   COL_EMERALD equ	$CC
     63 U0099		       00 cc	   COL_EMERALD_2 equ	$CC
     64 U0099
     65 U0099							; HMOVE values for missiles
     66 U0099
     67 U0099		       00 1c	   KERNEL_A_MISSILE_SLEEP equ	28
     68 U0099		       00 00	   KERNEL_A_MISSILE_HMOVE equ	$00
     69 U0099
     70 U0099		       00 33	   KERNEL_B_MISSILE_SLEEP equ	51
     71 U0099		       00 10	   KERNEL_B_MISSILE_HMOVE equ	$10
     72 U0099
     73 U0099							; Sprite details
     74 U0099
     75 U0099		       00 09	   SPRITE_HEIGHT equ	9
     76 U0099
     77 U0099		       00 07	   EMERALD_SP_COLOR equ	COLUP1
     78 U0099		       00 1c	   EMERALD_SP equ	GRP1
     79 U0099		       00 1e	   EMERALD_MI_ENABLE equ	ENAM1
     80 U0099		       00 11	   EMERALD_SP_RESET equ	RESP1
     81 U0099		       00 13	   EMERALD_MI_RESET equ	RESM1
     82 U0099		       00 21	   EMERALD_SP_HMOVE equ	HMP1
     83 U0099		       00 23	   EMERALD_MI_HMOVE equ	HMM1
     84 U0099		       00 05	   EMERALD_COPIES equ	NUSIZ1
     85 U0099
     86 U0099		       00 1b	   JET_SP     equ	GRP0
     87 U0099		       00 10	   JET_SP_RESET equ	RESP0
     88 U0099		       00 20	   JET_SP_HMOVE equ	HMP0
     89 U0099		       00 06	   JET_SP_COLOR equ	COLUP0
     90 U0099
     91 U0099							; Spriteend is HEIGHT_OFFSET - YPos
     92 U0099		       00 c8	   HEIGHT_OFFSET equ	200
     93 U0099
     94 U0099							; Compared with YPos
     95 U0099		       00 3e	   FLOOR_OFFSET equ	62
     96 U0099		       00 be	   CEILING_OFFSET equ	190
     97 U0099
     98 U0099							; Starting player position
     99 U0099		       00 3e	   YPosStart  equ	62
    100 U0099		       00 37	   XPosStart  equ	55
    101 U0099
    102 U0099							; Top left corner
    103 U0099							; YPosStart equ 190
    104 U0099							; XPosStart equ 28
    105 U0099
    106 U0099							; Tick (every 8 frames)
    107 U0099		       00 07	   FrameSkip  equ	%111
------- FILE main.s
     63 U0099
     64 U0099							; Bank 1
     65  e000 ????				      seg	CodeBank1
     66  d000					      org	$D000
     67  d000					      rorg	$F000
     68  d000		       00	   BANK1      byte.b
     69  d200					      org	$d200
     70  d200					      rorg	$d200
     71  d200				   Bank1Start
     72  d200		       ad fa ff 	      lda	$fffa
     73  d203		       ea		      nop
     74  d204		       ea		      nop
     75  d205		       ea		      nop
     76  d206
     77  dffc					      org	$dffc
     78  dffc					      rorg	$fffc
     79  dffc		       00 d2		      .word.w	Bank1Start
     80  dffe		       00 d2		      .word.w	Bank1Start
     81  e000
     82  e000							; Bank 2
     83  f000 ????				      seg	CodeBank2
     84  e000					      org	$E000
     85  e000					      rorg	$F000
     86  e000		       00	   BANK2      byte.b
     87  e200					      org	$e200
     88  e200					      rorg	$f200
     89  e200				   Bank2Start
     90  e200		       ad fa ff 	      lda	$fffa
     91  e203		       ea		      nop
     92  e204		       ea		      nop
     93  e205		       ea		      nop
     94  e206
     95  effc					      org	$effc
     96  effc					      rorg	$fffc
     97  effc		       00 f2		      .word.w	Bank2Start
     98  effe		       00 f2		      .word.w	Bank2Start
     99  f000
    100  f000							; Bank 3
    101  10000 ????				       seg	CodeBank3
    102  f000					      org	$F000
    103  f000					      rorg	$F000
    104  f000		       00	   BANK3      byte.b
    105  f200					      org	$f200
    106  f200					      rorg	$f200
    107  f200				   Bank3Start
    108  f200		       ad fa ff 	      lda	$fffa
    109  f203		       ea		      nop
    110  f204		       ea		      nop
    111  f205		       ea		      nop
    112  f206		       4c 09 f2 	      jmp	Start
    113  f209
    114  f209							; Bank 3 source code
------- FILE game_init.s LEVEL 2 PASS 2
      0  f209					      include	"game_init.s"
      1  f209							; Game Initialization after power on or reset
      2  f209
      3  f209				   Start
      0  f209					      CLEAN_START
      1  f209		       78		      sei
      2  f20a		       d8		      cld
      3  f20b
      4  f20b		       a2 00		      ldx	#0
      5  f20d		       8a		      txa
      6  f20e		       a8		      tay
      7  f20f		       ca	   .CLEAR_STACK dex
      8  f210		       9a		      txs
      9  f211		       48		      pha
     10  f212		       d0 fb		      bne	.CLEAR_STACK
     11  f214
      5  f214
      6  f214							; Disable interrupt flag in processor status (it's useless anyway)
      7  f214		       58		      cli
      8  f215
      9  f215				   InitSetup
     10  f215		       a9 00		      lda	#0
     11  f217		       85 83		      sta	FrameCount
     12  f219
     13  f219							; P0 has three copies
     14  f219		       a9 13		      lda	#%00010011
     15  f21b		       85 05		      sta	EMERALD_COPIES
     16  f21d
     17  f21d		       a9 00		      lda	#$00
     18  f21f		       85 09		      sta	COLUBK
     19  f221		       a9 01		      lda	#%00000001
     20  f223		       85 0a		      sta	CTRLPF	; reflect playfield
     21  f225
     22  f225							; Disable VDEL
     23  f225		       a9 00		      lda	#0
     24  f227		       85 25		      sta	VDELP0
     25  f229		       85 26		      sta	VDELP1
     26  f22b
     27  f22b							; Player 0
     28  f22b		       a2 cc		      ldx	#COL_EMERALD
     29  f22d		       86 07		      stx	EMERALD_SP_COLOR
     30  f22f
     31  f22f							; Player 1
     32  f22f		       a9 0f		      lda	#$0f
     33  f231		       85 06		      sta	JET_SP_COLOR
     34  f233		       a9 00		      lda	#$00
     35  f235		       85 1b		      sta	JET_SP
     36  f237
     37  f237							; Positions
     38  f237		       a9 3e		      lda	#YPosStart
     39  f239		       85 89		      sta	YPos
     40  f23b		       a9 37		      lda	#XPosStart
     41  f23d		       85 86		      sta	XPos
     42  f23f		       a9 00		      lda	#0
     43  f241		       85 87		      sta	Speed1
     44  f243		       85 88		      sta	Speed2
     45  f245		       85 8a		      sta	YPos2
     46  f247
     47  f247		       a9 00		      lda	#0
     48  f249		       85 8e		      sta	ROW_DEMO_INDEX
     49  f24b
     50  f24b							; Store 0 into RamZeroByte
     51  f24b		       a9 00		      lda	#0
     52  f24d		       85 91		      sta	RamZeroByte
     53  f24f		       a9 3f		      lda	#%00111111
     54  f251		       85 92		      sta	RamLowerSixByte
     55  f253
     56  f253							; Start with vertical sync (to reset frame)
     57  f253		       4c 80 f2 	      jmp	VerticalSync
------- FILE main.s
------- FILE kernel_loader.s LEVEL 2 PASS 2
      0  f256					      include	"kernel_loader.s"
      1  f256							; Copies the gem kernels to RAM
      2  f256
      3  f256							; Copy Kernel A to CBSRAM
      4  f256				   LoadKernelA subroutine
      5  f256		       a0 34		      ldy	#(kernel_1_end - kernel_1_start)-1
      6  f258				   .loop
      7  f258		       b9 00 f6 	      lda	kernel_1_start,Y
      8  f25b		       99 00 10 	      sta	$1000,Y
      9  f25e		       88		      dey
     10  f25f		       d0 f7		      bne	.loop
     11  f261		       ad 00 f6 	      lda	kernel_1_start
     12  f264		       8d 00 10 	      sta	$1000
     13  f267		       60		      rts
     14  f268
     15  f268							; Copy Kernel B to CBSRAM
     16  f268				   LoadKernelB subroutine
     17  f268		       a0 32		      ldy	#(kernel_2_end - kernel_2_start)-1
     18  f26a				   .loop
     19  f26a		       b9 35 f6 	      lda	kernel_2_start,Y
     20  f26d		       99 00 10 	      sta	$1000,Y
     21  f270		       88		      dey
     22  f271		       d0 f7		      bne	.loop
     23  f273		       ad 35 f6 	      lda	kernel_2_start
     24  f276		       8d 00 10 	      sta	$1000
     25  f279		       60		      rts
------- FILE main.s
------- FILE nibble.s LEVEL 2 PASS 2
      0  f27a					      include	"nibble.s"
      1  f27a				   NIBBLE_gem_kernel_OPCODE_1
      2  f27a		       08		      php
      0  f27b					      ASSERT_SIZE_EXACT	NIBBLE_gem_kernel_OPCODE_1, ., 1
      1  f27b				   .STARTA    SET	NIBBLE_gem_kernel_OPCODE_1
      2  f27b				   .ENDA      SET	.
      3  f27b				   .LEN       SET	1
      4  f27b				  -	      if	[[.ENDA - .STARTA] != .LEN]
      5  f27b				  -	      echo	""
      6  f27b				  -	      echo	"Error: Violated size limit", [.ENDA - .STARTA], "vs", .LEN
      7  f27b				  -	      err
      8  f27b					      endif
      4  f27b				   NIBBLE_gem_kernel_OPCODE_2
      5  f27b		       85 11		      sta	EMERALD_SP_RESET
      0  f27d					      ASSERT_SIZE_EXACT	NIBBLE_gem_kernel_OPCODE_2, ., 2
      1  f27d				   .STARTA    SET	NIBBLE_gem_kernel_OPCODE_2
      2  f27d				   .ENDA      SET	.
      3  f27d				   .LEN       SET	2
      4  f27d				  -	      if	[[.ENDA - .STARTA] != .LEN]
      5  f27d				  -	      echo	""
      6  f27d				  -	      echo	"Error: Violated size limit", [.ENDA - .STARTA], "vs", .LEN
      7  f27d				  -	      err
      8  f27d					      endif
      7  f27d				   NIBBLE_gem_kernel_OPCODE_3
      8  f27d		       08		      php
      0  f27e					      ASSERT_SIZE_EXACT	NIBBLE_gem_kernel_OPCODE_3, ., 1
      1  f27e				   .STARTA    SET	NIBBLE_gem_kernel_OPCODE_3
      2  f27e				   .ENDA      SET	.
      3  f27e				   .LEN       SET	1
      4  f27e				  -	      if	[[.ENDA - .STARTA] != .LEN]
      5  f27e				  -	      echo	""
      6  f27e				  -	      echo	"Error: Violated size limit", [.ENDA - .STARTA], "vs", .LEN
      7  f27e				  -	      err
      8  f27e					      endif
     10  f27e				   NIBBLE_gem_kernel_OPCODE_4
     11  f27e		       85 11		      sta	EMERALD_SP_RESET
      0  f280					      ASSERT_SIZE_EXACT	NIBBLE_gem_kernel_OPCODE_4, ., 2
      1  f280				   .STARTA    SET	NIBBLE_gem_kernel_OPCODE_4
      2  f280				   .ENDA      SET	.
      3  f280				   .LEN       SET	2
      4  f280				  -	      if	[[.ENDA - .STARTA] != .LEN]
      5  f280				  -	      echo	""
      6  f280				  -	      echo	"Error: Violated size limit", [.ENDA - .STARTA], "vs", .LEN
      7  f280				  -	      err
      8  f280					      endif
     13  f280
     14  f280					      MAC	nibble_gem_kernel
     15  f280				   .if_1
     16  f280					      asl
     17  f280					      bcc	.endif_1
     18  f280				   .if_2
     19  f280					      asl
     20  f280					      bcc	.else_2
     21  f280					      ldx	[NIBBLE_gem_kernel_OPCODE_1 + 0]
     22  f280					      stx	[[KernelB_D - $100 + 0] + 0]
     23  f280					      ldx	[NIBBLE_gem_kernel_OPCODE_2 + 0]
     24  f280					      stx	[[KernelB_D - $100 + 1] + 0]
     25  f280					      ldx	[NIBBLE_gem_kernel_OPCODE_2 + 1]
     26  f280					      stx	[[KernelB_D - $100 + 1] + 1]
     27  f280					      jmp	.endif_2
     28  f280				   .else_2
     29  f280					      ldx	[NIBBLE_gem_kernel_OPCODE_3 + 0]
     30  f280					      stx	[[KernelB_H - $100 + 0] + 0]
     31  f280					      ldx	[NIBBLE_gem_kernel_OPCODE_4 + 0]
     32  f280					      stx	[[KernelB_H - $100 + 1] + 0]
     33  f280					      ldx	[NIBBLE_gem_kernel_OPCODE_4 + 1]
     34  f280					      stx	[[KernelB_H - $100 + 1] + 1]
     35  f280				   .endif_2
     36  f280				   .endif_1
     37  f280					      ENDM
     38  f280
------- FILE main.s
------- FILE game_frame.s LEVEL 2 PASS 2
      0  f280					      include	"game_frame.s"
      1  f280							; Frame loop, including calling out to other kernels.
      2  f280
      3  f280							; Vertical Sync
      4  f280				   VerticalSync subroutine
      0  f280					      VERTICAL_SYNC
      1  f280		       a9 0e		      lda	#%1110
      2  f282		       85 02	   .VSLP1     sta	WSYNC
      3  f284		       85 00		      sta	VSYNC
      4  f286		       4a		      lsr
      5  f287		       d0 f9		      bne	.VSLP1
      6  f289
      7  f289				   FrameStart subroutine
      0  f289					      ASSERT_RUNTIME	"_scan == #0"
      1  f289				   .COND      SET	"_scan == #0"
 ASSERT: breakif { pc== $f289  && !(  _scan == #0  ) }
      2  f289					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
      9  f289
     10  f289				   VerticalBlank subroutine
      0  f289					      TIMER_SETUP	37
      1  f289				   .lines     SET	37
      2  f289		       a9 2b		      lda	#(((.lines)*76-14)/64)
      3  f28b		       85 02		      sta	WSYNC
      4  f28d		       8d 96 02 	      sta	TIM64T
     12  f290
     13  f290							; Scanline counter
     14  f290		       a9 10		      lda	#ROW_COUNT
     15  f292		       85 82		      sta	LoopCount
     16  f294
     17  f294							; Frame counter
     18  f294		       e6 83		      inc	FrameCount
     19  f296
     20  f296							; Skip every 8 frames for increasing demo index
     21  f296		       a5 83		      lda	FrameCount
     22  f298		       29 07		      and	#FrameSkip
     23  f29a		       c9 07		      cmp	#FrameSkip
     24  f29c		       d0 0d		      bne	.next_next_thing
     25  f29e
     26  f29e		       18		      clc
     27  f29f		       a5 8e		      lda	ROW_DEMO_INDEX
     28  f2a1		       69 04		      adc	#4
     29  f2a3		       c9 68		      cmp	#[level_01_end - level_01]
     30  f2a5		       90 02		      bcc	.next_thing_local
     31  f2a7		       a9 00		      lda	#0
     32  f2a9				   .next_thing_local
     33  f2a9		       85 8e		      sta	ROW_DEMO_INDEX
     34  f2ab				   .next_next_thing
     35  f2ab		       85 02		      sta	WSYNC
     36  f2ad
     37  f2ad							; Positioning
      0  f2ad					      SLEEP	40
      1  f2ad				   .CYCLES    SET	40
      2  f2ad
      3  f2ad				  -	      IF	.CYCLES < 2
      4  f2ad				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f2ad				  -	      ERR
      6  f2ad					      ENDIF
      7  f2ad
      8  f2ad				  -	      IF	.CYCLES & 1
      9  f2ad				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f2ad				  -	      nop	0
     11  f2ad				  -	      ELSE
     12  f2ad				  -	      bit	VSYNC
     13  f2ad				  -	      ENDIF
     14  f2ad				  -.CYCLES    SET	.CYCLES - 3
     15  f2ad					      ENDIF
     16  f2ad
     17  f2ad					      REPEAT	.CYCLES / 2
     18  f2ad		       ea		      nop
     17  f2ad					      REPEND
     18  f2ae		       ea		      nop
     17  f2ae					      REPEND
     18  f2af		       ea		      nop
     17  f2af					      REPEND
     18  f2b0		       ea		      nop
     17  f2b0					      REPEND
     18  f2b1		       ea		      nop
     17  f2b1					      REPEND
     18  f2b2		       ea		      nop
     17  f2b2					      REPEND
     18  f2b3		       ea		      nop
     17  f2b3					      REPEND
     18  f2b4		       ea		      nop
     17  f2b4					      REPEND
     18  f2b5		       ea		      nop
     17  f2b5					      REPEND
     18  f2b6		       ea		      nop
     17  f2b6					      REPEND
     18  f2b7		       ea		      nop
     17  f2b7					      REPEND
     18  f2b8		       ea		      nop
     17  f2b8					      REPEND
     18  f2b9		       ea		      nop
     17  f2b9					      REPEND
     18  f2ba		       ea		      nop
     17  f2ba					      REPEND
     18  f2bb		       ea		      nop
     17  f2bb					      REPEND
     18  f2bc		       ea		      nop
     17  f2bc					      REPEND
     18  f2bd		       ea		      nop
     17  f2bd					      REPEND
     18  f2be		       ea		      nop
     17  f2be					      REPEND
     18  f2bf		       ea		      nop
     17  f2bf					      REPEND
     18  f2c0		       ea		      nop
     19  f2c1					      REPEND
     39  f2c1		       85 11		      sta	EMERALD_SP_RESET	; position 1st player
     40  f2c3		       85 02		      sta	WSYNC
     41  f2c5
     42  f2c5							; Misc
     43  f2c5		       a9 00		      lda	#00
     44  f2c7		       85 1e		      sta	EMERALD_MI_ENABLE
     45  f2c9
     46  f2c9							; Assign dervied SpriteEnd value
     47  f2c9		       18		      clc
     48  f2ca		       a9 c8		      lda	#HEIGHT_OFFSET
     49  f2cc		       e5 89		      sbc	YPos
     50  f2ce		       85 85		      sta	SpriteEnd
     51  f2d0
     52  f2d0							; Player 1
     53  f2d0		       a5 86		      lda	XPos
     54  f2d2		       a2 00		      ldx	#0
     55  f2d4		       20 29 f4 	      jsr	SetHorizPos
     56  f2d7
     57  f2d7				   frame_setup subroutine
     58  f2d7							; Kernel A or B
     59  f2d7		       a9 01		      lda	#01
     60  f2d9		       25 83		      and	FrameCount
     61  f2db		       d0 30		      bne	frame_setup_kernel_b
     62  f2dd
     63  f2dd				   frame_setup_kernel_a subroutine
     64  f2dd							; Load kernel into CBSRAM
     65  f2dd		       20 56 f2 	      jsr	LoadKernelA
     66  f2e0
     67  f2e0							; Move missile
     68  f2e0		       85 02		      sta	WSYNC
      0  f2e2					      sleep	KERNEL_A_MISSILE_SLEEP
      1  f2e2				   .CYCLES    SET	KERNEL_A_MISSILE_SLEEP
      2  f2e2
      3  f2e2				  -	      IF	.CYCLES < 2
      4  f2e2				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f2e2				  -	      ERR
      6  f2e2					      ENDIF
      7  f2e2
      8  f2e2				  -	      IF	.CYCLES & 1
      9  f2e2				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f2e2				  -	      nop	0
     11  f2e2				  -	      ELSE
     12  f2e2				  -	      bit	VSYNC
     13  f2e2				  -	      ENDIF
     14  f2e2				  -.CYCLES    SET	.CYCLES - 3
     15  f2e2					      ENDIF
     16  f2e2
     17  f2e2					      REPEAT	.CYCLES / 2
     18  f2e2		       ea		      nop
     17  f2e2					      REPEND
     18  f2e3		       ea		      nop
     17  f2e3					      REPEND
     18  f2e4		       ea		      nop
     17  f2e4					      REPEND
     18  f2e5		       ea		      nop
     17  f2e5					      REPEND
     18  f2e6		       ea		      nop
     17  f2e6					      REPEND
     18  f2e7		       ea		      nop
     17  f2e7					      REPEND
     18  f2e8		       ea		      nop
     17  f2e8					      REPEND
     18  f2e9		       ea		      nop
     17  f2e9					      REPEND
     18  f2ea		       ea		      nop
     17  f2ea					      REPEND
     18  f2eb		       ea		      nop
     17  f2eb					      REPEND
     18  f2ec		       ea		      nop
     17  f2ec					      REPEND
     18  f2ed		       ea		      nop
     17  f2ed					      REPEND
     18  f2ee		       ea		      nop
     17  f2ee					      REPEND
     18  f2ef		       ea		      nop
     19  f2f0					      REPEND
     70  f2f0		       85 13		      sta	EMERALD_MI_RESET
     71  f2f2		       a9 00		      lda	#KERNEL_A_MISSILE_HMOVE
     72  f2f4		       85 23		      sta	EMERALD_MI_HMOVE
     73  f2f6
     74  f2f6							; DEBUG: Set per-kernel color
     75  f2f6		       a2 cc		      ldx	#COL_EMERALD
     76  f2f8		       86 07		      stx	EMERALD_SP_COLOR
     77  f2fa
     78  f2fa							; Set reflection for Jetpack.
     79  f2fa		       a9 ff		      lda	#%11111111
     80  f2fc		       85 0c		      sta	REFP1
     81  f2fe
     82  f2fe							; Kernel: Set target of PHP instruction.
     83  f2fe		       a9 11		      lda	#RESP1
     84  f300		       85 96		      sta	RamKernelPhpTarget
     85  f302
     86  f302							; Kernel: Set X register.
     87  f302		       a9 06		      lda	#%00000110
     88  f304		       85 97		      sta	RamKernelX
     89  f306		       a9 66		      lda	#%01100110
     90  f308		       85 98		      sta	RamKernelY
     91  f30a
     92  f30a		       4c 46 f3 	      jmp	frame_setup_complete
     93  f30d
     94  f30d				   frame_setup_kernel_b subroutine
     95  f30d							; Load kernel into CBSRAM
     96  f30d		       20 68 f2 	      jsr	LoadKernelB
     97  f310
     98  f310							; Move missile
     99  f310		       85 02		      sta	WSYNC
      0  f312					      sleep	KERNEL_B_MISSILE_SLEEP
      1  f312				   .CYCLES    SET	KERNEL_B_MISSILE_SLEEP
      2  f312
      3  f312				  -	      IF	.CYCLES < 2
      4  f312				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f312				  -	      ERR
      6  f312					      ENDIF
      7  f312
      8  f312					      IF	.CYCLES & 1
      9  f312					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f312		       04 00		      nop	0
     11  f314				  -	      ELSE
     12  f314				  -	      bit	VSYNC
     13  f314					      ENDIF
     14  f314				   .CYCLES    SET	.CYCLES - 3
     15  f314					      ENDIF
     16  f314
     17  f314					      REPEAT	.CYCLES / 2
     18  f314		       ea		      nop
     17  f314					      REPEND
     18  f315		       ea		      nop
     17  f315					      REPEND
     18  f316		       ea		      nop
     17  f316					      REPEND
     18  f317		       ea		      nop
     17  f317					      REPEND
     18  f318		       ea		      nop
     17  f318					      REPEND
     18  f319		       ea		      nop
     17  f319					      REPEND
     18  f31a		       ea		      nop
     17  f31a					      REPEND
     18  f31b		       ea		      nop
     17  f31b					      REPEND
     18  f31c		       ea		      nop
     17  f31c					      REPEND
     18  f31d		       ea		      nop
     17  f31d					      REPEND
     18  f31e		       ea		      nop
     17  f31e					      REPEND
     18  f31f		       ea		      nop
     17  f31f					      REPEND
     18  f320		       ea		      nop
     17  f320					      REPEND
     18  f321		       ea		      nop
     17  f321					      REPEND
     18  f322		       ea		      nop
     17  f322					      REPEND
     18  f323		       ea		      nop
     17  f323					      REPEND
     18  f324		       ea		      nop
     17  f324					      REPEND
     18  f325		       ea		      nop
     17  f325					      REPEND
     18  f326		       ea		      nop
     17  f326					      REPEND
     18  f327		       ea		      nop
     17  f327					      REPEND
     18  f328		       ea		      nop
     17  f328					      REPEND
     18  f329		       ea		      nop
     17  f329					      REPEND
     18  f32a		       ea		      nop
     17  f32a					      REPEND
     18  f32b		       ea		      nop
     19  f32c					      REPEND
    101  f32c		       85 13		      sta	EMERALD_MI_RESET
    102  f32e		       a9 10		      lda	#KERNEL_B_MISSILE_HMOVE
    103  f330		       85 23		      sta	EMERALD_MI_HMOVE
    104  f332
    105  f332							; DEBUG: Set per-kernel color
    106  f332		       a2 e0		      ldx	#$e0
    107  f334		       86 07		      stx	EMERALD_SP_COLOR
    108  f336
    109  f336							; Disable reflection for Jetpack.
    110  f336		       a9 ff		      lda	#%11111111
    111  f338		       85 0c		      sta	REFP1
    112  f33a
    113  f33a							; Kernel: Set target of PHP instruction.
    114  f33a		       a9 1c		      lda	#GRP1
    115  f33c		       85 96		      sta	RamKernelPhpTarget
    116  f33e
    117  f33e							; Kernel: Set X register.
    118  f33e		       a9 03		      lda	#%00000011
    119  f340		       85 97		      sta	RamKernelX
    120  f342		       a9 33		      lda	#%00110011
    121  f344		       85 98		      sta	RamKernelY
    122  f346
    123  f346				   frame_setup_complete
    124  f346
    125  f346		       ad 7c f7 	      lda	shard_map
    126  f349		       a0 01		      ldy	#1	; gemini counter, starting at 1
    127  f34b				   gemini_builder
    128  f34b		       c0 01		      cpy	#1	; TODO top two bits of shard_map
    129  f34d		       d0 00		      bne	.no_vd0
    130  f34f				   .no_vd0
    131  f34f
    132  f34f				   nibble_precompile_gem_kernel
    133  f34f							; Perform kernel Nibble calculations
      0  f34f					      NIBBLE_START_KERNEL	gem_kernel, 40
      1  f34f		       a9 00		      lda	#0
    135  f351		       ae 00 f1 	      ldx	$f100
    136  f354		       e0 0b		      cpx	#$b
      0  f356					      NIBBLE_IF	cs
      1  f356		       2a		      rol
    138  f357		       e0 ff		      cpx	#$ff
      0  f359					      NIBBLE_IF	cs
      1  f359		       2a		      rol
      0  f35a					      NIBBLE_WRITE_OPCODE	[KernelB_D - $100 + 0], 1, php
      0  f35a					      NIBBLE_WRITE_OPCODE	[KernelB_D - $100 + 1], 2, sta EMERALD_SP_RESET
      0  f35a					      NIBBLE_ELSE
      0  f35a					      NIBBLE_WRITE_OPCODE	[KernelB_H - $100 + 0], 1, php
      0  f35a					      NIBBLE_WRITE_OPCODE	[KernelB_H - $100 + 1], 2, sta EMERALD_SP_RESET
      0  f35a					      NIBBLE_END_IF
      0  f35a					      NIBBLE_END_IF
      0  f35a					      NIBBLE_END_KERNEL
    148  f35a		       2a		      rol
    149  f35b		       2a		      rol
    150  f35c		       2a		      rol
    151  f35d		       2a		      rol
    152  f35e		       2a		      rol
    153  f35f		       2a		      rol
    154  f360		       85 90		      sta	RamNibbleVar1
    155  f362
    156  f362				   VerticalBlankEnd
    157  f362							; Wait until the end of Vertical blank.
      0  f362					      TIMER_WAIT
      1  f362				   .waittimer
      2  f362		       ad 84 02 	      lda	INTIM
      3  f365		       d0 fb		      bne	.waittimer
      4  f367		       85 02		      sta	WSYNC
      0  f369					      ASSERT_RUNTIME	"_scan == #37"
      1  f369				   .COND      SET	"_scan == #37"
 ASSERT: breakif { pc== $f369  && !(  _scan == #37  ) }
      2  f369					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    160  f369
    161  f369							; Save stack pointer
    162  f369		       ba		      tsx
    163  f36a		       86 95		      stx	RamStackBkp
    164  f36c
    165  f36c							; Start rendering the kernel.
    166  f36c		       4c 3d f4 	      jmp	KernelBorder
    167  f36f
    168  f36f				   FrameEnd   subroutine
    169  f36f		       85 02		      sta	WSYNC
    170  f371
    171  f371							; Blank all background colors.
    172  f371		       a9 00		      lda	#0
    173  f373		       85 08		      sta	COLUPF
    174  f375		       85 0f		      sta	PF2
    175  f377		       85 0e		      sta	PF1
    176  f379		       85 1c		      sta	EMERALD_SP
    177  f37b
    178  f37b							; Guide lines (2x)
    179  f37b		       a9 02		      lda	#SIGNAL_LINE
    180  f37d		       85 09		      sta	COLUBK
    181  f37f					      REPEAT	6
    182  f37f		       85 02		      sta	WSYNC
    181  f37f					      REPEND
    182  f381		       85 02		      sta	WSYNC
    181  f381					      REPEND
    182  f383		       85 02		      sta	WSYNC
    181  f383					      REPEND
    182  f385		       85 02		      sta	WSYNC
    181  f385					      REPEND
    182  f387		       85 02		      sta	WSYNC
    181  f387					      REPEND
    182  f389		       85 02		      sta	WSYNC
    183  f38b					      REPEND
    184  f38b		       a9 00		      lda	#$00
    185  f38d		       85 09		      sta	COLUBK
    186  f38f
    187  f38f							; Restore stack pointer
    188  f38f		       a6 95		      ldx	RamStackBkp
    189  f391		       9a		      txs
    190  f392
    191  f392							; Display the rest of the blank screen.
      0  f392					      TIMER_SETUP	25
      1  f392				   .lines     SET	25
      2  f392		       a9 1d		      lda	#(((.lines)*76-14)/64)
      3  f394		       85 02		      sta	WSYNC
      4  f396		       8d 96 02 	      sta	TIM64T
    193  f399		       85 02		      sta	WSYNC
      0  f39b					      TIMER_WAIT
      1  f39b				   .waittimer
      2  f39b		       ad 84 02 	      lda	INTIM
      3  f39e		       d0 fb		      bne	.waittimer
      4  f3a0		       85 02		      sta	WSYNC
      0  f3a2					      ASSERT_RUNTIME	"_scan == (#37 + #192)"
      1  f3a2				   .COND      SET	"_scan == (#37 + #192)"
 ASSERT: breakif { pc== $f3a2  && !(  _scan == (#37 + #192)  ) }
      2  f3a2					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    196  f3a2
    197  f3a2							; Overscan
    198  f3a2				   Overscan   subroutine
    199  f3a2		       85 01		      sta	VBLANK
      0  f3a4					      TIMER_SETUP	29
      1  f3a4				   .lines     SET	29
      2  f3a4		       a9 22		      lda	#(((.lines)*76-14)/64)
      3  f3a6		       85 02		      sta	WSYNC
      4  f3a8		       8d 96 02 	      sta	TIM64T
    201  f3ab
    202  f3ab		       20 bb f3 	      jsr	MoveJoystick
    203  f3ae		       20 f2 f3 	      jsr	SpeedCalculation
    204  f3b1
      0  f3b1					      TIMER_WAIT
      1  f3b1				   .waittimer
      2  f3b1		       ad 84 02 	      lda	INTIM
      3  f3b4		       d0 fb		      bne	.waittimer
      4  f3b6		       85 02		      sta	WSYNC
      0  f3b8					      ASSERT_RUNTIME	"_scan == (#37 + #192 + #29)"
      1  f3b8				   .COND      SET	"_scan == (#37 + #192 + #29)"
 ASSERT: breakif { pc== $f3b8  && !(  _scan == (#37 + #192 + #29)  ) }
      2  f3b8					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    207  f3b8
    208  f3b8		       4c 80 f2 	      jmp	VerticalSync
------- FILE main.s
------- FILE game_input.s LEVEL 2 PASS 2
      0  f3bb					      include	"game_input.s"
      1  f3bb							; Handles input checking. Called from overscan.
      2  f3bb
      3  f3bb							; Read joystick movement and apply to object 0
      4  f3bb				   MoveJoystick
      5  f3bb							; Move vertically
      6  f3bb							; (up and down are actually reversed since ypos starts at bottom)
      7  f3bb							;     ldx YPos
      8  f3bb		       a9 10		      lda	#%00010000	;Up?
      9  f3bd		       2c 80 02 	      bit	SWCHA
     10  f3c0		       d0 0d		      bne	SkipMoveUp
     11  f3c2
     12  f3c2		       18		      clc
     13  f3c3		       a5 88		      lda	Speed2
     14  f3c5		       69 0c		      adc	#12
     15  f3c7		       85 88		      sta	Speed2
     16  f3c9		       a5 87		      lda	Speed1
     17  f3cb		       69 00		      adc	#00
     18  f3cd		       85 87		      sta	Speed1
     19  f3cf
     20  f3cf				   SkipMoveUp
     21  f3cf		       a6 86		      ldx	XPos
     22  f3d1
     23  f3d1							; Only check left/right on odd frames;
     24  f3d1							; TODO make this just a fractional speed
     25  f3d1							; rather than dropping frames
     26  f3d1		       a9 01		      lda	#01
     27  f3d3		       25 83		      and	FrameCount
     28  f3d5		       d0 18		      bne	SkipMoveRight
     29  f3d7
     30  f3d7
     31  f3d7							; Move horizontally
     32  f3d7		       a9 40		      lda	#%01000000	;Left?
     33  f3d9		       2c 80 02 	      bit	SWCHA
     34  f3dc		       d0 05		      bne	SkipMoveLeft
     35  f3de		       e0 1d		      cpx	#29
     36  f3e0		       90 01		      bcc	SkipMoveLeft
     37  f3e2		       ca		      dex
     38  f3e3
     39  f3e3							; Reflect
     40  f3e3							;     lda #$ff
     41  f3e3							;     sta REFP0
     42  f3e3				   SkipMoveLeft
     43  f3e3		       a9 80		      lda	#%10000000	;Right?
     44  f3e5		       2c 80 02 	      bit	SWCHA
     45  f3e8		       d0 05		      bne	SkipMoveRight
     46  f3ea		       e0 80		      cpx	#128
     47  f3ec		       b0 01		      bcs	SkipMoveRight
     48  f3ee		       e8		      inx
     49  f3ef
     50  f3ef							; Reflect
     51  f3ef							;     lda #$0
     52  f3ef							;     sta REFP0
     53  f3ef				   SkipMoveRight
     54  f3ef		       86 86		      stx	XPos
     55  f3f1		       60		      rts
     56  f3f2
     57  f3f2
     58  f3f2				   SpeedCalculation
     59  f3f2		       38		      sec
     60  f3f3		       a5 88		      lda	Speed2
     61  f3f5		       e9 07		      sbc	#7
     62  f3f7		       85 88		      sta	Speed2
     63  f3f9		       a5 87		      lda	Speed1
     64  f3fb		       e9 00		      sbc	#0
     65  f3fd		       85 87		      sta	Speed1
     66  f3ff
     67  f3ff		       18		      clc
     68  f400		       a5 8a		      lda	YPos2
     69  f402		       65 88		      adc	Speed2
     70  f404		       85 8a		      sta	YPos2
     71  f406		       a5 89		      lda	YPos
     72  f408		       65 87		      adc	Speed1
     73  f40a		       85 89		      sta	YPos
     74  f40c
     75  f40c		       c9 3e		      cmp	#FLOOR_OFFSET
     76  f40e		       b0 0a		      bcs	NewThing2
     77  f410
     78  f410							; Reset to floor
     79  f410		       a9 3e		      lda	#FLOOR_OFFSET
     80  f412		       85 89		      sta	YPos
     81  f414		       a9 00		      lda	#0
     82  f416		       85 87		      sta	Speed1
     83  f418		       85 88		      sta	Speed2
     84  f41a				   NewThing2
     85  f41a
     86  f41a		       c9 be		      cmp	#CEILING_OFFSET
     87  f41c		       90 0a		      bcc	.next
     88  f41e
     89  f41e							; Reset to ceiling
     90  f41e		       a9 be		      lda	#CEILING_OFFSET
     91  f420		       85 89		      sta	YPos
     92  f422		       a9 00		      lda	#0
     93  f424		       85 87		      sta	Speed1
     94  f426		       85 88		      sta	Speed2
     95  f428				   .next
     96  f428		       60		      rts
     97  f429
     98  f429
     99  f429
    100  f429							; Subroutine
    101  f429				   SetHorizPos
    102  f429		       85 02		      sta	WSYNC	; start a new line
    103  f42b		       24 00		      bit	0	; waste 3 cycles
    104  f42d		       38		      sec		; set carry flag
    105  f42e				   DivideLoop
    106  f42e		       e9 0f		      sbc	#15	; subtract 15
    107  f430		       b0 fc		      bcs	DivideLoop	; branch until negative
    108  f432		       49 07		      eor	#7	; calculate fine offset
    109  f434		       0a		      asl
    110  f435		       0a		      asl
    111  f436		       0a		      asl
    112  f437		       0a		      asl
    113  f438		       95 10		      sta	JET_SP_RESET,x	; fix coarse position
    114  f43a		       95 20		      sta	JET_SP_HMOVE,x	; set fine offset
    115  f43c		       60		      rts		; return to caller
------- FILE main.s
------- FILE kernel_border.s LEVEL 2 PASS 2
      0  f43d					      include	"kernel_border.s"
      1  f43d							; Visible Kernel
      2  f43d
      3  f43d				   KernelBorder subroutine
      4  f43d		       85 02		      sta	WSYNC	; ??? Is this needed?
      5  f43f
      6  f43f							; First HMOVE
      7  f43f		       85 2a		      sta	HMOVE
      8  f441
      9  f441							; Border top
     10  f441		       a9 00		      lda	#0
     11  f443		       85 08		      sta	COLUPF
     12  f445		       85 0e		      sta	PF1
     13  f447		       85 0f		      sta	PF2
     14  f449		       a9 02		      lda	#SIGNAL_LINE
     15  f44b		       85 09		      sta	COLUBK
     16  f44d
     17  f44d					      REPEAT	6
     18  f44d		       85 02		      sta	WSYNC
     17  f44d					      REPEND
     18  f44f		       85 02		      sta	WSYNC
     17  f44f					      REPEND
     18  f451		       85 02		      sta	WSYNC
     17  f451					      REPEND
     18  f453		       85 02		      sta	WSYNC
     17  f453					      REPEND
     18  f455		       85 02		      sta	WSYNC
     17  f455					      REPEND
     18  f457		       85 02		      sta	WSYNC
     19  f459					      REPEND
     20  f459
     21  f459		       a9 00		      lda	#0
     22  f45b		       85 09		      sta	COLUBK
     23  f45d		       85 02		      sta	WSYNC
     24  f45f
     25  f45f							; Start top border
     26  f45f				   border_top
     27  f45f							; Make the playfield solid.
     28  f45f		       a9 3f		      lda	#%00111111
     29  f461		       85 0e		      sta	PF1
     30  f463		       a9 ff		      lda	#%11111111
     31  f465		       85 0f		      sta	PF2
     32  f467
     33  f467		       a9 42		      lda	#COL_BG
     34  f469		       a0 00		      ldy	#0
     35  f46b
     36  f46b							; X_XXXX_XX
     37  f46b							; Commented lines removed to save on space.
     38  f46b		       85 08		      sta	COLUPF
     39  f46d		       85 02		      sta	WSYNC
     40  f46f		       84 08		      sty	COLUPF
     41  f471		       85 02		      sta	WSYNC
     42  f473		       85 08		      sta	COLUPF
     43  f475		       85 02		      sta	WSYNC
     44  f477							; sta COLUPF
     45  f477		       85 02		      sta	WSYNC
     46  f479							; sta COLUPF
     47  f479		       85 02		      sta	WSYNC
     48  f47b		       84 08		      sty	COLUPF
     49  f47d		       85 02		      sta	WSYNC
     50  f47f		       85 08		      sta	COLUPF
     51  f481
     52  f481		       85 02		      sta	WSYNC
     53  f483							; sta COLUPF
     54  f483
     55  f483				   PlayArea
     56  f483							; PF is now the playing area
      0  f483					      ASSERT_RUNTIME	"_scycles == #0"
      1  f483				   .COND      SET	"_scycles == #0"
 ASSERT: breakif { pc== $f483  && !(  _scycles == #0  ) }
      2  f483					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
      0  f483					      sleep	61
      1  f483				   .CYCLES    SET	61
      2  f483
      3  f483				  -	      IF	.CYCLES < 2
      4  f483				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f483				  -	      ERR
      6  f483					      ENDIF
      7  f483
      8  f483					      IF	.CYCLES & 1
      9  f483					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f483		       04 00		      nop	0
     11  f485				  -	      ELSE
     12  f485				  -	      bit	VSYNC
     13  f485					      ENDIF
     14  f485				   .CYCLES    SET	.CYCLES - 3
     15  f485					      ENDIF
     16  f485
     17  f485					      REPEAT	.CYCLES / 2
     18  f485		       ea		      nop
     17  f485					      REPEND
     18  f486		       ea		      nop
     17  f486					      REPEND
     18  f487		       ea		      nop
     17  f487					      REPEND
     18  f488		       ea		      nop
     17  f488					      REPEND
     18  f489		       ea		      nop
     17  f489					      REPEND
     18  f48a		       ea		      nop
     17  f48a					      REPEND
     18  f48b		       ea		      nop
     17  f48b					      REPEND
     18  f48c		       ea		      nop
     17  f48c					      REPEND
     18  f48d		       ea		      nop
     17  f48d					      REPEND
     18  f48e		       ea		      nop
     17  f48e					      REPEND
     18  f48f		       ea		      nop
     17  f48f					      REPEND
     18  f490		       ea		      nop
     17  f490					      REPEND
     18  f491		       ea		      nop
     17  f491					      REPEND
     18  f492		       ea		      nop
     17  f492					      REPEND
     18  f493		       ea		      nop
     17  f493					      REPEND
     18  f494		       ea		      nop
     17  f494					      REPEND
     18  f495		       ea		      nop
     17  f495					      REPEND
     18  f496		       ea		      nop
     17  f496					      REPEND
     18  f497		       ea		      nop
     17  f497					      REPEND
     18  f498		       ea		      nop
     17  f498					      REPEND
     18  f499		       ea		      nop
     17  f499					      REPEND
     18  f49a		       ea		      nop
     17  f49a					      REPEND
     18  f49b		       ea		      nop
     17  f49b					      REPEND
     18  f49c		       ea		      nop
     17  f49c					      REPEND
     18  f49d		       ea		      nop
     17  f49d					      REPEND
     18  f49e		       ea		      nop
     17  f49e					      REPEND
     18  f49f		       ea		      nop
     17  f49f					      REPEND
     18  f4a0		       ea		      nop
     17  f4a0					      REPEND
     18  f4a1		       ea		      nop
     19  f4a2					      REPEND
     59  f4a2		       a9 00		      lda	#%00000000
     60  f4a4		       85 0d		      sta	PF0
     61  f4a6		       a9 20		      lda	#%00100000
     62  f4a8		       85 0e		      sta	PF1
     63  f4aa		       a9 00		      lda	#%00000000
     64  f4ac		       85 0f		      sta	PF2
      0  f4ae					      ASSERT_RUNTIME	"_scycles == #0"
      1  f4ae				   .COND      SET	"_scycles == #0"
 ASSERT: breakif { pc== $f4ae  && !(  _scycles == #0  ) }
      2  f4ae					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
      0  f4ae					      sleep	7
      1  f4ae				   .CYCLES    SET	7
      2  f4ae
      3  f4ae				  -	      IF	.CYCLES < 2
      4  f4ae				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f4ae				  -	      ERR
      6  f4ae					      ENDIF
      7  f4ae
      8  f4ae					      IF	.CYCLES & 1
      9  f4ae					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f4ae		       04 00		      nop	0
     11  f4b0				  -	      ELSE
     12  f4b0				  -	      bit	VSYNC
     13  f4b0					      ENDIF
     14  f4b0				   .CYCLES    SET	.CYCLES - 3
     15  f4b0					      ENDIF
     16  f4b0
     17  f4b0					      REPEAT	.CYCLES / 2
     18  f4b0		       ea		      nop
     17  f4b0					      REPEND
     18  f4b1		       ea		      nop
     19  f4b2					      REPEND
     67  f4b2		       4c e4 f4 	      jmp	row_start
     68  f4b5							; enter row on cycle 10.
     69  f4b5
     70  f4b5							; reset the background for bottom of playfield
     71  f4b5				   border_bottom
     72  f4b5							;sta WSYNC
     73  f4b5
     74  f4b5							; Form the bottom of the level frame.
     75  f4b5		       a9 3f		      lda	#%00111111
     76  f4b7		       85 0e		      sta	PF1
     77  f4b9		       a9 ff		      lda	#%11111111
     78  f4bb		       85 0f		      sta	PF2
     79  f4bd
     80  f4bd							; Clear all sprites.
     81  f4bd		       a9 00		      lda	#0
     82  f4bf		       85 1c		      sta	EMERALD_SP
     83  f4c1		       85 1b		      sta	JET_SP
     84  f4c3		       85 1e		      sta	EMERALD_MI_ENABLE
     85  f4c5
     86  f4c5		       a9 42		      lda	#COL_BG
     87  f4c7		       a0 00		      ldy	#0
     88  f4c9		       85 02		      sta	WSYNC
     89  f4cb
     90  f4cb		       84 08		      sty	COLUPF
     91  f4cd		       85 02		      sta	WSYNC
     92  f4cf
     93  f4cf		       85 08		      sta	COLUPF
     94  f4d1		       85 02		      sta	WSYNC
     95  f4d3
     96  f4d3		       85 02		      sta	WSYNC
     97  f4d5
     98  f4d5		       85 02		      sta	WSYNC
     99  f4d7
    100  f4d7		       84 08		      sty	COLUPF
    101  f4d9		       85 02		      sta	WSYNC
    102  f4db
    103  f4db		       85 08		      sta	COLUPF
    104  f4dd		       85 02		      sta	WSYNC
    105  f4df		       85 02		      sta	WSYNC
    106  f4e1		       4c 6f f3 	      jmp	FrameEnd
------- FILE main.s
------- FILE kernel_row.s LEVEL 2 PASS 2
      0  f4e4					      include	"kernel_row.s"
      1  f4e4							; Frame Start
      2  f4e4
      3  f4e4							; Macros for calculating sprite values (GRPx).
      4  f4e4
      5  f4e4							; Load the player graphics for this scanline using SpriteEnd (3c + 17c)
      6  f4e4					      mac	kernel_load_player
      7  f4e4							; expects "lda #SPRITE_HEIGHT" before this ; 3c
      8  f4e4					      dcp	SpriteEnd	; 5c
      9  f4e4					      ldy	#0	; 2c
     10  f4e4							; constant 6c:
     11  f4e4					      .byte	$b0, $01	; 2c / 3c (taken)  : bcs +01 (skipping 1-byte bit instr)
     12  f4e4					      .byte	$2c	; 4c / 0c		: bit (skip next two bytes)
     13  f4e4					      ldy	SpriteEnd
     14  f4e4							; 4c
     15  f4e4					      ldx	Frame0,Y
     16  f4e4					      endm
     17  f4e4
     18  f4e4							; mac jet_spritedata_calc
     19  f4e4							;
     20  f4e4							; loads the offset from Frame0 in Y, and the sprite value in A, and stores it in
     21  f4e4							; GRP0.
     22  f4e4					      mac	jet_spritedata_calc
     23  f4e4							; loader
     24  f4e4					      lda	#SPRITE_HEIGHT
     25  f4e4					      dcp	SpriteEnd
     26  f4e4					      ldy	SpriteEnd
     27  f4e4
     28  f4e4							; 4c
     29  f4e4							; This must never be 5 cycles This means Frame0 must be aligned and loading
     30  f4e4							; from Frame0 + Y must never cross a page boundary.
     31  f4e4					      lda	Frame0,Y
     32  f4e4							; 6c
     33  f4e4					      .byte	$b0, $01	;2c / 3c (taken)
     34  f4e4					      .byte	$2c	; 4c / 0c
     35  f4e4					      sta	JET_SP	; 0c / 3c
     36  f4e4					      endm
     37  f4e4
     38  f4e4				   row_start
     39  f4e4
     40  f4e4							; [scanline 1]
     41  f4e4				   row_1
     42  f4e4							; Enter after scanline starts on row "9" and wraps
      0  f4e4					      ASSERT_RUNTIME	"_scycles == #10"
      1  f4e4				   .COND      SET	"_scycles == #10"
 ASSERT: breakif { pc== $f4e4  && !(  _scycles == #10  ) }
      2  f4e4					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
     44  f4e4
      0  f4e4					      jet_spritedata_calc
      1  f4e4
      2  f4e4		       a9 09		      lda	#SPRITE_HEIGHT
      3  f4e6		       c7 85		      dcp	SpriteEnd
      4  f4e8		       a4 85		      ldy	SpriteEnd
      5  f4ea
      6  f4ea
      7  f4ea
      8  f4ea
      9  f4ea		       b9 00 f7 	      lda	Frame0,Y
     10  f4ed
     11  f4ed		       b0 01		      .byte.b	$b0, $01
     12  f4ef		       2c		      .byte.b	$2c
     13  f4f0		       85 1b		      sta	JET_SP
     46  f4f2
     47  f4f2							; Set stack pointer for PHP use from RamKernelPhpTarget.
     48  f4f2		       a6 96		      ldx	RamKernelPhpTarget
     49  f4f4		       9a		      txs
     50  f4f5
     51  f4f5							; Nibble VM.
     52  f4f5		       a5 90		      lda	RamNibbleVar1
     53  f4f7				   nibble_kernel_1
      0  f4f7					      NIBBLE_gem_kernel
      1  f4f7				   .if_1
      2  f4f7		       0a		      asl
      3  f4f8		       90 2a		      bcc	.endif_1
      4  f4fa				   .if_2
      5  f4fa		       0a		      asl
      6  f4fb		       90 15		      bcc	.else_2
      7  f4fd		       ae 7a f2 	      ldx	[NIBBLE_gem_kernel_OPCODE_1 + 0]
      8  f500		       8e 16 f0 	      stx	[[KernelB_D - $100 + 0] + 0]
      9  f503		       ae 7b f2 	      ldx	[NIBBLE_gem_kernel_OPCODE_2 + 0]
     10  f506		       8e 17 f0 	      stx	[[KernelB_D - $100 + 1] + 0]
     11  f509		       ae 7c f2 	      ldx	[NIBBLE_gem_kernel_OPCODE_2 + 1]
     12  f50c		       8e 18 f0 	      stx	[[KernelB_D - $100 + 1] + 1]
     13  f50f		       4c 24 f5 	      jmp	.endif_2
     14  f512				   .else_2
     15  f512		       ae 7d f2 	      ldx	[NIBBLE_gem_kernel_OPCODE_3 + 0]
     16  f515		       8e 20 f0 	      stx	[[KernelB_H - $100 + 0] + 0]
     17  f518		       ae 7e f2 	      ldx	[NIBBLE_gem_kernel_OPCODE_4 + 0]
     18  f51b		       8e 21 f0 	      stx	[[KernelB_H - $100 + 1] + 0]
     19  f51e		       ae 7f f2 	      ldx	[NIBBLE_gem_kernel_OPCODE_4 + 1]
     20  f521		       8e 22 f0 	      stx	[[KernelB_H - $100 + 1] + 1]
     21  f524				   .endif_2
     22  f524				   .endif_1
     55  f524		       85 02		      sta	WSYNC
     56  f526
     57  f526							; [[[Nibble VM.]]]
     58  f526							; sleep 41
     59  f526
     60  f526
      0  f526					      ASSERT_RUNTIME	"_scycles == #0"
      1  f526				   .COND      SET	"_scycles == #0"
 ASSERT: breakif { pc== $f526  && !(  _scycles == #0  ) }
      2  f526					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
     62  f526
     63  f526							; [scanline 2]
     64  f526				   row_2
      0  f526					      jet_spritedata_calc
      1  f526
      2  f526		       a9 09		      lda	#SPRITE_HEIGHT
      3  f528		       c7 85		      dcp	SpriteEnd
      4  f52a		       a4 85		      ldy	SpriteEnd
      5  f52c
      6  f52c
      7  f52c
      8  f52c
      9  f52c		       b9 00 f7 	      lda	Frame0,Y
     10  f52f
     11  f52f		       b0 01		      .byte.b	$b0, $01
     12  f531		       2c		      .byte.b	$2c
     13  f532		       85 1b		      sta	JET_SP
     66  f534
     67  f534							; Black out playfield
     68  f534							; TODO This should be done with playfield pixels, not color.
     69  f534		       a9 00		      lda	#0
     70  f536		       85 08		      sta	COLUPF
     71  f538
     72  f538							; [[[Nibble VM.]]]
      0  f538					      sleep	35
      1  f538				   .CYCLES    SET	35
      2  f538
      3  f538				  -	      IF	.CYCLES < 2
      4  f538				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f538				  -	      ERR
      6  f538					      ENDIF
      7  f538
      8  f538					      IF	.CYCLES & 1
      9  f538					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f538		       04 00		      nop	0
     11  f53a				  -	      ELSE
     12  f53a				  -	      bit	VSYNC
     13  f53a					      ENDIF
     14  f53a				   .CYCLES    SET	.CYCLES - 3
     15  f53a					      ENDIF
     16  f53a
     17  f53a					      REPEAT	.CYCLES / 2
     18  f53a		       ea		      nop
     17  f53a					      REPEND
     18  f53b		       ea		      nop
     17  f53b					      REPEND
     18  f53c		       ea		      nop
     17  f53c					      REPEND
     18  f53d		       ea		      nop
     17  f53d					      REPEND
     18  f53e		       ea		      nop
     17  f53e					      REPEND
     18  f53f		       ea		      nop
     17  f53f					      REPEND
     18  f540		       ea		      nop
     17  f540					      REPEND
     18  f541		       ea		      nop
     17  f541					      REPEND
     18  f542		       ea		      nop
     17  f542					      REPEND
     18  f543		       ea		      nop
     17  f543					      REPEND
     18  f544		       ea		      nop
     17  f544					      REPEND
     18  f545		       ea		      nop
     17  f545					      REPEND
     18  f546		       ea		      nop
     17  f546					      REPEND
     18  f547		       ea		      nop
     17  f547					      REPEND
     18  f548		       ea		      nop
     17  f548					      REPEND
     18  f549		       ea		      nop
     19  f54a					      REPEND
     74  f54a
     75  f54a		       a9 04		      lda	#4
     76  f54c		       8d 96 02 	      sta	TIM64T
     77  f54f
     78  f54f							; Load PF1 value
     79  f54f		       a9 a0		      lda	#%10100000
     80  f551		       85 93		      sta	RamPF1Value
     81  f553
     82  f553							; Enable playfield at end of scanline
     83  f553		       a9 42		      lda	#COL_BG
     84  f555		       85 08		      sta	COLUPF
     85  f557
      0  f557					      ASSERT_RUNTIME	"_scycles == #0"
      1  f557				   .COND      SET	"_scycles == #0"
 ASSERT: breakif { pc== $f557  && !(  _scycles == #0  ) }
      2  f557					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
     87  f557
     88  f557							; [scanline 3]
     89  f557				   row_3
      0  f557					      jet_spritedata_calc
      1  f557
      2  f557		       a9 09		      lda	#SPRITE_HEIGHT
      3  f559		       c7 85		      dcp	SpriteEnd
      4  f55b		       a4 85		      ldy	SpriteEnd
      5  f55d
      6  f55d
      7  f55d
      8  f55d
      9  f55d		       b9 00 f7 	      lda	Frame0,Y
     10  f560
     11  f560		       b0 01		      .byte.b	$b0, $01
     12  f562		       2c		      .byte.b	$2c
     13  f563		       85 1b		      sta	JET_SP
     91  f565
     92  f565							; Pre-populate graphics.
     93  f565		       a9 09		      lda	#SPRITE_HEIGHT
      0  f567					      KERNEL_LOAD_PLAYER
      1  f567
      2  f567		       c7 85		      dcp	SpriteEnd
      3  f569		       a0 00		      ldy	#0
      4  f56b
      5  f56b		       b0 01		      .byte.b	$b0, $01
      6  f56d		       2c		      .byte.b	$2c
      7  f56e		       a4 85		      ldy	SpriteEnd
      8  f570
      9  f570		       be 00 f7 	      ldx	Frame0,Y
     95  f573		       86 94		      stx	RamKernelGRP0
      0  f575					      KERNEL_LOAD_PLAYER
      1  f575
      2  f575		       c7 85		      dcp	SpriteEnd
      3  f577		       a0 00		      ldy	#0
      4  f579
      5  f579		       b0 01		      .byte.b	$b0, $01
      6  f57b		       2c		      .byte.b	$2c
      7  f57c		       a4 85		      ldy	SpriteEnd
      8  f57e
      9  f57e		       be 00 f7 	      ldx	Frame0,Y
     97  f581		       8e 02 f0 	      stx	[CBSRAM_KERNEL_WRITE + 2]
     98  f584		       ad 94 00 	      lda.w	RamKernelGRP0	; Load sprite 2 into A
     99  f587
    100  f587							; [scanlines 4-5]
    101  f587							; We jump immediately into scanlines 4-5, the "gem kernel"
    102  f587		       a6 97		      ldx	RamKernelX
    103  f589		       a4 98		      ldy	RamKernelY
      0  f58b					      ASSERT_RUNTIME	"_scycles == #73"
      1  f58b				   .COND      SET	"_scycles == #73"
 ASSERT: breakif { pc== $f58b  && !(  _scycles == #73  ) }
      2  f58b					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    105  f58b		       4c 03 f1 	      jmp	CBSRAM_KERNEL_ENTRY
    106  f58e
    107  f58e							; [scanline 6]
    108  f58e
    109  f58e							; Try to avoid page crossing in jet_spritedata_calc
    110  f58e							; TODO enforce this with ASSERT_RUNTIME instead?
    111  f590		       00 00		      align	16
    112  f590
    113  f590				   row_after_kernel
    114  f590				   row_6
      0  f590					      ASSERT_RUNTIME	"_scycles == #0"
      1  f590				   .COND      SET	"_scycles == #0"
 ASSERT: breakif { pc== $f590  && !(  _scycles == #0  ) }
      2  f590					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    116  f590
    117  f590							; Cleanup from the kernel.
    118  f590		       a9 00		      lda	#0
    119  f592		       85 1e		      sta	EMERALD_MI_ENABLE
    120  f594		       85 1c		      sta	EMERALD_SP
    121  f596		       85 08		      sta	COLUPF
    122  f598
      0  f598					      jet_spritedata_calc
      1  f598
      2  f598		       a9 09		      lda	#SPRITE_HEIGHT
      3  f59a		       c7 85		      dcp	SpriteEnd
      4  f59c		       a4 85		      ldy	SpriteEnd
      5  f59e
      6  f59e
      7  f59e
      8  f59e
      9  f59e		       b9 00 f7 	      lda	Frame0,Y
     10  f5a1
     11  f5a1		       b0 01		      .byte.b	$b0, $01
     12  f5a3		       2c		      .byte.b	$2c
     13  f5a4		       85 1b		      sta	JET_SP
    124  f5a6
    125  f5a6							; Idle.
    126  f5a6		       85 02		      sta	WSYNC
    127  f5a8
    128  f5a8							; [scanline 7]
    129  f5a8				   row_7
      0  f5a8					      jet_spritedata_calc
      1  f5a8
      2  f5a8		       a9 09		      lda	#SPRITE_HEIGHT
      3  f5aa		       c7 85		      dcp	SpriteEnd
      4  f5ac		       a4 85		      ldy	SpriteEnd
      5  f5ae
      6  f5ae
      7  f5ae
      8  f5ae
      9  f5ae		       b9 00 f7 	      lda	Frame0,Y
     10  f5b1
     11  f5b1		       b0 01		      .byte.b	$b0, $01
     12  f5b3		       2c		      .byte.b	$2c
     13  f5b4		       85 1b		      sta	JET_SP
    131  f5b6
    132  f5b6		       a9 42		      lda	#COL_BG
    133  f5b8		       85 08		      sta	COLUPF
    134  f5ba
    135  f5ba							; FRAMESWITCH
    136  f5ba		       a9 01		      lda	#01
    137  f5bc		       25 83		      and	FrameCount
    138  f5be		       d0 13		      bne	loadframe2
    139  f5c0
    140  f5c0							; Perform gem loading for Kernel A.
    141  f5c0
    142  f5c0				   loadframe1
      0  f5c0					      ASSERT_RUNTIME	"_scycles == #32"
      1  f5c0				   .COND      SET	"_scycles == #32"
 ASSERT: breakif { pc== $f5c0  && !(  _scycles == #32  ) }
      2  f5c0					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    144  f5c0
    145  f5c0							; Emerald byte setting 1A
    146  f5c0							; ldx #0
    147  f5c0							; lda KERNEL_STORAGE_R,X
    148  f5c0							; sta GEM_00_W
    149  f5c0							; inx
    150  f5c0							; lda KERNEL_STORAGE_R,X
    151  f5c0							; sta GEM_04_W
    152  f5c0							; inx
    153  f5c0							; lda KERNEL_STORAGE_R,X
    154  f5c0							; sta GEM_09_W
    155  f5c0							; inx
    156  f5c0
    157  f5c0		       85 02		      sta	WSYNC
    158  f5c2
    159  f5c2							; [scanline 8]
      0  f5c2					      jet_spritedata_calc
      1  f5c2
      2  f5c2		       a9 09		      lda	#SPRITE_HEIGHT
      3  f5c4		       c7 85		      dcp	SpriteEnd
      4  f5c6		       a4 85		      ldy	SpriteEnd
      5  f5c8
      6  f5c8
      7  f5c8
      8  f5c8
      9  f5c8		       b9 00 f7 	      lda	Frame0,Y
     10  f5cb
     11  f5cb		       b0 01		      .byte.b	$b0, $01
     12  f5cd		       2c		      .byte.b	$2c
     13  f5ce		       85 1b		      sta	JET_SP
    161  f5d0
    162  f5d0							; Emerald byte setting 1B
    163  f5d0							; lda KERNEL_STORAGE_R,X
    164  f5d0							; sta GEM_13_W
    165  f5d0							; inx
    166  f5d0							; lda KERNEL_STORAGE_R,X
    167  f5d0							; sta GEM_17_W
    168  f5d0							; inx
    169  f5d0							; lda KERNEL_STORAGE_R,X
    170  f5d0							; sta GEM_18_W
    171  f5d0							; inx
    172  f5d0							; lda KERNEL_STORAGE_R,X
    173  f5d0							; sta GEM_22_W
    174  f5d0
    175  f5d0		       4c e6 f5 	      jmp	row_8_end
    176  f5d3
    177  f5d3							; Perform gem loading for Kernel B.
    178  f5d3
    179  f5d3				   loadframe2
      0  f5d3					      ASSERT_RUNTIME	"_scycles == #33"
      1  f5d3				   .COND      SET	"_scycles == #33"
 ASSERT: breakif { pc== $f5d3  && !(  _scycles == #33  ) }
      2  f5d3					      echo	"ASSERT:", "breakif { pc==", ., " && !( ", .COND, " ) }"
    181  f5d3
    182  f5d3							; Emerald byte setting 2A
    183  f5d3							; ldx #[storage_02 - storage]
    184  f5d3							; lda KERNEL_STORAGE_R,X
    185  f5d3							; sta GEM_02_W
    186  f5d3							; inx
    187  f5d3							; lda KERNEL_STORAGE_R,X
    188  f5d3							; sta GEM_06_W
    189  f5d3							; inx
    190  f5d3							; lda KERNEL_STORAGE_R,X
    191  f5d3							; sta GEM_08_W
    192  f5d3							; inx
    193  f5d3
    194  f5d3		       85 02		      sta	WSYNC
    195  f5d5
    196  f5d5							; [scanline 8]
    197  f5d5				   row_8
      0  f5d5					      jet_spritedata_calc
      1  f5d5
      2  f5d5		       a9 09		      lda	#SPRITE_HEIGHT
      3  f5d7		       c7 85		      dcp	SpriteEnd
      4  f5d9		       a4 85		      ldy	SpriteEnd
      5  f5db
      6  f5db
      7  f5db
      8  f5db
      9  f5db		       b9 00 f7 	      lda	Frame0,Y
     10  f5de
     11  f5de		       b0 01		      .byte.b	$b0, $01
     12  f5e0		       2c		      .byte.b	$2c
     13  f5e1		       85 1b		      sta	JET_SP
    199  f5e3
    200  f5e3							; Emerald byte setting 2B
    201  f5e3							; lda KERNEL_STORAGE_R,X
    202  f5e3							; sta GEM_11_W
    203  f5e3							; inx
    204  f5e3							; lda KERNEL_STORAGE_R,X
    205  f5e3							; sta GEM_15_W
    206  f5e3							; inx
    207  f5e3							; lda KERNEL_STORAGE_R,X
    208  f5e3							; sta GEM_20_W
    209  f5e3							; inx
    210  f5e3							; lda KERNEL_STORAGE_R,X
    211  f5e3							; sta GEM_24_W
    212  f5e3
    213  f5e3		       4c e6 f5 	      jmp	row_8_end
    214  f5e6
    215  f5e6							; Common row 8 return.
    216  f5e6
    217  f5e6				   row_8_end
    218  f5e6							; Idle.
    219  f5e6		       85 02		      sta	WSYNC
    220  f5e8
    221  f5e8							; [scanline 8]
    222  f5e8							; Repeat loop until LoopCount < 0
    223  f5e8		       c6 82		      dec	LoopCount
    224  f5ea		       30 03		      bmi	row_end
    225  f5ec		       4c e4 f4 	      jmp	row_start
    226  f5ef				   row_end
    227  f5ef		       4c b5 f4 	      jmp	border_bottom
------- FILE main.s
------- FILE kernel_gem.s LEVEL 2 PASS 2
      0  f5f2					      include	"kernel_gem.s"
      1  f5f2							;
      2  f5f2							; Gem Kernels
      3  f5f2							;
      4  f5f2							; Gems are displayed in alternating kernels. This chart shows
      5  f5f2							; which kernel is responsible for which gem, with missiles denoted.
      6  f5f2							;
      7  f5f2							;  1:	 |SS  SS  MSS  |SS   SS  SS  |	      kernel 1 (S = Sprite, M = missile)
      8  f5f2							;  2:	 |  SS	SS   SS|  SSM  SS  SS|	      kernel 2
      9  f5f2							;  =	 |1122112221122|1122111221122|	      kernel #
     10  f5f2							;  #	 0^	 8^	  17^	    26^       gem index
     11  f5f2							;
     12  f5f2							; The middle bar indicates where the pattern reverses.
     13  f5f2							;
     14  f5f2							; Because we can repeat a sprite multiple times, and reset the sprite
     15  f5f2							; occurance mid-line, we can render close to half of the 26 gems a line
     16  f5f2							; requires with a single sprite. By alternating sprites each frame with an...
     17  f5f2							; acceptable amount of flicker (15Hz) we can render almost all the gems on each
     18  f5f2							; line, except for two. These are instead rendered by the missile, which
     19  f5f2							; corresponds to the sprite and must have the same color and repeat pattern.
     20  f5f2
     21  f5f2							; for copying
     22  f600		       00 00 00 00*	      align	256
     23  f600
     24  f600							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     25  f600							;
     26  f600							; GEM KERNEL A
     27  f600							;
     28  f600
     29  f600				   kernel_1_start subroutine
     30  f600					      rorg	$f100
     31  f600
     32  f600							; Kernel Marker
     33  f600		       0a		      .byte.b	$A
     34  f601
     35  f601				   KernelA_early
     36  f601							; Early code to set next GRP0 image. Value is overwritten
     37  f601		       a9 ff		      lda	#$ff
     38  f603
     39  f603				   KernelA    subroutine
      0  f603					      ASSERT_RUNTIME_KERNEL	$A, "_scycles == #0"
      1  f603				   .KERNEL    SET	$A
      2  f603				   .COND      SET	"_scycles == #0"
 ASSERT: breakif { pc== $f103  && ( *$f100 ==  $a   ) && ! (  _scycles == #0  ) }
      3  f603					      echo	"ASSERT:", "breakif { pc==", ., " && ( *$f100 == ", .KERNEL, "  ) && ! ( ", .COND, " ) }"
     41  f603
     42  f603							; Write Gemini 0A into delayed sprite register
     43  f603		       84 1c		      sty	EMERALD_SP
     44  f605							; Write Player from accumulator. When writing to the other sprite, the
     45  f605							; TIA will copy Gemini 0A into visible sprite register
     46  f605		       85 1b		      sta	JET_SP
     47  f607							; Write Gemini 1A into delayed sprite register
     48  f607		       84 1c		      sty	EMERALD_SP
     49  f609
      0  f609					      sleep	5
      1  f609				   .CYCLES    SET	5
      2  f609
      3  f609				  -	      IF	.CYCLES < 2
      4  f609				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f609				  -	      ERR
      6  f609					      ENDIF
      7  f609
      8  f609					      IF	.CYCLES & 1
      9  f609					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f609		       04 00		      nop	0
     11  f60b				  -	      ELSE
     12  f60b				  -	      bit	VSYNC
     13  f60b					      ENDIF
     14  f60b				   .CYCLES    SET	.CYCLES - 3
     15  f60b					      ENDIF
     16  f60b
     17  f60b					      REPEAT	.CYCLES / 2
     18  f60b		       ea		      nop
     19  f60c					      REPEND
     51  f60c
     52  f60c							; Register config
     53  f60c		       a9 01		      lda	#$01
     54  f60e		       85 1e		      sta	EMERALD_MI_ENABLE	; disable missile
     55  f610		       86 26		      stx	VDELP1	; enable delayed sprite
     56  f612
     57  f612							; 22c is critical start of precise GRP0 timing for Kernel A
      0  f612					      ASSERT_RUNTIME_KERNEL	$A, "_scycles == #22"
      1  f612				   .KERNEL    SET	$A
      2  f612				   .COND      SET	"_scycles == #22"
 ASSERT: breakif { pc== $f112  && ( *$f100 ==  $a   ) && ! (  _scycles == #22  ) }
      3  f612					      echo	"ASSERT:", "breakif { pc==", ., " && ( *$f100 == ", .KERNEL, "  ) && ! ( ", .COND, " ) }"
     59  f612				   KernelA_A
     60  f612		       85 11		      sta	EMERALD_SP_RESET	; RESPx must be strobed on cycle 25c.
     61  f614				   KernelA_B
      0  f614					      sleep	3
      1  f614				   .CYCLES    SET	3
      2  f614
      3  f614				  -	      IF	.CYCLES < 2
      4  f614				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f614				  -	      ERR
      6  f614					      ENDIF
      7  f614
      8  f614					      IF	.CYCLES & 1
      9  f614					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f614		       04 00		      nop	0
     11  f616				  -	      ELSE
     12  f616				  -	      bit	VSYNC
     13  f616					      ENDIF
     14  f616				   .CYCLES    SET	.CYCLES - 3
     15  f616					      ENDIF
     16  f616
     17  f616				  -	      REPEAT	.CYCLES / 2
     18  f616				  -	      nop
     19  f616					      REPEND
     63  f616				   KernelA_C
     64  f616		       a5 93		      lda	RamPF1Value	; Load PF1 (TODO asymmetrical playfield)
     65  f618
     66  f618
     67  f618							; below has one `php` call (by default: RESET)
     68  f618				   KernelA_D
     69  f618		       84 26		      sty	VDELP1	; Gemini 1A, clear VDELP1. all registers have d0 cleared
     70  f61a				   KernelA_E
     71  f61a		       08		      php		; Reset "medium close" NUSIZ repetition
     72  f61b				   KernelA_F
     73  f61b		       86 1e		      stx	EMERALD_MI_ENABLE	; Enable the missile (if we use %0xx00110 pattern)
     74  f61d				   KernelA_G
     75  f61d		       84 1c		      sty	EMERALD_SP	; Gemini 2A
     76  f61f							; above has php
     77  f61f
     78  f61f				   KernelA_H
     79  f61f		       84 1c		      sty	EMERALD_SP	; Gemini 3A, modified for RST2 along with HMM1
     80  f621
     81  f621							; RST4 vvv
     82  f621				   KernelA_I
     83  f621		       85 11		      sta	EMERALD_SP_RESET	; Reset "medium close" NUSIZ repetition
     84  f623				   KernelA_J		; unchanging
     85  f623		       85 0e		      sta	PF1	; Write asymmetrical playfield register
     86  f625				   KernelA_K
     87  f625		       84 1c		      sty	EMERALD_SP	; Gemini 4A
     88  f627				   KernelA_L
      0  f627					      sleep	3	; free
      1  f627				   .CYCLES    SET	3
      2  f627
      3  f627				  -	      IF	.CYCLES < 2
      4  f627				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f627				  -	      ERR
      6  f627					      ENDIF
      7  f627
      8  f627					      IF	.CYCLES & 1
      9  f627					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f627		       04 00		      nop	0
     11  f629				  -	      ELSE
     12  f629				  -	      bit	VSYNC
     13  f629					      ENDIF
     14  f629				   .CYCLES    SET	.CYCLES - 3
     15  f629					      ENDIF
     16  f629
     17  f629				  -	      REPEAT	.CYCLES / 2
     18  f629				  -	      nop
     19  f629					      REPEND
     90  f629							; RST4 ^^^
     91  f629
     92  f629				   KernelA_M
     93  f629		       84 1c		      sty	EMERALD_SP	; Gemini 5A
     94  f62b				   KernelA_N
     95  f62b				   KernelA_O
      0  f62b					      sleep	2
      1  f62b				   .CYCLES    SET	2
      2  f62b
      3  f62b				  -	      IF	.CYCLES < 2
      4  f62b				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f62b				  -	      ERR
      6  f62b					      ENDIF
      7  f62b
      8  f62b				  -	      IF	.CYCLES & 1
      9  f62b				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f62b				  -	      nop	0
     11  f62b				  -	      ELSE
     12  f62b				  -	      bit	VSYNC
     13  f62b				  -	      ENDIF
     14  f62b				  -.CYCLES    SET	.CYCLES - 3
     15  f62b					      ENDIF
     16  f62b
     17  f62b					      REPEAT	.CYCLES / 2
     18  f62b		       ea		      nop
     19  f62c					      REPEND
     97  f62c
     98  f62c							; reset stack pointer
     99  f62c		       68		      pla
    100  f62d
    101  f62d							; End visible line
      0  f62d					      ASSERT_RUNTIME_KERNEL	$A, "_scycles == #67"
      1  f62d				   .KERNEL    SET	$A
      2  f62d				   .COND      SET	"_scycles == #67"
 ASSERT: breakif { pc== $f12d  && ( *$f100 ==  $a   ) && ! (  _scycles == #67  ) }
      3  f62d					      echo	"ASSERT:", "breakif { pc==", ., " && ( *$f100 == ", .KERNEL, "  ) && ! ( ", .COND, " ) }"
    103  f62d
    104  f62d				   KernelA_branch
    105  f62d		       ad 84 02 	      lda	INTIM
    106  f630		       d0 cf		      bne	KernelA_early
    107  f632
    108  f632		       4c 90 f5 	      jmp	row_after_kernel
    109  f635
    110  f635					      rend
    111  f635				   kernel_1_end
      0  f635					      ASSERT_SIZE	kernel_1_start, kernel_1_end, $40
      1  f635				   .STARTA    SET	kernel_1_start
      2  f635				   .ENDA      SET	kernel_1_end
      3  f635				   .LEN       SET	$40
      4  f635				  -	      if	[[.ENDA - .STARTA] >= .LEN]
      5  f635				  -	      echo	"Error: Exceeded size limit", [.ENDA - .STARTA], "vs", .LEN
      6  f635				  -	      err
      7  f635					      endif
    113  f635
    114  f635							;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    115  f635							;
    116  f635							; GEM KERNEL B
    117  f635							;
    118  f635
    119  f635				   kernel_2_start subroutine
    120  f635					      rorg	$f100
    121  f635
    122  f635							; Kernel Marker
    123  f635		       0b		      .byte.b	$B
    124  f636
    125  f636				   KernelB_early
    126  f636							; Early code to set next GRP0 image. Value is overwritten
    127  f636		       a9 ff		      lda	#$ff
    128  f638
    129  f638				   KernelB    subroutine
      0  f638					      ASSERT_RUNTIME_KERNEL	$B, "_scycles == #0"
      1  f638				   .KERNEL    SET	$B
      2  f638				   .COND      SET	"_scycles == #0"
 ASSERT: breakif { pc== $f103  && ( *$f100 ==  $b   ) && ! (  _scycles == #0  ) }
      3  f638					      echo	"ASSERT:", "breakif { pc==", ., " && ( *$f100 == ", .KERNEL, "  ) && ! ( ", .COND, " ) }"
    131  f638
    132  f638							; Write Gemini 0A into delayed sprite register
    133  f638		       84 1c		      sty	EMERALD_SP
    134  f63a							; Write Player from accumulator. When writing to the other sprite, the
    135  f63a							; TIA will copy Gemini 0A into visible sprite register
    136  f63a		       85 1b		      sta	JET_SP
    137  f63c							; Write Gemini 1A into delayed sprite register
    138  f63c		       84 1c		      sty	EMERALD_SP
    139  f63e
    140  f63e							; Register config
    141  f63e		       a9 ff		      lda	#$ff
    142  f640		       85 1e		      sta	EMERALD_MI_ENABLE	; enable missile
    143  f642		       85 26		      sta	VDELP1	; enable delayed sprite
    144  f644
    145  f644							; Load PF1 value into accumulator
    146  f644		       a5 93		      lda	RamPF1Value
    147  f646
    148  f646							; Clear bits in processor status register for drawing.
    149  f646		       18		      clc
    150  f647		       24 92		      bit	RamLowerSixByte
    151  f649
    152  f649							; 25c is critical start of precise GRP0 timing for Kernel B
      0  f649					      ASSERT_RUNTIME_KERNEL	$B, "_scycles == #25"
      1  f649				   .KERNEL    SET	$B
      2  f649				   .COND      SET	"_scycles == #25"
 ASSERT: breakif { pc== $f114  && ( *$f100 ==  $b   ) && ! (  _scycles == #25  ) }
      3  f649					      echo	"ASSERT:", "breakif { pc==", ., " && ( *$f100 == ", .KERNEL, "  ) && ! ( ", .COND, " ) }"
    154  f649				   KernelB_A
    155  f649		       85 11		      sta	EMERALD_SP_RESET
    156  f64b				   KernelB_B
    157  f64b				   KernelB_C
    158  f64b				   KernelB_D
      0  f64b					      sleep	4
      1  f64b				   .CYCLES    SET	4
      2  f64b
      3  f64b				  -	      IF	.CYCLES < 2
      4  f64b				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f64b				  -	      ERR
      6  f64b					      ENDIF
      7  f64b
      8  f64b				  -	      IF	.CYCLES & 1
      9  f64b				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f64b				  -	      nop	0
     11  f64b				  -	      ELSE
     12  f64b				  -	      bit	VSYNC
     13  f64b				  -	      ENDIF
     14  f64b				  -.CYCLES    SET	.CYCLES - 3
     15  f64b					      ENDIF
     16  f64b
     17  f64b					      REPEAT	.CYCLES / 2
     18  f64b		       ea		      nop
     17  f64b					      REPEND
     18  f64c		       ea		      nop
     19  f64d					      REPEND
    160  f64d							; set D0 = 0 without using a register
    161  f64d		       06 26		      asl	VDELP1
    162  f64f				   KernelB_E
    163  f64f		       85 11		      sta	EMERALD_SP_RESET
    164  f651				   KernelB_F
    165  f651		       84 1c		      sty	EMERALD_SP
    166  f653				   KernelB_G
    167  f653		       85 0e		      sta	PF1
    168  f655
    169  f655							; below has one php load (could just be RESET)
    170  f655				   KernelB_H
    171  f655		       08		      php		; Gemini 3B; write
    172  f656				   KernelB_I
    173  f656		       85 11		      sta	EMERALD_SP_RESET
    174  f658				   KernelB_J
    175  f658		       84 1c		      sty	EMERALD_SP	; Gemini 4B
    176  f65a				   KernelB_K
    177  f65a		       85 1e		      sta	EMERALD_MI_ENABLE
    178  f65c				   KernelB_L
    179  f65c		       84 1c		      sty	EMERALD_SP	; Gemini 5B
    180  f65e							; above has one PHP loa
    181  f65e
    182  f65e				   KernelB_M
    183  f65e				   KernelB_N
      0  f65e					      sleep	2
      1  f65e				   .CYCLES    SET	2
      2  f65e
      3  f65e				  -	      IF	.CYCLES < 2
      4  f65e				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f65e				  -	      ERR
      6  f65e					      ENDIF
      7  f65e
      8  f65e				  -	      IF	.CYCLES & 1
      9  f65e				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f65e				  -	      nop	0
     11  f65e				  -	      ELSE
     12  f65e				  -	      bit	VSYNC
     13  f65e				  -	      ENDIF
     14  f65e				  -.CYCLES    SET	.CYCLES - 3
     15  f65e					      ENDIF
     16  f65e
     17  f65e					      REPEAT	.CYCLES / 2
     18  f65e		       ea		      nop
     19  f65f					      REPEND
    185  f65f
    186  f65f							; reset stack pointer
    187  f65f		       68		      pla
    188  f660
    189  f660							; End visible line
      0  f660					      ASSERT_RUNTIME_KERNEL	$B, "_scycles == #67"
      1  f660				   .KERNEL    SET	$B
      2  f660				   .COND      SET	"_scycles == #67"
 ASSERT: breakif { pc== $f12b  && ( *$f100 ==  $b   ) && ! (  _scycles == #67  ) }
      3  f660					      echo	"ASSERT:", "breakif { pc==", ., " && ( *$f100 == ", .KERNEL, "  ) && ! ( ", .COND, " ) }"
    191  f660
    192  f660				   KernelB_branch
    193  f660		       ad 84 02 	      lda	INTIM
    194  f663		       d0 d1		      bne	KernelB_early
    195  f665		       4c 90 f5 	      jmp	row_after_kernel
    196  f668
    197  f668					      rend
    198  f668				   kernel_2_end
      0  f668					      ASSERT_SIZE	kernel_2_start, kernel_2_end, $40
      1  f668				   .STARTA    SET	kernel_2_start
      2  f668				   .ENDA      SET	kernel_2_end
      3  f668				   .LEN       SET	$40
      4  f668				  -	      if	[[.ENDA - .STARTA] >= .LEN]
      5  f668				  -	      echo	"Error: Exceeded size limit", [.ENDA - .STARTA], "vs", .LEN
      6  f668				  -	      err
      7  f668					      endif
------- FILE main.s
------- FILE data_sprites.s LEVEL 2 PASS 2
      0  f668					      include	"data_sprites.s"
      1  f700		       00 00 00 00*	      align	256
      2  f700
      3  f700							; Player
      4  f700				   Frame0
      5  f700		       00		      .byte.b	#%00000000
      6  f701		       60		      .byte.b	#%01100000
      7  f702		       60		      .byte.b	#%01100000
      8  f703		       60		      .byte.b	#%01100000
      9  f704		       c0		      .byte.b	#%11000000
     10  f705		       c0		      .byte.b	#%11000000
     11  f706		       f0		      .byte.b	#%11110000
     12  f707		       c0		      .byte.b	#%11000000
     13  f708		       c0		      .byte.b	#%11000000
     14  f709		       00		      .byte.b	#%00000000
------- FILE main.s
------- FILE data_levels.s LEVEL 2 PASS 2
      0  f70a					      include	"data_levels.s"
      1  f710		       00 00 00 00*	      align	8
      2  f710							; first bit of byte 2 & 3 are unused for simplicity
      3  f710
      4  f710				   level_00
      5  f710		       f0 1f 1f 0f	      .byte.b	%11110000, %00011111, %00011111, %00001111
      6  f714
      7  f714				   level_01
      8  f714		       0a 1e 00 00	      .byte.b	%1010, %0011110, %0000000, %00000000
      9  f718		       05 1e 00 00	      .byte.b	%0101, %0011110, %0000000, %00000000
     10  f71c		       02 47 40 00	      .byte.b	%0010, %1000111, %1000000, %00000000
     11  f720		       01 27 40 00	      .byte.b	%0001, %0100111, %1000000, %00000000
     12  f724		       00 57 7c 00	      .byte.b	%0000, %1010111, %1111100, %00000000
     13  f728		       00 28 3c 00	      .byte.b	%0000, %0101000, %0111100, %00000000
     14  f72c		       00 14 3c 00	      .byte.b	%0000, %0010100, %0111100, %00000000
     15  f730		       00 0a 3c 00	      .byte.b	%0000, %0001010, %0111100, %00000000
     16  f734		       00 05 3c 00	      .byte.b	%0000, %0000101, %0111100, %00000000
     17  f738		       00 02 43 c0	      .byte.b	%0000, %0000010, %1000011, %11000000
     18  f73c		       00 01 23 c0	      .byte.b	%0000, %0000001, %0100011, %11000000
     19  f740		       00 00 53 c0	      .byte.b	%0000, %0000000, %1010011, %11000000
     20  f744		       00 00 2b c0	      .byte.b	%0000, %0000000, %0101011, %11000000
     21  f748		       00 00 14 3c	      .byte.b	%0000, %0000000, %0010100, %00111100
     22  f74c		       00 00 0a 3c	      .byte.b	%0000, %0000000, %0001010, %00111100
     23  f750		       00 00 05 3c	      .byte.b	%0000, %0000000, %0000101, %00111100
     24  f754		       00 00 02 bc	      .byte.b	%0000, %0000000, %0000010, %10111100
     25  f758		       0c 00 01 43	      .byte.b	%1100, %0000000, %0000001, %01000011
     26  f75c		       0c 00 00 a3	      .byte.b	%1100, %0000000, %0000000, %10100011
     27  f760		       0c 00 00 53	      .byte.b	%1100, %0000000, %0000000, %01010011
     28  f764		       0c 00 00 2b	      .byte.b	%1100, %0000000, %0000000, %00101011
     29  f768		       03 60 00 14	      .byte.b	%0011, %1100000, %0000000, %00010100
     30  f76c		       03 60 00 0a	      .byte.b	%0011, %1100000, %0000000, %00001010
     31  f770		       03 60 00 05	      .byte.b	%0011, %1100000, %0000000, %00000101
     32  f774		       0b 60 00 02	      .byte.b	%1011, %1100000, %0000000, %00000010
     33  f778		       04 1e 00 01	      .byte.b	%0100, %0011110, %0000000, %00000001
     34  f77c				   level_01_end
     35  f77c
     36  f77c
     37  f77c				   shard_map
     38  f77c		       40		      .byte.b	%01000000	; [1, 0, 0]
     39  f77d				   shard_map_end
------- FILE main.s
    125  f77d
    126  fffc					      org	$fffc
    127  fffc		       09 f2		      .word.w	Start
    128  fffe		       09 f2		      .word.w	Start
