/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 *
 * Copyright (C) 2009 by Michael Sparmann
 * Copyright (C) 2026 by Andrew Rice
 * Copyright (C) 2026 by Robin Tschirschnitz
 *
 * Interface modelled on
 * firmware/target/arm/s5l8702/ipodnano3g/nand-target.h.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/

#ifndef __NAND_TARGET_H__
#define __NAND_TARGET_H__

#include "global.h"

/* Toshiba TH58NVG6-class parts on the Nano 4G are 4 KiB pages. The FMI
 * still moves a page as 512-byte ECC chunks, eight of them. */
#define NAND_PAGE_SIZE      4096

/* Return values of nand_device_init(). */
#define NAND_ERR_RESET_CMD      (-1)
#define NAND_ERR_IDENTIFY       (-2)
#define NAND_ERR_READY_CMD      (-3)
#define NAND_ERR_UNKNOWN        (-5)

#define NAND_ECC_CLEAN      0
#define NAND_ECC_CORRECTED  1
#define NAND_ECC_FAILED     3
#define NAND_ECC_STATUS6    6

#define NAND_META_WORDS     3

struct nand_geometry
{
    unsigned int banks;
    unsigned int blocks;        /* per bank */
    unsigned int pagesperblock;
    unsigned int planes;
    unsigned int userblocks;    /* per bank, as Whimory counts them */
    unsigned int vflspares;     /* VFL reserved blocks per plane */
    bool twoplane;
};

#define NAND_BACKEND_M2  0u
#define NAND_BACKEND_CPU 1u
/* Set while the serialized NAND worker owns the controller. */
int nand_set_backend(unsigned int backend);
unsigned int nand_get_backend(void);
int nand_set_ecc_bits(unsigned int bits);
/* Device A/B control for the CPU read path; shared logical policy is unchanged. */
void nand_set_cpu_optimized(bool enabled);

int nand_read_page(uint32_t bank, uint32_t page, void *databuf,
                   uint32_t *meta);
/* 0x600 bytes, BootROM boot-block format */
int nand_read_boot_page(uint32_t bank, uint32_t page, void *databuf);
/* first len bytes of the page, no ECC (diagnostic) */
int nand_read_raw(uint32_t bank, uint32_t page, void *buf, unsigned int len);
/* EmCORE compatibility no-op; writes have no region or permission gate. */
void nand_set_writable(bool on);
/* Reset and identify the chips. */
int nand_device_init(void);


struct nand_read
{
    uint32_t bank;
    uint32_t page;
    void *buf;
    uint32_t *meta;
    int ecc;
};

int nand_read_pages(struct nand_read *r, unsigned int n);

#define NAND_OP_FAILED      (-2)
int nand_erase_block(uint32_t bank, uint32_t block);
int nand_write_page(uint32_t bank, uint32_t page, const void *databuf,
                    const uint32_t *meta);

struct nand_write
{
    uint32_t bank;
    uint32_t page;
    const void *buf;
    const uint32_t *meta;
};

int nand_write_pages(const struct nand_write *w, unsigned int n,
                     bool two_plane, uint32_t *failbank);

unsigned int nand_get_bank_count(void);
uint32_t nand_chip_id(void);
const struct nand_geometry *nand_get_geometry(void);

unsigned int nand_get_ecc_bits(void);
void nand_copy_sector_status(void *out);

#endif /* __NAND_TARGET_H__ */
