# Asynchronous FIFO (16x8) Design and Verification

This repository contains the **RTL design** and **SystemVerilog-based verification** of an **Asynchronous FIFO**.  
The FIFO supports independent read/write clocks and is suitable for CDC (Clock Domain Crossing) applications.  

---

## ğŸš€ Features
- Data Width: **8 bits**  
- Depth: **16 entries**  
- Dual Clock Domain with Gray-code pointer synchronization  
- Status Flags: Full, Empty  

---

## ğŸ“‚ Repository Structure
async-fifo/
â”œâ”€â”€ rtl/
â”‚ â””â”€â”€ dut.sv # FIFO DUT (RTL design)
â”œâ”€â”€ tb/
â”‚ â”œâ”€â”€ wrdri.sv # Write driver
â”‚ â”œâ”€â”€ rdri.sv # Read driver
â”‚ â”œâ”€â”€ gen.sv # Stimulus generator
â”‚ â”œâ”€â”€ wrmon.sv # Write monitor
â”‚ â”œâ”€â”€ rdmon.sv # Read monitor
â”‚ â”œâ”€â”€ ref_model.sv # Reference model
â”‚ â”œâ”€â”€ scoreboard.sv # Scoreboard for data checking
â”‚ â””â”€â”€ async_fifo_tb.sv # Top-level testbench
â”œâ”€â”€ docs/

---

## ğŸ§© Verification
- **Random stimulus** generated for read/write operations (`gen.sv`)  
- **Drivers** (`wrdri.sv`, `rdri.sv`) for applying transactions  
- **Monitors** (`wrmon.sv`, `rdmon.sv`) for capturing DUT activity  
- **Reference Model** used for golden comparison  
- **Scoreboard** to validate data integrity against reference model  
- Verified with **QuestaSim** (functional correctness only)  

---

## ğŸ“Š Results
- âœ… Verified FIFO operation with asynchronous clocks  
- âœ… Correct behavior of **Full** and **Empty** flags  
- âœ… Scoreboard ensured end-to-end data integrity  

---

## ğŸ“Œ Run Instructions
```bash
git clone https://github.com/sainathyarrabhumi-crypto/async-fifo.git
cd async-fifo
make run    # or use sim/run.do for QuestaSim
ğŸ‘¨â€ğŸ’» Author

Y. Sainath Reddy

RTL Design & Verification (SystemVerilog)

Practice Project for learning CDC concepts


