-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
-- Version: 2022.2.2
-- Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kalman_filter_kalman_filter_Pipeline_VITIS_LOOP_66_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    out_local_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_local_V_ce0 : OUT STD_LOGIC;
    out_local_V_we0 : OUT STD_LOGIC;
    out_local_V_d0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    out_local_V_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_local_V_ce1 : OUT STD_LOGIC;
    out_local_V_we1 : OUT STD_LOGIC;
    out_local_V_d1 : OUT STD_LOGIC_VECTOR (18 downto 0);
    p_arr_1_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_arr_1_V_ce0 : OUT STD_LOGIC;
    p_arr_1_V_we0 : OUT STD_LOGIC;
    p_arr_1_V_d0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    p_arr_1_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_arr_1_V_ce1 : OUT STD_LOGIC;
    p_arr_1_V_we1 : OUT STD_LOGIC;
    p_arr_1_V_d1 : OUT STD_LOGIC_VECTOR (18 downto 0);
    u_hat_arr_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    u_hat_arr_V_ce0 : OUT STD_LOGIC;
    u_hat_arr_V_we0 : OUT STD_LOGIC;
    u_hat_arr_V_d0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    u_hat_arr_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    u_hat_arr_V_ce1 : OUT STD_LOGIC;
    u_hat_arr_V_we1 : OUT STD_LOGIC;
    u_hat_arr_V_d1 : OUT STD_LOGIC_VECTOR (18 downto 0);
    in_local_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_local_V_ce0 : OUT STD_LOGIC;
    in_local_V_q0 : IN STD_LOGIC_VECTOR (18 downto 0);
    in_local_V_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_local_V_ce1 : OUT STD_LOGIC;
    in_local_V_q1 : IN STD_LOGIC_VECTOR (18 downto 0);
    u_hat_arr_V_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    u_hat_arr_V_1_ce0 : OUT STD_LOGIC;
    u_hat_arr_V_1_we0 : OUT STD_LOGIC;
    u_hat_arr_V_1_d0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    u_hat_arr_V_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    u_hat_arr_V_1_ce1 : OUT STD_LOGIC;
    u_hat_arr_V_1_we1 : OUT STD_LOGIC;
    u_hat_arr_V_1_d1 : OUT STD_LOGIC_VECTOR (18 downto 0);
    u_hat_arr_V_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    u_hat_arr_V_2_ce0 : OUT STD_LOGIC;
    u_hat_arr_V_2_we0 : OUT STD_LOGIC;
    u_hat_arr_V_2_d0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    u_hat_arr_V_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    u_hat_arr_V_2_ce1 : OUT STD_LOGIC;
    u_hat_arr_V_2_we1 : OUT STD_LOGIC;
    u_hat_arr_V_2_d1 : OUT STD_LOGIC_VECTOR (18 downto 0);
    u_hat_arr_V_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    u_hat_arr_V_3_ce0 : OUT STD_LOGIC;
    u_hat_arr_V_3_we0 : OUT STD_LOGIC;
    u_hat_arr_V_3_d0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    u_hat_arr_V_3_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    u_hat_arr_V_3_ce1 : OUT STD_LOGIC;
    u_hat_arr_V_3_we1 : OUT STD_LOGIC;
    u_hat_arr_V_3_d1 : OUT STD_LOGIC_VECTOR (18 downto 0);
    p_arr_1_V_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_arr_1_V_1_ce0 : OUT STD_LOGIC;
    p_arr_1_V_1_we0 : OUT STD_LOGIC;
    p_arr_1_V_1_d0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    p_arr_1_V_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_arr_1_V_1_ce1 : OUT STD_LOGIC;
    p_arr_1_V_1_we1 : OUT STD_LOGIC;
    p_arr_1_V_1_d1 : OUT STD_LOGIC_VECTOR (18 downto 0);
    p_arr_1_V_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_arr_1_V_2_ce0 : OUT STD_LOGIC;
    p_arr_1_V_2_we0 : OUT STD_LOGIC;
    p_arr_1_V_2_d0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    p_arr_1_V_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_arr_1_V_2_ce1 : OUT STD_LOGIC;
    p_arr_1_V_2_we1 : OUT STD_LOGIC;
    p_arr_1_V_2_d1 : OUT STD_LOGIC_VECTOR (18 downto 0);
    p_arr_1_V_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_arr_1_V_3_ce0 : OUT STD_LOGIC;
    p_arr_1_V_3_we0 : OUT STD_LOGIC;
    p_arr_1_V_3_d0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    p_arr_1_V_3_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_arr_1_V_3_ce1 : OUT STD_LOGIC;
    p_arr_1_V_3_we1 : OUT STD_LOGIC;
    p_arr_1_V_3_d1 : OUT STD_LOGIC_VECTOR (18 downto 0) );
end;


architecture behav of kalman_filter_kalman_filter_Pipeline_VITIS_LOOP_66_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv19_20 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000100000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv16_400 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv16_800 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal tmp_fu_511_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal tmp_reg_666 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal empty_102_fu_519_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_102_reg_670 : STD_LOGIC_VECTOR (3 downto 0);
    signal u_hat_arr_V_addr_reg_681 : STD_LOGIC_VECTOR (3 downto 0);
    signal u_hat_arr_V_1_addr_reg_686 : STD_LOGIC_VECTOR (3 downto 0);
    signal u_hat_arr_V_2_addr_reg_691 : STD_LOGIC_VECTOR (3 downto 0);
    signal u_hat_arr_V_3_addr_reg_696 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln7_fu_553_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln7_reg_701 : STD_LOGIC_VECTOR (1 downto 0);
    signal out_local_V_addr_reg_705 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln68_1_fu_575_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln68_1_reg_710 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln70_fu_583_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln70_reg_716 : STD_LOGIC_VECTOR (63 downto 0);
    signal out_local_V_addr_2_reg_729 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal out_local_V_addr_1_reg_739 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln68_4_fu_641_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln68_4_reg_744 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln68_5_fu_651_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln68_5_reg_754 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal zext_ln68_fu_535_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln68_1_fu_541_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln68_3_fu_597_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln68_2_fu_614_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln70_1_fu_624_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_1_fu_78 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln66_fu_603_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_103_fu_523_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln_fu_527_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln66_fu_563_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln68_3_fu_569_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln68_fu_591_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln68_fu_619_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln68_1_fu_636_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln68_2_fu_646_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component kalman_filter_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component kalman_filter_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    i_1_fu_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((tmp_fu_511_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_1_fu_78 <= add_ln66_fu_603_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_1_fu_78 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_511_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                empty_102_reg_670 <= empty_102_fu_519_p1;
                    out_local_V_addr_2_reg_729(15 downto 11) <= zext_ln68_3_fu_597_p1(16 - 1 downto 0)(15 downto 11);
                    out_local_V_addr_reg_705(15 downto 10) <= zext_ln68_fu_535_p1(16 - 1 downto 0)(15 downto 10);
                    shl_ln68_1_reg_710(15 downto 11) <= shl_ln68_1_fu_575_p3(15 downto 11);
                trunc_ln7_reg_701 <= ap_sig_allocacmp_i(5 downto 4);
                u_hat_arr_V_1_addr_reg_686 <= zext_ln68_1_fu_541_p1(4 - 1 downto 0);
                u_hat_arr_V_2_addr_reg_691 <= zext_ln68_1_fu_541_p1(4 - 1 downto 0);
                u_hat_arr_V_3_addr_reg_696 <= zext_ln68_1_fu_541_p1(4 - 1 downto 0);
                u_hat_arr_V_addr_reg_681 <= zext_ln68_1_fu_541_p1(4 - 1 downto 0);
                    zext_ln70_reg_716(3 downto 1) <= zext_ln70_fu_583_p1(3 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_reg_666 = ap_const_lv1_0))) then
                    out_local_V_addr_1_reg_739(15 downto 11) <= zext_ln68_2_fu_614_p1(16 - 1 downto 0)(15 downto 11);
                    zext_ln68_4_reg_744(15 downto 12) <= zext_ln68_4_fu_641_p1(15 downto 12);
                    zext_ln68_5_reg_754(3 downto 2) <= zext_ln68_5_fu_651_p1(3 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_reg_666 <= ap_sig_allocacmp_i(6 downto 6);
            end if;
        end if;
    end process;
    out_local_V_addr_reg_705(9 downto 0) <= "0000000000";
    shl_ln68_1_reg_710(10 downto 0) <= "10000000000";
    zext_ln70_reg_716(0) <= '1';
    zext_ln70_reg_716(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    out_local_V_addr_2_reg_729(10 downto 0) <= "00000000000";
    out_local_V_addr_1_reg_739(10 downto 0) <= "10000000000";
    zext_ln68_4_reg_744(11 downto 0) <= "110000000000";
    zext_ln68_4_reg_744(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln68_5_reg_754(1 downto 0) <= "11";
    zext_ln68_5_reg_754(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter0_stage0, ap_block_pp0_stage1_subdone, ap_idle_pp0_1to1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln66_fu_603_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv7_4));
    add_ln68_fu_591_p2 <= std_logic_vector(unsigned(shl_ln68_1_fu_575_p3) + unsigned(ap_const_lv16_400));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, tmp_fu_511_p3)
    begin
        if (((tmp_fu_511_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_1_fu_78, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_i <= i_1_fu_78;
        end if; 
    end process;

    empty_102_fu_519_p1 <= ap_sig_allocacmp_i(4 - 1 downto 0);
    empty_103_fu_523_p1 <= ap_sig_allocacmp_i(6 - 1 downto 0);

    in_local_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, zext_ln68_4_fu_641_p1, ap_block_pp0_stage0, zext_ln68_3_fu_597_p1, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                in_local_V_address0 <= zext_ln68_4_fu_641_p1(16 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                in_local_V_address0 <= zext_ln68_3_fu_597_p1(16 - 1 downto 0);
            else 
                in_local_V_address0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            in_local_V_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    in_local_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, zext_ln68_fu_535_p1, ap_block_pp0_stage0, zext_ln68_2_fu_614_p1, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                in_local_V_address1 <= zext_ln68_2_fu_614_p1(16 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                in_local_V_address1 <= zext_ln68_fu_535_p1(16 - 1 downto 0);
            else 
                in_local_V_address1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            in_local_V_address1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    in_local_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            in_local_V_ce0 <= ap_const_logic_1;
        else 
            in_local_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_local_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            in_local_V_ce1 <= ap_const_logic_1;
        else 
            in_local_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln66_fu_563_p2 <= (empty_103_fu_523_p1 or ap_const_lv6_1);
    or_ln68_1_fu_636_p2 <= (shl_ln68_1_reg_710 or ap_const_lv16_800);
    or_ln68_2_fu_646_p2 <= (empty_102_reg_670 or ap_const_lv4_3);
    or_ln68_3_fu_569_p2 <= (empty_102_fu_519_p1 or ap_const_lv4_1);
    or_ln68_fu_619_p2 <= (empty_102_reg_670 or ap_const_lv4_2);

    out_local_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_reg_666, trunc_ln7_reg_701, out_local_V_addr_2_reg_729, zext_ln68_4_reg_744, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_local_V_address0 <= zext_ln68_4_reg_744(16 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_3) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_0) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_1) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_2) and (tmp_reg_666 = ap_const_lv1_0)))) then 
            out_local_V_address0 <= out_local_V_addr_2_reg_729;
        else 
            out_local_V_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_local_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_reg_666, trunc_ln7_reg_701, out_local_V_addr_reg_705, out_local_V_addr_1_reg_739, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_reg_701 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_reg_701 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_reg_701 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_reg_701 = ap_const_lv2_2)))) then 
            out_local_V_address1 <= out_local_V_addr_1_reg_739;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_3) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_0) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_1) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_2) and (tmp_reg_666 = ap_const_lv1_0)))) then 
            out_local_V_address1 <= out_local_V_addr_reg_705;
        else 
            out_local_V_address1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_local_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_reg_666, ap_block_pp0_stage0_11001, trunc_ln7_reg_701, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_3) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_0) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_1) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_2) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            out_local_V_ce0 <= ap_const_logic_1;
        else 
            out_local_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_local_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_reg_666, ap_block_pp0_stage0_11001, trunc_ln7_reg_701, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_3) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_0) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_1) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_2) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_reg_701 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_reg_701 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_reg_701 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_reg_701 = ap_const_lv2_2)))) then 
            out_local_V_ce1 <= ap_const_logic_1;
        else 
            out_local_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    out_local_V_d0 <= in_local_V_q0;
    out_local_V_d1 <= in_local_V_q1;

    out_local_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_reg_666, ap_block_pp0_stage0_11001, trunc_ln7_reg_701, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_3) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_0) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_1) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_2) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            out_local_V_we0 <= ap_const_logic_1;
        else 
            out_local_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_local_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_reg_666, ap_block_pp0_stage0_11001, trunc_ln7_reg_701, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_3) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_0) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_1) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_2) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_reg_701 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_reg_701 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_reg_701 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_reg_701 = ap_const_lv2_2)))) then 
            out_local_V_we1 <= ap_const_logic_1;
        else 
            out_local_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_arr_1_V_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, zext_ln70_fu_583_p1, zext_ln68_5_fu_651_p1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_arr_1_V_1_address0 <= zext_ln68_5_fu_651_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_arr_1_V_1_address0 <= zext_ln70_fu_583_p1(4 - 1 downto 0);
            else 
                p_arr_1_V_1_address0 <= "XXXX";
            end if;
        else 
            p_arr_1_V_1_address0 <= "XXXX";
        end if; 
    end process;


    p_arr_1_V_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, zext_ln68_1_fu_541_p1, ap_block_pp0_stage1, zext_ln70_1_fu_624_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_arr_1_V_1_address1 <= zext_ln70_1_fu_624_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_arr_1_V_1_address1 <= zext_ln68_1_fu_541_p1(4 - 1 downto 0);
            else 
                p_arr_1_V_1_address1 <= "XXXX";
            end if;
        else 
            p_arr_1_V_1_address1 <= "XXXX";
        end if; 
    end process;


    p_arr_1_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_arr_1_V_1_ce0 <= ap_const_logic_1;
        else 
            p_arr_1_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_arr_1_V_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_arr_1_V_1_ce1 <= ap_const_logic_1;
        else 
            p_arr_1_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_arr_1_V_1_d0 <= ap_const_lv19_20;
    p_arr_1_V_1_d1 <= ap_const_lv19_20;

    p_arr_1_V_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, tmp_fu_511_p3, ap_CS_fsm_pp0_stage1, tmp_reg_666, ap_block_pp0_stage0_11001, trunc_ln7_fu_553_p4, trunc_ln7_reg_701, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_1) and (tmp_reg_666 = ap_const_lv1_0)) or ((tmp_fu_511_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_fu_553_p4 = ap_const_lv2_1)))) then 
            p_arr_1_V_1_we0 <= ap_const_logic_1;
        else 
            p_arr_1_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_arr_1_V_1_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, tmp_fu_511_p3, ap_CS_fsm_pp0_stage1, tmp_reg_666, ap_block_pp0_stage0_11001, trunc_ln7_fu_553_p4, trunc_ln7_reg_701, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_1) and (tmp_reg_666 = ap_const_lv1_0)) or ((tmp_fu_511_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_fu_553_p4 = ap_const_lv2_1)))) then 
            p_arr_1_V_1_we1 <= ap_const_logic_1;
        else 
            p_arr_1_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_arr_1_V_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, zext_ln70_fu_583_p1, zext_ln68_5_fu_651_p1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_arr_1_V_2_address0 <= zext_ln68_5_fu_651_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_arr_1_V_2_address0 <= zext_ln70_fu_583_p1(4 - 1 downto 0);
            else 
                p_arr_1_V_2_address0 <= "XXXX";
            end if;
        else 
            p_arr_1_V_2_address0 <= "XXXX";
        end if; 
    end process;


    p_arr_1_V_2_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, zext_ln68_1_fu_541_p1, ap_block_pp0_stage1, zext_ln70_1_fu_624_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_arr_1_V_2_address1 <= zext_ln70_1_fu_624_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_arr_1_V_2_address1 <= zext_ln68_1_fu_541_p1(4 - 1 downto 0);
            else 
                p_arr_1_V_2_address1 <= "XXXX";
            end if;
        else 
            p_arr_1_V_2_address1 <= "XXXX";
        end if; 
    end process;


    p_arr_1_V_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_arr_1_V_2_ce0 <= ap_const_logic_1;
        else 
            p_arr_1_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_arr_1_V_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_arr_1_V_2_ce1 <= ap_const_logic_1;
        else 
            p_arr_1_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_arr_1_V_2_d0 <= ap_const_lv19_20;
    p_arr_1_V_2_d1 <= ap_const_lv19_20;

    p_arr_1_V_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, tmp_fu_511_p3, ap_CS_fsm_pp0_stage1, tmp_reg_666, ap_block_pp0_stage0_11001, trunc_ln7_fu_553_p4, trunc_ln7_reg_701, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_2) and (tmp_reg_666 = ap_const_lv1_0)) or ((tmp_fu_511_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_fu_553_p4 = ap_const_lv2_2)))) then 
            p_arr_1_V_2_we0 <= ap_const_logic_1;
        else 
            p_arr_1_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_arr_1_V_2_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, tmp_fu_511_p3, ap_CS_fsm_pp0_stage1, tmp_reg_666, ap_block_pp0_stage0_11001, trunc_ln7_fu_553_p4, trunc_ln7_reg_701, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_2) and (tmp_reg_666 = ap_const_lv1_0)) or ((tmp_fu_511_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_fu_553_p4 = ap_const_lv2_2)))) then 
            p_arr_1_V_2_we1 <= ap_const_logic_1;
        else 
            p_arr_1_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_arr_1_V_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, zext_ln70_fu_583_p1, zext_ln68_5_fu_651_p1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_arr_1_V_3_address0 <= zext_ln68_5_fu_651_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_arr_1_V_3_address0 <= zext_ln70_fu_583_p1(4 - 1 downto 0);
            else 
                p_arr_1_V_3_address0 <= "XXXX";
            end if;
        else 
            p_arr_1_V_3_address0 <= "XXXX";
        end if; 
    end process;


    p_arr_1_V_3_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, zext_ln68_1_fu_541_p1, ap_block_pp0_stage1, zext_ln70_1_fu_624_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_arr_1_V_3_address1 <= zext_ln70_1_fu_624_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_arr_1_V_3_address1 <= zext_ln68_1_fu_541_p1(4 - 1 downto 0);
            else 
                p_arr_1_V_3_address1 <= "XXXX";
            end if;
        else 
            p_arr_1_V_3_address1 <= "XXXX";
        end if; 
    end process;


    p_arr_1_V_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_arr_1_V_3_ce0 <= ap_const_logic_1;
        else 
            p_arr_1_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_arr_1_V_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_arr_1_V_3_ce1 <= ap_const_logic_1;
        else 
            p_arr_1_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_arr_1_V_3_d0 <= ap_const_lv19_20;
    p_arr_1_V_3_d1 <= ap_const_lv19_20;

    p_arr_1_V_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, tmp_fu_511_p3, ap_CS_fsm_pp0_stage1, tmp_reg_666, ap_block_pp0_stage0_11001, trunc_ln7_fu_553_p4, trunc_ln7_reg_701, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_3) and (tmp_reg_666 = ap_const_lv1_0)) or ((tmp_fu_511_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_fu_553_p4 = ap_const_lv2_3)))) then 
            p_arr_1_V_3_we0 <= ap_const_logic_1;
        else 
            p_arr_1_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_arr_1_V_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, tmp_fu_511_p3, ap_CS_fsm_pp0_stage1, tmp_reg_666, ap_block_pp0_stage0_11001, trunc_ln7_fu_553_p4, trunc_ln7_reg_701, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_3) and (tmp_reg_666 = ap_const_lv1_0)) or ((tmp_fu_511_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_fu_553_p4 = ap_const_lv2_3)))) then 
            p_arr_1_V_3_we1 <= ap_const_logic_1;
        else 
            p_arr_1_V_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_arr_1_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, zext_ln70_fu_583_p1, zext_ln68_5_fu_651_p1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_arr_1_V_address0 <= zext_ln68_5_fu_651_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_arr_1_V_address0 <= zext_ln70_fu_583_p1(4 - 1 downto 0);
            else 
                p_arr_1_V_address0 <= "XXXX";
            end if;
        else 
            p_arr_1_V_address0 <= "XXXX";
        end if; 
    end process;


    p_arr_1_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, zext_ln68_1_fu_541_p1, ap_block_pp0_stage1, zext_ln70_1_fu_624_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_arr_1_V_address1 <= zext_ln70_1_fu_624_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_arr_1_V_address1 <= zext_ln68_1_fu_541_p1(4 - 1 downto 0);
            else 
                p_arr_1_V_address1 <= "XXXX";
            end if;
        else 
            p_arr_1_V_address1 <= "XXXX";
        end if; 
    end process;


    p_arr_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_arr_1_V_ce0 <= ap_const_logic_1;
        else 
            p_arr_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_arr_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_arr_1_V_ce1 <= ap_const_logic_1;
        else 
            p_arr_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_arr_1_V_d0 <= ap_const_lv19_20;
    p_arr_1_V_d1 <= ap_const_lv19_20;

    p_arr_1_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, tmp_fu_511_p3, ap_CS_fsm_pp0_stage1, tmp_reg_666, ap_block_pp0_stage0_11001, trunc_ln7_fu_553_p4, trunc_ln7_reg_701, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_0) and (tmp_reg_666 = ap_const_lv1_0)) or ((tmp_fu_511_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_fu_553_p4 = ap_const_lv2_0)))) then 
            p_arr_1_V_we0 <= ap_const_logic_1;
        else 
            p_arr_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_arr_1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, tmp_fu_511_p3, ap_CS_fsm_pp0_stage1, tmp_reg_666, ap_block_pp0_stage0_11001, trunc_ln7_fu_553_p4, trunc_ln7_reg_701, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_0) and (tmp_reg_666 = ap_const_lv1_0)) or ((tmp_fu_511_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_fu_553_p4 = ap_const_lv2_0)))) then 
            p_arr_1_V_we1 <= ap_const_logic_1;
        else 
            p_arr_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln68_1_fu_575_p3 <= (or_ln66_fu_563_p2 & ap_const_lv10_0);
    shl_ln_fu_527_p3 <= (empty_103_fu_523_p1 & ap_const_lv10_0);
    tmp_fu_511_p3 <= ap_sig_allocacmp_i(6 downto 6);
    trunc_ln7_fu_553_p4 <= ap_sig_allocacmp_i(5 downto 4);

    u_hat_arr_V_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, zext_ln68_5_reg_754, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln70_1_fu_624_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_hat_arr_V_1_address0 <= zext_ln68_5_reg_754(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            u_hat_arr_V_1_address0 <= zext_ln70_1_fu_624_p1(4 - 1 downto 0);
        else 
            u_hat_arr_V_1_address0 <= "XXXX";
        end if; 
    end process;


    u_hat_arr_V_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, u_hat_arr_V_1_addr_reg_686, zext_ln70_reg_716, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_hat_arr_V_1_address1 <= zext_ln70_reg_716(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            u_hat_arr_V_1_address1 <= u_hat_arr_V_1_addr_reg_686;
        else 
            u_hat_arr_V_1_address1 <= "XXXX";
        end if; 
    end process;


    u_hat_arr_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            u_hat_arr_V_1_ce0 <= ap_const_logic_1;
        else 
            u_hat_arr_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_hat_arr_V_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            u_hat_arr_V_1_ce1 <= ap_const_logic_1;
        else 
            u_hat_arr_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_hat_arr_V_1_d0 <= in_local_V_q0;
    u_hat_arr_V_1_d1 <= in_local_V_q1;

    u_hat_arr_V_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_reg_666, ap_block_pp0_stage0_11001, trunc_ln7_reg_701, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_1) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_reg_701 = ap_const_lv2_1)))) then 
            u_hat_arr_V_1_we0 <= ap_const_logic_1;
        else 
            u_hat_arr_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    u_hat_arr_V_1_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_reg_666, ap_block_pp0_stage0_11001, trunc_ln7_reg_701, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_1) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_reg_701 = ap_const_lv2_1)))) then 
            u_hat_arr_V_1_we1 <= ap_const_logic_1;
        else 
            u_hat_arr_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    u_hat_arr_V_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, zext_ln68_5_reg_754, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln70_1_fu_624_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_hat_arr_V_2_address0 <= zext_ln68_5_reg_754(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            u_hat_arr_V_2_address0 <= zext_ln70_1_fu_624_p1(4 - 1 downto 0);
        else 
            u_hat_arr_V_2_address0 <= "XXXX";
        end if; 
    end process;


    u_hat_arr_V_2_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, u_hat_arr_V_2_addr_reg_691, zext_ln70_reg_716, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_hat_arr_V_2_address1 <= zext_ln70_reg_716(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            u_hat_arr_V_2_address1 <= u_hat_arr_V_2_addr_reg_691;
        else 
            u_hat_arr_V_2_address1 <= "XXXX";
        end if; 
    end process;


    u_hat_arr_V_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            u_hat_arr_V_2_ce0 <= ap_const_logic_1;
        else 
            u_hat_arr_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_hat_arr_V_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            u_hat_arr_V_2_ce1 <= ap_const_logic_1;
        else 
            u_hat_arr_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_hat_arr_V_2_d0 <= in_local_V_q0;
    u_hat_arr_V_2_d1 <= in_local_V_q1;

    u_hat_arr_V_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_reg_666, ap_block_pp0_stage0_11001, trunc_ln7_reg_701, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_2) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_reg_701 = ap_const_lv2_2)))) then 
            u_hat_arr_V_2_we0 <= ap_const_logic_1;
        else 
            u_hat_arr_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    u_hat_arr_V_2_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_reg_666, ap_block_pp0_stage0_11001, trunc_ln7_reg_701, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_2) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_reg_701 = ap_const_lv2_2)))) then 
            u_hat_arr_V_2_we1 <= ap_const_logic_1;
        else 
            u_hat_arr_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    u_hat_arr_V_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, zext_ln68_5_reg_754, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln70_1_fu_624_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_hat_arr_V_3_address0 <= zext_ln68_5_reg_754(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            u_hat_arr_V_3_address0 <= zext_ln70_1_fu_624_p1(4 - 1 downto 0);
        else 
            u_hat_arr_V_3_address0 <= "XXXX";
        end if; 
    end process;


    u_hat_arr_V_3_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, u_hat_arr_V_3_addr_reg_696, zext_ln70_reg_716, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_hat_arr_V_3_address1 <= zext_ln70_reg_716(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            u_hat_arr_V_3_address1 <= u_hat_arr_V_3_addr_reg_696;
        else 
            u_hat_arr_V_3_address1 <= "XXXX";
        end if; 
    end process;


    u_hat_arr_V_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            u_hat_arr_V_3_ce0 <= ap_const_logic_1;
        else 
            u_hat_arr_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_hat_arr_V_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            u_hat_arr_V_3_ce1 <= ap_const_logic_1;
        else 
            u_hat_arr_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_hat_arr_V_3_d0 <= in_local_V_q0;
    u_hat_arr_V_3_d1 <= in_local_V_q1;

    u_hat_arr_V_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_reg_666, ap_block_pp0_stage0_11001, trunc_ln7_reg_701, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_3) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_reg_701 = ap_const_lv2_3)))) then 
            u_hat_arr_V_3_we0 <= ap_const_logic_1;
        else 
            u_hat_arr_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    u_hat_arr_V_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_reg_666, ap_block_pp0_stage0_11001, trunc_ln7_reg_701, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_3) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_reg_701 = ap_const_lv2_3)))) then 
            u_hat_arr_V_3_we1 <= ap_const_logic_1;
        else 
            u_hat_arr_V_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    u_hat_arr_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, zext_ln68_5_reg_754, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln70_1_fu_624_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_hat_arr_V_address0 <= zext_ln68_5_reg_754(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            u_hat_arr_V_address0 <= zext_ln70_1_fu_624_p1(4 - 1 downto 0);
        else 
            u_hat_arr_V_address0 <= "XXXX";
        end if; 
    end process;


    u_hat_arr_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, u_hat_arr_V_addr_reg_681, zext_ln70_reg_716, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_hat_arr_V_address1 <= zext_ln70_reg_716(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            u_hat_arr_V_address1 <= u_hat_arr_V_addr_reg_681;
        else 
            u_hat_arr_V_address1 <= "XXXX";
        end if; 
    end process;


    u_hat_arr_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            u_hat_arr_V_ce0 <= ap_const_logic_1;
        else 
            u_hat_arr_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_hat_arr_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            u_hat_arr_V_ce1 <= ap_const_logic_1;
        else 
            u_hat_arr_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_hat_arr_V_d0 <= in_local_V_q0;
    u_hat_arr_V_d1 <= in_local_V_q1;

    u_hat_arr_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_reg_666, ap_block_pp0_stage0_11001, trunc_ln7_reg_701, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_0) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_reg_701 = ap_const_lv2_0)))) then 
            u_hat_arr_V_we0 <= ap_const_logic_1;
        else 
            u_hat_arr_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    u_hat_arr_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_reg_666, ap_block_pp0_stage0_11001, trunc_ln7_reg_701, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln7_reg_701 = ap_const_lv2_0) and (tmp_reg_666 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln7_reg_701 = ap_const_lv2_0)))) then 
            u_hat_arr_V_we1 <= ap_const_logic_1;
        else 
            u_hat_arr_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln68_1_fu_541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_102_fu_519_p1),64));
    zext_ln68_2_fu_614_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln68_1_reg_710),64));
    zext_ln68_3_fu_597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln68_fu_591_p2),64));
    zext_ln68_4_fu_641_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln68_1_fu_636_p2),64));
    zext_ln68_5_fu_651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln68_2_fu_646_p2),64));
    zext_ln68_fu_535_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_527_p3),64));
    zext_ln70_1_fu_624_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln68_fu_619_p2),64));
    zext_ln70_fu_583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln68_3_fu_569_p2),64));
end behav;
