`timescale 1 ns / 1 ns


module vga_show(clk, rst, hsync, vsync, vga_r, vga_g, vga_b, state_ctrl, right_flag);
   input           clk;
   input           rst;
   input  [3:0]    state_ctrl;
   input           right_flag;
   output          hsync;
   output          vsync;
   output [3:0]    vga_r;
   output [3:0]    vga_g;
   output [3:0]    vga_b;
   
   
   wire            pclk;
   wire            valid;
   wire [9:0]      h_cnt;
   wire [9:0]      v_cnt;
   reg [11:0]       vga_data;
   
   reg [13:0]      rom_addr;
   wire [11:0]      douta;
   
   wire            logo_area;
   reg [9:0]       logo_x;
   reg [9:0]       logo_y;
   parameter [9:0] logo_length = 10'b0011001001;
   parameter [9:0] logo_height  = 10'b0000101101;

   
	  dcm_25m u6
         (
         // Clock in ports
          .clk_in1(clk),      // input clk_in1
          // Clock out ports
          .clk_out1(pclk),     // output clk_out1
          // Status and control signals
          .reset(rst));   
	
	logo_rom_input u7 (
          .clka(pclk),    // input wire clka
          .addra(rom_addr),  // input wire [13 : 0] addra
          .douta(douta)  // output wire [11 : 0] douta
        );
 
	vga_640x480 u8 (
		.pclk(pclk), 
		.reset(rst), 
		.hsync(hsync), 
		.vsync(vsync), 
		.valid(valid), 
		.h_cnt(h_cnt), 
		.v_cnt(v_cnt)
		);
 
   assign logo_area = ((v_cnt >= logo_y) & (v_cnt <= logo_y + logo_height - 1) & (h_cnt >= logo_x) & (h_cnt <= logo_x + logo_length - 1)) ? 1'b1 : 
                      1'b0;
   
   
   always @(posedge pclk)
   begin: logo_display
      if (rst == 1'b1)
         vga_data <= 12'b000000000000;
      else 
      begin
         if (valid == 1'b1)
         begin
            if (logo_area == 1'b1)
            begin
               case(state_ctrl)
                    4'b0000:
                    begin
                        rom_addr <= rom_addr + 14'b00000000000001;
                        vga_data <= douta;
                    end
                    4'b0001:
                    begin
                        rom_addr <= rom_addr + 14'b00000000000001;
                        vga_data <= douta;
                    end
                    4'b0010:
                    begin
                    rom_addr <= rom_addr + 14'b00000000000001;
                        vga_data <= douta;
                    end
                    4'b0011:
                    begin
                    rom_addr <= rom_addr + 14'b00000000000001;
                        vga_data <= douta;
                    end
                    4'b0100:
                    begin
                    rom_addr <= rom_addr + 14'b00000000000001;
                        vga_data <= douta;
                    end
                    4'b0101:
                    begin
                    rom_addr <= rom_addr + 14'b00000000000001;
                        vga_data <= douta;
                    end
                    4'b0110:
                    begin
                    rom_addr <= rom_addr + 14'b00000000000001;
                        vga_data <= douta;
                    end
                    4'b0111:
                    begin
                    rom_addr <= rom_addr + 14'b00000000000001;
                        vga_data <= douta;
                    end
                    4'b1000:
                    begin
                    rom_addr <= rom_addr + 14'b00000000000001;
                        vga_data <= douta;
                    end
//               rom_addr <= rom_addr + 14'b00000000000001;
//               vga_data <= douta;
            endcase
            end
            else
            begin
               rom_addr <= rom_addr;
               vga_data <= 12'b000000000000;
            end
         end
         else
         begin
            vga_data <= 12'b111111111111;
            if (v_cnt == 0)
               rom_addr <= 14'b00000000000000;
         end
      end
   end
   
   assign vga_r = vga_data[11:8];
   assign vga_g = vga_data[7:4];
   assign vga_b = vga_data[3:0];
   
   
   
   always @(posedge pclk)
   begin
      
      
      if (rst == 1'b0)
      begin
         
         logo_x <= 10'b0000101110;
         logo_y <= 10'b0000101110;
      end
    end  

	
endmodule