// Seed: 1589534323
module module_0;
  wire id_1, id_2, id_3;
  wand id_4 = id_4;
  assign id_4 = 1;
  assign id_4 = 1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input tri0 id_2,
    input tri id_3,
    input uwire id_4,
    input tri1 id_5,
    input supply1 id_6,
    output logic id_7
);
  genvar id_9;
  module_0 modCall_1 ();
  id_10(
      id_10 || 1'b0
  ); id_11 :
  assert property (@(posedge id_1 or posedge 1) 1) id_7 <= 1;
endmodule
