

================================================================
== Vivado HLS Report for 'minver_hwa'
================================================================
* Date:           Fri Apr 28 10:47:36 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_minver
* Solution:       minver_float_4b_16x16
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+
        |                                  |                       |  Latency  |  Interval | Pipeline |
        |             Instance             |         Module        | min | max | min | max |   Type   |
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+
        |grp_aesl_mux_load_4_4_x_s_fu_539  |aesl_mux_load_4_4_x_s  |    1|    1|    1|    1| function |
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-----------------+-----+-------+------------+-----------+-----------+--------+----------+
        |                 |   Latency   |  Iteration |  Initiation Interval  |  Trip  |          |
        |    Loop Name    | min |  max  |   Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------+-----+-------+------------+-----------+-----------+--------+----------+
        |- Loop 1         |   16|     16|           1|          -|          -|      16|    no    |
        |- Loop 2         |  336|  65318| 336 ~ 4082 |          -|          -| 1 ~ 16 |    no    |
        | + Loop 2.1      |    5|     20|           6|          1|          1| 1 ~ 16 |    yes   |
        | + Loop 2.2      |   96|     96|           7|          6|          1|      16|    yes   |
        | + Loop 2.3      |  272|    272|          18|         17|          1|      16|    yes   |
        | + Loop 2.4      |   32|   3664|   2 ~ 229  |          -|          -|      16|    no    |
        |  ++ Loop 2.4.1  |   32|    208|   2 ~ 13   |          -|          -|      16|    no    |
        |- Loop 3         |    ?|      ?|           ?|          -|          -|      16|    no    |
        | + Loop 3.1      |    ?|      ?|         102|          -|          -|       ?|    no    |
        |  ++ Loop 3.1.1  |   96|     96|           7|          6|          1|      16|    yes   |
        +-----------------+-----+-------+------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    523|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|    1477|   1671|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|   1145|
|Register         |        -|      -|    1086|     33|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|    2563|   3372|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|       2|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+-----+-----+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------+-----------------------+---------+-------+-----+-----+
    |grp_aesl_mux_load_4_4_x_s_fu_539  |aesl_mux_load_4_4_x_s  |        0|      0|    5|  190|
    |minver_hwa_dcmp_6g8j_U10          |minver_hwa_dcmp_6g8j   |        0|      0|  130|  133|
    |minver_hwa_fcmp_3fYi_U8           |minver_hwa_fcmp_3fYi   |        0|      0|   66|   70|
    |minver_hwa_fcmp_3fYi_U9           |minver_hwa_fcmp_3fYi   |        0|      0|   66|   70|
    |minver_hwa_fdiv_3dEe_U6           |minver_hwa_fdiv_3dEe   |        0|      0|  762|  809|
    |minver_hwa_fmul_3cud_U5           |minver_hwa_fmul_3cud   |        0|      3|  143|  140|
    |minver_hwa_fpext_eOg_U7           |minver_hwa_fpext_eOg   |        0|      0|  100|   54|
    |minver_hwa_fsub_3bkb_U4           |minver_hwa_fsub_3bkb   |        0|      2|  205|  205|
    +----------------------------------+-----------------------+---------+-------+-----+-----+
    |Total                             |                       |        0|      5| 1477| 1671|
    +----------------------------------+-----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------+-----------------+---------+---+----+------+-----+------+-------------+
    | Memory |      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------+---------+---+----+------+-----+------+-------------+
    |work_U  |minver_hwa_work  |        1|  0|   0|   500|    5|     1|         2500|
    +--------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total   |                 |        1|  0|   0|   500|    5|     1|         2500|
    +--------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_646_p2          |     +    |      0|  0|   5|           5|           1|
    |i_6_fu_694_p2          |     +    |      0|  0|  32|           1|          32|
    |i_7_fu_1286_p2         |     +    |      0|  0|   5|           5|           1|
    |i_8_fu_1111_p2         |     +    |      0|  0|   5|           5|           1|
    |i_9_fu_1138_p2         |     +    |      0|  0|   5|           5|           1|
    |j_3_fu_1039_p2         |     +    |      0|  0|   5|           5|           1|
    |j_4_fu_1379_p2         |     +    |      0|  0|   5|           5|           1|
    |j_5_fu_1242_p2         |     +    |      0|  0|   5|           5|           1|
    |k_fu_670_p2            |     +    |      0|  0|   5|           5|           1|
    |tmp_52_fu_1346_p2      |     +    |      0|  0|   7|           7|           7|
    |tmp_53_fu_1359_p2      |     +    |      0|  0|   7|           7|           7|
    |tmp_60_fu_1049_p2      |     +    |      0|  0|   7|           7|           7|
    |tmp_61_fu_1061_p2      |     +    |      0|  0|   7|           7|           7|
    |tmp_65_fu_1088_p2      |     +    |      0|  0|   7|           7|           7|
    |tmp_66_fu_1121_p2      |     +    |      0|  0|   7|           7|           7|
    |tmp_70_fu_1181_p2      |     +    |      0|  0|   7|           7|           7|
    |tmp_72_fu_1269_p2      |     +    |      0|  0|   7|           7|           7|
    |tmp_23_fu_929_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_31_fu_1003_p2      |    and   |      0|  0|   1|           1|           1|
    |tmp_37_fu_752_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_44_fu_847_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_46_fu_853_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_59_fu_1230_p2      |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_1280_p2   |   icmp   |      0|  0|   3|           5|           6|
    |exitcond2_fu_1236_p2   |   icmp   |      0|  0|   3|           5|           6|
    |exitcond3_fu_1132_p2   |   icmp   |      0|  0|   3|           5|           6|
    |exitcond4_fu_1105_p2   |   icmp   |      0|  0|   3|           5|           6|
    |exitcond5_fu_1033_p2   |   icmp   |      0|  0|   3|           5|           6|
    |exitcond6_fu_688_p2    |   icmp   |      0|  0|  11|          32|           5|
    |exitcond7_fu_640_p2    |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_1373_p2    |   icmp   |      0|  0|   3|           5|           6|
    |notlhs1_fu_911_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notlhs2_fu_985_p2      |   icmp   |      0|  0|   4|          11|           2|
    |notlhs3_fu_811_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notlhs4_fu_829_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notlhs5_fu_1212_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_734_p2       |   icmp   |      0|  0|   3|           8|           2|
    |notrhs1_fu_917_p2      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs2_fu_991_p2      |   icmp   |      0|  0|  18|          52|           1|
    |notrhs3_fu_817_p2      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs4_fu_835_p2      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs5_fu_1218_p2     |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_740_p2       |   icmp   |      0|  0|   8|          23|           1|
    |tmp_14_fu_1144_p2      |   icmp   |      0|  0|   2|           5|           5|
    |tmp_19_fu_1248_p2      |   icmp   |      0|  0|   2|           5|           5|
    |tmp_1_fu_1009_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_8_fu_1301_p2       |   icmp   |      0|  0|   2|           5|           5|
    |tmp_15_fu_923_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_29_fu_997_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_35_fu_746_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_42_fu_823_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_43_fu_841_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_57_fu_1224_p2      |    or    |      0|  0|   1|           1|           1|
    |api_fu_945_p3          |  select  |      0|  0|  32|           1|          32|
    |r_2_fu_865_p3          |  select  |      0|  0|  32|           1|          32|
    |w_4_fu_768_p3          |  select  |      0|  0|  32|           1|          32|
    |wmax_1_fu_859_p3       |  select  |      0|  0|  32|           1|          32|
    |f_neg_i1_fu_935_p2     |    xor   |      0|  0|  43|          32|          33|
    |f_neg_i_fu_758_p2      |    xor   |      0|  0|  43|          32|          33|
    |tmp_18_neg_fu_1254_p2  |    xor   |      0|  0|  43|          32|          33|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 523|         541|         447|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |a_0_Addr_A                                 |   32|          2|   32|         64|
    |a_0_Addr_A_orig                            |   64|          9|   32|        288|
    |a_0_Din_A                                  |   32|          7|   32|        224|
    |a_0_EN_A                                   |    1|          3|    1|          3|
    |a_0_WEN_A                                  |    4|          2|    4|          8|
    |a_1_Addr_A                                 |   32|          2|   32|         64|
    |a_1_Addr_A_orig                            |   64|          9|   32|        288|
    |a_1_Din_A                                  |   32|          7|   32|        224|
    |a_1_EN_A                                   |    1|          3|    1|          3|
    |a_1_WEN_A                                  |    4|          2|    4|          8|
    |a_2_Addr_A                                 |   32|          2|   32|         64|
    |a_2_Addr_A_orig                            |   64|          9|   32|        288|
    |a_2_Din_A                                  |   32|          7|   32|        224|
    |a_2_EN_A                                   |    1|          3|    1|          3|
    |a_2_WEN_A                                  |    4|          2|    4|          8|
    |a_3_Addr_A                                 |   32|          2|   32|         64|
    |a_3_Addr_A_orig                            |   64|          9|   32|        288|
    |a_3_Din_A                                  |   32|          7|   32|        224|
    |a_3_EN_A                                   |    1|          3|    1|          3|
    |a_3_WEN_A                                  |    4|          2|    4|          8|
    |ap_NS_fsm                                  |  217|         98|    1|         98|
    |ap_enable_reg_pp0_iter5                    |    1|          2|    1|          2|
    |grp_aesl_mux_load_4_4_x_s_fu_539_empty     |   14|          8|    7|         56|
    |grp_aesl_mux_load_4_4_x_s_fu_539_empty_13  |   60|          9|   30|        270|
    |grp_aesl_mux_load_4_4_x_s_fu_539_empty_14  |    4|          9|    2|         18|
    |grp_fu_562_p0                              |   32|          4|   32|        128|
    |grp_fu_575_opcode                          |    5|          3|    5|         15|
    |grp_fu_575_p0                              |   32|          3|   32|         96|
    |i_2_phi_fu_485_p4                          |    5|          2|    5|         10|
    |i_2_reg_481                                |    5|          2|    5|         10|
    |i_3_reg_492                                |    5|          2|    5|         10|
    |i_4_reg_516                                |    5|          2|    5|         10|
    |i_5_reg_436                                |    5|          2|    5|         10|
    |i_reg_424                                  |    5|          2|    5|         10|
    |j_1_reg_504                                |    5|          2|    5|         10|
    |j_2_phi_fu_532_p4                          |    5|          2|    5|         10|
    |j_2_reg_528                                |    5|          2|    5|         10|
    |j_phi_fu_474_p4                            |    5|          2|    5|         10|
    |j_reg_470                                  |    5|          2|    5|         10|
    |r_1_phi_fu_463_p4                          |   32|          2|   32|         64|
    |r_1_reg_460                                |   32|          2|   32|         64|
    |r_fu_126                                   |   32|          2|   32|         64|
    |reg_609                                    |    5|          2|    5|         10|
    |wmax_phi_fu_452_p4                         |   32|          2|   32|         64|
    |wmax_reg_448                               |   32|          2|   32|         64|
    |work_address0                              |    9|          6|    9|         54|
    |work_address1                              |    9|          5|    9|         45|
    |work_d0                                    |    5|          4|    5|         20|
    |work_d1                                    |    5|          3|    5|         15|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      | 1145|        280|  762|       3605|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |a_0_addr_1_reg_1798                               |   6|   0|    6|          0|
    |a_0_addr_5_reg_1552                               |   6|   0|    6|          0|
    |a_0_addr_6_reg_1629                               |   6|   0|    6|          0|
    |a_0_addr_7_reg_1696                               |   6|   0|    6|          0|
    |a_0_addr_reg_1793                                 |   6|   0|    6|          0|
    |a_1_addr_1_reg_1808                               |   6|   0|    6|          0|
    |a_1_addr_5_reg_1557                               |   6|   0|    6|          0|
    |a_1_addr_6_reg_1634                               |   6|   0|    6|          0|
    |a_1_addr_7_reg_1701                               |   6|   0|    6|          0|
    |a_1_addr_reg_1803                                 |   6|   0|    6|          0|
    |a_2_addr_1_reg_1818                               |   6|   0|    6|          0|
    |a_2_addr_5_reg_1562                               |   6|   0|    6|          0|
    |a_2_addr_6_reg_1639                               |   6|   0|    6|          0|
    |a_2_addr_7_reg_1706                               |   6|   0|    6|          0|
    |a_2_addr_reg_1813                                 |   6|   0|    6|          0|
    |a_3_addr_1_reg_1828                               |   6|   0|    6|          0|
    |a_3_addr_5_reg_1567                               |   6|   0|    6|          0|
    |a_3_addr_6_reg_1644                               |   6|   0|    6|          0|
    |a_3_addr_7_reg_1711                               |   6|   0|    6|          0|
    |a_3_addr_reg_1823                                 |   6|   0|    6|          0|
    |ap_CS_fsm                                         |  97|   0|   97|          0|
    |ap_enable_reg_pp0_iter0                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                           |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter4_w_4_reg_1436            |  32|   0|   32|          0|
    |ap_reg_grp_aesl_mux_load_4_4_x_s_fu_539_ap_start  |   1|   0|    1|          0|
    |api_reg_1471                                      |  32|   0|   32|          0|
    |arrayNo2_cast_cast_reg_1516                       |   3|   0|   30|         27|
    |arrayNo3_cast_cast1_reg_1572                      |   3|   0|   30|         27|
    |arrayNo5_cast_cast1_reg_1619                      |   3|   0|   30|         27|
    |arrayNo5_reg_1609                                 |   3|   0|    3|          0|
    |arrayNo_cast_reg_1460                             |  30|   0|   30|          0|
    |exitcond4_reg_1577                                |   1|   0|    1|          0|
    |exitcond5_reg_1521                                |   1|   0|    1|          0|
    |exitcond6_reg_1427                                |   1|   0|    1|          0|
    |exitcond_reg_1833                                 |   1|   0|    1|          0|
    |i_2_reg_481                                       |   5|   0|    5|          0|
    |i_3_reg_492                                       |   5|   0|    5|          0|
    |i_4_reg_516                                       |   5|   0|    5|          0|
    |i_5_cast_reg_1409                                 |   5|   0|   32|         27|
    |i_5_reg_436                                       |   5|   0|    5|          0|
    |i_6_reg_1431                                      |  32|   0|   32|          0|
    |i_7_reg_1743                                      |   5|   0|    5|          0|
    |i_8_reg_1581                                      |   5|   0|    5|          0|
    |i_9_reg_1600                                      |   5|   0|    5|          0|
    |i_reg_424                                         |   5|   0|    5|          0|
    |j_1_reg_504                                       |   5|   0|    5|          0|
    |j_2_reg_528                                       |   5|   0|    5|          0|
    |j_3_reg_1525                                      |   5|   0|    5|          0|
    |j_4_reg_1837                                      |   5|   0|    5|          0|
    |j_5_reg_1661                                      |   5|   0|    5|          0|
    |j_reg_470                                         |   5|   0|    5|          0|
    |k_reg_1404                                        |   5|   0|    5|          0|
    |r_1_reg_460                                       |  32|   0|   32|          0|
    |r_fu_126                                          |  32|   0|   32|          0|
    |r_load_reg_1454                                   |  32|   0|   32|          0|
    |reg_603                                           |  32|   0|   32|          0|
    |reg_609                                           |   5|   0|    5|          0|
    |reg_616                                           |   3|   0|    3|          0|
    |reg_620                                           |  32|   0|   32|          0|
    |reg_631                                           |  32|   0|   32|          0|
    |tmp_10_cast_reg_1530                              |   5|   0|    7|          2|
    |tmp_11_cast_reg_1586                              |   5|   0|    7|          2|
    |tmp_13_reg_1732                                   |  32|   0|   32|          0|
    |tmp_14_reg_1605                                   |   1|   0|    1|          0|
    |tmp_18_reg_1724                                   |  32|   0|   32|          0|
    |tmp_19_reg_1666                                   |   1|   0|    1|          0|
    |tmp_20_cast_reg_1675                              |   5|   0|    7|          2|
    |tmp_21_reg_1691                                   |  32|   0|   32|          0|
    |tmp_22_reg_1716                                   |  32|   0|   32|          0|
    |tmp_29_cast_reg_1482                              |   2|   0|    7|          5|
    |tmp_2_reg_1400                                    |   1|   0|    1|          0|
    |tmp_3_cast_reg_1420                               |   5|   0|    7|          2|
    |tmp_3_reg_1415                                    |   5|   0|   64|         59|
    |tmp_46_reg_1443                                   |   1|   0|    1|          0|
    |tmp_47_reg_1779                                   |   3|   0|    3|          0|
    |tmp_48_reg_1783                                   |   3|   0|   30|         27|
    |tmp_49_reg_1788                                   |   2|   0|    2|          0|
    |tmp_52_cast_reg_1511                              |   2|   0|    7|          5|
    |tmp_54_reg_1506                                   |   2|   0|    2|          0|
    |tmp_59_reg_1654                                   |   1|   0|    1|          0|
    |tmp_5_reg_1476                                    |  64|   0|   64|          0|
    |tmp_61_reg_1537                                   |   7|   0|    7|          0|
    |tmp_63_reg_1542                                   |   2|   0|    2|          0|
    |tmp_66_reg_1592                                   |   7|   0|    7|          0|
    |tmp_68_reg_1613                                   |   2|   0|    2|          0|
    |tmp_71_cast_reg_1547                              |   2|   0|    7|          5|
    |tmp_72_reg_1681                                   |   7|   0|    7|          0|
    |tmp_74_reg_1686                                   |  32|   0|   32|          0|
    |tmp_77_cast_reg_1624                              |   2|   0|    7|          5|
    |tmp_7_cast14_cast_reg_1774                        |   5|   0|    7|          2|
    |tmp_9_reg_1465                                    |   2|   0|    2|          0|
    |tmp_cast_reg_1748                                 |   5|   0|    7|          2|
    |w_2_to_int_reg_1649                               |  32|   0|   32|          0|
    |w_4_reg_1436                                      |  32|   0|   32|          0|
    |wmax_reg_448                                      |  32|   0|   32|          0|
    |work_addr_1_reg_1754                              |   5|   0|    9|          4|
    |work_addr_2_reg_1763                              |   5|   0|    9|          4|
    |work_addr_3_reg_1494                              |   5|   0|    9|          4|
    |work_addr_4_reg_1500                              |   9|   0|    9|          0|
    |work_load_1_reg_1769                              |   5|   0|    5|          0|
    |exitcond6_reg_1427                                |   0|   1|    1|          0|
    |r_1_reg_460                                       |   0|  32|   32|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |1086|  33| 1357|        238|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_done     | out |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_return   | out |   32| ap_ctrl_hs |  minver_hwa  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|a_2_Addr_A  | out |   32|    bram    |      a_2     |     array    |
|a_2_EN_A    | out |    1|    bram    |      a_2     |     array    |
|a_2_WEN_A   | out |    4|    bram    |      a_2     |     array    |
|a_2_Din_A   | out |   32|    bram    |      a_2     |     array    |
|a_2_Dout_A  |  in |   32|    bram    |      a_2     |     array    |
|a_2_Clk_A   | out |    1|    bram    |      a_2     |     array    |
|a_2_Rst_A   | out |    1|    bram    |      a_2     |     array    |
|a_3_Addr_A  | out |   32|    bram    |      a_3     |     array    |
|a_3_EN_A    | out |    1|    bram    |      a_3     |     array    |
|a_3_WEN_A   | out |    4|    bram    |      a_3     |     array    |
|a_3_Din_A   | out |   32|    bram    |      a_3     |     array    |
|a_3_Dout_A  |  in |   32|    bram    |      a_3     |     array    |
|a_3_Clk_A   | out |    1|    bram    |      a_3     |     array    |
|a_3_Rst_A   | out |    1|    bram    |      a_3     |     array    |
+------------+-----+-----+------------+--------------+--------------+

