{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 20 19:37:54 2011 " "Info: Processing started: Sun Feb 20 19:37:54 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ps2_lcd1602 -c ps2_lcd1602 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ps2_lcd1602 -c ps2_lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ps2_lcd1602 EP2C5T144C6 " "Info: Selected device EP2C5T144C6 for design \"ps2_lcd1602\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Info: Device EP2C8T144C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_20M (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK_20M (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_1602:LCD_1602_Init\|LCD_CLOCK " "Info: Destination node LCD_1602:LCD_1602_Init\|LCD_CLOCK" {  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 49 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_1602:LCD_1602_Init|LCD_CLOCK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CLK_20M } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_20M" } } } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_1602:LCD_1602_Init\|LCD_CLOCK  " "Info: Automatically promoted node LCD_1602:LCD_1602_Init\|LCD_CLOCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_1602:LCD_1602_Init\|LCD_CLOCK~0 " "Info: Destination node LCD_1602:LCD_1602_Init\|LCD_CLOCK~0" {  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 49 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_1602:LCD_1602_Init|LCD_CLOCK~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_EN " "Info: Destination node LCD_EN" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_EN } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 15 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_EN } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 49 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_1602:LCD_1602_Init|LCD_CLOCK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST_N (placed in PIN 21 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node RST_N (placed in PIN 21 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { RST_N } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "RST_N" } } } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST_N } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register Ps2_Module:Ps2_Init\|o_ps2_data\[2\] register LCD_1602:LCD_1602_Init\|char_count\[0\] -10.12 ns " "Info: Slack time is -10.12 ns between source register \"Ps2_Module:Ps2_Init\|o_ps2_data\[2\]\" and destination register \"LCD_1602:LCD_1602_Init\|char_count\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.028 ns + Largest register register " "Info: + Largest register to register requirement is 3.028 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M destination 4.362 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK_20M\" to destination register is 4.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLK_20M 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'CLK_20M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.787 ns) 2.151 ns LCD_1602:LCD_1602_Init\|LCD_CLOCK 2 REG Unassigned 3 " "Info: 2: + IC(0.604 ns) + CELL(0.787 ns) = 2.151 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'LCD_1602:LCD_1602_Init\|LCD_CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.000 ns) 3.123 ns LCD_1602:LCD_1602_Init\|LCD_CLOCK~clkctrl 3 COMB Unassigned 69 " "Info: 3: + IC(0.972 ns) + CELL(0.000 ns) = 3.123 ns; Loc. = Unassigned; Fanout = 69; COMB Node = 'LCD_1602:LCD_1602_Init\|LCD_CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 4.362 ns LCD_1602:LCD_1602_Init\|char_count\[0\] 4 REG Unassigned 3 " "Info: 4: + IC(0.702 ns) + CELL(0.537 ns) = 4.362 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'LCD_1602:LCD_1602_Init\|char_count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|char_count[0] } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 47.78 % ) " "Info: Total cell delay = 2.084 ns ( 47.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.278 ns ( 52.22 % ) " "Info: Total interconnect delay = 2.278 ns ( 52.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M destination 4.362 ns   Longest register " "Info:   Longest clock path from clock \"CLK_20M\" to destination register is 4.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLK_20M 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'CLK_20M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.787 ns) 2.151 ns LCD_1602:LCD_1602_Init\|LCD_CLOCK 2 REG Unassigned 3 " "Info: 2: + IC(0.604 ns) + CELL(0.787 ns) = 2.151 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'LCD_1602:LCD_1602_Init\|LCD_CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.000 ns) 3.123 ns LCD_1602:LCD_1602_Init\|LCD_CLOCK~clkctrl 3 COMB Unassigned 69 " "Info: 3: + IC(0.972 ns) + CELL(0.000 ns) = 3.123 ns; Loc. = Unassigned; Fanout = 69; COMB Node = 'LCD_1602:LCD_1602_Init\|LCD_CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 4.362 ns LCD_1602:LCD_1602_Init\|char_count\[0\] 4 REG Unassigned 3 " "Info: 4: + IC(0.702 ns) + CELL(0.537 ns) = 4.362 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'LCD_1602:LCD_1602_Init\|char_count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|char_count[0] } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.084 ns ( 47.78 % ) " "Info: Total cell delay = 2.084 ns ( 47.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.278 ns ( 52.22 % ) " "Info: Total interconnect delay = 2.278 ns ( 52.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M source 2.120 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK_20M\" to source register is 2.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLK_20M 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'CLK_20M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.121 ns) + CELL(0.000 ns) 0.881 ns CLK_20M~clkctrl 2 COMB Unassigned 109 " "Info: 2: + IC(0.121 ns) + CELL(0.000 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 109; COMB Node = 'CLK_20M~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.121 ns" { CLK_20M CLK_20M~clkctrl } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 2.120 ns Ps2_Module:Ps2_Init\|o_ps2_data\[2\] 3 REG Unassigned 40 " "Info: 3: + IC(0.702 ns) + CELL(0.537 ns) = 2.120 ns; Loc. = Unassigned; Fanout = 40; REG Node = 'Ps2_Module:Ps2_Init\|o_ps2_data\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { CLK_20M~clkctrl Ps2_Module:Ps2_Init|o_ps2_data[2] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_module.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 61.18 % ) " "Info: Total cell delay = 1.297 ns ( 61.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 38.82 % ) " "Info: Total interconnect delay = 0.823 ns ( 38.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M source 2.120 ns   Longest register " "Info:   Longest clock path from clock \"CLK_20M\" to source register is 2.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLK_20M 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'CLK_20M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.121 ns) + CELL(0.000 ns) 0.881 ns CLK_20M~clkctrl 2 COMB Unassigned 109 " "Info: 2: + IC(0.121 ns) + CELL(0.000 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 109; COMB Node = 'CLK_20M~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.121 ns" { CLK_20M CLK_20M~clkctrl } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 2.120 ns Ps2_Module:Ps2_Init\|o_ps2_data\[2\] 3 REG Unassigned 40 " "Info: 3: + IC(0.702 ns) + CELL(0.537 ns) = 2.120 ns; Loc. = Unassigned; Fanout = 40; REG Node = 'Ps2_Module:Ps2_Init\|o_ps2_data\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { CLK_20M~clkctrl Ps2_Module:Ps2_Init|o_ps2_data[2] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_module.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 61.18 % ) " "Info: Total cell delay = 1.297 ns ( 61.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 38.82 % ) " "Info: Total interconnect delay = 0.823 ns ( 38.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns   " "Info:   Micro clock to output delay of source is 0.250 ns" {  } { { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_module.v" 114 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 126 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.148 ns - Longest register register " "Info: - Longest register to register delay is 13.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ps2_Module:Ps2_Init\|o_ps2_data\[2\] 1 REG Unassigned 40 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 40; REG Node = 'Ps2_Module:Ps2_Init\|o_ps2_data\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ps2_Module:Ps2_Init|o_ps2_data[2] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_module.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.275 ns) 0.814 ns LCD_1602:LCD_1602_Init\|Equal8~0 2 COMB Unassigned 1 " "Info: 2: + IC(0.539 ns) + CELL(0.275 ns) = 0.814 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|Equal8~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { Ps2_Module:Ps2_Init|o_ps2_data[2] LCD_1602:LCD_1602_Init|Equal8~0 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 247 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 1.570 ns LCD_1602:LCD_1602_Init\|Equal8~1 3 COMB Unassigned 3 " "Info: 3: + IC(0.606 ns) + CELL(0.150 ns) = 1.570 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|Equal8~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { LCD_1602:LCD_1602_Init|Equal8~0 LCD_1602:LCD_1602_Init|Equal8~1 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 247 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 2.135 ns LCD_1602:LCD_1602_Init\|always6~188 4 COMB Unassigned 3 " "Info: 4: + IC(0.415 ns) + CELL(0.150 ns) = 2.135 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~188'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|Equal8~1 LCD_1602:LCD_1602_Init|always6~188 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.150 ns) 3.179 ns LCD_1602:LCD_1602_Init\|always6~15 5 COMB Unassigned 5 " "Info: 5: + IC(0.894 ns) + CELL(0.150 ns) = 3.179 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { LCD_1602:LCD_1602_Init|always6~188 LCD_1602:LCD_1602_Init|always6~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.371 ns) 3.695 ns LCD_1602:LCD_1602_Init\|always6~189 6 COMB Unassigned 3 " "Info: 6: + IC(0.145 ns) + CELL(0.371 ns) = 3.695 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~189'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { LCD_1602:LCD_1602_Init|always6~15 LCD_1602:LCD_1602_Init|always6~189 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 4.260 ns LCD_1602:LCD_1602_Init\|always6~190 7 COMB Unassigned 4 " "Info: 7: + IC(0.127 ns) + CELL(0.438 ns) = 4.260 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~190'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|always6~189 LCD_1602:LCD_1602_Init|always6~190 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 4.825 ns LCD_1602:LCD_1602_Init\|always6~191 8 COMB Unassigned 3 " "Info: 8: + IC(0.127 ns) + CELL(0.438 ns) = 4.825 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~191'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|always6~190 LCD_1602:LCD_1602_Init|always6~191 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 5.390 ns LCD_1602:LCD_1602_Init\|always6~217 9 COMB Unassigned 2 " "Info: 9: + IC(0.127 ns) + CELL(0.438 ns) = 5.390 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~217'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|always6~191 LCD_1602:LCD_1602_Init|always6~217 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 5.955 ns LCD_1602:LCD_1602_Init\|always6~218 10 COMB Unassigned 3 " "Info: 10: + IC(0.127 ns) + CELL(0.438 ns) = 5.955 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~218'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|always6~217 LCD_1602:LCD_1602_Init|always6~218 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 6.520 ns LCD_1602:LCD_1602_Init\|always6~200 11 COMB Unassigned 4 " "Info: 11: + IC(0.145 ns) + CELL(0.420 ns) = 6.520 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~200'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|always6~218 LCD_1602:LCD_1602_Init|always6~200 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.438 ns) 7.808 ns LCD_1602:LCD_1602_Init\|WideOr25~5 12 COMB Unassigned 1 " "Info: 12: + IC(0.850 ns) + CELL(0.438 ns) = 7.808 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { LCD_1602:LCD_1602_Init|always6~200 LCD_1602:LCD_1602_Init|WideOr25~5 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.438 ns) 8.852 ns LCD_1602:LCD_1602_Init\|WideOr25~20 13 COMB Unassigned 1 " "Info: 13: + IC(0.606 ns) + CELL(0.438 ns) = 8.852 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { LCD_1602:LCD_1602_Init|WideOr25~5 LCD_1602:LCD_1602_Init|WideOr25~20 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 9.417 ns LCD_1602:LCD_1602_Init\|WideOr25~21 14 COMB Unassigned 1 " "Info: 14: + IC(0.145 ns) + CELL(0.420 ns) = 9.417 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|WideOr25~20 LCD_1602:LCD_1602_Init|WideOr25~21 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 9.982 ns LCD_1602:LCD_1602_Init\|WideOr25~22 15 COMB Unassigned 1 " "Info: 15: + IC(0.145 ns) + CELL(0.420 ns) = 9.982 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|WideOr25~21 LCD_1602:LCD_1602_Init|WideOr25~22 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 10.547 ns LCD_1602:LCD_1602_Init\|WideOr25~23 16 COMB Unassigned 1 " "Info: 16: + IC(0.145 ns) + CELL(0.420 ns) = 10.547 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|WideOr25~22 LCD_1602:LCD_1602_Init|WideOr25~23 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 11.112 ns LCD_1602:LCD_1602_Init\|WideOr25~24 17 COMB Unassigned 2 " "Info: 17: + IC(0.145 ns) + CELL(0.420 ns) = 11.112 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|WideOr25~23 LCD_1602:LCD_1602_Init|WideOr25~24 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 11.677 ns LCD_1602:LCD_1602_Init\|WideOr25 18 COMB Unassigned 2 " "Info: 18: + IC(0.145 ns) + CELL(0.420 ns) = 11.677 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|WideOr25~24 LCD_1602:LCD_1602_Init|WideOr25 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 12.241 ns LCD_1602:LCD_1602_Init\|char_count\[4\]~37 19 COMB Unassigned 5 " "Info: 19: + IC(0.145 ns) + CELL(0.419 ns) = 12.241 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'LCD_1602:LCD_1602_Init\|char_count\[4\]~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { LCD_1602:LCD_1602_Init|WideOr25 LCD_1602:LCD_1602_Init|char_count[4]~37 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.660 ns) 13.148 ns LCD_1602:LCD_1602_Init\|char_count\[0\] 20 REG Unassigned 3 " "Info: 20: + IC(0.247 ns) + CELL(0.660 ns) = 13.148 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'LCD_1602:LCD_1602_Init\|char_count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { LCD_1602:LCD_1602_Init|char_count[4]~37 LCD_1602:LCD_1602_Init|char_count[0] } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.323 ns ( 55.70 % ) " "Info: Total cell delay = 7.323 ns ( 55.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.825 ns ( 44.30 % ) " "Info: Total interconnect delay = 5.825 ns ( 44.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.148 ns" { Ps2_Module:Ps2_Init|o_ps2_data[2] LCD_1602:LCD_1602_Init|Equal8~0 LCD_1602:LCD_1602_Init|Equal8~1 LCD_1602:LCD_1602_Init|always6~188 LCD_1602:LCD_1602_Init|always6~15 LCD_1602:LCD_1602_Init|always6~189 LCD_1602:LCD_1602_Init|always6~190 LCD_1602:LCD_1602_Init|always6~191 LCD_1602:LCD_1602_Init|always6~217 LCD_1602:LCD_1602_Init|always6~218 LCD_1602:LCD_1602_Init|always6~200 LCD_1602:LCD_1602_Init|WideOr25~5 LCD_1602:LCD_1602_Init|WideOr25~20 LCD_1602:LCD_1602_Init|WideOr25~21 LCD_1602:LCD_1602_Init|WideOr25~22 LCD_1602:LCD_1602_Init|WideOr25~23 LCD_1602:LCD_1602_Init|WideOr25~24 LCD_1602:LCD_1602_Init|WideOr25 LCD_1602:LCD_1602_Init|char_count[4]~37 LCD_1602:LCD_1602_Init|char_count[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.148 ns" { Ps2_Module:Ps2_Init|o_ps2_data[2] LCD_1602:LCD_1602_Init|Equal8~0 LCD_1602:LCD_1602_Init|Equal8~1 LCD_1602:LCD_1602_Init|always6~188 LCD_1602:LCD_1602_Init|always6~15 LCD_1602:LCD_1602_Init|always6~189 LCD_1602:LCD_1602_Init|always6~190 LCD_1602:LCD_1602_Init|always6~191 LCD_1602:LCD_1602_Init|always6~217 LCD_1602:LCD_1602_Init|always6~218 LCD_1602:LCD_1602_Init|always6~200 LCD_1602:LCD_1602_Init|WideOr25~5 LCD_1602:LCD_1602_Init|WideOr25~20 LCD_1602:LCD_1602_Init|WideOr25~21 LCD_1602:LCD_1602_Init|WideOr25~22 LCD_1602:LCD_1602_Init|WideOr25~23 LCD_1602:LCD_1602_Init|WideOr25~24 LCD_1602:LCD_1602_Init|WideOr25 LCD_1602:LCD_1602_Init|char_count[4]~37 LCD_1602:LCD_1602_Init|char_count[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.148 ns register register " "Info: Estimated most critical path is register to register delay of 13.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ps2_Module:Ps2_Init\|o_ps2_data\[2\] 1 REG LAB_X20_Y8 40 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X20_Y8; Fanout = 40; REG Node = 'Ps2_Module:Ps2_Init\|o_ps2_data\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ps2_Module:Ps2_Init|o_ps2_data[2] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_module.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.275 ns) 0.814 ns LCD_1602:LCD_1602_Init\|Equal8~0 2 COMB LAB_X19_Y8 1 " "Info: 2: + IC(0.539 ns) + CELL(0.275 ns) = 0.814 ns; Loc. = LAB_X19_Y8; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|Equal8~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { Ps2_Module:Ps2_Init|o_ps2_data[2] LCD_1602:LCD_1602_Init|Equal8~0 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 247 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 1.570 ns LCD_1602:LCD_1602_Init\|Equal8~1 3 COMB LAB_X20_Y8 3 " "Info: 3: + IC(0.606 ns) + CELL(0.150 ns) = 1.570 ns; Loc. = LAB_X20_Y8; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|Equal8~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { LCD_1602:LCD_1602_Init|Equal8~0 LCD_1602:LCD_1602_Init|Equal8~1 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 247 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 2.135 ns LCD_1602:LCD_1602_Init\|always6~188 4 COMB LAB_X20_Y8 3 " "Info: 4: + IC(0.415 ns) + CELL(0.150 ns) = 2.135 ns; Loc. = LAB_X20_Y8; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~188'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|Equal8~1 LCD_1602:LCD_1602_Init|always6~188 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.150 ns) 3.179 ns LCD_1602:LCD_1602_Init\|always6~15 5 COMB LAB_X20_Y7 5 " "Info: 5: + IC(0.894 ns) + CELL(0.150 ns) = 3.179 ns; Loc. = LAB_X20_Y7; Fanout = 5; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { LCD_1602:LCD_1602_Init|always6~188 LCD_1602:LCD_1602_Init|always6~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.371 ns) 3.695 ns LCD_1602:LCD_1602_Init\|always6~189 6 COMB LAB_X20_Y7 3 " "Info: 6: + IC(0.145 ns) + CELL(0.371 ns) = 3.695 ns; Loc. = LAB_X20_Y7; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~189'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { LCD_1602:LCD_1602_Init|always6~15 LCD_1602:LCD_1602_Init|always6~189 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 4.260 ns LCD_1602:LCD_1602_Init\|always6~190 7 COMB LAB_X20_Y7 4 " "Info: 7: + IC(0.127 ns) + CELL(0.438 ns) = 4.260 ns; Loc. = LAB_X20_Y7; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~190'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|always6~189 LCD_1602:LCD_1602_Init|always6~190 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 4.825 ns LCD_1602:LCD_1602_Init\|always6~191 8 COMB LAB_X20_Y7 3 " "Info: 8: + IC(0.127 ns) + CELL(0.438 ns) = 4.825 ns; Loc. = LAB_X20_Y7; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~191'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|always6~190 LCD_1602:LCD_1602_Init|always6~191 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 5.390 ns LCD_1602:LCD_1602_Init\|always6~217 9 COMB LAB_X20_Y7 2 " "Info: 9: + IC(0.127 ns) + CELL(0.438 ns) = 5.390 ns; Loc. = LAB_X20_Y7; Fanout = 2; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~217'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|always6~191 LCD_1602:LCD_1602_Init|always6~217 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 5.955 ns LCD_1602:LCD_1602_Init\|always6~218 10 COMB LAB_X20_Y7 3 " "Info: 10: + IC(0.127 ns) + CELL(0.438 ns) = 5.955 ns; Loc. = LAB_X20_Y7; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~218'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|always6~217 LCD_1602:LCD_1602_Init|always6~218 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 6.520 ns LCD_1602:LCD_1602_Init\|always6~200 11 COMB LAB_X20_Y7 4 " "Info: 11: + IC(0.145 ns) + CELL(0.420 ns) = 6.520 ns; Loc. = LAB_X20_Y7; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~200'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|always6~218 LCD_1602:LCD_1602_Init|always6~200 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.438 ns) 7.808 ns LCD_1602:LCD_1602_Init\|WideOr25~5 12 COMB LAB_X18_Y8 1 " "Info: 12: + IC(0.850 ns) + CELL(0.438 ns) = 7.808 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { LCD_1602:LCD_1602_Init|always6~200 LCD_1602:LCD_1602_Init|WideOr25~5 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.438 ns) 8.852 ns LCD_1602:LCD_1602_Init\|WideOr25~20 13 COMB LAB_X18_Y7 1 " "Info: 13: + IC(0.606 ns) + CELL(0.438 ns) = 8.852 ns; Loc. = LAB_X18_Y7; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { LCD_1602:LCD_1602_Init|WideOr25~5 LCD_1602:LCD_1602_Init|WideOr25~20 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 9.417 ns LCD_1602:LCD_1602_Init\|WideOr25~21 14 COMB LAB_X18_Y7 1 " "Info: 14: + IC(0.145 ns) + CELL(0.420 ns) = 9.417 ns; Loc. = LAB_X18_Y7; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|WideOr25~20 LCD_1602:LCD_1602_Init|WideOr25~21 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 9.982 ns LCD_1602:LCD_1602_Init\|WideOr25~22 15 COMB LAB_X18_Y7 1 " "Info: 15: + IC(0.145 ns) + CELL(0.420 ns) = 9.982 ns; Loc. = LAB_X18_Y7; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|WideOr25~21 LCD_1602:LCD_1602_Init|WideOr25~22 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 10.547 ns LCD_1602:LCD_1602_Init\|WideOr25~23 16 COMB LAB_X18_Y7 1 " "Info: 16: + IC(0.145 ns) + CELL(0.420 ns) = 10.547 ns; Loc. = LAB_X18_Y7; Fanout = 1; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|WideOr25~22 LCD_1602:LCD_1602_Init|WideOr25~23 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 11.112 ns LCD_1602:LCD_1602_Init\|WideOr25~24 17 COMB LAB_X18_Y7 2 " "Info: 17: + IC(0.145 ns) + CELL(0.420 ns) = 11.112 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|WideOr25~23 LCD_1602:LCD_1602_Init|WideOr25~24 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 11.677 ns LCD_1602:LCD_1602_Init\|WideOr25 18 COMB LAB_X18_Y7 2 " "Info: 18: + IC(0.145 ns) + CELL(0.420 ns) = 11.677 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_1602:LCD_1602_Init|WideOr25~24 LCD_1602:LCD_1602_Init|WideOr25 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 12.241 ns LCD_1602:LCD_1602_Init\|char_count\[4\]~37 19 COMB LAB_X18_Y7 5 " "Info: 19: + IC(0.145 ns) + CELL(0.419 ns) = 12.241 ns; Loc. = LAB_X18_Y7; Fanout = 5; COMB Node = 'LCD_1602:LCD_1602_Init\|char_count\[4\]~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { LCD_1602:LCD_1602_Init|WideOr25 LCD_1602:LCD_1602_Init|char_count[4]~37 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.660 ns) 13.148 ns LCD_1602:LCD_1602_Init\|char_count\[0\] 20 REG LAB_X18_Y7 3 " "Info: 20: + IC(0.247 ns) + CELL(0.660 ns) = 13.148 ns; Loc. = LAB_X18_Y7; Fanout = 3; REG Node = 'LCD_1602:LCD_1602_Init\|char_count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { LCD_1602:LCD_1602_Init|char_count[4]~37 LCD_1602:LCD_1602_Init|char_count[0] } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.323 ns ( 55.70 % ) " "Info: Total cell delay = 7.323 ns ( 55.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.825 ns ( 44.30 % ) " "Info: Total interconnect delay = 5.825 ns ( 44.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.148 ns" { Ps2_Module:Ps2_Init|o_ps2_data[2] LCD_1602:LCD_1602_Init|Equal8~0 LCD_1602:LCD_1602_Init|Equal8~1 LCD_1602:LCD_1602_Init|always6~188 LCD_1602:LCD_1602_Init|always6~15 LCD_1602:LCD_1602_Init|always6~189 LCD_1602:LCD_1602_Init|always6~190 LCD_1602:LCD_1602_Init|always6~191 LCD_1602:LCD_1602_Init|always6~217 LCD_1602:LCD_1602_Init|always6~218 LCD_1602:LCD_1602_Init|always6~200 LCD_1602:LCD_1602_Init|WideOr25~5 LCD_1602:LCD_1602_Init|WideOr25~20 LCD_1602:LCD_1602_Init|WideOr25~21 LCD_1602:LCD_1602_Init|WideOr25~22 LCD_1602:LCD_1602_Init|WideOr25~23 LCD_1602:LCD_1602_Init|WideOr25~24 LCD_1602:LCD_1602_Init|WideOr25 LCD_1602:LCD_1602_Init|char_count[4]~37 LCD_1602:LCD_1602_Init|char_count[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Warning: Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BEEP 0 " "Info: Pin \"BEEP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RW GND " "Info: Pin LCD_RW has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCD_RW } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_RW } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.fit.smsg " "Info: Generated suppressed messages file C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 20 19:37:58 2011 " "Info: Processing ended: Sun Feb 20 19:37:58 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
