# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../secure_router_serial.srcs/sources_1/imports/new/error_correct.v" \
"../../../../secure_router_serial.srcs/sources_1/new/error_inject_stream.v" \
"../../../../secure_router_serial.srcs/sources_1/imports/new/secure_router.v" \
"../../../../secure_router_serial.srcs/sources_1/new/top_level.v" \
"../../../../secure_router_serial.srcs/sim_1/new/top_level_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
