{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694501124873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694501124874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 12 00:45:24 2023 " "Processing started: Tue Sep 12 00:45:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694501124874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1694501124874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1694501124874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1694501125844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1694501125844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_subtractor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_subtractor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_subtractor_tb " "Found entity 1: n_bit_subtractor_tb" {  } { { "n_bit_subtractor_tb.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/n_bit_subtractor_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_subtractor " "Found entity 1: n_bit_subtractor" {  } { { "n_bit_subtractor.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/n_bit_subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_adder_tb " "Found entity 1: n_bit_adder_tb" {  } { { "n_bit_adder_tb.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/n_bit_adder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_adder " "Found entity 1: n_bit_adder" {  } { { "n_bit_adder.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/n_bit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mod_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mod_tb " "Found entity 1: mod_tb" {  } { { "mod_tb.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/mod_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/mod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit_tb " "Found entity 1: full_adder_1bit_tb" {  } { { "full_adder_1bit_tb.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/full_adder_1bit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "full_adder_1bit.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/full_adder_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider_tb " "Found entity 1: divider_tb" {  } { { "divider_tb.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/divider_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/divider.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_tb " "Found entity 1: comparator_tb" {  } { { "comparator_tb.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/comparator_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_comparator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit_comparator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_comparator_tb " "Found entity 1: bit_comparator_tb" {  } { { "bit_comparator_tb.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/bit_comparator_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit_comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_comparator " "Found entity 1: bit_comparator" {  } { { "bit_comparator.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/bit_comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146255 ""} { "Info" "ISGN_ENTITY_NAME" "2 Display7Segment " "Found entity 2: Display7Segment" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/ALU.sv" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conexion.sv 5 5 " "Found 5 design units, including 5 entities, in source file conexion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AndGate2 " "Found entity 1: AndGate2" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146258 ""} { "Info" "ISGN_ENTITY_NAME" "2 XorGate2 " "Found entity 2: XorGate2" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146258 ""} { "Info" "ISGN_ENTITY_NAME" "3 suma " "Found entity 3: suma" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146258 ""} { "Info" "ISGN_ENTITY_NAME" "4 Conexion " "Found entity 4: Conexion" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146258 ""} { "Info" "ISGN_ENTITY_NAME" "5 shift_left_with_truncate " "Found entity 5: shift_left_with_truncate" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conexion_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file conexion_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conexion_tb " "Found entity 1: conexion_tb" {  } { { "conexion_tb.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/conexion_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146262 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "And " "Entity \"And\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "NbitMultiplier.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/NbitMultiplier.sv" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Design Software" 0 -1 1694501146266 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Xor " "Entity \"Xor\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "NbitMultiplier.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/NbitMultiplier.sv" 10 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Design Software" 0 -1 1694501146266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitmultiplier.sv 4 4 " "Found 4 design units, including 4 entities, in source file nbitmultiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PartialAdder " "Found entity 1: PartialAdder" {  } { { "NbitMultiplier.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/NbitMultiplier.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146266 ""} { "Info" "ISGN_ENTITY_NAME" "2 NbitMultiplier " "Found entity 2: NbitMultiplier" {  } { { "NbitMultiplier.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/NbitMultiplier.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitmultiplier_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitmultiplier_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NbitMultiplier_tb " "Found entity 1: NbitMultiplier_tb" {  } { { "NbitMultiplier_tb.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/NbitMultiplier_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/shift_left.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_tb " "Found entity 1: shift_left_tb" {  } { { "shift_left_tb.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/shift_left_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/shift_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_right_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right_tb " "Found entity 1: shift_right_tb" {  } { { "shift_right_tb.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/shift_right_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalUnit " "Found entity 1: LogicalUnit" {  } { { "LogicalUnit.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/LogicalUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file arithmeticunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticUnit " "Found entity 1: ArithmeticUnit" {  } { { "ArithmeticUnit.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/ArithmeticUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file xorgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XorGate " "Found entity 1: XorGate" {  } { { "XorGate.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/XorGate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file orgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OrGate " "Found entity 1: OrGate" {  } { { "OrGate.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/OrGate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file andgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AndGate " "Found entity 1: AndGate" {  } { { "AndGate.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/AndGate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694501146301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694501146301 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "slV LogicalUnit.sv(59) " "Verilog HDL Implicit Net warning at LogicalUnit.sv(59): created implicit net for \"slV\"" {  } { { "LogicalUnit.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/LogicalUnit.sv" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694501146302 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "srV LogicalUnit.sv(71) " "Verilog HDL Implicit Net warning at LogicalUnit.sv(71): created implicit net for \"srV\"" {  } { { "LogicalUnit.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/LogicalUnit.sv" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1694501146303 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1694501146466 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "segOut ALU.sv(11) " "Output port \"segOut\" at ALU.sv(11) has no driver" {  } { { "ALU.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/ALU.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1694501146470 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticUnit ArithmeticUnit:arith_unit " "Elaborating entity \"ArithmeticUnit\" for hierarchy \"ArithmeticUnit:arith_unit\"" {  } { { "ALU.sv" "arith_unit" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/ALU.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694501146513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder ArithmeticUnit:arith_unit\|n_bit_adder:n_bit_adderInstance " "Elaborating entity \"n_bit_adder\" for hierarchy \"ArithmeticUnit:arith_unit\|n_bit_adder:n_bit_adderInstance\"" {  } { { "ArithmeticUnit.sv" "n_bit_adderInstance" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/ArithmeticUnit.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694501146520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1bit ArithmeticUnit:arith_unit\|n_bit_adder:n_bit_adderInstance\|full_adder_1bit:adder_gen\[0\].adder_inst " "Elaborating entity \"full_adder_1bit\" for hierarchy \"ArithmeticUnit:arith_unit\|n_bit_adder:n_bit_adderInstance\|full_adder_1bit:adder_gen\[0\].adder_inst\"" {  } { { "n_bit_adder.sv" "adder_gen\[0\].adder_inst" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/n_bit_adder.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694501146525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_subtractor ArithmeticUnit:arith_unit\|n_bit_subtractor:n_bit_subtractorInstance " "Elaborating entity \"n_bit_subtractor\" for hierarchy \"ArithmeticUnit:arith_unit\|n_bit_subtractor:n_bit_subtractorInstance\"" {  } { { "ArithmeticUnit.sv" "n_bit_subtractorInstance" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/ArithmeticUnit.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694501146538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NbitMultiplier ArithmeticUnit:arith_unit\|NbitMultiplier:NbitMultiplierInstance " "Elaborating entity \"NbitMultiplier\" for hierarchy \"ArithmeticUnit:arith_unit\|NbitMultiplier:NbitMultiplierInstance\"" {  } { { "ArithmeticUnit.sv" "NbitMultiplierInstance" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/ArithmeticUnit.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694501146546 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 NbitMultiplier.sv(94) " "Verilog HDL assignment warning at NbitMultiplier.sv(94): truncated value with size 32 to match size of target (16)" {  } { { "NbitMultiplier.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/NbitMultiplier.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694501146549 "|ALU|ArithmeticUnit:arith_unit|NbitMultiplier:NbitMultiplierInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "suma ArithmeticUnit:arith_unit\|NbitMultiplier:NbitMultiplierInstance\|suma:generate_partial_sums\[0\].sum_instance " "Elaborating entity \"suma\" for hierarchy \"ArithmeticUnit:arith_unit\|NbitMultiplier:NbitMultiplierInstance\|suma:generate_partial_sums\[0\].sum_instance\"" {  } { { "NbitMultiplier.sv" "generate_partial_sums\[0\].sum_instance" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/NbitMultiplier.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694501146551 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out Conexion.sv(115) " "Verilog HDL or VHDL warning at Conexion.sv(115): object \"carry_out\" assigned a value but never read" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1694501146553 "|ALU|ArithmeticUnit:arith_unit|NbitMultiplier:NbitMultiplierInstance|suma:generate_partial_sums[0].sum_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_in Conexion.sv(116) " "Verilog HDL or VHDL warning at Conexion.sv(116): object \"carry_in\" assigned a value but never read" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1694501146554 "|ALU|ArithmeticUnit:arith_unit|NbitMultiplier:NbitMultiplierInstance|suma:generate_partial_sums[0].sum_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 1 Conexion.sv(143) " "Verilog HDL assignment warning at Conexion.sv(143): truncated value with size 17 to match size of target (1)" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694501146554 "|ALU|ArithmeticUnit:arith_unit|NbitMultiplier:NbitMultiplierInstance|suma:generate_partial_sums[0].sum_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 1 Conexion.sv(146) " "Verilog HDL assignment warning at Conexion.sv(146): truncated value with size 17 to match size of target (1)" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694501146554 "|ALU|ArithmeticUnit:arith_unit|NbitMultiplier:NbitMultiplierInstance|suma:generate_partial_sums[0].sum_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 1 Conexion.sv(152) " "Verilog HDL assignment warning at Conexion.sv(152): truncated value with size 17 to match size of target (1)" {  } { { "Conexion.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694501146554 "|ALU|ArithmeticUnit:arith_unit|NbitMultiplier:NbitMultiplierInstance|suma:generate_partial_sums[0].sum_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndGate2 ArithmeticUnit:arith_unit\|NbitMultiplier:NbitMultiplierInstance\|suma:generate_partial_sums\[0\].sum_instance\|AndGate2:generate_gates\[0\].and_gates " "Elaborating entity \"AndGate2\" for hierarchy \"ArithmeticUnit:arith_unit\|NbitMultiplier:NbitMultiplierInstance\|suma:generate_partial_sums\[0\].sum_instance\|AndGate2:generate_gates\[0\].and_gates\"" {  } { { "Conexion.sv" "generate_gates\[0\].and_gates" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694501146555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XorGate2 ArithmeticUnit:arith_unit\|NbitMultiplier:NbitMultiplierInstance\|suma:generate_partial_sums\[0\].sum_instance\|XorGate2:generate_gates\[0\].xor_gates " "Elaborating entity \"XorGate2\" for hierarchy \"ArithmeticUnit:arith_unit\|NbitMultiplier:NbitMultiplierInstance\|suma:generate_partial_sums\[0\].sum_instance\|XorGate2:generate_gates\[0\].xor_gates\"" {  } { { "Conexion.sv" "generate_gates\[0\].xor_gates" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/Conexion.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694501146557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider ArithmeticUnit:arith_unit\|divider:dividerInstance " "Elaborating entity \"divider\" for hierarchy \"ArithmeticUnit:arith_unit\|divider:dividerInstance\"" {  } { { "ArithmeticUnit.sv" "dividerInstance" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/ArithmeticUnit.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694501146752 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "numerator_temp\[2055..2048\] 0 divider.sv(46) " "Net \"numerator_temp\[2055..2048\]\" at divider.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "divider.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/divider.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1694501146767 "|ALU|ArithmeticUnit:arith_unit|divider:dividerInstance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "quotient_temp\[2055..2048\] 0 divider.sv(48) " "Net \"quotient_temp\[2055..2048\]\" at divider.sv(48) has no driver or initial value, using a default initial value '0'" {  } { { "divider.sv" "" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/divider.sv" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1694501146767 "|ALU|ArithmeticUnit:arith_unit|divider:dividerInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator ArithmeticUnit:arith_unit\|divider:dividerInstance\|comparator:division_loop\[0\].comp_inst " "Elaborating entity \"comparator\" for hierarchy \"ArithmeticUnit:arith_unit\|divider:dividerInstance\|comparator:division_loop\[0\].comp_inst\"" {  } { { "divider.sv" "division_loop\[0\].comp_inst" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/divider.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694501146769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_comparator ArithmeticUnit:arith_unit\|divider:dividerInstance\|comparator:division_loop\[0\].comp_inst\|bit_comparator:xd\[1\].bit_comp_inst " "Elaborating entity \"bit_comparator\" for hierarchy \"ArithmeticUnit:arith_unit\|divider:dividerInstance\|comparator:division_loop\[0\].comp_inst\|bit_comparator:xd\[1\].bit_comp_inst\"" {  } { { "comparator.sv" "xd\[1\].bit_comp_inst" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/comparator.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694501146773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod ArithmeticUnit:arith_unit\|mod:modInstance " "Elaborating entity \"mod\" for hierarchy \"ArithmeticUnit:arith_unit\|mod:modInstance\"" {  } { { "ArithmeticUnit.sv" "modInstance" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/ArithmeticUnit.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694501148039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalUnit LogicalUnit:logic_unit " "Elaborating entity \"LogicalUnit\" for hierarchy \"LogicalUnit:logic_unit\"" {  } { { "ALU.sv" "logic_unit" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/ALU.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694501149435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndGate LogicalUnit:logic_unit\|AndGate:AndGateInstance\[0\] " "Elaborating entity \"AndGate\" for hierarchy \"LogicalUnit:logic_unit\|AndGate:AndGateInstance\[0\]\"" {  } { { "LogicalUnit.sv" "AndGateInstance\[0\]" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/LogicalUnit.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694501149440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrGate LogicalUnit:logic_unit\|OrGate:OrGateInstance\[0\] " "Elaborating entity \"OrGate\" for hierarchy \"LogicalUnit:logic_unit\|OrGate:OrGateInstance\[0\]\"" {  } { { "LogicalUnit.sv" "OrGateInstance\[0\]" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/LogicalUnit.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694501149447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XorGate LogicalUnit:logic_unit\|XorGate:XorGateInstance\[0\] " "Elaborating entity \"XorGate\" for hierarchy \"LogicalUnit:logic_unit\|XorGate:XorGateInstance\[0\]\"" {  } { { "LogicalUnit.sv" "XorGateInstance\[0\]" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/LogicalUnit.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694501149454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left LogicalUnit:logic_unit\|shift_left:shift_leftInstance " "Elaborating entity \"shift_left\" for hierarchy \"LogicalUnit:logic_unit\|shift_left:shift_leftInstance\"" {  } { { "LogicalUnit.sv" "shift_leftInstance" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/LogicalUnit.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694501149460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right LogicalUnit:logic_unit\|shift_right:shift_rightInstance " "Elaborating entity \"shift_right\" for hierarchy \"LogicalUnit:logic_unit\|shift_right:shift_rightInstance\"" {  } { { "LogicalUnit.sv" "shift_rightInstance" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/LogicalUnit.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694501149464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display7Segment Display7Segment:display_instance " "Elaborating entity \"Display7Segment\" for hierarchy \"Display7Segment:display_instance\"" {  } { { "ALU.sv" "display_instance" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/ALU.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694501149469 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1694501151696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694501151899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 12 00:45:51 2023 " "Processing ended: Tue Sep 12 00:45:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694501151899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694501151899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694501151899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1694501151899 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 15 s " "Quartus Prime Flow was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1694501153198 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694501154419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694501154419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 12 00:45:53 2023 " "Processing started: Tue Sep 12 00:45:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694501154419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1694501154419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ALU ALU " "Command: quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ALU ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1694501154420 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim ALU ALU " "Quartus(args): --rtl_sim ALU ALU" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1694501154420 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1694501154938 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1694501155357 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1694501155360 ""}
{ "Warning" "0" "" "Warning: File ALU_run_msim_rtl_verilog.do already exists - backing up current file as ALU_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File ALU_run_msim_rtl_verilog.do already exists - backing up current file as ALU_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1694501155607 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/Bryan Gomez/Documents/Lab3/P1/simulation/modelsim/ALU_run_msim_rtl_verilog.do" {  } { { "C:/Users/Bryan Gomez/Documents/Lab3/P1/simulation/modelsim/ALU_run_msim_rtl_verilog.do" "0" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/simulation/modelsim/ALU_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/Bryan Gomez/Documents/Lab3/P1/simulation/modelsim/ALU_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1694501155718 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1694501155734 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1694501155742 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1694501155743 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Bryan Gomez/Documents/Lab3/P1/ALU_nativelink_simulation.rpt" {  } { { "C:/Users/Bryan Gomez/Documents/Lab3/P1/ALU_nativelink_simulation.rpt" "0" { Text "C:/Users/Bryan Gomez/Documents/Lab3/P1/ALU_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Bryan Gomez/Documents/Lab3/P1/ALU_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1694501155743 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1694501155744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694501155745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 12 00:45:55 2023 " "Processing ended: Tue Sep 12 00:45:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694501155745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694501155745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694501155745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1694501155745 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 16 s " "Quartus Prime Flow was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1694501272455 ""}
