# name: slvi
# key: slvi
# group: verilog
# --
input wire [${1:MSB}:0] ${2:signal_name},
