-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity nbody_core_start is
port (
    out_x275_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_x275_full_n : IN STD_LOGIC;
    out_x275_write : OUT STD_LOGIC;
    out_y276_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_y276_full_n : IN STD_LOGIC;
    out_y276_write : OUT STD_LOGIC;
    out_z277_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_z277_full_n : IN STD_LOGIC;
    out_z277_write : OUT STD_LOGIC;
    p_x_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_x_ce0 : OUT STD_LOGIC;
    p_x_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    p_x_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    p_x_we0 : OUT STD_LOGIC;
    p_x_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_x_ce1 : OUT STD_LOGIC;
    p_x_d1 : OUT STD_LOGIC_VECTOR (511 downto 0);
    p_x_q1 : IN STD_LOGIC_VECTOR (511 downto 0);
    p_x_we1 : OUT STD_LOGIC;
    p_y_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_y_ce0 : OUT STD_LOGIC;
    p_y_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    p_y_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    p_y_we0 : OUT STD_LOGIC;
    p_y_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_y_ce1 : OUT STD_LOGIC;
    p_y_d1 : OUT STD_LOGIC_VECTOR (511 downto 0);
    p_y_q1 : IN STD_LOGIC_VECTOR (511 downto 0);
    p_y_we1 : OUT STD_LOGIC;
    p_z_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_z_ce0 : OUT STD_LOGIC;
    p_z_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    p_z_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    p_z_we0 : OUT STD_LOGIC;
    p_z_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_z_ce1 : OUT STD_LOGIC;
    p_z_d1 : OUT STD_LOGIC_VECTOR (511 downto 0);
    p_z_q1 : IN STD_LOGIC_VECTOR (511 downto 0);
    p_z_we1 : OUT STD_LOGIC;
    c_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    c_ce0 : OUT STD_LOGIC;
    c_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    c_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    c_we0 : OUT STD_LOGIC;
    c_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    c_ce1 : OUT STD_LOGIC;
    c_d1 : OUT STD_LOGIC_VECTOR (511 downto 0);
    c_q1 : IN STD_LOGIC_VECTOR (511 downto 0);
    c_we1 : OUT STD_LOGIC;
    x_val : IN STD_LOGIC_VECTOR (63 downto 0);
    y_val : IN STD_LOGIC_VECTOR (63 downto 0);
    z_val : IN STD_LOGIC_VECTOR (63 downto 0);
    EPS : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    x_val_ap_vld : IN STD_LOGIC;
    y_val_ap_vld : IN STD_LOGIC;
    z_val_ap_vld : IN STD_LOGIC;
    EPS_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of nbody_core_start is 
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal core_start_entry3_U0_ap_start : STD_LOGIC;
    signal core_start_entry3_U0_ap_done : STD_LOGIC;
    signal core_start_entry3_U0_ap_continue : STD_LOGIC;
    signal core_start_entry3_U0_ap_idle : STD_LOGIC;
    signal core_start_entry3_U0_ap_ready : STD_LOGIC;
    signal core_start_entry3_U0_start_out : STD_LOGIC;
    signal core_start_entry3_U0_start_write : STD_LOGIC;
    signal core_start_entry3_U0_x_val_out_din : STD_LOGIC_VECTOR (63 downto 0);
    signal core_start_entry3_U0_x_val_out_write : STD_LOGIC;
    signal core_start_entry3_U0_y_val_out_din : STD_LOGIC_VECTOR (63 downto 0);
    signal core_start_entry3_U0_y_val_out_write : STD_LOGIC;
    signal core_start_entry3_U0_z_val_out_din : STD_LOGIC_VECTOR (63 downto 0);
    signal core_start_entry3_U0_z_val_out_write : STD_LOGIC;
    signal core_start_entry3_U0_EPS_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal core_start_entry3_U0_EPS_out_write : STD_LOGIC;
    signal core_start_entry38_U0_ap_start : STD_LOGIC;
    signal core_start_entry38_U0_ap_done : STD_LOGIC;
    signal core_start_entry38_U0_ap_continue : STD_LOGIC;
    signal core_start_entry38_U0_ap_idle : STD_LOGIC;
    signal core_start_entry38_U0_ap_ready : STD_LOGIC;
    signal core_start_entry38_U0_x_val_read : STD_LOGIC;
    signal core_start_entry38_U0_y_val_read : STD_LOGIC;
    signal core_start_entry38_U0_z_val_read : STD_LOGIC;
    signal core_start_entry38_U0_EPS_read : STD_LOGIC;
    signal core_start_entry38_U0_x_val_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal core_start_entry38_U0_x_val_out_write : STD_LOGIC;
    signal core_start_entry38_U0_x_val_out1_din : STD_LOGIC_VECTOR (63 downto 0);
    signal core_start_entry38_U0_x_val_out1_write : STD_LOGIC;
    signal core_start_entry38_U0_y_val_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal core_start_entry38_U0_y_val_out_write : STD_LOGIC;
    signal core_start_entry38_U0_y_val_out2_din : STD_LOGIC_VECTOR (63 downto 0);
    signal core_start_entry38_U0_y_val_out2_write : STD_LOGIC;
    signal core_start_entry38_U0_z_val_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal core_start_entry38_U0_z_val_out_write : STD_LOGIC;
    signal core_start_entry38_U0_z_val_out3_din : STD_LOGIC_VECTOR (63 downto 0);
    signal core_start_entry38_U0_z_val_out3_write : STD_LOGIC;
    signal core_start_entry38_U0_EPS_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal core_start_entry38_U0_EPS_out_write : STD_LOGIC;
    signal core_start_entry38_U0_EPS_out4_din : STD_LOGIC_VECTOR (31 downto 0);
    signal core_start_entry38_U0_EPS_out4_write : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_start : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_start_full_n : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_done : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_continue : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_idle : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_start_out : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_start_write : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V_din : STD_LOGIC_VECTOR (511 downto 0);
    signal Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V_write : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V1_din : STD_LOGIC_VECTOR (511 downto 0);
    signal Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V1_write : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_input_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_input_V_ce0 : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_start : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_done : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_continue : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_idle : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V_din : STD_LOGIC_VECTOR (511 downto 0);
    signal Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V_write : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V1_din : STD_LOGIC_VECTOR (511 downto 0);
    signal Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V1_write : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_input_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_input_V_ce0 : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_start : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_done : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_continue : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_idle : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V_din : STD_LOGIC_VECTOR (511 downto 0);
    signal Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V_write : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V1_din : STD_LOGIC_VECTOR (511 downto 0);
    signal Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V1_write : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_input_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_input_V_ce0 : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_start : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_done : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_continue : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_idle : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_V_V_din : STD_LOGIC_VECTOR (511 downto 0);
    signal Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_V_V_write : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_1_V_V_din : STD_LOGIC_VECTOR (511 downto 0);
    signal Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_1_V_V_write : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_U0_input_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal Axi2_MultiStreams_ap_uint_512_3750_2_U0_input_V_ce0 : STD_LOGIC;
    signal core27_U0_ap_start : STD_LOGIC;
    signal core27_U0_ap_done : STD_LOGIC;
    signal core27_U0_ap_continue : STD_LOGIC;
    signal core27_U0_ap_idle : STD_LOGIC;
    signal core27_U0_ap_ready : STD_LOGIC;
    signal core27_U0_start_out : STD_LOGIC;
    signal core27_U0_start_write : STD_LOGIC;
    signal core27_U0_stream_x_0_V_V_read : STD_LOGIC;
    signal core27_U0_stream_y_0_V_V_read : STD_LOGIC;
    signal core27_U0_stream_z_0_V_V_read : STD_LOGIC;
    signal core27_U0_stream_c_0_V_V_read : STD_LOGIC;
    signal core27_U0_x_val_read : STD_LOGIC;
    signal core27_U0_y_val_read : STD_LOGIC;
    signal core27_U0_z_val_read : STD_LOGIC;
    signal core27_U0_EPS_read : STD_LOGIC;
    signal core27_U0_stream_out_x_0_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal core27_U0_stream_out_x_0_V_write : STD_LOGIC;
    signal core27_U0_stream_out_y_0_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal core27_U0_stream_out_y_0_V_write : STD_LOGIC;
    signal core27_U0_stream_out_z_0_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal core27_U0_stream_out_z_0_V_write : STD_LOGIC;
    signal core28_U0_ap_start : STD_LOGIC;
    signal core28_U0_ap_done : STD_LOGIC;
    signal core28_U0_ap_continue : STD_LOGIC;
    signal core28_U0_ap_idle : STD_LOGIC;
    signal core28_U0_ap_ready : STD_LOGIC;
    signal core28_U0_stream_x_1_V_V_read : STD_LOGIC;
    signal core28_U0_stream_y_1_V_V_read : STD_LOGIC;
    signal core28_U0_stream_z_1_V_V_read : STD_LOGIC;
    signal core28_U0_stream_c_1_V_V_read : STD_LOGIC;
    signal core28_U0_x_val_read : STD_LOGIC;
    signal core28_U0_y_val_read : STD_LOGIC;
    signal core28_U0_z_val_read : STD_LOGIC;
    signal core28_U0_EPS_read : STD_LOGIC;
    signal core28_U0_stream_out_x_1_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal core28_U0_stream_out_x_1_V_write : STD_LOGIC;
    signal core28_U0_stream_out_y_1_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal core28_U0_stream_out_y_1_V_write : STD_LOGIC;
    signal core28_U0_stream_out_z_1_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal core28_U0_stream_out_z_1_V_write : STD_LOGIC;
    signal core_start_Block_split5462_proc35_U0_ap_start : STD_LOGIC;
    signal core_start_Block_split5462_proc35_U0_ap_done : STD_LOGIC;
    signal core_start_Block_split5462_proc35_U0_ap_continue : STD_LOGIC;
    signal core_start_Block_split5462_proc35_U0_ap_idle : STD_LOGIC;
    signal core_start_Block_split5462_proc35_U0_ap_ready : STD_LOGIC;
    signal core_start_Block_split5462_proc35_U0_stream_out_x_0_V_read : STD_LOGIC;
    signal core_start_Block_split5462_proc35_U0_stream_out_y_0_V_read : STD_LOGIC;
    signal core_start_Block_split5462_proc35_U0_stream_out_z_0_V_read : STD_LOGIC;
    signal core_start_Block_split5462_proc35_U0_stream_out_x_1_V_read : STD_LOGIC;
    signal core_start_Block_split5462_proc35_U0_stream_out_y_1_V_read : STD_LOGIC;
    signal core_start_Block_split5462_proc35_U0_stream_out_z_1_V_read : STD_LOGIC;
    signal core_start_Block_split5462_proc35_U0_out_x275_din : STD_LOGIC_VECTOR (63 downto 0);
    signal core_start_Block_split5462_proc35_U0_out_x275_write : STD_LOGIC;
    signal core_start_Block_split5462_proc35_U0_out_y276_din : STD_LOGIC_VECTOR (63 downto 0);
    signal core_start_Block_split5462_proc35_U0_out_y276_write : STD_LOGIC;
    signal core_start_Block_split5462_proc35_U0_out_z277_din : STD_LOGIC_VECTOR (63 downto 0);
    signal core_start_Block_split5462_proc35_U0_out_z277_write : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal x_val_c1_full_n : STD_LOGIC;
    signal x_val_c1_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal x_val_c1_empty_n : STD_LOGIC;
    signal y_val_c2_full_n : STD_LOGIC;
    signal y_val_c2_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal y_val_c2_empty_n : STD_LOGIC;
    signal z_val_c3_full_n : STD_LOGIC;
    signal z_val_c3_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal z_val_c3_empty_n : STD_LOGIC;
    signal EPS_c4_full_n : STD_LOGIC;
    signal EPS_c4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal EPS_c4_empty_n : STD_LOGIC;
    signal x_val_c_full_n : STD_LOGIC;
    signal x_val_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal x_val_c_empty_n : STD_LOGIC;
    signal x_val_c69_full_n : STD_LOGIC;
    signal x_val_c69_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal x_val_c69_empty_n : STD_LOGIC;
    signal y_val_c_full_n : STD_LOGIC;
    signal y_val_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal y_val_c_empty_n : STD_LOGIC;
    signal y_val_c70_full_n : STD_LOGIC;
    signal y_val_c70_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal y_val_c70_empty_n : STD_LOGIC;
    signal z_val_c_full_n : STD_LOGIC;
    signal z_val_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal z_val_c_empty_n : STD_LOGIC;
    signal z_val_c71_full_n : STD_LOGIC;
    signal z_val_c71_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal z_val_c71_empty_n : STD_LOGIC;
    signal EPS_c_full_n : STD_LOGIC;
    signal EPS_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal EPS_c_empty_n : STD_LOGIC;
    signal EPS_c72_full_n : STD_LOGIC;
    signal EPS_c72_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal EPS_c72_empty_n : STD_LOGIC;
    signal stream_x_0_V_V_full_n : STD_LOGIC;
    signal stream_x_0_V_V_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal stream_x_0_V_V_empty_n : STD_LOGIC;
    signal stream_x_1_V_V_full_n : STD_LOGIC;
    signal stream_x_1_V_V_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal stream_x_1_V_V_empty_n : STD_LOGIC;
    signal stream_y_0_V_V_full_n : STD_LOGIC;
    signal stream_y_0_V_V_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal stream_y_0_V_V_empty_n : STD_LOGIC;
    signal stream_y_1_V_V_full_n : STD_LOGIC;
    signal stream_y_1_V_V_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal stream_y_1_V_V_empty_n : STD_LOGIC;
    signal stream_z_0_V_V_full_n : STD_LOGIC;
    signal stream_z_0_V_V_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal stream_z_0_V_V_empty_n : STD_LOGIC;
    signal stream_z_1_V_V_full_n : STD_LOGIC;
    signal stream_z_1_V_V_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal stream_z_1_V_V_empty_n : STD_LOGIC;
    signal stream_c_0_V_V_full_n : STD_LOGIC;
    signal stream_c_0_V_V_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal stream_c_0_V_V_empty_n : STD_LOGIC;
    signal stream_c_1_V_V_full_n : STD_LOGIC;
    signal stream_c_1_V_V_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal stream_c_1_V_V_empty_n : STD_LOGIC;
    signal stream_out_x_0_V_full_n : STD_LOGIC;
    signal stream_out_x_0_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal stream_out_x_0_V_empty_n : STD_LOGIC;
    signal stream_out_y_0_V_full_n : STD_LOGIC;
    signal stream_out_y_0_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal stream_out_y_0_V_empty_n : STD_LOGIC;
    signal stream_out_z_0_V_full_n : STD_LOGIC;
    signal stream_out_z_0_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal stream_out_z_0_V_empty_n : STD_LOGIC;
    signal stream_out_x_1_V_full_n : STD_LOGIC;
    signal stream_out_x_1_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal stream_out_x_1_V_empty_n : STD_LOGIC;
    signal stream_out_y_1_V_full_n : STD_LOGIC;
    signal stream_out_y_1_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal stream_out_y_1_V_empty_n : STD_LOGIC;
    signal stream_out_z_1_V_full_n : STD_LOGIC;
    signal stream_out_z_1_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal stream_out_z_1_V_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_core_start_entry3_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_core_start_entry3_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready : STD_LOGIC;
    signal start_for_core_start_entry38_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_core_start_entry38_U0_full_n : STD_LOGIC;
    signal start_for_core_start_entry38_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_core_start_entry38_U0_empty_n : STD_LOGIC;
    signal core_start_entry38_U0_start_full_n : STD_LOGIC;
    signal core_start_entry38_U0_start_write : STD_LOGIC;
    signal start_for_core27_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_core27_U0_full_n : STD_LOGIC;
    signal start_for_core27_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_core27_U0_empty_n : STD_LOGIC;
    signal start_for_core28_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_core28_U0_full_n : STD_LOGIC;
    signal start_for_core28_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_core28_U0_empty_n : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_start_full_n : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_start_write : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_start_full_n : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_start_write : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_U0_start_full_n : STD_LOGIC;
    signal Axi2_MultiStreams_ap_uint_512_3750_2_U0_start_write : STD_LOGIC;
    signal start_for_core_start_Block_split5462_proc35_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_core_start_Block_split5462_proc35_U0_full_n : STD_LOGIC;
    signal start_for_core_start_Block_split5462_proc35_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_core_start_Block_split5462_proc35_U0_empty_n : STD_LOGIC;
    signal core28_U0_start_full_n : STD_LOGIC;
    signal core28_U0_start_write : STD_LOGIC;
    signal core_start_Block_split5462_proc35_U0_start_full_n : STD_LOGIC;
    signal core_start_Block_split5462_proc35_U0_start_write : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component nbody_core_start_entry3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        x_val : IN STD_LOGIC_VECTOR (63 downto 0);
        y_val : IN STD_LOGIC_VECTOR (63 downto 0);
        z_val : IN STD_LOGIC_VECTOR (63 downto 0);
        EPS : IN STD_LOGIC_VECTOR (31 downto 0);
        x_val_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        x_val_out_full_n : IN STD_LOGIC;
        x_val_out_write : OUT STD_LOGIC;
        y_val_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        y_val_out_full_n : IN STD_LOGIC;
        y_val_out_write : OUT STD_LOGIC;
        z_val_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        z_val_out_full_n : IN STD_LOGIC;
        z_val_out_write : OUT STD_LOGIC;
        EPS_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        EPS_out_full_n : IN STD_LOGIC;
        EPS_out_write : OUT STD_LOGIC );
    end component;


    component nbody_core_start_entry38 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_val_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        x_val_empty_n : IN STD_LOGIC;
        x_val_read : OUT STD_LOGIC;
        y_val_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        y_val_empty_n : IN STD_LOGIC;
        y_val_read : OUT STD_LOGIC;
        z_val_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        z_val_empty_n : IN STD_LOGIC;
        z_val_read : OUT STD_LOGIC;
        EPS_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        EPS_empty_n : IN STD_LOGIC;
        EPS_read : OUT STD_LOGIC;
        x_val_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_val_out_full_n : IN STD_LOGIC;
        x_val_out_write : OUT STD_LOGIC;
        x_val_out1_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        x_val_out1_full_n : IN STD_LOGIC;
        x_val_out1_write : OUT STD_LOGIC;
        y_val_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        y_val_out_full_n : IN STD_LOGIC;
        y_val_out_write : OUT STD_LOGIC;
        y_val_out2_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        y_val_out2_full_n : IN STD_LOGIC;
        y_val_out2_write : OUT STD_LOGIC;
        z_val_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        z_val_out_full_n : IN STD_LOGIC;
        z_val_out_write : OUT STD_LOGIC;
        z_val_out3_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        z_val_out3_full_n : IN STD_LOGIC;
        z_val_out3_write : OUT STD_LOGIC;
        EPS_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        EPS_out_full_n : IN STD_LOGIC;
        EPS_out_write : OUT STD_LOGIC;
        EPS_out4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        EPS_out4_full_n : IN STD_LOGIC;
        EPS_out4_write : OUT STD_LOGIC );
    end component;


    component nbody_Axi2_MultiStreams_ap_uint_512_3750_2_24 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        streamOut_V_V_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        streamOut_V_V_full_n : IN STD_LOGIC;
        streamOut_V_V_write : OUT STD_LOGIC;
        streamOut_V_V1_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        streamOut_V_V1_full_n : IN STD_LOGIC;
        streamOut_V_V1_write : OUT STD_LOGIC;
        input_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_V_ce0 : OUT STD_LOGIC;
        input_V_q0 : IN STD_LOGIC_VECTOR (511 downto 0) );
    end component;


    component nbody_Axi2_MultiStreams_ap_uint_512_3750_2_25 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        streamOut_V_V_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        streamOut_V_V_full_n : IN STD_LOGIC;
        streamOut_V_V_write : OUT STD_LOGIC;
        streamOut_V_V1_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        streamOut_V_V1_full_n : IN STD_LOGIC;
        streamOut_V_V1_write : OUT STD_LOGIC;
        input_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_V_ce0 : OUT STD_LOGIC;
        input_V_q0 : IN STD_LOGIC_VECTOR (511 downto 0) );
    end component;


    component nbody_Axi2_MultiStreams_ap_uint_512_3750_2_26 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        streamOut_V_V_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        streamOut_V_V_full_n : IN STD_LOGIC;
        streamOut_V_V_write : OUT STD_LOGIC;
        streamOut_V_V1_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        streamOut_V_V1_full_n : IN STD_LOGIC;
        streamOut_V_V1_write : OUT STD_LOGIC;
        input_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_V_ce0 : OUT STD_LOGIC;
        input_V_q0 : IN STD_LOGIC_VECTOR (511 downto 0) );
    end component;


    component nbody_Axi2_MultiStreams_ap_uint_512_3750_2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        streamOut_V_V_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        streamOut_V_V_full_n : IN STD_LOGIC;
        streamOut_V_V_write : OUT STD_LOGIC;
        streamOut_1_V_V_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        streamOut_1_V_V_full_n : IN STD_LOGIC;
        streamOut_1_V_V_write : OUT STD_LOGIC;
        input_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_V_ce0 : OUT STD_LOGIC;
        input_V_q0 : IN STD_LOGIC_VECTOR (511 downto 0) );
    end component;


    component nbody_core27 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        stream_x_0_V_V_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        stream_x_0_V_V_empty_n : IN STD_LOGIC;
        stream_x_0_V_V_read : OUT STD_LOGIC;
        stream_y_0_V_V_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        stream_y_0_V_V_empty_n : IN STD_LOGIC;
        stream_y_0_V_V_read : OUT STD_LOGIC;
        stream_z_0_V_V_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        stream_z_0_V_V_empty_n : IN STD_LOGIC;
        stream_z_0_V_V_read : OUT STD_LOGIC;
        stream_c_0_V_V_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        stream_c_0_V_V_empty_n : IN STD_LOGIC;
        stream_c_0_V_V_read : OUT STD_LOGIC;
        x_val_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        x_val_empty_n : IN STD_LOGIC;
        x_val_read : OUT STD_LOGIC;
        y_val_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        y_val_empty_n : IN STD_LOGIC;
        y_val_read : OUT STD_LOGIC;
        z_val_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        z_val_empty_n : IN STD_LOGIC;
        z_val_read : OUT STD_LOGIC;
        EPS_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        EPS_empty_n : IN STD_LOGIC;
        EPS_read : OUT STD_LOGIC;
        stream_out_x_0_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        stream_out_x_0_V_full_n : IN STD_LOGIC;
        stream_out_x_0_V_write : OUT STD_LOGIC;
        stream_out_y_0_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        stream_out_y_0_V_full_n : IN STD_LOGIC;
        stream_out_y_0_V_write : OUT STD_LOGIC;
        stream_out_z_0_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        stream_out_z_0_V_full_n : IN STD_LOGIC;
        stream_out_z_0_V_write : OUT STD_LOGIC );
    end component;


    component nbody_core28 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_x_1_V_V_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        stream_x_1_V_V_empty_n : IN STD_LOGIC;
        stream_x_1_V_V_read : OUT STD_LOGIC;
        stream_y_1_V_V_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        stream_y_1_V_V_empty_n : IN STD_LOGIC;
        stream_y_1_V_V_read : OUT STD_LOGIC;
        stream_z_1_V_V_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        stream_z_1_V_V_empty_n : IN STD_LOGIC;
        stream_z_1_V_V_read : OUT STD_LOGIC;
        stream_c_1_V_V_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        stream_c_1_V_V_empty_n : IN STD_LOGIC;
        stream_c_1_V_V_read : OUT STD_LOGIC;
        x_val_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        x_val_empty_n : IN STD_LOGIC;
        x_val_read : OUT STD_LOGIC;
        y_val_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        y_val_empty_n : IN STD_LOGIC;
        y_val_read : OUT STD_LOGIC;
        z_val_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        z_val_empty_n : IN STD_LOGIC;
        z_val_read : OUT STD_LOGIC;
        EPS_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        EPS_empty_n : IN STD_LOGIC;
        EPS_read : OUT STD_LOGIC;
        stream_out_x_1_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        stream_out_x_1_V_full_n : IN STD_LOGIC;
        stream_out_x_1_V_write : OUT STD_LOGIC;
        stream_out_y_1_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        stream_out_y_1_V_full_n : IN STD_LOGIC;
        stream_out_y_1_V_write : OUT STD_LOGIC;
        stream_out_z_1_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        stream_out_z_1_V_full_n : IN STD_LOGIC;
        stream_out_z_1_V_write : OUT STD_LOGIC );
    end component;


    component nbody_core_start_Block_split5462_proc35 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_out_x_0_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        stream_out_x_0_V_empty_n : IN STD_LOGIC;
        stream_out_x_0_V_read : OUT STD_LOGIC;
        stream_out_y_0_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        stream_out_y_0_V_empty_n : IN STD_LOGIC;
        stream_out_y_0_V_read : OUT STD_LOGIC;
        stream_out_z_0_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        stream_out_z_0_V_empty_n : IN STD_LOGIC;
        stream_out_z_0_V_read : OUT STD_LOGIC;
        stream_out_x_1_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        stream_out_x_1_V_empty_n : IN STD_LOGIC;
        stream_out_x_1_V_read : OUT STD_LOGIC;
        stream_out_y_1_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        stream_out_y_1_V_empty_n : IN STD_LOGIC;
        stream_out_y_1_V_read : OUT STD_LOGIC;
        stream_out_z_1_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        stream_out_z_1_V_empty_n : IN STD_LOGIC;
        stream_out_z_1_V_read : OUT STD_LOGIC;
        out_x275_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_x275_full_n : IN STD_LOGIC;
        out_x275_write : OUT STD_LOGIC;
        out_y276_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_y276_full_n : IN STD_LOGIC;
        out_y276_write : OUT STD_LOGIC;
        out_z277_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_z277_full_n : IN STD_LOGIC;
        out_z277_write : OUT STD_LOGIC );
    end component;


    component nbody_fifo_w64_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component nbody_fifo_w32_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component nbody_fifo_w32_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component nbody_fifo_w64_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component nbody_fifo_w512_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (511 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (511 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component nbody_fifo_w32_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component nbody_start_for_core_start_entry38_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component nbody_start_for_core27_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component nbody_start_for_core28_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component nbody_start_for_core_start_Block_split5462_proc35_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    core_start_entry3_U0 : component nbody_core_start_entry3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => core_start_entry3_U0_ap_start,
        start_full_n => start_for_core_start_entry38_U0_full_n,
        ap_done => core_start_entry3_U0_ap_done,
        ap_continue => core_start_entry3_U0_ap_continue,
        ap_idle => core_start_entry3_U0_ap_idle,
        ap_ready => core_start_entry3_U0_ap_ready,
        start_out => core_start_entry3_U0_start_out,
        start_write => core_start_entry3_U0_start_write,
        x_val => x_val,
        y_val => y_val,
        z_val => z_val,
        EPS => EPS,
        x_val_out_din => core_start_entry3_U0_x_val_out_din,
        x_val_out_full_n => x_val_c1_full_n,
        x_val_out_write => core_start_entry3_U0_x_val_out_write,
        y_val_out_din => core_start_entry3_U0_y_val_out_din,
        y_val_out_full_n => y_val_c2_full_n,
        y_val_out_write => core_start_entry3_U0_y_val_out_write,
        z_val_out_din => core_start_entry3_U0_z_val_out_din,
        z_val_out_full_n => z_val_c3_full_n,
        z_val_out_write => core_start_entry3_U0_z_val_out_write,
        EPS_out_din => core_start_entry3_U0_EPS_out_din,
        EPS_out_full_n => EPS_c4_full_n,
        EPS_out_write => core_start_entry3_U0_EPS_out_write);

    core_start_entry38_U0 : component nbody_core_start_entry38
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => core_start_entry38_U0_ap_start,
        ap_done => core_start_entry38_U0_ap_done,
        ap_continue => core_start_entry38_U0_ap_continue,
        ap_idle => core_start_entry38_U0_ap_idle,
        ap_ready => core_start_entry38_U0_ap_ready,
        x_val_dout => x_val_c1_dout,
        x_val_empty_n => x_val_c1_empty_n,
        x_val_read => core_start_entry38_U0_x_val_read,
        y_val_dout => y_val_c2_dout,
        y_val_empty_n => y_val_c2_empty_n,
        y_val_read => core_start_entry38_U0_y_val_read,
        z_val_dout => z_val_c3_dout,
        z_val_empty_n => z_val_c3_empty_n,
        z_val_read => core_start_entry38_U0_z_val_read,
        EPS_dout => EPS_c4_dout,
        EPS_empty_n => EPS_c4_empty_n,
        EPS_read => core_start_entry38_U0_EPS_read,
        x_val_out_din => core_start_entry38_U0_x_val_out_din,
        x_val_out_full_n => x_val_c_full_n,
        x_val_out_write => core_start_entry38_U0_x_val_out_write,
        x_val_out1_din => core_start_entry38_U0_x_val_out1_din,
        x_val_out1_full_n => x_val_c69_full_n,
        x_val_out1_write => core_start_entry38_U0_x_val_out1_write,
        y_val_out_din => core_start_entry38_U0_y_val_out_din,
        y_val_out_full_n => y_val_c_full_n,
        y_val_out_write => core_start_entry38_U0_y_val_out_write,
        y_val_out2_din => core_start_entry38_U0_y_val_out2_din,
        y_val_out2_full_n => y_val_c70_full_n,
        y_val_out2_write => core_start_entry38_U0_y_val_out2_write,
        z_val_out_din => core_start_entry38_U0_z_val_out_din,
        z_val_out_full_n => z_val_c_full_n,
        z_val_out_write => core_start_entry38_U0_z_val_out_write,
        z_val_out3_din => core_start_entry38_U0_z_val_out3_din,
        z_val_out3_full_n => z_val_c71_full_n,
        z_val_out3_write => core_start_entry38_U0_z_val_out3_write,
        EPS_out_din => core_start_entry38_U0_EPS_out_din,
        EPS_out_full_n => EPS_c_full_n,
        EPS_out_write => core_start_entry38_U0_EPS_out_write,
        EPS_out4_din => core_start_entry38_U0_EPS_out4_din,
        EPS_out4_full_n => EPS_c72_full_n,
        EPS_out4_write => core_start_entry38_U0_EPS_out4_write);

    Axi2_MultiStreams_ap_uint_512_3750_2_24_U0 : component nbody_Axi2_MultiStreams_ap_uint_512_3750_2_24
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_start,
        start_full_n => Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_start_full_n,
        ap_done => Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_done,
        ap_continue => Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_continue,
        ap_idle => Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_idle,
        ap_ready => Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready,
        start_out => Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_start_out,
        start_write => Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_start_write,
        streamOut_V_V_din => Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V_din,
        streamOut_V_V_full_n => stream_x_0_V_V_full_n,
        streamOut_V_V_write => Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V_write,
        streamOut_V_V1_din => Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V1_din,
        streamOut_V_V1_full_n => stream_x_1_V_V_full_n,
        streamOut_V_V1_write => Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V1_write,
        input_V_address0 => Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_input_V_address0,
        input_V_ce0 => Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_input_V_ce0,
        input_V_q0 => p_x_q0);

    Axi2_MultiStreams_ap_uint_512_3750_2_25_U0 : component nbody_Axi2_MultiStreams_ap_uint_512_3750_2_25
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_start,
        ap_done => Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_done,
        ap_continue => Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_continue,
        ap_idle => Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_idle,
        ap_ready => Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready,
        streamOut_V_V_din => Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V_din,
        streamOut_V_V_full_n => stream_y_0_V_V_full_n,
        streamOut_V_V_write => Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V_write,
        streamOut_V_V1_din => Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V1_din,
        streamOut_V_V1_full_n => stream_y_1_V_V_full_n,
        streamOut_V_V1_write => Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V1_write,
        input_V_address0 => Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_input_V_address0,
        input_V_ce0 => Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_input_V_ce0,
        input_V_q0 => p_y_q0);

    Axi2_MultiStreams_ap_uint_512_3750_2_26_U0 : component nbody_Axi2_MultiStreams_ap_uint_512_3750_2_26
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_start,
        ap_done => Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_done,
        ap_continue => Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_continue,
        ap_idle => Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_idle,
        ap_ready => Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready,
        streamOut_V_V_din => Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V_din,
        streamOut_V_V_full_n => stream_z_0_V_V_full_n,
        streamOut_V_V_write => Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V_write,
        streamOut_V_V1_din => Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V1_din,
        streamOut_V_V1_full_n => stream_z_1_V_V_full_n,
        streamOut_V_V1_write => Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V1_write,
        input_V_address0 => Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_input_V_address0,
        input_V_ce0 => Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_input_V_ce0,
        input_V_q0 => p_z_q0);

    Axi2_MultiStreams_ap_uint_512_3750_2_U0 : component nbody_Axi2_MultiStreams_ap_uint_512_3750_2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_start,
        ap_done => Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_done,
        ap_continue => Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_continue,
        ap_idle => Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_idle,
        ap_ready => Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready,
        streamOut_V_V_din => Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_V_V_din,
        streamOut_V_V_full_n => stream_c_0_V_V_full_n,
        streamOut_V_V_write => Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_V_V_write,
        streamOut_1_V_V_din => Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_1_V_V_din,
        streamOut_1_V_V_full_n => stream_c_1_V_V_full_n,
        streamOut_1_V_V_write => Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_1_V_V_write,
        input_V_address0 => Axi2_MultiStreams_ap_uint_512_3750_2_U0_input_V_address0,
        input_V_ce0 => Axi2_MultiStreams_ap_uint_512_3750_2_U0_input_V_ce0,
        input_V_q0 => c_q0);

    core27_U0 : component nbody_core27
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => core27_U0_ap_start,
        start_full_n => start_for_core_start_Block_split5462_proc35_U0_full_n,
        ap_done => core27_U0_ap_done,
        ap_continue => core27_U0_ap_continue,
        ap_idle => core27_U0_ap_idle,
        ap_ready => core27_U0_ap_ready,
        start_out => core27_U0_start_out,
        start_write => core27_U0_start_write,
        stream_x_0_V_V_dout => stream_x_0_V_V_dout,
        stream_x_0_V_V_empty_n => stream_x_0_V_V_empty_n,
        stream_x_0_V_V_read => core27_U0_stream_x_0_V_V_read,
        stream_y_0_V_V_dout => stream_y_0_V_V_dout,
        stream_y_0_V_V_empty_n => stream_y_0_V_V_empty_n,
        stream_y_0_V_V_read => core27_U0_stream_y_0_V_V_read,
        stream_z_0_V_V_dout => stream_z_0_V_V_dout,
        stream_z_0_V_V_empty_n => stream_z_0_V_V_empty_n,
        stream_z_0_V_V_read => core27_U0_stream_z_0_V_V_read,
        stream_c_0_V_V_dout => stream_c_0_V_V_dout,
        stream_c_0_V_V_empty_n => stream_c_0_V_V_empty_n,
        stream_c_0_V_V_read => core27_U0_stream_c_0_V_V_read,
        x_val_dout => x_val_c_dout,
        x_val_empty_n => x_val_c_empty_n,
        x_val_read => core27_U0_x_val_read,
        y_val_dout => y_val_c_dout,
        y_val_empty_n => y_val_c_empty_n,
        y_val_read => core27_U0_y_val_read,
        z_val_dout => z_val_c_dout,
        z_val_empty_n => z_val_c_empty_n,
        z_val_read => core27_U0_z_val_read,
        EPS_dout => EPS_c_dout,
        EPS_empty_n => EPS_c_empty_n,
        EPS_read => core27_U0_EPS_read,
        stream_out_x_0_V_din => core27_U0_stream_out_x_0_V_din,
        stream_out_x_0_V_full_n => stream_out_x_0_V_full_n,
        stream_out_x_0_V_write => core27_U0_stream_out_x_0_V_write,
        stream_out_y_0_V_din => core27_U0_stream_out_y_0_V_din,
        stream_out_y_0_V_full_n => stream_out_y_0_V_full_n,
        stream_out_y_0_V_write => core27_U0_stream_out_y_0_V_write,
        stream_out_z_0_V_din => core27_U0_stream_out_z_0_V_din,
        stream_out_z_0_V_full_n => stream_out_z_0_V_full_n,
        stream_out_z_0_V_write => core27_U0_stream_out_z_0_V_write);

    core28_U0 : component nbody_core28
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => core28_U0_ap_start,
        ap_done => core28_U0_ap_done,
        ap_continue => core28_U0_ap_continue,
        ap_idle => core28_U0_ap_idle,
        ap_ready => core28_U0_ap_ready,
        stream_x_1_V_V_dout => stream_x_1_V_V_dout,
        stream_x_1_V_V_empty_n => stream_x_1_V_V_empty_n,
        stream_x_1_V_V_read => core28_U0_stream_x_1_V_V_read,
        stream_y_1_V_V_dout => stream_y_1_V_V_dout,
        stream_y_1_V_V_empty_n => stream_y_1_V_V_empty_n,
        stream_y_1_V_V_read => core28_U0_stream_y_1_V_V_read,
        stream_z_1_V_V_dout => stream_z_1_V_V_dout,
        stream_z_1_V_V_empty_n => stream_z_1_V_V_empty_n,
        stream_z_1_V_V_read => core28_U0_stream_z_1_V_V_read,
        stream_c_1_V_V_dout => stream_c_1_V_V_dout,
        stream_c_1_V_V_empty_n => stream_c_1_V_V_empty_n,
        stream_c_1_V_V_read => core28_U0_stream_c_1_V_V_read,
        x_val_dout => x_val_c69_dout,
        x_val_empty_n => x_val_c69_empty_n,
        x_val_read => core28_U0_x_val_read,
        y_val_dout => y_val_c70_dout,
        y_val_empty_n => y_val_c70_empty_n,
        y_val_read => core28_U0_y_val_read,
        z_val_dout => z_val_c71_dout,
        z_val_empty_n => z_val_c71_empty_n,
        z_val_read => core28_U0_z_val_read,
        EPS_dout => EPS_c72_dout,
        EPS_empty_n => EPS_c72_empty_n,
        EPS_read => core28_U0_EPS_read,
        stream_out_x_1_V_din => core28_U0_stream_out_x_1_V_din,
        stream_out_x_1_V_full_n => stream_out_x_1_V_full_n,
        stream_out_x_1_V_write => core28_U0_stream_out_x_1_V_write,
        stream_out_y_1_V_din => core28_U0_stream_out_y_1_V_din,
        stream_out_y_1_V_full_n => stream_out_y_1_V_full_n,
        stream_out_y_1_V_write => core28_U0_stream_out_y_1_V_write,
        stream_out_z_1_V_din => core28_U0_stream_out_z_1_V_din,
        stream_out_z_1_V_full_n => stream_out_z_1_V_full_n,
        stream_out_z_1_V_write => core28_U0_stream_out_z_1_V_write);

    core_start_Block_split5462_proc35_U0 : component nbody_core_start_Block_split5462_proc35
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => core_start_Block_split5462_proc35_U0_ap_start,
        ap_done => core_start_Block_split5462_proc35_U0_ap_done,
        ap_continue => core_start_Block_split5462_proc35_U0_ap_continue,
        ap_idle => core_start_Block_split5462_proc35_U0_ap_idle,
        ap_ready => core_start_Block_split5462_proc35_U0_ap_ready,
        stream_out_x_0_V_dout => stream_out_x_0_V_dout,
        stream_out_x_0_V_empty_n => stream_out_x_0_V_empty_n,
        stream_out_x_0_V_read => core_start_Block_split5462_proc35_U0_stream_out_x_0_V_read,
        stream_out_y_0_V_dout => stream_out_y_0_V_dout,
        stream_out_y_0_V_empty_n => stream_out_y_0_V_empty_n,
        stream_out_y_0_V_read => core_start_Block_split5462_proc35_U0_stream_out_y_0_V_read,
        stream_out_z_0_V_dout => stream_out_z_0_V_dout,
        stream_out_z_0_V_empty_n => stream_out_z_0_V_empty_n,
        stream_out_z_0_V_read => core_start_Block_split5462_proc35_U0_stream_out_z_0_V_read,
        stream_out_x_1_V_dout => stream_out_x_1_V_dout,
        stream_out_x_1_V_empty_n => stream_out_x_1_V_empty_n,
        stream_out_x_1_V_read => core_start_Block_split5462_proc35_U0_stream_out_x_1_V_read,
        stream_out_y_1_V_dout => stream_out_y_1_V_dout,
        stream_out_y_1_V_empty_n => stream_out_y_1_V_empty_n,
        stream_out_y_1_V_read => core_start_Block_split5462_proc35_U0_stream_out_y_1_V_read,
        stream_out_z_1_V_dout => stream_out_z_1_V_dout,
        stream_out_z_1_V_empty_n => stream_out_z_1_V_empty_n,
        stream_out_z_1_V_read => core_start_Block_split5462_proc35_U0_stream_out_z_1_V_read,
        out_x275_din => core_start_Block_split5462_proc35_U0_out_x275_din,
        out_x275_full_n => out_x275_full_n,
        out_x275_write => core_start_Block_split5462_proc35_U0_out_x275_write,
        out_y276_din => core_start_Block_split5462_proc35_U0_out_y276_din,
        out_y276_full_n => out_y276_full_n,
        out_y276_write => core_start_Block_split5462_proc35_U0_out_y276_write,
        out_z277_din => core_start_Block_split5462_proc35_U0_out_z277_din,
        out_z277_full_n => out_z277_full_n,
        out_z277_write => core_start_Block_split5462_proc35_U0_out_z277_write);

    x_val_c1_U : component nbody_fifo_w64_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => core_start_entry3_U0_x_val_out_din,
        if_full_n => x_val_c1_full_n,
        if_write => core_start_entry3_U0_x_val_out_write,
        if_dout => x_val_c1_dout,
        if_empty_n => x_val_c1_empty_n,
        if_read => core_start_entry38_U0_x_val_read);

    y_val_c2_U : component nbody_fifo_w64_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => core_start_entry3_U0_y_val_out_din,
        if_full_n => y_val_c2_full_n,
        if_write => core_start_entry3_U0_y_val_out_write,
        if_dout => y_val_c2_dout,
        if_empty_n => y_val_c2_empty_n,
        if_read => core_start_entry38_U0_y_val_read);

    z_val_c3_U : component nbody_fifo_w64_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => core_start_entry3_U0_z_val_out_din,
        if_full_n => z_val_c3_full_n,
        if_write => core_start_entry3_U0_z_val_out_write,
        if_dout => z_val_c3_dout,
        if_empty_n => z_val_c3_empty_n,
        if_read => core_start_entry38_U0_z_val_read);

    EPS_c4_U : component nbody_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => core_start_entry3_U0_EPS_out_din,
        if_full_n => EPS_c4_full_n,
        if_write => core_start_entry3_U0_EPS_out_write,
        if_dout => EPS_c4_dout,
        if_empty_n => EPS_c4_empty_n,
        if_read => core_start_entry38_U0_EPS_read);

    x_val_c_U : component nbody_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => core_start_entry38_U0_x_val_out_din,
        if_full_n => x_val_c_full_n,
        if_write => core_start_entry38_U0_x_val_out_write,
        if_dout => x_val_c_dout,
        if_empty_n => x_val_c_empty_n,
        if_read => core27_U0_x_val_read);

    x_val_c69_U : component nbody_fifo_w64_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => core_start_entry38_U0_x_val_out1_din,
        if_full_n => x_val_c69_full_n,
        if_write => core_start_entry38_U0_x_val_out1_write,
        if_dout => x_val_c69_dout,
        if_empty_n => x_val_c69_empty_n,
        if_read => core28_U0_x_val_read);

    y_val_c_U : component nbody_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => core_start_entry38_U0_y_val_out_din,
        if_full_n => y_val_c_full_n,
        if_write => core_start_entry38_U0_y_val_out_write,
        if_dout => y_val_c_dout,
        if_empty_n => y_val_c_empty_n,
        if_read => core27_U0_y_val_read);

    y_val_c70_U : component nbody_fifo_w64_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => core_start_entry38_U0_y_val_out2_din,
        if_full_n => y_val_c70_full_n,
        if_write => core_start_entry38_U0_y_val_out2_write,
        if_dout => y_val_c70_dout,
        if_empty_n => y_val_c70_empty_n,
        if_read => core28_U0_y_val_read);

    z_val_c_U : component nbody_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => core_start_entry38_U0_z_val_out_din,
        if_full_n => z_val_c_full_n,
        if_write => core_start_entry38_U0_z_val_out_write,
        if_dout => z_val_c_dout,
        if_empty_n => z_val_c_empty_n,
        if_read => core27_U0_z_val_read);

    z_val_c71_U : component nbody_fifo_w64_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => core_start_entry38_U0_z_val_out3_din,
        if_full_n => z_val_c71_full_n,
        if_write => core_start_entry38_U0_z_val_out3_write,
        if_dout => z_val_c71_dout,
        if_empty_n => z_val_c71_empty_n,
        if_read => core28_U0_z_val_read);

    EPS_c_U : component nbody_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => core_start_entry38_U0_EPS_out_din,
        if_full_n => EPS_c_full_n,
        if_write => core_start_entry38_U0_EPS_out_write,
        if_dout => EPS_c_dout,
        if_empty_n => EPS_c_empty_n,
        if_read => core27_U0_EPS_read);

    EPS_c72_U : component nbody_fifo_w32_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => core_start_entry38_U0_EPS_out4_din,
        if_full_n => EPS_c72_full_n,
        if_write => core_start_entry38_U0_EPS_out4_write,
        if_dout => EPS_c72_dout,
        if_empty_n => EPS_c72_empty_n,
        if_read => core28_U0_EPS_read);

    stream_x_0_V_V_U : component nbody_fifo_w512_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V_din,
        if_full_n => stream_x_0_V_V_full_n,
        if_write => Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V_write,
        if_dout => stream_x_0_V_V_dout,
        if_empty_n => stream_x_0_V_V_empty_n,
        if_read => core27_U0_stream_x_0_V_V_read);

    stream_x_1_V_V_U : component nbody_fifo_w512_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V1_din,
        if_full_n => stream_x_1_V_V_full_n,
        if_write => Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V1_write,
        if_dout => stream_x_1_V_V_dout,
        if_empty_n => stream_x_1_V_V_empty_n,
        if_read => core28_U0_stream_x_1_V_V_read);

    stream_y_0_V_V_U : component nbody_fifo_w512_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V_din,
        if_full_n => stream_y_0_V_V_full_n,
        if_write => Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V_write,
        if_dout => stream_y_0_V_V_dout,
        if_empty_n => stream_y_0_V_V_empty_n,
        if_read => core27_U0_stream_y_0_V_V_read);

    stream_y_1_V_V_U : component nbody_fifo_w512_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V1_din,
        if_full_n => stream_y_1_V_V_full_n,
        if_write => Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V1_write,
        if_dout => stream_y_1_V_V_dout,
        if_empty_n => stream_y_1_V_V_empty_n,
        if_read => core28_U0_stream_y_1_V_V_read);

    stream_z_0_V_V_U : component nbody_fifo_w512_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V_din,
        if_full_n => stream_z_0_V_V_full_n,
        if_write => Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V_write,
        if_dout => stream_z_0_V_V_dout,
        if_empty_n => stream_z_0_V_V_empty_n,
        if_read => core27_U0_stream_z_0_V_V_read);

    stream_z_1_V_V_U : component nbody_fifo_w512_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V1_din,
        if_full_n => stream_z_1_V_V_full_n,
        if_write => Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V1_write,
        if_dout => stream_z_1_V_V_dout,
        if_empty_n => stream_z_1_V_V_empty_n,
        if_read => core28_U0_stream_z_1_V_V_read);

    stream_c_0_V_V_U : component nbody_fifo_w512_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_V_V_din,
        if_full_n => stream_c_0_V_V_full_n,
        if_write => Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_V_V_write,
        if_dout => stream_c_0_V_V_dout,
        if_empty_n => stream_c_0_V_V_empty_n,
        if_read => core27_U0_stream_c_0_V_V_read);

    stream_c_1_V_V_U : component nbody_fifo_w512_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_1_V_V_din,
        if_full_n => stream_c_1_V_V_full_n,
        if_write => Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_1_V_V_write,
        if_dout => stream_c_1_V_V_dout,
        if_empty_n => stream_c_1_V_V_empty_n,
        if_read => core28_U0_stream_c_1_V_V_read);

    stream_out_x_0_V_U : component nbody_fifo_w32_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => core27_U0_stream_out_x_0_V_din,
        if_full_n => stream_out_x_0_V_full_n,
        if_write => core27_U0_stream_out_x_0_V_write,
        if_dout => stream_out_x_0_V_dout,
        if_empty_n => stream_out_x_0_V_empty_n,
        if_read => core_start_Block_split5462_proc35_U0_stream_out_x_0_V_read);

    stream_out_y_0_V_U : component nbody_fifo_w32_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => core27_U0_stream_out_y_0_V_din,
        if_full_n => stream_out_y_0_V_full_n,
        if_write => core27_U0_stream_out_y_0_V_write,
        if_dout => stream_out_y_0_V_dout,
        if_empty_n => stream_out_y_0_V_empty_n,
        if_read => core_start_Block_split5462_proc35_U0_stream_out_y_0_V_read);

    stream_out_z_0_V_U : component nbody_fifo_w32_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => core27_U0_stream_out_z_0_V_din,
        if_full_n => stream_out_z_0_V_full_n,
        if_write => core27_U0_stream_out_z_0_V_write,
        if_dout => stream_out_z_0_V_dout,
        if_empty_n => stream_out_z_0_V_empty_n,
        if_read => core_start_Block_split5462_proc35_U0_stream_out_z_0_V_read);

    stream_out_x_1_V_U : component nbody_fifo_w32_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => core28_U0_stream_out_x_1_V_din,
        if_full_n => stream_out_x_1_V_full_n,
        if_write => core28_U0_stream_out_x_1_V_write,
        if_dout => stream_out_x_1_V_dout,
        if_empty_n => stream_out_x_1_V_empty_n,
        if_read => core_start_Block_split5462_proc35_U0_stream_out_x_1_V_read);

    stream_out_y_1_V_U : component nbody_fifo_w32_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => core28_U0_stream_out_y_1_V_din,
        if_full_n => stream_out_y_1_V_full_n,
        if_write => core28_U0_stream_out_y_1_V_write,
        if_dout => stream_out_y_1_V_dout,
        if_empty_n => stream_out_y_1_V_empty_n,
        if_read => core_start_Block_split5462_proc35_U0_stream_out_y_1_V_read);

    stream_out_z_1_V_U : component nbody_fifo_w32_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => core28_U0_stream_out_z_1_V_din,
        if_full_n => stream_out_z_1_V_full_n,
        if_write => core28_U0_stream_out_z_1_V_write,
        if_dout => stream_out_z_1_V_dout,
        if_empty_n => stream_out_z_1_V_empty_n,
        if_read => core_start_Block_split5462_proc35_U0_stream_out_z_1_V_read);

    start_for_core_start_entry38_U0_U : component nbody_start_for_core_start_entry38_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_core_start_entry38_U0_din,
        if_full_n => start_for_core_start_entry38_U0_full_n,
        if_write => core_start_entry3_U0_start_write,
        if_dout => start_for_core_start_entry38_U0_dout,
        if_empty_n => start_for_core_start_entry38_U0_empty_n,
        if_read => core_start_entry38_U0_ap_ready);

    start_for_core27_U0_U : component nbody_start_for_core27_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_core27_U0_din,
        if_full_n => start_for_core27_U0_full_n,
        if_write => Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_start_write,
        if_dout => start_for_core27_U0_dout,
        if_empty_n => start_for_core27_U0_empty_n,
        if_read => core27_U0_ap_ready);

    start_for_core28_U0_U : component nbody_start_for_core28_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_core28_U0_din,
        if_full_n => start_for_core28_U0_full_n,
        if_write => Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_start_write,
        if_dout => start_for_core28_U0_dout,
        if_empty_n => start_for_core28_U0_empty_n,
        if_read => core28_U0_ap_ready);

    start_for_core_start_Block_split5462_proc35_U0_U : component nbody_start_for_core_start_Block_split5462_proc35_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_core_start_Block_split5462_proc35_U0_din,
        if_full_n => start_for_core_start_Block_split5462_proc35_U0_full_n,
        if_write => core27_U0_start_write,
        if_dout => start_for_core_start_Block_split5462_proc35_U0_dout,
        if_empty_n => start_for_core_start_Block_split5462_proc35_U0_empty_n,
        if_read => core_start_Block_split5462_proc35_U0_ap_ready);





    ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready <= ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready <= ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready <= ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready <= ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_core_start_entry3_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_core_start_entry3_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_core_start_entry3_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_core_start_entry3_U0_ap_ready <= ap_sync_core_start_entry3_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_continue <= ap_const_logic_1;
    Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_start <= ((ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_start_full_n <= (start_for_core28_U0_full_n and start_for_core27_U0_full_n);
    Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_continue <= ap_const_logic_1;
    Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_start <= ((ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_start_full_n <= ap_const_logic_1;
    Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_start_write <= ap_const_logic_0;
    Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_continue <= ap_const_logic_1;
    Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_start <= ((ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_start_full_n <= ap_const_logic_1;
    Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_start_write <= ap_const_logic_0;
    Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_continue <= ap_const_logic_1;
    Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_start <= ((ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Axi2_MultiStreams_ap_uint_512_3750_2_U0_start_full_n <= ap_const_logic_1;
    Axi2_MultiStreams_ap_uint_512_3750_2_U0_start_write <= ap_const_logic_0;
    ap_done <= core_start_Block_split5462_proc35_U0_ap_done;
    ap_idle <= (core_start_entry3_U0_ap_idle and core_start_entry38_U0_ap_idle and core_start_Block_split5462_proc35_U0_ap_idle and core28_U0_ap_idle and core27_U0_ap_idle and Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_idle and Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_idle and Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_idle and Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready <= (ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready or Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready);
    ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready <= (ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready or Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready);
    ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready <= (ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready or Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready);
    ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready <= (ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready or Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready);
    ap_sync_continue <= ap_continue;
    ap_sync_core_start_entry3_U0_ap_ready <= (core_start_entry3_U0_ap_ready or ap_sync_reg_core_start_entry3_U0_ap_ready);
    ap_sync_done <= core_start_Block_split5462_proc35_U0_ap_done;
    ap_sync_ready <= (ap_sync_core_start_entry3_U0_ap_ready and ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready and ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready and ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready and ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready);
    c_address0 <= Axi2_MultiStreams_ap_uint_512_3750_2_U0_input_V_address0;
    c_address1 <= ap_const_lv12_0;
    c_ce0 <= Axi2_MultiStreams_ap_uint_512_3750_2_U0_input_V_ce0;
    c_ce1 <= ap_const_logic_0;
    c_d0 <= ap_const_lv512_lc_1;
    c_d1 <= ap_const_lv512_lc_1;
    c_we0 <= ap_const_logic_0;
    c_we1 <= ap_const_logic_0;
    core27_U0_ap_continue <= ap_const_logic_1;
    core27_U0_ap_start <= start_for_core27_U0_empty_n;
    core28_U0_ap_continue <= ap_const_logic_1;
    core28_U0_ap_start <= start_for_core28_U0_empty_n;
    core28_U0_start_full_n <= ap_const_logic_1;
    core28_U0_start_write <= ap_const_logic_0;
    core_start_Block_split5462_proc35_U0_ap_continue <= ap_continue;
    core_start_Block_split5462_proc35_U0_ap_start <= start_for_core_start_Block_split5462_proc35_U0_empty_n;
    core_start_Block_split5462_proc35_U0_start_full_n <= ap_const_logic_1;
    core_start_Block_split5462_proc35_U0_start_write <= ap_const_logic_0;
    core_start_entry38_U0_ap_continue <= ap_const_logic_1;
    core_start_entry38_U0_ap_start <= start_for_core_start_entry38_U0_empty_n;
    core_start_entry38_U0_start_full_n <= ap_const_logic_1;
    core_start_entry38_U0_start_write <= ap_const_logic_0;
    core_start_entry3_U0_ap_continue <= ap_const_logic_1;
    core_start_entry3_U0_ap_start <= ((ap_sync_reg_core_start_entry3_U0_ap_ready xor ap_const_logic_1) and ap_start);
    out_x275_din <= core_start_Block_split5462_proc35_U0_out_x275_din;
    out_x275_write <= core_start_Block_split5462_proc35_U0_out_x275_write;
    out_y276_din <= core_start_Block_split5462_proc35_U0_out_y276_din;
    out_y276_write <= core_start_Block_split5462_proc35_U0_out_y276_write;
    out_z277_din <= core_start_Block_split5462_proc35_U0_out_z277_din;
    out_z277_write <= core_start_Block_split5462_proc35_U0_out_z277_write;
    p_x_address0 <= Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_input_V_address0;
    p_x_address1 <= ap_const_lv12_0;
    p_x_ce0 <= Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_input_V_ce0;
    p_x_ce1 <= ap_const_logic_0;
    p_x_d0 <= ap_const_lv512_lc_1;
    p_x_d1 <= ap_const_lv512_lc_1;
    p_x_we0 <= ap_const_logic_0;
    p_x_we1 <= ap_const_logic_0;
    p_y_address0 <= Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_input_V_address0;
    p_y_address1 <= ap_const_lv12_0;
    p_y_ce0 <= Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_input_V_ce0;
    p_y_ce1 <= ap_const_logic_0;
    p_y_d0 <= ap_const_lv512_lc_1;
    p_y_d1 <= ap_const_lv512_lc_1;
    p_y_we0 <= ap_const_logic_0;
    p_y_we1 <= ap_const_logic_0;
    p_z_address0 <= Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_input_V_address0;
    p_z_address1 <= ap_const_lv12_0;
    p_z_ce0 <= Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_input_V_ce0;
    p_z_ce1 <= ap_const_logic_0;
    p_z_d0 <= ap_const_lv512_lc_1;
    p_z_d1 <= ap_const_lv512_lc_1;
    p_z_we0 <= ap_const_logic_0;
    p_z_we1 <= ap_const_logic_0;
    start_for_core27_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_core28_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_core_start_Block_split5462_proc35_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_core_start_entry38_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
