INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/circuit.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/top_circuit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_circuit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/lab0Files/clkdiv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clkdiv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/lab0Files/hex2disp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hex2disp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/lab0Files/disp7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity disp7
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P1/project_1.srcs/sources_1/imports/lab0Files/fpga_basicIO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fpga_basicIO
ERROR: [VRFC 10-719] formal port/generic <data_in> is not declared in <top_circuit> [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P1/project_1.srcs/sources_1/imports/lab0Files/fpga_basicIO.vhd:122]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P1/project_1.srcs/sources_1/imports/lab0Files/fpga_basicIO.vhd:48]
INFO: [VRFC 10-240] VHDL file /home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P1/project_1.srcs/sources_1/imports/lab0Files/fpga_basicIO.vhd ignored due to errors
