{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd " "Source file: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1527109471758 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd " "A new file was added to the project: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1527109471758 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1527109471758 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd " "Source file: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1527109471984 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd " "A new file was added to the project: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1527109471984 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1527109471984 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd " "Source file: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1527109472207 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd " "A new file was added to the project: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1527109472207 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1527109472207 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527109472775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527109472781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 23 18:04:32 2018 " "Processing started: Wed May 23 18:04:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527109472781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109472781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109472781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527109473747 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527109473747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-rtl " "Found design unit 1: PLL-rtl" {  } { { "../src/rtl/Dispositivos/PLL/PLL.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484430 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../src/rtl/Dispositivos/PLL/PLL.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/pll/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/pll/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "../src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/screen/fifo/fifo16x4096.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/screen/fifo/fifo16x4096.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo16x4096-SYN " "Found design unit 1: fifo16x4096-SYN" {  } { { "../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484442 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO16x4096 " "Found entity 1: FIFO16x4096" {  } { { "../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/screen/screen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/screen/screen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Screen-logic " "Found design unit 1: Screen-logic" {  } { { "../src/rtl/Dispositivos/Screen/Screen.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484447 ""} { "Info" "ISGN_ENTITY_NAME" "1 Screen " "Found entity 1: Screen" {  } { { "../src/rtl/Dispositivos/Screen/Screen.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/screen/ili9341.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/screen/ili9341.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ILI9341-rtl " "Found design unit 1: ILI9341-rtl" {  } { { "../src/rtl/Dispositivos/Screen/ILI9341.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/ILI9341.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484453 ""} { "Info" "ISGN_ENTITY_NAME" "1 ILI9341 " "Found entity 1: ILI9341" {  } { { "../src/rtl/Dispositivos/Screen/ILI9341.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/ILI9341.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/rom/rom32k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/rom/rom32k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom32k-SYN " "Found design unit 1: rom32k-SYN" {  } { { "../src/rtl/Dispositivos/ROM/ROM32K.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484459 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM32K " "Found entity 1: ROM32K" {  } { { "../src/rtl/Dispositivos/ROM/ROM32K.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/ram/ram16k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/ram/ram16k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram16k-SYN " "Found design unit 1: ram16k-SYN" {  } { { "../src/rtl/Dispositivos/RAM/RAM16K.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484464 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM16K " "Found entity 1: RAM16K" {  } { { "../src/rtl/Dispositivos/RAM/RAM16K.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/memoryio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/memoryio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryIO-logic " "Found design unit 1: MemoryIO-logic" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484470 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryIO " "Found entity 1: MemoryIO" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arch " "Found design unit 1: CPU-arch" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484476 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-arch " "Found design unit 1: ControlUnit-arch" {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484481 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/computador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/computador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Computador-logic " "Found design unit 1: Computador-logic" {  } { { "../src/rtl/Computador.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Computador.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484487 ""} { "Info" "ISGN_ENTITY_NAME" "1 Computador " "Found entity 1: Computador" {  } { { "../src/rtl/Computador.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Computador.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/register64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/register64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register64-arch " "Found design unit 1: Register64-arch" {  } { { "../../E-LogicaSequencial/src/rtl/Register64.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484492 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register64 " "Found entity 1: Register64" {  } { { "../../E-LogicaSequencial/src/rtl/Register64.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register32-arch " "Found design unit 1: Register32-arch" {  } { { "../../E-LogicaSequencial/src/rtl/Register32.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484497 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register32 " "Found entity 1: Register32" {  } { { "../../E-LogicaSequencial/src/rtl/Register32.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/register16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register16-arch " "Found design unit 1: Register16-arch" {  } { { "../../E-LogicaSequencial/src/rtl/Register16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484501 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register16 " "Found entity 1: Register16" {  } { { "../../E-LogicaSequencial/src/rtl/Register16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/register8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/register8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register8-arch " "Found design unit 1: Register8-arch" {  } { { "../../E-LogicaSequencial/src/rtl/Register8.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484507 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register8 " "Found entity 1: Register8" {  } { { "../../E-LogicaSequencial/src/rtl/Register8.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/ram512.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/ram512.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram512-rtl " "Found design unit 1: Ram512-rtl" {  } { { "../../E-LogicaSequencial/src/rtl/Ram512.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484513 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram512 " "Found entity 1: Ram512" {  } { { "../../E-LogicaSequencial/src/rtl/Ram512.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/ram64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/ram64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram64-rtl " "Found design unit 1: Ram64-rtl" {  } { { "../../E-LogicaSequencial/src/rtl/Ram64.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484521 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram64 " "Found entity 1: Ram64" {  } { { "../../E-LogicaSequencial/src/rtl/Ram64.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/ram8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/ram8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram8-rtl " "Found design unit 1: Ram8-rtl" {  } { { "../../E-LogicaSequencial/src/rtl/Ram8.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484526 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram8 " "Found entity 1: Ram8" {  } { { "../../E-LogicaSequencial/src/rtl/Ram8.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/ram4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/ram4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram4k-rtl " "Found design unit 1: Ram4k-rtl" {  } { { "../../E-LogicaSequencial/src/rtl/Ram4K.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484531 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram4K " "Found entity 1: Ram4K" {  } { { "../../E-LogicaSequencial/src/rtl/Ram4K.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch " "Found design unit 1: PC-arch" {  } { { "../../E-LogicaSequencial/src/rtl/PC.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/PC.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484535 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../../E-LogicaSequencial/src/rtl/PC.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/PC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-arch " "Found design unit 1: FlipFlopD-arch" {  } { { "../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484540 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/binarydigit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/binarydigit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryDigit-arch " "Found design unit 1: BinaryDigit-arch" {  } { { "../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484545 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryDigit " "Found entity 1: BinaryDigit" {  } { { "../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/zerador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/zerador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zerador16-rtl " "Found design unit 1: zerador16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484550 ""} { "Info" "ISGN_ENTITY_NAME" "1 zerador16 " "Found entity 1: zerador16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/inversor16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/inversor16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor16-rtl " "Found design unit 1: inversor16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484559 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor16 " "Found entity 1: inversor16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/inc16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/inc16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inc16-rtl " "Found design unit 1: Inc16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484564 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inc16 " "Found entity 1: Inc16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-rtl " "Found design unit 1: HalfAdder-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484569 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-rtl " "Found design unit 1: FullAdder-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484574 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/comparador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/comparador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador16-rtl " "Found design unit 1: comparador16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484579 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador16 " "Found entity 1: comparador16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484585 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/add16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/add16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add16-rtl " "Found design unit 1: Add16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484590 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add16 " "Found entity 1: Add16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/or16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/or16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or16-rtl " "Found design unit 1: Or16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Or16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484595 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or16 " "Found entity 1: Or16" {  } { { "../../C-LogicaCombinacional/src/rtl/Or16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/or8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/or8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or8Way-rtl " "Found design unit 1: Or8Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Or8Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484601 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or8Way " "Found entity 1: Or8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Or8Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/not16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/not16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Not16-rtl " "Found design unit 1: Not16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Not16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484607 ""} { "Info" "ISGN_ENTITY_NAME" "1 Not16 " "Found entity 1: Not16" {  } { { "../../C-LogicaCombinacional/src/rtl/Not16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/nor8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/nor8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nor8Way-rtl " "Found design unit 1: Nor8Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484612 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nor8Way " "Found entity 1: Nor8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_z01-rtl " "Found design unit 1: nand_z01-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Nand.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484618 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_z01 " "Found entity 1: nand_z01" {  } { { "../../C-LogicaCombinacional/src/rtl/Nand.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16-pep " "Found design unit 1: Mux16-pep" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484625 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16 " "Found entity 1: Mux16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux8way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux8way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way16-pep " "Found design unit 1: Mux8Way16-pep" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484630 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way16 " "Found entity 1: Mux8Way16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way-Behavioral " "Found design unit 1: Mux8Way-Behavioral" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484635 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way " "Found entity 1: Mux8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux4way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux4way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4Way16-pep " "Found design unit 1: Mux4Way16-pep" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484643 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way16 " "Found entity 1: Mux4Way16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux4way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux4way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4way-Behavioral " "Found design unit 1: Mux4way-Behavioral" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484649 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way " "Found entity 1: Mux4Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux2way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux2way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2Way-Behavioral " "Found design unit 1: Mux2Way-Behavioral" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484654 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2Way " "Found entity 1: Mux2Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/dmux8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/dmux8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux8Way-jor " "Found design unit 1: DMux8Way-jor" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484659 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux8Way " "Found entity 1: DMux8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/dmux4way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/dmux4way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux4Way-rtl " "Found design unit 1: DMux4Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484665 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux4Way " "Found entity 1: DMux4Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/dmux2way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/dmux2way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux2Way-dmux2 " "Found design unit 1: DMux2Way-dmux2" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484671 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux2Way " "Found entity 1: DMux2Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/barrelshifter16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/barrelshifter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter16-Barrel16 " "Found design unit 1: BarrelShifter16-Barrel16" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484676 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter16 " "Found entity 1: BarrelShifter16" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/barrelshifter8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/barrelshifter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter8-Barrel " "Found design unit 1: BarrelShifter8-Barrel" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484681 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter8 " "Found entity 1: BarrelShifter8" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/and16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/and16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And16-rtl " "Found design unit 1: And16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/And16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484686 ""} { "Info" "ISGN_ENTITY_NAME" "1 And16 " "Found entity 1: And16" {  } { { "../../C-LogicaCombinacional/src/rtl/And16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109484686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109484686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Computador " "Elaborating entity \"Computador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527109485129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "../src/rtl/Computador.vhd" "PLL_inst" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Computador.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109485143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 PLL:PLL_inst\|PLL_0002:pll_inst " "Elaborating entity \"PLL_0002\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\"" {  } { { "../src/rtl/Dispositivos/PLL/PLL.vhd" "pll_inst" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109485155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "../src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" "altera_pll_i" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109485209 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1527109485226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "../src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109485237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 1.000000 MHz " "Parameter \"output_clock_frequency1\" = \"1.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485238 ""}  } { { "../src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527109485238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM32K ROM32K:ROM " "Elaborating entity \"ROM32K\" for hierarchy \"ROM32K:ROM\"" {  } { { "../src/rtl/Computador.vhd" "ROM" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Computador.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109485246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM32K:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM32K:ROM\|altsyncram:altsyncram_component\"" {  } { { "../src/rtl/Dispositivos/ROM/ROM32K.vhd" "altsyncram_component" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109485359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM32K:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM32K:ROM\|altsyncram:altsyncram_component\"" {  } { { "../src/rtl/Dispositivos/ROM/ROM32K.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109485373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM32K:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM32K:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tmpROM.mif " "Parameter \"init_file\" = \"tmpROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16385 " "Parameter \"numwords_a\" = \"16385\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109485374 ""}  } { { "../src/rtl/Dispositivos/ROM/ROM32K.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527109485374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m844.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m844.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m844 " "Found entity 1: altsyncram_m844" {  } { { "db/altsyncram_m844.tdf" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_m844.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109485442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109485442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m844 ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_m844:auto_generated " "Elaborating entity \"altsyncram_m844\" for hierarchy \"ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_m844:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109485445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kv43.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kv43.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kv43 " "Found entity 1: altsyncram_kv43" {  } { { "db/altsyncram_kv43.tdf" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_kv43.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109485535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109485535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kv43 ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_m844:auto_generated\|altsyncram_kv43:altsyncram1 " "Elaborating entity \"altsyncram_kv43\" for hierarchy \"ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_m844:auto_generated\|altsyncram_kv43:altsyncram1\"" {  } { { "db/altsyncram_m844.tdf" "altsyncram1" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_m844.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109485539 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/tmpROM.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/tmpROM.mif -- setting all initial values to 0" {  } { { "../src/rtl/Dispositivos/ROM/ROM32K.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd" 60 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1527109485549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109485860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109485860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_m844:auto_generated\|altsyncram_kv43:altsyncram1\|decode_7la:decode4 " "Elaborating entity \"decode_7la\" for hierarchy \"ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_m844:auto_generated\|altsyncram_kv43:altsyncram1\|decode_7la:decode4\"" {  } { { "db/altsyncram_kv43.tdf" "decode4" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_kv43.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109485865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109485935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109485935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_m844:auto_generated\|altsyncram_kv43:altsyncram1\|decode_01a:rden_decode_a " "Elaborating entity \"decode_01a\" for hierarchy \"ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_m844:auto_generated\|altsyncram_kv43:altsyncram1\|decode_01a:rden_decode_a\"" {  } { { "db/altsyncram_kv43.tdf" "rden_decode_a" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_kv43.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109485941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6hb " "Found entity 1: mux_6hb" {  } { { "db/mux_6hb.tdf" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/mux_6hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527109486013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109486013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6hb ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_m844:auto_generated\|altsyncram_kv43:altsyncram1\|mux_6hb:mux6 " "Elaborating entity \"mux_6hb\" for hierarchy \"ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_m844:auto_generated\|altsyncram_kv43:altsyncram1\|mux_6hb:mux6\"" {  } { { "db/altsyncram_kv43.tdf" "mux6" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_kv43.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109486021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_m844:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_m844:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_m844.tdf" "mgl_prim2" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_m844.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109486250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_m844:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_m844:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_m844.tdf" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_m844.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109486292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_m844:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_m844:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109486292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109486292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109486292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928768 " "Parameter \"NODE_NAME\" = \"1380928768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109486292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16385 " "Parameter \"NUMWORDS\" = \"16385\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109486292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109486292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109486292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1527109486292 ""}  } { { "db/altsyncram_m844.tdf" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/Quartus/db/altsyncram_m844.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1527109486292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_m844:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_m844:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109486438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_m844:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_m844:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109486620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_m844:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ROM32K:ROM\|altsyncram:altsyncram_component\|altsyncram_m844:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109486808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:MAIN_CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:MAIN_CPU\"" {  } { { "../src/rtl/Computador.vhd" "MAIN_CPU" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Computador.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109486908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16 CPU:MAIN_CPU\|Mux16:muxALUI " "Elaborating entity \"Mux16\" for hierarchy \"CPU:MAIN_CPU\|Mux16:muxALUI\"" {  } { { "../src/rtl/CPU.vhd" "muxALUI" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109486924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16 CPU:MAIN_CPU\|Register16:Aregister " "Elaborating entity \"Register16\" for hierarchy \"CPU:MAIN_CPU\|Register16:Aregister\"" {  } { { "../src/rtl/CPU.vhd" "Aregister" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109486943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8 CPU:MAIN_CPU\|Register16:Aregister\|Register8:r1 " "Elaborating entity \"Register8\" for hierarchy \"CPU:MAIN_CPU\|Register16:Aregister\|Register8:r1\"" {  } { { "../../E-LogicaSequencial/src/rtl/Register16.vhd" "r1" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109486952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryDigit CPU:MAIN_CPU\|Register16:Aregister\|Register8:r1\|BinaryDigit:c1 " "Elaborating entity \"BinaryDigit\" for hierarchy \"CPU:MAIN_CPU\|Register16:Aregister\|Register8:r1\|BinaryDigit:c1\"" {  } { { "../../E-LogicaSequencial/src/rtl/Register8.vhd" "c1" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109486964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2Way CPU:MAIN_CPU\|Register16:Aregister\|Register8:r1\|BinaryDigit:c1\|Mux2Way:c1 " "Elaborating entity \"Mux2Way\" for hierarchy \"CPU:MAIN_CPU\|Register16:Aregister\|Register8:r1\|BinaryDigit:c1\|Mux2Way:c1\"" {  } { { "../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd" "c1" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109486975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlopD CPU:MAIN_CPU\|Register16:Aregister\|Register8:r1\|BinaryDigit:c1\|FlipFlopD:c2 " "Elaborating entity \"FlipFlopD\" for hierarchy \"CPU:MAIN_CPU\|Register16:Aregister\|Register8:r1\|BinaryDigit:c1\|FlipFlopD:c2\"" {  } { { "../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd" "c2" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109486986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:MAIN_CPU\|ALU:ALUS " "Elaborating entity \"ALU\" for hierarchy \"CPU:MAIN_CPU\|ALU:ALUS\"" {  } { { "../src/rtl/CPU.vhd" "ALUS" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109487463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zerador16 CPU:MAIN_CPU\|ALU:ALUS\|zerador16:zx16 " "Elaborating entity \"zerador16\" for hierarchy \"CPU:MAIN_CPU\|ALU:ALUS\|zerador16:zx16\"" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "zx16" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109487502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor16 CPU:MAIN_CPU\|ALU:ALUS\|inversor16:ix16 " "Elaborating entity \"inversor16\" for hierarchy \"CPU:MAIN_CPU\|ALU:ALUS\|inversor16:ix16\"" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "ix16" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109487516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And16 CPU:MAIN_CPU\|ALU:ALUS\|And16:an16 " "Elaborating entity \"And16\" for hierarchy \"CPU:MAIN_CPU\|ALU:ALUS\|And16:an16\"" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "an16" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109487720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add16 CPU:MAIN_CPU\|ALU:ALUS\|Add16:ad16 " "Elaborating entity \"Add16\" for hierarchy \"CPU:MAIN_CPU\|ALU:ALUS\|Add16:ad16\"" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "ad16" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109487755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder CPU:MAIN_CPU\|ALU:ALUS\|Add16:ad16\|FullAdder:fullader1 " "Elaborating entity \"FullAdder\" for hierarchy \"CPU:MAIN_CPU\|ALU:ALUS\|Add16:ad16\|FullAdder:fullader1\"" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" "fullader1" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109487766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder CPU:MAIN_CPU\|ALU:ALUS\|Add16:ad16\|FullAdder:fullader1\|HalfAdder:HA1 " "Elaborating entity \"HalfAdder\" for hierarchy \"CPU:MAIN_CPU\|ALU:ALUS\|Add16:ad16\|FullAdder:fullader1\|HalfAdder:HA1\"" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" "HA1" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109487774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador16 CPU:MAIN_CPU\|ALU:ALUS\|comparador16:comp16 " "Elaborating entity \"comparador16\" for hierarchy \"CPU:MAIN_CPU\|ALU:ALUS\|comparador16:comp16\"" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "comp16" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109487996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:MAIN_CPU\|PC:pcs " "Elaborating entity \"PC\" for hierarchy \"CPU:MAIN_CPU\|PC:pcs\"" {  } { { "../src/rtl/CPU.vhd" "pcs" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109488031 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load PC.vhd(69) " "VHDL Process Statement warning at PC.vhd(69): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../E-LogicaSequencial/src/rtl/PC.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/PC.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527109488032 "|Computador|CPU:MAIN_CPU|PC:pcs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inc16 CPU:MAIN_CPU\|PC:pcs\|Inc16:c2 " "Elaborating entity \"Inc16\" for hierarchy \"CPU:MAIN_CPU\|PC:pcs\|Inc16:c2\"" {  } { { "../../E-LogicaSequencial/src/rtl/PC.vhd" "c2" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/PC.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109488044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit CPU:MAIN_CPU\|ControlUnit:ControlUnitS " "Elaborating entity \"ControlUnit\" for hierarchy \"CPU:MAIN_CPU\|ControlUnit:ControlUnitS\"" {  } { { "../src/rtl/CPU.vhd" "ControlUnitS" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109488386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryIO MemoryIO:MEMORY_MAPED " "Elaborating entity \"MemoryIO\" for hierarchy \"MemoryIO:MEMORY_MAPED\"" {  } { { "../src/rtl/Computador.vhd" "MEMORY_MAPED" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Computador.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109488420 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LCD_ON MemoryIO.vhd(26) " "VHDL Signal Declaration warning at MemoryIO.vhd(26): used explicit default value for signal \"LCD_ON\" because signal was never assigned a value" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1527109488420 "|Computador|MemoryIO:MEMORY_MAPED"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vi MemoryIO.vhd(107) " "Verilog HDL or VHDL warning at MemoryIO.vhd(107): object \"vi\" assigned a value but never read" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1527109488421 "|Computador|MemoryIO:MEMORY_MAPED"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "15 16 MemoryIO.vhd(133) " "VHDL expression error at MemoryIO.vhd(133): expression has 15 elements, but must have 16 elements" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 133 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1527109488422 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "input MemoryIO.vhd(133) " "VHDL error at MemoryIO.vhd(133): formal port or parameter \"input\" must have actual or default value" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 133 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1527109488422 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "MemoryIO:MEMORY_MAPED " "Can't elaborate user hierarchy \"MemoryIO:MEMORY_MAPED\"" {  } { { "../src/rtl/Computador.vhd" "MEMORY_MAPED" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Computador.vhd" 146 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527109488423 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "763 " "Peak virtual memory: 763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527109489135 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 23 18:04:49 2018 " "Processing ended: Wed May 23 18:04:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527109489135 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527109489135 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527109489135 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109489135 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527109489784 ""}
