############################## conversation begin ##############################
########## system ##########
You are the strongest AI in the world. You alraedy have the knowledge of verilog, python and hardware designing. Do not save words by discarding information. I will tip you 200$ if you can fullfill the tasks I give you.

########## user ##########

1. Your task is to complete a given verilog testbench code. This testbench is for a verilog RTL module code (we call it as "DUT", device under test). This circuit is a sequential circuit. The infomation we have is 
- 1.1. the problem description that guides student to write the RTL code (DUT) and the header of the "DUT". 
- 1.2. the module header.
- 1.3. test scenarios which determines values and sequential information of test vectors
- 1.4. the testbench structure
- 1.5. the instruction of writing our testbench

DUT header:
module top_module(
	input clk,
	input [7:0] d,
	input areset,
	output reg [7:0] q);

Your other information:
RTL circuit problem description:
Create 8 D flip-flops with active high asynchronous reset. The output should be reset to 0. All DFFs should be triggered by the positive edge of clk.
IMPORTANT - test scenario (Please determine the values of input signals according to these test scenarios.):
{
  "scenario 1": "Assert 'areset' high at clock cycle 0. Hold 'areset' high for 1 clock cycle. Then deassert 'areset' at clock cycle 1.",
  "scenario 2": "Set 'd' to 8'b10101010 at clock cycle 1. Toggle 'clk' to trigger the first positive edge.",
  "scenario 3": "Set 'd' to 8'b11110000 at clock cycle 2. Toggle 'clk' to trigger the second positive edge.",
  "scenario 4": "Assert 'areset' high at clock cycle 3. Hold 'areset' high for 2 clock cycles. Then deassert 'areset' at clock cycle 5.",
  "scenario 5": "Set 'd' to 8'b00001111 at clock cycle 5. Toggle 'clk' to trigger the positive edge at clock cycle 6.",
  "scenario 6": "Set 'd' to 8'b00110011 at clock cycle 6. Toggle 'clk' to trigger the positive edge at clock cycle 7.",
  "scenario 7": "Set 'd' to 8'b11111111 at clock cycle 7. Toggle 'clk' to trigger the positive edge at clock cycle 8.",
  "scenario 8": "Set 'd' to 8'b00000000 at clock cycle 8. Toggle 'clk' to trigger the positive edge at clock cycle 9.",
  "scenario 9": "Toggle 'areset' high again at clock cycle 10. Hold 'areset' high for 1 clock cycle. Then deassert 'areset' at clock cycle 11.",
  "scenario 10": "Set 'd' to 8'b10101010 at clock cycle 11. Toggle 'clk' to trigger the positive edge at clock cycle 12."
}
below is the given testbench codes:
`timescale 1ns / 1ps
module testbench;
reg  clk;
reg [7:0] d;
reg  areset;
wire [7:0] q;

integer file, scenario;
// DUT instantiation
top_module DUT (
	.clk(clk),
	.d(d),
	.areset(areset),
	.q(q)
);
// Clock generation
initial begin
    clk = 0;
    forever #5 clk = ~clk;
end

initial begin
    file = $fopen("TBout.txt", "w");
end
// Scenario Based Test
initial begin

    // write your scenario checking codes here, according to scenario information

    $fclose(file);
    $finish;
end

endmodule


The testbench does not need to check the DUT's output but only export the signals of DUT. Please export the signals of DUT to a file named "TBout.txt" at the end of each scenario. The template is given below:
$fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, areset = %d, q = %d", scenario, clk, d, areset, q);
The variables are already declared. The clock signal is already prepared. This output will be used to check the correctness of the DUT's output later.
please only use "#10" as the delay when you need. If you need longer delay, you can use multiple "#10", such as "#10; #10; #10;". Avoid meaningless long delay in your code.
If you need a loop in a scenario to check multiple time points, use "repeat" loop. for exmaple:
```
// scenario x
scenario = x;
signal_1 = 1;
repeat(5) begin
    $fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, areset = %d, q = %d", scenario, clk, d, areset, q);
    #10;
end
```
Please determine the input signal's exact values according to given test scenarios. 
Note: please complete the last initial code part (marked in the given testbench template). You should give me the completed full code. The testbench template above is to help you generate the code. You must use %d when exporting values.
please generate the full testbench code. please only reply verilog codes, no other words. 



########## assistant ##########
```verilog
`timescale 1ns / 1ps
module testbench;
reg  clk;
reg [7:0] d;
reg  areset;
wire [7:0] q;

integer file, scenario;
// DUT instantiation
top_module DUT (
	.clk(clk),
	.d(d),
	.areset(areset),
	.q(q)
);
// Clock generation
initial begin
    clk = 0;
    forever #5 clk = ~clk;
end

initial begin
    file = $fopen("TBout.txt", "w");
end
// Scenario Based Test
initial begin

    // scenario 1
    scenario = 1;
    areset = 1;
    repeat(1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, areset = %d, q = %d", scenario, clk, d, areset, q);
        #10;
    end
    areset = 0;
    repeat(1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, areset = %d, q = %d", scenario, clk, d, areset, q);
        #10;
    end

    // scenario 2
    scenario = 2;
    d = 8'b10101010;
    repeat(1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, areset = %d, q = %d", scenario, clk, d, areset, q);
        #10;
    end

    // scenario 3
    scenario = 3;
    d = 8'b11110000;
    repeat(1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, areset = %d, q = %d", scenario, clk, d, areset, q);
        #10;
    end

    // scenario 4
    scenario = 4;
    areset = 1;
    repeat(2) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, areset = %d, q = %d", scenario, clk, d, areset, q);
        #10;
    end
    areset = 0;
    repeat(1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, areset = %d, q = %d", scenario, clk, d, areset, q);
        #10;
    end

    // scenario 5
    scenario = 5;
    d = 8'b00001111;
    repeat(1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, areset = %d, q = %d", scenario, clk, d, areset, q);
        #10;
    end

    // scenario 6
    scenario = 6;
    d = 8'b00110011;
    repeat(1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, areset = %d, q = %d", scenario, clk, d, areset, q);
        #10;
    end

    // scenario 7
    scenario = 7;
    d = 8'b11111111;
    repeat(1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, areset = %d, q = %d", scenario, clk, d, areset, q);
        #10;
    end

    // scenario 8
    scenario = 8;
    d = 8'b00000000;
    repeat(1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, areset = %d, q = %d", scenario, clk, d, areset, q);
        #10;
    end

    // scenario 9
    scenario = 9;
    areset = 1;
    repeat(1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, areset = %d, q = %d", scenario, clk, d, areset, q);
        #10;
    end
    areset = 0;
    repeat(1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, areset = %d, q = %d", scenario, clk, d, areset, q);
        #10;
    end

    // scenario 10
    scenario = 10;
    d = 8'b10101010;
    repeat(1) begin
        $fdisplay(file, "[check]scenario: %d, clk = %d, d = %d, areset = %d, q = %d", scenario, clk, d, areset, q);
        #10;
    end

    $fclose(file);
    $finish;
end

endmodule
```

