{"children":[{"children":[{"data":[78,60,0,0,1],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 128 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"128b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 32 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"32b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[14,48,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 3 due to a loop initiation interval of 3.","type":"text"}],"text":"1 register of width 8 bits and depth 1","type":"text"},{"details":[{"text":" Depth was increased by a factor of 3 due to a loop initiation interval of 3.","type":"text"}],"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 8 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'i' (example.cpp:16)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 3 due to a loop initiation interval of 3.","type":"text"}],"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 's' (example.cpp:14)","type":"resource"},{"children":[{"count":2,"data":[83,272,1,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[83,272,1,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp","line":"10"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp","line":10}]],"name":"/home/dirren/IntelHLS/example/example.cpp:10","replace_name":"true","type":"resource"},{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp","line":"20"}]],"name":"State","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp","line":"20"}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":1,"data":[108,5,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp","line":"20"}]],"name":"32-bit Floating-point Compare","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp","line":"20"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp","line":"20"}]],"name":"FFwd Destination","type":"resource"}],"data":[136,37,0,1,0],"debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp","line":20}]],"name":"/home/dirren/IntelHLS/example/example.cpp:20","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp","line":"17"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp","line":"17"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp","line":"17"}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp","line":"17"}]],"name":"8-bit Integer Compare","type":"resource"}],"data":[9,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp","line":17}]],"name":"/home/dirren/IntelHLS/example/example.cpp:17","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp","line":"19"}]],"name":"32-bit Floating-point Sub","type":"resource"},{"count":2,"data":[502,442,0,0,14],"debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp","line":"19"}]],"name":"Load","type":"resource"}],"data":[502,442,0,1,14],"debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp","line":19}]],"name":"/home/dirren/IntelHLS/example/example.cpp:19","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp","line":"26"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp","line":26}]],"name":"/home/dirren/IntelHLS/example/example.cpp:26","replace_name":"true","type":"resource"}],"compute_units":1,"data":[850,962,1,2,16],"debug":[[{"filename":"example.cpp","line":14}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"example","total_kernel_resources":[850,962,1,2,16],"total_percent":[0.177228,0.136938,0.0562968,0.0368596,0.131752],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[850,962,1,2,16],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"System","total":[850,962,1,2,16],"total_percent":[0.177228,0.136938,0.0562968,0.0368596,0.131752],"type":"module"}