Warning (10268): Verilog HDL information at Judgement.v(68): always construct contains both blocking and non-blocking assignments File: E:/FPGA/DE2_repository/fpgafinallab/MuseDash/verilog/Judgement.v Line: 68
