// Seed: 274088045
module module_0 (
    output tri1  id_0,
    output uwire id_1
    , id_4,
    input  wire  id_2
    , id_5
);
  assign id_4 = -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd36,
    parameter id_6 = 32'd5
) (
    input tri1 _id_0,
    output supply0 id_1,
    output wand id_2,
    input tri0 id_3
);
  logic [7:0] id_5;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_3
  );
  wire _id_6 = id_0;
  wire id_7;
  assign id_7 = ~id_6;
  logic [-1 : id_0] id_8;
  assign id_5[1] = id_5[id_6] == -1;
  logic id_9;
  ;
  final $clog2(31);
  ;
  wire id_10;
  assign id_2 = -1;
  localparam id_11 = 1;
endmodule
