<system>
uart{
fmt:uart
arg:/dev/ttyUSB0
}
</system>


<artery>
reline{
fmt:reline
}
conv{
fmt:str2vec
}
easyag{
fmt:easyag
}
</artery>


<supply>
ahrs{
fmt:ahrs
}
</supply>


<relation>
(uart, 0, dst) -> (reline, 0, src)
(reline, 0, dst) -> (conv, 0, str)
(conv, 0, vec) -> (easyag, 0, src)
(easyag, 0, dst) -> (ahrs, 0, src)
</relation>
