

================================================================
== Vivado HLS Report for 'i_max_pooling2'
================================================================
* Date:           Sun Oct 30 16:23:39 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  17641|  17641|  17641|  17641|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  17640|  17640|        15|          -|          -|  1176|    no    |
        | + Loop 1.1  |      9|      9|         4|          2|          1|     4|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    504|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    191|    -|
|Register         |        -|      -|     223|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     289|    934|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |lenet_top_fcmp_32dEe_U38  |lenet_top_fcmp_32dEe  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln33_fu_239_p2       |     +    |      0|  0|  13|          11|           1|
    |add_ln34_1_fu_677_p2     |     +    |      0|  0|  15|           1|           8|
    |add_ln39_1_fu_468_p2     |     +    |      0|  0|  12|           3|           1|
    |add_ln39_fu_506_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln42_1_fu_528_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln42_2_fu_560_p2     |     +    |      0|  0|  17|          14|          14|
    |add_ln42_fu_515_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln45_1_fu_667_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln45_fu_418_p2       |     +    |      0|  0|  15|           9|           9|
    |c_fu_251_p2              |     +    |      0|  0|  12|           1|           3|
    |h_fu_371_p2              |     +    |      0|  0|  13|           1|           4|
    |i_fu_474_p2              |     +    |      0|  0|  10|           1|           2|
    |j_fu_571_p2              |     +    |      0|  0|  10|           1|           2|
    |w_fu_672_p2              |     +    |      0|  0|  13|           1|           4|
    |sub_ln42_1_fu_551_p2     |     -    |      0|  0|  17|          14|          14|
    |sub_ln42_fu_295_p2       |     -    |      0|  0|  15|           9|           9|
    |sub_ln45_1_fu_448_p2     |     -    |      0|  0|  12|          12|          12|
    |sub_ln45_fu_329_p2       |     -    |      0|  0|  15|           8|           8|
    |and_ln42_1_fu_651_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln42_2_fu_365_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln42_fu_645_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln44_fu_726_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln33_fu_233_p2      |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln34_fu_245_p2      |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln35_fu_359_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln39_fu_462_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln40_fu_480_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln42_1_fu_600_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln42_2_fu_627_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln42_3_fu_633_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln42_fu_594_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln44_1_fu_714_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln44_fu_708_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln34_fu_377_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln42_1_fu_639_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln42_fu_623_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln44_fu_720_p2        |    or    |      0|  0|   2|           1|           1|
    |max_value_fu_657_p3      |  select  |      0|  0|  32|           1|          32|
    |output_r_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln34_1_fu_398_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln34_2_fu_406_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln34_3_fu_683_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln34_fu_382_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln39_1_fu_494_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln39_fu_486_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln42_1_fu_264_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln42_2_fu_347_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln42_fu_257_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln42_fu_354_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 504|         260|         255|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_196_p4             |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten_phi_fu_185_p4  |   9|          2|    3|          6|
    |ap_phi_mux_j_0_phi_fu_219_p4             |   9|          2|    2|          4|
    |c_0_reg_133                              |   9|          2|    3|          6|
    |grp_fu_226_p0                            |  15|          3|   32|         96|
    |grp_fu_226_p1                            |  15|          3|   32|         96|
    |h_0_reg_157                              |   9|          2|    4|          8|
    |i_0_reg_192                              |   9|          2|    2|          4|
    |indvar_flatten24_reg_122                 |   9|          2|   11|         22|
    |indvar_flatten6_reg_145                  |   9|          2|    8|         16|
    |indvar_flatten_reg_181                   |   9|          2|    3|          6|
    |j_0_reg_215                              |   9|          2|    2|          4|
    |max_value_1_reg_203                      |   9|          2|   32|         64|
    |w_0_reg_169                              |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 191|         41|  142|        355|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln33_reg_747                 |  11|   0|   11|          0|
    |add_ln39_1_reg_802               |   3|   0|    3|          0|
    |add_ln42_1_reg_827               |   5|   0|    5|          0|
    |add_ln42_reg_817                 |  10|   0|   10|          0|
    |add_ln45_1_reg_864               |  12|   0|   12|          0|
    |ap_CS_fsm                        |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_133                      |   3|   0|    3|          0|
    |h_0_reg_157                      |   4|   0|    4|          0|
    |i_0_reg_192                      |   2|   0|    2|          0|
    |icmp_ln34_reg_752                |   1|   0|    1|          0|
    |icmp_ln39_reg_798                |   1|   0|    1|          0|
    |icmp_ln39_reg_798_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln42_1_reg_854              |   1|   0|    1|          0|
    |icmp_ln42_reg_849                |   1|   0|    1|          0|
    |indvar_flatten24_reg_122         |  11|   0|   11|          0|
    |indvar_flatten6_reg_145          |   8|   0|    8|          0|
    |indvar_flatten_reg_181           |   3|   0|    3|          0|
    |input_load_reg_842               |  32|   0|   32|          0|
    |j_0_reg_215                      |   2|   0|    2|          0|
    |j_reg_837                        |   2|   0|    2|          0|
    |max_value_1_reg_203              |  32|   0|   32|          0|
    |select_ln34_1_reg_778            |   4|   0|    5|          1|
    |select_ln34_2_reg_783            |   4|   0|    4|          0|
    |select_ln34_3_reg_874            |   8|   0|    8|          0|
    |select_ln34_reg_772              |   4|   0|    4|          0|
    |select_ln39_1_reg_812            |   2|   0|    2|          0|
    |select_ln39_reg_807              |   2|   0|    2|          0|
    |select_ln42_1_reg_762            |   3|   0|    3|          0|
    |sext_ln42_reg_767                |   8|   0|   10|          2|
    |shl_ln42_1_reg_793               |   4|   0|    5|          1|
    |sub_ln45_1_reg_788               |  11|   0|   12|          1|
    |tmp_6_reg_879                    |   1|   0|    1|          0|
    |trunc_ln42_reg_822               |   9|   0|    9|          0|
    |w_0_reg_169                      |   4|   0|    4|          0|
    |w_reg_869                        |   4|   0|    4|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 223|   0|  228|          5|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | i_max_pooling2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | i_max_pooling2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | i_max_pooling2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | i_max_pooling2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | i_max_pooling2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | i_max_pooling2 | return value |
|input_r_address0   | out |   13|  ap_memory |     input_r    |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r    |     array    |
|input_r_q0         |  in |   32|  ap_memory |     input_r    |     array    |
|output_r_address0  | out |   11|  ap_memory |    output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r    |     array    |
+-------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 8 5 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 9 
9 --> 10 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %.preheader2" [lenet/lenet_hls.cpp:33]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten24 = phi i11 [ 0, %0 ], [ %add_ln33, %1 ]" [lenet/lenet_hls.cpp:33]   --->   Operation 12 'phi' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %0 ], [ %select_ln42_1, %1 ]" [lenet/lenet_hls.cpp:42]   --->   Operation 13 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i8 [ 0, %0 ], [ %select_ln34_3, %1 ]" [lenet/lenet_hls.cpp:34]   --->   Operation 14 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%h_0 = phi i4 [ 0, %0 ], [ %select_ln34_2, %1 ]" [lenet/lenet_hls.cpp:34]   --->   Operation 15 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%w_0 = phi i4 [ 0, %0 ], [ %w, %1 ]"   --->   Operation 16 'phi' 'w_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.88ns)   --->   "%icmp_ln33 = icmp eq i11 %indvar_flatten24, -872" [lenet/lenet_hls.cpp:33]   --->   Operation 17 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.63ns)   --->   "%add_ln33 = add i11 %indvar_flatten24, 1" [lenet/lenet_hls.cpp:33]   --->   Operation 18 'add' 'add_ln33' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %2, label %.preheader3.preheader" [lenet/lenet_hls.cpp:33]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp eq i8 %indvar_flatten6, -60" [lenet/lenet_hls.cpp:34]   --->   Operation 20 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln33)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [lenet/lenet_hls.cpp:49]   --->   Operation 21 'ret' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.96>
ST_3 : Operation 22 [1/1] (1.65ns)   --->   "%c = add i3 1, %c_0" [lenet/lenet_hls.cpp:33]   --->   Operation 22 'add' 'c' <Predicate = (icmp_ln34)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176)"   --->   Operation 23 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.02ns)   --->   "%select_ln42 = select i1 %icmp_ln34, i4 0, i4 %h_0" [lenet/lenet_hls.cpp:42]   --->   Operation 24 'select' 'select_ln42' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.98ns)   --->   "%select_ln42_1 = select i1 %icmp_ln34, i3 %c, i3 %c_0" [lenet/lenet_hls.cpp:42]   --->   Operation 25 'select' 'select_ln42_1' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %select_ln42_1, i5 0)" [lenet/lenet_hls.cpp:42]   --->   Operation 26 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i8 %tmp_s to i9" [lenet/lenet_hls.cpp:42]   --->   Operation 27 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln42_1, i2 0)" [lenet/lenet_hls.cpp:42]   --->   Operation 28 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i5 %tmp_1 to i9" [lenet/lenet_hls.cpp:42]   --->   Operation 29 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.91ns)   --->   "%sub_ln42 = sub i9 %zext_ln42, %zext_ln42_1" [lenet/lenet_hls.cpp:42]   --->   Operation 30 'sub' 'sub_ln42' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i9 %sub_ln42 to i10" [lenet/lenet_hls.cpp:42]   --->   Operation 31 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %select_ln42_1, i4 0)" [lenet/lenet_hls.cpp:45]   --->   Operation 32 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i7 %tmp_2 to i8" [lenet/lenet_hls.cpp:45]   --->   Operation 33 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %select_ln42_1, i1 false)" [lenet/lenet_hls.cpp:45]   --->   Operation 34 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i4 %tmp_4 to i8" [lenet/lenet_hls.cpp:45]   --->   Operation 35 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.87ns)   --->   "%sub_ln45 = sub i8 %zext_ln45, %zext_ln45_1" [lenet/lenet_hls.cpp:45]   --->   Operation 36 'sub' 'sub_ln45' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i8 %sub_ln45 to i9" [lenet/lenet_hls.cpp:45]   --->   Operation 37 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h_0, i1 false)" [lenet/lenet_hls.cpp:42]   --->   Operation 38 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%select_ln42_2 = select i1 %icmp_ln34, i5 0, i5 %shl_ln" [lenet/lenet_hls.cpp:42]   --->   Operation 39 'select' 'select_ln42_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_2)   --->   "%xor_ln42 = xor i1 %icmp_ln34, true" [lenet/lenet_hls.cpp:42]   --->   Operation 40 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.30ns)   --->   "%icmp_ln35 = icmp eq i4 %w_0, -2" [lenet/lenet_hls.cpp:35]   --->   Operation 41 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln42_2 = and i1 %icmp_ln35, %xor_ln42" [lenet/lenet_hls.cpp:42]   --->   Operation 42 'and' 'and_ln42_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.73ns)   --->   "%h = add i4 1, %select_ln42" [lenet/lenet_hls.cpp:34]   --->   Operation 43 'add' 'h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln34)   --->   "%or_ln34 = or i1 %and_ln42_2, %icmp_ln34" [lenet/lenet_hls.cpp:34]   --->   Operation 44 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln34 = select i1 %or_ln34, i4 0, i4 %w_0" [lenet/lenet_hls.cpp:34]   --->   Operation 45 'select' 'select_ln34' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%shl_ln42_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h, i1 false)" [lenet/lenet_hls.cpp:42]   --->   Operation 46 'bitconcatenate' 'shl_ln42_mid1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln34_1 = select i1 %and_ln42_2, i5 %shl_ln42_mid1, i5 %select_ln42_2" [lenet/lenet_hls.cpp:34]   --->   Operation 47 'select' 'select_ln34_1' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.02ns)   --->   "%select_ln34_2 = select i1 %and_ln42_2, i4 %h, i4 %select_ln42" [lenet/lenet_hls.cpp:34]   --->   Operation 48 'select' 'select_ln34_2' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i4 %select_ln34_2 to i9" [lenet/lenet_hls.cpp:34]   --->   Operation 49 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.91ns)   --->   "%add_ln45 = add i9 %sext_ln45, %zext_ln34" [lenet/lenet_hls.cpp:45]   --->   Operation 50 'add' 'add_ln45' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i9 %add_ln45 to i8" [lenet/lenet_hls.cpp:45]   --->   Operation 51 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %trunc_ln45, i4 0)" [lenet/lenet_hls.cpp:45]   --->   Operation 52 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln45, i1 false)" [lenet/lenet_hls.cpp:45]   --->   Operation 53 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln45_1 = sext i10 %tmp_10 to i12" [lenet/lenet_hls.cpp:45]   --->   Operation 54 'sext' 'sext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.54ns)   --->   "%sub_ln45_1 = sub i12 %p_shl_cast, %sext_ln45_1" [lenet/lenet_hls.cpp:45]   --->   Operation 55 'sub' 'sub_ln45_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln42_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln34, i1 false)" [lenet/lenet_hls.cpp:42]   --->   Operation 56 'bitconcatenate' 'shl_ln42_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:39]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 6.16>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i3 [ 0, %.preheader3.preheader ], [ %add_ln39_1, %hls_label_1 ]" [lenet/lenet_hls.cpp:39]   --->   Operation 58 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %.preheader3.preheader ], [ %select_ln39_1, %hls_label_1 ]" [lenet/lenet_hls.cpp:39]   --->   Operation 59 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%max_value_1 = phi float [ 0xC26D1A94A0000000, %.preheader3.preheader ], [ %max_value, %hls_label_1 ]"   --->   Operation 60 'phi' 'max_value_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %.preheader3.preheader ], [ %j, %hls_label_1 ]"   --->   Operation 61 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.13ns)   --->   "%icmp_ln39 = icmp eq i3 %indvar_flatten, -4" [lenet/lenet_hls.cpp:39]   --->   Operation 62 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.65ns)   --->   "%add_ln39_1 = add i3 %indvar_flatten, 1" [lenet/lenet_hls.cpp:39]   --->   Operation 63 'add' 'add_ln39_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %1, label %hls_label_1" [lenet/lenet_hls.cpp:39]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.56ns)   --->   "%i = add i2 1, %i_0" [lenet/lenet_hls.cpp:39]   --->   Operation 65 'add' 'i' <Predicate = (!icmp_ln39)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.95ns)   --->   "%icmp_ln40 = icmp eq i2 %j_0, -2" [lenet/lenet_hls.cpp:40]   --->   Operation 66 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.99ns)   --->   "%select_ln39 = select i1 %icmp_ln40, i2 0, i2 %j_0" [lenet/lenet_hls.cpp:39]   --->   Operation 67 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.99ns)   --->   "%select_ln39_1 = select i1 %icmp_ln40, i2 %i, i2 %i_0" [lenet/lenet_hls.cpp:39]   --->   Operation 68 'select' 'select_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i2 %select_ln39_1 to i5" [lenet/lenet_hls.cpp:39]   --->   Operation 69 'zext' 'zext_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.78ns)   --->   "%add_ln39 = add i5 %zext_ln39, %select_ln34_1" [lenet/lenet_hls.cpp:39]   --->   Operation 70 'add' 'add_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i5 %add_ln39 to i10" [lenet/lenet_hls.cpp:42]   --->   Operation 71 'zext' 'zext_ln42_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.82ns)   --->   "%add_ln42 = add i10 %sext_ln42, %zext_ln42_2" [lenet/lenet_hls.cpp:42]   --->   Operation 72 'add' 'add_ln42' <Predicate = (!icmp_ln39)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i10 %add_ln42 to i9" [lenet/lenet_hls.cpp:42]   --->   Operation 73 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i2 %select_ln39 to i5" [lenet/lenet_hls.cpp:40]   --->   Operation 74 'zext' 'zext_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.78ns)   --->   "%add_ln42_1 = add i5 %zext_ln40, %shl_ln42_1" [lenet/lenet_hls.cpp:42]   --->   Operation 75 'add' 'add_ln42_1' <Predicate = (!icmp_ln39)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.09>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %trunc_ln42, i5 0)" [lenet/lenet_hls.cpp:42]   --->   Operation 76 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_11 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %add_ln42, i2 0)" [lenet/lenet_hls.cpp:42]   --->   Operation 77 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i12 %tmp_11 to i14" [lenet/lenet_hls.cpp:42]   --->   Operation 78 'sext' 'sext_ln42_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42_1 = sub i14 %p_shl3_cast, %sext_ln42_1" [lenet/lenet_hls.cpp:42]   --->   Operation 79 'sub' 'sub_ln42_1' <Predicate = (!icmp_ln39)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i5 %add_ln42_1 to i14" [lenet/lenet_hls.cpp:42]   --->   Operation 80 'zext' 'zext_ln42_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln42_2 = add i14 %sub_ln42_1, %zext_ln42_3" [lenet/lenet_hls.cpp:42]   --->   Operation 81 'add' 'add_ln42_2' <Predicate = (!icmp_ln39)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln42_4 = zext i14 %add_ln42_2 to i64" [lenet/lenet_hls.cpp:42]   --->   Operation 82 'zext' 'zext_ln42_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [4704 x float]* %input_r, i64 0, i64 %zext_ln42_4" [lenet/lenet_hls.cpp:42]   --->   Operation 83 'getelementptr' 'input_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet/lenet_hls.cpp:42]   --->   Operation 84 'load' 'input_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 85 [1/1] (1.56ns)   --->   "%j = add i2 1, %select_ln39" [lenet/lenet_hls.cpp:40]   --->   Operation 85 'add' 'j' <Predicate = (!icmp_ln39)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.68>
ST_6 : Operation 86 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet/lenet_hls.cpp:42]   --->   Operation 86 'load' 'input_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast float %max_value_1 to i32" [lenet/lenet_hls.cpp:42]   --->   Operation 87 'bitcast' 'bitcast_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln42, i32 23, i32 30)" [lenet/lenet_hls.cpp:42]   --->   Operation 88 'partselect' 'tmp_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i32 %bitcast_ln42 to i23" [lenet/lenet_hls.cpp:42]   --->   Operation 89 'trunc' 'trunc_ln42_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.55ns)   --->   "%icmp_ln42 = icmp ne i8 %tmp_7, -1" [lenet/lenet_hls.cpp:42]   --->   Operation 90 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln39)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (2.44ns)   --->   "%icmp_ln42_1 = icmp eq i23 %trunc_ln42_1, 0" [lenet/lenet_hls.cpp:42]   --->   Operation 91 'icmp' 'icmp_ln42_1' <Predicate = (!icmp_ln39)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %max_value_1, %input_load" [lenet/lenet_hls.cpp:42]   --->   Operation 92 'fcmp' 'tmp_9' <Predicate = (!icmp_ln39)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.10>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 93 'speclooptripcount' 'empty' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [lenet/lenet_hls.cpp:42]   --->   Operation 94 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lenet/lenet_hls.cpp:41]   --->   Operation 95 'specpipeline' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln42_1 = bitcast float %input_load to i32" [lenet/lenet_hls.cpp:42]   --->   Operation 96 'bitcast' 'bitcast_ln42_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln42_1, i32 23, i32 30)" [lenet/lenet_hls.cpp:42]   --->   Operation 97 'partselect' 'tmp_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = trunc i32 %bitcast_ln42_1 to i23" [lenet/lenet_hls.cpp:42]   --->   Operation 98 'trunc' 'trunc_ln42_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%or_ln42 = or i1 %icmp_ln42_1, %icmp_ln42" [lenet/lenet_hls.cpp:42]   --->   Operation 99 'or' 'or_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (1.55ns)   --->   "%icmp_ln42_2 = icmp ne i8 %tmp_8, -1" [lenet/lenet_hls.cpp:42]   --->   Operation 100 'icmp' 'icmp_ln42_2' <Predicate = (!icmp_ln39)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (2.44ns)   --->   "%icmp_ln42_3 = icmp eq i23 %trunc_ln42_2, 0" [lenet/lenet_hls.cpp:42]   --->   Operation 101 'icmp' 'icmp_ln42_3' <Predicate = (!icmp_ln39)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%or_ln42_1 = or i1 %icmp_ln42_3, %icmp_ln42_2" [lenet/lenet_hls.cpp:42]   --->   Operation 102 'or' 'or_ln42_1' <Predicate = (!icmp_ln39)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_1)   --->   "%and_ln42 = and i1 %or_ln42, %or_ln42_1" [lenet/lenet_hls.cpp:42]   --->   Operation 103 'and' 'and_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %max_value_1, %input_load" [lenet/lenet_hls.cpp:42]   --->   Operation 104 'fcmp' 'tmp_9' <Predicate = (!icmp_ln39)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln42_1 = and i1 %and_ln42, %tmp_9" [lenet/lenet_hls.cpp:42]   --->   Operation 105 'and' 'and_ln42_1' <Predicate = (!icmp_ln39)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.69ns) (out node of the LUT)   --->   "%max_value = select i1 %and_ln42_1, float %max_value_1, float %input_load" [lenet/lenet_hls.cpp:42]   --->   Operation 106 'select' 'max_value' <Predicate = (!icmp_ln39)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_3)" [lenet/lenet_hls.cpp:42]   --->   Operation 107 'specregionend' 'empty_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:40]   --->   Operation 108 'br' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 5.43>
ST_8 : Operation 109 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %max_value_1, 0.000000e+00" [lenet/lenet_hls.cpp:44]   --->   Operation 109 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i4 %select_ln34 to i12" [lenet/lenet_hls.cpp:45]   --->   Operation 110 'zext' 'zext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (1.54ns)   --->   "%add_ln45_1 = add i12 %sub_ln45_1, %zext_ln45_2" [lenet/lenet_hls.cpp:45]   --->   Operation 111 'add' 'add_ln45_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (1.73ns)   --->   "%w = add i4 1, %select_ln34" [lenet/lenet_hls.cpp:35]   --->   Operation 112 'add' 'w' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (1.91ns)   --->   "%add_ln34_1 = add i8 1, %indvar_flatten6" [lenet/lenet_hls.cpp:34]   --->   Operation 113 'add' 'add_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (1.24ns)   --->   "%select_ln34_3 = select i1 %icmp_ln34, i8 1, i8 %add_ln34_1" [lenet/lenet_hls.cpp:34]   --->   Operation 114 'select' 'select_ln34_3' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 5> <Delay = 5.43>
ST_9 : Operation 115 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %max_value_1, 0.000000e+00" [lenet/lenet_hls.cpp:44]   --->   Operation 115 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 6.68>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln44 = bitcast float %max_value_1 to i32" [lenet/lenet_hls.cpp:44]   --->   Operation 116 'bitcast' 'bitcast_ln44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln44, i32 23, i32 30)" [lenet/lenet_hls.cpp:44]   --->   Operation 117 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i32 %bitcast_ln44 to i23" [lenet/lenet_hls.cpp:44]   --->   Operation 118 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (1.55ns)   --->   "%icmp_ln44 = icmp ne i8 %tmp, -1" [lenet/lenet_hls.cpp:44]   --->   Operation 119 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (2.44ns)   --->   "%icmp_ln44_1 = icmp eq i23 %trunc_ln44, 0" [lenet/lenet_hls.cpp:44]   --->   Operation 120 'icmp' 'icmp_ln44_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln44)   --->   "%or_ln44 = or i1 %icmp_ln44_1, %icmp_ln44" [lenet/lenet_hls.cpp:44]   --->   Operation 121 'or' 'or_ln44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln44)   --->   "%and_ln44 = and i1 %or_ln44, %tmp_6" [lenet/lenet_hls.cpp:44]   --->   Operation 122 'and' 'and_ln44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln45_3 = zext i12 %add_ln45_1 to i64" [lenet/lenet_hls.cpp:45]   --->   Operation 123 'zext' 'zext_ln45_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [1176 x float]* %output_r, i64 0, i64 %zext_ln45_3" [lenet/lenet_hls.cpp:45]   --->   Operation 124 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln44 = select i1 %and_ln44, float %max_value_1, float 0.000000e+00" [lenet/lenet_hls.cpp:44]   --->   Operation 125 'select' 'select_ln44' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (3.25ns)   --->   "store float %select_ln44, float* %output_addr, align 4" [lenet/lenet_hls.cpp:45]   --->   Operation 126 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "br label %.preheader2" [lenet/lenet_hls.cpp:35]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln33           (br               ) [ 01111111111]
indvar_flatten24  (phi              ) [ 00100000000]
c_0               (phi              ) [ 00110000000]
indvar_flatten6   (phi              ) [ 00111111100]
h_0               (phi              ) [ 00110000000]
w_0               (phi              ) [ 00110000000]
icmp_ln33         (icmp             ) [ 00111111111]
add_ln33          (add              ) [ 01111111111]
br_ln33           (br               ) [ 00000000000]
icmp_ln34         (icmp             ) [ 00011111100]
ret_ln49          (ret              ) [ 00000000000]
c                 (add              ) [ 00000000000]
empty_17          (speclooptripcount) [ 00000000000]
select_ln42       (select           ) [ 00000000000]
select_ln42_1     (select           ) [ 01101111111]
tmp_s             (bitconcatenate   ) [ 00000000000]
zext_ln42         (zext             ) [ 00000000000]
tmp_1             (bitconcatenate   ) [ 00000000000]
zext_ln42_1       (zext             ) [ 00000000000]
sub_ln42          (sub              ) [ 00000000000]
sext_ln42         (sext             ) [ 00001111000]
tmp_2             (bitconcatenate   ) [ 00000000000]
zext_ln45         (zext             ) [ 00000000000]
tmp_4             (bitconcatenate   ) [ 00000000000]
zext_ln45_1       (zext             ) [ 00000000000]
sub_ln45          (sub              ) [ 00000000000]
sext_ln45         (sext             ) [ 00000000000]
shl_ln            (bitconcatenate   ) [ 00000000000]
select_ln42_2     (select           ) [ 00000000000]
xor_ln42          (xor              ) [ 00000000000]
icmp_ln35         (icmp             ) [ 00000000000]
and_ln42_2        (and              ) [ 00000000000]
h                 (add              ) [ 00000000000]
or_ln34           (or               ) [ 00000000000]
select_ln34       (select           ) [ 00001111100]
shl_ln42_mid1     (bitconcatenate   ) [ 00000000000]
select_ln34_1     (select           ) [ 00001111000]
select_ln34_2     (select           ) [ 01101111111]
zext_ln34         (zext             ) [ 00000000000]
add_ln45          (add              ) [ 00000000000]
trunc_ln45        (trunc            ) [ 00000000000]
p_shl_cast        (bitconcatenate   ) [ 00000000000]
tmp_10            (bitconcatenate   ) [ 00000000000]
sext_ln45_1       (sext             ) [ 00000000000]
sub_ln45_1        (sub              ) [ 00001111100]
shl_ln42_1        (bitconcatenate   ) [ 00001111000]
br_ln39           (br               ) [ 00111111111]
indvar_flatten    (phi              ) [ 00001000000]
i_0               (phi              ) [ 00001000000]
max_value_1       (phi              ) [ 00001111111]
j_0               (phi              ) [ 00001000000]
icmp_ln39         (icmp             ) [ 00111111111]
add_ln39_1        (add              ) [ 00111111111]
br_ln39           (br               ) [ 00000000000]
i                 (add              ) [ 00000000000]
icmp_ln40         (icmp             ) [ 00000000000]
select_ln39       (select           ) [ 00000100000]
select_ln39_1     (select           ) [ 00111111111]
zext_ln39         (zext             ) [ 00000000000]
add_ln39          (add              ) [ 00000000000]
zext_ln42_2       (zext             ) [ 00000000000]
add_ln42          (add              ) [ 00000100000]
trunc_ln42        (trunc            ) [ 00000100000]
zext_ln40         (zext             ) [ 00000000000]
add_ln42_1        (add              ) [ 00000100000]
p_shl3_cast       (bitconcatenate   ) [ 00000000000]
tmp_11            (bitconcatenate   ) [ 00000000000]
sext_ln42_1       (sext             ) [ 00000000000]
sub_ln42_1        (sub              ) [ 00000000000]
zext_ln42_3       (zext             ) [ 00000000000]
add_ln42_2        (add              ) [ 00000000000]
zext_ln42_4       (zext             ) [ 00000000000]
input_addr        (getelementptr    ) [ 00001010000]
j                 (add              ) [ 00111111111]
input_load        (load             ) [ 00000101000]
bitcast_ln42      (bitcast          ) [ 00000000000]
tmp_7             (partselect       ) [ 00000000000]
trunc_ln42_1      (trunc            ) [ 00000000000]
icmp_ln42         (icmp             ) [ 00000101000]
icmp_ln42_1       (icmp             ) [ 00000101000]
empty             (speclooptripcount) [ 00000000000]
tmp_3             (specregionbegin  ) [ 00000000000]
specpipeline_ln41 (specpipeline     ) [ 00000000000]
bitcast_ln42_1    (bitcast          ) [ 00000000000]
tmp_8             (partselect       ) [ 00000000000]
trunc_ln42_2      (trunc            ) [ 00000000000]
or_ln42           (or               ) [ 00000000000]
icmp_ln42_2       (icmp             ) [ 00000000000]
icmp_ln42_3       (icmp             ) [ 00000000000]
or_ln42_1         (or               ) [ 00000000000]
and_ln42          (and              ) [ 00000000000]
tmp_9             (fcmp             ) [ 00000000000]
and_ln42_1        (and              ) [ 00000000000]
max_value         (select           ) [ 00111111111]
empty_16          (specregionend    ) [ 00000000000]
br_ln40           (br               ) [ 00111111111]
zext_ln45_2       (zext             ) [ 00000000000]
add_ln45_1        (add              ) [ 00000000011]
w                 (add              ) [ 01100000011]
add_ln34_1        (add              ) [ 00000000000]
select_ln34_3     (select           ) [ 01100000011]
tmp_6             (fcmp             ) [ 00000000001]
bitcast_ln44      (bitcast          ) [ 00000000000]
tmp               (partselect       ) [ 00000000000]
trunc_ln44        (trunc            ) [ 00000000000]
icmp_ln44         (icmp             ) [ 00000000000]
icmp_ln44_1       (icmp             ) [ 00000000000]
or_ln44           (or               ) [ 00000000000]
and_ln44          (and              ) [ 00000000000]
zext_ln45_3       (zext             ) [ 00000000000]
output_addr       (getelementptr    ) [ 00000000000]
select_ln44       (select           ) [ 00000000000]
store_ln45        (store            ) [ 00000000000]
br_ln35           (br               ) [ 01111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="input_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="14" slack="0"/>
<pin id="100" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="13" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="output_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="12" slack="0"/>
<pin id="113" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/10 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln45_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/10 "/>
</bind>
</comp>

<comp id="122" class="1005" name="indvar_flatten24_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="1"/>
<pin id="124" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten24 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten24_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="11" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten24/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="c_0_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="1"/>
<pin id="135" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="c_0_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="3" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="indvar_flatten6_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="1"/>
<pin id="147" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="indvar_flatten6_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="8" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="h_0_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="1"/>
<pin id="159" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h_0 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="h_0_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="4" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="w_0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="1"/>
<pin id="171" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_0 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="w_0_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="4" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_0/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="indvar_flatten_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="1"/>
<pin id="183" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="indvar_flatten_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="3" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="192" class="1005" name="i_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="1"/>
<pin id="194" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_0_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="2" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="203" class="1005" name="max_value_1_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_value_1 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="max_value_1_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="32" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_value_1/4 "/>
</bind>
</comp>

<comp id="215" class="1005" name="j_0_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="1"/>
<pin id="217" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="j_0_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="2" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/6 tmp_6/8 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln33_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="0"/>
<pin id="235" dir="0" index="1" bw="11" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln33_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln34_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="c_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="3" slack="1"/>
<pin id="254" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="select_ln42_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="4" slack="0"/>
<pin id="260" dir="0" index="2" bw="4" slack="1"/>
<pin id="261" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln42_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="3" slack="0"/>
<pin id="267" dir="0" index="2" bw="3" slack="1"/>
<pin id="268" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_1/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_s_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="3" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln42_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="0" index="1" bw="3" slack="0"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln42_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sub_ln42_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="5" slack="0"/>
<pin id="298" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln42_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="0"/>
<pin id="303" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="0" index="1" bw="3" slack="0"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln45_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="0"/>
<pin id="315" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_4_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="0" index="1" bw="3" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln45_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sub_ln45_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="0"/>
<pin id="332" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln45/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sext_ln45_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="shl_ln_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="0"/>
<pin id="341" dir="0" index="1" bw="4" slack="1"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="select_ln42_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="0" index="1" bw="5" slack="0"/>
<pin id="350" dir="0" index="2" bw="5" slack="0"/>
<pin id="351" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_2/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="xor_ln42_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln42/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln35_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="1"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="and_ln42_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln42_2/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="h_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="4" slack="0"/>
<pin id="374" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="or_ln34_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="1"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln34_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="4" slack="0"/>
<pin id="385" dir="0" index="2" bw="4" slack="1"/>
<pin id="386" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="shl_ln42_mid1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="0"/>
<pin id="392" dir="0" index="1" bw="4" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln42_mid1/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="select_ln34_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="5" slack="0"/>
<pin id="401" dir="0" index="2" bw="5" slack="0"/>
<pin id="402" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_1/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="select_ln34_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="4" slack="0"/>
<pin id="409" dir="0" index="2" bw="4" slack="0"/>
<pin id="410" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_2/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln34_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="0"/>
<pin id="416" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln45_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="4" slack="0"/>
<pin id="421" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln45_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="9" slack="0"/>
<pin id="426" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_shl_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_10_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="10" slack="0"/>
<pin id="438" dir="0" index="1" bw="9" slack="0"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sext_ln45_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="10" slack="0"/>
<pin id="446" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_1/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sub_ln45_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="12" slack="0"/>
<pin id="450" dir="0" index="1" bw="10" slack="0"/>
<pin id="451" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln45_1/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="shl_ln42_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="0" index="1" bw="4" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln42_1/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln39_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="3" slack="0"/>
<pin id="464" dir="0" index="1" bw="3" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln39_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="3" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="i_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="2" slack="0"/>
<pin id="477" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln40_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="2" slack="0"/>
<pin id="482" dir="0" index="1" bw="2" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln39_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="2" slack="0"/>
<pin id="489" dir="0" index="2" bw="2" slack="0"/>
<pin id="490" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="select_ln39_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="2" slack="0"/>
<pin id="497" dir="0" index="2" bw="2" slack="0"/>
<pin id="498" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_1/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln39_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="0"/>
<pin id="504" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln39_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="0"/>
<pin id="508" dir="0" index="1" bw="5" slack="1"/>
<pin id="509" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln42_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="0"/>
<pin id="513" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln42_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="9" slack="1"/>
<pin id="517" dir="0" index="1" bw="5" slack="0"/>
<pin id="518" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="trunc_ln42_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="10" slack="0"/>
<pin id="522" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln40_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="2" slack="0"/>
<pin id="526" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln42_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="2" slack="0"/>
<pin id="530" dir="0" index="1" bw="5" slack="1"/>
<pin id="531" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="p_shl3_cast_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="14" slack="0"/>
<pin id="535" dir="0" index="1" bw="9" slack="1"/>
<pin id="536" dir="0" index="2" bw="1" slack="0"/>
<pin id="537" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_11_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="12" slack="0"/>
<pin id="542" dir="0" index="1" bw="10" slack="1"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sext_ln42_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="12" slack="0"/>
<pin id="549" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_1/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sub_ln42_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="14" slack="0"/>
<pin id="553" dir="0" index="1" bw="12" slack="0"/>
<pin id="554" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42_1/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln42_3_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="1"/>
<pin id="559" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_3/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln42_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="14" slack="0"/>
<pin id="562" dir="0" index="1" bw="5" slack="0"/>
<pin id="563" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_2/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln42_4_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="14" slack="0"/>
<pin id="568" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_4/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="j_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="2" slack="1"/>
<pin id="574" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="bitcast_ln42_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="2"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42/6 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_7_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="0" index="2" bw="6" slack="0"/>
<pin id="584" dir="0" index="3" bw="6" slack="0"/>
<pin id="585" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="trunc_ln42_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_1/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp_ln42_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="0" index="1" bw="8" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln42_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="23" slack="0"/>
<pin id="602" dir="0" index="1" bw="23" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42_1/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="bitcast_ln42_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_1/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_8_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="0" index="2" bw="6" slack="0"/>
<pin id="613" dir="0" index="3" bw="6" slack="0"/>
<pin id="614" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="619" class="1004" name="trunc_ln42_2_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="0"/>
<pin id="621" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_2/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="or_ln42_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="0" index="1" bw="1" slack="1"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln42/7 "/>
</bind>
</comp>

<comp id="627" class="1004" name="icmp_ln42_2_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="0" index="1" bw="8" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42_2/7 "/>
</bind>
</comp>

<comp id="633" class="1004" name="icmp_ln42_3_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="23" slack="0"/>
<pin id="635" dir="0" index="1" bw="23" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42_3/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="or_ln42_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln42_1/7 "/>
</bind>
</comp>

<comp id="645" class="1004" name="and_ln42_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln42/7 "/>
</bind>
</comp>

<comp id="651" class="1004" name="and_ln42_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln42_1/7 "/>
</bind>
</comp>

<comp id="657" class="1004" name="max_value_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="3"/>
<pin id="660" dir="0" index="2" bw="32" slack="1"/>
<pin id="661" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_value/7 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln45_2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="4" slack="2"/>
<pin id="666" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_2/8 "/>
</bind>
</comp>

<comp id="667" class="1004" name="add_ln45_1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="12" slack="2"/>
<pin id="669" dir="0" index="1" bw="4" slack="0"/>
<pin id="670" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_1/8 "/>
</bind>
</comp>

<comp id="672" class="1004" name="w_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="4" slack="2"/>
<pin id="675" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w/8 "/>
</bind>
</comp>

<comp id="677" class="1004" name="add_ln34_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="8" slack="3"/>
<pin id="680" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/8 "/>
</bind>
</comp>

<comp id="683" class="1004" name="select_ln34_3_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="3"/>
<pin id="685" dir="0" index="1" bw="8" slack="0"/>
<pin id="686" dir="0" index="2" bw="8" slack="0"/>
<pin id="687" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_3/8 "/>
</bind>
</comp>

<comp id="690" class="1004" name="bitcast_ln44_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="3"/>
<pin id="692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln44/10 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="0" index="1" bw="32" slack="0"/>
<pin id="697" dir="0" index="2" bw="6" slack="0"/>
<pin id="698" dir="0" index="3" bw="6" slack="0"/>
<pin id="699" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="704" class="1004" name="trunc_ln44_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/10 "/>
</bind>
</comp>

<comp id="708" class="1004" name="icmp_ln44_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="0" index="1" bw="8" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/10 "/>
</bind>
</comp>

<comp id="714" class="1004" name="icmp_ln44_1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="23" slack="0"/>
<pin id="716" dir="0" index="1" bw="23" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44_1/10 "/>
</bind>
</comp>

<comp id="720" class="1004" name="or_ln44_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44/10 "/>
</bind>
</comp>

<comp id="726" class="1004" name="and_ln44_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="1"/>
<pin id="729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44/10 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln45_3_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="12" slack="2"/>
<pin id="733" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_3/10 "/>
</bind>
</comp>

<comp id="735" class="1004" name="select_ln44_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="32" slack="3"/>
<pin id="738" dir="0" index="2" bw="32" slack="0"/>
<pin id="739" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/10 "/>
</bind>
</comp>

<comp id="747" class="1005" name="add_ln33_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="11" slack="0"/>
<pin id="749" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="752" class="1005" name="icmp_ln34_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="1"/>
<pin id="754" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="762" class="1005" name="select_ln42_1_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="3" slack="1"/>
<pin id="764" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln42_1 "/>
</bind>
</comp>

<comp id="767" class="1005" name="sext_ln42_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="10" slack="1"/>
<pin id="769" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln42 "/>
</bind>
</comp>

<comp id="772" class="1005" name="select_ln34_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="4" slack="2"/>
<pin id="774" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln34 "/>
</bind>
</comp>

<comp id="778" class="1005" name="select_ln34_1_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="5" slack="1"/>
<pin id="780" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln34_1 "/>
</bind>
</comp>

<comp id="783" class="1005" name="select_ln34_2_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="4" slack="1"/>
<pin id="785" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln34_2 "/>
</bind>
</comp>

<comp id="788" class="1005" name="sub_ln45_1_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="12" slack="2"/>
<pin id="790" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln45_1 "/>
</bind>
</comp>

<comp id="793" class="1005" name="shl_ln42_1_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="5" slack="1"/>
<pin id="795" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln42_1 "/>
</bind>
</comp>

<comp id="798" class="1005" name="icmp_ln39_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="1"/>
<pin id="800" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="802" class="1005" name="add_ln39_1_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="3" slack="0"/>
<pin id="804" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln39_1 "/>
</bind>
</comp>

<comp id="807" class="1005" name="select_ln39_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="2" slack="1"/>
<pin id="809" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39 "/>
</bind>
</comp>

<comp id="812" class="1005" name="select_ln39_1_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="2" slack="0"/>
<pin id="814" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln39_1 "/>
</bind>
</comp>

<comp id="817" class="1005" name="add_ln42_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="10" slack="1"/>
<pin id="819" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="822" class="1005" name="trunc_ln42_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="9" slack="1"/>
<pin id="824" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42 "/>
</bind>
</comp>

<comp id="827" class="1005" name="add_ln42_1_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="5" slack="1"/>
<pin id="829" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_1 "/>
</bind>
</comp>

<comp id="832" class="1005" name="input_addr_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="13" slack="1"/>
<pin id="834" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="837" class="1005" name="j_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="2" slack="1"/>
<pin id="839" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="842" class="1005" name="input_load_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="1"/>
<pin id="844" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="849" class="1005" name="icmp_ln42_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="1"/>
<pin id="851" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="854" class="1005" name="icmp_ln42_1_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="1"/>
<pin id="856" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln42_1 "/>
</bind>
</comp>

<comp id="859" class="1005" name="max_value_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="1"/>
<pin id="861" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_value "/>
</bind>
</comp>

<comp id="864" class="1005" name="add_ln45_1_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="12" slack="2"/>
<pin id="866" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="add_ln45_1 "/>
</bind>
</comp>

<comp id="869" class="1005" name="w_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="4" slack="1"/>
<pin id="871" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="874" class="1005" name="select_ln34_3_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="1"/>
<pin id="876" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln34_3 "/>
</bind>
</comp>

<comp id="879" class="1005" name="tmp_6_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="1"/>
<pin id="881" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="62" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="62" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="149" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="50" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="203" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="103" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="92" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="126" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="12" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="126" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="14" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="149" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="133" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="10" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="263"><net_src comp="157" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="251" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="133" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="24" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="264" pin="3"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="26" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="28" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="264" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="30" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="294"><net_src comp="283" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="279" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="32" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="264" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="10" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="316"><net_src comp="305" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="264" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="36" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="328"><net_src comp="317" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="313" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="325" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="38" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="157" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="36" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="352"><net_src comp="26" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="353"><net_src comp="339" pin="3"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="40" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="169" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="354" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="44" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="257" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="365" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="377" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="10" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="169" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="395"><net_src comp="38" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="371" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="36" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="403"><net_src comp="365" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="390" pin="3"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="347" pin="3"/><net_sink comp="398" pin=2"/></net>

<net id="411"><net_src comp="365" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="371" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="257" pin="3"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="335" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="414" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="46" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="424" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="10" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="441"><net_src comp="48" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="418" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="36" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="428" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="38" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="382" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="36" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="466"><net_src comp="185" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="52" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="185" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="18" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="54" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="196" pin="4"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="219" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="56" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="30" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="219" pin="4"/><net_sink comp="486" pin=2"/></net>

<net id="499"><net_src comp="480" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="474" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="196" pin="4"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="506" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="511" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="515" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="486" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="524" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="538"><net_src comp="58" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="26" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="60" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="30" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="550"><net_src comp="540" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="533" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="547" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="564"><net_src comp="551" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="557" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="575"><net_src comp="54" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="203" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="586"><net_src comp="64" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="576" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="66" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="589"><net_src comp="68" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="593"><net_src comp="576" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="580" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="70" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="590" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="72" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="615"><net_src comp="64" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="606" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="617"><net_src comp="66" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="618"><net_src comp="68" pin="0"/><net_sink comp="609" pin=3"/></net>

<net id="622"><net_src comp="606" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="631"><net_src comp="609" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="70" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="619" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="72" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="633" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="627" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="623" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="639" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="645" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="226" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="662"><net_src comp="651" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="203" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="671"><net_src comp="664" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="44" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="681"><net_src comp="94" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="145" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="688"><net_src comp="94" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="689"><net_src comp="677" pin="2"/><net_sink comp="683" pin=2"/></net>

<net id="693"><net_src comp="203" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="700"><net_src comp="64" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="690" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="702"><net_src comp="66" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="703"><net_src comp="68" pin="0"/><net_sink comp="694" pin=3"/></net>

<net id="707"><net_src comp="690" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="694" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="70" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="704" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="72" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="708" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="720" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="731" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="740"><net_src comp="726" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="203" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="92" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="743"><net_src comp="735" pin="3"/><net_sink comp="116" pin=1"/></net>

<net id="750"><net_src comp="239" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="755"><net_src comp="245" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="758"><net_src comp="752" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="759"><net_src comp="752" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="760"><net_src comp="752" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="761"><net_src comp="752" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="765"><net_src comp="264" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="770"><net_src comp="301" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="775"><net_src comp="382" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="781"><net_src comp="398" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="786"><net_src comp="406" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="791"><net_src comp="448" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="796"><net_src comp="454" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="801"><net_src comp="462" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="468" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="810"><net_src comp="486" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="815"><net_src comp="494" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="820"><net_src comp="515" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="825"><net_src comp="520" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="830"><net_src comp="528" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="835"><net_src comp="96" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="840"><net_src comp="571" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="845"><net_src comp="103" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="848"><net_src comp="842" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="852"><net_src comp="594" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="857"><net_src comp="600" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="862"><net_src comp="657" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="867"><net_src comp="667" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="872"><net_src comp="672" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="877"><net_src comp="683" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="882"><net_src comp="226" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="726" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {10 }
 - Input state : 
	Port: i_max_pooling2 : input_r | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln33 : 1
		add_ln33 : 1
		br_ln33 : 2
		icmp_ln34 : 1
	State 3
		select_ln42_1 : 1
		tmp_s : 2
		zext_ln42 : 3
		tmp_1 : 2
		zext_ln42_1 : 3
		sub_ln42 : 4
		sext_ln42 : 5
		tmp_2 : 2
		zext_ln45 : 3
		tmp_4 : 2
		zext_ln45_1 : 3
		sub_ln45 : 4
		sext_ln45 : 5
		select_ln42_2 : 1
		and_ln42_2 : 1
		h : 1
		or_ln34 : 1
		select_ln34 : 1
		shl_ln42_mid1 : 2
		select_ln34_1 : 3
		select_ln34_2 : 1
		zext_ln34 : 2
		add_ln45 : 6
		trunc_ln45 : 7
		p_shl_cast : 8
		tmp_10 : 7
		sext_ln45_1 : 8
		sub_ln45_1 : 9
		shl_ln42_1 : 2
	State 4
		icmp_ln39 : 1
		add_ln39_1 : 1
		br_ln39 : 2
		i : 1
		icmp_ln40 : 1
		select_ln39 : 2
		select_ln39_1 : 2
		zext_ln39 : 3
		add_ln39 : 4
		zext_ln42_2 : 5
		add_ln42 : 6
		trunc_ln42 : 7
		zext_ln40 : 3
		add_ln42_1 : 4
	State 5
		sext_ln42_1 : 1
		sub_ln42_1 : 2
		add_ln42_2 : 3
		zext_ln42_4 : 4
		input_addr : 5
		input_load : 6
	State 6
		tmp_7 : 1
		trunc_ln42_1 : 1
		icmp_ln42 : 2
		icmp_ln42_1 : 2
		tmp_9 : 1
	State 7
		tmp_8 : 1
		trunc_ln42_2 : 1
		icmp_ln42_2 : 2
		icmp_ln42_3 : 2
		or_ln42_1 : 3
		and_ln42 : 3
		and_ln42_1 : 3
		max_value : 3
		empty_16 : 1
	State 8
		add_ln45_1 : 1
		select_ln34_3 : 1
	State 9
	State 10
		tmp : 1
		trunc_ln44 : 1
		icmp_ln44 : 2
		icmp_ln44_1 : 2
		or_ln44 : 3
		and_ln44 : 3
		output_addr : 1
		select_ln44 : 3
		store_ln45 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_226      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln33_fu_239   |    0    |    0    |    13   |
|          |       c_fu_251       |    0    |    0    |    12   |
|          |       h_fu_371       |    0    |    0    |    13   |
|          |    add_ln45_fu_418   |    0    |    0    |    15   |
|          |   add_ln39_1_fu_468  |    0    |    0    |    12   |
|          |       i_fu_474       |    0    |    0    |    10   |
|    add   |    add_ln39_fu_506   |    0    |    0    |    15   |
|          |    add_ln42_fu_515   |    0    |    0    |    15   |
|          |   add_ln42_1_fu_528  |    0    |    0    |    15   |
|          |   add_ln42_2_fu_560  |    0    |    0    |    17   |
|          |       j_fu_571       |    0    |    0    |    10   |
|          |   add_ln45_1_fu_667  |    0    |    0    |    12   |
|          |       w_fu_672       |    0    |    0    |    13   |
|          |   add_ln34_1_fu_677  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln33_fu_233   |    0    |    0    |    13   |
|          |   icmp_ln34_fu_245   |    0    |    0    |    11   |
|          |   icmp_ln35_fu_359   |    0    |    0    |    9    |
|          |   icmp_ln39_fu_462   |    0    |    0    |    9    |
|          |   icmp_ln40_fu_480   |    0    |    0    |    8    |
|   icmp   |   icmp_ln42_fu_594   |    0    |    0    |    11   |
|          |  icmp_ln42_1_fu_600  |    0    |    0    |    18   |
|          |  icmp_ln42_2_fu_627  |    0    |    0    |    11   |
|          |  icmp_ln42_3_fu_633  |    0    |    0    |    18   |
|          |   icmp_ln44_fu_708   |    0    |    0    |    11   |
|          |  icmp_ln44_1_fu_714  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln42_fu_257  |    0    |    0    |    4    |
|          | select_ln42_1_fu_264 |    0    |    0    |    3    |
|          | select_ln42_2_fu_347 |    0    |    0    |    5    |
|          |  select_ln34_fu_382  |    0    |    0    |    4    |
|          | select_ln34_1_fu_398 |    0    |    0    |    5    |
|  select  | select_ln34_2_fu_406 |    0    |    0    |    4    |
|          |  select_ln39_fu_486  |    0    |    0    |    2    |
|          | select_ln39_1_fu_494 |    0    |    0    |    2    |
|          |   max_value_fu_657   |    0    |    0    |    32   |
|          | select_ln34_3_fu_683 |    0    |    0    |    8    |
|          |  select_ln44_fu_735  |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln42_fu_295   |    0    |    0    |    15   |
|    sub   |    sub_ln45_fu_329   |    0    |    0    |    15   |
|          |   sub_ln45_1_fu_448  |    0    |    0    |    12   |
|          |   sub_ln42_1_fu_551  |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |   and_ln42_2_fu_365  |    0    |    0    |    2    |
|    and   |    and_ln42_fu_645   |    0    |    0    |    2    |
|          |   and_ln42_1_fu_651  |    0    |    0    |    2    |
|          |    and_ln44_fu_726   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln34_fu_377    |    0    |    0    |    2    |
|    or    |    or_ln42_fu_623    |    0    |    0    |    2    |
|          |   or_ln42_1_fu_639   |    0    |    0    |    2    |
|          |    or_ln44_fu_720    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln42_fu_354   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_s_fu_271     |    0    |    0    |    0    |
|          |     tmp_1_fu_283     |    0    |    0    |    0    |
|          |     tmp_2_fu_305     |    0    |    0    |    0    |
|          |     tmp_4_fu_317     |    0    |    0    |    0    |
|          |     shl_ln_fu_339    |    0    |    0    |    0    |
|bitconcatenate| shl_ln42_mid1_fu_390 |    0    |    0    |    0    |
|          |   p_shl_cast_fu_428  |    0    |    0    |    0    |
|          |     tmp_10_fu_436    |    0    |    0    |    0    |
|          |   shl_ln42_1_fu_454  |    0    |    0    |    0    |
|          |  p_shl3_cast_fu_533  |    0    |    0    |    0    |
|          |     tmp_11_fu_540    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln42_fu_279   |    0    |    0    |    0    |
|          |  zext_ln42_1_fu_291  |    0    |    0    |    0    |
|          |   zext_ln45_fu_313   |    0    |    0    |    0    |
|          |  zext_ln45_1_fu_325  |    0    |    0    |    0    |
|          |   zext_ln34_fu_414   |    0    |    0    |    0    |
|   zext   |   zext_ln39_fu_502   |    0    |    0    |    0    |
|          |  zext_ln42_2_fu_511  |    0    |    0    |    0    |
|          |   zext_ln40_fu_524   |    0    |    0    |    0    |
|          |  zext_ln42_3_fu_557  |    0    |    0    |    0    |
|          |  zext_ln42_4_fu_566  |    0    |    0    |    0    |
|          |  zext_ln45_2_fu_664  |    0    |    0    |    0    |
|          |  zext_ln45_3_fu_731  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln42_fu_301   |    0    |    0    |    0    |
|   sext   |   sext_ln45_fu_335   |    0    |    0    |    0    |
|          |  sext_ln45_1_fu_444  |    0    |    0    |    0    |
|          |  sext_ln42_1_fu_547  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln45_fu_424  |    0    |    0    |    0    |
|          |   trunc_ln42_fu_520  |    0    |    0    |    0    |
|   trunc  |  trunc_ln42_1_fu_590 |    0    |    0    |    0    |
|          |  trunc_ln42_2_fu_619 |    0    |    0    |    0    |
|          |   trunc_ln44_fu_704  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_7_fu_580     |    0    |    0    |    0    |
|partselect|     tmp_8_fu_609     |    0    |    0    |    0    |
|          |      tmp_fu_694      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    66   |   741   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln33_reg_747    |   11   |
|   add_ln39_1_reg_802   |    3   |
|   add_ln42_1_reg_827   |    5   |
|    add_ln42_reg_817    |   10   |
|   add_ln45_1_reg_864   |   12   |
|       c_0_reg_133      |    3   |
|       h_0_reg_157      |    4   |
|       i_0_reg_192      |    2   |
|    icmp_ln34_reg_752   |    1   |
|    icmp_ln39_reg_798   |    1   |
|   icmp_ln42_1_reg_854  |    1   |
|    icmp_ln42_reg_849   |    1   |
|indvar_flatten24_reg_122|   11   |
| indvar_flatten6_reg_145|    8   |
| indvar_flatten_reg_181 |    3   |
|   input_addr_reg_832   |   13   |
|   input_load_reg_842   |   32   |
|       j_0_reg_215      |    2   |
|        j_reg_837       |    2   |
|   max_value_1_reg_203  |   32   |
|    max_value_reg_859   |   32   |
|  select_ln34_1_reg_778 |    5   |
|  select_ln34_2_reg_783 |    4   |
|  select_ln34_3_reg_874 |    8   |
|   select_ln34_reg_772  |    4   |
|  select_ln39_1_reg_812 |    2   |
|   select_ln39_reg_807  |    2   |
|  select_ln42_1_reg_762 |    3   |
|    sext_ln42_reg_767   |   10   |
|   shl_ln42_1_reg_793   |    5   |
|   sub_ln45_1_reg_788   |   12   |
|      tmp_6_reg_879     |    1   |
|   trunc_ln42_reg_822   |    9   |
|       w_0_reg_169      |    4   |
|        w_reg_869       |    4   |
+------------------------+--------+
|          Total         |   262  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_103    |  p0  |   2  |  13  |   26   ||    9    |
|       c_0_reg_133       |  p0  |   2  |   3  |    6   ||    9    |
| indvar_flatten6_reg_145 |  p0  |   2  |   8  |   16   ||    9    |
|       h_0_reg_157       |  p0  |   2  |   4  |    8   ||    9    |
|       w_0_reg_169       |  p0  |   2  |   4  |    8   ||    9    |
|   max_value_1_reg_203   |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_226       |  p1  |   3  |  32  |   96   ||    15   |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   224  || 12.4287 ||    69   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   741  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   69   |
|  Register |    -   |    -   |   262  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   328  |   810  |
+-----------+--------+--------+--------+--------+
