{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610469694334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610469694335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 12 17:41:34 2021 " "Processing started: Tue Jan 12 17:41:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610469694335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610469694335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nand -c nand " "Command: quartus_map --read_settings_files=on --write_settings_files=off nand -c nand" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610469694335 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1610469694560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LAB1 " "Found entity 1: LAB1" {  } { { "LAB1.bdf" "" { Schematic "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/LAB1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610469694591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610469694591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switch_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_led-Behavior " "Found design unit 1: switch_led-Behavior" {  } { { "switch_led.vhd" "" { Text "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/switch_led.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610469694886 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_led " "Found entity 1: switch_led" {  } { { "switch_led.vhd" "" { Text "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/switch_led.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610469694886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610469694886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porte_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porte_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porte_NAND-a " "Found design unit 1: Porte_NAND-a" {  } { { "Porte_NAND.vhd" "" { Text "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/Porte_NAND.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610469694888 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porte_NAND " "Found entity 1: Porte_NAND" {  } { { "Porte_NAND.vhd" "" { Text "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/Porte_NAND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610469694888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610469694888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-Behavior " "Found design unit 1: mux21-Behavior" {  } { { "mux21.vhd" "" { Text "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/mux21.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610469694889 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/mux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610469694889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610469694889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_scheme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux21_scheme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_SCHEME " "Found entity 1: mux21_SCHEME" {  } { { "mux21_SCHEME.bdf" "" { Schematic "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/mux21_SCHEME.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610469694891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610469694891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file helo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 helo-Behavior " "Found design unit 1: helo-Behavior" {  } { { "helo.vhd" "" { Text "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/helo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610469694892 ""} { "Info" "ISGN_ENTITY_NAME" "1 helo " "Found entity 1: helo" {  } { { "helo.vhd" "" { Text "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/helo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610469694892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610469694892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helo_scheme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file helo_scheme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 helo_SCHEME " "Found entity 1: helo_SCHEME" {  } { { "helo_SCHEME.bdf" "" { Schematic "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/helo_SCHEME.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610469694893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610469694893 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "helo_SCHEME " "Elaborating entity \"helo_SCHEME\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1610469694915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "helo helo:inst " "Elaborating entity \"helo\" for hierarchy \"helo:inst\"" {  } { { "helo_SCHEME.bdf" "inst" { Schematic "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/helo_SCHEME.bdf" { { 216 352 504 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610469694916 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1610469695209 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610469695209 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1610469695227 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1610469695227 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1610469695227 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1610469695227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610469695237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 12 17:41:35 2021 " "Processing ended: Tue Jan 12 17:41:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610469695237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610469695237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610469695237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610469695237 ""}
