>>>>>verilog 
>>>>>paramset test_invalid resistor; 
>>>>>parameter R=0 from (1:2]; 
>>>>>module main(1,2,3,4); 
>>>>>list 
paramset test_invalid resistor;
  parameter R=0 from (1:2]; 
 .r=R;
endparamset

module main (.1(1),.2(2),.3(3),.4(4));
  vsource #(1.) v (3,1);
  test_invalid #(.R(1.5)) R1 (3,1);
  test_invalid #() R2 (3,1);
endmodule // main

main #() m (.1(0),.2(1),.3(2),.4(4));
>>>>>print dc v(nodes) i(m.v) y(m.*) y(m.R1.*) 
main.v: vsource from device_dispatcher
main.v: 1 candidate found for vsource
main.R1: test_invalid from top level
main.R1: 1 candidate found for test_invalid
main.R2: test_invalid from top level
main.R2: 1 candidate found for test_invalid
m.R2 dropped invalid candidate.
m.R2: no candidates test_invalid
