

================================================================
== Vitis HLS Report for 'tiled_conv'
================================================================
* Date:           Thu Apr 27 10:52:43 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5920|     5920|  59.200 us|  59.200 us|  5921|  5921|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                         |                                                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                 Instance                                |                            Module                            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4_fu_459         |tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4         |       39|       39|   0.390 us|   0.390 us|    39|    39|       no|
        |grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_466    |tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH    |      111|      111|   1.110 us|   1.110 us|   111|   111|       no|
        |grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_478  |tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH  |       28|       28|   0.280 us|   0.280 us|    28|    28|       no|
        |grp_tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_fu_486           |tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3           |      102|      102|   1.020 us|   1.020 us|   102|   102|       no|
        |grp_tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3_fu_519           |tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3           |       14|       14|   0.140 us|   0.140 us|    14|    14|       no|
        |grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_525  |tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH  |       12|       12|   0.120 us|   0.120 us|    12|    12|       no|
        |grp_tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2_fu_533         |tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2         |     1455|     1455|  14.550 us|  14.550 us|  1455|  1455|       no|
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TILE_ROW   |     4456|     4456|      1114|          -|          -|     4|        no|
        | + TILE_COL  |     1072|     1072|       268|          -|          -|     4|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     96|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   26|    5661|   7035|    -|
|Memory           |       14|    -|     107|     19|    0|
|Multiplexer      |        -|    -|       -|    887|    -|
|Register         |        -|    -|     871|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       14|   26|    6639|   8037|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|   11|       6|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+
    |                                 Instance                                |                            Module                            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                                          |control_s_axi                                                 |        0|   0|   316|   552|    0|
    |fm_m_axi_U                                                               |fm_m_axi                                                      |        0|   0|   743|  1415|    0|
    |grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_466    |tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH    |        0|   0|   502|   535|    0|
    |grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_525  |tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH  |        0|   0|    25|   184|    0|
    |grp_tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2_fu_533         |tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2         |        0|   1|   435|   498|    0|
    |grp_tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4_fu_459         |tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4         |        0|   0|    51|   236|    0|
    |grp_tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_fu_486           |tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3           |        0|  25|  2659|  1716|    0|
    |grp_tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3_fu_519           |tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3           |        0|   0|   149|   345|    0|
    |grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_478  |tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH  |        0|   0|    38|   139|    0|
    |wt_m_axi_U                                                               |wt_m_axi                                                      |        0|   0|   743|  1415|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                    |                                                              |        0|  26|  5661|  7035|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |                Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_in_buf_V_0_U       |conv_in_buf_V_0_RAM_1WNR_AUTO_1R1W   |       12|   0|   0|    0|   100|   16|     1|         1600|
    |conv_out_buf_V_0_U      |conv_out_buf_V_0_RAM_1WNR_AUTO_1R1W  |        0|  60|   9|    0|    36|   15|     1|          540|
    |conv_wt_buf_V_0_0_U     |conv_wt_buf_V_0_0_RAM_AUTO_1R1W      |        0|  32|   7|    0|    25|   16|     1|          400|
    |layer1_output_V_0_U     |layer1_output_V_0_RAM_AUTO_1R1W      |        1|   0|   0|    0|   144|   15|     1|         2160|
    |linear_input_V_U        |layer1_output_V_0_RAM_AUTO_1R1W      |        1|   0|   0|    0|   144|   15|     1|         2160|
    |max_pool_out_buf_V_0_U  |max_pool_out_buf_V_0_RAM_AUTO_1R1W   |        0|  15|   3|    0|     9|   15|     1|          135|
    +------------------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                                     |       14| 107|  19|    0|   458|   92|     6|         6995|
    +------------------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln76_fu_578_p2                |         +|   0|  0|  11|           3|           1|
    |add_ln79_fu_661_p2                |         +|   0|  0|  11|           3|           1|
    |empty_35_fu_614_p2                |         -|   0|  0|  14|           6|           6|
    |empty_36_fu_632_p2                |         -|   0|  0|  13|           5|           5|
    |sub_ln184_fu_724_p2               |         -|   0|  0|  13|           5|           5|
    |sub_ln45_fu_697_p2                |         -|   0|  0|  14|           6|           6|
    |icmp_ln76_fu_572_p2               |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln79_fu_655_p2               |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  96|          35|          33|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  181|         41|    1|         41|
    |conv_in_buf_V_0_address0       |   14|          3|    7|         21|
    |conv_in_buf_V_0_ce0            |   14|          3|    1|          3|
    |conv_in_buf_V_0_ce1            |    9|          2|    1|          2|
    |conv_in_buf_V_0_ce10           |    9|          2|    1|          2|
    |conv_in_buf_V_0_ce11           |    9|          2|    1|          2|
    |conv_in_buf_V_0_ce12           |    9|          2|    1|          2|
    |conv_in_buf_V_0_ce2            |    9|          2|    1|          2|
    |conv_in_buf_V_0_ce3            |    9|          2|    1|          2|
    |conv_in_buf_V_0_ce4            |    9|          2|    1|          2|
    |conv_in_buf_V_0_ce5            |    9|          2|    1|          2|
    |conv_in_buf_V_0_ce6            |    9|          2|    1|          2|
    |conv_in_buf_V_0_ce7            |    9|          2|    1|          2|
    |conv_in_buf_V_0_ce8            |    9|          2|    1|          2|
    |conv_in_buf_V_0_ce9            |    9|          2|    1|          2|
    |conv_in_buf_V_0_we0            |    9|          2|    1|          2|
    |conv_out_buf_V_0_address0      |   20|          4|    6|         24|
    |conv_out_buf_V_0_ce0           |   20|          4|    1|          4|
    |conv_out_buf_V_0_ce1           |    9|          2|    1|          2|
    |conv_out_buf_V_0_ce2           |    9|          2|    1|          2|
    |conv_out_buf_V_0_ce3           |    9|          2|    1|          2|
    |conv_out_buf_V_0_d0            |   14|          3|   15|         45|
    |conv_out_buf_V_0_we0           |   14|          3|    1|          3|
    |conv_wt_buf_V_0_0_address0     |   65|         15|    5|         75|
    |conv_wt_buf_V_0_0_address1     |   65|         13|    5|         65|
    |conv_wt_buf_V_0_0_ce0          |   14|          3|    1|          3|
    |conv_wt_buf_V_0_0_we0          |    9|          2|    1|          2|
    |fm_ARVALID                     |    9|          2|    1|          2|
    |fm_AWADDR                      |   14|          3|   64|        192|
    |fm_AWLEN                       |   14|          3|   32|         96|
    |fm_AWVALID                     |   14|          3|    1|          3|
    |fm_BREADY                      |   14|          3|    1|          3|
    |fm_RREADY                      |    9|          2|    1|          2|
    |fm_WVALID                      |    9|          2|    1|          2|
    |fm_blk_n_AW                    |    9|          2|    1|          2|
    |fm_blk_n_B                     |    9|          2|    1|          2|
    |layer1_output_V_0_address0     |   14|          3|    8|         24|
    |layer1_output_V_0_ce0          |   14|          3|    1|          3|
    |layer1_output_V_0_we0          |    9|          2|    1|          2|
    |linear_input_V_address0        |   14|          3|    8|         24|
    |linear_input_V_ce0             |   14|          3|    1|          3|
    |linear_input_V_we0             |    9|          2|    1|          2|
    |max_pool_out_buf_V_0_address0  |   14|          3|    4|         12|
    |max_pool_out_buf_V_0_ce0       |   14|          3|    1|          3|
    |max_pool_out_buf_V_0_we0       |    9|          2|    1|          2|
    |ti_fu_156                      |    9|          2|    3|          6|
    |tj_reg_447                     |    9|          2|    3|          6|
    |wt_ARADDR                      |   20|          4|   64|        256|
    |wt_ARLEN                       |   20|          4|   32|        128|
    |wt_ARVALID                     |   20|          4|    1|          4|
    |wt_RREADY                      |   14|          3|    1|          3|
    |wt_blk_n_AR                    |    9|          2|    1|          2|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  887|        193|  294|       1102|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln76_reg_901                                                                      |   3|   0|    3|          0|
    |add_ln79_reg_935                                                                      |   3|   0|    3|          0|
    |ap_CS_fsm                                                                             |  40|   0|   40|          0|
    |conv_wt_buf_V_0_0_load_10_reg_1005                                                    |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_11_reg_1010                                                    |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_12_reg_1015                                                    |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_13_reg_1020                                                    |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_14_reg_1025                                                    |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_15_reg_1030                                                    |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_16_reg_1035                                                    |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_17_reg_1040                                                    |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_18_reg_1045                                                    |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_19_reg_1050                                                    |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_1_reg_960                                                      |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_20_reg_1055                                                    |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_21_reg_1060                                                    |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_22_reg_1065                                                    |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_23_reg_1070                                                    |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_24_reg_1075                                                    |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_2_reg_965                                                      |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_3_reg_970                                                      |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_4_reg_975                                                      |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_5_reg_980                                                      |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_6_reg_985                                                      |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_7_reg_990                                                      |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_8_reg_995                                                      |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_9_reg_1000                                                     |  16|   0|   16|          0|
    |conv_wt_buf_V_0_0_load_reg_955                                                        |  16|   0|   16|          0|
    |empty_35_reg_906                                                                      |   5|   0|    6|          1|
    |empty_36_reg_911                                                                      |   5|   0|    5|          0|
    |grp_tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_466_ap_start_reg    |   1|   0|    1|          0|
    |grp_tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_525_ap_start_reg  |   1|   0|    1|          0|
    |grp_tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2_fu_533_ap_start_reg         |   1|   0|    1|          0|
    |grp_tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4_fu_459_ap_start_reg         |   1|   0|    1|          0|
    |grp_tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3_fu_486_ap_start_reg           |   1|   0|    1|          0|
    |grp_tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3_fu_519_ap_start_reg           |   1|   0|    1|          0|
    |grp_tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_478_ap_start_reg  |   1|   0|    1|          0|
    |input_feature_map_read_reg_758                                                        |  64|   0|   64|          0|
    |linear_weights_read_reg_753                                                           |  64|   0|   64|          0|
    |output_feature_map_read_reg_748                                                       |  64|   0|   64|          0|
    |sub_ln184_reg_1080                                                                    |   5|   0|    5|          0|
    |sub_ln45_reg_945                                                                      |   5|   0|    6|          1|
    |ti_fu_156                                                                             |   3|   0|    3|          0|
    |tj_reg_447                                                                            |   3|   0|    3|          0|
    |trunc_ln1_reg_926                                                                     |  63|   0|   63|          0|
    |trunc_ln31_reg_940                                                                    |   2|   0|    2|          0|
    |trunc_ln41_1_reg_921                                                                  |   2|   0|    3|          1|
    |trunc_ln41_reg_916                                                                    |   4|   0|    4|          0|
    |trunc_ln45_reg_950                                                                    |   2|   0|    3|          1|
    |trunc_ln_reg_888                                                                      |  63|   0|   63|          0|
    |wt_addr_reg_893                                                                       |  64|   0|   64|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 871|   0|  875|          4|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|m_axi_fm_AWVALID       |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWREADY       |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWADDR        |  out|   64|       m_axi|            fm|       pointer|
|m_axi_fm_AWID          |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWLEN         |  out|    8|       m_axi|            fm|       pointer|
|m_axi_fm_AWSIZE        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_AWBURST       |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_AWLOCK        |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_AWCACHE       |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWPROT        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_AWQOS         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWREGION      |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWUSER        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WVALID        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WREADY        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WDATA         |  out|   32|       m_axi|            fm|       pointer|
|m_axi_fm_WSTRB         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_WLAST         |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WID           |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WUSER         |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARVALID       |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARREADY       |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARADDR        |  out|   64|       m_axi|            fm|       pointer|
|m_axi_fm_ARID          |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARLEN         |  out|    8|       m_axi|            fm|       pointer|
|m_axi_fm_ARSIZE        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_ARBURST       |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_ARLOCK        |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_ARCACHE       |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARPROT        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_ARQOS         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARREGION      |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARUSER        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RVALID        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RREADY        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RDATA         |   in|   32|       m_axi|            fm|       pointer|
|m_axi_fm_RLAST         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RID           |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RUSER         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RRESP         |   in|    2|       m_axi|            fm|       pointer|
|m_axi_fm_BVALID        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BREADY        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BRESP         |   in|    2|       m_axi|            fm|       pointer|
|m_axi_fm_BID           |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BUSER         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_wt_AWVALID       |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWREADY       |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWADDR        |  out|   64|       m_axi|            wt|       pointer|
|m_axi_wt_AWID          |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWLEN         |  out|    8|       m_axi|            wt|       pointer|
|m_axi_wt_AWSIZE        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_AWBURST       |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_AWLOCK        |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_AWCACHE       |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWPROT        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_AWQOS         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWREGION      |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWUSER        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WVALID        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WREADY        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WDATA         |  out|   32|       m_axi|            wt|       pointer|
|m_axi_wt_WSTRB         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_WLAST         |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WID           |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WUSER         |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARVALID       |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARREADY       |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARADDR        |  out|   64|       m_axi|            wt|       pointer|
|m_axi_wt_ARID          |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARLEN         |  out|    8|       m_axi|            wt|       pointer|
|m_axi_wt_ARSIZE        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_ARBURST       |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_ARLOCK        |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_ARCACHE       |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARPROT        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_ARQOS         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARREGION      |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARUSER        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RVALID        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RREADY        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RDATA         |   in|   32|       m_axi|            wt|       pointer|
|m_axi_wt_RLAST         |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RID           |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RUSER         |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RRESP         |   in|    2|       m_axi|            wt|       pointer|
|m_axi_wt_BVALID        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BREADY        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BRESP         |   in|    2|       m_axi|            wt|       pointer|
|m_axi_wt_BID           |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BUSER         |   in|    1|       m_axi|            wt|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

