
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2014.12default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.2default:default
Á
Running: %s
333*	simulator2•
€C:/Xilinx/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ISL58315_driver_tb_behav --prj c:/fpga_ember/fpga_co/ip_repo/isl58315_driver_1.0/isl58315_driver_v1_0_project/ISL58315_driver_v1_0_project.sim/sim_1/behav/ISL58315_driver_tb.prj xil_defaultlib.ISL58315_driver_tb xil_defaultlib.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
62default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
Ç
+Analyzing Verilog file "%s" into library %s165*xsimverific2X
DC:/fpga_ember/fpga_co/ip_repo/ISL58315_driver_1.0/hdl/rgb_data_gen.v2default:default2"
xil_defaultlib2default:defaultZ10-165
S
analyzing module %s311*xsimverific2 
rgb_data_gen2default:defaultZ10-311
Í
+Analyzing Verilog file "%s" into library %s165*xsimverific2^
Jc:/fpga_ember/fpga_co/ip_repo/isl58315_driver_1.0/hdl/ISL58315_IPD_intfc.v2default:default2"
xil_defaultlib2default:defaultZ10-165
Y
analyzing module %s311*xsimverific2&
ISL58315_IPD_intfc2default:defaultZ10-311
×
+Analyzing Verilog file "%s" into library %s165*xsimverific2h
Tc:/fpga_ember/fpga_co/ip_repo/isl58315_driver_1.0/hdl/ISL58315_driver_v1_0_S00_AXI.v2default:default2"
xil_defaultlib2default:defaultZ10-165
c
analyzing module %s311*xsimverific20
ISL58315_driver_v1_0_S00_AXI2default:defaultZ10-311
Ï
+Analyzing Verilog file "%s" into library %s165*xsimverific2`
Lc:/fpga_ember/fpga_co/ip_repo/isl58315_driver_1.0/hdl/ISL58315_driver_v1_0.v2default:default2"
xil_defaultlib2default:defaultZ10-165
[
analyzing module %s311*xsimverific2(
ISL58315_driver_v1_02default:defaultZ10-311
Í
+Analyzing Verilog file "%s" into library %s165*xsimverific2^
JC:/fpga_ember/fpga_co/ip_repo/ISL58315_driver_1.0/hdl/ISL58315_driver_tb.v2default:default2"
xil_defaultlib2default:defaultZ10-165
Y
analyzing module %s311*xsimverific2&
ISL58315_driver_tb2default:defaultZ10-311
²
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v2default:default2"
xil_defaultlib2default:defaultZ10-165
K
analyzing module %s311*xsimverific2
glbl2default:defaultZ10-311
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2`
Lc:/fpga_ember/fpga_co/ip_repo/isl58315_driver_1.0/hdl/ISL58315_driver_v1_0.v2default:default2
42default:default2(
ISL58315_driver_v1_02default:defaultZ43-4100
Ý
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
Tc:/fpga_ember/fpga_co/ip_repo/isl58315_driver_1.0/hdl/ISL58315_driver_v1_0_S00_AXI.v2default:default2
42default:default2\
HISL58315_driver_v1_0_S00_AXI(C_S_AXI_DATA_WIDTH=32,C_S_AXI_ADDR_WIDTH=7)2default:defaultZ43-4100
ô
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2C
/C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v2default:default2
62default:default2
glbl2default:defaultZ43-4100
¡
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2`
Lc:/fpga_ember/fpga_co/ip_repo/isl58315_driver_1.0/hdl/ISL58315_driver_v1_0.v2default:default2
42default:default2(
ISL58315_driver_v1_02default:defaultZ43-4100
Ý
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2h
Tc:/fpga_ember/fpga_co/ip_repo/isl58315_driver_1.0/hdl/ISL58315_driver_v1_0_S00_AXI.v2default:default2
42default:default2\
HISL58315_driver_v1_0_S00_AXI(C_S_AXI_DATA_WIDTH=32,C_S_AXI_ADDR_WIDTH=7)2default:defaultZ43-4100
ô
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2C
/C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v2default:default2
62default:default2
glbl2default:defaultZ43-4100
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
b
Compiling module %s405*	simulator20
xil_defaultlib.rgb_data_gen
2default:defaultZ43-3953
h
Compiling module %s405*	simulator26
"xil_defaultlib.ISL58315_IPD_intfc
2default:defaultZ43-3953
y
Compiling module %s405*	simulator2G
3xil_defaultlib.ISL58315_driver_v1_0_S00_AXI(C_S...
2default:defaultZ43-3953
j
Compiling module %s405*	simulator28
$xil_defaultlib.ISL58315_driver_v1_0
2default:defaultZ43-3953
h
Compiling module %s405*	simulator26
"xil_defaultlib.ISL58315_driver_tb
2default:defaultZ43-3953
Z
Compiling module %s405*	simulator2(
xil_defaultlib.glbl
2default:defaultZ43-3953
h
Built simulation snapshot %s
278*	simulator2,
ISL58315_driver_tb_behav2default:defaultZ43-3394


End Record