Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a9d15ee8a6084ca0b38595b14eb35717 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_spi_pmodALS_func_synth xil_defaultlib.tb_spi_pmodALS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module xil_defaultlib.WCLK__WCLK_clk_wiz
Compiling module xil_defaultlib.WCLK
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.module_counter_with_load
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.dist_mem_gen_0_rom
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.modulo_controlador_micro
Compiling module xil_defaultlib.module_control_micro
Compiling module xil_defaultlib.top_micro
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.module_seg7_control
Compiling module xil_defaultlib.module_control_pmodALS
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE(INIT=1'b1)
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.module_state_machine_pmodALS
Compiling module xil_defaultlib.module_clk1s
Compiling module xil_defaultlib.top_pmodALS
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.module_clk_divider_spi
Compiling module xil_defaultlib.module_control_spi
Compiling module xil_defaultlib.module_reg_miso
Compiling module xil_defaultlib.module_reg_mosi
Compiling module xil_defaultlib.module_state_machine_spi
Compiling module xil_defaultlib.top_master_race_spi
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.module_memoria
Compiling module xil_defaultlib.module_reg_datos
Compiling module xil_defaultlib.module_reg_control
Compiling module xil_defaultlib.top_interface_spi
Compiling module xil_defaultlib.top_sensor_luz
Compiling module xil_defaultlib.top_tactico
Compiling module xil_defaultlib.tb_spi_pmodALS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_pmodALS_func_synth
