Analysis & Synthesis report for cos_48M
Sat Feb 26 21:00:21 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated
 17. Source assignments for FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated
 18. Parameter Settings for User Entity Instance: dds_make:dds_make_inst
 19. Parameter Settings for User Entity Instance: dds_make:dds_make_inst|pll:pll_inst|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: MULT1:MULT1_inst|lpm_mult:lpm_mult_component
 22. Parameter Settings for User Entity Instance: MULT2:MULT2_inst|lpm_mult:lpm_mult_component
 23. Parameter Settings for User Entity Instance: FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|clk_gen:clk_gen_inst|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst
 25. Parameter Settings for User Entity Instance: FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_reg_cfg:i2c_reg_cfg_inst
 26. Parameter Settings for User Entity Instance: FM_top:FM_top_inst|FM_Mod:FM_Mod_inst
 27. Parameter Settings for User Entity Instance: FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|FM_mult:FM_mult_inst|lpm_mult:lpm_mult_component
 28. Parameter Settings for User Entity Instance: FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|sin:sin_inst|altsyncram:altsyncram_component
 29. altpll Parameter Settings by Entity Instance
 30. altsyncram Parameter Settings by Entity Instance
 31. lpm_mult Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "fifo_48to8:fifo_48to8_inst"
 33. Port Connectivity Checks: "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|FM_mult:FM_mult_inst"
 34. Port Connectivity Checks: "FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_reg_cfg:i2c_reg_cfg_inst"
 35. Port Connectivity Checks: "FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst"
 36. Port Connectivity Checks: "FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|audio_rcv:audio_rcv_inst"
 37. Port Connectivity Checks: "FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|clk_gen:clk_gen_inst"
 38. Port Connectivity Checks: "dds_make:dds_make_inst|pll:pll_inst"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Feb 26 21:00:21 2022       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; cos_48M                                     ;
; Top-level Entity Name              ; mixer                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 114                                         ;
;     Total combinational functions  ; 114                                         ;
;     Dedicated logic registers      ; 43                                          ;
; Total registers                    ; 43                                          ;
; Total pins                         ; 16                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; mixer              ; cos_48M            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; ../../fifo_48to8/rtl/fifo.v      ; yes             ; User Verilog HDL File                  ; D:/FPGA_test/fifo_48to8/rtl/fifo.v                                      ;         ;
; ../rtl/audio/wm8978_cfg.v        ; yes             ; User Verilog HDL File                  ; D:/FPGA_test/cos_48M/rtl/audio/wm8978_cfg.v                             ;         ;
; ../rtl/audio/i2c_reg_cfg.v       ; yes             ; User Verilog HDL File                  ; D:/FPGA_test/cos_48M/rtl/audio/i2c_reg_cfg.v                            ;         ;
; ../rtl/audio/i2c_ctrl.v          ; yes             ; User Verilog HDL File                  ; D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v                               ;         ;
; ../rtl/audio/audio_rcv.v         ; yes             ; User Verilog HDL File                  ; D:/FPGA_test/cos_48M/rtl/audio/audio_rcv.v                              ;         ;
; ../rtl/audio/audio_loopback.v    ; yes             ; User Verilog HDL File                  ; D:/FPGA_test/cos_48M/rtl/audio/audio_loopback.v                         ;         ;
; ../rtl/mixer/mixer.v             ; yes             ; User Verilog HDL File                  ; D:/FPGA_test/cos_48M/rtl/mixer/mixer.v                                  ;         ;
; ../rtl/mixer/dds_make.v          ; yes             ; User Verilog HDL File                  ; D:/FPGA_test/cos_48M/rtl/mixer/dds_make.v                               ;         ;
; ../rtl/FM/FM_top.v               ; yes             ; User Verilog HDL File                  ; D:/FPGA_test/cos_48M/rtl/FM/FM_top.v                                    ;         ;
; ../rtl/FM/FM_Mod.v               ; yes             ; User Verilog HDL File                  ; D:/FPGA_test/cos_48M/rtl/FM/FM_Mod.v                                    ;         ;
; ip_core/ROM/sin.v                ; yes             ; User Wizard-Generated File             ; D:/FPGA_test/cos_48M/project/ip_core/ROM/sin.v                          ;         ;
; ip_core/PLL/pll.v                ; yes             ; User Wizard-Generated File             ; D:/FPGA_test/cos_48M/project/ip_core/PLL/pll.v                          ;         ;
; ip_core/MULT1/MULT1.v            ; yes             ; User Wizard-Generated File             ; D:/FPGA_test/cos_48M/project/ip_core/MULT1/MULT1.v                      ;         ;
; ip_core/MULT2/MULT2.v            ; yes             ; User Wizard-Generated File             ; D:/FPGA_test/cos_48M/project/ip_core/MULT2/MULT2.v                      ;         ;
; ip_core/FM_mult/FM_mult.v        ; yes             ; User Wizard-Generated File             ; D:/FPGA_test/cos_48M/project/ip_core/FM_mult/FM_mult.v                  ;         ;
; ip_core/clk_gen.v                ; yes             ; User Wizard-Generated File             ; D:/FPGA_test/cos_48M/project/ip_core/clk_gen.v                          ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; d:/intelfpga_lite/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; d:/intelfpga_lite/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction            ; D:/FPGA_test/cos_48M/project/db/pll_altpll.v                            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/intelfpga_lite/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/intelfpga_lite/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_ml91.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf                     ;         ;
; sin_hex_16.mif                   ; yes             ; Auto-Found Memory Initialization File  ; D:/FPGA_test/cos_48M/project/sin_hex_16.mif                             ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_l8n.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/FPGA_test/cos_48M/project/db/mult_l8n.tdf                            ;         ;
; db/mult_q8n.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/FPGA_test/cos_48M/project/db/mult_q8n.tdf                            ;         ;
; db/clk_gen_altpll.v              ; yes             ; Auto-Generated Megafunction            ; D:/FPGA_test/cos_48M/project/db/clk_gen_altpll.v                        ;         ;
; db/mult_r8n.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/FPGA_test/cos_48M/project/db/mult_r8n.tdf                            ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 114             ;
;                                             ;                 ;
; Total combinational functions               ; 114             ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 69              ;
;     -- 3 input functions                    ; 18              ;
;     -- <=2 input functions                  ; 27              ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 95              ;
;     -- arithmetic mode                      ; 19              ;
;                                             ;                 ;
; Total registers                             ; 43              ;
;     -- Dedicated logic registers            ; 43              ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 16              ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 0               ;
;                                             ;                 ;
; Total PLLs                                  ; 1               ;
;     -- PLLs                                 ; 1               ;
;                                             ;                 ;
; Maximum fan-out node                        ; sys_rst_n~input ;
; Maximum fan-out                             ; 44              ;
; Total fan-out                               ; 548             ;
; Average fan-out                             ; 2.87            ;
+---------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                     ; Entity Name    ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+
; |mixer                                         ; 114 (0)             ; 43 (0)                    ; 0           ; 0            ; 0       ; 0         ; 16   ; 0            ; |mixer                                                                                                                                  ; mixer          ; work         ;
;    |FM_top:FM_top_inst|                        ; 114 (0)             ; 43 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mixer|FM_top:FM_top_inst                                                                                                               ; FM_top         ; work         ;
;       |audio_loopback:audio_loopback_inst|     ; 114 (0)             ; 43 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst                                                                            ; audio_loopback ; work         ;
;          |clk_gen:clk_gen_inst|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|clk_gen:clk_gen_inst                                                       ; clk_gen        ; work         ;
;             |altpll:altpll_component|          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|clk_gen:clk_gen_inst|altpll:altpll_component                               ; altpll         ; work         ;
;                |clk_gen_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated ; clk_gen_altpll ; work         ;
;          |wm8978_cfg:wm8978_cfg_inst|          ; 114 (0)             ; 43 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst                                                 ; wm8978_cfg     ; work         ;
;             |i2c_ctrl:i2c_ctrl_inst|           ; 68 (68)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst                          ; i2c_ctrl       ; work         ;
;             |i2c_reg_cfg:i2c_reg_cfg_inst|     ; 46 (46)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_reg_cfg:i2c_reg_cfg_inst                    ; i2c_reg_cfg    ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+---------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                   ; IP Include File           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+---------------------------+
; Altera ; LPM_MULT     ; 17.1    ; N/A          ; N/A          ; |mixer|FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|FM_mult:FM_mult_inst                 ; ip_core/FM_mult/FM_mult.v ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |mixer|FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|sin:sin_inst                         ; ip_core/ROM/sin.v         ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|clk_gen:clk_gen_inst ; ip_core/clk_gen.v         ;
; Altera ; LPM_MULT     ; 17.1    ; N/A          ; N/A          ; |mixer|MULT1:MULT1_inst                                                           ; ip_core/MULT1/MULT1.v     ;
; Altera ; LPM_MULT     ; 17.1    ; N/A          ; N/A          ; |mixer|MULT2:MULT2_inst                                                           ; ip_core/MULT2/MULT2.v     ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |mixer|dds_make:dds_make_inst|pll:pll_inst                                        ; ip_core/PLL/pll.v         ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |mixer|dds_make:dds_make_inst|sin:sin_inst0                                       ; ip_core/ROM/sin.v         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|state                                                                                                                                                   ;
+---------------------+------------+-------------+---------------+-------------+--------------------+---------------+-------------+---------------+-------------+---------------------+-------------+---------------------+-------------+-------------------+---------------+------------+
; Name                ; state.STOP ; state.N_ACK ; state.RD_DATA ; state.ACK_5 ; state.SEND_RD_ADDR ; state.START_2 ; state.ACK_4 ; state.WR_DATA ; state.ACK_3 ; state.SEND_B_ADDR_L ; state.ACK_2 ; state.SEND_B_ADDR_H ; state.ACK_1 ; state.SEND_D_ADDR ; state.START_1 ; state.IDLE ;
+---------------------+------------+-------------+---------------+-------------+--------------------+---------------+-------------+---------------+-------------+---------------------+-------------+---------------------+-------------+-------------------+---------------+------------+
; state.IDLE          ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 0          ;
; state.START_1       ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 1             ; 1          ;
; state.SEND_D_ADDR   ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 1                 ; 0             ; 1          ;
; state.ACK_1         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 1           ; 0                 ; 0             ; 1          ;
; state.SEND_B_ADDR_H ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 1                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_2         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 1           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.SEND_B_ADDR_L ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 1                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_3         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 1           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.WR_DATA       ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 1             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_4         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 1           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.START_2       ; 0          ; 0           ; 0             ; 0           ; 0                  ; 1             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.SEND_RD_ADDR  ; 0          ; 0           ; 0             ; 0           ; 1                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_5         ; 0          ; 0           ; 0             ; 1           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.RD_DATA       ; 0          ; 0           ; 1             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.N_ACK         ; 0          ; 1           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.STOP          ; 1          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
+---------------------+------------+-------------+---------------+-------------+--------------------+---------------+-------------+---------------+-------------+---------------------+-------------+---------------------+-------------+-------------------+---------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                                  ; Latch Enable Signal                                                                                            ; Free of Timing Hazards ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------+
; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|ack ; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|Equal4 ; yes                    ;
; Number of user-specified and inferred latches = 1                                                           ;                                                                                                                ;                        ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                               ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; dds_make:dds_make_inst|rom_addr[0]                                                                                          ; Lost fanout                            ;
; dds_make:dds_make_inst|rom_addr_reg[0]                                                                                      ; Lost fanout                            ;
; dds_make:dds_make_inst|rom_addr[1]                                                                                          ; Lost fanout                            ;
; dds_make:dds_make_inst|rom_addr_reg[1]                                                                                      ; Lost fanout                            ;
; dds_make:dds_make_inst|rom_addr[2]                                                                                          ; Lost fanout                            ;
; dds_make:dds_make_inst|rom_addr_reg[2]                                                                                      ; Lost fanout                            ;
; dds_make:dds_make_inst|rom_addr[3]                                                                                          ; Lost fanout                            ;
; dds_make:dds_make_inst|rom_addr_reg[3]                                                                                      ; Lost fanout                            ;
; dds_make:dds_make_inst|rom_addr[4]                                                                                          ; Lost fanout                            ;
; dds_make:dds_make_inst|rom_addr_reg[4]                                                                                      ; Lost fanout                            ;
; dds_make:dds_make_inst|rom_addr[5]                                                                                          ; Lost fanout                            ;
; dds_make:dds_make_inst|rom_addr_reg[5]                                                                                      ; Lost fanout                            ;
; dds_make:dds_make_inst|rom_addr[6]                                                                                          ; Lost fanout                            ;
; dds_make:dds_make_inst|rom_addr_reg[6]                                                                                      ; Lost fanout                            ;
; dds_make:dds_make_inst|rom_addr[7]                                                                                          ; Lost fanout                            ;
; dds_make:dds_make_inst|rom_addr_reg[7]                                                                                      ; Lost fanout                            ;
; dds_make:dds_make_inst|rom_addr[8]                                                                                          ; Lost fanout                            ;
; dds_make:dds_make_inst|rom_addr_reg[8]                                                                                      ; Lost fanout                            ;
; dds_make:dds_make_inst|rom_addr[9]                                                                                          ; Lost fanout                            ;
; dds_make:dds_make_inst|rom_addr_reg[9]                                                                                      ; Lost fanout                            ;
; FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|cnt_I[0..31]                                                                          ; Lost fanout                            ;
; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|audio_rcv:audio_rcv_inst|audio_lrc_d1                                 ; Lost fanout                            ;
; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|audio_rcv:audio_rcv_inst|adcdat_cnt[0..4]                             ; Lost fanout                            ;
; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|audio_rcv:audio_rcv_inst|data_reg[0..15]                              ; Lost fanout                            ;
; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|audio_rcv:audio_rcv_inst|adc_data[0..15]                              ; Lost fanout                            ;
; dds_make:dds_make_inst|fre_add[2..31]                                                                                       ; Lost fanout                            ;
; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|state~4             ; Lost fanout                            ;
; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|state~5             ; Lost fanout                            ;
; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|state~6             ; Lost fanout                            ;
; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|state~7             ; Lost fanout                            ;
; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; Stuck at GND due to stuck port data_in ;
; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|state.START_2       ; Stuck at GND due to stuck port data_in ;
; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR  ; Stuck at GND due to stuck port data_in ;
; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2         ; Stuck at GND due to stuck port data_in ;
; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_5         ; Stuck at GND due to stuck port data_in ;
; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; Stuck at GND due to stuck port data_in ;
; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|state.N_ACK         ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 131                                                                                     ;                                        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; Stuck at GND              ; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2,       ;
;                                                                                                                             ; due to stuck port data_in ; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_5,       ;
;                                                                                                                             ;                           ; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|state.RD_DATA,     ;
;                                                                                                                             ;                           ; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|state.N_ACK        ;
; dds_make:dds_make_inst|rom_addr[0]                                                                                          ; Lost Fanouts              ; dds_make:dds_make_inst|rom_addr_reg[0], dds_make:dds_make_inst|fre_add[22]                                                 ;
; dds_make:dds_make_inst|rom_addr[1]                                                                                          ; Lost Fanouts              ; dds_make:dds_make_inst|rom_addr_reg[1], dds_make:dds_make_inst|fre_add[23]                                                 ;
; dds_make:dds_make_inst|rom_addr[2]                                                                                          ; Lost Fanouts              ; dds_make:dds_make_inst|rom_addr_reg[2], dds_make:dds_make_inst|fre_add[24]                                                 ;
; dds_make:dds_make_inst|rom_addr[3]                                                                                          ; Lost Fanouts              ; dds_make:dds_make_inst|rom_addr_reg[3], dds_make:dds_make_inst|fre_add[25]                                                 ;
; dds_make:dds_make_inst|rom_addr[4]                                                                                          ; Lost Fanouts              ; dds_make:dds_make_inst|rom_addr_reg[4], dds_make:dds_make_inst|fre_add[26]                                                 ;
; dds_make:dds_make_inst|rom_addr[5]                                                                                          ; Lost Fanouts              ; dds_make:dds_make_inst|rom_addr_reg[5], dds_make:dds_make_inst|fre_add[27]                                                 ;
; dds_make:dds_make_inst|rom_addr[6]                                                                                          ; Lost Fanouts              ; dds_make:dds_make_inst|rom_addr_reg[6], dds_make:dds_make_inst|fre_add[28]                                                 ;
; dds_make:dds_make_inst|rom_addr[7]                                                                                          ; Lost Fanouts              ; dds_make:dds_make_inst|rom_addr_reg[7], dds_make:dds_make_inst|fre_add[29]                                                 ;
; dds_make:dds_make_inst|rom_addr[8]                                                                                          ; Lost Fanouts              ; dds_make:dds_make_inst|rom_addr_reg[8], dds_make:dds_make_inst|fre_add[30]                                                 ;
; dds_make:dds_make_inst|rom_addr[9]                                                                                          ; Lost Fanouts              ; dds_make:dds_make_inst|rom_addr_reg[9], dds_make:dds_make_inst|fre_add[31]                                                 ;
; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|state.START_2       ; Stuck at GND              ; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR ;
;                                                                                                                             ; due to stuck port data_in ;                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 43    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 43    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 14    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                               ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------+---------+
; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 35      ;
; Total number of inverted registers = 1                                                                          ;         ;
+-----------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mixer|FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_make:dds_make_inst ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; freq           ; 00011000100100110111010010111100 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_make:dds_make_inst|pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+--------------------------------------------------+
; Parameter Name                ; Value                 ; Type                                             ;
+-------------------------------+-----------------------+--------------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                          ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                                          ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                          ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                          ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                          ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                          ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                          ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                          ;
; LOCK_HIGH                     ; 1                     ; Untyped                                          ;
; LOCK_LOW                      ; 1                     ; Untyped                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                          ;
; SKIP_VCO                      ; OFF                   ; Untyped                                          ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                          ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                          ;
; BANDWIDTH                     ; 0                     ; Untyped                                          ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                          ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                          ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                          ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                          ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                          ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                          ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                          ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                          ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                          ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                          ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                                          ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                                          ;
; CLK0_MULTIPLY_BY              ; 10                    ; Signed Integer                                   ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                          ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                          ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                          ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                          ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                          ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                          ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                          ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                                          ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                                          ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer                                   ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                          ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                          ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                          ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                          ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                          ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                          ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                          ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                          ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                          ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                          ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                          ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                          ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                          ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                          ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                          ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                          ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                          ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                          ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                          ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                          ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                          ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                          ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                          ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                                          ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                                          ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                          ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                          ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                          ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                          ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                          ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                          ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                          ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                          ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                          ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                          ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                          ;
; VCO_MIN                       ; 0                     ; Untyped                                          ;
; VCO_MAX                       ; 0                     ; Untyped                                          ;
; VCO_CENTER                    ; 0                     ; Untyped                                          ;
; PFD_MIN                       ; 0                     ; Untyped                                          ;
; PFD_MAX                       ; 0                     ; Untyped                                          ;
; M_INITIAL                     ; 0                     ; Untyped                                          ;
; M                             ; 0                     ; Untyped                                          ;
; N                             ; 1                     ; Untyped                                          ;
; M2                            ; 1                     ; Untyped                                          ;
; N2                            ; 1                     ; Untyped                                          ;
; SS                            ; 1                     ; Untyped                                          ;
; C0_HIGH                       ; 0                     ; Untyped                                          ;
; C1_HIGH                       ; 0                     ; Untyped                                          ;
; C2_HIGH                       ; 0                     ; Untyped                                          ;
; C3_HIGH                       ; 0                     ; Untyped                                          ;
; C4_HIGH                       ; 0                     ; Untyped                                          ;
; C5_HIGH                       ; 0                     ; Untyped                                          ;
; C6_HIGH                       ; 0                     ; Untyped                                          ;
; C7_HIGH                       ; 0                     ; Untyped                                          ;
; C8_HIGH                       ; 0                     ; Untyped                                          ;
; C9_HIGH                       ; 0                     ; Untyped                                          ;
; C0_LOW                        ; 0                     ; Untyped                                          ;
; C1_LOW                        ; 0                     ; Untyped                                          ;
; C2_LOW                        ; 0                     ; Untyped                                          ;
; C3_LOW                        ; 0                     ; Untyped                                          ;
; C4_LOW                        ; 0                     ; Untyped                                          ;
; C5_LOW                        ; 0                     ; Untyped                                          ;
; C6_LOW                        ; 0                     ; Untyped                                          ;
; C7_LOW                        ; 0                     ; Untyped                                          ;
; C8_LOW                        ; 0                     ; Untyped                                          ;
; C9_LOW                        ; 0                     ; Untyped                                          ;
; C0_INITIAL                    ; 0                     ; Untyped                                          ;
; C1_INITIAL                    ; 0                     ; Untyped                                          ;
; C2_INITIAL                    ; 0                     ; Untyped                                          ;
; C3_INITIAL                    ; 0                     ; Untyped                                          ;
; C4_INITIAL                    ; 0                     ; Untyped                                          ;
; C5_INITIAL                    ; 0                     ; Untyped                                          ;
; C6_INITIAL                    ; 0                     ; Untyped                                          ;
; C7_INITIAL                    ; 0                     ; Untyped                                          ;
; C8_INITIAL                    ; 0                     ; Untyped                                          ;
; C9_INITIAL                    ; 0                     ; Untyped                                          ;
; C0_MODE                       ; BYPASS                ; Untyped                                          ;
; C1_MODE                       ; BYPASS                ; Untyped                                          ;
; C2_MODE                       ; BYPASS                ; Untyped                                          ;
; C3_MODE                       ; BYPASS                ; Untyped                                          ;
; C4_MODE                       ; BYPASS                ; Untyped                                          ;
; C5_MODE                       ; BYPASS                ; Untyped                                          ;
; C6_MODE                       ; BYPASS                ; Untyped                                          ;
; C7_MODE                       ; BYPASS                ; Untyped                                          ;
; C8_MODE                       ; BYPASS                ; Untyped                                          ;
; C9_MODE                       ; BYPASS                ; Untyped                                          ;
; C0_PH                         ; 0                     ; Untyped                                          ;
; C1_PH                         ; 0                     ; Untyped                                          ;
; C2_PH                         ; 0                     ; Untyped                                          ;
; C3_PH                         ; 0                     ; Untyped                                          ;
; C4_PH                         ; 0                     ; Untyped                                          ;
; C5_PH                         ; 0                     ; Untyped                                          ;
; C6_PH                         ; 0                     ; Untyped                                          ;
; C7_PH                         ; 0                     ; Untyped                                          ;
; C8_PH                         ; 0                     ; Untyped                                          ;
; C9_PH                         ; 0                     ; Untyped                                          ;
; L0_HIGH                       ; 1                     ; Untyped                                          ;
; L1_HIGH                       ; 1                     ; Untyped                                          ;
; G0_HIGH                       ; 1                     ; Untyped                                          ;
; G1_HIGH                       ; 1                     ; Untyped                                          ;
; G2_HIGH                       ; 1                     ; Untyped                                          ;
; G3_HIGH                       ; 1                     ; Untyped                                          ;
; E0_HIGH                       ; 1                     ; Untyped                                          ;
; E1_HIGH                       ; 1                     ; Untyped                                          ;
; E2_HIGH                       ; 1                     ; Untyped                                          ;
; E3_HIGH                       ; 1                     ; Untyped                                          ;
; L0_LOW                        ; 1                     ; Untyped                                          ;
; L1_LOW                        ; 1                     ; Untyped                                          ;
; G0_LOW                        ; 1                     ; Untyped                                          ;
; G1_LOW                        ; 1                     ; Untyped                                          ;
; G2_LOW                        ; 1                     ; Untyped                                          ;
; G3_LOW                        ; 1                     ; Untyped                                          ;
; E0_LOW                        ; 1                     ; Untyped                                          ;
; E1_LOW                        ; 1                     ; Untyped                                          ;
; E2_LOW                        ; 1                     ; Untyped                                          ;
; E3_LOW                        ; 1                     ; Untyped                                          ;
; L0_INITIAL                    ; 1                     ; Untyped                                          ;
; L1_INITIAL                    ; 1                     ; Untyped                                          ;
; G0_INITIAL                    ; 1                     ; Untyped                                          ;
; G1_INITIAL                    ; 1                     ; Untyped                                          ;
; G2_INITIAL                    ; 1                     ; Untyped                                          ;
; G3_INITIAL                    ; 1                     ; Untyped                                          ;
; E0_INITIAL                    ; 1                     ; Untyped                                          ;
; E1_INITIAL                    ; 1                     ; Untyped                                          ;
; E2_INITIAL                    ; 1                     ; Untyped                                          ;
; E3_INITIAL                    ; 1                     ; Untyped                                          ;
; L0_MODE                       ; BYPASS                ; Untyped                                          ;
; L1_MODE                       ; BYPASS                ; Untyped                                          ;
; G0_MODE                       ; BYPASS                ; Untyped                                          ;
; G1_MODE                       ; BYPASS                ; Untyped                                          ;
; G2_MODE                       ; BYPASS                ; Untyped                                          ;
; G3_MODE                       ; BYPASS                ; Untyped                                          ;
; E0_MODE                       ; BYPASS                ; Untyped                                          ;
; E1_MODE                       ; BYPASS                ; Untyped                                          ;
; E2_MODE                       ; BYPASS                ; Untyped                                          ;
; E3_MODE                       ; BYPASS                ; Untyped                                          ;
; L0_PH                         ; 0                     ; Untyped                                          ;
; L1_PH                         ; 0                     ; Untyped                                          ;
; G0_PH                         ; 0                     ; Untyped                                          ;
; G1_PH                         ; 0                     ; Untyped                                          ;
; G2_PH                         ; 0                     ; Untyped                                          ;
; G3_PH                         ; 0                     ; Untyped                                          ;
; E0_PH                         ; 0                     ; Untyped                                          ;
; E1_PH                         ; 0                     ; Untyped                                          ;
; E2_PH                         ; 0                     ; Untyped                                          ;
; E3_PH                         ; 0                     ; Untyped                                          ;
; M_PH                          ; 0                     ; Untyped                                          ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                          ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                          ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                          ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                          ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                          ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                          ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                          ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                          ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                          ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                          ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                          ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                          ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                          ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                          ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                          ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                          ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                          ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                          ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                          ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                          ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                          ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                          ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                          ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                          ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                          ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                          ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                          ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                          ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                          ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                          ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                          ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                          ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                          ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                          ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                          ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                          ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                          ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                          ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                          ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                          ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                          ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                          ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                                          ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                          ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                          ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                          ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                          ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                          ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                          ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                          ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                                          ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                          ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                          ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                          ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                          ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                          ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                          ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                          ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                          ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                          ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                          ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                          ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                          ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                          ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                          ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                          ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                          ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                          ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                          ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                          ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                          ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                          ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                          ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                                   ;
+-------------------------------+-----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; sin_HEX_16.mif       ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_ml91      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT1:MULT1_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer            ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer            ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer            ;
; LPM_WIDTHR                                     ; 0            ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_l8n     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT2:MULT2_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 32           ; Signed Integer            ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer            ;
; LPM_WIDTHP                                     ; 48           ; Signed Integer            ;
; LPM_WIDTHR                                     ; 0            ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_q8n     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|clk_gen:clk_gen_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                ; Value                     ; Type                                                                                ;
+-------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                                                             ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                                                             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_gen ; Untyped                                                                             ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                                                             ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                                                             ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                                                             ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                                                             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                                                                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                                                             ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                                                             ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                                                             ;
; LOCK_HIGH                     ; 1                         ; Untyped                                                                             ;
; LOCK_LOW                      ; 1                         ; Untyped                                                                             ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                                                             ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                                                             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                                                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                                                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                                                             ;
; SKIP_VCO                      ; OFF                       ; Untyped                                                                             ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                                                             ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                                                             ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                                                             ;
; BANDWIDTH                     ; 0                         ; Untyped                                                                             ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                                                             ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                                                             ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                                                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                                                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                                                             ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                                                             ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                                                             ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                                                             ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                                                             ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                                                             ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                                                             ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                                                             ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                                                             ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                                                                             ;
; CLK0_MULTIPLY_BY              ; 6                         ; Signed Integer                                                                      ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                                                             ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                                                             ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                                                             ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                                                             ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                                                             ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                                                             ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                                                             ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                                                             ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                                                                             ;
; CLK0_DIVIDE_BY                ; 25                        ; Signed Integer                                                                      ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                                                             ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                                                             ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                                                             ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                                                             ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                                                             ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                                                             ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                                                             ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                                                             ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                                                                             ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                                                             ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                                                             ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                                                             ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                                                             ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                                                             ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                                                             ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                                                             ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                                                             ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                                                             ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                                                             ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                                                             ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                                                             ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                                                             ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                                                             ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                                                             ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                                                                             ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                                                                      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                             ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                                                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                                                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                                                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                                                             ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                                                             ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                                                             ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                                                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                                                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                                                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                                                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                                                             ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                                                             ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                                                             ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                                                             ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                                                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                                                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                                                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                                                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                                                             ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                                                             ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                                                             ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                                                             ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                                                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                                                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                                                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                                                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                                                             ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                                                             ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                                                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                                                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                                                             ;
; VCO_MIN                       ; 0                         ; Untyped                                                                             ;
; VCO_MAX                       ; 0                         ; Untyped                                                                             ;
; VCO_CENTER                    ; 0                         ; Untyped                                                                             ;
; PFD_MIN                       ; 0                         ; Untyped                                                                             ;
; PFD_MAX                       ; 0                         ; Untyped                                                                             ;
; M_INITIAL                     ; 0                         ; Untyped                                                                             ;
; M                             ; 0                         ; Untyped                                                                             ;
; N                             ; 1                         ; Untyped                                                                             ;
; M2                            ; 1                         ; Untyped                                                                             ;
; N2                            ; 1                         ; Untyped                                                                             ;
; SS                            ; 1                         ; Untyped                                                                             ;
; C0_HIGH                       ; 0                         ; Untyped                                                                             ;
; C1_HIGH                       ; 0                         ; Untyped                                                                             ;
; C2_HIGH                       ; 0                         ; Untyped                                                                             ;
; C3_HIGH                       ; 0                         ; Untyped                                                                             ;
; C4_HIGH                       ; 0                         ; Untyped                                                                             ;
; C5_HIGH                       ; 0                         ; Untyped                                                                             ;
; C6_HIGH                       ; 0                         ; Untyped                                                                             ;
; C7_HIGH                       ; 0                         ; Untyped                                                                             ;
; C8_HIGH                       ; 0                         ; Untyped                                                                             ;
; C9_HIGH                       ; 0                         ; Untyped                                                                             ;
; C0_LOW                        ; 0                         ; Untyped                                                                             ;
; C1_LOW                        ; 0                         ; Untyped                                                                             ;
; C2_LOW                        ; 0                         ; Untyped                                                                             ;
; C3_LOW                        ; 0                         ; Untyped                                                                             ;
; C4_LOW                        ; 0                         ; Untyped                                                                             ;
; C5_LOW                        ; 0                         ; Untyped                                                                             ;
; C6_LOW                        ; 0                         ; Untyped                                                                             ;
; C7_LOW                        ; 0                         ; Untyped                                                                             ;
; C8_LOW                        ; 0                         ; Untyped                                                                             ;
; C9_LOW                        ; 0                         ; Untyped                                                                             ;
; C0_INITIAL                    ; 0                         ; Untyped                                                                             ;
; C1_INITIAL                    ; 0                         ; Untyped                                                                             ;
; C2_INITIAL                    ; 0                         ; Untyped                                                                             ;
; C3_INITIAL                    ; 0                         ; Untyped                                                                             ;
; C4_INITIAL                    ; 0                         ; Untyped                                                                             ;
; C5_INITIAL                    ; 0                         ; Untyped                                                                             ;
; C6_INITIAL                    ; 0                         ; Untyped                                                                             ;
; C7_INITIAL                    ; 0                         ; Untyped                                                                             ;
; C8_INITIAL                    ; 0                         ; Untyped                                                                             ;
; C9_INITIAL                    ; 0                         ; Untyped                                                                             ;
; C0_MODE                       ; BYPASS                    ; Untyped                                                                             ;
; C1_MODE                       ; BYPASS                    ; Untyped                                                                             ;
; C2_MODE                       ; BYPASS                    ; Untyped                                                                             ;
; C3_MODE                       ; BYPASS                    ; Untyped                                                                             ;
; C4_MODE                       ; BYPASS                    ; Untyped                                                                             ;
; C5_MODE                       ; BYPASS                    ; Untyped                                                                             ;
; C6_MODE                       ; BYPASS                    ; Untyped                                                                             ;
; C7_MODE                       ; BYPASS                    ; Untyped                                                                             ;
; C8_MODE                       ; BYPASS                    ; Untyped                                                                             ;
; C9_MODE                       ; BYPASS                    ; Untyped                                                                             ;
; C0_PH                         ; 0                         ; Untyped                                                                             ;
; C1_PH                         ; 0                         ; Untyped                                                                             ;
; C2_PH                         ; 0                         ; Untyped                                                                             ;
; C3_PH                         ; 0                         ; Untyped                                                                             ;
; C4_PH                         ; 0                         ; Untyped                                                                             ;
; C5_PH                         ; 0                         ; Untyped                                                                             ;
; C6_PH                         ; 0                         ; Untyped                                                                             ;
; C7_PH                         ; 0                         ; Untyped                                                                             ;
; C8_PH                         ; 0                         ; Untyped                                                                             ;
; C9_PH                         ; 0                         ; Untyped                                                                             ;
; L0_HIGH                       ; 1                         ; Untyped                                                                             ;
; L1_HIGH                       ; 1                         ; Untyped                                                                             ;
; G0_HIGH                       ; 1                         ; Untyped                                                                             ;
; G1_HIGH                       ; 1                         ; Untyped                                                                             ;
; G2_HIGH                       ; 1                         ; Untyped                                                                             ;
; G3_HIGH                       ; 1                         ; Untyped                                                                             ;
; E0_HIGH                       ; 1                         ; Untyped                                                                             ;
; E1_HIGH                       ; 1                         ; Untyped                                                                             ;
; E2_HIGH                       ; 1                         ; Untyped                                                                             ;
; E3_HIGH                       ; 1                         ; Untyped                                                                             ;
; L0_LOW                        ; 1                         ; Untyped                                                                             ;
; L1_LOW                        ; 1                         ; Untyped                                                                             ;
; G0_LOW                        ; 1                         ; Untyped                                                                             ;
; G1_LOW                        ; 1                         ; Untyped                                                                             ;
; G2_LOW                        ; 1                         ; Untyped                                                                             ;
; G3_LOW                        ; 1                         ; Untyped                                                                             ;
; E0_LOW                        ; 1                         ; Untyped                                                                             ;
; E1_LOW                        ; 1                         ; Untyped                                                                             ;
; E2_LOW                        ; 1                         ; Untyped                                                                             ;
; E3_LOW                        ; 1                         ; Untyped                                                                             ;
; L0_INITIAL                    ; 1                         ; Untyped                                                                             ;
; L1_INITIAL                    ; 1                         ; Untyped                                                                             ;
; G0_INITIAL                    ; 1                         ; Untyped                                                                             ;
; G1_INITIAL                    ; 1                         ; Untyped                                                                             ;
; G2_INITIAL                    ; 1                         ; Untyped                                                                             ;
; G3_INITIAL                    ; 1                         ; Untyped                                                                             ;
; E0_INITIAL                    ; 1                         ; Untyped                                                                             ;
; E1_INITIAL                    ; 1                         ; Untyped                                                                             ;
; E2_INITIAL                    ; 1                         ; Untyped                                                                             ;
; E3_INITIAL                    ; 1                         ; Untyped                                                                             ;
; L0_MODE                       ; BYPASS                    ; Untyped                                                                             ;
; L1_MODE                       ; BYPASS                    ; Untyped                                                                             ;
; G0_MODE                       ; BYPASS                    ; Untyped                                                                             ;
; G1_MODE                       ; BYPASS                    ; Untyped                                                                             ;
; G2_MODE                       ; BYPASS                    ; Untyped                                                                             ;
; G3_MODE                       ; BYPASS                    ; Untyped                                                                             ;
; E0_MODE                       ; BYPASS                    ; Untyped                                                                             ;
; E1_MODE                       ; BYPASS                    ; Untyped                                                                             ;
; E2_MODE                       ; BYPASS                    ; Untyped                                                                             ;
; E3_MODE                       ; BYPASS                    ; Untyped                                                                             ;
; L0_PH                         ; 0                         ; Untyped                                                                             ;
; L1_PH                         ; 0                         ; Untyped                                                                             ;
; G0_PH                         ; 0                         ; Untyped                                                                             ;
; G1_PH                         ; 0                         ; Untyped                                                                             ;
; G2_PH                         ; 0                         ; Untyped                                                                             ;
; G3_PH                         ; 0                         ; Untyped                                                                             ;
; E0_PH                         ; 0                         ; Untyped                                                                             ;
; E1_PH                         ; 0                         ; Untyped                                                                             ;
; E2_PH                         ; 0                         ; Untyped                                                                             ;
; E3_PH                         ; 0                         ; Untyped                                                                             ;
; M_PH                          ; 0                         ; Untyped                                                                             ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                                                             ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                                                             ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                                                             ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                                                             ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                                                             ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                                                             ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                                                             ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                                                             ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                                                             ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                                                             ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                                                             ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                                                             ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                                                             ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                                                             ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                                                             ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                                                             ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                                                             ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                                                             ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                                                             ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                                                             ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                                                             ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                                                             ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                                                             ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                                                             ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                                                             ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                                                             ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                                                             ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                                                             ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                                                             ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                                                             ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                                                             ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                                                             ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                                                             ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                                                             ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                                                             ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                                                             ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                                                             ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                                                             ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                                                             ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                                                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                                                             ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                                                             ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                                                             ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                                                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                                                             ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                                                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                                                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                                                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                                                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                                                             ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                                                             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                                                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                                                             ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                                                                             ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                                                             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                                                             ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                                                                             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                                                             ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                                                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                                                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                                                             ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                                                             ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                                                             ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                                                             ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                                                             ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                                                             ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                                                             ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                                                             ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                                                             ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                                                             ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                                                             ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                                                             ;
; CBXI_PARAMETER                ; clk_gen_altpll            ; Untyped                                                                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                                                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                                                             ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                                                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                                                             ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                                                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                                                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                                                      ;
+-------------------------------+---------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst ;
+----------------+----------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                      ; Type                                                                                                   ;
+----------------+----------------------------+--------------------------------------------------------------------------------------------------------+
; DEVICE_ADDR    ; 0011010                    ; Unsigned Binary                                                                                        ;
; SYS_CLK_FREQ   ; 10111110101111000010000000 ; Unsigned Binary                                                                                        ;
; SCL_FREQ       ; 111101000010010000         ; Unsigned Binary                                                                                        ;
+----------------+----------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_reg_cfg:i2c_reg_cfg_inst ;
+----------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                         ;
+----------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; REG_NUM        ; 010010     ; Unsigned Binary                                                                                                              ;
; CNT_WAIT_MAX   ; 1111101000 ; Unsigned Binary                                                                                                              ;
; LOUT1VOL       ; 101000     ; Unsigned Binary                                                                                                              ;
; ROUT1VOL       ; 101000     ; Unsigned Binary                                                                                                              ;
; SPK_LOUT2VOL   ; 101101     ; Unsigned Binary                                                                                                              ;
; SPK_ROUT2VOL   ; 101101     ; Unsigned Binary                                                                                                              ;
+----------------+------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FM_top:FM_top_inst|FM_Mod:FM_Mod_inst ;
+----------------+----------------------------------+--------------------------------+
; Parameter Name ; Value                            ; Type                           ;
+----------------+----------------------------------+--------------------------------+
; Freq_I         ; 00001100110011001100110011001101 ; Unsigned Binary                ;
; Freq_Word      ; 00000000001100010010011011101001 ; Unsigned Binary                ;
; cnt_width      ; 00100000                         ; Unsigned Binary                ;
+----------------+----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|FM_mult:FM_mult_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                      ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                      ;
; LPM_WIDTHB                                     ; 32           ; Signed Integer                                                      ;
; LPM_WIDTHP                                     ; 48           ; Signed Integer                                                      ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                             ;
; CBXI_PARAMETER                                 ; mult_r8n     ; Untyped                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                             ;
+------------------------------------------------+--------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|sin:sin_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; sin_HEX_16.mif       ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_ml91      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                       ;
+-------------------------------+----------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                              ;
+-------------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                                  ;
; Entity Instance               ; dds_make:dds_make_inst|pll:pll_inst|altpll:altpll_component                                        ;
;     -- OPERATION_MODE         ; NORMAL                                                                                             ;
;     -- PLL_TYPE               ; AUTO                                                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                  ;
; Entity Instance               ; FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|clk_gen:clk_gen_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                             ;
;     -- PLL_TYPE               ; AUTO                                                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                  ;
+-------------------------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                  ;
; Entity Instance                           ; dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|sin:sin_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                 ;
+---------------------------------------+----------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                  ;
+---------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                                      ;
; Entity Instance                       ; MULT1:MULT1_inst|lpm_mult:lpm_mult_component                                           ;
;     -- LPM_WIDTHA                     ; 16                                                                                     ;
;     -- LPM_WIDTHB                     ; 16                                                                                     ;
;     -- LPM_WIDTHP                     ; 32                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                     ;
; Entity Instance                       ; MULT2:MULT2_inst|lpm_mult:lpm_mult_component                                           ;
;     -- LPM_WIDTHA                     ; 32                                                                                     ;
;     -- LPM_WIDTHB                     ; 16                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                     ;
; Entity Instance                       ; FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|FM_mult:FM_mult_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                     ;
;     -- LPM_WIDTHB                     ; 32                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                     ;
+---------------------------------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "fifo_48to8:fifo_48to8_inst" ;
+-------+-------+----------+-----------------------------+
; Port  ; Type  ; Severity ; Details                     ;
+-------+-------+----------+-----------------------------+
; rdreq ; Input ; Info     ; Explicitly unconnected      ;
; wrreq ; Input ; Info     ; Explicitly unconnected      ;
; empty ; Input ; Info     ; Explicitly unconnected      ;
+-------+-------+----------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|FM_mult:FM_mult_inst"                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; datab[21..20]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[10..9]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[7..5]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[31..22]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[19..17]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[15..14]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[12..11]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[2..1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[16]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[13]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[8]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[4]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[3]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[0]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; result[47..44] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_reg_cfg:i2c_reg_cfg_inst" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                    ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------+
; cfg_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst"                                                 ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_en     ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; rd_en     ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; addr_num  ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; byte_addr ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "byte_addr[15..8]" will be connected to GND. ;
; rd_data   ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|audio_rcv:audio_rcv_inst"         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rcv_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|clk_gen:clk_gen_inst" ;
+--------+--------+----------+---------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                   ;
+--------+--------+----------+---------------------------------------------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected                                                    ;
+--------+--------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "dds_make:dds_make_inst|pll:pll_inst" ;
+--------+--------+----------+------------------------------------+
; Port   ; Type   ; Severity ; Details                            ;
+--------+--------+----------+------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected             ;
+--------+--------+----------+------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 16                          ;
; cycloneiii_ff         ; 43                          ;
;     CLR               ; 29                          ;
;     ENA CLR           ; 14                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 115                         ;
;     arith             ; 19                          ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 2                           ;
;     normal            ; 96                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 16                          ;
;         4 data inputs ; 69                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.19                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Feb 26 21:00:09 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cos_48M -c cos_48M
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_test/fifo_48to8/rtl/fifo.v
    Info (12023): Found entity 1: fifo_48to8 File: D:/FPGA_test/fifo_48to8/rtl/fifo.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/audio/wm8978_cfg.v
    Info (12023): Found entity 1: wm8978_cfg File: D:/FPGA_test/cos_48M/rtl/audio/wm8978_cfg.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/audio/i2c_reg_cfg.v
    Info (12023): Found entity 1: i2c_reg_cfg File: D:/FPGA_test/cos_48M/rtl/audio/i2c_reg_cfg.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/audio/i2c_ctrl.v
    Info (12023): Found entity 1: i2c_ctrl File: D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/audio/audio_send.v
    Info (12023): Found entity 1: audio_send File: D:/FPGA_test/cos_48M/rtl/audio/audio_send.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/audio/audio_rcv.v
    Info (12023): Found entity 1: audio_rcv File: D:/FPGA_test/cos_48M/rtl/audio/audio_rcv.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/audio/audio_loopback.v
    Info (12023): Found entity 1: audio_loopback File: D:/FPGA_test/cos_48M/rtl/audio/audio_loopback.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/mixer/mixer.v
    Info (12023): Found entity 1: mixer File: D:/FPGA_test/cos_48M/rtl/mixer/mixer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/mixer/dds_make.v
    Info (12023): Found entity 1: dds_make File: D:/FPGA_test/cos_48M/rtl/mixer/dds_make.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/fm/fm_top.v
    Info (12023): Found entity 1: FM_top File: D:/FPGA_test/cos_48M/rtl/FM/FM_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/fm/fm_mod.v
    Info (12023): Found entity 1: FM_Mod File: D:/FPGA_test/cos_48M/rtl/FM/FM_Mod.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/fm/dds_low.v
    Info (12023): Found entity 1: dds_low File: D:/FPGA_test/cos_48M/rtl/FM/dds_low.v Line: 4
Warning (12019): Can't analyze file -- file ../rtl/sin_make.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_test/cos_48m/rtl/tb_dds.v
    Info (12023): Found entity 1: tb_dds File: D:/FPGA_test/cos_48M/rtl/tb_dds.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/rom/sin.v
    Info (12023): Found entity 1: sin File: D:/FPGA_test/cos_48M/project/ip_core/ROM/sin.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/pll/pll.v
    Info (12023): Found entity 1: pll File: D:/FPGA_test/cos_48M/project/ip_core/PLL/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/mult1/mult1.v
    Info (12023): Found entity 1: MULT1 File: D:/FPGA_test/cos_48M/project/ip_core/MULT1/MULT1.v Line: 39
Warning (12090): Entity "MULT2" obtained from "ip_core/MULT2/MULT2.v" instead of from Quartus Prime megafunction library File: D:/FPGA_test/cos_48M/project/ip_core/MULT2/MULT2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/mult2/mult2.v
    Info (12023): Found entity 1: MULT2 File: D:/FPGA_test/cos_48M/project/ip_core/MULT2/MULT2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/fm_mult/fm_mult.v
    Info (12023): Found entity 1: FM_mult File: D:/FPGA_test/cos_48M/project/ip_core/FM_mult/FM_mult.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/clk_gen.v
    Info (12023): Found entity 1: clk_gen File: D:/FPGA_test/cos_48M/project/ip_core/clk_gen.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at audio_loopback.v(66): created implicit net for "rcv_done" File: D:/FPGA_test/cos_48M/rtl/audio/audio_loopback.v Line: 66
Warning (10222): Verilog HDL Parameter Declaration warning at i2c_ctrl.v(47): Parameter Declaration in module "i2c_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v Line: 47
Warning (10222): Verilog HDL Parameter Declaration warning at i2c_ctrl.v(49): Parameter Declaration in module "i2c_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v Line: 49
Warning (10222): Verilog HDL Parameter Declaration warning at i2c_ctrl.v(66): Parameter Declaration in module "i2c_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v Line: 66
Info (12127): Elaborating entity "mixer" for the top level hierarchy
Info (12128): Elaborating entity "dds_make" for hierarchy "dds_make:dds_make_inst" File: D:/FPGA_test/cos_48M/rtl/mixer/mixer.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at dds_make.v(29): inferring latch(es) for variable "fre_add", which holds its previous value in one or more paths through the always construct File: D:/FPGA_test/cos_48M/rtl/mixer/dds_make.v Line: 29
Info (12128): Elaborating entity "pll" for hierarchy "dds_make:dds_make_inst|pll:pll_inst" File: D:/FPGA_test/cos_48M/rtl/mixer/dds_make.v Line: 65
Info (12128): Elaborating entity "altpll" for hierarchy "dds_make:dds_make_inst|pll:pll_inst|altpll:altpll_component" File: D:/FPGA_test/cos_48M/project/ip_core/PLL/pll.v Line: 103
Info (12130): Elaborated megafunction instantiation "dds_make:dds_make_inst|pll:pll_inst|altpll:altpll_component" File: D:/FPGA_test/cos_48M/project/ip_core/PLL/pll.v Line: 103
Info (12133): Instantiated megafunction "dds_make:dds_make_inst|pll:pll_inst|altpll:altpll_component" with the following parameter: File: D:/FPGA_test/cos_48M/project/ip_core/PLL/pll.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "10"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: D:/FPGA_test/cos_48M/project/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "dds_make:dds_make_inst|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: d:/intelfpga_lite/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "sin" for hierarchy "dds_make:dds_make_inst|sin:sin_inst0" File: D:/FPGA_test/cos_48M/rtl/mixer/dds_make.v Line: 72
Info (12128): Elaborating entity "altsyncram" for hierarchy "dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component" File: D:/FPGA_test/cos_48M/project/ip_core/ROM/sin.v Line: 81
Info (12130): Elaborated megafunction instantiation "dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component" File: D:/FPGA_test/cos_48M/project/ip_core/ROM/sin.v Line: 81
Info (12133): Instantiated megafunction "dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component" with the following parameter: File: D:/FPGA_test/cos_48M/project/ip_core/ROM/sin.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sin_HEX_16.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ml91.tdf
    Info (12023): Found entity 1: altsyncram_ml91 File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ml91" for hierarchy "dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated" File: d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "MULT1" for hierarchy "MULT1:MULT1_inst" File: D:/FPGA_test/cos_48M/rtl/mixer/mixer.v Line: 32
Info (12128): Elaborating entity "lpm_mult" for hierarchy "MULT1:MULT1_inst|lpm_mult:lpm_mult_component" File: D:/FPGA_test/cos_48M/project/ip_core/MULT1/MULT1.v Line: 59
Info (12130): Elaborated megafunction instantiation "MULT1:MULT1_inst|lpm_mult:lpm_mult_component" File: D:/FPGA_test/cos_48M/project/ip_core/MULT1/MULT1.v Line: 59
Info (12133): Instantiated megafunction "MULT1:MULT1_inst|lpm_mult:lpm_mult_component" with the following parameter: File: D:/FPGA_test/cos_48M/project/ip_core/MULT1/MULT1.v Line: 59
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "16"
    Info (12134): Parameter "lpm_widthb" = "16"
    Info (12134): Parameter "lpm_widthp" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8n.tdf
    Info (12023): Found entity 1: mult_l8n File: D:/FPGA_test/cos_48M/project/db/mult_l8n.tdf Line: 28
Info (12128): Elaborating entity "mult_l8n" for hierarchy "MULT1:MULT1_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated" File: d:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "MULT2" for hierarchy "MULT2:MULT2_inst" File: D:/FPGA_test/cos_48M/rtl/mixer/mixer.v Line: 39
Info (12128): Elaborating entity "lpm_mult" for hierarchy "MULT2:MULT2_inst|lpm_mult:lpm_mult_component" File: D:/FPGA_test/cos_48M/project/ip_core/MULT2/MULT2.v Line: 59
Info (12130): Elaborated megafunction instantiation "MULT2:MULT2_inst|lpm_mult:lpm_mult_component" File: D:/FPGA_test/cos_48M/project/ip_core/MULT2/MULT2.v Line: 59
Info (12133): Instantiated megafunction "MULT2:MULT2_inst|lpm_mult:lpm_mult_component" with the following parameter: File: D:/FPGA_test/cos_48M/project/ip_core/MULT2/MULT2.v Line: 59
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "32"
    Info (12134): Parameter "lpm_widthb" = "16"
    Info (12134): Parameter "lpm_widthp" = "48"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_q8n.tdf
    Info (12023): Found entity 1: mult_q8n File: D:/FPGA_test/cos_48M/project/db/mult_q8n.tdf Line: 30
Info (12128): Elaborating entity "mult_q8n" for hierarchy "MULT2:MULT2_inst|lpm_mult:lpm_mult_component|mult_q8n:auto_generated" File: d:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "FM_top" for hierarchy "FM_top:FM_top_inst" File: D:/FPGA_test/cos_48M/rtl/mixer/mixer.v Line: 54
Info (12128): Elaborating entity "audio_loopback" for hierarchy "FM_top:FM_top_inst|audio_loopback:audio_loopback_inst" File: D:/FPGA_test/cos_48M/rtl/FM/FM_top.v Line: 31
Info (12128): Elaborating entity "clk_gen" for hierarchy "FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|clk_gen:clk_gen_inst" File: D:/FPGA_test/cos_48M/rtl/audio/audio_loopback.v Line: 55
Info (12128): Elaborating entity "altpll" for hierarchy "FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|clk_gen:clk_gen_inst|altpll:altpll_component" File: D:/FPGA_test/cos_48M/project/ip_core/clk_gen.v Line: 103
Info (12130): Elaborated megafunction instantiation "FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|clk_gen:clk_gen_inst|altpll:altpll_component" File: D:/FPGA_test/cos_48M/project/ip_core/clk_gen.v Line: 103
Info (12133): Instantiated megafunction "FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|clk_gen:clk_gen_inst|altpll:altpll_component" with the following parameter: File: D:/FPGA_test/cos_48M/project/ip_core/clk_gen.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_gen"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v
    Info (12023): Found entity 1: clk_gen_altpll File: D:/FPGA_test/cos_48M/project/db/clk_gen_altpll.v Line: 30
Info (12128): Elaborating entity "clk_gen_altpll" for hierarchy "FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated" File: d:/intelfpga_lite/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "audio_rcv" for hierarchy "FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|audio_rcv:audio_rcv_inst" File: D:/FPGA_test/cos_48M/rtl/audio/audio_loopback.v Line: 68
Info (12128): Elaborating entity "wm8978_cfg" for hierarchy "FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst" File: D:/FPGA_test/cos_48M/rtl/audio/audio_loopback.v Line: 80
Info (12128): Elaborating entity "i2c_ctrl" for hierarchy "FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst" File: D:/FPGA_test/cos_48M/rtl/audio/wm8978_cfg.v Line: 68
Info (10264): Verilog HDL Case Statement information at i2c_ctrl.v(232): all case item expressions in this case statement are onehot File: D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v Line: 232
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(232): inferring latch(es) for variable "ack", which holds its previous value in one or more paths through the always construct File: D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v Line: 232
Warning (10027): Verilog HDL or VHDL warning at the i2c_ctrl.v(293): index expression is not wide enough to address all of the elements in the array File: D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v Line: 293
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(270): inferring latch(es) for variable "i2c_sda_reg", which holds its previous value in one or more paths through the always construct File: D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v Line: 270
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(270): inferring latch(es) for variable "rd_data_reg", which holds its previous value in one or more paths through the always construct File: D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v Line: 270
Info (10041): Inferred latch for "rd_data_reg[0]" at i2c_ctrl.v(270) File: D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v Line: 270
Info (10041): Inferred latch for "rd_data_reg[1]" at i2c_ctrl.v(270) File: D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v Line: 270
Info (10041): Inferred latch for "rd_data_reg[2]" at i2c_ctrl.v(270) File: D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v Line: 270
Info (10041): Inferred latch for "rd_data_reg[3]" at i2c_ctrl.v(270) File: D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v Line: 270
Info (10041): Inferred latch for "rd_data_reg[4]" at i2c_ctrl.v(270) File: D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v Line: 270
Info (10041): Inferred latch for "rd_data_reg[5]" at i2c_ctrl.v(270) File: D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v Line: 270
Info (10041): Inferred latch for "rd_data_reg[6]" at i2c_ctrl.v(270) File: D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v Line: 270
Info (10041): Inferred latch for "rd_data_reg[7]" at i2c_ctrl.v(270) File: D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v Line: 270
Info (10041): Inferred latch for "i2c_sda_reg" at i2c_ctrl.v(270) File: D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v Line: 270
Info (10041): Inferred latch for "ack" at i2c_ctrl.v(232) File: D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v Line: 232
Info (12128): Elaborating entity "i2c_reg_cfg" for hierarchy "FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_reg_cfg:i2c_reg_cfg_inst" File: D:/FPGA_test/cos_48M/rtl/audio/wm8978_cfg.v Line: 80
Info (12128): Elaborating entity "FM_Mod" for hierarchy "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst" File: D:/FPGA_test/cos_48M/rtl/FM/FM_top.v Line: 40
Info (12128): Elaborating entity "FM_mult" for hierarchy "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|FM_mult:FM_mult_inst" File: D:/FPGA_test/cos_48M/rtl/FM/FM_Mod.v Line: 20
Info (12128): Elaborating entity "lpm_mult" for hierarchy "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|FM_mult:FM_mult_inst|lpm_mult:lpm_mult_component" File: D:/FPGA_test/cos_48M/project/ip_core/FM_mult/FM_mult.v Line: 59
Info (12130): Elaborated megafunction instantiation "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|FM_mult:FM_mult_inst|lpm_mult:lpm_mult_component" File: D:/FPGA_test/cos_48M/project/ip_core/FM_mult/FM_mult.v Line: 59
Info (12133): Instantiated megafunction "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|FM_mult:FM_mult_inst|lpm_mult:lpm_mult_component" with the following parameter: File: D:/FPGA_test/cos_48M/project/ip_core/FM_mult/FM_mult.v Line: 59
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "16"
    Info (12134): Parameter "lpm_widthb" = "32"
    Info (12134): Parameter "lpm_widthp" = "48"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_r8n.tdf
    Info (12023): Found entity 1: mult_r8n File: D:/FPGA_test/cos_48M/project/db/mult_r8n.tdf Line: 30
Info (12128): Elaborating entity "mult_r8n" for hierarchy "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|FM_mult:FM_mult_inst|lpm_mult:lpm_mult_component|mult_r8n:auto_generated" File: d:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "fifo_48to8" for hierarchy "fifo_48to8:fifo_48to8_inst" File: D:/FPGA_test/cos_48M/rtl/mixer/mixer.v Line: 62
Warning (10034): Output port "q" at fifo.v(12) has no driver File: D:/FPGA_test/fifo_48to8/rtl/fifo.v Line: 12
Warning (12158): Entity "fifo_48to8" contains only dangling pins File: D:/FPGA_test/cos_48M/rtl/mixer/mixer.v Line: 62
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[0]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 34
        Warning (14320): Synthesized away node "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[1]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 56
        Warning (14320): Synthesized away node "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[2]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 78
        Warning (14320): Synthesized away node "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[3]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 100
        Warning (14320): Synthesized away node "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[4]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 122
        Warning (14320): Synthesized away node "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[5]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 144
        Warning (14320): Synthesized away node "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[6]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 166
        Warning (14320): Synthesized away node "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[7]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 188
        Warning (14320): Synthesized away node "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[8]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 210
        Warning (14320): Synthesized away node "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[9]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 232
        Warning (14320): Synthesized away node "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[10]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 254
        Warning (14320): Synthesized away node "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[11]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 276
        Warning (14320): Synthesized away node "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[12]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 298
        Warning (14320): Synthesized away node "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[13]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 320
        Warning (14320): Synthesized away node "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[14]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 342
        Warning (14320): Synthesized away node "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[15]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 364
        Warning (14320): Synthesized away node "dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[0]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 34
        Warning (14320): Synthesized away node "dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[1]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 56
        Warning (14320): Synthesized away node "dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[2]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 78
        Warning (14320): Synthesized away node "dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[3]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 100
        Warning (14320): Synthesized away node "dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[4]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 122
        Warning (14320): Synthesized away node "dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[5]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 144
        Warning (14320): Synthesized away node "dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[6]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 166
        Warning (14320): Synthesized away node "dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[7]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 188
        Warning (14320): Synthesized away node "dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[8]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 210
        Warning (14320): Synthesized away node "dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[9]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 232
        Warning (14320): Synthesized away node "dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[10]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 254
        Warning (14320): Synthesized away node "dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[11]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 276
        Warning (14320): Synthesized away node "dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[12]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 298
        Warning (14320): Synthesized away node "dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[13]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 320
        Warning (14320): Synthesized away node "dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[14]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 342
        Warning (14320): Synthesized away node "dds_make:dds_make_inst|sin:sin_inst0|altsyncram:altsyncram_component|altsyncram_ml91:auto_generated|q_a[15]" File: D:/FPGA_test/cos_48M/project/db/altsyncram_ml91.tdf Line: 364
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "MULT2:MULT2_inst|lpm_mult:lpm_mult_component|mult_q8n:auto_generated|mac_mult1" File: D:/FPGA_test/cos_48M/project/db/mult_q8n.tdf Line: 39
        Warning (14320): Synthesized away node "MULT2:MULT2_inst|lpm_mult:lpm_mult_component|mult_q8n:auto_generated|mac_mult3" File: D:/FPGA_test/cos_48M/project/db/mult_q8n.tdf Line: 48
        Warning (14320): Synthesized away node "MULT2:MULT2_inst|lpm_mult:lpm_mult_component|mult_q8n:auto_generated|w302w[0]" File: D:/FPGA_test/cos_48M/project/db/mult_q8n.tdf Line: 57
        Warning (14320): Synthesized away node "MULT2:MULT2_inst|lpm_mult:lpm_mult_component|mult_q8n:auto_generated|mac_out4" File: D:/FPGA_test/cos_48M/project/db/mult_q8n.tdf Line: 62
        Warning (14320): Synthesized away node "MULT1:MULT1_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|mac_mult1" File: D:/FPGA_test/cos_48M/project/db/mult_l8n.tdf Line: 35
        Warning (14320): Synthesized away node "MULT1:MULT1_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated|result[0]" File: D:/FPGA_test/cos_48M/project/db/mult_l8n.tdf Line: 44
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|FM_mult:FM_mult_inst|lpm_mult:lpm_mult_component|mult_r8n:auto_generated|mac_mult1" File: D:/FPGA_test/cos_48M/project/db/mult_r8n.tdf Line: 39
        Warning (14320): Synthesized away node "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|FM_mult:FM_mult_inst|lpm_mult:lpm_mult_component|mult_r8n:auto_generated|mac_mult3" File: D:/FPGA_test/cos_48M/project/db/mult_r8n.tdf Line: 48
        Warning (14320): Synthesized away node "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|FM_mult:FM_mult_inst|lpm_mult:lpm_mult_component|mult_r8n:auto_generated|w302w[0]" File: D:/FPGA_test/cos_48M/project/db/mult_r8n.tdf Line: 57
        Warning (14320): Synthesized away node "FM_top:FM_top_inst|FM_Mod:FM_Mod_inst|FM_mult:FM_mult_inst|lpm_mult:lpm_mult_component|mult_r8n:auto_generated|mac_out4" File: D:/FPGA_test/cos_48M/project/db/mult_r8n.tdf Line: 62
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "dds_make:dds_make_inst|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]" File: D:/FPGA_test/cos_48M/project/db/pll_altpll.v Line: 92
Warning (14026): LATCH primitive "FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg" is permanently enabled File: D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v Line: 79
Warning (14026): LATCH primitive "FM_top:FM_top_inst|audio_loopback:audio_loopback_inst|wm8978_cfg:wm8978_cfg_inst|i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg" is permanently enabled File: D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v Line: 79
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/FPGA_test/cos_48M/rtl/audio/i2c_ctrl.v Line: 36
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "data_out[0]" is stuck at GND File: D:/FPGA_test/cos_48M/rtl/mixer/mixer.v Line: 13
    Warning (13410): Pin "data_out[1]" is stuck at GND File: D:/FPGA_test/cos_48M/rtl/mixer/mixer.v Line: 13
    Warning (13410): Pin "data_out[2]" is stuck at GND File: D:/FPGA_test/cos_48M/rtl/mixer/mixer.v Line: 13
    Warning (13410): Pin "data_out[3]" is stuck at GND File: D:/FPGA_test/cos_48M/rtl/mixer/mixer.v Line: 13
    Warning (13410): Pin "data_out[4]" is stuck at GND File: D:/FPGA_test/cos_48M/rtl/mixer/mixer.v Line: 13
    Warning (13410): Pin "data_out[5]" is stuck at GND File: D:/FPGA_test/cos_48M/rtl/mixer/mixer.v Line: 13
    Warning (13410): Pin "data_out[6]" is stuck at GND File: D:/FPGA_test/cos_48M/rtl/mixer/mixer.v Line: 13
    Warning (13410): Pin "data_out[7]" is stuck at GND File: D:/FPGA_test/cos_48M/rtl/mixer/mixer.v Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17049): 124 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/FPGA_test/cos_48M/project/output_files/cos_48M.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "audio_bclk" File: D:/FPGA_test/cos_48M/rtl/mixer/mixer.v Line: 4
    Warning (15610): No output dependent on input pin "audio_lrc" File: D:/FPGA_test/cos_48M/rtl/mixer/mixer.v Line: 5
    Warning (15610): No output dependent on input pin "audio_adcdat" File: D:/FPGA_test/cos_48M/rtl/mixer/mixer.v Line: 6
Info (21057): Implemented 132 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 10 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 115 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 4812 megabytes
    Info: Processing ended: Sat Feb 26 21:00:21 2022
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/FPGA_test/cos_48M/project/output_files/cos_48M.map.smsg.


