#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Feb 23 14:22:27 2022
# Process ID: 12716
# Current directory: /home/tun24853/ece2613/lab4
# Command line: vivado -mode batch -source lab4_top_io_wrapper.tcl
# Log file: /home/tun24853/ece2613/lab4/vivado.log
# Journal file: /home/tun24853/ece2613/lab4/vivado.jou
# Running On: ece-000, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 4, Host memory: 16507 MB
#-----------------------------------------------------------
source lab4_top_io_wrapper.tcl
# set MODULE lab4_top_io_wrapper
# set SOURCE_FILES "lab4_top_io_wrapper.sv lab4_decoder.sv hamming7_4_decode.sv ../lab3/svn_seg_decoder.sv"
# set CONSTRAINTS lab4.xdc
# source ../syn_generic.tcl
## create_project $MODULE -in_memory -part xc7a35tcpg236-1
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2713.543 ; gain = 7.957 ; free physical = 1791 ; free virtual = 20830
## add_files $SOURCE_FILES
## read_xdc $CONSTRAINTS
## synth_design -name $MODULE -top $MODULE -part xc7a35tcpg236-1
Command: synth_design -name lab4_top_io_wrapper -top lab4_top_io_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13183
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2713.637 ; gain = 0.000 ; free physical = 180 ; free virtual = 18742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab4_top_io_wrapper' [/home/tun24853/ece2613/lab4/lab4_top_io_wrapper.sv:4]
INFO: [Synth 8-6157] synthesizing module 'lab4_decoder' [/home/tun24853/ece2613/lab4/lab4_decoder.sv:7]
INFO: [Synth 8-6157] synthesizing module 'svn_seg_decoder' [/home/tun24853/ece2613/lab3/svn_seg_decoder.sv:4]
WARNING: [Synth 8-87] always_comb on 'seg_out_reg' did not result in combinational logic [/home/tun24853/ece2613/lab3/svn_seg_decoder.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'svn_seg_decoder' (1#1) [/home/tun24853/ece2613/lab3/svn_seg_decoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'hamming7_4_decode' [/home/tun24853/ece2613/lab4/hamming7_4_decode.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'hamming7_4_decode' (2#1) [/home/tun24853/ece2613/lab4/hamming7_4_decode.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'lab4_decoder' (3#1) [/home/tun24853/ece2613/lab4/lab4_decoder.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'lab4_top_io_wrapper' (4#1) [/home/tun24853/ece2613/lab4/lab4_top_io_wrapper.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2713.637 ; gain = 0.000 ; free physical = 1220 ; free virtual = 19729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2713.637 ; gain = 0.000 ; free physical = 1193 ; free virtual = 19702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2713.637 ; gain = 0.000 ; free physical = 1193 ; free virtual = 19702
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2713.637 ; gain = 0.000 ; free physical = 1194 ; free virtual = 19703
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tun24853/ece2613/lab4/lab4.xdc]
Finished Parsing XDC File [/home/tun24853/ece2613/lab4/lab4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tun24853/ece2613/lab4/lab4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab4_top_io_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab4_top_io_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.559 ; gain = 0.000 ; free physical = 1169 ; free virtual = 19678
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.559 ; gain = 0.000 ; free physical = 1169 ; free virtual = 19678
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2745.559 ; gain = 31.922 ; free physical = 1186 ; free virtual = 19712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2745.559 ; gain = 31.922 ; free physical = 1187 ; free virtual = 19713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2745.559 ; gain = 31.922 ; free physical = 1185 ; free virtual = 19711
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'seg_out_reg' [/home/tun24853/ece2613/lab3/svn_seg_decoder.sv:13]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 1176 ; free virtual = 19702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	  16 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design lab4_top_io_wrapper has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design lab4_top_io_wrapper has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design lab4_top_io_wrapper has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design lab4_top_io_wrapper has port an[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (u1/u_svn/seg_out_reg[6]) is unused and will be removed from module lab4_top_io_wrapper.
WARNING: [Synth 8-3332] Sequential element (u1/u_svn/seg_out_reg[5]) is unused and will be removed from module lab4_top_io_wrapper.
WARNING: [Synth 8-3332] Sequential element (u1/u_svn/seg_out_reg[4]) is unused and will be removed from module lab4_top_io_wrapper.
WARNING: [Synth 8-3332] Sequential element (u1/u_svn/seg_out_reg[3]) is unused and will be removed from module lab4_top_io_wrapper.
WARNING: [Synth 8-3332] Sequential element (u1/u_svn/seg_out_reg[2]) is unused and will be removed from module lab4_top_io_wrapper.
WARNING: [Synth 8-3332] Sequential element (u1/u_svn/seg_out_reg[1]) is unused and will be removed from module lab4_top_io_wrapper.
WARNING: [Synth 8-3332] Sequential element (u1/u_svn/seg_out_reg[0]) is unused and will be removed from module lab4_top_io_wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 1145 ; free virtual = 19675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 961 ; free virtual = 19493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 961 ; free virtual = 19493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 961 ; free virtual = 19493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 1207 ; free virtual = 19751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 1207 ; free virtual = 19751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 1206 ; free virtual = 19750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 1205 ; free virtual = 19750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 1205 ; free virtual = 19749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 1205 ; free virtual = 19749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     3|
|2     |LUT6 |     7|
|3     |IBUF |     7|
|4     |OBUF |    15|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 1205 ; free virtual = 19749
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2745.562 ; gain = 0.004 ; free physical = 1253 ; free virtual = 19797
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2745.562 ; gain = 31.926 ; free physical = 1253 ; free virtual = 19797
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.562 ; gain = 0.000 ; free physical = 1337 ; free virtual = 19882
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tun24853/ece2613/lab4/lab4.xdc]
Finished Parsing XDC File [/home/tun24853/ece2613/lab4/lab4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.562 ; gain = 0.000 ; free physical = 1179 ; free virtual = 19729
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 674b82ff
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:49 . Memory (MB): peak = 2745.562 ; gain = 32.020 ; free physical = 1276 ; free virtual = 19826
## opt_design	;
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2753.562 ; gain = 8.000 ; free physical = 1143 ; free virtual = 19694

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1287c65c8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2795.375 ; gain = 41.812 ; free physical = 857 ; free virtual = 19410

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1287c65c8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3001.344 ; gain = 0.004 ; free physical = 640 ; free virtual = 19209
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1287c65c8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3001.344 ; gain = 0.004 ; free physical = 640 ; free virtual = 19209
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1287c65c8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3001.344 ; gain = 0.004 ; free physical = 640 ; free virtual = 19209
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1287c65c8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3001.344 ; gain = 0.004 ; free physical = 639 ; free virtual = 19208
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1287c65c8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3001.344 ; gain = 0.004 ; free physical = 639 ; free virtual = 19208
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1287c65c8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3001.344 ; gain = 0.004 ; free physical = 639 ; free virtual = 19208
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.344 ; gain = 0.000 ; free physical = 639 ; free virtual = 19207
Ending Logic Optimization Task | Checksum: 1287c65c8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3001.344 ; gain = 0.004 ; free physical = 639 ; free virtual = 19207

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1287c65c8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3001.344 ; gain = 0.000 ; free physical = 831 ; free virtual = 19400

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1287c65c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.344 ; gain = 0.000 ; free physical = 831 ; free virtual = 19400

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.344 ; gain = 0.000 ; free physical = 831 ; free virtual = 19400
Ending Netlist Obfuscation Task | Checksum: 1287c65c8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.344 ; gain = 0.000 ; free physical = 831 ; free virtual = 19400
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3001.344 ; gain = 255.781 ; free physical = 831 ; free virtual = 19400
## place_design	;
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.359 ; gain = 0.000 ; free physical = 785 ; free virtual = 19355
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c130e2c9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3033.359 ; gain = 0.000 ; free physical = 785 ; free virtual = 19355
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.359 ; gain = 0.000 ; free physical = 785 ; free virtual = 19355

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c130e2c9

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3033.359 ; gain = 0.000 ; free physical = 809 ; free virtual = 19379

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13ee2a925

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3033.359 ; gain = 0.000 ; free physical = 807 ; free virtual = 19378

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13ee2a925

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3033.359 ; gain = 0.000 ; free physical = 806 ; free virtual = 19376
Phase 1 Placer Initialization | Checksum: 13ee2a925

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3033.359 ; gain = 0.000 ; free physical = 805 ; free virtual = 19375

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13ee2a925

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3033.359 ; gain = 0.000 ; free physical = 805 ; free virtual = 19375

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13ee2a925

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3033.359 ; gain = 0.000 ; free physical = 805 ; free virtual = 19375

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13ee2a925

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3033.359 ; gain = 0.000 ; free physical = 805 ; free virtual = 19375

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: f5d2e42c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.367 ; gain = 16.008 ; free physical = 771 ; free virtual = 19345
Phase 2 Global Placement | Checksum: f5d2e42c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.367 ; gain = 16.008 ; free physical = 771 ; free virtual = 19345

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f5d2e42c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.367 ; gain = 16.008 ; free physical = 769 ; free virtual = 19343

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 104714ade

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.367 ; gain = 16.008 ; free physical = 771 ; free virtual = 19344

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1906852d5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.367 ; gain = 16.008 ; free physical = 770 ; free virtual = 19344

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1906852d5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.367 ; gain = 16.008 ; free physical = 770 ; free virtual = 19344

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 112480000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3050.371 ; gain = 17.012 ; free physical = 769 ; free virtual = 19343

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 112480000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3050.371 ; gain = 17.012 ; free physical = 769 ; free virtual = 19343

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 112480000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3050.371 ; gain = 17.012 ; free physical = 769 ; free virtual = 19343
Phase 3 Detail Placement | Checksum: 112480000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3050.371 ; gain = 17.012 ; free physical = 769 ; free virtual = 19343

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 112480000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3050.371 ; gain = 17.012 ; free physical = 769 ; free virtual = 19343

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 112480000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3050.371 ; gain = 17.012 ; free physical = 769 ; free virtual = 19342

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 112480000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3050.371 ; gain = 17.012 ; free physical = 769 ; free virtual = 19342
Phase 4.3 Placer Reporting | Checksum: 112480000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3050.371 ; gain = 17.012 ; free physical = 768 ; free virtual = 19342

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3050.371 ; gain = 0.000 ; free physical = 768 ; free virtual = 19342

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3050.371 ; gain = 17.012 ; free physical = 768 ; free virtual = 19342
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 112480000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3050.371 ; gain = 17.012 ; free physical = 768 ; free virtual = 19341
Ending Placer Task | Checksum: b8e5a312

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3050.371 ; gain = 17.012 ; free physical = 768 ; free virtual = 19342
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
## phys_opt_design	;
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
## route_design	;
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 56eb0cd9 ConstDB: 0 ShapeSum: 61fa9639 RouteDB: 0
Post Restoration Checksum: NetGraph: 40bf6658 NumContArr: cf03251c Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 10fc28b74

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 3069.391 ; gain = 11.016 ; free physical = 470 ; free virtual = 19044

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 10fc28b74

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 3069.391 ; gain = 11.016 ; free physical = 454 ; free virtual = 19028

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10fc28b74

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 3069.391 ; gain = 11.016 ; free physical = 454 ; free virtual = 19028
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 17
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 17
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: f0ff32f5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3069.391 ; gain = 11.016 ; free physical = 447 ; free virtual = 19021

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: f0ff32f5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3069.391 ; gain = 11.016 ; free physical = 449 ; free virtual = 19024
Phase 3 Initial Routing | Checksum: 522d674e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3069.391 ; gain = 11.016 ; free physical = 446 ; free virtual = 19021

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1228a9a03

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3069.391 ; gain = 11.016 ; free physical = 443 ; free virtual = 19018
Phase 4 Rip-up And Reroute | Checksum: 1228a9a03

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3069.391 ; gain = 11.016 ; free physical = 443 ; free virtual = 19018

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1228a9a03

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3069.391 ; gain = 11.016 ; free physical = 444 ; free virtual = 19018

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1228a9a03

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3069.391 ; gain = 11.016 ; free physical = 444 ; free virtual = 19018
Phase 6 Post Hold Fix | Checksum: 1228a9a03

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3069.391 ; gain = 11.016 ; free physical = 444 ; free virtual = 19018

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0131547 %
  Global Horizontal Routing Utilization  = 0.0355284 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 18.018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1228a9a03

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3069.391 ; gain = 11.016 ; free physical = 438 ; free virtual = 19012

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1228a9a03

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3069.391 ; gain = 11.016 ; free physical = 437 ; free virtual = 19011

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 91caa80a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3093.402 ; gain = 35.027 ; free physical = 435 ; free virtual = 19009
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3093.402 ; gain = 35.027 ; free physical = 454 ; free virtual = 19029

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 3093.402 ; gain = 43.031 ; free physical = 454 ; free virtual = 19029
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
## report_timing_summary	;
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Feb 23 14:24:19 2022
| Host         : ece-000 running 64-bit unknown
| Command      : report_timing_summary
| Design       : lab4_top_io_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


## write_bitstream -force $MODULE.bit	;
Command: write_bitstream -force lab4_top_io_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/courses/ece_2612/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab4_top_io_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3350.684 ; gain = 257.281 ; free physical = 1972 ; free virtual = 20426
## file delete [glob -nocomplain vivado*.backup.*]
INFO: [Common 17-206] Exiting Vivado at Wed Feb 23 14:24:31 2022...
