// Seed: 4117136943
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout uwire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_4;
  ;
  always @(posedge id_4 or posedge id_3) id_4 = -1;
  assign id_3 = -1 - id_4;
endmodule
module module_1 #(
    parameter id_6 = 32'd2
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input logic [7:0] id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire _id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_10
  );
endmodule
