
RC_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fc70  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  0800fe48  0800fe48  00010e48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fe78  0800fe78  0001104c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800fe78  0800fe78  0001104c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800fe78  0800fe78  0001104c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fe78  0800fe78  00010e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fe7c  0800fe7c  00010e7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000004c  20000000  0800fe80  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000035f0  2000004c  0800fecc  0001104c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000363c  0800fecc  0001163c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001104c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ddb3  00000000  00000000  0001107c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003435  00000000  00000000  0002ee2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001798  00000000  00000000  00032268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001227  00000000  00000000  00033a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b0e4  00000000  00000000  00034c27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cf16  00000000  00000000  0005fd0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012d359  00000000  00000000  0007cc21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a9f7a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067b0  00000000  00000000  001a9fc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  001b0770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000004c 	.word	0x2000004c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800fe30 	.word	0x0800fe30

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000050 	.word	0x20000050
 8000214:	0800fe30 	.word	0x0800fe30

08000218 <__aeabi_dmul>:
 8000218:	b570      	push	{r4, r5, r6, lr}
 800021a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800021e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000222:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000226:	bf1d      	ittte	ne
 8000228:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800022c:	ea94 0f0c 	teqne	r4, ip
 8000230:	ea95 0f0c 	teqne	r5, ip
 8000234:	f000 f8de 	bleq	80003f4 <__aeabi_dmul+0x1dc>
 8000238:	442c      	add	r4, r5
 800023a:	ea81 0603 	eor.w	r6, r1, r3
 800023e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000242:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000246:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800024a:	bf18      	it	ne
 800024c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000250:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000254:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000258:	d038      	beq.n	80002cc <__aeabi_dmul+0xb4>
 800025a:	fba0 ce02 	umull	ip, lr, r0, r2
 800025e:	f04f 0500 	mov.w	r5, #0
 8000262:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000266:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800026a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800026e:	f04f 0600 	mov.w	r6, #0
 8000272:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000276:	f09c 0f00 	teq	ip, #0
 800027a:	bf18      	it	ne
 800027c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000280:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000284:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000288:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800028c:	d204      	bcs.n	8000298 <__aeabi_dmul+0x80>
 800028e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000292:	416d      	adcs	r5, r5
 8000294:	eb46 0606 	adc.w	r6, r6, r6
 8000298:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800029c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80002b0:	bf88      	it	hi
 80002b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80002b6:	d81e      	bhi.n	80002f6 <__aeabi_dmul+0xde>
 80002b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002bc:	bf08      	it	eq
 80002be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002c2:	f150 0000 	adcs.w	r0, r0, #0
 80002c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ca:	bd70      	pop	{r4, r5, r6, pc}
 80002cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002d0:	ea46 0101 	orr.w	r1, r6, r1
 80002d4:	ea40 0002 	orr.w	r0, r0, r2
 80002d8:	ea81 0103 	eor.w	r1, r1, r3
 80002dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002e0:	bfc2      	ittt	gt
 80002e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002ea:	bd70      	popgt	{r4, r5, r6, pc}
 80002ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002f0:	f04f 0e00 	mov.w	lr, #0
 80002f4:	3c01      	subs	r4, #1
 80002f6:	f300 80ab 	bgt.w	8000450 <__aeabi_dmul+0x238>
 80002fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002fe:	bfde      	ittt	le
 8000300:	2000      	movle	r0, #0
 8000302:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000306:	bd70      	pople	{r4, r5, r6, pc}
 8000308:	f1c4 0400 	rsb	r4, r4, #0
 800030c:	3c20      	subs	r4, #32
 800030e:	da35      	bge.n	800037c <__aeabi_dmul+0x164>
 8000310:	340c      	adds	r4, #12
 8000312:	dc1b      	bgt.n	800034c <__aeabi_dmul+0x134>
 8000314:	f104 0414 	add.w	r4, r4, #20
 8000318:	f1c4 0520 	rsb	r5, r4, #32
 800031c:	fa00 f305 	lsl.w	r3, r0, r5
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f205 	lsl.w	r2, r1, r5
 8000328:	ea40 0002 	orr.w	r0, r0, r2
 800032c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000330:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000334:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000338:	fa21 f604 	lsr.w	r6, r1, r4
 800033c:	eb42 0106 	adc.w	r1, r2, r6
 8000340:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000344:	bf08      	it	eq
 8000346:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800034a:	bd70      	pop	{r4, r5, r6, pc}
 800034c:	f1c4 040c 	rsb	r4, r4, #12
 8000350:	f1c4 0520 	rsb	r5, r4, #32
 8000354:	fa00 f304 	lsl.w	r3, r0, r4
 8000358:	fa20 f005 	lsr.w	r0, r0, r5
 800035c:	fa01 f204 	lsl.w	r2, r1, r4
 8000360:	ea40 0002 	orr.w	r0, r0, r2
 8000364:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000368:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000374:	bf08      	it	eq
 8000376:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800037a:	bd70      	pop	{r4, r5, r6, pc}
 800037c:	f1c4 0520 	rsb	r5, r4, #32
 8000380:	fa00 f205 	lsl.w	r2, r0, r5
 8000384:	ea4e 0e02 	orr.w	lr, lr, r2
 8000388:	fa20 f304 	lsr.w	r3, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea43 0302 	orr.w	r3, r3, r2
 8000394:	fa21 f004 	lsr.w	r0, r1, r4
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	fa21 f204 	lsr.w	r2, r1, r4
 80003a0:	ea20 0002 	bic.w	r0, r0, r2
 80003a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f094 0f00 	teq	r4, #0
 80003b8:	d10f      	bne.n	80003da <__aeabi_dmul+0x1c2>
 80003ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003be:	0040      	lsls	r0, r0, #1
 80003c0:	eb41 0101 	adc.w	r1, r1, r1
 80003c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003c8:	bf08      	it	eq
 80003ca:	3c01      	subeq	r4, #1
 80003cc:	d0f7      	beq.n	80003be <__aeabi_dmul+0x1a6>
 80003ce:	ea41 0106 	orr.w	r1, r1, r6
 80003d2:	f095 0f00 	teq	r5, #0
 80003d6:	bf18      	it	ne
 80003d8:	4770      	bxne	lr
 80003da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003de:	0052      	lsls	r2, r2, #1
 80003e0:	eb43 0303 	adc.w	r3, r3, r3
 80003e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003e8:	bf08      	it	eq
 80003ea:	3d01      	subeq	r5, #1
 80003ec:	d0f7      	beq.n	80003de <__aeabi_dmul+0x1c6>
 80003ee:	ea43 0306 	orr.w	r3, r3, r6
 80003f2:	4770      	bx	lr
 80003f4:	ea94 0f0c 	teq	r4, ip
 80003f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003fc:	bf18      	it	ne
 80003fe:	ea95 0f0c 	teqne	r5, ip
 8000402:	d00c      	beq.n	800041e <__aeabi_dmul+0x206>
 8000404:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000408:	bf18      	it	ne
 800040a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800040e:	d1d1      	bne.n	80003b4 <__aeabi_dmul+0x19c>
 8000410:	ea81 0103 	eor.w	r1, r1, r3
 8000414:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000418:	f04f 0000 	mov.w	r0, #0
 800041c:	bd70      	pop	{r4, r5, r6, pc}
 800041e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000422:	bf06      	itte	eq
 8000424:	4610      	moveq	r0, r2
 8000426:	4619      	moveq	r1, r3
 8000428:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800042c:	d019      	beq.n	8000462 <__aeabi_dmul+0x24a>
 800042e:	ea94 0f0c 	teq	r4, ip
 8000432:	d102      	bne.n	800043a <__aeabi_dmul+0x222>
 8000434:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000438:	d113      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800043a:	ea95 0f0c 	teq	r5, ip
 800043e:	d105      	bne.n	800044c <__aeabi_dmul+0x234>
 8000440:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000444:	bf1c      	itt	ne
 8000446:	4610      	movne	r0, r2
 8000448:	4619      	movne	r1, r3
 800044a:	d10a      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800044c:	ea81 0103 	eor.w	r1, r1, r3
 8000450:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000454:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd70      	pop	{r4, r5, r6, pc}
 8000462:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000466:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800046a:	bd70      	pop	{r4, r5, r6, pc}

0800046c <__aeabi_drsub>:
 800046c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	e002      	b.n	8000478 <__adddf3>
 8000472:	bf00      	nop

08000474 <__aeabi_dsub>:
 8000474:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000478 <__adddf3>:
 8000478:	b530      	push	{r4, r5, lr}
 800047a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800047e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000482:	ea94 0f05 	teq	r4, r5
 8000486:	bf08      	it	eq
 8000488:	ea90 0f02 	teqeq	r0, r2
 800048c:	bf1f      	itttt	ne
 800048e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000492:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000496:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800049a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800049e:	f000 80e2 	beq.w	8000666 <__adddf3+0x1ee>
 80004a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004aa:	bfb8      	it	lt
 80004ac:	426d      	neglt	r5, r5
 80004ae:	dd0c      	ble.n	80004ca <__adddf3+0x52>
 80004b0:	442c      	add	r4, r5
 80004b2:	ea80 0202 	eor.w	r2, r0, r2
 80004b6:	ea81 0303 	eor.w	r3, r1, r3
 80004ba:	ea82 0000 	eor.w	r0, r2, r0
 80004be:	ea83 0101 	eor.w	r1, r3, r1
 80004c2:	ea80 0202 	eor.w	r2, r0, r2
 80004c6:	ea81 0303 	eor.w	r3, r1, r3
 80004ca:	2d36      	cmp	r5, #54	@ 0x36
 80004cc:	bf88      	it	hi
 80004ce:	bd30      	pophi	{r4, r5, pc}
 80004d0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004d8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004e0:	d002      	beq.n	80004e8 <__adddf3+0x70>
 80004e2:	4240      	negs	r0, r0
 80004e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004e8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004f4:	d002      	beq.n	80004fc <__adddf3+0x84>
 80004f6:	4252      	negs	r2, r2
 80004f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004fc:	ea94 0f05 	teq	r4, r5
 8000500:	f000 80a7 	beq.w	8000652 <__adddf3+0x1da>
 8000504:	f1a4 0401 	sub.w	r4, r4, #1
 8000508:	f1d5 0e20 	rsbs	lr, r5, #32
 800050c:	db0d      	blt.n	800052a <__adddf3+0xb2>
 800050e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000512:	fa22 f205 	lsr.w	r2, r2, r5
 8000516:	1880      	adds	r0, r0, r2
 8000518:	f141 0100 	adc.w	r1, r1, #0
 800051c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000520:	1880      	adds	r0, r0, r2
 8000522:	fa43 f305 	asr.w	r3, r3, r5
 8000526:	4159      	adcs	r1, r3
 8000528:	e00e      	b.n	8000548 <__adddf3+0xd0>
 800052a:	f1a5 0520 	sub.w	r5, r5, #32
 800052e:	f10e 0e20 	add.w	lr, lr, #32
 8000532:	2a01      	cmp	r2, #1
 8000534:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000538:	bf28      	it	cs
 800053a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800053e:	fa43 f305 	asr.w	r3, r3, r5
 8000542:	18c0      	adds	r0, r0, r3
 8000544:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800054c:	d507      	bpl.n	800055e <__adddf3+0xe6>
 800054e:	f04f 0e00 	mov.w	lr, #0
 8000552:	f1dc 0c00 	rsbs	ip, ip, #0
 8000556:	eb7e 0000 	sbcs.w	r0, lr, r0
 800055a:	eb6e 0101 	sbc.w	r1, lr, r1
 800055e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000562:	d31b      	bcc.n	800059c <__adddf3+0x124>
 8000564:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000568:	d30c      	bcc.n	8000584 <__adddf3+0x10c>
 800056a:	0849      	lsrs	r1, r1, #1
 800056c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000570:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000574:	f104 0401 	add.w	r4, r4, #1
 8000578:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800057c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000580:	f080 809a 	bcs.w	80006b8 <__adddf3+0x240>
 8000584:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000588:	bf08      	it	eq
 800058a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800058e:	f150 0000 	adcs.w	r0, r0, #0
 8000592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000596:	ea41 0105 	orr.w	r1, r1, r5
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005a0:	4140      	adcs	r0, r0
 80005a2:	eb41 0101 	adc.w	r1, r1, r1
 80005a6:	3c01      	subs	r4, #1
 80005a8:	bf28      	it	cs
 80005aa:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005ae:	d2e9      	bcs.n	8000584 <__adddf3+0x10c>
 80005b0:	f091 0f00 	teq	r1, #0
 80005b4:	bf04      	itt	eq
 80005b6:	4601      	moveq	r1, r0
 80005b8:	2000      	moveq	r0, #0
 80005ba:	fab1 f381 	clz	r3, r1
 80005be:	bf08      	it	eq
 80005c0:	3320      	addeq	r3, #32
 80005c2:	f1a3 030b 	sub.w	r3, r3, #11
 80005c6:	f1b3 0220 	subs.w	r2, r3, #32
 80005ca:	da0c      	bge.n	80005e6 <__adddf3+0x16e>
 80005cc:	320c      	adds	r2, #12
 80005ce:	dd08      	ble.n	80005e2 <__adddf3+0x16a>
 80005d0:	f102 0c14 	add.w	ip, r2, #20
 80005d4:	f1c2 020c 	rsb	r2, r2, #12
 80005d8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005dc:	fa21 f102 	lsr.w	r1, r1, r2
 80005e0:	e00c      	b.n	80005fc <__adddf3+0x184>
 80005e2:	f102 0214 	add.w	r2, r2, #20
 80005e6:	bfd8      	it	le
 80005e8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ec:	fa01 f102 	lsl.w	r1, r1, r2
 80005f0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005f4:	bfdc      	itt	le
 80005f6:	ea41 010c 	orrle.w	r1, r1, ip
 80005fa:	4090      	lslle	r0, r2
 80005fc:	1ae4      	subs	r4, r4, r3
 80005fe:	bfa2      	ittt	ge
 8000600:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000604:	4329      	orrge	r1, r5
 8000606:	bd30      	popge	{r4, r5, pc}
 8000608:	ea6f 0404 	mvn.w	r4, r4
 800060c:	3c1f      	subs	r4, #31
 800060e:	da1c      	bge.n	800064a <__adddf3+0x1d2>
 8000610:	340c      	adds	r4, #12
 8000612:	dc0e      	bgt.n	8000632 <__adddf3+0x1ba>
 8000614:	f104 0414 	add.w	r4, r4, #20
 8000618:	f1c4 0220 	rsb	r2, r4, #32
 800061c:	fa20 f004 	lsr.w	r0, r0, r4
 8000620:	fa01 f302 	lsl.w	r3, r1, r2
 8000624:	ea40 0003 	orr.w	r0, r0, r3
 8000628:	fa21 f304 	lsr.w	r3, r1, r4
 800062c:	ea45 0103 	orr.w	r1, r5, r3
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	f1c4 040c 	rsb	r4, r4, #12
 8000636:	f1c4 0220 	rsb	r2, r4, #32
 800063a:	fa20 f002 	lsr.w	r0, r0, r2
 800063e:	fa01 f304 	lsl.w	r3, r1, r4
 8000642:	ea40 0003 	orr.w	r0, r0, r3
 8000646:	4629      	mov	r1, r5
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	fa21 f004 	lsr.w	r0, r1, r4
 800064e:	4629      	mov	r1, r5
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	f094 0f00 	teq	r4, #0
 8000656:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800065a:	bf06      	itte	eq
 800065c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000660:	3401      	addeq	r4, #1
 8000662:	3d01      	subne	r5, #1
 8000664:	e74e      	b.n	8000504 <__adddf3+0x8c>
 8000666:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800066a:	bf18      	it	ne
 800066c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000670:	d029      	beq.n	80006c6 <__adddf3+0x24e>
 8000672:	ea94 0f05 	teq	r4, r5
 8000676:	bf08      	it	eq
 8000678:	ea90 0f02 	teqeq	r0, r2
 800067c:	d005      	beq.n	800068a <__adddf3+0x212>
 800067e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000682:	bf04      	itt	eq
 8000684:	4619      	moveq	r1, r3
 8000686:	4610      	moveq	r0, r2
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	ea91 0f03 	teq	r1, r3
 800068e:	bf1e      	ittt	ne
 8000690:	2100      	movne	r1, #0
 8000692:	2000      	movne	r0, #0
 8000694:	bd30      	popne	{r4, r5, pc}
 8000696:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800069a:	d105      	bne.n	80006a8 <__adddf3+0x230>
 800069c:	0040      	lsls	r0, r0, #1
 800069e:	4149      	adcs	r1, r1
 80006a0:	bf28      	it	cs
 80006a2:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006a6:	bd30      	pop	{r4, r5, pc}
 80006a8:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006ac:	bf3c      	itt	cc
 80006ae:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006b2:	bd30      	popcc	{r4, r5, pc}
 80006b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b8:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006bc:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd30      	pop	{r4, r5, pc}
 80006c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ca:	bf1a      	itte	ne
 80006cc:	4619      	movne	r1, r3
 80006ce:	4610      	movne	r0, r2
 80006d0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006d4:	bf1c      	itt	ne
 80006d6:	460b      	movne	r3, r1
 80006d8:	4602      	movne	r2, r0
 80006da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006de:	bf06      	itte	eq
 80006e0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006e4:	ea91 0f03 	teqeq	r1, r3
 80006e8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006ec:	bd30      	pop	{r4, r5, pc}
 80006ee:	bf00      	nop

080006f0 <__aeabi_ui2d>:
 80006f0:	f090 0f00 	teq	r0, #0
 80006f4:	bf04      	itt	eq
 80006f6:	2100      	moveq	r1, #0
 80006f8:	4770      	bxeq	lr
 80006fa:	b530      	push	{r4, r5, lr}
 80006fc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000700:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000704:	f04f 0500 	mov.w	r5, #0
 8000708:	f04f 0100 	mov.w	r1, #0
 800070c:	e750      	b.n	80005b0 <__adddf3+0x138>
 800070e:	bf00      	nop

08000710 <__aeabi_i2d>:
 8000710:	f090 0f00 	teq	r0, #0
 8000714:	bf04      	itt	eq
 8000716:	2100      	moveq	r1, #0
 8000718:	4770      	bxeq	lr
 800071a:	b530      	push	{r4, r5, lr}
 800071c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000720:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000724:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000728:	bf48      	it	mi
 800072a:	4240      	negmi	r0, r0
 800072c:	f04f 0100 	mov.w	r1, #0
 8000730:	e73e      	b.n	80005b0 <__adddf3+0x138>
 8000732:	bf00      	nop

08000734 <__aeabi_f2d>:
 8000734:	0042      	lsls	r2, r0, #1
 8000736:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800073a:	ea4f 0131 	mov.w	r1, r1, rrx
 800073e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000742:	bf1f      	itttt	ne
 8000744:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000748:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800074c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000750:	4770      	bxne	lr
 8000752:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000756:	bf08      	it	eq
 8000758:	4770      	bxeq	lr
 800075a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800075e:	bf04      	itt	eq
 8000760:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000764:	4770      	bxeq	lr
 8000766:	b530      	push	{r4, r5, lr}
 8000768:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800076c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	e71c      	b.n	80005b0 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_ul2d>:
 8000778:	ea50 0201 	orrs.w	r2, r0, r1
 800077c:	bf08      	it	eq
 800077e:	4770      	bxeq	lr
 8000780:	b530      	push	{r4, r5, lr}
 8000782:	f04f 0500 	mov.w	r5, #0
 8000786:	e00a      	b.n	800079e <__aeabi_l2d+0x16>

08000788 <__aeabi_l2d>:
 8000788:	ea50 0201 	orrs.w	r2, r0, r1
 800078c:	bf08      	it	eq
 800078e:	4770      	bxeq	lr
 8000790:	b530      	push	{r4, r5, lr}
 8000792:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000796:	d502      	bpl.n	800079e <__aeabi_l2d+0x16>
 8000798:	4240      	negs	r0, r0
 800079a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800079e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007a2:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007aa:	f43f aed8 	beq.w	800055e <__adddf3+0xe6>
 80007ae:	f04f 0203 	mov.w	r2, #3
 80007b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007b6:	bf18      	it	ne
 80007b8:	3203      	addne	r2, #3
 80007ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007be:	bf18      	it	ne
 80007c0:	3203      	addne	r2, #3
 80007c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007c6:	f1c2 0320 	rsb	r3, r2, #32
 80007ca:	fa00 fc03 	lsl.w	ip, r0, r3
 80007ce:	fa20 f002 	lsr.w	r0, r0, r2
 80007d2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007d6:	ea40 000e 	orr.w	r0, r0, lr
 80007da:	fa21 f102 	lsr.w	r1, r1, r2
 80007de:	4414      	add	r4, r2
 80007e0:	e6bd      	b.n	800055e <__adddf3+0xe6>
 80007e2:	bf00      	nop

080007e4 <__gedf2>:
 80007e4:	f04f 3cff 	mov.w	ip, #4294967295
 80007e8:	e006      	b.n	80007f8 <__cmpdf2+0x4>
 80007ea:	bf00      	nop

080007ec <__ledf2>:
 80007ec:	f04f 0c01 	mov.w	ip, #1
 80007f0:	e002      	b.n	80007f8 <__cmpdf2+0x4>
 80007f2:	bf00      	nop

080007f4 <__cmpdf2>:
 80007f4:	f04f 0c01 	mov.w	ip, #1
 80007f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000800:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000804:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800080e:	d01b      	beq.n	8000848 <__cmpdf2+0x54>
 8000810:	b001      	add	sp, #4
 8000812:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000816:	bf0c      	ite	eq
 8000818:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800081c:	ea91 0f03 	teqne	r1, r3
 8000820:	bf02      	ittt	eq
 8000822:	ea90 0f02 	teqeq	r0, r2
 8000826:	2000      	moveq	r0, #0
 8000828:	4770      	bxeq	lr
 800082a:	f110 0f00 	cmn.w	r0, #0
 800082e:	ea91 0f03 	teq	r1, r3
 8000832:	bf58      	it	pl
 8000834:	4299      	cmppl	r1, r3
 8000836:	bf08      	it	eq
 8000838:	4290      	cmpeq	r0, r2
 800083a:	bf2c      	ite	cs
 800083c:	17d8      	asrcs	r0, r3, #31
 800083e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000842:	f040 0001 	orr.w	r0, r0, #1
 8000846:	4770      	bx	lr
 8000848:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800084c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000850:	d102      	bne.n	8000858 <__cmpdf2+0x64>
 8000852:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000856:	d107      	bne.n	8000868 <__cmpdf2+0x74>
 8000858:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800085c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000860:	d1d6      	bne.n	8000810 <__cmpdf2+0x1c>
 8000862:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000866:	d0d3      	beq.n	8000810 <__cmpdf2+0x1c>
 8000868:	f85d 0b04 	ldr.w	r0, [sp], #4
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop

08000870 <__aeabi_cdrcmple>:
 8000870:	4684      	mov	ip, r0
 8000872:	4610      	mov	r0, r2
 8000874:	4662      	mov	r2, ip
 8000876:	468c      	mov	ip, r1
 8000878:	4619      	mov	r1, r3
 800087a:	4663      	mov	r3, ip
 800087c:	e000      	b.n	8000880 <__aeabi_cdcmpeq>
 800087e:	bf00      	nop

08000880 <__aeabi_cdcmpeq>:
 8000880:	b501      	push	{r0, lr}
 8000882:	f7ff ffb7 	bl	80007f4 <__cmpdf2>
 8000886:	2800      	cmp	r0, #0
 8000888:	bf48      	it	mi
 800088a:	f110 0f00 	cmnmi.w	r0, #0
 800088e:	bd01      	pop	{r0, pc}

08000890 <__aeabi_dcmpeq>:
 8000890:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000894:	f7ff fff4 	bl	8000880 <__aeabi_cdcmpeq>
 8000898:	bf0c      	ite	eq
 800089a:	2001      	moveq	r0, #1
 800089c:	2000      	movne	r0, #0
 800089e:	f85d fb08 	ldr.w	pc, [sp], #8
 80008a2:	bf00      	nop

080008a4 <__aeabi_dcmplt>:
 80008a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008a8:	f7ff ffea 	bl	8000880 <__aeabi_cdcmpeq>
 80008ac:	bf34      	ite	cc
 80008ae:	2001      	movcc	r0, #1
 80008b0:	2000      	movcs	r0, #0
 80008b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80008b6:	bf00      	nop

080008b8 <__aeabi_dcmple>:
 80008b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008bc:	f7ff ffe0 	bl	8000880 <__aeabi_cdcmpeq>
 80008c0:	bf94      	ite	ls
 80008c2:	2001      	movls	r0, #1
 80008c4:	2000      	movhi	r0, #0
 80008c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008ca:	bf00      	nop

080008cc <__aeabi_dcmpge>:
 80008cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008d0:	f7ff ffce 	bl	8000870 <__aeabi_cdrcmple>
 80008d4:	bf94      	ite	ls
 80008d6:	2001      	movls	r0, #1
 80008d8:	2000      	movhi	r0, #0
 80008da:	f85d fb08 	ldr.w	pc, [sp], #8
 80008de:	bf00      	nop

080008e0 <__aeabi_dcmpgt>:
 80008e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008e4:	f7ff ffc4 	bl	8000870 <__aeabi_cdrcmple>
 80008e8:	bf34      	ite	cc
 80008ea:	2001      	movcc	r0, #1
 80008ec:	2000      	movcs	r0, #0
 80008ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80008f2:	bf00      	nop

080008f4 <__aeabi_d2iz>:
 80008f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008fc:	d215      	bcs.n	800092a <__aeabi_d2iz+0x36>
 80008fe:	d511      	bpl.n	8000924 <__aeabi_d2iz+0x30>
 8000900:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000904:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000908:	d912      	bls.n	8000930 <__aeabi_d2iz+0x3c>
 800090a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800090e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000912:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000916:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800091a:	fa23 f002 	lsr.w	r0, r3, r2
 800091e:	bf18      	it	ne
 8000920:	4240      	negne	r0, r0
 8000922:	4770      	bx	lr
 8000924:	f04f 0000 	mov.w	r0, #0
 8000928:	4770      	bx	lr
 800092a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800092e:	d105      	bne.n	800093c <__aeabi_d2iz+0x48>
 8000930:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000934:	bf08      	it	eq
 8000936:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800093a:	4770      	bx	lr
 800093c:	f04f 0000 	mov.w	r0, #0
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop

08000944 <__aeabi_d2f>:
 8000944:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000948:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 800094c:	bf24      	itt	cs
 800094e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000952:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000956:	d90d      	bls.n	8000974 <__aeabi_d2f+0x30>
 8000958:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800095c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000960:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000964:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000968:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800096c:	bf08      	it	eq
 800096e:	f020 0001 	biceq.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000978:	d121      	bne.n	80009be <__aeabi_d2f+0x7a>
 800097a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800097e:	bfbc      	itt	lt
 8000980:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000984:	4770      	bxlt	lr
 8000986:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800098a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800098e:	f1c2 0218 	rsb	r2, r2, #24
 8000992:	f1c2 0c20 	rsb	ip, r2, #32
 8000996:	fa10 f30c 	lsls.w	r3, r0, ip
 800099a:	fa20 f002 	lsr.w	r0, r0, r2
 800099e:	bf18      	it	ne
 80009a0:	f040 0001 	orrne.w	r0, r0, #1
 80009a4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009a8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009ac:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009b0:	ea40 000c 	orr.w	r0, r0, ip
 80009b4:	fa23 f302 	lsr.w	r3, r3, r2
 80009b8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009bc:	e7cc      	b.n	8000958 <__aeabi_d2f+0x14>
 80009be:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009c2:	d107      	bne.n	80009d4 <__aeabi_d2f+0x90>
 80009c4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009c8:	bf1e      	ittt	ne
 80009ca:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80009ce:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80009d2:	4770      	bxne	lr
 80009d4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80009d8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80009dc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop

080009e4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b09a      	sub	sp, #104	@ 0x68
 80009e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80009ea:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80009ee:	2200      	movs	r2, #0
 80009f0:	601a      	str	r2, [r3, #0]
 80009f2:	605a      	str	r2, [r3, #4]
 80009f4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80009f6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80009fa:	2220      	movs	r2, #32
 80009fc:	2100      	movs	r1, #0
 80009fe:	4618      	mov	r0, r3
 8000a00:	f00f f8d5 	bl	800fbae <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000a04:	463b      	mov	r3, r7
 8000a06:	223c      	movs	r2, #60	@ 0x3c
 8000a08:	2100      	movs	r1, #0
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f00f f8cf 	bl	800fbae <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000a10:	4b5d      	ldr	r3, [pc, #372]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000a12:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000a16:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000a18:	4b5b      	ldr	r3, [pc, #364]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000a1a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000a1e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a20:	4b59      	ldr	r3, [pc, #356]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a26:	4b58      	ldr	r3, [pc, #352]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000a2c:	4b56      	ldr	r3, [pc, #344]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000a32:	4b55      	ldr	r3, [pc, #340]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000a34:	2201      	movs	r2, #1
 8000a36:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a38:	4b53      	ldr	r3, [pc, #332]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000a3a:	2204      	movs	r2, #4
 8000a3c:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a3e:	4b52      	ldr	r3, [pc, #328]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a44:	4b50      	ldr	r3, [pc, #320]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000a4a:	4b4f      	ldr	r3, [pc, #316]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a50:	4b4d      	ldr	r3, [pc, #308]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a58:	4b4b      	ldr	r3, [pc, #300]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a5e:	4b4a      	ldr	r3, [pc, #296]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a64:	4b48      	ldr	r3, [pc, #288]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a6c:	4b46      	ldr	r3, [pc, #280]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000a72:	4b45      	ldr	r3, [pc, #276]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a7a:	4843      	ldr	r0, [pc, #268]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000a7c:	f007 f956 	bl	8007d2c <HAL_ADC_Init>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000a86:	f006 fb9e 	bl	80071c6 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000a8e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000a92:	4619      	mov	r1, r3
 8000a94:	483c      	ldr	r0, [pc, #240]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000a96:	f009 fb8f 	bl	800a1b8 <HAL_ADCEx_MultiModeConfigChannel>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 8000aa0:	f006 fb91 	bl	80071c6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000aa4:	4b39      	ldr	r3, [pc, #228]	@ (8000b8c <MX_ADC1_Init+0x1a8>)
 8000aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000aa8:	2306      	movs	r3, #6
 8000aaa:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000aac:	2300      	movs	r3, #0
 8000aae:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ab0:	237f      	movs	r3, #127	@ 0x7f
 8000ab2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ab4:	2304      	movs	r3, #4
 8000ab6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfig.Offset = 0;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000abc:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4831      	ldr	r0, [pc, #196]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000ac4:	f007 fec4 	bl	8008850 <HAL_ADC_ConfigChannel>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 8000ace:	f006 fb7a 	bl	80071c6 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000ad2:	4b2e      	ldr	r3, [pc, #184]	@ (8000b8c <MX_ADC1_Init+0x1a8>)
 8000ad4:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000ad6:	2309      	movs	r3, #9
 8000ad8:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000ada:	2300      	movs	r3, #0
 8000adc:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000ade:	237f      	movs	r3, #127	@ 0x7f
 8000ae0:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000ae2:	2304      	movs	r3, #4
 8000ae4:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 4;
 8000aea:	2304      	movs	r3, #4
 8000aec:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000aee:	2300      	movs	r3, #0
 8000af0:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8000af4:	2300      	movs	r3, #0
 8000af6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000afa:	2300      	movs	r3, #0
 8000afc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_HRTIM_TRG2;
 8000b00:	23cc      	movs	r3, #204	@ 0xcc
 8000b02:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000b04:	2380      	movs	r3, #128	@ 0x80
 8000b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000b0e:	463b      	mov	r3, r7
 8000b10:	4619      	mov	r1, r3
 8000b12:	481d      	ldr	r0, [pc, #116]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000b14:	f008 fe24 	bl	8009760 <HAL_ADCEx_InjectedConfigChannel>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <MX_ADC1_Init+0x13e>
  {
    Error_Handler();
 8000b1e:	f006 fb52 	bl	80071c6 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8000b22:	4b1b      	ldr	r3, [pc, #108]	@ (8000b90 <MX_ADC1_Init+0x1ac>)
 8000b24:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000b26:	f240 130f 	movw	r3, #271	@ 0x10f
 8000b2a:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000b2c:	463b      	mov	r3, r7
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4815      	ldr	r0, [pc, #84]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000b32:	f008 fe15 	bl	8009760 <HAL_ADCEx_InjectedConfigChannel>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_ADC1_Init+0x15c>
  {
    Error_Handler();
 8000b3c:	f006 fb43 	bl	80071c6 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000b40:	4b14      	ldr	r3, [pc, #80]	@ (8000b94 <MX_ADC1_Init+0x1b0>)
 8000b42:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000b44:	f240 2315 	movw	r3, #533	@ 0x215
 8000b48:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000b4a:	463b      	mov	r3, r7
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	480e      	ldr	r0, [pc, #56]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000b50:	f008 fe06 	bl	8009760 <HAL_ADCEx_InjectedConfigChannel>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <MX_ADC1_Init+0x17a>
  {
    Error_Handler();
 8000b5a:	f006 fb34 	bl	80071c6 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8000b5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b98 <MX_ADC1_Init+0x1b4>)
 8000b60:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_4;
 8000b62:	f240 331b 	movw	r3, #795	@ 0x31b
 8000b66:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8000b68:	2304      	movs	r3, #4
 8000b6a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000b6c:	463b      	mov	r3, r7
 8000b6e:	4619      	mov	r1, r3
 8000b70:	4805      	ldr	r0, [pc, #20]	@ (8000b88 <MX_ADC1_Init+0x1a4>)
 8000b72:	f008 fdf5 	bl	8009760 <HAL_ADCEx_InjectedConfigChannel>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <MX_ADC1_Init+0x19c>
  {
    Error_Handler();
 8000b7c:	f006 fb23 	bl	80071c6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b80:	bf00      	nop
 8000b82:	3768      	adds	r7, #104	@ 0x68
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	20002f84 	.word	0x20002f84
 8000b8c:	04300002 	.word	0x04300002
 8000b90:	08600004 	.word	0x08600004
 8000b94:	0c900008 	.word	0x0c900008
 8000b98:	10c00010 	.word	0x10c00010

08000b9c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b09e      	sub	sp, #120	@ 0x78
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000ba8:	2200      	movs	r2, #0
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	605a      	str	r2, [r3, #4]
 8000bae:	609a      	str	r2, [r3, #8]
 8000bb0:	60da      	str	r2, [r3, #12]
 8000bb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bb4:	f107 0310 	add.w	r3, r7, #16
 8000bb8:	2254      	movs	r2, #84	@ 0x54
 8000bba:	2100      	movs	r1, #0
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f00e fff6 	bl	800fbae <memset>
  if(adcHandle->Instance==ADC1)
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000bca:	d13c      	bne.n	8000c46 <HAL_ADC_MspInit+0xaa>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000bcc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000bd0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000bd2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000bd6:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bd8:	f107 0310 	add.w	r3, r7, #16
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f00d f973 	bl	800dec8 <HAL_RCCEx_PeriphCLKConfig>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000be8:	f006 faed 	bl	80071c6 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000bec:	4b18      	ldr	r3, [pc, #96]	@ (8000c50 <HAL_ADC_MspInit+0xb4>)
 8000bee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bf0:	4a17      	ldr	r2, [pc, #92]	@ (8000c50 <HAL_ADC_MspInit+0xb4>)
 8000bf2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000bf6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bf8:	4b15      	ldr	r3, [pc, #84]	@ (8000c50 <HAL_ADC_MspInit+0xb4>)
 8000bfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bfc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c00:	60fb      	str	r3, [r7, #12]
 8000c02:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c04:	4b12      	ldr	r3, [pc, #72]	@ (8000c50 <HAL_ADC_MspInit+0xb4>)
 8000c06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c08:	4a11      	ldr	r2, [pc, #68]	@ (8000c50 <HAL_ADC_MspInit+0xb4>)
 8000c0a:	f043 0301 	orr.w	r3, r3, #1
 8000c0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c10:	4b0f      	ldr	r3, [pc, #60]	@ (8000c50 <HAL_ADC_MspInit+0xb4>)
 8000c12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c14:	f003 0301 	and.w	r3, r3, #1
 8000c18:	60bb      	str	r3, [r7, #8]
 8000c1a:	68bb      	ldr	r3, [r7, #8]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000c1c:	230f      	movs	r3, #15
 8000c1e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c20:	2303      	movs	r3, #3
 8000c22:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c24:	2300      	movs	r3, #0
 8000c26:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c28:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c32:	f009 fcd9 	bl	800a5e8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000c36:	2200      	movs	r2, #0
 8000c38:	2100      	movs	r1, #0
 8000c3a:	2012      	movs	r0, #18
 8000c3c:	f009 fc9f 	bl	800a57e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000c40:	2012      	movs	r0, #18
 8000c42:	f009 fcb6 	bl	800a5b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000c46:	bf00      	nop
 8000c48:	3778      	adds	r7, #120	@ 0x78
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	40021000 	.word	0x40021000

08000c54 <AdcProcess>:
  }
}

/* USER CODE BEGIN 1 */
// ADC 값 처리 및 물리량 변환 함수
void AdcProcess(void) {
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
    // 12비트 ADC (0~4095) -> 3.3V 전압으로 변환
    // (Raw - Offset) / 4096 * 3.3
    ADC1_Result[0] = (adc1Val[0] - ADC1_Offset[0]) / 4096.0f * 3.3f;
 8000c5a:	4b6d      	ldr	r3, [pc, #436]	@ (8000e10 <AdcProcess+0x1bc>)
 8000c5c:	ed93 7a00 	vldr	s14, [r3]
 8000c60:	4b6c      	ldr	r3, [pc, #432]	@ (8000e14 <AdcProcess+0x1c0>)
 8000c62:	edd3 7a00 	vldr	s15, [r3]
 8000c66:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000c6a:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 8000e18 <AdcProcess+0x1c4>
 8000c6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c72:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 8000e1c <AdcProcess+0x1c8>
 8000c76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c7a:	4b69      	ldr	r3, [pc, #420]	@ (8000e20 <AdcProcess+0x1cc>)
 8000c7c:	edc3 7a00 	vstr	s15, [r3]
    ADC1_Result[1] = (adc1Val[1] - ADC1_Offset[1]) / 4096.0f * 3.3f;
 8000c80:	4b63      	ldr	r3, [pc, #396]	@ (8000e10 <AdcProcess+0x1bc>)
 8000c82:	ed93 7a01 	vldr	s14, [r3, #4]
 8000c86:	4b63      	ldr	r3, [pc, #396]	@ (8000e14 <AdcProcess+0x1c0>)
 8000c88:	edd3 7a01 	vldr	s15, [r3, #4]
 8000c8c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000c90:	eddf 6a61 	vldr	s13, [pc, #388]	@ 8000e18 <AdcProcess+0x1c4>
 8000c94:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c98:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8000e1c <AdcProcess+0x1c8>
 8000c9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ca0:	4b5f      	ldr	r3, [pc, #380]	@ (8000e20 <AdcProcess+0x1cc>)
 8000ca2:	edc3 7a01 	vstr	s15, [r3, #4]
    ADC1_Result[2] = (adc1Val[2] - ADC1_Offset[2]) / 4096.0f * 3.3f;
 8000ca6:	4b5a      	ldr	r3, [pc, #360]	@ (8000e10 <AdcProcess+0x1bc>)
 8000ca8:	ed93 7a02 	vldr	s14, [r3, #8]
 8000cac:	4b59      	ldr	r3, [pc, #356]	@ (8000e14 <AdcProcess+0x1c0>)
 8000cae:	edd3 7a02 	vldr	s15, [r3, #8]
 8000cb2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000cb6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8000e18 <AdcProcess+0x1c4>
 8000cba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cbe:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 8000e1c <AdcProcess+0x1c8>
 8000cc2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000cc6:	4b56      	ldr	r3, [pc, #344]	@ (8000e20 <AdcProcess+0x1cc>)
 8000cc8:	edc3 7a02 	vstr	s15, [r3, #8]
    ADC1_Result[3] = (adc1Val[3]) / 4096.0f * 3.3f; // Vdc는 오프셋 없음
 8000ccc:	4b50      	ldr	r3, [pc, #320]	@ (8000e10 <AdcProcess+0x1bc>)
 8000cce:	ed93 7a03 	vldr	s14, [r3, #12]
 8000cd2:	eddf 6a51 	vldr	s13, [pc, #324]	@ 8000e18 <AdcProcess+0x1c4>
 8000cd6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cda:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8000e1c <AdcProcess+0x1c8>
 8000cde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ce2:	4b4f      	ldr	r3, [pc, #316]	@ (8000e20 <AdcProcess+0x1cc>)
 8000ce4:	edc3 7a03 	vstr	s15, [r3, #12]

    // 실제 전류/전압 계산 (Gain 적용)
    INV.Ia = ADCgain[0] * ADC1_Result[0] * scale_comp;
 8000ce8:	4b4e      	ldr	r3, [pc, #312]	@ (8000e24 <AdcProcess+0x1d0>)
 8000cea:	ed93 7a00 	vldr	s14, [r3]
 8000cee:	4b4c      	ldr	r3, [pc, #304]	@ (8000e20 <AdcProcess+0x1cc>)
 8000cf0:	edd3 7a00 	vldr	s15, [r3]
 8000cf4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000cf8:	4b4b      	ldr	r3, [pc, #300]	@ (8000e28 <AdcProcess+0x1d4>)
 8000cfa:	edd3 7a00 	vldr	s15, [r3]
 8000cfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d02:	4b4a      	ldr	r3, [pc, #296]	@ (8000e2c <AdcProcess+0x1d8>)
 8000d04:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
    INV.Ib = ADCgain[1] * ADC1_Result[1] * scale_comp;
 8000d08:	4b46      	ldr	r3, [pc, #280]	@ (8000e24 <AdcProcess+0x1d0>)
 8000d0a:	ed93 7a01 	vldr	s14, [r3, #4]
 8000d0e:	4b44      	ldr	r3, [pc, #272]	@ (8000e20 <AdcProcess+0x1cc>)
 8000d10:	edd3 7a01 	vldr	s15, [r3, #4]
 8000d14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000d18:	4b43      	ldr	r3, [pc, #268]	@ (8000e28 <AdcProcess+0x1d4>)
 8000d1a:	edd3 7a00 	vldr	s15, [r3]
 8000d1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d22:	4b42      	ldr	r3, [pc, #264]	@ (8000e2c <AdcProcess+0x1d8>)
 8000d24:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
    INV.Ic = ADCgain[2] * ADC1_Result[2] * scale_comp;
 8000d28:	4b3e      	ldr	r3, [pc, #248]	@ (8000e24 <AdcProcess+0x1d0>)
 8000d2a:	ed93 7a02 	vldr	s14, [r3, #8]
 8000d2e:	4b3c      	ldr	r3, [pc, #240]	@ (8000e20 <AdcProcess+0x1cc>)
 8000d30:	edd3 7a02 	vldr	s15, [r3, #8]
 8000d34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000d38:	4b3b      	ldr	r3, [pc, #236]	@ (8000e28 <AdcProcess+0x1d4>)
 8000d3a:	edd3 7a00 	vldr	s15, [r3]
 8000d3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d42:	4b3a      	ldr	r3, [pc, #232]	@ (8000e2c <AdcProcess+0x1d8>)
 8000d44:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60

    // 만약 2-Shunt 방식이라면 아래 주석 해제 (Ia, Ib만 읽고 Ic 계산)
    // INV.Ic = -(INV.Ia + INV.Ib);

    INV.Vdc = ADCgain[3] * ADC1_Result[3] * scale_comp;
 8000d48:	4b36      	ldr	r3, [pc, #216]	@ (8000e24 <AdcProcess+0x1d0>)
 8000d4a:	ed93 7a03 	vldr	s14, [r3, #12]
 8000d4e:	4b34      	ldr	r3, [pc, #208]	@ (8000e20 <AdcProcess+0x1cc>)
 8000d50:	edd3 7a03 	vldr	s15, [r3, #12]
 8000d54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000d58:	4b33      	ldr	r3, [pc, #204]	@ (8000e28 <AdcProcess+0x1d4>)
 8000d5a:	edd3 7a00 	vldr	s15, [r3]
 8000d5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d62:	4b32      	ldr	r3, [pc, #200]	@ (8000e2c <AdcProcess+0x1d8>)
 8000d64:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48

    // Vdc LPF (Low Pass Filter)
    float alpha = 0.999f;
 8000d68:	4b31      	ldr	r3, [pc, #196]	@ (8000e30 <AdcProcess+0x1dc>)
 8000d6a:	607b      	str	r3, [r7, #4]
    INV.Vdc_control = INV.Vdc * (1.0f - alpha) + alpha * INV.Vdc_control;
 8000d6c:	4b2f      	ldr	r3, [pc, #188]	@ (8000e2c <AdcProcess+0x1d8>)
 8000d6e:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8000d72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000d76:	edd7 7a01 	vldr	s15, [r7, #4]
 8000d7a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000d7e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000d82:	4b2a      	ldr	r3, [pc, #168]	@ (8000e2c <AdcProcess+0x1d8>)
 8000d84:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 8000d88:	edd7 7a01 	vldr	s15, [r7, #4]
 8000d8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000d90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d94:	4b25      	ldr	r3, [pc, #148]	@ (8000e2c <AdcProcess+0x1d8>)
 8000d96:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
    INV.Vdc = INV.Vdc_control;
 8000d9a:	4b24      	ldr	r3, [pc, #144]	@ (8000e2c <AdcProcess+0x1d8>)
 8000d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d9e:	4a23      	ldr	r2, [pc, #140]	@ (8000e2c <AdcProcess+0x1d8>)
 8000da0:	6493      	str	r3, [r2, #72]	@ 0x48

    // 0으로 나누기 방지
    if(INV.Vdc_control < 1.0f) INV.Vdc_control = 1.0f;
 8000da2:	4b22      	ldr	r3, [pc, #136]	@ (8000e2c <AdcProcess+0x1d8>)
 8000da4:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8000da8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000dac:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000db0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000db4:	d503      	bpl.n	8000dbe <AdcProcess+0x16a>
 8000db6:	4b1d      	ldr	r3, [pc, #116]	@ (8000e2c <AdcProcess+0x1d8>)
 8000db8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000dbc:	64da      	str	r2, [r3, #76]	@ 0x4c
    INV.INV_Vdc = 1.0f / INV.Vdc_control;
 8000dbe:	4b1b      	ldr	r3, [pc, #108]	@ (8000e2c <AdcProcess+0x1d8>)
 8000dc0:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 8000dc4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000dc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dcc:	4b17      	ldr	r3, [pc, #92]	@ (8000e2c <AdcProcess+0x1d8>)
 8000dce:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

    // 데이터 저장 (디버깅)
    if (store_flag == 1) {
 8000dd2:	4b18      	ldr	r3, [pc, #96]	@ (8000e34 <AdcProcess+0x1e0>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	2b01      	cmp	r3, #1
 8000dd8:	d114      	bne.n	8000e04 <AdcProcess+0x1b0>
        if (store_cnt < 3000) Ia_arr[store_cnt++] = INV.Ia;
 8000dda:	4b17      	ldr	r3, [pc, #92]	@ (8000e38 <AdcProcess+0x1e4>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8000de2:	4293      	cmp	r3, r2
 8000de4:	dc0b      	bgt.n	8000dfe <AdcProcess+0x1aa>
 8000de6:	4b14      	ldr	r3, [pc, #80]	@ (8000e38 <AdcProcess+0x1e4>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	1c5a      	adds	r2, r3, #1
 8000dec:	4912      	ldr	r1, [pc, #72]	@ (8000e38 <AdcProcess+0x1e4>)
 8000dee:	600a      	str	r2, [r1, #0]
 8000df0:	4a0e      	ldr	r2, [pc, #56]	@ (8000e2c <AdcProcess+0x1d8>)
 8000df2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8000df4:	4911      	ldr	r1, [pc, #68]	@ (8000e3c <AdcProcess+0x1e8>)
 8000df6:	009b      	lsls	r3, r3, #2
 8000df8:	440b      	add	r3, r1
 8000dfa:	601a      	str	r2, [r3, #0]
        else store_flag = 0;
    }
}
 8000dfc:	e002      	b.n	8000e04 <AdcProcess+0x1b0>
        else store_flag = 0;
 8000dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8000e34 <AdcProcess+0x1e0>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	601a      	str	r2, [r3, #0]
}
 8000e04:	bf00      	nop
 8000e06:	370c      	adds	r7, #12
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr
 8000e10:	2000006c 	.word	0x2000006c
 8000e14:	20000000 	.word	0x20000000
 8000e18:	45800000 	.word	0x45800000
 8000e1c:	40533333 	.word	0x40533333
 8000e20:	2000007c 	.word	0x2000007c
 8000e24:	20000010 	.word	0x20000010
 8000e28:	2000000c 	.word	0x2000000c
 8000e2c:	20003110 	.word	0x20003110
 8000e30:	3f7fbe77 	.word	0x3f7fbe77
 8000e34:	20002f7c 	.word	0x20002f7c
 8000e38:	20002f78 	.word	0x20002f78
 8000e3c:	20000098 	.word	0x20000098

08000e40 <Offset>:

// 초기 오프셋 측정 함수
void Offset(void) {
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
    static unsigned int AdDummyCnt = 0;

    // 초기 과도 상태 대기 (5000번)
    if (AdDummyCnt < 5000) {
 8000e44:	4b34      	ldr	r3, [pc, #208]	@ (8000f18 <Offset+0xd8>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000e4c:	4293      	cmp	r3, r2
 8000e4e:	d805      	bhi.n	8000e5c <Offset+0x1c>
        AdDummyCnt++;
 8000e50:	4b31      	ldr	r3, [pc, #196]	@ (8000f18 <Offset+0xd8>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	3301      	adds	r3, #1
 8000e56:	4a30      	ldr	r2, [pc, #192]	@ (8000f18 <Offset+0xd8>)
 8000e58:	6013      	str	r3, [r2, #0]
            ADC1_Offset[2] = (float)ADC1_Offset_sum[2] / 5000.0f;

            AdInitFlag = 1; // 초기화 완료!
        }
    }
}
 8000e5a:	e058      	b.n	8000f0e <Offset+0xce>
        AdOffCalcCnt++;
 8000e5c:	4b2f      	ldr	r3, [pc, #188]	@ (8000f1c <Offset+0xdc>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	3301      	adds	r3, #1
 8000e62:	4a2e      	ldr	r2, [pc, #184]	@ (8000f1c <Offset+0xdc>)
 8000e64:	6013      	str	r3, [r2, #0]
        ADC1_Offset_sum[0] += (unsigned long)adc1Val[0];
 8000e66:	4b2e      	ldr	r3, [pc, #184]	@ (8000f20 <Offset+0xe0>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	4a2e      	ldr	r2, [pc, #184]	@ (8000f24 <Offset+0xe4>)
 8000e6c:	edd2 7a00 	vldr	s15, [r2]
 8000e70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e74:	ee17 2a90 	vmov	r2, s15
 8000e78:	4413      	add	r3, r2
 8000e7a:	4a29      	ldr	r2, [pc, #164]	@ (8000f20 <Offset+0xe0>)
 8000e7c:	6013      	str	r3, [r2, #0]
        ADC1_Offset_sum[1] += (unsigned long)adc1Val[1];
 8000e7e:	4b28      	ldr	r3, [pc, #160]	@ (8000f20 <Offset+0xe0>)
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	4a28      	ldr	r2, [pc, #160]	@ (8000f24 <Offset+0xe4>)
 8000e84:	edd2 7a01 	vldr	s15, [r2, #4]
 8000e88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e8c:	ee17 2a90 	vmov	r2, s15
 8000e90:	4413      	add	r3, r2
 8000e92:	4a23      	ldr	r2, [pc, #140]	@ (8000f20 <Offset+0xe0>)
 8000e94:	6053      	str	r3, [r2, #4]
        ADC1_Offset_sum[2] += (unsigned long)adc1Val[2];
 8000e96:	4b22      	ldr	r3, [pc, #136]	@ (8000f20 <Offset+0xe0>)
 8000e98:	689b      	ldr	r3, [r3, #8]
 8000e9a:	4a22      	ldr	r2, [pc, #136]	@ (8000f24 <Offset+0xe4>)
 8000e9c:	edd2 7a02 	vldr	s15, [r2, #8]
 8000ea0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ea4:	ee17 2a90 	vmov	r2, s15
 8000ea8:	4413      	add	r3, r2
 8000eaa:	4a1d      	ldr	r2, [pc, #116]	@ (8000f20 <Offset+0xe0>)
 8000eac:	6093      	str	r3, [r2, #8]
        if (AdOffCalcCnt >= 5000) {
 8000eae:	4b1b      	ldr	r3, [pc, #108]	@ (8000f1c <Offset+0xdc>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d929      	bls.n	8000f0e <Offset+0xce>
            ADC1_Offset[0] = (float)ADC1_Offset_sum[0] / 5000.0f;
 8000eba:	4b19      	ldr	r3, [pc, #100]	@ (8000f20 <Offset+0xe0>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	ee07 3a90 	vmov	s15, r3
 8000ec2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ec6:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8000f28 <Offset+0xe8>
 8000eca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ece:	4b17      	ldr	r3, [pc, #92]	@ (8000f2c <Offset+0xec>)
 8000ed0:	edc3 7a00 	vstr	s15, [r3]
            ADC1_Offset[1] = (float)ADC1_Offset_sum[1] / 5000.0f;
 8000ed4:	4b12      	ldr	r3, [pc, #72]	@ (8000f20 <Offset+0xe0>)
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	ee07 3a90 	vmov	s15, r3
 8000edc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ee0:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8000f28 <Offset+0xe8>
 8000ee4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ee8:	4b10      	ldr	r3, [pc, #64]	@ (8000f2c <Offset+0xec>)
 8000eea:	edc3 7a01 	vstr	s15, [r3, #4]
            ADC1_Offset[2] = (float)ADC1_Offset_sum[2] / 5000.0f;
 8000eee:	4b0c      	ldr	r3, [pc, #48]	@ (8000f20 <Offset+0xe0>)
 8000ef0:	689b      	ldr	r3, [r3, #8]
 8000ef2:	ee07 3a90 	vmov	s15, r3
 8000ef6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000efa:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8000f28 <Offset+0xe8>
 8000efe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f02:	4b0a      	ldr	r3, [pc, #40]	@ (8000f2c <Offset+0xec>)
 8000f04:	edc3 7a02 	vstr	s15, [r3, #8]
            AdInitFlag = 1; // 초기화 완료!
 8000f08:	4b09      	ldr	r3, [pc, #36]	@ (8000f30 <Offset+0xf0>)
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	601a      	str	r2, [r3, #0]
}
 8000f0e:	bf00      	nop
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr
 8000f18:	20002ff0 	.word	0x20002ff0
 8000f1c:	20002f80 	.word	0x20002f80
 8000f20:	2000008c 	.word	0x2000008c
 8000f24:	2000006c 	.word	0x2000006c
 8000f28:	459c4000 	.word	0x459c4000
 8000f2c:	20000000 	.word	0x20000000
 8000f30:	20000068 	.word	0x20000068

08000f34 <Control>:
extern uint8_t T_buffer[0];
//extern SPI_HandleTypeDef hspi3;
extern ADC_HandleTypeDef hadc1;


void Control(void) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0

	ControlCnt++;
 8000f38:	4baf      	ldr	r3, [pc, #700]	@ (80011f8 <Control+0x2c4>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	4aae      	ldr	r2, [pc, #696]	@ (80011f8 <Control+0x2c4>)
 8000f40:	6013      	str	r3, [r2, #0]
	//INV.ADC_C_debug = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3);
	//INV.ADC_Vdc_debug = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_4);

	//HAL_ADCEx_InjectedStart(&hadc1);

	adc1Val[0] = hadc1.Instance->JDR1; // Ia
 8000f42:	4bae      	ldr	r3, [pc, #696]	@ (80011fc <Control+0x2c8>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000f4a:	ee07 3a90 	vmov	s15, r3
 8000f4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f52:	4bab      	ldr	r3, [pc, #684]	@ (8001200 <Control+0x2cc>)
 8000f54:	edc3 7a00 	vstr	s15, [r3]
	adc1Val[1] = hadc1.Instance->JDR2; // Ib
 8000f58:	4ba8      	ldr	r3, [pc, #672]	@ (80011fc <Control+0x2c8>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8000f60:	ee07 3a90 	vmov	s15, r3
 8000f64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f68:	4ba5      	ldr	r3, [pc, #660]	@ (8001200 <Control+0x2cc>)
 8000f6a:	edc3 7a01 	vstr	s15, [r3, #4]
	adc1Val[2] = hadc1.Instance->JDR3; // Ic
 8000f6e:	4ba3      	ldr	r3, [pc, #652]	@ (80011fc <Control+0x2c8>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f76:	ee07 3a90 	vmov	s15, r3
 8000f7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f7e:	4ba0      	ldr	r3, [pc, #640]	@ (8001200 <Control+0x2cc>)
 8000f80:	edc3 7a02 	vstr	s15, [r3, #8]
	adc1Val[3] = hadc1.Instance->JDR4; // Vdc
 8000f84:	4b9d      	ldr	r3, [pc, #628]	@ (80011fc <Control+0x2c8>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f8c:	ee07 3a90 	vmov	s15, r3
 8000f90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f94:	4b9a      	ldr	r3, [pc, #616]	@ (8001200 <Control+0x2cc>)
 8000f96:	edc3 7a03 	vstr	s15, [r3, #12]

	if (!AdInitFlag)
 8000f9a:	4b9a      	ldr	r3, [pc, #616]	@ (8001204 <Control+0x2d0>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d102      	bne.n	8000fa8 <Control+0x74>
		Offset();
 8000fa2:	f7ff ff4d 	bl	8000e40 <Offset>
 8000fa6:	e001      	b.n	8000fac <Control+0x78>
	else {
		AdcProcess();
 8000fa8:	f7ff fe54 	bl	8000c54 <AdcProcess>
//	    INV.ADC_C_debug = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3);
//	    INV.ADC_Vdc_debug = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_4);
//
//	}

    if (ABS(INV.Ia) >= 80.f)  {SoftWareFault();}
 8000fac:	4b96      	ldr	r3, [pc, #600]	@ (8001208 <Control+0x2d4>)
 8000fae:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8000fb2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000fb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fba:	dd0d      	ble.n	8000fd8 <Control+0xa4>
 8000fbc:	4b92      	ldr	r3, [pc, #584]	@ (8001208 <Control+0x2d4>)
 8000fbe:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8000fc2:	ed9f 7a92 	vldr	s14, [pc, #584]	@ 800120c <Control+0x2d8>
 8000fc6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fce:	bfac      	ite	ge
 8000fd0:	2301      	movge	r3, #1
 8000fd2:	2300      	movlt	r3, #0
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	e00c      	b.n	8000ff2 <Control+0xbe>
 8000fd8:	4b8b      	ldr	r3, [pc, #556]	@ (8001208 <Control+0x2d4>)
 8000fda:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8000fde:	ed9f 7a8c 	vldr	s14, [pc, #560]	@ 8001210 <Control+0x2dc>
 8000fe2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fea:	bf94      	ite	ls
 8000fec:	2301      	movls	r3, #1
 8000fee:	2300      	movhi	r3, #0
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <Control+0xc6>
 8000ff6:	f000 f96b 	bl	80012d0 <SoftWareFault>
    if (ABS(INV.Ib) >= 80.f)  {SoftWareFault();}
 8000ffa:	4b83      	ldr	r3, [pc, #524]	@ (8001208 <Control+0x2d4>)
 8000ffc:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8001000:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001008:	dd0d      	ble.n	8001026 <Control+0xf2>
 800100a:	4b7f      	ldr	r3, [pc, #508]	@ (8001208 <Control+0x2d4>)
 800100c:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8001010:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 800120c <Control+0x2d8>
 8001014:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800101c:	bfac      	ite	ge
 800101e:	2301      	movge	r3, #1
 8001020:	2300      	movlt	r3, #0
 8001022:	b2db      	uxtb	r3, r3
 8001024:	e00c      	b.n	8001040 <Control+0x10c>
 8001026:	4b78      	ldr	r3, [pc, #480]	@ (8001208 <Control+0x2d4>)
 8001028:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800102c:	ed9f 7a78 	vldr	s14, [pc, #480]	@ 8001210 <Control+0x2dc>
 8001030:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001038:	bf94      	ite	ls
 800103a:	2301      	movls	r3, #1
 800103c:	2300      	movhi	r3, #0
 800103e:	b2db      	uxtb	r3, r3
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <Control+0x114>
 8001044:	f000 f944 	bl	80012d0 <SoftWareFault>
    if (ABS(INV.Ic) >= 80.f)  {SoftWareFault();}
 8001048:	4b6f      	ldr	r3, [pc, #444]	@ (8001208 <Control+0x2d4>)
 800104a:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800104e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001056:	dd0d      	ble.n	8001074 <Control+0x140>
 8001058:	4b6b      	ldr	r3, [pc, #428]	@ (8001208 <Control+0x2d4>)
 800105a:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800105e:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 800120c <Control+0x2d8>
 8001062:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800106a:	bfac      	ite	ge
 800106c:	2301      	movge	r3, #1
 800106e:	2300      	movlt	r3, #0
 8001070:	b2db      	uxtb	r3, r3
 8001072:	e00c      	b.n	800108e <Control+0x15a>
 8001074:	4b64      	ldr	r3, [pc, #400]	@ (8001208 <Control+0x2d4>)
 8001076:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800107a:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8001210 <Control+0x2dc>
 800107e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001086:	bf94      	ite	ls
 8001088:	2301      	movls	r3, #1
 800108a:	2300      	movhi	r3, #0
 800108c:	b2db      	uxtb	r3, r3
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <Control+0x162>
 8001092:	f000 f91d 	bl	80012d0 <SoftWareFault>
//    if (ABS(INV.Wrpm) >= 1000.f)      {SoftWareFault();}

    UpdateController(&INV);
 8001096:	485c      	ldr	r0, [pc, #368]	@ (8001208 <Control+0x2d4>)
 8001098:	f000 ff4c 	bl	8001f34 <UpdateController>

    Hallsensor_Observer(&INV);
 800109c:	485a      	ldr	r0, [pc, #360]	@ (8001208 <Control+0x2d4>)
 800109e:	f005 fc63 	bl	8006968 <Hallsensor_Observer>

	if (FLAG.READY && !(FLAG.FAULT)) {
 80010a2:	4b5c      	ldr	r3, [pc, #368]	@ (8001214 <Control+0x2e0>)
 80010a4:	881b      	ldrh	r3, [r3, #0]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	f000 80ee 	beq.w	8001288 <Control+0x354>
 80010ac:	4b59      	ldr	r3, [pc, #356]	@ (8001214 <Control+0x2e0>)
 80010ae:	885b      	ldrh	r3, [r3, #2]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	f040 80e9 	bne.w	8001288 <Control+0x354>

		if (FLAG.INV_RUN) {
 80010b6:	4b57      	ldr	r3, [pc, #348]	@ (8001214 <Control+0x2e0>)
 80010b8:	88db      	ldrh	r3, [r3, #6]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d006      	beq.n	80010cc <Control+0x198>
			SpeedControl(&INV);
 80010be:	4852      	ldr	r0, [pc, #328]	@ (8001208 <Control+0x2d4>)
 80010c0:	f002 fb36 	bl	8003730 <SpeedControl>
			Vref_GenControl(&INV);
 80010c4:	4850      	ldr	r0, [pc, #320]	@ (8001208 <Control+0x2d4>)
 80010c6:	f002 fdbb 	bl	8003c40 <Vref_GenControl>
		if (FLAG.INV_RUN) {
 80010ca:	e0fa      	b.n	80012c2 <Control+0x38e>
//			CurrentControl(&INV);
		}
		else if(FLAG.HALL_POS_TEST){ //  Hall_position Test
 80010cc:	4b51      	ldr	r3, [pc, #324]	@ (8001214 <Control+0x2e0>)
 80010ce:	8b9b      	ldrh	r3, [r3, #28]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d00a      	beq.n	80010ea <Control+0x1b6>
			HallPosition_Test(&INV);
 80010d4:	484c      	ldr	r0, [pc, #304]	@ (8001208 <Control+0x2d4>)
 80010d6:	f005 fdd9 	bl	8006c8c <HallPosition_Test>
			PwmSwOn();
 80010da:	f005 ff0f 	bl	8006efc <PwmSwOn>
			PWM_BUF_ON;
 80010de:	2201      	movs	r2, #1
 80010e0:	2120      	movs	r1, #32
 80010e2:	484d      	ldr	r0, [pc, #308]	@ (8001218 <Control+0x2e4>)
 80010e4:	f009 fc1a 	bl	800a91c <HAL_GPIO_WritePin>
		if (FLAG.INV_RUN) {
 80010e8:	e0eb      	b.n	80012c2 <Control+0x38e>
		}
		// use for inverter duty test
		else if(FLAG.DUTY_TEST) {
 80010ea:	4b4a      	ldr	r3, [pc, #296]	@ (8001214 <Control+0x2e0>)
 80010ec:	8adb      	ldrh	r3, [r3, #22]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d06f      	beq.n	80011d2 <Control+0x29e>
//			CS_LOW;

			INV.Duty_A = LIMIT(INV.Duty_A, 0.f, 0.95f);
 80010f2:	4b45      	ldr	r3, [pc, #276]	@ (8001208 <Control+0x2d4>)
 80010f4:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 80010f8:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800121c <Control+0x2e8>
 80010fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001104:	dd01      	ble.n	800110a <Control+0x1d6>
 8001106:	4b46      	ldr	r3, [pc, #280]	@ (8001220 <Control+0x2ec>)
 8001108:	e00d      	b.n	8001126 <Control+0x1f2>
 800110a:	4b3f      	ldr	r3, [pc, #252]	@ (8001208 <Control+0x2d4>)
 800110c:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 8001110:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001118:	d502      	bpl.n	8001120 <Control+0x1ec>
 800111a:	f04f 0300 	mov.w	r3, #0
 800111e:	e002      	b.n	8001126 <Control+0x1f2>
 8001120:	4b39      	ldr	r3, [pc, #228]	@ (8001208 <Control+0x2d4>)
 8001122:	f8d3 31d4 	ldr.w	r3, [r3, #468]	@ 0x1d4
 8001126:	4a38      	ldr	r2, [pc, #224]	@ (8001208 <Control+0x2d4>)
 8001128:	f8c2 31d4 	str.w	r3, [r2, #468]	@ 0x1d4
			INV.Duty_B = LIMIT(INV.Duty_B, 0.f, 0.95f);
 800112c:	4b36      	ldr	r3, [pc, #216]	@ (8001208 <Control+0x2d4>)
 800112e:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 8001132:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800121c <Control+0x2e8>
 8001136:	eef4 7ac7 	vcmpe.f32	s15, s14
 800113a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800113e:	dd01      	ble.n	8001144 <Control+0x210>
 8001140:	4b37      	ldr	r3, [pc, #220]	@ (8001220 <Control+0x2ec>)
 8001142:	e00d      	b.n	8001160 <Control+0x22c>
 8001144:	4b30      	ldr	r3, [pc, #192]	@ (8001208 <Control+0x2d4>)
 8001146:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 800114a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800114e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001152:	d502      	bpl.n	800115a <Control+0x226>
 8001154:	f04f 0300 	mov.w	r3, #0
 8001158:	e002      	b.n	8001160 <Control+0x22c>
 800115a:	4b2b      	ldr	r3, [pc, #172]	@ (8001208 <Control+0x2d4>)
 800115c:	f8d3 31d8 	ldr.w	r3, [r3, #472]	@ 0x1d8
 8001160:	4a29      	ldr	r2, [pc, #164]	@ (8001208 <Control+0x2d4>)
 8001162:	f8c2 31d8 	str.w	r3, [r2, #472]	@ 0x1d8
			INV.Duty_C = LIMIT(INV.Duty_C, 0.f, 0.95f);
 8001166:	4b28      	ldr	r3, [pc, #160]	@ (8001208 <Control+0x2d4>)
 8001168:	edd3 7a77 	vldr	s15, [r3, #476]	@ 0x1dc
 800116c:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 800121c <Control+0x2e8>
 8001170:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001178:	dd01      	ble.n	800117e <Control+0x24a>
 800117a:	4b29      	ldr	r3, [pc, #164]	@ (8001220 <Control+0x2ec>)
 800117c:	e00d      	b.n	800119a <Control+0x266>
 800117e:	4b22      	ldr	r3, [pc, #136]	@ (8001208 <Control+0x2d4>)
 8001180:	edd3 7a77 	vldr	s15, [r3, #476]	@ 0x1dc
 8001184:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001188:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800118c:	d502      	bpl.n	8001194 <Control+0x260>
 800118e:	f04f 0300 	mov.w	r3, #0
 8001192:	e002      	b.n	800119a <Control+0x266>
 8001194:	4b1c      	ldr	r3, [pc, #112]	@ (8001208 <Control+0x2d4>)
 8001196:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 800119a:	4a1b      	ldr	r2, [pc, #108]	@ (8001208 <Control+0x2d4>)
 800119c:	f8c2 31dc 	str.w	r3, [r2, #476]	@ 0x1dc

			INV.Duty_A = 0.5;
 80011a0:	4b19      	ldr	r3, [pc, #100]	@ (8001208 <Control+0x2d4>)
 80011a2:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 80011a6:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
			INV.Duty_B = 0.5;
 80011aa:	4b17      	ldr	r3, [pc, #92]	@ (8001208 <Control+0x2d4>)
 80011ac:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 80011b0:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
			INV.Duty_C = 0.5;
 80011b4:	4b14      	ldr	r3, [pc, #80]	@ (8001208 <Control+0x2d4>)
 80011b6:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 80011ba:	f8c3 21dc 	str.w	r2, [r3, #476]	@ 0x1dc

			PwmDutyUpt();
 80011be:	f005 fed5 	bl	8006f6c <PwmDutyUpt>
			PwmSwOn();
 80011c2:	f005 fe9b 	bl	8006efc <PwmSwOn>
			PWM_BUF_ON;
 80011c6:	2201      	movs	r2, #1
 80011c8:	2120      	movs	r1, #32
 80011ca:	4813      	ldr	r0, [pc, #76]	@ (8001218 <Control+0x2e4>)
 80011cc:	f009 fba6 	bl	800a91c <HAL_GPIO_WritePin>
		if (FLAG.INV_RUN) {
 80011d0:	e077      	b.n	80012c2 <Control+0x38e>

//			if (FLAG.FAULT) PWM_BUF_OFF;

		}
		// use for current control test
		else if (FLAG.INV_OLC) {
 80011d2:	4b10      	ldr	r3, [pc, #64]	@ (8001214 <Control+0x2e0>)
 80011d4:	891b      	ldrh	r3, [r3, #8]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d006      	beq.n	80011e8 <Control+0x2b4>
//			INV.Wrpm_ref_set_OLC = mode_change_rpm;
//			INV.Idsr_ref_OLC = -0.1f;
//			INV.Iqsr_ref_OLC = 2.0f;
			//TorqueControl(&INV);
			//INV.init_align_done = 1;
			OpenLoopControl(&INV);
 80011da:	480b      	ldr	r0, [pc, #44]	@ (8001208 <Control+0x2d4>)
 80011dc:	f002 fbde 	bl	800399c <OpenLoopControl>
			CurrentControl(&INV);
 80011e0:	4809      	ldr	r0, [pc, #36]	@ (8001208 <Control+0x2d4>)
 80011e2:	f001 f8cd 	bl	8002380 <CurrentControl>
		if (FLAG.INV_RUN) {
 80011e6:	e06c      	b.n	80012c2 <Control+0x38e>
		}

		else if (FLAG.INV_Vref_Gen) {
 80011e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001214 <Control+0x2e0>)
 80011ea:	899b      	ldrh	r3, [r3, #12]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d019      	beq.n	8001224 <Control+0x2f0>
			Vref_GenControl(&INV);
 80011f0:	4805      	ldr	r0, [pc, #20]	@ (8001208 <Control+0x2d4>)
 80011f2:	f002 fd25 	bl	8003c40 <Vref_GenControl>
		if (FLAG.INV_RUN) {
 80011f6:	e064      	b.n	80012c2 <Control+0x38e>
 80011f8:	20002ff4 	.word	0x20002ff4
 80011fc:	20002f84 	.word	0x20002f84
 8001200:	2000006c 	.word	0x2000006c
 8001204:	20000068 	.word	0x20000068
 8001208:	20003110 	.word	0x20003110
 800120c:	42a00000 	.word	0x42a00000
 8001210:	c2a00000 	.word	0xc2a00000
 8001214:	20000020 	.word	0x20000020
 8001218:	48000400 	.word	0x48000400
 800121c:	3f733333 	.word	0x3f733333
 8001220:	3f733333 	.word	0x3f733333
		}

		else if (FLAG.INV_VOLC) {
 8001224:	4b28      	ldr	r3, [pc, #160]	@ (80012c8 <Control+0x394>)
 8001226:	895b      	ldrh	r3, [r3, #10]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d003      	beq.n	8001234 <Control+0x300>
//			INV.Wrpm_ref_set_OLC = mode_change_rpm;
//			INV.Idsr_ref_OLC = -0.1f;
//			INV.Iqsr_ref_OLC = 2.0f;
			//TorqueControl(&INV);
			//INV.init_align_done = 1;
			VoltageOpenLoopControl(&INV);
 800122c:	4827      	ldr	r0, [pc, #156]	@ (80012cc <Control+0x398>)
 800122e:	f003 fefb 	bl	8005028 <VoltageOpenLoopControl>
		if (FLAG.INV_RUN) {
 8001232:	e046      	b.n	80012c2 <Control+0x38e>
//			CurrentControl(&INV);
		}

		else if(FLAG.Param_Estimation){
 8001234:	4b24      	ldr	r3, [pc, #144]	@ (80012c8 <Control+0x394>)
 8001236:	8b5b      	ldrh	r3, [r3, #26]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d003      	beq.n	8001244 <Control+0x310>
			VoltageInjection_SquareWave(&INV);
 800123c:	4823      	ldr	r0, [pc, #140]	@ (80012cc <Control+0x398>)
 800123e:	f004 ffd1 	bl	80061e4 <VoltageInjection_SquareWave>
		if (FLAG.INV_RUN) {
 8001242:	e03e      	b.n	80012c2 <Control+0x38e>
		}
		else if (FLAG.INV_ALIGN) {
 8001244:	4b20      	ldr	r3, [pc, #128]	@ (80012c8 <Control+0x394>)
 8001246:	89db      	ldrh	r3, [r3, #14]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d003      	beq.n	8001254 <Control+0x320>
			Align(&INV);
 800124c:	481f      	ldr	r0, [pc, #124]	@ (80012cc <Control+0x398>)
 800124e:	f005 fdb9 	bl	8006dc4 <Align>
		if (FLAG.INV_RUN) {
 8001252:	e036      	b.n	80012c2 <Control+0x38e>
		}

		// reset code
		else{
			PwmSwOff();
 8001254:	f005 fe62 	bl	8006f1c <PwmSwOff>
			PwmDutyUpt();
 8001258:	f005 fe88 	bl	8006f6c <PwmDutyUpt>
			ResetController(&INV);
 800125c:	481b      	ldr	r0, [pc, #108]	@ (80012cc <Control+0x398>)
 800125e:	f000 ff59 	bl	8002114 <ResetController>

			FLAG.INV_RUN = 0;
 8001262:	4b19      	ldr	r3, [pc, #100]	@ (80012c8 <Control+0x394>)
 8001264:	2200      	movs	r2, #0
 8001266:	80da      	strh	r2, [r3, #6]
			FLAG.INV_OLC = 0;
 8001268:	4b17      	ldr	r3, [pc, #92]	@ (80012c8 <Control+0x394>)
 800126a:	2200      	movs	r2, #0
 800126c:	811a      	strh	r2, [r3, #8]
			FLAG.INV_VOLC = 0;
 800126e:	4b16      	ldr	r3, [pc, #88]	@ (80012c8 <Control+0x394>)
 8001270:	2200      	movs	r2, #0
 8001272:	815a      	strh	r2, [r3, #10]
			FLAG.INV_ALIGN = 0;
 8001274:	4b14      	ldr	r3, [pc, #80]	@ (80012c8 <Control+0x394>)
 8001276:	2200      	movs	r2, #0
 8001278:	81da      	strh	r2, [r3, #14]
			FLAG.INV_NLC = 0;
 800127a:	4b13      	ldr	r3, [pc, #76]	@ (80012c8 <Control+0x394>)
 800127c:	2200      	movs	r2, #0
 800127e:	821a      	strh	r2, [r3, #16]
			FLAG.TS_MODE = 0;
 8001280:	4b11      	ldr	r3, [pc, #68]	@ (80012c8 <Control+0x394>)
 8001282:	2200      	movs	r2, #0
 8001284:	825a      	strh	r2, [r3, #18]
		if (FLAG.INV_RUN) {
 8001286:	e01c      	b.n	80012c2 <Control+0x38e>
		}
	}

	// reset code
	else {
		PwmSwOff();
 8001288:	f005 fe48 	bl	8006f1c <PwmSwOff>
		PwmDutyUpt();
 800128c:	f005 fe6e 	bl	8006f6c <PwmDutyUpt>

		ResetController(&INV);
 8001290:	480e      	ldr	r0, [pc, #56]	@ (80012cc <Control+0x398>)
 8001292:	f000 ff3f 	bl	8002114 <ResetController>

		FLAG.INV_RUN = 0;
 8001296:	4b0c      	ldr	r3, [pc, #48]	@ (80012c8 <Control+0x394>)
 8001298:	2200      	movs	r2, #0
 800129a:	80da      	strh	r2, [r3, #6]
		FLAG.INV_OLC = 0;
 800129c:	4b0a      	ldr	r3, [pc, #40]	@ (80012c8 <Control+0x394>)
 800129e:	2200      	movs	r2, #0
 80012a0:	811a      	strh	r2, [r3, #8]
		FLAG.INV_VOLC = 0;
 80012a2:	4b09      	ldr	r3, [pc, #36]	@ (80012c8 <Control+0x394>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	815a      	strh	r2, [r3, #10]
		FLAG.INV_ALIGN = 0;
 80012a8:	4b07      	ldr	r3, [pc, #28]	@ (80012c8 <Control+0x394>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	81da      	strh	r2, [r3, #14]
		FLAG.INV_NLC = 0;
 80012ae:	4b06      	ldr	r3, [pc, #24]	@ (80012c8 <Control+0x394>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	821a      	strh	r2, [r3, #16]
		FLAG.TS_MODE = 0;
 80012b4:	4b04      	ldr	r3, [pc, #16]	@ (80012c8 <Control+0x394>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	825a      	strh	r2, [r3, #18]
		FLAG.READY = 0;
 80012ba:	4b03      	ldr	r3, [pc, #12]	@ (80012c8 <Control+0x394>)
 80012bc:	2200      	movs	r2, #0
 80012be:	801a      	strh	r2, [r3, #0]

	}
	//DAC
	//END_TICK_MANAGER(ControlTime);
}
 80012c0:	bf00      	nop
 80012c2:	bf00      	nop
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	20000020 	.word	0x20000020
 80012cc:	20003110 	.word	0x20003110

080012d0 <SoftWareFault>:

	FaultCnt++;
}


void SoftWareFault() {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0

	PwmSwOff();
 80012d4:	f005 fe22 	bl	8006f1c <PwmSwOff>

	FLAG.READY = 0;
 80012d8:	4b15      	ldr	r3, [pc, #84]	@ (8001330 <SoftWareFault+0x60>)
 80012da:	2200      	movs	r2, #0
 80012dc:	801a      	strh	r2, [r3, #0]
    if (FLAG.FAULT != 1) FLAG.FAULT = 2;
 80012de:	4b14      	ldr	r3, [pc, #80]	@ (8001330 <SoftWareFault+0x60>)
 80012e0:	885b      	ldrh	r3, [r3, #2]
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d002      	beq.n	80012ec <SoftWareFault+0x1c>
 80012e6:	4b12      	ldr	r3, [pc, #72]	@ (8001330 <SoftWareFault+0x60>)
 80012e8:	2202      	movs	r2, #2
 80012ea:	805a      	strh	r2, [r3, #2]

    FLTVAL.Vdc = INV.Vdc;
 80012ec:	4b11      	ldr	r3, [pc, #68]	@ (8001334 <SoftWareFault+0x64>)
 80012ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012f0:	4a11      	ldr	r2, [pc, #68]	@ (8001338 <SoftWareFault+0x68>)
 80012f2:	6013      	str	r3, [r2, #0]
    FLTVAL.Idc = INV.Idc;
 80012f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001334 <SoftWareFault+0x64>)
 80012f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012fa:	4a0f      	ldr	r2, [pc, #60]	@ (8001338 <SoftWareFault+0x68>)
 80012fc:	6053      	str	r3, [r2, #4]
    FLTVAL.Ia = INV.Ia;
 80012fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001334 <SoftWareFault+0x64>)
 8001300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001302:	4a0d      	ldr	r2, [pc, #52]	@ (8001338 <SoftWareFault+0x68>)
 8001304:	6093      	str	r3, [r2, #8]
    FLTVAL.Ib = INV.Ib;
 8001306:	4b0b      	ldr	r3, [pc, #44]	@ (8001334 <SoftWareFault+0x64>)
 8001308:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800130a:	4a0b      	ldr	r2, [pc, #44]	@ (8001338 <SoftWareFault+0x68>)
 800130c:	60d3      	str	r3, [r2, #12]
    FLTVAL.Ic = INV.Ic;
 800130e:	4b09      	ldr	r3, [pc, #36]	@ (8001334 <SoftWareFault+0x64>)
 8001310:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001312:	4a09      	ldr	r2, [pc, #36]	@ (8001338 <SoftWareFault+0x68>)
 8001314:	6113      	str	r3, [r2, #16]
    FLTVAL.Wrpm = INV.Wrpm;
 8001316:	4b07      	ldr	r3, [pc, #28]	@ (8001334 <SoftWareFault+0x64>)
 8001318:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800131c:	4a06      	ldr	r2, [pc, #24]	@ (8001338 <SoftWareFault+0x68>)
 800131e:	6153      	str	r3, [r2, #20]

	FaultCnt++;
 8001320:	4b06      	ldr	r3, [pc, #24]	@ (800133c <SoftWareFault+0x6c>)
 8001322:	881b      	ldrh	r3, [r3, #0]
 8001324:	3301      	adds	r3, #1
 8001326:	b29a      	uxth	r2, r3
 8001328:	4b04      	ldr	r3, [pc, #16]	@ (800133c <SoftWareFault+0x6c>)
 800132a:	801a      	strh	r2, [r3, #0]
}
 800132c:	bf00      	nop
 800132e:	bd80      	pop	{r7, pc}
 8001330:	20000020 	.word	0x20000020
 8001334:	20003110 	.word	0x20003110
 8001338:	20002ffc 	.word	0x20002ffc
 800133c:	20002ff8 	.word	0x20002ff8

08001340 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b08a      	sub	sp, #40	@ 0x28
 8001344:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001346:	f107 0314 	add.w	r3, r7, #20
 800134a:	2200      	movs	r2, #0
 800134c:	601a      	str	r2, [r3, #0]
 800134e:	605a      	str	r2, [r3, #4]
 8001350:	609a      	str	r2, [r3, #8]
 8001352:	60da      	str	r2, [r3, #12]
 8001354:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001356:	4b24      	ldr	r3, [pc, #144]	@ (80013e8 <MX_GPIO_Init+0xa8>)
 8001358:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800135a:	4a23      	ldr	r2, [pc, #140]	@ (80013e8 <MX_GPIO_Init+0xa8>)
 800135c:	f043 0304 	orr.w	r3, r3, #4
 8001360:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001362:	4b21      	ldr	r3, [pc, #132]	@ (80013e8 <MX_GPIO_Init+0xa8>)
 8001364:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001366:	f003 0304 	and.w	r3, r3, #4
 800136a:	613b      	str	r3, [r7, #16]
 800136c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800136e:	4b1e      	ldr	r3, [pc, #120]	@ (80013e8 <MX_GPIO_Init+0xa8>)
 8001370:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001372:	4a1d      	ldr	r2, [pc, #116]	@ (80013e8 <MX_GPIO_Init+0xa8>)
 8001374:	f043 0301 	orr.w	r3, r3, #1
 8001378:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800137a:	4b1b      	ldr	r3, [pc, #108]	@ (80013e8 <MX_GPIO_Init+0xa8>)
 800137c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800137e:	f003 0301 	and.w	r3, r3, #1
 8001382:	60fb      	str	r3, [r7, #12]
 8001384:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001386:	4b18      	ldr	r3, [pc, #96]	@ (80013e8 <MX_GPIO_Init+0xa8>)
 8001388:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800138a:	4a17      	ldr	r2, [pc, #92]	@ (80013e8 <MX_GPIO_Init+0xa8>)
 800138c:	f043 0302 	orr.w	r3, r3, #2
 8001390:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001392:	4b15      	ldr	r3, [pc, #84]	@ (80013e8 <MX_GPIO_Init+0xa8>)
 8001394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001396:	f003 0302 	and.w	r3, r3, #2
 800139a:	60bb      	str	r3, [r7, #8]
 800139c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800139e:	4b12      	ldr	r3, [pc, #72]	@ (80013e8 <MX_GPIO_Init+0xa8>)
 80013a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013a2:	4a11      	ldr	r2, [pc, #68]	@ (80013e8 <MX_GPIO_Init+0xa8>)
 80013a4:	f043 0308 	orr.w	r3, r3, #8
 80013a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013aa:	4b0f      	ldr	r3, [pc, #60]	@ (80013e8 <MX_GPIO_Init+0xa8>)
 80013ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ae:	f003 0308 	and.w	r3, r3, #8
 80013b2:	607b      	str	r3, [r7, #4]
 80013b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PWM_EN_GPIO_Port, PWM_EN_Pin, GPIO_PIN_RESET);
 80013b6:	2200      	movs	r2, #0
 80013b8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013bc:	480b      	ldr	r0, [pc, #44]	@ (80013ec <MX_GPIO_Init+0xac>)
 80013be:	f009 faad 	bl	800a91c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PWM_EN_Pin */
  GPIO_InitStruct.Pin = PWM_EN_Pin;
 80013c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013c8:	2301      	movs	r3, #1
 80013ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013cc:	2300      	movs	r3, #0
 80013ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d0:	2300      	movs	r3, #0
 80013d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PWM_EN_GPIO_Port, &GPIO_InitStruct);
 80013d4:	f107 0314 	add.w	r3, r7, #20
 80013d8:	4619      	mov	r1, r3
 80013da:	4804      	ldr	r0, [pc, #16]	@ (80013ec <MX_GPIO_Init+0xac>)
 80013dc:	f009 f904 	bl	800a5e8 <HAL_GPIO_Init>

}
 80013e0:	bf00      	nop
 80013e2:	3728      	adds	r7, #40	@ 0x28
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	40021000 	.word	0x40021000
 80013ec:	48000800 	.word	0x48000800

080013f0 <MX_HRTIM1_Init>:

HRTIM_HandleTypeDef hhrtim1;

/* HRTIM1 init function */
void MX_HRTIM1_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b0c0      	sub	sp, #256	@ 0x100
 80013f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_FaultBlankingCfgTypeDef pFaultBlkCfg = {0};
 80013f6:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80013fa:	2200      	movs	r2, #0
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	605a      	str	r2, [r3, #4]
 8001400:	609a      	str	r2, [r3, #8]
  HRTIM_FaultCfgTypeDef pFaultCfg = {0};
 8001402:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	605a      	str	r2, [r3, #4]
 800140c:	609a      	str	r2, [r3, #8]
 800140e:	60da      	str	r2, [r3, #12]
  HRTIM_ADCTriggerCfgTypeDef pADCTriggerCfg = {0};
 8001410:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	605a      	str	r2, [r3, #4]
  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 800141a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800141e:	2200      	movs	r2, #0
 8001420:	601a      	str	r2, [r3, #0]
 8001422:	605a      	str	r2, [r3, #4]
 8001424:	609a      	str	r2, [r3, #8]
 8001426:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 8001428:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800142c:	2260      	movs	r2, #96	@ 0x60
 800142e:	2100      	movs	r1, #0
 8001430:	4618      	mov	r0, r3
 8001432:	f00e fbbc 	bl	800fbae <memset>
  HRTIM_TimerCtlTypeDef pTimerCtl = {0};
 8001436:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800143a:	2200      	movs	r2, #0
 800143c:	601a      	str	r2, [r3, #0]
 800143e:	605a      	str	r2, [r3, #4]
 8001440:	609a      	str	r2, [r3, #8]
 8001442:	60da      	str	r2, [r3, #12]
 8001444:	611a      	str	r2, [r3, #16]
 8001446:	615a      	str	r2, [r3, #20]
 8001448:	619a      	str	r2, [r3, #24]
  HRTIM_CompareCfgTypeDef pCompareCfg = {0};
 800144a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	605a      	str	r2, [r3, #4]
 8001454:	609a      	str	r2, [r3, #8]
  HRTIM_DeadTimeCfgTypeDef pDeadTimeCfg = {0};
 8001456:	f107 0320 	add.w	r3, r7, #32
 800145a:	2224      	movs	r2, #36	@ 0x24
 800145c:	2100      	movs	r1, #0
 800145e:	4618      	mov	r0, r3
 8001460:	f00e fba5 	bl	800fbae <memset>
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 8001464:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8001468:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800146c:	4618      	mov	r0, r3
 800146e:	2320      	movs	r3, #32
 8001470:	461a      	mov	r2, r3
 8001472:	2100      	movs	r1, #0
 8001474:	f00e fb9b 	bl	800fbae <memset>

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 8001478:	4bc5      	ldr	r3, [pc, #788]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 800147a:	4ac6      	ldr	r2, [pc, #792]	@ (8001794 <MX_HRTIM1_Init+0x3a4>)
 800147c:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 800147e:	4bc4      	ldr	r3, [pc, #784]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 8001480:	2200      	movs	r2, #0
 8001482:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 8001484:	4bc2      	ldr	r3, [pc, #776]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 8001486:	2200      	movs	r2, #0
 8001488:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 800148a:	48c1      	ldr	r0, [pc, #772]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 800148c:	f009 fa5e 	bl	800a94c <HAL_HRTIM_Init>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <MX_HRTIM1_Init+0xaa>
  {
    Error_Handler();
 8001496:	f005 fe96 	bl	80071c6 <Error_Handler>
  }
  if (HAL_HRTIM_DLLCalibrationStart(&hhrtim1, HRTIM_CALIBRATIONRATE_3) != HAL_OK)
 800149a:	210c      	movs	r1, #12
 800149c:	48bc      	ldr	r0, [pc, #752]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 800149e:	f009 fb25 	bl	800aaec <HAL_HRTIM_DLLCalibrationStart>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_HRTIM1_Init+0xbc>
  {
    Error_Handler();
 80014a8:	f005 fe8d 	bl	80071c6 <Error_Handler>
  }
  if (HAL_HRTIM_PollForDLLCalibration(&hhrtim1, 10) != HAL_OK)
 80014ac:	210a      	movs	r1, #10
 80014ae:	48b8      	ldr	r0, [pc, #736]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 80014b0:	f009 fb74 	bl	800ab9c <HAL_HRTIM_PollForDLLCalibration>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <MX_HRTIM1_Init+0xce>
  {
    Error_Handler();
 80014ba:	f005 fe84 	bl	80071c6 <Error_Handler>
  }
  if (HAL_HRTIM_FaultPrescalerConfig(&hhrtim1, HRTIM_FAULTPRESCALER_DIV1) != HAL_OK)
 80014be:	2100      	movs	r1, #0
 80014c0:	48b3      	ldr	r0, [pc, #716]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 80014c2:	f009 fd87 	bl	800afd4 <HAL_HRTIM_FaultPrescalerConfig>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <MX_HRTIM1_Init+0xe0>
  {
    Error_Handler();
 80014cc:	f005 fe7b 	bl	80071c6 <Error_Handler>
  }
  pFaultBlkCfg.Threshold = 0;
 80014d0:	2300      	movs	r3, #0
 80014d2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  pFaultBlkCfg.ResetMode = HRTIM_FAULTCOUNTERRST_UNCONDITIONAL;
 80014d6:	2300      	movs	r3, #0
 80014d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  pFaultBlkCfg.BlankingSource = HRTIM_FAULTBLANKINGMODE_RSTALIGNED;
 80014dc:	2300      	movs	r3, #0
 80014de:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  if (HAL_HRTIM_FaultCounterConfig(&hhrtim1, HRTIM_FAULT_3, &pFaultBlkCfg) != HAL_OK)
 80014e2:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80014e6:	461a      	mov	r2, r3
 80014e8:	2104      	movs	r1, #4
 80014ea:	48a9      	ldr	r0, [pc, #676]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 80014ec:	f009 fe98 	bl	800b220 <HAL_HRTIM_FaultCounterConfig>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <MX_HRTIM1_Init+0x10a>
  {
    Error_Handler();
 80014f6:	f005 fe66 	bl	80071c6 <Error_Handler>
  }
  if (HAL_HRTIM_FaultBlankingConfigAndEnable(&hhrtim1, HRTIM_FAULT_3, &pFaultBlkCfg) != HAL_OK)
 80014fa:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80014fe:	461a      	mov	r2, r3
 8001500:	2104      	movs	r1, #4
 8001502:	48a3      	ldr	r0, [pc, #652]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 8001504:	f009 fda0 	bl	800b048 <HAL_HRTIM_FaultBlankingConfigAndEnable>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_HRTIM1_Init+0x122>
  {
    Error_Handler();
 800150e:	f005 fe5a 	bl	80071c6 <Error_Handler>
  }
  pFaultCfg.Source = HRTIM_FAULTSOURCE_INTERNAL;
 8001512:	2301      	movs	r3, #1
 8001514:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  pFaultCfg.Polarity = HRTIM_FAULTPOLARITY_LOW;
 8001518:	2300      	movs	r3, #0
 800151a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  pFaultCfg.Filter = HRTIM_FAULTFILTER_6;
 800151e:	2330      	movs	r3, #48	@ 0x30
 8001520:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  pFaultCfg.Lock = HRTIM_FAULTLOCK_READWRITE;
 8001524:	2300      	movs	r3, #0
 8001526:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (HAL_HRTIM_FaultConfig(&hhrtim1, HRTIM_FAULT_3, &pFaultCfg) != HAL_OK)
 800152a:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800152e:	461a      	mov	r2, r3
 8001530:	2104      	movs	r1, #4
 8001532:	4897      	ldr	r0, [pc, #604]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 8001534:	f009 fb8e 	bl	800ac54 <HAL_HRTIM_FaultConfig>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_HRTIM1_Init+0x152>
  {
    Error_Handler();
 800153e:	f005 fe42 	bl	80071c6 <Error_Handler>
  }
  HAL_HRTIM_FaultModeCtl(&hhrtim1, HRTIM_FAULT_3, HRTIM_FAULTMODECTL_ENABLED);
 8001542:	2201      	movs	r2, #1
 8001544:	2104      	movs	r1, #4
 8001546:	4892      	ldr	r0, [pc, #584]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 8001548:	f009 ff62 	bl	800b410 <HAL_HRTIM_FaultModeCtl>
  pADCTriggerCfg.UpdateSource = HRTIM_ADCTRIGGERUPDATE_MASTER;
 800154c:	2300      	movs	r3, #0
 800154e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  pADCTriggerCfg.Trigger = HRTIM_ADCTRIGGEREVENT24_TIMERA_PERIOD;
 8001552:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001556:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  if (HAL_HRTIM_ADCTriggerConfig(&hhrtim1, HRTIM_ADCTRIGGER_2, &pADCTriggerCfg) != HAL_OK)
 800155a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800155e:	461a      	mov	r2, r3
 8001560:	2102      	movs	r1, #2
 8001562:	488b      	ldr	r0, [pc, #556]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 8001564:	f009 ffd6 	bl	800b514 <HAL_HRTIM_ADCTriggerConfig>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_HRTIM1_Init+0x182>
  {
    Error_Handler();
 800156e:	f005 fe2a 	bl	80071c6 <Error_Handler>
  }
  if (HAL_HRTIM_ADCPostScalerConfig(&hhrtim1, HRTIM_ADCTRIGGER_2, 0x0) != HAL_OK)
 8001572:	2200      	movs	r2, #0
 8001574:	2102      	movs	r1, #2
 8001576:	4886      	ldr	r0, [pc, #536]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 8001578:	f00a f9b8 	bl	800b8ec <HAL_HRTIM_ADCPostScalerConfig>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <MX_HRTIM1_Init+0x196>
  {
    Error_Handler();
 8001582:	f005 fe20 	bl	80071c6 <Error_Handler>
  }
  pTimeBaseCfg.Period = 8500;
 8001586:	f242 1334 	movw	r3, #8500	@ 0x2134
 800158a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  pTimeBaseCfg.RepetitionCounter = 0x01;
 800158e:	2301      	movs	r3, #1
 8001590:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_DIV1;
 8001594:	2305      	movs	r3, #5
 8001596:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 800159a:	2308      	movs	r3, #8
 800159c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, &pTimeBaseCfg) != HAL_OK)
 80015a0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80015a4:	461a      	mov	r2, r3
 80015a6:	2106      	movs	r1, #6
 80015a8:	4879      	ldr	r0, [pc, #484]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 80015aa:	f009 fb2b 	bl	800ac04 <HAL_HRTIM_TimeBaseConfig>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_HRTIM1_Init+0x1c8>
  {
    Error_Handler();
 80015b4:	f005 fe07 	bl	80071c6 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_MASTER_IT_NONE;
 80015b8:	2300      	movs	r3, #0
 80015ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
  pTimerCfg.DMARequests = HRTIM_MASTER_DMA_NONE;
 80015bc:	2300      	movs	r3, #0
 80015be:	673b      	str	r3, [r7, #112]	@ 0x70
  pTimerCfg.DMASrcAddress = 0x0000;
 80015c0:	2300      	movs	r3, #0
 80015c2:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.DMADstAddress = 0x0000;
 80015c4:	2300      	movs	r3, #0
 80015c6:	67bb      	str	r3, [r7, #120]	@ 0x78
  pTimerCfg.DMASize = 0x1;
 80015c8:	2301      	movs	r3, #1
 80015ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 80015cc:	2300      	movs	r3, #0
 80015ce:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  pTimerCfg.InterleavedMode = HRTIM_INTERLEAVED_MODE_DISABLED;
 80015d2:	2300      	movs	r3, #0
 80015d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 80015d8:	2300      	movs	r3, #0
 80015da:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 80015de:	2300      	movs	r3, #0
 80015e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 80015e4:	2300      	movs	r3, #0
 80015e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 80015ea:	2300      	movs	r3, #0
 80015ec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 80015f0:	2300      	movs	r3, #0
 80015f2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 80015f6:	2300      	movs	r3, #0
 80015f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 80015fc:	2300      	movs	r3, #0
 80015fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  pTimerCfg.ReSyncUpdate = HRTIM_TIMERESYNC_UPDATE_UNCONDITIONAL;
 8001602:	2300      	movs	r3, #0
 8001604:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, &pTimerCfg) != HAL_OK)
 8001608:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800160c:	461a      	mov	r2, r3
 800160e:	2106      	movs	r1, #6
 8001610:	485f      	ldr	r0, [pc, #380]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 8001612:	f00a fae4 	bl	800bbde <HAL_HRTIM_WaveformTimerConfig>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <MX_HRTIM1_Init+0x230>
  {
    Error_Handler();
 800161c:	f005 fdd3 	bl	80071c6 <Error_Handler>
  }
  pTimeBaseCfg.Period = 4250;
 8001620:	f241 039a 	movw	r3, #4250	@ 0x109a
 8001624:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 8001628:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800162c:	461a      	mov	r2, r3
 800162e:	2100      	movs	r1, #0
 8001630:	4857      	ldr	r0, [pc, #348]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 8001632:	f009 fae7 	bl	800ac04 <HAL_HRTIM_TimeBaseConfig>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <MX_HRTIM1_Init+0x250>
  {
    Error_Handler();
 800163c:	f005 fdc3 	bl	80071c6 <Error_Handler>
  }
  pTimerCtl.UpDownMode = HRTIM_TIMERUPDOWNMODE_UPDOWN;
 8001640:	2301      	movs	r3, #1
 8001642:	653b      	str	r3, [r7, #80]	@ 0x50
  pTimerCtl.GreaterCMP1 = HRTIM_TIMERGTCMP1_EQUAL;
 8001644:	2300      	movs	r3, #0
 8001646:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pTimerCtl.DualChannelDacEnable = HRTIM_TIMER_DCDE_DISABLED;
 8001648:	2300      	movs	r3, #0
 800164a:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCtl) != HAL_OK)
 800164c:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001650:	461a      	mov	r2, r3
 8001652:	2100      	movs	r1, #0
 8001654:	484e      	ldr	r0, [pc, #312]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 8001656:	f00a fb4f 	bl	800bcf8 <HAL_HRTIM_WaveformTimerControl>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_HRTIM1_Init+0x274>
  {
    Error_Handler();
 8001660:	f005 fdb1 	bl	80071c6 <Error_Handler>
  }
  if (HAL_HRTIM_RollOverModeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_TIM_FEROM_BOTH|HRTIM_TIM_BMROM_BOTH
 8001664:	2200      	movs	r2, #0
 8001666:	2100      	movs	r1, #0
 8001668:	4849      	ldr	r0, [pc, #292]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 800166a:	f00a fa89 	bl	800bb80 <HAL_HRTIM_RollOverModeConfig>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <MX_HRTIM1_Init+0x288>
                              |HRTIM_TIM_ADROM_BOTH|HRTIM_TIM_OUTROM_BOTH
                              |HRTIM_TIM_ROM_BOTH) != HAL_OK)
  {
    Error_Handler();
 8001674:	f005 fda7 	bl	80071c6 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 8001678:	2300      	movs	r3, #0
 800167a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 800167c:	2300      	movs	r3, #0
 800167e:	673b      	str	r3, [r7, #112]	@ 0x70
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_ENABLED;
 8001680:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8001684:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 8001688:	2300      	movs	r3, #0
 800168a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_FAULT3;
 800168e:	2304      	movs	r3, #4
 8001690:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 8001694:	2300      	movs	r3, #0
 8001696:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_ENABLED;
 800169a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800169e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 80016a2:	2300      	movs	r3, #0
 80016a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 80016a8:	2300      	movs	r3, #0
 80016aa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 80016ae:	2300      	movs	r3, #0
 80016b0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 80016b4:	2300      	movs	r3, #0
 80016b6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 80016ba:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80016be:	461a      	mov	r2, r3
 80016c0:	2100      	movs	r1, #0
 80016c2:	4833      	ldr	r0, [pc, #204]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 80016c4:	f00a fa8b 	bl	800bbde <HAL_HRTIM_WaveformTimerConfig>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <MX_HRTIM1_Init+0x2e2>
  {
    Error_Handler();
 80016ce:	f005 fd7a 	bl	80071c6 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pTimerCfg) != HAL_OK)
 80016d2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80016d6:	461a      	mov	r2, r3
 80016d8:	2101      	movs	r1, #1
 80016da:	482d      	ldr	r0, [pc, #180]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 80016dc:	f00a fa7f 	bl	800bbde <HAL_HRTIM_WaveformTimerConfig>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <MX_HRTIM1_Init+0x2fa>
  {
    Error_Handler();
 80016e6:	f005 fd6e 	bl	80071c6 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCfg) != HAL_OK)
 80016ea:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80016ee:	461a      	mov	r2, r3
 80016f0:	2102      	movs	r1, #2
 80016f2:	4827      	ldr	r0, [pc, #156]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 80016f4:	f00a fa73 	bl	800bbde <HAL_HRTIM_WaveformTimerConfig>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_HRTIM1_Init+0x312>
  {
    Error_Handler();
 80016fe:	f005 fd62 	bl	80071c6 <Error_Handler>
  }
  pCompareCfg.CompareValue = 0;
 8001702:	2300      	movs	r3, #0
 8001704:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8001706:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800170a:	2201      	movs	r2, #1
 800170c:	2100      	movs	r1, #0
 800170e:	4820      	ldr	r0, [pc, #128]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 8001710:	f00a fba6 	bl	800be60 <HAL_HRTIM_WaveformCompareConfig>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <MX_HRTIM1_Init+0x32e>
  {
    Error_Handler();
 800171a:	f005 fd54 	bl	80071c6 <Error_Handler>
  }
  pDeadTimeCfg.Prescaler = HRTIM_TIMDEADTIME_PRESCALERRATIO_DIV1;
 800171e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001722:	623b      	str	r3, [r7, #32]
  pDeadTimeCfg.RisingValue = 35;
 8001724:	2323      	movs	r3, #35	@ 0x23
 8001726:	627b      	str	r3, [r7, #36]	@ 0x24
  pDeadTimeCfg.RisingSign = HRTIM_TIMDEADTIME_RISINGSIGN_POSITIVE;
 8001728:	2300      	movs	r3, #0
 800172a:	62bb      	str	r3, [r7, #40]	@ 0x28
  pDeadTimeCfg.RisingLock = HRTIM_TIMDEADTIME_RISINGLOCK_WRITE;
 800172c:	2300      	movs	r3, #0
 800172e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pDeadTimeCfg.RisingSignLock = HRTIM_TIMDEADTIME_RISINGSIGNLOCK_WRITE;
 8001730:	2300      	movs	r3, #0
 8001732:	633b      	str	r3, [r7, #48]	@ 0x30
  pDeadTimeCfg.FallingValue = 35;
 8001734:	2323      	movs	r3, #35	@ 0x23
 8001736:	637b      	str	r3, [r7, #52]	@ 0x34
  pDeadTimeCfg.FallingSign = HRTIM_TIMDEADTIME_FALLINGSIGN_POSITIVE;
 8001738:	2300      	movs	r3, #0
 800173a:	63bb      	str	r3, [r7, #56]	@ 0x38
  pDeadTimeCfg.FallingLock = HRTIM_TIMDEADTIME_FALLINGLOCK_WRITE;
 800173c:	2300      	movs	r3, #0
 800173e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pDeadTimeCfg.FallingSignLock = HRTIM_TIMDEADTIME_FALLINGSIGNLOCK_WRITE;
 8001740:	2300      	movs	r3, #0
 8001742:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pDeadTimeCfg) != HAL_OK)
 8001744:	f107 0320 	add.w	r3, r7, #32
 8001748:	461a      	mov	r2, r3
 800174a:	2100      	movs	r1, #0
 800174c:	4810      	ldr	r0, [pc, #64]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 800174e:	f00a fb07 	bl	800bd60 <HAL_HRTIM_DeadTimeConfig>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <MX_HRTIM1_Init+0x36c>
  {
    Error_Handler();
 8001758:	f005 fd35 	bl	80071c6 <Error_Handler>
  }
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pDeadTimeCfg) != HAL_OK)
 800175c:	f107 0320 	add.w	r3, r7, #32
 8001760:	461a      	mov	r2, r3
 8001762:	2101      	movs	r1, #1
 8001764:	480a      	ldr	r0, [pc, #40]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 8001766:	f00a fafb 	bl	800bd60 <HAL_HRTIM_DeadTimeConfig>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <MX_HRTIM1_Init+0x384>
  {
    Error_Handler();
 8001770:	f005 fd29 	bl	80071c6 <Error_Handler>
  }
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pDeadTimeCfg) != HAL_OK)
 8001774:	f107 0320 	add.w	r3, r7, #32
 8001778:	461a      	mov	r2, r3
 800177a:	2102      	movs	r1, #2
 800177c:	4804      	ldr	r0, [pc, #16]	@ (8001790 <MX_HRTIM1_Init+0x3a0>)
 800177e:	f00a faef 	bl	800bd60 <HAL_HRTIM_DeadTimeConfig>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d007      	beq.n	8001798 <MX_HRTIM1_Init+0x3a8>
  {
    Error_Handler();
 8001788:	f005 fd1d 	bl	80071c6 <Error_Handler>
 800178c:	e004      	b.n	8001798 <MX_HRTIM1_Init+0x3a8>
 800178e:	bf00      	nop
 8001790:	20003014 	.word	0x20003014
 8001794:	40016800 	.word	0x40016800
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8001798:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800179c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_TIMPER;
 80017a4:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80017a8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80017ac:	2204      	movs	r2, #4
 80017ae:	605a      	str	r2, [r3, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP1;
 80017b0:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80017b4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80017b8:	2208      	movs	r2, #8
 80017ba:	609a      	str	r2, [r3, #8]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 80017bc:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80017c0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80017c4:	2200      	movs	r2, #0
 80017c6:	60da      	str	r2, [r3, #12]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 80017c8:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80017cc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80017d0:	2200      	movs	r2, #0
 80017d2:	611a      	str	r2, [r3, #16]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_INACTIVE;
 80017d4:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80017d8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80017dc:	2220      	movs	r2, #32
 80017de:	615a      	str	r2, [r3, #20]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 80017e0:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80017e4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80017e8:	2200      	movs	r2, #0
 80017ea:	619a      	str	r2, [r3, #24]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 80017ec:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80017f0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80017f4:	2200      	movs	r2, #0
 80017f6:	61da      	str	r2, [r3, #28]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 80017f8:	463b      	mov	r3, r7
 80017fa:	2201      	movs	r2, #1
 80017fc:	2100      	movs	r1, #0
 80017fe:	4859      	ldr	r0, [pc, #356]	@ (8001964 <MX_HRTIM1_Init+0x574>)
 8001800:	f00a fc9c 	bl	800c13c <HAL_HRTIM_WaveformOutputConfig>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <MX_HRTIM1_Init+0x41e>
  {
    Error_Handler();
 800180a:	f005 fcdc 	bl	80071c6 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_OUTPUT_TB1, &pOutputCfg) != HAL_OK)
 800180e:	463b      	mov	r3, r7
 8001810:	2204      	movs	r2, #4
 8001812:	2101      	movs	r1, #1
 8001814:	4853      	ldr	r0, [pc, #332]	@ (8001964 <MX_HRTIM1_Init+0x574>)
 8001816:	f00a fc91 	bl	800c13c <HAL_HRTIM_WaveformOutputConfig>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <MX_HRTIM1_Init+0x434>
  {
    Error_Handler();
 8001820:	f005 fcd1 	bl	80071c6 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC1, &pOutputCfg) != HAL_OK)
 8001824:	463b      	mov	r3, r7
 8001826:	2210      	movs	r2, #16
 8001828:	2102      	movs	r1, #2
 800182a:	484e      	ldr	r0, [pc, #312]	@ (8001964 <MX_HRTIM1_Init+0x574>)
 800182c:	f00a fc86 	bl	800c13c <HAL_HRTIM_WaveformOutputConfig>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <MX_HRTIM1_Init+0x44a>
  {
    Error_Handler();
 8001836:	f005 fcc6 	bl	80071c6 <Error_Handler>
  }
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_NONE;
 800183a:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800183e:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001842:	2200      	movs	r2, #0
 8001844:	605a      	str	r2, [r3, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_NONE;
 8001846:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800184a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800184e:	2200      	movs	r2, #0
 8001850:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA2, &pOutputCfg) != HAL_OK)
 8001852:	463b      	mov	r3, r7
 8001854:	2202      	movs	r2, #2
 8001856:	2100      	movs	r1, #0
 8001858:	4842      	ldr	r0, [pc, #264]	@ (8001964 <MX_HRTIM1_Init+0x574>)
 800185a:	f00a fc6f 	bl	800c13c <HAL_HRTIM_WaveformOutputConfig>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <MX_HRTIM1_Init+0x478>
  {
    Error_Handler();
 8001864:	f005 fcaf 	bl	80071c6 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_OUTPUT_TB2, &pOutputCfg) != HAL_OK)
 8001868:	463b      	mov	r3, r7
 800186a:	2208      	movs	r2, #8
 800186c:	2101      	movs	r1, #1
 800186e:	483d      	ldr	r0, [pc, #244]	@ (8001964 <MX_HRTIM1_Init+0x574>)
 8001870:	f00a fc64 	bl	800c13c <HAL_HRTIM_WaveformOutputConfig>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <MX_HRTIM1_Init+0x48e>
  {
    Error_Handler();
 800187a:	f005 fca4 	bl	80071c6 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC2, &pOutputCfg) != HAL_OK)
 800187e:	463b      	mov	r3, r7
 8001880:	2220      	movs	r2, #32
 8001882:	2102      	movs	r1, #2
 8001884:	4837      	ldr	r0, [pc, #220]	@ (8001964 <MX_HRTIM1_Init+0x574>)
 8001886:	f00a fc59 	bl	800c13c <HAL_HRTIM_WaveformOutputConfig>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_HRTIM1_Init+0x4a4>
  {
    Error_Handler();
 8001890:	f005 fc99 	bl	80071c6 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pTimeBaseCfg) != HAL_OK)
 8001894:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001898:	461a      	mov	r2, r3
 800189a:	2101      	movs	r1, #1
 800189c:	4831      	ldr	r0, [pc, #196]	@ (8001964 <MX_HRTIM1_Init+0x574>)
 800189e:	f009 f9b1 	bl	800ac04 <HAL_HRTIM_TimeBaseConfig>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <MX_HRTIM1_Init+0x4bc>
  {
    Error_Handler();
 80018a8:	f005 fc8d 	bl	80071c6 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pTimerCtl) != HAL_OK)
 80018ac:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80018b0:	461a      	mov	r2, r3
 80018b2:	2101      	movs	r1, #1
 80018b4:	482b      	ldr	r0, [pc, #172]	@ (8001964 <MX_HRTIM1_Init+0x574>)
 80018b6:	f00a fa1f 	bl	800bcf8 <HAL_HRTIM_WaveformTimerControl>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <MX_HRTIM1_Init+0x4d4>
  {
    Error_Handler();
 80018c0:	f005 fc81 	bl	80071c6 <Error_Handler>
  }
  if (HAL_HRTIM_RollOverModeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_TIM_FEROM_BOTH|HRTIM_TIM_BMROM_BOTH
 80018c4:	2200      	movs	r2, #0
 80018c6:	2101      	movs	r1, #1
 80018c8:	4826      	ldr	r0, [pc, #152]	@ (8001964 <MX_HRTIM1_Init+0x574>)
 80018ca:	f00a f959 	bl	800bb80 <HAL_HRTIM_RollOverModeConfig>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <MX_HRTIM1_Init+0x4e8>
                              |HRTIM_TIM_ADROM_BOTH|HRTIM_TIM_OUTROM_BOTH
                              |HRTIM_TIM_ROM_BOTH) != HAL_OK)
  {
    Error_Handler();
 80018d4:	f005 fc77 	bl	80071c6 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 80018d8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80018dc:	2201      	movs	r2, #1
 80018de:	2101      	movs	r1, #1
 80018e0:	4820      	ldr	r0, [pc, #128]	@ (8001964 <MX_HRTIM1_Init+0x574>)
 80018e2:	f00a fabd 	bl	800be60 <HAL_HRTIM_WaveformCompareConfig>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <MX_HRTIM1_Init+0x500>
  {
    Error_Handler();
 80018ec:	f005 fc6b 	bl	80071c6 <Error_Handler>
  }
  pTimeBaseCfg.RepetitionCounter = 0x1;
 80018f0:	2301      	movs	r3, #1
 80018f2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimeBaseCfg) != HAL_OK)
 80018f6:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80018fa:	461a      	mov	r2, r3
 80018fc:	2102      	movs	r1, #2
 80018fe:	4819      	ldr	r0, [pc, #100]	@ (8001964 <MX_HRTIM1_Init+0x574>)
 8001900:	f009 f980 	bl	800ac04 <HAL_HRTIM_TimeBaseConfig>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <MX_HRTIM1_Init+0x51e>
  {
    Error_Handler();
 800190a:	f005 fc5c 	bl	80071c6 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCtl) != HAL_OK)
 800190e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001912:	461a      	mov	r2, r3
 8001914:	2102      	movs	r1, #2
 8001916:	4813      	ldr	r0, [pc, #76]	@ (8001964 <MX_HRTIM1_Init+0x574>)
 8001918:	f00a f9ee 	bl	800bcf8 <HAL_HRTIM_WaveformTimerControl>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <MX_HRTIM1_Init+0x536>
  {
    Error_Handler();
 8001922:	f005 fc50 	bl	80071c6 <Error_Handler>
  }
  if (HAL_HRTIM_RollOverModeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_TIM_FEROM_BOTH|HRTIM_TIM_BMROM_BOTH
 8001926:	2200      	movs	r2, #0
 8001928:	2102      	movs	r1, #2
 800192a:	480e      	ldr	r0, [pc, #56]	@ (8001964 <MX_HRTIM1_Init+0x574>)
 800192c:	f00a f928 	bl	800bb80 <HAL_HRTIM_RollOverModeConfig>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <MX_HRTIM1_Init+0x54a>
                              |HRTIM_TIM_ADROM_BOTH|HRTIM_TIM_OUTROM_BOTH
                              |HRTIM_TIM_ROM_BOTH) != HAL_OK)
  {
    Error_Handler();
 8001936:	f005 fc46 	bl	80071c6 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 800193a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800193e:	2201      	movs	r2, #1
 8001940:	2102      	movs	r1, #2
 8001942:	4808      	ldr	r0, [pc, #32]	@ (8001964 <MX_HRTIM1_Init+0x574>)
 8001944:	f00a fa8c 	bl	800be60 <HAL_HRTIM_WaveformCompareConfig>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <MX_HRTIM1_Init+0x562>
  {
    Error_Handler();
 800194e:	f005 fc3a 	bl	80071c6 <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 8001952:	4804      	ldr	r0, [pc, #16]	@ (8001964 <MX_HRTIM1_Init+0x574>)
 8001954:	f000 f82e 	bl	80019b4 <HAL_HRTIM_MspPostInit>

}
 8001958:	bf00      	nop
 800195a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	20003014 	.word	0x20003014

08001968 <HAL_HRTIM_MspInit>:

void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hrtimHandle)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]

  if(hrtimHandle->Instance==HRTIM1)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a0d      	ldr	r2, [pc, #52]	@ (80019ac <HAL_HRTIM_MspInit+0x44>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d113      	bne.n	80019a2 <HAL_HRTIM_MspInit+0x3a>
  {
  /* USER CODE BEGIN HRTIM1_MspInit 0 */

  /* USER CODE END HRTIM1_MspInit 0 */
    /* HRTIM1 clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 800197a:	4b0d      	ldr	r3, [pc, #52]	@ (80019b0 <HAL_HRTIM_MspInit+0x48>)
 800197c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800197e:	4a0c      	ldr	r2, [pc, #48]	@ (80019b0 <HAL_HRTIM_MspInit+0x48>)
 8001980:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001984:	6613      	str	r3, [r2, #96]	@ 0x60
 8001986:	4b0a      	ldr	r3, [pc, #40]	@ (80019b0 <HAL_HRTIM_MspInit+0x48>)
 8001988:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800198a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	68fb      	ldr	r3, [r7, #12]

    /* HRTIM1 interrupt Init */
    HAL_NVIC_SetPriority(HRTIM1_FLT_IRQn, 0, 0);
 8001992:	2200      	movs	r2, #0
 8001994:	2100      	movs	r1, #0
 8001996:	2049      	movs	r0, #73	@ 0x49
 8001998:	f008 fdf1 	bl	800a57e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_FLT_IRQn);
 800199c:	2049      	movs	r0, #73	@ 0x49
 800199e:	f008 fe08 	bl	800a5b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN HRTIM1_MspInit 1 */

  /* USER CODE END HRTIM1_MspInit 1 */
  }
}
 80019a2:	bf00      	nop
 80019a4:	3710      	adds	r7, #16
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	40016800 	.word	0x40016800
 80019b0:	40021000 	.word	0x40021000

080019b4 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hrtimHandle)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b08a      	sub	sp, #40	@ 0x28
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019bc:	f107 0314 	add.w	r3, r7, #20
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	605a      	str	r2, [r3, #4]
 80019c6:	609a      	str	r2, [r3, #8]
 80019c8:	60da      	str	r2, [r3, #12]
 80019ca:	611a      	str	r2, [r3, #16]
  if(hrtimHandle->Instance==HRTIM1)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a20      	ldr	r2, [pc, #128]	@ (8001a54 <HAL_HRTIM_MspPostInit+0xa0>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d13a      	bne.n	8001a4c <HAL_HRTIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019d6:	4b20      	ldr	r3, [pc, #128]	@ (8001a58 <HAL_HRTIM_MspPostInit+0xa4>)
 80019d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019da:	4a1f      	ldr	r2, [pc, #124]	@ (8001a58 <HAL_HRTIM_MspPostInit+0xa4>)
 80019dc:	f043 0302 	orr.w	r3, r3, #2
 80019e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001a58 <HAL_HRTIM_MspPostInit+0xa4>)
 80019e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019e6:	f003 0302 	and.w	r3, r3, #2
 80019ea:	613b      	str	r3, [r7, #16]
 80019ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001a58 <HAL_HRTIM_MspPostInit+0xa4>)
 80019f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f2:	4a19      	ldr	r2, [pc, #100]	@ (8001a58 <HAL_HRTIM_MspPostInit+0xa4>)
 80019f4:	f043 0301 	orr.w	r3, r3, #1
 80019f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019fa:	4b17      	ldr	r3, [pc, #92]	@ (8001a58 <HAL_HRTIM_MspPostInit+0xa4>)
 80019fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	60fb      	str	r3, [r7, #12]
 8001a04:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> HRTIM1_CHA1
    PA9     ------> HRTIM1_CHA2
    PA10     ------> HRTIM1_CHB1
    PA11     ------> HRTIM1_CHB2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001a06:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001a0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a10:	2300      	movs	r3, #0
 8001a12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a14:	2303      	movs	r3, #3
 8001a16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001a18:	230d      	movs	r3, #13
 8001a1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a1c:	f107 0314 	add.w	r3, r7, #20
 8001a20:	4619      	mov	r1, r3
 8001a22:	480e      	ldr	r0, [pc, #56]	@ (8001a5c <HAL_HRTIM_MspPostInit+0xa8>)
 8001a24:	f008 fde0 	bl	800a5e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001a28:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001a2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2e:	2302      	movs	r3, #2
 8001a30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a32:	2300      	movs	r3, #0
 8001a34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a36:	2303      	movs	r3, #3
 8001a38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001a3a:	230d      	movs	r3, #13
 8001a3c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a3e:	f107 0314 	add.w	r3, r7, #20
 8001a42:	4619      	mov	r1, r3
 8001a44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a48:	f008 fdce 	bl	800a5e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 8001a4c:	bf00      	nop
 8001a4e:	3728      	adds	r7, #40	@ 0x28
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	40016800 	.word	0x40016800
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	48000400 	.word	0x48000400

08001a60 <InitParameter>:

int cnt_inj = 0;

float W_LPF_set = 50.f;

void InitParameter(struct INVERTER *INV, float Rs, float Ld, float Lq, float Lamf, float PP, float Jm, float Bm, float Idsr_align, float Is_rated,float Is_limit,float Wrpm_rated,float Te_rated) {
 8001a60:	b5b0      	push	{r4, r5, r7, lr}
 8001a62:	b08e      	sub	sp, #56	@ 0x38
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6378      	str	r0, [r7, #52]	@ 0x34
 8001a68:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
 8001a6c:	edc7 0a0b 	vstr	s1, [r7, #44]	@ 0x2c
 8001a70:	ed87 1a0a 	vstr	s2, [r7, #40]	@ 0x28
 8001a74:	edc7 1a09 	vstr	s3, [r7, #36]	@ 0x24
 8001a78:	ed87 2a08 	vstr	s4, [r7, #32]
 8001a7c:	edc7 2a07 	vstr	s5, [r7, #28]
 8001a80:	ed87 3a06 	vstr	s6, [r7, #24]
 8001a84:	edc7 3a05 	vstr	s7, [r7, #20]
 8001a88:	ed87 4a04 	vstr	s8, [r7, #16]
 8001a8c:	edc7 4a03 	vstr	s9, [r7, #12]
 8001a90:	ed87 5a02 	vstr	s10, [r7, #8]
 8001a94:	edc7 5a01 	vstr	s11, [r7, #4]

	INV->Rs = Rs;
 8001a98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001a9c:	601a      	str	r2, [r3, #0]
	INV->Ld = Ld;
 8001a9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001aa0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001aa2:	609a      	str	r2, [r3, #8]
	INV->Lq = Lq;
 8001aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001aa6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001aa8:	60da      	str	r2, [r3, #12]
	INV->Ls = Ld;
 8001aaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001aac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001aae:	611a      	str	r2, [r3, #16]
	INV->Lamf = Lamf;
 8001ab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ab2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ab4:	615a      	str	r2, [r3, #20]
	INV->PP = PP;
 8001ab6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ab8:	6a3a      	ldr	r2, [r7, #32]
 8001aba:	619a      	str	r2, [r3, #24]
	INV->INV_PP = 1./INV->PP;
 8001abc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001abe:	ed93 7a06 	vldr	s14, [r3, #24]
 8001ac2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001ac6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001aca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001acc:	edc3 7a07 	vstr	s15, [r3, #28]
	INV->Kt = 1.5*INV->PP*INV->Lamf;
 8001ad0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ad2:	699b      	ldr	r3, [r3, #24]
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7fe fe2d 	bl	8000734 <__aeabi_f2d>
 8001ada:	f04f 0200 	mov.w	r2, #0
 8001ade:	4b36      	ldr	r3, [pc, #216]	@ (8001bb8 <InitParameter+0x158>)
 8001ae0:	f7fe fb9a 	bl	8000218 <__aeabi_dmul>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	4614      	mov	r4, r2
 8001aea:	461d      	mov	r5, r3
 8001aec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001aee:	695b      	ldr	r3, [r3, #20]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7fe fe1f 	bl	8000734 <__aeabi_f2d>
 8001af6:	4602      	mov	r2, r0
 8001af8:	460b      	mov	r3, r1
 8001afa:	4620      	mov	r0, r4
 8001afc:	4629      	mov	r1, r5
 8001afe:	f7fe fb8b 	bl	8000218 <__aeabi_dmul>
 8001b02:	4602      	mov	r2, r0
 8001b04:	460b      	mov	r3, r1
 8001b06:	4610      	mov	r0, r2
 8001b08:	4619      	mov	r1, r3
 8001b0a:	f7fe ff1b 	bl	8000944 <__aeabi_d2f>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b12:	621a      	str	r2, [r3, #32]
	INV->INV_Kt = 1./INV->Kt;
 8001b14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b16:	ed93 7a08 	vldr	s14, [r3, #32]
 8001b1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001b1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b24:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	INV->Jm = Jm;
 8001b28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b2a:	69fa      	ldr	r2, [r7, #28]
 8001b2c:	629a      	str	r2, [r3, #40]	@ 0x28
	INV->INV_Jm = 1./INV->Jm;
 8001b2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b30:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001b34:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001b38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b3e:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	INV->Bm = Bm;
 8001b42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	631a      	str	r2, [r3, #48]	@ 0x30
	INV->Idsr_align = Idsr_align;
 8001b48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b4a:	697a      	ldr	r2, [r7, #20]
 8001b4c:	f8c3 223c 	str.w	r2, [r3, #572]	@ 0x23c
	INV->Is_rated = Is_rated;
 8001b50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b52:	693a      	ldr	r2, [r7, #16]
 8001b54:	635a      	str	r2, [r3, #52]	@ 0x34
	INV->Is_limit = Is_limit;
 8001b56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b58:	68fa      	ldr	r2, [r7, #12]
 8001b5a:	639a      	str	r2, [r3, #56]	@ 0x38
	INV->Te_rated = INV->Kt * INV->Is_rated;
 8001b5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b5e:	ed93 7a08 	vldr	s14, [r3, #32]
 8001b62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b64:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001b68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b6e:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
	INV->Te_limit = INV->Kt * INV->Is_limit;
 8001b72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b74:	ed93 7a08 	vldr	s14, [r3, #32]
 8001b78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b7a:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001b7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b84:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
	INV->Wrpm_rated = Wrpm_rated;
 8001b88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b8a:	68ba      	ldr	r2, [r7, #8]
 8001b8c:	641a      	str	r2, [r3, #64]	@ 0x40
	INV->Te_rated = Te_rated;
 8001b8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b90:	687a      	ldr	r2, [r7, #4]
 8001b92:	645a      	str	r2, [r3, #68]	@ 0x44

	INV->MTPA_Te_gap = 0.105263157894737f;
 8001b94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b96:	4a09      	ldr	r2, [pc, #36]	@ (8001bbc <InitParameter+0x15c>)
 8001b98:	f8c3 232c 	str.w	r2, [r3, #812]	@ 0x32c
	INV->MTPA_Te_max = 2.f;
 8001b9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b9e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ba2:	f8c3 2330 	str.w	r2, [r3, #816]	@ 0x330
	INV->MTPA_Te_gap_INV = 1.f/ 0.105263157894737f;
 8001ba6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ba8:	4a05      	ldr	r2, [pc, #20]	@ (8001bc0 <InitParameter+0x160>)
 8001baa:	f8c3 2334 	str.w	r2, [r3, #820]	@ 0x334
}
 8001bae:	bf00      	nop
 8001bb0:	3738      	adds	r7, #56	@ 0x38
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bdb0      	pop	{r4, r5, r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	3ff80000 	.word	0x3ff80000
 8001bbc:	3dd79436 	.word	0x3dd79436
 8001bc0:	41180000 	.word	0x41180000

08001bc4 <InitCurrentController>:
//	INV->Te_ref = 0.;
//	INV->Te_ref_aw = 0.;
//
//}

void InitCurrentController(struct INVERTER *INV, float Wcc) {
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	ed87 0a00 	vstr	s0, [r7]

	INV->Wcc = Wcc;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	683a      	ldr	r2, [r7, #0]
 8001bd4:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
	INV->Kpd_cc = INV->Wcc*INV->Ld;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	edd3 7a02 	vldr	s15, [r3, #8]
 8001be4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	edc3 7a4e 	vstr	s15, [r3, #312]	@ 0x138
	INV->Kpq_cc = INV->Wcc*INV->Lq;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	edd3 7a03 	vldr	s15, [r3, #12]
 8001bfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	edc3 7a4f 	vstr	s15, [r3, #316]	@ 0x13c
	INV->Kid_cc = INV->Wcc*INV->Rs;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	edd3 7a00 	vldr	s15, [r3]
 8001c10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	edc3 7a50 	vstr	s15, [r3, #320]	@ 0x140
	INV->Kiq_cc = INV->Wcc*INV->Rs;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	edd3 7a00 	vldr	s15, [r3]
 8001c26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	edc3 7a51 	vstr	s15, [r3, #324]	@ 0x144
	//INV->Kpd_cc = 1e-6;
	//INV->Kpq_cc = 1e-6;
	//INV->Kid_cc = 0.01;
	//INV->Kiq_cc = 0.01;

	INV->Kad_cc = 1./fmaxf(INV->Kpd_cc, 1.e-9);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8001c36:	eddf 0ab9 	vldr	s1, [pc, #740]	@ 8001f1c <InitCurrentController+0x358>
 8001c3a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c3e:	f00e f8be 	bl	800fdbe <fmaxf>
 8001c42:	eeb0 7a40 	vmov.f32	s14, s0
 8001c46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001c4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	edc3 7a52 	vstr	s15, [r3, #328]	@ 0x148
	INV->Kaq_cc = 1./fmaxf(INV->Kpq_cc, 1.e-9);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8001c5a:	eddf 0ab0 	vldr	s1, [pc, #704]	@ 8001f1c <InitCurrentController+0x358>
 8001c5e:	eeb0 0a67 	vmov.f32	s0, s15
 8001c62:	f00e f8ac 	bl	800fdbe <fmaxf>
 8001c66:	eeb0 7a40 	vmov.f32	s14, s0
 8001c6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001c6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	edc3 7a53 	vstr	s15, [r3, #332]	@ 0x14c

	INV->Ractive = INV->Rs * 1.;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	605a      	str	r2, [r3, #4]

	INV->Idss = 0., INV->Iqss = 0.;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f04f 0200 	mov.w	r2, #0
 8001c86:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	f04f 0200 	mov.w	r2, #0
 8001c90:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
	INV->Idsr = 0., INV->Iqsr = 0.;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	f04f 0200 	mov.w	r2, #0
 8001c9a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	f04f 0200 	mov.w	r2, #0
 8001ca4:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
	INV->Idsr_err = 0., INV->Iqsr_err = 0.;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	f04f 0200 	mov.w	r2, #0
 8001cae:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	f04f 0200 	mov.w	r2, #0
 8001cb8:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
	INV->Vdsr_ref_integ = 0., INV->Vqsr_ref_integ = 0.;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	f04f 0200 	mov.w	r2, #0
 8001cc2:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	f04f 0200 	mov.w	r2, #0
 8001ccc:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
	INV->Vdsr_ref_ff = 0., INV->Vqsr_ref_ff = 0.;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	f04f 0200 	mov.w	r2, #0
 8001cd6:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	f04f 0200 	mov.w	r2, #0
 8001ce0:	f8c3 2174 	str.w	r2, [r3, #372]	@ 0x174
	INV->Vdsr_ref_unsat = 0., INV->Vqsr_ref_unsat = 0.;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	f04f 0200 	mov.w	r2, #0
 8001cea:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	f04f 0200 	mov.w	r2, #0
 8001cf4:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
	INV->Vdsr_ref = 0., INV->Vqsr_ref = 0., INV->Vmag_ref = 0.;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f04f 0200 	mov.w	r2, #0
 8001cfe:	f8c3 218c 	str.w	r2, [r3, #396]	@ 0x18c
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	f04f 0200 	mov.w	r2, #0
 8001d08:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	f04f 0200 	mov.w	r2, #0
 8001d12:	f8c3 219c 	str.w	r2, [r3, #412]	@ 0x19c
	INV->Vdsr_ref_old = 0., INV->Vqsr_ref_old = 0.;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	f04f 0200 	mov.w	r2, #0
 8001d1c:	f8c3 2194 	str.w	r2, [r3, #404]	@ 0x194
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	f04f 0200 	mov.w	r2, #0
 8001d26:	f8c3 2198 	str.w	r2, [r3, #408]	@ 0x198
	INV->Vdsr_ref_aw = 0., INV->Vqsr_ref_aw = 0.;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	f04f 0200 	mov.w	r2, #0
 8001d30:	f8c3 21a0 	str.w	r2, [r3, #416]	@ 0x1a0
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f04f 0200 	mov.w	r2, #0
 8001d3a:	f8c3 21a4 	str.w	r2, [r3, #420]	@ 0x1a4
	INV->Vdss_ref = 0., INV->Vqss_ref = 0.;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	f04f 0200 	mov.w	r2, #0
 8001d44:	f8c3 21a8 	str.w	r2, [r3, #424]	@ 0x1a8
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f04f 0200 	mov.w	r2, #0
 8001d4e:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac
	INV->Vas_ref = 0., INV->Vbs_ref = 0., INV->Vcs_ref = 0.;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	f04f 0200 	mov.w	r2, #0
 8001d58:	f8c3 21b0 	str.w	r2, [r3, #432]	@ 0x1b0
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	f04f 0200 	mov.w	r2, #0
 8001d62:	f8c3 21b4 	str.w	r2, [r3, #436]	@ 0x1b4
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	f04f 0200 	mov.w	r2, #0
 8001d6c:	f8c3 21b8 	str.w	r2, [r3, #440]	@ 0x1b8
	INV->Vmax = 0., INV->Vmin = 0., INV->Voffset = 0.;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	f04f 0200 	mov.w	r2, #0
 8001d76:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	f04f 0200 	mov.w	r2, #0
 8001d80:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f04f 0200 	mov.w	r2, #0
 8001d8a:	f8c3 21c4 	str.w	r2, [r3, #452]	@ 0x1c4
	INV->Van_ref = 0., INV->Vbn_ref = 0., INV->Vcn_ref = 0.;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	f04f 0200 	mov.w	r2, #0
 8001d94:	f8c3 21c8 	str.w	r2, [r3, #456]	@ 0x1c8
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	f04f 0200 	mov.w	r2, #0
 8001d9e:	f8c3 21cc 	str.w	r2, [r3, #460]	@ 0x1cc
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	f04f 0200 	mov.w	r2, #0
 8001da8:	f8c3 21d0 	str.w	r2, [r3, #464]	@ 0x1d0
	INV->Duty_A = 0., INV->Duty_B = 0., INV->Duty_C = 0.;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f04f 0200 	mov.w	r2, #0
 8001db2:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	f04f 0200 	mov.w	r2, #0
 8001dbc:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	f04f 0200 	mov.w	r2, #0
 8001dc6:	f8c3 21dc 	str.w	r2, [r3, #476]	@ 0x1dc

	// Open-loop control
	INV->Idsr_ref_OLC = 0.;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	f04f 0200 	mov.w	r2, #0
 8001dd0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
	INV->Iqsr_ref_OLC = 0.;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f04f 0200 	mov.w	r2, #0
 8001dda:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
	INV->Vdsr_ref_OLC = 0.;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	f04f 0200 	mov.w	r2, #0
 8001de4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
	INV->Thetar_OLC = 0.;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	f04f 0200 	mov.w	r2, #0
 8001dee:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
	INV->Thetar_OLC_buffer = 0.;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	f04f 0200 	mov.w	r2, #0
 8001df8:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
	INV->Wrpm_ref_OLC = 0.;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f04f 0200 	mov.w	r2, #0
 8001e02:	f8c3 2224 	str.w	r2, [r3, #548]	@ 0x224
	INV->Wrpm_ref_set_OLC = 0.;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	f04f 0200 	mov.w	r2, #0
 8001e0c:	f8c3 222c 	str.w	r2, [r3, #556]	@ 0x22c
	INV->Wrpm_slope_OLC = 5.f;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	4a43      	ldr	r2, [pc, #268]	@ (8001f20 <InitCurrentController+0x35c>)
 8001e14:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
	INV->Idsr_slope_OLC = 20.f;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	4a42      	ldr	r2, [pc, #264]	@ (8001f24 <InitCurrentController+0x360>)
 8001e1c:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
	INV->Idsr_ref_set_OLC = 0.;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	f04f 0200 	mov.w	r2, #0
 8001e26:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

	// Nonlinearity compensation
	INV->Idsr_NLC = 0.1;//0.02;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4a3e      	ldr	r2, [pc, #248]	@ (8001f28 <InitCurrentController+0x364>)
 8001e2e:	f8c3 2244 	str.w	r2, [r3, #580]	@ 0x244
	INV->Idss_ref = 0., INV->Iqss_ref = 0.;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f04f 0200 	mov.w	r2, #0
 8001e38:	f8c3 22ec 	str.w	r2, [r3, #748]	@ 0x2ec
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f04f 0200 	mov.w	r2, #0
 8001e42:	f8c3 22f0 	str.w	r2, [r3, #752]	@ 0x2f0
	INV->Ia_ref = 0., INV->Ib_ref = 0., INV->Ic_ref = 0.;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	f04f 0200 	mov.w	r2, #0
 8001e4c:	f8c3 22f4 	str.w	r2, [r3, #756]	@ 0x2f4
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	f04f 0200 	mov.w	r2, #0
 8001e56:	f8c3 22f8 	str.w	r2, [r3, #760]	@ 0x2f8
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	f04f 0200 	mov.w	r2, #0
 8001e60:	f8c3 22fc 	str.w	r2, [r3, #764]	@ 0x2fc
	INV->A_NLC = 3.f; //7.f; //2.00146f;//0.;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4a31      	ldr	r2, [pc, #196]	@ (8001f2c <InitCurrentController+0x368>)
 8001e68:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
	INV->B_NLC = 4.f;//38.9431f;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 8001e72:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304
	INV->C_NLC = 0.;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	f04f 0200 	mov.w	r2, #0
 8001e7c:	f8c3 2308 	str.w	r2, [r3, #776]	@ 0x308
	INV->Va_NLC = 0., INV->Vb_NLC = 0., INV->Vc_NLC = 0.;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	f04f 0200 	mov.w	r2, #0
 8001e86:	f8c3 230c 	str.w	r2, [r3, #780]	@ 0x30c
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	f04f 0200 	mov.w	r2, #0
 8001e90:	f8c3 2310 	str.w	r2, [r3, #784]	@ 0x310
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	f04f 0200 	mov.w	r2, #0
 8001e9a:	f8c3 2314 	str.w	r2, [r3, #788]	@ 0x314

	// Angle
	INV->Thetar = 0.;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	f04f 0200 	mov.w	r2, #0
 8001ea4:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
	INV->Thetar_adv = 0.;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f04f 0200 	mov.w	r2, #0
 8001eae:	f8c3 21e4 	str.w	r2, [r3, #484]	@ 0x1e4
	INV->Thetar_offset = 0.;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	f04f 0200 	mov.w	r2, #0
 8001eb8:	f8c3 21ec 	str.w	r2, [r3, #492]	@ 0x1ec
	INV->sinThetar = 0.;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f04f 0200 	mov.w	r2, #0
 8001ec2:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4
	INV->cosThetar = 0.;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	f04f 0200 	mov.w	r2, #0
 8001ecc:	f8c3 21f0 	str.w	r2, [r3, #496]	@ 0x1f0
	INV->sinThetar_adv = 0.;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f04f 0200 	mov.w	r2, #0
 8001ed6:	f8c3 21fc 	str.w	r2, [r3, #508]	@ 0x1fc
	INV->cosThetar_adv = 0.;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f04f 0200 	mov.w	r2, #0
 8001ee0:	f8c3 21f8 	str.w	r2, [r3, #504]	@ 0x1f8
	INV->init_align_done = 0;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	f8c3 2240 	str.w	r2, [r3, #576]	@ 0x240
	// Duty test
	INV->TestDuty_A = 0.f, INV->TestDuty_B = 0.f, INV->TestDuty_C = 0.f;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	f04f 0200 	mov.w	r2, #0
 8001ef2:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f04f 0200 	mov.w	r2, #0
 8001efc:	f8c3 231c 	str.w	r2, [r3, #796]	@ 0x31c
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	f04f 0200 	mov.w	r2, #0
 8001f06:	f8c3 2320 	str.w	r2, [r3, #800]	@ 0x320

	// Hall Position Test
	INV->Duty_Test = 0.01;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a08      	ldr	r2, [pc, #32]	@ (8001f30 <InitCurrentController+0x36c>)
 8001f0e:	f8c3 23a4 	str.w	r2, [r3, #932]	@ 0x3a4
	// Sensorless
//	INV->Tmin = 13e-6;
//	INV->Tmin_ad = 2e-6; // From Starting point
//	INV->T_del = 10e-6; // From Starting point to End Point
//	INV->Vd_min = (2.f / 3.f) * INV->Vdc * 2.f * INV->Tmin * Fsamp;
}
 8001f12:	bf00      	nop
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	3089705f 	.word	0x3089705f
 8001f20:	40a00000 	.word	0x40a00000
 8001f24:	41a00000 	.word	0x41a00000
 8001f28:	3dcccccd 	.word	0x3dcccccd
 8001f2c:	40400000 	.word	0x40400000
 8001f30:	3c23d70a 	.word	0x3c23d70a

08001f34 <UpdateController>:

void UpdateController(struct INVERTER *INV){
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]

	INV->Kpd_cc = INV->Wcc*INV->Ld;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	edd3 7a02 	vldr	s15, [r3, #8]
 8001f48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	edc3 7a4e 	vstr	s15, [r3, #312]	@ 0x138
	INV->Kpq_cc = INV->Wcc*INV->Lq;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	edc3 7a4f 	vstr	s15, [r3, #316]	@ 0x13c
	INV->Kid_cc = INV->Wcc*INV->Rs;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	edd3 7a00 	vldr	s15, [r3]
 8001f74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	edc3 7a50 	vstr	s15, [r3, #320]	@ 0x140
	INV->Kiq_cc = INV->Wcc*INV->Rs;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	ed93 7a4d 	vldr	s14, [r3, #308]	@ 0x134
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	edd3 7a00 	vldr	s15, [r3]
 8001f8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	edc3 7a51 	vstr	s15, [r3, #324]	@ 0x144

	INV->Kad_cc = 1./fmaxf(INV->Kpd_cc, 1.e-9);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	edd3 7a4e 	vldr	s15, [r3, #312]	@ 0x138
 8001f9a:	eddf 0a2b 	vldr	s1, [pc, #172]	@ 8002048 <UpdateController+0x114>
 8001f9e:	eeb0 0a67 	vmov.f32	s0, s15
 8001fa2:	f00d ff0c 	bl	800fdbe <fmaxf>
 8001fa6:	eeb0 7a40 	vmov.f32	s14, s0
 8001faa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001fae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	edc3 7a52 	vstr	s15, [r3, #328]	@ 0x148
	INV->Kaq_cc = 1./fmaxf(INV->Kpq_cc, 1.e-9);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	edd3 7a4f 	vldr	s15, [r3, #316]	@ 0x13c
 8001fbe:	eddf 0a22 	vldr	s1, [pc, #136]	@ 8002048 <UpdateController+0x114>
 8001fc2:	eeb0 0a67 	vmov.f32	s0, s15
 8001fc6:	f00d fefa 	bl	800fdbe <fmaxf>
 8001fca:	eeb0 7a40 	vmov.f32	s14, s0
 8001fce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001fd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	edc3 7a53 	vstr	s15, [r3, #332]	@ 0x14c

    INV->Kp_sc = INV->Jm*INV->Wsc;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8001fe8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	edc3 7a25 	vstr	s15, [r3, #148]	@ 0x94
    INV->Ki_scale = 0.25f;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	f04f 527a 	mov.w	r2, #1048576000	@ 0x3e800000
 8001ff8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    INV->Ki_sc = INV->Kp_sc*INV->Wsc*INV->Ki_scale;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	ed93 7a25 	vldr	s14, [r3, #148]	@ 0x94
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8002008:	ee27 7a27 	vmul.f32	s14, s14, s15
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	edd3 7a28 	vldr	s15, [r3, #160]	@ 0xa0
 8002012:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	edc3 7a26 	vstr	s15, [r3, #152]	@ 0x98
    INV->Ka_sc = 1.f/fmaxf(INV->Kp_sc, 1.e-9);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8002022:	eddf 0a09 	vldr	s1, [pc, #36]	@ 8002048 <UpdateController+0x114>
 8002026:	eeb0 0a67 	vmov.f32	s0, s15
 800202a:	f00d fec8 	bl	800fdbe <fmaxf>
 800202e:	eeb0 7a40 	vmov.f32	s14, s0
 8002032:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002036:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	edc3 7a27 	vstr	s15, [r3, #156]	@ 0x9c


}
 8002040:	bf00      	nop
 8002042:	3708      	adds	r7, #8
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	3089705f 	.word	0x3089705f
 800204c:	00000000 	.word	0x00000000

08002050 <Init_Spd_PLL>:

void Init_Spd_PLL(struct INVERTER* INV, float Ws){
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	ed87 0a00 	vstr	s0, [r7]

	//W_SPD_PLL = 2.f * PI * 20.f;		// 2. * PI * 10.;
	INV->W_PLL = Ws;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	683a      	ldr	r2, [r7, #0]
 8002060:	f8c3 2348 	str.w	r2, [r3, #840]	@ 0x348
	INV->Kp_PLL = 2.f * 0.707 * INV->W_PLL;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800206a:	4618      	mov	r0, r3
 800206c:	f7fe fb62 	bl	8000734 <__aeabi_f2d>
 8002070:	a325      	add	r3, pc, #148	@ (adr r3, 8002108 <Init_Spd_PLL+0xb8>)
 8002072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002076:	f7fe f8cf 	bl	8000218 <__aeabi_dmul>
 800207a:	4602      	mov	r2, r0
 800207c:	460b      	mov	r3, r1
 800207e:	4610      	mov	r0, r2
 8002080:	4619      	mov	r1, r3
 8002082:	f7fe fc5f 	bl	8000944 <__aeabi_d2f>
 8002086:	4602      	mov	r2, r0
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
	INV->Ki_PLL = INV->W_PLL * INV->W_PLL;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	ed93 7ad2 	vldr	s14, [r3, #840]	@ 0x348
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	edd3 7ad2 	vldr	s15, [r3, #840]	@ 0x348
 800209a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	edc3 7ad1 	vstr	s15, [r3, #836]	@ 0x344
	INV->integ_Thetar_PLL = 0.;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f04f 0200 	mov.w	r2, #0
 80020aa:	f8c3 233c 	str.w	r2, [r3, #828]	@ 0x33c

	INV->W_PLL_Hall = PI2 * 10.f;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a17      	ldr	r2, [pc, #92]	@ (8002110 <Init_Spd_PLL+0xc0>)
 80020b2:	f8c3 2394 	str.w	r2, [r3, #916]	@ 0x394
    INV->Kp_PLL_Hall = 2.f * 0.707 * INV->W_PLL_Hall;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	f8d3 3394 	ldr.w	r3, [r3, #916]	@ 0x394
 80020bc:	4618      	mov	r0, r3
 80020be:	f7fe fb39 	bl	8000734 <__aeabi_f2d>
 80020c2:	a311      	add	r3, pc, #68	@ (adr r3, 8002108 <Init_Spd_PLL+0xb8>)
 80020c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020c8:	f7fe f8a6 	bl	8000218 <__aeabi_dmul>
 80020cc:	4602      	mov	r2, r0
 80020ce:	460b      	mov	r3, r1
 80020d0:	4610      	mov	r0, r2
 80020d2:	4619      	mov	r1, r3
 80020d4:	f7fe fc36 	bl	8000944 <__aeabi_d2f>
 80020d8:	4602      	mov	r2, r0
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	f8c3 2398 	str.w	r2, [r3, #920]	@ 0x398
    INV->Ki_PLL_Hall = INV->W_PLL_Hall * INV->W_PLL_Hall;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	ed93 7ae5 	vldr	s14, [r3, #916]	@ 0x394
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	edd3 7ae5 	vldr	s15, [r3, #916]	@ 0x394
 80020ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	edc3 7ae7 	vstr	s15, [r3, #924]	@ 0x39c
    INV->integ_PLL_Hall = 0.;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	f04f 0200 	mov.w	r2, #0
 80020fc:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0

}
 8002100:	bf00      	nop
 8002102:	3708      	adds	r7, #8
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}
 8002108:	76c8b439 	.word	0x76c8b439
 800210c:	3ff69fbe 	.word	0x3ff69fbe
 8002110:	427b53d2 	.word	0x427b53d2

08002114 <ResetController>:

void ResetController(struct INVERTER *INV) {
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]

	INV->Wrm_ref_set = 0.;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f04f 0200 	mov.w	r2, #0
 8002122:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	INV->Wrpm_ref_set = 0.;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f04f 0200 	mov.w	r2, #0
 800212c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
	INV->Wrpm_ref_set_old = 0.;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	f04f 0200 	mov.w	r2, #0
 8002136:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
	INV->Wrm_ref = 0.;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	f04f 0200 	mov.w	r2, #0
 8002140:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
	INV->Wrpm_ref = 0.;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	f04f 0200 	mov.w	r2, #0
 800214a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

	INV->Te_ref_integ = 0.;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f04f 0200 	mov.w	r2, #0
 8002154:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
	INV->Te_ref_aw = 0.;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	f04f 0200 	mov.w	r2, #0
 800215e:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

	INV->Idsr_ref_integ = 0.;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f04f 0200 	mov.w	r2, #0
 8002168:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
	INV->Idsr_ref_aw = 0.;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	f04f 0200 	mov.w	r2, #0
 8002172:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

	INV->Te_ref_sat = 0.;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	f04f 0200 	mov.w	r2, #0
 800217c:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
	INV->Te_ref = 0.;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f04f 0200 	mov.w	r2, #0
 8002186:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

	INV->Idsr_ref = 0.;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f04f 0200 	mov.w	r2, #0
 8002190:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
	INV->Iqsr_ref = 0.;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f04f 0200 	mov.w	r2, #0
 800219a:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124

	INV->Idsr_ref_OLC = 0.;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	f04f 0200 	mov.w	r2, #0
 80021a4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
	INV->Iqsr_ref_OLC = 0.;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f04f 0200 	mov.w	r2, #0
 80021ae:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
	INV->Vdsr_ref_OLC = 0.;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f04f 0200 	mov.w	r2, #0
 80021b8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
	INV->Vqsr_ref_OLC = 0.;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f04f 0200 	mov.w	r2, #0
 80021c2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
	INV->Thetar_OLC = 0.;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	f04f 0200 	mov.w	r2, #0
 80021cc:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
	INV->Wrpm_ref_OLC = 0.;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f04f 0200 	mov.w	r2, #0
 80021d6:	f8c3 2224 	str.w	r2, [r3, #548]	@ 0x224
	INV->Wrpm_ref_set_OLC = 0.;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	f04f 0200 	mov.w	r2, #0
 80021e0:	f8c3 222c 	str.w	r2, [r3, #556]	@ 0x22c
	INV->Wrpm_slope_OLC = 5.f;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	4a1d      	ldr	r2, [pc, #116]	@ (800225c <ResetController+0x148>)
 80021e8:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230

	INV->Vdsr_ref_integ = 0.;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	f04f 0200 	mov.w	r2, #0
 80021f2:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
	INV->Vqsr_ref_integ = 0.;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	f04f 0200 	mov.w	r2, #0
 80021fc:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

	INV->Vdsr_ref_unsat = 0;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	f04f 0200 	mov.w	r2, #0
 8002206:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178
	INV->Vqsr_ref_unsat = 0;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	f04f 0200 	mov.w	r2, #0
 8002210:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c

	INV->Vdsr_ref_aw = 0.;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	f04f 0200 	mov.w	r2, #0
 800221a:	f8c3 21a0 	str.w	r2, [r3, #416]	@ 0x1a0
	INV->Vqsr_ref_aw = 0.;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f04f 0200 	mov.w	r2, #0
 8002224:	f8c3 21a4 	str.w	r2, [r3, #420]	@ 0x1a4

	INV->TestDuty_A = 0.;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f04f 0200 	mov.w	r2, #0
 800222e:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318
	INV->TestDuty_B = 0.;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f04f 0200 	mov.w	r2, #0
 8002238:	f8c3 231c 	str.w	r2, [r3, #796]	@ 0x31c
	INV->TestDuty_C = 0.;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	f04f 0200 	mov.w	r2, #0
 8002242:	f8c3 2320 	str.w	r2, [r3, #800]	@ 0x320

	INV->alpha_LPF = 0;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	f04f 0200 	mov.w	r2, #0
 800224c:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180

}
 8002250:	bf00      	nop
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr
 800225c:	40a00000 	.word	0x40a00000

08002260 <InitSpeedController>:
	//
	//	INV->Idsr_ref = Id_MTPA[MTPA_index]  * (1. - MTPA_ratio) + Id_MTPA[MTPA_index + 1] * MTPA_ratio;
	//	INV->Iqsr_ref = (Iq_MTPA[MTPA_index] * (1. - MTPA_ratio) + Iq_MTPA[MTPA_index + 1] * MTPA_ratio) * SIGN(INV->Te_ref);
}

void InitSpeedController(struct INVERTER *INV, float Wsc, float zeta) {
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	ed87 0a02 	vstr	s0, [r7, #8]
 800226c:	edc7 0a01 	vstr	s1, [r7, #4]

    INV->Wsc = Wsc;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	68ba      	ldr	r2, [r7, #8]
 8002274:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    INV->zeta_sc = zeta;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	687a      	ldr	r2, [r7, #4]
 800227c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    INV->Kp_sc = INV->Jm*INV->Wsc;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 800228c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	edc3 7a25 	vstr	s15, [r3, #148]	@ 0x94
    INV->Ki_scale = 0.25f;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	f04f 527a 	mov.w	r2, #1048576000	@ 0x3e800000
 800229c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    INV->Ki_sc = INV->Kp_sc*INV->Wsc*INV->Ki_scale;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	ed93 7a25 	vldr	s14, [r3, #148]	@ 0x94
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 80022ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	edd3 7a28 	vldr	s15, [r3, #160]	@ 0xa0
 80022b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	edc3 7a26 	vstr	s15, [r3, #152]	@ 0x98
    INV->Ka_sc = 1.f/fmaxf(INV->Kp_sc, 1.e-9);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 80022c6:	eddf 0a2c 	vldr	s1, [pc, #176]	@ 8002378 <InitSpeedController+0x118>
 80022ca:	eeb0 0a67 	vmov.f32	s0, s15
 80022ce:	f00d fd76 	bl	800fdbe <fmaxf>
 80022d2:	eeb0 7a40 	vmov.f32	s14, s0
 80022d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80022da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	edc3 7a27 	vstr	s15, [r3, #156]	@ 0x9c

    INV->Wrpm = 0., INV->Wrm = 0., INV->Wr = 0.;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	f04f 0200 	mov.w	r2, #0
 80022ea:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	f04f 0200 	mov.w	r2, #0
 80022f4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	f04f 0200 	mov.w	r2, #0
 80022fe:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    INV->Wrpm_ref_set = 0., INV->Wrm_ref_set = 0.;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	f04f 0200 	mov.w	r2, #0
 8002308:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	f04f 0200 	mov.w	r2, #0
 8002312:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    INV->Wrpm_ref = 0., INV->Wrm_ref = 0.;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	f04f 0200 	mov.w	r2, #0
 800231c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	f04f 0200 	mov.w	r2, #0
 8002326:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
//    INV->dWrm = 100.f*RPM2RM*Tsamp;       // 300 rpm/s
//    INV->dWrm = 360.f*RPM2RM*Tsamp;       // 300 rpm/s
//    INV->dWrm = 2000.f*RPM2RM*Tsamp;       // 300 rpm/s
    INV->dWrm = 3000.f*RPM2RM*Tsamp;       // 300 rpm/s
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	4a13      	ldr	r2, [pc, #76]	@ (800237c <InitSpeedController+0x11c>)
 800232e:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    INV->Wrm_err = 0.;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	f04f 0200 	mov.w	r2, #0
 8002338:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    INV->Te_ref_integ = 0.;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f04f 0200 	mov.w	r2, #0
 8002342:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
    INV->Te_ref_ff = 0.;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	f04f 0200 	mov.w	r2, #0
 800234c:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    INV->Te_ref_unsat = 0.;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	f04f 0200 	mov.w	r2, #0
 8002356:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    INV->Te_ref = 0.;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	f04f 0200 	mov.w	r2, #0
 8002360:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
    INV->Te_ref_aw = 0.;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	f04f 0200 	mov.w	r2, #0
 800236a:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

}
 800236e:	bf00      	nop
 8002370:	3710      	adds	r7, #16
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	3089705f 	.word	0x3089705f
 800237c:	3d00adfd 	.word	0x3d00adfd

08002380 <CurrentControl>:

void CurrentControl(struct INVERTER *INV) {
 8002380:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002384:	ed2d 8b02 	vpush	{d8}
 8002388:	b08a      	sub	sp, #40	@ 0x28
 800238a:	af00      	add	r7, sp, #0
 800238c:	6278      	str	r0, [r7, #36]	@ 0x24

	if (FLAG.INV_RUN) {
 800238e:	4b68      	ldr	r3, [pc, #416]	@ (8002530 <CurrentControl+0x1b0>)
 8002390:	88db      	ldrh	r3, [r3, #6]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d05b      	beq.n	800244e <CurrentControl+0xce>
	    INV->Iqsr_ref_unsat = INV->Te_ref*INV->INV_Kt;
 8002396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002398:	ed93 7a36 	vldr	s14, [r3, #216]	@ 0xd8
 800239c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800239e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80023a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a8:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c
	    INV->Iqsr_ref = LIMIT(INV->Iqsr_ref_unsat, -3.*INV->Is_rated, 3.*INV->Is_rated);
 80023ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ae:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7fe f9be 	bl	8000734 <__aeabi_f2d>
 80023b8:	4604      	mov	r4, r0
 80023ba:	460d      	mov	r5, r1
 80023bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7fe f9b7 	bl	8000734 <__aeabi_f2d>
 80023c6:	f04f 0200 	mov.w	r2, #0
 80023ca:	4b5a      	ldr	r3, [pc, #360]	@ (8002534 <CurrentControl+0x1b4>)
 80023cc:	f7fd ff24 	bl	8000218 <__aeabi_dmul>
 80023d0:	4602      	mov	r2, r0
 80023d2:	460b      	mov	r3, r1
 80023d4:	4620      	mov	r0, r4
 80023d6:	4629      	mov	r1, r5
 80023d8:	f7fe fa82 	bl	80008e0 <__aeabi_dcmpgt>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d007      	beq.n	80023f2 <CurrentControl+0x72>
 80023e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e4:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80023e8:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 80023ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023f0:	e025      	b.n	800243e <CurrentControl+0xbe>
 80023f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f4:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 80023f8:	4618      	mov	r0, r3
 80023fa:	f7fe f99b 	bl	8000734 <__aeabi_f2d>
 80023fe:	4604      	mov	r4, r0
 8002400:	460d      	mov	r5, r1
 8002402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002404:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002406:	4618      	mov	r0, r3
 8002408:	f7fe f994 	bl	8000734 <__aeabi_f2d>
 800240c:	f04f 0200 	mov.w	r2, #0
 8002410:	4b49      	ldr	r3, [pc, #292]	@ (8002538 <CurrentControl+0x1b8>)
 8002412:	f7fd ff01 	bl	8000218 <__aeabi_dmul>
 8002416:	4602      	mov	r2, r0
 8002418:	460b      	mov	r3, r1
 800241a:	4620      	mov	r0, r4
 800241c:	4629      	mov	r1, r5
 800241e:	f7fe fa41 	bl	80008a4 <__aeabi_dcmplt>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d007      	beq.n	8002438 <CurrentControl+0xb8>
 8002428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242a:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800242e:	eeb8 7a08 	vmov.f32	s14, #136	@ 0xc0400000 -3.0
 8002432:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002436:	e002      	b.n	800243e <CurrentControl+0xbe>
 8002438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243a:	edd3 7a47 	vldr	s15, [r3, #284]	@ 0x11c
 800243e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002440:	edc3 7a49 	vstr	s15, [r3, #292]	@ 0x124
	    INV->Idsr_ref = 0;
 8002444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002446:	f04f 0200 	mov.w	r2, #0
 800244a:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
	}

	INV->Vdsr_ref_old = INV->Vdsr_ref;
 800244e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002450:	f8d3 218c 	ldr.w	r2, [r3, #396]	@ 0x18c
 8002454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002456:	f8c3 2194 	str.w	r2, [r3, #404]	@ 0x194
	INV->Vqsr_ref_old = INV->Vqsr_ref;
 800245a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800245c:	f8d3 2190 	ldr.w	r2, [r3, #400]	@ 0x190
 8002460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002462:	f8c3 2198 	str.w	r2, [r3, #408]	@ 0x198

    //INV->Thetar_OLC = BOUND_PI(INV->Thetar_OLC + INV->Wrpm_ref_OLC*RPM2RM*INV->PP*Tsamp);
//    INV->Thetar = INV->Thetar_OLC;

	INV->Idss = (2.f * INV->Ia - INV->Ib - INV->Ic) * INV_3;
 8002466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002468:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800246c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002472:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8002476:	ee37 7a67 	vsub.f32	s14, s14, s15
 800247a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800247c:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8002480:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002484:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 800253c <CurrentControl+0x1bc>
 8002488:	ee67 7a87 	vmul.f32	s15, s15, s14
 800248c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800248e:	edc3 7a54 	vstr	s15, [r3, #336]	@ 0x150
	INV->Iqss = (INV->Ib - INV->Ic) * INV_SQRT3;
 8002492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002494:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 8002498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800249a:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800249e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024a2:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8002540 <CurrentControl+0x1c0>
 80024a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ac:	edc3 7a55 	vstr	s15, [r3, #340]	@ 0x154

	Vdss_ref_set = (2.f * Van - Vbn - Vcn) * INV_3;
 80024b0:	4b24      	ldr	r3, [pc, #144]	@ (8002544 <CurrentControl+0x1c4>)
 80024b2:	edd3 7a00 	vldr	s15, [r3]
 80024b6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80024ba:	4b23      	ldr	r3, [pc, #140]	@ (8002548 <CurrentControl+0x1c8>)
 80024bc:	edd3 7a00 	vldr	s15, [r3]
 80024c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80024c4:	4b21      	ldr	r3, [pc, #132]	@ (800254c <CurrentControl+0x1cc>)
 80024c6:	edd3 7a00 	vldr	s15, [r3]
 80024ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024ce:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 800253c <CurrentControl+0x1bc>
 80024d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024d6:	4b1e      	ldr	r3, [pc, #120]	@ (8002550 <CurrentControl+0x1d0>)
 80024d8:	edc3 7a00 	vstr	s15, [r3]
	Vqss_ref_set = INV_SQRT3 * (Vbn - Vcn);
 80024dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002548 <CurrentControl+0x1c8>)
 80024de:	ed93 7a00 	vldr	s14, [r3]
 80024e2:	4b1a      	ldr	r3, [pc, #104]	@ (800254c <CurrentControl+0x1cc>)
 80024e4:	edd3 7a00 	vldr	s15, [r3]
 80024e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024ec:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002540 <CurrentControl+0x1c0>
 80024f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024f4:	4b17      	ldr	r3, [pc, #92]	@ (8002554 <CurrentControl+0x1d4>)
 80024f6:	edc3 7a00 	vstr	s15, [r3]
//		EXT_1.Wr_EXT_f = EXT_1.a_LPF * EXT_1.Wr_EXT + (1.f-EXT_1.a_LPF) * EXT_1.Wr_EXT_f;
//		EXT_1.Wrm_EXT_f = EXT_1.Wr_EXT_f * INV->INV_PP;
//		EXT_1.Wrpm_EXT_f = EXT_1.Wrm_EXT_f * RM2RPM;
//	}

	if (Theta_mode == 1){
 80024fa:	4b17      	ldr	r3, [pc, #92]	@ (8002558 <CurrentControl+0x1d8>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d130      	bne.n	8002564 <CurrentControl+0x1e4>
		INV->Thetar = INV->Thetar_OLC;
 8002502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002504:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800250a:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
		INV->Wr = INV->Wrpm_ref_OLC *RPM2RM * INV->PP;
 800250e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002510:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 8002514:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 800255c <CurrentControl+0x1dc>
 8002518:	ee27 7a87 	vmul.f32	s14, s15, s14
 800251c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251e:	edd3 7a06 	vldr	s15, [r3, #24]
 8002522:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002528:	edc3 7a29 	vstr	s15, [r3, #164]	@ 0xa4
 800252c:	e026      	b.n	800257c <CurrentControl+0x1fc>
 800252e:	bf00      	nop
 8002530:	20000020 	.word	0x20000020
 8002534:	40080000 	.word	0x40080000
 8002538:	c0080000 	.word	0xc0080000
 800253c:	3eaaaaab 	.word	0x3eaaaaab
 8002540:	3f13cd3a 	.word	0x3f13cd3a
 8002544:	20003624 	.word	0x20003624
 8002548:	20003628 	.word	0x20003628
 800254c:	2000362c 	.word	0x2000362c
 8002550:	20003630 	.word	0x20003630
 8002554:	20003634 	.word	0x20003634
 8002558:	20003620 	.word	0x20003620
 800255c:	3dd67750 	.word	0x3dd67750
 8002560:	4118c9eb 	.word	0x4118c9eb
	}

	else {
		INV->Thetar = INV->Thetar_est_Hall;
 8002564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002566:	f8d3 2368 	ldr.w	r2, [r3, #872]	@ 0x368
 800256a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800256c:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
		INV->Wr = INV->Wr_est_Hall;
 8002570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002572:	f8d3 2390 	ldr.w	r2, [r3, #912]	@ 0x390
 8002576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002578:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
//			INV->Thetar = 0.f;
//			INV->Wr = 0.f;
//		}
//		break;
//	}
	INV->Wrm = INV->Wr * INV->INV_PP;
 800257c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800257e:	ed93 7a29 	vldr	s14, [r3, #164]	@ 0xa4
 8002582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002584:	edd3 7a07 	vldr	s15, [r3, #28]
 8002588:	ee67 7a27 	vmul.f32	s15, s14, s15
 800258c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800258e:	edc3 7a2a 	vstr	s15, [r3, #168]	@ 0xa8
	INV->Wrpm = INV->Wrm * RM2RPM;
 8002592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002594:	edd3 7a2a 	vldr	s15, [r3, #168]	@ 0xa8
 8002598:	ed1f 7a0f 	vldr	s14, [pc, #-60]	@ 8002560 <CurrentControl+0x1e0>
 800259c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a2:	edc3 7a2b 	vstr	s15, [r3, #172]	@ 0xac

	#if ANGLE_COMPENSATION == ON
	    INV->Thetar_adv = BOUND_PI(INV->Thetar + 1.5f*INV->Wr*Tsamp);
	#else
	    INV->Thetar_adv = INV->Thetar;
 80025a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a8:	f8d3 21e0 	ldr.w	r2, [r3, #480]	@ 0x1e0
 80025ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ae:	f8c3 21e4 	str.w	r2, [r3, #484]	@ 0x1e4

	//■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■
	//■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■
	//■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■■

    INV->cosThetar = COS(INV->Thetar * INV->Thetar);
 80025b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b4:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80025b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ba:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80025be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025c2:	ee17 0a90 	vmov	r0, s15
 80025c6:	f7fe f8b5 	bl	8000734 <__aeabi_f2d>
 80025ca:	4682      	mov	sl, r0
 80025cc:	468b      	mov	fp, r1
 80025ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d0:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80025d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d6:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80025da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025de:	ee17 0a90 	vmov	r0, s15
 80025e2:	f7fe f8a7 	bl	8000734 <__aeabi_f2d>
 80025e6:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80025ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ec:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80025f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f2:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80025f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025fa:	ee17 0a90 	vmov	r0, s15
 80025fe:	f7fe f899 	bl	8000734 <__aeabi_f2d>
 8002602:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8002606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002608:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 800260c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800260e:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8002612:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002616:	ee17 0a90 	vmov	r0, s15
 800261a:	f7fe f88b 	bl	8000734 <__aeabi_f2d>
 800261e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002624:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8002628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800262a:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 800262e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002632:	ee17 0a90 	vmov	r0, s15
 8002636:	f7fe f87d 	bl	8000734 <__aeabi_f2d>
 800263a:	4680      	mov	r8, r0
 800263c:	4689      	mov	r9, r1
 800263e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002640:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8002644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002646:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 800264a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800264e:	ee17 0a90 	vmov	r0, s15
 8002652:	f7fe f86f 	bl	8000734 <__aeabi_f2d>
 8002656:	4604      	mov	r4, r0
 8002658:	460d      	mov	r5, r1
 800265a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800265c:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8002660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002662:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8002666:	ee67 7a27 	vmul.f32	s15, s14, s15
 800266a:	ee17 0a90 	vmov	r0, s15
 800266e:	f7fe f861 	bl	8000734 <__aeabi_f2d>
 8002672:	a3cf      	add	r3, pc, #828	@ (adr r3, 80029b0 <CurrentControl+0x630>)
 8002674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002678:	f7fd fdce 	bl	8000218 <__aeabi_dmul>
 800267c:	4602      	mov	r2, r0
 800267e:	460b      	mov	r3, r1
 8002680:	a1cd      	add	r1, pc, #820	@ (adr r1, 80029b8 <CurrentControl+0x638>)
 8002682:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002686:	f7fd fef5 	bl	8000474 <__aeabi_dsub>
 800268a:	4602      	mov	r2, r0
 800268c:	460b      	mov	r3, r1
 800268e:	4620      	mov	r0, r4
 8002690:	4629      	mov	r1, r5
 8002692:	f7fd fdc1 	bl	8000218 <__aeabi_dmul>
 8002696:	4602      	mov	r2, r0
 8002698:	460b      	mov	r3, r1
 800269a:	a1c9      	add	r1, pc, #804	@ (adr r1, 80029c0 <CurrentControl+0x640>)
 800269c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80026a0:	f7fd fee8 	bl	8000474 <__aeabi_dsub>
 80026a4:	4602      	mov	r2, r0
 80026a6:	460b      	mov	r3, r1
 80026a8:	4640      	mov	r0, r8
 80026aa:	4649      	mov	r1, r9
 80026ac:	f7fd fdb4 	bl	8000218 <__aeabi_dmul>
 80026b0:	4602      	mov	r2, r0
 80026b2:	460b      	mov	r3, r1
 80026b4:	a1c4      	add	r1, pc, #784	@ (adr r1, 80029c8 <CurrentControl+0x648>)
 80026b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80026ba:	f7fd fedb 	bl	8000474 <__aeabi_dsub>
 80026be:	4602      	mov	r2, r0
 80026c0:	460b      	mov	r3, r1
 80026c2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80026c6:	f7fd fda7 	bl	8000218 <__aeabi_dmul>
 80026ca:	4602      	mov	r2, r0
 80026cc:	460b      	mov	r3, r1
 80026ce:	a1c0      	add	r1, pc, #768	@ (adr r1, 80029d0 <CurrentControl+0x650>)
 80026d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80026d4:	f7fd fece 	bl	8000474 <__aeabi_dsub>
 80026d8:	4602      	mov	r2, r0
 80026da:	460b      	mov	r3, r1
 80026dc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80026e0:	f7fd fd9a 	bl	8000218 <__aeabi_dmul>
 80026e4:	4602      	mov	r2, r0
 80026e6:	460b      	mov	r3, r1
 80026e8:	a1bb      	add	r1, pc, #748	@ (adr r1, 80029d8 <CurrentControl+0x658>)
 80026ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80026ee:	f7fd fec1 	bl	8000474 <__aeabi_dsub>
 80026f2:	4602      	mov	r2, r0
 80026f4:	460b      	mov	r3, r1
 80026f6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80026fa:	f7fd fd8d 	bl	8000218 <__aeabi_dmul>
 80026fe:	4602      	mov	r2, r0
 8002700:	460b      	mov	r3, r1
 8002702:	f04f 0000 	mov.w	r0, #0
 8002706:	49a8      	ldr	r1, [pc, #672]	@ (80029a8 <CurrentControl+0x628>)
 8002708:	f7fd feb4 	bl	8000474 <__aeabi_dsub>
 800270c:	4602      	mov	r2, r0
 800270e:	460b      	mov	r3, r1
 8002710:	4650      	mov	r0, sl
 8002712:	4659      	mov	r1, fp
 8002714:	f7fd fd80 	bl	8000218 <__aeabi_dmul>
 8002718:	4602      	mov	r2, r0
 800271a:	460b      	mov	r3, r1
 800271c:	f04f 0000 	mov.w	r0, #0
 8002720:	49a2      	ldr	r1, [pc, #648]	@ (80029ac <CurrentControl+0x62c>)
 8002722:	f7fd fea7 	bl	8000474 <__aeabi_dsub>
 8002726:	4602      	mov	r2, r0
 8002728:	460b      	mov	r3, r1
 800272a:	4610      	mov	r0, r2
 800272c:	4619      	mov	r1, r3
 800272e:	f7fe f909 	bl	8000944 <__aeabi_d2f>
 8002732:	4602      	mov	r2, r0
 8002734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002736:	f8c3 21f0 	str.w	r2, [r3, #496]	@ 0x1f0
    INV->sinThetar = SIN(INV->Thetar, INV->Thetar * INV->Thetar);
 800273a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800273c:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 8002740:	4618      	mov	r0, r3
 8002742:	f7fd fff7 	bl	8000734 <__aeabi_f2d>
 8002746:	e9c7 0106 	strd	r0, r1, [r7, #24]
 800274a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800274c:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8002750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002752:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8002756:	ee67 7a27 	vmul.f32	s15, s14, s15
 800275a:	ee17 0a90 	vmov	r0, s15
 800275e:	f7fd ffe9 	bl	8000734 <__aeabi_f2d>
 8002762:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8002766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002768:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 800276c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800276e:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8002772:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002776:	ee17 0a90 	vmov	r0, s15
 800277a:	f7fd ffdb 	bl	8000734 <__aeabi_f2d>
 800277e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002784:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8002788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800278a:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 800278e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002792:	ee17 0a90 	vmov	r0, s15
 8002796:	f7fd ffcd 	bl	8000734 <__aeabi_f2d>
 800279a:	e9c7 0100 	strd	r0, r1, [r7]
 800279e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a0:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80027a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a6:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80027aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ae:	ee17 0a90 	vmov	r0, s15
 80027b2:	f7fd ffbf 	bl	8000734 <__aeabi_f2d>
 80027b6:	4682      	mov	sl, r0
 80027b8:	468b      	mov	fp, r1
 80027ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027bc:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80027c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c2:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80027c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ca:	ee17 0a90 	vmov	r0, s15
 80027ce:	f7fd ffb1 	bl	8000734 <__aeabi_f2d>
 80027d2:	4680      	mov	r8, r0
 80027d4:	4689      	mov	r9, r1
 80027d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d8:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80027dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027de:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80027e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027e6:	ee17 0a90 	vmov	r0, s15
 80027ea:	f7fd ffa3 	bl	8000734 <__aeabi_f2d>
 80027ee:	4604      	mov	r4, r0
 80027f0:	460d      	mov	r5, r1
 80027f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027f4:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80027f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027fa:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80027fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002802:	ee17 0a90 	vmov	r0, s15
 8002806:	f7fd ff95 	bl	8000734 <__aeabi_f2d>
 800280a:	a359      	add	r3, pc, #356	@ (adr r3, 8002970 <CurrentControl+0x5f0>)
 800280c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002810:	f7fd fd02 	bl	8000218 <__aeabi_dmul>
 8002814:	4602      	mov	r2, r0
 8002816:	460b      	mov	r3, r1
 8002818:	a157      	add	r1, pc, #348	@ (adr r1, 8002978 <CurrentControl+0x5f8>)
 800281a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800281e:	f7fd fe29 	bl	8000474 <__aeabi_dsub>
 8002822:	4602      	mov	r2, r0
 8002824:	460b      	mov	r3, r1
 8002826:	4620      	mov	r0, r4
 8002828:	4629      	mov	r1, r5
 800282a:	f7fd fcf5 	bl	8000218 <__aeabi_dmul>
 800282e:	4602      	mov	r2, r0
 8002830:	460b      	mov	r3, r1
 8002832:	a153      	add	r1, pc, #332	@ (adr r1, 8002980 <CurrentControl+0x600>)
 8002834:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002838:	f7fd fe1c 	bl	8000474 <__aeabi_dsub>
 800283c:	4602      	mov	r2, r0
 800283e:	460b      	mov	r3, r1
 8002840:	4640      	mov	r0, r8
 8002842:	4649      	mov	r1, r9
 8002844:	f7fd fce8 	bl	8000218 <__aeabi_dmul>
 8002848:	4602      	mov	r2, r0
 800284a:	460b      	mov	r3, r1
 800284c:	a14e      	add	r1, pc, #312	@ (adr r1, 8002988 <CurrentControl+0x608>)
 800284e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002852:	f7fd fe0f 	bl	8000474 <__aeabi_dsub>
 8002856:	4602      	mov	r2, r0
 8002858:	460b      	mov	r3, r1
 800285a:	4650      	mov	r0, sl
 800285c:	4659      	mov	r1, fp
 800285e:	f7fd fcdb 	bl	8000218 <__aeabi_dmul>
 8002862:	4602      	mov	r2, r0
 8002864:	460b      	mov	r3, r1
 8002866:	a14a      	add	r1, pc, #296	@ (adr r1, 8002990 <CurrentControl+0x610>)
 8002868:	e9d1 0100 	ldrd	r0, r1, [r1]
 800286c:	f7fd fe02 	bl	8000474 <__aeabi_dsub>
 8002870:	4602      	mov	r2, r0
 8002872:	460b      	mov	r3, r1
 8002874:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002878:	f7fd fcce 	bl	8000218 <__aeabi_dmul>
 800287c:	4602      	mov	r2, r0
 800287e:	460b      	mov	r3, r1
 8002880:	a145      	add	r1, pc, #276	@ (adr r1, 8002998 <CurrentControl+0x618>)
 8002882:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002886:	f7fd fdf5 	bl	8000474 <__aeabi_dsub>
 800288a:	4602      	mov	r2, r0
 800288c:	460b      	mov	r3, r1
 800288e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002892:	f7fd fcc1 	bl	8000218 <__aeabi_dmul>
 8002896:	4602      	mov	r2, r0
 8002898:	460b      	mov	r3, r1
 800289a:	a141      	add	r1, pc, #260	@ (adr r1, 80029a0 <CurrentControl+0x620>)
 800289c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80028a0:	f7fd fde8 	bl	8000474 <__aeabi_dsub>
 80028a4:	4602      	mov	r2, r0
 80028a6:	460b      	mov	r3, r1
 80028a8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80028ac:	f7fd fcb4 	bl	8000218 <__aeabi_dmul>
 80028b0:	4602      	mov	r2, r0
 80028b2:	460b      	mov	r3, r1
 80028b4:	f04f 0000 	mov.w	r0, #0
 80028b8:	493c      	ldr	r1, [pc, #240]	@ (80029ac <CurrentControl+0x62c>)
 80028ba:	f7fd fddb 	bl	8000474 <__aeabi_dsub>
 80028be:	4602      	mov	r2, r0
 80028c0:	460b      	mov	r3, r1
 80028c2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80028c6:	f7fd fca7 	bl	8000218 <__aeabi_dmul>
 80028ca:	4602      	mov	r2, r0
 80028cc:	460b      	mov	r3, r1
 80028ce:	4610      	mov	r0, r2
 80028d0:	4619      	mov	r1, r3
 80028d2:	f7fe f837 	bl	8000944 <__aeabi_d2f>
 80028d6:	4602      	mov	r2, r0
 80028d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028da:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4

    INV->Thetar_adv = BOUND_PI(INV->Thetar + 1.5f*INV->Wr*Tsamp);
 80028de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e0:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80028e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e6:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 80028ea:	eef7 6a08 	vmov.f32	s13, #120	@ 0x3fc00000  1.5
 80028ee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80028f2:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80029e0 <CurrentControl+0x660>
 80028f6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80028fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028fe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002906:	dd71      	ble.n	80029ec <CurrentControl+0x66c>
 8002908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800290a:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 800290e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002910:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 8002914:	eef7 6a08 	vmov.f32	s13, #120	@ 0x3fc00000  1.5
 8002918:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800291c:	eddf 6a30 	vldr	s13, [pc, #192]	@ 80029e0 <CurrentControl+0x660>
 8002920:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002924:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800292a:	edd3 6a78 	vldr	s13, [r3, #480]	@ 0x1e0
 800292e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002930:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 8002934:	eeb7 6a08 	vmov.f32	s12, #120	@ 0x3fc00000  1.5
 8002938:	ee67 7a86 	vmul.f32	s15, s15, s12
 800293c:	ed9f 6a28 	vldr	s12, [pc, #160]	@ 80029e0 <CurrentControl+0x660>
 8002940:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002944:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002948:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80029e4 <CurrentControl+0x664>
 800294c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002950:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8002954:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002958:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800295c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002960:	eddf 6a21 	vldr	s13, [pc, #132]	@ 80029e8 <CurrentControl+0x668>
 8002964:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002968:	ee77 7a67 	vsub.f32	s15, s14, s15
 800296c:	e070      	b.n	8002a50 <CurrentControl+0x6d0>
 800296e:	bf00      	nop
 8002970:	021bac0d 	.word	0x021bac0d
 8002974:	3d6ae7f4 	.word	0x3d6ae7f4
 8002978:	29bab323 	.word	0x29bab323
 800297c:	3de61246 	.word	0x3de61246
 8002980:	82db8a53 	.word	0x82db8a53
 8002984:	3e5ae645 	.word	0x3e5ae645
 8002988:	bc74aadf 	.word	0xbc74aadf
 800298c:	3ec71de3 	.word	0x3ec71de3
 8002990:	3403403b 	.word	0x3403403b
 8002994:	3f2a01a0 	.word	0x3f2a01a0
 8002998:	1999999a 	.word	0x1999999a
 800299c:	3f811111 	.word	0x3f811111
 80029a0:	60000000 	.word	0x60000000
 80029a4:	3fc55555 	.word	0x3fc55555
 80029a8:	3fe00000 	.word	0x3fe00000
 80029ac:	3ff00000 	.word	0x3ff00000
 80029b0:	c1f9f14c 	.word	0xc1f9f14c
 80029b4:	3da93974 	.word	0x3da93974
 80029b8:	01e7b18c 	.word	0x01e7b18c
 80029bc:	3e21eed9 	.word	0x3e21eed9
 80029c0:	c9f6ef19 	.word	0xc9f6ef19
 80029c4:	3e927e4f 	.word	0x3e927e4f
 80029c8:	3403403b 	.word	0x3403403b
 80029cc:	3efa01a0 	.word	0x3efa01a0
 80029d0:	2d82d834 	.word	0x2d82d834
 80029d4:	3f56c16c 	.word	0x3f56c16c
 80029d8:	60000000 	.word	0x60000000
 80029dc:	3fa55555 	.word	0x3fa55555
 80029e0:	38d1b717 	.word	0x38d1b717
 80029e4:	3e22f983 	.word	0x3e22f983
 80029e8:	40c90fdb 	.word	0x40c90fdb
 80029ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ee:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80029f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029f4:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 80029f8:	eef7 6a08 	vmov.f32	s13, #120	@ 0x3fc00000  1.5
 80029fc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002a00:	ed5f 6a09 	vldr	s13, [pc, #-36]	@ 80029e0 <CurrentControl+0x660>
 8002a04:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002a08:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a0e:	edd3 6a78 	vldr	s13, [r3, #480]	@ 0x1e0
 8002a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a14:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 8002a18:	eeb7 6a08 	vmov.f32	s12, #120	@ 0x3fc00000  1.5
 8002a1c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002a20:	ed1f 6a11 	vldr	s12, [pc, #-68]	@ 80029e0 <CurrentControl+0x660>
 8002a24:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002a28:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a2c:	ed5f 6a13 	vldr	s13, [pc, #-76]	@ 80029e4 <CurrentControl+0x664>
 8002a30:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002a34:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8002a38:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002a3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a44:	ed5f 6a18 	vldr	s13, [pc, #-96]	@ 80029e8 <CurrentControl+0x668>
 8002a48:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002a4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a52:	edc3 7a79 	vstr	s15, [r3, #484]	@ 0x1e4

    INV->cosThetar_adv = COS(INV->Thetar_adv * INV->Thetar_adv);
 8002a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a58:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8002a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a5e:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8002a62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a66:	ee17 0a90 	vmov	r0, s15
 8002a6a:	f7fd fe63 	bl	8000734 <__aeabi_f2d>
 8002a6e:	4682      	mov	sl, r0
 8002a70:	468b      	mov	fp, r1
 8002a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a74:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8002a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a7a:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8002a7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a82:	ee17 0a90 	vmov	r0, s15
 8002a86:	f7fd fe55 	bl	8000734 <__aeabi_f2d>
 8002a8a:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a90:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8002a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a96:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8002a9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a9e:	ee17 0a90 	vmov	r0, s15
 8002aa2:	f7fd fe47 	bl	8000734 <__aeabi_f2d>
 8002aa6:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8002aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aac:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8002ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab2:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8002ab6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002aba:	ee17 0a90 	vmov	r0, s15
 8002abe:	f7fd fe39 	bl	8000734 <__aeabi_f2d>
 8002ac2:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac8:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8002acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ace:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8002ad2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ad6:	ee17 0a90 	vmov	r0, s15
 8002ada:	f7fd fe2b 	bl	8000734 <__aeabi_f2d>
 8002ade:	4680      	mov	r8, r0
 8002ae0:	4689      	mov	r9, r1
 8002ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ae4:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8002ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aea:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8002aee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002af2:	ee17 0a90 	vmov	r0, s15
 8002af6:	f7fd fe1d 	bl	8000734 <__aeabi_f2d>
 8002afa:	4604      	mov	r4, r0
 8002afc:	460d      	mov	r5, r1
 8002afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b00:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8002b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b06:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8002b0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b0e:	ee17 0a90 	vmov	r0, s15
 8002b12:	f7fd fe0f 	bl	8000734 <__aeabi_f2d>
 8002b16:	a3fd      	add	r3, pc, #1012	@ (adr r3, 8002f0c <CurrentControl+0xb8c>)
 8002b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b1c:	f7fd fb7c 	bl	8000218 <__aeabi_dmul>
 8002b20:	4602      	mov	r2, r0
 8002b22:	460b      	mov	r3, r1
 8002b24:	a1fb      	add	r1, pc, #1004	@ (adr r1, 8002f14 <CurrentControl+0xb94>)
 8002b26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002b2a:	f7fd fca3 	bl	8000474 <__aeabi_dsub>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	460b      	mov	r3, r1
 8002b32:	4620      	mov	r0, r4
 8002b34:	4629      	mov	r1, r5
 8002b36:	f7fd fb6f 	bl	8000218 <__aeabi_dmul>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	a1f7      	add	r1, pc, #988	@ (adr r1, 8002f1c <CurrentControl+0xb9c>)
 8002b40:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002b44:	f7fd fc96 	bl	8000474 <__aeabi_dsub>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	460b      	mov	r3, r1
 8002b4c:	4640      	mov	r0, r8
 8002b4e:	4649      	mov	r1, r9
 8002b50:	f7fd fb62 	bl	8000218 <__aeabi_dmul>
 8002b54:	4602      	mov	r2, r0
 8002b56:	460b      	mov	r3, r1
 8002b58:	a1f2      	add	r1, pc, #968	@ (adr r1, 8002f24 <CurrentControl+0xba4>)
 8002b5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002b5e:	f7fd fc89 	bl	8000474 <__aeabi_dsub>
 8002b62:	4602      	mov	r2, r0
 8002b64:	460b      	mov	r3, r1
 8002b66:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002b6a:	f7fd fb55 	bl	8000218 <__aeabi_dmul>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	460b      	mov	r3, r1
 8002b72:	a1ee      	add	r1, pc, #952	@ (adr r1, 8002f2c <CurrentControl+0xbac>)
 8002b74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002b78:	f7fd fc7c 	bl	8000474 <__aeabi_dsub>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	460b      	mov	r3, r1
 8002b80:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002b84:	f7fd fb48 	bl	8000218 <__aeabi_dmul>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	460b      	mov	r3, r1
 8002b8c:	a1e9      	add	r1, pc, #932	@ (adr r1, 8002f34 <CurrentControl+0xbb4>)
 8002b8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002b92:	f7fd fc6f 	bl	8000474 <__aeabi_dsub>
 8002b96:	4602      	mov	r2, r0
 8002b98:	460b      	mov	r3, r1
 8002b9a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002b9e:	f7fd fb3b 	bl	8000218 <__aeabi_dmul>
 8002ba2:	4602      	mov	r2, r0
 8002ba4:	460b      	mov	r3, r1
 8002ba6:	f04f 0000 	mov.w	r0, #0
 8002baa:	49d5      	ldr	r1, [pc, #852]	@ (8002f00 <CurrentControl+0xb80>)
 8002bac:	f7fd fc62 	bl	8000474 <__aeabi_dsub>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	4650      	mov	r0, sl
 8002bb6:	4659      	mov	r1, fp
 8002bb8:	f7fd fb2e 	bl	8000218 <__aeabi_dmul>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	460b      	mov	r3, r1
 8002bc0:	f04f 0000 	mov.w	r0, #0
 8002bc4:	49cf      	ldr	r1, [pc, #828]	@ (8002f04 <CurrentControl+0xb84>)
 8002bc6:	f7fd fc55 	bl	8000474 <__aeabi_dsub>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	460b      	mov	r3, r1
 8002bce:	4610      	mov	r0, r2
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	f7fd feb7 	bl	8000944 <__aeabi_d2f>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bda:	f8c3 21f8 	str.w	r2, [r3, #504]	@ 0x1f8
    INV->sinThetar_adv = SIN(INV->Thetar_adv, INV->Thetar_adv * INV->Thetar_adv);
 8002bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be0:	f8d3 31e4 	ldr.w	r3, [r3, #484]	@ 0x1e4
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7fd fda5 	bl	8000734 <__aeabi_f2d>
 8002bea:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf0:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8002bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf6:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8002bfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bfe:	ee17 0a90 	vmov	r0, s15
 8002c02:	f7fd fd97 	bl	8000734 <__aeabi_f2d>
 8002c06:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8002c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c0c:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8002c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c12:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8002c16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c1a:	ee17 0a90 	vmov	r0, s15
 8002c1e:	f7fd fd89 	bl	8000734 <__aeabi_f2d>
 8002c22:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c28:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8002c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2e:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8002c32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c36:	ee17 0a90 	vmov	r0, s15
 8002c3a:	f7fd fd7b 	bl	8000734 <__aeabi_f2d>
 8002c3e:	e9c7 0100 	strd	r0, r1, [r7]
 8002c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c44:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8002c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c4a:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8002c4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c52:	ee17 0a90 	vmov	r0, s15
 8002c56:	f7fd fd6d 	bl	8000734 <__aeabi_f2d>
 8002c5a:	4682      	mov	sl, r0
 8002c5c:	468b      	mov	fp, r1
 8002c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c60:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8002c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c66:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8002c6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c6e:	ee17 0a90 	vmov	r0, s15
 8002c72:	f7fd fd5f 	bl	8000734 <__aeabi_f2d>
 8002c76:	4680      	mov	r8, r0
 8002c78:	4689      	mov	r9, r1
 8002c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c7c:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8002c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c82:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8002c86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c8a:	ee17 0a90 	vmov	r0, s15
 8002c8e:	f7fd fd51 	bl	8000734 <__aeabi_f2d>
 8002c92:	4604      	mov	r4, r0
 8002c94:	460d      	mov	r5, r1
 8002c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c98:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8002c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9e:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8002ca2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ca6:	ee17 0a90 	vmov	r0, s15
 8002caa:	f7fd fd43 	bl	8000734 <__aeabi_f2d>
 8002cae:	a386      	add	r3, pc, #536	@ (adr r3, 8002ec8 <CurrentControl+0xb48>)
 8002cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cb4:	f7fd fab0 	bl	8000218 <__aeabi_dmul>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	460b      	mov	r3, r1
 8002cbc:	a184      	add	r1, pc, #528	@ (adr r1, 8002ed0 <CurrentControl+0xb50>)
 8002cbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002cc2:	f7fd fbd7 	bl	8000474 <__aeabi_dsub>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	460b      	mov	r3, r1
 8002cca:	4620      	mov	r0, r4
 8002ccc:	4629      	mov	r1, r5
 8002cce:	f7fd faa3 	bl	8000218 <__aeabi_dmul>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	a180      	add	r1, pc, #512	@ (adr r1, 8002ed8 <CurrentControl+0xb58>)
 8002cd8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002cdc:	f7fd fbca 	bl	8000474 <__aeabi_dsub>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	460b      	mov	r3, r1
 8002ce4:	4640      	mov	r0, r8
 8002ce6:	4649      	mov	r1, r9
 8002ce8:	f7fd fa96 	bl	8000218 <__aeabi_dmul>
 8002cec:	4602      	mov	r2, r0
 8002cee:	460b      	mov	r3, r1
 8002cf0:	a17b      	add	r1, pc, #492	@ (adr r1, 8002ee0 <CurrentControl+0xb60>)
 8002cf2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002cf6:	f7fd fbbd 	bl	8000474 <__aeabi_dsub>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	460b      	mov	r3, r1
 8002cfe:	4650      	mov	r0, sl
 8002d00:	4659      	mov	r1, fp
 8002d02:	f7fd fa89 	bl	8000218 <__aeabi_dmul>
 8002d06:	4602      	mov	r2, r0
 8002d08:	460b      	mov	r3, r1
 8002d0a:	a177      	add	r1, pc, #476	@ (adr r1, 8002ee8 <CurrentControl+0xb68>)
 8002d0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002d10:	f7fd fbb0 	bl	8000474 <__aeabi_dsub>
 8002d14:	4602      	mov	r2, r0
 8002d16:	460b      	mov	r3, r1
 8002d18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002d1c:	f7fd fa7c 	bl	8000218 <__aeabi_dmul>
 8002d20:	4602      	mov	r2, r0
 8002d22:	460b      	mov	r3, r1
 8002d24:	a172      	add	r1, pc, #456	@ (adr r1, 8002ef0 <CurrentControl+0xb70>)
 8002d26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002d2a:	f7fd fba3 	bl	8000474 <__aeabi_dsub>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	460b      	mov	r3, r1
 8002d32:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002d36:	f7fd fa6f 	bl	8000218 <__aeabi_dmul>
 8002d3a:	4602      	mov	r2, r0
 8002d3c:	460b      	mov	r3, r1
 8002d3e:	a16e      	add	r1, pc, #440	@ (adr r1, 8002ef8 <CurrentControl+0xb78>)
 8002d40:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002d44:	f7fd fb96 	bl	8000474 <__aeabi_dsub>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	460b      	mov	r3, r1
 8002d4c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002d50:	f7fd fa62 	bl	8000218 <__aeabi_dmul>
 8002d54:	4602      	mov	r2, r0
 8002d56:	460b      	mov	r3, r1
 8002d58:	f04f 0000 	mov.w	r0, #0
 8002d5c:	4969      	ldr	r1, [pc, #420]	@ (8002f04 <CurrentControl+0xb84>)
 8002d5e:	f7fd fb89 	bl	8000474 <__aeabi_dsub>
 8002d62:	4602      	mov	r2, r0
 8002d64:	460b      	mov	r3, r1
 8002d66:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002d6a:	f7fd fa55 	bl	8000218 <__aeabi_dmul>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	460b      	mov	r3, r1
 8002d72:	4610      	mov	r0, r2
 8002d74:	4619      	mov	r1, r3
 8002d76:	f7fd fde5 	bl	8000944 <__aeabi_d2f>
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d7e:	f8c3 21fc 	str.w	r2, [r3, #508]	@ 0x1fc

    INV->Idsr = INV->Idss*INV->cosThetar + INV->Iqss*INV->sinThetar;
 8002d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d84:	ed93 7a54 	vldr	s14, [r3, #336]	@ 0x150
 8002d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d8a:	edd3 7a7c 	vldr	s15, [r3, #496]	@ 0x1f0
 8002d8e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d94:	edd3 6a55 	vldr	s13, [r3, #340]	@ 0x154
 8002d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d9a:	edd3 7a7d 	vldr	s15, [r3, #500]	@ 0x1f4
 8002d9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002da2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da8:	edc3 7a56 	vstr	s15, [r3, #344]	@ 0x158
    INV->Iqsr = -INV->Idss*INV->sinThetar + INV->Iqss*INV->cosThetar;
 8002dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dae:	edd3 7a54 	vldr	s15, [r3, #336]	@ 0x150
 8002db2:	eeb1 7a67 	vneg.f32	s14, s15
 8002db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db8:	edd3 7a7d 	vldr	s15, [r3, #500]	@ 0x1f4
 8002dbc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc2:	edd3 6a55 	vldr	s13, [r3, #340]	@ 0x154
 8002dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc8:	edd3 7a7c 	vldr	s15, [r3, #496]	@ 0x1f0
 8002dcc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002dd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd6:	edc3 7a57 	vstr	s15, [r3, #348]	@ 0x15c

    INV->Idsr_err = INV->Idsr_ref - INV->Idsr;
 8002dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ddc:	ed93 7a3f 	vldr	s14, [r3, #252]	@ 0xfc
 8002de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de2:	edd3 7a56 	vldr	s15, [r3, #344]	@ 0x158
 8002de6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dec:	edc3 7a58 	vstr	s15, [r3, #352]	@ 0x160
    INV->Iqsr_err = INV->Iqsr_ref - INV->Iqsr;
 8002df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df2:	ed93 7a49 	vldr	s14, [r3, #292]	@ 0x124
 8002df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df8:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8002dfc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e02:	edc3 7a59 	vstr	s15, [r3, #356]	@ 0x164

	INV->Vdsr_ref_integ += INV->Kid_cc * (INV->Idsr_err - INV->Kad_cc * INV->Vdsr_ref_aw) * Tsamp;
 8002e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e08:	ed93 7a5a 	vldr	s14, [r3, #360]	@ 0x168
 8002e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e0e:	edd3 6a50 	vldr	s13, [r3, #320]	@ 0x140
 8002e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e14:	ed93 6a58 	vldr	s12, [r3, #352]	@ 0x160
 8002e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e1a:	edd3 5a52 	vldr	s11, [r3, #328]	@ 0x148
 8002e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e20:	edd3 7a68 	vldr	s15, [r3, #416]	@ 0x1a0
 8002e24:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002e28:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002e2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e30:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8002f08 <CurrentControl+0xb88>
 8002e34:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002e38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e3e:	edc3 7a5a 	vstr	s15, [r3, #360]	@ 0x168
	INV->Vqsr_ref_integ += INV->Kiq_cc * (INV->Iqsr_err - INV->Kaq_cc * INV->Vqsr_ref_aw) * Tsamp;
 8002e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e44:	ed93 7a5b 	vldr	s14, [r3, #364]	@ 0x16c
 8002e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e4a:	edd3 6a51 	vldr	s13, [r3, #324]	@ 0x144
 8002e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e50:	ed93 6a59 	vldr	s12, [r3, #356]	@ 0x164
 8002e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e56:	edd3 5a53 	vldr	s11, [r3, #332]	@ 0x14c
 8002e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e5c:	edd3 7a69 	vldr	s15, [r3, #420]	@ 0x1a4
 8002e60:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002e64:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002e68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e6c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002f08 <CurrentControl+0xb88>
 8002e70:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002e74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e7a:	edc3 7a5b 	vstr	s15, [r3, #364]	@ 0x16c
	INV->Vdsr_ref_ff = -INV->Wr * INV->Lq * INV->Iqsr_ref;
 8002e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e80:	edd3 7a29 	vldr	s15, [r3, #164]	@ 0xa4
 8002e84:	eeb1 7a67 	vneg.f32	s14, s15
 8002e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e8a:	edd3 7a03 	vldr	s15, [r3, #12]
 8002e8e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e94:	edd3 7a49 	vldr	s15, [r3, #292]	@ 0x124
 8002e98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9e:	edc3 7a5c 	vstr	s15, [r3, #368]	@ 0x170
	INV->Vqsr_ref_ff = INV->Wr * (INV->Ld * INV->Idsr_ref + INV->Lamf);
 8002ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea4:	ed93 7a29 	vldr	s14, [r3, #164]	@ 0xa4
 8002ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eaa:	edd3 6a02 	vldr	s13, [r3, #8]
 8002eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb0:	edd3 7a3f 	vldr	s15, [r3, #252]	@ 0xfc
 8002eb4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eba:	edd3 7a05 	vldr	s15, [r3, #20]
 8002ebe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ec2:	e03f      	b.n	8002f44 <CurrentControl+0xbc4>
 8002ec4:	f3af 8000 	nop.w
 8002ec8:	021bac0d 	.word	0x021bac0d
 8002ecc:	3d6ae7f4 	.word	0x3d6ae7f4
 8002ed0:	29bab323 	.word	0x29bab323
 8002ed4:	3de61246 	.word	0x3de61246
 8002ed8:	82db8a53 	.word	0x82db8a53
 8002edc:	3e5ae645 	.word	0x3e5ae645
 8002ee0:	bc74aadf 	.word	0xbc74aadf
 8002ee4:	3ec71de3 	.word	0x3ec71de3
 8002ee8:	3403403b 	.word	0x3403403b
 8002eec:	3f2a01a0 	.word	0x3f2a01a0
 8002ef0:	1999999a 	.word	0x1999999a
 8002ef4:	3f811111 	.word	0x3f811111
 8002ef8:	60000000 	.word	0x60000000
 8002efc:	3fc55555 	.word	0x3fc55555
 8002f00:	3fe00000 	.word	0x3fe00000
 8002f04:	3ff00000 	.word	0x3ff00000
 8002f08:	38d1b717 	.word	0x38d1b717
 8002f0c:	c1f9f14c 	.word	0xc1f9f14c
 8002f10:	3da93974 	.word	0x3da93974
 8002f14:	01e7b18c 	.word	0x01e7b18c
 8002f18:	3e21eed9 	.word	0x3e21eed9
 8002f1c:	c9f6ef19 	.word	0xc9f6ef19
 8002f20:	3e927e4f 	.word	0x3e927e4f
 8002f24:	3403403b 	.word	0x3403403b
 8002f28:	3efa01a0 	.word	0x3efa01a0
 8002f2c:	2d82d834 	.word	0x2d82d834
 8002f30:	3f56c16c 	.word	0x3f56c16c
 8002f34:	60000000 	.word	0x60000000
 8002f38:	3fa55555 	.word	0x3fa55555
 8002f3c:	3f13cd3a 	.word	0x3f13cd3a
 8002f40:	3f5db3d7 	.word	0x3f5db3d7
 8002f44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f4a:	edc3 7a5d 	vstr	s15, [r3, #372]	@ 0x174
	INV->Vdsr_ref_unsat_old = INV->Kpd_cc * INV->Idsr_err + INV->Vdsr_ref_integ + INV->Vdsr_ref_ff - INV->Ractive * INV->Idsr;
 8002f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f50:	ed93 7a4e 	vldr	s14, [r3, #312]	@ 0x138
 8002f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f56:	edd3 7a58 	vldr	s15, [r3, #352]	@ 0x160
 8002f5a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f60:	edd3 7a5a 	vldr	s15, [r3, #360]	@ 0x168
 8002f64:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f6a:	edd3 7a5c 	vldr	s15, [r3, #368]	@ 0x170
 8002f6e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f74:	edd3 6a01 	vldr	s13, [r3, #4]
 8002f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f7a:	edd3 7a56 	vldr	s15, [r3, #344]	@ 0x158
 8002f7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f88:	edc3 7a61 	vstr	s15, [r3, #388]	@ 0x184
	INV->Vqsr_ref_unsat_old = INV->Kpq_cc * INV->Iqsr_err + INV->Vqsr_ref_integ + INV->Vqsr_ref_ff - INV->Ractive * INV->Iqsr;
 8002f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f8e:	ed93 7a4f 	vldr	s14, [r3, #316]	@ 0x13c
 8002f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f94:	edd3 7a59 	vldr	s15, [r3, #356]	@ 0x164
 8002f98:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f9e:	edd3 7a5b 	vldr	s15, [r3, #364]	@ 0x16c
 8002fa2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fa8:	edd3 7a5d 	vldr	s15, [r3, #372]	@ 0x174
 8002fac:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb2:	edd3 6a01 	vldr	s13, [r3, #4]
 8002fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb8:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8002fbc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc6:	edc3 7a62 	vstr	s15, [r3, #392]	@ 0x188

	INV->Vdsr_ref_unsat = INV->alpha_LPF * INV->Vdsr_ref_unsat + (1 - INV->alpha_LPF) * INV->Vdsr_ref_unsat_old;
 8002fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fcc:	ed93 7a60 	vldr	s14, [r3, #384]	@ 0x180
 8002fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd2:	edd3 7a5e 	vldr	s15, [r3, #376]	@ 0x178
 8002fd6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fdc:	edd3 7a60 	vldr	s15, [r3, #384]	@ 0x180
 8002fe0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002fe4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fea:	edd3 7a61 	vldr	s15, [r3, #388]	@ 0x184
 8002fee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ff2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff8:	edc3 7a5e 	vstr	s15, [r3, #376]	@ 0x178
	INV->Vqsr_ref_unsat = INV->alpha_LPF * INV->Vqsr_ref_unsat + (1 - INV->alpha_LPF) * INV->Vqsr_ref_unsat_old;
 8002ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ffe:	ed93 7a60 	vldr	s14, [r3, #384]	@ 0x180
 8003002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003004:	edd3 7a5f 	vldr	s15, [r3, #380]	@ 0x17c
 8003008:	ee27 7a27 	vmul.f32	s14, s14, s15
 800300c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300e:	edd3 7a60 	vldr	s15, [r3, #384]	@ 0x180
 8003012:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003016:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800301a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800301c:	edd3 7a62 	vldr	s15, [r3, #392]	@ 0x188
 8003020:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003024:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800302a:	edc3 7a5f 	vstr	s15, [r3, #380]	@ 0x17c
//	INV->Vdsr_ref_ff = 0.f;
//	INV->Vqsr_ref_ff = INV->Wr*INV->Lamf;
//	INV->Vdsr_ref_unsat = INV->Kpd_cc*INV->Idsr_err + INV->Vdsr_ref_integ + INV->Vdsr_ref_ff;
//	INV->Vqsr_ref_unsat = INV->Kpq_cc*INV->Iqsr_err + INV->Vqsr_ref_integ + INV->Vqsr_ref_ff;

	INV->Vdsr_ref = LIMIT(INV->Vdsr_ref_unsat, -INV->Vdc*INV_SQRT3, INV->Vdc*INV_SQRT3);
 800302e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003030:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 8003034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003036:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800303a:	ed5f 6a40 	vldr	s13, [pc, #-256]	@ 8002f3c <CurrentControl+0xbbc>
 800303e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003042:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800304a:	dd07      	ble.n	800305c <CurrentControl+0xcdc>
 800304c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800304e:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8003052:	ed1f 7a46 	vldr	s14, [pc, #-280]	@ 8002f3c <CurrentControl+0xbbc>
 8003056:	ee67 7a87 	vmul.f32	s15, s15, s14
 800305a:	e01d      	b.n	8003098 <CurrentControl+0xd18>
 800305c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800305e:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 8003062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003064:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8003068:	eef1 7a67 	vneg.f32	s15, s15
 800306c:	ed5f 6a4d 	vldr	s13, [pc, #-308]	@ 8002f3c <CurrentControl+0xbbc>
 8003070:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003074:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800307c:	d509      	bpl.n	8003092 <CurrentControl+0xd12>
 800307e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003080:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8003084:	eef1 7a67 	vneg.f32	s15, s15
 8003088:	ed1f 7a54 	vldr	s14, [pc, #-336]	@ 8002f3c <CurrentControl+0xbbc>
 800308c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003090:	e002      	b.n	8003098 <CurrentControl+0xd18>
 8003092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003094:	edd3 7a5e 	vldr	s15, [r3, #376]	@ 0x178
 8003098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800309a:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
	INV->Vqsr_ref = LIMIT(INV->Vqsr_ref_unsat, -INV->Vdc*INV_SQRT3, INV->Vdc*INV_SQRT3);
 800309e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a0:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 80030a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a6:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80030aa:	ed5f 6a5c 	vldr	s13, [pc, #-368]	@ 8002f3c <CurrentControl+0xbbc>
 80030ae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80030b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030ba:	dd07      	ble.n	80030cc <CurrentControl+0xd4c>
 80030bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030be:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80030c2:	ed1f 7a62 	vldr	s14, [pc, #-392]	@ 8002f3c <CurrentControl+0xbbc>
 80030c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030ca:	e01d      	b.n	8003108 <CurrentControl+0xd88>
 80030cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ce:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 80030d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d4:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80030d8:	eef1 7a67 	vneg.f32	s15, s15
 80030dc:	ed5f 6a69 	vldr	s13, [pc, #-420]	@ 8002f3c <CurrentControl+0xbbc>
 80030e0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80030e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030ec:	d509      	bpl.n	8003102 <CurrentControl+0xd82>
 80030ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f0:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80030f4:	eef1 7a67 	vneg.f32	s15, s15
 80030f8:	ed1f 7a70 	vldr	s14, [pc, #-448]	@ 8002f3c <CurrentControl+0xbbc>
 80030fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003100:	e002      	b.n	8003108 <CurrentControl+0xd88>
 8003102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003104:	edd3 7a5f 	vldr	s15, [r3, #380]	@ 0x17c
 8003108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800310a:	edc3 7a64 	vstr	s15, [r3, #400]	@ 0x190
	//arm_sqrt_f32(INV->Vdsr_ref*INV->Vdsr_ref + INV->Vqsr_ref*INV->Vqsr_ref, &INV->Vmag_ref);
	INV->Vdsr_ref_aw = INV->Vdsr_ref_unsat - INV->Vdsr_ref;
 800310e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003110:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 8003114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003116:	edd3 7a63 	vldr	s15, [r3, #396]	@ 0x18c
 800311a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800311e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003120:	edc3 7a68 	vstr	s15, [r3, #416]	@ 0x1a0
	INV->Vqsr_ref_aw = INV->Vqsr_ref_unsat - INV->Vqsr_ref;
 8003124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003126:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 800312a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800312c:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 8003130:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003136:	edc3 7a69 	vstr	s15, [r3, #420]	@ 0x1a4
	INV->Vdss_ref = INV->Vdsr_ref*INV->cosThetar_adv - INV->Vqsr_ref*INV->sinThetar_adv;
 800313a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800313c:	ed93 7a63 	vldr	s14, [r3, #396]	@ 0x18c
 8003140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003142:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 8003146:	ee27 7a27 	vmul.f32	s14, s14, s15
 800314a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314c:	edd3 6a64 	vldr	s13, [r3, #400]	@ 0x190
 8003150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003152:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 8003156:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800315a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800315e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003160:	edc3 7a6a 	vstr	s15, [r3, #424]	@ 0x1a8
	INV->Vqss_ref = INV->Vdsr_ref*INV->sinThetar_adv + INV->Vqsr_ref*INV->cosThetar_adv;
 8003164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003166:	ed93 7a63 	vldr	s14, [r3, #396]	@ 0x18c
 800316a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800316c:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 8003170:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003176:	edd3 6a64 	vldr	s13, [r3, #400]	@ 0x190
 800317a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800317c:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 8003180:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003184:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800318a:	edc3 7a6b 	vstr	s15, [r3, #428]	@ 0x1ac

    INV->Vas_ref = INV->Vdss_ref;
 800318e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003190:	f8d3 21a8 	ldr.w	r2, [r3, #424]	@ 0x1a8
 8003194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003196:	f8c3 21b0 	str.w	r2, [r3, #432]	@ 0x1b0
    INV->Vbs_ref = -0.5f*INV->Vdss_ref + SQRT3HALF*INV->Vqss_ref;
 800319a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800319c:	edd3 7a6a 	vldr	s15, [r3, #424]	@ 0x1a8
 80031a0:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80031a4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80031a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031aa:	edd3 7a6b 	vldr	s15, [r3, #428]	@ 0x1ac
 80031ae:	ed5f 6a9c 	vldr	s13, [pc, #-624]	@ 8002f40 <CurrentControl+0xbc0>
 80031b2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80031b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031bc:	edc3 7a6d 	vstr	s15, [r3, #436]	@ 0x1b4
    INV->Vcs_ref = -0.5f*INV->Vdss_ref - SQRT3HALF*INV->Vqss_ref;
 80031c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c2:	edd3 7a6a 	vldr	s15, [r3, #424]	@ 0x1a8
 80031c6:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80031ca:	ee27 7a87 	vmul.f32	s14, s15, s14
 80031ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d0:	edd3 7a6b 	vldr	s15, [r3, #428]	@ 0x1ac
 80031d4:	ed5f 6aa6 	vldr	s13, [pc, #-664]	@ 8002f40 <CurrentControl+0xbc0>
 80031d8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80031dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031e2:	edc3 7a6e 	vstr	s15, [r3, #440]	@ 0x1b8

    INV->Vmax = INV->Vas_ref;
 80031e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031e8:	f8d3 21b0 	ldr.w	r2, [r3, #432]	@ 0x1b0
 80031ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ee:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
    if (INV->Vmax < INV->Vbs_ref) INV->Vmax = INV->Vbs_ref;
 80031f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f4:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 80031f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031fa:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 80031fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003206:	d505      	bpl.n	8003214 <CurrentControl+0xe94>
 8003208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800320a:	f8d3 21b4 	ldr.w	r2, [r3, #436]	@ 0x1b4
 800320e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003210:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
    if (INV->Vmax < INV->Vcs_ref) INV->Vmax = INV->Vcs_ref;
 8003214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003216:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 800321a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800321c:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 8003220:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003228:	d505      	bpl.n	8003236 <CurrentControl+0xeb6>
 800322a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800322c:	f8d3 21b8 	ldr.w	r2, [r3, #440]	@ 0x1b8
 8003230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003232:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc

    INV->Vmin = INV->Vas_ref;
 8003236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003238:	f8d3 21b0 	ldr.w	r2, [r3, #432]	@ 0x1b0
 800323c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800323e:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
    if (INV->Vmin > INV->Vbs_ref) INV->Vmin = INV->Vbs_ref;
 8003242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003244:	ed93 7a70 	vldr	s14, [r3, #448]	@ 0x1c0
 8003248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800324a:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 800324e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003256:	dd05      	ble.n	8003264 <CurrentControl+0xee4>
 8003258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800325a:	f8d3 21b4 	ldr.w	r2, [r3, #436]	@ 0x1b4
 800325e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003260:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
    if (INV->Vmin > INV->Vcs_ref) INV->Vmin = INV->Vcs_ref;
 8003264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003266:	ed93 7a70 	vldr	s14, [r3, #448]	@ 0x1c0
 800326a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800326c:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 8003270:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003278:	dd05      	ble.n	8003286 <CurrentControl+0xf06>
 800327a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800327c:	f8d3 21b8 	ldr.w	r2, [r3, #440]	@ 0x1b8
 8003280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003282:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0

    INV->Voffset = -0.5f * (INV->Vmax + INV->Vmin);
 8003286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003288:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 800328c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800328e:	edd3 7a70 	vldr	s15, [r3, #448]	@ 0x1c0
 8003292:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003296:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800329a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800329e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a0:	edc3 7a71 	vstr	s15, [r3, #452]	@ 0x1c4

    INV->Idss_ref = INV->Idsr_ref*INV->cosThetar_adv - INV->Iqsr_ref*INV->sinThetar_adv;
 80032a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a6:	ed93 7a3f 	vldr	s14, [r3, #252]	@ 0xfc
 80032aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ac:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 80032b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b6:	edd3 6a49 	vldr	s13, [r3, #292]	@ 0x124
 80032ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032bc:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 80032c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ca:	edc3 7abb 	vstr	s15, [r3, #748]	@ 0x2ec
    INV->Iqss_ref = INV->Idsr_ref*INV->sinThetar_adv + INV->Iqsr_ref*INV->cosThetar_adv;
 80032ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d0:	ed93 7a3f 	vldr	s14, [r3, #252]	@ 0xfc
 80032d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d6:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 80032da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032e0:	edd3 6a49 	vldr	s13, [r3, #292]	@ 0x124
 80032e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032e6:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 80032ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f4:	edc3 7abc 	vstr	s15, [r3, #752]	@ 0x2f0

    INV->Ia_ref = INV->Idss_ref;
 80032f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032fa:	f8d3 22ec 	ldr.w	r2, [r3, #748]	@ 0x2ec
 80032fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003300:	f8c3 22f4 	str.w	r2, [r3, #756]	@ 0x2f4
    INV->Ib_ref = -0.5f*INV->Idss_ref + SQRT3HALF*INV->Iqss_ref;
 8003304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003306:	edd3 7abb 	vldr	s15, [r3, #748]	@ 0x2ec
 800330a:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800330e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003314:	edd3 7abc 	vldr	s15, [r3, #752]	@ 0x2f0
 8003318:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 80035a0 <CurrentControl+0x1220>
 800331c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003320:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003326:	edc3 7abe 	vstr	s15, [r3, #760]	@ 0x2f8
    INV->Ic_ref = -0.5f*INV->Idss_ref - SQRT3HALF*INV->Iqss_ref;
 800332a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800332c:	edd3 7abb 	vldr	s15, [r3, #748]	@ 0x2ec
 8003330:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8003334:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800333a:	edd3 7abc 	vldr	s15, [r3, #752]	@ 0x2f0
 800333e:	eddf 6a98 	vldr	s13, [pc, #608]	@ 80035a0 <CurrentControl+0x1220>
 8003342:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003346:	ee77 7a67 	vsub.f32	s15, s14, s15
 800334a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800334c:	edc3 7abf 	vstr	s15, [r3, #764]	@ 0x2fc

    INV->Va_NLC = INV->A_NLC*atanf(INV->B_NLC*INV->Ia_ref);
 8003350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003352:	ed93 8ac0 	vldr	s16, [r3, #768]	@ 0x300
 8003356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003358:	ed93 7ac1 	vldr	s14, [r3, #772]	@ 0x304
 800335c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800335e:	edd3 7abd 	vldr	s15, [r3, #756]	@ 0x2f4
 8003362:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003366:	eeb0 0a67 	vmov.f32	s0, s15
 800336a:	f00c fc4d 	bl	800fc08 <atanf>
 800336e:	eef0 7a40 	vmov.f32	s15, s0
 8003372:	ee68 7a27 	vmul.f32	s15, s16, s15
 8003376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003378:	edc3 7ac3 	vstr	s15, [r3, #780]	@ 0x30c
    INV->Vb_NLC = INV->A_NLC*atanf(INV->B_NLC*INV->Ib_ref);
 800337c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800337e:	ed93 8ac0 	vldr	s16, [r3, #768]	@ 0x300
 8003382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003384:	ed93 7ac1 	vldr	s14, [r3, #772]	@ 0x304
 8003388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800338a:	edd3 7abe 	vldr	s15, [r3, #760]	@ 0x2f8
 800338e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003392:	eeb0 0a67 	vmov.f32	s0, s15
 8003396:	f00c fc37 	bl	800fc08 <atanf>
 800339a:	eef0 7a40 	vmov.f32	s15, s0
 800339e:	ee68 7a27 	vmul.f32	s15, s16, s15
 80033a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a4:	edc3 7ac4 	vstr	s15, [r3, #784]	@ 0x310
    INV->Vc_NLC = INV->A_NLC*atanf(INV->B_NLC*INV->Ic_ref);
 80033a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033aa:	ed93 8ac0 	vldr	s16, [r3, #768]	@ 0x300
 80033ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b0:	ed93 7ac1 	vldr	s14, [r3, #772]	@ 0x304
 80033b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b6:	edd3 7abf 	vldr	s15, [r3, #764]	@ 0x2fc
 80033ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033be:	eeb0 0a67 	vmov.f32	s0, s15
 80033c2:	f00c fc21 	bl	800fc08 <atanf>
 80033c6:	eef0 7a40 	vmov.f32	s15, s0
 80033ca:	ee68 7a27 	vmul.f32	s15, s16, s15
 80033ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d0:	edc3 7ac5 	vstr	s15, [r3, #788]	@ 0x314

    INV->Van_ref = LIMIT(INV->Vas_ref + INV->Voffset + INV->Va_NLC, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 80033d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d6:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 80033da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033dc:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 80033e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80033e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e6:	edd3 7ac3 	vldr	s15, [r3, #780]	@ 0x30c
 80033ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80033ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f0:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80033f4:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80033f8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80033fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003404:	dd07      	ble.n	8003416 <CurrentControl+0x1096>
 8003406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003408:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800340c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003410:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003414:	e02d      	b.n	8003472 <CurrentControl+0x10f2>
 8003416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003418:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 800341c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800341e:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8003422:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003428:	edd3 7ac3 	vldr	s15, [r3, #780]	@ 0x30c
 800342c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003432:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8003436:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 800343a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800343e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003446:	d507      	bpl.n	8003458 <CurrentControl+0x10d8>
 8003448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800344a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800344e:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8003452:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003456:	e00c      	b.n	8003472 <CurrentControl+0x10f2>
 8003458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800345a:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 800345e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003460:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8003464:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800346a:	edd3 7ac3 	vldr	s15, [r3, #780]	@ 0x30c
 800346e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003474:	edc3 7a72 	vstr	s15, [r3, #456]	@ 0x1c8
    INV->Vbn_ref = LIMIT(INV->Vbs_ref + INV->Voffset + INV->Vb_NLC, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 8003478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800347a:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 800347e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003480:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8003484:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800348a:	edd3 7ac4 	vldr	s15, [r3, #784]	@ 0x310
 800348e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003494:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8003498:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800349c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80034a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034a8:	dd07      	ble.n	80034ba <CurrentControl+0x113a>
 80034aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ac:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80034b0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80034b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034b8:	e02d      	b.n	8003516 <CurrentControl+0x1196>
 80034ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034bc:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 80034c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c2:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 80034c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034cc:	edd3 7ac4 	vldr	s15, [r3, #784]	@ 0x310
 80034d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d6:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80034da:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 80034de:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80034e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034ea:	d507      	bpl.n	80034fc <CurrentControl+0x117c>
 80034ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ee:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80034f2:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80034f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034fa:	e00c      	b.n	8003516 <CurrentControl+0x1196>
 80034fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034fe:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 8003502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003504:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8003508:	ee37 7a27 	vadd.f32	s14, s14, s15
 800350c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350e:	edd3 7ac4 	vldr	s15, [r3, #784]	@ 0x310
 8003512:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003518:	edc3 7a73 	vstr	s15, [r3, #460]	@ 0x1cc
    INV->Vcn_ref = LIMIT(INV->Vcs_ref + INV->Voffset + INV->Vc_NLC, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 800351c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800351e:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 8003522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003524:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8003528:	ee37 7a27 	vadd.f32	s14, s14, s15
 800352c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352e:	edd3 7ac5 	vldr	s15, [r3, #788]	@ 0x314
 8003532:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003538:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800353c:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8003540:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003544:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800354c:	dd07      	ble.n	800355e <CurrentControl+0x11de>
 800354e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003550:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8003554:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003558:	ee67 7a87 	vmul.f32	s15, s15, s14
 800355c:	e02f      	b.n	80035be <CurrentControl+0x123e>
 800355e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003560:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 8003564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003566:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 800356a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800356e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003570:	edd3 7ac5 	vldr	s15, [r3, #788]	@ 0x314
 8003574:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800357a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800357e:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 8003582:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003586:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800358a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800358e:	d509      	bpl.n	80035a4 <CurrentControl+0x1224>
 8003590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003592:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8003596:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800359a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800359e:	e00e      	b.n	80035be <CurrentControl+0x123e>
 80035a0:	3f5db3d7 	.word	0x3f5db3d7
 80035a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a6:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 80035aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ac:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 80035b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b6:	edd3 7ac5 	vldr	s15, [r3, #788]	@ 0x314
 80035ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c0:	edc3 7a74 	vstr	s15, [r3, #464]	@ 0x1d0

    Van = INV->Van_ref;
 80035c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c6:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 80035ca:	4a53      	ldr	r2, [pc, #332]	@ (8003718 <CurrentControl+0x1398>)
 80035cc:	6013      	str	r3, [r2, #0]
    Vbn = INV->Vbn_ref;
 80035ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d0:	f8d3 31cc 	ldr.w	r3, [r3, #460]	@ 0x1cc
 80035d4:	4a51      	ldr	r2, [pc, #324]	@ (800371c <CurrentControl+0x139c>)
 80035d6:	6013      	str	r3, [r2, #0]
    Vcn = INV->Vcn_ref;
 80035d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035da:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 80035de:	4a50      	ldr	r2, [pc, #320]	@ (8003720 <CurrentControl+0x13a0>)
 80035e0:	6013      	str	r3, [r2, #0]

    INV->Duty_A = (INV->Van_ref*INV->INV_Vdc + 0.5f);
 80035e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e4:	ed93 7a72 	vldr	s14, [r3, #456]	@ 0x1c8
 80035e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ea:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 80035ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035f2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80035f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80035fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035fc:	edc3 7a75 	vstr	s15, [r3, #468]	@ 0x1d4
    INV->Duty_B = (INV->Vbn_ref*INV->INV_Vdc + 0.5f);
 8003600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003602:	ed93 7a73 	vldr	s14, [r3, #460]	@ 0x1cc
 8003606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003608:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800360c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003610:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003614:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800361a:	edc3 7a76 	vstr	s15, [r3, #472]	@ 0x1d8
    INV->Duty_C = (INV->Vcn_ref*INV->INV_Vdc + 0.5f);
 800361e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003620:	ed93 7a74 	vldr	s14, [r3, #464]	@ 0x1d0
 8003624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003626:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800362a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800362e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003632:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003638:	edc3 7a77 	vstr	s15, [r3, #476]	@ 0x1dc

    INV->Duty_A = LIMIT(INV->Duty_A, 0.f, 1.f);
 800363c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800363e:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 8003642:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003646:	eef4 7ac7 	vcmpe.f32	s15, s14
 800364a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800364e:	dd02      	ble.n	8003656 <CurrentControl+0x12d6>
 8003650:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003654:	e00d      	b.n	8003672 <CurrentControl+0x12f2>
 8003656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003658:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 800365c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003664:	d502      	bpl.n	800366c <CurrentControl+0x12ec>
 8003666:	f04f 0300 	mov.w	r3, #0
 800366a:	e002      	b.n	8003672 <CurrentControl+0x12f2>
 800366c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800366e:	f8d3 31d4 	ldr.w	r3, [r3, #468]	@ 0x1d4
 8003672:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003674:	f8c2 31d4 	str.w	r3, [r2, #468]	@ 0x1d4
    INV->Duty_B = LIMIT(INV->Duty_B, 0.f, 1.f);
 8003678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800367a:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 800367e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003682:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800368a:	dd02      	ble.n	8003692 <CurrentControl+0x1312>
 800368c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003690:	e00d      	b.n	80036ae <CurrentControl+0x132e>
 8003692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003694:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 8003698:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800369c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036a0:	d502      	bpl.n	80036a8 <CurrentControl+0x1328>
 80036a2:	f04f 0300 	mov.w	r3, #0
 80036a6:	e002      	b.n	80036ae <CurrentControl+0x132e>
 80036a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036aa:	f8d3 31d8 	ldr.w	r3, [r3, #472]	@ 0x1d8
 80036ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036b0:	f8c2 31d8 	str.w	r3, [r2, #472]	@ 0x1d8
    INV->Duty_C = LIMIT(INV->Duty_C, 0.f, 1.f);
 80036b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b6:	edd3 7a77 	vldr	s15, [r3, #476]	@ 0x1dc
 80036ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80036be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036c6:	dd02      	ble.n	80036ce <CurrentControl+0x134e>
 80036c8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80036cc:	e00d      	b.n	80036ea <CurrentControl+0x136a>
 80036ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d0:	edd3 7a77 	vldr	s15, [r3, #476]	@ 0x1dc
 80036d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80036d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036dc:	d502      	bpl.n	80036e4 <CurrentControl+0x1364>
 80036de:	f04f 0300 	mov.w	r3, #0
 80036e2:	e002      	b.n	80036ea <CurrentControl+0x136a>
 80036e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e6:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 80036ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036ec:	f8c2 31dc 	str.w	r3, [r2, #476]	@ 0x1dc

	PwmSwOn();
 80036f0:	f003 fc04 	bl	8006efc <PwmSwOn>
	PwmDutyUpt();
 80036f4:	f003 fc3a 	bl	8006f6c <PwmDutyUpt>

	if (!FLAG.FAULT) PWM_BUF_ON;
 80036f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003724 <CurrentControl+0x13a4>)
 80036fa:	885b      	ldrh	r3, [r3, #2]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d104      	bne.n	800370a <CurrentControl+0x138a>
 8003700:	2201      	movs	r2, #1
 8003702:	2120      	movs	r1, #32
 8003704:	4808      	ldr	r0, [pc, #32]	@ (8003728 <CurrentControl+0x13a8>)
 8003706:	f007 f909 	bl	800a91c <HAL_GPIO_WritePin>

}
 800370a:	bf00      	nop
 800370c:	3728      	adds	r7, #40	@ 0x28
 800370e:	46bd      	mov	sp, r7
 8003710:	ecbd 8b02 	vpop	{d8}
 8003714:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003718:	20003624 	.word	0x20003624
 800371c:	20003628 	.word	0x20003628
 8003720:	2000362c 	.word	0x2000362c
 8003724:	20000020 	.word	0x20000020
 8003728:	48000400 	.word	0x48000400
 800372c:	00000000 	.word	0x00000000

08003730 <SpeedControl>:

	if (!FLAG.FAULT) PWM_BUF_ON;

}

void SpeedControl(struct INVERTER *INV) {
 8003730:	b5b0      	push	{r4, r5, r7, lr}
 8003732:	b082      	sub	sp, #8
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]

	INV->Wrpm_ref_set = (dutyCycle - 0.15) * 20 * INV->Wrpm_rated;
 8003738:	4b93      	ldr	r3, [pc, #588]	@ (8003988 <SpeedControl+0x258>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4618      	mov	r0, r3
 800373e:	f7fc fff9 	bl	8000734 <__aeabi_f2d>
 8003742:	a38d      	add	r3, pc, #564	@ (adr r3, 8003978 <SpeedControl+0x248>)
 8003744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003748:	f7fc fe94 	bl	8000474 <__aeabi_dsub>
 800374c:	4602      	mov	r2, r0
 800374e:	460b      	mov	r3, r1
 8003750:	4610      	mov	r0, r2
 8003752:	4619      	mov	r1, r3
 8003754:	f04f 0200 	mov.w	r2, #0
 8003758:	4b8c      	ldr	r3, [pc, #560]	@ (800398c <SpeedControl+0x25c>)
 800375a:	f7fc fd5d 	bl	8000218 <__aeabi_dmul>
 800375e:	4602      	mov	r2, r0
 8003760:	460b      	mov	r3, r1
 8003762:	4614      	mov	r4, r2
 8003764:	461d      	mov	r5, r3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800376a:	4618      	mov	r0, r3
 800376c:	f7fc ffe2 	bl	8000734 <__aeabi_f2d>
 8003770:	4602      	mov	r2, r0
 8003772:	460b      	mov	r3, r1
 8003774:	4620      	mov	r0, r4
 8003776:	4629      	mov	r1, r5
 8003778:	f7fc fd4e 	bl	8000218 <__aeabi_dmul>
 800377c:	4602      	mov	r2, r0
 800377e:	460b      	mov	r3, r1
 8003780:	4610      	mov	r0, r2
 8003782:	4619      	mov	r1, r3
 8003784:	f7fd f8de 	bl	8000944 <__aeabi_d2f>
 8003788:	4602      	mov	r2, r0
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
	if (ABS(INV->Wrpm_ref_set) < 0.05 * INV->Wrpm_rated) INV->Wrpm_ref_set = 0.;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 8003796:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800379a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800379e:	dd03      	ble.n	80037a8 <SpeedControl+0x78>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80037a6:	e006      	b.n	80037b6 <SpeedControl+0x86>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 80037ae:	eef1 7a67 	vneg.f32	s15, s15
 80037b2:	ee17 3a90 	vmov	r3, s15
 80037b6:	4618      	mov	r0, r3
 80037b8:	f7fc ffbc 	bl	8000734 <__aeabi_f2d>
 80037bc:	4604      	mov	r4, r0
 80037be:	460d      	mov	r5, r1
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c4:	4618      	mov	r0, r3
 80037c6:	f7fc ffb5 	bl	8000734 <__aeabi_f2d>
 80037ca:	a36d      	add	r3, pc, #436	@ (adr r3, 8003980 <SpeedControl+0x250>)
 80037cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037d0:	f7fc fd22 	bl	8000218 <__aeabi_dmul>
 80037d4:	4602      	mov	r2, r0
 80037d6:	460b      	mov	r3, r1
 80037d8:	4620      	mov	r0, r4
 80037da:	4629      	mov	r1, r5
 80037dc:	f7fd f862 	bl	80008a4 <__aeabi_dcmplt>
 80037e0:	4603      	mov	r3, r0
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d004      	beq.n	80037f0 <SpeedControl+0xc0>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	f04f 0200 	mov.w	r2, #0
 80037ec:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

    INV->Wrm_ref_set = INV->Wrpm_ref_set*RPM2RM;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 80037f6:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8003990 <SpeedControl+0x260>
 80037fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	edc3 7a2c 	vstr	s15, [r3, #176]	@ 0xb0
    if (INV->Wrm_ref < INV->Wrm_ref_set - INV->dWrm) {
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	ed93 7a2f 	vldr	s14, [r3, #188]	@ 0xbc
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	edd3 6a2c 	vldr	s13, [r3, #176]	@ 0xb0
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	edd3 7a31 	vldr	s15, [r3, #196]	@ 0xc4
 8003816:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800381a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800381e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003822:	d50b      	bpl.n	800383c <SpeedControl+0x10c>
        INV->Wrm_ref += INV->dWrm;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	ed93 7a2f 	vldr	s14, [r3, #188]	@ 0xbc
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	edd3 7a31 	vldr	s15, [r3, #196]	@ 0xc4
 8003830:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	edc3 7a2f 	vstr	s15, [r3, #188]	@ 0xbc
 800383a:	e021      	b.n	8003880 <SpeedControl+0x150>
    } else if (INV->Wrm_ref > INV->Wrm_ref_set + INV->dWrm) {
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	ed93 7a2f 	vldr	s14, [r3, #188]	@ 0xbc
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	edd3 6a2c 	vldr	s13, [r3, #176]	@ 0xb0
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	edd3 7a31 	vldr	s15, [r3, #196]	@ 0xc4
 800384e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003852:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800385a:	dd0b      	ble.n	8003874 <SpeedControl+0x144>
        INV->Wrm_ref -= INV->dWrm;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	ed93 7a2f 	vldr	s14, [r3, #188]	@ 0xbc
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	edd3 7a31 	vldr	s15, [r3, #196]	@ 0xc4
 8003868:	ee77 7a67 	vsub.f32	s15, s14, s15
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	edc3 7a2f 	vstr	s15, [r3, #188]	@ 0xbc
 8003872:	e005      	b.n	8003880 <SpeedControl+0x150>
    } else {
        INV->Wrm_ref = INV->Wrm_ref_set;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
    }
    INV->Wrpm_ref = INV->Wrm_ref*RM2RPM;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 8003886:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8003994 <SpeedControl+0x264>
 800388a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	edc3 7a30 	vstr	s15, [r3, #192]	@ 0xc0

    INV->Wrm_err = INV->Wrm_ref - INV->Wrm;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	ed93 7a2f 	vldr	s14, [r3, #188]	@ 0xbc
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	edd3 7a2a 	vldr	s15, [r3, #168]	@ 0xa8
 80038a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	edc3 7a32 	vstr	s15, [r3, #200]	@ 0xc8

    INV->Te_ref_integ += INV->Ki_sc*(INV->Wrm_err - INV->Ka_sc*INV->Te_ref_aw)*Tsamp;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	ed93 7a33 	vldr	s14, [r3, #204]	@ 0xcc
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	edd3 6a26 	vldr	s13, [r3, #152]	@ 0x98
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	ed93 6a32 	vldr	s12, [r3, #200]	@ 0xc8
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	edd3 5a27 	vldr	s11, [r3, #156]	@ 0x9c
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	edd3 7a37 	vldr	s15, [r3, #220]	@ 0xdc
 80038c8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80038cc:	ee76 7a67 	vsub.f32	s15, s12, s15
 80038d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038d4:	eddf 6a30 	vldr	s13, [pc, #192]	@ 8003998 <SpeedControl+0x268>
 80038d8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80038dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	edc3 7a33 	vstr	s15, [r3, #204]	@ 0xcc
//    INV->Te_ref_ff = 0.f;
//    INV->Te_ref_unsat = INV->Kp_sc*INV->Wrm_err + INV->Te_ref_integ + INV->Te_ref_ff;
    INV->Te_ref_unsat = INV->Kp_sc*INV->Wrm_err + INV->Te_ref_integ;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	ed93 7a25 	vldr	s14, [r3, #148]	@ 0x94
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	edd3 7a32 	vldr	s15, [r3, #200]	@ 0xc8
 80038f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	edd3 7a33 	vldr	s15, [r3, #204]	@ 0xcc
 80038fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	edc3 7a35 	vstr	s15, [r3, #212]	@ 0xd4

    INV->Te_ref = LIMIT(INV->Te_ref_unsat, -INV->Te_rated, INV->Te_rated);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8003912:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800391a:	dd03      	ble.n	8003924 <SpeedControl+0x1f4>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8003922:	e015      	b.n	8003950 <SpeedControl+0x220>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8003930:	eef1 7a67 	vneg.f32	s15, s15
 8003934:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800393c:	d505      	bpl.n	800394a <SpeedControl+0x21a>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8003944:	eef1 7a67 	vneg.f32	s15, s15
 8003948:	e002      	b.n	8003950 <SpeedControl+0x220>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	edc3 7a36 	vstr	s15, [r3, #216]	@ 0xd8
    INV->Te_ref_aw = INV->Te_ref_unsat - INV->Te_ref;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	edd3 7a36 	vldr	s15, [r3, #216]	@ 0xd8
 8003962:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	edc3 7a37 	vstr	s15, [r3, #220]	@ 0xdc

}
 800396c:	bf00      	nop
 800396e:	3708      	adds	r7, #8
 8003970:	46bd      	mov	sp, r7
 8003972:	bdb0      	pop	{r4, r5, r7, pc}
 8003974:	f3af 8000 	nop.w
 8003978:	33333333 	.word	0x33333333
 800397c:	3fc33333 	.word	0x3fc33333
 8003980:	9999999a 	.word	0x9999999a
 8003984:	3fa99999 	.word	0x3fa99999
 8003988:	200034c4 	.word	0x200034c4
 800398c:	40340000 	.word	0x40340000
 8003990:	3dd67750 	.word	0x3dd67750
 8003994:	4118c9eb 	.word	0x4118c9eb
 8003998:	38d1b717 	.word	0x38d1b717

0800399c <OpenLoopControl>:


void OpenLoopControl(struct INVERTER *INV) {
 800399c:	b480      	push	{r7}
 800399e:	b083      	sub	sp, #12
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]

    if     (INV->Idsr_ref_set_OLC > INV->Idsr_ref_OLC + Tsamp * INV->Idsr_slope_OLC)       INV->Idsr_ref_OLC += Tsamp * INV->Idsr_slope_OLC;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	ed93 7a83 	vldr	s14, [r3, #524]	@ 0x20c
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	edd3 6a81 	vldr	s13, [r3, #516]	@ 0x204
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	edd3 7a84 	vldr	s15, [r3, #528]	@ 0x210
 80039b6:	ed9f 6a9d 	vldr	s12, [pc, #628]	@ 8003c2c <OpenLoopControl+0x290>
 80039ba:	ee67 7a86 	vmul.f32	s15, s15, s12
 80039be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80039c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039ca:	dd0f      	ble.n	80039ec <OpenLoopControl+0x50>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	ed93 7a81 	vldr	s14, [r3, #516]	@ 0x204
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	edd3 7a84 	vldr	s15, [r3, #528]	@ 0x210
 80039d8:	eddf 6a94 	vldr	s13, [pc, #592]	@ 8003c2c <OpenLoopControl+0x290>
 80039dc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80039e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	edc3 7a81 	vstr	s15, [r3, #516]	@ 0x204
 80039ea:	e029      	b.n	8003a40 <OpenLoopControl+0xa4>
    else if(INV->Idsr_ref_set_OLC < INV->Idsr_ref_OLC - Tsamp * INV->Idsr_slope_OLC)       INV->Idsr_ref_OLC -= Tsamp * INV->Idsr_slope_OLC;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	ed93 7a83 	vldr	s14, [r3, #524]	@ 0x20c
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	edd3 6a81 	vldr	s13, [r3, #516]	@ 0x204
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	edd3 7a84 	vldr	s15, [r3, #528]	@ 0x210
 80039fe:	ed9f 6a8b 	vldr	s12, [pc, #556]	@ 8003c2c <OpenLoopControl+0x290>
 8003a02:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003a06:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003a0a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003a0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a12:	d50f      	bpl.n	8003a34 <OpenLoopControl+0x98>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	ed93 7a81 	vldr	s14, [r3, #516]	@ 0x204
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	edd3 7a84 	vldr	s15, [r3, #528]	@ 0x210
 8003a20:	eddf 6a82 	vldr	s13, [pc, #520]	@ 8003c2c <OpenLoopControl+0x290>
 8003a24:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003a28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	edc3 7a81 	vstr	s15, [r3, #516]	@ 0x204
 8003a32:	e005      	b.n	8003a40 <OpenLoopControl+0xa4>
    else													                               INV->Idsr_ref_OLC =  INV->Idsr_ref_set_OLC;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

    INV->Idsr_ref = INV->Idsr_ref_OLC;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
    INV->Iqsr_ref = INV->Iqsr_ref_OLC;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124

//    INV->Idsr_ref = 0.;
//    INV->Iqsr_ref = INV->Te_ref / INV->Kt;

    if     (INV->Wrpm_ref_set_OLC > INV->Wrpm_ref_OLC + Tsamp * INV->Wrpm_slope_OLC)       INV->Wrpm_ref_OLC += Tsamp * INV->Wrpm_slope_OLC;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	ed93 7a8b 	vldr	s14, [r3, #556]	@ 0x22c
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	edd3 6a89 	vldr	s13, [r3, #548]	@ 0x224
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	edd3 7a8c 	vldr	s15, [r3, #560]	@ 0x230
 8003a6a:	ed9f 6a70 	vldr	s12, [pc, #448]	@ 8003c2c <OpenLoopControl+0x290>
 8003a6e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003a72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a76:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003a7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a7e:	dd0f      	ble.n	8003aa0 <OpenLoopControl+0x104>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	ed93 7a89 	vldr	s14, [r3, #548]	@ 0x224
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	edd3 7a8c 	vldr	s15, [r3, #560]	@ 0x230
 8003a8c:	eddf 6a67 	vldr	s13, [pc, #412]	@ 8003c2c <OpenLoopControl+0x290>
 8003a90:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003a94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	edc3 7a89 	vstr	s15, [r3, #548]	@ 0x224
 8003a9e:	e029      	b.n	8003af4 <OpenLoopControl+0x158>
    else if(INV->Wrpm_ref_set_OLC < INV->Wrpm_ref_OLC - Tsamp * INV->Wrpm_slope_OLC)       INV->Wrpm_ref_OLC -= Tsamp * INV->Wrpm_slope_OLC;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	ed93 7a8b 	vldr	s14, [r3, #556]	@ 0x22c
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	edd3 6a89 	vldr	s13, [r3, #548]	@ 0x224
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	edd3 7a8c 	vldr	s15, [r3, #560]	@ 0x230
 8003ab2:	ed9f 6a5e 	vldr	s12, [pc, #376]	@ 8003c2c <OpenLoopControl+0x290>
 8003ab6:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003aba:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003abe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003ac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ac6:	d50f      	bpl.n	8003ae8 <OpenLoopControl+0x14c>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	ed93 7a89 	vldr	s14, [r3, #548]	@ 0x224
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	edd3 7a8c 	vldr	s15, [r3, #560]	@ 0x230
 8003ad4:	eddf 6a55 	vldr	s13, [pc, #340]	@ 8003c2c <OpenLoopControl+0x290>
 8003ad8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003adc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	edc3 7a89 	vstr	s15, [r3, #548]	@ 0x224
 8003ae6:	e005      	b.n	8003af4 <OpenLoopControl+0x158>
    else													                               INV->Wrpm_ref_OLC =  INV->Wrpm_ref_set_OLC;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	f8d3 222c 	ldr.w	r2, [r3, #556]	@ 0x22c
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	f8c3 2224 	str.w	r2, [r3, #548]	@ 0x224

    INV->Thetar_OLC = BOUND_PI(INV->Thetar_OLC + INV->Wrpm_ref_OLC*RPM2RM*INV->PP*Tsamp);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	ed93 7a87 	vldr	s14, [r3, #540]	@ 0x21c
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 8003b00:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 8003c30 <OpenLoopControl+0x294>
 8003b04:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	edd3 7a06 	vldr	s15, [r3, #24]
 8003b0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b12:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8003c2c <OpenLoopControl+0x290>
 8003b16:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003b1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b1e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003b22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b26:	dd3c      	ble.n	8003ba2 <OpenLoopControl+0x206>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	ed93 7a87 	vldr	s14, [r3, #540]	@ 0x21c
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 8003b34:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8003c30 <OpenLoopControl+0x294>
 8003b38:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	edd3 7a06 	vldr	s15, [r3, #24]
 8003b42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b46:	eddf 6a39 	vldr	s13, [pc, #228]	@ 8003c2c <OpenLoopControl+0x290>
 8003b4a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003b4e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	edd3 6a87 	vldr	s13, [r3, #540]	@ 0x21c
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 8003b5e:	ed9f 6a34 	vldr	s12, [pc, #208]	@ 8003c30 <OpenLoopControl+0x294>
 8003b62:	ee27 6a86 	vmul.f32	s12, s15, s12
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	edd3 7a06 	vldr	s15, [r3, #24]
 8003b6c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003b70:	ed9f 6a2e 	vldr	s12, [pc, #184]	@ 8003c2c <OpenLoopControl+0x290>
 8003b74:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003b78:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b7c:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 8003c34 <OpenLoopControl+0x298>
 8003b80:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003b84:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8003b88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003b90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b94:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8003c38 <OpenLoopControl+0x29c>
 8003b98:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003b9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ba0:	e03b      	b.n	8003c1a <OpenLoopControl+0x27e>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	ed93 7a87 	vldr	s14, [r3, #540]	@ 0x21c
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 8003bae:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8003c30 <OpenLoopControl+0x294>
 8003bb2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	edd3 7a06 	vldr	s15, [r3, #24]
 8003bbc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003bc0:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8003c2c <OpenLoopControl+0x290>
 8003bc4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003bc8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	edd3 6a87 	vldr	s13, [r3, #540]	@ 0x21c
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 8003bd8:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8003c30 <OpenLoopControl+0x294>
 8003bdc:	ee27 6a86 	vmul.f32	s12, s15, s12
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	edd3 7a06 	vldr	s15, [r3, #24]
 8003be6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003bea:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8003c2c <OpenLoopControl+0x290>
 8003bee:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003bf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003bf6:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8003c34 <OpenLoopControl+0x298>
 8003bfa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003bfe:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8003c02:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003c06:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c0e:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8003c38 <OpenLoopControl+0x29c>
 8003c12:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003c16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	edc3 7a87 	vstr	s15, [r3, #540]	@ 0x21c
//    INV->Thetar_OLC = 0;

}
 8003c20:	bf00      	nop
 8003c22:	370c      	adds	r7, #12
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr
 8003c2c:	38d1b717 	.word	0x38d1b717
 8003c30:	3dd67750 	.word	0x3dd67750
 8003c34:	3e22f983 	.word	0x3e22f983
 8003c38:	40c90fdb 	.word	0x40c90fdb
 8003c3c:	00000000 	.word	0x00000000

08003c40 <Vref_GenControl>:

void Vref_GenControl(struct INVERTER *INV) {
 8003c40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c44:	b08a      	sub	sp, #40	@ 0x28
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6278      	str	r0, [r7, #36]	@ 0x24

	if(Theta_mode == 1) {
 8003c4a:	4bb8      	ldr	r3, [pc, #736]	@ (8003f2c <Vref_GenControl+0x2ec>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	f040 8176 	bne.w	8003f40 <Vref_GenControl+0x300>
	    if     (INV->Idsr_ref_set_OLC > INV->Idsr_ref_OLC + Tsamp * INV->Idsr_slope_OLC)       INV->Idsr_ref_OLC += Tsamp * INV->Idsr_slope_OLC;
 8003c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c56:	ed93 7a83 	vldr	s14, [r3, #524]	@ 0x20c
 8003c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c5c:	edd3 6a81 	vldr	s13, [r3, #516]	@ 0x204
 8003c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c62:	edd3 7a84 	vldr	s15, [r3, #528]	@ 0x210
 8003c66:	ed9f 6ab2 	vldr	s12, [pc, #712]	@ 8003f30 <Vref_GenControl+0x2f0>
 8003c6a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003c6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c7a:	dd0f      	ble.n	8003c9c <Vref_GenControl+0x5c>
 8003c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c7e:	ed93 7a81 	vldr	s14, [r3, #516]	@ 0x204
 8003c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c84:	edd3 7a84 	vldr	s15, [r3, #528]	@ 0x210
 8003c88:	eddf 6aa9 	vldr	s13, [pc, #676]	@ 8003f30 <Vref_GenControl+0x2f0>
 8003c8c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003c90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c96:	edc3 7a81 	vstr	s15, [r3, #516]	@ 0x204
 8003c9a:	e029      	b.n	8003cf0 <Vref_GenControl+0xb0>
	    else if(INV->Idsr_ref_set_OLC < INV->Idsr_ref_OLC - Tsamp * INV->Idsr_slope_OLC)       INV->Idsr_ref_OLC -= Tsamp * INV->Idsr_slope_OLC;
 8003c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c9e:	ed93 7a83 	vldr	s14, [r3, #524]	@ 0x20c
 8003ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca4:	edd3 6a81 	vldr	s13, [r3, #516]	@ 0x204
 8003ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003caa:	edd3 7a84 	vldr	s15, [r3, #528]	@ 0x210
 8003cae:	ed9f 6aa0 	vldr	s12, [pc, #640]	@ 8003f30 <Vref_GenControl+0x2f0>
 8003cb2:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003cb6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003cba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003cbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cc2:	d50f      	bpl.n	8003ce4 <Vref_GenControl+0xa4>
 8003cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc6:	ed93 7a81 	vldr	s14, [r3, #516]	@ 0x204
 8003cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ccc:	edd3 7a84 	vldr	s15, [r3, #528]	@ 0x210
 8003cd0:	eddf 6a97 	vldr	s13, [pc, #604]	@ 8003f30 <Vref_GenControl+0x2f0>
 8003cd4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003cd8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cde:	edc3 7a81 	vstr	s15, [r3, #516]	@ 0x204
 8003ce2:	e005      	b.n	8003cf0 <Vref_GenControl+0xb0>
	    else													                               INV->Idsr_ref_OLC =  INV->Idsr_ref_set_OLC;
 8003ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce6:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cec:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

	    INV->Idsr_ref = INV->Idsr_ref_OLC;
 8003cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf8:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
	    INV->Iqsr_ref = INV->Iqsr_ref_OLC;
 8003cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cfe:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8003d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d04:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124

	    if     (INV->Wrpm_ref_set_OLC > INV->Wrpm_ref_OLC + Tsamp * INV->Wrpm_slope_OLC)       INV->Wrpm_ref_OLC += Tsamp * INV->Wrpm_slope_OLC;
 8003d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0a:	ed93 7a8b 	vldr	s14, [r3, #556]	@ 0x22c
 8003d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d10:	edd3 6a89 	vldr	s13, [r3, #548]	@ 0x224
 8003d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d16:	edd3 7a8c 	vldr	s15, [r3, #560]	@ 0x230
 8003d1a:	ed9f 6a85 	vldr	s12, [pc, #532]	@ 8003f30 <Vref_GenControl+0x2f0>
 8003d1e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003d22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d26:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d2e:	dd0f      	ble.n	8003d50 <Vref_GenControl+0x110>
 8003d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d32:	ed93 7a89 	vldr	s14, [r3, #548]	@ 0x224
 8003d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d38:	edd3 7a8c 	vldr	s15, [r3, #560]	@ 0x230
 8003d3c:	eddf 6a7c 	vldr	s13, [pc, #496]	@ 8003f30 <Vref_GenControl+0x2f0>
 8003d40:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003d44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d4a:	edc3 7a89 	vstr	s15, [r3, #548]	@ 0x224
 8003d4e:	e029      	b.n	8003da4 <Vref_GenControl+0x164>
	    else if(INV->Wrpm_ref_set_OLC < INV->Wrpm_ref_OLC - Tsamp * INV->Wrpm_slope_OLC)       INV->Wrpm_ref_OLC -= Tsamp * INV->Wrpm_slope_OLC;
 8003d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d52:	ed93 7a8b 	vldr	s14, [r3, #556]	@ 0x22c
 8003d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d58:	edd3 6a89 	vldr	s13, [r3, #548]	@ 0x224
 8003d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d5e:	edd3 7a8c 	vldr	s15, [r3, #560]	@ 0x230
 8003d62:	ed9f 6a73 	vldr	s12, [pc, #460]	@ 8003f30 <Vref_GenControl+0x2f0>
 8003d66:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003d6a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003d6e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d76:	d50f      	bpl.n	8003d98 <Vref_GenControl+0x158>
 8003d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d7a:	ed93 7a89 	vldr	s14, [r3, #548]	@ 0x224
 8003d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d80:	edd3 7a8c 	vldr	s15, [r3, #560]	@ 0x230
 8003d84:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 8003f30 <Vref_GenControl+0x2f0>
 8003d88:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003d8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d92:	edc3 7a89 	vstr	s15, [r3, #548]	@ 0x224
 8003d96:	e005      	b.n	8003da4 <Vref_GenControl+0x164>
	    else													                               INV->Wrpm_ref_OLC =  INV->Wrpm_ref_set_OLC;
 8003d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d9a:	f8d3 222c 	ldr.w	r2, [r3, #556]	@ 0x22c
 8003d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003da0:	f8c3 2224 	str.w	r2, [r3, #548]	@ 0x224

	    INV->Wr_ref_OLC = INV->Wrpm_ref_OLC *RPM2RM *INV->PP;
 8003da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003da6:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 8003daa:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 8003f34 <Vref_GenControl+0x2f4>
 8003dae:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003db4:	edd3 7a06 	vldr	s15, [r3, #24]
 8003db8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dbe:	edc3 7a8a 	vstr	s15, [r3, #552]	@ 0x228

	    INV->Vdsr_ref_OLC = INV->Rs * INV->Idsr_ref_OLC - INV->Wr_ref_OLC * (INV->Lq * INV->Iqsr_ref_OLC);
 8003dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dc4:	ed93 7a00 	vldr	s14, [r3]
 8003dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dca:	edd3 7a81 	vldr	s15, [r3, #516]	@ 0x204
 8003dce:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dd4:	edd3 6a8a 	vldr	s13, [r3, #552]	@ 0x228
 8003dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dda:	ed93 6a03 	vldr	s12, [r3, #12]
 8003dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de0:	edd3 7a82 	vldr	s15, [r3, #520]	@ 0x208
 8003de4:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003de8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003dec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df2:	edc3 7a85 	vstr	s15, [r3, #532]	@ 0x214
	    INV->Vqsr_ref_OLC = INV->Rs * INV->Iqsr_ref_OLC + INV->Wr_ref_OLC * (INV->Ld * INV->Idsr_ref_OLC + INV->Lamf);
 8003df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df8:	ed93 7a00 	vldr	s14, [r3]
 8003dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfe:	edd3 7a82 	vldr	s15, [r3, #520]	@ 0x208
 8003e02:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e08:	edd3 6a8a 	vldr	s13, [r3, #552]	@ 0x228
 8003e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e0e:	ed93 6a02 	vldr	s12, [r3, #8]
 8003e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e14:	edd3 7a81 	vldr	s15, [r3, #516]	@ 0x204
 8003e18:	ee26 6a27 	vmul.f32	s12, s12, s15
 8003e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e1e:	edd3 7a05 	vldr	s15, [r3, #20]
 8003e22:	ee76 7a27 	vadd.f32	s15, s12, s15
 8003e26:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e30:	edc3 7a86 	vstr	s15, [r3, #536]	@ 0x218

	    INV->Vdsr_ref_unsat = INV->Vdsr_ref_OLC;
 8003e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e36:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e3c:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178
		INV->Vqsr_ref_unsat = INV->Vqsr_ref_OLC;
 8003e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e42:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8003e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e48:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c

		INV->Thetar_OLC = BOUND_PI(INV->Thetar_OLC + INV->Wr_ref_OLC * Tsamp);
 8003e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e4e:	ed93 7a87 	vldr	s14, [r3, #540]	@ 0x21c
 8003e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e54:	edd3 7a8a 	vldr	s15, [r3, #552]	@ 0x228
 8003e58:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8003f30 <Vref_GenControl+0x2f0>
 8003e5c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003e60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e64:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003e68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e6c:	dd2a      	ble.n	8003ec4 <Vref_GenControl+0x284>
 8003e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e70:	ed93 7a87 	vldr	s14, [r3, #540]	@ 0x21c
 8003e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e76:	edd3 7a8a 	vldr	s15, [r3, #552]	@ 0x228
 8003e7a:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 8003f30 <Vref_GenControl+0x2f0>
 8003e7e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003e82:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e88:	edd3 6a87 	vldr	s13, [r3, #540]	@ 0x21c
 8003e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e8e:	edd3 7a8a 	vldr	s15, [r3, #552]	@ 0x228
 8003e92:	ed9f 6a27 	vldr	s12, [pc, #156]	@ 8003f30 <Vref_GenControl+0x2f0>
 8003e96:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003e9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e9e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003f38 <Vref_GenControl+0x2f8>
 8003ea2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003ea6:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8003eaa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003eae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003eb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003eb6:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8003f3c <Vref_GenControl+0x2fc>
 8003eba:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003ebe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ec2:	e029      	b.n	8003f18 <Vref_GenControl+0x2d8>
 8003ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec6:	ed93 7a87 	vldr	s14, [r3, #540]	@ 0x21c
 8003eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ecc:	edd3 7a8a 	vldr	s15, [r3, #552]	@ 0x228
 8003ed0:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8003f30 <Vref_GenControl+0x2f0>
 8003ed4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003ed8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ede:	edd3 6a87 	vldr	s13, [r3, #540]	@ 0x21c
 8003ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee4:	edd3 7a8a 	vldr	s15, [r3, #552]	@ 0x228
 8003ee8:	ed9f 6a11 	vldr	s12, [pc, #68]	@ 8003f30 <Vref_GenControl+0x2f0>
 8003eec:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003ef0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ef4:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8003f38 <Vref_GenControl+0x2f8>
 8003ef8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003efc:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8003f00:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003f04:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f0c:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8003f3c <Vref_GenControl+0x2fc>
 8003f10:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003f14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f1a:	edc3 7a87 	vstr	s15, [r3, #540]	@ 0x21c
		INV->Thetar = INV->Thetar_OLC;
 8003f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f20:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f26:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
 8003f2a:	e0ce      	b.n	80040ca <Vref_GenControl+0x48a>
 8003f2c:	20003620 	.word	0x20003620
 8003f30:	38d1b717 	.word	0x38d1b717
 8003f34:	3dd67750 	.word	0x3dd67750
 8003f38:	3e22f983 	.word	0x3e22f983
 8003f3c:	40c90fdb 	.word	0x40c90fdb
	}

	else {

		INV->Iqsr_ref_unsat = INV->Te_ref*INV->INV_Kt;
 8003f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f42:	ed93 7a36 	vldr	s14, [r3, #216]	@ 0xd8
 8003f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f48:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8003f4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f52:	edc3 7a47 	vstr	s15, [r3, #284]	@ 0x11c
		INV->Iqsr_ref = LIMIT(INV->Iqsr_ref_unsat, -1.3*INV->Is_rated, 1.3*INV->Is_rated);
 8003f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f58:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f7fc fbe9 	bl	8000734 <__aeabi_f2d>
 8003f62:	4604      	mov	r4, r0
 8003f64:	460d      	mov	r5, r1
 8003f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f7fc fbe2 	bl	8000734 <__aeabi_f2d>
 8003f70:	a3b0      	add	r3, pc, #704	@ (adr r3, 8004234 <Vref_GenControl+0x5f4>)
 8003f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f76:	f7fc f94f 	bl	8000218 <__aeabi_dmul>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	460b      	mov	r3, r1
 8003f7e:	4620      	mov	r0, r4
 8003f80:	4629      	mov	r1, r5
 8003f82:	f7fc fcad 	bl	80008e0 <__aeabi_dcmpgt>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d011      	beq.n	8003fb0 <Vref_GenControl+0x370>
 8003f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f90:	4618      	mov	r0, r3
 8003f92:	f7fc fbcf 	bl	8000734 <__aeabi_f2d>
 8003f96:	a3a7      	add	r3, pc, #668	@ (adr r3, 8004234 <Vref_GenControl+0x5f4>)
 8003f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f9c:	f7fc f93c 	bl	8000218 <__aeabi_dmul>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	460b      	mov	r3, r1
 8003fa4:	4610      	mov	r0, r2
 8003fa6:	4619      	mov	r1, r3
 8003fa8:	f7fc fccc 	bl	8000944 <__aeabi_d2f>
 8003fac:	4603      	mov	r3, r0
 8003fae:	e02f      	b.n	8004010 <Vref_GenControl+0x3d0>
 8003fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb2:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f7fc fbbc 	bl	8000734 <__aeabi_f2d>
 8003fbc:	4604      	mov	r4, r0
 8003fbe:	460d      	mov	r5, r1
 8003fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f7fc fbb5 	bl	8000734 <__aeabi_f2d>
 8003fca:	a39c      	add	r3, pc, #624	@ (adr r3, 800423c <Vref_GenControl+0x5fc>)
 8003fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fd0:	f7fc f922 	bl	8000218 <__aeabi_dmul>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	460b      	mov	r3, r1
 8003fd8:	4620      	mov	r0, r4
 8003fda:	4629      	mov	r1, r5
 8003fdc:	f7fc fc62 	bl	80008a4 <__aeabi_dcmplt>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d011      	beq.n	800400a <Vref_GenControl+0x3ca>
 8003fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fe8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fea:	4618      	mov	r0, r3
 8003fec:	f7fc fba2 	bl	8000734 <__aeabi_f2d>
 8003ff0:	a392      	add	r3, pc, #584	@ (adr r3, 800423c <Vref_GenControl+0x5fc>)
 8003ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ff6:	f7fc f90f 	bl	8000218 <__aeabi_dmul>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	460b      	mov	r3, r1
 8003ffe:	4610      	mov	r0, r2
 8004000:	4619      	mov	r1, r3
 8004002:	f7fc fc9f 	bl	8000944 <__aeabi_d2f>
 8004006:	4603      	mov	r3, r0
 8004008:	e002      	b.n	8004010 <Vref_GenControl+0x3d0>
 800400a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800400c:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8004010:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004012:	f8c2 3124 	str.w	r3, [r2, #292]	@ 0x124
		INV->Idsr_ref = 0;
 8004016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004018:	f04f 0200 	mov.w	r2, #0
 800401c:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc

	    INV->Vdsr_ref = INV->Rs * INV->Idsr_ref - INV->Wrm_ref * INV->PP * (INV->Lq * INV->Iqsr_ref);
 8004020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004022:	ed93 7a00 	vldr	s14, [r3]
 8004026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004028:	edd3 7a3f 	vldr	s15, [r3, #252]	@ 0xfc
 800402c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004032:	edd3 6a2f 	vldr	s13, [r3, #188]	@ 0xbc
 8004036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004038:	edd3 7a06 	vldr	s15, [r3, #24]
 800403c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004042:	ed93 6a03 	vldr	s12, [r3, #12]
 8004046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004048:	edd3 7a49 	vldr	s15, [r3, #292]	@ 0x124
 800404c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8004050:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004054:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405a:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
	    INV->Vqsr_ref = INV->Rs * INV->Iqsr_ref + INV->Wrm_ref * INV->PP * (INV->Ld * INV->Idsr_ref + INV->Lamf);
 800405e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004060:	ed93 7a00 	vldr	s14, [r3]
 8004064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004066:	edd3 7a49 	vldr	s15, [r3, #292]	@ 0x124
 800406a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800406e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004070:	edd3 6a2f 	vldr	s13, [r3, #188]	@ 0xbc
 8004074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004076:	edd3 7a06 	vldr	s15, [r3, #24]
 800407a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800407e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004080:	ed93 6a02 	vldr	s12, [r3, #8]
 8004084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004086:	edd3 7a3f 	vldr	s15, [r3, #252]	@ 0xfc
 800408a:	ee26 6a27 	vmul.f32	s12, s12, s15
 800408e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004090:	edd3 7a05 	vldr	s15, [r3, #20]
 8004094:	ee76 7a27 	vadd.f32	s15, s12, s15
 8004098:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800409c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80040a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a2:	edc3 7a64 	vstr	s15, [r3, #400]	@ 0x190

	    INV->Vdsr_ref_unsat = INV->Vdsr_ref;
 80040a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a8:	f8d3 218c 	ldr.w	r2, [r3, #396]	@ 0x18c
 80040ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ae:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178
		INV->Vqsr_ref_unsat = INV->Vqsr_ref;
 80040b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b4:	f8d3 2190 	ldr.w	r2, [r3, #400]	@ 0x190
 80040b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ba:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c

		INV->Thetar = INV->Thetar_est_Hall;
 80040be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c0:	f8d3 2368 	ldr.w	r2, [r3, #872]	@ 0x368
 80040c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c6:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
//		INV->Wr = INV->Wrpm_ref_OLC *RPM2RM * INV->PP;
//	}

//	INV->Thetar_err = EXT_1.Thetar_EXT_old - INV->Thetar_OLC;

    INV->Thetar_adv = BOUND_PI(INV->Thetar + 1.5*INV->Wr*Tsamp);
 80040ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040cc:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 80040d0:	4618      	mov	r0, r3
 80040d2:	f7fc fb2f 	bl	8000734 <__aeabi_f2d>
 80040d6:	4604      	mov	r4, r0
 80040d8:	460d      	mov	r5, r1
 80040da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040dc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80040e0:	4618      	mov	r0, r3
 80040e2:	f7fc fb27 	bl	8000734 <__aeabi_f2d>
 80040e6:	f04f 0200 	mov.w	r2, #0
 80040ea:	4b4f      	ldr	r3, [pc, #316]	@ (8004228 <Vref_GenControl+0x5e8>)
 80040ec:	f7fc f894 	bl	8000218 <__aeabi_dmul>
 80040f0:	4602      	mov	r2, r0
 80040f2:	460b      	mov	r3, r1
 80040f4:	4610      	mov	r0, r2
 80040f6:	4619      	mov	r1, r3
 80040f8:	a347      	add	r3, pc, #284	@ (adr r3, 8004218 <Vref_GenControl+0x5d8>)
 80040fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040fe:	f7fc f88b 	bl	8000218 <__aeabi_dmul>
 8004102:	4602      	mov	r2, r0
 8004104:	460b      	mov	r3, r1
 8004106:	4620      	mov	r0, r4
 8004108:	4629      	mov	r1, r5
 800410a:	f7fc f9b5 	bl	8000478 <__adddf3>
 800410e:	4602      	mov	r2, r0
 8004110:	460b      	mov	r3, r1
 8004112:	4610      	mov	r0, r2
 8004114:	4619      	mov	r1, r3
 8004116:	f04f 0200 	mov.w	r2, #0
 800411a:	f04f 0300 	mov.w	r3, #0
 800411e:	f7fc fbdf 	bl	80008e0 <__aeabi_dcmpgt>
 8004122:	4603      	mov	r3, r0
 8004124:	2b00      	cmp	r3, #0
 8004126:	f000 808d 	beq.w	8004244 <Vref_GenControl+0x604>
 800412a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412c:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 8004130:	4618      	mov	r0, r3
 8004132:	f7fc faff 	bl	8000734 <__aeabi_f2d>
 8004136:	4604      	mov	r4, r0
 8004138:	460d      	mov	r5, r1
 800413a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800413c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004140:	4618      	mov	r0, r3
 8004142:	f7fc faf7 	bl	8000734 <__aeabi_f2d>
 8004146:	f04f 0200 	mov.w	r2, #0
 800414a:	4b37      	ldr	r3, [pc, #220]	@ (8004228 <Vref_GenControl+0x5e8>)
 800414c:	f7fc f864 	bl	8000218 <__aeabi_dmul>
 8004150:	4602      	mov	r2, r0
 8004152:	460b      	mov	r3, r1
 8004154:	4610      	mov	r0, r2
 8004156:	4619      	mov	r1, r3
 8004158:	a32f      	add	r3, pc, #188	@ (adr r3, 8004218 <Vref_GenControl+0x5d8>)
 800415a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800415e:	f7fc f85b 	bl	8000218 <__aeabi_dmul>
 8004162:	4602      	mov	r2, r0
 8004164:	460b      	mov	r3, r1
 8004166:	4620      	mov	r0, r4
 8004168:	4629      	mov	r1, r5
 800416a:	f7fc f985 	bl	8000478 <__adddf3>
 800416e:	4602      	mov	r2, r0
 8004170:	460b      	mov	r3, r1
 8004172:	4690      	mov	r8, r2
 8004174:	4699      	mov	r9, r3
 8004176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004178:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 800417c:	4618      	mov	r0, r3
 800417e:	f7fc fad9 	bl	8000734 <__aeabi_f2d>
 8004182:	4604      	mov	r4, r0
 8004184:	460d      	mov	r5, r1
 8004186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004188:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800418c:	4618      	mov	r0, r3
 800418e:	f7fc fad1 	bl	8000734 <__aeabi_f2d>
 8004192:	f04f 0200 	mov.w	r2, #0
 8004196:	4b24      	ldr	r3, [pc, #144]	@ (8004228 <Vref_GenControl+0x5e8>)
 8004198:	f7fc f83e 	bl	8000218 <__aeabi_dmul>
 800419c:	4602      	mov	r2, r0
 800419e:	460b      	mov	r3, r1
 80041a0:	4610      	mov	r0, r2
 80041a2:	4619      	mov	r1, r3
 80041a4:	a31c      	add	r3, pc, #112	@ (adr r3, 8004218 <Vref_GenControl+0x5d8>)
 80041a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041aa:	f7fc f835 	bl	8000218 <__aeabi_dmul>
 80041ae:	4602      	mov	r2, r0
 80041b0:	460b      	mov	r3, r1
 80041b2:	4620      	mov	r0, r4
 80041b4:	4629      	mov	r1, r5
 80041b6:	f7fc f95f 	bl	8000478 <__adddf3>
 80041ba:	4602      	mov	r2, r0
 80041bc:	460b      	mov	r3, r1
 80041be:	4610      	mov	r0, r2
 80041c0:	4619      	mov	r1, r3
 80041c2:	a317      	add	r3, pc, #92	@ (adr r3, 8004220 <Vref_GenControl+0x5e0>)
 80041c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041c8:	f7fc f826 	bl	8000218 <__aeabi_dmul>
 80041cc:	4602      	mov	r2, r0
 80041ce:	460b      	mov	r3, r1
 80041d0:	4610      	mov	r0, r2
 80041d2:	4619      	mov	r1, r3
 80041d4:	f04f 0200 	mov.w	r2, #0
 80041d8:	4b14      	ldr	r3, [pc, #80]	@ (800422c <Vref_GenControl+0x5ec>)
 80041da:	f7fc f94d 	bl	8000478 <__adddf3>
 80041de:	4602      	mov	r2, r0
 80041e0:	460b      	mov	r3, r1
 80041e2:	4610      	mov	r0, r2
 80041e4:	4619      	mov	r1, r3
 80041e6:	f7fc fb85 	bl	80008f4 <__aeabi_d2iz>
 80041ea:	ee07 0a90 	vmov	s15, r0
 80041ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80041f2:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8004230 <Vref_GenControl+0x5f0>
 80041f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80041fa:	ee17 0a90 	vmov	r0, s15
 80041fe:	f7fc fa99 	bl	8000734 <__aeabi_f2d>
 8004202:	4602      	mov	r2, r0
 8004204:	460b      	mov	r3, r1
 8004206:	4640      	mov	r0, r8
 8004208:	4649      	mov	r1, r9
 800420a:	f7fc f933 	bl	8000474 <__aeabi_dsub>
 800420e:	4602      	mov	r2, r0
 8004210:	460b      	mov	r3, r1
 8004212:	e08b      	b.n	800432c <Vref_GenControl+0x6ec>
 8004214:	f3af 8000 	nop.w
 8004218:	e0000000 	.word	0xe0000000
 800421c:	3f1a36e2 	.word	0x3f1a36e2
 8004220:	60000000 	.word	0x60000000
 8004224:	3fc45f30 	.word	0x3fc45f30
 8004228:	3ff80000 	.word	0x3ff80000
 800422c:	3fe00000 	.word	0x3fe00000
 8004230:	40c90fdb 	.word	0x40c90fdb
 8004234:	cccccccd 	.word	0xcccccccd
 8004238:	3ff4cccc 	.word	0x3ff4cccc
 800423c:	cccccccd 	.word	0xcccccccd
 8004240:	bff4cccc 	.word	0xbff4cccc
 8004244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004246:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 800424a:	4618      	mov	r0, r3
 800424c:	f7fc fa72 	bl	8000734 <__aeabi_f2d>
 8004250:	4604      	mov	r4, r0
 8004252:	460d      	mov	r5, r1
 8004254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004256:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800425a:	4618      	mov	r0, r3
 800425c:	f7fc fa6a 	bl	8000734 <__aeabi_f2d>
 8004260:	f04f 0200 	mov.w	r2, #0
 8004264:	4bda      	ldr	r3, [pc, #872]	@ (80045d0 <Vref_GenControl+0x990>)
 8004266:	f7fb ffd7 	bl	8000218 <__aeabi_dmul>
 800426a:	4602      	mov	r2, r0
 800426c:	460b      	mov	r3, r1
 800426e:	4610      	mov	r0, r2
 8004270:	4619      	mov	r1, r3
 8004272:	a3c7      	add	r3, pc, #796	@ (adr r3, 8004590 <Vref_GenControl+0x950>)
 8004274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004278:	f7fb ffce 	bl	8000218 <__aeabi_dmul>
 800427c:	4602      	mov	r2, r0
 800427e:	460b      	mov	r3, r1
 8004280:	4620      	mov	r0, r4
 8004282:	4629      	mov	r1, r5
 8004284:	f7fc f8f8 	bl	8000478 <__adddf3>
 8004288:	4602      	mov	r2, r0
 800428a:	460b      	mov	r3, r1
 800428c:	4690      	mov	r8, r2
 800428e:	4699      	mov	r9, r3
 8004290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004292:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 8004296:	4618      	mov	r0, r3
 8004298:	f7fc fa4c 	bl	8000734 <__aeabi_f2d>
 800429c:	4604      	mov	r4, r0
 800429e:	460d      	mov	r5, r1
 80042a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80042a6:	4618      	mov	r0, r3
 80042a8:	f7fc fa44 	bl	8000734 <__aeabi_f2d>
 80042ac:	f04f 0200 	mov.w	r2, #0
 80042b0:	4bc7      	ldr	r3, [pc, #796]	@ (80045d0 <Vref_GenControl+0x990>)
 80042b2:	f7fb ffb1 	bl	8000218 <__aeabi_dmul>
 80042b6:	4602      	mov	r2, r0
 80042b8:	460b      	mov	r3, r1
 80042ba:	4610      	mov	r0, r2
 80042bc:	4619      	mov	r1, r3
 80042be:	a3b4      	add	r3, pc, #720	@ (adr r3, 8004590 <Vref_GenControl+0x950>)
 80042c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042c4:	f7fb ffa8 	bl	8000218 <__aeabi_dmul>
 80042c8:	4602      	mov	r2, r0
 80042ca:	460b      	mov	r3, r1
 80042cc:	4620      	mov	r0, r4
 80042ce:	4629      	mov	r1, r5
 80042d0:	f7fc f8d2 	bl	8000478 <__adddf3>
 80042d4:	4602      	mov	r2, r0
 80042d6:	460b      	mov	r3, r1
 80042d8:	4610      	mov	r0, r2
 80042da:	4619      	mov	r1, r3
 80042dc:	a3ae      	add	r3, pc, #696	@ (adr r3, 8004598 <Vref_GenControl+0x958>)
 80042de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e2:	f7fb ff99 	bl	8000218 <__aeabi_dmul>
 80042e6:	4602      	mov	r2, r0
 80042e8:	460b      	mov	r3, r1
 80042ea:	4610      	mov	r0, r2
 80042ec:	4619      	mov	r1, r3
 80042ee:	f04f 0200 	mov.w	r2, #0
 80042f2:	4bb8      	ldr	r3, [pc, #736]	@ (80045d4 <Vref_GenControl+0x994>)
 80042f4:	f7fc f8be 	bl	8000474 <__aeabi_dsub>
 80042f8:	4602      	mov	r2, r0
 80042fa:	460b      	mov	r3, r1
 80042fc:	4610      	mov	r0, r2
 80042fe:	4619      	mov	r1, r3
 8004300:	f7fc faf8 	bl	80008f4 <__aeabi_d2iz>
 8004304:	ee07 0a90 	vmov	s15, r0
 8004308:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800430c:	ed9f 7ab2 	vldr	s14, [pc, #712]	@ 80045d8 <Vref_GenControl+0x998>
 8004310:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004314:	ee17 0a90 	vmov	r0, s15
 8004318:	f7fc fa0c 	bl	8000734 <__aeabi_f2d>
 800431c:	4602      	mov	r2, r0
 800431e:	460b      	mov	r3, r1
 8004320:	4640      	mov	r0, r8
 8004322:	4649      	mov	r1, r9
 8004324:	f7fc f8a6 	bl	8000474 <__aeabi_dsub>
 8004328:	4602      	mov	r2, r0
 800432a:	460b      	mov	r3, r1
 800432c:	4610      	mov	r0, r2
 800432e:	4619      	mov	r1, r3
 8004330:	f7fc fb08 	bl	8000944 <__aeabi_d2f>
 8004334:	4602      	mov	r2, r0
 8004336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004338:	f8c3 21e4 	str.w	r2, [r3, #484]	@ 0x1e4

    INV->cosThetar = COS(INV->Thetar * INV->Thetar);
 800433c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800433e:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8004342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004344:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8004348:	ee67 7a27 	vmul.f32	s15, s14, s15
 800434c:	ee17 0a90 	vmov	r0, s15
 8004350:	f7fc f9f0 	bl	8000734 <__aeabi_f2d>
 8004354:	4682      	mov	sl, r0
 8004356:	468b      	mov	fp, r1
 8004358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800435a:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 800435e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004360:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8004364:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004368:	ee17 0a90 	vmov	r0, s15
 800436c:	f7fc f9e2 	bl	8000734 <__aeabi_f2d>
 8004370:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8004374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004376:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 800437a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437c:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8004380:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004384:	ee17 0a90 	vmov	r0, s15
 8004388:	f7fc f9d4 	bl	8000734 <__aeabi_f2d>
 800438c:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8004390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004392:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8004396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004398:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 800439c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043a0:	ee17 0a90 	vmov	r0, s15
 80043a4:	f7fc f9c6 	bl	8000734 <__aeabi_f2d>
 80043a8:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80043ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ae:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80043b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b4:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80043b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043bc:	ee17 0a90 	vmov	r0, s15
 80043c0:	f7fc f9b8 	bl	8000734 <__aeabi_f2d>
 80043c4:	4680      	mov	r8, r0
 80043c6:	4689      	mov	r9, r1
 80043c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ca:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80043ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043d0:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80043d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043d8:	ee17 0a90 	vmov	r0, s15
 80043dc:	f7fc f9aa 	bl	8000734 <__aeabi_f2d>
 80043e0:	4604      	mov	r4, r0
 80043e2:	460d      	mov	r5, r1
 80043e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e6:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80043ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ec:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80043f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043f4:	ee17 0a90 	vmov	r0, s15
 80043f8:	f7fc f99c 	bl	8000734 <__aeabi_f2d>
 80043fc:	a368      	add	r3, pc, #416	@ (adr r3, 80045a0 <Vref_GenControl+0x960>)
 80043fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004402:	f7fb ff09 	bl	8000218 <__aeabi_dmul>
 8004406:	4602      	mov	r2, r0
 8004408:	460b      	mov	r3, r1
 800440a:	a167      	add	r1, pc, #412	@ (adr r1, 80045a8 <Vref_GenControl+0x968>)
 800440c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004410:	f7fc f830 	bl	8000474 <__aeabi_dsub>
 8004414:	4602      	mov	r2, r0
 8004416:	460b      	mov	r3, r1
 8004418:	4620      	mov	r0, r4
 800441a:	4629      	mov	r1, r5
 800441c:	f7fb fefc 	bl	8000218 <__aeabi_dmul>
 8004420:	4602      	mov	r2, r0
 8004422:	460b      	mov	r3, r1
 8004424:	a162      	add	r1, pc, #392	@ (adr r1, 80045b0 <Vref_GenControl+0x970>)
 8004426:	e9d1 0100 	ldrd	r0, r1, [r1]
 800442a:	f7fc f823 	bl	8000474 <__aeabi_dsub>
 800442e:	4602      	mov	r2, r0
 8004430:	460b      	mov	r3, r1
 8004432:	4640      	mov	r0, r8
 8004434:	4649      	mov	r1, r9
 8004436:	f7fb feef 	bl	8000218 <__aeabi_dmul>
 800443a:	4602      	mov	r2, r0
 800443c:	460b      	mov	r3, r1
 800443e:	a15e      	add	r1, pc, #376	@ (adr r1, 80045b8 <Vref_GenControl+0x978>)
 8004440:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004444:	f7fc f816 	bl	8000474 <__aeabi_dsub>
 8004448:	4602      	mov	r2, r0
 800444a:	460b      	mov	r3, r1
 800444c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004450:	f7fb fee2 	bl	8000218 <__aeabi_dmul>
 8004454:	4602      	mov	r2, r0
 8004456:	460b      	mov	r3, r1
 8004458:	a159      	add	r1, pc, #356	@ (adr r1, 80045c0 <Vref_GenControl+0x980>)
 800445a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800445e:	f7fc f809 	bl	8000474 <__aeabi_dsub>
 8004462:	4602      	mov	r2, r0
 8004464:	460b      	mov	r3, r1
 8004466:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800446a:	f7fb fed5 	bl	8000218 <__aeabi_dmul>
 800446e:	4602      	mov	r2, r0
 8004470:	460b      	mov	r3, r1
 8004472:	a155      	add	r1, pc, #340	@ (adr r1, 80045c8 <Vref_GenControl+0x988>)
 8004474:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004478:	f7fb fffc 	bl	8000474 <__aeabi_dsub>
 800447c:	4602      	mov	r2, r0
 800447e:	460b      	mov	r3, r1
 8004480:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004484:	f7fb fec8 	bl	8000218 <__aeabi_dmul>
 8004488:	4602      	mov	r2, r0
 800448a:	460b      	mov	r3, r1
 800448c:	f04f 0000 	mov.w	r0, #0
 8004490:	4950      	ldr	r1, [pc, #320]	@ (80045d4 <Vref_GenControl+0x994>)
 8004492:	f7fb ffef 	bl	8000474 <__aeabi_dsub>
 8004496:	4602      	mov	r2, r0
 8004498:	460b      	mov	r3, r1
 800449a:	4650      	mov	r0, sl
 800449c:	4659      	mov	r1, fp
 800449e:	f7fb febb 	bl	8000218 <__aeabi_dmul>
 80044a2:	4602      	mov	r2, r0
 80044a4:	460b      	mov	r3, r1
 80044a6:	f04f 0000 	mov.w	r0, #0
 80044aa:	494c      	ldr	r1, [pc, #304]	@ (80045dc <Vref_GenControl+0x99c>)
 80044ac:	f7fb ffe2 	bl	8000474 <__aeabi_dsub>
 80044b0:	4602      	mov	r2, r0
 80044b2:	460b      	mov	r3, r1
 80044b4:	4610      	mov	r0, r2
 80044b6:	4619      	mov	r1, r3
 80044b8:	f7fc fa44 	bl	8000944 <__aeabi_d2f>
 80044bc:	4602      	mov	r2, r0
 80044be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c0:	f8c3 21f0 	str.w	r2, [r3, #496]	@ 0x1f0
    INV->sinThetar = SIN(INV->Thetar, INV->Thetar * INV->Thetar);
 80044c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c6:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 80044ca:	4618      	mov	r0, r3
 80044cc:	f7fc f932 	bl	8000734 <__aeabi_f2d>
 80044d0:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80044d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d6:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80044da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044dc:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80044e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044e4:	ee17 0a90 	vmov	r0, s15
 80044e8:	f7fc f924 	bl	8000734 <__aeabi_f2d>
 80044ec:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80044f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f2:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80044f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f8:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80044fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004500:	ee17 0a90 	vmov	r0, s15
 8004504:	f7fc f916 	bl	8000734 <__aeabi_f2d>
 8004508:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800450c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800450e:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8004512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004514:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8004518:	ee67 7a27 	vmul.f32	s15, s14, s15
 800451c:	ee17 0a90 	vmov	r0, s15
 8004520:	f7fc f908 	bl	8000734 <__aeabi_f2d>
 8004524:	e9c7 0100 	strd	r0, r1, [r7]
 8004528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800452a:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 800452e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004530:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8004534:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004538:	ee17 0a90 	vmov	r0, s15
 800453c:	f7fc f8fa 	bl	8000734 <__aeabi_f2d>
 8004540:	4682      	mov	sl, r0
 8004542:	468b      	mov	fp, r1
 8004544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004546:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 800454a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800454c:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8004550:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004554:	ee17 0a90 	vmov	r0, s15
 8004558:	f7fc f8ec 	bl	8000734 <__aeabi_f2d>
 800455c:	4680      	mov	r8, r0
 800455e:	4689      	mov	r9, r1
 8004560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004562:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8004566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004568:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 800456c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004570:	ee17 0a90 	vmov	r0, s15
 8004574:	f7fc f8de 	bl	8000734 <__aeabi_f2d>
 8004578:	4604      	mov	r4, r0
 800457a:	460d      	mov	r5, r1
 800457c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800457e:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8004582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004584:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8004588:	e02a      	b.n	80045e0 <Vref_GenControl+0x9a0>
 800458a:	bf00      	nop
 800458c:	f3af 8000 	nop.w
 8004590:	e0000000 	.word	0xe0000000
 8004594:	3f1a36e2 	.word	0x3f1a36e2
 8004598:	60000000 	.word	0x60000000
 800459c:	3fc45f30 	.word	0x3fc45f30
 80045a0:	c1f9f14c 	.word	0xc1f9f14c
 80045a4:	3da93974 	.word	0x3da93974
 80045a8:	01e7b18c 	.word	0x01e7b18c
 80045ac:	3e21eed9 	.word	0x3e21eed9
 80045b0:	c9f6ef19 	.word	0xc9f6ef19
 80045b4:	3e927e4f 	.word	0x3e927e4f
 80045b8:	3403403b 	.word	0x3403403b
 80045bc:	3efa01a0 	.word	0x3efa01a0
 80045c0:	2d82d834 	.word	0x2d82d834
 80045c4:	3f56c16c 	.word	0x3f56c16c
 80045c8:	60000000 	.word	0x60000000
 80045cc:	3fa55555 	.word	0x3fa55555
 80045d0:	3ff80000 	.word	0x3ff80000
 80045d4:	3fe00000 	.word	0x3fe00000
 80045d8:	40c90fdb 	.word	0x40c90fdb
 80045dc:	3ff00000 	.word	0x3ff00000
 80045e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045e4:	ee17 0a90 	vmov	r0, s15
 80045e8:	f7fc f8a4 	bl	8000734 <__aeabi_f2d>
 80045ec:	a3f8      	add	r3, pc, #992	@ (adr r3, 80049d0 <Vref_GenControl+0xd90>)
 80045ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045f2:	f7fb fe11 	bl	8000218 <__aeabi_dmul>
 80045f6:	4602      	mov	r2, r0
 80045f8:	460b      	mov	r3, r1
 80045fa:	a1f7      	add	r1, pc, #988	@ (adr r1, 80049d8 <Vref_GenControl+0xd98>)
 80045fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004600:	f7fb ff38 	bl	8000474 <__aeabi_dsub>
 8004604:	4602      	mov	r2, r0
 8004606:	460b      	mov	r3, r1
 8004608:	4620      	mov	r0, r4
 800460a:	4629      	mov	r1, r5
 800460c:	f7fb fe04 	bl	8000218 <__aeabi_dmul>
 8004610:	4602      	mov	r2, r0
 8004612:	460b      	mov	r3, r1
 8004614:	a1f2      	add	r1, pc, #968	@ (adr r1, 80049e0 <Vref_GenControl+0xda0>)
 8004616:	e9d1 0100 	ldrd	r0, r1, [r1]
 800461a:	f7fb ff2b 	bl	8000474 <__aeabi_dsub>
 800461e:	4602      	mov	r2, r0
 8004620:	460b      	mov	r3, r1
 8004622:	4640      	mov	r0, r8
 8004624:	4649      	mov	r1, r9
 8004626:	f7fb fdf7 	bl	8000218 <__aeabi_dmul>
 800462a:	4602      	mov	r2, r0
 800462c:	460b      	mov	r3, r1
 800462e:	a1ee      	add	r1, pc, #952	@ (adr r1, 80049e8 <Vref_GenControl+0xda8>)
 8004630:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004634:	f7fb ff1e 	bl	8000474 <__aeabi_dsub>
 8004638:	4602      	mov	r2, r0
 800463a:	460b      	mov	r3, r1
 800463c:	4650      	mov	r0, sl
 800463e:	4659      	mov	r1, fp
 8004640:	f7fb fdea 	bl	8000218 <__aeabi_dmul>
 8004644:	4602      	mov	r2, r0
 8004646:	460b      	mov	r3, r1
 8004648:	a1e9      	add	r1, pc, #932	@ (adr r1, 80049f0 <Vref_GenControl+0xdb0>)
 800464a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800464e:	f7fb ff11 	bl	8000474 <__aeabi_dsub>
 8004652:	4602      	mov	r2, r0
 8004654:	460b      	mov	r3, r1
 8004656:	e9d7 0100 	ldrd	r0, r1, [r7]
 800465a:	f7fb fddd 	bl	8000218 <__aeabi_dmul>
 800465e:	4602      	mov	r2, r0
 8004660:	460b      	mov	r3, r1
 8004662:	a1e5      	add	r1, pc, #916	@ (adr r1, 80049f8 <Vref_GenControl+0xdb8>)
 8004664:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004668:	f7fb ff04 	bl	8000474 <__aeabi_dsub>
 800466c:	4602      	mov	r2, r0
 800466e:	460b      	mov	r3, r1
 8004670:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004674:	f7fb fdd0 	bl	8000218 <__aeabi_dmul>
 8004678:	4602      	mov	r2, r0
 800467a:	460b      	mov	r3, r1
 800467c:	a1e2      	add	r1, pc, #904	@ (adr r1, 8004a08 <Vref_GenControl+0xdc8>)
 800467e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004682:	f7fb fef7 	bl	8000474 <__aeabi_dsub>
 8004686:	4602      	mov	r2, r0
 8004688:	460b      	mov	r3, r1
 800468a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800468e:	f7fb fdc3 	bl	8000218 <__aeabi_dmul>
 8004692:	4602      	mov	r2, r0
 8004694:	460b      	mov	r3, r1
 8004696:	f04f 0000 	mov.w	r0, #0
 800469a:	49d9      	ldr	r1, [pc, #868]	@ (8004a00 <Vref_GenControl+0xdc0>)
 800469c:	f7fb feea 	bl	8000474 <__aeabi_dsub>
 80046a0:	4602      	mov	r2, r0
 80046a2:	460b      	mov	r3, r1
 80046a4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80046a8:	f7fb fdb6 	bl	8000218 <__aeabi_dmul>
 80046ac:	4602      	mov	r2, r0
 80046ae:	460b      	mov	r3, r1
 80046b0:	4610      	mov	r0, r2
 80046b2:	4619      	mov	r1, r3
 80046b4:	f7fc f946 	bl	8000944 <__aeabi_d2f>
 80046b8:	4602      	mov	r2, r0
 80046ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046bc:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4

    INV->cosThetar_adv = COS(INV->Thetar_adv * INV->Thetar_adv);
 80046c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c2:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80046c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c8:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80046cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046d0:	ee17 0a90 	vmov	r0, s15
 80046d4:	f7fc f82e 	bl	8000734 <__aeabi_f2d>
 80046d8:	4682      	mov	sl, r0
 80046da:	468b      	mov	fp, r1
 80046dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046de:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80046e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e4:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80046e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046ec:	ee17 0a90 	vmov	r0, s15
 80046f0:	f7fc f820 	bl	8000734 <__aeabi_f2d>
 80046f4:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80046f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046fa:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80046fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004700:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8004704:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004708:	ee17 0a90 	vmov	r0, s15
 800470c:	f7fc f812 	bl	8000734 <__aeabi_f2d>
 8004710:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8004714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004716:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 800471a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471c:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8004720:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004724:	ee17 0a90 	vmov	r0, s15
 8004728:	f7fc f804 	bl	8000734 <__aeabi_f2d>
 800472c:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8004730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004732:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8004736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004738:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 800473c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004740:	ee17 0a90 	vmov	r0, s15
 8004744:	f7fb fff6 	bl	8000734 <__aeabi_f2d>
 8004748:	4680      	mov	r8, r0
 800474a:	4689      	mov	r9, r1
 800474c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800474e:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8004752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004754:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8004758:	ee67 7a27 	vmul.f32	s15, s14, s15
 800475c:	ee17 0a90 	vmov	r0, s15
 8004760:	f7fb ffe8 	bl	8000734 <__aeabi_f2d>
 8004764:	4604      	mov	r4, r0
 8004766:	460d      	mov	r5, r1
 8004768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800476a:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 800476e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004770:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8004774:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004778:	ee17 0a90 	vmov	r0, s15
 800477c:	f7fb ffda 	bl	8000734 <__aeabi_f2d>
 8004780:	a387      	add	r3, pc, #540	@ (adr r3, 80049a0 <Vref_GenControl+0xd60>)
 8004782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004786:	f7fb fd47 	bl	8000218 <__aeabi_dmul>
 800478a:	4602      	mov	r2, r0
 800478c:	460b      	mov	r3, r1
 800478e:	a186      	add	r1, pc, #536	@ (adr r1, 80049a8 <Vref_GenControl+0xd68>)
 8004790:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004794:	f7fb fe6e 	bl	8000474 <__aeabi_dsub>
 8004798:	4602      	mov	r2, r0
 800479a:	460b      	mov	r3, r1
 800479c:	4620      	mov	r0, r4
 800479e:	4629      	mov	r1, r5
 80047a0:	f7fb fd3a 	bl	8000218 <__aeabi_dmul>
 80047a4:	4602      	mov	r2, r0
 80047a6:	460b      	mov	r3, r1
 80047a8:	a181      	add	r1, pc, #516	@ (adr r1, 80049b0 <Vref_GenControl+0xd70>)
 80047aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80047ae:	f7fb fe61 	bl	8000474 <__aeabi_dsub>
 80047b2:	4602      	mov	r2, r0
 80047b4:	460b      	mov	r3, r1
 80047b6:	4640      	mov	r0, r8
 80047b8:	4649      	mov	r1, r9
 80047ba:	f7fb fd2d 	bl	8000218 <__aeabi_dmul>
 80047be:	4602      	mov	r2, r0
 80047c0:	460b      	mov	r3, r1
 80047c2:	a17d      	add	r1, pc, #500	@ (adr r1, 80049b8 <Vref_GenControl+0xd78>)
 80047c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80047c8:	f7fb fe54 	bl	8000474 <__aeabi_dsub>
 80047cc:	4602      	mov	r2, r0
 80047ce:	460b      	mov	r3, r1
 80047d0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80047d4:	f7fb fd20 	bl	8000218 <__aeabi_dmul>
 80047d8:	4602      	mov	r2, r0
 80047da:	460b      	mov	r3, r1
 80047dc:	a178      	add	r1, pc, #480	@ (adr r1, 80049c0 <Vref_GenControl+0xd80>)
 80047de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80047e2:	f7fb fe47 	bl	8000474 <__aeabi_dsub>
 80047e6:	4602      	mov	r2, r0
 80047e8:	460b      	mov	r3, r1
 80047ea:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80047ee:	f7fb fd13 	bl	8000218 <__aeabi_dmul>
 80047f2:	4602      	mov	r2, r0
 80047f4:	460b      	mov	r3, r1
 80047f6:	a174      	add	r1, pc, #464	@ (adr r1, 80049c8 <Vref_GenControl+0xd88>)
 80047f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80047fc:	f7fb fe3a 	bl	8000474 <__aeabi_dsub>
 8004800:	4602      	mov	r2, r0
 8004802:	460b      	mov	r3, r1
 8004804:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004808:	f7fb fd06 	bl	8000218 <__aeabi_dmul>
 800480c:	4602      	mov	r2, r0
 800480e:	460b      	mov	r3, r1
 8004810:	f04f 0000 	mov.w	r0, #0
 8004814:	497b      	ldr	r1, [pc, #492]	@ (8004a04 <Vref_GenControl+0xdc4>)
 8004816:	f7fb fe2d 	bl	8000474 <__aeabi_dsub>
 800481a:	4602      	mov	r2, r0
 800481c:	460b      	mov	r3, r1
 800481e:	4650      	mov	r0, sl
 8004820:	4659      	mov	r1, fp
 8004822:	f7fb fcf9 	bl	8000218 <__aeabi_dmul>
 8004826:	4602      	mov	r2, r0
 8004828:	460b      	mov	r3, r1
 800482a:	f04f 0000 	mov.w	r0, #0
 800482e:	4974      	ldr	r1, [pc, #464]	@ (8004a00 <Vref_GenControl+0xdc0>)
 8004830:	f7fb fe20 	bl	8000474 <__aeabi_dsub>
 8004834:	4602      	mov	r2, r0
 8004836:	460b      	mov	r3, r1
 8004838:	4610      	mov	r0, r2
 800483a:	4619      	mov	r1, r3
 800483c:	f7fc f882 	bl	8000944 <__aeabi_d2f>
 8004840:	4602      	mov	r2, r0
 8004842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004844:	f8c3 21f8 	str.w	r2, [r3, #504]	@ 0x1f8
    INV->sinThetar_adv = SIN(INV->Thetar_adv, INV->Thetar_adv * INV->Thetar_adv);
 8004848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484a:	f8d3 31e4 	ldr.w	r3, [r3, #484]	@ 0x1e4
 800484e:	4618      	mov	r0, r3
 8004850:	f7fb ff70 	bl	8000734 <__aeabi_f2d>
 8004854:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8004858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800485a:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 800485e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004860:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8004864:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004868:	ee17 0a90 	vmov	r0, s15
 800486c:	f7fb ff62 	bl	8000734 <__aeabi_f2d>
 8004870:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8004874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004876:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 800487a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800487c:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8004880:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004884:	ee17 0a90 	vmov	r0, s15
 8004888:	f7fb ff54 	bl	8000734 <__aeabi_f2d>
 800488c:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8004890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004892:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8004896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004898:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 800489c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048a0:	ee17 0a90 	vmov	r0, s15
 80048a4:	f7fb ff46 	bl	8000734 <__aeabi_f2d>
 80048a8:	e9c7 0100 	strd	r0, r1, [r7]
 80048ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ae:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80048b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b4:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80048b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048bc:	ee17 0a90 	vmov	r0, s15
 80048c0:	f7fb ff38 	bl	8000734 <__aeabi_f2d>
 80048c4:	4682      	mov	sl, r0
 80048c6:	468b      	mov	fp, r1
 80048c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ca:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80048ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d0:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80048d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048d8:	ee17 0a90 	vmov	r0, s15
 80048dc:	f7fb ff2a 	bl	8000734 <__aeabi_f2d>
 80048e0:	4680      	mov	r8, r0
 80048e2:	4689      	mov	r9, r1
 80048e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e6:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80048ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ec:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80048f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048f4:	ee17 0a90 	vmov	r0, s15
 80048f8:	f7fb ff1c 	bl	8000734 <__aeabi_f2d>
 80048fc:	4604      	mov	r4, r0
 80048fe:	460d      	mov	r5, r1
 8004900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004902:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8004906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004908:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 800490c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004910:	ee17 0a90 	vmov	r0, s15
 8004914:	f7fb ff0e 	bl	8000734 <__aeabi_f2d>
 8004918:	a32d      	add	r3, pc, #180	@ (adr r3, 80049d0 <Vref_GenControl+0xd90>)
 800491a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800491e:	f7fb fc7b 	bl	8000218 <__aeabi_dmul>
 8004922:	4602      	mov	r2, r0
 8004924:	460b      	mov	r3, r1
 8004926:	a12c      	add	r1, pc, #176	@ (adr r1, 80049d8 <Vref_GenControl+0xd98>)
 8004928:	e9d1 0100 	ldrd	r0, r1, [r1]
 800492c:	f7fb fda2 	bl	8000474 <__aeabi_dsub>
 8004930:	4602      	mov	r2, r0
 8004932:	460b      	mov	r3, r1
 8004934:	4620      	mov	r0, r4
 8004936:	4629      	mov	r1, r5
 8004938:	f7fb fc6e 	bl	8000218 <__aeabi_dmul>
 800493c:	4602      	mov	r2, r0
 800493e:	460b      	mov	r3, r1
 8004940:	a127      	add	r1, pc, #156	@ (adr r1, 80049e0 <Vref_GenControl+0xda0>)
 8004942:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004946:	f7fb fd95 	bl	8000474 <__aeabi_dsub>
 800494a:	4602      	mov	r2, r0
 800494c:	460b      	mov	r3, r1
 800494e:	4640      	mov	r0, r8
 8004950:	4649      	mov	r1, r9
 8004952:	f7fb fc61 	bl	8000218 <__aeabi_dmul>
 8004956:	4602      	mov	r2, r0
 8004958:	460b      	mov	r3, r1
 800495a:	a123      	add	r1, pc, #140	@ (adr r1, 80049e8 <Vref_GenControl+0xda8>)
 800495c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004960:	f7fb fd88 	bl	8000474 <__aeabi_dsub>
 8004964:	4602      	mov	r2, r0
 8004966:	460b      	mov	r3, r1
 8004968:	4650      	mov	r0, sl
 800496a:	4659      	mov	r1, fp
 800496c:	f7fb fc54 	bl	8000218 <__aeabi_dmul>
 8004970:	4602      	mov	r2, r0
 8004972:	460b      	mov	r3, r1
 8004974:	a11e      	add	r1, pc, #120	@ (adr r1, 80049f0 <Vref_GenControl+0xdb0>)
 8004976:	e9d1 0100 	ldrd	r0, r1, [r1]
 800497a:	f7fb fd7b 	bl	8000474 <__aeabi_dsub>
 800497e:	4602      	mov	r2, r0
 8004980:	460b      	mov	r3, r1
 8004982:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004986:	f7fb fc47 	bl	8000218 <__aeabi_dmul>
 800498a:	4602      	mov	r2, r0
 800498c:	460b      	mov	r3, r1
 800498e:	a11a      	add	r1, pc, #104	@ (adr r1, 80049f8 <Vref_GenControl+0xdb8>)
 8004990:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004994:	f7fb fd6e 	bl	8000474 <__aeabi_dsub>
 8004998:	4602      	mov	r2, r0
 800499a:	460b      	mov	r3, r1
 800499c:	e038      	b.n	8004a10 <Vref_GenControl+0xdd0>
 800499e:	bf00      	nop
 80049a0:	c1f9f14c 	.word	0xc1f9f14c
 80049a4:	3da93974 	.word	0x3da93974
 80049a8:	01e7b18c 	.word	0x01e7b18c
 80049ac:	3e21eed9 	.word	0x3e21eed9
 80049b0:	c9f6ef19 	.word	0xc9f6ef19
 80049b4:	3e927e4f 	.word	0x3e927e4f
 80049b8:	3403403b 	.word	0x3403403b
 80049bc:	3efa01a0 	.word	0x3efa01a0
 80049c0:	2d82d834 	.word	0x2d82d834
 80049c4:	3f56c16c 	.word	0x3f56c16c
 80049c8:	60000000 	.word	0x60000000
 80049cc:	3fa55555 	.word	0x3fa55555
 80049d0:	021bac0d 	.word	0x021bac0d
 80049d4:	3d6ae7f4 	.word	0x3d6ae7f4
 80049d8:	29bab323 	.word	0x29bab323
 80049dc:	3de61246 	.word	0x3de61246
 80049e0:	82db8a53 	.word	0x82db8a53
 80049e4:	3e5ae645 	.word	0x3e5ae645
 80049e8:	bc74aadf 	.word	0xbc74aadf
 80049ec:	3ec71de3 	.word	0x3ec71de3
 80049f0:	3403403b 	.word	0x3403403b
 80049f4:	3f2a01a0 	.word	0x3f2a01a0
 80049f8:	1999999a 	.word	0x1999999a
 80049fc:	3f811111 	.word	0x3f811111
 8004a00:	3ff00000 	.word	0x3ff00000
 8004a04:	3fe00000 	.word	0x3fe00000
 8004a08:	60000000 	.word	0x60000000
 8004a0c:	3fc55555 	.word	0x3fc55555
 8004a10:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004a14:	f7fb fc00 	bl	8000218 <__aeabi_dmul>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	460b      	mov	r3, r1
 8004a1c:	a1cf      	add	r1, pc, #828	@ (adr r1, 8004d5c <Vref_GenControl+0x111c>)
 8004a1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004a22:	f7fb fd27 	bl	8000474 <__aeabi_dsub>
 8004a26:	4602      	mov	r2, r0
 8004a28:	460b      	mov	r3, r1
 8004a2a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004a2e:	f7fb fbf3 	bl	8000218 <__aeabi_dmul>
 8004a32:	4602      	mov	r2, r0
 8004a34:	460b      	mov	r3, r1
 8004a36:	f04f 0000 	mov.w	r0, #0
 8004a3a:	49c5      	ldr	r1, [pc, #788]	@ (8004d50 <Vref_GenControl+0x1110>)
 8004a3c:	f7fb fd1a 	bl	8000474 <__aeabi_dsub>
 8004a40:	4602      	mov	r2, r0
 8004a42:	460b      	mov	r3, r1
 8004a44:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004a48:	f7fb fbe6 	bl	8000218 <__aeabi_dmul>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	460b      	mov	r3, r1
 8004a50:	4610      	mov	r0, r2
 8004a52:	4619      	mov	r1, r3
 8004a54:	f7fb ff76 	bl	8000944 <__aeabi_d2f>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a5c:	f8c3 21fc 	str.w	r2, [r3, #508]	@ 0x1fc

    INV->Vdsr_ref = LIMIT(INV->Vdsr_ref_unsat, -INV->Vdc*INV_SQRT3, INV->Vdc*INV_SQRT3);
 8004a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a62:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 8004a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a68:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004a6c:	eddf 6ab9 	vldr	s13, [pc, #740]	@ 8004d54 <Vref_GenControl+0x1114>
 8004a70:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004a74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a7c:	dd07      	ble.n	8004a8e <Vref_GenControl+0xe4e>
 8004a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a80:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004a84:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 8004d54 <Vref_GenControl+0x1114>
 8004a88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a8c:	e01d      	b.n	8004aca <Vref_GenControl+0xe8a>
 8004a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a90:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 8004a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a96:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004a9a:	eef1 7a67 	vneg.f32	s15, s15
 8004a9e:	eddf 6aad 	vldr	s13, [pc, #692]	@ 8004d54 <Vref_GenControl+0x1114>
 8004aa2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004aa6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004aaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004aae:	d509      	bpl.n	8004ac4 <Vref_GenControl+0xe84>
 8004ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab2:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004ab6:	eef1 7a67 	vneg.f32	s15, s15
 8004aba:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 8004d54 <Vref_GenControl+0x1114>
 8004abe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ac2:	e002      	b.n	8004aca <Vref_GenControl+0xe8a>
 8004ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac6:	edd3 7a5e 	vldr	s15, [r3, #376]	@ 0x178
 8004aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004acc:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
    INV->Vqsr_ref = LIMIT(INV->Vqsr_ref_unsat, -INV->Vdc*INV_SQRT3, INV->Vdc*INV_SQRT3);
 8004ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad2:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 8004ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad8:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004adc:	eddf 6a9d 	vldr	s13, [pc, #628]	@ 8004d54 <Vref_GenControl+0x1114>
 8004ae0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004ae4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004aec:	dd07      	ble.n	8004afe <Vref_GenControl+0xebe>
 8004aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af0:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004af4:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8004d54 <Vref_GenControl+0x1114>
 8004af8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004afc:	e01d      	b.n	8004b3a <Vref_GenControl+0xefa>
 8004afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b00:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 8004b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b06:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004b0a:	eef1 7a67 	vneg.f32	s15, s15
 8004b0e:	eddf 6a91 	vldr	s13, [pc, #580]	@ 8004d54 <Vref_GenControl+0x1114>
 8004b12:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004b16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b1e:	d509      	bpl.n	8004b34 <Vref_GenControl+0xef4>
 8004b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b22:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004b26:	eef1 7a67 	vneg.f32	s15, s15
 8004b2a:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8004d54 <Vref_GenControl+0x1114>
 8004b2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b32:	e002      	b.n	8004b3a <Vref_GenControl+0xefa>
 8004b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b36:	edd3 7a5f 	vldr	s15, [r3, #380]	@ 0x17c
 8004b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b3c:	edc3 7a64 	vstr	s15, [r3, #400]	@ 0x190
//    arm_sqrt_f32(INV->Vdsr_ref*INV->Vdsr_ref + INV->Vqsr_ref*INV->Vqsr_ref,  &INV->Vmag_ref );
    INV->Vdsr_ref_aw = INV->Vdsr_ref_unsat - INV->Vdsr_ref;
 8004b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b42:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 8004b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b48:	edd3 7a63 	vldr	s15, [r3, #396]	@ 0x18c
 8004b4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b52:	edc3 7a68 	vstr	s15, [r3, #416]	@ 0x1a0
    INV->Vqsr_ref_aw = INV->Vqsr_ref_unsat - INV->Vqsr_ref;
 8004b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b58:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 8004b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b5e:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 8004b62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b68:	edc3 7a69 	vstr	s15, [r3, #420]	@ 0x1a4
    INV->Vdss_ref = INV->Vdsr_ref*INV->cosThetar_adv - INV->Vqsr_ref*INV->sinThetar_adv;
 8004b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b6e:	ed93 7a63 	vldr	s14, [r3, #396]	@ 0x18c
 8004b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b74:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 8004b78:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b7e:	edd3 6a64 	vldr	s13, [r3, #400]	@ 0x190
 8004b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b84:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 8004b88:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004b8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b92:	edc3 7a6a 	vstr	s15, [r3, #424]	@ 0x1a8
    INV->Vqss_ref = INV->Vdsr_ref*INV->sinThetar_adv + INV->Vqsr_ref*INV->cosThetar_adv;
 8004b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b98:	ed93 7a63 	vldr	s14, [r3, #396]	@ 0x18c
 8004b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b9e:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 8004ba2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba8:	edd3 6a64 	vldr	s13, [r3, #400]	@ 0x190
 8004bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bae:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 8004bb2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004bb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bbc:	edc3 7a6b 	vstr	s15, [r3, #428]	@ 0x1ac

    INV->Vas_ref = INV->Vdss_ref;
 8004bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc2:	f8d3 21a8 	ldr.w	r2, [r3, #424]	@ 0x1a8
 8004bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc8:	f8c3 21b0 	str.w	r2, [r3, #432]	@ 0x1b0
    INV->Vbs_ref = -0.5f*INV->Vdss_ref + SQRT3HALF*INV->Vqss_ref;
 8004bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bce:	edd3 7a6a 	vldr	s15, [r3, #424]	@ 0x1a8
 8004bd2:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8004bd6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bdc:	edd3 7a6b 	vldr	s15, [r3, #428]	@ 0x1ac
 8004be0:	eddf 6a5d 	vldr	s13, [pc, #372]	@ 8004d58 <Vref_GenControl+0x1118>
 8004be4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004be8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bee:	edc3 7a6d 	vstr	s15, [r3, #436]	@ 0x1b4
    INV->Vcs_ref = -0.5f*INV->Vdss_ref - SQRT3HALF*INV->Vqss_ref;
 8004bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf4:	edd3 7a6a 	vldr	s15, [r3, #424]	@ 0x1a8
 8004bf8:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8004bfc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c02:	edd3 7a6b 	vldr	s15, [r3, #428]	@ 0x1ac
 8004c06:	eddf 6a54 	vldr	s13, [pc, #336]	@ 8004d58 <Vref_GenControl+0x1118>
 8004c0a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004c0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c14:	edc3 7a6e 	vstr	s15, [r3, #440]	@ 0x1b8

    INV->Vmax = INV->Vas_ref;
 8004c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c1a:	f8d3 21b0 	ldr.w	r2, [r3, #432]	@ 0x1b0
 8004c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c20:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
    if (INV->Vmax < INV->Vbs_ref) INV->Vmax = INV->Vbs_ref;
 8004c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c26:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 8004c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c2c:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 8004c30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c38:	d505      	bpl.n	8004c46 <Vref_GenControl+0x1006>
 8004c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c3c:	f8d3 21b4 	ldr.w	r2, [r3, #436]	@ 0x1b4
 8004c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c42:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
    if (INV->Vmax < INV->Vcs_ref) INV->Vmax = INV->Vcs_ref;
 8004c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c48:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 8004c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c4e:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 8004c52:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c5a:	d505      	bpl.n	8004c68 <Vref_GenControl+0x1028>
 8004c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c5e:	f8d3 21b8 	ldr.w	r2, [r3, #440]	@ 0x1b8
 8004c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c64:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc

    INV->Vmin = INV->Vas_ref;
 8004c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c6a:	f8d3 21b0 	ldr.w	r2, [r3, #432]	@ 0x1b0
 8004c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c70:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
    if (INV->Vmin > INV->Vbs_ref) INV->Vmin = INV->Vbs_ref;
 8004c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c76:	ed93 7a70 	vldr	s14, [r3, #448]	@ 0x1c0
 8004c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c7c:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 8004c80:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c88:	dd05      	ble.n	8004c96 <Vref_GenControl+0x1056>
 8004c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c8c:	f8d3 21b4 	ldr.w	r2, [r3, #436]	@ 0x1b4
 8004c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c92:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
    if (INV->Vmin > INV->Vcs_ref) INV->Vmin = INV->Vcs_ref;
 8004c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c98:	ed93 7a70 	vldr	s14, [r3, #448]	@ 0x1c0
 8004c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c9e:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 8004ca2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004ca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004caa:	dd05      	ble.n	8004cb8 <Vref_GenControl+0x1078>
 8004cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cae:	f8d3 21b8 	ldr.w	r2, [r3, #440]	@ 0x1b8
 8004cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb4:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0

    INV->Voffset = -0.5f * (INV->Vmax + INV->Vmin);
 8004cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cba:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 8004cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc0:	edd3 7a70 	vldr	s15, [r3, #448]	@ 0x1c0
 8004cc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004cc8:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8004ccc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cd2:	edc3 7a71 	vstr	s15, [r3, #452]	@ 0x1c4

    INV->Van_ref = INV->Vas_ref + INV->Voffset;
 8004cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cd8:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 8004cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cde:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8004ce2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ce8:	edc3 7a72 	vstr	s15, [r3, #456]	@ 0x1c8
    INV->Vbn_ref = INV->Vbs_ref + INV->Voffset;
 8004cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cee:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 8004cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cf4:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8004cf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cfe:	edc3 7a73 	vstr	s15, [r3, #460]	@ 0x1cc
    INV->Vcn_ref = INV->Vcs_ref + INV->Voffset;
 8004d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d04:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 8004d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0a:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8004d0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d14:	edc3 7a74 	vstr	s15, [r3, #464]	@ 0x1d0

    INV->Van_ref = LIMIT(INV->Vas_ref + INV->Voffset, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 8004d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d1a:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 8004d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d20:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8004d24:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d2a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004d2e:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8004d32:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004d36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004d3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d3e:	dd11      	ble.n	8004d64 <Vref_GenControl+0x1124>
 8004d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d42:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004d46:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004d4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d4e:	e02d      	b.n	8004dac <Vref_GenControl+0x116c>
 8004d50:	3ff00000 	.word	0x3ff00000
 8004d54:	3f13cd3a 	.word	0x3f13cd3a
 8004d58:	3f5db3d7 	.word	0x3f5db3d7
 8004d5c:	60000000 	.word	0x60000000
 8004d60:	3fc55555 	.word	0x3fc55555
 8004d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d66:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 8004d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d6c:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8004d70:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d76:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004d7a:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 8004d7e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004d82:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004d86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d8a:	d507      	bpl.n	8004d9c <Vref_GenControl+0x115c>
 8004d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d8e:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004d92:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8004d96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d9a:	e007      	b.n	8004dac <Vref_GenControl+0x116c>
 8004d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d9e:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 8004da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da4:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8004da8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dae:	edc3 7a72 	vstr	s15, [r3, #456]	@ 0x1c8
    INV->Vbn_ref = LIMIT(INV->Vbs_ref + INV->Voffset, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 8004db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db4:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 8004db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dba:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8004dbe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dc4:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004dc8:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8004dcc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004dd0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004dd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dd8:	dd07      	ble.n	8004dea <Vref_GenControl+0x11aa>
 8004dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ddc:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004de0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004de4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004de8:	e023      	b.n	8004e32 <Vref_GenControl+0x11f2>
 8004dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dec:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 8004df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df2:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8004df6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dfc:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004e00:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 8004e04:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004e08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e10:	d507      	bpl.n	8004e22 <Vref_GenControl+0x11e2>
 8004e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e14:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004e18:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8004e1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004e20:	e007      	b.n	8004e32 <Vref_GenControl+0x11f2>
 8004e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e24:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 8004e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e2a:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8004e2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e34:	edc3 7a73 	vstr	s15, [r3, #460]	@ 0x1cc
    INV->Vcn_ref = LIMIT(INV->Vcs_ref + INV->Voffset, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 8004e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e3a:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 8004e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e40:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8004e44:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e4a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004e4e:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8004e52:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004e56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e5e:	dd07      	ble.n	8004e70 <Vref_GenControl+0x1230>
 8004e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e62:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004e66:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004e6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004e6e:	e023      	b.n	8004eb8 <Vref_GenControl+0x1278>
 8004e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e72:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 8004e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e78:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8004e7c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e82:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004e86:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 8004e8a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004e8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e96:	d507      	bpl.n	8004ea8 <Vref_GenControl+0x1268>
 8004e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e9a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8004e9e:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8004ea2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ea6:	e007      	b.n	8004eb8 <Vref_GenControl+0x1278>
 8004ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eaa:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 8004eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb0:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8004eb4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eba:	edc3 7a74 	vstr	s15, [r3, #464]	@ 0x1d0

    Van = INV->Van_ref;
 8004ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ec0:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 8004ec4:	4a52      	ldr	r2, [pc, #328]	@ (8005010 <Vref_GenControl+0x13d0>)
 8004ec6:	6013      	str	r3, [r2, #0]
    Vbn = INV->Vbn_ref;
 8004ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eca:	f8d3 31cc 	ldr.w	r3, [r3, #460]	@ 0x1cc
 8004ece:	4a51      	ldr	r2, [pc, #324]	@ (8005014 <Vref_GenControl+0x13d4>)
 8004ed0:	6013      	str	r3, [r2, #0]
    Vcn = INV->Vcn_ref;
 8004ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ed4:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 8004ed8:	4a4f      	ldr	r2, [pc, #316]	@ (8005018 <Vref_GenControl+0x13d8>)
 8004eda:	6013      	str	r3, [r2, #0]

    INV->Duty_A = (INV->Van_ref*INV->INV_Vdc + 0.5f);
 8004edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ede:	ed93 7a72 	vldr	s14, [r3, #456]	@ 0x1c8
 8004ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ee4:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8004ee8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004eec:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004ef0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef6:	edc3 7a75 	vstr	s15, [r3, #468]	@ 0x1d4
    INV->Duty_B = (INV->Vbn_ref*INV->INV_Vdc + 0.5f);
 8004efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004efc:	ed93 7a73 	vldr	s14, [r3, #460]	@ 0x1cc
 8004f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f02:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8004f06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f0a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004f0e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f14:	edc3 7a76 	vstr	s15, [r3, #472]	@ 0x1d8
    INV->Duty_C = (INV->Vcn_ref*INV->INV_Vdc + 0.5f);
 8004f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f1a:	ed93 7a74 	vldr	s14, [r3, #464]	@ 0x1d0
 8004f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f20:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8004f24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f28:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004f2c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f32:	edc3 7a77 	vstr	s15, [r3, #476]	@ 0x1dc

    INV->Duty_A = LIMIT(INV->Duty_A, 0.f, 1.f);
 8004f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f38:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 8004f3c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004f40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f48:	dd02      	ble.n	8004f50 <Vref_GenControl+0x1310>
 8004f4a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004f4e:	e00d      	b.n	8004f6c <Vref_GenControl+0x132c>
 8004f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f52:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 8004f56:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f5e:	d502      	bpl.n	8004f66 <Vref_GenControl+0x1326>
 8004f60:	f04f 0300 	mov.w	r3, #0
 8004f64:	e002      	b.n	8004f6c <Vref_GenControl+0x132c>
 8004f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f68:	f8d3 31d4 	ldr.w	r3, [r3, #468]	@ 0x1d4
 8004f6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f6e:	f8c2 31d4 	str.w	r3, [r2, #468]	@ 0x1d4
    INV->Duty_B = LIMIT(INV->Duty_B, 0.f, 1.f);
 8004f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f74:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 8004f78:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004f7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f84:	dd02      	ble.n	8004f8c <Vref_GenControl+0x134c>
 8004f86:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004f8a:	e00d      	b.n	8004fa8 <Vref_GenControl+0x1368>
 8004f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f8e:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 8004f92:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004f96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f9a:	d502      	bpl.n	8004fa2 <Vref_GenControl+0x1362>
 8004f9c:	f04f 0300 	mov.w	r3, #0
 8004fa0:	e002      	b.n	8004fa8 <Vref_GenControl+0x1368>
 8004fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa4:	f8d3 31d8 	ldr.w	r3, [r3, #472]	@ 0x1d8
 8004fa8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004faa:	f8c2 31d8 	str.w	r3, [r2, #472]	@ 0x1d8
    INV->Duty_C = LIMIT(INV->Duty_C, 0.f, 1.f);
 8004fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb0:	edd3 7a77 	vldr	s15, [r3, #476]	@ 0x1dc
 8004fb4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004fb8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004fbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fc0:	dd02      	ble.n	8004fc8 <Vref_GenControl+0x1388>
 8004fc2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004fc6:	e00d      	b.n	8004fe4 <Vref_GenControl+0x13a4>
 8004fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fca:	edd3 7a77 	vldr	s15, [r3, #476]	@ 0x1dc
 8004fce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004fd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fd6:	d502      	bpl.n	8004fde <Vref_GenControl+0x139e>
 8004fd8:	f04f 0300 	mov.w	r3, #0
 8004fdc:	e002      	b.n	8004fe4 <Vref_GenControl+0x13a4>
 8004fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe0:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 8004fe4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fe6:	f8c2 31dc 	str.w	r3, [r2, #476]	@ 0x1dc

	PwmSwOn();
 8004fea:	f001 ff87 	bl	8006efc <PwmSwOn>
	PwmDutyUpt();
 8004fee:	f001 ffbd 	bl	8006f6c <PwmDutyUpt>

	if (!FLAG.FAULT) PWM_BUF_ON;
 8004ff2:	4b0a      	ldr	r3, [pc, #40]	@ (800501c <Vref_GenControl+0x13dc>)
 8004ff4:	885b      	ldrh	r3, [r3, #2]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d104      	bne.n	8005004 <Vref_GenControl+0x13c4>
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	2120      	movs	r1, #32
 8004ffe:	4808      	ldr	r0, [pc, #32]	@ (8005020 <Vref_GenControl+0x13e0>)
 8005000:	f005 fc8c 	bl	800a91c <HAL_GPIO_WritePin>

}
 8005004:	bf00      	nop
 8005006:	3728      	adds	r7, #40	@ 0x28
 8005008:	46bd      	mov	sp, r7
 800500a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800500e:	bf00      	nop
 8005010:	20003624 	.word	0x20003624
 8005014:	20003628 	.word	0x20003628
 8005018:	2000362c 	.word	0x2000362c
 800501c:	20000020 	.word	0x20000020
 8005020:	48000400 	.word	0x48000400
 8005024:	00000000 	.word	0x00000000

08005028 <VoltageOpenLoopControl>:
void VoltageOpenLoopControl(struct INVERTER *INV) {
 8005028:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800502c:	b08a      	sub	sp, #40	@ 0x28
 800502e:	af00      	add	r7, sp, #0
 8005030:	6278      	str	r0, [r7, #36]	@ 0x24

    INV->Vdsr_ref_unsat = INV->Vdsr_ref_OLC;
 8005032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005034:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8005038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800503a:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178
    INV->Vqsr_ref_unsat = INV->Vqsr_ref_OLC;
 800503e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005040:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8005044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005046:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c

    INV->Thetar_OLC = BOUND_PI(INV->Thetar_OLC + INV->Wrpm_ref_OLC*RPM2RM*INV->PP*Tsamp);
 800504a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800504c:	ed93 7a87 	vldr	s14, [r3, #540]	@ 0x21c
 8005050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005052:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 8005056:	eddf 6a83 	vldr	s13, [pc, #524]	@ 8005264 <VoltageOpenLoopControl+0x23c>
 800505a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800505e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005060:	edd3 7a06 	vldr	s15, [r3, #24]
 8005064:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005068:	eddf 6a72 	vldr	s13, [pc, #456]	@ 8005234 <VoltageOpenLoopControl+0x20c>
 800506c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005070:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005074:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800507c:	dd3c      	ble.n	80050f8 <VoltageOpenLoopControl+0xd0>
 800507e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005080:	ed93 7a87 	vldr	s14, [r3, #540]	@ 0x21c
 8005084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005086:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 800508a:	eddf 6a76 	vldr	s13, [pc, #472]	@ 8005264 <VoltageOpenLoopControl+0x23c>
 800508e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8005092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005094:	edd3 7a06 	vldr	s15, [r3, #24]
 8005098:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800509c:	eddf 6a65 	vldr	s13, [pc, #404]	@ 8005234 <VoltageOpenLoopControl+0x20c>
 80050a0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80050a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80050a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050aa:	edd3 6a87 	vldr	s13, [r3, #540]	@ 0x21c
 80050ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b0:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 80050b4:	ed9f 6a6b 	vldr	s12, [pc, #428]	@ 8005264 <VoltageOpenLoopControl+0x23c>
 80050b8:	ee27 6a86 	vmul.f32	s12, s15, s12
 80050bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050be:	edd3 7a06 	vldr	s15, [r3, #24]
 80050c2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80050c6:	ed9f 6a5b 	vldr	s12, [pc, #364]	@ 8005234 <VoltageOpenLoopControl+0x20c>
 80050ca:	ee67 7a86 	vmul.f32	s15, s15, s12
 80050ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050d2:	eddf 6a59 	vldr	s13, [pc, #356]	@ 8005238 <VoltageOpenLoopControl+0x210>
 80050d6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80050da:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80050de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80050e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80050ea:	eddf 6a54 	vldr	s13, [pc, #336]	@ 800523c <VoltageOpenLoopControl+0x214>
 80050ee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80050f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80050f6:	e03b      	b.n	8005170 <VoltageOpenLoopControl+0x148>
 80050f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050fa:	ed93 7a87 	vldr	s14, [r3, #540]	@ 0x21c
 80050fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005100:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 8005104:	eddf 6a57 	vldr	s13, [pc, #348]	@ 8005264 <VoltageOpenLoopControl+0x23c>
 8005108:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800510c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800510e:	edd3 7a06 	vldr	s15, [r3, #24]
 8005112:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005116:	eddf 6a47 	vldr	s13, [pc, #284]	@ 8005234 <VoltageOpenLoopControl+0x20c>
 800511a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800511e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005124:	edd3 6a87 	vldr	s13, [r3, #540]	@ 0x21c
 8005128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800512a:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 800512e:	ed9f 6a4d 	vldr	s12, [pc, #308]	@ 8005264 <VoltageOpenLoopControl+0x23c>
 8005132:	ee27 6a86 	vmul.f32	s12, s15, s12
 8005136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005138:	edd3 7a06 	vldr	s15, [r3, #24]
 800513c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8005140:	ed9f 6a3c 	vldr	s12, [pc, #240]	@ 8005234 <VoltageOpenLoopControl+0x20c>
 8005144:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005148:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800514c:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 8005238 <VoltageOpenLoopControl+0x210>
 8005150:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005154:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8005158:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800515c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005160:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005164:	eddf 6a35 	vldr	s13, [pc, #212]	@ 800523c <VoltageOpenLoopControl+0x214>
 8005168:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800516c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005172:	edc3 7a87 	vstr	s15, [r3, #540]	@ 0x21c

    INV->Thetar = INV->Thetar_OLC;
 8005176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005178:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800517c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800517e:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0

    INV->Idss = (2.f * INV->Ia - INV->Ib - INV->Ic) * INV_3;
 8005182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005184:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8005188:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800518c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800518e:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 8005192:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005198:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800519c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80051a0:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8005240 <VoltageOpenLoopControl+0x218>
 80051a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80051a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051aa:	edc3 7a54 	vstr	s15, [r3, #336]	@ 0x150
    INV->Iqss = (INV->Ib - INV->Ic) * INV_SQRT3;
 80051ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b0:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 80051b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b6:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 80051ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80051be:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8005244 <VoltageOpenLoopControl+0x21c>
 80051c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80051c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c8:	edc3 7a55 	vstr	s15, [r3, #340]	@ 0x154

    Vdss_ref_set = (2.f * Van - Vbn - Vcn) * INV_3;
 80051cc:	4b1e      	ldr	r3, [pc, #120]	@ (8005248 <VoltageOpenLoopControl+0x220>)
 80051ce:	edd3 7a00 	vldr	s15, [r3]
 80051d2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80051d6:	4b1d      	ldr	r3, [pc, #116]	@ (800524c <VoltageOpenLoopControl+0x224>)
 80051d8:	edd3 7a00 	vldr	s15, [r3]
 80051dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80051e0:	4b1b      	ldr	r3, [pc, #108]	@ (8005250 <VoltageOpenLoopControl+0x228>)
 80051e2:	edd3 7a00 	vldr	s15, [r3]
 80051e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80051ea:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8005240 <VoltageOpenLoopControl+0x218>
 80051ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80051f2:	4b18      	ldr	r3, [pc, #96]	@ (8005254 <VoltageOpenLoopControl+0x22c>)
 80051f4:	edc3 7a00 	vstr	s15, [r3]
    Vqss_ref_set = INV_SQRT3 * (Vbn - Vcn);
 80051f8:	4b14      	ldr	r3, [pc, #80]	@ (800524c <VoltageOpenLoopControl+0x224>)
 80051fa:	ed93 7a00 	vldr	s14, [r3]
 80051fe:	4b14      	ldr	r3, [pc, #80]	@ (8005250 <VoltageOpenLoopControl+0x228>)
 8005200:	edd3 7a00 	vldr	s15, [r3]
 8005204:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005208:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8005244 <VoltageOpenLoopControl+0x21c>
 800520c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005210:	4b11      	ldr	r3, [pc, #68]	@ (8005258 <VoltageOpenLoopControl+0x230>)
 8005212:	edc3 7a00 	vstr	s15, [r3]
//    	EXT_1.Wr_EXT_f = EXT_1.a_LPF * EXT_1.Wr_EXT + (1.f-EXT_1.a_LPF) * EXT_1.Wr_EXT_f;
//    	EXT_1.Wrm_EXT_f = EXT_1.Wr_EXT_f * INV->INV_PP;
//    	EXT_1.Wrpm_EXT_f = EXT_1.Wrm_EXT_f * RM2RPM;
//    }

    if (Theta_mode){
 8005216:	4b11      	ldr	r3, [pc, #68]	@ (800525c <VoltageOpenLoopControl+0x234>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d024      	beq.n	8005268 <VoltageOpenLoopControl+0x240>
    	INV->Thetar = EXT_1.Thetar_EXT_old;
 800521e:	4b10      	ldr	r3, [pc, #64]	@ (8005260 <VoltageOpenLoopControl+0x238>)
 8005220:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005224:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
    	INV->Wr = EXT_1.Wr_EXT_f;
 8005228:	4b0d      	ldr	r3, [pc, #52]	@ (8005260 <VoltageOpenLoopControl+0x238>)
 800522a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800522c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800522e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8005232:	e02e      	b.n	8005292 <VoltageOpenLoopControl+0x26a>
 8005234:	38d1b717 	.word	0x38d1b717
 8005238:	3e22f983 	.word	0x3e22f983
 800523c:	40c90fdb 	.word	0x40c90fdb
 8005240:	3eaaaaab 	.word	0x3eaaaaab
 8005244:	3f13cd3a 	.word	0x3f13cd3a
 8005248:	20003624 	.word	0x20003624
 800524c:	20003628 	.word	0x20003628
 8005250:	2000362c 	.word	0x2000362c
 8005254:	20003630 	.word	0x20003630
 8005258:	20003634 	.word	0x20003634
 800525c:	20003620 	.word	0x20003620
 8005260:	200034c8 	.word	0x200034c8
 8005264:	3dd67750 	.word	0x3dd67750
    }

    else {
    	INV->Thetar = INV->Thetar_OLC;
 8005268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800526a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800526e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005270:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
    	INV->Wr = INV->Wrpm_ref_OLC *RPM2RM * INV->PP;
 8005274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005276:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 800527a:	ed1f 7a06 	vldr	s14, [pc, #-24]	@ 8005264 <VoltageOpenLoopControl+0x23c>
 800527e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005284:	edd3 7a06 	vldr	s15, [r3, #24]
 8005288:	ee67 7a27 	vmul.f32	s15, s14, s15
 800528c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800528e:	edc3 7a29 	vstr	s15, [r3, #164]	@ 0xa4
//    INV->Thetar = INV->Thetar_OLC;

#if ANGLE_COMPENSATION == ON
    INV->Thetar_adv = BOUND_PI(INV->Thetar + 1.5*INV->Wr*Tsamp);
#else
    INV->Thetar_adv = INV->Thetar;
 8005292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005294:	f8d3 21e0 	ldr.w	r2, [r3, #480]	@ 0x1e0
 8005298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529a:	f8c3 21e4 	str.w	r2, [r3, #484]	@ 0x1e4
#endif

    INV->Thetar_adv = BOUND_PI(INV->Thetar + 1.5*INV->Wr*Tsamp);
 800529e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a0:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 80052a4:	4618      	mov	r0, r3
 80052a6:	f7fb fa45 	bl	8000734 <__aeabi_f2d>
 80052aa:	4604      	mov	r4, r0
 80052ac:	460d      	mov	r5, r1
 80052ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80052b4:	4618      	mov	r0, r3
 80052b6:	f7fb fa3d 	bl	8000734 <__aeabi_f2d>
 80052ba:	f04f 0200 	mov.w	r2, #0
 80052be:	4b4e      	ldr	r3, [pc, #312]	@ (80053f8 <VoltageOpenLoopControl+0x3d0>)
 80052c0:	f7fa ffaa 	bl	8000218 <__aeabi_dmul>
 80052c4:	4602      	mov	r2, r0
 80052c6:	460b      	mov	r3, r1
 80052c8:	4610      	mov	r0, r2
 80052ca:	4619      	mov	r1, r3
 80052cc:	a346      	add	r3, pc, #280	@ (adr r3, 80053e8 <VoltageOpenLoopControl+0x3c0>)
 80052ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d2:	f7fa ffa1 	bl	8000218 <__aeabi_dmul>
 80052d6:	4602      	mov	r2, r0
 80052d8:	460b      	mov	r3, r1
 80052da:	4620      	mov	r0, r4
 80052dc:	4629      	mov	r1, r5
 80052de:	f7fb f8cb 	bl	8000478 <__adddf3>
 80052e2:	4602      	mov	r2, r0
 80052e4:	460b      	mov	r3, r1
 80052e6:	4610      	mov	r0, r2
 80052e8:	4619      	mov	r1, r3
 80052ea:	f04f 0200 	mov.w	r2, #0
 80052ee:	f04f 0300 	mov.w	r3, #0
 80052f2:	f7fb faf5 	bl	80008e0 <__aeabi_dcmpgt>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	f000 8083 	beq.w	8005404 <VoltageOpenLoopControl+0x3dc>
 80052fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005300:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 8005304:	4618      	mov	r0, r3
 8005306:	f7fb fa15 	bl	8000734 <__aeabi_f2d>
 800530a:	4604      	mov	r4, r0
 800530c:	460d      	mov	r5, r1
 800530e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005310:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005314:	4618      	mov	r0, r3
 8005316:	f7fb fa0d 	bl	8000734 <__aeabi_f2d>
 800531a:	f04f 0200 	mov.w	r2, #0
 800531e:	4b36      	ldr	r3, [pc, #216]	@ (80053f8 <VoltageOpenLoopControl+0x3d0>)
 8005320:	f7fa ff7a 	bl	8000218 <__aeabi_dmul>
 8005324:	4602      	mov	r2, r0
 8005326:	460b      	mov	r3, r1
 8005328:	4610      	mov	r0, r2
 800532a:	4619      	mov	r1, r3
 800532c:	a32e      	add	r3, pc, #184	@ (adr r3, 80053e8 <VoltageOpenLoopControl+0x3c0>)
 800532e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005332:	f7fa ff71 	bl	8000218 <__aeabi_dmul>
 8005336:	4602      	mov	r2, r0
 8005338:	460b      	mov	r3, r1
 800533a:	4620      	mov	r0, r4
 800533c:	4629      	mov	r1, r5
 800533e:	f7fb f89b 	bl	8000478 <__adddf3>
 8005342:	4602      	mov	r2, r0
 8005344:	460b      	mov	r3, r1
 8005346:	4690      	mov	r8, r2
 8005348:	4699      	mov	r9, r3
 800534a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800534c:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 8005350:	4618      	mov	r0, r3
 8005352:	f7fb f9ef 	bl	8000734 <__aeabi_f2d>
 8005356:	4604      	mov	r4, r0
 8005358:	460d      	mov	r5, r1
 800535a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800535c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005360:	4618      	mov	r0, r3
 8005362:	f7fb f9e7 	bl	8000734 <__aeabi_f2d>
 8005366:	f04f 0200 	mov.w	r2, #0
 800536a:	4b23      	ldr	r3, [pc, #140]	@ (80053f8 <VoltageOpenLoopControl+0x3d0>)
 800536c:	f7fa ff54 	bl	8000218 <__aeabi_dmul>
 8005370:	4602      	mov	r2, r0
 8005372:	460b      	mov	r3, r1
 8005374:	4610      	mov	r0, r2
 8005376:	4619      	mov	r1, r3
 8005378:	a31b      	add	r3, pc, #108	@ (adr r3, 80053e8 <VoltageOpenLoopControl+0x3c0>)
 800537a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800537e:	f7fa ff4b 	bl	8000218 <__aeabi_dmul>
 8005382:	4602      	mov	r2, r0
 8005384:	460b      	mov	r3, r1
 8005386:	4620      	mov	r0, r4
 8005388:	4629      	mov	r1, r5
 800538a:	f7fb f875 	bl	8000478 <__adddf3>
 800538e:	4602      	mov	r2, r0
 8005390:	460b      	mov	r3, r1
 8005392:	4610      	mov	r0, r2
 8005394:	4619      	mov	r1, r3
 8005396:	a316      	add	r3, pc, #88	@ (adr r3, 80053f0 <VoltageOpenLoopControl+0x3c8>)
 8005398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800539c:	f7fa ff3c 	bl	8000218 <__aeabi_dmul>
 80053a0:	4602      	mov	r2, r0
 80053a2:	460b      	mov	r3, r1
 80053a4:	4610      	mov	r0, r2
 80053a6:	4619      	mov	r1, r3
 80053a8:	f04f 0200 	mov.w	r2, #0
 80053ac:	4b13      	ldr	r3, [pc, #76]	@ (80053fc <VoltageOpenLoopControl+0x3d4>)
 80053ae:	f7fb f863 	bl	8000478 <__adddf3>
 80053b2:	4602      	mov	r2, r0
 80053b4:	460b      	mov	r3, r1
 80053b6:	4610      	mov	r0, r2
 80053b8:	4619      	mov	r1, r3
 80053ba:	f7fb fa9b 	bl	80008f4 <__aeabi_d2iz>
 80053be:	ee07 0a90 	vmov	s15, r0
 80053c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80053c6:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8005400 <VoltageOpenLoopControl+0x3d8>
 80053ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80053ce:	ee17 0a90 	vmov	r0, s15
 80053d2:	f7fb f9af 	bl	8000734 <__aeabi_f2d>
 80053d6:	4602      	mov	r2, r0
 80053d8:	460b      	mov	r3, r1
 80053da:	4640      	mov	r0, r8
 80053dc:	4649      	mov	r1, r9
 80053de:	f7fb f849 	bl	8000474 <__aeabi_dsub>
 80053e2:	4602      	mov	r2, r0
 80053e4:	460b      	mov	r3, r1
 80053e6:	e081      	b.n	80054ec <VoltageOpenLoopControl+0x4c4>
 80053e8:	e0000000 	.word	0xe0000000
 80053ec:	3f1a36e2 	.word	0x3f1a36e2
 80053f0:	60000000 	.word	0x60000000
 80053f4:	3fc45f30 	.word	0x3fc45f30
 80053f8:	3ff80000 	.word	0x3ff80000
 80053fc:	3fe00000 	.word	0x3fe00000
 8005400:	40c90fdb 	.word	0x40c90fdb
 8005404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005406:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 800540a:	4618      	mov	r0, r3
 800540c:	f7fb f992 	bl	8000734 <__aeabi_f2d>
 8005410:	4604      	mov	r4, r0
 8005412:	460d      	mov	r5, r1
 8005414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005416:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800541a:	4618      	mov	r0, r3
 800541c:	f7fb f98a 	bl	8000734 <__aeabi_f2d>
 8005420:	f04f 0200 	mov.w	r2, #0
 8005424:	4bda      	ldr	r3, [pc, #872]	@ (8005790 <VoltageOpenLoopControl+0x768>)
 8005426:	f7fa fef7 	bl	8000218 <__aeabi_dmul>
 800542a:	4602      	mov	r2, r0
 800542c:	460b      	mov	r3, r1
 800542e:	4610      	mov	r0, r2
 8005430:	4619      	mov	r1, r3
 8005432:	a3c7      	add	r3, pc, #796	@ (adr r3, 8005750 <VoltageOpenLoopControl+0x728>)
 8005434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005438:	f7fa feee 	bl	8000218 <__aeabi_dmul>
 800543c:	4602      	mov	r2, r0
 800543e:	460b      	mov	r3, r1
 8005440:	4620      	mov	r0, r4
 8005442:	4629      	mov	r1, r5
 8005444:	f7fb f818 	bl	8000478 <__adddf3>
 8005448:	4602      	mov	r2, r0
 800544a:	460b      	mov	r3, r1
 800544c:	4690      	mov	r8, r2
 800544e:	4699      	mov	r9, r3
 8005450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005452:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 8005456:	4618      	mov	r0, r3
 8005458:	f7fb f96c 	bl	8000734 <__aeabi_f2d>
 800545c:	4604      	mov	r4, r0
 800545e:	460d      	mov	r5, r1
 8005460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005462:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005466:	4618      	mov	r0, r3
 8005468:	f7fb f964 	bl	8000734 <__aeabi_f2d>
 800546c:	f04f 0200 	mov.w	r2, #0
 8005470:	4bc7      	ldr	r3, [pc, #796]	@ (8005790 <VoltageOpenLoopControl+0x768>)
 8005472:	f7fa fed1 	bl	8000218 <__aeabi_dmul>
 8005476:	4602      	mov	r2, r0
 8005478:	460b      	mov	r3, r1
 800547a:	4610      	mov	r0, r2
 800547c:	4619      	mov	r1, r3
 800547e:	a3b4      	add	r3, pc, #720	@ (adr r3, 8005750 <VoltageOpenLoopControl+0x728>)
 8005480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005484:	f7fa fec8 	bl	8000218 <__aeabi_dmul>
 8005488:	4602      	mov	r2, r0
 800548a:	460b      	mov	r3, r1
 800548c:	4620      	mov	r0, r4
 800548e:	4629      	mov	r1, r5
 8005490:	f7fa fff2 	bl	8000478 <__adddf3>
 8005494:	4602      	mov	r2, r0
 8005496:	460b      	mov	r3, r1
 8005498:	4610      	mov	r0, r2
 800549a:	4619      	mov	r1, r3
 800549c:	a3ae      	add	r3, pc, #696	@ (adr r3, 8005758 <VoltageOpenLoopControl+0x730>)
 800549e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a2:	f7fa feb9 	bl	8000218 <__aeabi_dmul>
 80054a6:	4602      	mov	r2, r0
 80054a8:	460b      	mov	r3, r1
 80054aa:	4610      	mov	r0, r2
 80054ac:	4619      	mov	r1, r3
 80054ae:	f04f 0200 	mov.w	r2, #0
 80054b2:	4bb8      	ldr	r3, [pc, #736]	@ (8005794 <VoltageOpenLoopControl+0x76c>)
 80054b4:	f7fa ffde 	bl	8000474 <__aeabi_dsub>
 80054b8:	4602      	mov	r2, r0
 80054ba:	460b      	mov	r3, r1
 80054bc:	4610      	mov	r0, r2
 80054be:	4619      	mov	r1, r3
 80054c0:	f7fb fa18 	bl	80008f4 <__aeabi_d2iz>
 80054c4:	ee07 0a90 	vmov	s15, r0
 80054c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80054cc:	ed9f 7ab2 	vldr	s14, [pc, #712]	@ 8005798 <VoltageOpenLoopControl+0x770>
 80054d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80054d4:	ee17 0a90 	vmov	r0, s15
 80054d8:	f7fb f92c 	bl	8000734 <__aeabi_f2d>
 80054dc:	4602      	mov	r2, r0
 80054de:	460b      	mov	r3, r1
 80054e0:	4640      	mov	r0, r8
 80054e2:	4649      	mov	r1, r9
 80054e4:	f7fa ffc6 	bl	8000474 <__aeabi_dsub>
 80054e8:	4602      	mov	r2, r0
 80054ea:	460b      	mov	r3, r1
 80054ec:	4610      	mov	r0, r2
 80054ee:	4619      	mov	r1, r3
 80054f0:	f7fb fa28 	bl	8000944 <__aeabi_d2f>
 80054f4:	4602      	mov	r2, r0
 80054f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f8:	f8c3 21e4 	str.w	r2, [r3, #484]	@ 0x1e4

    INV->cosThetar = COS(INV->Thetar * INV->Thetar);
 80054fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054fe:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8005502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005504:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8005508:	ee67 7a27 	vmul.f32	s15, s14, s15
 800550c:	ee17 0a90 	vmov	r0, s15
 8005510:	f7fb f910 	bl	8000734 <__aeabi_f2d>
 8005514:	4682      	mov	sl, r0
 8005516:	468b      	mov	fp, r1
 8005518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800551a:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 800551e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005520:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8005524:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005528:	ee17 0a90 	vmov	r0, s15
 800552c:	f7fb f902 	bl	8000734 <__aeabi_f2d>
 8005530:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8005534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005536:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 800553a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800553c:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8005540:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005544:	ee17 0a90 	vmov	r0, s15
 8005548:	f7fb f8f4 	bl	8000734 <__aeabi_f2d>
 800554c:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8005550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005552:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8005556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005558:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 800555c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005560:	ee17 0a90 	vmov	r0, s15
 8005564:	f7fb f8e6 	bl	8000734 <__aeabi_f2d>
 8005568:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800556c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800556e:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8005572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005574:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8005578:	ee67 7a27 	vmul.f32	s15, s14, s15
 800557c:	ee17 0a90 	vmov	r0, s15
 8005580:	f7fb f8d8 	bl	8000734 <__aeabi_f2d>
 8005584:	4680      	mov	r8, r0
 8005586:	4689      	mov	r9, r1
 8005588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800558a:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 800558e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005590:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8005594:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005598:	ee17 0a90 	vmov	r0, s15
 800559c:	f7fb f8ca 	bl	8000734 <__aeabi_f2d>
 80055a0:	4604      	mov	r4, r0
 80055a2:	460d      	mov	r5, r1
 80055a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a6:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80055aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ac:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80055b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055b4:	ee17 0a90 	vmov	r0, s15
 80055b8:	f7fb f8bc 	bl	8000734 <__aeabi_f2d>
 80055bc:	a368      	add	r3, pc, #416	@ (adr r3, 8005760 <VoltageOpenLoopControl+0x738>)
 80055be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c2:	f7fa fe29 	bl	8000218 <__aeabi_dmul>
 80055c6:	4602      	mov	r2, r0
 80055c8:	460b      	mov	r3, r1
 80055ca:	a167      	add	r1, pc, #412	@ (adr r1, 8005768 <VoltageOpenLoopControl+0x740>)
 80055cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80055d0:	f7fa ff50 	bl	8000474 <__aeabi_dsub>
 80055d4:	4602      	mov	r2, r0
 80055d6:	460b      	mov	r3, r1
 80055d8:	4620      	mov	r0, r4
 80055da:	4629      	mov	r1, r5
 80055dc:	f7fa fe1c 	bl	8000218 <__aeabi_dmul>
 80055e0:	4602      	mov	r2, r0
 80055e2:	460b      	mov	r3, r1
 80055e4:	a162      	add	r1, pc, #392	@ (adr r1, 8005770 <VoltageOpenLoopControl+0x748>)
 80055e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80055ea:	f7fa ff43 	bl	8000474 <__aeabi_dsub>
 80055ee:	4602      	mov	r2, r0
 80055f0:	460b      	mov	r3, r1
 80055f2:	4640      	mov	r0, r8
 80055f4:	4649      	mov	r1, r9
 80055f6:	f7fa fe0f 	bl	8000218 <__aeabi_dmul>
 80055fa:	4602      	mov	r2, r0
 80055fc:	460b      	mov	r3, r1
 80055fe:	a15e      	add	r1, pc, #376	@ (adr r1, 8005778 <VoltageOpenLoopControl+0x750>)
 8005600:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005604:	f7fa ff36 	bl	8000474 <__aeabi_dsub>
 8005608:	4602      	mov	r2, r0
 800560a:	460b      	mov	r3, r1
 800560c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005610:	f7fa fe02 	bl	8000218 <__aeabi_dmul>
 8005614:	4602      	mov	r2, r0
 8005616:	460b      	mov	r3, r1
 8005618:	a159      	add	r1, pc, #356	@ (adr r1, 8005780 <VoltageOpenLoopControl+0x758>)
 800561a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800561e:	f7fa ff29 	bl	8000474 <__aeabi_dsub>
 8005622:	4602      	mov	r2, r0
 8005624:	460b      	mov	r3, r1
 8005626:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800562a:	f7fa fdf5 	bl	8000218 <__aeabi_dmul>
 800562e:	4602      	mov	r2, r0
 8005630:	460b      	mov	r3, r1
 8005632:	a155      	add	r1, pc, #340	@ (adr r1, 8005788 <VoltageOpenLoopControl+0x760>)
 8005634:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005638:	f7fa ff1c 	bl	8000474 <__aeabi_dsub>
 800563c:	4602      	mov	r2, r0
 800563e:	460b      	mov	r3, r1
 8005640:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005644:	f7fa fde8 	bl	8000218 <__aeabi_dmul>
 8005648:	4602      	mov	r2, r0
 800564a:	460b      	mov	r3, r1
 800564c:	f04f 0000 	mov.w	r0, #0
 8005650:	4950      	ldr	r1, [pc, #320]	@ (8005794 <VoltageOpenLoopControl+0x76c>)
 8005652:	f7fa ff0f 	bl	8000474 <__aeabi_dsub>
 8005656:	4602      	mov	r2, r0
 8005658:	460b      	mov	r3, r1
 800565a:	4650      	mov	r0, sl
 800565c:	4659      	mov	r1, fp
 800565e:	f7fa fddb 	bl	8000218 <__aeabi_dmul>
 8005662:	4602      	mov	r2, r0
 8005664:	460b      	mov	r3, r1
 8005666:	f04f 0000 	mov.w	r0, #0
 800566a:	494c      	ldr	r1, [pc, #304]	@ (800579c <VoltageOpenLoopControl+0x774>)
 800566c:	f7fa ff02 	bl	8000474 <__aeabi_dsub>
 8005670:	4602      	mov	r2, r0
 8005672:	460b      	mov	r3, r1
 8005674:	4610      	mov	r0, r2
 8005676:	4619      	mov	r1, r3
 8005678:	f7fb f964 	bl	8000944 <__aeabi_d2f>
 800567c:	4602      	mov	r2, r0
 800567e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005680:	f8c3 21f0 	str.w	r2, [r3, #496]	@ 0x1f0
    INV->sinThetar = SIN(INV->Thetar, INV->Thetar * INV->Thetar);
 8005684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005686:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 800568a:	4618      	mov	r0, r3
 800568c:	f7fb f852 	bl	8000734 <__aeabi_f2d>
 8005690:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8005694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005696:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 800569a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800569c:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80056a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056a4:	ee17 0a90 	vmov	r0, s15
 80056a8:	f7fb f844 	bl	8000734 <__aeabi_f2d>
 80056ac:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80056b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b2:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80056b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b8:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80056bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056c0:	ee17 0a90 	vmov	r0, s15
 80056c4:	f7fb f836 	bl	8000734 <__aeabi_f2d>
 80056c8:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80056cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ce:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80056d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d4:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80056d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056dc:	ee17 0a90 	vmov	r0, s15
 80056e0:	f7fb f828 	bl	8000734 <__aeabi_f2d>
 80056e4:	e9c7 0100 	strd	r0, r1, [r7]
 80056e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ea:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 80056ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056f0:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 80056f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056f8:	ee17 0a90 	vmov	r0, s15
 80056fc:	f7fb f81a 	bl	8000734 <__aeabi_f2d>
 8005700:	4682      	mov	sl, r0
 8005702:	468b      	mov	fp, r1
 8005704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005706:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 800570a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800570c:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8005710:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005714:	ee17 0a90 	vmov	r0, s15
 8005718:	f7fb f80c 	bl	8000734 <__aeabi_f2d>
 800571c:	4680      	mov	r8, r0
 800571e:	4689      	mov	r9, r1
 8005720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005722:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8005726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005728:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 800572c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005730:	ee17 0a90 	vmov	r0, s15
 8005734:	f7fa fffe 	bl	8000734 <__aeabi_f2d>
 8005738:	4604      	mov	r4, r0
 800573a:	460d      	mov	r5, r1
 800573c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800573e:	ed93 7a78 	vldr	s14, [r3, #480]	@ 0x1e0
 8005742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005744:	edd3 7a78 	vldr	s15, [r3, #480]	@ 0x1e0
 8005748:	e02a      	b.n	80057a0 <VoltageOpenLoopControl+0x778>
 800574a:	bf00      	nop
 800574c:	f3af 8000 	nop.w
 8005750:	e0000000 	.word	0xe0000000
 8005754:	3f1a36e2 	.word	0x3f1a36e2
 8005758:	60000000 	.word	0x60000000
 800575c:	3fc45f30 	.word	0x3fc45f30
 8005760:	c1f9f14c 	.word	0xc1f9f14c
 8005764:	3da93974 	.word	0x3da93974
 8005768:	01e7b18c 	.word	0x01e7b18c
 800576c:	3e21eed9 	.word	0x3e21eed9
 8005770:	c9f6ef19 	.word	0xc9f6ef19
 8005774:	3e927e4f 	.word	0x3e927e4f
 8005778:	3403403b 	.word	0x3403403b
 800577c:	3efa01a0 	.word	0x3efa01a0
 8005780:	2d82d834 	.word	0x2d82d834
 8005784:	3f56c16c 	.word	0x3f56c16c
 8005788:	60000000 	.word	0x60000000
 800578c:	3fa55555 	.word	0x3fa55555
 8005790:	3ff80000 	.word	0x3ff80000
 8005794:	3fe00000 	.word	0x3fe00000
 8005798:	40c90fdb 	.word	0x40c90fdb
 800579c:	3ff00000 	.word	0x3ff00000
 80057a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057a4:	ee17 0a90 	vmov	r0, s15
 80057a8:	f7fa ffc4 	bl	8000734 <__aeabi_f2d>
 80057ac:	a3f8      	add	r3, pc, #992	@ (adr r3, 8005b90 <VoltageOpenLoopControl+0xb68>)
 80057ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b2:	f7fa fd31 	bl	8000218 <__aeabi_dmul>
 80057b6:	4602      	mov	r2, r0
 80057b8:	460b      	mov	r3, r1
 80057ba:	a1f7      	add	r1, pc, #988	@ (adr r1, 8005b98 <VoltageOpenLoopControl+0xb70>)
 80057bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80057c0:	f7fa fe58 	bl	8000474 <__aeabi_dsub>
 80057c4:	4602      	mov	r2, r0
 80057c6:	460b      	mov	r3, r1
 80057c8:	4620      	mov	r0, r4
 80057ca:	4629      	mov	r1, r5
 80057cc:	f7fa fd24 	bl	8000218 <__aeabi_dmul>
 80057d0:	4602      	mov	r2, r0
 80057d2:	460b      	mov	r3, r1
 80057d4:	a1f2      	add	r1, pc, #968	@ (adr r1, 8005ba0 <VoltageOpenLoopControl+0xb78>)
 80057d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80057da:	f7fa fe4b 	bl	8000474 <__aeabi_dsub>
 80057de:	4602      	mov	r2, r0
 80057e0:	460b      	mov	r3, r1
 80057e2:	4640      	mov	r0, r8
 80057e4:	4649      	mov	r1, r9
 80057e6:	f7fa fd17 	bl	8000218 <__aeabi_dmul>
 80057ea:	4602      	mov	r2, r0
 80057ec:	460b      	mov	r3, r1
 80057ee:	a1ee      	add	r1, pc, #952	@ (adr r1, 8005ba8 <VoltageOpenLoopControl+0xb80>)
 80057f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80057f4:	f7fa fe3e 	bl	8000474 <__aeabi_dsub>
 80057f8:	4602      	mov	r2, r0
 80057fa:	460b      	mov	r3, r1
 80057fc:	4650      	mov	r0, sl
 80057fe:	4659      	mov	r1, fp
 8005800:	f7fa fd0a 	bl	8000218 <__aeabi_dmul>
 8005804:	4602      	mov	r2, r0
 8005806:	460b      	mov	r3, r1
 8005808:	a1e9      	add	r1, pc, #932	@ (adr r1, 8005bb0 <VoltageOpenLoopControl+0xb88>)
 800580a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800580e:	f7fa fe31 	bl	8000474 <__aeabi_dsub>
 8005812:	4602      	mov	r2, r0
 8005814:	460b      	mov	r3, r1
 8005816:	e9d7 0100 	ldrd	r0, r1, [r7]
 800581a:	f7fa fcfd 	bl	8000218 <__aeabi_dmul>
 800581e:	4602      	mov	r2, r0
 8005820:	460b      	mov	r3, r1
 8005822:	a1e5      	add	r1, pc, #916	@ (adr r1, 8005bb8 <VoltageOpenLoopControl+0xb90>)
 8005824:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005828:	f7fa fe24 	bl	8000474 <__aeabi_dsub>
 800582c:	4602      	mov	r2, r0
 800582e:	460b      	mov	r3, r1
 8005830:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005834:	f7fa fcf0 	bl	8000218 <__aeabi_dmul>
 8005838:	4602      	mov	r2, r0
 800583a:	460b      	mov	r3, r1
 800583c:	a1e2      	add	r1, pc, #904	@ (adr r1, 8005bc8 <VoltageOpenLoopControl+0xba0>)
 800583e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005842:	f7fa fe17 	bl	8000474 <__aeabi_dsub>
 8005846:	4602      	mov	r2, r0
 8005848:	460b      	mov	r3, r1
 800584a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800584e:	f7fa fce3 	bl	8000218 <__aeabi_dmul>
 8005852:	4602      	mov	r2, r0
 8005854:	460b      	mov	r3, r1
 8005856:	f04f 0000 	mov.w	r0, #0
 800585a:	49d9      	ldr	r1, [pc, #868]	@ (8005bc0 <VoltageOpenLoopControl+0xb98>)
 800585c:	f7fa fe0a 	bl	8000474 <__aeabi_dsub>
 8005860:	4602      	mov	r2, r0
 8005862:	460b      	mov	r3, r1
 8005864:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005868:	f7fa fcd6 	bl	8000218 <__aeabi_dmul>
 800586c:	4602      	mov	r2, r0
 800586e:	460b      	mov	r3, r1
 8005870:	4610      	mov	r0, r2
 8005872:	4619      	mov	r1, r3
 8005874:	f7fb f866 	bl	8000944 <__aeabi_d2f>
 8005878:	4602      	mov	r2, r0
 800587a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800587c:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4

    INV->cosThetar_adv = COS(INV->Thetar_adv * INV->Thetar_adv);
 8005880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005882:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8005886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005888:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 800588c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005890:	ee17 0a90 	vmov	r0, s15
 8005894:	f7fa ff4e 	bl	8000734 <__aeabi_f2d>
 8005898:	4682      	mov	sl, r0
 800589a:	468b      	mov	fp, r1
 800589c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800589e:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80058a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a4:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80058a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058ac:	ee17 0a90 	vmov	r0, s15
 80058b0:	f7fa ff40 	bl	8000734 <__aeabi_f2d>
 80058b4:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80058b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ba:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80058be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c0:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80058c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058c8:	ee17 0a90 	vmov	r0, s15
 80058cc:	f7fa ff32 	bl	8000734 <__aeabi_f2d>
 80058d0:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80058d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d6:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80058da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058dc:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80058e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058e4:	ee17 0a90 	vmov	r0, s15
 80058e8:	f7fa ff24 	bl	8000734 <__aeabi_f2d>
 80058ec:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80058f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f2:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 80058f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f8:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 80058fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005900:	ee17 0a90 	vmov	r0, s15
 8005904:	f7fa ff16 	bl	8000734 <__aeabi_f2d>
 8005908:	4680      	mov	r8, r0
 800590a:	4689      	mov	r9, r1
 800590c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800590e:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8005912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005914:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8005918:	ee67 7a27 	vmul.f32	s15, s14, s15
 800591c:	ee17 0a90 	vmov	r0, s15
 8005920:	f7fa ff08 	bl	8000734 <__aeabi_f2d>
 8005924:	4604      	mov	r4, r0
 8005926:	460d      	mov	r5, r1
 8005928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800592a:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 800592e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005930:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8005934:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005938:	ee17 0a90 	vmov	r0, s15
 800593c:	f7fa fefa 	bl	8000734 <__aeabi_f2d>
 8005940:	a387      	add	r3, pc, #540	@ (adr r3, 8005b60 <VoltageOpenLoopControl+0xb38>)
 8005942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005946:	f7fa fc67 	bl	8000218 <__aeabi_dmul>
 800594a:	4602      	mov	r2, r0
 800594c:	460b      	mov	r3, r1
 800594e:	a186      	add	r1, pc, #536	@ (adr r1, 8005b68 <VoltageOpenLoopControl+0xb40>)
 8005950:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005954:	f7fa fd8e 	bl	8000474 <__aeabi_dsub>
 8005958:	4602      	mov	r2, r0
 800595a:	460b      	mov	r3, r1
 800595c:	4620      	mov	r0, r4
 800595e:	4629      	mov	r1, r5
 8005960:	f7fa fc5a 	bl	8000218 <__aeabi_dmul>
 8005964:	4602      	mov	r2, r0
 8005966:	460b      	mov	r3, r1
 8005968:	a181      	add	r1, pc, #516	@ (adr r1, 8005b70 <VoltageOpenLoopControl+0xb48>)
 800596a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800596e:	f7fa fd81 	bl	8000474 <__aeabi_dsub>
 8005972:	4602      	mov	r2, r0
 8005974:	460b      	mov	r3, r1
 8005976:	4640      	mov	r0, r8
 8005978:	4649      	mov	r1, r9
 800597a:	f7fa fc4d 	bl	8000218 <__aeabi_dmul>
 800597e:	4602      	mov	r2, r0
 8005980:	460b      	mov	r3, r1
 8005982:	a17d      	add	r1, pc, #500	@ (adr r1, 8005b78 <VoltageOpenLoopControl+0xb50>)
 8005984:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005988:	f7fa fd74 	bl	8000474 <__aeabi_dsub>
 800598c:	4602      	mov	r2, r0
 800598e:	460b      	mov	r3, r1
 8005990:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005994:	f7fa fc40 	bl	8000218 <__aeabi_dmul>
 8005998:	4602      	mov	r2, r0
 800599a:	460b      	mov	r3, r1
 800599c:	a178      	add	r1, pc, #480	@ (adr r1, 8005b80 <VoltageOpenLoopControl+0xb58>)
 800599e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80059a2:	f7fa fd67 	bl	8000474 <__aeabi_dsub>
 80059a6:	4602      	mov	r2, r0
 80059a8:	460b      	mov	r3, r1
 80059aa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80059ae:	f7fa fc33 	bl	8000218 <__aeabi_dmul>
 80059b2:	4602      	mov	r2, r0
 80059b4:	460b      	mov	r3, r1
 80059b6:	a174      	add	r1, pc, #464	@ (adr r1, 8005b88 <VoltageOpenLoopControl+0xb60>)
 80059b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80059bc:	f7fa fd5a 	bl	8000474 <__aeabi_dsub>
 80059c0:	4602      	mov	r2, r0
 80059c2:	460b      	mov	r3, r1
 80059c4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80059c8:	f7fa fc26 	bl	8000218 <__aeabi_dmul>
 80059cc:	4602      	mov	r2, r0
 80059ce:	460b      	mov	r3, r1
 80059d0:	f04f 0000 	mov.w	r0, #0
 80059d4:	497b      	ldr	r1, [pc, #492]	@ (8005bc4 <VoltageOpenLoopControl+0xb9c>)
 80059d6:	f7fa fd4d 	bl	8000474 <__aeabi_dsub>
 80059da:	4602      	mov	r2, r0
 80059dc:	460b      	mov	r3, r1
 80059de:	4650      	mov	r0, sl
 80059e0:	4659      	mov	r1, fp
 80059e2:	f7fa fc19 	bl	8000218 <__aeabi_dmul>
 80059e6:	4602      	mov	r2, r0
 80059e8:	460b      	mov	r3, r1
 80059ea:	f04f 0000 	mov.w	r0, #0
 80059ee:	4974      	ldr	r1, [pc, #464]	@ (8005bc0 <VoltageOpenLoopControl+0xb98>)
 80059f0:	f7fa fd40 	bl	8000474 <__aeabi_dsub>
 80059f4:	4602      	mov	r2, r0
 80059f6:	460b      	mov	r3, r1
 80059f8:	4610      	mov	r0, r2
 80059fa:	4619      	mov	r1, r3
 80059fc:	f7fa ffa2 	bl	8000944 <__aeabi_d2f>
 8005a00:	4602      	mov	r2, r0
 8005a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a04:	f8c3 21f8 	str.w	r2, [r3, #504]	@ 0x1f8
    INV->sinThetar_adv = SIN(INV->Thetar_adv, INV->Thetar_adv * INV->Thetar_adv);
 8005a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a0a:	f8d3 31e4 	ldr.w	r3, [r3, #484]	@ 0x1e4
 8005a0e:	4618      	mov	r0, r3
 8005a10:	f7fa fe90 	bl	8000734 <__aeabi_f2d>
 8005a14:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8005a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a1a:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8005a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a20:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8005a24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a28:	ee17 0a90 	vmov	r0, s15
 8005a2c:	f7fa fe82 	bl	8000734 <__aeabi_f2d>
 8005a30:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8005a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a36:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8005a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a3c:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8005a40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a44:	ee17 0a90 	vmov	r0, s15
 8005a48:	f7fa fe74 	bl	8000734 <__aeabi_f2d>
 8005a4c:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8005a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a52:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8005a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a58:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8005a5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a60:	ee17 0a90 	vmov	r0, s15
 8005a64:	f7fa fe66 	bl	8000734 <__aeabi_f2d>
 8005a68:	e9c7 0100 	strd	r0, r1, [r7]
 8005a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a6e:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8005a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a74:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8005a78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a7c:	ee17 0a90 	vmov	r0, s15
 8005a80:	f7fa fe58 	bl	8000734 <__aeabi_f2d>
 8005a84:	4682      	mov	sl, r0
 8005a86:	468b      	mov	fp, r1
 8005a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a8a:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8005a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a90:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8005a94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a98:	ee17 0a90 	vmov	r0, s15
 8005a9c:	f7fa fe4a 	bl	8000734 <__aeabi_f2d>
 8005aa0:	4680      	mov	r8, r0
 8005aa2:	4689      	mov	r9, r1
 8005aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aa6:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8005aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aac:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8005ab0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ab4:	ee17 0a90 	vmov	r0, s15
 8005ab8:	f7fa fe3c 	bl	8000734 <__aeabi_f2d>
 8005abc:	4604      	mov	r4, r0
 8005abe:	460d      	mov	r5, r1
 8005ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac2:	ed93 7a79 	vldr	s14, [r3, #484]	@ 0x1e4
 8005ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac8:	edd3 7a79 	vldr	s15, [r3, #484]	@ 0x1e4
 8005acc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ad0:	ee17 0a90 	vmov	r0, s15
 8005ad4:	f7fa fe2e 	bl	8000734 <__aeabi_f2d>
 8005ad8:	a32d      	add	r3, pc, #180	@ (adr r3, 8005b90 <VoltageOpenLoopControl+0xb68>)
 8005ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ade:	f7fa fb9b 	bl	8000218 <__aeabi_dmul>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	460b      	mov	r3, r1
 8005ae6:	a12c      	add	r1, pc, #176	@ (adr r1, 8005b98 <VoltageOpenLoopControl+0xb70>)
 8005ae8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005aec:	f7fa fcc2 	bl	8000474 <__aeabi_dsub>
 8005af0:	4602      	mov	r2, r0
 8005af2:	460b      	mov	r3, r1
 8005af4:	4620      	mov	r0, r4
 8005af6:	4629      	mov	r1, r5
 8005af8:	f7fa fb8e 	bl	8000218 <__aeabi_dmul>
 8005afc:	4602      	mov	r2, r0
 8005afe:	460b      	mov	r3, r1
 8005b00:	a127      	add	r1, pc, #156	@ (adr r1, 8005ba0 <VoltageOpenLoopControl+0xb78>)
 8005b02:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b06:	f7fa fcb5 	bl	8000474 <__aeabi_dsub>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	460b      	mov	r3, r1
 8005b0e:	4640      	mov	r0, r8
 8005b10:	4649      	mov	r1, r9
 8005b12:	f7fa fb81 	bl	8000218 <__aeabi_dmul>
 8005b16:	4602      	mov	r2, r0
 8005b18:	460b      	mov	r3, r1
 8005b1a:	a123      	add	r1, pc, #140	@ (adr r1, 8005ba8 <VoltageOpenLoopControl+0xb80>)
 8005b1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b20:	f7fa fca8 	bl	8000474 <__aeabi_dsub>
 8005b24:	4602      	mov	r2, r0
 8005b26:	460b      	mov	r3, r1
 8005b28:	4650      	mov	r0, sl
 8005b2a:	4659      	mov	r1, fp
 8005b2c:	f7fa fb74 	bl	8000218 <__aeabi_dmul>
 8005b30:	4602      	mov	r2, r0
 8005b32:	460b      	mov	r3, r1
 8005b34:	a11e      	add	r1, pc, #120	@ (adr r1, 8005bb0 <VoltageOpenLoopControl+0xb88>)
 8005b36:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b3a:	f7fa fc9b 	bl	8000474 <__aeabi_dsub>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	460b      	mov	r3, r1
 8005b42:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005b46:	f7fa fb67 	bl	8000218 <__aeabi_dmul>
 8005b4a:	4602      	mov	r2, r0
 8005b4c:	460b      	mov	r3, r1
 8005b4e:	a11a      	add	r1, pc, #104	@ (adr r1, 8005bb8 <VoltageOpenLoopControl+0xb90>)
 8005b50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b54:	f7fa fc8e 	bl	8000474 <__aeabi_dsub>
 8005b58:	4602      	mov	r2, r0
 8005b5a:	460b      	mov	r3, r1
 8005b5c:	e038      	b.n	8005bd0 <VoltageOpenLoopControl+0xba8>
 8005b5e:	bf00      	nop
 8005b60:	c1f9f14c 	.word	0xc1f9f14c
 8005b64:	3da93974 	.word	0x3da93974
 8005b68:	01e7b18c 	.word	0x01e7b18c
 8005b6c:	3e21eed9 	.word	0x3e21eed9
 8005b70:	c9f6ef19 	.word	0xc9f6ef19
 8005b74:	3e927e4f 	.word	0x3e927e4f
 8005b78:	3403403b 	.word	0x3403403b
 8005b7c:	3efa01a0 	.word	0x3efa01a0
 8005b80:	2d82d834 	.word	0x2d82d834
 8005b84:	3f56c16c 	.word	0x3f56c16c
 8005b88:	60000000 	.word	0x60000000
 8005b8c:	3fa55555 	.word	0x3fa55555
 8005b90:	021bac0d 	.word	0x021bac0d
 8005b94:	3d6ae7f4 	.word	0x3d6ae7f4
 8005b98:	29bab323 	.word	0x29bab323
 8005b9c:	3de61246 	.word	0x3de61246
 8005ba0:	82db8a53 	.word	0x82db8a53
 8005ba4:	3e5ae645 	.word	0x3e5ae645
 8005ba8:	bc74aadf 	.word	0xbc74aadf
 8005bac:	3ec71de3 	.word	0x3ec71de3
 8005bb0:	3403403b 	.word	0x3403403b
 8005bb4:	3f2a01a0 	.word	0x3f2a01a0
 8005bb8:	1999999a 	.word	0x1999999a
 8005bbc:	3f811111 	.word	0x3f811111
 8005bc0:	3ff00000 	.word	0x3ff00000
 8005bc4:	3fe00000 	.word	0x3fe00000
 8005bc8:	60000000 	.word	0x60000000
 8005bcc:	3fc55555 	.word	0x3fc55555
 8005bd0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005bd4:	f7fa fb20 	bl	8000218 <__aeabi_dmul>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	460b      	mov	r3, r1
 8005bdc:	a1cf      	add	r1, pc, #828	@ (adr r1, 8005f1c <VoltageOpenLoopControl+0xef4>)
 8005bde:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005be2:	f7fa fc47 	bl	8000474 <__aeabi_dsub>
 8005be6:	4602      	mov	r2, r0
 8005be8:	460b      	mov	r3, r1
 8005bea:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005bee:	f7fa fb13 	bl	8000218 <__aeabi_dmul>
 8005bf2:	4602      	mov	r2, r0
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	f04f 0000 	mov.w	r0, #0
 8005bfa:	49c5      	ldr	r1, [pc, #788]	@ (8005f10 <VoltageOpenLoopControl+0xee8>)
 8005bfc:	f7fa fc3a 	bl	8000474 <__aeabi_dsub>
 8005c00:	4602      	mov	r2, r0
 8005c02:	460b      	mov	r3, r1
 8005c04:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005c08:	f7fa fb06 	bl	8000218 <__aeabi_dmul>
 8005c0c:	4602      	mov	r2, r0
 8005c0e:	460b      	mov	r3, r1
 8005c10:	4610      	mov	r0, r2
 8005c12:	4619      	mov	r1, r3
 8005c14:	f7fa fe96 	bl	8000944 <__aeabi_d2f>
 8005c18:	4602      	mov	r2, r0
 8005c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c1c:	f8c3 21fc 	str.w	r2, [r3, #508]	@ 0x1fc

    INV->Vdsr_ref = LIMIT(INV->Vdsr_ref_unsat, -INV->Vdc*INV_SQRT3, INV->Vdc*INV_SQRT3);
 8005c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c22:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 8005c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c28:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005c2c:	eddf 6ab9 	vldr	s13, [pc, #740]	@ 8005f14 <VoltageOpenLoopControl+0xeec>
 8005c30:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005c34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c3c:	dd07      	ble.n	8005c4e <VoltageOpenLoopControl+0xc26>
 8005c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c40:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005c44:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 8005f14 <VoltageOpenLoopControl+0xeec>
 8005c48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005c4c:	e01d      	b.n	8005c8a <VoltageOpenLoopControl+0xc62>
 8005c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c50:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 8005c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c56:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005c5a:	eef1 7a67 	vneg.f32	s15, s15
 8005c5e:	eddf 6aad 	vldr	s13, [pc, #692]	@ 8005f14 <VoltageOpenLoopControl+0xeec>
 8005c62:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005c66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c6e:	d509      	bpl.n	8005c84 <VoltageOpenLoopControl+0xc5c>
 8005c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c72:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005c76:	eef1 7a67 	vneg.f32	s15, s15
 8005c7a:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 8005f14 <VoltageOpenLoopControl+0xeec>
 8005c7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005c82:	e002      	b.n	8005c8a <VoltageOpenLoopControl+0xc62>
 8005c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c86:	edd3 7a5e 	vldr	s15, [r3, #376]	@ 0x178
 8005c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c8c:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
    INV->Vqsr_ref = LIMIT(INV->Vqsr_ref_unsat, -INV->Vdc*INV_SQRT3, INV->Vdc*INV_SQRT3);
 8005c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c92:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 8005c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c98:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005c9c:	eddf 6a9d 	vldr	s13, [pc, #628]	@ 8005f14 <VoltageOpenLoopControl+0xeec>
 8005ca0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005ca4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cac:	dd07      	ble.n	8005cbe <VoltageOpenLoopControl+0xc96>
 8005cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb0:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005cb4:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8005f14 <VoltageOpenLoopControl+0xeec>
 8005cb8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005cbc:	e01d      	b.n	8005cfa <VoltageOpenLoopControl+0xcd2>
 8005cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc0:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 8005cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc6:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005cca:	eef1 7a67 	vneg.f32	s15, s15
 8005cce:	eddf 6a91 	vldr	s13, [pc, #580]	@ 8005f14 <VoltageOpenLoopControl+0xeec>
 8005cd2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005cd6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cde:	d509      	bpl.n	8005cf4 <VoltageOpenLoopControl+0xccc>
 8005ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce2:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005ce6:	eef1 7a67 	vneg.f32	s15, s15
 8005cea:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8005f14 <VoltageOpenLoopControl+0xeec>
 8005cee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005cf2:	e002      	b.n	8005cfa <VoltageOpenLoopControl+0xcd2>
 8005cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf6:	edd3 7a5f 	vldr	s15, [r3, #380]	@ 0x17c
 8005cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cfc:	edc3 7a64 	vstr	s15, [r3, #400]	@ 0x190
//    arm_sqrt_f32(INV->Vdsr_ref*INV->Vdsr_ref + INV->Vqsr_ref*INV->Vqsr_ref,  &INV->Vmag_ref );
    INV->Vdsr_ref_aw = INV->Vdsr_ref_unsat - INV->Vdsr_ref;
 8005d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d02:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 8005d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d08:	edd3 7a63 	vldr	s15, [r3, #396]	@ 0x18c
 8005d0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d12:	edc3 7a68 	vstr	s15, [r3, #416]	@ 0x1a0
    INV->Vqsr_ref_aw = INV->Vqsr_ref_unsat - INV->Vqsr_ref;
 8005d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d18:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 8005d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d1e:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 8005d22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d28:	edc3 7a69 	vstr	s15, [r3, #420]	@ 0x1a4
    INV->Vdss_ref = INV->Vdsr_ref*INV->cosThetar_adv - INV->Vqsr_ref*INV->sinThetar_adv;
 8005d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d2e:	ed93 7a63 	vldr	s14, [r3, #396]	@ 0x18c
 8005d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d34:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 8005d38:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d3e:	edd3 6a64 	vldr	s13, [r3, #400]	@ 0x190
 8005d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d44:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 8005d48:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d52:	edc3 7a6a 	vstr	s15, [r3, #424]	@ 0x1a8
    INV->Vqss_ref = INV->Vdsr_ref*INV->sinThetar_adv + INV->Vqsr_ref*INV->cosThetar_adv;
 8005d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d58:	ed93 7a63 	vldr	s14, [r3, #396]	@ 0x18c
 8005d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d5e:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 8005d62:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d68:	edd3 6a64 	vldr	s13, [r3, #400]	@ 0x190
 8005d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d6e:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 8005d72:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005d76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d7c:	edc3 7a6b 	vstr	s15, [r3, #428]	@ 0x1ac

    INV->Vas_ref = INV->Vdss_ref;
 8005d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d82:	f8d3 21a8 	ldr.w	r2, [r3, #424]	@ 0x1a8
 8005d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d88:	f8c3 21b0 	str.w	r2, [r3, #432]	@ 0x1b0
    INV->Vbs_ref = -0.5f*INV->Vdss_ref + SQRT3HALF*INV->Vqss_ref;
 8005d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d8e:	edd3 7a6a 	vldr	s15, [r3, #424]	@ 0x1a8
 8005d92:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8005d96:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d9c:	edd3 7a6b 	vldr	s15, [r3, #428]	@ 0x1ac
 8005da0:	eddf 6a5d 	vldr	s13, [pc, #372]	@ 8005f18 <VoltageOpenLoopControl+0xef0>
 8005da4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005da8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dae:	edc3 7a6d 	vstr	s15, [r3, #436]	@ 0x1b4
    INV->Vcs_ref = -0.5f*INV->Vdss_ref - SQRT3HALF*INV->Vqss_ref;
 8005db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db4:	edd3 7a6a 	vldr	s15, [r3, #424]	@ 0x1a8
 8005db8:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8005dbc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dc2:	edd3 7a6b 	vldr	s15, [r3, #428]	@ 0x1ac
 8005dc6:	eddf 6a54 	vldr	s13, [pc, #336]	@ 8005f18 <VoltageOpenLoopControl+0xef0>
 8005dca:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005dce:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dd4:	edc3 7a6e 	vstr	s15, [r3, #440]	@ 0x1b8

    INV->Vmax = INV->Vas_ref;
 8005dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dda:	f8d3 21b0 	ldr.w	r2, [r3, #432]	@ 0x1b0
 8005dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de0:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
    if (INV->Vmax < INV->Vbs_ref) INV->Vmax = INV->Vbs_ref;
 8005de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de6:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 8005dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dec:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 8005df0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005df4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005df8:	d505      	bpl.n	8005e06 <VoltageOpenLoopControl+0xdde>
 8005dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dfc:	f8d3 21b4 	ldr.w	r2, [r3, #436]	@ 0x1b4
 8005e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e02:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
    if (INV->Vmax < INV->Vcs_ref) INV->Vmax = INV->Vcs_ref;
 8005e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e08:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 8005e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e0e:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 8005e12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e1a:	d505      	bpl.n	8005e28 <VoltageOpenLoopControl+0xe00>
 8005e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e1e:	f8d3 21b8 	ldr.w	r2, [r3, #440]	@ 0x1b8
 8005e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e24:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc

    INV->Vmin = INV->Vas_ref;
 8005e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e2a:	f8d3 21b0 	ldr.w	r2, [r3, #432]	@ 0x1b0
 8005e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e30:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
    if (INV->Vmin > INV->Vbs_ref) INV->Vmin = INV->Vbs_ref;
 8005e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e36:	ed93 7a70 	vldr	s14, [r3, #448]	@ 0x1c0
 8005e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e3c:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 8005e40:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005e44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e48:	dd05      	ble.n	8005e56 <VoltageOpenLoopControl+0xe2e>
 8005e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e4c:	f8d3 21b4 	ldr.w	r2, [r3, #436]	@ 0x1b4
 8005e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e52:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
    if (INV->Vmin > INV->Vcs_ref) INV->Vmin = INV->Vcs_ref;
 8005e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e58:	ed93 7a70 	vldr	s14, [r3, #448]	@ 0x1c0
 8005e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e5e:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 8005e62:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005e66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e6a:	dd05      	ble.n	8005e78 <VoltageOpenLoopControl+0xe50>
 8005e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e6e:	f8d3 21b8 	ldr.w	r2, [r3, #440]	@ 0x1b8
 8005e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e74:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0

    INV->Voffset = -0.5f * (INV->Vmax + INV->Vmin);
 8005e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e7a:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 8005e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e80:	edd3 7a70 	vldr	s15, [r3, #448]	@ 0x1c0
 8005e84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e88:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8005e8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e92:	edc3 7a71 	vstr	s15, [r3, #452]	@ 0x1c4

    INV->Van_ref = INV->Vas_ref + INV->Voffset;
 8005e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e98:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 8005e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e9e:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8005ea2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ea8:	edc3 7a72 	vstr	s15, [r3, #456]	@ 0x1c8
    INV->Vbn_ref = INV->Vbs_ref + INV->Voffset;
 8005eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eae:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 8005eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb4:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8005eb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ebe:	edc3 7a73 	vstr	s15, [r3, #460]	@ 0x1cc
    INV->Vcn_ref = INV->Vcs_ref + INV->Voffset;
 8005ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ec4:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 8005ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eca:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8005ece:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ed4:	edc3 7a74 	vstr	s15, [r3, #464]	@ 0x1d0

    INV->Van_ref = LIMIT(INV->Vas_ref + INV->Voffset, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 8005ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eda:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 8005ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ee0:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8005ee4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eea:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005eee:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8005ef2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005ef6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005efa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005efe:	dd11      	ble.n	8005f24 <VoltageOpenLoopControl+0xefc>
 8005f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f02:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005f06:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005f0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005f0e:	e02d      	b.n	8005f6c <VoltageOpenLoopControl+0xf44>
 8005f10:	3ff00000 	.word	0x3ff00000
 8005f14:	3f13cd3a 	.word	0x3f13cd3a
 8005f18:	3f5db3d7 	.word	0x3f5db3d7
 8005f1c:	60000000 	.word	0x60000000
 8005f20:	3fc55555 	.word	0x3fc55555
 8005f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f26:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 8005f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f2c:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8005f30:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f36:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005f3a:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 8005f3e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005f42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005f46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f4a:	d507      	bpl.n	8005f5c <VoltageOpenLoopControl+0xf34>
 8005f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f4e:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005f52:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8005f56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005f5a:	e007      	b.n	8005f6c <VoltageOpenLoopControl+0xf44>
 8005f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f5e:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 8005f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f64:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8005f68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f6e:	edc3 7a72 	vstr	s15, [r3, #456]	@ 0x1c8
    INV->Vbn_ref = LIMIT(INV->Vbs_ref + INV->Voffset, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 8005f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f74:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 8005f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f7a:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8005f7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f84:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005f88:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8005f8c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005f90:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005f94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f98:	dd07      	ble.n	8005faa <VoltageOpenLoopControl+0xf82>
 8005f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f9c:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005fa0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005fa4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005fa8:	e023      	b.n	8005ff2 <VoltageOpenLoopControl+0xfca>
 8005faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fac:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 8005fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fb2:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8005fb6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fbc:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005fc0:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 8005fc4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005fc8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005fcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fd0:	d507      	bpl.n	8005fe2 <VoltageOpenLoopControl+0xfba>
 8005fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd4:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8005fd8:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8005fdc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005fe0:	e007      	b.n	8005ff2 <VoltageOpenLoopControl+0xfca>
 8005fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fe4:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 8005fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fea:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8005fee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ff4:	edc3 7a73 	vstr	s15, [r3, #460]	@ 0x1cc
    INV->Vcn_ref = LIMIT(INV->Vcs_ref + INV->Voffset, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 8005ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ffa:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 8005ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006000:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8006004:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800600a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800600e:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8006012:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006016:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800601a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800601e:	dd07      	ble.n	8006030 <VoltageOpenLoopControl+0x1008>
 8006020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006022:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8006026:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800602a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800602e:	e023      	b.n	8006078 <VoltageOpenLoopControl+0x1050>
 8006030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006032:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 8006036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006038:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 800603c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006042:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8006046:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 800604a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800604e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006056:	d507      	bpl.n	8006068 <VoltageOpenLoopControl+0x1040>
 8006058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800605a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800605e:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8006062:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006066:	e007      	b.n	8006078 <VoltageOpenLoopControl+0x1050>
 8006068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800606a:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 800606e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006070:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8006074:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800607a:	edc3 7a74 	vstr	s15, [r3, #464]	@ 0x1d0

    Van = INV->Van_ref;
 800607e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006080:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 8006084:	4a52      	ldr	r2, [pc, #328]	@ (80061d0 <VoltageOpenLoopControl+0x11a8>)
 8006086:	6013      	str	r3, [r2, #0]
    Vbn = INV->Vbn_ref;
 8006088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800608a:	f8d3 31cc 	ldr.w	r3, [r3, #460]	@ 0x1cc
 800608e:	4a51      	ldr	r2, [pc, #324]	@ (80061d4 <VoltageOpenLoopControl+0x11ac>)
 8006090:	6013      	str	r3, [r2, #0]
    Vcn = INV->Vcn_ref;
 8006092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006094:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 8006098:	4a4f      	ldr	r2, [pc, #316]	@ (80061d8 <VoltageOpenLoopControl+0x11b0>)
 800609a:	6013      	str	r3, [r2, #0]

    INV->Duty_A = (INV->Van_ref*INV->INV_Vdc + 0.5f);
 800609c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800609e:	ed93 7a72 	vldr	s14, [r3, #456]	@ 0x1c8
 80060a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060a4:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 80060a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060ac:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80060b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80060b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060b6:	edc3 7a75 	vstr	s15, [r3, #468]	@ 0x1d4
    INV->Duty_B = (INV->Vbn_ref*INV->INV_Vdc + 0.5f);
 80060ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060bc:	ed93 7a73 	vldr	s14, [r3, #460]	@ 0x1cc
 80060c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060c2:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 80060c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060ca:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80060ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 80060d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d4:	edc3 7a76 	vstr	s15, [r3, #472]	@ 0x1d8
    INV->Duty_C = (INV->Vcn_ref*INV->INV_Vdc + 0.5f);
 80060d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060da:	ed93 7a74 	vldr	s14, [r3, #464]	@ 0x1d0
 80060de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e0:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 80060e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060e8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80060ec:	ee77 7a87 	vadd.f32	s15, s15, s14
 80060f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f2:	edc3 7a77 	vstr	s15, [r3, #476]	@ 0x1dc

    INV->Duty_A = LIMIT(INV->Duty_A, 0.f, 1.f);
 80060f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f8:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 80060fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006100:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006108:	dd02      	ble.n	8006110 <VoltageOpenLoopControl+0x10e8>
 800610a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800610e:	e00d      	b.n	800612c <VoltageOpenLoopControl+0x1104>
 8006110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006112:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 8006116:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800611a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800611e:	d502      	bpl.n	8006126 <VoltageOpenLoopControl+0x10fe>
 8006120:	f04f 0300 	mov.w	r3, #0
 8006124:	e002      	b.n	800612c <VoltageOpenLoopControl+0x1104>
 8006126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006128:	f8d3 31d4 	ldr.w	r3, [r3, #468]	@ 0x1d4
 800612c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800612e:	f8c2 31d4 	str.w	r3, [r2, #468]	@ 0x1d4
    INV->Duty_B = LIMIT(INV->Duty_B, 0.f, 1.f);
 8006132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006134:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 8006138:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800613c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006144:	dd02      	ble.n	800614c <VoltageOpenLoopControl+0x1124>
 8006146:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800614a:	e00d      	b.n	8006168 <VoltageOpenLoopControl+0x1140>
 800614c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800614e:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 8006152:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800615a:	d502      	bpl.n	8006162 <VoltageOpenLoopControl+0x113a>
 800615c:	f04f 0300 	mov.w	r3, #0
 8006160:	e002      	b.n	8006168 <VoltageOpenLoopControl+0x1140>
 8006162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006164:	f8d3 31d8 	ldr.w	r3, [r3, #472]	@ 0x1d8
 8006168:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800616a:	f8c2 31d8 	str.w	r3, [r2, #472]	@ 0x1d8
    INV->Duty_C = LIMIT(INV->Duty_C, 0.f, 1.f);
 800616e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006170:	edd3 7a77 	vldr	s15, [r3, #476]	@ 0x1dc
 8006174:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006178:	eef4 7ac7 	vcmpe.f32	s15, s14
 800617c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006180:	dd02      	ble.n	8006188 <VoltageOpenLoopControl+0x1160>
 8006182:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8006186:	e00d      	b.n	80061a4 <VoltageOpenLoopControl+0x117c>
 8006188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800618a:	edd3 7a77 	vldr	s15, [r3, #476]	@ 0x1dc
 800618e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006196:	d502      	bpl.n	800619e <VoltageOpenLoopControl+0x1176>
 8006198:	f04f 0300 	mov.w	r3, #0
 800619c:	e002      	b.n	80061a4 <VoltageOpenLoopControl+0x117c>
 800619e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061a0:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 80061a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061a6:	f8c2 31dc 	str.w	r3, [r2, #476]	@ 0x1dc

	PwmSwOn();
 80061aa:	f000 fea7 	bl	8006efc <PwmSwOn>
	PwmDutyUpt();
 80061ae:	f000 fedd 	bl	8006f6c <PwmDutyUpt>

	if (!FLAG.FAULT) PWM_BUF_ON;
 80061b2:	4b0a      	ldr	r3, [pc, #40]	@ (80061dc <VoltageOpenLoopControl+0x11b4>)
 80061b4:	885b      	ldrh	r3, [r3, #2]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d104      	bne.n	80061c4 <VoltageOpenLoopControl+0x119c>
 80061ba:	2201      	movs	r2, #1
 80061bc:	2120      	movs	r1, #32
 80061be:	4808      	ldr	r0, [pc, #32]	@ (80061e0 <VoltageOpenLoopControl+0x11b8>)
 80061c0:	f004 fbac 	bl	800a91c <HAL_GPIO_WritePin>

}
 80061c4:	bf00      	nop
 80061c6:	3728      	adds	r7, #40	@ 0x28
 80061c8:	46bd      	mov	sp, r7
 80061ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061ce:	bf00      	nop
 80061d0:	20003624 	.word	0x20003624
 80061d4:	20003628 	.word	0x20003628
 80061d8:	2000362c 	.word	0x2000362c
 80061dc:	20000020 	.word	0x20000020
 80061e0:	48000400 	.word	0x48000400

080061e4 <VoltageInjection_SquareWave>:

void VoltageInjection_SquareWave(struct INVERTER *INV) {
 80061e4:	b580      	push	{r7, lr}
 80061e6:	ed2d 8b02 	vpush	{d8}
 80061ea:	b082      	sub	sp, #8
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]

	INV->Vmag_inj = 1;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80061f6:	f8c3 2338 	str.w	r2, [r3, #824]	@ 0x338

	INV->Thetar = INV->Thetar_OLC;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
	INV->Thetar_adv = INV->Thetar_OLC;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f8c3 21e4 	str.w	r2, [r3, #484]	@ 0x1e4

	INV->cosThetar = 1;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8006218:	f8c3 21f0 	str.w	r2, [r3, #496]	@ 0x1f0
	INV->sinThetar = 0;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	f04f 0200 	mov.w	r2, #0
 8006222:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4
	INV->cosThetar_adv = 1;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800622c:	f8c3 21f8 	str.w	r2, [r3, #504]	@ 0x1f8
	INV->sinThetar_adv = 0;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f04f 0200 	mov.w	r2, #0
 8006236:	f8c3 21fc 	str.w	r2, [r3, #508]	@ 0x1fc

	if (cnt_inj >= 2) {
 800623a:	4b49      	ldr	r3, [pc, #292]	@ (8006360 <VoltageInjection_SquareWave+0x17c>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	2b01      	cmp	r3, #1
 8006240:	dd0e      	ble.n	8006260 <VoltageInjection_SquareWave+0x7c>
		// 다음 스위칭 주기에 +d 주입
		INV->Vdsr_ref_unsat = INV->Vmag_inj;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f8d3 2338 	ldr.w	r2, [r3, #824]	@ 0x338
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178
		INV->Vqsr_ref_unsat = 0;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f04f 0200 	mov.w	r2, #0
 8006254:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
		cnt_inj = 0;
 8006258:	4b41      	ldr	r3, [pc, #260]	@ (8006360 <VoltageInjection_SquareWave+0x17c>)
 800625a:	2200      	movs	r2, #0
 800625c:	601a      	str	r2, [r3, #0]
 800625e:	e00f      	b.n	8006280 <VoltageInjection_SquareWave+0x9c>
	}
	else {
		// 다음 스위칭 주기에 -d 주입
		INV->Vdsr_ref_unsat = -INV->Vmag_inj;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 8006266:	eef1 7a67 	vneg.f32	s15, s15
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	edc3 7a5e 	vstr	s15, [r3, #376]	@ 0x178
		INV->Vqsr_ref_unsat = 0;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	f04f 0200 	mov.w	r2, #0
 8006276:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
		cnt_inj = 1;
 800627a:	4b39      	ldr	r3, [pc, #228]	@ (8006360 <VoltageInjection_SquareWave+0x17c>)
 800627c:	2201      	movs	r2, #1
 800627e:	601a      	str	r2, [r3, #0]
	}

	cnt_inj++;
 8006280:	4b37      	ldr	r3, [pc, #220]	@ (8006360 <VoltageInjection_SquareWave+0x17c>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	3301      	adds	r3, #1
 8006286:	4a36      	ldr	r2, [pc, #216]	@ (8006360 <VoltageInjection_SquareWave+0x17c>)
 8006288:	6013      	str	r3, [r2, #0]

	INV->Vdsr_ref = LIMIT(INV->Vdsr_ref_unsat, -INV->Vdc*INV_SQRT3, INV->Vdc*INV_SQRT3);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8006296:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8006364 <VoltageInjection_SquareWave+0x180>
 800629a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800629e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80062a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062a6:	dd07      	ble.n	80062b8 <VoltageInjection_SquareWave+0xd4>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80062ae:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8006364 <VoltageInjection_SquareWave+0x180>
 80062b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80062b6:	e01d      	b.n	80062f4 <VoltageInjection_SquareWave+0x110>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80062c4:	eef1 7a67 	vneg.f32	s15, s15
 80062c8:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006364 <VoltageInjection_SquareWave+0x180>
 80062cc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80062d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80062d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062d8:	d509      	bpl.n	80062ee <VoltageInjection_SquareWave+0x10a>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80062e0:	eef1 7a67 	vneg.f32	s15, s15
 80062e4:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8006364 <VoltageInjection_SquareWave+0x180>
 80062e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80062ec:	e002      	b.n	80062f4 <VoltageInjection_SquareWave+0x110>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	edd3 7a5e 	vldr	s15, [r3, #376]	@ 0x178
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
	INV->Vqsr_ref = LIMIT(INV->Vqsr_ref_unsat, -INV->Vdc*INV_SQRT3, INV->Vdc*INV_SQRT3);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8006306:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8006364 <VoltageInjection_SquareWave+0x180>
 800630a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800630e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006316:	dd07      	ble.n	8006328 <VoltageInjection_SquareWave+0x144>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800631e:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8006364 <VoltageInjection_SquareWave+0x180>
 8006322:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006326:	e024      	b.n	8006372 <VoltageInjection_SquareWave+0x18e>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8006334:	eef1 7a67 	vneg.f32	s15, s15
 8006338:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8006364 <VoltageInjection_SquareWave+0x180>
 800633c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006340:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006348:	d510      	bpl.n	800636c <VoltageInjection_SquareWave+0x188>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8006350:	eef1 7a67 	vneg.f32	s15, s15
 8006354:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8006364 <VoltageInjection_SquareWave+0x180>
 8006358:	ee67 7a87 	vmul.f32	s15, s15, s14
 800635c:	e009      	b.n	8006372 <VoltageInjection_SquareWave+0x18e>
 800635e:	bf00      	nop
 8006360:	200034c0 	.word	0x200034c0
 8006364:	3f13cd3a 	.word	0x3f13cd3a
 8006368:	3f5db3d7 	.word	0x3f5db3d7
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	edd3 7a5f 	vldr	s15, [r3, #380]	@ 0x17c
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	edc3 7a64 	vstr	s15, [r3, #400]	@ 0x190
	INV->Vdsr_ref_aw = INV->Vdsr_ref_unsat - INV->Vdsr_ref;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	ed93 7a5e 	vldr	s14, [r3, #376]	@ 0x178
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	edd3 7a63 	vldr	s15, [r3, #396]	@ 0x18c
 8006384:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	edc3 7a68 	vstr	s15, [r3, #416]	@ 0x1a0
	INV->Vqsr_ref_aw = INV->Vqsr_ref_unsat - INV->Vqsr_ref;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	ed93 7a5f 	vldr	s14, [r3, #380]	@ 0x17c
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 800639a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	edc3 7a69 	vstr	s15, [r3, #420]	@ 0x1a4
	INV->Vdss_ref = INV->Vdsr_ref*INV->cosThetar_adv - INV->Vqsr_ref*INV->sinThetar_adv;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	ed93 7a63 	vldr	s14, [r3, #396]	@ 0x18c
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 80063b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	edd3 6a64 	vldr	s13, [r3, #400]	@ 0x190
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 80063c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80063c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	edc3 7a6a 	vstr	s15, [r3, #424]	@ 0x1a8
	INV->Vqss_ref = INV->Vdsr_ref*INV->sinThetar_adv + INV->Vqsr_ref*INV->cosThetar_adv;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	ed93 7a63 	vldr	s14, [r3, #396]	@ 0x18c
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 80063da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	edd3 6a64 	vldr	s13, [r3, #400]	@ 0x190
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 80063ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80063ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	edc3 7a6b 	vstr	s15, [r3, #428]	@ 0x1ac

	INV->Vas_ref = INV->Vdss_ref;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f8d3 21a8 	ldr.w	r2, [r3, #424]	@ 0x1a8
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	f8c3 21b0 	str.w	r2, [r3, #432]	@ 0x1b0
	INV->Vbs_ref = -0.5f*INV->Vdss_ref + SQRT3HALF*INV->Vqss_ref;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	edd3 7a6a 	vldr	s15, [r3, #424]	@ 0x1a8
 800640a:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800640e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	edd3 7a6b 	vldr	s15, [r3, #428]	@ 0x1ac
 8006418:	ed5f 6a2d 	vldr	s13, [pc, #-180]	@ 8006368 <VoltageInjection_SquareWave+0x184>
 800641c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006420:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	edc3 7a6d 	vstr	s15, [r3, #436]	@ 0x1b4
	INV->Vcs_ref = -0.5f*INV->Vdss_ref - SQRT3HALF*INV->Vqss_ref;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	edd3 7a6a 	vldr	s15, [r3, #424]	@ 0x1a8
 8006430:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8006434:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	edd3 7a6b 	vldr	s15, [r3, #428]	@ 0x1ac
 800643e:	ed5f 6a36 	vldr	s13, [pc, #-216]	@ 8006368 <VoltageInjection_SquareWave+0x184>
 8006442:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006446:	ee77 7a67 	vsub.f32	s15, s14, s15
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	edc3 7a6e 	vstr	s15, [r3, #440]	@ 0x1b8

	INV->Vmax = INV->Vas_ref;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	f8d3 21b0 	ldr.w	r2, [r3, #432]	@ 0x1b0
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
	if (INV->Vmax < INV->Vbs_ref) INV->Vmax = INV->Vbs_ref;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 8006468:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800646c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006470:	d505      	bpl.n	800647e <VoltageInjection_SquareWave+0x29a>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	f8d3 21b4 	ldr.w	r2, [r3, #436]	@ 0x1b4
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc
	if (INV->Vmax < INV->Vcs_ref) INV->Vmax = INV->Vcs_ref;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 800648a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800648e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006492:	d505      	bpl.n	80064a0 <VoltageInjection_SquareWave+0x2bc>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	f8d3 21b8 	ldr.w	r2, [r3, #440]	@ 0x1b8
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	f8c3 21bc 	str.w	r2, [r3, #444]	@ 0x1bc

	INV->Vmin = INV->Vas_ref;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f8d3 21b0 	ldr.w	r2, [r3, #432]	@ 0x1b0
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
	if (INV->Vmin > INV->Vbs_ref) INV->Vmin = INV->Vbs_ref;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	ed93 7a70 	vldr	s14, [r3, #448]	@ 0x1c0
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	edd3 7a6d 	vldr	s15, [r3, #436]	@ 0x1b4
 80064b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80064bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064c0:	dd05      	ble.n	80064ce <VoltageInjection_SquareWave+0x2ea>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	f8d3 21b4 	ldr.w	r2, [r3, #436]	@ 0x1b4
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
	if (INV->Vmin > INV->Vcs_ref) INV->Vmin = INV->Vcs_ref;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	ed93 7a70 	vldr	s14, [r3, #448]	@ 0x1c0
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	edd3 7a6e 	vldr	s15, [r3, #440]	@ 0x1b8
 80064da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80064de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064e2:	dd05      	ble.n	80064f0 <VoltageInjection_SquareWave+0x30c>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	f8d3 21b8 	ldr.w	r2, [r3, #440]	@ 0x1b8
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0

	INV->Voffset = -0.5f * (INV->Vmax + INV->Vmin);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	ed93 7a6f 	vldr	s14, [r3, #444]	@ 0x1bc
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	edd3 7a70 	vldr	s15, [r3, #448]	@ 0x1c0
 80064fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006500:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8006504:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	edc3 7a71 	vstr	s15, [r3, #452]	@ 0x1c4

	INV->Idss_ref = INV->Idsr_ref*INV->cosThetar_adv - INV->Iqsr_ref*INV->sinThetar_adv;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	ed93 7a3f 	vldr	s14, [r3, #252]	@ 0xfc
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 800651a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	edd3 6a49 	vldr	s13, [r3, #292]	@ 0x124
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 800652a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800652e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	edc3 7abb 	vstr	s15, [r3, #748]	@ 0x2ec
	INV->Iqss_ref = INV->Idsr_ref*INV->sinThetar_adv + INV->Iqsr_ref*INV->cosThetar_adv;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	ed93 7a3f 	vldr	s14, [r3, #252]	@ 0xfc
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	edd3 7a7f 	vldr	s15, [r3, #508]	@ 0x1fc
 8006544:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	edd3 6a49 	vldr	s13, [r3, #292]	@ 0x124
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	edd3 7a7e 	vldr	s15, [r3, #504]	@ 0x1f8
 8006554:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006558:	ee77 7a27 	vadd.f32	s15, s14, s15
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	edc3 7abc 	vstr	s15, [r3, #752]	@ 0x2f0

	INV->Ia_ref = INV->Idss_ref;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	f8d3 22ec 	ldr.w	r2, [r3, #748]	@ 0x2ec
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	f8c3 22f4 	str.w	r2, [r3, #756]	@ 0x2f4
	INV->Ib_ref = -0.5f*INV->Idss_ref + SQRT3HALF*INV->Iqss_ref;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	edd3 7abb 	vldr	s15, [r3, #748]	@ 0x2ec
 8006574:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8006578:	ee27 7a87 	vmul.f32	s14, s15, s14
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	edd3 7abc 	vldr	s15, [r3, #752]	@ 0x2f0
 8006582:	ed5f 6a87 	vldr	s13, [pc, #-540]	@ 8006368 <VoltageInjection_SquareWave+0x184>
 8006586:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800658a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	edc3 7abe 	vstr	s15, [r3, #760]	@ 0x2f8
	INV->Ic_ref = -0.5f*INV->Idss_ref - SQRT3HALF*INV->Iqss_ref;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	edd3 7abb 	vldr	s15, [r3, #748]	@ 0x2ec
 800659a:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800659e:	ee27 7a87 	vmul.f32	s14, s15, s14
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	edd3 7abc 	vldr	s15, [r3, #752]	@ 0x2f0
 80065a8:	ed5f 6a91 	vldr	s13, [pc, #-580]	@ 8006368 <VoltageInjection_SquareWave+0x184>
 80065ac:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80065b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	edc3 7abf 	vstr	s15, [r3, #764]	@ 0x2fc

	INV->Va_NLC = INV->A_NLC*atanf(INV->B_NLC*INV->Ia_ref);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	ed93 8ac0 	vldr	s16, [r3, #768]	@ 0x300
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	ed93 7ac1 	vldr	s14, [r3, #772]	@ 0x304
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	edd3 7abd 	vldr	s15, [r3, #756]	@ 0x2f4
 80065cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065d0:	eeb0 0a67 	vmov.f32	s0, s15
 80065d4:	f009 fb18 	bl	800fc08 <atanf>
 80065d8:	eef0 7a40 	vmov.f32	s15, s0
 80065dc:	ee68 7a27 	vmul.f32	s15, s16, s15
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	edc3 7ac3 	vstr	s15, [r3, #780]	@ 0x30c
	INV->Vb_NLC = INV->A_NLC*atanf(INV->B_NLC*INV->Ib_ref);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	ed93 8ac0 	vldr	s16, [r3, #768]	@ 0x300
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	ed93 7ac1 	vldr	s14, [r3, #772]	@ 0x304
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	edd3 7abe 	vldr	s15, [r3, #760]	@ 0x2f8
 80065f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065fc:	eeb0 0a67 	vmov.f32	s0, s15
 8006600:	f009 fb02 	bl	800fc08 <atanf>
 8006604:	eef0 7a40 	vmov.f32	s15, s0
 8006608:	ee68 7a27 	vmul.f32	s15, s16, s15
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	edc3 7ac4 	vstr	s15, [r3, #784]	@ 0x310
	INV->Vc_NLC = INV->A_NLC*atanf(INV->B_NLC*INV->Ic_ref);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	ed93 8ac0 	vldr	s16, [r3, #768]	@ 0x300
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	ed93 7ac1 	vldr	s14, [r3, #772]	@ 0x304
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	edd3 7abf 	vldr	s15, [r3, #764]	@ 0x2fc
 8006624:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006628:	eeb0 0a67 	vmov.f32	s0, s15
 800662c:	f009 faec 	bl	800fc08 <atanf>
 8006630:	eef0 7a40 	vmov.f32	s15, s0
 8006634:	ee68 7a27 	vmul.f32	s15, s16, s15
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	edc3 7ac5 	vstr	s15, [r3, #788]	@ 0x314

	INV->Van_ref = LIMIT(INV->Vas_ref + INV->Voffset + INV->Va_NLC, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 800664a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	edd3 7ac3 	vldr	s15, [r3, #780]	@ 0x30c
 8006654:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800665e:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8006662:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006666:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800666a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800666e:	dd07      	ble.n	8006680 <VoltageInjection_SquareWave+0x49c>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8006676:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800667a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800667e:	e02d      	b.n	80066dc <VoltageInjection_SquareWave+0x4f8>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 800668c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	edd3 7ac3 	vldr	s15, [r3, #780]	@ 0x30c
 8006696:	ee37 7a27 	vadd.f32	s14, s14, s15
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80066a0:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 80066a4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80066a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80066ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066b0:	d507      	bpl.n	80066c2 <VoltageInjection_SquareWave+0x4de>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80066b8:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80066bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80066c0:	e00c      	b.n	80066dc <VoltageInjection_SquareWave+0x4f8>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	ed93 7a6c 	vldr	s14, [r3, #432]	@ 0x1b0
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 80066ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	edd3 7ac3 	vldr	s15, [r3, #780]	@ 0x30c
 80066d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	edc3 7a72 	vstr	s15, [r3, #456]	@ 0x1c8
	INV->Vbn_ref = LIMIT(INV->Vbs_ref + INV->Voffset + INV->Vb_NLC, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 80066ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	edd3 7ac4 	vldr	s15, [r3, #784]	@ 0x310
 80066f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8006702:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8006706:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800670a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800670e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006712:	dd07      	ble.n	8006724 <VoltageInjection_SquareWave+0x540>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800671a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800671e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006722:	e02d      	b.n	8006780 <VoltageInjection_SquareWave+0x59c>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8006730:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	edd3 7ac4 	vldr	s15, [r3, #784]	@ 0x310
 800673a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8006744:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 8006748:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800674c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006754:	d507      	bpl.n	8006766 <VoltageInjection_SquareWave+0x582>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800675c:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8006760:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006764:	e00c      	b.n	8006780 <VoltageInjection_SquareWave+0x59c>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	ed93 7a6d 	vldr	s14, [r3, #436]	@ 0x1b4
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8006772:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	edd3 7ac4 	vldr	s15, [r3, #784]	@ 0x310
 800677c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	edc3 7a73 	vstr	s15, [r3, #460]	@ 0x1cc
	INV->Vcn_ref = LIMIT(INV->Vcs_ref + INV->Voffset + INV->Vc_NLC, -0.5f*INV->Vdc, 0.5f*INV->Vdc);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8006792:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	edd3 7ac5 	vldr	s15, [r3, #788]	@ 0x314
 800679c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80067a6:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80067aa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80067ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80067b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067b6:	dd07      	ble.n	80067c8 <VoltageInjection_SquareWave+0x5e4>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80067be:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80067c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80067c6:	e02d      	b.n	8006824 <VoltageInjection_SquareWave+0x640>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 80067d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	edd3 7ac5 	vldr	s15, [r3, #788]	@ 0x314
 80067de:	ee37 7a27 	vadd.f32	s14, s14, s15
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80067e8:	eefe 6a00 	vmov.f32	s13, #224	@ 0xbf000000 -0.5
 80067ec:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80067f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80067f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067f8:	d507      	bpl.n	800680a <VoltageInjection_SquareWave+0x626>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8006800:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8006804:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006808:	e00c      	b.n	8006824 <VoltageInjection_SquareWave+0x640>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	ed93 7a6e 	vldr	s14, [r3, #440]	@ 0x1b8
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	edd3 7a71 	vldr	s15, [r3, #452]	@ 0x1c4
 8006816:	ee37 7a27 	vadd.f32	s14, s14, s15
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	edd3 7ac5 	vldr	s15, [r3, #788]	@ 0x314
 8006820:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	edc3 7a74 	vstr	s15, [r3, #464]	@ 0x1d0

	INV->Duty_A = (INV->Van_ref*INV->INV_Vdc + 0.5f);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	ed93 7a72 	vldr	s14, [r3, #456]	@ 0x1c8
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8006836:	ee67 7a27 	vmul.f32	s15, s14, s15
 800683a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800683e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	edc3 7a75 	vstr	s15, [r3, #468]	@ 0x1d4
	INV->Duty_B = (INV->Vbn_ref*INV->INV_Vdc + 0.5f);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	ed93 7a73 	vldr	s14, [r3, #460]	@ 0x1cc
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8006854:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006858:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800685c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	edc3 7a76 	vstr	s15, [r3, #472]	@ 0x1d8
	INV->Duty_C = (INV->Vcn_ref*INV->INV_Vdc + 0.5f);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	ed93 7a74 	vldr	s14, [r3, #464]	@ 0x1d0
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8006872:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006876:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800687a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	edc3 7a77 	vstr	s15, [r3, #476]	@ 0x1dc

	INV->Duty_A = LIMIT(INV->Duty_A, 0.f, 1.f);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 800688a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800688e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006896:	dd02      	ble.n	800689e <VoltageInjection_SquareWave+0x6ba>
 8006898:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800689c:	e00d      	b.n	80068ba <VoltageInjection_SquareWave+0x6d6>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	edd3 7a75 	vldr	s15, [r3, #468]	@ 0x1d4
 80068a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80068a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068ac:	d502      	bpl.n	80068b4 <VoltageInjection_SquareWave+0x6d0>
 80068ae:	f04f 0300 	mov.w	r3, #0
 80068b2:	e002      	b.n	80068ba <VoltageInjection_SquareWave+0x6d6>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	f8d3 31d4 	ldr.w	r3, [r3, #468]	@ 0x1d4
 80068ba:	687a      	ldr	r2, [r7, #4]
 80068bc:	f8c2 31d4 	str.w	r3, [r2, #468]	@ 0x1d4
	INV->Duty_B = LIMIT(INV->Duty_B, 0.f, 1.f);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 80068c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80068ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80068ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068d2:	dd02      	ble.n	80068da <VoltageInjection_SquareWave+0x6f6>
 80068d4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80068d8:	e00d      	b.n	80068f6 <VoltageInjection_SquareWave+0x712>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	edd3 7a76 	vldr	s15, [r3, #472]	@ 0x1d8
 80068e0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80068e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068e8:	d502      	bpl.n	80068f0 <VoltageInjection_SquareWave+0x70c>
 80068ea:	f04f 0300 	mov.w	r3, #0
 80068ee:	e002      	b.n	80068f6 <VoltageInjection_SquareWave+0x712>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	f8d3 31d8 	ldr.w	r3, [r3, #472]	@ 0x1d8
 80068f6:	687a      	ldr	r2, [r7, #4]
 80068f8:	f8c2 31d8 	str.w	r3, [r2, #472]	@ 0x1d8
	INV->Duty_C = LIMIT(INV->Duty_C, 0.f, 1.f);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	edd3 7a77 	vldr	s15, [r3, #476]	@ 0x1dc
 8006902:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006906:	eef4 7ac7 	vcmpe.f32	s15, s14
 800690a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800690e:	dd02      	ble.n	8006916 <VoltageInjection_SquareWave+0x732>
 8006910:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8006914:	e00d      	b.n	8006932 <VoltageInjection_SquareWave+0x74e>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	edd3 7a77 	vldr	s15, [r3, #476]	@ 0x1dc
 800691c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006924:	d502      	bpl.n	800692c <VoltageInjection_SquareWave+0x748>
 8006926:	f04f 0300 	mov.w	r3, #0
 800692a:	e002      	b.n	8006932 <VoltageInjection_SquareWave+0x74e>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 8006932:	687a      	ldr	r2, [r7, #4]
 8006934:	f8c2 31dc 	str.w	r3, [r2, #476]	@ 0x1dc

	PwmDutyUpt();
 8006938:	f000 fb18 	bl	8006f6c <PwmDutyUpt>
	PwmSwOn();
 800693c:	f000 fade 	bl	8006efc <PwmSwOn>

	if (!FLAG.FAULT) PWM_BUF_ON;
 8006940:	4b07      	ldr	r3, [pc, #28]	@ (8006960 <VoltageInjection_SquareWave+0x77c>)
 8006942:	885b      	ldrh	r3, [r3, #2]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d104      	bne.n	8006952 <VoltageInjection_SquareWave+0x76e>
 8006948:	2201      	movs	r2, #1
 800694a:	2120      	movs	r1, #32
 800694c:	4805      	ldr	r0, [pc, #20]	@ (8006964 <VoltageInjection_SquareWave+0x780>)
 800694e:	f003 ffe5 	bl	800a91c <HAL_GPIO_WritePin>

}
 8006952:	bf00      	nop
 8006954:	3708      	adds	r7, #8
 8006956:	46bd      	mov	sp, r7
 8006958:	ecbd 8b02 	vpop	{d8}
 800695c:	bd80      	pop	{r7, pc}
 800695e:	bf00      	nop
 8006960:	20000020 	.word	0x20000020
 8006964:	48000400 	.word	0x48000400

08006968 <Hallsensor_Observer>:

void Hallsensor_Observer(struct INVERTER *INV){ // speed calculation
 8006968:	b580      	push	{r7, lr}
 800696a:	b082      	sub	sp, #8
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]

//	INV->hallSensorValue = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1);

	INV->Thetar_err_Hall = BOUND_PI(INV->Thetar_Hall_PLL - INV->Thetar_est_Hall);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	ed93 7ad9 	vldr	s14, [r3, #868]	@ 0x364
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	edd3 7ada 	vldr	s15, [r3, #872]	@ 0x368
 800697c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006980:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006988:	dd22      	ble.n	80069d0 <Hallsensor_Observer+0x68>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	ed93 7ad9 	vldr	s14, [r3, #868]	@ 0x364
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	edd3 7ada 	vldr	s15, [r3, #872]	@ 0x368
 8006996:	ee37 7a67 	vsub.f32	s14, s14, s15
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	edd3 6ad9 	vldr	s13, [r3, #868]	@ 0x364
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	edd3 7ada 	vldr	s15, [r3, #872]	@ 0x368
 80069a6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80069aa:	eddf 6a94 	vldr	s13, [pc, #592]	@ 8006bfc <Hallsensor_Observer+0x294>
 80069ae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80069b2:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80069b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80069be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80069c2:	eddf 6a8f 	vldr	s13, [pc, #572]	@ 8006c00 <Hallsensor_Observer+0x298>
 80069c6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80069ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80069ce:	e021      	b.n	8006a14 <Hallsensor_Observer+0xac>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	ed93 7ad9 	vldr	s14, [r3, #868]	@ 0x364
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	edd3 7ada 	vldr	s15, [r3, #872]	@ 0x368
 80069dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	edd3 6ad9 	vldr	s13, [r3, #868]	@ 0x364
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	edd3 7ada 	vldr	s15, [r3, #872]	@ 0x368
 80069ec:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80069f0:	eddf 6a82 	vldr	s13, [pc, #520]	@ 8006bfc <Hallsensor_Observer+0x294>
 80069f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80069f8:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80069fc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006a00:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006a04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006a08:	eddf 6a7d 	vldr	s13, [pc, #500]	@ 8006c00 <Hallsensor_Observer+0x298>
 8006a0c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006a10:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	edc3 7adb 	vstr	s15, [r3, #876]	@ 0x36c
//	INV->Thetar_Hall_PLL = BOUND_PI(INV->Thetar_Hall_PLL);
//	INV->Thetar_err_Hall = INV->Thetar_Hall_PLL - INV->Thetar_est_Hall;
	INV->integ_PLL_Hall += Tsamp * INV->Ki_PLL_Hall * INV->Thetar_err_Hall;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	ed93 7ae8 	vldr	s14, [r3, #928]	@ 0x3a0
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	edd3 7ae7 	vldr	s15, [r3, #924]	@ 0x39c
 8006a26:	eddf 6a77 	vldr	s13, [pc, #476]	@ 8006c04 <Hallsensor_Observer+0x29c>
 8006a2a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	edd3 7adb 	vldr	s15, [r3, #876]	@ 0x36c
 8006a34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006a38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	edc3 7ae8 	vstr	s15, [r3, #928]	@ 0x3a0
	INV->Wr_est_Hall = INV->Kp_PLL_Hall * INV->Thetar_err_Hall + INV->integ_PLL_Hall;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	ed93 7ae6 	vldr	s14, [r3, #920]	@ 0x398
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	edd3 7adb 	vldr	s15, [r3, #876]	@ 0x36c
 8006a4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	edd3 7ae8 	vldr	s15, [r3, #928]	@ 0x3a0
 8006a58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	edc3 7ae4 	vstr	s15, [r3, #912]	@ 0x390
	INV->Thetar_est_Hall += Tsamp * INV->Wr_est_Hall;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	ed93 7ada 	vldr	s14, [r3, #872]	@ 0x368
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	edd3 7ae4 	vldr	s15, [r3, #912]	@ 0x390
 8006a6e:	eddf 6a65 	vldr	s13, [pc, #404]	@ 8006c04 <Hallsensor_Observer+0x29c>
 8006a72:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006a76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	edc3 7ada 	vstr	s15, [r3, #872]	@ 0x368
	INV->Thetar_est_Hall = BOUND_PI(INV->Thetar_est_Hall);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	edd3 7ada 	vldr	s15, [r3, #872]	@ 0x368
 8006a86:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006a8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a8e:	dd18      	ble.n	8006ac2 <Hallsensor_Observer+0x15a>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	ed93 7ada 	vldr	s14, [r3, #872]	@ 0x368
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	edd3 7ada 	vldr	s15, [r3, #872]	@ 0x368
 8006a9c:	eddf 6a57 	vldr	s13, [pc, #348]	@ 8006bfc <Hallsensor_Observer+0x294>
 8006aa0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006aa4:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8006aa8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006aac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006ab0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006ab4:	eddf 6a52 	vldr	s13, [pc, #328]	@ 8006c00 <Hallsensor_Observer+0x298>
 8006ab8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006abc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006ac0:	e017      	b.n	8006af2 <Hallsensor_Observer+0x18a>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	ed93 7ada 	vldr	s14, [r3, #872]	@ 0x368
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	edd3 7ada 	vldr	s15, [r3, #872]	@ 0x368
 8006ace:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 8006bfc <Hallsensor_Observer+0x294>
 8006ad2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006ad6:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8006ada:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006ade:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006ae2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006ae6:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8006c00 <Hallsensor_Observer+0x298>
 8006aea:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006aee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	edc3 7ada 	vstr	s15, [r3, #872]	@ 0x368

//	if (fabs(INV->Wr_est_Hall) < 20){
//		INV->Wr_est_Hall = 0;
//	}

	INV->Wr = INV->Wr_est_Hall;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	f8d3 2390 	ldr.w	r2, [r3, #912]	@ 0x390
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
	INV->Wrm = INV->Wr * INV->INV_PP;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	ed93 7a29 	vldr	s14, [r3, #164]	@ 0xa4
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	edd3 7a07 	vldr	s15, [r3, #28]
 8006b10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	edc3 7a2a 	vstr	s15, [r3, #168]	@ 0xa8
	INV->Wrpm = INV->Wrm*Rm2Rpm;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	edd3 7a2a 	vldr	s15, [r3, #168]	@ 0xa8
 8006b20:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8006c08 <Hallsensor_Observer+0x2a0>
 8006b24:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	edc3 7a2b 	vstr	s15, [r3, #172]	@ 0xac

	INV->hall_a = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6);
 8006b2e:	2140      	movs	r1, #64	@ 0x40
 8006b30:	4836      	ldr	r0, [pc, #216]	@ (8006c0c <Hallsensor_Observer+0x2a4>)
 8006b32:	f003 fedb 	bl	800a8ec <HAL_GPIO_ReadPin>
 8006b36:	4603      	mov	r3, r0
 8006b38:	461a      	mov	r2, r3
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f883 234c 	strb.w	r2, [r3, #844]	@ 0x34c
	INV->hall_b = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7);
 8006b40:	2180      	movs	r1, #128	@ 0x80
 8006b42:	4832      	ldr	r0, [pc, #200]	@ (8006c0c <Hallsensor_Observer+0x2a4>)
 8006b44:	f003 fed2 	bl	800a8ec <HAL_GPIO_ReadPin>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	461a      	mov	r2, r3
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	f883 234d 	strb.w	r2, [r3, #845]	@ 0x34d
	INV->hall_c = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8);
 8006b52:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006b56:	482d      	ldr	r0, [pc, #180]	@ (8006c0c <Hallsensor_Observer+0x2a4>)
 8006b58:	f003 fec8 	bl	800a8ec <HAL_GPIO_ReadPin>
 8006b5c:	4603      	mov	r3, r0
 8006b5e:	461a      	mov	r2, r3
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	f883 234e 	strb.w	r2, [r3, #846]	@ 0x34e

	INV->hall_state = GetHallSensorState(INV->hall_a,INV->hall_b,INV->hall_c);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f893 034c 	ldrb.w	r0, [r3, #844]	@ 0x34c
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f893 134d 	ldrb.w	r1, [r3, #845]	@ 0x34d
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	f893 334e 	ldrb.w	r3, [r3, #846]	@ 0x34e
 8006b78:	461a      	mov	r2, r3
 8006b7a:	f000 f853 	bl	8006c24 <GetHallSensorState>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	461a      	mov	r2, r3
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

	switch(INV->hall_state){
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8006b8e:	3b01      	subs	r3, #1
 8006b90:	2b05      	cmp	r3, #5
 8006b92:	d82e      	bhi.n	8006bf2 <Hallsensor_Observer+0x28a>
 8006b94:	a201      	add	r2, pc, #4	@ (adr r2, 8006b9c <Hallsensor_Observer+0x234>)
 8006b96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b9a:	bf00      	nop
 8006b9c:	08006bd5 	.word	0x08006bd5
 8006ba0:	08006be9 	.word	0x08006be9
 8006ba4:	08006bdf 	.word	0x08006bdf
 8006ba8:	08006bc1 	.word	0x08006bc1
 8006bac:	08006bcb 	.word	0x08006bcb
 8006bb0:	08006bb5 	.word	0x08006bb5
		case 6:
			INV->Thetar_Hall_PLL = 0.;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f04f 0200 	mov.w	r2, #0
 8006bba:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
			break;
 8006bbe:	e018      	b.n	8006bf2 <Hallsensor_Observer+0x28a>
		case 4:
			INV->Thetar_Hall_PLL = PIOF3;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	4a13      	ldr	r2, [pc, #76]	@ (8006c10 <Hallsensor_Observer+0x2a8>)
 8006bc4:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
			break;
 8006bc8:	e013      	b.n	8006bf2 <Hallsensor_Observer+0x28a>
		case 5:
			INV->Thetar_Hall_PLL = 2*PIOF3;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	4a11      	ldr	r2, [pc, #68]	@ (8006c14 <Hallsensor_Observer+0x2ac>)
 8006bce:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
			break;
 8006bd2:	e00e      	b.n	8006bf2 <Hallsensor_Observer+0x28a>
		case 1:
			INV->Thetar_Hall_PLL = 3*PIOF3;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	4a10      	ldr	r2, [pc, #64]	@ (8006c18 <Hallsensor_Observer+0x2b0>)
 8006bd8:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
			break;
 8006bdc:	e009      	b.n	8006bf2 <Hallsensor_Observer+0x28a>
		case 3:
			INV->Thetar_Hall_PLL = -2*PIOF3;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	4a0e      	ldr	r2, [pc, #56]	@ (8006c1c <Hallsensor_Observer+0x2b4>)
 8006be2:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
			break;
 8006be6:	e004      	b.n	8006bf2 <Hallsensor_Observer+0x28a>
		case 2:
			INV->Thetar_Hall_PLL = -PIOF3;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	4a0d      	ldr	r2, [pc, #52]	@ (8006c20 <Hallsensor_Observer+0x2b8>)
 8006bec:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
			break;
 8006bf0:	bf00      	nop
//			}
//			break;
//		}
//	}
//	INV->hall_state_old = INV->hall_state;
}
 8006bf2:	bf00      	nop
 8006bf4:	3708      	adds	r7, #8
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}
 8006bfa:	bf00      	nop
 8006bfc:	3e22f983 	.word	0x3e22f983
 8006c00:	40c90fdb 	.word	0x40c90fdb
 8006c04:	38d1b717 	.word	0x38d1b717
 8006c08:	4118c9eb 	.word	0x4118c9eb
 8006c0c:	48000800 	.word	0x48000800
 8006c10:	3f860a92 	.word	0x3f860a92
 8006c14:	40060a92 	.word	0x40060a92
 8006c18:	40490fdb 	.word	0x40490fdb
 8006c1c:	c0060a92 	.word	0xc0060a92
 8006c20:	bf860a92 	.word	0xbf860a92

08006c24 <GetHallSensorState>:

uint8_t GetHallSensorState(GPIO_PinState hall_sensor_1, GPIO_PinState hall_sensor_2, GPIO_PinState hall_sensor_3)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b085      	sub	sp, #20
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	4603      	mov	r3, r0
 8006c2c:	71fb      	strb	r3, [r7, #7]
 8006c2e:	460b      	mov	r3, r1
 8006c30:	71bb      	strb	r3, [r7, #6]
 8006c32:	4613      	mov	r3, r2
 8006c34:	717b      	strb	r3, [r7, #5]
    uint8_t hall_state = 0;
 8006c36:	2300      	movs	r3, #0
 8006c38:	73fb      	strb	r3, [r7, #15]

    // Shift and combine the states to form a 3-bit value
    hall_state |= (hall_sensor_1 == GPIO_PIN_SET) ? 0x01 : 0x00;
 8006c3a:	79fb      	ldrb	r3, [r7, #7]
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	bf0c      	ite	eq
 8006c40:	2301      	moveq	r3, #1
 8006c42:	2300      	movne	r3, #0
 8006c44:	b2db      	uxtb	r3, r3
 8006c46:	b25a      	sxtb	r2, r3
 8006c48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c4c:	4313      	orrs	r3, r2
 8006c4e:	b25b      	sxtb	r3, r3
 8006c50:	73fb      	strb	r3, [r7, #15]
    hall_state |= (hall_sensor_2 == GPIO_PIN_SET) ? 0x02 : 0x00;
 8006c52:	79bb      	ldrb	r3, [r7, #6]
 8006c54:	2b01      	cmp	r3, #1
 8006c56:	d101      	bne.n	8006c5c <GetHallSensorState+0x38>
 8006c58:	2202      	movs	r2, #2
 8006c5a:	e000      	b.n	8006c5e <GetHallSensorState+0x3a>
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	b25b      	sxtb	r3, r3
 8006c66:	73fb      	strb	r3, [r7, #15]
    hall_state |= (hall_sensor_3 == GPIO_PIN_SET) ? 0x04 : 0x00;
 8006c68:	797b      	ldrb	r3, [r7, #5]
 8006c6a:	2b01      	cmp	r3, #1
 8006c6c:	d101      	bne.n	8006c72 <GetHallSensorState+0x4e>
 8006c6e:	2204      	movs	r2, #4
 8006c70:	e000      	b.n	8006c74 <GetHallSensorState+0x50>
 8006c72:	2200      	movs	r2, #0
 8006c74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	b25b      	sxtb	r3, r3
 8006c7c:	73fb      	strb	r3, [r7, #15]

    return hall_state;
 8006c7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c80:	4618      	mov	r0, r3
 8006c82:	3714      	adds	r7, #20
 8006c84:	46bd      	mov	sp, r7
 8006c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8a:	4770      	bx	lr

08006c8c <HallPosition_Test>:

void HallPosition_Test(struct INVERTER *INV){
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b082      	sub	sp, #8
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
	//INV->Duty_Test = 0.01;
	switch (INV->duty_state){
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 8006c9a:	3b01      	subs	r3, #1
 8006c9c:	2b05      	cmp	r3, #5
 8006c9e:	d878      	bhi.n	8006d92 <HallPosition_Test+0x106>
 8006ca0:	a201      	add	r2, pc, #4	@ (adr r2, 8006ca8 <HallPosition_Test+0x1c>)
 8006ca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ca6:	bf00      	nop
 8006ca8:	08006cc1 	.word	0x08006cc1
 8006cac:	08006ce3 	.word	0x08006ce3
 8006cb0:	08006d07 	.word	0x08006d07
 8006cb4:	08006d29 	.word	0x08006d29
 8006cb8:	08006d4d 	.word	0x08006d4d
 8006cbc:	08006d6f 	.word	0x08006d6f
	case 1: // vector [1 0 0]
		INV->Duty_A = INV->Duty_Test;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f8d3 23a4 	ldr.w	r2, [r3, #932]	@ 0x3a4
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
		INV->Duty_B = 0;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	f04f 0200 	mov.w	r2, #0
 8006cd2:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
		INV->Duty_C = 0;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f04f 0200 	mov.w	r2, #0
 8006cdc:	f8c3 21dc 	str.w	r2, [r3, #476]	@ 0x1dc
		break;
 8006ce0:	e067      	b.n	8006db2 <HallPosition_Test+0x126>
	case 2: // vector [1 1 0]
		INV->Duty_A = INV->Duty_Test;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	f8d3 23a4 	ldr.w	r2, [r3, #932]	@ 0x3a4
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
		INV->Duty_B = INV->Duty_Test;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f8d3 23a4 	ldr.w	r2, [r3, #932]	@ 0x3a4
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
		INV->Duty_C = 0;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	f04f 0200 	mov.w	r2, #0
 8006d00:	f8c3 21dc 	str.w	r2, [r3, #476]	@ 0x1dc
		break;
 8006d04:	e055      	b.n	8006db2 <HallPosition_Test+0x126>
	case 3: // vector [0 1 0]
		INV->Duty_A = 0;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	f04f 0200 	mov.w	r2, #0
 8006d0c:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
		INV->Duty_B = INV->Duty_Test;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f8d3 23a4 	ldr.w	r2, [r3, #932]	@ 0x3a4
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
		INV->Duty_C = 0;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	f04f 0200 	mov.w	r2, #0
 8006d22:	f8c3 21dc 	str.w	r2, [r3, #476]	@ 0x1dc
		break;
 8006d26:	e044      	b.n	8006db2 <HallPosition_Test+0x126>
	case 4: // vector [0 1 1]
		INV->Duty_A = 0;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	f04f 0200 	mov.w	r2, #0
 8006d2e:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
		INV->Duty_B = INV->Duty_Test;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	f8d3 23a4 	ldr.w	r2, [r3, #932]	@ 0x3a4
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
		INV->Duty_C = INV->Duty_Test;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f8d3 23a4 	ldr.w	r2, [r3, #932]	@ 0x3a4
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	f8c3 21dc 	str.w	r2, [r3, #476]	@ 0x1dc
		break;
 8006d4a:	e032      	b.n	8006db2 <HallPosition_Test+0x126>
	case 5: // vector [0 0 1]
		INV->Duty_A = 0;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	f04f 0200 	mov.w	r2, #0
 8006d52:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
		INV->Duty_B = 0;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f04f 0200 	mov.w	r2, #0
 8006d5c:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
		INV->Duty_C = INV->Duty_Test;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f8d3 23a4 	ldr.w	r2, [r3, #932]	@ 0x3a4
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	f8c3 21dc 	str.w	r2, [r3, #476]	@ 0x1dc
		break;
 8006d6c:	e021      	b.n	8006db2 <HallPosition_Test+0x126>
	case 6: // vector [1 0 1]
		INV->Duty_A = INV->Duty_Test;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	f8d3 23a4 	ldr.w	r2, [r3, #932]	@ 0x3a4
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
		INV->Duty_B = 0;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	f04f 0200 	mov.w	r2, #0
 8006d80:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
		INV->Duty_C = INV->Duty_Test;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f8d3 23a4 	ldr.w	r2, [r3, #932]	@ 0x3a4
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f8c3 21dc 	str.w	r2, [r3, #476]	@ 0x1dc
		break;
 8006d90:	e00f      	b.n	8006db2 <HallPosition_Test+0x126>
	default: // vector [0 0 0]
		INV->Duty_A = 0;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	f04f 0200 	mov.w	r2, #0
 8006d98:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
		INV->Duty_B = 0;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	f04f 0200 	mov.w	r2, #0
 8006da2:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
		INV->Duty_C = 0;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	f04f 0200 	mov.w	r2, #0
 8006dac:	f8c3 21dc 	str.w	r2, [r3, #476]	@ 0x1dc
		break;
 8006db0:	bf00      	nop
	}
	PwmDutyUpt();
 8006db2:	f000 f8db 	bl	8006f6c <PwmDutyUpt>
	PwmSwOn();
 8006db6:	f000 f8a1 	bl	8006efc <PwmSwOn>
}
 8006dba:	bf00      	nop
 8006dbc:	3708      	adds	r7, #8
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd80      	pop	{r7, pc}
 8006dc2:	bf00      	nop

08006dc4 <Align>:

void Align(struct INVERTER *INV) {
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b082      	sub	sp, #8
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]

    INV->Thetar = 0.;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f04f 0200 	mov.w	r2, #0
 8006dd2:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0

    switch (Mode_align) {
 8006dd6:	4b43      	ldr	r3, [pc, #268]	@ (8006ee4 <Align+0x120>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	2b03      	cmp	r3, #3
 8006ddc:	d873      	bhi.n	8006ec6 <Align+0x102>
 8006dde:	a201      	add	r2, pc, #4	@ (adr r2, 8006de4 <Align+0x20>)
 8006de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006de4:	08006df5 	.word	0x08006df5
 8006de8:	08006e25 	.word	0x08006e25
 8006dec:	08006e67 	.word	0x08006e67
 8006df0:	08006eb3 	.word	0x08006eb3
    case 0:
        Align_done = 0;
 8006df4:	4b3c      	ldr	r3, [pc, #240]	@ (8006ee8 <Align+0x124>)
 8006df6:	2200      	movs	r2, #0
 8006df8:	601a      	str	r2, [r3, #0]
        INV->Thetar_offset = 0.;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	f04f 0200 	mov.w	r2, #0
 8006e00:	f8c3 21ec 	str.w	r2, [r3, #492]	@ 0x1ec
        INV->Idsr_ref = INV->Idsr_align;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	f8d3 223c 	ldr.w	r2, [r3, #572]	@ 0x23c
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
        Time_align = 0.;
 8006e10:	4b36      	ldr	r3, [pc, #216]	@ (8006eec <Align+0x128>)
 8006e12:	f04f 0200 	mov.w	r2, #0
 8006e16:	601a      	str	r2, [r3, #0]
        Mode_align++;
 8006e18:	4b32      	ldr	r3, [pc, #200]	@ (8006ee4 <Align+0x120>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	3301      	adds	r3, #1
 8006e1e:	4a31      	ldr	r2, [pc, #196]	@ (8006ee4 <Align+0x120>)
 8006e20:	6013      	str	r3, [r2, #0]
        break;
 8006e22:	e051      	b.n	8006ec8 <Align+0x104>
    case 1:
        CurrentControl(INV);
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f7fb faab 	bl	8002380 <CurrentControl>
		PwmDutyUpt();
 8006e2a:	f000 f89f 	bl	8006f6c <PwmDutyUpt>
		PwmSwOn();
 8006e2e:	f000 f865 	bl	8006efc <PwmSwOn>
        if (!FLAG.FAULT) {PWM_BUF_ON;}
 8006e32:	4b2f      	ldr	r3, [pc, #188]	@ (8006ef0 <Align+0x12c>)
 8006e34:	885b      	ldrh	r3, [r3, #2]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d104      	bne.n	8006e44 <Align+0x80>
 8006e3a:	2201      	movs	r2, #1
 8006e3c:	2120      	movs	r1, #32
 8006e3e:	482d      	ldr	r0, [pc, #180]	@ (8006ef4 <Align+0x130>)
 8006e40:	f003 fd6c 	bl	800a91c <HAL_GPIO_WritePin>
        if (Time_align >= 1.) {

//            INV->Thetar_offset = 0.999*INV->Thetar_offset + 0.001*BOUND_PI(htim2.Instance->CNT*PI2*INV_ENC_CNT_MAX*INV->PP);	// IIR 필터 (3초 동안 계산)
//            INV->Thetar_offset = BOUND_PI(htim2.Instance->CNT*PI2*INV_ENC_CNT_MAX*INV->PP);
        }
        if (Time_align >= 4.) Mode_align++;
 8006e44:	4b29      	ldr	r3, [pc, #164]	@ (8006eec <Align+0x128>)
 8006e46:	edd3 7a00 	vldr	s15, [r3]
 8006e4a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8006e4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006e52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e56:	da00      	bge.n	8006e5a <Align+0x96>
        break;
 8006e58:	e036      	b.n	8006ec8 <Align+0x104>
        if (Time_align >= 4.) Mode_align++;
 8006e5a:	4b22      	ldr	r3, [pc, #136]	@ (8006ee4 <Align+0x120>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	3301      	adds	r3, #1
 8006e60:	4a20      	ldr	r2, [pc, #128]	@ (8006ee4 <Align+0x120>)
 8006e62:	6013      	str	r3, [r2, #0]
        break;
 8006e64:	e030      	b.n	8006ec8 <Align+0x104>
    case 2:		// 0 전류 제어를 하고 끄기
        INV->Idsr_ref = 0.;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	f04f 0200 	mov.w	r2, #0
 8006e6c:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc

        CurrentControl(INV);
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f7fb fa85 	bl	8002380 <CurrentControl>
		PwmDutyUpt();
 8006e76:	f000 f879 	bl	8006f6c <PwmDutyUpt>
		PwmSwOn();
 8006e7a:	f000 f83f 	bl	8006efc <PwmSwOn>
        if (!FLAG.FAULT) {PWM_BUF_ON;}
 8006e7e:	4b1c      	ldr	r3, [pc, #112]	@ (8006ef0 <Align+0x12c>)
 8006e80:	885b      	ldrh	r3, [r3, #2]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d104      	bne.n	8006e90 <Align+0xcc>
 8006e86:	2201      	movs	r2, #1
 8006e88:	2120      	movs	r1, #32
 8006e8a:	481a      	ldr	r0, [pc, #104]	@ (8006ef4 <Align+0x130>)
 8006e8c:	f003 fd46 	bl	800a91c <HAL_GPIO_WritePin>

        if (Time_align >= 5.) Mode_align++;
 8006e90:	4b16      	ldr	r3, [pc, #88]	@ (8006eec <Align+0x128>)
 8006e92:	edd3 7a00 	vldr	s15, [r3]
 8006e96:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8006e9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ea2:	da00      	bge.n	8006ea6 <Align+0xe2>
        break;
 8006ea4:	e010      	b.n	8006ec8 <Align+0x104>
        if (Time_align >= 5.) Mode_align++;
 8006ea6:	4b0f      	ldr	r3, [pc, #60]	@ (8006ee4 <Align+0x120>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	3301      	adds	r3, #1
 8006eac:	4a0d      	ldr	r2, [pc, #52]	@ (8006ee4 <Align+0x120>)
 8006eae:	6013      	str	r3, [r2, #0]
        break;
 8006eb0:	e00a      	b.n	8006ec8 <Align+0x104>
    case 3:
        Mode_align = 0;
 8006eb2:	4b0c      	ldr	r3, [pc, #48]	@ (8006ee4 <Align+0x120>)
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	601a      	str	r2, [r3, #0]
        Align_done = 1;
 8006eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8006ee8 <Align+0x124>)
 8006eba:	2201      	movs	r2, #1
 8006ebc:	601a      	str	r2, [r3, #0]
        FLAG.INV_ALIGN = 0;
 8006ebe:	4b0c      	ldr	r3, [pc, #48]	@ (8006ef0 <Align+0x12c>)
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	81da      	strh	r2, [r3, #14]
        break;
 8006ec4:	e000      	b.n	8006ec8 <Align+0x104>
    default:
        break;
 8006ec6:	bf00      	nop
    }
    Time_align += Tsamp;
 8006ec8:	4b08      	ldr	r3, [pc, #32]	@ (8006eec <Align+0x128>)
 8006eca:	edd3 7a00 	vldr	s15, [r3]
 8006ece:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8006ef8 <Align+0x134>
 8006ed2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006ed6:	4b05      	ldr	r3, [pc, #20]	@ (8006eec <Align+0x128>)
 8006ed8:	edc3 7a00 	vstr	s15, [r3]

}
 8006edc:	bf00      	nop
 8006ede:	3708      	adds	r7, #8
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}
 8006ee4:	200034b8 	.word	0x200034b8
 8006ee8:	2000361c 	.word	0x2000361c
 8006eec:	200034bc 	.word	0x200034bc
 8006ef0:	20000020 	.word	0x20000020
 8006ef4:	48000400 	.word	0x48000400
 8006ef8:	38d1b717 	.word	0x38d1b717

08006efc <PwmSwOn>:

// 2. PwmSwOn() 함수 교체
void PwmSwOn(void) {
 8006efc:	b580      	push	{r7, lr}
 8006efe:	af00      	add	r7, sp, #0
    HAL_HRTIM_WaveformOutputStart(&hhrtim1,
 8006f00:	213f      	movs	r1, #63	@ 0x3f
 8006f02:	4805      	ldr	r0, [pc, #20]	@ (8006f18 <PwmSwOn+0x1c>)
 8006f04:	f005 f94b 	bl	800c19e <HAL_HRTIM_WaveformOutputStart>
        HRTIM_OUTPUT_TA1 | HRTIM_OUTPUT_TA2 |
        HRTIM_OUTPUT_TB1 | HRTIM_OUTPUT_TB2 |
        HRTIM_OUTPUT_TC1 | HRTIM_OUTPUT_TC2);

    HAL_HRTIM_WaveformCounterStart(&hhrtim1,
 8006f08:	f44f 2160 	mov.w	r1, #917504	@ 0xe0000
 8006f0c:	4802      	ldr	r0, [pc, #8]	@ (8006f18 <PwmSwOn+0x1c>)
 8006f0e:	f005 f9a0 	bl	800c252 <HAL_HRTIM_WaveformCountStart>
        HRTIM_TIMERID_TIMER_A |
        HRTIM_TIMERID_TIMER_B |
        HRTIM_TIMERID_TIMER_C);
}
 8006f12:	bf00      	nop
 8006f14:	bd80      	pop	{r7, pc}
 8006f16:	bf00      	nop
 8006f18:	20003014 	.word	0x20003014

08006f1c <PwmSwOff>:

// 3. PwmSwOff() 함수 교체
void PwmSwOff(void) {
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	af00      	add	r7, sp, #0
		PWM_BUF_OFF;
 8006f20:	2200      	movs	r2, #0
 8006f22:	2120      	movs	r1, #32
 8006f24:	480e      	ldr	r0, [pc, #56]	@ (8006f60 <PwmSwOff+0x44>)
 8006f26:	f003 fcf9 	bl	800a91c <HAL_GPIO_WritePin>
		INV.Duty_A = 0.f;
 8006f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8006f64 <PwmSwOff+0x48>)
 8006f2c:	f04f 0200 	mov.w	r2, #0
 8006f30:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
		INV.Duty_B = 0.f;
 8006f34:	4b0b      	ldr	r3, [pc, #44]	@ (8006f64 <PwmSwOff+0x48>)
 8006f36:	f04f 0200 	mov.w	r2, #0
 8006f3a:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
		INV.Duty_C = 0.f;
 8006f3e:	4b09      	ldr	r3, [pc, #36]	@ (8006f64 <PwmSwOff+0x48>)
 8006f40:	f04f 0200 	mov.w	r2, #0
 8006f44:	f8c3 21dc 	str.w	r2, [r3, #476]	@ 0x1dc

    HAL_HRTIM_WaveformOutputStop(&hhrtim1,
 8006f48:	213f      	movs	r1, #63	@ 0x3f
 8006f4a:	4807      	ldr	r0, [pc, #28]	@ (8006f68 <PwmSwOff+0x4c>)
 8006f4c:	f005 f954 	bl	800c1f8 <HAL_HRTIM_WaveformOutputStop>
        HRTIM_OUTPUT_TA1 | HRTIM_OUTPUT_TA2 |
        HRTIM_OUTPUT_TB1 | HRTIM_OUTPUT_TB2 |
        HRTIM_OUTPUT_TC1 | HRTIM_OUTPUT_TC2);

    HAL_HRTIM_WaveformCounterStop(&hhrtim1,
 8006f50:	f44f 2160 	mov.w	r1, #917504	@ 0xe0000
 8006f54:	4804      	ldr	r0, [pc, #16]	@ (8006f68 <PwmSwOff+0x4c>)
 8006f56:	f005 f9a7 	bl	800c2a8 <HAL_HRTIM_WaveformCountStop>
        HRTIM_TIMERID_TIMER_A |
        HRTIM_TIMERID_TIMER_B |
        HRTIM_TIMERID_TIMER_C);
}
 8006f5a:	bf00      	nop
 8006f5c:	bd80      	pop	{r7, pc}
 8006f5e:	bf00      	nop
 8006f60:	48000400 	.word	0x48000400
 8006f64:	20003110 	.word	0x20003110
 8006f68:	20003014 	.word	0x20003014

08006f6c <PwmDutyUpt>:

void PwmDutyUpt(void) {
 8006f6c:	b480      	push	{r7}
 8006f6e:	b085      	sub	sp, #20
 8006f70:	af00      	add	r7, sp, #0
		uint32_t period = hhrtim1.Instance->sTimerxRegs[HRTIM_TIMERINDEX_TIMER_A].PERxR;
 8006f72:	4b2c      	ldr	r3, [pc, #176]	@ (8007024 <PwmDutyUpt+0xb8>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f7a:	603b      	str	r3, [r7, #0]

	    uint32_t duty_a = (uint32_t)(INV.Duty_A * (float)period);
 8006f7c:	4b2a      	ldr	r3, [pc, #168]	@ (8007028 <PwmDutyUpt+0xbc>)
 8006f7e:	ed93 7a75 	vldr	s14, [r3, #468]	@ 0x1d4
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	ee07 3a90 	vmov	s15, r3
 8006f88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f94:	ee17 3a90 	vmov	r3, s15
 8006f98:	60fb      	str	r3, [r7, #12]
	    uint32_t duty_b = (uint32_t)(INV.Duty_B * (float)period);
 8006f9a:	4b23      	ldr	r3, [pc, #140]	@ (8007028 <PwmDutyUpt+0xbc>)
 8006f9c:	ed93 7a76 	vldr	s14, [r3, #472]	@ 0x1d8
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	ee07 3a90 	vmov	s15, r3
 8006fa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006faa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006fb2:	ee17 3a90 	vmov	r3, s15
 8006fb6:	60bb      	str	r3, [r7, #8]
	    uint32_t duty_c = (uint32_t)(INV.Duty_C * (float)period);
 8006fb8:	4b1b      	ldr	r3, [pc, #108]	@ (8007028 <PwmDutyUpt+0xbc>)
 8006fba:	ed93 7a77 	vldr	s14, [r3, #476]	@ 0x1dc
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	ee07 3a90 	vmov	s15, r3
 8006fc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fcc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006fd0:	ee17 3a90 	vmov	r3, s15
 8006fd4:	607b      	str	r3, [r7, #4]

	    if(duty_a > period) duty_a = period;
 8006fd6:	68fa      	ldr	r2, [r7, #12]
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d901      	bls.n	8006fe2 <PwmDutyUpt+0x76>
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	60fb      	str	r3, [r7, #12]
	    if(duty_b > period) duty_b = period;
 8006fe2:	68ba      	ldr	r2, [r7, #8]
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	429a      	cmp	r2, r3
 8006fe8:	d901      	bls.n	8006fee <PwmDutyUpt+0x82>
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	60bb      	str	r3, [r7, #8]
	    if(duty_c > period) duty_c = period;
 8006fee:	687a      	ldr	r2, [r7, #4]
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	429a      	cmp	r2, r3
 8006ff4:	d901      	bls.n	8006ffa <PwmDutyUpt+0x8e>
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	607b      	str	r3, [r7, #4]

    __HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A,
 8006ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8007024 <PwmDutyUpt+0xb8>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	68fa      	ldr	r2, [r7, #12]
 8007000:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
                          HRTIM_COMPAREUNIT_1, duty_a);
    __HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B,
 8007004:	4b07      	ldr	r3, [pc, #28]	@ (8007024 <PwmDutyUpt+0xb8>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	68ba      	ldr	r2, [r7, #8]
 800700a:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
                          HRTIM_COMPAREUNIT_1, duty_b);
    __HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C,
 800700e:	4b05      	ldr	r3, [pc, #20]	@ (8007024 <PwmDutyUpt+0xb8>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	687a      	ldr	r2, [r7, #4]
 8007014:	f8c3 219c 	str.w	r2, [r3, #412]	@ 0x19c
                          HRTIM_COMPAREUNIT_1, duty_c);
}
 8007018:	bf00      	nop
 800701a:	3714      	adds	r7, #20
 800701c:	46bd      	mov	sp, r7
 800701e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007022:	4770      	bx	lr
 8007024:	20003014 	.word	0x20003014
 8007028:	20003110 	.word	0x20003110

0800702c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007030:	f000 fbcb 	bl	80077ca <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007034:	f000 f87a 	bl	800712c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007038:	f7fa f982 	bl	8001340 <MX_GPIO_Init>
  MX_HRTIM1_Init();
 800703c:	f7fa f9d8 	bl	80013f0 <MX_HRTIM1_Init>
  MX_ADC1_Init();
 8007040:	f7f9 fcd0 	bl	80009e4 <MX_ADC1_Init>
  MX_TIM3_Init();
 8007044:	f000 fa9c 	bl	8007580 <MX_TIM3_Init>
  MX_TIM2_Init();
 8007048:	f000 fa26 	bl	8007498 <MX_TIM2_Init>
  //  			3000.f,	// Wrpm_rated
  //  			0.776f	// Te_rated
  //  );

    //InitParameter(&INV, 5.87e-3, 0.61e-6, 0.61e-6, 728e-6, 4.f, 1e-6, 1e-6, 2.f, 10.f, 20.f, 35000.f, 1e-2); // Velineon 3500
    InitParameter(&INV, 19e-3, 3.2e-6, 3.2e-6, 2e-3, 1.f, 1e-6, 1e-6, 2.f, 50.f, 50.f, 10000.f, 3); // XERUN 13.5T
 800704c:	eef0 5a08 	vmov.f32	s11, #8	@ 0x40400000  3.0
 8007050:	ed9f 5a26 	vldr	s10, [pc, #152]	@ 80070ec <main+0xc0>
 8007054:	eddf 4a26 	vldr	s9, [pc, #152]	@ 80070f0 <main+0xc4>
 8007058:	ed9f 4a25 	vldr	s8, [pc, #148]	@ 80070f0 <main+0xc4>
 800705c:	eef0 3a00 	vmov.f32	s7, #0	@ 0x40000000  2.0
 8007060:	ed9f 3a24 	vldr	s6, [pc, #144]	@ 80070f4 <main+0xc8>
 8007064:	eddf 2a23 	vldr	s5, [pc, #140]	@ 80070f4 <main+0xc8>
 8007068:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 800706c:	eddf 1a22 	vldr	s3, [pc, #136]	@ 80070f8 <main+0xcc>
 8007070:	ed9f 1a22 	vldr	s2, [pc, #136]	@ 80070fc <main+0xd0>
 8007074:	eddf 0a21 	vldr	s1, [pc, #132]	@ 80070fc <main+0xd0>
 8007078:	ed9f 0a21 	vldr	s0, [pc, #132]	@ 8007100 <main+0xd4>
 800707c:	4821      	ldr	r0, [pc, #132]	@ (8007104 <main+0xd8>)
 800707e:	f7fa fcef 	bl	8001a60 <InitParameter>
  //  InitParameter(&INV, 7.85e-3, 0.35e-6, 0.35e-6, 0.711e-3, 4.f, 1e-6, 1e-6, 2.f, 40.f, 40.f, 10000.f, 3); // CASTLE 13.5T

    InitSpeedController(&INV, PI2*25.f, 0.707f);		//PI2*2.	0.707
 8007082:	eddf 0a21 	vldr	s1, [pc, #132]	@ 8007108 <main+0xdc>
 8007086:	ed9f 0a21 	vldr	s0, [pc, #132]	@ 800710c <main+0xe0>
 800708a:	481e      	ldr	r0, [pc, #120]	@ (8007104 <main+0xd8>)
 800708c:	f7fb f8e8 	bl	8002260 <InitSpeedController>
  //  InitFluxWeakeningController(&INV, 0.0001f, 1.f);
  //  InitTorqueController(&INV);
    InitCurrentController(&INV, PI2*1000.f);	//PI2*200.
 8007090:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8007110 <main+0xe4>
 8007094:	481b      	ldr	r0, [pc, #108]	@ (8007104 <main+0xd8>)
 8007096:	f7fa fd95 	bl	8001bc4 <InitCurrentController>

    Init_Spd_PLL(&INV, PI2*20.f);
 800709a:	ed9f 0a1e 	vldr	s0, [pc, #120]	@ 8007114 <main+0xe8>
 800709e:	4819      	ldr	r0, [pc, #100]	@ (8007104 <main+0xd8>)
 80070a0:	f7fa ffd6 	bl	8002050 <Init_Spd_PLL>
    initExtended_Sensorless_Synchronous_Frame(&EXT_1, PI2*200.f, INV.Rs, INV.Ld, INV.Lq);
 80070a4:	4b17      	ldr	r3, [pc, #92]	@ (8007104 <main+0xd8>)
 80070a6:	edd3 7a00 	vldr	s15, [r3]
 80070aa:	4b16      	ldr	r3, [pc, #88]	@ (8007104 <main+0xd8>)
 80070ac:	ed93 7a02 	vldr	s14, [r3, #8]
 80070b0:	4b14      	ldr	r3, [pc, #80]	@ (8007104 <main+0xd8>)
 80070b2:	edd3 6a03 	vldr	s13, [r3, #12]
 80070b6:	eef0 1a66 	vmov.f32	s3, s13
 80070ba:	eeb0 1a47 	vmov.f32	s2, s14
 80070be:	eef0 0a67 	vmov.f32	s1, s15
 80070c2:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8007118 <main+0xec>
 80070c6:	4815      	ldr	r0, [pc, #84]	@ (800711c <main+0xf0>)
 80070c8:	f000 f883 	bl	80071d2 <initExtended_Sensorless_Synchronous_Frame>


    //HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED); // Idc

    HAL_ADC_Start_IT(&hadc1);
 80070cc:	4814      	ldr	r0, [pc, #80]	@ (8007120 <main+0xf4>)
 80070ce:	f000 ffe9 	bl	80080a4 <HAL_ADC_Start_IT>
    HAL_ADCEx_InjectedStart_IT(&hadc1);
 80070d2:	4813      	ldr	r0, [pc, #76]	@ (8007120 <main+0xf4>)
 80070d4:	f002 fa0c 	bl	80094f0 <HAL_ADCEx_InjectedStart_IT>
    //HAL_ADC_Start_DMA(&hadc1, adc1Val, 4);
  //  HAL_TIM_Base_Start_IT(&htim2);
    HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_2);
 80070d8:	2104      	movs	r1, #4
 80070da:	4812      	ldr	r0, [pc, #72]	@ (8007124 <main+0xf8>)
 80070dc:	f007 f9fa 	bl	800e4d4 <HAL_TIM_OC_Start_IT>

    HAL_TIMEx_HallSensor_Start_IT(&htim3);
 80070e0:	4811      	ldr	r0, [pc, #68]	@ (8007128 <main+0xfc>)
 80070e2:	f008 fbaf 	bl	800f844 <HAL_TIMEx_HallSensor_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80070e6:	bf00      	nop
 80070e8:	e7fd      	b.n	80070e6 <main+0xba>
 80070ea:	bf00      	nop
 80070ec:	461c4000 	.word	0x461c4000
 80070f0:	42480000 	.word	0x42480000
 80070f4:	358637bd 	.word	0x358637bd
 80070f8:	3b03126f 	.word	0x3b03126f
 80070fc:	3656bf95 	.word	0x3656bf95
 8007100:	3c9ba5e3 	.word	0x3c9ba5e3
 8007104:	20003110 	.word	0x20003110
 8007108:	3f34fdf4 	.word	0x3f34fdf4
 800710c:	431d1463 	.word	0x431d1463
 8007110:	45c4597c 	.word	0x45c4597c
 8007114:	42fb53d2 	.word	0x42fb53d2
 8007118:	449d1463 	.word	0x449d1463
 800711c:	200034c8 	.word	0x200034c8
 8007120:	20002f84 	.word	0x20002f84
 8007124:	20003584 	.word	0x20003584
 8007128:	200035d0 	.word	0x200035d0

0800712c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b094      	sub	sp, #80	@ 0x50
 8007130:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007132:	f107 0318 	add.w	r3, r7, #24
 8007136:	2238      	movs	r2, #56	@ 0x38
 8007138:	2100      	movs	r1, #0
 800713a:	4618      	mov	r0, r3
 800713c:	f008 fd37 	bl	800fbae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007140:	1d3b      	adds	r3, r7, #4
 8007142:	2200      	movs	r2, #0
 8007144:	601a      	str	r2, [r3, #0]
 8007146:	605a      	str	r2, [r3, #4]
 8007148:	609a      	str	r2, [r3, #8]
 800714a:	60da      	str	r2, [r3, #12]
 800714c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800714e:	2000      	movs	r0, #0
 8007150:	f006 f910 	bl	800d374 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8007154:	2302      	movs	r3, #2
 8007156:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007158:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800715c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800715e:	2340      	movs	r3, #64	@ 0x40
 8007160:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007162:	2302      	movs	r3, #2
 8007164:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8007166:	2302      	movs	r3, #2
 8007168:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800716a:	2304      	movs	r3, #4
 800716c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800716e:	2355      	movs	r3, #85	@ 0x55
 8007170:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007172:	2302      	movs	r3, #2
 8007174:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8007176:	2302      	movs	r3, #2
 8007178:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800717a:	2302      	movs	r3, #2
 800717c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800717e:	f107 0318 	add.w	r3, r7, #24
 8007182:	4618      	mov	r0, r3
 8007184:	f006 f9aa 	bl	800d4dc <HAL_RCC_OscConfig>
 8007188:	4603      	mov	r3, r0
 800718a:	2b00      	cmp	r3, #0
 800718c:	d001      	beq.n	8007192 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800718e:	f000 f81a 	bl	80071c6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007192:	230f      	movs	r3, #15
 8007194:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007196:	2303      	movs	r3, #3
 8007198:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800719a:	2300      	movs	r3, #0
 800719c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800719e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80071a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80071a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80071a8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80071aa:	1d3b      	adds	r3, r7, #4
 80071ac:	2104      	movs	r1, #4
 80071ae:	4618      	mov	r0, r3
 80071b0:	f006 fca6 	bl	800db00 <HAL_RCC_ClockConfig>
 80071b4:	4603      	mov	r3, r0
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d001      	beq.n	80071be <SystemClock_Config+0x92>
  {
    Error_Handler();
 80071ba:	f000 f804 	bl	80071c6 <Error_Handler>
  }
}
 80071be:	bf00      	nop
 80071c0:	3750      	adds	r7, #80	@ 0x50
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}

080071c6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80071c6:	b480      	push	{r7}
 80071c8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80071ca:	b672      	cpsid	i
}
 80071cc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80071ce:	bf00      	nop
 80071d0:	e7fd      	b.n	80071ce <Error_Handler+0x8>

080071d2 <initExtended_Sensorless_Synchronous_Frame>:

	SPDOBS->Tload_est = -SPDOBS->Tl_est;
}


void initExtended_Sensorless_Synchronous_Frame(struct EXT_Sensorless* EXT, float Wc, float Rs, float Ld, float Lq) {
 80071d2:	b480      	push	{r7}
 80071d4:	b087      	sub	sp, #28
 80071d6:	af00      	add	r7, sp, #0
 80071d8:	6178      	str	r0, [r7, #20]
 80071da:	ed87 0a04 	vstr	s0, [r7, #16]
 80071de:	edc7 0a03 	vstr	s1, [r7, #12]
 80071e2:	ed87 1a02 	vstr	s2, [r7, #8]
 80071e6:	edc7 1a01 	vstr	s3, [r7, #4]
    EXT->Rs_hat = Rs;
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	68fa      	ldr	r2, [r7, #12]
 80071ee:	601a      	str	r2, [r3, #0]
    EXT->Ld_hat = Ld;
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	68ba      	ldr	r2, [r7, #8]
 80071f4:	605a      	str	r2, [r3, #4]
    EXT->Lq_hat = Lq;
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	687a      	ldr	r2, [r7, #4]
 80071fa:	609a      	str	r2, [r3, #8]
    EXT->INV_Ld_hat = 1./Ld;
 80071fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007200:	ed97 7a02 	vldr	s14, [r7, #8]
 8007204:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007208:	697b      	ldr	r3, [r7, #20]
 800720a:	edc3 7a03 	vstr	s15, [r3, #12]

    EXT->k_debug = 1.f;
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8007214:	651a      	str	r2, [r3, #80]	@ 0x50

    EXT->Wec = 1.0f*Wc;
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	693a      	ldr	r2, [r7, #16]
 800721a:	611a      	str	r2, [r3, #16]
    EXT->Kpd_EXT = EXT->Ld_hat * EXT->Wec;
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	ed93 7a01 	vldr	s14, [r3, #4]
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	edd3 7a04 	vldr	s15, [r3, #16]
 8007228:	ee67 7a27 	vmul.f32	s15, s14, s15
 800722c:	697b      	ldr	r3, [r7, #20]
 800722e:	edc3 7a05 	vstr	s15, [r3, #20]
    EXT->Kid_EXT = EXT->Rs_hat * EXT->Wec;
 8007232:	697b      	ldr	r3, [r7, #20]
 8007234:	ed93 7a00 	vldr	s14, [r3]
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	edd3 7a04 	vldr	s15, [r3, #16]
 800723e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	edc3 7a06 	vstr	s15, [r3, #24]
    EXT->Kpq_EXT = EXT->Ld_hat * EXT->Wec;
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	ed93 7a01 	vldr	s14, [r3, #4]
 800724e:	697b      	ldr	r3, [r7, #20]
 8007250:	edd3 7a04 	vldr	s15, [r3, #16]
 8007254:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007258:	697b      	ldr	r3, [r7, #20]
 800725a:	edc3 7a07 	vstr	s15, [r3, #28]
    EXT->Kiq_EXT = EXT->Rs_hat * EXT->Wec;
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	ed93 7a00 	vldr	s14, [r3]
 8007264:	697b      	ldr	r3, [r7, #20]
 8007266:	edd3 7a04 	vldr	s15, [r3, #16]
 800726a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800726e:	697b      	ldr	r3, [r7, #20]
 8007270:	edc3 7a08 	vstr	s15, [r3, #32]

    //EXT->Tsamp = 1.f / 5.e3;


    EXT->Vdss_ref_EXT = 0.f;
 8007274:	697b      	ldr	r3, [r7, #20]
 8007276:	f04f 0200 	mov.w	r2, #0
 800727a:	625a      	str	r2, [r3, #36]	@ 0x24
    EXT->Vqss_ref_EXT = 0.f;
 800727c:	697b      	ldr	r3, [r7, #20]
 800727e:	f04f 0200 	mov.w	r2, #0
 8007282:	629a      	str	r2, [r3, #40]	@ 0x28
    EXT->Vdss_ref_old = 0.f;
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	f04f 0200 	mov.w	r2, #0
 800728a:	62da      	str	r2, [r3, #44]	@ 0x2c
    EXT->Vqss_ref_old = 0.f;
 800728c:	697b      	ldr	r3, [r7, #20]
 800728e:	f04f 0200 	mov.w	r2, #0
 8007292:	631a      	str	r2, [r3, #48]	@ 0x30

    EXT->Err_Thetar_EXT = 0.f;
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	f04f 0200 	mov.w	r2, #0
 800729a:	635a      	str	r2, [r3, #52]	@ 0x34
    EXT->Wr_EXT = 0.f;
 800729c:	697b      	ldr	r3, [r7, #20]
 800729e:	f04f 0200 	mov.w	r2, #0
 80072a2:	639a      	str	r2, [r3, #56]	@ 0x38
    EXT->Thetar_EXT = 0.f;
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	f04f 0200 	mov.w	r2, #0
 80072aa:	63da      	str	r2, [r3, #60]	@ 0x3c
    EXT->Thetar_EXT_old = 0.f;
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	f04f 0200 	mov.w	r2, #0
 80072b2:	641a      	str	r2, [r3, #64]	@ 0x40
    EXT->Sin_Thetar_EXT = 0.f;
 80072b4:	697b      	ldr	r3, [r7, #20]
 80072b6:	f04f 0200 	mov.w	r2, #0
 80072ba:	645a      	str	r2, [r3, #68]	@ 0x44
    EXT->Cos_Thetar_EXT = 0.f;
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	f04f 0200 	mov.w	r2, #0
 80072c2:	649a      	str	r2, [r3, #72]	@ 0x48
    EXT->Wr_EXT_f = 0.f;
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	f04f 0200 	mov.w	r2, #0
 80072ca:	665a      	str	r2, [r3, #100]	@ 0x64

    EXT->Thetarm_EXT = 0.f;
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	f04f 0200 	mov.w	r2, #0
 80072d2:	655a      	str	r2, [r3, #84]	@ 0x54
    EXT->Thetarm_EXT_old = 0.f;
 80072d4:	697b      	ldr	r3, [r7, #20]
 80072d6:	f04f 0200 	mov.w	r2, #0
 80072da:	659a      	str	r2, [r3, #88]	@ 0x58
    EXT->Sin_Thetarm_EXT = 0.f;
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	f04f 0200 	mov.w	r2, #0
 80072e2:	65da      	str	r2, [r3, #92]	@ 0x5c
    EXT->Cos_Thetarm_EXT = 0.f;
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	f04f 0200 	mov.w	r2, #0
 80072ea:	661a      	str	r2, [r3, #96]	@ 0x60

    EXT->Vdse_ref_EXT = 0.f;
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	f04f 0200 	mov.w	r2, #0
 80072f2:	675a      	str	r2, [r3, #116]	@ 0x74
    EXT->Vqse_ref_EXT = 0.f;
 80072f4:	697b      	ldr	r3, [r7, #20]
 80072f6:	f04f 0200 	mov.w	r2, #0
 80072fa:	679a      	str	r2, [r3, #120]	@ 0x78
    EXT->Idse_EXT = 0.f;
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	f04f 0200 	mov.w	r2, #0
 8007302:	67da      	str	r2, [r3, #124]	@ 0x7c
    EXT->Iqse_EXT = 0.f;
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	f04f 0200 	mov.w	r2, #0
 800730a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    EXT->Err_Idse_EXT = 0.f;
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	f04f 0200 	mov.w	r2, #0
 8007314:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    EXT->Err_Iqse_EXT = 0.f;
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	f04f 0200 	mov.w	r2, #0
 800731e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    EXT->Idse_EXT_est = 0.f;
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	f04f 0200 	mov.w	r2, #0
 8007328:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    EXT->Iqse_EXT_est = 0.f;
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	f04f 0200 	mov.w	r2, #0
 8007332:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    EXT->integ_Idse_EXT_est = 0.f;
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	f04f 0200 	mov.w	r2, #0
 800733c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    EXT->integ_Iqse_EXT_est = 0.f;
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	f04f 0200 	mov.w	r2, #0
 8007346:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    EXT->EEMFd_est = 0.f;
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	f04f 0200 	mov.w	r2, #0
 8007350:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    EXT->EEMFq_est = 0.f;
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	f04f 0200 	mov.w	r2, #0
 800735a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    EXT->Vdse_FF_EXT = 0.f;
 800735e:	697b      	ldr	r3, [r7, #20]
 8007360:	f04f 0200 	mov.w	r2, #0
 8007364:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
    EXT->Vqse_FF_EXT = 0.f;
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	f04f 0200 	mov.w	r2, #0
 800736e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

}
 8007372:	bf00      	nop
 8007374:	371c      	adds	r7, #28
 8007376:	46bd      	mov	sp, r7
 8007378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737c:	4770      	bx	lr
	...

08007380 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b082      	sub	sp, #8
 8007384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007386:	4b0f      	ldr	r3, [pc, #60]	@ (80073c4 <HAL_MspInit+0x44>)
 8007388:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800738a:	4a0e      	ldr	r2, [pc, #56]	@ (80073c4 <HAL_MspInit+0x44>)
 800738c:	f043 0301 	orr.w	r3, r3, #1
 8007390:	6613      	str	r3, [r2, #96]	@ 0x60
 8007392:	4b0c      	ldr	r3, [pc, #48]	@ (80073c4 <HAL_MspInit+0x44>)
 8007394:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007396:	f003 0301 	and.w	r3, r3, #1
 800739a:	607b      	str	r3, [r7, #4]
 800739c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800739e:	4b09      	ldr	r3, [pc, #36]	@ (80073c4 <HAL_MspInit+0x44>)
 80073a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073a2:	4a08      	ldr	r2, [pc, #32]	@ (80073c4 <HAL_MspInit+0x44>)
 80073a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80073aa:	4b06      	ldr	r3, [pc, #24]	@ (80073c4 <HAL_MspInit+0x44>)
 80073ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073b2:	603b      	str	r3, [r7, #0]
 80073b4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80073b6:	f006 f881 	bl	800d4bc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80073ba:	bf00      	nop
 80073bc:	3708      	adds	r7, #8
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}
 80073c2:	bf00      	nop
 80073c4:	40021000 	.word	0x40021000

080073c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80073c8:	b480      	push	{r7}
 80073ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 80073cc:	bf00      	nop
 80073ce:	e7fd      	b.n	80073cc <NMI_Handler+0x4>

080073d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80073d0:	b480      	push	{r7}
 80073d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80073d4:	bf00      	nop
 80073d6:	e7fd      	b.n	80073d4 <HardFault_Handler+0x4>

080073d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80073d8:	b480      	push	{r7}
 80073da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80073dc:	bf00      	nop
 80073de:	e7fd      	b.n	80073dc <MemManage_Handler+0x4>

080073e0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80073e0:	b480      	push	{r7}
 80073e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80073e4:	bf00      	nop
 80073e6:	e7fd      	b.n	80073e4 <BusFault_Handler+0x4>

080073e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80073e8:	b480      	push	{r7}
 80073ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80073ec:	bf00      	nop
 80073ee:	e7fd      	b.n	80073ec <UsageFault_Handler+0x4>

080073f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80073f0:	b480      	push	{r7}
 80073f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80073f4:	bf00      	nop
 80073f6:	46bd      	mov	sp, r7
 80073f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fc:	4770      	bx	lr

080073fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80073fe:	b480      	push	{r7}
 8007400:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007402:	bf00      	nop
 8007404:	46bd      	mov	sp, r7
 8007406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740a:	4770      	bx	lr

0800740c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800740c:	b480      	push	{r7}
 800740e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007410:	bf00      	nop
 8007412:	46bd      	mov	sp, r7
 8007414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007418:	4770      	bx	lr

0800741a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800741a:	b580      	push	{r7, lr}
 800741c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800741e:	f000 fa27 	bl	8007870 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007422:	bf00      	nop
 8007424:	bd80      	pop	{r7, pc}
	...

08007428 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800742c:	4802      	ldr	r0, [pc, #8]	@ (8007438 <ADC1_2_IRQHandler+0x10>)
 800742e:	f000 ff91 	bl	8008354 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8007432:	bf00      	nop
 8007434:	bd80      	pop	{r7, pc}
 8007436:	bf00      	nop
 8007438:	20002f84 	.word	0x20002f84

0800743c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  tim2_cnt++;
 8007440:	4b05      	ldr	r3, [pc, #20]	@ (8007458 <TIM2_IRQHandler+0x1c>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	3301      	adds	r3, #1
 8007446:	4a04      	ldr	r2, [pc, #16]	@ (8007458 <TIM2_IRQHandler+0x1c>)
 8007448:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800744a:	4804      	ldr	r0, [pc, #16]	@ (800745c <TIM2_IRQHandler+0x20>)
 800744c:	f007 fa48 	bl	800e8e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  Control();
 8007450:	f7f9 fd70 	bl	8000f34 <Control>
  /* USER CODE END TIM2_IRQn 1 */
}
 8007454:	bf00      	nop
 8007456:	bd80      	pop	{r7, pc}
 8007458:	20003580 	.word	0x20003580
 800745c:	20003584 	.word	0x20003584

08007460 <HRTIM1_FLT_IRQHandler>:

/**
  * @brief This function handles HRTIM fault global interrupt.
  */
void HRTIM1_FLT_IRQHandler(void)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_FLT_IRQn 0 */

  /* USER CODE END HRTIM1_FLT_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim1,HRTIM_TIMERINDEX_COMMON);
 8007464:	21ff      	movs	r1, #255	@ 0xff
 8007466:	4802      	ldr	r0, [pc, #8]	@ (8007470 <HRTIM1_FLT_IRQHandler+0x10>)
 8007468:	f004 ff4a 	bl	800c300 <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_FLT_IRQn 1 */

  /* USER CODE END HRTIM1_FLT_IRQn 1 */
}
 800746c:	bf00      	nop
 800746e:	bd80      	pop	{r7, pc}
 8007470:	20003014 	.word	0x20003014

08007474 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8007474:	b480      	push	{r7}
 8007476:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007478:	4b06      	ldr	r3, [pc, #24]	@ (8007494 <SystemInit+0x20>)
 800747a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800747e:	4a05      	ldr	r2, [pc, #20]	@ (8007494 <SystemInit+0x20>)
 8007480:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007484:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007488:	bf00      	nop
 800748a:	46bd      	mov	sp, r7
 800748c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007490:	4770      	bx	lr
 8007492:	bf00      	nop
 8007494:	e000ed00 	.word	0xe000ed00

08007498 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b08e      	sub	sp, #56	@ 0x38
 800749c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800749e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80074a2:	2200      	movs	r2, #0
 80074a4:	601a      	str	r2, [r3, #0]
 80074a6:	605a      	str	r2, [r3, #4]
 80074a8:	609a      	str	r2, [r3, #8]
 80074aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80074ac:	f107 031c 	add.w	r3, r7, #28
 80074b0:	2200      	movs	r2, #0
 80074b2:	601a      	str	r2, [r3, #0]
 80074b4:	605a      	str	r2, [r3, #4]
 80074b6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80074b8:	463b      	mov	r3, r7
 80074ba:	2200      	movs	r2, #0
 80074bc:	601a      	str	r2, [r3, #0]
 80074be:	605a      	str	r2, [r3, #4]
 80074c0:	609a      	str	r2, [r3, #8]
 80074c2:	60da      	str	r2, [r3, #12]
 80074c4:	611a      	str	r2, [r3, #16]
 80074c6:	615a      	str	r2, [r3, #20]
 80074c8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80074ca:	4b2c      	ldr	r3, [pc, #176]	@ (800757c <MX_TIM2_Init+0xe4>)
 80074cc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80074d0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80074d2:	4b2a      	ldr	r3, [pc, #168]	@ (800757c <MX_TIM2_Init+0xe4>)
 80074d4:	2200      	movs	r2, #0
 80074d6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80074d8:	4b28      	ldr	r3, [pc, #160]	@ (800757c <MX_TIM2_Init+0xe4>)
 80074da:	2200      	movs	r2, #0
 80074dc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16999;
 80074de:	4b27      	ldr	r3, [pc, #156]	@ (800757c <MX_TIM2_Init+0xe4>)
 80074e0:	f244 2267 	movw	r2, #16999	@ 0x4267
 80074e4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80074e6:	4b25      	ldr	r3, [pc, #148]	@ (800757c <MX_TIM2_Init+0xe4>)
 80074e8:	2200      	movs	r2, #0
 80074ea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80074ec:	4b23      	ldr	r3, [pc, #140]	@ (800757c <MX_TIM2_Init+0xe4>)
 80074ee:	2200      	movs	r2, #0
 80074f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80074f2:	4822      	ldr	r0, [pc, #136]	@ (800757c <MX_TIM2_Init+0xe4>)
 80074f4:	f006 ff36 	bl	800e364 <HAL_TIM_Base_Init>
 80074f8:	4603      	mov	r3, r0
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d001      	beq.n	8007502 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80074fe:	f7ff fe62 	bl	80071c6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007502:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007506:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8007508:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800750c:	4619      	mov	r1, r3
 800750e:	481b      	ldr	r0, [pc, #108]	@ (800757c <MX_TIM2_Init+0xe4>)
 8007510:	f007 fbb0 	bl	800ec74 <HAL_TIM_ConfigClockSource>
 8007514:	4603      	mov	r3, r0
 8007516:	2b00      	cmp	r3, #0
 8007518:	d001      	beq.n	800751e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800751a:	f7ff fe54 	bl	80071c6 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800751e:	4817      	ldr	r0, [pc, #92]	@ (800757c <MX_TIM2_Init+0xe4>)
 8007520:	f006 ff77 	bl	800e412 <HAL_TIM_OC_Init>
 8007524:	4603      	mov	r3, r0
 8007526:	2b00      	cmp	r3, #0
 8007528:	d001      	beq.n	800752e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800752a:	f7ff fe4c 	bl	80071c6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 800752e:	2330      	movs	r3, #48	@ 0x30
 8007530:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8007532:	2380      	movs	r3, #128	@ 0x80
 8007534:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007536:	f107 031c 	add.w	r3, r7, #28
 800753a:	4619      	mov	r1, r3
 800753c:	480f      	ldr	r0, [pc, #60]	@ (800757c <MX_TIM2_Init+0xe4>)
 800753e:	f008 fa1f 	bl	800f980 <HAL_TIMEx_MasterConfigSynchronization>
 8007542:	4603      	mov	r3, r0
 8007544:	2b00      	cmp	r3, #0
 8007546:	d001      	beq.n	800754c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8007548:	f7ff fe3d 	bl	80071c6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800754c:	2300      	movs	r3, #0
 800754e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 2100;
 8007550:	f640 0334 	movw	r3, #2100	@ 0x834
 8007554:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007556:	2300      	movs	r3, #0
 8007558:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800755a:	2300      	movs	r3, #0
 800755c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800755e:	463b      	mov	r3, r7
 8007560:	2204      	movs	r2, #4
 8007562:	4619      	mov	r1, r3
 8007564:	4805      	ldr	r0, [pc, #20]	@ (800757c <MX_TIM2_Init+0xe4>)
 8007566:	f007 fb0b 	bl	800eb80 <HAL_TIM_OC_ConfigChannel>
 800756a:	4603      	mov	r3, r0
 800756c:	2b00      	cmp	r3, #0
 800756e:	d001      	beq.n	8007574 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8007570:	f7ff fe29 	bl	80071c6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8007574:	bf00      	nop
 8007576:	3738      	adds	r7, #56	@ 0x38
 8007578:	46bd      	mov	sp, r7
 800757a:	bd80      	pop	{r7, pc}
 800757c:	20003584 	.word	0x20003584

08007580 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b092      	sub	sp, #72	@ 0x48
 8007584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8007586:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800758a:	2224      	movs	r2, #36	@ 0x24
 800758c:	2100      	movs	r1, #0
 800758e:	4618      	mov	r0, r3
 8007590:	f008 fb0d 	bl	800fbae <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007594:	f107 0318 	add.w	r3, r7, #24
 8007598:	2200      	movs	r2, #0
 800759a:	601a      	str	r2, [r3, #0]
 800759c:	605a      	str	r2, [r3, #4]
 800759e:	609a      	str	r2, [r3, #8]
  TIMEx_EncoderIndexConfigTypeDef sEncoderIndexConfig = {0};
 80075a0:	463b      	mov	r3, r7
 80075a2:	2200      	movs	r2, #0
 80075a4:	601a      	str	r2, [r3, #0]
 80075a6:	605a      	str	r2, [r3, #4]
 80075a8:	609a      	str	r2, [r3, #8]
 80075aa:	60da      	str	r2, [r3, #12]
 80075ac:	611a      	str	r2, [r3, #16]
 80075ae:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80075b0:	4b2c      	ldr	r3, [pc, #176]	@ (8007664 <MX_TIM3_Init+0xe4>)
 80075b2:	4a2d      	ldr	r2, [pc, #180]	@ (8007668 <MX_TIM3_Init+0xe8>)
 80075b4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80075b6:	4b2b      	ldr	r3, [pc, #172]	@ (8007664 <MX_TIM3_Init+0xe4>)
 80075b8:	2200      	movs	r2, #0
 80075ba:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80075bc:	4b29      	ldr	r3, [pc, #164]	@ (8007664 <MX_TIM3_Init+0xe4>)
 80075be:	2200      	movs	r2, #0
 80075c0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80075c2:	4b28      	ldr	r3, [pc, #160]	@ (8007664 <MX_TIM3_Init+0xe4>)
 80075c4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80075c8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80075ca:	4b26      	ldr	r3, [pc, #152]	@ (8007664 <MX_TIM3_Init+0xe4>)
 80075cc:	2200      	movs	r2, #0
 80075ce:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80075d0:	4b24      	ldr	r3, [pc, #144]	@ (8007664 <MX_TIM3_Init+0xe4>)
 80075d2:	2200      	movs	r2, #0
 80075d4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80075d6:	2301      	movs	r3, #1
 80075d8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80075da:	2300      	movs	r3, #0
 80075dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80075de:	2301      	movs	r3, #1
 80075e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80075e2:	2300      	movs	r3, #0
 80075e4:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfig.IC1Filter = 0;
 80075e6:	2300      	movs	r3, #0
 80075e8:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80075ea:	2300      	movs	r3, #0
 80075ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80075ee:	2301      	movs	r3, #1
 80075f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80075f2:	2300      	movs	r3, #0
 80075f4:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.IC2Filter = 0;
 80075f6:	2300      	movs	r3, #0
 80075f8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80075fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80075fe:	4619      	mov	r1, r3
 8007600:	4818      	ldr	r0, [pc, #96]	@ (8007664 <MX_TIM3_Init+0xe4>)
 8007602:	f007 f8c7 	bl	800e794 <HAL_TIM_Encoder_Init>
 8007606:	4603      	mov	r3, r0
 8007608:	2b00      	cmp	r3, #0
 800760a:	d001      	beq.n	8007610 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 800760c:	f7ff fddb 	bl	80071c6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007610:	2300      	movs	r3, #0
 8007612:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007614:	2300      	movs	r3, #0
 8007616:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007618:	f107 0318 	add.w	r3, r7, #24
 800761c:	4619      	mov	r1, r3
 800761e:	4811      	ldr	r0, [pc, #68]	@ (8007664 <MX_TIM3_Init+0xe4>)
 8007620:	f008 f9ae 	bl	800f980 <HAL_TIMEx_MasterConfigSynchronization>
 8007624:	4603      	mov	r3, r0
 8007626:	2b00      	cmp	r3, #0
 8007628:	d001      	beq.n	800762e <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 800762a:	f7ff fdcc 	bl	80071c6 <Error_Handler>
  }
  sEncoderIndexConfig.Polarity = TIM_ENCODERINDEX_POLARITY_NONINVERTED;
 800762e:	2300      	movs	r3, #0
 8007630:	603b      	str	r3, [r7, #0]
  sEncoderIndexConfig.Prescaler = TIM_ENCODERINDEX_PRESCALER_DIV1;
 8007632:	2300      	movs	r3, #0
 8007634:	607b      	str	r3, [r7, #4]
  sEncoderIndexConfig.Filter = 0;
 8007636:	2300      	movs	r3, #0
 8007638:	60bb      	str	r3, [r7, #8]
  sEncoderIndexConfig.FirstIndexEnable = DISABLE;
 800763a:	2300      	movs	r3, #0
 800763c:	733b      	strb	r3, [r7, #12]
  sEncoderIndexConfig.Position = TIM_ENCODERINDEX_POSITION_00;
 800763e:	2300      	movs	r3, #0
 8007640:	613b      	str	r3, [r7, #16]
  sEncoderIndexConfig.Direction = TIM_ENCODERINDEX_DIRECTION_UP_DOWN;
 8007642:	2300      	movs	r3, #0
 8007644:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_ConfigEncoderIndex(&htim3, &sEncoderIndexConfig) != HAL_OK)
 8007646:	463b      	mov	r3, r7
 8007648:	4619      	mov	r1, r3
 800764a:	4806      	ldr	r0, [pc, #24]	@ (8007664 <MX_TIM3_Init+0xe4>)
 800764c:	f008 fa2e 	bl	800faac <HAL_TIMEx_ConfigEncoderIndex>
 8007650:	4603      	mov	r3, r0
 8007652:	2b00      	cmp	r3, #0
 8007654:	d001      	beq.n	800765a <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8007656:	f7ff fdb6 	bl	80071c6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800765a:	bf00      	nop
 800765c:	3748      	adds	r7, #72	@ 0x48
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}
 8007662:	bf00      	nop
 8007664:	200035d0 	.word	0x200035d0
 8007668:	40000400 	.word	0x40000400

0800766c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b084      	sub	sp, #16
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800767c:	d113      	bne.n	80076a6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800767e:	4b0c      	ldr	r3, [pc, #48]	@ (80076b0 <HAL_TIM_Base_MspInit+0x44>)
 8007680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007682:	4a0b      	ldr	r2, [pc, #44]	@ (80076b0 <HAL_TIM_Base_MspInit+0x44>)
 8007684:	f043 0301 	orr.w	r3, r3, #1
 8007688:	6593      	str	r3, [r2, #88]	@ 0x58
 800768a:	4b09      	ldr	r3, [pc, #36]	@ (80076b0 <HAL_TIM_Base_MspInit+0x44>)
 800768c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800768e:	f003 0301 	and.w	r3, r3, #1
 8007692:	60fb      	str	r3, [r7, #12]
 8007694:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8007696:	2200      	movs	r2, #0
 8007698:	2100      	movs	r1, #0
 800769a:	201c      	movs	r0, #28
 800769c:	f002 ff6f 	bl	800a57e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80076a0:	201c      	movs	r0, #28
 80076a2:	f002 ff86 	bl	800a5b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80076a6:	bf00      	nop
 80076a8:	3710      	adds	r7, #16
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}
 80076ae:	bf00      	nop
 80076b0:	40021000 	.word	0x40021000

080076b4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b08a      	sub	sp, #40	@ 0x28
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80076bc:	f107 0314 	add.w	r3, r7, #20
 80076c0:	2200      	movs	r2, #0
 80076c2:	601a      	str	r2, [r3, #0]
 80076c4:	605a      	str	r2, [r3, #4]
 80076c6:	609a      	str	r2, [r3, #8]
 80076c8:	60da      	str	r2, [r3, #12]
 80076ca:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4a25      	ldr	r2, [pc, #148]	@ (8007768 <HAL_TIM_Encoder_MspInit+0xb4>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d143      	bne.n	800775e <HAL_TIM_Encoder_MspInit+0xaa>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80076d6:	4b25      	ldr	r3, [pc, #148]	@ (800776c <HAL_TIM_Encoder_MspInit+0xb8>)
 80076d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076da:	4a24      	ldr	r2, [pc, #144]	@ (800776c <HAL_TIM_Encoder_MspInit+0xb8>)
 80076dc:	f043 0302 	orr.w	r3, r3, #2
 80076e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80076e2:	4b22      	ldr	r3, [pc, #136]	@ (800776c <HAL_TIM_Encoder_MspInit+0xb8>)
 80076e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076e6:	f003 0302 	and.w	r3, r3, #2
 80076ea:	613b      	str	r3, [r7, #16]
 80076ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80076ee:	4b1f      	ldr	r3, [pc, #124]	@ (800776c <HAL_TIM_Encoder_MspInit+0xb8>)
 80076f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076f2:	4a1e      	ldr	r2, [pc, #120]	@ (800776c <HAL_TIM_Encoder_MspInit+0xb8>)
 80076f4:	f043 0304 	orr.w	r3, r3, #4
 80076f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80076fa:	4b1c      	ldr	r3, [pc, #112]	@ (800776c <HAL_TIM_Encoder_MspInit+0xb8>)
 80076fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076fe:	f003 0304 	and.w	r3, r3, #4
 8007702:	60fb      	str	r3, [r7, #12]
 8007704:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007706:	4b19      	ldr	r3, [pc, #100]	@ (800776c <HAL_TIM_Encoder_MspInit+0xb8>)
 8007708:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800770a:	4a18      	ldr	r2, [pc, #96]	@ (800776c <HAL_TIM_Encoder_MspInit+0xb8>)
 800770c:	f043 0308 	orr.w	r3, r3, #8
 8007710:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007712:	4b16      	ldr	r3, [pc, #88]	@ (800776c <HAL_TIM_Encoder_MspInit+0xb8>)
 8007714:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007716:	f003 0308 	and.w	r3, r3, #8
 800771a:	60bb      	str	r3, [r7, #8]
 800771c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PD2     ------> TIM3_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800771e:	23c0      	movs	r3, #192	@ 0xc0
 8007720:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007722:	2302      	movs	r3, #2
 8007724:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007726:	2300      	movs	r3, #0
 8007728:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800772a:	2300      	movs	r3, #0
 800772c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800772e:	2302      	movs	r3, #2
 8007730:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007732:	f107 0314 	add.w	r3, r7, #20
 8007736:	4619      	mov	r1, r3
 8007738:	480d      	ldr	r0, [pc, #52]	@ (8007770 <HAL_TIM_Encoder_MspInit+0xbc>)
 800773a:	f002 ff55 	bl	800a5e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800773e:	2304      	movs	r3, #4
 8007740:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007742:	2302      	movs	r3, #2
 8007744:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007746:	2300      	movs	r3, #0
 8007748:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800774a:	2300      	movs	r3, #0
 800774c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800774e:	2302      	movs	r3, #2
 8007750:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007752:	f107 0314 	add.w	r3, r7, #20
 8007756:	4619      	mov	r1, r3
 8007758:	4806      	ldr	r0, [pc, #24]	@ (8007774 <HAL_TIM_Encoder_MspInit+0xc0>)
 800775a:	f002 ff45 	bl	800a5e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800775e:	bf00      	nop
 8007760:	3728      	adds	r7, #40	@ 0x28
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}
 8007766:	bf00      	nop
 8007768:	40000400 	.word	0x40000400
 800776c:	40021000 	.word	0x40021000
 8007770:	48000800 	.word	0x48000800
 8007774:	48000c00 	.word	0x48000c00

08007778 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007778:	480d      	ldr	r0, [pc, #52]	@ (80077b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800777a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800777c:	f7ff fe7a 	bl	8007474 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007780:	480c      	ldr	r0, [pc, #48]	@ (80077b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8007782:	490d      	ldr	r1, [pc, #52]	@ (80077b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007784:	4a0d      	ldr	r2, [pc, #52]	@ (80077bc <LoopForever+0xe>)
  movs r3, #0
 8007786:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8007788:	e002      	b.n	8007790 <LoopCopyDataInit>

0800778a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800778a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800778c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800778e:	3304      	adds	r3, #4

08007790 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007790:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007792:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007794:	d3f9      	bcc.n	800778a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007796:	4a0a      	ldr	r2, [pc, #40]	@ (80077c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8007798:	4c0a      	ldr	r4, [pc, #40]	@ (80077c4 <LoopForever+0x16>)
  movs r3, #0
 800779a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800779c:	e001      	b.n	80077a2 <LoopFillZerobss>

0800779e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800779e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80077a0:	3204      	adds	r2, #4

080077a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80077a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80077a4:	d3fb      	bcc.n	800779e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80077a6:	f008 fa0b 	bl	800fbc0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80077aa:	f7ff fc3f 	bl	800702c <main>

080077ae <LoopForever>:

LoopForever:
    b LoopForever
 80077ae:	e7fe      	b.n	80077ae <LoopForever>
  ldr   r0, =_estack
 80077b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80077b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80077b8:	2000004c 	.word	0x2000004c
  ldr r2, =_sidata
 80077bc:	0800fe80 	.word	0x0800fe80
  ldr r2, =_sbss
 80077c0:	2000004c 	.word	0x2000004c
  ldr r4, =_ebss
 80077c4:	2000363c 	.word	0x2000363c

080077c8 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80077c8:	e7fe      	b.n	80077c8 <ADC3_IRQHandler>

080077ca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80077ca:	b580      	push	{r7, lr}
 80077cc:	b082      	sub	sp, #8
 80077ce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80077d0:	2300      	movs	r3, #0
 80077d2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80077d4:	2003      	movs	r0, #3
 80077d6:	f002 fec7 	bl	800a568 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80077da:	200f      	movs	r0, #15
 80077dc:	f000 f80e 	bl	80077fc <HAL_InitTick>
 80077e0:	4603      	mov	r3, r0
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d002      	beq.n	80077ec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80077e6:	2301      	movs	r3, #1
 80077e8:	71fb      	strb	r3, [r7, #7]
 80077ea:	e001      	b.n	80077f0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80077ec:	f7ff fdc8 	bl	8007380 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80077f0:	79fb      	ldrb	r3, [r7, #7]

}
 80077f2:	4618      	mov	r0, r3
 80077f4:	3708      	adds	r7, #8
 80077f6:	46bd      	mov	sp, r7
 80077f8:	bd80      	pop	{r7, pc}
	...

080077fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b084      	sub	sp, #16
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8007804:	2300      	movs	r3, #0
 8007806:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8007808:	4b16      	ldr	r3, [pc, #88]	@ (8007864 <HAL_InitTick+0x68>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d022      	beq.n	8007856 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8007810:	4b15      	ldr	r3, [pc, #84]	@ (8007868 <HAL_InitTick+0x6c>)
 8007812:	681a      	ldr	r2, [r3, #0]
 8007814:	4b13      	ldr	r3, [pc, #76]	@ (8007864 <HAL_InitTick+0x68>)
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800781c:	fbb1 f3f3 	udiv	r3, r1, r3
 8007820:	fbb2 f3f3 	udiv	r3, r2, r3
 8007824:	4618      	mov	r0, r3
 8007826:	f002 fed2 	bl	800a5ce <HAL_SYSTICK_Config>
 800782a:	4603      	mov	r3, r0
 800782c:	2b00      	cmp	r3, #0
 800782e:	d10f      	bne.n	8007850 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2b0f      	cmp	r3, #15
 8007834:	d809      	bhi.n	800784a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007836:	2200      	movs	r2, #0
 8007838:	6879      	ldr	r1, [r7, #4]
 800783a:	f04f 30ff 	mov.w	r0, #4294967295
 800783e:	f002 fe9e 	bl	800a57e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007842:	4a0a      	ldr	r2, [pc, #40]	@ (800786c <HAL_InitTick+0x70>)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6013      	str	r3, [r2, #0]
 8007848:	e007      	b.n	800785a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800784a:	2301      	movs	r3, #1
 800784c:	73fb      	strb	r3, [r7, #15]
 800784e:	e004      	b.n	800785a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8007850:	2301      	movs	r3, #1
 8007852:	73fb      	strb	r3, [r7, #15]
 8007854:	e001      	b.n	800785a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007856:	2301      	movs	r3, #1
 8007858:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800785a:	7bfb      	ldrb	r3, [r7, #15]
}
 800785c:	4618      	mov	r0, r3
 800785e:	3710      	adds	r7, #16
 8007860:	46bd      	mov	sp, r7
 8007862:	bd80      	pop	{r7, pc}
 8007864:	20000048 	.word	0x20000048
 8007868:	20000040 	.word	0x20000040
 800786c:	20000044 	.word	0x20000044

08007870 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007870:	b480      	push	{r7}
 8007872:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007874:	4b05      	ldr	r3, [pc, #20]	@ (800788c <HAL_IncTick+0x1c>)
 8007876:	681a      	ldr	r2, [r3, #0]
 8007878:	4b05      	ldr	r3, [pc, #20]	@ (8007890 <HAL_IncTick+0x20>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	4413      	add	r3, r2
 800787e:	4a03      	ldr	r2, [pc, #12]	@ (800788c <HAL_IncTick+0x1c>)
 8007880:	6013      	str	r3, [r2, #0]
}
 8007882:	bf00      	nop
 8007884:	46bd      	mov	sp, r7
 8007886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788a:	4770      	bx	lr
 800788c:	20003638 	.word	0x20003638
 8007890:	20000048 	.word	0x20000048

08007894 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007894:	b480      	push	{r7}
 8007896:	af00      	add	r7, sp, #0
  return uwTick;
 8007898:	4b03      	ldr	r3, [pc, #12]	@ (80078a8 <HAL_GetTick+0x14>)
 800789a:	681b      	ldr	r3, [r3, #0]
}
 800789c:	4618      	mov	r0, r3
 800789e:	46bd      	mov	sp, r7
 80078a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a4:	4770      	bx	lr
 80078a6:	bf00      	nop
 80078a8:	20003638 	.word	0x20003638

080078ac <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b083      	sub	sp, #12
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
 80078b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	689b      	ldr	r3, [r3, #8]
 80078ba:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	431a      	orrs	r2, r3
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	609a      	str	r2, [r3, #8]
}
 80078c6:	bf00      	nop
 80078c8:	370c      	adds	r7, #12
 80078ca:	46bd      	mov	sp, r7
 80078cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d0:	4770      	bx	lr

080078d2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80078d2:	b480      	push	{r7}
 80078d4:	b083      	sub	sp, #12
 80078d6:	af00      	add	r7, sp, #0
 80078d8:	6078      	str	r0, [r7, #4]
 80078da:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	689b      	ldr	r3, [r3, #8]
 80078e0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	431a      	orrs	r2, r3
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	609a      	str	r2, [r3, #8]
}
 80078ec:	bf00      	nop
 80078ee:	370c      	adds	r7, #12
 80078f0:	46bd      	mov	sp, r7
 80078f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f6:	4770      	bx	lr

080078f8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b083      	sub	sp, #12
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8007908:	4618      	mov	r0, r3
 800790a:	370c      	adds	r7, #12
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr

08007914 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8007914:	b480      	push	{r7}
 8007916:	b087      	sub	sp, #28
 8007918:	af00      	add	r7, sp, #0
 800791a:	60f8      	str	r0, [r7, #12]
 800791c:	60b9      	str	r1, [r7, #8]
 800791e:	607a      	str	r2, [r7, #4]
 8007920:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	3360      	adds	r3, #96	@ 0x60
 8007926:	461a      	mov	r2, r3
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	009b      	lsls	r3, r3, #2
 800792c:	4413      	add	r3, r2
 800792e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007930:	697b      	ldr	r3, [r7, #20]
 8007932:	681a      	ldr	r2, [r3, #0]
 8007934:	4b08      	ldr	r3, [pc, #32]	@ (8007958 <LL_ADC_SetOffset+0x44>)
 8007936:	4013      	ands	r3, r2
 8007938:	687a      	ldr	r2, [r7, #4]
 800793a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800793e:	683a      	ldr	r2, [r7, #0]
 8007940:	430a      	orrs	r2, r1
 8007942:	4313      	orrs	r3, r2
 8007944:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007948:	697b      	ldr	r3, [r7, #20]
 800794a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800794c:	bf00      	nop
 800794e:	371c      	adds	r7, #28
 8007950:	46bd      	mov	sp, r7
 8007952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007956:	4770      	bx	lr
 8007958:	03fff000 	.word	0x03fff000

0800795c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800795c:	b480      	push	{r7}
 800795e:	b085      	sub	sp, #20
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
 8007964:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	3360      	adds	r3, #96	@ 0x60
 800796a:	461a      	mov	r2, r3
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	009b      	lsls	r3, r3, #2
 8007970:	4413      	add	r3, r2
 8007972:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800797c:	4618      	mov	r0, r3
 800797e:	3714      	adds	r7, #20
 8007980:	46bd      	mov	sp, r7
 8007982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007986:	4770      	bx	lr

08007988 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8007988:	b480      	push	{r7}
 800798a:	b087      	sub	sp, #28
 800798c:	af00      	add	r7, sp, #0
 800798e:	60f8      	str	r0, [r7, #12]
 8007990:	60b9      	str	r1, [r7, #8]
 8007992:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	3360      	adds	r3, #96	@ 0x60
 8007998:	461a      	mov	r2, r3
 800799a:	68bb      	ldr	r3, [r7, #8]
 800799c:	009b      	lsls	r3, r3, #2
 800799e:	4413      	add	r3, r2
 80079a0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	431a      	orrs	r2, r3
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80079b2:	bf00      	nop
 80079b4:	371c      	adds	r7, #28
 80079b6:	46bd      	mov	sp, r7
 80079b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079bc:	4770      	bx	lr

080079be <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80079be:	b480      	push	{r7}
 80079c0:	b087      	sub	sp, #28
 80079c2:	af00      	add	r7, sp, #0
 80079c4:	60f8      	str	r0, [r7, #12]
 80079c6:	60b9      	str	r1, [r7, #8]
 80079c8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	3360      	adds	r3, #96	@ 0x60
 80079ce:	461a      	mov	r2, r3
 80079d0:	68bb      	ldr	r3, [r7, #8]
 80079d2:	009b      	lsls	r3, r3, #2
 80079d4:	4413      	add	r3, r2
 80079d6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80079d8:	697b      	ldr	r3, [r7, #20]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	431a      	orrs	r2, r3
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80079e8:	bf00      	nop
 80079ea:	371c      	adds	r7, #28
 80079ec:	46bd      	mov	sp, r7
 80079ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f2:	4770      	bx	lr

080079f4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80079f4:	b480      	push	{r7}
 80079f6:	b087      	sub	sp, #28
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	60f8      	str	r0, [r7, #12]
 80079fc:	60b9      	str	r1, [r7, #8]
 80079fe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	3360      	adds	r3, #96	@ 0x60
 8007a04:	461a      	mov	r2, r3
 8007a06:	68bb      	ldr	r3, [r7, #8]
 8007a08:	009b      	lsls	r3, r3, #2
 8007a0a:	4413      	add	r3, r2
 8007a0c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	431a      	orrs	r2, r3
 8007a1a:	697b      	ldr	r3, [r7, #20]
 8007a1c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8007a1e:	bf00      	nop
 8007a20:	371c      	adds	r7, #28
 8007a22:	46bd      	mov	sp, r7
 8007a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a28:	4770      	bx	lr

08007a2a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8007a2a:	b480      	push	{r7}
 8007a2c:	b083      	sub	sp, #12
 8007a2e:	af00      	add	r7, sp, #0
 8007a30:	6078      	str	r0, [r7, #4]
 8007a32:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	695b      	ldr	r3, [r3, #20]
 8007a38:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	431a      	orrs	r2, r3
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	615a      	str	r2, [r3, #20]
}
 8007a44:	bf00      	nop
 8007a46:	370c      	adds	r7, #12
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4e:	4770      	bx	lr

08007a50 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b083      	sub	sp, #12
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	68db      	ldr	r3, [r3, #12]
 8007a5c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d101      	bne.n	8007a68 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8007a64:	2301      	movs	r3, #1
 8007a66:	e000      	b.n	8007a6a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8007a68:	2300      	movs	r3, #0
}
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	370c      	adds	r7, #12
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a74:	4770      	bx	lr

08007a76 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8007a76:	b480      	push	{r7}
 8007a78:	b087      	sub	sp, #28
 8007a7a:	af00      	add	r7, sp, #0
 8007a7c:	60f8      	str	r0, [r7, #12]
 8007a7e:	60b9      	str	r1, [r7, #8]
 8007a80:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	3330      	adds	r3, #48	@ 0x30
 8007a86:	461a      	mov	r2, r3
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	0a1b      	lsrs	r3, r3, #8
 8007a8c:	009b      	lsls	r3, r3, #2
 8007a8e:	f003 030c 	and.w	r3, r3, #12
 8007a92:	4413      	add	r3, r2
 8007a94:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	681a      	ldr	r2, [r3, #0]
 8007a9a:	68bb      	ldr	r3, [r7, #8]
 8007a9c:	f003 031f 	and.w	r3, r3, #31
 8007aa0:	211f      	movs	r1, #31
 8007aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8007aa6:	43db      	mvns	r3, r3
 8007aa8:	401a      	ands	r2, r3
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	0e9b      	lsrs	r3, r3, #26
 8007aae:	f003 011f 	and.w	r1, r3, #31
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	f003 031f 	and.w	r3, r3, #31
 8007ab8:	fa01 f303 	lsl.w	r3, r1, r3
 8007abc:	431a      	orrs	r2, r3
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8007ac2:	bf00      	nop
 8007ac4:	371c      	adds	r7, #28
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007acc:	4770      	bx	lr

08007ace <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8007ace:	b480      	push	{r7}
 8007ad0:	b083      	sub	sp, #12
 8007ad2:	af00      	add	r7, sp, #0
 8007ad4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ada:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d101      	bne.n	8007ae6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	e000      	b.n	8007ae8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8007ae6:	2300      	movs	r3, #0
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	370c      	adds	r7, #12
 8007aec:	46bd      	mov	sp, r7
 8007aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af2:	4770      	bx	lr

08007af4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b087      	sub	sp, #28
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	60f8      	str	r0, [r7, #12]
 8007afc:	60b9      	str	r1, [r7, #8]
 8007afe:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	3314      	adds	r3, #20
 8007b04:	461a      	mov	r2, r3
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	0e5b      	lsrs	r3, r3, #25
 8007b0a:	009b      	lsls	r3, r3, #2
 8007b0c:	f003 0304 	and.w	r3, r3, #4
 8007b10:	4413      	add	r3, r2
 8007b12:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8007b14:	697b      	ldr	r3, [r7, #20]
 8007b16:	681a      	ldr	r2, [r3, #0]
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	0d1b      	lsrs	r3, r3, #20
 8007b1c:	f003 031f 	and.w	r3, r3, #31
 8007b20:	2107      	movs	r1, #7
 8007b22:	fa01 f303 	lsl.w	r3, r1, r3
 8007b26:	43db      	mvns	r3, r3
 8007b28:	401a      	ands	r2, r3
 8007b2a:	68bb      	ldr	r3, [r7, #8]
 8007b2c:	0d1b      	lsrs	r3, r3, #20
 8007b2e:	f003 031f 	and.w	r3, r3, #31
 8007b32:	6879      	ldr	r1, [r7, #4]
 8007b34:	fa01 f303 	lsl.w	r3, r1, r3
 8007b38:	431a      	orrs	r2, r3
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8007b3e:	bf00      	nop
 8007b40:	371c      	adds	r7, #28
 8007b42:	46bd      	mov	sp, r7
 8007b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b48:	4770      	bx	lr
	...

08007b4c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b085      	sub	sp, #20
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	60b9      	str	r1, [r7, #8]
 8007b56:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8007b5e:	68bb      	ldr	r3, [r7, #8]
 8007b60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b64:	43db      	mvns	r3, r3
 8007b66:	401a      	ands	r2, r3
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f003 0318 	and.w	r3, r3, #24
 8007b6e:	4908      	ldr	r1, [pc, #32]	@ (8007b90 <LL_ADC_SetChannelSingleDiff+0x44>)
 8007b70:	40d9      	lsrs	r1, r3
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	400b      	ands	r3, r1
 8007b76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b7a:	431a      	orrs	r2, r3
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8007b82:	bf00      	nop
 8007b84:	3714      	adds	r7, #20
 8007b86:	46bd      	mov	sp, r7
 8007b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8c:	4770      	bx	lr
 8007b8e:	bf00      	nop
 8007b90:	0007ffff 	.word	0x0007ffff

08007b94 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007b94:	b480      	push	{r7}
 8007b96:	b083      	sub	sp, #12
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	689b      	ldr	r3, [r3, #8]
 8007ba0:	f003 031f 	and.w	r3, r3, #31
}
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	370c      	adds	r7, #12
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bae:	4770      	bx	lr

08007bb0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007bb0:	b480      	push	{r7}
 8007bb2:	b083      	sub	sp, #12
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	689b      	ldr	r3, [r3, #8]
 8007bbc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	370c      	adds	r7, #12
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bca:	4770      	bx	lr

08007bcc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8007bcc:	b480      	push	{r7}
 8007bce:	b083      	sub	sp, #12
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	689b      	ldr	r3, [r3, #8]
 8007bd8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8007bdc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007be0:	687a      	ldr	r2, [r7, #4]
 8007be2:	6093      	str	r3, [r2, #8]
}
 8007be4:	bf00      	nop
 8007be6:	370c      	adds	r7, #12
 8007be8:	46bd      	mov	sp, r7
 8007bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bee:	4770      	bx	lr

08007bf0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b083      	sub	sp, #12
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c04:	d101      	bne.n	8007c0a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8007c06:	2301      	movs	r3, #1
 8007c08:	e000      	b.n	8007c0c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8007c0a:	2300      	movs	r3, #0
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	370c      	adds	r7, #12
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr

08007c18 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b083      	sub	sp, #12
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	689b      	ldr	r3, [r3, #8]
 8007c24:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8007c28:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007c2c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8007c34:	bf00      	nop
 8007c36:	370c      	adds	r7, #12
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3e:	4770      	bx	lr

08007c40 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8007c40:	b480      	push	{r7}
 8007c42:	b083      	sub	sp, #12
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	689b      	ldr	r3, [r3, #8]
 8007c4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007c54:	d101      	bne.n	8007c5a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8007c56:	2301      	movs	r3, #1
 8007c58:	e000      	b.n	8007c5c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8007c5a:	2300      	movs	r3, #0
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	370c      	adds	r7, #12
 8007c60:	46bd      	mov	sp, r7
 8007c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c66:	4770      	bx	lr

08007c68 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8007c68:	b480      	push	{r7}
 8007c6a:	b083      	sub	sp, #12
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	689b      	ldr	r3, [r3, #8]
 8007c74:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c78:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007c7c:	f043 0201 	orr.w	r2, r3, #1
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8007c84:	bf00      	nop
 8007c86:	370c      	adds	r7, #12
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8e:	4770      	bx	lr

08007c90 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8007c90:	b480      	push	{r7}
 8007c92:	b083      	sub	sp, #12
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	689b      	ldr	r3, [r3, #8]
 8007c9c:	f003 0301 	and.w	r3, r3, #1
 8007ca0:	2b01      	cmp	r3, #1
 8007ca2:	d101      	bne.n	8007ca8 <LL_ADC_IsEnabled+0x18>
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	e000      	b.n	8007caa <LL_ADC_IsEnabled+0x1a>
 8007ca8:	2300      	movs	r3, #0
}
 8007caa:	4618      	mov	r0, r3
 8007cac:	370c      	adds	r7, #12
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb4:	4770      	bx	lr

08007cb6 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8007cb6:	b480      	push	{r7}
 8007cb8:	b083      	sub	sp, #12
 8007cba:	af00      	add	r7, sp, #0
 8007cbc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	689b      	ldr	r3, [r3, #8]
 8007cc2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007cc6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007cca:	f043 0204 	orr.w	r2, r3, #4
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8007cd2:	bf00      	nop
 8007cd4:	370c      	adds	r7, #12
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cdc:	4770      	bx	lr

08007cde <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8007cde:	b480      	push	{r7}
 8007ce0:	b083      	sub	sp, #12
 8007ce2:	af00      	add	r7, sp, #0
 8007ce4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	689b      	ldr	r3, [r3, #8]
 8007cea:	f003 0304 	and.w	r3, r3, #4
 8007cee:	2b04      	cmp	r3, #4
 8007cf0:	d101      	bne.n	8007cf6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	e000      	b.n	8007cf8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007cf6:	2300      	movs	r3, #0
}
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	370c      	adds	r7, #12
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d02:	4770      	bx	lr

08007d04 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b083      	sub	sp, #12
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	689b      	ldr	r3, [r3, #8]
 8007d10:	f003 0308 	and.w	r3, r3, #8
 8007d14:	2b08      	cmp	r3, #8
 8007d16:	d101      	bne.n	8007d1c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8007d18:	2301      	movs	r3, #1
 8007d1a:	e000      	b.n	8007d1e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8007d1c:	2300      	movs	r3, #0
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	370c      	adds	r7, #12
 8007d22:	46bd      	mov	sp, r7
 8007d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d28:	4770      	bx	lr
	...

08007d2c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007d2c:	b590      	push	{r4, r7, lr}
 8007d2e:	b089      	sub	sp, #36	@ 0x24
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007d34:	2300      	movs	r3, #0
 8007d36:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8007d38:	2300      	movs	r3, #0
 8007d3a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d101      	bne.n	8007d46 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8007d42:	2301      	movs	r3, #1
 8007d44:	e1a9      	b.n	800809a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	695b      	ldr	r3, [r3, #20]
 8007d4a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d109      	bne.n	8007d68 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007d54:	6878      	ldr	r0, [r7, #4]
 8007d56:	f7f8 ff21 	bl	8000b9c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2200      	movs	r2, #0
 8007d64:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	f7ff ff3f 	bl	8007bf0 <LL_ADC_IsDeepPowerDownEnabled>
 8007d72:	4603      	mov	r3, r0
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d004      	beq.n	8007d82 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	f7ff ff25 	bl	8007bcc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	4618      	mov	r0, r3
 8007d88:	f7ff ff5a 	bl	8007c40 <LL_ADC_IsInternalRegulatorEnabled>
 8007d8c:	4603      	mov	r3, r0
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d115      	bne.n	8007dbe <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	4618      	mov	r0, r3
 8007d98:	f7ff ff3e 	bl	8007c18 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007d9c:	4b9c      	ldr	r3, [pc, #624]	@ (8008010 <HAL_ADC_Init+0x2e4>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	099b      	lsrs	r3, r3, #6
 8007da2:	4a9c      	ldr	r2, [pc, #624]	@ (8008014 <HAL_ADC_Init+0x2e8>)
 8007da4:	fba2 2303 	umull	r2, r3, r2, r3
 8007da8:	099b      	lsrs	r3, r3, #6
 8007daa:	3301      	adds	r3, #1
 8007dac:	005b      	lsls	r3, r3, #1
 8007dae:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8007db0:	e002      	b.n	8007db8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	3b01      	subs	r3, #1
 8007db6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d1f9      	bne.n	8007db2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f7ff ff3c 	bl	8007c40 <LL_ADC_IsInternalRegulatorEnabled>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d10d      	bne.n	8007dea <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007dd2:	f043 0210 	orr.w	r2, r3, #16
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007dde:	f043 0201 	orr.w	r2, r3, #1
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8007de6:	2301      	movs	r3, #1
 8007de8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4618      	mov	r0, r3
 8007df0:	f7ff ff75 	bl	8007cde <LL_ADC_REG_IsConversionOngoing>
 8007df4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007dfa:	f003 0310 	and.w	r3, r3, #16
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	f040 8142 	bne.w	8008088 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8007e04:	697b      	ldr	r3, [r7, #20]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	f040 813e 	bne.w	8008088 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e10:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8007e14:	f043 0202 	orr.w	r2, r3, #2
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	4618      	mov	r0, r3
 8007e22:	f7ff ff35 	bl	8007c90 <LL_ADC_IsEnabled>
 8007e26:	4603      	mov	r3, r0
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d141      	bne.n	8007eb0 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007e34:	d004      	beq.n	8007e40 <HAL_ADC_Init+0x114>
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4a77      	ldr	r2, [pc, #476]	@ (8008018 <HAL_ADC_Init+0x2ec>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d10f      	bne.n	8007e60 <HAL_ADC_Init+0x134>
 8007e40:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007e44:	f7ff ff24 	bl	8007c90 <LL_ADC_IsEnabled>
 8007e48:	4604      	mov	r4, r0
 8007e4a:	4873      	ldr	r0, [pc, #460]	@ (8008018 <HAL_ADC_Init+0x2ec>)
 8007e4c:	f7ff ff20 	bl	8007c90 <LL_ADC_IsEnabled>
 8007e50:	4603      	mov	r3, r0
 8007e52:	4323      	orrs	r3, r4
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	bf0c      	ite	eq
 8007e58:	2301      	moveq	r3, #1
 8007e5a:	2300      	movne	r3, #0
 8007e5c:	b2db      	uxtb	r3, r3
 8007e5e:	e012      	b.n	8007e86 <HAL_ADC_Init+0x15a>
 8007e60:	486e      	ldr	r0, [pc, #440]	@ (800801c <HAL_ADC_Init+0x2f0>)
 8007e62:	f7ff ff15 	bl	8007c90 <LL_ADC_IsEnabled>
 8007e66:	4604      	mov	r4, r0
 8007e68:	486d      	ldr	r0, [pc, #436]	@ (8008020 <HAL_ADC_Init+0x2f4>)
 8007e6a:	f7ff ff11 	bl	8007c90 <LL_ADC_IsEnabled>
 8007e6e:	4603      	mov	r3, r0
 8007e70:	431c      	orrs	r4, r3
 8007e72:	486c      	ldr	r0, [pc, #432]	@ (8008024 <HAL_ADC_Init+0x2f8>)
 8007e74:	f7ff ff0c 	bl	8007c90 <LL_ADC_IsEnabled>
 8007e78:	4603      	mov	r3, r0
 8007e7a:	4323      	orrs	r3, r4
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	bf0c      	ite	eq
 8007e80:	2301      	moveq	r3, #1
 8007e82:	2300      	movne	r3, #0
 8007e84:	b2db      	uxtb	r3, r3
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d012      	beq.n	8007eb0 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007e92:	d004      	beq.n	8007e9e <HAL_ADC_Init+0x172>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	4a5f      	ldr	r2, [pc, #380]	@ (8008018 <HAL_ADC_Init+0x2ec>)
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d101      	bne.n	8007ea2 <HAL_ADC_Init+0x176>
 8007e9e:	4a62      	ldr	r2, [pc, #392]	@ (8008028 <HAL_ADC_Init+0x2fc>)
 8007ea0:	e000      	b.n	8007ea4 <HAL_ADC_Init+0x178>
 8007ea2:	4a62      	ldr	r2, [pc, #392]	@ (800802c <HAL_ADC_Init+0x300>)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	4619      	mov	r1, r3
 8007eaa:	4610      	mov	r0, r2
 8007eac:	f7ff fcfe 	bl	80078ac <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	7f5b      	ldrb	r3, [r3, #29]
 8007eb4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007eba:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8007ec0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8007ec6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007ece:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007ed0:	4313      	orrs	r3, r2
 8007ed2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007eda:	2b01      	cmp	r3, #1
 8007edc:	d106      	bne.n	8007eec <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ee2:	3b01      	subs	r3, #1
 8007ee4:	045b      	lsls	r3, r3, #17
 8007ee6:	69ba      	ldr	r2, [r7, #24]
 8007ee8:	4313      	orrs	r3, r2
 8007eea:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d009      	beq.n	8007f08 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ef8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f00:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007f02:	69ba      	ldr	r2, [r7, #24]
 8007f04:	4313      	orrs	r3, r2
 8007f06:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	68da      	ldr	r2, [r3, #12]
 8007f0e:	4b48      	ldr	r3, [pc, #288]	@ (8008030 <HAL_ADC_Init+0x304>)
 8007f10:	4013      	ands	r3, r2
 8007f12:	687a      	ldr	r2, [r7, #4]
 8007f14:	6812      	ldr	r2, [r2, #0]
 8007f16:	69b9      	ldr	r1, [r7, #24]
 8007f18:	430b      	orrs	r3, r1
 8007f1a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	691b      	ldr	r3, [r3, #16]
 8007f22:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	430a      	orrs	r2, r1
 8007f30:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4618      	mov	r0, r3
 8007f38:	f7ff fee4 	bl	8007d04 <LL_ADC_INJ_IsConversionOngoing>
 8007f3c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d17f      	bne.n	8008044 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007f44:	693b      	ldr	r3, [r7, #16]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d17c      	bne.n	8008044 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8007f4e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007f56:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8007f58:	4313      	orrs	r3, r2
 8007f5a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	68db      	ldr	r3, [r3, #12]
 8007f62:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007f66:	f023 0302 	bic.w	r3, r3, #2
 8007f6a:	687a      	ldr	r2, [r7, #4]
 8007f6c:	6812      	ldr	r2, [r2, #0]
 8007f6e:	69b9      	ldr	r1, [r7, #24]
 8007f70:	430b      	orrs	r3, r1
 8007f72:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	691b      	ldr	r3, [r3, #16]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d017      	beq.n	8007fac <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	691a      	ldr	r2, [r3, #16]
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8007f8a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007f94:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8007f98:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007f9c:	687a      	ldr	r2, [r7, #4]
 8007f9e:	6911      	ldr	r1, [r2, #16]
 8007fa0:	687a      	ldr	r2, [r7, #4]
 8007fa2:	6812      	ldr	r2, [r2, #0]
 8007fa4:	430b      	orrs	r3, r1
 8007fa6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8007faa:	e013      	b.n	8007fd4 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	691a      	ldr	r2, [r3, #16]
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007fba:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007fc4:	687a      	ldr	r2, [r7, #4]
 8007fc6:	6812      	ldr	r2, [r2, #0]
 8007fc8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8007fcc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007fd0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007fda:	2b01      	cmp	r3, #1
 8007fdc:	d12a      	bne.n	8008034 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	691b      	ldr	r3, [r3, #16]
 8007fe4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007fe8:	f023 0304 	bic.w	r3, r3, #4
 8007fec:	687a      	ldr	r2, [r7, #4]
 8007fee:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8007ff0:	687a      	ldr	r2, [r7, #4]
 8007ff2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007ff4:	4311      	orrs	r1, r2
 8007ff6:	687a      	ldr	r2, [r7, #4]
 8007ff8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007ffa:	4311      	orrs	r1, r2
 8007ffc:	687a      	ldr	r2, [r7, #4]
 8007ffe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008000:	430a      	orrs	r2, r1
 8008002:	431a      	orrs	r2, r3
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f042 0201 	orr.w	r2, r2, #1
 800800c:	611a      	str	r2, [r3, #16]
 800800e:	e019      	b.n	8008044 <HAL_ADC_Init+0x318>
 8008010:	20000040 	.word	0x20000040
 8008014:	053e2d63 	.word	0x053e2d63
 8008018:	50000100 	.word	0x50000100
 800801c:	50000400 	.word	0x50000400
 8008020:	50000500 	.word	0x50000500
 8008024:	50000600 	.word	0x50000600
 8008028:	50000300 	.word	0x50000300
 800802c:	50000700 	.word	0x50000700
 8008030:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	691a      	ldr	r2, [r3, #16]
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f022 0201 	bic.w	r2, r2, #1
 8008042:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	695b      	ldr	r3, [r3, #20]
 8008048:	2b01      	cmp	r3, #1
 800804a:	d10c      	bne.n	8008066 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008052:	f023 010f 	bic.w	r1, r3, #15
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6a1b      	ldr	r3, [r3, #32]
 800805a:	1e5a      	subs	r2, r3, #1
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	430a      	orrs	r2, r1
 8008062:	631a      	str	r2, [r3, #48]	@ 0x30
 8008064:	e007      	b.n	8008076 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f022 020f 	bic.w	r2, r2, #15
 8008074:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800807a:	f023 0303 	bic.w	r3, r3, #3
 800807e:	f043 0201 	orr.w	r2, r3, #1
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008086:	e007      	b.n	8008098 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800808c:	f043 0210 	orr.w	r2, r3, #16
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8008094:	2301      	movs	r3, #1
 8008096:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8008098:	7ffb      	ldrb	r3, [r7, #31]
}
 800809a:	4618      	mov	r0, r3
 800809c:	3724      	adds	r7, #36	@ 0x24
 800809e:	46bd      	mov	sp, r7
 80080a0:	bd90      	pop	{r4, r7, pc}
 80080a2:	bf00      	nop

080080a4 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b086      	sub	sp, #24
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80080b4:	d004      	beq.n	80080c0 <HAL_ADC_Start_IT+0x1c>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4a92      	ldr	r2, [pc, #584]	@ (8008304 <HAL_ADC_Start_IT+0x260>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d101      	bne.n	80080c4 <HAL_ADC_Start_IT+0x20>
 80080c0:	4b91      	ldr	r3, [pc, #580]	@ (8008308 <HAL_ADC_Start_IT+0x264>)
 80080c2:	e000      	b.n	80080c6 <HAL_ADC_Start_IT+0x22>
 80080c4:	4b91      	ldr	r3, [pc, #580]	@ (800830c <HAL_ADC_Start_IT+0x268>)
 80080c6:	4618      	mov	r0, r3
 80080c8:	f7ff fd64 	bl	8007b94 <LL_ADC_GetMultimode>
 80080cc:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	4618      	mov	r0, r3
 80080d4:	f7ff fe03 	bl	8007cde <LL_ADC_REG_IsConversionOngoing>
 80080d8:	4603      	mov	r3, r0
 80080da:	2b00      	cmp	r3, #0
 80080dc:	f040 8132 	bne.w	8008344 <HAL_ADC_Start_IT+0x2a0>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80080e6:	2b01      	cmp	r3, #1
 80080e8:	d101      	bne.n	80080ee <HAL_ADC_Start_IT+0x4a>
 80080ea:	2302      	movs	r3, #2
 80080ec:	e12d      	b.n	800834a <HAL_ADC_Start_IT+0x2a6>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2201      	movs	r2, #1
 80080f2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	f000 ffea 	bl	80090d0 <ADC_Enable>
 80080fc:	4603      	mov	r3, r0
 80080fe:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8008100:	7dfb      	ldrb	r3, [r7, #23]
 8008102:	2b00      	cmp	r3, #0
 8008104:	f040 8119 	bne.w	800833a <HAL_ADC_Start_IT+0x296>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800810c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008110:	f023 0301 	bic.w	r3, r3, #1
 8008114:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	4a78      	ldr	r2, [pc, #480]	@ (8008304 <HAL_ADC_Start_IT+0x260>)
 8008122:	4293      	cmp	r3, r2
 8008124:	d009      	beq.n	800813a <HAL_ADC_Start_IT+0x96>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	4a79      	ldr	r2, [pc, #484]	@ (8008310 <HAL_ADC_Start_IT+0x26c>)
 800812c:	4293      	cmp	r3, r2
 800812e:	d002      	beq.n	8008136 <HAL_ADC_Start_IT+0x92>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	e003      	b.n	800813e <HAL_ADC_Start_IT+0x9a>
 8008136:	4b77      	ldr	r3, [pc, #476]	@ (8008314 <HAL_ADC_Start_IT+0x270>)
 8008138:	e001      	b.n	800813e <HAL_ADC_Start_IT+0x9a>
 800813a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800813e:	687a      	ldr	r2, [r7, #4]
 8008140:	6812      	ldr	r2, [r2, #0]
 8008142:	4293      	cmp	r3, r2
 8008144:	d002      	beq.n	800814c <HAL_ADC_Start_IT+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d105      	bne.n	8008158 <HAL_ADC_Start_IT+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008150:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800815c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008160:	2b00      	cmp	r3, #0
 8008162:	d006      	beq.n	8008172 <HAL_ADC_Start_IT+0xce>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008168:	f023 0206 	bic.w	r2, r3, #6
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	661a      	str	r2, [r3, #96]	@ 0x60
 8008170:	e002      	b.n	8008178 <HAL_ADC_Start_IT+0xd4>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2200      	movs	r2, #0
 8008176:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	221c      	movs	r2, #28
 800817e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2200      	movs	r2, #0
 8008184:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	685a      	ldr	r2, [r3, #4]
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f022 021c 	bic.w	r2, r2, #28
 8008196:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	699b      	ldr	r3, [r3, #24]
 800819c:	2b08      	cmp	r3, #8
 800819e:	d108      	bne.n	80081b2 <HAL_ADC_Start_IT+0x10e>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	685a      	ldr	r2, [r3, #4]
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f042 0208 	orr.w	r2, r2, #8
 80081ae:	605a      	str	r2, [r3, #4]
          break;
 80081b0:	e008      	b.n	80081c4 <HAL_ADC_Start_IT+0x120>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	685a      	ldr	r2, [r3, #4]
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f042 0204 	orr.w	r2, r2, #4
 80081c0:	605a      	str	r2, [r3, #4]
          break;
 80081c2:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d107      	bne.n	80081dc <HAL_ADC_Start_IT+0x138>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	685a      	ldr	r2, [r3, #4]
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f042 0210 	orr.w	r2, r2, #16
 80081da:	605a      	str	r2, [r3, #4]
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a48      	ldr	r2, [pc, #288]	@ (8008304 <HAL_ADC_Start_IT+0x260>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d009      	beq.n	80081fa <HAL_ADC_Start_IT+0x156>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4a49      	ldr	r2, [pc, #292]	@ (8008310 <HAL_ADC_Start_IT+0x26c>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d002      	beq.n	80081f6 <HAL_ADC_Start_IT+0x152>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	e003      	b.n	80081fe <HAL_ADC_Start_IT+0x15a>
 80081f6:	4b47      	ldr	r3, [pc, #284]	@ (8008314 <HAL_ADC_Start_IT+0x270>)
 80081f8:	e001      	b.n	80081fe <HAL_ADC_Start_IT+0x15a>
 80081fa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80081fe:	687a      	ldr	r2, [r7, #4]
 8008200:	6812      	ldr	r2, [r2, #0]
 8008202:	4293      	cmp	r3, r2
 8008204:	d008      	beq.n	8008218 <HAL_ADC_Start_IT+0x174>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008206:	693b      	ldr	r3, [r7, #16]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d005      	beq.n	8008218 <HAL_ADC_Start_IT+0x174>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800820c:	693b      	ldr	r3, [r7, #16]
 800820e:	2b05      	cmp	r3, #5
 8008210:	d002      	beq.n	8008218 <HAL_ADC_Start_IT+0x174>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008212:	693b      	ldr	r3, [r7, #16]
 8008214:	2b09      	cmp	r3, #9
 8008216:	d13a      	bne.n	800828e <HAL_ADC_Start_IT+0x1ea>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	68db      	ldr	r3, [r3, #12]
 800821e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008222:	2b00      	cmp	r3, #0
 8008224:	d02d      	beq.n	8008282 <HAL_ADC_Start_IT+0x1de>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800822a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800822e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	699b      	ldr	r3, [r3, #24]
 800823a:	2b08      	cmp	r3, #8
 800823c:	d110      	bne.n	8008260 <HAL_ADC_Start_IT+0x1bc>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	685a      	ldr	r2, [r3, #4]
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f022 0220 	bic.w	r2, r2, #32
 800824c:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	685a      	ldr	r2, [r3, #4]
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800825c:	605a      	str	r2, [r3, #4]
              break;
 800825e:	e010      	b.n	8008282 <HAL_ADC_Start_IT+0x1de>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	685a      	ldr	r2, [r3, #4]
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800826e:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	685a      	ldr	r2, [r3, #4]
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f042 0220 	orr.w	r2, r2, #32
 800827e:	605a      	str	r2, [r3, #4]
              break;
 8008280:	bf00      	nop
          }
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	4618      	mov	r0, r3
 8008288:	f7ff fd15 	bl	8007cb6 <LL_ADC_REG_StartConversion>
 800828c:	e05c      	b.n	8008348 <HAL_ADC_Start_IT+0x2a4>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008292:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a19      	ldr	r2, [pc, #100]	@ (8008304 <HAL_ADC_Start_IT+0x260>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d009      	beq.n	80082b8 <HAL_ADC_Start_IT+0x214>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	4a19      	ldr	r2, [pc, #100]	@ (8008310 <HAL_ADC_Start_IT+0x26c>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d002      	beq.n	80082b4 <HAL_ADC_Start_IT+0x210>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	e003      	b.n	80082bc <HAL_ADC_Start_IT+0x218>
 80082b4:	4b17      	ldr	r3, [pc, #92]	@ (8008314 <HAL_ADC_Start_IT+0x270>)
 80082b6:	e001      	b.n	80082bc <HAL_ADC_Start_IT+0x218>
 80082b8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80082bc:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	68db      	ldr	r3, [r3, #12]
 80082c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d03e      	beq.n	8008348 <HAL_ADC_Start_IT+0x2a4>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80082ce:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80082d2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	65da      	str	r2, [r3, #92]	@ 0x5c
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	699b      	ldr	r3, [r3, #24]
 80082de:	2b08      	cmp	r3, #8
 80082e0:	d11a      	bne.n	8008318 <HAL_ADC_Start_IT+0x274>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	685a      	ldr	r2, [r3, #4]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f022 0220 	bic.w	r2, r2, #32
 80082f0:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	685a      	ldr	r2, [r3, #4]
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008300:	605a      	str	r2, [r3, #4]
              break;
 8008302:	e021      	b.n	8008348 <HAL_ADC_Start_IT+0x2a4>
 8008304:	50000100 	.word	0x50000100
 8008308:	50000300 	.word	0x50000300
 800830c:	50000700 	.word	0x50000700
 8008310:	50000500 	.word	0x50000500
 8008314:	50000400 	.word	0x50000400
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	685a      	ldr	r2, [r3, #4]
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008326:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	685a      	ldr	r2, [r3, #4]
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	f042 0220 	orr.w	r2, r2, #32
 8008336:	605a      	str	r2, [r3, #4]
              break;
 8008338:	e006      	b.n	8008348 <HAL_ADC_Start_IT+0x2a4>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2200      	movs	r2, #0
 800833e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8008342:	e001      	b.n	8008348 <HAL_ADC_Start_IT+0x2a4>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8008344:	2302      	movs	r3, #2
 8008346:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8008348:	7dfb      	ldrb	r3, [r7, #23]
}
 800834a:	4618      	mov	r0, r3
 800834c:	3718      	adds	r7, #24
 800834e:	46bd      	mov	sp, r7
 8008350:	bd80      	pop	{r7, pc}
 8008352:	bf00      	nop

08008354 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8008354:	b580      	push	{r7, lr}
 8008356:	b08a      	sub	sp, #40	@ 0x28
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800835c:	2300      	movs	r3, #0
 800835e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	685b      	ldr	r3, [r3, #4]
 800836e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008378:	d004      	beq.n	8008384 <HAL_ADC_IRQHandler+0x30>
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	4a8e      	ldr	r2, [pc, #568]	@ (80085b8 <HAL_ADC_IRQHandler+0x264>)
 8008380:	4293      	cmp	r3, r2
 8008382:	d101      	bne.n	8008388 <HAL_ADC_IRQHandler+0x34>
 8008384:	4b8d      	ldr	r3, [pc, #564]	@ (80085bc <HAL_ADC_IRQHandler+0x268>)
 8008386:	e000      	b.n	800838a <HAL_ADC_IRQHandler+0x36>
 8008388:	4b8d      	ldr	r3, [pc, #564]	@ (80085c0 <HAL_ADC_IRQHandler+0x26c>)
 800838a:	4618      	mov	r0, r3
 800838c:	f7ff fc02 	bl	8007b94 <LL_ADC_GetMultimode>
 8008390:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8008392:	69fb      	ldr	r3, [r7, #28]
 8008394:	f003 0302 	and.w	r3, r3, #2
 8008398:	2b00      	cmp	r3, #0
 800839a:	d017      	beq.n	80083cc <HAL_ADC_IRQHandler+0x78>
 800839c:	69bb      	ldr	r3, [r7, #24]
 800839e:	f003 0302 	and.w	r3, r3, #2
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d012      	beq.n	80083cc <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083aa:	f003 0310 	and.w	r3, r3, #16
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d105      	bne.n	80083be <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083b6:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f001 f9c4 	bl	800974c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	2202      	movs	r2, #2
 80083ca:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80083cc:	69fb      	ldr	r3, [r7, #28]
 80083ce:	f003 0304 	and.w	r3, r3, #4
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d004      	beq.n	80083e0 <HAL_ADC_IRQHandler+0x8c>
 80083d6:	69bb      	ldr	r3, [r7, #24]
 80083d8:	f003 0304 	and.w	r3, r3, #4
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d10b      	bne.n	80083f8 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80083e0:	69fb      	ldr	r3, [r7, #28]
 80083e2:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	f000 8094 	beq.w	8008514 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80083ec:	69bb      	ldr	r3, [r7, #24]
 80083ee:	f003 0308 	and.w	r3, r3, #8
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	f000 808e 	beq.w	8008514 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083fc:	f003 0310 	and.w	r3, r3, #16
 8008400:	2b00      	cmp	r3, #0
 8008402:	d105      	bne.n	8008410 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008408:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	4618      	mov	r0, r3
 8008416:	f7ff fb1b 	bl	8007a50 <LL_ADC_REG_IsTriggerSourceSWStart>
 800841a:	4603      	mov	r3, r0
 800841c:	2b00      	cmp	r3, #0
 800841e:	d072      	beq.n	8008506 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4a64      	ldr	r2, [pc, #400]	@ (80085b8 <HAL_ADC_IRQHandler+0x264>)
 8008426:	4293      	cmp	r3, r2
 8008428:	d009      	beq.n	800843e <HAL_ADC_IRQHandler+0xea>
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	4a65      	ldr	r2, [pc, #404]	@ (80085c4 <HAL_ADC_IRQHandler+0x270>)
 8008430:	4293      	cmp	r3, r2
 8008432:	d002      	beq.n	800843a <HAL_ADC_IRQHandler+0xe6>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	e003      	b.n	8008442 <HAL_ADC_IRQHandler+0xee>
 800843a:	4b63      	ldr	r3, [pc, #396]	@ (80085c8 <HAL_ADC_IRQHandler+0x274>)
 800843c:	e001      	b.n	8008442 <HAL_ADC_IRQHandler+0xee>
 800843e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008442:	687a      	ldr	r2, [r7, #4]
 8008444:	6812      	ldr	r2, [r2, #0]
 8008446:	4293      	cmp	r3, r2
 8008448:	d008      	beq.n	800845c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800844a:	697b      	ldr	r3, [r7, #20]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d005      	beq.n	800845c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8008450:	697b      	ldr	r3, [r7, #20]
 8008452:	2b05      	cmp	r3, #5
 8008454:	d002      	beq.n	800845c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8008456:	697b      	ldr	r3, [r7, #20]
 8008458:	2b09      	cmp	r3, #9
 800845a:	d104      	bne.n	8008466 <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	68db      	ldr	r3, [r3, #12]
 8008462:	623b      	str	r3, [r7, #32]
 8008464:	e014      	b.n	8008490 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4a53      	ldr	r2, [pc, #332]	@ (80085b8 <HAL_ADC_IRQHandler+0x264>)
 800846c:	4293      	cmp	r3, r2
 800846e:	d009      	beq.n	8008484 <HAL_ADC_IRQHandler+0x130>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	4a53      	ldr	r2, [pc, #332]	@ (80085c4 <HAL_ADC_IRQHandler+0x270>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d002      	beq.n	8008480 <HAL_ADC_IRQHandler+0x12c>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	e003      	b.n	8008488 <HAL_ADC_IRQHandler+0x134>
 8008480:	4b51      	ldr	r3, [pc, #324]	@ (80085c8 <HAL_ADC_IRQHandler+0x274>)
 8008482:	e001      	b.n	8008488 <HAL_ADC_IRQHandler+0x134>
 8008484:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008488:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800848a:	693b      	ldr	r3, [r7, #16]
 800848c:	68db      	ldr	r3, [r3, #12]
 800848e:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8008490:	6a3b      	ldr	r3, [r7, #32]
 8008492:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008496:	2b00      	cmp	r3, #0
 8008498:	d135      	bne.n	8008506 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f003 0308 	and.w	r3, r3, #8
 80084a4:	2b08      	cmp	r3, #8
 80084a6:	d12e      	bne.n	8008506 <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	4618      	mov	r0, r3
 80084ae:	f7ff fc16 	bl	8007cde <LL_ADC_REG_IsConversionOngoing>
 80084b2:	4603      	mov	r3, r0
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d11a      	bne.n	80084ee <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	685a      	ldr	r2, [r3, #4]
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f022 020c 	bic.w	r2, r2, #12
 80084c6:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d112      	bne.n	8008506 <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084e4:	f043 0201 	orr.w	r2, r3, #1
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	65da      	str	r2, [r3, #92]	@ 0x5c
 80084ec:	e00b      	b.n	8008506 <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084f2:	f043 0210 	orr.w	r2, r3, #16
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084fe:	f043 0201 	orr.w	r2, r3, #1
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008506:	6878      	ldr	r0, [r7, #4]
 8008508:	f000 f984 	bl	8008814 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	220c      	movs	r2, #12
 8008512:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8008514:	69fb      	ldr	r3, [r7, #28]
 8008516:	f003 0320 	and.w	r3, r3, #32
 800851a:	2b00      	cmp	r3, #0
 800851c:	d004      	beq.n	8008528 <HAL_ADC_IRQHandler+0x1d4>
 800851e:	69bb      	ldr	r3, [r7, #24]
 8008520:	f003 0320 	and.w	r3, r3, #32
 8008524:	2b00      	cmp	r3, #0
 8008526:	d10b      	bne.n	8008540 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8008528:	69fb      	ldr	r3, [r7, #28]
 800852a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800852e:	2b00      	cmp	r3, #0
 8008530:	f000 80b3 	beq.w	800869a <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8008534:	69bb      	ldr	r3, [r7, #24]
 8008536:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800853a:	2b00      	cmp	r3, #0
 800853c:	f000 80ad 	beq.w	800869a <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008544:	f003 0310 	and.w	r3, r3, #16
 8008548:	2b00      	cmp	r3, #0
 800854a:	d105      	bne.n	8008558 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008550:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	4618      	mov	r0, r3
 800855e:	f7ff fab6 	bl	8007ace <LL_ADC_INJ_IsTriggerSourceSWStart>
 8008562:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	4618      	mov	r0, r3
 800856a:	f7ff fa71 	bl	8007a50 <LL_ADC_REG_IsTriggerSourceSWStart>
 800856e:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	4a10      	ldr	r2, [pc, #64]	@ (80085b8 <HAL_ADC_IRQHandler+0x264>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d009      	beq.n	800858e <HAL_ADC_IRQHandler+0x23a>
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	4a11      	ldr	r2, [pc, #68]	@ (80085c4 <HAL_ADC_IRQHandler+0x270>)
 8008580:	4293      	cmp	r3, r2
 8008582:	d002      	beq.n	800858a <HAL_ADC_IRQHandler+0x236>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	e003      	b.n	8008592 <HAL_ADC_IRQHandler+0x23e>
 800858a:	4b0f      	ldr	r3, [pc, #60]	@ (80085c8 <HAL_ADC_IRQHandler+0x274>)
 800858c:	e001      	b.n	8008592 <HAL_ADC_IRQHandler+0x23e>
 800858e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008592:	687a      	ldr	r2, [r7, #4]
 8008594:	6812      	ldr	r2, [r2, #0]
 8008596:	4293      	cmp	r3, r2
 8008598:	d008      	beq.n	80085ac <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800859a:	697b      	ldr	r3, [r7, #20]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d005      	beq.n	80085ac <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	2b06      	cmp	r3, #6
 80085a4:	d002      	beq.n	80085ac <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	2b07      	cmp	r3, #7
 80085aa:	d10f      	bne.n	80085cc <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	68db      	ldr	r3, [r3, #12]
 80085b2:	623b      	str	r3, [r7, #32]
 80085b4:	e01f      	b.n	80085f6 <HAL_ADC_IRQHandler+0x2a2>
 80085b6:	bf00      	nop
 80085b8:	50000100 	.word	0x50000100
 80085bc:	50000300 	.word	0x50000300
 80085c0:	50000700 	.word	0x50000700
 80085c4:	50000500 	.word	0x50000500
 80085c8:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4a8b      	ldr	r2, [pc, #556]	@ (8008800 <HAL_ADC_IRQHandler+0x4ac>)
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d009      	beq.n	80085ea <HAL_ADC_IRQHandler+0x296>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	4a8a      	ldr	r2, [pc, #552]	@ (8008804 <HAL_ADC_IRQHandler+0x4b0>)
 80085dc:	4293      	cmp	r3, r2
 80085de:	d002      	beq.n	80085e6 <HAL_ADC_IRQHandler+0x292>
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	e003      	b.n	80085ee <HAL_ADC_IRQHandler+0x29a>
 80085e6:	4b88      	ldr	r3, [pc, #544]	@ (8008808 <HAL_ADC_IRQHandler+0x4b4>)
 80085e8:	e001      	b.n	80085ee <HAL_ADC_IRQHandler+0x29a>
 80085ea:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80085ee:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80085f0:	693b      	ldr	r3, [r7, #16]
 80085f2:	68db      	ldr	r3, [r3, #12]
 80085f4:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d047      	beq.n	800868c <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80085fc:	6a3b      	ldr	r3, [r7, #32]
 80085fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008602:	2b00      	cmp	r3, #0
 8008604:	d007      	beq.n	8008616 <HAL_ADC_IRQHandler+0x2c2>
 8008606:	68bb      	ldr	r3, [r7, #8]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d03f      	beq.n	800868c <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800860c:	6a3b      	ldr	r3, [r7, #32]
 800860e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8008612:	2b00      	cmp	r3, #0
 8008614:	d13a      	bne.n	800868c <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008620:	2b40      	cmp	r3, #64	@ 0x40
 8008622:	d133      	bne.n	800868c <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8008624:	6a3b      	ldr	r3, [r7, #32]
 8008626:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800862a:	2b00      	cmp	r3, #0
 800862c:	d12e      	bne.n	800868c <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	4618      	mov	r0, r3
 8008634:	f7ff fb66 	bl	8007d04 <LL_ADC_INJ_IsConversionOngoing>
 8008638:	4603      	mov	r3, r0
 800863a:	2b00      	cmp	r3, #0
 800863c:	d11a      	bne.n	8008674 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	685a      	ldr	r2, [r3, #4]
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800864c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008652:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800865e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008662:	2b00      	cmp	r3, #0
 8008664:	d112      	bne.n	800868c <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800866a:	f043 0201 	orr.w	r2, r3, #1
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008672:	e00b      	b.n	800868c <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008678:	f043 0210 	orr.w	r2, r3, #16
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008684:	f043 0201 	orr.w	r2, r3, #1
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f001 f835 	bl	80096fc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	2260      	movs	r2, #96	@ 0x60
 8008698:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800869a:	69fb      	ldr	r3, [r7, #28]
 800869c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d011      	beq.n	80086c8 <HAL_ADC_IRQHandler+0x374>
 80086a4:	69bb      	ldr	r3, [r7, #24]
 80086a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d00c      	beq.n	80086c8 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086b2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f000 f8b4 	bl	8008828 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	2280      	movs	r2, #128	@ 0x80
 80086c6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80086c8:	69fb      	ldr	r3, [r7, #28]
 80086ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d012      	beq.n	80086f8 <HAL_ADC_IRQHandler+0x3a4>
 80086d2:	69bb      	ldr	r3, [r7, #24]
 80086d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d00d      	beq.n	80086f8 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086e0:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80086e8:	6878      	ldr	r0, [r7, #4]
 80086ea:	f001 f81b 	bl	8009724 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80086f6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80086f8:	69fb      	ldr	r3, [r7, #28]
 80086fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d012      	beq.n	8008728 <HAL_ADC_IRQHandler+0x3d4>
 8008702:	69bb      	ldr	r3, [r7, #24]
 8008704:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008708:	2b00      	cmp	r3, #0
 800870a:	d00d      	beq.n	8008728 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008710:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8008718:	6878      	ldr	r0, [r7, #4]
 800871a:	f001 f80d 	bl	8009738 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008726:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8008728:	69fb      	ldr	r3, [r7, #28]
 800872a:	f003 0310 	and.w	r3, r3, #16
 800872e:	2b00      	cmp	r3, #0
 8008730:	d043      	beq.n	80087ba <HAL_ADC_IRQHandler+0x466>
 8008732:	69bb      	ldr	r3, [r7, #24]
 8008734:	f003 0310 	and.w	r3, r3, #16
 8008738:	2b00      	cmp	r3, #0
 800873a:	d03e      	beq.n	80087ba <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008740:	2b00      	cmp	r3, #0
 8008742:	d102      	bne.n	800874a <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8008744:	2301      	movs	r3, #1
 8008746:	627b      	str	r3, [r7, #36]	@ 0x24
 8008748:	e021      	b.n	800878e <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d015      	beq.n	800877c <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008758:	d004      	beq.n	8008764 <HAL_ADC_IRQHandler+0x410>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	4a28      	ldr	r2, [pc, #160]	@ (8008800 <HAL_ADC_IRQHandler+0x4ac>)
 8008760:	4293      	cmp	r3, r2
 8008762:	d101      	bne.n	8008768 <HAL_ADC_IRQHandler+0x414>
 8008764:	4b29      	ldr	r3, [pc, #164]	@ (800880c <HAL_ADC_IRQHandler+0x4b8>)
 8008766:	e000      	b.n	800876a <HAL_ADC_IRQHandler+0x416>
 8008768:	4b29      	ldr	r3, [pc, #164]	@ (8008810 <HAL_ADC_IRQHandler+0x4bc>)
 800876a:	4618      	mov	r0, r3
 800876c:	f7ff fa20 	bl	8007bb0 <LL_ADC_GetMultiDMATransfer>
 8008770:	4603      	mov	r3, r0
 8008772:	2b00      	cmp	r3, #0
 8008774:	d00b      	beq.n	800878e <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8008776:	2301      	movs	r3, #1
 8008778:	627b      	str	r3, [r7, #36]	@ 0x24
 800877a:	e008      	b.n	800878e <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	68db      	ldr	r3, [r3, #12]
 8008782:	f003 0301 	and.w	r3, r3, #1
 8008786:	2b00      	cmp	r3, #0
 8008788:	d001      	beq.n	800878e <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 800878a:	2301      	movs	r3, #1
 800878c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800878e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008790:	2b01      	cmp	r3, #1
 8008792:	d10e      	bne.n	80087b2 <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008798:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087a4:	f043 0202 	orr.w	r2, r3, #2
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80087ac:	6878      	ldr	r0, [r7, #4]
 80087ae:	f000 f845 	bl	800883c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	2210      	movs	r2, #16
 80087b8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80087ba:	69fb      	ldr	r3, [r7, #28]
 80087bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d018      	beq.n	80087f6 <HAL_ADC_IRQHandler+0x4a2>
 80087c4:	69bb      	ldr	r3, [r7, #24]
 80087c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d013      	beq.n	80087f6 <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087d2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087de:	f043 0208 	orr.w	r2, r3, #8
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80087ee:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	f000 ff8d 	bl	8009710 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80087f6:	bf00      	nop
 80087f8:	3728      	adds	r7, #40	@ 0x28
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}
 80087fe:	bf00      	nop
 8008800:	50000100 	.word	0x50000100
 8008804:	50000500 	.word	0x50000500
 8008808:	50000400 	.word	0x50000400
 800880c:	50000300 	.word	0x50000300
 8008810:	50000700 	.word	0x50000700

08008814 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8008814:	b480      	push	{r7}
 8008816:	b083      	sub	sp, #12
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800881c:	bf00      	nop
 800881e:	370c      	adds	r7, #12
 8008820:	46bd      	mov	sp, r7
 8008822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008826:	4770      	bx	lr

08008828 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8008828:	b480      	push	{r7}
 800882a:	b083      	sub	sp, #12
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8008830:	bf00      	nop
 8008832:	370c      	adds	r7, #12
 8008834:	46bd      	mov	sp, r7
 8008836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883a:	4770      	bx	lr

0800883c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800883c:	b480      	push	{r7}
 800883e:	b083      	sub	sp, #12
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8008844:	bf00      	nop
 8008846:	370c      	adds	r7, #12
 8008848:	46bd      	mov	sp, r7
 800884a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884e:	4770      	bx	lr

08008850 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b0b6      	sub	sp, #216	@ 0xd8
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
 8008858:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800885a:	2300      	movs	r3, #0
 800885c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8008860:	2300      	movs	r3, #0
 8008862:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800886a:	2b01      	cmp	r3, #1
 800886c:	d102      	bne.n	8008874 <HAL_ADC_ConfigChannel+0x24>
 800886e:	2302      	movs	r3, #2
 8008870:	f000 bc13 	b.w	800909a <HAL_ADC_ConfigChannel+0x84a>
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2201      	movs	r2, #1
 8008878:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	4618      	mov	r0, r3
 8008882:	f7ff fa2c 	bl	8007cde <LL_ADC_REG_IsConversionOngoing>
 8008886:	4603      	mov	r3, r0
 8008888:	2b00      	cmp	r3, #0
 800888a:	f040 83f3 	bne.w	8009074 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6818      	ldr	r0, [r3, #0]
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	6859      	ldr	r1, [r3, #4]
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	461a      	mov	r2, r3
 800889c:	f7ff f8eb 	bl	8007a76 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	4618      	mov	r0, r3
 80088a6:	f7ff fa1a 	bl	8007cde <LL_ADC_REG_IsConversionOngoing>
 80088aa:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	4618      	mov	r0, r3
 80088b4:	f7ff fa26 	bl	8007d04 <LL_ADC_INJ_IsConversionOngoing>
 80088b8:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80088bc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	f040 81d9 	bne.w	8008c78 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80088c6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	f040 81d4 	bne.w	8008c78 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	689b      	ldr	r3, [r3, #8]
 80088d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80088d8:	d10f      	bne.n	80088fa <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6818      	ldr	r0, [r3, #0]
 80088de:	683b      	ldr	r3, [r7, #0]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	2200      	movs	r2, #0
 80088e4:	4619      	mov	r1, r3
 80088e6:	f7ff f905 	bl	8007af4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80088f2:	4618      	mov	r0, r3
 80088f4:	f7ff f899 	bl	8007a2a <LL_ADC_SetSamplingTimeCommonConfig>
 80088f8:	e00e      	b.n	8008918 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	6818      	ldr	r0, [r3, #0]
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	6819      	ldr	r1, [r3, #0]
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	689b      	ldr	r3, [r3, #8]
 8008906:	461a      	mov	r2, r3
 8008908:	f7ff f8f4 	bl	8007af4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	2100      	movs	r1, #0
 8008912:	4618      	mov	r0, r3
 8008914:	f7ff f889 	bl	8007a2a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	695a      	ldr	r2, [r3, #20]
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	68db      	ldr	r3, [r3, #12]
 8008922:	08db      	lsrs	r3, r3, #3
 8008924:	f003 0303 	and.w	r3, r3, #3
 8008928:	005b      	lsls	r3, r3, #1
 800892a:	fa02 f303 	lsl.w	r3, r2, r3
 800892e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	691b      	ldr	r3, [r3, #16]
 8008936:	2b04      	cmp	r3, #4
 8008938:	d022      	beq.n	8008980 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	6818      	ldr	r0, [r3, #0]
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	6919      	ldr	r1, [r3, #16]
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	681a      	ldr	r2, [r3, #0]
 8008946:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800894a:	f7fe ffe3 	bl	8007914 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6818      	ldr	r0, [r3, #0]
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	6919      	ldr	r1, [r3, #16]
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	699b      	ldr	r3, [r3, #24]
 800895a:	461a      	mov	r2, r3
 800895c:	f7ff f82f 	bl	80079be <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6818      	ldr	r0, [r3, #0]
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8008968:	683b      	ldr	r3, [r7, #0]
 800896a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800896c:	2b01      	cmp	r3, #1
 800896e:	d102      	bne.n	8008976 <HAL_ADC_ConfigChannel+0x126>
 8008970:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008974:	e000      	b.n	8008978 <HAL_ADC_ConfigChannel+0x128>
 8008976:	2300      	movs	r3, #0
 8008978:	461a      	mov	r2, r3
 800897a:	f7ff f83b 	bl	80079f4 <LL_ADC_SetOffsetSaturation>
 800897e:	e17b      	b.n	8008c78 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	2100      	movs	r1, #0
 8008986:	4618      	mov	r0, r3
 8008988:	f7fe ffe8 	bl	800795c <LL_ADC_GetOffsetChannel>
 800898c:	4603      	mov	r3, r0
 800898e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008992:	2b00      	cmp	r3, #0
 8008994:	d10a      	bne.n	80089ac <HAL_ADC_ConfigChannel+0x15c>
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	2100      	movs	r1, #0
 800899c:	4618      	mov	r0, r3
 800899e:	f7fe ffdd 	bl	800795c <LL_ADC_GetOffsetChannel>
 80089a2:	4603      	mov	r3, r0
 80089a4:	0e9b      	lsrs	r3, r3, #26
 80089a6:	f003 021f 	and.w	r2, r3, #31
 80089aa:	e01e      	b.n	80089ea <HAL_ADC_ConfigChannel+0x19a>
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	2100      	movs	r1, #0
 80089b2:	4618      	mov	r0, r3
 80089b4:	f7fe ffd2 	bl	800795c <LL_ADC_GetOffsetChannel>
 80089b8:	4603      	mov	r3, r0
 80089ba:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80089be:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80089c2:	fa93 f3a3 	rbit	r3, r3
 80089c6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80089ca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80089ce:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80089d2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d101      	bne.n	80089de <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80089da:	2320      	movs	r3, #32
 80089dc:	e004      	b.n	80089e8 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80089de:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80089e2:	fab3 f383 	clz	r3, r3
 80089e6:	b2db      	uxtb	r3, r3
 80089e8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d105      	bne.n	8008a02 <HAL_ADC_ConfigChannel+0x1b2>
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	0e9b      	lsrs	r3, r3, #26
 80089fc:	f003 031f 	and.w	r3, r3, #31
 8008a00:	e018      	b.n	8008a34 <HAL_ADC_ConfigChannel+0x1e4>
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a0a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008a0e:	fa93 f3a3 	rbit	r3, r3
 8008a12:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8008a16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008a1a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8008a1e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d101      	bne.n	8008a2a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8008a26:	2320      	movs	r3, #32
 8008a28:	e004      	b.n	8008a34 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8008a2a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008a2e:	fab3 f383 	clz	r3, r3
 8008a32:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d106      	bne.n	8008a46 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	2100      	movs	r1, #0
 8008a40:	4618      	mov	r0, r3
 8008a42:	f7fe ffa1 	bl	8007988 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	2101      	movs	r1, #1
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	f7fe ff85 	bl	800795c <LL_ADC_GetOffsetChannel>
 8008a52:	4603      	mov	r3, r0
 8008a54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d10a      	bne.n	8008a72 <HAL_ADC_ConfigChannel+0x222>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	2101      	movs	r1, #1
 8008a62:	4618      	mov	r0, r3
 8008a64:	f7fe ff7a 	bl	800795c <LL_ADC_GetOffsetChannel>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	0e9b      	lsrs	r3, r3, #26
 8008a6c:	f003 021f 	and.w	r2, r3, #31
 8008a70:	e01e      	b.n	8008ab0 <HAL_ADC_ConfigChannel+0x260>
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	2101      	movs	r1, #1
 8008a78:	4618      	mov	r0, r3
 8008a7a:	f7fe ff6f 	bl	800795c <LL_ADC_GetOffsetChannel>
 8008a7e:	4603      	mov	r3, r0
 8008a80:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a84:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008a88:	fa93 f3a3 	rbit	r3, r3
 8008a8c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8008a90:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008a94:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8008a98:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d101      	bne.n	8008aa4 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8008aa0:	2320      	movs	r3, #32
 8008aa2:	e004      	b.n	8008aae <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8008aa4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008aa8:	fab3 f383 	clz	r3, r3
 8008aac:	b2db      	uxtb	r3, r3
 8008aae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d105      	bne.n	8008ac8 <HAL_ADC_ConfigChannel+0x278>
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	0e9b      	lsrs	r3, r3, #26
 8008ac2:	f003 031f 	and.w	r3, r3, #31
 8008ac6:	e018      	b.n	8008afa <HAL_ADC_ConfigChannel+0x2aa>
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ad0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008ad4:	fa93 f3a3 	rbit	r3, r3
 8008ad8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8008adc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008ae0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8008ae4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d101      	bne.n	8008af0 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8008aec:	2320      	movs	r3, #32
 8008aee:	e004      	b.n	8008afa <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8008af0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008af4:	fab3 f383 	clz	r3, r3
 8008af8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008afa:	429a      	cmp	r2, r3
 8008afc:	d106      	bne.n	8008b0c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	2200      	movs	r2, #0
 8008b04:	2101      	movs	r1, #1
 8008b06:	4618      	mov	r0, r3
 8008b08:	f7fe ff3e 	bl	8007988 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	2102      	movs	r1, #2
 8008b12:	4618      	mov	r0, r3
 8008b14:	f7fe ff22 	bl	800795c <LL_ADC_GetOffsetChannel>
 8008b18:	4603      	mov	r3, r0
 8008b1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d10a      	bne.n	8008b38 <HAL_ADC_ConfigChannel+0x2e8>
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	2102      	movs	r1, #2
 8008b28:	4618      	mov	r0, r3
 8008b2a:	f7fe ff17 	bl	800795c <LL_ADC_GetOffsetChannel>
 8008b2e:	4603      	mov	r3, r0
 8008b30:	0e9b      	lsrs	r3, r3, #26
 8008b32:	f003 021f 	and.w	r2, r3, #31
 8008b36:	e01e      	b.n	8008b76 <HAL_ADC_ConfigChannel+0x326>
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	2102      	movs	r1, #2
 8008b3e:	4618      	mov	r0, r3
 8008b40:	f7fe ff0c 	bl	800795c <LL_ADC_GetOffsetChannel>
 8008b44:	4603      	mov	r3, r0
 8008b46:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008b4e:	fa93 f3a3 	rbit	r3, r3
 8008b52:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8008b56:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008b5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8008b5e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d101      	bne.n	8008b6a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8008b66:	2320      	movs	r3, #32
 8008b68:	e004      	b.n	8008b74 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8008b6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008b6e:	fab3 f383 	clz	r3, r3
 8008b72:	b2db      	uxtb	r3, r3
 8008b74:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008b76:	683b      	ldr	r3, [r7, #0]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d105      	bne.n	8008b8e <HAL_ADC_ConfigChannel+0x33e>
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	0e9b      	lsrs	r3, r3, #26
 8008b88:	f003 031f 	and.w	r3, r3, #31
 8008b8c:	e016      	b.n	8008bbc <HAL_ADC_ConfigChannel+0x36c>
 8008b8e:	683b      	ldr	r3, [r7, #0]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b96:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008b9a:	fa93 f3a3 	rbit	r3, r3
 8008b9e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8008ba0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008ba2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8008ba6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d101      	bne.n	8008bb2 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8008bae:	2320      	movs	r3, #32
 8008bb0:	e004      	b.n	8008bbc <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8008bb2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008bb6:	fab3 f383 	clz	r3, r3
 8008bba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008bbc:	429a      	cmp	r2, r3
 8008bbe:	d106      	bne.n	8008bce <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	2102      	movs	r1, #2
 8008bc8:	4618      	mov	r0, r3
 8008bca:	f7fe fedd 	bl	8007988 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	2103      	movs	r1, #3
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	f7fe fec1 	bl	800795c <LL_ADC_GetOffsetChannel>
 8008bda:	4603      	mov	r3, r0
 8008bdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d10a      	bne.n	8008bfa <HAL_ADC_ConfigChannel+0x3aa>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	2103      	movs	r1, #3
 8008bea:	4618      	mov	r0, r3
 8008bec:	f7fe feb6 	bl	800795c <LL_ADC_GetOffsetChannel>
 8008bf0:	4603      	mov	r3, r0
 8008bf2:	0e9b      	lsrs	r3, r3, #26
 8008bf4:	f003 021f 	and.w	r2, r3, #31
 8008bf8:	e017      	b.n	8008c2a <HAL_ADC_ConfigChannel+0x3da>
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	2103      	movs	r1, #3
 8008c00:	4618      	mov	r0, r3
 8008c02:	f7fe feab 	bl	800795c <LL_ADC_GetOffsetChannel>
 8008c06:	4603      	mov	r3, r0
 8008c08:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008c0c:	fa93 f3a3 	rbit	r3, r3
 8008c10:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8008c12:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008c14:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8008c16:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d101      	bne.n	8008c20 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8008c1c:	2320      	movs	r3, #32
 8008c1e:	e003      	b.n	8008c28 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8008c20:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008c22:	fab3 f383 	clz	r3, r3
 8008c26:	b2db      	uxtb	r3, r3
 8008c28:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d105      	bne.n	8008c42 <HAL_ADC_ConfigChannel+0x3f2>
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	0e9b      	lsrs	r3, r3, #26
 8008c3c:	f003 031f 	and.w	r3, r3, #31
 8008c40:	e011      	b.n	8008c66 <HAL_ADC_ConfigChannel+0x416>
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c48:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008c4a:	fa93 f3a3 	rbit	r3, r3
 8008c4e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8008c50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008c52:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8008c54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d101      	bne.n	8008c5e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8008c5a:	2320      	movs	r3, #32
 8008c5c:	e003      	b.n	8008c66 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8008c5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c60:	fab3 f383 	clz	r3, r3
 8008c64:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8008c66:	429a      	cmp	r2, r3
 8008c68:	d106      	bne.n	8008c78 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	2200      	movs	r2, #0
 8008c70:	2103      	movs	r1, #3
 8008c72:	4618      	mov	r0, r3
 8008c74:	f7fe fe88 	bl	8007988 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	f7ff f807 	bl	8007c90 <LL_ADC_IsEnabled>
 8008c82:	4603      	mov	r3, r0
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	f040 813d 	bne.w	8008f04 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6818      	ldr	r0, [r3, #0]
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	6819      	ldr	r1, [r3, #0]
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	68db      	ldr	r3, [r3, #12]
 8008c96:	461a      	mov	r2, r3
 8008c98:	f7fe ff58 	bl	8007b4c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	68db      	ldr	r3, [r3, #12]
 8008ca0:	4aa2      	ldr	r2, [pc, #648]	@ (8008f2c <HAL_ADC_ConfigChannel+0x6dc>)
 8008ca2:	4293      	cmp	r3, r2
 8008ca4:	f040 812e 	bne.w	8008f04 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d10b      	bne.n	8008cd0 <HAL_ADC_ConfigChannel+0x480>
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	0e9b      	lsrs	r3, r3, #26
 8008cbe:	3301      	adds	r3, #1
 8008cc0:	f003 031f 	and.w	r3, r3, #31
 8008cc4:	2b09      	cmp	r3, #9
 8008cc6:	bf94      	ite	ls
 8008cc8:	2301      	movls	r3, #1
 8008cca:	2300      	movhi	r3, #0
 8008ccc:	b2db      	uxtb	r3, r3
 8008cce:	e019      	b.n	8008d04 <HAL_ADC_ConfigChannel+0x4b4>
 8008cd0:	683b      	ldr	r3, [r7, #0]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008cd6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008cd8:	fa93 f3a3 	rbit	r3, r3
 8008cdc:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8008cde:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008ce0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8008ce2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d101      	bne.n	8008cec <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8008ce8:	2320      	movs	r3, #32
 8008cea:	e003      	b.n	8008cf4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8008cec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008cee:	fab3 f383 	clz	r3, r3
 8008cf2:	b2db      	uxtb	r3, r3
 8008cf4:	3301      	adds	r3, #1
 8008cf6:	f003 031f 	and.w	r3, r3, #31
 8008cfa:	2b09      	cmp	r3, #9
 8008cfc:	bf94      	ite	ls
 8008cfe:	2301      	movls	r3, #1
 8008d00:	2300      	movhi	r3, #0
 8008d02:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d079      	beq.n	8008dfc <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d107      	bne.n	8008d24 <HAL_ADC_ConfigChannel+0x4d4>
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	0e9b      	lsrs	r3, r3, #26
 8008d1a:	3301      	adds	r3, #1
 8008d1c:	069b      	lsls	r3, r3, #26
 8008d1e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008d22:	e015      	b.n	8008d50 <HAL_ADC_ConfigChannel+0x500>
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d2c:	fa93 f3a3 	rbit	r3, r3
 8008d30:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8008d32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d34:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8008d36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d101      	bne.n	8008d40 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8008d3c:	2320      	movs	r3, #32
 8008d3e:	e003      	b.n	8008d48 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8008d40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d42:	fab3 f383 	clz	r3, r3
 8008d46:	b2db      	uxtb	r3, r3
 8008d48:	3301      	adds	r3, #1
 8008d4a:	069b      	lsls	r3, r3, #26
 8008d4c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d109      	bne.n	8008d70 <HAL_ADC_ConfigChannel+0x520>
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	0e9b      	lsrs	r3, r3, #26
 8008d62:	3301      	adds	r3, #1
 8008d64:	f003 031f 	and.w	r3, r3, #31
 8008d68:	2101      	movs	r1, #1
 8008d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8008d6e:	e017      	b.n	8008da0 <HAL_ADC_ConfigChannel+0x550>
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008d78:	fa93 f3a3 	rbit	r3, r3
 8008d7c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8008d7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d80:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8008d82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d101      	bne.n	8008d8c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8008d88:	2320      	movs	r3, #32
 8008d8a:	e003      	b.n	8008d94 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8008d8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d8e:	fab3 f383 	clz	r3, r3
 8008d92:	b2db      	uxtb	r3, r3
 8008d94:	3301      	adds	r3, #1
 8008d96:	f003 031f 	and.w	r3, r3, #31
 8008d9a:	2101      	movs	r1, #1
 8008d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8008da0:	ea42 0103 	orr.w	r1, r2, r3
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d10a      	bne.n	8008dc6 <HAL_ADC_ConfigChannel+0x576>
 8008db0:	683b      	ldr	r3, [r7, #0]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	0e9b      	lsrs	r3, r3, #26
 8008db6:	3301      	adds	r3, #1
 8008db8:	f003 021f 	and.w	r2, r3, #31
 8008dbc:	4613      	mov	r3, r2
 8008dbe:	005b      	lsls	r3, r3, #1
 8008dc0:	4413      	add	r3, r2
 8008dc2:	051b      	lsls	r3, r3, #20
 8008dc4:	e018      	b.n	8008df8 <HAL_ADC_ConfigChannel+0x5a8>
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008dcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dce:	fa93 f3a3 	rbit	r3, r3
 8008dd2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8008dd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8008dd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d101      	bne.n	8008de2 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8008dde:	2320      	movs	r3, #32
 8008de0:	e003      	b.n	8008dea <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8008de2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008de4:	fab3 f383 	clz	r3, r3
 8008de8:	b2db      	uxtb	r3, r3
 8008dea:	3301      	adds	r3, #1
 8008dec:	f003 021f 	and.w	r2, r3, #31
 8008df0:	4613      	mov	r3, r2
 8008df2:	005b      	lsls	r3, r3, #1
 8008df4:	4413      	add	r3, r2
 8008df6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008df8:	430b      	orrs	r3, r1
 8008dfa:	e07e      	b.n	8008efa <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d107      	bne.n	8008e18 <HAL_ADC_ConfigChannel+0x5c8>
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	0e9b      	lsrs	r3, r3, #26
 8008e0e:	3301      	adds	r3, #1
 8008e10:	069b      	lsls	r3, r3, #26
 8008e12:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008e16:	e015      	b.n	8008e44 <HAL_ADC_ConfigChannel+0x5f4>
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e20:	fa93 f3a3 	rbit	r3, r3
 8008e24:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8008e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e28:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8008e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d101      	bne.n	8008e34 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8008e30:	2320      	movs	r3, #32
 8008e32:	e003      	b.n	8008e3c <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8008e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e36:	fab3 f383 	clz	r3, r3
 8008e3a:	b2db      	uxtb	r3, r3
 8008e3c:	3301      	adds	r3, #1
 8008e3e:	069b      	lsls	r3, r3, #26
 8008e40:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d109      	bne.n	8008e64 <HAL_ADC_ConfigChannel+0x614>
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	0e9b      	lsrs	r3, r3, #26
 8008e56:	3301      	adds	r3, #1
 8008e58:	f003 031f 	and.w	r3, r3, #31
 8008e5c:	2101      	movs	r1, #1
 8008e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8008e62:	e017      	b.n	8008e94 <HAL_ADC_ConfigChannel+0x644>
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e6a:	6a3b      	ldr	r3, [r7, #32]
 8008e6c:	fa93 f3a3 	rbit	r3, r3
 8008e70:	61fb      	str	r3, [r7, #28]
  return result;
 8008e72:	69fb      	ldr	r3, [r7, #28]
 8008e74:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8008e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d101      	bne.n	8008e80 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8008e7c:	2320      	movs	r3, #32
 8008e7e:	e003      	b.n	8008e88 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8008e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e82:	fab3 f383 	clz	r3, r3
 8008e86:	b2db      	uxtb	r3, r3
 8008e88:	3301      	adds	r3, #1
 8008e8a:	f003 031f 	and.w	r3, r3, #31
 8008e8e:	2101      	movs	r1, #1
 8008e90:	fa01 f303 	lsl.w	r3, r1, r3
 8008e94:	ea42 0103 	orr.w	r1, r2, r3
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d10d      	bne.n	8008ec0 <HAL_ADC_ConfigChannel+0x670>
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	0e9b      	lsrs	r3, r3, #26
 8008eaa:	3301      	adds	r3, #1
 8008eac:	f003 021f 	and.w	r2, r3, #31
 8008eb0:	4613      	mov	r3, r2
 8008eb2:	005b      	lsls	r3, r3, #1
 8008eb4:	4413      	add	r3, r2
 8008eb6:	3b1e      	subs	r3, #30
 8008eb8:	051b      	lsls	r3, r3, #20
 8008eba:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008ebe:	e01b      	b.n	8008ef8 <HAL_ADC_ConfigChannel+0x6a8>
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ec6:	697b      	ldr	r3, [r7, #20]
 8008ec8:	fa93 f3a3 	rbit	r3, r3
 8008ecc:	613b      	str	r3, [r7, #16]
  return result;
 8008ece:	693b      	ldr	r3, [r7, #16]
 8008ed0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008ed2:	69bb      	ldr	r3, [r7, #24]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d101      	bne.n	8008edc <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8008ed8:	2320      	movs	r3, #32
 8008eda:	e003      	b.n	8008ee4 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8008edc:	69bb      	ldr	r3, [r7, #24]
 8008ede:	fab3 f383 	clz	r3, r3
 8008ee2:	b2db      	uxtb	r3, r3
 8008ee4:	3301      	adds	r3, #1
 8008ee6:	f003 021f 	and.w	r2, r3, #31
 8008eea:	4613      	mov	r3, r2
 8008eec:	005b      	lsls	r3, r3, #1
 8008eee:	4413      	add	r3, r2
 8008ef0:	3b1e      	subs	r3, #30
 8008ef2:	051b      	lsls	r3, r3, #20
 8008ef4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008ef8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8008efa:	683a      	ldr	r2, [r7, #0]
 8008efc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008efe:	4619      	mov	r1, r3
 8008f00:	f7fe fdf8 	bl	8007af4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	681a      	ldr	r2, [r3, #0]
 8008f08:	4b09      	ldr	r3, [pc, #36]	@ (8008f30 <HAL_ADC_ConfigChannel+0x6e0>)
 8008f0a:	4013      	ands	r3, r2
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	f000 80be 	beq.w	800908e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008f1a:	d004      	beq.n	8008f26 <HAL_ADC_ConfigChannel+0x6d6>
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	4a04      	ldr	r2, [pc, #16]	@ (8008f34 <HAL_ADC_ConfigChannel+0x6e4>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d10a      	bne.n	8008f3c <HAL_ADC_ConfigChannel+0x6ec>
 8008f26:	4b04      	ldr	r3, [pc, #16]	@ (8008f38 <HAL_ADC_ConfigChannel+0x6e8>)
 8008f28:	e009      	b.n	8008f3e <HAL_ADC_ConfigChannel+0x6ee>
 8008f2a:	bf00      	nop
 8008f2c:	407f0000 	.word	0x407f0000
 8008f30:	80080000 	.word	0x80080000
 8008f34:	50000100 	.word	0x50000100
 8008f38:	50000300 	.word	0x50000300
 8008f3c:	4b59      	ldr	r3, [pc, #356]	@ (80090a4 <HAL_ADC_ConfigChannel+0x854>)
 8008f3e:	4618      	mov	r0, r3
 8008f40:	f7fe fcda 	bl	80078f8 <LL_ADC_GetCommonPathInternalCh>
 8008f44:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	4a56      	ldr	r2, [pc, #344]	@ (80090a8 <HAL_ADC_ConfigChannel+0x858>)
 8008f4e:	4293      	cmp	r3, r2
 8008f50:	d004      	beq.n	8008f5c <HAL_ADC_ConfigChannel+0x70c>
 8008f52:	683b      	ldr	r3, [r7, #0]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	4a55      	ldr	r2, [pc, #340]	@ (80090ac <HAL_ADC_ConfigChannel+0x85c>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d13a      	bne.n	8008fd2 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8008f5c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008f60:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d134      	bne.n	8008fd2 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008f70:	d005      	beq.n	8008f7e <HAL_ADC_ConfigChannel+0x72e>
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	4a4e      	ldr	r2, [pc, #312]	@ (80090b0 <HAL_ADC_ConfigChannel+0x860>)
 8008f78:	4293      	cmp	r3, r2
 8008f7a:	f040 8085 	bne.w	8009088 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008f86:	d004      	beq.n	8008f92 <HAL_ADC_ConfigChannel+0x742>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	4a49      	ldr	r2, [pc, #292]	@ (80090b4 <HAL_ADC_ConfigChannel+0x864>)
 8008f8e:	4293      	cmp	r3, r2
 8008f90:	d101      	bne.n	8008f96 <HAL_ADC_ConfigChannel+0x746>
 8008f92:	4a49      	ldr	r2, [pc, #292]	@ (80090b8 <HAL_ADC_ConfigChannel+0x868>)
 8008f94:	e000      	b.n	8008f98 <HAL_ADC_ConfigChannel+0x748>
 8008f96:	4a43      	ldr	r2, [pc, #268]	@ (80090a4 <HAL_ADC_ConfigChannel+0x854>)
 8008f98:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008f9c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008fa0:	4619      	mov	r1, r3
 8008fa2:	4610      	mov	r0, r2
 8008fa4:	f7fe fc95 	bl	80078d2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008fa8:	4b44      	ldr	r3, [pc, #272]	@ (80090bc <HAL_ADC_ConfigChannel+0x86c>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	099b      	lsrs	r3, r3, #6
 8008fae:	4a44      	ldr	r2, [pc, #272]	@ (80090c0 <HAL_ADC_ConfigChannel+0x870>)
 8008fb0:	fba2 2303 	umull	r2, r3, r2, r3
 8008fb4:	099b      	lsrs	r3, r3, #6
 8008fb6:	1c5a      	adds	r2, r3, #1
 8008fb8:	4613      	mov	r3, r2
 8008fba:	005b      	lsls	r3, r3, #1
 8008fbc:	4413      	add	r3, r2
 8008fbe:	009b      	lsls	r3, r3, #2
 8008fc0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8008fc2:	e002      	b.n	8008fca <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	3b01      	subs	r3, #1
 8008fc8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d1f9      	bne.n	8008fc4 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008fd0:	e05a      	b.n	8009088 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	4a3b      	ldr	r2, [pc, #236]	@ (80090c4 <HAL_ADC_ConfigChannel+0x874>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d125      	bne.n	8009028 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8008fdc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008fe0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d11f      	bne.n	8009028 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	4a31      	ldr	r2, [pc, #196]	@ (80090b4 <HAL_ADC_ConfigChannel+0x864>)
 8008fee:	4293      	cmp	r3, r2
 8008ff0:	d104      	bne.n	8008ffc <HAL_ADC_ConfigChannel+0x7ac>
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	4a34      	ldr	r2, [pc, #208]	@ (80090c8 <HAL_ADC_ConfigChannel+0x878>)
 8008ff8:	4293      	cmp	r3, r2
 8008ffa:	d047      	beq.n	800908c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009004:	d004      	beq.n	8009010 <HAL_ADC_ConfigChannel+0x7c0>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	4a2a      	ldr	r2, [pc, #168]	@ (80090b4 <HAL_ADC_ConfigChannel+0x864>)
 800900c:	4293      	cmp	r3, r2
 800900e:	d101      	bne.n	8009014 <HAL_ADC_ConfigChannel+0x7c4>
 8009010:	4a29      	ldr	r2, [pc, #164]	@ (80090b8 <HAL_ADC_ConfigChannel+0x868>)
 8009012:	e000      	b.n	8009016 <HAL_ADC_ConfigChannel+0x7c6>
 8009014:	4a23      	ldr	r2, [pc, #140]	@ (80090a4 <HAL_ADC_ConfigChannel+0x854>)
 8009016:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800901a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800901e:	4619      	mov	r1, r3
 8009020:	4610      	mov	r0, r2
 8009022:	f7fe fc56 	bl	80078d2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009026:	e031      	b.n	800908c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4a27      	ldr	r2, [pc, #156]	@ (80090cc <HAL_ADC_ConfigChannel+0x87c>)
 800902e:	4293      	cmp	r3, r2
 8009030:	d12d      	bne.n	800908e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8009032:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009036:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800903a:	2b00      	cmp	r3, #0
 800903c:	d127      	bne.n	800908e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	4a1c      	ldr	r2, [pc, #112]	@ (80090b4 <HAL_ADC_ConfigChannel+0x864>)
 8009044:	4293      	cmp	r3, r2
 8009046:	d022      	beq.n	800908e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009050:	d004      	beq.n	800905c <HAL_ADC_ConfigChannel+0x80c>
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	4a17      	ldr	r2, [pc, #92]	@ (80090b4 <HAL_ADC_ConfigChannel+0x864>)
 8009058:	4293      	cmp	r3, r2
 800905a:	d101      	bne.n	8009060 <HAL_ADC_ConfigChannel+0x810>
 800905c:	4a16      	ldr	r2, [pc, #88]	@ (80090b8 <HAL_ADC_ConfigChannel+0x868>)
 800905e:	e000      	b.n	8009062 <HAL_ADC_ConfigChannel+0x812>
 8009060:	4a10      	ldr	r2, [pc, #64]	@ (80090a4 <HAL_ADC_ConfigChannel+0x854>)
 8009062:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009066:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800906a:	4619      	mov	r1, r3
 800906c:	4610      	mov	r0, r2
 800906e:	f7fe fc30 	bl	80078d2 <LL_ADC_SetCommonPathInternalCh>
 8009072:	e00c      	b.n	800908e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009078:	f043 0220 	orr.w	r2, r3, #32
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8009080:	2301      	movs	r3, #1
 8009082:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8009086:	e002      	b.n	800908e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009088:	bf00      	nop
 800908a:	e000      	b.n	800908e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800908c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	2200      	movs	r2, #0
 8009092:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8009096:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800909a:	4618      	mov	r0, r3
 800909c:	37d8      	adds	r7, #216	@ 0xd8
 800909e:	46bd      	mov	sp, r7
 80090a0:	bd80      	pop	{r7, pc}
 80090a2:	bf00      	nop
 80090a4:	50000700 	.word	0x50000700
 80090a8:	c3210000 	.word	0xc3210000
 80090ac:	90c00010 	.word	0x90c00010
 80090b0:	50000600 	.word	0x50000600
 80090b4:	50000100 	.word	0x50000100
 80090b8:	50000300 	.word	0x50000300
 80090bc:	20000040 	.word	0x20000040
 80090c0:	053e2d63 	.word	0x053e2d63
 80090c4:	c7520000 	.word	0xc7520000
 80090c8:	50000500 	.word	0x50000500
 80090cc:	cb840000 	.word	0xcb840000

080090d0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b084      	sub	sp, #16
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80090d8:	2300      	movs	r3, #0
 80090da:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	4618      	mov	r0, r3
 80090e2:	f7fe fdd5 	bl	8007c90 <LL_ADC_IsEnabled>
 80090e6:	4603      	mov	r3, r0
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d176      	bne.n	80091da <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	689a      	ldr	r2, [r3, #8]
 80090f2:	4b3c      	ldr	r3, [pc, #240]	@ (80091e4 <ADC_Enable+0x114>)
 80090f4:	4013      	ands	r3, r2
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d00d      	beq.n	8009116 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80090fe:	f043 0210 	orr.w	r2, r3, #16
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800910a:	f043 0201 	orr.w	r2, r3, #1
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8009112:	2301      	movs	r3, #1
 8009114:	e062      	b.n	80091dc <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	4618      	mov	r0, r3
 800911c:	f7fe fda4 	bl	8007c68 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009128:	d004      	beq.n	8009134 <ADC_Enable+0x64>
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	4a2e      	ldr	r2, [pc, #184]	@ (80091e8 <ADC_Enable+0x118>)
 8009130:	4293      	cmp	r3, r2
 8009132:	d101      	bne.n	8009138 <ADC_Enable+0x68>
 8009134:	4b2d      	ldr	r3, [pc, #180]	@ (80091ec <ADC_Enable+0x11c>)
 8009136:	e000      	b.n	800913a <ADC_Enable+0x6a>
 8009138:	4b2d      	ldr	r3, [pc, #180]	@ (80091f0 <ADC_Enable+0x120>)
 800913a:	4618      	mov	r0, r3
 800913c:	f7fe fbdc 	bl	80078f8 <LL_ADC_GetCommonPathInternalCh>
 8009140:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8009142:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8009146:	2b00      	cmp	r3, #0
 8009148:	d013      	beq.n	8009172 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800914a:	4b2a      	ldr	r3, [pc, #168]	@ (80091f4 <ADC_Enable+0x124>)
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	099b      	lsrs	r3, r3, #6
 8009150:	4a29      	ldr	r2, [pc, #164]	@ (80091f8 <ADC_Enable+0x128>)
 8009152:	fba2 2303 	umull	r2, r3, r2, r3
 8009156:	099b      	lsrs	r3, r3, #6
 8009158:	1c5a      	adds	r2, r3, #1
 800915a:	4613      	mov	r3, r2
 800915c:	005b      	lsls	r3, r3, #1
 800915e:	4413      	add	r3, r2
 8009160:	009b      	lsls	r3, r3, #2
 8009162:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8009164:	e002      	b.n	800916c <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8009166:	68bb      	ldr	r3, [r7, #8]
 8009168:	3b01      	subs	r3, #1
 800916a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800916c:	68bb      	ldr	r3, [r7, #8]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d1f9      	bne.n	8009166 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8009172:	f7fe fb8f 	bl	8007894 <HAL_GetTick>
 8009176:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009178:	e028      	b.n	80091cc <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	4618      	mov	r0, r3
 8009180:	f7fe fd86 	bl	8007c90 <LL_ADC_IsEnabled>
 8009184:	4603      	mov	r3, r0
 8009186:	2b00      	cmp	r3, #0
 8009188:	d104      	bne.n	8009194 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	4618      	mov	r0, r3
 8009190:	f7fe fd6a 	bl	8007c68 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8009194:	f7fe fb7e 	bl	8007894 <HAL_GetTick>
 8009198:	4602      	mov	r2, r0
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	1ad3      	subs	r3, r2, r3
 800919e:	2b02      	cmp	r3, #2
 80091a0:	d914      	bls.n	80091cc <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	f003 0301 	and.w	r3, r3, #1
 80091ac:	2b01      	cmp	r3, #1
 80091ae:	d00d      	beq.n	80091cc <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091b4:	f043 0210 	orr.w	r2, r3, #16
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091c0:	f043 0201 	orr.w	r2, r3, #1
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80091c8:	2301      	movs	r3, #1
 80091ca:	e007      	b.n	80091dc <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f003 0301 	and.w	r3, r3, #1
 80091d6:	2b01      	cmp	r3, #1
 80091d8:	d1cf      	bne.n	800917a <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80091da:	2300      	movs	r3, #0
}
 80091dc:	4618      	mov	r0, r3
 80091de:	3710      	adds	r7, #16
 80091e0:	46bd      	mov	sp, r7
 80091e2:	bd80      	pop	{r7, pc}
 80091e4:	8000003f 	.word	0x8000003f
 80091e8:	50000100 	.word	0x50000100
 80091ec:	50000300 	.word	0x50000300
 80091f0:	50000700 	.word	0x50000700
 80091f4:	20000040 	.word	0x20000040
 80091f8:	053e2d63 	.word	0x053e2d63

080091fc <LL_ADC_SetCommonPathInternalCh>:
{
 80091fc:	b480      	push	{r7}
 80091fe:	b083      	sub	sp, #12
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
 8009204:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	689b      	ldr	r3, [r3, #8]
 800920a:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	431a      	orrs	r2, r3
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	609a      	str	r2, [r3, #8]
}
 8009216:	bf00      	nop
 8009218:	370c      	adds	r7, #12
 800921a:	46bd      	mov	sp, r7
 800921c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009220:	4770      	bx	lr

08009222 <LL_ADC_GetCommonPathInternalCh>:
{
 8009222:	b480      	push	{r7}
 8009224:	b083      	sub	sp, #12
 8009226:	af00      	add	r7, sp, #0
 8009228:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	689b      	ldr	r3, [r3, #8]
 800922e:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8009232:	4618      	mov	r0, r3
 8009234:	370c      	adds	r7, #12
 8009236:	46bd      	mov	sp, r7
 8009238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923c:	4770      	bx	lr
	...

08009240 <LL_ADC_SetOffset>:
{
 8009240:	b480      	push	{r7}
 8009242:	b087      	sub	sp, #28
 8009244:	af00      	add	r7, sp, #0
 8009246:	60f8      	str	r0, [r7, #12]
 8009248:	60b9      	str	r1, [r7, #8]
 800924a:	607a      	str	r2, [r7, #4]
 800924c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	3360      	adds	r3, #96	@ 0x60
 8009252:	461a      	mov	r2, r3
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	009b      	lsls	r3, r3, #2
 8009258:	4413      	add	r3, r2
 800925a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800925c:	697b      	ldr	r3, [r7, #20]
 800925e:	681a      	ldr	r2, [r3, #0]
 8009260:	4b08      	ldr	r3, [pc, #32]	@ (8009284 <LL_ADC_SetOffset+0x44>)
 8009262:	4013      	ands	r3, r2
 8009264:	687a      	ldr	r2, [r7, #4]
 8009266:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800926a:	683a      	ldr	r2, [r7, #0]
 800926c:	430a      	orrs	r2, r1
 800926e:	4313      	orrs	r3, r2
 8009270:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009274:	697b      	ldr	r3, [r7, #20]
 8009276:	601a      	str	r2, [r3, #0]
}
 8009278:	bf00      	nop
 800927a:	371c      	adds	r7, #28
 800927c:	46bd      	mov	sp, r7
 800927e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009282:	4770      	bx	lr
 8009284:	03fff000 	.word	0x03fff000

08009288 <LL_ADC_GetOffsetChannel>:
{
 8009288:	b480      	push	{r7}
 800928a:	b085      	sub	sp, #20
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
 8009290:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	3360      	adds	r3, #96	@ 0x60
 8009296:	461a      	mov	r2, r3
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	009b      	lsls	r3, r3, #2
 800929c:	4413      	add	r3, r2
 800929e:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80092a8:	4618      	mov	r0, r3
 80092aa:	3714      	adds	r7, #20
 80092ac:	46bd      	mov	sp, r7
 80092ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b2:	4770      	bx	lr

080092b4 <LL_ADC_SetOffsetState>:
{
 80092b4:	b480      	push	{r7}
 80092b6:	b087      	sub	sp, #28
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	60f8      	str	r0, [r7, #12]
 80092bc:	60b9      	str	r1, [r7, #8]
 80092be:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	3360      	adds	r3, #96	@ 0x60
 80092c4:	461a      	mov	r2, r3
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	009b      	lsls	r3, r3, #2
 80092ca:	4413      	add	r3, r2
 80092cc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	431a      	orrs	r2, r3
 80092da:	697b      	ldr	r3, [r7, #20]
 80092dc:	601a      	str	r2, [r3, #0]
}
 80092de:	bf00      	nop
 80092e0:	371c      	adds	r7, #28
 80092e2:	46bd      	mov	sp, r7
 80092e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e8:	4770      	bx	lr

080092ea <LL_ADC_SetOffsetSign>:
{
 80092ea:	b480      	push	{r7}
 80092ec:	b087      	sub	sp, #28
 80092ee:	af00      	add	r7, sp, #0
 80092f0:	60f8      	str	r0, [r7, #12]
 80092f2:	60b9      	str	r1, [r7, #8]
 80092f4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	3360      	adds	r3, #96	@ 0x60
 80092fa:	461a      	mov	r2, r3
 80092fc:	68bb      	ldr	r3, [r7, #8]
 80092fe:	009b      	lsls	r3, r3, #2
 8009300:	4413      	add	r3, r2
 8009302:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8009304:	697b      	ldr	r3, [r7, #20]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	431a      	orrs	r2, r3
 8009310:	697b      	ldr	r3, [r7, #20]
 8009312:	601a      	str	r2, [r3, #0]
}
 8009314:	bf00      	nop
 8009316:	371c      	adds	r7, #28
 8009318:	46bd      	mov	sp, r7
 800931a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931e:	4770      	bx	lr

08009320 <LL_ADC_SetOffsetSaturation>:
{
 8009320:	b480      	push	{r7}
 8009322:	b087      	sub	sp, #28
 8009324:	af00      	add	r7, sp, #0
 8009326:	60f8      	str	r0, [r7, #12]
 8009328:	60b9      	str	r1, [r7, #8]
 800932a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	3360      	adds	r3, #96	@ 0x60
 8009330:	461a      	mov	r2, r3
 8009332:	68bb      	ldr	r3, [r7, #8]
 8009334:	009b      	lsls	r3, r3, #2
 8009336:	4413      	add	r3, r2
 8009338:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800933a:	697b      	ldr	r3, [r7, #20]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	431a      	orrs	r2, r3
 8009346:	697b      	ldr	r3, [r7, #20]
 8009348:	601a      	str	r2, [r3, #0]
}
 800934a:	bf00      	nop
 800934c:	371c      	adds	r7, #28
 800934e:	46bd      	mov	sp, r7
 8009350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009354:	4770      	bx	lr

08009356 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 8009356:	b480      	push	{r7}
 8009358:	b083      	sub	sp, #12
 800935a:	af00      	add	r7, sp, #0
 800935c:	6078      	str	r0, [r7, #4]
 800935e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	695b      	ldr	r3, [r3, #20]
 8009364:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	431a      	orrs	r2, r3
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	615a      	str	r2, [r3, #20]
}
 8009370:	bf00      	nop
 8009372:	370c      	adds	r7, #12
 8009374:	46bd      	mov	sp, r7
 8009376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937a:	4770      	bx	lr

0800937c <LL_ADC_INJ_GetTrigAuto>:
{
 800937c:	b480      	push	{r7}
 800937e:	b083      	sub	sp, #12
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	68db      	ldr	r3, [r3, #12]
 8009388:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 800938c:	4618      	mov	r0, r3
 800938e:	370c      	adds	r7, #12
 8009390:	46bd      	mov	sp, r7
 8009392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009396:	4770      	bx	lr

08009398 <LL_ADC_SetChannelSamplingTime>:
{
 8009398:	b480      	push	{r7}
 800939a:	b087      	sub	sp, #28
 800939c:	af00      	add	r7, sp, #0
 800939e:	60f8      	str	r0, [r7, #12]
 80093a0:	60b9      	str	r1, [r7, #8]
 80093a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	3314      	adds	r3, #20
 80093a8:	461a      	mov	r2, r3
 80093aa:	68bb      	ldr	r3, [r7, #8]
 80093ac:	0e5b      	lsrs	r3, r3, #25
 80093ae:	009b      	lsls	r3, r3, #2
 80093b0:	f003 0304 	and.w	r3, r3, #4
 80093b4:	4413      	add	r3, r2
 80093b6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80093b8:	697b      	ldr	r3, [r7, #20]
 80093ba:	681a      	ldr	r2, [r3, #0]
 80093bc:	68bb      	ldr	r3, [r7, #8]
 80093be:	0d1b      	lsrs	r3, r3, #20
 80093c0:	f003 031f 	and.w	r3, r3, #31
 80093c4:	2107      	movs	r1, #7
 80093c6:	fa01 f303 	lsl.w	r3, r1, r3
 80093ca:	43db      	mvns	r3, r3
 80093cc:	401a      	ands	r2, r3
 80093ce:	68bb      	ldr	r3, [r7, #8]
 80093d0:	0d1b      	lsrs	r3, r3, #20
 80093d2:	f003 031f 	and.w	r3, r3, #31
 80093d6:	6879      	ldr	r1, [r7, #4]
 80093d8:	fa01 f303 	lsl.w	r3, r1, r3
 80093dc:	431a      	orrs	r2, r3
 80093de:	697b      	ldr	r3, [r7, #20]
 80093e0:	601a      	str	r2, [r3, #0]
}
 80093e2:	bf00      	nop
 80093e4:	371c      	adds	r7, #28
 80093e6:	46bd      	mov	sp, r7
 80093e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ec:	4770      	bx	lr
	...

080093f0 <LL_ADC_SetChannelSingleDiff>:
{
 80093f0:	b480      	push	{r7}
 80093f2:	b085      	sub	sp, #20
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	60f8      	str	r0, [r7, #12]
 80093f8:	60b9      	str	r1, [r7, #8]
 80093fa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8009402:	68bb      	ldr	r3, [r7, #8]
 8009404:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009408:	43db      	mvns	r3, r3
 800940a:	401a      	ands	r2, r3
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f003 0318 	and.w	r3, r3, #24
 8009412:	4908      	ldr	r1, [pc, #32]	@ (8009434 <LL_ADC_SetChannelSingleDiff+0x44>)
 8009414:	40d9      	lsrs	r1, r3
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	400b      	ands	r3, r1
 800941a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800941e:	431a      	orrs	r2, r3
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8009426:	bf00      	nop
 8009428:	3714      	adds	r7, #20
 800942a:	46bd      	mov	sp, r7
 800942c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009430:	4770      	bx	lr
 8009432:	bf00      	nop
 8009434:	0007ffff 	.word	0x0007ffff

08009438 <LL_ADC_GetMultimode>:
{
 8009438:	b480      	push	{r7}
 800943a:	b083      	sub	sp, #12
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	689b      	ldr	r3, [r3, #8]
 8009444:	f003 031f 	and.w	r3, r3, #31
}
 8009448:	4618      	mov	r0, r3
 800944a:	370c      	adds	r7, #12
 800944c:	46bd      	mov	sp, r7
 800944e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009452:	4770      	bx	lr

08009454 <LL_ADC_IsEnabled>:
{
 8009454:	b480      	push	{r7}
 8009456:	b083      	sub	sp, #12
 8009458:	af00      	add	r7, sp, #0
 800945a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	689b      	ldr	r3, [r3, #8]
 8009460:	f003 0301 	and.w	r3, r3, #1
 8009464:	2b01      	cmp	r3, #1
 8009466:	d101      	bne.n	800946c <LL_ADC_IsEnabled+0x18>
 8009468:	2301      	movs	r3, #1
 800946a:	e000      	b.n	800946e <LL_ADC_IsEnabled+0x1a>
 800946c:	2300      	movs	r3, #0
}
 800946e:	4618      	mov	r0, r3
 8009470:	370c      	adds	r7, #12
 8009472:	46bd      	mov	sp, r7
 8009474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009478:	4770      	bx	lr

0800947a <LL_ADC_REG_IsConversionOngoing>:
{
 800947a:	b480      	push	{r7}
 800947c:	b083      	sub	sp, #12
 800947e:	af00      	add	r7, sp, #0
 8009480:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	689b      	ldr	r3, [r3, #8]
 8009486:	f003 0304 	and.w	r3, r3, #4
 800948a:	2b04      	cmp	r3, #4
 800948c:	d101      	bne.n	8009492 <LL_ADC_REG_IsConversionOngoing+0x18>
 800948e:	2301      	movs	r3, #1
 8009490:	e000      	b.n	8009494 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009492:	2300      	movs	r3, #0
}
 8009494:	4618      	mov	r0, r3
 8009496:	370c      	adds	r7, #12
 8009498:	46bd      	mov	sp, r7
 800949a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949e:	4770      	bx	lr

080094a0 <LL_ADC_INJ_StartConversion>:
{
 80094a0:	b480      	push	{r7}
 80094a2:	b083      	sub	sp, #12
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	689b      	ldr	r3, [r3, #8]
 80094ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80094b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80094b4:	f043 0208 	orr.w	r2, r3, #8
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	609a      	str	r2, [r3, #8]
}
 80094bc:	bf00      	nop
 80094be:	370c      	adds	r7, #12
 80094c0:	46bd      	mov	sp, r7
 80094c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c6:	4770      	bx	lr

080094c8 <LL_ADC_INJ_IsConversionOngoing>:
{
 80094c8:	b480      	push	{r7}
 80094ca:	b083      	sub	sp, #12
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	689b      	ldr	r3, [r3, #8]
 80094d4:	f003 0308 	and.w	r3, r3, #8
 80094d8:	2b08      	cmp	r3, #8
 80094da:	d101      	bne.n	80094e0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80094dc:	2301      	movs	r3, #1
 80094de:	e000      	b.n	80094e2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80094e0:	2300      	movs	r3, #0
}
 80094e2:	4618      	mov	r0, r3
 80094e4:	370c      	adds	r7, #12
 80094e6:	46bd      	mov	sp, r7
 80094e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ec:	4770      	bx	lr
	...

080094f0 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b086      	sub	sp, #24
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009500:	d004      	beq.n	800950c <HAL_ADCEx_InjectedStart_IT+0x1c>
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	4a78      	ldr	r2, [pc, #480]	@ (80096e8 <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 8009508:	4293      	cmp	r3, r2
 800950a:	d101      	bne.n	8009510 <HAL_ADCEx_InjectedStart_IT+0x20>
 800950c:	4b77      	ldr	r3, [pc, #476]	@ (80096ec <HAL_ADCEx_InjectedStart_IT+0x1fc>)
 800950e:	e000      	b.n	8009512 <HAL_ADCEx_InjectedStart_IT+0x22>
 8009510:	4b77      	ldr	r3, [pc, #476]	@ (80096f0 <HAL_ADCEx_InjectedStart_IT+0x200>)
 8009512:	4618      	mov	r0, r3
 8009514:	f7ff ff90 	bl	8009438 <LL_ADC_GetMultimode>
 8009518:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	4618      	mov	r0, r3
 8009520:	f7ff ffd2 	bl	80094c8 <LL_ADC_INJ_IsConversionOngoing>
 8009524:	4603      	mov	r3, r0
 8009526:	2b00      	cmp	r3, #0
 8009528:	d001      	beq.n	800952e <HAL_ADCEx_InjectedStart_IT+0x3e>
  {
    return HAL_BUSY;
 800952a:	2302      	movs	r3, #2
 800952c:	e0d8      	b.n	80096e0 <HAL_ADCEx_InjectedStart_IT+0x1f0>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	68db      	ldr	r3, [r3, #12]
 8009534:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009538:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009540:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8009544:	2b00      	cmp	r3, #0
 8009546:	d10a      	bne.n	800955e <HAL_ADCEx_InjectedStart_IT+0x6e>
        && (tmp_config_injected_queue == 0UL)
 8009548:	693b      	ldr	r3, [r7, #16]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d107      	bne.n	800955e <HAL_ADCEx_InjectedStart_IT+0x6e>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009552:	f043 0220 	orr.w	r2, r3, #32
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 800955a:	2301      	movs	r3, #1
 800955c:	e0c0      	b.n	80096e0 <HAL_ADCEx_InjectedStart_IT+0x1f0>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009564:	2b01      	cmp	r3, #1
 8009566:	d101      	bne.n	800956c <HAL_ADCEx_InjectedStart_IT+0x7c>
 8009568:	2302      	movs	r3, #2
 800956a:	e0b9      	b.n	80096e0 <HAL_ADCEx_InjectedStart_IT+0x1f0>
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2201      	movs	r2, #1
 8009570:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f7ff fdab 	bl	80090d0 <ADC_Enable>
 800957a:	4603      	mov	r3, r0
 800957c:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800957e:	7bfb      	ldrb	r3, [r7, #15]
 8009580:	2b00      	cmp	r3, #0
 8009582:	f040 80a8 	bne.w	80096d6 <HAL_ADCEx_InjectedStart_IT+0x1e6>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800958a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800958e:	2b00      	cmp	r3, #0
 8009590:	d006      	beq.n	80095a0 <HAL_ADCEx_InjectedStart_IT+0xb0>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009596:	f023 0208 	bic.w	r2, r3, #8
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	661a      	str	r2, [r3, #96]	@ 0x60
 800959e:	e002      	b.n	80095a6 <HAL_ADCEx_InjectedStart_IT+0xb6>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2200      	movs	r2, #0
 80095a4:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095aa:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80095ae:	f023 0301 	bic.w	r3, r3, #1
 80095b2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	4a4a      	ldr	r2, [pc, #296]	@ (80096e8 <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 80095c0:	4293      	cmp	r3, r2
 80095c2:	d009      	beq.n	80095d8 <HAL_ADCEx_InjectedStart_IT+0xe8>
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	4a4a      	ldr	r2, [pc, #296]	@ (80096f4 <HAL_ADCEx_InjectedStart_IT+0x204>)
 80095ca:	4293      	cmp	r3, r2
 80095cc:	d002      	beq.n	80095d4 <HAL_ADCEx_InjectedStart_IT+0xe4>
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	e003      	b.n	80095dc <HAL_ADCEx_InjectedStart_IT+0xec>
 80095d4:	4b48      	ldr	r3, [pc, #288]	@ (80096f8 <HAL_ADCEx_InjectedStart_IT+0x208>)
 80095d6:	e001      	b.n	80095dc <HAL_ADCEx_InjectedStart_IT+0xec>
 80095d8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80095dc:	687a      	ldr	r2, [r7, #4]
 80095de:	6812      	ldr	r2, [r2, #0]
 80095e0:	4293      	cmp	r3, r2
 80095e2:	d002      	beq.n	80095ea <HAL_ADCEx_InjectedStart_IT+0xfa>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d105      	bne.n	80095f6 <HAL_ADCEx_InjectedStart_IT+0x106>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095ee:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	2260      	movs	r2, #96	@ 0x60
 80095fc:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	2200      	movs	r2, #0
 8009602:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	68db      	ldr	r3, [r3, #12]
 800960c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009610:	2b00      	cmp	r3, #0
 8009612:	d007      	beq.n	8009624 <HAL_ADCEx_InjectedStart_IT+0x134>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	685a      	ldr	r2, [r3, #4]
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009622:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	699b      	ldr	r3, [r3, #24]
 8009628:	2b08      	cmp	r3, #8
 800962a:	d110      	bne.n	800964e <HAL_ADCEx_InjectedStart_IT+0x15e>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	685a      	ldr	r2, [r3, #4]
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f022 0220 	bic.w	r2, r2, #32
 800963a:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	685a      	ldr	r2, [r3, #4]
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800964a:	605a      	str	r2, [r3, #4]
          break;
 800964c:	e010      	b.n	8009670 <HAL_ADCEx_InjectedStart_IT+0x180>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	685a      	ldr	r2, [r3, #4]
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800965c:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	685a      	ldr	r2, [r3, #4]
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f042 0220 	orr.w	r2, r2, #32
 800966c:	605a      	str	r2, [r3, #4]
          break;
 800966e:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	4a1c      	ldr	r2, [pc, #112]	@ (80096e8 <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 8009676:	4293      	cmp	r3, r2
 8009678:	d009      	beq.n	800968e <HAL_ADCEx_InjectedStart_IT+0x19e>
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	4a1d      	ldr	r2, [pc, #116]	@ (80096f4 <HAL_ADCEx_InjectedStart_IT+0x204>)
 8009680:	4293      	cmp	r3, r2
 8009682:	d002      	beq.n	800968a <HAL_ADCEx_InjectedStart_IT+0x19a>
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	e003      	b.n	8009692 <HAL_ADCEx_InjectedStart_IT+0x1a2>
 800968a:	4b1b      	ldr	r3, [pc, #108]	@ (80096f8 <HAL_ADCEx_InjectedStart_IT+0x208>)
 800968c:	e001      	b.n	8009692 <HAL_ADCEx_InjectedStart_IT+0x1a2>
 800968e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8009692:	687a      	ldr	r2, [r7, #4]
 8009694:	6812      	ldr	r2, [r2, #0]
 8009696:	4293      	cmp	r3, r2
 8009698:	d008      	beq.n	80096ac <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800969a:	697b      	ldr	r3, [r7, #20]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d005      	beq.n	80096ac <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80096a0:	697b      	ldr	r3, [r7, #20]
 80096a2:	2b06      	cmp	r3, #6
 80096a4:	d002      	beq.n	80096ac <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80096a6:	697b      	ldr	r3, [r7, #20]
 80096a8:	2b07      	cmp	r3, #7
 80096aa:	d10d      	bne.n	80096c8 <HAL_ADCEx_InjectedStart_IT+0x1d8>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	4618      	mov	r0, r3
 80096b2:	f7ff fe63 	bl	800937c <LL_ADC_INJ_GetTrigAuto>
 80096b6:	4603      	mov	r3, r0
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d110      	bne.n	80096de <HAL_ADCEx_InjectedStart_IT+0x1ee>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	4618      	mov	r0, r3
 80096c2:	f7ff feed 	bl	80094a0 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 80096c6:	e00a      	b.n	80096de <HAL_ADCEx_InjectedStart_IT+0x1ee>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096cc:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80096d4:	e003      	b.n	80096de <HAL_ADCEx_InjectedStart_IT+0x1ee>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2200      	movs	r2, #0
 80096da:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 80096de:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80096e0:	4618      	mov	r0, r3
 80096e2:	3718      	adds	r7, #24
 80096e4:	46bd      	mov	sp, r7
 80096e6:	bd80      	pop	{r7, pc}
 80096e8:	50000100 	.word	0x50000100
 80096ec:	50000300 	.word	0x50000300
 80096f0:	50000700 	.word	0x50000700
 80096f4:	50000500 	.word	0x50000500
 80096f8:	50000400 	.word	0x50000400

080096fc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80096fc:	b480      	push	{r7}
 80096fe:	b083      	sub	sp, #12
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8009704:	bf00      	nop
 8009706:	370c      	adds	r7, #12
 8009708:	46bd      	mov	sp, r7
 800970a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970e:	4770      	bx	lr

08009710 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8009710:	b480      	push	{r7}
 8009712:	b083      	sub	sp, #12
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8009718:	bf00      	nop
 800971a:	370c      	adds	r7, #12
 800971c:	46bd      	mov	sp, r7
 800971e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009722:	4770      	bx	lr

08009724 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8009724:	b480      	push	{r7}
 8009726:	b083      	sub	sp, #12
 8009728:	af00      	add	r7, sp, #0
 800972a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800972c:	bf00      	nop
 800972e:	370c      	adds	r7, #12
 8009730:	46bd      	mov	sp, r7
 8009732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009736:	4770      	bx	lr

08009738 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8009738:	b480      	push	{r7}
 800973a:	b083      	sub	sp, #12
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8009740:	bf00      	nop
 8009742:	370c      	adds	r7, #12
 8009744:	46bd      	mov	sp, r7
 8009746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974a:	4770      	bx	lr

0800974c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800974c:	b480      	push	{r7}
 800974e:	b083      	sub	sp, #12
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8009754:	bf00      	nop
 8009756:	370c      	adds	r7, #12
 8009758:	46bd      	mov	sp, r7
 800975a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975e:	4770      	bx	lr

08009760 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 8009760:	b580      	push	{r7, lr}
 8009762:	b0b6      	sub	sp, #216	@ 0xd8
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
 8009768:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800976a:	2300      	movs	r3, #0
 800976c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8009770:	2300      	movs	r3, #0
 8009772:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 8009774:	2300      	movs	r3, #0
 8009776:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009780:	2b01      	cmp	r3, #1
 8009782:	d102      	bne.n	800978a <HAL_ADCEx_InjectedConfigChannel+0x2a>
 8009784:	2302      	movs	r3, #2
 8009786:	f000 bcfd 	b.w	800a184 <HAL_ADCEx_InjectedConfigChannel+0xa24>
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2201      	movs	r2, #1
 800978e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	695b      	ldr	r3, [r3, #20]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d003      	beq.n	80097a2 <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800979e:	2b01      	cmp	r3, #1
 80097a0:	d130      	bne.n	8009804 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80097a2:	683b      	ldr	r3, [r7, #0]
 80097a4:	685b      	ldr	r3, [r3, #4]
 80097a6:	2b09      	cmp	r3, #9
 80097a8:	d179      	bne.n	800989e <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d010      	beq.n	80097d4 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	0e9b      	lsrs	r3, r3, #26
 80097b8:	025b      	lsls	r3, r3, #9
 80097ba:	f403 5278 	and.w	r2, r3, #15872	@ 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097c2:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 80097c6:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80097cc:	4313      	orrs	r3, r2
 80097ce:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80097d2:	e007      	b.n	80097e4 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	0e9b      	lsrs	r3, r3, #26
 80097da:	025b      	lsls	r3, r3, #9
 80097dc:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 80097e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80097ea:	4b84      	ldr	r3, [pc, #528]	@ (80099fc <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 80097ec:	4013      	ands	r3, r2
 80097ee:	687a      	ldr	r2, [r7, #4]
 80097f0:	6812      	ldr	r2, [r2, #0]
 80097f2:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80097f6:	430b      	orrs	r3, r1
 80097f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009800:	665a      	str	r2, [r3, #100]	@ 0x64
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8009802:	e04c      	b.n	800989e <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009808:	2b00      	cmp	r3, #0
 800980a:	d11d      	bne.n	8009848 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	6a1a      	ldr	r2, [r3, #32]
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	669a      	str	r2, [r3, #104]	@ 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2200      	movs	r2, #0
 8009818:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800981a:	683b      	ldr	r3, [r7, #0]
 800981c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800981e:	2b00      	cmp	r3, #0
 8009820:	d00d      	beq.n	800983e <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8009822:	683b      	ldr	r3, [r7, #0]
 8009824:	6a1b      	ldr	r3, [r3, #32]
 8009826:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800982c:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8009830:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8009836:	4313      	orrs	r3, r2
 8009838:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800983c:	e004      	b.n	8009848 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 800983e:	683b      	ldr	r3, [r7, #0]
 8009840:	6a1b      	ldr	r3, [r3, #32]
 8009842:	3b01      	subs	r3, #1
 8009844:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	0e9b      	lsrs	r3, r3, #26
 800984e:	f003 021f 	and.w	r2, r3, #31
 8009852:	683b      	ldr	r3, [r7, #0]
 8009854:	685b      	ldr	r3, [r3, #4]
 8009856:	f003 031f 	and.w	r3, r3, #31
 800985a:	fa02 f303 	lsl.w	r3, r2, r3
 800985e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009862:	4313      	orrs	r3, r2
 8009864:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800986c:	1e5a      	subs	r2, r3, #1
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	669a      	str	r2, [r3, #104]	@ 0x68

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8009876:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800987a:	431a      	orrs	r2, r3
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009884:	2b00      	cmp	r3, #0
 8009886:	d10a      	bne.n	800989e <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800988e:	4b5b      	ldr	r3, [pc, #364]	@ (80099fc <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8009890:	4013      	ands	r3, r2
 8009892:	687a      	ldr	r2, [r7, #4]
 8009894:	6e51      	ldr	r1, [r2, #100]	@ 0x64
 8009896:	687a      	ldr	r2, [r7, #4]
 8009898:	6812      	ldr	r2, [r2, #0]
 800989a:	430b      	orrs	r3, r1
 800989c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	4618      	mov	r0, r3
 80098a4:	f7ff fe10 	bl	80094c8 <LL_ADC_INJ_IsConversionOngoing>
 80098a8:	4603      	mov	r3, r0
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d124      	bne.n	80098f8 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d112      	bne.n	80098de <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	68db      	ldr	r3, [r3, #12]
 80098be:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80098c8:	055a      	lsls	r2, r3, #21
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80098d0:	051b      	lsls	r3, r3, #20
 80098d2:	431a      	orrs	r2, r3
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	430a      	orrs	r2, r1
 80098da:	60da      	str	r2, [r3, #12]
 80098dc:	e00c      	b.n	80098f8 <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	68db      	ldr	r3, [r3, #12]
 80098e4:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80098ee:	055a      	lsls	r2, r3, #21
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	430a      	orrs	r2, r1
 80098f6:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	4618      	mov	r0, r3
 80098fe:	f7ff fdbc 	bl	800947a <LL_ADC_REG_IsConversionOngoing>
 8009902:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	4618      	mov	r0, r3
 800990c:	f7ff fddc 	bl	80094c8 <LL_ADC_INJ_IsConversionOngoing>
 8009910:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009914:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009918:	2b00      	cmp	r3, #0
 800991a:	f040 822e 	bne.w	8009d7a <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800991e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009922:	2b00      	cmp	r3, #0
 8009924:	f040 8229 	bne.w	8009d7a <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800992c:	2b00      	cmp	r3, #0
 800992e:	d003      	beq.n	8009938 <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8009930:	683b      	ldr	r3, [r7, #0]
 8009932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009934:	2b00      	cmp	r3, #0
 8009936:	d116      	bne.n	8009966 <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800993e:	2b01      	cmp	r3, #1
 8009940:	d108      	bne.n	8009954 <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	68da      	ldr	r2, [r3, #12]
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8009950:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8009952:	e01f      	b.n	8009994 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	68da      	ldr	r2, [r3, #12]
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8009962:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8009964:	e016      	b.n	8009994 <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8009966:	683b      	ldr	r3, [r7, #0]
 8009968:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800996c:	2b01      	cmp	r3, #1
 800996e:	d109      	bne.n	8009984 <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009974:	f043 0220 	orr.w	r2, r3, #32
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	65da      	str	r2, [r3, #92]	@ 0x5c

        tmp_hal_status = HAL_ERROR;
 800997c:	2301      	movs	r3, #1
 800997e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8009982:	e007      	b.n	8009994 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	68da      	ldr	r2, [r3, #12]
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8009992:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800999a:	2b01      	cmp	r3, #1
 800999c:	d110      	bne.n	80099c0 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	691b      	ldr	r3, [r3, #16]
 80099a4:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099b0:	430b      	orrs	r3, r1
 80099b2:	431a      	orrs	r2, r3
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	f042 0202 	orr.w	r2, r2, #2
 80099bc:	611a      	str	r2, [r3, #16]
 80099be:	e007      	b.n	80099d0 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	691a      	ldr	r2, [r3, #16]
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f022 0202 	bic.w	r2, r2, #2
 80099ce:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	689b      	ldr	r3, [r3, #8]
 80099d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80099d8:	d112      	bne.n	8009a00 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	6818      	ldr	r0, [r3, #0]
 80099de:	683b      	ldr	r3, [r7, #0]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	2200      	movs	r2, #0
 80099e4:	4619      	mov	r1, r3
 80099e6:	f7ff fcd7 	bl	8009398 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80099f2:	4618      	mov	r0, r3
 80099f4:	f7ff fcaf 	bl	8009356 <LL_ADC_SetSamplingTimeCommonConfig>
 80099f8:	e011      	b.n	8009a1e <HAL_ADCEx_InjectedConfigChannel+0x2be>
 80099fa:	bf00      	nop
 80099fc:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	6818      	ldr	r0, [r3, #0]
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8009a0c:	461a      	mov	r2, r3
 8009a0e:	f7ff fcc3 	bl	8009398 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	2100      	movs	r1, #0
 8009a18:	4618      	mov	r0, r3
 8009a1a:	f7ff fc9c 	bl	8009356 <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	695a      	ldr	r2, [r3, #20]
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	68db      	ldr	r3, [r3, #12]
 8009a28:	08db      	lsrs	r3, r3, #3
 8009a2a:	f003 0303 	and.w	r3, r3, #3
 8009a2e:	005b      	lsls	r3, r3, #1
 8009a30:	fa02 f303 	lsl.w	r3, r2, r3
 8009a34:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	691b      	ldr	r3, [r3, #16]
 8009a3c:	2b04      	cmp	r3, #4
 8009a3e:	d022      	beq.n	8009a86 <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	6818      	ldr	r0, [r3, #0]
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	6919      	ldr	r1, [r3, #16]
 8009a48:	683b      	ldr	r3, [r7, #0]
 8009a4a:	681a      	ldr	r2, [r3, #0]
 8009a4c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009a50:	f7ff fbf6 	bl	8009240 <LL_ADC_SetOffset>
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	6818      	ldr	r0, [r3, #0]
 8009a58:	683b      	ldr	r3, [r7, #0]
 8009a5a:	6919      	ldr	r1, [r3, #16]
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	699b      	ldr	r3, [r3, #24]
 8009a60:	461a      	mov	r2, r3
 8009a62:	f7ff fc42 	bl	80092ea <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	6818      	ldr	r0, [r3, #0]
 8009a6a:	683b      	ldr	r3, [r7, #0]
 8009a6c:	6919      	ldr	r1, [r3, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 8009a6e:	683b      	ldr	r3, [r7, #0]
 8009a70:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8009a72:	2b01      	cmp	r3, #1
 8009a74:	d102      	bne.n	8009a7c <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8009a76:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009a7a:	e000      	b.n	8009a7e <HAL_ADCEx_InjectedConfigChannel+0x31e>
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	461a      	mov	r2, r3
 8009a80:	f7ff fc4e 	bl	8009320 <LL_ADC_SetOffsetSaturation>
 8009a84:	e179      	b.n	8009d7a <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	2100      	movs	r1, #0
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	f7ff fbfb 	bl	8009288 <LL_ADC_GetOffsetChannel>
 8009a92:	4603      	mov	r3, r0
 8009a94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d10a      	bne.n	8009ab2 <HAL_ADCEx_InjectedConfigChannel+0x352>
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	2100      	movs	r1, #0
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	f7ff fbf0 	bl	8009288 <LL_ADC_GetOffsetChannel>
 8009aa8:	4603      	mov	r3, r0
 8009aaa:	0e9b      	lsrs	r3, r3, #26
 8009aac:	f003 021f 	and.w	r2, r3, #31
 8009ab0:	e01e      	b.n	8009af0 <HAL_ADCEx_InjectedConfigChannel+0x390>
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	2100      	movs	r1, #0
 8009ab8:	4618      	mov	r0, r3
 8009aba:	f7ff fbe5 	bl	8009288 <LL_ADC_GetOffsetChannel>
 8009abe:	4603      	mov	r3, r0
 8009ac0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ac4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009ac8:	fa93 f3a3 	rbit	r3, r3
 8009acc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 8009ad0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009ad4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8009ad8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d101      	bne.n	8009ae4 <HAL_ADCEx_InjectedConfigChannel+0x384>
    return 32U;
 8009ae0:	2320      	movs	r3, #32
 8009ae2:	e004      	b.n	8009aee <HAL_ADCEx_InjectedConfigChannel+0x38e>
  return __builtin_clz(value);
 8009ae4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009ae8:	fab3 f383 	clz	r3, r3
 8009aec:	b2db      	uxtb	r3, r3
 8009aee:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d105      	bne.n	8009b08 <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 8009afc:	683b      	ldr	r3, [r7, #0]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	0e9b      	lsrs	r3, r3, #26
 8009b02:	f003 031f 	and.w	r3, r3, #31
 8009b06:	e018      	b.n	8009b3a <HAL_ADCEx_InjectedConfigChannel+0x3da>
 8009b08:	683b      	ldr	r3, [r7, #0]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b14:	fa93 f3a3 	rbit	r3, r3
 8009b18:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8009b1c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009b20:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8009b24:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d101      	bne.n	8009b30 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 8009b2c:	2320      	movs	r3, #32
 8009b2e:	e004      	b.n	8009b3a <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 8009b30:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009b34:	fab3 f383 	clz	r3, r3
 8009b38:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009b3a:	429a      	cmp	r2, r3
 8009b3c:	d106      	bne.n	8009b4c <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	2200      	movs	r2, #0
 8009b44:	2100      	movs	r1, #0
 8009b46:	4618      	mov	r0, r3
 8009b48:	f7ff fbb4 	bl	80092b4 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	2101      	movs	r1, #1
 8009b52:	4618      	mov	r0, r3
 8009b54:	f7ff fb98 	bl	8009288 <LL_ADC_GetOffsetChannel>
 8009b58:	4603      	mov	r3, r0
 8009b5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d10a      	bne.n	8009b78 <HAL_ADCEx_InjectedConfigChannel+0x418>
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	2101      	movs	r1, #1
 8009b68:	4618      	mov	r0, r3
 8009b6a:	f7ff fb8d 	bl	8009288 <LL_ADC_GetOffsetChannel>
 8009b6e:	4603      	mov	r3, r0
 8009b70:	0e9b      	lsrs	r3, r3, #26
 8009b72:	f003 021f 	and.w	r2, r3, #31
 8009b76:	e01e      	b.n	8009bb6 <HAL_ADCEx_InjectedConfigChannel+0x456>
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	2101      	movs	r1, #1
 8009b7e:	4618      	mov	r0, r3
 8009b80:	f7ff fb82 	bl	8009288 <LL_ADC_GetOffsetChannel>
 8009b84:	4603      	mov	r3, r0
 8009b86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009b8e:	fa93 f3a3 	rbit	r3, r3
 8009b92:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8009b96:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009b9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8009b9e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d101      	bne.n	8009baa <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 8009ba6:	2320      	movs	r3, #32
 8009ba8:	e004      	b.n	8009bb4 <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 8009baa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009bae:	fab3 f383 	clz	r3, r3
 8009bb2:	b2db      	uxtb	r3, r3
 8009bb4:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8009bb6:	683b      	ldr	r3, [r7, #0]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d105      	bne.n	8009bce <HAL_ADCEx_InjectedConfigChannel+0x46e>
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	0e9b      	lsrs	r3, r3, #26
 8009bc8:	f003 031f 	and.w	r3, r3, #31
 8009bcc:	e018      	b.n	8009c00 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 8009bce:	683b      	ldr	r3, [r7, #0]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009bd6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009bda:	fa93 f3a3 	rbit	r3, r3
 8009bde:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8009be2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009be6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8009bea:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d101      	bne.n	8009bf6 <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 8009bf2:	2320      	movs	r3, #32
 8009bf4:	e004      	b.n	8009c00 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 8009bf6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009bfa:	fab3 f383 	clz	r3, r3
 8009bfe:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009c00:	429a      	cmp	r2, r3
 8009c02:	d106      	bne.n	8009c12 <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	2200      	movs	r2, #0
 8009c0a:	2101      	movs	r1, #1
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	f7ff fb51 	bl	80092b4 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	2102      	movs	r1, #2
 8009c18:	4618      	mov	r0, r3
 8009c1a:	f7ff fb35 	bl	8009288 <LL_ADC_GetOffsetChannel>
 8009c1e:	4603      	mov	r3, r0
 8009c20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d10a      	bne.n	8009c3e <HAL_ADCEx_InjectedConfigChannel+0x4de>
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	2102      	movs	r1, #2
 8009c2e:	4618      	mov	r0, r3
 8009c30:	f7ff fb2a 	bl	8009288 <LL_ADC_GetOffsetChannel>
 8009c34:	4603      	mov	r3, r0
 8009c36:	0e9b      	lsrs	r3, r3, #26
 8009c38:	f003 021f 	and.w	r2, r3, #31
 8009c3c:	e01e      	b.n	8009c7c <HAL_ADCEx_InjectedConfigChannel+0x51c>
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	2102      	movs	r1, #2
 8009c44:	4618      	mov	r0, r3
 8009c46:	f7ff fb1f 	bl	8009288 <LL_ADC_GetOffsetChannel>
 8009c4a:	4603      	mov	r3, r0
 8009c4c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c50:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009c54:	fa93 f3a3 	rbit	r3, r3
 8009c58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8009c5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009c60:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8009c64:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d101      	bne.n	8009c70 <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 8009c6c:	2320      	movs	r3, #32
 8009c6e:	e004      	b.n	8009c7a <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 8009c70:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009c74:	fab3 f383 	clz	r3, r3
 8009c78:	b2db      	uxtb	r3, r3
 8009c7a:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8009c7c:	683b      	ldr	r3, [r7, #0]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d105      	bne.n	8009c94 <HAL_ADCEx_InjectedConfigChannel+0x534>
 8009c88:	683b      	ldr	r3, [r7, #0]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	0e9b      	lsrs	r3, r3, #26
 8009c8e:	f003 031f 	and.w	r3, r3, #31
 8009c92:	e014      	b.n	8009cbe <HAL_ADCEx_InjectedConfigChannel+0x55e>
 8009c94:	683b      	ldr	r3, [r7, #0]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c9a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009c9c:	fa93 f3a3 	rbit	r3, r3
 8009ca0:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8009ca2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009ca4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8009ca8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d101      	bne.n	8009cb4 <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 8009cb0:	2320      	movs	r3, #32
 8009cb2:	e004      	b.n	8009cbe <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 8009cb4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009cb8:	fab3 f383 	clz	r3, r3
 8009cbc:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009cbe:	429a      	cmp	r2, r3
 8009cc0:	d106      	bne.n	8009cd0 <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	2102      	movs	r1, #2
 8009cca:	4618      	mov	r0, r3
 8009ccc:	f7ff faf2 	bl	80092b4 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	2103      	movs	r1, #3
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	f7ff fad6 	bl	8009288 <LL_ADC_GetOffsetChannel>
 8009cdc:	4603      	mov	r3, r0
 8009cde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d10a      	bne.n	8009cfc <HAL_ADCEx_InjectedConfigChannel+0x59c>
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	2103      	movs	r1, #3
 8009cec:	4618      	mov	r0, r3
 8009cee:	f7ff facb 	bl	8009288 <LL_ADC_GetOffsetChannel>
 8009cf2:	4603      	mov	r3, r0
 8009cf4:	0e9b      	lsrs	r3, r3, #26
 8009cf6:	f003 021f 	and.w	r2, r3, #31
 8009cfa:	e017      	b.n	8009d2c <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	2103      	movs	r1, #3
 8009d02:	4618      	mov	r0, r3
 8009d04:	f7ff fac0 	bl	8009288 <LL_ADC_GetOffsetChannel>
 8009d08:	4603      	mov	r3, r0
 8009d0a:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d0c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009d0e:	fa93 f3a3 	rbit	r3, r3
 8009d12:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8009d14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d16:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8009d18:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d101      	bne.n	8009d22 <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8009d1e:	2320      	movs	r3, #32
 8009d20:	e003      	b.n	8009d2a <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 8009d22:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009d24:	fab3 f383 	clz	r3, r3
 8009d28:	b2db      	uxtb	r3, r3
 8009d2a:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d105      	bne.n	8009d44 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	0e9b      	lsrs	r3, r3, #26
 8009d3e:	f003 031f 	and.w	r3, r3, #31
 8009d42:	e011      	b.n	8009d68 <HAL_ADCEx_InjectedConfigChannel+0x608>
 8009d44:	683b      	ldr	r3, [r7, #0]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d4a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009d4c:	fa93 f3a3 	rbit	r3, r3
 8009d50:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8009d52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009d54:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8009d56:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d101      	bne.n	8009d60 <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 8009d5c:	2320      	movs	r3, #32
 8009d5e:	e003      	b.n	8009d68 <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 8009d60:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009d62:	fab3 f383 	clz	r3, r3
 8009d66:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009d68:	429a      	cmp	r2, r3
 8009d6a:	d106      	bne.n	8009d7a <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	2200      	movs	r2, #0
 8009d72:	2103      	movs	r1, #3
 8009d74:	4618      	mov	r0, r3
 8009d76:	f7ff fa9d 	bl	80092b4 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	4618      	mov	r0, r3
 8009d80:	f7ff fb68 	bl	8009454 <LL_ADC_IsEnabled>
 8009d84:	4603      	mov	r3, r0
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	f040 813d 	bne.w	800a006 <HAL_ADCEx_InjectedConfigChannel+0x8a6>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	6818      	ldr	r0, [r3, #0]
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	6819      	ldr	r1, [r3, #0]
 8009d94:	683b      	ldr	r3, [r7, #0]
 8009d96:	68db      	ldr	r3, [r3, #12]
 8009d98:	461a      	mov	r2, r3
 8009d9a:	f7ff fb29 	bl	80093f0 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8009d9e:	683b      	ldr	r3, [r7, #0]
 8009da0:	68db      	ldr	r3, [r3, #12]
 8009da2:	4aa2      	ldr	r2, [pc, #648]	@ (800a02c <HAL_ADCEx_InjectedConfigChannel+0x8cc>)
 8009da4:	4293      	cmp	r3, r2
 8009da6:	f040 812e 	bne.w	800a006 <HAL_ADCEx_InjectedConfigChannel+0x8a6>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d10b      	bne.n	8009dd2 <HAL_ADCEx_InjectedConfigChannel+0x672>
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	0e9b      	lsrs	r3, r3, #26
 8009dc0:	3301      	adds	r3, #1
 8009dc2:	f003 031f 	and.w	r3, r3, #31
 8009dc6:	2b09      	cmp	r3, #9
 8009dc8:	bf94      	ite	ls
 8009dca:	2301      	movls	r3, #1
 8009dcc:	2300      	movhi	r3, #0
 8009dce:	b2db      	uxtb	r3, r3
 8009dd0:	e019      	b.n	8009e06 <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009dd8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009dda:	fa93 f3a3 	rbit	r3, r3
 8009dde:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8009de0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009de2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8009de4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d101      	bne.n	8009dee <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 8009dea:	2320      	movs	r3, #32
 8009dec:	e003      	b.n	8009df6 <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 8009dee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009df0:	fab3 f383 	clz	r3, r3
 8009df4:	b2db      	uxtb	r3, r3
 8009df6:	3301      	adds	r3, #1
 8009df8:	f003 031f 	and.w	r3, r3, #31
 8009dfc:	2b09      	cmp	r3, #9
 8009dfe:	bf94      	ite	ls
 8009e00:	2301      	movls	r3, #1
 8009e02:	2300      	movhi	r3, #0
 8009e04:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d079      	beq.n	8009efe <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d107      	bne.n	8009e26 <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	0e9b      	lsrs	r3, r3, #26
 8009e1c:	3301      	adds	r3, #1
 8009e1e:	069b      	lsls	r3, r3, #26
 8009e20:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009e24:	e015      	b.n	8009e52 <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 8009e26:	683b      	ldr	r3, [r7, #0]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e2e:	fa93 f3a3 	rbit	r3, r3
 8009e32:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8009e34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e36:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8009e38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d101      	bne.n	8009e42 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 8009e3e:	2320      	movs	r3, #32
 8009e40:	e003      	b.n	8009e4a <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 8009e42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e44:	fab3 f383 	clz	r3, r3
 8009e48:	b2db      	uxtb	r3, r3
 8009e4a:	3301      	adds	r3, #1
 8009e4c:	069b      	lsls	r3, r3, #26
 8009e4e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d109      	bne.n	8009e72 <HAL_ADCEx_InjectedConfigChannel+0x712>
 8009e5e:	683b      	ldr	r3, [r7, #0]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	0e9b      	lsrs	r3, r3, #26
 8009e64:	3301      	adds	r3, #1
 8009e66:	f003 031f 	and.w	r3, r3, #31
 8009e6a:	2101      	movs	r1, #1
 8009e6c:	fa01 f303 	lsl.w	r3, r1, r3
 8009e70:	e017      	b.n	8009ea2 <HAL_ADCEx_InjectedConfigChannel+0x742>
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e7a:	fa93 f3a3 	rbit	r3, r3
 8009e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8009e80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e82:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8009e84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d101      	bne.n	8009e8e <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 8009e8a:	2320      	movs	r3, #32
 8009e8c:	e003      	b.n	8009e96 <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 8009e8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e90:	fab3 f383 	clz	r3, r3
 8009e94:	b2db      	uxtb	r3, r3
 8009e96:	3301      	adds	r3, #1
 8009e98:	f003 031f 	and.w	r3, r3, #31
 8009e9c:	2101      	movs	r1, #1
 8009e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8009ea2:	ea42 0103 	orr.w	r1, r2, r3
 8009ea6:	683b      	ldr	r3, [r7, #0]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d10a      	bne.n	8009ec8 <HAL_ADCEx_InjectedConfigChannel+0x768>
 8009eb2:	683b      	ldr	r3, [r7, #0]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	0e9b      	lsrs	r3, r3, #26
 8009eb8:	3301      	adds	r3, #1
 8009eba:	f003 021f 	and.w	r2, r3, #31
 8009ebe:	4613      	mov	r3, r2
 8009ec0:	005b      	lsls	r3, r3, #1
 8009ec2:	4413      	add	r3, r2
 8009ec4:	051b      	lsls	r3, r3, #20
 8009ec6:	e018      	b.n	8009efa <HAL_ADCEx_InjectedConfigChannel+0x79a>
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ece:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ed0:	fa93 f3a3 	rbit	r3, r3
 8009ed4:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8009ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ed8:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8009eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d101      	bne.n	8009ee4 <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 8009ee0:	2320      	movs	r3, #32
 8009ee2:	e003      	b.n	8009eec <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 8009ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ee6:	fab3 f383 	clz	r3, r3
 8009eea:	b2db      	uxtb	r3, r3
 8009eec:	3301      	adds	r3, #1
 8009eee:	f003 021f 	and.w	r2, r3, #31
 8009ef2:	4613      	mov	r3, r2
 8009ef4:	005b      	lsls	r3, r3, #1
 8009ef6:	4413      	add	r3, r2
 8009ef8:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009efa:	430b      	orrs	r3, r1
 8009efc:	e07e      	b.n	8009ffc <HAL_ADCEx_InjectedConfigChannel+0x89c>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d107      	bne.n	8009f1a <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 8009f0a:	683b      	ldr	r3, [r7, #0]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	0e9b      	lsrs	r3, r3, #26
 8009f10:	3301      	adds	r3, #1
 8009f12:	069b      	lsls	r3, r3, #26
 8009f14:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009f18:	e015      	b.n	8009f46 <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f22:	fa93 f3a3 	rbit	r3, r3
 8009f26:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8009f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8009f2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d101      	bne.n	8009f36 <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 8009f32:	2320      	movs	r3, #32
 8009f34:	e003      	b.n	8009f3e <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 8009f36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f38:	fab3 f383 	clz	r3, r3
 8009f3c:	b2db      	uxtb	r3, r3
 8009f3e:	3301      	adds	r3, #1
 8009f40:	069b      	lsls	r3, r3, #26
 8009f42:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d109      	bne.n	8009f66 <HAL_ADCEx_InjectedConfigChannel+0x806>
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	0e9b      	lsrs	r3, r3, #26
 8009f58:	3301      	adds	r3, #1
 8009f5a:	f003 031f 	and.w	r3, r3, #31
 8009f5e:	2101      	movs	r1, #1
 8009f60:	fa01 f303 	lsl.w	r3, r1, r3
 8009f64:	e017      	b.n	8009f96 <HAL_ADCEx_InjectedConfigChannel+0x836>
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f6c:	69fb      	ldr	r3, [r7, #28]
 8009f6e:	fa93 f3a3 	rbit	r3, r3
 8009f72:	61bb      	str	r3, [r7, #24]
  return result;
 8009f74:	69bb      	ldr	r3, [r7, #24]
 8009f76:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8009f78:	6a3b      	ldr	r3, [r7, #32]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d101      	bne.n	8009f82 <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 8009f7e:	2320      	movs	r3, #32
 8009f80:	e003      	b.n	8009f8a <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 8009f82:	6a3b      	ldr	r3, [r7, #32]
 8009f84:	fab3 f383 	clz	r3, r3
 8009f88:	b2db      	uxtb	r3, r3
 8009f8a:	3301      	adds	r3, #1
 8009f8c:	f003 031f 	and.w	r3, r3, #31
 8009f90:	2101      	movs	r1, #1
 8009f92:	fa01 f303 	lsl.w	r3, r1, r3
 8009f96:	ea42 0103 	orr.w	r1, r2, r3
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d10d      	bne.n	8009fc2 <HAL_ADCEx_InjectedConfigChannel+0x862>
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	0e9b      	lsrs	r3, r3, #26
 8009fac:	3301      	adds	r3, #1
 8009fae:	f003 021f 	and.w	r2, r3, #31
 8009fb2:	4613      	mov	r3, r2
 8009fb4:	005b      	lsls	r3, r3, #1
 8009fb6:	4413      	add	r3, r2
 8009fb8:	3b1e      	subs	r3, #30
 8009fba:	051b      	lsls	r3, r3, #20
 8009fbc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009fc0:	e01b      	b.n	8009ffa <HAL_ADCEx_InjectedConfigChannel+0x89a>
 8009fc2:	683b      	ldr	r3, [r7, #0]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009fc8:	693b      	ldr	r3, [r7, #16]
 8009fca:	fa93 f3a3 	rbit	r3, r3
 8009fce:	60fb      	str	r3, [r7, #12]
  return result;
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8009fd4:	697b      	ldr	r3, [r7, #20]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d101      	bne.n	8009fde <HAL_ADCEx_InjectedConfigChannel+0x87e>
    return 32U;
 8009fda:	2320      	movs	r3, #32
 8009fdc:	e003      	b.n	8009fe6 <HAL_ADCEx_InjectedConfigChannel+0x886>
  return __builtin_clz(value);
 8009fde:	697b      	ldr	r3, [r7, #20]
 8009fe0:	fab3 f383 	clz	r3, r3
 8009fe4:	b2db      	uxtb	r3, r3
 8009fe6:	3301      	adds	r3, #1
 8009fe8:	f003 021f 	and.w	r2, r3, #31
 8009fec:	4613      	mov	r3, r2
 8009fee:	005b      	lsls	r3, r3, #1
 8009ff0:	4413      	add	r3, r2
 8009ff2:	3b1e      	subs	r3, #30
 8009ff4:	051b      	lsls	r3, r3, #20
 8009ff6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009ffa:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 8009ffc:	683a      	ldr	r2, [r7, #0]
 8009ffe:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a000:	4619      	mov	r1, r3
 800a002:	f7ff f9c9 	bl	8009398 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	681a      	ldr	r2, [r3, #0]
 800a00a:	4b09      	ldr	r3, [pc, #36]	@ (800a030 <HAL_ADCEx_InjectedConfigChannel+0x8d0>)
 800a00c:	4013      	ands	r3, r2
 800a00e:	2b00      	cmp	r3, #0
 800a010:	f000 80b2 	beq.w	800a178 <HAL_ADCEx_InjectedConfigChannel+0xa18>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a01c:	d004      	beq.n	800a028 <HAL_ADCEx_InjectedConfigChannel+0x8c8>
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	4a04      	ldr	r2, [pc, #16]	@ (800a034 <HAL_ADCEx_InjectedConfigChannel+0x8d4>)
 800a024:	4293      	cmp	r3, r2
 800a026:	d109      	bne.n	800a03c <HAL_ADCEx_InjectedConfigChannel+0x8dc>
 800a028:	4b03      	ldr	r3, [pc, #12]	@ (800a038 <HAL_ADCEx_InjectedConfigChannel+0x8d8>)
 800a02a:	e008      	b.n	800a03e <HAL_ADCEx_InjectedConfigChannel+0x8de>
 800a02c:	407f0000 	.word	0x407f0000
 800a030:	80080000 	.word	0x80080000
 800a034:	50000100 	.word	0x50000100
 800a038:	50000300 	.word	0x50000300
 800a03c:	4b53      	ldr	r3, [pc, #332]	@ (800a18c <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 800a03e:	4618      	mov	r0, r3
 800a040:	f7ff f8ef 	bl	8009222 <LL_ADC_GetCommonPathInternalCh>
 800a044:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 800a048:	683b      	ldr	r3, [r7, #0]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	4a50      	ldr	r2, [pc, #320]	@ (800a190 <HAL_ADCEx_InjectedConfigChannel+0xa30>)
 800a04e:	4293      	cmp	r3, r2
 800a050:	d004      	beq.n	800a05c <HAL_ADCEx_InjectedConfigChannel+0x8fc>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800a052:	683b      	ldr	r3, [r7, #0]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	4a4f      	ldr	r2, [pc, #316]	@ (800a194 <HAL_ADCEx_InjectedConfigChannel+0xa34>)
 800a058:	4293      	cmp	r3, r2
 800a05a:	d139      	bne.n	800a0d0 <HAL_ADCEx_InjectedConfigChannel+0x970>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800a05c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a060:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a064:	2b00      	cmp	r3, #0
 800a066:	d133      	bne.n	800a0d0 <HAL_ADCEx_InjectedConfigChannel+0x970>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a070:	d004      	beq.n	800a07c <HAL_ADCEx_InjectedConfigChannel+0x91c>
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	4a48      	ldr	r2, [pc, #288]	@ (800a198 <HAL_ADCEx_InjectedConfigChannel+0xa38>)
 800a078:	4293      	cmp	r3, r2
 800a07a:	d17a      	bne.n	800a172 <HAL_ADCEx_InjectedConfigChannel+0xa12>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a084:	d004      	beq.n	800a090 <HAL_ADCEx_InjectedConfigChannel+0x930>
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	4a44      	ldr	r2, [pc, #272]	@ (800a19c <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 800a08c:	4293      	cmp	r3, r2
 800a08e:	d101      	bne.n	800a094 <HAL_ADCEx_InjectedConfigChannel+0x934>
 800a090:	4a43      	ldr	r2, [pc, #268]	@ (800a1a0 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 800a092:	e000      	b.n	800a096 <HAL_ADCEx_InjectedConfigChannel+0x936>
 800a094:	4a3d      	ldr	r2, [pc, #244]	@ (800a18c <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 800a096:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a09a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a09e:	4619      	mov	r1, r3
 800a0a0:	4610      	mov	r0, r2
 800a0a2:	f7ff f8ab 	bl	80091fc <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 800a0a6:	4b3f      	ldr	r3, [pc, #252]	@ (800a1a4 <HAL_ADCEx_InjectedConfigChannel+0xa44>)
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	099b      	lsrs	r3, r3, #6
 800a0ac:	4a3e      	ldr	r2, [pc, #248]	@ (800a1a8 <HAL_ADCEx_InjectedConfigChannel+0xa48>)
 800a0ae:	fba2 2303 	umull	r2, r3, r2, r3
 800a0b2:	099a      	lsrs	r2, r3, #6
 800a0b4:	4613      	mov	r3, r2
 800a0b6:	005b      	lsls	r3, r3, #1
 800a0b8:	4413      	add	r3, r2
 800a0ba:	009b      	lsls	r3, r3, #2
 800a0bc:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 800a0be:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 800a0c0:	e002      	b.n	800a0c8 <HAL_ADCEx_InjectedConfigChannel+0x968>
        {
          wait_loop_index--;
 800a0c2:	68bb      	ldr	r3, [r7, #8]
 800a0c4:	3b01      	subs	r3, #1
 800a0c6:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 800a0c8:	68bb      	ldr	r3, [r7, #8]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d1f9      	bne.n	800a0c2 <HAL_ADCEx_InjectedConfigChannel+0x962>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a0ce:	e050      	b.n	800a172 <HAL_ADCEx_InjectedConfigChannel+0xa12>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 800a0d0:	683b      	ldr	r3, [r7, #0]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	4a35      	ldr	r2, [pc, #212]	@ (800a1ac <HAL_ADCEx_InjectedConfigChannel+0xa4c>)
 800a0d6:	4293      	cmp	r3, r2
 800a0d8:	d125      	bne.n	800a126 <HAL_ADCEx_InjectedConfigChannel+0x9c6>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800a0da:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a0de:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d11f      	bne.n	800a126 <HAL_ADCEx_InjectedConfigChannel+0x9c6>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	4a2c      	ldr	r2, [pc, #176]	@ (800a19c <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 800a0ec:	4293      	cmp	r3, r2
 800a0ee:	d104      	bne.n	800a0fa <HAL_ADCEx_InjectedConfigChannel+0x99a>
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	4a2e      	ldr	r2, [pc, #184]	@ (800a1b0 <HAL_ADCEx_InjectedConfigChannel+0xa50>)
 800a0f6:	4293      	cmp	r3, r2
 800a0f8:	d03d      	beq.n	800a176 <HAL_ADCEx_InjectedConfigChannel+0xa16>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a102:	d004      	beq.n	800a10e <HAL_ADCEx_InjectedConfigChannel+0x9ae>
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	4a24      	ldr	r2, [pc, #144]	@ (800a19c <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 800a10a:	4293      	cmp	r3, r2
 800a10c:	d101      	bne.n	800a112 <HAL_ADCEx_InjectedConfigChannel+0x9b2>
 800a10e:	4a24      	ldr	r2, [pc, #144]	@ (800a1a0 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 800a110:	e000      	b.n	800a114 <HAL_ADCEx_InjectedConfigChannel+0x9b4>
 800a112:	4a1e      	ldr	r2, [pc, #120]	@ (800a18c <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 800a114:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a118:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a11c:	4619      	mov	r1, r3
 800a11e:	4610      	mov	r0, r2
 800a120:	f7ff f86c 	bl	80091fc <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a124:	e027      	b.n	800a176 <HAL_ADCEx_InjectedConfigChannel+0xa16>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	4a22      	ldr	r2, [pc, #136]	@ (800a1b4 <HAL_ADCEx_InjectedConfigChannel+0xa54>)
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d123      	bne.n	800a178 <HAL_ADCEx_InjectedConfigChannel+0xa18>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800a130:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a134:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d11d      	bne.n	800a178 <HAL_ADCEx_InjectedConfigChannel+0xa18>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	4a16      	ldr	r2, [pc, #88]	@ (800a19c <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 800a142:	4293      	cmp	r3, r2
 800a144:	d018      	beq.n	800a178 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a14e:	d004      	beq.n	800a15a <HAL_ADCEx_InjectedConfigChannel+0x9fa>
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	4a11      	ldr	r2, [pc, #68]	@ (800a19c <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 800a156:	4293      	cmp	r3, r2
 800a158:	d101      	bne.n	800a15e <HAL_ADCEx_InjectedConfigChannel+0x9fe>
 800a15a:	4a11      	ldr	r2, [pc, #68]	@ (800a1a0 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 800a15c:	e000      	b.n	800a160 <HAL_ADCEx_InjectedConfigChannel+0xa00>
 800a15e:	4a0b      	ldr	r2, [pc, #44]	@ (800a18c <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 800a160:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a164:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a168:	4619      	mov	r1, r3
 800a16a:	4610      	mov	r0, r2
 800a16c:	f7ff f846 	bl	80091fc <LL_ADC_SetCommonPathInternalCh>
 800a170:	e002      	b.n	800a178 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a172:	bf00      	nop
 800a174:	e000      	b.n	800a178 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a176:	bf00      	nop
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	2200      	movs	r2, #0
 800a17c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800a180:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800a184:	4618      	mov	r0, r3
 800a186:	37d8      	adds	r7, #216	@ 0xd8
 800a188:	46bd      	mov	sp, r7
 800a18a:	bd80      	pop	{r7, pc}
 800a18c:	50000700 	.word	0x50000700
 800a190:	c3210000 	.word	0xc3210000
 800a194:	90c00010 	.word	0x90c00010
 800a198:	50000600 	.word	0x50000600
 800a19c:	50000100 	.word	0x50000100
 800a1a0:	50000300 	.word	0x50000300
 800a1a4:	20000040 	.word	0x20000040
 800a1a8:	053e2d63 	.word	0x053e2d63
 800a1ac:	c7520000 	.word	0xc7520000
 800a1b0:	50000500 	.word	0x50000500
 800a1b4:	cb840000 	.word	0xcb840000

0800a1b8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800a1b8:	b590      	push	{r4, r7, lr}
 800a1ba:	b0a1      	sub	sp, #132	@ 0x84
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
 800a1c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a1ce:	2b01      	cmp	r3, #1
 800a1d0:	d101      	bne.n	800a1d6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800a1d2:	2302      	movs	r3, #2
 800a1d4:	e0e7      	b.n	800a3a6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	2201      	movs	r2, #1
 800a1da:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800a1de:	2300      	movs	r3, #0
 800a1e0:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a1ee:	d102      	bne.n	800a1f6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800a1f0:	4b6f      	ldr	r3, [pc, #444]	@ (800a3b0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a1f2:	60bb      	str	r3, [r7, #8]
 800a1f4:	e009      	b.n	800a20a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	4a6e      	ldr	r2, [pc, #440]	@ (800a3b4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800a1fc:	4293      	cmp	r3, r2
 800a1fe:	d102      	bne.n	800a206 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800a200:	4b6d      	ldr	r3, [pc, #436]	@ (800a3b8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800a202:	60bb      	str	r3, [r7, #8]
 800a204:	e001      	b.n	800a20a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800a206:	2300      	movs	r3, #0
 800a208:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800a20a:	68bb      	ldr	r3, [r7, #8]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d10b      	bne.n	800a228 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a214:	f043 0220 	orr.w	r2, r3, #32
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2200      	movs	r2, #0
 800a220:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800a224:	2301      	movs	r3, #1
 800a226:	e0be      	b.n	800a3a6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800a228:	68bb      	ldr	r3, [r7, #8]
 800a22a:	4618      	mov	r0, r3
 800a22c:	f7ff f925 	bl	800947a <LL_ADC_REG_IsConversionOngoing>
 800a230:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	4618      	mov	r0, r3
 800a238:	f7ff f91f 	bl	800947a <LL_ADC_REG_IsConversionOngoing>
 800a23c:	4603      	mov	r3, r0
 800a23e:	2b00      	cmp	r3, #0
 800a240:	f040 80a0 	bne.w	800a384 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800a244:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a246:	2b00      	cmp	r3, #0
 800a248:	f040 809c 	bne.w	800a384 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a254:	d004      	beq.n	800a260 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	4a55      	ldr	r2, [pc, #340]	@ (800a3b0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a25c:	4293      	cmp	r3, r2
 800a25e:	d101      	bne.n	800a264 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800a260:	4b56      	ldr	r3, [pc, #344]	@ (800a3bc <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800a262:	e000      	b.n	800a266 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800a264:	4b56      	ldr	r3, [pc, #344]	@ (800a3c0 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800a266:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d04b      	beq.n	800a308 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800a270:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a272:	689b      	ldr	r3, [r3, #8]
 800a274:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	6859      	ldr	r1, [r3, #4]
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a282:	035b      	lsls	r3, r3, #13
 800a284:	430b      	orrs	r3, r1
 800a286:	431a      	orrs	r2, r3
 800a288:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a28a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a294:	d004      	beq.n	800a2a0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	4a45      	ldr	r2, [pc, #276]	@ (800a3b0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a29c:	4293      	cmp	r3, r2
 800a29e:	d10f      	bne.n	800a2c0 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800a2a0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800a2a4:	f7ff f8d6 	bl	8009454 <LL_ADC_IsEnabled>
 800a2a8:	4604      	mov	r4, r0
 800a2aa:	4841      	ldr	r0, [pc, #260]	@ (800a3b0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a2ac:	f7ff f8d2 	bl	8009454 <LL_ADC_IsEnabled>
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	4323      	orrs	r3, r4
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	bf0c      	ite	eq
 800a2b8:	2301      	moveq	r3, #1
 800a2ba:	2300      	movne	r3, #0
 800a2bc:	b2db      	uxtb	r3, r3
 800a2be:	e012      	b.n	800a2e6 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800a2c0:	483c      	ldr	r0, [pc, #240]	@ (800a3b4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800a2c2:	f7ff f8c7 	bl	8009454 <LL_ADC_IsEnabled>
 800a2c6:	4604      	mov	r4, r0
 800a2c8:	483b      	ldr	r0, [pc, #236]	@ (800a3b8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800a2ca:	f7ff f8c3 	bl	8009454 <LL_ADC_IsEnabled>
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	431c      	orrs	r4, r3
 800a2d2:	483c      	ldr	r0, [pc, #240]	@ (800a3c4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800a2d4:	f7ff f8be 	bl	8009454 <LL_ADC_IsEnabled>
 800a2d8:	4603      	mov	r3, r0
 800a2da:	4323      	orrs	r3, r4
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	bf0c      	ite	eq
 800a2e0:	2301      	moveq	r3, #1
 800a2e2:	2300      	movne	r3, #0
 800a2e4:	b2db      	uxtb	r3, r3
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d056      	beq.n	800a398 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800a2ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a2ec:	689b      	ldr	r3, [r3, #8]
 800a2ee:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800a2f2:	f023 030f 	bic.w	r3, r3, #15
 800a2f6:	683a      	ldr	r2, [r7, #0]
 800a2f8:	6811      	ldr	r1, [r2, #0]
 800a2fa:	683a      	ldr	r2, [r7, #0]
 800a2fc:	6892      	ldr	r2, [r2, #8]
 800a2fe:	430a      	orrs	r2, r1
 800a300:	431a      	orrs	r2, r3
 800a302:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a304:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a306:	e047      	b.n	800a398 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800a308:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a30a:	689b      	ldr	r3, [r3, #8]
 800a30c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a310:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a312:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a31c:	d004      	beq.n	800a328 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	4a23      	ldr	r2, [pc, #140]	@ (800a3b0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a324:	4293      	cmp	r3, r2
 800a326:	d10f      	bne.n	800a348 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800a328:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800a32c:	f7ff f892 	bl	8009454 <LL_ADC_IsEnabled>
 800a330:	4604      	mov	r4, r0
 800a332:	481f      	ldr	r0, [pc, #124]	@ (800a3b0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800a334:	f7ff f88e 	bl	8009454 <LL_ADC_IsEnabled>
 800a338:	4603      	mov	r3, r0
 800a33a:	4323      	orrs	r3, r4
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	bf0c      	ite	eq
 800a340:	2301      	moveq	r3, #1
 800a342:	2300      	movne	r3, #0
 800a344:	b2db      	uxtb	r3, r3
 800a346:	e012      	b.n	800a36e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800a348:	481a      	ldr	r0, [pc, #104]	@ (800a3b4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800a34a:	f7ff f883 	bl	8009454 <LL_ADC_IsEnabled>
 800a34e:	4604      	mov	r4, r0
 800a350:	4819      	ldr	r0, [pc, #100]	@ (800a3b8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800a352:	f7ff f87f 	bl	8009454 <LL_ADC_IsEnabled>
 800a356:	4603      	mov	r3, r0
 800a358:	431c      	orrs	r4, r3
 800a35a:	481a      	ldr	r0, [pc, #104]	@ (800a3c4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800a35c:	f7ff f87a 	bl	8009454 <LL_ADC_IsEnabled>
 800a360:	4603      	mov	r3, r0
 800a362:	4323      	orrs	r3, r4
 800a364:	2b00      	cmp	r3, #0
 800a366:	bf0c      	ite	eq
 800a368:	2301      	moveq	r3, #1
 800a36a:	2300      	movne	r3, #0
 800a36c:	b2db      	uxtb	r3, r3
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d012      	beq.n	800a398 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800a372:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a374:	689b      	ldr	r3, [r3, #8]
 800a376:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800a37a:	f023 030f 	bic.w	r3, r3, #15
 800a37e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800a380:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a382:	e009      	b.n	800a398 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a388:	f043 0220 	orr.w	r2, r3, #32
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800a390:	2301      	movs	r3, #1
 800a392:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800a396:	e000      	b.n	800a39a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a398:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	2200      	movs	r2, #0
 800a39e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800a3a2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	3784      	adds	r7, #132	@ 0x84
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	bd90      	pop	{r4, r7, pc}
 800a3ae:	bf00      	nop
 800a3b0:	50000100 	.word	0x50000100
 800a3b4:	50000400 	.word	0x50000400
 800a3b8:	50000500 	.word	0x50000500
 800a3bc:	50000300 	.word	0x50000300
 800a3c0:	50000700 	.word	0x50000700
 800a3c4:	50000600 	.word	0x50000600

0800a3c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a3c8:	b480      	push	{r7}
 800a3ca:	b085      	sub	sp, #20
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	f003 0307 	and.w	r3, r3, #7
 800a3d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a3d8:	4b0c      	ldr	r3, [pc, #48]	@ (800a40c <__NVIC_SetPriorityGrouping+0x44>)
 800a3da:	68db      	ldr	r3, [r3, #12]
 800a3dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a3de:	68ba      	ldr	r2, [r7, #8]
 800a3e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800a3e4:	4013      	ands	r3, r2
 800a3e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a3ec:	68bb      	ldr	r3, [r7, #8]
 800a3ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a3f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800a3f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a3f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a3fa:	4a04      	ldr	r2, [pc, #16]	@ (800a40c <__NVIC_SetPriorityGrouping+0x44>)
 800a3fc:	68bb      	ldr	r3, [r7, #8]
 800a3fe:	60d3      	str	r3, [r2, #12]
}
 800a400:	bf00      	nop
 800a402:	3714      	adds	r7, #20
 800a404:	46bd      	mov	sp, r7
 800a406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40a:	4770      	bx	lr
 800a40c:	e000ed00 	.word	0xe000ed00

0800a410 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a410:	b480      	push	{r7}
 800a412:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a414:	4b04      	ldr	r3, [pc, #16]	@ (800a428 <__NVIC_GetPriorityGrouping+0x18>)
 800a416:	68db      	ldr	r3, [r3, #12]
 800a418:	0a1b      	lsrs	r3, r3, #8
 800a41a:	f003 0307 	and.w	r3, r3, #7
}
 800a41e:	4618      	mov	r0, r3
 800a420:	46bd      	mov	sp, r7
 800a422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a426:	4770      	bx	lr
 800a428:	e000ed00 	.word	0xe000ed00

0800a42c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a42c:	b480      	push	{r7}
 800a42e:	b083      	sub	sp, #12
 800a430:	af00      	add	r7, sp, #0
 800a432:	4603      	mov	r3, r0
 800a434:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	db0b      	blt.n	800a456 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a43e:	79fb      	ldrb	r3, [r7, #7]
 800a440:	f003 021f 	and.w	r2, r3, #31
 800a444:	4907      	ldr	r1, [pc, #28]	@ (800a464 <__NVIC_EnableIRQ+0x38>)
 800a446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a44a:	095b      	lsrs	r3, r3, #5
 800a44c:	2001      	movs	r0, #1
 800a44e:	fa00 f202 	lsl.w	r2, r0, r2
 800a452:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a456:	bf00      	nop
 800a458:	370c      	adds	r7, #12
 800a45a:	46bd      	mov	sp, r7
 800a45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a460:	4770      	bx	lr
 800a462:	bf00      	nop
 800a464:	e000e100 	.word	0xe000e100

0800a468 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a468:	b480      	push	{r7}
 800a46a:	b083      	sub	sp, #12
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	4603      	mov	r3, r0
 800a470:	6039      	str	r1, [r7, #0]
 800a472:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a474:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	db0a      	blt.n	800a492 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	b2da      	uxtb	r2, r3
 800a480:	490c      	ldr	r1, [pc, #48]	@ (800a4b4 <__NVIC_SetPriority+0x4c>)
 800a482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a486:	0112      	lsls	r2, r2, #4
 800a488:	b2d2      	uxtb	r2, r2
 800a48a:	440b      	add	r3, r1
 800a48c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a490:	e00a      	b.n	800a4a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a492:	683b      	ldr	r3, [r7, #0]
 800a494:	b2da      	uxtb	r2, r3
 800a496:	4908      	ldr	r1, [pc, #32]	@ (800a4b8 <__NVIC_SetPriority+0x50>)
 800a498:	79fb      	ldrb	r3, [r7, #7]
 800a49a:	f003 030f 	and.w	r3, r3, #15
 800a49e:	3b04      	subs	r3, #4
 800a4a0:	0112      	lsls	r2, r2, #4
 800a4a2:	b2d2      	uxtb	r2, r2
 800a4a4:	440b      	add	r3, r1
 800a4a6:	761a      	strb	r2, [r3, #24]
}
 800a4a8:	bf00      	nop
 800a4aa:	370c      	adds	r7, #12
 800a4ac:	46bd      	mov	sp, r7
 800a4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b2:	4770      	bx	lr
 800a4b4:	e000e100 	.word	0xe000e100
 800a4b8:	e000ed00 	.word	0xe000ed00

0800a4bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a4bc:	b480      	push	{r7}
 800a4be:	b089      	sub	sp, #36	@ 0x24
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	60f8      	str	r0, [r7, #12]
 800a4c4:	60b9      	str	r1, [r7, #8]
 800a4c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	f003 0307 	and.w	r3, r3, #7
 800a4ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a4d0:	69fb      	ldr	r3, [r7, #28]
 800a4d2:	f1c3 0307 	rsb	r3, r3, #7
 800a4d6:	2b04      	cmp	r3, #4
 800a4d8:	bf28      	it	cs
 800a4da:	2304      	movcs	r3, #4
 800a4dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a4de:	69fb      	ldr	r3, [r7, #28]
 800a4e0:	3304      	adds	r3, #4
 800a4e2:	2b06      	cmp	r3, #6
 800a4e4:	d902      	bls.n	800a4ec <NVIC_EncodePriority+0x30>
 800a4e6:	69fb      	ldr	r3, [r7, #28]
 800a4e8:	3b03      	subs	r3, #3
 800a4ea:	e000      	b.n	800a4ee <NVIC_EncodePriority+0x32>
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a4f0:	f04f 32ff 	mov.w	r2, #4294967295
 800a4f4:	69bb      	ldr	r3, [r7, #24]
 800a4f6:	fa02 f303 	lsl.w	r3, r2, r3
 800a4fa:	43da      	mvns	r2, r3
 800a4fc:	68bb      	ldr	r3, [r7, #8]
 800a4fe:	401a      	ands	r2, r3
 800a500:	697b      	ldr	r3, [r7, #20]
 800a502:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a504:	f04f 31ff 	mov.w	r1, #4294967295
 800a508:	697b      	ldr	r3, [r7, #20]
 800a50a:	fa01 f303 	lsl.w	r3, r1, r3
 800a50e:	43d9      	mvns	r1, r3
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a514:	4313      	orrs	r3, r2
         );
}
 800a516:	4618      	mov	r0, r3
 800a518:	3724      	adds	r7, #36	@ 0x24
 800a51a:	46bd      	mov	sp, r7
 800a51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a520:	4770      	bx	lr
	...

0800a524 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b082      	sub	sp, #8
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	3b01      	subs	r3, #1
 800a530:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a534:	d301      	bcc.n	800a53a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a536:	2301      	movs	r3, #1
 800a538:	e00f      	b.n	800a55a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a53a:	4a0a      	ldr	r2, [pc, #40]	@ (800a564 <SysTick_Config+0x40>)
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	3b01      	subs	r3, #1
 800a540:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a542:	210f      	movs	r1, #15
 800a544:	f04f 30ff 	mov.w	r0, #4294967295
 800a548:	f7ff ff8e 	bl	800a468 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a54c:	4b05      	ldr	r3, [pc, #20]	@ (800a564 <SysTick_Config+0x40>)
 800a54e:	2200      	movs	r2, #0
 800a550:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a552:	4b04      	ldr	r3, [pc, #16]	@ (800a564 <SysTick_Config+0x40>)
 800a554:	2207      	movs	r2, #7
 800a556:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a558:	2300      	movs	r3, #0
}
 800a55a:	4618      	mov	r0, r3
 800a55c:	3708      	adds	r7, #8
 800a55e:	46bd      	mov	sp, r7
 800a560:	bd80      	pop	{r7, pc}
 800a562:	bf00      	nop
 800a564:	e000e010 	.word	0xe000e010

0800a568 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b082      	sub	sp, #8
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a570:	6878      	ldr	r0, [r7, #4]
 800a572:	f7ff ff29 	bl	800a3c8 <__NVIC_SetPriorityGrouping>
}
 800a576:	bf00      	nop
 800a578:	3708      	adds	r7, #8
 800a57a:	46bd      	mov	sp, r7
 800a57c:	bd80      	pop	{r7, pc}

0800a57e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a57e:	b580      	push	{r7, lr}
 800a580:	b086      	sub	sp, #24
 800a582:	af00      	add	r7, sp, #0
 800a584:	4603      	mov	r3, r0
 800a586:	60b9      	str	r1, [r7, #8]
 800a588:	607a      	str	r2, [r7, #4]
 800a58a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a58c:	f7ff ff40 	bl	800a410 <__NVIC_GetPriorityGrouping>
 800a590:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a592:	687a      	ldr	r2, [r7, #4]
 800a594:	68b9      	ldr	r1, [r7, #8]
 800a596:	6978      	ldr	r0, [r7, #20]
 800a598:	f7ff ff90 	bl	800a4bc <NVIC_EncodePriority>
 800a59c:	4602      	mov	r2, r0
 800a59e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a5a2:	4611      	mov	r1, r2
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	f7ff ff5f 	bl	800a468 <__NVIC_SetPriority>
}
 800a5aa:	bf00      	nop
 800a5ac:	3718      	adds	r7, #24
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	bd80      	pop	{r7, pc}

0800a5b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a5b2:	b580      	push	{r7, lr}
 800a5b4:	b082      	sub	sp, #8
 800a5b6:	af00      	add	r7, sp, #0
 800a5b8:	4603      	mov	r3, r0
 800a5ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a5bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	f7ff ff33 	bl	800a42c <__NVIC_EnableIRQ>
}
 800a5c6:	bf00      	nop
 800a5c8:	3708      	adds	r7, #8
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd80      	pop	{r7, pc}

0800a5ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a5ce:	b580      	push	{r7, lr}
 800a5d0:	b082      	sub	sp, #8
 800a5d2:	af00      	add	r7, sp, #0
 800a5d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a5d6:	6878      	ldr	r0, [r7, #4]
 800a5d8:	f7ff ffa4 	bl	800a524 <SysTick_Config>
 800a5dc:	4603      	mov	r3, r0
}
 800a5de:	4618      	mov	r0, r3
 800a5e0:	3708      	adds	r7, #8
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	bd80      	pop	{r7, pc}
	...

0800a5e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a5e8:	b480      	push	{r7}
 800a5ea:	b087      	sub	sp, #28
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
 800a5f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a5f6:	e15a      	b.n	800a8ae <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	681a      	ldr	r2, [r3, #0]
 800a5fc:	2101      	movs	r1, #1
 800a5fe:	697b      	ldr	r3, [r7, #20]
 800a600:	fa01 f303 	lsl.w	r3, r1, r3
 800a604:	4013      	ands	r3, r2
 800a606:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	f000 814c 	beq.w	800a8a8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a610:	683b      	ldr	r3, [r7, #0]
 800a612:	685b      	ldr	r3, [r3, #4]
 800a614:	f003 0303 	and.w	r3, r3, #3
 800a618:	2b01      	cmp	r3, #1
 800a61a:	d005      	beq.n	800a628 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a61c:	683b      	ldr	r3, [r7, #0]
 800a61e:	685b      	ldr	r3, [r3, #4]
 800a620:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a624:	2b02      	cmp	r3, #2
 800a626:	d130      	bne.n	800a68a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	689b      	ldr	r3, [r3, #8]
 800a62c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a62e:	697b      	ldr	r3, [r7, #20]
 800a630:	005b      	lsls	r3, r3, #1
 800a632:	2203      	movs	r2, #3
 800a634:	fa02 f303 	lsl.w	r3, r2, r3
 800a638:	43db      	mvns	r3, r3
 800a63a:	693a      	ldr	r2, [r7, #16]
 800a63c:	4013      	ands	r3, r2
 800a63e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	68da      	ldr	r2, [r3, #12]
 800a644:	697b      	ldr	r3, [r7, #20]
 800a646:	005b      	lsls	r3, r3, #1
 800a648:	fa02 f303 	lsl.w	r3, r2, r3
 800a64c:	693a      	ldr	r2, [r7, #16]
 800a64e:	4313      	orrs	r3, r2
 800a650:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	693a      	ldr	r2, [r7, #16]
 800a656:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	685b      	ldr	r3, [r3, #4]
 800a65c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a65e:	2201      	movs	r2, #1
 800a660:	697b      	ldr	r3, [r7, #20]
 800a662:	fa02 f303 	lsl.w	r3, r2, r3
 800a666:	43db      	mvns	r3, r3
 800a668:	693a      	ldr	r2, [r7, #16]
 800a66a:	4013      	ands	r3, r2
 800a66c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a66e:	683b      	ldr	r3, [r7, #0]
 800a670:	685b      	ldr	r3, [r3, #4]
 800a672:	091b      	lsrs	r3, r3, #4
 800a674:	f003 0201 	and.w	r2, r3, #1
 800a678:	697b      	ldr	r3, [r7, #20]
 800a67a:	fa02 f303 	lsl.w	r3, r2, r3
 800a67e:	693a      	ldr	r2, [r7, #16]
 800a680:	4313      	orrs	r3, r2
 800a682:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	693a      	ldr	r2, [r7, #16]
 800a688:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a68a:	683b      	ldr	r3, [r7, #0]
 800a68c:	685b      	ldr	r3, [r3, #4]
 800a68e:	f003 0303 	and.w	r3, r3, #3
 800a692:	2b03      	cmp	r3, #3
 800a694:	d017      	beq.n	800a6c6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	68db      	ldr	r3, [r3, #12]
 800a69a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a69c:	697b      	ldr	r3, [r7, #20]
 800a69e:	005b      	lsls	r3, r3, #1
 800a6a0:	2203      	movs	r2, #3
 800a6a2:	fa02 f303 	lsl.w	r3, r2, r3
 800a6a6:	43db      	mvns	r3, r3
 800a6a8:	693a      	ldr	r2, [r7, #16]
 800a6aa:	4013      	ands	r3, r2
 800a6ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a6ae:	683b      	ldr	r3, [r7, #0]
 800a6b0:	689a      	ldr	r2, [r3, #8]
 800a6b2:	697b      	ldr	r3, [r7, #20]
 800a6b4:	005b      	lsls	r3, r3, #1
 800a6b6:	fa02 f303 	lsl.w	r3, r2, r3
 800a6ba:	693a      	ldr	r2, [r7, #16]
 800a6bc:	4313      	orrs	r3, r2
 800a6be:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	693a      	ldr	r2, [r7, #16]
 800a6c4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	685b      	ldr	r3, [r3, #4]
 800a6ca:	f003 0303 	and.w	r3, r3, #3
 800a6ce:	2b02      	cmp	r3, #2
 800a6d0:	d123      	bne.n	800a71a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a6d2:	697b      	ldr	r3, [r7, #20]
 800a6d4:	08da      	lsrs	r2, r3, #3
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	3208      	adds	r2, #8
 800a6da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6de:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a6e0:	697b      	ldr	r3, [r7, #20]
 800a6e2:	f003 0307 	and.w	r3, r3, #7
 800a6e6:	009b      	lsls	r3, r3, #2
 800a6e8:	220f      	movs	r2, #15
 800a6ea:	fa02 f303 	lsl.w	r3, r2, r3
 800a6ee:	43db      	mvns	r3, r3
 800a6f0:	693a      	ldr	r2, [r7, #16]
 800a6f2:	4013      	ands	r3, r2
 800a6f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a6f6:	683b      	ldr	r3, [r7, #0]
 800a6f8:	691a      	ldr	r2, [r3, #16]
 800a6fa:	697b      	ldr	r3, [r7, #20]
 800a6fc:	f003 0307 	and.w	r3, r3, #7
 800a700:	009b      	lsls	r3, r3, #2
 800a702:	fa02 f303 	lsl.w	r3, r2, r3
 800a706:	693a      	ldr	r2, [r7, #16]
 800a708:	4313      	orrs	r3, r2
 800a70a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800a70c:	697b      	ldr	r3, [r7, #20]
 800a70e:	08da      	lsrs	r2, r3, #3
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	3208      	adds	r2, #8
 800a714:	6939      	ldr	r1, [r7, #16]
 800a716:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a720:	697b      	ldr	r3, [r7, #20]
 800a722:	005b      	lsls	r3, r3, #1
 800a724:	2203      	movs	r2, #3
 800a726:	fa02 f303 	lsl.w	r3, r2, r3
 800a72a:	43db      	mvns	r3, r3
 800a72c:	693a      	ldr	r2, [r7, #16]
 800a72e:	4013      	ands	r3, r2
 800a730:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a732:	683b      	ldr	r3, [r7, #0]
 800a734:	685b      	ldr	r3, [r3, #4]
 800a736:	f003 0203 	and.w	r2, r3, #3
 800a73a:	697b      	ldr	r3, [r7, #20]
 800a73c:	005b      	lsls	r3, r3, #1
 800a73e:	fa02 f303 	lsl.w	r3, r2, r3
 800a742:	693a      	ldr	r2, [r7, #16]
 800a744:	4313      	orrs	r3, r2
 800a746:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	693a      	ldr	r2, [r7, #16]
 800a74c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a74e:	683b      	ldr	r3, [r7, #0]
 800a750:	685b      	ldr	r3, [r3, #4]
 800a752:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a756:	2b00      	cmp	r3, #0
 800a758:	f000 80a6 	beq.w	800a8a8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a75c:	4b5b      	ldr	r3, [pc, #364]	@ (800a8cc <HAL_GPIO_Init+0x2e4>)
 800a75e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a760:	4a5a      	ldr	r2, [pc, #360]	@ (800a8cc <HAL_GPIO_Init+0x2e4>)
 800a762:	f043 0301 	orr.w	r3, r3, #1
 800a766:	6613      	str	r3, [r2, #96]	@ 0x60
 800a768:	4b58      	ldr	r3, [pc, #352]	@ (800a8cc <HAL_GPIO_Init+0x2e4>)
 800a76a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a76c:	f003 0301 	and.w	r3, r3, #1
 800a770:	60bb      	str	r3, [r7, #8]
 800a772:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a774:	4a56      	ldr	r2, [pc, #344]	@ (800a8d0 <HAL_GPIO_Init+0x2e8>)
 800a776:	697b      	ldr	r3, [r7, #20]
 800a778:	089b      	lsrs	r3, r3, #2
 800a77a:	3302      	adds	r3, #2
 800a77c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a780:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a782:	697b      	ldr	r3, [r7, #20]
 800a784:	f003 0303 	and.w	r3, r3, #3
 800a788:	009b      	lsls	r3, r3, #2
 800a78a:	220f      	movs	r2, #15
 800a78c:	fa02 f303 	lsl.w	r3, r2, r3
 800a790:	43db      	mvns	r3, r3
 800a792:	693a      	ldr	r2, [r7, #16]
 800a794:	4013      	ands	r3, r2
 800a796:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800a79e:	d01f      	beq.n	800a7e0 <HAL_GPIO_Init+0x1f8>
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	4a4c      	ldr	r2, [pc, #304]	@ (800a8d4 <HAL_GPIO_Init+0x2ec>)
 800a7a4:	4293      	cmp	r3, r2
 800a7a6:	d019      	beq.n	800a7dc <HAL_GPIO_Init+0x1f4>
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	4a4b      	ldr	r2, [pc, #300]	@ (800a8d8 <HAL_GPIO_Init+0x2f0>)
 800a7ac:	4293      	cmp	r3, r2
 800a7ae:	d013      	beq.n	800a7d8 <HAL_GPIO_Init+0x1f0>
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	4a4a      	ldr	r2, [pc, #296]	@ (800a8dc <HAL_GPIO_Init+0x2f4>)
 800a7b4:	4293      	cmp	r3, r2
 800a7b6:	d00d      	beq.n	800a7d4 <HAL_GPIO_Init+0x1ec>
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	4a49      	ldr	r2, [pc, #292]	@ (800a8e0 <HAL_GPIO_Init+0x2f8>)
 800a7bc:	4293      	cmp	r3, r2
 800a7be:	d007      	beq.n	800a7d0 <HAL_GPIO_Init+0x1e8>
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	4a48      	ldr	r2, [pc, #288]	@ (800a8e4 <HAL_GPIO_Init+0x2fc>)
 800a7c4:	4293      	cmp	r3, r2
 800a7c6:	d101      	bne.n	800a7cc <HAL_GPIO_Init+0x1e4>
 800a7c8:	2305      	movs	r3, #5
 800a7ca:	e00a      	b.n	800a7e2 <HAL_GPIO_Init+0x1fa>
 800a7cc:	2306      	movs	r3, #6
 800a7ce:	e008      	b.n	800a7e2 <HAL_GPIO_Init+0x1fa>
 800a7d0:	2304      	movs	r3, #4
 800a7d2:	e006      	b.n	800a7e2 <HAL_GPIO_Init+0x1fa>
 800a7d4:	2303      	movs	r3, #3
 800a7d6:	e004      	b.n	800a7e2 <HAL_GPIO_Init+0x1fa>
 800a7d8:	2302      	movs	r3, #2
 800a7da:	e002      	b.n	800a7e2 <HAL_GPIO_Init+0x1fa>
 800a7dc:	2301      	movs	r3, #1
 800a7de:	e000      	b.n	800a7e2 <HAL_GPIO_Init+0x1fa>
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	697a      	ldr	r2, [r7, #20]
 800a7e4:	f002 0203 	and.w	r2, r2, #3
 800a7e8:	0092      	lsls	r2, r2, #2
 800a7ea:	4093      	lsls	r3, r2
 800a7ec:	693a      	ldr	r2, [r7, #16]
 800a7ee:	4313      	orrs	r3, r2
 800a7f0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a7f2:	4937      	ldr	r1, [pc, #220]	@ (800a8d0 <HAL_GPIO_Init+0x2e8>)
 800a7f4:	697b      	ldr	r3, [r7, #20]
 800a7f6:	089b      	lsrs	r3, r3, #2
 800a7f8:	3302      	adds	r3, #2
 800a7fa:	693a      	ldr	r2, [r7, #16]
 800a7fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a800:	4b39      	ldr	r3, [pc, #228]	@ (800a8e8 <HAL_GPIO_Init+0x300>)
 800a802:	689b      	ldr	r3, [r3, #8]
 800a804:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	43db      	mvns	r3, r3
 800a80a:	693a      	ldr	r2, [r7, #16]
 800a80c:	4013      	ands	r3, r2
 800a80e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a810:	683b      	ldr	r3, [r7, #0]
 800a812:	685b      	ldr	r3, [r3, #4]
 800a814:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d003      	beq.n	800a824 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800a81c:	693a      	ldr	r2, [r7, #16]
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	4313      	orrs	r3, r2
 800a822:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a824:	4a30      	ldr	r2, [pc, #192]	@ (800a8e8 <HAL_GPIO_Init+0x300>)
 800a826:	693b      	ldr	r3, [r7, #16]
 800a828:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a82a:	4b2f      	ldr	r3, [pc, #188]	@ (800a8e8 <HAL_GPIO_Init+0x300>)
 800a82c:	68db      	ldr	r3, [r3, #12]
 800a82e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	43db      	mvns	r3, r3
 800a834:	693a      	ldr	r2, [r7, #16]
 800a836:	4013      	ands	r3, r2
 800a838:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a83a:	683b      	ldr	r3, [r7, #0]
 800a83c:	685b      	ldr	r3, [r3, #4]
 800a83e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a842:	2b00      	cmp	r3, #0
 800a844:	d003      	beq.n	800a84e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800a846:	693a      	ldr	r2, [r7, #16]
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	4313      	orrs	r3, r2
 800a84c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a84e:	4a26      	ldr	r2, [pc, #152]	@ (800a8e8 <HAL_GPIO_Init+0x300>)
 800a850:	693b      	ldr	r3, [r7, #16]
 800a852:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800a854:	4b24      	ldr	r3, [pc, #144]	@ (800a8e8 <HAL_GPIO_Init+0x300>)
 800a856:	685b      	ldr	r3, [r3, #4]
 800a858:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	43db      	mvns	r3, r3
 800a85e:	693a      	ldr	r2, [r7, #16]
 800a860:	4013      	ands	r3, r2
 800a862:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a864:	683b      	ldr	r3, [r7, #0]
 800a866:	685b      	ldr	r3, [r3, #4]
 800a868:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d003      	beq.n	800a878 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800a870:	693a      	ldr	r2, [r7, #16]
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	4313      	orrs	r3, r2
 800a876:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a878:	4a1b      	ldr	r2, [pc, #108]	@ (800a8e8 <HAL_GPIO_Init+0x300>)
 800a87a:	693b      	ldr	r3, [r7, #16]
 800a87c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800a87e:	4b1a      	ldr	r3, [pc, #104]	@ (800a8e8 <HAL_GPIO_Init+0x300>)
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	43db      	mvns	r3, r3
 800a888:	693a      	ldr	r2, [r7, #16]
 800a88a:	4013      	ands	r3, r2
 800a88c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a88e:	683b      	ldr	r3, [r7, #0]
 800a890:	685b      	ldr	r3, [r3, #4]
 800a892:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a896:	2b00      	cmp	r3, #0
 800a898:	d003      	beq.n	800a8a2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800a89a:	693a      	ldr	r2, [r7, #16]
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	4313      	orrs	r3, r2
 800a8a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a8a2:	4a11      	ldr	r2, [pc, #68]	@ (800a8e8 <HAL_GPIO_Init+0x300>)
 800a8a4:	693b      	ldr	r3, [r7, #16]
 800a8a6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800a8a8:	697b      	ldr	r3, [r7, #20]
 800a8aa:	3301      	adds	r3, #1
 800a8ac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	681a      	ldr	r2, [r3, #0]
 800a8b2:	697b      	ldr	r3, [r7, #20]
 800a8b4:	fa22 f303 	lsr.w	r3, r2, r3
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	f47f ae9d 	bne.w	800a5f8 <HAL_GPIO_Init+0x10>
  }
}
 800a8be:	bf00      	nop
 800a8c0:	bf00      	nop
 800a8c2:	371c      	adds	r7, #28
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ca:	4770      	bx	lr
 800a8cc:	40021000 	.word	0x40021000
 800a8d0:	40010000 	.word	0x40010000
 800a8d4:	48000400 	.word	0x48000400
 800a8d8:	48000800 	.word	0x48000800
 800a8dc:	48000c00 	.word	0x48000c00
 800a8e0:	48001000 	.word	0x48001000
 800a8e4:	48001400 	.word	0x48001400
 800a8e8:	40010400 	.word	0x40010400

0800a8ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800a8ec:	b480      	push	{r7}
 800a8ee:	b085      	sub	sp, #20
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]
 800a8f4:	460b      	mov	r3, r1
 800a8f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	691a      	ldr	r2, [r3, #16]
 800a8fc:	887b      	ldrh	r3, [r7, #2]
 800a8fe:	4013      	ands	r3, r2
 800a900:	2b00      	cmp	r3, #0
 800a902:	d002      	beq.n	800a90a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a904:	2301      	movs	r3, #1
 800a906:	73fb      	strb	r3, [r7, #15]
 800a908:	e001      	b.n	800a90e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a90a:	2300      	movs	r3, #0
 800a90c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a90e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a910:	4618      	mov	r0, r3
 800a912:	3714      	adds	r7, #20
 800a914:	46bd      	mov	sp, r7
 800a916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91a:	4770      	bx	lr

0800a91c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a91c:	b480      	push	{r7}
 800a91e:	b083      	sub	sp, #12
 800a920:	af00      	add	r7, sp, #0
 800a922:	6078      	str	r0, [r7, #4]
 800a924:	460b      	mov	r3, r1
 800a926:	807b      	strh	r3, [r7, #2]
 800a928:	4613      	mov	r3, r2
 800a92a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a92c:	787b      	ldrb	r3, [r7, #1]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d003      	beq.n	800a93a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a932:	887a      	ldrh	r2, [r7, #2]
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a938:	e002      	b.n	800a940 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a93a:	887a      	ldrh	r2, [r7, #2]
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800a940:	bf00      	nop
 800a942:	370c      	adds	r7, #12
 800a944:	46bd      	mov	sp, r7
 800a946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a94a:	4770      	bx	lr

0800a94c <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef *hhrtim)
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b086      	sub	sp, #24
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if (hhrtim == NULL)
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d101      	bne.n	800a95e <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 800a95a:	2301      	movs	r3, #1
 800a95c:	e0be      	b.n	800aadc <HAL_HRTIM_Init+0x190>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	2202      	movs	r2, #2
 800a962:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	2200      	movs	r2, #0
 800a96a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	2200      	movs	r2, #0
 800a972:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	2200      	movs	r2, #0
 800a97a:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	2200      	movs	r2, #0
 800a982:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	2200      	movs	r2, #0
 800a98a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	2200      	movs	r2, #0
 800a992:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
  hhrtim->hdmaTimerF = (DMA_HandleTypeDef *)NULL;
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	2200      	movs	r2, #0
 800a99a:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	689b      	ldr	r3, [r3, #8]
 800a9a2:	f003 0301 	and.w	r3, r3, #1
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d02e      	beq.n	800aa08 <HAL_HRTIM_Init+0xbc>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	4a4d      	ldr	r2, [pc, #308]	@ (800aae4 <HAL_HRTIM_Init+0x198>)
 800a9b0:	4293      	cmp	r3, r2
 800a9b2:	d10b      	bne.n	800a9cc <HAL_HRTIM_Init+0x80>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 800a9b4:	4b4c      	ldr	r3, [pc, #304]	@ (800aae8 <HAL_HRTIM_Init+0x19c>)
 800a9b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a9b8:	4a4b      	ldr	r2, [pc, #300]	@ (800aae8 <HAL_HRTIM_Init+0x19c>)
 800a9ba:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a9be:	6613      	str	r3, [r2, #96]	@ 0x60
 800a9c0:	4b49      	ldr	r3, [pc, #292]	@ (800aae8 <HAL_HRTIM_Init+0x19c>)
 800a9c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a9c4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a9c8:	60fb      	str	r3, [r7, #12]
 800a9ca:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 800a9d4:	693b      	ldr	r3, [r7, #16]
 800a9d6:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800a9da:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	691b      	ldr	r3, [r3, #16]
 800a9e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800a9e4:	693a      	ldr	r2, [r7, #16]
 800a9e6:	4313      	orrs	r3, r2
 800a9e8:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 800a9ea:	693b      	ldr	r3, [r7, #16]
 800a9ec:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800a9f0:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	695b      	ldr	r3, [r3, #20]
 800a9f6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800a9fa:	693a      	ldr	r2, [r7, #16]
 800a9fc:	4313      	orrs	r3, r2
 800a9fe:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	693a      	ldr	r2, [r7, #16]
 800aa06:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 800aa08:	6878      	ldr	r0, [r7, #4]
 800aa0a:	f7f6 ffad 	bl	8001968 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	689b      	ldr	r3, [r3, #8]
 800aa12:	f003 0302 	and.w	r3, r3, #2
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d012      	beq.n	800aa40 <HAL_HRTIM_Init+0xf4>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 800aa22:	693b      	ldr	r3, [r7, #16]
 800aa24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aa28:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	68db      	ldr	r3, [r3, #12]
 800aa2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800aa32:	693a      	ldr	r2, [r7, #16]
 800aa34:	4313      	orrs	r3, r2
 800aa36:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	693a      	ldr	r2, [r7, #16]
 800aa3e:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	2201      	movs	r2, #1
 800aa44:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 800aa50:	2300      	movs	r3, #0
 800aa52:	75fb      	strb	r3, [r7, #23]
 800aa54:	e03e      	b.n	800aad4 <HAL_HRTIM_Init+0x188>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 800aa56:	7dfa      	ldrb	r2, [r7, #23]
 800aa58:	6879      	ldr	r1, [r7, #4]
 800aa5a:	4613      	mov	r3, r2
 800aa5c:	00db      	lsls	r3, r3, #3
 800aa5e:	1a9b      	subs	r3, r3, r2
 800aa60:	009b      	lsls	r3, r3, #2
 800aa62:	440b      	add	r3, r1
 800aa64:	3318      	adds	r3, #24
 800aa66:	2200      	movs	r2, #0
 800aa68:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 800aa6a:	7dfa      	ldrb	r2, [r7, #23]
 800aa6c:	6879      	ldr	r1, [r7, #4]
 800aa6e:	4613      	mov	r3, r2
 800aa70:	00db      	lsls	r3, r3, #3
 800aa72:	1a9b      	subs	r3, r3, r2
 800aa74:	009b      	lsls	r3, r3, #2
 800aa76:	440b      	add	r3, r1
 800aa78:	331c      	adds	r3, #28
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 800aa7e:	7dfa      	ldrb	r2, [r7, #23]
 800aa80:	6879      	ldr	r1, [r7, #4]
 800aa82:	4613      	mov	r3, r2
 800aa84:	00db      	lsls	r3, r3, #3
 800aa86:	1a9b      	subs	r3, r3, r2
 800aa88:	009b      	lsls	r3, r3, #2
 800aa8a:	440b      	add	r3, r1
 800aa8c:	3320      	adds	r3, #32
 800aa8e:	2200      	movs	r2, #0
 800aa90:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 800aa92:	7dfa      	ldrb	r2, [r7, #23]
 800aa94:	6879      	ldr	r1, [r7, #4]
 800aa96:	4613      	mov	r3, r2
 800aa98:	00db      	lsls	r3, r3, #3
 800aa9a:	1a9b      	subs	r3, r3, r2
 800aa9c:	009b      	lsls	r3, r3, #2
 800aa9e:	440b      	add	r3, r1
 800aaa0:	3324      	adds	r3, #36	@ 0x24
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 800aaa6:	7dfa      	ldrb	r2, [r7, #23]
 800aaa8:	6879      	ldr	r1, [r7, #4]
 800aaaa:	4613      	mov	r3, r2
 800aaac:	00db      	lsls	r3, r3, #3
 800aaae:	1a9b      	subs	r3, r3, r2
 800aab0:	009b      	lsls	r3, r3, #2
 800aab2:	440b      	add	r3, r1
 800aab4:	3328      	adds	r3, #40	@ 0x28
 800aab6:	2200      	movs	r2, #0
 800aab8:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 800aaba:	7dfa      	ldrb	r2, [r7, #23]
 800aabc:	6879      	ldr	r1, [r7, #4]
 800aabe:	4613      	mov	r3, r2
 800aac0:	00db      	lsls	r3, r3, #3
 800aac2:	1a9b      	subs	r3, r3, r2
 800aac4:	009b      	lsls	r3, r3, #2
 800aac6:	440b      	add	r3, r1
 800aac8:	3330      	adds	r3, #48	@ 0x30
 800aaca:	2200      	movs	r2, #0
 800aacc:	601a      	str	r2, [r3, #0]
       timer_idx++)
 800aace:	7dfb      	ldrb	r3, [r7, #23]
 800aad0:	3301      	adds	r3, #1
 800aad2:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 800aad4:	7dfb      	ldrb	r3, [r7, #23]
 800aad6:	2b06      	cmp	r3, #6
 800aad8:	d9bd      	bls.n	800aa56 <HAL_HRTIM_Init+0x10a>
  }

  return HAL_OK;
 800aada:	2300      	movs	r3, #0
}
 800aadc:	4618      	mov	r0, r3
 800aade:	3718      	adds	r7, #24
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bd80      	pop	{r7, pc}
 800aae4:	40016800 	.word	0x40016800
 800aae8:	40021000 	.word	0x40021000

0800aaec <HAL_HRTIM_DLLCalibrationStart>:
  *       within the HAL_HRTIM_PollForDLLCalibration function, just before
  *       exiting the function.
  */
HAL_StatusTypeDef HAL_HRTIM_DLLCalibrationStart(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t CalibrationRate)
{
 800aaec:	b480      	push	{r7}
 800aaee:	b083      	sub	sp, #12
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
 800aaf4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_CALIBRATIONRATE(CalibrationRate));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800aafc:	2b01      	cmp	r3, #1
 800aafe:	d101      	bne.n	800ab04 <HAL_HRTIM_DLLCalibrationStart+0x18>
 800ab00:	2302      	movs	r3, #2
 800ab02:	e045      	b.n	800ab90 <HAL_HRTIM_DLLCalibrationStart+0xa4>
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	2201      	movs	r2, #1
 800ab08:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2202      	movs	r2, #2
 800ab10:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (CalibrationRate == HRTIM_SINGLE_CALIBRATION)
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab1a:	d114      	bne.n	800ab46 <HAL_HRTIM_DLLCalibrationStart+0x5a>
  {
    /* One shot DLL calibration */
    CLEAR_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	f022 0202 	bic.w	r2, r2, #2
 800ab2c:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	f042 0201 	orr.w	r2, r2, #1
 800ab40:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
 800ab44:	e01f      	b.n	800ab86 <HAL_HRTIM_DLLCalibrationStart+0x9a>
  }
  else
  {
    /* Periodic DLL calibration */
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	f042 0202 	orr.w	r2, r2, #2
 800ab56:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    MODIFY_REG(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALRTE, CalibrationRate);
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 800ab62:	f023 010c 	bic.w	r1, r3, #12
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	683a      	ldr	r2, [r7, #0]
 800ab6c:	430a      	orrs	r2, r1
 800ab6e:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	f042 0201 	orr.w	r2, r2, #1
 800ab82:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	2201      	movs	r2, #1
 800ab8a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 800ab8e:	2300      	movs	r3, #0
}
 800ab90:	4618      	mov	r0, r3
 800ab92:	370c      	adds	r7, #12
 800ab94:	46bd      	mov	sp, r7
 800ab96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9a:	4770      	bx	lr

0800ab9c <HAL_HRTIM_PollForDLLCalibration>:
  * @param  Timeout Timeout duration in millisecond
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_PollForDLLCalibration(HRTIM_HandleTypeDef *hhrtim,
                                                  uint32_t Timeout)
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	b084      	sub	sp, #16
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
 800aba4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 800aba6:	f7fc fe75 	bl	8007894 <HAL_GetTick>
 800abaa:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 800abac:	e014      	b.n	800abd8 <HAL_HRTIM_PollForDLLCalibration+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 800abae:	683b      	ldr	r3, [r7, #0]
 800abb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abb4:	d010      	beq.n	800abd8 <HAL_HRTIM_PollForDLLCalibration+0x3c>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800abb6:	f7fc fe6d 	bl	8007894 <HAL_GetTick>
 800abba:	4602      	mov	r2, r0
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	1ad3      	subs	r3, r2, r3
 800abc0:	683a      	ldr	r2, [r7, #0]
 800abc2:	429a      	cmp	r2, r3
 800abc4:	d302      	bcc.n	800abcc <HAL_HRTIM_PollForDLLCalibration+0x30>
 800abc6:	683b      	ldr	r3, [r7, #0]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d105      	bne.n	800abd8 <HAL_HRTIM_PollForDLLCalibration+0x3c>
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	2207      	movs	r2, #7
 800abd0:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
        return HAL_TIMEOUT;
 800abd4:	2303      	movs	r3, #3
 800abd6:	e011      	b.n	800abfc <HAL_HRTIM_PollForDLLCalibration+0x60>
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 800abe0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800abe4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800abe8:	d1e1      	bne.n	800abae <HAL_HRTIM_PollForDLLCalibration+0x12>
      }
    }
  }

  /* Set HRTIM State */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	2201      	movs	r2, #1
 800abee:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process unlocked */
  __HAL_UNLOCK(hhrtim);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	2200      	movs	r2, #0
 800abf6:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800abfa:	2300      	movs	r3, #0
}
 800abfc:	4618      	mov	r0, r3
 800abfe:	3710      	adds	r7, #16
 800ac00:	46bd      	mov	sp, r7
 800ac02:	bd80      	pop	{r7, pc}

0800ac04 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b084      	sub	sp, #16
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	60f8      	str	r0, [r7, #12]
 800ac0c:	60b9      	str	r1, [r7, #8]
 800ac0e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800ac16:	b2db      	uxtb	r3, r3
 800ac18:	2b02      	cmp	r3, #2
 800ac1a:	d101      	bne.n	800ac20 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
    return HAL_BUSY;
 800ac1c:	2302      	movs	r3, #2
 800ac1e:	e015      	b.n	800ac4c <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	2202      	movs	r2, #2
 800ac24:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 800ac28:	68bb      	ldr	r3, [r7, #8]
 800ac2a:	2b06      	cmp	r3, #6
 800ac2c:	d104      	bne.n	800ac38 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 800ac2e:	6879      	ldr	r1, [r7, #4]
 800ac30:	68f8      	ldr	r0, [r7, #12]
 800ac32:	f001 fc7e 	bl	800c532 <HRTIM_MasterBase_Config>
 800ac36:	e004      	b.n	800ac42 <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 800ac38:	687a      	ldr	r2, [r7, #4]
 800ac3a:	68b9      	ldr	r1, [r7, #8]
 800ac3c:	68f8      	ldr	r0, [r7, #12]
 800ac3e:	f001 fca7 	bl	800c590 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	2201      	movs	r2, #1
 800ac46:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 800ac4a:	2300      	movs	r3, #0
}
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	3710      	adds	r7, #16
 800ac50:	46bd      	mov	sp, r7
 800ac52:	bd80      	pop	{r7, pc}

0800ac54 <HAL_HRTIM_FaultConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_FaultConfig(HRTIM_HandleTypeDef *hhrtim,
                                        uint32_t Fault,
                                        const HRTIM_FaultCfgTypeDef *pFaultCfg)
{
 800ac54:	b480      	push	{r7}
 800ac56:	b089      	sub	sp, #36	@ 0x24
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	60f8      	str	r0, [r7, #12]
 800ac5c:	60b9      	str	r1, [r7, #8]
 800ac5e:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_FAULTSOURCE(pFaultCfg->Source));
  assert_param(IS_HRTIM_FAULTPOLARITY(pFaultCfg->Polarity));
  assert_param(IS_HRTIM_FAULTFILTER(pFaultCfg->Filter));
  assert_param(IS_HRTIM_FAULTLOCK(pFaultCfg->Lock));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800ac66:	b2db      	uxtb	r3, r3
 800ac68:	2b02      	cmp	r3, #2
 800ac6a:	d101      	bne.n	800ac70 <HAL_HRTIM_FaultConfig+0x1c>
  {
    return HAL_BUSY;
 800ac6c:	2302      	movs	r3, #2
 800ac6e:	e1aa      	b.n	800afc6 <HAL_HRTIM_FaultConfig+0x372>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800ac76:	2b01      	cmp	r3, #1
 800ac78:	d101      	bne.n	800ac7e <HAL_HRTIM_FaultConfig+0x2a>
 800ac7a:	2302      	movs	r3, #2
 800ac7c:	e1a3      	b.n	800afc6 <HAL_HRTIM_FaultConfig+0x372>
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	2201      	movs	r2, #1
 800ac82:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	2202      	movs	r2, #2
 800ac8a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure fault channel */
  hrtim_fltinr1 = hhrtim->Instance->sCommonRegs.FLTINR1;
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ac96:	61fb      	str	r3, [r7, #28]
  hrtim_fltinr2 = hhrtim->Instance->sCommonRegs.FLTINR2;
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800aca0:	61bb      	str	r3, [r7, #24]

  source0 = (pFaultCfg->Source & 1U);
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	f003 0301 	and.w	r3, r3, #1
 800acaa:	617b      	str	r3, [r7, #20]
  source1 = ((pFaultCfg->Source & 2U) >> 1);
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	085b      	lsrs	r3, r3, #1
 800acb2:	f003 0301 	and.w	r3, r3, #1
 800acb6:	613b      	str	r3, [r7, #16]

  switch (Fault)
 800acb8:	68bb      	ldr	r3, [r7, #8]
 800acba:	3b01      	subs	r3, #1
 800acbc:	2b1f      	cmp	r3, #31
 800acbe:	f200 813f 	bhi.w	800af40 <HAL_HRTIM_FaultConfig+0x2ec>
 800acc2:	a201      	add	r2, pc, #4	@ (adr r2, 800acc8 <HAL_HRTIM_FaultConfig+0x74>)
 800acc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acc8:	0800ad49 	.word	0x0800ad49
 800accc:	0800ad99 	.word	0x0800ad99
 800acd0:	0800af41 	.word	0x0800af41
 800acd4:	0800adef 	.word	0x0800adef
 800acd8:	0800af41 	.word	0x0800af41
 800acdc:	0800af41 	.word	0x0800af41
 800ace0:	0800af41 	.word	0x0800af41
 800ace4:	0800ae45 	.word	0x0800ae45
 800ace8:	0800af41 	.word	0x0800af41
 800acec:	0800af41 	.word	0x0800af41
 800acf0:	0800af41 	.word	0x0800af41
 800acf4:	0800af41 	.word	0x0800af41
 800acf8:	0800af41 	.word	0x0800af41
 800acfc:	0800af41 	.word	0x0800af41
 800ad00:	0800af41 	.word	0x0800af41
 800ad04:	0800ae9b 	.word	0x0800ae9b
 800ad08:	0800af41 	.word	0x0800af41
 800ad0c:	0800af41 	.word	0x0800af41
 800ad10:	0800af41 	.word	0x0800af41
 800ad14:	0800af41 	.word	0x0800af41
 800ad18:	0800af41 	.word	0x0800af41
 800ad1c:	0800af41 	.word	0x0800af41
 800ad20:	0800af41 	.word	0x0800af41
 800ad24:	0800af41 	.word	0x0800af41
 800ad28:	0800af41 	.word	0x0800af41
 800ad2c:	0800af41 	.word	0x0800af41
 800ad30:	0800af41 	.word	0x0800af41
 800ad34:	0800af41 	.word	0x0800af41
 800ad38:	0800af41 	.word	0x0800af41
 800ad3c:	0800af41 	.word	0x0800af41
 800ad40:	0800af41 	.word	0x0800af41
 800ad44:	0800aeeb 	.word	0x0800aeeb
  {
    case HRTIM_FAULT_1:
    {
      hrtim_fltinr1 &= ~(HRTIM_FLTINR1_FLT1P | HRTIM_FLTINR1_FLT1SRC_0 | HRTIM_FLTINR1_FLT1F | HRTIM_FLTINR1_FLT1LCK);
 800ad48:	69fb      	ldr	r3, [r7, #28]
 800ad4a:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 800ad4e:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= (pFaultCfg->Polarity & HRTIM_FLTINR1_FLT1P);
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	685b      	ldr	r3, [r3, #4]
 800ad54:	f003 0302 	and.w	r3, r3, #2
 800ad58:	69fa      	ldr	r2, [r7, #28]
 800ad5a:	4313      	orrs	r3, r2
 800ad5c:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= (source0 << HRTIM_FLTINR1_FLT1SRC_0_Pos);
 800ad5e:	697b      	ldr	r3, [r7, #20]
 800ad60:	009b      	lsls	r3, r3, #2
 800ad62:	69fa      	ldr	r2, [r7, #28]
 800ad64:	4313      	orrs	r3, r2
 800ad66:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr2 &= ~(HRTIM_FLTINR2_FLT1SRC_1);
 800ad68:	69bb      	ldr	r3, [r7, #24]
 800ad6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ad6e:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= (source1 << HRTIM_FLTINR2_FLT1SRC_1_Pos);
 800ad70:	693b      	ldr	r3, [r7, #16]
 800ad72:	041b      	lsls	r3, r3, #16
 800ad74:	69ba      	ldr	r2, [r7, #24]
 800ad76:	4313      	orrs	r3, r2
 800ad78:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr1 |= (pFaultCfg->Filter & HRTIM_FLTINR1_FLT1F);
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	689b      	ldr	r3, [r3, #8]
 800ad7e:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 800ad82:	69fa      	ldr	r2, [r7, #28]
 800ad84:	4313      	orrs	r3, r2
 800ad86:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= (pFaultCfg->Lock & HRTIM_FLTINR1_FLT1LCK);
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	68db      	ldr	r3, [r3, #12]
 800ad8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad90:	69fa      	ldr	r2, [r7, #28]
 800ad92:	4313      	orrs	r3, r2
 800ad94:	61fb      	str	r3, [r7, #28]
      break;
 800ad96:	e0dc      	b.n	800af52 <HAL_HRTIM_FaultConfig+0x2fe>
    }

    case HRTIM_FAULT_2:
    {
      hrtim_fltinr1 &= ~(HRTIM_FLTINR1_FLT2P | HRTIM_FLTINR1_FLT2SRC_0 | HRTIM_FLTINR1_FLT2F | HRTIM_FLTINR1_FLT2LCK);
 800ad98:	69fb      	ldr	r3, [r7, #28]
 800ad9a:	f423 437e 	bic.w	r3, r3, #65024	@ 0xfe00
 800ad9e:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= ((pFaultCfg->Polarity << 8U) & HRTIM_FLTINR1_FLT2P);
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	685b      	ldr	r3, [r3, #4]
 800ada4:	021b      	lsls	r3, r3, #8
 800ada6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800adaa:	69fa      	ldr	r2, [r7, #28]
 800adac:	4313      	orrs	r3, r2
 800adae:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= (source0 << HRTIM_FLTINR1_FLT2SRC_0_Pos);
 800adb0:	697b      	ldr	r3, [r7, #20]
 800adb2:	029b      	lsls	r3, r3, #10
 800adb4:	69fa      	ldr	r2, [r7, #28]
 800adb6:	4313      	orrs	r3, r2
 800adb8:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr2 &= ~(HRTIM_FLTINR2_FLT2SRC_1);
 800adba:	69bb      	ldr	r3, [r7, #24]
 800adbc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800adc0:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= (source1 << HRTIM_FLTINR2_FLT2SRC_1_Pos);
 800adc2:	693b      	ldr	r3, [r7, #16]
 800adc4:	045b      	lsls	r3, r3, #17
 800adc6:	69ba      	ldr	r2, [r7, #24]
 800adc8:	4313      	orrs	r3, r2
 800adca:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr1 |= ((pFaultCfg->Filter << 8U) & HRTIM_FLTINR1_FLT2F);
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	689b      	ldr	r3, [r3, #8]
 800add0:	021b      	lsls	r3, r3, #8
 800add2:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
 800add6:	69fa      	ldr	r2, [r7, #28]
 800add8:	4313      	orrs	r3, r2
 800adda:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= ((pFaultCfg->Lock << 8U) & HRTIM_FLTINR1_FLT2LCK);
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	68db      	ldr	r3, [r3, #12]
 800ade0:	021b      	lsls	r3, r3, #8
 800ade2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ade6:	69fa      	ldr	r2, [r7, #28]
 800ade8:	4313      	orrs	r3, r2
 800adea:	61fb      	str	r3, [r7, #28]
      break;
 800adec:	e0b1      	b.n	800af52 <HAL_HRTIM_FaultConfig+0x2fe>
    }

    case HRTIM_FAULT_3:
    {
      hrtim_fltinr1 &= ~(HRTIM_FLTINR1_FLT3P | HRTIM_FLTINR1_FLT3SRC_0 | HRTIM_FLTINR1_FLT3F | HRTIM_FLTINR1_FLT3LCK);
 800adee:	69fb      	ldr	r3, [r7, #28]
 800adf0:	f423 037e 	bic.w	r3, r3, #16646144	@ 0xfe0000
 800adf4:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= ((pFaultCfg->Polarity << 16U) & HRTIM_FLTINR1_FLT3P);
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	685b      	ldr	r3, [r3, #4]
 800adfa:	041b      	lsls	r3, r3, #16
 800adfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae00:	69fa      	ldr	r2, [r7, #28]
 800ae02:	4313      	orrs	r3, r2
 800ae04:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= (source0 << HRTIM_FLTINR1_FLT3SRC_0_Pos);
 800ae06:	697b      	ldr	r3, [r7, #20]
 800ae08:	049b      	lsls	r3, r3, #18
 800ae0a:	69fa      	ldr	r2, [r7, #28]
 800ae0c:	4313      	orrs	r3, r2
 800ae0e:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr2 &= ~(HRTIM_FLTINR2_FLT3SRC_1);
 800ae10:	69bb      	ldr	r3, [r7, #24]
 800ae12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ae16:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= (source1 << HRTIM_FLTINR2_FLT3SRC_1_Pos);
 800ae18:	693b      	ldr	r3, [r7, #16]
 800ae1a:	049b      	lsls	r3, r3, #18
 800ae1c:	69ba      	ldr	r2, [r7, #24]
 800ae1e:	4313      	orrs	r3, r2
 800ae20:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr1 |= ((pFaultCfg->Filter << 16U) & HRTIM_FLTINR1_FLT3F);
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	689b      	ldr	r3, [r3, #8]
 800ae26:	041b      	lsls	r3, r3, #16
 800ae28:	f403 03f0 	and.w	r3, r3, #7864320	@ 0x780000
 800ae2c:	69fa      	ldr	r2, [r7, #28]
 800ae2e:	4313      	orrs	r3, r2
 800ae30:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= ((pFaultCfg->Lock << 16U) & HRTIM_FLTINR1_FLT3LCK);
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	68db      	ldr	r3, [r3, #12]
 800ae36:	041b      	lsls	r3, r3, #16
 800ae38:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ae3c:	69fa      	ldr	r2, [r7, #28]
 800ae3e:	4313      	orrs	r3, r2
 800ae40:	61fb      	str	r3, [r7, #28]
      break;
 800ae42:	e086      	b.n	800af52 <HAL_HRTIM_FaultConfig+0x2fe>
    }

    case HRTIM_FAULT_4:
    {
      hrtim_fltinr1 &= ~(HRTIM_FLTINR1_FLT4P | HRTIM_FLTINR1_FLT4SRC_0 | HRTIM_FLTINR1_FLT4F | HRTIM_FLTINR1_FLT4LCK);
 800ae44:	69fb      	ldr	r3, [r7, #28]
 800ae46:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 800ae4a:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= ((pFaultCfg->Polarity << 24U) & HRTIM_FLTINR1_FLT4P);
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	685b      	ldr	r3, [r3, #4]
 800ae50:	061b      	lsls	r3, r3, #24
 800ae52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ae56:	69fa      	ldr	r2, [r7, #28]
 800ae58:	4313      	orrs	r3, r2
 800ae5a:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= (source0 << HRTIM_FLTINR1_FLT4SRC_0_Pos);
 800ae5c:	697b      	ldr	r3, [r7, #20]
 800ae5e:	069b      	lsls	r3, r3, #26
 800ae60:	69fa      	ldr	r2, [r7, #28]
 800ae62:	4313      	orrs	r3, r2
 800ae64:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr2 &= ~(HRTIM_FLTINR2_FLT4SRC_1);
 800ae66:	69bb      	ldr	r3, [r7, #24]
 800ae68:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800ae6c:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= (source1 << HRTIM_FLTINR2_FLT4SRC_1_Pos);
 800ae6e:	693b      	ldr	r3, [r7, #16]
 800ae70:	04db      	lsls	r3, r3, #19
 800ae72:	69ba      	ldr	r2, [r7, #24]
 800ae74:	4313      	orrs	r3, r2
 800ae76:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr1 |= ((pFaultCfg->Filter << 24U) & HRTIM_FLTINR1_FLT4F);
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	689b      	ldr	r3, [r3, #8]
 800ae7c:	061b      	lsls	r3, r3, #24
 800ae7e:	f003 43f0 	and.w	r3, r3, #2013265920	@ 0x78000000
 800ae82:	69fa      	ldr	r2, [r7, #28]
 800ae84:	4313      	orrs	r3, r2
 800ae86:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= ((pFaultCfg->Lock << 24U) & HRTIM_FLTINR1_FLT4LCK);
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	68db      	ldr	r3, [r3, #12]
 800ae8c:	061b      	lsls	r3, r3, #24
 800ae8e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ae92:	69fa      	ldr	r2, [r7, #28]
 800ae94:	4313      	orrs	r3, r2
 800ae96:	61fb      	str	r3, [r7, #28]
      break;
 800ae98:	e05b      	b.n	800af52 <HAL_HRTIM_FaultConfig+0x2fe>
    }

    case HRTIM_FAULT_5:
    {
      hrtim_fltinr2 &= ~(HRTIM_FLTINR2_FLT5P | HRTIM_FLTINR2_FLT5SRC_0 | HRTIM_FLTINR2_FLT5F | HRTIM_FLTINR2_FLT5LCK);
 800ae9a:	69bb      	ldr	r3, [r7, #24]
 800ae9c:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 800aea0:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= (pFaultCfg->Polarity & HRTIM_FLTINR2_FLT5P);
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	685b      	ldr	r3, [r3, #4]
 800aea6:	f003 0302 	and.w	r3, r3, #2
 800aeaa:	69ba      	ldr	r2, [r7, #24]
 800aeac:	4313      	orrs	r3, r2
 800aeae:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= (source0 << HRTIM_FLTINR2_FLT5SRC_0_Pos);
 800aeb0:	697b      	ldr	r3, [r7, #20]
 800aeb2:	009b      	lsls	r3, r3, #2
 800aeb4:	69ba      	ldr	r2, [r7, #24]
 800aeb6:	4313      	orrs	r3, r2
 800aeb8:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 &= ~(HRTIM_FLTINR2_FLT5SRC_1);
 800aeba:	69bb      	ldr	r3, [r7, #24]
 800aebc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800aec0:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= (source1 << HRTIM_FLTINR2_FLT5SRC_1_Pos);
 800aec2:	693b      	ldr	r3, [r7, #16]
 800aec4:	051b      	lsls	r3, r3, #20
 800aec6:	69ba      	ldr	r2, [r7, #24]
 800aec8:	4313      	orrs	r3, r2
 800aeca:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= (pFaultCfg->Filter & HRTIM_FLTINR2_FLT5F);
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	689b      	ldr	r3, [r3, #8]
 800aed0:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 800aed4:	69ba      	ldr	r2, [r7, #24]
 800aed6:	4313      	orrs	r3, r2
 800aed8:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= (pFaultCfg->Lock & HRTIM_FLTINR2_FLT5LCK);
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	68db      	ldr	r3, [r3, #12]
 800aede:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aee2:	69ba      	ldr	r2, [r7, #24]
 800aee4:	4313      	orrs	r3, r2
 800aee6:	61bb      	str	r3, [r7, #24]
      break;
 800aee8:	e033      	b.n	800af52 <HAL_HRTIM_FaultConfig+0x2fe>
    }

    case HRTIM_FAULT_6:
    {
      hrtim_fltinr2 &= ~(HRTIM_FLTINR2_FLT6P | HRTIM_FLTINR2_FLT6SRC_0 | HRTIM_FLTINR2_FLT6F | HRTIM_FLTINR2_FLT6LCK);
 800aeea:	69bb      	ldr	r3, [r7, #24]
 800aeec:	f423 437e 	bic.w	r3, r3, #65024	@ 0xfe00
 800aef0:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= ((pFaultCfg->Polarity << 8U) & HRTIM_FLTINR2_FLT6P);
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	685b      	ldr	r3, [r3, #4]
 800aef6:	021b      	lsls	r3, r3, #8
 800aef8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aefc:	69ba      	ldr	r2, [r7, #24]
 800aefe:	4313      	orrs	r3, r2
 800af00:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= (source0 << HRTIM_FLTINR2_FLT6SRC_0_Pos);
 800af02:	697b      	ldr	r3, [r7, #20]
 800af04:	029b      	lsls	r3, r3, #10
 800af06:	69ba      	ldr	r2, [r7, #24]
 800af08:	4313      	orrs	r3, r2
 800af0a:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 &= ~(HRTIM_FLTINR2_FLT6SRC_1);
 800af0c:	69bb      	ldr	r3, [r7, #24]
 800af0e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800af12:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= (source1 << HRTIM_FLTINR2_FLT6SRC_1_Pos);
 800af14:	693b      	ldr	r3, [r7, #16]
 800af16:	055b      	lsls	r3, r3, #21
 800af18:	69ba      	ldr	r2, [r7, #24]
 800af1a:	4313      	orrs	r3, r2
 800af1c:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= ((pFaultCfg->Filter << 8U) & HRTIM_FLTINR2_FLT6F);
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	689b      	ldr	r3, [r3, #8]
 800af22:	021b      	lsls	r3, r3, #8
 800af24:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
 800af28:	69ba      	ldr	r2, [r7, #24]
 800af2a:	4313      	orrs	r3, r2
 800af2c:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= ((pFaultCfg->Lock << 8U) & HRTIM_FLTINR2_FLT6LCK);
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	68db      	ldr	r3, [r3, #12]
 800af32:	021b      	lsls	r3, r3, #8
 800af34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800af38:	69ba      	ldr	r2, [r7, #24]
 800af3a:	4313      	orrs	r3, r2
 800af3c:	61bb      	str	r3, [r7, #24]
      break;
 800af3e:	e008      	b.n	800af52 <HAL_HRTIM_FaultConfig+0x2fe>
    }

    default:
    {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	2207      	movs	r2, #7
 800af44:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	2200      	movs	r2, #0
 800af4c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

      break;
 800af50:	bf00      	nop
    }
  }

  if (hhrtim->State == HAL_HRTIM_STATE_ERROR)
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800af58:	b2db      	uxtb	r3, r3
 800af5a:	2b07      	cmp	r3, #7
 800af5c:	d101      	bne.n	800af62 <HAL_HRTIM_FaultConfig+0x30e>
  {
    return HAL_ERROR;
 800af5e:	2301      	movs	r3, #1
 800af60:	e031      	b.n	800afc6 <HAL_HRTIM_FaultConfig+0x372>
  }

  /* Update the HRTIM registers except LOCK bit */
  hhrtim->Instance->sCommonRegs.FLTINR1 = (hrtim_fltinr1 & (~(HRTIM_FLTINR1_FLTxLCK)));
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	69fa      	ldr	r2, [r7, #28]
 800af68:	f002 327f 	and.w	r2, r2, #2139062143	@ 0x7f7f7f7f
 800af6c:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0
  hhrtim->Instance->sCommonRegs.FLTINR2 = (hrtim_fltinr2 & (~(HRTIM_FLTINR2_FLTxLCK)));
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	681a      	ldr	r2, [r3, #0]
 800af74:	69bb      	ldr	r3, [r7, #24]
 800af76:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800af7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800af7e:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4

  /* Update the HRTIM registers LOCK bit */
  SET_BIT(hhrtim->Instance->sCommonRegs.FLTINR1, (hrtim_fltinr1 & HRTIM_FLTINR1_FLTxLCK));
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	f8d3 13d0 	ldr.w	r1, [r3, #976]	@ 0x3d0
 800af8a:	69fb      	ldr	r3, [r7, #28]
 800af8c:	f003 3280 	and.w	r2, r3, #2155905152	@ 0x80808080
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	430a      	orrs	r2, r1
 800af96:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0
  SET_BIT(hhrtim->Instance->sCommonRegs.FLTINR2, (hrtim_fltinr2 & HRTIM_FLTINR2_FLTxLCK));
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	f8d3 13d4 	ldr.w	r1, [r3, #980]	@ 0x3d4
 800afa2:	69ba      	ldr	r2, [r7, #24]
 800afa4:	f248 0380 	movw	r3, #32896	@ 0x8080
 800afa8:	4013      	ands	r3, r2
 800afaa:	68fa      	ldr	r2, [r7, #12]
 800afac:	6812      	ldr	r2, [r2, #0]
 800afae:	430b      	orrs	r3, r1
 800afb0:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	2201      	movs	r2, #1
 800afb8:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	2200      	movs	r2, #0
 800afc0:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800afc4:	2300      	movs	r3, #0
}
 800afc6:	4618      	mov	r0, r3
 800afc8:	3724      	adds	r7, #36	@ 0x24
 800afca:	46bd      	mov	sp, r7
 800afcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd0:	4770      	bx	lr
 800afd2:	bf00      	nop

0800afd4 <HAL_HRTIM_FaultPrescalerConfig>:
  * @note This function must be called before starting the timer and before
  *       enabling faults inputs
  */
HAL_StatusTypeDef HAL_HRTIM_FaultPrescalerConfig(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t Prescaler)
{
 800afd4:	b480      	push	{r7}
 800afd6:	b083      	sub	sp, #12
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]
 800afdc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_FAULTPRESCALER(Prescaler));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800afe4:	b2db      	uxtb	r3, r3
 800afe6:	2b02      	cmp	r3, #2
 800afe8:	d101      	bne.n	800afee <HAL_HRTIM_FaultPrescalerConfig+0x1a>
  {
    return HAL_BUSY;
 800afea:	2302      	movs	r3, #2
 800afec:	e025      	b.n	800b03a <HAL_HRTIM_FaultPrescalerConfig+0x66>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800aff4:	2b01      	cmp	r3, #1
 800aff6:	d101      	bne.n	800affc <HAL_HRTIM_FaultPrescalerConfig+0x28>
 800aff8:	2302      	movs	r3, #2
 800affa:	e01e      	b.n	800b03a <HAL_HRTIM_FaultPrescalerConfig+0x66>
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	2201      	movs	r2, #1
 800b000:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	2202      	movs	r2, #2
 800b008:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Set the external event prescaler */
  MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR2, HRTIM_FLTINR2_FLTSD, (Prescaler & HRTIM_FLTINR2_FLTSD));
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b014:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 800b018:	683b      	ldr	r3, [r7, #0]
 800b01a:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	430a      	orrs	r2, r1
 800b024:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	2201      	movs	r2, #1
 800b02c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	2200      	movs	r2, #0
 800b034:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800b038:	2300      	movs	r3, #0
}
 800b03a:	4618      	mov	r0, r3
 800b03c:	370c      	adds	r7, #12
 800b03e:	46bd      	mov	sp, r7
 800b040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b044:	4770      	bx	lr
	...

0800b048 <HAL_HRTIM_FaultBlankingConfigAndEnable>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_FaultBlankingConfigAndEnable(HRTIM_HandleTypeDef *hhrtim,
                                                         uint32_t Fault,
                                                         const HRTIM_FaultBlankingCfgTypeDef *pFaultBlkCfg)
{
 800b048:	b480      	push	{r7}
 800b04a:	b085      	sub	sp, #20
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	60f8      	str	r0, [r7, #12]
 800b050:	60b9      	str	r1, [r7, #8]
 800b052:	607a      	str	r2, [r7, #4]
  /* Check parameters */
  assert_param(IS_HRTIM_FAULT(Fault));
  assert_param(IS_HRTIM_FAULTBLANKNGMODE(pFaultBlkCfg->BlankingSource));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800b05a:	b2db      	uxtb	r3, r3
 800b05c:	2b02      	cmp	r3, #2
 800b05e:	d101      	bne.n	800b064 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x1c>
  {
    return HAL_BUSY;
 800b060:	2302      	movs	r3, #2
 800b062:	e0d7      	b.n	800b214 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x1cc>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800b06a:	2b01      	cmp	r3, #1
 800b06c:	d101      	bne.n	800b072 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x2a>
 800b06e:	2302      	movs	r3, #2
 800b070:	e0d0      	b.n	800b214 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x1cc>
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	2201      	movs	r2, #1
 800b076:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	2202      	movs	r2, #2
 800b07e:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  switch (Fault)
 800b082:	68bb      	ldr	r3, [r7, #8]
 800b084:	3b01      	subs	r3, #1
 800b086:	2b1f      	cmp	r3, #31
 800b088:	f200 80aa 	bhi.w	800b1e0 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x198>
 800b08c:	a201      	add	r2, pc, #4	@ (adr r2, 800b094 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x4c>)
 800b08e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b092:	bf00      	nop
 800b094:	0800b115 	.word	0x0800b115
 800b098:	0800b137 	.word	0x0800b137
 800b09c:	0800b1e1 	.word	0x0800b1e1
 800b0a0:	0800b159 	.word	0x0800b159
 800b0a4:	0800b1e1 	.word	0x0800b1e1
 800b0a8:	0800b1e1 	.word	0x0800b1e1
 800b0ac:	0800b1e1 	.word	0x0800b1e1
 800b0b0:	0800b17b 	.word	0x0800b17b
 800b0b4:	0800b1e1 	.word	0x0800b1e1
 800b0b8:	0800b1e1 	.word	0x0800b1e1
 800b0bc:	0800b1e1 	.word	0x0800b1e1
 800b0c0:	0800b1e1 	.word	0x0800b1e1
 800b0c4:	0800b1e1 	.word	0x0800b1e1
 800b0c8:	0800b1e1 	.word	0x0800b1e1
 800b0cc:	0800b1e1 	.word	0x0800b1e1
 800b0d0:	0800b19d 	.word	0x0800b19d
 800b0d4:	0800b1e1 	.word	0x0800b1e1
 800b0d8:	0800b1e1 	.word	0x0800b1e1
 800b0dc:	0800b1e1 	.word	0x0800b1e1
 800b0e0:	0800b1e1 	.word	0x0800b1e1
 800b0e4:	0800b1e1 	.word	0x0800b1e1
 800b0e8:	0800b1e1 	.word	0x0800b1e1
 800b0ec:	0800b1e1 	.word	0x0800b1e1
 800b0f0:	0800b1e1 	.word	0x0800b1e1
 800b0f4:	0800b1e1 	.word	0x0800b1e1
 800b0f8:	0800b1e1 	.word	0x0800b1e1
 800b0fc:	0800b1e1 	.word	0x0800b1e1
 800b100:	0800b1e1 	.word	0x0800b1e1
 800b104:	0800b1e1 	.word	0x0800b1e1
 800b108:	0800b1e1 	.word	0x0800b1e1
 800b10c:	0800b1e1 	.word	0x0800b1e1
 800b110:	0800b1bf 	.word	0x0800b1bf
  {
    case HRTIM_FAULT_1:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR3,
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 800b11c:	f023 0203 	bic.w	r2, r3, #3
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	689b      	ldr	r3, [r3, #8]
 800b124:	005b      	lsls	r3, r3, #1
 800b126:	431a      	orrs	r2, r3
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	f042 0201 	orr.w	r2, r2, #1
 800b130:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
                 (HRTIM_FLTINR3_FLT1BLKS | HRTIM_FLTINR3_FLT1BLKE),
                 ((pFaultBlkCfg->BlankingSource << HRTIM_FLTINR3_FLT1BLKS_Pos) |
                  HRTIM_FLTINR3_FLT1BLKE));
      break;
 800b134:	e05d      	b.n	800b1f2 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x1aa>
    }
    case HRTIM_FAULT_2:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR3,
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 800b13e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	689b      	ldr	r3, [r3, #8]
 800b146:	025b      	lsls	r3, r3, #9
 800b148:	431a      	orrs	r2, r3
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b152:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
                 (HRTIM_FLTINR3_FLT2BLKS | HRTIM_FLTINR3_FLT2BLKE),
                 ((pFaultBlkCfg->BlankingSource << HRTIM_FLTINR3_FLT2BLKS_Pos) |
                  HRTIM_FLTINR3_FLT2BLKE));
      break;
 800b156:	e04c      	b.n	800b1f2 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x1aa>
    }
    case HRTIM_FAULT_3:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR3,
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 800b160:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	689b      	ldr	r3, [r3, #8]
 800b168:	045b      	lsls	r3, r3, #17
 800b16a:	431a      	orrs	r2, r3
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800b174:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
                 (HRTIM_FLTINR3_FLT3BLKS | HRTIM_FLTINR3_FLT3BLKE),
                 ((pFaultBlkCfg->BlankingSource << HRTIM_FLTINR3_FLT3BLKS_Pos) |
                  HRTIM_FLTINR3_FLT3BLKE));
      break;
 800b178:	e03b      	b.n	800b1f2 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x1aa>
    }
    case HRTIM_FAULT_4:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR3,
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 800b182:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	689b      	ldr	r3, [r3, #8]
 800b18a:	065b      	lsls	r3, r3, #25
 800b18c:	431a      	orrs	r2, r3
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800b196:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
                 (HRTIM_FLTINR3_FLT4BLKS | HRTIM_FLTINR3_FLT4BLKE),
                 ((pFaultBlkCfg->BlankingSource << HRTIM_FLTINR3_FLT4BLKS_Pos) |
                  HRTIM_FLTINR3_FLT4BLKE));
      break;
 800b19a:	e02a      	b.n	800b1f2 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x1aa>
    }
    case HRTIM_FAULT_5:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR4,
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 800b1a4:	f023 0203 	bic.w	r2, r3, #3
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	689b      	ldr	r3, [r3, #8]
 800b1ac:	005b      	lsls	r3, r3, #1
 800b1ae:	431a      	orrs	r2, r3
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	f042 0201 	orr.w	r2, r2, #1
 800b1b8:	f8c3 240c 	str.w	r2, [r3, #1036]	@ 0x40c
                 (HRTIM_FLTINR4_FLT5BLKS | HRTIM_FLTINR4_FLT5BLKE),
                 ((pFaultBlkCfg->BlankingSource << HRTIM_FLTINR4_FLT5BLKS_Pos) |
                  HRTIM_FLTINR4_FLT5BLKE));
      break;
 800b1bc:	e019      	b.n	800b1f2 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x1aa>
    }
    case HRTIM_FAULT_6:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR4,
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 800b1c6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	689b      	ldr	r3, [r3, #8]
 800b1ce:	025b      	lsls	r3, r3, #9
 800b1d0:	431a      	orrs	r2, r3
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b1da:	f8c3 240c 	str.w	r2, [r3, #1036]	@ 0x40c
                 (HRTIM_FLTINR4_FLT6BLKS | HRTIM_FLTINR4_FLT6BLKE),
                 ((pFaultBlkCfg->BlankingSource << HRTIM_FLTINR4_FLT6BLKS_Pos) |
                  HRTIM_FLTINR4_FLT6BLKE));
      break;
 800b1de:	e008      	b.n	800b1f2 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x1aa>
    }

    default:
    {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	2207      	movs	r2, #7
 800b1e4:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	2200      	movs	r2, #0
 800b1ec:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

      break;
 800b1f0:	bf00      	nop
    }
  }

  if (hhrtim->State == HAL_HRTIM_STATE_ERROR)
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800b1f8:	b2db      	uxtb	r3, r3
 800b1fa:	2b07      	cmp	r3, #7
 800b1fc:	d101      	bne.n	800b202 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x1ba>
  {
    return HAL_ERROR;
 800b1fe:	2301      	movs	r3, #1
 800b200:	e008      	b.n	800b214 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x1cc>
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	2201      	movs	r2, #1
 800b206:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	2200      	movs	r2, #0
 800b20e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800b212:	2300      	movs	r3, #0
}
 800b214:	4618      	mov	r0, r3
 800b216:	3714      	adds	r7, #20
 800b218:	46bd      	mov	sp, r7
 800b21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21e:	4770      	bx	lr

0800b220 <HAL_HRTIM_FaultCounterConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_FaultCounterConfig(HRTIM_HandleTypeDef *hhrtim,
                                               uint32_t Fault,
                                               const HRTIM_FaultBlankingCfgTypeDef *pFaultBlkCfg)
{
 800b220:	b480      	push	{r7}
 800b222:	b085      	sub	sp, #20
 800b224:	af00      	add	r7, sp, #0
 800b226:	60f8      	str	r0, [r7, #12]
 800b228:	60b9      	str	r1, [r7, #8]
 800b22a:	607a      	str	r2, [r7, #4]
  /* Check parameters */
  assert_param(IS_HRTIM_FAULT(Fault));
  assert_param(IS_HRTIM_FAULTCOUNTER(pFaultBlkCfg->Threshold));
  assert_param(IS_HRTIM_FAULTCOUNTERRST(pFaultBlkCfg->ResetMode));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800b232:	b2db      	uxtb	r3, r3
 800b234:	2b02      	cmp	r3, #2
 800b236:	d101      	bne.n	800b23c <HAL_HRTIM_FaultCounterConfig+0x1c>
  {
    return HAL_BUSY;
 800b238:	2302      	movs	r3, #2
 800b23a:	e0e3      	b.n	800b404 <HAL_HRTIM_FaultCounterConfig+0x1e4>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800b242:	2b01      	cmp	r3, #1
 800b244:	d101      	bne.n	800b24a <HAL_HRTIM_FaultCounterConfig+0x2a>
 800b246:	2302      	movs	r3, #2
 800b248:	e0dc      	b.n	800b404 <HAL_HRTIM_FaultCounterConfig+0x1e4>
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	2201      	movs	r2, #1
 800b24e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	2202      	movs	r2, #2
 800b256:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  switch (Fault)
 800b25a:	68bb      	ldr	r3, [r7, #8]
 800b25c:	3b01      	subs	r3, #1
 800b25e:	2b1f      	cmp	r3, #31
 800b260:	f200 80b6 	bhi.w	800b3d0 <HAL_HRTIM_FaultCounterConfig+0x1b0>
 800b264:	a201      	add	r2, pc, #4	@ (adr r2, 800b26c <HAL_HRTIM_FaultCounterConfig+0x4c>)
 800b266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b26a:	bf00      	nop
 800b26c:	0800b2ed 	.word	0x0800b2ed
 800b270:	0800b313 	.word	0x0800b313
 800b274:	0800b3d1 	.word	0x0800b3d1
 800b278:	0800b339 	.word	0x0800b339
 800b27c:	0800b3d1 	.word	0x0800b3d1
 800b280:	0800b3d1 	.word	0x0800b3d1
 800b284:	0800b3d1 	.word	0x0800b3d1
 800b288:	0800b35f 	.word	0x0800b35f
 800b28c:	0800b3d1 	.word	0x0800b3d1
 800b290:	0800b3d1 	.word	0x0800b3d1
 800b294:	0800b3d1 	.word	0x0800b3d1
 800b298:	0800b3d1 	.word	0x0800b3d1
 800b29c:	0800b3d1 	.word	0x0800b3d1
 800b2a0:	0800b3d1 	.word	0x0800b3d1
 800b2a4:	0800b3d1 	.word	0x0800b3d1
 800b2a8:	0800b385 	.word	0x0800b385
 800b2ac:	0800b3d1 	.word	0x0800b3d1
 800b2b0:	0800b3d1 	.word	0x0800b3d1
 800b2b4:	0800b3d1 	.word	0x0800b3d1
 800b2b8:	0800b3d1 	.word	0x0800b3d1
 800b2bc:	0800b3d1 	.word	0x0800b3d1
 800b2c0:	0800b3d1 	.word	0x0800b3d1
 800b2c4:	0800b3d1 	.word	0x0800b3d1
 800b2c8:	0800b3d1 	.word	0x0800b3d1
 800b2cc:	0800b3d1 	.word	0x0800b3d1
 800b2d0:	0800b3d1 	.word	0x0800b3d1
 800b2d4:	0800b3d1 	.word	0x0800b3d1
 800b2d8:	0800b3d1 	.word	0x0800b3d1
 800b2dc:	0800b3d1 	.word	0x0800b3d1
 800b2e0:	0800b3d1 	.word	0x0800b3d1
 800b2e4:	0800b3d1 	.word	0x0800b3d1
 800b2e8:	0800b3ab 	.word	0x0800b3ab
  {
    case HRTIM_FAULT_1:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR3,
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 800b2f4:	f023 01bc 	bic.w	r1, r3, #188	@ 0xbc
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	009a      	lsls	r2, r3, #2
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	685b      	ldr	r3, [r3, #4]
 800b302:	01db      	lsls	r3, r3, #7
 800b304:	431a      	orrs	r2, r3
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	430a      	orrs	r2, r1
 800b30c:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
                 (HRTIM_FLTINR3_FLT1RSTM | HRTIM_FLTINR3_FLT1CNT),
                 (pFaultBlkCfg->Threshold << HRTIM_FLTINR3_FLT1CNT_Pos) |
                 (pFaultBlkCfg->ResetMode << HRTIM_FLTINR3_FLT1RSTM_Pos));
      break;
 800b310:	e067      	b.n	800b3e2 <HAL_HRTIM_FaultCounterConfig+0x1c2>
    }
    case HRTIM_FAULT_2:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR3,
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 800b31a:	f423 413c 	bic.w	r1, r3, #48128	@ 0xbc00
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	029a      	lsls	r2, r3, #10
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	685b      	ldr	r3, [r3, #4]
 800b328:	03db      	lsls	r3, r3, #15
 800b32a:	431a      	orrs	r2, r3
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	430a      	orrs	r2, r1
 800b332:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
                 (HRTIM_FLTINR3_FLT2RSTM | HRTIM_FLTINR3_FLT2CNT),
                 (pFaultBlkCfg->Threshold << HRTIM_FLTINR3_FLT2CNT_Pos) |
                 (pFaultBlkCfg->ResetMode << HRTIM_FLTINR3_FLT2RSTM_Pos));
      break;
 800b336:	e054      	b.n	800b3e2 <HAL_HRTIM_FaultCounterConfig+0x1c2>
    }
    case HRTIM_FAULT_3:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR3,
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 800b340:	f423 013c 	bic.w	r1, r3, #12320768	@ 0xbc0000
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	049a      	lsls	r2, r3, #18
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	685b      	ldr	r3, [r3, #4]
 800b34e:	05db      	lsls	r3, r3, #23
 800b350:	431a      	orrs	r2, r3
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	430a      	orrs	r2, r1
 800b358:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
                 (HRTIM_FLTINR3_FLT3RSTM | HRTIM_FLTINR3_FLT3CNT),
                 (pFaultBlkCfg->Threshold << HRTIM_FLTINR3_FLT3CNT_Pos) |
                 (pFaultBlkCfg->ResetMode << HRTIM_FLTINR3_FLT3RSTM_Pos));
      break;
 800b35c:	e041      	b.n	800b3e2 <HAL_HRTIM_FaultCounterConfig+0x1c2>
    }
    case HRTIM_FAULT_4:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR3,
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 800b366:	f023 413c 	bic.w	r1, r3, #3154116608	@ 0xbc000000
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	069a      	lsls	r2, r3, #26
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	685b      	ldr	r3, [r3, #4]
 800b374:	07db      	lsls	r3, r3, #31
 800b376:	431a      	orrs	r2, r3
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	430a      	orrs	r2, r1
 800b37e:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
                 (HRTIM_FLTINR3_FLT4RSTM | HRTIM_FLTINR3_FLT4CNT),
                 (pFaultBlkCfg->Threshold << HRTIM_FLTINR3_FLT4CNT_Pos) |
                 (pFaultBlkCfg->ResetMode << HRTIM_FLTINR3_FLT4RSTM_Pos));
      break;
 800b382:	e02e      	b.n	800b3e2 <HAL_HRTIM_FaultCounterConfig+0x1c2>
    }
    case HRTIM_FAULT_5:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR4,
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 800b38c:	f023 01bc 	bic.w	r1, r3, #188	@ 0xbc
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	009a      	lsls	r2, r3, #2
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	685b      	ldr	r3, [r3, #4]
 800b39a:	01db      	lsls	r3, r3, #7
 800b39c:	431a      	orrs	r2, r3
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	430a      	orrs	r2, r1
 800b3a4:	f8c3 240c 	str.w	r2, [r3, #1036]	@ 0x40c
                 (HRTIM_FLTINR4_FLT5RSTM | HRTIM_FLTINR4_FLT5CNT),
                 (pFaultBlkCfg->Threshold << HRTIM_FLTINR4_FLT5CNT_Pos) |
                 (pFaultBlkCfg->ResetMode << HRTIM_FLTINR4_FLT5RSTM_Pos));
      break;
 800b3a8:	e01b      	b.n	800b3e2 <HAL_HRTIM_FaultCounterConfig+0x1c2>
    }
    case HRTIM_FAULT_6:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR4,
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 800b3b2:	f423 413c 	bic.w	r1, r3, #48128	@ 0xbc00
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	029a      	lsls	r2, r3, #10
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	685b      	ldr	r3, [r3, #4]
 800b3c0:	03db      	lsls	r3, r3, #15
 800b3c2:	431a      	orrs	r2, r3
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	430a      	orrs	r2, r1
 800b3ca:	f8c3 240c 	str.w	r2, [r3, #1036]	@ 0x40c
                 (HRTIM_FLTINR4_FLT6RSTM | HRTIM_FLTINR4_FLT6CNT),
                 (pFaultBlkCfg->Threshold << HRTIM_FLTINR4_FLT6CNT_Pos) |
                 (pFaultBlkCfg->ResetMode << HRTIM_FLTINR4_FLT6RSTM_Pos));
      break;
 800b3ce:	e008      	b.n	800b3e2 <HAL_HRTIM_FaultCounterConfig+0x1c2>
    }

    default:
    {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	2207      	movs	r2, #7
 800b3d4:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	2200      	movs	r2, #0
 800b3dc:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

      break;
 800b3e0:	bf00      	nop
    }
  }

  if (hhrtim->State == HAL_HRTIM_STATE_ERROR)
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800b3e8:	b2db      	uxtb	r3, r3
 800b3ea:	2b07      	cmp	r3, #7
 800b3ec:	d101      	bne.n	800b3f2 <HAL_HRTIM_FaultCounterConfig+0x1d2>
  {
    return HAL_ERROR;
 800b3ee:	2301      	movs	r3, #1
 800b3f0:	e008      	b.n	800b404 <HAL_HRTIM_FaultCounterConfig+0x1e4>
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	2201      	movs	r2, #1
 800b3f6:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	2200      	movs	r2, #0
 800b3fe:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800b402:	2300      	movs	r3, #0
}
 800b404:	4618      	mov	r0, r3
 800b406:	3714      	adds	r7, #20
 800b408:	46bd      	mov	sp, r7
 800b40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40e:	4770      	bx	lr

0800b410 <HAL_HRTIM_FaultModeCtl>:
  * @retval None
  */
void HAL_HRTIM_FaultModeCtl(HRTIM_HandleTypeDef *hhrtim,
                            uint32_t Faults,
                            uint32_t Enable)
{
 800b410:	b480      	push	{r7}
 800b412:	b085      	sub	sp, #20
 800b414:	af00      	add	r7, sp, #0
 800b416:	60f8      	str	r0, [r7, #12]
 800b418:	60b9      	str	r1, [r7, #8]
 800b41a:	607a      	str	r2, [r7, #4]
  /* Check parameters */
  assert_param(IS_HRTIM_FAULT(Faults));
  assert_param(IS_HRTIM_FAULTMODECTL(Enable));

  if ((Faults & HRTIM_FAULT_1) != (uint32_t)RESET)
 800b41c:	68bb      	ldr	r3, [r7, #8]
 800b41e:	f003 0301 	and.w	r3, r3, #1
 800b422:	2b00      	cmp	r3, #0
 800b424:	d00d      	beq.n	800b442 <HAL_HRTIM_FaultModeCtl+0x32>
  {
    MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR1, HRTIM_FLTINR1_FLT1E, (Enable & HRTIM_FLTINR1_FLT1E));
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b42e:	f023 0101 	bic.w	r1, r3, #1
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	f003 0201 	and.w	r2, r3, #1
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	430a      	orrs	r2, r1
 800b43e:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0
  }
  if ((Faults & HRTIM_FAULT_2) != (uint32_t)RESET)
 800b442:	68bb      	ldr	r3, [r7, #8]
 800b444:	f003 0302 	and.w	r3, r3, #2
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d00e      	beq.n	800b46a <HAL_HRTIM_FaultModeCtl+0x5a>
  {
    MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR1, HRTIM_FLTINR1_FLT2E, ((Enable << 8U) & HRTIM_FLTINR1_FLT2E));
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b454:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	021b      	lsls	r3, r3, #8
 800b45c:	f403 7280 	and.w	r2, r3, #256	@ 0x100
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	430a      	orrs	r2, r1
 800b466:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0
  }
  if ((Faults & HRTIM_FAULT_3) != (uint32_t)RESET)
 800b46a:	68bb      	ldr	r3, [r7, #8]
 800b46c:	f003 0304 	and.w	r3, r3, #4
 800b470:	2b00      	cmp	r3, #0
 800b472:	d00e      	beq.n	800b492 <HAL_HRTIM_FaultModeCtl+0x82>
  {
    MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR1, HRTIM_FLTINR1_FLT3E, ((Enable << 16U) & HRTIM_FLTINR1_FLT3E));
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b47c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	041b      	lsls	r3, r3, #16
 800b484:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	430a      	orrs	r2, r1
 800b48e:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0
  }
  if ((Faults & HRTIM_FAULT_4) != (uint32_t)RESET)
 800b492:	68bb      	ldr	r3, [r7, #8]
 800b494:	f003 0308 	and.w	r3, r3, #8
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d00e      	beq.n	800b4ba <HAL_HRTIM_FaultModeCtl+0xaa>
  {
    MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR1, HRTIM_FLTINR1_FLT4E, ((Enable << 24U) & HRTIM_FLTINR1_FLT4E));
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b4a4:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	061b      	lsls	r3, r3, #24
 800b4ac:	f003 7280 	and.w	r2, r3, #16777216	@ 0x1000000
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	430a      	orrs	r2, r1
 800b4b6:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0
  }
  if ((Faults & HRTIM_FAULT_5) != (uint32_t)RESET)
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	f003 0310 	and.w	r3, r3, #16
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d00d      	beq.n	800b4e0 <HAL_HRTIM_FaultModeCtl+0xd0>
  {
    MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR2, HRTIM_FLTINR2_FLT5E, ((Enable) & HRTIM_FLTINR2_FLT5E));
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b4cc:	f023 0101 	bic.w	r1, r3, #1
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	f003 0201 	and.w	r2, r3, #1
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	430a      	orrs	r2, r1
 800b4dc:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4
  }
  if ((Faults & HRTIM_FAULT_6) != (uint32_t)RESET)
 800b4e0:	68bb      	ldr	r3, [r7, #8]
 800b4e2:	f003 0320 	and.w	r3, r3, #32
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d00e      	beq.n	800b508 <HAL_HRTIM_FaultModeCtl+0xf8>
  {
    MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR2, HRTIM_FLTINR2_FLT6E, ((Enable << 8U) & HRTIM_FLTINR2_FLT6E));
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b4f2:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	021b      	lsls	r3, r3, #8
 800b4fa:	f403 7280 	and.w	r2, r3, #256	@ 0x100
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	430a      	orrs	r2, r1
 800b504:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4
  }
}
 800b508:	bf00      	nop
 800b50a:	3714      	adds	r7, #20
 800b50c:	46bd      	mov	sp, r7
 800b50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b512:	4770      	bx	lr

0800b514 <HAL_HRTIM_ADCTriggerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_ADCTriggerConfig(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t ADCTrigger,
                                             const HRTIM_ADCTriggerCfgTypeDef *pADCTriggerCfg)
{
 800b514:	b480      	push	{r7}
 800b516:	b087      	sub	sp, #28
 800b518:	af00      	add	r7, sp, #0
 800b51a:	60f8      	str	r0, [r7, #12]
 800b51c:	60b9      	str	r1, [r7, #8]
 800b51e:	607a      	str	r2, [r7, #4]

  /* Check parameters */
  assert_param(IS_HRTIM_ADCTRIGGER(ADCTrigger));
  assert_param(IS_HRTIM_ADCTRIGGERUPDATE(pADCTriggerCfg->UpdateSource));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800b526:	b2db      	uxtb	r3, r3
 800b528:	2b02      	cmp	r3, #2
 800b52a:	d101      	bne.n	800b530 <HAL_HRTIM_ADCTriggerConfig+0x1c>
  {
    return HAL_BUSY;
 800b52c:	2302      	movs	r3, #2
 800b52e:	e1d7      	b.n	800b8e0 <HAL_HRTIM_ADCTriggerConfig+0x3cc>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800b536:	2b01      	cmp	r3, #1
 800b538:	d101      	bne.n	800b53e <HAL_HRTIM_ADCTriggerConfig+0x2a>
 800b53a:	2302      	movs	r3, #2
 800b53c:	e1d0      	b.n	800b8e0 <HAL_HRTIM_ADCTriggerConfig+0x3cc>
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	2201      	movs	r2, #1
 800b542:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	2202      	movs	r2, #2
 800b54a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Set the ADC trigger update source */
  hrtim_cr1 = hhrtim->Instance->sCommonRegs.CR1;
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800b556:	617b      	str	r3, [r7, #20]
  hrtim_adcur = hhrtim->Instance->sCommonRegs.ADCUR;
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	@ 0x3fc
 800b560:	613b      	str	r3, [r7, #16]

  switch (ADCTrigger)
 800b562:	68bb      	ldr	r3, [r7, #8]
 800b564:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b568:	f000 816d 	beq.w	800b846 <HAL_HRTIM_ADCTriggerConfig+0x332>
 800b56c:	68bb      	ldr	r3, [r7, #8]
 800b56e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b572:	f200 818d 	bhi.w	800b890 <HAL_HRTIM_ADCTriggerConfig+0x37c>
 800b576:	68bb      	ldr	r3, [r7, #8]
 800b578:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b57c:	f000 813f 	beq.w	800b7fe <HAL_HRTIM_ADCTriggerConfig+0x2ea>
 800b580:	68bb      	ldr	r3, [r7, #8]
 800b582:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b586:	f200 8183 	bhi.w	800b890 <HAL_HRTIM_ADCTriggerConfig+0x37c>
 800b58a:	68bb      	ldr	r3, [r7, #8]
 800b58c:	2b80      	cmp	r3, #128	@ 0x80
 800b58e:	f000 8111 	beq.w	800b7b4 <HAL_HRTIM_ADCTriggerConfig+0x2a0>
 800b592:	68bb      	ldr	r3, [r7, #8]
 800b594:	2b80      	cmp	r3, #128	@ 0x80
 800b596:	f200 817b 	bhi.w	800b890 <HAL_HRTIM_ADCTriggerConfig+0x37c>
 800b59a:	68bb      	ldr	r3, [r7, #8]
 800b59c:	2b20      	cmp	r3, #32
 800b59e:	d84b      	bhi.n	800b638 <HAL_HRTIM_ADCTriggerConfig+0x124>
 800b5a0:	68bb      	ldr	r3, [r7, #8]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	f000 8174 	beq.w	800b890 <HAL_HRTIM_ADCTriggerConfig+0x37c>
 800b5a8:	68bb      	ldr	r3, [r7, #8]
 800b5aa:	3b01      	subs	r3, #1
 800b5ac:	2b1f      	cmp	r3, #31
 800b5ae:	f200 816f 	bhi.w	800b890 <HAL_HRTIM_ADCTriggerConfig+0x37c>
 800b5b2:	a201      	add	r2, pc, #4	@ (adr r2, 800b5b8 <HAL_HRTIM_ADCTriggerConfig+0xa4>)
 800b5b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5b8:	0800b643 	.word	0x0800b643
 800b5bc:	0800b667 	.word	0x0800b667
 800b5c0:	0800b891 	.word	0x0800b891
 800b5c4:	0800b68d 	.word	0x0800b68d
 800b5c8:	0800b891 	.word	0x0800b891
 800b5cc:	0800b891 	.word	0x0800b891
 800b5d0:	0800b891 	.word	0x0800b891
 800b5d4:	0800b6b3 	.word	0x0800b6b3
 800b5d8:	0800b891 	.word	0x0800b891
 800b5dc:	0800b891 	.word	0x0800b891
 800b5e0:	0800b891 	.word	0x0800b891
 800b5e4:	0800b891 	.word	0x0800b891
 800b5e8:	0800b891 	.word	0x0800b891
 800b5ec:	0800b891 	.word	0x0800b891
 800b5f0:	0800b891 	.word	0x0800b891
 800b5f4:	0800b6d9 	.word	0x0800b6d9
 800b5f8:	0800b891 	.word	0x0800b891
 800b5fc:	0800b891 	.word	0x0800b891
 800b600:	0800b891 	.word	0x0800b891
 800b604:	0800b891 	.word	0x0800b891
 800b608:	0800b891 	.word	0x0800b891
 800b60c:	0800b891 	.word	0x0800b891
 800b610:	0800b891 	.word	0x0800b891
 800b614:	0800b891 	.word	0x0800b891
 800b618:	0800b891 	.word	0x0800b891
 800b61c:	0800b891 	.word	0x0800b891
 800b620:	0800b891 	.word	0x0800b891
 800b624:	0800b891 	.word	0x0800b891
 800b628:	0800b891 	.word	0x0800b891
 800b62c:	0800b891 	.word	0x0800b891
 800b630:	0800b891 	.word	0x0800b891
 800b634:	0800b721 	.word	0x0800b721
 800b638:	68bb      	ldr	r3, [r7, #8]
 800b63a:	2b40      	cmp	r3, #64	@ 0x40
 800b63c:	f000 8095 	beq.w	800b76a <HAL_HRTIM_ADCTriggerConfig+0x256>
 800b640:	e126      	b.n	800b890 <HAL_HRTIM_ADCTriggerConfig+0x37c>
  {
    case HRTIM_ADCTRIGGER_1:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC1USRC);
 800b642:	697b      	ldr	r3, [r7, #20]
 800b644:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800b648:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= (pADCTriggerCfg->UpdateSource & HRTIM_CR1_ADC1USRC);
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800b652:	697a      	ldr	r2, [r7, #20]
 800b654:	4313      	orrs	r3, r2
 800b656:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 1 source */
      hhrtim->Instance->sCommonRegs.ADC1R = pADCTriggerCfg->Trigger;
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	687a      	ldr	r2, [r7, #4]
 800b65e:	6852      	ldr	r2, [r2, #4]
 800b660:	f8c3 23bc 	str.w	r2, [r3, #956]	@ 0x3bc
      break;
 800b664:	e11d      	b.n	800b8a2 <HAL_HRTIM_ADCTriggerConfig+0x38e>
    }

    case HRTIM_ADCTRIGGER_2:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC2USRC);
 800b666:	697b      	ldr	r3, [r7, #20]
 800b668:	f423 1360 	bic.w	r3, r3, #3670016	@ 0x380000
 800b66c:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= ((pADCTriggerCfg->UpdateSource << 3U) & HRTIM_CR1_ADC2USRC);
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	00db      	lsls	r3, r3, #3
 800b674:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 800b678:	697a      	ldr	r2, [r7, #20]
 800b67a:	4313      	orrs	r3, r2
 800b67c:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 2 source */
      hhrtim->Instance->sCommonRegs.ADC2R = pADCTriggerCfg->Trigger;
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	687a      	ldr	r2, [r7, #4]
 800b684:	6852      	ldr	r2, [r2, #4]
 800b686:	f8c3 23c0 	str.w	r2, [r3, #960]	@ 0x3c0
      break;
 800b68a:	e10a      	b.n	800b8a2 <HAL_HRTIM_ADCTriggerConfig+0x38e>
    }

    case HRTIM_ADCTRIGGER_3:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC3USRC);
 800b68c:	697b      	ldr	r3, [r7, #20]
 800b68e:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 800b692:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= ((pADCTriggerCfg->UpdateSource << 6U) & HRTIM_CR1_ADC3USRC);
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	019b      	lsls	r3, r3, #6
 800b69a:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
 800b69e:	697a      	ldr	r2, [r7, #20]
 800b6a0:	4313      	orrs	r3, r2
 800b6a2:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 3 source */
      hhrtim->Instance->sCommonRegs.ADC3R = pADCTriggerCfg->Trigger;
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	687a      	ldr	r2, [r7, #4]
 800b6aa:	6852      	ldr	r2, [r2, #4]
 800b6ac:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
      break;
 800b6b0:	e0f7      	b.n	800b8a2 <HAL_HRTIM_ADCTriggerConfig+0x38e>
    }

    case HRTIM_ADCTRIGGER_4:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC4USRC);
 800b6b2:	697b      	ldr	r3, [r7, #20]
 800b6b4:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 800b6b8:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= ((pADCTriggerCfg->UpdateSource << 9U) & HRTIM_CR1_ADC4USRC);
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	025b      	lsls	r3, r3, #9
 800b6c0:	f003 6360 	and.w	r3, r3, #234881024	@ 0xe000000
 800b6c4:	697a      	ldr	r2, [r7, #20]
 800b6c6:	4313      	orrs	r3, r2
 800b6c8:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 4 source */
      hhrtim->Instance->sCommonRegs.ADC4R = pADCTriggerCfg->Trigger;
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	687a      	ldr	r2, [r7, #4]
 800b6d0:	6852      	ldr	r2, [r2, #4]
 800b6d2:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
      break;
 800b6d6:	e0e4      	b.n	800b8a2 <HAL_HRTIM_ADCTriggerConfig+0x38e>
    }

    case HRTIM_ADCTRIGGER_5:
    {
      hrtim_adcur &= ~(HRTIM_ADCUR_AD5USRC);
 800b6d8:	693b      	ldr	r3, [r7, #16]
 800b6da:	f023 0307 	bic.w	r3, r3, #7
 800b6de:	613b      	str	r3, [r7, #16]
      hrtim_adcur |= ((pADCTriggerCfg->UpdateSource >> 16U) & HRTIM_ADCUR_AD5USRC);
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	0c1b      	lsrs	r3, r3, #16
 800b6e6:	f003 0307 	and.w	r3, r3, #7
 800b6ea:	693a      	ldr	r2, [r7, #16]
 800b6ec:	4313      	orrs	r3, r2
 800b6ee:	613b      	str	r3, [r7, #16]

      /* Set the ADC trigger 5 source */
      hhrtim->Instance->sCommonRegs.ADCER &= ~(HRTIM_ADCER_AD5TRG);
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	f8d3 23f8 	ldr.w	r2, [r3, #1016]	@ 0x3f8
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	f022 021f 	bic.w	r2, r2, #31
 800b700:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      hhrtim->Instance->sCommonRegs.ADCER |= ((pADCTriggerCfg->Trigger << HRTIM_ADCER_AD5TRG_Pos) & HRTIM_ADCER_AD5TRG);
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	f8d3 13f8 	ldr.w	r1, [r3, #1016]	@ 0x3f8
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	685b      	ldr	r3, [r3, #4]
 800b710:	f003 021f 	and.w	r2, r3, #31
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	430a      	orrs	r2, r1
 800b71a:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      break;
 800b71e:	e0c0      	b.n	800b8a2 <HAL_HRTIM_ADCTriggerConfig+0x38e>
    }

    case HRTIM_ADCTRIGGER_6:
    {
      hrtim_adcur &= ~(HRTIM_ADCUR_AD6USRC);
 800b720:	693b      	ldr	r3, [r7, #16]
 800b722:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b726:	613b      	str	r3, [r7, #16]
      hrtim_adcur |= ((pADCTriggerCfg->UpdateSource >> 12U) & HRTIM_ADCUR_AD6USRC);
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	0b1b      	lsrs	r3, r3, #12
 800b72e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b732:	693a      	ldr	r2, [r7, #16]
 800b734:	4313      	orrs	r3, r2
 800b736:	613b      	str	r3, [r7, #16]

      /* Set the ADC trigger 6 source */
      hhrtim->Instance->sCommonRegs.ADCER &= ~(HRTIM_ADCER_AD6TRG);
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	f8d3 23f8 	ldr.w	r2, [r3, #1016]	@ 0x3f8
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	f422 7278 	bic.w	r2, r2, #992	@ 0x3e0
 800b748:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      hhrtim->Instance->sCommonRegs.ADCER |= ((pADCTriggerCfg->Trigger << HRTIM_ADCER_AD6TRG_Pos) & HRTIM_ADCER_AD6TRG);
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	f8d3 13f8 	ldr.w	r1, [r3, #1016]	@ 0x3f8
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	685b      	ldr	r3, [r3, #4]
 800b758:	015b      	lsls	r3, r3, #5
 800b75a:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	430a      	orrs	r2, r1
 800b764:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      break;
 800b768:	e09b      	b.n	800b8a2 <HAL_HRTIM_ADCTriggerConfig+0x38e>
    }

    case HRTIM_ADCTRIGGER_7:
    {
      hrtim_adcur &= ~(HRTIM_ADCUR_AD7USRC);
 800b76a:	693b      	ldr	r3, [r7, #16]
 800b76c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800b770:	613b      	str	r3, [r7, #16]
      hrtim_adcur |= ((pADCTriggerCfg->UpdateSource >> 8U) & HRTIM_ADCUR_AD7USRC);
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	0a1b      	lsrs	r3, r3, #8
 800b778:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b77c:	693a      	ldr	r2, [r7, #16]
 800b77e:	4313      	orrs	r3, r2
 800b780:	613b      	str	r3, [r7, #16]

      /* Set the ADC trigger 7 source */
      hhrtim->Instance->sCommonRegs.ADCER &= ~(HRTIM_ADCER_AD7TRG);
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	f8d3 23f8 	ldr.w	r2, [r3, #1016]	@ 0x3f8
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	f422 42f8 	bic.w	r2, r2, #31744	@ 0x7c00
 800b792:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      hhrtim->Instance->sCommonRegs.ADCER |= ((pADCTriggerCfg->Trigger << HRTIM_ADCER_AD7TRG_Pos) & HRTIM_ADCER_AD7TRG);
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	f8d3 13f8 	ldr.w	r1, [r3, #1016]	@ 0x3f8
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	685b      	ldr	r3, [r3, #4]
 800b7a2:	029b      	lsls	r3, r3, #10
 800b7a4:	f403 42f8 	and.w	r2, r3, #31744	@ 0x7c00
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	430a      	orrs	r2, r1
 800b7ae:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      break;
 800b7b2:	e076      	b.n	800b8a2 <HAL_HRTIM_ADCTriggerConfig+0x38e>
    }

    case HRTIM_ADCTRIGGER_8:
    {
      hrtim_adcur &= ~(HRTIM_ADCUR_AD8USRC);
 800b7b4:	693b      	ldr	r3, [r7, #16]
 800b7b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b7ba:	613b      	str	r3, [r7, #16]
      hrtim_adcur |= ((pADCTriggerCfg->UpdateSource >> 4U) & HRTIM_ADCUR_AD8USRC);
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	091b      	lsrs	r3, r3, #4
 800b7c2:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800b7c6:	693a      	ldr	r2, [r7, #16]
 800b7c8:	4313      	orrs	r3, r2
 800b7ca:	613b      	str	r3, [r7, #16]

      /* Set the ADC trigger 8 source */
      hhrtim->Instance->sCommonRegs.ADCER &= ~(HRTIM_ADCER_AD8TRG);
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	f8d3 23f8 	ldr.w	r2, [r3, #1016]	@ 0x3f8
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 800b7dc:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      hhrtim->Instance->sCommonRegs.ADCER |= ((pADCTriggerCfg->Trigger << HRTIM_ADCER_AD8TRG_Pos) & HRTIM_ADCER_AD8TRG);
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	f8d3 13f8 	ldr.w	r1, [r3, #1016]	@ 0x3f8
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	685b      	ldr	r3, [r3, #4]
 800b7ec:	041b      	lsls	r3, r3, #16
 800b7ee:	f403 12f8 	and.w	r2, r3, #2031616	@ 0x1f0000
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	430a      	orrs	r2, r1
 800b7f8:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      break;
 800b7fc:	e051      	b.n	800b8a2 <HAL_HRTIM_ADCTriggerConfig+0x38e>
    }

    case HRTIM_ADCTRIGGER_9:
    {
      hrtim_adcur &= ~(HRTIM_ADCUR_AD9USRC);
 800b7fe:	693b      	ldr	r3, [r7, #16]
 800b800:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800b804:	613b      	str	r3, [r7, #16]
      hrtim_adcur |= ((pADCTriggerCfg->UpdateSource) & HRTIM_ADCUR_AD9USRC);
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800b80e:	693a      	ldr	r2, [r7, #16]
 800b810:	4313      	orrs	r3, r2
 800b812:	613b      	str	r3, [r7, #16]

      /* Set the ADC trigger 9 source */
      hhrtim->Instance->sCommonRegs.ADCER &= ~(HRTIM_ADCER_AD9TRG);
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	f8d3 23f8 	ldr.w	r2, [r3, #1016]	@ 0x3f8
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	f022 7278 	bic.w	r2, r2, #65011712	@ 0x3e00000
 800b824:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      hhrtim->Instance->sCommonRegs.ADCER |= ((pADCTriggerCfg->Trigger << HRTIM_ADCER_AD9TRG_Pos) & HRTIM_ADCER_AD9TRG);
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	f8d3 13f8 	ldr.w	r1, [r3, #1016]	@ 0x3f8
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	685b      	ldr	r3, [r3, #4]
 800b834:	055b      	lsls	r3, r3, #21
 800b836:	f003 7278 	and.w	r2, r3, #65011712	@ 0x3e00000
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	430a      	orrs	r2, r1
 800b840:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      break;
 800b844:	e02d      	b.n	800b8a2 <HAL_HRTIM_ADCTriggerConfig+0x38e>
    }

    case HRTIM_ADCTRIGGER_10:
    {
      hrtim_adcur &= ~(HRTIM_ADCUR_AD10USRC);
 800b846:	693b      	ldr	r3, [r7, #16]
 800b848:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800b84c:	613b      	str	r3, [r7, #16]
      hrtim_adcur |= ((pADCTriggerCfg->UpdateSource << 4U) & HRTIM_ADCUR_AD10USRC);
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	011b      	lsls	r3, r3, #4
 800b854:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 800b858:	693a      	ldr	r2, [r7, #16]
 800b85a:	4313      	orrs	r3, r2
 800b85c:	613b      	str	r3, [r7, #16]

      /* Set the ADC trigger 10 source */
      hhrtim->Instance->sCommonRegs.ADCER &= ~(HRTIM_ADCER_AD10TRG);
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	f8d3 23f8 	ldr.w	r2, [r3, #1016]	@ 0x3f8
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	f022 42f8 	bic.w	r2, r2, #2080374784	@ 0x7c000000
 800b86e:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      hhrtim->Instance->sCommonRegs.ADCER |= ((pADCTriggerCfg->Trigger << HRTIM_ADCER_AD10TRG_Pos) & HRTIM_ADCER_AD10TRG);
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	f8d3 13f8 	ldr.w	r1, [r3, #1016]	@ 0x3f8
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	685b      	ldr	r3, [r3, #4]
 800b87e:	069b      	lsls	r3, r3, #26
 800b880:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	430a      	orrs	r2, r1
 800b88a:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8
      break;
 800b88e:	e008      	b.n	800b8a2 <HAL_HRTIM_ADCTriggerConfig+0x38e>
    }

    default:
    {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	2207      	movs	r2, #7
 800b894:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	2200      	movs	r2, #0
 800b89c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

      break;
 800b8a0:	bf00      	nop
    }
  }

  if (hhrtim->State == HAL_HRTIM_STATE_ERROR)
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800b8a8:	b2db      	uxtb	r3, r3
 800b8aa:	2b07      	cmp	r3, #7
 800b8ac:	d101      	bne.n	800b8b2 <HAL_HRTIM_ADCTriggerConfig+0x39e>
  {
    return HAL_ERROR;
 800b8ae:	2301      	movs	r3, #1
 800b8b0:	e016      	b.n	800b8e0 <HAL_HRTIM_ADCTriggerConfig+0x3cc>
  }

  /* Update the HRTIM registers */
  if (ADCTrigger < HRTIM_ADCTRIGGER_5)
 800b8b2:	68bb      	ldr	r3, [r7, #8]
 800b8b4:	2b0f      	cmp	r3, #15
 800b8b6:	d805      	bhi.n	800b8c4 <HAL_HRTIM_ADCTriggerConfig+0x3b0>
  {
    hhrtim->Instance->sCommonRegs.CR1 = hrtim_cr1;
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	697a      	ldr	r2, [r7, #20]
 800b8be:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380
 800b8c2:	e004      	b.n	800b8ce <HAL_HRTIM_ADCTriggerConfig+0x3ba>
  }
  else
  {
    hhrtim->Instance->sCommonRegs.ADCUR = hrtim_adcur;
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	693a      	ldr	r2, [r7, #16]
 800b8ca:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	2201      	movs	r2, #1
 800b8d2:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	2200      	movs	r2, #0
 800b8da:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800b8de:	2300      	movs	r3, #0
}
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	371c      	adds	r7, #28
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ea:	4770      	bx	lr

0800b8ec <HAL_HRTIM_ADCPostScalerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_ADCPostScalerConfig(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t ADCTrigger,
                                                uint32_t Postscaler)
{
 800b8ec:	b480      	push	{r7}
 800b8ee:	b085      	sub	sp, #20
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	60f8      	str	r0, [r7, #12]
 800b8f4:	60b9      	str	r1, [r7, #8]
 800b8f6:	607a      	str	r2, [r7, #4]
  /* Check parameters */
  assert_param(IS_HRTIM_ADCTRIGGER(ADCTrigger));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800b8fe:	b2db      	uxtb	r3, r3
 800b900:	2b02      	cmp	r3, #2
 800b902:	d101      	bne.n	800b908 <HAL_HRTIM_ADCPostScalerConfig+0x1c>
  {
    return HAL_BUSY;
 800b904:	2302      	movs	r3, #2
 800b906:	e135      	b.n	800bb74 <HAL_HRTIM_ADCPostScalerConfig+0x288>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800b90e:	2b01      	cmp	r3, #1
 800b910:	d101      	bne.n	800b916 <HAL_HRTIM_ADCPostScalerConfig+0x2a>
 800b912:	2302      	movs	r3, #2
 800b914:	e12e      	b.n	800bb74 <HAL_HRTIM_ADCPostScalerConfig+0x288>
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	2201      	movs	r2, #1
 800b91a:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	2202      	movs	r2, #2
 800b922:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  switch (ADCTrigger)
 800b926:	68bb      	ldr	r3, [r7, #8]
 800b928:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b92c:	f000 80f8 	beq.w	800bb20 <HAL_HRTIM_ADCPostScalerConfig+0x234>
 800b930:	68bb      	ldr	r3, [r7, #8]
 800b932:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b936:	f200 8103 	bhi.w	800bb40 <HAL_HRTIM_ADCPostScalerConfig+0x254>
 800b93a:	68bb      	ldr	r3, [r7, #8]
 800b93c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b940:	f000 80de 	beq.w	800bb00 <HAL_HRTIM_ADCPostScalerConfig+0x214>
 800b944:	68bb      	ldr	r3, [r7, #8]
 800b946:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b94a:	f200 80f9 	bhi.w	800bb40 <HAL_HRTIM_ADCPostScalerConfig+0x254>
 800b94e:	68bb      	ldr	r3, [r7, #8]
 800b950:	2b80      	cmp	r3, #128	@ 0x80
 800b952:	f000 80c5 	beq.w	800bae0 <HAL_HRTIM_ADCPostScalerConfig+0x1f4>
 800b956:	68bb      	ldr	r3, [r7, #8]
 800b958:	2b80      	cmp	r3, #128	@ 0x80
 800b95a:	f200 80f1 	bhi.w	800bb40 <HAL_HRTIM_ADCPostScalerConfig+0x254>
 800b95e:	68bb      	ldr	r3, [r7, #8]
 800b960:	2b20      	cmp	r3, #32
 800b962:	d84b      	bhi.n	800b9fc <HAL_HRTIM_ADCPostScalerConfig+0x110>
 800b964:	68bb      	ldr	r3, [r7, #8]
 800b966:	2b00      	cmp	r3, #0
 800b968:	f000 80ea 	beq.w	800bb40 <HAL_HRTIM_ADCPostScalerConfig+0x254>
 800b96c:	68bb      	ldr	r3, [r7, #8]
 800b96e:	3b01      	subs	r3, #1
 800b970:	2b1f      	cmp	r3, #31
 800b972:	f200 80e5 	bhi.w	800bb40 <HAL_HRTIM_ADCPostScalerConfig+0x254>
 800b976:	a201      	add	r2, pc, #4	@ (adr r2, 800b97c <HAL_HRTIM_ADCPostScalerConfig+0x90>)
 800b978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b97c:	0800ba05 	.word	0x0800ba05
 800b980:	0800ba23 	.word	0x0800ba23
 800b984:	0800bb41 	.word	0x0800bb41
 800b988:	0800ba43 	.word	0x0800ba43
 800b98c:	0800bb41 	.word	0x0800bb41
 800b990:	0800bb41 	.word	0x0800bb41
 800b994:	0800bb41 	.word	0x0800bb41
 800b998:	0800ba63 	.word	0x0800ba63
 800b99c:	0800bb41 	.word	0x0800bb41
 800b9a0:	0800bb41 	.word	0x0800bb41
 800b9a4:	0800bb41 	.word	0x0800bb41
 800b9a8:	0800bb41 	.word	0x0800bb41
 800b9ac:	0800bb41 	.word	0x0800bb41
 800b9b0:	0800bb41 	.word	0x0800bb41
 800b9b4:	0800bb41 	.word	0x0800bb41
 800b9b8:	0800ba83 	.word	0x0800ba83
 800b9bc:	0800bb41 	.word	0x0800bb41
 800b9c0:	0800bb41 	.word	0x0800bb41
 800b9c4:	0800bb41 	.word	0x0800bb41
 800b9c8:	0800bb41 	.word	0x0800bb41
 800b9cc:	0800bb41 	.word	0x0800bb41
 800b9d0:	0800bb41 	.word	0x0800bb41
 800b9d4:	0800bb41 	.word	0x0800bb41
 800b9d8:	0800bb41 	.word	0x0800bb41
 800b9dc:	0800bb41 	.word	0x0800bb41
 800b9e0:	0800bb41 	.word	0x0800bb41
 800b9e4:	0800bb41 	.word	0x0800bb41
 800b9e8:	0800bb41 	.word	0x0800bb41
 800b9ec:	0800bb41 	.word	0x0800bb41
 800b9f0:	0800bb41 	.word	0x0800bb41
 800b9f4:	0800bb41 	.word	0x0800bb41
 800b9f8:	0800baa3 	.word	0x0800baa3
 800b9fc:	68bb      	ldr	r3, [r7, #8]
 800b9fe:	2b40      	cmp	r3, #64	@ 0x40
 800ba00:	d05e      	beq.n	800bac0 <HAL_HRTIM_ADCPostScalerConfig+0x1d4>
 800ba02:	e09d      	b.n	800bb40 <HAL_HRTIM_ADCPostScalerConfig+0x254>
  {
    case HRTIM_ADCTRIGGER_1:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.ADCPS1, HRTIM_ADCPS1_AD1PSC, (Postscaler & HRTIM_ADCPS1_AD1PSC));
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 800ba0c:	f023 011f 	bic.w	r1, r3, #31
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	f003 021f 	and.w	r2, r3, #31
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	430a      	orrs	r2, r1
 800ba1c:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
      break;
 800ba20:	e097      	b.n	800bb52 <HAL_HRTIM_ADCPostScalerConfig+0x266>
    }

    case HRTIM_ADCTRIGGER_2:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.ADCPS1, HRTIM_ADCPS1_AD2PSC, ((Postscaler << HRTIM_ADCPS1_AD2PSC_Pos) & HRTIM_ADCPS1_AD2PSC));
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 800ba2a:	f423 61f8 	bic.w	r1, r3, #1984	@ 0x7c0
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	019b      	lsls	r3, r3, #6
 800ba32:	f403 62f8 	and.w	r2, r3, #1984	@ 0x7c0
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	430a      	orrs	r2, r1
 800ba3c:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
      break;
 800ba40:	e087      	b.n	800bb52 <HAL_HRTIM_ADCPostScalerConfig+0x266>
    }

    case HRTIM_ADCTRIGGER_3:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.ADCPS1, HRTIM_ADCPS1_AD3PSC, ((Postscaler << HRTIM_ADCPS1_AD3PSC_Pos) & HRTIM_ADCPS1_AD3PSC));
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 800ba4a:	f423 31f8 	bic.w	r1, r3, #126976	@ 0x1f000
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	031b      	lsls	r3, r3, #12
 800ba52:	f403 32f8 	and.w	r2, r3, #126976	@ 0x1f000
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	430a      	orrs	r2, r1
 800ba5c:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
      break;
 800ba60:	e077      	b.n	800bb52 <HAL_HRTIM_ADCPostScalerConfig+0x266>
    }

    case HRTIM_ADCTRIGGER_4:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.ADCPS1, HRTIM_ADCPS1_AD4PSC, ((Postscaler << HRTIM_ADCPS1_AD4PSC_Pos) & HRTIM_ADCPS1_AD4PSC));
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 800ba6a:	f423 01f8 	bic.w	r1, r3, #8126464	@ 0x7c0000
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	049b      	lsls	r3, r3, #18
 800ba72:	f403 02f8 	and.w	r2, r3, #8126464	@ 0x7c0000
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	430a      	orrs	r2, r1
 800ba7c:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
      break;
 800ba80:	e067      	b.n	800bb52 <HAL_HRTIM_ADCPostScalerConfig+0x266>
    }

    case HRTIM_ADCTRIGGER_5:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.ADCPS1, HRTIM_ADCPS1_AD5PSC, ((Postscaler << HRTIM_ADCPS1_AD5PSC_Pos) & HRTIM_ADCPS1_AD5PSC));
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 800ba8a:	f023 51f8 	bic.w	r1, r3, #520093696	@ 0x1f000000
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	061b      	lsls	r3, r3, #24
 800ba92:	f003 52f8 	and.w	r2, r3, #520093696	@ 0x1f000000
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	430a      	orrs	r2, r1
 800ba9c:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
      break;
 800baa0:	e057      	b.n	800bb52 <HAL_HRTIM_ADCPostScalerConfig+0x266>
    }

    case HRTIM_ADCTRIGGER_6:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.ADCPS2, HRTIM_ADCPS2_AD6PSC, ((Postscaler << HRTIM_ADCPS2_AD6PSC_Pos) & HRTIM_ADCPS2_AD6PSC));
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 800baaa:	f023 011f 	bic.w	r1, r3, #31
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	f003 021f 	and.w	r2, r3, #31
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	430a      	orrs	r2, r1
 800baba:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
      break;
 800babe:	e048      	b.n	800bb52 <HAL_HRTIM_ADCPostScalerConfig+0x266>
    }

    case HRTIM_ADCTRIGGER_7:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.ADCPS2, HRTIM_ADCPS2_AD7PSC, ((Postscaler << HRTIM_ADCPS2_AD7PSC_Pos) & HRTIM_ADCPS2_AD7PSC));
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 800bac8:	f423 61f8 	bic.w	r1, r3, #1984	@ 0x7c0
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	019b      	lsls	r3, r3, #6
 800bad0:	f403 62f8 	and.w	r2, r3, #1984	@ 0x7c0
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	430a      	orrs	r2, r1
 800bada:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
      break;
 800bade:	e038      	b.n	800bb52 <HAL_HRTIM_ADCPostScalerConfig+0x266>
    }

    case HRTIM_ADCTRIGGER_8:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.ADCPS2, HRTIM_ADCPS2_AD8PSC, ((Postscaler << HRTIM_ADCPS2_AD8PSC_Pos) & HRTIM_ADCPS2_AD8PSC));
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 800bae8:	f423 31f8 	bic.w	r1, r3, #126976	@ 0x1f000
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	031b      	lsls	r3, r3, #12
 800baf0:	f403 32f8 	and.w	r2, r3, #126976	@ 0x1f000
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	430a      	orrs	r2, r1
 800bafa:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
      break;
 800bafe:	e028      	b.n	800bb52 <HAL_HRTIM_ADCPostScalerConfig+0x266>
    }

    case HRTIM_ADCTRIGGER_9:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.ADCPS2, HRTIM_ADCPS2_AD9PSC, ((Postscaler << HRTIM_ADCPS2_AD9PSC_Pos) & HRTIM_ADCPS2_AD9PSC));
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 800bb08:	f423 01f8 	bic.w	r1, r3, #8126464	@ 0x7c0000
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	049b      	lsls	r3, r3, #18
 800bb10:	f403 02f8 	and.w	r2, r3, #8126464	@ 0x7c0000
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	430a      	orrs	r2, r1
 800bb1a:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
      break;
 800bb1e:	e018      	b.n	800bb52 <HAL_HRTIM_ADCPostScalerConfig+0x266>
    }

    case HRTIM_ADCTRIGGER_10:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.ADCPS2, HRTIM_ADCPS2_AD10PSC, ((Postscaler << HRTIM_ADCPS2_AD10PSC_Pos) & HRTIM_ADCPS2_AD10PSC));
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 800bb28:	f023 51f8 	bic.w	r1, r3, #520093696	@ 0x1f000000
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	061b      	lsls	r3, r3, #24
 800bb30:	f003 52f8 	and.w	r2, r3, #520093696	@ 0x1f000000
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	430a      	orrs	r2, r1
 800bb3a:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
      break;
 800bb3e:	e008      	b.n	800bb52 <HAL_HRTIM_ADCPostScalerConfig+0x266>
    }

    default:
    {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	2207      	movs	r2, #7
 800bb44:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	2200      	movs	r2, #0
 800bb4c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

      break;
 800bb50:	bf00      	nop
    }
  }

  if (hhrtim->State == HAL_HRTIM_STATE_ERROR)
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800bb58:	b2db      	uxtb	r3, r3
 800bb5a:	2b07      	cmp	r3, #7
 800bb5c:	d101      	bne.n	800bb62 <HAL_HRTIM_ADCPostScalerConfig+0x276>
  {
    return HAL_ERROR;
 800bb5e:	2301      	movs	r3, #1
 800bb60:	e008      	b.n	800bb74 <HAL_HRTIM_ADCPostScalerConfig+0x288>
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	2201      	movs	r2, #1
 800bb66:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	2200      	movs	r2, #0
 800bb6e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800bb72:	2300      	movs	r3, #0
}
 800bb74:	4618      	mov	r0, r3
 800bb76:	3714      	adds	r7, #20
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7e:	4770      	bx	lr

0800bb80 <HAL_HRTIM_RollOverModeConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_RollOverModeConfig(HRTIM_HandleTypeDef *hhrtim,
                                               uint32_t TimerIdx,
                                               uint32_t RollOverCfg)
{
 800bb80:	b580      	push	{r7, lr}
 800bb82:	b084      	sub	sp, #16
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	60f8      	str	r0, [r7, #12]
 800bb88:	60b9      	str	r1, [r7, #8]
 800bb8a:	607a      	str	r2, [r7, #4]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMING_UNIT(TimerIdx));
  assert_param(IS_HRTIM_ROLLOVERMODE(RollOverCfg));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800bb92:	b2db      	uxtb	r3, r3
 800bb94:	2b02      	cmp	r3, #2
 800bb96:	d101      	bne.n	800bb9c <HAL_HRTIM_RollOverModeConfig+0x1c>
  {
    return HAL_BUSY;
 800bb98:	2302      	movs	r3, #2
 800bb9a:	e01c      	b.n	800bbd6 <HAL_HRTIM_RollOverModeConfig+0x56>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800bba2:	2b01      	cmp	r3, #1
 800bba4:	d101      	bne.n	800bbaa <HAL_HRTIM_RollOverModeConfig+0x2a>
 800bba6:	2302      	movs	r3, #2
 800bba8:	e015      	b.n	800bbd6 <HAL_HRTIM_RollOverModeConfig+0x56>
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	2201      	movs	r2, #1
 800bbae:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	2202      	movs	r2, #2
 800bbb6:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  HRTIM_TimingUnitRollOver_Config(hhrtim, TimerIdx, RollOverCfg);
 800bbba:	687a      	ldr	r2, [r7, #4]
 800bbbc:	68b9      	ldr	r1, [r7, #8]
 800bbbe:	68f8      	ldr	r0, [r7, #12]
 800bbc0:	f000 ffaa 	bl	800cb18 <HRTIM_TimingUnitRollOver_Config>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	2201      	movs	r2, #1
 800bbc8:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	2200      	movs	r2, #0
 800bbd0:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800bbd4:	2300      	movs	r3, #0
}
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	3710      	adds	r7, #16
 800bbda:	46bd      	mov	sp, r7
 800bbdc:	bd80      	pop	{r7, pc}

0800bbde <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 800bbde:	b580      	push	{r7, lr}
 800bbe0:	b084      	sub	sp, #16
 800bbe2:	af00      	add	r7, sp, #0
 800bbe4:	60f8      	str	r0, [r7, #12]
 800bbe6:	60b9      	str	r1, [r7, #8]
 800bbe8:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800bbf0:	b2db      	uxtb	r3, r3
 800bbf2:	2b02      	cmp	r3, #2
 800bbf4:	d101      	bne.n	800bbfa <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
    return HAL_BUSY;
 800bbf6:	2302      	movs	r3, #2
 800bbf8:	e07a      	b.n	800bcf0 <HAL_HRTIM_WaveformTimerConfig+0x112>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800bc00:	2b01      	cmp	r3, #1
 800bc02:	d101      	bne.n	800bc08 <HAL_HRTIM_WaveformTimerConfig+0x2a>
 800bc04:	2302      	movs	r3, #2
 800bc06:	e073      	b.n	800bcf0 <HAL_HRTIM_WaveformTimerConfig+0x112>
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	2201      	movs	r2, #1
 800bc0c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	2202      	movs	r2, #2
 800bc14:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 800bc18:	68bb      	ldr	r3, [r7, #8]
 800bc1a:	2b06      	cmp	r3, #6
 800bc1c:	d104      	bne.n	800bc28 <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 800bc1e:	6879      	ldr	r1, [r7, #4]
 800bc20:	68f8      	ldr	r0, [r7, #12]
 800bc22:	f000 fcf5 	bl	800c610 <HRTIM_MasterWaveform_Config>
 800bc26:	e004      	b.n	800bc32 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));
    assert_param(IS_HRTIM_TIMSYNCUPDATE(pTimerCfg->ReSyncUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 800bc28:	687a      	ldr	r2, [r7, #4]
 800bc2a:	68b9      	ldr	r1, [r7, #8]
 800bc2c:	68f8      	ldr	r0, [r7, #12]
 800bc2e:	f000 fd8d 	bl	800c74c <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	6819      	ldr	r1, [r3, #0]
 800bc36:	68f8      	ldr	r0, [r7, #12]
 800bc38:	68ba      	ldr	r2, [r7, #8]
 800bc3a:	4613      	mov	r3, r2
 800bc3c:	00db      	lsls	r3, r3, #3
 800bc3e:	1a9b      	subs	r3, r3, r2
 800bc40:	009b      	lsls	r3, r3, #2
 800bc42:	4403      	add	r3, r0
 800bc44:	3320      	adds	r3, #32
 800bc46:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	6859      	ldr	r1, [r3, #4]
 800bc4c:	68f8      	ldr	r0, [r7, #12]
 800bc4e:	68ba      	ldr	r2, [r7, #8]
 800bc50:	4613      	mov	r3, r2
 800bc52:	00db      	lsls	r3, r3, #3
 800bc54:	1a9b      	subs	r3, r3, r2
 800bc56:	009b      	lsls	r3, r3, #2
 800bc58:	4403      	add	r3, r0
 800bc5a:	3324      	adds	r3, #36	@ 0x24
 800bc5c:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	6899      	ldr	r1, [r3, #8]
 800bc62:	68f8      	ldr	r0, [r7, #12]
 800bc64:	68ba      	ldr	r2, [r7, #8]
 800bc66:	4613      	mov	r3, r2
 800bc68:	00db      	lsls	r3, r3, #3
 800bc6a:	1a9b      	subs	r3, r3, r2
 800bc6c:	009b      	lsls	r3, r3, #2
 800bc6e:	4403      	add	r3, r0
 800bc70:	3328      	adds	r3, #40	@ 0x28
 800bc72:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	68d9      	ldr	r1, [r3, #12]
 800bc78:	68f8      	ldr	r0, [r7, #12]
 800bc7a:	68ba      	ldr	r2, [r7, #8]
 800bc7c:	4613      	mov	r3, r2
 800bc7e:	00db      	lsls	r3, r3, #3
 800bc80:	1a9b      	subs	r3, r3, r2
 800bc82:	009b      	lsls	r3, r3, #2
 800bc84:	4403      	add	r3, r0
 800bc86:	332c      	adds	r3, #44	@ 0x2c
 800bc88:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	6919      	ldr	r1, [r3, #16]
 800bc8e:	68f8      	ldr	r0, [r7, #12]
 800bc90:	68ba      	ldr	r2, [r7, #8]
 800bc92:	4613      	mov	r3, r2
 800bc94:	00db      	lsls	r3, r3, #3
 800bc96:	1a9b      	subs	r3, r3, r2
 800bc98:	009b      	lsls	r3, r3, #2
 800bc9a:	4403      	add	r3, r0
 800bc9c:	3330      	adds	r3, #48	@ 0x30
 800bc9e:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 800bca0:	68b9      	ldr	r1, [r7, #8]
 800bca2:	68f8      	ldr	r0, [r7, #12]
 800bca4:	f001 f84e 	bl	800cd44 <HRTIM_ForceRegistersUpdate>

  /* Configure slave timer update re-synchronization */
  if ((TimerIdx != HRTIM_TIMERINDEX_MASTER)
 800bca8:	68bb      	ldr	r3, [r7, #8]
 800bcaa:	2b06      	cmp	r3, #6
 800bcac:	d017      	beq.n	800bcde <HAL_HRTIM_WaveformTimerConfig+0x100>
      && (pTimerCfg->UpdateGating == HRTIM_UPDATEGATING_INDEPENDENT))
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d113      	bne.n	800bcde <HAL_HRTIM_WaveformTimerConfig+0x100>
  {
    MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR,
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	681a      	ldr	r2, [r3, #0]
 800bcba:	68bb      	ldr	r3, [r7, #8]
 800bcbc:	3301      	adds	r3, #1
 800bcbe:	01db      	lsls	r3, r3, #7
 800bcc0:	4413      	add	r3, r2
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bccc:	025b      	lsls	r3, r3, #9
 800bcce:	68f9      	ldr	r1, [r7, #12]
 800bcd0:	6809      	ldr	r1, [r1, #0]
 800bcd2:	431a      	orrs	r2, r3
 800bcd4:	68bb      	ldr	r3, [r7, #8]
 800bcd6:	3301      	adds	r3, #1
 800bcd8:	01db      	lsls	r3, r3, #7
 800bcda:	440b      	add	r3, r1
 800bcdc:	601a      	str	r2, [r3, #0]
               HRTIM_TIMCR_RSYNCU_Msk,
               pTimerCfg->ReSyncUpdate << HRTIM_TIMCR_RSYNCU_Pos);
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	2201      	movs	r2, #1
 800bce2:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	2200      	movs	r2, #0
 800bcea:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800bcee:	2300      	movs	r3, #0
}
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	3710      	adds	r7, #16
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	bd80      	pop	{r7, pc}

0800bcf8 <HAL_HRTIM_WaveformTimerControl>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerControl(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 800bcf8:	b580      	push	{r7, lr}
 800bcfa:	b084      	sub	sp, #16
 800bcfc:	af00      	add	r7, sp, #0
 800bcfe:	60f8      	str	r0, [r7, #12]
 800bd00:	60b9      	str	r1, [r7, #8]
 800bd02:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMERGTCMP1(pTimerCtl->GreaterCMP1));
  assert_param(IS_HRTIM_DUALDAC_RESET(pTimerCtl->DualChannelDacReset));
  assert_param(IS_HRTIM_DUALDAC_STEP(pTimerCtl->DualChannelDacStep));
  assert_param(IS_HRTIM_DUALDAC_ENABLE(pTimerCtl->DualChannelDacEnable));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800bd0a:	b2db      	uxtb	r3, r3
 800bd0c:	2b02      	cmp	r3, #2
 800bd0e:	d101      	bne.n	800bd14 <HAL_HRTIM_WaveformTimerControl+0x1c>
  {
    return HAL_BUSY;
 800bd10:	2302      	movs	r3, #2
 800bd12:	e020      	b.n	800bd56 <HAL_HRTIM_WaveformTimerControl+0x5e>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800bd1a:	2b01      	cmp	r3, #1
 800bd1c:	d101      	bne.n	800bd22 <HAL_HRTIM_WaveformTimerControl+0x2a>
 800bd1e:	2302      	movs	r3, #2
 800bd20:	e019      	b.n	800bd56 <HAL_HRTIM_WaveformTimerControl+0x5e>
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	2201      	movs	r2, #1
 800bd26:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	2202      	movs	r2, #2
 800bd2e:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure timing unit */
  HRTIM_TimingUnitWaveform_Control(hhrtim, TimerIdx, pTimerCtl);
 800bd32:	687a      	ldr	r2, [r7, #4]
 800bd34:	68b9      	ldr	r1, [r7, #8]
 800bd36:	68f8      	ldr	r0, [r7, #12]
 800bd38:	f000 fe8e 	bl	800ca58 <HRTIM_TimingUnitWaveform_Control>

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 800bd3c:	68b9      	ldr	r1, [r7, #8]
 800bd3e:	68f8      	ldr	r0, [r7, #12]
 800bd40:	f001 f800 	bl	800cd44 <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	2201      	movs	r2, #1
 800bd48:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	2200      	movs	r2, #0
 800bd50:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800bd54:	2300      	movs	r3, #0
}
 800bd56:	4618      	mov	r0, r3
 800bd58:	3710      	adds	r7, #16
 800bd5a:	46bd      	mov	sp, r7
 800bd5c:	bd80      	pop	{r7, pc}
	...

0800bd60 <HAL_HRTIM_DeadTimeConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_DeadTimeConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_DeadTimeCfgTypeDef *pDeadTimeCfg)
{
 800bd60:	b480      	push	{r7}
 800bd62:	b087      	sub	sp, #28
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	60f8      	str	r0, [r7, #12]
 800bd68:	60b9      	str	r1, [r7, #8]
 800bd6a:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMDEADTIME_RISINGSIGNLOCK(pDeadTimeCfg->RisingSignLock));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGSIGN(pDeadTimeCfg->FallingSign));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGLOCK(pDeadTimeCfg->FallingLock));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGSIGNLOCK(pDeadTimeCfg->FallingSignLock));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800bd72:	b2db      	uxtb	r3, r3
 800bd74:	2b02      	cmp	r3, #2
 800bd76:	d101      	bne.n	800bd7c <HAL_HRTIM_DeadTimeConfig+0x1c>
  {
    return HAL_BUSY;
 800bd78:	2302      	movs	r3, #2
 800bd7a:	e067      	b.n	800be4c <HAL_HRTIM_DeadTimeConfig+0xec>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800bd82:	2b01      	cmp	r3, #1
 800bd84:	d101      	bne.n	800bd8a <HAL_HRTIM_DeadTimeConfig+0x2a>
 800bd86:	2302      	movs	r3, #2
 800bd88:	e060      	b.n	800be4c <HAL_HRTIM_DeadTimeConfig+0xec>
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	2201      	movs	r2, #1
 800bd8e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	2202      	movs	r2, #2
 800bd96:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Set timer deadtime configuration */
  hrtim_dtr  = (pDeadTimeCfg->Prescaler & HRTIM_DTR_DTPRSC);
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 800bda2:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingValue & HRTIM_DTR_DTR);
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	685b      	ldr	r3, [r3, #4]
 800bda8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bdac:	697a      	ldr	r2, [r7, #20]
 800bdae:	4313      	orrs	r3, r2
 800bdb0:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingSign & HRTIM_DTR_SDTR);
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	689b      	ldr	r3, [r3, #8]
 800bdb6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bdba:	697a      	ldr	r2, [r7, #20]
 800bdbc:	4313      	orrs	r3, r2
 800bdbe:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingSignLock & HRTIM_DTR_DTRSLK);
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	691b      	ldr	r3, [r3, #16]
 800bdc4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bdc8:	697a      	ldr	r2, [r7, #20]
 800bdca:	4313      	orrs	r3, r2
 800bdcc:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingLock & HRTIM_DTR_DTRLK);
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	68db      	ldr	r3, [r3, #12]
 800bdd2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bdd6:	697a      	ldr	r2, [r7, #20]
 800bdd8:	4313      	orrs	r3, r2
 800bdda:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= ((pDeadTimeCfg->FallingValue << 16U) & HRTIM_DTR_DTF);
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	695b      	ldr	r3, [r3, #20]
 800bde0:	041a      	lsls	r2, r3, #16
 800bde2:	4b1d      	ldr	r3, [pc, #116]	@ (800be58 <HAL_HRTIM_DeadTimeConfig+0xf8>)
 800bde4:	4013      	ands	r3, r2
 800bde6:	697a      	ldr	r2, [r7, #20]
 800bde8:	4313      	orrs	r3, r2
 800bdea:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingSign & HRTIM_DTR_SDTF);
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	699b      	ldr	r3, [r3, #24]
 800bdf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bdf4:	697a      	ldr	r2, [r7, #20]
 800bdf6:	4313      	orrs	r3, r2
 800bdf8:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingSignLock & HRTIM_DTR_DTFSLK);
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	6a1b      	ldr	r3, [r3, #32]
 800bdfe:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800be02:	697a      	ldr	r2, [r7, #20]
 800be04:	4313      	orrs	r3, r2
 800be06:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingLock & HRTIM_DTR_DTFLK);
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	69db      	ldr	r3, [r3, #28]
 800be0c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800be10:	697a      	ldr	r2, [r7, #20]
 800be12:	4313      	orrs	r3, r2
 800be14:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR, (
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	681a      	ldr	r2, [r3, #0]
 800be1a:	68bb      	ldr	r3, [r7, #8]
 800be1c:	01db      	lsls	r3, r3, #7
 800be1e:	4413      	add	r3, r2
 800be20:	33b8      	adds	r3, #184	@ 0xb8
 800be22:	681a      	ldr	r2, [r3, #0]
 800be24:	4b0d      	ldr	r3, [pc, #52]	@ (800be5c <HAL_HRTIM_DeadTimeConfig+0xfc>)
 800be26:	4013      	ands	r3, r2
 800be28:	68fa      	ldr	r2, [r7, #12]
 800be2a:	6811      	ldr	r1, [r2, #0]
 800be2c:	697a      	ldr	r2, [r7, #20]
 800be2e:	431a      	orrs	r2, r3
 800be30:	68bb      	ldr	r3, [r7, #8]
 800be32:	01db      	lsls	r3, r3, #7
 800be34:	440b      	add	r3, r1
 800be36:	33b8      	adds	r3, #184	@ 0xb8
 800be38:	601a      	str	r2, [r3, #0]
               HRTIM_DTR_DTR | HRTIM_DTR_SDTR | HRTIM_DTR_DTPRSC |
               HRTIM_DTR_DTRSLK | HRTIM_DTR_DTRLK | HRTIM_DTR_DTF |
               HRTIM_DTR_SDTF | HRTIM_DTR_DTFSLK | HRTIM_DTR_DTFLK), hrtim_dtr);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	2201      	movs	r2, #1
 800be3e:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800be42:	68fb      	ldr	r3, [r7, #12]
 800be44:	2200      	movs	r2, #0
 800be46:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800be4a:	2300      	movs	r3, #0
}
 800be4c:	4618      	mov	r0, r3
 800be4e:	371c      	adds	r7, #28
 800be50:	46bd      	mov	sp, r7
 800be52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be56:	4770      	bx	lr
 800be58:	01ff0000 	.word	0x01ff0000
 800be5c:	3c002000 	.word	0x3c002000

0800be60 <HAL_HRTIM_WaveformCompareConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCompareConfig(HRTIM_HandleTypeDef *hhrtim,
                                                  uint32_t TimerIdx,
                                                  uint32_t CompareUnit,
                                                  const HRTIM_CompareCfgTypeDef *pCompareCfg)
{
 800be60:	b480      	push	{r7}
 800be62:	b085      	sub	sp, #20
 800be64:	af00      	add	r7, sp, #0
 800be66:	60f8      	str	r0, [r7, #12]
 800be68:	60b9      	str	r1, [r7, #8]
 800be6a:	607a      	str	r2, [r7, #4]
 800be6c:	603b      	str	r3, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800be74:	b2db      	uxtb	r3, r3
 800be76:	2b02      	cmp	r3, #2
 800be78:	d101      	bne.n	800be7e <HAL_HRTIM_WaveformCompareConfig+0x1e>
  {
    return HAL_BUSY;
 800be7a:	2302      	movs	r3, #2
 800be7c:	e157      	b.n	800c12e <HAL_HRTIM_WaveformCompareConfig+0x2ce>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800be84:	2b01      	cmp	r3, #1
 800be86:	d101      	bne.n	800be8c <HAL_HRTIM_WaveformCompareConfig+0x2c>
 800be88:	2302      	movs	r3, #2
 800be8a:	e150      	b.n	800c12e <HAL_HRTIM_WaveformCompareConfig+0x2ce>
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	2201      	movs	r2, #1
 800be90:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	2202      	movs	r2, #2
 800be98:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure the compare unit */
  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 800be9c:	68bb      	ldr	r3, [r7, #8]
 800be9e:	2b06      	cmp	r3, #6
 800bea0:	d140      	bne.n	800bf24 <HAL_HRTIM_WaveformCompareConfig+0xc4>
  {
    switch (CompareUnit)
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	3b01      	subs	r3, #1
 800bea6:	2b07      	cmp	r3, #7
 800bea8:	d82a      	bhi.n	800bf00 <HAL_HRTIM_WaveformCompareConfig+0xa0>
 800beaa:	a201      	add	r2, pc, #4	@ (adr r2, 800beb0 <HAL_HRTIM_WaveformCompareConfig+0x50>)
 800beac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800beb0:	0800bed1 	.word	0x0800bed1
 800beb4:	0800bedd 	.word	0x0800bedd
 800beb8:	0800bf01 	.word	0x0800bf01
 800bebc:	0800bee9 	.word	0x0800bee9
 800bec0:	0800bf01 	.word	0x0800bf01
 800bec4:	0800bf01 	.word	0x0800bf01
 800bec8:	0800bf01 	.word	0x0800bf01
 800becc:	0800bef5 	.word	0x0800bef5
    {
      case HRTIM_COMPAREUNIT_1:
      {
        hhrtim->Instance->sMasterRegs.MCMP1R = pCompareCfg->CompareValue;
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	683a      	ldr	r2, [r7, #0]
 800bed6:	6812      	ldr	r2, [r2, #0]
 800bed8:	61da      	str	r2, [r3, #28]
        break;
 800beda:	e01a      	b.n	800bf12 <HAL_HRTIM_WaveformCompareConfig+0xb2>
      }

      case HRTIM_COMPAREUNIT_2:
      {
        hhrtim->Instance->sMasterRegs.MCMP2R = pCompareCfg->CompareValue;
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	683a      	ldr	r2, [r7, #0]
 800bee2:	6812      	ldr	r2, [r2, #0]
 800bee4:	625a      	str	r2, [r3, #36]	@ 0x24
        break;
 800bee6:	e014      	b.n	800bf12 <HAL_HRTIM_WaveformCompareConfig+0xb2>
      }

      case HRTIM_COMPAREUNIT_3:
      {
        hhrtim->Instance->sMasterRegs.MCMP3R = pCompareCfg->CompareValue;
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	683a      	ldr	r2, [r7, #0]
 800beee:	6812      	ldr	r2, [r2, #0]
 800bef0:	629a      	str	r2, [r3, #40]	@ 0x28
        break;
 800bef2:	e00e      	b.n	800bf12 <HAL_HRTIM_WaveformCompareConfig+0xb2>
      }

      case HRTIM_COMPAREUNIT_4:
      {
        hhrtim->Instance->sMasterRegs.MCMP4R = pCompareCfg->CompareValue;
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	683a      	ldr	r2, [r7, #0]
 800befa:	6812      	ldr	r2, [r2, #0]
 800befc:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 800befe:	e008      	b.n	800bf12 <HAL_HRTIM_WaveformCompareConfig+0xb2>
      }

      default:
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	2207      	movs	r2, #7
 800bf04:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

        break;
 800bf10:	bf00      	nop
      }
    }

    if (hhrtim->State == HAL_HRTIM_STATE_ERROR)
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800bf18:	b2db      	uxtb	r3, r3
 800bf1a:	2b07      	cmp	r3, #7
 800bf1c:	f040 80fe 	bne.w	800c11c <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
      return HAL_ERROR;
 800bf20:	2301      	movs	r3, #1
 800bf22:	e104      	b.n	800c12e <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  else
  {
    switch (CompareUnit)
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	3b01      	subs	r3, #1
 800bf28:	2b07      	cmp	r3, #7
 800bf2a:	f200 80e3 	bhi.w	800c0f4 <HAL_HRTIM_WaveformCompareConfig+0x294>
 800bf2e:	a201      	add	r2, pc, #4	@ (adr r2, 800bf34 <HAL_HRTIM_WaveformCompareConfig+0xd4>)
 800bf30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf34:	0800bf55 	.word	0x0800bf55
 800bf38:	0800bf69 	.word	0x0800bf69
 800bf3c:	0800c0f5 	.word	0x0800c0f5
 800bf40:	0800c025 	.word	0x0800c025
 800bf44:	0800c0f5 	.word	0x0800c0f5
 800bf48:	0800c0f5 	.word	0x0800c0f5
 800bf4c:	0800c0f5 	.word	0x0800c0f5
 800bf50:	0800c039 	.word	0x0800c039
    {
      case HRTIM_COMPAREUNIT_1:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->CompareValue;
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	6819      	ldr	r1, [r3, #0]
 800bf58:	683b      	ldr	r3, [r7, #0]
 800bf5a:	681a      	ldr	r2, [r3, #0]
 800bf5c:	68bb      	ldr	r3, [r7, #8]
 800bf5e:	01db      	lsls	r3, r3, #7
 800bf60:	440b      	add	r3, r1
 800bf62:	339c      	adds	r3, #156	@ 0x9c
 800bf64:	601a      	str	r2, [r3, #0]
        break;
 800bf66:	e0d1      	b.n	800c10c <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP2xR = pCompareCfg->CompareValue;
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	6819      	ldr	r1, [r3, #0]
 800bf6c:	683b      	ldr	r3, [r7, #0]
 800bf6e:	681a      	ldr	r2, [r3, #0]
 800bf70:	68bb      	ldr	r3, [r7, #8]
 800bf72:	01db      	lsls	r3, r3, #7
 800bf74:	440b      	add	r3, r1
 800bf76:	33a4      	adds	r3, #164	@ 0xa4
 800bf78:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 800bf7a:	683b      	ldr	r3, [r7, #0]
 800bf7c:	685b      	ldr	r3, [r3, #4]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d03f      	beq.n	800c002 <HAL_HRTIM_WaveformCompareConfig+0x1a2>
        {
          /* Configure auto-delayed mode */
          /* DELCMP2 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP2;
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	681a      	ldr	r2, [r3, #0]
 800bf86:	68bb      	ldr	r3, [r7, #8]
 800bf88:	3301      	adds	r3, #1
 800bf8a:	01db      	lsls	r3, r3, #7
 800bf8c:	4413      	add	r3, r2
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	68fa      	ldr	r2, [r7, #12]
 800bf92:	6811      	ldr	r1, [r2, #0]
 800bf94:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800bf98:	68bb      	ldr	r3, [r7, #8]
 800bf9a:	3301      	adds	r3, #1
 800bf9c:	01db      	lsls	r3, r3, #7
 800bf9e:	440b      	add	r3, r1
 800bfa0:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= pCompareCfg->AutoDelayedMode;
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	681a      	ldr	r2, [r3, #0]
 800bfa6:	68bb      	ldr	r3, [r7, #8]
 800bfa8:	3301      	adds	r3, #1
 800bfaa:	01db      	lsls	r3, r3, #7
 800bfac:	4413      	add	r3, r2
 800bfae:	681a      	ldr	r2, [r3, #0]
 800bfb0:	683b      	ldr	r3, [r7, #0]
 800bfb2:	685b      	ldr	r3, [r3, #4]
 800bfb4:	68f9      	ldr	r1, [r7, #12]
 800bfb6:	6809      	ldr	r1, [r1, #0]
 800bfb8:	431a      	orrs	r2, r3
 800bfba:	68bb      	ldr	r3, [r7, #8]
 800bfbc:	3301      	adds	r3, #1
 800bfbe:	01db      	lsls	r3, r3, #7
 800bfc0:	440b      	add	r3, r1
 800bfc2:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 800bfc4:	683b      	ldr	r3, [r7, #0]
 800bfc6:	685b      	ldr	r3, [r3, #4]
 800bfc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bfcc:	d109      	bne.n	800bfe2 <HAL_HRTIM_WaveformCompareConfig+0x182>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	6819      	ldr	r1, [r3, #0]
 800bfd2:	683b      	ldr	r3, [r7, #0]
 800bfd4:	689a      	ldr	r2, [r3, #8]
 800bfd6:	68bb      	ldr	r3, [r7, #8]
 800bfd8:	01db      	lsls	r3, r3, #7
 800bfda:	440b      	add	r3, r1
 800bfdc:	339c      	adds	r3, #156	@ 0x9c
 800bfde:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP2 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
        }
        break;
 800bfe0:	e091      	b.n	800c106 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 800bfe2:	683b      	ldr	r3, [r7, #0]
 800bfe4:	685b      	ldr	r3, [r3, #4]
 800bfe6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800bfea:	f040 808c 	bne.w	800c106 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	6819      	ldr	r1, [r3, #0]
 800bff2:	683b      	ldr	r3, [r7, #0]
 800bff4:	689a      	ldr	r2, [r3, #8]
 800bff6:	68bb      	ldr	r3, [r7, #8]
 800bff8:	01db      	lsls	r3, r3, #7
 800bffa:	440b      	add	r3, r1
 800bffc:	33a8      	adds	r3, #168	@ 0xa8
 800bffe:	601a      	str	r2, [r3, #0]
        break;
 800c000:	e081      	b.n	800c106 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	681a      	ldr	r2, [r3, #0]
 800c006:	68bb      	ldr	r3, [r7, #8]
 800c008:	3301      	adds	r3, #1
 800c00a:	01db      	lsls	r3, r3, #7
 800c00c:	4413      	add	r3, r2
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	68fa      	ldr	r2, [r7, #12]
 800c012:	6811      	ldr	r1, [r2, #0]
 800c014:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800c018:	68bb      	ldr	r3, [r7, #8]
 800c01a:	3301      	adds	r3, #1
 800c01c:	01db      	lsls	r3, r3, #7
 800c01e:	440b      	add	r3, r1
 800c020:	601a      	str	r2, [r3, #0]
        break;
 800c022:	e070      	b.n	800c106 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
      }

      case HRTIM_COMPAREUNIT_3:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->CompareValue;
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	6819      	ldr	r1, [r3, #0]
 800c028:	683b      	ldr	r3, [r7, #0]
 800c02a:	681a      	ldr	r2, [r3, #0]
 800c02c:	68bb      	ldr	r3, [r7, #8]
 800c02e:	01db      	lsls	r3, r3, #7
 800c030:	440b      	add	r3, r1
 800c032:	33a8      	adds	r3, #168	@ 0xa8
 800c034:	601a      	str	r2, [r3, #0]
        break;
 800c036:	e069      	b.n	800c10c <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP4xR = pCompareCfg->CompareValue;
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	6819      	ldr	r1, [r3, #0]
 800c03c:	683b      	ldr	r3, [r7, #0]
 800c03e:	681a      	ldr	r2, [r3, #0]
 800c040:	68bb      	ldr	r3, [r7, #8]
 800c042:	01db      	lsls	r3, r3, #7
 800c044:	440b      	add	r3, r1
 800c046:	33ac      	adds	r3, #172	@ 0xac
 800c048:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 800c04a:	683b      	ldr	r3, [r7, #0]
 800c04c:	685b      	ldr	r3, [r3, #4]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d03f      	beq.n	800c0d2 <HAL_HRTIM_WaveformCompareConfig+0x272>
        {
          /* Configure auto-delayed mode */
          /* DELCMP4 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP4;
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	681a      	ldr	r2, [r3, #0]
 800c056:	68bb      	ldr	r3, [r7, #8]
 800c058:	3301      	adds	r3, #1
 800c05a:	01db      	lsls	r3, r3, #7
 800c05c:	4413      	add	r3, r2
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	68fa      	ldr	r2, [r7, #12]
 800c062:	6811      	ldr	r1, [r2, #0]
 800c064:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800c068:	68bb      	ldr	r3, [r7, #8]
 800c06a:	3301      	adds	r3, #1
 800c06c:	01db      	lsls	r3, r3, #7
 800c06e:	440b      	add	r3, r1
 800c070:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= (pCompareCfg->AutoDelayedMode << 2U);
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	681a      	ldr	r2, [r3, #0]
 800c076:	68bb      	ldr	r3, [r7, #8]
 800c078:	3301      	adds	r3, #1
 800c07a:	01db      	lsls	r3, r3, #7
 800c07c:	4413      	add	r3, r2
 800c07e:	681a      	ldr	r2, [r3, #0]
 800c080:	683b      	ldr	r3, [r7, #0]
 800c082:	685b      	ldr	r3, [r3, #4]
 800c084:	009b      	lsls	r3, r3, #2
 800c086:	68f9      	ldr	r1, [r7, #12]
 800c088:	6809      	ldr	r1, [r1, #0]
 800c08a:	431a      	orrs	r2, r3
 800c08c:	68bb      	ldr	r3, [r7, #8]
 800c08e:	3301      	adds	r3, #1
 800c090:	01db      	lsls	r3, r3, #7
 800c092:	440b      	add	r3, r1
 800c094:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 800c096:	683b      	ldr	r3, [r7, #0]
 800c098:	685b      	ldr	r3, [r3, #4]
 800c09a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c09e:	d109      	bne.n	800c0b4 <HAL_HRTIM_WaveformCompareConfig+0x254>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	6819      	ldr	r1, [r3, #0]
 800c0a4:	683b      	ldr	r3, [r7, #0]
 800c0a6:	689a      	ldr	r2, [r3, #8]
 800c0a8:	68bb      	ldr	r3, [r7, #8]
 800c0aa:	01db      	lsls	r3, r3, #7
 800c0ac:	440b      	add	r3, r1
 800c0ae:	339c      	adds	r3, #156	@ 0x9c
 800c0b0:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP4 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
        }
        break;
 800c0b2:	e02a      	b.n	800c10a <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 800c0b4:	683b      	ldr	r3, [r7, #0]
 800c0b6:	685b      	ldr	r3, [r3, #4]
 800c0b8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c0bc:	d125      	bne.n	800c10a <HAL_HRTIM_WaveformCompareConfig+0x2aa>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	6819      	ldr	r1, [r3, #0]
 800c0c2:	683b      	ldr	r3, [r7, #0]
 800c0c4:	689a      	ldr	r2, [r3, #8]
 800c0c6:	68bb      	ldr	r3, [r7, #8]
 800c0c8:	01db      	lsls	r3, r3, #7
 800c0ca:	440b      	add	r3, r1
 800c0cc:	33a8      	adds	r3, #168	@ 0xa8
 800c0ce:	601a      	str	r2, [r3, #0]
        break;
 800c0d0:	e01b      	b.n	800c10a <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	681a      	ldr	r2, [r3, #0]
 800c0d6:	68bb      	ldr	r3, [r7, #8]
 800c0d8:	3301      	adds	r3, #1
 800c0da:	01db      	lsls	r3, r3, #7
 800c0dc:	4413      	add	r3, r2
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	68fa      	ldr	r2, [r7, #12]
 800c0e2:	6811      	ldr	r1, [r2, #0]
 800c0e4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800c0e8:	68bb      	ldr	r3, [r7, #8]
 800c0ea:	3301      	adds	r3, #1
 800c0ec:	01db      	lsls	r3, r3, #7
 800c0ee:	440b      	add	r3, r1
 800c0f0:	601a      	str	r2, [r3, #0]
        break;
 800c0f2:	e00a      	b.n	800c10a <HAL_HRTIM_WaveformCompareConfig+0x2aa>
      }

      default:
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	2207      	movs	r2, #7
 800c0f8:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	2200      	movs	r2, #0
 800c100:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

        break;
 800c104:	e002      	b.n	800c10c <HAL_HRTIM_WaveformCompareConfig+0x2ac>
        break;
 800c106:	bf00      	nop
 800c108:	e000      	b.n	800c10c <HAL_HRTIM_WaveformCompareConfig+0x2ac>
        break;
 800c10a:	bf00      	nop
      }
    }

    if (hhrtim->State == HAL_HRTIM_STATE_ERROR)
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800c112:	b2db      	uxtb	r3, r3
 800c114:	2b07      	cmp	r3, #7
 800c116:	d101      	bne.n	800c11c <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
      return HAL_ERROR;
 800c118:	2301      	movs	r3, #1
 800c11a:	e008      	b.n	800c12e <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  hhrtim->State = HAL_HRTIM_STATE_READY;
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	2201      	movs	r2, #1
 800c120:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	2200      	movs	r2, #0
 800c128:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800c12c:	2300      	movs	r3, #0
}
 800c12e:	4618      	mov	r0, r3
 800c130:	3714      	adds	r7, #20
 800c132:	46bd      	mov	sp, r7
 800c134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c138:	4770      	bx	lr
 800c13a:	bf00      	nop

0800c13c <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 uint32_t Output,
                                                 const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 800c13c:	b580      	push	{r7, lr}
 800c13e:	b084      	sub	sp, #16
 800c140:	af00      	add	r7, sp, #0
 800c142:	60f8      	str	r0, [r7, #12]
 800c144:	60b9      	str	r1, [r7, #8]
 800c146:	607a      	str	r2, [r7, #4]
 800c148:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800c150:	b2db      	uxtb	r3, r3
 800c152:	2b02      	cmp	r3, #2
 800c154:	d101      	bne.n	800c15a <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
    return HAL_BUSY;
 800c156:	2302      	movs	r3, #2
 800c158:	e01d      	b.n	800c196 <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800c160:	2b01      	cmp	r3, #1
 800c162:	d101      	bne.n	800c168 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 800c164:	2302      	movs	r3, #2
 800c166:	e016      	b.n	800c196 <HAL_HRTIM_WaveformOutputConfig+0x5a>
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	2201      	movs	r2, #1
 800c16c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	2202      	movs	r2, #2
 800c174:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 800c178:	683b      	ldr	r3, [r7, #0]
 800c17a:	687a      	ldr	r2, [r7, #4]
 800c17c:	68b9      	ldr	r1, [r7, #8]
 800c17e:	68f8      	ldr	r0, [r7, #12]
 800c180:	f000 fcf8 	bl	800cb74 <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	2201      	movs	r2, #1
 800c188:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	2200      	movs	r2, #0
 800c190:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800c194:	2300      	movs	r3, #0
}
 800c196:	4618      	mov	r0, r3
 800c198:	3710      	adds	r7, #16
 800c19a:	46bd      	mov	sp, r7
 800c19c:	bd80      	pop	{r7, pc}

0800c19e <HAL_HRTIM_WaveformOutputStart>:
  *                    @arg HRTIM_OUTPUT_TF2: Timer F - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStart(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t OutputsToStart)
{
 800c19e:	b480      	push	{r7}
 800c1a0:	b083      	sub	sp, #12
 800c1a2:	af00      	add	r7, sp, #0
 800c1a4:	6078      	str	r0, [r7, #4]
 800c1a6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStart));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800c1ae:	2b01      	cmp	r3, #1
 800c1b0:	d101      	bne.n	800c1b6 <HAL_HRTIM_WaveformOutputStart+0x18>
 800c1b2:	2302      	movs	r3, #2
 800c1b4:	e01a      	b.n	800c1ec <HAL_HRTIM_WaveformOutputStart+0x4e>
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	2201      	movs	r2, #1
 800c1ba:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	2202      	movs	r2, #2
 800c1c2:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.OENR |= (OutputsToStart);
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	f8d3 1394 	ldr.w	r1, [r3, #916]	@ 0x394
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	683a      	ldr	r2, [r7, #0]
 800c1d4:	430a      	orrs	r2, r1
 800c1d6:	f8c3 2394 	str.w	r2, [r3, #916]	@ 0x394

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	2201      	movs	r2, #1
 800c1de:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	2200      	movs	r2, #0
 800c1e6:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800c1ea:	2300      	movs	r3, #0
}
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	370c      	adds	r7, #12
 800c1f0:	46bd      	mov	sp, r7
 800c1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1f6:	4770      	bx	lr

0800c1f8 <HAL_HRTIM_WaveformOutputStop>:
  *                    @arg HRTIM_OUTPUT_TF2: Timer F - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStop(HRTIM_HandleTypeDef *hhrtim,
                                               uint32_t OutputsToStop)
{
 800c1f8:	b480      	push	{r7}
 800c1fa:	b083      	sub	sp, #12
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	6078      	str	r0, [r7, #4]
 800c200:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStop));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800c208:	2b01      	cmp	r3, #1
 800c20a:	d101      	bne.n	800c210 <HAL_HRTIM_WaveformOutputStop+0x18>
 800c20c:	2302      	movs	r3, #2
 800c20e:	e01a      	b.n	800c246 <HAL_HRTIM_WaveformOutputStop+0x4e>
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	2201      	movs	r2, #1
 800c214:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	2202      	movs	r2, #2
 800c21c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.ODISR |= (OutputsToStop);
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	f8d3 1398 	ldr.w	r1, [r3, #920]	@ 0x398
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	683a      	ldr	r2, [r7, #0]
 800c22e:	430a      	orrs	r2, r1
 800c230:	f8c3 2398 	str.w	r2, [r3, #920]	@ 0x398

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	2201      	movs	r2, #1
 800c238:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	2200      	movs	r2, #0
 800c240:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800c244:	2300      	movs	r3, #0
}
 800c246:	4618      	mov	r0, r3
 800c248:	370c      	adds	r7, #12
 800c24a:	46bd      	mov	sp, r7
 800c24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c250:	4770      	bx	lr

0800c252 <HAL_HRTIM_WaveformCountStart>:
  *                   @arg HRTIM_TIMERID_TIMER_F
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStart(HRTIM_HandleTypeDef *hhrtim,
                                               uint32_t Timers)
{
 800c252:	b480      	push	{r7}
 800c254:	b083      	sub	sp, #12
 800c256:	af00      	add	r7, sp, #0
 800c258:	6078      	str	r0, [r7, #4]
 800c25a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800c262:	2b01      	cmp	r3, #1
 800c264:	d101      	bne.n	800c26a <HAL_HRTIM_WaveformCountStart+0x18>
 800c266:	2302      	movs	r3, #2
 800c268:	e018      	b.n	800c29c <HAL_HRTIM_WaveformCountStart+0x4a>
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	2201      	movs	r2, #1
 800c26e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	2202      	movs	r2, #2
 800c276:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Enable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR |= (Timers);
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	6819      	ldr	r1, [r3, #0]
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	683a      	ldr	r2, [r7, #0]
 800c286:	430a      	orrs	r2, r1
 800c288:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	2201      	movs	r2, #1
 800c28e:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	2200      	movs	r2, #0
 800c296:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800c29a:	2300      	movs	r3, #0
}
 800c29c:	4618      	mov	r0, r3
 800c29e:	370c      	adds	r7, #12
 800c2a0:	46bd      	mov	sp, r7
 800c2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a6:	4770      	bx	lr

0800c2a8 <HAL_HRTIM_WaveformCountStop>:
  * @retval HAL status
  * @note The counter of a timer is stopped only if all timer outputs are disabled
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStop(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t Timers)
{
 800c2a8:	b480      	push	{r7}
 800c2aa:	b083      	sub	sp, #12
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	6078      	str	r0, [r7, #4]
 800c2b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800c2b8:	2b01      	cmp	r3, #1
 800c2ba:	d101      	bne.n	800c2c0 <HAL_HRTIM_WaveformCountStop+0x18>
 800c2bc:	2302      	movs	r3, #2
 800c2be:	e019      	b.n	800c2f4 <HAL_HRTIM_WaveformCountStop+0x4c>
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	2201      	movs	r2, #1
 800c2c4:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	2202      	movs	r2, #2
 800c2cc:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Disable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR &= ~(Timers);
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	6819      	ldr	r1, [r3, #0]
 800c2d6:	683b      	ldr	r3, [r7, #0]
 800c2d8:	43da      	mvns	r2, r3
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	400a      	ands	r2, r1
 800c2e0:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	2201      	movs	r2, #1
 800c2e6:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	2200      	movs	r2, #0
 800c2ee:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800c2f2:	2300      	movs	r3, #0
}
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	370c      	adds	r7, #12
 800c2f8:	46bd      	mov	sp, r7
 800c2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2fe:	4770      	bx	lr

0800c300 <HAL_HRTIM_IRQHandler>:
  *                   This parameter can be any value of HRTIM_Timer_Index
  * @retval None
  */
void HAL_HRTIM_IRQHandler(HRTIM_HandleTypeDef *hhrtim,
                          uint32_t TimerIdx)
{
 800c300:	b580      	push	{r7, lr}
 800c302:	b082      	sub	sp, #8
 800c304:	af00      	add	r7, sp, #0
 800c306:	6078      	str	r0, [r7, #4]
 800c308:	6039      	str	r1, [r7, #0]
  /* HRTIM interrupts handling */
  if (TimerIdx == HRTIM_TIMERINDEX_COMMON)
 800c30a:	683b      	ldr	r3, [r7, #0]
 800c30c:	2bff      	cmp	r3, #255	@ 0xff
 800c30e:	d103      	bne.n	800c318 <HAL_HRTIM_IRQHandler+0x18>
  {
    HRTIM_HRTIM_ISR(hhrtim);
 800c310:	6878      	ldr	r0, [r7, #4]
 800c312:	f000 fd85 	bl	800ce20 <HRTIM_HRTIM_ISR>
  {
    /* Timing unit related interrupts handling */
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
  }

}
 800c316:	e00a      	b.n	800c32e <HAL_HRTIM_IRQHandler+0x2e>
  else if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 800c318:	683b      	ldr	r3, [r7, #0]
 800c31a:	2b06      	cmp	r3, #6
 800c31c:	d103      	bne.n	800c326 <HAL_HRTIM_IRQHandler+0x26>
    HRTIM_Master_ISR(hhrtim);
 800c31e:	6878      	ldr	r0, [r7, #4]
 800c320:	f000 fe0e 	bl	800cf40 <HRTIM_Master_ISR>
}
 800c324:	e003      	b.n	800c32e <HAL_HRTIM_IRQHandler+0x2e>
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
 800c326:	6839      	ldr	r1, [r7, #0]
 800c328:	6878      	ldr	r0, [r7, #4]
 800c32a:	f000 fece 	bl	800d0ca <HRTIM_Timer_ISR>
}
 800c32e:	bf00      	nop
 800c330:	3708      	adds	r7, #8
 800c332:	46bd      	mov	sp, r7
 800c334:	bd80      	pop	{r7, pc}

0800c336 <HAL_HRTIM_Fault1Callback>:
  * @brief  Callback function invoked when a fault 1 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle  * @retval None
  * @retval None
  */
__weak void HAL_HRTIM_Fault1Callback(HRTIM_HandleTypeDef *hhrtim)
{
 800c336:	b480      	push	{r7}
 800c338:	b083      	sub	sp, #12
 800c33a:	af00      	add	r7, sp, #0
 800c33c:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault1Callback could be implemented in the user file
   */
}
 800c33e:	bf00      	nop
 800c340:	370c      	adds	r7, #12
 800c342:	46bd      	mov	sp, r7
 800c344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c348:	4770      	bx	lr

0800c34a <HAL_HRTIM_Fault2Callback>:
  * @brief  Callback function invoked when a fault 2 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault2Callback(HRTIM_HandleTypeDef *hhrtim)
{
 800c34a:	b480      	push	{r7}
 800c34c:	b083      	sub	sp, #12
 800c34e:	af00      	add	r7, sp, #0
 800c350:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault2Callback could be implemented in the user file
   */
}
 800c352:	bf00      	nop
 800c354:	370c      	adds	r7, #12
 800c356:	46bd      	mov	sp, r7
 800c358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c35c:	4770      	bx	lr

0800c35e <HAL_HRTIM_Fault3Callback>:
  * @brief  Callback function invoked when a fault 3 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault3Callback(HRTIM_HandleTypeDef *hhrtim)
{
 800c35e:	b480      	push	{r7}
 800c360:	b083      	sub	sp, #12
 800c362:	af00      	add	r7, sp, #0
 800c364:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault3Callback could be implemented in the user file
   */
}
 800c366:	bf00      	nop
 800c368:	370c      	adds	r7, #12
 800c36a:	46bd      	mov	sp, r7
 800c36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c370:	4770      	bx	lr

0800c372 <HAL_HRTIM_Fault4Callback>:
  * @brief  Callback function invoked when a fault 4 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault4Callback(HRTIM_HandleTypeDef *hhrtim)
{
 800c372:	b480      	push	{r7}
 800c374:	b083      	sub	sp, #12
 800c376:	af00      	add	r7, sp, #0
 800c378:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault4Callback could be implemented in the user file
   */
}
 800c37a:	bf00      	nop
 800c37c:	370c      	adds	r7, #12
 800c37e:	46bd      	mov	sp, r7
 800c380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c384:	4770      	bx	lr

0800c386 <HAL_HRTIM_Fault5Callback>:
  * @brief  Callback function invoked when a fault 5 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault5Callback(HRTIM_HandleTypeDef *hhrtim)
{
 800c386:	b480      	push	{r7}
 800c388:	b083      	sub	sp, #12
 800c38a:	af00      	add	r7, sp, #0
 800c38c:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault5Callback could be implemented in the user file
   */
}
 800c38e:	bf00      	nop
 800c390:	370c      	adds	r7, #12
 800c392:	46bd      	mov	sp, r7
 800c394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c398:	4770      	bx	lr

0800c39a <HAL_HRTIM_Fault6Callback>:
  * @brief  Callback function invoked when a fault 6 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault6Callback(HRTIM_HandleTypeDef *hhrtim)
{
 800c39a:	b480      	push	{r7}
 800c39c:	b083      	sub	sp, #12
 800c39e:	af00      	add	r7, sp, #0
 800c3a0:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault6Callback could be implemented in the user file
   */
}
 800c3a2:	bf00      	nop
 800c3a4:	370c      	adds	r7, #12
 800c3a6:	46bd      	mov	sp, r7
 800c3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ac:	4770      	bx	lr

0800c3ae <HAL_HRTIM_SystemFaultCallback>:
  * @brief  Callback function invoked when a system fault interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SystemFaultCallback(HRTIM_HandleTypeDef *hhrtim)
{
 800c3ae:	b480      	push	{r7}
 800c3b0:	b083      	sub	sp, #12
 800c3b2:	af00      	add	r7, sp, #0
 800c3b4:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SystemFaultCallback could be implemented in the user file
   */
}
 800c3b6:	bf00      	nop
 800c3b8:	370c      	adds	r7, #12
 800c3ba:	46bd      	mov	sp, r7
 800c3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c0:	4770      	bx	lr

0800c3c2 <HAL_HRTIM_DLLCalibrationReadyCallback>:
  * @brief  Callback function invoked when the DLL calibration is completed
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_DLLCalibrationReadyCallback(HRTIM_HandleTypeDef *hhrtim)
{
 800c3c2:	b480      	push	{r7}
 800c3c4:	b083      	sub	sp, #12
 800c3c6:	af00      	add	r7, sp, #0
 800c3c8:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_DLLCalibrationCallback could be implemented in the user file
   */
}
 800c3ca:	bf00      	nop
 800c3cc:	370c      	adds	r7, #12
 800c3ce:	46bd      	mov	sp, r7
 800c3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d4:	4770      	bx	lr

0800c3d6 <HAL_HRTIM_BurstModePeriodCallback>:
  * @brief  Callback function invoked when the end of the burst mode period is reached
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_BurstModePeriodCallback(HRTIM_HandleTypeDef *hhrtim)
{
 800c3d6:	b480      	push	{r7}
 800c3d8:	b083      	sub	sp, #12
 800c3da:	af00      	add	r7, sp, #0
 800c3dc:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_BurstModeCallback could be implemented in the user file
   */
}
 800c3de:	bf00      	nop
 800c3e0:	370c      	adds	r7, #12
 800c3e2:	46bd      	mov	sp, r7
 800c3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e8:	4770      	bx	lr

0800c3ea <HAL_HRTIM_SynchronizationEventCallback>:
  * @brief  Callback function invoked when a synchronization input event is received
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SynchronizationEventCallback(HRTIM_HandleTypeDef *hhrtim)
{
 800c3ea:	b480      	push	{r7}
 800c3ec:	b083      	sub	sp, #12
 800c3ee:	af00      	add	r7, sp, #0
 800c3f0:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SynchronizationEventCallback could be implemented in the user file
   */
}
 800c3f2:	bf00      	nop
 800c3f4:	370c      	adds	r7, #12
 800c3f6:	46bd      	mov	sp, r7
 800c3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3fc:	4770      	bx	lr

0800c3fe <HAL_HRTIM_RegistersUpdateCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_RegistersUpdateCallback(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t TimerIdx)
{
 800c3fe:	b480      	push	{r7}
 800c400:	b083      	sub	sp, #12
 800c402:	af00      	add	r7, sp, #0
 800c404:	6078      	str	r0, [r7, #4]
 800c406:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RegistersUpdateCallback could be implemented in the user file
   */
}
 800c408:	bf00      	nop
 800c40a:	370c      	adds	r7, #12
 800c40c:	46bd      	mov	sp, r7
 800c40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c412:	4770      	bx	lr

0800c414 <HAL_HRTIM_RepetitionEventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_RepetitionEventCallback(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t TimerIdx)
{
 800c414:	b480      	push	{r7}
 800c416:	b083      	sub	sp, #12
 800c418:	af00      	add	r7, sp, #0
 800c41a:	6078      	str	r0, [r7, #4]
 800c41c:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RepetitionEventCallback could be implemented in the user file
   */
}
 800c41e:	bf00      	nop
 800c420:	370c      	adds	r7, #12
 800c422:	46bd      	mov	sp, r7
 800c424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c428:	4770      	bx	lr

0800c42a <HAL_HRTIM_Compare1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare1EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 800c42a:	b480      	push	{r7}
 800c42c:	b083      	sub	sp, #12
 800c42e:	af00      	add	r7, sp, #0
 800c430:	6078      	str	r0, [r7, #4]
 800c432:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare1EventCallback could be implemented in the user file
   */
}
 800c434:	bf00      	nop
 800c436:	370c      	adds	r7, #12
 800c438:	46bd      	mov	sp, r7
 800c43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c43e:	4770      	bx	lr

0800c440 <HAL_HRTIM_Compare2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  */
__weak void HAL_HRTIM_Compare2EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 800c440:	b480      	push	{r7}
 800c442:	b083      	sub	sp, #12
 800c444:	af00      	add	r7, sp, #0
 800c446:	6078      	str	r0, [r7, #4]
 800c448:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare2EventCallback could be implemented in the user file
   */
}
 800c44a:	bf00      	nop
 800c44c:	370c      	adds	r7, #12
 800c44e:	46bd      	mov	sp, r7
 800c450:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c454:	4770      	bx	lr

0800c456 <HAL_HRTIM_Compare3EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare3EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 800c456:	b480      	push	{r7}
 800c458:	b083      	sub	sp, #12
 800c45a:	af00      	add	r7, sp, #0
 800c45c:	6078      	str	r0, [r7, #4]
 800c45e:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare3EventCallback could be implemented in the user file
   */
}
 800c460:	bf00      	nop
 800c462:	370c      	adds	r7, #12
 800c464:	46bd      	mov	sp, r7
 800c466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c46a:	4770      	bx	lr

0800c46c <HAL_HRTIM_Compare4EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare4EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 800c46c:	b480      	push	{r7}
 800c46e:	b083      	sub	sp, #12
 800c470:	af00      	add	r7, sp, #0
 800c472:	6078      	str	r0, [r7, #4]
 800c474:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare4EventCallback could be implemented in the user file
   */
}
 800c476:	bf00      	nop
 800c478:	370c      	adds	r7, #12
 800c47a:	46bd      	mov	sp, r7
 800c47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c480:	4770      	bx	lr

0800c482 <HAL_HRTIM_Capture1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Capture1EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 800c482:	b480      	push	{r7}
 800c484:	b083      	sub	sp, #12
 800c486:	af00      	add	r7, sp, #0
 800c488:	6078      	str	r0, [r7, #4]
 800c48a:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture1EventCallback could be implemented in the user file
   */
}
 800c48c:	bf00      	nop
 800c48e:	370c      	adds	r7, #12
 800c490:	46bd      	mov	sp, r7
 800c492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c496:	4770      	bx	lr

0800c498 <HAL_HRTIM_Capture2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Capture2EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 800c498:	b480      	push	{r7}
 800c49a:	b083      	sub	sp, #12
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	6078      	str	r0, [r7, #4]
 800c4a0:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture2EventCallback could be implemented in the user file
   */
}
 800c4a2:	bf00      	nop
 800c4a4:	370c      	adds	r7, #12
 800c4a6:	46bd      	mov	sp, r7
 800c4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ac:	4770      	bx	lr

0800c4ae <HAL_HRTIM_DelayedProtectionCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_DelayedProtectionCallback(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx)
{
 800c4ae:	b480      	push	{r7}
 800c4b0:	b083      	sub	sp, #12
 800c4b2:	af00      	add	r7, sp, #0
 800c4b4:	6078      	str	r0, [r7, #4]
 800c4b6:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_DelayedProtectionCallback could be implemented in the user file
   */
}
 800c4b8:	bf00      	nop
 800c4ba:	370c      	adds	r7, #12
 800c4bc:	46bd      	mov	sp, r7
 800c4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c2:	4770      	bx	lr

0800c4c4 <HAL_HRTIM_CounterResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_CounterResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 800c4c4:	b480      	push	{r7}
 800c4c6:	b083      	sub	sp, #12
 800c4c8:	af00      	add	r7, sp, #0
 800c4ca:	6078      	str	r0, [r7, #4]
 800c4cc:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_CounterResetCallback could be implemented in the user file
   */
}
 800c4ce:	bf00      	nop
 800c4d0:	370c      	adds	r7, #12
 800c4d2:	46bd      	mov	sp, r7
 800c4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d8:	4770      	bx	lr

0800c4da <HAL_HRTIM_Output1SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output1SetCallback(HRTIM_HandleTypeDef *hhrtim,
                                         uint32_t TimerIdx)
{
 800c4da:	b480      	push	{r7}
 800c4dc:	b083      	sub	sp, #12
 800c4de:	af00      	add	r7, sp, #0
 800c4e0:	6078      	str	r0, [r7, #4]
 800c4e2:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1SetCallback could be implemented in the user file
   */
}
 800c4e4:	bf00      	nop
 800c4e6:	370c      	adds	r7, #12
 800c4e8:	46bd      	mov	sp, r7
 800c4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ee:	4770      	bx	lr

0800c4f0 <HAL_HRTIM_Output1ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output1ResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 800c4f0:	b480      	push	{r7}
 800c4f2:	b083      	sub	sp, #12
 800c4f4:	af00      	add	r7, sp, #0
 800c4f6:	6078      	str	r0, [r7, #4]
 800c4f8:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1ResetCallback could be implemented in the user file
   */
}
 800c4fa:	bf00      	nop
 800c4fc:	370c      	adds	r7, #12
 800c4fe:	46bd      	mov	sp, r7
 800c500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c504:	4770      	bx	lr

0800c506 <HAL_HRTIM_Output2SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output2SetCallback(HRTIM_HandleTypeDef *hhrtim,
                                         uint32_t TimerIdx)
{
 800c506:	b480      	push	{r7}
 800c508:	b083      	sub	sp, #12
 800c50a:	af00      	add	r7, sp, #0
 800c50c:	6078      	str	r0, [r7, #4]
 800c50e:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2SetCallback could be implemented in the user file
   */
}
 800c510:	bf00      	nop
 800c512:	370c      	adds	r7, #12
 800c514:	46bd      	mov	sp, r7
 800c516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c51a:	4770      	bx	lr

0800c51c <HAL_HRTIM_Output2ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output2ResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 800c51c:	b480      	push	{r7}
 800c51e:	b083      	sub	sp, #12
 800c520:	af00      	add	r7, sp, #0
 800c522:	6078      	str	r0, [r7, #4]
 800c524:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2ResetCallback could be implemented in the user file
   */
}
 800c526:	bf00      	nop
 800c528:	370c      	adds	r7, #12
 800c52a:	46bd      	mov	sp, r7
 800c52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c530:	4770      	bx	lr

0800c532 <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 800c532:	b480      	push	{r7}
 800c534:	b085      	sub	sp, #20
 800c536:	af00      	add	r7, sp, #0
 800c538:	6078      	str	r0, [r7, #4]
 800c53a:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	f023 0307 	bic.w	r3, r3, #7
 800c54a:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 800c54c:	683b      	ldr	r3, [r7, #0]
 800c54e:	689b      	ldr	r3, [r3, #8]
 800c550:	68fa      	ldr	r2, [r7, #12]
 800c552:	4313      	orrs	r3, r2
 800c554:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	f023 0318 	bic.w	r3, r3, #24
 800c55c:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 800c55e:	683b      	ldr	r3, [r7, #0]
 800c560:	68db      	ldr	r3, [r3, #12]
 800c562:	68fa      	ldr	r2, [r7, #12]
 800c564:	4313      	orrs	r3, r2
 800c566:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	68fa      	ldr	r2, [r7, #12]
 800c56e:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	683a      	ldr	r2, [r7, #0]
 800c576:	6812      	ldr	r2, [r2, #0]
 800c578:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	683a      	ldr	r2, [r7, #0]
 800c580:	6852      	ldr	r2, [r2, #4]
 800c582:	619a      	str	r2, [r3, #24]
}
 800c584:	bf00      	nop
 800c586:	3714      	adds	r7, #20
 800c588:	46bd      	mov	sp, r7
 800c58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c58e:	4770      	bx	lr

0800c590 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                        uint32_t TimerIdx,
                                        const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 800c590:	b480      	push	{r7}
 800c592:	b087      	sub	sp, #28
 800c594:	af00      	add	r7, sp, #0
 800c596:	60f8      	str	r0, [r7, #12]
 800c598:	60b9      	str	r1, [r7, #8]
 800c59a:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	681a      	ldr	r2, [r3, #0]
 800c5a0:	68bb      	ldr	r3, [r7, #8]
 800c5a2:	3301      	adds	r3, #1
 800c5a4:	01db      	lsls	r3, r3, #7
 800c5a6:	4413      	add	r3, r2
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 800c5ac:	697b      	ldr	r3, [r7, #20]
 800c5ae:	f023 0307 	bic.w	r3, r3, #7
 800c5b2:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	689b      	ldr	r3, [r3, #8]
 800c5b8:	697a      	ldr	r2, [r7, #20]
 800c5ba:	4313      	orrs	r3, r2
 800c5bc:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 800c5be:	697b      	ldr	r3, [r7, #20]
 800c5c0:	f023 0318 	bic.w	r3, r3, #24
 800c5c4:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	68db      	ldr	r3, [r3, #12]
 800c5ca:	697a      	ldr	r2, [r7, #20]
 800c5cc:	4313      	orrs	r3, r2
 800c5ce:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	681a      	ldr	r2, [r3, #0]
 800c5d4:	68bb      	ldr	r3, [r7, #8]
 800c5d6:	3301      	adds	r3, #1
 800c5d8:	01db      	lsls	r3, r3, #7
 800c5da:	4413      	add	r3, r2
 800c5dc:	697a      	ldr	r2, [r7, #20]
 800c5de:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	6819      	ldr	r1, [r3, #0]
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681a      	ldr	r2, [r3, #0]
 800c5e8:	68bb      	ldr	r3, [r7, #8]
 800c5ea:	01db      	lsls	r3, r3, #7
 800c5ec:	440b      	add	r3, r1
 800c5ee:	3394      	adds	r3, #148	@ 0x94
 800c5f0:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	6819      	ldr	r1, [r3, #0]
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	685a      	ldr	r2, [r3, #4]
 800c5fa:	68bb      	ldr	r3, [r7, #8]
 800c5fc:	01db      	lsls	r3, r3, #7
 800c5fe:	440b      	add	r3, r1
 800c600:	3398      	adds	r3, #152	@ 0x98
 800c602:	601a      	str	r2, [r3, #0]
}
 800c604:	bf00      	nop
 800c606:	371c      	adds	r7, #28
 800c608:	46bd      	mov	sp, r7
 800c60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c60e:	4770      	bx	lr

0800c610 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                        const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 800c610:	b480      	push	{r7}
 800c612:	b085      	sub	sp, #20
 800c614:	af00      	add	r7, sp, #0
 800c616:	6078      	str	r0, [r7, #4]
 800c618:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 800c62a:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	f023 0320 	bic.w	r3, r3, #32
 800c632:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 800c634:	683b      	ldr	r3, [r7, #0]
 800c636:	695b      	ldr	r3, [r3, #20]
 800c638:	68fa      	ldr	r2, [r7, #12]
 800c63a:	4313      	orrs	r3, r2
 800c63c:	60fb      	str	r3, [r7, #12]

  /* INTLVD bits are set to 00 */
  hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c644:	60fb      	str	r3, [r7, #12]
  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 800c646:	683b      	ldr	r3, [r7, #0]
 800c648:	695b      	ldr	r3, [r3, #20]
 800c64a:	2b20      	cmp	r3, #32
 800c64c:	d003      	beq.n	800c656 <HRTIM_MasterWaveform_Config+0x46>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 800c64e:	683b      	ldr	r3, [r7, #0]
 800c650:	699b      	ldr	r3, [r3, #24]
 800c652:	2b02      	cmp	r3, #2
 800c654:	d108      	bne.n	800c668 <HRTIM_MasterWaveform_Config+0x58>
  {
    /* INTLVD bits set to 00 */
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c65c:	60fb      	str	r3, [r7, #12]
    hrtim_mcr |= (HRTIM_MCR_HALF);
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	f043 0320 	orr.w	r3, r3, #32
 800c664:	60fb      	str	r3, [r7, #12]
 800c666:	e021      	b.n	800c6ac <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 800c668:	683b      	ldr	r3, [r7, #0]
 800c66a:	699b      	ldr	r3, [r3, #24]
 800c66c:	2b03      	cmp	r3, #3
 800c66e:	d108      	bne.n	800c682 <HRTIM_MasterWaveform_Config+0x72>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_0);
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c676:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_1);
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c67e:	60fb      	str	r3, [r7, #12]
 800c680:	e014      	b.n	800c6ac <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 800c682:	683b      	ldr	r3, [r7, #0]
 800c684:	699b      	ldr	r3, [r3, #24]
 800c686:	2b04      	cmp	r3, #4
 800c688:	d108      	bne.n	800c69c <HRTIM_MasterWaveform_Config+0x8c>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_1);
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c690:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_0);
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c698:	60fb      	str	r3, [r7, #12]
 800c69a:	e007      	b.n	800c6ac <HRTIM_MasterWaveform_Config+0x9c>
  }
  else
  {
    hrtim_mcr &= ~(HRTIM_MCR_HALF);
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	f023 0320 	bic.w	r3, r3, #32
 800c6a2:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c6aa:	60fb      	str	r3, [r7, #12]
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c6b2:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 800c6b4:	683b      	ldr	r3, [r7, #0]
 800c6b6:	69db      	ldr	r3, [r3, #28]
 800c6b8:	68fa      	ldr	r2, [r7, #12]
 800c6ba:	4313      	orrs	r3, r2
 800c6bc:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c6c4:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 800c6c6:	683b      	ldr	r3, [r7, #0]
 800c6c8:	6a1b      	ldr	r3, [r3, #32]
 800c6ca:	68fa      	ldr	r2, [r7, #12]
 800c6cc:	4313      	orrs	r3, r2
 800c6ce:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800c6d6:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 800c6d8:	683b      	ldr	r3, [r7, #0]
 800c6da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c6dc:	68fa      	ldr	r2, [r7, #12]
 800c6de:	4313      	orrs	r3, r2
 800c6e0:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 800c6e8:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 800c6ea:	683b      	ldr	r3, [r7, #0]
 800c6ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6ee:	68fa      	ldr	r2, [r7, #12]
 800c6f0:	4313      	orrs	r3, r2
 800c6f2:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800c6fa:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 800c6fc:	683b      	ldr	r3, [r7, #0]
 800c6fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c700:	009b      	lsls	r3, r3, #2
 800c702:	68fa      	ldr	r2, [r7, #12]
 800c704:	4313      	orrs	r3, r2
 800c706:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c70e:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 800c710:	683b      	ldr	r3, [r7, #0]
 800c712:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c714:	68fa      	ldr	r2, [r7, #12]
 800c716:	4313      	orrs	r3, r2
 800c718:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 800c71a:	68bb      	ldr	r3, [r7, #8]
 800c71c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c720:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 800c722:	683b      	ldr	r3, [r7, #0]
 800c724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c726:	68ba      	ldr	r2, [r7, #8]
 800c728:	4313      	orrs	r3, r2
 800c72a:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	68fa      	ldr	r2, [r7, #12]
 800c732:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	68ba      	ldr	r2, [r7, #8]
 800c73a:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 800c73e:	bf00      	nop
 800c740:	3714      	adds	r7, #20
 800c742:	46bd      	mov	sp, r7
 800c744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c748:	4770      	bx	lr
	...

0800c74c <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 800c74c:	b480      	push	{r7}
 800c74e:	b08b      	sub	sp, #44	@ 0x2c
 800c750:	af00      	add	r7, sp, #0
 800c752:	60f8      	str	r0, [r7, #12]
 800c754:	60b9      	str	r1, [r7, #8]
 800c756:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	681a      	ldr	r2, [r3, #0]
 800c75c:	68bb      	ldr	r3, [r7, #8]
 800c75e:	3301      	adds	r3, #1
 800c760:	01db      	lsls	r3, r3, #7
 800c762:	4413      	add	r3, r2
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	68fa      	ldr	r2, [r7, #12]
 800c768:	6811      	ldr	r1, [r2, #0]
 800c76a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800c76e:	68bb      	ldr	r3, [r7, #8]
 800c770:	3301      	adds	r3, #1
 800c772:	01db      	lsls	r3, r3, #7
 800c774:	440b      	add	r3, r1
 800c776:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	681a      	ldr	r2, [r3, #0]
 800c77c:	68bb      	ldr	r3, [r7, #8]
 800c77e:	3301      	adds	r3, #1
 800c780:	01db      	lsls	r3, r3, #7
 800c782:	4413      	add	r3, r2
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	681a      	ldr	r2, [r3, #0]
 800c78c:	68bb      	ldr	r3, [r7, #8]
 800c78e:	01db      	lsls	r3, r3, #7
 800c790:	4413      	add	r3, r2
 800c792:	33e8      	adds	r3, #232	@ 0xe8
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	681a      	ldr	r2, [r3, #0]
 800c79c:	68bb      	ldr	r3, [r7, #8]
 800c79e:	01db      	lsls	r3, r3, #7
 800c7a0:	4413      	add	r3, r2
 800c7a2:	33e4      	adds	r3, #228	@ 0xe4
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 800c7b0:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 800c7b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7b4:	f023 0320 	bic.w	r3, r3, #32
 800c7b8:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	695b      	ldr	r3, [r3, #20]
 800c7be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7c0:	4313      	orrs	r3, r2
 800c7c2:	627b      	str	r3, [r7, #36]	@ 0x24

  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	695b      	ldr	r3, [r3, #20]
 800c7c8:	2b20      	cmp	r3, #32
 800c7ca:	d003      	beq.n	800c7d4 <HRTIM_TimingUnitWaveform_Config+0x88>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	699b      	ldr	r3, [r3, #24]
 800c7d0:	2b02      	cmp	r3, #2
 800c7d2:	d108      	bne.n	800c7e6 <HRTIM_TimingUnitWaveform_Config+0x9a>
  {
    /* INTLVD bits set to 00 */
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 800c7d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7d6:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 800c7da:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr |= (HRTIM_TIMCR_HALF);
 800c7dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7de:	f043 0320 	orr.w	r3, r3, #32
 800c7e2:	627b      	str	r3, [r7, #36]	@ 0x24
 800c7e4:	e021      	b.n	800c82a <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	699b      	ldr	r3, [r3, #24]
 800c7ea:	2b03      	cmp	r3, #3
 800c7ec:	d108      	bne.n	800c800 <HRTIM_TimingUnitWaveform_Config+0xb4>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_0);
 800c7ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c7f4:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_1);
 800c7f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c7fc:	627b      	str	r3, [r7, #36]	@ 0x24
 800c7fe:	e014      	b.n	800c82a <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	699b      	ldr	r3, [r3, #24]
 800c804:	2b04      	cmp	r3, #4
 800c806:	d108      	bne.n	800c81a <HRTIM_TimingUnitWaveform_Config+0xce>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_1);
 800c808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c80a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c80e:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_0);
 800c810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c812:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c816:	627b      	str	r3, [r7, #36]	@ 0x24
 800c818:	e007      	b.n	800c82a <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else
  {
    hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 800c81a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c81c:	f023 0320 	bic.w	r3, r3, #32
 800c820:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 800c822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c824:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 800c828:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 800c82a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c82c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c830:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	69db      	ldr	r3, [r3, #28]
 800c836:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c838:	4313      	orrs	r3, r2
 800c83a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 800c83c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c83e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c842:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	6a1b      	ldr	r3, [r3, #32]
 800c848:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c84a:	4313      	orrs	r3, r2
 800c84c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 800c84e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c850:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800c854:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c85a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c85c:	4313      	orrs	r3, r2
 800c85e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 800c860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c862:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 800c866:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c86c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c86e:	4313      	orrs	r3, r2
 800c870:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 800c872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c874:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800c878:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c87e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c880:	4313      	orrs	r3, r2
 800c882:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 800c884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c886:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c88a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c890:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c894:	d103      	bne.n	800c89e <HRTIM_TimingUnitWaveform_Config+0x152>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 800c896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c898:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c89c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 800c89e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c8a4:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c8ac:	4313      	orrs	r3, r2
 800c8ae:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 800c8b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c8b6:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c8bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c8be:	4313      	orrs	r3, r2
 800c8c0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 800c8c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8c4:	f023 73fc 	bic.w	r3, r3, #33030144	@ 0x1f80000
 800c8c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c8cc:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c8d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c8d4:	4313      	orrs	r3, r2
 800c8d6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 800c8d8:	69bb      	ldr	r3, [r7, #24]
 800c8da:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800c8de:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c8e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c8e8:	69ba      	ldr	r2, [r7, #24]
 800c8ea:	4313      	orrs	r3, r2
 800c8ec:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 800c8ee:	69bb      	ldr	r3, [r7, #24]
 800c8f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c8f4:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c8fa:	69ba      	ldr	r2, [r7, #24]
 800c8fc:	4313      	orrs	r3, r2
 800c8fe:	61bb      	str	r3, [r7, #24]

  /* Enable/Disable dead time insertion at timer level */
  hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 800c900:	6a3b      	ldr	r3, [r7, #32]
 800c902:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c906:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c90c:	6a3a      	ldr	r2, [r7, #32]
 800c90e:	4313      	orrs	r3, r2
 800c910:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if (((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c916:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 800c91a:	d004      	beq.n	800c926 <HRTIM_TimingUnitWaveform_Config+0x1da>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c920:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 800c924:	d103      	bne.n	800c92e <HRTIM_TimingUnitWaveform_Config+0x1e2>
      || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c92a:	2b40      	cmp	r3, #64	@ 0x40
 800c92c:	d108      	bne.n	800c940 <HRTIM_TimingUnitWaveform_Config+0x1f4>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT | HRTIM_OUTR_DLYPRTEN);
 800c92e:	6a3b      	ldr	r3, [r7, #32]
 800c930:	f423 53f0 	bic.w	r3, r3, #7680	@ 0x1e00
 800c934:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c93a:	6a3a      	ldr	r2, [r7, #32]
 800c93c:	4313      	orrs	r3, r2
 800c93e:	623b      	str	r3, [r7, #32]
  }

  /* Set the BIAR mode : one bit for both outputs */
  hrtim_timoutr &= ~(HRTIM_OUTR_BIAR);
 800c940:	6a3b      	ldr	r3, [r7, #32]
 800c942:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c946:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= (pTimerCfg->BalancedIdleAutomaticResume);
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c94c:	6a3a      	ldr	r2, [r7, #32]
 800c94e:	4313      	orrs	r3, r2
 800c950:	623b      	str	r3, [r7, #32]

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c956:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 800c958:	68bb      	ldr	r3, [r7, #8]
 800c95a:	2b05      	cmp	r3, #5
 800c95c:	d850      	bhi.n	800ca00 <HRTIM_TimingUnitWaveform_Config+0x2b4>
 800c95e:	a201      	add	r2, pc, #4	@ (adr r2, 800c964 <HRTIM_TimingUnitWaveform_Config+0x218>)
 800c960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c964:	0800c97d 	.word	0x0800c97d
 800c968:	0800c993 	.word	0x0800c993
 800c96c:	0800c9a9 	.word	0x0800c9a9
 800c970:	0800c9bf 	.word	0x0800c9bf
 800c974:	0800c9d5 	.word	0x0800c9d5
 800c978:	0800c9eb 	.word	0x0800c9eb
  {
    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 800c97c:	69fb      	ldr	r3, [r7, #28]
 800c97e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c982:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 1U);
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c988:	005b      	lsls	r3, r3, #1
 800c98a:	69fa      	ldr	r2, [r7, #28]
 800c98c:	4313      	orrs	r3, r2
 800c98e:	61fb      	str	r3, [r7, #28]
      break;
 800c990:	e037      	b.n	800ca02 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 800c992:	69fb      	ldr	r3, [r7, #28]
 800c994:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c998:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 2U);
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c99e:	009b      	lsls	r3, r3, #2
 800c9a0:	69fa      	ldr	r2, [r7, #28]
 800c9a2:	4313      	orrs	r3, r2
 800c9a4:	61fb      	str	r3, [r7, #28]
      break;
 800c9a6:	e02c      	b.n	800ca02 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 800c9a8:	69fb      	ldr	r3, [r7, #28]
 800c9aa:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800c9ae:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 3U);
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c9b4:	00db      	lsls	r3, r3, #3
 800c9b6:	69fa      	ldr	r2, [r7, #28]
 800c9b8:	4313      	orrs	r3, r2
 800c9ba:	61fb      	str	r3, [r7, #28]
      break;
 800c9bc:	e021      	b.n	800ca02 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 800c9be:	69fb      	ldr	r3, [r7, #28]
 800c9c0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c9c4:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 4U);
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c9ca:	011b      	lsls	r3, r3, #4
 800c9cc:	69fa      	ldr	r2, [r7, #28]
 800c9ce:	4313      	orrs	r3, r2
 800c9d0:	61fb      	str	r3, [r7, #28]
      break;
 800c9d2:	e016      	b.n	800ca02 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 800c9d4:	69fb      	ldr	r3, [r7, #28]
 800c9d6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c9da:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 5U);
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c9e0:	015b      	lsls	r3, r3, #5
 800c9e2:	69fa      	ldr	r2, [r7, #28]
 800c9e4:	4313      	orrs	r3, r2
 800c9e6:	61fb      	str	r3, [r7, #28]
      break;
 800c9e8:	e00b      	b.n	800ca02 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TFBM);
 800c9ea:	69fb      	ldr	r3, [r7, #28]
 800c9ec:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800c9f0:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 6U);
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c9f6:	019b      	lsls	r3, r3, #6
 800c9f8:	69fa      	ldr	r2, [r7, #28]
 800c9fa:	4313      	orrs	r3, r2
 800c9fc:	61fb      	str	r3, [r7, #28]
      break;
 800c9fe:	e000      	b.n	800ca02 <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    default:
      break;
 800ca00:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	681a      	ldr	r2, [r3, #0]
 800ca06:	68bb      	ldr	r3, [r7, #8]
 800ca08:	3301      	adds	r3, #1
 800ca0a:	01db      	lsls	r3, r3, #7
 800ca0c:	4413      	add	r3, r2
 800ca0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ca10:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	681a      	ldr	r2, [r3, #0]
 800ca16:	68bb      	ldr	r3, [r7, #8]
 800ca18:	01db      	lsls	r3, r3, #7
 800ca1a:	4413      	add	r3, r2
 800ca1c:	33e8      	adds	r3, #232	@ 0xe8
 800ca1e:	69ba      	ldr	r2, [r7, #24]
 800ca20:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	681a      	ldr	r2, [r3, #0]
 800ca26:	68bb      	ldr	r3, [r7, #8]
 800ca28:	01db      	lsls	r3, r3, #7
 800ca2a:	4413      	add	r3, r2
 800ca2c:	33e4      	adds	r3, #228	@ 0xe4
 800ca2e:	6a3a      	ldr	r2, [r7, #32]
 800ca30:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	681a      	ldr	r2, [r3, #0]
 800ca36:	68bb      	ldr	r3, [r7, #8]
 800ca38:	01db      	lsls	r3, r3, #7
 800ca3a:	4413      	add	r3, r2
 800ca3c:	33d4      	adds	r3, #212	@ 0xd4
 800ca3e:	697a      	ldr	r2, [r7, #20]
 800ca40:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	69fa      	ldr	r2, [r7, #28]
 800ca48:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 800ca4c:	bf00      	nop
 800ca4e:	372c      	adds	r7, #44	@ 0x2c
 800ca50:	46bd      	mov	sp, r7
 800ca52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca56:	4770      	bx	lr

0800ca58 <HRTIM_TimingUnitWaveform_Control>:
  * @retval None
  */
static void HRTIM_TimingUnitWaveform_Control(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 800ca58:	b480      	push	{r7}
 800ca5a:	b087      	sub	sp, #28
 800ca5c:	af00      	add	r7, sp, #0
 800ca5e:	60f8      	str	r0, [r7, #12]
 800ca60:	60b9      	str	r1, [r7, #8]
 800ca62:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr2;

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr2 = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2;
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	681a      	ldr	r2, [r3, #0]
 800ca68:	68bb      	ldr	r3, [r7, #8]
 800ca6a:	01db      	lsls	r3, r3, #7
 800ca6c:	4413      	add	r3, r2
 800ca6e:	33ec      	adds	r3, #236	@ 0xec
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	617b      	str	r3, [r7, #20]

  /* Set the UpDown counting Mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_UDM);
 800ca74:	697b      	ldr	r3, [r7, #20]
 800ca76:	f023 0310 	bic.w	r3, r3, #16
 800ca7a:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= (pTimerCtl->UpDownMode << HRTIM_TIMCR2_UDM_Pos) ;
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	011b      	lsls	r3, r3, #4
 800ca82:	697a      	ldr	r2, [r7, #20]
 800ca84:	4313      	orrs	r3, r2
 800ca86:	617b      	str	r3, [r7, #20]

  /* Set the TrigHalf Mode : requires the counter to be disabled */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_TRGHLF);
 800ca88:	697b      	ldr	r3, [r7, #20]
 800ca8a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ca8e:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->TrigHalf;
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	685b      	ldr	r3, [r3, #4]
 800ca94:	697a      	ldr	r2, [r7, #20]
 800ca96:	4313      	orrs	r3, r2
 800ca98:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP1);
 800ca9a:	697b      	ldr	r3, [r7, #20]
 800ca9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800caa0:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP1;
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	68db      	ldr	r3, [r3, #12]
 800caa6:	697a      	ldr	r2, [r7, #20]
 800caa8:	4313      	orrs	r3, r2
 800caaa:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP3);
 800caac:	697b      	ldr	r3, [r7, #20]
 800caae:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800cab2:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP3;
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	689b      	ldr	r3, [r3, #8]
 800cab8:	697a      	ldr	r2, [r7, #20]
 800caba:	4313      	orrs	r3, r2
 800cabc:	617b      	str	r3, [r7, #20]

  if (pTimerCtl->DualChannelDacEnable == HRTIM_TIMER_DCDE_ENABLED)
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	699b      	ldr	r3, [r3, #24]
 800cac2:	2b01      	cmp	r3, #1
 800cac4:	d11a      	bne.n	800cafc <HRTIM_TimingUnitWaveform_Control+0xa4>
  {
    /* Set the DualChannel DAC Reset trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDR);
 800cac6:	697b      	ldr	r3, [r7, #20]
 800cac8:	f023 0304 	bic.w	r3, r3, #4
 800cacc:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacReset;
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	691b      	ldr	r3, [r3, #16]
 800cad2:	697a      	ldr	r2, [r7, #20]
 800cad4:	4313      	orrs	r3, r2
 800cad6:	617b      	str	r3, [r7, #20]

    /* Set the DualChannel DAC Step trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDS);
 800cad8:	697b      	ldr	r3, [r7, #20]
 800cada:	f023 0302 	bic.w	r3, r3, #2
 800cade:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacStep;
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	695b      	ldr	r3, [r3, #20]
 800cae4:	697a      	ldr	r2, [r7, #20]
 800cae6:	4313      	orrs	r3, r2
 800cae8:	617b      	str	r3, [r7, #20]

    /* Enable the DualChannel DAC trigger */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDE);
 800caea:	697b      	ldr	r3, [r7, #20]
 800caec:	f023 0301 	bic.w	r3, r3, #1
 800caf0:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacEnable;
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	699b      	ldr	r3, [r3, #24]
 800caf6:	697a      	ldr	r2, [r7, #20]
 800caf8:	4313      	orrs	r3, r2
 800cafa:	617b      	str	r3, [r7, #20]
  }
  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2  = hrtim_timcr2;
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	681a      	ldr	r2, [r3, #0]
 800cb00:	68bb      	ldr	r3, [r7, #8]
 800cb02:	01db      	lsls	r3, r3, #7
 800cb04:	4413      	add	r3, r2
 800cb06:	33ec      	adds	r3, #236	@ 0xec
 800cb08:	697a      	ldr	r2, [r7, #20]
 800cb0a:	601a      	str	r2, [r3, #0]

}
 800cb0c:	bf00      	nop
 800cb0e:	371c      	adds	r7, #28
 800cb10:	46bd      	mov	sp, r7
 800cb12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb16:	4770      	bx	lr

0800cb18 <HRTIM_TimingUnitRollOver_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitRollOver_Config(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             uint32_t pRollOverMode)
{
 800cb18:	b480      	push	{r7}
 800cb1a:	b087      	sub	sp, #28
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	60f8      	str	r0, [r7, #12]
 800cb20:	60b9      	str	r1, [r7, #8]
 800cb22:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr2;

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr2 = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2;
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	681a      	ldr	r2, [r3, #0]
 800cb28:	68bb      	ldr	r3, [r7, #8]
 800cb2a:	01db      	lsls	r3, r3, #7
 800cb2c:	4413      	add	r3, r2
 800cb2e:	33ec      	adds	r3, #236	@ 0xec
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	617b      	str	r3, [r7, #20]

  if ((hrtim_timcr2 & HRTIM_TIMCR2_UDM) != 0U)
 800cb34:	697b      	ldr	r3, [r7, #20]
 800cb36:	f003 0310 	and.w	r3, r3, #16
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d014      	beq.n	800cb68 <HRTIM_TimingUnitRollOver_Config+0x50>
  {
    /* xxROM bitfield must be reset before programming a new value */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_ROM | HRTIM_TIMCR2_OUTROM |
 800cb3e:	697b      	ldr	r3, [r7, #20]
 800cb40:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800cb44:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800cb48:	617b      	str	r3, [r7, #20]
                      HRTIM_TIMCR2_ADROM | HRTIM_TIMCR2_BMROM | HRTIM_TIMCR2_FEROM);

    /* Update the HRTIM TIMxCR2 register */
    hrtim_timcr2 |= pRollOverMode & (HRTIM_TIMCR2_ROM | HRTIM_TIMCR2_OUTROM |
 800cb4a:	687a      	ldr	r2, [r7, #4]
 800cb4c:	f64f 73c0 	movw	r3, #65472	@ 0xffc0
 800cb50:	4013      	ands	r3, r2
 800cb52:	697a      	ldr	r2, [r7, #20]
 800cb54:	4313      	orrs	r3, r2
 800cb56:	617b      	str	r3, [r7, #20]
                                     HRTIM_TIMCR2_ADROM | HRTIM_TIMCR2_BMROM | HRTIM_TIMCR2_FEROM);

    hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2 = hrtim_timcr2;
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	681a      	ldr	r2, [r3, #0]
 800cb5c:	68bb      	ldr	r3, [r7, #8]
 800cb5e:	01db      	lsls	r3, r3, #7
 800cb60:	4413      	add	r3, r2
 800cb62:	33ec      	adds	r3, #236	@ 0xec
 800cb64:	697a      	ldr	r2, [r7, #20]
 800cb66:	601a      	str	r2, [r3, #0]
  }
}
 800cb68:	bf00      	nop
 800cb6a:	371c      	adds	r7, #28
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb72:	4770      	bx	lr

0800cb74 <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 800cb74:	b480      	push	{r7}
 800cb76:	b089      	sub	sp, #36	@ 0x24
 800cb78:	af00      	add	r7, sp, #0
 800cb7a:	60f8      	str	r0, [r7, #12]
 800cb7c:	60b9      	str	r1, [r7, #8]
 800cb7e:	607a      	str	r2, [r7, #4]
 800cb80:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 800cb82:	2300      	movs	r3, #0
 800cb84:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	681a      	ldr	r2, [r3, #0]
 800cb8a:	68bb      	ldr	r3, [r7, #8]
 800cb8c:	01db      	lsls	r3, r3, #7
 800cb8e:	4413      	add	r3, r2
 800cb90:	33e4      	adds	r3, #228	@ 0xe4
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	681a      	ldr	r2, [r3, #0]
 800cb9a:	68bb      	ldr	r3, [r7, #8]
 800cb9c:	01db      	lsls	r3, r3, #7
 800cb9e:	4413      	add	r3, r2
 800cba0:	33b8      	adds	r3, #184	@ 0xb8
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	617b      	str	r3, [r7, #20]

  switch (Output)
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cbac:	d05d      	beq.n	800cc6a <HRTIM_OutputConfig+0xf6>
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cbb4:	d86e      	bhi.n	800cc94 <HRTIM_OutputConfig+0x120>
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cbbc:	d042      	beq.n	800cc44 <HRTIM_OutputConfig+0xd0>
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cbc4:	d866      	bhi.n	800cc94 <HRTIM_OutputConfig+0x120>
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cbcc:	d04d      	beq.n	800cc6a <HRTIM_OutputConfig+0xf6>
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cbd4:	d85e      	bhi.n	800cc94 <HRTIM_OutputConfig+0x120>
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cbdc:	d032      	beq.n	800cc44 <HRTIM_OutputConfig+0xd0>
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cbe4:	d856      	bhi.n	800cc94 <HRTIM_OutputConfig+0x120>
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	2b80      	cmp	r3, #128	@ 0x80
 800cbea:	d03e      	beq.n	800cc6a <HRTIM_OutputConfig+0xf6>
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	2b80      	cmp	r3, #128	@ 0x80
 800cbf0:	d850      	bhi.n	800cc94 <HRTIM_OutputConfig+0x120>
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	2b40      	cmp	r3, #64	@ 0x40
 800cbf6:	d025      	beq.n	800cc44 <HRTIM_OutputConfig+0xd0>
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	2b40      	cmp	r3, #64	@ 0x40
 800cbfc:	d84a      	bhi.n	800cc94 <HRTIM_OutputConfig+0x120>
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	2b01      	cmp	r3, #1
 800cc02:	d01f      	beq.n	800cc44 <HRTIM_OutputConfig+0xd0>
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d044      	beq.n	800cc94 <HRTIM_OutputConfig+0x120>
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	2b20      	cmp	r3, #32
 800cc0e:	d841      	bhi.n	800cc94 <HRTIM_OutputConfig+0x120>
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	2b02      	cmp	r3, #2
 800cc14:	d33e      	bcc.n	800cc94 <HRTIM_OutputConfig+0x120>
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	3b02      	subs	r3, #2
 800cc1a:	2201      	movs	r2, #1
 800cc1c:	409a      	lsls	r2, r3
 800cc1e:	4b48      	ldr	r3, [pc, #288]	@ (800cd40 <HRTIM_OutputConfig+0x1cc>)
 800cc20:	4013      	ands	r3, r2
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	bf14      	ite	ne
 800cc26:	2301      	movne	r3, #1
 800cc28:	2300      	moveq	r3, #0
 800cc2a:	b2db      	uxtb	r3, r3
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d11c      	bne.n	800cc6a <HRTIM_OutputConfig+0xf6>
 800cc30:	f244 0304 	movw	r3, #16388	@ 0x4004
 800cc34:	4013      	ands	r3, r2
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	bf14      	ite	ne
 800cc3a:	2301      	movne	r3, #1
 800cc3c:	2300      	moveq	r3, #0
 800cc3e:	b2db      	uxtb	r3, r3
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d027      	beq.n	800cc94 <HRTIM_OutputConfig+0x120>
    case HRTIM_OUTPUT_TD1:
    case HRTIM_OUTPUT_TE1:
    case HRTIM_OUTPUT_TF1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	6819      	ldr	r1, [r3, #0]
 800cc48:	683b      	ldr	r3, [r7, #0]
 800cc4a:	685a      	ldr	r2, [r3, #4]
 800cc4c:	68bb      	ldr	r3, [r7, #8]
 800cc4e:	01db      	lsls	r3, r3, #7
 800cc50:	440b      	add	r3, r1
 800cc52:	33bc      	adds	r3, #188	@ 0xbc
 800cc54:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	6819      	ldr	r1, [r3, #0]
 800cc5a:	683b      	ldr	r3, [r7, #0]
 800cc5c:	689a      	ldr	r2, [r3, #8]
 800cc5e:	68bb      	ldr	r3, [r7, #8]
 800cc60:	01db      	lsls	r3, r3, #7
 800cc62:	440b      	add	r3, r1
 800cc64:	33c0      	adds	r3, #192	@ 0xc0
 800cc66:	601a      	str	r2, [r3, #0]
      break;
 800cc68:	e015      	b.n	800cc96 <HRTIM_OutputConfig+0x122>
    case HRTIM_OUTPUT_TD2:
    case HRTIM_OUTPUT_TE2:
    case HRTIM_OUTPUT_TF2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	6819      	ldr	r1, [r3, #0]
 800cc6e:	683b      	ldr	r3, [r7, #0]
 800cc70:	685a      	ldr	r2, [r3, #4]
 800cc72:	68bb      	ldr	r3, [r7, #8]
 800cc74:	01db      	lsls	r3, r3, #7
 800cc76:	440b      	add	r3, r1
 800cc78:	33c4      	adds	r3, #196	@ 0xc4
 800cc7a:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	6819      	ldr	r1, [r3, #0]
 800cc80:	683b      	ldr	r3, [r7, #0]
 800cc82:	689a      	ldr	r2, [r3, #8]
 800cc84:	68bb      	ldr	r3, [r7, #8]
 800cc86:	01db      	lsls	r3, r3, #7
 800cc88:	440b      	add	r3, r1
 800cc8a:	33c8      	adds	r3, #200	@ 0xc8
 800cc8c:	601a      	str	r2, [r3, #0]
      shift = 16U;
 800cc8e:	2310      	movs	r3, #16
 800cc90:	61bb      	str	r3, [r7, #24]
      break;
 800cc92:	e000      	b.n	800cc96 <HRTIM_OutputConfig+0x122>
    }

    default:
      break;
 800cc94:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1 |
                   HRTIM_OUTR_FAULT1 |
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 800cc96:	22fe      	movs	r2, #254	@ 0xfe
 800cc98:	69bb      	ldr	r3, [r7, #24]
 800cc9a:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 800cc9e:	43db      	mvns	r3, r3
 800cca0:	69fa      	ldr	r2, [r7, #28]
 800cca2:	4013      	ands	r3, r2
 800cca4:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 800cca6:	683b      	ldr	r3, [r7, #0]
 800cca8:	681a      	ldr	r2, [r3, #0]
 800ccaa:	69bb      	ldr	r3, [r7, #24]
 800ccac:	fa02 f303 	lsl.w	r3, r2, r3
 800ccb0:	69fa      	ldr	r2, [r7, #28]
 800ccb2:	4313      	orrs	r3, r2
 800ccb4:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 800ccb6:	683b      	ldr	r3, [r7, #0]
 800ccb8:	68da      	ldr	r2, [r3, #12]
 800ccba:	69bb      	ldr	r3, [r7, #24]
 800ccbc:	fa02 f303 	lsl.w	r3, r2, r3
 800ccc0:	69fa      	ldr	r2, [r7, #28]
 800ccc2:	4313      	orrs	r3, r2
 800ccc4:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 800ccc6:	683b      	ldr	r3, [r7, #0]
 800ccc8:	691a      	ldr	r2, [r3, #16]
 800ccca:	69bb      	ldr	r3, [r7, #24]
 800cccc:	fa02 f303 	lsl.w	r3, r2, r3
 800ccd0:	69fa      	ldr	r2, [r7, #28]
 800ccd2:	4313      	orrs	r3, r2
 800ccd4:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 800ccd6:	683b      	ldr	r3, [r7, #0]
 800ccd8:	695a      	ldr	r2, [r3, #20]
 800ccda:	69bb      	ldr	r3, [r7, #24]
 800ccdc:	fa02 f303 	lsl.w	r3, r2, r3
 800cce0:	69fa      	ldr	r2, [r7, #28]
 800cce2:	4313      	orrs	r3, r2
 800cce4:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 800cce6:	683b      	ldr	r3, [r7, #0]
 800cce8:	699a      	ldr	r2, [r3, #24]
 800ccea:	69bb      	ldr	r3, [r7, #24]
 800ccec:	fa02 f303 	lsl.w	r3, r2, r3
 800ccf0:	69fa      	ldr	r2, [r7, #28]
 800ccf2:	4313      	orrs	r3, r2
 800ccf4:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 800ccf6:	683b      	ldr	r3, [r7, #0]
 800ccf8:	691b      	ldr	r3, [r3, #16]
 800ccfa:	2b08      	cmp	r3, #8
 800ccfc:	d111      	bne.n	800cd22 <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 800ccfe:	697b      	ldr	r3, [r7, #20]
 800cd00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d10c      	bne.n	800cd22 <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 800cd08:	697b      	ldr	r3, [r7, #20]
 800cd0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d107      	bne.n	800cd22 <HRTIM_OutputConfig+0x1ae>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 800cd12:	683b      	ldr	r3, [r7, #0]
 800cd14:	69da      	ldr	r2, [r3, #28]
 800cd16:	69bb      	ldr	r3, [r7, #24]
 800cd18:	fa02 f303 	lsl.w	r3, r2, r3
 800cd1c:	69fa      	ldr	r2, [r7, #28]
 800cd1e:	4313      	orrs	r3, r2
 800cd20:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	681a      	ldr	r2, [r3, #0]
 800cd26:	68bb      	ldr	r3, [r7, #8]
 800cd28:	01db      	lsls	r3, r3, #7
 800cd2a:	4413      	add	r3, r2
 800cd2c:	33e4      	adds	r3, #228	@ 0xe4
 800cd2e:	69fa      	ldr	r2, [r7, #28]
 800cd30:	601a      	str	r2, [r3, #0]
}
 800cd32:	bf00      	nop
 800cd34:	3724      	adds	r7, #36	@ 0x24
 800cd36:	46bd      	mov	sp, r7
 800cd38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd3c:	4770      	bx	lr
 800cd3e:	bf00      	nop
 800cd40:	40000041 	.word	0x40000041

0800cd44 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef *hhrtim,
                                       uint32_t TimerIdx)
{
 800cd44:	b480      	push	{r7}
 800cd46:	b083      	sub	sp, #12
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	6078      	str	r0, [r7, #4]
 800cd4c:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 800cd4e:	683b      	ldr	r3, [r7, #0]
 800cd50:	2b06      	cmp	r3, #6
 800cd52:	d85e      	bhi.n	800ce12 <HRTIM_ForceRegistersUpdate+0xce>
 800cd54:	a201      	add	r2, pc, #4	@ (adr r2, 800cd5c <HRTIM_ForceRegistersUpdate+0x18>)
 800cd56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd5a:	bf00      	nop
 800cd5c:	0800cd8f 	.word	0x0800cd8f
 800cd60:	0800cda5 	.word	0x0800cda5
 800cd64:	0800cdbb 	.word	0x0800cdbb
 800cd68:	0800cdd1 	.word	0x0800cdd1
 800cd6c:	0800cde7 	.word	0x0800cde7
 800cd70:	0800cdfd 	.word	0x0800cdfd
 800cd74:	0800cd79 	.word	0x0800cd79
  {
    case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	f042 0201 	orr.w	r2, r2, #1
 800cd88:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800cd8c:	e042      	b.n	800ce14 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	f042 0202 	orr.w	r2, r2, #2
 800cd9e:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800cda2:	e037      	b.n	800ce14 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	f042 0204 	orr.w	r2, r2, #4
 800cdb4:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800cdb8:	e02c      	b.n	800ce14 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	f042 0208 	orr.w	r2, r2, #8
 800cdca:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800cdce:	e021      	b.n	800ce14 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	f042 0210 	orr.w	r2, r2, #16
 800cde0:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800cde4:	e016      	b.n	800ce14 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	f042 0220 	orr.w	r2, r2, #32
 800cdf6:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800cdfa:	e00b      	b.n	800ce14 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TFSWU;
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ce0c:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800ce10:	e000      	b.n	800ce14 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    default:
      break;
 800ce12:	bf00      	nop
  }
}
 800ce14:	bf00      	nop
 800ce16:	370c      	adds	r7, #12
 800ce18:	46bd      	mov	sp, r7
 800ce1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce1e:	4770      	bx	lr

0800ce20 <HRTIM_HRTIM_ISR>:
  * @brief  HRTIM interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_HRTIM_ISR(HRTIM_HandleTypeDef *hhrtim)
{
 800ce20:	b580      	push	{r7, lr}
 800ce22:	b084      	sub	sp, #16
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 800ce30:	60fb      	str	r3, [r7, #12]
  uint32_t ierits   = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	f8d3 3390 	ldr.w	r3, [r3, #912]	@ 0x390
 800ce3a:	60bb      	str	r3, [r7, #8]

  /* Fault 1 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT1) != (uint32_t)RESET)
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	f003 0301 	and.w	r3, r3, #1
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d00c      	beq.n	800ce60 <HRTIM_HRTIM_ISR+0x40>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT1) != (uint32_t)RESET)
 800ce46:	68bb      	ldr	r3, [r7, #8]
 800ce48:	f003 0301 	and.w	r3, r3, #1
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d007      	beq.n	800ce60 <HRTIM_HRTIM_ISR+0x40>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT1);
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	2201      	movs	r2, #1
 800ce56:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault1Callback(hhrtim);
#else
      HAL_HRTIM_Fault1Callback(hhrtim);
 800ce5a:	6878      	ldr	r0, [r7, #4]
 800ce5c:	f7ff fa6b 	bl	800c336 <HAL_HRTIM_Fault1Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 2 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT2) != (uint32_t)RESET)
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	f003 0302 	and.w	r3, r3, #2
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d00c      	beq.n	800ce84 <HRTIM_HRTIM_ISR+0x64>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT2) != (uint32_t)RESET)
 800ce6a:	68bb      	ldr	r3, [r7, #8]
 800ce6c:	f003 0302 	and.w	r3, r3, #2
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d007      	beq.n	800ce84 <HRTIM_HRTIM_ISR+0x64>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT2);
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	2202      	movs	r2, #2
 800ce7a:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault2Callback(hhrtim);
#else
      HAL_HRTIM_Fault2Callback(hhrtim);
 800ce7e:	6878      	ldr	r0, [r7, #4]
 800ce80:	f7ff fa63 	bl	800c34a <HAL_HRTIM_Fault2Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 3 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT3) != (uint32_t)RESET)
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	f003 0304 	and.w	r3, r3, #4
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d00c      	beq.n	800cea8 <HRTIM_HRTIM_ISR+0x88>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT3) != (uint32_t)RESET)
 800ce8e:	68bb      	ldr	r3, [r7, #8]
 800ce90:	f003 0304 	and.w	r3, r3, #4
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d007      	beq.n	800cea8 <HRTIM_HRTIM_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT3);
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	2204      	movs	r2, #4
 800ce9e:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault3Callback(hhrtim);
#else
      HAL_HRTIM_Fault3Callback(hhrtim);
 800cea2:	6878      	ldr	r0, [r7, #4]
 800cea4:	f7ff fa5b 	bl	800c35e <HAL_HRTIM_Fault3Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 4 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT4) != (uint32_t)RESET)
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	f003 0308 	and.w	r3, r3, #8
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d00c      	beq.n	800cecc <HRTIM_HRTIM_ISR+0xac>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT4) != (uint32_t)RESET)
 800ceb2:	68bb      	ldr	r3, [r7, #8]
 800ceb4:	f003 0308 	and.w	r3, r3, #8
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d007      	beq.n	800cecc <HRTIM_HRTIM_ISR+0xac>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT4);
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	2208      	movs	r2, #8
 800cec2:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault4Callback(hhrtim);
#else
      HAL_HRTIM_Fault4Callback(hhrtim);
 800cec6:	6878      	ldr	r0, [r7, #4]
 800cec8:	f7ff fa53 	bl	800c372 <HAL_HRTIM_Fault4Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 5 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT5) != (uint32_t)RESET)
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	f003 0310 	and.w	r3, r3, #16
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d00c      	beq.n	800cef0 <HRTIM_HRTIM_ISR+0xd0>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT5) != (uint32_t)RESET)
 800ced6:	68bb      	ldr	r3, [r7, #8]
 800ced8:	f003 0310 	and.w	r3, r3, #16
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d007      	beq.n	800cef0 <HRTIM_HRTIM_ISR+0xd0>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT5);
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	2210      	movs	r2, #16
 800cee6:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 5 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault5Callback(hhrtim);
#else
      HAL_HRTIM_Fault5Callback(hhrtim);
 800ceea:	6878      	ldr	r0, [r7, #4]
 800ceec:	f7ff fa4b 	bl	800c386 <HAL_HRTIM_Fault5Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 6 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT6) != (uint32_t)RESET)
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d00c      	beq.n	800cf14 <HRTIM_HRTIM_ISR+0xf4>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT6) != (uint32_t)RESET)
 800cefa:	68bb      	ldr	r3, [r7, #8]
 800cefc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	d007      	beq.n	800cf14 <HRTIM_HRTIM_ISR+0xf4>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT6);
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	2240      	movs	r2, #64	@ 0x40
 800cf0a:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 6 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault6Callback(hhrtim);
#else
      HAL_HRTIM_Fault6Callback(hhrtim);
 800cf0e:	6878      	ldr	r0, [r7, #4]
 800cf10:	f7ff fa43 	bl	800c39a <HAL_HRTIM_Fault6Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* System fault event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_SYSFLT) != (uint32_t)RESET)
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	f003 0320 	and.w	r3, r3, #32
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d00c      	beq.n	800cf38 <HRTIM_HRTIM_ISR+0x118>
  {
    if ((uint32_t)(ierits & HRTIM_IT_SYSFLT) != (uint32_t)RESET)
 800cf1e:	68bb      	ldr	r3, [r7, #8]
 800cf20:	f003 0320 	and.w	r3, r3, #32
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d007      	beq.n	800cf38 <HRTIM_HRTIM_ISR+0x118>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_SYSFLT);
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	2220      	movs	r2, #32
 800cf2e:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SystemFaultCallback(hhrtim);
#else
      HAL_HRTIM_SystemFaultCallback(hhrtim);
 800cf32:	6878      	ldr	r0, [r7, #4]
 800cf34:	f7ff fa3b 	bl	800c3ae <HAL_HRTIM_SystemFaultCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 800cf38:	bf00      	nop
 800cf3a:	3710      	adds	r7, #16
 800cf3c:	46bd      	mov	sp, r7
 800cf3e:	bd80      	pop	{r7, pc}

0800cf40 <HRTIM_Master_ISR>:
  * @brief  Master timer interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_Master_ISR(HRTIM_HandleTypeDef *hhrtim)
{
 800cf40:	b580      	push	{r7, lr}
 800cf42:	b086      	sub	sp, #24
 800cf44:	af00      	add	r7, sp, #0
 800cf46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 800cf50:	617b      	str	r3, [r7, #20]
  uint32_t ierits    = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	f8d3 3390 	ldr.w	r3, [r3, #912]	@ 0x390
 800cf5a:	613b      	str	r3, [r7, #16]
  uint32_t misrflags = READ_REG(hhrtim->Instance->sMasterRegs.MISR);
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	685b      	ldr	r3, [r3, #4]
 800cf62:	60fb      	str	r3, [r7, #12]
  uint32_t mdierits  = READ_REG(hhrtim->Instance->sMasterRegs.MDIER);
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	68db      	ldr	r3, [r3, #12]
 800cf6a:	60bb      	str	r3, [r7, #8]

  /* DLL calibration ready event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_DLLRDY) != (uint32_t)RESET)
 800cf6c:	697b      	ldr	r3, [r7, #20]
 800cf6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d015      	beq.n	800cfa2 <HRTIM_Master_ISR+0x62>
  {
    if ((uint32_t)(ierits & HRTIM_IT_DLLRDY) != (uint32_t)RESET)
 800cf76:	693b      	ldr	r3, [r7, #16]
 800cf78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d010      	beq.n	800cfa2 <HRTIM_Master_ISR+0x62>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_DLLRDY);
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800cf88:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Set HRTIM State */
      hhrtim->State = HAL_HRTIM_STATE_READY;
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	2201      	movs	r2, #1
 800cf90:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

      /* Process unlocked */
      __HAL_UNLOCK(hhrtim);
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	2200      	movs	r2, #0
 800cf98:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DLLCalibrationReadyCallback(hhrtim);
#else
      HAL_HRTIM_DLLCalibrationReadyCallback(hhrtim);
 800cf9c:	6878      	ldr	r0, [r7, #4]
 800cf9e:	f7ff fa10 	bl	800c3c2 <HAL_HRTIM_DLLCalibrationReadyCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Burst mode period event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_BMPER) != (uint32_t)RESET)
 800cfa2:	697b      	ldr	r3, [r7, #20]
 800cfa4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d00d      	beq.n	800cfc8 <HRTIM_Master_ISR+0x88>
  {
    if ((uint32_t)(ierits & HRTIM_IT_BMPER) != (uint32_t)RESET)
 800cfac:	693b      	ldr	r3, [r7, #16]
 800cfae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d008      	beq.n	800cfc8 <HRTIM_Master_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_BMPER);
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800cfbe:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Burst mode period event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->BurstModePeriodCallback(hhrtim);
#else
      HAL_HRTIM_BurstModePeriodCallback(hhrtim);
 800cfc2:	6878      	ldr	r0, [r7, #4]
 800cfc4:	f7ff fa07 	bl	800c3d6 <HAL_HRTIM_BurstModePeriodCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 1 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP1) != (uint32_t)RESET)
 800cfc8:	68fb      	ldr	r3, [r7, #12]
 800cfca:	f003 0301 	and.w	r3, r3, #1
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d00c      	beq.n	800cfec <HRTIM_Master_ISR+0xac>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP1) != (uint32_t)RESET)
 800cfd2:	68bb      	ldr	r3, [r7, #8]
 800cfd4:	f003 0301 	and.w	r3, r3, #1
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d007      	beq.n	800cfec <HRTIM_Master_ISR+0xac>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP1);
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	2201      	movs	r2, #1
 800cfe2:	609a      	str	r2, [r3, #8]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 800cfe4:	2106      	movs	r1, #6
 800cfe6:	6878      	ldr	r0, [r7, #4]
 800cfe8:	f7ff fa1f 	bl	800c42a <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 2 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP2) != (uint32_t)RESET)
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	f003 0302 	and.w	r3, r3, #2
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d00c      	beq.n	800d010 <HRTIM_Master_ISR+0xd0>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP2) != (uint32_t)RESET)
 800cff6:	68bb      	ldr	r3, [r7, #8]
 800cff8:	f003 0302 	and.w	r3, r3, #2
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d007      	beq.n	800d010 <HRTIM_Master_ISR+0xd0>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP2);
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	2202      	movs	r2, #2
 800d006:	609a      	str	r2, [r3, #8]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 800d008:	2106      	movs	r1, #6
 800d00a:	6878      	ldr	r0, [r7, #4]
 800d00c:	f7ff fa18 	bl	800c440 <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 3 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP3) != (uint32_t)RESET)
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	f003 0304 	and.w	r3, r3, #4
 800d016:	2b00      	cmp	r3, #0
 800d018:	d00c      	beq.n	800d034 <HRTIM_Master_ISR+0xf4>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP3) != (uint32_t)RESET)
 800d01a:	68bb      	ldr	r3, [r7, #8]
 800d01c:	f003 0304 	and.w	r3, r3, #4
 800d020:	2b00      	cmp	r3, #0
 800d022:	d007      	beq.n	800d034 <HRTIM_Master_ISR+0xf4>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP3);
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	2204      	movs	r2, #4
 800d02a:	609a      	str	r2, [r3, #8]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 800d02c:	2106      	movs	r1, #6
 800d02e:	6878      	ldr	r0, [r7, #4]
 800d030:	f7ff fa11 	bl	800c456 <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 4 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP4) != (uint32_t)RESET)
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	f003 0308 	and.w	r3, r3, #8
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d00c      	beq.n	800d058 <HRTIM_Master_ISR+0x118>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP4) != (uint32_t)RESET)
 800d03e:	68bb      	ldr	r3, [r7, #8]
 800d040:	f003 0308 	and.w	r3, r3, #8
 800d044:	2b00      	cmp	r3, #0
 800d046:	d007      	beq.n	800d058 <HRTIM_Master_ISR+0x118>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP4);
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	2208      	movs	r2, #8
 800d04e:	609a      	str	r2, [r3, #8]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 800d050:	2106      	movs	r1, #6
 800d052:	6878      	ldr	r0, [r7, #4]
 800d054:	f7ff fa0a 	bl	800c46c <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer repetition event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MREP) != (uint32_t)RESET)
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	f003 0310 	and.w	r3, r3, #16
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d00c      	beq.n	800d07c <HRTIM_Master_ISR+0x13c>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MREP) != (uint32_t)RESET)
 800d062:	68bb      	ldr	r3, [r7, #8]
 800d064:	f003 0310 	and.w	r3, r3, #16
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d007      	beq.n	800d07c <HRTIM_Master_ISR+0x13c>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MREP);
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	2210      	movs	r2, #16
 800d072:	609a      	str	r2, [r3, #8]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 800d074:	2106      	movs	r1, #6
 800d076:	6878      	ldr	r0, [r7, #4]
 800d078:	f7ff f9cc 	bl	800c414 <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Synchronization input event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_SYNC) != (uint32_t)RESET)
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	f003 0320 	and.w	r3, r3, #32
 800d082:	2b00      	cmp	r3, #0
 800d084:	d00b      	beq.n	800d09e <HRTIM_Master_ISR+0x15e>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_SYNC) != (uint32_t)RESET)
 800d086:	68bb      	ldr	r3, [r7, #8]
 800d088:	f003 0320 	and.w	r3, r3, #32
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d006      	beq.n	800d09e <HRTIM_Master_ISR+0x15e>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_SYNC);
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	2220      	movs	r2, #32
 800d096:	609a      	str	r2, [r3, #8]

      /* Invoke synchronization event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SynchronizationEventCallback(hhrtim);
#else
      HAL_HRTIM_SynchronizationEventCallback(hhrtim);
 800d098:	6878      	ldr	r0, [r7, #4]
 800d09a:	f7ff f9a6 	bl	800c3ea <HAL_HRTIM_SynchronizationEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer registers update event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MUPD) != (uint32_t)RESET)
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d00c      	beq.n	800d0c2 <HRTIM_Master_ISR+0x182>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MUPD) != (uint32_t)RESET)
 800d0a8:	68bb      	ldr	r3, [r7, #8]
 800d0aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d007      	beq.n	800d0c2 <HRTIM_Master_ISR+0x182>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MUPD);
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	2240      	movs	r2, #64	@ 0x40
 800d0b8:	609a      	str	r2, [r3, #8]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 800d0ba:	2106      	movs	r1, #6
 800d0bc:	6878      	ldr	r0, [r7, #4]
 800d0be:	f7ff f99e 	bl	800c3fe <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 800d0c2:	bf00      	nop
 800d0c4:	3718      	adds	r7, #24
 800d0c6:	46bd      	mov	sp, r7
 800d0c8:	bd80      	pop	{r7, pc}

0800d0ca <HRTIM_Timer_ISR>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
static void HRTIM_Timer_ISR(HRTIM_HandleTypeDef *hhrtim,
                            uint32_t TimerIdx)
{
 800d0ca:	b580      	push	{r7, lr}
 800d0cc:	b084      	sub	sp, #16
 800d0ce:	af00      	add	r7, sp, #0
 800d0d0:	6078      	str	r0, [r7, #4]
 800d0d2:	6039      	str	r1, [r7, #0]
  uint32_t tisrflags = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxISR);
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	681a      	ldr	r2, [r3, #0]
 800d0d8:	683b      	ldr	r3, [r7, #0]
 800d0da:	3301      	adds	r3, #1
 800d0dc:	01db      	lsls	r3, r3, #7
 800d0de:	4413      	add	r3, r2
 800d0e0:	3304      	adds	r3, #4
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	60fb      	str	r3, [r7, #12]
  uint32_t tdierits  = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxDIER);
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	681a      	ldr	r2, [r3, #0]
 800d0ea:	683b      	ldr	r3, [r7, #0]
 800d0ec:	01db      	lsls	r3, r3, #7
 800d0ee:	4413      	add	r3, r2
 800d0f0:	338c      	adds	r3, #140	@ 0x8c
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	60bb      	str	r3, [r7, #8]

  /* Timer compare 1 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP1) != (uint32_t)RESET)
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	f003 0301 	and.w	r3, r3, #1
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d010      	beq.n	800d122 <HRTIM_Timer_ISR+0x58>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP1) != (uint32_t)RESET)
 800d100:	68bb      	ldr	r3, [r7, #8]
 800d102:	f003 0301 	and.w	r3, r3, #1
 800d106:	2b00      	cmp	r3, #0
 800d108:	d00b      	beq.n	800d122 <HRTIM_Timer_ISR+0x58>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP1);
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	681a      	ldr	r2, [r3, #0]
 800d10e:	683b      	ldr	r3, [r7, #0]
 800d110:	01db      	lsls	r3, r3, #7
 800d112:	4413      	add	r3, r2
 800d114:	3388      	adds	r3, #136	@ 0x88
 800d116:	2201      	movs	r2, #1
 800d118:	601a      	str	r2, [r3, #0]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, TimerIdx);
 800d11a:	6839      	ldr	r1, [r7, #0]
 800d11c:	6878      	ldr	r0, [r7, #4]
 800d11e:	f7ff f984 	bl	800c42a <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 2 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP2) != (uint32_t)RESET)
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	f003 0302 	and.w	r3, r3, #2
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d010      	beq.n	800d14e <HRTIM_Timer_ISR+0x84>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP2) != (uint32_t)RESET)
 800d12c:	68bb      	ldr	r3, [r7, #8]
 800d12e:	f003 0302 	and.w	r3, r3, #2
 800d132:	2b00      	cmp	r3, #0
 800d134:	d00b      	beq.n	800d14e <HRTIM_Timer_ISR+0x84>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP2);
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	681a      	ldr	r2, [r3, #0]
 800d13a:	683b      	ldr	r3, [r7, #0]
 800d13c:	01db      	lsls	r3, r3, #7
 800d13e:	4413      	add	r3, r2
 800d140:	3388      	adds	r3, #136	@ 0x88
 800d142:	2202      	movs	r2, #2
 800d144:	601a      	str	r2, [r3, #0]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, TimerIdx);
 800d146:	6839      	ldr	r1, [r7, #0]
 800d148:	6878      	ldr	r0, [r7, #4]
 800d14a:	f7ff f979 	bl	800c440 <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 3 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP3) != (uint32_t)RESET)
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	f003 0304 	and.w	r3, r3, #4
 800d154:	2b00      	cmp	r3, #0
 800d156:	d010      	beq.n	800d17a <HRTIM_Timer_ISR+0xb0>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP3) != (uint32_t)RESET)
 800d158:	68bb      	ldr	r3, [r7, #8]
 800d15a:	f003 0304 	and.w	r3, r3, #4
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d00b      	beq.n	800d17a <HRTIM_Timer_ISR+0xb0>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP3);
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	681a      	ldr	r2, [r3, #0]
 800d166:	683b      	ldr	r3, [r7, #0]
 800d168:	01db      	lsls	r3, r3, #7
 800d16a:	4413      	add	r3, r2
 800d16c:	3388      	adds	r3, #136	@ 0x88
 800d16e:	2204      	movs	r2, #4
 800d170:	601a      	str	r2, [r3, #0]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, TimerIdx);
 800d172:	6839      	ldr	r1, [r7, #0]
 800d174:	6878      	ldr	r0, [r7, #4]
 800d176:	f7ff f96e 	bl	800c456 <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 4 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP4) != (uint32_t)RESET)
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	f003 0308 	and.w	r3, r3, #8
 800d180:	2b00      	cmp	r3, #0
 800d182:	d010      	beq.n	800d1a6 <HRTIM_Timer_ISR+0xdc>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP4) != (uint32_t)RESET)
 800d184:	68bb      	ldr	r3, [r7, #8]
 800d186:	f003 0308 	and.w	r3, r3, #8
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d00b      	beq.n	800d1a6 <HRTIM_Timer_ISR+0xdc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP4);
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	681a      	ldr	r2, [r3, #0]
 800d192:	683b      	ldr	r3, [r7, #0]
 800d194:	01db      	lsls	r3, r3, #7
 800d196:	4413      	add	r3, r2
 800d198:	3388      	adds	r3, #136	@ 0x88
 800d19a:	2208      	movs	r2, #8
 800d19c:	601a      	str	r2, [r3, #0]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, TimerIdx);
 800d19e:	6839      	ldr	r1, [r7, #0]
 800d1a0:	6878      	ldr	r0, [r7, #4]
 800d1a2:	f7ff f963 	bl	800c46c <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer repetition event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_REP) != (uint32_t)RESET)
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	f003 0310 	and.w	r3, r3, #16
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d010      	beq.n	800d1d2 <HRTIM_Timer_ISR+0x108>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_REP) != (uint32_t)RESET)
 800d1b0:	68bb      	ldr	r3, [r7, #8]
 800d1b2:	f003 0310 	and.w	r3, r3, #16
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d00b      	beq.n	800d1d2 <HRTIM_Timer_ISR+0x108>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_REP);
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	681a      	ldr	r2, [r3, #0]
 800d1be:	683b      	ldr	r3, [r7, #0]
 800d1c0:	01db      	lsls	r3, r3, #7
 800d1c2:	4413      	add	r3, r2
 800d1c4:	3388      	adds	r3, #136	@ 0x88
 800d1c6:	2210      	movs	r2, #16
 800d1c8:	601a      	str	r2, [r3, #0]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, TimerIdx);
 800d1ca:	6839      	ldr	r1, [r7, #0]
 800d1cc:	6878      	ldr	r0, [r7, #4]
 800d1ce:	f7ff f921 	bl	800c414 <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer registers update event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_UPD) != (uint32_t)RESET)
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d010      	beq.n	800d1fe <HRTIM_Timer_ISR+0x134>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_UPD) != (uint32_t)RESET)
 800d1dc:	68bb      	ldr	r3, [r7, #8]
 800d1de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d00b      	beq.n	800d1fe <HRTIM_Timer_ISR+0x134>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_UPD);
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	681a      	ldr	r2, [r3, #0]
 800d1ea:	683b      	ldr	r3, [r7, #0]
 800d1ec:	01db      	lsls	r3, r3, #7
 800d1ee:	4413      	add	r3, r2
 800d1f0:	3388      	adds	r3, #136	@ 0x88
 800d1f2:	2240      	movs	r2, #64	@ 0x40
 800d1f4:	601a      	str	r2, [r3, #0]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, TimerIdx);
 800d1f6:	6839      	ldr	r1, [r7, #0]
 800d1f8:	6878      	ldr	r0, [r7, #4]
 800d1fa:	f7ff f900 	bl	800c3fe <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 1 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT1) != (uint32_t)RESET)
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d204:	2b00      	cmp	r3, #0
 800d206:	d010      	beq.n	800d22a <HRTIM_Timer_ISR+0x160>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CPT1) != (uint32_t)RESET)
 800d208:	68bb      	ldr	r3, [r7, #8]
 800d20a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d00b      	beq.n	800d22a <HRTIM_Timer_ISR+0x160>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT1);
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	681a      	ldr	r2, [r3, #0]
 800d216:	683b      	ldr	r3, [r7, #0]
 800d218:	01db      	lsls	r3, r3, #7
 800d21a:	4413      	add	r3, r2
 800d21c:	3388      	adds	r3, #136	@ 0x88
 800d21e:	2280      	movs	r2, #128	@ 0x80
 800d220:	601a      	str	r2, [r3, #0]

      /* Invoke capture 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture1EventCallback(hhrtim, TimerIdx);
 800d222:	6839      	ldr	r1, [r7, #0]
 800d224:	6878      	ldr	r0, [r7, #4]
 800d226:	f7ff f92c 	bl	800c482 <HAL_HRTIM_Capture1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 2 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT2) != (uint32_t)RESET)
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d230:	2b00      	cmp	r3, #0
 800d232:	d011      	beq.n	800d258 <HRTIM_Timer_ISR+0x18e>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CPT2) != (uint32_t)RESET)
 800d234:	68bb      	ldr	r3, [r7, #8]
 800d236:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d00c      	beq.n	800d258 <HRTIM_Timer_ISR+0x18e>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT2);
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	681a      	ldr	r2, [r3, #0]
 800d242:	683b      	ldr	r3, [r7, #0]
 800d244:	01db      	lsls	r3, r3, #7
 800d246:	4413      	add	r3, r2
 800d248:	3388      	adds	r3, #136	@ 0x88
 800d24a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d24e:	601a      	str	r2, [r3, #0]

      /* Invoke capture 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture2EventCallback(hhrtim, TimerIdx);
 800d250:	6839      	ldr	r1, [r7, #0]
 800d252:	6878      	ldr	r0, [r7, #4]
 800d254:	f7ff f920 	bl	800c498 <HAL_HRTIM_Capture2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 set event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET1) != (uint32_t)RESET)
 800d258:	68fb      	ldr	r3, [r7, #12]
 800d25a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d011      	beq.n	800d286 <HRTIM_Timer_ISR+0x1bc>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_SET1) != (uint32_t)RESET)
 800d262:	68bb      	ldr	r3, [r7, #8]
 800d264:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d00c      	beq.n	800d286 <HRTIM_Timer_ISR+0x1bc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET1);
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	681a      	ldr	r2, [r3, #0]
 800d270:	683b      	ldr	r3, [r7, #0]
 800d272:	01db      	lsls	r3, r3, #7
 800d274:	4413      	add	r3, r2
 800d276:	3388      	adds	r3, #136	@ 0x88
 800d278:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d27c:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1SetCallback(hhrtim, TimerIdx);
 800d27e:	6839      	ldr	r1, [r7, #0]
 800d280:	6878      	ldr	r0, [r7, #4]
 800d282:	f7ff f92a 	bl	800c4da <HAL_HRTIM_Output1SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST1) != (uint32_t)RESET)
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d011      	beq.n	800d2b4 <HRTIM_Timer_ISR+0x1ea>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST1) != (uint32_t)RESET)
 800d290:	68bb      	ldr	r3, [r7, #8]
 800d292:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d296:	2b00      	cmp	r3, #0
 800d298:	d00c      	beq.n	800d2b4 <HRTIM_Timer_ISR+0x1ea>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST1);
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	681a      	ldr	r2, [r3, #0]
 800d29e:	683b      	ldr	r3, [r7, #0]
 800d2a0:	01db      	lsls	r3, r3, #7
 800d2a2:	4413      	add	r3, r2
 800d2a4:	3388      	adds	r3, #136	@ 0x88
 800d2a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800d2aa:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1ResetCallback(hhrtim, TimerIdx);
 800d2ac:	6839      	ldr	r1, [r7, #0]
 800d2ae:	6878      	ldr	r0, [r7, #4]
 800d2b0:	f7ff f91e 	bl	800c4f0 <HAL_HRTIM_Output1ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 set event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET2) != (uint32_t)RESET)
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d011      	beq.n	800d2e2 <HRTIM_Timer_ISR+0x218>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_SET2) != (uint32_t)RESET)
 800d2be:	68bb      	ldr	r3, [r7, #8]
 800d2c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d00c      	beq.n	800d2e2 <HRTIM_Timer_ISR+0x218>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET2);
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	681a      	ldr	r2, [r3, #0]
 800d2cc:	683b      	ldr	r3, [r7, #0]
 800d2ce:	01db      	lsls	r3, r3, #7
 800d2d0:	4413      	add	r3, r2
 800d2d2:	3388      	adds	r3, #136	@ 0x88
 800d2d4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d2d8:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2SetCallback(hhrtim, TimerIdx);
 800d2da:	6839      	ldr	r1, [r7, #0]
 800d2dc:	6878      	ldr	r0, [r7, #4]
 800d2de:	f7ff f912 	bl	800c506 <HAL_HRTIM_Output2SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST2) != (uint32_t)RESET)
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d011      	beq.n	800d310 <HRTIM_Timer_ISR+0x246>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST2) != (uint32_t)RESET)
 800d2ec:	68bb      	ldr	r3, [r7, #8]
 800d2ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d00c      	beq.n	800d310 <HRTIM_Timer_ISR+0x246>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST2);
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	681a      	ldr	r2, [r3, #0]
 800d2fa:	683b      	ldr	r3, [r7, #0]
 800d2fc:	01db      	lsls	r3, r3, #7
 800d2fe:	4413      	add	r3, r2
 800d300:	3388      	adds	r3, #136	@ 0x88
 800d302:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800d306:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2ResetCallback(hhrtim, TimerIdx);
 800d308:	6839      	ldr	r1, [r7, #0]
 800d30a:	6878      	ldr	r0, [r7, #4]
 800d30c:	f7ff f906 	bl	800c51c <HAL_HRTIM_Output2ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST) != (uint32_t)RESET)
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d316:	2b00      	cmp	r3, #0
 800d318:	d011      	beq.n	800d33e <HRTIM_Timer_ISR+0x274>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST) != (uint32_t)RESET)
 800d31a:	68bb      	ldr	r3, [r7, #8]
 800d31c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d320:	2b00      	cmp	r3, #0
 800d322:	d00c      	beq.n	800d33e <HRTIM_Timer_ISR+0x274>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST);
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	681a      	ldr	r2, [r3, #0]
 800d328:	683b      	ldr	r3, [r7, #0]
 800d32a:	01db      	lsls	r3, r3, #7
 800d32c:	4413      	add	r3, r2
 800d32e:	3388      	adds	r3, #136	@ 0x88
 800d330:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800d334:	601a      	str	r2, [r3, #0]

      /* Invoke timer reset callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->CounterResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_CounterResetCallback(hhrtim, TimerIdx);
 800d336:	6839      	ldr	r1, [r7, #0]
 800d338:	6878      	ldr	r0, [r7, #4]
 800d33a:	f7ff f8c3 	bl	800c4c4 <HAL_HRTIM_CounterResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Delayed protection event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_DLYPRT) != (uint32_t)RESET)
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d344:	2b00      	cmp	r3, #0
 800d346:	d011      	beq.n	800d36c <HRTIM_Timer_ISR+0x2a2>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_DLYPRT) != (uint32_t)RESET)
 800d348:	68bb      	ldr	r3, [r7, #8]
 800d34a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d00c      	beq.n	800d36c <HRTIM_Timer_ISR+0x2a2>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_DLYPRT);
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	681a      	ldr	r2, [r3, #0]
 800d356:	683b      	ldr	r3, [r7, #0]
 800d358:	01db      	lsls	r3, r3, #7
 800d35a:	4413      	add	r3, r2
 800d35c:	3388      	adds	r3, #136	@ 0x88
 800d35e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800d362:	601a      	str	r2, [r3, #0]

      /* Invoke delayed protection callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DelayedProtectionCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_DelayedProtectionCallback(hhrtim, TimerIdx);
 800d364:	6839      	ldr	r1, [r7, #0]
 800d366:	6878      	ldr	r0, [r7, #4]
 800d368:	f7ff f8a1 	bl	800c4ae <HAL_HRTIM_DelayedProtectionCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 800d36c:	bf00      	nop
 800d36e:	3710      	adds	r7, #16
 800d370:	46bd      	mov	sp, r7
 800d372:	bd80      	pop	{r7, pc}

0800d374 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800d374:	b480      	push	{r7}
 800d376:	b085      	sub	sp, #20
 800d378:	af00      	add	r7, sp, #0
 800d37a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d141      	bne.n	800d406 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d382:	4b4b      	ldr	r3, [pc, #300]	@ (800d4b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d38a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d38e:	d131      	bne.n	800d3f4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d390:	4b47      	ldr	r3, [pc, #284]	@ (800d4b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d392:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d396:	4a46      	ldr	r2, [pc, #280]	@ (800d4b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d398:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d39c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d3a0:	4b43      	ldr	r3, [pc, #268]	@ (800d4b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d3a8:	4a41      	ldr	r2, [pc, #260]	@ (800d4b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d3aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d3ae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d3b0:	4b40      	ldr	r3, [pc, #256]	@ (800d4b4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	2232      	movs	r2, #50	@ 0x32
 800d3b6:	fb02 f303 	mul.w	r3, r2, r3
 800d3ba:	4a3f      	ldr	r2, [pc, #252]	@ (800d4b8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d3bc:	fba2 2303 	umull	r2, r3, r2, r3
 800d3c0:	0c9b      	lsrs	r3, r3, #18
 800d3c2:	3301      	adds	r3, #1
 800d3c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d3c6:	e002      	b.n	800d3ce <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	3b01      	subs	r3, #1
 800d3cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d3ce:	4b38      	ldr	r3, [pc, #224]	@ (800d4b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d3d0:	695b      	ldr	r3, [r3, #20]
 800d3d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d3d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d3da:	d102      	bne.n	800d3e2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800d3dc:	68fb      	ldr	r3, [r7, #12]
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d1f2      	bne.n	800d3c8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d3e2:	4b33      	ldr	r3, [pc, #204]	@ (800d4b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d3e4:	695b      	ldr	r3, [r3, #20]
 800d3e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d3ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d3ee:	d158      	bne.n	800d4a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d3f0:	2303      	movs	r3, #3
 800d3f2:	e057      	b.n	800d4a4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d3f4:	4b2e      	ldr	r3, [pc, #184]	@ (800d4b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d3f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d3fa:	4a2d      	ldr	r2, [pc, #180]	@ (800d4b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d3fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d400:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d404:	e04d      	b.n	800d4a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d40c:	d141      	bne.n	800d492 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d40e:	4b28      	ldr	r3, [pc, #160]	@ (800d4b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d416:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d41a:	d131      	bne.n	800d480 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d41c:	4b24      	ldr	r3, [pc, #144]	@ (800d4b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d41e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d422:	4a23      	ldr	r2, [pc, #140]	@ (800d4b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d424:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d428:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d42c:	4b20      	ldr	r3, [pc, #128]	@ (800d4b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d434:	4a1e      	ldr	r2, [pc, #120]	@ (800d4b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d436:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d43a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d43c:	4b1d      	ldr	r3, [pc, #116]	@ (800d4b4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	2232      	movs	r2, #50	@ 0x32
 800d442:	fb02 f303 	mul.w	r3, r2, r3
 800d446:	4a1c      	ldr	r2, [pc, #112]	@ (800d4b8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d448:	fba2 2303 	umull	r2, r3, r2, r3
 800d44c:	0c9b      	lsrs	r3, r3, #18
 800d44e:	3301      	adds	r3, #1
 800d450:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d452:	e002      	b.n	800d45a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	3b01      	subs	r3, #1
 800d458:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d45a:	4b15      	ldr	r3, [pc, #84]	@ (800d4b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d45c:	695b      	ldr	r3, [r3, #20]
 800d45e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d462:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d466:	d102      	bne.n	800d46e <HAL_PWREx_ControlVoltageScaling+0xfa>
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d1f2      	bne.n	800d454 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d46e:	4b10      	ldr	r3, [pc, #64]	@ (800d4b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d470:	695b      	ldr	r3, [r3, #20]
 800d472:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d476:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d47a:	d112      	bne.n	800d4a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d47c:	2303      	movs	r3, #3
 800d47e:	e011      	b.n	800d4a4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d480:	4b0b      	ldr	r3, [pc, #44]	@ (800d4b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d482:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d486:	4a0a      	ldr	r2, [pc, #40]	@ (800d4b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d488:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d48c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d490:	e007      	b.n	800d4a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800d492:	4b07      	ldr	r3, [pc, #28]	@ (800d4b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d49a:	4a05      	ldr	r2, [pc, #20]	@ (800d4b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d49c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d4a0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800d4a2:	2300      	movs	r3, #0
}
 800d4a4:	4618      	mov	r0, r3
 800d4a6:	3714      	adds	r7, #20
 800d4a8:	46bd      	mov	sp, r7
 800d4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ae:	4770      	bx	lr
 800d4b0:	40007000 	.word	0x40007000
 800d4b4:	20000040 	.word	0x20000040
 800d4b8:	431bde83 	.word	0x431bde83

0800d4bc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800d4bc:	b480      	push	{r7}
 800d4be:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800d4c0:	4b05      	ldr	r3, [pc, #20]	@ (800d4d8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d4c2:	689b      	ldr	r3, [r3, #8]
 800d4c4:	4a04      	ldr	r2, [pc, #16]	@ (800d4d8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d4c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d4ca:	6093      	str	r3, [r2, #8]
}
 800d4cc:	bf00      	nop
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d4:	4770      	bx	lr
 800d4d6:	bf00      	nop
 800d4d8:	40007000 	.word	0x40007000

0800d4dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d4dc:	b580      	push	{r7, lr}
 800d4de:	b088      	sub	sp, #32
 800d4e0:	af00      	add	r7, sp, #0
 800d4e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d101      	bne.n	800d4ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d4ea:	2301      	movs	r3, #1
 800d4ec:	e2fe      	b.n	800daec <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	f003 0301 	and.w	r3, r3, #1
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d075      	beq.n	800d5e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d4fa:	4b97      	ldr	r3, [pc, #604]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d4fc:	689b      	ldr	r3, [r3, #8]
 800d4fe:	f003 030c 	and.w	r3, r3, #12
 800d502:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d504:	4b94      	ldr	r3, [pc, #592]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d506:	68db      	ldr	r3, [r3, #12]
 800d508:	f003 0303 	and.w	r3, r3, #3
 800d50c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800d50e:	69bb      	ldr	r3, [r7, #24]
 800d510:	2b0c      	cmp	r3, #12
 800d512:	d102      	bne.n	800d51a <HAL_RCC_OscConfig+0x3e>
 800d514:	697b      	ldr	r3, [r7, #20]
 800d516:	2b03      	cmp	r3, #3
 800d518:	d002      	beq.n	800d520 <HAL_RCC_OscConfig+0x44>
 800d51a:	69bb      	ldr	r3, [r7, #24]
 800d51c:	2b08      	cmp	r3, #8
 800d51e:	d10b      	bne.n	800d538 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d520:	4b8d      	ldr	r3, [pc, #564]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d05b      	beq.n	800d5e4 <HAL_RCC_OscConfig+0x108>
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	685b      	ldr	r3, [r3, #4]
 800d530:	2b00      	cmp	r3, #0
 800d532:	d157      	bne.n	800d5e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d534:	2301      	movs	r3, #1
 800d536:	e2d9      	b.n	800daec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	685b      	ldr	r3, [r3, #4]
 800d53c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d540:	d106      	bne.n	800d550 <HAL_RCC_OscConfig+0x74>
 800d542:	4b85      	ldr	r3, [pc, #532]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	4a84      	ldr	r2, [pc, #528]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d548:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d54c:	6013      	str	r3, [r2, #0]
 800d54e:	e01d      	b.n	800d58c <HAL_RCC_OscConfig+0xb0>
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	685b      	ldr	r3, [r3, #4]
 800d554:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d558:	d10c      	bne.n	800d574 <HAL_RCC_OscConfig+0x98>
 800d55a:	4b7f      	ldr	r3, [pc, #508]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	4a7e      	ldr	r2, [pc, #504]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d560:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d564:	6013      	str	r3, [r2, #0]
 800d566:	4b7c      	ldr	r3, [pc, #496]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	4a7b      	ldr	r2, [pc, #492]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d56c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d570:	6013      	str	r3, [r2, #0]
 800d572:	e00b      	b.n	800d58c <HAL_RCC_OscConfig+0xb0>
 800d574:	4b78      	ldr	r3, [pc, #480]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	4a77      	ldr	r2, [pc, #476]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d57a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d57e:	6013      	str	r3, [r2, #0]
 800d580:	4b75      	ldr	r3, [pc, #468]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	4a74      	ldr	r2, [pc, #464]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d586:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d58a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	685b      	ldr	r3, [r3, #4]
 800d590:	2b00      	cmp	r3, #0
 800d592:	d013      	beq.n	800d5bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d594:	f7fa f97e 	bl	8007894 <HAL_GetTick>
 800d598:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d59a:	e008      	b.n	800d5ae <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d59c:	f7fa f97a 	bl	8007894 <HAL_GetTick>
 800d5a0:	4602      	mov	r2, r0
 800d5a2:	693b      	ldr	r3, [r7, #16]
 800d5a4:	1ad3      	subs	r3, r2, r3
 800d5a6:	2b64      	cmp	r3, #100	@ 0x64
 800d5a8:	d901      	bls.n	800d5ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d5aa:	2303      	movs	r3, #3
 800d5ac:	e29e      	b.n	800daec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d5ae:	4b6a      	ldr	r3, [pc, #424]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d0f0      	beq.n	800d59c <HAL_RCC_OscConfig+0xc0>
 800d5ba:	e014      	b.n	800d5e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d5bc:	f7fa f96a 	bl	8007894 <HAL_GetTick>
 800d5c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d5c2:	e008      	b.n	800d5d6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d5c4:	f7fa f966 	bl	8007894 <HAL_GetTick>
 800d5c8:	4602      	mov	r2, r0
 800d5ca:	693b      	ldr	r3, [r7, #16]
 800d5cc:	1ad3      	subs	r3, r2, r3
 800d5ce:	2b64      	cmp	r3, #100	@ 0x64
 800d5d0:	d901      	bls.n	800d5d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d5d2:	2303      	movs	r3, #3
 800d5d4:	e28a      	b.n	800daec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d5d6:	4b60      	ldr	r3, [pc, #384]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d1f0      	bne.n	800d5c4 <HAL_RCC_OscConfig+0xe8>
 800d5e2:	e000      	b.n	800d5e6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d5e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	f003 0302 	and.w	r3, r3, #2
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d075      	beq.n	800d6de <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d5f2:	4b59      	ldr	r3, [pc, #356]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d5f4:	689b      	ldr	r3, [r3, #8]
 800d5f6:	f003 030c 	and.w	r3, r3, #12
 800d5fa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d5fc:	4b56      	ldr	r3, [pc, #344]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d5fe:	68db      	ldr	r3, [r3, #12]
 800d600:	f003 0303 	and.w	r3, r3, #3
 800d604:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800d606:	69bb      	ldr	r3, [r7, #24]
 800d608:	2b0c      	cmp	r3, #12
 800d60a:	d102      	bne.n	800d612 <HAL_RCC_OscConfig+0x136>
 800d60c:	697b      	ldr	r3, [r7, #20]
 800d60e:	2b02      	cmp	r3, #2
 800d610:	d002      	beq.n	800d618 <HAL_RCC_OscConfig+0x13c>
 800d612:	69bb      	ldr	r3, [r7, #24]
 800d614:	2b04      	cmp	r3, #4
 800d616:	d11f      	bne.n	800d658 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d618:	4b4f      	ldr	r3, [pc, #316]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d620:	2b00      	cmp	r3, #0
 800d622:	d005      	beq.n	800d630 <HAL_RCC_OscConfig+0x154>
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	68db      	ldr	r3, [r3, #12]
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d101      	bne.n	800d630 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800d62c:	2301      	movs	r3, #1
 800d62e:	e25d      	b.n	800daec <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d630:	4b49      	ldr	r3, [pc, #292]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d632:	685b      	ldr	r3, [r3, #4]
 800d634:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	691b      	ldr	r3, [r3, #16]
 800d63c:	061b      	lsls	r3, r3, #24
 800d63e:	4946      	ldr	r1, [pc, #280]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d640:	4313      	orrs	r3, r2
 800d642:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800d644:	4b45      	ldr	r3, [pc, #276]	@ (800d75c <HAL_RCC_OscConfig+0x280>)
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	4618      	mov	r0, r3
 800d64a:	f7fa f8d7 	bl	80077fc <HAL_InitTick>
 800d64e:	4603      	mov	r3, r0
 800d650:	2b00      	cmp	r3, #0
 800d652:	d043      	beq.n	800d6dc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800d654:	2301      	movs	r3, #1
 800d656:	e249      	b.n	800daec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	68db      	ldr	r3, [r3, #12]
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d023      	beq.n	800d6a8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d660:	4b3d      	ldr	r3, [pc, #244]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	4a3c      	ldr	r2, [pc, #240]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d666:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d66a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d66c:	f7fa f912 	bl	8007894 <HAL_GetTick>
 800d670:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d672:	e008      	b.n	800d686 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d674:	f7fa f90e 	bl	8007894 <HAL_GetTick>
 800d678:	4602      	mov	r2, r0
 800d67a:	693b      	ldr	r3, [r7, #16]
 800d67c:	1ad3      	subs	r3, r2, r3
 800d67e:	2b02      	cmp	r3, #2
 800d680:	d901      	bls.n	800d686 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800d682:	2303      	movs	r3, #3
 800d684:	e232      	b.n	800daec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d686:	4b34      	ldr	r3, [pc, #208]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d0f0      	beq.n	800d674 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d692:	4b31      	ldr	r3, [pc, #196]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d694:	685b      	ldr	r3, [r3, #4]
 800d696:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	691b      	ldr	r3, [r3, #16]
 800d69e:	061b      	lsls	r3, r3, #24
 800d6a0:	492d      	ldr	r1, [pc, #180]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d6a2:	4313      	orrs	r3, r2
 800d6a4:	604b      	str	r3, [r1, #4]
 800d6a6:	e01a      	b.n	800d6de <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d6a8:	4b2b      	ldr	r3, [pc, #172]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	4a2a      	ldr	r2, [pc, #168]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d6ae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d6b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d6b4:	f7fa f8ee 	bl	8007894 <HAL_GetTick>
 800d6b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d6ba:	e008      	b.n	800d6ce <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d6bc:	f7fa f8ea 	bl	8007894 <HAL_GetTick>
 800d6c0:	4602      	mov	r2, r0
 800d6c2:	693b      	ldr	r3, [r7, #16]
 800d6c4:	1ad3      	subs	r3, r2, r3
 800d6c6:	2b02      	cmp	r3, #2
 800d6c8:	d901      	bls.n	800d6ce <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800d6ca:	2303      	movs	r3, #3
 800d6cc:	e20e      	b.n	800daec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d6ce:	4b22      	ldr	r3, [pc, #136]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d1f0      	bne.n	800d6bc <HAL_RCC_OscConfig+0x1e0>
 800d6da:	e000      	b.n	800d6de <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d6dc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	f003 0308 	and.w	r3, r3, #8
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d041      	beq.n	800d76e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	695b      	ldr	r3, [r3, #20]
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	d01c      	beq.n	800d72c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d6f2:	4b19      	ldr	r3, [pc, #100]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d6f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d6f8:	4a17      	ldr	r2, [pc, #92]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d6fa:	f043 0301 	orr.w	r3, r3, #1
 800d6fe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d702:	f7fa f8c7 	bl	8007894 <HAL_GetTick>
 800d706:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d708:	e008      	b.n	800d71c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d70a:	f7fa f8c3 	bl	8007894 <HAL_GetTick>
 800d70e:	4602      	mov	r2, r0
 800d710:	693b      	ldr	r3, [r7, #16]
 800d712:	1ad3      	subs	r3, r2, r3
 800d714:	2b02      	cmp	r3, #2
 800d716:	d901      	bls.n	800d71c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d718:	2303      	movs	r3, #3
 800d71a:	e1e7      	b.n	800daec <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d71c:	4b0e      	ldr	r3, [pc, #56]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d71e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d722:	f003 0302 	and.w	r3, r3, #2
 800d726:	2b00      	cmp	r3, #0
 800d728:	d0ef      	beq.n	800d70a <HAL_RCC_OscConfig+0x22e>
 800d72a:	e020      	b.n	800d76e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d72c:	4b0a      	ldr	r3, [pc, #40]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d72e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d732:	4a09      	ldr	r2, [pc, #36]	@ (800d758 <HAL_RCC_OscConfig+0x27c>)
 800d734:	f023 0301 	bic.w	r3, r3, #1
 800d738:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d73c:	f7fa f8aa 	bl	8007894 <HAL_GetTick>
 800d740:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d742:	e00d      	b.n	800d760 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d744:	f7fa f8a6 	bl	8007894 <HAL_GetTick>
 800d748:	4602      	mov	r2, r0
 800d74a:	693b      	ldr	r3, [r7, #16]
 800d74c:	1ad3      	subs	r3, r2, r3
 800d74e:	2b02      	cmp	r3, #2
 800d750:	d906      	bls.n	800d760 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800d752:	2303      	movs	r3, #3
 800d754:	e1ca      	b.n	800daec <HAL_RCC_OscConfig+0x610>
 800d756:	bf00      	nop
 800d758:	40021000 	.word	0x40021000
 800d75c:	20000044 	.word	0x20000044
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d760:	4b8c      	ldr	r3, [pc, #560]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d762:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d766:	f003 0302 	and.w	r3, r3, #2
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d1ea      	bne.n	800d744 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	f003 0304 	and.w	r3, r3, #4
 800d776:	2b00      	cmp	r3, #0
 800d778:	f000 80a6 	beq.w	800d8c8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d77c:	2300      	movs	r3, #0
 800d77e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800d780:	4b84      	ldr	r3, [pc, #528]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d782:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d784:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d101      	bne.n	800d790 <HAL_RCC_OscConfig+0x2b4>
 800d78c:	2301      	movs	r3, #1
 800d78e:	e000      	b.n	800d792 <HAL_RCC_OscConfig+0x2b6>
 800d790:	2300      	movs	r3, #0
 800d792:	2b00      	cmp	r3, #0
 800d794:	d00d      	beq.n	800d7b2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d796:	4b7f      	ldr	r3, [pc, #508]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d79a:	4a7e      	ldr	r2, [pc, #504]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d79c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d7a0:	6593      	str	r3, [r2, #88]	@ 0x58
 800d7a2:	4b7c      	ldr	r3, [pc, #496]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d7a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d7a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d7aa:	60fb      	str	r3, [r7, #12]
 800d7ac:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800d7ae:	2301      	movs	r3, #1
 800d7b0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d7b2:	4b79      	ldr	r3, [pc, #484]	@ (800d998 <HAL_RCC_OscConfig+0x4bc>)
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d118      	bne.n	800d7f0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d7be:	4b76      	ldr	r3, [pc, #472]	@ (800d998 <HAL_RCC_OscConfig+0x4bc>)
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	4a75      	ldr	r2, [pc, #468]	@ (800d998 <HAL_RCC_OscConfig+0x4bc>)
 800d7c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d7c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d7ca:	f7fa f863 	bl	8007894 <HAL_GetTick>
 800d7ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d7d0:	e008      	b.n	800d7e4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d7d2:	f7fa f85f 	bl	8007894 <HAL_GetTick>
 800d7d6:	4602      	mov	r2, r0
 800d7d8:	693b      	ldr	r3, [r7, #16]
 800d7da:	1ad3      	subs	r3, r2, r3
 800d7dc:	2b02      	cmp	r3, #2
 800d7de:	d901      	bls.n	800d7e4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800d7e0:	2303      	movs	r3, #3
 800d7e2:	e183      	b.n	800daec <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d7e4:	4b6c      	ldr	r3, [pc, #432]	@ (800d998 <HAL_RCC_OscConfig+0x4bc>)
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d0f0      	beq.n	800d7d2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	689b      	ldr	r3, [r3, #8]
 800d7f4:	2b01      	cmp	r3, #1
 800d7f6:	d108      	bne.n	800d80a <HAL_RCC_OscConfig+0x32e>
 800d7f8:	4b66      	ldr	r3, [pc, #408]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d7fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d7fe:	4a65      	ldr	r2, [pc, #404]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d800:	f043 0301 	orr.w	r3, r3, #1
 800d804:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d808:	e024      	b.n	800d854 <HAL_RCC_OscConfig+0x378>
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	689b      	ldr	r3, [r3, #8]
 800d80e:	2b05      	cmp	r3, #5
 800d810:	d110      	bne.n	800d834 <HAL_RCC_OscConfig+0x358>
 800d812:	4b60      	ldr	r3, [pc, #384]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d814:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d818:	4a5e      	ldr	r2, [pc, #376]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d81a:	f043 0304 	orr.w	r3, r3, #4
 800d81e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d822:	4b5c      	ldr	r3, [pc, #368]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d824:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d828:	4a5a      	ldr	r2, [pc, #360]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d82a:	f043 0301 	orr.w	r3, r3, #1
 800d82e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d832:	e00f      	b.n	800d854 <HAL_RCC_OscConfig+0x378>
 800d834:	4b57      	ldr	r3, [pc, #348]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d836:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d83a:	4a56      	ldr	r2, [pc, #344]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d83c:	f023 0301 	bic.w	r3, r3, #1
 800d840:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d844:	4b53      	ldr	r3, [pc, #332]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d846:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d84a:	4a52      	ldr	r2, [pc, #328]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d84c:	f023 0304 	bic.w	r3, r3, #4
 800d850:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	689b      	ldr	r3, [r3, #8]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d016      	beq.n	800d88a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d85c:	f7fa f81a 	bl	8007894 <HAL_GetTick>
 800d860:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d862:	e00a      	b.n	800d87a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d864:	f7fa f816 	bl	8007894 <HAL_GetTick>
 800d868:	4602      	mov	r2, r0
 800d86a:	693b      	ldr	r3, [r7, #16]
 800d86c:	1ad3      	subs	r3, r2, r3
 800d86e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d872:	4293      	cmp	r3, r2
 800d874:	d901      	bls.n	800d87a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800d876:	2303      	movs	r3, #3
 800d878:	e138      	b.n	800daec <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d87a:	4b46      	ldr	r3, [pc, #280]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d87c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d880:	f003 0302 	and.w	r3, r3, #2
 800d884:	2b00      	cmp	r3, #0
 800d886:	d0ed      	beq.n	800d864 <HAL_RCC_OscConfig+0x388>
 800d888:	e015      	b.n	800d8b6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d88a:	f7fa f803 	bl	8007894 <HAL_GetTick>
 800d88e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d890:	e00a      	b.n	800d8a8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d892:	f7f9 ffff 	bl	8007894 <HAL_GetTick>
 800d896:	4602      	mov	r2, r0
 800d898:	693b      	ldr	r3, [r7, #16]
 800d89a:	1ad3      	subs	r3, r2, r3
 800d89c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d8a0:	4293      	cmp	r3, r2
 800d8a2:	d901      	bls.n	800d8a8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800d8a4:	2303      	movs	r3, #3
 800d8a6:	e121      	b.n	800daec <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d8a8:	4b3a      	ldr	r3, [pc, #232]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d8aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d8ae:	f003 0302 	and.w	r3, r3, #2
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d1ed      	bne.n	800d892 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800d8b6:	7ffb      	ldrb	r3, [r7, #31]
 800d8b8:	2b01      	cmp	r3, #1
 800d8ba:	d105      	bne.n	800d8c8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d8bc:	4b35      	ldr	r3, [pc, #212]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d8be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d8c0:	4a34      	ldr	r2, [pc, #208]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d8c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d8c6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	f003 0320 	and.w	r3, r3, #32
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d03c      	beq.n	800d94e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	699b      	ldr	r3, [r3, #24]
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d01c      	beq.n	800d916 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d8dc:	4b2d      	ldr	r3, [pc, #180]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d8de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d8e2:	4a2c      	ldr	r2, [pc, #176]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d8e4:	f043 0301 	orr.w	r3, r3, #1
 800d8e8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d8ec:	f7f9 ffd2 	bl	8007894 <HAL_GetTick>
 800d8f0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d8f2:	e008      	b.n	800d906 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d8f4:	f7f9 ffce 	bl	8007894 <HAL_GetTick>
 800d8f8:	4602      	mov	r2, r0
 800d8fa:	693b      	ldr	r3, [r7, #16]
 800d8fc:	1ad3      	subs	r3, r2, r3
 800d8fe:	2b02      	cmp	r3, #2
 800d900:	d901      	bls.n	800d906 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800d902:	2303      	movs	r3, #3
 800d904:	e0f2      	b.n	800daec <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d906:	4b23      	ldr	r3, [pc, #140]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d908:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d90c:	f003 0302 	and.w	r3, r3, #2
 800d910:	2b00      	cmp	r3, #0
 800d912:	d0ef      	beq.n	800d8f4 <HAL_RCC_OscConfig+0x418>
 800d914:	e01b      	b.n	800d94e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d916:	4b1f      	ldr	r3, [pc, #124]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d918:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d91c:	4a1d      	ldr	r2, [pc, #116]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d91e:	f023 0301 	bic.w	r3, r3, #1
 800d922:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d926:	f7f9 ffb5 	bl	8007894 <HAL_GetTick>
 800d92a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d92c:	e008      	b.n	800d940 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d92e:	f7f9 ffb1 	bl	8007894 <HAL_GetTick>
 800d932:	4602      	mov	r2, r0
 800d934:	693b      	ldr	r3, [r7, #16]
 800d936:	1ad3      	subs	r3, r2, r3
 800d938:	2b02      	cmp	r3, #2
 800d93a:	d901      	bls.n	800d940 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800d93c:	2303      	movs	r3, #3
 800d93e:	e0d5      	b.n	800daec <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d940:	4b14      	ldr	r3, [pc, #80]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d942:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d946:	f003 0302 	and.w	r3, r3, #2
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	d1ef      	bne.n	800d92e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	69db      	ldr	r3, [r3, #28]
 800d952:	2b00      	cmp	r3, #0
 800d954:	f000 80c9 	beq.w	800daea <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d958:	4b0e      	ldr	r3, [pc, #56]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d95a:	689b      	ldr	r3, [r3, #8]
 800d95c:	f003 030c 	and.w	r3, r3, #12
 800d960:	2b0c      	cmp	r3, #12
 800d962:	f000 8083 	beq.w	800da6c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	69db      	ldr	r3, [r3, #28]
 800d96a:	2b02      	cmp	r3, #2
 800d96c:	d15e      	bne.n	800da2c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d96e:	4b09      	ldr	r3, [pc, #36]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	4a08      	ldr	r2, [pc, #32]	@ (800d994 <HAL_RCC_OscConfig+0x4b8>)
 800d974:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d978:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d97a:	f7f9 ff8b 	bl	8007894 <HAL_GetTick>
 800d97e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d980:	e00c      	b.n	800d99c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d982:	f7f9 ff87 	bl	8007894 <HAL_GetTick>
 800d986:	4602      	mov	r2, r0
 800d988:	693b      	ldr	r3, [r7, #16]
 800d98a:	1ad3      	subs	r3, r2, r3
 800d98c:	2b02      	cmp	r3, #2
 800d98e:	d905      	bls.n	800d99c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800d990:	2303      	movs	r3, #3
 800d992:	e0ab      	b.n	800daec <HAL_RCC_OscConfig+0x610>
 800d994:	40021000 	.word	0x40021000
 800d998:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d99c:	4b55      	ldr	r3, [pc, #340]	@ (800daf4 <HAL_RCC_OscConfig+0x618>)
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d1ec      	bne.n	800d982 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d9a8:	4b52      	ldr	r3, [pc, #328]	@ (800daf4 <HAL_RCC_OscConfig+0x618>)
 800d9aa:	68da      	ldr	r2, [r3, #12]
 800d9ac:	4b52      	ldr	r3, [pc, #328]	@ (800daf8 <HAL_RCC_OscConfig+0x61c>)
 800d9ae:	4013      	ands	r3, r2
 800d9b0:	687a      	ldr	r2, [r7, #4]
 800d9b2:	6a11      	ldr	r1, [r2, #32]
 800d9b4:	687a      	ldr	r2, [r7, #4]
 800d9b6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800d9b8:	3a01      	subs	r2, #1
 800d9ba:	0112      	lsls	r2, r2, #4
 800d9bc:	4311      	orrs	r1, r2
 800d9be:	687a      	ldr	r2, [r7, #4]
 800d9c0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800d9c2:	0212      	lsls	r2, r2, #8
 800d9c4:	4311      	orrs	r1, r2
 800d9c6:	687a      	ldr	r2, [r7, #4]
 800d9c8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d9ca:	0852      	lsrs	r2, r2, #1
 800d9cc:	3a01      	subs	r2, #1
 800d9ce:	0552      	lsls	r2, r2, #21
 800d9d0:	4311      	orrs	r1, r2
 800d9d2:	687a      	ldr	r2, [r7, #4]
 800d9d4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800d9d6:	0852      	lsrs	r2, r2, #1
 800d9d8:	3a01      	subs	r2, #1
 800d9da:	0652      	lsls	r2, r2, #25
 800d9dc:	4311      	orrs	r1, r2
 800d9de:	687a      	ldr	r2, [r7, #4]
 800d9e0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800d9e2:	06d2      	lsls	r2, r2, #27
 800d9e4:	430a      	orrs	r2, r1
 800d9e6:	4943      	ldr	r1, [pc, #268]	@ (800daf4 <HAL_RCC_OscConfig+0x618>)
 800d9e8:	4313      	orrs	r3, r2
 800d9ea:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d9ec:	4b41      	ldr	r3, [pc, #260]	@ (800daf4 <HAL_RCC_OscConfig+0x618>)
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	4a40      	ldr	r2, [pc, #256]	@ (800daf4 <HAL_RCC_OscConfig+0x618>)
 800d9f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d9f6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800d9f8:	4b3e      	ldr	r3, [pc, #248]	@ (800daf4 <HAL_RCC_OscConfig+0x618>)
 800d9fa:	68db      	ldr	r3, [r3, #12]
 800d9fc:	4a3d      	ldr	r2, [pc, #244]	@ (800daf4 <HAL_RCC_OscConfig+0x618>)
 800d9fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800da02:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800da04:	f7f9 ff46 	bl	8007894 <HAL_GetTick>
 800da08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800da0a:	e008      	b.n	800da1e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800da0c:	f7f9 ff42 	bl	8007894 <HAL_GetTick>
 800da10:	4602      	mov	r2, r0
 800da12:	693b      	ldr	r3, [r7, #16]
 800da14:	1ad3      	subs	r3, r2, r3
 800da16:	2b02      	cmp	r3, #2
 800da18:	d901      	bls.n	800da1e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800da1a:	2303      	movs	r3, #3
 800da1c:	e066      	b.n	800daec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800da1e:	4b35      	ldr	r3, [pc, #212]	@ (800daf4 <HAL_RCC_OscConfig+0x618>)
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800da26:	2b00      	cmp	r3, #0
 800da28:	d0f0      	beq.n	800da0c <HAL_RCC_OscConfig+0x530>
 800da2a:	e05e      	b.n	800daea <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800da2c:	4b31      	ldr	r3, [pc, #196]	@ (800daf4 <HAL_RCC_OscConfig+0x618>)
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	4a30      	ldr	r2, [pc, #192]	@ (800daf4 <HAL_RCC_OscConfig+0x618>)
 800da32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800da36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800da38:	f7f9 ff2c 	bl	8007894 <HAL_GetTick>
 800da3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800da3e:	e008      	b.n	800da52 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800da40:	f7f9 ff28 	bl	8007894 <HAL_GetTick>
 800da44:	4602      	mov	r2, r0
 800da46:	693b      	ldr	r3, [r7, #16]
 800da48:	1ad3      	subs	r3, r2, r3
 800da4a:	2b02      	cmp	r3, #2
 800da4c:	d901      	bls.n	800da52 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800da4e:	2303      	movs	r3, #3
 800da50:	e04c      	b.n	800daec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800da52:	4b28      	ldr	r3, [pc, #160]	@ (800daf4 <HAL_RCC_OscConfig+0x618>)
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d1f0      	bne.n	800da40 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800da5e:	4b25      	ldr	r3, [pc, #148]	@ (800daf4 <HAL_RCC_OscConfig+0x618>)
 800da60:	68da      	ldr	r2, [r3, #12]
 800da62:	4924      	ldr	r1, [pc, #144]	@ (800daf4 <HAL_RCC_OscConfig+0x618>)
 800da64:	4b25      	ldr	r3, [pc, #148]	@ (800dafc <HAL_RCC_OscConfig+0x620>)
 800da66:	4013      	ands	r3, r2
 800da68:	60cb      	str	r3, [r1, #12]
 800da6a:	e03e      	b.n	800daea <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	69db      	ldr	r3, [r3, #28]
 800da70:	2b01      	cmp	r3, #1
 800da72:	d101      	bne.n	800da78 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800da74:	2301      	movs	r3, #1
 800da76:	e039      	b.n	800daec <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800da78:	4b1e      	ldr	r3, [pc, #120]	@ (800daf4 <HAL_RCC_OscConfig+0x618>)
 800da7a:	68db      	ldr	r3, [r3, #12]
 800da7c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800da7e:	697b      	ldr	r3, [r7, #20]
 800da80:	f003 0203 	and.w	r2, r3, #3
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	6a1b      	ldr	r3, [r3, #32]
 800da88:	429a      	cmp	r2, r3
 800da8a:	d12c      	bne.n	800dae6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800da8c:	697b      	ldr	r3, [r7, #20]
 800da8e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da96:	3b01      	subs	r3, #1
 800da98:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800da9a:	429a      	cmp	r2, r3
 800da9c:	d123      	bne.n	800dae6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800da9e:	697b      	ldr	r3, [r7, #20]
 800daa0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800daa8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800daaa:	429a      	cmp	r2, r3
 800daac:	d11b      	bne.n	800dae6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800daae:	697b      	ldr	r3, [r7, #20]
 800dab0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dab8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800daba:	429a      	cmp	r2, r3
 800dabc:	d113      	bne.n	800dae6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800dabe:	697b      	ldr	r3, [r7, #20]
 800dac0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dac8:	085b      	lsrs	r3, r3, #1
 800daca:	3b01      	subs	r3, #1
 800dacc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800dace:	429a      	cmp	r2, r3
 800dad0:	d109      	bne.n	800dae6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800dad2:	697b      	ldr	r3, [r7, #20]
 800dad4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dadc:	085b      	lsrs	r3, r3, #1
 800dade:	3b01      	subs	r3, #1
 800dae0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800dae2:	429a      	cmp	r2, r3
 800dae4:	d001      	beq.n	800daea <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800dae6:	2301      	movs	r3, #1
 800dae8:	e000      	b.n	800daec <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800daea:	2300      	movs	r3, #0
}
 800daec:	4618      	mov	r0, r3
 800daee:	3720      	adds	r7, #32
 800daf0:	46bd      	mov	sp, r7
 800daf2:	bd80      	pop	{r7, pc}
 800daf4:	40021000 	.word	0x40021000
 800daf8:	019f800c 	.word	0x019f800c
 800dafc:	feeefffc 	.word	0xfeeefffc

0800db00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800db00:	b580      	push	{r7, lr}
 800db02:	b086      	sub	sp, #24
 800db04:	af00      	add	r7, sp, #0
 800db06:	6078      	str	r0, [r7, #4]
 800db08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800db0a:	2300      	movs	r3, #0
 800db0c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	2b00      	cmp	r3, #0
 800db12:	d101      	bne.n	800db18 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800db14:	2301      	movs	r3, #1
 800db16:	e11e      	b.n	800dd56 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800db18:	4b91      	ldr	r3, [pc, #580]	@ (800dd60 <HAL_RCC_ClockConfig+0x260>)
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	f003 030f 	and.w	r3, r3, #15
 800db20:	683a      	ldr	r2, [r7, #0]
 800db22:	429a      	cmp	r2, r3
 800db24:	d910      	bls.n	800db48 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800db26:	4b8e      	ldr	r3, [pc, #568]	@ (800dd60 <HAL_RCC_ClockConfig+0x260>)
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	f023 020f 	bic.w	r2, r3, #15
 800db2e:	498c      	ldr	r1, [pc, #560]	@ (800dd60 <HAL_RCC_ClockConfig+0x260>)
 800db30:	683b      	ldr	r3, [r7, #0]
 800db32:	4313      	orrs	r3, r2
 800db34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800db36:	4b8a      	ldr	r3, [pc, #552]	@ (800dd60 <HAL_RCC_ClockConfig+0x260>)
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	f003 030f 	and.w	r3, r3, #15
 800db3e:	683a      	ldr	r2, [r7, #0]
 800db40:	429a      	cmp	r2, r3
 800db42:	d001      	beq.n	800db48 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800db44:	2301      	movs	r3, #1
 800db46:	e106      	b.n	800dd56 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	f003 0301 	and.w	r3, r3, #1
 800db50:	2b00      	cmp	r3, #0
 800db52:	d073      	beq.n	800dc3c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	685b      	ldr	r3, [r3, #4]
 800db58:	2b03      	cmp	r3, #3
 800db5a:	d129      	bne.n	800dbb0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800db5c:	4b81      	ldr	r3, [pc, #516]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800db64:	2b00      	cmp	r3, #0
 800db66:	d101      	bne.n	800db6c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800db68:	2301      	movs	r3, #1
 800db6a:	e0f4      	b.n	800dd56 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800db6c:	f000 f966 	bl	800de3c <RCC_GetSysClockFreqFromPLLSource>
 800db70:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800db72:	693b      	ldr	r3, [r7, #16]
 800db74:	4a7c      	ldr	r2, [pc, #496]	@ (800dd68 <HAL_RCC_ClockConfig+0x268>)
 800db76:	4293      	cmp	r3, r2
 800db78:	d93f      	bls.n	800dbfa <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800db7a:	4b7a      	ldr	r3, [pc, #488]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800db7c:	689b      	ldr	r3, [r3, #8]
 800db7e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800db82:	2b00      	cmp	r3, #0
 800db84:	d009      	beq.n	800db9a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d033      	beq.n	800dbfa <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800db96:	2b00      	cmp	r3, #0
 800db98:	d12f      	bne.n	800dbfa <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800db9a:	4b72      	ldr	r3, [pc, #456]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800db9c:	689b      	ldr	r3, [r3, #8]
 800db9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800dba2:	4a70      	ldr	r2, [pc, #448]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800dba4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dba8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800dbaa:	2380      	movs	r3, #128	@ 0x80
 800dbac:	617b      	str	r3, [r7, #20]
 800dbae:	e024      	b.n	800dbfa <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	685b      	ldr	r3, [r3, #4]
 800dbb4:	2b02      	cmp	r3, #2
 800dbb6:	d107      	bne.n	800dbc8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800dbb8:	4b6a      	ldr	r3, [pc, #424]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d109      	bne.n	800dbd8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800dbc4:	2301      	movs	r3, #1
 800dbc6:	e0c6      	b.n	800dd56 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800dbc8:	4b66      	ldr	r3, [pc, #408]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d101      	bne.n	800dbd8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800dbd4:	2301      	movs	r3, #1
 800dbd6:	e0be      	b.n	800dd56 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800dbd8:	f000 f8ce 	bl	800dd78 <HAL_RCC_GetSysClockFreq>
 800dbdc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800dbde:	693b      	ldr	r3, [r7, #16]
 800dbe0:	4a61      	ldr	r2, [pc, #388]	@ (800dd68 <HAL_RCC_ClockConfig+0x268>)
 800dbe2:	4293      	cmp	r3, r2
 800dbe4:	d909      	bls.n	800dbfa <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800dbe6:	4b5f      	ldr	r3, [pc, #380]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800dbe8:	689b      	ldr	r3, [r3, #8]
 800dbea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800dbee:	4a5d      	ldr	r2, [pc, #372]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800dbf0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbf4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800dbf6:	2380      	movs	r3, #128	@ 0x80
 800dbf8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800dbfa:	4b5a      	ldr	r3, [pc, #360]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800dbfc:	689b      	ldr	r3, [r3, #8]
 800dbfe:	f023 0203 	bic.w	r2, r3, #3
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	685b      	ldr	r3, [r3, #4]
 800dc06:	4957      	ldr	r1, [pc, #348]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800dc08:	4313      	orrs	r3, r2
 800dc0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dc0c:	f7f9 fe42 	bl	8007894 <HAL_GetTick>
 800dc10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dc12:	e00a      	b.n	800dc2a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800dc14:	f7f9 fe3e 	bl	8007894 <HAL_GetTick>
 800dc18:	4602      	mov	r2, r0
 800dc1a:	68fb      	ldr	r3, [r7, #12]
 800dc1c:	1ad3      	subs	r3, r2, r3
 800dc1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dc22:	4293      	cmp	r3, r2
 800dc24:	d901      	bls.n	800dc2a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800dc26:	2303      	movs	r3, #3
 800dc28:	e095      	b.n	800dd56 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dc2a:	4b4e      	ldr	r3, [pc, #312]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800dc2c:	689b      	ldr	r3, [r3, #8]
 800dc2e:	f003 020c 	and.w	r2, r3, #12
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	685b      	ldr	r3, [r3, #4]
 800dc36:	009b      	lsls	r3, r3, #2
 800dc38:	429a      	cmp	r2, r3
 800dc3a:	d1eb      	bne.n	800dc14 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	681b      	ldr	r3, [r3, #0]
 800dc40:	f003 0302 	and.w	r3, r3, #2
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d023      	beq.n	800dc90 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	f003 0304 	and.w	r3, r3, #4
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d005      	beq.n	800dc60 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800dc54:	4b43      	ldr	r3, [pc, #268]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800dc56:	689b      	ldr	r3, [r3, #8]
 800dc58:	4a42      	ldr	r2, [pc, #264]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800dc5a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800dc5e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	f003 0308 	and.w	r3, r3, #8
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	d007      	beq.n	800dc7c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800dc6c:	4b3d      	ldr	r3, [pc, #244]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800dc6e:	689b      	ldr	r3, [r3, #8]
 800dc70:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800dc74:	4a3b      	ldr	r2, [pc, #236]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800dc76:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800dc7a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800dc7c:	4b39      	ldr	r3, [pc, #228]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800dc7e:	689b      	ldr	r3, [r3, #8]
 800dc80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	689b      	ldr	r3, [r3, #8]
 800dc88:	4936      	ldr	r1, [pc, #216]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800dc8a:	4313      	orrs	r3, r2
 800dc8c:	608b      	str	r3, [r1, #8]
 800dc8e:	e008      	b.n	800dca2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800dc90:	697b      	ldr	r3, [r7, #20]
 800dc92:	2b80      	cmp	r3, #128	@ 0x80
 800dc94:	d105      	bne.n	800dca2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800dc96:	4b33      	ldr	r3, [pc, #204]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800dc98:	689b      	ldr	r3, [r3, #8]
 800dc9a:	4a32      	ldr	r2, [pc, #200]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800dc9c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800dca0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800dca2:	4b2f      	ldr	r3, [pc, #188]	@ (800dd60 <HAL_RCC_ClockConfig+0x260>)
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	f003 030f 	and.w	r3, r3, #15
 800dcaa:	683a      	ldr	r2, [r7, #0]
 800dcac:	429a      	cmp	r2, r3
 800dcae:	d21d      	bcs.n	800dcec <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dcb0:	4b2b      	ldr	r3, [pc, #172]	@ (800dd60 <HAL_RCC_ClockConfig+0x260>)
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	f023 020f 	bic.w	r2, r3, #15
 800dcb8:	4929      	ldr	r1, [pc, #164]	@ (800dd60 <HAL_RCC_ClockConfig+0x260>)
 800dcba:	683b      	ldr	r3, [r7, #0]
 800dcbc:	4313      	orrs	r3, r2
 800dcbe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800dcc0:	f7f9 fde8 	bl	8007894 <HAL_GetTick>
 800dcc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dcc6:	e00a      	b.n	800dcde <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800dcc8:	f7f9 fde4 	bl	8007894 <HAL_GetTick>
 800dccc:	4602      	mov	r2, r0
 800dcce:	68fb      	ldr	r3, [r7, #12]
 800dcd0:	1ad3      	subs	r3, r2, r3
 800dcd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dcd6:	4293      	cmp	r3, r2
 800dcd8:	d901      	bls.n	800dcde <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800dcda:	2303      	movs	r3, #3
 800dcdc:	e03b      	b.n	800dd56 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dcde:	4b20      	ldr	r3, [pc, #128]	@ (800dd60 <HAL_RCC_ClockConfig+0x260>)
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	f003 030f 	and.w	r3, r3, #15
 800dce6:	683a      	ldr	r2, [r7, #0]
 800dce8:	429a      	cmp	r2, r3
 800dcea:	d1ed      	bne.n	800dcc8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	f003 0304 	and.w	r3, r3, #4
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d008      	beq.n	800dd0a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800dcf8:	4b1a      	ldr	r3, [pc, #104]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800dcfa:	689b      	ldr	r3, [r3, #8]
 800dcfc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	68db      	ldr	r3, [r3, #12]
 800dd04:	4917      	ldr	r1, [pc, #92]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800dd06:	4313      	orrs	r3, r2
 800dd08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	f003 0308 	and.w	r3, r3, #8
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d009      	beq.n	800dd2a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800dd16:	4b13      	ldr	r3, [pc, #76]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800dd18:	689b      	ldr	r3, [r3, #8]
 800dd1a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	691b      	ldr	r3, [r3, #16]
 800dd22:	00db      	lsls	r3, r3, #3
 800dd24:	490f      	ldr	r1, [pc, #60]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800dd26:	4313      	orrs	r3, r2
 800dd28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800dd2a:	f000 f825 	bl	800dd78 <HAL_RCC_GetSysClockFreq>
 800dd2e:	4602      	mov	r2, r0
 800dd30:	4b0c      	ldr	r3, [pc, #48]	@ (800dd64 <HAL_RCC_ClockConfig+0x264>)
 800dd32:	689b      	ldr	r3, [r3, #8]
 800dd34:	091b      	lsrs	r3, r3, #4
 800dd36:	f003 030f 	and.w	r3, r3, #15
 800dd3a:	490c      	ldr	r1, [pc, #48]	@ (800dd6c <HAL_RCC_ClockConfig+0x26c>)
 800dd3c:	5ccb      	ldrb	r3, [r1, r3]
 800dd3e:	f003 031f 	and.w	r3, r3, #31
 800dd42:	fa22 f303 	lsr.w	r3, r2, r3
 800dd46:	4a0a      	ldr	r2, [pc, #40]	@ (800dd70 <HAL_RCC_ClockConfig+0x270>)
 800dd48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800dd4a:	4b0a      	ldr	r3, [pc, #40]	@ (800dd74 <HAL_RCC_ClockConfig+0x274>)
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	4618      	mov	r0, r3
 800dd50:	f7f9 fd54 	bl	80077fc <HAL_InitTick>
 800dd54:	4603      	mov	r3, r0
}
 800dd56:	4618      	mov	r0, r3
 800dd58:	3718      	adds	r7, #24
 800dd5a:	46bd      	mov	sp, r7
 800dd5c:	bd80      	pop	{r7, pc}
 800dd5e:	bf00      	nop
 800dd60:	40022000 	.word	0x40022000
 800dd64:	40021000 	.word	0x40021000
 800dd68:	04c4b400 	.word	0x04c4b400
 800dd6c:	0800fe48 	.word	0x0800fe48
 800dd70:	20000040 	.word	0x20000040
 800dd74:	20000044 	.word	0x20000044

0800dd78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800dd78:	b480      	push	{r7}
 800dd7a:	b087      	sub	sp, #28
 800dd7c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800dd7e:	4b2c      	ldr	r3, [pc, #176]	@ (800de30 <HAL_RCC_GetSysClockFreq+0xb8>)
 800dd80:	689b      	ldr	r3, [r3, #8]
 800dd82:	f003 030c 	and.w	r3, r3, #12
 800dd86:	2b04      	cmp	r3, #4
 800dd88:	d102      	bne.n	800dd90 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800dd8a:	4b2a      	ldr	r3, [pc, #168]	@ (800de34 <HAL_RCC_GetSysClockFreq+0xbc>)
 800dd8c:	613b      	str	r3, [r7, #16]
 800dd8e:	e047      	b.n	800de20 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800dd90:	4b27      	ldr	r3, [pc, #156]	@ (800de30 <HAL_RCC_GetSysClockFreq+0xb8>)
 800dd92:	689b      	ldr	r3, [r3, #8]
 800dd94:	f003 030c 	and.w	r3, r3, #12
 800dd98:	2b08      	cmp	r3, #8
 800dd9a:	d102      	bne.n	800dda2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800dd9c:	4b26      	ldr	r3, [pc, #152]	@ (800de38 <HAL_RCC_GetSysClockFreq+0xc0>)
 800dd9e:	613b      	str	r3, [r7, #16]
 800dda0:	e03e      	b.n	800de20 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800dda2:	4b23      	ldr	r3, [pc, #140]	@ (800de30 <HAL_RCC_GetSysClockFreq+0xb8>)
 800dda4:	689b      	ldr	r3, [r3, #8]
 800dda6:	f003 030c 	and.w	r3, r3, #12
 800ddaa:	2b0c      	cmp	r3, #12
 800ddac:	d136      	bne.n	800de1c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800ddae:	4b20      	ldr	r3, [pc, #128]	@ (800de30 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ddb0:	68db      	ldr	r3, [r3, #12]
 800ddb2:	f003 0303 	and.w	r3, r3, #3
 800ddb6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800ddb8:	4b1d      	ldr	r3, [pc, #116]	@ (800de30 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ddba:	68db      	ldr	r3, [r3, #12]
 800ddbc:	091b      	lsrs	r3, r3, #4
 800ddbe:	f003 030f 	and.w	r3, r3, #15
 800ddc2:	3301      	adds	r3, #1
 800ddc4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	2b03      	cmp	r3, #3
 800ddca:	d10c      	bne.n	800dde6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ddcc:	4a1a      	ldr	r2, [pc, #104]	@ (800de38 <HAL_RCC_GetSysClockFreq+0xc0>)
 800ddce:	68bb      	ldr	r3, [r7, #8]
 800ddd0:	fbb2 f3f3 	udiv	r3, r2, r3
 800ddd4:	4a16      	ldr	r2, [pc, #88]	@ (800de30 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ddd6:	68d2      	ldr	r2, [r2, #12]
 800ddd8:	0a12      	lsrs	r2, r2, #8
 800ddda:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800ddde:	fb02 f303 	mul.w	r3, r2, r3
 800dde2:	617b      	str	r3, [r7, #20]
      break;
 800dde4:	e00c      	b.n	800de00 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800dde6:	4a13      	ldr	r2, [pc, #76]	@ (800de34 <HAL_RCC_GetSysClockFreq+0xbc>)
 800dde8:	68bb      	ldr	r3, [r7, #8]
 800ddea:	fbb2 f3f3 	udiv	r3, r2, r3
 800ddee:	4a10      	ldr	r2, [pc, #64]	@ (800de30 <HAL_RCC_GetSysClockFreq+0xb8>)
 800ddf0:	68d2      	ldr	r2, [r2, #12]
 800ddf2:	0a12      	lsrs	r2, r2, #8
 800ddf4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800ddf8:	fb02 f303 	mul.w	r3, r2, r3
 800ddfc:	617b      	str	r3, [r7, #20]
      break;
 800ddfe:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800de00:	4b0b      	ldr	r3, [pc, #44]	@ (800de30 <HAL_RCC_GetSysClockFreq+0xb8>)
 800de02:	68db      	ldr	r3, [r3, #12]
 800de04:	0e5b      	lsrs	r3, r3, #25
 800de06:	f003 0303 	and.w	r3, r3, #3
 800de0a:	3301      	adds	r3, #1
 800de0c:	005b      	lsls	r3, r3, #1
 800de0e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800de10:	697a      	ldr	r2, [r7, #20]
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	fbb2 f3f3 	udiv	r3, r2, r3
 800de18:	613b      	str	r3, [r7, #16]
 800de1a:	e001      	b.n	800de20 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800de1c:	2300      	movs	r3, #0
 800de1e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800de20:	693b      	ldr	r3, [r7, #16]
}
 800de22:	4618      	mov	r0, r3
 800de24:	371c      	adds	r7, #28
 800de26:	46bd      	mov	sp, r7
 800de28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de2c:	4770      	bx	lr
 800de2e:	bf00      	nop
 800de30:	40021000 	.word	0x40021000
 800de34:	00f42400 	.word	0x00f42400
 800de38:	007a1200 	.word	0x007a1200

0800de3c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800de3c:	b480      	push	{r7}
 800de3e:	b087      	sub	sp, #28
 800de40:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800de42:	4b1e      	ldr	r3, [pc, #120]	@ (800debc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800de44:	68db      	ldr	r3, [r3, #12]
 800de46:	f003 0303 	and.w	r3, r3, #3
 800de4a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800de4c:	4b1b      	ldr	r3, [pc, #108]	@ (800debc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800de4e:	68db      	ldr	r3, [r3, #12]
 800de50:	091b      	lsrs	r3, r3, #4
 800de52:	f003 030f 	and.w	r3, r3, #15
 800de56:	3301      	adds	r3, #1
 800de58:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800de5a:	693b      	ldr	r3, [r7, #16]
 800de5c:	2b03      	cmp	r3, #3
 800de5e:	d10c      	bne.n	800de7a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800de60:	4a17      	ldr	r2, [pc, #92]	@ (800dec0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800de62:	68fb      	ldr	r3, [r7, #12]
 800de64:	fbb2 f3f3 	udiv	r3, r2, r3
 800de68:	4a14      	ldr	r2, [pc, #80]	@ (800debc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800de6a:	68d2      	ldr	r2, [r2, #12]
 800de6c:	0a12      	lsrs	r2, r2, #8
 800de6e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800de72:	fb02 f303 	mul.w	r3, r2, r3
 800de76:	617b      	str	r3, [r7, #20]
    break;
 800de78:	e00c      	b.n	800de94 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800de7a:	4a12      	ldr	r2, [pc, #72]	@ (800dec4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	fbb2 f3f3 	udiv	r3, r2, r3
 800de82:	4a0e      	ldr	r2, [pc, #56]	@ (800debc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800de84:	68d2      	ldr	r2, [r2, #12]
 800de86:	0a12      	lsrs	r2, r2, #8
 800de88:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800de8c:	fb02 f303 	mul.w	r3, r2, r3
 800de90:	617b      	str	r3, [r7, #20]
    break;
 800de92:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800de94:	4b09      	ldr	r3, [pc, #36]	@ (800debc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800de96:	68db      	ldr	r3, [r3, #12]
 800de98:	0e5b      	lsrs	r3, r3, #25
 800de9a:	f003 0303 	and.w	r3, r3, #3
 800de9e:	3301      	adds	r3, #1
 800dea0:	005b      	lsls	r3, r3, #1
 800dea2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800dea4:	697a      	ldr	r2, [r7, #20]
 800dea6:	68bb      	ldr	r3, [r7, #8]
 800dea8:	fbb2 f3f3 	udiv	r3, r2, r3
 800deac:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800deae:	687b      	ldr	r3, [r7, #4]
}
 800deb0:	4618      	mov	r0, r3
 800deb2:	371c      	adds	r7, #28
 800deb4:	46bd      	mov	sp, r7
 800deb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deba:	4770      	bx	lr
 800debc:	40021000 	.word	0x40021000
 800dec0:	007a1200 	.word	0x007a1200
 800dec4:	00f42400 	.word	0x00f42400

0800dec8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800dec8:	b580      	push	{r7, lr}
 800deca:	b086      	sub	sp, #24
 800decc:	af00      	add	r7, sp, #0
 800dece:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800ded0:	2300      	movs	r3, #0
 800ded2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800ded4:	2300      	movs	r3, #0
 800ded6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	f000 8098 	beq.w	800e016 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800dee6:	2300      	movs	r3, #0
 800dee8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800deea:	4b43      	ldr	r3, [pc, #268]	@ (800dff8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800deec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800deee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800def2:	2b00      	cmp	r3, #0
 800def4:	d10d      	bne.n	800df12 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800def6:	4b40      	ldr	r3, [pc, #256]	@ (800dff8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800def8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800defa:	4a3f      	ldr	r2, [pc, #252]	@ (800dff8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800defc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800df00:	6593      	str	r3, [r2, #88]	@ 0x58
 800df02:	4b3d      	ldr	r3, [pc, #244]	@ (800dff8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800df04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800df0a:	60bb      	str	r3, [r7, #8]
 800df0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800df0e:	2301      	movs	r3, #1
 800df10:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800df12:	4b3a      	ldr	r3, [pc, #232]	@ (800dffc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	4a39      	ldr	r2, [pc, #228]	@ (800dffc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800df18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800df1c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800df1e:	f7f9 fcb9 	bl	8007894 <HAL_GetTick>
 800df22:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800df24:	e009      	b.n	800df3a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800df26:	f7f9 fcb5 	bl	8007894 <HAL_GetTick>
 800df2a:	4602      	mov	r2, r0
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	1ad3      	subs	r3, r2, r3
 800df30:	2b02      	cmp	r3, #2
 800df32:	d902      	bls.n	800df3a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800df34:	2303      	movs	r3, #3
 800df36:	74fb      	strb	r3, [r7, #19]
        break;
 800df38:	e005      	b.n	800df46 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800df3a:	4b30      	ldr	r3, [pc, #192]	@ (800dffc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800df42:	2b00      	cmp	r3, #0
 800df44:	d0ef      	beq.n	800df26 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800df46:	7cfb      	ldrb	r3, [r7, #19]
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d159      	bne.n	800e000 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800df4c:	4b2a      	ldr	r3, [pc, #168]	@ (800dff8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800df4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800df56:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800df58:	697b      	ldr	r3, [r7, #20]
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d01e      	beq.n	800df9c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800df62:	697a      	ldr	r2, [r7, #20]
 800df64:	429a      	cmp	r2, r3
 800df66:	d019      	beq.n	800df9c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800df68:	4b23      	ldr	r3, [pc, #140]	@ (800dff8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800df6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800df72:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800df74:	4b20      	ldr	r3, [pc, #128]	@ (800dff8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800df76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df7a:	4a1f      	ldr	r2, [pc, #124]	@ (800dff8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800df7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800df80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800df84:	4b1c      	ldr	r3, [pc, #112]	@ (800dff8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800df86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df8a:	4a1b      	ldr	r2, [pc, #108]	@ (800dff8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800df8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800df90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800df94:	4a18      	ldr	r2, [pc, #96]	@ (800dff8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800df96:	697b      	ldr	r3, [r7, #20]
 800df98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800df9c:	697b      	ldr	r3, [r7, #20]
 800df9e:	f003 0301 	and.w	r3, r3, #1
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	d016      	beq.n	800dfd4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dfa6:	f7f9 fc75 	bl	8007894 <HAL_GetTick>
 800dfaa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800dfac:	e00b      	b.n	800dfc6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800dfae:	f7f9 fc71 	bl	8007894 <HAL_GetTick>
 800dfb2:	4602      	mov	r2, r0
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	1ad3      	subs	r3, r2, r3
 800dfb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dfbc:	4293      	cmp	r3, r2
 800dfbe:	d902      	bls.n	800dfc6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800dfc0:	2303      	movs	r3, #3
 800dfc2:	74fb      	strb	r3, [r7, #19]
            break;
 800dfc4:	e006      	b.n	800dfd4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800dfc6:	4b0c      	ldr	r3, [pc, #48]	@ (800dff8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dfc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dfcc:	f003 0302 	and.w	r3, r3, #2
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d0ec      	beq.n	800dfae <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800dfd4:	7cfb      	ldrb	r3, [r7, #19]
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d10b      	bne.n	800dff2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800dfda:	4b07      	ldr	r3, [pc, #28]	@ (800dff8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dfdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dfe0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dfe8:	4903      	ldr	r1, [pc, #12]	@ (800dff8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dfea:	4313      	orrs	r3, r2
 800dfec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800dff0:	e008      	b.n	800e004 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800dff2:	7cfb      	ldrb	r3, [r7, #19]
 800dff4:	74bb      	strb	r3, [r7, #18]
 800dff6:	e005      	b.n	800e004 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800dff8:	40021000 	.word	0x40021000
 800dffc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e000:	7cfb      	ldrb	r3, [r7, #19]
 800e002:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800e004:	7c7b      	ldrb	r3, [r7, #17]
 800e006:	2b01      	cmp	r3, #1
 800e008:	d105      	bne.n	800e016 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e00a:	4ba7      	ldr	r3, [pc, #668]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e00c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e00e:	4aa6      	ldr	r2, [pc, #664]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e010:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e014:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	f003 0301 	and.w	r3, r3, #1
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d00a      	beq.n	800e038 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800e022:	4ba1      	ldr	r3, [pc, #644]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e024:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e028:	f023 0203 	bic.w	r2, r3, #3
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	685b      	ldr	r3, [r3, #4]
 800e030:	499d      	ldr	r1, [pc, #628]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e032:	4313      	orrs	r3, r2
 800e034:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	f003 0302 	and.w	r3, r3, #2
 800e040:	2b00      	cmp	r3, #0
 800e042:	d00a      	beq.n	800e05a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800e044:	4b98      	ldr	r3, [pc, #608]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e046:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e04a:	f023 020c 	bic.w	r2, r3, #12
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	689b      	ldr	r3, [r3, #8]
 800e052:	4995      	ldr	r1, [pc, #596]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e054:	4313      	orrs	r3, r2
 800e056:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	f003 0304 	and.w	r3, r3, #4
 800e062:	2b00      	cmp	r3, #0
 800e064:	d00a      	beq.n	800e07c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800e066:	4b90      	ldr	r3, [pc, #576]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e068:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e06c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	68db      	ldr	r3, [r3, #12]
 800e074:	498c      	ldr	r1, [pc, #560]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e076:	4313      	orrs	r3, r2
 800e078:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	f003 0308 	and.w	r3, r3, #8
 800e084:	2b00      	cmp	r3, #0
 800e086:	d00a      	beq.n	800e09e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800e088:	4b87      	ldr	r3, [pc, #540]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e08a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e08e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	691b      	ldr	r3, [r3, #16]
 800e096:	4984      	ldr	r1, [pc, #528]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e098:	4313      	orrs	r3, r2
 800e09a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	f003 0310 	and.w	r3, r3, #16
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d00a      	beq.n	800e0c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800e0aa:	4b7f      	ldr	r3, [pc, #508]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e0ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e0b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	695b      	ldr	r3, [r3, #20]
 800e0b8:	497b      	ldr	r1, [pc, #492]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e0ba:	4313      	orrs	r3, r2
 800e0bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	f003 0320 	and.w	r3, r3, #32
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d00a      	beq.n	800e0e2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800e0cc:	4b76      	ldr	r3, [pc, #472]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e0ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e0d2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	699b      	ldr	r3, [r3, #24]
 800e0da:	4973      	ldr	r1, [pc, #460]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e0dc:	4313      	orrs	r3, r2
 800e0de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d00a      	beq.n	800e104 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800e0ee:	4b6e      	ldr	r3, [pc, #440]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e0f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e0f4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	69db      	ldr	r3, [r3, #28]
 800e0fc:	496a      	ldr	r1, [pc, #424]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e0fe:	4313      	orrs	r3, r2
 800e100:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d00a      	beq.n	800e126 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800e110:	4b65      	ldr	r3, [pc, #404]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e112:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e116:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	6a1b      	ldr	r3, [r3, #32]
 800e11e:	4962      	ldr	r1, [pc, #392]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e120:	4313      	orrs	r3, r2
 800e122:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d00a      	beq.n	800e148 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800e132:	4b5d      	ldr	r3, [pc, #372]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e134:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e138:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e140:	4959      	ldr	r1, [pc, #356]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e142:	4313      	orrs	r3, r2
 800e144:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e150:	2b00      	cmp	r3, #0
 800e152:	d00a      	beq.n	800e16a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800e154:	4b54      	ldr	r3, [pc, #336]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e156:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e15a:	f023 0203 	bic.w	r2, r3, #3
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e162:	4951      	ldr	r1, [pc, #324]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e164:	4313      	orrs	r3, r2
 800e166:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	681b      	ldr	r3, [r3, #0]
 800e16e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e172:	2b00      	cmp	r3, #0
 800e174:	d00a      	beq.n	800e18c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e176:	4b4c      	ldr	r3, [pc, #304]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e178:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e17c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e184:	4948      	ldr	r1, [pc, #288]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e186:	4313      	orrs	r3, r2
 800e188:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e194:	2b00      	cmp	r3, #0
 800e196:	d015      	beq.n	800e1c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e198:	4b43      	ldr	r3, [pc, #268]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e19a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e19e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e1a6:	4940      	ldr	r1, [pc, #256]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e1a8:	4313      	orrs	r3, r2
 800e1aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e1b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e1b6:	d105      	bne.n	800e1c4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e1b8:	4b3b      	ldr	r3, [pc, #236]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e1ba:	68db      	ldr	r3, [r3, #12]
 800e1bc:	4a3a      	ldr	r2, [pc, #232]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e1be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e1c2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	681b      	ldr	r3, [r3, #0]
 800e1c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d015      	beq.n	800e1fc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800e1d0:	4b35      	ldr	r3, [pc, #212]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e1d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e1d6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e1de:	4932      	ldr	r1, [pc, #200]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e1e0:	4313      	orrs	r3, r2
 800e1e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e1ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e1ee:	d105      	bne.n	800e1fc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e1f0:	4b2d      	ldr	r3, [pc, #180]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e1f2:	68db      	ldr	r3, [r3, #12]
 800e1f4:	4a2c      	ldr	r2, [pc, #176]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e1f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e1fa:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	681b      	ldr	r3, [r3, #0]
 800e200:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e204:	2b00      	cmp	r3, #0
 800e206:	d015      	beq.n	800e234 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e208:	4b27      	ldr	r3, [pc, #156]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e20a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e20e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e216:	4924      	ldr	r1, [pc, #144]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e218:	4313      	orrs	r3, r2
 800e21a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e222:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e226:	d105      	bne.n	800e234 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e228:	4b1f      	ldr	r3, [pc, #124]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e22a:	68db      	ldr	r3, [r3, #12]
 800e22c:	4a1e      	ldr	r2, [pc, #120]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e22e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e232:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d015      	beq.n	800e26c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800e240:	4b19      	ldr	r3, [pc, #100]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e246:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e24e:	4916      	ldr	r1, [pc, #88]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e250:	4313      	orrs	r3, r2
 800e252:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e25a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e25e:	d105      	bne.n	800e26c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e260:	4b11      	ldr	r3, [pc, #68]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e262:	68db      	ldr	r3, [r3, #12]
 800e264:	4a10      	ldr	r2, [pc, #64]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e266:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e26a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e274:	2b00      	cmp	r3, #0
 800e276:	d019      	beq.n	800e2ac <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800e278:	4b0b      	ldr	r3, [pc, #44]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e27a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e27e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e286:	4908      	ldr	r1, [pc, #32]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e288:	4313      	orrs	r3, r2
 800e28a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e292:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e296:	d109      	bne.n	800e2ac <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e298:	4b03      	ldr	r3, [pc, #12]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e29a:	68db      	ldr	r3, [r3, #12]
 800e29c:	4a02      	ldr	r2, [pc, #8]	@ (800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e29e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e2a2:	60d3      	str	r3, [r2, #12]
 800e2a4:	e002      	b.n	800e2ac <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800e2a6:	bf00      	nop
 800e2a8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	d015      	beq.n	800e2e4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800e2b8:	4b29      	ldr	r3, [pc, #164]	@ (800e360 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e2ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e2be:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e2c6:	4926      	ldr	r1, [pc, #152]	@ (800e360 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e2c8:	4313      	orrs	r3, r2
 800e2ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e2d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e2d6:	d105      	bne.n	800e2e4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800e2d8:	4b21      	ldr	r3, [pc, #132]	@ (800e360 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e2da:	68db      	ldr	r3, [r3, #12]
 800e2dc:	4a20      	ldr	r2, [pc, #128]	@ (800e360 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e2de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e2e2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d015      	beq.n	800e31c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800e2f0:	4b1b      	ldr	r3, [pc, #108]	@ (800e360 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e2f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e2f6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e2fe:	4918      	ldr	r1, [pc, #96]	@ (800e360 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e300:	4313      	orrs	r3, r2
 800e302:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e30a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e30e:	d105      	bne.n	800e31c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800e310:	4b13      	ldr	r3, [pc, #76]	@ (800e360 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e312:	68db      	ldr	r3, [r3, #12]
 800e314:	4a12      	ldr	r2, [pc, #72]	@ (800e360 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e316:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e31a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e324:	2b00      	cmp	r3, #0
 800e326:	d015      	beq.n	800e354 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800e328:	4b0d      	ldr	r3, [pc, #52]	@ (800e360 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e32a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e32e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e336:	490a      	ldr	r1, [pc, #40]	@ (800e360 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e338:	4313      	orrs	r3, r2
 800e33a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e342:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e346:	d105      	bne.n	800e354 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e348:	4b05      	ldr	r3, [pc, #20]	@ (800e360 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e34a:	68db      	ldr	r3, [r3, #12]
 800e34c:	4a04      	ldr	r2, [pc, #16]	@ (800e360 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e34e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e352:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800e354:	7cbb      	ldrb	r3, [r7, #18]
}
 800e356:	4618      	mov	r0, r3
 800e358:	3718      	adds	r7, #24
 800e35a:	46bd      	mov	sp, r7
 800e35c:	bd80      	pop	{r7, pc}
 800e35e:	bf00      	nop
 800e360:	40021000 	.word	0x40021000

0800e364 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e364:	b580      	push	{r7, lr}
 800e366:	b082      	sub	sp, #8
 800e368:	af00      	add	r7, sp, #0
 800e36a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d101      	bne.n	800e376 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e372:	2301      	movs	r3, #1
 800e374:	e049      	b.n	800e40a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e37c:	b2db      	uxtb	r3, r3
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d106      	bne.n	800e390 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	2200      	movs	r2, #0
 800e386:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e38a:	6878      	ldr	r0, [r7, #4]
 800e38c:	f7f9 f96e 	bl	800766c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	2202      	movs	r2, #2
 800e394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	681a      	ldr	r2, [r3, #0]
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	3304      	adds	r3, #4
 800e3a0:	4619      	mov	r1, r3
 800e3a2:	4610      	mov	r0, r2
 800e3a4:	f000 fdae 	bl	800ef04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	2201      	movs	r2, #1
 800e3ac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	2201      	movs	r2, #1
 800e3b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	2201      	movs	r2, #1
 800e3bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	2201      	movs	r2, #1
 800e3c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	2201      	movs	r2, #1
 800e3cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	2201      	movs	r2, #1
 800e3d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	2201      	movs	r2, #1
 800e3dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	2201      	movs	r2, #1
 800e3e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	2201      	movs	r2, #1
 800e3ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	2201      	movs	r2, #1
 800e3f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	2201      	movs	r2, #1
 800e3fc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	2201      	movs	r2, #1
 800e404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e408:	2300      	movs	r3, #0
}
 800e40a:	4618      	mov	r0, r3
 800e40c:	3708      	adds	r7, #8
 800e40e:	46bd      	mov	sp, r7
 800e410:	bd80      	pop	{r7, pc}

0800e412 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800e412:	b580      	push	{r7, lr}
 800e414:	b082      	sub	sp, #8
 800e416:	af00      	add	r7, sp, #0
 800e418:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d101      	bne.n	800e424 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800e420:	2301      	movs	r3, #1
 800e422:	e049      	b.n	800e4b8 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e42a:	b2db      	uxtb	r3, r3
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d106      	bne.n	800e43e <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	2200      	movs	r2, #0
 800e434:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800e438:	6878      	ldr	r0, [r7, #4]
 800e43a:	f000 f841 	bl	800e4c0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	2202      	movs	r2, #2
 800e442:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	681a      	ldr	r2, [r3, #0]
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	3304      	adds	r3, #4
 800e44e:	4619      	mov	r1, r3
 800e450:	4610      	mov	r0, r2
 800e452:	f000 fd57 	bl	800ef04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	2201      	movs	r2, #1
 800e45a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	2201      	movs	r2, #1
 800e462:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	2201      	movs	r2, #1
 800e46a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	2201      	movs	r2, #1
 800e472:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	2201      	movs	r2, #1
 800e47a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	2201      	movs	r2, #1
 800e482:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	2201      	movs	r2, #1
 800e48a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	2201      	movs	r2, #1
 800e492:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	2201      	movs	r2, #1
 800e49a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	2201      	movs	r2, #1
 800e4a2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	2201      	movs	r2, #1
 800e4aa:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	2201      	movs	r2, #1
 800e4b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e4b6:	2300      	movs	r3, #0
}
 800e4b8:	4618      	mov	r0, r3
 800e4ba:	3708      	adds	r7, #8
 800e4bc:	46bd      	mov	sp, r7
 800e4be:	bd80      	pop	{r7, pc}

0800e4c0 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800e4c0:	b480      	push	{r7}
 800e4c2:	b083      	sub	sp, #12
 800e4c4:	af00      	add	r7, sp, #0
 800e4c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800e4c8:	bf00      	nop
 800e4ca:	370c      	adds	r7, #12
 800e4cc:	46bd      	mov	sp, r7
 800e4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4d2:	4770      	bx	lr

0800e4d4 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e4d4:	b580      	push	{r7, lr}
 800e4d6:	b084      	sub	sp, #16
 800e4d8:	af00      	add	r7, sp, #0
 800e4da:	6078      	str	r0, [r7, #4]
 800e4dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e4de:	2300      	movs	r3, #0
 800e4e0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e4e2:	683b      	ldr	r3, [r7, #0]
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d109      	bne.n	800e4fc <HAL_TIM_OC_Start_IT+0x28>
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800e4ee:	b2db      	uxtb	r3, r3
 800e4f0:	2b01      	cmp	r3, #1
 800e4f2:	bf14      	ite	ne
 800e4f4:	2301      	movne	r3, #1
 800e4f6:	2300      	moveq	r3, #0
 800e4f8:	b2db      	uxtb	r3, r3
 800e4fa:	e03c      	b.n	800e576 <HAL_TIM_OC_Start_IT+0xa2>
 800e4fc:	683b      	ldr	r3, [r7, #0]
 800e4fe:	2b04      	cmp	r3, #4
 800e500:	d109      	bne.n	800e516 <HAL_TIM_OC_Start_IT+0x42>
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800e508:	b2db      	uxtb	r3, r3
 800e50a:	2b01      	cmp	r3, #1
 800e50c:	bf14      	ite	ne
 800e50e:	2301      	movne	r3, #1
 800e510:	2300      	moveq	r3, #0
 800e512:	b2db      	uxtb	r3, r3
 800e514:	e02f      	b.n	800e576 <HAL_TIM_OC_Start_IT+0xa2>
 800e516:	683b      	ldr	r3, [r7, #0]
 800e518:	2b08      	cmp	r3, #8
 800e51a:	d109      	bne.n	800e530 <HAL_TIM_OC_Start_IT+0x5c>
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e522:	b2db      	uxtb	r3, r3
 800e524:	2b01      	cmp	r3, #1
 800e526:	bf14      	ite	ne
 800e528:	2301      	movne	r3, #1
 800e52a:	2300      	moveq	r3, #0
 800e52c:	b2db      	uxtb	r3, r3
 800e52e:	e022      	b.n	800e576 <HAL_TIM_OC_Start_IT+0xa2>
 800e530:	683b      	ldr	r3, [r7, #0]
 800e532:	2b0c      	cmp	r3, #12
 800e534:	d109      	bne.n	800e54a <HAL_TIM_OC_Start_IT+0x76>
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e53c:	b2db      	uxtb	r3, r3
 800e53e:	2b01      	cmp	r3, #1
 800e540:	bf14      	ite	ne
 800e542:	2301      	movne	r3, #1
 800e544:	2300      	moveq	r3, #0
 800e546:	b2db      	uxtb	r3, r3
 800e548:	e015      	b.n	800e576 <HAL_TIM_OC_Start_IT+0xa2>
 800e54a:	683b      	ldr	r3, [r7, #0]
 800e54c:	2b10      	cmp	r3, #16
 800e54e:	d109      	bne.n	800e564 <HAL_TIM_OC_Start_IT+0x90>
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e556:	b2db      	uxtb	r3, r3
 800e558:	2b01      	cmp	r3, #1
 800e55a:	bf14      	ite	ne
 800e55c:	2301      	movne	r3, #1
 800e55e:	2300      	moveq	r3, #0
 800e560:	b2db      	uxtb	r3, r3
 800e562:	e008      	b.n	800e576 <HAL_TIM_OC_Start_IT+0xa2>
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800e56a:	b2db      	uxtb	r3, r3
 800e56c:	2b01      	cmp	r3, #1
 800e56e:	bf14      	ite	ne
 800e570:	2301      	movne	r3, #1
 800e572:	2300      	moveq	r3, #0
 800e574:	b2db      	uxtb	r3, r3
 800e576:	2b00      	cmp	r3, #0
 800e578:	d001      	beq.n	800e57e <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800e57a:	2301      	movs	r3, #1
 800e57c:	e0f1      	b.n	800e762 <HAL_TIM_OC_Start_IT+0x28e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e57e:	683b      	ldr	r3, [r7, #0]
 800e580:	2b00      	cmp	r3, #0
 800e582:	d104      	bne.n	800e58e <HAL_TIM_OC_Start_IT+0xba>
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	2202      	movs	r2, #2
 800e588:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e58c:	e023      	b.n	800e5d6 <HAL_TIM_OC_Start_IT+0x102>
 800e58e:	683b      	ldr	r3, [r7, #0]
 800e590:	2b04      	cmp	r3, #4
 800e592:	d104      	bne.n	800e59e <HAL_TIM_OC_Start_IT+0xca>
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	2202      	movs	r2, #2
 800e598:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e59c:	e01b      	b.n	800e5d6 <HAL_TIM_OC_Start_IT+0x102>
 800e59e:	683b      	ldr	r3, [r7, #0]
 800e5a0:	2b08      	cmp	r3, #8
 800e5a2:	d104      	bne.n	800e5ae <HAL_TIM_OC_Start_IT+0xda>
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	2202      	movs	r2, #2
 800e5a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e5ac:	e013      	b.n	800e5d6 <HAL_TIM_OC_Start_IT+0x102>
 800e5ae:	683b      	ldr	r3, [r7, #0]
 800e5b0:	2b0c      	cmp	r3, #12
 800e5b2:	d104      	bne.n	800e5be <HAL_TIM_OC_Start_IT+0xea>
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	2202      	movs	r2, #2
 800e5b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e5bc:	e00b      	b.n	800e5d6 <HAL_TIM_OC_Start_IT+0x102>
 800e5be:	683b      	ldr	r3, [r7, #0]
 800e5c0:	2b10      	cmp	r3, #16
 800e5c2:	d104      	bne.n	800e5ce <HAL_TIM_OC_Start_IT+0xfa>
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	2202      	movs	r2, #2
 800e5c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e5cc:	e003      	b.n	800e5d6 <HAL_TIM_OC_Start_IT+0x102>
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	2202      	movs	r2, #2
 800e5d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 800e5d6:	683b      	ldr	r3, [r7, #0]
 800e5d8:	2b0c      	cmp	r3, #12
 800e5da:	d841      	bhi.n	800e660 <HAL_TIM_OC_Start_IT+0x18c>
 800e5dc:	a201      	add	r2, pc, #4	@ (adr r2, 800e5e4 <HAL_TIM_OC_Start_IT+0x110>)
 800e5de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5e2:	bf00      	nop
 800e5e4:	0800e619 	.word	0x0800e619
 800e5e8:	0800e661 	.word	0x0800e661
 800e5ec:	0800e661 	.word	0x0800e661
 800e5f0:	0800e661 	.word	0x0800e661
 800e5f4:	0800e62b 	.word	0x0800e62b
 800e5f8:	0800e661 	.word	0x0800e661
 800e5fc:	0800e661 	.word	0x0800e661
 800e600:	0800e661 	.word	0x0800e661
 800e604:	0800e63d 	.word	0x0800e63d
 800e608:	0800e661 	.word	0x0800e661
 800e60c:	0800e661 	.word	0x0800e661
 800e610:	0800e661 	.word	0x0800e661
 800e614:	0800e64f 	.word	0x0800e64f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	68da      	ldr	r2, [r3, #12]
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	f042 0202 	orr.w	r2, r2, #2
 800e626:	60da      	str	r2, [r3, #12]
      break;
 800e628:	e01d      	b.n	800e666 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	68da      	ldr	r2, [r3, #12]
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	681b      	ldr	r3, [r3, #0]
 800e634:	f042 0204 	orr.w	r2, r2, #4
 800e638:	60da      	str	r2, [r3, #12]
      break;
 800e63a:	e014      	b.n	800e666 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	68da      	ldr	r2, [r3, #12]
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	f042 0208 	orr.w	r2, r2, #8
 800e64a:	60da      	str	r2, [r3, #12]
      break;
 800e64c:	e00b      	b.n	800e666 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	68da      	ldr	r2, [r3, #12]
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	f042 0210 	orr.w	r2, r2, #16
 800e65c:	60da      	str	r2, [r3, #12]
      break;
 800e65e:	e002      	b.n	800e666 <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800e660:	2301      	movs	r3, #1
 800e662:	73fb      	strb	r3, [r7, #15]
      break;
 800e664:	bf00      	nop
  }

  if (status == HAL_OK)
 800e666:	7bfb      	ldrb	r3, [r7, #15]
 800e668:	2b00      	cmp	r3, #0
 800e66a:	d179      	bne.n	800e760 <HAL_TIM_OC_Start_IT+0x28c>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	2201      	movs	r2, #1
 800e672:	6839      	ldr	r1, [r7, #0]
 800e674:	4618      	mov	r0, r3
 800e676:	f001 f8bf 	bl	800f7f8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	681b      	ldr	r3, [r3, #0]
 800e67e:	4a3b      	ldr	r2, [pc, #236]	@ (800e76c <HAL_TIM_OC_Start_IT+0x298>)
 800e680:	4293      	cmp	r3, r2
 800e682:	d018      	beq.n	800e6b6 <HAL_TIM_OC_Start_IT+0x1e2>
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	4a39      	ldr	r2, [pc, #228]	@ (800e770 <HAL_TIM_OC_Start_IT+0x29c>)
 800e68a:	4293      	cmp	r3, r2
 800e68c:	d013      	beq.n	800e6b6 <HAL_TIM_OC_Start_IT+0x1e2>
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	4a38      	ldr	r2, [pc, #224]	@ (800e774 <HAL_TIM_OC_Start_IT+0x2a0>)
 800e694:	4293      	cmp	r3, r2
 800e696:	d00e      	beq.n	800e6b6 <HAL_TIM_OC_Start_IT+0x1e2>
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	681b      	ldr	r3, [r3, #0]
 800e69c:	4a36      	ldr	r2, [pc, #216]	@ (800e778 <HAL_TIM_OC_Start_IT+0x2a4>)
 800e69e:	4293      	cmp	r3, r2
 800e6a0:	d009      	beq.n	800e6b6 <HAL_TIM_OC_Start_IT+0x1e2>
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	4a35      	ldr	r2, [pc, #212]	@ (800e77c <HAL_TIM_OC_Start_IT+0x2a8>)
 800e6a8:	4293      	cmp	r3, r2
 800e6aa:	d004      	beq.n	800e6b6 <HAL_TIM_OC_Start_IT+0x1e2>
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	681b      	ldr	r3, [r3, #0]
 800e6b0:	4a33      	ldr	r2, [pc, #204]	@ (800e780 <HAL_TIM_OC_Start_IT+0x2ac>)
 800e6b2:	4293      	cmp	r3, r2
 800e6b4:	d101      	bne.n	800e6ba <HAL_TIM_OC_Start_IT+0x1e6>
 800e6b6:	2301      	movs	r3, #1
 800e6b8:	e000      	b.n	800e6bc <HAL_TIM_OC_Start_IT+0x1e8>
 800e6ba:	2300      	movs	r3, #0
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	d007      	beq.n	800e6d0 <HAL_TIM_OC_Start_IT+0x1fc>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800e6ce:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	4a25      	ldr	r2, [pc, #148]	@ (800e76c <HAL_TIM_OC_Start_IT+0x298>)
 800e6d6:	4293      	cmp	r3, r2
 800e6d8:	d022      	beq.n	800e720 <HAL_TIM_OC_Start_IT+0x24c>
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e6e2:	d01d      	beq.n	800e720 <HAL_TIM_OC_Start_IT+0x24c>
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	4a26      	ldr	r2, [pc, #152]	@ (800e784 <HAL_TIM_OC_Start_IT+0x2b0>)
 800e6ea:	4293      	cmp	r3, r2
 800e6ec:	d018      	beq.n	800e720 <HAL_TIM_OC_Start_IT+0x24c>
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	4a25      	ldr	r2, [pc, #148]	@ (800e788 <HAL_TIM_OC_Start_IT+0x2b4>)
 800e6f4:	4293      	cmp	r3, r2
 800e6f6:	d013      	beq.n	800e720 <HAL_TIM_OC_Start_IT+0x24c>
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	4a23      	ldr	r2, [pc, #140]	@ (800e78c <HAL_TIM_OC_Start_IT+0x2b8>)
 800e6fe:	4293      	cmp	r3, r2
 800e700:	d00e      	beq.n	800e720 <HAL_TIM_OC_Start_IT+0x24c>
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	4a1a      	ldr	r2, [pc, #104]	@ (800e770 <HAL_TIM_OC_Start_IT+0x29c>)
 800e708:	4293      	cmp	r3, r2
 800e70a:	d009      	beq.n	800e720 <HAL_TIM_OC_Start_IT+0x24c>
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	4a18      	ldr	r2, [pc, #96]	@ (800e774 <HAL_TIM_OC_Start_IT+0x2a0>)
 800e712:	4293      	cmp	r3, r2
 800e714:	d004      	beq.n	800e720 <HAL_TIM_OC_Start_IT+0x24c>
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	4a19      	ldr	r2, [pc, #100]	@ (800e780 <HAL_TIM_OC_Start_IT+0x2ac>)
 800e71c:	4293      	cmp	r3, r2
 800e71e:	d115      	bne.n	800e74c <HAL_TIM_OC_Start_IT+0x278>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	689a      	ldr	r2, [r3, #8]
 800e726:	4b1a      	ldr	r3, [pc, #104]	@ (800e790 <HAL_TIM_OC_Start_IT+0x2bc>)
 800e728:	4013      	ands	r3, r2
 800e72a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e72c:	68bb      	ldr	r3, [r7, #8]
 800e72e:	2b06      	cmp	r3, #6
 800e730:	d015      	beq.n	800e75e <HAL_TIM_OC_Start_IT+0x28a>
 800e732:	68bb      	ldr	r3, [r7, #8]
 800e734:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e738:	d011      	beq.n	800e75e <HAL_TIM_OC_Start_IT+0x28a>
      {
        __HAL_TIM_ENABLE(htim);
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	681a      	ldr	r2, [r3, #0]
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	f042 0201 	orr.w	r2, r2, #1
 800e748:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e74a:	e008      	b.n	800e75e <HAL_TIM_OC_Start_IT+0x28a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	681a      	ldr	r2, [r3, #0]
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	f042 0201 	orr.w	r2, r2, #1
 800e75a:	601a      	str	r2, [r3, #0]
 800e75c:	e000      	b.n	800e760 <HAL_TIM_OC_Start_IT+0x28c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e75e:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800e760:	7bfb      	ldrb	r3, [r7, #15]
}
 800e762:	4618      	mov	r0, r3
 800e764:	3710      	adds	r7, #16
 800e766:	46bd      	mov	sp, r7
 800e768:	bd80      	pop	{r7, pc}
 800e76a:	bf00      	nop
 800e76c:	40012c00 	.word	0x40012c00
 800e770:	40013400 	.word	0x40013400
 800e774:	40014000 	.word	0x40014000
 800e778:	40014400 	.word	0x40014400
 800e77c:	40014800 	.word	0x40014800
 800e780:	40015000 	.word	0x40015000
 800e784:	40000400 	.word	0x40000400
 800e788:	40000800 	.word	0x40000800
 800e78c:	40000c00 	.word	0x40000c00
 800e790:	00010007 	.word	0x00010007

0800e794 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800e794:	b580      	push	{r7, lr}
 800e796:	b086      	sub	sp, #24
 800e798:	af00      	add	r7, sp, #0
 800e79a:	6078      	str	r0, [r7, #4]
 800e79c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d101      	bne.n	800e7a8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800e7a4:	2301      	movs	r3, #1
 800e7a6:	e097      	b.n	800e8d8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e7ae:	b2db      	uxtb	r3, r3
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d106      	bne.n	800e7c2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	2200      	movs	r2, #0
 800e7b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800e7bc:	6878      	ldr	r0, [r7, #4]
 800e7be:	f7f8 ff79 	bl	80076b4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	2202      	movs	r2, #2
 800e7c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	681b      	ldr	r3, [r3, #0]
 800e7ce:	689b      	ldr	r3, [r3, #8]
 800e7d0:	687a      	ldr	r2, [r7, #4]
 800e7d2:	6812      	ldr	r2, [r2, #0]
 800e7d4:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800e7d8:	f023 0307 	bic.w	r3, r3, #7
 800e7dc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	681a      	ldr	r2, [r3, #0]
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	3304      	adds	r3, #4
 800e7e6:	4619      	mov	r1, r3
 800e7e8:	4610      	mov	r0, r2
 800e7ea:	f000 fb8b 	bl	800ef04 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	689b      	ldr	r3, [r3, #8]
 800e7f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	699b      	ldr	r3, [r3, #24]
 800e7fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	6a1b      	ldr	r3, [r3, #32]
 800e804:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800e806:	683b      	ldr	r3, [r7, #0]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	697a      	ldr	r2, [r7, #20]
 800e80c:	4313      	orrs	r3, r2
 800e80e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800e810:	693b      	ldr	r3, [r7, #16]
 800e812:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e816:	f023 0303 	bic.w	r3, r3, #3
 800e81a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800e81c:	683b      	ldr	r3, [r7, #0]
 800e81e:	689a      	ldr	r2, [r3, #8]
 800e820:	683b      	ldr	r3, [r7, #0]
 800e822:	699b      	ldr	r3, [r3, #24]
 800e824:	021b      	lsls	r3, r3, #8
 800e826:	4313      	orrs	r3, r2
 800e828:	693a      	ldr	r2, [r7, #16]
 800e82a:	4313      	orrs	r3, r2
 800e82c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800e82e:	693b      	ldr	r3, [r7, #16]
 800e830:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800e834:	f023 030c 	bic.w	r3, r3, #12
 800e838:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800e83a:	693b      	ldr	r3, [r7, #16]
 800e83c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e840:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e844:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800e846:	683b      	ldr	r3, [r7, #0]
 800e848:	68da      	ldr	r2, [r3, #12]
 800e84a:	683b      	ldr	r3, [r7, #0]
 800e84c:	69db      	ldr	r3, [r3, #28]
 800e84e:	021b      	lsls	r3, r3, #8
 800e850:	4313      	orrs	r3, r2
 800e852:	693a      	ldr	r2, [r7, #16]
 800e854:	4313      	orrs	r3, r2
 800e856:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800e858:	683b      	ldr	r3, [r7, #0]
 800e85a:	691b      	ldr	r3, [r3, #16]
 800e85c:	011a      	lsls	r2, r3, #4
 800e85e:	683b      	ldr	r3, [r7, #0]
 800e860:	6a1b      	ldr	r3, [r3, #32]
 800e862:	031b      	lsls	r3, r3, #12
 800e864:	4313      	orrs	r3, r2
 800e866:	693a      	ldr	r2, [r7, #16]
 800e868:	4313      	orrs	r3, r2
 800e86a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800e872:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800e87a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800e87c:	683b      	ldr	r3, [r7, #0]
 800e87e:	685a      	ldr	r2, [r3, #4]
 800e880:	683b      	ldr	r3, [r7, #0]
 800e882:	695b      	ldr	r3, [r3, #20]
 800e884:	011b      	lsls	r3, r3, #4
 800e886:	4313      	orrs	r3, r2
 800e888:	68fa      	ldr	r2, [r7, #12]
 800e88a:	4313      	orrs	r3, r2
 800e88c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	697a      	ldr	r2, [r7, #20]
 800e894:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	681b      	ldr	r3, [r3, #0]
 800e89a:	693a      	ldr	r2, [r7, #16]
 800e89c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	68fa      	ldr	r2, [r7, #12]
 800e8a4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	2201      	movs	r2, #1
 800e8aa:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	2201      	movs	r2, #1
 800e8b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	2201      	movs	r2, #1
 800e8ba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	2201      	movs	r2, #1
 800e8c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	2201      	movs	r2, #1
 800e8ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	2201      	movs	r2, #1
 800e8d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e8d6:	2300      	movs	r3, #0
}
 800e8d8:	4618      	mov	r0, r3
 800e8da:	3718      	adds	r7, #24
 800e8dc:	46bd      	mov	sp, r7
 800e8de:	bd80      	pop	{r7, pc}

0800e8e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e8e0:	b580      	push	{r7, lr}
 800e8e2:	b084      	sub	sp, #16
 800e8e4:	af00      	add	r7, sp, #0
 800e8e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	68db      	ldr	r3, [r3, #12]
 800e8ee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	691b      	ldr	r3, [r3, #16]
 800e8f6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800e8f8:	68bb      	ldr	r3, [r7, #8]
 800e8fa:	f003 0302 	and.w	r3, r3, #2
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d020      	beq.n	800e944 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	f003 0302 	and.w	r3, r3, #2
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d01b      	beq.n	800e944 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	f06f 0202 	mvn.w	r2, #2
 800e914:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	2201      	movs	r2, #1
 800e91a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	699b      	ldr	r3, [r3, #24]
 800e922:	f003 0303 	and.w	r3, r3, #3
 800e926:	2b00      	cmp	r3, #0
 800e928:	d003      	beq.n	800e932 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e92a:	6878      	ldr	r0, [r7, #4]
 800e92c:	f000 facc 	bl	800eec8 <HAL_TIM_IC_CaptureCallback>
 800e930:	e005      	b.n	800e93e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e932:	6878      	ldr	r0, [r7, #4]
 800e934:	f000 fabe 	bl	800eeb4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e938:	6878      	ldr	r0, [r7, #4]
 800e93a:	f000 facf 	bl	800eedc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	2200      	movs	r2, #0
 800e942:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800e944:	68bb      	ldr	r3, [r7, #8]
 800e946:	f003 0304 	and.w	r3, r3, #4
 800e94a:	2b00      	cmp	r3, #0
 800e94c:	d020      	beq.n	800e990 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	f003 0304 	and.w	r3, r3, #4
 800e954:	2b00      	cmp	r3, #0
 800e956:	d01b      	beq.n	800e990 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	681b      	ldr	r3, [r3, #0]
 800e95c:	f06f 0204 	mvn.w	r2, #4
 800e960:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	2202      	movs	r2, #2
 800e966:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	699b      	ldr	r3, [r3, #24]
 800e96e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e972:	2b00      	cmp	r3, #0
 800e974:	d003      	beq.n	800e97e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e976:	6878      	ldr	r0, [r7, #4]
 800e978:	f000 faa6 	bl	800eec8 <HAL_TIM_IC_CaptureCallback>
 800e97c:	e005      	b.n	800e98a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e97e:	6878      	ldr	r0, [r7, #4]
 800e980:	f000 fa98 	bl	800eeb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e984:	6878      	ldr	r0, [r7, #4]
 800e986:	f000 faa9 	bl	800eedc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	2200      	movs	r2, #0
 800e98e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800e990:	68bb      	ldr	r3, [r7, #8]
 800e992:	f003 0308 	and.w	r3, r3, #8
 800e996:	2b00      	cmp	r3, #0
 800e998:	d020      	beq.n	800e9dc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	f003 0308 	and.w	r3, r3, #8
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d01b      	beq.n	800e9dc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	f06f 0208 	mvn.w	r2, #8
 800e9ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	2204      	movs	r2, #4
 800e9b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	69db      	ldr	r3, [r3, #28]
 800e9ba:	f003 0303 	and.w	r3, r3, #3
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d003      	beq.n	800e9ca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e9c2:	6878      	ldr	r0, [r7, #4]
 800e9c4:	f000 fa80 	bl	800eec8 <HAL_TIM_IC_CaptureCallback>
 800e9c8:	e005      	b.n	800e9d6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e9ca:	6878      	ldr	r0, [r7, #4]
 800e9cc:	f000 fa72 	bl	800eeb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e9d0:	6878      	ldr	r0, [r7, #4]
 800e9d2:	f000 fa83 	bl	800eedc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	2200      	movs	r2, #0
 800e9da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800e9dc:	68bb      	ldr	r3, [r7, #8]
 800e9de:	f003 0310 	and.w	r3, r3, #16
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d020      	beq.n	800ea28 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	f003 0310 	and.w	r3, r3, #16
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d01b      	beq.n	800ea28 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	681b      	ldr	r3, [r3, #0]
 800e9f4:	f06f 0210 	mvn.w	r2, #16
 800e9f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	2208      	movs	r2, #8
 800e9fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	69db      	ldr	r3, [r3, #28]
 800ea06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	d003      	beq.n	800ea16 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ea0e:	6878      	ldr	r0, [r7, #4]
 800ea10:	f000 fa5a 	bl	800eec8 <HAL_TIM_IC_CaptureCallback>
 800ea14:	e005      	b.n	800ea22 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ea16:	6878      	ldr	r0, [r7, #4]
 800ea18:	f000 fa4c 	bl	800eeb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ea1c:	6878      	ldr	r0, [r7, #4]
 800ea1e:	f000 fa5d 	bl	800eedc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	2200      	movs	r2, #0
 800ea26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ea28:	68bb      	ldr	r3, [r7, #8]
 800ea2a:	f003 0301 	and.w	r3, r3, #1
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d00c      	beq.n	800ea4c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ea32:	68fb      	ldr	r3, [r7, #12]
 800ea34:	f003 0301 	and.w	r3, r3, #1
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d007      	beq.n	800ea4c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	f06f 0201 	mvn.w	r2, #1
 800ea44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ea46:	6878      	ldr	r0, [r7, #4]
 800ea48:	f000 fa2a 	bl	800eea0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ea4c:	68bb      	ldr	r3, [r7, #8]
 800ea4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d104      	bne.n	800ea60 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ea56:	68bb      	ldr	r3, [r7, #8]
 800ea58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d00c      	beq.n	800ea7a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d007      	beq.n	800ea7a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800ea72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ea74:	6878      	ldr	r0, [r7, #4]
 800ea76:	f001 f85e 	bl	800fb36 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ea7a:	68bb      	ldr	r3, [r7, #8]
 800ea7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	d00c      	beq.n	800ea9e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ea84:	68fb      	ldr	r3, [r7, #12]
 800ea86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d007      	beq.n	800ea9e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800ea96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ea98:	6878      	ldr	r0, [r7, #4]
 800ea9a:	f001 f856 	bl	800fb4a <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ea9e:	68bb      	ldr	r3, [r7, #8]
 800eaa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d00c      	beq.n	800eac2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eaae:	2b00      	cmp	r3, #0
 800eab0:	d007      	beq.n	800eac2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	681b      	ldr	r3, [r3, #0]
 800eab6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800eaba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800eabc:	6878      	ldr	r0, [r7, #4]
 800eabe:	f000 fa17 	bl	800eef0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800eac2:	68bb      	ldr	r3, [r7, #8]
 800eac4:	f003 0320 	and.w	r3, r3, #32
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	d00c      	beq.n	800eae6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	f003 0320 	and.w	r3, r3, #32
 800ead2:	2b00      	cmp	r3, #0
 800ead4:	d007      	beq.n	800eae6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	f06f 0220 	mvn.w	r2, #32
 800eade:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800eae0:	6878      	ldr	r0, [r7, #4]
 800eae2:	f001 f81e 	bl	800fb22 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800eae6:	68bb      	ldr	r3, [r7, #8]
 800eae8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800eaec:	2b00      	cmp	r3, #0
 800eaee:	d00c      	beq.n	800eb0a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800eaf0:	68fb      	ldr	r3, [r7, #12]
 800eaf2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d007      	beq.n	800eb0a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	681b      	ldr	r3, [r3, #0]
 800eafe:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800eb02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800eb04:	6878      	ldr	r0, [r7, #4]
 800eb06:	f001 f82a 	bl	800fb5e <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800eb0a:	68bb      	ldr	r3, [r7, #8]
 800eb0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d00c      	beq.n	800eb2e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d007      	beq.n	800eb2e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	681b      	ldr	r3, [r3, #0]
 800eb22:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800eb26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800eb28:	6878      	ldr	r0, [r7, #4]
 800eb2a:	f001 f822 	bl	800fb72 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800eb2e:	68bb      	ldr	r3, [r7, #8]
 800eb30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d00c      	beq.n	800eb52 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800eb38:	68fb      	ldr	r3, [r7, #12]
 800eb3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	d007      	beq.n	800eb52 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800eb4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800eb4c:	6878      	ldr	r0, [r7, #4]
 800eb4e:	f001 f81a 	bl	800fb86 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800eb52:	68bb      	ldr	r3, [r7, #8]
 800eb54:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	d00c      	beq.n	800eb76 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800eb5c:	68fb      	ldr	r3, [r7, #12]
 800eb5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d007      	beq.n	800eb76 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800eb6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800eb70:	6878      	ldr	r0, [r7, #4]
 800eb72:	f001 f812 	bl	800fb9a <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800eb76:	bf00      	nop
 800eb78:	3710      	adds	r7, #16
 800eb7a:	46bd      	mov	sp, r7
 800eb7c:	bd80      	pop	{r7, pc}
	...

0800eb80 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800eb80:	b580      	push	{r7, lr}
 800eb82:	b086      	sub	sp, #24
 800eb84:	af00      	add	r7, sp, #0
 800eb86:	60f8      	str	r0, [r7, #12]
 800eb88:	60b9      	str	r1, [r7, #8]
 800eb8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800eb8c:	2300      	movs	r3, #0
 800eb8e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800eb96:	2b01      	cmp	r3, #1
 800eb98:	d101      	bne.n	800eb9e <HAL_TIM_OC_ConfigChannel+0x1e>
 800eb9a:	2302      	movs	r3, #2
 800eb9c:	e066      	b.n	800ec6c <HAL_TIM_OC_ConfigChannel+0xec>
 800eb9e:	68fb      	ldr	r3, [r7, #12]
 800eba0:	2201      	movs	r2, #1
 800eba2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	2b14      	cmp	r3, #20
 800ebaa:	d857      	bhi.n	800ec5c <HAL_TIM_OC_ConfigChannel+0xdc>
 800ebac:	a201      	add	r2, pc, #4	@ (adr r2, 800ebb4 <HAL_TIM_OC_ConfigChannel+0x34>)
 800ebae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebb2:	bf00      	nop
 800ebb4:	0800ec09 	.word	0x0800ec09
 800ebb8:	0800ec5d 	.word	0x0800ec5d
 800ebbc:	0800ec5d 	.word	0x0800ec5d
 800ebc0:	0800ec5d 	.word	0x0800ec5d
 800ebc4:	0800ec17 	.word	0x0800ec17
 800ebc8:	0800ec5d 	.word	0x0800ec5d
 800ebcc:	0800ec5d 	.word	0x0800ec5d
 800ebd0:	0800ec5d 	.word	0x0800ec5d
 800ebd4:	0800ec25 	.word	0x0800ec25
 800ebd8:	0800ec5d 	.word	0x0800ec5d
 800ebdc:	0800ec5d 	.word	0x0800ec5d
 800ebe0:	0800ec5d 	.word	0x0800ec5d
 800ebe4:	0800ec33 	.word	0x0800ec33
 800ebe8:	0800ec5d 	.word	0x0800ec5d
 800ebec:	0800ec5d 	.word	0x0800ec5d
 800ebf0:	0800ec5d 	.word	0x0800ec5d
 800ebf4:	0800ec41 	.word	0x0800ec41
 800ebf8:	0800ec5d 	.word	0x0800ec5d
 800ebfc:	0800ec5d 	.word	0x0800ec5d
 800ec00:	0800ec5d 	.word	0x0800ec5d
 800ec04:	0800ec4f 	.word	0x0800ec4f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ec08:	68fb      	ldr	r3, [r7, #12]
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	68b9      	ldr	r1, [r7, #8]
 800ec0e:	4618      	mov	r0, r3
 800ec10:	f000 fa2c 	bl	800f06c <TIM_OC1_SetConfig>
      break;
 800ec14:	e025      	b.n	800ec62 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ec16:	68fb      	ldr	r3, [r7, #12]
 800ec18:	681b      	ldr	r3, [r3, #0]
 800ec1a:	68b9      	ldr	r1, [r7, #8]
 800ec1c:	4618      	mov	r0, r3
 800ec1e:	f000 fabf 	bl	800f1a0 <TIM_OC2_SetConfig>
      break;
 800ec22:	e01e      	b.n	800ec62 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	68b9      	ldr	r1, [r7, #8]
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	f000 fb4c 	bl	800f2c8 <TIM_OC3_SetConfig>
      break;
 800ec30:	e017      	b.n	800ec62 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ec32:	68fb      	ldr	r3, [r7, #12]
 800ec34:	681b      	ldr	r3, [r3, #0]
 800ec36:	68b9      	ldr	r1, [r7, #8]
 800ec38:	4618      	mov	r0, r3
 800ec3a:	f000 fbd7 	bl	800f3ec <TIM_OC4_SetConfig>
      break;
 800ec3e:	e010      	b.n	800ec62 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ec40:	68fb      	ldr	r3, [r7, #12]
 800ec42:	681b      	ldr	r3, [r3, #0]
 800ec44:	68b9      	ldr	r1, [r7, #8]
 800ec46:	4618      	mov	r0, r3
 800ec48:	f000 fc64 	bl	800f514 <TIM_OC5_SetConfig>
      break;
 800ec4c:	e009      	b.n	800ec62 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	68b9      	ldr	r1, [r7, #8]
 800ec54:	4618      	mov	r0, r3
 800ec56:	f000 fcc7 	bl	800f5e8 <TIM_OC6_SetConfig>
      break;
 800ec5a:	e002      	b.n	800ec62 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800ec5c:	2301      	movs	r3, #1
 800ec5e:	75fb      	strb	r3, [r7, #23]
      break;
 800ec60:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ec62:	68fb      	ldr	r3, [r7, #12]
 800ec64:	2200      	movs	r2, #0
 800ec66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ec6a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec6c:	4618      	mov	r0, r3
 800ec6e:	3718      	adds	r7, #24
 800ec70:	46bd      	mov	sp, r7
 800ec72:	bd80      	pop	{r7, pc}

0800ec74 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ec74:	b580      	push	{r7, lr}
 800ec76:	b084      	sub	sp, #16
 800ec78:	af00      	add	r7, sp, #0
 800ec7a:	6078      	str	r0, [r7, #4]
 800ec7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ec7e:	2300      	movs	r3, #0
 800ec80:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ec88:	2b01      	cmp	r3, #1
 800ec8a:	d101      	bne.n	800ec90 <HAL_TIM_ConfigClockSource+0x1c>
 800ec8c:	2302      	movs	r3, #2
 800ec8e:	e0f6      	b.n	800ee7e <HAL_TIM_ConfigClockSource+0x20a>
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	2201      	movs	r2, #1
 800ec94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	2202      	movs	r2, #2
 800ec9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	681b      	ldr	r3, [r3, #0]
 800eca4:	689b      	ldr	r3, [r3, #8]
 800eca6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800eca8:	68bb      	ldr	r3, [r7, #8]
 800ecaa:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800ecae:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800ecb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ecb4:	68bb      	ldr	r3, [r7, #8]
 800ecb6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ecba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	68ba      	ldr	r2, [r7, #8]
 800ecc2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ecc4:	683b      	ldr	r3, [r7, #0]
 800ecc6:	681b      	ldr	r3, [r3, #0]
 800ecc8:	4a6f      	ldr	r2, [pc, #444]	@ (800ee88 <HAL_TIM_ConfigClockSource+0x214>)
 800ecca:	4293      	cmp	r3, r2
 800eccc:	f000 80c1 	beq.w	800ee52 <HAL_TIM_ConfigClockSource+0x1de>
 800ecd0:	4a6d      	ldr	r2, [pc, #436]	@ (800ee88 <HAL_TIM_ConfigClockSource+0x214>)
 800ecd2:	4293      	cmp	r3, r2
 800ecd4:	f200 80c6 	bhi.w	800ee64 <HAL_TIM_ConfigClockSource+0x1f0>
 800ecd8:	4a6c      	ldr	r2, [pc, #432]	@ (800ee8c <HAL_TIM_ConfigClockSource+0x218>)
 800ecda:	4293      	cmp	r3, r2
 800ecdc:	f000 80b9 	beq.w	800ee52 <HAL_TIM_ConfigClockSource+0x1de>
 800ece0:	4a6a      	ldr	r2, [pc, #424]	@ (800ee8c <HAL_TIM_ConfigClockSource+0x218>)
 800ece2:	4293      	cmp	r3, r2
 800ece4:	f200 80be 	bhi.w	800ee64 <HAL_TIM_ConfigClockSource+0x1f0>
 800ece8:	4a69      	ldr	r2, [pc, #420]	@ (800ee90 <HAL_TIM_ConfigClockSource+0x21c>)
 800ecea:	4293      	cmp	r3, r2
 800ecec:	f000 80b1 	beq.w	800ee52 <HAL_TIM_ConfigClockSource+0x1de>
 800ecf0:	4a67      	ldr	r2, [pc, #412]	@ (800ee90 <HAL_TIM_ConfigClockSource+0x21c>)
 800ecf2:	4293      	cmp	r3, r2
 800ecf4:	f200 80b6 	bhi.w	800ee64 <HAL_TIM_ConfigClockSource+0x1f0>
 800ecf8:	4a66      	ldr	r2, [pc, #408]	@ (800ee94 <HAL_TIM_ConfigClockSource+0x220>)
 800ecfa:	4293      	cmp	r3, r2
 800ecfc:	f000 80a9 	beq.w	800ee52 <HAL_TIM_ConfigClockSource+0x1de>
 800ed00:	4a64      	ldr	r2, [pc, #400]	@ (800ee94 <HAL_TIM_ConfigClockSource+0x220>)
 800ed02:	4293      	cmp	r3, r2
 800ed04:	f200 80ae 	bhi.w	800ee64 <HAL_TIM_ConfigClockSource+0x1f0>
 800ed08:	4a63      	ldr	r2, [pc, #396]	@ (800ee98 <HAL_TIM_ConfigClockSource+0x224>)
 800ed0a:	4293      	cmp	r3, r2
 800ed0c:	f000 80a1 	beq.w	800ee52 <HAL_TIM_ConfigClockSource+0x1de>
 800ed10:	4a61      	ldr	r2, [pc, #388]	@ (800ee98 <HAL_TIM_ConfigClockSource+0x224>)
 800ed12:	4293      	cmp	r3, r2
 800ed14:	f200 80a6 	bhi.w	800ee64 <HAL_TIM_ConfigClockSource+0x1f0>
 800ed18:	4a60      	ldr	r2, [pc, #384]	@ (800ee9c <HAL_TIM_ConfigClockSource+0x228>)
 800ed1a:	4293      	cmp	r3, r2
 800ed1c:	f000 8099 	beq.w	800ee52 <HAL_TIM_ConfigClockSource+0x1de>
 800ed20:	4a5e      	ldr	r2, [pc, #376]	@ (800ee9c <HAL_TIM_ConfigClockSource+0x228>)
 800ed22:	4293      	cmp	r3, r2
 800ed24:	f200 809e 	bhi.w	800ee64 <HAL_TIM_ConfigClockSource+0x1f0>
 800ed28:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ed2c:	f000 8091 	beq.w	800ee52 <HAL_TIM_ConfigClockSource+0x1de>
 800ed30:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ed34:	f200 8096 	bhi.w	800ee64 <HAL_TIM_ConfigClockSource+0x1f0>
 800ed38:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ed3c:	f000 8089 	beq.w	800ee52 <HAL_TIM_ConfigClockSource+0x1de>
 800ed40:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ed44:	f200 808e 	bhi.w	800ee64 <HAL_TIM_ConfigClockSource+0x1f0>
 800ed48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ed4c:	d03e      	beq.n	800edcc <HAL_TIM_ConfigClockSource+0x158>
 800ed4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ed52:	f200 8087 	bhi.w	800ee64 <HAL_TIM_ConfigClockSource+0x1f0>
 800ed56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ed5a:	f000 8086 	beq.w	800ee6a <HAL_TIM_ConfigClockSource+0x1f6>
 800ed5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ed62:	d87f      	bhi.n	800ee64 <HAL_TIM_ConfigClockSource+0x1f0>
 800ed64:	2b70      	cmp	r3, #112	@ 0x70
 800ed66:	d01a      	beq.n	800ed9e <HAL_TIM_ConfigClockSource+0x12a>
 800ed68:	2b70      	cmp	r3, #112	@ 0x70
 800ed6a:	d87b      	bhi.n	800ee64 <HAL_TIM_ConfigClockSource+0x1f0>
 800ed6c:	2b60      	cmp	r3, #96	@ 0x60
 800ed6e:	d050      	beq.n	800ee12 <HAL_TIM_ConfigClockSource+0x19e>
 800ed70:	2b60      	cmp	r3, #96	@ 0x60
 800ed72:	d877      	bhi.n	800ee64 <HAL_TIM_ConfigClockSource+0x1f0>
 800ed74:	2b50      	cmp	r3, #80	@ 0x50
 800ed76:	d03c      	beq.n	800edf2 <HAL_TIM_ConfigClockSource+0x17e>
 800ed78:	2b50      	cmp	r3, #80	@ 0x50
 800ed7a:	d873      	bhi.n	800ee64 <HAL_TIM_ConfigClockSource+0x1f0>
 800ed7c:	2b40      	cmp	r3, #64	@ 0x40
 800ed7e:	d058      	beq.n	800ee32 <HAL_TIM_ConfigClockSource+0x1be>
 800ed80:	2b40      	cmp	r3, #64	@ 0x40
 800ed82:	d86f      	bhi.n	800ee64 <HAL_TIM_ConfigClockSource+0x1f0>
 800ed84:	2b30      	cmp	r3, #48	@ 0x30
 800ed86:	d064      	beq.n	800ee52 <HAL_TIM_ConfigClockSource+0x1de>
 800ed88:	2b30      	cmp	r3, #48	@ 0x30
 800ed8a:	d86b      	bhi.n	800ee64 <HAL_TIM_ConfigClockSource+0x1f0>
 800ed8c:	2b20      	cmp	r3, #32
 800ed8e:	d060      	beq.n	800ee52 <HAL_TIM_ConfigClockSource+0x1de>
 800ed90:	2b20      	cmp	r3, #32
 800ed92:	d867      	bhi.n	800ee64 <HAL_TIM_ConfigClockSource+0x1f0>
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	d05c      	beq.n	800ee52 <HAL_TIM_ConfigClockSource+0x1de>
 800ed98:	2b10      	cmp	r3, #16
 800ed9a:	d05a      	beq.n	800ee52 <HAL_TIM_ConfigClockSource+0x1de>
 800ed9c:	e062      	b.n	800ee64 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800eda2:	683b      	ldr	r3, [r7, #0]
 800eda4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800eda6:	683b      	ldr	r3, [r7, #0]
 800eda8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800edaa:	683b      	ldr	r3, [r7, #0]
 800edac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800edae:	f000 fd03 	bl	800f7b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	681b      	ldr	r3, [r3, #0]
 800edb6:	689b      	ldr	r3, [r3, #8]
 800edb8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800edba:	68bb      	ldr	r3, [r7, #8]
 800edbc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800edc0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	68ba      	ldr	r2, [r7, #8]
 800edc8:	609a      	str	r2, [r3, #8]
      break;
 800edca:	e04f      	b.n	800ee6c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800edd0:	683b      	ldr	r3, [r7, #0]
 800edd2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800edd4:	683b      	ldr	r3, [r7, #0]
 800edd6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800edd8:	683b      	ldr	r3, [r7, #0]
 800edda:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800eddc:	f000 fcec 	bl	800f7b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	681b      	ldr	r3, [r3, #0]
 800ede4:	689a      	ldr	r2, [r3, #8]
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800edee:	609a      	str	r2, [r3, #8]
      break;
 800edf0:	e03c      	b.n	800ee6c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800edf6:	683b      	ldr	r3, [r7, #0]
 800edf8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800edfa:	683b      	ldr	r3, [r7, #0]
 800edfc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800edfe:	461a      	mov	r2, r3
 800ee00:	f000 fc5e 	bl	800f6c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	681b      	ldr	r3, [r3, #0]
 800ee08:	2150      	movs	r1, #80	@ 0x50
 800ee0a:	4618      	mov	r0, r3
 800ee0c:	f000 fcb7 	bl	800f77e <TIM_ITRx_SetConfig>
      break;
 800ee10:	e02c      	b.n	800ee6c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ee16:	683b      	ldr	r3, [r7, #0]
 800ee18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ee1a:	683b      	ldr	r3, [r7, #0]
 800ee1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ee1e:	461a      	mov	r2, r3
 800ee20:	f000 fc7d 	bl	800f71e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	2160      	movs	r1, #96	@ 0x60
 800ee2a:	4618      	mov	r0, r3
 800ee2c:	f000 fca7 	bl	800f77e <TIM_ITRx_SetConfig>
      break;
 800ee30:	e01c      	b.n	800ee6c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ee36:	683b      	ldr	r3, [r7, #0]
 800ee38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ee3a:	683b      	ldr	r3, [r7, #0]
 800ee3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ee3e:	461a      	mov	r2, r3
 800ee40:	f000 fc3e 	bl	800f6c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	681b      	ldr	r3, [r3, #0]
 800ee48:	2140      	movs	r1, #64	@ 0x40
 800ee4a:	4618      	mov	r0, r3
 800ee4c:	f000 fc97 	bl	800f77e <TIM_ITRx_SetConfig>
      break;
 800ee50:	e00c      	b.n	800ee6c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	681a      	ldr	r2, [r3, #0]
 800ee56:	683b      	ldr	r3, [r7, #0]
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	4619      	mov	r1, r3
 800ee5c:	4610      	mov	r0, r2
 800ee5e:	f000 fc8e 	bl	800f77e <TIM_ITRx_SetConfig>
      break;
 800ee62:	e003      	b.n	800ee6c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800ee64:	2301      	movs	r3, #1
 800ee66:	73fb      	strb	r3, [r7, #15]
      break;
 800ee68:	e000      	b.n	800ee6c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800ee6a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	2201      	movs	r2, #1
 800ee70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	2200      	movs	r2, #0
 800ee78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ee7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee7e:	4618      	mov	r0, r3
 800ee80:	3710      	adds	r7, #16
 800ee82:	46bd      	mov	sp, r7
 800ee84:	bd80      	pop	{r7, pc}
 800ee86:	bf00      	nop
 800ee88:	00100070 	.word	0x00100070
 800ee8c:	00100060 	.word	0x00100060
 800ee90:	00100050 	.word	0x00100050
 800ee94:	00100040 	.word	0x00100040
 800ee98:	00100030 	.word	0x00100030
 800ee9c:	00100020 	.word	0x00100020

0800eea0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800eea0:	b480      	push	{r7}
 800eea2:	b083      	sub	sp, #12
 800eea4:	af00      	add	r7, sp, #0
 800eea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800eea8:	bf00      	nop
 800eeaa:	370c      	adds	r7, #12
 800eeac:	46bd      	mov	sp, r7
 800eeae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeb2:	4770      	bx	lr

0800eeb4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800eeb4:	b480      	push	{r7}
 800eeb6:	b083      	sub	sp, #12
 800eeb8:	af00      	add	r7, sp, #0
 800eeba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800eebc:	bf00      	nop
 800eebe:	370c      	adds	r7, #12
 800eec0:	46bd      	mov	sp, r7
 800eec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eec6:	4770      	bx	lr

0800eec8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800eec8:	b480      	push	{r7}
 800eeca:	b083      	sub	sp, #12
 800eecc:	af00      	add	r7, sp, #0
 800eece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800eed0:	bf00      	nop
 800eed2:	370c      	adds	r7, #12
 800eed4:	46bd      	mov	sp, r7
 800eed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeda:	4770      	bx	lr

0800eedc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800eedc:	b480      	push	{r7}
 800eede:	b083      	sub	sp, #12
 800eee0:	af00      	add	r7, sp, #0
 800eee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800eee4:	bf00      	nop
 800eee6:	370c      	adds	r7, #12
 800eee8:	46bd      	mov	sp, r7
 800eeea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeee:	4770      	bx	lr

0800eef0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800eef0:	b480      	push	{r7}
 800eef2:	b083      	sub	sp, #12
 800eef4:	af00      	add	r7, sp, #0
 800eef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800eef8:	bf00      	nop
 800eefa:	370c      	adds	r7, #12
 800eefc:	46bd      	mov	sp, r7
 800eefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef02:	4770      	bx	lr

0800ef04 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ef04:	b480      	push	{r7}
 800ef06:	b085      	sub	sp, #20
 800ef08:	af00      	add	r7, sp, #0
 800ef0a:	6078      	str	r0, [r7, #4]
 800ef0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	681b      	ldr	r3, [r3, #0]
 800ef12:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	4a4c      	ldr	r2, [pc, #304]	@ (800f048 <TIM_Base_SetConfig+0x144>)
 800ef18:	4293      	cmp	r3, r2
 800ef1a:	d017      	beq.n	800ef4c <TIM_Base_SetConfig+0x48>
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ef22:	d013      	beq.n	800ef4c <TIM_Base_SetConfig+0x48>
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	4a49      	ldr	r2, [pc, #292]	@ (800f04c <TIM_Base_SetConfig+0x148>)
 800ef28:	4293      	cmp	r3, r2
 800ef2a:	d00f      	beq.n	800ef4c <TIM_Base_SetConfig+0x48>
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	4a48      	ldr	r2, [pc, #288]	@ (800f050 <TIM_Base_SetConfig+0x14c>)
 800ef30:	4293      	cmp	r3, r2
 800ef32:	d00b      	beq.n	800ef4c <TIM_Base_SetConfig+0x48>
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	4a47      	ldr	r2, [pc, #284]	@ (800f054 <TIM_Base_SetConfig+0x150>)
 800ef38:	4293      	cmp	r3, r2
 800ef3a:	d007      	beq.n	800ef4c <TIM_Base_SetConfig+0x48>
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	4a46      	ldr	r2, [pc, #280]	@ (800f058 <TIM_Base_SetConfig+0x154>)
 800ef40:	4293      	cmp	r3, r2
 800ef42:	d003      	beq.n	800ef4c <TIM_Base_SetConfig+0x48>
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	4a45      	ldr	r2, [pc, #276]	@ (800f05c <TIM_Base_SetConfig+0x158>)
 800ef48:	4293      	cmp	r3, r2
 800ef4a:	d108      	bne.n	800ef5e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ef52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ef54:	683b      	ldr	r3, [r7, #0]
 800ef56:	685b      	ldr	r3, [r3, #4]
 800ef58:	68fa      	ldr	r2, [r7, #12]
 800ef5a:	4313      	orrs	r3, r2
 800ef5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	4a39      	ldr	r2, [pc, #228]	@ (800f048 <TIM_Base_SetConfig+0x144>)
 800ef62:	4293      	cmp	r3, r2
 800ef64:	d023      	beq.n	800efae <TIM_Base_SetConfig+0xaa>
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ef6c:	d01f      	beq.n	800efae <TIM_Base_SetConfig+0xaa>
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	4a36      	ldr	r2, [pc, #216]	@ (800f04c <TIM_Base_SetConfig+0x148>)
 800ef72:	4293      	cmp	r3, r2
 800ef74:	d01b      	beq.n	800efae <TIM_Base_SetConfig+0xaa>
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	4a35      	ldr	r2, [pc, #212]	@ (800f050 <TIM_Base_SetConfig+0x14c>)
 800ef7a:	4293      	cmp	r3, r2
 800ef7c:	d017      	beq.n	800efae <TIM_Base_SetConfig+0xaa>
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	4a34      	ldr	r2, [pc, #208]	@ (800f054 <TIM_Base_SetConfig+0x150>)
 800ef82:	4293      	cmp	r3, r2
 800ef84:	d013      	beq.n	800efae <TIM_Base_SetConfig+0xaa>
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	4a33      	ldr	r2, [pc, #204]	@ (800f058 <TIM_Base_SetConfig+0x154>)
 800ef8a:	4293      	cmp	r3, r2
 800ef8c:	d00f      	beq.n	800efae <TIM_Base_SetConfig+0xaa>
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	4a33      	ldr	r2, [pc, #204]	@ (800f060 <TIM_Base_SetConfig+0x15c>)
 800ef92:	4293      	cmp	r3, r2
 800ef94:	d00b      	beq.n	800efae <TIM_Base_SetConfig+0xaa>
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	4a32      	ldr	r2, [pc, #200]	@ (800f064 <TIM_Base_SetConfig+0x160>)
 800ef9a:	4293      	cmp	r3, r2
 800ef9c:	d007      	beq.n	800efae <TIM_Base_SetConfig+0xaa>
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	4a31      	ldr	r2, [pc, #196]	@ (800f068 <TIM_Base_SetConfig+0x164>)
 800efa2:	4293      	cmp	r3, r2
 800efa4:	d003      	beq.n	800efae <TIM_Base_SetConfig+0xaa>
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	4a2c      	ldr	r2, [pc, #176]	@ (800f05c <TIM_Base_SetConfig+0x158>)
 800efaa:	4293      	cmp	r3, r2
 800efac:	d108      	bne.n	800efc0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800efae:	68fb      	ldr	r3, [r7, #12]
 800efb0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800efb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800efb6:	683b      	ldr	r3, [r7, #0]
 800efb8:	68db      	ldr	r3, [r3, #12]
 800efba:	68fa      	ldr	r2, [r7, #12]
 800efbc:	4313      	orrs	r3, r2
 800efbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800efc0:	68fb      	ldr	r3, [r7, #12]
 800efc2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800efc6:	683b      	ldr	r3, [r7, #0]
 800efc8:	695b      	ldr	r3, [r3, #20]
 800efca:	4313      	orrs	r3, r2
 800efcc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	68fa      	ldr	r2, [r7, #12]
 800efd2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800efd4:	683b      	ldr	r3, [r7, #0]
 800efd6:	689a      	ldr	r2, [r3, #8]
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800efdc:	683b      	ldr	r3, [r7, #0]
 800efde:	681a      	ldr	r2, [r3, #0]
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	4a18      	ldr	r2, [pc, #96]	@ (800f048 <TIM_Base_SetConfig+0x144>)
 800efe8:	4293      	cmp	r3, r2
 800efea:	d013      	beq.n	800f014 <TIM_Base_SetConfig+0x110>
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	4a1a      	ldr	r2, [pc, #104]	@ (800f058 <TIM_Base_SetConfig+0x154>)
 800eff0:	4293      	cmp	r3, r2
 800eff2:	d00f      	beq.n	800f014 <TIM_Base_SetConfig+0x110>
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	4a1a      	ldr	r2, [pc, #104]	@ (800f060 <TIM_Base_SetConfig+0x15c>)
 800eff8:	4293      	cmp	r3, r2
 800effa:	d00b      	beq.n	800f014 <TIM_Base_SetConfig+0x110>
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	4a19      	ldr	r2, [pc, #100]	@ (800f064 <TIM_Base_SetConfig+0x160>)
 800f000:	4293      	cmp	r3, r2
 800f002:	d007      	beq.n	800f014 <TIM_Base_SetConfig+0x110>
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	4a18      	ldr	r2, [pc, #96]	@ (800f068 <TIM_Base_SetConfig+0x164>)
 800f008:	4293      	cmp	r3, r2
 800f00a:	d003      	beq.n	800f014 <TIM_Base_SetConfig+0x110>
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	4a13      	ldr	r2, [pc, #76]	@ (800f05c <TIM_Base_SetConfig+0x158>)
 800f010:	4293      	cmp	r3, r2
 800f012:	d103      	bne.n	800f01c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f014:	683b      	ldr	r3, [r7, #0]
 800f016:	691a      	ldr	r2, [r3, #16]
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	2201      	movs	r2, #1
 800f020:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	691b      	ldr	r3, [r3, #16]
 800f026:	f003 0301 	and.w	r3, r3, #1
 800f02a:	2b01      	cmp	r3, #1
 800f02c:	d105      	bne.n	800f03a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	691b      	ldr	r3, [r3, #16]
 800f032:	f023 0201 	bic.w	r2, r3, #1
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	611a      	str	r2, [r3, #16]
  }
}
 800f03a:	bf00      	nop
 800f03c:	3714      	adds	r7, #20
 800f03e:	46bd      	mov	sp, r7
 800f040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f044:	4770      	bx	lr
 800f046:	bf00      	nop
 800f048:	40012c00 	.word	0x40012c00
 800f04c:	40000400 	.word	0x40000400
 800f050:	40000800 	.word	0x40000800
 800f054:	40000c00 	.word	0x40000c00
 800f058:	40013400 	.word	0x40013400
 800f05c:	40015000 	.word	0x40015000
 800f060:	40014000 	.word	0x40014000
 800f064:	40014400 	.word	0x40014400
 800f068:	40014800 	.word	0x40014800

0800f06c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f06c:	b480      	push	{r7}
 800f06e:	b087      	sub	sp, #28
 800f070:	af00      	add	r7, sp, #0
 800f072:	6078      	str	r0, [r7, #4]
 800f074:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	6a1b      	ldr	r3, [r3, #32]
 800f07a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	6a1b      	ldr	r3, [r3, #32]
 800f080:	f023 0201 	bic.w	r2, r3, #1
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	685b      	ldr	r3, [r3, #4]
 800f08c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	699b      	ldr	r3, [r3, #24]
 800f092:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f094:	68fb      	ldr	r3, [r7, #12]
 800f096:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f09a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f09e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f0a0:	68fb      	ldr	r3, [r7, #12]
 800f0a2:	f023 0303 	bic.w	r3, r3, #3
 800f0a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f0a8:	683b      	ldr	r3, [r7, #0]
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	68fa      	ldr	r2, [r7, #12]
 800f0ae:	4313      	orrs	r3, r2
 800f0b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f0b2:	697b      	ldr	r3, [r7, #20]
 800f0b4:	f023 0302 	bic.w	r3, r3, #2
 800f0b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f0ba:	683b      	ldr	r3, [r7, #0]
 800f0bc:	689b      	ldr	r3, [r3, #8]
 800f0be:	697a      	ldr	r2, [r7, #20]
 800f0c0:	4313      	orrs	r3, r2
 800f0c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	4a30      	ldr	r2, [pc, #192]	@ (800f188 <TIM_OC1_SetConfig+0x11c>)
 800f0c8:	4293      	cmp	r3, r2
 800f0ca:	d013      	beq.n	800f0f4 <TIM_OC1_SetConfig+0x88>
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	4a2f      	ldr	r2, [pc, #188]	@ (800f18c <TIM_OC1_SetConfig+0x120>)
 800f0d0:	4293      	cmp	r3, r2
 800f0d2:	d00f      	beq.n	800f0f4 <TIM_OC1_SetConfig+0x88>
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	4a2e      	ldr	r2, [pc, #184]	@ (800f190 <TIM_OC1_SetConfig+0x124>)
 800f0d8:	4293      	cmp	r3, r2
 800f0da:	d00b      	beq.n	800f0f4 <TIM_OC1_SetConfig+0x88>
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	4a2d      	ldr	r2, [pc, #180]	@ (800f194 <TIM_OC1_SetConfig+0x128>)
 800f0e0:	4293      	cmp	r3, r2
 800f0e2:	d007      	beq.n	800f0f4 <TIM_OC1_SetConfig+0x88>
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	4a2c      	ldr	r2, [pc, #176]	@ (800f198 <TIM_OC1_SetConfig+0x12c>)
 800f0e8:	4293      	cmp	r3, r2
 800f0ea:	d003      	beq.n	800f0f4 <TIM_OC1_SetConfig+0x88>
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	4a2b      	ldr	r2, [pc, #172]	@ (800f19c <TIM_OC1_SetConfig+0x130>)
 800f0f0:	4293      	cmp	r3, r2
 800f0f2:	d10c      	bne.n	800f10e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f0f4:	697b      	ldr	r3, [r7, #20]
 800f0f6:	f023 0308 	bic.w	r3, r3, #8
 800f0fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f0fc:	683b      	ldr	r3, [r7, #0]
 800f0fe:	68db      	ldr	r3, [r3, #12]
 800f100:	697a      	ldr	r2, [r7, #20]
 800f102:	4313      	orrs	r3, r2
 800f104:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f106:	697b      	ldr	r3, [r7, #20]
 800f108:	f023 0304 	bic.w	r3, r3, #4
 800f10c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	4a1d      	ldr	r2, [pc, #116]	@ (800f188 <TIM_OC1_SetConfig+0x11c>)
 800f112:	4293      	cmp	r3, r2
 800f114:	d013      	beq.n	800f13e <TIM_OC1_SetConfig+0xd2>
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	4a1c      	ldr	r2, [pc, #112]	@ (800f18c <TIM_OC1_SetConfig+0x120>)
 800f11a:	4293      	cmp	r3, r2
 800f11c:	d00f      	beq.n	800f13e <TIM_OC1_SetConfig+0xd2>
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	4a1b      	ldr	r2, [pc, #108]	@ (800f190 <TIM_OC1_SetConfig+0x124>)
 800f122:	4293      	cmp	r3, r2
 800f124:	d00b      	beq.n	800f13e <TIM_OC1_SetConfig+0xd2>
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	4a1a      	ldr	r2, [pc, #104]	@ (800f194 <TIM_OC1_SetConfig+0x128>)
 800f12a:	4293      	cmp	r3, r2
 800f12c:	d007      	beq.n	800f13e <TIM_OC1_SetConfig+0xd2>
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	4a19      	ldr	r2, [pc, #100]	@ (800f198 <TIM_OC1_SetConfig+0x12c>)
 800f132:	4293      	cmp	r3, r2
 800f134:	d003      	beq.n	800f13e <TIM_OC1_SetConfig+0xd2>
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	4a18      	ldr	r2, [pc, #96]	@ (800f19c <TIM_OC1_SetConfig+0x130>)
 800f13a:	4293      	cmp	r3, r2
 800f13c:	d111      	bne.n	800f162 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f13e:	693b      	ldr	r3, [r7, #16]
 800f140:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f144:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f146:	693b      	ldr	r3, [r7, #16]
 800f148:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f14c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f14e:	683b      	ldr	r3, [r7, #0]
 800f150:	695b      	ldr	r3, [r3, #20]
 800f152:	693a      	ldr	r2, [r7, #16]
 800f154:	4313      	orrs	r3, r2
 800f156:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f158:	683b      	ldr	r3, [r7, #0]
 800f15a:	699b      	ldr	r3, [r3, #24]
 800f15c:	693a      	ldr	r2, [r7, #16]
 800f15e:	4313      	orrs	r3, r2
 800f160:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	693a      	ldr	r2, [r7, #16]
 800f166:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	68fa      	ldr	r2, [r7, #12]
 800f16c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f16e:	683b      	ldr	r3, [r7, #0]
 800f170:	685a      	ldr	r2, [r3, #4]
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	697a      	ldr	r2, [r7, #20]
 800f17a:	621a      	str	r2, [r3, #32]
}
 800f17c:	bf00      	nop
 800f17e:	371c      	adds	r7, #28
 800f180:	46bd      	mov	sp, r7
 800f182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f186:	4770      	bx	lr
 800f188:	40012c00 	.word	0x40012c00
 800f18c:	40013400 	.word	0x40013400
 800f190:	40014000 	.word	0x40014000
 800f194:	40014400 	.word	0x40014400
 800f198:	40014800 	.word	0x40014800
 800f19c:	40015000 	.word	0x40015000

0800f1a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f1a0:	b480      	push	{r7}
 800f1a2:	b087      	sub	sp, #28
 800f1a4:	af00      	add	r7, sp, #0
 800f1a6:	6078      	str	r0, [r7, #4]
 800f1a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	6a1b      	ldr	r3, [r3, #32]
 800f1ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	6a1b      	ldr	r3, [r3, #32]
 800f1b4:	f023 0210 	bic.w	r2, r3, #16
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	685b      	ldr	r3, [r3, #4]
 800f1c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	699b      	ldr	r3, [r3, #24]
 800f1c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f1c8:	68fb      	ldr	r3, [r7, #12]
 800f1ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f1ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f1d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f1da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f1dc:	683b      	ldr	r3, [r7, #0]
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	021b      	lsls	r3, r3, #8
 800f1e2:	68fa      	ldr	r2, [r7, #12]
 800f1e4:	4313      	orrs	r3, r2
 800f1e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f1e8:	697b      	ldr	r3, [r7, #20]
 800f1ea:	f023 0320 	bic.w	r3, r3, #32
 800f1ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f1f0:	683b      	ldr	r3, [r7, #0]
 800f1f2:	689b      	ldr	r3, [r3, #8]
 800f1f4:	011b      	lsls	r3, r3, #4
 800f1f6:	697a      	ldr	r2, [r7, #20]
 800f1f8:	4313      	orrs	r3, r2
 800f1fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	4a2c      	ldr	r2, [pc, #176]	@ (800f2b0 <TIM_OC2_SetConfig+0x110>)
 800f200:	4293      	cmp	r3, r2
 800f202:	d007      	beq.n	800f214 <TIM_OC2_SetConfig+0x74>
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	4a2b      	ldr	r2, [pc, #172]	@ (800f2b4 <TIM_OC2_SetConfig+0x114>)
 800f208:	4293      	cmp	r3, r2
 800f20a:	d003      	beq.n	800f214 <TIM_OC2_SetConfig+0x74>
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	4a2a      	ldr	r2, [pc, #168]	@ (800f2b8 <TIM_OC2_SetConfig+0x118>)
 800f210:	4293      	cmp	r3, r2
 800f212:	d10d      	bne.n	800f230 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f214:	697b      	ldr	r3, [r7, #20]
 800f216:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f21a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f21c:	683b      	ldr	r3, [r7, #0]
 800f21e:	68db      	ldr	r3, [r3, #12]
 800f220:	011b      	lsls	r3, r3, #4
 800f222:	697a      	ldr	r2, [r7, #20]
 800f224:	4313      	orrs	r3, r2
 800f226:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f228:	697b      	ldr	r3, [r7, #20]
 800f22a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f22e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	4a1f      	ldr	r2, [pc, #124]	@ (800f2b0 <TIM_OC2_SetConfig+0x110>)
 800f234:	4293      	cmp	r3, r2
 800f236:	d013      	beq.n	800f260 <TIM_OC2_SetConfig+0xc0>
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	4a1e      	ldr	r2, [pc, #120]	@ (800f2b4 <TIM_OC2_SetConfig+0x114>)
 800f23c:	4293      	cmp	r3, r2
 800f23e:	d00f      	beq.n	800f260 <TIM_OC2_SetConfig+0xc0>
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	4a1e      	ldr	r2, [pc, #120]	@ (800f2bc <TIM_OC2_SetConfig+0x11c>)
 800f244:	4293      	cmp	r3, r2
 800f246:	d00b      	beq.n	800f260 <TIM_OC2_SetConfig+0xc0>
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	4a1d      	ldr	r2, [pc, #116]	@ (800f2c0 <TIM_OC2_SetConfig+0x120>)
 800f24c:	4293      	cmp	r3, r2
 800f24e:	d007      	beq.n	800f260 <TIM_OC2_SetConfig+0xc0>
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	4a1c      	ldr	r2, [pc, #112]	@ (800f2c4 <TIM_OC2_SetConfig+0x124>)
 800f254:	4293      	cmp	r3, r2
 800f256:	d003      	beq.n	800f260 <TIM_OC2_SetConfig+0xc0>
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	4a17      	ldr	r2, [pc, #92]	@ (800f2b8 <TIM_OC2_SetConfig+0x118>)
 800f25c:	4293      	cmp	r3, r2
 800f25e:	d113      	bne.n	800f288 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f260:	693b      	ldr	r3, [r7, #16]
 800f262:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f266:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f268:	693b      	ldr	r3, [r7, #16]
 800f26a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f26e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f270:	683b      	ldr	r3, [r7, #0]
 800f272:	695b      	ldr	r3, [r3, #20]
 800f274:	009b      	lsls	r3, r3, #2
 800f276:	693a      	ldr	r2, [r7, #16]
 800f278:	4313      	orrs	r3, r2
 800f27a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f27c:	683b      	ldr	r3, [r7, #0]
 800f27e:	699b      	ldr	r3, [r3, #24]
 800f280:	009b      	lsls	r3, r3, #2
 800f282:	693a      	ldr	r2, [r7, #16]
 800f284:	4313      	orrs	r3, r2
 800f286:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	693a      	ldr	r2, [r7, #16]
 800f28c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	68fa      	ldr	r2, [r7, #12]
 800f292:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f294:	683b      	ldr	r3, [r7, #0]
 800f296:	685a      	ldr	r2, [r3, #4]
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	697a      	ldr	r2, [r7, #20]
 800f2a0:	621a      	str	r2, [r3, #32]
}
 800f2a2:	bf00      	nop
 800f2a4:	371c      	adds	r7, #28
 800f2a6:	46bd      	mov	sp, r7
 800f2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ac:	4770      	bx	lr
 800f2ae:	bf00      	nop
 800f2b0:	40012c00 	.word	0x40012c00
 800f2b4:	40013400 	.word	0x40013400
 800f2b8:	40015000 	.word	0x40015000
 800f2bc:	40014000 	.word	0x40014000
 800f2c0:	40014400 	.word	0x40014400
 800f2c4:	40014800 	.word	0x40014800

0800f2c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f2c8:	b480      	push	{r7}
 800f2ca:	b087      	sub	sp, #28
 800f2cc:	af00      	add	r7, sp, #0
 800f2ce:	6078      	str	r0, [r7, #4]
 800f2d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	6a1b      	ldr	r3, [r3, #32]
 800f2d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	6a1b      	ldr	r3, [r3, #32]
 800f2dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	685b      	ldr	r3, [r3, #4]
 800f2e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	69db      	ldr	r3, [r3, #28]
 800f2ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f2f0:	68fb      	ldr	r3, [r7, #12]
 800f2f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f2f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f2fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	f023 0303 	bic.w	r3, r3, #3
 800f302:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f304:	683b      	ldr	r3, [r7, #0]
 800f306:	681b      	ldr	r3, [r3, #0]
 800f308:	68fa      	ldr	r2, [r7, #12]
 800f30a:	4313      	orrs	r3, r2
 800f30c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f30e:	697b      	ldr	r3, [r7, #20]
 800f310:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f314:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f316:	683b      	ldr	r3, [r7, #0]
 800f318:	689b      	ldr	r3, [r3, #8]
 800f31a:	021b      	lsls	r3, r3, #8
 800f31c:	697a      	ldr	r2, [r7, #20]
 800f31e:	4313      	orrs	r3, r2
 800f320:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	4a2b      	ldr	r2, [pc, #172]	@ (800f3d4 <TIM_OC3_SetConfig+0x10c>)
 800f326:	4293      	cmp	r3, r2
 800f328:	d007      	beq.n	800f33a <TIM_OC3_SetConfig+0x72>
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	4a2a      	ldr	r2, [pc, #168]	@ (800f3d8 <TIM_OC3_SetConfig+0x110>)
 800f32e:	4293      	cmp	r3, r2
 800f330:	d003      	beq.n	800f33a <TIM_OC3_SetConfig+0x72>
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	4a29      	ldr	r2, [pc, #164]	@ (800f3dc <TIM_OC3_SetConfig+0x114>)
 800f336:	4293      	cmp	r3, r2
 800f338:	d10d      	bne.n	800f356 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f33a:	697b      	ldr	r3, [r7, #20]
 800f33c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f340:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f342:	683b      	ldr	r3, [r7, #0]
 800f344:	68db      	ldr	r3, [r3, #12]
 800f346:	021b      	lsls	r3, r3, #8
 800f348:	697a      	ldr	r2, [r7, #20]
 800f34a:	4313      	orrs	r3, r2
 800f34c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f34e:	697b      	ldr	r3, [r7, #20]
 800f350:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f354:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	4a1e      	ldr	r2, [pc, #120]	@ (800f3d4 <TIM_OC3_SetConfig+0x10c>)
 800f35a:	4293      	cmp	r3, r2
 800f35c:	d013      	beq.n	800f386 <TIM_OC3_SetConfig+0xbe>
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	4a1d      	ldr	r2, [pc, #116]	@ (800f3d8 <TIM_OC3_SetConfig+0x110>)
 800f362:	4293      	cmp	r3, r2
 800f364:	d00f      	beq.n	800f386 <TIM_OC3_SetConfig+0xbe>
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	4a1d      	ldr	r2, [pc, #116]	@ (800f3e0 <TIM_OC3_SetConfig+0x118>)
 800f36a:	4293      	cmp	r3, r2
 800f36c:	d00b      	beq.n	800f386 <TIM_OC3_SetConfig+0xbe>
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	4a1c      	ldr	r2, [pc, #112]	@ (800f3e4 <TIM_OC3_SetConfig+0x11c>)
 800f372:	4293      	cmp	r3, r2
 800f374:	d007      	beq.n	800f386 <TIM_OC3_SetConfig+0xbe>
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	4a1b      	ldr	r2, [pc, #108]	@ (800f3e8 <TIM_OC3_SetConfig+0x120>)
 800f37a:	4293      	cmp	r3, r2
 800f37c:	d003      	beq.n	800f386 <TIM_OC3_SetConfig+0xbe>
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	4a16      	ldr	r2, [pc, #88]	@ (800f3dc <TIM_OC3_SetConfig+0x114>)
 800f382:	4293      	cmp	r3, r2
 800f384:	d113      	bne.n	800f3ae <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f386:	693b      	ldr	r3, [r7, #16]
 800f388:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f38c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f38e:	693b      	ldr	r3, [r7, #16]
 800f390:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f394:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f396:	683b      	ldr	r3, [r7, #0]
 800f398:	695b      	ldr	r3, [r3, #20]
 800f39a:	011b      	lsls	r3, r3, #4
 800f39c:	693a      	ldr	r2, [r7, #16]
 800f39e:	4313      	orrs	r3, r2
 800f3a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f3a2:	683b      	ldr	r3, [r7, #0]
 800f3a4:	699b      	ldr	r3, [r3, #24]
 800f3a6:	011b      	lsls	r3, r3, #4
 800f3a8:	693a      	ldr	r2, [r7, #16]
 800f3aa:	4313      	orrs	r3, r2
 800f3ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	693a      	ldr	r2, [r7, #16]
 800f3b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	68fa      	ldr	r2, [r7, #12]
 800f3b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f3ba:	683b      	ldr	r3, [r7, #0]
 800f3bc:	685a      	ldr	r2, [r3, #4]
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	697a      	ldr	r2, [r7, #20]
 800f3c6:	621a      	str	r2, [r3, #32]
}
 800f3c8:	bf00      	nop
 800f3ca:	371c      	adds	r7, #28
 800f3cc:	46bd      	mov	sp, r7
 800f3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3d2:	4770      	bx	lr
 800f3d4:	40012c00 	.word	0x40012c00
 800f3d8:	40013400 	.word	0x40013400
 800f3dc:	40015000 	.word	0x40015000
 800f3e0:	40014000 	.word	0x40014000
 800f3e4:	40014400 	.word	0x40014400
 800f3e8:	40014800 	.word	0x40014800

0800f3ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f3ec:	b480      	push	{r7}
 800f3ee:	b087      	sub	sp, #28
 800f3f0:	af00      	add	r7, sp, #0
 800f3f2:	6078      	str	r0, [r7, #4]
 800f3f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	6a1b      	ldr	r3, [r3, #32]
 800f3fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	6a1b      	ldr	r3, [r3, #32]
 800f400:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	685b      	ldr	r3, [r3, #4]
 800f40c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	69db      	ldr	r3, [r3, #28]
 800f412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f414:	68fb      	ldr	r3, [r7, #12]
 800f416:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f41a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f41e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f426:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f428:	683b      	ldr	r3, [r7, #0]
 800f42a:	681b      	ldr	r3, [r3, #0]
 800f42c:	021b      	lsls	r3, r3, #8
 800f42e:	68fa      	ldr	r2, [r7, #12]
 800f430:	4313      	orrs	r3, r2
 800f432:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f434:	697b      	ldr	r3, [r7, #20]
 800f436:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f43a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f43c:	683b      	ldr	r3, [r7, #0]
 800f43e:	689b      	ldr	r3, [r3, #8]
 800f440:	031b      	lsls	r3, r3, #12
 800f442:	697a      	ldr	r2, [r7, #20]
 800f444:	4313      	orrs	r3, r2
 800f446:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	4a2c      	ldr	r2, [pc, #176]	@ (800f4fc <TIM_OC4_SetConfig+0x110>)
 800f44c:	4293      	cmp	r3, r2
 800f44e:	d007      	beq.n	800f460 <TIM_OC4_SetConfig+0x74>
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	4a2b      	ldr	r2, [pc, #172]	@ (800f500 <TIM_OC4_SetConfig+0x114>)
 800f454:	4293      	cmp	r3, r2
 800f456:	d003      	beq.n	800f460 <TIM_OC4_SetConfig+0x74>
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	4a2a      	ldr	r2, [pc, #168]	@ (800f504 <TIM_OC4_SetConfig+0x118>)
 800f45c:	4293      	cmp	r3, r2
 800f45e:	d10d      	bne.n	800f47c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800f460:	697b      	ldr	r3, [r7, #20]
 800f462:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f466:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800f468:	683b      	ldr	r3, [r7, #0]
 800f46a:	68db      	ldr	r3, [r3, #12]
 800f46c:	031b      	lsls	r3, r3, #12
 800f46e:	697a      	ldr	r2, [r7, #20]
 800f470:	4313      	orrs	r3, r2
 800f472:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800f474:	697b      	ldr	r3, [r7, #20]
 800f476:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f47a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	4a1f      	ldr	r2, [pc, #124]	@ (800f4fc <TIM_OC4_SetConfig+0x110>)
 800f480:	4293      	cmp	r3, r2
 800f482:	d013      	beq.n	800f4ac <TIM_OC4_SetConfig+0xc0>
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	4a1e      	ldr	r2, [pc, #120]	@ (800f500 <TIM_OC4_SetConfig+0x114>)
 800f488:	4293      	cmp	r3, r2
 800f48a:	d00f      	beq.n	800f4ac <TIM_OC4_SetConfig+0xc0>
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	4a1e      	ldr	r2, [pc, #120]	@ (800f508 <TIM_OC4_SetConfig+0x11c>)
 800f490:	4293      	cmp	r3, r2
 800f492:	d00b      	beq.n	800f4ac <TIM_OC4_SetConfig+0xc0>
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	4a1d      	ldr	r2, [pc, #116]	@ (800f50c <TIM_OC4_SetConfig+0x120>)
 800f498:	4293      	cmp	r3, r2
 800f49a:	d007      	beq.n	800f4ac <TIM_OC4_SetConfig+0xc0>
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	4a1c      	ldr	r2, [pc, #112]	@ (800f510 <TIM_OC4_SetConfig+0x124>)
 800f4a0:	4293      	cmp	r3, r2
 800f4a2:	d003      	beq.n	800f4ac <TIM_OC4_SetConfig+0xc0>
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	4a17      	ldr	r2, [pc, #92]	@ (800f504 <TIM_OC4_SetConfig+0x118>)
 800f4a8:	4293      	cmp	r3, r2
 800f4aa:	d113      	bne.n	800f4d4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f4ac:	693b      	ldr	r3, [r7, #16]
 800f4ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f4b2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800f4b4:	693b      	ldr	r3, [r7, #16]
 800f4b6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f4ba:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f4bc:	683b      	ldr	r3, [r7, #0]
 800f4be:	695b      	ldr	r3, [r3, #20]
 800f4c0:	019b      	lsls	r3, r3, #6
 800f4c2:	693a      	ldr	r2, [r7, #16]
 800f4c4:	4313      	orrs	r3, r2
 800f4c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800f4c8:	683b      	ldr	r3, [r7, #0]
 800f4ca:	699b      	ldr	r3, [r3, #24]
 800f4cc:	019b      	lsls	r3, r3, #6
 800f4ce:	693a      	ldr	r2, [r7, #16]
 800f4d0:	4313      	orrs	r3, r2
 800f4d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	693a      	ldr	r2, [r7, #16]
 800f4d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	68fa      	ldr	r2, [r7, #12]
 800f4de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f4e0:	683b      	ldr	r3, [r7, #0]
 800f4e2:	685a      	ldr	r2, [r3, #4]
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	697a      	ldr	r2, [r7, #20]
 800f4ec:	621a      	str	r2, [r3, #32]
}
 800f4ee:	bf00      	nop
 800f4f0:	371c      	adds	r7, #28
 800f4f2:	46bd      	mov	sp, r7
 800f4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4f8:	4770      	bx	lr
 800f4fa:	bf00      	nop
 800f4fc:	40012c00 	.word	0x40012c00
 800f500:	40013400 	.word	0x40013400
 800f504:	40015000 	.word	0x40015000
 800f508:	40014000 	.word	0x40014000
 800f50c:	40014400 	.word	0x40014400
 800f510:	40014800 	.word	0x40014800

0800f514 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f514:	b480      	push	{r7}
 800f516:	b087      	sub	sp, #28
 800f518:	af00      	add	r7, sp, #0
 800f51a:	6078      	str	r0, [r7, #4]
 800f51c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	6a1b      	ldr	r3, [r3, #32]
 800f522:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	6a1b      	ldr	r3, [r3, #32]
 800f528:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	685b      	ldr	r3, [r3, #4]
 800f534:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f53a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f53c:	68fb      	ldr	r3, [r7, #12]
 800f53e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f542:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f546:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f548:	683b      	ldr	r3, [r7, #0]
 800f54a:	681b      	ldr	r3, [r3, #0]
 800f54c:	68fa      	ldr	r2, [r7, #12]
 800f54e:	4313      	orrs	r3, r2
 800f550:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f552:	693b      	ldr	r3, [r7, #16]
 800f554:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800f558:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f55a:	683b      	ldr	r3, [r7, #0]
 800f55c:	689b      	ldr	r3, [r3, #8]
 800f55e:	041b      	lsls	r3, r3, #16
 800f560:	693a      	ldr	r2, [r7, #16]
 800f562:	4313      	orrs	r3, r2
 800f564:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	4a19      	ldr	r2, [pc, #100]	@ (800f5d0 <TIM_OC5_SetConfig+0xbc>)
 800f56a:	4293      	cmp	r3, r2
 800f56c:	d013      	beq.n	800f596 <TIM_OC5_SetConfig+0x82>
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	4a18      	ldr	r2, [pc, #96]	@ (800f5d4 <TIM_OC5_SetConfig+0xc0>)
 800f572:	4293      	cmp	r3, r2
 800f574:	d00f      	beq.n	800f596 <TIM_OC5_SetConfig+0x82>
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	4a17      	ldr	r2, [pc, #92]	@ (800f5d8 <TIM_OC5_SetConfig+0xc4>)
 800f57a:	4293      	cmp	r3, r2
 800f57c:	d00b      	beq.n	800f596 <TIM_OC5_SetConfig+0x82>
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	4a16      	ldr	r2, [pc, #88]	@ (800f5dc <TIM_OC5_SetConfig+0xc8>)
 800f582:	4293      	cmp	r3, r2
 800f584:	d007      	beq.n	800f596 <TIM_OC5_SetConfig+0x82>
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	4a15      	ldr	r2, [pc, #84]	@ (800f5e0 <TIM_OC5_SetConfig+0xcc>)
 800f58a:	4293      	cmp	r3, r2
 800f58c:	d003      	beq.n	800f596 <TIM_OC5_SetConfig+0x82>
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	4a14      	ldr	r2, [pc, #80]	@ (800f5e4 <TIM_OC5_SetConfig+0xd0>)
 800f592:	4293      	cmp	r3, r2
 800f594:	d109      	bne.n	800f5aa <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f596:	697b      	ldr	r3, [r7, #20]
 800f598:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f59c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f59e:	683b      	ldr	r3, [r7, #0]
 800f5a0:	695b      	ldr	r3, [r3, #20]
 800f5a2:	021b      	lsls	r3, r3, #8
 800f5a4:	697a      	ldr	r2, [r7, #20]
 800f5a6:	4313      	orrs	r3, r2
 800f5a8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	697a      	ldr	r2, [r7, #20]
 800f5ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	68fa      	ldr	r2, [r7, #12]
 800f5b4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f5b6:	683b      	ldr	r3, [r7, #0]
 800f5b8:	685a      	ldr	r2, [r3, #4]
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	693a      	ldr	r2, [r7, #16]
 800f5c2:	621a      	str	r2, [r3, #32]
}
 800f5c4:	bf00      	nop
 800f5c6:	371c      	adds	r7, #28
 800f5c8:	46bd      	mov	sp, r7
 800f5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5ce:	4770      	bx	lr
 800f5d0:	40012c00 	.word	0x40012c00
 800f5d4:	40013400 	.word	0x40013400
 800f5d8:	40014000 	.word	0x40014000
 800f5dc:	40014400 	.word	0x40014400
 800f5e0:	40014800 	.word	0x40014800
 800f5e4:	40015000 	.word	0x40015000

0800f5e8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f5e8:	b480      	push	{r7}
 800f5ea:	b087      	sub	sp, #28
 800f5ec:	af00      	add	r7, sp, #0
 800f5ee:	6078      	str	r0, [r7, #4]
 800f5f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	6a1b      	ldr	r3, [r3, #32]
 800f5f6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	6a1b      	ldr	r3, [r3, #32]
 800f5fc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	685b      	ldr	r3, [r3, #4]
 800f608:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f60e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800f610:	68fb      	ldr	r3, [r7, #12]
 800f612:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f616:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f61a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f61c:	683b      	ldr	r3, [r7, #0]
 800f61e:	681b      	ldr	r3, [r3, #0]
 800f620:	021b      	lsls	r3, r3, #8
 800f622:	68fa      	ldr	r2, [r7, #12]
 800f624:	4313      	orrs	r3, r2
 800f626:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800f628:	693b      	ldr	r3, [r7, #16]
 800f62a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f62e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800f630:	683b      	ldr	r3, [r7, #0]
 800f632:	689b      	ldr	r3, [r3, #8]
 800f634:	051b      	lsls	r3, r3, #20
 800f636:	693a      	ldr	r2, [r7, #16]
 800f638:	4313      	orrs	r3, r2
 800f63a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	4a1a      	ldr	r2, [pc, #104]	@ (800f6a8 <TIM_OC6_SetConfig+0xc0>)
 800f640:	4293      	cmp	r3, r2
 800f642:	d013      	beq.n	800f66c <TIM_OC6_SetConfig+0x84>
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	4a19      	ldr	r2, [pc, #100]	@ (800f6ac <TIM_OC6_SetConfig+0xc4>)
 800f648:	4293      	cmp	r3, r2
 800f64a:	d00f      	beq.n	800f66c <TIM_OC6_SetConfig+0x84>
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	4a18      	ldr	r2, [pc, #96]	@ (800f6b0 <TIM_OC6_SetConfig+0xc8>)
 800f650:	4293      	cmp	r3, r2
 800f652:	d00b      	beq.n	800f66c <TIM_OC6_SetConfig+0x84>
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	4a17      	ldr	r2, [pc, #92]	@ (800f6b4 <TIM_OC6_SetConfig+0xcc>)
 800f658:	4293      	cmp	r3, r2
 800f65a:	d007      	beq.n	800f66c <TIM_OC6_SetConfig+0x84>
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	4a16      	ldr	r2, [pc, #88]	@ (800f6b8 <TIM_OC6_SetConfig+0xd0>)
 800f660:	4293      	cmp	r3, r2
 800f662:	d003      	beq.n	800f66c <TIM_OC6_SetConfig+0x84>
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	4a15      	ldr	r2, [pc, #84]	@ (800f6bc <TIM_OC6_SetConfig+0xd4>)
 800f668:	4293      	cmp	r3, r2
 800f66a:	d109      	bne.n	800f680 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800f66c:	697b      	ldr	r3, [r7, #20]
 800f66e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800f672:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800f674:	683b      	ldr	r3, [r7, #0]
 800f676:	695b      	ldr	r3, [r3, #20]
 800f678:	029b      	lsls	r3, r3, #10
 800f67a:	697a      	ldr	r2, [r7, #20]
 800f67c:	4313      	orrs	r3, r2
 800f67e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	697a      	ldr	r2, [r7, #20]
 800f684:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	68fa      	ldr	r2, [r7, #12]
 800f68a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800f68c:	683b      	ldr	r3, [r7, #0]
 800f68e:	685a      	ldr	r2, [r3, #4]
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	693a      	ldr	r2, [r7, #16]
 800f698:	621a      	str	r2, [r3, #32]
}
 800f69a:	bf00      	nop
 800f69c:	371c      	adds	r7, #28
 800f69e:	46bd      	mov	sp, r7
 800f6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6a4:	4770      	bx	lr
 800f6a6:	bf00      	nop
 800f6a8:	40012c00 	.word	0x40012c00
 800f6ac:	40013400 	.word	0x40013400
 800f6b0:	40014000 	.word	0x40014000
 800f6b4:	40014400 	.word	0x40014400
 800f6b8:	40014800 	.word	0x40014800
 800f6bc:	40015000 	.word	0x40015000

0800f6c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f6c0:	b480      	push	{r7}
 800f6c2:	b087      	sub	sp, #28
 800f6c4:	af00      	add	r7, sp, #0
 800f6c6:	60f8      	str	r0, [r7, #12]
 800f6c8:	60b9      	str	r1, [r7, #8]
 800f6ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f6cc:	68fb      	ldr	r3, [r7, #12]
 800f6ce:	6a1b      	ldr	r3, [r3, #32]
 800f6d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	6a1b      	ldr	r3, [r3, #32]
 800f6d6:	f023 0201 	bic.w	r2, r3, #1
 800f6da:	68fb      	ldr	r3, [r7, #12]
 800f6dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f6de:	68fb      	ldr	r3, [r7, #12]
 800f6e0:	699b      	ldr	r3, [r3, #24]
 800f6e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f6e4:	693b      	ldr	r3, [r7, #16]
 800f6e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f6ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	011b      	lsls	r3, r3, #4
 800f6f0:	693a      	ldr	r2, [r7, #16]
 800f6f2:	4313      	orrs	r3, r2
 800f6f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f6f6:	697b      	ldr	r3, [r7, #20]
 800f6f8:	f023 030a 	bic.w	r3, r3, #10
 800f6fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f6fe:	697a      	ldr	r2, [r7, #20]
 800f700:	68bb      	ldr	r3, [r7, #8]
 800f702:	4313      	orrs	r3, r2
 800f704:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f706:	68fb      	ldr	r3, [r7, #12]
 800f708:	693a      	ldr	r2, [r7, #16]
 800f70a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f70c:	68fb      	ldr	r3, [r7, #12]
 800f70e:	697a      	ldr	r2, [r7, #20]
 800f710:	621a      	str	r2, [r3, #32]
}
 800f712:	bf00      	nop
 800f714:	371c      	adds	r7, #28
 800f716:	46bd      	mov	sp, r7
 800f718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f71c:	4770      	bx	lr

0800f71e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f71e:	b480      	push	{r7}
 800f720:	b087      	sub	sp, #28
 800f722:	af00      	add	r7, sp, #0
 800f724:	60f8      	str	r0, [r7, #12]
 800f726:	60b9      	str	r1, [r7, #8]
 800f728:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f72a:	68fb      	ldr	r3, [r7, #12]
 800f72c:	6a1b      	ldr	r3, [r3, #32]
 800f72e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f730:	68fb      	ldr	r3, [r7, #12]
 800f732:	6a1b      	ldr	r3, [r3, #32]
 800f734:	f023 0210 	bic.w	r2, r3, #16
 800f738:	68fb      	ldr	r3, [r7, #12]
 800f73a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f73c:	68fb      	ldr	r3, [r7, #12]
 800f73e:	699b      	ldr	r3, [r3, #24]
 800f740:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f742:	693b      	ldr	r3, [r7, #16]
 800f744:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f748:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	031b      	lsls	r3, r3, #12
 800f74e:	693a      	ldr	r2, [r7, #16]
 800f750:	4313      	orrs	r3, r2
 800f752:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f754:	697b      	ldr	r3, [r7, #20]
 800f756:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f75a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f75c:	68bb      	ldr	r3, [r7, #8]
 800f75e:	011b      	lsls	r3, r3, #4
 800f760:	697a      	ldr	r2, [r7, #20]
 800f762:	4313      	orrs	r3, r2
 800f764:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f766:	68fb      	ldr	r3, [r7, #12]
 800f768:	693a      	ldr	r2, [r7, #16]
 800f76a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	697a      	ldr	r2, [r7, #20]
 800f770:	621a      	str	r2, [r3, #32]
}
 800f772:	bf00      	nop
 800f774:	371c      	adds	r7, #28
 800f776:	46bd      	mov	sp, r7
 800f778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f77c:	4770      	bx	lr

0800f77e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f77e:	b480      	push	{r7}
 800f780:	b085      	sub	sp, #20
 800f782:	af00      	add	r7, sp, #0
 800f784:	6078      	str	r0, [r7, #4]
 800f786:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	689b      	ldr	r3, [r3, #8]
 800f78c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f78e:	68fb      	ldr	r3, [r7, #12]
 800f790:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800f794:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f798:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f79a:	683a      	ldr	r2, [r7, #0]
 800f79c:	68fb      	ldr	r3, [r7, #12]
 800f79e:	4313      	orrs	r3, r2
 800f7a0:	f043 0307 	orr.w	r3, r3, #7
 800f7a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	68fa      	ldr	r2, [r7, #12]
 800f7aa:	609a      	str	r2, [r3, #8]
}
 800f7ac:	bf00      	nop
 800f7ae:	3714      	adds	r7, #20
 800f7b0:	46bd      	mov	sp, r7
 800f7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7b6:	4770      	bx	lr

0800f7b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f7b8:	b480      	push	{r7}
 800f7ba:	b087      	sub	sp, #28
 800f7bc:	af00      	add	r7, sp, #0
 800f7be:	60f8      	str	r0, [r7, #12]
 800f7c0:	60b9      	str	r1, [r7, #8]
 800f7c2:	607a      	str	r2, [r7, #4]
 800f7c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f7c6:	68fb      	ldr	r3, [r7, #12]
 800f7c8:	689b      	ldr	r3, [r3, #8]
 800f7ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f7cc:	697b      	ldr	r3, [r7, #20]
 800f7ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f7d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f7d4:	683b      	ldr	r3, [r7, #0]
 800f7d6:	021a      	lsls	r2, r3, #8
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	431a      	orrs	r2, r3
 800f7dc:	68bb      	ldr	r3, [r7, #8]
 800f7de:	4313      	orrs	r3, r2
 800f7e0:	697a      	ldr	r2, [r7, #20]
 800f7e2:	4313      	orrs	r3, r2
 800f7e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f7e6:	68fb      	ldr	r3, [r7, #12]
 800f7e8:	697a      	ldr	r2, [r7, #20]
 800f7ea:	609a      	str	r2, [r3, #8]
}
 800f7ec:	bf00      	nop
 800f7ee:	371c      	adds	r7, #28
 800f7f0:	46bd      	mov	sp, r7
 800f7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7f6:	4770      	bx	lr

0800f7f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f7f8:	b480      	push	{r7}
 800f7fa:	b087      	sub	sp, #28
 800f7fc:	af00      	add	r7, sp, #0
 800f7fe:	60f8      	str	r0, [r7, #12]
 800f800:	60b9      	str	r1, [r7, #8]
 800f802:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f804:	68bb      	ldr	r3, [r7, #8]
 800f806:	f003 031f 	and.w	r3, r3, #31
 800f80a:	2201      	movs	r2, #1
 800f80c:	fa02 f303 	lsl.w	r3, r2, r3
 800f810:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f812:	68fb      	ldr	r3, [r7, #12]
 800f814:	6a1a      	ldr	r2, [r3, #32]
 800f816:	697b      	ldr	r3, [r7, #20]
 800f818:	43db      	mvns	r3, r3
 800f81a:	401a      	ands	r2, r3
 800f81c:	68fb      	ldr	r3, [r7, #12]
 800f81e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f820:	68fb      	ldr	r3, [r7, #12]
 800f822:	6a1a      	ldr	r2, [r3, #32]
 800f824:	68bb      	ldr	r3, [r7, #8]
 800f826:	f003 031f 	and.w	r3, r3, #31
 800f82a:	6879      	ldr	r1, [r7, #4]
 800f82c:	fa01 f303 	lsl.w	r3, r1, r3
 800f830:	431a      	orrs	r2, r3
 800f832:	68fb      	ldr	r3, [r7, #12]
 800f834:	621a      	str	r2, [r3, #32]
}
 800f836:	bf00      	nop
 800f838:	371c      	adds	r7, #28
 800f83a:	46bd      	mov	sp, r7
 800f83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f840:	4770      	bx	lr
	...

0800f844 <HAL_TIMEx_HallSensor_Start_IT>:
  * @brief  Starts the TIM Hall Sensor Interface in interrupt mode.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim)
{
 800f844:	b580      	push	{r7, lr}
 800f846:	b084      	sub	sp, #16
 800f848:	af00      	add	r7, sp, #0
 800f84a:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800f852:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800f85a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f862:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f86a:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800f86c:	7bfb      	ldrb	r3, [r7, #15]
 800f86e:	2b01      	cmp	r3, #1
 800f870:	d108      	bne.n	800f884 <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800f872:	7bbb      	ldrb	r3, [r7, #14]
 800f874:	2b01      	cmp	r3, #1
 800f876:	d105      	bne.n	800f884 <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800f878:	7b7b      	ldrb	r3, [r7, #13]
 800f87a:	2b01      	cmp	r3, #1
 800f87c:	d102      	bne.n	800f884 <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800f87e:	7b3b      	ldrb	r3, [r7, #12]
 800f880:	2b01      	cmp	r3, #1
 800f882:	d001      	beq.n	800f888 <HAL_TIMEx_HallSensor_Start_IT+0x44>
  {
    return HAL_ERROR;
 800f884:	2301      	movs	r3, #1
 800f886:	e067      	b.n	800f958 <HAL_TIMEx_HallSensor_Start_IT+0x114>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	2202      	movs	r2, #2
 800f88c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	2202      	movs	r2, #2
 800f894:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	2202      	movs	r2, #2
 800f89c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	2202      	movs	r2, #2
 800f8a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the capture compare Interrupts 1 event */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	681b      	ldr	r3, [r3, #0]
 800f8ac:	68da      	ldr	r2, [r3, #12]
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	681b      	ldr	r3, [r3, #0]
 800f8b2:	f042 0202 	orr.w	r2, r2, #2
 800f8b6:	60da      	str	r2, [r3, #12]

  /* Enable the Input Capture channel 1
  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	681b      	ldr	r3, [r3, #0]
 800f8bc:	2201      	movs	r2, #1
 800f8be:	2100      	movs	r1, #0
 800f8c0:	4618      	mov	r0, r3
 800f8c2:	f7ff ff99 	bl	800f7f8 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	4a25      	ldr	r2, [pc, #148]	@ (800f960 <HAL_TIMEx_HallSensor_Start_IT+0x11c>)
 800f8cc:	4293      	cmp	r3, r2
 800f8ce:	d022      	beq.n	800f916 <HAL_TIMEx_HallSensor_Start_IT+0xd2>
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	681b      	ldr	r3, [r3, #0]
 800f8d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f8d8:	d01d      	beq.n	800f916 <HAL_TIMEx_HallSensor_Start_IT+0xd2>
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	4a21      	ldr	r2, [pc, #132]	@ (800f964 <HAL_TIMEx_HallSensor_Start_IT+0x120>)
 800f8e0:	4293      	cmp	r3, r2
 800f8e2:	d018      	beq.n	800f916 <HAL_TIMEx_HallSensor_Start_IT+0xd2>
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	681b      	ldr	r3, [r3, #0]
 800f8e8:	4a1f      	ldr	r2, [pc, #124]	@ (800f968 <HAL_TIMEx_HallSensor_Start_IT+0x124>)
 800f8ea:	4293      	cmp	r3, r2
 800f8ec:	d013      	beq.n	800f916 <HAL_TIMEx_HallSensor_Start_IT+0xd2>
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	681b      	ldr	r3, [r3, #0]
 800f8f2:	4a1e      	ldr	r2, [pc, #120]	@ (800f96c <HAL_TIMEx_HallSensor_Start_IT+0x128>)
 800f8f4:	4293      	cmp	r3, r2
 800f8f6:	d00e      	beq.n	800f916 <HAL_TIMEx_HallSensor_Start_IT+0xd2>
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	4a1c      	ldr	r2, [pc, #112]	@ (800f970 <HAL_TIMEx_HallSensor_Start_IT+0x12c>)
 800f8fe:	4293      	cmp	r3, r2
 800f900:	d009      	beq.n	800f916 <HAL_TIMEx_HallSensor_Start_IT+0xd2>
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	681b      	ldr	r3, [r3, #0]
 800f906:	4a1b      	ldr	r2, [pc, #108]	@ (800f974 <HAL_TIMEx_HallSensor_Start_IT+0x130>)
 800f908:	4293      	cmp	r3, r2
 800f90a:	d004      	beq.n	800f916 <HAL_TIMEx_HallSensor_Start_IT+0xd2>
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	681b      	ldr	r3, [r3, #0]
 800f910:	4a19      	ldr	r2, [pc, #100]	@ (800f978 <HAL_TIMEx_HallSensor_Start_IT+0x134>)
 800f912:	4293      	cmp	r3, r2
 800f914:	d115      	bne.n	800f942 <HAL_TIMEx_HallSensor_Start_IT+0xfe>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	681b      	ldr	r3, [r3, #0]
 800f91a:	689a      	ldr	r2, [r3, #8]
 800f91c:	4b17      	ldr	r3, [pc, #92]	@ (800f97c <HAL_TIMEx_HallSensor_Start_IT+0x138>)
 800f91e:	4013      	ands	r3, r2
 800f920:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f922:	68bb      	ldr	r3, [r7, #8]
 800f924:	2b06      	cmp	r3, #6
 800f926:	d015      	beq.n	800f954 <HAL_TIMEx_HallSensor_Start_IT+0x110>
 800f928:	68bb      	ldr	r3, [r7, #8]
 800f92a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f92e:	d011      	beq.n	800f954 <HAL_TIMEx_HallSensor_Start_IT+0x110>
    {
      __HAL_TIM_ENABLE(htim);
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	681b      	ldr	r3, [r3, #0]
 800f934:	681a      	ldr	r2, [r3, #0]
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	681b      	ldr	r3, [r3, #0]
 800f93a:	f042 0201 	orr.w	r2, r2, #1
 800f93e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f940:	e008      	b.n	800f954 <HAL_TIMEx_HallSensor_Start_IT+0x110>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	681b      	ldr	r3, [r3, #0]
 800f946:	681a      	ldr	r2, [r3, #0]
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	681b      	ldr	r3, [r3, #0]
 800f94c:	f042 0201 	orr.w	r2, r2, #1
 800f950:	601a      	str	r2, [r3, #0]
 800f952:	e000      	b.n	800f956 <HAL_TIMEx_HallSensor_Start_IT+0x112>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f954:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f956:	2300      	movs	r3, #0
}
 800f958:	4618      	mov	r0, r3
 800f95a:	3710      	adds	r7, #16
 800f95c:	46bd      	mov	sp, r7
 800f95e:	bd80      	pop	{r7, pc}
 800f960:	40012c00 	.word	0x40012c00
 800f964:	40000400 	.word	0x40000400
 800f968:	40000800 	.word	0x40000800
 800f96c:	40000c00 	.word	0x40000c00
 800f970:	40013400 	.word	0x40013400
 800f974:	40014000 	.word	0x40014000
 800f978:	40015000 	.word	0x40015000
 800f97c:	00010007 	.word	0x00010007

0800f980 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f980:	b480      	push	{r7}
 800f982:	b085      	sub	sp, #20
 800f984:	af00      	add	r7, sp, #0
 800f986:	6078      	str	r0, [r7, #4]
 800f988:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f990:	2b01      	cmp	r3, #1
 800f992:	d101      	bne.n	800f998 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f994:	2302      	movs	r3, #2
 800f996:	e074      	b.n	800fa82 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	2201      	movs	r2, #1
 800f99c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	2202      	movs	r2, #2
 800f9a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	685b      	ldr	r3, [r3, #4]
 800f9ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	681b      	ldr	r3, [r3, #0]
 800f9b4:	689b      	ldr	r3, [r3, #8]
 800f9b6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	4a34      	ldr	r2, [pc, #208]	@ (800fa90 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800f9be:	4293      	cmp	r3, r2
 800f9c0:	d009      	beq.n	800f9d6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	681b      	ldr	r3, [r3, #0]
 800f9c6:	4a33      	ldr	r2, [pc, #204]	@ (800fa94 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f9c8:	4293      	cmp	r3, r2
 800f9ca:	d004      	beq.n	800f9d6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	4a31      	ldr	r2, [pc, #196]	@ (800fa98 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f9d2:	4293      	cmp	r3, r2
 800f9d4:	d108      	bne.n	800f9e8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f9d6:	68fb      	ldr	r3, [r7, #12]
 800f9d8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f9dc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f9de:	683b      	ldr	r3, [r7, #0]
 800f9e0:	685b      	ldr	r3, [r3, #4]
 800f9e2:	68fa      	ldr	r2, [r7, #12]
 800f9e4:	4313      	orrs	r3, r2
 800f9e6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f9e8:	68fb      	ldr	r3, [r7, #12]
 800f9ea:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800f9ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f9f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f9f4:	683b      	ldr	r3, [r7, #0]
 800f9f6:	681b      	ldr	r3, [r3, #0]
 800f9f8:	68fa      	ldr	r2, [r7, #12]
 800f9fa:	4313      	orrs	r3, r2
 800f9fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	681b      	ldr	r3, [r3, #0]
 800fa02:	68fa      	ldr	r2, [r7, #12]
 800fa04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	4a21      	ldr	r2, [pc, #132]	@ (800fa90 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800fa0c:	4293      	cmp	r3, r2
 800fa0e:	d022      	beq.n	800fa56 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	681b      	ldr	r3, [r3, #0]
 800fa14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fa18:	d01d      	beq.n	800fa56 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	681b      	ldr	r3, [r3, #0]
 800fa1e:	4a1f      	ldr	r2, [pc, #124]	@ (800fa9c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800fa20:	4293      	cmp	r3, r2
 800fa22:	d018      	beq.n	800fa56 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	681b      	ldr	r3, [r3, #0]
 800fa28:	4a1d      	ldr	r2, [pc, #116]	@ (800faa0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800fa2a:	4293      	cmp	r3, r2
 800fa2c:	d013      	beq.n	800fa56 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	681b      	ldr	r3, [r3, #0]
 800fa32:	4a1c      	ldr	r2, [pc, #112]	@ (800faa4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800fa34:	4293      	cmp	r3, r2
 800fa36:	d00e      	beq.n	800fa56 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	681b      	ldr	r3, [r3, #0]
 800fa3c:	4a15      	ldr	r2, [pc, #84]	@ (800fa94 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800fa3e:	4293      	cmp	r3, r2
 800fa40:	d009      	beq.n	800fa56 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	681b      	ldr	r3, [r3, #0]
 800fa46:	4a18      	ldr	r2, [pc, #96]	@ (800faa8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800fa48:	4293      	cmp	r3, r2
 800fa4a:	d004      	beq.n	800fa56 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	681b      	ldr	r3, [r3, #0]
 800fa50:	4a11      	ldr	r2, [pc, #68]	@ (800fa98 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800fa52:	4293      	cmp	r3, r2
 800fa54:	d10c      	bne.n	800fa70 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fa56:	68bb      	ldr	r3, [r7, #8]
 800fa58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fa5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fa5e:	683b      	ldr	r3, [r7, #0]
 800fa60:	689b      	ldr	r3, [r3, #8]
 800fa62:	68ba      	ldr	r2, [r7, #8]
 800fa64:	4313      	orrs	r3, r2
 800fa66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	681b      	ldr	r3, [r3, #0]
 800fa6c:	68ba      	ldr	r2, [r7, #8]
 800fa6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	2201      	movs	r2, #1
 800fa74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	2200      	movs	r2, #0
 800fa7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fa80:	2300      	movs	r3, #0
}
 800fa82:	4618      	mov	r0, r3
 800fa84:	3714      	adds	r7, #20
 800fa86:	46bd      	mov	sp, r7
 800fa88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa8c:	4770      	bx	lr
 800fa8e:	bf00      	nop
 800fa90:	40012c00 	.word	0x40012c00
 800fa94:	40013400 	.word	0x40013400
 800fa98:	40015000 	.word	0x40015000
 800fa9c:	40000400 	.word	0x40000400
 800faa0:	40000800 	.word	0x40000800
 800faa4:	40000c00 	.word	0x40000c00
 800faa8:	40014000 	.word	0x40014000

0800faac <HAL_TIMEx_ConfigEncoderIndex>:
  * @param  sEncoderIndexConfig Encoder index configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigEncoderIndex(TIM_HandleTypeDef *htim,
                                               TIMEx_EncoderIndexConfigTypeDef *sEncoderIndexConfig)
{
 800faac:	b580      	push	{r7, lr}
 800faae:	b082      	sub	sp, #8
 800fab0:	af00      	add	r7, sp, #0
 800fab2:	6078      	str	r0, [r7, #4]
 800fab4:	6039      	str	r1, [r7, #0]
  assert_param(IS_FUNCTIONAL_STATE(sEncoderIndexConfig->FirstIndexEnable));
  assert_param(IS_TIM_ENCODERINDEX_POSITION(sEncoderIndexConfig->Position));
  assert_param(IS_TIM_ENCODERINDEX_DIRECTION(sEncoderIndexConfig->Direction));

  /* Process Locked */
  __HAL_LOCK(htim);
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fabc:	2b01      	cmp	r3, #1
 800fabe:	d101      	bne.n	800fac4 <HAL_TIMEx_ConfigEncoderIndex+0x18>
 800fac0:	2302      	movs	r3, #2
 800fac2:	e02a      	b.n	800fb1a <HAL_TIMEx_ConfigEncoderIndex+0x6e>
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	2201      	movs	r2, #1
 800fac8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Configures the TIMx External Trigger (ETR) which is used as Index input */
  TIM_ETR_SetConfig(htim->Instance,
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	6818      	ldr	r0, [r3, #0]
 800fad0:	683b      	ldr	r3, [r7, #0]
 800fad2:	6859      	ldr	r1, [r3, #4]
 800fad4:	683b      	ldr	r3, [r7, #0]
 800fad6:	681a      	ldr	r2, [r3, #0]
 800fad8:	683b      	ldr	r3, [r7, #0]
 800fada:	689b      	ldr	r3, [r3, #8]
 800fadc:	f7ff fe6c 	bl	800f7b8 <TIM_ETR_SetConfig>
                    sEncoderIndexConfig->Prescaler,
                    sEncoderIndexConfig->Polarity,
                    sEncoderIndexConfig->Filter);

  /* Configures the encoder index */
  MODIFY_REG(htim->Instance->ECR,
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fae6:	f023 02e6 	bic.w	r2, r3, #230	@ 0xe6
 800faea:	683b      	ldr	r3, [r7, #0]
 800faec:	695b      	ldr	r3, [r3, #20]
 800faee:	6839      	ldr	r1, [r7, #0]
 800faf0:	7b09      	ldrb	r1, [r1, #12]
 800faf2:	2901      	cmp	r1, #1
 800faf4:	d101      	bne.n	800fafa <HAL_TIMEx_ConfigEncoderIndex+0x4e>
 800faf6:	2120      	movs	r1, #32
 800faf8:	e000      	b.n	800fafc <HAL_TIMEx_ConfigEncoderIndex+0x50>
 800fafa:	2100      	movs	r1, #0
 800fafc:	4319      	orrs	r1, r3
 800fafe:	683b      	ldr	r3, [r7, #0]
 800fb00:	691b      	ldr	r3, [r3, #16]
 800fb02:	430b      	orrs	r3, r1
 800fb04:	431a      	orrs	r2, r3
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	681b      	ldr	r3, [r3, #0]
 800fb0a:	f042 0201 	orr.w	r2, r2, #1
 800fb0e:	659a      	str	r2, [r3, #88]	@ 0x58
             (sEncoderIndexConfig->Direction |
              ((sEncoderIndexConfig->FirstIndexEnable == ENABLE) ? (0x1U << TIM_ECR_FIDX_Pos) : 0U) |
              sEncoderIndexConfig->Position |
              TIM_ECR_IE));

  __HAL_UNLOCK(htim);
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	2200      	movs	r2, #0
 800fb14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fb18:	2300      	movs	r3, #0
}
 800fb1a:	4618      	mov	r0, r3
 800fb1c:	3708      	adds	r7, #8
 800fb1e:	46bd      	mov	sp, r7
 800fb20:	bd80      	pop	{r7, pc}

0800fb22 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fb22:	b480      	push	{r7}
 800fb24:	b083      	sub	sp, #12
 800fb26:	af00      	add	r7, sp, #0
 800fb28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fb2a:	bf00      	nop
 800fb2c:	370c      	adds	r7, #12
 800fb2e:	46bd      	mov	sp, r7
 800fb30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb34:	4770      	bx	lr

0800fb36 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fb36:	b480      	push	{r7}
 800fb38:	b083      	sub	sp, #12
 800fb3a:	af00      	add	r7, sp, #0
 800fb3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fb3e:	bf00      	nop
 800fb40:	370c      	adds	r7, #12
 800fb42:	46bd      	mov	sp, r7
 800fb44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb48:	4770      	bx	lr

0800fb4a <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800fb4a:	b480      	push	{r7}
 800fb4c:	b083      	sub	sp, #12
 800fb4e:	af00      	add	r7, sp, #0
 800fb50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800fb52:	bf00      	nop
 800fb54:	370c      	adds	r7, #12
 800fb56:	46bd      	mov	sp, r7
 800fb58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb5c:	4770      	bx	lr

0800fb5e <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800fb5e:	b480      	push	{r7}
 800fb60:	b083      	sub	sp, #12
 800fb62:	af00      	add	r7, sp, #0
 800fb64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800fb66:	bf00      	nop
 800fb68:	370c      	adds	r7, #12
 800fb6a:	46bd      	mov	sp, r7
 800fb6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb70:	4770      	bx	lr

0800fb72 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800fb72:	b480      	push	{r7}
 800fb74:	b083      	sub	sp, #12
 800fb76:	af00      	add	r7, sp, #0
 800fb78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800fb7a:	bf00      	nop
 800fb7c:	370c      	adds	r7, #12
 800fb7e:	46bd      	mov	sp, r7
 800fb80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb84:	4770      	bx	lr

0800fb86 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800fb86:	b480      	push	{r7}
 800fb88:	b083      	sub	sp, #12
 800fb8a:	af00      	add	r7, sp, #0
 800fb8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800fb8e:	bf00      	nop
 800fb90:	370c      	adds	r7, #12
 800fb92:	46bd      	mov	sp, r7
 800fb94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb98:	4770      	bx	lr

0800fb9a <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800fb9a:	b480      	push	{r7}
 800fb9c:	b083      	sub	sp, #12
 800fb9e:	af00      	add	r7, sp, #0
 800fba0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800fba2:	bf00      	nop
 800fba4:	370c      	adds	r7, #12
 800fba6:	46bd      	mov	sp, r7
 800fba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbac:	4770      	bx	lr

0800fbae <memset>:
 800fbae:	4402      	add	r2, r0
 800fbb0:	4603      	mov	r3, r0
 800fbb2:	4293      	cmp	r3, r2
 800fbb4:	d100      	bne.n	800fbb8 <memset+0xa>
 800fbb6:	4770      	bx	lr
 800fbb8:	f803 1b01 	strb.w	r1, [r3], #1
 800fbbc:	e7f9      	b.n	800fbb2 <memset+0x4>
	...

0800fbc0 <__libc_init_array>:
 800fbc0:	b570      	push	{r4, r5, r6, lr}
 800fbc2:	4d0d      	ldr	r5, [pc, #52]	@ (800fbf8 <__libc_init_array+0x38>)
 800fbc4:	4c0d      	ldr	r4, [pc, #52]	@ (800fbfc <__libc_init_array+0x3c>)
 800fbc6:	1b64      	subs	r4, r4, r5
 800fbc8:	10a4      	asrs	r4, r4, #2
 800fbca:	2600      	movs	r6, #0
 800fbcc:	42a6      	cmp	r6, r4
 800fbce:	d109      	bne.n	800fbe4 <__libc_init_array+0x24>
 800fbd0:	4d0b      	ldr	r5, [pc, #44]	@ (800fc00 <__libc_init_array+0x40>)
 800fbd2:	4c0c      	ldr	r4, [pc, #48]	@ (800fc04 <__libc_init_array+0x44>)
 800fbd4:	f000 f92c 	bl	800fe30 <_init>
 800fbd8:	1b64      	subs	r4, r4, r5
 800fbda:	10a4      	asrs	r4, r4, #2
 800fbdc:	2600      	movs	r6, #0
 800fbde:	42a6      	cmp	r6, r4
 800fbe0:	d105      	bne.n	800fbee <__libc_init_array+0x2e>
 800fbe2:	bd70      	pop	{r4, r5, r6, pc}
 800fbe4:	f855 3b04 	ldr.w	r3, [r5], #4
 800fbe8:	4798      	blx	r3
 800fbea:	3601      	adds	r6, #1
 800fbec:	e7ee      	b.n	800fbcc <__libc_init_array+0xc>
 800fbee:	f855 3b04 	ldr.w	r3, [r5], #4
 800fbf2:	4798      	blx	r3
 800fbf4:	3601      	adds	r6, #1
 800fbf6:	e7f2      	b.n	800fbde <__libc_init_array+0x1e>
 800fbf8:	0800fe78 	.word	0x0800fe78
 800fbfc:	0800fe78 	.word	0x0800fe78
 800fc00:	0800fe78 	.word	0x0800fe78
 800fc04:	0800fe7c 	.word	0x0800fe7c

0800fc08 <atanf>:
 800fc08:	b538      	push	{r3, r4, r5, lr}
 800fc0a:	ee10 5a10 	vmov	r5, s0
 800fc0e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800fc12:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800fc16:	eef0 7a40 	vmov.f32	s15, s0
 800fc1a:	d310      	bcc.n	800fc3e <atanf+0x36>
 800fc1c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800fc20:	d904      	bls.n	800fc2c <atanf+0x24>
 800fc22:	ee70 7a00 	vadd.f32	s15, s0, s0
 800fc26:	eeb0 0a67 	vmov.f32	s0, s15
 800fc2a:	bd38      	pop	{r3, r4, r5, pc}
 800fc2c:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800fd64 <atanf+0x15c>
 800fc30:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800fd68 <atanf+0x160>
 800fc34:	2d00      	cmp	r5, #0
 800fc36:	bfc8      	it	gt
 800fc38:	eef0 7a47 	vmovgt.f32	s15, s14
 800fc3c:	e7f3      	b.n	800fc26 <atanf+0x1e>
 800fc3e:	4b4b      	ldr	r3, [pc, #300]	@ (800fd6c <atanf+0x164>)
 800fc40:	429c      	cmp	r4, r3
 800fc42:	d810      	bhi.n	800fc66 <atanf+0x5e>
 800fc44:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800fc48:	d20a      	bcs.n	800fc60 <atanf+0x58>
 800fc4a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800fd70 <atanf+0x168>
 800fc4e:	ee30 7a07 	vadd.f32	s14, s0, s14
 800fc52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fc56:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800fc5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc5e:	dce2      	bgt.n	800fc26 <atanf+0x1e>
 800fc60:	f04f 33ff 	mov.w	r3, #4294967295
 800fc64:	e013      	b.n	800fc8e <atanf+0x86>
 800fc66:	f000 f8a3 	bl	800fdb0 <fabsf>
 800fc6a:	4b42      	ldr	r3, [pc, #264]	@ (800fd74 <atanf+0x16c>)
 800fc6c:	429c      	cmp	r4, r3
 800fc6e:	d84f      	bhi.n	800fd10 <atanf+0x108>
 800fc70:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800fc74:	429c      	cmp	r4, r3
 800fc76:	d841      	bhi.n	800fcfc <atanf+0xf4>
 800fc78:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800fc7c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800fc80:	eea0 7a27 	vfma.f32	s14, s0, s15
 800fc84:	2300      	movs	r3, #0
 800fc86:	ee30 0a27 	vadd.f32	s0, s0, s15
 800fc8a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800fc8e:	1c5a      	adds	r2, r3, #1
 800fc90:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800fc94:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800fd78 <atanf+0x170>
 800fc98:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800fd7c <atanf+0x174>
 800fc9c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800fd80 <atanf+0x178>
 800fca0:	ee66 6a06 	vmul.f32	s13, s12, s12
 800fca4:	eee6 5a87 	vfma.f32	s11, s13, s14
 800fca8:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800fd84 <atanf+0x17c>
 800fcac:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800fcb0:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800fd88 <atanf+0x180>
 800fcb4:	eee7 5a26 	vfma.f32	s11, s14, s13
 800fcb8:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800fd8c <atanf+0x184>
 800fcbc:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800fcc0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800fd90 <atanf+0x188>
 800fcc4:	eee7 5a26 	vfma.f32	s11, s14, s13
 800fcc8:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800fd94 <atanf+0x18c>
 800fccc:	eea6 5a87 	vfma.f32	s10, s13, s14
 800fcd0:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800fd98 <atanf+0x190>
 800fcd4:	eea5 7a26 	vfma.f32	s14, s10, s13
 800fcd8:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800fd9c <atanf+0x194>
 800fcdc:	eea7 5a26 	vfma.f32	s10, s14, s13
 800fce0:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800fda0 <atanf+0x198>
 800fce4:	eea5 7a26 	vfma.f32	s14, s10, s13
 800fce8:	ee27 7a26 	vmul.f32	s14, s14, s13
 800fcec:	eea5 7a86 	vfma.f32	s14, s11, s12
 800fcf0:	ee27 7a87 	vmul.f32	s14, s15, s14
 800fcf4:	d121      	bne.n	800fd3a <atanf+0x132>
 800fcf6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fcfa:	e794      	b.n	800fc26 <atanf+0x1e>
 800fcfc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800fd00:	ee30 7a67 	vsub.f32	s14, s0, s15
 800fd04:	ee30 0a27 	vadd.f32	s0, s0, s15
 800fd08:	2301      	movs	r3, #1
 800fd0a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800fd0e:	e7be      	b.n	800fc8e <atanf+0x86>
 800fd10:	4b24      	ldr	r3, [pc, #144]	@ (800fda4 <atanf+0x19c>)
 800fd12:	429c      	cmp	r4, r3
 800fd14:	d80b      	bhi.n	800fd2e <atanf+0x126>
 800fd16:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800fd1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800fd1e:	eea0 7a27 	vfma.f32	s14, s0, s15
 800fd22:	2302      	movs	r3, #2
 800fd24:	ee70 6a67 	vsub.f32	s13, s0, s15
 800fd28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fd2c:	e7af      	b.n	800fc8e <atanf+0x86>
 800fd2e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800fd32:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800fd36:	2303      	movs	r3, #3
 800fd38:	e7a9      	b.n	800fc8e <atanf+0x86>
 800fd3a:	4a1b      	ldr	r2, [pc, #108]	@ (800fda8 <atanf+0x1a0>)
 800fd3c:	491b      	ldr	r1, [pc, #108]	@ (800fdac <atanf+0x1a4>)
 800fd3e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800fd42:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800fd46:	edd3 6a00 	vldr	s13, [r3]
 800fd4a:	ee37 7a66 	vsub.f32	s14, s14, s13
 800fd4e:	2d00      	cmp	r5, #0
 800fd50:	ee37 7a67 	vsub.f32	s14, s14, s15
 800fd54:	edd2 7a00 	vldr	s15, [r2]
 800fd58:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fd5c:	bfb8      	it	lt
 800fd5e:	eef1 7a67 	vneglt.f32	s15, s15
 800fd62:	e760      	b.n	800fc26 <atanf+0x1e>
 800fd64:	bfc90fdb 	.word	0xbfc90fdb
 800fd68:	3fc90fdb 	.word	0x3fc90fdb
 800fd6c:	3edfffff 	.word	0x3edfffff
 800fd70:	7149f2ca 	.word	0x7149f2ca
 800fd74:	3f97ffff 	.word	0x3f97ffff
 800fd78:	3c8569d7 	.word	0x3c8569d7
 800fd7c:	3d4bda59 	.word	0x3d4bda59
 800fd80:	bd6ef16b 	.word	0xbd6ef16b
 800fd84:	3d886b35 	.word	0x3d886b35
 800fd88:	3dba2e6e 	.word	0x3dba2e6e
 800fd8c:	3e124925 	.word	0x3e124925
 800fd90:	3eaaaaab 	.word	0x3eaaaaab
 800fd94:	bd15a221 	.word	0xbd15a221
 800fd98:	bd9d8795 	.word	0xbd9d8795
 800fd9c:	bde38e38 	.word	0xbde38e38
 800fda0:	be4ccccd 	.word	0xbe4ccccd
 800fda4:	401bffff 	.word	0x401bffff
 800fda8:	0800fe68 	.word	0x0800fe68
 800fdac:	0800fe58 	.word	0x0800fe58

0800fdb0 <fabsf>:
 800fdb0:	ee10 3a10 	vmov	r3, s0
 800fdb4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fdb8:	ee00 3a10 	vmov	s0, r3
 800fdbc:	4770      	bx	lr

0800fdbe <fmaxf>:
 800fdbe:	b508      	push	{r3, lr}
 800fdc0:	ed2d 8b02 	vpush	{d8}
 800fdc4:	eeb0 8a40 	vmov.f32	s16, s0
 800fdc8:	eef0 8a60 	vmov.f32	s17, s1
 800fdcc:	f000 f814 	bl	800fdf8 <__fpclassifyf>
 800fdd0:	b930      	cbnz	r0, 800fde0 <fmaxf+0x22>
 800fdd2:	eeb0 8a68 	vmov.f32	s16, s17
 800fdd6:	eeb0 0a48 	vmov.f32	s0, s16
 800fdda:	ecbd 8b02 	vpop	{d8}
 800fdde:	bd08      	pop	{r3, pc}
 800fde0:	eeb0 0a68 	vmov.f32	s0, s17
 800fde4:	f000 f808 	bl	800fdf8 <__fpclassifyf>
 800fde8:	2800      	cmp	r0, #0
 800fdea:	d0f4      	beq.n	800fdd6 <fmaxf+0x18>
 800fdec:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800fdf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdf4:	dded      	ble.n	800fdd2 <fmaxf+0x14>
 800fdf6:	e7ee      	b.n	800fdd6 <fmaxf+0x18>

0800fdf8 <__fpclassifyf>:
 800fdf8:	ee10 3a10 	vmov	r3, s0
 800fdfc:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800fe00:	d00d      	beq.n	800fe1e <__fpclassifyf+0x26>
 800fe02:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800fe06:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800fe0a:	d30a      	bcc.n	800fe22 <__fpclassifyf+0x2a>
 800fe0c:	4b07      	ldr	r3, [pc, #28]	@ (800fe2c <__fpclassifyf+0x34>)
 800fe0e:	1e42      	subs	r2, r0, #1
 800fe10:	429a      	cmp	r2, r3
 800fe12:	d908      	bls.n	800fe26 <__fpclassifyf+0x2e>
 800fe14:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800fe18:	4258      	negs	r0, r3
 800fe1a:	4158      	adcs	r0, r3
 800fe1c:	4770      	bx	lr
 800fe1e:	2002      	movs	r0, #2
 800fe20:	4770      	bx	lr
 800fe22:	2004      	movs	r0, #4
 800fe24:	4770      	bx	lr
 800fe26:	2003      	movs	r0, #3
 800fe28:	4770      	bx	lr
 800fe2a:	bf00      	nop
 800fe2c:	007ffffe 	.word	0x007ffffe

0800fe30 <_init>:
 800fe30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe32:	bf00      	nop
 800fe34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe36:	bc08      	pop	{r3}
 800fe38:	469e      	mov	lr, r3
 800fe3a:	4770      	bx	lr

0800fe3c <_fini>:
 800fe3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe3e:	bf00      	nop
 800fe40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe42:	bc08      	pop	{r3}
 800fe44:	469e      	mov	lr, r3
 800fe46:	4770      	bx	lr
