


ARM Macro Assembler    Page 1 


    1 00000000         
    2 00000000                 IF               :DEF: __USE_DDR
    3 00000000                 IF               :DEF: __AARCH64
    4 00000000         
    5 00000000                 area             DDR_INIT, code, readonly
    6 00000000                 export           __ddr_init_bsc
    7 00000000                 entry
    8 00000000         
    9 00000000         __ddr_init_bsc
   10 00000000         
   11 00000000         ; MSTP settings for DBQ and DBL
   12 00000000         ;   Control register MSTPCR4 (0xE6152D10), bit 3,4
   13 00000000         ;   Status  register MSTPSR4 (0xE6152E10), bit 3,4
   14 00000000         ;MSTPCR4   EQU  0xE6152D10
   15 00000000         ;MSTPSR4   EQU  0xE6152E10
   16 00000000         ;CPG_LOCK  EQU  0xE6150000
   17 00000000         
   18 00000000 58005B00        LDR              X0, =0xE6152E10 ; MSTPSR4
   19 00000004 B9400001        LDR              W1, [X0]
   20 00000008 18005B02        LDR              W2, =0xFFFFFFE7 ; MSTPSR4
   21 0000000C 0A020021        AND              W1, W1, W2  ; bit 3,4 are 0
   22 00000010 2A2103E2        MVN              W2, W1
   23 00000014 58005AE0        LDR              X0, =0xE6150000
   24 00000018 B9000002        STR              W2, [X0]
   25 0000001C 58005AE0        LDR              X0, =0xE6152D10 ; MSTPCR4
   26 00000020 B9000001        STR              W1, [X0]
   27 00000024         
   28 00000024 580059E0        LDR              X0, =0xE6152E10 ; MSTPSR4
   29 00000028 B9400001        LDR              W1, [X0]
   30 0000002C         
   31 0000002C 18005AA0        LDR              W0, =0x10
   32 00000030         wait_mstp_setting_end
   33 00000030 51000400        SUB              W0, W0, #0x1
   34 00000034 7100001F        CMP              W0, #0x0
   35 00000038 54FFFFC1        BNE              wait_mstp_setting_end
   36 0000003C         
   37 0000003C         
   38 0000003C         ;// Original is /design01/rcarh3fed_master/common/utilit
                       y/SIM_TOOLS/DDR_init/ARM/DDR4/rel_dbsc4_init_lpddr4_3200
                       _CL32WL14_160526_es2_arm.h //
   39 0000003C         ;// copy on Fri Jun  3 14:15:41 JST 2016
   40 0000003C         ;// run at  /design03/rcarh3fed_user6/work/mochizhi/1chi
                       pSim/TP_ES2/H3ES2_arm_ddr_ca53_3200_command_combination_
                       inttest
   41 0000003C         ;// run by  mochizhi
   42 0000003C         ;// Script is /svhome/mochizhi/mytools/filecopy 
   43 0000003C         ;// History
   44 0000003C         ;// Rev001   2017/09/25   HIENG/Y.Tamura    Copy form Ve
                       r20161207 "rel_dbsc4_init_lpddr4_3200_CL32WL14_161207_ar
                       m.h"
   45 0000003C         ;//                                         modefy for R
                       -CarM3N CT-Sim and Tester-Sim.
   46 0000003C         ;//                                         New file nam
                       e "rel_dbsc4_init_lpddr4_3200_CL32WL14_170925_arm.h"
   47 0000003C         
   48 0000003C         ;-------------------------------------------
   49 0000003C                 MACRO
   50 0000003C                 MYWRITE          $addr, $data
   51 0000003C                 ldr              W0, =$data



ARM Macro Assembler    Page 2 


   52 0000003C                 ldr              X1, =$addr
   53 0000003C                 str              W0, [X1]    ; 
   54 0000003C         
   55 0000003C                 MEND
   56 0000003C         ;-------------------------------------------
   57 0000003C         ;-------------------------------------------
   58 0000003C                 MACRO
   59 0000003C                 PHYWRITE         $addr, $data
   60 0000003C                 ldr              X0, =$addr
   61 0000003C                 ldr              X1, =0xe6790624
   62 0000003C                 str              W0, [X1,#0x00] ; 
   63 0000003C                 str              W0, [X1,#0x40] ; 
   64 0000003C                 str              W0, [X1,#0x80] ; 
   65 0000003C                 str              W0, [X1,#0xc0] ; 
   66 0000003C                 ldr              W0, =$data
   67 0000003C                 ldr              X1, =0xe6790628
   68 0000003C                 str              W0, [X1,#0x00] ; 
   69 0000003C                 str              W0, [X1,#0x40] ; 
   70 0000003C                 str              W0, [X1,#0x80] ; 
   71 0000003C                 str              W0, [X1,#0xc0] ; 
   72 0000003C                 MEND
   73 0000003C         ;-------------------------------------------
   74 0000003C         
   75 0000003C 1400000E        B                END_INIT_SUBROUTINE
   76 00000040 D503201F        NOP
   77 00000044         ;-------------------------------------------------------
                       -------------------------------------
   78 00000044         ; Write DDR_PHY Register Subroutine
   79 00000044         ;   X0[IN]  : Register Data
   80 00000044         ;   X1[IN]  : Register Address
   81 00000044         ;   X2[IN]  : Access Address for Register Address
   82 00000044         ;   X3[IN]  : Access Address for Register Data
   83 00000044         ;   X4[--]  : Work Use
   84 00000044         ;-------------------------------------------------------
                       -------------------------------------
   85 00000044         SUB_WRITE_PHY_REG
   86 00000044 58005A24        LDR              X4, = 0x00003FFF ; Clear py_t_s
                                                            tate/read access of
                                                             Register Address
   87 00000048 8A040021        AND              X1, X1, X4
   88 0000004C F9000041        STR              X1, [X2]    ; Write Register Ad
                                                            dress
   89 00000050 F9000060        STR              X0, [X3]    ; Write Register Da
                                                            ta
   90 00000054         LOOP_PHY_ACCESS
   91 00000054 F9400040        LDR              X0, [X2]    ; Read Register Add
                                                            ress
   92 00000058 580059C4        LDR              X4, = 0x00008000 ; Check py_t_s
                                                            tate of Register Ad
                                                            dress
   93 0000005C 8A040000        AND              X0, X0, X4
   94 00000060 EB04001F        CMPS             X0, X4
   95 00000064 54FFFF81        BNE              LOOP_PHY_ACCESS ; Loop Until Wr
                                                            ite access OK
   96 00000068 AA040021        ORR              X1, X1, X4  ; Set py_t_state_cl
                                                            ear of Register Add
                                                            ress
   97 0000006C F9000041        STR              X1, [X2]    ; Write Register Ad
                                                            dress



ARM Macro Assembler    Page 3 


   98 00000070 D61F03C0        BR               LR          ; Return
   99 00000074         ; END SUB_WRITE_PHY_REG
  100 00000074         ;-------------------------------------------------------
                       -------------------------------------
  101 00000074         END_INIT_SUBROUTINE
  102 00000074         
  103 00000074         ;-------------------------------------------
  104 00000074                 MACRO
  105 00000074                 MACRO_WRITE_PHY_REG
                                                $add,$dat
  106 00000074                 ldr              X2,=0xE6790624 ;;DBPDRGA0
  107 00000074                 ldr              X3,=0xE6790628 ;;DBPDRGD0
  108 00000074                 ldr              X1,=$add
  109 00000074                 ldr              X0,=$dat
  110 00000074                 BL               SUB_WRITE_PHY_REG
  111 00000074                 nop
  112 00000074                 MEND
  113 00000074         ;-------------------------------------------
  114 00000074         
  115 00000074         ;;======================================================
                       =================
  116 00000074         ;; For DBS0
  117 00000074         ;;======================================================
                       =================
  118 00000074         ;; ADD H3ES2
  119 00000074                 MYWRITE          0xE6790100,0x00001234 ;DBSYSCNT
                                                            0 REGROCK enable
   51 00000074 18005920        ldr              W0, =0x00001234
   52 00000078 58005941        ldr              X1, =0xE6790100
   53 0000007C B9000020        str              W0, [X1]    ; 
   54 00000080         
  120 00000080                 MYWRITE          0xE6790108,0x00001234 ;DBSYSCNT
                                                            0A REGROCKA enable
   51 00000080 180058C0        ldr              W0, =0x00001234
   52 00000084 58005921        ldr              X1, =0xE6790108
   53 00000088 B9000020        str              W0, [X1]    ; 
   54 0000008C         
  121 0000008C         ;;; WAIT
  122 0000008C                 MYWRITE          0xE6790020,0x0000000a ;dbkind d
                                                            dcg=a(lpddr4)
   51 0000008C 18005920        ldr              W0, =0x0000000a
   52 00000090 58005941        ldr              X1, =0xE6790020
   53 00000094 B9000020        str              W0, [X1]    ; 
   54 00000098         
  123 00000098                 MYWRITE          0xE6790024,0x0000000a ;dbkinda 
                                                            ddcga=a(lpddr4)
   51 00000098 180058C0        ldr              W0, =0x0000000a
   52 0000009C 58005921        ldr              X1, =0xE6790024
   53 000000A0 B9000020        str              W0, [X1]    ; 
   54 000000A4         
  124 000000A4         ;;   MYWRITE   0xE6790030,0x0e030a02;memconf00(ch0/rank0
                       ), 4Gbit
  125 000000A4                 MYWRITE          0xE6790030,0x0e030a01 ;memconf0
                                                            0(ch0/rank0), 2Gbit
                                                            
   51 000000A4 18005920        ldr              W0, =0x0e030a01
   52 000000A8 58005941        ldr              X1, =0xE6790030
   53 000000AC B9000020        str              W0, [X1]    ; 
   54 000000B0         



ARM Macro Assembler    Page 4 


  126 000000B0                 MYWRITE          0xE6790070,0x0e030a01 ;memconf0
                                                            0a(ch0/rank0), 2Gbi
                                                            t (clk_axim)
   51 000000B0 180058C0        ldr              W0, =0x0e030a01
   52 000000B4 58005921        ldr              X1, =0xE6790070
   53 000000B8 B9000020        str              W0, [X1]    ; 
   54 000000BC         
  127 000000BC                 MYWRITE          0xE6790034,0x0e030a01 ;memconf0
                                                            1(ch0/rank1), 2Gbit
                                                            
   51 000000BC 18005860        ldr              W0, =0x0e030a01
   52 000000C0 58005901        ldr              X1, =0xE6790034
   53 000000C4 B9000020        str              W0, [X1]    ; 
   54 000000C8         
  128 000000C8                 MYWRITE          0xE6790074,0x0e030a01 ;memconf0
                                                            1a(ch0/rank1), 2Gbi
                                                            t (clk_axim)
   51 000000C8 18005800        ldr              W0, =0x0e030a01
   52 000000CC 580058E1        ldr              X1, =0xE6790074
   53 000000D0 B9000020        str              W0, [X1]    ; 
   54 000000D4         
  129 000000D4                 MYWRITE          0xE6790040,0x0e030a01 ;memconf1
                                                            0(ch1/rank0), 2Gbit
                                                            
   51 000000D4 180057A0        ldr              W0, =0x0e030a01
   52 000000D8 580058C1        ldr              X1, =0xE6790040
   53 000000DC B9000020        str              W0, [X1]    ; 
   54 000000E0         
  130 000000E0                 MYWRITE          0xE6790080,0x0e030a01 ;memconf1
                                                            0a(ch1/rank0), 2Gbi
                                                            t (clk_axim)
   51 000000E0 18005740        ldr              W0, =0x0e030a01
   52 000000E4 580058A1        ldr              X1, =0xE6790080
   53 000000E8 B9000020        str              W0, [X1]    ; 
   54 000000EC         
  131 000000EC                 MYWRITE          0xE6790044,0x0e030a01 ;memconf1
                                                            1(ch1/rank1), 2Gbit
                                                            
   51 000000EC 180056E0        ldr              W0, =0x0e030a01
   52 000000F0 58005881        ldr              X1, =0xE6790044
   53 000000F4 B9000020        str              W0, [X1]    ; 
   54 000000F8         
  132 000000F8                 MYWRITE          0xE6790084,0x0e030a01 ;memconf1
                                                            1a(ch1/rank1), 2Gbi
                                                            t (clk_axim)
   51 000000F8 18005680        ldr              W0, =0x0e030a01
   52 000000FC 58005861        ldr              X1, =0xE6790084
   53 00000100 B9000020        str              W0, [X1]    ; 
   54 00000104         
  133 00000104         ;;   MYWRITE   0xE6790050,0x0e030a02;memconf20(ch2/rank0
                       ), 4Gbit
  134 00000104         ;;   MYWRITE   0xE6790054,0x0e030a02;memconf21(ch2/rank1
                       ), 4Gbit
  135 00000104         ;;   MYWRITE   0xE6790060,0x0e030a02;memconf30(ch3/rank0
                       ), 4Gbit
  136 00000104         ;;   MYWRITE   0xE6790064,0x0e030a02;memconf31(ch3/rank1
                       ), 4Gbit
  137 00000104                 MYWRITE          0xE6790104,0x00000000 
                                                            ;dbsyscnt1       



ARM Macro Assembler    Page 5 


   51 00000104 18005860        ldr              W0, =0x00000000
   52 00000108 58005881        ldr              X1, =0xE6790104
   53 0000010C B9000020        str              W0, [X1]    ; 
   54 00000110         
  138 00000110                 MYWRITE          0xE6790010,0x00000001 
                                                            ;DBPHYCONF0 01:DFI
   51 00000110 18005880        ldr              W0, =0x00000001
   52 00000114 580058A1        ldr              X1, =0xE6790010
   53 00000118 B9000020        str              W0, [X1]    ; 
   54 0000011C         
  139 0000011C         ;;        .pool
  140 0000011C                 MYWRITE          0xE6790300,0x00000028 
                                                            ;dbtr0 cl=40
   51 0000011C 180058A0        ldr              W0, =0x00000028
   52 00000120 580058C1        ldr              X1, =0xE6790300
   53 00000124 B9000020        str              W0, [X1]    ; 
   54 00000128         
  141 00000128                 MYWRITE          0xE6790304,0x00000012 
                                                            ;dbtr1 cwl=14
   51 00000128 180058C0        ldr              W0, =0x00000012
   52 0000012C 580058E1        ldr              X1, =0xE6790304
   53 00000130 B9000020        str              W0, [X1]    ; 
   54 00000134         
  142 00000134         ;;   MYWRITE   0xE6790308,0x00000000;dbtr2 al=0
  143 00000134                 MYWRITE          0xE679030C,0x00000027 
                                                            ;dbtr3 trcd=39
   51 00000134 180058E0        ldr              W0, =0x00000027
   52 00000138 58005901        ldr              X1, =0xE679030C
   53 0000013C B9000020        str              W0, [X1]    ; 
   54 00000140         
  144 00000140                 MYWRITE          0xE6790310,0x002D0027 ;dbtr4 tr
                                                            pa=45 trp=39
   51 00000140 18005900        ldr              W0, =0x002D0027
   52 00000144 58005921        ldr              X1, =0xE6790310
   53 00000148 B9000020        str              W0, [X1]    ; 
   54 0000014C         
  145 0000014C                 MYWRITE          0xE6790314,0x00000087 
                                                            ;dbtr5 trc=135
   51 0000014C 18005920        ldr              W0, =0x00000087
   52 00000150 58005941        ldr              X1, =0xE6790314
   53 00000154 B9000020        str              W0, [X1]    ; 
   54 00000158         
  146 00000158                 MYWRITE          0xE6790318,0x0000005A 
                                                            ;dbtr6 tras=90
   51 00000158 18005940        ldr              W0, =0x0000005A
   52 0000015C 58005961        ldr              X1, =0xE6790318
   53 00000160 B9000020        str              W0, [X1]    ; 
   54 00000164         
  147 00000164                 MYWRITE          0xE679031C,0x00100010 ;dbtr7  t
                                                            rrd_s=16 trrd=16
   51 00000164 18005960        ldr              W0, =0x00100010
   52 00000168 58005981        ldr              X1, =0xE679031C
   53 0000016C B9000020        str              W0, [X1]    ; 
   54 00000170         
  148 00000170                 MYWRITE          0xE6790320,0x00000040 
                                                            ;dbtr8  tfaw=64
   51 00000170 18005980        ldr              W0, =0x00000040
   52 00000174 580059A1        ldr              X1, =0xE6790320
   53 00000178 B9000020        str              W0, [X1]    ; 



ARM Macro Assembler    Page 6 


   54 0000017C         
  149 0000017C                 MYWRITE          0xE6790324,0x00000010 
                                                            ;dbtr9 trdpr=16
   51 0000017C 18005020        ldr              W0, =0x00000010
   52 00000180 58005981        ldr              X1, =0xE6790324
   53 00000184 B9000020        str              W0, [X1]    ; 
   54 00000188         
  150 00000188                 MYWRITE          0xE6790328,0x00000029 
                                                            ;dbtr10 twr=41
   51 00000188 18005980        ldr              W0, =0x00000029
   52 0000018C 580059A1        ldr              X1, =0xE6790328
   53 00000190 B9000020        str              W0, [X1]    ; 
   54 00000194         
  151 00000194                 MYWRITE          0xE679032C,0x00000029 ;dbtr11  
                                                            trdwr>=41 ;; PHY ma
                                                            y have restriction 
                                                            of this value.
   51 00000194 18005920        ldr              W0, =0x00000029
   52 00000198 58005981        ldr              X1, =0xE679032C
   53 0000019C B9000020        str              W0, [X1]    ; 
   54 000001A0         
  152 000001A0                 MYWRITE          0xE6790330,0x00310031 ;dbtr12 t
                                                            wrrd_s>=49 twrrd>=4
                                                            9 ;; PHY may restri
                                                            ction of this value
                                                            .
   51 000001A0 18005980        ldr              W0, =0x00310031
   52 000001A4 580059A1        ldr              X1, =0xE6790330
   53 000001A8 B9000020        str              W0, [X1]    ; 
   54 000001AC         
  153 000001AC                 MYWRITE          0xE6790334,0x00000116 ;dbtr13 t
                                                            rfcpb=0(W/A) trfc=2
                                                            78(2Gbit/ch)
   51 000001AC 180059A0        ldr              W0, =0x00000116
   52 000001B0 580059C1        ldr              X1, =0xE6790334
   53 000001B4 B9000020        str              W0, [X1]    ; 
   54 000001B8         
  154 000001B8                 MYWRITE          0xE6790338,0x00130013 ;dbtr14 t
                                                            ckehdll=19 tckeh=19
                                                            
   51 000001B8 180059C0        ldr              W0, =0x00130013
   52 000001BC 580059E1        ldr              X1, =0xE6790338
   53 000001C0 B9000020        str              W0, [X1]    ; 
   54 000001C4         
  155 000001C4                 MYWRITE          0xE679033C,0x00200010 ;dbtr15 t
                                                            ckesr=32 tckel=16
   51 000001C4 180059E0        ldr              W0, =0x00200010
   52 000001C8 58005A01        ldr              X1, =0xE679033C
   53 000001CC B9000020        str              W0, [X1]    ; 
   54 000001D0         
  156 000001D0                 MYWRITE          0xE6790340,0x0d400a0e ;dbtr16 l
                                                            atency?  CWL=13 CL=
                                                            32 New dbsc ;; Plea
                                                            se refer PHY manual
                                                            . 0427
   51 000001D0 18005A00        ldr              W0, =0x0d400a0e
   52 000001D4 58005A21        ldr              X1, =0xE6790340
   53 000001D8 B9000020        str              W0, [X1]    ; 
   54 000001DC         



ARM Macro Assembler    Page 7 


  157 000001DC                 MYWRITE          0xE6790344,0x081E0000 ;dbtr17 t
                                                            modrd=8  tmod=30
   51 000001DC 18005A20        ldr              W0, =0x081E0000
   52 000001E0 58005A41        ldr              X1, =0xE6790344
   53 000001E4 B9000020        str              W0, [X1]    ; 
   54 000001E8         
  158 000001E8                 MYWRITE          0xE6790350,0x01290129 ;dbtr20 t
                                                            xsdll=txs=297 txs=t
                                                            rfcab+7.5ns+3nCK(W/
                                                            A)=297
   51 000001E8 18005A40        ldr              W0, =0x01290129
   52 000001EC 58005A61        ldr              X1, =0xE6790350
   53 000001F0 B9000020        str              W0, [X1]    ; 
   54 000001F4         
  159 000001F4                 MYWRITE          0xE6790354,0x00080008 ;dbtr21 t
                                                            ccd_s=8 tccd=8
   51 000001F4 18005A60        ldr              W0, =0x00080008
   52 000001F8 58005A81        ldr              X1, =0xE6790354
   53 000001FC B9000020        str              W0, [X1]    ; 
   54 00000200         
  160 00000200                 MYWRITE          0xE6790358,0x08550040 ;dbtr22 t
                                                            zqcal=2133 tzqlat=4
                                                            8
   51 00000200 18005A80        ldr              W0, =0x08550040
   52 00000204 58005AA1        ldr              X1, =0xE6790358
   53 00000208 B9000020        str              W0, [X1]    ; 
   54 0000020C         
  161 0000020C                 MYWRITE          0xE679035C,0x00000003 ;dbtr23
   51 0000020C 18005AA0        ldr              W0, =0x00000003
   52 00000210 58005AC1        ldr              X1, =0xE679035C
   53 00000214 B9000020        str              W0, [X1]    ; 
   54 00000218         
  162 00000218                 MYWRITE          0xE6790400,0x00000002 ;dbbl  db
                                                            bl=2(BL16)(LPDDR4)
   51 00000218 18005AC0        ldr              W0, =0x00000002
   52 0000021C 58005AE1        ldr              X1, =0xE6790400
   53 00000220 B9000020        str              W0, [X1]    ; 
   54 00000224         
  163 00000224                 MYWRITE          0xE6790404,0x00000002 ;dbbla db
                                                            bla=2(BL16)(LPDDR4)
                                                            
   51 00000224 18005A60        ldr              W0, =0x00000002
   52 00000228 58005AC1        ldr              X1, =0xE6790404
   53 0000022C B9000020        str              W0, [X1]    ; 
   54 00000230         
  164 00000230         ;;   MYWRITE   0xE6790430,0x00000000;dbrnk0 No odt for D
                       Q exists in LPDDR4(N.Honda).
  165 00000230         ;;   MYWRITE   0xE6790434,0x00000000;dbrnk1 Don't need t
                       o set it cause we use all-rank refresh.
  166 00000230                 MYWRITE          0xE6790438,0x00004444 ;dbrnk2 r
                                                            krr = 4 (Are there 
                                                            any info ?)
   51 00000230 18005AC0        ldr              W0, =0x00004444
   52 00000234 58005AE1        ldr              X1, =0xE6790438
   53 00000238 B9000020        str              W0, [X1]    ; 
   54 0000023C         
  167 0000023C                 MYWRITE          0xE679043C,0x00004444 ;dbrnk3 r
                                                            krw = 4 (Are there 
                                                            any info ?)



ARM Macro Assembler    Page 8 


   51 0000023C 18005A60        ldr              W0, =0x00004444
   52 00000240 58005AC1        ldr              X1, =0xE679043C
   53 00000244 B9000020        str              W0, [X1]    ; 
   54 00000248         
  168 00000248                 MYWRITE          0xE6790440,0x00004444 ;dbrnk4 r
                                                            kwr = 4 (Are there 
                                                            any info ?)
   51 00000248 18005A00        ldr              W0, =0x00004444
   52 0000024C 58005AA1        ldr              X1, =0xE6790440
   53 00000250 B9000020        str              W0, [X1]    ; 
   54 00000254         
  169 00000254                 MYWRITE          0xE6790444,0x00004444 ;dbrnk5 r
                                                            kww = 4 (Are there 
                                                            any info ?)
   51 00000254 180059A0        ldr              W0, =0x00004444
   52 00000258 58005A81        ldr              X1, =0xE6790444
   53 0000025C B9000020        str              W0, [X1]    ; 
   54 00000260         
  170 00000260         ;;   MYWRITE   0xE6790448,0x00000000;dbrnk6 use all-rank
                       /all-bank refresh
  171 00000260         ;;   MYWRITE   0xE6790500,0x00000000;dbadj0 currently, n
                       o optional setting exists.
  172 00000260         ;;   MYWRITE   0xE6790508,0x00000000;dbadj2 currently, n
                       o optional setting exists.
  173 00000260         ;;   MYWRITE   0xE6790900,0x00000000;dbcam0cnf0 inoen=0,
                        actually it is not used.
  174 00000260                 MYWRITE          0xE6790904,0x00104214 ;dbcam0cn
                                                            f1 wbkwait=8, wbkmd
                                                            hi=32, wbkmdlo=16
   51 00000260 18005A80        ldr              W0, =0x00104214
   52 00000264 58005AA1        ldr              X1, =0xE6790904
   53 00000268 B9000020        str              W0, [X1]    ; 
   54 0000026C         
  175 0000026C                 MYWRITE          0xE6790908,0x000001c4 ;dbcam0cn
                                                            f2 scexp=8192
   51 0000026C 18005AA0        ldr              W0, =0x000001c4
   52 00000270 58005AC1        ldr              X1, =0xE6790908
   53 00000274 B9000020        str              W0, [X1]    ; 
   54 00000278         
  176 00000278                 MYWRITE          0xE679090C,0x00000003 
                                                            ;dbcam0cnf3       
   51 00000278 18005740        ldr              W0, =0x00000003
   52 0000027C 58005AA1        ldr              X1, =0xE679090C
   53 00000280 B9000020        str              W0, [X1]    ; 
   54 00000284         
  177 00000284         
  178 00000284                 MYWRITE          0xE6791000,0x000f0037 
                                                            ;dbschcnt0
   51 00000284 18005AA0        ldr              W0, =0x000f0037
   52 00000288 58005AC1        ldr              X1, =0xE6791000
   53 0000028C B9000020        str              W0, [X1]    ; 
   54 00000290         
  179 00000290                 MYWRITE          0xE6791004,0x00001010 
                                                            ;dbschcnt1
   51 00000290 18005AC0        ldr              W0, =0x00001010
   52 00000294 58005AE1        ldr              X1, =0xE6791004
   53 00000298 B9000020        str              W0, [X1]    ; 
   54 0000029C         
  180 0000029C                 MYWRITE          0xE6791010,0x00000001 ;dbschsz0



ARM Macro Assembler    Page 9 


                                                            
   51 0000029C 18004C20        ldr              W0, =0x00000001
   52 000002A0 58005AC1        ldr              X1, =0xE6791010
   53 000002A4 B9000020        str              W0, [X1]    ; 
   54 000002A8         
  181 000002A8                 MYWRITE          0xE6791020,0xf7311111 ;dbschrw0
                                                            
   51 000002A8 18005AC0        ldr              W0, =0xf7311111
   52 000002AC 58005AE1        ldr              X1, =0xE6791020
   53 000002B0 B9000020        str              W0, [X1]    ; 
   54 000002B4         
  182 000002B4                 MYWRITE          0xE6791024,0x00001834 ;dbschrw1
                                                            
   51 000002B4 18005AE0        ldr              W0, =0x00001834
   52 000002B8 58005B01        ldr              X1, =0xE6791024
   53 000002BC B9000020        str              W0, [X1]    ; 
   54 000002C0         
  183 000002C0                 MYWRITE          0xE6791030,0xffffffff ;dbschqos
                                                            00 QoS = 00_00 does
                                                            n't come from AXI
   51 000002C0 18005B00        ldr              W0, =0xffffffff
   52 000002C4 58005B21        ldr              X1, =0xE6791030
   53 000002C8 B9000020        str              W0, [X1]    ; 
   54 000002CC         
  184 000002CC                 MYWRITE          0xE6791034,0x00000480 
                                                            ;dbschqos01
   51 000002CC 18005B20        ldr              W0, =0x00000480
   52 000002D0 58005B41        ldr              X1, =0xE6791034
   53 000002D4 B9000020        str              W0, [X1]    ; 
   54 000002D8         
  185 000002D8                 MYWRITE          0xE6791038,0x00000300 
                                                            ;dbschqos02
   51 000002D8 18005B40        ldr              W0, =0x00000300
   52 000002DC 58005B61        ldr              X1, =0xE6791038
   53 000002E0 B9000020        str              W0, [X1]    ; 
   54 000002E4         
  186 000002E4                 MYWRITE          0xE679103C,0x00000180 
                                                            ;dbschqos03
   51 000002E4 18005B60        ldr              W0, =0x00000180
   52 000002E8 58005B81        ldr              X1, =0xE679103C
   53 000002EC B9000020        str              W0, [X1]    ; 
   54 000002F0         
  187 000002F0         ;;   MYWRITE   0xE6791030,0x00000600;dbschqos00 QoS = 00
                       _00 doesn't come from AXI
  188 000002F0         ;;   MYWRITE   0xE6791034,0x00000480;dbschqos01
  189 000002F0         ;;   MYWRITE   0xE6791038,0x00000300;dbschqos02
  190 000002F0         ;;   MYWRITE   0xE679103C,0x00000180;dbschqos03
  191 000002F0         ;;   MYWRITE   0xE6791040,0x00000600;dbschqos10 QoS = 00
                       _01 doesn't come from AXI
  192 000002F0         ;;   MYWRITE   0xE6791044,0x00000480;dbschqos11
  193 000002F0         ;;   MYWRITE   0xE6791048,0x00000300;dbschqos12
  194 000002F0         ;;   MYWRITE   0xE679104C,0x00000180;dbschqos13
  195 000002F0         ;;   MYWRITE   0xE6791050,0x00000600;dbschqos20 QoS = 00
                       _10 doesn't come from AXI
  196 000002F0         ;;   MYWRITE   0xE6791054,0x00000480;dbschqos21
  197 000002F0         ;;   MYWRITE   0xE6791058,0x00000300;dbschqos22
  198 000002F0         ;;   MYWRITE   0xE679105C,0x00000180;dbschqos23
  199 000002F0         ;;   MYWRITE   0xE6791060,0x00000600;dbschqos30 QoS = 00
                       _11 doesn't come from AXI



ARM Macro Assembler    Page 10 


  200 000002F0         ;;   MYWRITE   0xE6791064,0x00000480;dbschqos31
  201 000002F0         ;;   MYWRITE   0xE6791068,0x00000300;dbschqos32
  202 000002F0         ;;   MYWRITE   0xE679106C,0x00000180;dbschqos33
  203 000002F0                 MYWRITE          0xE6791070,0x00000600 
                                                            ;dbschqos40
   51 000002F0 18005B80        ldr              W0, =0x00000600
   52 000002F4 58005BA1        ldr              X1, =0xE6791070
   53 000002F8 B9000020        str              W0, [X1]    ; 
   54 000002FC         
  204 000002FC                 MYWRITE          0xE6791074,0x00000480 
                                                            ;dbschqos41
   51 000002FC 180059A0        ldr              W0, =0x00000480
   52 00000300 58005B81        ldr              X1, =0xE6791074
   53 00000304 B9000020        str              W0, [X1]    ; 
   54 00000308         
  205 00000308                 MYWRITE          0xE6791078,0x00000300 
                                                            ;dbschqos42
   51 00000308 180059C0        ldr              W0, =0x00000300
   52 0000030C 58005B61        ldr              X1, =0xE6791078
   53 00000310 B9000020        str              W0, [X1]    ; 
   54 00000314         
  206 00000314                 MYWRITE          0xE679107C,0x00000180 
                                                            ;dbschqos43
   51 00000314 180059E0        ldr              W0, =0x00000180
   52 00000318 58005B41        ldr              X1, =0xE679107C
   53 0000031C B9000020        str              W0, [X1]    ; 
   54 00000320         
  207 00000320         ;;   MYWRITE   0xE6791080,0x00000400;dbschqos50 QoS = 01
                       _01 doesn't come from AXI
  208 00000320         ;;   MYWRITE   0xE6791084,0x00000300;dbschqos51
  209 00000320         ;;   MYWRITE   0xE6791088,0x00000200;dbschqos52
  210 00000320         ;;   MYWRITE   0xE679108C,0x00000100;dbschqos53
  211 00000320         ;;   MYWRITE   0xE6791090,0x00000400;dbschqos60 QoS = 01
                       _10 doesn't come from AXI
  212 00000320         ;;   MYWRITE   0xE6791094,0x00000300;dbschqos61
  213 00000320         ;;   MYWRITE   0xE6791098,0x00000200;dbschqos62
  214 00000320         ;;   MYWRITE   0xE679109C,0x00000100;dbschqos63
  215 00000320         ;;   MYWRITE   0xE67910A0,0x00000400;dbschqos70 QoS = 01
                       _11 doesn't come from AXI
  216 00000320         ;;   MYWRITE   0xE67910A4,0x00000300;dbschqos71
  217 00000320         ;;   MYWRITE   0xE67910A8,0x00000200;dbschqos72
  218 00000320         ;;   MYWRITE   0xE67910AC,0x00000100;dbschqos73
  219 00000320         ;;   MYWRITE   0xE67910B0,0x00000400;dbschqos80 QoS = 10
                       _00 doesn't come from AXI
  220 00000320         ;;   MYWRITE   0xE67910B4,0x00000300;dbschqos81
  221 00000320         ;;   MYWRITE   0xE67910B8,0x00000200;dbschqos82
  222 00000320         ;;   MYWRITE   0xE67910BC,0x00000100;dbschqos83
  223 00000320                 MYWRITE          0xE67910C0,0x00000400 
                                                            ;dbschqos90
   51 00000320 18005B40        ldr              W0, =0x00000400
   52 00000324 58005B61        ldr              X1, =0xE67910C0
   53 00000328 B9000020        str              W0, [X1]    ; 
   54 0000032C         
  224 0000032C                 MYWRITE          0xE67910C4,0x00000300 
                                                            ;dbschqos91
   51 0000032C 180058A0        ldr              W0, =0x00000300
   52 00000330 58005B41        ldr              X1, =0xE67910C4
   53 00000334 B9000020        str              W0, [X1]    ; 
   54 00000338         



ARM Macro Assembler    Page 11 


  225 00000338                 MYWRITE          0xE67910C8,0x00000200 
                                                            ;dbschqos92
   51 00000338 18005B40        ldr              W0, =0x00000200
   52 0000033C 58005B61        ldr              X1, =0xE67910C8
   53 00000340 B9000020        str              W0, [X1]    ; 
   54 00000344         
  226 00000344                 MYWRITE          0xE67910CC,0x00000100 
                                                            ;dbschqos93
   51 00000344 18005B60        ldr              W0, =0x00000100
   52 00000348 58005B81        ldr              X1, =0xE67910CC
   53 0000034C B9000020        str              W0, [X1]    ; 
   54 00000350         
  227 00000350         ;;   MYWRITE   0xE67910D0,0x00000300;dbschqos100 QoS = 1
                       0_10 doesn't come from AXI
  228 00000350         ;;   MYWRITE   0xE67910D4,0x00000240;dbschqos101
  229 00000350         ;;   MYWRITE   0xE67910D8,0x00000180;dbschqos102
  230 00000350         ;;   MYWRITE   0xE67910DC,0x000000c0;dbschqos103
  231 00000350         ;;   MYWRITE   0xE67910E0,0x00000300;dbschqos110 QoS = 1
                       0_11 doesn't come from AXI
  232 00000350         ;;   MYWRITE   0xE67910E4,0x00000240;dbschqos111
  233 00000350         ;;   MYWRITE   0xE67910E8,0x00000180;dbschqos112
  234 00000350         ;;   MYWRITE   0xE67910EC,0x000000c0;dbschqos113
  235 00000350         ;;   MYWRITE   0xE67910F0,0x00000300;dbschqos120 QoS = 1
                       1_00 doesn't come from AXI
  236 00000350         ;;   MYWRITE   0xE67910F4,0x00000240;dbschqos121
  237 00000350         ;;   MYWRITE   0xE67910F8,0x00000180;dbschqos122
  238 00000350         ;;   MYWRITE   0xE67910FC,0x000000c0;dbschqos123
  239 00000350                 MYWRITE          0xE6791100,0x00000300 
                                                            ;dbschqos130
   51 00000350 18005780        ldr              W0, =0x00000300
   52 00000354 58005B61        ldr              X1, =0xE6791100
   53 00000358 B9000020        str              W0, [X1]    ; 
   54 0000035C         
  240 0000035C                 MYWRITE          0xE6791104,0x00000240 
                                                            ;dbschqos131
   51 0000035C 18005B60        ldr              W0, =0x00000240
   52 00000360 58005B81        ldr              X1, =0xE6791104
   53 00000364 B9000020        str              W0, [X1]    ; 
   54 00000368         
  241 00000368                 MYWRITE          0xE6791108,0x00000180 
                                                            ;dbschqos132
   51 00000368 18005740        ldr              W0, =0x00000180
   52 0000036C 58005B61        ldr              X1, =0xE6791108
   53 00000370 B9000020        str              W0, [X1]    ; 
   54 00000374         
  242 00000374                 MYWRITE          0xE679110C,0x000000c0 
                                                            ;dbschqos133
   51 00000374 18005B60        ldr              W0, =0x000000c0
   52 00000378 58005B81        ldr              X1, =0xE679110C
   53 0000037C B9000020        str              W0, [X1]    ; 
   54 00000380         
  243 00000380                 MYWRITE          0xE6791110,0x00000200 
                                                            ;dbschqos140
   51 00000380 18005900        ldr              W0, =0x00000200
   52 00000384 58005B61        ldr              X1, =0xE6791110
   53 00000388 B9000020        str              W0, [X1]    ; 
   54 0000038C         
  244 0000038C                 MYWRITE          0xE6791114,0x00000180 
                                                            ;dbschqos141



ARM Macro Assembler    Page 12 


   51 0000038C 18005620        ldr              W0, =0x00000180
   52 00000390 58005B41        ldr              X1, =0xE6791114
   53 00000394 B9000020        str              W0, [X1]    ; 
   54 00000398         
  245 00000398                 MYWRITE          0xE6791118,0x00000100 
                                                            ;dbschqos142
   51 00000398 180058C0        ldr              W0, =0x00000100
   52 0000039C 58005B21        ldr              X1, =0xE6791118
   53 000003A0 B9000020        str              W0, [X1]    ; 
   54 000003A4         
  246 000003A4                 MYWRITE          0xE679111C,0x00000080 
                                                            ;dbschqos143
   51 000003A4 18005B20        ldr              W0, =0x00000080
   52 000003A8 58005B41        ldr              X1, =0xE679111C
   53 000003AC B9000020        str              W0, [X1]    ; 
   54 000003B0         
  247 000003B0                 MYWRITE          0xE6791120,0x00000100 
                                                            ;dbschqos150
   51 000003B0 18005800        ldr              W0, =0x00000100
   52 000003B4 58005B21        ldr              X1, =0xE6791120
   53 000003B8 B9000020        str              W0, [X1]    ; 
   54 000003BC         
  248 000003BC                 MYWRITE          0xE6791124,0x000000c0 
                                                            ;dbschqos151
   51 000003BC 18005920        ldr              W0, =0x000000c0
   52 000003C0 58005B01        ldr              X1, =0xE6791124
   53 000003C4 B9000020        str              W0, [X1]    ; 
   54 000003C8         
  249 000003C8                 MYWRITE          0xE6791128,0x00000080 
                                                            ;dbschqos152
   51 000003C8 18005A00        ldr              W0, =0x00000080
   52 000003CC 58005AE1        ldr              X1, =0xE6791128
   53 000003D0 B9000020        str              W0, [X1]    ; 
   54 000003D4         
  250 000003D4                 MYWRITE          0xE679112C,0x00000040 
                                                            ;dbschqos153
   51 000003D4 18004660        ldr              W0, =0x00000040
   52 000003D8 58005AC1        ldr              X1, =0xE679112C
   53 000003DC B9000020        str              W0, [X1]    ; 
   54 000003E0         
  251 000003E0         
  252 000003E0                 MYWRITE          0xE6791700,0x220E110A ;dbschfct
                                                            st0 scactact=34, sc
                                                            rdact=14, scwract=1
                                                            7, scpreact=10
   51 000003E0 18005AC0        ldr              W0, =0x220E110A
   52 000003E4 58005AE1        ldr              X1, =0xE6791700
   53 000003E8 B9000020        str              W0, [X1]    ; 
   54 000003EC         
  253 000003EC                 MYWRITE          0xE6791708,0x0B0D0A0C ;dbschfct
                                                            st1 scrdwr=11, scwr
                                                            rd=13, scactrdwr=10
                                                            , scasyncofs=12
   51 000003EC 18005AE0        ldr              W0, =0x0B0D0A0C
   52 000003F0 58005B01        ldr              X1, =0xE6791708
   53 000003F4 B9000020        str              W0, [X1]    ; 
   54 000003F8         
  254 000003F8                 MYWRITE          0xE679170C,0x111f1fff ;dbschfct
                                                            st2 wrperi3=1, wrpe



ARM Macro Assembler    Page 13 


                                                            ri2=1, wrperi1=1, w
                                                            rperi0=15, rdperi3=
                                                            1, rdperi2=15, rdpe
                                                            ri1=15, rdperi0=15
   51 000003F8 18005B00        ldr              W0, =0x111f1fff
   52 000003FC 58005B21        ldr              X1, =0xE679170C
   53 00000400 B9000020        str              W0, [X1]    ; 
   54 00000404         
  255 00000404         
  256 00000404                 MYWRITE          0xE6790000,0x00000001 ;dbsyscon
                                                            f0 rg_pch=2, rg_mch
                                                            =2.
   51 00000404 180040E0        ldr              W0, =0x00000001
   52 00000408 58005B01        ldr              X1, =0xE6790000
   53 0000040C B9000020        str              W0, [X1]    ; 
   54 00000410         
  257 00000410                 MYWRITE          0xE6790004,0x00000002 ;dbsyscon
                                                            f1 freqratio=2.
   51 00000410 18004B00        ldr              W0, =0x00000002
   52 00000414 58005AE1        ldr              X1, =0xE6790004
   53 00000418 B9000020        str              W0, [X1]    ; 
   54 0000041C         
  258 0000041C                 MYWRITE          0xE6790008,0x00000002 ;dbsyscon
                                                            f1a freqratioa=2.
   51 0000041C 18004AA0        ldr              W0, =0x00000002
   52 00000420 58005AC1        ldr              X1, =0xE6790008
   53 00000424 B9000020        str              W0, [X1]    ; 
   54 00000428         
  259 00000428                 MYWRITE          0xE679000c,0x00000001 ;dbsyscon
                                                            f2 schmd=1 (2ch mod
                                                            e).
   51 00000428 18003FC0        ldr              W0, =0x00000001
   52 0000042C 58005AA1        ldr              X1, =0xE679000c
   53 00000430 B9000020        str              W0, [X1]    ; 
   54 00000434         
  260 00000434                 MYWRITE          0xE6790014,0x00000041 ;dbsyscon
                                                            f2a chpos=8(256Byte
                                                             channel interleave
                                                            ), schmda=1 (2ch mo
                                                            de).
   51 00000434 18005AA0        ldr              W0, =0x00000041
   52 00000438 58005AC1        ldr              X1, =0xE6790014
   53 0000043C B9000020        str              W0, [X1]    ; 
   54 00000440         
  261 00000440         
  262 00000440         ;;        .pool
  263 00000440         ;;   MYWRITE   0xE6790604,0x00000010;dbdficnt0
  264 00000440         ;;   MYWRITE   0xE6790644,0x00000010;dbdficnt1
  265 00000440         ;;   MYWRITE   0xE6790684,0x00000010;dbdficnt2
  266 00000440         ;;   MYWRITE   0xE67906C4,0x00000010;dbdficnt3
  267 00000440         ;; wait init_complete
  268 00000440         ;;   MYWRITE   0xE6790904,0x00044020;
  269 00000440         ;;   MYWRITE   0xE6790908,0x00000008;
  270 00000440         
  271 00000440         ;; FOR 1212B
  272 00000440         ;;   MYWRITE   0xE6790904,0x0004140c;
  273 00000440         ;;   MYWRITE   0xE6790908,0x00000008;
  274 00000440         ;;   MYWRITE   0xE6791010,0x00000003;
  275 00000440         ;;   MYWRITE   0xE6791024,0x001a0080;



ARM Macro Assembler    Page 14 


  276 00000440         
  277 00000440         ;; FOR 1213A
  278 00000440         ;   MYWRITE   0xE6790904,0x00040C04;
  279 00000440         ;   MYWRITE   0xE6790908,0x00000108;
  280 00000440         ;   MYWRITE   0xE6791010,0x00000003;
  281 00000440         ;   MYWRITE   0xE6791024,0x001a0080;
  282 00000440         
  283 00000440         ;; Add 2015/07/29 M.Sano
  284 00000440         ;; Remove comment by mochi for H3 ;; Comment Out 2015/07
                       /29 M.Sano
  285 00000440                 MYWRITE          0xE6790604,0x00000011 ;dbdficnt
                                                            0 freq_ratio = 01 (
                                                            2:1)init_start =1 
   51 00000440 18005AC0        ldr              W0, =0x00000011
   52 00000444 58005AE1        ldr              X1, =0xE6790604
   53 00000448 B9000020        str              W0, [X1]    ; 
   54 0000044C         
  286 0000044C                 MYWRITE          0xE6790644,0x00000011 ;dbdficnt
                                                            1 freq_ratio = 01 (
                                                            2:1)init_start =1 
   51 0000044C 18005A60        ldr              W0, =0x00000011
   52 00000450 58005AC1        ldr              X1, =0xE6790644
   53 00000454 B9000020        str              W0, [X1]    ; 
   54 00000458         
  287 00000458                 MYWRITE          0xE6790684,0x00000011 ;dbdficnt
                                                            2 freq_ratio = 01 (
                                                            2:1)init_start =1 
   51 00000458 18005A00        ldr              W0, =0x00000011
   52 0000045C 58005AA1        ldr              X1, =0xE6790684
   53 00000460 B9000020        str              W0, [X1]    ; 
   54 00000464         
  288 00000464                 MYWRITE          0xE67906C4,0x00000011 ;dbdficnt
                                                            3 freq_ratio = 01 (
                                                            2:1)init_start =1 
   51 00000464 180059A0        ldr              W0, =0x00000011
   52 00000468 58005A81        ldr              X1, =0xE67906C4
   53 0000046C B9000020        str              W0, [X1]    ; 
   54 00000470         
  289 00000470         
  290 00000470                 MYWRITE          0xE679061C,0x0000CF01 
                                                            ;dll_rst_n0 -> 1
   51 00000470 18005A80        ldr              W0, =0x0000CF01
   52 00000474 58005AA1        ldr              X1, =0xE679061C
   53 00000478 B9000020        str              W0, [X1]    ; 
   54 0000047C         
  291 0000047C                 MYWRITE          0xE679065C,0x0000CF01 
                                                            ;dll_rst_n0 -> 1
   51 0000047C 18005A20        ldr              W0, =0x0000CF01
   52 00000480 58005A81        ldr              X1, =0xE679065C
   53 00000484 B9000020        str              W0, [X1]    ; 
   54 00000488         
  292 00000488                 MYWRITE          0xE679069C,0x0000CF01 
                                                            ;dll_rst_n0 -> 1
   51 00000488 180059C0        ldr              W0, =0x0000CF01
   52 0000048C 58005A61        ldr              X1, =0xE679069C
   53 00000490 B9000020        str              W0, [X1]    ; 
   54 00000494         
  293 00000494                 MYWRITE          0xE67906DC,0x0000CF01 
                                                            ;dll_rst_n0 -> 1



ARM Macro Assembler    Page 15 


   51 00000494 18005960        ldr              W0, =0x0000CF01
   52 00000498 58005A41        ldr              X1, =0xE67906DC
   53 0000049C B9000020        str              W0, [X1]    ; 
   54 000004A0         
  294 000004A0         
  295 000004A0         
  296 000004A0 18003C06        ldr              W6, =0x00000001
  297 000004A4         
  298 000004A4         wait_init_complete
  299 000004A4 58005A20        ldr              X0, =0xE6790600
  300 000004A8 B9400007        ldr              W7, [X0,#0x0]
  301 000004AC 0A0700C7        and              W7, W6, W7
  302 000004B0 6B0700DF        cmp              W6, W7
  303 000004B4 54FFFF81        bne              wait_init_complete
  304 000004B8         
  305 000004B8 580059C0        ldr              X0, =0xE6790640
  306 000004BC B9400007        ldr              W7, [X0,#0x0]
  307 000004C0 0A0700C7        and              W7, W6, W7
  308 000004C4 6B0700DF        cmp              W6, W7
  309 000004C8 54FFFEE1        bne              wait_init_complete
  310 000004CC         
  311 000004CC         ;; Remove comment by mochi for H3 ;; Comment Out 2015/07
                       /29 M.Sano
  312 000004CC 58005960        ldr              X0, =0xE6790680
  313 000004D0 B9400007        ldr              W7, [X0,#0x0]
  314 000004D4 0A0700C7        and              W7, W6, W7
  315 000004D8 6B0700DF        cmp              W6, W7
  316 000004DC 54FFFE41        bne              wait_init_complete
  317 000004E0         
  318 000004E0 58005900        ldr              X0, =0xE67906C0
  319 000004E4 B9400007        ldr              W7, [X0,#0x0]
  320 000004E8 0A0700C7        and              W7, W6, W7
  321 000004EC 6B0700DF        cmp              W6, W7
  322 000004F0 54FFFDA1        bne              wait_init_complete
  323 000004F4         
  324 000004F4 580053A0        ldr              X0, =0xE6790000
  325 000004F8         
  326 000004F8         ;;MRR,MRW
  327 000004F8                 MYWRITE          0xE6790208,0x08840000 
                                                            ; PDE ch0 rk0
   51 000004F8 18005880        ldr              W0, =0x08840000
   52 000004FC 580058A1        ldr              X1, =0xE6790208
   53 00000500 B9000020        str              W0, [X1]    ; 
   54 00000504         
  328 00000504                 MYWRITE          0xE6790208,0x08840001 
                                                            ; PDX ch0 rk0
   51 00000504 180058A0        ldr              W0, =0x08840001
   52 00000508 58005841        ldr              X1, =0xE6790208
   53 0000050C B9000020        str              W0, [X1]    ; 
   54 00000510         
  329 00000510                 MYWRITE          0xE6790208,0x01840001 
                                                            ; RSX ch0 rk0
   51 00000510 18005860        ldr              W0, =0x01840001
   52 00000514 580057E1        ldr              X1, =0xE6790208
   53 00000518 B9000020        str              W0, [X1]    ; 
   54 0000051C         
  330 0000051C                 MYWRITE          0xE6790208,0x0e840aff ; MRW ch0
                                                             rk0 0a:ff ZQCinit
   51 0000051C 18005820        ldr              W0, =0x0e840aff



ARM Macro Assembler    Page 16 


   52 00000520 58005781        ldr              X1, =0xE6790208
   53 00000524 B9000020        str              W0, [X1]    ; 
   54 00000528         
  331 00000528         ;; test 0427    MYWRITE   0xE6790208,0x0e8401d4; MRW ch0
                        rk0 01:43 DeviceFeature1(010, 011(nWR=30,BL8))
  332 00000528                 MYWRITE          0xE6790208,0x0e840154 ; MRW ch0
                                                             rk0 01:43 DeviceFe
                                                            ature1(010, 011(nWR
                                                            =30,BL8))
   51 00000528 180057E0        ldr              W0, =0x0e840154
   52 0000052C 58005721        ldr              X1, =0xE6790208
   53 00000530 B9000020        str              W0, [X1]    ; 
   54 00000534         
  333 00000534                 MYWRITE          0xE6790208,0x0e84022e ; MRW ch0
                                                             rk0 02:24 DeviceFe
                                                            ature2(0,0,1,1010(W
                                                            LSetA,RL32,WL14))
   51 00000534 180057A0        ldr              W0, =0x0e84022e
   52 00000538 580056C1        ldr              X1, =0xE6790208
   53 0000053C B9000020        str              W0, [X1]    ; 
   54 00000540         
  334 00000540         
  335 00000540                 MYWRITE          0xE6790208,0x0d84004F ;     MPC
                                                             chA rkA 4F (ZQCAL 
                                                            start)
   51 00000540 18005760        ldr              W0, =0x0d84004F
   52 00000544 58005661        ldr              X1, =0xE6790208
   53 00000548 B9000020        str              W0, [X1]    ; 
   54 0000054C         
  336 0000054C                 MYWRITE          0xE6790208,0x0d840051 ;     MPC
                                                             chA rkA 51 (ZQCAL 
                                                            latch)
   51 0000054C 18005720        ldr              W0, =0x0d840051
   52 00000550 58005601        ldr              X1, =0xE6790208
   53 00000554 B9000020        str              W0, [X1]    ; 
   54 00000558         
  337 00000558         
  338 00000558         ;
  339 00000558                 MYWRITE          0xE6790804,0x70000100 
                                                            ;dbbus0cnf1
   51 00000558 180056E0        ldr              W0, =0x70000100
   52 0000055C 580056E1        ldr              X1, =0xE6790804
   53 00000560 B9000020        str              W0, [X1]    ; 
   54 00000564         
  340 00000564                 MYWRITE          0xE6790800,0x18010001 
                                                            ;dbbus0cnf
   51 00000564 180056E0        ldr              W0, =0x18010001
   52 00000568 58005701        ldr              X1, =0xE6790800
   53 0000056C B9000020        str              W0, [X1]    ; 
   54 00000570         
  341 00000570         ;;   MYWRITE   0xE6790410,0x000000000;dbrfcnf0 refthf=0 
                       This parameter is obsolete, no real effect.
  342 00000570                 MYWRITE          0xE6790414,0x00081860 ;dbrfcnf1
                                                             refpmax=8 refint=6
                                                            240
   51 00000570 18005700        ldr              W0, =0x00081860
   52 00000574 58005721        ldr              X1, =0xE6790414
   53 00000578 B9000020        str              W0, [X1]    ; 
   54 0000057C         



ARM Macro Assembler    Page 17 


  343 0000057C                 MYWRITE          0xE6790418,0x00010000 ;dbrfcnf2
                                                             refpmin=1 refints=
                                                            0
   51 0000057C 18005720        ldr              W0, =0x00010000
   52 00000580 58005741        ldr              X1, =0xE6790418
   53 00000584 B9000020        str              W0, [X1]    ; 
   54 00000588         
  344 00000588                 MYWRITE          0xE6790204,0x00000001 ;dbrfen
   51 00000588 180034C0        ldr              W0, =0x00000001
   52 0000058C 58005721        ldr              X1, =0xE6790204
   53 00000590 B9000020        str              W0, [X1]    ; 
   54 00000594         
  345 00000594         ;; PHY reg patch 
  346 00000594         ;   MYWRITE   0xE6790620,0x0000A55A; Unlock 
  347 00000594         ;      MYWRITE   0xE6790624,0x0000042A; 
  348 00000594         ;      MYWRITE   0xE6790628,0x01000005;   Original = 0x0
                       0000005; add write_path_lat_0 0 -> 1
  349 00000594         ;      MYWRITE   0xE6790624,0x00000408; 
  350 00000594         ;      MYWRITE   0xE6790628,0x31516100;   Original = 0x3
                       1514100; adjust PHY_DQ_OE TIMING start =1/2 tck , end 2t
                       ck -> end 3tck 
  351 00000594         ;      MYWRITE   0xE6790624,0x00000488; 
  352 00000594         ;      MYWRITE   0xE6790628,0x31516100;   Original = 0x3
                       1514100; adjust PHY_DQ_OE TIMING start =1/2 tck , end 2t
                       ck -> end 3tck 
  353 00000594         ;      MYWRITE   0xE6790624,0x00000508; 
  354 00000594         ;      MYWRITE   0xE6790628,0x31516100;   Original = 0x3
                       1514100; adjust PHY_DQ_OE TIMING start =1/2 tck , end 2t
                       ck -> end 3tck 
  355 00000594         ;      MYWRITE   0xE6790624,0x00000588; 
  356 00000594         ;      MYWRITE   0xE6790628,0x31516100;   Original = 0x3
                       1514100; adjust PHY_DQ_OE TIMING start =1/2 tck , end 2t
                       ck -> end 3tck 
  357 00000594         ;      MYWRITE   0xE6790624,0x0000040a; 
  358 00000594         ;      MYWRITE   0xE6790628,0x01315061; Original = 0x013
                       15041; adjust PHY_DQS_OE TIMING start =1/2 tck , end 2tc
                       k -> end 3tck 
  359 00000594         ;      MYWRITE   0xE6790624,0x0000048a; 
  360 00000594         ;      MYWRITE   0xE6790628,0x01315061; Original = 0x013
                       15041; adjust PHY_DQS_OE TIMING start =1/2 tck , end 2tc
                       k -> end 3tck 
  361 00000594         ;      MYWRITE   0xE6790624,0x0000050a; 
  362 00000594         ;      MYWRITE   0xE6790628,0x01315061; Original = 0x013
                       15041; adjust PHY_DQS_OE TIMING start =1/2 tck , end 2tc
                       k -> end 3tck 
  363 00000594         ;      MYWRITE   0xE6790624,0x0000058a; 
  364 00000594         ;      MYWRITE   0xE6790628,0x01315061; Original = 0x013
                       15041; adjust PHY_DQS_OE TIMING start =1/2 tck , end 2tc
                       k -> end 3tck 
  365 00000594         
  366 00000594                 MYWRITE          0xE6790620,0x0000A55A ; Unlock 
                                                            
   51 00000594 18005720        ldr              W0, =0x0000A55A
   52 00000598 58005741        ldr              X1, =0xE6790620
   53 0000059C B9000020        str              W0, [X1]    ; 
   54 000005A0         
  367 000005A0                 MYWRITE          0xE6790660,0x0000A55A ; Unlock 
                                                            
   51 000005A0 180056C0        ldr              W0, =0x0000A55A



ARM Macro Assembler    Page 18 


   52 000005A4 58005721        ldr              X1, =0xE6790660
   53 000005A8 B9000020        str              W0, [X1]    ; 
   54 000005AC         
  368 000005AC                 MYWRITE          0xE67906a0,0x0000A55A ; Unlock 
                                                            
   51 000005AC 18005660        ldr              W0, =0x0000A55A
   52 000005B0 58005701        ldr              X1, =0xE67906a0
   53 000005B4 B9000020        str              W0, [X1]    ; 
   54 000005B8         
  369 000005B8                 MYWRITE          0xE67906e0,0x0000A55A ; Unlock 
                                                            
   51 000005B8 18005600        ldr              W0, =0x0000A55A
   52 000005BC 580056E1        ldr              X1, =0xE67906e0
   53 000005C0 B9000020        str              W0, [X1]    ; 
   54 000005C4         
  370 000005C4         ;;   PHYWRITE  0x0000061f , 0x00000355;   Original = #H'
                       00030055; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  371 000005C4         ;;   PHYWRITE  0x00000620 , 0x00030003;   Original = #H'
                       03000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  372 000005C4         ;;   PHYWRITE  0x00000621 , 0x00030003;   Original = #H'
                       03000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  373 000005C4         ;;   PHYWRITE  0x00000622 , 0x00000003;   Original = #H'
                       00000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  374 000005C4         ;;   PHYWRITE  0x0000069d , 0x00000300;   Original = #H'
                       03000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  375 000005C4         ;;   PHYWRITE  0x0000069e , 0x00030003;   Original = #H'
                       03000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  376 000005C4         ;;   PHYWRITE  0x0000069f , 0x00000003;   Original = #H'
                       00000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  377 000005C4         
  378 000005C4                 MYWRITE          0xE6790200,0x00000001 ;dbacen
   51 000005C4 180032E0        ldr              W0, =0x00000001
   52 000005C8 580056C1        ldr              X1, =0xE6790200
   53 000005CC B9000020        str              W0, [X1]    ; 
   54 000005D0         
  379 000005D0         ;;        .pool
  380 000005D0         
  381 000005D0                 MYWRITE          0xE67F0024,0x00000001 ; ; V3U D
                                                            N2 (test mode)
   51 000005D0 18003280        ldr              W0, =0x00000001
   52 000005D4 580056A1        ldr              X1, =0xE67F0024
   53 000005D8 B9000020        str              W0, [X1]    ; 
   54 000005DC         
  382 000005DC         ;   MYWRITE   0xE67F0054,0x00010000;
  383 000005DC         ;   MYWRITE   0xE67F0018,0x00000001;
  384 000005DC                 MYWRITE          0xE67F0018,0x00000000 ; ; V3U D
                                                            N2 (test mode)
   51 000005DC 180031A0        ldr              W0, =0x00000000
   52 000005E0 58005681        ldr              X1, =0xE67F0018
   53 000005E4 B9000020        str              W0, [X1]    ; 
   54 000005E8         
  385 000005E8         



ARM Macro Assembler    Page 19 


  386 000005E8         
  387 000005E8         ;;======================================================
                       =================
  388 000005E8         ;; For DBS1
  389 000005E8         ;;======================================================
                       =================
  390 000005E8         ;; ADD H3ES2
  391 000005E8                 MYWRITE          0xE6798100,0x00001234 ;DBSYSCNT
                                                            0 REGROCK enable
   51 000005E8 18002D80        ldr              W0, =0x00001234
   52 000005EC 58005661        ldr              X1, =0xE6798100
   53 000005F0 B9000020        str              W0, [X1]    ; 
   54 000005F4         
  392 000005F4                 MYWRITE          0xE6798108,0x00001234 ;DBSYSCNT
                                                            0A REGROCKA enable
   51 000005F4 18002D20        ldr              W0, =0x00001234
   52 000005F8 58005641        ldr              X1, =0xE6798108
   53 000005FC B9000020        str              W0, [X1]    ; 
   54 00000600         
  393 00000600         ;;; WAIT
  394 00000600                 MYWRITE          0xE6798020,0x0000000a ;dbkind d
                                                            dcg=a(lpddr4)
   51 00000600 18002D80        ldr              W0, =0x0000000a
   52 00000604 58005621        ldr              X1, =0xE6798020
   53 00000608 B9000020        str              W0, [X1]    ; 
   54 0000060C         
  395 0000060C                 MYWRITE          0xE6798024,0x0000000a ;dbkinda 
                                                            ddcga=a(lpddr4)
   51 0000060C 18002D20        ldr              W0, =0x0000000a
   52 00000610 58005601        ldr              X1, =0xE6798024
   53 00000614 B9000020        str              W0, [X1]    ; 
   54 00000618         
  396 00000618         ;;   MYWRITE   0xE6798030,0x0e030a02;memconf00(ch0/rank0
                       ), 4Gbit
  397 00000618                 MYWRITE          0xE6798030,0x0e030a01 ;memconf0
                                                            0(ch0/rank0), 2Gbit
                                                            
   51 00000618 18002D80        ldr              W0, =0x0e030a01
   52 0000061C 580055E1        ldr              X1, =0xE6798030
   53 00000620 B9000020        str              W0, [X1]    ; 
   54 00000624         
  398 00000624                 MYWRITE          0xE6798070,0x0e030a01 ;memconf0
                                                            0a(ch0/rank0), 2Gbi
                                                            t (clk_axim)
   51 00000624 18002D20        ldr              W0, =0x0e030a01
   52 00000628 580055C1        ldr              X1, =0xE6798070
   53 0000062C B9000020        str              W0, [X1]    ; 
   54 00000630         
  399 00000630                 MYWRITE          0xE6798034,0x0e030a01 ;memconf0
                                                            1(ch0/rank1), 2Gbit
                                                            
   51 00000630 18002CC0        ldr              W0, =0x0e030a01
   52 00000634 580055A1        ldr              X1, =0xE6798034
   53 00000638 B9000020        str              W0, [X1]    ; 
   54 0000063C         
  400 0000063C                 MYWRITE          0xE6798074,0x0e030a01 ;memconf0
                                                            1a(ch0/rank1), 2Gbi
                                                            t (clk_axim)
   51 0000063C 18002C60        ldr              W0, =0x0e030a01



ARM Macro Assembler    Page 20 


   52 00000640 58005581        ldr              X1, =0xE6798074
   53 00000644 B9000020        str              W0, [X1]    ; 
   54 00000648         
  401 00000648                 MYWRITE          0xE6798040,0x0e030a01 ;memconf1
                                                            0(ch1/rank0), 2Gbit
                                                            
   51 00000648 18002C00        ldr              W0, =0x0e030a01
   52 0000064C 58005561        ldr              X1, =0xE6798040
   53 00000650 B9000020        str              W0, [X1]    ; 
   54 00000654         
  402 00000654                 MYWRITE          0xE6798080,0x0e030a01 ;memconf1
                                                            0a(ch1/rank0), 2Gbi
                                                            t (clk_axim)
   51 00000654 18002BA0        ldr              W0, =0x0e030a01
   52 00000658 58005541        ldr              X1, =0xE6798080
   53 0000065C B9000020        str              W0, [X1]    ; 
   54 00000660         
  403 00000660                 MYWRITE          0xE6798044,0x0e030a01 ;memconf1
                                                            1(ch1/rank1), 2Gbit
                                                            
   51 00000660 18002B40        ldr              W0, =0x0e030a01
   52 00000664 58005521        ldr              X1, =0xE6798044
   53 00000668 B9000020        str              W0, [X1]    ; 
   54 0000066C         
  404 0000066C                 MYWRITE          0xE6798084,0x0e030a01 ;memconf1
                                                            1a(ch1/rank1), 2Gbi
                                                            t (clk_axim)
   51 0000066C 18002AE0        ldr              W0, =0x0e030a01
   52 00000670 58005501        ldr              X1, =0xE6798084
   53 00000674 B9000020        str              W0, [X1]    ; 
   54 00000678         
  405 00000678         ;;   MYWRITE   0xE6798050,0x0e030a02;memconf20(ch2/rank0
                       ), 4Gbit
  406 00000678         ;;   MYWRITE   0xE6798054,0x0e030a02;memconf21(ch2/rank1
                       ), 4Gbit
  407 00000678         ;;   MYWRITE   0xE6798060,0x0e030a02;memconf30(ch3/rank0
                       ), 4Gbit
  408 00000678         ;;   MYWRITE   0xE6798064,0x0e030a02;memconf31(ch3/rank1
                       ), 4Gbit
  409 00000678                 MYWRITE          0xE6798104,0x00000000 
                                                            ;dbsyscnt1       
   51 00000678 18002CC0        ldr              W0, =0x00000000
   52 0000067C 580054E1        ldr              X1, =0xE6798104
   53 00000680 B9000020        str              W0, [X1]    ; 
   54 00000684         
  410 00000684                 MYWRITE          0xE6798010,0x00000001 
                                                            ;DBPHYCONF0 01:DFI
   51 00000684 18002CE0        ldr              W0, =0x00000001
   52 00000688 580054C1        ldr              X1, =0xE6798010
   53 0000068C B9000020        str              W0, [X1]    ; 
   54 00000690         
  411 00000690         ;;        .pool
  412 00000690                 MYWRITE          0xE6798300,0x00000028 
                                                            ;dbtr0 cl=40
   51 00000690 18002D00        ldr              W0, =0x00000028
   52 00000694 580054A1        ldr              X1, =0xE6798300
   53 00000698 B9000020        str              W0, [X1]    ; 
   54 0000069C         
  413 0000069C                 MYWRITE          0xE6798304,0x00000012 



ARM Macro Assembler    Page 21 


                                                            ;dbtr1 cwl=14
   51 0000069C 18002D20        ldr              W0, =0x00000012
   52 000006A0 58005481        ldr              X1, =0xE6798304
   53 000006A4 B9000020        str              W0, [X1]    ; 
   54 000006A8         
  414 000006A8         ;;   MYWRITE   0xE6798308,0x00000000;dbtr2 al=0
  415 000006A8                 MYWRITE          0xE679830C,0x00000027 
                                                            ;dbtr3 trcd=39
   51 000006A8 18002D40        ldr              W0, =0x00000027
   52 000006AC 58005461        ldr              X1, =0xE679830C
   53 000006B0 B9000020        str              W0, [X1]    ; 
   54 000006B4         
  416 000006B4                 MYWRITE          0xE6798310,0x002D0027 ;dbtr4 tr
                                                            pa=45 trp=39
   51 000006B4 18002D60        ldr              W0, =0x002D0027
   52 000006B8 58005441        ldr              X1, =0xE6798310
   53 000006BC B9000020        str              W0, [X1]    ; 
   54 000006C0         
  417 000006C0                 MYWRITE          0xE6798314,0x00000087 
                                                            ;dbtr5 trc=135
   51 000006C0 18002D80        ldr              W0, =0x00000087
   52 000006C4 58005421        ldr              X1, =0xE6798314
   53 000006C8 B9000020        str              W0, [X1]    ; 
   54 000006CC         
  418 000006CC                 MYWRITE          0xE6798318,0x0000005A 
                                                            ;dbtr6 tras=90
   51 000006CC 18002DA0        ldr              W0, =0x0000005A
   52 000006D0 58005401        ldr              X1, =0xE6798318
   53 000006D4 B9000020        str              W0, [X1]    ; 
   54 000006D8         
  419 000006D8                 MYWRITE          0xE679831C,0x00100010 ;dbtr7  t
                                                            rrd_s=16 trrd=16
   51 000006D8 18002DC0        ldr              W0, =0x00100010
   52 000006DC 580053E1        ldr              X1, =0xE679831C
   53 000006E0 B9000020        str              W0, [X1]    ; 
   54 000006E4         
  420 000006E4                 MYWRITE          0xE6798320,0x00000040 
                                                            ;dbtr8  tfaw=64
   51 000006E4 18002DE0        ldr              W0, =0x00000040
   52 000006E8 580053C1        ldr              X1, =0xE6798320
   53 000006EC B9000020        str              W0, [X1]    ; 
   54 000006F0         
  421 000006F0                 MYWRITE          0xE6798324,0x00000010 
                                                            ;dbtr9 trdpr=16
   51 000006F0 18002480        ldr              W0, =0x00000010
   52 000006F4 580053A1        ldr              X1, =0xE6798324
   53 000006F8 B9000020        str              W0, [X1]    ; 
   54 000006FC         
  422 000006FC                 MYWRITE          0xE6798328,0x00000029 
                                                            ;dbtr10 twr=41
   51 000006FC 18002DE0        ldr              W0, =0x00000029
   52 00000700 58005381        ldr              X1, =0xE6798328
   53 00000704 B9000020        str              W0, [X1]    ; 
   54 00000708         
  423 00000708                 MYWRITE          0xE679832C,0x00000029 ;dbtr11  
                                                            trdwr>=41 ;; PHY ma
                                                            y have restriction 
                                                            of this value.
   51 00000708 18002D80        ldr              W0, =0x00000029



ARM Macro Assembler    Page 22 


   52 0000070C 58005361        ldr              X1, =0xE679832C
   53 00000710 B9000020        str              W0, [X1]    ; 
   54 00000714         
  424 00000714                 MYWRITE          0xE6798330,0x00310031 ;dbtr12 t
                                                            wrrd_s>=49 twrrd>=4
                                                            9 ;; PHY may restri
                                                            ction of this value
                                                            .
   51 00000714 18002DE0        ldr              W0, =0x00310031
   52 00000718 58005341        ldr              X1, =0xE6798330
   53 0000071C B9000020        str              W0, [X1]    ; 
   54 00000720         
  425 00000720                 MYWRITE          0xE6798334,0x00000116 ;dbtr13 t
                                                            rfcpb=0(W/A) trfc=2
                                                            78(2Gbit/ch)
   51 00000720 18002E00        ldr              W0, =0x00000116
   52 00000724 58005321        ldr              X1, =0xE6798334
   53 00000728 B9000020        str              W0, [X1]    ; 
   54 0000072C         
  426 0000072C                 MYWRITE          0xE6798338,0x00130013 ;dbtr14 t
                                                            ckehdll=19 tckeh=19
                                                            
   51 0000072C 18002E20        ldr              W0, =0x00130013
   52 00000730 58005301        ldr              X1, =0xE6798338
   53 00000734 B9000020        str              W0, [X1]    ; 
   54 00000738         
  427 00000738                 MYWRITE          0xE679833C,0x00200010 ;dbtr15 t
                                                            ckesr=32 tckel=16
   51 00000738 18002E40        ldr              W0, =0x00200010
   52 0000073C 580052E1        ldr              X1, =0xE679833C
   53 00000740 B9000020        str              W0, [X1]    ; 
   54 00000744         
  428 00000744                 MYWRITE          0xE6798340,0x0d400a0e ;dbtr16 l
                                                            atency?  CWL=13 CL=
                                                            32 New dbsc ;; Plea
                                                            se refer PHY manual
                                                            . 0427
   51 00000744 18002E60        ldr              W0, =0x0d400a0e
   52 00000748 580052C1        ldr              X1, =0xE6798340
   53 0000074C B9000020        str              W0, [X1]    ; 
   54 00000750         
  429 00000750                 MYWRITE          0xE6798344,0x081E0000 ;dbtr17 t
                                                            modrd=8  tmod=30
   51 00000750 18002E80        ldr              W0, =0x081E0000
   52 00000754 580052A1        ldr              X1, =0xE6798344
   53 00000758 B9000020        str              W0, [X1]    ; 
   54 0000075C         
  430 0000075C                 MYWRITE          0xE6798350,0x01290129 ;dbtr20 t
                                                            xsdll=txs=297 txs=t
                                                            rfcab+7.5ns+3nCK(W/
                                                            A)=297
   51 0000075C 18002EA0        ldr              W0, =0x01290129
   52 00000760 58005281        ldr              X1, =0xE6798350
   53 00000764 B9000020        str              W0, [X1]    ; 
   54 00000768         
  431 00000768                 MYWRITE          0xE6798354,0x00080008 ;dbtr21 t
                                                            ccd_s=8 tccd=8
   51 00000768 18002EC0        ldr              W0, =0x00080008
   52 0000076C 58005261        ldr              X1, =0xE6798354



ARM Macro Assembler    Page 23 


   53 00000770 B9000020        str              W0, [X1]    ; 
   54 00000774         
  432 00000774                 MYWRITE          0xE6798358,0x08550040 ;dbtr22 t
                                                            zqcal=2133 tzqlat=4
                                                            8
   51 00000774 18002EE0        ldr              W0, =0x08550040
   52 00000778 58005241        ldr              X1, =0xE6798358
   53 0000077C B9000020        str              W0, [X1]    ; 
   54 00000780         
  433 00000780                 MYWRITE          0xE679835C,0x00000003 ;dbtr23
   51 00000780 18002F00        ldr              W0, =0x00000003
   52 00000784 58005221        ldr              X1, =0xE679835C
   53 00000788 B9000020        str              W0, [X1]    ; 
   54 0000078C         
  434 0000078C                 MYWRITE          0xE6798400,0x00000002 ;dbbl  db
                                                            bl=2(BL16)(LPDDR4)
   51 0000078C 18002F20        ldr              W0, =0x00000002
   52 00000790 58005201        ldr              X1, =0xE6798400
   53 00000794 B9000020        str              W0, [X1]    ; 
   54 00000798         
  435 00000798                 MYWRITE          0xE6798404,0x00000002 ;dbbla db
                                                            bla=2(BL16)(LPDDR4)
                                                            
   51 00000798 18002EC0        ldr              W0, =0x00000002
   52 0000079C 580051E1        ldr              X1, =0xE6798404
   53 000007A0 B9000020        str              W0, [X1]    ; 
   54 000007A4         
  436 000007A4         ;;   MYWRITE   0xE6798430,0x00000000;dbrnk0 No odt for D
                       Q exists in LPDDR4(N.Honda).
  437 000007A4         ;;   MYWRITE   0xE6798434,0x00000000;dbrnk1 Don't need t
                       o set it cause we use all-rank refresh.
  438 000007A4                 MYWRITE          0xE6798438,0x00004444 ;dbrnk2 r
                                                            krr = 4 (Are there 
                                                            any info ?)
   51 000007A4 18002F20        ldr              W0, =0x00004444
   52 000007A8 580051C1        ldr              X1, =0xE6798438
   53 000007AC B9000020        str              W0, [X1]    ; 
   54 000007B0         
  439 000007B0                 MYWRITE          0xE679843C,0x00004444 ;dbrnk3 r
                                                            krw = 4 (Are there 
                                                            any info ?)
   51 000007B0 18002EC0        ldr              W0, =0x00004444
   52 000007B4 580051A1        ldr              X1, =0xE679843C
   53 000007B8 B9000020        str              W0, [X1]    ; 
   54 000007BC         
  440 000007BC                 MYWRITE          0xE6798440,0x00004444 ;dbrnk4 r
                                                            kwr = 4 (Are there 
                                                            any info ?)
   51 000007BC 18002E60        ldr              W0, =0x00004444
   52 000007C0 58005181        ldr              X1, =0xE6798440
   53 000007C4 B9000020        str              W0, [X1]    ; 
   54 000007C8         
  441 000007C8                 MYWRITE          0xE6798444,0x00004444 ;dbrnk5 r
                                                            kww = 4 (Are there 
                                                            any info ?)
   51 000007C8 18002E00        ldr              W0, =0x00004444
   52 000007CC 58005161        ldr              X1, =0xE6798444
   53 000007D0 B9000020        str              W0, [X1]    ; 
   54 000007D4         



ARM Macro Assembler    Page 24 


  442 000007D4         ;;   MYWRITE   0xE6798448,0x00000000;dbrnk6 use all-rank
                       /all-bank refresh
  443 000007D4         ;;   MYWRITE   0xE6798500,0x00000000;dbadj0 currently, n
                       o optional setting exists.
  444 000007D4         ;;   MYWRITE   0xE6798508,0x00000000;dbadj2 currently, n
                       o optional setting exists.
  445 000007D4         ;;   MYWRITE   0xE6798900,0x00000000;dbcam0cnf0 inoen=0,
                        actually it is not used.
  446 000007D4                 MYWRITE          0xE6798904,0x00104214 ;dbcam0cn
                                                            f1 wbkwait=8, wbkmd
                                                            hi=32, wbkmdlo=16
   51 000007D4 18002EE0        ldr              W0, =0x00104214
   52 000007D8 58005141        ldr              X1, =0xE6798904
   53 000007DC B9000020        str              W0, [X1]    ; 
   54 000007E0         
  447 000007E0                 MYWRITE          0xE6798908,0x000001c4 ;dbcam0cn
                                                            f2 scexp=8192
   51 000007E0 18002F00        ldr              W0, =0x000001c4
   52 000007E4 58005121        ldr              X1, =0xE6798908
   53 000007E8 B9000020        str              W0, [X1]    ; 
   54 000007EC         
  448 000007EC                 MYWRITE          0xE679890C,0x00000003 
                                                            ;dbcam0cnf3       
   51 000007EC 18002BA0        ldr              W0, =0x00000003
   52 000007F0 58005101        ldr              X1, =0xE679890C
   53 000007F4 B9000020        str              W0, [X1]    ; 
   54 000007F8         
  449 000007F8         
  450 000007F8                 MYWRITE          0xE6799000,0x000f0037 
                                                            ;dbschcnt0
   51 000007F8 18002F00        ldr              W0, =0x000f0037
   52 000007FC 580050E1        ldr              X1, =0xE6799000
   53 00000800 B9000020        str              W0, [X1]    ; 
   54 00000804         
  451 00000804                 MYWRITE          0xE6799004,0x00001010 
                                                            ;dbschcnt1
   51 00000804 18002F20        ldr              W0, =0x00001010
   52 00000808 580050C1        ldr              X1, =0xE6799004
   53 0000080C B9000020        str              W0, [X1]    ; 
   54 00000810         
  452 00000810                 MYWRITE          0xE6799010,0x00000001 ;dbschsz0
                                                            
   51 00000810 18002080        ldr              W0, =0x00000001
   52 00000814 580050A1        ldr              X1, =0xE6799010
   53 00000818 B9000020        str              W0, [X1]    ; 
   54 0000081C         
  453 0000081C                 MYWRITE          0xE6799020,0xf7311111 ;dbschrw0
                                                            
   51 0000081C 18002F20        ldr              W0, =0xf7311111
   52 00000820 58005081        ldr              X1, =0xE6799020
   53 00000824 B9000020        str              W0, [X1]    ; 
   54 00000828         
  454 00000828                 MYWRITE          0xE6799024,0x00001834 ;dbschrw1
                                                            
   51 00000828 18002F40        ldr              W0, =0x00001834
   52 0000082C 58005061        ldr              X1, =0xE6799024
   53 00000830 B9000020        str              W0, [X1]    ; 
   54 00000834         
  455 00000834                 MYWRITE          0xE6799030,0xffffffff ;dbschqos



ARM Macro Assembler    Page 25 


                                                            00 QoS = 00_00 does
                                                            n't come from AXI
   51 00000834 18002F60        ldr              W0, =0xffffffff
   52 00000838 58005041        ldr              X1, =0xE6799030
   53 0000083C B9000020        str              W0, [X1]    ; 
   54 00000840         
  456 00000840                 MYWRITE          0xE6799034,0x00000480 
                                                            ;dbschqos01
   51 00000840 18002F80        ldr              W0, =0x00000480
   52 00000844 58005021        ldr              X1, =0xE6799034
   53 00000848 B9000020        str              W0, [X1]    ; 
   54 0000084C         
  457 0000084C                 MYWRITE          0xE6799038,0x00000300 
                                                            ;dbschqos02
   51 0000084C 18002FA0        ldr              W0, =0x00000300
   52 00000850 58005001        ldr              X1, =0xE6799038
   53 00000854 B9000020        str              W0, [X1]    ; 
   54 00000858         
  458 00000858                 MYWRITE          0xE679903C,0x00000180 
                                                            ;dbschqos03
   51 00000858 18002FC0        ldr              W0, =0x00000180
   52 0000085C 58004FE1        ldr              X1, =0xE679903C
   53 00000860 B9000020        str              W0, [X1]    ; 
   54 00000864         
  459 00000864         ;;   MYWRITE   0xE6799030,0x00000600;dbschqos00 QoS = 00
                       _00 doesn't come from AXI
  460 00000864         ;;   MYWRITE   0xE6799034,0x00000480;dbschqos01
  461 00000864         ;;   MYWRITE   0xE6799038,0x00000300;dbschqos02
  462 00000864         ;;   MYWRITE   0xE679903C,0x00000180;dbschqos03
  463 00000864         ;;   MYWRITE   0xE6799040,0x00000600;dbschqos10 QoS = 00
                       _01 doesn't come from AXI
  464 00000864         ;;   MYWRITE   0xE6799044,0x00000480;dbschqos11
  465 00000864         ;;   MYWRITE   0xE6799048,0x00000300;dbschqos12
  466 00000864         ;;   MYWRITE   0xE679904C,0x00000180;dbschqos13
  467 00000864         ;;   MYWRITE   0xE6799050,0x00000600;dbschqos20 QoS = 00
                       _10 doesn't come from AXI
  468 00000864         ;;   MYWRITE   0xE6799054,0x00000480;dbschqos21
  469 00000864         ;;   MYWRITE   0xE6799058,0x00000300;dbschqos22
  470 00000864         ;;   MYWRITE   0xE679905C,0x00000180;dbschqos23
  471 00000864         ;;   MYWRITE   0xE6799060,0x00000600;dbschqos30 QoS = 00
                       _11 doesn't come from AXI
  472 00000864         ;;   MYWRITE   0xE6799064,0x00000480;dbschqos31
  473 00000864         ;;   MYWRITE   0xE6799068,0x00000300;dbschqos32
  474 00000864         ;;   MYWRITE   0xE679906C,0x00000180;dbschqos33
  475 00000864                 MYWRITE          0xE6799070,0x00000600 
                                                            ;dbschqos40
   51 00000864 18002FE0        ldr              W0, =0x00000600
   52 00000868 58004FC1        ldr              X1, =0xE6799070
   53 0000086C B9000020        str              W0, [X1]    ; 
   54 00000870         
  476 00000870                 MYWRITE          0xE6799074,0x00000480 
                                                            ;dbschqos41
   51 00000870 18002E00        ldr              W0, =0x00000480
   52 00000874 58004FA1        ldr              X1, =0xE6799074
   53 00000878 B9000020        str              W0, [X1]    ; 
   54 0000087C         
  477 0000087C                 MYWRITE          0xE6799078,0x00000300 
                                                            ;dbschqos42
   51 0000087C 18002E20        ldr              W0, =0x00000300



ARM Macro Assembler    Page 26 


   52 00000880 58004F81        ldr              X1, =0xE6799078
   53 00000884 B9000020        str              W0, [X1]    ; 
   54 00000888         
  478 00000888                 MYWRITE          0xE679907C,0x00000180 
                                                            ;dbschqos43
   51 00000888 18002E40        ldr              W0, =0x00000180
   52 0000088C 58004F61        ldr              X1, =0xE679907C
   53 00000890 B9000020        str              W0, [X1]    ; 
   54 00000894         
  479 00000894         ;;   MYWRITE   0xE6799080,0x00000400;dbschqos50 QoS = 01
                       _01 doesn't come from AXI
  480 00000894         ;;   MYWRITE   0xE6799084,0x00000300;dbschqos51
  481 00000894         ;;   MYWRITE   0xE6799088,0x00000200;dbschqos52
  482 00000894         ;;   MYWRITE   0xE679908C,0x00000100;dbschqos53
  483 00000894         ;;   MYWRITE   0xE6799090,0x00000400;dbschqos60 QoS = 01
                       _10 doesn't come from AXI
  484 00000894         ;;   MYWRITE   0xE6799094,0x00000300;dbschqos61
  485 00000894         ;;   MYWRITE   0xE6799098,0x00000200;dbschqos62
  486 00000894         ;;   MYWRITE   0xE679909C,0x00000100;dbschqos63
  487 00000894         ;;   MYWRITE   0xE67990A0,0x00000400;dbschqos70 QoS = 01
                       _11 doesn't come from AXI
  488 00000894         ;;   MYWRITE   0xE67990A4,0x00000300;dbschqos71
  489 00000894         ;;   MYWRITE   0xE67990A8,0x00000200;dbschqos72
  490 00000894         ;;   MYWRITE   0xE67990AC,0x00000100;dbschqos73
  491 00000894         ;;   MYWRITE   0xE67990B0,0x00000400;dbschqos80 QoS = 10
                       _00 doesn't come from AXI
  492 00000894         ;;   MYWRITE   0xE67990B4,0x00000300;dbschqos81
  493 00000894         ;;   MYWRITE   0xE67990B8,0x00000200;dbschqos82
  494 00000894         ;;   MYWRITE   0xE67990BC,0x00000100;dbschqos83
  495 00000894                 MYWRITE          0xE67990C0,0x00000400 
                                                            ;dbschqos90
   51 00000894 18002FA0        ldr              W0, =0x00000400
   52 00000898 58004F41        ldr              X1, =0xE67990C0
   53 0000089C B9000020        str              W0, [X1]    ; 
   54 000008A0         
  496 000008A0                 MYWRITE          0xE67990C4,0x00000300 
                                                            ;dbschqos91
   51 000008A0 18002D00        ldr              W0, =0x00000300
   52 000008A4 58004F21        ldr              X1, =0xE67990C4
   53 000008A8 B9000020        str              W0, [X1]    ; 
   54 000008AC         
  497 000008AC                 MYWRITE          0xE67990C8,0x00000200 
                                                            ;dbschqos92
   51 000008AC 18002FA0        ldr              W0, =0x00000200
   52 000008B0 58004F01        ldr              X1, =0xE67990C8
   53 000008B4 B9000020        str              W0, [X1]    ; 
   54 000008B8         
  498 000008B8                 MYWRITE          0xE67990CC,0x00000100 
                                                            ;dbschqos93
   51 000008B8 18002FC0        ldr              W0, =0x00000100
   52 000008BC 58004EE1        ldr              X1, =0xE67990CC
   53 000008C0 B9000020        str              W0, [X1]    ; 
   54 000008C4         
  499 000008C4         ;;   MYWRITE   0xE67990D0,0x00000300;dbschqos100 QoS = 1
                       0_10 doesn't come from AXI
  500 000008C4         ;;   MYWRITE   0xE67990D4,0x00000240;dbschqos101
  501 000008C4         ;;   MYWRITE   0xE67990D8,0x00000180;dbschqos102
  502 000008C4         ;;   MYWRITE   0xE67990DC,0x000000c0;dbschqos103
  503 000008C4         ;;   MYWRITE   0xE67990E0,0x00000300;dbschqos110 QoS = 1



ARM Macro Assembler    Page 27 


                       0_11 doesn't come from AXI
  504 000008C4         ;;   MYWRITE   0xE67990E4,0x00000240;dbschqos111
  505 000008C4         ;;   MYWRITE   0xE67990E8,0x00000180;dbschqos112
  506 000008C4         ;;   MYWRITE   0xE67990EC,0x000000c0;dbschqos113
  507 000008C4         ;;   MYWRITE   0xE67990F0,0x00000300;dbschqos120 QoS = 1
                       1_00 doesn't come from AXI
  508 000008C4         ;;   MYWRITE   0xE67990F4,0x00000240;dbschqos121
  509 000008C4         ;;   MYWRITE   0xE67990F8,0x00000180;dbschqos122
  510 000008C4         ;;   MYWRITE   0xE67990FC,0x000000c0;dbschqos123
  511 000008C4                 MYWRITE          0xE6799100,0x00000300 
                                                            ;dbschqos130
   51 000008C4 18002BE0        ldr              W0, =0x00000300
   52 000008C8 58004EC1        ldr              X1, =0xE6799100
   53 000008CC B9000020        str              W0, [X1]    ; 
   54 000008D0         
  512 000008D0                 MYWRITE          0xE6799104,0x00000240 
                                                            ;dbschqos131
   51 000008D0 18002FC0        ldr              W0, =0x00000240
   52 000008D4 58004EA1        ldr              X1, =0xE6799104
   53 000008D8 B9000020        str              W0, [X1]    ; 
   54 000008DC         
  513 000008DC                 MYWRITE          0xE6799108,0x00000180 
                                                            ;dbschqos132
   51 000008DC 18002BA0        ldr              W0, =0x00000180
   52 000008E0 58004E81        ldr              X1, =0xE6799108
   53 000008E4 B9000020        str              W0, [X1]    ; 
   54 000008E8         
  514 000008E8                 MYWRITE          0xE679910C,0x000000c0 
                                                            ;dbschqos133
   51 000008E8 18002FC0        ldr              W0, =0x000000c0
   52 000008EC 58004E61        ldr              X1, =0xE679910C
   53 000008F0 B9000020        str              W0, [X1]    ; 
   54 000008F4         
  515 000008F4                 MYWRITE          0xE6799110,0x00000200 
                                                            ;dbschqos140
   51 000008F4 18002D60        ldr              W0, =0x00000200
   52 000008F8 58004E41        ldr              X1, =0xE6799110
   53 000008FC B9000020        str              W0, [X1]    ; 
   54 00000900         
  516 00000900                 MYWRITE          0xE6799114,0x00000180 
                                                            ;dbschqos141
   51 00000900 18002A80        ldr              W0, =0x00000180
   52 00000904 58004E21        ldr              X1, =0xE6799114
   53 00000908 B9000020        str              W0, [X1]    ; 
   54 0000090C         
  517 0000090C                 MYWRITE          0xE6799118,0x00000100 
                                                            ;dbschqos142
   51 0000090C 18002D20        ldr              W0, =0x00000100
   52 00000910 58004E01        ldr              X1, =0xE6799118
   53 00000914 B9000020        str              W0, [X1]    ; 
   54 00000918         
  518 00000918                 MYWRITE          0xE679911C,0x00000080 
                                                            ;dbschqos143
   51 00000918 18002F80        ldr              W0, =0x00000080
   52 0000091C 58004DE1        ldr              X1, =0xE679911C
   53 00000920 B9000020        str              W0, [X1]    ; 
   54 00000924         
  519 00000924                 MYWRITE          0xE6799120,0x00000100 
                                                            ;dbschqos150



ARM Macro Assembler    Page 28 


   51 00000924 18002C60        ldr              W0, =0x00000100
   52 00000928 58004DC1        ldr              X1, =0xE6799120
   53 0000092C B9000020        str              W0, [X1]    ; 
   54 00000930         
  520 00000930                 MYWRITE          0xE6799124,0x000000c0 
                                                            ;dbschqos151
   51 00000930 18002D80        ldr              W0, =0x000000c0
   52 00000934 58004DA1        ldr              X1, =0xE6799124
   53 00000938 B9000020        str              W0, [X1]    ; 
   54 0000093C         
  521 0000093C                 MYWRITE          0xE6799128,0x00000080 
                                                            ;dbschqos152
   51 0000093C 18002E60        ldr              W0, =0x00000080
   52 00000940 58004D81        ldr              X1, =0xE6799128
   53 00000944 B9000020        str              W0, [X1]    ; 
   54 00000948         
  522 00000948                 MYWRITE          0xE679912C,0x00000040 
                                                            ;dbschqos153
   51 00000948 18001AC0        ldr              W0, =0x00000040
   52 0000094C 58004D61        ldr              X1, =0xE679912C
   53 00000950 B9000020        str              W0, [X1]    ; 
   54 00000954         
  523 00000954         
  524 00000954                 MYWRITE          0xE6799700,0x220E110A ;dbschfct
                                                            st0 scactact=34, sc
                                                            rdact=14, scwract=1
                                                            7, scpreact=10
   51 00000954 18002F20        ldr              W0, =0x220E110A
   52 00000958 58004D41        ldr              X1, =0xE6799700
   53 0000095C B9000020        str              W0, [X1]    ; 
   54 00000960         
  525 00000960                 MYWRITE          0xE6799708,0x0B0D0A0C ;dbschfct
                                                            st1 scrdwr=11, scwr
                                                            rd=13, scactrdwr=10
                                                            , scasyncofs=12
   51 00000960 18002F40        ldr              W0, =0x0B0D0A0C
   52 00000964 58004D21        ldr              X1, =0xE6799708
   53 00000968 B9000020        str              W0, [X1]    ; 
   54 0000096C         
  526 0000096C                 MYWRITE          0xE679970C,0x111f1fff ;dbschfct
                                                            st2 wrperi3=1, wrpe
                                                            ri2=1, wrperi1=1, w
                                                            rperi0=15, rdperi3=
                                                            1, rdperi2=15, rdpe
                                                            ri1=15, rdperi0=15
   51 0000096C 18002F60        ldr              W0, =0x111f1fff
   52 00000970 58004D01        ldr              X1, =0xE679970C
   53 00000974 B9000020        str              W0, [X1]    ; 
   54 00000978         
  527 00000978         
  528 00000978                 MYWRITE          0xE6798000,0x00000001 ;dbsyscon
                                                            f0 rg_pch=2, rg_mch
                                                            =2.
   51 00000978 18001540        ldr              W0, =0x00000001
   52 0000097C 58004CE1        ldr              X1, =0xE6798000
   53 00000980 B9000020        str              W0, [X1]    ; 
   54 00000984         
  529 00000984                 MYWRITE          0xE6798004,0x00000002 ;dbsyscon
                                                            f1 freqratio=2.



ARM Macro Assembler    Page 29 


   51 00000984 18001F60        ldr              W0, =0x00000002
   52 00000988 58004CC1        ldr              X1, =0xE6798004
   53 0000098C B9000020        str              W0, [X1]    ; 
   54 00000990         
  530 00000990                 MYWRITE          0xE6798008,0x00000002 ;dbsyscon
                                                            f1a freqratioa=2.
   51 00000990 18001F00        ldr              W0, =0x00000002
   52 00000994 58004CA1        ldr              X1, =0xE6798008
   53 00000998 B9000020        str              W0, [X1]    ; 
   54 0000099C         
  531 0000099C                 MYWRITE          0xE679800c,0x00000001 ;dbsyscon
                                                            f2 schmd=1 (2ch mod
                                                            e).
   51 0000099C 18001420        ldr              W0, =0x00000001
   52 000009A0 58004C81        ldr              X1, =0xE679800c
   53 000009A4 B9000020        str              W0, [X1]    ; 
   54 000009A8         
  532 000009A8                 MYWRITE          0xE6798014,0x00000041 ;dbsyscon
                                                            f2a chpos=8(256Byte
                                                             channel interleave
                                                            ), schmda=1 (2ch mo
                                                            de).
   51 000009A8 18002F00        ldr              W0, =0x00000041
   52 000009AC 58004C61        ldr              X1, =0xE6798014
   53 000009B0 B9000020        str              W0, [X1]    ; 
   54 000009B4         
  533 000009B4         
  534 000009B4         ;;        .pool
  535 000009B4         ;;   MYWRITE   0xE6798604,0x00000010;dbdficnt0
  536 000009B4         ;;   MYWRITE   0xE6798644,0x00000010;dbdficnt1
  537 000009B4         ;;   MYWRITE   0xE6798684,0x00000010;dbdficnt2
  538 000009B4         ;;   MYWRITE   0xE67986C4,0x00000010;dbdficnt3
  539 000009B4         ;; wait init_complete
  540 000009B4         ;;   MYWRITE   0xE6798904,0x00044020;
  541 000009B4         ;;   MYWRITE   0xE6798908,0x00000008;
  542 000009B4         
  543 000009B4         ;; FOR 1212B
  544 000009B4         ;;   MYWRITE   0xE6798904,0x0004140c;
  545 000009B4         ;;   MYWRITE   0xE6798908,0x00000008;
  546 000009B4         ;;   MYWRITE   0xE6799010,0x00000003;
  547 000009B4         ;;   MYWRITE   0xE6799024,0x001a0080;
  548 000009B4         
  549 000009B4         ;; FOR 1213A
  550 000009B4         ;   MYWRITE   0xE6798904,0x00040C04;
  551 000009B4         ;   MYWRITE   0xE6798908,0x00000108;
  552 000009B4         ;   MYWRITE   0xE6799010,0x00000003;
  553 000009B4         ;   MYWRITE   0xE6799024,0x001a0080;
  554 000009B4         
  555 000009B4         ;; Add 2015/07/29 M.Sano
  556 000009B4         ;; Remove comment by mochi for H3 ;; Comment Out 2015/07
                       /29 M.Sano
  557 000009B4                 MYWRITE          0xE6798604,0x00000011 ;dbdficnt
                                                            0 freq_ratio = 01 (
                                                            2:1)init_start =1 
   51 000009B4 18002F20        ldr              W0, =0x00000011
   52 000009B8 58004C41        ldr              X1, =0xE6798604
   53 000009BC B9000020        str              W0, [X1]    ; 
   54 000009C0         
  558 000009C0                 MYWRITE          0xE6798644,0x00000011 ;dbdficnt



ARM Macro Assembler    Page 30 


                                                            1 freq_ratio = 01 (
                                                            2:1)init_start =1 
   51 000009C0 18002EC0        ldr              W0, =0x00000011
   52 000009C4 58004C21        ldr              X1, =0xE6798644
   53 000009C8 B9000020        str              W0, [X1]    ; 
   54 000009CC         
  559 000009CC                 MYWRITE          0xE6798684,0x00000011 ;dbdficnt
                                                            2 freq_ratio = 01 (
                                                            2:1)init_start =1 
   51 000009CC 18002E60        ldr              W0, =0x00000011
   52 000009D0 58004C01        ldr              X1, =0xE6798684
   53 000009D4 B9000020        str              W0, [X1]    ; 
   54 000009D8         
  560 000009D8                 MYWRITE          0xE67986C4,0x00000011 ;dbdficnt
                                                            3 freq_ratio = 01 (
                                                            2:1)init_start =1 
   51 000009D8 18002E00        ldr              W0, =0x00000011
   52 000009DC 58004BE1        ldr              X1, =0xE67986C4
   53 000009E0 B9000020        str              W0, [X1]    ; 
   54 000009E4         
  561 000009E4         
  562 000009E4                 MYWRITE          0xE679861C,0x0000CF01 
                                                            ;dll_rst_n0 -> 1
   51 000009E4 18002EE0        ldr              W0, =0x0000CF01
   52 000009E8 58004BC1        ldr              X1, =0xE679861C
   53 000009EC B9000020        str              W0, [X1]    ; 
   54 000009F0         
  563 000009F0                 MYWRITE          0xE679865C,0x0000CF01 
                                                            ;dll_rst_n0 -> 1
   51 000009F0 18002E80        ldr              W0, =0x0000CF01
   52 000009F4 58004BA1        ldr              X1, =0xE679865C
   53 000009F8 B9000020        str              W0, [X1]    ; 
   54 000009FC         
  564 000009FC                 MYWRITE          0xE679869C,0x0000CF01 
                                                            ;dll_rst_n0 -> 1
   51 000009FC 18002E20        ldr              W0, =0x0000CF01
   52 00000A00 58004B81        ldr              X1, =0xE679869C
   53 00000A04 B9000020        str              W0, [X1]    ; 
   54 00000A08         
  565 00000A08                 MYWRITE          0xE67986DC,0x0000CF01 
                                                            ;dll_rst_n0 -> 1
   51 00000A08 18002DC0        ldr              W0, =0x0000CF01
   52 00000A0C 58004B61        ldr              X1, =0xE67986DC
   53 00000A10 B9000020        str              W0, [X1]    ; 
   54 00000A14         
  566 00000A14         
  567 00000A14         
  568 00000A14 18001066        ldr              W6, =0x00000001
  569 00000A18         
  570 00000A18         wait_init_complete_DBS1
  571 00000A18 58004B40        ldr              X0, =0xE6798600
  572 00000A1C B9400007        ldr              W7, [X0,#0x0]
  573 00000A20 0A0700C7        and              W7, W6, W7
  574 00000A24 6B0700DF        cmp              W6, W7
  575 00000A28 54FFFF81        bne              wait_init_complete_DBS1
  576 00000A2C         
  577 00000A2C 58004AE0        ldr              X0, =0xE6798640
  578 00000A30 B9400007        ldr              W7, [X0,#0x0]
  579 00000A34 0A0700C7        and              W7, W6, W7



ARM Macro Assembler    Page 31 


  580 00000A38 6B0700DF        cmp              W6, W7
  581 00000A3C 54FFFEE1        bne              wait_init_complete_DBS1
  582 00000A40         
  583 00000A40         ;; Remove comment by mochi for H3 ;; Comment Out 2015/07
                       /29 M.Sano
  584 00000A40 58004A80        ldr              X0, =0xE6798680
  585 00000A44 B9400007        ldr              W7, [X0,#0x0]
  586 00000A48 0A0700C7        and              W7, W6, W7
  587 00000A4C 6B0700DF        cmp              W6, W7
  588 00000A50 54FFFE41        bne              wait_init_complete_DBS1
  589 00000A54         
  590 00000A54 58004A20        ldr              X0, =0xE67986C0
  591 00000A58 B9400007        ldr              W7, [X0,#0x0]
  592 00000A5C 0A0700C7        and              W7, W6, W7
  593 00000A60 6B0700DF        cmp              W6, W7
  594 00000A64 54FFFDA1        bne              wait_init_complete_DBS1
  595 00000A68         
  596 00000A68 58004580        ldr              X0, =0xE6798000
  597 00000A6C         
  598 00000A6C         ;;MRR,MRW
  599 00000A6C                 MYWRITE          0xE6798208,0x08840000 
                                                            ; PDE ch0 rk0
   51 00000A6C 18002CE0        ldr              W0, =0x08840000
   52 00000A70 58004981        ldr              X1, =0xE6798208
   53 00000A74 B9000020        str              W0, [X1]    ; 
   54 00000A78         
  600 00000A78                 MYWRITE          0xE6798208,0x08840001 
                                                            ; PDX ch0 rk0
   51 00000A78 18002D00        ldr              W0, =0x08840001
   52 00000A7C 58004921        ldr              X1, =0xE6798208
   53 00000A80 B9000020        str              W0, [X1]    ; 
   54 00000A84         
  601 00000A84                 MYWRITE          0xE6798208,0x01840001 
                                                            ; RSX ch0 rk0
   51 00000A84 18002CC0        ldr              W0, =0x01840001
   52 00000A88 580048C1        ldr              X1, =0xE6798208
   53 00000A8C B9000020        str              W0, [X1]    ; 
   54 00000A90         
  602 00000A90                 MYWRITE          0xE6798208,0x0e840aff ; MRW ch0
                                                             rk0 0a:ff ZQCinit
   51 00000A90 18002C80        ldr              W0, =0x0e840aff
   52 00000A94 58004861        ldr              X1, =0xE6798208
   53 00000A98 B9000020        str              W0, [X1]    ; 
   54 00000A9C         
  603 00000A9C         ;; test 0427    MYWRITE   0xE6798208,0x0e8401d4; MRW ch0
                        rk0 01:43 DeviceFeature1(010, 011(nWR=30,BL8))
  604 00000A9C                 MYWRITE          0xE6798208,0x0e840154 ; MRW ch0
                                                             rk0 01:43 DeviceFe
                                                            ature1(010, 011(nWR
                                                            =30,BL8))
   51 00000A9C 18002C40        ldr              W0, =0x0e840154
   52 00000AA0 58004801        ldr              X1, =0xE6798208
   53 00000AA4 B9000020        str              W0, [X1]    ; 
   54 00000AA8         
  605 00000AA8                 MYWRITE          0xE6798208,0x0e84022e ; MRW ch0
                                                             rk0 02:24 DeviceFe
                                                            ature2(0,0,1,1010(W
                                                            LSetA,RL32,WL14))
   51 00000AA8 18002C00        ldr              W0, =0x0e84022e



ARM Macro Assembler    Page 32 


   52 00000AAC 580047A1        ldr              X1, =0xE6798208
   53 00000AB0 B9000020        str              W0, [X1]    ; 
   54 00000AB4         
  606 00000AB4         
  607 00000AB4                 MYWRITE          0xE6798208,0x0d84004F ;     MPC
                                                             chA rkA 4F (ZQCAL 
                                                            start)
   51 00000AB4 18002BC0        ldr              W0, =0x0d84004F
   52 00000AB8 58004741        ldr              X1, =0xE6798208
   53 00000ABC B9000020        str              W0, [X1]    ; 
   54 00000AC0         
  608 00000AC0                 MYWRITE          0xE6798208,0x0d840051 ;     MPC
                                                             chA rkA 51 (ZQCAL 
                                                            latch)
   51 00000AC0 18002B80        ldr              W0, =0x0d840051
   52 00000AC4 580046E1        ldr              X1, =0xE6798208
   53 00000AC8 B9000020        str              W0, [X1]    ; 
   54 00000ACC         
  609 00000ACC         
  610 00000ACC         ;
  611 00000ACC                 MYWRITE          0xE6798804,0x70000100 
                                                            ;dbbus0cnf1
   51 00000ACC 18002B40        ldr              W0, =0x70000100
   52 00000AD0 580046C1        ldr              X1, =0xE6798804
   53 00000AD4 B9000020        str              W0, [X1]    ; 
   54 00000AD8         
  612 00000AD8                 MYWRITE          0xE6798800,0x18010001 
                                                            ;dbbus0cnf
   51 00000AD8 18002B40        ldr              W0, =0x18010001
   52 00000ADC 580046A1        ldr              X1, =0xE6798800
   53 00000AE0 B9000020        str              W0, [X1]    ; 
   54 00000AE4         
  613 00000AE4         ;;   MYWRITE   0xE6798410,0x000000000;dbrfcnf0 refthf=0 
                       This parameter is obsolete, no real effect.
  614 00000AE4                 MYWRITE          0xE6798414,0x00081860 ;dbrfcnf1
                                                             refpmax=8 refint=6
                                                            240
   51 00000AE4 18002B60        ldr              W0, =0x00081860
   52 00000AE8 58004681        ldr              X1, =0xE6798414
   53 00000AEC B9000020        str              W0, [X1]    ; 
   54 00000AF0         
  615 00000AF0                 MYWRITE          0xE6798418,0x00010000 ;dbrfcnf2
                                                             refpmin=1 refints=
                                                            0
   51 00000AF0 18002B80        ldr              W0, =0x00010000
   52 00000AF4 58004661        ldr              X1, =0xE6798418
   53 00000AF8 B9000020        str              W0, [X1]    ; 
   54 00000AFC         
  616 00000AFC                 MYWRITE          0xE6798204,0x00000001 ;dbrfen
   51 00000AFC 18000920        ldr              W0, =0x00000001
   52 00000B00 58004641        ldr              X1, =0xE6798204
   53 00000B04 B9000020        str              W0, [X1]    ; 
   54 00000B08         
  617 00000B08         ;; PHY reg patch 
  618 00000B08         ;   MYWRITE   0xE6798620,0x0000A55A; Unlock 
  619 00000B08         ;      MYWRITE   0xE6798624,0x0000042A; 
  620 00000B08         ;      MYWRITE   0xE6798628,0x01000005;   Original = 0x0
                       0000005; add write_path_lat_0 0 -> 1
  621 00000B08         ;      MYWRITE   0xE6798624,0x00000408; 



ARM Macro Assembler    Page 33 


  622 00000B08         ;      MYWRITE   0xE6798628,0x31516100;   Original = 0x3
                       1514100; adjust PHY_DQ_OE TIMING start =1/2 tck , end 2t
                       ck -> end 3tck 
  623 00000B08         ;      MYWRITE   0xE6798624,0x00000488; 
  624 00000B08         ;      MYWRITE   0xE6798628,0x31516100;   Original = 0x3
                       1514100; adjust PHY_DQ_OE TIMING start =1/2 tck , end 2t
                       ck -> end 3tck 
  625 00000B08         ;      MYWRITE   0xE6798624,0x00000508; 
  626 00000B08         ;      MYWRITE   0xE6798628,0x31516100;   Original = 0x3
                       1514100; adjust PHY_DQ_OE TIMING start =1/2 tck , end 2t
                       ck -> end 3tck 
  627 00000B08         ;      MYWRITE   0xE6798624,0x00000588; 
  628 00000B08         ;      MYWRITE   0xE6798628,0x31516100;   Original = 0x3
                       1514100; adjust PHY_DQ_OE TIMING start =1/2 tck , end 2t
                       ck -> end 3tck 
  629 00000B08         ;      MYWRITE   0xE6798624,0x0000040a; 
  630 00000B08         ;      MYWRITE   0xE6798628,0x01315061; Original = 0x013
                       15041; adjust PHY_DQS_OE TIMING start =1/2 tck , end 2tc
                       k -> end 3tck 
  631 00000B08         ;      MYWRITE   0xE6798624,0x0000048a; 
  632 00000B08         ;      MYWRITE   0xE6798628,0x01315061; Original = 0x013
                       15041; adjust PHY_DQS_OE TIMING start =1/2 tck , end 2tc
                       k -> end 3tck 
  633 00000B08         ;      MYWRITE   0xE6798624,0x0000050a; 
  634 00000B08         ;      MYWRITE   0xE6798628,0x01315061; Original = 0x013
                       15041; adjust PHY_DQS_OE TIMING start =1/2 tck , end 2tc
                       k -> end 3tck 
  635 00000B08         ;      MYWRITE   0xE6798624,0x0000058a; 
  636 00000B08         ;      MYWRITE   0xE6798628,0x01315061; Original = 0x013
                       15041; adjust PHY_DQS_OE TIMING start =1/2 tck , end 2tc
                       k -> end 3tck 
  637 00000B08         
  638 00000B08                 MYWRITE          0xE6798620,0x0000A55A ; Unlock 
                                                            
   51 00000B08 18002B80        ldr              W0, =0x0000A55A
   52 00000B0C 58004621        ldr              X1, =0xE6798620
   53 00000B10 B9000020        str              W0, [X1]    ; 
   54 00000B14         
  639 00000B14                 MYWRITE          0xE6798660,0x0000A55A ; Unlock 
                                                            
   51 00000B14 18002B20        ldr              W0, =0x0000A55A
   52 00000B18 58004601        ldr              X1, =0xE6798660
   53 00000B1C B9000020        str              W0, [X1]    ; 
   54 00000B20         
  640 00000B20                 MYWRITE          0xE67986a0,0x0000A55A ; Unlock 
                                                            
   51 00000B20 18002AC0        ldr              W0, =0x0000A55A
   52 00000B24 580045E1        ldr              X1, =0xE67986a0
   53 00000B28 B9000020        str              W0, [X1]    ; 
   54 00000B2C         
  641 00000B2C                 MYWRITE          0xE67986e0,0x0000A55A ; Unlock 
                                                            
   51 00000B2C 18002A60        ldr              W0, =0x0000A55A
   52 00000B30 580045C1        ldr              X1, =0xE67986e0
   53 00000B34 B9000020        str              W0, [X1]    ; 
   54 00000B38         
  642 00000B38         ;;   PHYWRITE  0x0000061f , 0x00000355;   Original = #H'
                       00030055; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)



ARM Macro Assembler    Page 34 


  643 00000B38         ;;   PHYWRITE  0x00000620 , 0x00030003;   Original = #H'
                       03000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  644 00000B38         ;;   PHYWRITE  0x00000621 , 0x00030003;   Original = #H'
                       03000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  645 00000B38         ;;   PHYWRITE  0x00000622 , 0x00000003;   Original = #H'
                       00000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  646 00000B38         ;;   PHYWRITE  0x0000069d , 0x00000300;   Original = #H'
                       03000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  647 00000B38         ;;   PHYWRITE  0x0000069e , 0x00030003;   Original = #H'
                       03000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  648 00000B38         ;;   PHYWRITE  0x0000069f , 0x00000003;   Original = #H'
                       00000300; Change phy_adrY_clk_wr_slave_delay 300->3 (hal
                       f_cycle_shift)
  649 00000B38         
  650 00000B38                 MYWRITE          0xE6798200,0x00000001 ;dbacen
   51 00000B38 18000740        ldr              W0, =0x00000001
   52 00000B3C 580045A1        ldr              X1, =0xE6798200
   53 00000B40 B9000020        str              W0, [X1]    ; 
   54 00000B44         
  651 00000B44         ;;        .pool
  652 00000B44         
  653 00000B44                 MYWRITE          0xE67F0024,0x00000001 ; ; V3U D
                                                            N2 (test mode)
   51 00000B44 180006E0        ldr              W0, =0x00000001
   52 00000B48 58002B01        ldr              X1, =0xE67F0024
   53 00000B4C B9000020        str              W0, [X1]    ; 
   54 00000B50         
  654 00000B50         ;   MYWRITE   0xE67F0054,0x00010000;
  655 00000B50         ;   MYWRITE   0xE67F0018,0x00000001;
  656 00000B50                 MYWRITE          0xE67F0018,0x00000000 ; ; V3U D
                                                            N2 (test mode)
   51 00000B50 18000600        ldr              W0, =0x00000000
   52 00000B54 58002AE1        ldr              X1, =0xE67F0018
   53 00000B58 B9000020        str              W0, [X1]    ; 
   54 00000B5C         
  657 00000B5C         
  658 00000B5C 14000227        B                SKIP_DBSCINIT
  659 00000B60 E6152E10 
              00000000 
              FFFFFFE7 
              00000000 
              E6150000 
              00000000 
              E6152D10 
              00000000 
              00000010 
              00000000 
              00003FFF 
              00000000 
              00008000 
              00000000 
              00001234 
              00000000 
              E6790100 



ARM Macro Assembler    Page 35 


              00000000 
              E6790108 
              00000000 
              0000000A 
              00000000 
              E6790020 
              00000000 
              E6790024 
              00000000 
              0E030A01 
              00000000 
              E6790030 
              00000000 
              E6790070 
              00000000 
              E6790034 
              00000000 
              E6790074 
              00000000 
              E6790040 
              00000000 
              E6790080 
              00000000 
              E6790044 
              00000000 
              E6790084 
              00000000 
              00000000 
              00000000 
              E6790104 
              00000000 
              00000001 
              00000000 
              E6790010 
              00000000 
              00000028 
              00000000 
              E6790300 
              00000000 
              00000012 
              00000000 
              E6790304 
              00000000 
              00000027 
              00000000 
              E679030C 
              00000000 
              002D0027 
              00000000 
              E6790310 
              00000000 
              00000087 
              00000000 
              E6790314 
              00000000 
              0000005A 
              00000000 
              E6790318 
              00000000 



ARM Macro Assembler    Page 36 


              00100010 
              00000000 
              E679031C 
              00000000 
              00000040 
              00000000 
              E6790320 
              00000000 
              E6790324 
              00000000 
              00000029 
              00000000 
              E6790328 
              00000000 
              E679032C 
              00000000 
              00310031 
              00000000 
              E6790330 
              00000000 
              00000116 
              00000000 
              E6790334 
              00000000 
              00130013 
              00000000 
              E6790338 
              00000000 
              00200010 
              00000000 
              E679033C 
              00000000 
              0D400A0E 
              00000000 
              E6790340 
              00000000 
              081E0000 
              00000000 
              E6790344 
              00000000 
              01290129 
              00000000 
              E6790350 
              00000000 
              00080008 
              00000000 
              E6790354 
              00000000 
              08550040 
              00000000 
              E6790358 
              00000000 
              00000003 
              00000000 
              E679035C 
              00000000 
              00000002 
              00000000 
              E6790400 



ARM Macro Assembler    Page 37 


              00000000 
              E6790404 
              00000000 
              00004444 
              00000000 
              E6790438 
              00000000 
              E679043C 
              00000000 
              E6790440 
              00000000 
              E6790444 
              00000000 
              00104214 
              00000000 
              E6790904 
              00000000 
              000001C4 
              00000000 
              E6790908 
              00000000 
              E679090C 
              00000000 
              000F0037 
              00000000 
              E6791000 
              00000000 
              00001010 
              00000000 
              E6791004 
              00000000 
              E6791010 
              00000000 
              F7311111 
              00000000 
              E6791020 
              00000000 
              00001834 
              00000000 
              E6791024 
              00000000 
              FFFFFFFF 
              00000000 
              E6791030 
              00000000 
              00000480 
              00000000 
              E6791034 
              00000000 
              00000300 
              00000000 
              E6791038 
              00000000 
              00000180 
              00000000 
              E679103C 
              00000000 
              00000600 
              00000000 



ARM Macro Assembler    Page 38 


              E6791070 
              00000000 
              E6791074 
              00000000 
              E6791078 
              00000000 
              E679107C 
              00000000 
              00000400 
              00000000 
              E67910C0 
              00000000 
              E67910C4 
              00000000 
              00000200 
              00000000 
              E67910C8 
              00000000 
              00000100 
              00000000 
              E67910CC 
              00000000 
              E6791100 
              00000000 
              00000240 
              00000000 
              E6791104 
              00000000 
              E6791108 
              00000000 
              000000C0 
              00000000 
              E679110C 
              00000000 
              E6791110 
              00000000 
              E6791114 
              00000000 
              E6791118 
              00000000 
              00000080 
              00000000 
              E679111C 
              00000000 
              E6791120 
              00000000 
              E6791124 
              00000000 
              E6791128 
              00000000 
              E679112C 
              00000000 
              220E110A 
              00000000 
              E6791700 
              00000000 
              0B0D0A0C 
              00000000 
              E6791708 



ARM Macro Assembler    Page 39 


              00000000 
              111F1FFF 
              00000000 
              E679170C 
              00000000 
              E6790000 
              00000000 
              E6790004 
              00000000 
              E6790008 
              00000000 
              E679000C 
              00000000 
              00000041 
              00000000 
              E6790014 
              00000000 
              00000011 
              00000000 
              E6790604 
              00000000 
              E6790644 
              00000000 
              E6790684 
              00000000 
              E67906C4 
              00000000 
              0000CF01 
              00000000 
              E679061C 
              00000000 
              E679065C 
              00000000 
              E679069C 
              00000000 
              E67906DC 
              00000000 
              E6790600 
              00000000 
              E6790640 
              00000000 
              E6790680 
              00000000 
              E67906C0 
              00000000 
              08840000 
              00000000 
              E6790208 
              00000000 
              08840001 
              01840001 
              0E840AFF 
              0E840154 
              0E84022E 
              0D84004F 
              0D840051 
              70000100 
              E6790804 
              00000000 



ARM Macro Assembler    Page 40 


              18010001 
              00000000 
              E6790800 
              00000000 
              00081860 
              00000000 
              E6790414 
              00000000 
              00010000 
              00000000 
              E6790418 
              00000000 
              E6790204 
              00000000 
              0000A55A 
              00000000 
              E6790620 
              00000000 
              E6790660 
              00000000 
              E67906A0 
              00000000 
              E67906E0 
              00000000 
              E6790200 
              00000000 
              E67F0024 
              00000000 
              E67F0018 
              00000000 
              E6798100 
              00000000 
              E6798108 
              00000000 
              E6798020 
              00000000 
              E6798024 
              00000000 
              E6798030 
              00000000 
              E6798070 
              00000000 
              E6798034 
              00000000 
              E6798074 
              00000000 
              E6798040 
              00000000 
              E6798080 
              00000000 
              E6798044 
              00000000 
              E6798084 
              00000000 
              E6798104 
              00000000 
              E6798010 
              00000000 
              E6798300 



ARM Macro Assembler    Page 41 


              00000000 
              E6798304 
              00000000 
              E679830C 
              00000000 
              E6798310 
              00000000 
              E6798314 
              00000000 
              E6798318 
              00000000 
              E679831C 
              00000000 
              E6798320 
              00000000 
              E6798324 
              00000000 
              E6798328 
              00000000 
              E679832C 
              00000000 
              E6798330 
              00000000 
              E6798334 
              00000000 
              E6798338 
              00000000 
              E679833C 
              00000000 
              E6798340 
              00000000 
              E6798344 
              00000000 
              E6798350 
              00000000 
              E6798354 
              00000000 
              E6798358 
              00000000 
              E679835C 
              00000000 
              E6798400 
              00000000 
              E6798404 
              00000000 
              E6798438 
              00000000 
              E679843C 
              00000000 
              E6798440 
              00000000 
              E6798444 
              00000000 
              E6798904 
              00000000 
              E6798908 
              00000000 
              E679890C 
              00000000 



ARM Macro Assembler    Page 42 


              E6799000 
              00000000 
              E6799004 
              00000000 
              E6799010 
              00000000 
              E6799020 
              00000000 
              E6799024 
              00000000 
              E6799030 
              00000000 
              E6799034 
              00000000 
              E6799038 
              00000000 
              E679903C 
              00000000 
              E6799070 
              00000000 
              E6799074 
              00000000 
              E6799078 
              00000000 
              E679907C 
              00000000 
              E67990C0 
              00000000 
              E67990C4 
              00000000 
              E67990C8 
              00000000 
              E67990CC 
              00000000 
              E6799100 
              00000000 
              E6799104 
              00000000 
              E6799108 
              00000000 
              E679910C 
              00000000 
              E6799110 
              00000000 
              E6799114 
              00000000 
              E6799118 
              00000000 
              E679911C 
              00000000 
              E6799120 
              00000000 
              E6799124 
              00000000 
              E6799128 
              00000000 
              E679912C 
              00000000 
              E6799700 



ARM Macro Assembler    Page 43 


              00000000 
              E6799708 
              00000000 
              E679970C 
              00000000 
              E6798000 
              00000000 
              E6798004 
              00000000 
              E6798008 
              00000000 
              E679800C 
              00000000 
              E6798014 
              00000000 
              E6798604 
              00000000 
              E6798644 
              00000000 
              E6798684 
              00000000 
              E67986C4 
              00000000 
              E679861C 
              00000000 
              E679865C 
              00000000 
              E679869C 
              00000000 
              E67986DC 
              00000000 
              E6798600 
              00000000 
              E6798640 
              00000000 
              E6798680 
              00000000 
              E67986C0 
              00000000 
              E6798208 
              00000000 
              E6798804 
              00000000 
              E6798800 
              00000000 
              E6798414 
              00000000 
              E6798418 
              00000000 
              E6798204 
              00000000 
              E6798620 
              00000000 
              E6798660 
              00000000 
              E67986A0 
              00000000 
              E67986E0 
              00000000 



ARM Macro Assembler    Page 44 


              E6798200 
              00000000         LTORG
  660 000013F8         SKIP_DBSCINIT
  661 000013F8         ;;        .pool
  662 000013F8         
  663 000013F8                 ENDIF
  664 000013F8                 ENDIF
  665 000013F8         
  666 000013F8                 END
Command Line: --cpu=8.2-A.64 -m -I/design01/rcarv3ufed_master/common_rvc/rcarv3
u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I/design01/rcarv3ufed_master/
common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include --predefine="__AARCH6
4 SETL {TRUE}" --predefine="__USE_DDR SETL {TRUE}" --list=rel_dbsc4_init_lpddr4
_4266_CL40WL18_181002_ca76.list /design01/rcarv3ufed_master/common_rvc/rcarv3u/
VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/rel_dbsc4_init_lpddr4_4
266_CL40WL18_181002_ca76.s
