$date
	Mon May 22 20:34:21 2017
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module main_tb $end
$var wire 1 ! fin $end
$var wire 16 " Fact [15:0] $end
$var reg 1 # clock $end
$scope module DUT_Factorial $end
$var wire 1 # clk $end
$var reg 1 ! End $end
$var reg 16 $ factorial [15:0] $end
$var reg 1 % load $end
$var reg 3 & num [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 &
0%
b1 $
1#
b1 "
0!
$end
#1
0#
#2
b101 "
b101 $
b100 &
1#
#3
0#
#4
b10100 "
b10100 $
b11 &
1#
#5
0#
#6
b111100 "
b111100 $
b10 &
1#
#7
0#
#8
b1111000 "
b1111000 $
b1 &
1#
#9
0#
#10
1!
1#
#11
0#
#12
1#
