<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<title>MEN - Linux native Driver for 16Z077/87 Ethernet IP cores - 16Z087 (MEN) specific Registers</title>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<meta name="Language" content="en, english">
<meta name="Copyright" content="All material copyright MEN Mikro Elektronik GmbH">
<link href="men_stylesheet.css" rel="stylesheet" type="text/css">
</head>
<body>

<div class="left_to_right" style="padding-top: 6px; background-color: #F0F0F0; height: 110px; border-bottom: 2px solid #D1D1D2;">
	<!-- Titel -->
	<img src="menlogo.gif" alt="MEN" style="float: left; height: 103px; width: 155px; margin: 0px;"></a>
	<h1 style="margin: 0px; padding-top: 35px; padding-bottom: 0px;">Linux native Driver for 16Z077/87 Ethernet IP cores &nbsp; </h1>
	<h3>16Z087 (MEN) specific Registers</h3>
</div>

<div class="left_to_right">
<!-- Hauptteil -->
	<div class="main">
<!-- Generated by Doxygen 1.3.2 -->
<div class="qindex"><a class="qindex" href="index.html">Main&nbsp;Page</a> | <a class="qindex" href="modules.html">Modules</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>16Z087 (MEN) specific Registers</h1><table border=0 cellpadding=0 cellspacing=0>
<tr><td></td></tr>
<tr><td colspan=2><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z087__NEWREGS.html#a0">Z077_REG_GLOBALRST</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x54)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z087__NEWREGS.html#a1">Z077_REG_BDSTART</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x5c)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z087__NEWREGS.html#a2">Z077_REG_RXEMPTY0</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x60)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z087__NEWREGS.html#a3">Z077_REG_RXEMPTY1</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x64)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z087__NEWREGS.html#a4">Z077_REG_TXEMPTY0</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x68)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z087__NEWREGS.html#a5">Z077_REG_TXEMPTY1</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x6c)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z087__NEWREGS.html#a6">Z077_REG_RXBDSTAT</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x70)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z087__NEWREGS.html#a7">Z077_REG_SMBCTRL</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x74)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z087__NEWREGS.html#a8">Z077_REG_COREREV</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x78)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z087__NEWREGS.html#a9">Z077_REG_RXERRCNT1</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x7c)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z087__NEWREGS.html#a10">Z077_REG_RXERRCNT2</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x80)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z087__NEWREGS.html#a11">Z077_REG_TXERRCNT1</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x84)</td></tr>

<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group____Z087__NEWREGS.html#a12">Z077_REG_TXERRCNT2</a>&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x88)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a name="a1" doxytag="men_16z077_eth.h::Z077_REG_BDSTART"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_BDSTART&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x5c)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Startaddr of TxRx BDs     </td>
  </tr>
</table>
<a name="a8" doxytag="men_16z077_eth.h::Z077_REG_COREREV"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_COREREV&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x78)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
core revision register     </td>
  </tr>
</table>
<a name="a0" doxytag="men_16z077_eth.h::Z077_REG_GLOBALRST"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_GLOBALRST&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x54)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
global MAC core reset     </td>
  </tr>
</table>
<a name="a6" doxytag="men_16z077_eth.h::Z077_REG_RXBDSTAT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_RXBDSTAT&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x70)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RxBD count and status     </td>
  </tr>
</table>
<a name="a2" doxytag="men_16z077_eth.h::Z077_REG_RXEMPTY0"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_RXEMPTY0&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x60)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RxBD[31:0] empty Flag     </td>
  </tr>
</table>
<a name="a3" doxytag="men_16z077_eth.h::Z077_REG_RXEMPTY1"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_RXEMPTY1&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x64)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RxBD[63:32]empty Flag     </td>
  </tr>
</table>
<a name="a9" doxytag="men_16z077_eth.h::Z077_REG_RXERRCNT1"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_RXERRCNT1&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x7c)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Symbol/CRC errors count     </td>
  </tr>
</table>
<a name="a10" doxytag="men_16z077_eth.h::Z077_REG_RXERRCNT2"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_RXERRCNT2&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x80)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
# of rcvd Frames/busy Err count     </td>
  </tr>
</table>
<a name="a7" doxytag="men_16z077_eth.h::Z077_REG_SMBCTRL"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_SMBCTRL&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x74)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
SMBus bitbang interface     </td>
  </tr>
</table>
<a name="a4" doxytag="men_16z077_eth.h::Z077_REG_TXEMPTY0"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_TXEMPTY0&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x68)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TxBD[31:0] empty Flag     </td>
  </tr>
</table>
<a name="a5" doxytag="men_16z077_eth.h::Z077_REG_TXEMPTY1"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_TXEMPTY1&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x6c)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TxBD[63:32]empty Flag     </td>
  </tr>
</table>
<a name="a11" doxytag="men_16z077_eth.h::Z077_REG_TXERRCNT1"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_TXERRCNT1&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x84)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
FIFO underrun/Late coll. count     </td>
  </tr>
</table>
<a name="a12" doxytag="men_16z077_eth.h::Z077_REG_TXERRCNT2"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define Z077_REG_TXERRCNT2&nbsp;&nbsp;&nbsp;(Z077_REG_BASE+0x88)
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
# of sent frames/TxBD full count     </td>
  </tr>
</table>

	</div>
</div>

<div class="footer">
<!-- Footer -->
	<p class="footer">
	Generated for Linux native Driver for 16Z077/87 Ethernet IP cores using <a href="http://www.doxygen.org">doxygen</a>.<br>
	Copyright &copy; 2014 <a href="http://www.men.de">MEN Mikro Elektronik GmbH</a>. All Rights Reserved.
	</p>
</div>

</body>
</html>

