[{"DBLP title": "Synthesizable Standard Cell FPGA Fabrics Targetable by the Verilog-to-Routing CAD Flow.", "DBLP authors": ["Jin Hee Kim", "Jason Helge Anderson"], "year": 2017, "MAG papers": [{"PaperId": 2604877941, "PaperTitle": "synthesizable standard cell fpga fabrics targetable by the verilog to routing cad flow", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Assembly for High-Order Unstructured FEM Meshes (FPL 2015).", "DBLP authors": ["Pavel Burovskiy", "Paul Grigoras", "Spencer J. Sherwin", "Wayne Luk"], "year": 2017, "MAG papers": [{"PaperId": 2604766758, "PaperTitle": "efficient assembly for high order unstructured fem meshes fpl 2015", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "(FPL 2015) Scavenger: Automating the Construction of Application-Optimized Memory Hierarchies.", "DBLP authors": ["Hsin-Jung Yang", "Kermin Fleming", "Felix Winterstein", "Michael Adler", "Joel S. Emer"], "year": 2017, "MAG papers": [{"PaperId": 2601686331, "PaperTitle": "fpl 2015 scavenger automating the construction of application optimized memory hierarchies", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"intel": 2.0, "imperial college london": 1.0, "massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Hoplite: A Deflection-Routed Directional Torus NoC for FPGAs.", "DBLP authors": ["Nachiket Kapre", "Jan Gray"], "year": 2017, "MAG papers": [{"PaperId": 2600117321, "PaperTitle": "hoplite a deflection routed directional torus noc for fpgas", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of waterloo": 1.0}}], "source": "ES"}, {"DBLP title": "The First 25 Years of the FPL Conference: Significant Papers.", "DBLP authors": ["Philip Heng Wai Leong", "Hideharu Amano", "Jason Helge Anderson", "Koen Bertels", "Jo\u00e3o M. P. Cardoso", "Oliver Diessel", "Guy Gogniat", "Mike Hutton", "JunKyu Lee", "Wayne Luk", "Patrick Lysaght", "Marco Platzner", "Viktor K. Prasanna", "Tero Rissa", "Cristina Silvano", "Hayden Kwok-Hay So", "Yu Wang"], "year": 2017, "MAG papers": [{"PaperId": 2570060992, "PaperTitle": "the first 25 years of the fpl conference significant papers", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"delft university of technology": 1.0, "university of southern california": 1.0, "altera": 1.0, "xilinx": 1.0, "university of new south wales": 1.0, "university of sydney": 2.0, "university of porto": 1.0, "tsinghua university": 1.0, "sewanee the university of the south": 1.0, "university of toronto": 1.0, "university of hong kong": 1.0, "polytechnic university of milan": 1.0, "keio university": 1.0, "university of paderborn": 1.0, "nokia": 1.0, "imperial college london": 1.0}}], "source": "ES"}, {"DBLP title": "Performance Scalability of Adaptive Processor Architecture.", "DBLP authors": ["Shigeyuki Takano"], "year": 2017, "MAG papers": [{"PaperId": 2605579187, "PaperTitle": "performance scalability of adaptive processor architecture", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Throughput-Optimized FPGA Accelerator for Deep Convolutional Neural Networks.", "DBLP authors": ["Zhiqiang Liu", "Yong Dou", "Jingfei Jiang", "Jinwei Xu", "Shijie Li", "Yongmei Zhou", "Yingnan Xu"], "year": 2017, "MAG papers": [{"PaperId": 2737762472, "PaperTitle": "throughput optimized fpga accelerator for deep convolutional neural networks", "Year": 2017, "CitationCount": 47, "EstimatedCitation": 72, "Affiliations": {"national university of defense technology": 7.0}}], "source": "ES"}, {"DBLP title": "Bandwidth Compression of Floating-Point Numerical Data Streams for FPGA-Based High-Performance Computing.", "DBLP authors": ["Tomohiro Ueno", "Kentaro Sano", "Satoru Yamamoto"], "year": 2017, "MAG papers": [{"PaperId": 2619524412, "PaperTitle": "bandwidth compression of floating point numerical data streams for fpga based high performance computing", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"tohoku university": 3.0}}], "source": "ES"}, {"DBLP title": "Microarchitectural Comparison of the MXP and Octavo Soft-Processor FPGA Overlays.", "DBLP authors": ["Charles Eric LaForest", "Jason Helge Anderson"], "year": 2017, "MAG papers": [{"PaperId": 2620282837, "PaperTitle": "microarchitectural comparison of the mxp and octavo soft processor fpga overlays", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Improved Reliability of FPGA-Based PUF Identification Generator Design.", "DBLP authors": ["Chongyan Gu", "Neil Hanley", "M\u00e1ire O&aposNeill"], "year": 2017, "MAG papers": [{"PaperId": 2609040851, "PaperTitle": "improved reliability of fpga based puf identification generator design", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"queen s university belfast": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient and Versatile FPGA Acceleration of Support Counting for Stream Mining of Sequences and Frequent Itemsets.", "DBLP authors": ["Adrien Prost-Boucle", "Fr\u00e9d\u00e9ric P\u00e9trot", "Vincent Leroy", "Hande Alemdar"], "year": 2017, "MAG papers": [{"PaperId": 2592732369, "PaperTitle": "efficient and versatile fpga acceleration of support counting for stream mining of sequences and frequent itemsets", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"centre national de la recherche scientifique": 4.0}}], "source": "ES"}, {"DBLP title": "Reducing the Performance Gap between Soft Scalar CPUs and Custom Hardware with TILT.", "DBLP authors": ["Ilian Tili", "Kalin Ovtcharov", "J. Gregory Steffan"], "year": 2017, "MAG papers": [{"PaperId": 2731391612, "PaperTitle": "reducing the performance gap between soft scalar cpus and custom hardware with tilt", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "Optimizing FPGA Performance, Power, and Dependability with Linear Programming.", "DBLP authors": ["Nicholas Wulf", "Alan D. George", "Ann Gordon-Ross"], "year": 2017, "MAG papers": [{"PaperId": 2727617496, "PaperTitle": "optimizing fpga performance power and dependability with linear programming", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient Branch and Bound on FPGAs Using Work Stealing and Instance-Specific Designs.", "DBLP authors": ["Heinrich Riebler", "Michael Lass", "Robert Mittendorf", "Thomas L\u00f6cke", "Christian Plessl"], "year": 2017, "MAG papers": [{"PaperId": 2725670766, "PaperTitle": "efficient branch and bound on fpgas using work stealing and instance specific designs", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of paderborn": 5.0}}], "source": "ES"}, {"DBLP title": "Network on Chip Architecture for Multi-Agent Systems in FPGA.", "DBLP authors": ["Eduardo A. Gerlein", "Thomas Martin McGinnity", "Ammar Belatreche", "Sonya A. Coleman"], "year": 2017, "MAG papers": [{"PaperId": 2761999636, "PaperTitle": "network on chip architecture for multi agent systems in fpga", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nottingham trent university": 1.0, "ulster university": 1.0, "northumbria university": 1.0, "pontifical xavierian university": 1.0}}], "source": "ES"}, {"DBLP title": "FPGA Implementations of Kernel Normalised Least Mean Squares Processors.", "DBLP authors": ["Nicholas J. Fraser", "JunKyu Lee", "Duncan J. M. Moss", "Julian Faraone", "Stephen Tridgell", "Craig T. Jin", "Philip Heng Wai Leong"], "year": 2017, "MAG papers": [{"PaperId": 2779013372, "PaperTitle": "fpga implementations of kernel normalised least mean squares processors", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of sydney": 7.0}}], "source": "ES"}, {"DBLP title": "Fast and Cycle-Accurate Emulation of Large-Scale Networks-on-Chip Using a Single FPGA.", "DBLP authors": ["Thiem Van Chu", "Shimpei Sato", "Kenji Kise"], "year": 2017, "MAG papers": [{"PaperId": 2771713864, "PaperTitle": "fast and cycle accurate emulation of large scale networks on chip using a single fpga", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"tokyo institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Pipelined Parallel Join and Its FPGA-Based Acceleration.", "DBLP authors": ["Masato Yoshimi", "Yasin Oge", "Tsutomu Yoshinaga"], "year": 2017, "MAG papers": [{"PaperId": 2777015551, "PaperTitle": "pipelined parallel join and its fpga based acceleration", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of electro communications": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient Reconfigurable Architecture for Pricing Exotic Options.", "DBLP authors": ["Pieter Fabry", "David Thomas"], "year": 2017, "MAG papers": [{"PaperId": 2779169358, "PaperTitle": "efficient reconfigurable architecture for pricing exotic options", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"imperial college london": 2.0}}], "source": "ES"}]