{"vcs1":{"timestamp_begin":1684262109.365056969, "rt":1.27, "ut":0.36, "st":0.21}}
{"vcselab":{"timestamp_begin":1684262110.722067743, "rt":1.18, "ut":0.41, "st":0.17}}
{"link":{"timestamp_begin":1684262111.975002809, "rt":0.44, "ut":0.23, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684262108.719235959}
{"VCS_COMP_START_TIME": 1684262108.719235959}
{"VCS_COMP_END_TIME": 1684262113.954397331}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330364}}
{"stitch_vcselab": {"peak_mem": 211944}}
