/dts-v1/;
// version: 17
// last_comp_version: 16
// boot_cpuid_phys: 0x0

/ {
    model = "MT6768";
    compatible = "mediatek,MT6768";
    interrupt-parent = <0x1>;
    #address-cells = <0x2>;
    #size-cells = <0x2>;
    chosen {
        bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram vmalloc=400M slub_debug=OFZPU swiotlb=noforce cgroup.memory=nosocket,nokmem firmware_class.path=/vendor/firmware page_owner=on loop.max_part=7";
        kaslr-seed = <0x0 0x0>;
        phandle = <0x22>;
    };
    opp_table0 {
        compatible = "operating-points-v2";
        opp-shared;
        phandle = <0x2>;
        opp0 {
            opp-hz = <0x0 0x1DCD6500>;
            opp-microvolt = <0x9EB10>;
        };
        opp1 {
            opp-hz = <0x0 0x2E224D80>;
            opp-microvolt = <0xA4CB8>;
        };
        opp2 {
            opp-hz = <0x0 0x32A9F880>;
            opp-microvolt = <0xAAE60>;
        };
        opp3 {
            opp-hz = <0x0 0x35A4E900>;
            opp-microvolt = <0xAF79E>;
        };
        opp4 {
            opp-hz = <0x0 0x389FD980>;
            opp-microvolt = <0xB2872>;
        };
        opp5 {
            opp-hz = <0x0 0x3B8B87C0>;
            opp-microvolt = <0xB5946>;
        };
        opp6 {
            opp-hz = <0x0 0x3E95BA80>;
            opp-microvolt = <0xBA284>;
        };
        opp7 {
            opp-hz = <0x0 0x4190AB00>;
            opp-microvolt = <0xBD358>;
        };
        opp8 {
            opp-hz = <0x0 0x460913C0>;
            opp-microvolt = <0xC3500>;
        };
        opp9 {
            opp-hz = <0x0 0x4BFEF4C0>;
            opp-microvolt = <0xCAF12>;
        };
        opp10 {
            opp-hz = <0x0 0x4EF9E540>;
            opp-microvolt = <0xCDFE6>;
        };
        opp11 {
            opp-hz = <0x0 0x51F4D5C0>;
            opp-microvolt = <0xD10BA>;
        };
        opp12 {
            opp-hz = <0x0 0x566D3E80>;
            opp-microvolt = <0xD7262>;
        };
        opp13 {
            opp-hz = <0x0 0x59682F00>;
            opp-microvolt = <0xDA336>;
        };
        opp14 {
            opp-hz = <0x0 0x60DB8840>;
            opp-microvolt = <0xE35B2>;
        };
        opp15 {
            opp-hz = <0x0 0x6553F100>;
            opp-microvolt = <0xEAFC4>;
        };
    };
    opp_table1 {
        compatible = "operating-points-v2";
        opp-shared;
        phandle = <0xA>;
        opp0 {
            opp-hz = <0x0 0x32A9F880>;
            opp-microvolt = <0xA4CB8>;
        };
        opp1 {
            opp-hz = <0x0 0x362E3D40>;
            opp-microvolt = <0xAAE60>;
        };
        opp2 {
            opp-hz = <0x0 0x3B7C4580>;
            opp-microvolt = <0xB2872>;
        };
        opp3 {
            opp-hz = <0x0 0x40CA4DC0>;
            opp-microvolt = <0xBBAEE>;
        };
        opp4 {
            opp-hz = <0x0 0x46185600>;
            opp-microvolt = <0xC3500>;
        };
        opp5 {
            opp-hz = <0x0 0x4D3021C0>;
            opp-microvolt = <0xCDFE6>;
        };
        opp6 {
            opp-hz = <0x0 0x50B46680>;
            opp-microvolt = <0xD418E>;
        };
        opp7 {
            opp-hz = <0x0 0x56026EC0>;
            opp-microvolt = <0xDBBA0>;
        };
        opp8 {
            opp-hz = <0x0 0x5B507700>;
            opp-microvolt = <0xE35B2>;
        };
        opp9 {
            opp-hz = <0x0 0x609E7F40>;
            opp-microvolt = <0xEC82E>;
        };
        opp10 {
            opp-hz = <0x0 0x65EC8780>;
            opp-microvolt = <0xF4240>;
        };
        opp11 {
            opp-hz = <0x0 0x6B49D200>;
            opp-microvolt = <0xFBC52>;
        };
        opp12 {
            opp-hz = <0x0 0x6E44C280>;
            opp-microvolt = <0x100590>;
        };
        opp13 {
            opp-hz = <0x0 0x713FB300>;
            opp-microvolt = <0x103664>;
        };
        opp14 {
            opp-hz = <0x0 0x743AA380>;
            opp-microvolt = <0x106738>;
        };
        opp15 {
            opp-hz = <0x0 0x77359400>;
            opp-microvolt = <0x10980C>;
        };
    };
    cpus {
        #address-cells = <0x1>;
        #size-cells = <0x0>;
        cpu@000 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x0>;
            enable-method = "psci";
            clock-frequency = <0x65633340>;
            operating-points-v2 = <0x2>;
            dynamic-power-coefficient = <0x55>;
            capacity-dmips-mhz = <0x1EF>;
            cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
            phandle = <0xB>;
        };
        cpu@001 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x100>;
            enable-method = "psci";
            clock-frequency = <0x65633340>;
            operating-points-v2 = <0x2>;
            dynamic-power-coefficient = <0x55>;
            capacity-dmips-mhz = <0x1EF>;
            cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
            phandle = <0xC>;
        };
        cpu@002 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x200>;
            enable-method = "psci";
            clock-frequency = <0x65633340>;
            operating-points-v2 = <0x2>;
            dynamic-power-coefficient = <0x55>;
            capacity-dmips-mhz = <0x1EF>;
            cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
            phandle = <0xD>;
        };
        cpu@003 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x300>;
            enable-method = "psci";
            clock-frequency = <0x65633340>;
            operating-points-v2 = <0x2>;
            dynamic-power-coefficient = <0x55>;
            capacity-dmips-mhz = <0x1EF>;
            cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
            phandle = <0xE>;
        };
        cpu@100 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x400>;
            enable-method = "psci";
            clock-frequency = <0x65633340>;
            operating-points-v2 = <0x2>;
            dynamic-power-coefficient = <0x55>;
            capacity-dmips-mhz = <0x1EF>;
            cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
            phandle = <0xF>;
        };
        cpu@101 {
            device_type = "cpu";
            compatible = "arm,cortex-a55";
            reg = <0x500>;
            enable-method = "psci";
            clock-frequency = <0x65633340>;
            operating-points-v2 = <0x2>;
            dynamic-power-coefficient = <0x55>;
            capacity-dmips-mhz = <0x1EF>;
            cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
            phandle = <0x10>;
        };
        cpu@102 {
            device_type = "cpu";
            compatible = "arm,cortex-a75";
            reg = <0x600>;
            enable-method = "psci";
            clock-frequency = <0x8166D4C0>;
            operating-points-v2 = <0xA>;
            dynamic-power-coefficient = <0x113>;
            capacity-dmips-mhz = <0x400>;
            cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
            phandle = <0x11>;
        };
        cpu@103 {
            device_type = "cpu";
            compatible = "arm,cortex-a75";
            reg = <0x700>;
            enable-method = "psci";
            clock-frequency = <0x8166D4C0>;
            operating-points-v2 = <0xA>;
            dynamic-power-coefficient = <0x113>;
            capacity-dmips-mhz = <0x400>;
            cpu-idle-states = <0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
            phandle = <0x12>;
        };
        cpu-map {
            cluster0 {
                core0 {
                    cpu = <0xB>;
                };
                core1 {
                    cpu = <0xC>;
                };
                core2 {
                    cpu = <0xD>;
                };
                core3 {
                    cpu = <0xE>;
                };
                core4 {
                    cpu = <0xF>;
                };
                core5 {
                    cpu = <0x10>;
                };
                doe {
                    phandle = <0x74>;
                };
            };
            cluster1 {
                core0 {
                    cpu = <0x11>;
                };
                core1 {
                    cpu = <0x12>;
                };
                doe {
                    phandle = <0x75>;
                };
            };
        };
        idle-states {
            entry-method = "arm,psci";
            standby {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x1>;
                entry-latency-us = <0x258>;
                exit-latency-us = <0x258>;
                min-residency-us = <0x4B0>;
                phandle = <0x3>;
            };
            mcdi-cpu {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x10001>;
                entry-latency-us = <0x258>;
                exit-latency-us = <0x258>;
                min-residency-us = <0x4B0>;
                phandle = <0x4>;
            };
            mcdi-cluster {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x1010001>;
                entry-latency-us = <0x258>;
                exit-latency-us = <0x258>;
                min-residency-us = <0x4B0>;
                phandle = <0x5>;
            };
            idledram {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x1010002>;
                entry-latency-us = <0x320>;
                exit-latency-us = <0x3E8>;
                min-residency-us = <0x7D0>;
                status = "okay";
                phandle = <0x6>;
            };
            idlesyspll {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x1010003>;
                entry-latency-us = <0x320>;
                exit-latency-us = <0x3E8>;
                min-residency-us = <0x7D0>;
                status = "okay";
                phandle = <0x7>;
            };
            idlebus26m {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x1010004>;
                entry-latency-us = <0x320>;
                exit-latency-us = <0x3E8>;
                min-residency-us = <0x7D0>;
                status = "okay";
                phandle = <0x8>;
            };
            suspend {
                compatible = "arm,idle-state";
                arm,psci-suspend-param = <0x1010005>;
                entry-latency-us = <0x320>;
                exit-latency-us = <0x3E8>;
                min-residency-us = <0x7D0>;
                phandle = <0x9>;
            };
        };
    };
    cache_parity {
        compatible = "mediatek,mt6785-cache-parity";
        reg = <0x0 0xC530000 0x0 0x10000>;
        irq_config = <0x0 0x8090 0xFF00 0x8090 0x44 0x8090 0xFF 0x1 0x8090 0xFF00 0x8090 0x44 0x8090 0xFF 0x2 0x8090 0xFF00 0x8090 0x44 0x8090 0xFF 0x3 0x8090 0xFF00 0x8090 0x44 0x8090 0xFF 0x4 0x8090 0xFF00 0x8090 0x44 0x8090 0xFF 0x5 0x8090 0xFF00 0x8090 0x44 0x8090 0xFF 0x6 0x8090 0xFF00 0x8090 0x44 0x8090 0xFF 0x7 0x8090 0xFF00 0x8090 0x44 0x8090 0xFF 0x400 0xC8C0 0x1000000 0xC8C0 0xC 0xC8C8 0x1>;
        interrupts = <0x0 0x16 0x4 0x0 0x17 0x4 0x0 0x18 0x4 0x0 0x19 0x4 0x0 0x1A 0x4 0x0 0x1B 0x4 0x0 0x1C 0x4 0x0 0x1D 0x4 0x0 0x13 0x4>;
    };
    memory {
        device_type = "memory";
        reg = <0x0 0x40000000 0x0 0x3E605000>;
    };
    psci {
        compatible = "arm,psci-1.0";
        method = "smc";
    };
    mobicore {
        compatible = "trustonic,mobicore";
        interrupts = <0x0 0x129 0x1>;
    };
    tee_sanity {
        compatible = "mediatek,tee_sanity";
        interrupts = <0x0 0x12A 0x1>;
    };
    utos {
        compatible = "microtrust,utos";
        interrupts = <0x0 0x12B 0x1 0x0 0x12C 0x1>;
    };
    utos_tester {
        compatible = "microtrust,tester-v1";
    };
    pmu {
        compatible = "arm,armv8-pmuv3";
        interrupt-parent = <0x13>;
        interrupts = <0x1 0x7 0x8>;
    };
    dsu-pmu-0 {
        compatible = "arm,dsu-pmu";
        interrupts = <0x0 0x12 0x4>;
        cpus = <0xB 0xC 0xD 0xE 0xF 0x10 0x11 0x12>;
    };
    reserved-memory {
        #address-cells = <0x2>;
        #size-cells = <0x2>;
        ranges;
        phandle = <0x76>;
        ssmr-reserved-cma_memory {
            compatible = "shared-dma-pool";
            reusable;
            size = <0x0 0x10000000>;
            alignment = <0x0 0x1000000>;
            alloc-range = <0x0 0xC0000000 0x0 0x10000000>;
            phandle = <0x71>;
        };
        reserve-memory-sspm_share {
            compatible = "mediatek,reserve-memory-sspm_share";
            no-map;
            status = "okay";
            size = <0x0 0x510000>;
            alignment = <0x0 0x10000>;
            alloc-ranges = <0x0 0x40000000 0x0 0x60000000>;
        };
        reserve-memory-scp_share {
            compatible = "mediatek,reserve-memory-scp_share";
            no-map;
            size = <0x0 0x300000>;
            alignment = <0x0 0x1000000>;
            alloc-ranges = <0x0 0x40000000 0x0 0x50000000>;
        };
        ion-carveout-heap {
            compatible = "mediatek,ion-carveout-heap";
            no-map;
            size = <0x0 0x9000>;
            alignment = <0x0 0x1000>;
            alloc-ranges = <0x0 0xC0000000 0x4 0x0>;
        };
        consys-reserve-memory {
            compatible = "mediatek,consys-reserve-memory";
            no-map;
            size = <0x0 0x400000>;
            alignment = <0x0 0x1000000>;
            alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
            phandle = <0x43>;
        };
        wifi-reserve-memory {
            compatible = "shared-dma-pool";
            no-map;
            size = <0x0 0x300000>;
            alignment = <0x0 0x1000000>;
            alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
            phandle = <0x6A>;
        };
    };
    cpu_dbgapb@0e010000 {
        compatible = "mediatek,hw_dbg";
        num = <0x8>;
        reg = <0x0 0xE010000 0x0 0x1000 0x0 0xE110000 0x0 0x1000 0x0 0xE210000 0x0 0x1000 0x0 0xE310000 0x0 0x1000 0x0 0xE410000 0x0 0x1000 0x0 0xE510000 0x0 0x1000 0x0 0xE610000 0x0 0x1000 0x0 0xE710000 0x0 0x1000>;
        phandle = <0x77>;
    };
    interrupt-controller {
        compatible = "arm,gic-v3";
        #interrupt-cells = <0x3>;
        #address-cells = <0x2>;
        #size-cells = <0x2>;
        #redistributor-regions = <0x1>;
        interrupt-parent = <0x13>;
        interrupt-controller;
        reg = <0x0 0xC000000 0x0 0x40000 0x0 0xC040000 0x0 0x200000 0x0 0xC53A650 0x0 0x50>;
        interrupts = <0x1 0x9 0x4>;
        phandle = <0x13>;
    };
    intpol-controller@0 {
        compatible = "mediatek,mt6577-sysirq";
        interrupt-controller;
        #interrupt-cells = <0x3>;
        interrupt-parent = <0x13>;
        reg = <0x0 0xC53A650 0x0 0x50>;
        phandle = <0x1>;
    };
    chipid@08000000 {
        compatible = "mediatek,chipid";
        reg = <0x0 0x8000000 0x0 0x4 0x0 0x8000004 0x0 0x4 0x0 0x8000008 0x0 0x4 0x0 0x800000C 0x0 0x4>;
    };
    timer {
        compatible = "arm,armv8-timer";
        interrupt-parent = <0x13>;
        interrupts = <0x1 0xD 0x8 0x1 0xE 0x8 0x1 0xB 0x8 0x1 0xA 0x8>;
        clock-frequency = <0xC65D40>;
        phandle = <0x78>;
    };
    infracfg_ao@10001000 {
        compatible = "mediatek,common-infracfg_ao", "mediatek,infracfg_ao", "syscon";
        reg = <0x0 0x10001000 0x0 0x1000>;
        interrupts = <0x0 0x47 0x1>;
        #clock-cells = <0x1>;
        phandle = <0x26>;
    };
    scpsys@10001000 {
        compatible = "mediatek,scpsys", "syscon";
        reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x14002000 0x0 0x1000 0x0 0x1020E000 0x0 0x1000 0x0 0x18004000 0x0 0x1000 0x0 0x18002000 0x0 0x1000 0x0 0x10000000 0x0 0x1000 0x0 0x16000000 0x0 0x1000 0x0 0x16025000 0x0 0x1000>;
        #clock-cells = <0x1>;
        phandle = <0x27>;
    };
    mcdi@00110100 {
        compatible = "mediatek,mt6768-mcdi";
        mediatek,enabled = <0x1>;
        reg = <0x0 0x110100 0x0 0x800 0x0 0xC53A000 0x0 0x1000>;
        phandle = <0x79>;
    };
    scp@10500000 {
        compatible = "mediatek,scp";
        status = "okay";
        reg = <0x0 0x10500000 0x0 0x80000 0x0 0x105C0000 0x0 0x3000 0x0 0x105C4000 0x0 0x1000 0x0 0x105D4000 0x0 0x6000>;
        interrupts = <0x0 0xCD 0x4>;
        core_1 = "enable";
        scp_sramSize = <0x80000>;
        scp_mpuRegionId = <0x1C>;
        scp_feature_tbl = <0x0 0x5 0x1 0x164 0x2 0x3E 0x3 0x2F 0x4 0x1A 0x5 0x0 0x6 0x6E 0x7 0x0 0x8 0x8D 0x9 0xA 0xA 0x2B 0xB 0x2B 0xC 0x16>;
        scp_mem_key = "mediatek,reserve-memory-scp_share";
        scp_mem_tbl = <0x1 0x100000 0x3 0x1000 0x4 0x180000>;
    };
    scp_dvfs {
        compatible = "mediatek,scp_dvfs";
        clocks = <0x14 0x53 0x15 0x14 0xE 0x14 0x1A 0x14 0x2 0x14 0x17 0x14 0x6 0x14 0x19>;
        clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5", "clk_pll_6";
        dvfsrc-opp-num = <0x3>;
        dvfs-opp = <0x9EB10 0xDBBA0 0xFF 0x0 0x0 0xA5 0x1 0x9EB10 0xDBBA0 0xFF 0x0 0x0 0xFA 0x2 0xAAE60 0xDBBA0 0xFF 0x2 0x8 0x14A 0x4 0xC3500 0xDBBA0 0xFF 0x3 0xC 0x1A0 0x6>;
        gpio = <0x16 0x1>;
        gpio-feature = "gpio-mode";
        gpio-feature-cfg = <0x1>;
        gpio-mode-reg = <0x430 0x7 0x8 0x1>;
    };
    topckgen@10000000 {
        compatible = "mediatek,topckgen", "syscon";
        reg = <0x0 0x10000000 0x0 0x1000>;
        #clock-cells = <0x1>;
        phandle = <0x14>;
    };
    io_cfg_lt@10002000 {
        compatible = "mediatek,io_cfg_lt";
        reg = <0x0 0x10002000 0x0 0x200>;
        phandle = <0x17>;
    };
    io_cfg_lm@10002200 {
        compatible = "mediatek,io_cfg_lm";
        reg = <0x0 0x10002200 0x0 0x200>;
        phandle = <0x18>;
    };
    io_cfg_lb@10002400 {
        compatible = "mediatek,io_cfg_lb";
        reg = <0x0 0x10002400 0x0 0x200>;
        phandle = <0x19>;
    };
    io_cfg_bl@10002600 {
        compatible = "mediatek,io_cfg_bl";
        reg = <0x0 0x10002600 0x0 0x200>;
        phandle = <0x1A>;
    };
    io_cfg_rm@10002800 {
        compatible = "mediatek,io_cfg_rm";
        reg = <0x0 0x10002800 0x0 0x200>;
        phandle = <0x1B>;
    };
    io_cfg_rb@10002a00 {
        compatible = "mediatek,io_cfg_rb";
        reg = <0x0 0x10002A00 0x0 0x200>;
        phandle = <0x1C>;
    };
    io_cfg_rt@10002c00 {
        compatible = "mediatek,io_cfg_rt";
        reg = <0x0 0x10002C00 0x0 0x200>;
        phandle = <0x1D>;
    };
    io_cfg_tl@10002e00 {
        compatible = "mediatek,io_cfg_tl";
        reg = <0x0 0x10002E00 0x0 0x200>;
        phandle = <0x1E>;
    };
    pericfg@10003000 {
        compatible = "mediatek,pericfg", "syscon";
        reg = <0x0 0x10003000 0x0 0x1000>;
        #clock-cells = <0x1>;
        phandle = <0x44>;
    };
    efuse_dbg@10004000 {
        compatible = "mediatek,efuse_dbg";
        reg = <0x0 0x10004000 0x0 0x1000>;
    };
    gpio@10005000 {
        compatible = "mediatek,gpio", "syscon";
        reg = <0x0 0x10005000 0x0 0x1000>;
        phandle = <0x16>;
    };
    pinctrl {
        compatible = "mediatek,mt6768-pinctrl";
        reg_bases = <0x16 0x17 0x18 0x19 0x1A 0x1B 0x1C 0x1D 0x1E>;
        reg_base_eint = <0x1F>;
        pins-are-numbered;
        gpio-controller;
        gpio-ranges = <0x20 0x0 0x0 0xBA>;
        #gpio-cells = <0x2>;
        interrupt-controller;
        interrupts = <0x0 0xBA 0x4>;
        #interrupt-cells = <0x4>;
        phandle = <0x20>;
        aud_clk_mosi_off {
            phandle = <0x48>;
            pins_cmd0_dat {
                pinmux = <0x8800 0x8900>;
            };
        };
        aud_clk_mosi_on {
            phandle = <0x49>;
            pins_cmd0_dat {
                pinmux = <0x8801>;
                input-schmitt-enable;
            };
            pins_cmd1_dat {
                pinmux = <0x8901>;
                input-schmitt-enable;
            };
        };
        aud_clk_miso_off {
            phandle = <0x4A>;
            pins_cmd0_dat {
                pinmux = <0x8C00 0x8D00>;
            };
        };
        aud_clk_miso_on {
            phandle = <0x4B>;
            pins_cmd0_dat {
                pinmux = <0x8C01>;
                input-schmitt-enable;
            };
            pins_cmd1_dat {
                pinmux = <0x8D01>;
                input-schmitt-enable;
            };
        };
        aud_dat_mosi_off {
            phandle = <0x4C>;
            pins_cmd0_dat {
                pinmux = <0x8800>;
                input-enable;
                slew-rate = <0x0>;
                bias-disable;
            };
            pins_cmd1_dat {
                pinmux = <0x8900>;
                input-enable;
                slew-rate = <0x0>;
                bias-disable;
            };
            pins_cmd2_dat {
                pinmux = <0x8A00>;
                input-enable;
                slew-rate = <0x0>;
                bias-disable;
            };
            pins_cmd3_dat {
                pinmux = <0x8B00>;
                input-enable;
                slew-rate = <0x0>;
                bias-pull-down;
            };
        };
        aud_dat_mosi_on {
            phandle = <0x4D>;
            pins_cmd0_dat {
                pinmux = <0x8801>;
                input-schmitt-enable;
            };
            pins_cmd1_dat {
                pinmux = <0x8901>;
                input-schmitt-enable;
            };
            pins_cmd2_dat {
                pinmux = <0x8A01>;
                input-schmitt-enable;
            };
            pins_cmd3_dat {
                pinmux = <0x8B01>;
                input-schmitt-enable;
            };
        };
        aud_dat_miso_off {
            phandle = <0x4E>;
            pins_cmd0_dat {
                pinmux = <0x8C00>;
                input-enable;
                slew-rate = <0x0>;
                bias-disable;
            };
            pins_cmd1_dat {
                pinmux = <0x8D00>;
                input-enable;
                slew-rate = <0x0>;
                bias-disable;
            };
            pins_cmd2_dat {
                pinmux = <0x8E00>;
                input-enable;
                slew-rate = <0x0>;
                bias-disable;
            };
            pins_cmd3_dat {
                pinmux = <0x8F00>;
                input-enable;
                slew-rate = <0x0>;
                bias-disable;
            };
        };
        aud_dat_miso_on {
            phandle = <0x4F>;
            pins_cmd0_dat {
                pinmux = <0x8C01>;
                input-schmitt-enable;
            };
            pins_cmd1_dat {
                pinmux = <0x8D01>;
                input-schmitt-enable;
            };
            pins_cmd2_dat {
                pinmux = <0x8E01>;
                input-schmitt-enable;
            };
            pins_cmd3_dat {
                pinmux = <0x8F01>;
                input-schmitt-enable;
            };
        };
        aud_gpio_i2s0_off {
            phandle = <0x50>;
            pins_cmd_dat {
                pinmux = <0x2800>;
            };
        };
        aud_gpio_i2s0_on {
            phandle = <0x51>;
            pins_cmd_dat {
                pinmux = <0x2802>;
            };
        };
        aud_gpio_i2s1_off {
            phandle = <0x52>;
        };
        aud_gpio_i2s1_on {
            phandle = <0x53>;
        };
        aud_gpio_i2s2_off {
            phandle = <0x54>;
        };
        aud_gpio_i2s2_on {
            phandle = <0x55>;
        };
        aud_gpio_i2s3_off {
            phandle = <0x56>;
            pins_cmd_dat {
                pinmux = <0x2500 0x2600 0x2400>;
            };
        };
        aud_gpio_i2s3_on {
            phandle = <0x57>;
            pins_cmd_dat {
                pinmux = <0x2502 0x2602 0x2402>;
            };
        };
        vow_dat_miso_off {
            phandle = <0x58>;
            pins_cmd1_dat {
                pinmux = <0x8E00>;
            };
        };
        vow_dat_miso_on {
            phandle = <0x59>;
            pins_cmd1_dat {
                pinmux = <0x8E04>;
            };
        };
        vow_clk_miso_off {
            phandle = <0x5A>;
            pins_cmd3_dat {
                pinmux = <0x8F00>;
            };
        };
        vow_clk_miso_on {
            phandle = <0x5B>;
            pins_cmd3_dat {
                pinmux = <0x8F04>;
            };
        };
        mmc0default {
            phandle = <0x3A>;
            pins_cmd_dat {
                pinmux = <0x7B01 0x8001 0x7D01 0x8401 0x7E01 0x8101 0x7F01 0x8201 0x7A01>;
                input-enable;
                drive-strength = <0x4>;
                bias-pull-up = <0x65>;
            };
            pins_clk {
                pinmux = <0x7C01>;
                drive-strength = <0x4>;
                bias-pull-down = <0x66>;
            };
            pins_ds {
                pinmux = <0x8301>;
                drive-strength = <0x4>;
                bias-pull-down = <0x66>;
            };
            pins_rst {
                pinmux = <0x8501>;
                drive-strength = <0x4>;
                bias-pull-up = <0x65>;
            };
        };
        mmc0@0 {
            phandle = <0x3B>;
            pins_cmd_dat {
                pinmux = <0x7B01 0x8001 0x7D01 0x8401 0x7E01 0x8101 0x7F01 0x8201 0x7A01>;
                input-enable;
                drive-strength = <0x4>;
            };
            pins_clk {
                pinmux = <0x7C01>;
                drive-strength = <0x4>;
            };
            pins_ds {
                pinmux = <0x8301>;
                drive-strength = <0x4>;
            };
            pins_rst {
                pinmux = <0x8501>;
                drive-strength = <0x4>;
            };
        };
        mmc0@1 {
            phandle = <0x3C>;
            pins_cmd_dat {
                pinmux = <0x7B01 0x8001 0x7D01 0x8401 0x7E01 0x8101 0x7F01 0x8201 0x7A01>;
                input-enable;
                drive-strength = <0x4>;
                bias-pull-down = <0x66>;
            };
            pins_clk {
                pinmux = <0x7C01>;
                drive-strength = <0x4>;
                bias-pull-down = <0x66>;
            };
            pins_ds {
                pinmux = <0x8301>;
                drive-strength = <0x4>;
                bias-pull-down = <0x66>;
            };
            pins_rst {
                pinmux = <0x8501>;
                drive-strength = <0x4>;
                bias-pull-up = <0x65>;
            };
        };
        mmc1default {
            phandle = <0x3E>;
            pins_cmd_dat {
                pinmux = <0xA401 0xA301 0xA201 0xA101 0xAA01>;
                input-enable;
                drive-strength = <0x3>;
                bias-pull-up = <0x65>;
            };
            pins_clk {
                pinmux = <0xAB01>;
                drive-strength = <0x3>;
                bias-pull-down = <0x66>;
            };
            pins_insert {
                pinmux = <0x1200>;
                bias-pull-up;
            };
        };
        mmc1@0 {
            phandle = <0x3F>;
            pins_cmd_dat {
                pinmux = <0xA401 0xA301 0xA201 0xA101 0xAA01>;
                input-enable;
                drive-strength = <0x3>;
            };
            pins_clk {
                pinmux = <0xAB01>;
                drive-strength = <0x3>;
            };
        };
        mmc1@1 {
            phandle = <0x40>;
            pins_cmd_dat {
                pinmux = <0xA401 0xA301 0xA201 0xA101 0xAA01>;
                input-enable;
                drive-strength = <0x3>;
                bias-pull-down = <0x66>;
            };
            pins_clk {
                pinmux = <0xAB01>;
                drive-strength = <0x3>;
                bias-pull-down = <0x66>;
            };
        };
    };
    sleep@10006000 {
        compatible = "mediatek,sleep";
        reg = <0x0 0x10006000 0x0 0x1000>;
        interrupts = <0x0 0xC3 0x8>;
        phandle = <0x7A>;
    };
    toprgu@10007000 {
        compatible = "mediatek,mt6768-wdt", "mediatek,mt6589-wdt", "mediatek,toprgu", "syscon", "simple-mfd";
        reg = <0x0 0x10007000 0x0 0x1000>;
        interrupts = <0x0 0x9C 0x8>;
        mediatek,rg_dfd_timeout = <0xA0>;
        #reset-cells = <0x1>;
        phandle = <0x7B>;
        reboot-mode {
            compatible = "syscon-reboot-mode";
            offset = <0x24>;
            mask = <0xF>;
            mode-charger = <0x1>;
            mode-recovery = <0x2>;
            mode-bootloader = <0x3>;
            mode-dm-verity-dev-corrupt = <0x4>;
            mode-kpoc = <0x5>;
            mode-ddr-reserve = <0x6>;
            mode-meta = <0x7>;
            mode-rpmbpk = <0x8>;
        };
    };
    clocks {
        clk26m {
            compatible = "fixed-clock";
            #clock-cells = <0x0>;
            clock-frequency = <0x18CBA80>;
            phandle = <0x15>;
        };
        clk13m {
            compatible = "fixed-clock";
            #clock-cells = <0x0>;
            clock-frequency = <0xC65D40>;
            phandle = <0x24>;
        };
        clk32k {
            compatible = "fixed-clock";
            #clock-cells = <0x0>;
            clock-frequency = <0x7D00>;
            phandle = <0x7C>;
        };
    };
    dcm {
        compatible = "mediatek,dcm";
        phandle = <0x7D>;
    };
    hacc@1000a000 {
        compatible = "mediatek,hacc";
        reg = <0x0 0x1000A000 0x0 0x1000>;
        interrupts = <0x0 0xCB 0x8>;
    };
    eint@1000b000 {
        compatible = "mediatek,eint";
        reg = <0x0 0x1000B000 0x0 0x1000>;
        interrupts = <0x0 0xBA 0x4>;
        phandle = <0x1F>;
    };
    apmixed@1000c000 {
        compatible = "mediatek,apmixed", "syscon";
        reg = <0x0 0x1000C000 0x0 0x1000>;
        #clock-cells = <0x1>;
        phandle = <0x46>;
    };
    fhctl@1000ce00 {
        compatible = "mediatek,fhctl";
        reg = <0x0 0x1000CE00 0x0 0x200>;
    };
    pwrap@1000d000 {
        compatible = "mediatek,mt6768-pwrap";
        reg = <0x0 0x1000D000 0x0 0x1000>;
        reg-names = "pwrap";
        interrupts = <0x0 0xC2 0x4>;
        clocks = <0x15 0x15>;
        clock-names = "spi", "wrap";
        phandle = <0x23>;
        mt6358-pmic {
            compatible = "mediatek,mt6358-pmic";
            interrupt-parent = <0x20>;
            interrupts = <0x90 0x4 0x90 0x0>;
            status = "okay";
            interrupt-controller;
            #interrupt-cells = <0x2>;
            mediatek,num-pmic-irqs = <0x91>;
            mediatek,pmic-irqs = <0x0 0x0 0x1 0x0 0x2 0x0 0x3 0x0 0x4 0x0 0x5 0x0 0x6 0x0 0x7 0x0 0x8 0x0 0x9 0x0 0x10 0x1 0x11 0x1 0x12 0x1 0x13 0x1 0x14 0x1 0x15 0x1 0x16 0x1 0x17 0x1 0x18 0x1 0x19 0x1 0x1A 0x1 0x1B 0x1 0x1C 0x1 0x1D 0x1 0x1E 0x1 0x1F 0x1 0x20 0x1 0x21 0x1 0x22 0x1 0x23 0x1 0x24 0x1 0x25 0x1 0x26 0x1 0x27 0x1 0x28 0x1 0x29 0x1 0x2A 0x1 0x2B 0x1 0x2C 0x1 0x2D 0x1 0x2E 0x1 0x30 0x2 0x31 0x2 0x32 0x2 0x33 0x2 0x34 0x2 0x35 0x2 0x36 0x2 0x37 0x2 0x40 0x3 0x50 0x4 0x51 0x4 0x52 0x4 0x53 0x4 0x54 0x4 0x55 0x4 0x56 0x4 0x57 0x4 0x58 0x4 0x59 0x4 0x5A 0x4 0x5B 0x4 0x5C 0x4 0x60 0x4 0x61 0x4 0x62 0x4 0x63 0x4 0x64 0x4 0x70 0x5 0x71 0x5 0x72 0x5 0x73 0x5 0x74 0x5 0x75 0x5 0x76 0x5 0x77 0x5 0x80 0x6 0x85 0x6 0x86 0x6 0x87 0x6 0x90 0x7>;
            interrupt-names = "vproc11_oc", "vproc12_oc", "vcore_oc", "vgpu_oc", "vmodem_oc", "vdram1_oc", "vs1_oc", "vs2_oc", "vpa_oc", "vcore_preoc", "vfe28_oc", "vxo22_oc", "vrf18_oc", "vrf12_oc", "vefuse_oc", "vcn33_oc", "vcn28_oc", "vcn18_oc", "vcama1_oc", "vcama2_oc", "vcamd_oc", "vcamio_oc", "vldo28_oc", "va12_oc", "vaux18_oc", "vaud28_oc", "vio28_oc", "vio18_oc", "vsram_proc11_oc", "vsram_proc12_oc", "vsram_others_oc", "vsram_gpu_oc", "vdram2_oc", "vmc_oc", "vmch_oc", "vemc_oc", "vsim1_oc", "vsim2_oc", "vibr_oc", "vusb_oc", "vbif28_oc", "pwrkey", "homekey", "pwrkey_r", "homekey_r", "ni_lbat_int", "chrdet", "chrdet_edge", "vcdt_hv_det", "rtc", "fg_bat0_h", "fg_bat0_l", "fg_cur_h", "fg_cur_l", "fg_zcv", "fg_bat1_h", "fg_bat1_l", "fg_n_charge_l", "fg_iavg_h", "fg_iavg_l", "fg_time_h", "fg_discharge", "fg_charge", "baton_lv", "baton_ht", "baton_bat_in", "baton_bat_out", "bif", "bat_h", "bat_l", "bat2_h", "bat2_l", "bat_temp_h", "bat_temp_l", "auxadc_imp", "nag_c_dltv", "audio", "accdet", "accdet_eint0", "accdet_eint1", "spi_cmd_alert";
            phandle = <0x7E>;
            mt-pmic {
                compatible = "mediatek,mt-pmic";
                interrupts = <0x30 0x4 0x32 0x4 0x31 0x4 0x33 0x4 0x70 0x4 0x71 0x4 0x52 0x4 0x53 0x4>;
                interrupt-names = "pwrkey", "pwrkey_r", "homekey", "homekey_r", "bat_h", "bat_l", "fg_cur_h", "fg_cur_l";
                phandle = <0x7F>;
            };
            mt635x-auxadc {
                compatible = "mediatek,mt6358-auxadc";
                #io-channel-cells = <0x1>;
                phandle = <0x21>;
                batadc {
                    channel = <0x0>;
                    resistance-ratio = <0x3 0x1>;
                    avg-num = <0x80>;
                };
                vcdt {
                    channel = <0x2>;
                };
                bat_temp {
                    channel = <0x3>;
                    resistance-ratio = <0x2 0x1>;
                };
                chip_temp {
                    channel = <0x5>;
                };
                vcore_temp {
                    channel = <0x6>;
                };
                vproc_temp {
                    channel = <0x7>;
                };
                vgpu_temp {
                    channel = <0x8>;
                };
                accdet {
                    channel = <0x9>;
                };
                dcxo_volt {
                    channel = <0xA>;
                    resistance-ratio = <0x3 0x2>;
                };
                tsx_temp {
                    channel = <0xB>;
                    avg-num = <0x80>;
                };
                hpofs_cal {
                    channel = <0xC>;
                    avg-num = <0x100>;
                };
                dcxo_temp {
                    channel = <0xD>;
                    avg-num = <0x10>;
                };
                vbif {
                    channel = <0xE>;
                    resistance-ratio = <0x2 0x1>;
                };
            };
            mtk_ts_pmic {
                compatible = "mediatek,mtk_ts_pmic";
                io-channels = <0x21 0x5 0x21 0x6 0x21 0x7>;
                io-channel-names = "pmic_chip_temp", "pmic_buck1_temp", "pmic_buck2_temp";
                interconnects = <0x21 0x1>;
                #interconnect-cells = <0x1>;
                phandle = <0x80>;
            };
            mt6358regulator {
                compatible = "mediatek,mt6358-regulator";
                phandle = <0x81>;
                buck_vdram1 {
                    regulator-name = "vdram1";
                    regulator-min-microvolt = <0x7A120>;
                    regulator-max-microvolt = <0x1FDA4C>;
                    regulator-enable-ramp-delay = <0x0>;
                    phandle = <0x82>;
                };
                buck_vcore {
                    regulator-name = "vcore";
                    regulator-min-microvolt = <0x7A120>;
                    regulator-max-microvolt = <0x13BDB6>;
                    regulator-enable-ramp-delay = <0xC8>;
                    phandle = <0x29>;
                };
                buck_vpa {
                    regulator-name = "vpa";
                    regulator-min-microvolt = <0x7A120>;
                    regulator-max-microvolt = <0x37B1D0>;
                    regulator-enable-ramp-delay = <0xFA>;
                    phandle = <0x83>;
                };
                buck_vproc11 {
                    regulator-name = "vproc11";
                    regulator-min-microvolt = <0x7A120>;
                    regulator-max-microvolt = <0x13BDB6>;
                    regulator-enable-ramp-delay = <0xC8>;
                    phandle = <0x84>;
                };
                buck_vproc12 {
                    regulator-name = "vproc12";
                    regulator-min-microvolt = <0x7A120>;
                    regulator-max-microvolt = <0x13BDB6>;
                    regulator-enable-ramp-delay = <0xC8>;
                    phandle = <0x85>;
                };
                buck_vgpu {
                    regulator-name = "vgpu";
                    regulator-min-microvolt = <0x7A120>;
                    regulator-max-microvolt = <0x13BDB6>;
                    regulator-enable-ramp-delay = <0xC8>;
                    phandle = <0x86>;
                };
                buck_vs2 {
                    regulator-name = "vs2";
                    regulator-min-microvolt = <0x7A120>;
                    regulator-max-microvolt = <0x1FDA4C>;
                    regulator-enable-ramp-delay = <0x0>;
                    phandle = <0x87>;
                };
                buck_vmodem {
                    regulator-name = "vmodem";
                    regulator-min-microvolt = <0x7A120>;
                    regulator-max-microvolt = <0x13BDB6>;
                    regulator-enable-ramp-delay = <0x384>;
                    phandle = <0x28>;
                };
                buck_vs1 {
                    regulator-name = "vs1";
                    regulator-min-microvolt = <0xF4240>;
                    regulator-max-microvolt = <0x277B6C>;
                    regulator-enable-ramp-delay = <0x0>;
                    phandle = <0x88>;
                };
                ldo_vdram2 {
                    regulator-name = "vdram2";
                    regulator-min-microvolt = <0x927C0>;
                    regulator-max-microvolt = <0x1B7740>;
                    regulator-enable-ramp-delay = <0xCE4>;
                    phandle = <0x89>;
                };
                ldo_vsim1 {
                    regulator-name = "vsim1";
                    regulator-min-microvolt = <0x19F0A0>;
                    regulator-max-microvolt = <0x2F4D60>;
                    regulator-enable-ramp-delay = <0x21C>;
                    phandle = <0x8A>;
                };
                ldo_vibr {
                    regulator-name = "vibr";
                    regulator-min-microvolt = <0x124F80>;
                    regulator-max-microvolt = <0x325AA0>;
                    regulator-enable-ramp-delay = <0x3C>;
                    phandle = <0x8B>;
                };
                ldo_vrf12 {
                    regulator-name = "vrf12";
                    regulator-min-microvolt = <0x124F80>;
                    regulator-max-microvolt = <0x124F80>;
                    regulator-enable-ramp-delay = <0x78>;
                    phandle = <0x8C>;
                };
                ldo_vio18 {
                    regulator-name = "vio18";
                    regulator-min-microvolt = <0x1B7740>;
                    regulator-max-microvolt = <0x1B7740>;
                    regulator-enable-ramp-delay = <0xA8C>;
                    regulator-always-on;
                    phandle = <0x8D>;
                };
                ldo_vusb {
                    regulator-name = "vusb";
                    regulator-min-microvolt = <0x2DC6C0>;
                    regulator-max-microvolt = <0x2F4D60>;
                    regulator-enable-ramp-delay = <0x10E>;
                    phandle = <0x8E>;
                };
                ldo_vcamio {
                    regulator-name = "vcamio";
                    regulator-min-microvolt = <0x1B7740>;
                    regulator-max-microvolt = <0x1B7740>;
                    regulator-enable-ramp-delay = <0x10E>;
                    phandle = <0x8F>;
                };
                ldo_vcamd {
                    regulator-name = "vcamd";
                    regulator-min-microvolt = <0xDBBA0>;
                    regulator-max-microvolt = <0x1B7740>;
                    regulator-enable-ramp-delay = <0x10E>;
                    phandle = <0x90>;
                };
                ldo_vcn18 {
                    regulator-name = "vcn18";
                    regulator-min-microvolt = <0x1B7740>;
                    regulator-max-microvolt = <0x1B7740>;
                    regulator-enable-ramp-delay = <0x10E>;
                    phandle = <0x91>;
                };
                ldo_vfe28 {
                    regulator-name = "vfe28";
                    regulator-min-microvolt = <0x2AB980>;
                    regulator-max-microvolt = <0x2AB980>;
                    regulator-enable-ramp-delay = <0x10E>;
                    phandle = <0x92>;
                };
                ldo_vsram_proc11 {
                    regulator-name = "vsram_proc11";
                    regulator-min-microvolt = <0x7A120>;
                    regulator-max-microvolt = <0x13BDB6>;
                    regulator-enable-ramp-delay = <0xF0>;
                    phandle = <0x93>;
                };
                ldo_vcn28 {
                    regulator-name = "vcn28";
                    regulator-min-microvolt = <0x2AB980>;
                    regulator-max-microvolt = <0x2AB980>;
                    regulator-enable-ramp-delay = <0x10E>;
                    phandle = <0x94>;
                };
                ldo_vsram_others {
                    regulator-name = "vsram_others";
                    regulator-min-microvolt = <0x7A120>;
                    regulator-max-microvolt = <0x13BDB6>;
                    regulator-enable-ramp-delay = <0xF0>;
                    phandle = <0x95>;
                };
                ldo_vsram_gpu {
                    regulator-name = "vsram_gpu";
                    regulator-min-microvolt = <0x7A120>;
                    regulator-max-microvolt = <0x13BDB6>;
                    regulator-enable-ramp-delay = <0xF0>;
                    phandle = <0x96>;
                };
                ldo_vxo22 {
                    regulator-name = "vxo22";
                    regulator-min-microvolt = <0x2191C0>;
                    regulator-max-microvolt = <0x2191C0>;
                    regulator-enable-ramp-delay = <0x78>;
                    phandle = <0x97>;
                };
                ldo_vefuse {
                    regulator-name = "vefuse";
                    regulator-min-microvolt = <0x19F0A0>;
                    regulator-max-microvolt = <0x1CFDE0>;
                    regulator-enable-ramp-delay = <0x10E>;
                    phandle = <0x98>;
                };
                ldo_vaux18 {
                    regulator-name = "vaux18";
                    regulator-min-microvolt = <0x1B7740>;
                    regulator-max-microvolt = <0x1B7740>;
                    regulator-enable-ramp-delay = <0x10E>;
                    phandle = <0x99>;
                };
                ldo_vmch {
                    regulator-name = "vmch";
                    regulator-min-microvolt = <0x2C4020>;
                    regulator-max-microvolt = <0x325AA0>;
                    regulator-enable-ramp-delay = <0x3C>;
                    phandle = <0x9A>;
                };
                ldo_vbif28 {
                    regulator-name = "vbif28";
                    regulator-min-microvolt = <0x2AB980>;
                    regulator-max-microvolt = <0x2AB980>;
                    regulator-enable-ramp-delay = <0x10E>;
                    phandle = <0x9B>;
                };
                ldo_vsram_proc12 {
                    regulator-name = "vsram_proc12";
                    regulator-min-microvolt = <0x7A120>;
                    regulator-max-microvolt = <0x13BDB6>;
                    regulator-enable-ramp-delay = <0xF0>;
                    phandle = <0x9C>;
                };
                ldo_vcama1 {
                    regulator-name = "vcama1";
                    regulator-min-microvolt = <0x1B7740>;
                    regulator-max-microvolt = <0x2DC6C0>;
                    regulator-enable-ramp-delay = <0x10E>;
                    phandle = <0x9D>;
                };
                ldo_vemc {
                    regulator-name = "vemc";
                    regulator-min-microvolt = <0x2C4020>;
                    regulator-max-microvolt = <0x325AA0>;
                    regulator-enable-ramp-delay = <0x3C>;
                    phandle = <0x3D>;
                };
                ldo_vio28 {
                    regulator-name = "vio28";
                    regulator-min-microvolt = <0x2AB980>;
                    regulator-max-microvolt = <0x2AB980>;
                    regulator-enable-ramp-delay = <0x10E>;
                    regulator-always-on;
                    phandle = <0x9E>;
                };
                ldo_va12 {
                    regulator-name = "va12";
                    regulator-min-microvolt = <0x124F80>;
                    regulator-max-microvolt = <0x124F80>;
                    regulator-enable-ramp-delay = <0x10E>;
                    phandle = <0x9F>;
                };
                ldo_vrf18 {
                    regulator-name = "vrf18";
                    regulator-min-microvolt = <0x1B7740>;
                    regulator-max-microvolt = <0x1B7740>;
                    regulator-enable-ramp-delay = <0x78>;
                    phandle = <0xA0>;
                };
                ldo_vcn33_bt {
                    regulator-name = "vcn33_bt";
                    regulator-min-microvolt = <0x325AA0>;
                    regulator-max-microvolt = <0x3567E0>;
                    regulator-enable-ramp-delay = <0x10E>;
                    phandle = <0xA1>;
                };
                ldo_vcn33_wifi {
                    regulator-name = "vcn33_wifi";
                    regulator-min-microvolt = <0x325AA0>;
                    regulator-max-microvolt = <0x3567E0>;
                    regulator-enable-ramp-delay = <0x10E>;
                    phandle = <0xA2>;
                };
                ldo_vcama2 {
                    regulator-name = "vcama2";
                    regulator-min-microvolt = <0x1B7740>;
                    regulator-max-microvolt = <0x2DC6C0>;
                    regulator-enable-ramp-delay = <0x10E>;
                    phandle = <0xA3>;
                };
                ldo_vmc {
                    regulator-name = "vmc";
                    regulator-min-microvolt = <0x1B7740>;
                    regulator-max-microvolt = <0x325AA0>;
                    regulator-enable-ramp-delay = <0x3C>;
                    phandle = <0x42>;
                };
                ldo_vldo28 {
                    regulator-name = "vldo28";
                    regulator-min-microvolt = <0x2AB980>;
                    regulator-max-microvolt = <0x2DC6C0>;
                    regulator-enable-ramp-delay = <0x10E>;
                    phandle = <0xA4>;
                };
                ldo_vaud28 {
                    regulator-name = "vaud28";
                    regulator-min-microvolt = <0x2AB980>;
                    regulator-max-microvolt = <0x2AB980>;
                    regulator-enable-ramp-delay = <0x10E>;
                    phandle = <0xA5>;
                };
                ldo_vsim2 {
                    regulator-name = "vsim2";
                    regulator-min-microvolt = <0x19F0A0>;
                    regulator-max-microvolt = <0x2F4D60>;
                    regulator-enable-ramp-delay = <0x21C>;
                    phandle = <0xA6>;
                };
                ldo_va09 {
                    regulator-name = "va09";
                    regulator-min-microvolt = <0xDBBA0>;
                    regulator-max-microvolt = <0xDBBA0>;
                    regulator-enable-ramp-delay = <0x108>;
                    regulator-boot-on;
                    phandle = <0xA7>;
                };
                VMCH_EINT_HIGH {
                    regulator-name = "mt6358_vmch_eint_high";
                    regulator-min-microvolt = <0x2C4020>;
                    regulator-max-microvolt = <0x325AA0>;
                    regulator-enable-ramp-delay = <0x3C>;
                    phandle = <0xA8>;
                };
                VMCH_EINT_LOW {
                    regulator-name = "mt6358_vmch_eint_low";
                    regulator-min-microvolt = <0x2C4020>;
                    regulator-max-microvolt = <0x325AA0>;
                    regulator-enable-ramp-delay = <0x3C>;
                    phandle = <0x41>;
                };
            };
            mt6358_rtc {
                compatible = "mediatek,mt6358-rtc";
                bootmode = <0x22>;
                interrupts = <0x40 0x0>;
                interrupt-names = "rtc";
                base = <0x580>;
                apply-lpsd-solution;
                phandle = <0xA9>;
            };
            mt6358_misc {
                compatible = "mediatek,mt6358-misc";
                base = <0x580>;
                apply-lpsd-solution;
                dcxo-switch;
                phandle = <0xAA>;
            };
        };
    };
    pwraphal@ {
        compatible = "mediatek,pwraph";
        mediatek,pwrap-regmap = <0x23>;
        phandle = <0xAB>;
    };
    pwrap_mpu@1000d000 {
        compatible = "mediatek,pwrap_mpu";
        reg = <0x0 0x1000D000 0x0 0x1000>;
    };
    pwrap_p2p@1005cb000 {
        compatible = "mediatek,pwrap_p2p";
        reg = <0x0 0x105CB000 0x0 0x1000>;
    };
    pwrap_md32@10448000 {
        compatible = "mediatek,pwrap_md32";
        reg = <0x0 0x10448000 0x0 0x1000>;
    };
    sleep_reg_md@1000f000 {
        compatible = "mediatek,sleep_reg_md";
        reg = <0x0 0x1000F000 0x0 0x1000>;
    };
    kp@10010000 {
        compatible = "mediatek,kp";
        reg = <0x0 0x10010000 0x0 0x1000>;
        interrupts = <0x0 0x49 0x2>;
        clocks = <0x15>;
        clock-names = "kpd";
        mediatek,boot_mode = <0x1>;
        phandle = <0xAC>;
    };
    mrdump_ext_rst {
        compatible = "mediatek, mrdump_disable";
        mode = "IRQ";
        status = "okay";
        phandle = <0xAD>;
    };
    topmisc@10011000 {
        compatible = "mediatek,topmisc";
        reg = <0x0 0x10011000 0x0 0x1000>;
    };
    dvfsrc@10012000 {
        compatible = "mediatek,dvfsrc";
        reg = <0x0 0x10012000 0x0 0x1000 0x0 0x110B80 0x0 0x80>;
        phandle = <0xAE>;
    };
    mbist_ao@10013000 {
        compatible = "mediatek,mbist_ao";
        reg = <0x0 0x10013000 0x0 0x1000>;
    };
    apcldmain_ao@10014000 {
        compatible = "mediatek,apcldmain_ao";
        reg = <0x0 0x10014000 0x0 0x400>;
    };
    apcldmaout_ao@10014400 {
        compatible = "mediatek,apcldmaout_ao";
        reg = <0x0 0x10014400 0x0 0x400>;
    };
    apcldmamisc_ao@10014800 {
        compatible = "mediatek,apcldmamisc_ao";
        reg = <0x0 0x10014800 0x0 0x400>;
    };
    apcldmamisc_ao@10014c00 {
        compatible = "mediatek,apcldmamisc_ao";
        reg = <0x0 0x10014C00 0x0 0x400>;
    };
    ddrphy@10015000 {
        compatible = "mediatek,ddrphy";
        reg = <0x0 0x10015000 0x0 0x1000>;
    };
    aes_top0@10016000 {
        compatible = "mediatek,aes_top0";
        reg = <0x0 0x10016000 0x0 0x1000>;
    };
    systimer@10017000 {
        compatible = "mediatek,mt6768-timer", "mediatek,mt6765-timer", "mediatek,sys_timer";
        reg = <0x0 0x10017000 0x0 0x1000>;
        reg-names = "sys_timer_base";
        interrupts = <0x0 0xCF 0x4>;
        clocks = <0x24>;
        phandle = <0xAF>;
    };
    modem_temp_share@10018000 {
        compatible = "mediatek,modem_temp_share";
        reg = <0x0 0x10018000 0x0 0x1000>;
    };
    security_ao@1001a000 {
        compatible = "mediatek,security_ao";
        reg = <0x0 0x1001A000 0x0 0x1000>;
    };
    topckgen_ao@1001b000 {
        compatible = "mediatek,topckgen_ao";
        reg = <0x0 0x1001B000 0x0 0x1000>;
    };
    iocfg_0@10002000 {
        compatible = "mediatek,iocfg_0";
        reg = <0x0 0x10002000 0x0 0x200>;
    };
    iocfg_1@10002200 {
        compatible = "mediatek,iocfg_1";
        reg = <0x0 0x10002200 0x0 0x200>;
    };
    iocfg_2@10002400 {
        compatible = "mediatek,iocfg_2";
        reg = <0x0 0x10002400 0x0 0x200>;
    };
    iocfg_3@10002600 {
        compatible = "mediatek,iocfg_3";
        reg = <0x0 0x10002600 0x0 0x200>;
    };
    iocfg_4@10002800 {
        compatible = "mediatek,iocfg_4";
        reg = <0x0 0x10002800 0x0 0x200>;
    };
    iocfg_5@10002a00 {
        compatible = "mediatek,iocfg_5";
        reg = <0x0 0x10002A00 0x0 0x200>;
    };
    mdcldmain_ao@10015000 {
        compatible = "mediatek,mdcldmain_ao";
        reg = <0x0 0x10015000 0x0 0x400>;
    };
    mdcldmaout_ao@10015400 {
        compatible = "mediatek,mdcldmaout_ao";
        reg = <0x0 0x10015400 0x0 0x400>;
    };
    mdcldmamisc_ao@10015800 {
        compatible = "mediatek,mdcldmamisc_ao";
        reg = <0x0 0x10015800 0x0 0x400>;
    };
    sys_cirq@10204000 {
        compatible = "mediatek,sys_cirq";
        reg = <0x0 0x10204000 0x0 0x1000>;
        mediatek,cirq_num = <0xE8>;
        mediatek,spi_start_offset = <0x40>;
        interrupts = <0x0 0x127 0x8>;
    };
    mcucfg_mp0_counter@0c530000 {
        compatible = "mediatek,mcucfg_mp0_counter";
        reg = <0x0 0xC530000 0x0 0x10000>;
    };
    mcucfg@0c530000 {
        compatible = "mediatek,mcucfg";
        reg = <0x0 0xC530000 0x0 0x10000>;
        phandle = <0xB0>;
    };
    m4u@10205000 {
        cell-index = <0x0>;
        compatible = "mediatek,m4u";
        reg = <0x0 0x10205000 0x0 0x1000>;
        interrupts = <0x0 0xAE 0x8>;
        clocks = <0x25 0x1>;
        clock-names = "ISP_CLK_IMG_DIP";
    };
    devapc@10207000 {
        compatible = "mediatek,mt6768-devapc";
        reg = <0x0 0x10207000 0x0 0x1000 0x0 0x1000E000 0x0 0x1000 0x0 0x10033000 0x0 0x1000 0x0 0x10C000 0x0 0x1000>;
        interrupts = <0x0 0x9F 0x8>;
        clocks = <0x26 0x28>;
        clock-names = "devapc-infra-clock";
    };
    hwrng {
        compatible = "mediatek,mt67xx-rng";
        phandle = <0xB1>;
    };
    focaltech_fp {
        compatible = "focaltech,focaltech_fp";
        phandle = <0xB2>;
    };
    bus_dbg@10208000 {
        compatible = "mediatek,bus_dbg-v2";
        reg = <0x0 0x10208000 0x0 0x1000 0x0 0x10001000 0x0 0x1000>;
        mediatek,bus_dbg_con_offset = <0x2FC>;
        interrupts = <0x0 0x9E 0x8>;
    };
    ap_ccif0@10209000 {
        compatible = "mediatek,ap_ccif0";
        reg = <0x0 0x10209000 0x0 0x1000>;
        interrupts = <0x0 0xA4 0x8>;
    };
    md_ccif0@1020a000 {
        compatible = "mediatek,md_ccif0";
        reg = <0x0 0x1020A000 0x0 0x1000>;
    };
    ap_ccif1@1020b000 {
        compatible = "mediatek,ap_ccif1";
        reg = <0x0 0x1020B000 0x0 0x1000>;
        interrupts = <0x0 0xA6 0x8>;
    };
    md_ccif1@1020c000 {
        compatible = "mediatek,md_ccif1";
        reg = <0x0 0x1020C000 0x0 0x1000>;
    };
    infra_mbist@1020d000 {
        compatible = "mediatek,infra_mbist";
        reg = <0x0 0x1020D000 0x0 0x1000>;
    };
    infracfg@1020e000 {
        compatible = "mediatek,infracfg";
        reg = <0x0 0x1020E000 0x0 0x1000>;
    };
    efuse@11c10000 {
        compatible = "mediatek,devinfo";
        reg = <0x0 0x11C10000 0x0 0x10000>;
        #address-cells = <0x1>;
        #size-cells = <0x1>;
        phandle = <0x38>;
        segment@78 {
            reg = <0x78 0x4>;
            phandle = <0x61>;
        };
    };
    trng@1020f000 {
        compatible = "mediatek,trng";
        reg = <0x0 0x1020F000 0x0 0x1000>;
        interrupts = <0x0 0xB0 0x8>;
    };
    dxcc_sec@10210000 {
        compatible = "mediatek,dxcc_sec";
        reg = <0x0 0x10210000 0x0 0x1000>;
        interrupts = <0x0 0xB1 0x4>;
    };
    mcupm_sram2@10211000 {
        compatible = "mediatek,mcupm_sram2";
        reg = <0x0 0x10211000 0x0 0x1000>;
    };
    cq_dma@10212000 {
        compatible = "mediatek,mt-cqdma-v1";
        reg = <0x0 0x10212000 0x0 0x80 0x0 0x10212080 0x0 0x80 0x0 0x10212100 0x0 0x80>;
        interrupts = <0x0 0x86 0x8 0x0 0x87 0x8 0x0 0x88 0x8>;
        nr_channel = <0x3>;
        clocks = <0x26 0x43>;
        clock-names = "cqdma";
    };
    mcupm_sram3@10213000 {
        compatible = "mediatek,mcupm_sram3";
        reg = <0x0 0x10213000 0x0 0x1000>;
    };
    sramrom@10214000 {
        compatible = "mediatek,sramrom";
        reg = <0x0 0x10214000 0x0 0x1000>;
    };
    mcupm_reg@10216000 {
        compatible = "mediatek,mcupm_reg";
        reg = <0x0 0x10216000 0x0 0x1000>;
    };
    mcupm_sram0@10217000 {
        compatible = "mediatek,mcupm_sram0";
        reg = <0x0 0x10217000 0x0 0x1000>;
    };
    mcupm_sram1@10218000 {
        compatible = "mediatek,mcupm_sram1";
        reg = <0x0 0x10218000 0x0 0x1000>;
    };
    emi@10219000 {
        compatible = "mediatek,emi";
        reg = <0x0 0x10219000 0x0 0x1000 0x0 0x10226000 0x0 0x1000 0x0 0x1022D000 0x0 0x1000 0x0 0x10235000 0x0 0x1000 0x0 0x1020E000 0x0 0x1000>;
        interrupts = <0x0 0xA1 0x8>;
    };
    chn_emi@1021a000 {
        compatible = "mediatek,chn_emi";
        reg = <0x0 0x1021A000 0x0 0x1000>;
    };
    apcldmain@1021b000 {
        compatible = "mediatek,apcldmain";
        reg = <0x0 0x1021B000 0x0 0x100>;
    };
    apcldmain@1021b100 {
        compatible = "mediatek,apcldmain";
        reg = <0x0 0x1021B100 0x0 0x100>;
    };
    apcldmaout@1021b400 {
        compatible = "mediatek,apcldmaout";
        reg = <0x0 0x1021B400 0x0 0x100>;
    };
    apcldmaout@1021b500 {
        compatible = "mediatek,apcldmaout";
        reg = <0x0 0x1021B500 0x0 0x100>;
    };
    apcldmamisc@1021b800 {
        compatible = "mediatek,apcldmamisc";
        reg = <0x0 0x1021B800 0x0 0x100>;
        interrupts = <0x0 0xB4 0x4>;
    };
    apcldmamisc@1021b900 {
        compatible = "mediatek,apcldmamisc";
        reg = <0x0 0x1021B900 0x0 0x400>;
    };
    mdcldmain@1021c000 {
        compatible = "mediatek,mdcldmain";
        reg = <0x0 0x1021C000 0x0 0x400>;
    };
    mdcldmaout@1021c400 {
        compatible = "mediatek,mdcldmaout";
        reg = <0x0 0x1021C400 0x0 0x400>;
    };
    mdcldmamisc@1021c000 {
        compatible = "mediatek,mdcldmamisc";
        reg = <0x0 0x1021C000 0x0 0x1000>;
    };
    mdcldmamisc@1021c900 {
        compatible = "mediatek,mdcldmamisc";
        reg = <0x0 0x1021C900 0x0 0x400>;
    };
    ccifdriver@10209000 {
        compatible = "mediatek,ccci_ccif";
        reg = <0x0 0x10209000 0x0 0x1000 0x0 0x1020A000 0x0 0x1000>;
        mediatek,sram_size = <0x200>;
        interrupts = <0x0 0xA4 0x8 0x0 0xA5 0x8>;
        clocks = <0x26 0x29 0x26 0x2C 0x26 0x23 0x26 0x24 0x26 0x51 0x26 0x52>;
        clock-names = "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md";
        phandle = <0xB3>;
    };
    cldmadriver@10014000 {
        compatible = "mediatek,ccci_cldma";
        reg = <0x0 0x10014000 0x0 0x1000 0x0 0x1021B000 0x0 0x1000>;
        interrupts = <0x0 0xB4 0x4>;
        mediatek,cldma_capability = <0x6>;
        mediatek,md_generation = <0x1895>;
        mediatek,platform = <0x1A53>;
        clocks = <0x26 0x32>;
        clock-names = "infra-cldma-bclk";
        cldma-infracfg = <0x26>;
        phandle = <0xB4>;
    };
    mddriver@10014000 {
        compatible = "mediatek,mddriver", "mediatek,mddriver-mt6768";
        reg = <0x0 0x10014000 0x0 0x1000 0x0 0x1021B000 0x0 0x1000 0x0 0x10209000 0x0 0x1000 0x0 0x1020A000 0x0 0x1000>;
        interrupts = <0x0 0xB4 0x4 0x0 0xA4 0x8 0x0 0xA5 0x8 0x0 0x4B 0x2>;
        mediatek,mdhif_type = <0x3>;
        mediatek,md_id = <0x0>;
        mediatek,ap_plat_info = <0x1A70>;
        mediatek,md_generation = <0x1895>;
        mediatek,offset_apon_md1 = <0x1C24>;
        mediatek,cldma_capability = <0x6>;
        clocks = <0x27 0x0 0x26 0x32 0x26 0x29 0x26 0x2C 0x26 0x23 0x26 0x24 0x26 0x51 0x26 0x52>;
        clock-names = "scp-sys-md1-main", "infra-cldma-bclk", "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md";
        _vmodem-supply = <0x28>;
        _vcore-supply = <0x29>;
        ccci-infracfg = <0x26>;
        phandle = <0xB5>;
    };
    md_auxadc {
        compatible = "mediatek,md_auxadc";
        io-channels = <0x2A 0x2>;
        io-channel-names = "md-channel";
        phandle = <0xB6>;
    };
    bpi_bsi_slv0@1021e000 {
        compatible = "mediatek,bpi_bsi_slv0";
        reg = <0x0 0x1021E000 0x0 0x1000>;
    };
    bpi_bsi_slv1@1021f000 {
        compatible = "mediatek,bpi_bsi_slv1";
        reg = <0x0 0x1021F000 0x0 0x6000>;
    };
    bpi_bsi_slv2@10225000 {
        compatible = "mediatek,bpi_bsi_slv2";
        reg = <0x0 0x10225000 0x0 0x1000>;
    };
    emi_mpu@10226000 {
        compatible = "mediatek,emi_mpu";
        reg = <0x0 0x10226000 0x0 0x1000>;
    };
    dvfsp@10227000 {
        compatible = "mediatek,dvfsp";
        reg = <0x0 0x10227000 0x0 0x1000>;
    };
    dvfsp@00110c00 {
        compatible = "mediatek,mt6768-dvfsp";
        reg = <0x0 0x110C00 0x0 0x1400 0x0 0x110C00 0x0 0x1400>;
        state = <0x1>;
        change_flag = <0x0>;
        little-rise-time = <0x3E8>;
        little-down-time = <0x2EE>;
        big-rise-time = <0x3E8>;
        big-down-time = <0x2EE>;
        L-table = <0x6A4 0x38 0x2 0x1 0x659 0x35 0x2 0x1 0x5DC 0x30 0x2 0x1 0x5AA 0x2E 0x2 0x1 0x55F 0x2B 0x2 0x1 0x52D 0x29 0x2 0x1 0x4FB 0x27 0x2 0x1 0x497 0x22 0x2 0x1 0x44C 0x29 0x2 0x1 0x41A 0x1D 0x2 0x1 0x3E7 0x1B 0x2 0x1 0x3B6 0x19 0x2 0x1 0x384 0x17 0x2 0x1 0x352 0x15 0x4 0x1 0x306 0x13 0x4 0x1 0x1F4 0x10 0x4 0x1>;
        B-table = <0x7D0 0x48 0x1 0x1 0x79E 0x45 0x1 0x1 0x76C 0x41 0x1 0x1 0x73A 0x3D 0x1 0x1 0x708 0x3A 0x1 0x1 0x6AE 0x36 0x1 0x1 0x655 0x32 0x1 0x1 0x60C 0x30 0x2 0x1 0x5A3 0x2B 0x2 0x1 0x54A 0x27 0x2 0x1 0x4F1 0x24 0x2 0x1 0x498 0x20 0x2 0x1 0x43F 0x1D 0x2 0x1 0x3E6 0x19 0x2 0x1 0x38D 0x16 0x2 0x1 0x352 0x13 0x2 0x1>;
        CCI-table = <0x4A3 0x38 0x2 0x1 0x460 0x34 0x2 0x1 0x419 0x30 0x2 0x1 0x3F6 0x2E 0x2 0x1 0x3C1 0x2B 0x2 0x1 0x38D 0x28 0x2 0x1 0x358 0x24 0x2 0x1 0x335 0x22 0x2 0x1 0x300 0x1F 0x2 0x1 0x2DD 0x1D 0x4 0x1 0x2BA 0x1B 0x4 0x1 0x297 0x19 0x4 0x1 0x274 0x17 0x4 0x1 0x251 0x15 0x4 0x1 0x3A 0x13 0x4 0x1 0x1F4 0x10 0x4 0x1>;
        phandle = <0xB7>;
    };
    mt_cpufreq {
        compatible = "mediatek,mt-cpufreq";
        phandle = <0xB8>;
    };
    dramc@1022a000 {
        compatible = "mediatek,dramc";
        reg = <0x0 0x1022A000 0x0 0x2000 0x0 0x10232000 0x0 0x2000 0x0 0x1022C000 0x0 0x1000 0x0 0x10234000 0x0 0x1000 0x0 0x10228000 0x0 0x2000 0x0 0x10230000 0x0 0x2000 0x0 0x1022E000 0x0 0x1000 0x0 0x10236000 0x0 0x1000>;
    };
    gce@10238000 {
        compatible = "mediatek,gce", "syscon";
        reg = <0x0 0x10238000 0x0 0x4000>;
        #clock-cells = <0x1>;
        interrupts = <0x0 0xAA 0x8>;
        disp_mutex_reg = <0x14016000 0x1000>;
        g3d_config_base = <0x13000000 0x0 0xFFFF0000>;
        mmsys_config_base = <0x14000000 0x1 0xFFFF0000>;
        disp_dither_base = <0x14010000 0x2 0xFFFF0000>;
        mm_na_base = <0x14020000 0x3 0xFFFF0000>;
        imgsys_base = <0x15020000 0x4 0xFFFF0000>;
        vdec_gcon_base = <0x18800000 0x5 0xFFFF0000>;
        venc_gcon_base = <0x18810000 0x6 0xFFFF0000>;
        conn_peri_base = <0x18820000 0x7 0xFFFF0000>;
        topckgen_base = <0x18830000 0x8 0xFFFF0000>;
        kp_base = <0x18840000 0x9 0xFFFF0000>;
        scp_sram_base = <0x10000000 0xA 0xFFFF0000>;
        infra_na3_base = <0x10010000 0xB 0xFFFF0000>;
        infra_na4_base = <0x10020000 0xC 0xFFFF0000>;
        scp_base = <0x10030000 0xD 0xFFFF0000>;
        mcucfg_base = <0x10040000 0xE 0xFFFF0000>;
        gcpu_base = <0x10050000 0xF 0xFFFF0000>;
        usb0_base = <0x10200000 0x10 0xFFFF0000>;
        usb_sif_base = <0x10280000 0x11 0xFFFF0000>;
        audio_base = <0x17000000 0x12 0xFFFF0000>;
        vdec_base = <0x17010000 0x13 0xFFFF0000>;
        msdc2_base = <0x17020000 0x14 0xFFFF0000>;
        vdec1_base = <0x17030000 0x15 0xFFFF0000>;
        msdc3_base = <0x18000000 0x16 0xFFFF0000>;
        ap_dma_base = <0x18010000 0x17 0xFFFF0000>;
        gce_base = <0x18020000 0x18 0xFFFF0000>;
        vdec2_base = <0x18040000 0x19 0xFFFF0000>;
        vdec3_base = <0x18050000 0x1A 0xFFFF0000>;
        camsys_base = <0x18080000 0x1B 0xFFFF0000>;
        camsys1_base = <0x180A0000 0x1C 0xFFFF0000>;
        camsys2_base = <0x180B0000 0x1D 0xFFFF0000>;
        pwm_sw_base = <0x1100E000 0x63 0xFFFF0000>;
        mdp_rdma0_sof = <0x0>;
        mdp_ccorr0_sof = <0x1>;
        mdp_rsz0_sof = <0x2>;
        mdp_rsz1_sof = <0x3>;
        mdp_wdma_sof = <0x4>;
        mdp_wrot0_sof = <0x5>;
        mdp_tdshp0_sof = <0x6>;
        disp_ovl0_sof = <0x7>;
        disp_2l_ovl0_sof = <0x8>;
        disp_rdma0_sof = <0x9>;
        disp_wdma0_sof = <0xA>;
        disp_color0_sof = <0xB>;
        disp_ccorr0_sof = <0xC>;
        disp_aal0_sof = <0xD>;
        disp_gamma0_sof = <0xE>;
        disp_dither0_sof = <0xF>;
        disp_dsi0_sof = <0x10>;
        disp_rsz0_sof = <0x11>;
        img_dl_relay_sof = <0x12>;
        disp_pwm0_sof = <0x13>;
        mdp_rdma0_frame_done = <0x14>;
        mdp_ccorr0_frame_done = <0x15>;
        mdp_rsz0_frame_done = <0x16>;
        mdp_rsz1_frame_done = <0x17>;
        mdp_wrot0_write_frame_done = <0x18>;
        mdp_wdma_frame_done = <0x19>;
        mdp_tdshp0_frame_done = <0x1A>;
        disp_ovl0_frame_done = <0x1B>;
        disp_2l_ovl0_frame_done = <0x1C>;
        disp_rsz0_frame_done = <0x1D>;
        disp_rdma0_frame_done = <0x1E>;
        disp_wdma0_frame_done = <0x1F>;
        disp_color0_frame_done = <0x20>;
        disp_ccorr0_frame_done = <0x21>;
        disp_aal0_frame_done = <0x22>;
        disp_gamma0_frame_done = <0x23>;
        disp_dither0_frame_done = <0x24>;
        disp_dsi0_frame_done = <0x25>;
        stream_done_0 = <0x82>;
        stream_done_1 = <0x83>;
        stream_done_2 = <0x84>;
        stream_done_3 = <0x85>;
        stream_done_4 = <0x86>;
        stream_done_5 = <0x87>;
        stream_done_6 = <0x88>;
        stream_done_7 = <0x89>;
        stream_done_8 = <0x8A>;
        stream_done_9 = <0x8B>;
        buf_underrun_event_0 = <0x8C>;
        dsi0_te_event = <0x8D>;
        dsi0_irq_event = <0x8E>;
        dsi0_done_event = <0x8F>;
        disp_wdma0_rst_done = <0x93>;
        mdp_wdma_rst_done = <0x94>;
        mdp_wrot0_rst_done = <0x95>;
        mdp_rdma0_rst_done = <0x97>;
        disp_ovl0_frame_rst_done_pusle = <0x98>;
        dip_cq_thread0_frame_done = <0x101>;
        dip_cq_thread1_frame_done = <0x102>;
        dip_cq_thread2_frame_done = <0x103>;
        dip_cq_thread3_frame_done = <0x104>;
        dip_cq_thread4_frame_done = <0x105>;
        dip_cq_thread5_frame_done = <0x106>;
        dip_cq_thread6_frame_done = <0x107>;
        dip_cq_thread7_frame_done = <0x108>;
        dip_cq_thread8_frame_done = <0x109>;
        dip_cq_thread9_frame_done = <0x10A>;
        dip_cq_thread10_frame_done = <0x10B>;
        dip_cq_thread11_frame_done = <0x10C>;
        dip_cq_thread12_frame_done = <0x10D>;
        dip_cq_thread13_frame_done = <0x10E>;
        dip_cq_thread14_frame_done = <0x10F>;
        dip_cq_thread15_frame_done = <0x110>;
        dip_cq_thread16_frame_done = <0x111>;
        dip_cq_thread17_frame_done = <0x112>;
        dip_cq_thread18_frame_done = <0x113>;
        dve_frame_done = <0x114>;
        wmf_frame_done = <0x115>;
        rsc_frame_done = <0x116>;
        venc_frame_done = <0x121>;
        venc_pause_done = <0x122>;
        jpgenc_done = <0x123>;
        venc_mb_done = <0x124>;
        venc_128byte_cnt_done = <0x125>;
        isp_frame_done_b = <0x142>;
        camsv_0_pass1_done = <0x143>;
        camsv_1_pass1_done = <0x144>;
        camsv_2_pass1_done = <0x145>;
        tsf_done = <0x146>;
        seninf_0_fifo_full = <0x147>;
        seninf_1_fifo_full = <0x148>;
        seninf_2_fifo_full = <0x149>;
        seninf_3_fifo_full = <0x14A>;
        seninf_4_fifo_full = <0x14B>;
        seninf_5_fifo_full = <0x14C>;
        seninf_6_fifo_full = <0x14D>;
        seninf_7_fifo_full = <0x14E>;
        dsi0_te_from_infra = <0x382>;
        mmsys_config = <0x2B>;
        mdp_rdma0 = <0x2C>;
        mdp_rsz0 = <0x2D>;
        mdp_rsz1 = <0x2E>;
        mdp_wdma0 = <0x2F>;
        mdp_wrot0 = <0x30>;
        mdp_tdshp0 = <0x31>;
        mdp_color0 = <0x32>;
        mdp_ccorr0 = <0x33>;
        mm_mutex = <0x34>;
        sram_share_cnt = <0x1>;
        sram_share_engine = <0xD>;
        sram_share_event = <0x2C6>;
        mediatek,mailbox-gce = <0x35>;
        secure_thread = <0x6 0x8>;
        mboxes = <0x35 0x0 0x0 0x4 0x35 0x2 0x0 0x5 0x35 0x3 0x0 0x4 0x35 0x4 0x0 0x4 0x35 0x6 0x0 0x3 0x35 0x7 0xFFFFFFFF 0x2 0x36 0x8 0x0 0x4 0x36 0x9 0x0 0x4 0x36 0xA 0x0 0x1 0x35 0xB 0x0 0x1 0x35 0xC 0x0 0x1 0x35 0xD 0x0 0x1 0x35 0xE 0x0 0x1 0x35 0xF 0xFFFFFFFF 0x1>;
        clocks = <0x26 0x9 0x26 0x18 0x27 0x3>;
        clock-names = "GCE", "GCE_TIMER", "MMSYS_MTCMOS";
        gce_mbox_bdg = <0x37>;
        phandle = <0xB9>;
    };
    gce_mbox@10238000 {
        compatible = "mediatek,mt6768-gce";
        reg = <0x0 0x10238000 0x0 0x4000>;
        interrupts = <0x0 0xAA 0x8>;
        default_tokens = [02 BC 02 BD 02 BE 02 BF 02 C0 02 C6 02 C7];
        clocks = <0x26 0x9 0x26 0x18>;
        clock-names = "gce", "gce-timer";
        #mbox-cells = <0x3>;
        #gce-event-cells = <0x1>;
        #gce-subsys-cells = <0x2>;
        phandle = <0x35>;
    };
    gce_mbox_bdg {
        compatible = "mediatek,mailbox-gce-bdg";
        #mbox-cells = <0x3>;
        #gce-event-cells = <0x1>;
        #gce-subsys-cells = <0x2>;
        mboxes = <0x37 0x14 0x0 0x2 0x37 0x15 0x0 0x1>;
        phandle = <0x37>;
    };
    cmdq-bdg-test {
        compatible = "mediatek,cmdq-bdg-test";
        mediatek,gce = <0x37>;
        mboxes = <0x37 0x16 0x0 0x2 0x37 0x17 0x0 0x1>;
        token_user0 = [02 89];
        token_gpr_set4 = [02 C0];
    };
    gce_mbox_svp@10238000 {
        compatible = "mediatek,mailbox-gce-svp";
        reg = <0x0 0x10238000 0x0 0x4000>;
        interrupts = <0x0 0xAA 0x8 0x0 0xAB 0x8>;
        #mbox-cells = <0x3>;
        clocks = <0x26 0x9 0x26 0x18>;
        clock-names = "gce", "gce-timer";
        phandle = <0x36>;
    };
    ktf-cmdq-test {
        compatible = "mediatek,ktf-cmdq-test";
        mediatek,mailbox-gce = <0x35>;
        mmsys_config = <0x2B>;
        mboxes = <0x35 0x8 0x0 0x1 0x35 0x9 0xFFFFFFFF 0x1 0x35 0xA 0x0 0x1>;
        gce-event-names = "disp_rdma0_sof", "disp_rdsz0_sof", "mdp_rdma0_sof";
        gce-events = <0x35 0x9 0x35 0x11 0x35 0x0>;
        mediatek,gce-subsys = <0x63 0x1>;
        token_user0 = [02 89];
        token_gpr_set4 = [02 C0];
    };
    ap_ccif2@1023c000 {
        compatible = "mediatek,ap_ccif2";
        reg = <0x0 0x1023C000 0x0 0x1000>;
        interrupts = <0x0 0xA0 0x8>;
    };
    md_ccif2@1023d000 {
        compatible = "mediatek,md_ccif2";
        reg = <0x0 0x1023D000 0x0 0x1000>;
    };
    ap_ccif3@1023e000 {
        compatible = "mediatek,ap_ccif3";
        reg = <0x0 0x1023E000 0x0 0x1000>;
        interrupts = <0x0 0xA3 0x8>;
    };
    fingerprint {
        compatible = "mediatek,goodix-fp";
        phandle = <0xBA>;
    };
    accdet {
        compatible = "mediatek,pmic-accdet";
        phandle = <0xBB>;
    };
    mt6358_gauge {
        compatible = "mediatek,mt6358_gauge";
        bootmode = <0x22>;
        gauge_name = "gauge";
        alias_name = "MT6358";
    };
    gauge_timer {
        compatible = "mediatek,gauge_timer_service";
    };
    battery {
        compatible = "mediatek,bat_gm30";
        battery_id_gpio = <0x20 0x17 0x0>;
        DIFFERENCE_FULLOCV_ITH = <0xC8>;
        SHUTDOWN_1_TIME = <0x78>;
        KEEP_100_PERCENT = <0x1>;
        R_FG_VALUE = <0x5>;
        EMBEDDED_SEL = <0x1>;
        PMIC_SHUTDOWN_CURRENT = <0x14>;
        FG_METER_RESISTANCE = <0x64>;
        CAR_TUNE_VALUE = <0x64>;
        PMIC_MIN_VOL = <0x82DC>;
        POWERON_SYSTEM_IBOOT = <0x1F4>;
        SHUTDOWN_GAUGE0_VOLTAGE = <0x84D0>;
        TEMPERATURE_T0 = <0x32>;
        TEMPERATURE_T1 = <0x19>;
        TEMPERATURE_T2 = <0xA>;
        TEMPERATURE_T3 = <0x0>;
        TEMPERATURE_T4 = <0xFFFFFFF6>;
        TEMPERATURE_T5 = <0xFFFFFFEC>;
        g_FG_PSEUDO100_T0 = <0x5F>;
        g_FG_PSEUDO100_T1 = <0x5F>;
        g_FG_PSEUDO100_T2 = <0x5F>;
        g_FG_PSEUDO100_T3 = <0x5F>;
        g_FG_PSEUDO100_T4 = <0x5F>;
        Q_MAX_SYS_VOLTAGE_BAT0 = <0xD16>;
        Q_MAX_SYS_VOLTAGE_BAT1 = <0xD16>;
        Q_MAX_SYS_VOLTAGE_BAT2 = <0xD16>;
        Q_MAX_SYS_VOLTAGE_BAT3 = <0xD16>;
        COM_FG_METER_RESISTANCE = <0x0>;
        COM_R_FG_VALUE = <0x0>;
        enable_tmp_intr_suspend = <0x0>;
        ACTIVE_TABLE = <0x6>;
        MULTI_TEMP_GAUGE0 = <0x1>;
        battery0_profile_t0_num = <0x64>;
        battery0_profile_t0_col = <0x3>;
        battery0_profile_t0 = <0x0 0xABA4 0x3F2 0x203 0xAAF3 0x3F2 0x405 0xAA6C 0x3F1 0x608 0xA9EE 0x3EA 0x80B 0xA970 0x3F0 0xA0E 0xA8EF 0x3EB 0xC10 0xA86A 0x3F2 0xE13 0xA7EC 0x3EE 0x1016 0xA76E 0x3E8 0x1219 0xA6EF 0x3ED 0x141B 0xA671 0x3F2 0x161E 0xA5F3 0x3F2 0x1821 0xA575 0x3F2 0x1A24 0xA4F7 0x3F2 0x1C26 0xA480 0x3F9 0x1E29 0xA405 0x3FC 0x202C 0xA38F 0x3FC 0x222F 0xA313 0x3F3 0x2431 0xA29E 0x3FB 0x2634 0xA22A 0x3FC 0x2837 0xA1AD 0x3FC 0x2A3A 0xA13A 0x3FD 0x2C3C 0xA0D0 0x406 0x2E3F 0xA05C 0x406 0x3042 0x9FE9 0x408 0x3245 0x9F78 0x410 0x3447 0x9F0F 0x413 0x364A 0x9EA2 0x41E 0x384D 0x9E37 0x424 0x3A50 0x9DD4 0x429 0x3C52 0x9D6A 0x42E 0x3E55 0x9D01 0x42E 0x4058 0x9C9F 0x43A 0x425B 0x9C40 0x442 0x445D 0x9BDA 0x442 0x4660 0x9B81 0x44A 0x4863 0x9B24 0x465 0x4A66 0x9ACF 0x461 0x4C68 0x9A71 0x469 0x4E6B 0x9A1C 0x487 0x506E 0x99C8 0x489 0x5271 0x9969 0x4A5 0x5473 0x98FD 0x491 0x5676 0x987E 0x47C 0x5879 0x97F7 0x439 0x5A7C 0x977F 0x415 0x5C7E 0x971C 0x403 0x5E81 0x96CC 0x3F8 0x6084 0x9687 0x3F2 0x6287 0x9643 0x3ED 0x6489 0x95FE 0x3E8 0x668C 0x95C5 0x3E8 0x688F 0x9591 0x3EE 0x6A92 0x955C 0x3F2 0x6C94 0x9528 0x3F2 0x6E97 0x94FB 0x3EA 0x709A 0x94D1 0x3F9 0x729D 0x949E 0x3F3 0x749F 0x9473 0x3FB 0x76A2 0x9453 0x406 0x78A5 0x9429 0x406 0x7AA8 0x940A 0x40F 0x7CAA 0x93E9 0x407 0x7EAD 0x93C1 0x410 0x80B0 0x93A4 0x412 0x82B3 0x938F 0x41D 0x84B5 0x9377 0x424 0x86B8 0x935B 0x424 0x88BB 0x9346 0x428 0x8ABE 0x932C 0x429 0x8CC0 0x930D 0x424 0x8EC3 0x92DC 0x40D 0x90C6 0x92A3 0x3F0 0x92C9 0x926F 0x3EF 0x94CB 0x9248 0x3F2 0x96CE 0x9221 0x3FA 0x98D1 0x91FF 0x3FC 0x9AD4 0x91E0 0x3FC 0x9CD6 0x91B7 0x3FC 0x9ED9 0x9197 0x3FC 0xA0DC 0x9177 0x406 0xA2DF 0x9157 0x411 0xA4E1 0x912B 0x419 0xA6E4 0x90EC 0x410 0xA8E7 0x90AD 0x40E 0xAAEA 0x9070 0x40B 0xACEC 0x9035 0x41D 0xAEEF 0x8FE4 0x415 0xB0F2 0x8F9B 0x404 0xB2F5 0x8F7B 0x423 0xB4F7 0x8F60 0x448 0xB6FA 0x8F35 0x462 0xB8FD 0x8ED5 0x477 0xBB00 0x8E13 0x477 0xBD02 0x8CD5 0x47B 0xBF05 0x8B03 0x46E 0xC108 0x88A7 0x472 0xC30B 0x85D9 0x47D 0xC50D 0x825C 0x4A3 0xC710 0x821E 0x4A6>;
        battery0_profile_t1_num = <0x64>;
        battery0_profile_t1_col = <0x3>;
        battery0_profile_t1 = <0x0 0xABAE 0x4F6 0x203 0xAAF4 0x4F8 0x405 0xAA76 0x517 0x608 0xA9F9 0x532 0x80B 0xA982 0x52C 0xA0E 0xA8F7 0x514 0xC10 0xA867 0x502 0xE13 0xA7E5 0x4E3 0x1016 0xA772 0x502 0x1219 0xA6F0 0x4F9 0x141B 0xA66C 0x4F6 0x161E 0xA5F9 0x514 0x1821 0xA573 0x4F0 0x1A24 0xA4F4 0x4FF 0x1C26 0xA480 0x514 0x1E29 0xA3F6 0x4E7 0x202C 0xA383 0x4F0 0x222F 0xA309 0x4F6 0x2431 0xA29D 0x511 0x2634 0xA22A 0x514 0x2837 0xA199 0x4D9 0x2A3A 0xA130 0x514 0x2C3C 0xA0C5 0x511 0x2E3F 0xA048 0x4FB 0x3042 0x9FD7 0x51A 0x3245 0x9F68 0x52A 0x3447 0x9EFA 0x530 0x364A 0x9EB4 0x57D 0x384D 0x9E69 0x596 0x3A50 0x9DEE 0x57A 0x3C52 0x9D51 0x55A 0x3E55 0x9CB3 0x543 0x4058 0x9C2E 0x55D 0x425B 0x9BD5 0x5A0 0x445D 0x9B93 0x5CA 0x4660 0x9B45 0x5A4 0x4863 0x9AF9 0x5AF 0x4A66 0x9A9E 0x59A 0x4C68 0x9A3F 0x5B2 0x4E6B 0x99D7 0x5D1 0x506E 0x9964 0x595 0x5271 0x98FA 0x56A 0x5473 0x9887 0x52E 0x5676 0x9815 0x50F 0x5879 0x97AC 0x4EF 0x5A7C 0x9748 0x4D0 0x5C7E 0x96F4 0x4C4 0x5E81 0x96A8 0x4CD 0x6084 0x9660 0x4BA 0x6287 0x9616 0x4AC 0x6489 0x95D6 0x49C 0x668C 0x95A3 0x4AD 0x688F 0x9573 0x4CD 0x6A92 0x953E 0x4C4 0x6C94 0x9502 0x4A4 0x6E97 0x94E2 0x4B3 0x709A 0x94B5 0x4BA 0x729D 0x9489 0x4BA 0x749F 0x945F 0x4D6 0x76A2 0x943F 0x4F5 0x78A5 0x941E 0x4F5 0x7AA8 0x93ED 0x4DA 0x7CAA 0x93DD 0x4EE 0x7EAD 0x93AE 0x4BF 0x80B0 0x9397 0x4D8 0x82B3 0x937A 0x4D8 0x84B5 0x9365 0x4E2 0x86B8 0x9350 0x4EA 0x88BB 0x9340 0x4E5 0x8ABE 0x9330 0x4E7 0x8CC0 0x931B 0x4F8 0x8EC3 0x930C 0x514 0x90C6 0x92F5 0x514 0x92C9 0x92CF 0x4EB 0x94CB 0x92BB 0x504 0x96CE 0x9298 0x4FC 0x98D1 0x9277 0x4F6 0x9AD4 0x9246 0x4DB 0x9CD6 0x9224 0x510 0x9ED9 0x9204 0x514 0xA0DC 0x91DA 0x515 0xA2DF 0x91B0 0x536 0xA4E1 0x9184 0x55A 0xA6E4 0x9143 0x558 0xA8E7 0x90F7 0x552 0xAAEA 0x90A8 0x560 0xACEC 0x9066 0x586 0xAEEF 0x900D 0x59C 0xB0F2 0x8FA6 0x593 0xB2F5 0x8F61 0x5C3 0xB4F7 0x8F27 0x5E2 0xB6FA 0x8ECA 0x614 0xB8FD 0x8E3D 0x62C 0xBB00 0x8D6F 0x62C 0xBD02 0x8C4C 0x616 0xBF05 0x8AC9 0x5F6 0xC108 0x888E 0x5A4 0xC30B 0x85CA 0x5CC 0xC50D 0x824A 0x60B 0xC710 0x821E 0x60E>;
        battery0_profile_t2_num = <0x64>;
        battery0_profile_t2_col = <0x3>;
        battery0_profile_t2 = <0x0 0xAB7C 0x83E 0x203 0xAADE 0x84C 0x405 0xAA44 0x956 0x608 0xA9C1 0x94D 0x80B 0xA928 0x91A 0xA0E 0xA8A2 0x912 0xC10 0xA824 0x8FC 0xE13 0xA7A2 0x8EE 0x1016 0xA722 0x8C8 0x1219 0xA6A9 0x8C4 0x141B 0xA626 0x8B6 0x161E 0xA5A3 0x887 0x1821 0xA52B 0x87A 0x1A24 0xA4B8 0x87A 0x1C26 0xA436 0x865 0x1E29 0xA3BD 0x85C 0x202C 0xA351 0x85C 0x222F 0xA2E0 0x85C 0x2431 0xA26C 0x877 0x2634 0xA202 0x87A 0x2837 0xA17B 0x821 0x2A3A 0xA107 0x85C 0x2C3C 0xA095 0x85F 0x2E3F 0xA02A 0x87A 0x3042 0x9FB9 0x880 0x3245 0x9F50 0x890 0x3447 0x9EF0 0x88D 0x364A 0x9E9F 0x8B6 0x384D 0x9E38 0x8B6 0x3A50 0x9DB2 0x8A8 0x3C52 0x9D15 0x898 0x3E55 0x9C6C 0x887 0x4058 0x9BD2 0x87A 0x425B 0x9B50 0x866 0x445D 0x9AE7 0x872 0x4660 0x9A98 0x891 0x4863 0x9A47 0x87F 0x4A66 0x99F3 0x846 0x4C68 0x999E 0x83E 0x4E6B 0x9954 0x85B 0x506E 0x98E2 0x81F 0x5271 0x987A 0x7DB 0x5473 0x981B 0x7E0 0x5676 0x97BB 0x7BF 0x5879 0x9758 0x797 0x5A7C 0x970F 0x778 0x5C7E 0x96C5 0x779 0x5E81 0x967C 0x7A4 0x6084 0x9632 0x785 0x6287 0x95E9 0x762 0x6489 0x95AA 0x762 0x668C 0x9575 0x78A 0x688F 0x9541 0x7A2 0x6A92 0x950C 0x79E 0x6C94 0x94DF 0x788 0x6E97 0x94AD 0x780 0x709A 0x9481 0x780 0x729D 0x9460 0x79A 0x749F 0x942E 0x782 0x76A2 0x940D 0x79D 0x78A5 0x93ED 0x7BB 0x7AA8 0x93C4 0x79E 0x7CAA 0x93A4 0x79E 0x7EAD 0x9386 0x7A0 0x80B0 0x9374 0x7AD 0x82B3 0x9366 0x7C7 0x84B5 0x9351 0x7DA 0x86B8 0x9344 0x7D2 0x88BB 0x9337 0x7E4 0x8ABE 0x9321 0x7F3 0x8CC0 0x9317 0x802 0x8EC3 0x9300 0x814 0x90C6 0x92E7 0x833 0x92C9 0x92D9 0x853 0x94CB 0x92C0 0x872 0x96CE 0x92A8 0x892 0x98D1 0x9282 0x87F 0x9AD4 0x9250 0x87A 0x9CD6 0x9237 0x8B2 0x9ED9 0x9205 0x8B6 0xA0DC 0x91DA 0x8F4 0xA2DF 0x91AF 0x91D 0xA4E1 0x916E 0x930 0xA6E4 0x9121 0x908 0xA8E7 0x90C9 0x94E 0xAAEA 0x9082 0x992 0xACEC 0x9023 0x99C 0xAEEF 0x8FB9 0x9BC 0xB0F2 0x8F36 0x9CE 0xB2F5 0x8EB3 0x9DD 0xB4F7 0x8E35 0x9EC 0xB6FA 0x8DB1 0xA22 0xB8FD 0x8D15 0xA39 0xBB00 0x8C6C 0xA16 0xBD02 0x8BAE 0xA3E 0xBF05 0x8ACE 0xA68 0xC108 0x89BD 0xAA1 0xC30B 0x8808 0xAAA 0xC50D 0x858F 0xAE3 0xC710 0x8278 0xBFE>;
        battery0_profile_t3_num = <0x64>;
        battery0_profile_t3_col = <0x3>;
        battery0_profile_t3 = <0x0 0xAB40 0xD20 0x203 0xAA82 0xD5B 0x405 0xA9BD 0x11AC 0x608 0xA90C 0x11CB 0x80B 0xA868 0x11AC 0xA0E 0xA7D2 0x1187 0xC10 0xA73B 0x1159 0xE13 0xA6B2 0x1139 0x1016 0xA629 0x110E 0x1219 0xA5A5 0x10D8 0x141B 0xA522 0x10B3 0x161E 0xA49F 0x1099 0x1821 0xA421 0x108A 0x1A24 0xA3AA 0x1072 0x1C26 0xA32F 0x1061 0x1E29 0xA2B9 0x105E 0x202C 0xA23D 0x1046 0x222F 0xA1C8 0x1040 0x2431 0xA154 0x1037 0x2634 0xA0D7 0x102C 0x2837 0xA063 0x1022 0x2A3A 0x9FF0 0x100F 0x2C3C 0x9F88 0x101B 0x2E3F 0x9F29 0x103B 0x3042 0x9EC7 0x1056 0x3245 0x9E50 0x105E 0x3447 0x9DCF 0x1058 0x364A 0x9D3C 0x1031 0x384D 0x9C98 0xFE3 0x3A50 0x9BFA 0xF98 0x3C52 0x9B67 0xF5E 0x3E55 0x9ADE 0xF35 0x4058 0x9A62 0xF1C 0x425B 0x99FC 0xF21 0x445D 0x99A5 0xF2F 0x4660 0x9951 0xF3A 0x4863 0x98FD 0xF3C 0x4A66 0x98A0 0xF2B 0x4C68 0x984A 0xF28 0x4E6B 0x97ED 0xF01 0x506E 0x9798 0xEEC 0x5271 0x9744 0xEE2 0x5473 0x96F0 0xEE2 0x5676 0x969E 0xEE0 0x5879 0x9654 0xED8 0x5A7C 0x960B 0xED8 0x5C7E 0x95C1 0xEDB 0x5E81 0x957C 0xEE6 0x6084 0x953D 0xEF0 0x6287 0x94FE 0xEF1 0x6489 0x94BE 0xEF1 0x668C 0x9485 0xEFC 0x688F 0x9451 0xF06 0x6A92 0x9423 0xF0A 0x6C94 0x93F9 0xF19 0x6E97 0x93CF 0xF1E 0x709A 0x93A5 0xF2F 0x729D 0x938C 0xF55 0x749F 0x936E 0xF92 0x76A2 0x934F 0xFB3 0x78A5 0x9339 0xFDE 0x7AA8 0x931A 0x101C 0x7CAA 0x9305 0x1051 0x7EAD 0x92EF 0x1087 0x80B0 0x92D1 0x10C6 0x82B3 0x92B7 0x1102 0x84B5 0x9290 0x1137 0x86B8 0x9270 0x1173 0x88BB 0x9251 0x11B4 0x8ABE 0x922D 0x11E8 0x8CC0 0x9203 0x1212 0x8EC3 0x91D9 0x123D 0x90C6 0x91AF 0x127F 0x92C9 0x917E 0x12C1 0x94CB 0x9149 0x1300 0x96CE 0x910D 0x133F 0x98D1 0x90CE 0x136E 0x9AD4 0x908F 0x13A0 0x9CD6 0x903D 0x13D5 0x9ED9 0x8FF3 0x1413 0xA0DC 0x8F9E 0x143E 0xA2DF 0x8F40 0x147D 0xA4E1 0x8EDE 0x14B0 0xA6E4 0x8E6D 0x14DA 0xA8E7 0x8DFF 0x1501 0xAAEA 0x8D84 0x1521 0xACEC 0x8D0D 0x154B 0xAEEF 0x8C93 0x158E 0xB0F2 0x8C1F 0x15E9 0xB2F5 0x8BAD 0x165B 0xB4F7 0x8B3A 0x16CE 0xB6FA 0x8AC7 0x175E 0xB8FD 0x8A4D 0x181F 0xBB00 0x89C1 0x191A 0xBD02 0x8903 0x1A5E 0xBF05 0x87F2 0x1C06 0xC108 0x8669 0x1E4F 0xC30B 0x8438 0x21F7 0xC50D 0x83F4 0x226A 0xC710 0x83F4 0x226A>;
        battery0_profile_t4_num = <0x64>;
        battery0_profile_t4_col = <0x3>;
        battery0_profile_t4 = <0x0 0xAB90 0x23F0 0x203 0xAA42 0x241E 0x405 0xA91F 0x277A 0x608 0xA81D 0x26E1 0x80B 0xA73A 0x2620 0xA0E 0xA667 0x2558 0xC10 0xA59E 0x24B3 0xE13 0xA4EC 0x2415 0x1016 0xA43D 0x2384 0x1219 0xA395 0x230A 0x141B 0xA2F2 0x229B 0x161E 0xA25A 0x2232 0x1821 0xA1C1 0x21CF 0x1A24 0xA131 0x2185 0x1C26 0xA0AF 0x214D 0x1E29 0xA031 0x2127 0x202C 0x9FC3 0x2140 0x222F 0x9F63 0x1CC1 0x2431 0x9EB2 0x1FF3 0x2634 0x9E08 0x200B 0x2837 0x9D56 0x1F8F 0x2A3A 0x9CBA 0x1F26 0x2C3C 0x9C28 0x1EC2 0x2E3F 0x9BA2 0x1E8C 0x3042 0x9B31 0x1E54 0x3245 0x9AC8 0x1E37 0x3447 0x9A62 0x1E28 0x364A 0x9A03 0x1E24 0x384D 0x99A5 0x1E16 0x3A50 0x994B 0x1E05 0x3C52 0x98F2 0x1DF6 0x3E55 0x9893 0x1DE6 0x4058 0x9835 0x1DD0 0x425B 0x97DD 0x1DBD 0x445D 0x9781 0x1DAC 0x4660 0x972B 0x1DAE 0x4863 0x96D7 0x1DB0 0x4A66 0x9683 0x1DC1 0x4C68 0x9638 0x1DC4 0x4E6B 0x95E4 0x1DBA 0x506E 0x95A5 0x1DBA 0x5271 0x955C 0x1DD0 0x5473 0x9527 0x1DF0 0x5676 0x94E9 0x1E13 0x5879 0x94B5 0x1E45 0x5A7C 0x9480 0x1E6F 0x5C7E 0x944F 0x1E9F 0x5E81 0x9425 0x1EDB 0x6084 0x93FB 0x1F13 0x6287 0x93CC 0x1F4E 0x6489 0x939D 0x1F92 0x668C 0x9373 0x1FD5 0x688F 0x9343 0x2009 0x6A92 0x9315 0x2045 0x6C94 0x92E4 0x207C 0x6E97 0x92B7 0x20B9 0x709A 0x9285 0x20F8 0x729D 0x9250 0x2140 0x749F 0x921C 0x2189 0x76A2 0x91DD 0x21B5 0x78A5 0x91B2 0x21FE 0x7AA8 0x9174 0x223C 0x7CAA 0x913E 0x2272 0x7EAD 0x9101 0x22B5 0x80B0 0x90CA 0x2304 0x82B3 0x908B 0x2343 0x84B5 0x904C 0x237F 0x86B8 0x900D 0x23BB 0x88BB 0x8FCE 0x2404 0x8ABE 0x8F8F 0x2449 0x8CC0 0x8F50 0x2498 0x8EC3 0x8F11 0x24F1 0x90C6 0x8ED2 0x254B 0x92C9 0x8E93 0x25AA 0x94CB 0x8E54 0x25FA 0x96CE 0x8E15 0x265B 0x98D1 0x8DD6 0x26D5 0x9AD4 0x8D97 0x2741 0x9CD6 0x8D74 0x27F5 0x9ED9 0x8D37 0x261B 0xA0DC 0x8CEE 0x2901 0xA2DF 0x8CAF 0x29BA 0xA4E1 0x8C70 0x2A51 0xA6E4 0x8C30 0x2B3E 0xA8E7 0x8BF1 0x2C1D 0xAAEA 0x8BB5 0x2D13 0xACEC 0x8B7A 0x2E24 0xAEEF 0x8B34 0x2F2C 0xB0F2 0x8AF1 0x305E 0xB2F5 0x8AA2 0x31B3 0xB4F7 0x8A4E 0x3319 0xB6FA 0x89EE 0x34A6 0xB8FD 0x897F 0x3651 0xBB00 0x88F6 0x383E 0xBD02 0x884D 0x3A80 0xBF05 0x8772 0x3D57 0xC108 0x8650 0x40FF 0xC30B 0x84C5 0x460B 0xC50D 0x849E 0x468C 0xC710 0x849E 0x468C>;
        battery0_profile_t5_num = <0x64>;
        battery0_profile_t5_col = <0x3>;
        battery0_profile_t5 = <0x0 0xAB36 0x4CA4 0x203 0xA960 0x4CAB 0x405 0xA7C0 0x4D2A 0x608 0xA650 0x4D05 0x80B 0xA529 0x4B03 0xA0E 0xA42B 0x48DE 0xC10 0xA33F 0x4712 0xE13 0xA269 0x45EF 0x1016 0xA1AD 0x44E1 0x1219 0xA100 0x4406 0x141B 0xA049 0x4302 0x161E 0x9F86 0x41D7 0x1821 0x9EBF 0x40DB 0x1A24 0x9DFD 0x3F7D 0x1C26 0x9D4A 0x3E5D 0x1E29 0x9CAE 0x3DA9 0x202C 0x9C22 0x3CAD 0x222F 0x9B89 0x3BA2 0x2431 0x9B20 0x3B37 0x2634 0x9AB8 0x3B09 0x2837 0x9A4F 0x3AC2 0x2A3A 0x99DC 0x3A64 0x2C3C 0x997D 0x3A02 0x2E3F 0x9915 0x39FC 0x3042 0x98B7 0x39BB 0x3245 0x984C 0x3984 0x3447 0x97E0 0x3A2C 0x364A 0x978C 0x38BF 0x384D 0x9738 0x37F5 0x3A50 0x96E4 0x3856 0x3C52 0x9694 0x3874 0x3E55 0x964B 0x3877 0x4058 0x95FC 0x3895 0x425B 0x95BB 0x38F2 0x445D 0x9580 0x38EA 0x4660 0x9541 0x38C2 0x4863 0x9502 0x38F6 0x4A66 0x94C3 0x395F 0x4C68 0x9484 0x394C 0x4E6B 0x9456 0x3842 0x506E 0x9423 0x385A 0x5271 0x93EF 0x39F4 0x5473 0x93B1 0x3A3F 0x5676 0x937C 0x3A87 0x5879 0x933F 0x3ABE 0x5A7C 0x9312 0x3B0A 0x5C7E 0x92D5 0x3B59 0x5E81 0x929E 0x3B93 0x6084 0x9262 0x3BC7 0x6287 0x922D 0x3C14 0x6489 0x91F9 0x3C68 0x668C 0x91C5 0x3CB2 0x688F 0x918C 0x3CF0 0x6A92 0x9152 0x3D45 0x6C94 0x911E 0x3D9C 0x6E97 0x90E9 0x3E00 0x709A 0x90B5 0x3E50 0x729D 0x9080 0x3EAE 0x749F 0x904C 0x3F2F 0x76A2 0x9017 0x3F73 0x78A5 0x8FE3 0x4014 0x7AA8 0x8FAF 0x4024 0x7CAA 0x8F84 0x40AE 0x7EAD 0x8F46 0x410F 0x80B0 0x8F1C 0x418E 0x82B3 0x8EE8 0x4219 0x84B5 0x8EBC 0x42AF 0x86B8 0x8E88 0x432C 0x88BB 0x8E53 0x43C4 0x8ABE 0x8E22 0x4457 0x8CC0 0x8DF5 0x44F2 0x8EC3 0x8DC1 0x458A 0x90C6 0x8D8C 0x480C 0x92C9 0x8D58 0x486E 0x94CB 0x8D23 0x4746 0x96CE 0x8CFB 0x48A9 0x98D1 0x8CC1 0x49AE 0x9AD4 0x8C86 0x4A79 0x9CD6 0x8C49 0x4B15 0x9ED9 0x8C0A 0x4C22 0xA0DC 0x8BCC 0x4D56 0xA2DF 0x8B8E 0x4E3F 0xA4E1 0x8B45 0x4F55 0xA6E4 0x8B05 0x50D4 0xA8E7 0x8AB1 0x5200 0xAAEA 0x8A5D 0x538C 0xACEC 0x8A06 0x5517 0xAEEF 0x899D 0x574C 0xB0F2 0x892F 0x59DA 0xB2F5 0x88AE 0x5C82 0xB4F7 0x882B 0x5EED 0xB6FA 0x87C2 0x5F4A 0xB8FD 0x874B 0x5E19 0xBB00 0x86AC 0x5CBA 0xBD02 0x85DD 0x5A97 0xBF05 0x84C6 0x582A 0xC108 0x84C6 0x582A 0xC30B 0x84C6 0x582A 0xC50D 0x84C6 0x582A 0xC710 0x84C6 0x582A>;
        battery1_profile_t0_num = <0x64>;
        battery1_profile_t0_col = <0x3>;
        battery1_profile_t0 = <0x0 0xAAC6 0x354 0x1F4 0xAA2F 0x354 0x3E9 0xA9A0 0x363 0x5DE 0xA90E 0x355 0x7D3 0xA880 0x355 0x9C8 0xA7F4 0x34D 0xBBD 0xA769 0x34D 0xDB2 0xA6E3 0x34D 0xFA7 0xA65E 0x34D 0x119C 0xA5DF 0x355 0x1391 0xA560 0x355 0x1586 0xA4E4 0x354 0x177B 0xA465 0x346 0x1970 0xA3EF 0x354 0x1B65 0xA376 0x355 0x1D5A 0xA2FD 0x34D 0x1F4F 0xA281 0x34D 0x2143 0xA20E 0x355 0x2337 0xA199 0x35F 0x252B 0xA126 0x354 0x271F 0xA0B6 0x363 0x2913 0xA044 0x35F 0x2B07 0x9FD4 0x363 0x2CFC 0x9F64 0x35C 0x2EF1 0x9EFB 0x36B 0x30E6 0x9E8E 0x36B 0x32DB 0x9E25 0x373 0x34D0 0x9DBF 0x375 0x36C5 0x9D58 0x373 0x38BA 0x9CF5 0x37A 0x3AAF 0x9C92 0x37C 0x3CA4 0x9C35 0x38C 0x3E99 0x9BDE 0x39A 0x408D 0x9B84 0x39A 0x4282 0x9B2A 0x39A 0x4476 0x9AD4 0x3A2 0x466B 0x9A83 0x3B1 0x4860 0x9A2F 0x3C0 0x4A55 0x99D8 0x3B8 0x4C4A 0x998B 0x3D9 0x4E3F 0x9937 0x3F0 0x5034 0x98D7 0x3E8 0x5229 0x986B 0x3E1 0x541E 0x97F5 0x3BB 0x5612 0x977F 0x38C 0x5807 0x971C 0x384 0x59FB 0x96BF 0x363 0x5BF0 0x966E 0x35C 0x5DE5 0x962A 0x363 0x5FDA 0x95EC 0x35C 0x61CF 0x95AE 0x34D 0x63C4 0x957C 0x35C 0x65B8 0x954B 0x364 0x67AC 0x951C 0x363 0x69A0 0x94EB 0x355 0x6B94 0x94BF 0x35C 0x6D88 0x9494 0x354 0x6F7C 0x946F 0x366 0x7171 0x9446 0x364 0x7366 0x9421 0x36B 0x755A 0x93FF 0x36B 0x774E 0x93E0 0x372 0x7942 0x93C4 0x373 0x7B36 0x93AB 0x37A 0x7D2A 0x9393 0x384 0x7F1E 0x9380 0x393 0x8112 0x936A 0x39B 0x8306 0x935B 0x3A2 0x84FA 0x934B 0x3B1 0x86EE 0x9339 0x3B4 0x88E2 0x931D 0x3AA 0x8AD7 0x92E8 0x37D 0x8CCB 0x92A4 0x35C 0x8EC0 0x9272 0x36B 0x90B5 0x9250 0x372 0x92AA 0x9234 0x382 0x949F 0x920F 0x372 0x9694 0x91E7 0x375 0x9889 0x91C5 0x375 0x9A7E 0x91A6 0x37C 0x9C73 0x9187 0x38C 0x9E68 0x9164 0x391 0xA05D 0x913C 0x39B 0xA252 0x90FE 0x393 0xA447 0x90BA 0x38C 0xA63C 0x9082 0x3A2 0xA831 0x9044 0x3AA 0xAA25 0x8FEA 0x39A 0xAC19 0x8FA0 0x3A2 0xAE0E 0x8F7E 0x3CA 0xB003 0x8F46 0x3E1 0xB1F8 0x8ECA 0x3E8 0xB3ED 0x8DE1 0x3E8 0xB5E2 0x8CBE 0x3FF 0xB7D7 0x8B91 0x406 0xB9CC 0x8A20 0x3F7 0xBBC1 0x8802 0x3FF 0xBDB6 0x8564 0x415 0xBFAB 0x821C 0x445 0xC1A0 0x7D85 0x4A9>;
        battery1_profile_t1_num = <0x64>;
        battery1_profile_t1_col = <0x3>;
        battery1_profile_t1 = <0x0 0xAB5B 0x4DF 0x1F4 0xAAD9 0x4DF 0x3E8 0xAA63 0x4D8 0x5DC 0xA9EA 0x4C7 0x7D0 0xA96B 0x4BF 0x9C4 0xA8EF 0x4C9 0xBB8 0xA86D 0x4A9 0xDAC 0xA7E8 0x4B2 0xFA0 0xA769 0x4AB 0x1194 0xA6EA 0x4A4 0x1388 0xA66A 0x483 0x157C 0xA5EE 0x483 0x1770 0xA56F 0x46A 0x1964 0xA4F3 0x472 0x1B58 0xA477 0x492 0x1D4C 0xA401 0x492 0x1F40 0xA389 0x483 0x2134 0xA313 0x47B 0x2328 0xA29A 0x48B 0x251C 0xA227 0x492 0x2710 0xA1B1 0x49A 0x2904 0xA13F 0x4AB 0x2AF8 0xA0CC 0x4B2 0x2CEC 0xA059 0x4B0 0x2EE0 0x9FE7 0x4AB 0x30D4 0x9F7A 0x4B3 0x32C8 0x9F11 0x4B3 0x34BC 0x9EBA 0x4F1 0x36B0 0x9E69 0x517 0x38A4 0x9DED 0x4E7 0x3A98 0x9D5F 0x4E2 0x3C8C 0x9CD3 0x4DF 0x3E80 0x9C60 0x4EF 0x4074 0x9C03 0x50D 0x4268 0x9BBF 0x534 0x445C 0x9B81 0x544 0x4650 0x9B34 0x537 0x4844 0x9AE0 0x544 0x4A38 0x9A89 0x564 0x4C2C 0x9A35 0x582 0x4E20 0x99E2 0x594 0x5014 0x9988 0x59B 0x5208 0x9928 0x59B 0x53FC 0x98AF 0x55C 0x55F0 0x9826 0x505 0x57E4 0x97A4 0x4B8 0x59D8 0x973B 0x483 0x5BCC 0x96E7 0x483 0x5DC0 0x969D 0x47B 0x5FB4 0x965C 0x483 0x61A8 0x9621 0x48B 0x639C 0x95E6 0x47C 0x6590 0x95AE 0x465 0x6784 0x957F 0x472 0x6978 0x954B 0x474 0x6B6C 0x9522 0x481 0x6D60 0x94FA 0x48B 0x6F54 0x94CF 0x48B 0x7148 0x94A3 0x48B 0x733C 0x9481 0x492 0x7530 0x945C 0x492 0x7724 0x943D 0x4A9 0x7918 0x941B 0x4A1 0x7B0C 0x9402 0x4B0 0x7D00 0x93E9 0x4C9 0x7EF4 0x93D1 0x4D0 0x80E8 0x93BB 0x4D1 0x82DC 0x93A8 0x4D1 0x84D0 0x939C 0x4F9 0x86C4 0x938C 0x505 0x88B8 0x9380 0x50F 0x8AAC 0x9377 0x517 0x8CA0 0x9367 0x517 0x8E94 0x9351 0x50D 0x9088 0x9332 0x4F6 0x927C 0x9313 0x4EF 0x9470 0x92F4 0x4EF 0x9664 0x92D2 0x4E7 0x9858 0x92B0 0x4FE 0x9A4C 0x9288 0x500 0x9C40 0x9269 0x517 0x9E34 0x924A 0x51E 0xA028 0x9225 0x526 0xA21C 0x91F9 0x51E 0xA410 0x91C8 0x52D 0xA604 0x9187 0x537 0xA7F8 0x9145 0x535 0xA9EC 0x910B 0x53F 0xABE0 0x90C9 0x553 0xADD4 0x9066 0x57B 0xAFC8 0x9013 0x5A3 0xB1BC 0x8FDE 0x5E1 0xB3B0 0x8F87 0x5FF 0xB5A4 0x8EEF 0x607 0xB798 0x8DEB 0x5E1 0xB98C 0x8CBB 0x5C0 0xBB80 0x8B9B 0x5C1 0xBD74 0x8A5B 0x5B9 0xBF68 0x885C 0x5B2 0xC15C 0x85CA 0x5F5>;
        battery1_profile_t2_num = <0x64>;
        battery1_profile_t2_col = <0x3>;
        battery1_profile_t2 = <0x0 0xAB11 0xAD7 0x1F4 0xAA5A 0xAD7 0x3E8 0xA9BF 0xAC8 0x5DC 0xA92A 0xA78 0x7D0 0xA898 0xA44 0x9C4 0xA810 0xA14 0xBB8 0xA785 0x9D1 0xDAC 0xA702 0x9A1 0xFA0 0xA683 0x96A 0x1194 0xA604 0x944 0x1388 0xA585 0x915 0x157C 0xA50C 0x906 0x1770 0xA490 0x8C8 0x1964 0xA417 0x8B1 0x1B58 0xA3A4 0x8A7 0x1D4C 0xA32F 0x88C 0x1F40 0xA2BF 0x882 0x2134 0xA249 0x861 0x2328 0xA1DA 0x86B 0x251C 0xA164 0x855 0x2710 0xA0F1 0x84B 0x2905 0xA082 0x846 0x2AFA 0xA00F 0x846 0x2CEF 0x9FA5 0x843 0x2EE4 0x9F45 0x861 0x30D9 0x9EFB 0x889 0x32CD 0x9E9E 0x882 0x34C1 0x9E25 0x855 0x36B5 0x9D87 0x81E 0x38AA 0x9CEC 0x816 0x3A9E 0x9C67 0x837 0x3C93 0x9BF4 0x84D 0x3E88 0x9B97 0x873 0x407D 0x9B49 0x891 0x4272 0x9B08 0x8CF 0x4466 0x9ACD 0x8ED 0x465A 0x9A89 0x8F7 0x484E 0x9A3C 0x8F7 0x4A42 0x99E5 0x8F0 0x4C36 0x998B 0x8F0 0x4E2A 0x9928 0x8CF 0x501E 0x98C1 0x8AF 0x5212 0x9852 0x873 0x5406 0x97E5 0x83C 0x55FA 0x977F 0x81E 0x57EE 0x971F 0x7EE 0x59E2 0x96C5 0x7D7 0x5BD6 0x9677 0x7C6 0x5DCA 0x9630 0x7B0 0x5FBE 0x95EF 0x7B7 0x61B2 0x95B4 0x7B0 0x63A6 0x957F 0x7B7 0x659A 0x954E 0x7BA 0x678E 0x951C 0x7BE 0x6982 0x94F1 0x7C1 0x6B76 0x94C9 0x7C9 0x6D6A 0x94A3 0x7D7 0x6F5E 0x947B 0x7DF 0x7152 0x9459 0x7E6 0x7347 0x943A 0x7EE 0x753C 0x941E 0x7FD 0x7731 0x9405 0x80C 0x7926 0x93EC 0x814 0x7B1B 0x93DA 0x82D 0x7D10 0x93CA 0x84B 0x7F05 0x93C1 0x864 0x80FA 0x93B2 0x873 0x82EF 0x93A8 0x889 0x84E4 0x93A2 0x8AA 0x86D9 0x9396 0x8B8 0x88CE 0x938C 0x8D7 0x8AC3 0x9380 0x8F0 0x8CB8 0x9370 0x90E 0x8EAD 0x935E 0x91C 0x90A2 0x9348 0x92C 0x9297 0x9329 0x93B 0x948B 0x9307 0x945 0x967F 0x92DC 0x94C 0x9873 0x92B0 0x963 0x9A67 0x9282 0x97C 0x9C5B 0x9253 0x99A 0x9E50 0x921B 0x9B0 0xA044 0x91E0 0x9CE 0xA238 0x9199 0x9EF 0xA42C 0x9142 0xA0D 0xA621 0x90E8 0xA2B 0xA815 0x9085 0xA5A 0xAA09 0x9019 0xA82 0xABFE 0x8F90 0xA89 0xADF3 0x8EFF 0xA99 0xAFE7 0x8E67 0xA91 0xB1DB 0x8DB3 0xA6C 0xB3CF 0x8CE6 0xA2B 0xB5C3 0x8C10 0xA2B 0xB7B7 0x8B37 0xA4B 0xB9AB 0x8A52 0xAAF 0xBB9F 0x88F7 0xB16 0xBD93 0x86B0 0xBA9 0xBF88 0x83BB 0xD69 0xC17D 0x7FCF 0x1205>;
        battery1_profile_t3_num = <0x64>;
        battery1_profile_t3_col = <0x3>;
        battery1_profile_t3 = <0x0 0xABB2 0x1432 0x1F4 0xAADC 0x1432 0x3E8 0xAA35 0x1423 0x5DC 0xA9A3 0x13F4 0x7D0 0xA90E 0x1397 0x9C4 0xA880 0x133B 0xBB8 0xA7F4 0x1304 0xDAD 0xA769 0x12C5 0xFA2 0xA6E6 0x1287 0x1197 0xA664 0x122A 0x138C 0xA5E8 0x11DC 0x1581 0xA56C 0x11AD 0x1776 0xA4F3 0x116F 0x196B 0xA477 0x112B 0x1B5F 0xA405 0x110D 0x1D53 0xA38F 0x10D6 0x1F47 0xA31F 0x10CC 0x213B 0xA2B0 0x10B8 0x232F 0xA23A 0x109F 0x2523 0xA1CA 0x1089 0x2717 0xA157 0x1077 0x290B 0xA0E8 0x1059 0x2AFF 0xA078 0x102A 0x2CF4 0xA00F 0x1025 0x2EE9 0x9FAC 0x1016 0x30DE 0x9F55 0x1025 0x32D2 0x9EFE 0x1022 0x34C7 0x9E98 0x100C 0x36BC 0x9E1F 0xFEE 0x38B1 0x9D8D 0xFA0 0x3AA6 0x9CF8 0xF71 0x3C9B 0x9C67 0xF3C 0x3E90 0x9BEB 0xF44 0x4085 0x9B7B 0xF44 0x427A 0x9B21 0xF69 0x446E 0x9ACD 0xF80 0x4662 0x9A83 0xFA8 0x4856 0x9A35 0xFB6 0x4A4A 0x99E5 0xFBE 0x4C3E 0x9991 0xFA0 0x4E32 0x9937 0xF8F 0x5027 0x98D1 0xF62 0x521C 0x986E 0xF3C 0x5411 0x9807 0xF14 0x5606 0x97A4 0xEE5 0x57FB 0x9744 0xEC7 0x59F0 0x96EA 0xEB8 0x5BE5 0x9696 0xEA6 0x5DDA 0x964C 0xEB0 0x5FCF 0x9602 0xEB0 0x61C4 0x95C4 0xEBF 0x63B9 0x9589 0xEC6 0x65AE 0x9551 0xED6 0x67A3 0x951C 0xEE5 0x6998 0x94E8 0xEEF 0x6B8D 0x94B9 0xF05 0x6D82 0x948E 0xF23 0x6F77 0x9465 0xF3A 0x716B 0x9440 0xF62 0x7360 0x941E 0xF78 0x7555 0x93FF 0xF99 0x774A 0x93E6 0xF9D 0x793F 0x93D4 0xFC8 0x7B34 0x93BE 0xFDF 0x7D28 0x93AB 0x1004 0x7F1C 0x9396 0x101D 0x8111 0x9383 0x1043 0x8306 0x9370 0x1061 0x84FB 0x935E 0x1081 0x86F0 0x934B 0x10AE 0x88E5 0x9332 0x10CC 0x8ADA 0x931A 0x1106 0x8CCF 0x9304 0x112B 0x8EC3 0x92E8 0x1151 0x90B7 0x92CC 0x1179 0x92AB 0x92A7 0x1197 0x94A0 0x927F 0x11CE 0x9695 0x9253 0x11EC 0x988A 0x9222 0x120C 0x9A7F 0x91ED 0x122A 0x9C73 0x91B5 0x1252 0x9E67 0x9171 0x1270 0xA05B 0x9123 0x1296 0xA24F 0x90D0 0x12B6 0xA443 0x9076 0x12E6 0xA637 0x900F 0x1301 0xA82B 0x8FA0 0x1313 0xAA20 0x8F27 0x133A 0xAC15 0x8EA8 0x1359 0xAE0A 0x8E1C 0x1377 0xAFFF 0x8D8E 0x1397 0xB1F4 0x8CF9 0x13AE 0xB3E9 0x8C71 0x13F6 0xB5DE 0x8BEB 0x1450 0xB7D3 0x8B69 0x14E4 0xB9C8 0x8AEA 0x15C4 0xBBBD 0x8A5B 0x16EC 0xBDB2 0x89B1 0x18B5 0xBFA7 0x8890 0x1B26 0xC19C 0x869A 0x1F6D>;
        battery1_profile_t4_num = <0x64>;
        battery1_profile_t4_col = <0x3>;
        battery1_profile_t4 = <0x0 0xAB8A 0x1C20 0x1F4 0xAA9E 0x1C20 0x3E8 0xA9E1 0x1BE9 0x5DC 0xA930 0x1B85 0x7D0 0xA892 0x1B17 0x9C4 0xA7FA 0x1AB3 0xBB8 0xA769 0x1A59 0xDAC 0xA6DD 0x19FA 0xFA0 0xA652 0x198F 0x1194 0xA5CC 0x193E 0x1388 0xA550 0x18F9 0x157C 0xA4CE 0x18A4 0x1770 0xA452 0x1860 0x1964 0xA3DC 0x1831 0x1B58 0xA363 0x17FA 0x1D4C 0xA2F1 0x17CD 0x1F40 0xA27B 0x1796 0x2134 0xA20B 0x177D 0x2328 0xA19C 0x1761 0x251C 0xA126 0x1740 0x2710 0xA0B6 0x1741 0x2904 0xA047 0x171B 0x2AF8 0x9FDD 0x170A 0x2CEC 0x9F7D 0x1711 0x2EE0 0x9F20 0x1719 0x30D4 0x9EB7 0x1702 0x32C8 0x9E41 0x16DD 0x34BC 0x9DBC 0x16A6 0x36B0 0x9D30 0x1660 0x38A4 0x9CA5 0x163A 0x3A98 0x9C22 0x1629 0x3C8C 0x9BA6 0x1621 0x3E80 0x9B3A 0x162B 0x4074 0x9AD7 0x1633 0x4268 0x9A7A 0x1649 0x445C 0x9A23 0x1651 0x4650 0x99CC 0x1630 0x4844 0x9972 0x1619 0x4A38 0x9918 0x1612 0x4C2C 0x98BB 0x15F2 0x4E20 0x985B 0x15CC 0x5014 0x97FB 0x159F 0x5208 0x979E 0x1586 0x53FC 0x9744 0x1568 0x55F0 0x96EA 0x1548 0x57E4 0x9696 0x1531 0x59D8 0x9649 0x1513 0x5BCC 0x95FB 0x14FA 0x5DC0 0x95B7 0x1511 0x5FB4 0x9573 0x150C 0x61A8 0x9535 0x150C 0x639C 0x94FA 0x151B 0x6590 0x94C9 0x153B 0x6784 0x9494 0x1543 0x6978 0x9468 0x155E 0x6B6C 0x943A 0x1570 0x6D60 0x9415 0x1590 0x6F54 0x93F0 0x15B5 0x7148 0x93D1 0x15ED 0x733C 0x93AE 0x1621 0x7530 0x9393 0x1642 0x7724 0x9377 0x1679 0x7918 0x935B 0x16A6 0x7B0C 0x933F 0x16D5 0x7D00 0x9320 0x1702 0x7EF4 0x9304 0x172A 0x80E8 0x92E5 0x1757 0x82DC 0x92C3 0x178E 0x84D0 0x92A4 0x17B6 0x86C4 0x9282 0x17DB 0x88B8 0x925C 0x1801 0x8AAC 0x9231 0x1822 0x8CA0 0x920C 0x1838 0x8E94 0x91E0 0x184F 0x9088 0x91B2 0x1877 0x927C 0x917A 0x189C 0x9470 0x9142 0x18C4 0x9664 0x9107 0x18E2 0x9858 0x90C3 0x1919 0x9A4C 0x9079 0x193A 0x9C40 0x902B 0x1967 0x9E34 0x8FD8 0x1987 0xA028 0x8F7E 0x199E 0xA21C 0x8F1E 0x19C6 0xA410 0x8EBA 0x19F0 0xA604 0x8E51 0x1A20 0xA7F8 0x8DDE 0x1A57 0xA9EC 0x8D6C 0x1AAE 0xABE0 0x8CF3 0x1B03 0xADD4 0x8C7A 0x1B76 0xAFC8 0x8C01 0x1C0A 0xB1BC 0x8B8E 0x1CB4 0xB3B0 0x8B1F 0x1DAE 0xB5A4 0x8AB8 0x1EF8 0xB798 0x8A52 0x20D3 0xB98C 0x89E2 0x237B 0xBB80 0x895D 0x2783 0xBD74 0x889A 0x2D1E 0xBF68 0x8748 0x3451 0xC15C 0x8523 0x3E3F>;
        battery1_profile_t5_num = <0x64>;
        battery1_profile_t5_col = <0x3>;
        battery1_profile_t5 = <0x0 0xAB90 0x57DA 0x204 0xAA3C 0x57C8 0x408 0xA8FD 0x5569 0x60C 0xA7D6 0x51FF 0x811 0xA6D6 0x4EC7 0xA15 0xA5EE 0x4BF2 0xC19 0xA527 0x4988 0xE1D 0xA46D 0x4751 0x1021 0xA3B8 0x456F 0x1225 0xA318 0x4477 0x142A 0xA288 0x42FB 0x162E 0xA1FE 0x41AD 0x1832 0xA186 0x4085 0x1A36 0xA118 0x3F18 0x1C3A 0xA0AC 0x3D8E 0x1E3E 0xA03C 0x3C9F 0x2043 0x9FCC 0x3BBB 0x2247 0x9F5F 0x3AC3 0x244B 0x9EED 0x39D5 0x264F 0x9E77 0x38F9 0x2853 0x9DFF 0x3837 0x2A57 0x9D83 0x379D 0x2C5C 0x9D0E 0x3717 0x2E60 0x9C9D 0x3682 0x3064 0x9C2B 0x361B 0x3268 0x9BB2 0x3634 0x346C 0x9B46 0x3632 0x3670 0x9AD8 0x363E 0x3875 0x9A6F 0x3631 0x3A79 0x9A11 0x35F9 0x3C7D 0x99B4 0x35BB 0x3E81 0x994E 0x3590 0x4085 0x98F0 0x352D 0x4289 0x9893 0x3502 0x448D 0x982C 0x34E4 0x4692 0x97D0 0x34D9 0x4896 0x9773 0x34CB 0x4A9A 0x9718 0x349D 0x4C9E 0x96BC 0x349A 0x4EA2 0x966B 0x34B8 0x50A6 0x9621 0x34AA 0x52AB 0x95D1 0x34B7 0x54AF 0x9589 0x34CC 0x56B3 0x9543 0x34ED 0x58B7 0x9502 0x3524 0x5ABB 0x94C1 0x353E 0x5CBF 0x948A 0x357E 0x5EC4 0x9451 0x35E6 0x60C8 0x9419 0x3600 0x62CC 0x93E0 0x361F 0x64D0 0x93B1 0x3643 0x66D4 0x9383 0x3666 0x68D8 0x9355 0x3668 0x6ADD 0x932B 0x3685 0x6CE1 0x92FC 0x36C3 0x6EE5 0x92CF 0x36F3 0x70E9 0x92A6 0x3754 0x72ED 0x9276 0x3786 0x74F1 0x924A 0x37D7 0x76F6 0x9221 0x383F 0x78FA 0x91EF 0x38C7 0x7AFE 0x91C4 0x393E 0x7D02 0x919B 0x3969 0x7F06 0x9171 0x399A 0x810A 0x9148 0x39D7 0x830F 0x9115 0x3AC5 0x8513 0x90EC 0x3AE8 0x8717 0x90C3 0x3B45 0x891B 0x9090 0x3BBF 0x8B1F 0x906F 0x3C18 0x8D23 0x903D 0x3C49 0x8F27 0x9014 0x3CAD 0x912C 0x8FE9 0x3CD6 0x9330 0x8FB7 0x3D6A 0x9534 0x8F8B 0x3E3D 0x9738 0x8F58 0x3F00 0x993C 0x8F25 0x3F3A 0x9B40 0x8EEE 0x3FA5 0x9D45 0x8EB4 0x402E 0x9F49 0x8E84 0x40F1 0xA14D 0x8E52 0x4181 0xA351 0x8E15 0x427F 0xA555 0x8DDB 0x437E 0xA759 0x8DA3 0x442D 0xA95E 0x8D65 0x4554 0xAB62 0x8D27 0x4697 0xAD66 0x8CE9 0x47FE 0xAF6A 0x8CA4 0x499C 0xB16E 0x8C5C 0x4BC6 0xB372 0x8C0D 0x4EBC 0xB577 0x8BAD 0x527A 0xB77B 0x8B37 0x57CC 0xB97F 0x8A9B 0x60AD 0xBB83 0x8A7A 0x62A2 0xBD87 0x8A7A 0x62A2 0xBF8B 0x8A7A 0x62A2 0xC190 0x8A7A 0x62A2 0xC394 0x8A7A 0x62A2 0xC598 0x8A7A 0x62A2 0xC79C 0x8A7A 0x62A2>;
        phandle = <0xBC>;
    };
    md_ccif3@1023f000 {
        compatible = "mediatek,md_ccif3";
        reg = <0x0 0x1023F000 0x0 0x1000>;
    };
    sspm@10440000 {
        compatible = "mediatek,sspm";
        reg = <0x0 0x10400000 0x0 0x28000 0x0 0x10440000 0x0 0x10000 0x0 0x10450000 0x0 0x100 0x0 0x10451000 0x0 0x8 0x0 0x10460000 0x0 0x100 0x0 0x10461000 0x0 0x8 0x0 0x10470000 0x0 0x100 0x0 0x10471000 0x0 0x8 0x0 0x10480000 0x0 0x100 0x0 0x10481000 0x0 0x8 0x0 0x10490000 0x0 0x100 0x0 0x10491000 0x0 0x8>;
        reg-names = "sspm_base", "cfgreg", "mbox0_base", "mbox0_ctrl", "mbox1_base", "mbox1_ctrl", "mbox2_base", "mbox2_ctrl", "mbox3_base", "mbox3_ctrl", "mbox4_base", "mbox4_ctrl";
        interrupts = <0x0 0xD7 0x4 0x0 0xDA 0x4 0x0 0xDB 0x4 0x0 0xDC 0x4 0x0 0xDD 0x4 0x0 0xDE 0x4>;
        interrupt-names = "ipc", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
        sspm_mem_key = "mediatek,reserve-memory-sspm_share";
        sspm_mem_tbl = <0x0 0x100100 0x1 0x300 0x2 0xC00 0x3 0x1800 0x4 0x1000 0x5 0x1800 0x6 0x400000 0x7 0x9000 0x8 0x1000>;
    };
    gic500@0c000000 {
        compatible = "mediatek,gic500";
        reg = <0x0 0xC000000 0x0 0x400000>;
    };
    gic_cpu@0c400000 {
        compatible = "mediatek,gic_cpu";
        reg = <0x0 0xC400000 0x0 0x40000>;
    };
    lastbus@10001000 {
        compatible = "mediatek,lastbus-v1";
        reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10003000 0x0 0x1000>;
    };
    scp_infra@10001000 {
        compatible = "mediatek,scpinfra";
        reg = <0x0 0x10001000 0x0 0x1000>;
        phandle = <0xBD>;
    };
    dfd@10200b00 {
        compatible = "mediatek,dfd";
        reg = <0x0 0x10200B00 0x0 0x10000>;
        mediatek,enabled = <0x1>;
        mediatek,chain_length = <0xA7F8>;
        mediatek,rg_dfd_timeout = <0xA0>;
        mediatek,check_dfd_support = <0x1>;
        mediatek,dfd_infra_base = <0x390>;
        mediatek,dfd_ap_addr_offset = <0x18>;
        mediatek,dfd_latch_offset = <0x48>;
    };
    dfd_cache {
        compatible = "mediatek,dfd_cache";
        mediatek,enabled = <0x0>;
        mediatek,rg_dfd_timeout = <0x3E80>;
        phandle = <0xBE>;
    };
    dbg_cti@0d020000 {
        compatible = "mediatek,dbg_cti";
        reg = <0x0 0xD020000 0x0 0x10000>;
    };
    dbg_etr@0d030000 {
        compatible = "mediatek,dbg_etr";
        reg = <0x0 0xD030000 0x0 0x10000>;
    };
    dbg_funnel@0d040000 {
        compatible = "mediatek,dbg_funnel";
        reg = <0x0 0xD040000 0x0 0x10000>;
    };
    dbg_dem@0d0a0000 {
        compatible = "mediatek,dbg_dem";
        reg = <0x0 0xD0A0000 0x0 0x10000>;
        interrupts = <0x0 0x9D 0x8>;
    };
    dbg_mdsys1@0d0c0000 {
        compatible = "mediatek,dbg_mdsys1";
        reg = <0x0 0xD0C0000 0x0 0x40000>;
    };
    dbg_apmcu_mp0@0d400000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x0 0xD400000 0x0 0x1000>;
    };
    dbg_apmcu_mp0@0d410000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x0 0xD410000 0x0 0x1000>;
    };
    dbg_apmcu_mp0@0d420000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x0 0xD420000 0x0 0x1000>;
    };
    dbg_apmcu_mp0@0d430000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x0 0xD430000 0x0 0x1000>;
    };
    dbg_apmcu_mp0@0d440000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x0 0xD440000 0x0 0x1000>;
    };
    dbg_apmcu_mp0@0d510000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x0 0xD510000 0x0 0x1000>;
    };
    dbg_apmcu_mp0@0d520000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x0 0xD520000 0x0 0x1000>;
    };
    dbg_apmcu_mp0@0d530000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x0 0xD530000 0x0 0x1000>;
    };
    dbg_apmcu_mp0@0d540000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x0 0xD540000 0x0 0x1000>;
    };
    dbg_apmcu_mp0@0d610000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x0 0xD610000 0x0 0x1000>;
    };
    dbg_apmcu_mp0@0d620000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x0 0xD620000 0x0 0x1000>;
    };
    dbg_apmcu_mp0@0d630000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x0 0xD630000 0x0 0x1000>;
    };
    dbg_apmcu_mp0@0d640000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x0 0xD640000 0x0 0x1000>;
    };
    dbg_apmcu_mp0@0d710000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x0 0xD710000 0x0 0x1000>;
    };
    dbg_apmcu_mp0@0d720000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x0 0xD720000 0x0 0x1000>;
    };
    dbg_apmcu_mp0@0d730000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x0 0xD730000 0x0 0x1000>;
    };
    dbg_apmcu_mp0@0d740000 {
        compatible = "mediatek,dbg_apmcu_mp0";
        reg = <0x0 0xD740000 0x0 0x1000>;
    };
    dbg_apmcu_mp1@0d800000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x0 0xD800000 0x0 0x1000>;
    };
    dbg_apmcu_mp1@0d810000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x0 0xD810000 0x0 0x1000>;
    };
    dbg_apmcu_mp1@0d820000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x0 0xD820000 0x0 0x1000>;
    };
    dbg_apmcu_mp1@0d830000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x0 0xD830000 0x0 0x1000>;
    };
    dbg_apmcu_mp1@0d840000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x0 0xD840000 0x0 0x1000>;
    };
    dbg_apmcu_mp1@0d910000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x0 0xD910000 0x0 0x1000>;
    };
    dbg_apmcu_mp1@0d920000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x0 0xD920000 0x0 0x1000>;
    };
    dbg_apmcu_mp1@0d930000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x0 0xD930000 0x0 0x1000>;
    };
    dbg_apmcu_mp1@0d940000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x0 0xD940000 0x0 0x1000>;
    };
    dbg_apmcu_mp1@0da10000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x0 0xDA10000 0x0 0x1000>;
    };
    dbg_apmcu_mp1@0da20000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x0 0xDA20000 0x0 0x1000>;
    };
    dbg_apmcu_mp1@0da30000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x0 0xDA30000 0x0 0x1000>;
    };
    dbg_apmcu_mp1@0da40000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x0 0xDA40000 0x0 0x1000>;
    };
    dbg_apmcu_mp1@0db10000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x0 0xDB10000 0x0 0x1000>;
    };
    dbg_apmcu_mp1@0db20000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x0 0xDB20000 0x0 0x1000>;
    };
    dbg_apmcu_mp1@0db30000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x0 0xDB30000 0x0 0x1000>;
    };
    dbg_apmcu_mp1@0db40000 {
        compatible = "mediatek,dbg_apmcu_mp1";
        reg = <0x0 0xDB40000 0x0 0x1000>;
    };
    infra_dbgsystop_cpu0@0e000000 {
        compatible = "mediatek,infra_dbgsystop_cpu0";
        reg = <0x0 0xE000000 0x0 0x100000>;
    };
    infra_dbgsystop_cpu1@0e100000 {
        compatible = "mediatek,infra_dbgsystop_cpu1";
        reg = <0x0 0xE100000 0x0 0x100000>;
    };
    infra_dbgsystop_cpu2@0e200000 {
        compatible = "mediatek,infra_dbgsystop_cpu2";
        reg = <0x0 0xE200000 0x0 0x100000>;
    };
    infra_dbgsystop_cpu3@0e300000 {
        compatible = "mediatek,infra_dbgsystop_cpu3";
        reg = <0x0 0xE300000 0x0 0x100000>;
    };
    infra_dbgsystop_cpu4@0e400000 {
        compatible = "mediatek,infra_dbgsystop_cpu4";
        reg = <0x0 0xE400000 0x0 0x100000>;
    };
    infra_dbgsystop_cpu5@0e500000 {
        compatible = "mediatek,infra_dbgsystop_cpu5";
        reg = <0x0 0xE500000 0x0 0x100000>;
    };
    infra_dbgsystop_cpu6@0e600000 {
        compatible = "mediatek,infra_dbgsystop_cpu6";
        reg = <0x0 0xE600000 0x0 0x100000>;
    };
    infra_dbgsystop_cpu7@0e700000 {
        compatible = "mediatek,infra_dbgsystop_cpu7";
        reg = <0x0 0xE700000 0x0 0x100000>;
    };
    ap_dma@11000000 {
        compatible = "mediatek,ap_dma";
        reg = <0x0 0x11000000 0x0 0x1000>;
        interrupts = <0x0 0x66 0x8>;
    };
    auxadc@11001000 {
        compatible = "mediatek,mt6768-auxadc";
        reg = <0x0 0x11001000 0x0 0x1000>;
        interrupts = <0x0 0x42 0x2>;
        clocks = <0x26 0x21>;
        clock-names = "main";
        #io-channel-cells = <0x1>;
        mediatek,cali-en-bit = <0x14>;
        mediatek,cali-ge-bit = <0xA>;
        mediatek,cali-oe-bit = <0x0>;
        mediatek,cali-efuse-reg-offset = <0x1A8>;
        nvmem = <0x38>;
        nvmem-names = "mtk_efuse";
        #interconnect-cells = <0x1>;
        phandle = <0x2A>;
    };
    dma-controller@11000980 {
        compatible = "mediatek,mt6577-uart-dma";
        reg = <0x0 0x11000980 0x0 0x80 0x0 0x11000A00 0x0 0x80 0x0 0x11000A80 0x0 0x80 0x0 0x11000B00 0x0 0x80>;
        interrupts = <0x0 0x66 0x8 0x0 0x67 0x8 0x0 0x68 0x8 0x0 0x72 0x8>;
        clocks = <0x26 0x26>;
        clock-names = "apdma";
        #dma-cells = <0x1>;
        dma-bits = <0x22>;
        dma-requests = <0x4>;
        phandle = <0x39>;
    };
    serial@11002000 {
        compatible = "mediatek,mt6577-uart";
        reg = <0x0 0x11002000 0x0 0x1000>;
        interrupts = <0x0 0x70 0x8>;
        clocks = <0x15 0x26 0x16>;
        clock-names = "baud", "bus";
        dmas = <0x39 0x0 0x39 0x1>;
        dma-names = "tx", "rx";
        phandle = <0xBF>;
    };
    serial@11003000 {
        compatible = "mediatek,mt6577-uart";
        reg = <0x0 0x11003000 0x0 0x1000>;
        interrupts = <0x0 0x71 0x8>;
        clocks = <0x15 0x26 0x17>;
        clock-names = "baud", "bus";
        dmas = <0x39 0x2 0x39 0x3>;
        dma-names = "tx", "rx";
        phandle = <0xC0>;
    };
    i2c_common {
        compatible = "mediatek,i2c_common";
        dma_support = [03];
        idvfs = [01];
        set_dt_div = [01];
        check_max_freq = [01];
        ver = [02];
        set_ltiming = [01];
        ext_time_config = [18 01];
        cnt_constraint = [01];
        control_irq_sel = [01];
        phandle = <0xC1>;
    };
    pwm@11006000 {
        compatible = "mediatek,pwm";
        reg = <0x0 0x11006000 0x0 0x1000>;
        interrupts = <0x0 0x62 0x8>;
        clocks = <0x26 0x10 0x26 0x11 0x26 0x12 0x26 0x13 0x26 0x14 0x26 0x30 0x26 0xF 0x26 0x15>;
        clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM5-main", "PWM6-main", "PWM-HCLK-main", "PWM-main";
    };
    i2c0@11007000 {
        compatible = "mediatek,i2c";
        id = <0x0>;
        reg = <0x0 0x11007000 0x0 0x1000 0x0 0x11000080 0x0 0x80>;
        interrupts = <0x0 0x69 0x8>;
        clocks = <0x26 0xB 0x26 0x26>;
        clock-names = "main", "dma";
        clock-div = <0x5>;
        scl-gpio-id = <0x53>;
        sda-gpio-id = <0x52>;
        gpio_start = <0x10002A00>;
        mem_len = <0x200>;
        eh_cfg = <0x30>;
        pu_cfg = <0x70>;
        rsel_cfg = <0x90>;
        aed = <0x1A>;
        phandle = <0xC2>;
    };
    i2c1@11008000 {
        compatible = "mediatek,i2c";
        id = <0x1>;
        reg = <0x0 0x11008000 0x0 0x1000 0x0 0x11000100 0x0 0x80>;
        interrupts = <0x0 0x6A 0x8>;
        clocks = <0x26 0xB 0x26 0x26>;
        clock-names = "main", "dma";
        clock-div = <0x5>;
        scl-gpio-id = <0x54>;
        sda-gpio-id = <0x51>;
        gpio_start = <0x10002A00>;
        mem_len = <0x200>;
        eh_cfg = <0x30>;
        pu_cfg = <0x70>;
        rsel_cfg = <0x90>;
        aed = <0x1A>;
        phandle = <0xC3>;
    };
    i2c2@11009000 {
        compatible = "mediatek,i2c";
        id = <0x2>;
        reg = <0x0 0x11009000 0x0 0x1000 0x0 0x11000180 0x0 0x180>;
        interrupts = <0x0 0x6B 0x8>;
        clocks = <0x26 0xB 0x26 0x26>;
        clock-names = "main", "dma";
        clock-div = <0x5>;
        scl-gpio-id = <0x67>;
        sda-gpio-id = <0x68>;
        gpio_start = <0x10002800>;
        mem_len = <0x200>;
        eh_cfg = <0x40>;
        pu_cfg = <0xA0>;
        rsel_cfg = <0xF0>;
        aed = <0x1A>;
        ch_offset_default = <0x100>;
        ch_offset_ccu = <0x200>;
        phandle = <0xC4>;
    };
    i2c3@1100f000 {
        compatible = "mediatek,i2c";
        id = <0x3>;
        reg = <0x0 0x1100F000 0x0 0x1000 0x0 0x11000300 0x0 0x100>;
        interrupts = <0x0 0x6C 0x8>;
        clocks = <0x26 0xB 0x26 0x26>;
        clock-names = "main", "dma";
        clock-div = <0x5>;
        scl-gpio-id = <0x32>;
        sda-gpio-id = <0x33>;
        gpio_start = <0x10002600>;
        mem_len = <0x200>;
        eh_cfg = <0x30>;
        pu_cfg = <0x60>;
        rsel_cfg = <0x90>;
        aed = <0x1A>;
        ch_offset_default = <0x100>;
        ch_offset_ccu = <0x200>;
        phandle = <0xC5>;
    };
    i2c4@11011000 {
        compatible = "mediatek,i2c";
        id = <0x4>;
        reg = <0x0 0x11011000 0x0 0x1000 0x0 0x11000400 0x0 0x180>;
        interrupts = <0x0 0x6D 0x8>;
        clocks = <0x26 0xB 0x26 0x26>;
        clock-names = "main", "dma";
        clock-div = <0x5>;
        scl-gpio-id = <0x69>;
        sda-gpio-id = <0x6A>;
        gpio_start = <0x10002800>;
        mem_len = <0x200>;
        eh_cfg = <0x40>;
        pu_cfg = <0xA0>;
        rsel_cfg = <0xF0>;
        aed = <0x1A>;
        ch_offset_default = <0x100>;
        ch_offset_ccu = <0x200>;
        phandle = <0xC6>;
    };
    i2c5@11016000 {
        compatible = "mediatek,i2c";
        id = <0x5>;
        reg = <0x0 0x11016000 0x0 0x1000 0x0 0x11000580 0x0 0x80>;
        interrupts = <0x0 0x93 0x8>;
        clocks = <0x26 0xB 0x26 0x26>;
        clock-names = "main", "dma";
        clock-div = <0x5>;
        scl-gpio-id = <0x30>;
        sda-gpio-id = <0x31>;
        gpio_start = <0x10002600>;
        mem_len = <0x200>;
        eh_cfg = <0x30>;
        pu_cfg = <0x60>;
        rsel_cfg = <0x90>;
        aed = <0x1A>;
        phandle = <0xC7>;
    };
    i2c6@1100d000 {
        compatible = "mediatek,i2c";
        id = <0x6>;
        reg = <0x0 0x1100D000 0x0 0x1000 0x0 0x11000600 0x0 0x80>;
        interrupts = <0x0 0x94 0x8>;
        clocks = <0x26 0xB 0x26 0x26>;
        clock-names = "main", "dma";
        clock-div = <0x5>;
        scl-gpio-id = <0x59>;
        sda-gpio-id = <0x5A>;
        gpio_start = <0x10002000>;
        mem_len = <0x200>;
        eh_cfg = <0x30>;
        pu_cfg = <0x60>;
        rsel_cfg = <0x90>;
        aed = <0x1A>;
        phandle = <0xC8>;
    };
    i2c7@11004000 {
        compatible = "mediatek,i2c";
        id = <0x7>;
        reg = <0x0 0x11004000 0x0 0x1000 0x0 0x11000680 0x0 0x180>;
        interrupts = <0x0 0x6E 0x8>;
        clocks = <0x26 0xB 0x26 0x26>;
        clock-names = "main", "dma";
        clock-div = <0x5>;
        scl-gpio-id = <0xAF>;
        sda-gpio-id = <0xB0>;
        gpio_start = <0x10002600>;
        mem_len = <0x200>;
        eh_cfg = <0x30>;
        pu_cfg = <0x60>;
        rsel_cfg = <0x90>;
        aed = <0x1A>;
        phandle = <0xC9>;
        speaker_amp@34 {
            compatible = "mediatek,speaker_amp";
            #sound-dai-cells = <0x0>;
            reg = <0x34>;
            status = "okay";
            phandle = <0x5E>;
        };
        ocp81375@63 {
            compatible = "awinic,ocp81375";
            reg = <0x63>;
            flashled = <0x20 0x99 0x0>;
            status = "okay";
        };
    };
    i2c8@11005000 {
        compatible = "mediatek,i2c";
        id = <0x8>;
        reg = <0x0 0x11005000 0x0 0x1000 0x0 0x11000800 0x0 0x180>;
        interrupts = <0x0 0x6F 0x8>;
        clocks = <0x26 0xB 0x26 0x26>;
        clock-names = "main", "dma";
        clock-div = <0x5>;
        aed = <0x1A>;
        phandle = <0xCA>;
    };
    spi0@1100a000 {
        compatible = "mediatek,mt6765-spi";
        mediatek,pad-select = <0x0>;
        reg = <0x0 0x1100A000 0x0 0x1000>;
        interrupts = <0x0 0x8A 0x8>;
        clocks = <0x14 0xB 0x14 0x5B 0x26 0x1B>;
        clock-names = "parent-clk", "sel-clk", "spi-clk";
        phandle = <0xCB>;
    };
    eem_fsm@1100b000 {
        compatible = "mediatek,eem_fsm";
        reg = <0x0 0x1100B000 0x0 0x1000>;
        interrupts = <0x0 0x8E 0x8>;
        eem-status = <0x1>;
        eem-initmon-little = <0xF>;
        eem-initmon-big = <0xF>;
        eem-initmon-cci = <0xF>;
        eem-initmon-gpu = <0xF>;
        eem-clamp-little = <0x0>;
        eem-clamp-big = <0x0>;
        eem-clamp-cci = <0x0>;
        eem-clamp-gpu = <0x0>;
        eem-offset-little = <0xFF>;
        eem-offset-big = <0xFF>;
        eem-offset-cci = <0xFF>;
        eem-offset-gpu = <0xFF>;
        phandle = <0xCC>;
    };
    therm_ctrl@1100b000 {
        compatible = "mediatek,therm_ctrl";
        reg = <0x0 0x1100B000 0x0 0x1000>;
        interrupts = <0x0 0x63 0x8>;
        clocks = <0x26 0xA>;
        clock-names = "therm-main";
    };
    thermal-sensor1 {
        compatible = "mediatek,mtboard-thermistor1";
        io-channels = <0x2A 0x0>;
        io-channel-names = "thermistor-ch0";
        phandle = <0xCD>;
    };
    thermal-sensor2 {
        compatible = "mediatek,mtboard-thermistor2";
        io-channels = <0x2A 0x1>;
        io-channel-names = "thermistor-ch1";
        phandle = <0xCE>;
    };
    thermal-sensor3 {
        compatible = "mediatek,mtboard-thermistor3";
        io-channels = <0x2A 0x2>;
        io-channel-names = "thermistor-ch2";
        phandle = <0xCF>;
    };
    thermal-sensor4 {
        compatible = "mediatek,mtboard-thermistor4";
        io-channels = <0x2A 0x4>;
        io-channel-names = "thermistor-ch4";
        phandle = <0xD0>;
    };
    drcc {
        compatible = "mediatek,drcc";
        state = <0xFF>;
        drcc0_Vref = <0xFF>;
        drcc1_Vref = <0xFF>;
        drcc2_Vref = <0xFF>;
        drcc3_Vref = <0xFF>;
        drcc4_Vref = <0xFF>;
        drcc5_Vref = <0xFF>;
        drcc6_Vref = <0xFF>;
        drcc7_Vref = <0xFF>;
        drcc0_Hwgatepct = <0xFF>;
        drcc1_Hwgatepct = <0xFF>;
        drcc2_Hwgatepct = <0xFF>;
        drcc3_Hwgatepct = <0xFF>;
        drcc4_Hwgatepct = <0xFF>;
        drcc5_Hwgatepct = <0xFF>;
        drcc6_Hwgatepct = <0xFF>;
        drcc7_Hwgatepct = <0xFF>;
        drcc0_Code = <0xFF>;
        drcc1_Code = <0xFF>;
        drcc2_Code = <0xFF>;
        drcc3_Code = <0xFF>;
        drcc4_Code = <0xFF>;
        drcc5_Code = <0xFF>;
        drcc6_Code = <0xFF>;
        drcc7_Code = <0xFF>;
        phandle = <0xD1>;
    };
    btif@1100c000 {
        compatible = "mediatek,btif";
        reg = <0x0 0x1100C000 0x0 0x1000 0x0 0x11000B80 0x0 0x80 0x0 0x11000C00 0x0 0x80>;
        interrupts = <0x0 0x85 0x8 0x0 0x73 0x8 0x0 0x8D 0x8>;
        clocks = <0x26 0x1A 0x26 0x26>;
        clock-names = "btifc", "apdmac";
    };
    mmc@11230000 {
        compatible = "mediatek,mt6768-mmc";
        reg = <0x0 0x11230000 0x0 0x10000 0x0 0x11CD0000 0x0 0x1000>;
        interrupts = <0x0 0x64 0x8>;
        clocks = <0x14 0x3C 0x26 0x1C 0x26 0x4C 0x26 0x44>;
        clock-names = "source", "hclk", "source_cg", "crypto_clk";
        status = "okay";
        host-index = <0x0>;
        host-function = <0x0>;
        pinctrl-names = "default", "state_uhs", "pull_down";
        pinctrl-0 = <0x3A>;
        pinctrl-1 = <0x3B>;
        pinctrl-2 = <0x3C>;
        bus-width = <0x8>;
        max-frequency = <0xBEBC200>;
        cap-mmc-highspeed;
        mmc-ddr-1_8v;
        mmc-hs200-1_8v;
        mmc-hs400-1_8v;
        no-sdio;
        no-sd;
        hs400-ds-delay = <0x12814>;
        mediatek,cqhci;
        vmmc-supply = <0x3D>;
        non-removable;
        phandle = <0xD2>;
    };
    mmc@11240000 {
        compatible = "mediatek,mt6768-mmc";
        reg = <0x0 0x11240000 0x0 0x10000 0x0 0x11C90000 0x0 0x1000>;
        interrupts = <0x0 0x65 0x8>;
        clocks = <0x14 0x3D 0x26 0x1D 0x26 0x4D>;
        clock-names = "source", "hclk", "source_cg";
        status = "okay";
        host-index = <0x1>;
        host-function = <0x1>;
        pinctrl-names = "default", "state_uhs", "pull_down";
        pinctrl-0 = <0x3E>;
        pinctrl-1 = <0x3F>;
        pinctrl-2 = <0x40>;
        bus-width = <0x4>;
        max-frequency = <0xBEBC200>;
        cap-sd-highspeed;
        sd-uhs-sdr12;
        sd-uhs-sdr25;
        sd-uhs-sdr50;
        sd-uhs-sdr104;
        sd-uhs-ddr50;
        cd-gpios = <0x20 0x12 0x0>;
        vmmc-supply = <0x41>;
        vqmmc-supply = <0x42>;
        no-mmc;
        no-sdio;
        phandle = <0xD3>;
    };
    consys@18002000 {
        compatible = "mediatek,mt6768-consys";
        #address-cells = <0x2>;
        #size-cells = <0x2>;
        reg = <0x0 0x18002000 0x0 0x1000 0x0 0x10007000 0x0 0x100 0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x18007000 0x0 0x1000 0x0 0x180B1000 0x0 0x1000 0x0 0x180A3000 0x0 0x1000 0x0 0x180A5000 0x0 0x800 0x0 0x180C1000 0x0 0x1000 0x0 0x18004000 0x0 0x1000>;
        interrupts = <0x0 0x11C 0x8 0x0 0x4E 0x8 0x0 0x11F 0x1>;
        clocks = <0x27 0x1>;
        clock-names = "conn";
        wifi_ant_swap_gpio = <0x20 0x6C 0x0>;
        memory-region = <0x43>;
        phandle = <0xD4>;
    };
    disp_pwm@1100e000 {
        compatible = "mediatek,disp_pwm";
        reg = <0x0 0x1100E000 0x0 0x1000>;
    };
    spi1@11010000 {
        compatible = "mediatek,mt6765-spi";
        mediatek,pad-select = <0x0>;
        reg = <0x0 0x11010000 0x0 0x1000>;
        interrupts = <0x0 0x8B 0x8>;
        clocks = <0x14 0xB 0x14 0x5B 0x26 0x34>;
        clock-names = "parent-clk", "sel-clk", "spi-clk";
        phandle = <0xD5>;
    };
    spi2@11012000 {
        compatible = "mediatek,mt6765-spi";
        mediatek,pad-select = <0x0>;
        reg = <0x0 0x11012000 0x0 0x1000>;
        interrupts = <0x0 0x91 0x8>;
        clocks = <0x14 0xB 0x14 0x5B 0x26 0x37>;
        clock-names = "parent-clk", "sel-clk", "spi-clk";
        phandle = <0xD6>;
    };
    spi3@11013000 {
        compatible = "mediatek,mt6765-spi";
        mediatek,pad-select = <0x0>;
        reg = <0x0 0x11013000 0x0 0x1000>;
        interrupts = <0x0 0x92 0x8>;
        clocks = <0x14 0xB 0x14 0x5B 0x26 0x38>;
        clock-names = "parent-clk", "sel-clk", "spi-clk";
        phandle = <0xD7>;
    };
    spi4@11014000 {
        compatible = "mediatek,mt6765-spi";
        mediatek,pad-select = <0x0>;
        reg = <0x0 0x11014000 0x0 0x1000>;
        interrupts = <0x0 0x74 0x8>;
        clocks = <0x14 0xB 0x14 0x5B 0x26 0x41>;
        clock-names = "parent-clk", "sel-clk", "spi-clk";
        phandle = <0xD8>;
    };
    spi5@11015000 {
        compatible = "mediatek,mt6765-spi";
        mediatek,pad-select = <0x0>;
        reg = <0x0 0x11015000 0x0 0x1000>;
        interrupts = <0x0 0x75 0x8>;
        clocks = <0x14 0xB 0x14 0x5B 0x26 0x42>;
        clock-names = "parent-clk", "sel-clk", "spi-clk";
        phandle = <0xD9>;
    };
    imp_iic@11017000 {
        compatible = "mediatek,imp_iic";
        reg = <0x0 0x11017000 0x0 0x1000>;
    };
    nfi@11018000 {
        compatible = "mediatek,nfi";
        reg = <0x0 0x11018000 0x0 0x1000>;
    };
    nfiecc@11019000 {
        compatible = "mediatek,nfiecc";
        reg = <0x0 0x11019000 0x0 0x1000>;
    };
    usb0@11200000 {
        compatible = "mediatek,mt6768-usb20";
        reg = <0x0 0x11200000 0x0 0x10000 0x0 0x11CC0000 0x0 0x10000>;
        interrupts = <0x0 0x61 0x8>;
        mode = <0x2>;
        multipoint = <0x1>;
        num_eps = <0x10>;
        clocks = <0x26 0x8 0x14 0x66 0x14 0x20>;
        clock-names = "usb0", "usb0_clk_top_sel", "usb0_clk_univpll3_d4";
        pericfg = <0x44>;
        interrupt-names = "mc";
        phys = <0x45 0x3>;
        dr_mode = "otg";
        usb-role-switch;
        phandle = <0x72>;
    };
    usb-phy@11210000 {
        compatible = "mediatek,generic-tphy-v1";
        reg = <0x0 0x11CC0000 0x0 0x800>;
        #address-cells = <0x2>;
        #size-cells = <0x2>;
        ranges;
        status = "okay";
        phandle = <0xDA>;
        usb-phy@11210000 {
            reg = <0x0 0x11CC0800 0x0 0x100>;
            clocks = <0x15>;
            clock-names = "ref";
            #phy-cells = <0x1>;
            mediatek,eye-term = <0x3>;
            mediatek,eye-vrt = <0x5>;
            mediatek,eye-rev6 = <0x3>;
            mediatek,eye-disc = <0xF>;
            mediatek,host-eye-term = <0x3>;
            mediatek,host-eye-vrt = <0x5>;
            mediatek,host-eye-rev6 = <0x3>;
            mediatek,host-eye-disc = <0x8>;
            status = "okay";
            phandle = <0x45>;
        };
    };
    msdc@11230000 {
        compatible = "mediatek,msdc";
        reg = <0x0 0x11230000 0x0 0x10000>;
        interrupts = <0x0 0x64 0x8>;
        phandle = <0xDB>;
    };
    msdc@11240000 {
        compatible = "mediatek,msdc";
        reg = <0x0 0x11240000 0x0 0x10000>;
        interrupts = <0x0 0x65 0x8>;
        phandle = <0xDC>;
    };
    msdc0_top@11cd0000 {
        compatible = "mediatek,msdc0_top";
        reg = <0x0 0x11CD0000 0x0 0x1000>;
    };
    msdc1_top@11c90000 {
        compatible = "mediatek,msdc1_top";
        reg = <0x0 0x11C90000 0x0 0x1000>;
    };
    usb1p_sif@11210000 {
        compatible = "mediatek,usb1p_sif";
        reg = <0x0 0x11210000 0x0 0x10000>;
    };
    audio@11220000 {
        compatible = "mediatek,audio", "syscon";
        reg = <0x0 0x11220000 0x0 0x1000>;
        #clock-cells = <0x1>;
        phandle = <0x47>;
    };
    mt6768-afe-pcm@11220000 {
        compatible = "mediatek,mt6768-sound";
        reg = <0x0 0x11220000 0x0 0x1000>;
        interrupts = <0x0 0xA9 0x8>;
        topckgen = <0x14>;
        apmixed = <0x46>;
        clocks = <0x47 0x0 0x47 0x5 0x47 0x6 0x47 0x4 0x47 0x1 0x47 0x2 0x47 0x3 0x47 0x7 0x26 0x2B 0x26 0x33 0x14 0x5F 0x14 0x60 0x14 0x3 0x14 0x61 0x14 0x29 0x14 0x62 0x14 0x2C 0x14 0x82 0x14 0x83 0x14 0x84 0x14 0x85 0x14 0x70 0x14 0x71 0x14 0x72 0x14 0x73 0x46 0x8 0x15>;
        clock-names = "aud_afe_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_apll22m_clk", "aud_apll24m_clk", "aud_apll1_tuner_clk", "aud_tml_clk", "aud_infra_axi_clk", "aud_infra_26m_clk", "top_mux_audio", "top_mux_audio_int", "top_sys_pll1_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_eng1", "top_apll1_d8", "top_i2s0_m_sel", "top_i2s1_m_sel", "top_i2s2_m_sel", "top_i2s3_m_sel", "top_apll12_div0", "top_apll12_div1", "top_apll12_div2", "top_apll12_div3", "apmixed_apll1", "top_clk26m_clk";
        pinctrl-names = "aud_clk_mosi_off", "aud_clk_mosi_on", "aud_clk_miso_off", "aud_clk_miso_on", "aud_dat_mosi_off", "aud_dat_mosi_on", "aud_dat_miso_off", "aud_dat_miso_on", "aud_gpio_i2s0_off", "aud_gpio_i2s0_on", "aud_gpio_i2s1_off", "aud_gpio_i2s1_on", "aud_gpio_i2s2_off", "aud_gpio_i2s2_on", "aud_gpio_i2s3_off", "aud_gpio_i2s3_on", "vow_dat_miso_off", "vow_dat_miso_on", "vow_clk_miso_off", "vow_clk_miso_on";
        pinctrl-0 = <0x48>;
        pinctrl-1 = <0x49>;
        pinctrl-2 = <0x4A>;
        pinctrl-3 = <0x4B>;
        pinctrl-4 = <0x4C>;
        pinctrl-5 = <0x4D>;
        pinctrl-6 = <0x4E>;
        pinctrl-7 = <0x4F>;
        pinctrl-8 = <0x50>;
        pinctrl-9 = <0x51>;
        pinctrl-10 = <0x52>;
        pinctrl-11 = <0x53>;
        pinctrl-12 = <0x54>;
        pinctrl-13 = <0x55>;
        pinctrl-14 = <0x56>;
        pinctrl-15 = <0x57>;
        pinctrl-16 = <0x58>;
        pinctrl-17 = <0x59>;
        pinctrl-18 = <0x5A>;
        pinctrl-19 = <0x5B>;
        phandle = <0x5D>;
    };
    mt6358_snd {
        compatible = "mediatek,mt6358-sound";
        mediatek,pwrap-regmap = <0x23>;
        phandle = <0x5C>;
    };
    sound {
        compatible = "mediatek,mt6768-mt6358-sound";
        mediatek,audio-codec = <0x5C>;
        mediatek,platform = <0x5D>;
        mtk_spk_i2s_out = <0x3>;
        mtk_spk_i2s_in = <0x0>;
        phandle = <0xDD>;
        mediatek,speaker-codec {
            sound-dai = <0x5E>;
        };
    };
    snd_scp_ultra {
        compatible = "mediatek,snd_scp_ultra";
        scp_ultra_dl_memif_id = <0x3>;
        scp_ultra_ul_memif_id = <0x5>;
        phandle = <0xDE>;
    };
    snd_scp_spk {
        compatible = "mediatek,snd_scp_spk";
        phandle = <0xDF>;
    };
    audio_sram@11221000 {
        compatible = "mediatek,audio_sram";
        reg = <0x0 0x11221000 0x0 0x9000>;
        prefer_mode = <0x1>;
        mode_size = <0x6C00 0x9000>;
        block_size = <0x1000>;
    };
    mtk-btcvsd-snd@18050000 {
        compatible = "mediatek,mtk-btcvsd-snd";
        reg = <0x0 0x18050000 0x0 0x1000 0x0 0x18080000 0x0 0x10000>;
        interrupts = <0x0 0x11B 0x8>;
        mediatek,infracfg = <0x26>;
        mediatek,offset = <0xF00 0x800 0x140 0x144 0x148>;
        disable_write_silence = <0x0>;
    };
    mt_soc_playback_offload {
        compatible = "mediatek,mt_soc_offload_common";
    };
    mipi_rx_ana_csi0a@11c10000 {
        compatible = "mediatek,mipi_rx_ana_csi0a", "syscon";
        reg = <0x0 0x11C10000 0x0 0x1000>;
        #clock-cells = <0x1>;
        phandle = <0x6B>;
    };
    mipi_rx_ana_csi0b@11c11000 {
        compatible = "mediatek,mipi_rx_ana_csi0b", "syscon";
        reg = <0x0 0x11C11000 0x0 0x1000>;
        #clock-cells = <0x1>;
        phandle = <0x6C>;
    };
    mipi_rx_ana_csi1a@11c12000 {
        compatible = "mediatek,mipi_rx_ana_csi1a", "syscon";
        reg = <0x0 0x11C12000 0x0 0x1000>;
        #clock-cells = <0x1>;
        phandle = <0x6D>;
    };
    mipi_rx_ana_csi1b@11c13000 {
        compatible = "mediatek,mipi_rx_ana_csi1b", "syscon";
        reg = <0x0 0x11C13000 0x0 0x1000>;
        #clock-cells = <0x1>;
        phandle = <0x6E>;
    };
    mipi_rx_ana_csi2a@11c14000 {
        compatible = "mediatek,mipi_rx_ana_csi2a", "syscon";
        reg = <0x0 0x11C14000 0x0 0x1000>;
        #clock-cells = <0x1>;
        phandle = <0x6F>;
    };
    mipi_rx_ana_csi2b@11c15000 {
        compatible = "mediatek,mipi_rx_ana_csi2b", "syscon";
        reg = <0x0 0x11C15000 0x0 0x1000>;
        #clock-cells = <0x1>;
        phandle = <0x70>;
    };
    mipi_tx0@11c80000 {
        compatible = "mediatek,mipi_tx0";
        reg = <0x0 0x11C80000 0x0 0x10000>;
    };
    efusec@11ce0000 {
        compatible = "mediatek,efusec";
        reg = <0x0 0x11CE0000 0x0 0x10000>;
    };
    mfg_cfg@13000000 {
        compatible = "mediatek,mfgcfg", "syscon";
        reg = <0x0 0x13000000 0x0 0x1000>;
        #clock-cells = <0x1>;
        phandle = <0x60>;
    };
    mali@13040000 {
        compatible = "mediatek,mali", "arm,mali-valhall";
        reg = <0x0 0x13040000 0x0 0x4000>;
        interrupts = <0x0 0x112 0x8 0x0 0x113 0x8 0x0 0x114 0x8 0x0 0x115 0x8 0x0 0x116 0x8>;
        interrupt-names = "GPU", "MMU", "JOB", "EVENT", "PWR";
        ged-supply = <0x5F>;
    };
    gpufreq {
        compatible = "mediatek,mt6768-gpufreq";
        clocks = <0x14 0x54 0x14 0x26 0x14 0x6 0x60 0x0 0x27 0x9 0x27 0x4 0x27 0x7 0x27 0x8>;
        clock-names = "clk_mux", "clk_main_parent", "clk_sub_parent", "subsys_mfg_cg", "mtcmos_mfg_async", "mtcmos_mfg", "mtcmos_mfg_core0", "mtcmos_mfg_core1";
        nvmem-cells = <0x61>;
        nvmem-cell-names = "efuse_segment_cell";
        phandle = <0x62>;
    };
    ged {
        compatible = "mediatek,ged";
        gpufreq-supply = <0x62>;
        phandle = <0x5F>;
    };
    mmsys_config@14000000 {
        compatible = "mediatek,mmsys_config", "syscon";
        reg = <0x0 0x14000000 0x0 0x1000>;
        interrupts = <0x0 0xF0 0x8>;
        #clock-cells = <0x1>;
        clocks = <0x2B 0x17 0x2B 0x1C 0x2B 0x1D>;
        clock-names = "CAM_MDP", "IMG_DL_RELAY", "IMG_DL_ASYNC_TOP";
        phandle = <0x2B>;
    };
    disp_mutex0@14001000 {
        compatible = "mediatek,disp_mutex0";
        reg = <0x0 0x14001000 0x0 0x1000>;
        interrupts = <0x0 0xDF 0x8>;
        phandle = <0x34>;
    };
    smi_common@14002000 {
        compatible = "mediatek,smi_common";
        reg = <0x0 0x14002000 0x0 0x1000>;
        mediatek,smi-id = <0x5>;
        clocks = <0x27 0x3 0x2B 0x15 0x2B 0x16 0x2B 0x13>;
        clock-names = "scp-dis", "mm-comm0", "mm-comm1", "mm-common";
        mmsys_config = <0x2B>;
    };
    mmdvfs_pmqos {
        compatible = "mediatek,mmdvfs_pmqos";
        mm_step0 = <0x1C9 0x1 0x0 0x3>;
        mm_step1 = <0x138 0x1 0x0 0x4>;
        mm_step2 = <0xE4 0x1 0x0 0x5>;
        venc_step0 = <0x1C9 0x1 0x1 0x3>;
        venc_step1 = <0x1A0 0x1 0x1 0x6>;
        venc_step2 = <0x138 0x1 0x1 0x4>;
        cam_step0 = <0x222 0x1 0x2 0x7>;
        cam_step1 = <0x138 0x1 0x2 0x4>;
        cam_step2 = <0xE4 0x1 0x2 0x5>;
        vopp_steps = <0x0 0x1 0x3>;
        disp_freq = "mm_step0", "mm_step1", "mm_step2";
        mdp_freq = "mm_step0", "mm_step1", "mm_step2";
        cam_freq = "cam_step0", "cam_step1", "cam_step2";
        img_freq = "mm_step0", "mm_step1", "mm_step2";
        vdec_freq = "mm_step0", "mm_step1", "mm_step2";
        venc_freq = "venc_step0", "venc_step1", "venc_step2";
        clocks = <0x14 0x52 0x14 0x6E 0x14 0x6F 0x14 0x21 0x14 0x17 0x14 0x22 0x14 0x19 0x14 0x1>;
        clock-names = "mmdvfs_clk_mm_sel_ck", "mmdvfs_clk_venc_sel_ck", "mmdvfs_clk_cam_sel_ck", "mmdvfs_clk_mmpll_ck", "mmdvfs_clk_univpll1_d2_ck", "mmdvfs_clk_mmpll_d2_ck", "mmdvfs_clk_univpll_d3_ck", "mmdvfs_clk_syspll_d2_ck";
    };
    smi_larb0@14003000 {
        compatible = "mediatek,smi_larb0", "mediatek,smi_larb";
        reg = <0x0 0x14003000 0x0 0x1000>;
        mediatek,smi-id = <0x0>;
        clocks = <0x27 0x3 0x2B 0x14>;
        clock-names = "scp-dis", "mm-larb0";
        phandle = <0x63>;
    };
    mdp_rdma0@14004000 {
        compatible = "mediatek,mdp_rdma0";
        reg = <0x0 0x14004000 0x0 0x1000>;
        interrupts = <0x0 0xE0 0x8>;
        clocks = <0x2B 0x0>;
        clock-names = "MDP_RDMA0";
        phandle = <0x2C>;
    };
    mdp_ccorr0@14005000 {
        compatible = "mediatek,mdp_ccorr0";
        reg = <0x0 0x14005000 0x0 0x1000>;
        interrupts = <0x0 0xEF 0x8>;
        clocks = <0x2B 0x1>;
        clock-names = "MDP_CCORR";
        phandle = <0x33>;
    };
    mdp_rsz0@14006000 {
        compatible = "mediatek,mdp_rsz0";
        reg = <0x0 0x14006000 0x0 0x1000>;
        interrupts = <0x0 0xE1 0x8>;
        clocks = <0x2B 0x2>;
        clock-names = "MDP_RSZ0";
        phandle = <0x2D>;
    };
    mdp_rsz1@14007000 {
        compatible = "mediatek,mdp_rsz1";
        reg = <0x0 0x14007000 0x0 0x1000>;
        interrupts = <0x0 0xE2 0x8>;
        clocks = <0x2B 0x3>;
        clock-names = "MDP_RSZ1";
        phandle = <0x2E>;
    };
    mdp_wdma0@14008000 {
        compatible = "mediatek,mdp_wdma0";
        reg = <0x0 0x14008000 0x0 0x1000>;
        interrupts = <0x0 0xE5 0x8>;
        clocks = <0x2B 0x6>;
        clock-names = "MDP_WDMA";
        phandle = <0x2F>;
    };
    mdp_wrot0@14009000 {
        compatible = "mediatek,mdp_wrot0";
        reg = <0x0 0x14009000 0x0 0x1000>;
        interrupts = <0x0 0xE4 0x8>;
        clocks = <0x2B 0x5>;
        clock-names = "MDP_WROT0";
        phandle = <0x30>;
    };
    mdp_tdshp0@1400a000 {
        compatible = "mediatek,mdp_tdshp0";
        reg = <0x0 0x1400A000 0x0 0x1000>;
        clocks = <0x2B 0x4>;
        clock-names = "MDP_TDSHP";
        phandle = <0x31>;
    };
    disp_ovl0@1400b000 {
        compatible = "mediatek,disp_ovl0";
        reg = <0x0 0x1400B000 0x0 0x1000>;
        interrupts = <0x0 0xE6 0x8>;
    };
    disp_rdma0@1400d000 {
        compatible = "mediatek,disp_rdma0";
        reg = <0x0 0x1400D000 0x0 0x1000>;
        interrupts = <0x0 0xE7 0x8>;
    };
    disp_wdma0@1400e000 {
        compatible = "mediatek,disp_wdma0";
        reg = <0x0 0x1400E000 0x0 0x1000>;
        interrupts = <0x0 0xE8 0x8>;
    };
    disp_color0@1400f000 {
        compatible = "mediatek,disp_color0";
        reg = <0x0 0x1400F000 0x0 0x1000>;
        interrupts = <0x0 0xE9 0x8>;
        clocks = <0x2B 0xC>;
        clock-names = "MDP_COLOR";
        phandle = <0x32>;
    };
    disp_ccorr0@14010000 {
        compatible = "mediatek,disp_ccorr0";
        reg = <0x0 0x14010000 0x0 0x1000>;
        interrupts = <0x0 0xEA 0x8>;
    };
    disp_aal0@14011000 {
        compatible = "mediatek,disp_aal0";
        reg = <0x0 0x14011000 0x0 0x1000>;
        interrupts = <0x0 0xEB 0x8>;
    };
    disp_gamma0@14012000 {
        compatible = "mediatek,disp_gamma0";
        reg = <0x0 0x14012000 0x0 0x1000>;
        interrupts = <0x0 0xEC 0x8>;
    };
    disp_dither0@14013000 {
        compatible = "mediatek,disp_dither0";
        reg = <0x0 0x14013000 0x0 0x1000>;
        interrupts = <0x0 0xED 0x8>;
    };
    dsi0@14014000 {
        compatible = "mediatek,dsi0";
        reg = <0x0 0x14014000 0x0 0x1000>;
        interrupts = <0x0 0xEE 0x8>;
    };
    disp_ovl0_2l@1400c000 {
        compatible = "mediatek,disp_ovl0_2l";
        reg = <0x0 0x1400C000 0x0 0x1000>;
        interrupts = <0x0 0xF2 0x8>;
    };
    disp_rsz0@14015000 {
        compatible = "mediatek,disp_rsz0";
        reg = <0x0 0x14015000 0x0 0x1000>;
        interrupts = <0x0 0x125 0x8>;
    };
    mtkfb@0 {
        compatible = "mediatek,mtkfb";
        phandle = <0xE0>;
    };
    dispsys {
        compatible = "mediatek,dispsys";
        mediatek,larb = <0x63>;
        clocks = <0x27 0x3 0x2B 0x13 0x2B 0x14 0x2B 0x15 0x2B 0x16 0x2B 0x7 0x2B 0x8 0x2B 0xA 0x2B 0xB 0x2B 0xC 0x2B 0xD 0x2B 0xE 0x2B 0xF 0x2B 0x10 0x2B 0x11 0x2B 0x1E 0x2B 0x1C 0x2B 0x1F 0x2B 0x9 0x46 0x15 0x14 0x63 0x26 0x31 0x15 0x14 0x1B 0x14 0x2E 0x14 0x30>;
        clock-names = "MMSYS_MTCMOS", "MMSYS_SMI_COMMON", "MMSYS_SMI_LARB0", "MMSYS_GALS_COMM0", "MMSYS_GALS_COMM1", "MMSYS_DISP_OVL0", "MMSYS_DISP_OVL0_2L", "MMSYS_DISP_RDMA0", "MMSYS_DISP_WDMA0", "MMSYS_DISP_COLOR0", "MMSYS_DISP_CCORR0", "MMSYS_DISP_AAL0", "MMSYS_DISP_GAMMA0", "MMSYS_DISP_DITHER0", "MMSYS_DSI0_MM_CK", "MMSYS_DSI0_IF_CK", "MMSYS_IMG_DL_RELAY", "MMSYS_26M", "MMSYS_DISP_RSZ0", "APMIXED_MIPI_26M", "TOP_MUX_DISP_PWM", "DISP_PWM", "TOP_26M", "TOP_UNIVPLL2_D4", "TOP_ULPOSC1_D2", "TOP_ULPOSC1_D8";
    };
    dsi_te {
        compatible = "mediatek, dsi_te-eint";
        status = "disabled";
        phandle = <0xE1>;
    };
    mt6382_eint {
        compatible = "mediatek, mt6382_eint";
        interrupt-parent = <0x20>;
        interrupts = <0x62 0x4 0x62 0x0>;
        STATUS = "okay";
        phandle = <0xE2>;
    };
    mt6382_nfc {
        compatible = "mediatek, mt6382_nfc-eint";
        interrupt-parent = <0x20>;
        interrupts = <0x9 0x3 0x9 0x0>;
        mt6382_nfc_srclk = <0x20 0x19 0x0>;
        status = "okay";
        phandle = <0xE3>;
    };
    mm_mutex@14016000 {
        compatible = "mediatek,mm_mutex";
        reg = <0x0 0x14016000 0x0 0x1000>;
    };
    syscon@15020000 {
        compatible = "mediatek,mt6768-imgsys", "syscon";
        reg = <0x0 0x15020000 0x0 0x1000>;
        #clock-cells = <0x1>;
        phandle = <0x25>;
    };
    imgsys_config@15020000 {
        compatible = "mediatek,imgsys", "syscon";
        reg = <0x0 0x15020000 0x0 0x1000>;
        clocks = <0x27 0x3 0x27 0x5 0x27 0xA 0x25 0x1 0x64 0x2 0x64 0x3 0x64 0x4 0x64 0x5 0x64 0x6 0x64 0x7>;
        clock-names = "ISP_SCP_SYS_DIS", "ISP_SCP_SYS_ISP", "ISP_SCP_SYS_CAM", "ISP_CLK_IMG_DIP", "ISP_CLK_CAM", "ISP_CLK_CAMTG", "ISP_CLK_CAM_SENINF", "ISP_CLK_CAMSV0", "ISP_CLK_CAMSV1", "ISP_CLK_CAMSV2";
        phandle = <0xE4>;
    };
    dip1@15022000 {
        compatible = "mediatek,dip1";
        reg = <0x0 0x15022000 0x0 0x3000>;
        interrupts = <0x0 0x10E 0x8>;
    };
    fdvt@1502b000 {
        compatible = "mediatek,fdvt";
        reg = <0x0 0x1502B000 0x0 0x1000>;
        interrupts = <0x0 0x111 0x8>;
        clocks = <0x25 0x2>;
        clock-names = "FD_CLK_IMG_FDVT";
    };
    dpe@15028000 {
        compatible = "mediatek,dpe";
        reg = <0x0 0x15028000 0x0 0x1000>;
        interrupts = <0x0 0x10F 0x8>;
        clocks = <0x25 0x3>;
        clock-names = "DPE_CG_IMG_DPE";
    };
    smi_larb2@15021000 {
        compatible = "mediatek,smi_larb2", "mediatek,smi_larb";
        reg = <0x0 0x15021000 0x0 0x1000>;
        mediatek,smi-id = <0x2>;
        clocks = <0x27 0x5 0x2B 0x18 0x25 0x0>;
        clock-names = "scp-isp", "mm-img", "img-larb2";
        phandle = <0xE5>;
    };
    vcu@16000000 {
        compatible = "mediatek-vcu";
        mediatek,vcuid = <0x0>;
        mediatek,vcuname = "vcu";
        reg = <0x0 0x16000000 0x0 0x40000 0x0 0x17020000 0x0 0x10000 0x0 0x19002000 0x0 0x1000>;
        mediatek,mailbox-gce = <0x35>;
        mboxes = <0x35 0x1 0x0 0x1 0x35 0x5 0x0 0x1>;
        gce-event-names = "venc_eof", "venc_cmdq_pause_done", "venc_mb_done", "venc_128B_cnt_done";
        gce-events = <0x35 0x121 0x35 0x122 0x35 0x124 0x35 0x125>;
        phandle = <0x66>;
    };
    vcodec_dec@16000000 {
        compatible = "mediatek,mt6768-vcodec-dec";
        reg = <0x0 0x16000000 0x0 0x1000 0x0 0x16020000 0x0 0x400 0x0 0x16025000 0x0 0x1000>;
        mediatek,larb = <0x65>;
        interrupts = <0x0 0xF6 0x8>;
        mediatek,vcu = <0x66>;
        clocks = <0x27 0x3 0x27 0xC 0x67 0x0>;
        clock-names = "MT_SCP_SYS_DIS", "MT_SCP_SYS_VDE", "MT_CG_VDEC";
        #clock-cells = <0x1>;
        phandle = <0xE6>;
    };
    vdec_gcon@16000000 {
        compatible = "mediatek,vdec_gcon", "syscon";
        reg = <0x0 0x16000000 0x0 0x1000 0x0 0x16020000 0x0 0x400 0x0 0x16025000 0x0 0x1000>;
        #clock-cells = <0x1>;
        phandle = <0x67>;
    };
    smi_larb1@16010000 {
        compatible = "mediatek,smi_larb1", "mediatek,smi_larb";
        reg = <0x0 0x16010000 0x0 0x1000>;
        interrupts = <0x0 0xF7 0x8>;
        mediatek,smi-id = <0x1>;
        clocks = <0x27 0xC 0x2B 0x1B 0x67 0x3>;
        clock-names = "scp-vdec", "mm-vdec", "vdec-larb1";
        phandle = <0x65>;
    };
    vdec@16020000 {
        compatible = "mediatek,vdec";
        reg = <0x0 0x16020000 0x0 0x10000>;
        interrupts = <0x0 0xF6 0x8>;
    };
    reserve@16030000 {
        compatible = "mediatek,reserve";
        reg = <0x0 0x16030000 0x0 0x10000>;
    };
    vdec_mbist_ctrl@16001000 {
        compatible = "mediatek,vdec_mbist_ctrl";
        reg = <0x0 0x16001000 0x0 0x1000>;
    };
    vcodec_enc@17000000 {
        compatible = "mediatek,mt6768-vcodec-enc", "syscon";
        reg = <0x0 0x17000000 0x0 0x1000 0x0 0x17020000 0x0 0x1000>;
        mediatek,larb = <0x68>;
        interrupts = <0x0 0xF3 0x8>;
        mediatek,vcu = <0x66>;
        clocks = <0x27 0x3 0x27 0xB 0x69 0x1>;
        clock-names = "MT_SCP_SYS_DIS", "MT_SCP_SYS_VEN", "MT_CG_VENC";
        #clock-cells = <0x1>;
        phandle = <0xE7>;
    };
    venc_gcon@17000000 {
        compatible = "mediatek,venc_gcon", "syscon";
        reg = <0x0 0x17000000 0x0 0x1000 0x0 0x17020000 0x0 0x1000>;
        #clock-cells = <0x1>;
        phandle = <0x69>;
    };
    smi_larb4@17010000 {
        compatible = "mediatek,smi_larb4", "mediatek,smi_larb";
        reg = <0x0 0x17010000 0x0 0x1000>;
        mediatek,smi-id = <0x4>;
        clocks = <0x27 0xB 0x2B 0x1A 0x69 0x1 0x69 0x2>;
        clock-names = "scp-venc", "mm-venc", "venc-venc", "venc-jpgenc";
        phandle = <0x68>;
    };
    venc@17020000 {
        compatible = "mediatek,venc";
        reg = <0x0 0x17020000 0x0 0x10000>;
        interrupts = <0x0 0xF3 0x8>;
    };
    venc_jpg@17030000 {
        compatible = "mediatek,venc_jpg";
        reg = <0x0 0x17030000 0x0 0x10000>;
        interrupts = <0x0 0xF5 0x8>;
        clocks = <0x69 0x2>;
        clock-names = "MT_CG_VENC_JPGENC";
    };
    mbist@17040000 {
        compatible = "mediatek,mbist";
        reg = <0x0 0x17040000 0x0 0x10000>;
    };
    mbist@17050000 {
        compatible = "mediatek,mbist";
        reg = <0x0 0x17050000 0x0 0x10000>;
    };
    mbist@17060000 {
        compatible = "mediatek,mbist";
        reg = <0x0 0x17060000 0x0 0x10000>;
    };
    mbist@17070000 {
        compatible = "mediatek,mbist";
        reg = <0x0 0x17070000 0x0 0x10000>;
    };
    wifi@18000000 {
        compatible = "mediatek,wifi";
        reg = <0x0 0x18000000 0x0 0x100000>;
        interrupts = <0x0 0x11D 0x8>;
        memory-region = <0x6A>;
        phandle = <0xE8>;
    };
    camsys@1a000000 {
        compatible = "mediatek,mt6768-camsys", "syscon";
        reg = <0x0 0x1A000000 0x0 0x1000>;
        #clock-cells = <0x1>;
        phandle = <0x64>;
    };
    camsysisp@1a000000 {
        compatible = "mediatek,camsys", "syscon";
        reg = <0x0 0x1A000000 0x0 0x1000>;
        #clock-cells = <0x1>;
        phandle = <0xE9>;
    };
    smi_larb3@1a002000 {
        compatible = "mediatek,smi_larb3", "mediatek,smi_larb";
        reg = <0x0 0x1A002000 0x0 0x1000>;
        mediatek,smi-id = <0x3>;
        clocks = <0x27 0xA 0x2B 0x19 0x64 0x0>;
        clock-names = "scp-cam", "mm-cam", "cam-larb3";
        phandle = <0xEA>;
    };
    cam1@1a003000 {
        compatible = "mediatek,cam1";
        reg = <0x0 0x1A003000 0x0 0x1000>;
        interrupts = <0x0 0xFA 0x8>;
    };
    cam2@1a004000 {
        compatible = "mediatek,cam2";
        reg = <0x0 0x1A004000 0x0 0x1000>;
        interrupts = <0x0 0xFB 0x8>;
    };
    cam3@1a005000 {
        compatible = "mediatek,cam3";
        reg = <0x0 0x1A005000 0x0 0x1000>;
        interrupts = <0x0 0xFC 0x8>;
    };
    cam_set@1a00b000 {
        compatible = "mediatek,cam_set";
        reg = <0x0 0x1A00B000 0x0 0x1000>;
    };
    cama_set@1a00c000 {
        compatible = "mediatek,cama_set";
        reg = <0x0 0x1A00C000 0x0 0x1000>;
    };
    camb_set@1a00d000 {
        compatible = "mediatek,camb_set";
        reg = <0x0 0x1A00D000 0x0 0x1000>;
    };
    cam_inner@1a013000 {
        compatible = "mediatek,cam_inner";
        reg = <0x0 0x1A013000 0x0 0x1000>;
    };
    cama_inner@1a014000 {
        compatible = "mediatek,cama_inner";
        reg = <0x0 0x1A014000 0x0 0x1000>;
    };
    camb_inner@1a015000 {
        compatible = "mediatek,camb_inner";
        reg = <0x0 0x1A015000 0x0 0x1000>;
    };
    cam_clear@1a01b000 {
        compatible = "mediatek,cam_clear";
        reg = <0x0 0x1A01B000 0x0 0x1000>;
    };
    cama_clear@1a01c000 {
        compatible = "mediatek,cama_clear";
        reg = <0x0 0x1A01C000 0x0 0x1000>;
    };
    camb_clear@1a01d000 {
        compatible = "mediatek,camb_clear";
        reg = <0x0 0x1A01D000 0x0 0x1000>;
    };
    cama_ext@1a024000 {
        compatible = "mediatek,cama_ext";
        reg = <0x0 0x1A024000 0x0 0x1000>;
    };
    camb_ext@1a025000 {
        compatible = "mediatek,camb_ext";
        reg = <0x0 0x1A025000 0x0 0x1000>;
    };
    seninf1@1a040000 {
        compatible = "mediatek,seninf1";
        reg = <0x0 0x1A040000 0x0 0x1000>;
    };
    seninf2@1a041000 {
        compatible = "mediatek,seninf2";
        reg = <0x0 0x1A041000 0x0 0x1000>;
    };
    seninf3@1a042000 {
        compatible = "mediatek,seninf3";
        reg = <0x0 0x1A042000 0x0 0x1000>;
    };
    seninf4@1a043000 {
        compatible = "mediatek,seninf4";
        reg = <0x0 0x1A043000 0x0 0x1000>;
    };
    kd_camera_hw1@1a040000 {
        compatible = "mediatek,camera_hw";
        reg = <0x0 0x1A040000 0x0 0x1000>;
        camera_input_gpio = <0x20 0x26 0x0>;
        clocks = <0x14 0x56 0x14 0x57 0x14 0x58 0x14 0x59 0x14 0x14 0x14 0x13 0x14 0x1D 0x14 0x11 0x14 0x1C 0x14 0x12 0x15 0x64 0x4 0x46 0xE 0x46 0x12 0x6B 0x0 0x6C 0x0 0x6D 0x0 0x6E 0x0 0x6F 0x0 0x70 0x0 0x14 0x6D 0x14 0x1A 0x27 0xA>;
        clock-names = "CLK_TOP_CAMTG_SEL", "CLK_TOP_CAMTG1_SEL", "CLK_TOP_CAMTG2_SEL", "CLK_TOP_CAMTG3_SEL", "CLK_MCLK_6M", "CLK_MCLK_12M", "CLK_MCLK_13M", "CLK_MCLK_48M", "CLK_MCLK_52M", "CLK_MCLK_24M", "CLK_MCLK_26M", "CLK_CAM_SENINF_CG", "CLK_MIPI_C0_26M_CG", "CLK_MIPI_C1_26M_CG", "CLK_MIPI_ANA_0A_CG", "CLK_MIPI_ANA_0B_CG", "CLK_MIPI_ANA_1A_CG", "CLK_MIPI_ANA_1B_CG", "CLK_MIPI_ANA_2A_CG", "CLK_MIPI_ANA_2B_CG", "CLK_TOP_CAMTM_SEL_CG", "CLK_TOP_CAMTM_208_CG", "CLK_SCP_SYS_CAM";
        phandle = <0xEB>;
    };
    camera_af_hw_node {
        compatible = "mediatek,camera_af_lens";
        phandle = <0xEC>;
    };
    flashlight_core {
        compatible = "mediatek,flashlight_core";
        phandle = <0xED>;
    };
    flashlights_mt6370 {
        compatible = "mediatek,flashlights_mt6370";
        decouple = <0x0>;
        phandle = <0xEE>;
        channel@1 {
            type = <0x0>;
            ct = <0x0>;
            part = <0x0>;
        };
        channel@2 {
            type = <0x0>;
            ct = <0x1>;
            part = <0x0>;
        };
    };
    ocp81375 {
        compatible = "awinic,ocp81375";
        decouple = <0x1>;
        phandle = <0xEF>;
    };
    camsv1@1a050000 {
        compatible = "mediatek,camsv1";
        reg = <0x0 0x1A050000 0x0 0x1000>;
        interrupts = <0x0 0x102 0x8>;
    };
    camsv2@1a051000 {
        compatible = "mediatek,camsv2";
        reg = <0x0 0x1A051000 0x0 0x1000>;
        interrupts = <0x0 0x103 0x8>;
    };
    camsv3@1a052000 {
        compatible = "mediatek,camsv3";
        reg = <0x0 0x1A052000 0x0 0x1000>;
        interrupts = <0x0 0x100 0x8>;
    };
    camsv4@1a053000 {
        compatible = "mediatek,camsv4";
        reg = <0x0 0x1A053000 0x0 0x1000>;
        interrupts = <0x0 0x101 0x8>;
    };
    ccu@1a0b1000 {
        compatible = "mediatek,ccu";
        reg = <0x0 0x1A0B1000 0x0 0x10000>;
        interrupts = <0x0 0x105 0x8>;
        clocks = <0x64 0x8 0x27 0xA>;
        clock-names = "CCU_CLK_CAM_CCU", "CAM_PWR";
    };
    atf_logger {
        compatible = "mediatek,atf_logger";
        interrupts = <0x0 0x128 0x1>;
    };
    amms_control {
        compatible = "mediatek,amms";
        interrupts = <0x0 0x131 0x1>;
    };
    odm {
        compatible = "simple-bus";
        phandle = <0xF0>;
    };
    memory-ssmr-features {
        compatible = "mediatek,memory-ssmr-features";
        svp-region-based-size = <0x0 0x10000000>;
        iris-recognition-size = <0x0 0x10000000>;
        2d_fr-size = <0x0 0x0>;
        tui-size = <0x0 0x4000000>;
        wfd-size = <0x0 0x5000000>;
        prot-region-based-size = <0x0 0x8000000>;
        ta-elf-size = <0x0 0x1000000>;
        ta-stack-heap-size = <0x0 0x6000000>;
        sdsp-tee-sharedmem-size = <0x0 0x1000000>;
        sdsp-firmware-size = <0x0 0x1000000>;
        phandle = <0xF1>;
    };
    ssmr {
        compatible = "mediatek,trusted_mem";
        memory-region = <0x71>;
    };
    radio_md_cfg {
        compatible = "mediatek,radio_md_cfg";
        phandle = <0xF2>;
    };
    mt_charger {
        compatible = "mediatek,mt-charger";
        bootmode = <0x22>;
        phandle = <0xF3>;
    };
    msdc1_ins {
        phandle = <0xF4>;
    };
    lk_charger {
        compatible = "mediatek,lk_charger";
        enable_anime;
        enable_pd20_reset;
        power_path_support;
        max_charger_voltage = <0x632EA0>;
        fast_charge_voltage = <0x2625A0>;
        usb_charger_current = <0x7A120>;
        ac_charger_current = <0x13D620>;
        cur_threshold = <0x61A80>;
        ac_charger_input_current = <0x16E360>;
        non_std_ac_charger_current = <0x7A120>;
        charging_host_charger_current = <0x7A120>;
        ta_ac_charger_current = <0x2DC6C0>;
        pd_charger_current = <0x7A120>;
        temp_t4_threshold = <0x36>;
        temp_t3_threshold = <0x2C>;
        temp_t2_threshold = <0x10>;
        temp_t1_threshold = <0x1>;
        phandle = <0xF5>;
    };
    charger {
        compatible = "mediatek,charger";
        algorithm_name = "SwitchCharging";
        enable_type_c;
        power_path_support;
        enable_dynamic_mivr;
        disable_pd_dual;
        bootmode = <0x22>;
        battery_cv = <0x42D560>;
        max_charger_voltage = <0x632EA0>;
        min_charger_voltage = <0x4630C0>;
        min_charger_voltage_1 = <0x432380>;
        min_charger_voltage_2 = <0x401640>;
        max_dmivr_charger_current = <0x155CC0>;
        usb_charger_current_suspend = <0x0>;
        usb_charger_current_unconfigured = <0x11170>;
        usb_charger_current_configured = <0x7A120>;
        usb_charger_current = <0x7A120>;
        ac_charger_current = <0x1F47D0>;
        ac_charger_input_current = <0x30D400>;
        non_std_ac_charger_current = <0x7A120>;
        charging_host_charger_current = <0x16E360>;
        apple_1_0a_charger_current = <0x9EB10>;
        apple_2_1a_charger_current = <0xC3500>;
        ta_ac_charger_current = <0x2DC6C0>;
        jeita_temp_above_t4_cv = <0x40B280>;
        jeita_temp_t3_to_t4_cv = <0x40B280>;
        jeita_temp_t2_to_t3_cv = <0x423920>;
        jeita_temp_t1_to_t2_cv = <0x40B280>;
        jeita_temp_t0_to_t1_cv = <0x3DA540>;
        jeita_temp_below_t0_cv = <0x3DA540>;
        temp_t4_thres = <0x32>;
        temp_t4_thres_minus_x_degree = <0x2F>;
        temp_t3_thres = <0x2D>;
        temp_t3_thres_minus_x_degree = <0x27>;
        temp_t2_thres = <0xA>;
        temp_t2_thres_plus_x_degree = <0x10>;
        temp_t1_thres = <0x0>;
        temp_t1_thres_plus_x_degree = <0x6>;
        temp_t0_thres = <0x0>;
        temp_t0_thres_plus_x_degree = <0x0>;
        temp_neg_10_thres = <0x0>;
        enable_min_charge_temp;
        min_charge_temp = <0x0>;
        min_charge_temp_plus_x_degree = <0x6>;
        max_charge_temp = <0x32>;
        max_charge_temp_minus_x_degree = <0x2F>;
        ta_12v_support;
        ta_9v_support;
        pe_ichg_level_threshold = <0xF4240>;
        ta_ac_12v_input_current = <0x30D400>;
        ta_ac_9v_input_current = <0x30D400>;
        ta_ac_7v_input_current = <0x30D400>;
        pe20_ichg_level_threshold = <0xF4240>;
        ta_start_battery_soc = <0x0>;
        ta_stop_battery_soc = <0x55>;
        high_temp_to_leave_pe40 = <0x2E>;
        high_temp_to_enter_pe40 = <0x27>;
        low_temp_to_leave_pe40 = <0xA>;
        low_temp_to_enter_pe40 = <0x10>;
        pe40_single_charger_input_current = <0x2DC6C0>;
        pe40_single_charger_current = <0x2DC6C0>;
        pe40_dual_charger_input_current = <0x2DC6C0>;
        pe40_dual_charger_chg1_current = <0x1E8480>;
        pe40_dual_charger_chg2_current = <0x1E8480>;
        pe40_stop_battery_soc = <0x50>;
        pe40_r_cable_1a_lower = <0x206>;
        pe40_r_cable_2a_lower = <0x17F>;
        pe40_r_cable_3a_lower = <0xF5>;
        chg1_ta_ac_charger_current = <0x16E360>;
        chg2_ta_ac_charger_current = <0x16E360>;
        slave_mivr_diff = <0x186A0>;
        dual_polling_ieoc = <0x6DDD0>;
        cable_imp_threshold = <0x2BB>;
        vbat_cable_imp_threshold = <0x3B8260>;
        bif_threshold1 = <0x40D990>;
        bif_threshold2 = <0x419CE0>;
        bif_cv_under_threshold2 = <0x43E6D0>;
        pd_vbus_low_bound = <0x4C4B40>;
        pd_vbus_upper_bound = <0x4C4B40>;
        pd_ichg_level_threshold = <0xF4240>;
        pd_stop_battery_soc = <0x50>;
        ibus_err = <0xE>;
        vsys_watt = <0x4C4B40>;
        phandle = <0xF6>;
    };
    pd_adapter {
        compatible = "mediatek,pd_adapter";
        adapter_name = "pd_adapter";
        phandle = <0xF7>;
    };
    extcon_usb {
        compatible = "mediatek,extcon-usb";
        dev-conn = <0x72>;
        mediatek,bypss-typec-sink = <0x1>;
        phandle = <0xF8>;
    };
    rt9465_slave_chr {
        compatible = "richtek,rt9465";
        phandle = <0xF9>;
    };
    rt-pd-manager {
        compatible = "mediatek,rt-pd-manager";
    };
    mt6370_pmu_eint {
        phandle = <0xFA>;
    };
    tcpc_pd_eint {
        phandle = <0xFB>;
    };
    irtx_pwm {
        compatible = "mediatek,irtx-pwm";
        pwm_ch = <0x0>;
        pwm_data_invert = <0x0>;
        phandle = <0xFC>;
    };
    pmic_clock_buffer_ctrl {
        compatible = "mediatek,pmic_clock_buffer";
        mediatek,clkbuf-quantity = <0x7>;
        mediatek,clkbuf-config = <0x2 0x1 0x1 0x2 0x0 0x0 0x0>;
        mediatek,clkbuf-driving-current = <0x1 0x1 0x1 0x1 0x1 0x1 0x1>;
        phandle = <0xFD>;
    };
    touch {
        compatible = "goodix,touch";
        phandle = <0xFE>;
    };
    ant_det {
        status = "okay";
        compatible = "tinno,ant_det";
        tinno,ant-det-gpio = <0x20 0x3 0x0>;
        phandle = <0xFF>;
    };
    nfc {
        compatible = "mediatek,nfc-gpio-v2";
        gpio-rst = <0x9F>;
        gpio-rst-std = <0x20 0x9F 0x0>;
        gpio-irq = <0x9>;
        gpio-irq-std = <0x20 0x9 0x0>;
        phandle = <0x100>;
    };
    irq_nfc {
        compatible = "mediatek,irq_nfc-eint";
        phandle = <0x101>;
    };
    smart_pa {
        phandle = <0x102>;
    };
    fmradio {
        compatible = "mediatek,fmradio";
        fm_lna_gpio = <0x20 0x98 0x0>;
        status = "okay";
        phandle = <0x103>;
    };
    gpio {
        compatible = "mediatek,gpio_usage_mapping";
        phandle = <0x104>;
    };
    md1_sim1_hot_plug_eint {
        phandle = <0x105>;
    };
    md1_sim2_hot_plug_eint {
        phandle = <0x106>;
    };
    mt6370_pmu_dts {
        interrupt-controller;
        #interrupt-cells = <0x1>;
        mt6370,intr_gpio_num = <0x3>;
        mt6370,intr_gpio = <0x20 0x3 0x0>;
        phandle = <0x107>;
        core {
            compatible = "mediatek,mt6370_pmu_core";
            interrupt-names = "otp", "vdda_ovp", "vdda_uv";
            i2cstmr_rst_tmr = <0x0>;
            mrstb_en;
            mrstb_tmr = <0x3>;
            int_wdt = <0x0>;
            int_deg = <0x0>;
        };
        charger {
            compatible = "mediatek,mt6370_pmu_charger";
            interrupt-names = "chg_mivr", "chg_aiclmeasi", "attachi", "ovpctrl_uvp_d_evt", "chg_wdtmri", "chg_vbusov", "chg_tmri", "chg_treg", "dcdti";
            bootmode = <0x22>;
            charger_name = "primary_chg";
            load_switch_name = "primary_load_switch";
            ichg = <0x1E8480>;
            aicr = <0x7A120>;
            mivr = <0x432380>;
            cv = <0x426030>;
            ieoc = <0x249F0>;
            safety_timer = <0xC>;
            dc_wdt = <0x3D0900>;
            ircmp_resistor = <0x61A8>;
            ircmp_vclamp = <0x7D00>;
            enable_te;
            enable_wdt;
            enable_otg_wdt;
            lbp_hys_sel = <0x1>;
            lbp_dt = <0x1>;
            charger = <0x73>;
            bc12_sel = <0x0>;
            phandle = <0x73>;
            usb-otg-vbus {
                regulator-compatible = "usb-otg-vbus";
                regulator-name = "usb-otg-vbus";
                regulator-min-microvolt = <0x426030>;
                regulator-max-microvolt = <0x588040>;
                regulator-min-microamp = <0x7A120>;
                regulator-max-microamp = <0x2DC6C0>;
                phandle = <0x108>;
            };
        };
        mt6370_pmu_fled1 {
            compatible = "mediatek,mt6370_pmu_fled1";
            interrupt-names = "fled_lvf", "fled2_short", "fled1_short";
            fled_enable = <0x1>;
            torch_cur = <0x493E0>;
            strobe_cur = <0x124F80>;
            strobe_timeout = <0x960>;
        };
        mt6370_pmu_fled2 {
            compatible = "mediatek,mt6370_pmu_fled2";
            fled_enable = <0x1>;
            torch_cur = <0x30D40>;
            strobe_cur = <0xF4240>;
            strobe_timeout = <0x4B0>;
        };
        ldo {
            compatible = "mediatek,mt6370_pmu_ldo";
            interrupt-names = "ldo_oc";
            ldo_oms = <0x1>;
            ldo_vrc_lt = <0x1>;
            mt6370_ldo {
                regulator-name = "irtx_ldo";
                regulator-min-microvolt = <0x186A00>;
                regulator-max-microvolt = <0x3D0900>;
            };
        };
        rgbled {
            compatible = "mediatek,mt6370_pmu_rgbled";
            interrupt-names = "isink4_short", "isink3_short", "isink2_short", "isink1_short", "isink4_open", "isink3_open", "isink2_open", "isink1_open";
            mt,led_name = "mt6370_pmu_led1", "mt6370_pmu_led2", "mt6370_pmu_led3", "mt6370_pmu_led4";
            mt,led_default_trigger = "cc_mode", "cc_mode", "cc_mode", "none";
        };
        bled {
            compatible = "mediatek,mt6370_pmu_bled";
            interrupt-names = "bled_ocp";
            mt,bled_name = "mt6370_pmu_bled";
            mt,chan_en = <0xF>;
            mt,map_linear;
            mt,bl_ovp_level = <0x3>;
            mt,bl_ocp_level = <0x2>;
            mt,use_pwm;
            mt,pwm_fsample = <0x2>;
            mt,pwm_deglitch = <0x1>;
            mt,pwm_hys_en = <0x1>;
            mt,pwm_hys = <0x0>;
            mt,pwm_avg_cycle = <0x0>;
            mt,bled_ramptime = <0x3>;
            mt,bled_flash_ramp = <0x1>;
            mt,max_bled_brightness = <0x200>;
            mt,bled_curr_scale = <0x0>;
            mt,pwm_lpf_coef = <0x0>;
        };
        dsv {
            compatible = "mediatek,mt6370_pmu_dsv";
            interrupt-names = "dsv_vneg_ocp", "dsv_vpos_ocp", "dsv_bst_ocp", "dsv_vneg_scp", "dsv_vpos_scp";
            db_ext_en = <0x0>;
            db_periodic_fix = <0x0>;
            db_single_pin = <0x0>;
            db_freq_pm = <0x0>;
            db_periodic_mode = <0x0>;
            db_startup = <0x0>;
            db_vneg_20ms = <0x1>;
            db_vneg_disc = <0x0>;
            db_vpos_20ms = <0x1>;
            db_vpos_disc = <0x1>;
            db_delay = <0x3>;
            db_vbst = <0x1644>;
            db_vpos_slew = <0x1>;
            db_vneg_slew = <0x1>;
            mt6370_dsvp {
                regulator-name = "dsv_pos";
                regulator-min-microvolt = <0x3D0900>;
                regulator-max-microvolt = <0x5B8D80>;
            };
            mt6370_dsvn {
                regulator-name = "dsv_neg";
                regulator-min-microvolt = <0x3D0900>;
                regulator-max-microvolt = <0x5B8D80>;
            };
        };
    };
    type_c_port0 {
        mt-tcpc,name = "type_c_port0";
        mt-tcpc,role_def = <0x5>;
        mt-tcpc,rp_level = <0x1>;
        mt-tcpc,vconn_supply = <0x1>;
        mt-tcpc,notifier_supply_num = <0x3>;
        mt6370pd,intr_gpio = <0x20 0x18 0x0>;
        mt6370pd,intr_gpio_num = <0x18>;
        charger = <0x73>;
        phandle = <0x109>;
        pd-data {
            pd,vid = <0x29CF>;
            pd,pid = <0x5081>;
            pd,source-cap-ext = <0x508129CF 0x0 0x0 0x0 0x0 0x7000000>;
            pd,mfrs = "RichtekTCPC";
            pd,charging_policy = <0x31>;
            pd,source-pdo-size = <0x1>;
            pd,source-pdo-data = <0x19096>;
            pd,sink-pdo-size = <0x1>;
            pd,sink-pdo-data = <0x190C8>;
            pd,id-vdo-size = <0x6>;
            pd,id-vdo-data = <0xD14029CF 0x0 0x50810000 0x41800000 0x0 0x21800000>;
            bat,nr = <0x1>;
            pd,country_nr = <0x0>;
            bat-info0 {
                bat,vid = <0x29CF>;
                bat,pid = <0x5081>;
                bat,mfrs = "bat1";
                bat,design_cap = <0xBB8>;
            };
        };
        dpm_caps {
            local_dr_power;
            local_dr_data;
            local_usb_comm;
            local_no_suspend;
            local_vconn_supply;
            attemp_enter_dp_mode;
            attemp_discover_cable;
            attemp_discover_id;
            pr_check = <0x0>;
            dr_check = <0x0>;
        };
        displayport {
            1st_connection = "dfp_d";
            2nd_connection = "dfp_d";
            signal,dp_v13;
            typec,receptacle;
            ufp_d {
            };
            dfp_d {
                pin_assignment,mode_c;
                pin_assignment,mode_d;
                pin_assignment,mode_e;
            };
        };
    };
    trusty {
        compatible = "android,trusty-smc-v1";
        ranges;
        #address-cells = <0x2>;
        #size-cells = <0x2>;
        tee-id = <0x0>;
        tee-name = "trusty";
        mtee {
            compatible = "mediatek,trusty-mtee-v1";
        };
        gz-main {
            compatible = "mediatek,trusty-gz";
        };
        trusty-irq {
            compatible = "android,trusty-irq-v1";
            ppi-interrupt-parent = <0x13>;
        };
        trusty-virtio {
            compatible = "android,trusty-virtio-v1";
        };
        trusty-gz-log {
            compatible = "android,trusty-gz-log-v1";
        };
    };
    nebula {
        compatible = "android,nebula-smc-v1";
        ranges;
        #address-cells = <0x2>;
        #size-cells = <0x2>;
        tee-id = <0x1>;
        tee-name = "nebula";
        nebula-virtio {
            compatible = "android,nebula-virtio-v1";
        };
        nebula-irq {
            compatible = "android,nebula-irq-v1";
            ppi-interrupt-parent = <0x13>;
        };
        nebula-gz-log {
            compatible = "android,nebula-gz-log-v1";
        };
    };
    __symbols__ {
        chosen = "/chosen";
        cluster0_opp = "/opp_table0";
        cluster1_opp = "/opp_table1";
        cpu0 = "/cpus/cpu@000";
        cpu1 = "/cpus/cpu@001";
        cpu2 = "/cpus/cpu@002";
        cpu3 = "/cpus/cpu@003";
        cpu4 = "/cpus/cpu@100";
        cpu5 = "/cpus/cpu@101";
        cpu6 = "/cpus/cpu@102";
        cpu7 = "/cpus/cpu@103";
        doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
        doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
        STANDBY = "/cpus/idle-states/standby";
        MCDI_CPU = "/cpus/idle-states/mcdi-cpu";
        MCDI_CLUSTER = "/cpus/idle-states/mcdi-cluster";
        idledram = "/cpus/idle-states/idledram";
        idlesyspll = "/cpus/idle-states/idlesyspll";
        idlebus26m = "/cpus/idle-states/idlebus26m";
        SUSPEND = "/cpus/idle-states/suspend";
        reserved_memory = "/reserved-memory";
        ssmr_cma_mem = "/reserved-memory/ssmr-reserved-cma_memory";
        consys_mem = "/reserved-memory/consys-reserve-memory";
        wifi_mem = "/reserved-memory/wifi-reserve-memory";
        cpu_dbgapb = "/cpu_dbgapb@0e010000";
        gic = "/interrupt-controller";
        sysirq = "/intpol-controller@0";
        timer = "/timer";
        infracfg_ao = "/infracfg_ao@10001000";
        scpsys = "/scpsys@10001000";
        mcdi = "/mcdi@00110100";
        topckgen = "/topckgen@10000000";
        io_cfg_lt = "/io_cfg_lt@10002000";
        io_cfg_lm = "/io_cfg_lm@10002200";
        io_cfg_lb = "/io_cfg_lb@10002400";
        io_cfg_bl = "/io_cfg_bl@10002600";
        io_cfg_rm = "/io_cfg_rm@10002800";
        io_cfg_rb = "/io_cfg_rb@10002a00";
        io_cfg_rt = "/io_cfg_rt@10002c00";
        io_cfg_tl = "/io_cfg_tl@10002e00";
        pericfg = "/pericfg@10003000";
        gpio = "/gpio@10005000";
        pio = "/pinctrl";
        aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
        aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
        aud_clk_miso_off = "/pinctrl/aud_clk_miso_off";
        aud_clk_miso_on = "/pinctrl/aud_clk_miso_on";
        aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
        aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
        aud_dat_miso_off = "/pinctrl/aud_dat_miso_off";
        aud_dat_miso_on = "/pinctrl/aud_dat_miso_on";
        aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
        aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
        aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
        aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
        aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
        aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
        aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
        aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
        vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
        vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
        vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
        vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
        mmc0_pins_default = "/pinctrl/mmc0default";
        mmc0_pins_uhs = "/pinctrl/mmc0@0";
        mmc0_pins_pull_down = "/pinctrl/mmc0@1";
        mmc1_pins_default = "/pinctrl/mmc1default";
        mmc1_pins_uhs = "/pinctrl/mmc1@0";
        mmc1_pins_pull_down = "/pinctrl/mmc1@1";
        sleep = "/sleep@10006000";
        toprgu = "/toprgu@10007000";
        clk26m = "/clocks/clk26m";
        clk13m = "/clocks/clk13m";
        clk32k = "/clocks/clk32k";
        dcm = "/dcm";
        eint = "/eint@1000b000";
        apmixed = "/apmixed@1000c000";
        pwrap = "/pwrap@1000d000";
        main_pmic = "/pwrap@1000d000/mt6358-pmic";
        pmic = "/pwrap@1000d000/mt6358-pmic/mt-pmic";
        pmic_auxadc = "/pwrap@1000d000/mt6358-pmic/mt635x-auxadc";
        mtk_ts_pmic = "/pwrap@1000d000/mt6358-pmic/mtk_ts_pmic";
        mt6358regulator = "/pwrap@1000d000/mt6358-pmic/mt6358regulator";
        mt_pmic_vdram1_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vdram1";
        mt_pmic_vcore_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vcore";
        mt_pmic_vpa_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vpa";
        mt_pmic_vproc11_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vproc11";
        mt_pmic_vproc12_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vproc12";
        mt_pmic_vgpu_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vgpu";
        mt_pmic_vs2_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vs2";
        mt_pmic_vmodem_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vmodem";
        mt_pmic_vs1_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vs1";
        mt_pmic_vdram2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vdram2";
        mt_pmic_vsim1_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsim1";
        mt_pmic_vibr_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vibr";
        mt_pmic_vrf12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vrf12";
        mt_pmic_vio18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vio18";
        mt_pmic_vusb_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vusb";
        mt_pmic_vcamio_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcamio";
        mt_pmic_vcamd_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcamd";
        mt_pmic_vcn18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn18";
        mt_pmic_vfe28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vfe28";
        mt_pmic_vsram_proc11_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_proc11";
        mt_pmic_vcn28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn28";
        mt_pmic_vsram_others_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_others";
        mt_pmic_vsram_gpu_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_gpu";
        mt_pmic_vxo22_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vxo22";
        mt_pmic_vefuse_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vefuse";
        mt_pmic_vaux18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vaux18";
        mt_pmic_vmch_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vmch";
        mt_pmic_vbif28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vbif28";
        mt_pmic_vsram_proc12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_proc12";
        mt_pmic_vcama1_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcama1";
        mt_pmic_vemc_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vemc";
        mt_pmic_vio28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vio28";
        mt_pmic_va12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_va12";
        mt_pmic_vrf18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vrf18";
        mt_pmic_vcn33_bt_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn33_bt";
        mt_pmic_vcn33_wifi_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn33_wifi";
        mt_pmic_vcama2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcama2";
        mt_pmic_vmc_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vmc";
        mt_pmic_vldo28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vldo28";
        mt_pmic_vaud28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vaud28";
        mt_pmic_vsim2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsim2";
        mt_pmic_va09_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_va09";
        mt6358_vmch_eint_high = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/VMCH_EINT_HIGH";
        mt6358_vmch_eint_low = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/VMCH_EINT_LOW";
        mt6358_rtc = "/pwrap@1000d000/mt6358-pmic/mt6358_rtc";
        mt6358_misc = "/pwrap@1000d000/mt6358-pmic/mt6358_misc";
        pwraph = "/pwraphal@";
        keypad = "/kp@10010000";
        mrdump_ext_rst = "/mrdump_ext_rst";
        dvfsrc = "/dvfsrc@10012000";
        systimer = "/systimer@10017000";
        mcucfg = "/mcucfg@0c530000";
        hwrng = "/hwrng";
        focaltech_fp = "/focaltech_fp";
        efuse = "/efuse@11c10000";
        efuse_segment = "/efuse@11c10000/segment@78";
        ccifdriver = "/ccifdriver@10209000";
        cldmadriver = "/cldmadriver@10014000";
        mddriver = "/mddriver@10014000";
        md_auxadc = "/md_auxadc";
        dvfsp = "/dvfsp@00110c00";
        mt_cpufreq = "/mt_cpufreq";
        gce = "/gce@10238000";
        gce_mbox = "/gce_mbox@10238000";
        gce_mbox_bdg = "/gce_mbox_bdg";
        gce_mbox_svp = "/gce_mbox_svp@10238000";
        goodix_fp = "/fingerprint";
        accdet = "/accdet";
        bat_gm30 = "/battery";
        scp_infra = "/scp_infra@10001000";
        dfd_cache = "/dfd_cache";
        auxadc = "/auxadc@11001000";
        apdma = "/dma-controller@11000980";
        apuart0 = "/serial@11002000";
        apuart1 = "/serial@11003000";
        i2c_common = "/i2c_common";
        i2c0 = "/i2c0@11007000";
        i2c1 = "/i2c1@11008000";
        i2c2 = "/i2c2@11009000";
        i2c3 = "/i2c3@1100f000";
        i2c4 = "/i2c4@11011000";
        i2c5 = "/i2c5@11016000";
        i2c6 = "/i2c6@1100d000";
        i2c7 = "/i2c7@11004000";
        speaker_amp = "/i2c7@11004000/speaker_amp@34";
        i2c8 = "/i2c8@11005000";
        spi0 = "/spi0@1100a000";
        eem_fsm = "/eem_fsm@1100b000";
        tboard_thermistor1 = "/thermal-sensor1";
        tboard_thermistor2 = "/thermal-sensor2";
        tboard_thermistor3 = "/thermal-sensor3";
        tboard_thermistor4 = "/thermal-sensor4";
        drcc = "/drcc";
        mmc0 = "/mmc@11230000";
        mmc1 = "/mmc@11240000";
        consys = "/consys@18002000";
        spi1 = "/spi1@11010000";
        spi2 = "/spi2@11012000";
        spi3 = "/spi3@11013000";
        spi4 = "/spi4@11014000";
        spi5 = "/spi5@11015000";
        usb = "/usb0@11200000";
        u2phy0 = "/usb-phy@11210000";
        u2port0 = "/usb-phy@11210000/usb-phy@11210000";
        msdc0 = "/msdc@11230000";
        msdc1 = "/msdc@11240000";
        audio = "/audio@11220000";
        afe = "/mt6768-afe-pcm@11220000";
        mt6358_snd = "/mt6358_snd";
        sound = "/sound";
        snd_scp_ultra = "/snd_scp_ultra";
        snd_scp_spk = "/snd_scp_spk";
        mipi_rx_ana_csi0a = "/mipi_rx_ana_csi0a@11c10000";
        mipi_rx_ana_csi0b = "/mipi_rx_ana_csi0b@11c11000";
        mipi_rx_ana_csi1a = "/mipi_rx_ana_csi1a@11c12000";
        mipi_rx_ana_csi1b = "/mipi_rx_ana_csi1b@11c13000";
        mipi_rx_ana_csi2a = "/mipi_rx_ana_csi2a@11c14000";
        mipi_rx_ana_csi2b = "/mipi_rx_ana_csi2b@11c15000";
        mfg_cfg = "/mfg_cfg@13000000";
        gpufreq = "/gpufreq";
        ged = "/ged";
        mmsys_config = "/mmsys_config@14000000";
        disp_mutex0 = "/disp_mutex0@14001000";
        smi_larb0 = "/smi_larb0@14003000";
        mdp_rdma0 = "/mdp_rdma0@14004000";
        mdp_ccorr = "/mdp_ccorr0@14005000";
        mdp_rsz0 = "/mdp_rsz0@14006000";
        mdp_rsz1 = "/mdp_rsz1@14007000";
        mdp_wdma0 = "/mdp_wdma0@14008000";
        mdp_wrot0 = "/mdp_wrot0@14009000";
        mdp_tdshp0 = "/mdp_tdshp0@1400a000";
        disp_color0 = "/disp_color0@1400f000";
        mtkfb = "/mtkfb@0";
        dsi_te = "/dsi_te";
        mt6382_eint = "/mt6382_eint";
        mt6382_nfc = "/mt6382_nfc";
        imgsys = "/syscon@15020000";
        imgsys_config = "/imgsys_config@15020000";
        smi_larb2 = "/smi_larb2@15021000";
        vcu = "/vcu@16000000";
        vcodec_dec = "/vcodec_dec@16000000";
        vdec_gcon = "/vdec_gcon@16000000";
        smi_larb1 = "/smi_larb1@16010000";
        vcodec_enc = "/vcodec_enc@17000000";
        venc_gcon = "/venc_gcon@17000000";
        smi_larb4 = "/smi_larb4@17010000";
        wifi = "/wifi@18000000";
        camsys = "/camsys@1a000000";
        camsys1 = "/camsysisp@1a000000";
        smi_larb3 = "/smi_larb3@1a002000";
        kd_camera_hw1 = "/kd_camera_hw1@1a040000";
        camera_af_hw_node = "/camera_af_hw_node";
        flashlight_core = "/flashlight_core";
        flashlights_mt6370 = "/flashlights_mt6370";
        ocp81375 = "/ocp81375";
        odm = "/odm";
        memory_ssmr_features = "/memory-ssmr-features";
        radio_md_cfg = "/radio_md_cfg";
        mt_charger = "/mt_charger";
        msdc1_ins = "/msdc1_ins";
        lk_charger = "/lk_charger";
        charger = "/charger";
        pd_adapter = "/pd_adapter";
        extcon_usb = "/extcon_usb";
        rt9465_slave_chr = "/rt9465_slave_chr";
        subpmic_pmu_eint = "/mt6370_pmu_eint";
        tcpc_pd = "/tcpc_pd_eint";
        irtx_pwm = "/irtx_pwm";
        pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
        touch = "/touch";
        ant_det = "/ant_det";
        nfc = "/nfc";
        irq_nfc = "/irq_nfc";
        smart_pa = "/smart_pa";
        fmradio = "/fmradio";
        gpio_usage_mapping = "/gpio";
        md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
        md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
        mt6370_pmu = "/mt6370_pmu_dts";
        mt6370_chg = "/mt6370_pmu_dts/charger";
        otg_vbus = "/mt6370_pmu_dts/charger/usb-otg-vbus";
        mt6370_typec = "/type_c_port0";
        fingerprint_default = "/fragment@4/__overlay__/fingerprint_default";
        fingerprint_eint = "/fragment@4/__overlay__/gpio_eint";
        fingerprint_eint_pull_down = "/fragment@4/__overlay__/gpio_eint_pull_down";
        fingerprint_rst_one = "/fragment@4/__overlay__/rst_out_one";
        fingerprint_rst_zero = "/fragment@4/__overlay__/rst_out_zero";
        led0 = "/fragment@5/__overlay__/led@0";
        led1 = "/fragment@5/__overlay__/led@1";
        led2 = "/fragment@5/__overlay__/led@2";
        led3 = "/fragment@5/__overlay__/led@3";
        led4 = "/fragment@5/__overlay__/led@4";
        led5 = "/fragment@5/__overlay__/led@5";
        led6 = "/fragment@5/__overlay__/led@6";
        vibrator0 = "/fragment@5/__overlay__/vibrator@0";
        tran_battery0 = "/fragment@5/__overlay__/tran_battery";
        swtp = "/fragment@5/__overlay__/swtp";
        spislv_pins_default = "/fragment@9/__overlay__/spislv_mode_default";
        pn544 = "/fragment@11/__overlay__/pn544@28";
        wusb3801_typec = "/fragment@12/__overlay__/wusb3801_type_c_port0";
        kpd_pins_default = "/fragment@17/__overlay__/kpdgpiodefault";
        consys_pins_default = "/fragment@18/__overlay__/consys_default";
        gpslna_pins_init = "/fragment@18/__overlay__/gpslna@0";
        gpslna_pins_oh = "/fragment@18/__overlay__/gpslna@1";
        gpslna_pins_ol = "/fragment@18/__overlay__/gpslna@2";
        irtx_gpio_led_default = "/fragment@21/__overlay__/irtx_gpio_led_def@gpio12";
        irtx_gpio_led_set = "/fragment@21/__overlay__/irtx_gpio_led_set@gpio12";
        mtkfb_pins_lcm_rst_out1_gpio = "/fragment@22/__overlay__/lcm_rst_out1_gpio";
        mtkfb_pins_lcm_rst_out0_gpio = "/fragment@22/__overlay__/lcm_rst_out0_gpio";
        mtkfb_pins_lcd_bias_enp1 = "/fragment@22/__overlay__/lcd_bias_enp1_gpio";
        mtkfb_pins_lcd_bias_enp0 = "/fragment@22/__overlay__/lcd_bias_enp0_gpio";
        mtkfb_pins_lcd_bias_enn1 = "/fragment@22/__overlay__/lcd_bias_enn1_gpio";
        mtkfb_pins_lcd_bias_enn0 = "/fragment@22/__overlay__/lcd_bias_enn0_gpio";
        mtkfb_pins_lcm_dsi_te = "/fragment@22/__overlay__/lcm_dsi_te";
        mtkfb_pins_lcd_disp_pwm0 = "/fragment@22/__overlay__/lcd_disp_pwm0_gpio";
        mtkfb_pins_lcd_disp_pwm1 = "/fragment@22/__overlay__/lcd_disp_pwm1_gpio";
        mtkfb_pins_6382_rst_out1 = "/fragment@22/__overlay__/6382_rst_out1_gpio";
        mtkfb_pins_6382_rst_out0 = "/fragment@22/__overlay__/6382_rst_out0_gpio";
        aud_pins_extamp_high = "/fragment@25/__overlay__/aud_pins_extamp_high";
        aud_pins_extamp_low = "/fragment@25/__overlay__/aud_pins_extamp_low";
        ctp_pins_default = "/fragment@28/__overlay__/eint0default";
        ctp_pins_eint_as_int = "/fragment@28/__overlay__/eint@0";
        ctp_pins_eint_output0 = "/fragment@28/__overlay__/eintoutput0";
        ctp_pins_eint_output1 = "/fragment@28/__overlay__/eintoutput1";
        ctp_pins_rst_output0 = "/fragment@28/__overlay__/rstoutput0";
        ctp_pins_rst_output1 = "/fragment@28/__overlay__/rstoutput1";
        ctp_pins_spi_mode = "/fragment@28/__overlay__/spimode_default";
        otg_iddig = "/fragment@29/__overlay__/otg_iddig";
        camera_main_mtk = "/fragment@35/__overlay__/camera_main@1a";
        camera_main_eeprom_mtk = "/fragment@35/__overlay__/camera_main_eeprom@50";
        camera_main_af_mtk = "/fragment@35/__overlay__/camera_main_af@0c";
        ccu_sensor_i2c_2_hw_mtk = "/fragment@35/__overlay__/ccu_sensor_i2c_2_hw@11";
        nfc_mtk = "/fragment@36/__overlay__/nfc@08";
        camera_main_two_mtk = "/fragment@36/__overlay__/camera_main_two@10";
        camera_main_two_eeprom_mtk = "/fragment@36/__overlay__/camera_main_two_eeprom@50";
        camera_sub_mtk = "/fragment@37/__overlay__/camera_sub@2d";
        camera_sub_eeprom_mtk = "/fragment@37/__overlay__/camera_sub_eeprom@52";
        ccu_sensor_i2c_4_hw_mtk = "/fragment@37/__overlay__/ccu_sensor_i2c_4_hw@12";
        subpmic_pmu_mtk = "/fragment@38/__overlay__/subpmic_pmu@34";
        usb_type_c_mtk = "/fragment@38/__overlay__/usb_type_c@4e";
        slave_charger_mtk = "/fragment@40/__overlay__/slave_charger@4b";
        ocp81375_pins_default = "/fragment@65/__overlay__/ocp81375default";
        ocp81375_pins_hwen_high = "/fragment@65/__overlay__/ocp81375hwen_high";
        ocp81375_pins_hwen_low = "/fragment@65/__overlay__/ocp81375hwen_low";
        camera0_mclk_2mA = "/fragment@67/__overlay__/camera0_mclk_2mA@gpio99";
        camera0_mclk_4mA = "/fragment@67/__overlay__/camera0_mclk_4mA@gpio99";
        camera0_mclk_6mA = "/fragment@67/__overlay__/camera0_mclk_6mA@gpio99";
        camera0_mclk_8mA = "/fragment@67/__overlay__/camera0_mclk_8mA@gpio99";
        camera0_mclk_off = "/fragment@67/__overlay__/camera0_mclk_gpio_mode@gpio99";
        camera1_mclk_2mA = "/fragment@67/__overlay__/camera1_mclk_2mA@gpio100";
        camera1_mclk_4mA = "/fragment@67/__overlay__/camera1_mclk_4mA@gpio100";
        camera1_mclk_6mA = "/fragment@67/__overlay__/camera1_mclk_6mA@gpio100";
        camera1_mclk_8mA = "/fragment@67/__overlay__/camera1_mclk_8mA@gpio100";
        camera1_mclk_off = "/fragment@67/__overlay__/camera1_mclk_gpio_mode@gpio100";
        camera2_mclk_2mA = "/fragment@67/__overlay__/camera2_mclk_2mA@gpio111";
        camera2_mclk_4mA = "/fragment@67/__overlay__/camera2_mclk_4mA@gpio111";
        camera2_mclk_6mA = "/fragment@67/__overlay__/camera2_mclk_6mA@gpio111";
        camera2_mclk_8mA = "/fragment@67/__overlay__/camera2_mclk_8mA@gpio111";
        camera2_mclk_off = "/fragment@67/__overlay__/camera2_mclk_gpio_mode@gpio111";
        camera0_rst_low = "/fragment@67/__overlay__/camera0_rst_output_low@gpio101";
        camera0_rst_high = "/fragment@67/__overlay__/camera0_rst_output_high@gpio101";
        camera1_rst_low = "/fragment@67/__overlay__/camera1_rst_output_low@gpio102";
        camera1_rst_high = "/fragment@67/__overlay__/camera1_rst_output_high@gpio102";
        camera2_rst_low = "/fragment@67/__overlay__/camera2_rst_output_low@gpio109";
        camera2_rst_high = "/fragment@67/__overlay__/camera2_rst_output_high@gpio109";
        camera2_pdn_low = "/fragment@67/__overlay__/camera2_pdn_output_low@gpio110";
        camera2_pdn_high = "/fragment@67/__overlay__/camera2_pdn_output_high@gpio110";
        camera0_vcamd_off = "/fragment@67/__overlay__/camera0_vcamd_output_low@gpio179";
        camera0_vcamd_on = "/fragment@67/__overlay__/camera0_vcamd_output_high@gpio179";
        camera_pins_default = "/fragment@67/__overlay__/camdefault";
    };
    fragment@0 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            #address-cells = <0x1>;
            #size-cells = <0x0>;
            rt-swchg@53 {
                compatible = "richtek,swchg";
                reg = <0x53>;
                status = "okay";
                rt,intr_gpio = <0xFFFFFFFF 0x7 0x0>;
                rt,intr_gpio_num = <0x7>;
                tc30_dm_gpio = <0xFFFFFFFF 0xA0 0x0>;
                hvdcp20_dp_gpio = <0xFFFFFFFF 0x2A 0x0>;
                rt9471 {
                    chg_name = "primary_chg";
                    chg_alias_name = "rt9471_chg";
                    rm-slave-addr = [53];
                    rm-name = "rt9471";
                    interrupt-names = "wdt", "chg_mivr", "vbus_gd", "bc12_done", "detach", "vac_ov", "otg_fault", "chg_rdy", "chg_done", "aicc_done", "pe_done", "chg_tout", "rechg", "chg_batov";
                    vac_ovp = <0xA65220>;
                    mivr = <0x432380>;
                    aicr = <0x7A120>;
                    cv = <0x42D560>;
                    ichg = <0xF4240>;
                    ieoc = <0x30D40>;
                    safe_tmr = <0xA>;
                    wdt = <0x28>;
                    mivr_track = <0x0>;
                    en_safe_tmr;
                    en_te;
                    en_qon_rst;
                };
            };
        };
    };
    fragment@1 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            reserve-memory-scp_share {
                compatible = "mediatek,reserve-memory-scp_share";
                no-map;
                size = <0x0 0xD00000>;
                alignment = <0x0 0x1000000>;
                alloc-ranges = <0x0 0x40000000 0x0 0x50000000>;
            };
        };
    };
    fragment@2 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            atag,videolfb-fb_base_l = "~`P";
            atag,videolfb-fb_base_h = <0x0>;
            atag,videolfb-islcmfound = <0x1>;
            atag,videolfb-islcm_inited = <0x0>;
            atag,videolfb-fps = <0x1770>;
            atag,videolfb-vramSize = <0x17E8000>;
            atag,videolfb-lcmname = "ili7807s_fhdp_dsi_vdo_txd";
        };
    };
    fragment@3 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            fingerprint@0 {
                compatible = "tran_fp";
                reg = <0x0>;
                spi-max-frequency = <0x19BFCC0>;
                interrupt-parent = <0xFFFFFFFF>;
                interrupts = <0x8 0x1 0x8 0x0>;
                debounce = <0x8 0x0>;
                irq-gpio = <0x8>;
                irq-gpio-std = <0xFFFFFFFF 0x8 0x0>;
                reset-gpio = <0x14>;
                reset-gpio-std = <0xFFFFFFFF 0x14 0x0>;
                tran,gpio_pwr-std = <0xFFFFFFFF 0x27 0x0>;
                pinctrl-names = "tran_fp_default", "tran_fp_pin_irq", "tran_fp_irq_pull_down", "tran_fp_reset_high", "tran_fp_reset_low";
                pinctrl-0 = <0x1>;
                pinctrl-1 = <0x2>;
                pinctrl-2 = <0x3>;
                pinctrl-3 = <0x4>;
                pinctrl-4 = <0x5>;
                status = "okay";
            };
        };
    };
    fragment@4 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            fingerprint_default {
                phandle = <0x1>;
            };
            gpio_eint {
                phandle = <0x2>;
                pins_cmd_dat {
                    pinmux = <0x800>;
                    slew-rate = <0x0>;
                    bias-disable;
                };
            };
            gpio_eint_pull_down {
                phandle = <0x3>;
                pins_cmd_dat {
                    pinmux = <0x800>;
                    slew-rate = <0x0>;
                    bias-pull-down = <0x0>;
                    output-low;
                };
            };
            rst_out_one {
                phandle = <0x4>;
                pins_cmd_dat {
                    pinmux = <0x1400>;
                    slew-rate = <0x1>;
                    bias-disable;
                    output-high;
                };
            };
            rst_out_zero {
                phandle = <0x5>;
                pins_cmd_dat {
                    pinmux = <0x1400>;
                    slew-rate = <0x1>;
                    bias-disable;
                    output-low;
                };
            };
        };
    };
    fragment@5 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            led@0 {
                compatible = "mediatek,red";
                led_mode = <0x0>;
                data = <0x1>;
                pwm_config = <0x0 0x0 0x0 0x0 0x0>;
                phandle = <0x3F>;
            };
            led@1 {
                compatible = "mediatek,green";
                led_mode = <0x0>;
                data = <0x1>;
                pwm_config = <0x0 0x0 0x0 0x0 0x0>;
                phandle = <0x40>;
            };
            led@2 {
                compatible = "mediatek,blue";
                led_mode = <0x0>;
                data = <0x1>;
                pwm_config = <0x0 0x0 0x0 0x0 0x0>;
                phandle = <0x41>;
            };
            led@3 {
                compatible = "mediatek,jogball-backlight";
                led_mode = <0x0>;
                data = <0x1>;
                pwm_config = <0x0 0x0 0x0 0x0 0x0>;
                phandle = <0x42>;
            };
            led@4 {
                compatible = "mediatek,keyboard-backlight";
                led_mode = <0x0>;
                data = <0x1>;
                pwm_config = <0x0 0x0 0x0 0x0 0x0>;
                phandle = <0x43>;
            };
            led@5 {
                compatible = "mediatek,button-backlight";
                led_mode = <0x0>;
                data = <0x1>;
                pwm_config = <0x0 0x0 0x0 0x0 0x0>;
                phandle = <0x44>;
            };
            led@6 {
                compatible = "mediatek,lcd-backlight";
                led_mode = <0x5>;
                data = <0x1>;
                pwm_config = <0x0 0x0 0x0 0x0 0x0>;
                phandle = <0x45>;
            };
            vibrator@0 {
                compatible = "mediatek,vibrator";
                vib_timer = <0x19>;
                vib_limit = <0x9>;
                vib_vol = <0xB>;
                phandle = <0x46>;
            };
            tran_battery {
                compatible = "tran,chg_fun";
                jeita_below_t0_chg_cur = <0x0>;
                jeita_t0_to_t1_chg_cur = <0xDBBA0>;
                jeita_t2_to_t3_chg_cur = <0x2191C0>;
                jeita_t3_to_t4_chg_cur = <0x2191C0>;
                jeita_above_t4_chg_cur = <0x0>;
                jeita_below_t0_input_cur = <0xDBBA0>;
                jeita_t0_to_t1_input_cur = <0xDBBA0>;
                jeita_t2_to_t3_input_cur = <0x1E8480>;
                jeita_t3_to_t4_input_cur = <0x2191C0>;
                jeita_above_t4_input_cur = <0xF4240>;
                phandle = <0x47>;
            };
            swtp {
                compatible = "mediatek, swtp-eint";
                interrupt-parent = <0xFFFFFFFF>;
                interrupts = <0x3 0x8 0x3 0x0>;
                deb-gpios = <0xFFFFFFFF 0x3 0x0>;
                debounce = <0x3E800>;
                status = "okay";
                phandle = <0x48>;
            };
        };
    };
    fragment@6 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            clock-frequency = <0x186A0>;
            ocp2138@3e {
                compatible = "ocp2138";
                reg = <0x3E>;
                status = "okay";
            };
        };
    };
    fragment@7 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            status = "ok";
            abov_sar@20 {
                status = "ok";
                compatible = "abov,abov_sar";
                reg = <0x20>;
                cap_vdd-supply = <0xFFFFFFFF>;
                cap_svdd-supply = <0xFFFFFFFF>;
                abov,irq-gpio-std = <0xFFFFFFFF 0x6 0x2>;
                reg_array_len = <0x3>;
                reg_array_val = <0x7 0x0 0x8 0x1F 0xFB 0x1>;
                cap,use_channel_ch0 = <0x0>;
                cap,use_channel_ch1 = <0x1>;
                cap,use_channel_ch2 = <0x2>;
                ch0_name = "aw_sar0_ch0";
                ch1_name = "aw_sar0_ch2";
                ch2_name = "aw_sar0_ch3";
                cap,firmware_name = "AbovCapSense";
            };
        };
    };
    fragment@8 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            status = "okay";
            #address-cells = <0x1>;
            #size-cells = <0x0>;
            pinctrl-names = "default";
            pinctrl-0 = <0x6>;
            spislv@0 {
                compatible = "mediatek,spi_slave";
                reg = <0x0>;
                spi-max-frequency = <0x3473BC0>;
                spi-tx-bus-width = <0x1>;
                spi-rx-bus-width = <0x1>;
                low-speed-tick-delay = [04];
                low-speed-early-trans = [00];
                high-speed-tick-delay = [02];
                high-speed-early-trans = [00];
                slave-drive-strength = [03];
            };
        };
    };
    fragment@9 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            spislv_mode_default {
                phandle = <0x6>;
                pins_cmd_dat {
                    pinmux = <0xD02 0xF02 0x1002 0xE02>;
                    drive-strength = <0x3>;
                };
            };
        };
    };
    fragment@10 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            clock-frequency = <0x61A80>;
            mtk-usb@60 {
                compatible = "mediatek,mtk-usb";
                reg = <0x60>;
                status = "okay";
            };
        };
    };
    fragment@11 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            clock-frequency = <0x61A80>;
            pn544@28 {
                compatible = "nxp,pn544";
                reg = <0x28>;
                nxp,pn544-irq = <0xFFFFFFFF 0x9 0x0>;
                nxp,pn544-ven = <0xFFFFFFFF 0x9F 0x0>;
                nxp,pn544-fw-dwnld = <0xFFFFFFFF 0x18 0x0>;
                nxp,clkreq_gpio = <0xFFFFFFFF 0xB 0x0>;
                status = "okay";
                phandle = <0x49>;
            };
        };
    };
    fragment@12 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            clock-frequency = <0x61A80>;
            wusb3801_type_c_port0 {
                compatible = "mediatek,usb_type_c";
                wusb-tcpc,name = "type_c_port0";
                reg = <0x60>;
                interrupt-parent = <0xFFFFFFFF>;
                interrupt-name = "wusb3801_int_irq";
                wusb,intr_gpio = <0xFFFFFFFF 0x29 0x0>;
                wusb,intr_gpio_num = <0xFFFFFFFF 0x29 0x0>;
                id-gpio = <0xFFFFFFFF 0x29 0x0>;
                wusb3801,init-mode = <0x20>;
                wusb3801,host-current = <0x1>;
                wusb3801,drp-toggle-time = <0x0>;
                wusb-tcpc,role_def = <0x5>;
                wusb-tcpc,notifier_supply_num = <0x2>;
                wusb-tcpc,rp_level = <0x0>;
                status = "okay";
                phandle = <0x4A>;
            };
            husb320@21 {
                status = "okay";
                compatible = "hynetek,husb320";
                reg = <0x21>;
                interrupt-parent = <0xFFFFFFFF>;
                husb320,int-gpio = <0xFFFFFFFF 0x29 0x0>;
                husb320,int-gpio_num = <0x29>;
                gpio-controller;
                husb320,init-mode = <0x14>;
                husb320,host-current = <0x2>;
                husb320,drp-toggle-time = <0x1>;
                husb320,drp-duty-time = <0x0>;
                husb320,autosink-threshold = <0x1>;
                husb320,cc-debounce-time = <0x3>;
            };
        };
    };
    fragment@13 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            eta6937@6A {
                compatible = "mediatek,eta6937";
                charger_name = "secondary_chg";
                reg = <0x6A>;
                intr_gpio = <0xFFFFFFFF 0xB2 0x0>;
                status = "okay";
            };
        };
    };
    fragment@14 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            compatible = "mediatek,charger";
            algorithm_name = "DualSwitchCharging";
            enable_sw_jeita;
            enable_pe_plus;
            enable_pe_2;
            enable_hvdcp20;
            enable_tc30;
            enable_type_c;
            power_path_support;
            enable_dynamic_mivr;
            disable_pd_dual;
            bootmode = <0xFFFFFFFF>;
            battery_cv = <0x432380>;
            max_charger_voltage = <0x632EA0>;
            min_charger_voltage = <0x4630C0>;
            min_charger_voltage_1 = <0x432380>;
            min_charger_voltage_2 = <0x401640>;
            max_dmivr_charger_current = <0x155CC0>;
            usb_charger_current_suspend = <0x0>;
            usb_charger_current_unconfigured = <0x11170>;
            usb_charger_current_configured = <0x7A120>;
            usb_charger_current = <0x7A120>;
            ac_charger_current = <0x1E8480>;
            ac_charger_input_current = <0x249F00>;
            non_std_ac_charger_current = <0xF4240>;
            charging_host_charger_current = <0x16E360>;
            apple_1_0a_charger_current = <0x9EB10>;
            apple_2_1a_charger_current = <0x10C8E0>;
            ta_ac_charger_current = <0x33E140>;
            jeita_temp_above_t4_cv = <0x3E8FA0>;
            jeita_temp_t3_to_t4_cv = <0x3E8FA0>;
            jeita_temp_t2_to_t3_cv = <0x432380>;
            jeita_temp_t1_to_t2_cv = <0x432380>;
            jeita_temp_t0_to_t1_cv = <0x432380>;
            jeita_temp_below_t0_cv = <0x432380>;
            temp_t4_thres = <0x37>;
            temp_t4_thres_minus_x_degree = <0x32>;
            temp_t3_thres = <0x2C>;
            temp_t3_thres_minus_x_degree = <0x2A>;
            temp_t2_thres = <0xF>;
            temp_t2_thres_plus_x_degree = <0xC>;
            temp_t1_thres = <0x1>;
            temp_t1_thres_plus_x_degree = <0x2>;
            temp_t0_thres = <0x0>;
            temp_t0_thres_plus_x_degree = <0x0>;
            temp_neg_10_thres = <0x2>;
            enable_min_charge_temp;
            min_charge_temp = <0x0>;
            min_charge_temp_plus_x_degree = <0x2>;
            max_charge_temp = <0x35>;
            max_charge_temp_minus_x_degree = <0x34>;
            ta_9v_support;
            pe_ichg_level_threshold = <0xF4240>;
            ta_ac_9v_input_current = <0x2191C0>;
            ta_ac_7v_input_current = <0x249F00>;
            pe20_ichg_level_threshold = <0xF4240>;
            ta_start_battery_soc = <0x0>;
            ta_stop_battery_soc = <0x5A>;
            high_temp_to_leave_pe40 = <0x2E>;
            high_temp_to_enter_pe40 = <0x27>;
            low_temp_to_leave_pe40 = <0xA>;
            low_temp_to_enter_pe40 = <0x10>;
            pe40_single_charger_input_current = <0x2DC6C0>;
            pe40_single_charger_current = <0x2DC6C0>;
            pe40_dual_charger_input_current = <0x2DC6C0>;
            pe40_dual_charger_chg1_current = <0x1E8480>;
            pe40_dual_charger_chg2_current = <0x1E8480>;
            pe40_stop_battery_soc = <0x50>;
            pe40_r_cable_1a_lower = <0x206>;
            pe40_r_cable_2a_lower = <0x17F>;
            pe40_r_cable_3a_lower = <0xF5>;
            chg1_ta_ac_charger_current = <0x16E360>;
            chg2_ta_ac_charger_current = <0x0>;
            slave_mivr_diff = <0x186A0>;
            dual_polling_ieoc = <0x30D40>;
            cable_imp_threshold = <0x2BB>;
            vbat_cable_imp_threshold = <0x3B8260>;
        };
    };
    fragment@15 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            accdet-mic-vol = <0x6>;
            headset-mode-setting = <0x500 0x500 0x1 0x1F0 0x800 0x800 0x20 0x44>;
            accdet-plugout-debounce = <0x1>;
            accdet-mic-mode = <0x1>;
            headset-eint-level-pol = <0x8>;
            headset-three-key-threshold = <0x0 0x50 0xDC 0x190>;
            headset-three-key-threshold-CDD = <0x0 0x79 0xC0 0x258>;
            headset-four-key-threshold = <0x0 0x3A 0x79 0xC0 0x190>;
            status = "okay";
        };
    };
    fragment@16 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            pinctrl-names = "default";
            pinctrl-0 = <0x7>;
        };
    };
    fragment@17 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            kpdgpiodefault {
                phandle = <0x7>;
                pins_cmd_dat {
                    pinmux = <0x5D01>;
                    bias-pull-up = <0x66>;
                    input-enable;
                    input-schmitt-enable;
                };
            };
        };
    };
    fragment@18 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            consys_default {
                phandle = <0x8>;
            };
            gpslna@0 {
                phandle = <0x9>;
                pins_cmd_dat {
                    pinmux = <0x5E00>;
                    slew-rate = <0x0>;
                    bias-disable;
                    output-low;
                };
            };
            gpslna@1 {
                phandle = <0xA>;
                pins_cmd_dat {
                    pinmux = <0x5E00>;
                    slew-rate = <0x1>;
                    output-high;
                };
            };
            gpslna@2 {
                phandle = <0xB>;
                pins_cmd_dat {
                    pinmux = <0x5E00>;
                    slew-rate = <0x1>;
                    output-low;
                };
            };
        };
    };
    fragment@19 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            pinctrl-names = "default", "gps_lna_state_init", "gps_lna_state_oh", "gps_lna_state_ol";
            pinctrl-0 = <0x8>;
            pinctrl-1 = <0x9>;
            pinctrl-2 = <0xA>;
            pinctrl-3 = <0xB>;
            status = "okay";
        };
    };
    fragment@20 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            pinctrl-names = "irtx_gpio_led_default", "irtx_gpio_led_set";
            pinctrl-0 = <0xC>;
            pinctrl-1 = <0xD>;
            status = "okay";
        };
    };
    fragment@21 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            irtx_gpio_led_def@gpio12 {
                phandle = <0xC>;
                pins_cmd_dat {
                    pinmux = <0xC00>;
                    slew-rate = <0x1>;
                    bias-disable;
                    output-low;
                    input-schmitt-enable = <0x0>;
                };
            };
            irtx_gpio_led_set@gpio12 {
                phandle = <0xD>;
                pins_cmd_dat {
                    pinmux = <0xC01>;
                    slew-rate = <0x1>;
                    output-high;
                };
            };
        };
    };
    fragment@22 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            lcm_rst_out1_gpio {
                phandle = <0xE>;
                pins_cmd_dat {
                    pinmux = <0x2D00>;
                    slew-rate = <0x1>;
                    output-high;
                };
            };
            lcm_rst_out0_gpio {
                phandle = <0xF>;
                pins_cmd_dat {
                    pinmux = <0x2D00>;
                    slew-rate = <0x1>;
                    output-low;
                };
            };
            lcd_bias_enp1_gpio {
                phandle = <0x10>;
                pins_cmd_dat {
                    pinmux = <0xA900>;
                    slew-rate = <0x1>;
                    output-high;
                };
            };
            lcd_bias_enp0_gpio {
                phandle = <0x11>;
                pins_cmd_dat {
                    pinmux = <0xA900>;
                    slew-rate = <0x1>;
                    output-low;
                };
            };
            lcd_bias_enn1_gpio {
                phandle = <0x12>;
                pins_cmd_dat {
                    pinmux = <0xA500>;
                    slew-rate = <0x1>;
                    output-high;
                };
            };
            lcd_bias_enn0_gpio {
                phandle = <0x13>;
                pins_cmd_dat {
                    pinmux = <0xA500>;
                    slew-rate = <0x1>;
                    output-low;
                };
            };
            lcm_dsi_te {
                phandle = <0x14>;
                pins_cmd_dat {
                    pinmux = <0x2C01>;
                };
            };
            lcd_disp_pwm0_gpio {
                phandle = <0x16>;
                pins_cmd_dat {
                    pinmux = <0x2B00>;
                    slew-rate = <0x1>;
                    output-low;
                };
            };
            lcd_disp_pwm1_gpio {
                phandle = <0x15>;
                pins_cmd_dat {
                    pinmux = <0x2B00>;
                    slew-rate = <0x1>;
                    output-high;
                };
            };
            6382_rst_out1_gpio {
                phandle = <0x17>;
                pins_cmd_dat {
                    pinmux = <0x1300>;
                    slew-rate = <0x1>;
                    output-high;
                };
            };
            6382_rst_out0_gpio {
                phandle = <0x18>;
                pins_cmd_dat {
                    pinmux = <0x1300>;
                    slew-rate = <0x1>;
                    output-low;
                };
            };
        };
    };
    fragment@23 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            pinctrl-names = "lcm_rst_out1_gpio", "lcm_rst_out0_gpio", "lcd_bias_enp1_gpio", "lcd_bias_enp0_gpio", "lcd_bias_enn1_gpio", "lcd_bias_enn0_gpio", "mode_te_te", "lcd_disp_pwm1_gpio", "lcd_disp_pwm0_gpio", "6382_rst_out1_gpio", "6382_rst_out0_gpio";
            pinctrl-0 = <0xE>;
            pinctrl-1 = <0xF>;
            pinctrl-2 = <0x10>;
            pinctrl-3 = <0x11>;
            pinctrl-4 = <0x12>;
            pinctrl-5 = <0x13>;
            pinctrl-6 = <0x14>;
            pinctrl-7 = <0x15>;
            pinctrl-8 = <0x16>;
            pinctrl-9 = <0x17>;
            pinctrl-10 = <0x18>;
            status = "okay";
        };
    };
    fragment@24 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            pinctrl-names = "aud_clk_mosi_off", "aud_clk_mosi_on", "aud_clk_miso_off", "aud_clk_miso_on", "aud_dat_mosi_off", "aud_dat_mosi_on", "aud_dat_miso_off", "aud_dat_miso_on", "aud_gpio_i2s0_off", "aud_gpio_i2s0_on", "aud_gpio_i2s1_off", "aud_gpio_i2s1_on", "aud_gpio_i2s2_off", "aud_gpio_i2s2_on", "aud_gpio_i2s3_off", "aud_gpio_i2s3_on", "vow_dat_miso_off", "vow_dat_miso_on", "vow_clk_miso_off", "vow_clk_miso_on", "extamp-pullhigh", "extamp-pulllow";
            pinctrl-20 = <0x19>;
            pinctrl-21 = <0x1A>;
        };
    };
    fragment@25 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            aud_pins_extamp_high {
                phandle = <0x19>;
                pins_cmd_dat {
                    pinmux = <0x9E00>;
                    slew-rate = <0x1>;
                    output-high;
                };
            };
            aud_pins_extamp_low {
                phandle = <0x1A>;
                pins_cmd_dat {
                    pinmux = <0x9E00>;
                    slew-rate = <0x1>;
                    output-low;
                };
            };
        };
    };
    fragment@26 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            status = "okay";
            #address-cells = <0x1>;
            #size-cells = <0x0>;
            focaltech_spi@0 {
                compatible = "mediatek,cap_touch";
                reg = <0x0>;
                spi-max-frequency = <0x5B8D80>;
            };
            focaltech_spi1@1 {
                compatible = "focaltech,fts";
                reg = <0x0>;
                spi-max-frequency = <0x5B8D80>;
            };
        };
    };
    fragment@27 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            tpd-resolution = <0x438 0x99C>;
            interrupt-parent = <0xFFFFFFFF>;
            interrupts = <0x1 0x2 0x1 0x0>;
            use-tpd-button = <0x0>;
            tpd-key-num = <0x3>;
            tpd-key-local = <0x8B 0xAC 0x9E 0x0>;
            tpd-key-dim-local = <0x5A 0x373 0x64 0x28 0xE6 0x373 0x64 0x28 0x172 0x373 0x64 0x28 0x0 0x0 0x0 0x0>;
            tpd-max-touch-num = <0x5>;
            tpd-filter-enable = <0x0>;
            tpd-filter-pixel-density = <0x92>;
            tpd-filter-custom-prameters = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
            tpd-filter-custom-speed = <0x0 0x0 0x0>;
            pinctrl-names = "default", "state_eint_as_int", "state_eint_output0", "state_eint_output1", "state_rst_output0", "state_rst_output1", "state_spi_mode";
            pinctrl-0 = <0x1B>;
            pinctrl-1 = <0x1C>;
            pinctrl-2 = <0x1D>;
            pinctrl-3 = <0x1E>;
            pinctrl-4 = <0x1F>;
            pinctrl-5 = <0x20>;
            pinctrl-6 = <0x21>;
            status = "okay";
        };
    };
    fragment@28 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            eint0default {
                phandle = <0x1B>;
            };
            eint@0 {
                phandle = <0x1C>;
                pins_cmd_dat {
                    pinmux = <0x100>;
                    slew-rate = <0x0>;
                    bias-disable;
                };
            };
            eintoutput0 {
                phandle = <0x1D>;
                pins_cmd_dat {
                    pinmux = <0x100>;
                    slew-rate = <0x1>;
                    output-low;
                };
            };
            eintoutput1 {
                phandle = <0x1E>;
                pins_cmd_dat {
                    pinmux = <0x100>;
                    slew-rate = <0x1>;
                    output-high;
                };
            };
            rstoutput0 {
                phandle = <0x1F>;
                pins_cmd_dat {
                    pinmux = <0x2400>;
                    slew-rate = <0x1>;
                    output-low;
                };
            };
            rstoutput1 {
                phandle = <0x20>;
                pins_cmd_dat {
                    pinmux = <0x2400>;
                    slew-rate = <0x1>;
                    output-high;
                };
            };
            spimode_default {
                phandle = <0x21>;
                pins_cmd_dat {
                    pinmux = <0x1C02 0x1902 0x1A02 0x1B02>;
                    drive-strength = <0x4>;
                };
            };
        };
    };
    fragment@29 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            otg_iddig {
                interrupt-parent = <0xFFFFFFFF>;
                interrupts = <0x29 0x2 0x29 0x0>;
                deb-gpios = <0xFFFFFFFF 0x29 0x0>;
                debounce = <0xFA00>;
                status = "okay";
                phandle = <0x4B>;
            };
        };
    };
    fragment@30 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            adc_channel@ {
                compatible = "mediatek,adc_channel";
                mediatek,temperature0 = <0x0>;
                mediatek,temperature1 = <0x1>;
                mediatek,adc_fdd_rf_params_dynamic_custom_ch = <0x3>;
                status = "okay";
            };
        };
    };
    fragment@31 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            io-channels = <0xFFFFFFFF 0x3>;
        };
    };
    fragment@32 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            mediatek,clkbuf-quantity = <0x7>;
            mediatek,clkbuf-config = <0x2 0x1 0x1 0x2 0x0 0x0 0x0>;
            mediatek,clkbuf-driving-current = <0x1 0x1 0x1 0x1 0x1 0x1 0x1>;
            status = "okay";
        };
    };
    fragment@33 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            #address-cells = <0x1>;
            #size-cells = <0x0>;
            clock-frequency = <0x61A80>;
            mediatek,use-open-drain;
        };
    };
    fragment@34 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            #address-cells = <0x1>;
            #size-cells = <0x0>;
            clock-frequency = <0x61A80>;
            mediatek,use-open-drain;
        };
    };
    fragment@35 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            #address-cells = <0x1>;
            #size-cells = <0x0>;
            clock-frequency = <0x61A80>;
            mediatek,use-open-drain;
            camera_main@1a {
                compatible = "mediatek,camera_main";
                reg = <0x1A>;
                status = "okay";
                phandle = <0x4C>;
            };
            camera_main_eeprom@50 {
                compatible = "mediatek,camera_main_eeprom";
                reg = <0x50>;
                status = "okay";
                phandle = <0x4D>;
            };
            camera_main_af@0c {
                compatible = "mediatek,camera_main_af";
                reg = <0xC>;
                status = "okay";
                phandle = <0x4E>;
            };
            ccu_sensor_i2c_2_hw@11 {
                compatible = "mediatek,ccu_sensor_i2c_2_hw";
                reg = <0x11>;
                status = "okay";
                phandle = <0x4F>;
            };
        };
    };
    fragment@36 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            #address-cells = <0x1>;
            #size-cells = <0x0>;
            clock-frequency = <0x61A80>;
            mediatek,use-open-drain;
            nfc@08 {
                compatible = "mediatek,nfc";
                reg = <0x8>;
                status = "okay";
                phandle = <0x50>;
            };
            camera_main_two@10 {
                compatible = "mediatek,camera_main_two";
                reg = <0x10>;
                status = "okay";
                phandle = <0x51>;
            };
            camera_main_two_eeprom@50 {
                compatible = "mediatek,camera_main_two_eeprom";
                reg = <0x50>;
                status = "okay";
                phandle = <0x52>;
            };
        };
    };
    fragment@37 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            #address-cells = <0x1>;
            #size-cells = <0x0>;
            clock-frequency = <0x61A80>;
            mediatek,use-open-drain;
            camera_sub@2d {
                compatible = "mediatek,camera_sub";
                reg = <0x2D>;
                status = "okay";
                phandle = <0x53>;
            };
            camera_sub_eeprom@52 {
                compatible = "mediatek,camera_sub_eeprom";
                reg = <0x52>;
                status = "okay";
                phandle = <0x54>;
            };
            ccu_sensor_i2c_4_hw@12 {
                compatible = "mediatek,ccu_sensor_i2c_4_hw";
                reg = <0x12>;
                status = "okay";
                phandle = <0x55>;
            };
        };
    };
    fragment@38 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            #address-cells = <0x1>;
            #size-cells = <0x0>;
            clock-frequency = <0x61A80>;
            mediatek,use-open-drain;
            subpmic_pmu@34 {
                compatible = "mediatek,subpmic_pmu";
                reg = <0x34>;
                status = "okay";
                phandle = <0x56>;
            };
            usb_type_c@4e {
                compatible = "mediatek,usb_type_c";
                reg = <0x4E>;
                status = "okay";
                phandle = <0x57>;
            };
        };
    };
    fragment@39 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            #address-cells = <0x1>;
            #size-cells = <0x0>;
            clock-frequency = <0x61A80>;
            mediatek,use-open-drain;
        };
    };
    fragment@40 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            #address-cells = <0x1>;
            #size-cells = <0x0>;
            clock-frequency = <0x61A80>;
            mediatek,use-open-drain;
            slave_charger@4b {
                compatible = "mediatek,slave_charger";
                reg = <0x4B>;
                status = "okay";
                phandle = <0x58>;
            };
        };
    };
    fragment@41 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            #address-cells = <0x1>;
            #size-cells = <0x0>;
            clock-frequency = <0x61A80>;
            mediatek,use-open-drain;
        };
    };
    fragment@42 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            GPIO_SIM2_HOT_PLUG = <0xFFFFFFFF 0x2E 0x0>;
            GPIO_SIM1_HOT_PLUG = <0xFFFFFFFF 0x2F 0x0>;
            GPIO_SIM2_SIO = <0xFFFFFFFF 0x9B 0x0>;
            GPIO_SIM2_SRST = <0xFFFFFFFF 0x9C 0x0>;
            GPIO_SIM2_SCLK = <0xFFFFFFFF 0x9D 0x0>;
            GPIO_SIM1_SCLK = <0xFFFFFFFF 0xAC 0x0>;
            GPIO_SIM1_SRST = <0xFFFFFFFF 0xAD 0x0>;
            GPIO_SIM1_SIO = <0xFFFFFFFF 0xAE 0x0>;
        };
    };
    fragment@43 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            gpio_init_default = <0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x0 0x1 0x1 0x2 0x0 0x0 0x0 0x1 0x0 0x1 0x3 0x0 0x0 0x0 0x1 0x1 0x0 0x4 0x0 0x0 0x0 0x1 0x1 0x1 0x5 0x0 0x0 0x0 0x1 0x0 0x0 0x6 0x0 0x0 0x0 0x1 0x1 0x1 0x7 0x0 0x0 0x0 0x1 0x1 0x0 0x8 0x0 0x0 0x0 0x1 0x1 0x0 0x9 0x0 0x0 0x0 0x1 0x0 0x0 0xA 0x0 0x0 0x0 0x1 0x1 0x0 0xB 0x1 0x0 0x0 0x1 0x0 0x0 0xC 0x2 0x0 0x0 0x1 0x0 0x0 0xD 0x2 0x0 0x0 0x1 0x0 0x0 0xE 0x2 0x1 0x0 0x0 0x0 0x0 0xF 0x2 0x1 0x0 0x0 0x0 0x0 0x10 0x2 0x1 0x0 0x0 0x0 0x0 0x11 0x0 0x0 0x0 0x1 0x0 0x1 0x12 0x0 0x0 0x0 0x1 0x1 0x1 0x13 0x0 0x1 0x0 0x1 0x0 0x1 0x14 0x0 0x1 0x0 0x1 0x0 0x1 0x15 0x0 0x0 0x0 0x1 0x1 0x0 0x16 0x0 0x0 0x0 0x1 0x0 0x0 0x17 0x0 0x0 0x0 0x0 0x0 0x0 0x18 0x5 0x0 0x0 0x1 0x0 0x0 0x19 0x2 0x0 0x0 0x1 0x0 0x0 0x1A 0x2 0x0 0x0 0x0 0x0 0x0 0x1B 0x2 0x1 0x0 0x0 0x0 0x0 0x1C 0x2 0x0 0x0 0x0 0x0 0x0 0x1D 0x0 0x1 0x0 0x0 0x0 0x0 0x1E 0x0 0x1 0x0 0x0 0x0 0x0 0x1F 0x0 0x1 0x0 0x1 0x1 0x0 0x20 0x1 0x0 0x0 0x1 0x0 0x0 0x21 0x1 0x1 0x0 0x0 0x0 0x0 0x22 0x1 0x1 0x0 0x0 0x0 0x0 0x23 0x1 0x1 0x0 0x0 0x0 0x0 0x24 0x0 0x1 0x1 0x0 0x0 0x0 0x25 0x2 0x1 0x0 0x0 0x0 0x0 0x26 0x0 0x0 0x0 0x0 0x0 0x1 0x27 0x0 0x0 0x0 0x1 0x1 0x1 0x28 0x2 0x0 0x0 0x1 0x0 0x0 0x29 0x0 0x0 0x0 0x1 0x1 0x1 0x2A 0x0 0x1 0x0 0x1 0x1 0x1 0x2B 0x1 0x1 0x0 0x0 0x0 0x0 0x2C 0x1 0x0 0x0 0x1 0x0 0x0 0x2D 0x0 0x1 0x0 0x0 0x0 0x0 0x2E 0x1 0x0 0x0 0x1 0x1 0x0 0x2F 0x1 0x0 0x0 0x1 0x1 0x0 0x30 0x1 0x0 0x0 0x1 0x1 0x1 0x31 0x1 0x0 0x0 0x1 0x1 0x1 0x32 0x1 0x0 0x0 0x1 0x1 0x1 0x33 0x1 0x0 0x0 0x1 0x1 0x1 0x34 0x1 0x0 0x0 0x1 0x0 0x0 0x35 0x1 0x0 0x0 0x1 0x0 0x0 0x36 0x1 0x0 0x0 0x1 0x0 0x0 0x37 0x1 0x0 0x0 0x1 0x0 0x0 0x38 0x1 0x0 0x0 0x1 0x0 0x0 0x39 0x1 0x0 0x0 0x1 0x0 0x0 0x3A 0x0 0x0 0x0 0x1 0x0 0x0 0x3B 0x1 0x0 0x0 0x1 0x0 0x0 0x3C 0x1 0x0 0x0 0x1 0x0 0x0 0x3D 0x1 0x0 0x0 0x1 0x0 0x0 0x3E 0x1 0x0 0x0 0x1 0x0 0x0 0x3F 0x1 0x0 0x0 0x1 0x0 0x0 0x40 0x1 0x0 0x0 0x1 0x0 0x0 0x41 0x1 0x0 0x0 0x1 0x0 0x0 0x42 0x1 0x0 0x0 0x1 0x0 0x0 0x43 0x1 0x0 0x0 0x1 0x0 0x0 0x44 0x1 0x0 0x0 0x1 0x0 0x0 0x45 0x1 0x0 0x0 0x1 0x0 0x0 0x46 0x1 0x0 0x0 0x1 0x0 0x0 0x47 0x1 0x0 0x0 0x1 0x0 0x0 0x48 0x1 0x0 0x0 0x1 0x0 0x0 0x49 0x1 0x0 0x0 0x1 0x0 0x0 0x4A 0x1 0x0 0x0 0x1 0x0 0x0 0x4B 0x1 0x0 0x0 0x1 0x0 0x0 0x4C 0x1 0x0 0x0 0x1 0x0 0x0 0x4D 0x1 0x0 0x0 0x1 0x0 0x0 0x4E 0x1 0x0 0x0 0x1 0x0 0x0 0x4F 0x0 0x0 0x0 0x1 0x0 0x0 0x50 0x0 0x0 0x0 0x1 0x0 0x0 0x51 0x2 0x0 0x0 0x1 0x1 0x1 0x52 0x1 0x0 0x0 0x1 0x1 0x1 0x53 0x1 0x0 0x0 0x1 0x1 0x1 0x54 0x2 0x0 0x0 0x1 0x1 0x1 0x55 0x2 0x0 0x0 0x1 0x0 0x0 0x56 0x2 0x1 0x0 0x0 0x0 0x0 0x57 0x2 0x1 0x0 0x0 0x0 0x0 0x58 0x2 0x1 0x0 0x0 0x0 0x0 0x59 0x1 0x0 0x0 0x1 0x1 0x1 0x5A 0x1 0x0 0x0 0x1 0x1 0x1 0x5B 0x0 0x0 0x0 0x0 0x0 0x0 0x5C 0x1 0x1 0x0 0x0 0x0 0x0 0x5D 0x1 0x0 0x0 0x1 0x1 0x0 0x5E 0x0 0x1 0x0 0x0 0x0 0x0 0x5F 0x1 0x0 0x0 0x1 0x1 0x0 0x60 0x1 0x1 0x0 0x0 0x0 0x0 0x61 0x0 0x0 0x0 0x1 0x1 0x0 0x62 0x0 0x0 0x0 0x1 0x0 0x0 0x63 0x1 0x1 0x0 0x0 0x0 0x0 0x64 0x1 0x1 0x0 0x0 0x0 0x0 0x65 0x0 0x1 0x0 0x0 0x0 0x0 0x66 0x0 0x1 0x0 0x0 0x0 0x0 0x67 0x1 0x0 0x0 0x1 0x1 0x1 0x68 0x1 0x0 0x0 0x1 0x1 0x1 0x69 0x1 0x0 0x0 0x1 0x1 0x1 0x6A 0x1 0x0 0x0 0x1 0x1 0x1 0x6B 0x0 0x0 0x0 0x0 0x1 0x0 0x6C 0x0 0x0 0x0 0x0 0x0 0x0 0x6D 0x0 0x1 0x0 0x0 0x0 0x0 0x6E 0x0 0x1 0x0 0x0 0x0 0x0 0x6F 0x1 0x1 0x0 0x0 0x0 0x0 0x70 0x0 0x0 0x0 0x0 0x0 0x0 0x71 0x0 0x0 0x0 0x1 0x0 0x0 0x72 0x0 0x0 0x0 0x1 0x0 0x0 0x73 0x0 0x0 0x0 0x1 0x0 0x0 0x74 0x0 0x0 0x0 0x1 0x0 0x0 0x75 0x0 0x0 0x0 0x1 0x0 0x0 0x76 0x0 0x0 0x0 0x1 0x0 0x0 0x77 0x0 0x0 0x0 0x1 0x0 0x0 0x78 0x0 0x0 0x0 0x1 0x0 0x0 0x79 0x0 0x0 0x0 0x1 0x0 0x0 0x86 0x1 0x0 0x0 0x1 0x0 0x1 0x87 0x1 0x1 0x0 0x0 0x0 0x0 0x88 0x1 0x1 0x0 0x0 0x0 0x0 0x89 0x1 0x1 0x0 0x0 0x0 0x0 0x8A 0x1 0x1 0x0 0x0 0x0 0x0 0x8B 0x1 0x1 0x0 0x0 0x0 0x0 0x8C 0x1 0x0 0x0 0x1 0x0 0x0 0x8D 0x1 0x0 0x0 0x1 0x0 0x0 0x8E 0x1 0x0 0x0 0x1 0x0 0x0 0x8F 0x1 0x0 0x0 0x1 0x0 0x0 0x90 0x1 0x0 0x0 0x1 0x0 0x0 0x91 0x1 0x1 0x0 0x0 0x0 0x0 0x92 0x1 0x1 0x0 0x0 0x0 0x0 0x93 0x1 0x1 0x0 0x0 0x0 0x0 0x94 0x1 0x1 0x0 0x0 0x0 0x0 0x95 0x1 0x1 0x0 0x0 0x0 0x0 0x96 0x0 0x1 0x0 0x0 0x0 0x0 0x97 0x4 0x1 0x0 0x0 0x0 0x0 0x98 0x0 0x1 0x0 0x0 0x0 0x0 0x99 0x0 0x1 0x0 0x0 0x0 0x0 0x9A 0x1 0x1 0x0 0x0 0x0 0x0 0x9B 0x1 0x0 0x0 0x1 0x1 0x0 0x9C 0x1 0x1 0x0 0x0 0x0 0x0 0x9D 0x1 0x1 0x0 0x0 0x0 0x0 0x9E 0x0 0x1 0x0 0x0 0x0 0x0 0x9F 0x0 0x1 0x0 0x0 0x0 0x0 0xA0 0x0 0x1 0x0 0x1 0x1 0x0 0xA1 0x1 0x0 0x0 0x1 0x1 0x1 0xA2 0x1 0x0 0x0 0x1 0x1 0x1 0xA3 0x1 0x0 0x0 0x1 0x1 0x1 0xA4 0x1 0x0 0x0 0x1 0x1 0x1 0xA5 0x0 0x1 0x0 0x0 0x0 0x0 0xA6 0x0 0x1 0x0 0x0 0x0 0x0 0xA7 0x1 0x0 0x0 0x1 0x0 0x0 0xA8 0x1 0x0 0x0 0x1 0x0 0x0 0xA9 0x0 0x1 0x0 0x0 0x0 0x0 0xAA 0x1 0x0 0x0 0x1 0x1 0x1 0xAB 0x1 0x1 0x0 0x0 0x0 0x1 0xAC 0x1 0x1 0x0 0x0 0x0 0x0 0xAD 0x1 0x1 0x0 0x0 0x0 0x0 0xAE 0x1 0x0 0x0 0x1 0x1 0x0 0xAF 0x1 0x0 0x0 0x1 0x1 0x1 0xB0 0x1 0x0 0x0 0x1 0x1 0x1 0xB2 0x0 0x1 0x0 0x0 0x0 0x0 0xB3 0x0 0x1 0x0 0x0 0x0 0x0 0xB4 0x0 0x0 0x0 0x1 0x0 0x0 0xB5 0x0 0x0 0x0 0x1 0x0 0x0 0xB6 0x0 0x0 0x0 0x1 0x0 0x0 0xB7 0x0 0x0 0x0 0x1 0x0 0x0 0xB8 0x0 0x0 0x0 0x1 0x0 0x0 0xB9 0x0 0x0 0x0 0x1 0x0 0x0 0xBA 0x0 0x0 0x0 0x1 0x0 0x0>;
        };
    };
    fragment@44 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            interrupt-parent = <0xFFFFFFFF>;
            interrupts = <0x0 0x8 0x0 0x0>;
            deb-gpios = <0xFFFFFFFF 0x0 0x0>;
            debounce = <0x7D000>;
            status = "okay";
        };
    };
    fragment@45 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            interrupt-parent = <0xFFFFFFFF>;
            interrupts = <0x1 0x2 0x1 0x0>;
            status = "okay";
        };
    };
    fragment@46 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            interrupt-parent = <0xFFFFFFFF>;
            interrupts = <0x4 0x4 0x4 0x0>;
            deb-gpios = <0xFFFFFFFF 0x4 0x0>;
            debounce = <0x186A0>;
            status = "okay";
        };
    };
    fragment@47 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            interrupt-parent = <0xFFFFFFFF>;
            interrupts = <0x9 0x4 0x9 0x0>;
            status = "okay";
        };
    };
    fragment@48 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            interrupt-parent = <0xFFFFFFFF>;
            interrupts = <0x14 0x2 0x14 0x0>;
            status = "okay";
        };
    };
    fragment@49 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            interrupt-parent = <0xFFFFFFFF>;
            interrupts = <0x27 0x8 0x27 0x0>;
            status = "okay";
        };
    };
    fragment@50 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            interrupt-parent = <0xFFFFFFFF>;
            interrupts = <0x2A 0x2 0x2A 0x0>;
            status = "okay";
        };
    };
    fragment@51 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            interrupt-parent = <0xFFFFFFFF>;
            interrupts = <0x2C 0x1 0x2C 0x1>;
            status = "okay";
        };
    };
    fragment@52 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            interrupt-parent = <0xFFFFFFFF>;
            interrupts = <0x90 0x4 0xB4 0x0>;
            status = "okay";
        };
    };
    fragment@53 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            compatible = "mediatek,md1_sim1_hot_plug_eint-eint";
            interrupts = <0x0 0x8>;
            debounce = <0x0 0x2710>;
            dedicated = <0x0 0x0>;
            src_pin = <0x0 0x1>;
            sockettype = <0x0 0x0>;
            status = "okay";
        };
    };
    fragment@54 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            compatible = "mediatek,md1_sim2_hot_plug_eint-eint";
            interrupts = <0x1 0x8>;
            debounce = <0x1 0x2710>;
            dedicated = <0x1 0x0>;
            src_pin = <0x1 0x2>;
            sockettype = <0x1 0x0>;
            status = "okay";
        };
    };
    fragment@55 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            regulator-name = "vcama1";
            regulator-default-on = <0x1>;
            status = "okay";
        };
    };
    fragment@56 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            regulator-name = "vcama2";
            regulator-default-on = <0x1>;
            status = "okay";
        };
    };
    fragment@57 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            regulator-name = "vsim1";
            regulator-default-on = <0x1>;
            status = "okay";
        };
    };
    fragment@58 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            regulator-name = "vsim2";
            regulator-default-on = <0x1>;
            status = "okay";
        };
    };
    fragment@59 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            regulator-name = "vcamd";
            regulator-default-on = <0x1>;
            status = "okay";
        };
    };
    fragment@60 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            regulator-name = "vcamio";
            regulator-default-on = <0x1>;
            status = "okay";
        };
    };
    fragment@61 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            regulator-name = "vldo28";
            regulator-default-on = <0x1>;
            status = "okay";
        };
    };
    fragment@62 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            vcama-supply = <0xFFFFFFFF>;
            vcama_main2-supply = <0xFFFFFFFF>;
            vcama_sub-supply = <0xFFFFFFFF>;
            vcamd_main2-supply = <0xFFFFFFFF>;
            vcamio-supply = <0xFFFFFFFF>;
            vcamio_sub-supply = <0xFFFFFFFF>;
            vcamio_main2-supply = <0xFFFFFFFF>;
            vcamaf-supply = <0xFFFFFFFF>;
            vcamaf_sub-supply = <0xFFFFFFFF>;
            vcamaf_main2-supply = <0xFFFFFFFF>;
            status = "okay";
        };
    };
    fragment@63 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            vtouch-supply = <0xFFFFFFFF>;
            status = "okay";
        };
    };
    fragment@64 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            mediatek,kpd-key-debounce = <0x400>;
            mediatek,kpd-sw-pwrkey = <0x74>;
            mediatek,kpd-hw-pwrkey = <0x8>;
            mediatek,kpd-sw-rstkey = <0x73>;
            mediatek,kpd-hw-rstkey = <0x11>;
            mediatek,kpd-use-extend-type = <0x0>;
            mediatek,kpd-hw-map-num = <0x48>;
            mediatek,kpd-hw-init-map = <0x72 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
            mediatek,kpd-pwrkey-eint-gpio = <0x0>;
            mediatek,kpd-pwkey-gpio-din = <0x0>;
            mediatek,kpd-hw-dl-key0 = <0x11>;
            mediatek,kpd-hw-dl-key1 = <0x0>;
            mediatek,kpd-hw-dl-key2 = <0x8>;
            mediatek,kpd-hw-recovery-key = <0x11>;
            mediatek,kpd-hw-factory-key = <0x0>;
            status = "okay";
        };
    };
    fragment@65 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            ocp81375default {
                phandle = <0x22>;
            };
            ocp81375hwen_high {
                phandle = <0x23>;
                pins_cmd_dat {
                    pinmux = <0x9600>;
                    slew-rate = <0x1>;
                    output-high;
                };
            };
            ocp81375hwen_low {
                phandle = <0x24>;
                pins_cmd_dat {
                    pinmux = <0x9600>;
                    slew-rate = <0x1>;
                    output-low;
                };
            };
        };
    };
    fragment@66 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            pinctrl-names = "default", "hwen_high", "hwen_low";
            pinctrl-0 = <0x22>;
            pinctrl-1 = <0x23>;
            pinctrl-2 = <0x24>;
            status = "okay";
        };
    };
    fragment@67 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            camera0_mclk_2mA@gpio99 {
                phandle = <0x31>;
                pins_cmd_dat {
                    pinmux = <0x6301>;
                    drive-strength = <0x2>;
                };
            };
            camera0_mclk_4mA@gpio99 {
                phandle = <0x32>;
                pins_cmd_dat {
                    pinmux = <0x6301>;
                    drive-strength = <0x4>;
                };
            };
            camera0_mclk_6mA@gpio99 {
                phandle = <0x33>;
                pins_cmd_dat {
                    pinmux = <0x6301>;
                    drive-strength = <0x6>;
                };
            };
            camera0_mclk_8mA@gpio99 {
                phandle = <0x34>;
                pins_cmd_dat {
                    pinmux = <0x6301>;
                    drive-strength = <0x7>;
                };
            };
            camera0_mclk_gpio_mode@gpio99 {
                phandle = <0x30>;
                pins_cmd_dat {
                    pinmux = <0x6300>;
                    drive-strength = <0x4>;
                };
            };
            camera1_mclk_2mA@gpio100 {
                phandle = <0x36>;
                pins_cmd_dat {
                    pinmux = <0x6401>;
                    drive-strength = <0x2>;
                };
            };
            camera1_mclk_4mA@gpio100 {
                phandle = <0x37>;
                pins_cmd_dat {
                    pinmux = <0x6401>;
                    drive-strength = <0x4>;
                };
            };
            camera1_mclk_6mA@gpio100 {
                phandle = <0x38>;
                pins_cmd_dat {
                    pinmux = <0x6401>;
                    drive-strength = <0x6>;
                };
            };
            camera1_mclk_8mA@gpio100 {
                phandle = <0x39>;
                pins_cmd_dat {
                    pinmux = <0x6401>;
                    drive-strength = <0x7>;
                };
            };
            camera1_mclk_gpio_mode@gpio100 {
                phandle = <0x35>;
                pins_cmd_dat {
                    pinmux = <0x6400>;
                    drive-strength = <0x4>;
                };
            };
            camera2_mclk_2mA@gpio111 {
                phandle = <0x3B>;
                pins_cmd_dat {
                    pinmux = <0x6F01>;
                    drive-strength = <0x2>;
                };
            };
            camera2_mclk_4mA@gpio111 {
                phandle = <0x3C>;
                pins_cmd_dat {
                    pinmux = <0x6F01>;
                    drive-strength = <0x4>;
                };
            };
            camera2_mclk_6mA@gpio111 {
                phandle = <0x3D>;
                pins_cmd_dat {
                    pinmux = <0x6F01>;
                    drive-strength = <0x6>;
                };
            };
            camera2_mclk_8mA@gpio111 {
                phandle = <0x3E>;
                pins_cmd_dat {
                    pinmux = <0x6F01>;
                    drive-strength = <0x7>;
                };
            };
            camera2_mclk_gpio_mode@gpio111 {
                phandle = <0x3A>;
                pins_cmd_dat {
                    pinmux = <0x6F00>;
                    drive-strength = <0x4>;
                };
            };
            camera0_rst_output_low@gpio101 {
                phandle = <0x26>;
                pins_cmd_dat {
                    pinmux = <0x6500>;
                    output-low;
                };
            };
            camera0_rst_output_high@gpio101 {
                phandle = <0x27>;
                pins_cmd_dat {
                    pinmux = <0x6500>;
                    output-high;
                };
            };
            camera1_rst_output_low@gpio102 {
                phandle = <0x28>;
                pins_cmd_dat {
                    pinmux = <0x6600>;
                    output-low;
                };
            };
            camera1_rst_output_high@gpio102 {
                phandle = <0x29>;
                pins_cmd_dat {
                    pinmux = <0x6600>;
                    output-high;
                };
            };
            camera2_rst_output_low@gpio109 {
                phandle = <0x2A>;
                pins_cmd_dat {
                    pinmux = <0x6D00>;
                    output-low;
                };
            };
            camera2_rst_output_high@gpio109 {
                phandle = <0x2B>;
                pins_cmd_dat {
                    pinmux = <0x6D00>;
                    output-high;
                };
            };
            camera2_pdn_output_low@gpio110 {
                phandle = <0x2C>;
                pins_cmd_dat {
                    pinmux = <0x6E00>;
                    output-low;
                };
            };
            camera2_pdn_output_high@gpio110 {
                phandle = <0x2D>;
                pins_cmd_dat {
                    pinmux = <0x6E00>;
                    output-high;
                };
            };
            camera0_vcamd_output_low@gpio179 {
                phandle = <0x2F>;
                pins_cmd_dat {
                    pinmux = <0xB300>;
                    output-low;
                };
            };
            camera0_vcamd_output_high@gpio179 {
                phandle = <0x2E>;
                pins_cmd_dat {
                    pinmux = <0xB300>;
                    output-high;
                };
            };
            camdefault {
                phandle = <0x25>;
            };
        };
    };
    fragment@68 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            pinctrl-names = "default", "cam0_rst0", "cam0_rst1", "cam1_rst0", "cam1_rst1", "cam2_rst0", "cam2_rst1", "cam2_pnd0", "cam2_pnd1", "cam0_vcamd_on", "cam0_vcamd_off", "cam0_mclk_off", "cam0_mclk_2mA", "cam0_mclk_4mA", "cam0_mclk_6mA", "cam0_mclk_8mA", "cam1_mclk_off", "cam1_mclk_2mA", "cam1_mclk_4mA", "cam1_mclk_6mA", "cam1_mclk_8mA", "cam2_mclk_off", "cam2_mclk_2mA", "cam2_mclk_4mA", "cam2_mclk_6mA", "cam2_mclk_8mA";
            pinctrl-0 = <0x25>;
            pinctrl-1 = <0x26>;
            pinctrl-2 = <0x27>;
            pinctrl-3 = <0x28>;
            pinctrl-4 = <0x29>;
            pinctrl-5 = <0x2A>;
            pinctrl-6 = <0x2B>;
            pinctrl-7 = <0x2C>;
            pinctrl-8 = <0x2D>;
            pinctrl-9 = <0x2E>;
            pinctrl-10 = <0x2F>;
            pinctrl-11 = <0x30>;
            pinctrl-12 = <0x31>;
            pinctrl-13 = <0x32>;
            pinctrl-14 = <0x33>;
            pinctrl-15 = <0x34>;
            pinctrl-16 = <0x35>;
            pinctrl-17 = <0x36>;
            pinctrl-18 = <0x37>;
            pinctrl-19 = <0x38>;
            pinctrl-20 = <0x39>;
            pinctrl-21 = <0x3A>;
            pinctrl-22 = <0x3B>;
            pinctrl-23 = <0x3C>;
            pinctrl-24 = <0x3D>;
            pinctrl-25 = <0x3E>;
            cam0_vcama-supply = <0xFFFFFFFF>;
            cam1_vcama-supply = <0xFFFFFFFF>;
            cam2_vcama-supply = <0xFFFFFFFF>;
            cam1_vcamd-supply = <0xFFFFFFFF>;
            cam0_vcamio-supply = <0xFFFFFFFF>;
            cam1_vcamio-supply = <0xFFFFFFFF>;
            cam0_enable_sensor = "s5kjn1_st_mipi_raw hi5021q_st_mipi_raw hi5021q_stki7_mipi_raw";
            cam1_enable_sensor = "s5kgd2sp_mipi_raw s5kgd2_mipi_raw ov8856ff_mipi_raw gc08a3_mipi_raw";
            cam2_enable_sensor = "fake_serial_yuv";
            status = "okay";
        };
    };
    fragment@69 {
        target = <0xFFFFFFFF>;
        __overlay__ {
            camaf_m1_pmic-supply = <0xFFFFFFFF>;
            camaf_m2_pmic-supply = <0xFFFFFFFF>;
            camaf_m3_pmic-supply = <0xFFFFFFFF>;
            status = "okay";
        };
    };
    __fixups__ {
        i2c5 = "/fragment@0:target:0", "/fragment@13:target:0", "/fragment@38:target:0";
        pio = "/fragment@0/__overlay__/rt-swchg@53:rt,intr_gpio:0", "/fragment@0/__overlay__/rt-swchg@53:tc30_dm_gpio:0", "/fragment@0/__overlay__/rt-swchg@53:hvdcp20_dp_gpio:0", "/fragment@3/__overlay__/fingerprint@0:interrupt-parent:0", "/fragment@3/__overlay__/fingerprint@0:irq-gpio-std:0", "/fragment@3/__overlay__/fingerprint@0:reset-gpio-std:0", "/fragment@3/__overlay__/fingerprint@0:tran,gpio_pwr-std:0", "/fragment@4:target:0", "/fragment@5/__overlay__/swtp:interrupt-parent:0", "/fragment@5/__overlay__/swtp:deb-gpios:0", "/fragment@7/__overlay__/abov_sar@20:abov,irq-gpio-std:0", "/fragment@9:target:0", "/fragment@11/__overlay__/pn544@28:nxp,pn544-irq:0", "/fragment@11/__overlay__/pn544@28:nxp,pn544-ven:0", "/fragment@11/__overlay__/pn544@28:nxp,pn544-fw-dwnld:0", "/fragment@11/__overlay__/pn544@28:nxp,clkreq_gpio:0", "/fragment@12/__overlay__/wusb3801_type_c_port0:interrupt-parent:0", "/fragment@12/__overlay__/wusb3801_type_c_port0:wusb,intr_gpio:0", "/fragment@12/__overlay__/wusb3801_type_c_port0:wusb,intr_gpio_num:0", "/fragment@12/__overlay__/wusb3801_type_c_port0:id-gpio:0", "/fragment@12/__overlay__/husb320@21:interrupt-parent:0", "/fragment@12/__overlay__/husb320@21:husb320,int-gpio:0", "/fragment@13/__overlay__/eta6937@6A:intr_gpio:0", "/fragment@17:target:0", "/fragment@18:target:0", "/fragment@21:target:0", "/fragment@22:target:0", "/fragment@25:target:0", "/fragment@27/__overlay__:interrupt-parent:0", "/fragment@28:target:0", "/fragment@29/__overlay__/otg_iddig:interrupt-parent:0", "/fragment@29/__overlay__/otg_iddig:deb-gpios:0", "/fragment@42/__overlay__:GPIO_SIM2_HOT_PLUG:0", "/fragment@42/__overlay__:GPIO_SIM1_HOT_PLUG:0", "/fragment@42/__overlay__:GPIO_SIM2_SIO:0", "/fragment@42/__overlay__:GPIO_SIM2_SRST:0", "/fragment@42/__overlay__:GPIO_SIM2_SCLK:0", "/fragment@42/__overlay__:GPIO_SIM1_SCLK:0", "/fragment@42/__overlay__:GPIO_SIM1_SRST:0", "/fragment@42/__overlay__:GPIO_SIM1_SIO:0", "/fragment@44/__overlay__:interrupt-parent:0", "/fragment@44/__overlay__:deb-gpios:0", "/fragment@45/__overlay__:interrupt-parent:0", "/fragment@46/__overlay__:interrupt-parent:0", "/fragment@46/__overlay__:deb-gpios:0", "/fragment@47/__overlay__:interrupt-parent:0", "/fragment@48/__overlay__:interrupt-parent:0", "/fragment@49/__overlay__:interrupt-parent:0", "/fragment@50/__overlay__:interrupt-parent:0", "/fragment@51/__overlay__:interrupt-parent:0", "/fragment@52/__overlay__:interrupt-parent:0", "/fragment@65:target:0", "/fragment@67:target:0";
        reserved_memory = "/fragment@1:target:0";
        chosen = "/fragment@2:target:0", "/fragment@14/__overlay__:bootmode:0";
        spi0 = "/fragment@3:target:0";
        odm = "/fragment@5:target:0", "/fragment@29:target:0";
        i2c0 = "/fragment@6:target:0", "/fragment@33:target:0";
        i2c3 = "/fragment@7:target:0", "/fragment@11:target:0", "/fragment@36:target:0";
        mt_pmic_vio28_ldo_reg = "/fragment@7/__overlay__/abov_sar@20:cap_vdd-supply:0";
        mt_pmic_vio18_ldo_reg = "/fragment@7/__overlay__/abov_sar@20:cap_svdd-supply:0";
        spi5 = "/fragment@8:target:0";
        i2c2 = "/fragment@10:target:0", "/fragment@35:target:0";
        i2c6 = "/fragment@12:target:0", "/fragment@39:target:0";
        charger = "/fragment@14:target:0";
        accdet = "/fragment@15:target:0";
        keypad = "/fragment@16:target:0", "/fragment@64:target:0";
        consys = "/fragment@19:target:0";
        irtx_pwm = "/fragment@20:target:0";
        mtkfb = "/fragment@23:target:0";
        afe = "/fragment@24:target:0";
        spi2 = "/fragment@26:target:0";
        touch = "/fragment@27:target:0", "/fragment@45:target:0", "/fragment@63:target:0";
        auxadc = "/fragment@30:target:0", "/fragment@31/__overlay__:io-channels:0";
        md_auxadc = "/fragment@31:target:0";
        pmic_clock_buffer_ctrl = "/fragment@32:target:0";
        i2c1 = "/fragment@34:target:0";
        i2c4 = "/fragment@37:target:0";
        i2c7 = "/fragment@40:target:0";
        i2c8 = "/fragment@41:target:0";
        gpio_usage_mapping = "/fragment@42:target:0";
        gpio = "/fragment@43:target:0";
        mrdump_ext_rst = "/fragment@44:target:0";
        msdc1_ins = "/fragment@46:target:0";
        irq_nfc = "/fragment@47:target:0";
        subpmic_pmu_eint = "/fragment@48:target:0";
        smart_pa = "/fragment@49:target:0";
        rt9465_slave_chr = "/fragment@50:target:0";
        dsi_te = "/fragment@51:target:0";
        main_pmic = "/fragment@52:target:0";
        md1_sim1_hot_plug_eint = "/fragment@53:target:0";
        md1_sim2_hot_plug_eint = "/fragment@54:target:0";
        mt_pmic_vcama1_ldo_reg = "/fragment@55:target:0", "/fragment@62/__overlay__:vcama-supply:0", "/fragment@62/__overlay__:vcama_main2-supply:0", "/fragment@68/__overlay__:cam0_vcama-supply:0", "/fragment@68/__overlay__:cam2_vcama-supply:0";
        mt_pmic_vcama2_ldo_reg = "/fragment@56:target:0", "/fragment@62/__overlay__:vcama_sub-supply:0", "/fragment@68/__overlay__:cam1_vcama-supply:0";
        mt_pmic_vsim1_ldo_reg = "/fragment@57:target:0";
        mt_pmic_vsim2_ldo_reg = "/fragment@58:target:0";
        mt_pmic_vcamd_ldo_reg = "/fragment@59:target:0", "/fragment@62/__overlay__:vcamd_main2-supply:0", "/fragment@68/__overlay__:cam1_vcamd-supply:0";
        mt_pmic_vcamio_ldo_reg = "/fragment@60:target:0", "/fragment@62/__overlay__:vcamio-supply:0", "/fragment@62/__overlay__:vcamio_sub-supply:0", "/fragment@62/__overlay__:vcamio_main2-supply:0", "/fragment@68/__overlay__:cam0_vcamio-supply:0", "/fragment@68/__overlay__:cam1_vcamio-supply:0";
        mt_pmic_vldo28_ldo_reg = "/fragment@61:target:0", "/fragment@62/__overlay__:vcamaf-supply:0", "/fragment@62/__overlay__:vcamaf_sub-supply:0", "/fragment@62/__overlay__:vcamaf_main2-supply:0", "/fragment@63/__overlay__:vtouch-supply:0", "/fragment@69/__overlay__:camaf_m1_pmic-supply:0", "/fragment@69/__overlay__:camaf_m2_pmic-supply:0", "/fragment@69/__overlay__:camaf_m3_pmic-supply:0";
        kd_camera_hw1 = "/fragment@62:target:0", "/fragment@68:target:0";
        ocp81375 = "/fragment@66:target:0";
        camera_af_hw_node = "/fragment@69:target:0";
    };
    __local_fixups__ {
        fragment@3 {
            __overlay__ {
                fingerprint@0 {
                    pinctrl-0 = <0x0>;
                    pinctrl-1 = <0x0>;
                    pinctrl-2 = <0x0>;
                    pinctrl-3 = <0x0>;
                    pinctrl-4 = <0x0>;
                };
            };
        };
        fragment@8 {
            __overlay__ {
                pinctrl-0 = <0x0>;
            };
        };
        fragment@16 {
            __overlay__ {
                pinctrl-0 = <0x0>;
            };
        };
        fragment@19 {
            __overlay__ {
                pinctrl-0 = <0x0>;
                pinctrl-1 = <0x0>;
                pinctrl-2 = <0x0>;
                pinctrl-3 = <0x0>;
            };
        };
        fragment@20 {
            __overlay__ {
                pinctrl-0 = <0x0>;
                pinctrl-1 = <0x0>;
            };
        };
        fragment@23 {
            __overlay__ {
                pinctrl-0 = <0x0>;
                pinctrl-1 = <0x0>;
                pinctrl-2 = <0x0>;
                pinctrl-3 = <0x0>;
                pinctrl-4 = <0x0>;
                pinctrl-5 = <0x0>;
                pinctrl-6 = <0x0>;
                pinctrl-7 = <0x0>;
                pinctrl-8 = <0x0>;
                pinctrl-9 = <0x0>;
                pinctrl-10 = <0x0>;
            };
        };
        fragment@24 {
            __overlay__ {
                pinctrl-20 = <0x0>;
                pinctrl-21 = <0x0>;
            };
        };
        fragment@27 {
            __overlay__ {
                pinctrl-0 = <0x0>;
                pinctrl-1 = <0x0>;
                pinctrl-2 = <0x0>;
                pinctrl-3 = <0x0>;
                pinctrl-4 = <0x0>;
                pinctrl-5 = <0x0>;
                pinctrl-6 = <0x0>;
            };
        };
        fragment@66 {
            __overlay__ {
                pinctrl-0 = <0x0>;
                pinctrl-1 = <0x0>;
                pinctrl-2 = <0x0>;
            };
        };
        fragment@68 {
            __overlay__ {
                pinctrl-0 = <0x0>;
                pinctrl-1 = <0x0>;
                pinctrl-2 = <0x0>;
                pinctrl-3 = <0x0>;
                pinctrl-4 = <0x0>;
                pinctrl-5 = <0x0>;
                pinctrl-6 = <0x0>;
                pinctrl-7 = <0x0>;
                pinctrl-8 = <0x0>;
                pinctrl-9 = <0x0>;
                pinctrl-10 = <0x0>;
                pinctrl-11 = <0x0>;
                pinctrl-12 = <0x0>;
                pinctrl-13 = <0x0>;
                pinctrl-14 = <0x0>;
                pinctrl-15 = <0x0>;
                pinctrl-16 = <0x0>;
                pinctrl-17 = <0x0>;
                pinctrl-18 = <0x0>;
                pinctrl-19 = <0x0>;
                pinctrl-20 = <0x0>;
                pinctrl-21 = <0x0>;
                pinctrl-22 = <0x0>;
                pinctrl-23 = <0x0>;
                pinctrl-24 = <0x0>;
                pinctrl-25 = <0x0>;
            };
        };
    };
};
