example-0: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
/////////////////////////////////////////////////////////////////////////////////////
wire m1, m2, aux;
one_bit_and(m1, a,b);// and gate
one_bit_and(m2, a,b);
not(aux, a);
assign m1 = {m2, aux};
one_bit_and(out, m1, b);// m2 m1



================================================================
example-1: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
 wire a;
 wire b;
 wire out;
// using assign
assign out = a & b;


================================================================
example-2: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out and return true
assign out = a & b;

================================================================
