# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# File: C:\Users\allan\Google Drive\logica_vhdl\03_28_18\ex_2.csv
# Generated on: Wed Mar 28 16:16:41 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
a,Input,PIN_J6,1,B1_N0,PIN_J6,,,,,
b,Input,PIN_H5,1,B1_N0,PIN_H5,,,,,
c,Input,PIN_H6,1,B1_N0,PIN_H6,,,,,
d,Input,PIN_G4,1,B1_N0,PIN_G4,,,,,
e,Input,PIN_G5,1,B1_N0,PIN_G5,,,,,
f,Input,PIN_J7,1,B1_N1,PIN_J7,,,,,
g,Input,PIN_H7,1,B1_N0,PIN_H7,,,,,
h,Input,PIN_E3,1,B1_N0,PIN_E3,,,,,
i,Input,PIN_E4,1,B1_N0,PIN_E4,,,,,
j,Input,PIN_D2,1,B1_N0,PIN_D2,,,,,
saida[6],Output,PIN_E11,7,B7_N1,PIN_E11,,,,,
saida[5],Output,PIN_F11,7,B7_N1,PIN_F11,,,,,
saida[4],Output,PIN_H12,7,B7_N1,PIN_H12,,,,,
saida[3],Output,PIN_H13,7,B7_N1,PIN_H13,,,,,
saida[2],Output,PIN_G12,7,B7_N1,PIN_G12,,,,,
saida[1],Output,PIN_F12,7,B7_N1,PIN_F12,,,,,
saida[0],Output,PIN_F13,7,B7_N1,PIN_F13,,,,,
