<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>HyperPlatform Programmer&#39;s Reference: CpuFeaturesEcx Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HyperPlatform Programmer&#39;s Reference
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="union_cpu_features_ecx-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">CpuFeaturesEcx Union Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>See: Feature Information Returned in the ECX Register.  
 <a href="union_cpu_features_ecx.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a6642d7bdd8434fcdde2682318b5ecc00"><td class="memItemLeft" align="right" valign="top">ULONG32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_cpu_features_ecx.html#a6642d7bdd8434fcdde2682318b5ecc00">all</a></td></tr>
<tr class="separator:a6642d7bdd8434fcdde2682318b5ecc00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e77f9e3dcb44b206b83d59f05b5e3c"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af057ac75a8d718fa1f484438c8e15497"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#a8fcc81dd69e11eb824e5498f3dd74430">sse3</a>: 1</td></tr>
<tr class="memdesc:af057ac75a8d718fa1f484438c8e15497"><td class="mdescLeft">&#160;</td><td class="mdescRight">[0] Streaming SIMD Extensions 3 (SSE3)  <a href="#af057ac75a8d718fa1f484438c8e15497">More...</a><br /></td></tr>
<tr class="separator:af057ac75a8d718fa1f484438c8e15497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacaee3351834e1e26b1d71980cf22361"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#a220ed6bc50179f8fea54441ecd78d6fd">pclmulqdq</a>: 1</td></tr>
<tr class="memdesc:aacaee3351834e1e26b1d71980cf22361"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1] PCLMULQDQ  <a href="#aacaee3351834e1e26b1d71980cf22361">More...</a><br /></td></tr>
<tr class="separator:aacaee3351834e1e26b1d71980cf22361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3541d123aa3ce0beb27bd6a8b766d584"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#a68ea4045f7c42765bfa47c90fcfb11a7">dtes64</a>: 1</td></tr>
<tr class="memdesc:a3541d123aa3ce0beb27bd6a8b766d584"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2] 64-bit DS Area  <a href="#a3541d123aa3ce0beb27bd6a8b766d584">More...</a><br /></td></tr>
<tr class="separator:a3541d123aa3ce0beb27bd6a8b766d584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae41008175bdc7c21e017db544340b63"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#a420c265c5d36f24d0fd2ca54aeef28db">monitor</a>: 1</td></tr>
<tr class="memdesc:aae41008175bdc7c21e017db544340b63"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3] MONITOR/WAIT  <a href="#aae41008175bdc7c21e017db544340b63">More...</a><br /></td></tr>
<tr class="separator:aae41008175bdc7c21e017db544340b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41ff94f1d8b7f62b3bb1059ed177db2e"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#aefe98a8ef82a21c725cbca3d323cbfda">ds_cpl</a>: 1</td></tr>
<tr class="memdesc:a41ff94f1d8b7f62b3bb1059ed177db2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4] CPL qualified Debug Store  <a href="#a41ff94f1d8b7f62b3bb1059ed177db2e">More...</a><br /></td></tr>
<tr class="separator:a41ff94f1d8b7f62b3bb1059ed177db2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf8d57c65f051daa98d6e636c5557e6"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#a72907d7342365487d67af996dcf4377a">vmx</a>: 1</td></tr>
<tr class="memdesc:a8bf8d57c65f051daa98d6e636c5557e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5] Virtual Machine Technology  <a href="#a8bf8d57c65f051daa98d6e636c5557e6">More...</a><br /></td></tr>
<tr class="separator:a8bf8d57c65f051daa98d6e636c5557e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ab369569ecd10dbb7af6cb0a4ee70e2"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#a51dfa3557cfecef6516542482ddf9b82">smx</a>: 1</td></tr>
<tr class="memdesc:a0ab369569ecd10dbb7af6cb0a4ee70e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[6] Safer Mode Extensions  <a href="#a0ab369569ecd10dbb7af6cb0a4ee70e2">More...</a><br /></td></tr>
<tr class="separator:a0ab369569ecd10dbb7af6cb0a4ee70e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e5bdf303a3a53744753fc98b9b3dbf7"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#a17ddccacaf53b17631c44d616443d36f">est</a>: 1</td></tr>
<tr class="memdesc:a4e5bdf303a3a53744753fc98b9b3dbf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[7] Enhanced Intel Speedstep Technology  <a href="#a4e5bdf303a3a53744753fc98b9b3dbf7">More...</a><br /></td></tr>
<tr class="separator:a4e5bdf303a3a53744753fc98b9b3dbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe7ac0a513b4103284ad3e330b89b74"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#aaf1c19586a3277f3d3f5c27c0e03432f">tm2</a>: 1</td></tr>
<tr class="memdesc:adbe7ac0a513b4103284ad3e330b89b74"><td class="mdescLeft">&#160;</td><td class="mdescRight">[8] Thermal monitor 2  <a href="#adbe7ac0a513b4103284ad3e330b89b74">More...</a><br /></td></tr>
<tr class="separator:adbe7ac0a513b4103284ad3e330b89b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7948b0631b0ad7bc1b9e0214eb956d97"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#a2841006cf4769b558e03dbce81fffb33">ssse3</a>: 1</td></tr>
<tr class="memdesc:a7948b0631b0ad7bc1b9e0214eb956d97"><td class="mdescLeft">&#160;</td><td class="mdescRight">[9] Supplemental Streaming SIMD Extensions 3  <a href="#a7948b0631b0ad7bc1b9e0214eb956d97">More...</a><br /></td></tr>
<tr class="separator:a7948b0631b0ad7bc1b9e0214eb956d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe495a330a7d17fe00815aee5a6b0929"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#a4164841c6843627a16880a08cc62c273">cid</a>: 1</td></tr>
<tr class="memdesc:abe495a330a7d17fe00815aee5a6b0929"><td class="mdescLeft">&#160;</td><td class="mdescRight">[10] L1 context ID  <a href="#abe495a330a7d17fe00815aee5a6b0929">More...</a><br /></td></tr>
<tr class="separator:abe495a330a7d17fe00815aee5a6b0929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd336c4362c1000ff752c0d6478bca3a"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#a1ac8768da0c7e29337d1b4e81f98e624">sdbg</a>: 1</td></tr>
<tr class="memdesc:abd336c4362c1000ff752c0d6478bca3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[11] IA32_DEBUG_INTERFACE MSR  <a href="#abd336c4362c1000ff752c0d6478bca3a">More...</a><br /></td></tr>
<tr class="separator:abd336c4362c1000ff752c0d6478bca3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4fc94508db4da4dce3e12f3dad1b758"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#a9c9790c2c3ea5f3ccc0c2fbdb7a7c432">fma</a>: 1</td></tr>
<tr class="memdesc:ad4fc94508db4da4dce3e12f3dad1b758"><td class="mdescLeft">&#160;</td><td class="mdescRight">[12] FMA extensions using YMM state  <a href="#ad4fc94508db4da4dce3e12f3dad1b758">More...</a><br /></td></tr>
<tr class="separator:ad4fc94508db4da4dce3e12f3dad1b758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a951dbeab3d11f806bae30fa8f5b7a334"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#a572be2825ad81bda8712b7b5ff7940e5">cx16</a>: 1</td></tr>
<tr class="memdesc:a951dbeab3d11f806bae30fa8f5b7a334"><td class="mdescLeft">&#160;</td><td class="mdescRight">[13] CMPXCHG16B  <a href="#a951dbeab3d11f806bae30fa8f5b7a334">More...</a><br /></td></tr>
<tr class="separator:a951dbeab3d11f806bae30fa8f5b7a334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a201346553eec2fa7c5bba674487b84"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#ae0bb635081a0005dcbb28cad320120c3">xtpr</a>: 1</td></tr>
<tr class="memdesc:a5a201346553eec2fa7c5bba674487b84"><td class="mdescLeft">&#160;</td><td class="mdescRight">[14] xTPR Update Control  <a href="#a5a201346553eec2fa7c5bba674487b84">More...</a><br /></td></tr>
<tr class="separator:a5a201346553eec2fa7c5bba674487b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb670e6f8846cf6c06787305cf455928"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#a6874f396acdb94106a38067b7ee5de17">pdcm</a>: 1</td></tr>
<tr class="memdesc:afb670e6f8846cf6c06787305cf455928"><td class="mdescLeft">&#160;</td><td class="mdescRight">[15] Performance/Debug capability MSR  <a href="#afb670e6f8846cf6c06787305cf455928">More...</a><br /></td></tr>
<tr class="separator:afb670e6f8846cf6c06787305cf455928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ee07a8e769a202d30fc0f09a42444a"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#a3e623bfec68ac9f7d2736d62b772a233">reserved</a>: 1</td></tr>
<tr class="memdesc:a10ee07a8e769a202d30fc0f09a42444a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[16] Reserved  <a href="#a10ee07a8e769a202d30fc0f09a42444a">More...</a><br /></td></tr>
<tr class="separator:a10ee07a8e769a202d30fc0f09a42444a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a723b83f0cbb8a9ffb56c117899118518"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#ab89bb9599263edb01c4b9fc1439c2c58">pcid</a>: 1</td></tr>
<tr class="memdesc:a723b83f0cbb8a9ffb56c117899118518"><td class="mdescLeft">&#160;</td><td class="mdescRight">[17] Process-context identifiers  <a href="#a723b83f0cbb8a9ffb56c117899118518">More...</a><br /></td></tr>
<tr class="separator:a723b83f0cbb8a9ffb56c117899118518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad180d98263dc1c8c843b01753f70f972"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#a46d03a0e1943ee3a03bf0503a0282307">dca</a>: 1</td></tr>
<tr class="memdesc:ad180d98263dc1c8c843b01753f70f972"><td class="mdescLeft">&#160;</td><td class="mdescRight">[18] prefetch from a memory mapped device  <a href="#ad180d98263dc1c8c843b01753f70f972">More...</a><br /></td></tr>
<tr class="separator:ad180d98263dc1c8c843b01753f70f972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55acf43400ba1810099dd174bd696c70"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#af1c4b6f84aae85eef1dae55e0723488f">sse4_1</a>: 1</td></tr>
<tr class="memdesc:a55acf43400ba1810099dd174bd696c70"><td class="mdescLeft">&#160;</td><td class="mdescRight">[19] SSE4.1  <a href="#a55acf43400ba1810099dd174bd696c70">More...</a><br /></td></tr>
<tr class="separator:a55acf43400ba1810099dd174bd696c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add9a22504b8deaca766c6922ecbffde0"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#acde66b9e42d25c2d94d23665b55b2510">sse4_2</a>: 1</td></tr>
<tr class="memdesc:add9a22504b8deaca766c6922ecbffde0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[20] SSE4.2  <a href="#add9a22504b8deaca766c6922ecbffde0">More...</a><br /></td></tr>
<tr class="separator:add9a22504b8deaca766c6922ecbffde0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d560f5e56bb4fb325260b2af6dd42f"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#a9aaaeb0eb4c54f036d094d1340499faa">x2_apic</a>: 1</td></tr>
<tr class="memdesc:a27d560f5e56bb4fb325260b2af6dd42f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[21] x2APIC feature  <a href="#a27d560f5e56bb4fb325260b2af6dd42f">More...</a><br /></td></tr>
<tr class="separator:a27d560f5e56bb4fb325260b2af6dd42f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fcbfc1a9a0e68e139195e876d8d246d"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#ae381d089ffbbd86234bbaaca53b2e688">movbe</a>: 1</td></tr>
<tr class="memdesc:a2fcbfc1a9a0e68e139195e876d8d246d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[22] MOVBE instruction  <a href="#a2fcbfc1a9a0e68e139195e876d8d246d">More...</a><br /></td></tr>
<tr class="separator:a2fcbfc1a9a0e68e139195e876d8d246d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5791a7906ba29cedbf8a483e6f8e6b6"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#aa36d7570363b9eecdeb0eba077d83f14">popcnt</a>: 1</td></tr>
<tr class="memdesc:ab5791a7906ba29cedbf8a483e6f8e6b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[23] POPCNT instruction  <a href="#ab5791a7906ba29cedbf8a483e6f8e6b6">More...</a><br /></td></tr>
<tr class="separator:ab5791a7906ba29cedbf8a483e6f8e6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a1f76149ce5f3b8858ef1d3eb62ff2d"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#a1b7f796f2d02011d016a05340649f86f">reserved3</a>: 1</td></tr>
<tr class="memdesc:a9a1f76149ce5f3b8858ef1d3eb62ff2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[24] one-shot operation using a TSC deadline  <a href="#a9a1f76149ce5f3b8858ef1d3eb62ff2d">More...</a><br /></td></tr>
<tr class="separator:a9a1f76149ce5f3b8858ef1d3eb62ff2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ab4a75eb2574d0a388e7aa7bc9114e"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#aa5934ab39f95e61213a63ff5fdb3e660">aes</a>: 1</td></tr>
<tr class="memdesc:ac0ab4a75eb2574d0a388e7aa7bc9114e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[25] AESNI instruction  <a href="#ac0ab4a75eb2574d0a388e7aa7bc9114e">More...</a><br /></td></tr>
<tr class="separator:ac0ab4a75eb2574d0a388e7aa7bc9114e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab682cf69baf45ac3fc295d68ba4762ae"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#ac8f2e19b122e1d91fbb4b4957e0d9d14">xsave</a>: 1</td></tr>
<tr class="memdesc:ab682cf69baf45ac3fc295d68ba4762ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">[26] XSAVE/XRSTOR feature  <a href="#ab682cf69baf45ac3fc295d68ba4762ae">More...</a><br /></td></tr>
<tr class="separator:ab682cf69baf45ac3fc295d68ba4762ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d98ac32940ddc7ce7c26bb54ef13d58"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#a580d91b0f9ee5a89caa39c2b30a5045b">osxsave</a>: 1</td></tr>
<tr class="memdesc:a6d98ac32940ddc7ce7c26bb54ef13d58"><td class="mdescLeft">&#160;</td><td class="mdescRight">[27] enable XSETBV/XGETBV instructions  <a href="#a6d98ac32940ddc7ce7c26bb54ef13d58">More...</a><br /></td></tr>
<tr class="separator:a6d98ac32940ddc7ce7c26bb54ef13d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1568e26b87445e564441517f177532e9"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#abad79885b2662f120987ecab934e47a7">avx</a>: 1</td></tr>
<tr class="memdesc:a1568e26b87445e564441517f177532e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[28] AVX instruction extensions  <a href="#a1568e26b87445e564441517f177532e9">More...</a><br /></td></tr>
<tr class="separator:a1568e26b87445e564441517f177532e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa429b2afb80541878c493d3b702e49"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#a264d997be3006de64ca2e788449a89ca">f16c</a>: 1</td></tr>
<tr class="memdesc:a0fa429b2afb80541878c493d3b702e49"><td class="mdescLeft">&#160;</td><td class="mdescRight">[29] 16-bit floating-point conversion  <a href="#a0fa429b2afb80541878c493d3b702e49">More...</a><br /></td></tr>
<tr class="separator:a0fa429b2afb80541878c493d3b702e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77b7324c716aefb0e0cf3e91ee9ebe6c"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#a60866c512f7692fa3a4b78453bcec858">rdrand</a>: 1</td></tr>
<tr class="memdesc:a77b7324c716aefb0e0cf3e91ee9ebe6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[30] RDRAND instruction  <a href="#a77b7324c716aefb0e0cf3e91ee9ebe6c">More...</a><br /></td></tr>
<tr class="separator:a77b7324c716aefb0e0cf3e91ee9ebe6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f0b0a0ba6680d9312d1fc260d9250fd"><td class="memItemLeft" >&#160;&#160;&#160;ULONG32&#160;&#160;&#160;<a class="el" href="union_cpu_features_ecx.html#a9394d93ff4ec14e9c4c4c8b4cdc429f3">not_used</a>: 1</td></tr>
<tr class="memdesc:a6f0b0a0ba6680d9312d1fc260d9250fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">[31] Always 0 (a.k.a. HypervisorPresent)  <a href="#a6f0b0a0ba6680d9312d1fc260d9250fd">More...</a><br /></td></tr>
<tr class="separator:a6f0b0a0ba6680d9312d1fc260d9250fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e77f9e3dcb44b206b83d59f05b5e3c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_cpu_features_ecx.html#ad0e77f9e3dcb44b206b83d59f05b5e3c">fields</a></td></tr>
<tr class="separator:ad0e77f9e3dcb44b206b83d59f05b5e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>See: Feature Information Returned in the ECX Register. </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00310">310</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="aa5934ab39f95e61213a63ff5fdb3e660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5934ab39f95e61213a63ff5fdb3e660">&#9670;&nbsp;</a></span>aes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::aes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[25] AESNI instruction </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00338">338</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="a6642d7bdd8434fcdde2682318b5ecc00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6642d7bdd8434fcdde2682318b5ecc00">&#9670;&nbsp;</a></span>all</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::all</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00311">311</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="abad79885b2662f120987ecab934e47a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abad79885b2662f120987ecab934e47a7">&#9670;&nbsp;</a></span>avx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::avx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[28] AVX instruction extensions </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00341">341</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="a4164841c6843627a16880a08cc62c273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4164841c6843627a16880a08cc62c273">&#9670;&nbsp;</a></span>cid</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::cid</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[10] L1 context ID </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00323">323</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="a572be2825ad81bda8712b7b5ff7940e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a572be2825ad81bda8712b7b5ff7940e5">&#9670;&nbsp;</a></span>cx16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::cx16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[13] CMPXCHG16B </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00326">326</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="a46d03a0e1943ee3a03bf0503a0282307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46d03a0e1943ee3a03bf0503a0282307">&#9670;&nbsp;</a></span>dca</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::dca</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[18] prefetch from a memory mapped device </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00331">331</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="aefe98a8ef82a21c725cbca3d323cbfda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefe98a8ef82a21c725cbca3d323cbfda">&#9670;&nbsp;</a></span>ds_cpl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::ds_cpl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[4] CPL qualified Debug Store </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00317">317</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="a68ea4045f7c42765bfa47c90fcfb11a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68ea4045f7c42765bfa47c90fcfb11a7">&#9670;&nbsp;</a></span>dtes64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::dtes64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[2] 64-bit DS Area </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00315">315</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="a17ddccacaf53b17631c44d616443d36f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17ddccacaf53b17631c44d616443d36f">&#9670;&nbsp;</a></span>est</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::est</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[7] Enhanced Intel Speedstep Technology </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00320">320</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="a264d997be3006de64ca2e788449a89ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a264d997be3006de64ca2e788449a89ca">&#9670;&nbsp;</a></span>f16c</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::f16c</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[29] 16-bit floating-point conversion </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00342">342</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="ad0e77f9e3dcb44b206b83d59f05b5e3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0e77f9e3dcb44b206b83d59f05b5e3c">&#9670;&nbsp;</a></span>fields</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CpuFeaturesEcx::fields</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c9790c2c3ea5f3ccc0c2fbdb7a7c432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c9790c2c3ea5f3ccc0c2fbdb7a7c432">&#9670;&nbsp;</a></span>fma</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::fma</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[12] FMA extensions using YMM state </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00325">325</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="a420c265c5d36f24d0fd2ca54aeef28db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a420c265c5d36f24d0fd2ca54aeef28db">&#9670;&nbsp;</a></span>monitor</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::monitor</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[3] MONITOR/WAIT </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00316">316</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="ae381d089ffbbd86234bbaaca53b2e688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae381d089ffbbd86234bbaaca53b2e688">&#9670;&nbsp;</a></span>movbe</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::movbe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[22] MOVBE instruction </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00335">335</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="a9394d93ff4ec14e9c4c4c8b4cdc429f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9394d93ff4ec14e9c4c4c8b4cdc429f3">&#9670;&nbsp;</a></span>not_used</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::not_used</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[31] Always 0 (a.k.a. HypervisorPresent) </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00344">344</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="a580d91b0f9ee5a89caa39c2b30a5045b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a580d91b0f9ee5a89caa39c2b30a5045b">&#9670;&nbsp;</a></span>osxsave</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::osxsave</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[27] enable XSETBV/XGETBV instructions </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00340">340</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="ab89bb9599263edb01c4b9fc1439c2c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab89bb9599263edb01c4b9fc1439c2c58">&#9670;&nbsp;</a></span>pcid</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::pcid</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[17] Process-context identifiers </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00330">330</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="a220ed6bc50179f8fea54441ecd78d6fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a220ed6bc50179f8fea54441ecd78d6fd">&#9670;&nbsp;</a></span>pclmulqdq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::pclmulqdq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[1] PCLMULQDQ </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00314">314</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="a6874f396acdb94106a38067b7ee5de17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6874f396acdb94106a38067b7ee5de17">&#9670;&nbsp;</a></span>pdcm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::pdcm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[15] Performance/Debug capability MSR </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00328">328</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="aa36d7570363b9eecdeb0eba077d83f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa36d7570363b9eecdeb0eba077d83f14">&#9670;&nbsp;</a></span>popcnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::popcnt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[23] POPCNT instruction </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00336">336</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="a60866c512f7692fa3a4b78453bcec858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60866c512f7692fa3a4b78453bcec858">&#9670;&nbsp;</a></span>rdrand</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::rdrand</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[30] RDRAND instruction </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00343">343</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="a3e623bfec68ac9f7d2736d62b772a233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e623bfec68ac9f7d2736d62b772a233">&#9670;&nbsp;</a></span>reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::reserved</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[16] Reserved </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00329">329</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="a1b7f796f2d02011d016a05340649f86f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b7f796f2d02011d016a05340649f86f">&#9670;&nbsp;</a></span>reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[24] one-shot operation using a TSC deadline </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00337">337</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="a1ac8768da0c7e29337d1b4e81f98e624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ac8768da0c7e29337d1b4e81f98e624">&#9670;&nbsp;</a></span>sdbg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::sdbg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[11] IA32_DEBUG_INTERFACE MSR </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00324">324</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="a51dfa3557cfecef6516542482ddf9b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51dfa3557cfecef6516542482ddf9b82">&#9670;&nbsp;</a></span>smx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::smx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[6] Safer Mode Extensions </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00319">319</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="a8fcc81dd69e11eb824e5498f3dd74430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fcc81dd69e11eb824e5498f3dd74430">&#9670;&nbsp;</a></span>sse3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::sse3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[0] Streaming SIMD Extensions 3 (SSE3) </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00313">313</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="af1c4b6f84aae85eef1dae55e0723488f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1c4b6f84aae85eef1dae55e0723488f">&#9670;&nbsp;</a></span>sse4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::sse4_1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[19] SSE4.1 </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00332">332</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="acde66b9e42d25c2d94d23665b55b2510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acde66b9e42d25c2d94d23665b55b2510">&#9670;&nbsp;</a></span>sse4_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::sse4_2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[20] SSE4.2 </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00333">333</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="a2841006cf4769b558e03dbce81fffb33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2841006cf4769b558e03dbce81fffb33">&#9670;&nbsp;</a></span>ssse3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::ssse3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[9] Supplemental Streaming SIMD Extensions 3 </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00322">322</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="aaf1c19586a3277f3d3f5c27c0e03432f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf1c19586a3277f3d3f5c27c0e03432f">&#9670;&nbsp;</a></span>tm2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::tm2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[8] Thermal monitor 2 </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00321">321</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="a72907d7342365487d67af996dcf4377a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72907d7342365487d67af996dcf4377a">&#9670;&nbsp;</a></span>vmx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::vmx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[5] Virtual Machine Technology </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00318">318</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="a9aaaeb0eb4c54f036d094d1340499faa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aaaeb0eb4c54f036d094d1340499faa">&#9670;&nbsp;</a></span>x2_apic</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::x2_apic</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[21] x2APIC feature </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00334">334</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="ac8f2e19b122e1d91fbb4b4957e0d9d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8f2e19b122e1d91fbb4b4957e0d9d14">&#9670;&nbsp;</a></span>xsave</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::xsave</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[26] XSAVE/XRSTOR feature </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00339">339</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<a id="ae0bb635081a0005dcbb28cad320120c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0bb635081a0005dcbb28cad320120c3">&#9670;&nbsp;</a></span>xtpr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ULONG32 CpuFeaturesEcx::xtpr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>[14] xTPR Update Control </p>

<p class="definition">Definition at line <a class="el" href="ia32__type_8h_source.html#l00327">327</a> of file <a class="el" href="ia32__type_8h_source.html">ia32_type.h</a>.</p>

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li>HyperPlatform/<a class="el" href="ia32__type_8h_source.html">ia32_type.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
