
---------- Begin Simulation Statistics ----------
final_tick                                  638944000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65537                       # Simulator instruction rate (inst/s)
host_mem_usage                                 860916                       # Number of bytes of host memory used
host_op_rate                                    69032                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.26                       # Real time elapsed on the host
host_tick_rate                               41873763                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1053339                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000639                       # Number of seconds simulated
sim_ticks                                   638944000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.742475                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  186176                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               230580                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             63498                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            321231                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 10                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             208                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              198                       # Number of indirect misses.
system.cpu.branchPred.lookups                  451534                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   37944                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           55                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    534408                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   538551                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             63270                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     166034                       # Number of branches committed
system.cpu.commit.bw_lim_events                 49756                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          949790                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000753                       # Number of instructions committed
system.cpu.commit.committedOps                1054092                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1068355                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.986650                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.930537                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       681555     63.79%     63.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       170664     15.97%     79.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        89175      8.35%     88.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        34680      3.25%     91.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        17464      1.63%     93.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        20136      1.88%     94.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2021      0.19%     95.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2904      0.27%     95.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        49756      4.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1068355                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  949                       # Number of function calls committed.
system.cpu.commit.int_insts                    932693                       # Number of committed integer instructions.
system.cpu.commit.loads                        381890                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           499972     47.43%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              23      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              29      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              36      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          381890     36.23%     83.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         172070     16.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1054092                       # Class of committed instruction
system.cpu.commit.refs                         553960                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       224                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1053339                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.277889                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.277889                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                269427                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   229                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               178434                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                2540624                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   426105                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    432199                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  64107                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   816                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 44510                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      451534                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    427173                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        687580                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 17915                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2475691                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  128670                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.353344                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             484397                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             224130                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.937329                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1236348                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.193183                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.043920                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   696850     56.36%     56.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    87357      7.07%     63.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    39438      3.19%     66.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    51357      4.15%     70.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    42127      3.41%     74.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    86634      7.01%     81.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    18220      1.47%     82.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    34685      2.81%     85.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   179680     14.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1236348                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           41541                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                64412                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   301979                       # Number of branches executed
system.cpu.iew.exec_nop                         32728                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.432431                       # Inst execution rate
system.cpu.iew.exec_refs                       810029                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     209507                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  120208                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                565608                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 85                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2139                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               251733                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2005265                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                600522                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             53109                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1830488                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     15                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9913                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  64107                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  9875                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2161                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            36019                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        25411                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       183714                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        79660                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             49                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        45916                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18496                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1571360                       # num instructions consuming a value
system.cpu.iew.wb_count                       1698973                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.643097                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1010537                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.329515                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1719707                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2035068                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1321819                       # number of integer regfile writes
system.cpu.ipc                               0.782541                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.782541                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1044085     55.43%     55.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   27      0.00%     55.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     6      0.00%     55.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     55.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     55.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.00%     55.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   38      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   40      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  30      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     55.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               622176     33.03%     88.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              217153     11.53%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1883600                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       28804                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015292                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1119      3.88%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%      3.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.01%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  26586     92.30%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1093      3.79%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1912056                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            5037835                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1698700                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2891061                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1972452                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1883600                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  85                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          919186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              6190                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             25                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       383701                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1236348                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.523519                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.854706                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              584579     47.28%     47.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              156367     12.65%     59.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              151465     12.25%     72.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              113888      9.21%     81.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              132003     10.68%     92.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               62486      5.05%     97.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                9820      0.79%     97.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               22643      1.83%     99.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                3097      0.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1236348                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.473993                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    338                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                704                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          273                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               704                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             87326                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            26028                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               565608                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              251733                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1560574                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                          1277889                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  177995                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                994060                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   5846                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   454890                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  10993                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  2373                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3361559                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2384791                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2512994                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    446656                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  64797                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  64107                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 83615                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1518922                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          2662457                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           9085                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1230                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     60422                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             88                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              615                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      3012029                       # The number of ROB reads
system.cpu.rob.rob_writes                     4176413                       # The number of ROB writes
system.cpu.timesIdled                             397                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      353                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     169                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1165                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6756                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4435                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        10148                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             12                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2023                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1153                       # Transaction distribution
system.membus.trans_dist::CleanEvict               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3561                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3561                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2023                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       431168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  431168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5591                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5591    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5591                       # Request fanout histogram
system.membus.reqLayer0.occupancy            12918500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           29023500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    638944000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2117                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4375                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          313                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             924                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3588                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3588                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           567                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1550                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        14414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 15861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        56320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       535040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 591360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1177                       # Total snoops (count)
system.tol2bus.snoopTraffic                     73792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6890                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001887                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.043399                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6877     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     13      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6890                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8609000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7711000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            850500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    638944000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   53                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   68                       # number of demand (read+write) hits
system.l2.demand_hits::total                      121                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  53                       # number of overall hits
system.l2.overall_hits::.cpu.data                  68                       # number of overall hits
system.l2.overall_hits::total                     121                       # number of overall hits
system.l2.demand_misses::.cpu.inst                514                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5070                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5584                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               514                       # number of overall misses
system.l2.overall_misses::.cpu.data              5070                       # number of overall misses
system.l2.overall_misses::total                  5584                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40452000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    430879500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        471331500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40452000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    430879500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       471331500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              567                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5138                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5705                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             567                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5138                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5705                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.906526                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.986765                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.978791                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.906526                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.986765                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.978791                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78700.389105                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84986.094675                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84407.503582                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78700.389105                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84986.094675                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84407.503582                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1153                       # number of writebacks
system.l2.writebacks::total                      1153                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5584                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5584                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35312000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    380179500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    415491500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35312000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    380179500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    415491500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.906526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.986765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.978791                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.906526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.986765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.978791                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68700.389105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74986.094675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74407.503582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68700.389105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74986.094675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74407.503582                       # average overall mshr miss latency
system.l2.replacements                           1177                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3222                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3222                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3222                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3222                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          313                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              313                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          313                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          313                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    27                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3561                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3561                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    308002500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     308002500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.992475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86493.260320                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86493.260320                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    272392500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    272392500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.992475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76493.260320                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76493.260320                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             53                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 53                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40452000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40452000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          567                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            567                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.906526                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.906526                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78700.389105                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78700.389105                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35312000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35312000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.906526                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.906526                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68700.389105                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68700.389105                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            41                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                41                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1509                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1509                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    122877000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    122877000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1550                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1550                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.973548                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.973548                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81429.423459                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81429.423459                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1509                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1509                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    107787000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    107787000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.973548                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.973548                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71429.423459                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71429.423459                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       132500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       132500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18928.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18928.571429                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    638944000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3592.184575                       # Cycle average of tags in use
system.l2.tags.total_refs                       10140                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5598                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.811361                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.212526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       453.606554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3128.365496                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.095470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.109625                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4420                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4285                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.134888                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     86774                       # Number of tag accesses
system.l2.tags.data_accesses                    86774                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    638944000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         324480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             357376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        73792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           73792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1153                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1153                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          51484950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         507837933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             559322883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     51484950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         51484950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      115490559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            115490559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      115490559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         51484950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        507837933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            674813442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000904398000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           70                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           70                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11814                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1063                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5584                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1153                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5584                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1153                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               65                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     80037250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   27920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               184737250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14333.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33083.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4774                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     952                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5584                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1153                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    434.165657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   363.247976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   200.656790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           97      9.80%      9.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           89      8.99%     18.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           94      9.49%     28.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           36      3.64%     31.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          621     62.73%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      0.91%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      0.91%     96.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.30%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           32      3.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          990                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           70                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      79.200000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.283630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    319.725725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            64     91.43%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      5.71%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      1.43%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      1.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            70                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           70                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.185714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.161985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.996993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               65     92.86%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      4.29%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      1.43%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      1.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            70                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 357376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   72512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  357376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                73792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       559.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    559.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    115.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     638552500                       # Total gap between requests
system.mem_ctrls.avgGap                      94782.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       324480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        72512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 51484950.167776830494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 507837932.588771462440                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113487253.969048932195                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          514                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5070                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1153                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14149250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    170588000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7734639000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27527.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33646.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6708273.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3391500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1798830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            20149080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2980620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     50400480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        258008790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         28084320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          364813620                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        570.963371                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     70847250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     21320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    546776750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3684240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1958220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19720680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2933640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     50400480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         83710770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        174861600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          337269630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.854757                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    453901750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     21320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    163722250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    638944000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       426396                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           426396                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       426396                       # number of overall hits
system.cpu.icache.overall_hits::total          426396                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          777                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            777                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          777                       # number of overall misses
system.cpu.icache.overall_misses::total           777                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54616999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54616999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54616999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54616999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       427173                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       427173                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       427173                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       427173                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001819                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001819                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001819                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001819                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70292.148005                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70292.148005                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70292.148005                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70292.148005                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          375                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          313                       # number of writebacks
system.cpu.icache.writebacks::total               313                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          210                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          210                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          210                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          210                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          567                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          567                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          567                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          567                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41874999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41874999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41874999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41874999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001327                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001327                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001327                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001327                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73853.613757                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73853.613757                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73853.613757                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73853.613757                       # average overall mshr miss latency
system.cpu.icache.replacements                    313                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       426396                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          426396                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          777                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           777                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54616999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54616999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       427173                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       427173                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001819                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001819                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70292.148005                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70292.148005                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          210                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          210                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          567                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          567                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41874999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41874999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001327                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001327                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73853.613757                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73853.613757                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    638944000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           246.335317                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              426963                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               567                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            753.021164                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   246.335317                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.962247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          254                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            854913                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           854913                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    638944000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    638944000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    638944000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    638944000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    638944000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       659583                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           659583                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       659599                       # number of overall hits
system.cpu.dcache.overall_hits::total          659599                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8273                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8273                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8276                       # number of overall misses
system.cpu.dcache.overall_misses::total          8276                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    624166814                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    624166814                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    624166814                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    624166814                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       667856                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       667856                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       667875                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       667875                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012387                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012387                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012392                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012392                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75446.248519                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75446.248519                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75418.899710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75418.899710                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       170399                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          380                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2187                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    77.914495                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           95                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3222                       # number of writebacks
system.cpu.dcache.writebacks::total              3222                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3130                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3130                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5143                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5143                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5146                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5146                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    439338477                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    439338477                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    439660477                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    439660477                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007701                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007701                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007705                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007705                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 85424.553179                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85424.553179                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 85437.325496                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85437.325496                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4122                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       492836                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          492836                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2984                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2984                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    216083000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    216083000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       495820                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       495820                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72413.873995                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72413.873995                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1437                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1437                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1547                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1547                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    125417500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    125417500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81071.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81071.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       166747                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         166747                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         5282                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5282                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    407862317                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    407862317                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       172029                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       172029                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030704                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030704                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77217.401931                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77217.401931                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1693                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1693                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3589                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3589                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    313706480                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    313706480                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020863                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020863                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87407.768181                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87407.768181                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           16                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            16                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           19                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           19                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.157895                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.157895                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.157895                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.157895                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       221497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       221497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31642.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31642.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       214497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       214497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30642.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30642.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           47                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           47                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        85000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        85000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.040816                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.040816                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        42500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        42500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    638944000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           845.489576                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              664828                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5146                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            129.193160                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   845.489576                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.825673                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.825673                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          886                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1341066                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1341066                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    638944000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    638944000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
