pllx_misc	,	V_99
SCLK_BURST_POLICY	,	V_48
TEGRA20_CLK_CLK_M	,	V_85
OSC_CTRL_OSC_FREQ_26MHZ	,	V_13
"audio_mux"	,	L_22
"pll_a_out0"	,	L_17
"cdev2"	,	L_37
TEGRA20_CLK_CCLK	,	V_46
TEGRA_CLK_RST_CONTROLLER_RST_CPU_CMPLX_CLR	,	V_90
pllx_base	,	V_97
TEGRA20_CLK_SCLK	,	V_49
ARRAY_SIZE	,	F_15
cpu_burst	,	V_96
TEGRA20_CLK_APBDMA	,	V_64
"emc_mux"	,	L_29
CCLK_BURST_POLICY_SHIFT	,	V_104
"pll_x"	,	L_10
"Can't map CAR registers\n"	,	L_38
CLK_SET_RATE_GATE	,	V_25
"cdev1"	,	L_35
PLLX_BASE	,	V_98
node	,	V_114
pr_err	,	F_4
tegra20_cpu_rail_off_ready	,	F_40
tegra_cpu_car_ops	,	V_120
"Invalied pll ref divider %d\n"	,	L_2
init_table	,	V_110
PLLA_OUT	,	V_39
"pll_u"	,	L_11
clk_id	,	V_81
wmb	,	F_35
device_node	,	V_112
tegra_fixed_clk_init	,	F_50
tegra20_cpu_out_of_reset	,	F_34
TEGRA20_CLK_DSI	,	V_68
BUG	,	F_5
TEGRA20_CLK_AUDIO_2X	,	V_58
tegra20_clk_measure_input_freq	,	F_1
cclk_parents	,	V_44
tegra20_clock_apply_init_table	,	F_44
"pll_d"	,	L_12
tegra20_cpu_clock_resume	,	F_42
"pll_m_out1"	,	L_9
clk_csite_src	,	V_94
PLLX_MISC	,	V_100
policy	,	V_103
i	,	V_61
mux_pllmcp_clkm	,	V_65
"audio_2x"	,	L_25
pmc_match	,	V_115
p	,	V_75
CCLK_IDLE_POLICY	,	V_105
CLK_IS_ROOT	,	V_70
CCLK_RUN_POLICY	,	V_107
tegra_super_clk_gen4_init	,	F_51
of_iomap	,	F_47
"pll_e"	,	L_18
"cdev1_fixed"	,	L_34
TEGRA20_CLK_PLL_REF	,	V_86
CCLK_RUN_POLICY_SHIFT	,	V_108
sclk_parents	,	V_47
pll_m_params	,	V_26
pll_e_params	,	V_42
cpu_rst_status	,	V_92
tegra20_cpu_clock_suspend	,	F_41
OSC_CTRL_OSC_FREQ_19_2MHZ	,	V_12
pll_c_params	,	V_17
"pex"	,	L_32
"pclk"	,	L_28
tegra_clk_register_periph	,	F_23
CCLK_BURST_POLICY	,	V_45
clk_register_clkdev	,	F_21
reg	,	V_88
OSC_CTRL_PLL_REF_DIV_MASK	,	V_7
pll_p_params	,	V_84
"Unexpected clock autodetect value %d"	,	L_1
tegra20_periph_clk_init	,	F_20
pll_x_params	,	V_30
tegra_clk_register_periph_gate	,	F_19
tegra_clk_register_pll_out	,	F_10
tegra20_get_pll_ref_div	,	F_6
"pll_c"	,	L_3
tegra20_cpu_clk_sctx	,	V_93
tegra_init_from_table	,	F_45
TEGRA20_CLK_PLL_C_OUT1	,	V_23
cclk_divider	,	V_101
readl_relaxed	,	F_2
TEGRA_PERIPH_ON_APB	,	V_62
pll_ref_div	,	V_6
tegra_clk_init	,	F_49
clk_register_mux	,	F_17
TEGRA20_CLK_CLK_MAX	,	V_111
CLK_IGNORE_UNUSED	,	V_24
tegra_periph_init_data	,	V_59
name	,	V_74
PLLM_OUT	,	V_28
tegra20_super_clk_init	,	F_13
CPU_RESET	,	F_32
TEGRA20_CLK_PLL_D_OUT0	,	V_36
"dsi"	,	L_31
BUG_ON	,	F_3
tegra_periph_nodiv_clk_list	,	V_82
"Can't map pmc registers\n"	,	L_40
clk_register_gate	,	F_18
TEGRA20_CLK_TWD	,	V_50
"pll_a_out0_div"	,	L_16
TEGRA_CLK_RST_CONTROLLER_CLK_CPU_CMPLX	,	V_91
tegra20_clock_init	,	F_46
CPU_CLOCK	,	F_37
tegra_register_devclks	,	F_55
periph_clk_enb_refcnt	,	V_57
"pll_a"	,	L_14
"cclk"	,	L_19
TEGRA20_CLK_AC97	,	V_63
parent_names	,	V_76
"pll_m_out1_div"	,	L_8
dmb	,	F_33
clk_base	,	V_2
"pll_c_out1_div"	,	L_5
periph	,	V_78
"ac97"	,	L_26
CLK_SET_RATE_NO_REPARENT	,	V_52
"audio"	,	L_23
OSC_CTRL	,	V_3
"pll_d_out0"	,	L_13
OSC_CTRL_PLL_REF_DIV_4	,	V_15
OSC_CTRL_PLL_REF_DIV_1	,	V_10
OSC_CTRL_PLL_REF_DIV_2	,	V_14
clk	,	V_16
PLLC_OUT	,	V_20
tegra_pmc_clk_init	,	F_52
"twd"	,	L_21
OSC_CTRL_OSC_FREQ_12MHZ	,	V_9
TEGRA_CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET	,	V_89
tegra_add_of_provider	,	F_54
tegra20_pll_init	,	F_7
flags	,	V_80
tegra20_osc_clk_init	,	F_26
CCLK_IDLE_POLICY_SHIFT	,	V_106
CLK_SOURCE_EMC	,	V_66
tegra_clk_register_pll	,	F_8
TEGRA20_CLK_EMC	,	V_67
CLK_SOURCE_CSITE	,	V_95
tegra20_disable_cpu_clock	,	F_39
OSC_CTRL_OSC_FREQ_MASK	,	V_5
clk_register_fixed_factor	,	F_11
tegra20_put_cpu_in_reset	,	F_30
tegra20_enable_cpu_clock	,	F_36
TEGRA_PERIPH_NO_RESET	,	V_56
tegra_clk_register_periph_nodiv	,	F_24
TEGRA20_CLK_PLL_U	,	V_33
TEGRA20_CLK_PERIPH_BANKS	,	V_116
pll_u_params	,	V_32
TEGRA20_CLK_PLL_M	,	V_27
input_freq	,	V_8
num_parents	,	V_77
"pll_m"	,	L_7
CLK_SET_RATE_PARENT	,	V_22
"pll_ref"	,	L_4
tegra_clk_apply_init_table	,	V_119
__init	,	T_2
TEGRA20_CLK_PLL_X	,	V_31
udelay	,	F_43
tegra_periph_clk_list	,	V_73
TEGRA20_CLK_PLL_M_OUT1	,	V_29
TEGRA20_CLK_AUDIO	,	V_55
data	,	V_60
pmc_base	,	V_41
TEGRA20_CLK_PLL_A_OUT0	,	V_40
of_find_matching_node	,	F_48
"apbdma"	,	L_27
SUPER_CCLK_DIVIDER	,	V_102
AUDIO_SYNC_CLK	,	V_53
TEGRA20_CLK_PLL_A	,	V_38
TEGRA20_CLK_PLL_C	,	V_19
pll_a_params	,	V_37
"clk_m"	,	L_33
barrier	,	F_38
TEGRA20_CLK_PLL_E	,	V_43
u32	,	T_1
pll_d_params	,	V_34
TEGRA20_CLK_PLL_D	,	V_35
tegra_clk_duplicates	,	V_117
audio_parents	,	V_51
OSC_CTRL_OSC_FREQ_13MHZ	,	V_11
"cdev2_fixed"	,	L_36
offset	,	V_79
auto_clk_control	,	V_4
"pll_p_out1"	,	L_15
TEGRA20_CLK_CDEV1	,	V_71
TEGRA20_CLK_CDEV2	,	V_72
cpu	,	V_87
tegra_clk_register_super_mux	,	F_14
"Failed to find pmc node\n"	,	L_39
TEGRA20_CLK_PEX	,	V_69
CLK_GATE_SET_TO_DISABLE	,	V_54
clks	,	V_18
np	,	V_113
osc_ctrl	,	V_1
CCLK_BURST_POLICY_PLLX	,	V_109
tegra_clk_register_divider	,	F_9
devclks	,	V_118
"sclk"	,	L_20
tegra_clk_register_plle	,	F_12
tegra20_clks	,	V_83
tegra20_cpu_car_ops	,	V_121
"pll_c_out1"	,	L_6
TEGRA_DIVIDER_ROUND_UP	,	V_21
readl	,	F_28
writel	,	F_31
tegra_init_dup_clks	,	F_53
"emc"	,	L_30
tegra20_audio_clk_init	,	F_16
tegra20_wait_cpu_in_reset	,	F_27
"audio_doubler"	,	L_24
tegra_periph_clk_init	,	F_25
clk_register_fixed_rate	,	F_22
cpu_relax	,	F_29
