<stg><name>gramschmidt_Pipeline_VITIS_LOOP_15_2</name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %nrm = alloca i32 1

]]></Node>
<StgValue><ssdm name="nrm"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %zext_ln20_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln20

]]></Node>
<StgValue><ssdm name="zext_ln20_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="5">
<![CDATA[
newFuncRoot:3 %zext_ln20_cast = zext i5 %zext_ln20_read

]]></Node>
<StgValue><ssdm name="zext_ln20_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i64 0, i64 %nrm

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc:0 %i_2 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:2 %icmp_ln15 = icmp_eq  i5 %i_2, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:4 %add_ln15 = add i5 %i_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln15 = br i1 %icmp_ln15, void %for.inc.split, void %VITIS_LOOP_18_3.exitStub

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc.split:1 %tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_2, i5 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.inc.split:2 %tmp_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %i_2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="6">
<![CDATA[
for.inc.split:3 %zext_ln16 = zext i6 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:4 %newFirst = sub i10 %zext_ln20_cast, i10 %zext_ln16

]]></Node>
<StgValue><ssdm name="newFirst"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.split:5 %newSecond = add i10 %tmp_4, i10 %newFirst

]]></Node>
<StgValue><ssdm name="newSecond"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:6 %zext_ln16_1 = zext i10 %newSecond

]]></Node>
<StgValue><ssdm name="zext_ln16_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln16_1

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:9 %A_load = load i10 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:13 %store_ln15 = store i5 %add_ln15, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="10">
<![CDATA[
for.inc.split:9 %A_load = load i10 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:10 %bitcast_ln16 = bitcast i64 %A_load

]]></Node>
<StgValue><ssdm name="bitcast_ln16"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:11 %mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="41" st_id="4" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:11 %mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="42" st_id="5" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:11 %mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="43" st_id="6" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:11 %mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="44" st_id="7" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:11 %mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="45" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.split:0 %nrm_load = load i64 %nrm

]]></Node>
<StgValue><ssdm name="nrm_load"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %nrm_1 = dadd i64 %nrm_load, i64 %mul

]]></Node>
<StgValue><ssdm name="nrm_1"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_18_3.exitStub:0 %nrm_load_1 = load i64 %nrm

]]></Node>
<StgValue><ssdm name="nrm_load_1"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_18_3.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %nrm_out, i64 %nrm_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0">
<![CDATA[
VITIS_LOOP_18_3.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="47" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %nrm_1 = dadd i64 %nrm_load, i64 %mul

]]></Node>
<StgValue><ssdm name="nrm_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="48" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %nrm_1 = dadd i64 %nrm_load, i64 %mul

]]></Node>
<StgValue><ssdm name="nrm_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="49" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %nrm_1 = dadd i64 %nrm_load, i64 %mul

]]></Node>
<StgValue><ssdm name="nrm_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="50" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:8 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="51" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %nrm_1 = dadd i64 %nrm_load, i64 %mul

]]></Node>
<StgValue><ssdm name="nrm_1"/></StgValue>
</operation>

<operation id="52" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:14 %store_ln15 = store i64 %nrm_1, i64 %nrm

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="53" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:15 %br_ln15 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="86" name="zext_ln20" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln20"/></StgValue>
</port>
<port id="87" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="nrm_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="nrm_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="90" from="StgValue_89" to="nrm" fromId="89" toId="15">
</dataflow>
<dataflow id="91" from="StgValue_89" to="i" fromId="89" toId="16">
</dataflow>
<dataflow id="93" from="_ssdm_op_Read.ap_auto.i5" to="zext_ln20_read" fromId="92" toId="17">
</dataflow>
<dataflow id="94" from="zext_ln20" to="zext_ln20_read" fromId="86" toId="17">
</dataflow>
<dataflow id="95" from="zext_ln20_read" to="zext_ln20_cast" fromId="17" toId="18">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="96" toId="19">
</dataflow>
<dataflow id="98" from="A" to="specinterface_ln0" fromId="87" toId="19">
</dataflow>
<dataflow id="100" from="empty" to="specinterface_ln0" fromId="99" toId="19">
</dataflow>
<dataflow id="102" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="19">
</dataflow>
<dataflow id="103" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="19">
</dataflow>
<dataflow id="105" from="empty_0" to="specinterface_ln0" fromId="104" toId="19">
</dataflow>
<dataflow id="107" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="19">
</dataflow>
<dataflow id="108" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="19">
</dataflow>
<dataflow id="109" from="empty_0" to="specinterface_ln0" fromId="104" toId="19">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="104" toId="19">
</dataflow>
<dataflow id="111" from="empty_0" to="specinterface_ln0" fromId="104" toId="19">
</dataflow>
<dataflow id="112" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="19">
</dataflow>
<dataflow id="113" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="19">
</dataflow>
<dataflow id="114" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="19">
</dataflow>
<dataflow id="115" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="19">
</dataflow>
<dataflow id="116" from="empty_0" to="specinterface_ln0" fromId="104" toId="19">
</dataflow>
<dataflow id="117" from="empty_0" to="specinterface_ln0" fromId="104" toId="19">
</dataflow>
<dataflow id="118" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="19">
</dataflow>
<dataflow id="119" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="19">
</dataflow>
<dataflow id="121" from="StgValue_120" to="store_ln0" fromId="120" toId="20">
</dataflow>
<dataflow id="122" from="i" to="store_ln0" fromId="16" toId="20">
</dataflow>
<dataflow id="124" from="StgValue_123" to="store_ln0" fromId="123" toId="21">
</dataflow>
<dataflow id="125" from="nrm" to="store_ln0" fromId="15" toId="21">
</dataflow>
<dataflow id="126" from="i" to="i_2" fromId="16" toId="23">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="127" toId="24">
</dataflow>
<dataflow id="129" from="StgValue_106" to="specpipeline_ln0" fromId="106" toId="24">
</dataflow>
<dataflow id="130" from="StgValue_101" to="specpipeline_ln0" fromId="101" toId="24">
</dataflow>
<dataflow id="131" from="StgValue_89" to="specpipeline_ln0" fromId="89" toId="24">
</dataflow>
<dataflow id="132" from="StgValue_101" to="specpipeline_ln0" fromId="101" toId="24">
</dataflow>
<dataflow id="134" from="p_str" to="specpipeline_ln0" fromId="133" toId="24">
</dataflow>
<dataflow id="135" from="i_2" to="icmp_ln15" fromId="23" toId="25">
</dataflow>
<dataflow id="137" from="StgValue_136" to="icmp_ln15" fromId="136" toId="25">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="138" toId="26">
</dataflow>
<dataflow id="141" from="StgValue_140" to="empty" fromId="140" toId="26">
</dataflow>
<dataflow id="142" from="StgValue_140" to="empty" fromId="140" toId="26">
</dataflow>
<dataflow id="143" from="StgValue_140" to="empty" fromId="140" toId="26">
</dataflow>
<dataflow id="144" from="i_2" to="add_ln15" fromId="23" toId="27">
</dataflow>
<dataflow id="146" from="StgValue_145" to="add_ln15" fromId="145" toId="27">
</dataflow>
<dataflow id="147" from="icmp_ln15" to="br_ln15" fromId="25" toId="28">
</dataflow>
<dataflow id="149" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_4" fromId="148" toId="29">
</dataflow>
<dataflow id="150" from="i_2" to="tmp_4" fromId="23" toId="29">
</dataflow>
<dataflow id="151" from="StgValue_120" to="tmp_4" fromId="120" toId="29">
</dataflow>
<dataflow id="153" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_5" fromId="152" toId="30">
</dataflow>
<dataflow id="154" from="i_2" to="tmp_5" fromId="23" toId="30">
</dataflow>
<dataflow id="156" from="StgValue_155" to="tmp_5" fromId="155" toId="30">
</dataflow>
<dataflow id="157" from="tmp_5" to="zext_ln16" fromId="30" toId="31">
</dataflow>
<dataflow id="158" from="zext_ln20_cast" to="newFirst" fromId="18" toId="32">
</dataflow>
<dataflow id="159" from="zext_ln16" to="newFirst" fromId="31" toId="32">
</dataflow>
<dataflow id="160" from="tmp_4" to="newSecond" fromId="29" toId="33">
</dataflow>
<dataflow id="161" from="newFirst" to="newSecond" fromId="32" toId="33">
</dataflow>
<dataflow id="162" from="newSecond" to="zext_ln16_1" fromId="33" toId="34">
</dataflow>
<dataflow id="163" from="A" to="A_addr" fromId="87" toId="35">
</dataflow>
<dataflow id="165" from="StgValue_164" to="A_addr" fromId="164" toId="35">
</dataflow>
<dataflow id="166" from="zext_ln16_1" to="A_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="167" from="A_addr" to="A_load" fromId="35" toId="36">
</dataflow>
<dataflow id="168" from="add_ln15" to="store_ln15" fromId="27" toId="37">
</dataflow>
<dataflow id="169" from="i" to="store_ln15" fromId="16" toId="37">
</dataflow>
<dataflow id="170" from="A_addr" to="A_load" fromId="35" toId="38">
</dataflow>
<dataflow id="171" from="A_load" to="bitcast_ln16" fromId="38" toId="39">
</dataflow>
<dataflow id="172" from="bitcast_ln16" to="mul" fromId="39" toId="40">
</dataflow>
<dataflow id="173" from="bitcast_ln16" to="mul" fromId="39" toId="40">
</dataflow>
<dataflow id="174" from="bitcast_ln16" to="mul" fromId="39" toId="41">
</dataflow>
<dataflow id="175" from="bitcast_ln16" to="mul" fromId="39" toId="41">
</dataflow>
<dataflow id="176" from="bitcast_ln16" to="mul" fromId="39" toId="42">
</dataflow>
<dataflow id="177" from="bitcast_ln16" to="mul" fromId="39" toId="42">
</dataflow>
<dataflow id="178" from="bitcast_ln16" to="mul" fromId="39" toId="43">
</dataflow>
<dataflow id="179" from="bitcast_ln16" to="mul" fromId="39" toId="43">
</dataflow>
<dataflow id="180" from="bitcast_ln16" to="mul" fromId="39" toId="44">
</dataflow>
<dataflow id="181" from="bitcast_ln16" to="mul" fromId="39" toId="44">
</dataflow>
<dataflow id="182" from="nrm" to="nrm_load" fromId="15" toId="45">
</dataflow>
<dataflow id="183" from="nrm_load" to="nrm_1" fromId="45" toId="46">
</dataflow>
<dataflow id="184" from="mul" to="nrm_1" fromId="44" toId="46">
</dataflow>
<dataflow id="185" from="nrm_load" to="nrm_1" fromId="45" toId="47">
</dataflow>
<dataflow id="186" from="mul" to="nrm_1" fromId="44" toId="47">
</dataflow>
<dataflow id="187" from="nrm_load" to="nrm_1" fromId="45" toId="48">
</dataflow>
<dataflow id="188" from="mul" to="nrm_1" fromId="44" toId="48">
</dataflow>
<dataflow id="189" from="nrm_load" to="nrm_1" fromId="45" toId="49">
</dataflow>
<dataflow id="190" from="mul" to="nrm_1" fromId="44" toId="49">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecLoopName" to="specloopname_ln9" fromId="191" toId="50">
</dataflow>
<dataflow id="194" from="empty_2" to="specloopname_ln9" fromId="193" toId="50">
</dataflow>
<dataflow id="195" from="nrm_load" to="nrm_1" fromId="45" toId="51">
</dataflow>
<dataflow id="196" from="mul" to="nrm_1" fromId="44" toId="51">
</dataflow>
<dataflow id="197" from="nrm_1" to="store_ln15" fromId="51" toId="52">
</dataflow>
<dataflow id="198" from="nrm" to="store_ln15" fromId="15" toId="52">
</dataflow>
<dataflow id="199" from="nrm" to="nrm_load_1" fromId="15" toId="54">
</dataflow>
<dataflow id="201" from="_ssdm_op_Write.ap_auto.doubleP0A" to="write_ln0" fromId="200" toId="55">
</dataflow>
<dataflow id="202" from="nrm_out" to="write_ln0" fromId="88" toId="55">
</dataflow>
<dataflow id="203" from="nrm_load_1" to="write_ln0" fromId="54" toId="55">
</dataflow>
<dataflow id="204" from="icmp_ln15" to="StgValue_2" fromId="25" toId="2">
</dataflow>
<dataflow id="205" from="icmp_ln15" to="StgValue_3" fromId="25" toId="3">
</dataflow>
<dataflow id="206" from="icmp_ln15" to="StgValue_4" fromId="25" toId="4">
</dataflow>
<dataflow id="207" from="icmp_ln15" to="StgValue_5" fromId="25" toId="5">
</dataflow>
<dataflow id="208" from="icmp_ln15" to="StgValue_9" fromId="25" toId="9">
</dataflow>
</dataflows>


</stg>
