
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.45

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: divider_counter[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: divider_counter[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ divider_counter[0]$_SDFF_PN0_/CK (DFF_X1)
     2    3.94    0.01    0.07    0.07 v divider_counter[0]$_SDFF_PN0_/QN (DFF_X1)
                                         _001_ (net)
                  0.01    0.00    0.07 v _465_/A2 (AND3_X1)
     1    1.06    0.01    0.03    0.10 v _465_/ZN (AND3_X1)
                                         _017_ (net)
                  0.01    0.00    0.10 v divider_counter[0]$_SDFF_PN0_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ divider_counter[0]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: start (input port clocked by core_clock)
Endpoint: bit_counter_debug[2]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    4.76    0.00    0.00    0.20 ^ start (in)
                                         start (net)
                  0.00    0.00    0.20 ^ _383_/A4 (NOR4_X1)
     2    7.36    0.01    0.01    0.21 v _383_/ZN (NOR4_X1)
                                         _071_ (net)
                  0.01    0.00    0.21 v _384_/A4 (NOR4_X4)
     2    5.21    0.04    0.08    0.29 ^ _384_/ZN (NOR4_X4)
                                         _072_ (net)
                  0.04    0.00    0.29 ^ _396_/A (OAI221_X2)
     3    5.19    0.02    0.04    0.34 v _396_/ZN (OAI221_X2)
                                         _083_ (net)
                  0.02    0.00    0.34 v _416_/A (AOI211_X2)
     6    8.50    0.06    0.09    0.43 ^ _416_/ZN (AOI211_X2)
                                         _103_ (net)
                  0.06    0.00    0.43 ^ _428_/A4 (AND4_X1)
     1    1.57    0.01    0.06    0.49 ^ _428_/ZN (AND4_X1)
                                         _113_ (net)
                  0.01    0.00    0.49 ^ _429_/B2 (OAI21_X1)
     1    1.06    0.01    0.02    0.51 v _429_/ZN (OAI21_X1)
                                         _005_ (net)
                  0.01    0.00    0.51 v bit_counter_debug[2]$_SDFFE_PN1P_/D (DFF_X1)
                                  0.51   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ bit_counter_debug[2]$_SDFFE_PN1P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: start (input port clocked by core_clock)
Endpoint: bit_counter_debug[2]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    4.76    0.00    0.00    0.20 ^ start (in)
                                         start (net)
                  0.00    0.00    0.20 ^ _383_/A4 (NOR4_X1)
     2    7.36    0.01    0.01    0.21 v _383_/ZN (NOR4_X1)
                                         _071_ (net)
                  0.01    0.00    0.21 v _384_/A4 (NOR4_X4)
     2    5.21    0.04    0.08    0.29 ^ _384_/ZN (NOR4_X4)
                                         _072_ (net)
                  0.04    0.00    0.29 ^ _396_/A (OAI221_X2)
     3    5.19    0.02    0.04    0.34 v _396_/ZN (OAI221_X2)
                                         _083_ (net)
                  0.02    0.00    0.34 v _416_/A (AOI211_X2)
     6    8.50    0.06    0.09    0.43 ^ _416_/ZN (AOI211_X2)
                                         _103_ (net)
                  0.06    0.00    0.43 ^ _428_/A4 (AND4_X1)
     1    1.57    0.01    0.06    0.49 ^ _428_/ZN (AND4_X1)
                                         _113_ (net)
                  0.01    0.00    0.49 ^ _429_/B2 (OAI21_X1)
     1    1.06    0.01    0.02    0.51 v _429_/ZN (OAI21_X1)
                                         _005_ (net)
                  0.01    0.00    0.51 v bit_counter_debug[2]$_SDFFE_PN1P_/D (DFF_X1)
                                  0.51   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ bit_counter_debug[2]$_SDFFE_PN1P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.72e-04   2.15e-06   3.00e-06   2.77e-04  86.9%
Combinational          1.70e-05   1.65e-05   8.18e-06   4.17e-05  13.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.89e-04   1.87e-05   1.12e-05   3.19e-04 100.0%
                          90.6%       5.9%       3.5%
