INFO: [VRFC 10-2263] Analyzing Verilog file "/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/Buttlon_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buttlon_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad5662_ctrl
INFO: [VRFC 10-311] analyzing module Buttlon_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Buttlon_logic' [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/Buttlon_logic.v:23]
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol reset_o, assumed default net type wire [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:57]
INFO: [VRFC 10-2458] undeclared symbol sync_b_o, assumed default net type wire [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
