
FAC firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008760  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f0  08008820  08008820  00009820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c10  08008c10  0000a1f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08008c10  08008c10  0000a1f4  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08008c10  08008c10  0000a1f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c10  08008c10  00009c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008c14  08008c14  00009c14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  08008c18  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000035d8  200001f4  08008e0c  0000a1f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200037cc  08008e0c  0000a7cc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000a1f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022228  00000000  00000000  0000a21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005b5f  00000000  00000000  0002c444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000ef9f  00000000  00000000  00031fa3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015c0  00000000  00000000  00040f48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001774  00000000  00000000  00042508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bd70  00000000  00000000  00043c7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000060d1  00000000  00000000  0005f9ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00065abd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004660  00000000  00000000  00065b00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0006a160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001f4 	.word	0x200001f4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08008808 	.word	0x08008808

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001f8 	.word	0x200001f8
 8000104:	08008808 	.word	0x08008808

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_sqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5609      	ldrsb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			@ (mov r8, r8)

08000140 <__gnu_thumb1_case_uqi>:
 8000140:	b402      	push	{r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0049      	lsls	r1, r1, #1
 8000148:	5c09      	ldrb	r1, [r1, r0]
 800014a:	0049      	lsls	r1, r1, #1
 800014c:	448e      	add	lr, r1
 800014e:	bc02      	pop	{r1}
 8000150:	4770      	bx	lr
 8000152:	46c0      	nop			@ (mov r8, r8)

08000154 <__gnu_thumb1_case_shi>:
 8000154:	b403      	push	{r0, r1}
 8000156:	4671      	mov	r1, lr
 8000158:	0849      	lsrs	r1, r1, #1
 800015a:	0040      	lsls	r0, r0, #1
 800015c:	0049      	lsls	r1, r1, #1
 800015e:	5e09      	ldrsh	r1, [r1, r0]
 8000160:	0049      	lsls	r1, r1, #1
 8000162:	448e      	add	lr, r1
 8000164:	bc03      	pop	{r0, r1}
 8000166:	4770      	bx	lr

08000168 <__udivsi3>:
 8000168:	2200      	movs	r2, #0
 800016a:	0843      	lsrs	r3, r0, #1
 800016c:	428b      	cmp	r3, r1
 800016e:	d374      	bcc.n	800025a <__udivsi3+0xf2>
 8000170:	0903      	lsrs	r3, r0, #4
 8000172:	428b      	cmp	r3, r1
 8000174:	d35f      	bcc.n	8000236 <__udivsi3+0xce>
 8000176:	0a03      	lsrs	r3, r0, #8
 8000178:	428b      	cmp	r3, r1
 800017a:	d344      	bcc.n	8000206 <__udivsi3+0x9e>
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d328      	bcc.n	80001d4 <__udivsi3+0x6c>
 8000182:	0c03      	lsrs	r3, r0, #16
 8000184:	428b      	cmp	r3, r1
 8000186:	d30d      	bcc.n	80001a4 <__udivsi3+0x3c>
 8000188:	22ff      	movs	r2, #255	@ 0xff
 800018a:	0209      	lsls	r1, r1, #8
 800018c:	ba12      	rev	r2, r2
 800018e:	0c03      	lsrs	r3, r0, #16
 8000190:	428b      	cmp	r3, r1
 8000192:	d302      	bcc.n	800019a <__udivsi3+0x32>
 8000194:	1212      	asrs	r2, r2, #8
 8000196:	0209      	lsls	r1, r1, #8
 8000198:	d065      	beq.n	8000266 <__udivsi3+0xfe>
 800019a:	0b03      	lsrs	r3, r0, #12
 800019c:	428b      	cmp	r3, r1
 800019e:	d319      	bcc.n	80001d4 <__udivsi3+0x6c>
 80001a0:	e000      	b.n	80001a4 <__udivsi3+0x3c>
 80001a2:	0a09      	lsrs	r1, r1, #8
 80001a4:	0bc3      	lsrs	r3, r0, #15
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x46>
 80001aa:	03cb      	lsls	r3, r1, #15
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0b83      	lsrs	r3, r0, #14
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x52>
 80001b6:	038b      	lsls	r3, r1, #14
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0b43      	lsrs	r3, r0, #13
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x5e>
 80001c2:	034b      	lsls	r3, r1, #13
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	0b03      	lsrs	r3, r0, #12
 80001ca:	428b      	cmp	r3, r1
 80001cc:	d301      	bcc.n	80001d2 <__udivsi3+0x6a>
 80001ce:	030b      	lsls	r3, r1, #12
 80001d0:	1ac0      	subs	r0, r0, r3
 80001d2:	4152      	adcs	r2, r2
 80001d4:	0ac3      	lsrs	r3, r0, #11
 80001d6:	428b      	cmp	r3, r1
 80001d8:	d301      	bcc.n	80001de <__udivsi3+0x76>
 80001da:	02cb      	lsls	r3, r1, #11
 80001dc:	1ac0      	subs	r0, r0, r3
 80001de:	4152      	adcs	r2, r2
 80001e0:	0a83      	lsrs	r3, r0, #10
 80001e2:	428b      	cmp	r3, r1
 80001e4:	d301      	bcc.n	80001ea <__udivsi3+0x82>
 80001e6:	028b      	lsls	r3, r1, #10
 80001e8:	1ac0      	subs	r0, r0, r3
 80001ea:	4152      	adcs	r2, r2
 80001ec:	0a43      	lsrs	r3, r0, #9
 80001ee:	428b      	cmp	r3, r1
 80001f0:	d301      	bcc.n	80001f6 <__udivsi3+0x8e>
 80001f2:	024b      	lsls	r3, r1, #9
 80001f4:	1ac0      	subs	r0, r0, r3
 80001f6:	4152      	adcs	r2, r2
 80001f8:	0a03      	lsrs	r3, r0, #8
 80001fa:	428b      	cmp	r3, r1
 80001fc:	d301      	bcc.n	8000202 <__udivsi3+0x9a>
 80001fe:	020b      	lsls	r3, r1, #8
 8000200:	1ac0      	subs	r0, r0, r3
 8000202:	4152      	adcs	r2, r2
 8000204:	d2cd      	bcs.n	80001a2 <__udivsi3+0x3a>
 8000206:	09c3      	lsrs	r3, r0, #7
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xa8>
 800020c:	01cb      	lsls	r3, r1, #7
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0983      	lsrs	r3, r0, #6
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xb4>
 8000218:	018b      	lsls	r3, r1, #6
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	0943      	lsrs	r3, r0, #5
 8000220:	428b      	cmp	r3, r1
 8000222:	d301      	bcc.n	8000228 <__udivsi3+0xc0>
 8000224:	014b      	lsls	r3, r1, #5
 8000226:	1ac0      	subs	r0, r0, r3
 8000228:	4152      	adcs	r2, r2
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d301      	bcc.n	8000234 <__udivsi3+0xcc>
 8000230:	010b      	lsls	r3, r1, #4
 8000232:	1ac0      	subs	r0, r0, r3
 8000234:	4152      	adcs	r2, r2
 8000236:	08c3      	lsrs	r3, r0, #3
 8000238:	428b      	cmp	r3, r1
 800023a:	d301      	bcc.n	8000240 <__udivsi3+0xd8>
 800023c:	00cb      	lsls	r3, r1, #3
 800023e:	1ac0      	subs	r0, r0, r3
 8000240:	4152      	adcs	r2, r2
 8000242:	0883      	lsrs	r3, r0, #2
 8000244:	428b      	cmp	r3, r1
 8000246:	d301      	bcc.n	800024c <__udivsi3+0xe4>
 8000248:	008b      	lsls	r3, r1, #2
 800024a:	1ac0      	subs	r0, r0, r3
 800024c:	4152      	adcs	r2, r2
 800024e:	0843      	lsrs	r3, r0, #1
 8000250:	428b      	cmp	r3, r1
 8000252:	d301      	bcc.n	8000258 <__udivsi3+0xf0>
 8000254:	004b      	lsls	r3, r1, #1
 8000256:	1ac0      	subs	r0, r0, r3
 8000258:	4152      	adcs	r2, r2
 800025a:	1a41      	subs	r1, r0, r1
 800025c:	d200      	bcs.n	8000260 <__udivsi3+0xf8>
 800025e:	4601      	mov	r1, r0
 8000260:	4152      	adcs	r2, r2
 8000262:	4610      	mov	r0, r2
 8000264:	4770      	bx	lr
 8000266:	e7ff      	b.n	8000268 <__udivsi3+0x100>
 8000268:	b501      	push	{r0, lr}
 800026a:	2000      	movs	r0, #0
 800026c:	f000 f8f0 	bl	8000450 <__aeabi_idiv0>
 8000270:	bd02      	pop	{r1, pc}
 8000272:	46c0      	nop			@ (mov r8, r8)

08000274 <__aeabi_uidivmod>:
 8000274:	2900      	cmp	r1, #0
 8000276:	d0f7      	beq.n	8000268 <__udivsi3+0x100>
 8000278:	e776      	b.n	8000168 <__udivsi3>
 800027a:	4770      	bx	lr

0800027c <__divsi3>:
 800027c:	4603      	mov	r3, r0
 800027e:	430b      	orrs	r3, r1
 8000280:	d47f      	bmi.n	8000382 <__divsi3+0x106>
 8000282:	2200      	movs	r2, #0
 8000284:	0843      	lsrs	r3, r0, #1
 8000286:	428b      	cmp	r3, r1
 8000288:	d374      	bcc.n	8000374 <__divsi3+0xf8>
 800028a:	0903      	lsrs	r3, r0, #4
 800028c:	428b      	cmp	r3, r1
 800028e:	d35f      	bcc.n	8000350 <__divsi3+0xd4>
 8000290:	0a03      	lsrs	r3, r0, #8
 8000292:	428b      	cmp	r3, r1
 8000294:	d344      	bcc.n	8000320 <__divsi3+0xa4>
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d328      	bcc.n	80002ee <__divsi3+0x72>
 800029c:	0c03      	lsrs	r3, r0, #16
 800029e:	428b      	cmp	r3, r1
 80002a0:	d30d      	bcc.n	80002be <__divsi3+0x42>
 80002a2:	22ff      	movs	r2, #255	@ 0xff
 80002a4:	0209      	lsls	r1, r1, #8
 80002a6:	ba12      	rev	r2, r2
 80002a8:	0c03      	lsrs	r3, r0, #16
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d302      	bcc.n	80002b4 <__divsi3+0x38>
 80002ae:	1212      	asrs	r2, r2, #8
 80002b0:	0209      	lsls	r1, r1, #8
 80002b2:	d065      	beq.n	8000380 <__divsi3+0x104>
 80002b4:	0b03      	lsrs	r3, r0, #12
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d319      	bcc.n	80002ee <__divsi3+0x72>
 80002ba:	e000      	b.n	80002be <__divsi3+0x42>
 80002bc:	0a09      	lsrs	r1, r1, #8
 80002be:	0bc3      	lsrs	r3, r0, #15
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x4c>
 80002c4:	03cb      	lsls	r3, r1, #15
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0b83      	lsrs	r3, r0, #14
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x58>
 80002d0:	038b      	lsls	r3, r1, #14
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0b43      	lsrs	r3, r0, #13
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0x64>
 80002dc:	034b      	lsls	r3, r1, #13
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	0b03      	lsrs	r3, r0, #12
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d301      	bcc.n	80002ec <__divsi3+0x70>
 80002e8:	030b      	lsls	r3, r1, #12
 80002ea:	1ac0      	subs	r0, r0, r3
 80002ec:	4152      	adcs	r2, r2
 80002ee:	0ac3      	lsrs	r3, r0, #11
 80002f0:	428b      	cmp	r3, r1
 80002f2:	d301      	bcc.n	80002f8 <__divsi3+0x7c>
 80002f4:	02cb      	lsls	r3, r1, #11
 80002f6:	1ac0      	subs	r0, r0, r3
 80002f8:	4152      	adcs	r2, r2
 80002fa:	0a83      	lsrs	r3, r0, #10
 80002fc:	428b      	cmp	r3, r1
 80002fe:	d301      	bcc.n	8000304 <__divsi3+0x88>
 8000300:	028b      	lsls	r3, r1, #10
 8000302:	1ac0      	subs	r0, r0, r3
 8000304:	4152      	adcs	r2, r2
 8000306:	0a43      	lsrs	r3, r0, #9
 8000308:	428b      	cmp	r3, r1
 800030a:	d301      	bcc.n	8000310 <__divsi3+0x94>
 800030c:	024b      	lsls	r3, r1, #9
 800030e:	1ac0      	subs	r0, r0, r3
 8000310:	4152      	adcs	r2, r2
 8000312:	0a03      	lsrs	r3, r0, #8
 8000314:	428b      	cmp	r3, r1
 8000316:	d301      	bcc.n	800031c <__divsi3+0xa0>
 8000318:	020b      	lsls	r3, r1, #8
 800031a:	1ac0      	subs	r0, r0, r3
 800031c:	4152      	adcs	r2, r2
 800031e:	d2cd      	bcs.n	80002bc <__divsi3+0x40>
 8000320:	09c3      	lsrs	r3, r0, #7
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xae>
 8000326:	01cb      	lsls	r3, r1, #7
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0983      	lsrs	r3, r0, #6
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xba>
 8000332:	018b      	lsls	r3, r1, #6
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	0943      	lsrs	r3, r0, #5
 800033a:	428b      	cmp	r3, r1
 800033c:	d301      	bcc.n	8000342 <__divsi3+0xc6>
 800033e:	014b      	lsls	r3, r1, #5
 8000340:	1ac0      	subs	r0, r0, r3
 8000342:	4152      	adcs	r2, r2
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d301      	bcc.n	800034e <__divsi3+0xd2>
 800034a:	010b      	lsls	r3, r1, #4
 800034c:	1ac0      	subs	r0, r0, r3
 800034e:	4152      	adcs	r2, r2
 8000350:	08c3      	lsrs	r3, r0, #3
 8000352:	428b      	cmp	r3, r1
 8000354:	d301      	bcc.n	800035a <__divsi3+0xde>
 8000356:	00cb      	lsls	r3, r1, #3
 8000358:	1ac0      	subs	r0, r0, r3
 800035a:	4152      	adcs	r2, r2
 800035c:	0883      	lsrs	r3, r0, #2
 800035e:	428b      	cmp	r3, r1
 8000360:	d301      	bcc.n	8000366 <__divsi3+0xea>
 8000362:	008b      	lsls	r3, r1, #2
 8000364:	1ac0      	subs	r0, r0, r3
 8000366:	4152      	adcs	r2, r2
 8000368:	0843      	lsrs	r3, r0, #1
 800036a:	428b      	cmp	r3, r1
 800036c:	d301      	bcc.n	8000372 <__divsi3+0xf6>
 800036e:	004b      	lsls	r3, r1, #1
 8000370:	1ac0      	subs	r0, r0, r3
 8000372:	4152      	adcs	r2, r2
 8000374:	1a41      	subs	r1, r0, r1
 8000376:	d200      	bcs.n	800037a <__divsi3+0xfe>
 8000378:	4601      	mov	r1, r0
 800037a:	4152      	adcs	r2, r2
 800037c:	4610      	mov	r0, r2
 800037e:	4770      	bx	lr
 8000380:	e05d      	b.n	800043e <__divsi3+0x1c2>
 8000382:	0fca      	lsrs	r2, r1, #31
 8000384:	d000      	beq.n	8000388 <__divsi3+0x10c>
 8000386:	4249      	negs	r1, r1
 8000388:	1003      	asrs	r3, r0, #32
 800038a:	d300      	bcc.n	800038e <__divsi3+0x112>
 800038c:	4240      	negs	r0, r0
 800038e:	4053      	eors	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	469c      	mov	ip, r3
 8000394:	0903      	lsrs	r3, r0, #4
 8000396:	428b      	cmp	r3, r1
 8000398:	d32d      	bcc.n	80003f6 <__divsi3+0x17a>
 800039a:	0a03      	lsrs	r3, r0, #8
 800039c:	428b      	cmp	r3, r1
 800039e:	d312      	bcc.n	80003c6 <__divsi3+0x14a>
 80003a0:	22fc      	movs	r2, #252	@ 0xfc
 80003a2:	0189      	lsls	r1, r1, #6
 80003a4:	ba12      	rev	r2, r2
 80003a6:	0a03      	lsrs	r3, r0, #8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d30c      	bcc.n	80003c6 <__divsi3+0x14a>
 80003ac:	0189      	lsls	r1, r1, #6
 80003ae:	1192      	asrs	r2, r2, #6
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d308      	bcc.n	80003c6 <__divsi3+0x14a>
 80003b4:	0189      	lsls	r1, r1, #6
 80003b6:	1192      	asrs	r2, r2, #6
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d304      	bcc.n	80003c6 <__divsi3+0x14a>
 80003bc:	0189      	lsls	r1, r1, #6
 80003be:	d03a      	beq.n	8000436 <__divsi3+0x1ba>
 80003c0:	1192      	asrs	r2, r2, #6
 80003c2:	e000      	b.n	80003c6 <__divsi3+0x14a>
 80003c4:	0989      	lsrs	r1, r1, #6
 80003c6:	09c3      	lsrs	r3, r0, #7
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x154>
 80003cc:	01cb      	lsls	r3, r1, #7
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	0983      	lsrs	r3, r0, #6
 80003d4:	428b      	cmp	r3, r1
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x160>
 80003d8:	018b      	lsls	r3, r1, #6
 80003da:	1ac0      	subs	r0, r0, r3
 80003dc:	4152      	adcs	r2, r2
 80003de:	0943      	lsrs	r3, r0, #5
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d301      	bcc.n	80003e8 <__divsi3+0x16c>
 80003e4:	014b      	lsls	r3, r1, #5
 80003e6:	1ac0      	subs	r0, r0, r3
 80003e8:	4152      	adcs	r2, r2
 80003ea:	0903      	lsrs	r3, r0, #4
 80003ec:	428b      	cmp	r3, r1
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x178>
 80003f0:	010b      	lsls	r3, r1, #4
 80003f2:	1ac0      	subs	r0, r0, r3
 80003f4:	4152      	adcs	r2, r2
 80003f6:	08c3      	lsrs	r3, r0, #3
 80003f8:	428b      	cmp	r3, r1
 80003fa:	d301      	bcc.n	8000400 <__divsi3+0x184>
 80003fc:	00cb      	lsls	r3, r1, #3
 80003fe:	1ac0      	subs	r0, r0, r3
 8000400:	4152      	adcs	r2, r2
 8000402:	0883      	lsrs	r3, r0, #2
 8000404:	428b      	cmp	r3, r1
 8000406:	d301      	bcc.n	800040c <__divsi3+0x190>
 8000408:	008b      	lsls	r3, r1, #2
 800040a:	1ac0      	subs	r0, r0, r3
 800040c:	4152      	adcs	r2, r2
 800040e:	d2d9      	bcs.n	80003c4 <__divsi3+0x148>
 8000410:	0843      	lsrs	r3, r0, #1
 8000412:	428b      	cmp	r3, r1
 8000414:	d301      	bcc.n	800041a <__divsi3+0x19e>
 8000416:	004b      	lsls	r3, r1, #1
 8000418:	1ac0      	subs	r0, r0, r3
 800041a:	4152      	adcs	r2, r2
 800041c:	1a41      	subs	r1, r0, r1
 800041e:	d200      	bcs.n	8000422 <__divsi3+0x1a6>
 8000420:	4601      	mov	r1, r0
 8000422:	4663      	mov	r3, ip
 8000424:	4152      	adcs	r2, r2
 8000426:	105b      	asrs	r3, r3, #1
 8000428:	4610      	mov	r0, r2
 800042a:	d301      	bcc.n	8000430 <__divsi3+0x1b4>
 800042c:	4240      	negs	r0, r0
 800042e:	2b00      	cmp	r3, #0
 8000430:	d500      	bpl.n	8000434 <__divsi3+0x1b8>
 8000432:	4249      	negs	r1, r1
 8000434:	4770      	bx	lr
 8000436:	4663      	mov	r3, ip
 8000438:	105b      	asrs	r3, r3, #1
 800043a:	d300      	bcc.n	800043e <__divsi3+0x1c2>
 800043c:	4240      	negs	r0, r0
 800043e:	b501      	push	{r0, lr}
 8000440:	2000      	movs	r0, #0
 8000442:	f000 f805 	bl	8000450 <__aeabi_idiv0>
 8000446:	bd02      	pop	{r1, pc}

08000448 <__aeabi_idivmod>:
 8000448:	2900      	cmp	r1, #0
 800044a:	d0f8      	beq.n	800043e <__divsi3+0x1c2>
 800044c:	e716      	b.n	800027c <__divsi3>
 800044e:	4770      	bx	lr

08000450 <__aeabi_idiv0>:
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			@ (mov r8, r8)

08000454 <__aeabi_fadd>:
 8000454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000456:	024b      	lsls	r3, r1, #9
 8000458:	0a5a      	lsrs	r2, r3, #9
 800045a:	4694      	mov	ip, r2
 800045c:	004a      	lsls	r2, r1, #1
 800045e:	0fc9      	lsrs	r1, r1, #31
 8000460:	46ce      	mov	lr, r9
 8000462:	4647      	mov	r7, r8
 8000464:	4689      	mov	r9, r1
 8000466:	0045      	lsls	r5, r0, #1
 8000468:	0246      	lsls	r6, r0, #9
 800046a:	0e2d      	lsrs	r5, r5, #24
 800046c:	0e12      	lsrs	r2, r2, #24
 800046e:	b580      	push	{r7, lr}
 8000470:	0999      	lsrs	r1, r3, #6
 8000472:	0a77      	lsrs	r7, r6, #9
 8000474:	0fc4      	lsrs	r4, r0, #31
 8000476:	09b6      	lsrs	r6, r6, #6
 8000478:	1aab      	subs	r3, r5, r2
 800047a:	454c      	cmp	r4, r9
 800047c:	d020      	beq.n	80004c0 <__aeabi_fadd+0x6c>
 800047e:	2b00      	cmp	r3, #0
 8000480:	dd0c      	ble.n	800049c <__aeabi_fadd+0x48>
 8000482:	2a00      	cmp	r2, #0
 8000484:	d134      	bne.n	80004f0 <__aeabi_fadd+0x9c>
 8000486:	2900      	cmp	r1, #0
 8000488:	d02a      	beq.n	80004e0 <__aeabi_fadd+0x8c>
 800048a:	1e5a      	subs	r2, r3, #1
 800048c:	2b01      	cmp	r3, #1
 800048e:	d100      	bne.n	8000492 <__aeabi_fadd+0x3e>
 8000490:	e08f      	b.n	80005b2 <__aeabi_fadd+0x15e>
 8000492:	2bff      	cmp	r3, #255	@ 0xff
 8000494:	d100      	bne.n	8000498 <__aeabi_fadd+0x44>
 8000496:	e0cd      	b.n	8000634 <__aeabi_fadd+0x1e0>
 8000498:	0013      	movs	r3, r2
 800049a:	e02f      	b.n	80004fc <__aeabi_fadd+0xa8>
 800049c:	2b00      	cmp	r3, #0
 800049e:	d060      	beq.n	8000562 <__aeabi_fadd+0x10e>
 80004a0:	1b53      	subs	r3, r2, r5
 80004a2:	2d00      	cmp	r5, #0
 80004a4:	d000      	beq.n	80004a8 <__aeabi_fadd+0x54>
 80004a6:	e0ee      	b.n	8000686 <__aeabi_fadd+0x232>
 80004a8:	2e00      	cmp	r6, #0
 80004aa:	d100      	bne.n	80004ae <__aeabi_fadd+0x5a>
 80004ac:	e13e      	b.n	800072c <__aeabi_fadd+0x2d8>
 80004ae:	1e5c      	subs	r4, r3, #1
 80004b0:	2b01      	cmp	r3, #1
 80004b2:	d100      	bne.n	80004b6 <__aeabi_fadd+0x62>
 80004b4:	e16b      	b.n	800078e <__aeabi_fadd+0x33a>
 80004b6:	2bff      	cmp	r3, #255	@ 0xff
 80004b8:	d100      	bne.n	80004bc <__aeabi_fadd+0x68>
 80004ba:	e0b9      	b.n	8000630 <__aeabi_fadd+0x1dc>
 80004bc:	0023      	movs	r3, r4
 80004be:	e0e7      	b.n	8000690 <__aeabi_fadd+0x23c>
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	dc00      	bgt.n	80004c6 <__aeabi_fadd+0x72>
 80004c4:	e0a4      	b.n	8000610 <__aeabi_fadd+0x1bc>
 80004c6:	2a00      	cmp	r2, #0
 80004c8:	d069      	beq.n	800059e <__aeabi_fadd+0x14a>
 80004ca:	2dff      	cmp	r5, #255	@ 0xff
 80004cc:	d100      	bne.n	80004d0 <__aeabi_fadd+0x7c>
 80004ce:	e0b1      	b.n	8000634 <__aeabi_fadd+0x1e0>
 80004d0:	2280      	movs	r2, #128	@ 0x80
 80004d2:	04d2      	lsls	r2, r2, #19
 80004d4:	4311      	orrs	r1, r2
 80004d6:	2b1b      	cmp	r3, #27
 80004d8:	dc00      	bgt.n	80004dc <__aeabi_fadd+0x88>
 80004da:	e0e9      	b.n	80006b0 <__aeabi_fadd+0x25c>
 80004dc:	002b      	movs	r3, r5
 80004de:	3605      	adds	r6, #5
 80004e0:	08f7      	lsrs	r7, r6, #3
 80004e2:	2bff      	cmp	r3, #255	@ 0xff
 80004e4:	d100      	bne.n	80004e8 <__aeabi_fadd+0x94>
 80004e6:	e0a5      	b.n	8000634 <__aeabi_fadd+0x1e0>
 80004e8:	027a      	lsls	r2, r7, #9
 80004ea:	0a52      	lsrs	r2, r2, #9
 80004ec:	b2d8      	uxtb	r0, r3
 80004ee:	e030      	b.n	8000552 <__aeabi_fadd+0xfe>
 80004f0:	2dff      	cmp	r5, #255	@ 0xff
 80004f2:	d100      	bne.n	80004f6 <__aeabi_fadd+0xa2>
 80004f4:	e09e      	b.n	8000634 <__aeabi_fadd+0x1e0>
 80004f6:	2280      	movs	r2, #128	@ 0x80
 80004f8:	04d2      	lsls	r2, r2, #19
 80004fa:	4311      	orrs	r1, r2
 80004fc:	2001      	movs	r0, #1
 80004fe:	2b1b      	cmp	r3, #27
 8000500:	dc08      	bgt.n	8000514 <__aeabi_fadd+0xc0>
 8000502:	0008      	movs	r0, r1
 8000504:	2220      	movs	r2, #32
 8000506:	40d8      	lsrs	r0, r3
 8000508:	1ad3      	subs	r3, r2, r3
 800050a:	4099      	lsls	r1, r3
 800050c:	000b      	movs	r3, r1
 800050e:	1e5a      	subs	r2, r3, #1
 8000510:	4193      	sbcs	r3, r2
 8000512:	4318      	orrs	r0, r3
 8000514:	1a36      	subs	r6, r6, r0
 8000516:	0173      	lsls	r3, r6, #5
 8000518:	d400      	bmi.n	800051c <__aeabi_fadd+0xc8>
 800051a:	e071      	b.n	8000600 <__aeabi_fadd+0x1ac>
 800051c:	01b6      	lsls	r6, r6, #6
 800051e:	09b7      	lsrs	r7, r6, #6
 8000520:	0038      	movs	r0, r7
 8000522:	f000 fdb7 	bl	8001094 <__clzsi2>
 8000526:	003b      	movs	r3, r7
 8000528:	3805      	subs	r0, #5
 800052a:	4083      	lsls	r3, r0
 800052c:	4285      	cmp	r5, r0
 800052e:	dd4d      	ble.n	80005cc <__aeabi_fadd+0x178>
 8000530:	4eb4      	ldr	r6, [pc, #720]	@ (8000804 <__aeabi_fadd+0x3b0>)
 8000532:	1a2d      	subs	r5, r5, r0
 8000534:	401e      	ands	r6, r3
 8000536:	075a      	lsls	r2, r3, #29
 8000538:	d068      	beq.n	800060c <__aeabi_fadd+0x1b8>
 800053a:	220f      	movs	r2, #15
 800053c:	4013      	ands	r3, r2
 800053e:	2b04      	cmp	r3, #4
 8000540:	d064      	beq.n	800060c <__aeabi_fadd+0x1b8>
 8000542:	3604      	adds	r6, #4
 8000544:	0173      	lsls	r3, r6, #5
 8000546:	d561      	bpl.n	800060c <__aeabi_fadd+0x1b8>
 8000548:	1c68      	adds	r0, r5, #1
 800054a:	2dfe      	cmp	r5, #254	@ 0xfe
 800054c:	d154      	bne.n	80005f8 <__aeabi_fadd+0x1a4>
 800054e:	20ff      	movs	r0, #255	@ 0xff
 8000550:	2200      	movs	r2, #0
 8000552:	05c0      	lsls	r0, r0, #23
 8000554:	4310      	orrs	r0, r2
 8000556:	07e4      	lsls	r4, r4, #31
 8000558:	4320      	orrs	r0, r4
 800055a:	bcc0      	pop	{r6, r7}
 800055c:	46b9      	mov	r9, r7
 800055e:	46b0      	mov	r8, r6
 8000560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000562:	22fe      	movs	r2, #254	@ 0xfe
 8000564:	4690      	mov	r8, r2
 8000566:	1c68      	adds	r0, r5, #1
 8000568:	0002      	movs	r2, r0
 800056a:	4640      	mov	r0, r8
 800056c:	4210      	tst	r0, r2
 800056e:	d16b      	bne.n	8000648 <__aeabi_fadd+0x1f4>
 8000570:	2d00      	cmp	r5, #0
 8000572:	d000      	beq.n	8000576 <__aeabi_fadd+0x122>
 8000574:	e0dd      	b.n	8000732 <__aeabi_fadd+0x2de>
 8000576:	2e00      	cmp	r6, #0
 8000578:	d100      	bne.n	800057c <__aeabi_fadd+0x128>
 800057a:	e102      	b.n	8000782 <__aeabi_fadd+0x32e>
 800057c:	2900      	cmp	r1, #0
 800057e:	d0b3      	beq.n	80004e8 <__aeabi_fadd+0x94>
 8000580:	2280      	movs	r2, #128	@ 0x80
 8000582:	1a77      	subs	r7, r6, r1
 8000584:	04d2      	lsls	r2, r2, #19
 8000586:	4217      	tst	r7, r2
 8000588:	d100      	bne.n	800058c <__aeabi_fadd+0x138>
 800058a:	e136      	b.n	80007fa <__aeabi_fadd+0x3a6>
 800058c:	464c      	mov	r4, r9
 800058e:	1b8e      	subs	r6, r1, r6
 8000590:	d061      	beq.n	8000656 <__aeabi_fadd+0x202>
 8000592:	2001      	movs	r0, #1
 8000594:	4216      	tst	r6, r2
 8000596:	d130      	bne.n	80005fa <__aeabi_fadd+0x1a6>
 8000598:	2300      	movs	r3, #0
 800059a:	08f7      	lsrs	r7, r6, #3
 800059c:	e7a4      	b.n	80004e8 <__aeabi_fadd+0x94>
 800059e:	2900      	cmp	r1, #0
 80005a0:	d09e      	beq.n	80004e0 <__aeabi_fadd+0x8c>
 80005a2:	1e5a      	subs	r2, r3, #1
 80005a4:	2b01      	cmp	r3, #1
 80005a6:	d100      	bne.n	80005aa <__aeabi_fadd+0x156>
 80005a8:	e0ca      	b.n	8000740 <__aeabi_fadd+0x2ec>
 80005aa:	2bff      	cmp	r3, #255	@ 0xff
 80005ac:	d042      	beq.n	8000634 <__aeabi_fadd+0x1e0>
 80005ae:	0013      	movs	r3, r2
 80005b0:	e791      	b.n	80004d6 <__aeabi_fadd+0x82>
 80005b2:	1a71      	subs	r1, r6, r1
 80005b4:	014b      	lsls	r3, r1, #5
 80005b6:	d400      	bmi.n	80005ba <__aeabi_fadd+0x166>
 80005b8:	e0d1      	b.n	800075e <__aeabi_fadd+0x30a>
 80005ba:	018f      	lsls	r7, r1, #6
 80005bc:	09bf      	lsrs	r7, r7, #6
 80005be:	0038      	movs	r0, r7
 80005c0:	f000 fd68 	bl	8001094 <__clzsi2>
 80005c4:	003b      	movs	r3, r7
 80005c6:	3805      	subs	r0, #5
 80005c8:	4083      	lsls	r3, r0
 80005ca:	2501      	movs	r5, #1
 80005cc:	2220      	movs	r2, #32
 80005ce:	1b40      	subs	r0, r0, r5
 80005d0:	3001      	adds	r0, #1
 80005d2:	1a12      	subs	r2, r2, r0
 80005d4:	001e      	movs	r6, r3
 80005d6:	4093      	lsls	r3, r2
 80005d8:	40c6      	lsrs	r6, r0
 80005da:	1e5a      	subs	r2, r3, #1
 80005dc:	4193      	sbcs	r3, r2
 80005de:	431e      	orrs	r6, r3
 80005e0:	d039      	beq.n	8000656 <__aeabi_fadd+0x202>
 80005e2:	0773      	lsls	r3, r6, #29
 80005e4:	d100      	bne.n	80005e8 <__aeabi_fadd+0x194>
 80005e6:	e11b      	b.n	8000820 <__aeabi_fadd+0x3cc>
 80005e8:	230f      	movs	r3, #15
 80005ea:	2500      	movs	r5, #0
 80005ec:	4033      	ands	r3, r6
 80005ee:	2b04      	cmp	r3, #4
 80005f0:	d1a7      	bne.n	8000542 <__aeabi_fadd+0xee>
 80005f2:	2001      	movs	r0, #1
 80005f4:	0172      	lsls	r2, r6, #5
 80005f6:	d57c      	bpl.n	80006f2 <__aeabi_fadd+0x29e>
 80005f8:	b2c0      	uxtb	r0, r0
 80005fa:	01b2      	lsls	r2, r6, #6
 80005fc:	0a52      	lsrs	r2, r2, #9
 80005fe:	e7a8      	b.n	8000552 <__aeabi_fadd+0xfe>
 8000600:	0773      	lsls	r3, r6, #29
 8000602:	d003      	beq.n	800060c <__aeabi_fadd+0x1b8>
 8000604:	230f      	movs	r3, #15
 8000606:	4033      	ands	r3, r6
 8000608:	2b04      	cmp	r3, #4
 800060a:	d19a      	bne.n	8000542 <__aeabi_fadd+0xee>
 800060c:	002b      	movs	r3, r5
 800060e:	e767      	b.n	80004e0 <__aeabi_fadd+0x8c>
 8000610:	2b00      	cmp	r3, #0
 8000612:	d023      	beq.n	800065c <__aeabi_fadd+0x208>
 8000614:	1b53      	subs	r3, r2, r5
 8000616:	2d00      	cmp	r5, #0
 8000618:	d17b      	bne.n	8000712 <__aeabi_fadd+0x2be>
 800061a:	2e00      	cmp	r6, #0
 800061c:	d100      	bne.n	8000620 <__aeabi_fadd+0x1cc>
 800061e:	e086      	b.n	800072e <__aeabi_fadd+0x2da>
 8000620:	1e5d      	subs	r5, r3, #1
 8000622:	2b01      	cmp	r3, #1
 8000624:	d100      	bne.n	8000628 <__aeabi_fadd+0x1d4>
 8000626:	e08b      	b.n	8000740 <__aeabi_fadd+0x2ec>
 8000628:	2bff      	cmp	r3, #255	@ 0xff
 800062a:	d002      	beq.n	8000632 <__aeabi_fadd+0x1de>
 800062c:	002b      	movs	r3, r5
 800062e:	e075      	b.n	800071c <__aeabi_fadd+0x2c8>
 8000630:	464c      	mov	r4, r9
 8000632:	4667      	mov	r7, ip
 8000634:	2f00      	cmp	r7, #0
 8000636:	d100      	bne.n	800063a <__aeabi_fadd+0x1e6>
 8000638:	e789      	b.n	800054e <__aeabi_fadd+0xfa>
 800063a:	2280      	movs	r2, #128	@ 0x80
 800063c:	03d2      	lsls	r2, r2, #15
 800063e:	433a      	orrs	r2, r7
 8000640:	0252      	lsls	r2, r2, #9
 8000642:	20ff      	movs	r0, #255	@ 0xff
 8000644:	0a52      	lsrs	r2, r2, #9
 8000646:	e784      	b.n	8000552 <__aeabi_fadd+0xfe>
 8000648:	1a77      	subs	r7, r6, r1
 800064a:	017b      	lsls	r3, r7, #5
 800064c:	d46b      	bmi.n	8000726 <__aeabi_fadd+0x2d2>
 800064e:	2f00      	cmp	r7, #0
 8000650:	d000      	beq.n	8000654 <__aeabi_fadd+0x200>
 8000652:	e765      	b.n	8000520 <__aeabi_fadd+0xcc>
 8000654:	2400      	movs	r4, #0
 8000656:	2000      	movs	r0, #0
 8000658:	2200      	movs	r2, #0
 800065a:	e77a      	b.n	8000552 <__aeabi_fadd+0xfe>
 800065c:	22fe      	movs	r2, #254	@ 0xfe
 800065e:	1c6b      	adds	r3, r5, #1
 8000660:	421a      	tst	r2, r3
 8000662:	d149      	bne.n	80006f8 <__aeabi_fadd+0x2a4>
 8000664:	2d00      	cmp	r5, #0
 8000666:	d000      	beq.n	800066a <__aeabi_fadd+0x216>
 8000668:	e09f      	b.n	80007aa <__aeabi_fadd+0x356>
 800066a:	2e00      	cmp	r6, #0
 800066c:	d100      	bne.n	8000670 <__aeabi_fadd+0x21c>
 800066e:	e0ba      	b.n	80007e6 <__aeabi_fadd+0x392>
 8000670:	2900      	cmp	r1, #0
 8000672:	d100      	bne.n	8000676 <__aeabi_fadd+0x222>
 8000674:	e0cf      	b.n	8000816 <__aeabi_fadd+0x3c2>
 8000676:	1872      	adds	r2, r6, r1
 8000678:	0153      	lsls	r3, r2, #5
 800067a:	d400      	bmi.n	800067e <__aeabi_fadd+0x22a>
 800067c:	e0cd      	b.n	800081a <__aeabi_fadd+0x3c6>
 800067e:	0192      	lsls	r2, r2, #6
 8000680:	2001      	movs	r0, #1
 8000682:	0a52      	lsrs	r2, r2, #9
 8000684:	e765      	b.n	8000552 <__aeabi_fadd+0xfe>
 8000686:	2aff      	cmp	r2, #255	@ 0xff
 8000688:	d0d2      	beq.n	8000630 <__aeabi_fadd+0x1dc>
 800068a:	2080      	movs	r0, #128	@ 0x80
 800068c:	04c0      	lsls	r0, r0, #19
 800068e:	4306      	orrs	r6, r0
 8000690:	2001      	movs	r0, #1
 8000692:	2b1b      	cmp	r3, #27
 8000694:	dc08      	bgt.n	80006a8 <__aeabi_fadd+0x254>
 8000696:	0030      	movs	r0, r6
 8000698:	2420      	movs	r4, #32
 800069a:	40d8      	lsrs	r0, r3
 800069c:	1ae3      	subs	r3, r4, r3
 800069e:	409e      	lsls	r6, r3
 80006a0:	0033      	movs	r3, r6
 80006a2:	1e5c      	subs	r4, r3, #1
 80006a4:	41a3      	sbcs	r3, r4
 80006a6:	4318      	orrs	r0, r3
 80006a8:	464c      	mov	r4, r9
 80006aa:	0015      	movs	r5, r2
 80006ac:	1a0e      	subs	r6, r1, r0
 80006ae:	e732      	b.n	8000516 <__aeabi_fadd+0xc2>
 80006b0:	0008      	movs	r0, r1
 80006b2:	2220      	movs	r2, #32
 80006b4:	40d8      	lsrs	r0, r3
 80006b6:	1ad3      	subs	r3, r2, r3
 80006b8:	4099      	lsls	r1, r3
 80006ba:	000b      	movs	r3, r1
 80006bc:	1e5a      	subs	r2, r3, #1
 80006be:	4193      	sbcs	r3, r2
 80006c0:	4303      	orrs	r3, r0
 80006c2:	18f6      	adds	r6, r6, r3
 80006c4:	0173      	lsls	r3, r6, #5
 80006c6:	d59b      	bpl.n	8000600 <__aeabi_fadd+0x1ac>
 80006c8:	3501      	adds	r5, #1
 80006ca:	2dff      	cmp	r5, #255	@ 0xff
 80006cc:	d100      	bne.n	80006d0 <__aeabi_fadd+0x27c>
 80006ce:	e73e      	b.n	800054e <__aeabi_fadd+0xfa>
 80006d0:	2301      	movs	r3, #1
 80006d2:	494d      	ldr	r1, [pc, #308]	@ (8000808 <__aeabi_fadd+0x3b4>)
 80006d4:	0872      	lsrs	r2, r6, #1
 80006d6:	4033      	ands	r3, r6
 80006d8:	400a      	ands	r2, r1
 80006da:	431a      	orrs	r2, r3
 80006dc:	0016      	movs	r6, r2
 80006de:	0753      	lsls	r3, r2, #29
 80006e0:	d004      	beq.n	80006ec <__aeabi_fadd+0x298>
 80006e2:	230f      	movs	r3, #15
 80006e4:	4013      	ands	r3, r2
 80006e6:	2b04      	cmp	r3, #4
 80006e8:	d000      	beq.n	80006ec <__aeabi_fadd+0x298>
 80006ea:	e72a      	b.n	8000542 <__aeabi_fadd+0xee>
 80006ec:	0173      	lsls	r3, r6, #5
 80006ee:	d500      	bpl.n	80006f2 <__aeabi_fadd+0x29e>
 80006f0:	e72a      	b.n	8000548 <__aeabi_fadd+0xf4>
 80006f2:	002b      	movs	r3, r5
 80006f4:	08f7      	lsrs	r7, r6, #3
 80006f6:	e6f7      	b.n	80004e8 <__aeabi_fadd+0x94>
 80006f8:	2bff      	cmp	r3, #255	@ 0xff
 80006fa:	d100      	bne.n	80006fe <__aeabi_fadd+0x2aa>
 80006fc:	e727      	b.n	800054e <__aeabi_fadd+0xfa>
 80006fe:	1871      	adds	r1, r6, r1
 8000700:	0849      	lsrs	r1, r1, #1
 8000702:	074a      	lsls	r2, r1, #29
 8000704:	d02f      	beq.n	8000766 <__aeabi_fadd+0x312>
 8000706:	220f      	movs	r2, #15
 8000708:	400a      	ands	r2, r1
 800070a:	2a04      	cmp	r2, #4
 800070c:	d02b      	beq.n	8000766 <__aeabi_fadd+0x312>
 800070e:	1d0e      	adds	r6, r1, #4
 8000710:	e6e6      	b.n	80004e0 <__aeabi_fadd+0x8c>
 8000712:	2aff      	cmp	r2, #255	@ 0xff
 8000714:	d08d      	beq.n	8000632 <__aeabi_fadd+0x1de>
 8000716:	2080      	movs	r0, #128	@ 0x80
 8000718:	04c0      	lsls	r0, r0, #19
 800071a:	4306      	orrs	r6, r0
 800071c:	2b1b      	cmp	r3, #27
 800071e:	dd24      	ble.n	800076a <__aeabi_fadd+0x316>
 8000720:	0013      	movs	r3, r2
 8000722:	1d4e      	adds	r6, r1, #5
 8000724:	e6dc      	b.n	80004e0 <__aeabi_fadd+0x8c>
 8000726:	464c      	mov	r4, r9
 8000728:	1b8f      	subs	r7, r1, r6
 800072a:	e6f9      	b.n	8000520 <__aeabi_fadd+0xcc>
 800072c:	464c      	mov	r4, r9
 800072e:	000e      	movs	r6, r1
 8000730:	e6d6      	b.n	80004e0 <__aeabi_fadd+0x8c>
 8000732:	2e00      	cmp	r6, #0
 8000734:	d149      	bne.n	80007ca <__aeabi_fadd+0x376>
 8000736:	2900      	cmp	r1, #0
 8000738:	d068      	beq.n	800080c <__aeabi_fadd+0x3b8>
 800073a:	4667      	mov	r7, ip
 800073c:	464c      	mov	r4, r9
 800073e:	e77c      	b.n	800063a <__aeabi_fadd+0x1e6>
 8000740:	1870      	adds	r0, r6, r1
 8000742:	0143      	lsls	r3, r0, #5
 8000744:	d574      	bpl.n	8000830 <__aeabi_fadd+0x3dc>
 8000746:	4930      	ldr	r1, [pc, #192]	@ (8000808 <__aeabi_fadd+0x3b4>)
 8000748:	0840      	lsrs	r0, r0, #1
 800074a:	4001      	ands	r1, r0
 800074c:	0743      	lsls	r3, r0, #29
 800074e:	d009      	beq.n	8000764 <__aeabi_fadd+0x310>
 8000750:	230f      	movs	r3, #15
 8000752:	4003      	ands	r3, r0
 8000754:	2b04      	cmp	r3, #4
 8000756:	d005      	beq.n	8000764 <__aeabi_fadd+0x310>
 8000758:	2302      	movs	r3, #2
 800075a:	1d0e      	adds	r6, r1, #4
 800075c:	e6c0      	b.n	80004e0 <__aeabi_fadd+0x8c>
 800075e:	2301      	movs	r3, #1
 8000760:	08cf      	lsrs	r7, r1, #3
 8000762:	e6c1      	b.n	80004e8 <__aeabi_fadd+0x94>
 8000764:	2302      	movs	r3, #2
 8000766:	08cf      	lsrs	r7, r1, #3
 8000768:	e6be      	b.n	80004e8 <__aeabi_fadd+0x94>
 800076a:	2520      	movs	r5, #32
 800076c:	0030      	movs	r0, r6
 800076e:	40d8      	lsrs	r0, r3
 8000770:	1aeb      	subs	r3, r5, r3
 8000772:	409e      	lsls	r6, r3
 8000774:	0033      	movs	r3, r6
 8000776:	1e5d      	subs	r5, r3, #1
 8000778:	41ab      	sbcs	r3, r5
 800077a:	4303      	orrs	r3, r0
 800077c:	0015      	movs	r5, r2
 800077e:	185e      	adds	r6, r3, r1
 8000780:	e7a0      	b.n	80006c4 <__aeabi_fadd+0x270>
 8000782:	2900      	cmp	r1, #0
 8000784:	d100      	bne.n	8000788 <__aeabi_fadd+0x334>
 8000786:	e765      	b.n	8000654 <__aeabi_fadd+0x200>
 8000788:	464c      	mov	r4, r9
 800078a:	4667      	mov	r7, ip
 800078c:	e6ac      	b.n	80004e8 <__aeabi_fadd+0x94>
 800078e:	1b8f      	subs	r7, r1, r6
 8000790:	017b      	lsls	r3, r7, #5
 8000792:	d52e      	bpl.n	80007f2 <__aeabi_fadd+0x39e>
 8000794:	01bf      	lsls	r7, r7, #6
 8000796:	09bf      	lsrs	r7, r7, #6
 8000798:	0038      	movs	r0, r7
 800079a:	f000 fc7b 	bl	8001094 <__clzsi2>
 800079e:	003b      	movs	r3, r7
 80007a0:	3805      	subs	r0, #5
 80007a2:	4083      	lsls	r3, r0
 80007a4:	464c      	mov	r4, r9
 80007a6:	3501      	adds	r5, #1
 80007a8:	e710      	b.n	80005cc <__aeabi_fadd+0x178>
 80007aa:	2e00      	cmp	r6, #0
 80007ac:	d100      	bne.n	80007b0 <__aeabi_fadd+0x35c>
 80007ae:	e740      	b.n	8000632 <__aeabi_fadd+0x1de>
 80007b0:	2900      	cmp	r1, #0
 80007b2:	d100      	bne.n	80007b6 <__aeabi_fadd+0x362>
 80007b4:	e741      	b.n	800063a <__aeabi_fadd+0x1e6>
 80007b6:	2380      	movs	r3, #128	@ 0x80
 80007b8:	03db      	lsls	r3, r3, #15
 80007ba:	429f      	cmp	r7, r3
 80007bc:	d200      	bcs.n	80007c0 <__aeabi_fadd+0x36c>
 80007be:	e73c      	b.n	800063a <__aeabi_fadd+0x1e6>
 80007c0:	459c      	cmp	ip, r3
 80007c2:	d300      	bcc.n	80007c6 <__aeabi_fadd+0x372>
 80007c4:	e739      	b.n	800063a <__aeabi_fadd+0x1e6>
 80007c6:	4667      	mov	r7, ip
 80007c8:	e737      	b.n	800063a <__aeabi_fadd+0x1e6>
 80007ca:	2900      	cmp	r1, #0
 80007cc:	d100      	bne.n	80007d0 <__aeabi_fadd+0x37c>
 80007ce:	e734      	b.n	800063a <__aeabi_fadd+0x1e6>
 80007d0:	2380      	movs	r3, #128	@ 0x80
 80007d2:	03db      	lsls	r3, r3, #15
 80007d4:	429f      	cmp	r7, r3
 80007d6:	d200      	bcs.n	80007da <__aeabi_fadd+0x386>
 80007d8:	e72f      	b.n	800063a <__aeabi_fadd+0x1e6>
 80007da:	459c      	cmp	ip, r3
 80007dc:	d300      	bcc.n	80007e0 <__aeabi_fadd+0x38c>
 80007de:	e72c      	b.n	800063a <__aeabi_fadd+0x1e6>
 80007e0:	464c      	mov	r4, r9
 80007e2:	4667      	mov	r7, ip
 80007e4:	e729      	b.n	800063a <__aeabi_fadd+0x1e6>
 80007e6:	2900      	cmp	r1, #0
 80007e8:	d100      	bne.n	80007ec <__aeabi_fadd+0x398>
 80007ea:	e734      	b.n	8000656 <__aeabi_fadd+0x202>
 80007ec:	2300      	movs	r3, #0
 80007ee:	08cf      	lsrs	r7, r1, #3
 80007f0:	e67a      	b.n	80004e8 <__aeabi_fadd+0x94>
 80007f2:	464c      	mov	r4, r9
 80007f4:	2301      	movs	r3, #1
 80007f6:	08ff      	lsrs	r7, r7, #3
 80007f8:	e676      	b.n	80004e8 <__aeabi_fadd+0x94>
 80007fa:	2f00      	cmp	r7, #0
 80007fc:	d100      	bne.n	8000800 <__aeabi_fadd+0x3ac>
 80007fe:	e729      	b.n	8000654 <__aeabi_fadd+0x200>
 8000800:	08ff      	lsrs	r7, r7, #3
 8000802:	e671      	b.n	80004e8 <__aeabi_fadd+0x94>
 8000804:	fbffffff 	.word	0xfbffffff
 8000808:	7dffffff 	.word	0x7dffffff
 800080c:	2280      	movs	r2, #128	@ 0x80
 800080e:	2400      	movs	r4, #0
 8000810:	20ff      	movs	r0, #255	@ 0xff
 8000812:	03d2      	lsls	r2, r2, #15
 8000814:	e69d      	b.n	8000552 <__aeabi_fadd+0xfe>
 8000816:	2300      	movs	r3, #0
 8000818:	e666      	b.n	80004e8 <__aeabi_fadd+0x94>
 800081a:	2300      	movs	r3, #0
 800081c:	08d7      	lsrs	r7, r2, #3
 800081e:	e663      	b.n	80004e8 <__aeabi_fadd+0x94>
 8000820:	2001      	movs	r0, #1
 8000822:	0172      	lsls	r2, r6, #5
 8000824:	d500      	bpl.n	8000828 <__aeabi_fadd+0x3d4>
 8000826:	e6e7      	b.n	80005f8 <__aeabi_fadd+0x1a4>
 8000828:	0031      	movs	r1, r6
 800082a:	2300      	movs	r3, #0
 800082c:	08cf      	lsrs	r7, r1, #3
 800082e:	e65b      	b.n	80004e8 <__aeabi_fadd+0x94>
 8000830:	2301      	movs	r3, #1
 8000832:	08c7      	lsrs	r7, r0, #3
 8000834:	e658      	b.n	80004e8 <__aeabi_fadd+0x94>
 8000836:	46c0      	nop			@ (mov r8, r8)

08000838 <__aeabi_fmul>:
 8000838:	b5f0      	push	{r4, r5, r6, r7, lr}
 800083a:	464f      	mov	r7, r9
 800083c:	4646      	mov	r6, r8
 800083e:	46d6      	mov	lr, sl
 8000840:	0044      	lsls	r4, r0, #1
 8000842:	b5c0      	push	{r6, r7, lr}
 8000844:	0246      	lsls	r6, r0, #9
 8000846:	1c0f      	adds	r7, r1, #0
 8000848:	0a76      	lsrs	r6, r6, #9
 800084a:	0e24      	lsrs	r4, r4, #24
 800084c:	0fc5      	lsrs	r5, r0, #31
 800084e:	2c00      	cmp	r4, #0
 8000850:	d100      	bne.n	8000854 <__aeabi_fmul+0x1c>
 8000852:	e0da      	b.n	8000a0a <__aeabi_fmul+0x1d2>
 8000854:	2cff      	cmp	r4, #255	@ 0xff
 8000856:	d074      	beq.n	8000942 <__aeabi_fmul+0x10a>
 8000858:	2380      	movs	r3, #128	@ 0x80
 800085a:	00f6      	lsls	r6, r6, #3
 800085c:	04db      	lsls	r3, r3, #19
 800085e:	431e      	orrs	r6, r3
 8000860:	2300      	movs	r3, #0
 8000862:	4699      	mov	r9, r3
 8000864:	469a      	mov	sl, r3
 8000866:	3c7f      	subs	r4, #127	@ 0x7f
 8000868:	027b      	lsls	r3, r7, #9
 800086a:	0a5b      	lsrs	r3, r3, #9
 800086c:	4698      	mov	r8, r3
 800086e:	007b      	lsls	r3, r7, #1
 8000870:	0e1b      	lsrs	r3, r3, #24
 8000872:	0fff      	lsrs	r7, r7, #31
 8000874:	2b00      	cmp	r3, #0
 8000876:	d074      	beq.n	8000962 <__aeabi_fmul+0x12a>
 8000878:	2bff      	cmp	r3, #255	@ 0xff
 800087a:	d100      	bne.n	800087e <__aeabi_fmul+0x46>
 800087c:	e08e      	b.n	800099c <__aeabi_fmul+0x164>
 800087e:	4642      	mov	r2, r8
 8000880:	2180      	movs	r1, #128	@ 0x80
 8000882:	00d2      	lsls	r2, r2, #3
 8000884:	04c9      	lsls	r1, r1, #19
 8000886:	4311      	orrs	r1, r2
 8000888:	3b7f      	subs	r3, #127	@ 0x7f
 800088a:	002a      	movs	r2, r5
 800088c:	18e4      	adds	r4, r4, r3
 800088e:	464b      	mov	r3, r9
 8000890:	407a      	eors	r2, r7
 8000892:	4688      	mov	r8, r1
 8000894:	b2d2      	uxtb	r2, r2
 8000896:	2b0a      	cmp	r3, #10
 8000898:	dc75      	bgt.n	8000986 <__aeabi_fmul+0x14e>
 800089a:	464b      	mov	r3, r9
 800089c:	2000      	movs	r0, #0
 800089e:	2b02      	cmp	r3, #2
 80008a0:	dd0f      	ble.n	80008c2 <__aeabi_fmul+0x8a>
 80008a2:	4649      	mov	r1, r9
 80008a4:	2301      	movs	r3, #1
 80008a6:	408b      	lsls	r3, r1
 80008a8:	21a6      	movs	r1, #166	@ 0xa6
 80008aa:	00c9      	lsls	r1, r1, #3
 80008ac:	420b      	tst	r3, r1
 80008ae:	d169      	bne.n	8000984 <__aeabi_fmul+0x14c>
 80008b0:	2190      	movs	r1, #144	@ 0x90
 80008b2:	0089      	lsls	r1, r1, #2
 80008b4:	420b      	tst	r3, r1
 80008b6:	d000      	beq.n	80008ba <__aeabi_fmul+0x82>
 80008b8:	e100      	b.n	8000abc <__aeabi_fmul+0x284>
 80008ba:	2188      	movs	r1, #136	@ 0x88
 80008bc:	4219      	tst	r1, r3
 80008be:	d000      	beq.n	80008c2 <__aeabi_fmul+0x8a>
 80008c0:	e0f5      	b.n	8000aae <__aeabi_fmul+0x276>
 80008c2:	4641      	mov	r1, r8
 80008c4:	0409      	lsls	r1, r1, #16
 80008c6:	0c09      	lsrs	r1, r1, #16
 80008c8:	4643      	mov	r3, r8
 80008ca:	0008      	movs	r0, r1
 80008cc:	0c35      	lsrs	r5, r6, #16
 80008ce:	0436      	lsls	r6, r6, #16
 80008d0:	0c1b      	lsrs	r3, r3, #16
 80008d2:	0c36      	lsrs	r6, r6, #16
 80008d4:	4370      	muls	r0, r6
 80008d6:	4369      	muls	r1, r5
 80008d8:	435e      	muls	r6, r3
 80008da:	435d      	muls	r5, r3
 80008dc:	1876      	adds	r6, r6, r1
 80008de:	0c03      	lsrs	r3, r0, #16
 80008e0:	199b      	adds	r3, r3, r6
 80008e2:	4299      	cmp	r1, r3
 80008e4:	d903      	bls.n	80008ee <__aeabi_fmul+0xb6>
 80008e6:	2180      	movs	r1, #128	@ 0x80
 80008e8:	0249      	lsls	r1, r1, #9
 80008ea:	468c      	mov	ip, r1
 80008ec:	4465      	add	r5, ip
 80008ee:	0400      	lsls	r0, r0, #16
 80008f0:	0419      	lsls	r1, r3, #16
 80008f2:	0c00      	lsrs	r0, r0, #16
 80008f4:	1809      	adds	r1, r1, r0
 80008f6:	018e      	lsls	r6, r1, #6
 80008f8:	1e70      	subs	r0, r6, #1
 80008fa:	4186      	sbcs	r6, r0
 80008fc:	0c1b      	lsrs	r3, r3, #16
 80008fe:	0e89      	lsrs	r1, r1, #26
 8000900:	195b      	adds	r3, r3, r5
 8000902:	430e      	orrs	r6, r1
 8000904:	019b      	lsls	r3, r3, #6
 8000906:	431e      	orrs	r6, r3
 8000908:	011b      	lsls	r3, r3, #4
 800090a:	d46c      	bmi.n	80009e6 <__aeabi_fmul+0x1ae>
 800090c:	0023      	movs	r3, r4
 800090e:	337f      	adds	r3, #127	@ 0x7f
 8000910:	2b00      	cmp	r3, #0
 8000912:	dc00      	bgt.n	8000916 <__aeabi_fmul+0xde>
 8000914:	e0b1      	b.n	8000a7a <__aeabi_fmul+0x242>
 8000916:	0015      	movs	r5, r2
 8000918:	0771      	lsls	r1, r6, #29
 800091a:	d00b      	beq.n	8000934 <__aeabi_fmul+0xfc>
 800091c:	200f      	movs	r0, #15
 800091e:	0021      	movs	r1, r4
 8000920:	4030      	ands	r0, r6
 8000922:	2804      	cmp	r0, #4
 8000924:	d006      	beq.n	8000934 <__aeabi_fmul+0xfc>
 8000926:	3604      	adds	r6, #4
 8000928:	0132      	lsls	r2, r6, #4
 800092a:	d503      	bpl.n	8000934 <__aeabi_fmul+0xfc>
 800092c:	4b6e      	ldr	r3, [pc, #440]	@ (8000ae8 <__aeabi_fmul+0x2b0>)
 800092e:	401e      	ands	r6, r3
 8000930:	000b      	movs	r3, r1
 8000932:	3380      	adds	r3, #128	@ 0x80
 8000934:	2bfe      	cmp	r3, #254	@ 0xfe
 8000936:	dd00      	ble.n	800093a <__aeabi_fmul+0x102>
 8000938:	e0bd      	b.n	8000ab6 <__aeabi_fmul+0x27e>
 800093a:	01b2      	lsls	r2, r6, #6
 800093c:	0a52      	lsrs	r2, r2, #9
 800093e:	b2db      	uxtb	r3, r3
 8000940:	e048      	b.n	80009d4 <__aeabi_fmul+0x19c>
 8000942:	2e00      	cmp	r6, #0
 8000944:	d000      	beq.n	8000948 <__aeabi_fmul+0x110>
 8000946:	e092      	b.n	8000a6e <__aeabi_fmul+0x236>
 8000948:	2308      	movs	r3, #8
 800094a:	4699      	mov	r9, r3
 800094c:	3b06      	subs	r3, #6
 800094e:	469a      	mov	sl, r3
 8000950:	027b      	lsls	r3, r7, #9
 8000952:	0a5b      	lsrs	r3, r3, #9
 8000954:	4698      	mov	r8, r3
 8000956:	007b      	lsls	r3, r7, #1
 8000958:	24ff      	movs	r4, #255	@ 0xff
 800095a:	0e1b      	lsrs	r3, r3, #24
 800095c:	0fff      	lsrs	r7, r7, #31
 800095e:	2b00      	cmp	r3, #0
 8000960:	d18a      	bne.n	8000878 <__aeabi_fmul+0x40>
 8000962:	4642      	mov	r2, r8
 8000964:	2a00      	cmp	r2, #0
 8000966:	d164      	bne.n	8000a32 <__aeabi_fmul+0x1fa>
 8000968:	4649      	mov	r1, r9
 800096a:	3201      	adds	r2, #1
 800096c:	4311      	orrs	r1, r2
 800096e:	4689      	mov	r9, r1
 8000970:	290a      	cmp	r1, #10
 8000972:	dc08      	bgt.n	8000986 <__aeabi_fmul+0x14e>
 8000974:	407d      	eors	r5, r7
 8000976:	2001      	movs	r0, #1
 8000978:	b2ea      	uxtb	r2, r5
 800097a:	2902      	cmp	r1, #2
 800097c:	dc91      	bgt.n	80008a2 <__aeabi_fmul+0x6a>
 800097e:	0015      	movs	r5, r2
 8000980:	2200      	movs	r2, #0
 8000982:	e027      	b.n	80009d4 <__aeabi_fmul+0x19c>
 8000984:	0015      	movs	r5, r2
 8000986:	4653      	mov	r3, sl
 8000988:	2b02      	cmp	r3, #2
 800098a:	d100      	bne.n	800098e <__aeabi_fmul+0x156>
 800098c:	e093      	b.n	8000ab6 <__aeabi_fmul+0x27e>
 800098e:	2b03      	cmp	r3, #3
 8000990:	d01a      	beq.n	80009c8 <__aeabi_fmul+0x190>
 8000992:	2b01      	cmp	r3, #1
 8000994:	d12c      	bne.n	80009f0 <__aeabi_fmul+0x1b8>
 8000996:	2300      	movs	r3, #0
 8000998:	2200      	movs	r2, #0
 800099a:	e01b      	b.n	80009d4 <__aeabi_fmul+0x19c>
 800099c:	4643      	mov	r3, r8
 800099e:	34ff      	adds	r4, #255	@ 0xff
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d055      	beq.n	8000a50 <__aeabi_fmul+0x218>
 80009a4:	2103      	movs	r1, #3
 80009a6:	464b      	mov	r3, r9
 80009a8:	430b      	orrs	r3, r1
 80009aa:	0019      	movs	r1, r3
 80009ac:	2b0a      	cmp	r3, #10
 80009ae:	dc00      	bgt.n	80009b2 <__aeabi_fmul+0x17a>
 80009b0:	e092      	b.n	8000ad8 <__aeabi_fmul+0x2a0>
 80009b2:	2b0f      	cmp	r3, #15
 80009b4:	d000      	beq.n	80009b8 <__aeabi_fmul+0x180>
 80009b6:	e08c      	b.n	8000ad2 <__aeabi_fmul+0x29a>
 80009b8:	2280      	movs	r2, #128	@ 0x80
 80009ba:	03d2      	lsls	r2, r2, #15
 80009bc:	4216      	tst	r6, r2
 80009be:	d003      	beq.n	80009c8 <__aeabi_fmul+0x190>
 80009c0:	4643      	mov	r3, r8
 80009c2:	4213      	tst	r3, r2
 80009c4:	d100      	bne.n	80009c8 <__aeabi_fmul+0x190>
 80009c6:	e07d      	b.n	8000ac4 <__aeabi_fmul+0x28c>
 80009c8:	2280      	movs	r2, #128	@ 0x80
 80009ca:	03d2      	lsls	r2, r2, #15
 80009cc:	4332      	orrs	r2, r6
 80009ce:	0252      	lsls	r2, r2, #9
 80009d0:	0a52      	lsrs	r2, r2, #9
 80009d2:	23ff      	movs	r3, #255	@ 0xff
 80009d4:	05d8      	lsls	r0, r3, #23
 80009d6:	07ed      	lsls	r5, r5, #31
 80009d8:	4310      	orrs	r0, r2
 80009da:	4328      	orrs	r0, r5
 80009dc:	bce0      	pop	{r5, r6, r7}
 80009de:	46ba      	mov	sl, r7
 80009e0:	46b1      	mov	r9, r6
 80009e2:	46a8      	mov	r8, r5
 80009e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009e6:	2301      	movs	r3, #1
 80009e8:	0015      	movs	r5, r2
 80009ea:	0871      	lsrs	r1, r6, #1
 80009ec:	401e      	ands	r6, r3
 80009ee:	430e      	orrs	r6, r1
 80009f0:	0023      	movs	r3, r4
 80009f2:	3380      	adds	r3, #128	@ 0x80
 80009f4:	1c61      	adds	r1, r4, #1
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	dd41      	ble.n	8000a7e <__aeabi_fmul+0x246>
 80009fa:	0772      	lsls	r2, r6, #29
 80009fc:	d094      	beq.n	8000928 <__aeabi_fmul+0xf0>
 80009fe:	220f      	movs	r2, #15
 8000a00:	4032      	ands	r2, r6
 8000a02:	2a04      	cmp	r2, #4
 8000a04:	d000      	beq.n	8000a08 <__aeabi_fmul+0x1d0>
 8000a06:	e78e      	b.n	8000926 <__aeabi_fmul+0xee>
 8000a08:	e78e      	b.n	8000928 <__aeabi_fmul+0xf0>
 8000a0a:	2e00      	cmp	r6, #0
 8000a0c:	d105      	bne.n	8000a1a <__aeabi_fmul+0x1e2>
 8000a0e:	2304      	movs	r3, #4
 8000a10:	4699      	mov	r9, r3
 8000a12:	3b03      	subs	r3, #3
 8000a14:	2400      	movs	r4, #0
 8000a16:	469a      	mov	sl, r3
 8000a18:	e726      	b.n	8000868 <__aeabi_fmul+0x30>
 8000a1a:	0030      	movs	r0, r6
 8000a1c:	f000 fb3a 	bl	8001094 <__clzsi2>
 8000a20:	2476      	movs	r4, #118	@ 0x76
 8000a22:	1f43      	subs	r3, r0, #5
 8000a24:	409e      	lsls	r6, r3
 8000a26:	2300      	movs	r3, #0
 8000a28:	4264      	negs	r4, r4
 8000a2a:	4699      	mov	r9, r3
 8000a2c:	469a      	mov	sl, r3
 8000a2e:	1a24      	subs	r4, r4, r0
 8000a30:	e71a      	b.n	8000868 <__aeabi_fmul+0x30>
 8000a32:	4640      	mov	r0, r8
 8000a34:	f000 fb2e 	bl	8001094 <__clzsi2>
 8000a38:	464b      	mov	r3, r9
 8000a3a:	1a24      	subs	r4, r4, r0
 8000a3c:	3c76      	subs	r4, #118	@ 0x76
 8000a3e:	2b0a      	cmp	r3, #10
 8000a40:	dca1      	bgt.n	8000986 <__aeabi_fmul+0x14e>
 8000a42:	4643      	mov	r3, r8
 8000a44:	3805      	subs	r0, #5
 8000a46:	4083      	lsls	r3, r0
 8000a48:	407d      	eors	r5, r7
 8000a4a:	4698      	mov	r8, r3
 8000a4c:	b2ea      	uxtb	r2, r5
 8000a4e:	e724      	b.n	800089a <__aeabi_fmul+0x62>
 8000a50:	464a      	mov	r2, r9
 8000a52:	3302      	adds	r3, #2
 8000a54:	4313      	orrs	r3, r2
 8000a56:	002a      	movs	r2, r5
 8000a58:	407a      	eors	r2, r7
 8000a5a:	b2d2      	uxtb	r2, r2
 8000a5c:	2b0a      	cmp	r3, #10
 8000a5e:	dc92      	bgt.n	8000986 <__aeabi_fmul+0x14e>
 8000a60:	4649      	mov	r1, r9
 8000a62:	0015      	movs	r5, r2
 8000a64:	2900      	cmp	r1, #0
 8000a66:	d026      	beq.n	8000ab6 <__aeabi_fmul+0x27e>
 8000a68:	4699      	mov	r9, r3
 8000a6a:	2002      	movs	r0, #2
 8000a6c:	e719      	b.n	80008a2 <__aeabi_fmul+0x6a>
 8000a6e:	230c      	movs	r3, #12
 8000a70:	4699      	mov	r9, r3
 8000a72:	3b09      	subs	r3, #9
 8000a74:	24ff      	movs	r4, #255	@ 0xff
 8000a76:	469a      	mov	sl, r3
 8000a78:	e6f6      	b.n	8000868 <__aeabi_fmul+0x30>
 8000a7a:	0015      	movs	r5, r2
 8000a7c:	0021      	movs	r1, r4
 8000a7e:	2201      	movs	r2, #1
 8000a80:	1ad3      	subs	r3, r2, r3
 8000a82:	2b1b      	cmp	r3, #27
 8000a84:	dd00      	ble.n	8000a88 <__aeabi_fmul+0x250>
 8000a86:	e786      	b.n	8000996 <__aeabi_fmul+0x15e>
 8000a88:	319e      	adds	r1, #158	@ 0x9e
 8000a8a:	0032      	movs	r2, r6
 8000a8c:	408e      	lsls	r6, r1
 8000a8e:	40da      	lsrs	r2, r3
 8000a90:	1e73      	subs	r3, r6, #1
 8000a92:	419e      	sbcs	r6, r3
 8000a94:	4332      	orrs	r2, r6
 8000a96:	0753      	lsls	r3, r2, #29
 8000a98:	d004      	beq.n	8000aa4 <__aeabi_fmul+0x26c>
 8000a9a:	230f      	movs	r3, #15
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	2b04      	cmp	r3, #4
 8000aa0:	d000      	beq.n	8000aa4 <__aeabi_fmul+0x26c>
 8000aa2:	3204      	adds	r2, #4
 8000aa4:	0153      	lsls	r3, r2, #5
 8000aa6:	d510      	bpl.n	8000aca <__aeabi_fmul+0x292>
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	2200      	movs	r2, #0
 8000aac:	e792      	b.n	80009d4 <__aeabi_fmul+0x19c>
 8000aae:	003d      	movs	r5, r7
 8000ab0:	4646      	mov	r6, r8
 8000ab2:	4682      	mov	sl, r0
 8000ab4:	e767      	b.n	8000986 <__aeabi_fmul+0x14e>
 8000ab6:	23ff      	movs	r3, #255	@ 0xff
 8000ab8:	2200      	movs	r2, #0
 8000aba:	e78b      	b.n	80009d4 <__aeabi_fmul+0x19c>
 8000abc:	2280      	movs	r2, #128	@ 0x80
 8000abe:	2500      	movs	r5, #0
 8000ac0:	03d2      	lsls	r2, r2, #15
 8000ac2:	e786      	b.n	80009d2 <__aeabi_fmul+0x19a>
 8000ac4:	003d      	movs	r5, r7
 8000ac6:	431a      	orrs	r2, r3
 8000ac8:	e783      	b.n	80009d2 <__aeabi_fmul+0x19a>
 8000aca:	0192      	lsls	r2, r2, #6
 8000acc:	2300      	movs	r3, #0
 8000ace:	0a52      	lsrs	r2, r2, #9
 8000ad0:	e780      	b.n	80009d4 <__aeabi_fmul+0x19c>
 8000ad2:	003d      	movs	r5, r7
 8000ad4:	4646      	mov	r6, r8
 8000ad6:	e777      	b.n	80009c8 <__aeabi_fmul+0x190>
 8000ad8:	002a      	movs	r2, r5
 8000ada:	2301      	movs	r3, #1
 8000adc:	407a      	eors	r2, r7
 8000ade:	408b      	lsls	r3, r1
 8000ae0:	2003      	movs	r0, #3
 8000ae2:	b2d2      	uxtb	r2, r2
 8000ae4:	e6e9      	b.n	80008ba <__aeabi_fmul+0x82>
 8000ae6:	46c0      	nop			@ (mov r8, r8)
 8000ae8:	f7ffffff 	.word	0xf7ffffff

08000aec <__aeabi_fsub>:
 8000aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000aee:	4647      	mov	r7, r8
 8000af0:	46ce      	mov	lr, r9
 8000af2:	0243      	lsls	r3, r0, #9
 8000af4:	b580      	push	{r7, lr}
 8000af6:	0a5f      	lsrs	r7, r3, #9
 8000af8:	099b      	lsrs	r3, r3, #6
 8000afa:	0045      	lsls	r5, r0, #1
 8000afc:	004a      	lsls	r2, r1, #1
 8000afe:	469c      	mov	ip, r3
 8000b00:	024b      	lsls	r3, r1, #9
 8000b02:	0fc4      	lsrs	r4, r0, #31
 8000b04:	0fce      	lsrs	r6, r1, #31
 8000b06:	0e2d      	lsrs	r5, r5, #24
 8000b08:	0a58      	lsrs	r0, r3, #9
 8000b0a:	0e12      	lsrs	r2, r2, #24
 8000b0c:	0999      	lsrs	r1, r3, #6
 8000b0e:	2aff      	cmp	r2, #255	@ 0xff
 8000b10:	d06b      	beq.n	8000bea <__aeabi_fsub+0xfe>
 8000b12:	2301      	movs	r3, #1
 8000b14:	405e      	eors	r6, r3
 8000b16:	1aab      	subs	r3, r5, r2
 8000b18:	42b4      	cmp	r4, r6
 8000b1a:	d04b      	beq.n	8000bb4 <__aeabi_fsub+0xc8>
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	dc00      	bgt.n	8000b22 <__aeabi_fsub+0x36>
 8000b20:	e0ff      	b.n	8000d22 <__aeabi_fsub+0x236>
 8000b22:	2a00      	cmp	r2, #0
 8000b24:	d100      	bne.n	8000b28 <__aeabi_fsub+0x3c>
 8000b26:	e088      	b.n	8000c3a <__aeabi_fsub+0x14e>
 8000b28:	2dff      	cmp	r5, #255	@ 0xff
 8000b2a:	d100      	bne.n	8000b2e <__aeabi_fsub+0x42>
 8000b2c:	e0ef      	b.n	8000d0e <__aeabi_fsub+0x222>
 8000b2e:	2280      	movs	r2, #128	@ 0x80
 8000b30:	04d2      	lsls	r2, r2, #19
 8000b32:	4311      	orrs	r1, r2
 8000b34:	2001      	movs	r0, #1
 8000b36:	2b1b      	cmp	r3, #27
 8000b38:	dc08      	bgt.n	8000b4c <__aeabi_fsub+0x60>
 8000b3a:	0008      	movs	r0, r1
 8000b3c:	2220      	movs	r2, #32
 8000b3e:	40d8      	lsrs	r0, r3
 8000b40:	1ad3      	subs	r3, r2, r3
 8000b42:	4099      	lsls	r1, r3
 8000b44:	000b      	movs	r3, r1
 8000b46:	1e5a      	subs	r2, r3, #1
 8000b48:	4193      	sbcs	r3, r2
 8000b4a:	4318      	orrs	r0, r3
 8000b4c:	4663      	mov	r3, ip
 8000b4e:	1a1b      	subs	r3, r3, r0
 8000b50:	469c      	mov	ip, r3
 8000b52:	4663      	mov	r3, ip
 8000b54:	015b      	lsls	r3, r3, #5
 8000b56:	d400      	bmi.n	8000b5a <__aeabi_fsub+0x6e>
 8000b58:	e0cd      	b.n	8000cf6 <__aeabi_fsub+0x20a>
 8000b5a:	4663      	mov	r3, ip
 8000b5c:	019f      	lsls	r7, r3, #6
 8000b5e:	09bf      	lsrs	r7, r7, #6
 8000b60:	0038      	movs	r0, r7
 8000b62:	f000 fa97 	bl	8001094 <__clzsi2>
 8000b66:	003b      	movs	r3, r7
 8000b68:	3805      	subs	r0, #5
 8000b6a:	4083      	lsls	r3, r0
 8000b6c:	4285      	cmp	r5, r0
 8000b6e:	dc00      	bgt.n	8000b72 <__aeabi_fsub+0x86>
 8000b70:	e0a2      	b.n	8000cb8 <__aeabi_fsub+0x1cc>
 8000b72:	4ab7      	ldr	r2, [pc, #732]	@ (8000e50 <__aeabi_fsub+0x364>)
 8000b74:	1a2d      	subs	r5, r5, r0
 8000b76:	401a      	ands	r2, r3
 8000b78:	4694      	mov	ip, r2
 8000b7a:	075a      	lsls	r2, r3, #29
 8000b7c:	d100      	bne.n	8000b80 <__aeabi_fsub+0x94>
 8000b7e:	e0c3      	b.n	8000d08 <__aeabi_fsub+0x21c>
 8000b80:	220f      	movs	r2, #15
 8000b82:	4013      	ands	r3, r2
 8000b84:	2b04      	cmp	r3, #4
 8000b86:	d100      	bne.n	8000b8a <__aeabi_fsub+0x9e>
 8000b88:	e0be      	b.n	8000d08 <__aeabi_fsub+0x21c>
 8000b8a:	2304      	movs	r3, #4
 8000b8c:	4698      	mov	r8, r3
 8000b8e:	44c4      	add	ip, r8
 8000b90:	4663      	mov	r3, ip
 8000b92:	015b      	lsls	r3, r3, #5
 8000b94:	d400      	bmi.n	8000b98 <__aeabi_fsub+0xac>
 8000b96:	e0b7      	b.n	8000d08 <__aeabi_fsub+0x21c>
 8000b98:	1c68      	adds	r0, r5, #1
 8000b9a:	2dfe      	cmp	r5, #254	@ 0xfe
 8000b9c:	d000      	beq.n	8000ba0 <__aeabi_fsub+0xb4>
 8000b9e:	e0a5      	b.n	8000cec <__aeabi_fsub+0x200>
 8000ba0:	20ff      	movs	r0, #255	@ 0xff
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	05c0      	lsls	r0, r0, #23
 8000ba6:	4310      	orrs	r0, r2
 8000ba8:	07e4      	lsls	r4, r4, #31
 8000baa:	4320      	orrs	r0, r4
 8000bac:	bcc0      	pop	{r6, r7}
 8000bae:	46b9      	mov	r9, r7
 8000bb0:	46b0      	mov	r8, r6
 8000bb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	dc00      	bgt.n	8000bba <__aeabi_fsub+0xce>
 8000bb8:	e1eb      	b.n	8000f92 <__aeabi_fsub+0x4a6>
 8000bba:	2a00      	cmp	r2, #0
 8000bbc:	d046      	beq.n	8000c4c <__aeabi_fsub+0x160>
 8000bbe:	2dff      	cmp	r5, #255	@ 0xff
 8000bc0:	d100      	bne.n	8000bc4 <__aeabi_fsub+0xd8>
 8000bc2:	e0a4      	b.n	8000d0e <__aeabi_fsub+0x222>
 8000bc4:	2280      	movs	r2, #128	@ 0x80
 8000bc6:	04d2      	lsls	r2, r2, #19
 8000bc8:	4311      	orrs	r1, r2
 8000bca:	2b1b      	cmp	r3, #27
 8000bcc:	dc00      	bgt.n	8000bd0 <__aeabi_fsub+0xe4>
 8000bce:	e0fb      	b.n	8000dc8 <__aeabi_fsub+0x2dc>
 8000bd0:	2305      	movs	r3, #5
 8000bd2:	4698      	mov	r8, r3
 8000bd4:	002b      	movs	r3, r5
 8000bd6:	44c4      	add	ip, r8
 8000bd8:	4662      	mov	r2, ip
 8000bda:	08d7      	lsrs	r7, r2, #3
 8000bdc:	2bff      	cmp	r3, #255	@ 0xff
 8000bde:	d100      	bne.n	8000be2 <__aeabi_fsub+0xf6>
 8000be0:	e095      	b.n	8000d0e <__aeabi_fsub+0x222>
 8000be2:	027a      	lsls	r2, r7, #9
 8000be4:	0a52      	lsrs	r2, r2, #9
 8000be6:	b2d8      	uxtb	r0, r3
 8000be8:	e7dc      	b.n	8000ba4 <__aeabi_fsub+0xb8>
 8000bea:	002b      	movs	r3, r5
 8000bec:	3bff      	subs	r3, #255	@ 0xff
 8000bee:	4699      	mov	r9, r3
 8000bf0:	2900      	cmp	r1, #0
 8000bf2:	d118      	bne.n	8000c26 <__aeabi_fsub+0x13a>
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	405e      	eors	r6, r3
 8000bf8:	42b4      	cmp	r4, r6
 8000bfa:	d100      	bne.n	8000bfe <__aeabi_fsub+0x112>
 8000bfc:	e0ca      	b.n	8000d94 <__aeabi_fsub+0x2a8>
 8000bfe:	464b      	mov	r3, r9
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d02d      	beq.n	8000c60 <__aeabi_fsub+0x174>
 8000c04:	2d00      	cmp	r5, #0
 8000c06:	d000      	beq.n	8000c0a <__aeabi_fsub+0x11e>
 8000c08:	e13c      	b.n	8000e84 <__aeabi_fsub+0x398>
 8000c0a:	23ff      	movs	r3, #255	@ 0xff
 8000c0c:	4664      	mov	r4, ip
 8000c0e:	2c00      	cmp	r4, #0
 8000c10:	d100      	bne.n	8000c14 <__aeabi_fsub+0x128>
 8000c12:	e15f      	b.n	8000ed4 <__aeabi_fsub+0x3e8>
 8000c14:	1e5d      	subs	r5, r3, #1
 8000c16:	2b01      	cmp	r3, #1
 8000c18:	d100      	bne.n	8000c1c <__aeabi_fsub+0x130>
 8000c1a:	e174      	b.n	8000f06 <__aeabi_fsub+0x41a>
 8000c1c:	0034      	movs	r4, r6
 8000c1e:	2bff      	cmp	r3, #255	@ 0xff
 8000c20:	d074      	beq.n	8000d0c <__aeabi_fsub+0x220>
 8000c22:	002b      	movs	r3, r5
 8000c24:	e103      	b.n	8000e2e <__aeabi_fsub+0x342>
 8000c26:	42b4      	cmp	r4, r6
 8000c28:	d100      	bne.n	8000c2c <__aeabi_fsub+0x140>
 8000c2a:	e09c      	b.n	8000d66 <__aeabi_fsub+0x27a>
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d017      	beq.n	8000c60 <__aeabi_fsub+0x174>
 8000c30:	2d00      	cmp	r5, #0
 8000c32:	d0ea      	beq.n	8000c0a <__aeabi_fsub+0x11e>
 8000c34:	0007      	movs	r7, r0
 8000c36:	0034      	movs	r4, r6
 8000c38:	e06c      	b.n	8000d14 <__aeabi_fsub+0x228>
 8000c3a:	2900      	cmp	r1, #0
 8000c3c:	d0cc      	beq.n	8000bd8 <__aeabi_fsub+0xec>
 8000c3e:	1e5a      	subs	r2, r3, #1
 8000c40:	2b01      	cmp	r3, #1
 8000c42:	d02b      	beq.n	8000c9c <__aeabi_fsub+0x1b0>
 8000c44:	2bff      	cmp	r3, #255	@ 0xff
 8000c46:	d062      	beq.n	8000d0e <__aeabi_fsub+0x222>
 8000c48:	0013      	movs	r3, r2
 8000c4a:	e773      	b.n	8000b34 <__aeabi_fsub+0x48>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	d0c3      	beq.n	8000bd8 <__aeabi_fsub+0xec>
 8000c50:	1e5a      	subs	r2, r3, #1
 8000c52:	2b01      	cmp	r3, #1
 8000c54:	d100      	bne.n	8000c58 <__aeabi_fsub+0x16c>
 8000c56:	e11e      	b.n	8000e96 <__aeabi_fsub+0x3aa>
 8000c58:	2bff      	cmp	r3, #255	@ 0xff
 8000c5a:	d058      	beq.n	8000d0e <__aeabi_fsub+0x222>
 8000c5c:	0013      	movs	r3, r2
 8000c5e:	e7b4      	b.n	8000bca <__aeabi_fsub+0xde>
 8000c60:	22fe      	movs	r2, #254	@ 0xfe
 8000c62:	1c6b      	adds	r3, r5, #1
 8000c64:	421a      	tst	r2, r3
 8000c66:	d10d      	bne.n	8000c84 <__aeabi_fsub+0x198>
 8000c68:	2d00      	cmp	r5, #0
 8000c6a:	d060      	beq.n	8000d2e <__aeabi_fsub+0x242>
 8000c6c:	4663      	mov	r3, ip
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d000      	beq.n	8000c74 <__aeabi_fsub+0x188>
 8000c72:	e120      	b.n	8000eb6 <__aeabi_fsub+0x3ca>
 8000c74:	2900      	cmp	r1, #0
 8000c76:	d000      	beq.n	8000c7a <__aeabi_fsub+0x18e>
 8000c78:	e128      	b.n	8000ecc <__aeabi_fsub+0x3e0>
 8000c7a:	2280      	movs	r2, #128	@ 0x80
 8000c7c:	2400      	movs	r4, #0
 8000c7e:	20ff      	movs	r0, #255	@ 0xff
 8000c80:	03d2      	lsls	r2, r2, #15
 8000c82:	e78f      	b.n	8000ba4 <__aeabi_fsub+0xb8>
 8000c84:	4663      	mov	r3, ip
 8000c86:	1a5f      	subs	r7, r3, r1
 8000c88:	017b      	lsls	r3, r7, #5
 8000c8a:	d500      	bpl.n	8000c8e <__aeabi_fsub+0x1a2>
 8000c8c:	e0fe      	b.n	8000e8c <__aeabi_fsub+0x3a0>
 8000c8e:	2f00      	cmp	r7, #0
 8000c90:	d000      	beq.n	8000c94 <__aeabi_fsub+0x1a8>
 8000c92:	e765      	b.n	8000b60 <__aeabi_fsub+0x74>
 8000c94:	2400      	movs	r4, #0
 8000c96:	2000      	movs	r0, #0
 8000c98:	2200      	movs	r2, #0
 8000c9a:	e783      	b.n	8000ba4 <__aeabi_fsub+0xb8>
 8000c9c:	4663      	mov	r3, ip
 8000c9e:	1a59      	subs	r1, r3, r1
 8000ca0:	014b      	lsls	r3, r1, #5
 8000ca2:	d400      	bmi.n	8000ca6 <__aeabi_fsub+0x1ba>
 8000ca4:	e119      	b.n	8000eda <__aeabi_fsub+0x3ee>
 8000ca6:	018f      	lsls	r7, r1, #6
 8000ca8:	09bf      	lsrs	r7, r7, #6
 8000caa:	0038      	movs	r0, r7
 8000cac:	f000 f9f2 	bl	8001094 <__clzsi2>
 8000cb0:	003b      	movs	r3, r7
 8000cb2:	3805      	subs	r0, #5
 8000cb4:	4083      	lsls	r3, r0
 8000cb6:	2501      	movs	r5, #1
 8000cb8:	2220      	movs	r2, #32
 8000cba:	1b40      	subs	r0, r0, r5
 8000cbc:	3001      	adds	r0, #1
 8000cbe:	1a12      	subs	r2, r2, r0
 8000cc0:	0019      	movs	r1, r3
 8000cc2:	4093      	lsls	r3, r2
 8000cc4:	40c1      	lsrs	r1, r0
 8000cc6:	1e5a      	subs	r2, r3, #1
 8000cc8:	4193      	sbcs	r3, r2
 8000cca:	4319      	orrs	r1, r3
 8000ccc:	468c      	mov	ip, r1
 8000cce:	1e0b      	subs	r3, r1, #0
 8000cd0:	d0e1      	beq.n	8000c96 <__aeabi_fsub+0x1aa>
 8000cd2:	075b      	lsls	r3, r3, #29
 8000cd4:	d100      	bne.n	8000cd8 <__aeabi_fsub+0x1ec>
 8000cd6:	e152      	b.n	8000f7e <__aeabi_fsub+0x492>
 8000cd8:	230f      	movs	r3, #15
 8000cda:	2500      	movs	r5, #0
 8000cdc:	400b      	ands	r3, r1
 8000cde:	2b04      	cmp	r3, #4
 8000ce0:	d000      	beq.n	8000ce4 <__aeabi_fsub+0x1f8>
 8000ce2:	e752      	b.n	8000b8a <__aeabi_fsub+0x9e>
 8000ce4:	2001      	movs	r0, #1
 8000ce6:	014a      	lsls	r2, r1, #5
 8000ce8:	d400      	bmi.n	8000cec <__aeabi_fsub+0x200>
 8000cea:	e092      	b.n	8000e12 <__aeabi_fsub+0x326>
 8000cec:	b2c0      	uxtb	r0, r0
 8000cee:	4663      	mov	r3, ip
 8000cf0:	019a      	lsls	r2, r3, #6
 8000cf2:	0a52      	lsrs	r2, r2, #9
 8000cf4:	e756      	b.n	8000ba4 <__aeabi_fsub+0xb8>
 8000cf6:	4663      	mov	r3, ip
 8000cf8:	075b      	lsls	r3, r3, #29
 8000cfa:	d005      	beq.n	8000d08 <__aeabi_fsub+0x21c>
 8000cfc:	230f      	movs	r3, #15
 8000cfe:	4662      	mov	r2, ip
 8000d00:	4013      	ands	r3, r2
 8000d02:	2b04      	cmp	r3, #4
 8000d04:	d000      	beq.n	8000d08 <__aeabi_fsub+0x21c>
 8000d06:	e740      	b.n	8000b8a <__aeabi_fsub+0x9e>
 8000d08:	002b      	movs	r3, r5
 8000d0a:	e765      	b.n	8000bd8 <__aeabi_fsub+0xec>
 8000d0c:	0007      	movs	r7, r0
 8000d0e:	2f00      	cmp	r7, #0
 8000d10:	d100      	bne.n	8000d14 <__aeabi_fsub+0x228>
 8000d12:	e745      	b.n	8000ba0 <__aeabi_fsub+0xb4>
 8000d14:	2280      	movs	r2, #128	@ 0x80
 8000d16:	03d2      	lsls	r2, r2, #15
 8000d18:	433a      	orrs	r2, r7
 8000d1a:	0252      	lsls	r2, r2, #9
 8000d1c:	20ff      	movs	r0, #255	@ 0xff
 8000d1e:	0a52      	lsrs	r2, r2, #9
 8000d20:	e740      	b.n	8000ba4 <__aeabi_fsub+0xb8>
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d179      	bne.n	8000e1a <__aeabi_fsub+0x32e>
 8000d26:	22fe      	movs	r2, #254	@ 0xfe
 8000d28:	1c6b      	adds	r3, r5, #1
 8000d2a:	421a      	tst	r2, r3
 8000d2c:	d1aa      	bne.n	8000c84 <__aeabi_fsub+0x198>
 8000d2e:	4663      	mov	r3, ip
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d100      	bne.n	8000d36 <__aeabi_fsub+0x24a>
 8000d34:	e0f5      	b.n	8000f22 <__aeabi_fsub+0x436>
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d100      	bne.n	8000d3c <__aeabi_fsub+0x250>
 8000d3a:	e0d1      	b.n	8000ee0 <__aeabi_fsub+0x3f4>
 8000d3c:	1a5f      	subs	r7, r3, r1
 8000d3e:	2380      	movs	r3, #128	@ 0x80
 8000d40:	04db      	lsls	r3, r3, #19
 8000d42:	421f      	tst	r7, r3
 8000d44:	d100      	bne.n	8000d48 <__aeabi_fsub+0x25c>
 8000d46:	e10e      	b.n	8000f66 <__aeabi_fsub+0x47a>
 8000d48:	4662      	mov	r2, ip
 8000d4a:	2401      	movs	r4, #1
 8000d4c:	1a8a      	subs	r2, r1, r2
 8000d4e:	4694      	mov	ip, r2
 8000d50:	2000      	movs	r0, #0
 8000d52:	4034      	ands	r4, r6
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	d100      	bne.n	8000d5a <__aeabi_fsub+0x26e>
 8000d58:	e724      	b.n	8000ba4 <__aeabi_fsub+0xb8>
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	421a      	tst	r2, r3
 8000d5e:	d1c6      	bne.n	8000cee <__aeabi_fsub+0x202>
 8000d60:	2300      	movs	r3, #0
 8000d62:	08d7      	lsrs	r7, r2, #3
 8000d64:	e73d      	b.n	8000be2 <__aeabi_fsub+0xf6>
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d017      	beq.n	8000d9a <__aeabi_fsub+0x2ae>
 8000d6a:	2d00      	cmp	r5, #0
 8000d6c:	d000      	beq.n	8000d70 <__aeabi_fsub+0x284>
 8000d6e:	e0af      	b.n	8000ed0 <__aeabi_fsub+0x3e4>
 8000d70:	23ff      	movs	r3, #255	@ 0xff
 8000d72:	4665      	mov	r5, ip
 8000d74:	2d00      	cmp	r5, #0
 8000d76:	d100      	bne.n	8000d7a <__aeabi_fsub+0x28e>
 8000d78:	e0ad      	b.n	8000ed6 <__aeabi_fsub+0x3ea>
 8000d7a:	1e5e      	subs	r6, r3, #1
 8000d7c:	2b01      	cmp	r3, #1
 8000d7e:	d100      	bne.n	8000d82 <__aeabi_fsub+0x296>
 8000d80:	e089      	b.n	8000e96 <__aeabi_fsub+0x3aa>
 8000d82:	2bff      	cmp	r3, #255	@ 0xff
 8000d84:	d0c2      	beq.n	8000d0c <__aeabi_fsub+0x220>
 8000d86:	2e1b      	cmp	r6, #27
 8000d88:	dc00      	bgt.n	8000d8c <__aeabi_fsub+0x2a0>
 8000d8a:	e0ab      	b.n	8000ee4 <__aeabi_fsub+0x3f8>
 8000d8c:	1d4b      	adds	r3, r1, #5
 8000d8e:	469c      	mov	ip, r3
 8000d90:	0013      	movs	r3, r2
 8000d92:	e721      	b.n	8000bd8 <__aeabi_fsub+0xec>
 8000d94:	464b      	mov	r3, r9
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d170      	bne.n	8000e7c <__aeabi_fsub+0x390>
 8000d9a:	22fe      	movs	r2, #254	@ 0xfe
 8000d9c:	1c6b      	adds	r3, r5, #1
 8000d9e:	421a      	tst	r2, r3
 8000da0:	d15e      	bne.n	8000e60 <__aeabi_fsub+0x374>
 8000da2:	2d00      	cmp	r5, #0
 8000da4:	d000      	beq.n	8000da8 <__aeabi_fsub+0x2bc>
 8000da6:	e0c3      	b.n	8000f30 <__aeabi_fsub+0x444>
 8000da8:	4663      	mov	r3, ip
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d100      	bne.n	8000db0 <__aeabi_fsub+0x2c4>
 8000dae:	e0d0      	b.n	8000f52 <__aeabi_fsub+0x466>
 8000db0:	2900      	cmp	r1, #0
 8000db2:	d100      	bne.n	8000db6 <__aeabi_fsub+0x2ca>
 8000db4:	e094      	b.n	8000ee0 <__aeabi_fsub+0x3f4>
 8000db6:	000a      	movs	r2, r1
 8000db8:	4462      	add	r2, ip
 8000dba:	0153      	lsls	r3, r2, #5
 8000dbc:	d400      	bmi.n	8000dc0 <__aeabi_fsub+0x2d4>
 8000dbe:	e0d8      	b.n	8000f72 <__aeabi_fsub+0x486>
 8000dc0:	0192      	lsls	r2, r2, #6
 8000dc2:	2001      	movs	r0, #1
 8000dc4:	0a52      	lsrs	r2, r2, #9
 8000dc6:	e6ed      	b.n	8000ba4 <__aeabi_fsub+0xb8>
 8000dc8:	0008      	movs	r0, r1
 8000dca:	2220      	movs	r2, #32
 8000dcc:	40d8      	lsrs	r0, r3
 8000dce:	1ad3      	subs	r3, r2, r3
 8000dd0:	4099      	lsls	r1, r3
 8000dd2:	000b      	movs	r3, r1
 8000dd4:	1e5a      	subs	r2, r3, #1
 8000dd6:	4193      	sbcs	r3, r2
 8000dd8:	4303      	orrs	r3, r0
 8000dda:	449c      	add	ip, r3
 8000ddc:	4663      	mov	r3, ip
 8000dde:	015b      	lsls	r3, r3, #5
 8000de0:	d589      	bpl.n	8000cf6 <__aeabi_fsub+0x20a>
 8000de2:	3501      	adds	r5, #1
 8000de4:	2dff      	cmp	r5, #255	@ 0xff
 8000de6:	d100      	bne.n	8000dea <__aeabi_fsub+0x2fe>
 8000de8:	e6da      	b.n	8000ba0 <__aeabi_fsub+0xb4>
 8000dea:	4662      	mov	r2, ip
 8000dec:	2301      	movs	r3, #1
 8000dee:	4919      	ldr	r1, [pc, #100]	@ (8000e54 <__aeabi_fsub+0x368>)
 8000df0:	4013      	ands	r3, r2
 8000df2:	0852      	lsrs	r2, r2, #1
 8000df4:	400a      	ands	r2, r1
 8000df6:	431a      	orrs	r2, r3
 8000df8:	0013      	movs	r3, r2
 8000dfa:	4694      	mov	ip, r2
 8000dfc:	075b      	lsls	r3, r3, #29
 8000dfe:	d004      	beq.n	8000e0a <__aeabi_fsub+0x31e>
 8000e00:	230f      	movs	r3, #15
 8000e02:	4013      	ands	r3, r2
 8000e04:	2b04      	cmp	r3, #4
 8000e06:	d000      	beq.n	8000e0a <__aeabi_fsub+0x31e>
 8000e08:	e6bf      	b.n	8000b8a <__aeabi_fsub+0x9e>
 8000e0a:	4663      	mov	r3, ip
 8000e0c:	015b      	lsls	r3, r3, #5
 8000e0e:	d500      	bpl.n	8000e12 <__aeabi_fsub+0x326>
 8000e10:	e6c2      	b.n	8000b98 <__aeabi_fsub+0xac>
 8000e12:	4663      	mov	r3, ip
 8000e14:	08df      	lsrs	r7, r3, #3
 8000e16:	002b      	movs	r3, r5
 8000e18:	e6e3      	b.n	8000be2 <__aeabi_fsub+0xf6>
 8000e1a:	1b53      	subs	r3, r2, r5
 8000e1c:	2d00      	cmp	r5, #0
 8000e1e:	d100      	bne.n	8000e22 <__aeabi_fsub+0x336>
 8000e20:	e6f4      	b.n	8000c0c <__aeabi_fsub+0x120>
 8000e22:	2080      	movs	r0, #128	@ 0x80
 8000e24:	4664      	mov	r4, ip
 8000e26:	04c0      	lsls	r0, r0, #19
 8000e28:	4304      	orrs	r4, r0
 8000e2a:	46a4      	mov	ip, r4
 8000e2c:	0034      	movs	r4, r6
 8000e2e:	2001      	movs	r0, #1
 8000e30:	2b1b      	cmp	r3, #27
 8000e32:	dc09      	bgt.n	8000e48 <__aeabi_fsub+0x35c>
 8000e34:	2520      	movs	r5, #32
 8000e36:	4660      	mov	r0, ip
 8000e38:	40d8      	lsrs	r0, r3
 8000e3a:	1aeb      	subs	r3, r5, r3
 8000e3c:	4665      	mov	r5, ip
 8000e3e:	409d      	lsls	r5, r3
 8000e40:	002b      	movs	r3, r5
 8000e42:	1e5d      	subs	r5, r3, #1
 8000e44:	41ab      	sbcs	r3, r5
 8000e46:	4318      	orrs	r0, r3
 8000e48:	1a0b      	subs	r3, r1, r0
 8000e4a:	469c      	mov	ip, r3
 8000e4c:	0015      	movs	r5, r2
 8000e4e:	e680      	b.n	8000b52 <__aeabi_fsub+0x66>
 8000e50:	fbffffff 	.word	0xfbffffff
 8000e54:	7dffffff 	.word	0x7dffffff
 8000e58:	22fe      	movs	r2, #254	@ 0xfe
 8000e5a:	1c6b      	adds	r3, r5, #1
 8000e5c:	4213      	tst	r3, r2
 8000e5e:	d0a3      	beq.n	8000da8 <__aeabi_fsub+0x2bc>
 8000e60:	2bff      	cmp	r3, #255	@ 0xff
 8000e62:	d100      	bne.n	8000e66 <__aeabi_fsub+0x37a>
 8000e64:	e69c      	b.n	8000ba0 <__aeabi_fsub+0xb4>
 8000e66:	4461      	add	r1, ip
 8000e68:	0849      	lsrs	r1, r1, #1
 8000e6a:	074a      	lsls	r2, r1, #29
 8000e6c:	d049      	beq.n	8000f02 <__aeabi_fsub+0x416>
 8000e6e:	220f      	movs	r2, #15
 8000e70:	400a      	ands	r2, r1
 8000e72:	2a04      	cmp	r2, #4
 8000e74:	d045      	beq.n	8000f02 <__aeabi_fsub+0x416>
 8000e76:	1d0a      	adds	r2, r1, #4
 8000e78:	4694      	mov	ip, r2
 8000e7a:	e6ad      	b.n	8000bd8 <__aeabi_fsub+0xec>
 8000e7c:	2d00      	cmp	r5, #0
 8000e7e:	d100      	bne.n	8000e82 <__aeabi_fsub+0x396>
 8000e80:	e776      	b.n	8000d70 <__aeabi_fsub+0x284>
 8000e82:	e68d      	b.n	8000ba0 <__aeabi_fsub+0xb4>
 8000e84:	0034      	movs	r4, r6
 8000e86:	20ff      	movs	r0, #255	@ 0xff
 8000e88:	2200      	movs	r2, #0
 8000e8a:	e68b      	b.n	8000ba4 <__aeabi_fsub+0xb8>
 8000e8c:	4663      	mov	r3, ip
 8000e8e:	2401      	movs	r4, #1
 8000e90:	1acf      	subs	r7, r1, r3
 8000e92:	4034      	ands	r4, r6
 8000e94:	e664      	b.n	8000b60 <__aeabi_fsub+0x74>
 8000e96:	4461      	add	r1, ip
 8000e98:	014b      	lsls	r3, r1, #5
 8000e9a:	d56d      	bpl.n	8000f78 <__aeabi_fsub+0x48c>
 8000e9c:	0848      	lsrs	r0, r1, #1
 8000e9e:	4944      	ldr	r1, [pc, #272]	@ (8000fb0 <__aeabi_fsub+0x4c4>)
 8000ea0:	4001      	ands	r1, r0
 8000ea2:	0743      	lsls	r3, r0, #29
 8000ea4:	d02c      	beq.n	8000f00 <__aeabi_fsub+0x414>
 8000ea6:	230f      	movs	r3, #15
 8000ea8:	4003      	ands	r3, r0
 8000eaa:	2b04      	cmp	r3, #4
 8000eac:	d028      	beq.n	8000f00 <__aeabi_fsub+0x414>
 8000eae:	1d0b      	adds	r3, r1, #4
 8000eb0:	469c      	mov	ip, r3
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	e690      	b.n	8000bd8 <__aeabi_fsub+0xec>
 8000eb6:	2900      	cmp	r1, #0
 8000eb8:	d100      	bne.n	8000ebc <__aeabi_fsub+0x3d0>
 8000eba:	e72b      	b.n	8000d14 <__aeabi_fsub+0x228>
 8000ebc:	2380      	movs	r3, #128	@ 0x80
 8000ebe:	03db      	lsls	r3, r3, #15
 8000ec0:	429f      	cmp	r7, r3
 8000ec2:	d200      	bcs.n	8000ec6 <__aeabi_fsub+0x3da>
 8000ec4:	e726      	b.n	8000d14 <__aeabi_fsub+0x228>
 8000ec6:	4298      	cmp	r0, r3
 8000ec8:	d300      	bcc.n	8000ecc <__aeabi_fsub+0x3e0>
 8000eca:	e723      	b.n	8000d14 <__aeabi_fsub+0x228>
 8000ecc:	2401      	movs	r4, #1
 8000ece:	4034      	ands	r4, r6
 8000ed0:	0007      	movs	r7, r0
 8000ed2:	e71f      	b.n	8000d14 <__aeabi_fsub+0x228>
 8000ed4:	0034      	movs	r4, r6
 8000ed6:	468c      	mov	ip, r1
 8000ed8:	e67e      	b.n	8000bd8 <__aeabi_fsub+0xec>
 8000eda:	2301      	movs	r3, #1
 8000edc:	08cf      	lsrs	r7, r1, #3
 8000ede:	e680      	b.n	8000be2 <__aeabi_fsub+0xf6>
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	e67e      	b.n	8000be2 <__aeabi_fsub+0xf6>
 8000ee4:	2020      	movs	r0, #32
 8000ee6:	4665      	mov	r5, ip
 8000ee8:	1b80      	subs	r0, r0, r6
 8000eea:	4085      	lsls	r5, r0
 8000eec:	4663      	mov	r3, ip
 8000eee:	0028      	movs	r0, r5
 8000ef0:	40f3      	lsrs	r3, r6
 8000ef2:	1e45      	subs	r5, r0, #1
 8000ef4:	41a8      	sbcs	r0, r5
 8000ef6:	4303      	orrs	r3, r0
 8000ef8:	469c      	mov	ip, r3
 8000efa:	0015      	movs	r5, r2
 8000efc:	448c      	add	ip, r1
 8000efe:	e76d      	b.n	8000ddc <__aeabi_fsub+0x2f0>
 8000f00:	2302      	movs	r3, #2
 8000f02:	08cf      	lsrs	r7, r1, #3
 8000f04:	e66d      	b.n	8000be2 <__aeabi_fsub+0xf6>
 8000f06:	1b0f      	subs	r7, r1, r4
 8000f08:	017b      	lsls	r3, r7, #5
 8000f0a:	d528      	bpl.n	8000f5e <__aeabi_fsub+0x472>
 8000f0c:	01bf      	lsls	r7, r7, #6
 8000f0e:	09bf      	lsrs	r7, r7, #6
 8000f10:	0038      	movs	r0, r7
 8000f12:	f000 f8bf 	bl	8001094 <__clzsi2>
 8000f16:	003b      	movs	r3, r7
 8000f18:	3805      	subs	r0, #5
 8000f1a:	4083      	lsls	r3, r0
 8000f1c:	0034      	movs	r4, r6
 8000f1e:	2501      	movs	r5, #1
 8000f20:	e6ca      	b.n	8000cb8 <__aeabi_fsub+0x1cc>
 8000f22:	2900      	cmp	r1, #0
 8000f24:	d100      	bne.n	8000f28 <__aeabi_fsub+0x43c>
 8000f26:	e6b5      	b.n	8000c94 <__aeabi_fsub+0x1a8>
 8000f28:	2401      	movs	r4, #1
 8000f2a:	0007      	movs	r7, r0
 8000f2c:	4034      	ands	r4, r6
 8000f2e:	e658      	b.n	8000be2 <__aeabi_fsub+0xf6>
 8000f30:	4663      	mov	r3, ip
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d100      	bne.n	8000f38 <__aeabi_fsub+0x44c>
 8000f36:	e6e9      	b.n	8000d0c <__aeabi_fsub+0x220>
 8000f38:	2900      	cmp	r1, #0
 8000f3a:	d100      	bne.n	8000f3e <__aeabi_fsub+0x452>
 8000f3c:	e6ea      	b.n	8000d14 <__aeabi_fsub+0x228>
 8000f3e:	2380      	movs	r3, #128	@ 0x80
 8000f40:	03db      	lsls	r3, r3, #15
 8000f42:	429f      	cmp	r7, r3
 8000f44:	d200      	bcs.n	8000f48 <__aeabi_fsub+0x45c>
 8000f46:	e6e5      	b.n	8000d14 <__aeabi_fsub+0x228>
 8000f48:	4298      	cmp	r0, r3
 8000f4a:	d300      	bcc.n	8000f4e <__aeabi_fsub+0x462>
 8000f4c:	e6e2      	b.n	8000d14 <__aeabi_fsub+0x228>
 8000f4e:	0007      	movs	r7, r0
 8000f50:	e6e0      	b.n	8000d14 <__aeabi_fsub+0x228>
 8000f52:	2900      	cmp	r1, #0
 8000f54:	d100      	bne.n	8000f58 <__aeabi_fsub+0x46c>
 8000f56:	e69e      	b.n	8000c96 <__aeabi_fsub+0x1aa>
 8000f58:	2300      	movs	r3, #0
 8000f5a:	08cf      	lsrs	r7, r1, #3
 8000f5c:	e641      	b.n	8000be2 <__aeabi_fsub+0xf6>
 8000f5e:	0034      	movs	r4, r6
 8000f60:	2301      	movs	r3, #1
 8000f62:	08ff      	lsrs	r7, r7, #3
 8000f64:	e63d      	b.n	8000be2 <__aeabi_fsub+0xf6>
 8000f66:	2f00      	cmp	r7, #0
 8000f68:	d100      	bne.n	8000f6c <__aeabi_fsub+0x480>
 8000f6a:	e693      	b.n	8000c94 <__aeabi_fsub+0x1a8>
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	08ff      	lsrs	r7, r7, #3
 8000f70:	e637      	b.n	8000be2 <__aeabi_fsub+0xf6>
 8000f72:	2300      	movs	r3, #0
 8000f74:	08d7      	lsrs	r7, r2, #3
 8000f76:	e634      	b.n	8000be2 <__aeabi_fsub+0xf6>
 8000f78:	2301      	movs	r3, #1
 8000f7a:	08cf      	lsrs	r7, r1, #3
 8000f7c:	e631      	b.n	8000be2 <__aeabi_fsub+0xf6>
 8000f7e:	2280      	movs	r2, #128	@ 0x80
 8000f80:	000b      	movs	r3, r1
 8000f82:	04d2      	lsls	r2, r2, #19
 8000f84:	2001      	movs	r0, #1
 8000f86:	4013      	ands	r3, r2
 8000f88:	4211      	tst	r1, r2
 8000f8a:	d000      	beq.n	8000f8e <__aeabi_fsub+0x4a2>
 8000f8c:	e6ae      	b.n	8000cec <__aeabi_fsub+0x200>
 8000f8e:	08cf      	lsrs	r7, r1, #3
 8000f90:	e627      	b.n	8000be2 <__aeabi_fsub+0xf6>
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d100      	bne.n	8000f98 <__aeabi_fsub+0x4ac>
 8000f96:	e75f      	b.n	8000e58 <__aeabi_fsub+0x36c>
 8000f98:	1b56      	subs	r6, r2, r5
 8000f9a:	2d00      	cmp	r5, #0
 8000f9c:	d101      	bne.n	8000fa2 <__aeabi_fsub+0x4b6>
 8000f9e:	0033      	movs	r3, r6
 8000fa0:	e6e7      	b.n	8000d72 <__aeabi_fsub+0x286>
 8000fa2:	2380      	movs	r3, #128	@ 0x80
 8000fa4:	4660      	mov	r0, ip
 8000fa6:	04db      	lsls	r3, r3, #19
 8000fa8:	4318      	orrs	r0, r3
 8000faa:	4684      	mov	ip, r0
 8000fac:	e6eb      	b.n	8000d86 <__aeabi_fsub+0x29a>
 8000fae:	46c0      	nop			@ (mov r8, r8)
 8000fb0:	7dffffff 	.word	0x7dffffff

08000fb4 <__aeabi_f2iz>:
 8000fb4:	0241      	lsls	r1, r0, #9
 8000fb6:	0042      	lsls	r2, r0, #1
 8000fb8:	0fc3      	lsrs	r3, r0, #31
 8000fba:	0a49      	lsrs	r1, r1, #9
 8000fbc:	2000      	movs	r0, #0
 8000fbe:	0e12      	lsrs	r2, r2, #24
 8000fc0:	2a7e      	cmp	r2, #126	@ 0x7e
 8000fc2:	dd03      	ble.n	8000fcc <__aeabi_f2iz+0x18>
 8000fc4:	2a9d      	cmp	r2, #157	@ 0x9d
 8000fc6:	dd02      	ble.n	8000fce <__aeabi_f2iz+0x1a>
 8000fc8:	4a09      	ldr	r2, [pc, #36]	@ (8000ff0 <__aeabi_f2iz+0x3c>)
 8000fca:	1898      	adds	r0, r3, r2
 8000fcc:	4770      	bx	lr
 8000fce:	2080      	movs	r0, #128	@ 0x80
 8000fd0:	0400      	lsls	r0, r0, #16
 8000fd2:	4301      	orrs	r1, r0
 8000fd4:	2a95      	cmp	r2, #149	@ 0x95
 8000fd6:	dc07      	bgt.n	8000fe8 <__aeabi_f2iz+0x34>
 8000fd8:	2096      	movs	r0, #150	@ 0x96
 8000fda:	1a82      	subs	r2, r0, r2
 8000fdc:	40d1      	lsrs	r1, r2
 8000fde:	4248      	negs	r0, r1
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d1f3      	bne.n	8000fcc <__aeabi_f2iz+0x18>
 8000fe4:	0008      	movs	r0, r1
 8000fe6:	e7f1      	b.n	8000fcc <__aeabi_f2iz+0x18>
 8000fe8:	3a96      	subs	r2, #150	@ 0x96
 8000fea:	4091      	lsls	r1, r2
 8000fec:	e7f7      	b.n	8000fde <__aeabi_f2iz+0x2a>
 8000fee:	46c0      	nop			@ (mov r8, r8)
 8000ff0:	7fffffff 	.word	0x7fffffff

08000ff4 <__aeabi_i2f>:
 8000ff4:	b570      	push	{r4, r5, r6, lr}
 8000ff6:	2800      	cmp	r0, #0
 8000ff8:	d012      	beq.n	8001020 <__aeabi_i2f+0x2c>
 8000ffa:	17c3      	asrs	r3, r0, #31
 8000ffc:	18c5      	adds	r5, r0, r3
 8000ffe:	405d      	eors	r5, r3
 8001000:	0fc4      	lsrs	r4, r0, #31
 8001002:	0028      	movs	r0, r5
 8001004:	f000 f846 	bl	8001094 <__clzsi2>
 8001008:	239e      	movs	r3, #158	@ 0x9e
 800100a:	1a1b      	subs	r3, r3, r0
 800100c:	2b96      	cmp	r3, #150	@ 0x96
 800100e:	dc0f      	bgt.n	8001030 <__aeabi_i2f+0x3c>
 8001010:	2808      	cmp	r0, #8
 8001012:	d038      	beq.n	8001086 <__aeabi_i2f+0x92>
 8001014:	3808      	subs	r0, #8
 8001016:	4085      	lsls	r5, r0
 8001018:	026d      	lsls	r5, r5, #9
 800101a:	0a6d      	lsrs	r5, r5, #9
 800101c:	b2d8      	uxtb	r0, r3
 800101e:	e002      	b.n	8001026 <__aeabi_i2f+0x32>
 8001020:	2400      	movs	r4, #0
 8001022:	2000      	movs	r0, #0
 8001024:	2500      	movs	r5, #0
 8001026:	05c0      	lsls	r0, r0, #23
 8001028:	4328      	orrs	r0, r5
 800102a:	07e4      	lsls	r4, r4, #31
 800102c:	4320      	orrs	r0, r4
 800102e:	bd70      	pop	{r4, r5, r6, pc}
 8001030:	2b99      	cmp	r3, #153	@ 0x99
 8001032:	dc14      	bgt.n	800105e <__aeabi_i2f+0x6a>
 8001034:	1f42      	subs	r2, r0, #5
 8001036:	4095      	lsls	r5, r2
 8001038:	002a      	movs	r2, r5
 800103a:	4915      	ldr	r1, [pc, #84]	@ (8001090 <__aeabi_i2f+0x9c>)
 800103c:	4011      	ands	r1, r2
 800103e:	0755      	lsls	r5, r2, #29
 8001040:	d01c      	beq.n	800107c <__aeabi_i2f+0x88>
 8001042:	250f      	movs	r5, #15
 8001044:	402a      	ands	r2, r5
 8001046:	2a04      	cmp	r2, #4
 8001048:	d018      	beq.n	800107c <__aeabi_i2f+0x88>
 800104a:	3104      	adds	r1, #4
 800104c:	08ca      	lsrs	r2, r1, #3
 800104e:	0149      	lsls	r1, r1, #5
 8001050:	d515      	bpl.n	800107e <__aeabi_i2f+0x8a>
 8001052:	239f      	movs	r3, #159	@ 0x9f
 8001054:	0252      	lsls	r2, r2, #9
 8001056:	1a18      	subs	r0, r3, r0
 8001058:	0a55      	lsrs	r5, r2, #9
 800105a:	b2c0      	uxtb	r0, r0
 800105c:	e7e3      	b.n	8001026 <__aeabi_i2f+0x32>
 800105e:	2205      	movs	r2, #5
 8001060:	0029      	movs	r1, r5
 8001062:	1a12      	subs	r2, r2, r0
 8001064:	40d1      	lsrs	r1, r2
 8001066:	0002      	movs	r2, r0
 8001068:	321b      	adds	r2, #27
 800106a:	4095      	lsls	r5, r2
 800106c:	002a      	movs	r2, r5
 800106e:	1e55      	subs	r5, r2, #1
 8001070:	41aa      	sbcs	r2, r5
 8001072:	430a      	orrs	r2, r1
 8001074:	4906      	ldr	r1, [pc, #24]	@ (8001090 <__aeabi_i2f+0x9c>)
 8001076:	4011      	ands	r1, r2
 8001078:	0755      	lsls	r5, r2, #29
 800107a:	d1e2      	bne.n	8001042 <__aeabi_i2f+0x4e>
 800107c:	08ca      	lsrs	r2, r1, #3
 800107e:	0252      	lsls	r2, r2, #9
 8001080:	0a55      	lsrs	r5, r2, #9
 8001082:	b2d8      	uxtb	r0, r3
 8001084:	e7cf      	b.n	8001026 <__aeabi_i2f+0x32>
 8001086:	026d      	lsls	r5, r5, #9
 8001088:	0a6d      	lsrs	r5, r5, #9
 800108a:	308e      	adds	r0, #142	@ 0x8e
 800108c:	e7cb      	b.n	8001026 <__aeabi_i2f+0x32>
 800108e:	46c0      	nop			@ (mov r8, r8)
 8001090:	fbffffff 	.word	0xfbffffff

08001094 <__clzsi2>:
 8001094:	211c      	movs	r1, #28
 8001096:	2301      	movs	r3, #1
 8001098:	041b      	lsls	r3, r3, #16
 800109a:	4298      	cmp	r0, r3
 800109c:	d301      	bcc.n	80010a2 <__clzsi2+0xe>
 800109e:	0c00      	lsrs	r0, r0, #16
 80010a0:	3910      	subs	r1, #16
 80010a2:	0a1b      	lsrs	r3, r3, #8
 80010a4:	4298      	cmp	r0, r3
 80010a6:	d301      	bcc.n	80010ac <__clzsi2+0x18>
 80010a8:	0a00      	lsrs	r0, r0, #8
 80010aa:	3908      	subs	r1, #8
 80010ac:	091b      	lsrs	r3, r3, #4
 80010ae:	4298      	cmp	r0, r3
 80010b0:	d301      	bcc.n	80010b6 <__clzsi2+0x22>
 80010b2:	0900      	lsrs	r0, r0, #4
 80010b4:	3904      	subs	r1, #4
 80010b6:	a202      	add	r2, pc, #8	@ (adr r2, 80010c0 <__clzsi2+0x2c>)
 80010b8:	5c10      	ldrb	r0, [r2, r0]
 80010ba:	1840      	adds	r0, r0, r1
 80010bc:	4770      	bx	lr
 80010be:	46c0      	nop			@ (mov r8, r8)
 80010c0:	02020304 	.word	0x02020304
 80010c4:	01010101 	.word	0x01010101
	...

080010d0 <initDMAadc>:
uint16_t adcChannels[3];
uint16_t battValue = 0;
uint16_t pot1Value = 0;
uint16_t pot2Value = 0;

void initDMAadc(){
 80010d0:	b510      	push	{r4, lr}
	HAL_ADCEx_Calibration_Start(&hadc);
 80010d2:	4c06      	ldr	r4, [pc, #24]	@ (80010ec <initDMAadc+0x1c>)
 80010d4:	0020      	movs	r0, r4
 80010d6:	f002 f97b 	bl	80033d0 <HAL_ADCEx_Calibration_Start>
	HAL_Delay(50);
 80010da:	2032      	movs	r0, #50	@ 0x32
 80010dc:	f001 ff68 	bl	8002fb0 <HAL_Delay>
	HAL_ADC_Start_DMA(&hadc, (uint32_t*) adcChannels, 3);
 80010e0:	2203      	movs	r2, #3
 80010e2:	0020      	movs	r0, r4
 80010e4:	4902      	ldr	r1, [pc, #8]	@ (80010f0 <initDMAadc+0x20>)
 80010e6:	f002 f867 	bl	80031b8 <HAL_ADC_Start_DMA>
}
 80010ea:	bd10      	pop	{r4, pc}
 80010ec:	20002410 	.word	0x20002410
 80010f0:	20000216 	.word	0x20000216

080010f4 <DMAadcUpdate>:

void DMAadcUpdate(){
 80010f4:	b510      	push	{r4, lr}
	HAL_ADC_Start_DMA(&hadc, (uint32_t*) adcChannels, 3);
 80010f6:	2203      	movs	r2, #3
 80010f8:	4902      	ldr	r1, [pc, #8]	@ (8001104 <DMAadcUpdate+0x10>)
 80010fa:	4803      	ldr	r0, [pc, #12]	@ (8001108 <DMAadcUpdate+0x14>)
 80010fc:	f002 f85c 	bl	80031b8 <HAL_ADC_Start_DMA>
}
 8001100:	bd10      	pop	{r4, pc}
 8001102:	46c0      	nop			@ (mov r8, r8)
 8001104:	20000216 	.word	0x20000216
 8001108:	20002410 	.word	0x20002410

0800110c <DMAadcGetch>:

uint16_t DMAadcGetch(uint8_t ch){
	return adcChannels[ch];
 800110c:	4b01      	ldr	r3, [pc, #4]	@ (8001114 <DMAadcGetch+0x8>)
 800110e:	0040      	lsls	r0, r0, #1
 8001110:	5a18      	ldrh	r0, [r3, r0]
}
 8001112:	4770      	bx	lr
 8001114:	20000216 	.word	0x20000216

08001118 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
	//uint8_t string[30];
	//sprintf(string, "x =  %d\n", adcChannels[1] );
	//serialPrintString(string);
	battValue = adcChannels[0];
 8001118:	4a05      	ldr	r2, [pc, #20]	@ (8001130 <HAL_ADC_ConvCpltCallback+0x18>)
 800111a:	4b06      	ldr	r3, [pc, #24]	@ (8001134 <HAL_ADC_ConvCpltCallback+0x1c>)
 800111c:	8811      	ldrh	r1, [r2, #0]
 800111e:	8019      	strh	r1, [r3, #0]
	pot1Value = adcChannels[1];
 8001120:	8851      	ldrh	r1, [r2, #2]
 8001122:	4b05      	ldr	r3, [pc, #20]	@ (8001138 <HAL_ADC_ConvCpltCallback+0x20>)
 8001124:	8019      	strh	r1, [r3, #0]
	pot2Value = adcChannels[2];
 8001126:	8892      	ldrh	r2, [r2, #4]
 8001128:	4b04      	ldr	r3, [pc, #16]	@ (800113c <HAL_ADC_ConvCpltCallback+0x24>)
 800112a:	801a      	strh	r2, [r3, #0]
}
 800112c:	4770      	bx	lr
 800112e:	46c0      	nop			@ (mov r8, r8)
 8001130:	20000216 	.word	0x20000216
 8001134:	20000214 	.word	0x20000214
 8001138:	20000212 	.word	0x20000212
 800113c:	20000210 	.word	0x20000210

08001140 <setSoftPWM>:
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
		if (i < duty) { //set pin
			softpwmbuffer[i] &= (uint32_t) ~(pin << 16);
			softpwmbuffer[i] |= (uint32_t) pin;
		} else { //reset pin
			softpwmbuffer[i] &= (uint32_t) ~(pin);
 8001140:	43c3      	mvns	r3, r0
void setSoftPWM(uint16_t pin, uint32_t duty, uint32_t *softpwmbuffer) {
 8001142:	b5f0      	push	{r4, r5, r6, r7, lr}
			softpwmbuffer[i] |= (uint32_t) pin << 16;
 8001144:	0405      	lsls	r5, r0, #16
			softpwmbuffer[i] &= (uint32_t) ~(pin << 16);
 8001146:	43ef      	mvns	r7, r5
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 8001148:	2400      	movs	r4, #0
			softpwmbuffer[i] &= (uint32_t) ~(pin);
 800114a:	469c      	mov	ip, r3
			softpwmbuffer[i] &= (uint32_t) ~(pin << 16);
 800114c:	6813      	ldr	r3, [r2, #0]
		if (i < duty) { //set pin
 800114e:	42a1      	cmp	r1, r4
 8001150:	d908      	bls.n	8001164 <setSoftPWM+0x24>
			softpwmbuffer[i] &= (uint32_t) ~(pin << 16);
 8001152:	403b      	ands	r3, r7
			softpwmbuffer[i] |= (uint32_t) pin;
 8001154:	4303      	orrs	r3, r0
 8001156:	c208      	stmia	r2!, {r3}
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 8001158:	23fa      	movs	r3, #250	@ 0xfa
 800115a:	3401      	adds	r4, #1
 800115c:	009b      	lsls	r3, r3, #2
 800115e:	429c      	cmp	r4, r3
 8001160:	d1f4      	bne.n	800114c <setSoftPWM+0xc>
		}
	}
}
 8001162:	bdf0      	pop	{r4, r5, r6, r7, pc}
			softpwmbuffer[i] &= (uint32_t) ~(pin);
 8001164:	4666      	mov	r6, ip
 8001166:	4033      	ands	r3, r6
			softpwmbuffer[i] |= (uint32_t) pin << 16;
 8001168:	432b      	orrs	r3, r5
 800116a:	e7f4      	b.n	8001156 <setSoftPWM+0x16>

0800116c <setDMApwmDuty>:
uint8_t setDMApwmDuty(GPIO_TypeDef *port, uint16_t pin, uint16_t duty) {
 800116c:	0003      	movs	r3, r0
 800116e:	0008      	movs	r0, r1
 8001170:	0011      	movs	r1, r2
	if (port == GPIOA) {
 8001172:	2290      	movs	r2, #144	@ 0x90
uint8_t setDMApwmDuty(GPIO_TypeDef *port, uint16_t pin, uint16_t duty) {
 8001174:	b510      	push	{r4, lr}
	if (port == GPIOA) {
 8001176:	05d2      	lsls	r2, r2, #23
 8001178:	4293      	cmp	r3, r2
 800117a:	d105      	bne.n	8001188 <setDMApwmDuty+0x1c>
		setSoftPWM(pin, duty, (uint32_t*) &dataA);
 800117c:	4a05      	ldr	r2, [pc, #20]	@ (8001194 <setDMApwmDuty+0x28>)
		setSoftPWM(pin, duty, (uint32_t*) &dataB);
 800117e:	f7ff ffdf 	bl	8001140 <setSoftPWM>
		r = 1;
 8001182:	2201      	movs	r2, #1
}
 8001184:	0010      	movs	r0, r2
 8001186:	bd10      	pop	{r4, pc}
	if (port == GPIOB) {
 8001188:	4c03      	ldr	r4, [pc, #12]	@ (8001198 <setDMApwmDuty+0x2c>)
 800118a:	2200      	movs	r2, #0
 800118c:	42a3      	cmp	r3, r4
 800118e:	d1f9      	bne.n	8001184 <setDMApwmDuty+0x18>
		setSoftPWM(pin, duty, (uint32_t*) &dataB);
 8001190:	4a02      	ldr	r2, [pc, #8]	@ (800119c <setDMApwmDuty+0x30>)
 8001192:	e7f4      	b.n	800117e <setDMApwmDuty+0x12>
 8001194:	200011bc 	.word	0x200011bc
 8001198:	48000400 	.word	0x48000400
 800119c:	2000021c 	.word	0x2000021c

080011a0 <zeroSoftPWM>:

void zeroSoftPWM(uint32_t softpwmbuffer[]) {
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
		softpwmbuffer[i] = 0;
 80011a0:	22fa      	movs	r2, #250	@ 0xfa
void zeroSoftPWM(uint32_t softpwmbuffer[]) {
 80011a2:	b510      	push	{r4, lr}
		softpwmbuffer[i] = 0;
 80011a4:	2100      	movs	r1, #0
 80011a6:	0112      	lsls	r2, r2, #4
 80011a8:	f006 fa4e 	bl	8007648 <memset>
	}
}
 80011ac:	bd10      	pop	{r4, pc}
	...

080011b0 <initDMApwm>:
void initDMApwm() {
 80011b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	htim1.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * PWM_FREQ)) - 1;
 80011b2:	232f      	movs	r3, #47	@ 0x2f
	HAL_DMA_Start(&hdma_tim1_ch3_up, (uint32_t) &(dataA[0]), (uint32_t) &(GPIOA->BSRR), sizeof(dataA) / sizeof(dataA[0]));
 80011b4:	25fa      	movs	r5, #250	@ 0xfa
	htim3.Init.Period = TIMER_FREQ - 1;
 80011b6:	4f17      	ldr	r7, [pc, #92]	@ (8001214 <initDMApwm+0x64>)
	htim1.Init.Period = TIMER_FREQ - 1;
 80011b8:	4c17      	ldr	r4, [pc, #92]	@ (8001218 <initDMApwm+0x68>)
 80011ba:	4a18      	ldr	r2, [pc, #96]	@ (800121c <initDMApwm+0x6c>)
	htim1.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * PWM_FREQ)) - 1;
 80011bc:	6821      	ldr	r1, [r4, #0]
	htim3.Init.Period = TIMER_FREQ - 1;
 80011be:	60fa      	str	r2, [r7, #12]
	htim1.Init.Period = TIMER_FREQ - 1;
 80011c0:	60e2      	str	r2, [r4, #12]
	htim3.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * PWM_FREQ)) - 1;
 80011c2:	683a      	ldr	r2, [r7, #0]
	htim1.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * PWM_FREQ)) - 1;
 80011c4:	62cb      	str	r3, [r1, #44]	@ 0x2c
	HAL_TIM_Base_Start(&htim1);
 80011c6:	0020      	movs	r0, r4
	htim3.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * PWM_FREQ)) - 1;
 80011c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
	HAL_TIM_Base_Start(&htim1);
 80011ca:	f004 f957 	bl	800547c <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim3);
 80011ce:	0038      	movs	r0, r7
 80011d0:	f004 f954 	bl	800547c <HAL_TIM_Base_Start>
	HAL_DMA_Start(&hdma_tim1_ch3_up, (uint32_t) &(dataA[0]), (uint32_t) &(GPIOA->BSRR), sizeof(dataA) / sizeof(dataA[0]));
 80011d4:	4e12      	ldr	r6, [pc, #72]	@ (8001220 <initDMApwm+0x70>)
 80011d6:	00ad      	lsls	r5, r5, #2
 80011d8:	0031      	movs	r1, r6
 80011da:	002b      	movs	r3, r5
 80011dc:	4a11      	ldr	r2, [pc, #68]	@ (8001224 <initDMApwm+0x74>)
 80011de:	4812      	ldr	r0, [pc, #72]	@ (8001228 <initDMApwm+0x78>)
 80011e0:	f002 f9d0 	bl	8003584 <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim3_ch4_up, (uint32_t) &(dataB[0]), (uint32_t) &(GPIOB->BSRR), sizeof(dataB) / sizeof(dataB[0]));
 80011e4:	4911      	ldr	r1, [pc, #68]	@ (800122c <initDMApwm+0x7c>)
 80011e6:	002b      	movs	r3, r5
 80011e8:	4a11      	ldr	r2, [pc, #68]	@ (8001230 <initDMApwm+0x80>)
 80011ea:	4812      	ldr	r0, [pc, #72]	@ (8001234 <initDMApwm+0x84>)
 80011ec:	000d      	movs	r5, r1
 80011ee:	f002 f9c9 	bl	8003584 <HAL_DMA_Start>
	__HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 80011f2:	2380      	movs	r3, #128	@ 0x80
 80011f4:	6821      	ldr	r1, [r4, #0]
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	68ca      	ldr	r2, [r1, #12]
	zeroSoftPWM(dataA);
 80011fa:	0030      	movs	r0, r6
	__HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 80011fc:	431a      	orrs	r2, r3
 80011fe:	60ca      	str	r2, [r1, #12]
	__HAL_TIM_ENABLE_DMA(&htim3, TIM_DMA_UPDATE);
 8001200:	683a      	ldr	r2, [r7, #0]
 8001202:	68d1      	ldr	r1, [r2, #12]
 8001204:	430b      	orrs	r3, r1
 8001206:	60d3      	str	r3, [r2, #12]
	zeroSoftPWM(dataA);
 8001208:	f7ff ffca 	bl	80011a0 <zeroSoftPWM>
	zeroSoftPWM(dataB);
 800120c:	0028      	movs	r0, r5
 800120e:	f7ff ffc7 	bl	80011a0 <zeroSoftPWM>
}
 8001212:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001214:	200022e8 	.word	0x200022e8
 8001218:	20002330 	.word	0x20002330
 800121c:	02dc6bff 	.word	0x02dc6bff
 8001220:	200011bc 	.word	0x200011bc
 8001224:	48000018 	.word	0x48000018
 8001228:	200021cc 	.word	0x200021cc
 800122c:	2000021c 	.word	0x2000021c
 8001230:	48000418 	.word	0x48000418
 8001234:	20002188 	.word	0x20002188

08001238 <getBattVoltage>:
	if (vbat >= MIN_1S_VOLTAGE && vbat <= MAX_1S_VOLTAGE) return 1;	// add (or subtracted) 200 to have some margin
	if (vbat >= MIN_2S_VOLTAGE && vbat <= MAX_2S_VOLTAGE) return 2;	// add (or subtracted) 200 to have some margin
	return 0;
}

uint16_t getBattVoltage() {
 8001238:	b510      	push	{r4, lr}
	const uint32_t vref = 3300000;		// 3.3V in uV to make the result an integer
	const uint32_t adcRes = 4096;		// 12 bit resolution
	const uint32_t dividerRatio = 3;	// voltage divider in the circuit is 1/3
	uint32_t adc = DMAadcGetch(BATTERY_CHANNEL);
 800123a:	2000      	movs	r0, #0
 800123c:	f7ff ff66 	bl	800110c <DMAadcGetch>
	uint32_t vbat = ((vref / adcRes) * adc * dividerRatio) / 1000;	// /1000 to have the value in mV
 8001240:	21fa      	movs	r1, #250	@ 0xfa
 8001242:	4b04      	ldr	r3, [pc, #16]	@ (8001254 <getBattVoltage+0x1c>)
 8001244:	0089      	lsls	r1, r1, #2
 8001246:	4358      	muls	r0, r3
 8001248:	f7fe ff8e 	bl	8000168 <__udivsi3>
	return vbat + COMPENSATION_VALUE;
 800124c:	3064      	adds	r0, #100	@ 0x64
 800124e:	b280      	uxth	r0, r0
}
 8001250:	bd10      	pop	{r4, pc}
 8001252:	46c0      	nop			@ (mov r8, r8)
 8001254:	0000096f 	.word	0x0000096f

08001258 <getBatteryConfiguration>:
uint8_t getBatteryConfiguration() {
 8001258:	b510      	push	{r4, lr}
	uint16_t vbat = getBattVoltage();
 800125a:	f7ff ffed 	bl	8001238 <getBattVoltage>
	if (vbat >= MIN_1S_VOLTAGE && vbat <= MAX_1S_VOLTAGE) return 1;	// add (or subtracted) 200 to have some margin
 800125e:	21af      	movs	r1, #175	@ 0xaf
 8001260:	4a08      	ldr	r2, [pc, #32]	@ (8001284 <getBatteryConfiguration+0x2c>)
	uint16_t vbat = getBattVoltage();
 8001262:	0003      	movs	r3, r0
	if (vbat >= MIN_1S_VOLTAGE && vbat <= MAX_1S_VOLTAGE) return 1;	// add (or subtracted) 200 to have some margin
 8001264:	1882      	adds	r2, r0, r2
 8001266:	b292      	uxth	r2, r2
 8001268:	2001      	movs	r0, #1
 800126a:	00c9      	lsls	r1, r1, #3
 800126c:	428a      	cmp	r2, r1
 800126e:	d908      	bls.n	8001282 <getBatteryConfiguration+0x2a>
	if (vbat >= MIN_2S_VOLTAGE && vbat <= MAX_2S_VOLTAGE) return 2;	// add (or subtracted) 200 to have some margin
 8001270:	4a05      	ldr	r2, [pc, #20]	@ (8001288 <getBatteryConfiguration+0x30>)
 8001272:	2000      	movs	r0, #0
 8001274:	189b      	adds	r3, r3, r2
 8001276:	22af      	movs	r2, #175	@ 0xaf
 8001278:	b29b      	uxth	r3, r3
 800127a:	0112      	lsls	r2, r2, #4
 800127c:	429a      	cmp	r2, r3
 800127e:	4140      	adcs	r0, r0
 8001280:	0040      	lsls	r0, r0, #1
}
 8001282:	bd10      	pop	{r4, pc}
 8001284:	fffff510 	.word	0xfffff510
 8001288:	ffffea20 	.word	0xffffea20

0800128c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800128c:	b530      	push	{r4, r5, lr}
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800128e:	2510      	movs	r5, #16
void SystemClock_Config(void) {
 8001290:	b097      	sub	sp, #92	@ 0x5c
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001292:	2228      	movs	r2, #40	@ 0x28
 8001294:	2100      	movs	r1, #0
 8001296:	a80c      	add	r0, sp, #48	@ 0x30
 8001298:	f006 f9d6 	bl	8007648 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800129c:	002a      	movs	r2, r5
 800129e:	2100      	movs	r1, #0
 80012a0:	a801      	add	r0, sp, #4
 80012a2:	f006 f9d1 	bl	8007648 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 80012a6:	2214      	movs	r2, #20
 80012a8:	2100      	movs	r1, #0
 80012aa:	a805      	add	r0, sp, #20
 80012ac:	f006 f9cc 	bl	8007648 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 80012b0:	2313      	movs	r3, #19
 80012b2:	930a      	str	r3, [sp, #40]	@ 0x28
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
	RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
	RCC_OscInitStruct.HSI14CalibrationValue = 16;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012b4:	2380      	movs	r3, #128	@ 0x80
 80012b6:	025b      	lsls	r3, r3, #9
 80012b8:	9313      	str	r3, [sp, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80012ba:	2380      	movs	r3, #128	@ 0x80
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012bc:	2401      	movs	r4, #1
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012be:	950e      	str	r5, [sp, #56]	@ 0x38
	RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80012c0:	9510      	str	r5, [sp, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80012c2:	035b      	lsls	r3, r3, #13
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012c4:	3d0e      	subs	r5, #14
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80012c6:	a80a      	add	r0, sp, #40	@ 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012c8:	940b      	str	r4, [sp, #44]	@ 0x2c
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012ca:	940d      	str	r4, [sp, #52]	@ 0x34
	RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80012cc:	940f      	str	r4, [sp, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012ce:	9512      	str	r5, [sp, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80012d0:	9314      	str	r3, [sp, #80]	@ 0x50
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80012d2:	f003 fce1 	bl	8004c98 <HAL_RCC_OscConfig>
 80012d6:	2800      	cmp	r0, #0
 80012d8:	d001      	beq.n	80012de <SystemClock_Config+0x52>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012da:	b672      	cpsid	i
 */
void Error_Handler(void) {
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80012dc:	e7fe      	b.n	80012dc <SystemClock_Config+0x50>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80012de:	2307      	movs	r3, #7
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012e0:	9003      	str	r0, [sp, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012e2:	9004      	str	r0, [sp, #16]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80012e4:	0021      	movs	r1, r4
 80012e6:	a801      	add	r0, sp, #4
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80012e8:	9301      	str	r3, [sp, #4]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012ea:	9502      	str	r5, [sp, #8]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80012ec:	f003 fefc 	bl	80050e8 <HAL_RCC_ClockConfig>
 80012f0:	2800      	cmp	r0, #0
 80012f2:	d001      	beq.n	80012f8 <SystemClock_Config+0x6c>
 80012f4:	b672      	cpsid	i
	while (1) {
 80012f6:	e7fe      	b.n	80012f6 <SystemClock_Config+0x6a>
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB | RCC_PERIPHCLK_I2C1;
 80012f8:	4b06      	ldr	r3, [pc, #24]	@ (8001314 <SystemClock_Config+0x88>)
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80012fa:	9008      	str	r0, [sp, #32]
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB | RCC_PERIPHCLK_I2C1;
 80012fc:	9305      	str	r3, [sp, #20]
	PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80012fe:	2380      	movs	r3, #128	@ 0x80
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8001300:	a805      	add	r0, sp, #20
	PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8001302:	9309      	str	r3, [sp, #36]	@ 0x24
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8001304:	f003 ff74 	bl	80051f0 <HAL_RCCEx_PeriphCLKConfig>
 8001308:	2800      	cmp	r0, #0
 800130a:	d001      	beq.n	8001310 <SystemClock_Config+0x84>
 800130c:	b672      	cpsid	i
	while (1) {
 800130e:	e7fe      	b.n	800130e <SystemClock_Config+0x82>
}
 8001310:	b017      	add	sp, #92	@ 0x5c
 8001312:	bd30      	pop	{r4, r5, pc}
 8001314:	00020020 	.word	0x00020020

08001318 <main>:
int main(void) {
 8001318:	b5f0      	push	{r4, r5, r6, r7, lr}
 800131a:	b09b      	sub	sp, #108	@ 0x6c
	HAL_Init();
 800131c:	f001 fe26 	bl	8002f6c <HAL_Init>
	SystemClock_Config();
 8001320:	f7ff ffb4 	bl	800128c <SystemClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001324:	2214      	movs	r2, #20
 8001326:	2100      	movs	r1, #0
 8001328:	a812      	add	r0, sp, #72	@ 0x48
 800132a:	f006 f98d 	bl	8007648 <memset>
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800132e:	2280      	movs	r2, #128	@ 0x80
 8001330:	4dd7      	ldr	r5, [pc, #860]	@ (8001690 <main+0x378>)
 8001332:	0312      	lsls	r2, r2, #12
 8001334:	696b      	ldr	r3, [r5, #20]
	HAL_GPIO_WritePin(U_LED_GPIO_Port, U_LED_Pin, GPIO_PIN_RESET);
 8001336:	2480      	movs	r4, #128	@ 0x80
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001338:	4313      	orrs	r3, r2
 800133a:	616b      	str	r3, [r5, #20]
 800133c:	696b      	ldr	r3, [r5, #20]
	HAL_GPIO_WritePin(GPIOB,
 800133e:	27fc      	movs	r7, #252	@ 0xfc
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001340:	4013      	ands	r3, r2
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8001342:	2280      	movs	r2, #128	@ 0x80
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001344:	9307      	str	r3, [sp, #28]
 8001346:	9b07      	ldr	r3, [sp, #28]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8001348:	696b      	ldr	r3, [r5, #20]
 800134a:	03d2      	lsls	r2, r2, #15
 800134c:	4313      	orrs	r3, r2
 800134e:	616b      	str	r3, [r5, #20]
 8001350:	696b      	ldr	r3, [r5, #20]
	HAL_GPIO_WritePin(U_LED_GPIO_Port, U_LED_Pin, GPIO_PIN_RESET);
 8001352:	0224      	lsls	r4, r4, #8
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8001354:	4013      	ands	r3, r2
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001356:	2280      	movs	r2, #128	@ 0x80
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8001358:	9308      	str	r3, [sp, #32]
 800135a:	9b08      	ldr	r3, [sp, #32]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800135c:	696b      	ldr	r3, [r5, #20]
 800135e:	0292      	lsls	r2, r2, #10
 8001360:	4313      	orrs	r3, r2
 8001362:	616b      	str	r3, [r5, #20]
 8001364:	696b      	ldr	r3, [r5, #20]
	HAL_GPIO_WritePin(U_LED_GPIO_Port, U_LED_Pin, GPIO_PIN_RESET);
 8001366:	0021      	movs	r1, r4
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001368:	4013      	ands	r3, r2
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800136a:	2280      	movs	r2, #128	@ 0x80
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800136c:	9309      	str	r3, [sp, #36]	@ 0x24
 800136e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001370:	696b      	ldr	r3, [r5, #20]
 8001372:	02d2      	lsls	r2, r2, #11
 8001374:	4313      	orrs	r3, r2
 8001376:	616b      	str	r3, [r5, #20]
 8001378:	696b      	ldr	r3, [r5, #20]
	HAL_GPIO_WritePin(U_LED_GPIO_Port, U_LED_Pin, GPIO_PIN_RESET);
 800137a:	48c6      	ldr	r0, [pc, #792]	@ (8001694 <main+0x37c>)
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800137c:	4013      	ands	r3, r2
 800137e:	930a      	str	r3, [sp, #40]	@ 0x28
	HAL_GPIO_WritePin(U_LED_GPIO_Port, U_LED_Pin, GPIO_PIN_RESET);
 8001380:	2200      	movs	r2, #0
	HAL_GPIO_WritePin(GPIOB,
 8001382:	023f      	lsls	r7, r7, #8
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001384:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
	HAL_GPIO_WritePin(U_LED_GPIO_Port, U_LED_Pin, GPIO_PIN_RESET);
 8001386:	f002 fa6f 	bl	8003868 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,
 800138a:	2200      	movs	r2, #0
 800138c:	0039      	movs	r1, r7
 800138e:	48c2      	ldr	r0, [pc, #776]	@ (8001698 <main+0x380>)
 8001390:	f002 fa6a 	bl	8003868 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, PWM_M1_F_Pin | PWM_M2_F_Pin | PWM_M3_F_Pin,
 8001394:	21e0      	movs	r1, #224	@ 0xe0
 8001396:	2090      	movs	r0, #144	@ 0x90
 8001398:	2200      	movs	r2, #0
 800139a:	00c9      	lsls	r1, r1, #3
 800139c:	05c0      	lsls	r0, r0, #23
 800139e:	f002 fa63 	bl	8003868 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a2:	2601      	movs	r6, #1
	GPIO_InitStruct.Pin = U_LED_Pin;
 80013a4:	9412      	str	r4, [sp, #72]	@ 0x48
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a6:	2400      	movs	r4, #0
	HAL_GPIO_Init(U_LED_GPIO_Port, &GPIO_InitStruct);
 80013a8:	48ba      	ldr	r0, [pc, #744]	@ (8001694 <main+0x37c>)
 80013aa:	a912      	add	r1, sp, #72	@ 0x48
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ac:	9613      	str	r6, [sp, #76]	@ 0x4c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ae:	9414      	str	r4, [sp, #80]	@ 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b0:	9415      	str	r4, [sp, #84]	@ 0x54
	HAL_GPIO_Init(U_LED_GPIO_Port, &GPIO_InitStruct);
 80013b2:	f002 f99b 	bl	80036ec <HAL_GPIO_Init>
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80013b6:	23c4      	movs	r3, #196	@ 0xc4
	HAL_GPIO_Init(CH1_GPIO_Port, &GPIO_InitStruct);
 80013b8:	48b7      	ldr	r0, [pc, #732]	@ (8001698 <main+0x380>)
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80013ba:	039b      	lsls	r3, r3, #14
	HAL_GPIO_Init(CH1_GPIO_Port, &GPIO_InitStruct);
 80013bc:	a912      	add	r1, sp, #72	@ 0x48
	GPIO_InitStruct.Pin = CH1_Pin;
 80013be:	9612      	str	r6, [sp, #72]	@ 0x48
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80013c0:	9313      	str	r3, [sp, #76]	@ 0x4c
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013c2:	9614      	str	r6, [sp, #80]	@ 0x50
	HAL_GPIO_Init(CH1_GPIO_Port, &GPIO_InitStruct);
 80013c4:	f002 f992 	bl	80036ec <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = CH2_Pin | CH3_Pin | CH4_Pin;
 80013c8:	230e      	movs	r3, #14
 80013ca:	9312      	str	r3, [sp, #72]	@ 0x48
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80013cc:	2384      	movs	r3, #132	@ 0x84
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ce:	48b2      	ldr	r0, [pc, #712]	@ (8001698 <main+0x380>)
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80013d0:	039b      	lsls	r3, r3, #14
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013d2:	a912      	add	r1, sp, #72	@ 0x48
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80013d4:	9313      	str	r3, [sp, #76]	@ 0x4c
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013d6:	9614      	str	r6, [sp, #80]	@ 0x50
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013d8:	f002 f988 	bl	80036ec <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013dc:	48ae      	ldr	r0, [pc, #696]	@ (8001698 <main+0x380>)
 80013de:	a912      	add	r1, sp, #72	@ 0x48
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e0:	9613      	str	r6, [sp, #76]	@ 0x4c
	GPIO_InitStruct.Pin = SLEEPN_M3_Pin | PWM_M3_B_Pin | SLEEPN_M2_Pin
 80013e2:	9712      	str	r7, [sp, #72]	@ 0x48
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e4:	9414      	str	r4, [sp, #80]	@ 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e6:	9415      	str	r4, [sp, #84]	@ 0x54
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e8:	f002 f980 	bl	80036ec <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = PWM_M1_F_Pin | PWM_M2_F_Pin | PWM_M3_F_Pin;
 80013ec:	23e0      	movs	r3, #224	@ 0xe0
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ee:	2090      	movs	r0, #144	@ 0x90
	GPIO_InitStruct.Pin = PWM_M1_F_Pin | PWM_M2_F_Pin | PWM_M3_F_Pin;
 80013f0:	00db      	lsls	r3, r3, #3
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f2:	a912      	add	r1, sp, #72	@ 0x48
 80013f4:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Pin = PWM_M1_F_Pin | PWM_M2_F_Pin | PWM_M3_F_Pin;
 80013f6:	9312      	str	r3, [sp, #72]	@ 0x48
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f8:	9613      	str	r6, [sp, #76]	@ 0x4c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fa:	9414      	str	r4, [sp, #80]	@ 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fc:	9415      	str	r4, [sp, #84]	@ 0x54
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013fe:	f002 f975 	bl	80036ec <HAL_GPIO_Init>
	HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8001402:	0022      	movs	r2, r4
 8001404:	0021      	movs	r1, r4
 8001406:	2005      	movs	r0, #5
 8001408:	f002 f83a 	bl	8003480 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 800140c:	2005      	movs	r0, #5
 800140e:	f002 f861 	bl	80034d4 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8001412:	0022      	movs	r2, r4
 8001414:	0021      	movs	r1, r4
 8001416:	2006      	movs	r0, #6
 8001418:	f002 f832 	bl	8003480 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 800141c:	2006      	movs	r0, #6
 800141e:	f002 f859 	bl	80034d4 <HAL_NVIC_EnableIRQ>
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001422:	696b      	ldr	r3, [r5, #20]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001424:	0022      	movs	r2, r4
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001426:	4333      	orrs	r3, r6
 8001428:	616b      	str	r3, [r5, #20]
 800142a:	696b      	ldr	r3, [r5, #20]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800142c:	0021      	movs	r1, r4
	__HAL_RCC_DMA1_CLK_ENABLE();
 800142e:	4033      	ands	r3, r6
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001430:	2009      	movs	r0, #9
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001432:	9306      	str	r3, [sp, #24]
 8001434:	9b06      	ldr	r3, [sp, #24]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001436:	f002 f823 	bl	8003480 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800143a:	2009      	movs	r0, #9
 800143c:	f002 f84a 	bl	80034d4 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8001440:	0022      	movs	r2, r4
 8001442:	0021      	movs	r1, r4
 8001444:	200a      	movs	r0, #10
 8001446:	f002 f81b 	bl	8003480 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800144a:	200a      	movs	r0, #10
 800144c:	f002 f842 	bl	80034d4 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8001450:	0022      	movs	r2, r4
 8001452:	0021      	movs	r1, r4
 8001454:	200b      	movs	r0, #11
 8001456:	f002 f813 	bl	8003480 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 800145a:	200b      	movs	r0, #11
 800145c:	f002 f83a 	bl	80034d4 <HAL_NVIC_EnableIRQ>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001460:	221c      	movs	r2, #28
 8001462:	0021      	movs	r1, r4
 8001464:	a80b      	add	r0, sp, #44	@ 0x2c
 8001466:	f006 f8ef 	bl	8007648 <memset>
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 800146a:	2220      	movs	r2, #32
 800146c:	0021      	movs	r1, r4
 800146e:	a812      	add	r0, sp, #72	@ 0x48
 8001470:	f006 f8ea 	bl	8007648 <memset>
	htim16.Instance = TIM16;
 8001474:	4d89      	ldr	r5, [pc, #548]	@ (800169c <main+0x384>)
 8001476:	4b8a      	ldr	r3, [pc, #552]	@ (80016a0 <main+0x388>)
	htim16.Init.Period = 10000 - 1;
 8001478:	4e8a      	ldr	r6, [pc, #552]	@ (80016a4 <main+0x38c>)
	htim16.Instance = TIM16;
 800147a:	602b      	str	r3, [r5, #0]
	htim16.Init.Prescaler = 24 - 1;
 800147c:	2317      	movs	r3, #23
	if (HAL_TIM_Base_Init(&htim16) != HAL_OK) {
 800147e:	0028      	movs	r0, r5
	htim16.Init.Prescaler = 24 - 1;
 8001480:	606b      	str	r3, [r5, #4]
	htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001482:	60ac      	str	r4, [r5, #8]
	htim16.Init.Period = 10000 - 1;
 8001484:	60ee      	str	r6, [r5, #12]
	htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001486:	612c      	str	r4, [r5, #16]
	htim16.Init.RepetitionCounter = 0;
 8001488:	616c      	str	r4, [r5, #20]
	htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800148a:	61ac      	str	r4, [r5, #24]
	if (HAL_TIM_Base_Init(&htim16) != HAL_OK) {
 800148c:	f004 f86c 	bl	8005568 <HAL_TIM_Base_Init>
 8001490:	42a0      	cmp	r0, r4
 8001492:	d001      	beq.n	8001498 <main+0x180>
 8001494:	b672      	cpsid	i
	while (1) {
 8001496:	e7fe      	b.n	8001496 <main+0x17e>
	if (HAL_TIM_PWM_Init(&htim16) != HAL_OK) {
 8001498:	0028      	movs	r0, r5
 800149a:	f004 f88d 	bl	80055b8 <HAL_TIM_PWM_Init>
 800149e:	1e02      	subs	r2, r0, #0
 80014a0:	d001      	beq.n	80014a6 <main+0x18e>
 80014a2:	b672      	cpsid	i
	while (1) {
 80014a4:	e7fe      	b.n	80014a4 <main+0x18c>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014a6:	2360      	movs	r3, #96	@ 0x60
	sConfigOC.Pulse = 0;
 80014a8:	900c      	str	r0, [sp, #48]	@ 0x30
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014aa:	900d      	str	r0, [sp, #52]	@ 0x34
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80014ac:	900e      	str	r0, [sp, #56]	@ 0x38
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014ae:	900f      	str	r0, [sp, #60]	@ 0x3c
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80014b0:	9010      	str	r0, [sp, #64]	@ 0x40
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80014b2:	9011      	str	r0, [sp, #68]	@ 0x44
	if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1)
 80014b4:	a90b      	add	r1, sp, #44	@ 0x2c
 80014b6:	0028      	movs	r0, r5
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014b8:	930b      	str	r3, [sp, #44]	@ 0x2c
	if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1)
 80014ba:	f004 f8e5 	bl	8005688 <HAL_TIM_PWM_ConfigChannel>
 80014be:	2800      	cmp	r0, #0
 80014c0:	d001      	beq.n	80014c6 <main+0x1ae>
 80014c2:	b672      	cpsid	i
	while (1) {
 80014c4:	e7fe      	b.n	80014c4 <main+0x1ac>
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80014c6:	2380      	movs	r3, #128	@ 0x80
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80014c8:	9012      	str	r0, [sp, #72]	@ 0x48
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80014ca:	9013      	str	r0, [sp, #76]	@ 0x4c
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80014cc:	9014      	str	r0, [sp, #80]	@ 0x50
	sBreakDeadTimeConfig.DeadTime = 0;
 80014ce:	9015      	str	r0, [sp, #84]	@ 0x54
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80014d0:	9016      	str	r0, [sp, #88]	@ 0x58
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80014d2:	019b      	lsls	r3, r3, #6
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80014d4:	9019      	str	r0, [sp, #100]	@ 0x64
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig)
 80014d6:	a912      	add	r1, sp, #72	@ 0x48
 80014d8:	0028      	movs	r0, r5
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80014da:	9317      	str	r3, [sp, #92]	@ 0x5c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig)
 80014dc:	f004 fa8c 	bl	80059f8 <HAL_TIMEx_ConfigBreakDeadTime>
 80014e0:	1e04      	subs	r4, r0, #0
 80014e2:	d001      	beq.n	80014e8 <main+0x1d0>
 80014e4:	b672      	cpsid	i
	while (1) {
 80014e6:	e7fe      	b.n	80014e6 <main+0x1ce>
	HAL_TIM_MspPostInit(&htim16);
 80014e8:	0028      	movs	r0, r5
 80014ea:	f001 fc27 	bl	8002d3c <HAL_TIM_MspPostInit>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80014ee:	221c      	movs	r2, #28
 80014f0:	0021      	movs	r1, r4
 80014f2:	a80b      	add	r0, sp, #44	@ 0x2c
 80014f4:	f006 f8a8 	bl	8007648 <memset>
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 80014f8:	2220      	movs	r2, #32
 80014fa:	0021      	movs	r1, r4
 80014fc:	a812      	add	r0, sp, #72	@ 0x48
 80014fe:	f006 f8a3 	bl	8007648 <memset>
	htim17.Instance = TIM17;
 8001502:	4f69      	ldr	r7, [pc, #420]	@ (80016a8 <main+0x390>)
 8001504:	4b69      	ldr	r3, [pc, #420]	@ (80016ac <main+0x394>)
	if (HAL_TIM_Base_Init(&htim17) != HAL_OK) {
 8001506:	0038      	movs	r0, r7
	htim17.Instance = TIM17;
 8001508:	603b      	str	r3, [r7, #0]
	htim17.Init.Prescaler = 24 - 1;
 800150a:	2317      	movs	r3, #23
	htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800150c:	60bc      	str	r4, [r7, #8]
	htim17.Init.Prescaler = 24 - 1;
 800150e:	607b      	str	r3, [r7, #4]
	htim17.Init.Period = 10000 - 1;
 8001510:	60fe      	str	r6, [r7, #12]
	htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001512:	613c      	str	r4, [r7, #16]
	htim17.Init.RepetitionCounter = 0;
 8001514:	617c      	str	r4, [r7, #20]
	htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001516:	61bc      	str	r4, [r7, #24]
	if (HAL_TIM_Base_Init(&htim17) != HAL_OK) {
 8001518:	f004 f826 	bl	8005568 <HAL_TIM_Base_Init>
 800151c:	2800      	cmp	r0, #0
 800151e:	d001      	beq.n	8001524 <main+0x20c>
 8001520:	b672      	cpsid	i
	while (1) {
 8001522:	e7fe      	b.n	8001522 <main+0x20a>
	if (HAL_TIM_PWM_Init(&htim17) != HAL_OK) {
 8001524:	0038      	movs	r0, r7
 8001526:	f004 f847 	bl	80055b8 <HAL_TIM_PWM_Init>
 800152a:	1e02      	subs	r2, r0, #0
 800152c:	d001      	beq.n	8001532 <main+0x21a>
 800152e:	b672      	cpsid	i
	while (1) {
 8001530:	e7fe      	b.n	8001530 <main+0x218>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001532:	2360      	movs	r3, #96	@ 0x60
	sConfigOC.Pulse = 0;
 8001534:	900c      	str	r0, [sp, #48]	@ 0x30
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001536:	900d      	str	r0, [sp, #52]	@ 0x34
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001538:	900e      	str	r0, [sp, #56]	@ 0x38
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800153a:	900f      	str	r0, [sp, #60]	@ 0x3c
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800153c:	9010      	str	r0, [sp, #64]	@ 0x40
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800153e:	9011      	str	r0, [sp, #68]	@ 0x44
	if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1)
 8001540:	a90b      	add	r1, sp, #44	@ 0x2c
 8001542:	0038      	movs	r0, r7
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001544:	930b      	str	r3, [sp, #44]	@ 0x2c
	if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1)
 8001546:	f004 f89f 	bl	8005688 <HAL_TIM_PWM_ConfigChannel>
 800154a:	2800      	cmp	r0, #0
 800154c:	d001      	beq.n	8001552 <main+0x23a>
 800154e:	b672      	cpsid	i
	while (1) {
 8001550:	e7fe      	b.n	8001550 <main+0x238>
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001552:	2380      	movs	r3, #128	@ 0x80
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001554:	9012      	str	r0, [sp, #72]	@ 0x48
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001556:	9013      	str	r0, [sp, #76]	@ 0x4c
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001558:	9014      	str	r0, [sp, #80]	@ 0x50
	sBreakDeadTimeConfig.DeadTime = 0;
 800155a:	9015      	str	r0, [sp, #84]	@ 0x54
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800155c:	9016      	str	r0, [sp, #88]	@ 0x58
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800155e:	019b      	lsls	r3, r3, #6
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001560:	9019      	str	r0, [sp, #100]	@ 0x64
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig)
 8001562:	a912      	add	r1, sp, #72	@ 0x48
 8001564:	0038      	movs	r0, r7
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001566:	9317      	str	r3, [sp, #92]	@ 0x5c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig)
 8001568:	f004 fa46 	bl	80059f8 <HAL_TIMEx_ConfigBreakDeadTime>
 800156c:	1e05      	subs	r5, r0, #0
 800156e:	d001      	beq.n	8001574 <main+0x25c>
 8001570:	b672      	cpsid	i
	while (1) {
 8001572:	e7fe      	b.n	8001572 <main+0x25a>
	HAL_TIM_MspPostInit(&htim17);
 8001574:	0038      	movs	r0, r7
 8001576:	f001 fbe1 	bl	8002d3c <HAL_TIM_MspPostInit>
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800157a:	2210      	movs	r2, #16
 800157c:	0029      	movs	r1, r5
 800157e:	a812      	add	r0, sp, #72	@ 0x48
 8001580:	f006 f862 	bl	8007648 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001584:	2208      	movs	r2, #8
 8001586:	0029      	movs	r1, r5
 8001588:	a80b      	add	r0, sp, #44	@ 0x2c
 800158a:	f006 f85d 	bl	8007648 <memset>
	htim1.Instance = TIM1;
 800158e:	4c48      	ldr	r4, [pc, #288]	@ (80016b0 <main+0x398>)
 8001590:	4b48      	ldr	r3, [pc, #288]	@ (80016b4 <main+0x39c>)
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8001592:	0020      	movs	r0, r4
	htim1.Instance = TIM1;
 8001594:	6023      	str	r3, [r4, #0]
	htim1.Init.Period = 100 - 1;
 8001596:	2363      	movs	r3, #99	@ 0x63
	htim1.Init.Prescaler = 0;
 8001598:	6065      	str	r5, [r4, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800159a:	60a5      	str	r5, [r4, #8]
	htim1.Init.Period = 100 - 1;
 800159c:	60e3      	str	r3, [r4, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800159e:	6125      	str	r5, [r4, #16]
	htim1.Init.RepetitionCounter = 0;
 80015a0:	6165      	str	r5, [r4, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015a2:	61a5      	str	r5, [r4, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 80015a4:	f003 ffe0 	bl	8005568 <HAL_TIM_Base_Init>
 80015a8:	2800      	cmp	r0, #0
 80015aa:	d001      	beq.n	80015b0 <main+0x298>
 80015ac:	b672      	cpsid	i
	while (1) {
 80015ae:	e7fe      	b.n	80015ae <main+0x296>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015b0:	2380      	movs	r3, #128	@ 0x80
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 80015b2:	0020      	movs	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015b4:	015b      	lsls	r3, r3, #5
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 80015b6:	a912      	add	r1, sp, #72	@ 0x48
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015b8:	9312      	str	r3, [sp, #72]	@ 0x48
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 80015ba:	f004 f8d1 	bl	8005760 <HAL_TIM_ConfigClockSource>
 80015be:	2800      	cmp	r0, #0
 80015c0:	d001      	beq.n	80015c6 <main+0x2ae>
 80015c2:	b672      	cpsid	i
	while (1) {
 80015c4:	e7fe      	b.n	80015c4 <main+0x2ac>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80015c6:	2320      	movs	r3, #32
 80015c8:	930b      	str	r3, [sp, #44]	@ 0x2c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ca:	2300      	movs	r3, #0
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 80015cc:	0020      	movs	r0, r4
 80015ce:	a90b      	add	r1, sp, #44	@ 0x2c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015d0:	930c      	str	r3, [sp, #48]	@ 0x30
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 80015d2:	f004 f9e3 	bl	800599c <HAL_TIMEx_MasterConfigSynchronization>
 80015d6:	2800      	cmp	r0, #0
 80015d8:	d001      	beq.n	80015de <main+0x2c6>
 80015da:	b672      	cpsid	i
	while (1) {
 80015dc:	e7fe      	b.n	80015dc <main+0x2c4>
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015de:	2601      	movs	r6, #1
	hi2c1.Instance = I2C1;
 80015e0:	4c35      	ldr	r4, [pc, #212]	@ (80016b8 <main+0x3a0>)
 80015e2:	4b36      	ldr	r3, [pc, #216]	@ (80016bc <main+0x3a4>)
	hi2c1.Init.OwnAddress1 = 0;
 80015e4:	60a0      	str	r0, [r4, #8]
	hi2c1.Instance = I2C1;
 80015e6:	6023      	str	r3, [r4, #0]
	hi2c1.Init.Timing = 0x00201D2B;
 80015e8:	4b35      	ldr	r3, [pc, #212]	@ (80016c0 <main+0x3a8>)
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015ea:	6120      	str	r0, [r4, #16]
	hi2c1.Init.OwnAddress2 = 0;
 80015ec:	6160      	str	r0, [r4, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80015ee:	61a0      	str	r0, [r4, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015f0:	61e0      	str	r0, [r4, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015f2:	6220      	str	r0, [r4, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80015f4:	0020      	movs	r0, r4
	hi2c1.Init.Timing = 0x00201D2B;
 80015f6:	6063      	str	r3, [r4, #4]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015f8:	60e6      	str	r6, [r4, #12]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80015fa:	f002 fa81 	bl	8003b00 <HAL_I2C_Init>
 80015fe:	1e01      	subs	r1, r0, #0
 8001600:	d001      	beq.n	8001606 <main+0x2ee>
 8001602:	b672      	cpsid	i
	while (1) {
 8001604:	e7fe      	b.n	8001604 <main+0x2ec>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8001606:	0020      	movs	r0, r4
 8001608:	f002 fc90 	bl	8003f2c <HAL_I2CEx_ConfigAnalogFilter>
 800160c:	1e01      	subs	r1, r0, #0
 800160e:	d001      	beq.n	8001614 <main+0x2fc>
 8001610:	b672      	cpsid	i
	while (1) {
 8001612:	e7fe      	b.n	8001612 <main+0x2fa>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8001614:	0020      	movs	r0, r4
 8001616:	f002 fcaf 	bl	8003f78 <HAL_I2CEx_ConfigDigitalFilter>
 800161a:	1e05      	subs	r5, r0, #0
 800161c:	d001      	beq.n	8001622 <main+0x30a>
 800161e:	b672      	cpsid	i
	while (1) {
 8001620:	e7fe      	b.n	8001620 <main+0x308>
	MX_USB_DEVICE_Init();
 8001622:	f005 fc19 	bl	8006e58 <MX_USB_DEVICE_Init>
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001626:	220c      	movs	r2, #12
 8001628:	0029      	movs	r1, r5
 800162a:	a812      	add	r0, sp, #72	@ 0x48
 800162c:	f006 f80c 	bl	8007648 <memset>
	hadc.Instance = ADC1;
 8001630:	4c24      	ldr	r4, [pc, #144]	@ (80016c4 <main+0x3ac>)
 8001632:	4b25      	ldr	r3, [pc, #148]	@ (80016c8 <main+0x3b0>)
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 8001634:	0020      	movs	r0, r4
	hadc.Instance = ADC1;
 8001636:	6023      	str	r3, [r4, #0]
	hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001638:	2308      	movs	r3, #8
 800163a:	6163      	str	r3, [r4, #20]
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800163c:	23c2      	movs	r3, #194	@ 0xc2
 800163e:	33ff      	adds	r3, #255	@ 0xff
 8001640:	61e3      	str	r3, [r4, #28]
	hadc.Init.DMAContinuousRequests = ENABLE;
 8001642:	1d63      	adds	r3, r4, #5
	hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001644:	6065      	str	r5, [r4, #4]
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001646:	60a5      	str	r5, [r4, #8]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001648:	60e5      	str	r5, [r4, #12]
	hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800164a:	6126      	str	r6, [r4, #16]
	hadc.Init.LowPowerAutoWait = DISABLE;
 800164c:	61a5      	str	r5, [r4, #24]
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800164e:	6225      	str	r5, [r4, #32]
	hadc.Init.DMAContinuousRequests = ENABLE;
 8001650:	77de      	strb	r6, [r3, #31]
	hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001652:	62a6      	str	r6, [r4, #40]	@ 0x28
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 8001654:	f001 fd0e 	bl	8003074 <HAL_ADC_Init>
 8001658:	2800      	cmp	r0, #0
 800165a:	d001      	beq.n	8001660 <main+0x348>
 800165c:	b672      	cpsid	i
	while (1) {
 800165e:	e7fe      	b.n	800165e <main+0x346>
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001660:	2380      	movs	r3, #128	@ 0x80
 8001662:	015b      	lsls	r3, r3, #5
 8001664:	9313      	str	r3, [sp, #76]	@ 0x4c
	sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001666:	2305      	movs	r3, #5
	sConfig.Channel = ADC_CHANNEL_0;
 8001668:	9012      	str	r0, [sp, #72]	@ 0x48
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 800166a:	a912      	add	r1, sp, #72	@ 0x48
 800166c:	0020      	movs	r0, r4
	sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 800166e:	9314      	str	r3, [sp, #80]	@ 0x50
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8001670:	f001 fe38 	bl	80032e4 <HAL_ADC_ConfigChannel>
 8001674:	2800      	cmp	r0, #0
 8001676:	d001      	beq.n	800167c <main+0x364>
 8001678:	b672      	cpsid	i
	while (1) {
 800167a:	e7fe      	b.n	800167a <main+0x362>
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 800167c:	0020      	movs	r0, r4
 800167e:	a912      	add	r1, sp, #72	@ 0x48
	sConfig.Channel = ADC_CHANNEL_1;
 8001680:	9612      	str	r6, [sp, #72]	@ 0x48
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8001682:	f001 fe2f 	bl	80032e4 <HAL_ADC_ConfigChannel>
 8001686:	2800      	cmp	r0, #0
 8001688:	d020      	beq.n	80016cc <main+0x3b4>
 800168a:	b672      	cpsid	i
	while (1) {
 800168c:	e7fe      	b.n	800168c <main+0x374>
 800168e:	46c0      	nop			@ (mov r8, r8)
 8001690:	40021000 	.word	0x40021000
 8001694:	48000800 	.word	0x48000800
 8001698:	48000400 	.word	0x48000400
 800169c:	20002258 	.word	0x20002258
 80016a0:	40014400 	.word	0x40014400
 80016a4:	0000270f 	.word	0x0000270f
 80016a8:	20002210 	.word	0x20002210
 80016ac:	40014800 	.word	0x40014800
 80016b0:	20002330 	.word	0x20002330
 80016b4:	40012c00 	.word	0x40012c00
 80016b8:	20002378 	.word	0x20002378
 80016bc:	40005400 	.word	0x40005400
 80016c0:	00201d2b 	.word	0x00201d2b
 80016c4:	20002410 	.word	0x20002410
 80016c8:	40012400 	.word	0x40012400
	sConfig.Channel = ADC_CHANNEL_2;
 80016cc:	2302      	movs	r3, #2
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80016ce:	0020      	movs	r0, r4
 80016d0:	a912      	add	r1, sp, #72	@ 0x48
	sConfig.Channel = ADC_CHANNEL_2;
 80016d2:	9312      	str	r3, [sp, #72]	@ 0x48
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80016d4:	f001 fe06 	bl	80032e4 <HAL_ADC_ConfigChannel>
 80016d8:	2800      	cmp	r0, #0
 80016da:	d001      	beq.n	80016e0 <main+0x3c8>
 80016dc:	b672      	cpsid	i
	while (1) {
 80016de:	e7fe      	b.n	80016de <main+0x3c6>
	htim6.Instance = TIM6;
 80016e0:	4dca      	ldr	r5, [pc, #808]	@ (8001a0c <main+0x6f4>)
 80016e2:	4bcb      	ldr	r3, [pc, #812]	@ (8001a10 <main+0x6f8>)
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016e4:	60a8      	str	r0, [r5, #8]
	htim6.Instance = TIM6;
 80016e6:	602b      	str	r3, [r5, #0]
	htim6.Init.Prescaler = 24 - 1;
 80016e8:	2317      	movs	r3, #23
 80016ea:	606b      	str	r3, [r5, #4]
	htim6.Init.Period = 65535;
 80016ec:	4bc9      	ldr	r3, [pc, #804]	@ (8001a14 <main+0x6fc>)
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016ee:	61a8      	str	r0, [r5, #24]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK) {
 80016f0:	0028      	movs	r0, r5
	htim6.Init.Period = 65535;
 80016f2:	60eb      	str	r3, [r5, #12]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK) {
 80016f4:	f003 ff38 	bl	8005568 <HAL_TIM_Base_Init>
 80016f8:	1e04      	subs	r4, r0, #0
 80016fa:	d001      	beq.n	8001700 <main+0x3e8>
 80016fc:	b672      	cpsid	i
	while (1) {
 80016fe:	e7fe      	b.n	80016fe <main+0x3e6>
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001700:	0001      	movs	r1, r0
 8001702:	2210      	movs	r2, #16
 8001704:	a812      	add	r0, sp, #72	@ 0x48
 8001706:	f005 ff9f 	bl	8007648 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800170a:	2208      	movs	r2, #8
 800170c:	0021      	movs	r1, r4
 800170e:	a80b      	add	r0, sp, #44	@ 0x2c
 8001710:	f005 ff9a 	bl	8007648 <memset>
	htim3.Instance = TIM3;
 8001714:	4ec0      	ldr	r6, [pc, #768]	@ (8001a18 <main+0x700>)
 8001716:	4bc1      	ldr	r3, [pc, #772]	@ (8001a1c <main+0x704>)
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001718:	0030      	movs	r0, r6
	htim3.Instance = TIM3;
 800171a:	6033      	str	r3, [r6, #0]
	htim3.Init.Period = 100 - 1;
 800171c:	2363      	movs	r3, #99	@ 0x63
	htim3.Init.Prescaler = 0;
 800171e:	6074      	str	r4, [r6, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001720:	60b4      	str	r4, [r6, #8]
	htim3.Init.Period = 100 - 1;
 8001722:	60f3      	str	r3, [r6, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001724:	6134      	str	r4, [r6, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001726:	61b4      	str	r4, [r6, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001728:	f003 ff1e 	bl	8005568 <HAL_TIM_Base_Init>
 800172c:	2800      	cmp	r0, #0
 800172e:	d001      	beq.n	8001734 <main+0x41c>
 8001730:	b672      	cpsid	i
	while (1) {
 8001732:	e7fe      	b.n	8001732 <main+0x41a>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001734:	2380      	movs	r3, #128	@ 0x80
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001736:	0030      	movs	r0, r6
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001738:	015b      	lsls	r3, r3, #5
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 800173a:	a912      	add	r1, sp, #72	@ 0x48
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800173c:	9312      	str	r3, [sp, #72]	@ 0x48
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 800173e:	f004 f80f 	bl	8005760 <HAL_TIM_ConfigClockSource>
 8001742:	2800      	cmp	r0, #0
 8001744:	d001      	beq.n	800174a <main+0x432>
 8001746:	b672      	cpsid	i
	while (1) {
 8001748:	e7fe      	b.n	8001748 <main+0x430>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800174a:	2320      	movs	r3, #32
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800174c:	900c      	str	r0, [sp, #48]	@ 0x30
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 800174e:	a90b      	add	r1, sp, #44	@ 0x2c
 8001750:	0030      	movs	r0, r6
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001752:	930b      	str	r3, [sp, #44]	@ 0x2c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001754:	f004 f922 	bl	800599c <HAL_TIMEx_MasterConfigSynchronization>
 8001758:	2800      	cmp	r0, #0
 800175a:	d001      	beq.n	8001760 <main+0x448>
 800175c:	b672      	cpsid	i
	while (1) {
 800175e:	e7fe      	b.n	800175e <main+0x446>
	initReciever(&htim6);
 8001760:	0028      	movs	r0, r5
 8001762:	f000 fbbf 	bl	8001ee4 <initReciever>
	initMotors();
 8001766:	f000 f9d5 	bl	8001b14 <initMotors>
	initDMAadc();
 800176a:	f7ff fcb1 	bl	80010d0 <initDMAadc>
	uint8_t isFirstWrite = read_byte_eeprom(EEPROM_ISFIRSTBOOT_ADDRESS);
 800176e:	2064      	movs	r0, #100	@ 0x64
 8001770:	f000 fd3a 	bl	80021e8 <read_byte_eeprom>
	if (isFirstWrite) {	// if is the first time the value is 255 (value of the memory empty)
 8001774:	2800      	cmp	r0, #0
 8001776:	d05d      	beq.n	8001834 <main+0x51c>
			HAL_GPIO_TogglePin(U_LED_GPIO_Port, U_LED_Pin);
 8001778:	2580      	movs	r5, #128	@ 0x80
 800177a:	240a      	movs	r4, #10
 800177c:	022d      	lsls	r5, r5, #8
 800177e:	0029      	movs	r1, r5
 8001780:	48a7      	ldr	r0, [pc, #668]	@ (8001a20 <main+0x708>)
 8001782:	f002 f877 	bl	8003874 <HAL_GPIO_TogglePin>
		for (int i = 0; i < 10; i++) {
 8001786:	3c01      	subs	r4, #1
			HAL_Delay(100);
 8001788:	2064      	movs	r0, #100	@ 0x64
 800178a:	f001 fc11 	bl	8002fb0 <HAL_Delay>
		for (int i = 0; i < 10; i++) {
 800178e:	2c00      	cmp	r4, #0
 8001790:	d1f5      	bne.n	800177e <main+0x466>
		storeSettingsToEeprom();	// write the default settings
 8001792:	f000 fdf1 	bl	8002378 <storeSettingsToEeprom>
		write_byte_eeprom(EEPROM_ISFIRSTBOOT_ADDRESS, isFirstWrite);
 8001796:	0021      	movs	r1, r4
 8001798:	2064      	movs	r0, #100	@ 0x64
 800179a:	f000 fdd5 	bl	8002348 <write_byte_eeprom>
	uint32_t timeLowBattery = 0;
 800179e:	2600      	movs	r6, #0
				HAL_GPIO_TogglePin(U_LED_GPIO_Port, U_LED_Pin);
 80017a0:	2580      	movs	r5, #128	@ 0x80
	disableMotor(M1);
 80017a2:	2000      	movs	r0, #0
 80017a4:	f000 fb10 	bl	8001dc8 <disableMotor>
	disableMotor(M2);
 80017a8:	2001      	movs	r0, #1
 80017aa:	f000 fb0d 	bl	8001dc8 <disableMotor>
	disableMotor(M3);
 80017ae:	2002      	movs	r0, #2
 80017b0:	f000 fb0a 	bl	8001dc8 <disableMotor>
				HAL_GPIO_TogglePin(U_LED_GPIO_Port, U_LED_Pin);
 80017b4:	022d      	lsls	r5, r5, #8
	uint32_t timeLimitBattery = 0;
 80017b6:	9602      	str	r6, [sp, #8]
	uint32_t time3 = 0;
 80017b8:	9604      	str	r6, [sp, #16]
	uint32_t time2 = 0;
 80017ba:	9603      	str	r6, [sp, #12]
	uint32_t time1 = 0;
 80017bc:	9601      	str	r6, [sp, #4]
		DMAadcUpdate();
 80017be:	f7ff fc99 	bl	80010f4 <DMAadcUpdate>
		if (!cutoff) {	// if the robot is not in cutoff
 80017c2:	4b98      	ldr	r3, [pc, #608]	@ (8001a24 <main+0x70c>)
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d000      	beq.n	80017cc <main+0x4b4>
 80017ca:	e161      	b.n	8001a90 <main+0x778>
			if (!noDisarm) {
 80017cc:	4b96      	ldr	r3, [pc, #600]	@ (8001a28 <main+0x710>)
 80017ce:	4c97      	ldr	r4, [pc, #604]	@ (8001a2c <main+0x714>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	9305      	str	r3, [sp, #20]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d105      	bne.n	80017e4 <main+0x4cc>
				if (getChannelValuePercentage(armChannel) > 75)
 80017d8:	4b95      	ldr	r3, [pc, #596]	@ (8001a30 <main+0x718>)
 80017da:	7818      	ldrb	r0, [r3, #0]
 80017dc:	f000 fb62 	bl	8001ea4 <getChannelValuePercentage>
 80017e0:	284b      	cmp	r0, #75	@ 0x4b
 80017e2:	d92a      	bls.n	800183a <main+0x522>
					armed = TRUE;
 80017e4:	2301      	movs	r3, #1
 80017e6:	7023      	strb	r3, [r4, #0]
				enableMotor(M1);
 80017e8:	2000      	movs	r0, #0
 80017ea:	f000 fb05 	bl	8001df8 <enableMotor>
				enableMotor(M2);
 80017ee:	2001      	movs	r0, #1
 80017f0:	f000 fb02 	bl	8001df8 <enableMotor>
				enableMotor(M3);
 80017f4:	2002      	movs	r0, #2
 80017f6:	f000 faff 	bl	8001df8 <enableMotor>
				setServoIsEnable(TRUE, &htim17); // start servo 1 HV
 80017fa:	0039      	movs	r1, r7
 80017fc:	2001      	movs	r0, #1
 80017fe:	f000 fc97 	bl	8002130 <setServoIsEnable>
				setServoIsEnable(TRUE, &htim16); // start servo 2
 8001802:	2001      	movs	r0, #1
 8001804:	498b      	ldr	r1, [pc, #556]	@ (8001a34 <main+0x71c>)
 8001806:	f000 fc93 	bl	8002130 <setServoIsEnable>
				if (tankMixIsON) { // calculate and use the tank mix only if it's enabled
 800180a:	4b8b      	ldr	r3, [pc, #556]	@ (8001a38 <main+0x720>)
 800180c:	781c      	ldrb	r4, [r3, #0]
 800180e:	2c00      	cmp	r4, #0
 8001810:	d132      	bne.n	8001878 <main+0x560>
							getChannelValuePercentage(thChannel));
 8001812:	4b8a      	ldr	r3, [pc, #552]	@ (8001a3c <main+0x724>)
 8001814:	7818      	ldrb	r0, [r3, #0]
 8001816:	f000 fb45 	bl	8001ea4 <getChannelValuePercentage>
					setMotorSpeedBidirectional(M1,
 800181a:	b201      	sxth	r1, r0
 800181c:	0020      	movs	r0, r4
 800181e:	f000 fa93 	bl	8001d48 <setMotorSpeedBidirectional>
							getChannelValuePercentage(stChannel));
 8001822:	4b87      	ldr	r3, [pc, #540]	@ (8001a40 <main+0x728>)
 8001824:	7818      	ldrb	r0, [r3, #0]
 8001826:	f000 fb3d 	bl	8001ea4 <getChannelValuePercentage>
					setMotorSpeedBidirectional(M2,
 800182a:	b201      	sxth	r1, r0
 800182c:	2001      	movs	r0, #1
 800182e:	f000 fa8b 	bl	8001d48 <setMotorSpeedBidirectional>
 8001832:	e037      	b.n	80018a4 <main+0x58c>
		loadSettingsFromEeprom();	// load the settings from the eeprom memory
 8001834:	f000 fd84 	bl	8002340 <loadSettingsFromEeprom>
 8001838:	e7b1      	b.n	800179e <main+0x486>
					armed = FALSE;
 800183a:	9b05      	ldr	r3, [sp, #20]
				makeSound(mLeft, 50);
 800183c:	2132      	movs	r1, #50	@ 0x32
					armed = FALSE;
 800183e:	7023      	strb	r3, [r4, #0]
				makeSound(mLeft, 50);
 8001840:	4b80      	ldr	r3, [pc, #512]	@ (8001a44 <main+0x72c>)
 8001842:	7818      	ldrb	r0, [r3, #0]
 8001844:	f000 faf0 	bl	8001e28 <makeSound>
				HAL_Delay(50);
 8001848:	2032      	movs	r0, #50	@ 0x32
 800184a:	f001 fbb1 	bl	8002fb0 <HAL_Delay>
			if (armed) {	// if armed do...
 800184e:	7824      	ldrb	r4, [r4, #0]
 8001850:	2c00      	cmp	r4, #0
 8001852:	d1c9      	bne.n	80017e8 <main+0x4d0>
				disableMotor(M1);
 8001854:	0020      	movs	r0, r4
 8001856:	f000 fab7 	bl	8001dc8 <disableMotor>
				disableMotor(M2);
 800185a:	2001      	movs	r0, #1
 800185c:	f000 fab4 	bl	8001dc8 <disableMotor>
				disableMotor(M3);
 8001860:	2002      	movs	r0, #2
 8001862:	f000 fab1 	bl	8001dc8 <disableMotor>
				setServoIsEnable(FALSE, &htim17); // stop servo 1 HV
 8001866:	0039      	movs	r1, r7
 8001868:	0020      	movs	r0, r4
 800186a:	f000 fc61 	bl	8002130 <setServoIsEnable>
				setServoIsEnable(FALSE, &htim16); // stop servo 2
 800186e:	0020      	movs	r0, r4
 8001870:	4970      	ldr	r1, [pc, #448]	@ (8001a34 <main+0x71c>)
 8001872:	f000 fc5d 	bl	8002130 <setServoIsEnable>
 8001876:	e038      	b.n	80018ea <main+0x5d2>
					tank = tankMix(getChannelValuePercentage(stChannel),
 8001878:	4b71      	ldr	r3, [pc, #452]	@ (8001a40 <main+0x728>)
 800187a:	7818      	ldrb	r0, [r3, #0]
 800187c:	f000 fb12 	bl	8001ea4 <getChannelValuePercentage>
 8001880:	4b6e      	ldr	r3, [pc, #440]	@ (8001a3c <main+0x724>)
 8001882:	0004      	movs	r4, r0
 8001884:	7818      	ldrb	r0, [r3, #0]
 8001886:	f000 fb0d 	bl	8001ea4 <getChannelValuePercentage>
 800188a:	0001      	movs	r1, r0
 800188c:	0020      	movs	r0, r4
 800188e:	f000 fbd9 	bl	8002044 <tankMix>
 8001892:	4b6d      	ldr	r3, [pc, #436]	@ (8001a48 <main+0x730>)
 8001894:	0c02      	lsrs	r2, r0, #16
 8001896:	8018      	strh	r0, [r3, #0]
 8001898:	805a      	strh	r2, [r3, #2]
					setTankMotor(tank);
 800189a:	b283      	uxth	r3, r0
 800189c:	0410      	lsls	r0, r2, #16
 800189e:	4318      	orrs	r0, r3
 80018a0:	f000 fa7e 	bl	8001da0 <setTankMotor>
					motSeekPot(mWeapon, reciever_channels[wpChannel], 1);
 80018a4:	4a69      	ldr	r2, [pc, #420]	@ (8001a4c <main+0x734>)
 80018a6:	4b6a      	ldr	r3, [pc, #424]	@ (8001a50 <main+0x738>)
 80018a8:	7812      	ldrb	r2, [r2, #0]
 80018aa:	0052      	lsls	r2, r2, #1
 80018ac:	5ad1      	ldrh	r1, [r2, r3]
 80018ae:	4b69      	ldr	r3, [pc, #420]	@ (8001a54 <main+0x73c>)
 80018b0:	2201      	movs	r2, #1
 80018b2:	7818      	ldrb	r0, [r3, #0]
 80018b4:	f000 f996 	bl	8001be4 <motSeekPot>
				if (limit == TRUE) { // !!ASUME THAT S1 IS CONNECTED TO THE WEAPON ESC
 80018b8:	4c67      	ldr	r4, [pc, #412]	@ (8001a58 <main+0x740>)
 80018ba:	4b68      	ldr	r3, [pc, #416]	@ (8001a5c <main+0x744>)
 80018bc:	7822      	ldrb	r2, [r4, #0]
					uint8_t s1 = getChannelValuePercentage(s1Channel);
 80018be:	7818      	ldrb	r0, [r3, #0]
				if (limit == TRUE) { // !!ASUME THAT S1 IS CONNECTED TO THE WEAPON ESC
 80018c0:	2a01      	cmp	r2, #1
 80018c2:	d000      	beq.n	80018c6 <main+0x5ae>
 80018c4:	e09e      	b.n	8001a04 <main+0x6ec>
					uint8_t s1 = getChannelValuePercentage(s1Channel);
 80018c6:	f000 faed 	bl	8001ea4 <getChannelValuePercentage>
					if (limit == TRUE)
 80018ca:	7823      	ldrb	r3, [r4, #0]
					uint8_t s1 = getChannelValuePercentage(s1Channel);
 80018cc:	b2c1      	uxtb	r1, r0
					if (limit == TRUE)
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d100      	bne.n	80018d4 <main+0x5bc>
						s1 = s1 / 2;
 80018d2:	0849      	lsrs	r1, r1, #1
					setServoAngle(S1, getChannelValuePercentage(s1Channel)); // servo 1 attached to channel s1Channel
 80018d4:	2000      	movs	r0, #0
 80018d6:	f000 fbef 	bl	80020b8 <setServoAngle>
				setServoAngle(S2, getChannelValuePercentage(s2Channel));
 80018da:	4b61      	ldr	r3, [pc, #388]	@ (8001a60 <main+0x748>)
 80018dc:	7818      	ldrb	r0, [r3, #0]
 80018de:	f000 fae1 	bl	8001ea4 <getChannelValuePercentage>
 80018e2:	0001      	movs	r1, r0
 80018e4:	2001      	movs	r0, #1
 80018e6:	f000 fbe7 	bl	80020b8 <setServoAngle>
			if (HAL_GetTick() - time2 >= 200) {
 80018ea:	f001 fb5b 	bl	8002fa4 <HAL_GetTick>
 80018ee:	9b03      	ldr	r3, [sp, #12]
 80018f0:	1ac0      	subs	r0, r0, r3
 80018f2:	28c7      	cmp	r0, #199	@ 0xc7
 80018f4:	d941      	bls.n	800197a <main+0x662>
				batteryVoltage = getBattVoltage();
 80018f6:	f7ff fc9f 	bl	8001238 <getBattVoltage>
 80018fa:	4c5a      	ldr	r4, [pc, #360]	@ (8001a64 <main+0x74c>)
 80018fc:	8020      	strh	r0, [r4, #0]
				batteryConfiguration = getBatteryConfiguration();
 80018fe:	f7ff fcab 	bl	8001258 <getBatteryConfiguration>
 8001902:	4b59      	ldr	r3, [pc, #356]	@ (8001a68 <main+0x750>)
 8001904:	7018      	strb	r0, [r3, #0]
				if (HAL_GetTick() - timeLimitBattery
 8001906:	f001 fb4d 	bl	8002fa4 <HAL_GetTick>
 800190a:	9b02      	ldr	r3, [sp, #8]
 800190c:	1ac0      	subs	r0, r0, r3
 800190e:	4b57      	ldr	r3, [pc, #348]	@ (8001a6c <main+0x754>)
 8001910:	4298      	cmp	r0, r3
 8001912:	d902      	bls.n	800191a <main+0x602>
					limit = TRUE;// activate limit state (weapon speed limited)
 8001914:	2201      	movs	r2, #1
 8001916:	4b50      	ldr	r3, [pc, #320]	@ (8001a58 <main+0x740>)
 8001918:	701a      	strb	r2, [r3, #0]
				if (batteryVoltage >= limitVoltage * 100 * batteryConfiguration
 800191a:	4b55      	ldr	r3, [pc, #340]	@ (8001a70 <main+0x758>)
 800191c:	4a52      	ldr	r2, [pc, #328]	@ (8001a68 <main+0x750>)
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	7812      	ldrb	r2, [r2, #0]
 8001922:	8821      	ldrh	r1, [r4, #0]
 8001924:	435a      	muls	r2, r3
 8001926:	2364      	movs	r3, #100	@ 0x64
 8001928:	4353      	muls	r3, r2
 800192a:	4299      	cmp	r1, r3
 800192c:	db07      	blt.n	800193e <main+0x626>
						&& !limit)
 800192e:	4b4a      	ldr	r3, [pc, #296]	@ (8001a58 <main+0x740>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d103      	bne.n	800193e <main+0x626>
					timeLimitBattery = HAL_GetTick() + CUTOFF_BATTERY_TIMEOUT;
 8001936:	f001 fb35 	bl	8002fa4 <HAL_GetTick>
 800193a:	300a      	adds	r0, #10
 800193c:	9002      	str	r0, [sp, #8]
				if (HAL_GetTick() - timeLowBattery
 800193e:	f001 fb31 	bl	8002fa4 <HAL_GetTick>
 8001942:	4b4a      	ldr	r3, [pc, #296]	@ (8001a6c <main+0x754>)
 8001944:	1b80      	subs	r0, r0, r6
 8001946:	4298      	cmp	r0, r3
 8001948:	d902      	bls.n	8001950 <main+0x638>
					cutoff = TRUE;	// activate cutoff state (robot disarmed)
 800194a:	2201      	movs	r2, #1
 800194c:	4b35      	ldr	r3, [pc, #212]	@ (8001a24 <main+0x70c>)
 800194e:	701a      	strb	r2, [r3, #0]
				if (batteryVoltage >= cutOffVoltage * 100 * batteryConfiguration
 8001950:	4b48      	ldr	r3, [pc, #288]	@ (8001a74 <main+0x75c>)
 8001952:	4a45      	ldr	r2, [pc, #276]	@ (8001a68 <main+0x750>)
 8001954:	781b      	ldrb	r3, [r3, #0]
 8001956:	7812      	ldrb	r2, [r2, #0]
 8001958:	8821      	ldrh	r1, [r4, #0]
 800195a:	435a      	muls	r2, r3
 800195c:	2364      	movs	r3, #100	@ 0x64
 800195e:	4353      	muls	r3, r2
 8001960:	4299      	cmp	r1, r3
 8001962:	db07      	blt.n	8001974 <main+0x65c>
						&& !cutoff)
 8001964:	4b2f      	ldr	r3, [pc, #188]	@ (8001a24 <main+0x70c>)
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d103      	bne.n	8001974 <main+0x65c>
					timeLowBattery = HAL_GetTick() + CUTOFF_BATTERY_TIMEOUT;
 800196c:	f001 fb1a 	bl	8002fa4 <HAL_GetTick>
 8001970:	300a      	adds	r0, #10
 8001972:	0006      	movs	r6, r0
				time2 = HAL_GetTick();
 8001974:	f001 fb16 	bl	8002fa4 <HAL_GetTick>
 8001978:	9003      	str	r0, [sp, #12]
			if (HAL_GetTick() - time1 >= 2000 && limit == FALSE) {
 800197a:	f001 fb13 	bl	8002fa4 <HAL_GetTick>
 800197e:	9b01      	ldr	r3, [sp, #4]
 8001980:	1ac0      	subs	r0, r0, r3
 8001982:	23fa      	movs	r3, #250	@ 0xfa
 8001984:	00db      	lsls	r3, r3, #3
 8001986:	4298      	cmp	r0, r3
 8001988:	d30a      	bcc.n	80019a0 <main+0x688>
 800198a:	4b33      	ldr	r3, [pc, #204]	@ (8001a58 <main+0x740>)
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d106      	bne.n	80019a0 <main+0x688>
				HAL_GPIO_TogglePin(U_LED_GPIO_Port, U_LED_Pin);
 8001992:	0029      	movs	r1, r5
 8001994:	4822      	ldr	r0, [pc, #136]	@ (8001a20 <main+0x708>)
 8001996:	f001 ff6d 	bl	8003874 <HAL_GPIO_TogglePin>
				time1 = HAL_GetTick();
 800199a:	f001 fb03 	bl	8002fa4 <HAL_GetTick>
 800199e:	9001      	str	r0, [sp, #4]
			if (HAL_GetTick() - time3 >= 350 && limit == TRUE) {
 80019a0:	f001 fb00 	bl	8002fa4 <HAL_GetTick>
 80019a4:	9b04      	ldr	r3, [sp, #16]
 80019a6:	1ac0      	subs	r0, r0, r3
 80019a8:	23af      	movs	r3, #175	@ 0xaf
 80019aa:	005b      	lsls	r3, r3, #1
 80019ac:	4298      	cmp	r0, r3
 80019ae:	d30a      	bcc.n	80019c6 <main+0x6ae>
 80019b0:	4b29      	ldr	r3, [pc, #164]	@ (8001a58 <main+0x740>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d106      	bne.n	80019c6 <main+0x6ae>
				HAL_GPIO_TogglePin(U_LED_GPIO_Port, U_LED_Pin);
 80019b8:	0029      	movs	r1, r5
 80019ba:	4819      	ldr	r0, [pc, #100]	@ (8001a20 <main+0x708>)
 80019bc:	f001 ff5a 	bl	8003874 <HAL_GPIO_TogglePin>
				time3 = HAL_GetTick();
 80019c0:	f001 faf0 	bl	8002fa4 <HAL_GetTick>
 80019c4:	9004      	str	r0, [sp, #16]
		if (commandRecieved) {	// recieved a command from the USB
 80019c6:	4b2c      	ldr	r3, [pc, #176]	@ (8001a78 <main+0x760>)
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d00f      	beq.n	80019ee <main+0x6d6>
			if (modifySettingsWithCommand()) {
 80019ce:	f000 fe89 	bl	80026e4 <modifySettingsWithCommand>
 80019d2:	ac12      	add	r4, sp, #72	@ 0x48
 80019d4:	2800      	cmp	r0, #0
 80019d6:	d100      	bne.n	80019da <main+0x6c2>
 80019d8:	e07f      	b.n	8001ada <main+0x7c2>
				uint8_t s[] = "\nOK\n";
 80019da:	4b28      	ldr	r3, [pc, #160]	@ (8001a7c <main+0x764>)
 80019dc:	9312      	str	r3, [sp, #72]	@ 0x48
 80019de:	2300      	movs	r3, #0
 80019e0:	7123      	strb	r3, [r4, #4]
				serialPrintString(s);
 80019e2:	0020      	movs	r0, r4
 80019e4:	f000 fbf6 	bl	80021d4 <serialPrintString>
			commandRecieved = FALSE;
 80019e8:	2200      	movs	r2, #0
 80019ea:	4b23      	ldr	r3, [pc, #140]	@ (8001a78 <main+0x760>)
 80019ec:	701a      	strb	r2, [r3, #0]
		ccr1 = TIM1->CCR1;
 80019ee:	4924      	ldr	r1, [pc, #144]	@ (8001a80 <main+0x768>)
 80019f0:	4b24      	ldr	r3, [pc, #144]	@ (8001a84 <main+0x76c>)
 80019f2:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
 80019f4:	801a      	strh	r2, [r3, #0]
		ccr2 = TIM1->CCR2;
 80019f6:	6b8a      	ldr	r2, [r1, #56]	@ 0x38
 80019f8:	4b23      	ldr	r3, [pc, #140]	@ (8001a88 <main+0x770>)
 80019fa:	801a      	strh	r2, [r3, #0]
		ccr3 = TIM1->CCR3;
 80019fc:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
 80019fe:	4b23      	ldr	r3, [pc, #140]	@ (8001a8c <main+0x774>)
 8001a00:	801a      	strh	r2, [r3, #0]
		DMAadcUpdate();
 8001a02:	e6dc      	b.n	80017be <main+0x4a6>
					setServoAngle(S1, getChannelValuePercentage(s1Channel)); // servo 1 attached to channel s1Channel
 8001a04:	f000 fa4e 	bl	8001ea4 <getChannelValuePercentage>
 8001a08:	0001      	movs	r1, r0
 8001a0a:	e763      	b.n	80018d4 <main+0x5bc>
 8001a0c:	200022a0 	.word	0x200022a0
 8001a10:	40001000 	.word	0x40001000
 8001a14:	0000ffff 	.word	0x0000ffff
 8001a18:	200022e8 	.word	0x200022e8
 8001a1c:	40000400 	.word	0x40000400
 8001a20:	48000800 	.word	0x48000800
 8001a24:	2000217e 	.word	0x2000217e
 8001a28:	20000006 	.word	0x20000006
 8001a2c:	2000217b 	.word	0x2000217b
 8001a30:	2000000c 	.word	0x2000000c
 8001a34:	20002258 	.word	0x20002258
 8001a38:	20000007 	.word	0x20000007
 8001a3c:	20000011 	.word	0x20000011
 8001a40:	20000010 	.word	0x20000010
 8001a44:	20002177 	.word	0x20002177
 8001a48:	20002184 	.word	0x20002184
 8001a4c:	2000000f 	.word	0x2000000f
 8001a50:	20002460 	.word	0x20002460
 8001a54:	20000008 	.word	0x20000008
 8001a58:	2000217d 	.word	0x2000217d
 8001a5c:	2000000e 	.word	0x2000000e
 8001a60:	2000000d 	.word	0x2000000d
 8001a64:	20002180 	.word	0x20002180
 8001a68:	2000217c 	.word	0x2000217c
 8001a6c:	0000270f 	.word	0x0000270f
 8001a70:	20000005 	.word	0x20000005
 8001a74:	20000004 	.word	0x20000004
 8001a78:	20002182 	.word	0x20002182
 8001a7c:	0a4b4f0a 	.word	0x0a4b4f0a
 8001a80:	40012c00 	.word	0x40012c00
 8001a84:	20002174 	.word	0x20002174
 8001a88:	20002172 	.word	0x20002172
 8001a8c:	20002170 	.word	0x20002170
			disableMotor(M1);
 8001a90:	2000      	movs	r0, #0
 8001a92:	f000 f999 	bl	8001dc8 <disableMotor>
			disableMotor(M2);
 8001a96:	2001      	movs	r0, #1
 8001a98:	f000 f996 	bl	8001dc8 <disableMotor>
			disableMotor(M3);
 8001a9c:	2002      	movs	r0, #2
 8001a9e:	f000 f993 	bl	8001dc8 <disableMotor>
			setServoAngle(S1, 0);		// servo 1 attached to channel s1Channel
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	0008      	movs	r0, r1
 8001aa6:	f000 fb07 	bl	80020b8 <setServoAngle>
			setServoAngle(S2, 0);
 8001aaa:	2100      	movs	r1, #0
 8001aac:	2001      	movs	r0, #1
 8001aae:	f000 fb03 	bl	80020b8 <setServoAngle>
			if (HAL_GetTick() - time1 >= 100) {
 8001ab2:	f001 fa77 	bl	8002fa4 <HAL_GetTick>
 8001ab6:	9b01      	ldr	r3, [sp, #4]
 8001ab8:	1ac0      	subs	r0, r0, r3
 8001aba:	2863      	cmp	r0, #99	@ 0x63
 8001abc:	d800      	bhi.n	8001ac0 <main+0x7a8>
 8001abe:	e782      	b.n	80019c6 <main+0x6ae>
				HAL_GPIO_TogglePin(U_LED_GPIO_Port, U_LED_Pin);
 8001ac0:	0029      	movs	r1, r5
 8001ac2:	4809      	ldr	r0, [pc, #36]	@ (8001ae8 <main+0x7d0>)
 8001ac4:	f001 fed6 	bl	8003874 <HAL_GPIO_TogglePin>
				makeSound(mLeft, 100);	// beep while in cutoff mode
 8001ac8:	4b08      	ldr	r3, [pc, #32]	@ (8001aec <main+0x7d4>)
 8001aca:	2164      	movs	r1, #100	@ 0x64
 8001acc:	7818      	ldrb	r0, [r3, #0]
 8001ace:	f000 f9ab 	bl	8001e28 <makeSound>
				time1 = HAL_GetTick();
 8001ad2:	f001 fa67 	bl	8002fa4 <HAL_GetTick>
 8001ad6:	9001      	str	r0, [sp, #4]
 8001ad8:	e775      	b.n	80019c6 <main+0x6ae>
				uint8_t s[] = "\nWHAT??\n";
 8001ada:	2209      	movs	r2, #9
 8001adc:	0020      	movs	r0, r4
 8001ade:	4904      	ldr	r1, [pc, #16]	@ (8001af0 <main+0x7d8>)
 8001ae0:	f005 fe9d 	bl	800781e <memcpy>
 8001ae4:	e77d      	b.n	80019e2 <main+0x6ca>
 8001ae6:	46c0      	nop			@ (mov r8, r8)
 8001ae8:	48000800 	.word	0x48000800
 8001aec:	20002177 	.word	0x20002177
 8001af0:	08008870 	.word	0x08008870

08001af4 <map>:
		int16_t out_max) {
 8001af4:	b570      	push	{r4, r5, r6, lr}
 8001af6:	001d      	movs	r5, r3
 8001af8:	ab04      	add	r3, sp, #16
 8001afa:	2400      	movs	r4, #0
 8001afc:	5f1c      	ldrsh	r4, [r3, r4]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001afe:	1a43      	subs	r3, r0, r1
 8001b00:	1b60      	subs	r0, r4, r5
 8001b02:	4358      	muls	r0, r3
 8001b04:	1a51      	subs	r1, r2, r1
 8001b06:	f7fe fbb9 	bl	800027c <__divsi3>
 8001b0a:	1940      	adds	r0, r0, r5
 8001b0c:	b200      	sxth	r0, r0
}
 8001b0e:	bd70      	pop	{r4, r5, r6, pc}

08001b10 <Error_Handler>:
 8001b10:	b672      	cpsid	i
	while (1) {
 8001b12:	e7fe      	b.n	8001b12 <Error_Handler+0x2>

08001b14 <initMotors>:
unsigned long pid_prev_time = 0;
float pid_prop_k = 1.0;
float pid_deriv_k = 0.0;
float pid_integ_k = 0.0;

void initMotors() {
 8001b14:	b510      	push	{r4, lr}
	initDMApwm();
 8001b16:	f7ff fb4b 	bl	80011b0 <initDMApwm>
}
 8001b1a:	bd10      	pop	{r4, pc}

08001b1c <getMotorRev>:
	// set the speed of the motors
	setMotorSpeedBidirectional(mLeft, t.speedL);
	setMotorSpeedBidirectional(mRight, t.speedR);
}

uint8_t getMotorRev(uint8_t motorN) { // return 1 if the motorN is reversed, else 0
 8001b1c:	0003      	movs	r3, r0
	uint8_t isRev = 0;
	switch (motorN) {
 8001b1e:	2801      	cmp	r0, #1
 8001b20:	d007      	beq.n	8001b32 <getMotorRev+0x16>
 8001b22:	2802      	cmp	r0, #2
 8001b24:	d007      	beq.n	8001b36 <getMotorRev+0x1a>
 8001b26:	2000      	movs	r0, #0
 8001b28:	4283      	cmp	r3, r0
 8001b2a:	d101      	bne.n	8001b30 <getMotorRev+0x14>
	case M1:
		isRev = m1Rev;
 8001b2c:	4b03      	ldr	r3, [pc, #12]	@ (8001b3c <getMotorRev+0x20>)
		break;
	case M2:
		isRev = m2Rev;
		break;
	case M3:
		isRev = m3Rev;
 8001b2e:	7818      	ldrb	r0, [r3, #0]
		break;
	}
	return isRev;
}
 8001b30:	4770      	bx	lr
		isRev = m2Rev;
 8001b32:	4b03      	ldr	r3, [pc, #12]	@ (8001b40 <getMotorRev+0x24>)
 8001b34:	e7fb      	b.n	8001b2e <getMotorRev+0x12>
		isRev = m3Rev;
 8001b36:	4b03      	ldr	r3, [pc, #12]	@ (8001b44 <getMotorRev+0x28>)
 8001b38:	e7f9      	b.n	8001b2e <getMotorRev+0x12>
 8001b3a:	46c0      	nop			@ (mov r8, r8)
 8001b3c:	2000000b 	.word	0x2000000b
 8001b40:	2000000a 	.word	0x2000000a
 8001b44:	2000217a 	.word	0x2000217a

08001b48 <setDriverSignals>:
		dir = !dir;	//check if the motor is reversed, if it is reverse the direction
	setDriverSignals(motorN, sp, dir);

}

void setDriverSignals(uint8_t motorN, int16_t sp, uint8_t dir) {
 8001b48:	b510      	push	{r4, lr}
 8001b4a:	000c      	movs	r4, r1
	/*
	 * PA8 --> M1_PWM (PWM_M1_F) 	PA15 --> DIR_M1 (PWM_M1_B)
	 * PA9 --> M2_PWM (PWM_M2_F)	PA13 --> DIR_M2 (PWM_M2_B)
	 * PA10 --> M3_PWM (PWM_M3_F)	PA11 --> DIR_M3 (PWM_M3_B)
	 */
	switch (motorN) {
 8001b4c:	2801      	cmp	r0, #1
 8001b4e:	d014      	beq.n	8001b7a <setDriverSignals+0x32>
 8001b50:	2802      	cmp	r0, #2
 8001b52:	d01f      	beq.n	8001b94 <setDriverSignals+0x4c>
 8001b54:	2800      	cmp	r0, #0
 8001b56:	d10f      	bne.n	8001b78 <setDriverSignals+0x30>
	case M1:
		if (dir) {	// set the direction
 8001b58:	2a00      	cmp	r2, #0
 8001b5a:	d001      	beq.n	8001b60 <setDriverSignals+0x18>
			setDMApwmDuty(PWM_M1_B_GPIO_Port, PWM_M1_B_Pin, MAX_DMA_PWM_VALUE);
 8001b5c:	22fa      	movs	r2, #250	@ 0xfa
 8001b5e:	0092      	lsls	r2, r2, #2
		} else {
			setDMApwmDuty(PWM_M1_B_GPIO_Port, PWM_M1_B_Pin, 0);
 8001b60:	2180      	movs	r1, #128	@ 0x80
 8001b62:	4813      	ldr	r0, [pc, #76]	@ (8001bb0 <setDriverSignals+0x68>)
 8001b64:	0209      	lsls	r1, r1, #8
 8001b66:	f7ff fb01 	bl	800116c <setDMApwmDuty>
		}
		setDMApwmDuty(PWM_M1_F_GPIO_Port, PWM_M1_F_Pin, sp);	// set the speed
 8001b6a:	2180      	movs	r1, #128	@ 0x80
 8001b6c:	b2a2      	uxth	r2, r4
 8001b6e:	0049      	lsls	r1, r1, #1
		if (dir) {	// set the direction
			setDMApwmDuty(PWM_M2_B_GPIO_Port, PWM_M3_B_Pin, MAX_DMA_PWM_VALUE);
		} else {
			setDMApwmDuty(PWM_M3_B_GPIO_Port, PWM_M3_B_Pin, 0);
		}
		setDMApwmDuty(PWM_M3_F_GPIO_Port, PWM_M3_F_Pin, sp);	// set the speed
 8001b70:	2090      	movs	r0, #144	@ 0x90
 8001b72:	05c0      	lsls	r0, r0, #23
 8001b74:	f7ff fafa 	bl	800116c <setDMApwmDuty>
		break;
	}
#endif
}
 8001b78:	bd10      	pop	{r4, pc}
		if (dir) {	// set the direction
 8001b7a:	2a00      	cmp	r2, #0
 8001b7c:	d001      	beq.n	8001b82 <setDriverSignals+0x3a>
			setDMApwmDuty(PWM_M2_B_GPIO_Port, PWM_M2_B_Pin, MAX_DMA_PWM_VALUE);
 8001b7e:	22fa      	movs	r2, #250	@ 0xfa
 8001b80:	0092      	lsls	r2, r2, #2
			setDMApwmDuty(PWM_M2_B_GPIO_Port, PWM_M2_B_Pin, 0);
 8001b82:	2180      	movs	r1, #128	@ 0x80
 8001b84:	480a      	ldr	r0, [pc, #40]	@ (8001bb0 <setDriverSignals+0x68>)
 8001b86:	0189      	lsls	r1, r1, #6
 8001b88:	f7ff faf0 	bl	800116c <setDMApwmDuty>
		setDMApwmDuty(PWM_M2_F_GPIO_Port, PWM_M2_F_Pin, sp);	// set the speed
 8001b8c:	2180      	movs	r1, #128	@ 0x80
 8001b8e:	b2a2      	uxth	r2, r4
 8001b90:	0089      	lsls	r1, r1, #2
 8001b92:	e7ed      	b.n	8001b70 <setDriverSignals+0x28>
		if (dir) {	// set the direction
 8001b94:	2a00      	cmp	r2, #0
 8001b96:	d001      	beq.n	8001b9c <setDriverSignals+0x54>
			setDMApwmDuty(PWM_M2_B_GPIO_Port, PWM_M3_B_Pin, MAX_DMA_PWM_VALUE);
 8001b98:	22fa      	movs	r2, #250	@ 0xfa
 8001b9a:	0092      	lsls	r2, r2, #2
			setDMApwmDuty(PWM_M3_B_GPIO_Port, PWM_M3_B_Pin, 0);
 8001b9c:	2180      	movs	r1, #128	@ 0x80
 8001b9e:	4804      	ldr	r0, [pc, #16]	@ (8001bb0 <setDriverSignals+0x68>)
 8001ba0:	0109      	lsls	r1, r1, #4
 8001ba2:	f7ff fae3 	bl	800116c <setDMApwmDuty>
		setDMApwmDuty(PWM_M3_F_GPIO_Port, PWM_M3_F_Pin, sp);	// set the speed
 8001ba6:	2180      	movs	r1, #128	@ 0x80
 8001ba8:	b2a2      	uxth	r2, r4
 8001baa:	00c9      	lsls	r1, r1, #3
 8001bac:	e7e0      	b.n	8001b70 <setDriverSignals+0x28>
 8001bae:	46c0      	nop			@ (mov r8, r8)
 8001bb0:	48000400 	.word	0x48000400

08001bb4 <setDriverBrake>:

void setDriverBrake(uint8_t motorN) {
 8001bb4:	0002      	movs	r2, r0
 8001bb6:	b510      	push	{r4, lr}
			break;
	}
#endif

#ifdef DRIVER_PH_EN
	switch (motorN) {
 8001bb8:	2801      	cmp	r0, #1
 8001bba:	d00a      	beq.n	8001bd2 <setDriverBrake+0x1e>
 8001bbc:	2802      	cmp	r0, #2
 8001bbe:	d00c      	beq.n	8001bda <setDriverBrake+0x26>
 8001bc0:	2800      	cmp	r0, #0
 8001bc2:	d105      	bne.n	8001bd0 <setDriverBrake+0x1c>
	case M1:
		setDMApwmDuty(PWM_M1_F_GPIO_Port, PWM_M1_F_Pin, 0);
 8001bc4:	2180      	movs	r1, #128	@ 0x80
 8001bc6:	0049      	lsls	r1, r1, #1
		break;
	case M2:
		setDMApwmDuty(PWM_M2_F_GPIO_Port, PWM_M2_F_Pin, 0);
		break;
	case M3:
		setDMApwmDuty(PWM_M3_F_GPIO_Port, PWM_M3_F_Pin, 0);
 8001bc8:	2090      	movs	r0, #144	@ 0x90
 8001bca:	05c0      	lsls	r0, r0, #23
 8001bcc:	f7ff face 	bl	800116c <setDMApwmDuty>
		break;
	}
#endif
}
 8001bd0:	bd10      	pop	{r4, pc}
		setDMApwmDuty(PWM_M2_F_GPIO_Port, PWM_M2_F_Pin, 0);
 8001bd2:	2180      	movs	r1, #128	@ 0x80
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	0089      	lsls	r1, r1, #2
 8001bd8:	e7f6      	b.n	8001bc8 <setDriverBrake+0x14>
		setDMApwmDuty(PWM_M3_F_GPIO_Port, PWM_M3_F_Pin, 0);
 8001bda:	2180      	movs	r1, #128	@ 0x80
 8001bdc:	2200      	movs	r2, #0
 8001bde:	00c9      	lsls	r1, r1, #3
 8001be0:	e7f2      	b.n	8001bc8 <setDriverBrake+0x14>
	...

08001be4 <motSeekPot>:
	if(target_pos < 400){
 8001be4:	23c8      	movs	r3, #200	@ 0xc8
void motSeekPot(uint8_t motorN, uint16_t target_pos, uint8_t pot_ch) {
 8001be6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001be8:	b087      	sub	sp, #28
 8001bea:	0017      	movs	r7, r2
 8001bec:	9004      	str	r0, [sp, #16]
	if(target_pos < 400){
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	4299      	cmp	r1, r3
 8001bf2:	d204      	bcs.n	8001bfe <motSeekPot+0x1a>
		setDriverBrake(motorN);
 8001bf4:	9804      	ldr	r0, [sp, #16]
 8001bf6:	f7ff ffdd 	bl	8001bb4 <setDriverBrake>
}
 8001bfa:	b007      	add	sp, #28
 8001bfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	target_pos = map(target_pos, 1000, 2000, 0, 4095);
 8001bfe:	b208      	sxth	r0, r1
 8001c00:	22fa      	movs	r2, #250	@ 0xfa
 8001c02:	21fa      	movs	r1, #250	@ 0xfa
 8001c04:	4d40      	ldr	r5, [pc, #256]	@ (8001d08 <motSeekPot+0x124>)
 8001c06:	2300      	movs	r3, #0
 8001c08:	00d2      	lsls	r2, r2, #3
 8001c0a:	0089      	lsls	r1, r1, #2
 8001c0c:	9500      	str	r5, [sp, #0]
 8001c0e:	f7ff ff71 	bl	8001af4 <map>
 8001c12:	0004      	movs	r4, r0
	int16_t current_pos = DMAadcGetch(pot_ch);
 8001c14:	0038      	movs	r0, r7
 8001c16:	f7ff fa79 	bl	800110c <DMAadcGetch>
	if (target_pos > 4095)
 8001c1a:	2280      	movs	r2, #128	@ 0x80
 8001c1c:	1c23      	adds	r3, r4, #0
 8001c1e:	b2a4      	uxth	r4, r4
 8001c20:	0152      	lsls	r2, r2, #5
 8001c22:	4294      	cmp	r4, r2
 8001c24:	d300      	bcc.n	8001c28 <motSeekPot+0x44>
 8001c26:	1c2b      	adds	r3, r5, #0
	float pid_error = target_pos - current_pos;
 8001c28:	b29b      	uxth	r3, r3
 8001c2a:	b200      	sxth	r0, r0
 8001c2c:	1a18      	subs	r0, r3, r0
 8001c2e:	f7ff f9e1 	bl	8000ff4 <__aeabi_i2f>
	float pid_prop = pid_error + pid_prop_k;
 8001c32:	4b36      	ldr	r3, [pc, #216]	@ (8001d0c <motSeekPot+0x128>)
	float pid_error = target_pos - current_pos;
 8001c34:	1c05      	adds	r5, r0, #0
	float pid_prop = pid_error + pid_prop_k;
 8001c36:	6819      	ldr	r1, [r3, #0]
 8001c38:	f7fe fc0c 	bl	8000454 <__aeabi_fadd>
	float pid_deriv = (pid_error - prev_error) * pid_deriv_k;
 8001c3c:	4e34      	ldr	r6, [pc, #208]	@ (8001d10 <motSeekPot+0x12c>)
	float pid_prop = pid_error + pid_prop_k;
 8001c3e:	9005      	str	r0, [sp, #20]
	float pid_deriv = (pid_error - prev_error) * pid_deriv_k;
 8001c40:	6831      	ldr	r1, [r6, #0]
 8001c42:	1c28      	adds	r0, r5, #0
 8001c44:	f7fe ff52 	bl	8000aec <__aeabi_fsub>
 8001c48:	4b32      	ldr	r3, [pc, #200]	@ (8001d14 <motSeekPot+0x130>)
 8001c4a:	6819      	ldr	r1, [r3, #0]
 8001c4c:	f7fe fdf4 	bl	8000838 <__aeabi_fmul>
 8001c50:	1c04      	adds	r4, r0, #0
	if (abs(pid_deriv) < 200.0) {
 8001c52:	f7ff f9af 	bl	8000fb4 <__aeabi_f2iz>
 8001c56:	23c7      	movs	r3, #199	@ 0xc7
 8001c58:	30c7      	adds	r0, #199	@ 0xc7
 8001c5a:	005b      	lsls	r3, r3, #1
 8001c5c:	4298      	cmp	r0, r3
 8001c5e:	d800      	bhi.n	8001c62 <motSeekPot+0x7e>
		pid_deriv = 0.0;
 8001c60:	2400      	movs	r4, #0
	if (abs(pid_error) < 80.0) {
 8001c62:	1c28      	adds	r0, r5, #0
 8001c64:	f7ff f9a6 	bl	8000fb4 <__aeabi_f2iz>
 8001c68:	0003      	movs	r3, r0
 8001c6a:	334f      	adds	r3, #79	@ 0x4f
 8001c6c:	4f2a      	ldr	r7, [pc, #168]	@ (8001d18 <motSeekPot+0x134>)
 8001c6e:	2b9e      	cmp	r3, #158	@ 0x9e
 8001c70:	d840      	bhi.n	8001cf4 <motSeekPot+0x110>
	if (abs(pid_error) < 40.0) {
 8001c72:	3027      	adds	r0, #39	@ 0x27
 8001c74:	284e      	cmp	r0, #78	@ 0x4e
 8001c76:	d940      	bls.n	8001cfa <motSeekPot+0x116>
		pid_integral = pid_integral + pid_error * pid_integ_k;
 8001c78:	4b28      	ldr	r3, [pc, #160]	@ (8001d1c <motSeekPot+0x138>)
 8001c7a:	1c28      	adds	r0, r5, #0
 8001c7c:	6819      	ldr	r1, [r3, #0]
 8001c7e:	f7fe fddb 	bl	8000838 <__aeabi_fmul>
 8001c82:	6839      	ldr	r1, [r7, #0]
 8001c84:	f7fe fbe6 	bl	8000454 <__aeabi_fadd>
 8001c88:	9003      	str	r0, [sp, #12]
 8001c8a:	9b03      	ldr	r3, [sp, #12]
	int speed = pid_prop + pid_deriv + pid_integral;
 8001c8c:	1c21      	adds	r1, r4, #0
		pid_integral = pid_integral + pid_error * pid_integ_k;
 8001c8e:	603b      	str	r3, [r7, #0]
	int speed = pid_prop + pid_deriv + pid_integral;
 8001c90:	9805      	ldr	r0, [sp, #20]
 8001c92:	f7fe fbdf 	bl	8000454 <__aeabi_fadd>
 8001c96:	9903      	ldr	r1, [sp, #12]
 8001c98:	f7fe fbdc 	bl	8000454 <__aeabi_fadd>
 8001c9c:	f7ff f98a 	bl	8000fb4 <__aeabi_f2iz>
	sp = map(sp, 0, speed_steps, 0, MAX_DMA_PWM_VALUE);
 8001ca0:	4b1f      	ldr	r3, [pc, #124]	@ (8001d20 <motSeekPot+0x13c>)
	int speed = pid_prop + pid_deriv + pid_integral;
 8001ca2:	0004      	movs	r4, r0
	sp = map(sp, 0, speed_steps, 0, MAX_DMA_PWM_VALUE);
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	5e9a      	ldrsh	r2, [r3, r2]
	if (speed < -MAX_DMA_PWM_VALUE)
 8001ca8:	4b1e      	ldr	r3, [pc, #120]	@ (8001d24 <motSeekPot+0x140>)
	prev_error = pid_error;
 8001caa:	6035      	str	r5, [r6, #0]
	if (speed < -MAX_DMA_PWM_VALUE)
 8001cac:	4298      	cmp	r0, r3
 8001cae:	da00      	bge.n	8001cb2 <motSeekPot+0xce>
 8001cb0:	0018      	movs	r0, r3
	uint16_t sp = abs(speed);
 8001cb2:	23fa      	movs	r3, #250	@ 0xfa
 8001cb4:	009b      	lsls	r3, r3, #2
 8001cb6:	4298      	cmp	r0, r3
 8001cb8:	dd00      	ble.n	8001cbc <motSeekPot+0xd8>
 8001cba:	0018      	movs	r0, r3
	sp = map(sp, 0, speed_steps, 0, MAX_DMA_PWM_VALUE);
 8001cbc:	9300      	str	r3, [sp, #0]
 8001cbe:	2300      	movs	r3, #0
	uint16_t sp = abs(speed);
 8001cc0:	17c1      	asrs	r1, r0, #31
 8001cc2:	1840      	adds	r0, r0, r1
 8001cc4:	4048      	eors	r0, r1
	sp = map(sp, 0, speed_steps, 0, MAX_DMA_PWM_VALUE);
 8001cc6:	b200      	sxth	r0, r0
 8001cc8:	0019      	movs	r1, r3
 8001cca:	f7ff ff13 	bl	8001af4 <map>
 8001cce:	0005      	movs	r5, r0
	if (speed >= 0)
 8001cd0:	2c00      	cmp	r4, #0
 8001cd2:	db16      	blt.n	8001d02 <motSeekPot+0x11e>
	if (speed == 0) { // brake if speed is 0
 8001cd4:	d100      	bne.n	8001cd8 <motSeekPot+0xf4>
 8001cd6:	e78d      	b.n	8001bf4 <motSeekPot+0x10>
 8001cd8:	2401      	movs	r4, #1
	if (getMotorRev(motorN))
 8001cda:	9804      	ldr	r0, [sp, #16]
 8001cdc:	f7ff ff1e 	bl	8001b1c <getMotorRev>
 8001ce0:	2800      	cmp	r0, #0
 8001ce2:	d001      	beq.n	8001ce8 <motSeekPot+0x104>
		dir = !dir;	//check if the motor is reversed, if it is reverse the direction
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	405c      	eors	r4, r3
	setDriverSignals(motorN, sp, dir);
 8001ce8:	0022      	movs	r2, r4
 8001cea:	0029      	movs	r1, r5
 8001cec:	9804      	ldr	r0, [sp, #16]
 8001cee:	f7ff ff2b 	bl	8001b48 <setDriverSignals>
 8001cf2:	e782      	b.n	8001bfa <motSeekPot+0x16>
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	9303      	str	r3, [sp, #12]
 8001cf8:	e7c7      	b.n	8001c8a <motSeekPot+0xa6>
 8001cfa:	2400      	movs	r4, #0
		pid_deriv = 0;
 8001cfc:	9403      	str	r4, [sp, #12]
		pid_prop = 0;
 8001cfe:	9405      	str	r4, [sp, #20]
 8001d00:	e7c3      	b.n	8001c8a <motSeekPot+0xa6>
	uint8_t dir = FALSE; //backwards default
 8001d02:	2400      	movs	r4, #0
 8001d04:	e7e9      	b.n	8001cda <motSeekPot+0xf6>
 8001d06:	46c0      	nop			@ (mov r8, r8)
 8001d08:	00000fff 	.word	0x00000fff
 8001d0c:	20000014 	.word	0x20000014
 8001d10:	2000245c 	.word	0x2000245c
 8001d14:	20002454 	.word	0x20002454
 8001d18:	20002458 	.word	0x20002458
 8001d1c:	20002450 	.word	0x20002450
 8001d20:	08008ada 	.word	0x08008ada
 8001d24:	fffffc18 	.word	0xfffffc18

08001d28 <calculateSpeedWithDeadZoneDouble>:
}
/*	Calculate the speed with dead-zone for double direction DC motors
 *  max -3, min +3
 *	change the deadzone value according your needs
 */
int16_t calculateSpeedWithDeadZoneDouble(int16_t speed) {
 8001d28:	0003      	movs	r3, r0
	int16_t returnValue = speed;
	if (speed < DEADZONE)
		returnValue = 0;	// lower deadzone
 8001d2a:	2000      	movs	r0, #0
	if (speed < DEADZONE)
 8001d2c:	2b09      	cmp	r3, #9
 8001d2e:	dd00      	ble.n	8001d32 <calculateSpeedWithDeadZoneDouble+0xa>
	int16_t returnValue = speed;
 8001d30:	0018      	movs	r0, r3
	if (speed > speed_steps - DEADZONE)
 8001d32:	4a04      	ldr	r2, [pc, #16]	@ (8001d44 <calculateSpeedWithDeadZoneDouble+0x1c>)
 8001d34:	8812      	ldrh	r2, [r2, #0]
 8001d36:	0011      	movs	r1, r2
 8001d38:	3909      	subs	r1, #9
 8001d3a:	4299      	cmp	r1, r3
 8001d3c:	dc00      	bgt.n	8001d40 <calculateSpeedWithDeadZoneDouble+0x18>
		returnValue = speed_steps;	// upper deadzone
 8001d3e:	b210      	sxth	r0, r2
	return returnValue;
}
 8001d40:	4770      	bx	lr
 8001d42:	46c0      	nop			@ (mov r8, r8)
 8001d44:	08008ada 	.word	0x08008ada

08001d48 <setMotorSpeedBidirectional>:
void setMotorSpeedBidirectional(uint8_t motorN, int16_t speed) {
 8001d48:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001d4a:	0005      	movs	r5, r0
 8001d4c:	0008      	movs	r0, r1
	speed = calculateSpeedWithDeadZoneDouble(speed);
 8001d4e:	f7ff ffeb 	bl	8001d28 <calculateSpeedWithDeadZoneDouble>
	speed = (speed - speed_steps / 2) * 2;
 8001d52:	4b12      	ldr	r3, [pc, #72]	@ (8001d9c <setMotorSpeedBidirectional+0x54>)
 8001d54:	881a      	ldrh	r2, [r3, #0]
 8001d56:	0854      	lsrs	r4, r2, #1
 8001d58:	1b04      	subs	r4, r0, r4
 8001d5a:	0064      	lsls	r4, r4, #1
 8001d5c:	b224      	sxth	r4, r4
	uint16_t sp = abs(speed);
 8001d5e:	17e3      	asrs	r3, r4, #31
 8001d60:	18e0      	adds	r0, r4, r3
 8001d62:	4058      	eors	r0, r3
	sp = map(sp, 0, speed_steps, 0, MAX_DMA_PWM_VALUE);
 8001d64:	23fa      	movs	r3, #250	@ 0xfa
 8001d66:	009b      	lsls	r3, r3, #2
 8001d68:	9300      	str	r3, [sp, #0]
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	b212      	sxth	r2, r2
 8001d6e:	0019      	movs	r1, r3
 8001d70:	b200      	sxth	r0, r0
 8001d72:	f7ff febf 	bl	8001af4 <map>
 8001d76:	0006      	movs	r6, r0
		setDriverBrake(motorN);
 8001d78:	0028      	movs	r0, r5
	if (speed == 0) { // brake if speed is 0
 8001d7a:	2c00      	cmp	r4, #0
 8001d7c:	d102      	bne.n	8001d84 <setMotorSpeedBidirectional+0x3c>
		setDriverBrake(motorN);
 8001d7e:	f7ff ff19 	bl	8001bb4 <setDriverBrake>
}
 8001d82:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
	if (getMotorRev(motorN))
 8001d84:	f7ff feca 	bl	8001b1c <getMotorRev>
 8001d88:	0fe2      	lsrs	r2, r4, #31
 8001d8a:	2800      	cmp	r0, #0
 8001d8c:	d101      	bne.n	8001d92 <setMotorSpeedBidirectional+0x4a>
	if (speed >= 0)
 8001d8e:	43e4      	mvns	r4, r4
 8001d90:	0fe2      	lsrs	r2, r4, #31
	setDriverSignals(motorN, sp, dir);
 8001d92:	0031      	movs	r1, r6
 8001d94:	0028      	movs	r0, r5
 8001d96:	f7ff fed7 	bl	8001b48 <setDriverSignals>
 8001d9a:	e7f2      	b.n	8001d82 <setMotorSpeedBidirectional+0x3a>
 8001d9c:	08008ada 	.word	0x08008ada

08001da0 <setTankMotor>:
void setTankMotor(TankMotors t) {
 8001da0:	b507      	push	{r0, r1, r2, lr}
	setMotorSpeedBidirectional(mLeft, t.speedL);
 8001da2:	4b07      	ldr	r3, [pc, #28]	@ (8001dc0 <setTankMotor+0x20>)
 8001da4:	b201      	sxth	r1, r0
void setTankMotor(TankMotors t) {
 8001da6:	9001      	str	r0, [sp, #4]
	setMotorSpeedBidirectional(mLeft, t.speedL);
 8001da8:	7818      	ldrb	r0, [r3, #0]
 8001daa:	f7ff ffcd 	bl	8001d48 <setMotorSpeedBidirectional>
	setMotorSpeedBidirectional(mRight, t.speedR);
 8001dae:	ab01      	add	r3, sp, #4
 8001db0:	2102      	movs	r1, #2
 8001db2:	5e59      	ldrsh	r1, [r3, r1]
 8001db4:	4b03      	ldr	r3, [pc, #12]	@ (8001dc4 <setTankMotor+0x24>)
 8001db6:	7818      	ldrb	r0, [r3, #0]
 8001db8:	f7ff ffc6 	bl	8001d48 <setMotorSpeedBidirectional>
}
 8001dbc:	bd07      	pop	{r0, r1, r2, pc}
 8001dbe:	46c0      	nop			@ (mov r8, r8)
 8001dc0:	20002177 	.word	0x20002177
 8001dc4:	20000009 	.word	0x20000009

08001dc8 <disableMotor>:
#endif
	}
	disableMotor(motorN);
}

void disableMotor(uint8_t motorN) {
 8001dc8:	0002      	movs	r2, r0
 8001dca:	b510      	push	{r4, lr}
	switch (motorN) {
 8001dcc:	2801      	cmp	r0, #1
 8001dce:	d009      	beq.n	8001de4 <disableMotor+0x1c>
 8001dd0:	2802      	cmp	r0, #2
 8001dd2:	d00b      	beq.n	8001dec <disableMotor+0x24>
 8001dd4:	2800      	cmp	r0, #0
 8001dd6:	d104      	bne.n	8001de2 <disableMotor+0x1a>
	case M1:
		HAL_GPIO_WritePin(SLEEPN_M1_GPIO_Port, SLEEPN_M1_Pin, FALSE);
 8001dd8:	2180      	movs	r1, #128	@ 0x80
 8001dda:	01c9      	lsls	r1, r1, #7
		break;
	case M2:
		HAL_GPIO_WritePin(SLEEPN_M2_GPIO_Port, SLEEPN_M2_Pin, FALSE);
		break;
	case M3:
		HAL_GPIO_WritePin(SLEEPN_M3_GPIO_Port, SLEEPN_M3_Pin, FALSE);
 8001ddc:	4805      	ldr	r0, [pc, #20]	@ (8001df4 <disableMotor+0x2c>)
 8001dde:	f001 fd43 	bl	8003868 <HAL_GPIO_WritePin>
		break;
	}
}
 8001de2:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(SLEEPN_M2_GPIO_Port, SLEEPN_M2_Pin, FALSE);
 8001de4:	2180      	movs	r1, #128	@ 0x80
 8001de6:	2200      	movs	r2, #0
 8001de8:	0149      	lsls	r1, r1, #5
 8001dea:	e7f7      	b.n	8001ddc <disableMotor+0x14>
		HAL_GPIO_WritePin(SLEEPN_M3_GPIO_Port, SLEEPN_M3_Pin, FALSE);
 8001dec:	2180      	movs	r1, #128	@ 0x80
 8001dee:	2200      	movs	r2, #0
 8001df0:	00c9      	lsls	r1, r1, #3
 8001df2:	e7f3      	b.n	8001ddc <disableMotor+0x14>
 8001df4:	48000400 	.word	0x48000400

08001df8 <enableMotor>:

void enableMotor(uint8_t motorN) {
 8001df8:	0002      	movs	r2, r0
 8001dfa:	b510      	push	{r4, lr}
	switch (motorN) {
 8001dfc:	2801      	cmp	r0, #1
 8001dfe:	d00a      	beq.n	8001e16 <enableMotor+0x1e>
 8001e00:	2802      	cmp	r0, #2
 8001e02:	d00b      	beq.n	8001e1c <enableMotor+0x24>
 8001e04:	2800      	cmp	r0, #0
 8001e06:	d105      	bne.n	8001e14 <enableMotor+0x1c>
	case M1:
		HAL_GPIO_WritePin(SLEEPN_M1_GPIO_Port, SLEEPN_M1_Pin, TRUE);
 8001e08:	2180      	movs	r1, #128	@ 0x80
 8001e0a:	3201      	adds	r2, #1
 8001e0c:	01c9      	lsls	r1, r1, #7
		break;
	case M2:
		HAL_GPIO_WritePin(SLEEPN_M2_GPIO_Port, SLEEPN_M2_Pin, TRUE);
		break;
	case M3:
		HAL_GPIO_WritePin(SLEEPN_M3_GPIO_Port, SLEEPN_M3_Pin, TRUE);
 8001e0e:	4805      	ldr	r0, [pc, #20]	@ (8001e24 <enableMotor+0x2c>)
 8001e10:	f001 fd2a 	bl	8003868 <HAL_GPIO_WritePin>
		break;
	}
}
 8001e14:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(SLEEPN_M2_GPIO_Port, SLEEPN_M2_Pin, TRUE);
 8001e16:	2180      	movs	r1, #128	@ 0x80
 8001e18:	0149      	lsls	r1, r1, #5
 8001e1a:	e7f8      	b.n	8001e0e <enableMotor+0x16>
		HAL_GPIO_WritePin(SLEEPN_M3_GPIO_Port, SLEEPN_M3_Pin, TRUE);
 8001e1c:	2180      	movs	r1, #128	@ 0x80
 8001e1e:	2201      	movs	r2, #1
 8001e20:	00c9      	lsls	r1, r1, #3
 8001e22:	e7f4      	b.n	8001e0e <enableMotor+0x16>
 8001e24:	48000400 	.word	0x48000400

08001e28 <makeSound>:
void makeSound(uint8_t motorN, uint8_t duration) {
 8001e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e2a:	0004      	movs	r4, r0
 8001e2c:	000e      	movs	r6, r1
	uint32_t time = HAL_GetTick();
 8001e2e:	f001 f8b9 	bl	8002fa4 <HAL_GetTick>
			setDMApwmDuty(PWM_M2_B_GPIO_Port, PWM_M2_B_Pin, MAX_DMA_PWM_VALUE);
 8001e32:	27fa      	movs	r7, #250	@ 0xfa
	uint32_t time = HAL_GetTick();
 8001e34:	0005      	movs	r5, r0
	enableMotor(motorN);
 8001e36:	0020      	movs	r0, r4
 8001e38:	f7ff ffde 	bl	8001df8 <enableMotor>
			setDMApwmDuty(PWM_M2_B_GPIO_Port, PWM_M2_B_Pin, MAX_DMA_PWM_VALUE);
 8001e3c:	00bf      	lsls	r7, r7, #2
	while (HAL_GetTick() <= time + duration) {
 8001e3e:	f001 f8b1 	bl	8002fa4 <HAL_GetTick>
 8001e42:	1973      	adds	r3, r6, r5
 8001e44:	4298      	cmp	r0, r3
 8001e46:	d903      	bls.n	8001e50 <makeSound+0x28>
	disableMotor(motorN);
 8001e48:	0020      	movs	r0, r4
 8001e4a:	f7ff ffbd 	bl	8001dc8 <disableMotor>
}
 8001e4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		switch (motorN) {
 8001e50:	2c01      	cmp	r4, #1
 8001e52:	d011      	beq.n	8001e78 <makeSound+0x50>
 8001e54:	2c02      	cmp	r4, #2
 8001e56:	d019      	beq.n	8001e8c <makeSound+0x64>
 8001e58:	2c00      	cmp	r4, #0
 8001e5a:	d1f0      	bne.n	8001e3e <makeSound+0x16>
			setDMApwmDuty(PWM_M1_B_GPIO_Port, PWM_M1_B_Pin, MAX_DMA_PWM_VALUE);
 8001e5c:	2180      	movs	r1, #128	@ 0x80
 8001e5e:	003a      	movs	r2, r7
 8001e60:	0209      	lsls	r1, r1, #8
 8001e62:	480f      	ldr	r0, [pc, #60]	@ (8001ea0 <makeSound+0x78>)
 8001e64:	f7ff f982 	bl	800116c <setDMApwmDuty>
			setDMApwmDuty(PWM_M1_F_GPIO_Port, PWM_M1_F_Pin, sp);
 8001e68:	2180      	movs	r1, #128	@ 0x80
 8001e6a:	2214      	movs	r2, #20
 8001e6c:	0049      	lsls	r1, r1, #1
			setDMApwmDuty(PWM_M3_F_GPIO_Port, PWM_M3_F_Pin, sp);
 8001e6e:	2090      	movs	r0, #144	@ 0x90
 8001e70:	05c0      	lsls	r0, r0, #23
 8001e72:	f7ff f97b 	bl	800116c <setDMApwmDuty>
			break;
 8001e76:	e7e2      	b.n	8001e3e <makeSound+0x16>
			setDMApwmDuty(PWM_M2_B_GPIO_Port, PWM_M2_B_Pin, MAX_DMA_PWM_VALUE);
 8001e78:	2180      	movs	r1, #128	@ 0x80
 8001e7a:	003a      	movs	r2, r7
 8001e7c:	0189      	lsls	r1, r1, #6
 8001e7e:	4808      	ldr	r0, [pc, #32]	@ (8001ea0 <makeSound+0x78>)
 8001e80:	f7ff f974 	bl	800116c <setDMApwmDuty>
			setDMApwmDuty(PWM_M2_F_GPIO_Port, PWM_M2_F_Pin, sp);
 8001e84:	2180      	movs	r1, #128	@ 0x80
 8001e86:	2214      	movs	r2, #20
 8001e88:	0089      	lsls	r1, r1, #2
 8001e8a:	e7f0      	b.n	8001e6e <makeSound+0x46>
			setDMApwmDuty(PWM_M3_B_GPIO_Port, PWM_M3_B_Pin, 1);
 8001e8c:	2180      	movs	r1, #128	@ 0x80
 8001e8e:	2201      	movs	r2, #1
 8001e90:	0109      	lsls	r1, r1, #4
 8001e92:	4803      	ldr	r0, [pc, #12]	@ (8001ea0 <makeSound+0x78>)
 8001e94:	f7ff f96a 	bl	800116c <setDMApwmDuty>
			setDMApwmDuty(PWM_M3_F_GPIO_Port, PWM_M3_F_Pin, sp);
 8001e98:	2180      	movs	r1, #128	@ 0x80
 8001e9a:	2214      	movs	r2, #20
 8001e9c:	00c9      	lsls	r1, r1, #3
 8001e9e:	e7e6      	b.n	8001e6e <makeSound+0x46>
 8001ea0:	48000400 	.word	0x48000400

08001ea4 <getChannelValuePercentage>:
/* Measure PPM */
uint8_t channelToRead = 1;
uint16_t reciever_channels[NUMBER_OF_PPM_CHANNEL + 1]; // channel values from ch1-ch6 (1-6) (7-8 with flysky-i6 not used) {0 is the separation pulse}

uint16_t getChannelValuePercentage(uint8_t channelNumber) {
	int temp = (reciever_channels[channelNumber] - 1000) / (1000 / speed_steps);
 8001ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed8 <getChannelValuePercentage+0x34>)
uint16_t getChannelValuePercentage(uint8_t channelNumber) {
 8001ea6:	b570      	push	{r4, r5, r6, lr}
	int temp = (reciever_channels[channelNumber] - 1000) / (1000 / speed_steps);
 8001ea8:	881c      	ldrh	r4, [r3, #0]
 8001eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8001edc <getChannelValuePercentage+0x38>)
 8001eac:	0040      	lsls	r0, r0, #1
 8001eae:	5ac5      	ldrh	r5, [r0, r3]
 8001eb0:	20fa      	movs	r0, #250	@ 0xfa
 8001eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8001ee0 <getChannelValuePercentage+0x3c>)
 8001eb4:	0021      	movs	r1, r4
 8001eb6:	0080      	lsls	r0, r0, #2
 8001eb8:	18ed      	adds	r5, r5, r3
 8001eba:	f7fe f9df 	bl	800027c <__divsi3>
 8001ebe:	0001      	movs	r1, r0
 8001ec0:	0028      	movs	r0, r5
 8001ec2:	f7fe f9db 	bl	800027c <__divsi3>
	if (temp > speed_steps) temp = speed_steps;	// clip to the maximum
	if (temp < 0) temp = 0;	// clip to the minimum
 8001ec6:	43c3      	mvns	r3, r0
 8001ec8:	17db      	asrs	r3, r3, #31
 8001eca:	4018      	ands	r0, r3
	return temp;
 8001ecc:	42a0      	cmp	r0, r4
 8001ece:	dd00      	ble.n	8001ed2 <getChannelValuePercentage+0x2e>
 8001ed0:	0020      	movs	r0, r4
 8001ed2:	b280      	uxth	r0, r0
}
 8001ed4:	bd70      	pop	{r4, r5, r6, pc}
 8001ed6:	46c0      	nop			@ (mov r8, r8)
 8001ed8:	08008ada 	.word	0x08008ada
 8001edc:	20002460 	.word	0x20002460
 8001ee0:	fffffc18 	.word	0xfffffc18

08001ee4 <initReciever>:

void initReciever(TIM_HandleTypeDef *htim) {
 8001ee4:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start(htim);
 8001ee6:	f003 fac9 	bl	800547c <HAL_TIM_Base_Start>
}
 8001eea:	bd10      	pop	{r4, pc}

08001eec <HAL_GPIO_EXTI_Callback>:

uint8_t aligned = 1;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
	if (recieverIsPWM) {
 8001eec:	4b4d      	ldr	r3, [pc, #308]	@ (8002024 <HAL_GPIO_EXTI_Callback+0x138>)
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001eee:	b570      	push	{r4, r5, r6, lr}
	if (recieverIsPWM) {
 8001ef0:	681b      	ldr	r3, [r3, #0]
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001ef2:	0004      	movs	r4, r0
	if (recieverIsPWM) {
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d100      	bne.n	8001efa <HAL_GPIO_EXTI_Callback+0xe>
 8001ef8:	e06d      	b.n	8001fd6 <HAL_GPIO_EXTI_Callback+0xea>
		// channel 1
		if (GPIO_Pin == CH1_Pin) {
 8001efa:	4d4b      	ldr	r5, [pc, #300]	@ (8002028 <HAL_GPIO_EXTI_Callback+0x13c>)
 8001efc:	2801      	cmp	r0, #1
 8001efe:	d10f      	bne.n	8001f20 <HAL_GPIO_EXTI_Callback+0x34>
			if (HAL_GPIO_ReadPin(CH1_GPIO_Port, CH1_Pin) == 1) {	// rising edge
 8001f00:	0001      	movs	r1, r0
 8001f02:	484a      	ldr	r0, [pc, #296]	@ (800202c <HAL_GPIO_EXTI_Callback+0x140>)
 8001f04:	f001 fcaa 	bl	800385c <HAL_GPIO_ReadPin>
 8001f08:	4b49      	ldr	r3, [pc, #292]	@ (8002030 <HAL_GPIO_EXTI_Callback+0x144>)
 8001f0a:	2801      	cmp	r0, #1
 8001f0c:	d117      	bne.n	8001f3e <HAL_GPIO_EXTI_Callback+0x52>
				aligned = 0;
 8001f0e:	2200      	movs	r2, #0
				__HAL_TIM_SET_COUNTER(&htim6, 0);
 8001f10:	681b      	ldr	r3, [r3, #0]
				aligned = HAL_GPIO_ReadPin(CH2_GPIO_Port, CH2_Pin);	// if the second channel are high means that all the channels are aligned
 8001f12:	2102      	movs	r1, #2
 8001f14:	4845      	ldr	r0, [pc, #276]	@ (800202c <HAL_GPIO_EXTI_Callback+0x140>)
				__HAL_TIM_SET_COUNTER(&htim6, 0);
 8001f16:	625a      	str	r2, [r3, #36]	@ 0x24
				aligned = 0;
 8001f18:	702a      	strb	r2, [r5, #0]
				aligned = HAL_GPIO_ReadPin(CH2_GPIO_Port, CH2_Pin);	// if the second channel are high means that all the channels are aligned
 8001f1a:	f001 fc9f 	bl	800385c <HAL_GPIO_ReadPin>
 8001f1e:	7028      	strb	r0, [r5, #0]
			} else {	// falling edge
				usWidth = __HAL_TIM_GET_COUNTER(&htim6) / (TIMCLOCK / PRESCALAR);
				reciever_channels[1] = usWidth;
			}
		}
		if (aligned) {
 8001f20:	782b      	ldrb	r3, [r5, #0]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d02c      	beq.n	8001f80 <HAL_GPIO_EXTI_Callback+0x94>
			// channel 2 (only falling, because it starts with ch1)
			if (GPIO_Pin == CH2_Pin) {
 8001f26:	2c02      	cmp	r4, #2
 8001f28:	d112      	bne.n	8001f50 <HAL_GPIO_EXTI_Callback+0x64>
				usWidth = __HAL_TIM_GET_COUNTER(&htim6);
 8001f2a:	4b41      	ldr	r3, [pc, #260]	@ (8002030 <HAL_GPIO_EXTI_Callback+0x144>)
 8001f2c:	4a41      	ldr	r2, [pc, #260]	@ (8002034 <HAL_GPIO_EXTI_Callback+0x148>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f32:	b29b      	uxth	r3, r3
 8001f34:	8013      	strh	r3, [r2, #0]
				reciever_channels[2] = usWidth/2;
 8001f36:	4a40      	ldr	r2, [pc, #256]	@ (8002038 <HAL_GPIO_EXTI_Callback+0x14c>)
 8001f38:	085b      	lsrs	r3, r3, #1
			}
		} else {	// not aligned, subtract channel 1 time from ch2 time etc.
			// channel 2 (only falling, because it starts after ch1)
			if (GPIO_Pin == CH2_Pin) {
				usWidth = __HAL_TIM_GET_COUNTER(&htim6);
				reciever_channels[2] = usWidth - (reciever_channels[1]);
 8001f3a:	8093      	strh	r3, [r2, #4]
			if (GPIO_Pin == CH3_Pin) {
				usWidth = __HAL_TIM_GET_COUNTER(&htim6);
				reciever_channels[3] = usWidth - (reciever_channels[1] + reciever_channels[2]);
			}
			// channel 4 (only falling, because it starts after ch3)
			if (GPIO_Pin == CH4_Pin) {
 8001f3c:	e01f      	b.n	8001f7e <HAL_GPIO_EXTI_Callback+0x92>
				usWidth = __HAL_TIM_GET_COUNTER(&htim6) / (TIMCLOCK / PRESCALAR);
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a3c      	ldr	r2, [pc, #240]	@ (8002034 <HAL_GPIO_EXTI_Callback+0x148>)
 8001f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f44:	085b      	lsrs	r3, r3, #1
 8001f46:	b29b      	uxth	r3, r3
 8001f48:	8013      	strh	r3, [r2, #0]
				reciever_channels[1] = usWidth;
 8001f4a:	4a3b      	ldr	r2, [pc, #236]	@ (8002038 <HAL_GPIO_EXTI_Callback+0x14c>)
 8001f4c:	8053      	strh	r3, [r2, #2]
 8001f4e:	e7e7      	b.n	8001f20 <HAL_GPIO_EXTI_Callback+0x34>
			if (GPIO_Pin == CH3_Pin) {
 8001f50:	2c04      	cmp	r4, #4
 8001f52:	d109      	bne.n	8001f68 <HAL_GPIO_EXTI_Callback+0x7c>
				usWidth = __HAL_TIM_GET_COUNTER(&htim6);
 8001f54:	4b36      	ldr	r3, [pc, #216]	@ (8002030 <HAL_GPIO_EXTI_Callback+0x144>)
 8001f56:	4a37      	ldr	r2, [pc, #220]	@ (8002034 <HAL_GPIO_EXTI_Callback+0x148>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f5c:	b29b      	uxth	r3, r3
 8001f5e:	8013      	strh	r3, [r2, #0]
				reciever_channels[3] = usWidth/2;
 8001f60:	4a35      	ldr	r2, [pc, #212]	@ (8002038 <HAL_GPIO_EXTI_Callback+0x14c>)
 8001f62:	085b      	lsrs	r3, r3, #1
				reciever_channels[3] = usWidth - (reciever_channels[1] + reciever_channels[2]);
 8001f64:	80d3      	strh	r3, [r2, #6]
			if (GPIO_Pin == CH4_Pin) {
 8001f66:	e00a      	b.n	8001f7e <HAL_GPIO_EXTI_Callback+0x92>
			if (GPIO_Pin == CH4_Pin) {
 8001f68:	2c08      	cmp	r4, #8
 8001f6a:	d108      	bne.n	8001f7e <HAL_GPIO_EXTI_Callback+0x92>
				usWidth = __HAL_TIM_GET_COUNTER(&htim6);
 8001f6c:	4b30      	ldr	r3, [pc, #192]	@ (8002030 <HAL_GPIO_EXTI_Callback+0x144>)
 8001f6e:	4a31      	ldr	r2, [pc, #196]	@ (8002034 <HAL_GPIO_EXTI_Callback+0x148>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f74:	b29b      	uxth	r3, r3
 8001f76:	8013      	strh	r3, [r2, #0]
				reciever_channels[4] = usWidth/2;
 8001f78:	4a2f      	ldr	r2, [pc, #188]	@ (8002038 <HAL_GPIO_EXTI_Callback+0x14c>)
 8001f7a:	085b      	lsrs	r3, r3, #1
 8001f7c:	8113      	strh	r3, [r2, #8]
					}
				}
			}
		}
	}
}
 8001f7e:	bd70      	pop	{r4, r5, r6, pc}
			if (GPIO_Pin == CH2_Pin) {
 8001f80:	2c02      	cmp	r4, #2
 8001f82:	d109      	bne.n	8001f98 <HAL_GPIO_EXTI_Callback+0xac>
				usWidth = __HAL_TIM_GET_COUNTER(&htim6);
 8001f84:	4b2a      	ldr	r3, [pc, #168]	@ (8002030 <HAL_GPIO_EXTI_Callback+0x144>)
 8001f86:	4a2b      	ldr	r2, [pc, #172]	@ (8002034 <HAL_GPIO_EXTI_Callback+0x148>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f8c:	b29b      	uxth	r3, r3
 8001f8e:	8013      	strh	r3, [r2, #0]
				reciever_channels[2] = usWidth - (reciever_channels[1]);
 8001f90:	4a29      	ldr	r2, [pc, #164]	@ (8002038 <HAL_GPIO_EXTI_Callback+0x14c>)
 8001f92:	8851      	ldrh	r1, [r2, #2]
 8001f94:	1a5b      	subs	r3, r3, r1
 8001f96:	e7d0      	b.n	8001f3a <HAL_GPIO_EXTI_Callback+0x4e>
			if (GPIO_Pin == CH3_Pin) {
 8001f98:	2c04      	cmp	r4, #4
 8001f9a:	d10b      	bne.n	8001fb4 <HAL_GPIO_EXTI_Callback+0xc8>
				usWidth = __HAL_TIM_GET_COUNTER(&htim6);
 8001f9c:	4b24      	ldr	r3, [pc, #144]	@ (8002030 <HAL_GPIO_EXTI_Callback+0x144>)
 8001f9e:	4a25      	ldr	r2, [pc, #148]	@ (8002034 <HAL_GPIO_EXTI_Callback+0x148>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	8013      	strh	r3, [r2, #0]
				reciever_channels[3] = usWidth - (reciever_channels[1] + reciever_channels[2]);
 8001fa8:	4a23      	ldr	r2, [pc, #140]	@ (8002038 <HAL_GPIO_EXTI_Callback+0x14c>)
 8001faa:	8851      	ldrh	r1, [r2, #2]
 8001fac:	8890      	ldrh	r0, [r2, #4]
 8001fae:	1809      	adds	r1, r1, r0
 8001fb0:	1a5b      	subs	r3, r3, r1
 8001fb2:	e7d7      	b.n	8001f64 <HAL_GPIO_EXTI_Callback+0x78>
			if (GPIO_Pin == CH4_Pin) {
 8001fb4:	2c08      	cmp	r4, #8
 8001fb6:	d1e2      	bne.n	8001f7e <HAL_GPIO_EXTI_Callback+0x92>
				usWidth = __HAL_TIM_GET_COUNTER(&htim6);
 8001fb8:	4b1d      	ldr	r3, [pc, #116]	@ (8002030 <HAL_GPIO_EXTI_Callback+0x144>)
 8001fba:	4a1e      	ldr	r2, [pc, #120]	@ (8002034 <HAL_GPIO_EXTI_Callback+0x148>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
				reciever_channels[4] = usWidth - (reciever_channels[1] + reciever_channels[2] + reciever_channels[3]);
 8001fbe:	491e      	ldr	r1, [pc, #120]	@ (8002038 <HAL_GPIO_EXTI_Callback+0x14c>)
				usWidth = __HAL_TIM_GET_COUNTER(&htim6);
 8001fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fc2:	b29b      	uxth	r3, r3
 8001fc4:	8013      	strh	r3, [r2, #0]
				reciever_channels[4] = usWidth - (reciever_channels[1] + reciever_channels[2] + reciever_channels[3]);
 8001fc6:	8888      	ldrh	r0, [r1, #4]
 8001fc8:	884a      	ldrh	r2, [r1, #2]
 8001fca:	1812      	adds	r2, r2, r0
 8001fcc:	88c8      	ldrh	r0, [r1, #6]
 8001fce:	1812      	adds	r2, r2, r0
 8001fd0:	1a9b      	subs	r3, r3, r2
 8001fd2:	810b      	strh	r3, [r1, #8]
 8001fd4:	e7d3      	b.n	8001f7e <HAL_GPIO_EXTI_Callback+0x92>
		if (GPIO_Pin == CH1_Pin) {
 8001fd6:	2801      	cmp	r0, #1
 8001fd8:	d1d1      	bne.n	8001f7e <HAL_GPIO_EXTI_Callback+0x92>
			if (HAL_GPIO_ReadPin(CH1_GPIO_Port, CH1_Pin) == 0) {
 8001fda:	0001      	movs	r1, r0
 8001fdc:	4813      	ldr	r0, [pc, #76]	@ (800202c <HAL_GPIO_EXTI_Callback+0x140>)
 8001fde:	f001 fc3d 	bl	800385c <HAL_GPIO_ReadPin>
 8001fe2:	2800      	cmp	r0, #0
 8001fe4:	d1cb      	bne.n	8001f7e <HAL_GPIO_EXTI_Callback+0x92>
				usWidth = __HAL_TIM_GET_COUNTER(&htim6) / (TIMCLOCK/PRESCALAR);
 8001fe6:	4b12      	ldr	r3, [pc, #72]	@ (8002030 <HAL_GPIO_EXTI_Callback+0x144>)
 8001fe8:	4912      	ldr	r1, [pc, #72]	@ (8002034 <HAL_GPIO_EXTI_Callback+0x148>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4d13      	ldr	r5, [pc, #76]	@ (800203c <HAL_GPIO_EXTI_Callback+0x150>)
 8001fee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
				__HAL_TIM_SET_COUNTER(&htim6, 0);  // reset the counter
 8001ff0:	6258      	str	r0, [r3, #36]	@ 0x24
				usWidth = __HAL_TIM_GET_COUNTER(&htim6) / (TIMCLOCK/PRESCALAR);
 8001ff2:	0852      	lsrs	r2, r2, #1
				if (usWidth > 4500) { // if the separation pulse found, the next pulse is ch1
 8001ff4:	4b12      	ldr	r3, [pc, #72]	@ (8002040 <HAL_GPIO_EXTI_Callback+0x154>)
				usWidth = __HAL_TIM_GET_COUNTER(&htim6) / (TIMCLOCK/PRESCALAR);
 8001ff6:	b292      	uxth	r2, r2
 8001ff8:	800a      	strh	r2, [r1, #0]
				if (usWidth > 4500) { // if the separation pulse found, the next pulse is ch1
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d903      	bls.n	8002006 <HAL_GPIO_EXTI_Callback+0x11a>
					reciever_channels[0] = usWidth;	// store the separation pulse width
 8001ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8002038 <HAL_GPIO_EXTI_Callback+0x14c>)
					channelToRead = 1;	// next channel is ch1
 8002000:	702c      	strb	r4, [r5, #0]
					reciever_channels[0] = usWidth;	// store the separation pulse width
 8002002:	801a      	strh	r2, [r3, #0]
					channelToRead = 1;	// next channel is ch1
 8002004:	e7bb      	b.n	8001f7e <HAL_GPIO_EXTI_Callback+0x92>
					if (channelToRead != 0) {
 8002006:	782b      	ldrb	r3, [r5, #0]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d0b8      	beq.n	8001f7e <HAL_GPIO_EXTI_Callback+0x92>
						reciever_channels[channelToRead] = usWidth;	// store the current channel width
 800200c:	005c      	lsls	r4, r3, #1
 800200e:	490a      	ldr	r1, [pc, #40]	@ (8002038 <HAL_GPIO_EXTI_Callback+0x14c>)
						channelToRead++;
 8002010:	3301      	adds	r3, #1
 8002012:	b2db      	uxtb	r3, r3
						reciever_channels[channelToRead] = usWidth;	// store the current channel width
 8002014:	5262      	strh	r2, [r4, r1]
						if (channelToRead > NUMBER_OF_PPM_CHANNEL) {
 8002016:	2b08      	cmp	r3, #8
 8002018:	d801      	bhi.n	800201e <HAL_GPIO_EXTI_Callback+0x132>
						channelToRead++;
 800201a:	702b      	strb	r3, [r5, #0]
 800201c:	e7af      	b.n	8001f7e <HAL_GPIO_EXTI_Callback+0x92>
							channelToRead = 0;
 800201e:	7028      	strb	r0, [r5, #0]
}
 8002020:	e7ad      	b.n	8001f7e <HAL_GPIO_EXTI_Callback+0x92>
 8002022:	46c0      	nop			@ (mov r8, r8)
 8002024:	20000000 	.word	0x20000000
 8002028:	20000018 	.word	0x20000018
 800202c:	48000400 	.word	0x48000400
 8002030:	200022a0 	.word	0x200022a0
 8002034:	20002472 	.word	0x20002472
 8002038:	20002460 	.word	0x20002460
 800203c:	20000019 	.word	0x20000019
 8002040:	00001194 	.word	0x00001194

08002044 <tankMix>:

TankMotors tankMix(uint16_t STchannel, uint16_t THchannel) {
	TankMotors t;
	int16_t st = (STchannel - speed_steps/2) * 2;
 8002044:	4b13      	ldr	r3, [pc, #76]	@ (8002094 <tankMix+0x50>)
TankMotors tankMix(uint16_t STchannel, uint16_t THchannel) {
 8002046:	b513      	push	{r0, r1, r4, lr}
	int16_t st = (STchannel - speed_steps/2) * 2;
 8002048:	881c      	ldrh	r4, [r3, #0]
 800204a:	0863      	lsrs	r3, r4, #1
 800204c:	1ac0      	subs	r0, r0, r3
	int16_t th = (THchannel - speed_steps/2) * 2;
 800204e:	1acb      	subs	r3, r1, r3
	int16_t st = (STchannel - speed_steps/2) * 2;
 8002050:	0040      	lsls	r0, r0, #1
	int16_t th = (THchannel - speed_steps/2) * 2;
 8002052:	005b      	lsls	r3, r3, #1
	int16_t st = (STchannel - speed_steps/2) * 2;
 8002054:	b280      	uxth	r0, r0
	int16_t th = (THchannel - speed_steps/2) * 2;
 8002056:	b29b      	uxth	r3, r3
	int16_t ml = th + st;	// mixing
 8002058:	18c2      	adds	r2, r0, r3
 800205a:	b212      	sxth	r2, r2
	int16_t mr = th - st;	// mixing
 800205c:	1a1b      	subs	r3, r3, r0
 800205e:	b21b      	sxth	r3, r3
	// keep the value inside -speed_steps and speed_steps
	if (ml > speed_steps) ml = speed_steps;
 8002060:	42a2      	cmp	r2, r4
 8002062:	dd00      	ble.n	8002066 <tankMix+0x22>
 8002064:	b222      	sxth	r2, r4
	if (ml < -speed_steps) ml = -speed_steps;
 8002066:	4261      	negs	r1, r4
 8002068:	428a      	cmp	r2, r1
 800206a:	da00      	bge.n	800206e <tankMix+0x2a>
 800206c:	b20a      	sxth	r2, r1
	if (mr > speed_steps) mr = speed_steps;
 800206e:	429c      	cmp	r4, r3
 8002070:	da0c      	bge.n	800208c <tankMix+0x48>
 8002072:	b223      	sxth	r3, r4
	if (mr < -speed_steps) mr = -speed_steps;
	t.speedL = (ml + speed_steps) / 2;	// keep value inside 0 and speed_steps
 8002074:	1912      	adds	r2, r2, r4
	t.speedR = (mr + speed_steps) / 2;
 8002076:	191b      	adds	r3, r3, r4
	t.speedL = (ml + speed_steps) / 2;	// keep value inside 0 and speed_steps
 8002078:	0fd0      	lsrs	r0, r2, #31
 800207a:	1880      	adds	r0, r0, r2
	t.speedR = (mr + speed_steps) / 2;
 800207c:	0fda      	lsrs	r2, r3, #31
 800207e:	18d3      	adds	r3, r2, r3
	t.speedL = (ml + speed_steps) / 2;	// keep value inside 0 and speed_steps
 8002080:	1040      	asrs	r0, r0, #1
	t.speedR = (mr + speed_steps) / 2;
 8002082:	105b      	asrs	r3, r3, #1
	return t;
 8002084:	041b      	lsls	r3, r3, #16
 8002086:	b280      	uxth	r0, r0
 8002088:	4318      	orrs	r0, r3
}
 800208a:	bd16      	pop	{r1, r2, r4, pc}
	if (mr < -speed_steps) mr = -speed_steps;
 800208c:	4299      	cmp	r1, r3
 800208e:	ddf1      	ble.n	8002074 <tankMix+0x30>
 8002090:	b20b      	sxth	r3, r1
 8002092:	e7ef      	b.n	8002074 <tankMix+0x30>
 8002094:	08008ada 	.word	0x08008ada

08002098 <getServoRev>:
extern uint8_t s2Rev;
extern uint16_t speed_steps;

uint8_t getServoRev(uint8_t servoN) {	// return 1 if the motorN is reversed, else 0
	uint8_t isRev = 0;
	switch (servoN) {
 8002098:	2800      	cmp	r0, #0
 800209a:	d003      	beq.n	80020a4 <getServoRev+0xc>
 800209c:	2801      	cmp	r0, #1
 800209e:	d004      	beq.n	80020aa <getServoRev+0x12>
 80020a0:	2000      	movs	r0, #0
		case S2:
			isRev = s2Rev;
			break;
	}
	return isRev;
}
 80020a2:	4770      	bx	lr
			isRev = s1Rev;
 80020a4:	4b02      	ldr	r3, [pc, #8]	@ (80020b0 <getServoRev+0x18>)
			isRev = s2Rev;
 80020a6:	7818      	ldrb	r0, [r3, #0]
			break;
 80020a8:	e7fb      	b.n	80020a2 <getServoRev+0xa>
			isRev = s2Rev;
 80020aa:	4b02      	ldr	r3, [pc, #8]	@ (80020b4 <getServoRev+0x1c>)
 80020ac:	e7fb      	b.n	80020a6 <getServoRev+0xe>
 80020ae:	46c0      	nop			@ (mov r8, r8)
 80020b0:	20002179 	.word	0x20002179
 80020b4:	20002178 	.word	0x20002178

080020b8 <setServoAngle>:
 * P(us) = P * 1'000'000
 * factor = 10000/P(us)
 * if factor < 1 divide by the new factor
 * new factor = 1/factor
 */
void setServoAngle(uint8_t servoN, uint16_t percentage) {
 80020b8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80020ba:	0006      	movs	r6, r0
	const uint8_t factor = 2;
	uint16_t temp = calculateSpeedWithDeadZoneDouble(percentage);
 80020bc:	b208      	sxth	r0, r1
 80020be:	f7ff fe33 	bl	8001d28 <calculateSpeedWithDeadZoneDouble>
	if (temp > speed_steps) temp = speed_steps;
 80020c2:	4b18      	ldr	r3, [pc, #96]	@ (8002124 <setServoAngle+0x6c>)
 80020c4:	1c04      	adds	r4, r0, #0
 80020c6:	881d      	ldrh	r5, [r3, #0]
 80020c8:	b280      	uxth	r0, r0
 80020ca:	42a8      	cmp	r0, r5
 80020cc:	d900      	bls.n	80020d0 <setServoAngle+0x18>
 80020ce:	1c2c      	adds	r4, r5, #0
	if (temp < 0) temp = 0;

	if (getServoRev(servoN)) temp = speed_steps - temp;	// take in count if the servo must be reversed or not
 80020d0:	0030      	movs	r0, r6
	if (temp > speed_steps) temp = speed_steps;
 80020d2:	b2a4      	uxth	r4, r4
	if (getServoRev(servoN)) temp = speed_steps - temp;	// take in count if the servo must be reversed or not
 80020d4:	f7ff ffe0 	bl	8002098 <getServoRev>
 80020d8:	2800      	cmp	r0, #0
 80020da:	d001      	beq.n	80020e0 <setServoAngle+0x28>
 80020dc:	1b2c      	subs	r4, r5, r4
 80020de:	b2a4      	uxth	r4, r4

	switch (servoN) {
 80020e0:	2e00      	cmp	r6, #0
 80020e2:	d002      	beq.n	80020ea <setServoAngle+0x32>
 80020e4:	2e01      	cmp	r6, #1
 80020e6:	d00f      	beq.n	8002108 <setServoAngle+0x50>
		case S2:
			temp = map(temp, 0, speed_steps, S2_MIN_TIME_PWM, S2_MAX_TIME_PWM);
			TIM17->CCR1 = temp * factor;
			break;
	}
}
 80020e8:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
			temp = map(temp, 0, speed_steps, S1_MIN_TIME_PWM, S1_MAX_TIME_PWM);
 80020ea:	23fa      	movs	r3, #250	@ 0xfa
 80020ec:	00db      	lsls	r3, r3, #3
 80020ee:	9300      	str	r3, [sp, #0]
 80020f0:	23fa      	movs	r3, #250	@ 0xfa
 80020f2:	0031      	movs	r1, r6
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	b22a      	sxth	r2, r5
 80020f8:	b220      	sxth	r0, r4
 80020fa:	f7ff fcfb 	bl	8001af4 <map>
			TIM16->CCR1 = temp * factor;
 80020fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002128 <setServoAngle+0x70>)
 8002100:	b280      	uxth	r0, r0
 8002102:	0040      	lsls	r0, r0, #1
			TIM17->CCR1 = temp * factor;
 8002104:	6358      	str	r0, [r3, #52]	@ 0x34
}
 8002106:	e7ef      	b.n	80020e8 <setServoAngle+0x30>
			temp = map(temp, 0, speed_steps, S2_MIN_TIME_PWM, S2_MAX_TIME_PWM);
 8002108:	2396      	movs	r3, #150	@ 0x96
 800210a:	011b      	lsls	r3, r3, #4
 800210c:	9300      	str	r3, [sp, #0]
 800210e:	2388      	movs	r3, #136	@ 0x88
 8002110:	2100      	movs	r1, #0
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	b22a      	sxth	r2, r5
 8002116:	b220      	sxth	r0, r4
 8002118:	f7ff fcec 	bl	8001af4 <map>
			TIM17->CCR1 = temp * factor;
 800211c:	b280      	uxth	r0, r0
 800211e:	4b03      	ldr	r3, [pc, #12]	@ (800212c <setServoAngle+0x74>)
 8002120:	0040      	lsls	r0, r0, #1
 8002122:	e7ef      	b.n	8002104 <setServoAngle+0x4c>
 8002124:	08008ada 	.word	0x08008ada
 8002128:	40014400 	.word	0x40014400
 800212c:	40014800 	.word	0x40014800

08002130 <setServoIsEnable>:

void setServoIsEnable(uint8_t state, TIM_HandleTypeDef *htim){
 8002130:	0003      	movs	r3, r0
 8002132:	b510      	push	{r4, lr}
 8002134:	0008      	movs	r0, r1
	if(state == TRUE){	// turn of the pwm generation
		HAL_TIMEx_PWMN_Start(htim,TIM_CHANNEL_1);	// can be TIM16 or TIM17, channel 1 used on all of them
 8002136:	2100      	movs	r1, #0
	if(state == TRUE){	// turn of the pwm generation
 8002138:	2b01      	cmp	r3, #1
 800213a:	d102      	bne.n	8002142 <setServoIsEnable+0x12>
		HAL_TIMEx_PWMN_Start(htim,TIM_CHANNEL_1);	// can be TIM16 or TIM17, channel 1 used on all of them
 800213c:	f003 fc26 	bl	800598c <HAL_TIMEx_PWMN_Start>
	}else{
		HAL_TIMEx_PWMN_Stop(htim,TIM_CHANNEL_1);	// can be TIM16 or TIM17, channel 1 used on all of them
	}
}
 8002140:	bd10      	pop	{r4, pc}
		HAL_TIMEx_PWMN_Stop(htim,TIM_CHANNEL_1);	// can be TIM16 or TIM17, channel 1 used on all of them
 8002142:	f003 fc27 	bl	8005994 <HAL_TIMEx_PWMN_Stop>
}
 8002146:	e7fb      	b.n	8002140 <setServoIsEnable+0x10>

08002148 <remove_all_chars>:
	strcpy(c.value, token);
	return c;
}

void remove_all_chars(char *str, char c) {
	char *pr = str, *pw = str;
 8002148:	0002      	movs	r2, r0
void remove_all_chars(char *str, char c) {
 800214a:	b510      	push	{r4, lr}
	while (*pr) {
 800214c:	7803      	ldrb	r3, [r0, #0]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d101      	bne.n	8002156 <remove_all_chars+0xe>
		*pw = *pr++;
		pw += (*pw != c);
	}
	*pw = '\0';
 8002152:	7013      	strb	r3, [r2, #0]
}
 8002154:	bd10      	pop	{r4, pc}
		*pw = *pr++;
 8002156:	7013      	strb	r3, [r2, #0]
		pw += (*pw != c);
 8002158:	1a5b      	subs	r3, r3, r1
 800215a:	1e5c      	subs	r4, r3, #1
 800215c:	41a3      	sbcs	r3, r4
		*pw = *pr++;
 800215e:	3001      	adds	r0, #1
		pw += (*pw != c);
 8002160:	18d2      	adds	r2, r2, r3
 8002162:	e7f3      	b.n	800214c <remove_all_chars+0x4>

08002164 <decodeCommand>:
Command decodeCommand(char *buffer) {
 8002164:	b5b0      	push	{r4, r5, r7, lr}
 8002166:	b086      	sub	sp, #24
 8002168:	af00      	add	r7, sp, #0
 800216a:	0004      	movs	r4, r0
	char temp[strlen(buffer)];
 800216c:	0008      	movs	r0, r1
Command decodeCommand(char *buffer) {
 800216e:	000d      	movs	r5, r1
	char temp[strlen(buffer)];
 8002170:	f7fd ffd4 	bl	800011c <strlen>
 8002174:	466a      	mov	r2, sp
 8002176:	3007      	adds	r0, #7
 8002178:	08c3      	lsrs	r3, r0, #3
 800217a:	00db      	lsls	r3, r3, #3
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	469d      	mov	sp, r3
	strcpy(temp, buffer);
 8002180:	0029      	movs	r1, r5
 8002182:	4668      	mov	r0, sp
 8002184:	f005 fb43 	bl	800780e <strcpy>
	remove_all_chars(temp, ' ');	// remove all the spaces form the string
 8002188:	2120      	movs	r1, #32
 800218a:	4668      	mov	r0, sp
 800218c:	f7ff ffdc 	bl	8002148 <remove_all_chars>
	remove_all_chars(temp, '\n');	// remove all the spaces form the string
 8002190:	210a      	movs	r1, #10
 8002192:	4668      	mov	r0, sp
 8002194:	f7ff ffd8 	bl	8002148 <remove_all_chars>
	char *token = strtok(temp, COMMAND_TYPE_SEPARATOR);
 8002198:	4d0d      	ldr	r5, [pc, #52]	@ (80021d0 <decodeCommand+0x6c>)
 800219a:	4668      	mov	r0, sp
 800219c:	0029      	movs	r1, r5
 800219e:	f005 fa5b 	bl	8007658 <strtok>
 80021a2:	0001      	movs	r1, r0
	strcpy(c.type, token);
 80021a4:	1d38      	adds	r0, r7, #4
 80021a6:	f005 fb32 	bl	800780e <strcpy>
	token = strtok(NULL, COMMAND_TYPE_SEPARATOR);
 80021aa:	0029      	movs	r1, r5
 80021ac:	2000      	movs	r0, #0
 80021ae:	f005 fa53 	bl	8007658 <strtok>
	strcpy(c.value, token);
 80021b2:	230e      	movs	r3, #14
	token = strtok(NULL, COMMAND_TYPE_SEPARATOR);
 80021b4:	0001      	movs	r1, r0
	strcpy(c.value, token);
 80021b6:	18f8      	adds	r0, r7, r3
 80021b8:	f005 fb29 	bl	800780e <strcpy>
	return c;
 80021bc:	2214      	movs	r2, #20
 80021be:	0020      	movs	r0, r4
 80021c0:	1d39      	adds	r1, r7, #4
 80021c2:	f005 fb2c 	bl	800781e <memcpy>
}
 80021c6:	0020      	movs	r0, r4
 80021c8:	46bd      	mov	sp, r7
 80021ca:	b006      	add	sp, #24
 80021cc:	bdb0      	pop	{r4, r5, r7, pc}
 80021ce:	46c0      	nop			@ (mov r8, r8)
 80021d0:	08008879 	.word	0x08008879

080021d4 <serialPrintString>:

void serialPrintString(uint8_t *s) {
 80021d4:	b510      	push	{r4, lr}
 80021d6:	0004      	movs	r4, r0
	CDC_Transmit_FS(s, strlen(s));
 80021d8:	f7fd ffa0 	bl	800011c <strlen>
 80021dc:	b281      	uxth	r1, r0
 80021de:	0020      	movs	r0, r4
 80021e0:	f004 fea6 	bl	8006f30 <CDC_Transmit_FS>
}
 80021e4:	bd10      	pop	{r4, pc}
	...

080021e8 <read_byte_eeprom>:
	readSettingsFromEeprom();
}

uint8_t read_byte_eeprom(uint8_t address) {
	uint8_t data;
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 80021e8:	23fa      	movs	r3, #250	@ 0xfa
uint8_t read_byte_eeprom(uint8_t address) {
 80021ea:	b530      	push	{r4, r5, lr}
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 80021ec:	009b      	lsls	r3, r3, #2
uint8_t read_byte_eeprom(uint8_t address) {
 80021ee:	b087      	sub	sp, #28
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 80021f0:	2517      	movs	r5, #23
 80021f2:	9302      	str	r3, [sp, #8]
 80021f4:	2301      	movs	r3, #1
 80021f6:	4c06      	ldr	r4, [pc, #24]	@ (8002210 <read_byte_eeprom+0x28>)
 80021f8:	446d      	add	r5, sp
uint8_t read_byte_eeprom(uint8_t address) {
 80021fa:	0002      	movs	r2, r0
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 80021fc:	21a0      	movs	r1, #160	@ 0xa0
 80021fe:	0020      	movs	r0, r4
 8002200:	9301      	str	r3, [sp, #4]
 8002202:	9500      	str	r5, [sp, #0]
 8002204:	f001 fdb4 	bl	8003d70 <HAL_I2C_Mem_Read>
	return data;
 8002208:	7828      	ldrb	r0, [r5, #0]
}
 800220a:	b007      	add	sp, #28
 800220c:	bd30      	pop	{r4, r5, pc}
 800220e:	46c0      	nop			@ (mov r8, r8)
 8002210:	20002378 	.word	0x20002378

08002214 <readSettingsFromEeprom>:
void readSettingsFromEeprom() {
 8002214:	b510      	push	{r4, lr}
	for (int i = EEPROM_DATA_BEGIN_ADDRESS; i < SETTINGS_NUMBER; i++) {
 8002216:	2400      	movs	r4, #0
void readSettingsFromEeprom() {
 8002218:	b086      	sub	sp, #24
		dataRead[i] = read_byte_eeprom(i);
 800221a:	b2e0      	uxtb	r0, r4
 800221c:	f7ff ffe4 	bl	80021e8 <read_byte_eeprom>
 8002220:	ab01      	add	r3, sp, #4
 8002222:	5518      	strb	r0, [r3, r4]
	for (int i = EEPROM_DATA_BEGIN_ADDRESS; i < SETTINGS_NUMBER; i++) {
 8002224:	3401      	adds	r4, #1
 8002226:	2c14      	cmp	r4, #20
 8002228:	d1f7      	bne.n	800221a <readSettingsFromEeprom+0x6>
	thChannel = dataRead[0];
 800222a:	4a31      	ldr	r2, [pc, #196]	@ (80022f0 <readSettingsFromEeprom+0xdc>)
 800222c:	7819      	ldrb	r1, [r3, #0]
 800222e:	7011      	strb	r1, [r2, #0]
	stChannel = dataRead[1];
 8002230:	7859      	ldrb	r1, [r3, #1]
 8002232:	4a30      	ldr	r2, [pc, #192]	@ (80022f4 <readSettingsFromEeprom+0xe0>)
 8002234:	7011      	strb	r1, [r2, #0]
	wpChannel = dataRead[2];
 8002236:	7899      	ldrb	r1, [r3, #2]
 8002238:	4a2f      	ldr	r2, [pc, #188]	@ (80022f8 <readSettingsFromEeprom+0xe4>)
 800223a:	7011      	strb	r1, [r2, #0]
	s1Channel = dataRead[3];
 800223c:	78d9      	ldrb	r1, [r3, #3]
 800223e:	4a2f      	ldr	r2, [pc, #188]	@ (80022fc <readSettingsFromEeprom+0xe8>)
 8002240:	7011      	strb	r1, [r2, #0]
	s2Channel = dataRead[4];
 8002242:	7919      	ldrb	r1, [r3, #4]
 8002244:	4a2e      	ldr	r2, [pc, #184]	@ (8002300 <readSettingsFromEeprom+0xec>)
 8002246:	7011      	strb	r1, [r2, #0]
	armChannel = dataRead[5];
 8002248:	7959      	ldrb	r1, [r3, #5]
 800224a:	4a2e      	ldr	r2, [pc, #184]	@ (8002304 <readSettingsFromEeprom+0xf0>)
 800224c:	7011      	strb	r1, [r2, #0]
	m1Rev = dataRead[6];
 800224e:	7999      	ldrb	r1, [r3, #6]
 8002250:	4a2d      	ldr	r2, [pc, #180]	@ (8002308 <readSettingsFromEeprom+0xf4>)
 8002252:	7011      	strb	r1, [r2, #0]
	m2Rev = dataRead[7];
 8002254:	79d9      	ldrb	r1, [r3, #7]
 8002256:	4a2d      	ldr	r2, [pc, #180]	@ (800230c <readSettingsFromEeprom+0xf8>)
 8002258:	7011      	strb	r1, [r2, #0]
	m3Rev = dataRead[8];
 800225a:	7a19      	ldrb	r1, [r3, #8]
 800225c:	4a2c      	ldr	r2, [pc, #176]	@ (8002310 <readSettingsFromEeprom+0xfc>)
 800225e:	7011      	strb	r1, [r2, #0]
	s1Rev = dataRead[9];
 8002260:	7a59      	ldrb	r1, [r3, #9]
 8002262:	4a2c      	ldr	r2, [pc, #176]	@ (8002314 <readSettingsFromEeprom+0x100>)
 8002264:	7011      	strb	r1, [r2, #0]
	s2Rev = dataRead[10];
 8002266:	7a99      	ldrb	r1, [r3, #10]
 8002268:	4a2b      	ldr	r2, [pc, #172]	@ (8002318 <readSettingsFromEeprom+0x104>)
 800226a:	7011      	strb	r1, [r2, #0]
	switch (dataRead[11]) {	// control M1 at which motor is assigned
 800226c:	7ada      	ldrb	r2, [r3, #11]
 800226e:	2a01      	cmp	r2, #1
 8002270:	d010      	beq.n	8002294 <readSettingsFromEeprom+0x80>
 8002272:	2a02      	cmp	r2, #2
 8002274:	d012      	beq.n	800229c <readSettingsFromEeprom+0x88>
 8002276:	2a00      	cmp	r2, #0
 8002278:	d101      	bne.n	800227e <readSettingsFromEeprom+0x6a>
			mLeft = M1;
 800227a:	4928      	ldr	r1, [pc, #160]	@ (800231c <readSettingsFromEeprom+0x108>)
 800227c:	700a      	strb	r2, [r1, #0]
	switch (dataRead[12]) {	// control M2 at which motor is assigned
 800227e:	7b1a      	ldrb	r2, [r3, #12]
 8002280:	2a01      	cmp	r2, #1
 8002282:	d00d      	beq.n	80022a0 <readSettingsFromEeprom+0x8c>
 8002284:	2a02      	cmp	r2, #2
 8002286:	d02b      	beq.n	80022e0 <readSettingsFromEeprom+0xcc>
 8002288:	2a00      	cmp	r2, #0
 800228a:	d10b      	bne.n	80022a4 <readSettingsFromEeprom+0x90>
			mLeft = M2;
 800228c:	4a23      	ldr	r2, [pc, #140]	@ (800231c <readSettingsFromEeprom+0x108>)
			mWeapon = M2;
 800228e:	2101      	movs	r1, #1
 8002290:	7011      	strb	r1, [r2, #0]
			break;
 8002292:	e007      	b.n	80022a4 <readSettingsFromEeprom+0x90>
			mRight = M1;
 8002294:	4a22      	ldr	r2, [pc, #136]	@ (8002320 <readSettingsFromEeprom+0x10c>)
			mWeapon = M1;
 8002296:	2100      	movs	r1, #0
 8002298:	7011      	strb	r1, [r2, #0]
			break;
 800229a:	e7f0      	b.n	800227e <readSettingsFromEeprom+0x6a>
			mWeapon = M1;
 800229c:	4a21      	ldr	r2, [pc, #132]	@ (8002324 <readSettingsFromEeprom+0x110>)
 800229e:	e7fa      	b.n	8002296 <readSettingsFromEeprom+0x82>
			mRight = M2;
 80022a0:	491f      	ldr	r1, [pc, #124]	@ (8002320 <readSettingsFromEeprom+0x10c>)
 80022a2:	700a      	strb	r2, [r1, #0]
	switch (dataRead[13]) {	// control M3 at which motor is assigned
 80022a4:	7b5a      	ldrb	r2, [r3, #13]
 80022a6:	2a01      	cmp	r2, #1
 80022a8:	d01c      	beq.n	80022e4 <readSettingsFromEeprom+0xd0>
 80022aa:	2a02      	cmp	r2, #2
 80022ac:	d01c      	beq.n	80022e8 <readSettingsFromEeprom+0xd4>
 80022ae:	2a00      	cmp	r2, #0
 80022b0:	d102      	bne.n	80022b8 <readSettingsFromEeprom+0xa4>
			mLeft = M3;
 80022b2:	4a1a      	ldr	r2, [pc, #104]	@ (800231c <readSettingsFromEeprom+0x108>)
			mRight = M3;
 80022b4:	2102      	movs	r1, #2
 80022b6:	7011      	strb	r1, [r2, #0]
	weaponDoubleDirection = dataRead[14];
 80022b8:	7b99      	ldrb	r1, [r3, #14]
 80022ba:	4a1b      	ldr	r2, [pc, #108]	@ (8002328 <readSettingsFromEeprom+0x114>)
 80022bc:	7011      	strb	r1, [r2, #0]
	tankMixIsON = dataRead[15];
 80022be:	7bd9      	ldrb	r1, [r3, #15]
 80022c0:	4a1a      	ldr	r2, [pc, #104]	@ (800232c <readSettingsFromEeprom+0x118>)
 80022c2:	7011      	strb	r1, [r2, #0]
	noDisarm = dataRead[16];
 80022c4:	7c19      	ldrb	r1, [r3, #16]
 80022c6:	4a1a      	ldr	r2, [pc, #104]	@ (8002330 <readSettingsFromEeprom+0x11c>)
 80022c8:	7011      	strb	r1, [r2, #0]
	limitVoltage = dataRead[17];
 80022ca:	7c59      	ldrb	r1, [r3, #17]
 80022cc:	4a19      	ldr	r2, [pc, #100]	@ (8002334 <readSettingsFromEeprom+0x120>)
 80022ce:	7011      	strb	r1, [r2, #0]
	cutOffVoltage = dataRead[18];
 80022d0:	7c99      	ldrb	r1, [r3, #18]
 80022d2:	4a19      	ldr	r2, [pc, #100]	@ (8002338 <readSettingsFromEeprom+0x124>)
 80022d4:	7011      	strb	r1, [r2, #0]
	recieverIsPWM = dataRead[19];
 80022d6:	7cdb      	ldrb	r3, [r3, #19]
 80022d8:	4a18      	ldr	r2, [pc, #96]	@ (800233c <readSettingsFromEeprom+0x128>)
 80022da:	7013      	strb	r3, [r2, #0]
}
 80022dc:	b006      	add	sp, #24
 80022de:	bd10      	pop	{r4, pc}
			mWeapon = M2;
 80022e0:	4a10      	ldr	r2, [pc, #64]	@ (8002324 <readSettingsFromEeprom+0x110>)
 80022e2:	e7d4      	b.n	800228e <readSettingsFromEeprom+0x7a>
			mRight = M3;
 80022e4:	4a0e      	ldr	r2, [pc, #56]	@ (8002320 <readSettingsFromEeprom+0x10c>)
 80022e6:	e7e5      	b.n	80022b4 <readSettingsFromEeprom+0xa0>
			mWeapon = M3;
 80022e8:	490e      	ldr	r1, [pc, #56]	@ (8002324 <readSettingsFromEeprom+0x110>)
 80022ea:	700a      	strb	r2, [r1, #0]
			break;
 80022ec:	e7e4      	b.n	80022b8 <readSettingsFromEeprom+0xa4>
 80022ee:	46c0      	nop			@ (mov r8, r8)
 80022f0:	20000011 	.word	0x20000011
 80022f4:	20000010 	.word	0x20000010
 80022f8:	2000000f 	.word	0x2000000f
 80022fc:	2000000e 	.word	0x2000000e
 8002300:	2000000d 	.word	0x2000000d
 8002304:	2000000c 	.word	0x2000000c
 8002308:	2000000b 	.word	0x2000000b
 800230c:	2000000a 	.word	0x2000000a
 8002310:	2000217a 	.word	0x2000217a
 8002314:	20002179 	.word	0x20002179
 8002318:	20002178 	.word	0x20002178
 800231c:	20002177 	.word	0x20002177
 8002320:	20000009 	.word	0x20000009
 8002324:	20000008 	.word	0x20000008
 8002328:	20002176 	.word	0x20002176
 800232c:	20000007 	.word	0x20000007
 8002330:	20000006 	.word	0x20000006
 8002334:	20000005 	.word	0x20000005
 8002338:	20000004 	.word	0x20000004
 800233c:	20000000 	.word	0x20000000

08002340 <loadSettingsFromEeprom>:
void loadSettingsFromEeprom() {
 8002340:	b510      	push	{r4, lr}
	readSettingsFromEeprom();
 8002342:	f7ff ff67 	bl	8002214 <readSettingsFromEeprom>
}
 8002346:	bd10      	pop	{r4, pc}

08002348 <write_byte_eeprom>:

void write_byte_eeprom(uint8_t address, uint8_t value) {
 8002348:	0002      	movs	r2, r0
	uint8_t data = value;
	HAL_I2C_Mem_Write(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 800234a:	23fa      	movs	r3, #250	@ 0xfa
	uint8_t data = value;
 800234c:	2017      	movs	r0, #23
void write_byte_eeprom(uint8_t address, uint8_t value) {
 800234e:	b510      	push	{r4, lr}
 8002350:	b086      	sub	sp, #24
	uint8_t data = value;
 8002352:	4468      	add	r0, sp
	HAL_I2C_Mem_Write(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8002354:	009b      	lsls	r3, r3, #2
	uint8_t data = value;
 8002356:	7001      	strb	r1, [r0, #0]
	HAL_I2C_Mem_Write(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8002358:	9302      	str	r3, [sp, #8]
 800235a:	2301      	movs	r3, #1
 800235c:	4c05      	ldr	r4, [pc, #20]	@ (8002374 <write_byte_eeprom+0x2c>)
 800235e:	21a0      	movs	r1, #160	@ 0xa0
 8002360:	9301      	str	r3, [sp, #4]
 8002362:	9000      	str	r0, [sp, #0]
 8002364:	0020      	movs	r0, r4
 8002366:	f001 fc29 	bl	8003bbc <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 800236a:	200a      	movs	r0, #10
 800236c:	f000 fe20 	bl	8002fb0 <HAL_Delay>
}
 8002370:	b006      	add	sp, #24
 8002372:	bd10      	pop	{r4, pc}
 8002374:	20002378 	.word	0x20002378

08002378 <storeSettingsToEeprom>:
void storeSettingsToEeprom() {
 8002378:	b530      	push	{r4, r5, lr}
	dataToStore[0] = thChannel;
 800237a:	4b35      	ldr	r3, [pc, #212]	@ (8002450 <storeSettingsToEeprom+0xd8>)
void storeSettingsToEeprom() {
 800237c:	b087      	sub	sp, #28
	dataToStore[0] = thChannel;
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	ac01      	add	r4, sp, #4
 8002382:	7023      	strb	r3, [r4, #0]
	dataToStore[1] = stChannel;
 8002384:	4b33      	ldr	r3, [pc, #204]	@ (8002454 <storeSettingsToEeprom+0xdc>)
 8002386:	2200      	movs	r2, #0
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	7063      	strb	r3, [r4, #1]
	dataToStore[2] = wpChannel;
 800238c:	4b32      	ldr	r3, [pc, #200]	@ (8002458 <storeSettingsToEeprom+0xe0>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	70a3      	strb	r3, [r4, #2]
	dataToStore[3] = s1Channel;
 8002392:	4b32      	ldr	r3, [pc, #200]	@ (800245c <storeSettingsToEeprom+0xe4>)
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	70e3      	strb	r3, [r4, #3]
	dataToStore[4] = s2Channel;
 8002398:	4b31      	ldr	r3, [pc, #196]	@ (8002460 <storeSettingsToEeprom+0xe8>)
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	7123      	strb	r3, [r4, #4]
	dataToStore[5] = armChannel;
 800239e:	4b31      	ldr	r3, [pc, #196]	@ (8002464 <storeSettingsToEeprom+0xec>)
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	7163      	strb	r3, [r4, #5]
	dataToStore[6] = m1Rev;
 80023a4:	4b30      	ldr	r3, [pc, #192]	@ (8002468 <storeSettingsToEeprom+0xf0>)
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	71a3      	strb	r3, [r4, #6]
	dataToStore[7] = m2Rev;
 80023aa:	4b30      	ldr	r3, [pc, #192]	@ (800246c <storeSettingsToEeprom+0xf4>)
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	71e3      	strb	r3, [r4, #7]
	dataToStore[8] = m3Rev;
 80023b0:	4b2f      	ldr	r3, [pc, #188]	@ (8002470 <storeSettingsToEeprom+0xf8>)
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	7223      	strb	r3, [r4, #8]
	dataToStore[9] = s1Rev;
 80023b6:	4b2f      	ldr	r3, [pc, #188]	@ (8002474 <storeSettingsToEeprom+0xfc>)
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	7263      	strb	r3, [r4, #9]
	dataToStore[10] = s2Rev;
 80023bc:	4b2e      	ldr	r3, [pc, #184]	@ (8002478 <storeSettingsToEeprom+0x100>)
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	72a3      	strb	r3, [r4, #10]
	switch (mLeft) {	// mLeft is code 0
 80023c2:	4b2e      	ldr	r3, [pc, #184]	@ (800247c <storeSettingsToEeprom+0x104>)
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d034      	beq.n	8002434 <storeSettingsToEeprom+0xbc>
 80023ca:	2b02      	cmp	r3, #2
 80023cc:	d034      	beq.n	8002438 <storeSettingsToEeprom+0xc0>
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d100      	bne.n	80023d4 <storeSettingsToEeprom+0x5c>
			dataToStore[11] = 0;
 80023d2:	72e3      	strb	r3, [r4, #11]
	switch (mRight) {	// mRight is code 1
 80023d4:	4b2a      	ldr	r3, [pc, #168]	@ (8002480 <storeSettingsToEeprom+0x108>)
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d02f      	beq.n	800243c <storeSettingsToEeprom+0xc4>
 80023dc:	2b02      	cmp	r3, #2
 80023de:	d02f      	beq.n	8002440 <storeSettingsToEeprom+0xc8>
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d101      	bne.n	80023e8 <storeSettingsToEeprom+0x70>
			dataToStore[11] = 1;
 80023e4:	3301      	adds	r3, #1
 80023e6:	72e3      	strb	r3, [r4, #11]
	switch (mWeapon) {	// mWeapon is code 2
 80023e8:	4b26      	ldr	r3, [pc, #152]	@ (8002484 <storeSettingsToEeprom+0x10c>)
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d02a      	beq.n	8002446 <storeSettingsToEeprom+0xce>
 80023f0:	2b02      	cmp	r3, #2
 80023f2:	d02b      	beq.n	800244c <storeSettingsToEeprom+0xd4>
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d101      	bne.n	80023fc <storeSettingsToEeprom+0x84>
			dataToStore[11] = 2;
 80023f8:	3302      	adds	r3, #2
 80023fa:	72e3      	strb	r3, [r4, #11]
	for (int i = EEPROM_DATA_BEGIN_ADDRESS; i < SETTINGS_NUMBER; i++) {
 80023fc:	2500      	movs	r5, #0
	dataToStore[14] = weaponDoubleDirection;
 80023fe:	4b22      	ldr	r3, [pc, #136]	@ (8002488 <storeSettingsToEeprom+0x110>)
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	73a3      	strb	r3, [r4, #14]
	dataToStore[15] = tankMixIsON;
 8002404:	4b21      	ldr	r3, [pc, #132]	@ (800248c <storeSettingsToEeprom+0x114>)
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	73e3      	strb	r3, [r4, #15]
	dataToStore[16] = noDisarm;
 800240a:	4b21      	ldr	r3, [pc, #132]	@ (8002490 <storeSettingsToEeprom+0x118>)
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	7423      	strb	r3, [r4, #16]
	dataToStore[17] = limitVoltage;
 8002410:	4b20      	ldr	r3, [pc, #128]	@ (8002494 <storeSettingsToEeprom+0x11c>)
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	7463      	strb	r3, [r4, #17]
	dataToStore[18] = cutOffVoltage;
 8002416:	4b20      	ldr	r3, [pc, #128]	@ (8002498 <storeSettingsToEeprom+0x120>)
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	74a3      	strb	r3, [r4, #18]
	dataToStore[19] = recieverIsPWM;
 800241c:	4b1f      	ldr	r3, [pc, #124]	@ (800249c <storeSettingsToEeprom+0x124>)
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	74e3      	strb	r3, [r4, #19]
		write_byte_eeprom(i, dataToStore[i]);
 8002422:	5d61      	ldrb	r1, [r4, r5]
 8002424:	b2e8      	uxtb	r0, r5
	for (int i = EEPROM_DATA_BEGIN_ADDRESS; i < SETTINGS_NUMBER; i++) {
 8002426:	3501      	adds	r5, #1
		write_byte_eeprom(i, dataToStore[i]);
 8002428:	f7ff ff8e 	bl	8002348 <write_byte_eeprom>
	for (int i = EEPROM_DATA_BEGIN_ADDRESS; i < SETTINGS_NUMBER; i++) {
 800242c:	2d14      	cmp	r5, #20
 800242e:	d1f8      	bne.n	8002422 <storeSettingsToEeprom+0xaa>
}
 8002430:	b007      	add	sp, #28
 8002432:	bd30      	pop	{r4, r5, pc}
			dataToStore[12] = 0;
 8002434:	7322      	strb	r2, [r4, #12]
			break;
 8002436:	e7cd      	b.n	80023d4 <storeSettingsToEeprom+0x5c>
			dataToStore[13] = 0;
 8002438:	7362      	strb	r2, [r4, #13]
			break;
 800243a:	e7cb      	b.n	80023d4 <storeSettingsToEeprom+0x5c>
			dataToStore[12] = 1;
 800243c:	7323      	strb	r3, [r4, #12]
			break;
 800243e:	e7d3      	b.n	80023e8 <storeSettingsToEeprom+0x70>
			dataToStore[13] = 1;
 8002440:	2301      	movs	r3, #1
 8002442:	7363      	strb	r3, [r4, #13]
			break;
 8002444:	e7d0      	b.n	80023e8 <storeSettingsToEeprom+0x70>
			dataToStore[12] = 2;
 8002446:	2302      	movs	r3, #2
 8002448:	7323      	strb	r3, [r4, #12]
			break;
 800244a:	e7d7      	b.n	80023fc <storeSettingsToEeprom+0x84>
			dataToStore[13] = 2;
 800244c:	7363      	strb	r3, [r4, #13]
			break;
 800244e:	e7d5      	b.n	80023fc <storeSettingsToEeprom+0x84>
 8002450:	20000011 	.word	0x20000011
 8002454:	20000010 	.word	0x20000010
 8002458:	2000000f 	.word	0x2000000f
 800245c:	2000000e 	.word	0x2000000e
 8002460:	2000000d 	.word	0x2000000d
 8002464:	2000000c 	.word	0x2000000c
 8002468:	2000000b 	.word	0x2000000b
 800246c:	2000000a 	.word	0x2000000a
 8002470:	2000217a 	.word	0x2000217a
 8002474:	20002179 	.word	0x20002179
 8002478:	20002178 	.word	0x20002178
 800247c:	20002177 	.word	0x20002177
 8002480:	20000009 	.word	0x20000009
 8002484:	20000008 	.word	0x20000008
 8002488:	20002176 	.word	0x20002176
 800248c:	20000007 	.word	0x20000007
 8002490:	20000006 	.word	0x20000006
 8002494:	20000005 	.word	0x20000005
 8002498:	20000004 	.word	0x20000004
 800249c:	20000000 	.word	0x20000000

080024a0 <serialPrintStatus>:

void serialPrintStatus() {
 80024a0:	b530      	push	{r4, r5, lr}
 80024a2:	b089      	sub	sp, #36	@ 0x24
	uint8_t string[30];
	// print voltage
	sprintf(string, "VBATT > %d\n", getBattVoltage());
 80024a4:	f7fe fec8 	bl	8001238 <getBattVoltage>
 80024a8:	4929      	ldr	r1, [pc, #164]	@ (8002550 <serialPrintStatus+0xb0>)
 80024aa:	0002      	movs	r2, r0
 80024ac:	4668      	mov	r0, sp
 80024ae:	f005 f85d 	bl	800756c <siprintf>
	serialPrintString(string);
 80024b2:	4668      	mov	r0, sp
 80024b4:	f7ff fe8e 	bl	80021d4 <serialPrintString>
	HAL_Delay(1);
 80024b8:	2001      	movs	r0, #1
 80024ba:	f000 fd79 	bl	8002fb0 <HAL_Delay>
	// which battery detected
	sprintf(string, "BATT > %d\n", batteryConfiguration);
 80024be:	4b25      	ldr	r3, [pc, #148]	@ (8002554 <serialPrintStatus+0xb4>)
 80024c0:	4925      	ldr	r1, [pc, #148]	@ (8002558 <serialPrintStatus+0xb8>)
 80024c2:	781a      	ldrb	r2, [r3, #0]
 80024c4:	4668      	mov	r0, sp
 80024c6:	f005 f851 	bl	800756c <siprintf>
	serialPrintString(string);
 80024ca:	4668      	mov	r0, sp
 80024cc:	f7ff fe82 	bl	80021d4 <serialPrintString>
	HAL_Delay(1);
 80024d0:	2001      	movs	r0, #1
 80024d2:	f000 fd6d 	bl	8002fb0 <HAL_Delay>
	// print RX channels
	if (recieverIsPWM) {	// print only four channel
 80024d6:	4b21      	ldr	r3, [pc, #132]	@ (800255c <serialPrintStatus+0xbc>)
		for (int i = 1; i < 5; i++) {
 80024d8:	2401      	movs	r4, #1
	if (recieverIsPWM) {	// print only four channel
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	4d20      	ldr	r5, [pc, #128]	@ (8002560 <serialPrintStatus+0xc0>)
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d022      	beq.n	8002528 <serialPrintStatus+0x88>
			sprintf(string, "CH%d > %d\n", i, getChannelValuePercentage(i));
 80024e2:	b2e0      	uxtb	r0, r4
 80024e4:	f7ff fcde 	bl	8001ea4 <getChannelValuePercentage>
 80024e8:	0022      	movs	r2, r4
 80024ea:	0003      	movs	r3, r0
 80024ec:	0029      	movs	r1, r5
 80024ee:	4668      	mov	r0, sp
 80024f0:	f005 f83c 	bl	800756c <siprintf>
			serialPrintString(string);
 80024f4:	4668      	mov	r0, sp
 80024f6:	f7ff fe6d 	bl	80021d4 <serialPrintString>
		for (int i = 1; i < 5; i++) {
 80024fa:	3401      	adds	r4, #1
			HAL_Delay(2);
 80024fc:	2002      	movs	r0, #2
 80024fe:	f000 fd57 	bl	8002fb0 <HAL_Delay>
		for (int i = 1; i < 5; i++) {
 8002502:	2c05      	cmp	r4, #5
 8002504:	d1ed      	bne.n	80024e2 <serialPrintStatus+0x42>
			serialPrintString(string);
			HAL_Delay(2);
		}
	}
	// print armed
	if (armed) {
 8002506:	4b17      	ldr	r3, [pc, #92]	@ (8002564 <serialPrintStatus+0xc4>)
		sprintf(string, "ARMED > TRUE\n");
 8002508:	4917      	ldr	r1, [pc, #92]	@ (8002568 <serialPrintStatus+0xc8>)
	if (armed) {
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d100      	bne.n	8002512 <serialPrintStatus+0x72>
		serialPrintString(string);
		HAL_Delay(1);
	} else {
		sprintf(string, "ARMED > FALSE\n");
 8002510:	4916      	ldr	r1, [pc, #88]	@ (800256c <serialPrintStatus+0xcc>)
 8002512:	4668      	mov	r0, sp
 8002514:	f005 f97b 	bl	800780e <strcpy>
		serialPrintString(string);
 8002518:	4668      	mov	r0, sp
 800251a:	f7ff fe5b 	bl	80021d4 <serialPrintString>
		HAL_Delay(1);
 800251e:	2001      	movs	r0, #1
 8002520:	f000 fd46 	bl	8002fb0 <HAL_Delay>
	}
}
 8002524:	b009      	add	sp, #36	@ 0x24
 8002526:	bd30      	pop	{r4, r5, pc}
			sprintf(string, "CH%d > %d\n", i, getChannelValuePercentage(i));
 8002528:	b2e0      	uxtb	r0, r4
 800252a:	f7ff fcbb 	bl	8001ea4 <getChannelValuePercentage>
 800252e:	0022      	movs	r2, r4
 8002530:	0003      	movs	r3, r0
 8002532:	0029      	movs	r1, r5
 8002534:	4668      	mov	r0, sp
 8002536:	f005 f819 	bl	800756c <siprintf>
			serialPrintString(string);
 800253a:	4668      	mov	r0, sp
 800253c:	f7ff fe4a 	bl	80021d4 <serialPrintString>
		for (int i = 1; i < 9; i++) {
 8002540:	3401      	adds	r4, #1
			HAL_Delay(2);
 8002542:	2002      	movs	r0, #2
 8002544:	f000 fd34 	bl	8002fb0 <HAL_Delay>
		for (int i = 1; i < 9; i++) {
 8002548:	2c09      	cmp	r4, #9
 800254a:	d1ed      	bne.n	8002528 <serialPrintStatus+0x88>
 800254c:	e7db      	b.n	8002506 <serialPrintStatus+0x66>
 800254e:	46c0      	nop			@ (mov r8, r8)
 8002550:	0800887b 	.word	0x0800887b
 8002554:	2000217c 	.word	0x2000217c
 8002558:	0800887c 	.word	0x0800887c
 800255c:	20000000 	.word	0x20000000
 8002560:	08008887 	.word	0x08008887
 8002564:	2000217b 	.word	0x2000217b
 8002568:	08008892 	.word	0x08008892
 800256c:	080088a0 	.word	0x080088a0

08002570 <serialPrintSettings>:

void serialPrintSettings() {
 8002570:	b570      	push	{r4, r5, r6, lr}
	uint8_t dataRead[SETTINGS_NUMBER];
	dataRead[0] = thChannel;
 8002572:	4b44      	ldr	r3, [pc, #272]	@ (8002684 <serialPrintSettings+0x114>)
void serialPrintSettings() {
 8002574:	b0a4      	sub	sp, #144	@ 0x90
	dataRead[0] = thChannel;
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	ac03      	add	r4, sp, #12
 800257a:	7023      	strb	r3, [r4, #0]
	dataRead[1] = stChannel;
 800257c:	4b42      	ldr	r3, [pc, #264]	@ (8002688 <serialPrintSettings+0x118>)
 800257e:	2200      	movs	r2, #0
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	7063      	strb	r3, [r4, #1]
	dataRead[2] = wpChannel;
 8002584:	4b41      	ldr	r3, [pc, #260]	@ (800268c <serialPrintSettings+0x11c>)
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	70a3      	strb	r3, [r4, #2]
	dataRead[3] = s1Channel;
 800258a:	4b41      	ldr	r3, [pc, #260]	@ (8002690 <serialPrintSettings+0x120>)
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	70e3      	strb	r3, [r4, #3]
	dataRead[4] = s2Channel;
 8002590:	4b40      	ldr	r3, [pc, #256]	@ (8002694 <serialPrintSettings+0x124>)
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	7123      	strb	r3, [r4, #4]
	dataRead[5] = armChannel;
 8002596:	4b40      	ldr	r3, [pc, #256]	@ (8002698 <serialPrintSettings+0x128>)
 8002598:	781b      	ldrb	r3, [r3, #0]
 800259a:	7163      	strb	r3, [r4, #5]

	dataRead[6] = m1Rev;
 800259c:	4b3f      	ldr	r3, [pc, #252]	@ (800269c <serialPrintSettings+0x12c>)
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	71a3      	strb	r3, [r4, #6]
	dataRead[7] = m2Rev;
 80025a2:	4b3f      	ldr	r3, [pc, #252]	@ (80026a0 <serialPrintSettings+0x130>)
 80025a4:	781b      	ldrb	r3, [r3, #0]
 80025a6:	71e3      	strb	r3, [r4, #7]
	dataRead[8] = m3Rev;
 80025a8:	4b3e      	ldr	r3, [pc, #248]	@ (80026a4 <serialPrintSettings+0x134>)
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	7223      	strb	r3, [r4, #8]
	dataRead[9] = s1Rev;
 80025ae:	4b3e      	ldr	r3, [pc, #248]	@ (80026a8 <serialPrintSettings+0x138>)
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	7263      	strb	r3, [r4, #9]
	dataRead[10] = s2Rev;
 80025b4:	4b3d      	ldr	r3, [pc, #244]	@ (80026ac <serialPrintSettings+0x13c>)
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	72a3      	strb	r3, [r4, #10]

	switch (mLeft) {	// mleft is code 0
 80025ba:	4b3d      	ldr	r3, [pc, #244]	@ (80026b0 <serialPrintSettings+0x140>)
 80025bc:	781b      	ldrb	r3, [r3, #0]
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d051      	beq.n	8002666 <serialPrintSettings+0xf6>
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d051      	beq.n	800266a <serialPrintSettings+0xfa>
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d100      	bne.n	80025cc <serialPrintSettings+0x5c>
		case M1:
			dataRead[11] = 0;
 80025ca:	72e3      	strb	r3, [r4, #11]
		case M3:
			dataRead[13] = 0;
			break;
	}

	switch (mRight) {	// mright is code 1
 80025cc:	4b39      	ldr	r3, [pc, #228]	@ (80026b4 <serialPrintSettings+0x144>)
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	2b01      	cmp	r3, #1
 80025d2:	d04c      	beq.n	800266e <serialPrintSettings+0xfe>
 80025d4:	2b02      	cmp	r3, #2
 80025d6:	d04c      	beq.n	8002672 <serialPrintSettings+0x102>
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d101      	bne.n	80025e0 <serialPrintSettings+0x70>
		case M1:
			dataRead[11] = 1;
 80025dc:	3301      	adds	r3, #1
 80025de:	72e3      	strb	r3, [r4, #11]
		case M3:
			dataRead[13] = 1;
			break;
	}

	switch (mWeapon) {	// mweapon is code 2
 80025e0:	4b35      	ldr	r3, [pc, #212]	@ (80026b8 <serialPrintSettings+0x148>)
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d047      	beq.n	8002678 <serialPrintSettings+0x108>
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d048      	beq.n	800267e <serialPrintSettings+0x10e>
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d101      	bne.n	80025f4 <serialPrintSettings+0x84>
		case M1:
			dataRead[11] = 2;
 80025f0:	3302      	adds	r3, #2
 80025f2:	72e3      	strb	r3, [r4, #11]
		case M3:
			dataRead[13] = 2;
			break;
	}

	dataRead[14] = weaponDoubleDirection;
 80025f4:	4b31      	ldr	r3, [pc, #196]	@ (80026bc <serialPrintSettings+0x14c>)
	dataRead[16] = noDisarm;
	dataRead[17] = limitVoltage;
	dataRead[18] = cutOffVoltage;
	dataRead[19] = recieverIsPWM;

	const uint8_t *commands[] = { (const uint8_t*) COMMAND_TH2CH, (const uint8_t*) COMMAND_ST2CH,
 80025f6:	ae10      	add	r6, sp, #64	@ 0x40
	dataRead[14] = weaponDoubleDirection;
 80025f8:	781b      	ldrb	r3, [r3, #0]
	const uint8_t *commands[] = { (const uint8_t*) COMMAND_TH2CH, (const uint8_t*) COMMAND_ST2CH,
 80025fa:	2250      	movs	r2, #80	@ 0x50
	dataRead[14] = weaponDoubleDirection;
 80025fc:	73a3      	strb	r3, [r4, #14]
	dataRead[15] = tankMixIsON;
 80025fe:	4b30      	ldr	r3, [pc, #192]	@ (80026c0 <serialPrintSettings+0x150>)
	const uint8_t *commands[] = { (const uint8_t*) COMMAND_TH2CH, (const uint8_t*) COMMAND_ST2CH,
 8002600:	4930      	ldr	r1, [pc, #192]	@ (80026c4 <serialPrintSettings+0x154>)
	dataRead[15] = tankMixIsON;
 8002602:	781b      	ldrb	r3, [r3, #0]
	const uint8_t *commands[] = { (const uint8_t*) COMMAND_TH2CH, (const uint8_t*) COMMAND_ST2CH,
 8002604:	0030      	movs	r0, r6
	dataRead[15] = tankMixIsON;
 8002606:	73e3      	strb	r3, [r4, #15]
	dataRead[16] = noDisarm;
 8002608:	4b2f      	ldr	r3, [pc, #188]	@ (80026c8 <serialPrintSettings+0x158>)
			(const uint8_t*) COMMAND_RXPWMMODE };

	uint8_t c[] = "\nSETTINGS:\n";
	serialPrintString(c);
	HAL_Delay(0);
	for (int i = 0; i < SETTINGS_NUMBER; i++) {
 800260a:	2500      	movs	r5, #0
	dataRead[16] = noDisarm;
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	7423      	strb	r3, [r4, #16]
	dataRead[17] = limitVoltage;
 8002610:	4b2e      	ldr	r3, [pc, #184]	@ (80026cc <serialPrintSettings+0x15c>)
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	7463      	strb	r3, [r4, #17]
	dataRead[18] = cutOffVoltage;
 8002616:	4b2e      	ldr	r3, [pc, #184]	@ (80026d0 <serialPrintSettings+0x160>)
 8002618:	781b      	ldrb	r3, [r3, #0]
 800261a:	74a3      	strb	r3, [r4, #18]
	dataRead[19] = recieverIsPWM;
 800261c:	4b2d      	ldr	r3, [pc, #180]	@ (80026d4 <serialPrintSettings+0x164>)
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	74e3      	strb	r3, [r4, #19]
	const uint8_t *commands[] = { (const uint8_t*) COMMAND_TH2CH, (const uint8_t*) COMMAND_ST2CH,
 8002622:	f005 f8fc 	bl	800781e <memcpy>
	uint8_t c[] = "\nSETTINGS:\n";
 8002626:	220c      	movs	r2, #12
 8002628:	492b      	ldr	r1, [pc, #172]	@ (80026d8 <serialPrintSettings+0x168>)
 800262a:	4668      	mov	r0, sp
 800262c:	f005 f8f7 	bl	800781e <memcpy>
	serialPrintString(c);
 8002630:	4668      	mov	r0, sp
 8002632:	f7ff fdcf 	bl	80021d4 <serialPrintString>
	HAL_Delay(0);
 8002636:	2000      	movs	r0, #0
 8002638:	f000 fcba 	bl	8002fb0 <HAL_Delay>
		uint8_t string[30];
		sprintf(string, "%s > %d\n", commands[i], dataRead[i]);
 800263c:	00aa      	lsls	r2, r5, #2
 800263e:	5d63      	ldrb	r3, [r4, r5]
 8002640:	4926      	ldr	r1, [pc, #152]	@ (80026dc <serialPrintSettings+0x16c>)
 8002642:	58b2      	ldr	r2, [r6, r2]
 8002644:	a808      	add	r0, sp, #32
 8002646:	f004 ff91 	bl	800756c <siprintf>
		serialPrintString(string);
 800264a:	a808      	add	r0, sp, #32
 800264c:	f7ff fdc2 	bl	80021d4 <serialPrintString>
	for (int i = 0; i < SETTINGS_NUMBER; i++) {
 8002650:	3501      	adds	r5, #1
		HAL_Delay(10);
 8002652:	200a      	movs	r0, #10
 8002654:	f000 fcac 	bl	8002fb0 <HAL_Delay>
	for (int i = 0; i < SETTINGS_NUMBER; i++) {
 8002658:	2d14      	cmp	r5, #20
 800265a:	d1ef      	bne.n	800263c <serialPrintSettings+0xcc>
	}
	serialPrintString("\nwrite COMAND > VALUE (e.g. TH2CH>3)\nthan SAVE>1 to store all settings on EEPROM\n");
 800265c:	4820      	ldr	r0, [pc, #128]	@ (80026e0 <serialPrintSettings+0x170>)
 800265e:	f7ff fdb9 	bl	80021d4 <serialPrintString>
}
 8002662:	b024      	add	sp, #144	@ 0x90
 8002664:	bd70      	pop	{r4, r5, r6, pc}
			dataRead[12] = 0;
 8002666:	7322      	strb	r2, [r4, #12]
			break;
 8002668:	e7b0      	b.n	80025cc <serialPrintSettings+0x5c>
			dataRead[13] = 0;
 800266a:	7362      	strb	r2, [r4, #13]
			break;
 800266c:	e7ae      	b.n	80025cc <serialPrintSettings+0x5c>
			dataRead[12] = 1;
 800266e:	7323      	strb	r3, [r4, #12]
			break;
 8002670:	e7b6      	b.n	80025e0 <serialPrintSettings+0x70>
			dataRead[13] = 1;
 8002672:	2301      	movs	r3, #1
 8002674:	7363      	strb	r3, [r4, #13]
			break;
 8002676:	e7b3      	b.n	80025e0 <serialPrintSettings+0x70>
			dataRead[12] = 2;
 8002678:	2302      	movs	r3, #2
 800267a:	7323      	strb	r3, [r4, #12]
			break;
 800267c:	e7ba      	b.n	80025f4 <serialPrintSettings+0x84>
			dataRead[13] = 2;
 800267e:	7363      	strb	r3, [r4, #13]
			break;
 8002680:	e7b8      	b.n	80025f4 <serialPrintSettings+0x84>
 8002682:	46c0      	nop			@ (mov r8, r8)
 8002684:	20000011 	.word	0x20000011
 8002688:	20000010 	.word	0x20000010
 800268c:	2000000f 	.word	0x2000000f
 8002690:	2000000e 	.word	0x2000000e
 8002694:	2000000d 	.word	0x2000000d
 8002698:	2000000c 	.word	0x2000000c
 800269c:	2000000b 	.word	0x2000000b
 80026a0:	2000000a 	.word	0x2000000a
 80026a4:	2000217a 	.word	0x2000217a
 80026a8:	20002179 	.word	0x20002179
 80026ac:	20002178 	.word	0x20002178
 80026b0:	20002177 	.word	0x20002177
 80026b4:	20000009 	.word	0x20000009
 80026b8:	20000008 	.word	0x20000008
 80026bc:	20002176 	.word	0x20002176
 80026c0:	20000007 	.word	0x20000007
 80026c4:	08008820 	.word	0x08008820
 80026c8:	20000006 	.word	0x20000006
 80026cc:	20000005 	.word	0x20000005
 80026d0:	20000004 	.word	0x20000004
 80026d4:	20000000 	.word	0x20000000
 80026d8:	0800890a 	.word	0x0800890a
 80026dc:	080088af 	.word	0x080088af
 80026e0:	080088b8 	.word	0x080088b8

080026e4 <modifySettingsWithCommand>:
int modifySettingsWithCommand() {
 80026e4:	b510      	push	{r4, lr}
 80026e6:	b086      	sub	sp, #24
	Command c = decodeCommand(buffer);
 80026e8:	49cc      	ldr	r1, [pc, #816]	@ (8002a1c <modifySettingsWithCommand+0x338>)
 80026ea:	a801      	add	r0, sp, #4
 80026ec:	f7ff fd3a 	bl	8002164 <decodeCommand>
	if (strcmp(c.type, COMMAND_TH2CH) == 0) {	// COMMAND_TH2CH recieved
 80026f0:	49cb      	ldr	r1, [pc, #812]	@ (8002a20 <modifySettingsWithCommand+0x33c>)
 80026f2:	a801      	add	r0, sp, #4
 80026f4:	f7fd fd08 	bl	8000108 <strcmp>
	uint8_t isOK = FALSE;
 80026f8:	2400      	movs	r4, #0
	if (strcmp(c.type, COMMAND_TH2CH) == 0) {	// COMMAND_TH2CH recieved
 80026fa:	42a0      	cmp	r0, r4
 80026fc:	d107      	bne.n	800270e <modifySettingsWithCommand+0x2a>
		thChannel = atoi(c.value);	// convert value string into integer value (the value of the channel)
 80026fe:	230e      	movs	r3, #14
 8002700:	446b      	add	r3, sp
 8002702:	0018      	movs	r0, r3
 8002704:	f004 fdd1 	bl	80072aa <atoi>
 8002708:	4bc6      	ldr	r3, [pc, #792]	@ (8002a24 <modifySettingsWithCommand+0x340>)
		isOK = TRUE;
 800270a:	3401      	adds	r4, #1
		thChannel = atoi(c.value);	// convert value string into integer value (the value of the channel)
 800270c:	7018      	strb	r0, [r3, #0]
	if (strcmp(c.type, COMMAND_ST2CH) == 0) {
 800270e:	49c6      	ldr	r1, [pc, #792]	@ (8002a28 <modifySettingsWithCommand+0x344>)
 8002710:	a801      	add	r0, sp, #4
 8002712:	f7fd fcf9 	bl	8000108 <strcmp>
 8002716:	2800      	cmp	r0, #0
 8002718:	d107      	bne.n	800272a <modifySettingsWithCommand+0x46>
		stChannel = atoi(c.value);
 800271a:	230e      	movs	r3, #14
 800271c:	446b      	add	r3, sp
 800271e:	0018      	movs	r0, r3
 8002720:	f004 fdc3 	bl	80072aa <atoi>
		isOK = TRUE;
 8002724:	2401      	movs	r4, #1
		stChannel = atoi(c.value);
 8002726:	4bc1      	ldr	r3, [pc, #772]	@ (8002a2c <modifySettingsWithCommand+0x348>)
 8002728:	7018      	strb	r0, [r3, #0]
	if (strcmp(c.type, COMMAND_WP2CH) == 0) {
 800272a:	49c1      	ldr	r1, [pc, #772]	@ (8002a30 <modifySettingsWithCommand+0x34c>)
 800272c:	a801      	add	r0, sp, #4
 800272e:	f7fd fceb 	bl	8000108 <strcmp>
 8002732:	2800      	cmp	r0, #0
 8002734:	d107      	bne.n	8002746 <modifySettingsWithCommand+0x62>
		wpChannel = atoi(c.value);
 8002736:	230e      	movs	r3, #14
 8002738:	446b      	add	r3, sp
 800273a:	0018      	movs	r0, r3
 800273c:	f004 fdb5 	bl	80072aa <atoi>
		isOK = TRUE;
 8002740:	2401      	movs	r4, #1
		wpChannel = atoi(c.value);
 8002742:	4bbc      	ldr	r3, [pc, #752]	@ (8002a34 <modifySettingsWithCommand+0x350>)
 8002744:	7018      	strb	r0, [r3, #0]
	if (strcmp(c.type, COMMAND_S12CH) == 0) {
 8002746:	49bc      	ldr	r1, [pc, #752]	@ (8002a38 <modifySettingsWithCommand+0x354>)
 8002748:	a801      	add	r0, sp, #4
 800274a:	f7fd fcdd 	bl	8000108 <strcmp>
 800274e:	2800      	cmp	r0, #0
 8002750:	d107      	bne.n	8002762 <modifySettingsWithCommand+0x7e>
		s1Channel = atoi(c.value);
 8002752:	230e      	movs	r3, #14
 8002754:	446b      	add	r3, sp
 8002756:	0018      	movs	r0, r3
 8002758:	f004 fda7 	bl	80072aa <atoi>
		isOK = TRUE;
 800275c:	2401      	movs	r4, #1
		s1Channel = atoi(c.value);
 800275e:	4bb7      	ldr	r3, [pc, #732]	@ (8002a3c <modifySettingsWithCommand+0x358>)
 8002760:	7018      	strb	r0, [r3, #0]
	if (strcmp(c.type, COMMAND_S22CH) == 0) {
 8002762:	49b7      	ldr	r1, [pc, #732]	@ (8002a40 <modifySettingsWithCommand+0x35c>)
 8002764:	a801      	add	r0, sp, #4
 8002766:	f7fd fccf 	bl	8000108 <strcmp>
 800276a:	2800      	cmp	r0, #0
 800276c:	d107      	bne.n	800277e <modifySettingsWithCommand+0x9a>
		s2Channel = atoi(c.value);
 800276e:	230e      	movs	r3, #14
 8002770:	446b      	add	r3, sp
 8002772:	0018      	movs	r0, r3
 8002774:	f004 fd99 	bl	80072aa <atoi>
		isOK = TRUE;
 8002778:	2401      	movs	r4, #1
		s2Channel = atoi(c.value);
 800277a:	4bb2      	ldr	r3, [pc, #712]	@ (8002a44 <modifySettingsWithCommand+0x360>)
 800277c:	7018      	strb	r0, [r3, #0]
	if (strcmp(c.type, COMMAND_ARM) == 0) {
 800277e:	49b2      	ldr	r1, [pc, #712]	@ (8002a48 <modifySettingsWithCommand+0x364>)
 8002780:	a801      	add	r0, sp, #4
 8002782:	f7fd fcc1 	bl	8000108 <strcmp>
 8002786:	2800      	cmp	r0, #0
 8002788:	d107      	bne.n	800279a <modifySettingsWithCommand+0xb6>
		armChannel = atoi(c.value);
 800278a:	230e      	movs	r3, #14
 800278c:	446b      	add	r3, sp
 800278e:	0018      	movs	r0, r3
 8002790:	f004 fd8b 	bl	80072aa <atoi>
		isOK = TRUE;
 8002794:	2401      	movs	r4, #1
		armChannel = atoi(c.value);
 8002796:	4bad      	ldr	r3, [pc, #692]	@ (8002a4c <modifySettingsWithCommand+0x368>)
 8002798:	7018      	strb	r0, [r3, #0]
	if (strcmp(c.type, COMMAND_M1REV) == 0) {
 800279a:	49ad      	ldr	r1, [pc, #692]	@ (8002a50 <modifySettingsWithCommand+0x36c>)
 800279c:	a801      	add	r0, sp, #4
 800279e:	f7fd fcb3 	bl	8000108 <strcmp>
 80027a2:	2800      	cmp	r0, #0
 80027a4:	d107      	bne.n	80027b6 <modifySettingsWithCommand+0xd2>
		m1Rev = atoi(c.value);
 80027a6:	230e      	movs	r3, #14
 80027a8:	446b      	add	r3, sp
 80027aa:	0018      	movs	r0, r3
 80027ac:	f004 fd7d 	bl	80072aa <atoi>
		isOK = TRUE;
 80027b0:	2401      	movs	r4, #1
		m1Rev = atoi(c.value);
 80027b2:	4ba8      	ldr	r3, [pc, #672]	@ (8002a54 <modifySettingsWithCommand+0x370>)
 80027b4:	7018      	strb	r0, [r3, #0]
	if (strcmp(c.type, COMMAND_M2REV) == 0) {
 80027b6:	49a8      	ldr	r1, [pc, #672]	@ (8002a58 <modifySettingsWithCommand+0x374>)
 80027b8:	a801      	add	r0, sp, #4
 80027ba:	f7fd fca5 	bl	8000108 <strcmp>
 80027be:	2800      	cmp	r0, #0
 80027c0:	d107      	bne.n	80027d2 <modifySettingsWithCommand+0xee>
		m2Rev = atoi(c.value);
 80027c2:	230e      	movs	r3, #14
 80027c4:	446b      	add	r3, sp
 80027c6:	0018      	movs	r0, r3
 80027c8:	f004 fd6f 	bl	80072aa <atoi>
		isOK = TRUE;
 80027cc:	2401      	movs	r4, #1
		m2Rev = atoi(c.value);
 80027ce:	4ba3      	ldr	r3, [pc, #652]	@ (8002a5c <modifySettingsWithCommand+0x378>)
 80027d0:	7018      	strb	r0, [r3, #0]
	if (strcmp(c.type, COMMAND_M3REV) == 0) {
 80027d2:	49a3      	ldr	r1, [pc, #652]	@ (8002a60 <modifySettingsWithCommand+0x37c>)
 80027d4:	a801      	add	r0, sp, #4
 80027d6:	f7fd fc97 	bl	8000108 <strcmp>
 80027da:	2800      	cmp	r0, #0
 80027dc:	d107      	bne.n	80027ee <modifySettingsWithCommand+0x10a>
		m3Rev = atoi(c.value);
 80027de:	230e      	movs	r3, #14
 80027e0:	446b      	add	r3, sp
 80027e2:	0018      	movs	r0, r3
 80027e4:	f004 fd61 	bl	80072aa <atoi>
		isOK = TRUE;
 80027e8:	2401      	movs	r4, #1
		m3Rev = atoi(c.value);
 80027ea:	4b9e      	ldr	r3, [pc, #632]	@ (8002a64 <modifySettingsWithCommand+0x380>)
 80027ec:	7018      	strb	r0, [r3, #0]
	if (strcmp(c.type, COMMAND_S1REV) == 0) {
 80027ee:	499e      	ldr	r1, [pc, #632]	@ (8002a68 <modifySettingsWithCommand+0x384>)
 80027f0:	a801      	add	r0, sp, #4
 80027f2:	f7fd fc89 	bl	8000108 <strcmp>
 80027f6:	2800      	cmp	r0, #0
 80027f8:	d107      	bne.n	800280a <modifySettingsWithCommand+0x126>
		s1Rev = atoi(c.value);
 80027fa:	230e      	movs	r3, #14
 80027fc:	446b      	add	r3, sp
 80027fe:	0018      	movs	r0, r3
 8002800:	f004 fd53 	bl	80072aa <atoi>
		isOK = TRUE;
 8002804:	2401      	movs	r4, #1
		s1Rev = atoi(c.value);
 8002806:	4b99      	ldr	r3, [pc, #612]	@ (8002a6c <modifySettingsWithCommand+0x388>)
 8002808:	7018      	strb	r0, [r3, #0]
	if (strcmp(c.type, COMMAND_S2REV) == 0) {
 800280a:	4999      	ldr	r1, [pc, #612]	@ (8002a70 <modifySettingsWithCommand+0x38c>)
 800280c:	a801      	add	r0, sp, #4
 800280e:	f7fd fc7b 	bl	8000108 <strcmp>
 8002812:	2800      	cmp	r0, #0
 8002814:	d107      	bne.n	8002826 <modifySettingsWithCommand+0x142>
		s2Rev = atoi(c.value);
 8002816:	230e      	movs	r3, #14
 8002818:	446b      	add	r3, sp
 800281a:	0018      	movs	r0, r3
 800281c:	f004 fd45 	bl	80072aa <atoi>
		isOK = TRUE;
 8002820:	2401      	movs	r4, #1
		s2Rev = atoi(c.value);
 8002822:	4b94      	ldr	r3, [pc, #592]	@ (8002a74 <modifySettingsWithCommand+0x390>)
 8002824:	7018      	strb	r0, [r3, #0]
	if (strcmp(c.type, COMMAND_M1ASS) == 0) {
 8002826:	4994      	ldr	r1, [pc, #592]	@ (8002a78 <modifySettingsWithCommand+0x394>)
 8002828:	a801      	add	r0, sp, #4
 800282a:	f7fd fc6d 	bl	8000108 <strcmp>
 800282e:	2800      	cmp	r0, #0
 8002830:	d120      	bne.n	8002874 <modifySettingsWithCommand+0x190>
		if (strcmp(c.value, VALUE_ML) == 0) {
 8002832:	230e      	movs	r3, #14
 8002834:	446b      	add	r3, sp
 8002836:	0018      	movs	r0, r3
 8002838:	4990      	ldr	r1, [pc, #576]	@ (8002a7c <modifySettingsWithCommand+0x398>)
 800283a:	f7fd fc65 	bl	8000108 <strcmp>
 800283e:	2800      	cmp	r0, #0
 8002840:	d102      	bne.n	8002848 <modifySettingsWithCommand+0x164>
			isOK = TRUE;
 8002842:	2401      	movs	r4, #1
			mLeft = M1;
 8002844:	4b8e      	ldr	r3, [pc, #568]	@ (8002a80 <modifySettingsWithCommand+0x39c>)
 8002846:	7018      	strb	r0, [r3, #0]
		if (strcmp(c.value, VALUE_MR) == 0) {
 8002848:	230e      	movs	r3, #14
 800284a:	446b      	add	r3, sp
 800284c:	0018      	movs	r0, r3
 800284e:	498d      	ldr	r1, [pc, #564]	@ (8002a84 <modifySettingsWithCommand+0x3a0>)
 8002850:	f7fd fc5a 	bl	8000108 <strcmp>
 8002854:	2800      	cmp	r0, #0
 8002856:	d102      	bne.n	800285e <modifySettingsWithCommand+0x17a>
			isOK = TRUE;
 8002858:	2401      	movs	r4, #1
			mRight = M1;
 800285a:	4b8b      	ldr	r3, [pc, #556]	@ (8002a88 <modifySettingsWithCommand+0x3a4>)
 800285c:	7018      	strb	r0, [r3, #0]
		if (strcmp(c.value, VALUE_WP) == 0) {
 800285e:	230e      	movs	r3, #14
 8002860:	446b      	add	r3, sp
 8002862:	0018      	movs	r0, r3
 8002864:	4989      	ldr	r1, [pc, #548]	@ (8002a8c <modifySettingsWithCommand+0x3a8>)
 8002866:	f7fd fc4f 	bl	8000108 <strcmp>
 800286a:	2800      	cmp	r0, #0
 800286c:	d102      	bne.n	8002874 <modifySettingsWithCommand+0x190>
			isOK = TRUE;
 800286e:	2401      	movs	r4, #1
			mWeapon = M1;
 8002870:	4b87      	ldr	r3, [pc, #540]	@ (8002a90 <modifySettingsWithCommand+0x3ac>)
 8002872:	7018      	strb	r0, [r3, #0]
	if (strcmp(c.type, COMMAND_M2ASS) == 0) {
 8002874:	4987      	ldr	r1, [pc, #540]	@ (8002a94 <modifySettingsWithCommand+0x3b0>)
 8002876:	a801      	add	r0, sp, #4
 8002878:	f7fd fc46 	bl	8000108 <strcmp>
 800287c:	2800      	cmp	r0, #0
 800287e:	d120      	bne.n	80028c2 <modifySettingsWithCommand+0x1de>
		if (strcmp(c.value, VALUE_ML) == 0) {
 8002880:	230e      	movs	r3, #14
 8002882:	446b      	add	r3, sp
 8002884:	0018      	movs	r0, r3
 8002886:	497d      	ldr	r1, [pc, #500]	@ (8002a7c <modifySettingsWithCommand+0x398>)
 8002888:	f7fd fc3e 	bl	8000108 <strcmp>
 800288c:	2800      	cmp	r0, #0
 800288e:	d102      	bne.n	8002896 <modifySettingsWithCommand+0x1b2>
			mLeft = M2;
 8002890:	2401      	movs	r4, #1
 8002892:	4b7b      	ldr	r3, [pc, #492]	@ (8002a80 <modifySettingsWithCommand+0x39c>)
 8002894:	701c      	strb	r4, [r3, #0]
		if (strcmp(c.value, VALUE_MR) == 0) {
 8002896:	230e      	movs	r3, #14
 8002898:	446b      	add	r3, sp
 800289a:	0018      	movs	r0, r3
 800289c:	4979      	ldr	r1, [pc, #484]	@ (8002a84 <modifySettingsWithCommand+0x3a0>)
 800289e:	f7fd fc33 	bl	8000108 <strcmp>
 80028a2:	2800      	cmp	r0, #0
 80028a4:	d102      	bne.n	80028ac <modifySettingsWithCommand+0x1c8>
			mRight = M2;
 80028a6:	2401      	movs	r4, #1
 80028a8:	4b77      	ldr	r3, [pc, #476]	@ (8002a88 <modifySettingsWithCommand+0x3a4>)
 80028aa:	701c      	strb	r4, [r3, #0]
		if (strcmp(c.value, VALUE_WP) == 0) {
 80028ac:	230e      	movs	r3, #14
 80028ae:	446b      	add	r3, sp
 80028b0:	0018      	movs	r0, r3
 80028b2:	4976      	ldr	r1, [pc, #472]	@ (8002a8c <modifySettingsWithCommand+0x3a8>)
 80028b4:	f7fd fc28 	bl	8000108 <strcmp>
 80028b8:	2800      	cmp	r0, #0
 80028ba:	d102      	bne.n	80028c2 <modifySettingsWithCommand+0x1de>
			mWeapon = M2;
 80028bc:	2401      	movs	r4, #1
 80028be:	4b74      	ldr	r3, [pc, #464]	@ (8002a90 <modifySettingsWithCommand+0x3ac>)
 80028c0:	701c      	strb	r4, [r3, #0]
	if (strcmp(c.type, COMMAND_M3ASS) == 0) {
 80028c2:	4975      	ldr	r1, [pc, #468]	@ (8002a98 <modifySettingsWithCommand+0x3b4>)
 80028c4:	a801      	add	r0, sp, #4
 80028c6:	f7fd fc1f 	bl	8000108 <strcmp>
 80028ca:	2800      	cmp	r0, #0
 80028cc:	d123      	bne.n	8002916 <modifySettingsWithCommand+0x232>
		if (strcmp(c.value, VALUE_ML) == 0) {
 80028ce:	230e      	movs	r3, #14
 80028d0:	446b      	add	r3, sp
 80028d2:	0018      	movs	r0, r3
 80028d4:	4969      	ldr	r1, [pc, #420]	@ (8002a7c <modifySettingsWithCommand+0x398>)
 80028d6:	f7fd fc17 	bl	8000108 <strcmp>
 80028da:	2800      	cmp	r0, #0
 80028dc:	d103      	bne.n	80028e6 <modifySettingsWithCommand+0x202>
			mLeft = M3;
 80028de:	2202      	movs	r2, #2
			isOK = TRUE;
 80028e0:	2401      	movs	r4, #1
			mLeft = M3;
 80028e2:	4b67      	ldr	r3, [pc, #412]	@ (8002a80 <modifySettingsWithCommand+0x39c>)
 80028e4:	701a      	strb	r2, [r3, #0]
		if (strcmp(c.value, VALUE_MR) == 0) {
 80028e6:	230e      	movs	r3, #14
 80028e8:	446b      	add	r3, sp
 80028ea:	0018      	movs	r0, r3
 80028ec:	4965      	ldr	r1, [pc, #404]	@ (8002a84 <modifySettingsWithCommand+0x3a0>)
 80028ee:	f7fd fc0b 	bl	8000108 <strcmp>
 80028f2:	2800      	cmp	r0, #0
 80028f4:	d103      	bne.n	80028fe <modifySettingsWithCommand+0x21a>
			mRight = M3;
 80028f6:	2202      	movs	r2, #2
			isOK = TRUE;
 80028f8:	2401      	movs	r4, #1
			mRight = M3;
 80028fa:	4b63      	ldr	r3, [pc, #396]	@ (8002a88 <modifySettingsWithCommand+0x3a4>)
 80028fc:	701a      	strb	r2, [r3, #0]
		if (strcmp(c.value, VALUE_WP) == 0) {
 80028fe:	230e      	movs	r3, #14
 8002900:	446b      	add	r3, sp
 8002902:	0018      	movs	r0, r3
 8002904:	4961      	ldr	r1, [pc, #388]	@ (8002a8c <modifySettingsWithCommand+0x3a8>)
 8002906:	f7fd fbff 	bl	8000108 <strcmp>
 800290a:	2800      	cmp	r0, #0
 800290c:	d103      	bne.n	8002916 <modifySettingsWithCommand+0x232>
			mWeapon = M3;
 800290e:	2202      	movs	r2, #2
			isOK = TRUE;
 8002910:	2401      	movs	r4, #1
			mWeapon = M3;
 8002912:	4b5f      	ldr	r3, [pc, #380]	@ (8002a90 <modifySettingsWithCommand+0x3ac>)
 8002914:	701a      	strb	r2, [r3, #0]
	if (strcmp(c.type, COMMAND_WPDD) == 0) {
 8002916:	4961      	ldr	r1, [pc, #388]	@ (8002a9c <modifySettingsWithCommand+0x3b8>)
 8002918:	a801      	add	r0, sp, #4
 800291a:	f7fd fbf5 	bl	8000108 <strcmp>
 800291e:	2800      	cmp	r0, #0
 8002920:	d107      	bne.n	8002932 <modifySettingsWithCommand+0x24e>
		weaponDoubleDirection = atoi(c.value);
 8002922:	230e      	movs	r3, #14
 8002924:	446b      	add	r3, sp
 8002926:	0018      	movs	r0, r3
 8002928:	f004 fcbf 	bl	80072aa <atoi>
		isOK = TRUE;
 800292c:	2401      	movs	r4, #1
		weaponDoubleDirection = atoi(c.value);
 800292e:	4b5c      	ldr	r3, [pc, #368]	@ (8002aa0 <modifySettingsWithCommand+0x3bc>)
 8002930:	7018      	strb	r0, [r3, #0]
	if (strcmp(c.type, COMMAND_TANKON) == 0) {
 8002932:	495c      	ldr	r1, [pc, #368]	@ (8002aa4 <modifySettingsWithCommand+0x3c0>)
 8002934:	a801      	add	r0, sp, #4
 8002936:	f7fd fbe7 	bl	8000108 <strcmp>
 800293a:	2800      	cmp	r0, #0
 800293c:	d107      	bne.n	800294e <modifySettingsWithCommand+0x26a>
		tankMixIsON = atoi(c.value);
 800293e:	230e      	movs	r3, #14
 8002940:	446b      	add	r3, sp
 8002942:	0018      	movs	r0, r3
 8002944:	f004 fcb1 	bl	80072aa <atoi>
		isOK = TRUE;
 8002948:	2401      	movs	r4, #1
		tankMixIsON = atoi(c.value);
 800294a:	4b57      	ldr	r3, [pc, #348]	@ (8002aa8 <modifySettingsWithCommand+0x3c4>)
 800294c:	7018      	strb	r0, [r3, #0]
	if (strcmp(c.type, COMMAND_NODISARM) == 0) {
 800294e:	4957      	ldr	r1, [pc, #348]	@ (8002aac <modifySettingsWithCommand+0x3c8>)
 8002950:	a801      	add	r0, sp, #4
 8002952:	f7fd fbd9 	bl	8000108 <strcmp>
 8002956:	2800      	cmp	r0, #0
 8002958:	d107      	bne.n	800296a <modifySettingsWithCommand+0x286>
		noDisarm = atoi(c.value);
 800295a:	230e      	movs	r3, #14
 800295c:	446b      	add	r3, sp
 800295e:	0018      	movs	r0, r3
 8002960:	f004 fca3 	bl	80072aa <atoi>
		isOK = TRUE;
 8002964:	2401      	movs	r4, #1
		noDisarm = atoi(c.value);
 8002966:	4b52      	ldr	r3, [pc, #328]	@ (8002ab0 <modifySettingsWithCommand+0x3cc>)
 8002968:	7018      	strb	r0, [r3, #0]
	if (strcmp(c.type, COMMAND_LIMITVOLTAGE) == 0) {
 800296a:	4952      	ldr	r1, [pc, #328]	@ (8002ab4 <modifySettingsWithCommand+0x3d0>)
 800296c:	a801      	add	r0, sp, #4
 800296e:	f7fd fbcb 	bl	8000108 <strcmp>
 8002972:	2800      	cmp	r0, #0
 8002974:	d107      	bne.n	8002986 <modifySettingsWithCommand+0x2a2>
		limitVoltage = atoi(c.value);
 8002976:	230e      	movs	r3, #14
 8002978:	446b      	add	r3, sp
 800297a:	0018      	movs	r0, r3
 800297c:	f004 fc95 	bl	80072aa <atoi>
		isOK = TRUE;
 8002980:	2401      	movs	r4, #1
		limitVoltage = atoi(c.value);
 8002982:	4b4d      	ldr	r3, [pc, #308]	@ (8002ab8 <modifySettingsWithCommand+0x3d4>)
 8002984:	7018      	strb	r0, [r3, #0]
	if (strcmp(c.type, COMMAND_CUTOFFVOLTAGE) == 0) {
 8002986:	494d      	ldr	r1, [pc, #308]	@ (8002abc <modifySettingsWithCommand+0x3d8>)
 8002988:	a801      	add	r0, sp, #4
 800298a:	f7fd fbbd 	bl	8000108 <strcmp>
 800298e:	2800      	cmp	r0, #0
 8002990:	d107      	bne.n	80029a2 <modifySettingsWithCommand+0x2be>
		cutOffVoltage = atoi(c.value);
 8002992:	230e      	movs	r3, #14
 8002994:	446b      	add	r3, sp
 8002996:	0018      	movs	r0, r3
 8002998:	f004 fc87 	bl	80072aa <atoi>
		isOK = TRUE;
 800299c:	2401      	movs	r4, #1
		cutOffVoltage = atoi(c.value);
 800299e:	4b48      	ldr	r3, [pc, #288]	@ (8002ac0 <modifySettingsWithCommand+0x3dc>)
 80029a0:	7018      	strb	r0, [r3, #0]
	if (strcmp(c.type, COMMAND_RXPWMMODE) == 0) {
 80029a2:	4948      	ldr	r1, [pc, #288]	@ (8002ac4 <modifySettingsWithCommand+0x3e0>)
 80029a4:	a801      	add	r0, sp, #4
 80029a6:	f7fd fbaf 	bl	8000108 <strcmp>
 80029aa:	2800      	cmp	r0, #0
 80029ac:	d107      	bne.n	80029be <modifySettingsWithCommand+0x2da>
		recieverIsPWM = atoi(c.value);
 80029ae:	230e      	movs	r3, #14
 80029b0:	446b      	add	r3, sp
 80029b2:	0018      	movs	r0, r3
 80029b4:	f004 fc79 	bl	80072aa <atoi>
		isOK = TRUE;
 80029b8:	2401      	movs	r4, #1
		recieverIsPWM = atoi(c.value);
 80029ba:	4b43      	ldr	r3, [pc, #268]	@ (8002ac8 <modifySettingsWithCommand+0x3e4>)
 80029bc:	7018      	strb	r0, [r3, #0]
	if (strcmp(c.type, COMMAND_SAVE) == 0) {
 80029be:	4943      	ldr	r1, [pc, #268]	@ (8002acc <modifySettingsWithCommand+0x3e8>)
 80029c0:	a801      	add	r0, sp, #4
 80029c2:	f7fd fba1 	bl	8000108 <strcmp>
 80029c6:	2800      	cmp	r0, #0
 80029c8:	d102      	bne.n	80029d0 <modifySettingsWithCommand+0x2ec>
		storeSettingsToEeprom();
 80029ca:	f7ff fcd5 	bl	8002378 <storeSettingsToEeprom>
		isOK = TRUE;
 80029ce:	2401      	movs	r4, #1
	if (strcmp(c.type, COMMAND_READ) == 0) {
 80029d0:	493f      	ldr	r1, [pc, #252]	@ (8002ad0 <modifySettingsWithCommand+0x3ec>)
 80029d2:	a801      	add	r0, sp, #4
 80029d4:	f7fd fb98 	bl	8000108 <strcmp>
 80029d8:	2800      	cmp	r0, #0
 80029da:	d104      	bne.n	80029e6 <modifySettingsWithCommand+0x302>
		readSettingsFromEeprom();
 80029dc:	f7ff fc1a 	bl	8002214 <readSettingsFromEeprom>
		isOK = TRUE;
 80029e0:	2401      	movs	r4, #1
		serialPrintSettings();
 80029e2:	f7ff fdc5 	bl	8002570 <serialPrintSettings>
	if (strcmp(c.type, COMMAND_CONNECTED) == 0) {
 80029e6:	493b      	ldr	r1, [pc, #236]	@ (8002ad4 <modifySettingsWithCommand+0x3f0>)
 80029e8:	a801      	add	r0, sp, #4
 80029ea:	f7fd fb8d 	bl	8000108 <strcmp>
 80029ee:	2800      	cmp	r0, #0
 80029f0:	d100      	bne.n	80029f4 <modifySettingsWithCommand+0x310>
		isOK = TRUE;
 80029f2:	2401      	movs	r4, #1
	if (strcmp(c.type, COMMAND_STATUS) == 0) {
 80029f4:	4938      	ldr	r1, [pc, #224]	@ (8002ad8 <modifySettingsWithCommand+0x3f4>)
 80029f6:	a801      	add	r0, sp, #4
 80029f8:	f7fd fb86 	bl	8000108 <strcmp>
 80029fc:	2800      	cmp	r0, #0
 80029fe:	d102      	bne.n	8002a06 <modifySettingsWithCommand+0x322>
		serialPrintStatus();
 8002a00:	f7ff fd4e 	bl	80024a0 <serialPrintStatus>
		isOK = TRUE;
 8002a04:	2401      	movs	r4, #1
	sprintf(recievedString, "%s, %s", c.type, c.value);
 8002a06:	230e      	movs	r3, #14
 8002a08:	4934      	ldr	r1, [pc, #208]	@ (8002adc <modifySettingsWithCommand+0x3f8>)
 8002a0a:	446b      	add	r3, sp
 8002a0c:	aa01      	add	r2, sp, #4
 8002a0e:	4834      	ldr	r0, [pc, #208]	@ (8002ae0 <modifySettingsWithCommand+0x3fc>)
 8002a10:	f004 fdac 	bl	800756c <siprintf>
}
 8002a14:	0020      	movs	r0, r4
 8002a16:	b006      	add	sp, #24
 8002a18:	bd10      	pop	{r4, pc}
 8002a1a:	46c0      	nop			@ (mov r8, r8)
 8002a1c:	20002474 	.word	0x20002474
 8002a20:	08008916 	.word	0x08008916
 8002a24:	20000011 	.word	0x20000011
 8002a28:	0800891c 	.word	0x0800891c
 8002a2c:	20000010 	.word	0x20000010
 8002a30:	08008922 	.word	0x08008922
 8002a34:	2000000f 	.word	0x2000000f
 8002a38:	08008928 	.word	0x08008928
 8002a3c:	2000000e 	.word	0x2000000e
 8002a40:	0800892e 	.word	0x0800892e
 8002a44:	2000000d 	.word	0x2000000d
 8002a48:	08008934 	.word	0x08008934
 8002a4c:	2000000c 	.word	0x2000000c
 8002a50:	0800893b 	.word	0x0800893b
 8002a54:	2000000b 	.word	0x2000000b
 8002a58:	08008941 	.word	0x08008941
 8002a5c:	2000000a 	.word	0x2000000a
 8002a60:	08008947 	.word	0x08008947
 8002a64:	2000217a 	.word	0x2000217a
 8002a68:	0800894d 	.word	0x0800894d
 8002a6c:	20002179 	.word	0x20002179
 8002a70:	08008953 	.word	0x08008953
 8002a74:	20002178 	.word	0x20002178
 8002a78:	08008959 	.word	0x08008959
 8002a7c:	0800895f 	.word	0x0800895f
 8002a80:	20002177 	.word	0x20002177
 8002a84:	08008962 	.word	0x08008962
 8002a88:	20000009 	.word	0x20000009
 8002a8c:	08008965 	.word	0x08008965
 8002a90:	20000008 	.word	0x20000008
 8002a94:	08008968 	.word	0x08008968
 8002a98:	0800896e 	.word	0x0800896e
 8002a9c:	08008974 	.word	0x08008974
 8002aa0:	20002176 	.word	0x20002176
 8002aa4:	08008979 	.word	0x08008979
 8002aa8:	20000007 	.word	0x20000007
 8002aac:	0800897f 	.word	0x0800897f
 8002ab0:	20000006 	.word	0x20000006
 8002ab4:	08008988 	.word	0x08008988
 8002ab8:	20000005 	.word	0x20000005
 8002abc:	0800898d 	.word	0x0800898d
 8002ac0:	20000004 	.word	0x20000004
 8002ac4:	08008995 	.word	0x08008995
 8002ac8:	20000000 	.word	0x20000000
 8002acc:	0800899b 	.word	0x0800899b
 8002ad0:	080089a0 	.word	0x080089a0
 8002ad4:	080089a5 	.word	0x080089a5
 8002ad8:	080089a9 	.word	0x080089a9
 8002adc:	080089b0 	.word	0x080089b0
 8002ae0:	2000215c 	.word	0x2000215c

08002ae4 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ae4:	2101      	movs	r1, #1
 8002ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8002b10 <HAL_MspInit+0x2c>)
{
 8002ae8:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aea:	699a      	ldr	r2, [r3, #24]
 8002aec:	430a      	orrs	r2, r1
 8002aee:	619a      	str	r2, [r3, #24]
 8002af0:	699a      	ldr	r2, [r3, #24]
 8002af2:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8002af4:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002af6:	9200      	str	r2, [sp, #0]
 8002af8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002afa:	69da      	ldr	r2, [r3, #28]
 8002afc:	0549      	lsls	r1, r1, #21
 8002afe:	430a      	orrs	r2, r1
 8002b00:	61da      	str	r2, [r3, #28]
 8002b02:	69db      	ldr	r3, [r3, #28]
 8002b04:	400b      	ands	r3, r1
 8002b06:	9301      	str	r3, [sp, #4]
 8002b08:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b0a:	b002      	add	sp, #8
 8002b0c:	4770      	bx	lr
 8002b0e:	46c0      	nop			@ (mov r8, r8)
 8002b10:	40021000 	.word	0x40021000

08002b14 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002b14:	b530      	push	{r4, r5, lr}
 8002b16:	0005      	movs	r5, r0
 8002b18:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b1a:	2214      	movs	r2, #20
 8002b1c:	2100      	movs	r1, #0
 8002b1e:	a803      	add	r0, sp, #12
 8002b20:	f004 fd92 	bl	8007648 <memset>
  if(hadc->Instance==ADC1)
 8002b24:	4b1d      	ldr	r3, [pc, #116]	@ (8002b9c <HAL_ADC_MspInit+0x88>)
 8002b26:	682a      	ldr	r2, [r5, #0]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d134      	bne.n	8002b96 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002b2c:	2180      	movs	r1, #128	@ 0x80
 8002b2e:	4b1c      	ldr	r3, [pc, #112]	@ (8002ba0 <HAL_ADC_MspInit+0x8c>)
 8002b30:	0089      	lsls	r1, r1, #2
 8002b32:	699a      	ldr	r2, [r3, #24]
    PA2     ------> ADC_IN2
    */
    GPIO_InitStruct.Pin = VBAT_Pin|POT1_Pin|POT2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b34:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002b36:	430a      	orrs	r2, r1
 8002b38:	619a      	str	r2, [r3, #24]
 8002b3a:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b3c:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002b3e:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b40:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002b42:	9201      	str	r2, [sp, #4]
 8002b44:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b46:	695a      	ldr	r2, [r3, #20]
 8002b48:	0289      	lsls	r1, r1, #10
 8002b4a:	430a      	orrs	r2, r1
 8002b4c:	615a      	str	r2, [r3, #20]
 8002b4e:	695b      	ldr	r3, [r3, #20]
 8002b50:	400b      	ands	r3, r1
 8002b52:	9302      	str	r3, [sp, #8]
 8002b54:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = VBAT_Pin|POT1_Pin|POT2_Pin;
 8002b56:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b58:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = VBAT_Pin|POT1_Pin|POT2_Pin;
 8002b5a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b5c:	3b04      	subs	r3, #4
 8002b5e:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b60:	f000 fdc4 	bl	80036ec <HAL_GPIO_Init>
    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8002b64:	2280      	movs	r2, #128	@ 0x80
    hdma_adc.Instance = DMA1_Channel1;
 8002b66:	4c0f      	ldr	r4, [pc, #60]	@ (8002ba4 <HAL_ADC_MspInit+0x90>)
 8002b68:	4b0f      	ldr	r3, [pc, #60]	@ (8002ba8 <HAL_ADC_MspInit+0x94>)
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8002b6a:	60e2      	str	r2, [r4, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002b6c:	1892      	adds	r2, r2, r2
 8002b6e:	6122      	str	r2, [r4, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002b70:	2280      	movs	r2, #128	@ 0x80
 8002b72:	00d2      	lsls	r2, r2, #3
    hdma_adc.Instance = DMA1_Channel1;
 8002b74:	6023      	str	r3, [r4, #0]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002b76:	6162      	str	r2, [r4, #20]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b78:	2300      	movs	r3, #0
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8002b7a:	2220      	movs	r2, #32
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8002b7c:	0020      	movs	r0, r4
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b7e:	6063      	str	r3, [r4, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b80:	60a3      	str	r3, [r4, #8]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8002b82:	61a2      	str	r2, [r4, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8002b84:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8002b86:	f000 fccb 	bl	8003520 <HAL_DMA_Init>
 8002b8a:	2800      	cmp	r0, #0
 8002b8c:	d001      	beq.n	8002b92 <HAL_ADC_MspInit+0x7e>
    {
      Error_Handler();
 8002b8e:	f7fe ffbf 	bl	8001b10 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8002b92:	632c      	str	r4, [r5, #48]	@ 0x30
 8002b94:	6265      	str	r5, [r4, #36]	@ 0x24

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002b96:	b009      	add	sp, #36	@ 0x24
 8002b98:	bd30      	pop	{r4, r5, pc}
 8002b9a:	46c0      	nop			@ (mov r8, r8)
 8002b9c:	40012400 	.word	0x40012400
 8002ba0:	40021000 	.word	0x40021000
 8002ba4:	200023cc 	.word	0x200023cc
 8002ba8:	40020008 	.word	0x40020008

08002bac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002bac:	b510      	push	{r4, lr}
 8002bae:	0004      	movs	r4, r0
 8002bb0:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bb2:	2214      	movs	r2, #20
 8002bb4:	2100      	movs	r1, #0
 8002bb6:	a803      	add	r0, sp, #12
 8002bb8:	f004 fd46 	bl	8007648 <memset>
  if(hi2c->Instance==I2C1)
 8002bbc:	4b13      	ldr	r3, [pc, #76]	@ (8002c0c <HAL_I2C_MspInit+0x60>)
 8002bbe:	6822      	ldr	r2, [r4, #0]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d120      	bne.n	8002c06 <HAL_I2C_MspInit+0x5a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bc4:	2280      	movs	r2, #128	@ 0x80
 8002bc6:	4c12      	ldr	r4, [pc, #72]	@ (8002c10 <HAL_I2C_MspInit+0x64>)
 8002bc8:	02d2      	lsls	r2, r2, #11
 8002bca:	6963      	ldr	r3, [r4, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bcc:	4811      	ldr	r0, [pc, #68]	@ (8002c14 <HAL_I2C_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	6163      	str	r3, [r4, #20]
 8002bd2:	6963      	ldr	r3, [r4, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bd4:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	9301      	str	r3, [sp, #4]
 8002bda:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002bdc:	23c0      	movs	r3, #192	@ 0xc0
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002be2:	2312      	movs	r3, #18
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002be4:	2203      	movs	r2, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002be6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002be8:	3b11      	subs	r3, #17
 8002bea:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bec:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002bee:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bf0:	f000 fd7c 	bl	80036ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002bf4:	2280      	movs	r2, #128	@ 0x80
 8002bf6:	69e3      	ldr	r3, [r4, #28]
 8002bf8:	0392      	lsls	r2, r2, #14
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	61e3      	str	r3, [r4, #28]
 8002bfe:	69e3      	ldr	r3, [r4, #28]
 8002c00:	4013      	ands	r3, r2
 8002c02:	9302      	str	r3, [sp, #8]
 8002c04:	9b02      	ldr	r3, [sp, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002c06:	b008      	add	sp, #32
 8002c08:	bd10      	pop	{r4, pc}
 8002c0a:	46c0      	nop			@ (mov r8, r8)
 8002c0c:	40005400 	.word	0x40005400
 8002c10:	40021000 	.word	0x40021000
 8002c14:	48000400 	.word	0x48000400

08002c18 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c18:	b530      	push	{r4, r5, lr}
  if(htim_base->Instance==TIM1)
 8002c1a:	6803      	ldr	r3, [r0, #0]
 8002c1c:	4a3d      	ldr	r2, [pc, #244]	@ (8002d14 <HAL_TIM_Base_MspInit+0xfc>)
{
 8002c1e:	0005      	movs	r5, r0
 8002c20:	b087      	sub	sp, #28
  if(htim_base->Instance==TIM1)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d125      	bne.n	8002c72 <HAL_TIM_Base_MspInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002c26:	2380      	movs	r3, #128	@ 0x80
 8002c28:	4a3b      	ldr	r2, [pc, #236]	@ (8002d18 <HAL_TIM_Base_MspInit+0x100>)
 8002c2a:	011b      	lsls	r3, r3, #4
 8002c2c:	6991      	ldr	r1, [r2, #24]

    /* TIM1 DMA Init */
    /* TIM1_CH3_UP Init */
    hdma_tim1_ch3_up.Instance = DMA1_Channel5;
 8002c2e:	4c3b      	ldr	r4, [pc, #236]	@ (8002d1c <HAL_TIM_Base_MspInit+0x104>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002c30:	4319      	orrs	r1, r3
 8002c32:	6191      	str	r1, [r2, #24]
 8002c34:	6992      	ldr	r2, [r2, #24]
    hdma_tim1_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim1_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim1_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 8002c36:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002c38:	401a      	ands	r2, r3
 8002c3a:	9201      	str	r2, [sp, #4]
 8002c3c:	9a01      	ldr	r2, [sp, #4]
    hdma_tim1_ch3_up.Instance = DMA1_Channel5;
 8002c3e:	4a38      	ldr	r2, [pc, #224]	@ (8002d20 <HAL_TIM_Base_MspInit+0x108>)
    hdma_tim1_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
    hdma_tim1_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002c40:	6163      	str	r3, [r4, #20]
    hdma_tim1_ch3_up.Instance = DMA1_Channel5;
 8002c42:	6022      	str	r2, [r4, #0]
    hdma_tim1_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c44:	2210      	movs	r2, #16
    hdma_tim1_ch3_up.Init.Mode = DMA_CIRCULAR;
 8002c46:	2320      	movs	r3, #32
    hdma_tim1_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c48:	6062      	str	r2, [r4, #4]
    hdma_tim1_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c4a:	2200      	movs	r2, #0
    hdma_tim1_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 8002c4c:	60e1      	str	r1, [r4, #12]
    hdma_tim1_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002c4e:	3181      	adds	r1, #129	@ 0x81
 8002c50:	31ff      	adds	r1, #255	@ 0xff
    hdma_tim1_ch3_up.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim1_ch3_up) != HAL_OK)
 8002c52:	0020      	movs	r0, r4
    hdma_tim1_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c54:	60a2      	str	r2, [r4, #8]
    hdma_tim1_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002c56:	6121      	str	r1, [r4, #16]
    hdma_tim1_ch3_up.Init.Mode = DMA_CIRCULAR;
 8002c58:	61a3      	str	r3, [r4, #24]
    hdma_tim1_ch3_up.Init.Priority = DMA_PRIORITY_LOW;
 8002c5a:	61e2      	str	r2, [r4, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch3_up) != HAL_OK)
 8002c5c:	f000 fc60 	bl	8003520 <HAL_DMA_Init>
 8002c60:	2800      	cmp	r0, #0
 8002c62:	d001      	beq.n	8002c68 <HAL_TIM_Base_MspInit+0x50>
    {
      Error_Handler();
 8002c64:	f7fe ff54 	bl	8001b10 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3_up);
 8002c68:	62ec      	str	r4, [r5, #44]	@ 0x2c
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 8002c6a:	622c      	str	r4, [r5, #32]
 8002c6c:	6265      	str	r5, [r4, #36]	@ 0x24
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8002c6e:	b007      	add	sp, #28
 8002c70:	bd30      	pop	{r4, r5, pc}
  else if(htim_base->Instance==TIM3)
 8002c72:	4a2c      	ldr	r2, [pc, #176]	@ (8002d24 <HAL_TIM_Base_MspInit+0x10c>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d123      	bne.n	8002cc0 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c78:	2102      	movs	r1, #2
 8002c7a:	4b27      	ldr	r3, [pc, #156]	@ (8002d18 <HAL_TIM_Base_MspInit+0x100>)
    hdma_tim3_ch4_up.Instance = DMA1_Channel3;
 8002c7c:	4c2a      	ldr	r4, [pc, #168]	@ (8002d28 <HAL_TIM_Base_MspInit+0x110>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c7e:	69da      	ldr	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 8002c80:	0020      	movs	r0, r4
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c82:	430a      	orrs	r2, r1
 8002c84:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 8002c86:	2280      	movs	r2, #128	@ 0x80
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c88:	69db      	ldr	r3, [r3, #28]
    hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 8002c8a:	60e2      	str	r2, [r4, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c8c:	400b      	ands	r3, r1
 8002c8e:	9302      	str	r3, [sp, #8]
    hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002c90:	3281      	adds	r2, #129	@ 0x81
 8002c92:	32ff      	adds	r2, #255	@ 0xff
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c94:	9b02      	ldr	r3, [sp, #8]
    hdma_tim3_ch4_up.Instance = DMA1_Channel3;
 8002c96:	4b25      	ldr	r3, [pc, #148]	@ (8002d2c <HAL_TIM_Base_MspInit+0x114>)
    hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002c98:	6122      	str	r2, [r4, #16]
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002c9a:	2280      	movs	r2, #128	@ 0x80
    hdma_tim3_ch4_up.Instance = DMA1_Channel3;
 8002c9c:	6023      	str	r3, [r4, #0]
    hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c9e:	2310      	movs	r3, #16
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002ca0:	0112      	lsls	r2, r2, #4
    hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ca2:	6063      	str	r3, [r4, #4]
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002ca4:	6162      	str	r2, [r4, #20]
    hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ca6:	2300      	movs	r3, #0
    hdma_tim3_ch4_up.Init.Mode = DMA_CIRCULAR;
 8002ca8:	2220      	movs	r2, #32
    hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8002caa:	60a3      	str	r3, [r4, #8]
    hdma_tim3_ch4_up.Init.Mode = DMA_CIRCULAR;
 8002cac:	61a2      	str	r2, [r4, #24]
    hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_LOW;
 8002cae:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 8002cb0:	f000 fc36 	bl	8003520 <HAL_DMA_Init>
 8002cb4:	2800      	cmp	r0, #0
 8002cb6:	d001      	beq.n	8002cbc <HAL_TIM_Base_MspInit+0xa4>
      Error_Handler();
 8002cb8:	f7fe ff2a 	bl	8001b10 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 8002cbc:	632c      	str	r4, [r5, #48]	@ 0x30
 8002cbe:	e7d4      	b.n	8002c6a <HAL_TIM_Base_MspInit+0x52>
  else if(htim_base->Instance==TIM6)
 8002cc0:	4a1b      	ldr	r2, [pc, #108]	@ (8002d30 <HAL_TIM_Base_MspInit+0x118>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d109      	bne.n	8002cda <HAL_TIM_Base_MspInit+0xc2>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002cc6:	2110      	movs	r1, #16
 8002cc8:	4b13      	ldr	r3, [pc, #76]	@ (8002d18 <HAL_TIM_Base_MspInit+0x100>)
 8002cca:	69da      	ldr	r2, [r3, #28]
 8002ccc:	430a      	orrs	r2, r1
 8002cce:	61da      	str	r2, [r3, #28]
 8002cd0:	69db      	ldr	r3, [r3, #28]
 8002cd2:	400b      	ands	r3, r1
 8002cd4:	9303      	str	r3, [sp, #12]
 8002cd6:	9b03      	ldr	r3, [sp, #12]
 8002cd8:	e7c9      	b.n	8002c6e <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM16)
 8002cda:	4a16      	ldr	r2, [pc, #88]	@ (8002d34 <HAL_TIM_Base_MspInit+0x11c>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d10a      	bne.n	8002cf6 <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002ce0:	2180      	movs	r1, #128	@ 0x80
 8002ce2:	4b0d      	ldr	r3, [pc, #52]	@ (8002d18 <HAL_TIM_Base_MspInit+0x100>)
 8002ce4:	0289      	lsls	r1, r1, #10
 8002ce6:	699a      	ldr	r2, [r3, #24]
 8002ce8:	430a      	orrs	r2, r1
 8002cea:	619a      	str	r2, [r3, #24]
 8002cec:	699b      	ldr	r3, [r3, #24]
 8002cee:	400b      	ands	r3, r1
 8002cf0:	9304      	str	r3, [sp, #16]
 8002cf2:	9b04      	ldr	r3, [sp, #16]
 8002cf4:	e7bb      	b.n	8002c6e <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM17)
 8002cf6:	4a10      	ldr	r2, [pc, #64]	@ (8002d38 <HAL_TIM_Base_MspInit+0x120>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d1b8      	bne.n	8002c6e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002cfc:	2180      	movs	r1, #128	@ 0x80
 8002cfe:	4b06      	ldr	r3, [pc, #24]	@ (8002d18 <HAL_TIM_Base_MspInit+0x100>)
 8002d00:	02c9      	lsls	r1, r1, #11
 8002d02:	699a      	ldr	r2, [r3, #24]
 8002d04:	430a      	orrs	r2, r1
 8002d06:	619a      	str	r2, [r3, #24]
 8002d08:	699b      	ldr	r3, [r3, #24]
 8002d0a:	400b      	ands	r3, r1
 8002d0c:	9305      	str	r3, [sp, #20]
 8002d0e:	9b05      	ldr	r3, [sp, #20]
}
 8002d10:	e7ad      	b.n	8002c6e <HAL_TIM_Base_MspInit+0x56>
 8002d12:	46c0      	nop			@ (mov r8, r8)
 8002d14:	40012c00 	.word	0x40012c00
 8002d18:	40021000 	.word	0x40021000
 8002d1c:	200021cc 	.word	0x200021cc
 8002d20:	40020058 	.word	0x40020058
 8002d24:	40000400 	.word	0x40000400
 8002d28:	20002188 	.word	0x20002188
 8002d2c:	40020030 	.word	0x40020030
 8002d30:	40001000 	.word	0x40001000
 8002d34:	40014400 	.word	0x40014400
 8002d38:	40014800 	.word	0x40014800

08002d3c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002d3c:	b510      	push	{r4, lr}
 8002d3e:	0004      	movs	r4, r0
 8002d40:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d42:	2214      	movs	r2, #20
 8002d44:	2100      	movs	r1, #0
 8002d46:	a803      	add	r0, sp, #12
 8002d48:	f004 fc7e 	bl	8007648 <memset>
  if(htim->Instance==TIM16)
 8002d4c:	6823      	ldr	r3, [r4, #0]
 8002d4e:	4a14      	ldr	r2, [pc, #80]	@ (8002da0 <HAL_TIM_MspPostInit+0x64>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d114      	bne.n	8002d7e <HAL_TIM_MspPostInit+0x42>
  {
  /* USER CODE BEGIN TIM16_MspPostInit 0 */

  /* USER CODE END TIM16_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d54:	2180      	movs	r1, #128	@ 0x80
 8002d56:	4b13      	ldr	r3, [pc, #76]	@ (8002da4 <HAL_TIM_MspPostInit+0x68>)
 8002d58:	02c9      	lsls	r1, r1, #11
 8002d5a:	695a      	ldr	r2, [r3, #20]
 8002d5c:	430a      	orrs	r2, r1
 8002d5e:	615a      	str	r2, [r3, #20]
 8002d60:	695b      	ldr	r3, [r3, #20]
 8002d62:	400b      	ands	r3, r1
 8002d64:	9301      	str	r3, [sp, #4]
 8002d66:	9b01      	ldr	r3, [sp, #4]
    /**TIM16 GPIO Configuration
    PB6     ------> TIM16_CH1N
    */
    GPIO_InitStruct.Pin = SERVO1_HV_Pin;
 8002d68:	2340      	movs	r3, #64	@ 0x40
 8002d6a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d6c:	3b3e      	subs	r3, #62	@ 0x3e
    GPIO_InitStruct.Pin = SERVO2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM17;
    HAL_GPIO_Init(SERVO2_GPIO_Port, &GPIO_InitStruct);
 8002d6e:	480e      	ldr	r0, [pc, #56]	@ (8002da8 <HAL_TIM_MspPostInit+0x6c>)
 8002d70:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d72:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM17;
 8002d74:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(SERVO2_GPIO_Port, &GPIO_InitStruct);
 8002d76:	f000 fcb9 	bl	80036ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8002d7a:	b008      	add	sp, #32
 8002d7c:	bd10      	pop	{r4, pc}
  else if(htim->Instance==TIM17)
 8002d7e:	4a0b      	ldr	r2, [pc, #44]	@ (8002dac <HAL_TIM_MspPostInit+0x70>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d1fa      	bne.n	8002d7a <HAL_TIM_MspPostInit+0x3e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d84:	2180      	movs	r1, #128	@ 0x80
 8002d86:	4b07      	ldr	r3, [pc, #28]	@ (8002da4 <HAL_TIM_MspPostInit+0x68>)
 8002d88:	02c9      	lsls	r1, r1, #11
 8002d8a:	695a      	ldr	r2, [r3, #20]
 8002d8c:	430a      	orrs	r2, r1
 8002d8e:	615a      	str	r2, [r3, #20]
 8002d90:	695b      	ldr	r3, [r3, #20]
 8002d92:	400b      	ands	r3, r1
 8002d94:	9302      	str	r3, [sp, #8]
 8002d96:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = SERVO2_Pin;
 8002d98:	2380      	movs	r3, #128	@ 0x80
 8002d9a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d9c:	3b7e      	subs	r3, #126	@ 0x7e
 8002d9e:	e7e6      	b.n	8002d6e <HAL_TIM_MspPostInit+0x32>
 8002da0:	40014400 	.word	0x40014400
 8002da4:	40021000 	.word	0x40021000
 8002da8:	48000400 	.word	0x48000400
 8002dac:	40014800 	.word	0x40014800

08002db0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002db0:	e7fe      	b.n	8002db0 <NMI_Handler>

08002db2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002db2:	e7fe      	b.n	8002db2 <HardFault_Handler>

08002db4 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002db4:	4770      	bx	lr

08002db6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8002db6:	4770      	bx	lr

08002db8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002db8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002dba:	f000 f8e7 	bl	8002f8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002dbe:	bd10      	pop	{r4, pc}

08002dc0 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8002dc0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH1_Pin);
 8002dc2:	2001      	movs	r0, #1
 8002dc4:	f000 fd5e 	bl	8003884 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH2_Pin);
 8002dc8:	2002      	movs	r0, #2
 8002dca:	f000 fd5b 	bl	8003884 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8002dce:	bd10      	pop	{r4, pc}

08002dd0 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8002dd0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH3_Pin);
 8002dd2:	2004      	movs	r0, #4
 8002dd4:	f000 fd56 	bl	8003884 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH4_Pin);
 8002dd8:	2008      	movs	r0, #8
 8002dda:	f000 fd53 	bl	8003884 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8002dde:	bd10      	pop	{r4, pc}

08002de0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002de0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8002de2:	4802      	ldr	r0, [pc, #8]	@ (8002dec <DMA1_Channel1_IRQHandler+0xc>)
 8002de4:	f000 fc38 	bl	8003658 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002de8:	bd10      	pop	{r4, pc}
 8002dea:	46c0      	nop			@ (mov r8, r8)
 8002dec:	200023cc 	.word	0x200023cc

08002df0 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8002df0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4_up);
 8002df2:	4802      	ldr	r0, [pc, #8]	@ (8002dfc <DMA1_Channel2_3_IRQHandler+0xc>)
 8002df4:	f000 fc30 	bl	8003658 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8002df8:	bd10      	pop	{r4, pc}
 8002dfa:	46c0      	nop			@ (mov r8, r8)
 8002dfc:	20002188 	.word	0x20002188

08002e00 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8002e00:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch3_up);
 8002e02:	4802      	ldr	r0, [pc, #8]	@ (8002e0c <DMA1_Channel4_5_IRQHandler+0xc>)
 8002e04:	f000 fc28 	bl	8003658 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8002e08:	bd10      	pop	{r4, pc}
 8002e0a:	46c0      	nop			@ (mov r8, r8)
 8002e0c:	200021cc 	.word	0x200021cc

08002e10 <USB_IRQHandler>:

/**
  * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
  */
void USB_IRQHandler(void)
{
 8002e10:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002e12:	4802      	ldr	r0, [pc, #8]	@ (8002e1c <USB_IRQHandler+0xc>)
 8002e14:	f001 f944 	bl	80040a0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8002e18:	bd10      	pop	{r4, pc}
 8002e1a:	46c0      	nop			@ (mov r8, r8)
 8002e1c:	200033a4 	.word	0x200033a4

08002e20 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8002e20:	2001      	movs	r0, #1
 8002e22:	4770      	bx	lr

08002e24 <_kill>:

int _kill(int pid, int sig)
{
 8002e24:	b510      	push	{r4, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002e26:	f004 fcc5 	bl	80077b4 <__errno>
 8002e2a:	2316      	movs	r3, #22
 8002e2c:	6003      	str	r3, [r0, #0]
  return -1;
 8002e2e:	2001      	movs	r0, #1
}
 8002e30:	4240      	negs	r0, r0
 8002e32:	bd10      	pop	{r4, pc}

08002e34 <_exit>:

void _exit (int status)
{
 8002e34:	b510      	push	{r4, lr}
  errno = EINVAL;
 8002e36:	f004 fcbd 	bl	80077b4 <__errno>
 8002e3a:	2316      	movs	r3, #22
 8002e3c:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8002e3e:	e7fe      	b.n	8002e3e <_exit+0xa>

08002e40 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e40:	b570      	push	{r4, r5, r6, lr}
 8002e42:	000e      	movs	r6, r1
 8002e44:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e46:	2500      	movs	r5, #0
 8002e48:	42a5      	cmp	r5, r4
 8002e4a:	db01      	blt.n	8002e50 <_read+0x10>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8002e4c:	0020      	movs	r0, r4
 8002e4e:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8002e50:	e000      	b.n	8002e54 <_read+0x14>
 8002e52:	bf00      	nop
 8002e54:	5570      	strb	r0, [r6, r5]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e56:	3501      	adds	r5, #1
 8002e58:	e7f6      	b.n	8002e48 <_read+0x8>

08002e5a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002e5a:	b570      	push	{r4, r5, r6, lr}
 8002e5c:	000e      	movs	r6, r1
 8002e5e:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e60:	2500      	movs	r5, #0
 8002e62:	42a5      	cmp	r5, r4
 8002e64:	db01      	blt.n	8002e6a <_write+0x10>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 8002e66:	0020      	movs	r0, r4
 8002e68:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 8002e6a:	5d70      	ldrb	r0, [r6, r5]
 8002e6c:	e000      	b.n	8002e70 <_write+0x16>
 8002e6e:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e70:	3501      	adds	r5, #1
 8002e72:	e7f6      	b.n	8002e62 <_write+0x8>

08002e74 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
 8002e74:	2001      	movs	r0, #1
}
 8002e76:	4240      	negs	r0, r0
 8002e78:	4770      	bx	lr

08002e7a <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8002e7a:	2380      	movs	r3, #128	@ 0x80
 8002e7c:	019b      	lsls	r3, r3, #6
  return 0;
}
 8002e7e:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8002e80:	604b      	str	r3, [r1, #4]
}
 8002e82:	4770      	bx	lr

08002e84 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8002e84:	2001      	movs	r0, #1
 8002e86:	4770      	bx	lr

08002e88 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8002e88:	2000      	movs	r0, #0
 8002e8a:	4770      	bx	lr

08002e8c <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e8c:	490b      	ldr	r1, [pc, #44]	@ (8002ebc <_sbrk+0x30>)
 8002e8e:	4a0c      	ldr	r2, [pc, #48]	@ (8002ec0 <_sbrk+0x34>)
{
 8002e90:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e92:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e94:	490b      	ldr	r1, [pc, #44]	@ (8002ec4 <_sbrk+0x38>)
{
 8002e96:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8002e98:	6808      	ldr	r0, [r1, #0]
 8002e9a:	2800      	cmp	r0, #0
 8002e9c:	d101      	bne.n	8002ea2 <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 8002e9e:	480a      	ldr	r0, [pc, #40]	@ (8002ec8 <_sbrk+0x3c>)
 8002ea0:	6008      	str	r0, [r1, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ea2:	6808      	ldr	r0, [r1, #0]
 8002ea4:	18c3      	adds	r3, r0, r3
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d906      	bls.n	8002eb8 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8002eaa:	f004 fc83 	bl	80077b4 <__errno>
 8002eae:	230c      	movs	r3, #12
 8002eb0:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002eb2:	2001      	movs	r0, #1
 8002eb4:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8002eb6:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8002eb8:	600b      	str	r3, [r1, #0]
  return (void *)prev_heap_end;
 8002eba:	e7fc      	b.n	8002eb6 <_sbrk+0x2a>
 8002ebc:	00000400 	.word	0x00000400
 8002ec0:	20004000 	.word	0x20004000
 8002ec4:	200024b4 	.word	0x200024b4
 8002ec8:	200037d0 	.word	0x200037d0

08002ecc <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002ecc:	4770      	bx	lr
	...

08002ed0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002ed0:	480d      	ldr	r0, [pc, #52]	@ (8002f08 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002ed2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/

  bl  SystemInit
 8002ed4:	f7ff fffa 	bl	8002ecc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ed8:	480c      	ldr	r0, [pc, #48]	@ (8002f0c <LoopForever+0x6>)
  ldr r1, =_edata
 8002eda:	490d      	ldr	r1, [pc, #52]	@ (8002f10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002edc:	4a0d      	ldr	r2, [pc, #52]	@ (8002f14 <LoopForever+0xe>)
  movs r3, #0
 8002ede:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ee0:	e002      	b.n	8002ee8 <LoopCopyDataInit>

08002ee2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ee2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ee4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ee6:	3304      	adds	r3, #4

08002ee8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ee8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002eea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002eec:	d3f9      	bcc.n	8002ee2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002eee:	4a0a      	ldr	r2, [pc, #40]	@ (8002f18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002ef0:	4c0a      	ldr	r4, [pc, #40]	@ (8002f1c <LoopForever+0x16>)
  movs r3, #0
 8002ef2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ef4:	e001      	b.n	8002efa <LoopFillZerobss>

08002ef6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ef6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ef8:	3204      	adds	r2, #4

08002efa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002efa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002efc:	d3fb      	bcc.n	8002ef6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002efe:	f004 fc5f 	bl	80077c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002f02:	f7fe fa09 	bl	8001318 <main>

08002f06 <LoopForever>:

LoopForever:
    b LoopForever
 8002f06:	e7fe      	b.n	8002f06 <LoopForever>
  ldr   r0, =_estack
 8002f08:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8002f0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f10:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8002f14:	08008c18 	.word	0x08008c18
  ldr r2, =_sbss
 8002f18:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8002f1c:	200037cc 	.word	0x200037cc

08002f20 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002f20:	e7fe      	b.n	8002f20 <ADC1_IRQHandler>
	...

08002f24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f24:	b570      	push	{r4, r5, r6, lr}
 8002f26:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f28:	20fa      	movs	r0, #250	@ 0xfa
 8002f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8002f60 <HAL_InitTick+0x3c>)
 8002f2c:	0080      	lsls	r0, r0, #2
 8002f2e:	7819      	ldrb	r1, [r3, #0]
 8002f30:	f7fd f91a 	bl	8000168 <__udivsi3>
 8002f34:	4c0b      	ldr	r4, [pc, #44]	@ (8002f64 <HAL_InitTick+0x40>)
 8002f36:	0001      	movs	r1, r0
 8002f38:	6820      	ldr	r0, [r4, #0]
 8002f3a:	f7fd f915 	bl	8000168 <__udivsi3>
 8002f3e:	f000 fad5 	bl	80034ec <HAL_SYSTICK_Config>
 8002f42:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8002f44:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f46:	2c00      	cmp	r4, #0
 8002f48:	d109      	bne.n	8002f5e <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f4a:	2d03      	cmp	r5, #3
 8002f4c:	d807      	bhi.n	8002f5e <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f4e:	3802      	subs	r0, #2
 8002f50:	0022      	movs	r2, r4
 8002f52:	0029      	movs	r1, r5
 8002f54:	f000 fa94 	bl	8003480 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f58:	0020      	movs	r0, r4
 8002f5a:	4b03      	ldr	r3, [pc, #12]	@ (8002f68 <HAL_InitTick+0x44>)
 8002f5c:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8002f5e:	bd70      	pop	{r4, r5, r6, pc}
 8002f60:	20000020 	.word	0x20000020
 8002f64:	2000001c 	.word	0x2000001c
 8002f68:	20000024 	.word	0x20000024

08002f6c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f6c:	2310      	movs	r3, #16
 8002f6e:	4a06      	ldr	r2, [pc, #24]	@ (8002f88 <HAL_Init+0x1c>)
{
 8002f70:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f72:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f74:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f76:	430b      	orrs	r3, r1
 8002f78:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f7a:	f7ff ffd3 	bl	8002f24 <HAL_InitTick>
  HAL_MspInit();
 8002f7e:	f7ff fdb1 	bl	8002ae4 <HAL_MspInit>
}
 8002f82:	2000      	movs	r0, #0
 8002f84:	bd10      	pop	{r4, pc}
 8002f86:	46c0      	nop			@ (mov r8, r8)
 8002f88:	40022000 	.word	0x40022000

08002f8c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002f8c:	4a03      	ldr	r2, [pc, #12]	@ (8002f9c <HAL_IncTick+0x10>)
 8002f8e:	4b04      	ldr	r3, [pc, #16]	@ (8002fa0 <HAL_IncTick+0x14>)
 8002f90:	6811      	ldr	r1, [r2, #0]
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	185b      	adds	r3, r3, r1
 8002f96:	6013      	str	r3, [r2, #0]
}
 8002f98:	4770      	bx	lr
 8002f9a:	46c0      	nop			@ (mov r8, r8)
 8002f9c:	200024b8 	.word	0x200024b8
 8002fa0:	20000020 	.word	0x20000020

08002fa4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002fa4:	4b01      	ldr	r3, [pc, #4]	@ (8002fac <HAL_GetTick+0x8>)
 8002fa6:	6818      	ldr	r0, [r3, #0]
}
 8002fa8:	4770      	bx	lr
 8002faa:	46c0      	nop			@ (mov r8, r8)
 8002fac:	200024b8 	.word	0x200024b8

08002fb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fb0:	b570      	push	{r4, r5, r6, lr}
 8002fb2:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002fb4:	f7ff fff6 	bl	8002fa4 <HAL_GetTick>
 8002fb8:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002fba:	1c63      	adds	r3, r4, #1
 8002fbc:	d002      	beq.n	8002fc4 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8002fbe:	4b04      	ldr	r3, [pc, #16]	@ (8002fd0 <HAL_Delay+0x20>)
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002fc4:	f7ff ffee 	bl	8002fa4 <HAL_GetTick>
 8002fc8:	1b40      	subs	r0, r0, r5
 8002fca:	42a0      	cmp	r0, r4
 8002fcc:	d3fa      	bcc.n	8002fc4 <HAL_Delay+0x14>
  {
  }
}
 8002fce:	bd70      	pop	{r4, r5, r6, pc}
 8002fd0:	20000020 	.word	0x20000020

08002fd4 <ADC_Enable.constprop.0>:
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8002fd4:	2300      	movs	r3, #0
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 8002fd6:	b573      	push	{r0, r1, r4, r5, r6, lr}
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002fd8:	2103      	movs	r1, #3
  __IO uint32_t wait_loop_index = 0U;
 8002fda:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002fdc:	6803      	ldr	r3, [r0, #0]
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 8002fde:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002fe0:	689a      	ldr	r2, [r3, #8]
 8002fe2:	400a      	ands	r2, r1
 8002fe4:	2a01      	cmp	r2, #1
 8002fe6:	d107      	bne.n	8002ff8 <ADC_Enable.constprop.0+0x24>
 8002fe8:	6819      	ldr	r1, [r3, #0]
 8002fea:	4211      	tst	r1, r2
 8002fec:	d001      	beq.n	8002ff2 <ADC_Enable.constprop.0+0x1e>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002fee:	2000      	movs	r0, #0
}
 8002ff0:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002ff2:	68da      	ldr	r2, [r3, #12]
 8002ff4:	0412      	lsls	r2, r2, #16
 8002ff6:	d4fa      	bmi.n	8002fee <ADC_Enable.constprop.0+0x1a>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002ff8:	6899      	ldr	r1, [r3, #8]
 8002ffa:	4a1b      	ldr	r2, [pc, #108]	@ (8003068 <ADC_Enable.constprop.0+0x94>)
 8002ffc:	4211      	tst	r1, r2
 8002ffe:	d009      	beq.n	8003014 <ADC_Enable.constprop.0+0x40>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003000:	2310      	movs	r3, #16
 8003002:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003004:	4313      	orrs	r3, r2
 8003006:	63a3      	str	r3, [r4, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003008:	2301      	movs	r3, #1
 800300a:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800300c:	4313      	orrs	r3, r2
      return HAL_ERROR;
 800300e:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003010:	63e3      	str	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 8003012:	e7ed      	b.n	8002ff0 <ADC_Enable.constprop.0+0x1c>
    __HAL_ADC_ENABLE(hadc);
 8003014:	2201      	movs	r2, #1
 8003016:	6899      	ldr	r1, [r3, #8]
 8003018:	430a      	orrs	r2, r1
 800301a:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800301c:	4b13      	ldr	r3, [pc, #76]	@ (800306c <ADC_Enable.constprop.0+0x98>)
 800301e:	4914      	ldr	r1, [pc, #80]	@ (8003070 <ADC_Enable.constprop.0+0x9c>)
 8003020:	6818      	ldr	r0, [r3, #0]
 8003022:	f7fd f8a1 	bl	8000168 <__udivsi3>
 8003026:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 8003028:	9b01      	ldr	r3, [sp, #4]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d117      	bne.n	800305e <ADC_Enable.constprop.0+0x8a>
    tickstart = HAL_GetTick();
 800302e:	f7ff ffb9 	bl	8002fa4 <HAL_GetTick>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003032:	2501      	movs	r5, #1
    tickstart = HAL_GetTick();
 8003034:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003036:	6823      	ldr	r3, [r4, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	422b      	tst	r3, r5
 800303c:	d1d7      	bne.n	8002fee <ADC_Enable.constprop.0+0x1a>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800303e:	f7ff ffb1 	bl	8002fa4 <HAL_GetTick>
 8003042:	1b80      	subs	r0, r0, r6
 8003044:	2802      	cmp	r0, #2
 8003046:	d9f6      	bls.n	8003036 <ADC_Enable.constprop.0+0x62>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003048:	6823      	ldr	r3, [r4, #0]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	422b      	tst	r3, r5
 800304e:	d1f2      	bne.n	8003036 <ADC_Enable.constprop.0+0x62>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003050:	2310      	movs	r3, #16
 8003052:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003054:	4313      	orrs	r3, r2
 8003056:	63a3      	str	r3, [r4, #56]	@ 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003058:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800305a:	432b      	orrs	r3, r5
 800305c:	e7d7      	b.n	800300e <ADC_Enable.constprop.0+0x3a>
      wait_loop_index--;
 800305e:	9b01      	ldr	r3, [sp, #4]
 8003060:	3b01      	subs	r3, #1
 8003062:	9301      	str	r3, [sp, #4]
 8003064:	e7e0      	b.n	8003028 <ADC_Enable.constprop.0+0x54>
 8003066:	46c0      	nop			@ (mov r8, r8)
 8003068:	80000017 	.word	0x80000017
 800306c:	2000001c 	.word	0x2000001c
 8003070:	000f4240 	.word	0x000f4240

08003074 <HAL_ADC_Init>:
{
 8003074:	b570      	push	{r4, r5, r6, lr}
 8003076:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 8003078:	d100      	bne.n	800307c <HAL_ADC_Init+0x8>
 800307a:	e090      	b.n	800319e <HAL_ADC_Init+0x12a>
  if (hadc->State == HAL_ADC_STATE_RESET)
 800307c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800307e:	2b00      	cmp	r3, #0
 8003080:	d105      	bne.n	800308e <HAL_ADC_Init+0x1a>
    hadc->Lock = HAL_UNLOCKED;
 8003082:	0002      	movs	r2, r0
 8003084:	3234      	adds	r2, #52	@ 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 8003086:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hadc->Lock = HAL_UNLOCKED;
 8003088:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 800308a:	f7ff fd43 	bl	8002b14 <HAL_ADC_MspInit>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800308e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003090:	06db      	lsls	r3, r3, #27
 8003092:	d500      	bpl.n	8003096 <HAL_ADC_Init+0x22>
 8003094:	e085      	b.n	80031a2 <HAL_ADC_Init+0x12e>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003096:	6822      	ldr	r2, [r4, #0]
 8003098:	6893      	ldr	r3, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 800309a:	075b      	lsls	r3, r3, #29
 800309c:	d500      	bpl.n	80030a0 <HAL_ADC_Init+0x2c>
 800309e:	e080      	b.n	80031a2 <HAL_ADC_Init+0x12e>
    ADC_STATE_CLR_SET(hadc->State,
 80030a0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80030a2:	4b42      	ldr	r3, [pc, #264]	@ (80031ac <HAL_ADC_Init+0x138>)
 80030a4:	4019      	ands	r1, r3
 80030a6:	3306      	adds	r3, #6
 80030a8:	33ff      	adds	r3, #255	@ 0xff
 80030aa:	430b      	orrs	r3, r1
    if (ADC_IS_ENABLE(hadc) == RESET)
 80030ac:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State,
 80030ae:	63a3      	str	r3, [r4, #56]	@ 0x38
    if (ADC_IS_ENABLE(hadc) == RESET)
 80030b0:	6893      	ldr	r3, [r2, #8]
 80030b2:	400b      	ands	r3, r1
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d105      	bne.n	80030c4 <HAL_ADC_Init+0x50>
 80030b8:	6811      	ldr	r1, [r2, #0]
 80030ba:	4219      	tst	r1, r3
 80030bc:	d10e      	bne.n	80030dc <HAL_ADC_Init+0x68>
 80030be:	68d3      	ldr	r3, [r2, #12]
 80030c0:	041b      	lsls	r3, r3, #16
 80030c2:	d40b      	bmi.n	80030dc <HAL_ADC_Init+0x68>
      MODIFY_REG(hadc->Instance->CFGR1,
 80030c4:	2118      	movs	r1, #24
 80030c6:	68d3      	ldr	r3, [r2, #12]
 80030c8:	438b      	bics	r3, r1
 80030ca:	68a1      	ldr	r1, [r4, #8]
 80030cc:	430b      	orrs	r3, r1
 80030ce:	60d3      	str	r3, [r2, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80030d0:	6913      	ldr	r3, [r2, #16]
 80030d2:	6861      	ldr	r1, [r4, #4]
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	089b      	lsrs	r3, r3, #2
 80030d8:	430b      	orrs	r3, r1
 80030da:	6113      	str	r3, [r2, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80030dc:	68d3      	ldr	r3, [r2, #12]
 80030de:	4934      	ldr	r1, [pc, #208]	@ (80031b0 <HAL_ADC_Init+0x13c>)
 80030e0:	400b      	ands	r3, r1
 80030e2:	60d3      	str	r3, [r2, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80030e4:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80030e6:	7e60      	ldrb	r0, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80030e8:	039b      	lsls	r3, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80030ea:	03c0      	lsls	r0, r0, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80030ec:	4303      	orrs	r3, r0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80030ee:	7ea1      	ldrb	r1, [r4, #26]
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80030f0:	68e0      	ldr	r0, [r4, #12]
 80030f2:	4303      	orrs	r3, r0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80030f4:	0348      	lsls	r0, r1, #13
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80030f6:	4303      	orrs	r3, r0
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80030f8:	1d60      	adds	r0, r4, #5
 80030fa:	7fc0      	ldrb	r0, [r0, #31]
 80030fc:	0040      	lsls	r0, r0, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80030fe:	4303      	orrs	r3, r0
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8003100:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8003102:	3801      	subs	r0, #1
 8003104:	1e45      	subs	r5, r0, #1
 8003106:	41a8      	sbcs	r0, r5
 8003108:	0300      	lsls	r0, r0, #12
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800310a:	4303      	orrs	r3, r0
 800310c:	6920      	ldr	r0, [r4, #16]
 800310e:	3802      	subs	r0, #2
 8003110:	4245      	negs	r5, r0
 8003112:	4168      	adcs	r0, r5
 8003114:	0080      	lsls	r0, r0, #2
 8003116:	4303      	orrs	r3, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003118:	7ee0      	ldrb	r0, [r4, #27]
 800311a:	2801      	cmp	r0, #1
 800311c:	d104      	bne.n	8003128 <HAL_ADC_Init+0xb4>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800311e:	2900      	cmp	r1, #0
 8003120:	d12b      	bne.n	800317a <HAL_ADC_Init+0x106>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003122:	2180      	movs	r1, #128	@ 0x80
 8003124:	0249      	lsls	r1, r1, #9
 8003126:	430b      	orrs	r3, r1
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003128:	20c2      	movs	r0, #194	@ 0xc2
 800312a:	69e1      	ldr	r1, [r4, #28]
 800312c:	30ff      	adds	r0, #255	@ 0xff
 800312e:	4281      	cmp	r1, r0
 8003130:	d002      	beq.n	8003138 <HAL_ADC_Init+0xc4>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003132:	6a20      	ldr	r0, [r4, #32]
 8003134:	4301      	orrs	r1, r0
 8003136:	430b      	orrs	r3, r1
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003138:	2080      	movs	r0, #128	@ 0x80
    hadc->Instance->CFGR1 |= tmpCFGR1;
 800313a:	68d1      	ldr	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800313c:	0540      	lsls	r0, r0, #21
    hadc->Instance->CFGR1 |= tmpCFGR1;
 800313e:	4319      	orrs	r1, r3
 8003140:	60d1      	str	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003142:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003144:	4281      	cmp	r1, r0
 8003146:	d002      	beq.n	800314e <HAL_ADC_Init+0xda>
 8003148:	1e48      	subs	r0, r1, #1
 800314a:	2806      	cmp	r0, #6
 800314c:	d807      	bhi.n	800315e <HAL_ADC_Init+0xea>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800314e:	2507      	movs	r5, #7
 8003150:	6950      	ldr	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8003152:	4029      	ands	r1, r5
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003154:	43a8      	bics	r0, r5
 8003156:	6150      	str	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8003158:	6950      	ldr	r0, [r2, #20]
 800315a:	4301      	orrs	r1, r0
 800315c:	6151      	str	r1, [r2, #20]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800315e:	68d2      	ldr	r2, [r2, #12]
 8003160:	4914      	ldr	r1, [pc, #80]	@ (80031b4 <HAL_ADC_Init+0x140>)
 8003162:	400a      	ands	r2, r1
 8003164:	429a      	cmp	r2, r3
 8003166:	d110      	bne.n	800318a <HAL_ADC_Init+0x116>
      ADC_CLEAR_ERRORCODE(hadc);
 8003168:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 800316a:	2303      	movs	r3, #3
      ADC_CLEAR_ERRORCODE(hadc);
 800316c:	63e0      	str	r0, [r4, #60]	@ 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 800316e:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003170:	439a      	bics	r2, r3
 8003172:	3b02      	subs	r3, #2
 8003174:	4313      	orrs	r3, r2
 8003176:	63a3      	str	r3, [r4, #56]	@ 0x38
}
 8003178:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800317a:	2120      	movs	r1, #32
 800317c:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 800317e:	4329      	orrs	r1, r5
 8003180:	63a1      	str	r1, [r4, #56]	@ 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003182:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8003184:	4308      	orrs	r0, r1
 8003186:	63e0      	str	r0, [r4, #60]	@ 0x3c
 8003188:	e7ce      	b.n	8003128 <HAL_ADC_Init+0xb4>
      ADC_STATE_CLR_SET(hadc->State,
 800318a:	2312      	movs	r3, #18
 800318c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800318e:	439a      	bics	r2, r3
 8003190:	3b02      	subs	r3, #2
 8003192:	4313      	orrs	r3, r2
 8003194:	63a3      	str	r3, [r4, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003196:	2301      	movs	r3, #1
 8003198:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800319a:	4313      	orrs	r3, r2
 800319c:	63e3      	str	r3, [r4, #60]	@ 0x3c
    return HAL_ERROR;
 800319e:	2001      	movs	r0, #1
 80031a0:	e7ea      	b.n	8003178 <HAL_ADC_Init+0x104>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031a2:	2310      	movs	r3, #16
 80031a4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80031a6:	4313      	orrs	r3, r2
 80031a8:	63a3      	str	r3, [r4, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 80031aa:	e7f8      	b.n	800319e <HAL_ADC_Init+0x12a>
 80031ac:	fffffefd 	.word	0xfffffefd
 80031b0:	fffe0219 	.word	0xfffe0219
 80031b4:	833fffe7 	.word	0x833fffe7

080031b8 <HAL_ADC_Start_DMA>:
{
 80031b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80031ba:	6803      	ldr	r3, [r0, #0]
{
 80031bc:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80031be:	689b      	ldr	r3, [r3, #8]
{
 80031c0:	000e      	movs	r6, r1
    __HAL_LOCK(hadc);
 80031c2:	2002      	movs	r0, #2
{
 80031c4:	9201      	str	r2, [sp, #4]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80031c6:	075b      	lsls	r3, r3, #29
 80031c8:	d430      	bmi.n	800322c <HAL_ADC_Start_DMA+0x74>
    __HAL_LOCK(hadc);
 80031ca:	0027      	movs	r7, r4
 80031cc:	3734      	adds	r7, #52	@ 0x34
 80031ce:	783b      	ldrb	r3, [r7, #0]
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d02b      	beq.n	800322c <HAL_ADC_Start_DMA+0x74>
 80031d4:	2301      	movs	r3, #1
 80031d6:	703b      	strb	r3, [r7, #0]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80031d8:	7e63      	ldrb	r3, [r4, #25]
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d127      	bne.n	800322e <HAL_ADC_Start_DMA+0x76>
      ADC_STATE_CLR_SET(hadc->State,
 80031de:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80031e0:	4b16      	ldr	r3, [pc, #88]	@ (800323c <HAL_ADC_Start_DMA+0x84>)
      ADC_CLEAR_ERRORCODE(hadc);
 80031e2:	2500      	movs	r5, #0
      ADC_STATE_CLR_SET(hadc->State,
 80031e4:	401a      	ands	r2, r3
 80031e6:	2380      	movs	r3, #128	@ 0x80
 80031e8:	005b      	lsls	r3, r3, #1
 80031ea:	4313      	orrs	r3, r2
 80031ec:	63a3      	str	r3, [r4, #56]	@ 0x38
      ADC_CLEAR_ERRORCODE(hadc);
 80031ee:	63e5      	str	r5, [r4, #60]	@ 0x3c
      __HAL_UNLOCK(hadc);
 80031f0:	703d      	strb	r5, [r7, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80031f2:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80031f4:	4b12      	ldr	r3, [pc, #72]	@ (8003240 <HAL_ADC_Start_DMA+0x88>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80031f6:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80031f8:	6283      	str	r3, [r0, #40]	@ 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80031fa:	4b12      	ldr	r3, [pc, #72]	@ (8003244 <HAL_ADC_Start_DMA+0x8c>)
 80031fc:	62c3      	str	r3, [r0, #44]	@ 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80031fe:	4b12      	ldr	r3, [pc, #72]	@ (8003248 <HAL_ADC_Start_DMA+0x90>)
 8003200:	6303      	str	r3, [r0, #48]	@ 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003202:	231c      	movs	r3, #28
 8003204:	600b      	str	r3, [r1, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003206:	684a      	ldr	r2, [r1, #4]
 8003208:	3b0c      	subs	r3, #12
 800320a:	4313      	orrs	r3, r2
 800320c:	604b      	str	r3, [r1, #4]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 800320e:	2301      	movs	r3, #1
 8003210:	68ca      	ldr	r2, [r1, #12]
 8003212:	4313      	orrs	r3, r2
 8003214:	60cb      	str	r3, [r1, #12]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003216:	0032      	movs	r2, r6
 8003218:	9b01      	ldr	r3, [sp, #4]
 800321a:	3140      	adds	r1, #64	@ 0x40
 800321c:	f000 f9e0 	bl	80035e0 <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8003220:	2304      	movs	r3, #4
 8003222:	0028      	movs	r0, r5
 8003224:	6822      	ldr	r2, [r4, #0]
 8003226:	6891      	ldr	r1, [r2, #8]
 8003228:	430b      	orrs	r3, r1
 800322a:	6093      	str	r3, [r2, #8]
}
 800322c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      tmp_hal_status = ADC_Enable(hadc);
 800322e:	0020      	movs	r0, r4
 8003230:	f7ff fed0 	bl	8002fd4 <ADC_Enable.constprop.0>
    if (tmp_hal_status == HAL_OK)
 8003234:	2800      	cmp	r0, #0
 8003236:	d0d2      	beq.n	80031de <HAL_ADC_Start_DMA+0x26>
 8003238:	e7f8      	b.n	800322c <HAL_ADC_Start_DMA+0x74>
 800323a:	46c0      	nop			@ (mov r8, r8)
 800323c:	fffff0fe 	.word	0xfffff0fe
 8003240:	0800324d 	.word	0x0800324d
 8003244:	080032bf 	.word	0x080032bf
 8003248:	080032cb 	.word	0x080032cb

0800324c <ADC_DMAConvCplt>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800324c:	2250      	movs	r2, #80	@ 0x50
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800324e:	6a43      	ldr	r3, [r0, #36]	@ 0x24
{
 8003250:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003252:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8003254:	4211      	tst	r1, r2
 8003256:	d12b      	bne.n	80032b0 <ADC_DMAConvCplt+0x64>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003258:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800325a:	32b1      	adds	r2, #177	@ 0xb1
 800325c:	32ff      	adds	r2, #255	@ 0xff
 800325e:	430a      	orrs	r2, r1
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003260:	21c0      	movs	r1, #192	@ 0xc0
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003262:	639a      	str	r2, [r3, #56]	@ 0x38
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	0109      	lsls	r1, r1, #4
 8003268:	68d0      	ldr	r0, [r2, #12]
 800326a:	4208      	tst	r0, r1
 800326c:	d113      	bne.n	8003296 <ADC_DMAConvCplt+0x4a>
 800326e:	7e99      	ldrb	r1, [r3, #26]
 8003270:	2900      	cmp	r1, #0
 8003272:	d110      	bne.n	8003296 <ADC_DMAConvCplt+0x4a>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8003274:	6811      	ldr	r1, [r2, #0]
 8003276:	0709      	lsls	r1, r1, #28
 8003278:	d50d      	bpl.n	8003296 <ADC_DMAConvCplt+0x4a>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800327a:	6891      	ldr	r1, [r2, #8]
 800327c:	0749      	lsls	r1, r1, #29
 800327e:	d40e      	bmi.n	800329e <ADC_DMAConvCplt+0x52>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003280:	200c      	movs	r0, #12
 8003282:	6851      	ldr	r1, [r2, #4]
 8003284:	4381      	bics	r1, r0
 8003286:	6051      	str	r1, [r2, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8003288:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800328a:	4a0b      	ldr	r2, [pc, #44]	@ (80032b8 <ADC_DMAConvCplt+0x6c>)
 800328c:	4011      	ands	r1, r2
 800328e:	3204      	adds	r2, #4
 8003290:	32ff      	adds	r2, #255	@ 0xff
 8003292:	430a      	orrs	r2, r1
 8003294:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003296:	0018      	movs	r0, r3
 8003298:	f7fd ff3e 	bl	8001118 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 800329c:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800329e:	2220      	movs	r2, #32
 80032a0:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80032a2:	430a      	orrs	r2, r1
 80032a4:	639a      	str	r2, [r3, #56]	@ 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032a6:	2201      	movs	r2, #1
 80032a8:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80032aa:	430a      	orrs	r2, r1
 80032ac:	63da      	str	r2, [r3, #60]	@ 0x3c
 80032ae:	e7f2      	b.n	8003296 <ADC_DMAConvCplt+0x4a>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80032b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b4:	4798      	blx	r3
}
 80032b6:	e7f1      	b.n	800329c <ADC_DMAConvCplt+0x50>
 80032b8:	fffffefe 	.word	0xfffffefe

080032bc <HAL_ADC_ConvHalfCpltCallback>:
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
 80032bc:	4770      	bx	lr

080032be <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80032be:	b510      	push	{r4, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80032c0:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 80032c2:	f7ff fffb 	bl	80032bc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80032c6:	bd10      	pop	{r4, pc}

080032c8 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 80032c8:	4770      	bx	lr

080032ca <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80032ca:	2340      	movs	r3, #64	@ 0x40
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80032cc:	6a40      	ldr	r0, [r0, #36]	@ 0x24
{
 80032ce:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80032d0:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 80032d2:	4313      	orrs	r3, r2
 80032d4:	6383      	str	r3, [r0, #56]	@ 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80032d6:	2304      	movs	r3, #4
 80032d8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80032da:	4313      	orrs	r3, r2
 80032dc:	63c3      	str	r3, [r0, #60]	@ 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 80032de:	f7ff fff3 	bl	80032c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80032e2:	bd10      	pop	{r4, pc}

080032e4 <HAL_ADC_ConfigChannel>:
{
 80032e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0U;
 80032e6:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80032e8:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 80032ea:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80032ec:	3434      	adds	r4, #52	@ 0x34
 80032ee:	7822      	ldrb	r2, [r4, #0]
{
 80032f0:	0003      	movs	r3, r0
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80032f2:	6ac6      	ldr	r6, [r0, #44]	@ 0x2c
  __HAL_LOCK(hadc);
 80032f4:	2002      	movs	r0, #2
 80032f6:	2a01      	cmp	r2, #1
 80032f8:	d02c      	beq.n	8003354 <HAL_ADC_ConfigChannel+0x70>
 80032fa:	3801      	subs	r0, #1
 80032fc:	7020      	strb	r0, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80032fe:	681d      	ldr	r5, [r3, #0]
 8003300:	68aa      	ldr	r2, [r5, #8]
 8003302:	0752      	lsls	r2, r2, #29
 8003304:	d454      	bmi.n	80033b0 <HAL_ADC_ConfigChannel+0xcc>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003306:	680a      	ldr	r2, [r1, #0]
    if (sConfig->Rank != ADC_RANK_NONE)
 8003308:	684f      	ldr	r7, [r1, #4]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800330a:	0013      	movs	r3, r2
    if (sConfig->Rank != ADC_RANK_NONE)
 800330c:	46bc      	mov	ip, r7
 800330e:	4f2b      	ldr	r7, [pc, #172]	@ (80033bc <HAL_ADC_ConfigChannel+0xd8>)
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003310:	4090      	lsls	r0, r2
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003312:	3b10      	subs	r3, #16
    if (sConfig->Rank != ADC_RANK_NONE)
 8003314:	45bc      	cmp	ip, r7
 8003316:	d03c      	beq.n	8003392 <HAL_ADC_ConfigChannel+0xae>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003318:	6aaf      	ldr	r7, [r5, #40]	@ 0x28
 800331a:	4338      	orrs	r0, r7
 800331c:	62a8      	str	r0, [r5, #40]	@ 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800331e:	2e07      	cmp	r6, #7
 8003320:	d80f      	bhi.n	8003342 <HAL_ADC_ConfigChannel+0x5e>
 8003322:	2e00      	cmp	r6, #0
 8003324:	d111      	bne.n	800334a <HAL_ADC_ConfigChannel+0x66>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8003326:	2007      	movs	r0, #7
 8003328:	696e      	ldr	r6, [r5, #20]
 800332a:	6889      	ldr	r1, [r1, #8]
 800332c:	4006      	ands	r6, r0
 800332e:	42b1      	cmp	r1, r6
 8003330:	d00b      	beq.n	800334a <HAL_ADC_ConfigChannel+0x66>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003332:	696e      	ldr	r6, [r5, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8003334:	4001      	ands	r1, r0
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003336:	4386      	bics	r6, r0
 8003338:	616e      	str	r6, [r5, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800333a:	696e      	ldr	r6, [r5, #20]
 800333c:	4331      	orrs	r1, r6
 800333e:	6169      	str	r1, [r5, #20]
 8003340:	e003      	b.n	800334a <HAL_ADC_ConfigChannel+0x66>
 8003342:	2080      	movs	r0, #128	@ 0x80
 8003344:	0540      	lsls	r0, r0, #21
 8003346:	4286      	cmp	r6, r0
 8003348:	d1ed      	bne.n	8003326 <HAL_ADC_ConfigChannel+0x42>
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800334a:	2b01      	cmp	r3, #1
 800334c:	d903      	bls.n	8003356 <HAL_ADC_ConfigChannel+0x72>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800334e:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8003350:	2300      	movs	r3, #0
 8003352:	7023      	strb	r3, [r4, #0]
}
 8003354:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003356:	0013      	movs	r3, r2
 8003358:	3b10      	subs	r3, #16
 800335a:	1e5d      	subs	r5, r3, #1
 800335c:	41ab      	sbcs	r3, r5
 800335e:	2580      	movs	r5, #128	@ 0x80
 8003360:	4917      	ldr	r1, [pc, #92]	@ (80033c0 <HAL_ADC_ConfigChannel+0xdc>)
 8003362:	425b      	negs	r3, r3
 8003364:	0d9b      	lsrs	r3, r3, #22
 8003366:	6808      	ldr	r0, [r1, #0]
 8003368:	059b      	lsls	r3, r3, #22
 800336a:	042d      	lsls	r5, r5, #16
 800336c:	195b      	adds	r3, r3, r5
 800336e:	4303      	orrs	r3, r0
 8003370:	600b      	str	r3, [r1, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003372:	2a10      	cmp	r2, #16
 8003374:	d1eb      	bne.n	800334e <HAL_ADC_ConfigChannel+0x6a>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003376:	4b13      	ldr	r3, [pc, #76]	@ (80033c4 <HAL_ADC_ConfigChannel+0xe0>)
 8003378:	4913      	ldr	r1, [pc, #76]	@ (80033c8 <HAL_ADC_ConfigChannel+0xe4>)
 800337a:	6818      	ldr	r0, [r3, #0]
 800337c:	f7fc fef4 	bl	8000168 <__udivsi3>
 8003380:	230a      	movs	r3, #10
 8003382:	4343      	muls	r3, r0
            wait_loop_index--;
 8003384:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8003386:	9b01      	ldr	r3, [sp, #4]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d0e0      	beq.n	800334e <HAL_ADC_ConfigChannel+0x6a>
            wait_loop_index--;
 800338c:	9b01      	ldr	r3, [sp, #4]
 800338e:	3b01      	subs	r3, #1
 8003390:	e7f8      	b.n	8003384 <HAL_ADC_ConfigChannel+0xa0>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003392:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8003394:	4382      	bics	r2, r0
 8003396:	62aa      	str	r2, [r5, #40]	@ 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003398:	2b01      	cmp	r3, #1
 800339a:	d8d8      	bhi.n	800334e <HAL_ADC_ConfigChannel+0x6a>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800339c:	1e58      	subs	r0, r3, #1
 800339e:	4183      	sbcs	r3, r0
 80033a0:	4a07      	ldr	r2, [pc, #28]	@ (80033c0 <HAL_ADC_ConfigChannel+0xdc>)
 80033a2:	480a      	ldr	r0, [pc, #40]	@ (80033cc <HAL_ADC_ConfigChannel+0xe8>)
 80033a4:	6811      	ldr	r1, [r2, #0]
 80033a6:	059b      	lsls	r3, r3, #22
 80033a8:	181b      	adds	r3, r3, r0
 80033aa:	400b      	ands	r3, r1
 80033ac:	6013      	str	r3, [r2, #0]
 80033ae:	e7ce      	b.n	800334e <HAL_ADC_ConfigChannel+0x6a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033b0:	2220      	movs	r2, #32
 80033b2:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80033b4:	430a      	orrs	r2, r1
 80033b6:	639a      	str	r2, [r3, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 80033b8:	e7ca      	b.n	8003350 <HAL_ADC_ConfigChannel+0x6c>
 80033ba:	46c0      	nop			@ (mov r8, r8)
 80033bc:	00001001 	.word	0x00001001
 80033c0:	40012708 	.word	0x40012708
 80033c4:	2000001c 	.word	0x2000001c
 80033c8:	000f4240 	.word	0x000f4240
 80033cc:	ff7fffff 	.word	0xff7fffff

080033d0 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80033d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80033d2:	0006      	movs	r6, r0
 80033d4:	3634      	adds	r6, #52	@ 0x34
 80033d6:	7833      	ldrb	r3, [r6, #0]
{
 80033d8:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 80033da:	2002      	movs	r0, #2
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d045      	beq.n	800346c <HAL_ADCEx_Calibration_Start+0x9c>
 80033e0:	2301      	movs	r3, #1
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80033e2:	2103      	movs	r1, #3
  __HAL_LOCK(hadc);
 80033e4:	7033      	strb	r3, [r6, #0]
  if (ADC_IS_ENABLE(hadc) == RESET)
 80033e6:	6823      	ldr	r3, [r4, #0]
 80033e8:	689a      	ldr	r2, [r3, #8]
 80033ea:	400a      	ands	r2, r1
 80033ec:	2a01      	cmp	r2, #1
 80033ee:	d105      	bne.n	80033fc <HAL_ADCEx_Calibration_Start+0x2c>
 80033f0:	6819      	ldr	r1, [r3, #0]
 80033f2:	4211      	tst	r1, r2
 80033f4:	d13b      	bne.n	800346e <HAL_ADCEx_Calibration_Start+0x9e>
 80033f6:	68da      	ldr	r2, [r3, #12]
 80033f8:	0412      	lsls	r2, r2, #16
 80033fa:	d438      	bmi.n	800346e <HAL_ADCEx_Calibration_Start+0x9e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 80033fc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80033fe:	4a1f      	ldr	r2, [pc, #124]	@ (800347c <HAL_ADCEx_Calibration_Start+0xac>)
 8003400:	4011      	ands	r1, r2
 8003402:	3206      	adds	r2, #6
 8003404:	32ff      	adds	r2, #255	@ 0xff
 8003406:	430a      	orrs	r2, r1
    /*       available in data register and also transferred by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003408:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State, 
 800340a:	63a2      	str	r2, [r4, #56]	@ 0x38
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800340c:	68dd      	ldr	r5, [r3, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800340e:	68da      	ldr	r2, [r3, #12]
 8003410:	438a      	bics	r2, r1
 8003412:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8003414:	2280      	movs	r2, #128	@ 0x80
 8003416:	6899      	ldr	r1, [r3, #8]
 8003418:	0612      	lsls	r2, r2, #24
 800341a:	430a      	orrs	r2, r1
 800341c:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 800341e:	f7ff fdc1 	bl	8002fa4 <HAL_GetTick>
 8003422:	0007      	movs	r7, r0

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003424:	6823      	ldr	r3, [r4, #0]
 8003426:	689a      	ldr	r2, [r3, #8]
 8003428:	2a00      	cmp	r2, #0
 800342a:	db0d      	blt.n	8003448 <HAL_ADCEx_Calibration_Start+0x78>
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800342c:	2103      	movs	r1, #3
        }
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 800342e:	68da      	ldr	r2, [r3, #12]
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003430:	400d      	ands	r5, r1
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8003432:	4315      	orrs	r5, r2
 8003434:	60dd      	str	r5, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003436:	2301      	movs	r3, #1
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003438:	2000      	movs	r0, #0
    ADC_STATE_CLR_SET(hadc->State,
 800343a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800343c:	438a      	bics	r2, r1
 800343e:	4313      	orrs	r3, r2
 8003440:	63a3      	str	r3, [r4, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003442:	2300      	movs	r3, #0
 8003444:	7033      	strb	r3, [r6, #0]
  
  /* Return function status */
  return tmp_hal_status;
 8003446:	e011      	b.n	800346c <HAL_ADCEx_Calibration_Start+0x9c>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003448:	f7ff fdac 	bl	8002fa4 <HAL_GetTick>
 800344c:	1bc0      	subs	r0, r0, r7
 800344e:	2802      	cmp	r0, #2
 8003450:	d9e8      	bls.n	8003424 <HAL_ADCEx_Calibration_Start+0x54>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003452:	6823      	ldr	r3, [r4, #0]
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	2b00      	cmp	r3, #0
 8003458:	dae4      	bge.n	8003424 <HAL_ADCEx_Calibration_Start+0x54>
          ADC_STATE_CLR_SET(hadc->State,
 800345a:	2312      	movs	r3, #18
 800345c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
          return HAL_ERROR;
 800345e:	2001      	movs	r0, #1
          ADC_STATE_CLR_SET(hadc->State,
 8003460:	439a      	bics	r2, r3
 8003462:	3b02      	subs	r3, #2
 8003464:	4313      	orrs	r3, r2
 8003466:	63a3      	str	r3, [r4, #56]	@ 0x38
          __HAL_UNLOCK(hadc);
 8003468:	2300      	movs	r3, #0
 800346a:	7033      	strb	r3, [r6, #0]
}
 800346c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800346e:	2320      	movs	r3, #32
 8003470:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 8003472:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003474:	4313      	orrs	r3, r2
 8003476:	63a3      	str	r3, [r4, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 8003478:	e7e3      	b.n	8003442 <HAL_ADCEx_Calibration_Start+0x72>
 800347a:	46c0      	nop			@ (mov r8, r8)
 800347c:	fffffefd 	.word	0xfffffefd

08003480 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003480:	b510      	push	{r4, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003482:	24ff      	movs	r4, #255	@ 0xff
 8003484:	2203      	movs	r2, #3
 8003486:	000b      	movs	r3, r1
 8003488:	0021      	movs	r1, r4
 800348a:	4002      	ands	r2, r0
 800348c:	00d2      	lsls	r2, r2, #3
 800348e:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003490:	019b      	lsls	r3, r3, #6
 8003492:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003494:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003496:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8003498:	2800      	cmp	r0, #0
 800349a:	db0a      	blt.n	80034b2 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800349c:	24c0      	movs	r4, #192	@ 0xc0
 800349e:	4a0b      	ldr	r2, [pc, #44]	@ (80034cc <HAL_NVIC_SetPriority+0x4c>)
 80034a0:	0880      	lsrs	r0, r0, #2
 80034a2:	0080      	lsls	r0, r0, #2
 80034a4:	1880      	adds	r0, r0, r2
 80034a6:	00a4      	lsls	r4, r4, #2
 80034a8:	5902      	ldr	r2, [r0, r4]
 80034aa:	400a      	ands	r2, r1
 80034ac:	4313      	orrs	r3, r2
 80034ae:	5103      	str	r3, [r0, r4]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80034b0:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80034b2:	220f      	movs	r2, #15
 80034b4:	4010      	ands	r0, r2
 80034b6:	3808      	subs	r0, #8
 80034b8:	4a05      	ldr	r2, [pc, #20]	@ (80034d0 <HAL_NVIC_SetPriority+0x50>)
 80034ba:	0880      	lsrs	r0, r0, #2
 80034bc:	0080      	lsls	r0, r0, #2
 80034be:	1880      	adds	r0, r0, r2
 80034c0:	69c2      	ldr	r2, [r0, #28]
 80034c2:	4011      	ands	r1, r2
 80034c4:	4319      	orrs	r1, r3
 80034c6:	61c1      	str	r1, [r0, #28]
 80034c8:	e7f2      	b.n	80034b0 <HAL_NVIC_SetPriority+0x30>
 80034ca:	46c0      	nop			@ (mov r8, r8)
 80034cc:	e000e100 	.word	0xe000e100
 80034d0:	e000ed00 	.word	0xe000ed00

080034d4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80034d4:	2800      	cmp	r0, #0
 80034d6:	db05      	blt.n	80034e4 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034d8:	231f      	movs	r3, #31
 80034da:	4018      	ands	r0, r3
 80034dc:	3b1e      	subs	r3, #30
 80034de:	4083      	lsls	r3, r0
 80034e0:	4a01      	ldr	r2, [pc, #4]	@ (80034e8 <HAL_NVIC_EnableIRQ+0x14>)
 80034e2:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80034e4:	4770      	bx	lr
 80034e6:	46c0      	nop			@ (mov r8, r8)
 80034e8:	e000e100 	.word	0xe000e100

080034ec <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034ec:	2280      	movs	r2, #128	@ 0x80
 80034ee:	1e43      	subs	r3, r0, #1
 80034f0:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 80034f2:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d20d      	bcs.n	8003514 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80034f8:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034fa:	4a07      	ldr	r2, [pc, #28]	@ (8003518 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80034fc:	4807      	ldr	r0, [pc, #28]	@ (800351c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034fe:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003500:	6a03      	ldr	r3, [r0, #32]
 8003502:	0609      	lsls	r1, r1, #24
 8003504:	021b      	lsls	r3, r3, #8
 8003506:	0a1b      	lsrs	r3, r3, #8
 8003508:	430b      	orrs	r3, r1
 800350a:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800350c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800350e:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003510:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003512:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003514:	4770      	bx	lr
 8003516:	46c0      	nop			@ (mov r8, r8)
 8003518:	e000e010 	.word	0xe000e010
 800351c:	e000ed00 	.word	0xe000ed00

08003520 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003520:	b570      	push	{r4, r5, r6, lr}
 8003522:	0004      	movs	r4, r0
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if (NULL == hdma)
  {
    return HAL_ERROR;
 8003524:	2001      	movs	r0, #1
  if (NULL == hdma)
 8003526:	2c00      	cmp	r4, #0
 8003528:	d024      	beq.n	8003574 <HAL_DMA_Init+0x54>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800352a:	2302      	movs	r3, #2
 800352c:	1ca5      	adds	r5, r4, #2
 800352e:	77eb      	strb	r3, [r5, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003530:	6820      	ldr	r0, [r4, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003532:	4b11      	ldr	r3, [pc, #68]	@ (8003578 <HAL_DMA_Init+0x58>)
  tmp = hdma->Instance->CCR;
 8003534:	6802      	ldr	r2, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003536:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003538:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 800353a:	6863      	ldr	r3, [r4, #4]
 800353c:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800353e:	68e1      	ldr	r1, [r4, #12]
 8003540:	430b      	orrs	r3, r1
 8003542:	6921      	ldr	r1, [r4, #16]
 8003544:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003546:	6961      	ldr	r1, [r4, #20]
 8003548:	430b      	orrs	r3, r1
 800354a:	69a1      	ldr	r1, [r4, #24]
 800354c:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 800354e:	69e1      	ldr	r1, [r4, #28]
 8003550:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8003552:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003554:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003556:	4b09      	ldr	r3, [pc, #36]	@ (800357c <HAL_DMA_Init+0x5c>)
 8003558:	2114      	movs	r1, #20
 800355a:	18c0      	adds	r0, r0, r3
 800355c:	f7fc fe04 	bl	8000168 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8003560:	4b07      	ldr	r3, [pc, #28]	@ (8003580 <HAL_DMA_Init+0x60>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003562:	0080      	lsls	r0, r0, #2
 8003564:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8003566:	63e3      	str	r3, [r4, #60]	@ 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003568:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 800356a:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800356c:	63a0      	str	r0, [r4, #56]	@ 0x38
  hdma->Lock = HAL_UNLOCKED;
 800356e:	18e4      	adds	r4, r4, r3
  hdma->State = HAL_DMA_STATE_READY;
 8003570:	77eb      	strb	r3, [r5, #31]
  hdma->Lock = HAL_UNLOCKED;
 8003572:	77e0      	strb	r0, [r4, #31]
}
 8003574:	bd70      	pop	{r4, r5, r6, pc}
 8003576:	46c0      	nop			@ (mov r8, r8)
 8003578:	ffffc00f 	.word	0xffffc00f
 800357c:	bffdfff8 	.word	0xbffdfff8
 8003580:	40020000 	.word	0x40020000

08003584 <HAL_DMA_Start>:
{
 8003584:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8003586:	1c44      	adds	r4, r0, #1
{
 8003588:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 800358a:	7fe5      	ldrb	r5, [r4, #31]
 800358c:	2d01      	cmp	r5, #1
 800358e:	d025      	beq.n	80035dc <HAL_DMA_Start+0x58>
 8003590:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 8003592:	1c87      	adds	r7, r0, #2
  __HAL_LOCK(hdma);
 8003594:	77e5      	strb	r5, [r4, #31]
  if (HAL_DMA_STATE_READY == hdma->State)
 8003596:	7ffd      	ldrb	r5, [r7, #31]
 8003598:	2600      	movs	r6, #0
 800359a:	46ac      	mov	ip, r5
 800359c:	4663      	mov	r3, ip
 800359e:	b2ed      	uxtb	r5, r5
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d11a      	bne.n	80035da <HAL_DMA_Start+0x56>
    hdma->State = HAL_DMA_STATE_BUSY;
 80035a4:	2402      	movs	r4, #2
 80035a6:	77fc      	strb	r4, [r7, #31]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80035a8:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035aa:	6386      	str	r6, [r0, #56]	@ 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80035ac:	6826      	ldr	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80035ae:	6c07      	ldr	r7, [r0, #64]	@ 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80035b0:	43ae      	bics	r6, r5
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80035b2:	40bd      	lsls	r5, r7
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80035b4:	6026      	str	r6, [r4, #0]
  hdma->Instance->CNDTR = DataLength;
 80035b6:	9b01      	ldr	r3, [sp, #4]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80035b8:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c
 80035ba:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 80035bc:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80035be:	6843      	ldr	r3, [r0, #4]
 80035c0:	2b10      	cmp	r3, #16
 80035c2:	d107      	bne.n	80035d4 <HAL_DMA_Start+0x50>
    hdma->Instance->CPAR = DstAddress;
 80035c4:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80035c6:	60e1      	str	r1, [r4, #12]
    hdma->Instance->CCR |= DMA_CCR_EN;
 80035c8:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 80035ca:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 80035cc:	6822      	ldr	r2, [r4, #0]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	6023      	str	r3, [r4, #0]
}
 80035d2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 80035d4:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 80035d6:	60e2      	str	r2, [r4, #12]
 80035d8:	e7f6      	b.n	80035c8 <HAL_DMA_Start+0x44>
    __HAL_UNLOCK(hdma);
 80035da:	77e6      	strb	r6, [r4, #31]
  __HAL_LOCK(hdma);
 80035dc:	2002      	movs	r0, #2
 80035de:	e7f8      	b.n	80035d2 <HAL_DMA_Start+0x4e>

080035e0 <HAL_DMA_Start_IT>:
{
 80035e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 80035e2:	1c44      	adds	r4, r0, #1
{
 80035e4:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 80035e6:	7fe5      	ldrb	r5, [r4, #31]
 80035e8:	2d01      	cmp	r5, #1
 80035ea:	d033      	beq.n	8003654 <HAL_DMA_Start_IT+0x74>
 80035ec:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 80035ee:	1c87      	adds	r7, r0, #2
  __HAL_LOCK(hdma);
 80035f0:	77e5      	strb	r5, [r4, #31]
  if (HAL_DMA_STATE_READY == hdma->State)
 80035f2:	7ffd      	ldrb	r5, [r7, #31]
 80035f4:	2600      	movs	r6, #0
 80035f6:	46ac      	mov	ip, r5
 80035f8:	4663      	mov	r3, ip
 80035fa:	b2ed      	uxtb	r5, r5
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d128      	bne.n	8003652 <HAL_DMA_Start_IT+0x72>
    hdma->State = HAL_DMA_STATE_BUSY;
 8003600:	2402      	movs	r4, #2
 8003602:	77fc      	strb	r4, [r7, #31]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003604:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003606:	6386      	str	r6, [r0, #56]	@ 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003608:	6826      	ldr	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800360a:	6c07      	ldr	r7, [r0, #64]	@ 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800360c:	43ae      	bics	r6, r5
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800360e:	40bd      	lsls	r5, r7
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003610:	6026      	str	r6, [r4, #0]
  hdma->Instance->CNDTR = DataLength;
 8003612:	9b01      	ldr	r3, [sp, #4]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003614:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c
 8003616:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 8003618:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800361a:	6843      	ldr	r3, [r0, #4]
 800361c:	2b10      	cmp	r3, #16
 800361e:	d10e      	bne.n	800363e <HAL_DMA_Start_IT+0x5e>
    hdma->Instance->CPAR = DstAddress;
 8003620:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003622:	60e1      	str	r1, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8003624:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003626:	6822      	ldr	r2, [r4, #0]
    if (NULL != hdma->XferHalfCpltCallback)
 8003628:	2b00      	cmp	r3, #0
 800362a:	d00b      	beq.n	8003644 <HAL_DMA_Start_IT+0x64>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800362c:	230e      	movs	r3, #14
 800362e:	4313      	orrs	r3, r2
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003630:	6023      	str	r3, [r4, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 8003632:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8003634:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 8003636:	6822      	ldr	r2, [r4, #0]
 8003638:	4313      	orrs	r3, r2
 800363a:	6023      	str	r3, [r4, #0]
}
 800363c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 800363e:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8003640:	60e2      	str	r2, [r4, #12]
 8003642:	e7ef      	b.n	8003624 <HAL_DMA_Start_IT+0x44>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003644:	230a      	movs	r3, #10
 8003646:	4313      	orrs	r3, r2
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003648:	2204      	movs	r2, #4
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800364a:	6023      	str	r3, [r4, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800364c:	6823      	ldr	r3, [r4, #0]
 800364e:	4393      	bics	r3, r2
 8003650:	e7ee      	b.n	8003630 <HAL_DMA_Start_IT+0x50>
    __HAL_UNLOCK(hdma);
 8003652:	77e6      	strb	r6, [r4, #31]
  __HAL_LOCK(hdma);
 8003654:	2002      	movs	r0, #2
 8003656:	e7f1      	b.n	800363c <HAL_DMA_Start_IT+0x5c>

08003658 <HAL_DMA_IRQHandler>:
{
 8003658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800365a:	2704      	movs	r7, #4
 800365c:	003e      	movs	r6, r7
 800365e:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003660:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003662:	408e      	lsls	r6, r1
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003664:	6815      	ldr	r5, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8003666:	6803      	ldr	r3, [r0, #0]
 8003668:	681c      	ldr	r4, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800366a:	4235      	tst	r5, r6
 800366c:	d00d      	beq.n	800368a <HAL_DMA_IRQHandler+0x32>
 800366e:	423c      	tst	r4, r7
 8003670:	d00b      	beq.n	800368a <HAL_DMA_IRQHandler+0x32>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003672:	6819      	ldr	r1, [r3, #0]
 8003674:	0689      	lsls	r1, r1, #26
 8003676:	d402      	bmi.n	800367e <HAL_DMA_IRQHandler+0x26>
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003678:	6819      	ldr	r1, [r3, #0]
 800367a:	43b9      	bics	r1, r7
 800367c:	6019      	str	r1, [r3, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 800367e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003680:	6056      	str	r6, [r2, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8003682:	2b00      	cmp	r3, #0
 8003684:	d019      	beq.n	80036ba <HAL_DMA_IRQHandler+0x62>
      hdma->XferErrorCallback(hdma);
 8003686:	4798      	blx	r3
}
 8003688:	e017      	b.n	80036ba <HAL_DMA_IRQHandler+0x62>
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800368a:	2702      	movs	r7, #2
 800368c:	003e      	movs	r6, r7
 800368e:	408e      	lsls	r6, r1
 8003690:	4235      	tst	r5, r6
 8003692:	d013      	beq.n	80036bc <HAL_DMA_IRQHandler+0x64>
 8003694:	423c      	tst	r4, r7
 8003696:	d011      	beq.n	80036bc <HAL_DMA_IRQHandler+0x64>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003698:	6819      	ldr	r1, [r3, #0]
 800369a:	0689      	lsls	r1, r1, #26
 800369c:	d406      	bmi.n	80036ac <HAL_DMA_IRQHandler+0x54>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800369e:	240a      	movs	r4, #10
 80036a0:	6819      	ldr	r1, [r3, #0]
 80036a2:	43a1      	bics	r1, r4
 80036a4:	6019      	str	r1, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80036a6:	2101      	movs	r1, #1
 80036a8:	19c3      	adds	r3, r0, r7
 80036aa:	77d9      	strb	r1, [r3, #31]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80036ac:	6056      	str	r6, [r2, #4]
    __HAL_UNLOCK(hdma);
 80036ae:	2200      	movs	r2, #0
 80036b0:	1c43      	adds	r3, r0, #1
 80036b2:	77da      	strb	r2, [r3, #31]
    if (hdma->XferCpltCallback != NULL)
 80036b4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
    if (hdma->XferErrorCallback != NULL)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d1e5      	bne.n	8003686 <HAL_DMA_IRQHandler+0x2e>
}
 80036ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80036bc:	2608      	movs	r6, #8
 80036be:	0037      	movs	r7, r6
 80036c0:	408f      	lsls	r7, r1
 80036c2:	423d      	tst	r5, r7
 80036c4:	d0f9      	beq.n	80036ba <HAL_DMA_IRQHandler+0x62>
 80036c6:	4234      	tst	r4, r6
 80036c8:	d0f7      	beq.n	80036ba <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80036ca:	250e      	movs	r5, #14
 80036cc:	681c      	ldr	r4, [r3, #0]
 80036ce:	43ac      	bics	r4, r5
 80036d0:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80036d2:	2301      	movs	r3, #1
 80036d4:	001c      	movs	r4, r3
 80036d6:	408c      	lsls	r4, r1
 80036d8:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80036da:	1c82      	adds	r2, r0, #2
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80036dc:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80036de:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 80036e0:	2200      	movs	r2, #0
 80036e2:	18c3      	adds	r3, r0, r3
 80036e4:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 80036e6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80036e8:	e7e5      	b.n	80036b6 <HAL_DMA_IRQHandler+0x5e>
	...

080036ec <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 80036ec:	2300      	movs	r3, #0
{
 80036ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036f0:	b087      	sub	sp, #28
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036f2:	680a      	ldr	r2, [r1, #0]
 80036f4:	0014      	movs	r4, r2
 80036f6:	40dc      	lsrs	r4, r3
 80036f8:	d101      	bne.n	80036fe <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  } 
}
 80036fa:	b007      	add	sp, #28
 80036fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80036fe:	2501      	movs	r5, #1
 8003700:	0014      	movs	r4, r2
 8003702:	409d      	lsls	r5, r3
 8003704:	402c      	ands	r4, r5
 8003706:	9400      	str	r4, [sp, #0]
    if (iocurrent != 0x00u)
 8003708:	422a      	tst	r2, r5
 800370a:	d100      	bne.n	800370e <HAL_GPIO_Init+0x22>
 800370c:	e098      	b.n	8003840 <HAL_GPIO_Init+0x154>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800370e:	684a      	ldr	r2, [r1, #4]
 8003710:	005f      	lsls	r7, r3, #1
 8003712:	4694      	mov	ip, r2
 8003714:	2203      	movs	r2, #3
 8003716:	4664      	mov	r4, ip
 8003718:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800371a:	2403      	movs	r4, #3
 800371c:	40bc      	lsls	r4, r7
 800371e:	43e4      	mvns	r4, r4
 8003720:	9401      	str	r4, [sp, #4]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003722:	1e54      	subs	r4, r2, #1
 8003724:	2c01      	cmp	r4, #1
 8003726:	d82e      	bhi.n	8003786 <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 8003728:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800372a:	9c01      	ldr	r4, [sp, #4]
 800372c:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 800372e:	68cc      	ldr	r4, [r1, #12]
 8003730:	40bc      	lsls	r4, r7
 8003732:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8003734:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8003736:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003738:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800373a:	43ac      	bics	r4, r5
 800373c:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800373e:	4664      	mov	r4, ip
 8003740:	0924      	lsrs	r4, r4, #4
 8003742:	4034      	ands	r4, r6
 8003744:	409c      	lsls	r4, r3
 8003746:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8003748:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 800374a:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800374c:	9c01      	ldr	r4, [sp, #4]
 800374e:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003750:	688c      	ldr	r4, [r1, #8]
 8003752:	40bc      	lsls	r4, r7
 8003754:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8003756:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003758:	2a02      	cmp	r2, #2
 800375a:	d116      	bne.n	800378a <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800375c:	2507      	movs	r5, #7
 800375e:	260f      	movs	r6, #15
 8003760:	401d      	ands	r5, r3
 8003762:	00ad      	lsls	r5, r5, #2
 8003764:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3u];
 8003766:	08dc      	lsrs	r4, r3, #3
 8003768:	00a4      	lsls	r4, r4, #2
 800376a:	1904      	adds	r4, r0, r4
 800376c:	9402      	str	r4, [sp, #8]
 800376e:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003770:	9603      	str	r6, [sp, #12]
 8003772:	0026      	movs	r6, r4
 8003774:	9c03      	ldr	r4, [sp, #12]
 8003776:	43a6      	bics	r6, r4
 8003778:	0034      	movs	r4, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800377a:	690e      	ldr	r6, [r1, #16]
 800377c:	40ae      	lsls	r6, r5
 800377e:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 8003780:	9c02      	ldr	r4, [sp, #8]
 8003782:	6226      	str	r6, [r4, #32]
 8003784:	e001      	b.n	800378a <HAL_GPIO_Init+0x9e>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003786:	2a03      	cmp	r2, #3
 8003788:	d1df      	bne.n	800374a <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800378a:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 800378c:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800378e:	9d01      	ldr	r5, [sp, #4]
 8003790:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003792:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003794:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 8003796:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003798:	4662      	mov	r2, ip
 800379a:	02a4      	lsls	r4, r4, #10
 800379c:	4222      	tst	r2, r4
 800379e:	d04f      	beq.n	8003840 <HAL_GPIO_Init+0x154>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037a0:	2501      	movs	r5, #1
 80037a2:	4a28      	ldr	r2, [pc, #160]	@ (8003844 <HAL_GPIO_Init+0x158>)
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80037a4:	2790      	movs	r7, #144	@ 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037a6:	6994      	ldr	r4, [r2, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80037a8:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037aa:	432c      	orrs	r4, r5
 80037ac:	6194      	str	r4, [r2, #24]
 80037ae:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 80037b0:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037b2:	402a      	ands	r2, r5
 80037b4:	9205      	str	r2, [sp, #20]
 80037b6:	9a05      	ldr	r2, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 80037b8:	4a23      	ldr	r2, [pc, #140]	@ (8003848 <HAL_GPIO_Init+0x15c>)
 80037ba:	00a4      	lsls	r4, r4, #2
 80037bc:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80037be:	220f      	movs	r2, #15
 80037c0:	3502      	adds	r5, #2
 80037c2:	401d      	ands	r5, r3
 80037c4:	00ad      	lsls	r5, r5, #2
 80037c6:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2u];
 80037c8:	68a6      	ldr	r6, [r4, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80037ca:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80037cc:	2200      	movs	r2, #0
 80037ce:	42b8      	cmp	r0, r7
 80037d0:	d00c      	beq.n	80037ec <HAL_GPIO_Init+0x100>
 80037d2:	4f1e      	ldr	r7, [pc, #120]	@ (800384c <HAL_GPIO_Init+0x160>)
 80037d4:	3201      	adds	r2, #1
 80037d6:	42b8      	cmp	r0, r7
 80037d8:	d008      	beq.n	80037ec <HAL_GPIO_Init+0x100>
 80037da:	4f1d      	ldr	r7, [pc, #116]	@ (8003850 <HAL_GPIO_Init+0x164>)
 80037dc:	3201      	adds	r2, #1
 80037de:	42b8      	cmp	r0, r7
 80037e0:	d004      	beq.n	80037ec <HAL_GPIO_Init+0x100>
 80037e2:	4f1c      	ldr	r7, [pc, #112]	@ (8003854 <HAL_GPIO_Init+0x168>)
 80037e4:	3203      	adds	r2, #3
 80037e6:	42b8      	cmp	r0, r7
 80037e8:	d100      	bne.n	80037ec <HAL_GPIO_Init+0x100>
 80037ea:	3a02      	subs	r2, #2
 80037ec:	40aa      	lsls	r2, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80037ee:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80037f0:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 80037f2:	60a2      	str	r2, [r4, #8]
        temp = EXTI->RTSR;
 80037f4:	4a18      	ldr	r2, [pc, #96]	@ (8003858 <HAL_GPIO_Init+0x16c>)
        temp &= ~(iocurrent);
 80037f6:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 80037f8:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 80037fa:	9d00      	ldr	r5, [sp, #0]
        temp &= ~(iocurrent);
 80037fc:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 80037fe:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003800:	02ff      	lsls	r7, r7, #11
 8003802:	d401      	bmi.n	8003808 <HAL_GPIO_Init+0x11c>
        temp &= ~(iocurrent);
 8003804:	0035      	movs	r5, r6
 8003806:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003808:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 800380a:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 800380c:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 800380e:	9d00      	ldr	r5, [sp, #0]
 8003810:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003812:	02bf      	lsls	r7, r7, #10
 8003814:	d401      	bmi.n	800381a <HAL_GPIO_Init+0x12e>
        temp &= ~(iocurrent);
 8003816:	0035      	movs	r5, r6
 8003818:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800381a:	4667      	mov	r7, ip
        EXTI->FTSR = temp;
 800381c:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 800381e:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8003820:	9d00      	ldr	r5, [sp, #0]
 8003822:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003824:	03bf      	lsls	r7, r7, #14
 8003826:	d401      	bmi.n	800382c <HAL_GPIO_Init+0x140>
        temp &= ~(iocurrent);
 8003828:	0035      	movs	r5, r6
 800382a:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800382c:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 800382e:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 8003830:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 8003832:	9e00      	ldr	r6, [sp, #0]
 8003834:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003836:	03ff      	lsls	r7, r7, #15
 8003838:	d401      	bmi.n	800383e <HAL_GPIO_Init+0x152>
        temp &= ~(iocurrent);
 800383a:	4025      	ands	r5, r4
 800383c:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 800383e:	6016      	str	r6, [r2, #0]
    position++;
 8003840:	3301      	adds	r3, #1
 8003842:	e756      	b.n	80036f2 <HAL_GPIO_Init+0x6>
 8003844:	40021000 	.word	0x40021000
 8003848:	40010000 	.word	0x40010000
 800384c:	48000400 	.word	0x48000400
 8003850:	48000800 	.word	0x48000800
 8003854:	48000c00 	.word	0x48000c00
 8003858:	40010400 	.word	0x40010400

0800385c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800385c:	6900      	ldr	r0, [r0, #16]
 800385e:	4008      	ands	r0, r1
 8003860:	1e43      	subs	r3, r0, #1
 8003862:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8003864:	b2c0      	uxtb	r0, r0
  }
 8003866:	4770      	bx	lr

08003868 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003868:	2a00      	cmp	r2, #0
 800386a:	d001      	beq.n	8003870 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800386c:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800386e:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003870:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8003872:	e7fc      	b.n	800386e <HAL_GPIO_WritePin+0x6>

08003874 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003874:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003876:	0013      	movs	r3, r2
 8003878:	400b      	ands	r3, r1
 800387a:	041b      	lsls	r3, r3, #16
 800387c:	4391      	bics	r1, r2
 800387e:	430b      	orrs	r3, r1
 8003880:	6183      	str	r3, [r0, #24]
}
 8003882:	4770      	bx	lr

08003884 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003884:	4b04      	ldr	r3, [pc, #16]	@ (8003898 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 8003886:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003888:	695a      	ldr	r2, [r3, #20]
 800388a:	4210      	tst	r0, r2
 800388c:	d002      	beq.n	8003894 <HAL_GPIO_EXTI_IRQHandler+0x10>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800388e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003890:	f7fe fb2c 	bl	8001eec <HAL_GPIO_EXTI_Callback>
  }
}
 8003894:	bd10      	pop	{r4, pc}
 8003896:	46c0      	nop			@ (mov r8, r8)
 8003898:	40010400 	.word	0x40010400

0800389c <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800389c:	6803      	ldr	r3, [r0, #0]
 800389e:	699a      	ldr	r2, [r3, #24]
 80038a0:	0792      	lsls	r2, r2, #30
 80038a2:	d501      	bpl.n	80038a8 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 80038a4:	2200      	movs	r2, #0
 80038a6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038a8:	2201      	movs	r2, #1
 80038aa:	6999      	ldr	r1, [r3, #24]
 80038ac:	4211      	tst	r1, r2
 80038ae:	d102      	bne.n	80038b6 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80038b0:	6999      	ldr	r1, [r3, #24]
 80038b2:	430a      	orrs	r2, r1
 80038b4:	619a      	str	r2, [r3, #24]
  }
}
 80038b6:	4770      	bx	lr

080038b8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80038b8:	b530      	push	{r4, r5, lr}
 80038ba:	9c03      	ldr	r4, [sp, #12]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80038bc:	6800      	ldr	r0, [r0, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80038be:	4323      	orrs	r3, r4
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80038c0:	0412      	lsls	r2, r2, #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80038c2:	0589      	lsls	r1, r1, #22
 80038c4:	431a      	orrs	r2, r3
 80038c6:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 80038c8:	4b05      	ldr	r3, [pc, #20]	@ (80038e0 <I2C_TransferConfig+0x28>)
 80038ca:	6845      	ldr	r5, [r0, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80038cc:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 80038ce:	0d64      	lsrs	r4, r4, #21
 80038d0:	4323      	orrs	r3, r4
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80038d2:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 80038d4:	439d      	bics	r5, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80038d6:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 80038d8:	432a      	orrs	r2, r5
 80038da:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80038dc:	bd30      	pop	{r4, r5, pc}
 80038de:	46c0      	nop			@ (mov r8, r8)
 80038e0:	03ff63ff 	.word	0x03ff63ff

080038e4 <I2C_IsErrorOccurred>:
{
 80038e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80038e6:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 80038e8:	6802      	ldr	r2, [r0, #0]
{
 80038ea:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 80038ec:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80038ee:	2310      	movs	r3, #16
 80038f0:	000f      	movs	r7, r1
{
 80038f2:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80038f4:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 80038f6:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80038f8:	4219      	tst	r1, r3
 80038fa:	d00d      	beq.n	8003918 <I2C_IsErrorOccurred+0x34>
  HAL_StatusTypeDef status = HAL_OK;
 80038fc:	0007      	movs	r7, r0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038fe:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 8003900:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003902:	6823      	ldr	r3, [r4, #0]
 8003904:	2120      	movs	r1, #32
 8003906:	699a      	ldr	r2, [r3, #24]
 8003908:	420a      	tst	r2, r1
 800390a:	d15f      	bne.n	80039cc <I2C_IsErrorOccurred+0xe8>
 800390c:	2f00      	cmp	r7, #0
 800390e:	d031      	beq.n	8003974 <I2C_IsErrorOccurred+0x90>
    error_code |= HAL_I2C_ERROR_AF;
 8003910:	2704      	movs	r7, #4
    status = HAL_ERROR;
 8003912:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 8003914:	9b01      	ldr	r3, [sp, #4]
 8003916:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003918:	2280      	movs	r2, #128	@ 0x80
  itflag = hi2c->Instance->ISR;
 800391a:	6825      	ldr	r5, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800391c:	0052      	lsls	r2, r2, #1
  itflag = hi2c->Instance->ISR;
 800391e:	69ab      	ldr	r3, [r5, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003920:	4213      	tst	r3, r2
 8003922:	d002      	beq.n	800392a <I2C_IsErrorOccurred+0x46>
    error_code |= HAL_I2C_ERROR_BERR;
 8003924:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003926:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8003928:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800392a:	2280      	movs	r2, #128	@ 0x80
 800392c:	00d2      	lsls	r2, r2, #3
 800392e:	4213      	tst	r3, r2
 8003930:	d003      	beq.n	800393a <I2C_IsErrorOccurred+0x56>
    error_code |= HAL_I2C_ERROR_OVR;
 8003932:	2108      	movs	r1, #8
    status = HAL_ERROR;
 8003934:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_OVR;
 8003936:	430f      	orrs	r7, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003938:	61ea      	str	r2, [r5, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800393a:	2280      	movs	r2, #128	@ 0x80
 800393c:	0092      	lsls	r2, r2, #2
 800393e:	4213      	tst	r3, r2
 8003940:	d049      	beq.n	80039d6 <I2C_IsErrorOccurred+0xf2>
    error_code |= HAL_I2C_ERROR_ARLO;
 8003942:	2302      	movs	r3, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003944:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 8003946:	431f      	orrs	r7, r3
    I2C_Flush_TXDR(hi2c);
 8003948:	0020      	movs	r0, r4
 800394a:	f7ff ffa7 	bl	800389c <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800394e:	686b      	ldr	r3, [r5, #4]
 8003950:	4a22      	ldr	r2, [pc, #136]	@ (80039dc <I2C_IsErrorOccurred+0xf8>)
    __HAL_UNLOCK(hi2c);
 8003952:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8003954:	4013      	ands	r3, r2
 8003956:	606b      	str	r3, [r5, #4]
    hi2c->ErrorCode |= error_code;
 8003958:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800395a:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 800395c:	433b      	orrs	r3, r7
 800395e:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003960:	0023      	movs	r3, r4
 8003962:	3341      	adds	r3, #65	@ 0x41
 8003964:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003966:	0022      	movs	r2, r4
 8003968:	2300      	movs	r3, #0
 800396a:	3242      	adds	r2, #66	@ 0x42
    __HAL_UNLOCK(hi2c);
 800396c:	3440      	adds	r4, #64	@ 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800396e:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8003970:	7023      	strb	r3, [r4, #0]
 8003972:	e032      	b.n	80039da <I2C_IsErrorOccurred+0xf6>
      if (Timeout != HAL_MAX_DELAY)
 8003974:	1c72      	adds	r2, r6, #1
 8003976:	d0c5      	beq.n	8003904 <I2C_IsErrorOccurred+0x20>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003978:	f7ff fb14 	bl	8002fa4 <HAL_GetTick>
 800397c:	1b40      	subs	r0, r0, r5
 800397e:	42b0      	cmp	r0, r6
 8003980:	d801      	bhi.n	8003986 <I2C_IsErrorOccurred+0xa2>
 8003982:	2e00      	cmp	r6, #0
 8003984:	d1bd      	bne.n	8003902 <I2C_IsErrorOccurred+0x1e>
          tmp2 = hi2c->Mode;
 8003986:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003988:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 800398a:	3242      	adds	r2, #66	@ 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800398c:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 800398e:	7811      	ldrb	r1, [r2, #0]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003990:	699a      	ldr	r2, [r3, #24]
          tmp2 = hi2c->Mode;
 8003992:	b2c9      	uxtb	r1, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003994:	0412      	lsls	r2, r2, #16
 8003996:	d50b      	bpl.n	80039b0 <I2C_IsErrorOccurred+0xcc>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003998:	2280      	movs	r2, #128	@ 0x80
 800399a:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800399c:	4210      	tst	r0, r2
 800399e:	d107      	bne.n	80039b0 <I2C_IsErrorOccurred+0xcc>
              (tmp1 != I2C_CR2_STOP) && \
 80039a0:	2920      	cmp	r1, #32
 80039a2:	d005      	beq.n	80039b0 <I2C_IsErrorOccurred+0xcc>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80039a4:	6859      	ldr	r1, [r3, #4]
 80039a6:	430a      	orrs	r2, r1
 80039a8:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 80039aa:	f7ff fafb 	bl	8002fa4 <HAL_GetTick>
 80039ae:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039b0:	2220      	movs	r2, #32
 80039b2:	6823      	ldr	r3, [r4, #0]
 80039b4:	699b      	ldr	r3, [r3, #24]
 80039b6:	4213      	tst	r3, r2
 80039b8:	d1a3      	bne.n	8003902 <I2C_IsErrorOccurred+0x1e>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80039ba:	f7ff faf3 	bl	8002fa4 <HAL_GetTick>
 80039be:	1b40      	subs	r0, r0, r5
 80039c0:	2819      	cmp	r0, #25
 80039c2:	d9f5      	bls.n	80039b0 <I2C_IsErrorOccurred+0xcc>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80039c4:	2320      	movs	r3, #32
              status = HAL_ERROR;
 80039c6:	2701      	movs	r7, #1
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80039c8:	9301      	str	r3, [sp, #4]
 80039ca:	e79a      	b.n	8003902 <I2C_IsErrorOccurred+0x1e>
    if (status == HAL_OK)
 80039cc:	2f00      	cmp	r7, #0
 80039ce:	d19f      	bne.n	8003910 <I2C_IsErrorOccurred+0x2c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039d0:	2220      	movs	r2, #32
 80039d2:	61da      	str	r2, [r3, #28]
 80039d4:	e79c      	b.n	8003910 <I2C_IsErrorOccurred+0x2c>
  if (status != HAL_OK)
 80039d6:	2800      	cmp	r0, #0
 80039d8:	d1b6      	bne.n	8003948 <I2C_IsErrorOccurred+0x64>
}
 80039da:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80039dc:	fe00e800 	.word	0xfe00e800

080039e0 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 80039e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039e2:	0004      	movs	r4, r0
 80039e4:	000d      	movs	r5, r1
 80039e6:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80039e8:	2702      	movs	r7, #2
 80039ea:	6823      	ldr	r3, [r4, #0]
 80039ec:	699b      	ldr	r3, [r3, #24]
 80039ee:	423b      	tst	r3, r7
 80039f0:	d001      	beq.n	80039f6 <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 80039f2:	2000      	movs	r0, #0
 80039f4:	e021      	b.n	8003a3a <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80039f6:	0032      	movs	r2, r6
 80039f8:	0029      	movs	r1, r5
 80039fa:	0020      	movs	r0, r4
 80039fc:	f7ff ff72 	bl	80038e4 <I2C_IsErrorOccurred>
 8003a00:	2800      	cmp	r0, #0
 8003a02:	d119      	bne.n	8003a38 <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (Timeout != HAL_MAX_DELAY)
 8003a04:	1c6b      	adds	r3, r5, #1
 8003a06:	d0f0      	beq.n	80039ea <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a08:	f7ff facc 	bl	8002fa4 <HAL_GetTick>
 8003a0c:	1b80      	subs	r0, r0, r6
 8003a0e:	42a8      	cmp	r0, r5
 8003a10:	d801      	bhi.n	8003a16 <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 8003a12:	2d00      	cmp	r5, #0
 8003a14:	d1e9      	bne.n	80039ea <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003a16:	6823      	ldr	r3, [r4, #0]
 8003a18:	6999      	ldr	r1, [r3, #24]
 8003a1a:	2302      	movs	r3, #2
 8003a1c:	000a      	movs	r2, r1
 8003a1e:	401a      	ands	r2, r3
 8003a20:	4219      	tst	r1, r3
 8003a22:	d1e2      	bne.n	80039ea <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a24:	2120      	movs	r1, #32
 8003a26:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003a28:	430b      	orrs	r3, r1
 8003a2a:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003a2c:	0023      	movs	r3, r4
          __HAL_UNLOCK(hi2c);
 8003a2e:	3440      	adds	r4, #64	@ 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 8003a30:	3341      	adds	r3, #65	@ 0x41
 8003a32:	7019      	strb	r1, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a34:	705a      	strb	r2, [r3, #1]
          __HAL_UNLOCK(hi2c);
 8003a36:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8003a38:	2001      	movs	r0, #1
}
 8003a3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003a3c <I2C_WaitOnFlagUntilTimeout>:
{
 8003a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a3e:	0004      	movs	r4, r0
 8003a40:	000d      	movs	r5, r1
 8003a42:	0017      	movs	r7, r2
 8003a44:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a46:	6823      	ldr	r3, [r4, #0]
 8003a48:	699b      	ldr	r3, [r3, #24]
 8003a4a:	402b      	ands	r3, r5
 8003a4c:	1b5b      	subs	r3, r3, r5
 8003a4e:	425a      	negs	r2, r3
 8003a50:	4153      	adcs	r3, r2
 8003a52:	42bb      	cmp	r3, r7
 8003a54:	d001      	beq.n	8003a5a <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8003a56:	2000      	movs	r0, #0
 8003a58:	e026      	b.n	8003aa8 <I2C_WaitOnFlagUntilTimeout+0x6c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a5a:	0031      	movs	r1, r6
 8003a5c:	0020      	movs	r0, r4
 8003a5e:	9a06      	ldr	r2, [sp, #24]
 8003a60:	f7ff ff40 	bl	80038e4 <I2C_IsErrorOccurred>
 8003a64:	2800      	cmp	r0, #0
 8003a66:	d11e      	bne.n	8003aa6 <I2C_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 8003a68:	1c73      	adds	r3, r6, #1
 8003a6a:	d0ec      	beq.n	8003a46 <I2C_WaitOnFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a6c:	f7ff fa9a 	bl	8002fa4 <HAL_GetTick>
 8003a70:	9b06      	ldr	r3, [sp, #24]
 8003a72:	1ac0      	subs	r0, r0, r3
 8003a74:	42b0      	cmp	r0, r6
 8003a76:	d801      	bhi.n	8003a7c <I2C_WaitOnFlagUntilTimeout+0x40>
 8003a78:	2e00      	cmp	r6, #0
 8003a7a:	d1e4      	bne.n	8003a46 <I2C_WaitOnFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003a7c:	6823      	ldr	r3, [r4, #0]
 8003a7e:	699b      	ldr	r3, [r3, #24]
 8003a80:	402b      	ands	r3, r5
 8003a82:	1b5b      	subs	r3, r3, r5
 8003a84:	425a      	negs	r2, r3
 8003a86:	4153      	adcs	r3, r2
 8003a88:	42bb      	cmp	r3, r7
 8003a8a:	d1dc      	bne.n	8003a46 <I2C_WaitOnFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a8c:	2220      	movs	r2, #32
 8003a8e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003a90:	4313      	orrs	r3, r2
 8003a92:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003a94:	0023      	movs	r3, r4
 8003a96:	3341      	adds	r3, #65	@ 0x41
 8003a98:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a9a:	0022      	movs	r2, r4
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	3242      	adds	r2, #66	@ 0x42
          __HAL_UNLOCK(hi2c);
 8003aa0:	3440      	adds	r4, #64	@ 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aa2:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 8003aa4:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8003aa6:	2001      	movs	r0, #1
}
 8003aa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003aaa <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8003aaa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aac:	0004      	movs	r4, r0
 8003aae:	000e      	movs	r6, r1
 8003ab0:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ab2:	2520      	movs	r5, #32
 8003ab4:	6823      	ldr	r3, [r4, #0]
 8003ab6:	699b      	ldr	r3, [r3, #24]
 8003ab8:	422b      	tst	r3, r5
 8003aba:	d001      	beq.n	8003ac0 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8003abc:	2000      	movs	r0, #0
 8003abe:	e01d      	b.n	8003afc <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ac0:	003a      	movs	r2, r7
 8003ac2:	0031      	movs	r1, r6
 8003ac4:	0020      	movs	r0, r4
 8003ac6:	f7ff ff0d 	bl	80038e4 <I2C_IsErrorOccurred>
 8003aca:	2800      	cmp	r0, #0
 8003acc:	d115      	bne.n	8003afa <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ace:	f7ff fa69 	bl	8002fa4 <HAL_GetTick>
 8003ad2:	1bc0      	subs	r0, r0, r7
 8003ad4:	42b0      	cmp	r0, r6
 8003ad6:	d801      	bhi.n	8003adc <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 8003ad8:	2e00      	cmp	r6, #0
 8003ada:	d1eb      	bne.n	8003ab4 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003adc:	6823      	ldr	r3, [r4, #0]
 8003ade:	699b      	ldr	r3, [r3, #24]
 8003ae0:	001a      	movs	r2, r3
 8003ae2:	402a      	ands	r2, r5
 8003ae4:	422b      	tst	r3, r5
 8003ae6:	d1e5      	bne.n	8003ab4 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ae8:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003aea:	432b      	orrs	r3, r5
 8003aec:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003aee:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 8003af0:	3440      	adds	r4, #64	@ 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8003af2:	3341      	adds	r3, #65	@ 0x41
 8003af4:	701d      	strb	r5, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003af6:	705a      	strb	r2, [r3, #1]
        __HAL_UNLOCK(hi2c);
 8003af8:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8003afa:	2001      	movs	r0, #1
}
 8003afc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003b00 <HAL_I2C_Init>:
{
 8003b00:	b570      	push	{r4, r5, r6, lr}
 8003b02:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003b04:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8003b06:	2c00      	cmp	r4, #0
 8003b08:	d04e      	beq.n	8003ba8 <HAL_I2C_Init+0xa8>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b0a:	0025      	movs	r5, r4
 8003b0c:	3541      	adds	r5, #65	@ 0x41
 8003b0e:	782b      	ldrb	r3, [r5, #0]
 8003b10:	b2da      	uxtb	r2, r3
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d105      	bne.n	8003b22 <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 8003b16:	0023      	movs	r3, r4
 8003b18:	3340      	adds	r3, #64	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8003b1a:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8003b1c:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8003b1e:	f7ff f845 	bl	8002bac <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b22:	2324      	movs	r3, #36	@ 0x24
  __HAL_I2C_DISABLE(hi2c);
 8003b24:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b26:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8003b28:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b2a:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8003b2c:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003b2e:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8003b30:	438a      	bics	r2, r1
 8003b32:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003b34:	491d      	ldr	r1, [pc, #116]	@ (8003bac <HAL_I2C_Init+0xac>)
 8003b36:	6862      	ldr	r2, [r4, #4]
 8003b38:	400a      	ands	r2, r1
 8003b3a:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003b3c:	689a      	ldr	r2, [r3, #8]
 8003b3e:	491c      	ldr	r1, [pc, #112]	@ (8003bb0 <HAL_I2C_Init+0xb0>)
 8003b40:	400a      	ands	r2, r1
 8003b42:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b44:	2801      	cmp	r0, #1
 8003b46:	d107      	bne.n	8003b58 <HAL_I2C_Init+0x58>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003b48:	2280      	movs	r2, #128	@ 0x80
 8003b4a:	0212      	lsls	r2, r2, #8
 8003b4c:	4332      	orrs	r2, r6
 8003b4e:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b50:	685a      	ldr	r2, [r3, #4]
 8003b52:	4818      	ldr	r0, [pc, #96]	@ (8003bb4 <HAL_I2C_Init+0xb4>)
 8003b54:	4002      	ands	r2, r0
 8003b56:	e009      	b.n	8003b6c <HAL_I2C_Init+0x6c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003b58:	2284      	movs	r2, #132	@ 0x84
 8003b5a:	0212      	lsls	r2, r2, #8
 8003b5c:	4332      	orrs	r2, r6
 8003b5e:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003b60:	2802      	cmp	r0, #2
 8003b62:	d1f5      	bne.n	8003b50 <HAL_I2C_Init+0x50>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b64:	2280      	movs	r2, #128	@ 0x80
 8003b66:	6858      	ldr	r0, [r3, #4]
 8003b68:	0112      	lsls	r2, r2, #4
 8003b6a:	4302      	orrs	r2, r0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b6c:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003b6e:	6858      	ldr	r0, [r3, #4]
 8003b70:	4a11      	ldr	r2, [pc, #68]	@ (8003bb8 <HAL_I2C_Init+0xb8>)
 8003b72:	4302      	orrs	r2, r0
 8003b74:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003b76:	68da      	ldr	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b78:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003b7a:	400a      	ands	r2, r1
 8003b7c:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b7e:	6961      	ldr	r1, [r4, #20]
 8003b80:	6922      	ldr	r2, [r4, #16]
 8003b82:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003b84:	69a1      	ldr	r1, [r4, #24]
 8003b86:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b88:	430a      	orrs	r2, r1
 8003b8a:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003b8c:	6a21      	ldr	r1, [r4, #32]
 8003b8e:	69e2      	ldr	r2, [r4, #28]
 8003b90:	430a      	orrs	r2, r1
 8003b92:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8003b94:	2201      	movs	r2, #1
 8003b96:	6819      	ldr	r1, [r3, #0]
 8003b98:	430a      	orrs	r2, r1
 8003b9a:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8003b9c:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b9e:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003ba0:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ba2:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ba4:	3442      	adds	r4, #66	@ 0x42
 8003ba6:	7020      	strb	r0, [r4, #0]
}
 8003ba8:	bd70      	pop	{r4, r5, r6, pc}
 8003baa:	46c0      	nop			@ (mov r8, r8)
 8003bac:	f0ffffff 	.word	0xf0ffffff
 8003bb0:	ffff7fff 	.word	0xffff7fff
 8003bb4:	fffff7ff 	.word	0xfffff7ff
 8003bb8:	02008000 	.word	0x02008000

08003bbc <HAL_I2C_Mem_Write>:
{
 8003bbc:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bbe:	0007      	movs	r7, r0
{
 8003bc0:	b087      	sub	sp, #28
 8003bc2:	9303      	str	r3, [sp, #12]
 8003bc4:	ab0c      	add	r3, sp, #48	@ 0x30
 8003bc6:	9202      	str	r2, [sp, #8]
 8003bc8:	cb04      	ldmia	r3!, {r2}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bca:	3741      	adds	r7, #65	@ 0x41
{
 8003bcc:	881b      	ldrh	r3, [r3, #0]
 8003bce:	9204      	str	r2, [sp, #16]
 8003bd0:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bd2:	783b      	ldrb	r3, [r7, #0]
{
 8003bd4:	0004      	movs	r4, r0
 8003bd6:	000e      	movs	r6, r1
    __HAL_LOCK(hi2c);
 8003bd8:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bda:	2b20      	cmp	r3, #32
 8003bdc:	d108      	bne.n	8003bf0 <HAL_I2C_Mem_Write+0x34>
    if ((pData == NULL) || (Size == 0U))
 8003bde:	2a00      	cmp	r2, #0
 8003be0:	d002      	beq.n	8003be8 <HAL_I2C_Mem_Write+0x2c>
 8003be2:	9b05      	ldr	r3, [sp, #20]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d105      	bne.n	8003bf4 <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003be8:	2380      	movs	r3, #128	@ 0x80
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8003bee:	2001      	movs	r0, #1
}
 8003bf0:	b007      	add	sp, #28
 8003bf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8003bf4:	0023      	movs	r3, r4
 8003bf6:	3340      	adds	r3, #64	@ 0x40
 8003bf8:	781a      	ldrb	r2, [r3, #0]
 8003bfa:	2002      	movs	r0, #2
 8003bfc:	2a01      	cmp	r2, #1
 8003bfe:	d0f7      	beq.n	8003bf0 <HAL_I2C_Mem_Write+0x34>
 8003c00:	2201      	movs	r2, #1
 8003c02:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003c04:	f7ff f9ce 	bl	8002fa4 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c08:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 8003c0a:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c0c:	9000      	str	r0, [sp, #0]
 8003c0e:	2319      	movs	r3, #25
 8003c10:	2201      	movs	r2, #1
 8003c12:	0020      	movs	r0, r4
 8003c14:	0209      	lsls	r1, r1, #8
 8003c16:	f7ff ff11 	bl	8003a3c <I2C_WaitOnFlagUntilTimeout>
 8003c1a:	2800      	cmp	r0, #0
 8003c1c:	d1e7      	bne.n	8003bee <HAL_I2C_Mem_Write+0x32>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003c1e:	2321      	movs	r3, #33	@ 0x21
 8003c20:	703b      	strb	r3, [r7, #0]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c22:	0027      	movs	r7, r4
 8003c24:	331f      	adds	r3, #31
 8003c26:	3742      	adds	r7, #66	@ 0x42
 8003c28:	703b      	strb	r3, [r7, #0]
    hi2c->pBuffPtr  = pData;
 8003c2a:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c2c:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8003c2e:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003c30:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 8003c32:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->XferCount = Size;
 8003c34:	8563      	strh	r3, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003c36:	466b      	mov	r3, sp
 8003c38:	7b1a      	ldrb	r2, [r3, #12]
 8003c3a:	4b4b      	ldr	r3, [pc, #300]	@ (8003d68 <HAL_I2C_Mem_Write+0x1ac>)
 8003c3c:	0031      	movs	r1, r6
 8003c3e:	9300      	str	r3, [sp, #0]
 8003c40:	2380      	movs	r3, #128	@ 0x80
 8003c42:	0020      	movs	r0, r4
 8003c44:	045b      	lsls	r3, r3, #17
 8003c46:	f7ff fe37 	bl	80038b8 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c4a:	002a      	movs	r2, r5
 8003c4c:	0020      	movs	r0, r4
 8003c4e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8003c50:	f7ff fec6 	bl	80039e0 <I2C_WaitOnTXISFlagUntilTimeout>
 8003c54:	2800      	cmp	r0, #0
 8003c56:	d129      	bne.n	8003cac <HAL_I2C_Mem_Write+0xf0>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c58:	9a03      	ldr	r2, [sp, #12]
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003c5a:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c5c:	2a01      	cmp	r2, #1
 8003c5e:	d116      	bne.n	8003c8e <HAL_I2C_Mem_Write+0xd2>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003c60:	466a      	mov	r2, sp
 8003c62:	7a12      	ldrb	r2, [r2, #8]
 8003c64:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003c66:	2200      	movs	r2, #0
 8003c68:	2180      	movs	r1, #128	@ 0x80
 8003c6a:	0020      	movs	r0, r4
 8003c6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003c6e:	9500      	str	r5, [sp, #0]
 8003c70:	f7ff fee4 	bl	8003a3c <I2C_WaitOnFlagUntilTimeout>
 8003c74:	2800      	cmp	r0, #0
 8003c76:	d119      	bne.n	8003cac <HAL_I2C_Mem_Write+0xf0>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c78:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003c7a:	2bff      	cmp	r3, #255	@ 0xff
 8003c7c:	d81a      	bhi.n	8003cb4 <HAL_I2C_Mem_Write+0xf8>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003c7e:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = hi2c->XferCount;
 8003c80:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003c82:	049b      	lsls	r3, r3, #18
      hi2c->XferSize = hi2c->XferCount;
 8003c84:	b292      	uxth	r2, r2
 8003c86:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003c88:	b2d2      	uxtb	r2, r2
 8003c8a:	9000      	str	r0, [sp, #0]
 8003c8c:	e017      	b.n	8003cbe <HAL_I2C_Mem_Write+0x102>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003c8e:	9a02      	ldr	r2, [sp, #8]
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c90:	0020      	movs	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003c92:	0a12      	lsrs	r2, r2, #8
 8003c94:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c96:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8003c98:	002a      	movs	r2, r5
 8003c9a:	f7ff fea1 	bl	80039e0 <I2C_WaitOnTXISFlagUntilTimeout>
 8003c9e:	2800      	cmp	r0, #0
 8003ca0:	d104      	bne.n	8003cac <HAL_I2C_Mem_Write+0xf0>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003ca2:	466b      	mov	r3, sp
 8003ca4:	6822      	ldr	r2, [r4, #0]
 8003ca6:	7a1b      	ldrb	r3, [r3, #8]
 8003ca8:	6293      	str	r3, [r2, #40]	@ 0x28
 8003caa:	e7dc      	b.n	8003c66 <HAL_I2C_Mem_Write+0xaa>
      __HAL_UNLOCK(hi2c);
 8003cac:	2300      	movs	r3, #0
 8003cae:	3440      	adds	r4, #64	@ 0x40
 8003cb0:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8003cb2:	e79c      	b.n	8003bee <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003cb4:	22ff      	movs	r2, #255	@ 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003cb6:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003cb8:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003cba:	045b      	lsls	r3, r3, #17
 8003cbc:	9000      	str	r0, [sp, #0]
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003cbe:	0031      	movs	r1, r6
 8003cc0:	0020      	movs	r0, r4
 8003cc2:	f7ff fdf9 	bl	80038b8 <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cc6:	002a      	movs	r2, r5
 8003cc8:	0020      	movs	r0, r4
 8003cca:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8003ccc:	f7ff fe88 	bl	80039e0 <I2C_WaitOnTXISFlagUntilTimeout>
 8003cd0:	2800      	cmp	r0, #0
 8003cd2:	d000      	beq.n	8003cd6 <HAL_I2C_Mem_Write+0x11a>
 8003cd4:	e78b      	b.n	8003bee <HAL_I2C_Mem_Write+0x32>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003cd6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003cd8:	6822      	ldr	r2, [r4, #0]
 8003cda:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8003cdc:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003cde:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8003ce0:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8003ce2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003ce4:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8003ce6:	3b01      	subs	r3, #1
 8003ce8:	b29b      	uxth	r3, r3
 8003cea:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003cec:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003cee:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003cf0:	b292      	uxth	r2, r2
 8003cf2:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d016      	beq.n	8003d26 <HAL_I2C_Mem_Write+0x16a>
 8003cf8:	2a00      	cmp	r2, #0
 8003cfa:	d114      	bne.n	8003d26 <HAL_I2C_Mem_Write+0x16a>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003cfc:	2180      	movs	r1, #128	@ 0x80
 8003cfe:	0020      	movs	r0, r4
 8003d00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003d02:	9500      	str	r5, [sp, #0]
 8003d04:	f7ff fe9a 	bl	8003a3c <I2C_WaitOnFlagUntilTimeout>
 8003d08:	2800      	cmp	r0, #0
 8003d0a:	d000      	beq.n	8003d0e <HAL_I2C_Mem_Write+0x152>
 8003d0c:	e76f      	b.n	8003bee <HAL_I2C_Mem_Write+0x32>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d0e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003d10:	2bff      	cmp	r3, #255	@ 0xff
 8003d12:	d921      	bls.n	8003d58 <HAL_I2C_Mem_Write+0x19c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d14:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003d16:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d18:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003d1a:	045b      	lsls	r3, r3, #17
 8003d1c:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003d1e:	0031      	movs	r1, r6
 8003d20:	0020      	movs	r0, r4
 8003d22:	f7ff fdc9 	bl	80038b8 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8003d26:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d1cc      	bne.n	8003cc6 <HAL_I2C_Mem_Write+0x10a>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d2c:	002a      	movs	r2, r5
 8003d2e:	0020      	movs	r0, r4
 8003d30:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8003d32:	f7ff feba 	bl	8003aaa <I2C_WaitOnSTOPFlagUntilTimeout>
 8003d36:	2800      	cmp	r0, #0
 8003d38:	d000      	beq.n	8003d3c <HAL_I2C_Mem_Write+0x180>
 8003d3a:	e758      	b.n	8003bee <HAL_I2C_Mem_Write+0x32>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d3c:	2120      	movs	r1, #32
 8003d3e:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8003d40:	4d0a      	ldr	r5, [pc, #40]	@ (8003d6c <HAL_I2C_Mem_Write+0x1b0>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d42:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003d44:	685a      	ldr	r2, [r3, #4]
 8003d46:	402a      	ands	r2, r5
 8003d48:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003d4a:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8003d4c:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8003d4e:	3341      	adds	r3, #65	@ 0x41
 8003d50:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003d52:	7038      	strb	r0, [r7, #0]
    __HAL_UNLOCK(hi2c);
 8003d54:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8003d56:	e74b      	b.n	8003bf0 <HAL_I2C_Mem_Write+0x34>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003d58:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = hi2c->XferCount;
 8003d5a:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003d5c:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 8003d5e:	b292      	uxth	r2, r2
 8003d60:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003d62:	b2d2      	uxtb	r2, r2
 8003d64:	9000      	str	r0, [sp, #0]
 8003d66:	e7da      	b.n	8003d1e <HAL_I2C_Mem_Write+0x162>
 8003d68:	80002000 	.word	0x80002000
 8003d6c:	fe00e800 	.word	0xfe00e800

08003d70 <HAL_I2C_Mem_Read>:
{
 8003d70:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d72:	0006      	movs	r6, r0
{
 8003d74:	b087      	sub	sp, #28
 8003d76:	9303      	str	r3, [sp, #12]
 8003d78:	ab0c      	add	r3, sp, #48	@ 0x30
 8003d7a:	9202      	str	r2, [sp, #8]
 8003d7c:	cb04      	ldmia	r3!, {r2}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d7e:	3641      	adds	r6, #65	@ 0x41
{
 8003d80:	881b      	ldrh	r3, [r3, #0]
 8003d82:	9204      	str	r2, [sp, #16]
 8003d84:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d86:	7833      	ldrb	r3, [r6, #0]
{
 8003d88:	0004      	movs	r4, r0
 8003d8a:	000f      	movs	r7, r1
    __HAL_LOCK(hi2c);
 8003d8c:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d8e:	2b20      	cmp	r3, #32
 8003d90:	d108      	bne.n	8003da4 <HAL_I2C_Mem_Read+0x34>
    if ((pData == NULL) || (Size == 0U))
 8003d92:	2a00      	cmp	r2, #0
 8003d94:	d002      	beq.n	8003d9c <HAL_I2C_Mem_Read+0x2c>
 8003d96:	9b05      	ldr	r3, [sp, #20]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d105      	bne.n	8003da8 <HAL_I2C_Mem_Read+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003d9c:	2380      	movs	r3, #128	@ 0x80
 8003d9e:	009b      	lsls	r3, r3, #2
 8003da0:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8003da2:	2001      	movs	r0, #1
}
 8003da4:	b007      	add	sp, #28
 8003da6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8003da8:	0023      	movs	r3, r4
 8003daa:	3340      	adds	r3, #64	@ 0x40
 8003dac:	781a      	ldrb	r2, [r3, #0]
 8003dae:	2002      	movs	r0, #2
 8003db0:	2a01      	cmp	r2, #1
 8003db2:	d0f7      	beq.n	8003da4 <HAL_I2C_Mem_Read+0x34>
 8003db4:	2201      	movs	r2, #1
 8003db6:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003db8:	f7ff f8f4 	bl	8002fa4 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003dbc:	2180      	movs	r1, #128	@ 0x80
 8003dbe:	2319      	movs	r3, #25
 8003dc0:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8003dc2:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	0020      	movs	r0, r4
 8003dc8:	0209      	lsls	r1, r1, #8
 8003dca:	f7ff fe37 	bl	8003a3c <I2C_WaitOnFlagUntilTimeout>
 8003dce:	1e03      	subs	r3, r0, #0
 8003dd0:	d1e7      	bne.n	8003da2 <HAL_I2C_Mem_Read+0x32>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003dd2:	2222      	movs	r2, #34	@ 0x22
 8003dd4:	7032      	strb	r2, [r6, #0]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003dd6:	0026      	movs	r6, r4
 8003dd8:	321e      	adds	r2, #30
 8003dda:	3642      	adds	r6, #66	@ 0x42
 8003ddc:	7032      	strb	r2, [r6, #0]
    hi2c->pBuffPtr  = pData;
 8003dde:	9a04      	ldr	r2, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003de0:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8003de2:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003de4:	9a05      	ldr	r2, [sp, #20]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003de6:	494e      	ldr	r1, [pc, #312]	@ (8003f20 <HAL_I2C_Mem_Read+0x1b0>)
    hi2c->XferCount = Size;
 8003de8:	8562      	strh	r2, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003dea:	466a      	mov	r2, sp
    hi2c->XferISR   = NULL;
 8003dec:	6360      	str	r0, [r4, #52]	@ 0x34
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003dee:	7b12      	ldrb	r2, [r2, #12]
 8003df0:	0020      	movs	r0, r4
 8003df2:	9100      	str	r1, [sp, #0]
 8003df4:	0039      	movs	r1, r7
 8003df6:	f7ff fd5f 	bl	80038b8 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003dfa:	002a      	movs	r2, r5
 8003dfc:	0020      	movs	r0, r4
 8003dfe:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8003e00:	f7ff fdee 	bl	80039e0 <I2C_WaitOnTXISFlagUntilTimeout>
 8003e04:	2800      	cmp	r0, #0
 8003e06:	d12a      	bne.n	8003e5e <HAL_I2C_Mem_Read+0xee>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003e08:	9a03      	ldr	r2, [sp, #12]
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003e0a:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003e0c:	2a01      	cmp	r2, #1
 8003e0e:	d117      	bne.n	8003e40 <HAL_I2C_Mem_Read+0xd0>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003e10:	466a      	mov	r2, sp
 8003e12:	7a12      	ldrb	r2, [r2, #8]
 8003e14:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003e16:	2200      	movs	r2, #0
 8003e18:	2140      	movs	r1, #64	@ 0x40
 8003e1a:	0020      	movs	r0, r4
 8003e1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003e1e:	9500      	str	r5, [sp, #0]
 8003e20:	f7ff fe0c 	bl	8003a3c <I2C_WaitOnFlagUntilTimeout>
 8003e24:	2800      	cmp	r0, #0
 8003e26:	d11a      	bne.n	8003e5e <HAL_I2C_Mem_Read+0xee>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e28:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003e2a:	4b3e      	ldr	r3, [pc, #248]	@ (8003f24 <HAL_I2C_Mem_Read+0x1b4>)
 8003e2c:	2aff      	cmp	r2, #255	@ 0xff
 8003e2e:	d81a      	bhi.n	8003e66 <HAL_I2C_Mem_Read+0xf6>
      hi2c->XferSize = hi2c->XferCount;
 8003e30:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003e32:	b292      	uxth	r2, r2
 8003e34:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e36:	9300      	str	r3, [sp, #0]
 8003e38:	2380      	movs	r3, #128	@ 0x80
 8003e3a:	b2d2      	uxtb	r2, r2
 8003e3c:	049b      	lsls	r3, r3, #18
 8003e3e:	e017      	b.n	8003e70 <HAL_I2C_Mem_Read+0x100>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003e40:	9a02      	ldr	r2, [sp, #8]
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e42:	0020      	movs	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003e44:	0a12      	lsrs	r2, r2, #8
 8003e46:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e48:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8003e4a:	002a      	movs	r2, r5
 8003e4c:	f7ff fdc8 	bl	80039e0 <I2C_WaitOnTXISFlagUntilTimeout>
 8003e50:	2800      	cmp	r0, #0
 8003e52:	d104      	bne.n	8003e5e <HAL_I2C_Mem_Read+0xee>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003e54:	466b      	mov	r3, sp
 8003e56:	6822      	ldr	r2, [r4, #0]
 8003e58:	7a1b      	ldrb	r3, [r3, #8]
 8003e5a:	6293      	str	r3, [r2, #40]	@ 0x28
 8003e5c:	e7db      	b.n	8003e16 <HAL_I2C_Mem_Read+0xa6>
      __HAL_UNLOCK(hi2c);
 8003e5e:	2300      	movs	r3, #0
 8003e60:	3440      	adds	r4, #64	@ 0x40
 8003e62:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8003e64:	e79d      	b.n	8003da2 <HAL_I2C_Mem_Read+0x32>
      hi2c->XferSize = 1U;
 8003e66:	2201      	movs	r2, #1
 8003e68:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003e6a:	9300      	str	r3, [sp, #0]
 8003e6c:	2380      	movs	r3, #128	@ 0x80
 8003e6e:	045b      	lsls	r3, r3, #17
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e70:	0039      	movs	r1, r7
 8003e72:	0020      	movs	r0, r4
 8003e74:	f7ff fd20 	bl	80038b8 <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003e78:	2200      	movs	r2, #0
 8003e7a:	2104      	movs	r1, #4
 8003e7c:	0020      	movs	r0, r4
 8003e7e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003e80:	9500      	str	r5, [sp, #0]
 8003e82:	f7ff fddb 	bl	8003a3c <I2C_WaitOnFlagUntilTimeout>
 8003e86:	2800      	cmp	r0, #0
 8003e88:	d000      	beq.n	8003e8c <HAL_I2C_Mem_Read+0x11c>
 8003e8a:	e78a      	b.n	8003da2 <HAL_I2C_Mem_Read+0x32>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003e8c:	6823      	ldr	r3, [r4, #0]
 8003e8e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e90:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003e92:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8003e94:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8003e96:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8003e98:	3301      	adds	r3, #1
 8003e9a:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8003e9c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003e9e:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8003ea0:	3b01      	subs	r3, #1
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003ea6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003ea8:	b292      	uxth	r2, r2
 8003eaa:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d016      	beq.n	8003ede <HAL_I2C_Mem_Read+0x16e>
 8003eb0:	2a00      	cmp	r2, #0
 8003eb2:	d114      	bne.n	8003ede <HAL_I2C_Mem_Read+0x16e>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003eb4:	2180      	movs	r1, #128	@ 0x80
 8003eb6:	0020      	movs	r0, r4
 8003eb8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003eba:	9500      	str	r5, [sp, #0]
 8003ebc:	f7ff fdbe 	bl	8003a3c <I2C_WaitOnFlagUntilTimeout>
 8003ec0:	2800      	cmp	r0, #0
 8003ec2:	d000      	beq.n	8003ec6 <HAL_I2C_Mem_Read+0x156>
 8003ec4:	e76d      	b.n	8003da2 <HAL_I2C_Mem_Read+0x32>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ec6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003ec8:	2bff      	cmp	r3, #255	@ 0xff
 8003eca:	d921      	bls.n	8003f10 <HAL_I2C_Mem_Read+0x1a0>
          hi2c->XferSize = 1U;
 8003ecc:	2201      	movs	r2, #1
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003ece:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = 1U;
 8003ed0:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003ed2:	045b      	lsls	r3, r3, #17
 8003ed4:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ed6:	0039      	movs	r1, r7
 8003ed8:	0020      	movs	r0, r4
 8003eda:	f7ff fced 	bl	80038b8 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8003ede:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d1c9      	bne.n	8003e78 <HAL_I2C_Mem_Read+0x108>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ee4:	002a      	movs	r2, r5
 8003ee6:	0020      	movs	r0, r4
 8003ee8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8003eea:	f7ff fdde 	bl	8003aaa <I2C_WaitOnSTOPFlagUntilTimeout>
 8003eee:	2800      	cmp	r0, #0
 8003ef0:	d000      	beq.n	8003ef4 <HAL_I2C_Mem_Read+0x184>
 8003ef2:	e756      	b.n	8003da2 <HAL_I2C_Mem_Read+0x32>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ef4:	2120      	movs	r1, #32
 8003ef6:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8003ef8:	4d0b      	ldr	r5, [pc, #44]	@ (8003f28 <HAL_I2C_Mem_Read+0x1b8>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003efa:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003efc:	685a      	ldr	r2, [r3, #4]
 8003efe:	402a      	ands	r2, r5
 8003f00:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003f02:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8003f04:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8003f06:	3341      	adds	r3, #65	@ 0x41
 8003f08:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003f0a:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 8003f0c:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8003f0e:	e749      	b.n	8003da4 <HAL_I2C_Mem_Read+0x34>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f10:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = hi2c->XferCount;
 8003f12:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f14:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 8003f16:	b292      	uxth	r2, r2
 8003f18:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f1a:	b2d2      	uxtb	r2, r2
 8003f1c:	9000      	str	r0, [sp, #0]
 8003f1e:	e7da      	b.n	8003ed6 <HAL_I2C_Mem_Read+0x166>
 8003f20:	80002000 	.word	0x80002000
 8003f24:	80002400 	.word	0x80002400
 8003f28:	fe00e800 	.word	0xfe00e800

08003f2c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003f2c:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f2e:	0004      	movs	r4, r0
 8003f30:	3441      	adds	r4, #65	@ 0x41
 8003f32:	7822      	ldrb	r2, [r4, #0]
{
 8003f34:	0003      	movs	r3, r0
 8003f36:	000f      	movs	r7, r1
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f38:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f3a:	b2d6      	uxtb	r6, r2
 8003f3c:	2a20      	cmp	r2, #32
 8003f3e:	d118      	bne.n	8003f72 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 8003f40:	001d      	movs	r5, r3
 8003f42:	3540      	adds	r5, #64	@ 0x40
 8003f44:	782a      	ldrb	r2, [r5, #0]
 8003f46:	2a01      	cmp	r2, #1
 8003f48:	d013      	beq.n	8003f72 <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f4a:	2224      	movs	r2, #36	@ 0x24
 8003f4c:	7022      	strb	r2, [r4, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	3a23      	subs	r2, #35	@ 0x23
 8003f52:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003f54:	4807      	ldr	r0, [pc, #28]	@ (8003f74 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8003f56:	4391      	bics	r1, r2
 8003f58:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003f5a:	6819      	ldr	r1, [r3, #0]
 8003f5c:	4001      	ands	r1, r0
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f5e:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003f60:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8003f62:	6819      	ldr	r1, [r3, #0]
 8003f64:	4339      	orrs	r1, r7
 8003f66:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8003f68:	6819      	ldr	r1, [r3, #0]
 8003f6a:	430a      	orrs	r2, r1
 8003f6c:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8003f6e:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8003f70:	7028      	strb	r0, [r5, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8003f72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f74:	ffffefff 	.word	0xffffefff

08003f78 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f78:	0002      	movs	r2, r0
{
 8003f7a:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f7c:	3241      	adds	r2, #65	@ 0x41
 8003f7e:	7814      	ldrb	r4, [r2, #0]
{
 8003f80:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f82:	b2e5      	uxtb	r5, r4
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f84:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f86:	2c20      	cmp	r4, #32
 8003f88:	d117      	bne.n	8003fba <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8003f8a:	001c      	movs	r4, r3
 8003f8c:	3440      	adds	r4, #64	@ 0x40
 8003f8e:	7826      	ldrb	r6, [r4, #0]
 8003f90:	2e01      	cmp	r6, #1
 8003f92:	d012      	beq.n	8003fba <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f94:	3022      	adds	r0, #34	@ 0x22
 8003f96:	7010      	strb	r0, [r2, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	3823      	subs	r0, #35	@ 0x23
 8003f9c:	681e      	ldr	r6, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003f9e:	4f07      	ldr	r7, [pc, #28]	@ (8003fbc <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8003fa0:	4386      	bics	r6, r0
 8003fa2:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8003fa4:	681e      	ldr	r6, [r3, #0]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003fa6:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8003fa8:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8003faa:	4331      	orrs	r1, r6

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003fac:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003fae:	6819      	ldr	r1, [r3, #0]
 8003fb0:	4308      	orrs	r0, r1
 8003fb2:	6018      	str	r0, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fb4:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8003fb6:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8003fb8:	7020      	strb	r0, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8003fba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fbc:	fffff0ff 	.word	0xfffff0ff

08003fc0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003fc0:	b570      	push	{r4, r5, r6, lr}
 8003fc2:	0004      	movs	r4, r0
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
  {
    return HAL_ERROR;
 8003fc4:	2001      	movs	r0, #1
  if (hpcd == NULL)
 8003fc6:	2c00      	cmp	r4, #0
 8003fc8:	d02b      	beq.n	8004022 <HAL_PCD_Init+0x62>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003fca:	4d22      	ldr	r5, [pc, #136]	@ (8004054 <HAL_PCD_Init+0x94>)
 8003fcc:	5d63      	ldrb	r3, [r4, r5]
 8003fce:	b2da      	uxtb	r2, r3
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d105      	bne.n	8003fe0 <HAL_PCD_Init+0x20>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003fd4:	23a4      	movs	r3, #164	@ 0xa4
 8003fd6:	009b      	lsls	r3, r3, #2

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003fd8:	0020      	movs	r0, r4
    hpcd->Lock = HAL_UNLOCKED;
 8003fda:	54e2      	strb	r2, [r4, r3]
    HAL_PCD_MspInit(hpcd);
 8003fdc:	f003 f840 	bl	8007060 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003fe0:	2303      	movs	r3, #3
 8003fe2:	5563      	strb	r3, [r4, r5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003fe4:	6820      	ldr	r0, [r4, #0]
 8003fe6:	f001 fd43 	bl	8005a70 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fea:	2300      	movs	r3, #0
 8003fec:	0022      	movs	r2, r4
 8003fee:	0019      	movs	r1, r3
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003ff0:	2601      	movs	r6, #1
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ff2:	7920      	ldrb	r0, [r4, #4]
 8003ff4:	3210      	adds	r2, #16
 8003ff6:	4298      	cmp	r0, r3
 8003ff8:	d114      	bne.n	8004024 <HAL_PCD_Init+0x64>
    hpcd->IN_ep[i].maxpacket = 0U;
    hpcd->IN_ep[i].xfer_buff = 0U;
    hpcd->IN_ep[i].xfer_len = 0U;
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ffa:	2100      	movs	r1, #0
 8003ffc:	0022      	movs	r2, r4
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003ffe:	0008      	movs	r0, r1
 8004000:	3251      	adds	r2, #81	@ 0x51
 8004002:	32ff      	adds	r2, #255	@ 0xff
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004004:	428b      	cmp	r3, r1
 8004006:	d117      	bne.n	8004038 <HAL_PCD_Init+0x78>
    hpcd->OUT_ep[i].xfer_buff = 0U;
    hpcd->OUT_ep[i].xfer_len = 0U;
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8004008:	6861      	ldr	r1, [r4, #4]
 800400a:	68a2      	ldr	r2, [r4, #8]
 800400c:	6820      	ldr	r0, [r4, #0]
 800400e:	f001 fd39 	bl	8005a84 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8004012:	2300      	movs	r3, #0
 8004014:	7323      	strb	r3, [r4, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8004016:	3301      	adds	r3, #1
 8004018:	5563      	strb	r3, [r4, r5]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800401a:	7aa3      	ldrb	r3, [r4, #10]
 800401c:	2b01      	cmp	r3, #1
 800401e:	d015      	beq.n	800404c <HAL_PCD_Init+0x8c>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }

  return HAL_OK;
 8004020:	2000      	movs	r0, #0
}
 8004022:	bd70      	pop	{r4, r5, r6, pc}
    hpcd->IN_ep[i].num = i;
 8004024:	7013      	strb	r3, [r2, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004026:	3301      	adds	r3, #1
    hpcd->IN_ep[i].is_in = 1U;
 8004028:	7056      	strb	r6, [r2, #1]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800402a:	70d1      	strb	r1, [r2, #3]
    hpcd->IN_ep[i].maxpacket = 0U;
 800402c:	6111      	str	r1, [r2, #16]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800402e:	6151      	str	r1, [r2, #20]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004030:	6191      	str	r1, [r2, #24]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004032:	b2db      	uxtb	r3, r3
 8004034:	3228      	adds	r2, #40	@ 0x28
 8004036:	e7de      	b.n	8003ff6 <HAL_PCD_Init+0x36>
    hpcd->OUT_ep[i].num = i;
 8004038:	7011      	strb	r1, [r2, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800403a:	3101      	adds	r1, #1
    hpcd->OUT_ep[i].is_in = 0U;
 800403c:	7050      	strb	r0, [r2, #1]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800403e:	70d0      	strb	r0, [r2, #3]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004040:	6110      	str	r0, [r2, #16]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004042:	6150      	str	r0, [r2, #20]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004044:	6190      	str	r0, [r2, #24]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004046:	b2c9      	uxtb	r1, r1
 8004048:	3228      	adds	r2, #40	@ 0x28
 800404a:	e7db      	b.n	8004004 <HAL_PCD_Init+0x44>
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800404c:	0020      	movs	r0, r4
 800404e:	f000 fe0e 	bl	8004c6e <HAL_PCDEx_ActivateLPM>
 8004052:	e7e5      	b.n	8004020 <HAL_PCD_Init+0x60>
 8004054:	00000291 	.word	0x00000291

08004058 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004058:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hpcd);
 800405a:	25a4      	movs	r5, #164	@ 0xa4
 800405c:	00ad      	lsls	r5, r5, #2
 800405e:	5d43      	ldrb	r3, [r0, r5]
{
 8004060:	0004      	movs	r4, r0
  __HAL_LOCK(hpcd);
 8004062:	2002      	movs	r0, #2
 8004064:	2b01      	cmp	r3, #1
 8004066:	d009      	beq.n	800407c <HAL_PCD_Start+0x24>
 8004068:	2301      	movs	r3, #1
 800406a:	5563      	strb	r3, [r4, r5]
  __HAL_PCD_ENABLE(hpcd);
 800406c:	6820      	ldr	r0, [r4, #0]
 800406e:	f001 fcf5 	bl	8005a5c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004072:	6820      	ldr	r0, [r4, #0]
 8004074:	f001 ff01 	bl	8005e7a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004078:	2000      	movs	r0, #0
 800407a:	5560      	strb	r0, [r4, r5]

  return HAL_OK;
}
 800407c:	bd70      	pop	{r4, r5, r6, pc}

0800407e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800407e:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hpcd);
 8004080:	25a4      	movs	r5, #164	@ 0xa4
 8004082:	00ad      	lsls	r5, r5, #2
 8004084:	5d43      	ldrb	r3, [r0, r5]
{
 8004086:	0004      	movs	r4, r0
  __HAL_LOCK(hpcd);
 8004088:	2002      	movs	r0, #2
 800408a:	2b01      	cmp	r3, #1
 800408c:	d007      	beq.n	800409e <HAL_PCD_SetAddress+0x20>
 800408e:	2301      	movs	r3, #1
 8004090:	5563      	strb	r3, [r4, r5]
  hpcd->USB_Address = address;
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004092:	6820      	ldr	r0, [r4, #0]
  hpcd->USB_Address = address;
 8004094:	7321      	strb	r1, [r4, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004096:	f001 fee9 	bl	8005e6c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800409a:	2000      	movs	r0, #0
 800409c:	5560      	strb	r0, [r4, r5]

  return HAL_OK;
}
 800409e:	bd70      	pop	{r4, r5, r6, pc}

080040a0 <HAL_PCD_IRQHandler>:
{
 80040a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040a2:	0004      	movs	r4, r0
 80040a4:	b085      	sub	sp, #20
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80040a6:	6800      	ldr	r0, [r0, #0]
 80040a8:	f001 feef 	bl	8005e8a <USB_ReadInterrupts>
  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80040ac:	2380      	movs	r3, #128	@ 0x80
 80040ae:	0005      	movs	r5, r0
 80040b0:	021b      	lsls	r3, r3, #8
 80040b2:	401d      	ands	r5, r3
 80040b4:	4218      	tst	r0, r3
 80040b6:	d101      	bne.n	80040bc <HAL_PCD_IRQHandler+0x1c>
 80040b8:	f000 fc27 	bl	800490a <HAL_PCD_IRQHandler+0x86a>
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80040bc:	6820      	ldr	r0, [r4, #0]
 80040be:	1d82      	adds	r2, r0, #6
 80040c0:	8fd3      	ldrh	r3, [r2, #62]	@ 0x3e
 80040c2:	b21b      	sxth	r3, r3
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	db01      	blt.n	80040cc <HAL_PCD_IRQHandler+0x2c>
}
 80040c8:	b005      	add	sp, #20
 80040ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  {
    wIstr = hpcd->Instance->ISTR;

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80040cc:	210f      	movs	r1, #15
    wIstr = hpcd->Instance->ISTR;
 80040ce:	8fd3      	ldrh	r3, [r2, #62]	@ 0x3e
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80040d0:	4019      	ands	r1, r3
 80040d2:	9100      	str	r1, [sp, #0]

    if (epindex == 0U)
 80040d4:	210f      	movs	r1, #15
    wIstr = hpcd->Instance->ISTR;
 80040d6:	b29a      	uxth	r2, r3
    if (epindex == 0U)
 80040d8:	420b      	tst	r3, r1
 80040da:	d000      	beq.n	80040de <HAL_PCD_IRQHandler+0x3e>
 80040dc:	e0c0      	b.n	8004260 <HAL_PCD_IRQHandler+0x1c0>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80040de:	2310      	movs	r3, #16
 80040e0:	0011      	movs	r1, r2
 80040e2:	4019      	ands	r1, r3
 80040e4:	421a      	tst	r2, r3
 80040e6:	d127      	bne.n	8004138 <HAL_PCD_IRQHandler+0x98>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80040e8:	8803      	ldrh	r3, [r0, #0]
 80040ea:	4aca      	ldr	r2, [pc, #808]	@ (8004414 <HAL_PCD_IRQHandler+0x374>)
 80040ec:	4013      	ands	r3, r2
 80040ee:	2280      	movs	r2, #128	@ 0x80
 80040f0:	0212      	lsls	r2, r2, #8
 80040f2:	4313      	orrs	r3, r2
 80040f4:	8003      	strh	r3, [r0, #0]
        ep = &hpcd->IN_ep[0];

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80040f6:	0003      	movs	r3, r0
 80040f8:	3350      	adds	r3, #80	@ 0x50
 80040fa:	881a      	ldrh	r2, [r3, #0]
 80040fc:	7c23      	ldrb	r3, [r4, #16]
 80040fe:	00db      	lsls	r3, r3, #3
 8004100:	18c3      	adds	r3, r0, r3
 8004102:	189b      	adds	r3, r3, r2
 8004104:	4ac4      	ldr	r2, [pc, #784]	@ (8004418 <HAL_PCD_IRQHandler+0x378>)

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8004106:	0020      	movs	r0, r4
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004108:	189b      	adds	r3, r3, r2
 800410a:	881b      	ldrh	r3, [r3, #0]
        ep->xfer_buff += ep->xfer_count;
 800410c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800410e:	059b      	lsls	r3, r3, #22
 8004110:	0d9b      	lsrs	r3, r3, #22
 8004112:	62e3      	str	r3, [r4, #44]	@ 0x2c
        ep->xfer_buff += ep->xfer_count;
 8004114:	18d3      	adds	r3, r2, r3
 8004116:	6263      	str	r3, [r4, #36]	@ 0x24
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8004118:	f002 ffd3 	bl	80070c2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800411c:	7b23      	ldrb	r3, [r4, #12]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d0cc      	beq.n	80040bc <HAL_PCD_IRQHandler+0x1c>
 8004122:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8004124:	6823      	ldr	r3, [r4, #0]
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8004126:	2900      	cmp	r1, #0
 8004128:	d1c8      	bne.n	80040bc <HAL_PCD_IRQHandler+0x1c>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800412a:	2080      	movs	r0, #128	@ 0x80
 800412c:	7b22      	ldrb	r2, [r4, #12]
 800412e:	334c      	adds	r3, #76	@ 0x4c
 8004130:	4302      	orrs	r2, r0
 8004132:	801a      	strh	r2, [r3, #0]
          hpcd->USB_Address = 0U;
 8004134:	7321      	strb	r1, [r4, #12]
 8004136:	e7c1      	b.n	80040bc <HAL_PCD_IRQHandler+0x1c>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004138:	8802      	ldrh	r2, [r0, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800413a:	2180      	movs	r1, #128	@ 0x80
 800413c:	0016      	movs	r6, r2
 800413e:	0109      	lsls	r1, r1, #4
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004140:	b293      	uxth	r3, r2
        if ((wEPVal & USB_EP_SETUP) != 0U)
 8004142:	400e      	ands	r6, r1
 8004144:	420a      	tst	r2, r1
 8004146:	d022      	beq.n	800418e <HAL_PCD_IRQHandler+0xee>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004148:	0003      	movs	r3, r0
 800414a:	3350      	adds	r3, #80	@ 0x50
 800414c:	881a      	ldrh	r2, [r3, #0]
 800414e:	23a8      	movs	r3, #168	@ 0xa8
 8004150:	005b      	lsls	r3, r3, #1
 8004152:	5ce3      	ldrb	r3, [r4, r3]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004154:	21a6      	movs	r1, #166	@ 0xa6
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004156:	00db      	lsls	r3, r3, #3
 8004158:	18c3      	adds	r3, r0, r3
 800415a:	189b      	adds	r3, r3, r2
 800415c:	4aaf      	ldr	r2, [pc, #700]	@ (800441c <HAL_PCD_IRQHandler+0x37c>)
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800415e:	0089      	lsls	r1, r1, #2
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004160:	189b      	adds	r3, r3, r2
 8004162:	0022      	movs	r2, r4
 8004164:	881b      	ldrh	r3, [r3, #0]
 8004166:	3251      	adds	r2, #81	@ 0x51
 8004168:	059b      	lsls	r3, r3, #22
 800416a:	0d9b      	lsrs	r3, r3, #22
 800416c:	32ff      	adds	r2, #255	@ 0xff
 800416e:	61d3      	str	r3, [r2, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004170:	1861      	adds	r1, r4, r1
 8004172:	88d2      	ldrh	r2, [r2, #6]
 8004174:	f002 f8d4 	bl	8006320 <USB_ReadPMA>
                      ep->pmaadress, (uint16_t)ep->xfer_count);

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004178:	6821      	ldr	r1, [r4, #0]
 800417a:	4ba9      	ldr	r3, [pc, #676]	@ (8004420 <HAL_PCD_IRQHandler+0x380>)
 800417c:	880a      	ldrh	r2, [r1, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800417e:	0020      	movs	r0, r4
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004180:	401a      	ands	r2, r3
 8004182:	2380      	movs	r3, #128	@ 0x80
 8004184:	4313      	orrs	r3, r2
 8004186:	800b      	strh	r3, [r1, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8004188:	f002 ff86 	bl	8007098 <HAL_PCD_SetupStageCallback>
 800418c:	e796      	b.n	80040bc <HAL_PCD_IRQHandler+0x1c>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800418e:	b21b      	sxth	r3, r3
 8004190:	2b00      	cmp	r3, #0
 8004192:	db00      	blt.n	8004196 <HAL_PCD_IRQHandler+0xf6>
 8004194:	e792      	b.n	80040bc <HAL_PCD_IRQHandler+0x1c>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004196:	8802      	ldrh	r2, [r0, #0]
 8004198:	4ba1      	ldr	r3, [pc, #644]	@ (8004420 <HAL_PCD_IRQHandler+0x380>)

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800419a:	0025      	movs	r5, r4
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800419c:	401a      	ands	r2, r3
 800419e:	2380      	movs	r3, #128	@ 0x80
 80041a0:	4313      	orrs	r3, r2
 80041a2:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80041a4:	0003      	movs	r3, r0
 80041a6:	3350      	adds	r3, #80	@ 0x50
 80041a8:	881a      	ldrh	r2, [r3, #0]
 80041aa:	23a8      	movs	r3, #168	@ 0xa8
 80041ac:	005b      	lsls	r3, r3, #1
 80041ae:	5ce3      	ldrb	r3, [r4, r3]
 80041b0:	3551      	adds	r5, #81	@ 0x51
 80041b2:	00db      	lsls	r3, r3, #3
 80041b4:	18c3      	adds	r3, r0, r3
 80041b6:	189b      	adds	r3, r3, r2
 80041b8:	4a98      	ldr	r2, [pc, #608]	@ (800441c <HAL_PCD_IRQHandler+0x37c>)
 80041ba:	35ff      	adds	r5, #255	@ 0xff
 80041bc:	189b      	adds	r3, r3, r2
 80041be:	881b      	ldrh	r3, [r3, #0]
 80041c0:	059b      	lsls	r3, r3, #22
 80041c2:	0d9b      	lsrs	r3, r3, #22
 80041c4:	61eb      	str	r3, [r5, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80041c6:	d00d      	beq.n	80041e4 <HAL_PCD_IRQHandler+0x144>
 80041c8:	6969      	ldr	r1, [r5, #20]
 80041ca:	2900      	cmp	r1, #0
 80041cc:	d00a      	beq.n	80041e4 <HAL_PCD_IRQHandler+0x144>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80041ce:	88ea      	ldrh	r2, [r5, #6]
 80041d0:	f002 f8a6 	bl	8006320 <USB_ReadPMA>
                        ep->pmaadress, (uint16_t)ep->xfer_count);

            ep->xfer_buff += ep->xfer_count;
 80041d4:	696b      	ldr	r3, [r5, #20]
 80041d6:	69ea      	ldr	r2, [r5, #28]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80041d8:	0031      	movs	r1, r6
            ep->xfer_buff += ep->xfer_count;
 80041da:	189b      	adds	r3, r3, r2
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80041dc:	0020      	movs	r0, r4
            ep->xfer_buff += ep->xfer_count;
 80041de:	616b      	str	r3, [r5, #20]
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80041e0:	f002 ff63 	bl	80070aa <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80041e4:	6821      	ldr	r1, [r4, #0]
 80041e6:	880a      	ldrh	r2, [r1, #0]
 80041e8:	b293      	uxth	r3, r2

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80041ea:	0512      	lsls	r2, r2, #20
 80041ec:	d500      	bpl.n	80041f0 <HAL_PCD_IRQHandler+0x150>
 80041ee:	e765      	b.n	80040bc <HAL_PCD_IRQHandler+0x1c>
 80041f0:	22c0      	movs	r2, #192	@ 0xc0
 80041f2:	0192      	lsls	r2, r2, #6
 80041f4:	4013      	ands	r3, r2
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d100      	bne.n	80041fc <HAL_PCD_IRQHandler+0x15c>
 80041fa:	e75f      	b.n	80040bc <HAL_PCD_IRQHandler+0x1c>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80041fc:	000b      	movs	r3, r1
 80041fe:	4a87      	ldr	r2, [pc, #540]	@ (800441c <HAL_PCD_IRQHandler+0x37c>)
 8004200:	3350      	adds	r3, #80	@ 0x50
 8004202:	881b      	ldrh	r3, [r3, #0]
 8004204:	188a      	adds	r2, r1, r2
 8004206:	18d2      	adds	r2, r2, r3
 8004208:	8813      	ldrh	r3, [r2, #0]
 800420a:	059b      	lsls	r3, r3, #22
 800420c:	0d9b      	lsrs	r3, r3, #22
 800420e:	8013      	strh	r3, [r2, #0]
 8004210:	692b      	ldr	r3, [r5, #16]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d10e      	bne.n	8004234 <HAL_PCD_IRQHandler+0x194>
 8004216:	2080      	movs	r0, #128	@ 0x80
 8004218:	8813      	ldrh	r3, [r2, #0]
 800421a:	0200      	lsls	r0, r0, #8
 800421c:	4303      	orrs	r3, r0
 800421e:	8013      	strh	r3, [r2, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8004220:	880a      	ldrh	r2, [r1, #0]
 8004222:	4b80      	ldr	r3, [pc, #512]	@ (8004424 <HAL_PCD_IRQHandler+0x384>)
 8004224:	401a      	ands	r2, r3
 8004226:	23c0      	movs	r3, #192	@ 0xc0
 8004228:	019b      	lsls	r3, r3, #6
 800422a:	4053      	eors	r3, r2
 800422c:	4a7e      	ldr	r2, [pc, #504]	@ (8004428 <HAL_PCD_IRQHandler+0x388>)
 800422e:	4313      	orrs	r3, r2
 8004230:	800b      	strh	r3, [r1, #0]
 8004232:	e743      	b.n	80040bc <HAL_PCD_IRQHandler+0x1c>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004234:	2b3e      	cmp	r3, #62	@ 0x3e
 8004236:	d808      	bhi.n	800424a <HAL_PCD_IRQHandler+0x1aa>
 8004238:	2501      	movs	r5, #1
 800423a:	0858      	lsrs	r0, r3, #1
 800423c:	402b      	ands	r3, r5
 800423e:	18c0      	adds	r0, r0, r3
 8004240:	8813      	ldrh	r3, [r2, #0]
 8004242:	0280      	lsls	r0, r0, #10
 8004244:	4303      	orrs	r3, r0
 8004246:	b29b      	uxth	r3, r3
 8004248:	e7e9      	b.n	800421e <HAL_PCD_IRQHandler+0x17e>
 800424a:	251f      	movs	r5, #31
 800424c:	0958      	lsrs	r0, r3, #5
 800424e:	402b      	ands	r3, r5
 8004250:	425d      	negs	r5, r3
 8004252:	416b      	adcs	r3, r5
 8004254:	1ac0      	subs	r0, r0, r3
 8004256:	8813      	ldrh	r3, [r2, #0]
 8004258:	0280      	lsls	r0, r0, #10
 800425a:	4318      	orrs	r0, r3
 800425c:	4b73      	ldr	r3, [pc, #460]	@ (800442c <HAL_PCD_IRQHandler+0x38c>)
 800425e:	e7f1      	b.n	8004244 <HAL_PCD_IRQHandler+0x1a4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004260:	9b00      	ldr	r3, [sp, #0]
 8004262:	009f      	lsls	r7, r3, #2
 8004264:	19c2      	adds	r2, r0, r7
 8004266:	8813      	ldrh	r3, [r2, #0]
 8004268:	b299      	uxth	r1, r3

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800426a:	b21b      	sxth	r3, r3
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800426c:	9101      	str	r1, [sp, #4]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800426e:	2b00      	cmp	r3, #0
 8004270:	db00      	blt.n	8004274 <HAL_PCD_IRQHandler+0x1d4>
 8004272:	e092      	b.n	800439a <HAL_PCD_IRQHandler+0x2fa>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004274:	8813      	ldrh	r3, [r2, #0]
 8004276:	496a      	ldr	r1, [pc, #424]	@ (8004420 <HAL_PCD_IRQHandler+0x380>)
 8004278:	400b      	ands	r3, r1
 800427a:	2180      	movs	r1, #128	@ 0x80
 800427c:	430b      	orrs	r3, r1
 800427e:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->OUT_ep[epindex];

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8004280:	2328      	movs	r3, #40	@ 0x28
 8004282:	9a00      	ldr	r2, [sp, #0]
 8004284:	4353      	muls	r3, r2
 8004286:	18e3      	adds	r3, r4, r3
 8004288:	001a      	movs	r2, r3
 800428a:	001d      	movs	r5, r3
 800428c:	325d      	adds	r2, #93	@ 0x5d
 800428e:	32ff      	adds	r2, #255	@ 0xff
 8004290:	7812      	ldrb	r2, [r2, #0]
 8004292:	3551      	adds	r5, #81	@ 0x51
 8004294:	35ff      	adds	r5, #255	@ 0xff
 8004296:	2a00      	cmp	r2, #0
 8004298:	d114      	bne.n	80042c4 <HAL_PCD_IRQHandler+0x224>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800429a:	0002      	movs	r2, r0
 800429c:	3250      	adds	r2, #80	@ 0x50
 800429e:	8811      	ldrh	r1, [r2, #0]
 80042a0:	782a      	ldrb	r2, [r5, #0]
 80042a2:	00d2      	lsls	r2, r2, #3
 80042a4:	1852      	adds	r2, r2, r1
 80042a6:	495d      	ldr	r1, [pc, #372]	@ (800441c <HAL_PCD_IRQHandler+0x37c>)
 80042a8:	1812      	adds	r2, r2, r0
 80042aa:	1852      	adds	r2, r2, r1
 80042ac:	8812      	ldrh	r2, [r2, #0]
 80042ae:	0592      	lsls	r2, r2, #22
 80042b0:	0d95      	lsrs	r5, r2, #22

          if (count != 0U)
 80042b2:	2a00      	cmp	r2, #0
 80042b4:	d056      	beq.n	8004364 <HAL_PCD_IRQHandler+0x2c4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80042b6:	001a      	movs	r2, r3
 80042b8:	3257      	adds	r2, #87	@ 0x57
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);

              if (count != 0U)
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80042ba:	32ff      	adds	r2, #255	@ 0xff
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80042bc:	33fc      	adds	r3, #252	@ 0xfc
 80042be:	0019      	movs	r1, r3
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80042c0:	8812      	ldrh	r2, [r2, #0]
 80042c2:	e04b      	b.n	800435c <HAL_PCD_IRQHandler+0x2bc>
          if (ep->type == EP_TYPE_BULK)
 80042c4:	0019      	movs	r1, r3
 80042c6:	3154      	adds	r1, #84	@ 0x54
 80042c8:	31ff      	adds	r1, #255	@ 0xff
 80042ca:	7809      	ldrb	r1, [r1, #0]

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80042cc:	782a      	ldrb	r2, [r5, #0]
          if (ep->type == EP_TYPE_BULK)
 80042ce:	2902      	cmp	r1, #2
 80042d0:	d000      	beq.n	80042d4 <HAL_PCD_IRQHandler+0x234>
 80042d2:	e0e3      	b.n	800449c <HAL_PCD_IRQHandler+0x3fc>
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80042d4:	2680      	movs	r6, #128	@ 0x80
 80042d6:	01f6      	lsls	r6, r6, #7
 80042d8:	46b4      	mov	ip, r6
 80042da:	4665      	mov	r5, ip
 80042dc:	9e01      	ldr	r6, [sp, #4]

    if (ep->xfer_len >= count)
 80042de:	33fc      	adds	r3, #252	@ 0xfc
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80042e0:	402e      	ands	r6, r5
 80042e2:	9603      	str	r6, [sp, #12]
 80042e4:	0006      	movs	r6, r0
 80042e6:	3650      	adds	r6, #80	@ 0x50
 80042e8:	9602      	str	r6, [sp, #8]
 80042ea:	4666      	mov	r6, ip
 80042ec:	9d01      	ldr	r5, [sp, #4]
    if (ep->xfer_len >= count)
 80042ee:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80042f0:	4235      	tst	r5, r6
 80042f2:	d100      	bne.n	80042f6 <HAL_PCD_IRQHandler+0x256>
 80042f4:	e0a0      	b.n	8004438 <HAL_PCD_IRQHandler+0x398>
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80042f6:	9d02      	ldr	r5, [sp, #8]
 80042f8:	882e      	ldrh	r6, [r5, #0]
 80042fa:	00d5      	lsls	r5, r2, #3
 80042fc:	1976      	adds	r6, r6, r5
 80042fe:	4d46      	ldr	r5, [pc, #280]	@ (8004418 <HAL_PCD_IRQHandler+0x378>)
 8004300:	1836      	adds	r6, r6, r0
 8004302:	1976      	adds	r6, r6, r5
 8004304:	8835      	ldrh	r5, [r6, #0]
 8004306:	05ad      	lsls	r5, r5, #22
 8004308:	0dad      	lsrs	r5, r5, #22
    if (ep->xfer_len >= count)
 800430a:	428d      	cmp	r5, r1
 800430c:	d90d      	bls.n	800432a <HAL_PCD_IRQHandler+0x28a>
 800430e:	2100      	movs	r1, #0
 8004310:	66d9      	str	r1, [r3, #108]	@ 0x6c
    }

    if (ep->xfer_len == 0U)
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004312:	0091      	lsls	r1, r2, #2
 8004314:	1841      	adds	r1, r0, r1
 8004316:	880e      	ldrh	r6, [r1, #0]
 8004318:	4b42      	ldr	r3, [pc, #264]	@ (8004424 <HAL_PCD_IRQHandler+0x384>)
 800431a:	401e      	ands	r6, r3
 800431c:	2380      	movs	r3, #128	@ 0x80
 800431e:	019b      	lsls	r3, r3, #6
 8004320:	4073      	eors	r3, r6
 8004322:	4e41      	ldr	r6, [pc, #260]	@ (8004428 <HAL_PCD_IRQHandler+0x388>)
 8004324:	4333      	orrs	r3, r6
 8004326:	800b      	strh	r3, [r1, #0]
 8004328:	e002      	b.n	8004330 <HAL_PCD_IRQHandler+0x290>
      ep->xfer_len -= count;
 800432a:	1b49      	subs	r1, r1, r5
 800432c:	66d9      	str	r1, [r3, #108]	@ 0x6c
    if (ep->xfer_len == 0U)
 800432e:	d0f0      	beq.n	8004312 <HAL_PCD_IRQHandler+0x272>
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004330:	9b01      	ldr	r3, [sp, #4]
 8004332:	065b      	lsls	r3, r3, #25
 8004334:	d507      	bpl.n	8004346 <HAL_PCD_IRQHandler+0x2a6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004336:	0092      	lsls	r2, r2, #2
 8004338:	1882      	adds	r2, r0, r2
 800433a:	8813      	ldrh	r3, [r2, #0]
 800433c:	493c      	ldr	r1, [pc, #240]	@ (8004430 <HAL_PCD_IRQHandler+0x390>)
 800433e:	400b      	ands	r3, r1
 8004340:	493c      	ldr	r1, [pc, #240]	@ (8004434 <HAL_PCD_IRQHandler+0x394>)
 8004342:	430b      	orrs	r3, r1
 8004344:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004346:	2d00      	cmp	r5, #0
 8004348:	d00c      	beq.n	8004364 <HAL_PCD_IRQHandler+0x2c4>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800434a:	2328      	movs	r3, #40	@ 0x28
 800434c:	9a00      	ldr	r2, [sp, #0]
 800434e:	4353      	muls	r3, r2
 8004350:	18e1      	adds	r1, r4, r3
 8004352:	000a      	movs	r2, r1
 8004354:	3259      	adds	r2, #89	@ 0x59
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
    }

    if (count != 0U)
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004356:	32ff      	adds	r2, #255	@ 0xff
 8004358:	8812      	ldrh	r2, [r2, #0]
 800435a:	31fc      	adds	r1, #252	@ 0xfc
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800435c:	002b      	movs	r3, r5
 800435e:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8004360:	f001 ffde 	bl	8006320 <USB_ReadPMA>
        ep->xfer_count += count;
 8004364:	2328      	movs	r3, #40	@ 0x28
 8004366:	9900      	ldr	r1, [sp, #0]
 8004368:	4359      	muls	r1, r3
 800436a:	1862      	adds	r2, r4, r1
 800436c:	32fc      	adds	r2, #252	@ 0xfc
 800436e:	6f10      	ldr	r0, [r2, #112]	@ 0x70
 8004370:	1940      	adds	r0, r0, r5
 8004372:	6710      	str	r0, [r2, #112]	@ 0x70
        ep->xfer_buff += count;
 8004374:	6e90      	ldr	r0, [r2, #104]	@ 0x68
 8004376:	1940      	adds	r0, r0, r5
 8004378:	6690      	str	r0, [r2, #104]	@ 0x68
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800437a:	6ed0      	ldr	r0, [r2, #108]	@ 0x6c
 800437c:	2800      	cmp	r0, #0
 800437e:	d003      	beq.n	8004388 <HAL_PCD_IRQHandler+0x2e8>
 8004380:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8004382:	4295      	cmp	r5, r2
 8004384:	d300      	bcc.n	8004388 <HAL_PCD_IRQHandler+0x2e8>
 8004386:	e0b3      	b.n	80044f0 <HAL_PCD_IRQHandler+0x450>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8004388:	9a00      	ldr	r2, [sp, #0]
 800438a:	0020      	movs	r0, r4
 800438c:	4353      	muls	r3, r2
 800438e:	18e3      	adds	r3, r4, r3
 8004390:	3351      	adds	r3, #81	@ 0x51
 8004392:	33ff      	adds	r3, #255	@ 0xff
 8004394:	7819      	ldrb	r1, [r3, #0]
 8004396:	f002 fe88 	bl	80070aa <HAL_PCD_DataOutStageCallback>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800439a:	2280      	movs	r2, #128	@ 0x80
 800439c:	9b01      	ldr	r3, [sp, #4]
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800439e:	6820      	ldr	r0, [r4, #0]
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80043a0:	4213      	tst	r3, r2
 80043a2:	d100      	bne.n	80043a6 <HAL_PCD_IRQHandler+0x306>
 80043a4:	e68a      	b.n	80040bc <HAL_PCD_IRQHandler+0x1c>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80043a6:	19c2      	adds	r2, r0, r7
 80043a8:	8813      	ldrh	r3, [r2, #0]
 80043aa:	491a      	ldr	r1, [pc, #104]	@ (8004414 <HAL_PCD_IRQHandler+0x374>)
        if (ep->type == EP_TYPE_ISOC)
 80043ac:	9e00      	ldr	r6, [sp, #0]
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80043ae:	400b      	ands	r3, r1
 80043b0:	491e      	ldr	r1, [pc, #120]	@ (800442c <HAL_PCD_IRQHandler+0x38c>)
 80043b2:	430b      	orrs	r3, r1
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	8013      	strh	r3, [r2, #0]
        if (ep->type == EP_TYPE_ISOC)
 80043b8:	2228      	movs	r2, #40	@ 0x28
 80043ba:	4356      	muls	r6, r2
 80043bc:	19a3      	adds	r3, r4, r6
 80043be:	7cd9      	ldrb	r1, [r3, #19]
 80043c0:	2901      	cmp	r1, #1
 80043c2:	d000      	beq.n	80043c6 <HAL_PCD_IRQHandler+0x326>
 80043c4:	e0c7      	b.n	8004556 <HAL_PCD_IRQHandler+0x4b6>
          ep->xfer_len = 0U;
 80043c6:	9900      	ldr	r1, [sp, #0]
 80043c8:	3101      	adds	r1, #1
 80043ca:	434a      	muls	r2, r1
 80043cc:	2100      	movs	r1, #0
 80043ce:	5111      	str	r1, [r2, r4]
          if (ep->doublebuffer != 0U)
 80043d0:	7f1a      	ldrb	r2, [r3, #28]
 80043d2:	428a      	cmp	r2, r1
 80043d4:	d100      	bne.n	80043d8 <HAL_PCD_IRQHandler+0x338>
 80043d6:	e09e      	b.n	8004516 <HAL_PCD_IRQHandler+0x476>
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80043d8:	2240      	movs	r2, #64	@ 0x40
 80043da:	9d01      	ldr	r5, [sp, #4]
 80043dc:	9e01      	ldr	r6, [sp, #4]
 80043de:	4015      	ands	r5, r2
 80043e0:	4216      	tst	r6, r2
 80043e2:	d100      	bne.n	80043e6 <HAL_PCD_IRQHandler+0x346>
 80043e4:	e0a0      	b.n	8004528 <HAL_PCD_IRQHandler+0x488>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80043e6:	7c5a      	ldrb	r2, [r3, #17]
 80043e8:	428a      	cmp	r2, r1
 80043ea:	d000      	beq.n	80043ee <HAL_PCD_IRQHandler+0x34e>
 80043ec:	e087      	b.n	80044fe <HAL_PCD_IRQHandler+0x45e>
 80043ee:	0002      	movs	r2, r0
 80043f0:	3250      	adds	r2, #80	@ 0x50
 80043f2:	8811      	ldrh	r1, [r2, #0]
 80043f4:	7c1a      	ldrb	r2, [r3, #16]
 80043f6:	4b08      	ldr	r3, [pc, #32]	@ (8004418 <HAL_PCD_IRQHandler+0x378>)
 80043f8:	00d2      	lsls	r2, r2, #3
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80043fa:	18c0      	adds	r0, r0, r3
 80043fc:	1841      	adds	r1, r0, r1
 80043fe:	1852      	adds	r2, r2, r1
 8004400:	8813      	ldrh	r3, [r2, #0]
 8004402:	490a      	ldr	r1, [pc, #40]	@ (800442c <HAL_PCD_IRQHandler+0x38c>)
 8004404:	059b      	lsls	r3, r3, #22
 8004406:	0d9b      	lsrs	r3, r3, #22
 8004408:	8013      	strh	r3, [r2, #0]
 800440a:	8813      	ldrh	r3, [r2, #0]
 800440c:	430b      	orrs	r3, r1
 800440e:	b29b      	uxth	r3, r3
 8004410:	8013      	strh	r3, [r2, #0]
 8004412:	e080      	b.n	8004516 <HAL_PCD_IRQHandler+0x476>
 8004414:	ffff8f0f 	.word	0xffff8f0f
 8004418:	00000402 	.word	0x00000402
 800441c:	00000406 	.word	0x00000406
 8004420:	00000f8f 	.word	0x00000f8f
 8004424:	ffffbf8f 	.word	0xffffbf8f
 8004428:	00008080 	.word	0x00008080
 800442c:	ffff8000 	.word	0xffff8000
 8004430:	ffff8f8f 	.word	0xffff8f8f
 8004434:	000080c0 	.word	0x000080c0
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004438:	9d02      	ldr	r5, [sp, #8]
 800443a:	882e      	ldrh	r6, [r5, #0]
 800443c:	00d5      	lsls	r5, r2, #3
 800443e:	1976      	adds	r6, r6, r5
 8004440:	4dc7      	ldr	r5, [pc, #796]	@ (8004760 <HAL_PCD_IRQHandler+0x6c0>)
 8004442:	1836      	adds	r6, r6, r0
 8004444:	1976      	adds	r6, r6, r5
 8004446:	8835      	ldrh	r5, [r6, #0]
 8004448:	05ad      	lsls	r5, r5, #22
 800444a:	0dad      	lsrs	r5, r5, #22
    if (ep->xfer_len >= count)
 800444c:	428d      	cmp	r5, r1
 800444e:	d90d      	bls.n	800446c <HAL_PCD_IRQHandler+0x3cc>
 8004450:	9903      	ldr	r1, [sp, #12]
 8004452:	66d9      	str	r1, [r3, #108]	@ 0x6c
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004454:	0091      	lsls	r1, r2, #2
 8004456:	1841      	adds	r1, r0, r1
 8004458:	880e      	ldrh	r6, [r1, #0]
 800445a:	4bc2      	ldr	r3, [pc, #776]	@ (8004764 <HAL_PCD_IRQHandler+0x6c4>)
 800445c:	401e      	ands	r6, r3
 800445e:	2380      	movs	r3, #128	@ 0x80
 8004460:	019b      	lsls	r3, r3, #6
 8004462:	4073      	eors	r3, r6
 8004464:	4ec0      	ldr	r6, [pc, #768]	@ (8004768 <HAL_PCD_IRQHandler+0x6c8>)
 8004466:	4333      	orrs	r3, r6
 8004468:	800b      	strh	r3, [r1, #0]
 800446a:	e002      	b.n	8004472 <HAL_PCD_IRQHandler+0x3d2>
      ep->xfer_len -= count;
 800446c:	1b49      	subs	r1, r1, r5
 800446e:	66d9      	str	r1, [r3, #108]	@ 0x6c
    if (ep->xfer_len == 0U)
 8004470:	d0f0      	beq.n	8004454 <HAL_PCD_IRQHandler+0x3b4>
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8004472:	9b01      	ldr	r3, [sp, #4]
 8004474:	065b      	lsls	r3, r3, #25
 8004476:	d407      	bmi.n	8004488 <HAL_PCD_IRQHandler+0x3e8>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004478:	0092      	lsls	r2, r2, #2
 800447a:	1882      	adds	r2, r0, r2
 800447c:	8813      	ldrh	r3, [r2, #0]
 800447e:	49bb      	ldr	r1, [pc, #748]	@ (800476c <HAL_PCD_IRQHandler+0x6cc>)
 8004480:	400b      	ands	r3, r1
 8004482:	49bb      	ldr	r1, [pc, #748]	@ (8004770 <HAL_PCD_IRQHandler+0x6d0>)
 8004484:	430b      	orrs	r3, r1
 8004486:	8013      	strh	r3, [r2, #0]
    if (count != 0U)
 8004488:	2d00      	cmp	r5, #0
 800448a:	d100      	bne.n	800448e <HAL_PCD_IRQHandler+0x3ee>
 800448c:	e76a      	b.n	8004364 <HAL_PCD_IRQHandler+0x2c4>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800448e:	2328      	movs	r3, #40	@ 0x28
 8004490:	9a00      	ldr	r2, [sp, #0]
 8004492:	4353      	muls	r3, r2
 8004494:	18e1      	adds	r1, r4, r3
 8004496:	000a      	movs	r2, r1
 8004498:	325b      	adds	r2, #91	@ 0x5b
 800449a:	e75c      	b.n	8004356 <HAL_PCD_IRQHandler+0x2b6>
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800449c:	0092      	lsls	r2, r2, #2
 800449e:	1882      	adds	r2, r0, r2
 80044a0:	8816      	ldrh	r6, [r2, #0]
 80044a2:	49b2      	ldr	r1, [pc, #712]	@ (800476c <HAL_PCD_IRQHandler+0x6cc>)
 80044a4:	4031      	ands	r1, r6
 80044a6:	4eb2      	ldr	r6, [pc, #712]	@ (8004770 <HAL_PCD_IRQHandler+0x6d0>)
 80044a8:	4331      	orrs	r1, r6
 80044aa:	8011      	strh	r1, [r2, #0]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80044ac:	782a      	ldrb	r2, [r5, #0]
 80044ae:	0091      	lsls	r1, r2, #2
 80044b0:	1841      	adds	r1, r0, r1
 80044b2:	880d      	ldrh	r5, [r1, #0]
 80044b4:	0001      	movs	r1, r0
 80044b6:	3150      	adds	r1, #80	@ 0x50
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80044b8:	8809      	ldrh	r1, [r1, #0]
 80044ba:	00d2      	lsls	r2, r2, #3
 80044bc:	1852      	adds	r2, r2, r1
 80044be:	1812      	adds	r2, r2, r0
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80044c0:	046d      	lsls	r5, r5, #17
 80044c2:	d50a      	bpl.n	80044da <HAL_PCD_IRQHandler+0x43a>
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80044c4:	49ab      	ldr	r1, [pc, #684]	@ (8004774 <HAL_PCD_IRQHandler+0x6d4>)
 80044c6:	1852      	adds	r2, r2, r1
 80044c8:	8812      	ldrh	r2, [r2, #0]
 80044ca:	0592      	lsls	r2, r2, #22
 80044cc:	0d95      	lsrs	r5, r2, #22
              if (count != 0U)
 80044ce:	2a00      	cmp	r2, #0
 80044d0:	d100      	bne.n	80044d4 <HAL_PCD_IRQHandler+0x434>
 80044d2:	e747      	b.n	8004364 <HAL_PCD_IRQHandler+0x2c4>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80044d4:	001a      	movs	r2, r3
 80044d6:	3259      	adds	r2, #89	@ 0x59
 80044d8:	e6ef      	b.n	80042ba <HAL_PCD_IRQHandler+0x21a>
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80044da:	49a1      	ldr	r1, [pc, #644]	@ (8004760 <HAL_PCD_IRQHandler+0x6c0>)
 80044dc:	1852      	adds	r2, r2, r1
 80044de:	8812      	ldrh	r2, [r2, #0]
 80044e0:	0592      	lsls	r2, r2, #22
 80044e2:	0d95      	lsrs	r5, r2, #22
              if (count != 0U)
 80044e4:	2a00      	cmp	r2, #0
 80044e6:	d100      	bne.n	80044ea <HAL_PCD_IRQHandler+0x44a>
 80044e8:	e73c      	b.n	8004364 <HAL_PCD_IRQHandler+0x2c4>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80044ea:	001a      	movs	r2, r3
 80044ec:	325b      	adds	r2, #91	@ 0x5b
 80044ee:	e6e4      	b.n	80042ba <HAL_PCD_IRQHandler+0x21a>
        ep = &hpcd->OUT_ep[epindex];
 80044f0:	3151      	adds	r1, #81	@ 0x51
 80044f2:	31ff      	adds	r1, #255	@ 0xff
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80044f4:	6820      	ldr	r0, [r4, #0]
        ep = &hpcd->OUT_ep[epindex];
 80044f6:	1861      	adds	r1, r4, r1
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80044f8:	f001 fce0 	bl	8005ebc <USB_EPStartXfer>
 80044fc:	e74d      	b.n	800439a <HAL_PCD_IRQHandler+0x2fa>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80044fe:	2a01      	cmp	r2, #1
 8004500:	d109      	bne.n	8004516 <HAL_PCD_IRQHandler+0x476>
 8004502:	0002      	movs	r2, r0
 8004504:	4d9b      	ldr	r5, [pc, #620]	@ (8004774 <HAL_PCD_IRQHandler+0x6d4>)
 8004506:	3250      	adds	r2, #80	@ 0x50
 8004508:	8812      	ldrh	r2, [r2, #0]
 800450a:	7c1b      	ldrb	r3, [r3, #16]
 800450c:	1940      	adds	r0, r0, r5
 800450e:	00db      	lsls	r3, r3, #3
 8004510:	1880      	adds	r0, r0, r2
 8004512:	181b      	adds	r3, r3, r0
 8004514:	8019      	strh	r1, [r3, #0]
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004516:	2328      	movs	r3, #40	@ 0x28
 8004518:	9a00      	ldr	r2, [sp, #0]
 800451a:	4353      	muls	r3, r2
 800451c:	18e3      	adds	r3, r4, r3
 800451e:	7c19      	ldrb	r1, [r3, #16]
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004520:	0020      	movs	r0, r4
 8004522:	f002 fdce 	bl	80070c2 <HAL_PCD_DataInStageCallback>
 8004526:	e5c9      	b.n	80040bc <HAL_PCD_IRQHandler+0x1c>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004528:	7c5a      	ldrb	r2, [r3, #17]
 800452a:	2a00      	cmp	r2, #0
 800452c:	d106      	bne.n	800453c <HAL_PCD_IRQHandler+0x49c>
 800452e:	0002      	movs	r2, r0
 8004530:	3250      	adds	r2, #80	@ 0x50
 8004532:	8811      	ldrh	r1, [r2, #0]
 8004534:	7c1a      	ldrb	r2, [r3, #16]
 8004536:	4b8a      	ldr	r3, [pc, #552]	@ (8004760 <HAL_PCD_IRQHandler+0x6c0>)
 8004538:	00d2      	lsls	r2, r2, #3
 800453a:	e75e      	b.n	80043fa <HAL_PCD_IRQHandler+0x35a>
 800453c:	2a01      	cmp	r2, #1
 800453e:	d1ea      	bne.n	8004516 <HAL_PCD_IRQHandler+0x476>
 8004540:	0002      	movs	r2, r0
 8004542:	4987      	ldr	r1, [pc, #540]	@ (8004760 <HAL_PCD_IRQHandler+0x6c0>)
 8004544:	3250      	adds	r2, #80	@ 0x50
 8004546:	8812      	ldrh	r2, [r2, #0]
 8004548:	7c1b      	ldrb	r3, [r3, #16]
 800454a:	1840      	adds	r0, r0, r1
 800454c:	00db      	lsls	r3, r3, #3
 800454e:	1880      	adds	r0, r0, r2
 8004550:	181b      	adds	r3, r3, r0
 8004552:	801d      	strh	r5, [r3, #0]
 8004554:	e7df      	b.n	8004516 <HAL_PCD_IRQHandler+0x476>
          if ((wEPVal & USB_EP_KIND) == 0U)
 8004556:	2780      	movs	r7, #128	@ 0x80
 8004558:	9901      	ldr	r1, [sp, #4]
 800455a:	007f      	lsls	r7, r7, #1
 800455c:	4039      	ands	r1, r7
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800455e:	7c1a      	ldrb	r2, [r3, #16]
          if ((wEPVal & USB_EP_KIND) == 0U)
 8004560:	468c      	mov	ip, r1
 8004562:	9901      	ldr	r1, [sp, #4]
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004564:	9202      	str	r2, [sp, #8]
            if (ep->xfer_len > TxPctSize)
 8004566:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004568:	00d2      	lsls	r2, r2, #3
          if ((wEPVal & USB_EP_KIND) == 0U)
 800456a:	4239      	tst	r1, r7
 800456c:	d11c      	bne.n	80045a8 <HAL_PCD_IRQHandler+0x508>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800456e:	0007      	movs	r7, r0
 8004570:	3750      	adds	r7, #80	@ 0x50
 8004572:	883f      	ldrh	r7, [r7, #0]
 8004574:	18bf      	adds	r7, r7, r2
 8004576:	4a7f      	ldr	r2, [pc, #508]	@ (8004774 <HAL_PCD_IRQHandler+0x6d4>)
 8004578:	183f      	adds	r7, r7, r0
 800457a:	18bf      	adds	r7, r7, r2
 800457c:	883a      	ldrh	r2, [r7, #0]
 800457e:	0592      	lsls	r2, r2, #22
            if (ep->xfer_len > TxPctSize)
 8004580:	0d92      	lsrs	r2, r2, #22
 8004582:	42aa      	cmp	r2, r5
 8004584:	d303      	bcc.n	800458e <HAL_PCD_IRQHandler+0x4ee>
 8004586:	4662      	mov	r2, ip
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004588:	9902      	ldr	r1, [sp, #8]
 800458a:	629a      	str	r2, [r3, #40]	@ 0x28
 800458c:	e7c8      	b.n	8004520 <HAL_PCD_IRQHandler+0x480>
              ep->xfer_buff += TxPctSize;
 800458e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
              ep->xfer_len -= TxPctSize;
 8004590:	1aad      	subs	r5, r5, r2
              ep->xfer_buff += TxPctSize;
 8004592:	1889      	adds	r1, r1, r2
 8004594:	6259      	str	r1, [r3, #36]	@ 0x24
              ep->xfer_count += TxPctSize;
 8004596:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
        ep = &hpcd->IN_ep[epindex];
 8004598:	3610      	adds	r6, #16
              ep->xfer_count += TxPctSize;
 800459a:	188a      	adds	r2, r1, r2
 800459c:	629d      	str	r5, [r3, #40]	@ 0x28
 800459e:	62da      	str	r2, [r3, #44]	@ 0x2c
        ep = &hpcd->IN_ep[epindex];
 80045a0:	19a1      	adds	r1, r4, r6
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80045a2:	f001 fc8b 	bl	8005ebc <USB_EPStartXfer>
 80045a6:	e589      	b.n	80040bc <HAL_PCD_IRQHandler+0x1c>
{
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80045a8:	2140      	movs	r1, #64	@ 0x40
 80045aa:	468c      	mov	ip, r1
 80045ac:	9f01      	ldr	r7, [sp, #4]
 80045ae:	0006      	movs	r6, r0
 80045b0:	400f      	ands	r7, r1
 80045b2:	9703      	str	r7, [sp, #12]
 80045b4:	4667      	mov	r7, ip
 80045b6:	9901      	ldr	r1, [sp, #4]
 80045b8:	3650      	adds	r6, #80	@ 0x50
 80045ba:	4239      	tst	r1, r7
 80045bc:	d100      	bne.n	80045c0 <HAL_PCD_IRQHandler+0x520>
 80045be:	e0df      	b.n	8004780 <HAL_PCD_IRQHandler+0x6e0>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80045c0:	496c      	ldr	r1, [pc, #432]	@ (8004774 <HAL_PCD_IRQHandler+0x6d4>)
 80045c2:	8837      	ldrh	r7, [r6, #0]
 80045c4:	1846      	adds	r6, r0, r1
    {
      ep->xfer_len -= TxPctSize;
    }
    else
    {
      ep->xfer_len = 0U;
 80045c6:	2100      	movs	r1, #0
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80045c8:	19f7      	adds	r7, r6, r7
 80045ca:	5abf      	ldrh	r7, [r7, r2]
      ep->xfer_len = 0U;
 80045cc:	468c      	mov	ip, r1
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80045ce:	05bf      	lsls	r7, r7, #22
    if (ep->xfer_len > TxPctSize)
 80045d0:	0dbf      	lsrs	r7, r7, #22
 80045d2:	42af      	cmp	r7, r5
 80045d4:	d201      	bcs.n	80045da <HAL_PCD_IRQHandler+0x53a>
      ep->xfer_len -= TxPctSize;
 80045d6:	1be9      	subs	r1, r5, r7
 80045d8:	468c      	mov	ip, r1
 80045da:	4661      	mov	r1, ip
 80045dc:	2580      	movs	r5, #128	@ 0x80
 80045de:	6299      	str	r1, [r3, #40]	@ 0x28
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80045e0:	9901      	ldr	r1, [sp, #4]
 80045e2:	01ed      	lsls	r5, r5, #7
 80045e4:	4029      	ands	r1, r5
 80045e6:	000d      	movs	r5, r1
 80045e8:	4661      	mov	r1, ip
 80045ea:	2900      	cmp	r1, #0
 80045ec:	d147      	bne.n	800467e <HAL_PCD_IRQHandler+0x5de>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80045ee:	2328      	movs	r3, #40	@ 0x28
 80045f0:	9900      	ldr	r1, [sp, #0]
 80045f2:	434b      	muls	r3, r1
 80045f4:	18e3      	adds	r3, r4, r3
 80045f6:	7c5b      	ldrb	r3, [r3, #17]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d130      	bne.n	800465e <HAL_PCD_IRQHandler+0x5be>
 80045fc:	0007      	movs	r7, r0
 80045fe:	3750      	adds	r7, #80	@ 0x50
 8004600:	883b      	ldrh	r3, [r7, #0]
 8004602:	495d      	ldr	r1, [pc, #372]	@ (8004778 <HAL_PCD_IRQHandler+0x6d8>)
 8004604:	18f3      	adds	r3, r6, r3
 8004606:	189b      	adds	r3, r3, r2
 8004608:	881e      	ldrh	r6, [r3, #0]
 800460a:	05b6      	lsls	r6, r6, #22
 800460c:	0db6      	lsrs	r6, r6, #22
 800460e:	801e      	strh	r6, [r3, #0]
 8004610:	881e      	ldrh	r6, [r3, #0]
 8004612:	430e      	orrs	r6, r1
 8004614:	b2b6      	uxth	r6, r6
 8004616:	801e      	strh	r6, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004618:	4e51      	ldr	r6, [pc, #324]	@ (8004760 <HAL_PCD_IRQHandler+0x6c0>)
 800461a:	883b      	ldrh	r3, [r7, #0]
 800461c:	1980      	adds	r0, r0, r6
 800461e:	18c0      	adds	r0, r0, r3
 8004620:	1880      	adds	r0, r0, r2
 8004622:	8803      	ldrh	r3, [r0, #0]
 8004624:	059b      	lsls	r3, r3, #22
 8004626:	0d9b      	lsrs	r3, r3, #22
 8004628:	8003      	strh	r3, [r0, #0]
 800462a:	8803      	ldrh	r3, [r0, #0]
 800462c:	430b      	orrs	r3, r1
 800462e:	b29b      	uxth	r3, r3
 8004630:	8003      	strh	r3, [r0, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004632:	0020      	movs	r0, r4
 8004634:	9902      	ldr	r1, [sp, #8]
 8004636:	f002 fd44 	bl	80070c2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800463a:	2d00      	cmp	r5, #0
 800463c:	d100      	bne.n	8004640 <HAL_PCD_IRQHandler+0x5a0>
 800463e:	e0dc      	b.n	80047fa <HAL_PCD_IRQHandler+0x75a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004640:	2328      	movs	r3, #40	@ 0x28
 8004642:	9a00      	ldr	r2, [sp, #0]
 8004644:	4949      	ldr	r1, [pc, #292]	@ (800476c <HAL_PCD_IRQHandler+0x6cc>)
 8004646:	4353      	muls	r3, r2
 8004648:	18e3      	adds	r3, r4, r3
 800464a:	7c1b      	ldrb	r3, [r3, #16]
 800464c:	6822      	ldr	r2, [r4, #0]
 800464e:	009b      	lsls	r3, r3, #2
 8004650:	18d2      	adds	r2, r2, r3
 8004652:	8813      	ldrh	r3, [r2, #0]
 8004654:	400b      	ands	r3, r1
 8004656:	4949      	ldr	r1, [pc, #292]	@ (800477c <HAL_PCD_IRQHandler+0x6dc>)
 8004658:	430b      	orrs	r3, r1
 800465a:	8013      	strh	r3, [r2, #0]
 800465c:	e0cd      	b.n	80047fa <HAL_PCD_IRQHandler+0x75a>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800465e:	2b01      	cmp	r3, #1
 8004660:	d1e7      	bne.n	8004632 <HAL_PCD_IRQHandler+0x592>
 8004662:	0007      	movs	r7, r0
 8004664:	4661      	mov	r1, ip
 8004666:	3750      	adds	r7, #80	@ 0x50
 8004668:	883b      	ldrh	r3, [r7, #0]
 800466a:	18f3      	adds	r3, r6, r3
 800466c:	189b      	adds	r3, r3, r2
 800466e:	8019      	strh	r1, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004670:	493b      	ldr	r1, [pc, #236]	@ (8004760 <HAL_PCD_IRQHandler+0x6c0>)
 8004672:	883b      	ldrh	r3, [r7, #0]
 8004674:	1840      	adds	r0, r0, r1
 8004676:	18c0      	adds	r0, r0, r3
 8004678:	1880      	adds	r0, r0, r2
 800467a:	4663      	mov	r3, ip
 800467c:	e7d8      	b.n	8004630 <HAL_PCD_IRQHandler+0x590>
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800467e:	2d00      	cmp	r5, #0
 8004680:	d00c      	beq.n	800469c <HAL_PCD_IRQHandler+0x5fc>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004682:	9902      	ldr	r1, [sp, #8]
 8004684:	0089      	lsls	r1, r1, #2
 8004686:	1841      	adds	r1, r0, r1
 8004688:	880d      	ldrh	r5, [r1, #0]
 800468a:	9101      	str	r1, [sp, #4]
 800468c:	46ac      	mov	ip, r5
 800468e:	4661      	mov	r1, ip
 8004690:	4d36      	ldr	r5, [pc, #216]	@ (800476c <HAL_PCD_IRQHandler+0x6cc>)
 8004692:	400d      	ands	r5, r1
 8004694:	4939      	ldr	r1, [pc, #228]	@ (800477c <HAL_PCD_IRQHandler+0x6dc>)
 8004696:	430d      	orrs	r5, r1
 8004698:	9901      	ldr	r1, [sp, #4]
 800469a:	800d      	strh	r5, [r1, #0]
      if (ep->xfer_fill_db == 1U)
 800469c:	2528      	movs	r5, #40	@ 0x28
 800469e:	9900      	ldr	r1, [sp, #0]
 80046a0:	434d      	muls	r5, r1
 80046a2:	2134      	movs	r1, #52	@ 0x34
 80046a4:	468c      	mov	ip, r1
 80046a6:	1965      	adds	r5, r4, r5
 80046a8:	44ac      	add	ip, r5
 80046aa:	4661      	mov	r1, ip
 80046ac:	7809      	ldrb	r1, [r1, #0]
 80046ae:	2901      	cmp	r1, #1
 80046b0:	d000      	beq.n	80046b4 <HAL_PCD_IRQHandler+0x614>
 80046b2:	e0a2      	b.n	80047fa <HAL_PCD_IRQHandler+0x75a>
        ep->xfer_buff += TxPctSize;
 80046b4:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 80046b6:	19c9      	adds	r1, r1, r7
 80046b8:	6269      	str	r1, [r5, #36]	@ 0x24
 80046ba:	9101      	str	r1, [sp, #4]
        ep->xfer_count += TxPctSize;
 80046bc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80046be:	19c9      	adds	r1, r1, r7
 80046c0:	62d9      	str	r1, [r3, #44]	@ 0x2c
        if (ep->xfer_len_db >= ep->maxpacket)
 80046c2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80046c4:	6a29      	ldr	r1, [r5, #32]
 80046c6:	428b      	cmp	r3, r1
 80046c8:	d317      	bcc.n	80046fa <HAL_PCD_IRQHandler+0x65a>
          ep->xfer_len_db -= len;
 80046ca:	1a5b      	subs	r3, r3, r1
 80046cc:	632b      	str	r3, [r5, #48]	@ 0x30
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80046ce:	2328      	movs	r3, #40	@ 0x28
 80046d0:	9d00      	ldr	r5, [sp, #0]
 80046d2:	436b      	muls	r3, r5
 80046d4:	18e3      	adds	r3, r4, r3
 80046d6:	7c5d      	ldrb	r5, [r3, #17]
 80046d8:	b28b      	uxth	r3, r1
 80046da:	2d00      	cmp	r5, #0
 80046dc:	d137      	bne.n	800474e <HAL_PCD_IRQHandler+0x6ae>
 80046de:	0005      	movs	r5, r0
 80046e0:	3550      	adds	r5, #80	@ 0x50
 80046e2:	882d      	ldrh	r5, [r5, #0]
 80046e4:	1975      	adds	r5, r6, r5
 80046e6:	18aa      	adds	r2, r5, r2
 80046e8:	8815      	ldrh	r5, [r2, #0]
 80046ea:	05ad      	lsls	r5, r5, #22
 80046ec:	0dad      	lsrs	r5, r5, #22
 80046ee:	8015      	strh	r5, [r2, #0]
 80046f0:	2900      	cmp	r1, #0
 80046f2:	d10e      	bne.n	8004712 <HAL_PCD_IRQHandler+0x672>
 80046f4:	8811      	ldrh	r1, [r2, #0]
 80046f6:	4d20      	ldr	r5, [pc, #128]	@ (8004778 <HAL_PCD_IRQHandler+0x6d8>)
 80046f8:	e013      	b.n	8004722 <HAL_PCD_IRQHandler+0x682>
        else if (ep->xfer_len_db == 0U)
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d103      	bne.n	8004706 <HAL_PCD_IRQHandler+0x666>
          ep->xfer_fill_db = 0U;
 80046fe:	4661      	mov	r1, ip
 8004700:	700b      	strb	r3, [r1, #0]
          len = TxPctSize;
 8004702:	0039      	movs	r1, r7
 8004704:	e7e3      	b.n	80046ce <HAL_PCD_IRQHandler+0x62e>
          ep->xfer_fill_db = 0U;
 8004706:	2100      	movs	r1, #0
 8004708:	4667      	mov	r7, ip
 800470a:	7039      	strb	r1, [r7, #0]
          ep->xfer_len_db = 0U;
 800470c:	6329      	str	r1, [r5, #48]	@ 0x30
          len = ep->xfer_len_db;
 800470e:	0019      	movs	r1, r3
 8004710:	e7dd      	b.n	80046ce <HAL_PCD_IRQHandler+0x62e>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004712:	293e      	cmp	r1, #62	@ 0x3e
 8004714:	d811      	bhi.n	800473a <HAL_PCD_IRQHandler+0x69a>
 8004716:	2601      	movs	r6, #1
 8004718:	084d      	lsrs	r5, r1, #1
 800471a:	400e      	ands	r6, r1
 800471c:	19ad      	adds	r5, r5, r6
 800471e:	8811      	ldrh	r1, [r2, #0]
 8004720:	02ad      	lsls	r5, r5, #10
 8004722:	4329      	orrs	r1, r5
 8004724:	b289      	uxth	r1, r1
 8004726:	8011      	strh	r1, [r2, #0]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004728:	2228      	movs	r2, #40	@ 0x28
 800472a:	9900      	ldr	r1, [sp, #0]
 800472c:	434a      	muls	r2, r1
 800472e:	18a2      	adds	r2, r4, r2
 8004730:	8b12      	ldrh	r2, [r2, #24]
 8004732:	9901      	ldr	r1, [sp, #4]

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004734:	f001 fbad 	bl	8005e92 <USB_WritePMA>
 8004738:	e05f      	b.n	80047fa <HAL_PCD_IRQHandler+0x75a>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800473a:	261f      	movs	r6, #31
 800473c:	094d      	lsrs	r5, r1, #5
 800473e:	4031      	ands	r1, r6
 8004740:	424e      	negs	r6, r1
 8004742:	4171      	adcs	r1, r6
 8004744:	1a6d      	subs	r5, r5, r1
 8004746:	8811      	ldrh	r1, [r2, #0]
 8004748:	02ad      	lsls	r5, r5, #10
 800474a:	4329      	orrs	r1, r5
 800474c:	e7d3      	b.n	80046f6 <HAL_PCD_IRQHandler+0x656>
 800474e:	2d01      	cmp	r5, #1
 8004750:	d1ea      	bne.n	8004728 <HAL_PCD_IRQHandler+0x688>
 8004752:	0001      	movs	r1, r0
 8004754:	3150      	adds	r1, #80	@ 0x50
 8004756:	8809      	ldrh	r1, [r1, #0]
 8004758:	1876      	adds	r6, r6, r1
 800475a:	18b6      	adds	r6, r6, r2
 800475c:	8033      	strh	r3, [r6, #0]
 800475e:	e7e3      	b.n	8004728 <HAL_PCD_IRQHandler+0x688>
 8004760:	00000406 	.word	0x00000406
 8004764:	ffffbf8f 	.word	0xffffbf8f
 8004768:	00008080 	.word	0x00008080
 800476c:	ffff8f8f 	.word	0xffff8f8f
 8004770:	000080c0 	.word	0x000080c0
 8004774:	00000402 	.word	0x00000402
 8004778:	ffff8000 	.word	0xffff8000
 800477c:	0000c080 	.word	0x0000c080
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004780:	49ac      	ldr	r1, [pc, #688]	@ (8004a34 <HAL_PCD_IRQHandler+0x994>)
 8004782:	8836      	ldrh	r6, [r6, #0]
 8004784:	468c      	mov	ip, r1
 8004786:	4484      	add	ip, r0
 8004788:	4466      	add	r6, ip
 800478a:	5ab6      	ldrh	r6, [r6, r2]
      ep->xfer_len = 0U;
 800478c:	9f03      	ldr	r7, [sp, #12]
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800478e:	05b6      	lsls	r6, r6, #22
    if (ep->xfer_len >= TxPctSize)
 8004790:	0db6      	lsrs	r6, r6, #22
 8004792:	42ae      	cmp	r6, r5
 8004794:	d800      	bhi.n	8004798 <HAL_PCD_IRQHandler+0x6f8>
      ep->xfer_len -= TxPctSize;
 8004796:	1baf      	subs	r7, r5, r6
 8004798:	2580      	movs	r5, #128	@ 0x80
 800479a:	9901      	ldr	r1, [sp, #4]
 800479c:	01ed      	lsls	r5, r5, #7
 800479e:	4029      	ands	r1, r5
 80047a0:	000d      	movs	r5, r1
 80047a2:	629f      	str	r7, [r3, #40]	@ 0x28
    if (ep->xfer_len == 0U)
 80047a4:	2f00      	cmp	r7, #0
 80047a6:	d149      	bne.n	800483c <HAL_PCD_IRQHandler+0x79c>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80047a8:	2328      	movs	r3, #40	@ 0x28
 80047aa:	9900      	ldr	r1, [sp, #0]
 80047ac:	434b      	muls	r3, r1
 80047ae:	18e3      	adds	r3, r4, r3
 80047b0:	7c5b      	ldrb	r3, [r3, #17]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d133      	bne.n	800481e <HAL_PCD_IRQHandler+0x77e>
 80047b6:	0003      	movs	r3, r0
 80047b8:	499f      	ldr	r1, [pc, #636]	@ (8004a38 <HAL_PCD_IRQHandler+0x998>)
 80047ba:	3350      	adds	r3, #80	@ 0x50
 80047bc:	881e      	ldrh	r6, [r3, #0]
 80047be:	1840      	adds	r0, r0, r1
 80047c0:	1980      	adds	r0, r0, r6
 80047c2:	1880      	adds	r0, r0, r2
 80047c4:	8806      	ldrh	r6, [r0, #0]
 80047c6:	499d      	ldr	r1, [pc, #628]	@ (8004a3c <HAL_PCD_IRQHandler+0x99c>)
 80047c8:	05b6      	lsls	r6, r6, #22
 80047ca:	0db6      	lsrs	r6, r6, #22
 80047cc:	8006      	strh	r6, [r0, #0]
 80047ce:	8806      	ldrh	r6, [r0, #0]
 80047d0:	430e      	orrs	r6, r1
 80047d2:	b2b6      	uxth	r6, r6
 80047d4:	8006      	strh	r6, [r0, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80047d6:	881b      	ldrh	r3, [r3, #0]
 80047d8:	4463      	add	r3, ip
 80047da:	189b      	adds	r3, r3, r2
 80047dc:	881a      	ldrh	r2, [r3, #0]
 80047de:	0592      	lsls	r2, r2, #22
 80047e0:	0d92      	lsrs	r2, r2, #22
 80047e2:	801a      	strh	r2, [r3, #0]
 80047e4:	881a      	ldrh	r2, [r3, #0]
 80047e6:	430a      	orrs	r2, r1
 80047e8:	b292      	uxth	r2, r2
 80047ea:	801a      	strh	r2, [r3, #0]
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80047ec:	0020      	movs	r0, r4
 80047ee:	9902      	ldr	r1, [sp, #8]
 80047f0:	f002 fc67 	bl	80070c2 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80047f4:	2d00      	cmp	r5, #0
 80047f6:	d100      	bne.n	80047fa <HAL_PCD_IRQHandler+0x75a>
 80047f8:	e722      	b.n	8004640 <HAL_PCD_IRQHandler+0x5a0>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80047fa:	2328      	movs	r3, #40	@ 0x28
 80047fc:	9a00      	ldr	r2, [sp, #0]
 80047fe:	4353      	muls	r3, r2
 8004800:	18e3      	adds	r3, r4, r3
 8004802:	7c1b      	ldrb	r3, [r3, #16]
 8004804:	6822      	ldr	r2, [r4, #0]
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	18d2      	adds	r2, r2, r3
 800480a:	8811      	ldrh	r1, [r2, #0]
 800480c:	4b8c      	ldr	r3, [pc, #560]	@ (8004a40 <HAL_PCD_IRQHandler+0x9a0>)
 800480e:	4019      	ands	r1, r3
 8004810:	2330      	movs	r3, #48	@ 0x30
 8004812:	404b      	eors	r3, r1
 8004814:	498b      	ldr	r1, [pc, #556]	@ (8004a44 <HAL_PCD_IRQHandler+0x9a4>)
 8004816:	430b      	orrs	r3, r1
 8004818:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800481a:	f7ff fc4f 	bl	80040bc <HAL_PCD_IRQHandler+0x1c>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800481e:	2b01      	cmp	r3, #1
 8004820:	d1e4      	bne.n	80047ec <HAL_PCD_IRQHandler+0x74c>
 8004822:	0003      	movs	r3, r0
 8004824:	4984      	ldr	r1, [pc, #528]	@ (8004a38 <HAL_PCD_IRQHandler+0x998>)
 8004826:	3350      	adds	r3, #80	@ 0x50
 8004828:	881e      	ldrh	r6, [r3, #0]
 800482a:	1840      	adds	r0, r0, r1
 800482c:	1980      	adds	r0, r0, r6
 800482e:	1880      	adds	r0, r0, r2
 8004830:	8007      	strh	r7, [r0, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004832:	881b      	ldrh	r3, [r3, #0]
 8004834:	4463      	add	r3, ip
 8004836:	189b      	adds	r3, r3, r2
 8004838:	801f      	strh	r7, [r3, #0]
 800483a:	e7d7      	b.n	80047ec <HAL_PCD_IRQHandler+0x74c>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800483c:	2900      	cmp	r1, #0
 800483e:	d108      	bne.n	8004852 <HAL_PCD_IRQHandler+0x7b2>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004840:	9902      	ldr	r1, [sp, #8]
 8004842:	4d81      	ldr	r5, [pc, #516]	@ (8004a48 <HAL_PCD_IRQHandler+0x9a8>)
 8004844:	0089      	lsls	r1, r1, #2
 8004846:	1841      	adds	r1, r0, r1
 8004848:	880f      	ldrh	r7, [r1, #0]
 800484a:	403d      	ands	r5, r7
 800484c:	4f7f      	ldr	r7, [pc, #508]	@ (8004a4c <HAL_PCD_IRQHandler+0x9ac>)
 800484e:	433d      	orrs	r5, r7
 8004850:	800d      	strh	r5, [r1, #0]
      if (ep->xfer_fill_db == 1U)
 8004852:	2728      	movs	r7, #40	@ 0x28
 8004854:	9900      	ldr	r1, [sp, #0]
 8004856:	434f      	muls	r7, r1
 8004858:	19e7      	adds	r7, r4, r7
 800485a:	0039      	movs	r1, r7
 800485c:	3134      	adds	r1, #52	@ 0x34
 800485e:	9101      	str	r1, [sp, #4]
 8004860:	7809      	ldrb	r1, [r1, #0]
 8004862:	2901      	cmp	r1, #1
 8004864:	d1c9      	bne.n	80047fa <HAL_PCD_IRQHandler+0x75a>
        ep->xfer_buff += TxPctSize;
 8004866:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004868:	1989      	adds	r1, r1, r6
 800486a:	6279      	str	r1, [r7, #36]	@ 0x24
        ep->xfer_count += TxPctSize;
 800486c:	6add      	ldr	r5, [r3, #44]	@ 0x2c
 800486e:	19ad      	adds	r5, r5, r6
 8004870:	62dd      	str	r5, [r3, #44]	@ 0x2c
        if (ep->xfer_len_db >= ep->maxpacket)
 8004872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004874:	6a3d      	ldr	r5, [r7, #32]
 8004876:	42ab      	cmp	r3, r5
 8004878:	d317      	bcc.n	80048aa <HAL_PCD_IRQHandler+0x80a>
          ep->xfer_len_db -= len;
 800487a:	1b5b      	subs	r3, r3, r5
 800487c:	633b      	str	r3, [r7, #48]	@ 0x30
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800487e:	2328      	movs	r3, #40	@ 0x28
 8004880:	9e00      	ldr	r6, [sp, #0]
 8004882:	4373      	muls	r3, r6
 8004884:	18e3      	adds	r3, r4, r3
 8004886:	7c5e      	ldrb	r6, [r3, #17]
 8004888:	b2ab      	uxth	r3, r5
 800488a:	2e00      	cmp	r6, #0
 800488c:	d134      	bne.n	80048f8 <HAL_PCD_IRQHandler+0x858>
 800488e:	0006      	movs	r6, r0
 8004890:	3650      	adds	r6, #80	@ 0x50
 8004892:	8836      	ldrh	r6, [r6, #0]
 8004894:	4466      	add	r6, ip
 8004896:	18b2      	adds	r2, r6, r2
 8004898:	8816      	ldrh	r6, [r2, #0]
 800489a:	05b6      	lsls	r6, r6, #22
 800489c:	0db6      	lsrs	r6, r6, #22
 800489e:	8016      	strh	r6, [r2, #0]
 80048a0:	2d00      	cmp	r5, #0
 80048a2:	d10e      	bne.n	80048c2 <HAL_PCD_IRQHandler+0x822>
 80048a4:	8815      	ldrh	r5, [r2, #0]
 80048a6:	4e65      	ldr	r6, [pc, #404]	@ (8004a3c <HAL_PCD_IRQHandler+0x99c>)
 80048a8:	e013      	b.n	80048d2 <HAL_PCD_IRQHandler+0x832>
        else if (ep->xfer_len_db == 0U)
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d103      	bne.n	80048b6 <HAL_PCD_IRQHandler+0x816>
          ep->xfer_fill_db = 0U;
 80048ae:	9d01      	ldr	r5, [sp, #4]
 80048b0:	702b      	strb	r3, [r5, #0]
          len = TxPctSize;
 80048b2:	0035      	movs	r5, r6
 80048b4:	e7e3      	b.n	800487e <HAL_PCD_IRQHandler+0x7de>
          ep->xfer_len_db = 0U;
 80048b6:	2500      	movs	r5, #0
          ep->xfer_fill_db = 0;
 80048b8:	9e01      	ldr	r6, [sp, #4]
          ep->xfer_len_db = 0U;
 80048ba:	633d      	str	r5, [r7, #48]	@ 0x30
          ep->xfer_fill_db = 0;
 80048bc:	7035      	strb	r5, [r6, #0]
          len = ep->xfer_len_db;
 80048be:	001d      	movs	r5, r3
 80048c0:	e7dd      	b.n	800487e <HAL_PCD_IRQHandler+0x7de>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80048c2:	2d3e      	cmp	r5, #62	@ 0x3e
 80048c4:	d80e      	bhi.n	80048e4 <HAL_PCD_IRQHandler+0x844>
 80048c6:	2701      	movs	r7, #1
 80048c8:	086e      	lsrs	r6, r5, #1
 80048ca:	402f      	ands	r7, r5
 80048cc:	19f6      	adds	r6, r6, r7
 80048ce:	8815      	ldrh	r5, [r2, #0]
 80048d0:	02b6      	lsls	r6, r6, #10
 80048d2:	4335      	orrs	r5, r6
 80048d4:	b2ad      	uxth	r5, r5
 80048d6:	8015      	strh	r5, [r2, #0]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80048d8:	2228      	movs	r2, #40	@ 0x28
 80048da:	9d00      	ldr	r5, [sp, #0]
 80048dc:	436a      	muls	r2, r5
 80048de:	18a2      	adds	r2, r4, r2
 80048e0:	8b52      	ldrh	r2, [r2, #26]
 80048e2:	e727      	b.n	8004734 <HAL_PCD_IRQHandler+0x694>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80048e4:	271f      	movs	r7, #31
 80048e6:	096e      	lsrs	r6, r5, #5
 80048e8:	403d      	ands	r5, r7
 80048ea:	426f      	negs	r7, r5
 80048ec:	417d      	adcs	r5, r7
 80048ee:	1b76      	subs	r6, r6, r5
 80048f0:	8815      	ldrh	r5, [r2, #0]
 80048f2:	02b6      	lsls	r6, r6, #10
 80048f4:	4335      	orrs	r5, r6
 80048f6:	e7d6      	b.n	80048a6 <HAL_PCD_IRQHandler+0x806>
 80048f8:	2e01      	cmp	r6, #1
 80048fa:	d1ed      	bne.n	80048d8 <HAL_PCD_IRQHandler+0x838>
 80048fc:	0005      	movs	r5, r0
 80048fe:	3550      	adds	r5, #80	@ 0x50
 8004900:	882d      	ldrh	r5, [r5, #0]
 8004902:	4465      	add	r5, ip
 8004904:	18aa      	adds	r2, r5, r2
 8004906:	8013      	strh	r3, [r2, #0]
 8004908:	e7e6      	b.n	80048d8 <HAL_PCD_IRQHandler+0x838>
  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800490a:	0543      	lsls	r3, r0, #21
 800490c:	d50e      	bpl.n	800492c <HAL_PCD_IRQHandler+0x88c>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800490e:	6823      	ldr	r3, [r4, #0]
 8004910:	494f      	ldr	r1, [pc, #316]	@ (8004a50 <HAL_PCD_IRQHandler+0x9b0>)
 8004912:	3306      	adds	r3, #6
 8004914:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
    HAL_PCD_ResetCallback(hpcd);
 8004916:	0020      	movs	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004918:	400a      	ands	r2, r1
 800491a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    HAL_PCD_ResetCallback(hpcd);
 800491c:	f002 fbe3 	bl	80070e6 <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8004920:	0029      	movs	r1, r5
 8004922:	0020      	movs	r0, r4
 8004924:	f7ff fbab 	bl	800407e <HAL_PCD_SetAddress>
    return;
 8004928:	f7ff fbce 	bl	80040c8 <HAL_PCD_IRQHandler+0x28>
  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800492c:	0443      	lsls	r3, r0, #17
 800492e:	d507      	bpl.n	8004940 <HAL_PCD_IRQHandler+0x8a0>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8004930:	6823      	ldr	r3, [r4, #0]
 8004932:	4948      	ldr	r1, [pc, #288]	@ (8004a54 <HAL_PCD_IRQHandler+0x9b4>)
 8004934:	3306      	adds	r3, #6
 8004936:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8004938:	400a      	ands	r2, r1
 800493a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    return;
 800493c:	f7ff fbc4 	bl	80040c8 <HAL_PCD_IRQHandler+0x28>
  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8004940:	2380      	movs	r3, #128	@ 0x80
 8004942:	0001      	movs	r1, r0
 8004944:	019b      	lsls	r3, r3, #6
 8004946:	4019      	ands	r1, r3
 8004948:	4218      	tst	r0, r3
 800494a:	d004      	beq.n	8004956 <HAL_PCD_IRQHandler+0x8b6>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800494c:	6823      	ldr	r3, [r4, #0]
 800494e:	4942      	ldr	r1, [pc, #264]	@ (8004a58 <HAL_PCD_IRQHandler+0x9b8>)
 8004950:	3306      	adds	r3, #6
 8004952:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8004954:	e7f0      	b.n	8004938 <HAL_PCD_IRQHandler+0x898>
  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8004956:	04c3      	lsls	r3, r0, #19
 8004958:	d51a      	bpl.n	8004990 <HAL_PCD_IRQHandler+0x8f0>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800495a:	2004      	movs	r0, #4
 800495c:	6823      	ldr	r3, [r4, #0]
 800495e:	3302      	adds	r3, #2
 8004960:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8004962:	4382      	bics	r2, r0
 8004964:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8004966:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8004968:	1800      	adds	r0, r0, r0
 800496a:	4382      	bics	r2, r0
 800496c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    if (hpcd->LPM_State == LPM_L1)
 800496e:	23b2      	movs	r3, #178	@ 0xb2
 8004970:	009b      	lsls	r3, r3, #2
 8004972:	5ce2      	ldrb	r2, [r4, r3]
 8004974:	2a01      	cmp	r2, #1
 8004976:	d103      	bne.n	8004980 <HAL_PCD_IRQHandler+0x8e0>
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004978:	0020      	movs	r0, r4
      hpcd->LPM_State = LPM_L0;
 800497a:	54e1      	strb	r1, [r4, r3]
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800497c:	f000 f98b 	bl	8004c96 <HAL_PCDEx_LPM_Callback>
    HAL_PCD_ResumeCallback(hpcd);
 8004980:	0020      	movs	r0, r4
 8004982:	f002 fbd3 	bl	800712c <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8004986:	6823      	ldr	r3, [r4, #0]
 8004988:	4934      	ldr	r1, [pc, #208]	@ (8004a5c <HAL_PCD_IRQHandler+0x9bc>)
 800498a:	3306      	adds	r3, #6
 800498c:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 800498e:	e7d3      	b.n	8004938 <HAL_PCD_IRQHandler+0x898>
  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8004990:	0503      	lsls	r3, r0, #20
 8004992:	d513      	bpl.n	80049bc <HAL_PCD_IRQHandler+0x91c>
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004994:	2108      	movs	r1, #8
 8004996:	6823      	ldr	r3, [r4, #0]
 8004998:	1c9a      	adds	r2, r3, #2
 800499a:	8fd0      	ldrh	r0, [r2, #62]	@ 0x3e
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800499c:	3306      	adds	r3, #6
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800499e:	4301      	orrs	r1, r0
 80049a0:	87d1      	strh	r1, [r2, #62]	@ 0x3e
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80049a2:	8fd9      	ldrh	r1, [r3, #62]	@ 0x3e
 80049a4:	482e      	ldr	r0, [pc, #184]	@ (8004a60 <HAL_PCD_IRQHandler+0x9c0>)
 80049a6:	4001      	ands	r1, r0
 80049a8:	87d9      	strh	r1, [r3, #62]	@ 0x3e
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80049aa:	2304      	movs	r3, #4
 80049ac:	8fd1      	ldrh	r1, [r2, #62]	@ 0x3e
 80049ae:	430b      	orrs	r3, r1
 80049b0:	87d3      	strh	r3, [r2, #62]	@ 0x3e
      HAL_PCD_SuspendCallback(hpcd);
 80049b2:	0020      	movs	r0, r4
 80049b4:	f002 fba8 	bl	8007108 <HAL_PCD_SuspendCallback>
 80049b8:	f7ff fb86 	bl	80040c8 <HAL_PCD_IRQHandler+0x28>
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80049bc:	2580      	movs	r5, #128	@ 0x80
 80049be:	4228      	tst	r0, r5
 80049c0:	d021      	beq.n	8004a06 <HAL_PCD_IRQHandler+0x966>
    if (hpcd->LPM_State == LPM_L0)
 80049c2:	20b2      	movs	r0, #178	@ 0xb2
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80049c4:	6823      	ldr	r3, [r4, #0]
    if (hpcd->LPM_State == LPM_L0)
 80049c6:	0080      	lsls	r0, r0, #2
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80049c8:	1d99      	adds	r1, r3, #6
 80049ca:	8fca      	ldrh	r2, [r1, #62]	@ 0x3e
 80049cc:	43aa      	bics	r2, r5
 80049ce:	87ca      	strh	r2, [r1, #62]	@ 0x3e
    if (hpcd->LPM_State == LPM_L0)
 80049d0:	5c22      	ldrb	r2, [r4, r0]
 80049d2:	2a00      	cmp	r2, #0
 80049d4:	d1ed      	bne.n	80049b2 <HAL_PCD_IRQHandler+0x912>
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80049d6:	2104      	movs	r1, #4
 80049d8:	1c9a      	adds	r2, r3, #2
 80049da:	8fd5      	ldrh	r5, [r2, #62]	@ 0x3e
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80049dc:	3354      	adds	r3, #84	@ 0x54
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80049de:	4329      	orrs	r1, r5
 80049e0:	87d1      	strh	r1, [r2, #62]	@ 0x3e
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80049e2:	2108      	movs	r1, #8
 80049e4:	8fd5      	ldrh	r5, [r2, #62]	@ 0x3e
 80049e6:	4329      	orrs	r1, r5
 80049e8:	87d1      	strh	r1, [r2, #62]	@ 0x3e
      hpcd->LPM_State = LPM_L1;
 80049ea:	2101      	movs	r1, #1
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80049ec:	223c      	movs	r2, #60	@ 0x3c
      hpcd->LPM_State = LPM_L1;
 80049ee:	5421      	strb	r1, [r4, r0]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80049f0:	881b      	ldrh	r3, [r3, #0]
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80049f2:	0020      	movs	r0, r4
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80049f4:	089b      	lsrs	r3, r3, #2
 80049f6:	4013      	ands	r3, r2
 80049f8:	22b3      	movs	r2, #179	@ 0xb3
 80049fa:	0092      	lsls	r2, r2, #2
 80049fc:	50a3      	str	r3, [r4, r2]
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80049fe:	f000 f94a 	bl	8004c96 <HAL_PCDEx_LPM_Callback>
 8004a02:	f7ff fb61 	bl	80040c8 <HAL_PCD_IRQHandler+0x28>
  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8004a06:	0583      	lsls	r3, r0, #22
 8004a08:	d50a      	bpl.n	8004a20 <HAL_PCD_IRQHandler+0x980>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8004a0a:	6823      	ldr	r3, [r4, #0]
 8004a0c:	4915      	ldr	r1, [pc, #84]	@ (8004a64 <HAL_PCD_IRQHandler+0x9c4>)
 8004a0e:	3306      	adds	r3, #6
 8004a10:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
    HAL_PCD_SOFCallback(hpcd);
 8004a12:	0020      	movs	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8004a14:	400a      	ands	r2, r1
 8004a16:	87da      	strh	r2, [r3, #62]	@ 0x3e
    HAL_PCD_SOFCallback(hpcd);
 8004a18:	f002 fb5e 	bl	80070d8 <HAL_PCD_SOFCallback>
    return;
 8004a1c:	f7ff fb54 	bl	80040c8 <HAL_PCD_IRQHandler+0x28>
  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8004a20:	05c0      	lsls	r0, r0, #23
 8004a22:	d401      	bmi.n	8004a28 <HAL_PCD_IRQHandler+0x988>
 8004a24:	f7ff fb50 	bl	80040c8 <HAL_PCD_IRQHandler+0x28>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8004a28:	6823      	ldr	r3, [r4, #0]
 8004a2a:	490f      	ldr	r1, [pc, #60]	@ (8004a68 <HAL_PCD_IRQHandler+0x9c8>)
 8004a2c:	3306      	adds	r3, #6
 8004a2e:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8004a30:	e782      	b.n	8004938 <HAL_PCD_IRQHandler+0x898>
 8004a32:	46c0      	nop			@ (mov r8, r8)
 8004a34:	00000406 	.word	0x00000406
 8004a38:	00000402 	.word	0x00000402
 8004a3c:	ffff8000 	.word	0xffff8000
 8004a40:	ffff8fbf 	.word	0xffff8fbf
 8004a44:	00008080 	.word	0x00008080
 8004a48:	ffff8f8f 	.word	0xffff8f8f
 8004a4c:	0000c080 	.word	0x0000c080
 8004a50:	fffffbff 	.word	0xfffffbff
 8004a54:	ffffbfff 	.word	0xffffbfff
 8004a58:	ffffdfff 	.word	0xffffdfff
 8004a5c:	ffffefff 	.word	0xffffefff
 8004a60:	fffff7ff 	.word	0xfffff7ff
 8004a64:	fffffdff 	.word	0xfffffdff
 8004a68:	fffffeff 	.word	0xfffffeff

08004a6c <HAL_PCD_EP_Open>:
{
 8004a6c:	b570      	push	{r4, r5, r6, lr}
 8004a6e:	0004      	movs	r4, r0
 8004a70:	2007      	movs	r0, #7
 8004a72:	000d      	movs	r5, r1
 8004a74:	4008      	ands	r0, r1
 8004a76:	2128      	movs	r1, #40	@ 0x28
 8004a78:	4341      	muls	r1, r0
  if ((ep_addr & 0x80U) == 0x80U)
 8004a7a:	b26d      	sxtb	r5, r5
 8004a7c:	1866      	adds	r6, r4, r1
 8004a7e:	2d00      	cmp	r5, #0
 8004a80:	da18      	bge.n	8004ab4 <HAL_PCD_EP_Open+0x48>
    ep->is_in = 1U;
 8004a82:	2501      	movs	r5, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a84:	3110      	adds	r1, #16
 8004a86:	1861      	adds	r1, r4, r1
    ep->is_in = 1U;
 8004a88:	7475      	strb	r5, [r6, #17]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a8a:	7008      	strb	r0, [r1, #0]
  ep->maxpacket = ep_mps;
 8004a8c:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;
 8004a8e:	70cb      	strb	r3, [r1, #3]
  if (ep_type == EP_TYPE_BULK)
 8004a90:	2b02      	cmp	r3, #2
 8004a92:	d101      	bne.n	8004a98 <HAL_PCD_EP_Open+0x2c>
    ep->data_pid_start = 0U;
 8004a94:	2300      	movs	r3, #0
 8004a96:	710b      	strb	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 8004a98:	25a4      	movs	r5, #164	@ 0xa4
 8004a9a:	00ad      	lsls	r5, r5, #2
 8004a9c:	5d63      	ldrb	r3, [r4, r5]
 8004a9e:	2002      	movs	r0, #2
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d006      	beq.n	8004ab2 <HAL_PCD_EP_Open+0x46>
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	5563      	strb	r3, [r4, r5]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004aa8:	6820      	ldr	r0, [r4, #0]
 8004aaa:	f000 fff9 	bl	8005aa0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004aae:	2000      	movs	r0, #0
 8004ab0:	5560      	strb	r0, [r4, r5]
}
 8004ab2:	bd70      	pop	{r4, r5, r6, pc}
    ep->is_in = 0U;
 8004ab4:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ab6:	3151      	adds	r1, #81	@ 0x51
    ep->is_in = 0U;
 8004ab8:	3652      	adds	r6, #82	@ 0x52
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004aba:	31ff      	adds	r1, #255	@ 0xff
    ep->is_in = 0U;
 8004abc:	36ff      	adds	r6, #255	@ 0xff
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004abe:	1861      	adds	r1, r4, r1
    ep->is_in = 0U;
 8004ac0:	7035      	strb	r5, [r6, #0]
 8004ac2:	e7e2      	b.n	8004a8a <HAL_PCD_EP_Open+0x1e>

08004ac4 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 8004ac4:	2207      	movs	r2, #7
{
 8004ac6:	000b      	movs	r3, r1
 8004ac8:	400a      	ands	r2, r1
 8004aca:	2128      	movs	r1, #40	@ 0x28
 8004acc:	4351      	muls	r1, r2
  if ((ep_addr & 0x80U) == 0x80U)
 8004ace:	b25b      	sxtb	r3, r3
{
 8004ad0:	b570      	push	{r4, r5, r6, lr}
 8004ad2:	0004      	movs	r4, r0
 8004ad4:	1840      	adds	r0, r0, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	da12      	bge.n	8004b00 <HAL_PCD_EP_Close+0x3c>
    ep->is_in = 1U;
 8004ada:	2301      	movs	r3, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004adc:	3110      	adds	r1, #16
 8004ade:	1861      	adds	r1, r4, r1
    ep->is_in = 1U;
 8004ae0:	7443      	strb	r3, [r0, #17]
  __HAL_LOCK(hpcd);
 8004ae2:	25a4      	movs	r5, #164	@ 0xa4
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ae4:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8004ae6:	00ad      	lsls	r5, r5, #2
 8004ae8:	5d63      	ldrb	r3, [r4, r5]
 8004aea:	2002      	movs	r0, #2
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d006      	beq.n	8004afe <HAL_PCD_EP_Close+0x3a>
 8004af0:	2301      	movs	r3, #1
 8004af2:	5563      	strb	r3, [r4, r5]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004af4:	6820      	ldr	r0, [r4, #0]
 8004af6:	f001 f8e3 	bl	8005cc0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004afa:	2000      	movs	r0, #0
 8004afc:	5560      	strb	r0, [r4, r5]
}
 8004afe:	bd70      	pop	{r4, r5, r6, pc}
    ep->is_in = 0U;
 8004b00:	2300      	movs	r3, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b02:	3151      	adds	r1, #81	@ 0x51
    ep->is_in = 0U;
 8004b04:	3052      	adds	r0, #82	@ 0x52
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b06:	31ff      	adds	r1, #255	@ 0xff
    ep->is_in = 0U;
 8004b08:	30ff      	adds	r0, #255	@ 0xff
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b0a:	1861      	adds	r1, r4, r1
    ep->is_in = 0U;
 8004b0c:	7003      	strb	r3, [r0, #0]
 8004b0e:	e7e8      	b.n	8004ae2 <HAL_PCD_EP_Close+0x1e>

08004b10 <HAL_PCD_EP_Receive>:
{
 8004b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b12:	2407      	movs	r4, #7
}
 8004b14:	4021      	ands	r1, r4
  ep->xfer_buff = pBuf;
 8004b16:	3421      	adds	r4, #33	@ 0x21
 8004b18:	434c      	muls	r4, r1
 8004b1a:	1906      	adds	r6, r0, r4
 8004b1c:	0037      	movs	r7, r6
 8004b1e:	37fc      	adds	r7, #252	@ 0xfc
  ep->xfer_len = len;
 8004b20:	66fb      	str	r3, [r7, #108]	@ 0x6c
  ep->is_in = 0U;
 8004b22:	0033      	movs	r3, r6
  ep->xfer_count = 0U;
 8004b24:	2500      	movs	r5, #0
  ep->is_in = 0U;
 8004b26:	3352      	adds	r3, #82	@ 0x52
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b28:	3651      	adds	r6, #81	@ 0x51
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b2a:	3451      	adds	r4, #81	@ 0x51
  ep->is_in = 0U;
 8004b2c:	33ff      	adds	r3, #255	@ 0xff
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b2e:	36ff      	adds	r6, #255	@ 0xff
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b30:	34ff      	adds	r4, #255	@ 0xff
  ep->xfer_count = 0U;
 8004b32:	673d      	str	r5, [r7, #112]	@ 0x70
  ep->xfer_buff = pBuf;
 8004b34:	66ba      	str	r2, [r7, #104]	@ 0x68
  ep->is_in = 0U;
 8004b36:	701d      	strb	r5, [r3, #0]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b38:	7031      	strb	r1, [r6, #0]
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b3a:	1901      	adds	r1, r0, r4
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004b3c:	6800      	ldr	r0, [r0, #0]
 8004b3e:	f001 f9bd 	bl	8005ebc <USB_EPStartXfer>
}
 8004b42:	0028      	movs	r0, r5
 8004b44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004b46 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004b46:	2307      	movs	r3, #7
 8004b48:	400b      	ands	r3, r1
 8004b4a:	2128      	movs	r1, #40	@ 0x28
 8004b4c:	4359      	muls	r1, r3
 8004b4e:	1840      	adds	r0, r0, r1
 8004b50:	30fc      	adds	r0, #252	@ 0xfc
 8004b52:	6f00      	ldr	r0, [r0, #112]	@ 0x70
}
 8004b54:	4770      	bx	lr

08004b56 <HAL_PCD_EP_Transmit>:
{
 8004b56:	b570      	push	{r4, r5, r6, lr}
 8004b58:	2407      	movs	r4, #7
}
 8004b5a:	4021      	ands	r1, r4
 8004b5c:	3421      	adds	r4, #33	@ 0x21
 8004b5e:	434c      	muls	r4, r1
  ep->xfer_buff = pBuf;
 8004b60:	1906      	adds	r6, r0, r4
  ep->xfer_fill_db = 1U;
 8004b62:	0035      	movs	r5, r6
  ep->xfer_buff = pBuf;
 8004b64:	6272      	str	r2, [r6, #36]	@ 0x24
  ep->xfer_fill_db = 1U;
 8004b66:	2201      	movs	r2, #1
 8004b68:	3534      	adds	r5, #52	@ 0x34
  ep->xfer_len = len;
 8004b6a:	62b3      	str	r3, [r6, #40]	@ 0x28
  ep->xfer_fill_db = 1U;
 8004b6c:	702a      	strb	r2, [r5, #0]
  ep->xfer_count = 0U;
 8004b6e:	2500      	movs	r5, #0
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b70:	3410      	adds	r4, #16
  ep->xfer_count = 0U;
 8004b72:	62f5      	str	r5, [r6, #44]	@ 0x2c
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b74:	7431      	strb	r1, [r6, #16]
  ep->xfer_len_db = len;
 8004b76:	6333      	str	r3, [r6, #48]	@ 0x30
  ep->is_in = 1U;
 8004b78:	7472      	strb	r2, [r6, #17]
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b7a:	1901      	adds	r1, r0, r4
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004b7c:	6800      	ldr	r0, [r0, #0]
 8004b7e:	f001 f99d 	bl	8005ebc <USB_EPStartXfer>
}
 8004b82:	0028      	movs	r0, r5
 8004b84:	bd70      	pop	{r4, r5, r6, pc}

08004b86 <HAL_PCD_EP_SetStall>:
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004b86:	2207      	movs	r2, #7
{
 8004b88:	b570      	push	{r4, r5, r6, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004b8a:	7903      	ldrb	r3, [r0, #4]
{
 8004b8c:	0004      	movs	r4, r0
 8004b8e:	400a      	ands	r2, r1
    return HAL_ERROR;
 8004b90:	2001      	movs	r0, #1
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d319      	bcc.n	8004bca <HAL_PCD_EP_SetStall+0x44>
  if ((0x80U & ep_addr) == 0x80U)
 8004b96:	b248      	sxtb	r0, r1
 8004b98:	2328      	movs	r3, #40	@ 0x28
 8004b9a:	2800      	cmp	r0, #0
 8004b9c:	da16      	bge.n	8004bcc <HAL_PCD_EP_SetStall+0x46>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b9e:	4353      	muls	r3, r2
 8004ba0:	0019      	movs	r1, r3
    ep->is_in = 1U;
 8004ba2:	2001      	movs	r0, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ba4:	3110      	adds	r1, #16
    ep->is_in = 1U;
 8004ba6:	18e3      	adds	r3, r4, r3
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ba8:	1861      	adds	r1, r4, r1
    ep->is_in = 1U;
 8004baa:	7458      	strb	r0, [r3, #17]
  ep->is_stall = 1U;
 8004bac:	2301      	movs	r3, #1
  __HAL_LOCK(hpcd);
 8004bae:	25a4      	movs	r5, #164	@ 0xa4
  ep->is_stall = 1U;
 8004bb0:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004bb2:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8004bb4:	00ad      	lsls	r5, r5, #2
 8004bb6:	5d62      	ldrb	r2, [r4, r5]
 8004bb8:	2002      	movs	r0, #2
 8004bba:	429a      	cmp	r2, r3
 8004bbc:	d005      	beq.n	8004bca <HAL_PCD_EP_SetStall+0x44>
 8004bbe:	5563      	strb	r3, [r4, r5]
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004bc0:	6820      	ldr	r0, [r4, #0]
 8004bc2:	f001 f8f7 	bl	8005db4 <USB_EPSetStall>
  __HAL_UNLOCK(hpcd);
 8004bc6:	2000      	movs	r0, #0
 8004bc8:	5560      	strb	r0, [r4, r5]
}
 8004bca:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->OUT_ep[ep_addr];
 8004bcc:	434b      	muls	r3, r1
 8004bce:	0019      	movs	r1, r3
    ep->is_in = 0U;
 8004bd0:	2000      	movs	r0, #0
 8004bd2:	18e3      	adds	r3, r4, r3
    ep = &hpcd->OUT_ep[ep_addr];
 8004bd4:	3151      	adds	r1, #81	@ 0x51
    ep->is_in = 0U;
 8004bd6:	3352      	adds	r3, #82	@ 0x52
    ep = &hpcd->OUT_ep[ep_addr];
 8004bd8:	31ff      	adds	r1, #255	@ 0xff
    ep->is_in = 0U;
 8004bda:	33ff      	adds	r3, #255	@ 0xff
    ep = &hpcd->OUT_ep[ep_addr];
 8004bdc:	1861      	adds	r1, r4, r1
    ep->is_in = 0U;
 8004bde:	7018      	strb	r0, [r3, #0]
 8004be0:	e7e4      	b.n	8004bac <HAL_PCD_EP_SetStall+0x26>

08004be2 <HAL_PCD_EP_ClrStall>:
{
 8004be2:	000b      	movs	r3, r1
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004be4:	220f      	movs	r2, #15
{
 8004be6:	b570      	push	{r4, r5, r6, lr}
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004be8:	7901      	ldrb	r1, [r0, #4]
{
 8004bea:	0004      	movs	r4, r0
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004bec:	401a      	ands	r2, r3
    return HAL_ERROR;
 8004bee:	2001      	movs	r0, #1
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004bf0:	4291      	cmp	r1, r2
 8004bf2:	d31b      	bcc.n	8004c2c <HAL_PCD_EP_ClrStall+0x4a>
  if ((0x80U & ep_addr) == 0x80U)
 8004bf4:	2207      	movs	r2, #7
 8004bf6:	2128      	movs	r1, #40	@ 0x28
 8004bf8:	401a      	ands	r2, r3
 8004bfa:	4351      	muls	r1, r2
 8004bfc:	b25b      	sxtb	r3, r3
 8004bfe:	1860      	adds	r0, r4, r1
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	da14      	bge.n	8004c2e <HAL_PCD_EP_ClrStall+0x4c>
    ep->is_in = 1U;
 8004c04:	2301      	movs	r3, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c06:	3110      	adds	r1, #16
 8004c08:	1861      	adds	r1, r4, r1
    ep->is_in = 1U;
 8004c0a:	7443      	strb	r3, [r0, #17]
  ep->is_stall = 0U;
 8004c0c:	2500      	movs	r5, #0
  __HAL_LOCK(hpcd);
 8004c0e:	26a4      	movs	r6, #164	@ 0xa4
  ep->is_stall = 0U;
 8004c10:	708d      	strb	r5, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c12:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8004c14:	00b6      	lsls	r6, r6, #2
 8004c16:	5da3      	ldrb	r3, [r4, r6]
 8004c18:	2002      	movs	r0, #2
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	d006      	beq.n	8004c2c <HAL_PCD_EP_ClrStall+0x4a>
 8004c1e:	2301      	movs	r3, #1
 8004c20:	55a3      	strb	r3, [r4, r6]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004c22:	6820      	ldr	r0, [r4, #0]
 8004c24:	f001 f8e8 	bl	8005df8 <USB_EPClearStall>
  return HAL_OK;
 8004c28:	0028      	movs	r0, r5
  __HAL_UNLOCK(hpcd);
 8004c2a:	55a5      	strb	r5, [r4, r6]
}
 8004c2c:	bd70      	pop	{r4, r5, r6, pc}
    ep->is_in = 0U;
 8004c2e:	2300      	movs	r3, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c30:	3151      	adds	r1, #81	@ 0x51
    ep->is_in = 0U;
 8004c32:	3052      	adds	r0, #82	@ 0x52
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c34:	31ff      	adds	r1, #255	@ 0xff
    ep->is_in = 0U;
 8004c36:	30ff      	adds	r0, #255	@ 0xff
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c38:	1861      	adds	r1, r4, r1
    ep->is_in = 0U;
 8004c3a:	7003      	strb	r3, [r0, #0]
 8004c3c:	e7e6      	b.n	8004c0c <HAL_PCD_EP_ClrStall+0x2a>

08004c3e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8004c3e:	b530      	push	{r4, r5, lr}
 8004c40:	2428      	movs	r4, #40	@ 0x28
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004c42:	060d      	lsls	r5, r1, #24
 8004c44:	d50b      	bpl.n	8004c5e <HAL_PCDEx_PMAConfig+0x20>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c46:	2507      	movs	r5, #7
 8004c48:	4029      	ands	r1, r5
 8004c4a:	434c      	muls	r4, r1
 8004c4c:	3410      	adds	r4, #16
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004c4e:	1900      	adds	r0, r0, r4
  if (ep_kind == PCD_SNG_BUF)
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004c50:	b299      	uxth	r1, r3
  if (ep_kind == PCD_SNG_BUF)
 8004c52:	2a00      	cmp	r2, #0
 8004c54:	d107      	bne.n	8004c66 <HAL_PCDEx_PMAConfig+0x28>
    ep->doublebuffer = 0U;
 8004c56:	7302      	strb	r2, [r0, #12]
    ep->pmaadress = (uint16_t)pmaadress;
 8004c58:	80c1      	strh	r1, [r0, #6]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8004c5a:	2000      	movs	r0, #0
 8004c5c:	bd30      	pop	{r4, r5, pc}
    ep = &hpcd->OUT_ep[ep_addr];
 8004c5e:	434c      	muls	r4, r1
 8004c60:	3451      	adds	r4, #81	@ 0x51
 8004c62:	34ff      	adds	r4, #255	@ 0xff
 8004c64:	e7f3      	b.n	8004c4e <HAL_PCDEx_PMAConfig+0x10>
    ep->doublebuffer = 1U;
 8004c66:	2201      	movs	r2, #1
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004c68:	6083      	str	r3, [r0, #8]
    ep->doublebuffer = 1U;
 8004c6a:	7302      	strb	r2, [r0, #12]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004c6c:	e7f5      	b.n	8004c5a <HAL_PCDEx_PMAConfig+0x1c>

08004c6e <HAL_PCDEx_ActivateLPM>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{

  USB_TypeDef *USBx = hpcd->Instance;
 8004c6e:	6803      	ldr	r3, [r0, #0]
{
 8004c70:	0002      	movs	r2, r0
  hpcd->lpm_active = 1U;
 8004c72:	20b4      	movs	r0, #180	@ 0xb4
 8004c74:	2101      	movs	r1, #1
{
 8004c76:	b510      	push	{r4, lr}
  hpcd->lpm_active = 1U;
 8004c78:	0080      	lsls	r0, r0, #2
  hpcd->LPM_State = LPM_L0;
 8004c7a:	24b2      	movs	r4, #178	@ 0xb2
  hpcd->lpm_active = 1U;
 8004c7c:	5011      	str	r1, [r2, r0]
  hpcd->LPM_State = LPM_L0;
 8004c7e:	2000      	movs	r0, #0
 8004c80:	00a4      	lsls	r4, r4, #2
 8004c82:	5510      	strb	r0, [r2, r4]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8004c84:	3354      	adds	r3, #84	@ 0x54
 8004c86:	881a      	ldrh	r2, [r3, #0]
 8004c88:	4311      	orrs	r1, r2
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8004c8a:	2202      	movs	r2, #2
  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8004c8c:	8019      	strh	r1, [r3, #0]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8004c8e:	8819      	ldrh	r1, [r3, #0]
 8004c90:	430a      	orrs	r2, r1
 8004c92:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
}
 8004c94:	bd10      	pop	{r4, pc}

08004c96 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004c96:	4770      	bx	lr

08004c98 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c9a:	0004      	movs	r4, r0
 8004c9c:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004c9e:	2800      	cmp	r0, #0
 8004ca0:	d04a      	beq.n	8004d38 <HAL_RCC_OscConfig+0xa0>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ca2:	6803      	ldr	r3, [r0, #0]
 8004ca4:	07db      	lsls	r3, r3, #31
 8004ca6:	d42f      	bmi.n	8004d08 <HAL_RCC_OscConfig+0x70>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ca8:	6823      	ldr	r3, [r4, #0]
 8004caa:	079b      	lsls	r3, r3, #30
 8004cac:	d500      	bpl.n	8004cb0 <HAL_RCC_OscConfig+0x18>
 8004cae:	e086      	b.n	8004dbe <HAL_RCC_OscConfig+0x126>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cb0:	6823      	ldr	r3, [r4, #0]
 8004cb2:	071b      	lsls	r3, r3, #28
 8004cb4:	d500      	bpl.n	8004cb8 <HAL_RCC_OscConfig+0x20>
 8004cb6:	e0c6      	b.n	8004e46 <HAL_RCC_OscConfig+0x1ae>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004cb8:	6823      	ldr	r3, [r4, #0]
 8004cba:	075b      	lsls	r3, r3, #29
 8004cbc:	d500      	bpl.n	8004cc0 <HAL_RCC_OscConfig+0x28>
 8004cbe:	e0e9      	b.n	8004e94 <HAL_RCC_OscConfig+0x1fc>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8004cc0:	6823      	ldr	r3, [r4, #0]
 8004cc2:	06db      	lsls	r3, r3, #27
 8004cc4:	d51a      	bpl.n	8004cfc <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8004cc6:	6962      	ldr	r2, [r4, #20]
 8004cc8:	2304      	movs	r3, #4
 8004cca:	4db9      	ldr	r5, [pc, #740]	@ (8004fb0 <HAL_RCC_OscConfig+0x318>)
 8004ccc:	2a01      	cmp	r2, #1
 8004cce:	d000      	beq.n	8004cd2 <HAL_RCC_OscConfig+0x3a>
 8004cd0:	e152      	b.n	8004f78 <HAL_RCC_OscConfig+0x2e0>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004cd2:	6b69      	ldr	r1, [r5, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004cd4:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8004cd6:	430b      	orrs	r3, r1
 8004cd8:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_ENABLE();
 8004cda:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8004cdc:	431a      	orrs	r2, r3
 8004cde:	636a      	str	r2, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8004ce0:	f7fe f960 	bl	8002fa4 <HAL_GetTick>
 8004ce4:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004ce6:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8004ce8:	423b      	tst	r3, r7
 8004cea:	d100      	bne.n	8004cee <HAL_RCC_OscConfig+0x56>
 8004cec:	e13d      	b.n	8004f6a <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004cee:	21f8      	movs	r1, #248	@ 0xf8
 8004cf0:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8004cf2:	69a3      	ldr	r3, [r4, #24]
 8004cf4:	438a      	bics	r2, r1
 8004cf6:	00db      	lsls	r3, r3, #3
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	636b      	str	r3, [r5, #52]	@ 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004cfc:	6a23      	ldr	r3, [r4, #32]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d000      	beq.n	8004d04 <HAL_RCC_OscConfig+0x6c>
 8004d02:	e161      	b.n	8004fc8 <HAL_RCC_OscConfig+0x330>
        }
      }
    }
  }

  return HAL_OK;
 8004d04:	2000      	movs	r0, #0
 8004d06:	e02f      	b.n	8004d68 <HAL_RCC_OscConfig+0xd0>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004d08:	220c      	movs	r2, #12
 8004d0a:	4da9      	ldr	r5, [pc, #676]	@ (8004fb0 <HAL_RCC_OscConfig+0x318>)
 8004d0c:	686b      	ldr	r3, [r5, #4]
 8004d0e:	4013      	ands	r3, r2
 8004d10:	2b04      	cmp	r3, #4
 8004d12:	d00b      	beq.n	8004d2c <HAL_RCC_OscConfig+0x94>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004d14:	686b      	ldr	r3, [r5, #4]
 8004d16:	4013      	ands	r3, r2
 8004d18:	2b08      	cmp	r3, #8
 8004d1a:	d10f      	bne.n	8004d3c <HAL_RCC_OscConfig+0xa4>
 8004d1c:	22c0      	movs	r2, #192	@ 0xc0
 8004d1e:	686b      	ldr	r3, [r5, #4]
 8004d20:	0252      	lsls	r2, r2, #9
 8004d22:	4013      	ands	r3, r2
 8004d24:	2280      	movs	r2, #128	@ 0x80
 8004d26:	0252      	lsls	r2, r2, #9
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d107      	bne.n	8004d3c <HAL_RCC_OscConfig+0xa4>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d2c:	682b      	ldr	r3, [r5, #0]
 8004d2e:	039b      	lsls	r3, r3, #14
 8004d30:	d5ba      	bpl.n	8004ca8 <HAL_RCC_OscConfig+0x10>
 8004d32:	6863      	ldr	r3, [r4, #4]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d1b7      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8004d38:	2001      	movs	r0, #1
 8004d3a:	e015      	b.n	8004d68 <HAL_RCC_OscConfig+0xd0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d3c:	6863      	ldr	r3, [r4, #4]
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d114      	bne.n	8004d6c <HAL_RCC_OscConfig+0xd4>
 8004d42:	2380      	movs	r3, #128	@ 0x80
 8004d44:	682a      	ldr	r2, [r5, #0]
 8004d46:	025b      	lsls	r3, r3, #9
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004d4c:	f7fe f92a 	bl	8002fa4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d50:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8004d52:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d54:	02bf      	lsls	r7, r7, #10
 8004d56:	682b      	ldr	r3, [r5, #0]
 8004d58:	423b      	tst	r3, r7
 8004d5a:	d1a5      	bne.n	8004ca8 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d5c:	f7fe f922 	bl	8002fa4 <HAL_GetTick>
 8004d60:	1b80      	subs	r0, r0, r6
 8004d62:	2864      	cmp	r0, #100	@ 0x64
 8004d64:	d9f7      	bls.n	8004d56 <HAL_RCC_OscConfig+0xbe>
            return HAL_TIMEOUT;
 8004d66:	2003      	movs	r0, #3
}
 8004d68:	b005      	add	sp, #20
 8004d6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d116      	bne.n	8004d9e <HAL_RCC_OscConfig+0x106>
 8004d70:	682b      	ldr	r3, [r5, #0]
 8004d72:	4a90      	ldr	r2, [pc, #576]	@ (8004fb4 <HAL_RCC_OscConfig+0x31c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d74:	2780      	movs	r7, #128	@ 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d76:	4013      	ands	r3, r2
 8004d78:	602b      	str	r3, [r5, #0]
 8004d7a:	682b      	ldr	r3, [r5, #0]
 8004d7c:	4a8e      	ldr	r2, [pc, #568]	@ (8004fb8 <HAL_RCC_OscConfig+0x320>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d7e:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d80:	4013      	ands	r3, r2
 8004d82:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004d84:	f7fe f90e 	bl	8002fa4 <HAL_GetTick>
 8004d88:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d8a:	682b      	ldr	r3, [r5, #0]
 8004d8c:	423b      	tst	r3, r7
 8004d8e:	d100      	bne.n	8004d92 <HAL_RCC_OscConfig+0xfa>
 8004d90:	e78a      	b.n	8004ca8 <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d92:	f7fe f907 	bl	8002fa4 <HAL_GetTick>
 8004d96:	1b80      	subs	r0, r0, r6
 8004d98:	2864      	cmp	r0, #100	@ 0x64
 8004d9a:	d9f6      	bls.n	8004d8a <HAL_RCC_OscConfig+0xf2>
 8004d9c:	e7e3      	b.n	8004d66 <HAL_RCC_OscConfig+0xce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d9e:	2b05      	cmp	r3, #5
 8004da0:	d105      	bne.n	8004dae <HAL_RCC_OscConfig+0x116>
 8004da2:	2380      	movs	r3, #128	@ 0x80
 8004da4:	682a      	ldr	r2, [r5, #0]
 8004da6:	02db      	lsls	r3, r3, #11
 8004da8:	4313      	orrs	r3, r2
 8004daa:	602b      	str	r3, [r5, #0]
 8004dac:	e7c9      	b.n	8004d42 <HAL_RCC_OscConfig+0xaa>
 8004dae:	682b      	ldr	r3, [r5, #0]
 8004db0:	4a80      	ldr	r2, [pc, #512]	@ (8004fb4 <HAL_RCC_OscConfig+0x31c>)
 8004db2:	4013      	ands	r3, r2
 8004db4:	602b      	str	r3, [r5, #0]
 8004db6:	682b      	ldr	r3, [r5, #0]
 8004db8:	4a7f      	ldr	r2, [pc, #508]	@ (8004fb8 <HAL_RCC_OscConfig+0x320>)
 8004dba:	4013      	ands	r3, r2
 8004dbc:	e7c5      	b.n	8004d4a <HAL_RCC_OscConfig+0xb2>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004dbe:	220c      	movs	r2, #12
 8004dc0:	4d7b      	ldr	r5, [pc, #492]	@ (8004fb0 <HAL_RCC_OscConfig+0x318>)
 8004dc2:	686b      	ldr	r3, [r5, #4]
 8004dc4:	4213      	tst	r3, r2
 8004dc6:	d00b      	beq.n	8004de0 <HAL_RCC_OscConfig+0x148>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004dc8:	686b      	ldr	r3, [r5, #4]
 8004dca:	4013      	ands	r3, r2
 8004dcc:	2b08      	cmp	r3, #8
 8004dce:	d115      	bne.n	8004dfc <HAL_RCC_OscConfig+0x164>
 8004dd0:	22c0      	movs	r2, #192	@ 0xc0
 8004dd2:	686b      	ldr	r3, [r5, #4]
 8004dd4:	0252      	lsls	r2, r2, #9
 8004dd6:	4013      	ands	r3, r2
 8004dd8:	2280      	movs	r2, #128	@ 0x80
 8004dda:	0212      	lsls	r2, r2, #8
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d10d      	bne.n	8004dfc <HAL_RCC_OscConfig+0x164>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004de0:	682b      	ldr	r3, [r5, #0]
 8004de2:	079b      	lsls	r3, r3, #30
 8004de4:	d502      	bpl.n	8004dec <HAL_RCC_OscConfig+0x154>
 8004de6:	68e3      	ldr	r3, [r4, #12]
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d1a5      	bne.n	8004d38 <HAL_RCC_OscConfig+0xa0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dec:	21f8      	movs	r1, #248	@ 0xf8
 8004dee:	682a      	ldr	r2, [r5, #0]
 8004df0:	6923      	ldr	r3, [r4, #16]
 8004df2:	438a      	bics	r2, r1
 8004df4:	00db      	lsls	r3, r3, #3
 8004df6:	4313      	orrs	r3, r2
 8004df8:	602b      	str	r3, [r5, #0]
 8004dfa:	e759      	b.n	8004cb0 <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004dfc:	68e2      	ldr	r2, [r4, #12]
 8004dfe:	2301      	movs	r3, #1
 8004e00:	2a00      	cmp	r2, #0
 8004e02:	d00f      	beq.n	8004e24 <HAL_RCC_OscConfig+0x18c>
        __HAL_RCC_HSI_ENABLE();
 8004e04:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e06:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004e0c:	f7fe f8ca 	bl	8002fa4 <HAL_GetTick>
 8004e10:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e12:	682b      	ldr	r3, [r5, #0]
 8004e14:	423b      	tst	r3, r7
 8004e16:	d1e9      	bne.n	8004dec <HAL_RCC_OscConfig+0x154>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e18:	f7fe f8c4 	bl	8002fa4 <HAL_GetTick>
 8004e1c:	1b80      	subs	r0, r0, r6
 8004e1e:	2802      	cmp	r0, #2
 8004e20:	d9f7      	bls.n	8004e12 <HAL_RCC_OscConfig+0x17a>
 8004e22:	e7a0      	b.n	8004d66 <HAL_RCC_OscConfig+0xce>
        __HAL_RCC_HSI_DISABLE();
 8004e24:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e26:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 8004e28:	439a      	bics	r2, r3
 8004e2a:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 8004e2c:	f7fe f8ba 	bl	8002fa4 <HAL_GetTick>
 8004e30:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e32:	682b      	ldr	r3, [r5, #0]
 8004e34:	423b      	tst	r3, r7
 8004e36:	d100      	bne.n	8004e3a <HAL_RCC_OscConfig+0x1a2>
 8004e38:	e73a      	b.n	8004cb0 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e3a:	f7fe f8b3 	bl	8002fa4 <HAL_GetTick>
 8004e3e:	1b80      	subs	r0, r0, r6
 8004e40:	2802      	cmp	r0, #2
 8004e42:	d9f6      	bls.n	8004e32 <HAL_RCC_OscConfig+0x19a>
 8004e44:	e78f      	b.n	8004d66 <HAL_RCC_OscConfig+0xce>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004e46:	69e2      	ldr	r2, [r4, #28]
 8004e48:	2301      	movs	r3, #1
 8004e4a:	4d59      	ldr	r5, [pc, #356]	@ (8004fb0 <HAL_RCC_OscConfig+0x318>)
 8004e4c:	2a00      	cmp	r2, #0
 8004e4e:	d010      	beq.n	8004e72 <HAL_RCC_OscConfig+0x1da>
      __HAL_RCC_LSI_ENABLE();
 8004e50:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e52:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8004e54:	4313      	orrs	r3, r2
 8004e56:	626b      	str	r3, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 8004e58:	f7fe f8a4 	bl	8002fa4 <HAL_GetTick>
 8004e5c:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e5e:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8004e60:	423b      	tst	r3, r7
 8004e62:	d000      	beq.n	8004e66 <HAL_RCC_OscConfig+0x1ce>
 8004e64:	e728      	b.n	8004cb8 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e66:	f7fe f89d 	bl	8002fa4 <HAL_GetTick>
 8004e6a:	1b80      	subs	r0, r0, r6
 8004e6c:	2802      	cmp	r0, #2
 8004e6e:	d9f6      	bls.n	8004e5e <HAL_RCC_OscConfig+0x1c6>
 8004e70:	e779      	b.n	8004d66 <HAL_RCC_OscConfig+0xce>
      __HAL_RCC_LSI_DISABLE();
 8004e72:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e74:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 8004e76:	439a      	bics	r2, r3
 8004e78:	626a      	str	r2, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 8004e7a:	f7fe f893 	bl	8002fa4 <HAL_GetTick>
 8004e7e:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e80:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8004e82:	423b      	tst	r3, r7
 8004e84:	d100      	bne.n	8004e88 <HAL_RCC_OscConfig+0x1f0>
 8004e86:	e717      	b.n	8004cb8 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e88:	f7fe f88c 	bl	8002fa4 <HAL_GetTick>
 8004e8c:	1b80      	subs	r0, r0, r6
 8004e8e:	2802      	cmp	r0, #2
 8004e90:	d9f6      	bls.n	8004e80 <HAL_RCC_OscConfig+0x1e8>
 8004e92:	e768      	b.n	8004d66 <HAL_RCC_OscConfig+0xce>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e94:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 8004e96:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e98:	4d45      	ldr	r5, [pc, #276]	@ (8004fb0 <HAL_RCC_OscConfig+0x318>)
 8004e9a:	0552      	lsls	r2, r2, #21
 8004e9c:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 8004e9e:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ea0:	4213      	tst	r3, r2
 8004ea2:	d108      	bne.n	8004eb6 <HAL_RCC_OscConfig+0x21e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ea4:	69eb      	ldr	r3, [r5, #28]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	61eb      	str	r3, [r5, #28]
 8004eaa:	69eb      	ldr	r3, [r5, #28]
 8004eac:	4013      	ands	r3, r2
 8004eae:	9303      	str	r3, [sp, #12]
 8004eb0:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eb6:	2780      	movs	r7, #128	@ 0x80
 8004eb8:	4e40      	ldr	r6, [pc, #256]	@ (8004fbc <HAL_RCC_OscConfig+0x324>)
 8004eba:	007f      	lsls	r7, r7, #1
 8004ebc:	6833      	ldr	r3, [r6, #0]
 8004ebe:	423b      	tst	r3, r7
 8004ec0:	d015      	beq.n	8004eee <HAL_RCC_OscConfig+0x256>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ec2:	68a3      	ldr	r3, [r4, #8]
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d122      	bne.n	8004f0e <HAL_RCC_OscConfig+0x276>
 8004ec8:	6a2a      	ldr	r2, [r5, #32]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8004ece:	f7fe f869 	bl	8002fa4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ed2:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8004ed4:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ed6:	6a2b      	ldr	r3, [r5, #32]
 8004ed8:	423b      	tst	r3, r7
 8004eda:	d03f      	beq.n	8004f5c <HAL_RCC_OscConfig+0x2c4>
    if(pwrclkchanged == SET)
 8004edc:	9b00      	ldr	r3, [sp, #0]
 8004ede:	2b01      	cmp	r3, #1
 8004ee0:	d000      	beq.n	8004ee4 <HAL_RCC_OscConfig+0x24c>
 8004ee2:	e6ed      	b.n	8004cc0 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ee4:	69eb      	ldr	r3, [r5, #28]
 8004ee6:	4a36      	ldr	r2, [pc, #216]	@ (8004fc0 <HAL_RCC_OscConfig+0x328>)
 8004ee8:	4013      	ands	r3, r2
 8004eea:	61eb      	str	r3, [r5, #28]
 8004eec:	e6e8      	b.n	8004cc0 <HAL_RCC_OscConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004eee:	6833      	ldr	r3, [r6, #0]
 8004ef0:	433b      	orrs	r3, r7
 8004ef2:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8004ef4:	f7fe f856 	bl	8002fa4 <HAL_GetTick>
 8004ef8:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004efa:	6833      	ldr	r3, [r6, #0]
 8004efc:	423b      	tst	r3, r7
 8004efe:	d1e0      	bne.n	8004ec2 <HAL_RCC_OscConfig+0x22a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f00:	f7fe f850 	bl	8002fa4 <HAL_GetTick>
 8004f04:	9b01      	ldr	r3, [sp, #4]
 8004f06:	1ac0      	subs	r0, r0, r3
 8004f08:	2864      	cmp	r0, #100	@ 0x64
 8004f0a:	d9f6      	bls.n	8004efa <HAL_RCC_OscConfig+0x262>
 8004f0c:	e72b      	b.n	8004d66 <HAL_RCC_OscConfig+0xce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f0e:	2201      	movs	r2, #1
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d114      	bne.n	8004f3e <HAL_RCC_OscConfig+0x2a6>
 8004f14:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f16:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f18:	4393      	bics	r3, r2
 8004f1a:	622b      	str	r3, [r5, #32]
 8004f1c:	6a2b      	ldr	r3, [r5, #32]
 8004f1e:	3203      	adds	r2, #3
 8004f20:	4393      	bics	r3, r2
 8004f22:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8004f24:	f7fe f83e 	bl	8002fa4 <HAL_GetTick>
 8004f28:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f2a:	6a2b      	ldr	r3, [r5, #32]
 8004f2c:	423b      	tst	r3, r7
 8004f2e:	d0d5      	beq.n	8004edc <HAL_RCC_OscConfig+0x244>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f30:	f7fe f838 	bl	8002fa4 <HAL_GetTick>
 8004f34:	4b23      	ldr	r3, [pc, #140]	@ (8004fc4 <HAL_RCC_OscConfig+0x32c>)
 8004f36:	1b80      	subs	r0, r0, r6
 8004f38:	4298      	cmp	r0, r3
 8004f3a:	d9f6      	bls.n	8004f2a <HAL_RCC_OscConfig+0x292>
 8004f3c:	e713      	b.n	8004d66 <HAL_RCC_OscConfig+0xce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f3e:	2b05      	cmp	r3, #5
 8004f40:	d105      	bne.n	8004f4e <HAL_RCC_OscConfig+0x2b6>
 8004f42:	6a29      	ldr	r1, [r5, #32]
 8004f44:	3b01      	subs	r3, #1
 8004f46:	430b      	orrs	r3, r1
 8004f48:	622b      	str	r3, [r5, #32]
 8004f4a:	6a2b      	ldr	r3, [r5, #32]
 8004f4c:	e7bd      	b.n	8004eca <HAL_RCC_OscConfig+0x232>
 8004f4e:	6a2b      	ldr	r3, [r5, #32]
 8004f50:	4393      	bics	r3, r2
 8004f52:	2204      	movs	r2, #4
 8004f54:	622b      	str	r3, [r5, #32]
 8004f56:	6a2b      	ldr	r3, [r5, #32]
 8004f58:	4393      	bics	r3, r2
 8004f5a:	e7b7      	b.n	8004ecc <HAL_RCC_OscConfig+0x234>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f5c:	f7fe f822 	bl	8002fa4 <HAL_GetTick>
 8004f60:	4b18      	ldr	r3, [pc, #96]	@ (8004fc4 <HAL_RCC_OscConfig+0x32c>)
 8004f62:	1b80      	subs	r0, r0, r6
 8004f64:	4298      	cmp	r0, r3
 8004f66:	d9b6      	bls.n	8004ed6 <HAL_RCC_OscConfig+0x23e>
 8004f68:	e6fd      	b.n	8004d66 <HAL_RCC_OscConfig+0xce>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004f6a:	f7fe f81b 	bl	8002fa4 <HAL_GetTick>
 8004f6e:	1b80      	subs	r0, r0, r6
 8004f70:	2802      	cmp	r0, #2
 8004f72:	d800      	bhi.n	8004f76 <HAL_RCC_OscConfig+0x2de>
 8004f74:	e6b7      	b.n	8004ce6 <HAL_RCC_OscConfig+0x4e>
 8004f76:	e6f6      	b.n	8004d66 <HAL_RCC_OscConfig+0xce>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8004f78:	3205      	adds	r2, #5
 8004f7a:	d103      	bne.n	8004f84 <HAL_RCC_OscConfig+0x2ec>
      __HAL_RCC_HSI14ADC_ENABLE();
 8004f7c:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8004f7e:	439a      	bics	r2, r3
 8004f80:	636a      	str	r2, [r5, #52]	@ 0x34
 8004f82:	e6b4      	b.n	8004cee <HAL_RCC_OscConfig+0x56>
      __HAL_RCC_HSI14ADC_DISABLE();
 8004f84:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004f86:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8004f88:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8004f8a:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8004f8c:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_DISABLE();
 8004f8e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8004f90:	4393      	bics	r3, r2
 8004f92:	636b      	str	r3, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8004f94:	f7fe f806 	bl	8002fa4 <HAL_GetTick>
 8004f98:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004f9a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8004f9c:	423b      	tst	r3, r7
 8004f9e:	d100      	bne.n	8004fa2 <HAL_RCC_OscConfig+0x30a>
 8004fa0:	e6ac      	b.n	8004cfc <HAL_RCC_OscConfig+0x64>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004fa2:	f7fd ffff 	bl	8002fa4 <HAL_GetTick>
 8004fa6:	1b80      	subs	r0, r0, r6
 8004fa8:	2802      	cmp	r0, #2
 8004faa:	d9f6      	bls.n	8004f9a <HAL_RCC_OscConfig+0x302>
 8004fac:	e6db      	b.n	8004d66 <HAL_RCC_OscConfig+0xce>
 8004fae:	46c0      	nop			@ (mov r8, r8)
 8004fb0:	40021000 	.word	0x40021000
 8004fb4:	fffeffff 	.word	0xfffeffff
 8004fb8:	fffbffff 	.word	0xfffbffff
 8004fbc:	40007000 	.word	0x40007000
 8004fc0:	efffffff 	.word	0xefffffff
 8004fc4:	00001388 	.word	0x00001388
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004fc8:	210c      	movs	r1, #12
 8004fca:	4d34      	ldr	r5, [pc, #208]	@ (800509c <HAL_RCC_OscConfig+0x404>)
 8004fcc:	686a      	ldr	r2, [r5, #4]
 8004fce:	400a      	ands	r2, r1
 8004fd0:	2a08      	cmp	r2, #8
 8004fd2:	d047      	beq.n	8005064 <HAL_RCC_OscConfig+0x3cc>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004fd4:	4a32      	ldr	r2, [pc, #200]	@ (80050a0 <HAL_RCC_OscConfig+0x408>)
 8004fd6:	2b02      	cmp	r3, #2
 8004fd8:	d132      	bne.n	8005040 <HAL_RCC_OscConfig+0x3a8>
        __HAL_RCC_PLL_DISABLE();
 8004fda:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004fdc:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8004fde:	4013      	ands	r3, r2
 8004fe0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004fe2:	f7fd ffdf 	bl	8002fa4 <HAL_GetTick>
 8004fe6:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004fe8:	04bf      	lsls	r7, r7, #18
 8004fea:	682b      	ldr	r3, [r5, #0]
 8004fec:	423b      	tst	r3, r7
 8004fee:	d121      	bne.n	8005034 <HAL_RCC_OscConfig+0x39c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ff0:	220f      	movs	r2, #15
 8004ff2:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ff4:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ff6:	4393      	bics	r3, r2
 8004ff8:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ffa:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	62eb      	str	r3, [r5, #44]	@ 0x2c
 8005000:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8005002:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005004:	686a      	ldr	r2, [r5, #4]
 8005006:	430b      	orrs	r3, r1
 8005008:	4926      	ldr	r1, [pc, #152]	@ (80050a4 <HAL_RCC_OscConfig+0x40c>)
 800500a:	400a      	ands	r2, r1
 800500c:	4313      	orrs	r3, r2
 800500e:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8005010:	2380      	movs	r3, #128	@ 0x80
 8005012:	682a      	ldr	r2, [r5, #0]
 8005014:	045b      	lsls	r3, r3, #17
 8005016:	4313      	orrs	r3, r2
 8005018:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800501a:	f7fd ffc3 	bl	8002fa4 <HAL_GetTick>
 800501e:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005020:	682b      	ldr	r3, [r5, #0]
 8005022:	4233      	tst	r3, r6
 8005024:	d000      	beq.n	8005028 <HAL_RCC_OscConfig+0x390>
 8005026:	e66d      	b.n	8004d04 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005028:	f7fd ffbc 	bl	8002fa4 <HAL_GetTick>
 800502c:	1b00      	subs	r0, r0, r4
 800502e:	2802      	cmp	r0, #2
 8005030:	d9f6      	bls.n	8005020 <HAL_RCC_OscConfig+0x388>
 8005032:	e698      	b.n	8004d66 <HAL_RCC_OscConfig+0xce>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005034:	f7fd ffb6 	bl	8002fa4 <HAL_GetTick>
 8005038:	1b80      	subs	r0, r0, r6
 800503a:	2802      	cmp	r0, #2
 800503c:	d9d5      	bls.n	8004fea <HAL_RCC_OscConfig+0x352>
 800503e:	e692      	b.n	8004d66 <HAL_RCC_OscConfig+0xce>
        __HAL_RCC_PLL_DISABLE();
 8005040:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005042:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8005044:	4013      	ands	r3, r2
 8005046:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005048:	f7fd ffac 	bl	8002fa4 <HAL_GetTick>
 800504c:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800504e:	04b6      	lsls	r6, r6, #18
 8005050:	682b      	ldr	r3, [r5, #0]
 8005052:	4233      	tst	r3, r6
 8005054:	d100      	bne.n	8005058 <HAL_RCC_OscConfig+0x3c0>
 8005056:	e655      	b.n	8004d04 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005058:	f7fd ffa4 	bl	8002fa4 <HAL_GetTick>
 800505c:	1b00      	subs	r0, r0, r4
 800505e:	2802      	cmp	r0, #2
 8005060:	d9f6      	bls.n	8005050 <HAL_RCC_OscConfig+0x3b8>
 8005062:	e680      	b.n	8004d66 <HAL_RCC_OscConfig+0xce>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005064:	2b01      	cmp	r3, #1
 8005066:	d100      	bne.n	800506a <HAL_RCC_OscConfig+0x3d2>
 8005068:	e666      	b.n	8004d38 <HAL_RCC_OscConfig+0xa0>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800506a:	22c0      	movs	r2, #192	@ 0xc0
        pll_config  = RCC->CFGR;
 800506c:	6868      	ldr	r0, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800506e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8005070:	0252      	lsls	r2, r2, #9
        pll_config2 = RCC->CFGR2;
 8005072:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005074:	4002      	ands	r2, r0
 8005076:	428a      	cmp	r2, r1
 8005078:	d000      	beq.n	800507c <HAL_RCC_OscConfig+0x3e4>
 800507a:	e65d      	b.n	8004d38 <HAL_RCC_OscConfig+0xa0>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800507c:	220f      	movs	r2, #15
 800507e:	4013      	ands	r3, r2
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005080:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8005082:	4293      	cmp	r3, r2
 8005084:	d000      	beq.n	8005088 <HAL_RCC_OscConfig+0x3f0>
 8005086:	e657      	b.n	8004d38 <HAL_RCC_OscConfig+0xa0>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8005088:	23f0      	movs	r3, #240	@ 0xf0
 800508a:	039b      	lsls	r3, r3, #14
 800508c:	4018      	ands	r0, r3
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800508e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005090:	1ac0      	subs	r0, r0, r3
 8005092:	1e43      	subs	r3, r0, #1
 8005094:	4198      	sbcs	r0, r3
 8005096:	b2c0      	uxtb	r0, r0
 8005098:	e666      	b.n	8004d68 <HAL_RCC_OscConfig+0xd0>
 800509a:	46c0      	nop			@ (mov r8, r8)
 800509c:	40021000 	.word	0x40021000
 80050a0:	feffffff 	.word	0xfeffffff
 80050a4:	ffc27fff 	.word	0xffc27fff

080050a8 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80050a8:	230c      	movs	r3, #12
  tmpreg = RCC->CFGR;
 80050aa:	4a0b      	ldr	r2, [pc, #44]	@ (80050d8 <HAL_RCC_GetSysClockFreq+0x30>)
{
 80050ac:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 80050ae:	6854      	ldr	r4, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80050b0:	4023      	ands	r3, r4
 80050b2:	2b08      	cmp	r3, #8
 80050b4:	d10d      	bne.n	80050d2 <HAL_RCC_GetSysClockFreq+0x2a>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80050b6:	250f      	movs	r5, #15
 80050b8:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80050ba:	4a08      	ldr	r2, [pc, #32]	@ (80050dc <HAL_RCC_GetSysClockFreq+0x34>)
 80050bc:	402b      	ands	r3, r5
 80050be:	5cd1      	ldrb	r1, [r2, r3]
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80050c0:	4807      	ldr	r0, [pc, #28]	@ (80050e0 <HAL_RCC_GetSysClockFreq+0x38>)
 80050c2:	f7fb f851 	bl	8000168 <__udivsi3>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80050c6:	0ca4      	lsrs	r4, r4, #18
 80050c8:	4b06      	ldr	r3, [pc, #24]	@ (80050e4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80050ca:	402c      	ands	r4, r5
 80050cc:	5d1b      	ldrb	r3, [r3, r4]
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80050ce:	4358      	muls	r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80050d0:	bd70      	pop	{r4, r5, r6, pc}
      sysclockfreq = HSE_VALUE;
 80050d2:	4803      	ldr	r0, [pc, #12]	@ (80050e0 <HAL_RCC_GetSysClockFreq+0x38>)
  return sysclockfreq;
 80050d4:	e7fc      	b.n	80050d0 <HAL_RCC_GetSysClockFreq+0x28>
 80050d6:	46c0      	nop			@ (mov r8, r8)
 80050d8:	40021000 	.word	0x40021000
 80050dc:	08008aec 	.word	0x08008aec
 80050e0:	007a1200 	.word	0x007a1200
 80050e4:	08008afc 	.word	0x08008afc

080050e8 <HAL_RCC_ClockConfig>:
{
 80050e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80050ea:	0004      	movs	r4, r0
 80050ec:	000e      	movs	r6, r1
  if(RCC_ClkInitStruct == NULL)
 80050ee:	2800      	cmp	r0, #0
 80050f0:	d101      	bne.n	80050f6 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 80050f2:	2001      	movs	r0, #1
}
 80050f4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80050f6:	2201      	movs	r2, #1
 80050f8:	4d37      	ldr	r5, [pc, #220]	@ (80051d8 <HAL_RCC_ClockConfig+0xf0>)
 80050fa:	682b      	ldr	r3, [r5, #0]
 80050fc:	4013      	ands	r3, r2
 80050fe:	428b      	cmp	r3, r1
 8005100:	d31c      	bcc.n	800513c <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005102:	6822      	ldr	r2, [r4, #0]
 8005104:	0793      	lsls	r3, r2, #30
 8005106:	d422      	bmi.n	800514e <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005108:	07d2      	lsls	r2, r2, #31
 800510a:	d42f      	bmi.n	800516c <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800510c:	2301      	movs	r3, #1
 800510e:	682a      	ldr	r2, [r5, #0]
 8005110:	401a      	ands	r2, r3
 8005112:	42b2      	cmp	r2, r6
 8005114:	d851      	bhi.n	80051ba <HAL_RCC_ClockConfig+0xd2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005116:	6823      	ldr	r3, [r4, #0]
 8005118:	4d30      	ldr	r5, [pc, #192]	@ (80051dc <HAL_RCC_ClockConfig+0xf4>)
 800511a:	075b      	lsls	r3, r3, #29
 800511c:	d454      	bmi.n	80051c8 <HAL_RCC_ClockConfig+0xe0>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800511e:	f7ff ffc3 	bl	80050a8 <HAL_RCC_GetSysClockFreq>
 8005122:	686b      	ldr	r3, [r5, #4]
 8005124:	4a2e      	ldr	r2, [pc, #184]	@ (80051e0 <HAL_RCC_ClockConfig+0xf8>)
 8005126:	061b      	lsls	r3, r3, #24
 8005128:	0f1b      	lsrs	r3, r3, #28
 800512a:	5cd3      	ldrb	r3, [r2, r3]
 800512c:	492d      	ldr	r1, [pc, #180]	@ (80051e4 <HAL_RCC_ClockConfig+0xfc>)
 800512e:	40d8      	lsrs	r0, r3
 8005130:	6008      	str	r0, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8005132:	2003      	movs	r0, #3
 8005134:	f7fd fef6 	bl	8002f24 <HAL_InitTick>
  return HAL_OK;
 8005138:	2000      	movs	r0, #0
 800513a:	e7db      	b.n	80050f4 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800513c:	682b      	ldr	r3, [r5, #0]
 800513e:	4393      	bics	r3, r2
 8005140:	430b      	orrs	r3, r1
 8005142:	602b      	str	r3, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005144:	682b      	ldr	r3, [r5, #0]
 8005146:	4013      	ands	r3, r2
 8005148:	428b      	cmp	r3, r1
 800514a:	d1d2      	bne.n	80050f2 <HAL_RCC_ClockConfig+0xa>
 800514c:	e7d9      	b.n	8005102 <HAL_RCC_ClockConfig+0x1a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800514e:	4923      	ldr	r1, [pc, #140]	@ (80051dc <HAL_RCC_ClockConfig+0xf4>)
 8005150:	0753      	lsls	r3, r2, #29
 8005152:	d504      	bpl.n	800515e <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005154:	23e0      	movs	r3, #224	@ 0xe0
 8005156:	6848      	ldr	r0, [r1, #4]
 8005158:	00db      	lsls	r3, r3, #3
 800515a:	4303      	orrs	r3, r0
 800515c:	604b      	str	r3, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800515e:	20f0      	movs	r0, #240	@ 0xf0
 8005160:	684b      	ldr	r3, [r1, #4]
 8005162:	4383      	bics	r3, r0
 8005164:	68a0      	ldr	r0, [r4, #8]
 8005166:	4303      	orrs	r3, r0
 8005168:	604b      	str	r3, [r1, #4]
 800516a:	e7cd      	b.n	8005108 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800516c:	4f1b      	ldr	r7, [pc, #108]	@ (80051dc <HAL_RCC_ClockConfig+0xf4>)
 800516e:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005170:	683b      	ldr	r3, [r7, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005172:	2a01      	cmp	r2, #1
 8005174:	d119      	bne.n	80051aa <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005176:	039b      	lsls	r3, r3, #14
 8005178:	d5bb      	bpl.n	80050f2 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800517a:	2103      	movs	r1, #3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	438b      	bics	r3, r1
 8005180:	4313      	orrs	r3, r2
 8005182:	607b      	str	r3, [r7, #4]
    tickstart = HAL_GetTick();
 8005184:	f7fd ff0e 	bl	8002fa4 <HAL_GetTick>
 8005188:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800518a:	230c      	movs	r3, #12
 800518c:	687a      	ldr	r2, [r7, #4]
 800518e:	401a      	ands	r2, r3
 8005190:	6863      	ldr	r3, [r4, #4]
 8005192:	009b      	lsls	r3, r3, #2
 8005194:	429a      	cmp	r2, r3
 8005196:	d0b9      	beq.n	800510c <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005198:	f7fd ff04 	bl	8002fa4 <HAL_GetTick>
 800519c:	9b01      	ldr	r3, [sp, #4]
 800519e:	1ac0      	subs	r0, r0, r3
 80051a0:	4b11      	ldr	r3, [pc, #68]	@ (80051e8 <HAL_RCC_ClockConfig+0x100>)
 80051a2:	4298      	cmp	r0, r3
 80051a4:	d9f1      	bls.n	800518a <HAL_RCC_ClockConfig+0xa2>
        return HAL_TIMEOUT;
 80051a6:	2003      	movs	r0, #3
 80051a8:	e7a4      	b.n	80050f4 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051aa:	2a02      	cmp	r2, #2
 80051ac:	d102      	bne.n	80051b4 <HAL_RCC_ClockConfig+0xcc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051ae:	019b      	lsls	r3, r3, #6
 80051b0:	d4e3      	bmi.n	800517a <HAL_RCC_ClockConfig+0x92>
 80051b2:	e79e      	b.n	80050f2 <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051b4:	079b      	lsls	r3, r3, #30
 80051b6:	d4e0      	bmi.n	800517a <HAL_RCC_ClockConfig+0x92>
 80051b8:	e79b      	b.n	80050f2 <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051ba:	682a      	ldr	r2, [r5, #0]
 80051bc:	439a      	bics	r2, r3
 80051be:	602a      	str	r2, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80051c0:	682a      	ldr	r2, [r5, #0]
 80051c2:	421a      	tst	r2, r3
 80051c4:	d0a7      	beq.n	8005116 <HAL_RCC_ClockConfig+0x2e>
 80051c6:	e794      	b.n	80050f2 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80051c8:	686b      	ldr	r3, [r5, #4]
 80051ca:	4a08      	ldr	r2, [pc, #32]	@ (80051ec <HAL_RCC_ClockConfig+0x104>)
 80051cc:	4013      	ands	r3, r2
 80051ce:	68e2      	ldr	r2, [r4, #12]
 80051d0:	4313      	orrs	r3, r2
 80051d2:	606b      	str	r3, [r5, #4]
 80051d4:	e7a3      	b.n	800511e <HAL_RCC_ClockConfig+0x36>
 80051d6:	46c0      	nop			@ (mov r8, r8)
 80051d8:	40022000 	.word	0x40022000
 80051dc:	40021000 	.word	0x40021000
 80051e0:	08008adc 	.word	0x08008adc
 80051e4:	2000001c 	.word	0x2000001c
 80051e8:	00001388 	.word	0x00001388
 80051ec:	fffff8ff 	.word	0xfffff8ff

080051f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051f0:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80051f2:	6803      	ldr	r3, [r0, #0]
{
 80051f4:	0005      	movs	r5, r0
 80051f6:	b085      	sub	sp, #20
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80051f8:	03db      	lsls	r3, r3, #15
 80051fa:	d52b      	bpl.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x64>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051fc:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 80051fe:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005200:	4c3d      	ldr	r4, [pc, #244]	@ (80052f8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8005202:	0552      	lsls	r2, r2, #21
 8005204:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8005206:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005208:	4213      	tst	r3, r2
 800520a:	d108      	bne.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800520c:	69e3      	ldr	r3, [r4, #28]
 800520e:	4313      	orrs	r3, r2
 8005210:	61e3      	str	r3, [r4, #28]
 8005212:	69e3      	ldr	r3, [r4, #28]
 8005214:	4013      	ands	r3, r2
 8005216:	9303      	str	r3, [sp, #12]
 8005218:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800521a:	2301      	movs	r3, #1
 800521c:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800521e:	2780      	movs	r7, #128	@ 0x80
 8005220:	4e36      	ldr	r6, [pc, #216]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8005222:	007f      	lsls	r7, r7, #1
 8005224:	6833      	ldr	r3, [r6, #0]
 8005226:	423b      	tst	r3, r7
 8005228:	d02b      	beq.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x92>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800522a:	6a21      	ldr	r1, [r4, #32]
 800522c:	22c0      	movs	r2, #192	@ 0xc0
 800522e:	0008      	movs	r0, r1
 8005230:	0092      	lsls	r2, r2, #2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005232:	686b      	ldr	r3, [r5, #4]
 8005234:	4e32      	ldr	r6, [pc, #200]	@ (8005300 <HAL_RCCEx_PeriphCLKConfig+0x110>)
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005236:	4010      	ands	r0, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005238:	4211      	tst	r1, r2
 800523a:	d134      	bne.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0xb6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800523c:	6a23      	ldr	r3, [r4, #32]
 800523e:	686a      	ldr	r2, [r5, #4]
 8005240:	4033      	ands	r3, r6
 8005242:	4313      	orrs	r3, r2
 8005244:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005246:	9b00      	ldr	r3, [sp, #0]
 8005248:	2b01      	cmp	r3, #1
 800524a:	d103      	bne.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800524c:	69e3      	ldr	r3, [r4, #28]
 800524e:	4a2d      	ldr	r2, [pc, #180]	@ (8005304 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8005250:	4013      	ands	r3, r2
 8005252:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005254:	682a      	ldr	r2, [r5, #0]
 8005256:	07d3      	lsls	r3, r2, #31
 8005258:	d506      	bpl.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800525a:	2003      	movs	r0, #3
 800525c:	4926      	ldr	r1, [pc, #152]	@ (80052f8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800525e:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8005260:	4383      	bics	r3, r0
 8005262:	68a8      	ldr	r0, [r5, #8]
 8005264:	4303      	orrs	r3, r0
 8005266:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005268:	0693      	lsls	r3, r2, #26
 800526a:	d506      	bpl.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800526c:	2010      	movs	r0, #16
 800526e:	4922      	ldr	r1, [pc, #136]	@ (80052f8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8005270:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8005272:	4383      	bics	r3, r0
 8005274:	68e8      	ldr	r0, [r5, #12]
 8005276:	4303      	orrs	r3, r0
 8005278:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800527a:	0392      	lsls	r2, r2, #14
 800527c:	d433      	bmi.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0xf6>
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800527e:	2000      	movs	r0, #0
 8005280:	e00f      	b.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0xb2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005282:	6833      	ldr	r3, [r6, #0]
 8005284:	433b      	orrs	r3, r7
 8005286:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8005288:	f7fd fe8c 	bl	8002fa4 <HAL_GetTick>
 800528c:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800528e:	6833      	ldr	r3, [r6, #0]
 8005290:	423b      	tst	r3, r7
 8005292:	d1ca      	bne.n	800522a <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005294:	f7fd fe86 	bl	8002fa4 <HAL_GetTick>
 8005298:	9b01      	ldr	r3, [sp, #4]
 800529a:	1ac0      	subs	r0, r0, r3
 800529c:	2864      	cmp	r0, #100	@ 0x64
 800529e:	d9f6      	bls.n	800528e <HAL_RCCEx_PeriphCLKConfig+0x9e>
          return HAL_TIMEOUT;
 80052a0:	2003      	movs	r0, #3
}
 80052a2:	b005      	add	sp, #20
 80052a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80052a6:	4013      	ands	r3, r2
 80052a8:	4283      	cmp	r3, r0
 80052aa:	d0c7      	beq.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x4c>
      __HAL_RCC_BACKUPRESET_FORCE();
 80052ac:	2280      	movs	r2, #128	@ 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80052ae:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80052b0:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80052b2:	0019      	movs	r1, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 80052b4:	0252      	lsls	r2, r2, #9
 80052b6:	4302      	orrs	r2, r0
 80052b8:	6222      	str	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80052ba:	6a22      	ldr	r2, [r4, #32]
 80052bc:	4812      	ldr	r0, [pc, #72]	@ (8005308 <HAL_RCCEx_PeriphCLKConfig+0x118>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80052be:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 80052c0:	4002      	ands	r2, r0
 80052c2:	6222      	str	r2, [r4, #32]
      RCC->BDCR = temp_reg;
 80052c4:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80052c6:	07db      	lsls	r3, r3, #31
 80052c8:	d5b8      	bpl.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x4c>
        tickstart = HAL_GetTick();
 80052ca:	f7fd fe6b 	bl	8002fa4 <HAL_GetTick>
 80052ce:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052d0:	2202      	movs	r2, #2
 80052d2:	6a23      	ldr	r3, [r4, #32]
 80052d4:	4213      	tst	r3, r2
 80052d6:	d1b1      	bne.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x4c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052d8:	f7fd fe64 	bl	8002fa4 <HAL_GetTick>
 80052dc:	4b0b      	ldr	r3, [pc, #44]	@ (800530c <HAL_RCCEx_PeriphCLKConfig+0x11c>)
 80052de:	1bc0      	subs	r0, r0, r7
 80052e0:	4298      	cmp	r0, r3
 80052e2:	d9f5      	bls.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
 80052e4:	e7dc      	b.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80052e6:	2180      	movs	r1, #128	@ 0x80
 80052e8:	4a03      	ldr	r2, [pc, #12]	@ (80052f8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80052ea:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80052ec:	438b      	bics	r3, r1
 80052ee:	6929      	ldr	r1, [r5, #16]
 80052f0:	430b      	orrs	r3, r1
 80052f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80052f4:	e7c3      	b.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x8e>
 80052f6:	46c0      	nop			@ (mov r8, r8)
 80052f8:	40021000 	.word	0x40021000
 80052fc:	40007000 	.word	0x40007000
 8005300:	fffffcff 	.word	0xfffffcff
 8005304:	efffffff 	.word	0xefffffff
 8005308:	fffeffff 	.word	0xfffeffff
 800530c:	00001388 	.word	0x00001388

08005310 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005310:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005312:	2401      	movs	r4, #1
  tmpccer = TIMx->CCER;
 8005314:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005316:	6a02      	ldr	r2, [r0, #32]
 8005318:	43a2      	bics	r2, r4
 800531a:	6202      	str	r2, [r0, #32]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800531c:	2273      	movs	r2, #115	@ 0x73
  tmpcr2 =  TIMx->CR2;
 800531e:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8005320:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005322:	4395      	bics	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005324:	680a      	ldr	r2, [r1, #0]
 8005326:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005328:	2202      	movs	r2, #2
 800532a:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800532c:	688a      	ldr	r2, [r1, #8]
 800532e:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005330:	4a0e      	ldr	r2, [pc, #56]	@ (800536c <TIM_OC1_SetConfig+0x5c>)
 8005332:	4290      	cmp	r0, r2
 8005334:	d008      	beq.n	8005348 <TIM_OC1_SetConfig+0x38>
 8005336:	4a0e      	ldr	r2, [pc, #56]	@ (8005370 <TIM_OC1_SetConfig+0x60>)
 8005338:	4290      	cmp	r0, r2
 800533a:	d005      	beq.n	8005348 <TIM_OC1_SetConfig+0x38>
 800533c:	4a0d      	ldr	r2, [pc, #52]	@ (8005374 <TIM_OC1_SetConfig+0x64>)
 800533e:	4290      	cmp	r0, r2
 8005340:	d002      	beq.n	8005348 <TIM_OC1_SetConfig+0x38>
 8005342:	4a0d      	ldr	r2, [pc, #52]	@ (8005378 <TIM_OC1_SetConfig+0x68>)
 8005344:	4290      	cmp	r0, r2
 8005346:	d10b      	bne.n	8005360 <TIM_OC1_SetConfig+0x50>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005348:	2208      	movs	r2, #8
 800534a:	4393      	bics	r3, r2
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800534c:	68ca      	ldr	r2, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800534e:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 8005350:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 8005352:	2204      	movs	r2, #4
 8005354:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005356:	4a09      	ldr	r2, [pc, #36]	@ (800537c <TIM_OC1_SetConfig+0x6c>)
 8005358:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 800535a:	694c      	ldr	r4, [r1, #20]
 800535c:	4334      	orrs	r4, r6
 800535e:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005360:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8005362:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005364:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8005366:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005368:	6203      	str	r3, [r0, #32]
}
 800536a:	bd70      	pop	{r4, r5, r6, pc}
 800536c:	40012c00 	.word	0x40012c00
 8005370:	40014000 	.word	0x40014000
 8005374:	40014400 	.word	0x40014400
 8005378:	40014800 	.word	0x40014800
 800537c:	fffffcff 	.word	0xfffffcff

08005380 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005380:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005382:	4a18      	ldr	r2, [pc, #96]	@ (80053e4 <TIM_OC3_SetConfig+0x64>)
  tmpccer = TIMx->CCER;
 8005384:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005386:	6a03      	ldr	r3, [r0, #32]
 8005388:	4013      	ands	r3, r2
 800538a:	6203      	str	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800538c:	2373      	movs	r3, #115	@ 0x73
  tmpcr2 =  TIMx->CR2;
 800538e:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8005390:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005392:	439c      	bics	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005394:	680b      	ldr	r3, [r1, #0]
 8005396:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005398:	4b13      	ldr	r3, [pc, #76]	@ (80053e8 <TIM_OC3_SetConfig+0x68>)
 800539a:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800539c:	688b      	ldr	r3, [r1, #8]
 800539e:	021b      	lsls	r3, r3, #8
 80053a0:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80053a2:	4d12      	ldr	r5, [pc, #72]	@ (80053ec <TIM_OC3_SetConfig+0x6c>)
 80053a4:	42a8      	cmp	r0, r5
 80053a6:	d10e      	bne.n	80053c6 <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80053a8:	4d11      	ldr	r5, [pc, #68]	@ (80053f0 <TIM_OC3_SetConfig+0x70>)
 80053aa:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80053ac:	68cb      	ldr	r3, [r1, #12]
 80053ae:	021b      	lsls	r3, r3, #8
 80053b0:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80053b2:	4d10      	ldr	r5, [pc, #64]	@ (80053f4 <TIM_OC3_SetConfig+0x74>)
 80053b4:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80053b6:	4d10      	ldr	r5, [pc, #64]	@ (80053f8 <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80053b8:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80053ba:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80053bc:	694a      	ldr	r2, [r1, #20]
 80053be:	4332      	orrs	r2, r6
 80053c0:	0112      	lsls	r2, r2, #4
 80053c2:	432a      	orrs	r2, r5
 80053c4:	e008      	b.n	80053d8 <TIM_OC3_SetConfig+0x58>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053c6:	4d0d      	ldr	r5, [pc, #52]	@ (80053fc <TIM_OC3_SetConfig+0x7c>)
 80053c8:	42a8      	cmp	r0, r5
 80053ca:	d0f4      	beq.n	80053b6 <TIM_OC3_SetConfig+0x36>
 80053cc:	4d0c      	ldr	r5, [pc, #48]	@ (8005400 <TIM_OC3_SetConfig+0x80>)
 80053ce:	42a8      	cmp	r0, r5
 80053d0:	d0f1      	beq.n	80053b6 <TIM_OC3_SetConfig+0x36>
 80053d2:	4d0c      	ldr	r5, [pc, #48]	@ (8005404 <TIM_OC3_SetConfig+0x84>)
 80053d4:	42a8      	cmp	r0, r5
 80053d6:	d0ee      	beq.n	80053b6 <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053d8:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053da:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80053dc:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80053de:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053e0:	6203      	str	r3, [r0, #32]
}
 80053e2:	bd70      	pop	{r4, r5, r6, pc}
 80053e4:	fffffeff 	.word	0xfffffeff
 80053e8:	fffffdff 	.word	0xfffffdff
 80053ec:	40012c00 	.word	0x40012c00
 80053f0:	fffff7ff 	.word	0xfffff7ff
 80053f4:	fffffbff 	.word	0xfffffbff
 80053f8:	ffffcfff 	.word	0xffffcfff
 80053fc:	40014000 	.word	0x40014000
 8005400:	40014400 	.word	0x40014400
 8005404:	40014800 	.word	0x40014800

08005408 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005408:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800540a:	4a14      	ldr	r2, [pc, #80]	@ (800545c <TIM_OC4_SetConfig+0x54>)
  tmpccer = TIMx->CCER;
 800540c:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800540e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005410:	4d13      	ldr	r5, [pc, #76]	@ (8005460 <TIM_OC4_SetConfig+0x58>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005412:	4013      	ands	r3, r2
 8005414:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8005416:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8005418:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800541a:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800541c:	680d      	ldr	r5, [r1, #0]
 800541e:	022d      	lsls	r5, r5, #8
 8005420:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005422:	4a10      	ldr	r2, [pc, #64]	@ (8005464 <TIM_OC4_SetConfig+0x5c>)
 8005424:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005426:	688a      	ldr	r2, [r1, #8]
 8005428:	0312      	lsls	r2, r2, #12
 800542a:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800542c:	4c0e      	ldr	r4, [pc, #56]	@ (8005468 <TIM_OC4_SetConfig+0x60>)
 800542e:	42a0      	cmp	r0, r4
 8005430:	d008      	beq.n	8005444 <TIM_OC4_SetConfig+0x3c>
 8005432:	4c0e      	ldr	r4, [pc, #56]	@ (800546c <TIM_OC4_SetConfig+0x64>)
 8005434:	42a0      	cmp	r0, r4
 8005436:	d005      	beq.n	8005444 <TIM_OC4_SetConfig+0x3c>
 8005438:	4c0d      	ldr	r4, [pc, #52]	@ (8005470 <TIM_OC4_SetConfig+0x68>)
 800543a:	42a0      	cmp	r0, r4
 800543c:	d002      	beq.n	8005444 <TIM_OC4_SetConfig+0x3c>
 800543e:	4c0d      	ldr	r4, [pc, #52]	@ (8005474 <TIM_OC4_SetConfig+0x6c>)
 8005440:	42a0      	cmp	r0, r4
 8005442:	d104      	bne.n	800544e <TIM_OC4_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005444:	4c0c      	ldr	r4, [pc, #48]	@ (8005478 <TIM_OC4_SetConfig+0x70>)
 8005446:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005448:	694b      	ldr	r3, [r1, #20]
 800544a:	019b      	lsls	r3, r3, #6
 800544c:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800544e:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005450:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8005452:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8005454:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005456:	6202      	str	r2, [r0, #32]
}
 8005458:	bd30      	pop	{r4, r5, pc}
 800545a:	46c0      	nop			@ (mov r8, r8)
 800545c:	ffffefff 	.word	0xffffefff
 8005460:	ffff8cff 	.word	0xffff8cff
 8005464:	ffffdfff 	.word	0xffffdfff
 8005468:	40012c00 	.word	0x40012c00
 800546c:	40014000 	.word	0x40014000
 8005470:	40014400 	.word	0x40014400
 8005474:	40014800 	.word	0x40014800
 8005478:	ffffbfff 	.word	0xffffbfff

0800547c <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 800547c:	0001      	movs	r1, r0
{
 800547e:	0003      	movs	r3, r0
    return HAL_ERROR;
 8005480:	2001      	movs	r0, #1
{
 8005482:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 8005484:	313d      	adds	r1, #61	@ 0x3d
 8005486:	780c      	ldrb	r4, [r1, #0]
 8005488:	b2e2      	uxtb	r2, r4
 800548a:	4284      	cmp	r4, r0
 800548c:	d115      	bne.n	80054ba <HAL_TIM_Base_Start+0x3e>
  htim->State = HAL_TIM_STATE_BUSY;
 800548e:	1800      	adds	r0, r0, r0
 8005490:	7008      	strb	r0, [r1, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	490a      	ldr	r1, [pc, #40]	@ (80054c0 <HAL_TIM_Base_Start+0x44>)
 8005496:	428b      	cmp	r3, r1
 8005498:	d005      	beq.n	80054a6 <HAL_TIM_Base_Start+0x2a>
 800549a:	490a      	ldr	r1, [pc, #40]	@ (80054c4 <HAL_TIM_Base_Start+0x48>)
 800549c:	428b      	cmp	r3, r1
 800549e:	d002      	beq.n	80054a6 <HAL_TIM_Base_Start+0x2a>
 80054a0:	4909      	ldr	r1, [pc, #36]	@ (80054c8 <HAL_TIM_Base_Start+0x4c>)
 80054a2:	428b      	cmp	r3, r1
 80054a4:	d10a      	bne.n	80054bc <HAL_TIM_Base_Start+0x40>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054a6:	2107      	movs	r1, #7
 80054a8:	689a      	ldr	r2, [r3, #8]
 80054aa:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054ac:	2a06      	cmp	r2, #6
 80054ae:	d003      	beq.n	80054b8 <HAL_TIM_Base_Start+0x3c>
      __HAL_TIM_ENABLE(htim);
 80054b0:	2201      	movs	r2, #1
 80054b2:	6819      	ldr	r1, [r3, #0]
 80054b4:	430a      	orrs	r2, r1
 80054b6:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80054b8:	2000      	movs	r0, #0
}
 80054ba:	bd10      	pop	{r4, pc}
    __HAL_TIM_ENABLE(htim);
 80054bc:	6819      	ldr	r1, [r3, #0]
 80054be:	e7f9      	b.n	80054b4 <HAL_TIM_Base_Start+0x38>
 80054c0:	40012c00 	.word	0x40012c00
 80054c4:	40000400 	.word	0x40000400
 80054c8:	40014000 	.word	0x40014000

080054cc <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 80054cc:	4770      	bx	lr
	...

080054d0 <TIM_Base_SetConfig>:
{
 80054d0:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054d2:	4c1e      	ldr	r4, [pc, #120]	@ (800554c <TIM_Base_SetConfig+0x7c>)
  tmpcr1 = TIMx->CR1;
 80054d4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054d6:	42a0      	cmp	r0, r4
 80054d8:	d00a      	beq.n	80054f0 <TIM_Base_SetConfig+0x20>
 80054da:	4a1d      	ldr	r2, [pc, #116]	@ (8005550 <TIM_Base_SetConfig+0x80>)
 80054dc:	4290      	cmp	r0, r2
 80054de:	d007      	beq.n	80054f0 <TIM_Base_SetConfig+0x20>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054e0:	4a1c      	ldr	r2, [pc, #112]	@ (8005554 <TIM_Base_SetConfig+0x84>)
 80054e2:	4290      	cmp	r0, r2
 80054e4:	d109      	bne.n	80054fa <TIM_Base_SetConfig+0x2a>
    tmpcr1 &= ~TIM_CR1_CKD;
 80054e6:	4a1c      	ldr	r2, [pc, #112]	@ (8005558 <TIM_Base_SetConfig+0x88>)
 80054e8:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054ea:	68cb      	ldr	r3, [r1, #12]
 80054ec:	4313      	orrs	r3, r2
 80054ee:	e00d      	b.n	800550c <TIM_Base_SetConfig+0x3c>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054f0:	2270      	movs	r2, #112	@ 0x70
 80054f2:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80054f4:	684a      	ldr	r2, [r1, #4]
 80054f6:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054f8:	e7f5      	b.n	80054e6 <TIM_Base_SetConfig+0x16>
 80054fa:	4a18      	ldr	r2, [pc, #96]	@ (800555c <TIM_Base_SetConfig+0x8c>)
 80054fc:	4290      	cmp	r0, r2
 80054fe:	d0f2      	beq.n	80054e6 <TIM_Base_SetConfig+0x16>
 8005500:	4a17      	ldr	r2, [pc, #92]	@ (8005560 <TIM_Base_SetConfig+0x90>)
 8005502:	4290      	cmp	r0, r2
 8005504:	d0ef      	beq.n	80054e6 <TIM_Base_SetConfig+0x16>
 8005506:	4a17      	ldr	r2, [pc, #92]	@ (8005564 <TIM_Base_SetConfig+0x94>)
 8005508:	4290      	cmp	r0, r2
 800550a:	d0ec      	beq.n	80054e6 <TIM_Base_SetConfig+0x16>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800550c:	2280      	movs	r2, #128	@ 0x80
 800550e:	4393      	bics	r3, r2
 8005510:	694a      	ldr	r2, [r1, #20]
 8005512:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8005514:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005516:	688b      	ldr	r3, [r1, #8]
 8005518:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800551a:	680b      	ldr	r3, [r1, #0]
 800551c:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800551e:	42a0      	cmp	r0, r4
 8005520:	d008      	beq.n	8005534 <TIM_Base_SetConfig+0x64>
 8005522:	4b0e      	ldr	r3, [pc, #56]	@ (800555c <TIM_Base_SetConfig+0x8c>)
 8005524:	4298      	cmp	r0, r3
 8005526:	d005      	beq.n	8005534 <TIM_Base_SetConfig+0x64>
 8005528:	4b0d      	ldr	r3, [pc, #52]	@ (8005560 <TIM_Base_SetConfig+0x90>)
 800552a:	4298      	cmp	r0, r3
 800552c:	d002      	beq.n	8005534 <TIM_Base_SetConfig+0x64>
 800552e:	4b0d      	ldr	r3, [pc, #52]	@ (8005564 <TIM_Base_SetConfig+0x94>)
 8005530:	4298      	cmp	r0, r3
 8005532:	d101      	bne.n	8005538 <TIM_Base_SetConfig+0x68>
    TIMx->RCR = Structure->RepetitionCounter;
 8005534:	690b      	ldr	r3, [r1, #16]
 8005536:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8005538:	2201      	movs	r2, #1
 800553a:	6142      	str	r2, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800553c:	6903      	ldr	r3, [r0, #16]
 800553e:	4213      	tst	r3, r2
 8005540:	d002      	beq.n	8005548 <TIM_Base_SetConfig+0x78>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005542:	6903      	ldr	r3, [r0, #16]
 8005544:	4393      	bics	r3, r2
 8005546:	6103      	str	r3, [r0, #16]
}
 8005548:	bd10      	pop	{r4, pc}
 800554a:	46c0      	nop			@ (mov r8, r8)
 800554c:	40012c00 	.word	0x40012c00
 8005550:	40000400 	.word	0x40000400
 8005554:	40002000 	.word	0x40002000
 8005558:	fffffcff 	.word	0xfffffcff
 800555c:	40014000 	.word	0x40014000
 8005560:	40014400 	.word	0x40014400
 8005564:	40014800 	.word	0x40014800

08005568 <HAL_TIM_Base_Init>:
{
 8005568:	b570      	push	{r4, r5, r6, lr}
 800556a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800556c:	2001      	movs	r0, #1
  if (htim == NULL)
 800556e:	2c00      	cmp	r4, #0
 8005570:	d021      	beq.n	80055b6 <HAL_TIM_Base_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 8005572:	0025      	movs	r5, r4
 8005574:	353d      	adds	r5, #61	@ 0x3d
 8005576:	782b      	ldrb	r3, [r5, #0]
 8005578:	b2da      	uxtb	r2, r3
 800557a:	2b00      	cmp	r3, #0
 800557c:	d105      	bne.n	800558a <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 800557e:	0023      	movs	r3, r4
 8005580:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8005582:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8005584:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8005586:	f7fd fb47 	bl	8002c18 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800558a:	2302      	movs	r3, #2
 800558c:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800558e:	6820      	ldr	r0, [r4, #0]
 8005590:	1d21      	adds	r1, r4, #4
 8005592:	f7ff ff9d 	bl	80054d0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005596:	0022      	movs	r2, r4
 8005598:	2301      	movs	r3, #1
  return HAL_OK;
 800559a:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800559c:	3246      	adds	r2, #70	@ 0x46
 800559e:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055a0:	3445      	adds	r4, #69	@ 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055a2:	3a08      	subs	r2, #8
 80055a4:	7013      	strb	r3, [r2, #0]
 80055a6:	7053      	strb	r3, [r2, #1]
 80055a8:	7093      	strb	r3, [r2, #2]
 80055aa:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055ac:	7113      	strb	r3, [r2, #4]
 80055ae:	7153      	strb	r3, [r2, #5]
 80055b0:	7193      	strb	r3, [r2, #6]
 80055b2:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 80055b4:	702b      	strb	r3, [r5, #0]
}
 80055b6:	bd70      	pop	{r4, r5, r6, pc}

080055b8 <HAL_TIM_PWM_Init>:
{
 80055b8:	b570      	push	{r4, r5, r6, lr}
 80055ba:	0004      	movs	r4, r0
    return HAL_ERROR;
 80055bc:	2001      	movs	r0, #1
  if (htim == NULL)
 80055be:	2c00      	cmp	r4, #0
 80055c0:	d021      	beq.n	8005606 <HAL_TIM_PWM_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 80055c2:	0025      	movs	r5, r4
 80055c4:	353d      	adds	r5, #61	@ 0x3d
 80055c6:	782b      	ldrb	r3, [r5, #0]
 80055c8:	b2da      	uxtb	r2, r3
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d105      	bne.n	80055da <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 80055ce:	0023      	movs	r3, r4
 80055d0:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80055d2:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80055d4:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 80055d6:	f7ff ff79 	bl	80054cc <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80055da:	2302      	movs	r3, #2
 80055dc:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055de:	6820      	ldr	r0, [r4, #0]
 80055e0:	1d21      	adds	r1, r4, #4
 80055e2:	f7ff ff75 	bl	80054d0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055e6:	0022      	movs	r2, r4
 80055e8:	2301      	movs	r3, #1
  return HAL_OK;
 80055ea:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055ec:	3246      	adds	r2, #70	@ 0x46
 80055ee:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055f0:	3445      	adds	r4, #69	@ 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055f2:	3a08      	subs	r2, #8
 80055f4:	7013      	strb	r3, [r2, #0]
 80055f6:	7053      	strb	r3, [r2, #1]
 80055f8:	7093      	strb	r3, [r2, #2]
 80055fa:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055fc:	7113      	strb	r3, [r2, #4]
 80055fe:	7153      	strb	r3, [r2, #5]
 8005600:	7193      	strb	r3, [r2, #6]
 8005602:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8005604:	702b      	strb	r3, [r5, #0]
}
 8005606:	bd70      	pop	{r4, r5, r6, pc}

08005608 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005608:	2210      	movs	r2, #16
{
 800560a:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 800560c:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800560e:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005610:	4c17      	ldr	r4, [pc, #92]	@ (8005670 <TIM_OC2_SetConfig+0x68>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005612:	4393      	bics	r3, r2
 8005614:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8005616:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8005618:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800561a:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800561c:	680c      	ldr	r4, [r1, #0]
 800561e:	0224      	lsls	r4, r4, #8
 8005620:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 8005622:	2320      	movs	r3, #32
 8005624:	439d      	bics	r5, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005626:	688b      	ldr	r3, [r1, #8]
 8005628:	011b      	lsls	r3, r3, #4
 800562a:	432b      	orrs	r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800562c:	4d11      	ldr	r5, [pc, #68]	@ (8005674 <TIM_OC2_SetConfig+0x6c>)
 800562e:	42a8      	cmp	r0, r5
 8005630:	d10f      	bne.n	8005652 <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 8005632:	2580      	movs	r5, #128	@ 0x80
 8005634:	43ab      	bics	r3, r5
 8005636:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005638:	68cb      	ldr	r3, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 800563a:	3d40      	subs	r5, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800563c:	011b      	lsls	r3, r3, #4
 800563e:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8005640:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005642:	4d0d      	ldr	r5, [pc, #52]	@ (8005678 <TIM_OC2_SetConfig+0x70>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005644:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005646:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005648:	694a      	ldr	r2, [r1, #20]
 800564a:	4332      	orrs	r2, r6
 800564c:	0092      	lsls	r2, r2, #2
 800564e:	432a      	orrs	r2, r5
 8005650:	e008      	b.n	8005664 <TIM_OC2_SetConfig+0x5c>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005652:	4d0a      	ldr	r5, [pc, #40]	@ (800567c <TIM_OC2_SetConfig+0x74>)
 8005654:	42a8      	cmp	r0, r5
 8005656:	d0f4      	beq.n	8005642 <TIM_OC2_SetConfig+0x3a>
 8005658:	4d09      	ldr	r5, [pc, #36]	@ (8005680 <TIM_OC2_SetConfig+0x78>)
 800565a:	42a8      	cmp	r0, r5
 800565c:	d0f1      	beq.n	8005642 <TIM_OC2_SetConfig+0x3a>
 800565e:	4d09      	ldr	r5, [pc, #36]	@ (8005684 <TIM_OC2_SetConfig+0x7c>)
 8005660:	42a8      	cmp	r0, r5
 8005662:	d0ee      	beq.n	8005642 <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 8005664:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8005666:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005668:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800566a:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800566c:	6203      	str	r3, [r0, #32]
}
 800566e:	bd70      	pop	{r4, r5, r6, pc}
 8005670:	ffff8cff 	.word	0xffff8cff
 8005674:	40012c00 	.word	0x40012c00
 8005678:	fffff3ff 	.word	0xfffff3ff
 800567c:	40014000 	.word	0x40014000
 8005680:	40014400 	.word	0x40014400
 8005684:	40014800 	.word	0x40014800

08005688 <HAL_TIM_PWM_ConfigChannel>:
{
 8005688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800568a:	0006      	movs	r6, r0
 800568c:	363c      	adds	r6, #60	@ 0x3c
{
 800568e:	0015      	movs	r5, r2
  __HAL_LOCK(htim);
 8005690:	7832      	ldrb	r2, [r6, #0]
{
 8005692:	0003      	movs	r3, r0
 8005694:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 8005696:	2002      	movs	r0, #2
 8005698:	2a01      	cmp	r2, #1
 800569a:	d00a      	beq.n	80056b2 <HAL_TIM_PWM_ConfigChannel+0x2a>
 800569c:	3801      	subs	r0, #1
 800569e:	7030      	strb	r0, [r6, #0]
  switch (Channel)
 80056a0:	2d08      	cmp	r5, #8
 80056a2:	d03f      	beq.n	8005724 <HAL_TIM_PWM_ConfigChannel+0x9c>
 80056a4:	d806      	bhi.n	80056b4 <HAL_TIM_PWM_ConfigChannel+0x2c>
 80056a6:	2d00      	cmp	r5, #0
 80056a8:	d019      	beq.n	80056de <HAL_TIM_PWM_ConfigChannel+0x56>
 80056aa:	2d04      	cmp	r5, #4
 80056ac:	d029      	beq.n	8005702 <HAL_TIM_PWM_ConfigChannel+0x7a>
  __HAL_UNLOCK(htim);
 80056ae:	2300      	movs	r3, #0
 80056b0:	7033      	strb	r3, [r6, #0]
}
 80056b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 80056b4:	2d0c      	cmp	r5, #12
 80056b6:	d1fa      	bne.n	80056ae <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80056b8:	681d      	ldr	r5, [r3, #0]
 80056ba:	0028      	movs	r0, r5
 80056bc:	f7ff fea4 	bl	8005408 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80056c0:	2380      	movs	r3, #128	@ 0x80
 80056c2:	69ea      	ldr	r2, [r5, #28]
 80056c4:	011b      	lsls	r3, r3, #4
 80056c6:	4313      	orrs	r3, r2
 80056c8:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80056ca:	69eb      	ldr	r3, [r5, #28]
 80056cc:	4a1d      	ldr	r2, [pc, #116]	@ (8005744 <HAL_TIM_PWM_ConfigChannel+0xbc>)
 80056ce:	4013      	ands	r3, r2
 80056d0:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80056d2:	6923      	ldr	r3, [r4, #16]
 80056d4:	69ea      	ldr	r2, [r5, #28]
 80056d6:	021b      	lsls	r3, r3, #8
 80056d8:	4313      	orrs	r3, r2
 80056da:	61eb      	str	r3, [r5, #28]
      break;
 80056dc:	e00f      	b.n	80056fe <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056de:	681d      	ldr	r5, [r3, #0]
 80056e0:	0028      	movs	r0, r5
 80056e2:	f7ff fe15 	bl	8005310 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056e6:	2308      	movs	r3, #8
 80056e8:	69aa      	ldr	r2, [r5, #24]
 80056ea:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80056ec:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056ee:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80056f0:	69ab      	ldr	r3, [r5, #24]
 80056f2:	4393      	bics	r3, r2
 80056f4:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80056f6:	69ab      	ldr	r3, [r5, #24]
 80056f8:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80056fa:	4313      	orrs	r3, r2
 80056fc:	61ab      	str	r3, [r5, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80056fe:	2000      	movs	r0, #0
 8005700:	e7d5      	b.n	80056ae <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005702:	681d      	ldr	r5, [r3, #0]
 8005704:	0028      	movs	r0, r5
 8005706:	f7ff ff7f 	bl	8005608 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800570a:	2380      	movs	r3, #128	@ 0x80
 800570c:	69aa      	ldr	r2, [r5, #24]
 800570e:	011b      	lsls	r3, r3, #4
 8005710:	4313      	orrs	r3, r2
 8005712:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005714:	69ab      	ldr	r3, [r5, #24]
 8005716:	4a0b      	ldr	r2, [pc, #44]	@ (8005744 <HAL_TIM_PWM_ConfigChannel+0xbc>)
 8005718:	4013      	ands	r3, r2
 800571a:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800571c:	6923      	ldr	r3, [r4, #16]
 800571e:	69aa      	ldr	r2, [r5, #24]
 8005720:	021b      	lsls	r3, r3, #8
 8005722:	e7ea      	b.n	80056fa <HAL_TIM_PWM_ConfigChannel+0x72>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005724:	681f      	ldr	r7, [r3, #0]
 8005726:	0038      	movs	r0, r7
 8005728:	f7ff fe2a 	bl	8005380 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800572c:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800572e:	69fb      	ldr	r3, [r7, #28]
 8005730:	431d      	orrs	r5, r3
 8005732:	61fd      	str	r5, [r7, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005734:	69fb      	ldr	r3, [r7, #28]
 8005736:	4393      	bics	r3, r2
 8005738:	61fb      	str	r3, [r7, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800573a:	69fb      	ldr	r3, [r7, #28]
 800573c:	6922      	ldr	r2, [r4, #16]
 800573e:	4313      	orrs	r3, r2
 8005740:	61fb      	str	r3, [r7, #28]
      break;
 8005742:	e7dc      	b.n	80056fe <HAL_TIM_PWM_ConfigChannel+0x76>
 8005744:	fffffbff 	.word	0xfffffbff

08005748 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005748:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800574a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800574c:	4d03      	ldr	r5, [pc, #12]	@ (800575c <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800574e:	430a      	orrs	r2, r1
 8005750:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005752:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005754:	4313      	orrs	r3, r2
 8005756:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005758:	6083      	str	r3, [r0, #8]
}
 800575a:	bd30      	pop	{r4, r5, pc}
 800575c:	ffff00ff 	.word	0xffff00ff

08005760 <HAL_TIM_ConfigClockSource>:
{
 8005760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8005762:	0005      	movs	r5, r0
 8005764:	2202      	movs	r2, #2
 8005766:	353c      	adds	r5, #60	@ 0x3c
 8005768:	782c      	ldrb	r4, [r5, #0]
{
 800576a:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 800576c:	0010      	movs	r0, r2
 800576e:	2c01      	cmp	r4, #1
 8005770:	d01b      	beq.n	80057aa <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8005772:	001e      	movs	r6, r3
  __HAL_LOCK(htim);
 8005774:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8005776:	363d      	adds	r6, #61	@ 0x3d
  __HAL_LOCK(htim);
 8005778:	7028      	strb	r0, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800577a:	7032      	strb	r2, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 800577c:	681c      	ldr	r4, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800577e:	4a41      	ldr	r2, [pc, #260]	@ (8005884 <HAL_TIM_ConfigClockSource+0x124>)
  tmpsmcr = htim->Instance->SMCR;
 8005780:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005782:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8005784:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8005786:	680b      	ldr	r3, [r1, #0]
 8005788:	2b60      	cmp	r3, #96	@ 0x60
 800578a:	d04e      	beq.n	800582a <HAL_TIM_ConfigClockSource+0xca>
 800578c:	d82d      	bhi.n	80057ea <HAL_TIM_ConfigClockSource+0x8a>
 800578e:	2b40      	cmp	r3, #64	@ 0x40
 8005790:	d062      	beq.n	8005858 <HAL_TIM_ConfigClockSource+0xf8>
 8005792:	d813      	bhi.n	80057bc <HAL_TIM_ConfigClockSource+0x5c>
 8005794:	2b20      	cmp	r3, #32
 8005796:	d00b      	beq.n	80057b0 <HAL_TIM_ConfigClockSource+0x50>
 8005798:	d808      	bhi.n	80057ac <HAL_TIM_ConfigClockSource+0x4c>
 800579a:	2210      	movs	r2, #16
 800579c:	0019      	movs	r1, r3
 800579e:	4391      	bics	r1, r2
 80057a0:	d006      	beq.n	80057b0 <HAL_TIM_ConfigClockSource+0x50>
  htim->State = HAL_TIM_STATE_READY;
 80057a2:	2301      	movs	r3, #1
 80057a4:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 80057a6:	2300      	movs	r3, #0
 80057a8:	702b      	strb	r3, [r5, #0]
}
 80057aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 80057ac:	2b30      	cmp	r3, #48	@ 0x30
 80057ae:	d1f8      	bne.n	80057a2 <HAL_TIM_ConfigClockSource+0x42>
  tmpsmcr &= ~TIM_SMCR_TS;
 80057b0:	2170      	movs	r1, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 80057b2:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80057b4:	438a      	bics	r2, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057b6:	4313      	orrs	r3, r2
 80057b8:	2207      	movs	r2, #7
 80057ba:	e028      	b.n	800580e <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 80057bc:	2b50      	cmp	r3, #80	@ 0x50
 80057be:	d1f0      	bne.n	80057a2 <HAL_TIM_ConfigClockSource+0x42>
                               sClockSourceConfig->ClockPolarity,
 80057c0:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80057c2:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 80057c4:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057c6:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057c8:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057ca:	4387      	bics	r7, r0
 80057cc:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057ce:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 80057d0:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057d2:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057d4:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057d6:	200a      	movs	r0, #10
  TIMx->CCMR1 = tmpccmr1;
 80057d8:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 80057da:	2370      	movs	r3, #112	@ 0x70
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057dc:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 80057de:	430a      	orrs	r2, r1
  TIMx->CCER = tmpccer;
 80057e0:	6222      	str	r2, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80057e2:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80057e4:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057e6:	3b19      	subs	r3, #25
 80057e8:	e011      	b.n	800580e <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 80057ea:	2280      	movs	r2, #128	@ 0x80
 80057ec:	0152      	lsls	r2, r2, #5
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d00f      	beq.n	8005812 <HAL_TIM_ConfigClockSource+0xb2>
 80057f2:	2280      	movs	r2, #128	@ 0x80
 80057f4:	0192      	lsls	r2, r2, #6
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d00d      	beq.n	8005816 <HAL_TIM_ConfigClockSource+0xb6>
 80057fa:	2b70      	cmp	r3, #112	@ 0x70
 80057fc:	d1d1      	bne.n	80057a2 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 80057fe:	68cb      	ldr	r3, [r1, #12]
 8005800:	684a      	ldr	r2, [r1, #4]
 8005802:	0020      	movs	r0, r4
 8005804:	6889      	ldr	r1, [r1, #8]
 8005806:	f7ff ff9f 	bl	8005748 <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800580a:	2377      	movs	r3, #119	@ 0x77
      tmpsmcr = htim->Instance->SMCR;
 800580c:	68a2      	ldr	r2, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800580e:	4313      	orrs	r3, r2
      htim->Instance->SMCR = tmpsmcr;
 8005810:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005812:	2000      	movs	r0, #0
 8005814:	e7c5      	b.n	80057a2 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 8005816:	68cb      	ldr	r3, [r1, #12]
 8005818:	684a      	ldr	r2, [r1, #4]
 800581a:	0020      	movs	r0, r4
 800581c:	6889      	ldr	r1, [r1, #8]
 800581e:	f7ff ff93 	bl	8005748 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005822:	2380      	movs	r3, #128	@ 0x80
 8005824:	68a2      	ldr	r2, [r4, #8]
 8005826:	01db      	lsls	r3, r3, #7
 8005828:	e7f1      	b.n	800580e <HAL_TIM_ConfigClockSource+0xae>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800582a:	2710      	movs	r7, #16
                               sClockSourceConfig->ClockPolarity,
 800582c:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800582e:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 8005830:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005832:	6a20      	ldr	r0, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005834:	0312      	lsls	r2, r2, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005836:	43b8      	bics	r0, r7
 8005838:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800583a:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800583c:	4f12      	ldr	r7, [pc, #72]	@ (8005888 <HAL_TIM_ConfigClockSource+0x128>)
  tmpccer |= (TIM_ICPolarity << 4U);
 800583e:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005840:	4038      	ands	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005842:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005844:	20a0      	movs	r0, #160	@ 0xa0
 8005846:	4381      	bics	r1, r0
  tmpccer |= (TIM_ICPolarity << 4U);
 8005848:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 800584a:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 800584c:	6223      	str	r3, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 800584e:	2370      	movs	r3, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 8005850:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005852:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005854:	3b09      	subs	r3, #9
 8005856:	e7da      	b.n	800580e <HAL_TIM_ConfigClockSource+0xae>
                               sClockSourceConfig->ClockPolarity,
 8005858:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800585a:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 800585c:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800585e:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005860:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005862:	4387      	bics	r7, r0
 8005864:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005866:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8005868:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800586a:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800586c:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800586e:	200a      	movs	r0, #10
  TIMx->CCMR1 = tmpccmr1;
 8005870:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005872:	2370      	movs	r3, #112	@ 0x70
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005874:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 8005876:	430a      	orrs	r2, r1
  TIMx->CCER = tmpccer;
 8005878:	6222      	str	r2, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800587a:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800587c:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800587e:	3b29      	subs	r3, #41	@ 0x29
 8005880:	e7c5      	b.n	800580e <HAL_TIM_ConfigClockSource+0xae>
 8005882:	46c0      	nop			@ (mov r8, r8)
 8005884:	ffff0088 	.word	0xffff0088
 8005888:	ffff0fff 	.word	0xffff0fff

0800588c <TIM_CCxNChannelCmd>:
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800588c:	230f      	movs	r3, #15
{
 800588e:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8005890:	2404      	movs	r4, #4
 8005892:	4019      	ands	r1, r3
 8005894:	408c      	lsls	r4, r1

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8005896:	408a      	lsls	r2, r1
  TIMx->CCER &=  ~tmp;
 8005898:	6a03      	ldr	r3, [r0, #32]
 800589a:	43a3      	bics	r3, r4
 800589c:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800589e:	6a03      	ldr	r3, [r0, #32]
 80058a0:	431a      	orrs	r2, r3
 80058a2:	6202      	str	r2, [r0, #32]
}
 80058a4:	bd10      	pop	{r4, pc}
	...

080058a8 <HAL_TIMEx_OCN_Start>:
{
 80058a8:	0003      	movs	r3, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058aa:	0002      	movs	r2, r0
{
 80058ac:	b510      	push	{r4, lr}
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058ae:	2900      	cmp	r1, #0
 80058b0:	d105      	bne.n	80058be <HAL_TIMEx_OCN_Start+0x16>
 80058b2:	3242      	adds	r2, #66	@ 0x42
    return HAL_ERROR;
 80058b4:	2001      	movs	r0, #1
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058b6:	7814      	ldrb	r4, [r2, #0]
 80058b8:	4284      	cmp	r4, r0
 80058ba:	d00a      	beq.n	80058d2 <HAL_TIMEx_OCN_Start+0x2a>
}
 80058bc:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058be:	2904      	cmp	r1, #4
 80058c0:	d101      	bne.n	80058c6 <HAL_TIMEx_OCN_Start+0x1e>
 80058c2:	3243      	adds	r2, #67	@ 0x43
 80058c4:	e7f6      	b.n	80058b4 <HAL_TIMEx_OCN_Start+0xc>
 80058c6:	2908      	cmp	r1, #8
 80058c8:	d101      	bne.n	80058ce <HAL_TIMEx_OCN_Start+0x26>
 80058ca:	3244      	adds	r2, #68	@ 0x44
 80058cc:	e7f2      	b.n	80058b4 <HAL_TIMEx_OCN_Start+0xc>
 80058ce:	3245      	adds	r2, #69	@ 0x45
 80058d0:	e7f0      	b.n	80058b4 <HAL_TIMEx_OCN_Start+0xc>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80058d2:	2002      	movs	r0, #2
 80058d4:	7010      	strb	r0, [r2, #0]
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80058d6:	681c      	ldr	r4, [r3, #0]
 80058d8:	2204      	movs	r2, #4
 80058da:	0020      	movs	r0, r4
 80058dc:	f7ff ffd6 	bl	800588c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 80058e0:	2380      	movs	r3, #128	@ 0x80
 80058e2:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80058e4:	021b      	lsls	r3, r3, #8
 80058e6:	4313      	orrs	r3, r2
 80058e8:	6463      	str	r3, [r4, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058ea:	4b0a      	ldr	r3, [pc, #40]	@ (8005914 <HAL_TIMEx_OCN_Start+0x6c>)
 80058ec:	429c      	cmp	r4, r3
 80058ee:	d005      	beq.n	80058fc <HAL_TIMEx_OCN_Start+0x54>
 80058f0:	4b09      	ldr	r3, [pc, #36]	@ (8005918 <HAL_TIMEx_OCN_Start+0x70>)
 80058f2:	429c      	cmp	r4, r3
 80058f4:	d002      	beq.n	80058fc <HAL_TIMEx_OCN_Start+0x54>
 80058f6:	4b09      	ldr	r3, [pc, #36]	@ (800591c <HAL_TIMEx_OCN_Start+0x74>)
 80058f8:	429c      	cmp	r4, r3
 80058fa:	d104      	bne.n	8005906 <HAL_TIMEx_OCN_Start+0x5e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058fc:	2207      	movs	r2, #7
 80058fe:	68a3      	ldr	r3, [r4, #8]
 8005900:	4013      	ands	r3, r2
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005902:	2b06      	cmp	r3, #6
 8005904:	d003      	beq.n	800590e <HAL_TIMEx_OCN_Start+0x66>
      __HAL_TIM_ENABLE(htim);
 8005906:	2301      	movs	r3, #1
 8005908:	6822      	ldr	r2, [r4, #0]
 800590a:	4313      	orrs	r3, r2
 800590c:	6023      	str	r3, [r4, #0]
  return HAL_OK;
 800590e:	2000      	movs	r0, #0
 8005910:	e7d4      	b.n	80058bc <HAL_TIMEx_OCN_Start+0x14>
 8005912:	46c0      	nop			@ (mov r8, r8)
 8005914:	40012c00 	.word	0x40012c00
 8005918:	40000400 	.word	0x40000400
 800591c:	40014000 	.word	0x40014000

08005920 <HAL_TIMEx_OCN_Stop>:
{
 8005920:	b570      	push	{r4, r5, r6, lr}
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8005922:	6805      	ldr	r5, [r0, #0]
 8005924:	2200      	movs	r2, #0
{
 8005926:	0004      	movs	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8005928:	0028      	movs	r0, r5
{
 800592a:	000e      	movs	r6, r1
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800592c:	f7ff ffae 	bl	800588c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 8005930:	6a2b      	ldr	r3, [r5, #32]
 8005932:	4a13      	ldr	r2, [pc, #76]	@ (8005980 <HAL_TIMEx_OCN_Stop+0x60>)
 8005934:	4213      	tst	r3, r2
 8005936:	d107      	bne.n	8005948 <HAL_TIMEx_OCN_Stop+0x28>
 8005938:	6a29      	ldr	r1, [r5, #32]
 800593a:	4b12      	ldr	r3, [pc, #72]	@ (8005984 <HAL_TIMEx_OCN_Stop+0x64>)
 800593c:	4219      	tst	r1, r3
 800593e:	d103      	bne.n	8005948 <HAL_TIMEx_OCN_Stop+0x28>
 8005940:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8005942:	4911      	ldr	r1, [pc, #68]	@ (8005988 <HAL_TIMEx_OCN_Stop+0x68>)
 8005944:	400b      	ands	r3, r1
 8005946:	646b      	str	r3, [r5, #68]	@ 0x44
  __HAL_TIM_DISABLE(htim);
 8005948:	6a2b      	ldr	r3, [r5, #32]
 800594a:	4213      	tst	r3, r2
 800594c:	d107      	bne.n	800595e <HAL_TIMEx_OCN_Stop+0x3e>
 800594e:	6a2a      	ldr	r2, [r5, #32]
 8005950:	4b0c      	ldr	r3, [pc, #48]	@ (8005984 <HAL_TIMEx_OCN_Stop+0x64>)
 8005952:	421a      	tst	r2, r3
 8005954:	d103      	bne.n	800595e <HAL_TIMEx_OCN_Stop+0x3e>
 8005956:	2201      	movs	r2, #1
 8005958:	682b      	ldr	r3, [r5, #0]
 800595a:	4393      	bics	r3, r2
 800595c:	602b      	str	r3, [r5, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800595e:	2301      	movs	r3, #1
 8005960:	2e00      	cmp	r6, #0
 8005962:	d103      	bne.n	800596c <HAL_TIMEx_OCN_Stop+0x4c>
 8005964:	3442      	adds	r4, #66	@ 0x42
}
 8005966:	2000      	movs	r0, #0
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005968:	7023      	strb	r3, [r4, #0]
}
 800596a:	bd70      	pop	{r4, r5, r6, pc}
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800596c:	2e04      	cmp	r6, #4
 800596e:	d101      	bne.n	8005974 <HAL_TIMEx_OCN_Stop+0x54>
 8005970:	3443      	adds	r4, #67	@ 0x43
 8005972:	e7f8      	b.n	8005966 <HAL_TIMEx_OCN_Stop+0x46>
 8005974:	2e08      	cmp	r6, #8
 8005976:	d101      	bne.n	800597c <HAL_TIMEx_OCN_Stop+0x5c>
 8005978:	3444      	adds	r4, #68	@ 0x44
 800597a:	e7f4      	b.n	8005966 <HAL_TIMEx_OCN_Stop+0x46>
 800597c:	3445      	adds	r4, #69	@ 0x45
 800597e:	e7f2      	b.n	8005966 <HAL_TIMEx_OCN_Stop+0x46>
 8005980:	00001111 	.word	0x00001111
 8005984:	00000444 	.word	0x00000444
 8005988:	ffff7fff 	.word	0xffff7fff

0800598c <HAL_TIMEx_PWMN_Start>:
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 800598c:	b510      	push	{r4, lr}
 800598e:	f7ff ff8b 	bl	80058a8 <HAL_TIMEx_OCN_Start>
 8005992:	bd10      	pop	{r4, pc}

08005994 <HAL_TIMEx_PWMN_Stop>:
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
 8005994:	b510      	push	{r4, lr}
 8005996:	f7ff ffc3 	bl	8005920 <HAL_TIMEx_OCN_Stop>
 800599a:	bd10      	pop	{r4, pc}

0800599c <HAL_TIMEx_MasterConfigSynchronization>:
{
 800599c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 800599e:	0004      	movs	r4, r0
 80059a0:	2202      	movs	r2, #2
 80059a2:	343c      	adds	r4, #60	@ 0x3c
 80059a4:	7825      	ldrb	r5, [r4, #0]
{
 80059a6:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 80059a8:	0010      	movs	r0, r2
 80059aa:	2d01      	cmp	r5, #1
 80059ac:	d01c      	beq.n	80059e8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  htim->State = HAL_TIM_STATE_BUSY;
 80059ae:	001d      	movs	r5, r3
  tmpcr2 &= ~TIM_CR2_MMS;
 80059b0:	2670      	movs	r6, #112	@ 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 80059b2:	353d      	adds	r5, #61	@ 0x3d
 80059b4:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 80059ba:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80059bc:	43b0      	bics	r0, r6
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80059be:	680e      	ldr	r6, [r1, #0]
 80059c0:	4330      	orrs	r0, r6
  htim->Instance->CR2 = tmpcr2;
 80059c2:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059c4:	4809      	ldr	r0, [pc, #36]	@ (80059ec <HAL_TIMEx_MasterConfigSynchronization+0x50>)
 80059c6:	4283      	cmp	r3, r0
 80059c8:	d005      	beq.n	80059d6 <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 80059ca:	4809      	ldr	r0, [pc, #36]	@ (80059f0 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
 80059cc:	4283      	cmp	r3, r0
 80059ce:	d002      	beq.n	80059d6 <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 80059d0:	4808      	ldr	r0, [pc, #32]	@ (80059f4 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 80059d2:	4283      	cmp	r3, r0
 80059d4:	d104      	bne.n	80059e0 <HAL_TIMEx_MasterConfigSynchronization+0x44>
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059d6:	2080      	movs	r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059d8:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059da:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059dc:	430a      	orrs	r2, r1
    htim->Instance->SMCR = tmpsmcr;
 80059de:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 80059e0:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80059e2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80059e4:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 80059e6:	7020      	strb	r0, [r4, #0]
}
 80059e8:	bd70      	pop	{r4, r5, r6, pc}
 80059ea:	46c0      	nop			@ (mov r8, r8)
 80059ec:	40012c00 	.word	0x40012c00
 80059f0:	40000400 	.word	0x40000400
 80059f4:	40014000 	.word	0x40014000

080059f8 <HAL_TIMEx_ConfigBreakDeadTime>:
{
 80059f8:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 80059fa:	0004      	movs	r4, r0
 80059fc:	343c      	adds	r4, #60	@ 0x3c
 80059fe:	7823      	ldrb	r3, [r4, #0]
{
 8005a00:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8005a02:	2002      	movs	r0, #2
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d01c      	beq.n	8005a42 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005a08:	68cb      	ldr	r3, [r1, #12]
 8005a0a:	480e      	ldr	r0, [pc, #56]	@ (8005a44 <HAL_TIMEx_ConfigBreakDeadTime+0x4c>)
  htim->Instance->BDTR = tmpbdtr;
 8005a0c:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005a0e:	4003      	ands	r3, r0
 8005a10:	6888      	ldr	r0, [r1, #8]
 8005a12:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005a14:	480c      	ldr	r0, [pc, #48]	@ (8005a48 <HAL_TIMEx_ConfigBreakDeadTime+0x50>)
 8005a16:	4003      	ands	r3, r0
 8005a18:	6848      	ldr	r0, [r1, #4]
 8005a1a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005a1c:	480b      	ldr	r0, [pc, #44]	@ (8005a4c <HAL_TIMEx_ConfigBreakDeadTime+0x54>)
 8005a1e:	4003      	ands	r3, r0
 8005a20:	6808      	ldr	r0, [r1, #0]
 8005a22:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005a24:	480a      	ldr	r0, [pc, #40]	@ (8005a50 <HAL_TIMEx_ConfigBreakDeadTime+0x58>)
 8005a26:	4003      	ands	r3, r0
 8005a28:	6908      	ldr	r0, [r1, #16]
 8005a2a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005a2c:	4809      	ldr	r0, [pc, #36]	@ (8005a54 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>)
 8005a2e:	4003      	ands	r3, r0
 8005a30:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005a32:	69c9      	ldr	r1, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005a34:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005a36:	4808      	ldr	r0, [pc, #32]	@ (8005a58 <HAL_TIMEx_ConfigBreakDeadTime+0x60>)
 8005a38:	4003      	ands	r3, r0
  __HAL_UNLOCK(htim);
 8005a3a:	2000      	movs	r0, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005a3c:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 8005a3e:	6453      	str	r3, [r2, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 8005a40:	7020      	strb	r0, [r4, #0]
}
 8005a42:	bd10      	pop	{r4, pc}
 8005a44:	fffffcff 	.word	0xfffffcff
 8005a48:	fffffbff 	.word	0xfffffbff
 8005a4c:	fffff7ff 	.word	0xfffff7ff
 8005a50:	ffffefff 	.word	0xffffefff
 8005a54:	ffffdfff 	.word	0xffffdfff
 8005a58:	ffffbfff 	.word	0xffffbfff

08005a5c <USB_EnableGlobalInt>:
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005a5c:	1d82      	adds	r2, r0, #6
{
 8005a5e:	0003      	movs	r3, r0
  USBx->ISTR = 0U;
 8005a60:	2000      	movs	r0, #0
 8005a62:	87d0      	strh	r0, [r2, #62]	@ 0x3e
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8005a64:	4a01      	ldr	r2, [pc, #4]	@ (8005a6c <USB_EnableGlobalInt+0x10>)
 8005a66:	3302      	adds	r3, #2
 8005a68:	87da      	strh	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
}
 8005a6a:	4770      	bx	lr
 8005a6c:	ffffbf80 	.word	0xffffbf80

08005a70 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005a70:	3002      	adds	r0, #2
 8005a72:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 8005a74:	4a02      	ldr	r2, [pc, #8]	@ (8005a80 <USB_DisableGlobalInt+0x10>)
 8005a76:	4013      	ands	r3, r2
 8005a78:	87c3      	strh	r3, [r0, #62]	@ 0x3e

  return HAL_OK;
}
 8005a7a:	2000      	movs	r0, #0
 8005a7c:	4770      	bx	lr
 8005a7e:	46c0      	nop			@ (mov r8, r8)
 8005a80:	0000407f 	.word	0x0000407f

08005a84 <USB_DevInit>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005a84:	1c82      	adds	r2, r0, #2
{
 8005a86:	0003      	movs	r3, r0
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005a88:	2101      	movs	r1, #1

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8005a8a:	2000      	movs	r0, #0
{
 8005a8c:	b082      	sub	sp, #8
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005a8e:	87d1      	strh	r1, [r2, #62]	@ 0x3e
  USBx->CNTR = 0U;
 8005a90:	87d0      	strh	r0, [r2, #62]	@ 0x3e

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005a92:	1d9a      	adds	r2, r3, #6

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005a94:	3350      	adds	r3, #80	@ 0x50
  USBx->ISTR = 0U;
 8005a96:	87d0      	strh	r0, [r2, #62]	@ 0x3e
  USBx->BTABLE = BTABLE_ADDRESS;
 8005a98:	8018      	strh	r0, [r3, #0]

  return HAL_OK;
}
 8005a9a:	b002      	add	sp, #8
 8005a9c:	4770      	bx	lr
	...

08005aa0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005aa0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8005aa2:	780e      	ldrb	r6, [r1, #0]
 8005aa4:	4a7a      	ldr	r2, [pc, #488]	@ (8005c90 <USB_ActivateEndpoint+0x1f0>)
 8005aa6:	00b3      	lsls	r3, r6, #2
 8005aa8:	18c3      	adds	r3, r0, r3
 8005aaa:	881c      	ldrh	r4, [r3, #0]

  /* initialize Endpoint */
  switch (ep->type)
 8005aac:	78cf      	ldrb	r7, [r1, #3]
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8005aae:	4014      	ands	r4, r2
    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
      break;

    default:
      ret = HAL_ERROR;
 8005ab0:	2201      	movs	r2, #1
{
 8005ab2:	0005      	movs	r5, r0
      ret = HAL_ERROR;
 8005ab4:	9200      	str	r2, [sp, #0]
  switch (ep->type)
 8005ab6:	2f03      	cmp	r7, #3
 8005ab8:	d808      	bhi.n	8005acc <USB_ActivateEndpoint+0x2c>
 8005aba:	0038      	movs	r0, r7
 8005abc:	f7fa fb40 	bl	8000140 <__gnu_thumb1_case_uqi>
 8005ac0:	3c3f4202 	.word	0x3c3f4202
      wEpRegVal |= USB_EP_CONTROL;
 8005ac4:	2280      	movs	r2, #128	@ 0x80
 8005ac6:	0092      	lsls	r2, r2, #2
 8005ac8:	4314      	orrs	r4, r2
  HAL_StatusTypeDef ret = HAL_OK;
 8005aca:	9700      	str	r7, [sp, #0]
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8005acc:	4a71      	ldr	r2, [pc, #452]	@ (8005c94 <USB_ActivateEndpoint+0x1f4>)
 8005ace:	4314      	orrs	r4, r2
 8005ad0:	b2a4      	uxth	r4, r4
 8005ad2:	801c      	strh	r4, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8005ad4:	8818      	ldrh	r0, [r3, #0]
 8005ad6:	4c70      	ldr	r4, [pc, #448]	@ (8005c98 <USB_ActivateEndpoint+0x1f8>)
 8005ad8:	4020      	ands	r0, r4
 8005ada:	4330      	orrs	r0, r6
 8005adc:	4310      	orrs	r0, r2
 8005ade:	b280      	uxth	r0, r0
 8005ae0:	8018      	strh	r0, [r3, #0]
  if (ep->doublebuffer == 0U)
  {
    if (ep->is_in != 0U)
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005ae2:	00f0      	lsls	r0, r6, #3
 8005ae4:	4684      	mov	ip, r0
  if (ep->doublebuffer == 0U)
 8005ae6:	7b08      	ldrb	r0, [r1, #12]
 8005ae8:	44ac      	add	ip, r5
 8005aea:	3550      	adds	r5, #80	@ 0x50
 8005aec:	9501      	str	r5, [sp, #4]
 8005aee:	2800      	cmp	r0, #0
 8005af0:	d000      	beq.n	8005af4 <USB_ActivateEndpoint+0x54>
 8005af2:	e06b      	b.n	8005bcc <USB_ActivateEndpoint+0x12c>
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005af4:	88cd      	ldrh	r5, [r1, #6]
    if (ep->is_in != 0U)
 8005af6:	7848      	ldrb	r0, [r1, #1]
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005af8:	086d      	lsrs	r5, r5, #1
 8005afa:	006d      	lsls	r5, r5, #1
    if (ep->is_in != 0U)
 8005afc:	2800      	cmp	r0, #0
 8005afe:	d023      	beq.n	8005b48 <USB_ActivateEndpoint+0xa8>
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005b00:	2080      	movs	r0, #128	@ 0x80
 8005b02:	9901      	ldr	r1, [sp, #4]
 8005b04:	00c0      	lsls	r0, r0, #3
 8005b06:	8809      	ldrh	r1, [r1, #0]
 8005b08:	4461      	add	r1, ip
 8005b0a:	1809      	adds	r1, r1, r0
 8005b0c:	800d      	strh	r5, [r1, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005b0e:	8819      	ldrh	r1, [r3, #0]
 8005b10:	0649      	lsls	r1, r1, #25
 8005b12:	d504      	bpl.n	8005b1e <USB_ActivateEndpoint+0x7e>
 8005b14:	8819      	ldrh	r1, [r3, #0]
 8005b16:	4021      	ands	r1, r4
 8005b18:	4c60      	ldr	r4, [pc, #384]	@ (8005c9c <USB_ActivateEndpoint+0x1fc>)
 8005b1a:	4321      	orrs	r1, r4
 8005b1c:	8019      	strh	r1, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005b1e:	4d60      	ldr	r5, [pc, #384]	@ (8005ca0 <USB_ActivateEndpoint+0x200>)
 8005b20:	2f01      	cmp	r7, #1
 8005b22:	d100      	bne.n	8005b26 <USB_ActivateEndpoint+0x86>
 8005b24:	e0ae      	b.n	8005c84 <USB_ActivateEndpoint+0x1e4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005b26:	2120      	movs	r1, #32
 8005b28:	881c      	ldrh	r4, [r3, #0]
 8005b2a:	402c      	ands	r4, r5
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8005b2c:	4061      	eors	r1, r4
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005b2e:	430a      	orrs	r2, r1
 8005b30:	b292      	uxth	r2, r2
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
}
 8005b32:	9800      	ldr	r0, [sp, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005b34:	801a      	strh	r2, [r3, #0]
}
 8005b36:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      wEpRegVal |= USB_EP_INTERRUPT;
 8005b38:	22c0      	movs	r2, #192	@ 0xc0
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8005b3a:	00d2      	lsls	r2, r2, #3
 8005b3c:	4314      	orrs	r4, r2
  switch (ep->type)
 8005b3e:	2200      	movs	r2, #0
 8005b40:	9200      	str	r2, [sp, #0]
 8005b42:	e7c3      	b.n	8005acc <USB_ActivateEndpoint+0x2c>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8005b44:	2280      	movs	r2, #128	@ 0x80
 8005b46:	e7f8      	b.n	8005b3a <USB_ActivateEndpoint+0x9a>
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005b48:	9801      	ldr	r0, [sp, #4]
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8005b4a:	6909      	ldr	r1, [r1, #16]
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005b4c:	8807      	ldrh	r7, [r0, #0]
 8005b4e:	4855      	ldr	r0, [pc, #340]	@ (8005ca4 <USB_ActivateEndpoint+0x204>)
 8005b50:	4467      	add	r7, ip
 8005b52:	183f      	adds	r7, r7, r0
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8005b54:	9801      	ldr	r0, [sp, #4]
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005b56:	803d      	strh	r5, [r7, #0]
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8005b58:	8805      	ldrh	r5, [r0, #0]
 8005b5a:	4853      	ldr	r0, [pc, #332]	@ (8005ca8 <USB_ActivateEndpoint+0x208>)
 8005b5c:	4465      	add	r5, ip
 8005b5e:	182d      	adds	r5, r5, r0
 8005b60:	882f      	ldrh	r7, [r5, #0]
 8005b62:	05bf      	lsls	r7, r7, #22
 8005b64:	0dbf      	lsrs	r7, r7, #22
 8005b66:	802f      	strh	r7, [r5, #0]
 8005b68:	2900      	cmp	r1, #0
 8005b6a:	d115      	bne.n	8005b98 <USB_ActivateEndpoint+0xf8>
 8005b6c:	2780      	movs	r7, #128	@ 0x80
 8005b6e:	8829      	ldrh	r1, [r5, #0]
 8005b70:	023f      	lsls	r7, r7, #8
 8005b72:	4339      	orrs	r1, r7
 8005b74:	8029      	strh	r1, [r5, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005b76:	8819      	ldrh	r1, [r3, #0]
 8005b78:	0449      	lsls	r1, r1, #17
 8005b7a:	d504      	bpl.n	8005b86 <USB_ActivateEndpoint+0xe6>
 8005b7c:	8819      	ldrh	r1, [r3, #0]
 8005b7e:	4021      	ands	r1, r4
 8005b80:	4c4a      	ldr	r4, [pc, #296]	@ (8005cac <USB_ActivateEndpoint+0x20c>)
 8005b82:	4321      	orrs	r1, r4
 8005b84:	8019      	strh	r1, [r3, #0]
      if (ep->num == 0U)
 8005b86:	494a      	ldr	r1, [pc, #296]	@ (8005cb0 <USB_ActivateEndpoint+0x210>)
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005b88:	881c      	ldrh	r4, [r3, #0]
 8005b8a:	400c      	ands	r4, r1
 8005b8c:	21c0      	movs	r1, #192	@ 0xc0
      if (ep->num == 0U)
 8005b8e:	2e00      	cmp	r6, #0
 8005b90:	d000      	beq.n	8005b94 <USB_ActivateEndpoint+0xf4>
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8005b92:	2180      	movs	r1, #128	@ 0x80
 8005b94:	0189      	lsls	r1, r1, #6
 8005b96:	e7c9      	b.n	8005b2c <USB_ActivateEndpoint+0x8c>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8005b98:	293e      	cmp	r1, #62	@ 0x3e
 8005b9a:	d808      	bhi.n	8005bae <USB_ActivateEndpoint+0x10e>
 8005b9c:	2001      	movs	r0, #1
 8005b9e:	084f      	lsrs	r7, r1, #1
 8005ba0:	4001      	ands	r1, r0
 8005ba2:	187f      	adds	r7, r7, r1
 8005ba4:	8829      	ldrh	r1, [r5, #0]
 8005ba6:	02bf      	lsls	r7, r7, #10
 8005ba8:	4339      	orrs	r1, r7
 8005baa:	b289      	uxth	r1, r1
 8005bac:	e7e2      	b.n	8005b74 <USB_ActivateEndpoint+0xd4>
 8005bae:	201f      	movs	r0, #31
 8005bb0:	094f      	lsrs	r7, r1, #5
 8005bb2:	4001      	ands	r1, r0
 8005bb4:	0008      	movs	r0, r1
 8005bb6:	4241      	negs	r1, r0
 8005bb8:	4141      	adcs	r1, r0
 8005bba:	1a7f      	subs	r7, r7, r1
 8005bbc:	8829      	ldrh	r1, [r5, #0]
 8005bbe:	02bf      	lsls	r7, r7, #10
 8005bc0:	4339      	orrs	r1, r7
 8005bc2:	4f3c      	ldr	r7, [pc, #240]	@ (8005cb4 <USB_ActivateEndpoint+0x214>)
 8005bc4:	430f      	orrs	r7, r1
 8005bc6:	b2bf      	uxth	r7, r7
 8005bc8:	802f      	strh	r7, [r5, #0]
 8005bca:	e7d4      	b.n	8005b76 <USB_ActivateEndpoint+0xd6>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005bcc:	881d      	ldrh	r5, [r3, #0]
    if (ep->type == EP_TYPE_BULK)
 8005bce:	2f02      	cmp	r7, #2
 8005bd0:	d13a      	bne.n	8005c48 <USB_ActivateEndpoint+0x1a8>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005bd2:	4e39      	ldr	r6, [pc, #228]	@ (8005cb8 <USB_ActivateEndpoint+0x218>)
 8005bd4:	4025      	ands	r5, r4
 8005bd6:	4335      	orrs	r5, r6
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8005bd8:	9801      	ldr	r0, [sp, #4]
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8005bda:	801d      	strh	r5, [r3, #0]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8005bdc:	8805      	ldrh	r5, [r0, #0]
 8005bde:	2080      	movs	r0, #128	@ 0x80
 8005be0:	890e      	ldrh	r6, [r1, #8]
 8005be2:	4465      	add	r5, ip
 8005be4:	00c0      	lsls	r0, r0, #3
 8005be6:	0876      	lsrs	r6, r6, #1
 8005be8:	182d      	adds	r5, r5, r0
 8005bea:	0076      	lsls	r6, r6, #1
 8005bec:	9801      	ldr	r0, [sp, #4]
 8005bee:	802e      	strh	r6, [r5, #0]
 8005bf0:	8805      	ldrh	r5, [r0, #0]
 8005bf2:	894e      	ldrh	r6, [r1, #10]
 8005bf4:	482b      	ldr	r0, [pc, #172]	@ (8005ca4 <USB_ActivateEndpoint+0x204>)
 8005bf6:	4465      	add	r5, ip
 8005bf8:	0876      	lsrs	r6, r6, #1
 8005bfa:	182d      	adds	r5, r5, r0
 8005bfc:	0076      	lsls	r6, r6, #1
 8005bfe:	802e      	strh	r6, [r5, #0]
    if (ep->is_in == 0U)
 8005c00:	7849      	ldrb	r1, [r1, #1]
 8005c02:	4e27      	ldr	r6, [pc, #156]	@ (8005ca0 <USB_ActivateEndpoint+0x200>)
 8005c04:	468c      	mov	ip, r1
 8005c06:	2180      	movs	r1, #128	@ 0x80
 8005c08:	4660      	mov	r0, ip
 8005c0a:	4d29      	ldr	r5, [pc, #164]	@ (8005cb0 <USB_ActivateEndpoint+0x210>)
 8005c0c:	01c9      	lsls	r1, r1, #7
 8005c0e:	2800      	cmp	r0, #0
 8005c10:	d11f      	bne.n	8005c52 <USB_ActivateEndpoint+0x1b2>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005c12:	881f      	ldrh	r7, [r3, #0]
 8005c14:	420f      	tst	r7, r1
 8005c16:	d004      	beq.n	8005c22 <USB_ActivateEndpoint+0x182>
 8005c18:	8819      	ldrh	r1, [r3, #0]
 8005c1a:	4f24      	ldr	r7, [pc, #144]	@ (8005cac <USB_ActivateEndpoint+0x20c>)
 8005c1c:	4021      	ands	r1, r4
 8005c1e:	4339      	orrs	r1, r7
 8005c20:	8019      	strh	r1, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005c22:	8819      	ldrh	r1, [r3, #0]
 8005c24:	0649      	lsls	r1, r1, #25
 8005c26:	d504      	bpl.n	8005c32 <USB_ActivateEndpoint+0x192>
 8005c28:	8819      	ldrh	r1, [r3, #0]
 8005c2a:	4021      	ands	r1, r4
 8005c2c:	4c1b      	ldr	r4, [pc, #108]	@ (8005c9c <USB_ActivateEndpoint+0x1fc>)
 8005c2e:	4321      	orrs	r1, r4
 8005c30:	8019      	strh	r1, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005c32:	21c0      	movs	r1, #192	@ 0xc0
 8005c34:	881c      	ldrh	r4, [r3, #0]
 8005c36:	0189      	lsls	r1, r1, #6
 8005c38:	402c      	ands	r4, r5
 8005c3a:	4061      	eors	r1, r4
 8005c3c:	4311      	orrs	r1, r2
 8005c3e:	b289      	uxth	r1, r1
 8005c40:	8019      	strh	r1, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005c42:	8819      	ldrh	r1, [r3, #0]
 8005c44:	4031      	ands	r1, r6
 8005c46:	e772      	b.n	8005b2e <USB_ActivateEndpoint+0x8e>
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8005c48:	4e1c      	ldr	r6, [pc, #112]	@ (8005cbc <USB_ActivateEndpoint+0x21c>)
 8005c4a:	4035      	ands	r5, r6
 8005c4c:	4315      	orrs	r5, r2
 8005c4e:	b2ad      	uxth	r5, r5
 8005c50:	e7c2      	b.n	8005bd8 <USB_ActivateEndpoint+0x138>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005c52:	8818      	ldrh	r0, [r3, #0]
 8005c54:	4208      	tst	r0, r1
 8005c56:	d004      	beq.n	8005c62 <USB_ActivateEndpoint+0x1c2>
 8005c58:	8819      	ldrh	r1, [r3, #0]
 8005c5a:	4814      	ldr	r0, [pc, #80]	@ (8005cac <USB_ActivateEndpoint+0x20c>)
 8005c5c:	4021      	ands	r1, r4
 8005c5e:	4301      	orrs	r1, r0
 8005c60:	8019      	strh	r1, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005c62:	8819      	ldrh	r1, [r3, #0]
 8005c64:	0649      	lsls	r1, r1, #25
 8005c66:	d504      	bpl.n	8005c72 <USB_ActivateEndpoint+0x1d2>
 8005c68:	8819      	ldrh	r1, [r3, #0]
 8005c6a:	4021      	ands	r1, r4
 8005c6c:	4c0b      	ldr	r4, [pc, #44]	@ (8005c9c <USB_ActivateEndpoint+0x1fc>)
 8005c6e:	4321      	orrs	r1, r4
 8005c70:	8019      	strh	r1, [r3, #0]
      if (ep->type != EP_TYPE_ISOC)
 8005c72:	2f01      	cmp	r7, #1
 8005c74:	d009      	beq.n	8005c8a <USB_ActivateEndpoint+0x1ea>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005c76:	2120      	movs	r1, #32
 8005c78:	881c      	ldrh	r4, [r3, #0]
 8005c7a:	4034      	ands	r4, r6
 8005c7c:	4061      	eors	r1, r4
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005c7e:	4311      	orrs	r1, r2
 8005c80:	b289      	uxth	r1, r1
 8005c82:	8019      	strh	r1, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005c84:	8819      	ldrh	r1, [r3, #0]
 8005c86:	4029      	ands	r1, r5
 8005c88:	e751      	b.n	8005b2e <USB_ActivateEndpoint+0x8e>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005c8a:	8819      	ldrh	r1, [r3, #0]
 8005c8c:	4031      	ands	r1, r6
 8005c8e:	e7f6      	b.n	8005c7e <USB_ActivateEndpoint+0x1de>
 8005c90:	ffff898f 	.word	0xffff898f
 8005c94:	ffff8080 	.word	0xffff8080
 8005c98:	ffff8f8f 	.word	0xffff8f8f
 8005c9c:	000080c0 	.word	0x000080c0
 8005ca0:	ffff8fbf 	.word	0xffff8fbf
 8005ca4:	00000404 	.word	0x00000404
 8005ca8:	00000406 	.word	0x00000406
 8005cac:	0000c080 	.word	0x0000c080
 8005cb0:	ffffbf8f 	.word	0xffffbf8f
 8005cb4:	ffff8000 	.word	0xffff8000
 8005cb8:	00008180 	.word	0x00008180
 8005cbc:	ffff8e8f 	.word	0xffff8e8f

08005cc0 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (ep->doublebuffer == 0U)
  {
    if (ep->is_in != 0U)
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005cc2:	780b      	ldrb	r3, [r1, #0]
    if (ep->is_in != 0U)
 8005cc4:	784a      	ldrb	r2, [r1, #1]
  if (ep->doublebuffer == 0U)
 8005cc6:	7b09      	ldrb	r1, [r1, #12]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005cc8:	009b      	lsls	r3, r3, #2
 8005cca:	18c0      	adds	r0, r0, r3
 8005ccc:	4b31      	ldr	r3, [pc, #196]	@ (8005d94 <USB_DeactivateEndpoint+0xd4>)
  if (ep->doublebuffer == 0U)
 8005cce:	2900      	cmp	r1, #0
 8005cd0:	d11a      	bne.n	8005d08 <USB_DeactivateEndpoint+0x48>
    if (ep->is_in != 0U)
 8005cd2:	2a00      	cmp	r2, #0
 8005cd4:	d00c      	beq.n	8005cf0 <USB_DeactivateEndpoint+0x30>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005cd6:	8802      	ldrh	r2, [r0, #0]
 8005cd8:	0652      	lsls	r2, r2, #25
 8005cda:	d505      	bpl.n	8005ce8 <USB_DeactivateEndpoint+0x28>
 8005cdc:	8802      	ldrh	r2, [r0, #0]
 8005cde:	492e      	ldr	r1, [pc, #184]	@ (8005d98 <USB_DeactivateEndpoint+0xd8>)
 8005ce0:	400a      	ands	r2, r1
 8005ce2:	492e      	ldr	r1, [pc, #184]	@ (8005d9c <USB_DeactivateEndpoint+0xdc>)
 8005ce4:	430a      	orrs	r2, r1
 8005ce6:	8002      	strh	r2, [r0, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005ce8:	8802      	ldrh	r2, [r0, #0]
 8005cea:	492d      	ldr	r1, [pc, #180]	@ (8005da0 <USB_DeactivateEndpoint+0xe0>)
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
      PCD_RX_DTOG(USBx, ep->num);

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005cec:	400a      	ands	r2, r1
 8005cee:	e02f      	b.n	8005d50 <USB_DeactivateEndpoint+0x90>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005cf0:	8802      	ldrh	r2, [r0, #0]
 8005cf2:	0452      	lsls	r2, r2, #17
 8005cf4:	d505      	bpl.n	8005d02 <USB_DeactivateEndpoint+0x42>
 8005cf6:	8802      	ldrh	r2, [r0, #0]
 8005cf8:	4927      	ldr	r1, [pc, #156]	@ (8005d98 <USB_DeactivateEndpoint+0xd8>)
 8005cfa:	400a      	ands	r2, r1
 8005cfc:	4929      	ldr	r1, [pc, #164]	@ (8005da4 <USB_DeactivateEndpoint+0xe4>)
 8005cfe:	430a      	orrs	r2, r1
 8005d00:	8002      	strh	r2, [r0, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005d02:	8802      	ldrh	r2, [r0, #0]
 8005d04:	4928      	ldr	r1, [pc, #160]	@ (8005da8 <USB_DeactivateEndpoint+0xe8>)
 8005d06:	e7f1      	b.n	8005cec <USB_DeactivateEndpoint+0x2c>
    if (ep->is_in == 0U)
 8005d08:	2780      	movs	r7, #128	@ 0x80
 8005d0a:	4e23      	ldr	r6, [pc, #140]	@ (8005d98 <USB_DeactivateEndpoint+0xd8>)
 8005d0c:	4d24      	ldr	r5, [pc, #144]	@ (8005da0 <USB_DeactivateEndpoint+0xe0>)
 8005d0e:	4926      	ldr	r1, [pc, #152]	@ (8005da8 <USB_DeactivateEndpoint+0xe8>)
 8005d10:	01ff      	lsls	r7, r7, #7
 8005d12:	2a00      	cmp	r2, #0
 8005d14:	d121      	bne.n	8005d5a <USB_DeactivateEndpoint+0x9a>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005d16:	8802      	ldrh	r2, [r0, #0]
 8005d18:	423a      	tst	r2, r7
 8005d1a:	d004      	beq.n	8005d26 <USB_DeactivateEndpoint+0x66>
 8005d1c:	8802      	ldrh	r2, [r0, #0]
 8005d1e:	4c21      	ldr	r4, [pc, #132]	@ (8005da4 <USB_DeactivateEndpoint+0xe4>)
 8005d20:	4032      	ands	r2, r6
 8005d22:	4322      	orrs	r2, r4
 8005d24:	8002      	strh	r2, [r0, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005d26:	8802      	ldrh	r2, [r0, #0]
 8005d28:	4c20      	ldr	r4, [pc, #128]	@ (8005dac <USB_DeactivateEndpoint+0xec>)
 8005d2a:	0652      	lsls	r2, r2, #25
 8005d2c:	d504      	bpl.n	8005d38 <USB_DeactivateEndpoint+0x78>
 8005d2e:	8802      	ldrh	r2, [r0, #0]
 8005d30:	4032      	ands	r2, r6
 8005d32:	4322      	orrs	r2, r4
 8005d34:	b292      	uxth	r2, r2
 8005d36:	8002      	strh	r2, [r0, #0]
      PCD_TX_DTOG(USBx, ep->num);
 8005d38:	8802      	ldrh	r2, [r0, #0]
 8005d3a:	4032      	ands	r2, r6
 8005d3c:	4314      	orrs	r4, r2
 8005d3e:	b2a4      	uxth	r4, r4
 8005d40:	8004      	strh	r4, [r0, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005d42:	8802      	ldrh	r2, [r0, #0]
 8005d44:	400a      	ands	r2, r1
 8005d46:	431a      	orrs	r2, r3
 8005d48:	b292      	uxth	r2, r2
 8005d4a:	8002      	strh	r2, [r0, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005d4c:	8802      	ldrh	r2, [r0, #0]
 8005d4e:	402a      	ands	r2, r5
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005d50:	4313      	orrs	r3, r2
 8005d52:	b29b      	uxth	r3, r3
 8005d54:	8003      	strh	r3, [r0, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8005d56:	2000      	movs	r0, #0
 8005d58:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005d5a:	8802      	ldrh	r2, [r0, #0]
 8005d5c:	4c14      	ldr	r4, [pc, #80]	@ (8005db0 <USB_DeactivateEndpoint+0xf0>)
 8005d5e:	423a      	tst	r2, r7
 8005d60:	d004      	beq.n	8005d6c <USB_DeactivateEndpoint+0xac>
 8005d62:	8802      	ldrh	r2, [r0, #0]
 8005d64:	4032      	ands	r2, r6
 8005d66:	4322      	orrs	r2, r4
 8005d68:	b292      	uxth	r2, r2
 8005d6a:	8002      	strh	r2, [r0, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005d6c:	8802      	ldrh	r2, [r0, #0]
 8005d6e:	0652      	lsls	r2, r2, #25
 8005d70:	d504      	bpl.n	8005d7c <USB_DeactivateEndpoint+0xbc>
 8005d72:	8802      	ldrh	r2, [r0, #0]
 8005d74:	4f09      	ldr	r7, [pc, #36]	@ (8005d9c <USB_DeactivateEndpoint+0xdc>)
 8005d76:	4032      	ands	r2, r6
 8005d78:	433a      	orrs	r2, r7
 8005d7a:	8002      	strh	r2, [r0, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8005d7c:	8802      	ldrh	r2, [r0, #0]
 8005d7e:	4032      	ands	r2, r6
 8005d80:	4314      	orrs	r4, r2
 8005d82:	b2a4      	uxth	r4, r4
 8005d84:	8004      	strh	r4, [r0, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005d86:	8802      	ldrh	r2, [r0, #0]
 8005d88:	402a      	ands	r2, r5
 8005d8a:	431a      	orrs	r2, r3
 8005d8c:	b292      	uxth	r2, r2
 8005d8e:	8002      	strh	r2, [r0, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005d90:	8802      	ldrh	r2, [r0, #0]
 8005d92:	e7ab      	b.n	8005cec <USB_DeactivateEndpoint+0x2c>
 8005d94:	ffff8080 	.word	0xffff8080
 8005d98:	ffff8f8f 	.word	0xffff8f8f
 8005d9c:	000080c0 	.word	0x000080c0
 8005da0:	ffff8fbf 	.word	0xffff8fbf
 8005da4:	0000c080 	.word	0x0000c080
 8005da8:	ffffbf8f 	.word	0xffffbf8f
 8005dac:	ffff80c0 	.word	0xffff80c0
 8005db0:	ffffc080 	.word	0xffffc080

08005db4 <USB_EPSetStall>:
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8005db4:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in != 0U)
 8005db6:	7849      	ldrb	r1, [r1, #1]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8005db8:	009b      	lsls	r3, r3, #2
 8005dba:	4a0c      	ldr	r2, [pc, #48]	@ (8005dec <USB_EPSetStall+0x38>)
 8005dbc:	18c0      	adds	r0, r0, r3
  if (ep->is_in != 0U)
 8005dbe:	2900      	cmp	r1, #0
 8005dc0:	d009      	beq.n	8005dd6 <USB_EPSetStall+0x22>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8005dc2:	8801      	ldrh	r1, [r0, #0]
 8005dc4:	4b0a      	ldr	r3, [pc, #40]	@ (8005df0 <USB_EPSetStall+0x3c>)
 8005dc6:	4019      	ands	r1, r3
 8005dc8:	2310      	movs	r3, #16
 8005dca:	404b      	eors	r3, r1
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	b29b      	uxth	r3, r3
 8005dd0:	8003      	strh	r3, [r0, #0]
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
  }

  return HAL_OK;
}
 8005dd2:	2000      	movs	r0, #0
 8005dd4:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8005dd6:	8801      	ldrh	r1, [r0, #0]
 8005dd8:	4b06      	ldr	r3, [pc, #24]	@ (8005df4 <USB_EPSetStall+0x40>)
 8005dda:	4019      	ands	r1, r3
 8005ddc:	2380      	movs	r3, #128	@ 0x80
 8005dde:	015b      	lsls	r3, r3, #5
 8005de0:	404b      	eors	r3, r1
 8005de2:	431a      	orrs	r2, r3
 8005de4:	b292      	uxth	r2, r2
 8005de6:	8002      	strh	r2, [r0, #0]
 8005de8:	e7f3      	b.n	8005dd2 <USB_EPSetStall+0x1e>
 8005dea:	46c0      	nop			@ (mov r8, r8)
 8005dec:	ffff8080 	.word	0xffff8080
 8005df0:	ffff8fbf 	.word	0xffff8fbf
 8005df4:	ffffbf8f 	.word	0xffffbf8f

08005df8 <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 8005df8:	7b0b      	ldrb	r3, [r1, #12]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d119      	bne.n	8005e32 <USB_EPClearStall+0x3a>
  {
    if (ep->is_in != 0U)
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005dfe:	780b      	ldrb	r3, [r1, #0]
    if (ep->is_in != 0U)
 8005e00:	784a      	ldrb	r2, [r1, #1]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005e02:	009b      	lsls	r3, r3, #2
 8005e04:	18c0      	adds	r0, r0, r3
 8005e06:	8803      	ldrh	r3, [r0, #0]
    if (ep->is_in != 0U)
 8005e08:	2a00      	cmp	r2, #0
 8005e0a:	d014      	beq.n	8005e36 <USB_EPClearStall+0x3e>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005e0c:	065b      	lsls	r3, r3, #25
 8005e0e:	d505      	bpl.n	8005e1c <USB_EPClearStall+0x24>
 8005e10:	8803      	ldrh	r3, [r0, #0]
 8005e12:	4a10      	ldr	r2, [pc, #64]	@ (8005e54 <USB_EPClearStall+0x5c>)
 8005e14:	4013      	ands	r3, r2
 8005e16:	4a10      	ldr	r2, [pc, #64]	@ (8005e58 <USB_EPClearStall+0x60>)
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	8003      	strh	r3, [r0, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005e1c:	78cb      	ldrb	r3, [r1, #3]
 8005e1e:	2b01      	cmp	r3, #1
 8005e20:	d007      	beq.n	8005e32 <USB_EPClearStall+0x3a>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005e22:	4b0e      	ldr	r3, [pc, #56]	@ (8005e5c <USB_EPClearStall+0x64>)
 8005e24:	8802      	ldrh	r2, [r0, #0]
 8005e26:	401a      	ands	r2, r3
 8005e28:	2320      	movs	r3, #32
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005e2a:	4053      	eors	r3, r2
 8005e2c:	4a0c      	ldr	r2, [pc, #48]	@ (8005e60 <USB_EPClearStall+0x68>)
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	8003      	strh	r3, [r0, #0]
    }
  }

  return HAL_OK;
}
 8005e32:	2000      	movs	r0, #0
 8005e34:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005e36:	045b      	lsls	r3, r3, #17
 8005e38:	d505      	bpl.n	8005e46 <USB_EPClearStall+0x4e>
 8005e3a:	8803      	ldrh	r3, [r0, #0]
 8005e3c:	4a05      	ldr	r2, [pc, #20]	@ (8005e54 <USB_EPClearStall+0x5c>)
 8005e3e:	4013      	ands	r3, r2
 8005e40:	4a08      	ldr	r2, [pc, #32]	@ (8005e64 <USB_EPClearStall+0x6c>)
 8005e42:	4313      	orrs	r3, r2
 8005e44:	8003      	strh	r3, [r0, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005e46:	4b08      	ldr	r3, [pc, #32]	@ (8005e68 <USB_EPClearStall+0x70>)
 8005e48:	8802      	ldrh	r2, [r0, #0]
 8005e4a:	401a      	ands	r2, r3
 8005e4c:	23c0      	movs	r3, #192	@ 0xc0
 8005e4e:	019b      	lsls	r3, r3, #6
 8005e50:	e7eb      	b.n	8005e2a <USB_EPClearStall+0x32>
 8005e52:	46c0      	nop			@ (mov r8, r8)
 8005e54:	ffff8f8f 	.word	0xffff8f8f
 8005e58:	000080c0 	.word	0x000080c0
 8005e5c:	ffff8fbf 	.word	0xffff8fbf
 8005e60:	00008080 	.word	0x00008080
 8005e64:	0000c080 	.word	0x0000c080
 8005e68:	ffffbf8f 	.word	0xffffbf8f

08005e6c <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 8005e6c:	2900      	cmp	r1, #0
 8005e6e:	d102      	bne.n	8005e76 <USB_SetDevAddress+0xa>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8005e70:	2380      	movs	r3, #128	@ 0x80
 8005e72:	304c      	adds	r0, #76	@ 0x4c
 8005e74:	8003      	strh	r3, [r0, #0]
  }

  return HAL_OK;
}
 8005e76:	2000      	movs	r0, #0
 8005e78:	4770      	bx	lr

08005e7a <USB_DevConnect>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8005e7a:	2280      	movs	r2, #128	@ 0x80
 8005e7c:	3058      	adds	r0, #88	@ 0x58
 8005e7e:	8803      	ldrh	r3, [r0, #0]
 8005e80:	0212      	lsls	r2, r2, #8
 8005e82:	4313      	orrs	r3, r2
 8005e84:	8003      	strh	r3, [r0, #0]

  return HAL_OK;
}
 8005e86:	2000      	movs	r0, #0
 8005e88:	4770      	bx	lr

08005e8a <USB_ReadInterrupts>:
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8005e8a:	3006      	adds	r0, #6
 8005e8c:	8fc0      	ldrh	r0, [r0, #62]	@ 0x3e
 8005e8e:	b280      	uxth	r0, r0
  return tmpreg;
}
 8005e90:	4770      	bx	lr

08005e92 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005e92:	b530      	push	{r4, r5, lr}
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005e94:	2480      	movs	r4, #128	@ 0x80
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005e96:	3301      	adds	r3, #1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005e98:	00e4      	lsls	r4, r4, #3
 8005e9a:	1912      	adds	r2, r2, r4
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005e9c:	085b      	lsrs	r3, r3, #1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005e9e:	1880      	adds	r0, r0, r2

  for (count = n; count != 0U; count--)
 8005ea0:	005b      	lsls	r3, r3, #1
 8005ea2:	18cb      	adds	r3, r1, r3
 8005ea4:	1a40      	subs	r0, r0, r1
 8005ea6:	180c      	adds	r4, r1, r0
 8005ea8:	428b      	cmp	r3, r1
 8005eaa:	d100      	bne.n	8005eae <USB_WritePMA+0x1c>
#endif /* PMA_ACCESS */

    pBuf++;
    pBuf++;
  }
}
 8005eac:	bd30      	pop	{r4, r5, pc}
    WrVal |= (uint16_t)pBuf[1] << 8;
 8005eae:	784a      	ldrb	r2, [r1, #1]
 8005eb0:	780d      	ldrb	r5, [r1, #0]
 8005eb2:	0212      	lsls	r2, r2, #8
 8005eb4:	432a      	orrs	r2, r5
    *pdwVal = (WrVal & 0xFFFFU);
 8005eb6:	8022      	strh	r2, [r4, #0]
    pBuf++;
 8005eb8:	3102      	adds	r1, #2
  for (count = n; count != 0U; count--)
 8005eba:	e7f4      	b.n	8005ea6 <USB_WritePMA+0x14>

08005ebc <USB_EPStartXfer>:
{
 8005ebc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ebe:	000c      	movs	r4, r1
  if (ep->is_in == 1U)
 8005ec0:	7849      	ldrb	r1, [r1, #1]
{
 8005ec2:	0005      	movs	r5, r0
    if (ep->doublebuffer == 0U)
 8005ec4:	7b22      	ldrb	r2, [r4, #12]
{
 8005ec6:	b087      	sub	sp, #28
  if (ep->is_in == 1U)
 8005ec8:	2901      	cmp	r1, #1
 8005eca:	d000      	beq.n	8005ece <USB_EPStartXfer+0x12>
 8005ecc:	e11b      	b.n	8006106 <USB_EPStartXfer+0x24a>
    if (ep->xfer_len > ep->maxpacket)
 8005ece:	6923      	ldr	r3, [r4, #16]
 8005ed0:	69a7      	ldr	r7, [r4, #24]
 8005ed2:	9302      	str	r3, [sp, #8]
 8005ed4:	429f      	cmp	r7, r3
 8005ed6:	d900      	bls.n	8005eda <USB_EPStartXfer+0x1e>
 8005ed8:	001f      	movs	r7, r3
    if (ep->doublebuffer == 0U)
 8005eda:	002b      	movs	r3, r5
 8005edc:	3350      	adds	r3, #80	@ 0x50
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005ede:	6961      	ldr	r1, [r4, #20]
 8005ee0:	9301      	str	r3, [sp, #4]
    if (ep->doublebuffer == 0U)
 8005ee2:	2a00      	cmp	r2, #0
 8005ee4:	d11d      	bne.n	8005f22 <USB_EPStartXfer+0x66>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005ee6:	b2bf      	uxth	r7, r7
 8005ee8:	003b      	movs	r3, r7
 8005eea:	88e2      	ldrh	r2, [r4, #6]
 8005eec:	0028      	movs	r0, r5
 8005eee:	f7ff ffd0 	bl	8005e92 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005ef2:	9b01      	ldr	r3, [sp, #4]
 8005ef4:	4abe      	ldr	r2, [pc, #760]	@ (80061f0 <USB_EPStartXfer+0x334>)
 8005ef6:	8819      	ldrh	r1, [r3, #0]
 8005ef8:	7823      	ldrb	r3, [r4, #0]
 8005efa:	18aa      	adds	r2, r5, r2
 8005efc:	00db      	lsls	r3, r3, #3
 8005efe:	1852      	adds	r2, r2, r1
 8005f00:	189b      	adds	r3, r3, r2
 8005f02:	801f      	strh	r7, [r3, #0]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8005f04:	7823      	ldrb	r3, [r4, #0]
 8005f06:	4abb      	ldr	r2, [pc, #748]	@ (80061f4 <USB_EPStartXfer+0x338>)
 8005f08:	009b      	lsls	r3, r3, #2
 8005f0a:	18eb      	adds	r3, r5, r3
 8005f0c:	8819      	ldrh	r1, [r3, #0]
 8005f0e:	4011      	ands	r1, r2
 8005f10:	2230      	movs	r2, #48	@ 0x30
 8005f12:	404a      	eors	r2, r1
 8005f14:	49b8      	ldr	r1, [pc, #736]	@ (80061f8 <USB_EPStartXfer+0x33c>)
 8005f16:	430a      	orrs	r2, r1
 8005f18:	b292      	uxth	r2, r2
 8005f1a:	801a      	strh	r2, [r3, #0]
  return HAL_OK;
 8005f1c:	2000      	movs	r0, #0
}
 8005f1e:	b007      	add	sp, #28
 8005f20:	bdf0      	pop	{r4, r5, r6, r7, pc}
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005f22:	7822      	ldrb	r2, [r4, #0]
        if (ep->xfer_len_db > ep->maxpacket)
 8005f24:	6a26      	ldr	r6, [r4, #32]
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005f26:	0093      	lsls	r3, r2, #2
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005f28:	00d2      	lsls	r2, r2, #3
 8005f2a:	9203      	str	r2, [sp, #12]
      if (ep->type == EP_TYPE_BULK)
 8005f2c:	78e0      	ldrb	r0, [r4, #3]
 8005f2e:	18eb      	adds	r3, r5, r3
 8005f30:	2802      	cmp	r0, #2
 8005f32:	d000      	beq.n	8005f36 <USB_EPStartXfer+0x7a>
 8005f34:	e0d1      	b.n	80060da <USB_EPStartXfer+0x21e>
        if (ep->xfer_len_db > ep->maxpacket)
 8005f36:	9a02      	ldr	r2, [sp, #8]
 8005f38:	42b2      	cmp	r2, r6
 8005f3a:	d300      	bcc.n	8005f3e <USB_EPStartXfer+0x82>
 8005f3c:	e0bb      	b.n	80060b6 <USB_EPStartXfer+0x1fa>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005f3e:	881a      	ldrh	r2, [r3, #0]
 8005f40:	48ae      	ldr	r0, [pc, #696]	@ (80061fc <USB_EPStartXfer+0x340>)
          ep->xfer_len_db -= len;
 8005f42:	1bf6      	subs	r6, r6, r7
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005f44:	4010      	ands	r0, r2
 8005f46:	4aae      	ldr	r2, [pc, #696]	@ (8006200 <USB_EPStartXfer+0x344>)
 8005f48:	4310      	orrs	r0, r2
 8005f4a:	8018      	strh	r0, [r3, #0]
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005f4c:	881b      	ldrh	r3, [r3, #0]
 8005f4e:	2040      	movs	r0, #64	@ 0x40
 8005f50:	469c      	mov	ip, r3
 8005f52:	4662      	mov	r2, ip
 8005f54:	4002      	ands	r2, r0
 8005f56:	9205      	str	r2, [sp, #20]
 8005f58:	4662      	mov	r2, ip
            ep->xfer_buff += len;
 8005f5a:	19cb      	adds	r3, r1, r7
 8005f5c:	9304      	str	r3, [sp, #16]
          ep->xfer_len_db -= len;
 8005f5e:	6226      	str	r6, [r4, #32]
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005f60:	b2bb      	uxth	r3, r7
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005f62:	4202      	tst	r2, r0
 8005f64:	d055      	beq.n	8006012 <USB_EPStartXfer+0x156>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005f66:	9a01      	ldr	r2, [sp, #4]
 8005f68:	8812      	ldrh	r2, [r2, #0]
 8005f6a:	4694      	mov	ip, r2
 8005f6c:	4aa5      	ldr	r2, [pc, #660]	@ (8006204 <USB_EPStartXfer+0x348>)
 8005f6e:	18a8      	adds	r0, r5, r2
 8005f70:	9a03      	ldr	r2, [sp, #12]
 8005f72:	4460      	add	r0, ip
 8005f74:	1882      	adds	r2, r0, r2
 8005f76:	8013      	strh	r3, [r2, #0]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005f78:	8962      	ldrh	r2, [r4, #10]
 8005f7a:	0028      	movs	r0, r5
 8005f7c:	f7ff ff89 	bl	8005e92 <USB_WritePMA>
            ep->xfer_buff += len;
 8005f80:	9b04      	ldr	r3, [sp, #16]
            if (ep->xfer_len_db > ep->maxpacket)
 8005f82:	9a02      	ldr	r2, [sp, #8]
            ep->xfer_buff += len;
 8005f84:	6163      	str	r3, [r4, #20]
              ep->xfer_len_db = 0U;
 8005f86:	2300      	movs	r3, #0
            if (ep->xfer_len_db > ep->maxpacket)
 8005f88:	42b2      	cmp	r2, r6
 8005f8a:	d201      	bcs.n	8005f90 <USB_EPStartXfer+0xd4>
              ep->xfer_len_db -= len;
 8005f8c:	1bf3      	subs	r3, r6, r7
 8005f8e:	003e      	movs	r6, r7
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005f90:	7862      	ldrb	r2, [r4, #1]
 8005f92:	6223      	str	r3, [r4, #32]
 8005f94:	b2b3      	uxth	r3, r6
 8005f96:	2a00      	cmp	r2, #0
 8005f98:	d12e      	bne.n	8005ff8 <USB_EPStartXfer+0x13c>
 8005f9a:	9a01      	ldr	r2, [sp, #4]
 8005f9c:	4994      	ldr	r1, [pc, #592]	@ (80061f0 <USB_EPStartXfer+0x334>)
 8005f9e:	8810      	ldrh	r0, [r2, #0]
 8005fa0:	7822      	ldrb	r2, [r4, #0]
 8005fa2:	1869      	adds	r1, r5, r1
 8005fa4:	1809      	adds	r1, r1, r0
 8005fa6:	00d2      	lsls	r2, r2, #3
 8005fa8:	1852      	adds	r2, r2, r1
 8005faa:	8811      	ldrh	r1, [r2, #0]
 8005fac:	0589      	lsls	r1, r1, #22
 8005fae:	0d89      	lsrs	r1, r1, #22
 8005fb0:	8011      	strh	r1, [r2, #0]
 8005fb2:	2e00      	cmp	r6, #0
 8005fb4:	d10a      	bne.n	8005fcc <USB_EPStartXfer+0x110>
 8005fb6:	2080      	movs	r0, #128	@ 0x80
 8005fb8:	8811      	ldrh	r1, [r2, #0]
 8005fba:	0200      	lsls	r0, r0, #8
 8005fbc:	4301      	orrs	r1, r0
 8005fbe:	8011      	strh	r1, [r2, #0]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005fc0:	8922      	ldrh	r2, [r4, #8]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005fc2:	9904      	ldr	r1, [sp, #16]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005fc4:	0028      	movs	r0, r5
 8005fc6:	f7ff ff64 	bl	8005e92 <USB_WritePMA>
 8005fca:	e79b      	b.n	8005f04 <USB_EPStartXfer+0x48>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005fcc:	2e3e      	cmp	r6, #62	@ 0x3e
 8005fce:	d808      	bhi.n	8005fe2 <USB_EPStartXfer+0x126>
 8005fd0:	2101      	movs	r1, #1
 8005fd2:	0870      	lsrs	r0, r6, #1
 8005fd4:	4031      	ands	r1, r6
 8005fd6:	1840      	adds	r0, r0, r1
 8005fd8:	8811      	ldrh	r1, [r2, #0]
 8005fda:	0280      	lsls	r0, r0, #10
 8005fdc:	4301      	orrs	r1, r0
 8005fde:	b289      	uxth	r1, r1
 8005fe0:	e7ed      	b.n	8005fbe <USB_EPStartXfer+0x102>
 8005fe2:	201f      	movs	r0, #31
 8005fe4:	4030      	ands	r0, r6
 8005fe6:	0971      	lsrs	r1, r6, #5
 8005fe8:	4246      	negs	r6, r0
 8005fea:	4170      	adcs	r0, r6
 8005fec:	1a09      	subs	r1, r1, r0
 8005fee:	8810      	ldrh	r0, [r2, #0]
 8005ff0:	0289      	lsls	r1, r1, #10
 8005ff2:	4308      	orrs	r0, r1
 8005ff4:	4984      	ldr	r1, [pc, #528]	@ (8006208 <USB_EPStartXfer+0x34c>)
 8005ff6:	e7f1      	b.n	8005fdc <USB_EPStartXfer+0x120>
 8005ff8:	2a01      	cmp	r2, #1
 8005ffa:	d1e1      	bne.n	8005fc0 <USB_EPStartXfer+0x104>
 8005ffc:	002a      	movs	r2, r5
 8005ffe:	497c      	ldr	r1, [pc, #496]	@ (80061f0 <USB_EPStartXfer+0x334>)
 8006000:	3250      	adds	r2, #80	@ 0x50
 8006002:	8810      	ldrh	r0, [r2, #0]
 8006004:	7822      	ldrb	r2, [r4, #0]
 8006006:	1869      	adds	r1, r5, r1
 8006008:	00d2      	lsls	r2, r2, #3
 800600a:	1809      	adds	r1, r1, r0
 800600c:	1852      	adds	r2, r2, r1
 800600e:	8013      	strh	r3, [r2, #0]
 8006010:	e7d6      	b.n	8005fc0 <USB_EPStartXfer+0x104>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006012:	9a01      	ldr	r2, [sp, #4]
 8006014:	8812      	ldrh	r2, [r2, #0]
 8006016:	4694      	mov	ip, r2
 8006018:	4a75      	ldr	r2, [pc, #468]	@ (80061f0 <USB_EPStartXfer+0x334>)
 800601a:	18a8      	adds	r0, r5, r2
 800601c:	9a03      	ldr	r2, [sp, #12]
 800601e:	4460      	add	r0, ip
 8006020:	1882      	adds	r2, r0, r2
 8006022:	8013      	strh	r3, [r2, #0]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006024:	8922      	ldrh	r2, [r4, #8]
 8006026:	0028      	movs	r0, r5
 8006028:	f7ff ff33 	bl	8005e92 <USB_WritePMA>
            ep->xfer_buff += len;
 800602c:	9b04      	ldr	r3, [sp, #16]
            if (ep->xfer_len_db > ep->maxpacket)
 800602e:	9a02      	ldr	r2, [sp, #8]
            ep->xfer_buff += len;
 8006030:	6163      	str	r3, [r4, #20]
              ep->xfer_len_db = 0U;
 8006032:	9b05      	ldr	r3, [sp, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 8006034:	42b2      	cmp	r2, r6
 8006036:	d201      	bcs.n	800603c <USB_EPStartXfer+0x180>
              ep->xfer_len_db -= len;
 8006038:	1bf3      	subs	r3, r6, r7
 800603a:	003e      	movs	r6, r7
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800603c:	7862      	ldrb	r2, [r4, #1]
 800603e:	6223      	str	r3, [r4, #32]
 8006040:	b2b3      	uxth	r3, r6
 8006042:	2a00      	cmp	r2, #0
 8006044:	d12a      	bne.n	800609c <USB_EPStartXfer+0x1e0>
 8006046:	9a01      	ldr	r2, [sp, #4]
 8006048:	496e      	ldr	r1, [pc, #440]	@ (8006204 <USB_EPStartXfer+0x348>)
 800604a:	8810      	ldrh	r0, [r2, #0]
 800604c:	7822      	ldrb	r2, [r4, #0]
 800604e:	1869      	adds	r1, r5, r1
 8006050:	1809      	adds	r1, r1, r0
 8006052:	00d2      	lsls	r2, r2, #3
 8006054:	1852      	adds	r2, r2, r1
 8006056:	8811      	ldrh	r1, [r2, #0]
 8006058:	0589      	lsls	r1, r1, #22
 800605a:	0d89      	lsrs	r1, r1, #22
 800605c:	8011      	strh	r1, [r2, #0]
 800605e:	2e00      	cmp	r6, #0
 8006060:	d106      	bne.n	8006070 <USB_EPStartXfer+0x1b4>
 8006062:	2080      	movs	r0, #128	@ 0x80
 8006064:	8811      	ldrh	r1, [r2, #0]
 8006066:	0200      	lsls	r0, r0, #8
 8006068:	4301      	orrs	r1, r0
 800606a:	8011      	strh	r1, [r2, #0]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800606c:	8962      	ldrh	r2, [r4, #10]
 800606e:	e7a8      	b.n	8005fc2 <USB_EPStartXfer+0x106>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006070:	2e3e      	cmp	r6, #62	@ 0x3e
 8006072:	d808      	bhi.n	8006086 <USB_EPStartXfer+0x1ca>
 8006074:	2101      	movs	r1, #1
 8006076:	0870      	lsrs	r0, r6, #1
 8006078:	4031      	ands	r1, r6
 800607a:	1840      	adds	r0, r0, r1
 800607c:	8811      	ldrh	r1, [r2, #0]
 800607e:	0280      	lsls	r0, r0, #10
 8006080:	4301      	orrs	r1, r0
 8006082:	b289      	uxth	r1, r1
 8006084:	e7f1      	b.n	800606a <USB_EPStartXfer+0x1ae>
 8006086:	201f      	movs	r0, #31
 8006088:	0971      	lsrs	r1, r6, #5
 800608a:	4006      	ands	r6, r0
 800608c:	4270      	negs	r0, r6
 800608e:	4146      	adcs	r6, r0
 8006090:	8810      	ldrh	r0, [r2, #0]
 8006092:	1b89      	subs	r1, r1, r6
 8006094:	0289      	lsls	r1, r1, #10
 8006096:	4308      	orrs	r0, r1
 8006098:	495b      	ldr	r1, [pc, #364]	@ (8006208 <USB_EPStartXfer+0x34c>)
 800609a:	e7f1      	b.n	8006080 <USB_EPStartXfer+0x1c4>
 800609c:	2a01      	cmp	r2, #1
 800609e:	d1e5      	bne.n	800606c <USB_EPStartXfer+0x1b0>
 80060a0:	002a      	movs	r2, r5
 80060a2:	4958      	ldr	r1, [pc, #352]	@ (8006204 <USB_EPStartXfer+0x348>)
 80060a4:	3250      	adds	r2, #80	@ 0x50
 80060a6:	8810      	ldrh	r0, [r2, #0]
 80060a8:	7822      	ldrb	r2, [r4, #0]
 80060aa:	1869      	adds	r1, r5, r1
 80060ac:	00d2      	lsls	r2, r2, #3
 80060ae:	1809      	adds	r1, r1, r0
 80060b0:	1852      	adds	r2, r2, r1
 80060b2:	8013      	strh	r3, [r2, #0]
 80060b4:	e7da      	b.n	800606c <USB_EPStartXfer+0x1b0>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80060b6:	8818      	ldrh	r0, [r3, #0]
 80060b8:	4f54      	ldr	r7, [pc, #336]	@ (800620c <USB_EPStartXfer+0x350>)
 80060ba:	4a4f      	ldr	r2, [pc, #316]	@ (80061f8 <USB_EPStartXfer+0x33c>)
 80060bc:	4038      	ands	r0, r7
 80060be:	4310      	orrs	r0, r2
 80060c0:	b280      	uxth	r0, r0
 80060c2:	8018      	strh	r0, [r3, #0]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80060c4:	9b01      	ldr	r3, [sp, #4]
 80060c6:	9a03      	ldr	r2, [sp, #12]
 80060c8:	8818      	ldrh	r0, [r3, #0]
 80060ca:	4b49      	ldr	r3, [pc, #292]	@ (80061f0 <USB_EPStartXfer+0x334>)
 80060cc:	18eb      	adds	r3, r5, r3
 80060ce:	181b      	adds	r3, r3, r0
 80060d0:	189a      	adds	r2, r3, r2
 80060d2:	b2b3      	uxth	r3, r6
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80060d4:	8013      	strh	r3, [r2, #0]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80060d6:	8922      	ldrh	r2, [r4, #8]
 80060d8:	e774      	b.n	8005fc4 <USB_EPStartXfer+0x108>
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80060da:	8818      	ldrh	r0, [r3, #0]
        ep->xfer_len_db -= len;
 80060dc:	1bf6      	subs	r6, r6, r7
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80060de:	9a01      	ldr	r2, [sp, #4]
        ep->xfer_len_db -= len;
 80060e0:	6226      	str	r6, [r4, #32]
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80060e2:	8816      	ldrh	r6, [r2, #0]
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80060e4:	b2bb      	uxth	r3, r7
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80060e6:	0640      	lsls	r0, r0, #25
 80060e8:	d507      	bpl.n	80060fa <USB_EPStartXfer+0x23e>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80060ea:	4a46      	ldr	r2, [pc, #280]	@ (8006204 <USB_EPStartXfer+0x348>)
 80060ec:	18a8      	adds	r0, r5, r2
 80060ee:	9a03      	ldr	r2, [sp, #12]
 80060f0:	1980      	adds	r0, r0, r6
 80060f2:	1882      	adds	r2, r0, r2
 80060f4:	8013      	strh	r3, [r2, #0]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80060f6:	8962      	ldrh	r2, [r4, #10]
 80060f8:	e764      	b.n	8005fc4 <USB_EPStartXfer+0x108>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80060fa:	4a3d      	ldr	r2, [pc, #244]	@ (80061f0 <USB_EPStartXfer+0x334>)
 80060fc:	18a8      	adds	r0, r5, r2
 80060fe:	9a03      	ldr	r2, [sp, #12]
 8006100:	1980      	adds	r0, r0, r6
 8006102:	1882      	adds	r2, r0, r2
 8006104:	e7e6      	b.n	80060d4 <USB_EPStartXfer+0x218>
    if (ep->doublebuffer == 0U)
 8006106:	2a00      	cmp	r2, #0
 8006108:	d11c      	bne.n	8006144 <USB_EPStartXfer+0x288>
      if (ep->xfer_len > ep->maxpacket)
 800610a:	69a3      	ldr	r3, [r4, #24]
 800610c:	6921      	ldr	r1, [r4, #16]
 800610e:	428b      	cmp	r3, r1
 8006110:	d901      	bls.n	8006116 <USB_EPStartXfer+0x25a>
        ep->xfer_len -= len;
 8006112:	1a5a      	subs	r2, r3, r1
        len = ep->maxpacket;
 8006114:	000b      	movs	r3, r1
 8006116:	61a2      	str	r2, [r4, #24]
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006118:	002a      	movs	r2, r5
 800611a:	493a      	ldr	r1, [pc, #232]	@ (8006204 <USB_EPStartXfer+0x348>)
 800611c:	3250      	adds	r2, #80	@ 0x50
 800611e:	8810      	ldrh	r0, [r2, #0]
 8006120:	7822      	ldrb	r2, [r4, #0]
 8006122:	1869      	adds	r1, r5, r1
 8006124:	00d2      	lsls	r2, r2, #3
 8006126:	1809      	adds	r1, r1, r0
 8006128:	1852      	adds	r2, r2, r1
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800612a:	8811      	ldrh	r1, [r2, #0]
 800612c:	0589      	lsls	r1, r1, #22
 800612e:	0d89      	lsrs	r1, r1, #22
 8006130:	8011      	strh	r1, [r2, #0]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d000      	beq.n	8006138 <USB_EPStartXfer+0x27c>
 8006136:	e0d6      	b.n	80062e6 <USB_EPStartXfer+0x42a>
 8006138:	2180      	movs	r1, #128	@ 0x80
 800613a:	8813      	ldrh	r3, [r2, #0]
 800613c:	0209      	lsls	r1, r1, #8
 800613e:	430b      	orrs	r3, r1
 8006140:	8013      	strh	r3, [r2, #0]
 8006142:	e03d      	b.n	80061c0 <USB_EPStartXfer+0x304>
      if (ep->type == EP_TYPE_BULK)
 8006144:	78e3      	ldrb	r3, [r4, #3]
 8006146:	2b02      	cmp	r3, #2
 8006148:	d000      	beq.n	800614c <USB_EPStartXfer+0x290>
 800614a:	e08c      	b.n	8006266 <USB_EPStartXfer+0x3aa>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800614c:	2900      	cmp	r1, #0
 800614e:	d124      	bne.n	800619a <USB_EPStartXfer+0x2de>
 8006150:	0006      	movs	r6, r0
 8006152:	4a27      	ldr	r2, [pc, #156]	@ (80061f0 <USB_EPStartXfer+0x334>)
 8006154:	3650      	adds	r6, #80	@ 0x50
 8006156:	8833      	ldrh	r3, [r6, #0]
 8006158:	7820      	ldrb	r0, [r4, #0]
 800615a:	18aa      	adds	r2, r5, r2
 800615c:	18d2      	adds	r2, r2, r3
 800615e:	00c0      	lsls	r0, r0, #3
 8006160:	1812      	adds	r2, r2, r0
 8006162:	8813      	ldrh	r3, [r2, #0]
 8006164:	059b      	lsls	r3, r3, #22
 8006166:	0d9b      	lsrs	r3, r3, #22
 8006168:	8013      	strh	r3, [r2, #0]
 800616a:	6923      	ldr	r3, [r4, #16]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d134      	bne.n	80061da <USB_EPStartXfer+0x31e>
 8006170:	2780      	movs	r7, #128	@ 0x80
 8006172:	8811      	ldrh	r1, [r2, #0]
 8006174:	023f      	lsls	r7, r7, #8
 8006176:	4339      	orrs	r1, r7
 8006178:	8011      	strh	r1, [r2, #0]
 800617a:	4a22      	ldr	r2, [pc, #136]	@ (8006204 <USB_EPStartXfer+0x348>)
 800617c:	8831      	ldrh	r1, [r6, #0]
 800617e:	18aa      	adds	r2, r5, r2
 8006180:	1852      	adds	r2, r2, r1
 8006182:	1812      	adds	r2, r2, r0
 8006184:	8811      	ldrh	r1, [r2, #0]
 8006186:	0589      	lsls	r1, r1, #22
 8006188:	0d89      	lsrs	r1, r1, #22
 800618a:	8011      	strh	r1, [r2, #0]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d154      	bne.n	800623a <USB_EPStartXfer+0x37e>
 8006190:	2180      	movs	r1, #128	@ 0x80
 8006192:	8813      	ldrh	r3, [r2, #0]
 8006194:	0209      	lsls	r1, r1, #8
 8006196:	430b      	orrs	r3, r1
 8006198:	8013      	strh	r3, [r2, #0]
        if (ep->xfer_count != 0U)
 800619a:	69e3      	ldr	r3, [r4, #28]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d00f      	beq.n	80061c0 <USB_EPStartXfer+0x304>
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80061a0:	7823      	ldrb	r3, [r4, #0]
 80061a2:	491b      	ldr	r1, [pc, #108]	@ (8006210 <USB_EPStartXfer+0x354>)
 80061a4:	009b      	lsls	r3, r3, #2
 80061a6:	18eb      	adds	r3, r5, r3
 80061a8:	881a      	ldrh	r2, [r3, #0]
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80061aa:	400a      	ands	r2, r1
 80061ac:	428a      	cmp	r2, r1
 80061ae:	d001      	beq.n	80061b4 <USB_EPStartXfer+0x2f8>
 80061b0:	2a00      	cmp	r2, #0
 80061b2:	d105      	bne.n	80061c0 <USB_EPStartXfer+0x304>
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80061b4:	881a      	ldrh	r2, [r3, #0]
 80061b6:	4911      	ldr	r1, [pc, #68]	@ (80061fc <USB_EPStartXfer+0x340>)
 80061b8:	400a      	ands	r2, r1
 80061ba:	4916      	ldr	r1, [pc, #88]	@ (8006214 <USB_EPStartXfer+0x358>)
 80061bc:	430a      	orrs	r2, r1
 80061be:	801a      	strh	r2, [r3, #0]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80061c0:	7823      	ldrb	r3, [r4, #0]
 80061c2:	009b      	lsls	r3, r3, #2
 80061c4:	18ed      	adds	r5, r5, r3
 80061c6:	882a      	ldrh	r2, [r5, #0]
 80061c8:	4b13      	ldr	r3, [pc, #76]	@ (8006218 <USB_EPStartXfer+0x35c>)
 80061ca:	401a      	ands	r2, r3
 80061cc:	23c0      	movs	r3, #192	@ 0xc0
 80061ce:	019b      	lsls	r3, r3, #6
 80061d0:	4053      	eors	r3, r2
 80061d2:	4a12      	ldr	r2, [pc, #72]	@ (800621c <USB_EPStartXfer+0x360>)
 80061d4:	4313      	orrs	r3, r2
 80061d6:	802b      	strh	r3, [r5, #0]
 80061d8:	e6a0      	b.n	8005f1c <USB_EPStartXfer+0x60>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80061da:	2b3e      	cmp	r3, #62	@ 0x3e
 80061dc:	d820      	bhi.n	8006220 <USB_EPStartXfer+0x364>
 80061de:	2101      	movs	r1, #1
 80061e0:	085f      	lsrs	r7, r3, #1
 80061e2:	4019      	ands	r1, r3
 80061e4:	187f      	adds	r7, r7, r1
 80061e6:	8811      	ldrh	r1, [r2, #0]
 80061e8:	02bf      	lsls	r7, r7, #10
 80061ea:	4339      	orrs	r1, r7
 80061ec:	b289      	uxth	r1, r1
 80061ee:	e7c3      	b.n	8006178 <USB_EPStartXfer+0x2bc>
 80061f0:	00000402 	.word	0x00000402
 80061f4:	ffff8fbf 	.word	0xffff8fbf
 80061f8:	ffff8080 	.word	0xffff8080
 80061fc:	ffff8f8f 	.word	0xffff8f8f
 8006200:	00008180 	.word	0x00008180
 8006204:	00000406 	.word	0x00000406
 8006208:	ffff8000 	.word	0xffff8000
 800620c:	ffff8e8f 	.word	0xffff8e8f
 8006210:	00004040 	.word	0x00004040
 8006214:	000080c0 	.word	0x000080c0
 8006218:	ffffbf8f 	.word	0xffffbf8f
 800621c:	00008080 	.word	0x00008080
 8006220:	271f      	movs	r7, #31
 8006222:	401f      	ands	r7, r3
 8006224:	0039      	movs	r1, r7
 8006226:	424f      	negs	r7, r1
 8006228:	414f      	adcs	r7, r1
 800622a:	0959      	lsrs	r1, r3, #5
 800622c:	1bc9      	subs	r1, r1, r7
 800622e:	8817      	ldrh	r7, [r2, #0]
 8006230:	9101      	str	r1, [sp, #4]
 8006232:	0289      	lsls	r1, r1, #10
 8006234:	430f      	orrs	r7, r1
 8006236:	4937      	ldr	r1, [pc, #220]	@ (8006314 <USB_EPStartXfer+0x458>)
 8006238:	e7d7      	b.n	80061ea <USB_EPStartXfer+0x32e>
 800623a:	2b3e      	cmp	r3, #62	@ 0x3e
 800623c:	d808      	bhi.n	8006250 <USB_EPStartXfer+0x394>
 800623e:	2001      	movs	r0, #1
 8006240:	0859      	lsrs	r1, r3, #1
 8006242:	4003      	ands	r3, r0
 8006244:	18c9      	adds	r1, r1, r3
 8006246:	8813      	ldrh	r3, [r2, #0]
 8006248:	0289      	lsls	r1, r1, #10
 800624a:	430b      	orrs	r3, r1
 800624c:	b29b      	uxth	r3, r3
 800624e:	e7a3      	b.n	8006198 <USB_EPStartXfer+0x2dc>
 8006250:	201f      	movs	r0, #31
 8006252:	0959      	lsrs	r1, r3, #5
 8006254:	4003      	ands	r3, r0
 8006256:	4258      	negs	r0, r3
 8006258:	4143      	adcs	r3, r0
 800625a:	1ac9      	subs	r1, r1, r3
 800625c:	8813      	ldrh	r3, [r2, #0]
 800625e:	0289      	lsls	r1, r1, #10
 8006260:	4319      	orrs	r1, r3
 8006262:	4b2c      	ldr	r3, [pc, #176]	@ (8006314 <USB_EPStartXfer+0x458>)
 8006264:	e7f1      	b.n	800624a <USB_EPStartXfer+0x38e>
        return HAL_ERROR;
 8006266:	2001      	movs	r0, #1
      else if (ep->type == EP_TYPE_ISOC)
 8006268:	4283      	cmp	r3, r0
 800626a:	d000      	beq.n	800626e <USB_EPStartXfer+0x3b2>
 800626c:	e657      	b.n	8005f1e <USB_EPStartXfer+0x62>
        if (ep->xfer_len > ep->maxpacket)
 800626e:	69a3      	ldr	r3, [r4, #24]
 8006270:	6922      	ldr	r2, [r4, #16]
          ep->xfer_len = 0U;
 8006272:	2000      	movs	r0, #0
        if (ep->xfer_len > ep->maxpacket)
 8006274:	4293      	cmp	r3, r2
 8006276:	d901      	bls.n	800627c <USB_EPStartXfer+0x3c0>
          ep->xfer_len -= len;
 8006278:	1a98      	subs	r0, r3, r2
          len = ep->maxpacket;
 800627a:	0013      	movs	r3, r2
 800627c:	61a0      	str	r0, [r4, #24]
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800627e:	2900      	cmp	r1, #0
 8006280:	d19e      	bne.n	80061c0 <USB_EPStartXfer+0x304>
 8006282:	002e      	movs	r6, r5
 8006284:	4a24      	ldr	r2, [pc, #144]	@ (8006318 <USB_EPStartXfer+0x45c>)
 8006286:	3650      	adds	r6, #80	@ 0x50
 8006288:	8831      	ldrh	r1, [r6, #0]
 800628a:	7820      	ldrb	r0, [r4, #0]
 800628c:	18aa      	adds	r2, r5, r2
 800628e:	1852      	adds	r2, r2, r1
 8006290:	00c0      	lsls	r0, r0, #3
 8006292:	1812      	adds	r2, r2, r0
 8006294:	8811      	ldrh	r1, [r2, #0]
 8006296:	0589      	lsls	r1, r1, #22
 8006298:	0d89      	lsrs	r1, r1, #22
 800629a:	8011      	strh	r1, [r2, #0]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d10a      	bne.n	80062b6 <USB_EPStartXfer+0x3fa>
 80062a0:	2780      	movs	r7, #128	@ 0x80
 80062a2:	8811      	ldrh	r1, [r2, #0]
 80062a4:	023f      	lsls	r7, r7, #8
 80062a6:	4339      	orrs	r1, r7
 80062a8:	8011      	strh	r1, [r2, #0]
 80062aa:	4a1c      	ldr	r2, [pc, #112]	@ (800631c <USB_EPStartXfer+0x460>)
 80062ac:	8831      	ldrh	r1, [r6, #0]
 80062ae:	18aa      	adds	r2, r5, r2
 80062b0:	1852      	adds	r2, r2, r1
 80062b2:	1812      	adds	r2, r2, r0
 80062b4:	e739      	b.n	800612a <USB_EPStartXfer+0x26e>
 80062b6:	2b3e      	cmp	r3, #62	@ 0x3e
 80062b8:	d808      	bhi.n	80062cc <USB_EPStartXfer+0x410>
 80062ba:	2101      	movs	r1, #1
 80062bc:	085f      	lsrs	r7, r3, #1
 80062be:	4019      	ands	r1, r3
 80062c0:	187f      	adds	r7, r7, r1
 80062c2:	8811      	ldrh	r1, [r2, #0]
 80062c4:	02bf      	lsls	r7, r7, #10
 80062c6:	4339      	orrs	r1, r7
 80062c8:	b289      	uxth	r1, r1
 80062ca:	e7ed      	b.n	80062a8 <USB_EPStartXfer+0x3ec>
 80062cc:	271f      	movs	r7, #31
 80062ce:	401f      	ands	r7, r3
 80062d0:	0039      	movs	r1, r7
 80062d2:	424f      	negs	r7, r1
 80062d4:	414f      	adcs	r7, r1
 80062d6:	0959      	lsrs	r1, r3, #5
 80062d8:	1bc9      	subs	r1, r1, r7
 80062da:	8817      	ldrh	r7, [r2, #0]
 80062dc:	9101      	str	r1, [sp, #4]
 80062de:	0289      	lsls	r1, r1, #10
 80062e0:	430f      	orrs	r7, r1
 80062e2:	490c      	ldr	r1, [pc, #48]	@ (8006314 <USB_EPStartXfer+0x458>)
 80062e4:	e7ef      	b.n	80062c6 <USB_EPStartXfer+0x40a>
 80062e6:	2b3e      	cmp	r3, #62	@ 0x3e
 80062e8:	d808      	bhi.n	80062fc <USB_EPStartXfer+0x440>
 80062ea:	2001      	movs	r0, #1
 80062ec:	0859      	lsrs	r1, r3, #1
 80062ee:	4003      	ands	r3, r0
 80062f0:	18c9      	adds	r1, r1, r3
 80062f2:	8813      	ldrh	r3, [r2, #0]
 80062f4:	0289      	lsls	r1, r1, #10
 80062f6:	430b      	orrs	r3, r1
 80062f8:	b29b      	uxth	r3, r3
 80062fa:	e721      	b.n	8006140 <USB_EPStartXfer+0x284>
 80062fc:	201f      	movs	r0, #31
 80062fe:	0959      	lsrs	r1, r3, #5
 8006300:	4003      	ands	r3, r0
 8006302:	4258      	negs	r0, r3
 8006304:	4143      	adcs	r3, r0
 8006306:	1ac9      	subs	r1, r1, r3
 8006308:	8813      	ldrh	r3, [r2, #0]
 800630a:	0289      	lsls	r1, r1, #10
 800630c:	4319      	orrs	r1, r3
 800630e:	4b01      	ldr	r3, [pc, #4]	@ (8006314 <USB_EPStartXfer+0x458>)
 8006310:	e7f1      	b.n	80062f6 <USB_EPStartXfer+0x43a>
 8006312:	46c0      	nop			@ (mov r8, r8)
 8006314:	ffff8000 	.word	0xffff8000
 8006318:	00000402 	.word	0x00000402
 800631c:	00000406 	.word	0x00000406

08006320 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006320:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006322:	2580      	movs	r5, #128	@ 0x80
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006324:	085c      	lsrs	r4, r3, #1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006326:	00ed      	lsls	r5, r5, #3
 8006328:	1952      	adds	r2, r2, r5

  for (count = n; count != 0U; count--)
 800632a:	0026      	movs	r6, r4
  uint8_t *pBuf = pbUsrBuf;
 800632c:	000d      	movs	r5, r1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800632e:	1880      	adds	r0, r0, r2
  for (count = n; count != 0U; count--)
 8006330:	1a47      	subs	r7, r0, r1
 8006332:	19ea      	adds	r2, r5, r7
 8006334:	2e00      	cmp	r6, #0
 8006336:	d106      	bne.n	8006346 <USB_ReadPMA+0x26>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8006338:	07db      	lsls	r3, r3, #31
 800633a:	d503      	bpl.n	8006344 <USB_ReadPMA+0x24>
 800633c:	0064      	lsls	r4, r4, #1
  {
    RdVal = *pdwVal;
 800633e:	1900      	adds	r0, r0, r4
 8006340:	8803      	ldrh	r3, [r0, #0]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006342:	550b      	strb	r3, [r1, r4]
  }
}
 8006344:	bdf0      	pop	{r4, r5, r6, r7, pc}
    RdVal = *(__IO uint16_t *)pdwVal;
 8006346:	8812      	ldrh	r2, [r2, #0]
  for (count = n; count != 0U; count--)
 8006348:	3e01      	subs	r6, #1
    RdVal = *(__IO uint16_t *)pdwVal;
 800634a:	b292      	uxth	r2, r2
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800634c:	702a      	strb	r2, [r5, #0]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800634e:	0a12      	lsrs	r2, r2, #8
 8006350:	706a      	strb	r2, [r5, #1]
    pBuf++;
 8006352:	3502      	adds	r5, #2
  for (count = n; count != 0U; count--)
 8006354:	e7ed      	b.n	8006332 <USB_ReadPMA+0x12>
	...

08006358 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006358:	23af      	movs	r3, #175	@ 0xaf
 800635a:	009b      	lsls	r3, r3, #2
 800635c:	58c3      	ldr	r3, [r0, r3]
{
 800635e:	b570      	push	{r4, r5, r6, lr}
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006360:	2b00      	cmp	r3, #0
 8006362:	d00e      	beq.n	8006382 <USBD_CDC_EP0_RxReady+0x2a>
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006364:	22ae      	movs	r2, #174	@ 0xae
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006366:	2580      	movs	r5, #128	@ 0x80
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006368:	0092      	lsls	r2, r2, #2
 800636a:	5884      	ldr	r4, [r0, r2]
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800636c:	00ad      	lsls	r5, r5, #2
 800636e:	5d60      	ldrb	r0, [r4, r5]
 8006370:	28ff      	cmp	r0, #255	@ 0xff
 8006372:	d006      	beq.n	8006382 <USBD_CDC_EP0_RxReady+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006374:	4a04      	ldr	r2, [pc, #16]	@ (8006388 <USBD_CDC_EP0_RxReady+0x30>)
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	0021      	movs	r1, r4
 800637a:	5ca2      	ldrb	r2, [r4, r2]
 800637c:	4798      	blx	r3
                                                      (uint8_t *)(void *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 800637e:	23ff      	movs	r3, #255	@ 0xff
 8006380:	5563      	strb	r3, [r4, r5]

  }
  return USBD_OK;
}
 8006382:	2000      	movs	r0, #0
 8006384:	bd70      	pop	{r4, r5, r6, pc}
 8006386:	46c0      	nop			@ (mov r8, r8)
 8006388:	00000201 	.word	0x00000201

0800638c <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800638c:	2343      	movs	r3, #67	@ 0x43
 800638e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
 8006390:	4800      	ldr	r0, [pc, #0]	@ (8006394 <USBD_CDC_GetFSCfgDesc+0x8>)
}
 8006392:	4770      	bx	lr
 8006394:	2000006c 	.word	0x2000006c

08006398 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8006398:	2343      	movs	r3, #67	@ 0x43
 800639a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
 800639c:	4800      	ldr	r0, [pc, #0]	@ (80063a0 <USBD_CDC_GetHSCfgDesc+0x8>)
}
 800639e:	4770      	bx	lr
 80063a0:	200000b0 	.word	0x200000b0

080063a4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80063a4:	2343      	movs	r3, #67	@ 0x43
 80063a6:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80063a8:	4800      	ldr	r0, [pc, #0]	@ (80063ac <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
}
 80063aa:	4770      	bx	lr
 80063ac:	20000028 	.word	0x20000028

080063b0 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80063b0:	230a      	movs	r3, #10
 80063b2:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80063b4:	4800      	ldr	r0, [pc, #0]	@ (80063b8 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
}
 80063b6:	4770      	bx	lr
 80063b8:	2000012c 	.word	0x2000012c

080063bc <USBD_CDC_DataOut>:
{
 80063bc:	b570      	push	{r4, r5, r6, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80063be:	26ae      	movs	r6, #174	@ 0xae
 80063c0:	00b6      	lsls	r6, r6, #2
{
 80063c2:	0004      	movs	r4, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80063c4:	5985      	ldr	r5, [r0, r6]
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80063c6:	f000 ff63 	bl	8007290 <USBD_LL_GetRxDataSize>
 80063ca:	2383      	movs	r3, #131	@ 0x83
 80063cc:	009b      	lsls	r3, r3, #2
 80063ce:	50e8      	str	r0, [r5, r3]
  if (pdev->pClassData != NULL)
 80063d0:	59a3      	ldr	r3, [r4, r6]
    return USBD_FAIL;
 80063d2:	2002      	movs	r0, #2
  if (pdev->pClassData != NULL)
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d00a      	beq.n	80063ee <USBD_CDC_DataOut+0x32>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80063d8:	2383      	movs	r3, #131	@ 0x83
 80063da:	2281      	movs	r2, #129	@ 0x81
 80063dc:	009b      	lsls	r3, r3, #2
 80063de:	18e9      	adds	r1, r5, r3
 80063e0:	33b0      	adds	r3, #176	@ 0xb0
 80063e2:	58e3      	ldr	r3, [r4, r3]
 80063e4:	0092      	lsls	r2, r2, #2
 80063e6:	68db      	ldr	r3, [r3, #12]
 80063e8:	58a8      	ldr	r0, [r5, r2]
 80063ea:	4798      	blx	r3
    return USBD_OK;
 80063ec:	2000      	movs	r0, #0
}
 80063ee:	bd70      	pop	{r4, r5, r6, pc}

080063f0 <USBD_CDC_DataIn>:
{
 80063f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80063f2:	23ae      	movs	r3, #174	@ 0xae
 80063f4:	009b      	lsls	r3, r3, #2
 80063f6:	58c7      	ldr	r7, [r0, r3]
{
 80063f8:	0004      	movs	r4, r0
 80063fa:	000e      	movs	r6, r1
    return USBD_FAIL;
 80063fc:	2002      	movs	r0, #2
  if (pdev->pClassData != NULL)
 80063fe:	2f00      	cmp	r7, #0
 8006400:	d016      	beq.n	8006430 <USBD_CDC_DataIn+0x40>
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006402:	2514      	movs	r5, #20
 8006404:	434d      	muls	r5, r1
 8006406:	1965      	adds	r5, r4, r5
 8006408:	69e8      	ldr	r0, [r5, #28]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800640a:	3308      	adds	r3, #8
 800640c:	58e3      	ldr	r3, [r4, r3]
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800640e:	2800      	cmp	r0, #0
 8006410:	d00f      	beq.n	8006432 <USBD_CDC_DataIn+0x42>
 8006412:	2228      	movs	r2, #40	@ 0x28
 8006414:	434a      	muls	r2, r1
 8006416:	189b      	adds	r3, r3, r2
 8006418:	6a19      	ldr	r1, [r3, #32]
 800641a:	f7f9 ff2b 	bl	8000274 <__aeabi_uidivmod>
 800641e:	1e0a      	subs	r2, r1, #0
 8006420:	d107      	bne.n	8006432 <USBD_CDC_DataIn+0x42>
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006422:	000b      	movs	r3, r1
      pdev->ep_in[epnum].total_length = 0U;
 8006424:	61e9      	str	r1, [r5, #28]
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006426:	0020      	movs	r0, r4
 8006428:	0031      	movs	r1, r6
 800642a:	f000 ff1f 	bl	800726c <USBD_LL_Transmit>
    return USBD_OK;
 800642e:	2000      	movs	r0, #0
}
 8006430:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hcdc->TxState = 0U;
 8006432:	2385      	movs	r3, #133	@ 0x85
 8006434:	2200      	movs	r2, #0
 8006436:	009b      	lsls	r3, r3, #2
 8006438:	50fa      	str	r2, [r7, r3]
 800643a:	e7f8      	b.n	800642e <USBD_CDC_DataIn+0x3e>

0800643c <USBD_CDC_Setup>:
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800643c:	23ae      	movs	r3, #174	@ 0xae
{
 800643e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006440:	009b      	lsls	r3, r3, #2
 8006442:	58c6      	ldr	r6, [r0, r3]
  uint8_t ifalt = 0U;
 8006444:	466b      	mov	r3, sp
  uint16_t status_info = 0U;
 8006446:	466a      	mov	r2, sp
{
 8006448:	000d      	movs	r5, r1
  uint8_t ifalt = 0U;
 800644a:	1d59      	adds	r1, r3, #5
 800644c:	2300      	movs	r3, #0
{
 800644e:	0004      	movs	r4, r0
  uint8_t ifalt = 0U;
 8006450:	700b      	strb	r3, [r1, #0]
  uint16_t status_info = 0U;
 8006452:	80d3      	strh	r3, [r2, #6]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006454:	782b      	ldrb	r3, [r5, #0]
  uint16_t status_info = 0U;
 8006456:	1d90      	adds	r0, r2, #6
 8006458:	001f      	movs	r7, r3
 800645a:	2260      	movs	r2, #96	@ 0x60
 800645c:	4017      	ands	r7, r2
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800645e:	4213      	tst	r3, r2
 8006460:	d026      	beq.n	80064b0 <USBD_CDC_Setup+0x74>
 8006462:	2f20      	cmp	r7, #32
 8006464:	d13f      	bne.n	80064e6 <USBD_CDC_Setup+0xaa>
      if (req->wLength)
 8006466:	88ea      	ldrh	r2, [r5, #6]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006468:	7868      	ldrb	r0, [r5, #1]
      if (req->wLength)
 800646a:	2a00      	cmp	r2, #0
 800646c:	d019      	beq.n	80064a2 <USBD_CDC_Setup+0x66>
        if (req->bmRequest & 0x80U)
 800646e:	b25b      	sxtb	r3, r3
 8006470:	2b00      	cmp	r3, #0
 8006472:	da0b      	bge.n	800648c <USBD_CDC_Setup+0x50>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006474:	23af      	movs	r3, #175	@ 0xaf
 8006476:	009b      	lsls	r3, r3, #2
 8006478:	58e3      	ldr	r3, [r4, r3]
 800647a:	0031      	movs	r1, r6
 800647c:	689b      	ldr	r3, [r3, #8]
 800647e:	4798      	blx	r3
          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006480:	0031      	movs	r1, r6
 8006482:	88ea      	ldrh	r2, [r5, #6]
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8006484:	0020      	movs	r0, r4
 8006486:	f000 fca0 	bl	8006dca <USBD_CtlSendData>
 800648a:	e008      	b.n	800649e <USBD_CDC_Setup+0x62>
          hcdc->CmdOpCode = req->bRequest;
 800648c:	2380      	movs	r3, #128	@ 0x80
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	54f0      	strb	r0, [r6, r3]
          hcdc->CmdLength = (uint8_t)req->wLength;
 8006492:	4b18      	ldr	r3, [pc, #96]	@ (80064f4 <USBD_CDC_Setup+0xb8>)
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006494:	0031      	movs	r1, r6
 8006496:	0020      	movs	r0, r4
          hcdc->CmdLength = (uint8_t)req->wLength;
 8006498:	54f2      	strb	r2, [r6, r3]
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800649a:	f000 fcac 	bl	8006df6 <USBD_CtlPrepareRx>
  uint8_t ret = USBD_OK;
 800649e:	2000      	movs	r0, #0
}
 80064a0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80064a2:	23af      	movs	r3, #175	@ 0xaf
 80064a4:	009b      	lsls	r3, r3, #2
 80064a6:	58e3      	ldr	r3, [r4, r3]
 80064a8:	0029      	movs	r1, r5
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	4798      	blx	r3
 80064ae:	e7f6      	b.n	800649e <USBD_CDC_Setup+0x62>
      switch (req->bRequest)
 80064b0:	786b      	ldrb	r3, [r5, #1]
 80064b2:	2b0a      	cmp	r3, #10
 80064b4:	d00b      	beq.n	80064ce <USBD_CDC_Setup+0x92>
 80064b6:	2b0b      	cmp	r3, #11
 80064b8:	d010      	beq.n	80064dc <USBD_CDC_Setup+0xa0>
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d113      	bne.n	80064e6 <USBD_CDC_Setup+0xaa>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80064be:	23a7      	movs	r3, #167	@ 0xa7
 80064c0:	009b      	lsls	r3, r3, #2
 80064c2:	5ce3      	ldrb	r3, [r4, r3]
 80064c4:	2b03      	cmp	r3, #3
 80064c6:	d10e      	bne.n	80064e6 <USBD_CDC_Setup+0xaa>
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80064c8:	2202      	movs	r2, #2
 80064ca:	0001      	movs	r1, r0
 80064cc:	e7da      	b.n	8006484 <USBD_CDC_Setup+0x48>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80064ce:	23a7      	movs	r3, #167	@ 0xa7
 80064d0:	009b      	lsls	r3, r3, #2
 80064d2:	5ce3      	ldrb	r3, [r4, r3]
 80064d4:	2b03      	cmp	r3, #3
 80064d6:	d106      	bne.n	80064e6 <USBD_CDC_Setup+0xaa>
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80064d8:	2201      	movs	r2, #1
 80064da:	e7d3      	b.n	8006484 <USBD_CDC_Setup+0x48>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80064dc:	23a7      	movs	r3, #167	@ 0xa7
 80064de:	009b      	lsls	r3, r3, #2
 80064e0:	5ce3      	ldrb	r3, [r4, r3]
 80064e2:	2b03      	cmp	r3, #3
 80064e4:	d0db      	beq.n	800649e <USBD_CDC_Setup+0x62>
          USBD_CtlError(pdev, req);
 80064e6:	0020      	movs	r0, r4
 80064e8:	0029      	movs	r1, r5
 80064ea:	f000 fc47 	bl	8006d7c <USBD_CtlError>
            ret = USBD_FAIL;
 80064ee:	2002      	movs	r0, #2
 80064f0:	e7d6      	b.n	80064a0 <USBD_CDC_Setup+0x64>
 80064f2:	46c0      	nop			@ (mov r8, r8)
 80064f4:	00000201 	.word	0x00000201

080064f8 <USBD_CDC_DeInit>:
{
 80064f8:	b570      	push	{r4, r5, r6, lr}
 80064fa:	0004      	movs	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80064fc:	2500      	movs	r5, #0
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80064fe:	2181      	movs	r1, #129	@ 0x81
 8006500:	f000 fe7d 	bl	80071fe <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006504:	2101      	movs	r1, #1
 8006506:	0020      	movs	r0, r4
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006508:	62e5      	str	r5, [r4, #44]	@ 0x2c
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800650a:	f000 fe78 	bl	80071fe <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800650e:	0023      	movs	r3, r4
  if (pdev->pClassData != NULL)
 8006510:	26ae      	movs	r6, #174	@ 0xae
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006512:	33fc      	adds	r3, #252	@ 0xfc
 8006514:	671d      	str	r5, [r3, #112]	@ 0x70
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006516:	2182      	movs	r1, #130	@ 0x82
 8006518:	0020      	movs	r0, r4
  if (pdev->pClassData != NULL)
 800651a:	00b6      	lsls	r6, r6, #2
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800651c:	f000 fe6f 	bl	80071fe <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 8006520:	59a3      	ldr	r3, [r4, r6]
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006522:	6425      	str	r5, [r4, #64]	@ 0x40
  if (pdev->pClassData != NULL)
 8006524:	42ab      	cmp	r3, r5
 8006526:	d008      	beq.n	800653a <USBD_CDC_DeInit+0x42>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006528:	23af      	movs	r3, #175	@ 0xaf
 800652a:	009b      	lsls	r3, r3, #2
 800652c:	58e3      	ldr	r3, [r4, r3]
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8006532:	59a0      	ldr	r0, [r4, r6]
 8006534:	f000 feb8 	bl	80072a8 <USBD_static_free>
    pdev->pClassData = NULL;
 8006538:	51a5      	str	r5, [r4, r6]
}
 800653a:	2000      	movs	r0, #0
 800653c:	bd70      	pop	{r4, r5, r6, pc}

0800653e <USBD_CDC_Init>:
{
 800653e:	b570      	push	{r4, r5, r6, lr}
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006540:	7c03      	ldrb	r3, [r0, #16]
{
 8006542:	0004      	movs	r4, r0
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006544:	2b00      	cmp	r3, #0
 8006546:	d13a      	bne.n	80065be <USBD_CDC_Init+0x80>
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006548:	2380      	movs	r3, #128	@ 0x80
 800654a:	2181      	movs	r1, #129	@ 0x81
 800654c:	009b      	lsls	r3, r3, #2
 800654e:	2202      	movs	r2, #2
 8006550:	f000 fe49 	bl	80071e6 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006554:	2101      	movs	r1, #1
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006556:	2380      	movs	r3, #128	@ 0x80
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006558:	62e1      	str	r1, [r4, #44]	@ 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800655a:	009b      	lsls	r3, r3, #2
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800655c:	2202      	movs	r2, #2
 800655e:	0020      	movs	r0, r4
 8006560:	f000 fe41 	bl	80071e6 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006564:	0023      	movs	r3, r4
 8006566:	2601      	movs	r6, #1
 8006568:	33fc      	adds	r3, #252	@ 0xfc
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800656a:	2203      	movs	r2, #3
 800656c:	2182      	movs	r1, #130	@ 0x82
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800656e:	671e      	str	r6, [r3, #112]	@ 0x70
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006570:	0020      	movs	r0, r4
 8006572:	2308      	movs	r3, #8
 8006574:	f000 fe37 	bl	80071e6 <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006578:	2087      	movs	r0, #135	@ 0x87
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800657a:	6426      	str	r6, [r4, #64]	@ 0x40
  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800657c:	0080      	lsls	r0, r0, #2
 800657e:	f000 fe8f 	bl	80072a0 <USBD_static_malloc>
 8006582:	23ae      	movs	r3, #174	@ 0xae
 8006584:	009b      	lsls	r3, r3, #2
 8006586:	0005      	movs	r5, r0
 8006588:	50e0      	str	r0, [r4, r3]
    ret = 1U;
 800658a:	0030      	movs	r0, r6
  if (pdev->pClassData == NULL)
 800658c:	2d00      	cmp	r5, #0
 800658e:	d015      	beq.n	80065bc <USBD_CDC_Init+0x7e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006590:	3304      	adds	r3, #4
 8006592:	58e3      	ldr	r3, [r4, r3]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4798      	blx	r3
    hcdc->TxState = 0U;
 8006598:	2285      	movs	r2, #133	@ 0x85
 800659a:	2300      	movs	r3, #0
 800659c:	0092      	lsls	r2, r2, #2
 800659e:	50ab      	str	r3, [r5, r2]
    hcdc->RxState = 0U;
 80065a0:	3204      	adds	r2, #4
 80065a2:	50ab      	str	r3, [r5, r2]
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80065a4:	7c23      	ldrb	r3, [r4, #16]
 80065a6:	3a14      	subs	r2, #20
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d111      	bne.n	80065d0 <USBD_CDC_Init+0x92>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80065ac:	2380      	movs	r3, #128	@ 0x80
 80065ae:	009b      	lsls	r3, r3, #2
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80065b0:	0031      	movs	r1, r6
 80065b2:	0020      	movs	r0, r4
 80065b4:	58aa      	ldr	r2, [r5, r2]
 80065b6:	f000 fe62 	bl	800727e <USBD_LL_PrepareReceive>
  uint8_t ret = 0U;
 80065ba:	2000      	movs	r0, #0
}
 80065bc:	bd70      	pop	{r4, r5, r6, pc}
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80065be:	2340      	movs	r3, #64	@ 0x40
 80065c0:	2181      	movs	r1, #129	@ 0x81
 80065c2:	2202      	movs	r2, #2
 80065c4:	f000 fe0f 	bl	80071e6 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80065c8:	2101      	movs	r1, #1
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80065ca:	2340      	movs	r3, #64	@ 0x40
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80065cc:	62e1      	str	r1, [r4, #44]	@ 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80065ce:	e7c5      	b.n	800655c <USBD_CDC_Init+0x1e>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80065d0:	2340      	movs	r3, #64	@ 0x40
 80065d2:	e7ed      	b.n	80065b0 <USBD_CDC_Init+0x72>

080065d4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80065d4:	0003      	movs	r3, r0
  uint8_t  ret = USBD_FAIL;
 80065d6:	2002      	movs	r0, #2

  if (fops != NULL)
 80065d8:	2900      	cmp	r1, #0
 80065da:	d003      	beq.n	80065e4 <USBD_CDC_RegisterInterface+0x10>
  {
    pdev->pUserData = fops;
 80065dc:	22af      	movs	r2, #175	@ 0xaf
    ret = USBD_OK;
 80065de:	2000      	movs	r0, #0
    pdev->pUserData = fops;
 80065e0:	0092      	lsls	r2, r2, #2
 80065e2:	5099      	str	r1, [r3, r2]
  }

  return ret;
}
 80065e4:	4770      	bx	lr

080065e6 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80065e6:	23ae      	movs	r3, #174	@ 0xae
 80065e8:	009b      	lsls	r3, r3, #2
 80065ea:	58c3      	ldr	r3, [r0, r3]

  hcdc->TxBuffer = pbuff;
 80065ec:	2082      	movs	r0, #130	@ 0x82
 80065ee:	0080      	lsls	r0, r0, #2
 80065f0:	5019      	str	r1, [r3, r0]
  hcdc->TxLength = length;
 80065f2:	2184      	movs	r1, #132	@ 0x84
 80065f4:	0089      	lsls	r1, r1, #2

  return USBD_OK;
}
 80065f6:	2000      	movs	r0, #0
  hcdc->TxLength = length;
 80065f8:	505a      	str	r2, [r3, r1]
}
 80065fa:	4770      	bx	lr

080065fc <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;

  hcdc->RxBuffer = pbuff;
 80065fc:	23ae      	movs	r3, #174	@ 0xae
 80065fe:	009b      	lsls	r3, r3, #2
 8006600:	58c2      	ldr	r2, [r0, r3]
 8006602:	3bb4      	subs	r3, #180	@ 0xb4

  return USBD_OK;
}
 8006604:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 8006606:	50d1      	str	r1, [r2, r3]
}
 8006608:	4770      	bx	lr

0800660a <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800660a:	23ae      	movs	r3, #174	@ 0xae
 800660c:	009b      	lsls	r3, r3, #2
 800660e:	58c2      	ldr	r2, [r0, r3]
{
 8006610:	b510      	push	{r4, lr}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 8006612:	2302      	movs	r3, #2
  if (pdev->pClassData != NULL)
 8006614:	2a00      	cmp	r2, #0
 8006616:	d012      	beq.n	800663e <USBD_CDC_TransmitPacket+0x34>
    if (hcdc->TxState == 0U)
 8006618:	2185      	movs	r1, #133	@ 0x85
 800661a:	0089      	lsls	r1, r1, #2
 800661c:	5854      	ldr	r4, [r2, r1]
 800661e:	3b01      	subs	r3, #1
 8006620:	2c00      	cmp	r4, #0
 8006622:	d10c      	bne.n	800663e <USBD_CDC_TransmitPacket+0x34>
      hcdc->TxState = 1U;
 8006624:	5053      	str	r3, [r2, r1]
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8006626:	2384      	movs	r3, #132	@ 0x84
 8006628:	009b      	lsls	r3, r3, #2
 800662a:	58d3      	ldr	r3, [r2, r3]
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800662c:	390c      	subs	r1, #12
 800662e:	5852      	ldr	r2, [r2, r1]
 8006630:	3988      	subs	r1, #136	@ 0x88
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8006632:	6303      	str	r3, [r0, #48]	@ 0x30
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8006634:	39ff      	subs	r1, #255	@ 0xff
 8006636:	b29b      	uxth	r3, r3
 8006638:	f000 fe18 	bl	800726c <USBD_LL_Transmit>
      return USBD_OK;
 800663c:	0023      	movs	r3, r4
  }
}
 800663e:	0018      	movs	r0, r3
 8006640:	bd10      	pop	{r4, pc}

08006642 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006642:	23ae      	movs	r3, #174	@ 0xae
 8006644:	009b      	lsls	r3, r3, #2
 8006646:	58c2      	ldr	r2, [r0, r3]
{
 8006648:	b510      	push	{r4, lr}
    }
    return USBD_OK;
  }
  else
  {
    return USBD_FAIL;
 800664a:	2302      	movs	r3, #2
  if (pdev->pClassData != NULL)
 800664c:	2a00      	cmp	r2, #0
 800664e:	d00b      	beq.n	8006668 <USBD_CDC_ReceivePacket+0x26>
      USBD_LL_PrepareReceive(pdev,
 8006650:	2381      	movs	r3, #129	@ 0x81
 8006652:	009b      	lsls	r3, r3, #2
 8006654:	58d2      	ldr	r2, [r2, r3]
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006656:	7c03      	ldrb	r3, [r0, #16]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d107      	bne.n	800666c <USBD_CDC_ReceivePacket+0x2a>
      USBD_LL_PrepareReceive(pdev,
 800665c:	2380      	movs	r3, #128	@ 0x80
 800665e:	009b      	lsls	r3, r3, #2
      USBD_LL_PrepareReceive(pdev,
 8006660:	2101      	movs	r1, #1
 8006662:	f000 fe0c 	bl	800727e <USBD_LL_PrepareReceive>
    return USBD_OK;
 8006666:	2300      	movs	r3, #0
  }
}
 8006668:	0018      	movs	r0, r3
 800666a:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 800666c:	2340      	movs	r3, #64	@ 0x40
 800666e:	e7f7      	b.n	8006660 <USBD_CDC_ReceivePacket+0x1e>

08006670 <USBD_Init>:
  if (pdev == NULL)
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006670:	2302      	movs	r3, #2
{
 8006672:	b510      	push	{r4, lr}
  if (pdev == NULL)
 8006674:	2800      	cmp	r0, #0
 8006676:	d013      	beq.n	80066a0 <USBD_Init+0x30>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8006678:	23ad      	movs	r3, #173	@ 0xad
 800667a:	009b      	lsls	r3, r3, #2
 800667c:	58c4      	ldr	r4, [r0, r3]
 800667e:	2c00      	cmp	r4, #0
 8006680:	d001      	beq.n	8006686 <USBD_Init+0x16>
  {
    pdev->pClass = NULL;
 8006682:	2400      	movs	r4, #0
 8006684:	50c4      	str	r4, [r0, r3]
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006686:	2900      	cmp	r1, #0
 8006688:	d002      	beq.n	8006690 <USBD_Init+0x20>
  {
    pdev->pDesc = pdesc;
 800668a:	23ac      	movs	r3, #172	@ 0xac
 800668c:	009b      	lsls	r3, r3, #2
 800668e:	50c1      	str	r1, [r0, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006690:	23a7      	movs	r3, #167	@ 0xa7
 8006692:	2101      	movs	r1, #1
 8006694:	009b      	lsls	r3, r3, #2
 8006696:	54c1      	strb	r1, [r0, r3]
  pdev->id = id;
 8006698:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800669a:	f000 fd5b 	bl	8007154 <USBD_LL_Init>

  return USBD_OK;
 800669e:	2300      	movs	r3, #0
}
 80066a0:	0018      	movs	r0, r3
 80066a2:	bd10      	pop	{r4, pc}

080066a4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80066a4:	0003      	movs	r3, r0
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80066a6:	2002      	movs	r0, #2
  if (pclass != NULL)
 80066a8:	2900      	cmp	r1, #0
 80066aa:	d003      	beq.n	80066b4 <USBD_RegisterClass+0x10>
    pdev->pClass = pclass;
 80066ac:	22ad      	movs	r2, #173	@ 0xad
    status = USBD_OK;
 80066ae:	2000      	movs	r0, #0
    pdev->pClass = pclass;
 80066b0:	0092      	lsls	r2, r2, #2
 80066b2:	5099      	str	r1, [r3, r2]
  }

  return status;
}
 80066b4:	4770      	bx	lr

080066b6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80066b6:	b510      	push	{r4, lr}
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80066b8:	f000 fd8c 	bl	80071d4 <USBD_LL_Start>

  return USBD_OK;
}
 80066bc:	2000      	movs	r0, #0
 80066be:	bd10      	pop	{r4, pc}

080066c0 <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 80066c0:	23ad      	movs	r3, #173	@ 0xad
 80066c2:	009b      	lsls	r3, r3, #2
 80066c4:	58c2      	ldr	r2, [r0, r3]
{
 80066c6:	b510      	push	{r4, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;
 80066c8:	2302      	movs	r3, #2
  if (pdev->pClass != NULL)
 80066ca:	2a00      	cmp	r2, #0
 80066cc:	d004      	beq.n	80066d8 <USBD_SetClassConfig+0x18>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80066ce:	6813      	ldr	r3, [r2, #0]
 80066d0:	4798      	blx	r3
 80066d2:	1e43      	subs	r3, r0, #1
 80066d4:	4198      	sbcs	r0, r3
 80066d6:	0043      	lsls	r3, r0, #1
      ret = USBD_OK;
    }
  }

  return ret;
}
 80066d8:	0018      	movs	r0, r3
 80066da:	bd10      	pop	{r4, pc}

080066dc <USBD_ClrClassConfig>:
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80066dc:	23ad      	movs	r3, #173	@ 0xad
{
 80066de:	b510      	push	{r4, lr}
  pdev->pClass->DeInit(pdev, cfgidx);
 80066e0:	009b      	lsls	r3, r3, #2
 80066e2:	58c3      	ldr	r3, [r0, r3]
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	4798      	blx	r3

  return USBD_OK;
}
 80066e8:	2000      	movs	r0, #0
 80066ea:	bd10      	pop	{r4, pc}

080066ec <USBD_LL_SetupStage>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80066ec:	23aa      	movs	r3, #170	@ 0xaa
 80066ee:	009b      	lsls	r3, r3, #2
{
 80066f0:	b570      	push	{r4, r5, r6, lr}
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80066f2:	18c5      	adds	r5, r0, r3
{
 80066f4:	0004      	movs	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80066f6:	0028      	movs	r0, r5
 80066f8:	f000 fb2c 	bl	8006d54 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80066fc:	23a5      	movs	r3, #165	@ 0xa5
 80066fe:	2201      	movs	r2, #1
 8006700:	009b      	lsls	r3, r3, #2
 8006702:	50e2      	str	r2, [r4, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 8006704:	4b11      	ldr	r3, [pc, #68]	@ (800674c <USBD_LL_SetupStage+0x60>)
 8006706:	5ae2      	ldrh	r2, [r4, r3]
 8006708:	3b16      	subs	r3, #22
 800670a:	50e2      	str	r2, [r4, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 800670c:	3310      	adds	r3, #16
 800670e:	5ce1      	ldrb	r1, [r4, r3]
 8006710:	231f      	movs	r3, #31
 8006712:	400b      	ands	r3, r1
 8006714:	2b01      	cmp	r3, #1
 8006716:	d009      	beq.n	800672c <USBD_LL_SetupStage+0x40>
 8006718:	2b02      	cmp	r3, #2
 800671a:	d00c      	beq.n	8006736 <USBD_LL_SetupStage+0x4a>
 800671c:	2b00      	cmp	r3, #0
 800671e:	d10f      	bne.n	8006740 <USBD_LL_SetupStage+0x54>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8006720:	0029      	movs	r1, r5
 8006722:	0020      	movs	r0, r4
 8006724:	f000 f91a 	bl	800695c <USBD_StdDevReq>
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return USBD_OK;
}
 8006728:	2000      	movs	r0, #0
 800672a:	bd70      	pop	{r4, r5, r6, pc}
      USBD_StdItfReq(pdev, &pdev->request);
 800672c:	0029      	movs	r1, r5
 800672e:	0020      	movs	r0, r4
 8006730:	f000 fa54 	bl	8006bdc <USBD_StdItfReq>
      break;
 8006734:	e7f8      	b.n	8006728 <USBD_LL_SetupStage+0x3c>
      USBD_StdEPReq(pdev, &pdev->request);
 8006736:	0029      	movs	r1, r5
 8006738:	0020      	movs	r0, r4
 800673a:	f000 fa77 	bl	8006c2c <USBD_StdEPReq>
      break;
 800673e:	e7f3      	b.n	8006728 <USBD_LL_SetupStage+0x3c>
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006740:	237f      	movs	r3, #127	@ 0x7f
 8006742:	0020      	movs	r0, r4
 8006744:	4399      	bics	r1, r3
 8006746:	f000 fd63 	bl	8007210 <USBD_LL_StallEP>
      break;
 800674a:	e7ed      	b.n	8006728 <USBD_LL_SetupStage+0x3c>
 800674c:	000002ae 	.word	0x000002ae

08006750 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006750:	b570      	push	{r4, r5, r6, lr}
 8006752:	0004      	movs	r4, r0
 8006754:	0015      	movs	r5, r2
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8006756:	2900      	cmp	r1, #0
 8006758:	d12e      	bne.n	80067b8 <USBD_LL_DataOutStage+0x68>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800675a:	23a5      	movs	r3, #165	@ 0xa5
 800675c:	009b      	lsls	r3, r3, #2
 800675e:	58c2      	ldr	r2, [r0, r3]
 8006760:	2a03      	cmp	r2, #3
 8006762:	d123      	bne.n	80067ac <USBD_LL_DataOutStage+0x5c>
    {
      if (pep->rem_length > pep->maxpacket)
 8006764:	0002      	movs	r2, r0
 8006766:	3255      	adds	r2, #85	@ 0x55
 8006768:	32ff      	adds	r2, #255	@ 0xff
 800676a:	68d3      	ldr	r3, [r2, #12]
 800676c:	6910      	ldr	r0, [r2, #16]
 800676e:	4283      	cmp	r3, r0
 8006770:	d90b      	bls.n	800678a <USBD_LL_DataOutStage+0x3a>
      {
        pep->rem_length -= pep->maxpacket;
 8006772:	1a1b      	subs	r3, r3, r0
 8006774:	60d3      	str	r3, [r2, #12]

        USBD_CtlContinueRx(pdev, pdata,
 8006776:	b282      	uxth	r2, r0
 8006778:	4298      	cmp	r0, r3
 800677a:	d900      	bls.n	800677e <USBD_LL_DataOutStage+0x2e>
 800677c:	b29a      	uxth	r2, r3
 800677e:	0029      	movs	r1, r5
 8006780:	0020      	movs	r0, r4
 8006782:	f000 fb48 	bl	8006e16 <USBD_CtlContinueRx>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8006786:	2000      	movs	r0, #0
}
 8006788:	bd70      	pop	{r4, r5, r6, pc}
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800678a:	23ad      	movs	r3, #173	@ 0xad
 800678c:	009b      	lsls	r3, r3, #2
 800678e:	58e3      	ldr	r3, [r4, r3]
 8006790:	691b      	ldr	r3, [r3, #16]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d006      	beq.n	80067a4 <USBD_LL_DataOutStage+0x54>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006796:	22a7      	movs	r2, #167	@ 0xa7
 8006798:	0092      	lsls	r2, r2, #2
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800679a:	5ca2      	ldrb	r2, [r4, r2]
 800679c:	2a03      	cmp	r2, #3
 800679e:	d101      	bne.n	80067a4 <USBD_LL_DataOutStage+0x54>
          pdev->pClass->EP0_RxReady(pdev);
 80067a0:	0020      	movs	r0, r4
 80067a2:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 80067a4:	0020      	movs	r0, r4
 80067a6:	f000 fb3e 	bl	8006e26 <USBD_CtlSendStatus>
 80067aa:	e7ec      	b.n	8006786 <USBD_LL_DataOutStage+0x36>
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80067ac:	2a05      	cmp	r2, #5
 80067ae:	d1ea      	bne.n	8006786 <USBD_LL_DataOutStage+0x36>
        pdev->ep0_state = USBD_EP0_IDLE;
 80067b0:	50c1      	str	r1, [r0, r3]
        USBD_LL_StallEP(pdev, 0U);
 80067b2:	f000 fd2d 	bl	8007210 <USBD_LL_StallEP>
 80067b6:	e7e6      	b.n	8006786 <USBD_LL_DataOutStage+0x36>
  else if ((pdev->pClass->DataOut != NULL) &&
 80067b8:	23ad      	movs	r3, #173	@ 0xad
 80067ba:	009b      	lsls	r3, r3, #2
 80067bc:	58c3      	ldr	r3, [r0, r3]
    return USBD_FAIL;
 80067be:	2002      	movs	r0, #2
  else if ((pdev->pClass->DataOut != NULL) &&
 80067c0:	699b      	ldr	r3, [r3, #24]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d0e0      	beq.n	8006788 <USBD_LL_DataOutStage+0x38>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80067c6:	22a7      	movs	r2, #167	@ 0xa7
 80067c8:	0092      	lsls	r2, r2, #2
  else if ((pdev->pClass->DataOut != NULL) &&
 80067ca:	5ca2      	ldrb	r2, [r4, r2]
 80067cc:	2a03      	cmp	r2, #3
 80067ce:	d1db      	bne.n	8006788 <USBD_LL_DataOutStage+0x38>
    pdev->pClass->DataOut(pdev, epnum);
 80067d0:	0020      	movs	r0, r4
 80067d2:	4798      	blx	r3
 80067d4:	e7d7      	b.n	8006786 <USBD_LL_DataOutStage+0x36>

080067d6 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80067d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067d8:	000d      	movs	r5, r1
 80067da:	0004      	movs	r4, r0
 80067dc:	0011      	movs	r1, r2
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80067de:	2d00      	cmp	r5, #0
 80067e0:	d14d      	bne.n	800687e <USBD_LL_DataInStage+0xa8>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80067e2:	23a5      	movs	r3, #165	@ 0xa5
 80067e4:	009b      	lsls	r3, r3, #2
 80067e6:	58c3      	ldr	r3, [r0, r3]
 80067e8:	2b02      	cmp	r3, #2
 80067ea:	d13e      	bne.n	800686a <USBD_LL_DataInStage+0x94>
    {
      if (pep->rem_length > pep->maxpacket)
 80067ec:	6a03      	ldr	r3, [r0, #32]
 80067ee:	6a46      	ldr	r6, [r0, #36]	@ 0x24
 80067f0:	42b3      	cmp	r3, r6
 80067f2:	d911      	bls.n	8006818 <USBD_LL_DataInStage+0x42>
      {
        pep->rem_length -= pep->maxpacket;
 80067f4:	1b9b      	subs	r3, r3, r6
 80067f6:	6203      	str	r3, [r0, #32]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80067f8:	b29a      	uxth	r2, r3
 80067fa:	f000 faf4 	bl	8006de6 <USBD_CtlContinueSendData>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
          pdev->ep0_data_len = 0U;

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80067fe:	002b      	movs	r3, r5
 8006800:	002a      	movs	r2, r5
 8006802:	0029      	movs	r1, r5
 8006804:	0020      	movs	r0, r4
 8006806:	f000 fd3a 	bl	800727e <USBD_LL_PrepareReceive>
      {
        USBD_LL_StallEP(pdev, 0x80U);
      }
    }

    if (pdev->dev_test_mode == 1U)
 800680a:	23a8      	movs	r3, #168	@ 0xa8
 800680c:	009b      	lsls	r3, r3, #2
 800680e:	5ce2      	ldrb	r2, [r4, r3]
 8006810:	2a01      	cmp	r2, #1
 8006812:	d031      	beq.n	8006878 <USBD_LL_DataInStage+0xa2>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8006814:	2000      	movs	r0, #0
}
 8006816:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8006818:	69c7      	ldr	r7, [r0, #28]
 800681a:	0031      	movs	r1, r6
 800681c:	0038      	movs	r0, r7
 800681e:	f7f9 fd29 	bl	8000274 <__aeabi_uidivmod>
 8006822:	1e0d      	subs	r5, r1, #0
 8006824:	d10c      	bne.n	8006840 <USBD_LL_DataInStage+0x6a>
 8006826:	42be      	cmp	r6, r7
 8006828:	d80a      	bhi.n	8006840 <USBD_LL_DataInStage+0x6a>
            (pep->total_length < pdev->ep0_data_len))
 800682a:	26a6      	movs	r6, #166	@ 0xa6
 800682c:	00b6      	lsls	r6, r6, #2
            (pep->total_length >= pep->maxpacket) &&
 800682e:	59a3      	ldr	r3, [r4, r6]
 8006830:	429f      	cmp	r7, r3
 8006832:	d205      	bcs.n	8006840 <USBD_LL_DataInStage+0x6a>
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006834:	000a      	movs	r2, r1
 8006836:	0020      	movs	r0, r4
 8006838:	f000 fad5 	bl	8006de6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800683c:	51a5      	str	r5, [r4, r6]
 800683e:	e7de      	b.n	80067fe <USBD_LL_DataInStage+0x28>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8006840:	23ad      	movs	r3, #173	@ 0xad
 8006842:	009b      	lsls	r3, r3, #2
 8006844:	58e3      	ldr	r3, [r4, r3]
 8006846:	68db      	ldr	r3, [r3, #12]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d006      	beq.n	800685a <USBD_LL_DataInStage+0x84>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800684c:	22a7      	movs	r2, #167	@ 0xa7
 800684e:	0092      	lsls	r2, r2, #2
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8006850:	5ca2      	ldrb	r2, [r4, r2]
 8006852:	2a03      	cmp	r2, #3
 8006854:	d101      	bne.n	800685a <USBD_LL_DataInStage+0x84>
            pdev->pClass->EP0_TxSent(pdev);
 8006856:	0020      	movs	r0, r4
 8006858:	4798      	blx	r3
          USBD_LL_StallEP(pdev, 0x80U);
 800685a:	2180      	movs	r1, #128	@ 0x80
 800685c:	0020      	movs	r0, r4
 800685e:	f000 fcd7 	bl	8007210 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8006862:	0020      	movs	r0, r4
 8006864:	f000 faeb 	bl	8006e3e <USBD_CtlReceiveStatus>
 8006868:	e7cf      	b.n	800680a <USBD_LL_DataInStage+0x34>
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800686a:	2204      	movs	r2, #4
 800686c:	4393      	bics	r3, r2
 800686e:	d1cc      	bne.n	800680a <USBD_LL_DataInStage+0x34>
        USBD_LL_StallEP(pdev, 0x80U);
 8006870:	2180      	movs	r1, #128	@ 0x80
 8006872:	f000 fccd 	bl	8007210 <USBD_LL_StallEP>
 8006876:	e7c8      	b.n	800680a <USBD_LL_DataInStage+0x34>
      pdev->dev_test_mode = 0U;
 8006878:	2200      	movs	r2, #0
 800687a:	54e2      	strb	r2, [r4, r3]
 800687c:	e7ca      	b.n	8006814 <USBD_LL_DataInStage+0x3e>
  else if ((pdev->pClass->DataIn != NULL) &&
 800687e:	23ad      	movs	r3, #173	@ 0xad
 8006880:	009b      	lsls	r3, r3, #2
 8006882:	58c3      	ldr	r3, [r0, r3]
    return USBD_FAIL;
 8006884:	2002      	movs	r0, #2
  else if ((pdev->pClass->DataIn != NULL) &&
 8006886:	695b      	ldr	r3, [r3, #20]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d0c4      	beq.n	8006816 <USBD_LL_DataInStage+0x40>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800688c:	22a7      	movs	r2, #167	@ 0xa7
 800688e:	0092      	lsls	r2, r2, #2
  else if ((pdev->pClass->DataIn != NULL) &&
 8006890:	5ca2      	ldrb	r2, [r4, r2]
 8006892:	2a03      	cmp	r2, #3
 8006894:	d1bf      	bne.n	8006816 <USBD_LL_DataInStage+0x40>
    pdev->pClass->DataIn(pdev, epnum);
 8006896:	0029      	movs	r1, r5
 8006898:	0020      	movs	r0, r4
 800689a:	4798      	blx	r3
 800689c:	e7ba      	b.n	8006814 <USBD_LL_DataInStage+0x3e>

0800689e <USBD_LL_Reset>:
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800689e:	2200      	movs	r2, #0
{
 80068a0:	b570      	push	{r4, r5, r6, lr}
 80068a2:	0004      	movs	r4, r0
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80068a4:	0011      	movs	r1, r2
 80068a6:	2340      	movs	r3, #64	@ 0x40
 80068a8:	f000 fc9d 	bl	80071e6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80068ac:	0023      	movs	r3, r4
 80068ae:	2501      	movs	r5, #1

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80068b0:	2640      	movs	r6, #64	@ 0x40
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80068b2:	33fc      	adds	r3, #252	@ 0xfc

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80068b4:	2180      	movs	r1, #128	@ 0x80
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80068b6:	65dd      	str	r5, [r3, #92]	@ 0x5c
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80068b8:	669e      	str	r6, [r3, #104]	@ 0x68
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80068ba:	2200      	movs	r2, #0
 80068bc:	0033      	movs	r3, r6
 80068be:	0020      	movs	r0, r4
 80068c0:	f000 fc91 	bl	80071e6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80068c4:	23a7      	movs	r3, #167	@ 0xa7
  pdev->ep0_state = USBD_EP0_IDLE;
 80068c6:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 80068c8:	009b      	lsls	r3, r3, #2
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80068ca:	61a5      	str	r5, [r4, #24]
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80068cc:	6266      	str	r6, [r4, #36]	@ 0x24
  pdev->dev_state = USBD_STATE_DEFAULT;
 80068ce:	54e5      	strb	r5, [r4, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 80068d0:	3b08      	subs	r3, #8
 80068d2:	50e1      	str	r1, [r4, r3]
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;
 80068d4:	3310      	adds	r3, #16
  pdev->dev_config = 0U;
 80068d6:	6061      	str	r1, [r4, #4]
  pdev->dev_remote_wakeup = 0U;
 80068d8:	50e1      	str	r1, [r4, r3]

  if (pdev->pClassData)
 80068da:	3314      	adds	r3, #20
 80068dc:	58e3      	ldr	r3, [r4, r3]
 80068de:	428b      	cmp	r3, r1
 80068e0:	d005      	beq.n	80068ee <USBD_LL_Reset+0x50>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80068e2:	23ad      	movs	r3, #173	@ 0xad
 80068e4:	009b      	lsls	r3, r3, #2
 80068e6:	58e3      	ldr	r3, [r4, r3]
 80068e8:	0020      	movs	r0, r4
 80068ea:	685b      	ldr	r3, [r3, #4]
 80068ec:	4798      	blx	r3
  }

  return USBD_OK;
}
 80068ee:	2000      	movs	r0, #0
 80068f0:	bd70      	pop	{r4, r5, r6, pc}

080068f2 <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 80068f2:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 80068f4:	2000      	movs	r0, #0
 80068f6:	4770      	bx	lr

080068f8 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 80068f8:	23a7      	movs	r3, #167	@ 0xa7
 80068fa:	009b      	lsls	r3, r3, #2
 80068fc:	5cc1      	ldrb	r1, [r0, r3]
 80068fe:	4a03      	ldr	r2, [pc, #12]	@ (800690c <USBD_LL_Suspend+0x14>)
 8006900:	5481      	strb	r1, [r0, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8006902:	2204      	movs	r2, #4
 8006904:	54c2      	strb	r2, [r0, r3]

  return USBD_OK;
}
 8006906:	2000      	movs	r0, #0
 8006908:	4770      	bx	lr
 800690a:	46c0      	nop			@ (mov r8, r8)
 800690c:	0000029d 	.word	0x0000029d

08006910 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006910:	23a7      	movs	r3, #167	@ 0xa7
 8006912:	009b      	lsls	r3, r3, #2
 8006914:	5cc2      	ldrb	r2, [r0, r3]
 8006916:	2a04      	cmp	r2, #4
 8006918:	d102      	bne.n	8006920 <USBD_LL_Resume+0x10>
  {
    pdev->dev_state = pdev->dev_old_state;
 800691a:	4a02      	ldr	r2, [pc, #8]	@ (8006924 <USBD_LL_Resume+0x14>)
 800691c:	5c82      	ldrb	r2, [r0, r2]
 800691e:	54c2      	strb	r2, [r0, r3]
  }

  return USBD_OK;
}
 8006920:	2000      	movs	r0, #0
 8006922:	4770      	bx	lr
 8006924:	0000029d 	.word	0x0000029d

08006928 <USBD_LL_SOF>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006928:	23a7      	movs	r3, #167	@ 0xa7
{
 800692a:	b510      	push	{r4, lr}
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800692c:	009b      	lsls	r3, r3, #2
 800692e:	5cc3      	ldrb	r3, [r0, r3]
 8006930:	2b03      	cmp	r3, #3
 8006932:	d106      	bne.n	8006942 <USBD_LL_SOF+0x1a>
  {
    if (pdev->pClass->SOF != NULL)
 8006934:	23ad      	movs	r3, #173	@ 0xad
 8006936:	009b      	lsls	r3, r3, #2
 8006938:	58c3      	ldr	r3, [r0, r3]
 800693a:	69db      	ldr	r3, [r3, #28]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d000      	beq.n	8006942 <USBD_LL_SOF+0x1a>
    {
      pdev->pClass->SOF(pdev);
 8006940:	4798      	blx	r3
    }
  }

  return USBD_OK;
}
 8006942:	2000      	movs	r0, #0
 8006944:	bd10      	pop	{r4, pc}

08006946 <USBD_CtlError.constprop.0>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
 8006946:	b510      	push	{r4, lr}
 8006948:	0004      	movs	r4, r0
                   USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev, 0x80U);
 800694a:	2180      	movs	r1, #128	@ 0x80
 800694c:	f000 fc60 	bl	8007210 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8006950:	2100      	movs	r1, #0
 8006952:	0020      	movs	r0, r4
 8006954:	f000 fc5c 	bl	8007210 <USBD_LL_StallEP>
}
 8006958:	bd10      	pop	{r4, pc}
	...

0800695c <USBD_StdDevReq>:
{
 800695c:	2260      	movs	r2, #96	@ 0x60
 800695e:	780b      	ldrb	r3, [r1, #0]
 8006960:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006962:	4013      	ands	r3, r2
 8006964:	000d      	movs	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006966:	0019      	movs	r1, r3
 8006968:	1892      	adds	r2, r2, r2
 800696a:	3920      	subs	r1, #32
{
 800696c:	0004      	movs	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800696e:	4211      	tst	r1, r2
 8006970:	d005      	beq.n	800697e <USBD_StdDevReq+0x22>
 8006972:	2b00      	cmp	r3, #0
 8006974:	d00b      	beq.n	800698e <USBD_StdDevReq+0x32>
        USBD_CtlError(pdev, req);
 8006976:	0020      	movs	r0, r4
 8006978:	f7ff ffe5 	bl	8006946 <USBD_CtlError.constprop.0>
        break;
 800697c:	e005      	b.n	800698a <USBD_StdDevReq+0x2e>
      pdev->pClass->Setup(pdev, req);
 800697e:	23ad      	movs	r3, #173	@ 0xad
 8006980:	009b      	lsls	r3, r3, #2
 8006982:	58c3      	ldr	r3, [r0, r3]
 8006984:	0029      	movs	r1, r5
 8006986:	689b      	ldr	r3, [r3, #8]
 8006988:	4798      	blx	r3
}
 800698a:	2000      	movs	r0, #0
 800698c:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
      switch (req->bRequest)
 800698e:	7868      	ldrb	r0, [r5, #1]
 8006990:	2809      	cmp	r0, #9
 8006992:	d8f0      	bhi.n	8006976 <USBD_StdDevReq+0x1a>
 8006994:	f7f9 fbde 	bl	8000154 <__gnu_thumb1_case_shi>
 8006998:	010e00ef 	.word	0x010e00ef
 800699c:	0106ffef 	.word	0x0106ffef
 80069a0:	007dffef 	.word	0x007dffef
 80069a4:	ffef000a 	.word	0xffef000a
 80069a8:	009f00d6 	.word	0x009f00d6
  uint16_t len = 0U;
 80069ac:	2300      	movs	r3, #0
 80069ae:	466a      	mov	r2, sp
 80069b0:	80d3      	strh	r3, [r2, #6]
  switch (req->wValue >> 8)
 80069b2:	886b      	ldrh	r3, [r5, #2]
 80069b4:	0a18      	lsrs	r0, r3, #8
 80069b6:	3801      	subs	r0, #1
 80069b8:	2806      	cmp	r0, #6
 80069ba:	d8dc      	bhi.n	8006976 <USBD_StdDevReq+0x1a>
 80069bc:	f7f9 fbb6 	bl	800012c <__gnu_thumb1_case_sqi>
 80069c0:	db261704 	.word	0xdb261704
 80069c4:	40db      	.short	0x40db
 80069c6:	4c          	.byte	0x4c
 80069c7:	00          	.byte	0x00
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80069c8:	23ac      	movs	r3, #172	@ 0xac
 80069ca:	009b      	lsls	r3, r3, #2
 80069cc:	58e3      	ldr	r3, [r4, r3]
 80069ce:	7c20      	ldrb	r0, [r4, #16]
 80069d0:	681b      	ldr	r3, [r3, #0]
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80069d2:	466a      	mov	r2, sp
 80069d4:	1d91      	adds	r1, r2, #6
 80069d6:	4798      	blx	r3
    if ((len != 0U) && (req->wLength != 0U))
 80069d8:	466b      	mov	r3, sp
 80069da:	88d9      	ldrh	r1, [r3, #6]
 80069dc:	88ea      	ldrh	r2, [r5, #6]
 80069de:	2900      	cmp	r1, #0
 80069e0:	d052      	beq.n	8006a88 <USBD_StdDevReq+0x12c>
 80069e2:	2a00      	cmp	r2, #0
 80069e4:	d145      	bne.n	8006a72 <USBD_StdDevReq+0x116>
        USBD_CtlSendStatus(pdev);
 80069e6:	0020      	movs	r0, r4
 80069e8:	f000 fa1d 	bl	8006e26 <USBD_CtlSendStatus>
 80069ec:	e7cd      	b.n	800698a <USBD_StdDevReq+0x2e>
      pdev->pClass->Setup(pdev, req);
 80069ee:	23ad      	movs	r3, #173	@ 0xad
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80069f0:	7c22      	ldrb	r2, [r4, #16]
      pdev->pClass->Setup(pdev, req);
 80069f2:	009b      	lsls	r3, r3, #2
 80069f4:	58e3      	ldr	r3, [r4, r3]
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80069f6:	2a00      	cmp	r2, #0
 80069f8:	d106      	bne.n	8006a08 <USBD_StdDevReq+0xac>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80069fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80069fc:	466a      	mov	r2, sp
 80069fe:	1d90      	adds	r0, r2, #6
 8006a00:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006a02:	2302      	movs	r3, #2
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006a04:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8006a06:	e7e7      	b.n	80069d8 <USBD_StdDevReq+0x7c>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a0a:	e7f7      	b.n	80069fc <USBD_StdDevReq+0xa0>
      switch ((uint8_t)(req->wValue))
 8006a0c:	b2d8      	uxtb	r0, r3
 8006a0e:	2805      	cmp	r0, #5
 8006a10:	d8b1      	bhi.n	8006976 <USBD_StdDevReq+0x1a>
 8006a12:	23ac      	movs	r3, #172	@ 0xac
 8006a14:	009b      	lsls	r3, r3, #2
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006a16:	58e3      	ldr	r3, [r4, r3]
      switch ((uint8_t)(req->wValue))
 8006a18:	f7f9 fb92 	bl	8000140 <__gnu_thumb1_case_uqi>
 8006a1c:	0c0a0803 	.word	0x0c0a0803
 8006a20:	100e      	.short	0x100e
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d0a6      	beq.n	8006976 <USBD_StdDevReq+0x1a>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006a28:	7c20      	ldrb	r0, [r4, #16]
 8006a2a:	e7d2      	b.n	80069d2 <USBD_StdDevReq+0x76>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006a2c:	689b      	ldr	r3, [r3, #8]
 8006a2e:	e7f9      	b.n	8006a24 <USBD_StdDevReq+0xc8>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006a30:	68db      	ldr	r3, [r3, #12]
 8006a32:	e7f7      	b.n	8006a24 <USBD_StdDevReq+0xc8>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006a34:	691b      	ldr	r3, [r3, #16]
 8006a36:	e7f5      	b.n	8006a24 <USBD_StdDevReq+0xc8>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006a38:	695b      	ldr	r3, [r3, #20]
 8006a3a:	e7f3      	b.n	8006a24 <USBD_StdDevReq+0xc8>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006a3c:	699b      	ldr	r3, [r3, #24]
 8006a3e:	e7f1      	b.n	8006a24 <USBD_StdDevReq+0xc8>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006a40:	7c23      	ldrb	r3, [r4, #16]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d000      	beq.n	8006a48 <USBD_StdDevReq+0xec>
 8006a46:	e796      	b.n	8006976 <USBD_StdDevReq+0x1a>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8006a48:	23ad      	movs	r3, #173	@ 0xad
 8006a4a:	466a      	mov	r2, sp
 8006a4c:	009b      	lsls	r3, r3, #2
 8006a4e:	58e3      	ldr	r3, [r4, r3]
 8006a50:	1d90      	adds	r0, r2, #6
 8006a52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a54:	4798      	blx	r3
  if (err != 0U)
 8006a56:	e7bf      	b.n	80069d8 <USBD_StdDevReq+0x7c>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006a58:	7c23      	ldrb	r3, [r4, #16]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d000      	beq.n	8006a60 <USBD_StdDevReq+0x104>
 8006a5e:	e78a      	b.n	8006976 <USBD_StdDevReq+0x1a>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8006a60:	23ad      	movs	r3, #173	@ 0xad
 8006a62:	466a      	mov	r2, sp
 8006a64:	009b      	lsls	r3, r3, #2
 8006a66:	58e3      	ldr	r3, [r4, r3]
 8006a68:	1d90      	adds	r0, r2, #6
 8006a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a6c:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006a6e:	2307      	movs	r3, #7
 8006a70:	e7c8      	b.n	8006a04 <USBD_StdDevReq+0xa8>
      len = MIN(len, req->wLength);
 8006a72:	1c0b      	adds	r3, r1, #0
 8006a74:	4291      	cmp	r1, r2
 8006a76:	d900      	bls.n	8006a7a <USBD_StdDevReq+0x11e>
 8006a78:	1c13      	adds	r3, r2, #0
 8006a7a:	4669      	mov	r1, sp
 8006a7c:	b29a      	uxth	r2, r3
 8006a7e:	80cb      	strh	r3, [r1, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006a80:	0001      	movs	r1, r0
 8006a82:	0020      	movs	r0, r4
 8006a84:	f000 f9a1 	bl	8006dca <USBD_CtlSendData>
    if (req->wLength == 0U)
 8006a88:	88eb      	ldrh	r3, [r5, #6]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d000      	beq.n	8006a90 <USBD_StdDevReq+0x134>
 8006a8e:	e77c      	b.n	800698a <USBD_StdDevReq+0x2e>
 8006a90:	e7a9      	b.n	80069e6 <USBD_StdDevReq+0x8a>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006a92:	88ab      	ldrh	r3, [r5, #4]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d000      	beq.n	8006a9a <USBD_StdDevReq+0x13e>
 8006a98:	e76d      	b.n	8006976 <USBD_StdDevReq+0x1a>
 8006a9a:	88eb      	ldrh	r3, [r5, #6]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d000      	beq.n	8006aa2 <USBD_StdDevReq+0x146>
 8006aa0:	e769      	b.n	8006976 <USBD_StdDevReq+0x1a>
 8006aa2:	886d      	ldrh	r5, [r5, #2]
 8006aa4:	2d7f      	cmp	r5, #127	@ 0x7f
 8006aa6:	d900      	bls.n	8006aaa <USBD_StdDevReq+0x14e>
 8006aa8:	e765      	b.n	8006976 <USBD_StdDevReq+0x1a>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006aaa:	26a7      	movs	r6, #167	@ 0xa7
 8006aac:	00b6      	lsls	r6, r6, #2
 8006aae:	5da3      	ldrb	r3, [r4, r6]
 8006ab0:	2b03      	cmp	r3, #3
 8006ab2:	d100      	bne.n	8006ab6 <USBD_StdDevReq+0x15a>
 8006ab4:	e75f      	b.n	8006976 <USBD_StdDevReq+0x1a>
      pdev->dev_address = dev_addr;
 8006ab6:	4b47      	ldr	r3, [pc, #284]	@ (8006bd4 <USBD_StdDevReq+0x278>)
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006ab8:	b2ed      	uxtb	r5, r5
      pdev->dev_address = dev_addr;
 8006aba:	54e5      	strb	r5, [r4, r3]
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006abc:	0029      	movs	r1, r5
 8006abe:	0020      	movs	r0, r4
 8006ac0:	f000 fbcb 	bl	800725a <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8006ac4:	0020      	movs	r0, r4
 8006ac6:	f000 f9ae 	bl	8006e26 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006aca:	2302      	movs	r3, #2
      if (dev_addr != 0U)
 8006acc:	2d00      	cmp	r5, #0
 8006ace:	d100      	bne.n	8006ad2 <USBD_StdDevReq+0x176>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	55a3      	strb	r3, [r4, r6]
 8006ad4:	e759      	b.n	800698a <USBD_StdDevReq+0x2e>
  cfgidx = (uint8_t)(req->wValue);
 8006ad6:	78a9      	ldrb	r1, [r5, #2]
 8006ad8:	4d3f      	ldr	r5, [pc, #252]	@ (8006bd8 <USBD_StdDevReq+0x27c>)
 8006ada:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006adc:	2901      	cmp	r1, #1
 8006ade:	d900      	bls.n	8006ae2 <USBD_StdDevReq+0x186>
 8006ae0:	e749      	b.n	8006976 <USBD_StdDevReq+0x1a>
    switch (pdev->dev_state)
 8006ae2:	23a7      	movs	r3, #167	@ 0xa7
 8006ae4:	009b      	lsls	r3, r3, #2
 8006ae6:	5ce2      	ldrb	r2, [r4, r3]
 8006ae8:	2a02      	cmp	r2, #2
 8006aea:	d009      	beq.n	8006b00 <USBD_StdDevReq+0x1a4>
 8006aec:	2a03      	cmp	r2, #3
 8006aee:	d015      	beq.n	8006b1c <USBD_StdDevReq+0x1c0>
        USBD_CtlError(pdev, req);
 8006af0:	0020      	movs	r0, r4
 8006af2:	f7ff ff28 	bl	8006946 <USBD_CtlError.constprop.0>
        USBD_ClrClassConfig(pdev, cfgidx);
 8006af6:	0020      	movs	r0, r4
 8006af8:	7829      	ldrb	r1, [r5, #0]
 8006afa:	f7ff fdef 	bl	80066dc <USBD_ClrClassConfig>
        break;
 8006afe:	e744      	b.n	800698a <USBD_StdDevReq+0x2e>
        if (cfgidx)
 8006b00:	2900      	cmp	r1, #0
 8006b02:	d100      	bne.n	8006b06 <USBD_StdDevReq+0x1aa>
 8006b04:	e76f      	b.n	80069e6 <USBD_StdDevReq+0x8a>
          pdev->dev_config = cfgidx;
 8006b06:	2101      	movs	r1, #1
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006b08:	2203      	movs	r2, #3
          pdev->dev_config = cfgidx;
 8006b0a:	6061      	str	r1, [r4, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006b0c:	54e2      	strb	r2, [r4, r3]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006b0e:	0020      	movs	r0, r4
 8006b10:	f7ff fdd6 	bl	80066c0 <USBD_SetClassConfig>
 8006b14:	2802      	cmp	r0, #2
 8006b16:	d000      	beq.n	8006b1a <USBD_StdDevReq+0x1be>
 8006b18:	e765      	b.n	80069e6 <USBD_StdDevReq+0x8a>
 8006b1a:	e72c      	b.n	8006976 <USBD_StdDevReq+0x1a>
        if (cfgidx == 0U)
 8006b1c:	2900      	cmp	r1, #0
 8006b1e:	d106      	bne.n	8006b2e <USBD_StdDevReq+0x1d2>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006b20:	2202      	movs	r2, #2
          USBD_ClrClassConfig(pdev, cfgidx);
 8006b22:	0020      	movs	r0, r4
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006b24:	54e2      	strb	r2, [r4, r3]
          pdev->dev_config = cfgidx;
 8006b26:	6061      	str	r1, [r4, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8006b28:	f7ff fdd8 	bl	80066dc <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8006b2c:	e75b      	b.n	80069e6 <USBD_StdDevReq+0x8a>
        else if (cfgidx != pdev->dev_config)
 8006b2e:	6861      	ldr	r1, [r4, #4]
 8006b30:	2901      	cmp	r1, #1
 8006b32:	d100      	bne.n	8006b36 <USBD_StdDevReq+0x1da>
 8006b34:	e757      	b.n	80069e6 <USBD_StdDevReq+0x8a>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006b36:	b2c9      	uxtb	r1, r1
 8006b38:	0020      	movs	r0, r4
 8006b3a:	f7ff fdcf 	bl	80066dc <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8006b3e:	7829      	ldrb	r1, [r5, #0]
 8006b40:	6061      	str	r1, [r4, #4]
 8006b42:	e7e4      	b.n	8006b0e <USBD_StdDevReq+0x1b2>
  if (req->wLength != 1U)
 8006b44:	88ea      	ldrh	r2, [r5, #6]
 8006b46:	2a01      	cmp	r2, #1
 8006b48:	d000      	beq.n	8006b4c <USBD_StdDevReq+0x1f0>
 8006b4a:	e714      	b.n	8006976 <USBD_StdDevReq+0x1a>
    switch (pdev->dev_state)
 8006b4c:	23a7      	movs	r3, #167	@ 0xa7
 8006b4e:	009b      	lsls	r3, r3, #2
 8006b50:	5ce3      	ldrb	r3, [r4, r3]
 8006b52:	2b02      	cmp	r3, #2
 8006b54:	d807      	bhi.n	8006b66 <USBD_StdDevReq+0x20a>
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d100      	bne.n	8006b5c <USBD_StdDevReq+0x200>
 8006b5a:	e70c      	b.n	8006976 <USBD_StdDevReq+0x1a>
        pdev->dev_default_config = 0U;
 8006b5c:	2300      	movs	r3, #0
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8006b5e:	0021      	movs	r1, r4
        pdev->dev_default_config = 0U;
 8006b60:	60a3      	str	r3, [r4, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8006b62:	3108      	adds	r1, #8
 8006b64:	e003      	b.n	8006b6e <USBD_StdDevReq+0x212>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8006b66:	1d21      	adds	r1, r4, #4
    switch (pdev->dev_state)
 8006b68:	2b03      	cmp	r3, #3
 8006b6a:	d000      	beq.n	8006b6e <USBD_StdDevReq+0x212>
 8006b6c:	e703      	b.n	8006976 <USBD_StdDevReq+0x1a>
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8006b6e:	0020      	movs	r0, r4
 8006b70:	f000 f92b 	bl	8006dca <USBD_CtlSendData>
      break;
 8006b74:	e709      	b.n	800698a <USBD_StdDevReq+0x2e>
  switch (pdev->dev_state)
 8006b76:	23a7      	movs	r3, #167	@ 0xa7
 8006b78:	009b      	lsls	r3, r3, #2
 8006b7a:	5ce3      	ldrb	r3, [r4, r3]
 8006b7c:	3b01      	subs	r3, #1
 8006b7e:	2b02      	cmp	r3, #2
 8006b80:	d900      	bls.n	8006b84 <USBD_StdDevReq+0x228>
 8006b82:	e6f8      	b.n	8006976 <USBD_StdDevReq+0x1a>
      if (req->wLength != 0x2U)
 8006b84:	88eb      	ldrh	r3, [r5, #6]
 8006b86:	2b02      	cmp	r3, #2
 8006b88:	d000      	beq.n	8006b8c <USBD_StdDevReq+0x230>
 8006b8a:	e6f4      	b.n	8006976 <USBD_StdDevReq+0x1a>
      if (pdev->dev_remote_wakeup)
 8006b8c:	23a9      	movs	r3, #169	@ 0xa9
 8006b8e:	009b      	lsls	r3, r3, #2
 8006b90:	58e2      	ldr	r2, [r4, r3]
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006b92:	2301      	movs	r3, #1
      if (pdev->dev_remote_wakeup)
 8006b94:	2a00      	cmp	r2, #0
 8006b96:	d000      	beq.n	8006b9a <USBD_StdDevReq+0x23e>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006b98:	3302      	adds	r3, #2
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8006b9a:	0021      	movs	r1, r4
 8006b9c:	2202      	movs	r2, #2
 8006b9e:	60e3      	str	r3, [r4, #12]
 8006ba0:	310c      	adds	r1, #12
 8006ba2:	e7e4      	b.n	8006b6e <USBD_StdDevReq+0x212>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006ba4:	886b      	ldrh	r3, [r5, #2]
 8006ba6:	2b01      	cmp	r3, #1
 8006ba8:	d000      	beq.n	8006bac <USBD_StdDevReq+0x250>
 8006baa:	e6ee      	b.n	800698a <USBD_StdDevReq+0x2e>
    pdev->dev_remote_wakeup = 1U;
 8006bac:	22a9      	movs	r2, #169	@ 0xa9
 8006bae:	0092      	lsls	r2, r2, #2
 8006bb0:	50a3      	str	r3, [r4, r2]
    USBD_CtlSendStatus(pdev);
 8006bb2:	e718      	b.n	80069e6 <USBD_StdDevReq+0x8a>
  switch (pdev->dev_state)
 8006bb4:	23a7      	movs	r3, #167	@ 0xa7
 8006bb6:	009b      	lsls	r3, r3, #2
 8006bb8:	5ce3      	ldrb	r3, [r4, r3]
 8006bba:	3b01      	subs	r3, #1
 8006bbc:	2b02      	cmp	r3, #2
 8006bbe:	d900      	bls.n	8006bc2 <USBD_StdDevReq+0x266>
 8006bc0:	e6d9      	b.n	8006976 <USBD_StdDevReq+0x1a>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006bc2:	886b      	ldrh	r3, [r5, #2]
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	d000      	beq.n	8006bca <USBD_StdDevReq+0x26e>
 8006bc8:	e6df      	b.n	800698a <USBD_StdDevReq+0x2e>
        pdev->dev_remote_wakeup = 0U;
 8006bca:	23a9      	movs	r3, #169	@ 0xa9
 8006bcc:	2200      	movs	r2, #0
 8006bce:	009b      	lsls	r3, r3, #2
 8006bd0:	50e2      	str	r2, [r4, r3]
 8006bd2:	e708      	b.n	80069e6 <USBD_StdDevReq+0x8a>
 8006bd4:	0000029e 	.word	0x0000029e
 8006bd8:	200024bc 	.word	0x200024bc

08006bdc <USBD_StdItfReq>:
{
 8006bdc:	2360      	movs	r3, #96	@ 0x60
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006bde:	780a      	ldrb	r2, [r1, #0]
{
 8006be0:	b570      	push	{r4, r5, r6, lr}
 8006be2:	4013      	ands	r3, r2
 8006be4:	0004      	movs	r4, r0
 8006be6:	000d      	movs	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006be8:	0652      	lsls	r2, r2, #25
 8006bea:	d501      	bpl.n	8006bf0 <USBD_StdItfReq+0x14>
 8006bec:	2b40      	cmp	r3, #64	@ 0x40
 8006bee:	d119      	bne.n	8006c24 <USBD_StdItfReq+0x48>
      switch (pdev->dev_state)
 8006bf0:	23a7      	movs	r3, #167	@ 0xa7
 8006bf2:	009b      	lsls	r3, r3, #2
 8006bf4:	5ce3      	ldrb	r3, [r4, r3]
 8006bf6:	3b01      	subs	r3, #1
 8006bf8:	2b02      	cmp	r3, #2
 8006bfa:	d813      	bhi.n	8006c24 <USBD_StdItfReq+0x48>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006bfc:	792b      	ldrb	r3, [r5, #4]
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d810      	bhi.n	8006c24 <USBD_StdItfReq+0x48>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006c02:	23ad      	movs	r3, #173	@ 0xad
 8006c04:	009b      	lsls	r3, r3, #2
 8006c06:	58e3      	ldr	r3, [r4, r3]
 8006c08:	0029      	movs	r1, r5
 8006c0a:	689b      	ldr	r3, [r3, #8]
 8006c0c:	0020      	movs	r0, r4
 8006c0e:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006c10:	88eb      	ldrh	r3, [r5, #6]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d104      	bne.n	8006c20 <USBD_StdItfReq+0x44>
 8006c16:	2800      	cmp	r0, #0
 8006c18:	d102      	bne.n	8006c20 <USBD_StdItfReq+0x44>
              USBD_CtlSendStatus(pdev);
 8006c1a:	0020      	movs	r0, r4
 8006c1c:	f000 f903 	bl	8006e26 <USBD_CtlSendStatus>
}
 8006c20:	2000      	movs	r0, #0
 8006c22:	bd70      	pop	{r4, r5, r6, pc}
          USBD_CtlError(pdev, req);
 8006c24:	0020      	movs	r0, r4
 8006c26:	f7ff fe8e 	bl	8006946 <USBD_CtlError.constprop.0>
          break;
 8006c2a:	e7f9      	b.n	8006c20 <USBD_StdItfReq+0x44>

08006c2c <USBD_StdEPReq>:
{
 8006c2c:	b570      	push	{r4, r5, r6, lr}
 8006c2e:	0004      	movs	r4, r0
  ep_addr  = LOBYTE(req->wIndex);
 8006c30:	2060      	movs	r0, #96	@ 0x60
{
 8006c32:	000b      	movs	r3, r1
  ep_addr  = LOBYTE(req->wIndex);
 8006c34:	888a      	ldrh	r2, [r1, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006c36:	7809      	ldrb	r1, [r1, #0]
 8006c38:	4001      	ands	r1, r0
 8006c3a:	000d      	movs	r5, r1
 8006c3c:	1800      	adds	r0, r0, r0
 8006c3e:	3d20      	subs	r5, #32
 8006c40:	4205      	tst	r5, r0
 8006c42:	d005      	beq.n	8006c50 <USBD_StdEPReq+0x24>
 8006c44:	2900      	cmp	r1, #0
 8006c46:	d00c      	beq.n	8006c62 <USBD_StdEPReq+0x36>
              USBD_CtlError(pdev, req);
 8006c48:	0020      	movs	r0, r4
 8006c4a:	f7ff fe7c 	bl	8006946 <USBD_CtlError.constprop.0>
              break;
 8006c4e:	e006      	b.n	8006c5e <USBD_StdEPReq+0x32>
      pdev->pClass->Setup(pdev, req);
 8006c50:	22ad      	movs	r2, #173	@ 0xad
 8006c52:	0092      	lsls	r2, r2, #2
 8006c54:	58a2      	ldr	r2, [r4, r2]
 8006c56:	0019      	movs	r1, r3
 8006c58:	0020      	movs	r0, r4
 8006c5a:	6892      	ldr	r2, [r2, #8]
 8006c5c:	4790      	blx	r2
}
 8006c5e:	2000      	movs	r0, #0
 8006c60:	bd70      	pop	{r4, r5, r6, pc}
      switch (req->bRequest)
 8006c62:	7858      	ldrb	r0, [r3, #1]
  ep_addr  = LOBYTE(req->wIndex);
 8006c64:	b2d1      	uxtb	r1, r2
      switch (req->bRequest)
 8006c66:	2801      	cmp	r0, #1
 8006c68:	d038      	beq.n	8006cdc <USBD_StdEPReq+0xb0>
 8006c6a:	2803      	cmp	r0, #3
 8006c6c:	d020      	beq.n	8006cb0 <USBD_StdEPReq+0x84>
 8006c6e:	2800      	cmp	r0, #0
 8006c70:	d1ea      	bne.n	8006c48 <USBD_StdEPReq+0x1c>
          switch (pdev->dev_state)
 8006c72:	23a7      	movs	r3, #167	@ 0xa7
 8006c74:	009b      	lsls	r3, r3, #2
 8006c76:	5ce3      	ldrb	r3, [r4, r3]
 8006c78:	2b02      	cmp	r3, #2
 8006c7a:	d049      	beq.n	8006d10 <USBD_StdEPReq+0xe4>
 8006c7c:	2b03      	cmp	r3, #3
 8006c7e:	d1e3      	bne.n	8006c48 <USBD_StdEPReq+0x1c>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006c80:	230f      	movs	r3, #15
 8006c82:	2514      	movs	r5, #20
 8006c84:	400b      	ands	r3, r1
 8006c86:	436b      	muls	r3, r5
 8006c88:	18e3      	adds	r3, r4, r3
              if ((ep_addr & 0x80U) == 0x80U)
 8006c8a:	0612      	lsls	r2, r2, #24
 8006c8c:	d550      	bpl.n	8006d30 <USBD_StdEPReq+0x104>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006c8e:	699b      	ldr	r3, [r3, #24]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d0d9      	beq.n	8006c48 <USBD_StdEPReq+0x1c>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006c94:	237f      	movs	r3, #127	@ 0x7f
 8006c96:	400b      	ands	r3, r1
 8006c98:	3301      	adds	r3, #1
 8006c9a:	435d      	muls	r5, r3
 8006c9c:	1965      	adds	r5, r4, r5
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006c9e:	2980      	cmp	r1, #128	@ 0x80
 8006ca0:	d051      	beq.n	8006d46 <USBD_StdEPReq+0x11a>
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8006ca2:	0020      	movs	r0, r4
 8006ca4:	f000 fac6 	bl	8007234 <USBD_LL_IsStallEP>
 8006ca8:	2800      	cmp	r0, #0
 8006caa:	d051      	beq.n	8006d50 <USBD_StdEPReq+0x124>
                pep->status = 0x0001U;
 8006cac:	2301      	movs	r3, #1
 8006cae:	e04b      	b.n	8006d48 <USBD_StdEPReq+0x11c>
          switch (pdev->dev_state)
 8006cb0:	22a7      	movs	r2, #167	@ 0xa7
 8006cb2:	0092      	lsls	r2, r2, #2
 8006cb4:	5ca2      	ldrb	r2, [r4, r2]
 8006cb6:	2a02      	cmp	r2, #2
 8006cb8:	d020      	beq.n	8006cfc <USBD_StdEPReq+0xd0>
 8006cba:	2a03      	cmp	r2, #3
 8006cbc:	d1c4      	bne.n	8006c48 <USBD_StdEPReq+0x1c>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006cbe:	885a      	ldrh	r2, [r3, #2]
 8006cc0:	2a00      	cmp	r2, #0
 8006cc2:	d107      	bne.n	8006cd4 <USBD_StdEPReq+0xa8>
                if ((ep_addr != 0x00U) &&
 8006cc4:	064a      	lsls	r2, r1, #25
 8006cc6:	d005      	beq.n	8006cd4 <USBD_StdEPReq+0xa8>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006cc8:	88db      	ldrh	r3, [r3, #6]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d102      	bne.n	8006cd4 <USBD_StdEPReq+0xa8>
                  USBD_LL_StallEP(pdev, ep_addr);
 8006cce:	0020      	movs	r0, r4
 8006cd0:	f000 fa9e 	bl	8007210 <USBD_LL_StallEP>
              USBD_CtlSendStatus(pdev);
 8006cd4:	0020      	movs	r0, r4
 8006cd6:	f000 f8a6 	bl	8006e26 <USBD_CtlSendStatus>
              break;
 8006cda:	e7c0      	b.n	8006c5e <USBD_StdEPReq+0x32>
          switch (pdev->dev_state)
 8006cdc:	22a7      	movs	r2, #167	@ 0xa7
 8006cde:	0092      	lsls	r2, r2, #2
 8006ce0:	5ca2      	ldrb	r2, [r4, r2]
 8006ce2:	2a02      	cmp	r2, #2
 8006ce4:	d00a      	beq.n	8006cfc <USBD_StdEPReq+0xd0>
 8006ce6:	2a03      	cmp	r2, #3
 8006ce8:	d1ae      	bne.n	8006c48 <USBD_StdEPReq+0x1c>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006cea:	885b      	ldrh	r3, [r3, #2]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d1b6      	bne.n	8006c5e <USBD_StdEPReq+0x32>
                if ((ep_addr & 0x7FU) != 0x00U)
 8006cf0:	064b      	lsls	r3, r1, #25
 8006cf2:	d0ef      	beq.n	8006cd4 <USBD_StdEPReq+0xa8>
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8006cf4:	0020      	movs	r0, r4
 8006cf6:	f000 fa94 	bl	8007222 <USBD_LL_ClearStallEP>
 8006cfa:	e7eb      	b.n	8006cd4 <USBD_StdEPReq+0xa8>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006cfc:	064b      	lsls	r3, r1, #25
 8006cfe:	d0a3      	beq.n	8006c48 <USBD_StdEPReq+0x1c>
                USBD_LL_StallEP(pdev, ep_addr);
 8006d00:	0020      	movs	r0, r4
 8006d02:	f000 fa85 	bl	8007210 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8006d06:	2180      	movs	r1, #128	@ 0x80
 8006d08:	0020      	movs	r0, r4
 8006d0a:	f000 fa81 	bl	8007210 <USBD_LL_StallEP>
 8006d0e:	e7a6      	b.n	8006c5e <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006d10:	0649      	lsls	r1, r1, #25
 8006d12:	d199      	bne.n	8006c48 <USBD_StdEPReq+0x1c>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006d14:	0021      	movs	r1, r4
 8006d16:	3155      	adds	r1, #85	@ 0x55
 8006d18:	31ff      	adds	r1, #255	@ 0xff
 8006d1a:	0612      	lsls	r2, r2, #24
 8006d1c:	d501      	bpl.n	8006d22 <USBD_StdEPReq+0xf6>
 8006d1e:	3941      	subs	r1, #65	@ 0x41
 8006d20:	39ff      	subs	r1, #255	@ 0xff
              pep->status = 0x0000U;
 8006d22:	2300      	movs	r3, #0
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006d24:	2202      	movs	r2, #2
              pep->status = 0x0000U;
 8006d26:	600b      	str	r3, [r1, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006d28:	0020      	movs	r0, r4
 8006d2a:	f000 f84e 	bl	8006dca <USBD_CtlSendData>
              break;
 8006d2e:	e796      	b.n	8006c5e <USBD_StdEPReq+0x32>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006d30:	33fc      	adds	r3, #252	@ 0xfc
 8006d32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d100      	bne.n	8006d3a <USBD_StdEPReq+0x10e>
 8006d38:	e786      	b.n	8006c48 <USBD_StdEPReq+0x1c>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006d3a:	434d      	muls	r5, r1
 8006d3c:	3555      	adds	r5, #85	@ 0x55
 8006d3e:	35ff      	adds	r5, #255	@ 0xff
 8006d40:	1965      	adds	r5, r4, r5
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006d42:	2900      	cmp	r1, #0
 8006d44:	d1ad      	bne.n	8006ca2 <USBD_StdEPReq+0x76>
                pep->status = 0x0000U;
 8006d46:	2300      	movs	r3, #0
                pep->status = 0x0001U;
 8006d48:	602b      	str	r3, [r5, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006d4a:	2202      	movs	r2, #2
 8006d4c:	0029      	movs	r1, r5
 8006d4e:	e7eb      	b.n	8006d28 <USBD_StdEPReq+0xfc>
                pep->status = 0x0000U;
 8006d50:	6028      	str	r0, [r5, #0]
 8006d52:	e7fa      	b.n	8006d4a <USBD_StdEPReq+0x11e>

08006d54 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pdata);
 8006d54:	780b      	ldrb	r3, [r1, #0]
 8006d56:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8006d58:	784b      	ldrb	r3, [r1, #1]
 8006d5a:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8006d5c:	78cb      	ldrb	r3, [r1, #3]
 8006d5e:	788a      	ldrb	r2, [r1, #2]
 8006d60:	021b      	lsls	r3, r3, #8
 8006d62:	4313      	orrs	r3, r2
 8006d64:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8006d66:	794b      	ldrb	r3, [r1, #5]
 8006d68:	790a      	ldrb	r2, [r1, #4]
 8006d6a:	021b      	lsls	r3, r3, #8
 8006d6c:	4313      	orrs	r3, r2
 8006d6e:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8006d70:	79cb      	ldrb	r3, [r1, #7]
 8006d72:	798a      	ldrb	r2, [r1, #6]
 8006d74:	021b      	lsls	r3, r3, #8
 8006d76:	4313      	orrs	r3, r2
 8006d78:	80c3      	strh	r3, [r0, #6]
}
 8006d7a:	4770      	bx	lr

08006d7c <USBD_CtlError>:
{
 8006d7c:	b510      	push	{r4, lr}
 8006d7e:	0004      	movs	r4, r0
  USBD_LL_StallEP(pdev, 0x80U);
 8006d80:	2180      	movs	r1, #128	@ 0x80
 8006d82:	f000 fa45 	bl	8007210 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8006d86:	2100      	movs	r1, #0
 8006d88:	0020      	movs	r0, r4
 8006d8a:	f000 fa41 	bl	8007210 <USBD_LL_StallEP>
}
 8006d8e:	bd10      	pop	{r4, pc}

08006d90 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006d90:	b570      	push	{r4, r5, r6, lr}
 8006d92:	0004      	movs	r4, r0
 8006d94:	000d      	movs	r5, r1
 8006d96:	0016      	movs	r6, r2
  uint8_t idx = 0U;

  if (desc != NULL)
 8006d98:	2800      	cmp	r0, #0
 8006d9a:	d00d      	beq.n	8006db8 <USBD_GetString+0x28>
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;

  while (*buf != '\0')
 8006d9c:	f7f9 f9be 	bl	800011c <strlen>
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8006da0:	b2c3      	uxtb	r3, r0
 8006da2:	3301      	adds	r3, #1
 8006da4:	005b      	lsls	r3, r3, #1
 8006da6:	8033      	strh	r3, [r6, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8006da8:	702b      	strb	r3, [r5, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8006daa:	2303      	movs	r3, #3
      unicode[idx++] =  0U;
 8006dac:	2000      	movs	r0, #0
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8006dae:	706b      	strb	r3, [r5, #1]
 8006db0:	3b01      	subs	r3, #1
    while (*desc != '\0')
 8006db2:	7821      	ldrb	r1, [r4, #0]
 8006db4:	2900      	cmp	r1, #0
 8006db6:	d100      	bne.n	8006dba <USBD_GetString+0x2a>
}
 8006db8:	bd70      	pop	{r4, r5, r6, pc}
      unicode[idx++] = *desc++;
 8006dba:	1c5a      	adds	r2, r3, #1
 8006dbc:	54e9      	strb	r1, [r5, r3]
 8006dbe:	b2d2      	uxtb	r2, r2
      unicode[idx++] =  0U;
 8006dc0:	3302      	adds	r3, #2
      unicode[idx++] = *desc++;
 8006dc2:	3401      	adds	r4, #1
      unicode[idx++] =  0U;
 8006dc4:	b2db      	uxtb	r3, r3
 8006dc6:	54a8      	strb	r0, [r5, r2]
 8006dc8:	e7f3      	b.n	8006db2 <USBD_GetString+0x22>

08006dca <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8006dca:	0013      	movs	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006dcc:	22a5      	movs	r2, #165	@ 0xa5
{
 8006dce:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006dd0:	2402      	movs	r4, #2
 8006dd2:	0092      	lsls	r2, r2, #2
 8006dd4:	5084      	str	r4, [r0, r2]
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length   = len;

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006dd6:	000a      	movs	r2, r1
  pdev->ep_in[0].total_length = len;
 8006dd8:	61c3      	str	r3, [r0, #28]
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006dda:	2100      	movs	r1, #0
  pdev->ep_in[0].rem_length   = len;
 8006ddc:	6203      	str	r3, [r0, #32]
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006dde:	f000 fa45 	bl	800726c <USBD_LL_Transmit>

  return USBD_OK;
}
 8006de2:	2000      	movs	r0, #0
 8006de4:	bd10      	pop	{r4, pc}

08006de6 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8006de6:	b510      	push	{r4, lr}
 8006de8:	0013      	movs	r3, r2
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006dea:	000a      	movs	r2, r1
 8006dec:	2100      	movs	r1, #0
 8006dee:	f000 fa3d 	bl	800726c <USBD_LL_Transmit>

  return USBD_OK;
}
 8006df2:	2000      	movs	r0, #0
 8006df4:	bd10      	pop	{r4, pc}

08006df6 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8006df6:	0013      	movs	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006df8:	22a5      	movs	r2, #165	@ 0xa5
{
 8006dfa:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006dfc:	2403      	movs	r4, #3
 8006dfe:	0092      	lsls	r2, r2, #2
 8006e00:	5084      	str	r4, [r0, r2]
  pdev->ep_out[0].total_length = len;
 8006e02:	0002      	movs	r2, r0
 8006e04:	32fc      	adds	r2, #252	@ 0xfc
 8006e06:	6613      	str	r3, [r2, #96]	@ 0x60
  pdev->ep_out[0].rem_length   = len;
 8006e08:	6653      	str	r3, [r2, #100]	@ 0x64

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006e0a:	000a      	movs	r2, r1
 8006e0c:	2100      	movs	r1, #0
 8006e0e:	f000 fa36 	bl	800727e <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8006e12:	2000      	movs	r0, #0
 8006e14:	bd10      	pop	{r4, pc}

08006e16 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8006e16:	b510      	push	{r4, lr}
 8006e18:	0013      	movs	r3, r2
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006e1a:	000a      	movs	r2, r1
 8006e1c:	2100      	movs	r1, #0
 8006e1e:	f000 fa2e 	bl	800727e <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8006e22:	2000      	movs	r0, #0
 8006e24:	bd10      	pop	{r4, pc}

08006e26 <USBD_CtlSendStatus>:
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006e26:	23a5      	movs	r3, #165	@ 0xa5
 8006e28:	2204      	movs	r2, #4
 8006e2a:	009b      	lsls	r3, r3, #2
{
 8006e2c:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006e2e:	50c2      	str	r2, [r0, r3]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006e30:	2300      	movs	r3, #0
 8006e32:	001a      	movs	r2, r3
 8006e34:	0019      	movs	r1, r3
 8006e36:	f000 fa19 	bl	800726c <USBD_LL_Transmit>

  return USBD_OK;
}
 8006e3a:	2000      	movs	r0, #0
 8006e3c:	bd10      	pop	{r4, pc}

08006e3e <USBD_CtlReceiveStatus>:
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006e3e:	23a5      	movs	r3, #165	@ 0xa5
 8006e40:	2205      	movs	r2, #5
 8006e42:	009b      	lsls	r3, r3, #2
{
 8006e44:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006e46:	50c2      	str	r2, [r0, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006e48:	2300      	movs	r3, #0
 8006e4a:	001a      	movs	r2, r3
 8006e4c:	0019      	movs	r1, r3
 8006e4e:	f000 fa16 	bl	800727e <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8006e52:	2000      	movs	r0, #0
 8006e54:	bd10      	pop	{r4, pc}
	...

08006e58 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8006e58:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8006e5a:	4c11      	ldr	r4, [pc, #68]	@ (8006ea0 <MX_USB_DEVICE_Init+0x48>)
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	0020      	movs	r0, r4
 8006e60:	4910      	ldr	r1, [pc, #64]	@ (8006ea4 <MX_USB_DEVICE_Init+0x4c>)
 8006e62:	f7ff fc05 	bl	8006670 <USBD_Init>
 8006e66:	2800      	cmp	r0, #0
 8006e68:	d001      	beq.n	8006e6e <MX_USB_DEVICE_Init+0x16>
  {
    Error_Handler();
 8006e6a:	f7fa fe51 	bl	8001b10 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8006e6e:	0020      	movs	r0, r4
 8006e70:	490d      	ldr	r1, [pc, #52]	@ (8006ea8 <MX_USB_DEVICE_Init+0x50>)
 8006e72:	f7ff fc17 	bl	80066a4 <USBD_RegisterClass>
 8006e76:	2800      	cmp	r0, #0
 8006e78:	d001      	beq.n	8006e7e <MX_USB_DEVICE_Init+0x26>
  {
    Error_Handler();
 8006e7a:	f7fa fe49 	bl	8001b10 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8006e7e:	0020      	movs	r0, r4
 8006e80:	490a      	ldr	r1, [pc, #40]	@ (8006eac <MX_USB_DEVICE_Init+0x54>)
 8006e82:	f7ff fba7 	bl	80065d4 <USBD_CDC_RegisterInterface>
 8006e86:	2800      	cmp	r0, #0
 8006e88:	d001      	beq.n	8006e8e <MX_USB_DEVICE_Init+0x36>
  {
    Error_Handler();
 8006e8a:	f7fa fe41 	bl	8001b10 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8006e8e:	0020      	movs	r0, r4
 8006e90:	f7ff fc11 	bl	80066b6 <USBD_Start>
 8006e94:	2800      	cmp	r0, #0
 8006e96:	d001      	beq.n	8006e9c <MX_USB_DEVICE_Init+0x44>
  {
    Error_Handler();
 8006e98:	f7fa fe3a 	bl	8001b10 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006e9c:	bd10      	pop	{r4, pc}
 8006e9e:	46c0      	nop			@ (mov r8, r8)
 8006ea0:	200024c0 	.word	0x200024c0
 8006ea4:	2000017c 	.word	0x2000017c
 8006ea8:	200000f4 	.word	0x200000f4
 8006eac:	20000138 	.word	0x20000138

08006eb0 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
  /* USER CODE END 4 */
}
 8006eb0:	2000      	movs	r0, #0
 8006eb2:	4770      	bx	lr

08006eb4 <CDC_Control_FS>:
			break;
	}

	return (USBD_OK);
  /* USER CODE END 5 */
}
 8006eb4:	2000      	movs	r0, #0
 8006eb6:	4770      	bx	lr

08006eb8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8006eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eba:	000f      	movs	r7, r1
 8006ebc:	0004      	movs	r4, r0
  /* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8006ebe:	4d0f      	ldr	r5, [pc, #60]	@ (8006efc <CDC_Receive_FS+0x44>)
 8006ec0:	0001      	movs	r1, r0
 8006ec2:	0028      	movs	r0, r5
 8006ec4:	f7ff fb9a 	bl	80065fc <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8006ec8:	0028      	movs	r0, r5
 8006eca:	f7ff fbba 	bl	8006642 <USBD_CDC_ReceivePacket>

	memset(buffer, '\0', 64);  // clear the buffer
 8006ece:	4e0c      	ldr	r6, [pc, #48]	@ (8006f00 <CDC_Receive_FS+0x48>)
 8006ed0:	2240      	movs	r2, #64	@ 0x40
 8006ed2:	0030      	movs	r0, r6
 8006ed4:	2100      	movs	r1, #0
 8006ed6:	f000 fbb7 	bl	8007648 <memset>
	uint8_t len = (uint8_t) *Len;
	memcpy(buffer, Buf, len);  // copy the data to the buffer
 8006eda:	683d      	ldr	r5, [r7, #0]
 8006edc:	0021      	movs	r1, r4
 8006ede:	b2ed      	uxtb	r5, r5
 8006ee0:	002a      	movs	r2, r5
 8006ee2:	0030      	movs	r0, r6
 8006ee4:	f000 fc9b 	bl	800781e <memcpy>
	memset(Buf, '\0', len);   // clear the Buf also
 8006ee8:	002a      	movs	r2, r5
 8006eea:	2100      	movs	r1, #0
 8006eec:	0020      	movs	r0, r4
 8006eee:	f000 fbab 	bl	8007648 <memset>
	commandRecieved = TRUE;
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	4b03      	ldr	r3, [pc, #12]	@ (8006f04 <CDC_Receive_FS+0x4c>)

	return (USBD_OK);
  /* USER CODE END 6 */
}
 8006ef6:	2000      	movs	r0, #0
	commandRecieved = TRUE;
 8006ef8:	701a      	strb	r2, [r3, #0]
}
 8006efa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006efc:	200024c0 	.word	0x200024c0
 8006f00:	20002474 	.word	0x20002474
 8006f04:	20002182 	.word	0x20002182

08006f08 <CDC_Init_FS>:
{
 8006f08:	b510      	push	{r4, lr}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006f0a:	4c06      	ldr	r4, [pc, #24]	@ (8006f24 <CDC_Init_FS+0x1c>)
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	0020      	movs	r0, r4
 8006f10:	4905      	ldr	r1, [pc, #20]	@ (8006f28 <CDC_Init_FS+0x20>)
 8006f12:	f7ff fb68 	bl	80065e6 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8006f16:	0020      	movs	r0, r4
 8006f18:	4904      	ldr	r1, [pc, #16]	@ (8006f2c <CDC_Init_FS+0x24>)
 8006f1a:	f7ff fb6f 	bl	80065fc <USBD_CDC_SetRxBuffer>
}
 8006f1e:	2000      	movs	r0, #0
 8006f20:	bd10      	pop	{r4, pc}
 8006f22:	46c0      	nop			@ (mov r8, r8)
 8006f24:	200024c0 	.word	0x200024c0
 8006f28:	20002784 	.word	0x20002784
 8006f2c:	20002b84 	.word	0x20002b84

08006f30 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8006f30:	000a      	movs	r2, r1
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
 8006f32:	21ae      	movs	r1, #174	@ 0xae
{
 8006f34:	b510      	push	{r4, lr}
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
 8006f36:	4c08      	ldr	r4, [pc, #32]	@ (8006f58 <CDC_Transmit_FS+0x28>)
 8006f38:	0089      	lsls	r1, r1, #2
{
 8006f3a:	0003      	movs	r3, r0
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
 8006f3c:	5860      	ldr	r0, [r4, r1]
	if (hcdc->TxState != 0) {
 8006f3e:	39a4      	subs	r1, #164	@ 0xa4
 8006f40:	5841      	ldr	r1, [r0, r1]
		return USBD_BUSY;
 8006f42:	2001      	movs	r0, #1
	if (hcdc->TxState != 0) {
 8006f44:	2900      	cmp	r1, #0
 8006f46:	d106      	bne.n	8006f56 <CDC_Transmit_FS+0x26>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8006f48:	0019      	movs	r1, r3
 8006f4a:	0020      	movs	r0, r4
 8006f4c:	f7ff fb4b 	bl	80065e6 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8006f50:	0020      	movs	r0, r4
 8006f52:	f7ff fb5a 	bl	800660a <USBD_CDC_TransmitPacket>
  /* USER CODE END 7 */
  return result;
}
 8006f56:	bd10      	pop	{r4, pc}
 8006f58:	200024c0 	.word	0x200024c0

08006f5c <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8006f5c:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
 8006f5e:	4801      	ldr	r0, [pc, #4]	@ (8006f64 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 8006f60:	800b      	strh	r3, [r1, #0]
}
 8006f62:	4770      	bx	lr
 8006f64:	20000168 	.word	0x20000168

08006f68 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8006f68:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
 8006f6a:	4801      	ldr	r0, [pc, #4]	@ (8006f70 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 8006f6c:	800b      	strh	r3, [r1, #0]
}
 8006f6e:	4770      	bx	lr
 8006f70:	20000164 	.word	0x20000164

08006f74 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8006f74:	b570      	push	{r4, r5, r6, lr}
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 8006f76:	2600      	movs	r6, #0
 8006f78:	0052      	lsls	r2, r2, #1
 8006f7a:	188a      	adds	r2, r1, r2
    if (((value >> 28)) < 0xA)
 8006f7c:	0f05      	lsrs	r5, r0, #28
      pbuf[2 * idx] = (value >> 28) + '0';
 8006f7e:	b2ec      	uxtb	r4, r5
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8006f80:	0023      	movs	r3, r4
 8006f82:	3337      	adds	r3, #55	@ 0x37
    if (((value >> 28)) < 0xA)
 8006f84:	2d09      	cmp	r5, #9
 8006f86:	d800      	bhi.n	8006f8a <IntToUnicode+0x16>
      pbuf[2 * idx] = (value >> 28) + '0';
 8006f88:	3b07      	subs	r3, #7
 8006f8a:	700b      	strb	r3, [r1, #0]
    pbuf[2 * idx + 1] = 0;
 8006f8c:	704e      	strb	r6, [r1, #1]
  for (idx = 0; idx < len; idx++)
 8006f8e:	3102      	adds	r1, #2
    value = value << 4;
 8006f90:	0100      	lsls	r0, r0, #4
  for (idx = 0; idx < len; idx++)
 8006f92:	428a      	cmp	r2, r1
 8006f94:	d1f2      	bne.n	8006f7c <IntToUnicode+0x8>
  }
}
 8006f96:	bd70      	pop	{r4, r5, r6, pc}

08006f98 <USBD_FS_SerialStrDescriptor>:
  *length = USB_SIZ_STRING_SERIAL;
 8006f98:	231a      	movs	r3, #26
{
 8006f9a:	b510      	push	{r4, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8006f9c:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8006f9e:	4b0a      	ldr	r3, [pc, #40]	@ (8006fc8 <USBD_FS_SerialStrDescriptor+0x30>)
 8006fa0:	6818      	ldr	r0, [r3, #0]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8006fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8006fcc <USBD_FS_SerialStrDescriptor+0x34>)
  deviceserial0 += deviceserial2;
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	18c0      	adds	r0, r0, r3
  if (deviceserial0 != 0)
 8006fa8:	2800      	cmp	r0, #0
 8006faa:	d00a      	beq.n	8006fc2 <USBD_FS_SerialStrDescriptor+0x2a>
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8006fac:	4b08      	ldr	r3, [pc, #32]	@ (8006fd0 <USBD_FS_SerialStrDescriptor+0x38>)
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8006fae:	2208      	movs	r2, #8
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8006fb0:	681c      	ldr	r4, [r3, #0]
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8006fb2:	4908      	ldr	r1, [pc, #32]	@ (8006fd4 <USBD_FS_SerialStrDescriptor+0x3c>)
 8006fb4:	f7ff ffde 	bl	8006f74 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8006fb8:	2204      	movs	r2, #4
 8006fba:	0020      	movs	r0, r4
 8006fbc:	4906      	ldr	r1, [pc, #24]	@ (8006fd8 <USBD_FS_SerialStrDescriptor+0x40>)
 8006fbe:	f7ff ffd9 	bl	8006f74 <IntToUnicode>
  return (uint8_t *) USBD_StringSerial;
 8006fc2:	4806      	ldr	r0, [pc, #24]	@ (8006fdc <USBD_FS_SerialStrDescriptor+0x44>)
}
 8006fc4:	bd10      	pop	{r4, pc}
 8006fc6:	46c0      	nop			@ (mov r8, r8)
 8006fc8:	1ffff7ac 	.word	0x1ffff7ac
 8006fcc:	1ffff7b4 	.word	0x1ffff7b4
 8006fd0:	1ffff7b0 	.word	0x1ffff7b0
 8006fd4:	2000014a 	.word	0x2000014a
 8006fd8:	2000015a 	.word	0x2000015a
 8006fdc:	20000148 	.word	0x20000148

08006fe0 <USBD_FS_ManufacturerStrDescriptor>:
{
 8006fe0:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8006fe2:	4c04      	ldr	r4, [pc, #16]	@ (8006ff4 <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 8006fe4:	000a      	movs	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8006fe6:	0021      	movs	r1, r4
 8006fe8:	4803      	ldr	r0, [pc, #12]	@ (8006ff8 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8006fea:	f7ff fed1 	bl	8006d90 <USBD_GetString>
}
 8006fee:	0020      	movs	r0, r4
 8006ff0:	bd10      	pop	{r4, pc}
 8006ff2:	46c0      	nop			@ (mov r8, r8)
 8006ff4:	20002f84 	.word	0x20002f84
 8006ff8:	080089b7 	.word	0x080089b7

08006ffc <USBD_FS_ProductStrDescriptor>:
{
 8006ffc:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006ffe:	4c04      	ldr	r4, [pc, #16]	@ (8007010 <USBD_FS_ProductStrDescriptor+0x14>)
{
 8007000:	000a      	movs	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007002:	0021      	movs	r1, r4
 8007004:	4803      	ldr	r0, [pc, #12]	@ (8007014 <USBD_FS_ProductStrDescriptor+0x18>)
 8007006:	f7ff fec3 	bl	8006d90 <USBD_GetString>
}
 800700a:	0020      	movs	r0, r4
 800700c:	bd10      	pop	{r4, pc}
 800700e:	46c0      	nop			@ (mov r8, r8)
 8007010:	20002f84 	.word	0x20002f84
 8007014:	080089ca 	.word	0x080089ca

08007018 <USBD_FS_ConfigStrDescriptor>:
{
 8007018:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800701a:	4c04      	ldr	r4, [pc, #16]	@ (800702c <USBD_FS_ConfigStrDescriptor+0x14>)
{
 800701c:	000a      	movs	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800701e:	0021      	movs	r1, r4
 8007020:	4803      	ldr	r0, [pc, #12]	@ (8007030 <USBD_FS_ConfigStrDescriptor+0x18>)
 8007022:	f7ff feb5 	bl	8006d90 <USBD_GetString>
}
 8007026:	0020      	movs	r0, r4
 8007028:	bd10      	pop	{r4, pc}
 800702a:	46c0      	nop			@ (mov r8, r8)
 800702c:	20002f84 	.word	0x20002f84
 8007030:	080089e0 	.word	0x080089e0

08007034 <USBD_FS_InterfaceStrDescriptor>:
{
 8007034:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007036:	4c04      	ldr	r4, [pc, #16]	@ (8007048 <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 8007038:	000a      	movs	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800703a:	0021      	movs	r1, r4
 800703c:	4803      	ldr	r0, [pc, #12]	@ (800704c <USBD_FS_InterfaceStrDescriptor+0x18>)
 800703e:	f7ff fea7 	bl	8006d90 <USBD_GetString>
}
 8007042:	0020      	movs	r0, r4
 8007044:	bd10      	pop	{r4, pc}
 8007046:	46c0      	nop			@ (mov r8, r8)
 8007048:	20002f84 	.word	0x20002f84
 800704c:	080089eb 	.word	0x080089eb

08007050 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8007050:	2800      	cmp	r0, #0
 8007052:	d003      	beq.n	800705c <USBD_Get_USB_Status+0xc>
 8007054:	3802      	subs	r0, #2
 8007056:	1e43      	subs	r3, r0, #1
 8007058:	4198      	sbcs	r0, r3
 800705a:	3001      	adds	r0, #1
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 800705c:	4770      	bx	lr
	...

08007060 <HAL_PCD_MspInit>:
{
 8007060:	b507      	push	{r0, r1, r2, lr}
  if(pcdHandle->Instance==USB)
 8007062:	4b0b      	ldr	r3, [pc, #44]	@ (8007090 <HAL_PCD_MspInit+0x30>)
 8007064:	6802      	ldr	r2, [r0, #0]
 8007066:	429a      	cmp	r2, r3
 8007068:	d111      	bne.n	800708e <HAL_PCD_MspInit+0x2e>
    __HAL_RCC_USB_CLK_ENABLE();
 800706a:	2180      	movs	r1, #128	@ 0x80
 800706c:	4b09      	ldr	r3, [pc, #36]	@ (8007094 <HAL_PCD_MspInit+0x34>)
 800706e:	0409      	lsls	r1, r1, #16
 8007070:	69da      	ldr	r2, [r3, #28]
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8007072:	201f      	movs	r0, #31
    __HAL_RCC_USB_CLK_ENABLE();
 8007074:	430a      	orrs	r2, r1
 8007076:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8007078:	2200      	movs	r2, #0
    __HAL_RCC_USB_CLK_ENABLE();
 800707a:	69db      	ldr	r3, [r3, #28]
 800707c:	400b      	ands	r3, r1
 800707e:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8007080:	0011      	movs	r1, r2
    __HAL_RCC_USB_CLK_ENABLE();
 8007082:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8007084:	f7fc f9fc 	bl	8003480 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8007088:	201f      	movs	r0, #31
 800708a:	f7fc fa23 	bl	80034d4 <HAL_NVIC_EnableIRQ>
}
 800708e:	bd07      	pop	{r0, r1, r2, pc}
 8007090:	40005c00 	.word	0x40005c00
 8007094:	40021000 	.word	0x40021000

08007098 <HAL_PCD_SetupStageCallback>:
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007098:	23a6      	movs	r3, #166	@ 0xa6
{
 800709a:	b510      	push	{r4, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800709c:	009b      	lsls	r3, r3, #2
 800709e:	18c1      	adds	r1, r0, r3
 80070a0:	3340      	adds	r3, #64	@ 0x40
 80070a2:	58c0      	ldr	r0, [r0, r3]
 80070a4:	f7ff fb22 	bl	80066ec <USBD_LL_SetupStage>
}
 80070a8:	bd10      	pop	{r4, pc}

080070aa <HAL_PCD_DataOutStageCallback>:
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80070aa:	2328      	movs	r3, #40	@ 0x28
 80070ac:	434b      	muls	r3, r1
 80070ae:	18c3      	adds	r3, r0, r3
 80070b0:	33fc      	adds	r3, #252	@ 0xfc
 80070b2:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80070b4:	23b6      	movs	r3, #182	@ 0xb6
{
 80070b6:	b510      	push	{r4, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80070b8:	009b      	lsls	r3, r3, #2
 80070ba:	58c0      	ldr	r0, [r0, r3]
 80070bc:	f7ff fb48 	bl	8006750 <USBD_LL_DataOutStage>
}
 80070c0:	bd10      	pop	{r4, pc}

080070c2 <HAL_PCD_DataInStageCallback>:
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80070c2:	2328      	movs	r3, #40	@ 0x28
 80070c4:	434b      	muls	r3, r1
 80070c6:	18c3      	adds	r3, r0, r3
 80070c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80070ca:	23b6      	movs	r3, #182	@ 0xb6
{
 80070cc:	b510      	push	{r4, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80070ce:	009b      	lsls	r3, r3, #2
 80070d0:	58c0      	ldr	r0, [r0, r3]
 80070d2:	f7ff fb80 	bl	80067d6 <USBD_LL_DataInStage>
}
 80070d6:	bd10      	pop	{r4, pc}

080070d8 <HAL_PCD_SOFCallback>:
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80070d8:	23b6      	movs	r3, #182	@ 0xb6
{
 80070da:	b510      	push	{r4, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80070dc:	009b      	lsls	r3, r3, #2
 80070de:	58c0      	ldr	r0, [r0, r3]
 80070e0:	f7ff fc22 	bl	8006928 <USBD_LL_SOF>
}
 80070e4:	bd10      	pop	{r4, pc}

080070e6 <HAL_PCD_ResetCallback>:
{
 80070e6:	b570      	push	{r4, r5, r6, lr}
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80070e8:	7943      	ldrb	r3, [r0, #5]
{
 80070ea:	0004      	movs	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80070ec:	2b02      	cmp	r3, #2
 80070ee:	d001      	beq.n	80070f4 <HAL_PCD_ResetCallback+0xe>
    Error_Handler();
 80070f0:	f7fa fd0e 	bl	8001b10 <Error_Handler>
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80070f4:	25b6      	movs	r5, #182	@ 0xb6
 80070f6:	00ad      	lsls	r5, r5, #2
 80070f8:	2101      	movs	r1, #1
 80070fa:	5960      	ldr	r0, [r4, r5]
 80070fc:	f7ff fbf9 	bl	80068f2 <USBD_LL_SetSpeed>
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007100:	5960      	ldr	r0, [r4, r5]
 8007102:	f7ff fbcc 	bl	800689e <USBD_LL_Reset>
}
 8007106:	bd70      	pop	{r4, r5, r6, pc}

08007108 <HAL_PCD_SuspendCallback>:
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007108:	23b6      	movs	r3, #182	@ 0xb6
{
 800710a:	b510      	push	{r4, lr}
 800710c:	0004      	movs	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800710e:	009b      	lsls	r3, r3, #2
 8007110:	58c0      	ldr	r0, [r0, r3]
 8007112:	f7ff fbf1 	bl	80068f8 <USBD_LL_Suspend>
  if (hpcd->Init.low_power_enable)
 8007116:	7a63      	ldrb	r3, [r4, #9]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d004      	beq.n	8007126 <HAL_PCD_SuspendCallback+0x1e>
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800711c:	2306      	movs	r3, #6
 800711e:	4a02      	ldr	r2, [pc, #8]	@ (8007128 <HAL_PCD_SuspendCallback+0x20>)
 8007120:	6911      	ldr	r1, [r2, #16]
 8007122:	430b      	orrs	r3, r1
 8007124:	6113      	str	r3, [r2, #16]
}
 8007126:	bd10      	pop	{r4, pc}
 8007128:	e000ed00 	.word	0xe000ed00

0800712c <HAL_PCD_ResumeCallback>:
{
 800712c:	b510      	push	{r4, lr}
  if (hpcd->Init.low_power_enable)
 800712e:	7a43      	ldrb	r3, [r0, #9]
{
 8007130:	0004      	movs	r4, r0
  if (hpcd->Init.low_power_enable)
 8007132:	2b00      	cmp	r3, #0
 8007134:	d006      	beq.n	8007144 <HAL_PCD_ResumeCallback+0x18>
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007136:	2106      	movs	r1, #6
 8007138:	4a05      	ldr	r2, [pc, #20]	@ (8007150 <HAL_PCD_ResumeCallback+0x24>)
 800713a:	6913      	ldr	r3, [r2, #16]
 800713c:	438b      	bics	r3, r1
 800713e:	6113      	str	r3, [r2, #16]
  SystemClock_Config();
 8007140:	f7fa f8a4 	bl	800128c <SystemClock_Config>
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007144:	23b6      	movs	r3, #182	@ 0xb6
 8007146:	009b      	lsls	r3, r3, #2
 8007148:	58e0      	ldr	r0, [r4, r3]
 800714a:	f7ff fbe1 	bl	8006910 <USBD_LL_Resume>
}
 800714e:	bd10      	pop	{r4, pc}
 8007150:	e000ed00 	.word	0xe000ed00

08007154 <USBD_LL_Init>:
  hpcd_USB_FS.pData = pdev;
 8007154:	23b6      	movs	r3, #182	@ 0xb6
{
 8007156:	b570      	push	{r4, r5, r6, lr}
 8007158:	0004      	movs	r4, r0
  hpcd_USB_FS.pData = pdev;
 800715a:	481c      	ldr	r0, [pc, #112]	@ (80071cc <USBD_LL_Init+0x78>)
 800715c:	009b      	lsls	r3, r3, #2
 800715e:	50c4      	str	r4, [r0, r3]
  hpcd_USB_FS.Instance = USB;
 8007160:	4b1b      	ldr	r3, [pc, #108]	@ (80071d0 <USBD_LL_Init+0x7c>)
  pdev->pData = &hpcd_USB_FS;
 8007162:	25b0      	movs	r5, #176	@ 0xb0
  hpcd_USB_FS.Instance = USB;
 8007164:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8007166:	2382      	movs	r3, #130	@ 0x82
 8007168:	009b      	lsls	r3, r3, #2
 800716a:	8083      	strh	r3, [r0, #4]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800716c:	2302      	movs	r3, #2
 800716e:	71c3      	strb	r3, [r0, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8007170:	2300      	movs	r3, #0
  pdev->pData = &hpcd_USB_FS;
 8007172:	00ad      	lsls	r5, r5, #2
 8007174:	5160      	str	r0, [r4, r5]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8007176:	7243      	strb	r3, [r0, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8007178:	8143      	strh	r3, [r0, #10]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800717a:	f7fc ff21 	bl	8003fc0 <HAL_PCD_Init>
 800717e:	2800      	cmp	r0, #0
 8007180:	d001      	beq.n	8007186 <USBD_LL_Init+0x32>
    Error_Handler( );
 8007182:	f7fa fcc5 	bl	8001b10 <Error_Handler>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8007186:	2200      	movs	r2, #0
 8007188:	5960      	ldr	r0, [r4, r5]
 800718a:	0011      	movs	r1, r2
 800718c:	2318      	movs	r3, #24
 800718e:	f7fd fd56 	bl	8004c3e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8007192:	5960      	ldr	r0, [r4, r5]
 8007194:	2358      	movs	r3, #88	@ 0x58
 8007196:	2200      	movs	r2, #0
 8007198:	2180      	movs	r1, #128	@ 0x80
 800719a:	f7fd fd50 	bl	8004c3e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800719e:	5960      	ldr	r0, [r4, r5]
 80071a0:	23c0      	movs	r3, #192	@ 0xc0
 80071a2:	2200      	movs	r2, #0
 80071a4:	2181      	movs	r1, #129	@ 0x81
 80071a6:	f7fd fd4a 	bl	8004c3e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80071aa:	2388      	movs	r3, #136	@ 0x88
 80071ac:	5960      	ldr	r0, [r4, r5]
 80071ae:	2200      	movs	r2, #0
 80071b0:	2101      	movs	r1, #1
 80071b2:	005b      	lsls	r3, r3, #1
 80071b4:	f7fd fd43 	bl	8004c3e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80071b8:	2380      	movs	r3, #128	@ 0x80
 80071ba:	5960      	ldr	r0, [r4, r5]
 80071bc:	2200      	movs	r2, #0
 80071be:	2182      	movs	r1, #130	@ 0x82
 80071c0:	005b      	lsls	r3, r3, #1
 80071c2:	f7fd fd3c 	bl	8004c3e <HAL_PCDEx_PMAConfig>
}
 80071c6:	2000      	movs	r0, #0
 80071c8:	bd70      	pop	{r4, r5, r6, pc}
 80071ca:	46c0      	nop			@ (mov r8, r8)
 80071cc:	200033a4 	.word	0x200033a4
 80071d0:	40005c00 	.word	0x40005c00

080071d4 <USBD_LL_Start>:
  hal_status = HAL_PCD_Start(pdev->pData);
 80071d4:	23b0      	movs	r3, #176	@ 0xb0
{
 80071d6:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 80071d8:	009b      	lsls	r3, r3, #2
 80071da:	58c0      	ldr	r0, [r0, r3]
 80071dc:	f7fc ff3c 	bl	8004058 <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80071e0:	f7ff ff36 	bl	8007050 <USBD_Get_USB_Status>
}
 80071e4:	bd10      	pop	{r4, pc}

080071e6 <USBD_LL_OpenEP>:
{
 80071e6:	b510      	push	{r4, lr}
 80071e8:	0014      	movs	r4, r2
 80071ea:	001a      	movs	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80071ec:	0023      	movs	r3, r4
 80071ee:	24b0      	movs	r4, #176	@ 0xb0
 80071f0:	00a4      	lsls	r4, r4, #2
 80071f2:	5900      	ldr	r0, [r0, r4]
 80071f4:	f7fd fc3a 	bl	8004a6c <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80071f8:	f7ff ff2a 	bl	8007050 <USBD_Get_USB_Status>
}
 80071fc:	bd10      	pop	{r4, pc}

080071fe <USBD_LL_CloseEP>:
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80071fe:	23b0      	movs	r3, #176	@ 0xb0
{
 8007200:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007202:	009b      	lsls	r3, r3, #2
 8007204:	58c0      	ldr	r0, [r0, r3]
 8007206:	f7fd fc5d 	bl	8004ac4 <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800720a:	f7ff ff21 	bl	8007050 <USBD_Get_USB_Status>
}
 800720e:	bd10      	pop	{r4, pc}

08007210 <USBD_LL_StallEP>:
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007210:	23b0      	movs	r3, #176	@ 0xb0
{
 8007212:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007214:	009b      	lsls	r3, r3, #2
 8007216:	58c0      	ldr	r0, [r0, r3]
 8007218:	f7fd fcb5 	bl	8004b86 <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800721c:	f7ff ff18 	bl	8007050 <USBD_Get_USB_Status>
}
 8007220:	bd10      	pop	{r4, pc}

08007222 <USBD_LL_ClearStallEP>:
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007222:	23b0      	movs	r3, #176	@ 0xb0
{
 8007224:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007226:	009b      	lsls	r3, r3, #2
 8007228:	58c0      	ldr	r0, [r0, r3]
 800722a:	f7fd fcda 	bl	8004be2 <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800722e:	f7ff ff0f 	bl	8007050 <USBD_Get_USB_Status>
}
 8007232:	bd10      	pop	{r4, pc}

08007234 <USBD_LL_IsStallEP>:
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007234:	23b0      	movs	r3, #176	@ 0xb0
 8007236:	009b      	lsls	r3, r3, #2
 8007238:	58c3      	ldr	r3, [r0, r3]
  if((ep_addr & 0x80) == 0x80)
 800723a:	b248      	sxtb	r0, r1
 800723c:	2228      	movs	r2, #40	@ 0x28
 800723e:	2800      	cmp	r0, #0
 8007240:	da05      	bge.n	800724e <USBD_LL_IsStallEP+0x1a>
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007242:	207f      	movs	r0, #127	@ 0x7f
 8007244:	4001      	ands	r1, r0
 8007246:	434a      	muls	r2, r1
 8007248:	189b      	adds	r3, r3, r2
 800724a:	7c98      	ldrb	r0, [r3, #18]
}
 800724c:	4770      	bx	lr
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800724e:	434a      	muls	r2, r1
 8007250:	189b      	adds	r3, r3, r2
 8007252:	3353      	adds	r3, #83	@ 0x53
 8007254:	33ff      	adds	r3, #255	@ 0xff
 8007256:	7818      	ldrb	r0, [r3, #0]
 8007258:	e7f8      	b.n	800724c <USBD_LL_IsStallEP+0x18>

0800725a <USBD_LL_SetUSBAddress>:
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800725a:	23b0      	movs	r3, #176	@ 0xb0
{
 800725c:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800725e:	009b      	lsls	r3, r3, #2
 8007260:	58c0      	ldr	r0, [r0, r3]
 8007262:	f7fc ff0c 	bl	800407e <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007266:	f7ff fef3 	bl	8007050 <USBD_Get_USB_Status>
}
 800726a:	bd10      	pop	{r4, pc}

0800726c <USBD_LL_Transmit>:
{
 800726c:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800726e:	24b0      	movs	r4, #176	@ 0xb0
 8007270:	00a4      	lsls	r4, r4, #2
 8007272:	5900      	ldr	r0, [r0, r4]
 8007274:	f7fd fc6f 	bl	8004b56 <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007278:	f7ff feea 	bl	8007050 <USBD_Get_USB_Status>
}
 800727c:	bd10      	pop	{r4, pc}

0800727e <USBD_LL_PrepareReceive>:
{
 800727e:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007280:	24b0      	movs	r4, #176	@ 0xb0
 8007282:	00a4      	lsls	r4, r4, #2
 8007284:	5900      	ldr	r0, [r0, r4]
 8007286:	f7fd fc43 	bl	8004b10 <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800728a:	f7ff fee1 	bl	8007050 <USBD_Get_USB_Status>
}
 800728e:	bd10      	pop	{r4, pc}

08007290 <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007290:	23b0      	movs	r3, #176	@ 0xb0
{
 8007292:	b510      	push	{r4, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007294:	009b      	lsls	r3, r3, #2
 8007296:	58c0      	ldr	r0, [r0, r3]
 8007298:	f7fd fc55 	bl	8004b46 <HAL_PCD_EP_GetRxCount>
}
 800729c:	bd10      	pop	{r4, pc}
	...

080072a0 <USBD_static_malloc>:
  return mem;
 80072a0:	4800      	ldr	r0, [pc, #0]	@ (80072a4 <USBD_static_malloc+0x4>)
}
 80072a2:	4770      	bx	lr
 80072a4:	20003184 	.word	0x20003184

080072a8 <USBD_static_free>:
}
 80072a8:	4770      	bx	lr

080072aa <atoi>:
 80072aa:	b510      	push	{r4, lr}
 80072ac:	220a      	movs	r2, #10
 80072ae:	2100      	movs	r1, #0
 80072b0:	f000 f88c 	bl	80073cc <strtol>
 80072b4:	bd10      	pop	{r4, pc}
	...

080072b8 <_strtol_l.isra.0>:
 80072b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072ba:	b085      	sub	sp, #20
 80072bc:	0017      	movs	r7, r2
 80072be:	001e      	movs	r6, r3
 80072c0:	9003      	str	r0, [sp, #12]
 80072c2:	9101      	str	r1, [sp, #4]
 80072c4:	2b24      	cmp	r3, #36	@ 0x24
 80072c6:	d823      	bhi.n	8007310 <_strtol_l.isra.0+0x58>
 80072c8:	000c      	movs	r4, r1
 80072ca:	2b01      	cmp	r3, #1
 80072cc:	d020      	beq.n	8007310 <_strtol_l.isra.0+0x58>
 80072ce:	4b3d      	ldr	r3, [pc, #244]	@ (80073c4 <_strtol_l.isra.0+0x10c>)
 80072d0:	2208      	movs	r2, #8
 80072d2:	469c      	mov	ip, r3
 80072d4:	0023      	movs	r3, r4
 80072d6:	4661      	mov	r1, ip
 80072d8:	781d      	ldrb	r5, [r3, #0]
 80072da:	3401      	adds	r4, #1
 80072dc:	5d48      	ldrb	r0, [r1, r5]
 80072de:	0001      	movs	r1, r0
 80072e0:	4011      	ands	r1, r2
 80072e2:	4210      	tst	r0, r2
 80072e4:	d1f6      	bne.n	80072d4 <_strtol_l.isra.0+0x1c>
 80072e6:	2d2d      	cmp	r5, #45	@ 0x2d
 80072e8:	d119      	bne.n	800731e <_strtol_l.isra.0+0x66>
 80072ea:	7825      	ldrb	r5, [r4, #0]
 80072ec:	1c9c      	adds	r4, r3, #2
 80072ee:	2301      	movs	r3, #1
 80072f0:	9300      	str	r3, [sp, #0]
 80072f2:	2210      	movs	r2, #16
 80072f4:	0033      	movs	r3, r6
 80072f6:	4393      	bics	r3, r2
 80072f8:	d11d      	bne.n	8007336 <_strtol_l.isra.0+0x7e>
 80072fa:	2d30      	cmp	r5, #48	@ 0x30
 80072fc:	d115      	bne.n	800732a <_strtol_l.isra.0+0x72>
 80072fe:	2120      	movs	r1, #32
 8007300:	7823      	ldrb	r3, [r4, #0]
 8007302:	438b      	bics	r3, r1
 8007304:	2b58      	cmp	r3, #88	@ 0x58
 8007306:	d110      	bne.n	800732a <_strtol_l.isra.0+0x72>
 8007308:	7865      	ldrb	r5, [r4, #1]
 800730a:	3402      	adds	r4, #2
 800730c:	2610      	movs	r6, #16
 800730e:	e012      	b.n	8007336 <_strtol_l.isra.0+0x7e>
 8007310:	f000 fa50 	bl	80077b4 <__errno>
 8007314:	2316      	movs	r3, #22
 8007316:	6003      	str	r3, [r0, #0]
 8007318:	2000      	movs	r0, #0
 800731a:	b005      	add	sp, #20
 800731c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800731e:	9100      	str	r1, [sp, #0]
 8007320:	2d2b      	cmp	r5, #43	@ 0x2b
 8007322:	d1e6      	bne.n	80072f2 <_strtol_l.isra.0+0x3a>
 8007324:	7825      	ldrb	r5, [r4, #0]
 8007326:	1c9c      	adds	r4, r3, #2
 8007328:	e7e3      	b.n	80072f2 <_strtol_l.isra.0+0x3a>
 800732a:	2e00      	cmp	r6, #0
 800732c:	d1ee      	bne.n	800730c <_strtol_l.isra.0+0x54>
 800732e:	360a      	adds	r6, #10
 8007330:	2d30      	cmp	r5, #48	@ 0x30
 8007332:	d100      	bne.n	8007336 <_strtol_l.isra.0+0x7e>
 8007334:	3e02      	subs	r6, #2
 8007336:	4a24      	ldr	r2, [pc, #144]	@ (80073c8 <_strtol_l.isra.0+0x110>)
 8007338:	9b00      	ldr	r3, [sp, #0]
 800733a:	4694      	mov	ip, r2
 800733c:	4463      	add	r3, ip
 800733e:	0031      	movs	r1, r6
 8007340:	0018      	movs	r0, r3
 8007342:	9302      	str	r3, [sp, #8]
 8007344:	f7f8 ff96 	bl	8000274 <__aeabi_uidivmod>
 8007348:	2200      	movs	r2, #0
 800734a:	4684      	mov	ip, r0
 800734c:	0010      	movs	r0, r2
 800734e:	002b      	movs	r3, r5
 8007350:	3b30      	subs	r3, #48	@ 0x30
 8007352:	2b09      	cmp	r3, #9
 8007354:	d811      	bhi.n	800737a <_strtol_l.isra.0+0xc2>
 8007356:	001d      	movs	r5, r3
 8007358:	42ae      	cmp	r6, r5
 800735a:	dd1d      	ble.n	8007398 <_strtol_l.isra.0+0xe0>
 800735c:	1c53      	adds	r3, r2, #1
 800735e:	d009      	beq.n	8007374 <_strtol_l.isra.0+0xbc>
 8007360:	2201      	movs	r2, #1
 8007362:	4252      	negs	r2, r2
 8007364:	4584      	cmp	ip, r0
 8007366:	d305      	bcc.n	8007374 <_strtol_l.isra.0+0xbc>
 8007368:	d101      	bne.n	800736e <_strtol_l.isra.0+0xb6>
 800736a:	42a9      	cmp	r1, r5
 800736c:	db11      	blt.n	8007392 <_strtol_l.isra.0+0xda>
 800736e:	2201      	movs	r2, #1
 8007370:	4370      	muls	r0, r6
 8007372:	1828      	adds	r0, r5, r0
 8007374:	7825      	ldrb	r5, [r4, #0]
 8007376:	3401      	adds	r4, #1
 8007378:	e7e9      	b.n	800734e <_strtol_l.isra.0+0x96>
 800737a:	002b      	movs	r3, r5
 800737c:	3b41      	subs	r3, #65	@ 0x41
 800737e:	2b19      	cmp	r3, #25
 8007380:	d801      	bhi.n	8007386 <_strtol_l.isra.0+0xce>
 8007382:	3d37      	subs	r5, #55	@ 0x37
 8007384:	e7e8      	b.n	8007358 <_strtol_l.isra.0+0xa0>
 8007386:	002b      	movs	r3, r5
 8007388:	3b61      	subs	r3, #97	@ 0x61
 800738a:	2b19      	cmp	r3, #25
 800738c:	d804      	bhi.n	8007398 <_strtol_l.isra.0+0xe0>
 800738e:	3d57      	subs	r5, #87	@ 0x57
 8007390:	e7e2      	b.n	8007358 <_strtol_l.isra.0+0xa0>
 8007392:	2201      	movs	r2, #1
 8007394:	4252      	negs	r2, r2
 8007396:	e7ed      	b.n	8007374 <_strtol_l.isra.0+0xbc>
 8007398:	1c53      	adds	r3, r2, #1
 800739a:	d108      	bne.n	80073ae <_strtol_l.isra.0+0xf6>
 800739c:	2322      	movs	r3, #34	@ 0x22
 800739e:	9a03      	ldr	r2, [sp, #12]
 80073a0:	9802      	ldr	r0, [sp, #8]
 80073a2:	6013      	str	r3, [r2, #0]
 80073a4:	2f00      	cmp	r7, #0
 80073a6:	d0b8      	beq.n	800731a <_strtol_l.isra.0+0x62>
 80073a8:	1e63      	subs	r3, r4, #1
 80073aa:	9301      	str	r3, [sp, #4]
 80073ac:	e007      	b.n	80073be <_strtol_l.isra.0+0x106>
 80073ae:	9b00      	ldr	r3, [sp, #0]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d000      	beq.n	80073b6 <_strtol_l.isra.0+0xfe>
 80073b4:	4240      	negs	r0, r0
 80073b6:	2f00      	cmp	r7, #0
 80073b8:	d0af      	beq.n	800731a <_strtol_l.isra.0+0x62>
 80073ba:	2a00      	cmp	r2, #0
 80073bc:	d1f4      	bne.n	80073a8 <_strtol_l.isra.0+0xf0>
 80073be:	9b01      	ldr	r3, [sp, #4]
 80073c0:	603b      	str	r3, [r7, #0]
 80073c2:	e7aa      	b.n	800731a <_strtol_l.isra.0+0x62>
 80073c4:	08008b0d 	.word	0x08008b0d
 80073c8:	7fffffff 	.word	0x7fffffff

080073cc <strtol>:
 80073cc:	b510      	push	{r4, lr}
 80073ce:	4c04      	ldr	r4, [pc, #16]	@ (80073e0 <strtol+0x14>)
 80073d0:	0013      	movs	r3, r2
 80073d2:	000a      	movs	r2, r1
 80073d4:	0001      	movs	r1, r0
 80073d6:	6820      	ldr	r0, [r4, #0]
 80073d8:	f7ff ff6e 	bl	80072b8 <_strtol_l.isra.0>
 80073dc:	bd10      	pop	{r4, pc}
 80073de:	46c0      	nop			@ (mov r8, r8)
 80073e0:	200001a4 	.word	0x200001a4

080073e4 <std>:
 80073e4:	2300      	movs	r3, #0
 80073e6:	b510      	push	{r4, lr}
 80073e8:	0004      	movs	r4, r0
 80073ea:	6003      	str	r3, [r0, #0]
 80073ec:	6043      	str	r3, [r0, #4]
 80073ee:	6083      	str	r3, [r0, #8]
 80073f0:	8181      	strh	r1, [r0, #12]
 80073f2:	6643      	str	r3, [r0, #100]	@ 0x64
 80073f4:	81c2      	strh	r2, [r0, #14]
 80073f6:	6103      	str	r3, [r0, #16]
 80073f8:	6143      	str	r3, [r0, #20]
 80073fa:	6183      	str	r3, [r0, #24]
 80073fc:	0019      	movs	r1, r3
 80073fe:	2208      	movs	r2, #8
 8007400:	305c      	adds	r0, #92	@ 0x5c
 8007402:	f000 f921 	bl	8007648 <memset>
 8007406:	4b0b      	ldr	r3, [pc, #44]	@ (8007434 <std+0x50>)
 8007408:	6224      	str	r4, [r4, #32]
 800740a:	6263      	str	r3, [r4, #36]	@ 0x24
 800740c:	4b0a      	ldr	r3, [pc, #40]	@ (8007438 <std+0x54>)
 800740e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007410:	4b0a      	ldr	r3, [pc, #40]	@ (800743c <std+0x58>)
 8007412:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007414:	4b0a      	ldr	r3, [pc, #40]	@ (8007440 <std+0x5c>)
 8007416:	6323      	str	r3, [r4, #48]	@ 0x30
 8007418:	4b0a      	ldr	r3, [pc, #40]	@ (8007444 <std+0x60>)
 800741a:	429c      	cmp	r4, r3
 800741c:	d005      	beq.n	800742a <std+0x46>
 800741e:	4b0a      	ldr	r3, [pc, #40]	@ (8007448 <std+0x64>)
 8007420:	429c      	cmp	r4, r3
 8007422:	d002      	beq.n	800742a <std+0x46>
 8007424:	4b09      	ldr	r3, [pc, #36]	@ (800744c <std+0x68>)
 8007426:	429c      	cmp	r4, r3
 8007428:	d103      	bne.n	8007432 <std+0x4e>
 800742a:	0020      	movs	r0, r4
 800742c:	3058      	adds	r0, #88	@ 0x58
 800742e:	f000 f9eb 	bl	8007808 <__retarget_lock_init_recursive>
 8007432:	bd10      	pop	{r4, pc}
 8007434:	080075b1 	.word	0x080075b1
 8007438:	080075d9 	.word	0x080075d9
 800743c:	08007611 	.word	0x08007611
 8007440:	0800763d 	.word	0x0800763d
 8007444:	20003680 	.word	0x20003680
 8007448:	200036e8 	.word	0x200036e8
 800744c:	20003750 	.word	0x20003750

08007450 <stdio_exit_handler>:
 8007450:	b510      	push	{r4, lr}
 8007452:	4a03      	ldr	r2, [pc, #12]	@ (8007460 <stdio_exit_handler+0x10>)
 8007454:	4903      	ldr	r1, [pc, #12]	@ (8007464 <stdio_exit_handler+0x14>)
 8007456:	4804      	ldr	r0, [pc, #16]	@ (8007468 <stdio_exit_handler+0x18>)
 8007458:	f000 f86c 	bl	8007534 <_fwalk_sglue>
 800745c:	bd10      	pop	{r4, pc}
 800745e:	46c0      	nop			@ (mov r8, r8)
 8007460:	20000198 	.word	0x20000198
 8007464:	08008139 	.word	0x08008139
 8007468:	200001a8 	.word	0x200001a8

0800746c <cleanup_stdio>:
 800746c:	6841      	ldr	r1, [r0, #4]
 800746e:	4b0b      	ldr	r3, [pc, #44]	@ (800749c <cleanup_stdio+0x30>)
 8007470:	b510      	push	{r4, lr}
 8007472:	0004      	movs	r4, r0
 8007474:	4299      	cmp	r1, r3
 8007476:	d001      	beq.n	800747c <cleanup_stdio+0x10>
 8007478:	f000 fe5e 	bl	8008138 <_fflush_r>
 800747c:	68a1      	ldr	r1, [r4, #8]
 800747e:	4b08      	ldr	r3, [pc, #32]	@ (80074a0 <cleanup_stdio+0x34>)
 8007480:	4299      	cmp	r1, r3
 8007482:	d002      	beq.n	800748a <cleanup_stdio+0x1e>
 8007484:	0020      	movs	r0, r4
 8007486:	f000 fe57 	bl	8008138 <_fflush_r>
 800748a:	68e1      	ldr	r1, [r4, #12]
 800748c:	4b05      	ldr	r3, [pc, #20]	@ (80074a4 <cleanup_stdio+0x38>)
 800748e:	4299      	cmp	r1, r3
 8007490:	d002      	beq.n	8007498 <cleanup_stdio+0x2c>
 8007492:	0020      	movs	r0, r4
 8007494:	f000 fe50 	bl	8008138 <_fflush_r>
 8007498:	bd10      	pop	{r4, pc}
 800749a:	46c0      	nop			@ (mov r8, r8)
 800749c:	20003680 	.word	0x20003680
 80074a0:	200036e8 	.word	0x200036e8
 80074a4:	20003750 	.word	0x20003750

080074a8 <global_stdio_init.part.0>:
 80074a8:	b510      	push	{r4, lr}
 80074aa:	4b09      	ldr	r3, [pc, #36]	@ (80074d0 <global_stdio_init.part.0+0x28>)
 80074ac:	4a09      	ldr	r2, [pc, #36]	@ (80074d4 <global_stdio_init.part.0+0x2c>)
 80074ae:	2104      	movs	r1, #4
 80074b0:	601a      	str	r2, [r3, #0]
 80074b2:	4809      	ldr	r0, [pc, #36]	@ (80074d8 <global_stdio_init.part.0+0x30>)
 80074b4:	2200      	movs	r2, #0
 80074b6:	f7ff ff95 	bl	80073e4 <std>
 80074ba:	2201      	movs	r2, #1
 80074bc:	2109      	movs	r1, #9
 80074be:	4807      	ldr	r0, [pc, #28]	@ (80074dc <global_stdio_init.part.0+0x34>)
 80074c0:	f7ff ff90 	bl	80073e4 <std>
 80074c4:	2202      	movs	r2, #2
 80074c6:	2112      	movs	r1, #18
 80074c8:	4805      	ldr	r0, [pc, #20]	@ (80074e0 <global_stdio_init.part.0+0x38>)
 80074ca:	f7ff ff8b 	bl	80073e4 <std>
 80074ce:	bd10      	pop	{r4, pc}
 80074d0:	200037b8 	.word	0x200037b8
 80074d4:	08007451 	.word	0x08007451
 80074d8:	20003680 	.word	0x20003680
 80074dc:	200036e8 	.word	0x200036e8
 80074e0:	20003750 	.word	0x20003750

080074e4 <__sfp_lock_acquire>:
 80074e4:	b510      	push	{r4, lr}
 80074e6:	4802      	ldr	r0, [pc, #8]	@ (80074f0 <__sfp_lock_acquire+0xc>)
 80074e8:	f000 f98f 	bl	800780a <__retarget_lock_acquire_recursive>
 80074ec:	bd10      	pop	{r4, pc}
 80074ee:	46c0      	nop			@ (mov r8, r8)
 80074f0:	200037c1 	.word	0x200037c1

080074f4 <__sfp_lock_release>:
 80074f4:	b510      	push	{r4, lr}
 80074f6:	4802      	ldr	r0, [pc, #8]	@ (8007500 <__sfp_lock_release+0xc>)
 80074f8:	f000 f988 	bl	800780c <__retarget_lock_release_recursive>
 80074fc:	bd10      	pop	{r4, pc}
 80074fe:	46c0      	nop			@ (mov r8, r8)
 8007500:	200037c1 	.word	0x200037c1

08007504 <__sinit>:
 8007504:	b510      	push	{r4, lr}
 8007506:	0004      	movs	r4, r0
 8007508:	f7ff ffec 	bl	80074e4 <__sfp_lock_acquire>
 800750c:	6a23      	ldr	r3, [r4, #32]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d002      	beq.n	8007518 <__sinit+0x14>
 8007512:	f7ff ffef 	bl	80074f4 <__sfp_lock_release>
 8007516:	bd10      	pop	{r4, pc}
 8007518:	4b04      	ldr	r3, [pc, #16]	@ (800752c <__sinit+0x28>)
 800751a:	6223      	str	r3, [r4, #32]
 800751c:	4b04      	ldr	r3, [pc, #16]	@ (8007530 <__sinit+0x2c>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d1f6      	bne.n	8007512 <__sinit+0xe>
 8007524:	f7ff ffc0 	bl	80074a8 <global_stdio_init.part.0>
 8007528:	e7f3      	b.n	8007512 <__sinit+0xe>
 800752a:	46c0      	nop			@ (mov r8, r8)
 800752c:	0800746d 	.word	0x0800746d
 8007530:	200037b8 	.word	0x200037b8

08007534 <_fwalk_sglue>:
 8007534:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007536:	0014      	movs	r4, r2
 8007538:	2600      	movs	r6, #0
 800753a:	9000      	str	r0, [sp, #0]
 800753c:	9101      	str	r1, [sp, #4]
 800753e:	68a5      	ldr	r5, [r4, #8]
 8007540:	6867      	ldr	r7, [r4, #4]
 8007542:	3f01      	subs	r7, #1
 8007544:	d504      	bpl.n	8007550 <_fwalk_sglue+0x1c>
 8007546:	6824      	ldr	r4, [r4, #0]
 8007548:	2c00      	cmp	r4, #0
 800754a:	d1f8      	bne.n	800753e <_fwalk_sglue+0xa>
 800754c:	0030      	movs	r0, r6
 800754e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007550:	89ab      	ldrh	r3, [r5, #12]
 8007552:	2b01      	cmp	r3, #1
 8007554:	d908      	bls.n	8007568 <_fwalk_sglue+0x34>
 8007556:	220e      	movs	r2, #14
 8007558:	5eab      	ldrsh	r3, [r5, r2]
 800755a:	3301      	adds	r3, #1
 800755c:	d004      	beq.n	8007568 <_fwalk_sglue+0x34>
 800755e:	0029      	movs	r1, r5
 8007560:	9800      	ldr	r0, [sp, #0]
 8007562:	9b01      	ldr	r3, [sp, #4]
 8007564:	4798      	blx	r3
 8007566:	4306      	orrs	r6, r0
 8007568:	3568      	adds	r5, #104	@ 0x68
 800756a:	e7ea      	b.n	8007542 <_fwalk_sglue+0xe>

0800756c <siprintf>:
 800756c:	b40e      	push	{r1, r2, r3}
 800756e:	b510      	push	{r4, lr}
 8007570:	2400      	movs	r4, #0
 8007572:	490c      	ldr	r1, [pc, #48]	@ (80075a4 <siprintf+0x38>)
 8007574:	b09d      	sub	sp, #116	@ 0x74
 8007576:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007578:	9002      	str	r0, [sp, #8]
 800757a:	9006      	str	r0, [sp, #24]
 800757c:	9107      	str	r1, [sp, #28]
 800757e:	9104      	str	r1, [sp, #16]
 8007580:	4809      	ldr	r0, [pc, #36]	@ (80075a8 <siprintf+0x3c>)
 8007582:	490a      	ldr	r1, [pc, #40]	@ (80075ac <siprintf+0x40>)
 8007584:	cb04      	ldmia	r3!, {r2}
 8007586:	9105      	str	r1, [sp, #20]
 8007588:	6800      	ldr	r0, [r0, #0]
 800758a:	a902      	add	r1, sp, #8
 800758c:	9301      	str	r3, [sp, #4]
 800758e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007590:	f000 fad2 	bl	8007b38 <_svfiprintf_r>
 8007594:	9b02      	ldr	r3, [sp, #8]
 8007596:	701c      	strb	r4, [r3, #0]
 8007598:	b01d      	add	sp, #116	@ 0x74
 800759a:	bc10      	pop	{r4}
 800759c:	bc08      	pop	{r3}
 800759e:	b003      	add	sp, #12
 80075a0:	4718      	bx	r3
 80075a2:	46c0      	nop			@ (mov r8, r8)
 80075a4:	7fffffff 	.word	0x7fffffff
 80075a8:	200001a4 	.word	0x200001a4
 80075ac:	ffff0208 	.word	0xffff0208

080075b0 <__sread>:
 80075b0:	b570      	push	{r4, r5, r6, lr}
 80075b2:	000c      	movs	r4, r1
 80075b4:	250e      	movs	r5, #14
 80075b6:	5f49      	ldrsh	r1, [r1, r5]
 80075b8:	f000 f8d4 	bl	8007764 <_read_r>
 80075bc:	2800      	cmp	r0, #0
 80075be:	db03      	blt.n	80075c8 <__sread+0x18>
 80075c0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80075c2:	181b      	adds	r3, r3, r0
 80075c4:	6563      	str	r3, [r4, #84]	@ 0x54
 80075c6:	bd70      	pop	{r4, r5, r6, pc}
 80075c8:	89a3      	ldrh	r3, [r4, #12]
 80075ca:	4a02      	ldr	r2, [pc, #8]	@ (80075d4 <__sread+0x24>)
 80075cc:	4013      	ands	r3, r2
 80075ce:	81a3      	strh	r3, [r4, #12]
 80075d0:	e7f9      	b.n	80075c6 <__sread+0x16>
 80075d2:	46c0      	nop			@ (mov r8, r8)
 80075d4:	ffffefff 	.word	0xffffefff

080075d8 <__swrite>:
 80075d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075da:	001f      	movs	r7, r3
 80075dc:	898b      	ldrh	r3, [r1, #12]
 80075de:	0005      	movs	r5, r0
 80075e0:	000c      	movs	r4, r1
 80075e2:	0016      	movs	r6, r2
 80075e4:	05db      	lsls	r3, r3, #23
 80075e6:	d505      	bpl.n	80075f4 <__swrite+0x1c>
 80075e8:	230e      	movs	r3, #14
 80075ea:	5ec9      	ldrsh	r1, [r1, r3]
 80075ec:	2200      	movs	r2, #0
 80075ee:	2302      	movs	r3, #2
 80075f0:	f000 f8a4 	bl	800773c <_lseek_r>
 80075f4:	89a3      	ldrh	r3, [r4, #12]
 80075f6:	4a05      	ldr	r2, [pc, #20]	@ (800760c <__swrite+0x34>)
 80075f8:	0028      	movs	r0, r5
 80075fa:	4013      	ands	r3, r2
 80075fc:	81a3      	strh	r3, [r4, #12]
 80075fe:	0032      	movs	r2, r6
 8007600:	230e      	movs	r3, #14
 8007602:	5ee1      	ldrsh	r1, [r4, r3]
 8007604:	003b      	movs	r3, r7
 8007606:	f000 f8c1 	bl	800778c <_write_r>
 800760a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800760c:	ffffefff 	.word	0xffffefff

08007610 <__sseek>:
 8007610:	b570      	push	{r4, r5, r6, lr}
 8007612:	000c      	movs	r4, r1
 8007614:	250e      	movs	r5, #14
 8007616:	5f49      	ldrsh	r1, [r1, r5]
 8007618:	f000 f890 	bl	800773c <_lseek_r>
 800761c:	89a3      	ldrh	r3, [r4, #12]
 800761e:	1c42      	adds	r2, r0, #1
 8007620:	d103      	bne.n	800762a <__sseek+0x1a>
 8007622:	4a05      	ldr	r2, [pc, #20]	@ (8007638 <__sseek+0x28>)
 8007624:	4013      	ands	r3, r2
 8007626:	81a3      	strh	r3, [r4, #12]
 8007628:	bd70      	pop	{r4, r5, r6, pc}
 800762a:	2280      	movs	r2, #128	@ 0x80
 800762c:	0152      	lsls	r2, r2, #5
 800762e:	4313      	orrs	r3, r2
 8007630:	81a3      	strh	r3, [r4, #12]
 8007632:	6560      	str	r0, [r4, #84]	@ 0x54
 8007634:	e7f8      	b.n	8007628 <__sseek+0x18>
 8007636:	46c0      	nop			@ (mov r8, r8)
 8007638:	ffffefff 	.word	0xffffefff

0800763c <__sclose>:
 800763c:	b510      	push	{r4, lr}
 800763e:	230e      	movs	r3, #14
 8007640:	5ec9      	ldrsh	r1, [r1, r3]
 8007642:	f000 f869 	bl	8007718 <_close_r>
 8007646:	bd10      	pop	{r4, pc}

08007648 <memset>:
 8007648:	0003      	movs	r3, r0
 800764a:	1882      	adds	r2, r0, r2
 800764c:	4293      	cmp	r3, r2
 800764e:	d100      	bne.n	8007652 <memset+0xa>
 8007650:	4770      	bx	lr
 8007652:	7019      	strb	r1, [r3, #0]
 8007654:	3301      	adds	r3, #1
 8007656:	e7f9      	b.n	800764c <memset+0x4>

08007658 <strtok>:
 8007658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800765a:	4b16      	ldr	r3, [pc, #88]	@ (80076b4 <strtok+0x5c>)
 800765c:	0005      	movs	r5, r0
 800765e:	681f      	ldr	r7, [r3, #0]
 8007660:	000e      	movs	r6, r1
 8007662:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8007664:	2c00      	cmp	r4, #0
 8007666:	d11d      	bne.n	80076a4 <strtok+0x4c>
 8007668:	2050      	movs	r0, #80	@ 0x50
 800766a:	f000 f949 	bl	8007900 <malloc>
 800766e:	1e02      	subs	r2, r0, #0
 8007670:	6478      	str	r0, [r7, #68]	@ 0x44
 8007672:	d104      	bne.n	800767e <strtok+0x26>
 8007674:	215b      	movs	r1, #91	@ 0x5b
 8007676:	4b10      	ldr	r3, [pc, #64]	@ (80076b8 <strtok+0x60>)
 8007678:	4810      	ldr	r0, [pc, #64]	@ (80076bc <strtok+0x64>)
 800767a:	f000 f8d9 	bl	8007830 <__assert_func>
 800767e:	6004      	str	r4, [r0, #0]
 8007680:	6044      	str	r4, [r0, #4]
 8007682:	6084      	str	r4, [r0, #8]
 8007684:	60c4      	str	r4, [r0, #12]
 8007686:	6104      	str	r4, [r0, #16]
 8007688:	6144      	str	r4, [r0, #20]
 800768a:	6184      	str	r4, [r0, #24]
 800768c:	6284      	str	r4, [r0, #40]	@ 0x28
 800768e:	62c4      	str	r4, [r0, #44]	@ 0x2c
 8007690:	6304      	str	r4, [r0, #48]	@ 0x30
 8007692:	6344      	str	r4, [r0, #52]	@ 0x34
 8007694:	6384      	str	r4, [r0, #56]	@ 0x38
 8007696:	63c4      	str	r4, [r0, #60]	@ 0x3c
 8007698:	6404      	str	r4, [r0, #64]	@ 0x40
 800769a:	6444      	str	r4, [r0, #68]	@ 0x44
 800769c:	6484      	str	r4, [r0, #72]	@ 0x48
 800769e:	64c4      	str	r4, [r0, #76]	@ 0x4c
 80076a0:	7704      	strb	r4, [r0, #28]
 80076a2:	6244      	str	r4, [r0, #36]	@ 0x24
 80076a4:	0031      	movs	r1, r6
 80076a6:	0028      	movs	r0, r5
 80076a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80076aa:	2301      	movs	r3, #1
 80076ac:	f000 f808 	bl	80076c0 <__strtok_r>
 80076b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076b2:	46c0      	nop			@ (mov r8, r8)
 80076b4:	200001a4 	.word	0x200001a4
 80076b8:	080089f9 	.word	0x080089f9
 80076bc:	08008a10 	.word	0x08008a10

080076c0 <__strtok_r>:
 80076c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076c2:	1e04      	subs	r4, r0, #0
 80076c4:	d102      	bne.n	80076cc <__strtok_r+0xc>
 80076c6:	6814      	ldr	r4, [r2, #0]
 80076c8:	2c00      	cmp	r4, #0
 80076ca:	d009      	beq.n	80076e0 <__strtok_r+0x20>
 80076cc:	0020      	movs	r0, r4
 80076ce:	000e      	movs	r6, r1
 80076d0:	7805      	ldrb	r5, [r0, #0]
 80076d2:	3401      	adds	r4, #1
 80076d4:	7837      	ldrb	r7, [r6, #0]
 80076d6:	2f00      	cmp	r7, #0
 80076d8:	d104      	bne.n	80076e4 <__strtok_r+0x24>
 80076da:	2d00      	cmp	r5, #0
 80076dc:	d10d      	bne.n	80076fa <__strtok_r+0x3a>
 80076de:	6015      	str	r5, [r2, #0]
 80076e0:	2000      	movs	r0, #0
 80076e2:	e006      	b.n	80076f2 <__strtok_r+0x32>
 80076e4:	3601      	adds	r6, #1
 80076e6:	42bd      	cmp	r5, r7
 80076e8:	d1f4      	bne.n	80076d4 <__strtok_r+0x14>
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d1ee      	bne.n	80076cc <__strtok_r+0xc>
 80076ee:	6014      	str	r4, [r2, #0]
 80076f0:	7003      	strb	r3, [r0, #0]
 80076f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076f4:	3301      	adds	r3, #1
 80076f6:	2d00      	cmp	r5, #0
 80076f8:	d103      	bne.n	8007702 <__strtok_r+0x42>
 80076fa:	0026      	movs	r6, r4
 80076fc:	000b      	movs	r3, r1
 80076fe:	7837      	ldrb	r7, [r6, #0]
 8007700:	3401      	adds	r4, #1
 8007702:	781d      	ldrb	r5, [r3, #0]
 8007704:	42af      	cmp	r7, r5
 8007706:	d1f5      	bne.n	80076f4 <__strtok_r+0x34>
 8007708:	2300      	movs	r3, #0
 800770a:	0019      	movs	r1, r3
 800770c:	429f      	cmp	r7, r3
 800770e:	d001      	beq.n	8007714 <__strtok_r+0x54>
 8007710:	0023      	movs	r3, r4
 8007712:	7031      	strb	r1, [r6, #0]
 8007714:	6013      	str	r3, [r2, #0]
 8007716:	e7ec      	b.n	80076f2 <__strtok_r+0x32>

08007718 <_close_r>:
 8007718:	2300      	movs	r3, #0
 800771a:	b570      	push	{r4, r5, r6, lr}
 800771c:	4d06      	ldr	r5, [pc, #24]	@ (8007738 <_close_r+0x20>)
 800771e:	0004      	movs	r4, r0
 8007720:	0008      	movs	r0, r1
 8007722:	602b      	str	r3, [r5, #0]
 8007724:	f7fb fba6 	bl	8002e74 <_close>
 8007728:	1c43      	adds	r3, r0, #1
 800772a:	d103      	bne.n	8007734 <_close_r+0x1c>
 800772c:	682b      	ldr	r3, [r5, #0]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d000      	beq.n	8007734 <_close_r+0x1c>
 8007732:	6023      	str	r3, [r4, #0]
 8007734:	bd70      	pop	{r4, r5, r6, pc}
 8007736:	46c0      	nop			@ (mov r8, r8)
 8007738:	200037bc 	.word	0x200037bc

0800773c <_lseek_r>:
 800773c:	b570      	push	{r4, r5, r6, lr}
 800773e:	0004      	movs	r4, r0
 8007740:	0008      	movs	r0, r1
 8007742:	0011      	movs	r1, r2
 8007744:	001a      	movs	r2, r3
 8007746:	2300      	movs	r3, #0
 8007748:	4d05      	ldr	r5, [pc, #20]	@ (8007760 <_lseek_r+0x24>)
 800774a:	602b      	str	r3, [r5, #0]
 800774c:	f7fb fb9c 	bl	8002e88 <_lseek>
 8007750:	1c43      	adds	r3, r0, #1
 8007752:	d103      	bne.n	800775c <_lseek_r+0x20>
 8007754:	682b      	ldr	r3, [r5, #0]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d000      	beq.n	800775c <_lseek_r+0x20>
 800775a:	6023      	str	r3, [r4, #0]
 800775c:	bd70      	pop	{r4, r5, r6, pc}
 800775e:	46c0      	nop			@ (mov r8, r8)
 8007760:	200037bc 	.word	0x200037bc

08007764 <_read_r>:
 8007764:	b570      	push	{r4, r5, r6, lr}
 8007766:	0004      	movs	r4, r0
 8007768:	0008      	movs	r0, r1
 800776a:	0011      	movs	r1, r2
 800776c:	001a      	movs	r2, r3
 800776e:	2300      	movs	r3, #0
 8007770:	4d05      	ldr	r5, [pc, #20]	@ (8007788 <_read_r+0x24>)
 8007772:	602b      	str	r3, [r5, #0]
 8007774:	f7fb fb64 	bl	8002e40 <_read>
 8007778:	1c43      	adds	r3, r0, #1
 800777a:	d103      	bne.n	8007784 <_read_r+0x20>
 800777c:	682b      	ldr	r3, [r5, #0]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d000      	beq.n	8007784 <_read_r+0x20>
 8007782:	6023      	str	r3, [r4, #0]
 8007784:	bd70      	pop	{r4, r5, r6, pc}
 8007786:	46c0      	nop			@ (mov r8, r8)
 8007788:	200037bc 	.word	0x200037bc

0800778c <_write_r>:
 800778c:	b570      	push	{r4, r5, r6, lr}
 800778e:	0004      	movs	r4, r0
 8007790:	0008      	movs	r0, r1
 8007792:	0011      	movs	r1, r2
 8007794:	001a      	movs	r2, r3
 8007796:	2300      	movs	r3, #0
 8007798:	4d05      	ldr	r5, [pc, #20]	@ (80077b0 <_write_r+0x24>)
 800779a:	602b      	str	r3, [r5, #0]
 800779c:	f7fb fb5d 	bl	8002e5a <_write>
 80077a0:	1c43      	adds	r3, r0, #1
 80077a2:	d103      	bne.n	80077ac <_write_r+0x20>
 80077a4:	682b      	ldr	r3, [r5, #0]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d000      	beq.n	80077ac <_write_r+0x20>
 80077aa:	6023      	str	r3, [r4, #0]
 80077ac:	bd70      	pop	{r4, r5, r6, pc}
 80077ae:	46c0      	nop			@ (mov r8, r8)
 80077b0:	200037bc 	.word	0x200037bc

080077b4 <__errno>:
 80077b4:	4b01      	ldr	r3, [pc, #4]	@ (80077bc <__errno+0x8>)
 80077b6:	6818      	ldr	r0, [r3, #0]
 80077b8:	4770      	bx	lr
 80077ba:	46c0      	nop			@ (mov r8, r8)
 80077bc:	200001a4 	.word	0x200001a4

080077c0 <__libc_init_array>:
 80077c0:	b570      	push	{r4, r5, r6, lr}
 80077c2:	2600      	movs	r6, #0
 80077c4:	4c0c      	ldr	r4, [pc, #48]	@ (80077f8 <__libc_init_array+0x38>)
 80077c6:	4d0d      	ldr	r5, [pc, #52]	@ (80077fc <__libc_init_array+0x3c>)
 80077c8:	1b64      	subs	r4, r4, r5
 80077ca:	10a4      	asrs	r4, r4, #2
 80077cc:	42a6      	cmp	r6, r4
 80077ce:	d109      	bne.n	80077e4 <__libc_init_array+0x24>
 80077d0:	2600      	movs	r6, #0
 80077d2:	f001 f819 	bl	8008808 <_init>
 80077d6:	4c0a      	ldr	r4, [pc, #40]	@ (8007800 <__libc_init_array+0x40>)
 80077d8:	4d0a      	ldr	r5, [pc, #40]	@ (8007804 <__libc_init_array+0x44>)
 80077da:	1b64      	subs	r4, r4, r5
 80077dc:	10a4      	asrs	r4, r4, #2
 80077de:	42a6      	cmp	r6, r4
 80077e0:	d105      	bne.n	80077ee <__libc_init_array+0x2e>
 80077e2:	bd70      	pop	{r4, r5, r6, pc}
 80077e4:	00b3      	lsls	r3, r6, #2
 80077e6:	58eb      	ldr	r3, [r5, r3]
 80077e8:	4798      	blx	r3
 80077ea:	3601      	adds	r6, #1
 80077ec:	e7ee      	b.n	80077cc <__libc_init_array+0xc>
 80077ee:	00b3      	lsls	r3, r6, #2
 80077f0:	58eb      	ldr	r3, [r5, r3]
 80077f2:	4798      	blx	r3
 80077f4:	3601      	adds	r6, #1
 80077f6:	e7f2      	b.n	80077de <__libc_init_array+0x1e>
 80077f8:	08008c10 	.word	0x08008c10
 80077fc:	08008c10 	.word	0x08008c10
 8007800:	08008c14 	.word	0x08008c14
 8007804:	08008c10 	.word	0x08008c10

08007808 <__retarget_lock_init_recursive>:
 8007808:	4770      	bx	lr

0800780a <__retarget_lock_acquire_recursive>:
 800780a:	4770      	bx	lr

0800780c <__retarget_lock_release_recursive>:
 800780c:	4770      	bx	lr

0800780e <strcpy>:
 800780e:	0003      	movs	r3, r0
 8007810:	780a      	ldrb	r2, [r1, #0]
 8007812:	3101      	adds	r1, #1
 8007814:	701a      	strb	r2, [r3, #0]
 8007816:	3301      	adds	r3, #1
 8007818:	2a00      	cmp	r2, #0
 800781a:	d1f9      	bne.n	8007810 <strcpy+0x2>
 800781c:	4770      	bx	lr

0800781e <memcpy>:
 800781e:	2300      	movs	r3, #0
 8007820:	b510      	push	{r4, lr}
 8007822:	429a      	cmp	r2, r3
 8007824:	d100      	bne.n	8007828 <memcpy+0xa>
 8007826:	bd10      	pop	{r4, pc}
 8007828:	5ccc      	ldrb	r4, [r1, r3]
 800782a:	54c4      	strb	r4, [r0, r3]
 800782c:	3301      	adds	r3, #1
 800782e:	e7f8      	b.n	8007822 <memcpy+0x4>

08007830 <__assert_func>:
 8007830:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8007832:	0014      	movs	r4, r2
 8007834:	001a      	movs	r2, r3
 8007836:	4b09      	ldr	r3, [pc, #36]	@ (800785c <__assert_func+0x2c>)
 8007838:	0005      	movs	r5, r0
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	000e      	movs	r6, r1
 800783e:	68d8      	ldr	r0, [r3, #12]
 8007840:	4b07      	ldr	r3, [pc, #28]	@ (8007860 <__assert_func+0x30>)
 8007842:	2c00      	cmp	r4, #0
 8007844:	d101      	bne.n	800784a <__assert_func+0x1a>
 8007846:	4b07      	ldr	r3, [pc, #28]	@ (8007864 <__assert_func+0x34>)
 8007848:	001c      	movs	r4, r3
 800784a:	4907      	ldr	r1, [pc, #28]	@ (8007868 <__assert_func+0x38>)
 800784c:	9301      	str	r3, [sp, #4]
 800784e:	9402      	str	r4, [sp, #8]
 8007850:	002b      	movs	r3, r5
 8007852:	9600      	str	r6, [sp, #0]
 8007854:	f000 fc9c 	bl	8008190 <fiprintf>
 8007858:	f000 fcd9 	bl	800820e <abort>
 800785c:	200001a4 	.word	0x200001a4
 8007860:	08008a6a 	.word	0x08008a6a
 8007864:	08008915 	.word	0x08008915
 8007868:	08008a77 	.word	0x08008a77

0800786c <_free_r>:
 800786c:	b570      	push	{r4, r5, r6, lr}
 800786e:	0005      	movs	r5, r0
 8007870:	1e0c      	subs	r4, r1, #0
 8007872:	d010      	beq.n	8007896 <_free_r+0x2a>
 8007874:	3c04      	subs	r4, #4
 8007876:	6823      	ldr	r3, [r4, #0]
 8007878:	2b00      	cmp	r3, #0
 800787a:	da00      	bge.n	800787e <_free_r+0x12>
 800787c:	18e4      	adds	r4, r4, r3
 800787e:	0028      	movs	r0, r5
 8007880:	f000 f8ea 	bl	8007a58 <__malloc_lock>
 8007884:	4a1d      	ldr	r2, [pc, #116]	@ (80078fc <_free_r+0x90>)
 8007886:	6813      	ldr	r3, [r2, #0]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d105      	bne.n	8007898 <_free_r+0x2c>
 800788c:	6063      	str	r3, [r4, #4]
 800788e:	6014      	str	r4, [r2, #0]
 8007890:	0028      	movs	r0, r5
 8007892:	f000 f8e9 	bl	8007a68 <__malloc_unlock>
 8007896:	bd70      	pop	{r4, r5, r6, pc}
 8007898:	42a3      	cmp	r3, r4
 800789a:	d908      	bls.n	80078ae <_free_r+0x42>
 800789c:	6820      	ldr	r0, [r4, #0]
 800789e:	1821      	adds	r1, r4, r0
 80078a0:	428b      	cmp	r3, r1
 80078a2:	d1f3      	bne.n	800788c <_free_r+0x20>
 80078a4:	6819      	ldr	r1, [r3, #0]
 80078a6:	685b      	ldr	r3, [r3, #4]
 80078a8:	1809      	adds	r1, r1, r0
 80078aa:	6021      	str	r1, [r4, #0]
 80078ac:	e7ee      	b.n	800788c <_free_r+0x20>
 80078ae:	001a      	movs	r2, r3
 80078b0:	685b      	ldr	r3, [r3, #4]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d001      	beq.n	80078ba <_free_r+0x4e>
 80078b6:	42a3      	cmp	r3, r4
 80078b8:	d9f9      	bls.n	80078ae <_free_r+0x42>
 80078ba:	6811      	ldr	r1, [r2, #0]
 80078bc:	1850      	adds	r0, r2, r1
 80078be:	42a0      	cmp	r0, r4
 80078c0:	d10b      	bne.n	80078da <_free_r+0x6e>
 80078c2:	6820      	ldr	r0, [r4, #0]
 80078c4:	1809      	adds	r1, r1, r0
 80078c6:	1850      	adds	r0, r2, r1
 80078c8:	6011      	str	r1, [r2, #0]
 80078ca:	4283      	cmp	r3, r0
 80078cc:	d1e0      	bne.n	8007890 <_free_r+0x24>
 80078ce:	6818      	ldr	r0, [r3, #0]
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	1841      	adds	r1, r0, r1
 80078d4:	6011      	str	r1, [r2, #0]
 80078d6:	6053      	str	r3, [r2, #4]
 80078d8:	e7da      	b.n	8007890 <_free_r+0x24>
 80078da:	42a0      	cmp	r0, r4
 80078dc:	d902      	bls.n	80078e4 <_free_r+0x78>
 80078de:	230c      	movs	r3, #12
 80078e0:	602b      	str	r3, [r5, #0]
 80078e2:	e7d5      	b.n	8007890 <_free_r+0x24>
 80078e4:	6820      	ldr	r0, [r4, #0]
 80078e6:	1821      	adds	r1, r4, r0
 80078e8:	428b      	cmp	r3, r1
 80078ea:	d103      	bne.n	80078f4 <_free_r+0x88>
 80078ec:	6819      	ldr	r1, [r3, #0]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	1809      	adds	r1, r1, r0
 80078f2:	6021      	str	r1, [r4, #0]
 80078f4:	6063      	str	r3, [r4, #4]
 80078f6:	6054      	str	r4, [r2, #4]
 80078f8:	e7ca      	b.n	8007890 <_free_r+0x24>
 80078fa:	46c0      	nop			@ (mov r8, r8)
 80078fc:	200037c8 	.word	0x200037c8

08007900 <malloc>:
 8007900:	b510      	push	{r4, lr}
 8007902:	4b03      	ldr	r3, [pc, #12]	@ (8007910 <malloc+0x10>)
 8007904:	0001      	movs	r1, r0
 8007906:	6818      	ldr	r0, [r3, #0]
 8007908:	f000 f826 	bl	8007958 <_malloc_r>
 800790c:	bd10      	pop	{r4, pc}
 800790e:	46c0      	nop			@ (mov r8, r8)
 8007910:	200001a4 	.word	0x200001a4

08007914 <sbrk_aligned>:
 8007914:	b570      	push	{r4, r5, r6, lr}
 8007916:	4e0f      	ldr	r6, [pc, #60]	@ (8007954 <sbrk_aligned+0x40>)
 8007918:	000d      	movs	r5, r1
 800791a:	6831      	ldr	r1, [r6, #0]
 800791c:	0004      	movs	r4, r0
 800791e:	2900      	cmp	r1, #0
 8007920:	d102      	bne.n	8007928 <sbrk_aligned+0x14>
 8007922:	f000 fc57 	bl	80081d4 <_sbrk_r>
 8007926:	6030      	str	r0, [r6, #0]
 8007928:	0029      	movs	r1, r5
 800792a:	0020      	movs	r0, r4
 800792c:	f000 fc52 	bl	80081d4 <_sbrk_r>
 8007930:	1c43      	adds	r3, r0, #1
 8007932:	d103      	bne.n	800793c <sbrk_aligned+0x28>
 8007934:	2501      	movs	r5, #1
 8007936:	426d      	negs	r5, r5
 8007938:	0028      	movs	r0, r5
 800793a:	bd70      	pop	{r4, r5, r6, pc}
 800793c:	2303      	movs	r3, #3
 800793e:	1cc5      	adds	r5, r0, #3
 8007940:	439d      	bics	r5, r3
 8007942:	42a8      	cmp	r0, r5
 8007944:	d0f8      	beq.n	8007938 <sbrk_aligned+0x24>
 8007946:	1a29      	subs	r1, r5, r0
 8007948:	0020      	movs	r0, r4
 800794a:	f000 fc43 	bl	80081d4 <_sbrk_r>
 800794e:	3001      	adds	r0, #1
 8007950:	d1f2      	bne.n	8007938 <sbrk_aligned+0x24>
 8007952:	e7ef      	b.n	8007934 <sbrk_aligned+0x20>
 8007954:	200037c4 	.word	0x200037c4

08007958 <_malloc_r>:
 8007958:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800795a:	2203      	movs	r2, #3
 800795c:	1ccb      	adds	r3, r1, #3
 800795e:	4393      	bics	r3, r2
 8007960:	3308      	adds	r3, #8
 8007962:	0005      	movs	r5, r0
 8007964:	001f      	movs	r7, r3
 8007966:	2b0c      	cmp	r3, #12
 8007968:	d234      	bcs.n	80079d4 <_malloc_r+0x7c>
 800796a:	270c      	movs	r7, #12
 800796c:	42b9      	cmp	r1, r7
 800796e:	d833      	bhi.n	80079d8 <_malloc_r+0x80>
 8007970:	0028      	movs	r0, r5
 8007972:	f000 f871 	bl	8007a58 <__malloc_lock>
 8007976:	4e37      	ldr	r6, [pc, #220]	@ (8007a54 <_malloc_r+0xfc>)
 8007978:	6833      	ldr	r3, [r6, #0]
 800797a:	001c      	movs	r4, r3
 800797c:	2c00      	cmp	r4, #0
 800797e:	d12f      	bne.n	80079e0 <_malloc_r+0x88>
 8007980:	0039      	movs	r1, r7
 8007982:	0028      	movs	r0, r5
 8007984:	f7ff ffc6 	bl	8007914 <sbrk_aligned>
 8007988:	0004      	movs	r4, r0
 800798a:	1c43      	adds	r3, r0, #1
 800798c:	d15f      	bne.n	8007a4e <_malloc_r+0xf6>
 800798e:	6834      	ldr	r4, [r6, #0]
 8007990:	9400      	str	r4, [sp, #0]
 8007992:	9b00      	ldr	r3, [sp, #0]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d14a      	bne.n	8007a2e <_malloc_r+0xd6>
 8007998:	2c00      	cmp	r4, #0
 800799a:	d052      	beq.n	8007a42 <_malloc_r+0xea>
 800799c:	6823      	ldr	r3, [r4, #0]
 800799e:	0028      	movs	r0, r5
 80079a0:	18e3      	adds	r3, r4, r3
 80079a2:	9900      	ldr	r1, [sp, #0]
 80079a4:	9301      	str	r3, [sp, #4]
 80079a6:	f000 fc15 	bl	80081d4 <_sbrk_r>
 80079aa:	9b01      	ldr	r3, [sp, #4]
 80079ac:	4283      	cmp	r3, r0
 80079ae:	d148      	bne.n	8007a42 <_malloc_r+0xea>
 80079b0:	6823      	ldr	r3, [r4, #0]
 80079b2:	0028      	movs	r0, r5
 80079b4:	1aff      	subs	r7, r7, r3
 80079b6:	0039      	movs	r1, r7
 80079b8:	f7ff ffac 	bl	8007914 <sbrk_aligned>
 80079bc:	3001      	adds	r0, #1
 80079be:	d040      	beq.n	8007a42 <_malloc_r+0xea>
 80079c0:	6823      	ldr	r3, [r4, #0]
 80079c2:	19db      	adds	r3, r3, r7
 80079c4:	6023      	str	r3, [r4, #0]
 80079c6:	6833      	ldr	r3, [r6, #0]
 80079c8:	685a      	ldr	r2, [r3, #4]
 80079ca:	2a00      	cmp	r2, #0
 80079cc:	d133      	bne.n	8007a36 <_malloc_r+0xde>
 80079ce:	9b00      	ldr	r3, [sp, #0]
 80079d0:	6033      	str	r3, [r6, #0]
 80079d2:	e019      	b.n	8007a08 <_malloc_r+0xb0>
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	dac9      	bge.n	800796c <_malloc_r+0x14>
 80079d8:	230c      	movs	r3, #12
 80079da:	602b      	str	r3, [r5, #0]
 80079dc:	2000      	movs	r0, #0
 80079de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80079e0:	6821      	ldr	r1, [r4, #0]
 80079e2:	1bc9      	subs	r1, r1, r7
 80079e4:	d420      	bmi.n	8007a28 <_malloc_r+0xd0>
 80079e6:	290b      	cmp	r1, #11
 80079e8:	d90a      	bls.n	8007a00 <_malloc_r+0xa8>
 80079ea:	19e2      	adds	r2, r4, r7
 80079ec:	6027      	str	r7, [r4, #0]
 80079ee:	42a3      	cmp	r3, r4
 80079f0:	d104      	bne.n	80079fc <_malloc_r+0xa4>
 80079f2:	6032      	str	r2, [r6, #0]
 80079f4:	6863      	ldr	r3, [r4, #4]
 80079f6:	6011      	str	r1, [r2, #0]
 80079f8:	6053      	str	r3, [r2, #4]
 80079fa:	e005      	b.n	8007a08 <_malloc_r+0xb0>
 80079fc:	605a      	str	r2, [r3, #4]
 80079fe:	e7f9      	b.n	80079f4 <_malloc_r+0x9c>
 8007a00:	6862      	ldr	r2, [r4, #4]
 8007a02:	42a3      	cmp	r3, r4
 8007a04:	d10e      	bne.n	8007a24 <_malloc_r+0xcc>
 8007a06:	6032      	str	r2, [r6, #0]
 8007a08:	0028      	movs	r0, r5
 8007a0a:	f000 f82d 	bl	8007a68 <__malloc_unlock>
 8007a0e:	0020      	movs	r0, r4
 8007a10:	2207      	movs	r2, #7
 8007a12:	300b      	adds	r0, #11
 8007a14:	1d23      	adds	r3, r4, #4
 8007a16:	4390      	bics	r0, r2
 8007a18:	1ac2      	subs	r2, r0, r3
 8007a1a:	4298      	cmp	r0, r3
 8007a1c:	d0df      	beq.n	80079de <_malloc_r+0x86>
 8007a1e:	1a1b      	subs	r3, r3, r0
 8007a20:	50a3      	str	r3, [r4, r2]
 8007a22:	e7dc      	b.n	80079de <_malloc_r+0x86>
 8007a24:	605a      	str	r2, [r3, #4]
 8007a26:	e7ef      	b.n	8007a08 <_malloc_r+0xb0>
 8007a28:	0023      	movs	r3, r4
 8007a2a:	6864      	ldr	r4, [r4, #4]
 8007a2c:	e7a6      	b.n	800797c <_malloc_r+0x24>
 8007a2e:	9c00      	ldr	r4, [sp, #0]
 8007a30:	6863      	ldr	r3, [r4, #4]
 8007a32:	9300      	str	r3, [sp, #0]
 8007a34:	e7ad      	b.n	8007992 <_malloc_r+0x3a>
 8007a36:	001a      	movs	r2, r3
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	42a3      	cmp	r3, r4
 8007a3c:	d1fb      	bne.n	8007a36 <_malloc_r+0xde>
 8007a3e:	2300      	movs	r3, #0
 8007a40:	e7da      	b.n	80079f8 <_malloc_r+0xa0>
 8007a42:	230c      	movs	r3, #12
 8007a44:	0028      	movs	r0, r5
 8007a46:	602b      	str	r3, [r5, #0]
 8007a48:	f000 f80e 	bl	8007a68 <__malloc_unlock>
 8007a4c:	e7c6      	b.n	80079dc <_malloc_r+0x84>
 8007a4e:	6007      	str	r7, [r0, #0]
 8007a50:	e7da      	b.n	8007a08 <_malloc_r+0xb0>
 8007a52:	46c0      	nop			@ (mov r8, r8)
 8007a54:	200037c8 	.word	0x200037c8

08007a58 <__malloc_lock>:
 8007a58:	b510      	push	{r4, lr}
 8007a5a:	4802      	ldr	r0, [pc, #8]	@ (8007a64 <__malloc_lock+0xc>)
 8007a5c:	f7ff fed5 	bl	800780a <__retarget_lock_acquire_recursive>
 8007a60:	bd10      	pop	{r4, pc}
 8007a62:	46c0      	nop			@ (mov r8, r8)
 8007a64:	200037c0 	.word	0x200037c0

08007a68 <__malloc_unlock>:
 8007a68:	b510      	push	{r4, lr}
 8007a6a:	4802      	ldr	r0, [pc, #8]	@ (8007a74 <__malloc_unlock+0xc>)
 8007a6c:	f7ff fece 	bl	800780c <__retarget_lock_release_recursive>
 8007a70:	bd10      	pop	{r4, pc}
 8007a72:	46c0      	nop			@ (mov r8, r8)
 8007a74:	200037c0 	.word	0x200037c0

08007a78 <__ssputs_r>:
 8007a78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a7a:	688e      	ldr	r6, [r1, #8]
 8007a7c:	b085      	sub	sp, #20
 8007a7e:	001f      	movs	r7, r3
 8007a80:	000c      	movs	r4, r1
 8007a82:	680b      	ldr	r3, [r1, #0]
 8007a84:	9002      	str	r0, [sp, #8]
 8007a86:	9203      	str	r2, [sp, #12]
 8007a88:	42be      	cmp	r6, r7
 8007a8a:	d830      	bhi.n	8007aee <__ssputs_r+0x76>
 8007a8c:	210c      	movs	r1, #12
 8007a8e:	5e62      	ldrsh	r2, [r4, r1]
 8007a90:	2190      	movs	r1, #144	@ 0x90
 8007a92:	00c9      	lsls	r1, r1, #3
 8007a94:	420a      	tst	r2, r1
 8007a96:	d028      	beq.n	8007aea <__ssputs_r+0x72>
 8007a98:	2003      	movs	r0, #3
 8007a9a:	6921      	ldr	r1, [r4, #16]
 8007a9c:	1a5b      	subs	r3, r3, r1
 8007a9e:	9301      	str	r3, [sp, #4]
 8007aa0:	6963      	ldr	r3, [r4, #20]
 8007aa2:	4343      	muls	r3, r0
 8007aa4:	9801      	ldr	r0, [sp, #4]
 8007aa6:	0fdd      	lsrs	r5, r3, #31
 8007aa8:	18ed      	adds	r5, r5, r3
 8007aaa:	1c7b      	adds	r3, r7, #1
 8007aac:	181b      	adds	r3, r3, r0
 8007aae:	106d      	asrs	r5, r5, #1
 8007ab0:	42ab      	cmp	r3, r5
 8007ab2:	d900      	bls.n	8007ab6 <__ssputs_r+0x3e>
 8007ab4:	001d      	movs	r5, r3
 8007ab6:	0552      	lsls	r2, r2, #21
 8007ab8:	d528      	bpl.n	8007b0c <__ssputs_r+0x94>
 8007aba:	0029      	movs	r1, r5
 8007abc:	9802      	ldr	r0, [sp, #8]
 8007abe:	f7ff ff4b 	bl	8007958 <_malloc_r>
 8007ac2:	1e06      	subs	r6, r0, #0
 8007ac4:	d02c      	beq.n	8007b20 <__ssputs_r+0xa8>
 8007ac6:	9a01      	ldr	r2, [sp, #4]
 8007ac8:	6921      	ldr	r1, [r4, #16]
 8007aca:	f7ff fea8 	bl	800781e <memcpy>
 8007ace:	89a2      	ldrh	r2, [r4, #12]
 8007ad0:	4b18      	ldr	r3, [pc, #96]	@ (8007b34 <__ssputs_r+0xbc>)
 8007ad2:	401a      	ands	r2, r3
 8007ad4:	2380      	movs	r3, #128	@ 0x80
 8007ad6:	4313      	orrs	r3, r2
 8007ad8:	81a3      	strh	r3, [r4, #12]
 8007ada:	9b01      	ldr	r3, [sp, #4]
 8007adc:	6126      	str	r6, [r4, #16]
 8007ade:	18f6      	adds	r6, r6, r3
 8007ae0:	6026      	str	r6, [r4, #0]
 8007ae2:	003e      	movs	r6, r7
 8007ae4:	6165      	str	r5, [r4, #20]
 8007ae6:	1aed      	subs	r5, r5, r3
 8007ae8:	60a5      	str	r5, [r4, #8]
 8007aea:	42be      	cmp	r6, r7
 8007aec:	d900      	bls.n	8007af0 <__ssputs_r+0x78>
 8007aee:	003e      	movs	r6, r7
 8007af0:	0032      	movs	r2, r6
 8007af2:	9903      	ldr	r1, [sp, #12]
 8007af4:	6820      	ldr	r0, [r4, #0]
 8007af6:	f000 fb5b 	bl	80081b0 <memmove>
 8007afa:	2000      	movs	r0, #0
 8007afc:	68a3      	ldr	r3, [r4, #8]
 8007afe:	1b9b      	subs	r3, r3, r6
 8007b00:	60a3      	str	r3, [r4, #8]
 8007b02:	6823      	ldr	r3, [r4, #0]
 8007b04:	199b      	adds	r3, r3, r6
 8007b06:	6023      	str	r3, [r4, #0]
 8007b08:	b005      	add	sp, #20
 8007b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b0c:	002a      	movs	r2, r5
 8007b0e:	9802      	ldr	r0, [sp, #8]
 8007b10:	f000 fb84 	bl	800821c <_realloc_r>
 8007b14:	1e06      	subs	r6, r0, #0
 8007b16:	d1e0      	bne.n	8007ada <__ssputs_r+0x62>
 8007b18:	6921      	ldr	r1, [r4, #16]
 8007b1a:	9802      	ldr	r0, [sp, #8]
 8007b1c:	f7ff fea6 	bl	800786c <_free_r>
 8007b20:	230c      	movs	r3, #12
 8007b22:	2001      	movs	r0, #1
 8007b24:	9a02      	ldr	r2, [sp, #8]
 8007b26:	4240      	negs	r0, r0
 8007b28:	6013      	str	r3, [r2, #0]
 8007b2a:	89a2      	ldrh	r2, [r4, #12]
 8007b2c:	3334      	adds	r3, #52	@ 0x34
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	81a3      	strh	r3, [r4, #12]
 8007b32:	e7e9      	b.n	8007b08 <__ssputs_r+0x90>
 8007b34:	fffffb7f 	.word	0xfffffb7f

08007b38 <_svfiprintf_r>:
 8007b38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b3a:	b0a1      	sub	sp, #132	@ 0x84
 8007b3c:	9003      	str	r0, [sp, #12]
 8007b3e:	001d      	movs	r5, r3
 8007b40:	898b      	ldrh	r3, [r1, #12]
 8007b42:	000f      	movs	r7, r1
 8007b44:	0016      	movs	r6, r2
 8007b46:	061b      	lsls	r3, r3, #24
 8007b48:	d511      	bpl.n	8007b6e <_svfiprintf_r+0x36>
 8007b4a:	690b      	ldr	r3, [r1, #16]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d10e      	bne.n	8007b6e <_svfiprintf_r+0x36>
 8007b50:	2140      	movs	r1, #64	@ 0x40
 8007b52:	f7ff ff01 	bl	8007958 <_malloc_r>
 8007b56:	6038      	str	r0, [r7, #0]
 8007b58:	6138      	str	r0, [r7, #16]
 8007b5a:	2800      	cmp	r0, #0
 8007b5c:	d105      	bne.n	8007b6a <_svfiprintf_r+0x32>
 8007b5e:	230c      	movs	r3, #12
 8007b60:	9a03      	ldr	r2, [sp, #12]
 8007b62:	6013      	str	r3, [r2, #0]
 8007b64:	2001      	movs	r0, #1
 8007b66:	4240      	negs	r0, r0
 8007b68:	e0cf      	b.n	8007d0a <_svfiprintf_r+0x1d2>
 8007b6a:	2340      	movs	r3, #64	@ 0x40
 8007b6c:	617b      	str	r3, [r7, #20]
 8007b6e:	2300      	movs	r3, #0
 8007b70:	ac08      	add	r4, sp, #32
 8007b72:	6163      	str	r3, [r4, #20]
 8007b74:	3320      	adds	r3, #32
 8007b76:	7663      	strb	r3, [r4, #25]
 8007b78:	3310      	adds	r3, #16
 8007b7a:	76a3      	strb	r3, [r4, #26]
 8007b7c:	9507      	str	r5, [sp, #28]
 8007b7e:	0035      	movs	r5, r6
 8007b80:	782b      	ldrb	r3, [r5, #0]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d001      	beq.n	8007b8a <_svfiprintf_r+0x52>
 8007b86:	2b25      	cmp	r3, #37	@ 0x25
 8007b88:	d148      	bne.n	8007c1c <_svfiprintf_r+0xe4>
 8007b8a:	1bab      	subs	r3, r5, r6
 8007b8c:	9305      	str	r3, [sp, #20]
 8007b8e:	42b5      	cmp	r5, r6
 8007b90:	d00b      	beq.n	8007baa <_svfiprintf_r+0x72>
 8007b92:	0032      	movs	r2, r6
 8007b94:	0039      	movs	r1, r7
 8007b96:	9803      	ldr	r0, [sp, #12]
 8007b98:	f7ff ff6e 	bl	8007a78 <__ssputs_r>
 8007b9c:	3001      	adds	r0, #1
 8007b9e:	d100      	bne.n	8007ba2 <_svfiprintf_r+0x6a>
 8007ba0:	e0ae      	b.n	8007d00 <_svfiprintf_r+0x1c8>
 8007ba2:	6963      	ldr	r3, [r4, #20]
 8007ba4:	9a05      	ldr	r2, [sp, #20]
 8007ba6:	189b      	adds	r3, r3, r2
 8007ba8:	6163      	str	r3, [r4, #20]
 8007baa:	782b      	ldrb	r3, [r5, #0]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d100      	bne.n	8007bb2 <_svfiprintf_r+0x7a>
 8007bb0:	e0a6      	b.n	8007d00 <_svfiprintf_r+0x1c8>
 8007bb2:	2201      	movs	r2, #1
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	4252      	negs	r2, r2
 8007bb8:	6062      	str	r2, [r4, #4]
 8007bba:	a904      	add	r1, sp, #16
 8007bbc:	3254      	adds	r2, #84	@ 0x54
 8007bbe:	1852      	adds	r2, r2, r1
 8007bc0:	1c6e      	adds	r6, r5, #1
 8007bc2:	6023      	str	r3, [r4, #0]
 8007bc4:	60e3      	str	r3, [r4, #12]
 8007bc6:	60a3      	str	r3, [r4, #8]
 8007bc8:	7013      	strb	r3, [r2, #0]
 8007bca:	65a3      	str	r3, [r4, #88]	@ 0x58
 8007bcc:	4b54      	ldr	r3, [pc, #336]	@ (8007d20 <_svfiprintf_r+0x1e8>)
 8007bce:	2205      	movs	r2, #5
 8007bd0:	0018      	movs	r0, r3
 8007bd2:	7831      	ldrb	r1, [r6, #0]
 8007bd4:	9305      	str	r3, [sp, #20]
 8007bd6:	f000 fb0f 	bl	80081f8 <memchr>
 8007bda:	1c75      	adds	r5, r6, #1
 8007bdc:	2800      	cmp	r0, #0
 8007bde:	d11f      	bne.n	8007c20 <_svfiprintf_r+0xe8>
 8007be0:	6822      	ldr	r2, [r4, #0]
 8007be2:	06d3      	lsls	r3, r2, #27
 8007be4:	d504      	bpl.n	8007bf0 <_svfiprintf_r+0xb8>
 8007be6:	2353      	movs	r3, #83	@ 0x53
 8007be8:	a904      	add	r1, sp, #16
 8007bea:	185b      	adds	r3, r3, r1
 8007bec:	2120      	movs	r1, #32
 8007bee:	7019      	strb	r1, [r3, #0]
 8007bf0:	0713      	lsls	r3, r2, #28
 8007bf2:	d504      	bpl.n	8007bfe <_svfiprintf_r+0xc6>
 8007bf4:	2353      	movs	r3, #83	@ 0x53
 8007bf6:	a904      	add	r1, sp, #16
 8007bf8:	185b      	adds	r3, r3, r1
 8007bfa:	212b      	movs	r1, #43	@ 0x2b
 8007bfc:	7019      	strb	r1, [r3, #0]
 8007bfe:	7833      	ldrb	r3, [r6, #0]
 8007c00:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c02:	d016      	beq.n	8007c32 <_svfiprintf_r+0xfa>
 8007c04:	0035      	movs	r5, r6
 8007c06:	2100      	movs	r1, #0
 8007c08:	200a      	movs	r0, #10
 8007c0a:	68e3      	ldr	r3, [r4, #12]
 8007c0c:	782a      	ldrb	r2, [r5, #0]
 8007c0e:	1c6e      	adds	r6, r5, #1
 8007c10:	3a30      	subs	r2, #48	@ 0x30
 8007c12:	2a09      	cmp	r2, #9
 8007c14:	d950      	bls.n	8007cb8 <_svfiprintf_r+0x180>
 8007c16:	2900      	cmp	r1, #0
 8007c18:	d111      	bne.n	8007c3e <_svfiprintf_r+0x106>
 8007c1a:	e017      	b.n	8007c4c <_svfiprintf_r+0x114>
 8007c1c:	3501      	adds	r5, #1
 8007c1e:	e7af      	b.n	8007b80 <_svfiprintf_r+0x48>
 8007c20:	9b05      	ldr	r3, [sp, #20]
 8007c22:	6822      	ldr	r2, [r4, #0]
 8007c24:	1ac0      	subs	r0, r0, r3
 8007c26:	2301      	movs	r3, #1
 8007c28:	4083      	lsls	r3, r0
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	002e      	movs	r6, r5
 8007c2e:	6023      	str	r3, [r4, #0]
 8007c30:	e7cc      	b.n	8007bcc <_svfiprintf_r+0x94>
 8007c32:	9b07      	ldr	r3, [sp, #28]
 8007c34:	1d19      	adds	r1, r3, #4
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	9107      	str	r1, [sp, #28]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	db01      	blt.n	8007c42 <_svfiprintf_r+0x10a>
 8007c3e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007c40:	e004      	b.n	8007c4c <_svfiprintf_r+0x114>
 8007c42:	425b      	negs	r3, r3
 8007c44:	60e3      	str	r3, [r4, #12]
 8007c46:	2302      	movs	r3, #2
 8007c48:	4313      	orrs	r3, r2
 8007c4a:	6023      	str	r3, [r4, #0]
 8007c4c:	782b      	ldrb	r3, [r5, #0]
 8007c4e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007c50:	d10c      	bne.n	8007c6c <_svfiprintf_r+0x134>
 8007c52:	786b      	ldrb	r3, [r5, #1]
 8007c54:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c56:	d134      	bne.n	8007cc2 <_svfiprintf_r+0x18a>
 8007c58:	9b07      	ldr	r3, [sp, #28]
 8007c5a:	3502      	adds	r5, #2
 8007c5c:	1d1a      	adds	r2, r3, #4
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	9207      	str	r2, [sp, #28]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	da01      	bge.n	8007c6a <_svfiprintf_r+0x132>
 8007c66:	2301      	movs	r3, #1
 8007c68:	425b      	negs	r3, r3
 8007c6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c6c:	4e2d      	ldr	r6, [pc, #180]	@ (8007d24 <_svfiprintf_r+0x1ec>)
 8007c6e:	2203      	movs	r2, #3
 8007c70:	0030      	movs	r0, r6
 8007c72:	7829      	ldrb	r1, [r5, #0]
 8007c74:	f000 fac0 	bl	80081f8 <memchr>
 8007c78:	2800      	cmp	r0, #0
 8007c7a:	d006      	beq.n	8007c8a <_svfiprintf_r+0x152>
 8007c7c:	2340      	movs	r3, #64	@ 0x40
 8007c7e:	1b80      	subs	r0, r0, r6
 8007c80:	4083      	lsls	r3, r0
 8007c82:	6822      	ldr	r2, [r4, #0]
 8007c84:	3501      	adds	r5, #1
 8007c86:	4313      	orrs	r3, r2
 8007c88:	6023      	str	r3, [r4, #0]
 8007c8a:	7829      	ldrb	r1, [r5, #0]
 8007c8c:	2206      	movs	r2, #6
 8007c8e:	4826      	ldr	r0, [pc, #152]	@ (8007d28 <_svfiprintf_r+0x1f0>)
 8007c90:	1c6e      	adds	r6, r5, #1
 8007c92:	7621      	strb	r1, [r4, #24]
 8007c94:	f000 fab0 	bl	80081f8 <memchr>
 8007c98:	2800      	cmp	r0, #0
 8007c9a:	d038      	beq.n	8007d0e <_svfiprintf_r+0x1d6>
 8007c9c:	4b23      	ldr	r3, [pc, #140]	@ (8007d2c <_svfiprintf_r+0x1f4>)
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d122      	bne.n	8007ce8 <_svfiprintf_r+0x1b0>
 8007ca2:	2207      	movs	r2, #7
 8007ca4:	9b07      	ldr	r3, [sp, #28]
 8007ca6:	3307      	adds	r3, #7
 8007ca8:	4393      	bics	r3, r2
 8007caa:	3308      	adds	r3, #8
 8007cac:	9307      	str	r3, [sp, #28]
 8007cae:	6963      	ldr	r3, [r4, #20]
 8007cb0:	9a04      	ldr	r2, [sp, #16]
 8007cb2:	189b      	adds	r3, r3, r2
 8007cb4:	6163      	str	r3, [r4, #20]
 8007cb6:	e762      	b.n	8007b7e <_svfiprintf_r+0x46>
 8007cb8:	4343      	muls	r3, r0
 8007cba:	0035      	movs	r5, r6
 8007cbc:	2101      	movs	r1, #1
 8007cbe:	189b      	adds	r3, r3, r2
 8007cc0:	e7a4      	b.n	8007c0c <_svfiprintf_r+0xd4>
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	200a      	movs	r0, #10
 8007cc6:	0019      	movs	r1, r3
 8007cc8:	3501      	adds	r5, #1
 8007cca:	6063      	str	r3, [r4, #4]
 8007ccc:	782a      	ldrb	r2, [r5, #0]
 8007cce:	1c6e      	adds	r6, r5, #1
 8007cd0:	3a30      	subs	r2, #48	@ 0x30
 8007cd2:	2a09      	cmp	r2, #9
 8007cd4:	d903      	bls.n	8007cde <_svfiprintf_r+0x1a6>
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d0c8      	beq.n	8007c6c <_svfiprintf_r+0x134>
 8007cda:	9109      	str	r1, [sp, #36]	@ 0x24
 8007cdc:	e7c6      	b.n	8007c6c <_svfiprintf_r+0x134>
 8007cde:	4341      	muls	r1, r0
 8007ce0:	0035      	movs	r5, r6
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	1889      	adds	r1, r1, r2
 8007ce6:	e7f1      	b.n	8007ccc <_svfiprintf_r+0x194>
 8007ce8:	aa07      	add	r2, sp, #28
 8007cea:	9200      	str	r2, [sp, #0]
 8007cec:	0021      	movs	r1, r4
 8007cee:	003a      	movs	r2, r7
 8007cf0:	4b0f      	ldr	r3, [pc, #60]	@ (8007d30 <_svfiprintf_r+0x1f8>)
 8007cf2:	9803      	ldr	r0, [sp, #12]
 8007cf4:	e000      	b.n	8007cf8 <_svfiprintf_r+0x1c0>
 8007cf6:	bf00      	nop
 8007cf8:	9004      	str	r0, [sp, #16]
 8007cfa:	9b04      	ldr	r3, [sp, #16]
 8007cfc:	3301      	adds	r3, #1
 8007cfe:	d1d6      	bne.n	8007cae <_svfiprintf_r+0x176>
 8007d00:	89bb      	ldrh	r3, [r7, #12]
 8007d02:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8007d04:	065b      	lsls	r3, r3, #25
 8007d06:	d500      	bpl.n	8007d0a <_svfiprintf_r+0x1d2>
 8007d08:	e72c      	b.n	8007b64 <_svfiprintf_r+0x2c>
 8007d0a:	b021      	add	sp, #132	@ 0x84
 8007d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d0e:	aa07      	add	r2, sp, #28
 8007d10:	9200      	str	r2, [sp, #0]
 8007d12:	0021      	movs	r1, r4
 8007d14:	003a      	movs	r2, r7
 8007d16:	4b06      	ldr	r3, [pc, #24]	@ (8007d30 <_svfiprintf_r+0x1f8>)
 8007d18:	9803      	ldr	r0, [sp, #12]
 8007d1a:	f000 f87b 	bl	8007e14 <_printf_i>
 8007d1e:	e7eb      	b.n	8007cf8 <_svfiprintf_r+0x1c0>
 8007d20:	08008aa6 	.word	0x08008aa6
 8007d24:	08008aac 	.word	0x08008aac
 8007d28:	08008ab0 	.word	0x08008ab0
 8007d2c:	00000000 	.word	0x00000000
 8007d30:	08007a79 	.word	0x08007a79

08007d34 <_printf_common>:
 8007d34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d36:	0016      	movs	r6, r2
 8007d38:	9301      	str	r3, [sp, #4]
 8007d3a:	688a      	ldr	r2, [r1, #8]
 8007d3c:	690b      	ldr	r3, [r1, #16]
 8007d3e:	000c      	movs	r4, r1
 8007d40:	9000      	str	r0, [sp, #0]
 8007d42:	4293      	cmp	r3, r2
 8007d44:	da00      	bge.n	8007d48 <_printf_common+0x14>
 8007d46:	0013      	movs	r3, r2
 8007d48:	0022      	movs	r2, r4
 8007d4a:	6033      	str	r3, [r6, #0]
 8007d4c:	3243      	adds	r2, #67	@ 0x43
 8007d4e:	7812      	ldrb	r2, [r2, #0]
 8007d50:	2a00      	cmp	r2, #0
 8007d52:	d001      	beq.n	8007d58 <_printf_common+0x24>
 8007d54:	3301      	adds	r3, #1
 8007d56:	6033      	str	r3, [r6, #0]
 8007d58:	6823      	ldr	r3, [r4, #0]
 8007d5a:	069b      	lsls	r3, r3, #26
 8007d5c:	d502      	bpl.n	8007d64 <_printf_common+0x30>
 8007d5e:	6833      	ldr	r3, [r6, #0]
 8007d60:	3302      	adds	r3, #2
 8007d62:	6033      	str	r3, [r6, #0]
 8007d64:	6822      	ldr	r2, [r4, #0]
 8007d66:	2306      	movs	r3, #6
 8007d68:	0015      	movs	r5, r2
 8007d6a:	401d      	ands	r5, r3
 8007d6c:	421a      	tst	r2, r3
 8007d6e:	d027      	beq.n	8007dc0 <_printf_common+0x8c>
 8007d70:	0023      	movs	r3, r4
 8007d72:	3343      	adds	r3, #67	@ 0x43
 8007d74:	781b      	ldrb	r3, [r3, #0]
 8007d76:	1e5a      	subs	r2, r3, #1
 8007d78:	4193      	sbcs	r3, r2
 8007d7a:	6822      	ldr	r2, [r4, #0]
 8007d7c:	0692      	lsls	r2, r2, #26
 8007d7e:	d430      	bmi.n	8007de2 <_printf_common+0xae>
 8007d80:	0022      	movs	r2, r4
 8007d82:	9901      	ldr	r1, [sp, #4]
 8007d84:	9800      	ldr	r0, [sp, #0]
 8007d86:	9d08      	ldr	r5, [sp, #32]
 8007d88:	3243      	adds	r2, #67	@ 0x43
 8007d8a:	47a8      	blx	r5
 8007d8c:	3001      	adds	r0, #1
 8007d8e:	d025      	beq.n	8007ddc <_printf_common+0xa8>
 8007d90:	2206      	movs	r2, #6
 8007d92:	6823      	ldr	r3, [r4, #0]
 8007d94:	2500      	movs	r5, #0
 8007d96:	4013      	ands	r3, r2
 8007d98:	2b04      	cmp	r3, #4
 8007d9a:	d105      	bne.n	8007da8 <_printf_common+0x74>
 8007d9c:	6833      	ldr	r3, [r6, #0]
 8007d9e:	68e5      	ldr	r5, [r4, #12]
 8007da0:	1aed      	subs	r5, r5, r3
 8007da2:	43eb      	mvns	r3, r5
 8007da4:	17db      	asrs	r3, r3, #31
 8007da6:	401d      	ands	r5, r3
 8007da8:	68a3      	ldr	r3, [r4, #8]
 8007daa:	6922      	ldr	r2, [r4, #16]
 8007dac:	4293      	cmp	r3, r2
 8007dae:	dd01      	ble.n	8007db4 <_printf_common+0x80>
 8007db0:	1a9b      	subs	r3, r3, r2
 8007db2:	18ed      	adds	r5, r5, r3
 8007db4:	2600      	movs	r6, #0
 8007db6:	42b5      	cmp	r5, r6
 8007db8:	d120      	bne.n	8007dfc <_printf_common+0xc8>
 8007dba:	2000      	movs	r0, #0
 8007dbc:	e010      	b.n	8007de0 <_printf_common+0xac>
 8007dbe:	3501      	adds	r5, #1
 8007dc0:	68e3      	ldr	r3, [r4, #12]
 8007dc2:	6832      	ldr	r2, [r6, #0]
 8007dc4:	1a9b      	subs	r3, r3, r2
 8007dc6:	42ab      	cmp	r3, r5
 8007dc8:	ddd2      	ble.n	8007d70 <_printf_common+0x3c>
 8007dca:	0022      	movs	r2, r4
 8007dcc:	2301      	movs	r3, #1
 8007dce:	9901      	ldr	r1, [sp, #4]
 8007dd0:	9800      	ldr	r0, [sp, #0]
 8007dd2:	9f08      	ldr	r7, [sp, #32]
 8007dd4:	3219      	adds	r2, #25
 8007dd6:	47b8      	blx	r7
 8007dd8:	3001      	adds	r0, #1
 8007dda:	d1f0      	bne.n	8007dbe <_printf_common+0x8a>
 8007ddc:	2001      	movs	r0, #1
 8007dde:	4240      	negs	r0, r0
 8007de0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007de2:	2030      	movs	r0, #48	@ 0x30
 8007de4:	18e1      	adds	r1, r4, r3
 8007de6:	3143      	adds	r1, #67	@ 0x43
 8007de8:	7008      	strb	r0, [r1, #0]
 8007dea:	0021      	movs	r1, r4
 8007dec:	1c5a      	adds	r2, r3, #1
 8007dee:	3145      	adds	r1, #69	@ 0x45
 8007df0:	7809      	ldrb	r1, [r1, #0]
 8007df2:	18a2      	adds	r2, r4, r2
 8007df4:	3243      	adds	r2, #67	@ 0x43
 8007df6:	3302      	adds	r3, #2
 8007df8:	7011      	strb	r1, [r2, #0]
 8007dfa:	e7c1      	b.n	8007d80 <_printf_common+0x4c>
 8007dfc:	0022      	movs	r2, r4
 8007dfe:	2301      	movs	r3, #1
 8007e00:	9901      	ldr	r1, [sp, #4]
 8007e02:	9800      	ldr	r0, [sp, #0]
 8007e04:	9f08      	ldr	r7, [sp, #32]
 8007e06:	321a      	adds	r2, #26
 8007e08:	47b8      	blx	r7
 8007e0a:	3001      	adds	r0, #1
 8007e0c:	d0e6      	beq.n	8007ddc <_printf_common+0xa8>
 8007e0e:	3601      	adds	r6, #1
 8007e10:	e7d1      	b.n	8007db6 <_printf_common+0x82>
	...

08007e14 <_printf_i>:
 8007e14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e16:	b08b      	sub	sp, #44	@ 0x2c
 8007e18:	9206      	str	r2, [sp, #24]
 8007e1a:	000a      	movs	r2, r1
 8007e1c:	3243      	adds	r2, #67	@ 0x43
 8007e1e:	9307      	str	r3, [sp, #28]
 8007e20:	9005      	str	r0, [sp, #20]
 8007e22:	9203      	str	r2, [sp, #12]
 8007e24:	7e0a      	ldrb	r2, [r1, #24]
 8007e26:	000c      	movs	r4, r1
 8007e28:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007e2a:	2a78      	cmp	r2, #120	@ 0x78
 8007e2c:	d809      	bhi.n	8007e42 <_printf_i+0x2e>
 8007e2e:	2a62      	cmp	r2, #98	@ 0x62
 8007e30:	d80b      	bhi.n	8007e4a <_printf_i+0x36>
 8007e32:	2a00      	cmp	r2, #0
 8007e34:	d100      	bne.n	8007e38 <_printf_i+0x24>
 8007e36:	e0ba      	b.n	8007fae <_printf_i+0x19a>
 8007e38:	497a      	ldr	r1, [pc, #488]	@ (8008024 <_printf_i+0x210>)
 8007e3a:	9104      	str	r1, [sp, #16]
 8007e3c:	2a58      	cmp	r2, #88	@ 0x58
 8007e3e:	d100      	bne.n	8007e42 <_printf_i+0x2e>
 8007e40:	e08e      	b.n	8007f60 <_printf_i+0x14c>
 8007e42:	0025      	movs	r5, r4
 8007e44:	3542      	adds	r5, #66	@ 0x42
 8007e46:	702a      	strb	r2, [r5, #0]
 8007e48:	e022      	b.n	8007e90 <_printf_i+0x7c>
 8007e4a:	0010      	movs	r0, r2
 8007e4c:	3863      	subs	r0, #99	@ 0x63
 8007e4e:	2815      	cmp	r0, #21
 8007e50:	d8f7      	bhi.n	8007e42 <_printf_i+0x2e>
 8007e52:	f7f8 f97f 	bl	8000154 <__gnu_thumb1_case_shi>
 8007e56:	0016      	.short	0x0016
 8007e58:	fff6001f 	.word	0xfff6001f
 8007e5c:	fff6fff6 	.word	0xfff6fff6
 8007e60:	001ffff6 	.word	0x001ffff6
 8007e64:	fff6fff6 	.word	0xfff6fff6
 8007e68:	fff6fff6 	.word	0xfff6fff6
 8007e6c:	0036009f 	.word	0x0036009f
 8007e70:	fff6007e 	.word	0xfff6007e
 8007e74:	00b0fff6 	.word	0x00b0fff6
 8007e78:	0036fff6 	.word	0x0036fff6
 8007e7c:	fff6fff6 	.word	0xfff6fff6
 8007e80:	0082      	.short	0x0082
 8007e82:	0025      	movs	r5, r4
 8007e84:	681a      	ldr	r2, [r3, #0]
 8007e86:	3542      	adds	r5, #66	@ 0x42
 8007e88:	1d11      	adds	r1, r2, #4
 8007e8a:	6019      	str	r1, [r3, #0]
 8007e8c:	6813      	ldr	r3, [r2, #0]
 8007e8e:	702b      	strb	r3, [r5, #0]
 8007e90:	2301      	movs	r3, #1
 8007e92:	e09e      	b.n	8007fd2 <_printf_i+0x1be>
 8007e94:	6818      	ldr	r0, [r3, #0]
 8007e96:	6809      	ldr	r1, [r1, #0]
 8007e98:	1d02      	adds	r2, r0, #4
 8007e9a:	060d      	lsls	r5, r1, #24
 8007e9c:	d50b      	bpl.n	8007eb6 <_printf_i+0xa2>
 8007e9e:	6806      	ldr	r6, [r0, #0]
 8007ea0:	601a      	str	r2, [r3, #0]
 8007ea2:	2e00      	cmp	r6, #0
 8007ea4:	da03      	bge.n	8007eae <_printf_i+0x9a>
 8007ea6:	232d      	movs	r3, #45	@ 0x2d
 8007ea8:	9a03      	ldr	r2, [sp, #12]
 8007eaa:	4276      	negs	r6, r6
 8007eac:	7013      	strb	r3, [r2, #0]
 8007eae:	4b5d      	ldr	r3, [pc, #372]	@ (8008024 <_printf_i+0x210>)
 8007eb0:	270a      	movs	r7, #10
 8007eb2:	9304      	str	r3, [sp, #16]
 8007eb4:	e018      	b.n	8007ee8 <_printf_i+0xd4>
 8007eb6:	6806      	ldr	r6, [r0, #0]
 8007eb8:	601a      	str	r2, [r3, #0]
 8007eba:	0649      	lsls	r1, r1, #25
 8007ebc:	d5f1      	bpl.n	8007ea2 <_printf_i+0x8e>
 8007ebe:	b236      	sxth	r6, r6
 8007ec0:	e7ef      	b.n	8007ea2 <_printf_i+0x8e>
 8007ec2:	6808      	ldr	r0, [r1, #0]
 8007ec4:	6819      	ldr	r1, [r3, #0]
 8007ec6:	c940      	ldmia	r1!, {r6}
 8007ec8:	0605      	lsls	r5, r0, #24
 8007eca:	d402      	bmi.n	8007ed2 <_printf_i+0xbe>
 8007ecc:	0640      	lsls	r0, r0, #25
 8007ece:	d500      	bpl.n	8007ed2 <_printf_i+0xbe>
 8007ed0:	b2b6      	uxth	r6, r6
 8007ed2:	6019      	str	r1, [r3, #0]
 8007ed4:	4b53      	ldr	r3, [pc, #332]	@ (8008024 <_printf_i+0x210>)
 8007ed6:	270a      	movs	r7, #10
 8007ed8:	9304      	str	r3, [sp, #16]
 8007eda:	2a6f      	cmp	r2, #111	@ 0x6f
 8007edc:	d100      	bne.n	8007ee0 <_printf_i+0xcc>
 8007ede:	3f02      	subs	r7, #2
 8007ee0:	0023      	movs	r3, r4
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	3343      	adds	r3, #67	@ 0x43
 8007ee6:	701a      	strb	r2, [r3, #0]
 8007ee8:	6863      	ldr	r3, [r4, #4]
 8007eea:	60a3      	str	r3, [r4, #8]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	db06      	blt.n	8007efe <_printf_i+0xea>
 8007ef0:	2104      	movs	r1, #4
 8007ef2:	6822      	ldr	r2, [r4, #0]
 8007ef4:	9d03      	ldr	r5, [sp, #12]
 8007ef6:	438a      	bics	r2, r1
 8007ef8:	6022      	str	r2, [r4, #0]
 8007efa:	4333      	orrs	r3, r6
 8007efc:	d00c      	beq.n	8007f18 <_printf_i+0x104>
 8007efe:	9d03      	ldr	r5, [sp, #12]
 8007f00:	0030      	movs	r0, r6
 8007f02:	0039      	movs	r1, r7
 8007f04:	f7f8 f9b6 	bl	8000274 <__aeabi_uidivmod>
 8007f08:	9b04      	ldr	r3, [sp, #16]
 8007f0a:	3d01      	subs	r5, #1
 8007f0c:	5c5b      	ldrb	r3, [r3, r1]
 8007f0e:	702b      	strb	r3, [r5, #0]
 8007f10:	0033      	movs	r3, r6
 8007f12:	0006      	movs	r6, r0
 8007f14:	429f      	cmp	r7, r3
 8007f16:	d9f3      	bls.n	8007f00 <_printf_i+0xec>
 8007f18:	2f08      	cmp	r7, #8
 8007f1a:	d109      	bne.n	8007f30 <_printf_i+0x11c>
 8007f1c:	6823      	ldr	r3, [r4, #0]
 8007f1e:	07db      	lsls	r3, r3, #31
 8007f20:	d506      	bpl.n	8007f30 <_printf_i+0x11c>
 8007f22:	6862      	ldr	r2, [r4, #4]
 8007f24:	6923      	ldr	r3, [r4, #16]
 8007f26:	429a      	cmp	r2, r3
 8007f28:	dc02      	bgt.n	8007f30 <_printf_i+0x11c>
 8007f2a:	2330      	movs	r3, #48	@ 0x30
 8007f2c:	3d01      	subs	r5, #1
 8007f2e:	702b      	strb	r3, [r5, #0]
 8007f30:	9b03      	ldr	r3, [sp, #12]
 8007f32:	1b5b      	subs	r3, r3, r5
 8007f34:	6123      	str	r3, [r4, #16]
 8007f36:	9b07      	ldr	r3, [sp, #28]
 8007f38:	0021      	movs	r1, r4
 8007f3a:	9300      	str	r3, [sp, #0]
 8007f3c:	9805      	ldr	r0, [sp, #20]
 8007f3e:	9b06      	ldr	r3, [sp, #24]
 8007f40:	aa09      	add	r2, sp, #36	@ 0x24
 8007f42:	f7ff fef7 	bl	8007d34 <_printf_common>
 8007f46:	3001      	adds	r0, #1
 8007f48:	d148      	bne.n	8007fdc <_printf_i+0x1c8>
 8007f4a:	2001      	movs	r0, #1
 8007f4c:	4240      	negs	r0, r0
 8007f4e:	b00b      	add	sp, #44	@ 0x2c
 8007f50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f52:	2220      	movs	r2, #32
 8007f54:	6809      	ldr	r1, [r1, #0]
 8007f56:	430a      	orrs	r2, r1
 8007f58:	6022      	str	r2, [r4, #0]
 8007f5a:	2278      	movs	r2, #120	@ 0x78
 8007f5c:	4932      	ldr	r1, [pc, #200]	@ (8008028 <_printf_i+0x214>)
 8007f5e:	9104      	str	r1, [sp, #16]
 8007f60:	0021      	movs	r1, r4
 8007f62:	3145      	adds	r1, #69	@ 0x45
 8007f64:	700a      	strb	r2, [r1, #0]
 8007f66:	6819      	ldr	r1, [r3, #0]
 8007f68:	6822      	ldr	r2, [r4, #0]
 8007f6a:	c940      	ldmia	r1!, {r6}
 8007f6c:	0610      	lsls	r0, r2, #24
 8007f6e:	d402      	bmi.n	8007f76 <_printf_i+0x162>
 8007f70:	0650      	lsls	r0, r2, #25
 8007f72:	d500      	bpl.n	8007f76 <_printf_i+0x162>
 8007f74:	b2b6      	uxth	r6, r6
 8007f76:	6019      	str	r1, [r3, #0]
 8007f78:	07d3      	lsls	r3, r2, #31
 8007f7a:	d502      	bpl.n	8007f82 <_printf_i+0x16e>
 8007f7c:	2320      	movs	r3, #32
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	6023      	str	r3, [r4, #0]
 8007f82:	2e00      	cmp	r6, #0
 8007f84:	d001      	beq.n	8007f8a <_printf_i+0x176>
 8007f86:	2710      	movs	r7, #16
 8007f88:	e7aa      	b.n	8007ee0 <_printf_i+0xcc>
 8007f8a:	2220      	movs	r2, #32
 8007f8c:	6823      	ldr	r3, [r4, #0]
 8007f8e:	4393      	bics	r3, r2
 8007f90:	6023      	str	r3, [r4, #0]
 8007f92:	e7f8      	b.n	8007f86 <_printf_i+0x172>
 8007f94:	681a      	ldr	r2, [r3, #0]
 8007f96:	680d      	ldr	r5, [r1, #0]
 8007f98:	1d10      	adds	r0, r2, #4
 8007f9a:	6949      	ldr	r1, [r1, #20]
 8007f9c:	6018      	str	r0, [r3, #0]
 8007f9e:	6813      	ldr	r3, [r2, #0]
 8007fa0:	062e      	lsls	r6, r5, #24
 8007fa2:	d501      	bpl.n	8007fa8 <_printf_i+0x194>
 8007fa4:	6019      	str	r1, [r3, #0]
 8007fa6:	e002      	b.n	8007fae <_printf_i+0x19a>
 8007fa8:	066d      	lsls	r5, r5, #25
 8007faa:	d5fb      	bpl.n	8007fa4 <_printf_i+0x190>
 8007fac:	8019      	strh	r1, [r3, #0]
 8007fae:	2300      	movs	r3, #0
 8007fb0:	9d03      	ldr	r5, [sp, #12]
 8007fb2:	6123      	str	r3, [r4, #16]
 8007fb4:	e7bf      	b.n	8007f36 <_printf_i+0x122>
 8007fb6:	681a      	ldr	r2, [r3, #0]
 8007fb8:	1d11      	adds	r1, r2, #4
 8007fba:	6019      	str	r1, [r3, #0]
 8007fbc:	6815      	ldr	r5, [r2, #0]
 8007fbe:	2100      	movs	r1, #0
 8007fc0:	0028      	movs	r0, r5
 8007fc2:	6862      	ldr	r2, [r4, #4]
 8007fc4:	f000 f918 	bl	80081f8 <memchr>
 8007fc8:	2800      	cmp	r0, #0
 8007fca:	d001      	beq.n	8007fd0 <_printf_i+0x1bc>
 8007fcc:	1b40      	subs	r0, r0, r5
 8007fce:	6060      	str	r0, [r4, #4]
 8007fd0:	6863      	ldr	r3, [r4, #4]
 8007fd2:	6123      	str	r3, [r4, #16]
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	9a03      	ldr	r2, [sp, #12]
 8007fd8:	7013      	strb	r3, [r2, #0]
 8007fda:	e7ac      	b.n	8007f36 <_printf_i+0x122>
 8007fdc:	002a      	movs	r2, r5
 8007fde:	6923      	ldr	r3, [r4, #16]
 8007fe0:	9906      	ldr	r1, [sp, #24]
 8007fe2:	9805      	ldr	r0, [sp, #20]
 8007fe4:	9d07      	ldr	r5, [sp, #28]
 8007fe6:	47a8      	blx	r5
 8007fe8:	3001      	adds	r0, #1
 8007fea:	d0ae      	beq.n	8007f4a <_printf_i+0x136>
 8007fec:	6823      	ldr	r3, [r4, #0]
 8007fee:	079b      	lsls	r3, r3, #30
 8007ff0:	d415      	bmi.n	800801e <_printf_i+0x20a>
 8007ff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ff4:	68e0      	ldr	r0, [r4, #12]
 8007ff6:	4298      	cmp	r0, r3
 8007ff8:	daa9      	bge.n	8007f4e <_printf_i+0x13a>
 8007ffa:	0018      	movs	r0, r3
 8007ffc:	e7a7      	b.n	8007f4e <_printf_i+0x13a>
 8007ffe:	0022      	movs	r2, r4
 8008000:	2301      	movs	r3, #1
 8008002:	9906      	ldr	r1, [sp, #24]
 8008004:	9805      	ldr	r0, [sp, #20]
 8008006:	9e07      	ldr	r6, [sp, #28]
 8008008:	3219      	adds	r2, #25
 800800a:	47b0      	blx	r6
 800800c:	3001      	adds	r0, #1
 800800e:	d09c      	beq.n	8007f4a <_printf_i+0x136>
 8008010:	3501      	adds	r5, #1
 8008012:	68e3      	ldr	r3, [r4, #12]
 8008014:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008016:	1a9b      	subs	r3, r3, r2
 8008018:	42ab      	cmp	r3, r5
 800801a:	dcf0      	bgt.n	8007ffe <_printf_i+0x1ea>
 800801c:	e7e9      	b.n	8007ff2 <_printf_i+0x1de>
 800801e:	2500      	movs	r5, #0
 8008020:	e7f7      	b.n	8008012 <_printf_i+0x1fe>
 8008022:	46c0      	nop			@ (mov r8, r8)
 8008024:	08008ab7 	.word	0x08008ab7
 8008028:	08008ac8 	.word	0x08008ac8

0800802c <__sflush_r>:
 800802c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800802e:	220c      	movs	r2, #12
 8008030:	5e8b      	ldrsh	r3, [r1, r2]
 8008032:	0005      	movs	r5, r0
 8008034:	000c      	movs	r4, r1
 8008036:	071a      	lsls	r2, r3, #28
 8008038:	d456      	bmi.n	80080e8 <__sflush_r+0xbc>
 800803a:	684a      	ldr	r2, [r1, #4]
 800803c:	2a00      	cmp	r2, #0
 800803e:	dc02      	bgt.n	8008046 <__sflush_r+0x1a>
 8008040:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8008042:	2a00      	cmp	r2, #0
 8008044:	dd4e      	ble.n	80080e4 <__sflush_r+0xb8>
 8008046:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8008048:	2f00      	cmp	r7, #0
 800804a:	d04b      	beq.n	80080e4 <__sflush_r+0xb8>
 800804c:	2200      	movs	r2, #0
 800804e:	2080      	movs	r0, #128	@ 0x80
 8008050:	682e      	ldr	r6, [r5, #0]
 8008052:	602a      	str	r2, [r5, #0]
 8008054:	001a      	movs	r2, r3
 8008056:	0140      	lsls	r0, r0, #5
 8008058:	6a21      	ldr	r1, [r4, #32]
 800805a:	4002      	ands	r2, r0
 800805c:	4203      	tst	r3, r0
 800805e:	d033      	beq.n	80080c8 <__sflush_r+0x9c>
 8008060:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008062:	89a3      	ldrh	r3, [r4, #12]
 8008064:	075b      	lsls	r3, r3, #29
 8008066:	d506      	bpl.n	8008076 <__sflush_r+0x4a>
 8008068:	6863      	ldr	r3, [r4, #4]
 800806a:	1ad2      	subs	r2, r2, r3
 800806c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800806e:	2b00      	cmp	r3, #0
 8008070:	d001      	beq.n	8008076 <__sflush_r+0x4a>
 8008072:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008074:	1ad2      	subs	r2, r2, r3
 8008076:	2300      	movs	r3, #0
 8008078:	0028      	movs	r0, r5
 800807a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800807c:	6a21      	ldr	r1, [r4, #32]
 800807e:	47b8      	blx	r7
 8008080:	89a2      	ldrh	r2, [r4, #12]
 8008082:	1c43      	adds	r3, r0, #1
 8008084:	d106      	bne.n	8008094 <__sflush_r+0x68>
 8008086:	6829      	ldr	r1, [r5, #0]
 8008088:	291d      	cmp	r1, #29
 800808a:	d846      	bhi.n	800811a <__sflush_r+0xee>
 800808c:	4b29      	ldr	r3, [pc, #164]	@ (8008134 <__sflush_r+0x108>)
 800808e:	40cb      	lsrs	r3, r1
 8008090:	07db      	lsls	r3, r3, #31
 8008092:	d542      	bpl.n	800811a <__sflush_r+0xee>
 8008094:	2300      	movs	r3, #0
 8008096:	6063      	str	r3, [r4, #4]
 8008098:	6923      	ldr	r3, [r4, #16]
 800809a:	6023      	str	r3, [r4, #0]
 800809c:	04d2      	lsls	r2, r2, #19
 800809e:	d505      	bpl.n	80080ac <__sflush_r+0x80>
 80080a0:	1c43      	adds	r3, r0, #1
 80080a2:	d102      	bne.n	80080aa <__sflush_r+0x7e>
 80080a4:	682b      	ldr	r3, [r5, #0]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d100      	bne.n	80080ac <__sflush_r+0x80>
 80080aa:	6560      	str	r0, [r4, #84]	@ 0x54
 80080ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80080ae:	602e      	str	r6, [r5, #0]
 80080b0:	2900      	cmp	r1, #0
 80080b2:	d017      	beq.n	80080e4 <__sflush_r+0xb8>
 80080b4:	0023      	movs	r3, r4
 80080b6:	3344      	adds	r3, #68	@ 0x44
 80080b8:	4299      	cmp	r1, r3
 80080ba:	d002      	beq.n	80080c2 <__sflush_r+0x96>
 80080bc:	0028      	movs	r0, r5
 80080be:	f7ff fbd5 	bl	800786c <_free_r>
 80080c2:	2300      	movs	r3, #0
 80080c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80080c6:	e00d      	b.n	80080e4 <__sflush_r+0xb8>
 80080c8:	2301      	movs	r3, #1
 80080ca:	0028      	movs	r0, r5
 80080cc:	47b8      	blx	r7
 80080ce:	0002      	movs	r2, r0
 80080d0:	1c43      	adds	r3, r0, #1
 80080d2:	d1c6      	bne.n	8008062 <__sflush_r+0x36>
 80080d4:	682b      	ldr	r3, [r5, #0]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d0c3      	beq.n	8008062 <__sflush_r+0x36>
 80080da:	2b1d      	cmp	r3, #29
 80080dc:	d001      	beq.n	80080e2 <__sflush_r+0xb6>
 80080de:	2b16      	cmp	r3, #22
 80080e0:	d11a      	bne.n	8008118 <__sflush_r+0xec>
 80080e2:	602e      	str	r6, [r5, #0]
 80080e4:	2000      	movs	r0, #0
 80080e6:	e01e      	b.n	8008126 <__sflush_r+0xfa>
 80080e8:	690e      	ldr	r6, [r1, #16]
 80080ea:	2e00      	cmp	r6, #0
 80080ec:	d0fa      	beq.n	80080e4 <__sflush_r+0xb8>
 80080ee:	680f      	ldr	r7, [r1, #0]
 80080f0:	600e      	str	r6, [r1, #0]
 80080f2:	1bba      	subs	r2, r7, r6
 80080f4:	9201      	str	r2, [sp, #4]
 80080f6:	2200      	movs	r2, #0
 80080f8:	079b      	lsls	r3, r3, #30
 80080fa:	d100      	bne.n	80080fe <__sflush_r+0xd2>
 80080fc:	694a      	ldr	r2, [r1, #20]
 80080fe:	60a2      	str	r2, [r4, #8]
 8008100:	9b01      	ldr	r3, [sp, #4]
 8008102:	2b00      	cmp	r3, #0
 8008104:	ddee      	ble.n	80080e4 <__sflush_r+0xb8>
 8008106:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008108:	0032      	movs	r2, r6
 800810a:	001f      	movs	r7, r3
 800810c:	0028      	movs	r0, r5
 800810e:	9b01      	ldr	r3, [sp, #4]
 8008110:	6a21      	ldr	r1, [r4, #32]
 8008112:	47b8      	blx	r7
 8008114:	2800      	cmp	r0, #0
 8008116:	dc07      	bgt.n	8008128 <__sflush_r+0xfc>
 8008118:	89a2      	ldrh	r2, [r4, #12]
 800811a:	2340      	movs	r3, #64	@ 0x40
 800811c:	2001      	movs	r0, #1
 800811e:	4313      	orrs	r3, r2
 8008120:	b21b      	sxth	r3, r3
 8008122:	81a3      	strh	r3, [r4, #12]
 8008124:	4240      	negs	r0, r0
 8008126:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008128:	9b01      	ldr	r3, [sp, #4]
 800812a:	1836      	adds	r6, r6, r0
 800812c:	1a1b      	subs	r3, r3, r0
 800812e:	9301      	str	r3, [sp, #4]
 8008130:	e7e6      	b.n	8008100 <__sflush_r+0xd4>
 8008132:	46c0      	nop			@ (mov r8, r8)
 8008134:	20400001 	.word	0x20400001

08008138 <_fflush_r>:
 8008138:	690b      	ldr	r3, [r1, #16]
 800813a:	b570      	push	{r4, r5, r6, lr}
 800813c:	0005      	movs	r5, r0
 800813e:	000c      	movs	r4, r1
 8008140:	2b00      	cmp	r3, #0
 8008142:	d102      	bne.n	800814a <_fflush_r+0x12>
 8008144:	2500      	movs	r5, #0
 8008146:	0028      	movs	r0, r5
 8008148:	bd70      	pop	{r4, r5, r6, pc}
 800814a:	2800      	cmp	r0, #0
 800814c:	d004      	beq.n	8008158 <_fflush_r+0x20>
 800814e:	6a03      	ldr	r3, [r0, #32]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d101      	bne.n	8008158 <_fflush_r+0x20>
 8008154:	f7ff f9d6 	bl	8007504 <__sinit>
 8008158:	220c      	movs	r2, #12
 800815a:	5ea3      	ldrsh	r3, [r4, r2]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d0f1      	beq.n	8008144 <_fflush_r+0xc>
 8008160:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008162:	07d2      	lsls	r2, r2, #31
 8008164:	d404      	bmi.n	8008170 <_fflush_r+0x38>
 8008166:	059b      	lsls	r3, r3, #22
 8008168:	d402      	bmi.n	8008170 <_fflush_r+0x38>
 800816a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800816c:	f7ff fb4d 	bl	800780a <__retarget_lock_acquire_recursive>
 8008170:	0028      	movs	r0, r5
 8008172:	0021      	movs	r1, r4
 8008174:	f7ff ff5a 	bl	800802c <__sflush_r>
 8008178:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800817a:	0005      	movs	r5, r0
 800817c:	07db      	lsls	r3, r3, #31
 800817e:	d4e2      	bmi.n	8008146 <_fflush_r+0xe>
 8008180:	89a3      	ldrh	r3, [r4, #12]
 8008182:	059b      	lsls	r3, r3, #22
 8008184:	d4df      	bmi.n	8008146 <_fflush_r+0xe>
 8008186:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008188:	f7ff fb40 	bl	800780c <__retarget_lock_release_recursive>
 800818c:	e7db      	b.n	8008146 <_fflush_r+0xe>
	...

08008190 <fiprintf>:
 8008190:	b40e      	push	{r1, r2, r3}
 8008192:	b517      	push	{r0, r1, r2, r4, lr}
 8008194:	4c05      	ldr	r4, [pc, #20]	@ (80081ac <fiprintf+0x1c>)
 8008196:	ab05      	add	r3, sp, #20
 8008198:	cb04      	ldmia	r3!, {r2}
 800819a:	0001      	movs	r1, r0
 800819c:	6820      	ldr	r0, [r4, #0]
 800819e:	9301      	str	r3, [sp, #4]
 80081a0:	f000 f894 	bl	80082cc <_vfiprintf_r>
 80081a4:	bc1e      	pop	{r1, r2, r3, r4}
 80081a6:	bc08      	pop	{r3}
 80081a8:	b003      	add	sp, #12
 80081aa:	4718      	bx	r3
 80081ac:	200001a4 	.word	0x200001a4

080081b0 <memmove>:
 80081b0:	b510      	push	{r4, lr}
 80081b2:	4288      	cmp	r0, r1
 80081b4:	d902      	bls.n	80081bc <memmove+0xc>
 80081b6:	188b      	adds	r3, r1, r2
 80081b8:	4298      	cmp	r0, r3
 80081ba:	d308      	bcc.n	80081ce <memmove+0x1e>
 80081bc:	2300      	movs	r3, #0
 80081be:	429a      	cmp	r2, r3
 80081c0:	d007      	beq.n	80081d2 <memmove+0x22>
 80081c2:	5ccc      	ldrb	r4, [r1, r3]
 80081c4:	54c4      	strb	r4, [r0, r3]
 80081c6:	3301      	adds	r3, #1
 80081c8:	e7f9      	b.n	80081be <memmove+0xe>
 80081ca:	5c8b      	ldrb	r3, [r1, r2]
 80081cc:	5483      	strb	r3, [r0, r2]
 80081ce:	3a01      	subs	r2, #1
 80081d0:	d2fb      	bcs.n	80081ca <memmove+0x1a>
 80081d2:	bd10      	pop	{r4, pc}

080081d4 <_sbrk_r>:
 80081d4:	2300      	movs	r3, #0
 80081d6:	b570      	push	{r4, r5, r6, lr}
 80081d8:	4d06      	ldr	r5, [pc, #24]	@ (80081f4 <_sbrk_r+0x20>)
 80081da:	0004      	movs	r4, r0
 80081dc:	0008      	movs	r0, r1
 80081de:	602b      	str	r3, [r5, #0]
 80081e0:	f7fa fe54 	bl	8002e8c <_sbrk>
 80081e4:	1c43      	adds	r3, r0, #1
 80081e6:	d103      	bne.n	80081f0 <_sbrk_r+0x1c>
 80081e8:	682b      	ldr	r3, [r5, #0]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d000      	beq.n	80081f0 <_sbrk_r+0x1c>
 80081ee:	6023      	str	r3, [r4, #0]
 80081f0:	bd70      	pop	{r4, r5, r6, pc}
 80081f2:	46c0      	nop			@ (mov r8, r8)
 80081f4:	200037bc 	.word	0x200037bc

080081f8 <memchr>:
 80081f8:	b2c9      	uxtb	r1, r1
 80081fa:	1882      	adds	r2, r0, r2
 80081fc:	4290      	cmp	r0, r2
 80081fe:	d101      	bne.n	8008204 <memchr+0xc>
 8008200:	2000      	movs	r0, #0
 8008202:	4770      	bx	lr
 8008204:	7803      	ldrb	r3, [r0, #0]
 8008206:	428b      	cmp	r3, r1
 8008208:	d0fb      	beq.n	8008202 <memchr+0xa>
 800820a:	3001      	adds	r0, #1
 800820c:	e7f6      	b.n	80081fc <memchr+0x4>

0800820e <abort>:
 800820e:	2006      	movs	r0, #6
 8008210:	b510      	push	{r4, lr}
 8008212:	f000 fa41 	bl	8008698 <raise>
 8008216:	2001      	movs	r0, #1
 8008218:	f7fa fe0c 	bl	8002e34 <_exit>

0800821c <_realloc_r>:
 800821c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800821e:	0006      	movs	r6, r0
 8008220:	000c      	movs	r4, r1
 8008222:	0015      	movs	r5, r2
 8008224:	2900      	cmp	r1, #0
 8008226:	d105      	bne.n	8008234 <_realloc_r+0x18>
 8008228:	0011      	movs	r1, r2
 800822a:	f7ff fb95 	bl	8007958 <_malloc_r>
 800822e:	0004      	movs	r4, r0
 8008230:	0020      	movs	r0, r4
 8008232:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008234:	2a00      	cmp	r2, #0
 8008236:	d103      	bne.n	8008240 <_realloc_r+0x24>
 8008238:	f7ff fb18 	bl	800786c <_free_r>
 800823c:	002c      	movs	r4, r5
 800823e:	e7f7      	b.n	8008230 <_realloc_r+0x14>
 8008240:	f000 fa4a 	bl	80086d8 <_malloc_usable_size_r>
 8008244:	0007      	movs	r7, r0
 8008246:	4285      	cmp	r5, r0
 8008248:	d802      	bhi.n	8008250 <_realloc_r+0x34>
 800824a:	0843      	lsrs	r3, r0, #1
 800824c:	42ab      	cmp	r3, r5
 800824e:	d3ef      	bcc.n	8008230 <_realloc_r+0x14>
 8008250:	0029      	movs	r1, r5
 8008252:	0030      	movs	r0, r6
 8008254:	f7ff fb80 	bl	8007958 <_malloc_r>
 8008258:	9001      	str	r0, [sp, #4]
 800825a:	2800      	cmp	r0, #0
 800825c:	d101      	bne.n	8008262 <_realloc_r+0x46>
 800825e:	9c01      	ldr	r4, [sp, #4]
 8008260:	e7e6      	b.n	8008230 <_realloc_r+0x14>
 8008262:	002a      	movs	r2, r5
 8008264:	42bd      	cmp	r5, r7
 8008266:	d900      	bls.n	800826a <_realloc_r+0x4e>
 8008268:	003a      	movs	r2, r7
 800826a:	0021      	movs	r1, r4
 800826c:	9801      	ldr	r0, [sp, #4]
 800826e:	f7ff fad6 	bl	800781e <memcpy>
 8008272:	0021      	movs	r1, r4
 8008274:	0030      	movs	r0, r6
 8008276:	f7ff faf9 	bl	800786c <_free_r>
 800827a:	e7f0      	b.n	800825e <_realloc_r+0x42>

0800827c <__sfputc_r>:
 800827c:	6893      	ldr	r3, [r2, #8]
 800827e:	b510      	push	{r4, lr}
 8008280:	3b01      	subs	r3, #1
 8008282:	6093      	str	r3, [r2, #8]
 8008284:	2b00      	cmp	r3, #0
 8008286:	da04      	bge.n	8008292 <__sfputc_r+0x16>
 8008288:	6994      	ldr	r4, [r2, #24]
 800828a:	42a3      	cmp	r3, r4
 800828c:	db07      	blt.n	800829e <__sfputc_r+0x22>
 800828e:	290a      	cmp	r1, #10
 8008290:	d005      	beq.n	800829e <__sfputc_r+0x22>
 8008292:	6813      	ldr	r3, [r2, #0]
 8008294:	1c58      	adds	r0, r3, #1
 8008296:	6010      	str	r0, [r2, #0]
 8008298:	7019      	strb	r1, [r3, #0]
 800829a:	0008      	movs	r0, r1
 800829c:	bd10      	pop	{r4, pc}
 800829e:	f000 f931 	bl	8008504 <__swbuf_r>
 80082a2:	0001      	movs	r1, r0
 80082a4:	e7f9      	b.n	800829a <__sfputc_r+0x1e>

080082a6 <__sfputs_r>:
 80082a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082a8:	0006      	movs	r6, r0
 80082aa:	000f      	movs	r7, r1
 80082ac:	0014      	movs	r4, r2
 80082ae:	18d5      	adds	r5, r2, r3
 80082b0:	42ac      	cmp	r4, r5
 80082b2:	d101      	bne.n	80082b8 <__sfputs_r+0x12>
 80082b4:	2000      	movs	r0, #0
 80082b6:	e007      	b.n	80082c8 <__sfputs_r+0x22>
 80082b8:	7821      	ldrb	r1, [r4, #0]
 80082ba:	003a      	movs	r2, r7
 80082bc:	0030      	movs	r0, r6
 80082be:	f7ff ffdd 	bl	800827c <__sfputc_r>
 80082c2:	3401      	adds	r4, #1
 80082c4:	1c43      	adds	r3, r0, #1
 80082c6:	d1f3      	bne.n	80082b0 <__sfputs_r+0xa>
 80082c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080082cc <_vfiprintf_r>:
 80082cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80082ce:	b0a1      	sub	sp, #132	@ 0x84
 80082d0:	000f      	movs	r7, r1
 80082d2:	0015      	movs	r5, r2
 80082d4:	001e      	movs	r6, r3
 80082d6:	9003      	str	r0, [sp, #12]
 80082d8:	2800      	cmp	r0, #0
 80082da:	d004      	beq.n	80082e6 <_vfiprintf_r+0x1a>
 80082dc:	6a03      	ldr	r3, [r0, #32]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d101      	bne.n	80082e6 <_vfiprintf_r+0x1a>
 80082e2:	f7ff f90f 	bl	8007504 <__sinit>
 80082e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80082e8:	07db      	lsls	r3, r3, #31
 80082ea:	d405      	bmi.n	80082f8 <_vfiprintf_r+0x2c>
 80082ec:	89bb      	ldrh	r3, [r7, #12]
 80082ee:	059b      	lsls	r3, r3, #22
 80082f0:	d402      	bmi.n	80082f8 <_vfiprintf_r+0x2c>
 80082f2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80082f4:	f7ff fa89 	bl	800780a <__retarget_lock_acquire_recursive>
 80082f8:	89bb      	ldrh	r3, [r7, #12]
 80082fa:	071b      	lsls	r3, r3, #28
 80082fc:	d502      	bpl.n	8008304 <_vfiprintf_r+0x38>
 80082fe:	693b      	ldr	r3, [r7, #16]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d113      	bne.n	800832c <_vfiprintf_r+0x60>
 8008304:	0039      	movs	r1, r7
 8008306:	9803      	ldr	r0, [sp, #12]
 8008308:	f000 f93e 	bl	8008588 <__swsetup_r>
 800830c:	2800      	cmp	r0, #0
 800830e:	d00d      	beq.n	800832c <_vfiprintf_r+0x60>
 8008310:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008312:	07db      	lsls	r3, r3, #31
 8008314:	d503      	bpl.n	800831e <_vfiprintf_r+0x52>
 8008316:	2001      	movs	r0, #1
 8008318:	4240      	negs	r0, r0
 800831a:	b021      	add	sp, #132	@ 0x84
 800831c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800831e:	89bb      	ldrh	r3, [r7, #12]
 8008320:	059b      	lsls	r3, r3, #22
 8008322:	d4f8      	bmi.n	8008316 <_vfiprintf_r+0x4a>
 8008324:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008326:	f7ff fa71 	bl	800780c <__retarget_lock_release_recursive>
 800832a:	e7f4      	b.n	8008316 <_vfiprintf_r+0x4a>
 800832c:	2300      	movs	r3, #0
 800832e:	ac08      	add	r4, sp, #32
 8008330:	6163      	str	r3, [r4, #20]
 8008332:	3320      	adds	r3, #32
 8008334:	7663      	strb	r3, [r4, #25]
 8008336:	3310      	adds	r3, #16
 8008338:	76a3      	strb	r3, [r4, #26]
 800833a:	9607      	str	r6, [sp, #28]
 800833c:	002e      	movs	r6, r5
 800833e:	7833      	ldrb	r3, [r6, #0]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d001      	beq.n	8008348 <_vfiprintf_r+0x7c>
 8008344:	2b25      	cmp	r3, #37	@ 0x25
 8008346:	d148      	bne.n	80083da <_vfiprintf_r+0x10e>
 8008348:	1b73      	subs	r3, r6, r5
 800834a:	9305      	str	r3, [sp, #20]
 800834c:	42ae      	cmp	r6, r5
 800834e:	d00b      	beq.n	8008368 <_vfiprintf_r+0x9c>
 8008350:	002a      	movs	r2, r5
 8008352:	0039      	movs	r1, r7
 8008354:	9803      	ldr	r0, [sp, #12]
 8008356:	f7ff ffa6 	bl	80082a6 <__sfputs_r>
 800835a:	3001      	adds	r0, #1
 800835c:	d100      	bne.n	8008360 <_vfiprintf_r+0x94>
 800835e:	e0ae      	b.n	80084be <_vfiprintf_r+0x1f2>
 8008360:	6963      	ldr	r3, [r4, #20]
 8008362:	9a05      	ldr	r2, [sp, #20]
 8008364:	189b      	adds	r3, r3, r2
 8008366:	6163      	str	r3, [r4, #20]
 8008368:	7833      	ldrb	r3, [r6, #0]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d100      	bne.n	8008370 <_vfiprintf_r+0xa4>
 800836e:	e0a6      	b.n	80084be <_vfiprintf_r+0x1f2>
 8008370:	2201      	movs	r2, #1
 8008372:	2300      	movs	r3, #0
 8008374:	4252      	negs	r2, r2
 8008376:	6062      	str	r2, [r4, #4]
 8008378:	a904      	add	r1, sp, #16
 800837a:	3254      	adds	r2, #84	@ 0x54
 800837c:	1852      	adds	r2, r2, r1
 800837e:	1c75      	adds	r5, r6, #1
 8008380:	6023      	str	r3, [r4, #0]
 8008382:	60e3      	str	r3, [r4, #12]
 8008384:	60a3      	str	r3, [r4, #8]
 8008386:	7013      	strb	r3, [r2, #0]
 8008388:	65a3      	str	r3, [r4, #88]	@ 0x58
 800838a:	4b59      	ldr	r3, [pc, #356]	@ (80084f0 <_vfiprintf_r+0x224>)
 800838c:	2205      	movs	r2, #5
 800838e:	0018      	movs	r0, r3
 8008390:	7829      	ldrb	r1, [r5, #0]
 8008392:	9305      	str	r3, [sp, #20]
 8008394:	f7ff ff30 	bl	80081f8 <memchr>
 8008398:	1c6e      	adds	r6, r5, #1
 800839a:	2800      	cmp	r0, #0
 800839c:	d11f      	bne.n	80083de <_vfiprintf_r+0x112>
 800839e:	6822      	ldr	r2, [r4, #0]
 80083a0:	06d3      	lsls	r3, r2, #27
 80083a2:	d504      	bpl.n	80083ae <_vfiprintf_r+0xe2>
 80083a4:	2353      	movs	r3, #83	@ 0x53
 80083a6:	a904      	add	r1, sp, #16
 80083a8:	185b      	adds	r3, r3, r1
 80083aa:	2120      	movs	r1, #32
 80083ac:	7019      	strb	r1, [r3, #0]
 80083ae:	0713      	lsls	r3, r2, #28
 80083b0:	d504      	bpl.n	80083bc <_vfiprintf_r+0xf0>
 80083b2:	2353      	movs	r3, #83	@ 0x53
 80083b4:	a904      	add	r1, sp, #16
 80083b6:	185b      	adds	r3, r3, r1
 80083b8:	212b      	movs	r1, #43	@ 0x2b
 80083ba:	7019      	strb	r1, [r3, #0]
 80083bc:	782b      	ldrb	r3, [r5, #0]
 80083be:	2b2a      	cmp	r3, #42	@ 0x2a
 80083c0:	d016      	beq.n	80083f0 <_vfiprintf_r+0x124>
 80083c2:	002e      	movs	r6, r5
 80083c4:	2100      	movs	r1, #0
 80083c6:	200a      	movs	r0, #10
 80083c8:	68e3      	ldr	r3, [r4, #12]
 80083ca:	7832      	ldrb	r2, [r6, #0]
 80083cc:	1c75      	adds	r5, r6, #1
 80083ce:	3a30      	subs	r2, #48	@ 0x30
 80083d0:	2a09      	cmp	r2, #9
 80083d2:	d950      	bls.n	8008476 <_vfiprintf_r+0x1aa>
 80083d4:	2900      	cmp	r1, #0
 80083d6:	d111      	bne.n	80083fc <_vfiprintf_r+0x130>
 80083d8:	e017      	b.n	800840a <_vfiprintf_r+0x13e>
 80083da:	3601      	adds	r6, #1
 80083dc:	e7af      	b.n	800833e <_vfiprintf_r+0x72>
 80083de:	9b05      	ldr	r3, [sp, #20]
 80083e0:	6822      	ldr	r2, [r4, #0]
 80083e2:	1ac0      	subs	r0, r0, r3
 80083e4:	2301      	movs	r3, #1
 80083e6:	4083      	lsls	r3, r0
 80083e8:	4313      	orrs	r3, r2
 80083ea:	0035      	movs	r5, r6
 80083ec:	6023      	str	r3, [r4, #0]
 80083ee:	e7cc      	b.n	800838a <_vfiprintf_r+0xbe>
 80083f0:	9b07      	ldr	r3, [sp, #28]
 80083f2:	1d19      	adds	r1, r3, #4
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	9107      	str	r1, [sp, #28]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	db01      	blt.n	8008400 <_vfiprintf_r+0x134>
 80083fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80083fe:	e004      	b.n	800840a <_vfiprintf_r+0x13e>
 8008400:	425b      	negs	r3, r3
 8008402:	60e3      	str	r3, [r4, #12]
 8008404:	2302      	movs	r3, #2
 8008406:	4313      	orrs	r3, r2
 8008408:	6023      	str	r3, [r4, #0]
 800840a:	7833      	ldrb	r3, [r6, #0]
 800840c:	2b2e      	cmp	r3, #46	@ 0x2e
 800840e:	d10c      	bne.n	800842a <_vfiprintf_r+0x15e>
 8008410:	7873      	ldrb	r3, [r6, #1]
 8008412:	2b2a      	cmp	r3, #42	@ 0x2a
 8008414:	d134      	bne.n	8008480 <_vfiprintf_r+0x1b4>
 8008416:	9b07      	ldr	r3, [sp, #28]
 8008418:	3602      	adds	r6, #2
 800841a:	1d1a      	adds	r2, r3, #4
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	9207      	str	r2, [sp, #28]
 8008420:	2b00      	cmp	r3, #0
 8008422:	da01      	bge.n	8008428 <_vfiprintf_r+0x15c>
 8008424:	2301      	movs	r3, #1
 8008426:	425b      	negs	r3, r3
 8008428:	9309      	str	r3, [sp, #36]	@ 0x24
 800842a:	4d32      	ldr	r5, [pc, #200]	@ (80084f4 <_vfiprintf_r+0x228>)
 800842c:	2203      	movs	r2, #3
 800842e:	0028      	movs	r0, r5
 8008430:	7831      	ldrb	r1, [r6, #0]
 8008432:	f7ff fee1 	bl	80081f8 <memchr>
 8008436:	2800      	cmp	r0, #0
 8008438:	d006      	beq.n	8008448 <_vfiprintf_r+0x17c>
 800843a:	2340      	movs	r3, #64	@ 0x40
 800843c:	1b40      	subs	r0, r0, r5
 800843e:	4083      	lsls	r3, r0
 8008440:	6822      	ldr	r2, [r4, #0]
 8008442:	3601      	adds	r6, #1
 8008444:	4313      	orrs	r3, r2
 8008446:	6023      	str	r3, [r4, #0]
 8008448:	7831      	ldrb	r1, [r6, #0]
 800844a:	2206      	movs	r2, #6
 800844c:	482a      	ldr	r0, [pc, #168]	@ (80084f8 <_vfiprintf_r+0x22c>)
 800844e:	1c75      	adds	r5, r6, #1
 8008450:	7621      	strb	r1, [r4, #24]
 8008452:	f7ff fed1 	bl	80081f8 <memchr>
 8008456:	2800      	cmp	r0, #0
 8008458:	d040      	beq.n	80084dc <_vfiprintf_r+0x210>
 800845a:	4b28      	ldr	r3, [pc, #160]	@ (80084fc <_vfiprintf_r+0x230>)
 800845c:	2b00      	cmp	r3, #0
 800845e:	d122      	bne.n	80084a6 <_vfiprintf_r+0x1da>
 8008460:	2207      	movs	r2, #7
 8008462:	9b07      	ldr	r3, [sp, #28]
 8008464:	3307      	adds	r3, #7
 8008466:	4393      	bics	r3, r2
 8008468:	3308      	adds	r3, #8
 800846a:	9307      	str	r3, [sp, #28]
 800846c:	6963      	ldr	r3, [r4, #20]
 800846e:	9a04      	ldr	r2, [sp, #16]
 8008470:	189b      	adds	r3, r3, r2
 8008472:	6163      	str	r3, [r4, #20]
 8008474:	e762      	b.n	800833c <_vfiprintf_r+0x70>
 8008476:	4343      	muls	r3, r0
 8008478:	002e      	movs	r6, r5
 800847a:	2101      	movs	r1, #1
 800847c:	189b      	adds	r3, r3, r2
 800847e:	e7a4      	b.n	80083ca <_vfiprintf_r+0xfe>
 8008480:	2300      	movs	r3, #0
 8008482:	200a      	movs	r0, #10
 8008484:	0019      	movs	r1, r3
 8008486:	3601      	adds	r6, #1
 8008488:	6063      	str	r3, [r4, #4]
 800848a:	7832      	ldrb	r2, [r6, #0]
 800848c:	1c75      	adds	r5, r6, #1
 800848e:	3a30      	subs	r2, #48	@ 0x30
 8008490:	2a09      	cmp	r2, #9
 8008492:	d903      	bls.n	800849c <_vfiprintf_r+0x1d0>
 8008494:	2b00      	cmp	r3, #0
 8008496:	d0c8      	beq.n	800842a <_vfiprintf_r+0x15e>
 8008498:	9109      	str	r1, [sp, #36]	@ 0x24
 800849a:	e7c6      	b.n	800842a <_vfiprintf_r+0x15e>
 800849c:	4341      	muls	r1, r0
 800849e:	002e      	movs	r6, r5
 80084a0:	2301      	movs	r3, #1
 80084a2:	1889      	adds	r1, r1, r2
 80084a4:	e7f1      	b.n	800848a <_vfiprintf_r+0x1be>
 80084a6:	aa07      	add	r2, sp, #28
 80084a8:	9200      	str	r2, [sp, #0]
 80084aa:	0021      	movs	r1, r4
 80084ac:	003a      	movs	r2, r7
 80084ae:	4b14      	ldr	r3, [pc, #80]	@ (8008500 <_vfiprintf_r+0x234>)
 80084b0:	9803      	ldr	r0, [sp, #12]
 80084b2:	e000      	b.n	80084b6 <_vfiprintf_r+0x1ea>
 80084b4:	bf00      	nop
 80084b6:	9004      	str	r0, [sp, #16]
 80084b8:	9b04      	ldr	r3, [sp, #16]
 80084ba:	3301      	adds	r3, #1
 80084bc:	d1d6      	bne.n	800846c <_vfiprintf_r+0x1a0>
 80084be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80084c0:	07db      	lsls	r3, r3, #31
 80084c2:	d405      	bmi.n	80084d0 <_vfiprintf_r+0x204>
 80084c4:	89bb      	ldrh	r3, [r7, #12]
 80084c6:	059b      	lsls	r3, r3, #22
 80084c8:	d402      	bmi.n	80084d0 <_vfiprintf_r+0x204>
 80084ca:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80084cc:	f7ff f99e 	bl	800780c <__retarget_lock_release_recursive>
 80084d0:	89bb      	ldrh	r3, [r7, #12]
 80084d2:	065b      	lsls	r3, r3, #25
 80084d4:	d500      	bpl.n	80084d8 <_vfiprintf_r+0x20c>
 80084d6:	e71e      	b.n	8008316 <_vfiprintf_r+0x4a>
 80084d8:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80084da:	e71e      	b.n	800831a <_vfiprintf_r+0x4e>
 80084dc:	aa07      	add	r2, sp, #28
 80084de:	9200      	str	r2, [sp, #0]
 80084e0:	0021      	movs	r1, r4
 80084e2:	003a      	movs	r2, r7
 80084e4:	4b06      	ldr	r3, [pc, #24]	@ (8008500 <_vfiprintf_r+0x234>)
 80084e6:	9803      	ldr	r0, [sp, #12]
 80084e8:	f7ff fc94 	bl	8007e14 <_printf_i>
 80084ec:	e7e3      	b.n	80084b6 <_vfiprintf_r+0x1ea>
 80084ee:	46c0      	nop			@ (mov r8, r8)
 80084f0:	08008aa6 	.word	0x08008aa6
 80084f4:	08008aac 	.word	0x08008aac
 80084f8:	08008ab0 	.word	0x08008ab0
 80084fc:	00000000 	.word	0x00000000
 8008500:	080082a7 	.word	0x080082a7

08008504 <__swbuf_r>:
 8008504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008506:	0006      	movs	r6, r0
 8008508:	000d      	movs	r5, r1
 800850a:	0014      	movs	r4, r2
 800850c:	2800      	cmp	r0, #0
 800850e:	d004      	beq.n	800851a <__swbuf_r+0x16>
 8008510:	6a03      	ldr	r3, [r0, #32]
 8008512:	2b00      	cmp	r3, #0
 8008514:	d101      	bne.n	800851a <__swbuf_r+0x16>
 8008516:	f7fe fff5 	bl	8007504 <__sinit>
 800851a:	69a3      	ldr	r3, [r4, #24]
 800851c:	60a3      	str	r3, [r4, #8]
 800851e:	89a3      	ldrh	r3, [r4, #12]
 8008520:	071b      	lsls	r3, r3, #28
 8008522:	d502      	bpl.n	800852a <__swbuf_r+0x26>
 8008524:	6923      	ldr	r3, [r4, #16]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d109      	bne.n	800853e <__swbuf_r+0x3a>
 800852a:	0021      	movs	r1, r4
 800852c:	0030      	movs	r0, r6
 800852e:	f000 f82b 	bl	8008588 <__swsetup_r>
 8008532:	2800      	cmp	r0, #0
 8008534:	d003      	beq.n	800853e <__swbuf_r+0x3a>
 8008536:	2501      	movs	r5, #1
 8008538:	426d      	negs	r5, r5
 800853a:	0028      	movs	r0, r5
 800853c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800853e:	6923      	ldr	r3, [r4, #16]
 8008540:	6820      	ldr	r0, [r4, #0]
 8008542:	b2ef      	uxtb	r7, r5
 8008544:	1ac0      	subs	r0, r0, r3
 8008546:	6963      	ldr	r3, [r4, #20]
 8008548:	b2ed      	uxtb	r5, r5
 800854a:	4283      	cmp	r3, r0
 800854c:	dc05      	bgt.n	800855a <__swbuf_r+0x56>
 800854e:	0021      	movs	r1, r4
 8008550:	0030      	movs	r0, r6
 8008552:	f7ff fdf1 	bl	8008138 <_fflush_r>
 8008556:	2800      	cmp	r0, #0
 8008558:	d1ed      	bne.n	8008536 <__swbuf_r+0x32>
 800855a:	68a3      	ldr	r3, [r4, #8]
 800855c:	3001      	adds	r0, #1
 800855e:	3b01      	subs	r3, #1
 8008560:	60a3      	str	r3, [r4, #8]
 8008562:	6823      	ldr	r3, [r4, #0]
 8008564:	1c5a      	adds	r2, r3, #1
 8008566:	6022      	str	r2, [r4, #0]
 8008568:	701f      	strb	r7, [r3, #0]
 800856a:	6963      	ldr	r3, [r4, #20]
 800856c:	4283      	cmp	r3, r0
 800856e:	d004      	beq.n	800857a <__swbuf_r+0x76>
 8008570:	89a3      	ldrh	r3, [r4, #12]
 8008572:	07db      	lsls	r3, r3, #31
 8008574:	d5e1      	bpl.n	800853a <__swbuf_r+0x36>
 8008576:	2d0a      	cmp	r5, #10
 8008578:	d1df      	bne.n	800853a <__swbuf_r+0x36>
 800857a:	0021      	movs	r1, r4
 800857c:	0030      	movs	r0, r6
 800857e:	f7ff fddb 	bl	8008138 <_fflush_r>
 8008582:	2800      	cmp	r0, #0
 8008584:	d0d9      	beq.n	800853a <__swbuf_r+0x36>
 8008586:	e7d6      	b.n	8008536 <__swbuf_r+0x32>

08008588 <__swsetup_r>:
 8008588:	4b2d      	ldr	r3, [pc, #180]	@ (8008640 <__swsetup_r+0xb8>)
 800858a:	b570      	push	{r4, r5, r6, lr}
 800858c:	0005      	movs	r5, r0
 800858e:	6818      	ldr	r0, [r3, #0]
 8008590:	000c      	movs	r4, r1
 8008592:	2800      	cmp	r0, #0
 8008594:	d004      	beq.n	80085a0 <__swsetup_r+0x18>
 8008596:	6a03      	ldr	r3, [r0, #32]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d101      	bne.n	80085a0 <__swsetup_r+0x18>
 800859c:	f7fe ffb2 	bl	8007504 <__sinit>
 80085a0:	220c      	movs	r2, #12
 80085a2:	5ea3      	ldrsh	r3, [r4, r2]
 80085a4:	071a      	lsls	r2, r3, #28
 80085a6:	d423      	bmi.n	80085f0 <__swsetup_r+0x68>
 80085a8:	06da      	lsls	r2, r3, #27
 80085aa:	d407      	bmi.n	80085bc <__swsetup_r+0x34>
 80085ac:	2209      	movs	r2, #9
 80085ae:	602a      	str	r2, [r5, #0]
 80085b0:	2240      	movs	r2, #64	@ 0x40
 80085b2:	2001      	movs	r0, #1
 80085b4:	4313      	orrs	r3, r2
 80085b6:	81a3      	strh	r3, [r4, #12]
 80085b8:	4240      	negs	r0, r0
 80085ba:	e03a      	b.n	8008632 <__swsetup_r+0xaa>
 80085bc:	075b      	lsls	r3, r3, #29
 80085be:	d513      	bpl.n	80085e8 <__swsetup_r+0x60>
 80085c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80085c2:	2900      	cmp	r1, #0
 80085c4:	d008      	beq.n	80085d8 <__swsetup_r+0x50>
 80085c6:	0023      	movs	r3, r4
 80085c8:	3344      	adds	r3, #68	@ 0x44
 80085ca:	4299      	cmp	r1, r3
 80085cc:	d002      	beq.n	80085d4 <__swsetup_r+0x4c>
 80085ce:	0028      	movs	r0, r5
 80085d0:	f7ff f94c 	bl	800786c <_free_r>
 80085d4:	2300      	movs	r3, #0
 80085d6:	6363      	str	r3, [r4, #52]	@ 0x34
 80085d8:	2224      	movs	r2, #36	@ 0x24
 80085da:	89a3      	ldrh	r3, [r4, #12]
 80085dc:	4393      	bics	r3, r2
 80085de:	81a3      	strh	r3, [r4, #12]
 80085e0:	2300      	movs	r3, #0
 80085e2:	6063      	str	r3, [r4, #4]
 80085e4:	6923      	ldr	r3, [r4, #16]
 80085e6:	6023      	str	r3, [r4, #0]
 80085e8:	2308      	movs	r3, #8
 80085ea:	89a2      	ldrh	r2, [r4, #12]
 80085ec:	4313      	orrs	r3, r2
 80085ee:	81a3      	strh	r3, [r4, #12]
 80085f0:	6923      	ldr	r3, [r4, #16]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d10b      	bne.n	800860e <__swsetup_r+0x86>
 80085f6:	21a0      	movs	r1, #160	@ 0xa0
 80085f8:	2280      	movs	r2, #128	@ 0x80
 80085fa:	89a3      	ldrh	r3, [r4, #12]
 80085fc:	0089      	lsls	r1, r1, #2
 80085fe:	0092      	lsls	r2, r2, #2
 8008600:	400b      	ands	r3, r1
 8008602:	4293      	cmp	r3, r2
 8008604:	d003      	beq.n	800860e <__swsetup_r+0x86>
 8008606:	0021      	movs	r1, r4
 8008608:	0028      	movs	r0, r5
 800860a:	f000 f897 	bl	800873c <__smakebuf_r>
 800860e:	220c      	movs	r2, #12
 8008610:	5ea3      	ldrsh	r3, [r4, r2]
 8008612:	2101      	movs	r1, #1
 8008614:	001a      	movs	r2, r3
 8008616:	400a      	ands	r2, r1
 8008618:	420b      	tst	r3, r1
 800861a:	d00b      	beq.n	8008634 <__swsetup_r+0xac>
 800861c:	2200      	movs	r2, #0
 800861e:	60a2      	str	r2, [r4, #8]
 8008620:	6962      	ldr	r2, [r4, #20]
 8008622:	4252      	negs	r2, r2
 8008624:	61a2      	str	r2, [r4, #24]
 8008626:	2000      	movs	r0, #0
 8008628:	6922      	ldr	r2, [r4, #16]
 800862a:	4282      	cmp	r2, r0
 800862c:	d101      	bne.n	8008632 <__swsetup_r+0xaa>
 800862e:	061a      	lsls	r2, r3, #24
 8008630:	d4be      	bmi.n	80085b0 <__swsetup_r+0x28>
 8008632:	bd70      	pop	{r4, r5, r6, pc}
 8008634:	0799      	lsls	r1, r3, #30
 8008636:	d400      	bmi.n	800863a <__swsetup_r+0xb2>
 8008638:	6962      	ldr	r2, [r4, #20]
 800863a:	60a2      	str	r2, [r4, #8]
 800863c:	e7f3      	b.n	8008626 <__swsetup_r+0x9e>
 800863e:	46c0      	nop			@ (mov r8, r8)
 8008640:	200001a4 	.word	0x200001a4

08008644 <_raise_r>:
 8008644:	b570      	push	{r4, r5, r6, lr}
 8008646:	0004      	movs	r4, r0
 8008648:	000d      	movs	r5, r1
 800864a:	291f      	cmp	r1, #31
 800864c:	d904      	bls.n	8008658 <_raise_r+0x14>
 800864e:	2316      	movs	r3, #22
 8008650:	6003      	str	r3, [r0, #0]
 8008652:	2001      	movs	r0, #1
 8008654:	4240      	negs	r0, r0
 8008656:	bd70      	pop	{r4, r5, r6, pc}
 8008658:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800865a:	2b00      	cmp	r3, #0
 800865c:	d004      	beq.n	8008668 <_raise_r+0x24>
 800865e:	008a      	lsls	r2, r1, #2
 8008660:	189b      	adds	r3, r3, r2
 8008662:	681a      	ldr	r2, [r3, #0]
 8008664:	2a00      	cmp	r2, #0
 8008666:	d108      	bne.n	800867a <_raise_r+0x36>
 8008668:	0020      	movs	r0, r4
 800866a:	f000 f831 	bl	80086d0 <_getpid_r>
 800866e:	002a      	movs	r2, r5
 8008670:	0001      	movs	r1, r0
 8008672:	0020      	movs	r0, r4
 8008674:	f000 f81a 	bl	80086ac <_kill_r>
 8008678:	e7ed      	b.n	8008656 <_raise_r+0x12>
 800867a:	2a01      	cmp	r2, #1
 800867c:	d009      	beq.n	8008692 <_raise_r+0x4e>
 800867e:	1c51      	adds	r1, r2, #1
 8008680:	d103      	bne.n	800868a <_raise_r+0x46>
 8008682:	2316      	movs	r3, #22
 8008684:	6003      	str	r3, [r0, #0]
 8008686:	2001      	movs	r0, #1
 8008688:	e7e5      	b.n	8008656 <_raise_r+0x12>
 800868a:	2100      	movs	r1, #0
 800868c:	0028      	movs	r0, r5
 800868e:	6019      	str	r1, [r3, #0]
 8008690:	4790      	blx	r2
 8008692:	2000      	movs	r0, #0
 8008694:	e7df      	b.n	8008656 <_raise_r+0x12>
	...

08008698 <raise>:
 8008698:	b510      	push	{r4, lr}
 800869a:	4b03      	ldr	r3, [pc, #12]	@ (80086a8 <raise+0x10>)
 800869c:	0001      	movs	r1, r0
 800869e:	6818      	ldr	r0, [r3, #0]
 80086a0:	f7ff ffd0 	bl	8008644 <_raise_r>
 80086a4:	bd10      	pop	{r4, pc}
 80086a6:	46c0      	nop			@ (mov r8, r8)
 80086a8:	200001a4 	.word	0x200001a4

080086ac <_kill_r>:
 80086ac:	2300      	movs	r3, #0
 80086ae:	b570      	push	{r4, r5, r6, lr}
 80086b0:	4d06      	ldr	r5, [pc, #24]	@ (80086cc <_kill_r+0x20>)
 80086b2:	0004      	movs	r4, r0
 80086b4:	0008      	movs	r0, r1
 80086b6:	0011      	movs	r1, r2
 80086b8:	602b      	str	r3, [r5, #0]
 80086ba:	f7fa fbb3 	bl	8002e24 <_kill>
 80086be:	1c43      	adds	r3, r0, #1
 80086c0:	d103      	bne.n	80086ca <_kill_r+0x1e>
 80086c2:	682b      	ldr	r3, [r5, #0]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d000      	beq.n	80086ca <_kill_r+0x1e>
 80086c8:	6023      	str	r3, [r4, #0]
 80086ca:	bd70      	pop	{r4, r5, r6, pc}
 80086cc:	200037bc 	.word	0x200037bc

080086d0 <_getpid_r>:
 80086d0:	b510      	push	{r4, lr}
 80086d2:	f7fa fba5 	bl	8002e20 <_getpid>
 80086d6:	bd10      	pop	{r4, pc}

080086d8 <_malloc_usable_size_r>:
 80086d8:	1f0b      	subs	r3, r1, #4
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	1f18      	subs	r0, r3, #4
 80086de:	2b00      	cmp	r3, #0
 80086e0:	da01      	bge.n	80086e6 <_malloc_usable_size_r+0xe>
 80086e2:	580b      	ldr	r3, [r1, r0]
 80086e4:	18c0      	adds	r0, r0, r3
 80086e6:	4770      	bx	lr

080086e8 <__swhatbuf_r>:
 80086e8:	b570      	push	{r4, r5, r6, lr}
 80086ea:	000e      	movs	r6, r1
 80086ec:	001d      	movs	r5, r3
 80086ee:	230e      	movs	r3, #14
 80086f0:	5ec9      	ldrsh	r1, [r1, r3]
 80086f2:	0014      	movs	r4, r2
 80086f4:	b096      	sub	sp, #88	@ 0x58
 80086f6:	2900      	cmp	r1, #0
 80086f8:	da0c      	bge.n	8008714 <__swhatbuf_r+0x2c>
 80086fa:	89b2      	ldrh	r2, [r6, #12]
 80086fc:	2380      	movs	r3, #128	@ 0x80
 80086fe:	0011      	movs	r1, r2
 8008700:	4019      	ands	r1, r3
 8008702:	421a      	tst	r2, r3
 8008704:	d114      	bne.n	8008730 <__swhatbuf_r+0x48>
 8008706:	2380      	movs	r3, #128	@ 0x80
 8008708:	00db      	lsls	r3, r3, #3
 800870a:	2000      	movs	r0, #0
 800870c:	6029      	str	r1, [r5, #0]
 800870e:	6023      	str	r3, [r4, #0]
 8008710:	b016      	add	sp, #88	@ 0x58
 8008712:	bd70      	pop	{r4, r5, r6, pc}
 8008714:	466a      	mov	r2, sp
 8008716:	f000 f853 	bl	80087c0 <_fstat_r>
 800871a:	2800      	cmp	r0, #0
 800871c:	dbed      	blt.n	80086fa <__swhatbuf_r+0x12>
 800871e:	23f0      	movs	r3, #240	@ 0xf0
 8008720:	9901      	ldr	r1, [sp, #4]
 8008722:	021b      	lsls	r3, r3, #8
 8008724:	4019      	ands	r1, r3
 8008726:	4b04      	ldr	r3, [pc, #16]	@ (8008738 <__swhatbuf_r+0x50>)
 8008728:	18c9      	adds	r1, r1, r3
 800872a:	424b      	negs	r3, r1
 800872c:	4159      	adcs	r1, r3
 800872e:	e7ea      	b.n	8008706 <__swhatbuf_r+0x1e>
 8008730:	2100      	movs	r1, #0
 8008732:	2340      	movs	r3, #64	@ 0x40
 8008734:	e7e9      	b.n	800870a <__swhatbuf_r+0x22>
 8008736:	46c0      	nop			@ (mov r8, r8)
 8008738:	ffffe000 	.word	0xffffe000

0800873c <__smakebuf_r>:
 800873c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800873e:	2602      	movs	r6, #2
 8008740:	898b      	ldrh	r3, [r1, #12]
 8008742:	0005      	movs	r5, r0
 8008744:	000c      	movs	r4, r1
 8008746:	b085      	sub	sp, #20
 8008748:	4233      	tst	r3, r6
 800874a:	d007      	beq.n	800875c <__smakebuf_r+0x20>
 800874c:	0023      	movs	r3, r4
 800874e:	3347      	adds	r3, #71	@ 0x47
 8008750:	6023      	str	r3, [r4, #0]
 8008752:	6123      	str	r3, [r4, #16]
 8008754:	2301      	movs	r3, #1
 8008756:	6163      	str	r3, [r4, #20]
 8008758:	b005      	add	sp, #20
 800875a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800875c:	ab03      	add	r3, sp, #12
 800875e:	aa02      	add	r2, sp, #8
 8008760:	f7ff ffc2 	bl	80086e8 <__swhatbuf_r>
 8008764:	9f02      	ldr	r7, [sp, #8]
 8008766:	9001      	str	r0, [sp, #4]
 8008768:	0039      	movs	r1, r7
 800876a:	0028      	movs	r0, r5
 800876c:	f7ff f8f4 	bl	8007958 <_malloc_r>
 8008770:	2800      	cmp	r0, #0
 8008772:	d108      	bne.n	8008786 <__smakebuf_r+0x4a>
 8008774:	220c      	movs	r2, #12
 8008776:	5ea3      	ldrsh	r3, [r4, r2]
 8008778:	059a      	lsls	r2, r3, #22
 800877a:	d4ed      	bmi.n	8008758 <__smakebuf_r+0x1c>
 800877c:	2203      	movs	r2, #3
 800877e:	4393      	bics	r3, r2
 8008780:	431e      	orrs	r6, r3
 8008782:	81a6      	strh	r6, [r4, #12]
 8008784:	e7e2      	b.n	800874c <__smakebuf_r+0x10>
 8008786:	2380      	movs	r3, #128	@ 0x80
 8008788:	89a2      	ldrh	r2, [r4, #12]
 800878a:	6020      	str	r0, [r4, #0]
 800878c:	4313      	orrs	r3, r2
 800878e:	81a3      	strh	r3, [r4, #12]
 8008790:	9b03      	ldr	r3, [sp, #12]
 8008792:	6120      	str	r0, [r4, #16]
 8008794:	6167      	str	r7, [r4, #20]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d00c      	beq.n	80087b4 <__smakebuf_r+0x78>
 800879a:	0028      	movs	r0, r5
 800879c:	230e      	movs	r3, #14
 800879e:	5ee1      	ldrsh	r1, [r4, r3]
 80087a0:	f000 f820 	bl	80087e4 <_isatty_r>
 80087a4:	2800      	cmp	r0, #0
 80087a6:	d005      	beq.n	80087b4 <__smakebuf_r+0x78>
 80087a8:	2303      	movs	r3, #3
 80087aa:	89a2      	ldrh	r2, [r4, #12]
 80087ac:	439a      	bics	r2, r3
 80087ae:	3b02      	subs	r3, #2
 80087b0:	4313      	orrs	r3, r2
 80087b2:	81a3      	strh	r3, [r4, #12]
 80087b4:	89a3      	ldrh	r3, [r4, #12]
 80087b6:	9a01      	ldr	r2, [sp, #4]
 80087b8:	4313      	orrs	r3, r2
 80087ba:	81a3      	strh	r3, [r4, #12]
 80087bc:	e7cc      	b.n	8008758 <__smakebuf_r+0x1c>
	...

080087c0 <_fstat_r>:
 80087c0:	2300      	movs	r3, #0
 80087c2:	b570      	push	{r4, r5, r6, lr}
 80087c4:	4d06      	ldr	r5, [pc, #24]	@ (80087e0 <_fstat_r+0x20>)
 80087c6:	0004      	movs	r4, r0
 80087c8:	0008      	movs	r0, r1
 80087ca:	0011      	movs	r1, r2
 80087cc:	602b      	str	r3, [r5, #0]
 80087ce:	f7fa fb54 	bl	8002e7a <_fstat>
 80087d2:	1c43      	adds	r3, r0, #1
 80087d4:	d103      	bne.n	80087de <_fstat_r+0x1e>
 80087d6:	682b      	ldr	r3, [r5, #0]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d000      	beq.n	80087de <_fstat_r+0x1e>
 80087dc:	6023      	str	r3, [r4, #0]
 80087de:	bd70      	pop	{r4, r5, r6, pc}
 80087e0:	200037bc 	.word	0x200037bc

080087e4 <_isatty_r>:
 80087e4:	2300      	movs	r3, #0
 80087e6:	b570      	push	{r4, r5, r6, lr}
 80087e8:	4d06      	ldr	r5, [pc, #24]	@ (8008804 <_isatty_r+0x20>)
 80087ea:	0004      	movs	r4, r0
 80087ec:	0008      	movs	r0, r1
 80087ee:	602b      	str	r3, [r5, #0]
 80087f0:	f7fa fb48 	bl	8002e84 <_isatty>
 80087f4:	1c43      	adds	r3, r0, #1
 80087f6:	d103      	bne.n	8008800 <_isatty_r+0x1c>
 80087f8:	682b      	ldr	r3, [r5, #0]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d000      	beq.n	8008800 <_isatty_r+0x1c>
 80087fe:	6023      	str	r3, [r4, #0]
 8008800:	bd70      	pop	{r4, r5, r6, pc}
 8008802:	46c0      	nop			@ (mov r8, r8)
 8008804:	200037bc 	.word	0x200037bc

08008808 <_init>:
 8008808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800880a:	46c0      	nop			@ (mov r8, r8)
 800880c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800880e:	bc08      	pop	{r3}
 8008810:	469e      	mov	lr, r3
 8008812:	4770      	bx	lr

08008814 <_fini>:
 8008814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008816:	46c0      	nop			@ (mov r8, r8)
 8008818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800881a:	bc08      	pop	{r3}
 800881c:	469e      	mov	lr, r3
 800881e:	4770      	bx	lr
