// Seed: 1301370232
module module_0;
  assign id_1 = !id_1 != 1;
  assign module_2.id_15 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    output logic id_1,
    output uwire id_2,
    input tri id_3,
    input tri id_4,
    input tri0 id_5,
    output wor id_6,
    input wire id_7,
    output tri id_8,
    input uwire id_9
    , id_18,
    input wor id_10,
    input tri1 id_11,
    input uwire id_12,
    output supply1 id_13,
    input tri id_14,
    output supply1 id_15,
    input tri1 id_16
);
  assign id_2 = id_5;
  always @(*)
    if (id_5) begin : LABEL_0
      id_8 = id_16;
      id_1 <= 1;
    end else begin : LABEL_0
      assert (id_9);
    end
  module_0 modCall_1 ();
endmodule
