#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Feb 10 13:45:39 2026
# Process ID         : 670766
# Current directory  : /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1
# Command line       : vivado -log pynq_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pynq_wrapper.tcl -notrace
# Log file           : /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper.vdi
# Journal file       : /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/vivado.jou
# Running On         : en433345.uoa.auckland.ac.nz
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700
# CPU Frequency      : 2525.783 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 20
# Host memory        : 33325 MB
# Swap memory        : 2147 MB
# Total Virtual      : 35473 MB
# Available Virtual  : 23284 MB
#-----------------------------------------------------------
source pynq_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/llia622/ip_repo/aes_axi_periph_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/llia622/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/llia622/ip_repo/aes_axi_wrapper_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/llia622/2025.1/Vivado/data/ip'.
Command: link_design -top pynq_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1800.031 ; gain = 0.000 ; free physical = 3475 ; free virtual = 21538
INFO: [Netlist 29-17] Analyzing 199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_3/secure_soc_clk_wiz_3_board.xdc] for cell 'u_bd/secure_soc_i/clk_wiz/inst'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_3/secure_soc_clk_wiz_3_board.xdc] for cell 'u_bd/secure_soc_i/clk_wiz/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_3/secure_soc_clk_wiz_3.xdc] for cell 'u_bd/secure_soc_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_3/secure_soc_clk_wiz_3.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_3/secure_soc_clk_wiz_3.xdc:54]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_3/secure_soc_clk_wiz_3.xdc] for cell 'u_bd/secure_soc_i/clk_wiz/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_1/bd_ebbb_psr_aclk_0_board.xdc] for cell 'u_bd/secure_soc_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_1/bd_ebbb_psr_aclk_0_board.xdc] for cell 'u_bd/secure_soc_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/smartconnect.xdc] for cell 'u_bd/secure_soc_i/smartconnect_0/inst'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/smartconnect.xdc] for cell 'u_bd/secure_soc_i/smartconnect_0/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_bd/secure_soc_i/ila_1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila_impl.xdc:31]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_bd/secure_soc_i/ila_1/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'u_bd/secure_soc_i/ila_1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila.xdc:108]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'u_bd/secure_soc_i/ila_1/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.srcs/constrs_1/new/pynq_z2.xdc]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.srcs/constrs_1/new/pynq_z2.xdc]
INFO: [Project 1-1714] 16 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2544.152 ; gain = 0.000 ; free physical = 3057 ; free virtual = 21123
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 136 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 136 instances

14 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2544.188 ; gain = 960.812 ; free physical = 3057 ; free virtual = 21123
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2572.145 ; gain = 27.957 ; free physical = 3023 ; free virtual = 21089

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 26f4aaac3

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2572.145 ; gain = 0.000 ; free physical = 3022 ; free virtual = 21089

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2913.676 ; gain = 0.000 ; free physical = 3042 ; free virtual = 20788
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2913.676 ; gain = 0.000 ; free physical = 3046 ; free virtual = 20793
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 214c390c7

Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 2913.676 ; gain = 32.719 ; free physical = 3046 ; free virtual = 20793
Phase 1.1 Core Generation And Design Setup | Checksum: 214c390c7

Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 2913.676 ; gain = 32.719 ; free physical = 3046 ; free virtual = 20793

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 214c390c7

Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 2913.676 ; gain = 32.719 ; free physical = 3046 ; free virtual = 20793
Phase 1 Initialization | Checksum: 214c390c7

Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 2913.676 ; gain = 32.719 ; free physical = 3046 ; free virtual = 20793

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 214c390c7

Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 2913.676 ; gain = 32.719 ; free physical = 3046 ; free virtual = 20793

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 214c390c7

Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 2913.676 ; gain = 32.719 ; free physical = 3046 ; free virtual = 20793
Phase 2 Timer Update And Timing Data Collection | Checksum: 214c390c7

Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 2913.676 ; gain = 32.719 ; free physical = 3046 ; free virtual = 20793

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 11 inverter(s) to 17 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1d88a3b8a

Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 2913.676 ; gain = 32.719 ; free physical = 3046 ; free virtual = 20793
Retarget | Checksum: 1d88a3b8a
INFO: [Opt 31-389] Phase Retarget created 25 cells and removed 44 cells
INFO: [Opt 31-1021] In phase Retarget, 86 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1fd14c56a

Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 2913.676 ; gain = 32.719 ; free physical = 3046 ; free virtual = 20793
Constant propagation | Checksum: 1fd14c56a
INFO: [Opt 31-389] Phase Constant propagation created 24 cells and removed 142 cells
INFO: [Opt 31-1021] In phase Constant propagation, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2913.676 ; gain = 0.000 ; free physical = 3043 ; free virtual = 20790
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2913.676 ; gain = 0.000 ; free physical = 3041 ; free virtual = 20788
Phase 5 Sweep | Checksum: 2357c2b35

Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 2913.676 ; gain = 32.719 ; free physical = 3031 ; free virtual = 20778
Sweep | Checksum: 2357c2b35
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 170 cells
INFO: [Opt 31-1021] In phase Sweep, 982 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2357c2b35

Time (s): cpu = 00:00:42 ; elapsed = 00:01:13 . Memory (MB): peak = 2945.691 ; gain = 64.734 ; free physical = 3035 ; free virtual = 20782
BUFG optimization | Checksum: 2357c2b35
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2357c2b35

Time (s): cpu = 00:00:42 ; elapsed = 00:01:13 . Memory (MB): peak = 2945.691 ; gain = 64.734 ; free physical = 3035 ; free virtual = 20782
Shift Register Optimization | Checksum: 2357c2b35
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2357c2b35

Time (s): cpu = 00:00:42 ; elapsed = 00:01:13 . Memory (MB): peak = 2945.691 ; gain = 64.734 ; free physical = 3035 ; free virtual = 20782
Post Processing Netlist | Checksum: 2357c2b35
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 77 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2279ba126

Time (s): cpu = 00:00:42 ; elapsed = 00:01:13 . Memory (MB): peak = 2945.691 ; gain = 64.734 ; free physical = 3043 ; free virtual = 20790

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2945.691 ; gain = 0.000 ; free physical = 3045 ; free virtual = 20791
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2279ba126

Time (s): cpu = 00:00:42 ; elapsed = 00:01:13 . Memory (MB): peak = 2945.691 ; gain = 64.734 ; free physical = 3045 ; free virtual = 20791
Phase 9 Finalization | Checksum: 2279ba126

Time (s): cpu = 00:00:42 ; elapsed = 00:01:13 . Memory (MB): peak = 2945.691 ; gain = 64.734 ; free physical = 3045 ; free virtual = 20791
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              25  |              44  |                                             86  |
|  Constant propagation         |              24  |             142  |                                             67  |
|  Sweep                        |               0  |             170  |                                            982  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             77  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2279ba126

Time (s): cpu = 00:00:42 ; elapsed = 00:01:13 . Memory (MB): peak = 2945.691 ; gain = 64.734 ; free physical = 3045 ; free virtual = 20791

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 17ccc5d50

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2937 ; free virtual = 20684
Ending Power Optimization Task | Checksum: 17ccc5d50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3228.598 ; gain = 282.906 ; free physical = 2937 ; free virtual = 20684

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17ccc5d50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2937 ; free virtual = 20684

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2937 ; free virtual = 20684
Ending Netlist Obfuscation Task | Checksum: 199047dd4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2937 ; free virtual = 20684
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:15 . Memory (MB): peak = 3228.598 ; gain = 684.410 ; free physical = 2937 ; free virtual = 20684
INFO: [Vivado 12-24828] Executing command : report_drc -file pynq_wrapper_drc_opted.rpt -pb pynq_wrapper_drc_opted.pb -rpx pynq_wrapper_drc_opted.rpx
Command: report_drc -file pynq_wrapper_drc_opted.rpt -pb pynq_wrapper_drc_opted.pb -rpx pynq_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2907 ; free virtual = 20653
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2907 ; free virtual = 20653
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2906 ; free virtual = 20653
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2904 ; free virtual = 20651
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2904 ; free virtual = 20651
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2902 ; free virtual = 20649
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2902 ; free virtual = 20649
INFO: [Common 17-1381] The checkpoint '/home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2873 ; free virtual = 20621
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14b28d1b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2873 ; free virtual = 20621
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2873 ; free virtual = 20621

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ebdfc6af

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2873 ; free virtual = 20621

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f8f61ee7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2869 ; free virtual = 20614

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f8f61ee7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2869 ; free virtual = 20614
Phase 1 Placer Initialization | Checksum: f8f61ee7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2869 ; free virtual = 20614

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1233f3c7f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2876 ; free virtual = 20622

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17f5dccd0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2910 ; free virtual = 20655

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 17f5dccd0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2910 ; free virtual = 20655

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: c1632158

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2958 ; free virtual = 20703

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: c1632158

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2958 ; free virtual = 20704

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 171 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 77 nets or LUTs. Breaked 0 LUT, combined 77 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2958 ; free virtual = 20703

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             77  |                    77  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             77  |                    77  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: fd6e1f18

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2958 ; free virtual = 20703
Phase 2.5 Global Place Phase2 | Checksum: 1395ce977

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2957 ; free virtual = 20703
Phase 2 Global Placement | Checksum: 1395ce977

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2957 ; free virtual = 20703

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 198ca0234

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2944 ; free virtual = 20690

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 7d3d9936

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2941 ; free virtual = 20686

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 120dd6075

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2941 ; free virtual = 20686

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d02fcd72

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2941 ; free virtual = 20686

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1373adcd6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2946 ; free virtual = 20691

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: c10c3b5d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2946 ; free virtual = 20691

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: b08c1e71

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2946 ; free virtual = 20691
Phase 3 Detail Placement | Checksum: b08c1e71

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2946 ; free virtual = 20691

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: db7a3008

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.205 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: a91968eb

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2945 ; free virtual = 20690
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: e6f613bb

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2945 ; free virtual = 20690
Phase 4.1.1.1 BUFG Insertion | Checksum: db7a3008

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2945 ; free virtual = 20690

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.205. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: c1db800e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2945 ; free virtual = 20690

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2945 ; free virtual = 20690
Phase 4.1 Post Commit Optimization | Checksum: c1db800e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2945 ; free virtual = 20690

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c1db800e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2945 ; free virtual = 20690

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: c1db800e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2945 ; free virtual = 20690
Phase 4.3 Placer Reporting | Checksum: c1db800e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2945 ; free virtual = 20690

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2945 ; free virtual = 20690

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2945 ; free virtual = 20690
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16bf6277d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2945 ; free virtual = 20690
Ending Placer Task | Checksum: 143350f09

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2945 ; free virtual = 20690
87 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file pynq_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2908 ; free virtual = 20653
INFO: [Vivado 12-24828] Executing command : report_utilization -file pynq_wrapper_utilization_placed.rpt -pb pynq_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file pynq_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2900 ; free virtual = 20646
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2900 ; free virtual = 20646
Wrote PlaceDB: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2898 ; free virtual = 20649
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2898 ; free virtual = 20649
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2897 ; free virtual = 20649
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2897 ; free virtual = 20649
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2897 ; free virtual = 20650
Write Physdb Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2897 ; free virtual = 20650
INFO: [Common 17-1381] The checkpoint '/home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2897 ; free virtual = 20645
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 3.205 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2897 ; free virtual = 20645
Wrote PlaceDB: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2894 ; free virtual = 20648
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2894 ; free virtual = 20648
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2894 ; free virtual = 20648
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2894 ; free virtual = 20648
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2894 ; free virtual = 20648
Write Physdb Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2894 ; free virtual = 20648
INFO: [Common 17-1381] The checkpoint '/home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6a43004e ConstDB: 0 ShapeSum: c2f89bcb RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 34ee3f9f | NumContArr: 2a44b34f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1e484e828

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2748 ; free virtual = 20497

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1e484e828

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2748 ; free virtual = 20497

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1e484e828

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2748 ; free virtual = 20497
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2570bfe2a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2719 ; free virtual = 20469
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.396  | TNS=0.000  | WHS=-0.318 | THS=-408.398|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1ad0d4f01

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2703 ; free virtual = 20453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.396  | TNS=0.000  | WHS=-0.263 | THS=-4.259 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1e0a2c88c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2700 ; free virtual = 20453

Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 1e0a2c88c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2700 ; free virtual = 20453

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4234
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4234
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1bfe1e5b1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2684 ; free virtual = 20437

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1bfe1e5b1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2684 ; free virtual = 20437

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 21c3c3ed5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2684 ; free virtual = 20437
Phase 4 Initial Routing | Checksum: 21c3c3ed5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2684 ; free virtual = 20437

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 280
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.485  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 213d1e7b8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2688 ; free virtual = 20441

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.485  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 277b9a540

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2688 ; free virtual = 20441
Phase 5 Rip-up And Reroute | Checksum: 277b9a540

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2688 ; free virtual = 20441

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 277b9a540

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2688 ; free virtual = 20441

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 277b9a540

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2688 ; free virtual = 20441
Phase 6 Delay and Skew Optimization | Checksum: 277b9a540

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2688 ; free virtual = 20441

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.617  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 26a217bd4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2688 ; free virtual = 20441
Phase 7 Post Hold Fix | Checksum: 26a217bd4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2688 ; free virtual = 20441

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.605209 %
  Global Horizontal Routing Utilization  = 0.732505 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 26a217bd4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2688 ; free virtual = 20441

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 26a217bd4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2684 ; free virtual = 20438

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 247516a15

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2684 ; free virtual = 20438

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 247516a15

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2684 ; free virtual = 20438

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.617  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 247516a15

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2684 ; free virtual = 20438
Total Elapsed time in route_design: 11.63 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 23b219296

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2684 ; free virtual = 20438
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 23b219296

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2684 ; free virtual = 20438

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3228.598 ; gain = 0.000 ; free physical = 2684 ; free virtual = 20438
INFO: [Vivado 12-24828] Executing command : report_drc -file pynq_wrapper_drc_routed.rpt -pb pynq_wrapper_drc_routed.pb -rpx pynq_wrapper_drc_routed.rpx
Command: report_drc -file pynq_wrapper_drc_routed.rpt -pb pynq_wrapper_drc_routed.pb -rpx pynq_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file pynq_wrapper_methodology_drc_routed.rpt -pb pynq_wrapper_methodology_drc_routed.pb -rpx pynq_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file pynq_wrapper_methodology_drc_routed.rpt -pb pynq_wrapper_methodology_drc_routed.pb -rpx pynq_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file pynq_wrapper_timing_summary_routed.rpt -pb pynq_wrapper_timing_summary_routed.pb -rpx pynq_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file pynq_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file pynq_wrapper_route_status.rpt -pb pynq_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file pynq_wrapper_bus_skew_routed.rpt -pb pynq_wrapper_bus_skew_routed.pb -rpx pynq_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file pynq_wrapper_power_routed.rpt -pb pynq_wrapper_power_summary_routed.pb -rpx pynq_wrapper_power_routed.rpx
Command: report_power -file pynq_wrapper_power_routed.rpt -pb pynq_wrapper_power_summary_routed.pb -rpx pynq_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
131 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file pynq_wrapper_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3364.574 ; gain = 0.000 ; free physical = 2619 ; free virtual = 20381
Wrote PlaceDB: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3364.574 ; gain = 0.000 ; free physical = 2618 ; free virtual = 20385
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3364.574 ; gain = 0.000 ; free physical = 2618 ; free virtual = 20385
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3364.574 ; gain = 0.000 ; free physical = 2618 ; free virtual = 20386
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3364.574 ; gain = 0.000 ; free physical = 2617 ; free virtual = 20385
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3364.574 ; gain = 0.000 ; free physical = 2616 ; free virtual = 20385
Write Physdb Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3364.574 ; gain = 0.000 ; free physical = 2616 ; free virtual = 20385
INFO: [Common 17-1381] The checkpoint '/home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Feb 10 13:47:27 2026...
