

================================================================
== Vivado HLS Report for 'max_det'
================================================================
* Date:           Fri Sep 22 10:47:29 2023

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        Max_Det
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.18|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|   44|    2|   44|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   36|   36|         3|          -|          -|    12|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1091|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|      36|      40|
|Memory           |        2|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     835|
|Register         |        -|      -|    2063|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      0|    2099|    1966|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+----+----+
    |         Instance         |         Module         | BRAM_18K| DSP48E| FF | LUT|
    +--------------------------+------------------------+---------+-------+----+----+
    |max_det_AXILiteS_s_axi_U  |max_det_AXILiteS_s_axi  |        0|      0|  36|  40|
    +--------------------------+------------------------+---------+-------+----+----+
    |Total                     |                        |        0|      0|  36|  40|
    +--------------------------+------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+-----------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------+---------+---+----+------+-----+------+-------------+
    |peaks_V_U  |max_det_peaks_V  |        2|  0|   0|    12|   26|     1|          312|
    +-----------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total      |                 |        2|  0|   0|    12|   26|     1|          312|
    +-----------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_897_p2                  |     +    |      0|  0|  13|           4|           1|
    |tmp_6_fu_879_p2                |     +    |      0|  0|  39|           1|          32|
    |vsum_i_1_V_fu_615_p2           |     -    |      0|  0|  33|           1|          26|
    |vsum_i_2_V_fu_683_p2           |     -    |      0|  0|  33|           1|          26|
    |vsum_i_3_V_fu_749_p2           |     -    |      0|  0|  33|           1|          26|
    |vsum_i_4_V_fu_815_p2           |     -    |      0|  0|  33|           1|          26|
    |out_peaks_V_1_load_A           |    and   |      0|  0|   8|           1|           1|
    |out_peaks_V_1_load_B           |    and   |      0|  0|   8|           1|           1|
    |vbt_1_V_0_load_A               |    and   |      0|  0|   8|           1|           1|
    |vbt_1_V_0_load_B               |    and   |      0|  0|   8|           1|           1|
    |vbt_2_V_0_load_A               |    and   |      0|  0|   8|           1|           1|
    |vbt_2_V_0_load_B               |    and   |      0|  0|   8|           1|           1|
    |vbt_3_V_0_load_A               |    and   |      0|  0|   8|           1|           1|
    |vbt_3_V_0_load_B               |    and   |      0|  0|   8|           1|           1|
    |vbt_4_V_0_load_A               |    and   |      0|  0|   8|           1|           1|
    |vbt_4_V_0_load_B               |    and   |      0|  0|   8|           1|           1|
    |vlr_1_V_0_load_A               |    and   |      0|  0|   8|           1|           1|
    |vlr_1_V_0_load_B               |    and   |      0|  0|   8|           1|           1|
    |vlr_2_V_0_load_A               |    and   |      0|  0|   8|           1|           1|
    |vlr_2_V_0_load_B               |    and   |      0|  0|   8|           1|           1|
    |vlr_3_V_0_load_A               |    and   |      0|  0|   8|           1|           1|
    |vlr_3_V_0_load_B               |    and   |      0|  0|   8|           1|           1|
    |vlr_4_V_0_load_A               |    and   |      0|  0|   8|           1|           1|
    |vlr_4_V_0_load_B               |    and   |      0|  0|   8|           1|           1|
    |vsum_1_V_0_load_A              |    and   |      0|  0|   8|           1|           1|
    |vsum_1_V_0_load_B              |    and   |      0|  0|   8|           1|           1|
    |vsum_2_V_0_load_A              |    and   |      0|  0|   8|           1|           1|
    |vsum_2_V_0_load_B              |    and   |      0|  0|   8|           1|           1|
    |vsum_3_V_0_load_A              |    and   |      0|  0|   8|           1|           1|
    |vsum_3_V_0_load_B              |    and   |      0|  0|   8|           1|           1|
    |vsum_4_V_0_load_A              |    and   |      0|  0|   8|           1|           1|
    |vsum_4_V_0_load_B              |    and   |      0|  0|   8|           1|           1|
    |exitcond_fu_891_p2             |   icmp   |      0|  0|   9|           4|           4|
    |out_peaks_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |tmp_1_fu_767_p2                |   icmp   |      0|  0|  18|          26|          26|
    |tmp_2_fu_809_p2                |   icmp   |      0|  0|  18|          26|           1|
    |tmp_3_fu_833_p2                |   icmp   |      0|  0|  18|          26|          26|
    |tmp_4_fu_633_p2                |   icmp   |      0|  0|  18|          26|          26|
    |tmp_5_fu_677_p2                |   icmp   |      0|  0|  18|          26|           1|
    |tmp_7_fu_885_p2                |   icmp   |      0|  0|  18|          32|          15|
    |tmp_9_fu_701_p2                |   icmp   |      0|  0|  18|          26|          26|
    |tmp_fu_609_p2                  |   icmp   |      0|  0|  18|          26|           1|
    |tmp_s_fu_743_p2                |   icmp   |      0|  0|  18|          26|           1|
    |vbt_1_V_0_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |vbt_2_V_0_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |vbt_3_V_0_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |vbt_4_V_0_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |vlr_1_V_0_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |vlr_2_V_0_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |vlr_3_V_0_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |vlr_4_V_0_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |vsum_1_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |vsum_2_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |vsum_3_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |vsum_4_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state2                |    or    |      0|  0|   8|           1|           1|
    |vbt_test_1_V_comp_s_fu_669_p3  |  select  |      0|  0|  26|           1|          26|
    |vbt_test_2_V_comp_s_fu_735_p3  |  select  |      0|  0|  26|           1|          26|
    |vbt_test_3_V_comp_s_fu_801_p3  |  select  |      0|  0|  26|           1|          26|
    |vbt_test_4_V_comp_s_fu_867_p3  |  select  |      0|  0|  26|           1|          26|
    |vlr_test_1_V_comp_s_fu_660_p3  |  select  |      0|  0|  26|           1|          26|
    |vlr_test_2_V_comp_s_fu_727_p3  |  select  |      0|  0|  26|           1|          26|
    |vlr_test_3_V_comp_s_fu_793_p3  |  select  |      0|  0|  26|           1|          26|
    |vlr_test_4_V_comp_s_fu_859_p3  |  select  |      0|  0|  26|           1|          26|
    |vsum_i_1_V_1_comp_s_fu_651_p3  |  select  |      0|  0|  26|           1|          26|
    |vsum_i_2_V_1_comp_s_fu_719_p3  |  select  |      0|  0|  26|           1|          26|
    |vsum_i_2_V_2_Val2_s_fu_689_p3  |  select  |      0|  0|  26|           1|          26|
    |vsum_i_3_V_1_comp_s_fu_785_p3  |  select  |      0|  0|  26|           1|          26|
    |vsum_i_3_V_2_Val2_s_fu_755_p3  |  select  |      0|  0|  26|           1|          26|
    |vsum_i_4_V_1_comp_s_fu_851_p3  |  select  |      0|  0|  26|           1|          26|
    |vsum_i_4_V_2_Val2_s_fu_821_p3  |  select  |      0|  0|  26|           1|          26|
    |vsum_test_1_V_1_fu_621_p3      |  select  |      0|  0|  26|           1|          26|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1091|         322|         720|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  53|         12|    1|         12|
    |comp_11_V_new_1_reg_352       |   9|          2|   26|         52|
    |comp_12_V_new_1_reg_407       |   9|          2|   26|         52|
    |comp_13_V_new_1_reg_462       |   9|          2|   26|         52|
    |comp_14_V_new_1_reg_517       |   9|          2|   26|         52|
    |comp_21_V_new_1_reg_363       |   9|          2|   26|         52|
    |comp_22_V_new_1_reg_418       |   9|          2|   26|         52|
    |comp_23_V_new_1_reg_473       |   9|          2|   26|         52|
    |comp_24_V_new_1_reg_528       |   9|          2|   26|         52|
    |comp_31_V_new_1_reg_374       |   9|          2|   26|         52|
    |comp_32_V_new_1_reg_429       |   9|          2|   26|         52|
    |comp_33_V_new_1_reg_484       |   9|          2|   26|         52|
    |comp_34_V_new_1_reg_539       |   9|          2|   26|         52|
    |comp_vsum_1_V_flag_1_reg_330  |   9|          2|    1|          2|
    |comp_vsum_1_V_new_1_reg_341   |   9|          2|   26|         52|
    |comp_vsum_2_V_flag_1_reg_385  |   9|          2|    1|          2|
    |comp_vsum_2_V_new_1_reg_396   |   9|          2|   26|         52|
    |comp_vsum_3_V_flag_1_reg_440  |   9|          2|    1|          2|
    |comp_vsum_3_V_new_1_reg_451   |   9|          2|   26|         52|
    |comp_vsum_4_V_flag_1_reg_495  |   9|          2|    1|          2|
    |comp_vsum_4_V_new_1_reg_506   |   9|          2|   26|         52|
    |contador_new_reg_550          |   9|          2|   32|         64|
    |i_reg_319                     |   9|          2|    4|          8|
    |out_peaks_V_1_data_out        |   9|          2|   32|         64|
    |out_peaks_V_1_state           |  15|          3|    2|          6|
    |out_peaks_V_TDATA_blk_n       |   9|          2|    1|          2|
    |peaks_V_address0              |  41|          8|    4|         32|
    |peaks_V_address1              |  38|          7|    4|         28|
    |peaks_V_d0                    |  38|          7|   26|        182|
    |peaks_V_d1                    |  38|          7|   26|        182|
    |vbt_1_V_0_data_out            |   9|          2|   32|         64|
    |vbt_1_V_0_state               |  15|          3|    2|          6|
    |vbt_1_V_TDATA_blk_n           |   9|          2|    1|          2|
    |vbt_2_V_0_data_out            |   9|          2|   32|         64|
    |vbt_2_V_0_state               |  15|          3|    2|          6|
    |vbt_2_V_TDATA_blk_n           |   9|          2|    1|          2|
    |vbt_3_V_0_data_out            |   9|          2|   32|         64|
    |vbt_3_V_0_state               |  15|          3|    2|          6|
    |vbt_3_V_TDATA_blk_n           |   9|          2|    1|          2|
    |vbt_4_V_0_data_out            |   9|          2|   32|         64|
    |vbt_4_V_0_state               |  15|          3|    2|          6|
    |vbt_4_V_TDATA_blk_n           |   9|          2|    1|          2|
    |vlr_1_V_0_data_out            |   9|          2|   32|         64|
    |vlr_1_V_0_state               |  15|          3|    2|          6|
    |vlr_1_V_TDATA_blk_n           |   9|          2|    1|          2|
    |vlr_2_V_0_data_out            |   9|          2|   32|         64|
    |vlr_2_V_0_state               |  15|          3|    2|          6|
    |vlr_2_V_TDATA_blk_n           |   9|          2|    1|          2|
    |vlr_3_V_0_data_out            |   9|          2|   32|         64|
    |vlr_3_V_0_state               |  15|          3|    2|          6|
    |vlr_3_V_TDATA_blk_n           |   9|          2|    1|          2|
    |vlr_4_V_0_data_out            |   9|          2|   32|         64|
    |vlr_4_V_0_state               |  15|          3|    2|          6|
    |vlr_4_V_TDATA_blk_n           |   9|          2|    1|          2|
    |vsum_1_V_0_data_out           |   9|          2|   32|         64|
    |vsum_1_V_0_state              |  15|          3|    2|          6|
    |vsum_1_V_TDATA_blk_n          |   9|          2|    1|          2|
    |vsum_2_V_0_data_out           |   9|          2|   32|         64|
    |vsum_2_V_0_state              |  15|          3|    2|          6|
    |vsum_2_V_TDATA_blk_n          |   9|          2|    1|          2|
    |vsum_3_V_0_data_out           |   9|          2|   32|         64|
    |vsum_3_V_0_state              |  15|          3|    2|          6|
    |vsum_3_V_TDATA_blk_n          |   9|          2|    1|          2|
    |vsum_4_V_0_data_out           |   9|          2|   32|         64|
    |vsum_4_V_0_state              |  15|          3|    2|          6|
    |vsum_4_V_TDATA_blk_n          |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 835|        176|  972|       2284|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  11|   0|   11|          0|
    |comp_11_V                     |  26|   0|   26|          0|
    |comp_11_V_new_1_reg_352       |  26|   0|   26|          0|
    |comp_12_V                     |  26|   0|   26|          0|
    |comp_12_V_new_1_reg_407       |  26|   0|   26|          0|
    |comp_13_V                     |  26|   0|   26|          0|
    |comp_13_V_new_1_reg_462       |  26|   0|   26|          0|
    |comp_14_V                     |  26|   0|   26|          0|
    |comp_14_V_new_1_reg_517       |  26|   0|   26|          0|
    |comp_21_V                     |  26|   0|   26|          0|
    |comp_21_V_new_1_reg_363       |  26|   0|   26|          0|
    |comp_22_V                     |  26|   0|   26|          0|
    |comp_22_V_new_1_reg_418       |  26|   0|   26|          0|
    |comp_23_V                     |  26|   0|   26|          0|
    |comp_23_V_new_1_reg_473       |  26|   0|   26|          0|
    |comp_24_V                     |  26|   0|   26|          0|
    |comp_24_V_new_1_reg_528       |  26|   0|   26|          0|
    |comp_31_V                     |  26|   0|   26|          0|
    |comp_31_V_new_1_reg_374       |  26|   0|   26|          0|
    |comp_32_V                     |  26|   0|   26|          0|
    |comp_32_V_new_1_reg_429       |  26|   0|   26|          0|
    |comp_33_V                     |  26|   0|   26|          0|
    |comp_33_V_new_1_reg_484       |  26|   0|   26|          0|
    |comp_34_V                     |  26|   0|   26|          0|
    |comp_34_V_new_1_reg_539       |  26|   0|   26|          0|
    |comp_vsum_1_V                 |  26|   0|   26|          0|
    |comp_vsum_1_V_flag_1_reg_330  |   1|   0|    1|          0|
    |comp_vsum_1_V_new_1_reg_341   |  26|   0|   26|          0|
    |comp_vsum_2_V                 |  26|   0|   26|          0|
    |comp_vsum_2_V_flag_1_reg_385  |   1|   0|    1|          0|
    |comp_vsum_2_V_new_1_reg_396   |  26|   0|   26|          0|
    |comp_vsum_3_V                 |  26|   0|   26|          0|
    |comp_vsum_3_V_flag_1_reg_440  |   1|   0|    1|          0|
    |comp_vsum_3_V_new_1_reg_451   |  26|   0|   26|          0|
    |comp_vsum_4_V                 |  26|   0|   26|          0|
    |comp_vsum_4_V_flag_1_reg_495  |   1|   0|    1|          0|
    |comp_vsum_4_V_new_1_reg_506   |  26|   0|   26|          0|
    |contador                      |  32|   0|   32|          0|
    |contador_new_reg_550          |  32|   0|   32|          0|
    |i_1_reg_1176                  |   4|   0|    4|          0|
    |i_reg_319                     |   4|   0|    4|          0|
    |out_peaks_V_1_payload_A       |  32|   0|   32|          0|
    |out_peaks_V_1_payload_B       |  32|   0|   32|          0|
    |out_peaks_V_1_sel_rd          |   1|   0|    1|          0|
    |out_peaks_V_1_sel_wr          |   1|   0|    1|          0|
    |out_peaks_V_1_state           |   2|   0|    2|          0|
    |vbt_1_V_0_payload_A           |  32|   0|   32|          0|
    |vbt_1_V_0_payload_B           |  32|   0|   32|          0|
    |vbt_1_V_0_sel_rd              |   1|   0|    1|          0|
    |vbt_1_V_0_sel_wr              |   1|   0|    1|          0|
    |vbt_1_V_0_state               |   2|   0|    2|          0|
    |vbt_2_V_0_payload_A           |  32|   0|   32|          0|
    |vbt_2_V_0_payload_B           |  32|   0|   32|          0|
    |vbt_2_V_0_sel_rd              |   1|   0|    1|          0|
    |vbt_2_V_0_sel_wr              |   1|   0|    1|          0|
    |vbt_2_V_0_state               |   2|   0|    2|          0|
    |vbt_3_V_0_payload_A           |  32|   0|   32|          0|
    |vbt_3_V_0_payload_B           |  32|   0|   32|          0|
    |vbt_3_V_0_sel_rd              |   1|   0|    1|          0|
    |vbt_3_V_0_sel_wr              |   1|   0|    1|          0|
    |vbt_3_V_0_state               |   2|   0|    2|          0|
    |vbt_4_V_0_payload_A           |  32|   0|   32|          0|
    |vbt_4_V_0_payload_B           |  32|   0|   32|          0|
    |vbt_4_V_0_sel_rd              |   1|   0|    1|          0|
    |vbt_4_V_0_sel_wr              |   1|   0|    1|          0|
    |vbt_4_V_0_state               |   2|   0|    2|          0|
    |vbt_test_1_V_comp_s_reg_1085  |  26|   0|   26|          0|
    |vbt_test_2_V_comp_s_reg_1110  |  26|   0|   26|          0|
    |vbt_test_3_V_comp_s_reg_1135  |  26|   0|   26|          0|
    |vbt_test_4_V_comp_s_reg_1160  |  26|   0|   26|          0|
    |vlr_1_V_0_payload_A           |  32|   0|   32|          0|
    |vlr_1_V_0_payload_B           |  32|   0|   32|          0|
    |vlr_1_V_0_sel_rd              |   1|   0|    1|          0|
    |vlr_1_V_0_sel_wr              |   1|   0|    1|          0|
    |vlr_1_V_0_state               |   2|   0|    2|          0|
    |vlr_2_V_0_payload_A           |  32|   0|   32|          0|
    |vlr_2_V_0_payload_B           |  32|   0|   32|          0|
    |vlr_2_V_0_sel_rd              |   1|   0|    1|          0|
    |vlr_2_V_0_sel_wr              |   1|   0|    1|          0|
    |vlr_2_V_0_state               |   2|   0|    2|          0|
    |vlr_3_V_0_payload_A           |  32|   0|   32|          0|
    |vlr_3_V_0_payload_B           |  32|   0|   32|          0|
    |vlr_3_V_0_sel_rd              |   1|   0|    1|          0|
    |vlr_3_V_0_sel_wr              |   1|   0|    1|          0|
    |vlr_3_V_0_state               |   2|   0|    2|          0|
    |vlr_4_V_0_payload_A           |  32|   0|   32|          0|
    |vlr_4_V_0_payload_B           |  32|   0|   32|          0|
    |vlr_4_V_0_sel_rd              |   1|   0|    1|          0|
    |vlr_4_V_0_sel_wr              |   1|   0|    1|          0|
    |vlr_4_V_0_state               |   2|   0|    2|          0|
    |vlr_test_2_V_comp_s_reg_1105  |  26|   0|   26|          0|
    |vlr_test_3_V_comp_s_reg_1130  |  26|   0|   26|          0|
    |vlr_test_4_V_comp_s_reg_1155  |  26|   0|   26|          0|
    |vsum_1_V_0_payload_A          |  32|   0|   32|          0|
    |vsum_1_V_0_payload_B          |  32|   0|   32|          0|
    |vsum_1_V_0_sel_rd             |   1|   0|    1|          0|
    |vsum_1_V_0_sel_wr             |   1|   0|    1|          0|
    |vsum_1_V_0_state              |   2|   0|    2|          0|
    |vsum_2_V_0_payload_A          |  32|   0|   32|          0|
    |vsum_2_V_0_payload_B          |  32|   0|   32|          0|
    |vsum_2_V_0_sel_rd             |   1|   0|    1|          0|
    |vsum_2_V_0_sel_wr             |   1|   0|    1|          0|
    |vsum_2_V_0_state              |   2|   0|    2|          0|
    |vsum_3_V_0_payload_A          |  32|   0|   32|          0|
    |vsum_3_V_0_payload_B          |  32|   0|   32|          0|
    |vsum_3_V_0_sel_rd             |   1|   0|    1|          0|
    |vsum_3_V_0_sel_wr             |   1|   0|    1|          0|
    |vsum_3_V_0_state              |   2|   0|    2|          0|
    |vsum_4_V_0_payload_A          |  32|   0|   32|          0|
    |vsum_4_V_0_payload_B          |  32|   0|   32|          0|
    |vsum_4_V_0_sel_rd             |   1|   0|    1|          0|
    |vsum_4_V_0_sel_wr             |   1|   0|    1|          0|
    |vsum_4_V_0_state              |   2|   0|    2|          0|
    |vsum_i_2_V_1_comp_s_reg_1100  |  26|   0|   26|          0|
    |vsum_i_3_V_1_comp_s_reg_1125  |  26|   0|   26|          0|
    |vsum_i_4_V_1_comp_s_reg_1150  |  26|   0|   26|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |2063|   0| 2063|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |    max_det   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    max_det   | return value |
|interrupt               | out |    1| ap_ctrl_hs |    max_det   | return value |
|vsum_1_V_TDATA          |  in |   32|    axis    |   vsum_1_V   |    pointer   |
|vsum_1_V_TVALID         |  in |    1|    axis    |   vsum_1_V   |    pointer   |
|vsum_1_V_TREADY         | out |    1|    axis    |   vsum_1_V   |    pointer   |
|vlr_1_V_TDATA           |  in |   32|    axis    |    vlr_1_V   |    pointer   |
|vlr_1_V_TVALID          |  in |    1|    axis    |    vlr_1_V   |    pointer   |
|vlr_1_V_TREADY          | out |    1|    axis    |    vlr_1_V   |    pointer   |
|vbt_1_V_TDATA           |  in |   32|    axis    |    vbt_1_V   |    pointer   |
|vbt_1_V_TVALID          |  in |    1|    axis    |    vbt_1_V   |    pointer   |
|vbt_1_V_TREADY          | out |    1|    axis    |    vbt_1_V   |    pointer   |
|out_peaks_V_TDATA       | out |   32|    axis    |  out_peaks_V |    pointer   |
|out_peaks_V_TVALID      | out |    1|    axis    |  out_peaks_V |    pointer   |
|out_peaks_V_TREADY      |  in |    1|    axis    |  out_peaks_V |    pointer   |
|vsum_2_V_TDATA          |  in |   32|    axis    |   vsum_2_V   |    pointer   |
|vsum_2_V_TVALID         |  in |    1|    axis    |   vsum_2_V   |    pointer   |
|vsum_2_V_TREADY         | out |    1|    axis    |   vsum_2_V   |    pointer   |
|vlr_2_V_TDATA           |  in |   32|    axis    |    vlr_2_V   |    pointer   |
|vlr_2_V_TVALID          |  in |    1|    axis    |    vlr_2_V   |    pointer   |
|vlr_2_V_TREADY          | out |    1|    axis    |    vlr_2_V   |    pointer   |
|vbt_2_V_TDATA           |  in |   32|    axis    |    vbt_2_V   |    pointer   |
|vbt_2_V_TVALID          |  in |    1|    axis    |    vbt_2_V   |    pointer   |
|vbt_2_V_TREADY          | out |    1|    axis    |    vbt_2_V   |    pointer   |
|vsum_3_V_TDATA          |  in |   32|    axis    |   vsum_3_V   |    pointer   |
|vsum_3_V_TVALID         |  in |    1|    axis    |   vsum_3_V   |    pointer   |
|vsum_3_V_TREADY         | out |    1|    axis    |   vsum_3_V   |    pointer   |
|vlr_3_V_TDATA           |  in |   32|    axis    |    vlr_3_V   |    pointer   |
|vlr_3_V_TVALID          |  in |    1|    axis    |    vlr_3_V   |    pointer   |
|vlr_3_V_TREADY          | out |    1|    axis    |    vlr_3_V   |    pointer   |
|vbt_3_V_TDATA           |  in |   32|    axis    |    vbt_3_V   |    pointer   |
|vbt_3_V_TVALID          |  in |    1|    axis    |    vbt_3_V   |    pointer   |
|vbt_3_V_TREADY          | out |    1|    axis    |    vbt_3_V   |    pointer   |
|vsum_4_V_TDATA          |  in |   32|    axis    |   vsum_4_V   |    pointer   |
|vsum_4_V_TVALID         |  in |    1|    axis    |   vsum_4_V   |    pointer   |
|vsum_4_V_TREADY         | out |    1|    axis    |   vsum_4_V   |    pointer   |
|vlr_4_V_TDATA           |  in |   32|    axis    |    vlr_4_V   |    pointer   |
|vlr_4_V_TVALID          |  in |    1|    axis    |    vlr_4_V   |    pointer   |
|vlr_4_V_TREADY          | out |    1|    axis    |    vlr_4_V   |    pointer   |
|vbt_4_V_TDATA           |  in |   32|    axis    |    vbt_4_V   |    pointer   |
|vbt_4_V_TVALID          |  in |    1|    axis    |    vbt_4_V   |    pointer   |
|vbt_4_V_TREADY          | out |    1|    axis    |    vbt_4_V   |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

