design_1_ila_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v,incdir="$ref_dir/../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
seven_seg.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/1a51/seven_seg.vhd,incdir="$ref_dir/../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_seven_seg_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_seven_seg_1_0/sim/design_1_seven_seg_1_0.vhd,incdir="$ref_dir/../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../seven_seg.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
