#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Feb  4 12:49:38 2021
# Process ID: 18476
# Current directory: C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.runs/synth_1/TOP.vds
# Journal file: C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20264
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.730 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/TOP.vhd:35]
INFO: [Synth 8-3491] module 'CLK_CONTROL' declared at 'C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/CLK_CONTROL.vhd:8' bound to instance 'Inst_CLK' of component 'CLK_CONTROL' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/TOP.vhd:122]
INFO: [Synth 8-638] synthesizing module 'CLK_CONTROL' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/CLK_CONTROL.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'CLK_CONTROL' (1#1) [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/CLK_CONTROL.vhd:15]
INFO: [Synth 8-3491] module 'SINCRONIZADOR' declared at 'C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/SINCRONIZADOR.vhd:5' bound to instance 'Inst_SW0' of component 'SINCRONIZADOR' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/TOP.vhd:129]
INFO: [Synth 8-638] synthesizing module 'SINCRONIZADOR' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/SINCRONIZADOR.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'SINCRONIZADOR' (2#1) [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/SINCRONIZADOR.vhd:12]
INFO: [Synth 8-3491] module 'SINCRONIZADOR' declared at 'C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/SINCRONIZADOR.vhd:5' bound to instance 'Inst_SW1' of component 'SINCRONIZADOR' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/TOP.vhd:134]
INFO: [Synth 8-3491] module 'SINCRONIZADOR' declared at 'C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/SINCRONIZADOR.vhd:5' bound to instance 'Inst_SW2' of component 'SINCRONIZADOR' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/TOP.vhd:139]
INFO: [Synth 8-3491] module 'SINCRONIZADOR' declared at 'C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/SINCRONIZADOR.vhd:5' bound to instance 'Inst_SW3' of component 'SINCRONIZADOR' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/TOP.vhd:144]
INFO: [Synth 8-3491] module 'SINCRONIZADOR' declared at 'C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/SINCRONIZADOR.vhd:5' bound to instance 'Inst_SW4' of component 'SINCRONIZADOR' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/TOP.vhd:149]
INFO: [Synth 8-3491] module 'SINCRONIZADOR' declared at 'C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/SINCRONIZADOR.vhd:5' bound to instance 'Inst_SW5' of component 'SINCRONIZADOR' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/TOP.vhd:154]
INFO: [Synth 8-3491] module 'SINCRONIZADOR' declared at 'C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/SINCRONIZADOR.vhd:5' bound to instance 'Inst_SW6' of component 'SINCRONIZADOR' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/TOP.vhd:159]
INFO: [Synth 8-3491] module 'SINCRONIZADOR' declared at 'C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/SINCRONIZADOR.vhd:5' bound to instance 'Inst_SW7' of component 'SINCRONIZADOR' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/TOP.vhd:164]
INFO: [Synth 8-3491] module 'SINCRONIZADOR' declared at 'C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/SINCRONIZADOR.vhd:5' bound to instance 'Inst_SW8' of component 'SINCRONIZADOR' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/TOP.vhd:169]
INFO: [Synth 8-3491] module 'SINCRONIZADOR' declared at 'C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/SINCRONIZADOR.vhd:5' bound to instance 'Inst_SW9' of component 'SINCRONIZADOR' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/TOP.vhd:174]
INFO: [Synth 8-3491] module 'SINCRONIZADOR' declared at 'C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/SINCRONIZADOR.vhd:5' bound to instance 'Inst_OK' of component 'SINCRONIZADOR' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/TOP.vhd:181]
INFO: [Synth 8-3491] module 'SINCRONIZADOR' declared at 'C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/SINCRONIZADOR.vhd:5' bound to instance 'Inst_RESET_parcial' of component 'SINCRONIZADOR' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/TOP.vhd:186]
INFO: [Synth 8-3491] module 'SINCRONIZADOR' declared at 'C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/SINCRONIZADOR.vhd:5' bound to instance 'Inst_RESET' of component 'SINCRONIZADOR' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/TOP.vhd:191]
INFO: [Synth 8-3491] module 'Switches' declared at 'C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/SWITCH.vhd:9' bound to instance 'Inst_Switches' of component 'Switches' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/TOP.vhd:197]
INFO: [Synth 8-638] synthesizing module 'Switches' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/SWITCH.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Switches' (3#1) [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/SWITCH.vhd:26]
INFO: [Synth 8-3491] module 'FSM' declared at 'C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/FSM.vhd:8' bound to instance 'Inst_FSM' of component 'FSM' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/TOP.vhd:212]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/FSM.vhd:27]
WARNING: [Synth 8-614] signal 'current_pasw' is read in the process but is not in the sensitivity list [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/FSM.vhd:50]
WARNING: [Synth 8-614] signal 'pasw' is read in the process but is not in the sensitivity list [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/FSM.vhd:50]
WARNING: [Synth 8-614] signal 'ayuda_flanco' is read in the process but is not in the sensitivity list [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/FSM.vhd:132]
WARNING: [Synth 8-614] signal 'ayuda_numero' is read in the process but is not in the sensitivity list [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/FSM.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'FSM' (4#1) [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/FSM.vhd:27]
INFO: [Synth 8-3491] module 'Display' declared at 'C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/Display.vhd:9' bound to instance 'Inst_Display' of component 'Display' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/TOP.vhd:227]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/Display.vhd:21]
INFO: [Synth 8-226] default block is never used [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/Display.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Display' (5#1) [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/Display.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'TOP' (6#1) [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/TOP.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.730 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1024.730 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Usuario/Desktop/Secret_Psw/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Usuario/Desktop/Secret_Psw/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Usuario/Desktop/Secret_Psw/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1061.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1061.418 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1061.418 ; gain = 36.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1061.418 ; gain = 36.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1061.418 ; gain = 36.688
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                             0000 |                             0000
                      s2 |                             0001 |                             0010
                      s3 |                             0010 |                             0011
                      s4 |                             0011 |                             0100
                      s5 |                             0100 |                             0101
                      s6 |                             0101 |                             0110
                      s7 |                             0110 |                             0111
                      s8 |                             0111 |                             1000
                      s9 |                             1000 |                             1001
                     s10 |                             1001 |                             1010
                     s11 |                             1010 |                             1011
                     s12 |                             1011 |                             1100
                     s13 |                             1100 |                             1101
                      s1 |                             1101 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'FSM'
WARNING: [Synth 8-327] inferring latch for variable 'VAL_DISPLAY_1_reg' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/FSM.vhd:143]
WARNING: [Synth 8-327] inferring latch for variable 'VAL_DISPLAY_2_reg' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/FSM.vhd:144]
WARNING: [Synth 8-327] inferring latch for variable 'VAL_DISPLAY_3_reg' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/FSM.vhd:145]
WARNING: [Synth 8-327] inferring latch for variable 'VAL_DISPLAY_4_reg' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/FSM.vhd:146]
WARNING: [Synth 8-327] inferring latch for variable 'current_pasw_reg' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/FSM.vhd:162]
WARNING: [Synth 8-327] inferring latch for variable 'contador_fallos_reg' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/FSM.vhd:147]
WARNING: [Synth 8-327] inferring latch for variable 'error_pasw_reg' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/FSM.vhd:148]
WARNING: [Synth 8-327] inferring latch for variable 'ayuda_flanco_reg' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/FSM.vhd:149]
WARNING: [Synth 8-327] inferring latch for variable 'ayuda_numero_reg' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/FSM.vhd:58]
WARNING: [Synth 8-327] inferring latch for variable 'pasw_reg' [C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.srcs/sources_1/new/FSM.vhd:139]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1061.418 ; gain = 36.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	  14 Input   32 Bit        Muxes := 1     
	  14 Input   28 Bit        Muxes := 2     
	   6 Input    7 Bit        Muxes := 1     
	  10 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	  14 Input    7 Bit        Muxes := 4     
	   4 Input    7 Bit        Muxes := 1     
	  14 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
	   3 Input    1 Bit        Muxes := 1     
	  14 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1061.418 ; gain = 36.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1061.418 ; gain = 36.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1061.418 ; gain = 36.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1087.582 ; gain = 62.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1087.582 ; gain = 62.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1087.582 ; gain = 62.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1087.582 ; gain = 62.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1087.582 ; gain = 62.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1087.582 ; gain = 62.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1087.582 ; gain = 62.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    23|
|3     |LUT1   |     4|
|4     |LUT2   |    27|
|5     |LUT3   |    97|
|6     |LUT4   |    16|
|7     |LUT5   |    44|
|8     |LUT6   |    30|
|9     |FDCE   |     4|
|10    |FDRE   |    85|
|11    |LD     |    97|
|12    |IBUF   |    14|
|13    |OBUF   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1087.582 ; gain = 62.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1087.582 ; gain = 26.164
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1087.582 ; gain = 62.852
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1096.504 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1103.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  LD => LDCE: 97 instances

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1103.742 ; gain = 79.012
INFO: [Common 17-1381] The checkpoint 'C:/Users/Usuario/Desktop/Secret_Psw/Secret_PSW/Secret_PSW.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  4 12:50:30 2021...
