// Seed: 2322282383
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wand id_3,
    input wire id_4,
    output uwire id_5,
    output supply0 id_6,
    input wor id_7,
    input tri0 id_8,
    input wand id_9,
    input wire id_10,
    input uwire id_11,
    input uwire id_12,
    input supply0 id_13,
    output wire id_14,
    output tri0 id_15,
    input wand id_16,
    inout tri1 id_17,
    input uwire id_18,
    output tri0 id_19,
    input wor id_20,
    input tri0 id_21,
    input uwire id_22
);
  wire id_24;
  xor primCall (
      id_3,
      id_18,
      id_12,
      id_25,
      id_2,
      id_22,
      id_17,
      id_9,
      id_1,
      id_11,
      id_24,
      id_0,
      id_20,
      id_13,
      id_4,
      id_10,
      id_8,
      id_16,
      id_7,
      id_21
  );
  id_25(
      .id_0(1), .id_1(id_15)
  );
  module_0 modCall_1 (
      id_24,
      id_24,
      id_24
  );
  wire id_26;
  wire id_27;
endmodule
