;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	SUB #12, @0
	SUB <641, -200
	SUB @-127, 100
	SUB @14, -711
	SUB <641, -200
	SUB 12, @10
	SUB <0, @62
	ADD @-146, 100
	ADD #460, 0
	SUB 0, 12
	SUB -6, @-122
	SPL 0, <802
	DAT #-16, #122
	DAT #-16, #122
	ADD @-146, 100
	JMN 0, 0
	DAT #210, #30
	JMN 0, 0
	CMP @-127, 100
	CMP @-127, 100
	SUB -207, <-120
	SUB #72, @200
	JMZ 210, 30
	JMZ 210, 30
	ADD @-146, 100
	CMP @-127, 100
	SUB 0, 9
	JMZ @-207, @-120
	JMZ @-207, @-120
	JMZ @-207, @-120
	ADD @-146, 100
	MOV -101, 20
	SUB -6, @-122
	JMP <1, -101
	MOV -101, 20
	SUB @-127, 100
	MOV -7, <-20
	SUB @-127, 100
	SUB -16, @122
	SUB @-127, 100
	MOV -1, <-20
	SUB @-127, 100
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
