---
title: Registri-vs_2_x
description: Questa sezione contiene informazioni di riferimento per i registri di input e di output implementati da vertex shader versione 2 \_ x.
ms.assetid: 35dfa3c8-be8e-4b2b-84c4-766850cf146c
ms.topic: article
ms.date: 05/31/2018
topic_type:
- kbArticle
api_name: ''
api_type: ''
api_location: ''
ms.openlocfilehash: 6aebd9095e18abd5ac76988e46c2e061e30209c6
ms.sourcegitcommit: 2d531328b6ed82d4ad971a45a5131b430c5866f7
ms.translationtype: MT
ms.contentlocale: it-IT
ms.lasthandoff: 09/16/2019
ms.locfileid: "103712403"
---
# <a name="registers---vs_2_x"></a><span data-ttu-id="37a5e-103">Registri-vs \_ 2 \_ x</span><span class="sxs-lookup"><span data-stu-id="37a5e-103">Registers - vs\_2\_x</span></span>

<span data-ttu-id="37a5e-104">Questa sezione contiene informazioni di riferimento per i registri di input e di output implementati da vertex shader versione 2 \_ x.</span><span class="sxs-lookup"><span data-stu-id="37a5e-104">This section contains reference information for the input and output registers implemented by vertex shader version 2\_x.</span></span>

## <a name="input-registers"></a><span data-ttu-id="37a5e-105">Registri di input</span><span class="sxs-lookup"><span data-stu-id="37a5e-105">Input Registers</span></span>



| <span data-ttu-id="37a5e-106">Registrazione</span><span class="sxs-lookup"><span data-stu-id="37a5e-106">Register</span></span> | <span data-ttu-id="37a5e-107">Nome</span><span class="sxs-lookup"><span data-stu-id="37a5e-107">Name</span></span>                                                                                      | <span data-ttu-id="37a5e-108">Conteggio</span><span class="sxs-lookup"><span data-stu-id="37a5e-108">Count</span></span>      | <span data-ttu-id="37a5e-109">L/S</span><span class="sxs-lookup"><span data-stu-id="37a5e-109">R/W</span></span> | <span data-ttu-id="37a5e-110">\# Leggere le porte</span><span class="sxs-lookup"><span data-stu-id="37a5e-110">\# Read ports</span></span> | <span data-ttu-id="37a5e-111">\# Letture/Inst</span><span class="sxs-lookup"><span data-stu-id="37a5e-111">\# Reads / inst</span></span> | <span data-ttu-id="37a5e-112">Dimension</span><span class="sxs-lookup"><span data-stu-id="37a5e-112">Dimension</span></span> | <span data-ttu-id="37a5e-113">Relannr</span><span class="sxs-lookup"><span data-stu-id="37a5e-113">RelAddr</span></span> | <span data-ttu-id="37a5e-114">Valori predefiniti</span><span class="sxs-lookup"><span data-stu-id="37a5e-114">Defaults</span></span>     | <span data-ttu-id="37a5e-115">Richiede DCL</span><span class="sxs-lookup"><span data-stu-id="37a5e-115">Requires DCL</span></span> |
|----------|-------------------------------------------------------------------------------------------|------------|-----|---------------|-----------------|-----------|---------|--------------|--------------|
| <span data-ttu-id="37a5e-116">v\#</span><span class="sxs-lookup"><span data-stu-id="37a5e-116">v\#</span></span>      | [<span data-ttu-id="37a5e-117">Registro di input</span><span class="sxs-lookup"><span data-stu-id="37a5e-117">Input Register</span></span>](dx9-graphics-reference-asm-vs-registers-input.md)                       | <span data-ttu-id="37a5e-118">16</span><span class="sxs-lookup"><span data-stu-id="37a5e-118">16</span></span>         | <span data-ttu-id="37a5e-119">R</span><span class="sxs-lookup"><span data-stu-id="37a5e-119">R</span></span>   | <span data-ttu-id="37a5e-120">1</span><span class="sxs-lookup"><span data-stu-id="37a5e-120">1</span></span>             | <span data-ttu-id="37a5e-121">Nessuna limitazione</span><span class="sxs-lookup"><span data-stu-id="37a5e-121">Unlimited</span></span>       | <span data-ttu-id="37a5e-122">4</span><span class="sxs-lookup"><span data-stu-id="37a5e-122">4</span></span>         | <span data-ttu-id="37a5e-123">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-123">No</span></span>      | <span data-ttu-id="37a5e-124">Vedere la nota 1</span><span class="sxs-lookup"><span data-stu-id="37a5e-124">See note 1</span></span>   | <span data-ttu-id="37a5e-125">SÃ¬</span><span class="sxs-lookup"><span data-stu-id="37a5e-125">Yes</span></span>          |
| <span data-ttu-id="37a5e-126">r\#</span><span class="sxs-lookup"><span data-stu-id="37a5e-126">r\#</span></span>      | [<span data-ttu-id="37a5e-127">Registro temporaneo</span><span class="sxs-lookup"><span data-stu-id="37a5e-127">Temporary Register</span></span>](dx9-graphics-reference-asm-vs-registers-temporary.md)               | <span data-ttu-id="37a5e-128">Vedere la nota 2</span><span class="sxs-lookup"><span data-stu-id="37a5e-128">See note 2</span></span> | <span data-ttu-id="37a5e-129">L/S</span><span class="sxs-lookup"><span data-stu-id="37a5e-129">R/W</span></span> | <span data-ttu-id="37a5e-130">3</span><span class="sxs-lookup"><span data-stu-id="37a5e-130">3</span></span>             | <span data-ttu-id="37a5e-131">Nessuna limitazione</span><span class="sxs-lookup"><span data-stu-id="37a5e-131">Unlimited</span></span>       | <span data-ttu-id="37a5e-132">4</span><span class="sxs-lookup"><span data-stu-id="37a5e-132">4</span></span>         | <span data-ttu-id="37a5e-133">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-133">No</span></span>      | <span data-ttu-id="37a5e-134">nessuno</span><span class="sxs-lookup"><span data-stu-id="37a5e-134">None</span></span>         | <span data-ttu-id="37a5e-135">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-135">No</span></span>           |
| <span data-ttu-id="37a5e-136">c\#</span><span class="sxs-lookup"><span data-stu-id="37a5e-136">c\#</span></span>      | [<span data-ttu-id="37a5e-137">Registro float costante</span><span class="sxs-lookup"><span data-stu-id="37a5e-137">Constant Float Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-float.md)     | <span data-ttu-id="37a5e-138">Vedere la nota 3</span><span class="sxs-lookup"><span data-stu-id="37a5e-138">See note 3</span></span> | <span data-ttu-id="37a5e-139">R</span><span class="sxs-lookup"><span data-stu-id="37a5e-139">R</span></span>   | <span data-ttu-id="37a5e-140">1</span><span class="sxs-lookup"><span data-stu-id="37a5e-140">1</span></span>             | <span data-ttu-id="37a5e-141">2</span><span class="sxs-lookup"><span data-stu-id="37a5e-141">2</span></span>               | <span data-ttu-id="37a5e-142">4</span><span class="sxs-lookup"><span data-stu-id="37a5e-142">4</span></span>         | <span data-ttu-id="37a5e-143">a0/aL</span><span class="sxs-lookup"><span data-stu-id="37a5e-143">a0 / aL</span></span> | <span data-ttu-id="37a5e-144">(0, 0, 0, 0)</span><span class="sxs-lookup"><span data-stu-id="37a5e-144">(0, 0, 0, 0)</span></span> | <span data-ttu-id="37a5e-145">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-145">No</span></span>           |
| <span data-ttu-id="37a5e-146">a0</span><span class="sxs-lookup"><span data-stu-id="37a5e-146">a0</span></span>       | [<span data-ttu-id="37a5e-147">Registro indirizzi</span><span class="sxs-lookup"><span data-stu-id="37a5e-147">Address Register</span></span>](dx9-graphics-reference-asm-vs-registers-address.md)                   | <span data-ttu-id="37a5e-148">1</span><span class="sxs-lookup"><span data-stu-id="37a5e-148">1</span></span>          | <span data-ttu-id="37a5e-149">L/S</span><span class="sxs-lookup"><span data-stu-id="37a5e-149">R/W</span></span> | <span data-ttu-id="37a5e-150">1</span><span class="sxs-lookup"><span data-stu-id="37a5e-150">1</span></span>             | <span data-ttu-id="37a5e-151">2</span><span class="sxs-lookup"><span data-stu-id="37a5e-151">2</span></span>               | <span data-ttu-id="37a5e-152">4</span><span class="sxs-lookup"><span data-stu-id="37a5e-152">4</span></span>         | <span data-ttu-id="37a5e-153">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-153">No</span></span>      | <span data-ttu-id="37a5e-154">nessuno</span><span class="sxs-lookup"><span data-stu-id="37a5e-154">None</span></span>         | <span data-ttu-id="37a5e-155">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-155">No</span></span>           |
| <span data-ttu-id="37a5e-156">b\#</span><span class="sxs-lookup"><span data-stu-id="37a5e-156">b\#</span></span>      | [<span data-ttu-id="37a5e-157">Registro booleano costante</span><span class="sxs-lookup"><span data-stu-id="37a5e-157">Constant Boolean Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-boolean.md) | <span data-ttu-id="37a5e-158">16</span><span class="sxs-lookup"><span data-stu-id="37a5e-158">16</span></span>         | <span data-ttu-id="37a5e-159">R</span><span class="sxs-lookup"><span data-stu-id="37a5e-159">R</span></span>   | <span data-ttu-id="37a5e-160">1</span><span class="sxs-lookup"><span data-stu-id="37a5e-160">1</span></span>             | <span data-ttu-id="37a5e-161">1</span><span class="sxs-lookup"><span data-stu-id="37a5e-161">1</span></span>               | <span data-ttu-id="37a5e-162">1</span><span class="sxs-lookup"><span data-stu-id="37a5e-162">1</span></span>         | <span data-ttu-id="37a5e-163">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-163">No</span></span>      | <span data-ttu-id="37a5e-164">FALSE</span><span class="sxs-lookup"><span data-stu-id="37a5e-164">FALSE</span></span>        | <span data-ttu-id="37a5e-165">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-165">No</span></span>           |
| <span data-ttu-id="37a5e-166">i\#</span><span class="sxs-lookup"><span data-stu-id="37a5e-166">i\#</span></span>      | [<span data-ttu-id="37a5e-167">Registro Integer costante</span><span class="sxs-lookup"><span data-stu-id="37a5e-167">Constant Integer Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-integer.md) | <span data-ttu-id="37a5e-168">16</span><span class="sxs-lookup"><span data-stu-id="37a5e-168">16</span></span>         | <span data-ttu-id="37a5e-169">R</span><span class="sxs-lookup"><span data-stu-id="37a5e-169">R</span></span>   | <span data-ttu-id="37a5e-170">1</span><span class="sxs-lookup"><span data-stu-id="37a5e-170">1</span></span>             | <span data-ttu-id="37a5e-171">1</span><span class="sxs-lookup"><span data-stu-id="37a5e-171">1</span></span>               | <span data-ttu-id="37a5e-172">4</span><span class="sxs-lookup"><span data-stu-id="37a5e-172">4</span></span>         | <span data-ttu-id="37a5e-173">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-173">No</span></span>      | <span data-ttu-id="37a5e-174">(0, 0, 0, 0)</span><span class="sxs-lookup"><span data-stu-id="37a5e-174">(0, 0, 0, 0)</span></span> | <span data-ttu-id="37a5e-175">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-175">No</span></span>           |
| <span data-ttu-id="37a5e-176">aL</span><span class="sxs-lookup"><span data-stu-id="37a5e-176">aL</span></span>       | [<span data-ttu-id="37a5e-177">Registro contatore cicli</span><span class="sxs-lookup"><span data-stu-id="37a5e-177">Loop Counter Register</span></span>](dx9-graphics-reference-asm-vs-registers-loop-counter.md)         | <span data-ttu-id="37a5e-178">1</span><span class="sxs-lookup"><span data-stu-id="37a5e-178">1</span></span>          | <span data-ttu-id="37a5e-179">R</span><span class="sxs-lookup"><span data-stu-id="37a5e-179">R</span></span>   | <span data-ttu-id="37a5e-180">1</span><span class="sxs-lookup"><span data-stu-id="37a5e-180">1</span></span>             | <span data-ttu-id="37a5e-181">2</span><span class="sxs-lookup"><span data-stu-id="37a5e-181">2</span></span>               | <span data-ttu-id="37a5e-182">1</span><span class="sxs-lookup"><span data-stu-id="37a5e-182">1</span></span>         | <span data-ttu-id="37a5e-183">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-183">No</span></span>      | <span data-ttu-id="37a5e-184">nessuno</span><span class="sxs-lookup"><span data-stu-id="37a5e-184">None</span></span>         | <span data-ttu-id="37a5e-185">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-185">No</span></span>           |
| <span data-ttu-id="37a5e-186">P0</span><span class="sxs-lookup"><span data-stu-id="37a5e-186">p0</span></span>       | [<span data-ttu-id="37a5e-187">Registro predicato</span><span class="sxs-lookup"><span data-stu-id="37a5e-187">Predicate Register</span></span>](dx9-graphics-reference-asm-vs-registers-predicate.md)               | <span data-ttu-id="37a5e-188">1</span><span class="sxs-lookup"><span data-stu-id="37a5e-188">1</span></span>          | <span data-ttu-id="37a5e-189">L/S</span><span class="sxs-lookup"><span data-stu-id="37a5e-189">R/W</span></span> | <span data-ttu-id="37a5e-190">1</span><span class="sxs-lookup"><span data-stu-id="37a5e-190">1</span></span>             | <span data-ttu-id="37a5e-191">1</span><span class="sxs-lookup"><span data-stu-id="37a5e-191">1</span></span>               | <span data-ttu-id="37a5e-192">4</span><span class="sxs-lookup"><span data-stu-id="37a5e-192">4</span></span>         | <span data-ttu-id="37a5e-193">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-193">No</span></span>      | <span data-ttu-id="37a5e-194">nessuno</span><span class="sxs-lookup"><span data-stu-id="37a5e-194">None</span></span>         | <span data-ttu-id="37a5e-195">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-195">No</span></span>           |



Â 

<span data-ttu-id="37a5e-196">Note:</span><span class="sxs-lookup"><span data-stu-id="37a5e-196">Notes:</span></span>

1.  <span data-ttu-id="37a5e-197">Partial (0, 0, 0, 1)-se viene aggiornato solo un subset di canali, i canali rimanenti saranno predefiniti (0, 0, 0, 1).</span><span class="sxs-lookup"><span data-stu-id="37a5e-197">Partial (0, 0, 0, 1) - If only a subset of channels are updated, the remaining channels will default to (0, 0, 0, 1).</span></span>
2.  <span data-ttu-id="37a5e-198">Uguale a D3DCAPS9. VS20Caps. NumTemps (almeno 12 per vs \_ 2 \_ x).</span><span class="sxs-lookup"><span data-stu-id="37a5e-198">Equal to D3DCAPS9.VS20Caps.NumTemps (at least 12 for vs\_2\_x).</span></span>
3.  <span data-ttu-id="37a5e-199">Uguale a D3DCAPS9. MaxVertexShaderConst (almeno 256 per vs \_ 2 \_ x).</span><span class="sxs-lookup"><span data-stu-id="37a5e-199">Equal to D3DCAPS9.MaxVertexShaderConst (at least 256 for vs\_2\_x).</span></span>

## <a name="output-registers"></a><span data-ttu-id="37a5e-200">Registri di output</span><span class="sxs-lookup"><span data-stu-id="37a5e-200">Output Registers</span></span>



| <span data-ttu-id="37a5e-201">Registrazione</span><span class="sxs-lookup"><span data-stu-id="37a5e-201">Register</span></span> | <span data-ttu-id="37a5e-202">Nome</span><span class="sxs-lookup"><span data-stu-id="37a5e-202">Name</span></span>                                                                                          | <span data-ttu-id="37a5e-203">Conteggio</span><span class="sxs-lookup"><span data-stu-id="37a5e-203">Count</span></span> | <span data-ttu-id="37a5e-204">L/S</span><span class="sxs-lookup"><span data-stu-id="37a5e-204">R/W</span></span> | <span data-ttu-id="37a5e-205">Dimension</span><span class="sxs-lookup"><span data-stu-id="37a5e-205">Dimension</span></span> | <span data-ttu-id="37a5e-206">Relannr</span><span class="sxs-lookup"><span data-stu-id="37a5e-206">RelAddr</span></span> | <span data-ttu-id="37a5e-207">Valori predefiniti</span><span class="sxs-lookup"><span data-stu-id="37a5e-207">Defaults</span></span> | <span data-ttu-id="37a5e-208">Richiede DCL</span><span class="sxs-lookup"><span data-stu-id="37a5e-208">Requires DCL</span></span> |
|----------|-----------------------------------------------------------------------------------------------|-------|-----|-----------|---------|----------|--------------|
| <span data-ttu-id="37a5e-209">oPos</span><span class="sxs-lookup"><span data-stu-id="37a5e-209">oPos</span></span>     | [<span data-ttu-id="37a5e-210">Posizione registro</span><span class="sxs-lookup"><span data-stu-id="37a5e-210">Position Register</span></span>](dx9-graphics-reference-asm-vs-registers-position.md)                     | <span data-ttu-id="37a5e-211">1</span><span class="sxs-lookup"><span data-stu-id="37a5e-211">1</span></span>     | <span data-ttu-id="37a5e-212">W</span><span class="sxs-lookup"><span data-stu-id="37a5e-212">W</span></span>   | <span data-ttu-id="37a5e-213">4</span><span class="sxs-lookup"><span data-stu-id="37a5e-213">4</span></span>         | <span data-ttu-id="37a5e-214">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-214">No</span></span>      | <span data-ttu-id="37a5e-215">nessuno</span><span class="sxs-lookup"><span data-stu-id="37a5e-215">None</span></span>     | <span data-ttu-id="37a5e-216">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-216">No</span></span>           |
| <span data-ttu-id="37a5e-217">oFog</span><span class="sxs-lookup"><span data-stu-id="37a5e-217">oFog</span></span>     | [<span data-ttu-id="37a5e-218">Registro di nebbia</span><span class="sxs-lookup"><span data-stu-id="37a5e-218">Fog Register</span></span>](dx9-graphics-reference-asm-vs-registers-fog.md)                               | <span data-ttu-id="37a5e-219">1</span><span class="sxs-lookup"><span data-stu-id="37a5e-219">1</span></span>     | <span data-ttu-id="37a5e-220">W</span><span class="sxs-lookup"><span data-stu-id="37a5e-220">W</span></span>   | <span data-ttu-id="37a5e-221">1</span><span class="sxs-lookup"><span data-stu-id="37a5e-221">1</span></span>         | <span data-ttu-id="37a5e-222">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-222">No</span></span>      | <span data-ttu-id="37a5e-223">nessuno</span><span class="sxs-lookup"><span data-stu-id="37a5e-223">None</span></span>     | <span data-ttu-id="37a5e-224">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-224">No</span></span>           |
| <span data-ttu-id="37a5e-225">oPts</span><span class="sxs-lookup"><span data-stu-id="37a5e-225">oPts</span></span>     | [<span data-ttu-id="37a5e-226">Registro dimensioni punti</span><span class="sxs-lookup"><span data-stu-id="37a5e-226">Point Size Register</span></span>](dx9-graphics-reference-asm-vs-registers-point-size.md)                 | <span data-ttu-id="37a5e-227">1</span><span class="sxs-lookup"><span data-stu-id="37a5e-227">1</span></span>     | <span data-ttu-id="37a5e-228">W</span><span class="sxs-lookup"><span data-stu-id="37a5e-228">W</span></span>   | <span data-ttu-id="37a5e-229">1</span><span class="sxs-lookup"><span data-stu-id="37a5e-229">1</span></span>         | <span data-ttu-id="37a5e-230">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-230">No</span></span>      | <span data-ttu-id="37a5e-231">nessuno</span><span class="sxs-lookup"><span data-stu-id="37a5e-231">None</span></span>     | <span data-ttu-id="37a5e-232">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-232">No</span></span>           |
| <span data-ttu-id="37a5e-233">oD\#</span><span class="sxs-lookup"><span data-stu-id="37a5e-233">oD\#</span></span>     | <span data-ttu-id="37a5e-234">[Registro colori](dx9-graphics-reference-asm-vs-registers-color.md); Vedere la nota 1</span><span class="sxs-lookup"><span data-stu-id="37a5e-234">[Color Register](dx9-graphics-reference-asm-vs-registers-color.md); See note 1</span></span>               | <span data-ttu-id="37a5e-235">2</span><span class="sxs-lookup"><span data-stu-id="37a5e-235">2</span></span>     | <span data-ttu-id="37a5e-236">W</span><span class="sxs-lookup"><span data-stu-id="37a5e-236">W</span></span>   | <span data-ttu-id="37a5e-237">4</span><span class="sxs-lookup"><span data-stu-id="37a5e-237">4</span></span>         | <span data-ttu-id="37a5e-238">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-238">No</span></span>      | <span data-ttu-id="37a5e-239">nessuno</span><span class="sxs-lookup"><span data-stu-id="37a5e-239">None</span></span>     | <span data-ttu-id="37a5e-240">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-240">No</span></span>           |
| <span data-ttu-id="37a5e-241">oT\#</span><span class="sxs-lookup"><span data-stu-id="37a5e-241">oT\#</span></span>     | [<span data-ttu-id="37a5e-242">Registro coordinate trama</span><span class="sxs-lookup"><span data-stu-id="37a5e-242">Texture Coordinate Register</span></span>](dx9-graphics-reference-asm-vs-registers-texture-coordinate.md) | <span data-ttu-id="37a5e-243">8</span><span class="sxs-lookup"><span data-stu-id="37a5e-243">8</span></span>     | <span data-ttu-id="37a5e-244">W</span><span class="sxs-lookup"><span data-stu-id="37a5e-244">W</span></span>   | <span data-ttu-id="37a5e-245">4</span><span class="sxs-lookup"><span data-stu-id="37a5e-245">4</span></span>         | <span data-ttu-id="37a5e-246">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-246">No</span></span>      | <span data-ttu-id="37a5e-247">nessuno</span><span class="sxs-lookup"><span data-stu-id="37a5e-247">None</span></span>     | <span data-ttu-id="37a5e-248">No</span><span class="sxs-lookup"><span data-stu-id="37a5e-248">No</span></span>           |



Â 

<span data-ttu-id="37a5e-249">Note:</span><span class="sxs-lookup"><span data-stu-id="37a5e-249">Notes:</span></span>

-   <span data-ttu-id="37a5e-250">oD0 Ã¨ l'output del colore diffuso; oD1 Ã¨ l'output del colore speculare.</span><span class="sxs-lookup"><span data-stu-id="37a5e-250">oD0 is the diffuse color output; oD1 is the specular color output.</span></span>

## <a name="related-topics"></a><span data-ttu-id="37a5e-251">Argomenti correlati</span><span class="sxs-lookup"><span data-stu-id="37a5e-251">Related topics</span></span>

<dl> <dt>

[<span data-ttu-id="37a5e-252">Registri vertex shader</span><span class="sxs-lookup"><span data-stu-id="37a5e-252">Vertex Shader Registers</span></span>](dx9-graphics-reference-asm-vs-registers.md)
</dt> </dl>

Â 

Â 




