// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "11/12/2020 15:49:45"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FDMIPS (
	clk,
	ULAout,
	PCout,
	MuxBEQout);
input 	clk;
output 	[31:0] ULAout;
output 	[31:0] PCout;
output 	[31:0] MuxBEQout;

// Design Ports Information
// ULAout[0]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[1]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[2]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[3]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[4]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[5]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[6]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[7]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[8]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[9]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[10]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[11]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[12]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[13]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[14]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[15]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[16]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[17]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[18]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[19]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[20]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[21]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[22]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[23]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[24]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[25]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[26]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[27]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[28]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[29]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[30]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ULAout[31]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[0]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[1]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[2]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[3]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[4]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[5]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[6]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[7]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[8]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[9]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[10]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[11]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[12]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[13]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[14]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[15]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[16]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[17]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[18]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[19]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[20]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[21]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[22]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[23]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[24]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[25]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[26]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[27]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[28]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[29]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[30]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCout[31]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[0]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[1]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[2]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[3]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[5]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[6]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[7]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[8]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[9]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[10]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[11]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[12]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[13]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[14]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[15]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[16]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[17]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[18]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[19]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[20]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[21]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[22]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[23]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[24]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[25]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[26]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[27]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[28]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[29]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[30]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxBEQout[31]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \ROM|memROM~4_combout ;
wire \ROM|memROM~5_combout ;
wire \UC|palavraControle[2]~1_combout ;
wire \ULA|saida[0]~19_combout ;
wire \ROM|memROM~16_combout ;
wire \ROM|memROM~7_combout ;
wire \ROM|memROM~9_combout ;
wire \BancoRegistradores|Equal1~1_combout ;
wire \ULA|Equal7~0_combout ;
wire \ROM|memROM~10_combout ;
wire \ROM|memROM~6_combout ;
wire \ROM|memROM~15_combout ;
wire \ROM|memROM~13_combout ;
wire \UC|Equal13~0_combout ;
wire \BancoRegistradores|registrador~1219_combout ;
wire \ROM|memROM~17_combout ;
wire \MUXRegImed|saida_MUX[0]~0_combout ;
wire \BancoRegistradores|registrador~1220_combout ;
wire \BancoRegistradores|registrador~69_q ;
wire \BancoRegistradores|registrador~1218_combout ;
wire \BancoRegistradores|Equal0~0_combout ;
wire \ROM|memROM~14_combout ;
wire \MUXRegImed|saida_MUX[4]~6_combout ;
wire \MUXRegImed|saida_MUX[4]~5_combout ;
wire \BancoRegistradores|Equal1~0_combout ;
wire \BancoRegistradores|registrador~68_q ;
wire \BancoRegistradores|registrador~1213_combout ;
wire \BancoRegistradores|saidaA[30]~25_combout ;
wire \UC|operacoes~0_combout ;
wire \UC|palavraControle[4]~2_combout ;
wire \UC|palavraControle[3]~0_combout ;
wire \ULA|saida[30]~85_combout ;
wire \ULA|saida[30]~86_combout ;
wire \BancoRegistradores|registrador~1221_combout ;
wire \BancoRegistradores|registrador~323_q ;
wire \BancoRegistradores|registrador~1251_combout ;
wire \BancoRegistradores|registrador~1204_combout ;
wire \MUXRegImed|saida_MUX[29]~32_combout ;
wire \BancoRegistradores|saidaA[29]~24_combout ;
wire \ULA|saida[29]~82_combout ;
wire \ULA|saida[29]~83_combout ;
wire \BancoRegistradores|registrador~66_q ;
wire \BancoRegistradores|registrador~1203_combout ;
wire \BancoRegistradores|saidaA[28]~23_combout ;
wire \ULA|saida[28]~79_combout ;
wire \ULA|saida[28]~80_combout ;
wire \BancoRegistradores|registrador~65_q ;
wire \BancoRegistradores|registrador~1249_combout ;
wire \BancoRegistradores|registrador~1194_combout ;
wire \MUXRegImed|saida_MUX[27]~30_combout ;
wire \BancoRegistradores|saidaA[27]~22_combout ;
wire \ULA|saida[27]~77_combout ;
wire \BancoRegistradores|registrador~64_q ;
wire \BancoRegistradores|registrador~1193_combout ;
wire \BancoRegistradores|saidaA[26]~21_combout ;
wire \ULA|saida[26]~75_combout ;
wire \BancoRegistradores|registrador~63_q ;
wire \BancoRegistradores|registrador~319_q ;
wire \BancoRegistradores|registrador~1188_combout ;
wire \BancoRegistradores|saidaA[25]~20_combout ;
wire \ULA|saida[25]~73_combout ;
wire \BancoRegistradores|registrador~318_q ;
wire \BancoRegistradores|registrador~1246_combout ;
wire \BancoRegistradores|registrador~1179_combout ;
wire \MUXRegImed|saida_MUX[24]~27_combout ;
wire \BancoRegistradores|saidaA[24]~19_combout ;
wire \ULA|saida[24]~71_combout ;
wire \BancoRegistradores|registrador~317_q ;
wire \BancoRegistradores|registrador~1178_combout ;
wire \BancoRegistradores|saidaA[23]~18_combout ;
wire \ULA|saida[23]~69_combout ;
wire \BancoRegistradores|registrador~60_q ;
wire \BancoRegistradores|registrador~1173_combout ;
wire \BancoRegistradores|saidaA[22]~17_combout ;
wire \ULA|saida[22]~67_combout ;
wire \BancoRegistradores|registrador~315_q ;
wire \BancoRegistradores|registrador~1243_combout ;
wire \BancoRegistradores|registrador~1164_combout ;
wire \MUXRegImed|saida_MUX[21]~24_combout ;
wire \BancoRegistradores|saidaA[21]~16_combout ;
wire \ULA|saida[21]~65_combout ;
wire \BancoRegistradores|registrador~58_q ;
wire \BancoRegistradores|registrador~1163_combout ;
wire \BancoRegistradores|saidaA[20]~15_combout ;
wire \ULA|saida[20]~63_combout ;
wire \BancoRegistradores|registrador~57_q ;
wire \BancoRegistradores|registrador~1158_combout ;
wire \BancoRegistradores|saidaA[19]~14_combout ;
wire \ULA|saida[19]~61_combout ;
wire \BancoRegistradores|registrador~56_q ;
wire \BancoRegistradores|registrador~312DUPLICATE_q ;
wire \BancoRegistradores|registrador~1153_combout ;
wire \BancoRegistradores|saidaA[18]~13_combout ;
wire \ULA|saida[18]~59_combout ;
wire \BancoRegistradores|registrador~311_q ;
wire \BancoRegistradores|registrador~1239_combout ;
wire \BancoRegistradores|registrador~1144_combout ;
wire \MUXRegImed|saida_MUX[17]~20_combout ;
wire \BancoRegistradores|saidaA[17]~12_combout ;
wire \ULA|saida[17]~57_combout ;
wire \BancoRegistradores|registrador~54_q ;
wire \BancoRegistradores|registrador~1238_combout ;
wire \BancoRegistradores|registrador~1139_combout ;
wire \MUXRegImed|saida_MUX[16]~19_combout ;
wire \BancoRegistradores|saidaA[15]~10_combout ;
wire \BancoRegistradores|registrador~309_q ;
wire \BancoRegistradores|registrador~1237_combout ;
wire \BancoRegistradores|registrador~1134_combout ;
wire \MUXRegImed|saida_MUX[15]~18_combout ;
wire \ULA|saida[15]~53_combout ;
wire \BancoRegistradores|registrador~52_q ;
wire \BancoRegistradores|registrador~308_q ;
wire \BancoRegistradores|registrador~1133_combout ;
wire \BancoRegistradores|saidaA[14]~9_combout ;
wire \ULA|saida[14]~51_combout ;
wire \BancoRegistradores|registrador~51_q ;
wire \BancoRegistradores|registrador~1128_combout ;
wire \BancoRegistradores|registrador~50_q ;
wire \BancoRegistradores|registrador~1123_combout ;
wire \BancoRegistradores|saidaA[12]~7_combout ;
wire \ULA|saida[12]~47_combout ;
wire \BancoRegistradores|registrador~49_q ;
wire \BancoRegistradores|registrador~1118_combout ;
wire \BancoRegistradores|saidaA[11]~6_combout ;
wire \ULA|saida[11]~45_combout ;
wire \BancoRegistradores|registrador~48_q ;
wire \BancoRegistradores|registrador~1113_combout ;
wire \BancoRegistradores|registrador~47_q ;
wire \BancoRegistradores|registrador~1108_combout ;
wire \BancoRegistradores|registrador~46_q ;
wire \BancoRegistradores|registrador~1103_combout ;
wire \ULA|saida[8]~34_combout ;
wire \ULA|saida[0]~10_combout ;
wire \ULA|saida[3]~12_combout ;
wire \ULA|saida[0]~1_combout ;
wire \ULA|saida[8]~35_combout ;
wire \ULA|saida[8]~33_combout ;
wire \ULA|saida[8]~36_combout ;
wire \BancoRegistradores|registrador~45_q ;
wire \BancoRegistradores|registrador~1098_combout ;
wire \ULA|saida[7]~29_combout ;
wire \ULA|saida[7]~30_combout ;
wire \ULA|saida[7]~28_combout ;
wire \ULA|saida[7]~31_combout ;
wire \BancoRegistradores|registrador~44_q ;
wire \BancoRegistradores|registrador~300DUPLICATE_q ;
wire \BancoRegistradores|registrador~1093_combout ;
wire \ULA|saida[6]~24_combout ;
wire \ULA|saida[6]~25_combout ;
wire \ULA|saida[6]~26_combout ;
wire \BancoRegistradores|registrador~43_q ;
wire \BancoRegistradores|registrador~1088_combout ;
wire \ULA|saida[5]~20_combout ;
wire \ULA|saida[5]~21_combout ;
wire \ULA|saida[5]~22_combout ;
wire \BancoRegistradores|registrador~298_q ;
wire \BancoRegistradores|registrador~1226_combout ;
wire \BancoRegistradores|registrador~1079_combout ;
wire \ULA|saida[4]~16_combout ;
wire \MUXRegImed|saida_MUX[4]~7_combout ;
wire \BancoRegistradores|saidaA[4]~4_combout ;
wire \ULA|saida[3]~13_combout ;
wire \ULA|saida[4]~17_combout ;
wire \BancoRegistradores|registrador~297_q ;
wire \BancoRegistradores|registrador~1225_combout ;
wire \BancoRegistradores|registrador~1074_combout ;
wire \ULA|saida[3]~11_combout ;
wire \MUXRegImed|saida_MUX[3]~4_combout ;
wire \BancoRegistradores|saidaA[3]~3_combout ;
wire \ULA|saida[3]~14_combout ;
wire \ULA|saida[1]~2_combout ;
wire \ULA|saida[0]~3_combout ;
wire \BancoRegistradores|registrador~296_q ;
wire \BancoRegistradores|registrador~40_q ;
wire \BancoRegistradores|registrador~1224_combout ;
wire \BancoRegistradores|registrador~1070_combout ;
wire \MUXRegImed|saida_MUX[2]~3_combout ;
wire \ULA|saida[2]~8_combout ;
wire \MUXRegImed|saida_MUX[2]~37_combout ;
wire \BancoRegistradores|registrador~295_q ;
wire \BancoRegistradores|registrador~1223_combout ;
wire \BancoRegistradores|registrador~1066_combout ;
wire \MUXRegImed|saida_MUX[1]~36_combout ;
wire \MUXUlaRam|saida_MUX[0]~0_combout ;
wire \BancoRegistradores|registrador~294_q ;
wire \BancoRegistradores|registrador~38_q ;
wire \BancoRegistradores|saidaA[0]~0_combout ;
wire \BancoRegistradores|registrador~294DUPLICATE_q ;
wire \BancoRegistradores|registrador~1222_combout ;
wire \BancoRegistradores|registrador~1062_combout ;
wire \MUXRegImed|saida_MUX[0]~35_combout ;
wire \ULA|Add0~130_cout ;
wire \ULA|Add0~2 ;
wire \ULA|Add0~5_sumout ;
wire \MUXRegImed|saida_MUX[1]~2_combout ;
wire \ULA|saida[1]~6_combout ;
wire \ULA|saida[1]~7_combout ;
wire \BancoRegistradores|registrador~39_q ;
wire \BancoRegistradores|saidaA[1]~1_combout ;
wire \ULA|Add0~6 ;
wire \ULA|Add0~9_sumout ;
wire \ULA|saida[2]~9_combout ;
wire \MUXUlaRam|saida_MUX[2]~1_combout ;
wire \BancoRegistradores|registrador~296DUPLICATE_q ;
wire \BancoRegistradores|saidaA[2]~2_combout ;
wire \ULA|Add0~10 ;
wire \ULA|Add0~13_sumout ;
wire \ULA|saida[3]~15_combout ;
wire \BancoRegistradores|registrador~41_q ;
wire \BancoRegistradores|registrador~1078_combout ;
wire \ULA|Add0~14 ;
wire \ULA|Add0~17_sumout ;
wire \ULA|saida[4]~18_combout ;
wire \BancoRegistradores|registrador~42_q ;
wire \BancoRegistradores|registrador~1083_combout ;
wire \ULA|Add0~18 ;
wire \ULA|Add0~21_sumout ;
wire \ULA|saida[5]~23_combout ;
wire \BancoRegistradores|registrador~299_q ;
wire \BancoRegistradores|registrador~1227_combout ;
wire \BancoRegistradores|registrador~1084_combout ;
wire \MUXRegImed|saida_MUX[5]~8_combout ;
wire \ULA|Add0~22 ;
wire \ULA|Add0~25_sumout ;
wire \ULA|saida[6]~27_combout ;
wire \BancoRegistradores|registrador~300_q ;
wire \BancoRegistradores|registrador~1228_combout ;
wire \BancoRegistradores|registrador~1089_combout ;
wire \MUXRegImed|saida_MUX[6]~9_combout ;
wire \ULA|Add0~26 ;
wire \ULA|Add0~29_sumout ;
wire \ULA|saida[7]~32_combout ;
wire \BancoRegistradores|registrador~301_q ;
wire \BancoRegistradores|registrador~45DUPLICATE_q ;
wire \BancoRegistradores|registrador~1229_combout ;
wire \BancoRegistradores|registrador~1094_combout ;
wire \MUXRegImed|saida_MUX[7]~10_combout ;
wire \ULA|Add0~30 ;
wire \ULA|Add0~33_sumout ;
wire \ULA|saida[8]~37_combout ;
wire \BancoRegistradores|registrador~302_q ;
wire \BancoRegistradores|registrador~1230_combout ;
wire \BancoRegistradores|registrador~1099_combout ;
wire \MUXRegImed|saida_MUX[8]~11_combout ;
wire \ULA|Add0~34 ;
wire \ULA|Add0~37_sumout ;
wire \ULA|saida[9]~38_combout ;
wire \ULA|saida[9]~40_combout ;
wire \ULA|saida[9]~39_combout ;
wire \ULA|saida[9]~41_combout ;
wire \ULA|saida[9]~42_combout ;
wire \BancoRegistradores|registrador~303_q ;
wire \BancoRegistradores|registrador~1231_combout ;
wire \BancoRegistradores|registrador~1104_combout ;
wire \MUXRegImed|saida_MUX[9]~12_combout ;
wire \ULA|Add0~38 ;
wire \ULA|Add0~41_sumout ;
wire \BancoRegistradores|saidaA[10]~5_combout ;
wire \ULA|saida[10]~43_combout ;
wire \ULA|saida[10]~44_combout ;
wire \BancoRegistradores|registrador~304_q ;
wire \BancoRegistradores|registrador~1232_combout ;
wire \BancoRegistradores|registrador~1109_combout ;
wire \MUXRegImed|saida_MUX[10]~13_combout ;
wire \ULA|Add0~42 ;
wire \ULA|Add0~45_sumout ;
wire \ULA|saida[11]~46_combout ;
wire \BancoRegistradores|registrador~305_q ;
wire \BancoRegistradores|registrador~1233_combout ;
wire \BancoRegistradores|registrador~1114_combout ;
wire \MUXRegImed|saida_MUX[11]~14_combout ;
wire \ULA|Add0~46 ;
wire \ULA|Add0~49_sumout ;
wire \ULA|saida[12]~48_combout ;
wire \BancoRegistradores|registrador~306_q ;
wire \BancoRegistradores|registrador~1234_combout ;
wire \BancoRegistradores|registrador~1119_combout ;
wire \MUXRegImed|saida_MUX[12]~15_combout ;
wire \ULA|Add0~50 ;
wire \ULA|Add0~53_sumout ;
wire \BancoRegistradores|saidaA[13]~8_combout ;
wire \ULA|saida[13]~49_combout ;
wire \ULA|saida[13]~50_combout ;
wire \BancoRegistradores|registrador~307_q ;
wire \BancoRegistradores|registrador~1235_combout ;
wire \BancoRegistradores|registrador~1124_combout ;
wire \MUXRegImed|saida_MUX[13]~16_combout ;
wire \ULA|Add0~54 ;
wire \ULA|Add0~57_sumout ;
wire \ULA|saida[14]~52_combout ;
wire \BancoRegistradores|registrador~308DUPLICATE_q ;
wire \BancoRegistradores|registrador~1236_combout ;
wire \BancoRegistradores|registrador~1129_combout ;
wire \MUXRegImed|saida_MUX[14]~17_combout ;
wire \ULA|Add0~58 ;
wire \ULA|Add0~61_sumout ;
wire \ULA|saida[15]~54_combout ;
wire \BancoRegistradores|registrador~53_q ;
wire \BancoRegistradores|registrador~1138_combout ;
wire \ULA|Add0~62 ;
wire \ULA|Add0~65_sumout ;
wire \BancoRegistradores|saidaA[16]~11_combout ;
wire \ULA|saida[16]~55_combout ;
wire \ULA|saida[16]~56_combout ;
wire \BancoRegistradores|registrador~310_q ;
wire \BancoRegistradores|registrador~1143_combout ;
wire \ULA|Add0~66 ;
wire \ULA|Add0~69_sumout ;
wire \ULA|saida[17]~58_combout ;
wire \BancoRegistradores|registrador~55_q ;
wire \BancoRegistradores|registrador~1148_combout ;
wire \ULA|Add0~70 ;
wire \ULA|Add0~73_sumout ;
wire \ULA|saida[18]~60_combout ;
wire \BancoRegistradores|registrador~312feeder_combout ;
wire \BancoRegistradores|registrador~312_q ;
wire \BancoRegistradores|registrador~1240_combout ;
wire \BancoRegistradores|registrador~1149_combout ;
wire \MUXRegImed|saida_MUX[18]~21_combout ;
wire \ULA|Add0~74 ;
wire \ULA|Add0~77_sumout ;
wire \ULA|saida[19]~62_combout ;
wire \BancoRegistradores|registrador~313_q ;
wire \BancoRegistradores|registrador~1241_combout ;
wire \BancoRegistradores|registrador~1154_combout ;
wire \MUXRegImed|saida_MUX[19]~22_combout ;
wire \ULA|Add0~78 ;
wire \ULA|Add0~81_sumout ;
wire \ULA|saida[20]~64_combout ;
wire \BancoRegistradores|registrador~314_q ;
wire \BancoRegistradores|registrador~1242_combout ;
wire \BancoRegistradores|registrador~1159_combout ;
wire \MUXRegImed|saida_MUX[20]~23_combout ;
wire \ULA|Add0~82 ;
wire \ULA|Add0~85_sumout ;
wire \ULA|saida[21]~66_combout ;
wire \BancoRegistradores|registrador~59_q ;
wire \BancoRegistradores|registrador~1168_combout ;
wire \ULA|Add0~86 ;
wire \ULA|Add0~89_sumout ;
wire \ULA|saida[22]~68_combout ;
wire \BancoRegistradores|registrador~316_q ;
wire \BancoRegistradores|registrador~1244_combout ;
wire \BancoRegistradores|registrador~1169_combout ;
wire \MUXRegImed|saida_MUX[22]~25_combout ;
wire \ULA|Add0~90 ;
wire \ULA|Add0~93_sumout ;
wire \ULA|saida[23]~70_combout ;
wire \BancoRegistradores|registrador~61_q ;
wire \BancoRegistradores|registrador~1245_combout ;
wire \BancoRegistradores|registrador~1174_combout ;
wire \MUXRegImed|saida_MUX[23]~26_combout ;
wire \ULA|Add0~94 ;
wire \ULA|Add0~97_sumout ;
wire \ULA|saida[24]~72_combout ;
wire \BancoRegistradores|registrador~62_q ;
wire \BancoRegistradores|registrador~1183_combout ;
wire \ULA|Add0~98 ;
wire \ULA|Add0~101_sumout ;
wire \ULA|saida[25]~74_combout ;
wire \BancoRegistradores|registrador~319DUPLICATE_q ;
wire \BancoRegistradores|registrador~1247_combout ;
wire \BancoRegistradores|registrador~1184_combout ;
wire \MUXRegImed|saida_MUX[25]~28_combout ;
wire \ULA|Add0~102 ;
wire \ULA|Add0~105_sumout ;
wire \ULA|saida[26]~76_combout ;
wire \BancoRegistradores|registrador~320_q ;
wire \BancoRegistradores|registrador~1248_combout ;
wire \BancoRegistradores|registrador~1189_combout ;
wire \MUXRegImed|saida_MUX[26]~29_combout ;
wire \ULA|Add0~106 ;
wire \ULA|Add0~109_sumout ;
wire \ULA|saida[27]~78_combout ;
wire \BancoRegistradores|registrador~321_q ;
wire \BancoRegistradores|registrador~1198_combout ;
wire \ULA|Add0~110 ;
wire \ULA|Add0~113_sumout ;
wire \ULA|saida[28]~81_combout ;
wire \BancoRegistradores|registrador~322_q ;
wire \BancoRegistradores|registrador~1250_combout ;
wire \BancoRegistradores|registrador~1199_combout ;
wire \MUXRegImed|saida_MUX[28]~31_combout ;
wire \ULA|Add0~114 ;
wire \ULA|Add0~117_sumout ;
wire \ULA|saida[29]~84_combout ;
wire \BancoRegistradores|registrador~67_q ;
wire \BancoRegistradores|registrador~1208_combout ;
wire \ULA|Add0~118 ;
wire \ULA|Add0~121_sumout ;
wire \ULA|saida[30]~87_combout ;
wire \BancoRegistradores|registrador~324_q ;
wire \BancoRegistradores|registrador~1252_combout ;
wire \BancoRegistradores|registrador~1209_combout ;
wire \MUXRegImed|saida_MUX[30]~33_combout ;
wire \ULA|Add0~122 ;
wire \ULA|Add0~125_sumout ;
wire \ULA|saida[31]~90_combout ;
wire \BancoRegistradores|registrador~325_q ;
wire \BancoRegistradores|registrador~1253_combout ;
wire \BancoRegistradores|registrador~1214_combout ;
wire \MUXRegImed|saida_MUX[31]~34_combout ;
wire \BancoRegistradores|saidaA[31]~26_combout ;
wire \ULA|saida[31]~88_combout ;
wire \ULA|saida[31]~89_combout ;
wire \MUXRegImed|saida_MUX[0]~1_combout ;
wire \ULA|saida[0]~4_combout ;
wire \andCONTROLEZEROSignal~19_combout ;
wire \ULA|Add0~1_sumout ;
wire \andCONTROLEZEROSignal~0_combout ;
wire \andCONTROLEZEROSignal~1_combout ;
wire \andCONTROLEZEROSignal~2_combout ;
wire \andCONTROLEZEROSignal~3_combout ;
wire \andCONTROLEZEROSignal~4_combout ;
wire \andCONTROLEZEROSignal~5_combout ;
wire \andCONTROLEZEROSignal~6_combout ;
wire \andCONTROLEZEROSignal~7_combout ;
wire \andCONTROLEZEROSignal~8_combout ;
wire \andCONTROLEZEROSignal~11_combout ;
wire \andCONTROLEZEROSignal~12_combout ;
wire \andCONTROLEZEROSignal~18_combout ;
wire \andCONTROLEZEROSignal~9_combout ;
wire \andCONTROLEZEROSignal~10_combout ;
wire \andCONTROLEZEROSignal~13_combout ;
wire \somaQuatro|Add0~2 ;
wire \somaQuatro|Add0~6 ;
wire \somaQuatro|Add0~9_sumout ;
wire \ROM|memROM~2_combout ;
wire \somaQuatro|Add0~5_sumout ;
wire \somaQuatro|Add0~1_sumout ;
wire \somaSHIFT|Add0~2 ;
wire \somaSHIFT|Add0~6 ;
wire \somaSHIFT|Add0~9_sumout ;
wire \MUXBEQ|saida_MUX[4]~2_combout ;
wire \UC|Equal14~0_combout ;
wire \ROM|memROM~8_combout ;
wire \somaSHIFT|Add0~1_sumout ;
wire \MUXBEQ|saida_MUX[2]~0_combout ;
wire \ROM|memROM~0_combout ;
wire \ROM|memROM~1_combout ;
wire \somaQuatro|Add0~10 ;
wire \somaQuatro|Add0~13_sumout ;
wire \somaSHIFT|Add0~10 ;
wire \somaSHIFT|Add0~13_sumout ;
wire \MUXBEQ|saida_MUX[5]~3_combout ;
wire \ROM|memROM~12_combout ;
wire \somaQuatro|Add0~14 ;
wire \somaQuatro|Add0~17_sumout ;
wire \somaSHIFT|Add0~14 ;
wire \somaSHIFT|Add0~17_sumout ;
wire \MUXBEQ|saida_MUX[6]~4_combout ;
wire \ROM|memROM~3_combout ;
wire \somaSHIFT|Add0~5_sumout ;
wire \MUXBEQ|saida_MUX[3]~1_combout ;
wire \ROM|memROM~11_combout ;
wire \somaQuatro|Add0~18 ;
wire \somaQuatro|Add0~21_sumout ;
wire \somaSHIFT|Add0~18 ;
wire \somaSHIFT|Add0~21_sumout ;
wire \MUXBEQ|saida_MUX[7]~5_combout ;
wire \UC|operacoes~1_combout ;
wire \ULA|saida[0]~0_combout ;
wire \ULA|saida[0]~5_combout ;
wire \PC|DOUT[8]~feeder_combout ;
wire \somaQuatro|Add0~22 ;
wire \somaQuatro|Add0~25_sumout ;
wire \somaSHIFT|Add0~22 ;
wire \somaSHIFT|Add0~25_sumout ;
wire \MUXBEQ|saida_MUX[8]~6_combout ;
wire \PC|DOUT[9]~feeder_combout ;
wire \somaQuatro|Add0~26 ;
wire \somaQuatro|Add0~29_sumout ;
wire \somaSHIFT|Add0~26 ;
wire \somaSHIFT|Add0~29_sumout ;
wire \MUXBEQ|saida_MUX[9]~7_combout ;
wire \PC|DOUT[10]~feeder_combout ;
wire \somaQuatro|Add0~30 ;
wire \somaQuatro|Add0~33_sumout ;
wire \somaSHIFT|Add0~30 ;
wire \somaSHIFT|Add0~33_sumout ;
wire \MUXBEQ|saida_MUX[10]~8_combout ;
wire \PC|DOUT[11]~feeder_combout ;
wire \somaQuatro|Add0~34 ;
wire \somaQuatro|Add0~37_sumout ;
wire \somaSHIFT|Add0~34 ;
wire \somaSHIFT|Add0~37_sumout ;
wire \MUXBEQ|saida_MUX[11]~9_combout ;
wire \PC|DOUT[12]~feeder_combout ;
wire \somaQuatro|Add0~38 ;
wire \somaQuatro|Add0~41_sumout ;
wire \somaSHIFT|Add0~38 ;
wire \somaSHIFT|Add0~41_sumout ;
wire \MUXBEQ|saida_MUX[12]~10_combout ;
wire \PC|DOUT[13]~feeder_combout ;
wire \somaQuatro|Add0~42 ;
wire \somaQuatro|Add0~45_sumout ;
wire \somaSHIFT|Add0~42 ;
wire \somaSHIFT|Add0~45_sumout ;
wire \MUXBEQ|saida_MUX[13]~11_combout ;
wire \PC|DOUT[14]~feeder_combout ;
wire \somaQuatro|Add0~46 ;
wire \somaQuatro|Add0~49_sumout ;
wire \somaSHIFT|Add0~46 ;
wire \somaSHIFT|Add0~49_sumout ;
wire \MUXBEQ|saida_MUX[14]~12_combout ;
wire \PC|DOUT[15]~feeder_combout ;
wire \somaQuatro|Add0~50 ;
wire \somaQuatro|Add0~53_sumout ;
wire \somaSHIFT|Add0~50 ;
wire \somaSHIFT|Add0~53_sumout ;
wire \MUXBEQ|saida_MUX[15]~13_combout ;
wire \PC|DOUT[16]~feeder_combout ;
wire \somaQuatro|Add0~54 ;
wire \somaQuatro|Add0~57_sumout ;
wire \somaSHIFT|Add0~54 ;
wire \somaSHIFT|Add0~57_sumout ;
wire \MUXBEQ|saida_MUX[16]~14_combout ;
wire \PC|DOUT[17]~feeder_combout ;
wire \somaQuatro|Add0~58 ;
wire \somaQuatro|Add0~61_sumout ;
wire \somaSHIFT|Add0~58 ;
wire \somaSHIFT|Add0~61_sumout ;
wire \MUXBEQ|saida_MUX[17]~15_combout ;
wire \somaQuatro|Add0~62 ;
wire \somaQuatro|Add0~65_sumout ;
wire \somaSHIFT|Add0~62 ;
wire \somaSHIFT|Add0~65_sumout ;
wire \MUXBEQ|saida_MUX[18]~16_combout ;
wire \PC|DOUT[19]~feeder_combout ;
wire \somaQuatro|Add0~66 ;
wire \somaQuatro|Add0~69_sumout ;
wire \somaSHIFT|Add0~66 ;
wire \somaSHIFT|Add0~69_sumout ;
wire \MUXBEQ|saida_MUX[19]~17_combout ;
wire \PC|DOUT[19]~DUPLICATE_q ;
wire \andCONTROLEZEROSignal~16_combout ;
wire \andCONTROLEZEROSignal~14_combout ;
wire \andCONTROLEZEROSignal~15_combout ;
wire \andCONTROLEZEROSignal~17_combout ;
wire \somaQuatro|Add0~70 ;
wire \somaQuatro|Add0~73_sumout ;
wire \somaSHIFT|Add0~70 ;
wire \somaSHIFT|Add0~73_sumout ;
wire \MUXFETCH|saida_MUX[20]~0_combout ;
wire \PC|DOUT[21]~feeder_combout ;
wire \somaQuatro|Add0~74 ;
wire \somaQuatro|Add0~77_sumout ;
wire \somaSHIFT|Add0~74 ;
wire \somaSHIFT|Add0~77_sumout ;
wire \MUXBEQ|saida_MUX[21]~19_combout ;
wire \somaQuatro|Add0~78 ;
wire \somaQuatro|Add0~81_sumout ;
wire \somaSHIFT|Add0~78 ;
wire \somaSHIFT|Add0~81_sumout ;
wire \MUXFETCH|saida_MUX[22]~1_combout ;
wire \somaQuatro|Add0~82 ;
wire \somaQuatro|Add0~85_sumout ;
wire \somaSHIFT|Add0~82 ;
wire \somaSHIFT|Add0~85_sumout ;
wire \MUXBEQ|saida_MUX[23]~21_combout ;
wire \somaQuatro|Add0~86 ;
wire \somaQuatro|Add0~89_sumout ;
wire \somaSHIFT|Add0~86 ;
wire \somaSHIFT|Add0~89_sumout ;
wire \MUXFETCH|saida_MUX[24]~2_combout ;
wire \somaQuatro|Add0~90 ;
wire \somaQuatro|Add0~93_sumout ;
wire \somaSHIFT|Add0~90 ;
wire \somaSHIFT|Add0~93_sumout ;
wire \MUXFETCH|saida_MUX[25]~3_combout ;
wire \PC|DOUT[26]~feeder_combout ;
wire \somaQuatro|Add0~94 ;
wire \somaQuatro|Add0~97_sumout ;
wire \somaSHIFT|Add0~94 ;
wire \somaSHIFT|Add0~97_sumout ;
wire \MUXBEQ|saida_MUX[26]~24_combout ;
wire \somaQuatro|Add0~98 ;
wire \somaQuatro|Add0~101_sumout ;
wire \somaSHIFT|Add0~98 ;
wire \somaSHIFT|Add0~101_sumout ;
wire \MUXFETCH|saida_MUX[27]~4_combout ;
wire \PC|DOUT[28]~feeder_combout ;
wire \somaQuatro|Add0~102 ;
wire \somaQuatro|Add0~105_sumout ;
wire \somaSHIFT|Add0~102 ;
wire \somaSHIFT|Add0~105_sumout ;
wire \MUXBEQ|saida_MUX[28]~26_combout ;
wire \PC|DOUT[29]~feeder_combout ;
wire \somaQuatro|Add0~106 ;
wire \somaQuatro|Add0~109_sumout ;
wire \somaSHIFT|Add0~106 ;
wire \somaSHIFT|Add0~109_sumout ;
wire \MUXBEQ|saida_MUX[29]~27_combout ;
wire \somaQuatro|Add0~110 ;
wire \somaQuatro|Add0~113_sumout ;
wire \somaSHIFT|Add0~110 ;
wire \somaSHIFT|Add0~113_sumout ;
wire \MUXFETCH|saida_MUX[30]~5_combout ;
wire \PC|DOUT[31]~feeder_combout ;
wire \somaQuatro|Add0~114 ;
wire \somaQuatro|Add0~117_sumout ;
wire \somaSHIFT|Add0~114 ;
wire \somaSHIFT|Add0~117_sumout ;
wire \MUXBEQ|saida_MUX[31]~29_combout ;
wire \MUXBEQ|saida_MUX[20]~18_combout ;
wire \MUXBEQ|saida_MUX[22]~20_combout ;
wire \MUXBEQ|saida_MUX[24]~22_combout ;
wire \MUXBEQ|saida_MUX[25]~23_combout ;
wire \MUXBEQ|saida_MUX[27]~25_combout ;
wire \MUXBEQ|saida_MUX[30]~28_combout ;
wire [31:0] \PC|DOUT ;


// Location: IOOBUF_X29_Y0_N36
cyclonev_io_obuf \ULAout[0]~output (
	.i(\ULA|saida[0]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[0]),
	.obar());
// synopsys translate_off
defparam \ULAout[0]~output .bus_hold = "false";
defparam \ULAout[0]~output .open_drain_output = "false";
defparam \ULAout[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N36
cyclonev_io_obuf \ULAout[1]~output (
	.i(\ULA|saida[1]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[1]),
	.obar());
// synopsys translate_off
defparam \ULAout[1]~output .bus_hold = "false";
defparam \ULAout[1]~output .open_drain_output = "false";
defparam \ULAout[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \ULAout[2]~output (
	.i(\ULA|saida[2]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[2]),
	.obar());
// synopsys translate_off
defparam \ULAout[2]~output .bus_hold = "false";
defparam \ULAout[2]~output .open_drain_output = "false";
defparam \ULAout[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \ULAout[3]~output (
	.i(\ULA|saida[3]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[3]),
	.obar());
// synopsys translate_off
defparam \ULAout[3]~output .bus_hold = "false";
defparam \ULAout[3]~output .open_drain_output = "false";
defparam \ULAout[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \ULAout[4]~output (
	.i(\ULA|saida[4]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[4]),
	.obar());
// synopsys translate_off
defparam \ULAout[4]~output .bus_hold = "false";
defparam \ULAout[4]~output .open_drain_output = "false";
defparam \ULAout[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \ULAout[5]~output (
	.i(\ULA|saida[5]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[5]),
	.obar());
// synopsys translate_off
defparam \ULAout[5]~output .bus_hold = "false";
defparam \ULAout[5]~output .open_drain_output = "false";
defparam \ULAout[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \ULAout[6]~output (
	.i(\ULA|saida[6]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[6]),
	.obar());
// synopsys translate_off
defparam \ULAout[6]~output .bus_hold = "false";
defparam \ULAout[6]~output .open_drain_output = "false";
defparam \ULAout[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \ULAout[7]~output (
	.i(\ULA|saida[7]~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[7]),
	.obar());
// synopsys translate_off
defparam \ULAout[7]~output .bus_hold = "false";
defparam \ULAout[7]~output .open_drain_output = "false";
defparam \ULAout[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N76
cyclonev_io_obuf \ULAout[8]~output (
	.i(\ULA|saida[8]~37_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[8]),
	.obar());
// synopsys translate_off
defparam \ULAout[8]~output .bus_hold = "false";
defparam \ULAout[8]~output .open_drain_output = "false";
defparam \ULAout[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N59
cyclonev_io_obuf \ULAout[9]~output (
	.i(\ULA|saida[9]~42_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[9]),
	.obar());
// synopsys translate_off
defparam \ULAout[9]~output .bus_hold = "false";
defparam \ULAout[9]~output .open_drain_output = "false";
defparam \ULAout[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \ULAout[10]~output (
	.i(\ULA|saida[10]~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[10]),
	.obar());
// synopsys translate_off
defparam \ULAout[10]~output .bus_hold = "false";
defparam \ULAout[10]~output .open_drain_output = "false";
defparam \ULAout[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \ULAout[11]~output (
	.i(\ULA|saida[11]~46_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[11]),
	.obar());
// synopsys translate_off
defparam \ULAout[11]~output .bus_hold = "false";
defparam \ULAout[11]~output .open_drain_output = "false";
defparam \ULAout[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N59
cyclonev_io_obuf \ULAout[12]~output (
	.i(\ULA|saida[12]~48_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[12]),
	.obar());
// synopsys translate_off
defparam \ULAout[12]~output .bus_hold = "false";
defparam \ULAout[12]~output .open_drain_output = "false";
defparam \ULAout[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N62
cyclonev_io_obuf \ULAout[13]~output (
	.i(\ULA|saida[13]~50_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[13]),
	.obar());
// synopsys translate_off
defparam \ULAout[13]~output .bus_hold = "false";
defparam \ULAout[13]~output .open_drain_output = "false";
defparam \ULAout[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N76
cyclonev_io_obuf \ULAout[14]~output (
	.i(\ULA|saida[14]~52_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[14]),
	.obar());
// synopsys translate_off
defparam \ULAout[14]~output .bus_hold = "false";
defparam \ULAout[14]~output .open_drain_output = "false";
defparam \ULAout[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N93
cyclonev_io_obuf \ULAout[15]~output (
	.i(\ULA|saida[15]~54_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[15]),
	.obar());
// synopsys translate_off
defparam \ULAout[15]~output .bus_hold = "false";
defparam \ULAout[15]~output .open_drain_output = "false";
defparam \ULAout[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \ULAout[16]~output (
	.i(\ULA|saida[16]~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[16]),
	.obar());
// synopsys translate_off
defparam \ULAout[16]~output .bus_hold = "false";
defparam \ULAout[16]~output .open_drain_output = "false";
defparam \ULAout[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \ULAout[17]~output (
	.i(\ULA|saida[17]~58_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[17]),
	.obar());
// synopsys translate_off
defparam \ULAout[17]~output .bus_hold = "false";
defparam \ULAout[17]~output .open_drain_output = "false";
defparam \ULAout[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N19
cyclonev_io_obuf \ULAout[18]~output (
	.i(\ULA|saida[18]~60_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[18]),
	.obar());
// synopsys translate_off
defparam \ULAout[18]~output .bus_hold = "false";
defparam \ULAout[18]~output .open_drain_output = "false";
defparam \ULAout[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \ULAout[19]~output (
	.i(\ULA|saida[19]~62_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[19]),
	.obar());
// synopsys translate_off
defparam \ULAout[19]~output .bus_hold = "false";
defparam \ULAout[19]~output .open_drain_output = "false";
defparam \ULAout[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cyclonev_io_obuf \ULAout[20]~output (
	.i(\ULA|saida[20]~64_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[20]),
	.obar());
// synopsys translate_off
defparam \ULAout[20]~output .bus_hold = "false";
defparam \ULAout[20]~output .open_drain_output = "false";
defparam \ULAout[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N53
cyclonev_io_obuf \ULAout[21]~output (
	.i(\ULA|saida[21]~66_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[21]),
	.obar());
// synopsys translate_off
defparam \ULAout[21]~output .bus_hold = "false";
defparam \ULAout[21]~output .open_drain_output = "false";
defparam \ULAout[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N42
cyclonev_io_obuf \ULAout[22]~output (
	.i(\ULA|saida[22]~68_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[22]),
	.obar());
// synopsys translate_off
defparam \ULAout[22]~output .bus_hold = "false";
defparam \ULAout[22]~output .open_drain_output = "false";
defparam \ULAout[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N19
cyclonev_io_obuf \ULAout[23]~output (
	.i(\ULA|saida[23]~70_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[23]),
	.obar());
// synopsys translate_off
defparam \ULAout[23]~output .bus_hold = "false";
defparam \ULAout[23]~output .open_drain_output = "false";
defparam \ULAout[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \ULAout[24]~output (
	.i(\ULA|saida[24]~72_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[24]),
	.obar());
// synopsys translate_off
defparam \ULAout[24]~output .bus_hold = "false";
defparam \ULAout[24]~output .open_drain_output = "false";
defparam \ULAout[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \ULAout[25]~output (
	.i(\ULA|saida[25]~74_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[25]),
	.obar());
// synopsys translate_off
defparam \ULAout[25]~output .bus_hold = "false";
defparam \ULAout[25]~output .open_drain_output = "false";
defparam \ULAout[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N53
cyclonev_io_obuf \ULAout[26]~output (
	.i(\ULA|saida[26]~76_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[26]),
	.obar());
// synopsys translate_off
defparam \ULAout[26]~output .bus_hold = "false";
defparam \ULAout[26]~output .open_drain_output = "false";
defparam \ULAout[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N53
cyclonev_io_obuf \ULAout[27]~output (
	.i(\ULA|saida[27]~78_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[27]),
	.obar());
// synopsys translate_off
defparam \ULAout[27]~output .bus_hold = "false";
defparam \ULAout[27]~output .open_drain_output = "false";
defparam \ULAout[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \ULAout[28]~output (
	.i(\ULA|saida[28]~81_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[28]),
	.obar());
// synopsys translate_off
defparam \ULAout[28]~output .bus_hold = "false";
defparam \ULAout[28]~output .open_drain_output = "false";
defparam \ULAout[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N53
cyclonev_io_obuf \ULAout[29]~output (
	.i(\ULA|saida[29]~84_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[29]),
	.obar());
// synopsys translate_off
defparam \ULAout[29]~output .bus_hold = "false";
defparam \ULAout[29]~output .open_drain_output = "false";
defparam \ULAout[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N19
cyclonev_io_obuf \ULAout[30]~output (
	.i(\ULA|saida[30]~87_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[30]),
	.obar());
// synopsys translate_off
defparam \ULAout[30]~output .bus_hold = "false";
defparam \ULAout[30]~output .open_drain_output = "false";
defparam \ULAout[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \ULAout[31]~output (
	.i(\ULA|saida[31]~90_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ULAout[31]),
	.obar());
// synopsys translate_off
defparam \ULAout[31]~output .bus_hold = "false";
defparam \ULAout[31]~output .open_drain_output = "false";
defparam \ULAout[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N42
cyclonev_io_obuf \PCout[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[0]),
	.obar());
// synopsys translate_off
defparam \PCout[0]~output .bus_hold = "false";
defparam \PCout[0]~output .open_drain_output = "false";
defparam \PCout[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N36
cyclonev_io_obuf \PCout[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[1]),
	.obar());
// synopsys translate_off
defparam \PCout[1]~output .bus_hold = "false";
defparam \PCout[1]~output .open_drain_output = "false";
defparam \PCout[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \PCout[2]~output (
	.i(\PC|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[2]),
	.obar());
// synopsys translate_off
defparam \PCout[2]~output .bus_hold = "false";
defparam \PCout[2]~output .open_drain_output = "false";
defparam \PCout[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \PCout[3]~output (
	.i(\PC|DOUT [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[3]),
	.obar());
// synopsys translate_off
defparam \PCout[3]~output .bus_hold = "false";
defparam \PCout[3]~output .open_drain_output = "false";
defparam \PCout[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \PCout[4]~output (
	.i(\PC|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[4]),
	.obar());
// synopsys translate_off
defparam \PCout[4]~output .bus_hold = "false";
defparam \PCout[4]~output .open_drain_output = "false";
defparam \PCout[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \PCout[5]~output (
	.i(\PC|DOUT [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[5]),
	.obar());
// synopsys translate_off
defparam \PCout[5]~output .bus_hold = "false";
defparam \PCout[5]~output .open_drain_output = "false";
defparam \PCout[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cyclonev_io_obuf \PCout[6]~output (
	.i(\PC|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[6]),
	.obar());
// synopsys translate_off
defparam \PCout[6]~output .bus_hold = "false";
defparam \PCout[6]~output .open_drain_output = "false";
defparam \PCout[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N36
cyclonev_io_obuf \PCout[7]~output (
	.i(\PC|DOUT [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[7]),
	.obar());
// synopsys translate_off
defparam \PCout[7]~output .bus_hold = "false";
defparam \PCout[7]~output .open_drain_output = "false";
defparam \PCout[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N36
cyclonev_io_obuf \PCout[8]~output (
	.i(\PC|DOUT [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[8]),
	.obar());
// synopsys translate_off
defparam \PCout[8]~output .bus_hold = "false";
defparam \PCout[8]~output .open_drain_output = "false";
defparam \PCout[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \PCout[9]~output (
	.i(\PC|DOUT [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[9]),
	.obar());
// synopsys translate_off
defparam \PCout[9]~output .bus_hold = "false";
defparam \PCout[9]~output .open_drain_output = "false";
defparam \PCout[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \PCout[10]~output (
	.i(\PC|DOUT [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[10]),
	.obar());
// synopsys translate_off
defparam \PCout[10]~output .bus_hold = "false";
defparam \PCout[10]~output .open_drain_output = "false";
defparam \PCout[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \PCout[11]~output (
	.i(\PC|DOUT [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[11]),
	.obar());
// synopsys translate_off
defparam \PCout[11]~output .bus_hold = "false";
defparam \PCout[11]~output .open_drain_output = "false";
defparam \PCout[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \PCout[12]~output (
	.i(\PC|DOUT [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[12]),
	.obar());
// synopsys translate_off
defparam \PCout[12]~output .bus_hold = "false";
defparam \PCout[12]~output .open_drain_output = "false";
defparam \PCout[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \PCout[13]~output (
	.i(\PC|DOUT [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[13]),
	.obar());
// synopsys translate_off
defparam \PCout[13]~output .bus_hold = "false";
defparam \PCout[13]~output .open_drain_output = "false";
defparam \PCout[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \PCout[14]~output (
	.i(\PC|DOUT [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[14]),
	.obar());
// synopsys translate_off
defparam \PCout[14]~output .bus_hold = "false";
defparam \PCout[14]~output .open_drain_output = "false";
defparam \PCout[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N5
cyclonev_io_obuf \PCout[15]~output (
	.i(\PC|DOUT [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[15]),
	.obar());
// synopsys translate_off
defparam \PCout[15]~output .bus_hold = "false";
defparam \PCout[15]~output .open_drain_output = "false";
defparam \PCout[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \PCout[16]~output (
	.i(\PC|DOUT [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[16]),
	.obar());
// synopsys translate_off
defparam \PCout[16]~output .bus_hold = "false";
defparam \PCout[16]~output .open_drain_output = "false";
defparam \PCout[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \PCout[17]~output (
	.i(\PC|DOUT [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[17]),
	.obar());
// synopsys translate_off
defparam \PCout[17]~output .bus_hold = "false";
defparam \PCout[17]~output .open_drain_output = "false";
defparam \PCout[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \PCout[18]~output (
	.i(\PC|DOUT [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[18]),
	.obar());
// synopsys translate_off
defparam \PCout[18]~output .bus_hold = "false";
defparam \PCout[18]~output .open_drain_output = "false";
defparam \PCout[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \PCout[19]~output (
	.i(\PC|DOUT[19]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[19]),
	.obar());
// synopsys translate_off
defparam \PCout[19]~output .bus_hold = "false";
defparam \PCout[19]~output .open_drain_output = "false";
defparam \PCout[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \PCout[20]~output (
	.i(\PC|DOUT [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[20]),
	.obar());
// synopsys translate_off
defparam \PCout[20]~output .bus_hold = "false";
defparam \PCout[20]~output .open_drain_output = "false";
defparam \PCout[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \PCout[21]~output (
	.i(\PC|DOUT [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[21]),
	.obar());
// synopsys translate_off
defparam \PCout[21]~output .bus_hold = "false";
defparam \PCout[21]~output .open_drain_output = "false";
defparam \PCout[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \PCout[22]~output (
	.i(\PC|DOUT [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[22]),
	.obar());
// synopsys translate_off
defparam \PCout[22]~output .bus_hold = "false";
defparam \PCout[22]~output .open_drain_output = "false";
defparam \PCout[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \PCout[23]~output (
	.i(\PC|DOUT [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[23]),
	.obar());
// synopsys translate_off
defparam \PCout[23]~output .bus_hold = "false";
defparam \PCout[23]~output .open_drain_output = "false";
defparam \PCout[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N79
cyclonev_io_obuf \PCout[24]~output (
	.i(\PC|DOUT [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[24]),
	.obar());
// synopsys translate_off
defparam \PCout[24]~output .bus_hold = "false";
defparam \PCout[24]~output .open_drain_output = "false";
defparam \PCout[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N36
cyclonev_io_obuf \PCout[25]~output (
	.i(\PC|DOUT [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[25]),
	.obar());
// synopsys translate_off
defparam \PCout[25]~output .bus_hold = "false";
defparam \PCout[25]~output .open_drain_output = "false";
defparam \PCout[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \PCout[26]~output (
	.i(\PC|DOUT [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[26]),
	.obar());
// synopsys translate_off
defparam \PCout[26]~output .bus_hold = "false";
defparam \PCout[26]~output .open_drain_output = "false";
defparam \PCout[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \PCout[27]~output (
	.i(\PC|DOUT [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[27]),
	.obar());
// synopsys translate_off
defparam \PCout[27]~output .bus_hold = "false";
defparam \PCout[27]~output .open_drain_output = "false";
defparam \PCout[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \PCout[28]~output (
	.i(\PC|DOUT [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[28]),
	.obar());
// synopsys translate_off
defparam \PCout[28]~output .bus_hold = "false";
defparam \PCout[28]~output .open_drain_output = "false";
defparam \PCout[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \PCout[29]~output (
	.i(\PC|DOUT [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[29]),
	.obar());
// synopsys translate_off
defparam \PCout[29]~output .bus_hold = "false";
defparam \PCout[29]~output .open_drain_output = "false";
defparam \PCout[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N22
cyclonev_io_obuf \PCout[30]~output (
	.i(\PC|DOUT [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[30]),
	.obar());
// synopsys translate_off
defparam \PCout[30]~output .bus_hold = "false";
defparam \PCout[30]~output .open_drain_output = "false";
defparam \PCout[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \PCout[31]~output (
	.i(\PC|DOUT [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCout[31]),
	.obar());
// synopsys translate_off
defparam \PCout[31]~output .bus_hold = "false";
defparam \PCout[31]~output .open_drain_output = "false";
defparam \PCout[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N53
cyclonev_io_obuf \MuxBEQout[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[0]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[0]~output .bus_hold = "false";
defparam \MuxBEQout[0]~output .open_drain_output = "false";
defparam \MuxBEQout[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N36
cyclonev_io_obuf \MuxBEQout[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[1]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[1]~output .bus_hold = "false";
defparam \MuxBEQout[1]~output .open_drain_output = "false";
defparam \MuxBEQout[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N42
cyclonev_io_obuf \MuxBEQout[2]~output (
	.i(\MUXBEQ|saida_MUX[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[2]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[2]~output .bus_hold = "false";
defparam \MuxBEQout[2]~output .open_drain_output = "false";
defparam \MuxBEQout[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \MuxBEQout[3]~output (
	.i(\MUXBEQ|saida_MUX[3]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[3]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[3]~output .bus_hold = "false";
defparam \MuxBEQout[3]~output .open_drain_output = "false";
defparam \MuxBEQout[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \MuxBEQout[4]~output (
	.i(\MUXBEQ|saida_MUX[4]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[4]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[4]~output .bus_hold = "false";
defparam \MuxBEQout[4]~output .open_drain_output = "false";
defparam \MuxBEQout[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N53
cyclonev_io_obuf \MuxBEQout[5]~output (
	.i(\MUXBEQ|saida_MUX[5]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[5]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[5]~output .bus_hold = "false";
defparam \MuxBEQout[5]~output .open_drain_output = "false";
defparam \MuxBEQout[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \MuxBEQout[6]~output (
	.i(\MUXBEQ|saida_MUX[6]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[6]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[6]~output .bus_hold = "false";
defparam \MuxBEQout[6]~output .open_drain_output = "false";
defparam \MuxBEQout[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N19
cyclonev_io_obuf \MuxBEQout[7]~output (
	.i(\MUXBEQ|saida_MUX[7]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[7]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[7]~output .bus_hold = "false";
defparam \MuxBEQout[7]~output .open_drain_output = "false";
defparam \MuxBEQout[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \MuxBEQout[8]~output (
	.i(\MUXBEQ|saida_MUX[8]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[8]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[8]~output .bus_hold = "false";
defparam \MuxBEQout[8]~output .open_drain_output = "false";
defparam \MuxBEQout[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N76
cyclonev_io_obuf \MuxBEQout[9]~output (
	.i(\MUXBEQ|saida_MUX[9]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[9]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[9]~output .bus_hold = "false";
defparam \MuxBEQout[9]~output .open_drain_output = "false";
defparam \MuxBEQout[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \MuxBEQout[10]~output (
	.i(\MUXBEQ|saida_MUX[10]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[10]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[10]~output .bus_hold = "false";
defparam \MuxBEQout[10]~output .open_drain_output = "false";
defparam \MuxBEQout[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N36
cyclonev_io_obuf \MuxBEQout[11]~output (
	.i(\MUXBEQ|saida_MUX[11]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[11]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[11]~output .bus_hold = "false";
defparam \MuxBEQout[11]~output .open_drain_output = "false";
defparam \MuxBEQout[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N19
cyclonev_io_obuf \MuxBEQout[12]~output (
	.i(\MUXBEQ|saida_MUX[12]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[12]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[12]~output .bus_hold = "false";
defparam \MuxBEQout[12]~output .open_drain_output = "false";
defparam \MuxBEQout[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cyclonev_io_obuf \MuxBEQout[13]~output (
	.i(\MUXBEQ|saida_MUX[13]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[13]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[13]~output .bus_hold = "false";
defparam \MuxBEQout[13]~output .open_drain_output = "false";
defparam \MuxBEQout[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \MuxBEQout[14]~output (
	.i(\MUXBEQ|saida_MUX[14]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[14]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[14]~output .bus_hold = "false";
defparam \MuxBEQout[14]~output .open_drain_output = "false";
defparam \MuxBEQout[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N93
cyclonev_io_obuf \MuxBEQout[15]~output (
	.i(\MUXBEQ|saida_MUX[15]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[15]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[15]~output .bus_hold = "false";
defparam \MuxBEQout[15]~output .open_drain_output = "false";
defparam \MuxBEQout[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \MuxBEQout[16]~output (
	.i(\MUXBEQ|saida_MUX[16]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[16]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[16]~output .bus_hold = "false";
defparam \MuxBEQout[16]~output .open_drain_output = "false";
defparam \MuxBEQout[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N59
cyclonev_io_obuf \MuxBEQout[17]~output (
	.i(\MUXBEQ|saida_MUX[17]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[17]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[17]~output .bus_hold = "false";
defparam \MuxBEQout[17]~output .open_drain_output = "false";
defparam \MuxBEQout[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \MuxBEQout[18]~output (
	.i(\MUXBEQ|saida_MUX[18]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[18]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[18]~output .bus_hold = "false";
defparam \MuxBEQout[18]~output .open_drain_output = "false";
defparam \MuxBEQout[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N42
cyclonev_io_obuf \MuxBEQout[19]~output (
	.i(\MUXBEQ|saida_MUX[19]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[19]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[19]~output .bus_hold = "false";
defparam \MuxBEQout[19]~output .open_drain_output = "false";
defparam \MuxBEQout[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \MuxBEQout[20]~output (
	.i(\MUXBEQ|saida_MUX[20]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[20]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[20]~output .bus_hold = "false";
defparam \MuxBEQout[20]~output .open_drain_output = "false";
defparam \MuxBEQout[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \MuxBEQout[21]~output (
	.i(\MUXBEQ|saida_MUX[21]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[21]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[21]~output .bus_hold = "false";
defparam \MuxBEQout[21]~output .open_drain_output = "false";
defparam \MuxBEQout[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \MuxBEQout[22]~output (
	.i(\MUXBEQ|saida_MUX[22]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[22]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[22]~output .bus_hold = "false";
defparam \MuxBEQout[22]~output .open_drain_output = "false";
defparam \MuxBEQout[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N36
cyclonev_io_obuf \MuxBEQout[23]~output (
	.i(\MUXBEQ|saida_MUX[23]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[23]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[23]~output .bus_hold = "false";
defparam \MuxBEQout[23]~output .open_drain_output = "false";
defparam \MuxBEQout[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N22
cyclonev_io_obuf \MuxBEQout[24]~output (
	.i(\MUXBEQ|saida_MUX[24]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[24]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[24]~output .bus_hold = "false";
defparam \MuxBEQout[24]~output .open_drain_output = "false";
defparam \MuxBEQout[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N96
cyclonev_io_obuf \MuxBEQout[25]~output (
	.i(\MUXBEQ|saida_MUX[25]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[25]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[25]~output .bus_hold = "false";
defparam \MuxBEQout[25]~output .open_drain_output = "false";
defparam \MuxBEQout[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cyclonev_io_obuf \MuxBEQout[26]~output (
	.i(\MUXBEQ|saida_MUX[26]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[26]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[26]~output .bus_hold = "false";
defparam \MuxBEQout[26]~output .open_drain_output = "false";
defparam \MuxBEQout[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \MuxBEQout[27]~output (
	.i(\MUXBEQ|saida_MUX[27]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[27]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[27]~output .bus_hold = "false";
defparam \MuxBEQout[27]~output .open_drain_output = "false";
defparam \MuxBEQout[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \MuxBEQout[28]~output (
	.i(\MUXBEQ|saida_MUX[28]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[28]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[28]~output .bus_hold = "false";
defparam \MuxBEQout[28]~output .open_drain_output = "false";
defparam \MuxBEQout[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N93
cyclonev_io_obuf \MuxBEQout[29]~output (
	.i(\MUXBEQ|saida_MUX[29]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[29]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[29]~output .bus_hold = "false";
defparam \MuxBEQout[29]~output .open_drain_output = "false";
defparam \MuxBEQout[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N45
cyclonev_io_obuf \MuxBEQout[30]~output (
	.i(\MUXBEQ|saida_MUX[30]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[30]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[30]~output .bus_hold = "false";
defparam \MuxBEQout[30]~output .open_drain_output = "false";
defparam \MuxBEQout[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N53
cyclonev_io_obuf \MuxBEQout[31]~output (
	.i(\MUXBEQ|saida_MUX[31]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MuxBEQout[31]),
	.obar());
// synopsys translate_off
defparam \MuxBEQout[31]~output .bus_hold = "false";
defparam \MuxBEQout[31]~output .open_drain_output = "false";
defparam \MuxBEQout[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N27
cyclonev_lcell_comb \ROM|memROM~4 (
// Equation(s):
// \ROM|memROM~4_combout  = ( !\PC|DOUT [5] & ( (!\PC|DOUT [2] & (\PC|DOUT [4] & !\PC|DOUT [3])) # (\PC|DOUT [2] & ((\PC|DOUT [3]))) ) )

	.dataa(!\PC|DOUT [2]),
	.datab(gnd),
	.datac(!\PC|DOUT [4]),
	.datad(!\PC|DOUT [3]),
	.datae(gnd),
	.dataf(!\PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~4 .extended_lut = "off";
defparam \ROM|memROM~4 .lut_mask = 64'h0A550A5500000000;
defparam \ROM|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N39
cyclonev_lcell_comb \ROM|memROM~5 (
// Equation(s):
// \ROM|memROM~5_combout  = ( !\PC|DOUT [6] & ( (\ROM|memROM~4_combout  & !\PC|DOUT [7]) ) )

	.dataa(!\ROM|memROM~4_combout ),
	.datab(gnd),
	.datac(!\PC|DOUT [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~5 .extended_lut = "off";
defparam \ROM|memROM~5 .lut_mask = 64'h5050505000000000;
defparam \ROM|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N15
cyclonev_lcell_comb \UC|palavraControle[2]~1 (
// Equation(s):
// \UC|palavraControle[2]~1_combout  = ( \ROM|memROM~5_combout  & ( (!\ROM|memROM~3_combout  & (\UC|operacoes~1_combout  & !\ROM|memROM~1_combout )) ) ) # ( !\ROM|memROM~5_combout  & ( (\UC|operacoes~1_combout  & (!\ROM|memROM~3_combout  $ 
// (\ROM|memROM~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~3_combout ),
	.datac(!\UC|operacoes~1_combout ),
	.datad(!\ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UC|palavraControle[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UC|palavraControle[2]~1 .extended_lut = "off";
defparam \UC|palavraControle[2]~1 .lut_mask = 64'h0C030C030C000C00;
defparam \UC|palavraControle[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N39
cyclonev_lcell_comb \ULA|saida[0]~19 (
// Equation(s):
// \ULA|saida[0]~19_combout  = ( !\ROM|memROM~1_combout  & ( (\UC|operacoes~1_combout  & !\ROM|memROM~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\UC|operacoes~1_combout ),
	.datad(!\ROM|memROM~3_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[0]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[0]~19 .extended_lut = "off";
defparam \ULA|saida[0]~19 .lut_mask = 64'h0F000F0000000000;
defparam \ULA|saida[0]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N51
cyclonev_lcell_comb \ROM|memROM~16 (
// Equation(s):
// \ROM|memROM~16_combout  = ( !\PC|DOUT [7] & ( (!\PC|DOUT [6] & !\PC|DOUT [5]) ) )

	.dataa(!\PC|DOUT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [5]),
	.datae(gnd),
	.dataf(!\PC|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~16 .extended_lut = "off";
defparam \ROM|memROM~16 .lut_mask = 64'hAA00AA0000000000;
defparam \ROM|memROM~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N48
cyclonev_lcell_comb \ROM|memROM~7 (
// Equation(s):
// \ROM|memROM~7_combout  = ( !\PC|DOUT [5] & ( (!\PC|DOUT [6] & ((\PC|DOUT [3]) # (\PC|DOUT [4]))) ) )

	.dataa(gnd),
	.datab(!\PC|DOUT [4]),
	.datac(!\PC|DOUT [3]),
	.datad(!\PC|DOUT [6]),
	.datae(gnd),
	.dataf(!\PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~7 .extended_lut = "off";
defparam \ROM|memROM~7 .lut_mask = 64'h3F003F0000000000;
defparam \ROM|memROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N12
cyclonev_lcell_comb \ROM|memROM~9 (
// Equation(s):
// \ROM|memROM~9_combout  = ( \PC|DOUT [4] & ( (!\PC|DOUT [6] & (!\PC|DOUT [3] & !\PC|DOUT [5])) ) ) # ( !\PC|DOUT [4] & ( (!\PC|DOUT [6] & (\PC|DOUT [3] & !\PC|DOUT [5])) ) )

	.dataa(gnd),
	.datab(!\PC|DOUT [6]),
	.datac(!\PC|DOUT [3]),
	.datad(!\PC|DOUT [5]),
	.datae(gnd),
	.dataf(!\PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~9 .extended_lut = "off";
defparam \ROM|memROM~9 .lut_mask = 64'h0C000C00C000C000;
defparam \ROM|memROM~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N42
cyclonev_lcell_comb \BancoRegistradores|Equal1~1 (
// Equation(s):
// \BancoRegistradores|Equal1~1_combout  = ( \ROM|memROM~9_combout  ) # ( !\ROM|memROM~9_combout  & ( \ROM|memROM~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|Equal1~1 .extended_lut = "off";
defparam \BancoRegistradores|Equal1~1 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \BancoRegistradores|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N36
cyclonev_lcell_comb \ULA|Equal7~0 (
// Equation(s):
// \ULA|Equal7~0_combout  = ( !\ROM|memROM~5_combout  & ( (!\ROM|memROM~3_combout  & (\UC|operacoes~1_combout  & !\ROM|memROM~1_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~3_combout ),
	.datac(!\UC|operacoes~1_combout ),
	.datad(!\ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Equal7~0 .extended_lut = "off";
defparam \ULA|Equal7~0 .lut_mask = 64'h0C000C0000000000;
defparam \ULA|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N6
cyclonev_lcell_comb \ROM|memROM~10 (
// Equation(s):
// \ROM|memROM~10_combout  = ( \ROM|memROM~9_combout  & ( !\PC|DOUT [7] ) )

	.dataa(gnd),
	.datab(!\PC|DOUT [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~10 .extended_lut = "off";
defparam \ROM|memROM~10 .lut_mask = 64'h00000000CCCCCCCC;
defparam \ROM|memROM~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N9
cyclonev_lcell_comb \ROM|memROM~6 (
// Equation(s):
// \ROM|memROM~6_combout  = ( \PC|DOUT [5] & ( (!\PC|DOUT [3] & (!\PC|DOUT [4] & !\PC|DOUT [2])) ) ) # ( !\PC|DOUT [5] & ( (!\PC|DOUT [3] & !\PC|DOUT [4]) ) )

	.dataa(!\PC|DOUT [3]),
	.datab(gnd),
	.datac(!\PC|DOUT [4]),
	.datad(!\PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~6 .extended_lut = "off";
defparam \ROM|memROM~6 .lut_mask = 64'hA0A0A0A0A000A000;
defparam \ROM|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N36
cyclonev_lcell_comb \ROM|memROM~15 (
// Equation(s):
// \ROM|memROM~15_combout  = ( !\PC|DOUT [7] & ( (!\PC|DOUT [5] & (!\PC|DOUT [4] & (!\PC|DOUT [3] & !\PC|DOUT [6]))) ) )

	.dataa(!\PC|DOUT [5]),
	.datab(!\PC|DOUT [4]),
	.datac(!\PC|DOUT [3]),
	.datad(!\PC|DOUT [6]),
	.datae(gnd),
	.dataf(!\PC|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~15 .extended_lut = "off";
defparam \ROM|memROM~15 .lut_mask = 64'h8000800000000000;
defparam \ROM|memROM~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N42
cyclonev_lcell_comb \ROM|memROM~13 (
// Equation(s):
// \ROM|memROM~13_combout  = ( !\PC|DOUT [6] & ( !\PC|DOUT [5] & ( (!\PC|DOUT [2] & (!\PC|DOUT [7] & (!\PC|DOUT [3] & !\PC|DOUT [4]))) ) ) )

	.dataa(!\PC|DOUT [2]),
	.datab(!\PC|DOUT [7]),
	.datac(!\PC|DOUT [3]),
	.datad(!\PC|DOUT [4]),
	.datae(!\PC|DOUT [6]),
	.dataf(!\PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~13 .extended_lut = "off";
defparam \ROM|memROM~13 .lut_mask = 64'h8000000000000000;
defparam \ROM|memROM~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N48
cyclonev_lcell_comb \UC|Equal13~0 (
// Equation(s):
// \UC|Equal13~0_combout  = ( !\ROM|memROM~13_combout  & ( (!\PC|DOUT [7] & (!\PC|DOUT [6] & (\ROM|memROM~6_combout  & \ROM|memROM~15_combout ))) ) )

	.dataa(!\PC|DOUT [7]),
	.datab(!\PC|DOUT [6]),
	.datac(!\ROM|memROM~6_combout ),
	.datad(!\ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UC|Equal13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UC|Equal13~0 .extended_lut = "off";
defparam \UC|Equal13~0 .lut_mask = 64'h0008000800000000;
defparam \UC|Equal13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N54
cyclonev_lcell_comb \BancoRegistradores|registrador~1219 (
// Equation(s):
// \BancoRegistradores|registrador~1219_combout  = ( \ROM|memROM~6_combout  & ( !\ROM|memROM~13_combout  & ( (!\ROM|memROM~12_combout  & (!\ROM|memROM~15_combout  $ (((!\PC|DOUT [7] & !\PC|DOUT [6]))))) ) ) ) # ( !\ROM|memROM~6_combout  & ( 
// !\ROM|memROM~13_combout  & ( (!\ROM|memROM~15_combout  & !\ROM|memROM~12_combout ) ) ) )

	.dataa(!\PC|DOUT [7]),
	.datab(!\ROM|memROM~15_combout ),
	.datac(!\ROM|memROM~12_combout ),
	.datad(!\PC|DOUT [6]),
	.datae(!\ROM|memROM~6_combout ),
	.dataf(!\ROM|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1219 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1219 .lut_mask = 64'hC0C060C000000000;
defparam \BancoRegistradores|registrador~1219 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N18
cyclonev_lcell_comb \ROM|memROM~17 (
// Equation(s):
// \ROM|memROM~17_combout  = ( !\PC|DOUT [7] & ( \PC|DOUT [2] & ( (\PC|DOUT [3] & (!\PC|DOUT [6] & (!\PC|DOUT [5] & \PC|DOUT [4]))) ) ) ) # ( !\PC|DOUT [7] & ( !\PC|DOUT [2] & ( (!\PC|DOUT [3] & (!\PC|DOUT [6] & (!\PC|DOUT [5] & !\PC|DOUT [4]))) ) ) )

	.dataa(!\PC|DOUT [3]),
	.datab(!\PC|DOUT [6]),
	.datac(!\PC|DOUT [5]),
	.datad(!\PC|DOUT [4]),
	.datae(!\PC|DOUT [7]),
	.dataf(!\PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~17 .extended_lut = "off";
defparam \ROM|memROM~17 .lut_mask = 64'h8000000000400000;
defparam \ROM|memROM~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N39
cyclonev_lcell_comb \MUXRegImed|saida_MUX[0]~0 (
// Equation(s):
// \MUXRegImed|saida_MUX[0]~0_combout  = ( \ROM|memROM~12_combout  & ( ((!\ROM|memROM~6_combout ) # (\PC|DOUT [6])) # (\PC|DOUT [7]) ) ) # ( !\ROM|memROM~12_combout  & ( (!\PC|DOUT [7] & (\ROM|memROM~6_combout  & (!\ROM|memROM~13_combout  & !\PC|DOUT [6]))) 
// ) )

	.dataa(!\PC|DOUT [7]),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\PC|DOUT [6]),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[0]~0 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[0]~0 .lut_mask = 64'h20002000DDFFDDFF;
defparam \MUXRegImed|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N48
cyclonev_lcell_comb \BancoRegistradores|registrador~1220 (
// Equation(s):
// \BancoRegistradores|registrador~1220_combout  = ( !\ROM|memROM~11_combout  & ( \MUXRegImed|saida_MUX[0]~0_combout  & ( (!\ROM|memROM~16_combout  & (\BancoRegistradores|registrador~1219_combout  & !\ROM|memROM~17_combout )) ) ) ) # ( 
// !\ROM|memROM~11_combout  & ( !\MUXRegImed|saida_MUX[0]~0_combout  & ( (!\ROM|memROM~12_combout  & \BancoRegistradores|registrador~1219_combout ) ) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(!\ROM|memROM~12_combout ),
	.datac(!\BancoRegistradores|registrador~1219_combout ),
	.datad(!\ROM|memROM~17_combout ),
	.datae(!\ROM|memROM~11_combout ),
	.dataf(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1220 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1220 .lut_mask = 64'h0C0C00000A000000;
defparam \BancoRegistradores|registrador~1220 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N23
dffeas \BancoRegistradores|registrador~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[31]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~69 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N51
cyclonev_lcell_comb \BancoRegistradores|registrador~1218 (
// Equation(s):
// \BancoRegistradores|registrador~1218_combout  = ( \ROM|memROM~11_combout  & ( (\BancoRegistradores|registrador~325_q  & !\ROM|memROM~10_combout ) ) ) # ( !\ROM|memROM~11_combout  & ( (!\ROM|memROM~10_combout  & \BancoRegistradores|registrador~69_q ) ) )

	.dataa(!\BancoRegistradores|registrador~325_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~10_combout ),
	.datad(!\BancoRegistradores|registrador~69_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1218 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1218 .lut_mask = 64'h00F000F050505050;
defparam \BancoRegistradores|registrador~1218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N51
cyclonev_lcell_comb \BancoRegistradores|Equal0~0 (
// Equation(s):
// \BancoRegistradores|Equal0~0_combout  = ( \PC|DOUT [5] ) # ( !\PC|DOUT [5] & ( (\PC|DOUT [6]) # (\PC|DOUT [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [7]),
	.datad(!\PC|DOUT [6]),
	.datae(gnd),
	.dataf(!\PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|Equal0~0 .extended_lut = "off";
defparam \BancoRegistradores|Equal0~0 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \BancoRegistradores|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N36
cyclonev_lcell_comb \ROM|memROM~14 (
// Equation(s):
// \ROM|memROM~14_combout  = ( \ROM|memROM~6_combout  & ( (!\PC|DOUT [7] & !\PC|DOUT [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [7]),
	.datad(!\PC|DOUT [6]),
	.datae(gnd),
	.dataf(!\ROM|memROM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~14 .extended_lut = "off";
defparam \ROM|memROM~14 .lut_mask = 64'h00000000F000F000;
defparam \ROM|memROM~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N9
cyclonev_lcell_comb \MUXRegImed|saida_MUX[4]~6 (
// Equation(s):
// \MUXRegImed|saida_MUX[4]~6_combout  = ( !\ROM|memROM~12_combout  & ( ((!\ROM|memROM~13_combout  & \ROM|memROM~14_combout )) # (\BancoRegistradores|Equal0~0_combout ) ) )

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~13_combout ),
	.datad(!\ROM|memROM~14_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[4]~6 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[4]~6 .lut_mask = 64'h55F555F500000000;
defparam \MUXRegImed|saida_MUX[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N27
cyclonev_lcell_comb \MUXRegImed|saida_MUX[4]~5 (
// Equation(s):
// \MUXRegImed|saida_MUX[4]~5_combout  = ( \ROM|memROM~12_combout  & ( ((!\ROM|memROM~6_combout ) # (\PC|DOUT [7])) # (\PC|DOUT [6]) ) )

	.dataa(gnd),
	.datab(!\PC|DOUT [6]),
	.datac(!\ROM|memROM~6_combout ),
	.datad(!\PC|DOUT [7]),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[4]~5 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[4]~5 .lut_mask = 64'h00000000F3FFF3FF;
defparam \MUXRegImed|saida_MUX[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N36
cyclonev_lcell_comb \BancoRegistradores|Equal1~0 (
// Equation(s):
// \BancoRegistradores|Equal1~0_combout  = ( \ROM|memROM~7_combout  & ( !\PC|DOUT [7] ) ) # ( !\ROM|memROM~7_combout  & ( (!\PC|DOUT [7] & \ROM|memROM~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [7]),
	.datad(!\ROM|memROM~9_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|Equal1~0 .extended_lut = "off";
defparam \BancoRegistradores|Equal1~0 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \BancoRegistradores|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N16
dffeas \BancoRegistradores|registrador~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[30]~87_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~68 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N57
cyclonev_lcell_comb \BancoRegistradores|registrador~1213 (
// Equation(s):
// \BancoRegistradores|registrador~1213_combout  = ( \BancoRegistradores|registrador~68_q  & ( (!\ROM|memROM~10_combout  & ((!\ROM|memROM~11_combout ) # (\BancoRegistradores|registrador~324_q ))) ) ) # ( !\BancoRegistradores|registrador~68_q  & ( 
// (\BancoRegistradores|registrador~324_q  & (\ROM|memROM~11_combout  & !\ROM|memROM~10_combout )) ) )

	.dataa(!\BancoRegistradores|registrador~324_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\ROM|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~68_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1213 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1213 .lut_mask = 64'h05000500F500F500;
defparam \BancoRegistradores|registrador~1213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N30
cyclonev_lcell_comb \BancoRegistradores|saidaA[30]~25 (
// Equation(s):
// \BancoRegistradores|saidaA[30]~25_combout  = (\BancoRegistradores|Equal1~0_combout  & \BancoRegistradores|registrador~1213_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BancoRegistradores|Equal1~0_combout ),
	.datad(!\BancoRegistradores|registrador~1213_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[30]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[30]~25 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[30]~25 .lut_mask = 64'h000F000F000F000F;
defparam \BancoRegistradores|saidaA[30]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N24
cyclonev_lcell_comb \UC|operacoes~0 (
// Equation(s):
// \UC|operacoes~0_combout  = ( \ROM|memROM~8_combout  & ( (!\ROM|memROM~6_combout ) # ((\PC|DOUT [6]) # (\PC|DOUT [7])) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~6_combout ),
	.datac(!\PC|DOUT [7]),
	.datad(!\PC|DOUT [6]),
	.datae(gnd),
	.dataf(!\ROM|memROM~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UC|operacoes~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UC|operacoes~0 .extended_lut = "off";
defparam \UC|operacoes~0 .lut_mask = 64'h00000000CFFFCFFF;
defparam \UC|operacoes~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N42
cyclonev_lcell_comb \UC|palavraControle[4]~2 (
// Equation(s):
// \UC|palavraControle[4]~2_combout  = ( !\ROM|memROM~1_combout  & ( \ROM|memROM~5_combout  & ( (!\ROM|memROM~3_combout  & (((\ROM|memROM~11_combout  & \UC|operacoes~0_combout )) # (\UC|operacoes~1_combout ))) ) ) ) # ( !\ROM|memROM~1_combout  & ( 
// !\ROM|memROM~5_combout  & ( \UC|operacoes~1_combout  ) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(!\UC|operacoes~1_combout ),
	.datac(!\UC|operacoes~0_combout ),
	.datad(!\ROM|memROM~3_combout ),
	.datae(!\ROM|memROM~1_combout ),
	.dataf(!\ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UC|palavraControle[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UC|palavraControle[4]~2 .extended_lut = "off";
defparam \UC|palavraControle[4]~2 .lut_mask = 64'h3333000037000000;
defparam \UC|palavraControle[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N0
cyclonev_lcell_comb \UC|palavraControle[3]~0 (
// Equation(s):
// \UC|palavraControle[3]~0_combout  = ( !\ROM|memROM~5_combout  & ( (\UC|operacoes~1_combout  & ((!\ROM|memROM~1_combout ) # (\ROM|memROM~3_combout ))) ) )

	.dataa(gnd),
	.datab(!\UC|operacoes~1_combout ),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UC|palavraControle[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UC|palavraControle[3]~0 .extended_lut = "off";
defparam \UC|palavraControle[3]~0 .lut_mask = 64'h3303330300000000;
defparam \UC|palavraControle[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N24
cyclonev_lcell_comb \ULA|saida[30]~85 (
// Equation(s):
// \ULA|saida[30]~85_combout  = ( \UC|palavraControle[4]~2_combout  & ( \UC|palavraControle[3]~0_combout  & ( \BancoRegistradores|saidaA[30]~25_combout  ) ) ) # ( !\UC|palavraControle[4]~2_combout  & ( \UC|palavraControle[3]~0_combout  & ( 
// !\BancoRegistradores|saidaA[30]~25_combout  $ (((!\UC|palavraControle[2]~1_combout ) # (!\MUXRegImed|saida_MUX[30]~33_combout ))) ) ) ) # ( \UC|palavraControle[4]~2_combout  & ( !\UC|palavraControle[3]~0_combout  & ( (!\UC|palavraControle[2]~1_combout  & 
// ((!\ULA|saida[0]~19_combout  & ((\MUXRegImed|saida_MUX[30]~33_combout ))) # (\ULA|saida[0]~19_combout  & (!\BancoRegistradores|saidaA[30]~25_combout )))) # (\UC|palavraControle[2]~1_combout  & (((\BancoRegistradores|saidaA[30]~25_combout )))) ) ) ) # ( 
// !\UC|palavraControle[4]~2_combout  & ( !\UC|palavraControle[3]~0_combout  & ( (!\UC|palavraControle[2]~1_combout  & ((\MUXRegImed|saida_MUX[30]~33_combout ) # (\BancoRegistradores|saidaA[30]~25_combout ))) # (\UC|palavraControle[2]~1_combout  & 
// (\BancoRegistradores|saidaA[30]~25_combout  & \MUXRegImed|saida_MUX[30]~33_combout )) ) ) )

	.dataa(!\UC|palavraControle[2]~1_combout ),
	.datab(!\ULA|saida[0]~19_combout ),
	.datac(!\BancoRegistradores|saidaA[30]~25_combout ),
	.datad(!\MUXRegImed|saida_MUX[30]~33_combout ),
	.datae(!\UC|palavraControle[4]~2_combout ),
	.dataf(!\UC|palavraControle[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[30]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[30]~85 .extended_lut = "off";
defparam \ULA|saida[30]~85 .lut_mask = 64'h0AAF25AD0F5A0F0F;
defparam \ULA|saida[30]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N57
cyclonev_lcell_comb \ULA|saida[30]~86 (
// Equation(s):
// \ULA|saida[30]~86_combout  = ( \ULA|saida[30]~85_combout  & ( !\ULA|saida[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ULA|saida[0]~0_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[30]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[30]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[30]~86 .extended_lut = "off";
defparam \ULA|saida[30]~86 .lut_mask = 64'h00000000FF00FF00;
defparam \ULA|saida[30]~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N45
cyclonev_lcell_comb \BancoRegistradores|registrador~1221 (
// Equation(s):
// \BancoRegistradores|registrador~1221_combout  = ( \ROM|memROM~11_combout  & ( \BancoRegistradores|registrador~1219_combout  & ( (!\ROM|memROM~12_combout  & !\MUXRegImed|saida_MUX[0]~0_combout ) ) ) ) # ( !\ROM|memROM~11_combout  & ( 
// \BancoRegistradores|registrador~1219_combout  & ( (\ROM|memROM~16_combout  & (!\ROM|memROM~17_combout  & \MUXRegImed|saida_MUX[0]~0_combout )) ) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(!\ROM|memROM~12_combout ),
	.datac(!\ROM|memROM~17_combout ),
	.datad(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datae(!\ROM|memROM~11_combout ),
	.dataf(!\BancoRegistradores|registrador~1219_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1221 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1221 .lut_mask = 64'h000000000050CC00;
defparam \BancoRegistradores|registrador~1221 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N2
dffeas \BancoRegistradores|registrador~323 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|saida[29]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~323 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~323 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N9
cyclonev_lcell_comb \BancoRegistradores|registrador~1251 (
// Equation(s):
// \BancoRegistradores|registrador~1251_combout  = ( \ROM|memROM~11_combout  & ( (\ROM|memROM~17_combout  & \ROM|memROM~16_combout ) ) ) # ( !\ROM|memROM~11_combout  & ( (!\ROM|memROM~17_combout  & (!\ROM|memROM~16_combout  & 
// \BancoRegistradores|registrador~67_q )) # (\ROM|memROM~17_combout  & (\ROM|memROM~16_combout )) ) )

	.dataa(!\ROM|memROM~17_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\BancoRegistradores|registrador~67_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1251 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1251 .lut_mask = 64'h05A505A505050505;
defparam \BancoRegistradores|registrador~1251 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N39
cyclonev_lcell_comb \BancoRegistradores|registrador~1204 (
// Equation(s):
// \BancoRegistradores|registrador~1204_combout  = ( \BancoRegistradores|registrador~1251_combout  & ( !\ROM|memROM~16_combout  ) ) # ( !\BancoRegistradores|registrador~1251_combout  & ( (!\ROM|memROM~11_combout  & (\ROM|memROM~16_combout  & 
// \BancoRegistradores|registrador~323_q )) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\BancoRegistradores|registrador~323_q ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1204 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1204 .lut_mask = 64'h000A000AF0F0F0F0;
defparam \BancoRegistradores|registrador~1204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N33
cyclonev_lcell_comb \MUXRegImed|saida_MUX[29]~32 (
// Equation(s):
// \MUXRegImed|saida_MUX[29]~32_combout  = ( \BancoRegistradores|registrador~1204_combout  & ( !\MUXRegImed|saida_MUX[4]~6_combout  ) ) # ( !\BancoRegistradores|registrador~1204_combout  & ( \MUXRegImed|saida_MUX[4]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[29]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[29]~32 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[29]~32 .lut_mask = 64'h0F0F0F0FFF00FF00;
defparam \MUXRegImed|saida_MUX[29]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N42
cyclonev_lcell_comb \BancoRegistradores|saidaA[29]~24 (
// Equation(s):
// \BancoRegistradores|saidaA[29]~24_combout  = ( \BancoRegistradores|registrador~1208_combout  & ( \BancoRegistradores|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BancoRegistradores|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[29]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[29]~24 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[29]~24 .lut_mask = 64'h000000000F0F0F0F;
defparam \BancoRegistradores|saidaA[29]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N21
cyclonev_lcell_comb \ULA|saida[29]~82 (
// Equation(s):
// \ULA|saida[29]~82_combout  = ( \MUXRegImed|saida_MUX[29]~32_combout  & ( \BancoRegistradores|saidaA[29]~24_combout  & ( (!\UC|palavraControle[4]~2_combout  & ((!\UC|palavraControle[3]~0_combout ) # ((!\UC|palavraControle[2]~1_combout )))) # 
// (\UC|palavraControle[4]~2_combout  & (((!\ULA|saida[0]~19_combout ) # (\UC|palavraControle[2]~1_combout )) # (\UC|palavraControle[3]~0_combout ))) ) ) ) # ( !\MUXRegImed|saida_MUX[29]~32_combout  & ( \BancoRegistradores|saidaA[29]~24_combout  & ( 
// (!\UC|palavraControle[4]~2_combout  $ (\UC|palavraControle[2]~1_combout )) # (\UC|palavraControle[3]~0_combout ) ) ) ) # ( \MUXRegImed|saida_MUX[29]~32_combout  & ( !\BancoRegistradores|saidaA[29]~24_combout  & ( (!\UC|palavraControle[3]~0_combout  & 
// ((!\UC|palavraControle[2]~1_combout ))) # (\UC|palavraControle[3]~0_combout  & (!\UC|palavraControle[4]~2_combout  & \UC|palavraControle[2]~1_combout )) ) ) ) # ( !\MUXRegImed|saida_MUX[29]~32_combout  & ( !\BancoRegistradores|saidaA[29]~24_combout  & ( 
// (\UC|palavraControle[4]~2_combout  & (!\UC|palavraControle[3]~0_combout  & (\ULA|saida[0]~19_combout  & !\UC|palavraControle[2]~1_combout ))) ) ) )

	.dataa(!\UC|palavraControle[4]~2_combout ),
	.datab(!\UC|palavraControle[3]~0_combout ),
	.datac(!\ULA|saida[0]~19_combout ),
	.datad(!\UC|palavraControle[2]~1_combout ),
	.datae(!\MUXRegImed|saida_MUX[29]~32_combout ),
	.dataf(!\BancoRegistradores|saidaA[29]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[29]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[29]~82 .extended_lut = "off";
defparam \ULA|saida[29]~82 .lut_mask = 64'h0400CC22BB77FBDD;
defparam \ULA|saida[29]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N45
cyclonev_lcell_comb \ULA|saida[29]~83 (
// Equation(s):
// \ULA|saida[29]~83_combout  = ( \ULA|saida[29]~82_combout  & ( !\ULA|saida[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|saida[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|saida[29]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[29]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[29]~83 .extended_lut = "off";
defparam \ULA|saida[29]~83 .lut_mask = 64'h00000000F0F0F0F0;
defparam \ULA|saida[29]~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N25
dffeas \BancoRegistradores|registrador~66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[28]~81_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~66 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N0
cyclonev_lcell_comb \BancoRegistradores|registrador~1203 (
// Equation(s):
// \BancoRegistradores|registrador~1203_combout  = ( !\ROM|memROM~10_combout  & ( (!\ROM|memROM~11_combout  & ((\BancoRegistradores|registrador~66_q ))) # (\ROM|memROM~11_combout  & (\BancoRegistradores|registrador~322_q )) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~322_q ),
	.datac(!\BancoRegistradores|registrador~66_q ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1203 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1203 .lut_mask = 64'h0F330F3300000000;
defparam \BancoRegistradores|registrador~1203 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N9
cyclonev_lcell_comb \BancoRegistradores|saidaA[28]~23 (
// Equation(s):
// \BancoRegistradores|saidaA[28]~23_combout  = (\BancoRegistradores|Equal1~0_combout  & \BancoRegistradores|registrador~1203_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BancoRegistradores|Equal1~0_combout ),
	.datad(!\BancoRegistradores|registrador~1203_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[28]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[28]~23 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[28]~23 .lut_mask = 64'h000F000F000F000F;
defparam \BancoRegistradores|saidaA[28]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N18
cyclonev_lcell_comb \ULA|saida[28]~79 (
// Equation(s):
// \ULA|saida[28]~79_combout  = ( \MUXRegImed|saida_MUX[28]~31_combout  & ( \BancoRegistradores|saidaA[28]~23_combout  & ( (!\UC|palavraControle[4]~2_combout  & ((!\UC|palavraControle[3]~0_combout ) # ((!\UC|palavraControle[2]~1_combout )))) # 
// (\UC|palavraControle[4]~2_combout  & (((!\ULA|saida[0]~19_combout ) # (\UC|palavraControle[2]~1_combout )) # (\UC|palavraControle[3]~0_combout ))) ) ) ) # ( !\MUXRegImed|saida_MUX[28]~31_combout  & ( \BancoRegistradores|saidaA[28]~23_combout  & ( 
// (!\UC|palavraControle[4]~2_combout  $ (\UC|palavraControle[2]~1_combout )) # (\UC|palavraControle[3]~0_combout ) ) ) ) # ( \MUXRegImed|saida_MUX[28]~31_combout  & ( !\BancoRegistradores|saidaA[28]~23_combout  & ( (!\UC|palavraControle[3]~0_combout  & 
// ((!\UC|palavraControle[2]~1_combout ))) # (\UC|palavraControle[3]~0_combout  & (!\UC|palavraControle[4]~2_combout  & \UC|palavraControle[2]~1_combout )) ) ) ) # ( !\MUXRegImed|saida_MUX[28]~31_combout  & ( !\BancoRegistradores|saidaA[28]~23_combout  & ( 
// (\UC|palavraControle[4]~2_combout  & (!\UC|palavraControle[3]~0_combout  & (!\UC|palavraControle[2]~1_combout  & \ULA|saida[0]~19_combout ))) ) ) )

	.dataa(!\UC|palavraControle[4]~2_combout ),
	.datab(!\UC|palavraControle[3]~0_combout ),
	.datac(!\UC|palavraControle[2]~1_combout ),
	.datad(!\ULA|saida[0]~19_combout ),
	.datae(!\MUXRegImed|saida_MUX[28]~31_combout ),
	.dataf(!\BancoRegistradores|saidaA[28]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[28]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[28]~79 .extended_lut = "off";
defparam \ULA|saida[28]~79 .lut_mask = 64'h0040C2C2B7B7FDBD;
defparam \ULA|saida[28]~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N3
cyclonev_lcell_comb \ULA|saida[28]~80 (
// Equation(s):
// \ULA|saida[28]~80_combout  = ( \ULA|saida[28]~79_combout  & ( !\ULA|saida[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|saida[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|saida[28]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[28]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[28]~80 .extended_lut = "off";
defparam \ULA|saida[28]~80 .lut_mask = 64'h00000000F0F0F0F0;
defparam \ULA|saida[28]~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N5
dffeas \BancoRegistradores|registrador~65 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[27]~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~65 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N3
cyclonev_lcell_comb \BancoRegistradores|registrador~1249 (
// Equation(s):
// \BancoRegistradores|registrador~1249_combout  = ( \ROM|memROM~17_combout  & ( \ROM|memROM~16_combout  ) ) # ( !\ROM|memROM~17_combout  & ( (!\ROM|memROM~11_combout  & (!\ROM|memROM~16_combout  & \BancoRegistradores|registrador~65_q )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\BancoRegistradores|registrador~65_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1249 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1249 .lut_mask = 64'h00C000C00F0F0F0F;
defparam \BancoRegistradores|registrador~1249 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N48
cyclonev_lcell_comb \BancoRegistradores|registrador~1194 (
// Equation(s):
// \BancoRegistradores|registrador~1194_combout  = ( \ROM|memROM~11_combout  & ( (!\ROM|memROM~16_combout  & \BancoRegistradores|registrador~1249_combout ) ) ) # ( !\ROM|memROM~11_combout  & ( (!\ROM|memROM~16_combout  & 
// ((\BancoRegistradores|registrador~1249_combout ))) # (\ROM|memROM~16_combout  & (\BancoRegistradores|registrador~321_q  & !\BancoRegistradores|registrador~1249_combout )) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~321_q ),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\BancoRegistradores|registrador~1249_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1194 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1194 .lut_mask = 64'h03F003F000F000F0;
defparam \BancoRegistradores|registrador~1194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N54
cyclonev_lcell_comb \MUXRegImed|saida_MUX[27]~30 (
// Equation(s):
// \MUXRegImed|saida_MUX[27]~30_combout  = ( \BancoRegistradores|registrador~1194_combout  & ( !\MUXRegImed|saida_MUX[4]~6_combout  ) ) # ( !\BancoRegistradores|registrador~1194_combout  & ( \MUXRegImed|saida_MUX[4]~5_combout  ) )

	.dataa(gnd),
	.datab(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datac(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1194_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[27]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[27]~30 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[27]~30 .lut_mask = 64'h33333333F0F0F0F0;
defparam \MUXRegImed|saida_MUX[27]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N15
cyclonev_lcell_comb \BancoRegistradores|saidaA[27]~22 (
// Equation(s):
// \BancoRegistradores|saidaA[27]~22_combout  = ( \BancoRegistradores|registrador~1198_combout  & ( \BancoRegistradores|Equal1~0_combout  ) )

	.dataa(!\BancoRegistradores|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[27]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[27]~22 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[27]~22 .lut_mask = 64'h0000000055555555;
defparam \BancoRegistradores|saidaA[27]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N6
cyclonev_lcell_comb \ULA|saida[27]~77 (
// Equation(s):
// \ULA|saida[27]~77_combout  = ( \MUXRegImed|saida_MUX[27]~30_combout  & ( \BancoRegistradores|saidaA[27]~22_combout  & ( (!\UC|palavraControle[4]~2_combout  & (((!\UC|palavraControle[3]~0_combout ) # (!\UC|palavraControle[2]~1_combout )))) # 
// (\UC|palavraControle[4]~2_combout  & ((!\ULA|saida[0]~19_combout ) # ((\UC|palavraControle[2]~1_combout ) # (\UC|palavraControle[3]~0_combout )))) ) ) ) # ( !\MUXRegImed|saida_MUX[27]~30_combout  & ( \BancoRegistradores|saidaA[27]~22_combout  & ( 
// (!\UC|palavraControle[4]~2_combout  $ (\UC|palavraControle[2]~1_combout )) # (\UC|palavraControle[3]~0_combout ) ) ) ) # ( \MUXRegImed|saida_MUX[27]~30_combout  & ( !\BancoRegistradores|saidaA[27]~22_combout  & ( (!\UC|palavraControle[4]~2_combout  & 
// ((!\UC|palavraControle[3]~0_combout  $ (\UC|palavraControle[2]~1_combout )))) # (\UC|palavraControle[4]~2_combout  & (!\ULA|saida[0]~19_combout  & (!\UC|palavraControle[3]~0_combout  & !\UC|palavraControle[2]~1_combout ))) ) ) )

	.dataa(!\ULA|saida[0]~19_combout ),
	.datab(!\UC|palavraControle[4]~2_combout ),
	.datac(!\UC|palavraControle[3]~0_combout ),
	.datad(!\UC|palavraControle[2]~1_combout ),
	.datae(!\MUXRegImed|saida_MUX[27]~30_combout ),
	.dataf(!\BancoRegistradores|saidaA[27]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[27]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[27]~77 .extended_lut = "off";
defparam \ULA|saida[27]~77 .lut_mask = 64'h0000E00CCF3FEFF3;
defparam \ULA|saida[27]~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N32
dffeas \BancoRegistradores|registrador~64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[26]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~64 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N33
cyclonev_lcell_comb \BancoRegistradores|registrador~1193 (
// Equation(s):
// \BancoRegistradores|registrador~1193_combout  = (!\ROM|memROM~10_combout  & ((!\ROM|memROM~11_combout  & (\BancoRegistradores|registrador~64_q )) # (\ROM|memROM~11_combout  & ((\BancoRegistradores|registrador~320_q )))))

	.dataa(!\ROM|memROM~10_combout ),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\BancoRegistradores|registrador~64_q ),
	.datad(!\BancoRegistradores|registrador~320_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1193 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1193 .lut_mask = 64'h082A082A082A082A;
defparam \BancoRegistradores|registrador~1193 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N33
cyclonev_lcell_comb \BancoRegistradores|saidaA[26]~21 (
// Equation(s):
// \BancoRegistradores|saidaA[26]~21_combout  = ( \BancoRegistradores|registrador~1193_combout  & ( \BancoRegistradores|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BancoRegistradores|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1193_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[26]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[26]~21 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[26]~21 .lut_mask = 64'h000000000F0F0F0F;
defparam \BancoRegistradores|saidaA[26]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N48
cyclonev_lcell_comb \ULA|saida[26]~75 (
// Equation(s):
// \ULA|saida[26]~75_combout  = ( \MUXRegImed|saida_MUX[26]~29_combout  & ( \BancoRegistradores|saidaA[26]~21_combout  & ( (!\UC|palavraControle[3]~0_combout  & ((!\ULA|saida[0]~19_combout ) # ((!\UC|palavraControle[4]~2_combout ) # 
// (\UC|palavraControle[2]~1_combout )))) # (\UC|palavraControle[3]~0_combout  & (((!\UC|palavraControle[2]~1_combout ) # (\UC|palavraControle[4]~2_combout )))) ) ) ) # ( !\MUXRegImed|saida_MUX[26]~29_combout  & ( \BancoRegistradores|saidaA[26]~21_combout  & 
// ( (!\UC|palavraControle[4]~2_combout  $ (\UC|palavraControle[2]~1_combout )) # (\UC|palavraControle[3]~0_combout ) ) ) ) # ( \MUXRegImed|saida_MUX[26]~29_combout  & ( !\BancoRegistradores|saidaA[26]~21_combout  & ( (!\UC|palavraControle[3]~0_combout  & 
// (!\UC|palavraControle[2]~1_combout  & ((!\ULA|saida[0]~19_combout ) # (!\UC|palavraControle[4]~2_combout )))) # (\UC|palavraControle[3]~0_combout  & (((!\UC|palavraControle[4]~2_combout  & \UC|palavraControle[2]~1_combout )))) ) ) )

	.dataa(!\UC|palavraControle[3]~0_combout ),
	.datab(!\ULA|saida[0]~19_combout ),
	.datac(!\UC|palavraControle[4]~2_combout ),
	.datad(!\UC|palavraControle[2]~1_combout ),
	.datae(!\MUXRegImed|saida_MUX[26]~29_combout ),
	.dataf(!\BancoRegistradores|saidaA[26]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[26]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[26]~75 .extended_lut = "off";
defparam \ULA|saida[26]~75 .lut_mask = 64'h0000A850F55FFDAF;
defparam \ULA|saida[26]~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N26
dffeas \BancoRegistradores|registrador~63 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[25]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~63 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N44
dffeas \BancoRegistradores|registrador~319 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[25]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~319 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~319 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N45
cyclonev_lcell_comb \BancoRegistradores|registrador~1188 (
// Equation(s):
// \BancoRegistradores|registrador~1188_combout  = ( \ROM|memROM~11_combout  & ( (\BancoRegistradores|registrador~319_q  & !\ROM|memROM~10_combout ) ) ) # ( !\ROM|memROM~11_combout  & ( (\BancoRegistradores|registrador~63_q  & !\ROM|memROM~10_combout ) ) )

	.dataa(!\BancoRegistradores|registrador~63_q ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~319_q ),
	.datad(!\ROM|memROM~10_combout ),
	.datae(!\ROM|memROM~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1188 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1188 .lut_mask = 64'h55000F0055000F00;
defparam \BancoRegistradores|registrador~1188 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N3
cyclonev_lcell_comb \BancoRegistradores|saidaA[25]~20 (
// Equation(s):
// \BancoRegistradores|saidaA[25]~20_combout  = ( \BancoRegistradores|registrador~1188_combout  & ( \BancoRegistradores|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BancoRegistradores|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[25]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[25]~20 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[25]~20 .lut_mask = 64'h000000000F0F0F0F;
defparam \BancoRegistradores|saidaA[25]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N21
cyclonev_lcell_comb \ULA|saida[25]~73 (
// Equation(s):
// \ULA|saida[25]~73_combout  = ( \MUXRegImed|saida_MUX[25]~28_combout  & ( \BancoRegistradores|saidaA[25]~20_combout  & ( (!\UC|palavraControle[4]~2_combout  & (((!\UC|palavraControle[2]~1_combout ) # (!\UC|palavraControle[3]~0_combout )))) # 
// (\UC|palavraControle[4]~2_combout  & ((!\ULA|saida[0]~19_combout ) # ((\UC|palavraControle[3]~0_combout ) # (\UC|palavraControle[2]~1_combout )))) ) ) ) # ( !\MUXRegImed|saida_MUX[25]~28_combout  & ( \BancoRegistradores|saidaA[25]~20_combout  & ( 
// (!\UC|palavraControle[4]~2_combout  $ (\UC|palavraControle[2]~1_combout )) # (\UC|palavraControle[3]~0_combout ) ) ) ) # ( \MUXRegImed|saida_MUX[25]~28_combout  & ( !\BancoRegistradores|saidaA[25]~20_combout  & ( (!\UC|palavraControle[4]~2_combout  & 
// ((!\UC|palavraControle[2]~1_combout  $ (\UC|palavraControle[3]~0_combout )))) # (\UC|palavraControle[4]~2_combout  & (!\ULA|saida[0]~19_combout  & (!\UC|palavraControle[2]~1_combout  & !\UC|palavraControle[3]~0_combout ))) ) ) )

	.dataa(!\UC|palavraControle[4]~2_combout ),
	.datab(!\ULA|saida[0]~19_combout ),
	.datac(!\UC|palavraControle[2]~1_combout ),
	.datad(!\UC|palavraControle[3]~0_combout ),
	.datae(!\MUXRegImed|saida_MUX[25]~28_combout ),
	.dataf(!\BancoRegistradores|saidaA[25]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[25]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[25]~73 .extended_lut = "off";
defparam \ULA|saida[25]~73 .lut_mask = 64'h0000E00AA5FFEFF5;
defparam \ULA|saida[25]~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N22
dffeas \BancoRegistradores|registrador~318 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[24]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~318 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~318 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N57
cyclonev_lcell_comb \BancoRegistradores|registrador~1246 (
// Equation(s):
// \BancoRegistradores|registrador~1246_combout  = ( \ROM|memROM~17_combout  & ( \ROM|memROM~16_combout  ) ) # ( !\ROM|memROM~17_combout  & ( (!\ROM|memROM~11_combout  & (\BancoRegistradores|registrador~62_q  & !\ROM|memROM~16_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\BancoRegistradores|registrador~62_q ),
	.datad(!\ROM|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1246 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1246 .lut_mask = 64'h0C000C0000FF00FF;
defparam \BancoRegistradores|registrador~1246 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N33
cyclonev_lcell_comb \BancoRegistradores|registrador~1179 (
// Equation(s):
// \BancoRegistradores|registrador~1179_combout  = ( \BancoRegistradores|registrador~1246_combout  & ( !\ROM|memROM~16_combout  ) ) # ( !\BancoRegistradores|registrador~1246_combout  & ( (\ROM|memROM~16_combout  & (\BancoRegistradores|registrador~318_q  & 
// !\ROM|memROM~11_combout )) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~318_q ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1246_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1179 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1179 .lut_mask = 64'h05000500AAAAAAAA;
defparam \BancoRegistradores|registrador~1179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N9
cyclonev_lcell_comb \MUXRegImed|saida_MUX[24]~27 (
// Equation(s):
// \MUXRegImed|saida_MUX[24]~27_combout  = ( \BancoRegistradores|registrador~1179_combout  & ( !\MUXRegImed|saida_MUX[4]~6_combout  ) ) # ( !\BancoRegistradores|registrador~1179_combout  & ( \MUXRegImed|saida_MUX[4]~5_combout  ) )

	.dataa(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[24]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[24]~27 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[24]~27 .lut_mask = 64'h55555555F0F0F0F0;
defparam \MUXRegImed|saida_MUX[24]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N30
cyclonev_lcell_comb \BancoRegistradores|saidaA[24]~19 (
// Equation(s):
// \BancoRegistradores|saidaA[24]~19_combout  = ( \BancoRegistradores|registrador~1183_combout  & ( \BancoRegistradores|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\BancoRegistradores|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1183_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[24]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[24]~19 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[24]~19 .lut_mask = 64'h0000000000FF00FF;
defparam \BancoRegistradores|saidaA[24]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N18
cyclonev_lcell_comb \ULA|saida[24]~71 (
// Equation(s):
// \ULA|saida[24]~71_combout  = ( \MUXRegImed|saida_MUX[24]~27_combout  & ( \BancoRegistradores|saidaA[24]~19_combout  & ( (!\UC|palavraControle[4]~2_combout  & (((!\UC|palavraControle[3]~0_combout ) # (!\UC|palavraControle[2]~1_combout )))) # 
// (\UC|palavraControle[4]~2_combout  & ((!\ULA|saida[0]~19_combout ) # ((\UC|palavraControle[2]~1_combout ) # (\UC|palavraControle[3]~0_combout )))) ) ) ) # ( !\MUXRegImed|saida_MUX[24]~27_combout  & ( \BancoRegistradores|saidaA[24]~19_combout  & ( 
// (!\UC|palavraControle[4]~2_combout  $ (\UC|palavraControle[2]~1_combout )) # (\UC|palavraControle[3]~0_combout ) ) ) ) # ( \MUXRegImed|saida_MUX[24]~27_combout  & ( !\BancoRegistradores|saidaA[24]~19_combout  & ( (!\UC|palavraControle[4]~2_combout  & 
// ((!\UC|palavraControle[3]~0_combout  $ (\UC|palavraControle[2]~1_combout )))) # (\UC|palavraControle[4]~2_combout  & (!\ULA|saida[0]~19_combout  & (!\UC|palavraControle[3]~0_combout  & !\UC|palavraControle[2]~1_combout ))) ) ) )

	.dataa(!\UC|palavraControle[4]~2_combout ),
	.datab(!\ULA|saida[0]~19_combout ),
	.datac(!\UC|palavraControle[3]~0_combout ),
	.datad(!\UC|palavraControle[2]~1_combout ),
	.datae(!\MUXRegImed|saida_MUX[24]~27_combout ),
	.dataf(!\BancoRegistradores|saidaA[24]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[24]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[24]~71 .extended_lut = "off";
defparam \ULA|saida[24]~71 .lut_mask = 64'h0000E00AAF5FEFF5;
defparam \ULA|saida[24]~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N59
dffeas \BancoRegistradores|registrador~317 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[23]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~317 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~317 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N18
cyclonev_lcell_comb \BancoRegistradores|registrador~1178 (
// Equation(s):
// \BancoRegistradores|registrador~1178_combout  = ( \ROM|memROM~11_combout  & ( (!\ROM|memROM~10_combout  & \BancoRegistradores|registrador~317_q ) ) ) # ( !\ROM|memROM~11_combout  & ( (!\ROM|memROM~10_combout  & \BancoRegistradores|registrador~61_q ) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~10_combout ),
	.datac(!\BancoRegistradores|registrador~61_q ),
	.datad(!\BancoRegistradores|registrador~317_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1178 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1178 .lut_mask = 64'h0C0C0C0C00CC00CC;
defparam \BancoRegistradores|registrador~1178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N57
cyclonev_lcell_comb \BancoRegistradores|saidaA[23]~18 (
// Equation(s):
// \BancoRegistradores|saidaA[23]~18_combout  = ( \BancoRegistradores|registrador~1178_combout  & ( \BancoRegistradores|Equal1~0_combout  ) )

	.dataa(!\BancoRegistradores|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1178_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[23]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[23]~18 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[23]~18 .lut_mask = 64'h0000000055555555;
defparam \BancoRegistradores|saidaA[23]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N9
cyclonev_lcell_comb \ULA|saida[23]~69 (
// Equation(s):
// \ULA|saida[23]~69_combout  = ( \MUXRegImed|saida_MUX[23]~26_combout  & ( \BancoRegistradores|saidaA[23]~18_combout  & ( (!\UC|palavraControle[4]~2_combout  & (((!\UC|palavraControle[2]~1_combout ) # (!\UC|palavraControle[3]~0_combout )))) # 
// (\UC|palavraControle[4]~2_combout  & ((!\ULA|saida[0]~19_combout ) # ((\UC|palavraControle[3]~0_combout ) # (\UC|palavraControle[2]~1_combout )))) ) ) ) # ( !\MUXRegImed|saida_MUX[23]~26_combout  & ( \BancoRegistradores|saidaA[23]~18_combout  & ( 
// (!\UC|palavraControle[4]~2_combout  $ (\UC|palavraControle[2]~1_combout )) # (\UC|palavraControle[3]~0_combout ) ) ) ) # ( \MUXRegImed|saida_MUX[23]~26_combout  & ( !\BancoRegistradores|saidaA[23]~18_combout  & ( (!\UC|palavraControle[4]~2_combout  & 
// ((!\UC|palavraControle[2]~1_combout  $ (\UC|palavraControle[3]~0_combout )))) # (\UC|palavraControle[4]~2_combout  & (!\ULA|saida[0]~19_combout  & (!\UC|palavraControle[2]~1_combout  & !\UC|palavraControle[3]~0_combout ))) ) ) )

	.dataa(!\ULA|saida[0]~19_combout ),
	.datab(!\UC|palavraControle[4]~2_combout ),
	.datac(!\UC|palavraControle[2]~1_combout ),
	.datad(!\UC|palavraControle[3]~0_combout ),
	.datae(!\MUXRegImed|saida_MUX[23]~26_combout ),
	.dataf(!\BancoRegistradores|saidaA[23]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[23]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[23]~69 .extended_lut = "off";
defparam \ULA|saida[23]~69 .lut_mask = 64'h0000E00CC3FFEFF3;
defparam \ULA|saida[23]~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N56
dffeas \BancoRegistradores|registrador~60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[22]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~60 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N15
cyclonev_lcell_comb \BancoRegistradores|registrador~1173 (
// Equation(s):
// \BancoRegistradores|registrador~1173_combout  = ( !\ROM|memROM~10_combout  & ( (!\ROM|memROM~11_combout  & (\BancoRegistradores|registrador~60_q )) # (\ROM|memROM~11_combout  & ((\BancoRegistradores|registrador~316_q ))) ) )

	.dataa(!\BancoRegistradores|registrador~60_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\BancoRegistradores|registrador~316_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1173 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1173 .lut_mask = 64'h505F505F00000000;
defparam \BancoRegistradores|registrador~1173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N36
cyclonev_lcell_comb \BancoRegistradores|saidaA[22]~17 (
// Equation(s):
// \BancoRegistradores|saidaA[22]~17_combout  = ( \BancoRegistradores|registrador~1173_combout  & ( \BancoRegistradores|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\BancoRegistradores|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1173_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[22]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[22]~17 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[22]~17 .lut_mask = 64'h0000000000FF00FF;
defparam \BancoRegistradores|saidaA[22]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N0
cyclonev_lcell_comb \ULA|saida[22]~67 (
// Equation(s):
// \ULA|saida[22]~67_combout  = ( \MUXRegImed|saida_MUX[22]~25_combout  & ( \UC|palavraControle[4]~2_combout  & ( (!\UC|palavraControle[3]~0_combout  & ((!\UC|palavraControle[2]~1_combout  & ((!\ULA|saida[0]~19_combout ))) # (\UC|palavraControle[2]~1_combout 
//  & (\BancoRegistradores|saidaA[22]~17_combout )))) # (\UC|palavraControle[3]~0_combout  & (\BancoRegistradores|saidaA[22]~17_combout )) ) ) ) # ( !\MUXRegImed|saida_MUX[22]~25_combout  & ( \UC|palavraControle[4]~2_combout  & ( 
// (\BancoRegistradores|saidaA[22]~17_combout  & ((\UC|palavraControle[2]~1_combout ) # (\UC|palavraControle[3]~0_combout ))) ) ) ) # ( \MUXRegImed|saida_MUX[22]~25_combout  & ( !\UC|palavraControle[4]~2_combout  & ( 
// (!\BancoRegistradores|saidaA[22]~17_combout  & (!\UC|palavraControle[3]~0_combout  $ (\UC|palavraControle[2]~1_combout ))) # (\BancoRegistradores|saidaA[22]~17_combout  & ((!\UC|palavraControle[3]~0_combout ) # (!\UC|palavraControle[2]~1_combout ))) ) ) ) 
// # ( !\MUXRegImed|saida_MUX[22]~25_combout  & ( !\UC|palavraControle[4]~2_combout  & ( (\BancoRegistradores|saidaA[22]~17_combout  & ((!\UC|palavraControle[2]~1_combout ) # (\UC|palavraControle[3]~0_combout ))) ) ) )

	.dataa(!\BancoRegistradores|saidaA[22]~17_combout ),
	.datab(!\UC|palavraControle[3]~0_combout ),
	.datac(!\UC|palavraControle[2]~1_combout ),
	.datad(!\ULA|saida[0]~19_combout ),
	.datae(!\MUXRegImed|saida_MUX[22]~25_combout ),
	.dataf(!\UC|palavraControle[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[22]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[22]~67 .extended_lut = "off";
defparam \ULA|saida[22]~67 .lut_mask = 64'h5151D6D61515D515;
defparam \ULA|saida[22]~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N50
dffeas \BancoRegistradores|registrador~315 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[21]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~315 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~315 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N45
cyclonev_lcell_comb \BancoRegistradores|registrador~1243 (
// Equation(s):
// \BancoRegistradores|registrador~1243_combout  = ( \ROM|memROM~11_combout  & ( (\ROM|memROM~17_combout  & \ROM|memROM~16_combout ) ) ) # ( !\ROM|memROM~11_combout  & ( (!\ROM|memROM~17_combout  & (!\ROM|memROM~16_combout  & 
// \BancoRegistradores|registrador~59_q )) # (\ROM|memROM~17_combout  & (\ROM|memROM~16_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~17_combout ),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\BancoRegistradores|registrador~59_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1243 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1243 .lut_mask = 64'h03C303C303030303;
defparam \BancoRegistradores|registrador~1243 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N24
cyclonev_lcell_comb \BancoRegistradores|registrador~1164 (
// Equation(s):
// \BancoRegistradores|registrador~1164_combout  = ( \ROM|memROM~16_combout  & ( (!\ROM|memROM~11_combout  & (\BancoRegistradores|registrador~315_q  & !\BancoRegistradores|registrador~1243_combout )) ) ) # ( !\ROM|memROM~16_combout  & ( 
// \BancoRegistradores|registrador~1243_combout  ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~315_q ),
	.datad(!\BancoRegistradores|registrador~1243_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1164 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1164 .lut_mask = 64'h00FF00FF0A000A00;
defparam \BancoRegistradores|registrador~1164 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N51
cyclonev_lcell_comb \MUXRegImed|saida_MUX[21]~24 (
// Equation(s):
// \MUXRegImed|saida_MUX[21]~24_combout  = ( \BancoRegistradores|registrador~1164_combout  & ( !\MUXRegImed|saida_MUX[4]~6_combout  ) ) # ( !\BancoRegistradores|registrador~1164_combout  & ( \MUXRegImed|saida_MUX[4]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1164_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[21]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[21]~24 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[21]~24 .lut_mask = 64'h0F0F0F0FFF00FF00;
defparam \MUXRegImed|saida_MUX[21]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N6
cyclonev_lcell_comb \BancoRegistradores|saidaA[21]~16 (
// Equation(s):
// \BancoRegistradores|saidaA[21]~16_combout  = ( \BancoRegistradores|registrador~1168_combout  & ( \BancoRegistradores|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BancoRegistradores|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1168_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[21]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[21]~16 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[21]~16 .lut_mask = 64'h000000000F0F0F0F;
defparam \BancoRegistradores|saidaA[21]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N57
cyclonev_lcell_comb \ULA|saida[21]~65 (
// Equation(s):
// \ULA|saida[21]~65_combout  = ( \MUXRegImed|saida_MUX[21]~24_combout  & ( \BancoRegistradores|saidaA[21]~16_combout  & ( (!\UC|palavraControle[4]~2_combout  & (((!\UC|palavraControle[3]~0_combout ) # (!\UC|palavraControle[2]~1_combout )))) # 
// (\UC|palavraControle[4]~2_combout  & ((!\ULA|saida[0]~19_combout ) # ((\UC|palavraControle[2]~1_combout ) # (\UC|palavraControle[3]~0_combout )))) ) ) ) # ( !\MUXRegImed|saida_MUX[21]~24_combout  & ( \BancoRegistradores|saidaA[21]~16_combout  & ( 
// (!\UC|palavraControle[4]~2_combout  $ (\UC|palavraControle[2]~1_combout )) # (\UC|palavraControle[3]~0_combout ) ) ) ) # ( \MUXRegImed|saida_MUX[21]~24_combout  & ( !\BancoRegistradores|saidaA[21]~16_combout  & ( (!\UC|palavraControle[4]~2_combout  & 
// ((!\UC|palavraControle[3]~0_combout  $ (\UC|palavraControle[2]~1_combout )))) # (\UC|palavraControle[4]~2_combout  & (!\ULA|saida[0]~19_combout  & (!\UC|palavraControle[3]~0_combout  & !\UC|palavraControle[2]~1_combout ))) ) ) )

	.dataa(!\UC|palavraControle[4]~2_combout ),
	.datab(!\ULA|saida[0]~19_combout ),
	.datac(!\UC|palavraControle[3]~0_combout ),
	.datad(!\UC|palavraControle[2]~1_combout ),
	.datae(!\MUXRegImed|saida_MUX[21]~24_combout ),
	.dataf(!\BancoRegistradores|saidaA[21]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[21]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[21]~65 .extended_lut = "off";
defparam \ULA|saida[21]~65 .lut_mask = 64'h0000E00AAF5FEFF5;
defparam \ULA|saida[21]~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N34
dffeas \BancoRegistradores|registrador~58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[20]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~58 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~58 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N27
cyclonev_lcell_comb \BancoRegistradores|registrador~1163 (
// Equation(s):
// \BancoRegistradores|registrador~1163_combout  = ( \ROM|memROM~11_combout  & ( !\ROM|memROM~10_combout  & ( \BancoRegistradores|registrador~314_q  ) ) ) # ( !\ROM|memROM~11_combout  & ( !\ROM|memROM~10_combout  & ( \BancoRegistradores|registrador~58_q  ) ) 
// )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~314_q ),
	.datac(gnd),
	.datad(!\BancoRegistradores|registrador~58_q ),
	.datae(!\ROM|memROM~11_combout ),
	.dataf(!\ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1163 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1163 .lut_mask = 64'h00FF333300000000;
defparam \BancoRegistradores|registrador~1163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N6
cyclonev_lcell_comb \BancoRegistradores|saidaA[20]~15 (
// Equation(s):
// \BancoRegistradores|saidaA[20]~15_combout  = ( \BancoRegistradores|Equal1~0_combout  & ( \BancoRegistradores|registrador~1163_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~1163_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[20]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[20]~15 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[20]~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \BancoRegistradores|saidaA[20]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N54
cyclonev_lcell_comb \ULA|saida[20]~63 (
// Equation(s):
// \ULA|saida[20]~63_combout  = ( \MUXRegImed|saida_MUX[20]~23_combout  & ( \BancoRegistradores|saidaA[20]~15_combout  & ( (!\UC|palavraControle[4]~2_combout  & (((!\UC|palavraControle[2]~1_combout ) # (!\UC|palavraControle[3]~0_combout )))) # 
// (\UC|palavraControle[4]~2_combout  & ((!\ULA|saida[0]~19_combout ) # ((\UC|palavraControle[3]~0_combout ) # (\UC|palavraControle[2]~1_combout )))) ) ) ) # ( !\MUXRegImed|saida_MUX[20]~23_combout  & ( \BancoRegistradores|saidaA[20]~15_combout  & ( 
// (!\UC|palavraControle[4]~2_combout  $ (\UC|palavraControle[2]~1_combout )) # (\UC|palavraControle[3]~0_combout ) ) ) ) # ( \MUXRegImed|saida_MUX[20]~23_combout  & ( !\BancoRegistradores|saidaA[20]~15_combout  & ( (!\UC|palavraControle[4]~2_combout  & 
// ((!\UC|palavraControle[2]~1_combout  $ (\UC|palavraControle[3]~0_combout )))) # (\UC|palavraControle[4]~2_combout  & (!\ULA|saida[0]~19_combout  & (!\UC|palavraControle[2]~1_combout  & !\UC|palavraControle[3]~0_combout ))) ) ) )

	.dataa(!\UC|palavraControle[4]~2_combout ),
	.datab(!\ULA|saida[0]~19_combout ),
	.datac(!\UC|palavraControle[2]~1_combout ),
	.datad(!\UC|palavraControle[3]~0_combout ),
	.datae(!\MUXRegImed|saida_MUX[20]~23_combout ),
	.dataf(!\BancoRegistradores|saidaA[20]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[20]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[20]~63 .extended_lut = "off";
defparam \ULA|saida[20]~63 .lut_mask = 64'h0000E00AA5FFEFF5;
defparam \ULA|saida[20]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N20
dffeas \BancoRegistradores|registrador~57 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[19]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~57 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N39
cyclonev_lcell_comb \BancoRegistradores|registrador~1158 (
// Equation(s):
// \BancoRegistradores|registrador~1158_combout  = ( \ROM|memROM~11_combout  & ( (\BancoRegistradores|registrador~313_q  & !\ROM|memROM~10_combout ) ) ) # ( !\ROM|memROM~11_combout  & ( (\BancoRegistradores|registrador~57_q  & !\ROM|memROM~10_combout ) ) )

	.dataa(!\BancoRegistradores|registrador~57_q ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~313_q ),
	.datad(!\ROM|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1158 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1158 .lut_mask = 64'h550055000F000F00;
defparam \BancoRegistradores|registrador~1158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N42
cyclonev_lcell_comb \BancoRegistradores|saidaA[19]~14 (
// Equation(s):
// \BancoRegistradores|saidaA[19]~14_combout  = ( \BancoRegistradores|registrador~1158_combout  & ( \BancoRegistradores|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\BancoRegistradores|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[19]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[19]~14 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[19]~14 .lut_mask = 64'h0000000000FF00FF;
defparam \BancoRegistradores|saidaA[19]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N21
cyclonev_lcell_comb \ULA|saida[19]~61 (
// Equation(s):
// \ULA|saida[19]~61_combout  = ( \ULA|saida[0]~19_combout  & ( \UC|palavraControle[4]~2_combout  & ( (\BancoRegistradores|saidaA[19]~14_combout  & ((\UC|palavraControle[3]~0_combout ) # (\UC|palavraControle[2]~1_combout ))) ) ) ) # ( 
// !\ULA|saida[0]~19_combout  & ( \UC|palavraControle[4]~2_combout  & ( (!\UC|palavraControle[2]~1_combout  & ((!\UC|palavraControle[3]~0_combout  & ((\MUXRegImed|saida_MUX[19]~22_combout ))) # (\UC|palavraControle[3]~0_combout  & 
// (\BancoRegistradores|saidaA[19]~14_combout )))) # (\UC|palavraControle[2]~1_combout  & (\BancoRegistradores|saidaA[19]~14_combout )) ) ) ) # ( \ULA|saida[0]~19_combout  & ( !\UC|palavraControle[4]~2_combout  & ( (!\BancoRegistradores|saidaA[19]~14_combout 
//  & (\MUXRegImed|saida_MUX[19]~22_combout  & (!\UC|palavraControle[2]~1_combout  $ (\UC|palavraControle[3]~0_combout )))) # (\BancoRegistradores|saidaA[19]~14_combout  & ((!\UC|palavraControle[2]~1_combout ) # (!\UC|palavraControle[3]~0_combout  $ 
// (!\MUXRegImed|saida_MUX[19]~22_combout )))) ) ) ) # ( !\ULA|saida[0]~19_combout  & ( !\UC|palavraControle[4]~2_combout  & ( (!\BancoRegistradores|saidaA[19]~14_combout  & (\MUXRegImed|saida_MUX[19]~22_combout  & (!\UC|palavraControle[2]~1_combout  $ 
// (\UC|palavraControle[3]~0_combout )))) # (\BancoRegistradores|saidaA[19]~14_combout  & ((!\UC|palavraControle[2]~1_combout ) # (!\UC|palavraControle[3]~0_combout  $ (!\MUXRegImed|saida_MUX[19]~22_combout )))) ) ) )

	.dataa(!\UC|palavraControle[2]~1_combout ),
	.datab(!\BancoRegistradores|saidaA[19]~14_combout ),
	.datac(!\UC|palavraControle[3]~0_combout ),
	.datad(!\MUXRegImed|saida_MUX[19]~22_combout ),
	.datae(!\ULA|saida[0]~19_combout ),
	.dataf(!\UC|palavraControle[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[19]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[19]~61 .extended_lut = "off";
defparam \ULA|saida[19]~61 .lut_mask = 64'h23B623B613B31313;
defparam \ULA|saida[19]~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N20
dffeas \BancoRegistradores|registrador~56 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[18]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~56 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N40
dffeas \BancoRegistradores|registrador~312DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\BancoRegistradores|registrador~312feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~312DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~312DUPLICATE .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~312DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N9
cyclonev_lcell_comb \BancoRegistradores|registrador~1153 (
// Equation(s):
// \BancoRegistradores|registrador~1153_combout  = ( \BancoRegistradores|registrador~312DUPLICATE_q  & ( (!\ROM|memROM~10_combout  & ((\BancoRegistradores|registrador~56_q ) # (\ROM|memROM~11_combout ))) ) ) # ( 
// !\BancoRegistradores|registrador~312DUPLICATE_q  & ( (!\ROM|memROM~11_combout  & (\BancoRegistradores|registrador~56_q  & !\ROM|memROM~10_combout )) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(!\BancoRegistradores|registrador~56_q ),
	.datac(gnd),
	.datad(!\ROM|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~312DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1153 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1153 .lut_mask = 64'h2200220077007700;
defparam \BancoRegistradores|registrador~1153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N39
cyclonev_lcell_comb \BancoRegistradores|saidaA[18]~13 (
// Equation(s):
// \BancoRegistradores|saidaA[18]~13_combout  = ( \BancoRegistradores|Equal1~0_combout  & ( \BancoRegistradores|registrador~1153_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\BancoRegistradores|registrador~1153_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[18]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[18]~13 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[18]~13 .lut_mask = 64'h0000000000FF00FF;
defparam \BancoRegistradores|saidaA[18]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N3
cyclonev_lcell_comb \ULA|saida[18]~59 (
// Equation(s):
// \ULA|saida[18]~59_combout  = ( \MUXRegImed|saida_MUX[18]~21_combout  & ( \BancoRegistradores|saidaA[18]~13_combout  & ( (!\UC|palavraControle[4]~2_combout  & (((!\UC|palavraControle[2]~1_combout ) # (!\UC|palavraControle[3]~0_combout )))) # 
// (\UC|palavraControle[4]~2_combout  & ((!\ULA|saida[0]~19_combout ) # ((\UC|palavraControle[3]~0_combout ) # (\UC|palavraControle[2]~1_combout )))) ) ) ) # ( !\MUXRegImed|saida_MUX[18]~21_combout  & ( \BancoRegistradores|saidaA[18]~13_combout  & ( 
// (!\UC|palavraControle[4]~2_combout  $ (\UC|palavraControle[2]~1_combout )) # (\UC|palavraControle[3]~0_combout ) ) ) ) # ( \MUXRegImed|saida_MUX[18]~21_combout  & ( !\BancoRegistradores|saidaA[18]~13_combout  & ( (!\UC|palavraControle[4]~2_combout  & 
// ((!\UC|palavraControle[2]~1_combout  $ (\UC|palavraControle[3]~0_combout )))) # (\UC|palavraControle[4]~2_combout  & (!\ULA|saida[0]~19_combout  & (!\UC|palavraControle[2]~1_combout  & !\UC|palavraControle[3]~0_combout ))) ) ) )

	.dataa(!\ULA|saida[0]~19_combout ),
	.datab(!\UC|palavraControle[4]~2_combout ),
	.datac(!\UC|palavraControle[2]~1_combout ),
	.datad(!\UC|palavraControle[3]~0_combout ),
	.datae(!\MUXRegImed|saida_MUX[18]~21_combout ),
	.dataf(!\BancoRegistradores|saidaA[18]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[18]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[18]~59 .extended_lut = "off";
defparam \ULA|saida[18]~59 .lut_mask = 64'h0000E00CC3FFEFF3;
defparam \ULA|saida[18]~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N46
dffeas \BancoRegistradores|registrador~311 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[17]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~311 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~311 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N48
cyclonev_lcell_comb \BancoRegistradores|registrador~1239 (
// Equation(s):
// \BancoRegistradores|registrador~1239_combout  = ( \BancoRegistradores|registrador~55_q  & ( (!\ROM|memROM~16_combout  & (!\ROM|memROM~17_combout  & !\ROM|memROM~11_combout )) # (\ROM|memROM~16_combout  & (\ROM|memROM~17_combout )) ) ) # ( 
// !\BancoRegistradores|registrador~55_q  & ( (\ROM|memROM~16_combout  & \ROM|memROM~17_combout ) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~17_combout ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~55_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1239 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1239 .lut_mask = 64'h05050505A505A505;
defparam \BancoRegistradores|registrador~1239 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N12
cyclonev_lcell_comb \BancoRegistradores|registrador~1144 (
// Equation(s):
// \BancoRegistradores|registrador~1144_combout  = ( \BancoRegistradores|registrador~1239_combout  & ( !\ROM|memROM~16_combout  ) ) # ( !\BancoRegistradores|registrador~1239_combout  & ( (\ROM|memROM~16_combout  & (!\ROM|memROM~11_combout  & 
// \BancoRegistradores|registrador~311_q )) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\BancoRegistradores|registrador~311_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1239_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1144 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1144 .lut_mask = 64'h04040404AAAAAAAA;
defparam \BancoRegistradores|registrador~1144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N15
cyclonev_lcell_comb \MUXRegImed|saida_MUX[17]~20 (
// Equation(s):
// \MUXRegImed|saida_MUX[17]~20_combout  = ( \BancoRegistradores|registrador~1144_combout  & ( !\MUXRegImed|saida_MUX[4]~6_combout  ) ) # ( !\BancoRegistradores|registrador~1144_combout  & ( \MUXRegImed|saida_MUX[4]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1144_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[17]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[17]~20 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[17]~20 .lut_mask = 64'h00FF00FFF0F0F0F0;
defparam \MUXRegImed|saida_MUX[17]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N54
cyclonev_lcell_comb \BancoRegistradores|saidaA[17]~12 (
// Equation(s):
// \BancoRegistradores|saidaA[17]~12_combout  = ( \BancoRegistradores|registrador~1148_combout  & ( \BancoRegistradores|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\BancoRegistradores|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[17]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[17]~12 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[17]~12 .lut_mask = 64'h0000000000FF00FF;
defparam \BancoRegistradores|saidaA[17]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N0
cyclonev_lcell_comb \ULA|saida[17]~57 (
// Equation(s):
// \ULA|saida[17]~57_combout  = ( \MUXRegImed|saida_MUX[17]~20_combout  & ( \BancoRegistradores|saidaA[17]~12_combout  & ( (!\UC|palavraControle[4]~2_combout  & (((!\UC|palavraControle[3]~0_combout ) # (!\UC|palavraControle[2]~1_combout )))) # 
// (\UC|palavraControle[4]~2_combout  & ((!\ULA|saida[0]~19_combout ) # ((\UC|palavraControle[2]~1_combout ) # (\UC|palavraControle[3]~0_combout )))) ) ) ) # ( !\MUXRegImed|saida_MUX[17]~20_combout  & ( \BancoRegistradores|saidaA[17]~12_combout  & ( 
// (!\UC|palavraControle[4]~2_combout  $ (\UC|palavraControle[2]~1_combout )) # (\UC|palavraControle[3]~0_combout ) ) ) ) # ( \MUXRegImed|saida_MUX[17]~20_combout  & ( !\BancoRegistradores|saidaA[17]~12_combout  & ( (!\UC|palavraControle[4]~2_combout  & 
// ((!\UC|palavraControle[3]~0_combout  $ (\UC|palavraControle[2]~1_combout )))) # (\UC|palavraControle[4]~2_combout  & (!\ULA|saida[0]~19_combout  & (!\UC|palavraControle[3]~0_combout  & !\UC|palavraControle[2]~1_combout ))) ) ) )

	.dataa(!\ULA|saida[0]~19_combout ),
	.datab(!\UC|palavraControle[4]~2_combout ),
	.datac(!\UC|palavraControle[3]~0_combout ),
	.datad(!\UC|palavraControle[2]~1_combout ),
	.datae(!\MUXRegImed|saida_MUX[17]~20_combout ),
	.dataf(!\BancoRegistradores|saidaA[17]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[17]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[17]~57 .extended_lut = "off";
defparam \ULA|saida[17]~57 .lut_mask = 64'h0000E00CCF3FEFF3;
defparam \ULA|saida[17]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N32
dffeas \BancoRegistradores|registrador~54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[16]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~54 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N33
cyclonev_lcell_comb \BancoRegistradores|registrador~1238 (
// Equation(s):
// \BancoRegistradores|registrador~1238_combout  = ( \ROM|memROM~17_combout  & ( \ROM|memROM~11_combout  & ( \ROM|memROM~16_combout  ) ) ) # ( \ROM|memROM~17_combout  & ( !\ROM|memROM~11_combout  & ( \ROM|memROM~16_combout  ) ) ) # ( !\ROM|memROM~17_combout  
// & ( !\ROM|memROM~11_combout  & ( (\BancoRegistradores|registrador~54_q  & !\ROM|memROM~16_combout ) ) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~54_q ),
	.datac(!\ROM|memROM~16_combout ),
	.datad(gnd),
	.datae(!\ROM|memROM~17_combout ),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1238 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1238 .lut_mask = 64'h30300F0F00000F0F;
defparam \BancoRegistradores|registrador~1238 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N9
cyclonev_lcell_comb \BancoRegistradores|registrador~1139 (
// Equation(s):
// \BancoRegistradores|registrador~1139_combout  = ( \BancoRegistradores|registrador~1238_combout  & ( !\ROM|memROM~16_combout  ) ) # ( !\BancoRegistradores|registrador~1238_combout  & ( (\BancoRegistradores|registrador~310_q  & (\ROM|memROM~16_combout  & 
// !\ROM|memROM~11_combout )) ) )

	.dataa(!\BancoRegistradores|registrador~310_q ),
	.datab(!\ROM|memROM~16_combout ),
	.datac(gnd),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1238_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1139 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1139 .lut_mask = 64'h11001100CCCCCCCC;
defparam \BancoRegistradores|registrador~1139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N9
cyclonev_lcell_comb \MUXRegImed|saida_MUX[16]~19 (
// Equation(s):
// \MUXRegImed|saida_MUX[16]~19_combout  = ( \BancoRegistradores|registrador~1139_combout  & ( !\MUXRegImed|saida_MUX[4]~6_combout  ) ) # ( !\BancoRegistradores|registrador~1139_combout  & ( \MUXRegImed|saida_MUX[4]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[16]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[16]~19 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[16]~19 .lut_mask = 64'h00FF00FFF0F0F0F0;
defparam \MUXRegImed|saida_MUX[16]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N27
cyclonev_lcell_comb \BancoRegistradores|saidaA[15]~10 (
// Equation(s):
// \BancoRegistradores|saidaA[15]~10_combout  = ( \BancoRegistradores|registrador~1138_combout  & ( \BancoRegistradores|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\BancoRegistradores|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1138_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[15]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[15]~10 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[15]~10 .lut_mask = 64'h0000000000FF00FF;
defparam \BancoRegistradores|saidaA[15]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N8
dffeas \BancoRegistradores|registrador~309 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|saida[15]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~309 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~309 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N42
cyclonev_lcell_comb \BancoRegistradores|registrador~1237 (
// Equation(s):
// \BancoRegistradores|registrador~1237_combout  = ( \ROM|memROM~17_combout  & ( \ROM|memROM~16_combout  ) ) # ( !\ROM|memROM~17_combout  & ( (!\ROM|memROM~11_combout  & (\BancoRegistradores|registrador~53_q  & !\ROM|memROM~16_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\BancoRegistradores|registrador~53_q ),
	.datad(!\ROM|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1237 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1237 .lut_mask = 64'h0C000C0000FF00FF;
defparam \BancoRegistradores|registrador~1237 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N57
cyclonev_lcell_comb \BancoRegistradores|registrador~1134 (
// Equation(s):
// \BancoRegistradores|registrador~1134_combout  = ( !\ROM|memROM~16_combout  & ( \BancoRegistradores|registrador~1237_combout  ) ) # ( \ROM|memROM~16_combout  & ( !\BancoRegistradores|registrador~1237_combout  & ( (\BancoRegistradores|registrador~309_q  & 
// !\ROM|memROM~11_combout ) ) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~309_q ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(gnd),
	.datae(!\ROM|memROM~16_combout ),
	.dataf(!\BancoRegistradores|registrador~1237_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1134 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1134 .lut_mask = 64'h00003030FFFF0000;
defparam \BancoRegistradores|registrador~1134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N30
cyclonev_lcell_comb \MUXRegImed|saida_MUX[15]~18 (
// Equation(s):
// \MUXRegImed|saida_MUX[15]~18_combout  = ( \MUXRegImed|saida_MUX[4]~5_combout  & ( (!\MUXRegImed|saida_MUX[4]~6_combout ) # (!\BancoRegistradores|registrador~1134_combout ) ) ) # ( !\MUXRegImed|saida_MUX[4]~5_combout  & ( 
// (!\MUXRegImed|saida_MUX[4]~6_combout  & \BancoRegistradores|registrador~1134_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datad(!\BancoRegistradores|registrador~1134_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[15]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[15]~18 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[15]~18 .lut_mask = 64'h00F000F0FFF0FFF0;
defparam \MUXRegImed|saida_MUX[15]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N30
cyclonev_lcell_comb \ULA|saida[15]~53 (
// Equation(s):
// \ULA|saida[15]~53_combout  = ( \UC|palavraControle[2]~1_combout  & ( \MUXRegImed|saida_MUX[15]~18_combout  & ( !\BancoRegistradores|saidaA[15]~10_combout  $ (((!\UC|palavraControle[3]~0_combout ) # (\UC|palavraControle[4]~2_combout ))) ) ) ) # ( 
// !\UC|palavraControle[2]~1_combout  & ( \MUXRegImed|saida_MUX[15]~18_combout  & ( (!\UC|palavraControle[3]~0_combout  & (((!\ULA|saida[0]~19_combout ) # (!\UC|palavraControle[4]~2_combout )))) # (\UC|palavraControle[3]~0_combout  & 
// (\BancoRegistradores|saidaA[15]~10_combout )) ) ) ) # ( \UC|palavraControle[2]~1_combout  & ( !\MUXRegImed|saida_MUX[15]~18_combout  & ( (\BancoRegistradores|saidaA[15]~10_combout  & ((\UC|palavraControle[4]~2_combout ) # (\UC|palavraControle[3]~0_combout 
// ))) ) ) ) # ( !\UC|palavraControle[2]~1_combout  & ( !\MUXRegImed|saida_MUX[15]~18_combout  & ( (\BancoRegistradores|saidaA[15]~10_combout  & ((!\UC|palavraControle[4]~2_combout ) # (\UC|palavraControle[3]~0_combout ))) ) ) )

	.dataa(!\BancoRegistradores|saidaA[15]~10_combout ),
	.datab(!\ULA|saida[0]~19_combout ),
	.datac(!\UC|palavraControle[3]~0_combout ),
	.datad(!\UC|palavraControle[4]~2_combout ),
	.datae(!\UC|palavraControle[2]~1_combout ),
	.dataf(!\MUXRegImed|saida_MUX[15]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[15]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[15]~53 .extended_lut = "off";
defparam \ULA|saida[15]~53 .lut_mask = 64'h55050555F5C55A55;
defparam \ULA|saida[15]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N19
dffeas \BancoRegistradores|registrador~52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[14]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~52 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N17
dffeas \BancoRegistradores|registrador~308 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[14]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~308 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~308 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N9
cyclonev_lcell_comb \BancoRegistradores|registrador~1133 (
// Equation(s):
// \BancoRegistradores|registrador~1133_combout  = ( !\ROM|memROM~10_combout  & ( (!\ROM|memROM~11_combout  & (\BancoRegistradores|registrador~52_q )) # (\ROM|memROM~11_combout  & ((\BancoRegistradores|registrador~308_q ))) ) )

	.dataa(!\BancoRegistradores|registrador~52_q ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~308_q ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1133 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1133 .lut_mask = 64'h550F550F00000000;
defparam \BancoRegistradores|registrador~1133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N18
cyclonev_lcell_comb \BancoRegistradores|saidaA[14]~9 (
// Equation(s):
// \BancoRegistradores|saidaA[14]~9_combout  = (\BancoRegistradores|registrador~1133_combout  & \BancoRegistradores|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~1133_combout ),
	.datad(!\BancoRegistradores|Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[14]~9 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[14]~9 .lut_mask = 64'h000F000F000F000F;
defparam \BancoRegistradores|saidaA[14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N39
cyclonev_lcell_comb \ULA|saida[14]~51 (
// Equation(s):
// \ULA|saida[14]~51_combout  = ( \MUXRegImed|saida_MUX[14]~17_combout  & ( \BancoRegistradores|saidaA[14]~9_combout  & ( (!\UC|palavraControle[4]~2_combout  & (((!\UC|palavraControle[3]~0_combout ) # (!\UC|palavraControle[2]~1_combout )))) # 
// (\UC|palavraControle[4]~2_combout  & ((!\ULA|saida[0]~19_combout ) # ((\UC|palavraControle[2]~1_combout ) # (\UC|palavraControle[3]~0_combout )))) ) ) ) # ( !\MUXRegImed|saida_MUX[14]~17_combout  & ( \BancoRegistradores|saidaA[14]~9_combout  & ( 
// (!\UC|palavraControle[4]~2_combout  $ (\UC|palavraControle[2]~1_combout )) # (\UC|palavraControle[3]~0_combout ) ) ) ) # ( \MUXRegImed|saida_MUX[14]~17_combout  & ( !\BancoRegistradores|saidaA[14]~9_combout  & ( (!\UC|palavraControle[4]~2_combout  & 
// ((!\UC|palavraControle[3]~0_combout  $ (\UC|palavraControle[2]~1_combout )))) # (\UC|palavraControle[4]~2_combout  & (!\ULA|saida[0]~19_combout  & (!\UC|palavraControle[3]~0_combout  & !\UC|palavraControle[2]~1_combout ))) ) ) )

	.dataa(!\ULA|saida[0]~19_combout ),
	.datab(!\UC|palavraControle[4]~2_combout ),
	.datac(!\UC|palavraControle[3]~0_combout ),
	.datad(!\UC|palavraControle[2]~1_combout ),
	.datae(!\MUXRegImed|saida_MUX[14]~17_combout ),
	.dataf(!\BancoRegistradores|saidaA[14]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[14]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[14]~51 .extended_lut = "off";
defparam \ULA|saida[14]~51 .lut_mask = 64'h0000E00CCF3FEFF3;
defparam \ULA|saida[14]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N29
dffeas \BancoRegistradores|registrador~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[13]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~51 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~51 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N42
cyclonev_lcell_comb \BancoRegistradores|registrador~1128 (
// Equation(s):
// \BancoRegistradores|registrador~1128_combout  = ( !\ROM|memROM~10_combout  & ( (!\ROM|memROM~11_combout  & ((\BancoRegistradores|registrador~51_q ))) # (\ROM|memROM~11_combout  & (\BancoRegistradores|registrador~307_q )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\BancoRegistradores|registrador~307_q ),
	.datad(!\BancoRegistradores|registrador~51_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1128 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1128 .lut_mask = 64'h03CF03CF00000000;
defparam \BancoRegistradores|registrador~1128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N56
dffeas \BancoRegistradores|registrador~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[12]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~50 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N45
cyclonev_lcell_comb \BancoRegistradores|registrador~1123 (
// Equation(s):
// \BancoRegistradores|registrador~1123_combout  = ( !\ROM|memROM~10_combout  & ( (!\ROM|memROM~11_combout  & ((\BancoRegistradores|registrador~50_q ))) # (\ROM|memROM~11_combout  & (\BancoRegistradores|registrador~306_q )) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~306_q ),
	.datad(!\BancoRegistradores|registrador~50_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1123 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1123 .lut_mask = 64'h05AF05AF00000000;
defparam \BancoRegistradores|registrador~1123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N3
cyclonev_lcell_comb \BancoRegistradores|saidaA[12]~7 (
// Equation(s):
// \BancoRegistradores|saidaA[12]~7_combout  = (\BancoRegistradores|Equal1~0_combout  & \BancoRegistradores|registrador~1123_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BancoRegistradores|Equal1~0_combout ),
	.datad(!\BancoRegistradores|registrador~1123_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[12]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[12]~7 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[12]~7 .lut_mask = 64'h000F000F000F000F;
defparam \BancoRegistradores|saidaA[12]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N33
cyclonev_lcell_comb \ULA|saida[12]~47 (
// Equation(s):
// \ULA|saida[12]~47_combout  = ( \MUXRegImed|saida_MUX[12]~15_combout  & ( \UC|palavraControle[4]~2_combout  & ( (!\UC|palavraControle[3]~0_combout  & ((!\UC|palavraControle[2]~1_combout  & (!\ULA|saida[0]~19_combout )) # (\UC|palavraControle[2]~1_combout  
// & ((\BancoRegistradores|saidaA[12]~7_combout ))))) # (\UC|palavraControle[3]~0_combout  & (((\BancoRegistradores|saidaA[12]~7_combout )))) ) ) ) # ( !\MUXRegImed|saida_MUX[12]~15_combout  & ( \UC|palavraControle[4]~2_combout  & ( 
// (\BancoRegistradores|saidaA[12]~7_combout  & ((\UC|palavraControle[2]~1_combout ) # (\UC|palavraControle[3]~0_combout ))) ) ) ) # ( \MUXRegImed|saida_MUX[12]~15_combout  & ( !\UC|palavraControle[4]~2_combout  & ( (!\BancoRegistradores|saidaA[12]~7_combout 
//  & (!\UC|palavraControle[3]~0_combout  $ (\UC|palavraControle[2]~1_combout ))) # (\BancoRegistradores|saidaA[12]~7_combout  & ((!\UC|palavraControle[3]~0_combout ) # (!\UC|palavraControle[2]~1_combout ))) ) ) ) # ( !\MUXRegImed|saida_MUX[12]~15_combout  & 
// ( !\UC|palavraControle[4]~2_combout  & ( (\BancoRegistradores|saidaA[12]~7_combout  & ((!\UC|palavraControle[2]~1_combout ) # (\UC|palavraControle[3]~0_combout ))) ) ) )

	.dataa(!\ULA|saida[0]~19_combout ),
	.datab(!\BancoRegistradores|saidaA[12]~7_combout ),
	.datac(!\UC|palavraControle[3]~0_combout ),
	.datad(!\UC|palavraControle[2]~1_combout ),
	.datae(!\MUXRegImed|saida_MUX[12]~15_combout ),
	.dataf(!\UC|palavraControle[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[12]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[12]~47 .extended_lut = "off";
defparam \ULA|saida[12]~47 .lut_mask = 64'h3303F33C0333A333;
defparam \ULA|saida[12]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N8
dffeas \BancoRegistradores|registrador~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[11]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~49 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N12
cyclonev_lcell_comb \BancoRegistradores|registrador~1118 (
// Equation(s):
// \BancoRegistradores|registrador~1118_combout  = ( \BancoRegistradores|registrador~49_q  & ( !\ROM|memROM~10_combout  & ( (!\ROM|memROM~11_combout ) # (\BancoRegistradores|registrador~305_q ) ) ) ) # ( !\BancoRegistradores|registrador~49_q  & ( 
// !\ROM|memROM~10_combout  & ( (\ROM|memROM~11_combout  & \BancoRegistradores|registrador~305_q ) ) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~11_combout ),
	.datac(gnd),
	.datad(!\BancoRegistradores|registrador~305_q ),
	.datae(!\BancoRegistradores|registrador~49_q ),
	.dataf(!\ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1118 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1118 .lut_mask = 64'h0033CCFF00000000;
defparam \BancoRegistradores|registrador~1118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N36
cyclonev_lcell_comb \BancoRegistradores|saidaA[11]~6 (
// Equation(s):
// \BancoRegistradores|saidaA[11]~6_combout  = (\BancoRegistradores|Equal1~0_combout  & \BancoRegistradores|registrador~1118_combout )

	.dataa(gnd),
	.datab(!\BancoRegistradores|Equal1~0_combout ),
	.datac(gnd),
	.datad(!\BancoRegistradores|registrador~1118_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[11]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[11]~6 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[11]~6 .lut_mask = 64'h0033003300330033;
defparam \BancoRegistradores|saidaA[11]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N12
cyclonev_lcell_comb \ULA|saida[11]~45 (
// Equation(s):
// \ULA|saida[11]~45_combout  = ( \MUXRegImed|saida_MUX[11]~14_combout  & ( \BancoRegistradores|saidaA[11]~6_combout  & ( (!\UC|palavraControle[4]~2_combout  & (((!\UC|palavraControle[2]~1_combout ) # (!\UC|palavraControle[3]~0_combout )))) # 
// (\UC|palavraControle[4]~2_combout  & ((!\ULA|saida[0]~19_combout ) # ((\UC|palavraControle[3]~0_combout ) # (\UC|palavraControle[2]~1_combout )))) ) ) ) # ( !\MUXRegImed|saida_MUX[11]~14_combout  & ( \BancoRegistradores|saidaA[11]~6_combout  & ( 
// (!\UC|palavraControle[4]~2_combout  $ (\UC|palavraControle[2]~1_combout )) # (\UC|palavraControle[3]~0_combout ) ) ) ) # ( \MUXRegImed|saida_MUX[11]~14_combout  & ( !\BancoRegistradores|saidaA[11]~6_combout  & ( (!\UC|palavraControle[4]~2_combout  & 
// ((!\UC|palavraControle[2]~1_combout  $ (\UC|palavraControle[3]~0_combout )))) # (\UC|palavraControle[4]~2_combout  & (!\ULA|saida[0]~19_combout  & (!\UC|palavraControle[2]~1_combout  & !\UC|palavraControle[3]~0_combout ))) ) ) )

	.dataa(!\UC|palavraControle[4]~2_combout ),
	.datab(!\ULA|saida[0]~19_combout ),
	.datac(!\UC|palavraControle[2]~1_combout ),
	.datad(!\UC|palavraControle[3]~0_combout ),
	.datae(!\MUXRegImed|saida_MUX[11]~14_combout ),
	.dataf(!\BancoRegistradores|saidaA[11]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[11]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[11]~45 .extended_lut = "off";
defparam \ULA|saida[11]~45 .lut_mask = 64'h0000E00AA5FFEFF5;
defparam \ULA|saida[11]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N7
dffeas \BancoRegistradores|registrador~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[10]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~48 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N27
cyclonev_lcell_comb \BancoRegistradores|registrador~1113 (
// Equation(s):
// \BancoRegistradores|registrador~1113_combout  = ( \ROM|memROM~11_combout  & ( !\ROM|memROM~10_combout  & ( \BancoRegistradores|registrador~304_q  ) ) ) # ( !\ROM|memROM~11_combout  & ( !\ROM|memROM~10_combout  & ( \BancoRegistradores|registrador~48_q  ) ) 
// )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~304_q ),
	.datac(!\BancoRegistradores|registrador~48_q ),
	.datad(gnd),
	.datae(!\ROM|memROM~11_combout ),
	.dataf(!\ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1113 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1113 .lut_mask = 64'h0F0F333300000000;
defparam \BancoRegistradores|registrador~1113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N23
dffeas \BancoRegistradores|registrador~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|saida[9]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~47 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N30
cyclonev_lcell_comb \BancoRegistradores|registrador~1108 (
// Equation(s):
// \BancoRegistradores|registrador~1108_combout  = ( !\ROM|memROM~10_combout  & ( (!\ROM|memROM~11_combout  & ((\BancoRegistradores|registrador~47_q ))) # (\ROM|memROM~11_combout  & (\BancoRegistradores|registrador~303_q )) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~303_q ),
	.datad(!\BancoRegistradores|registrador~47_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1108 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1108 .lut_mask = 64'h05AF05AF00000000;
defparam \BancoRegistradores|registrador~1108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N14
dffeas \BancoRegistradores|registrador~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[8]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~46 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N42
cyclonev_lcell_comb \BancoRegistradores|registrador~1103 (
// Equation(s):
// \BancoRegistradores|registrador~1103_combout  = ( !\ROM|memROM~10_combout  & ( (!\ROM|memROM~11_combout  & (\BancoRegistradores|registrador~46_q )) # (\ROM|memROM~11_combout  & ((\BancoRegistradores|registrador~302_q ))) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(!\BancoRegistradores|registrador~46_q ),
	.datac(!\BancoRegistradores|registrador~302_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1103 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1103 .lut_mask = 64'h2727272700000000;
defparam \BancoRegistradores|registrador~1103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N12
cyclonev_lcell_comb \ULA|saida[8]~34 (
// Equation(s):
// \ULA|saida[8]~34_combout  = ( \BancoRegistradores|registrador~1103_combout  & ( \BancoRegistradores|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BancoRegistradores|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[8]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[8]~34 .extended_lut = "off";
defparam \ULA|saida[8]~34 .lut_mask = 64'h000000000F0F0F0F;
defparam \ULA|saida[8]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N18
cyclonev_lcell_comb \ULA|saida[0]~10 (
// Equation(s):
// \ULA|saida[0]~10_combout  = ( !\UC|operacoes~1_combout  & ( !\ROM|memROM~3_combout  & ( (\ROM|memROM~5_combout  & (\ROM|memROM~11_combout  & (!\ROM|memROM~1_combout  & \UC|operacoes~0_combout ))) ) ) )

	.dataa(!\ROM|memROM~5_combout ),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\UC|operacoes~0_combout ),
	.datae(!\UC|operacoes~1_combout ),
	.dataf(!\ROM|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[0]~10 .extended_lut = "off";
defparam \ULA|saida[0]~10 .lut_mask = 64'h0010000000000000;
defparam \ULA|saida[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N6
cyclonev_lcell_comb \ULA|saida[3]~12 (
// Equation(s):
// \ULA|saida[3]~12_combout  = ( \ROM|memROM~11_combout  & ( \ROM|memROM~3_combout  & ( (!\ROM|memROM~5_combout  & \UC|operacoes~1_combout ) ) ) ) # ( !\ROM|memROM~11_combout  & ( \ROM|memROM~3_combout  & ( (!\ROM|memROM~5_combout  & \UC|operacoes~1_combout 
// ) ) ) ) # ( \ROM|memROM~11_combout  & ( !\ROM|memROM~3_combout  & ( (!\ROM|memROM~1_combout  & (((\ROM|memROM~5_combout  & \UC|operacoes~0_combout )) # (\UC|operacoes~1_combout ))) ) ) ) # ( !\ROM|memROM~11_combout  & ( !\ROM|memROM~3_combout  & ( 
// (!\ROM|memROM~1_combout  & \UC|operacoes~1_combout ) ) ) )

	.dataa(!\ROM|memROM~5_combout ),
	.datab(!\UC|operacoes~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\UC|operacoes~1_combout ),
	.datae(!\ROM|memROM~11_combout ),
	.dataf(!\ROM|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[3]~12 .extended_lut = "off";
defparam \ULA|saida[3]~12 .lut_mask = 64'h00F010F000AA00AA;
defparam \ULA|saida[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N6
cyclonev_lcell_comb \ULA|saida[0]~1 (
// Equation(s):
// \ULA|saida[0]~1_combout  = ( \ROM|memROM~1_combout  & ( (!\ROM|memROM~5_combout  & (\ROM|memROM~3_combout  & \UC|operacoes~1_combout )) ) )

	.dataa(!\ROM|memROM~5_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\UC|operacoes~1_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[0]~1 .extended_lut = "off";
defparam \ULA|saida[0]~1 .lut_mask = 64'h00000000000A000A;
defparam \ULA|saida[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N3
cyclonev_lcell_comb \ULA|saida[8]~35 (
// Equation(s):
// \ULA|saida[8]~35_combout  = ( \UC|palavraControle[3]~0_combout  & ( \ULA|saida[0]~1_combout  & ( (\ULA|saida[3]~12_combout  & (\BancoRegistradores|Equal1~0_combout  & \BancoRegistradores|registrador~1103_combout )) ) ) ) # ( 
// !\UC|palavraControle[3]~0_combout  & ( \ULA|saida[0]~1_combout  & ( (\ULA|saida[3]~12_combout  & ((!\BancoRegistradores|Equal1~0_combout ) # (!\BancoRegistradores|registrador~1103_combout ))) ) ) ) # ( \UC|palavraControle[3]~0_combout  & ( 
// !\ULA|saida[0]~1_combout  & ( \ULA|saida[3]~12_combout  ) ) ) # ( !\UC|palavraControle[3]~0_combout  & ( !\ULA|saida[0]~1_combout  & ( (\ULA|saida[3]~12_combout  & ((!\BancoRegistradores|Equal1~0_combout ) # (!\BancoRegistradores|registrador~1103_combout 
// ))) ) ) )

	.dataa(gnd),
	.datab(!\ULA|saida[3]~12_combout ),
	.datac(!\BancoRegistradores|Equal1~0_combout ),
	.datad(!\BancoRegistradores|registrador~1103_combout ),
	.datae(!\UC|palavraControle[3]~0_combout ),
	.dataf(!\ULA|saida[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[8]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[8]~35 .extended_lut = "off";
defparam \ULA|saida[8]~35 .lut_mask = 64'h3330333333300003;
defparam \ULA|saida[8]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N24
cyclonev_lcell_comb \ULA|saida[8]~33 (
// Equation(s):
// \ULA|saida[8]~33_combout  = ( \ULA|saida[0]~1_combout  & ( (!\UC|palavraControle[3]~0_combout ) # ((!\BancoRegistradores|registrador~1099_combout  & (\MUXRegImed|saida_MUX[4]~5_combout )) # (\BancoRegistradores|registrador~1099_combout  & 
// ((!\MUXRegImed|saida_MUX[4]~6_combout )))) ) )

	.dataa(!\BancoRegistradores|registrador~1099_combout ),
	.datab(!\UC|palavraControle[3]~0_combout ),
	.datac(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[8]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[8]~33 .extended_lut = "off";
defparam \ULA|saida[8]~33 .lut_mask = 64'h00000000DFCEDFCE;
defparam \ULA|saida[8]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N48
cyclonev_lcell_comb \ULA|saida[8]~36 (
// Equation(s):
// \ULA|saida[8]~36_combout  = ( \ULA|saida[8]~33_combout  & ( (\MUXRegImed|saida_MUX[8]~11_combout  & ((!\ULA|saida[8]~35_combout ) # (\ULA|saida[0]~10_combout ))) ) ) # ( !\ULA|saida[8]~33_combout  & ( (!\ULA|saida[0]~10_combout  & 
// (((\MUXRegImed|saida_MUX[8]~11_combout  & !\ULA|saida[8]~35_combout )) # (\ULA|saida[8]~34_combout ))) # (\ULA|saida[0]~10_combout  & (\MUXRegImed|saida_MUX[8]~11_combout )) ) )

	.dataa(!\MUXRegImed|saida_MUX[8]~11_combout ),
	.datab(!\ULA|saida[8]~34_combout ),
	.datac(!\ULA|saida[0]~10_combout ),
	.datad(!\ULA|saida[8]~35_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[8]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[8]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[8]~36 .extended_lut = "off";
defparam \ULA|saida[8]~36 .lut_mask = 64'h7535753555055505;
defparam \ULA|saida[8]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N34
dffeas \BancoRegistradores|registrador~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[7]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~45 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N39
cyclonev_lcell_comb \BancoRegistradores|registrador~1098 (
// Equation(s):
// \BancoRegistradores|registrador~1098_combout  = ( \ROM|memROM~11_combout  & ( !\ROM|memROM~10_combout  & ( \BancoRegistradores|registrador~301_q  ) ) ) # ( !\ROM|memROM~11_combout  & ( !\ROM|memROM~10_combout  & ( \BancoRegistradores|registrador~45_q  ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~301_q ),
	.datad(!\BancoRegistradores|registrador~45_q ),
	.datae(!\ROM|memROM~11_combout ),
	.dataf(!\ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1098_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1098 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1098 .lut_mask = 64'h00FF0F0F00000000;
defparam \BancoRegistradores|registrador~1098 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N42
cyclonev_lcell_comb \ULA|saida[7]~29 (
// Equation(s):
// \ULA|saida[7]~29_combout  = ( \BancoRegistradores|Equal1~0_combout  & ( \BancoRegistradores|registrador~1098_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\BancoRegistradores|registrador~1098_combout ),
	.datae(!\BancoRegistradores|Equal1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[7]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[7]~29 .extended_lut = "off";
defparam \ULA|saida[7]~29 .lut_mask = 64'h000000FF000000FF;
defparam \ULA|saida[7]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N21
cyclonev_lcell_comb \ULA|saida[7]~30 (
// Equation(s):
// \ULA|saida[7]~30_combout  = ( \ULA|saida[3]~12_combout  & ( (!\UC|palavraControle[3]~0_combout  & ((!\BancoRegistradores|Equal1~0_combout ) # ((!\BancoRegistradores|registrador~1098_combout )))) # (\UC|palavraControle[3]~0_combout  & 
// ((!\ULA|saida[0]~1_combout ) # ((\BancoRegistradores|Equal1~0_combout  & \BancoRegistradores|registrador~1098_combout )))) ) )

	.dataa(!\BancoRegistradores|Equal1~0_combout ),
	.datab(!\UC|palavraControle[3]~0_combout ),
	.datac(!\BancoRegistradores|registrador~1098_combout ),
	.datad(!\ULA|saida[0]~1_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[3]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[7]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[7]~30 .extended_lut = "off";
defparam \ULA|saida[7]~30 .lut_mask = 64'h00000000FBC9FBC9;
defparam \ULA|saida[7]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N9
cyclonev_lcell_comb \ULA|saida[7]~28 (
// Equation(s):
// \ULA|saida[7]~28_combout  = ( \BancoRegistradores|registrador~1094_combout  & ( (\ULA|saida[0]~1_combout  & ((!\MUXRegImed|saida_MUX[4]~6_combout ) # (!\UC|palavraControle[3]~0_combout ))) ) ) # ( !\BancoRegistradores|registrador~1094_combout  & ( 
// (\ULA|saida[0]~1_combout  & ((!\UC|palavraControle[3]~0_combout ) # (\MUXRegImed|saida_MUX[4]~5_combout ))) ) )

	.dataa(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datab(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datac(!\UC|palavraControle[3]~0_combout ),
	.datad(!\ULA|saida[0]~1_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1094_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[7]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[7]~28 .extended_lut = "off";
defparam \ULA|saida[7]~28 .lut_mask = 64'h00F300F300FA00FA;
defparam \ULA|saida[7]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N0
cyclonev_lcell_comb \ULA|saida[7]~31 (
// Equation(s):
// \ULA|saida[7]~31_combout  = ( \ULA|saida[7]~28_combout  & ( (\MUXRegImed|saida_MUX[7]~10_combout  & ((!\ULA|saida[7]~30_combout ) # (\ULA|saida[0]~10_combout ))) ) ) # ( !\ULA|saida[7]~28_combout  & ( (!\ULA|saida[0]~10_combout  & 
// (((\MUXRegImed|saida_MUX[7]~10_combout  & !\ULA|saida[7]~30_combout )) # (\ULA|saida[7]~29_combout ))) # (\ULA|saida[0]~10_combout  & (((\MUXRegImed|saida_MUX[7]~10_combout )))) ) )

	.dataa(!\ULA|saida[7]~29_combout ),
	.datab(!\MUXRegImed|saida_MUX[7]~10_combout ),
	.datac(!\ULA|saida[7]~30_combout ),
	.datad(!\ULA|saida[0]~10_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[7]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[7]~31 .extended_lut = "off";
defparam \ULA|saida[7]~31 .lut_mask = 64'h7533753330333033;
defparam \ULA|saida[7]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N38
dffeas \BancoRegistradores|registrador~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[6]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~44 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N59
dffeas \BancoRegistradores|registrador~300DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[6]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~300DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~300DUPLICATE .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~300DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N12
cyclonev_lcell_comb \BancoRegistradores|registrador~1093 (
// Equation(s):
// \BancoRegistradores|registrador~1093_combout  = ( \ROM|memROM~11_combout  & ( !\ROM|memROM~10_combout  & ( \BancoRegistradores|registrador~300DUPLICATE_q  ) ) ) # ( !\ROM|memROM~11_combout  & ( !\ROM|memROM~10_combout  & ( 
// \BancoRegistradores|registrador~44_q  ) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~44_q ),
	.datac(gnd),
	.datad(!\BancoRegistradores|registrador~300DUPLICATE_q ),
	.datae(!\ROM|memROM~11_combout ),
	.dataf(!\ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1093_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1093 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1093 .lut_mask = 64'h333300FF00000000;
defparam \BancoRegistradores|registrador~1093 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N39
cyclonev_lcell_comb \ULA|saida[6]~24 (
// Equation(s):
// \ULA|saida[6]~24_combout  = ( \BancoRegistradores|registrador~1093_combout  & ( \BancoRegistradores|Equal1~0_combout  & ( (!\UC|palavraControle[3]~0_combout  & (!\UC|palavraControle[2]~1_combout  & ((!\ULA|saida[0]~19_combout ) # 
// (!\UC|palavraControle[4]~2_combout )))) ) ) ) # ( !\BancoRegistradores|registrador~1093_combout  & ( \BancoRegistradores|Equal1~0_combout  & ( (!\UC|palavraControle[3]~0_combout  & (!\UC|palavraControle[2]~1_combout  & ((!\ULA|saida[0]~19_combout ) # 
// (!\UC|palavraControle[4]~2_combout )))) # (\UC|palavraControle[3]~0_combout  & (((\UC|palavraControle[2]~1_combout  & !\UC|palavraControle[4]~2_combout )))) ) ) ) # ( \BancoRegistradores|registrador~1093_combout  & ( !\BancoRegistradores|Equal1~0_combout  
// & ( (!\UC|palavraControle[3]~0_combout  & (!\UC|palavraControle[2]~1_combout  & ((!\ULA|saida[0]~19_combout ) # (!\UC|palavraControle[4]~2_combout )))) # (\UC|palavraControle[3]~0_combout  & (((\UC|palavraControle[2]~1_combout  & 
// !\UC|palavraControle[4]~2_combout )))) ) ) ) # ( !\BancoRegistradores|registrador~1093_combout  & ( !\BancoRegistradores|Equal1~0_combout  & ( (!\UC|palavraControle[3]~0_combout  & (!\UC|palavraControle[2]~1_combout  & ((!\ULA|saida[0]~19_combout ) # 
// (!\UC|palavraControle[4]~2_combout )))) # (\UC|palavraControle[3]~0_combout  & (((\UC|palavraControle[2]~1_combout  & !\UC|palavraControle[4]~2_combout )))) ) ) )

	.dataa(!\UC|palavraControle[3]~0_combout ),
	.datab(!\ULA|saida[0]~19_combout ),
	.datac(!\UC|palavraControle[2]~1_combout ),
	.datad(!\UC|palavraControle[4]~2_combout ),
	.datae(!\BancoRegistradores|registrador~1093_combout ),
	.dataf(!\BancoRegistradores|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[6]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[6]~24 .extended_lut = "off";
defparam \ULA|saida[6]~24 .lut_mask = 64'hA580A580A580A080;
defparam \ULA|saida[6]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N27
cyclonev_lcell_comb \ULA|saida[6]~25 (
// Equation(s):
// \ULA|saida[6]~25_combout  = ( !\ULA|saida[0]~10_combout  & ( (\BancoRegistradores|Equal1~0_combout  & \BancoRegistradores|registrador~1093_combout ) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|Equal1~0_combout ),
	.datac(gnd),
	.datad(!\BancoRegistradores|registrador~1093_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[6]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[6]~25 .extended_lut = "off";
defparam \ULA|saida[6]~25 .lut_mask = 64'h0033003300000000;
defparam \ULA|saida[6]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N6
cyclonev_lcell_comb \ULA|saida[6]~26 (
// Equation(s):
// \ULA|saida[6]~26_combout  = ( \ULA|saida[6]~25_combout  & ( \MUXRegImed|saida_MUX[6]~9_combout  & ( (!\UC|palavraControle[3]~0_combout ) # (((!\ULA|saida[0]~10_combout  & !\ULA|saida[0]~1_combout )) # (\ULA|saida[6]~24_combout )) ) ) ) # ( 
// !\ULA|saida[6]~25_combout  & ( \MUXRegImed|saida_MUX[6]~9_combout  & ( \ULA|saida[6]~24_combout  ) ) ) # ( \ULA|saida[6]~25_combout  & ( !\MUXRegImed|saida_MUX[6]~9_combout  & ( (!\ULA|saida[0]~10_combout  & ((!\ULA|saida[0]~1_combout ) # 
// (\UC|palavraControle[3]~0_combout ))) ) ) )

	.dataa(!\ULA|saida[0]~10_combout ),
	.datab(!\ULA|saida[0]~1_combout ),
	.datac(!\UC|palavraControle[3]~0_combout ),
	.datad(!\ULA|saida[6]~24_combout ),
	.datae(!\ULA|saida[6]~25_combout ),
	.dataf(!\MUXRegImed|saida_MUX[6]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[6]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[6]~26 .extended_lut = "off";
defparam \ULA|saida[6]~26 .lut_mask = 64'h00008A8A00FFF8FF;
defparam \ULA|saida[6]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N26
dffeas \BancoRegistradores|registrador~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[5]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~43 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N21
cyclonev_lcell_comb \BancoRegistradores|registrador~1088 (
// Equation(s):
// \BancoRegistradores|registrador~1088_combout  = ( !\ROM|memROM~10_combout  & ( (!\ROM|memROM~11_combout  & (\BancoRegistradores|registrador~43_q )) # (\ROM|memROM~11_combout  & ((\BancoRegistradores|registrador~299_q ))) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\BancoRegistradores|registrador~43_q ),
	.datad(!\BancoRegistradores|registrador~299_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1088_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1088 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1088 .lut_mask = 64'h0C3F0C3F00000000;
defparam \BancoRegistradores|registrador~1088 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N36
cyclonev_lcell_comb \ULA|saida[5]~20 (
// Equation(s):
// \ULA|saida[5]~20_combout  = ( \BancoRegistradores|registrador~1088_combout  & ( \BancoRegistradores|Equal1~0_combout  & ( (!\UC|palavraControle[3]~0_combout  & (!\UC|palavraControle[2]~1_combout  & ((!\ULA|saida[0]~19_combout ) # 
// (!\UC|palavraControle[4]~2_combout )))) ) ) ) # ( !\BancoRegistradores|registrador~1088_combout  & ( \BancoRegistradores|Equal1~0_combout  & ( (!\UC|palavraControle[3]~0_combout  & (!\UC|palavraControle[2]~1_combout  & ((!\ULA|saida[0]~19_combout ) # 
// (!\UC|palavraControle[4]~2_combout )))) # (\UC|palavraControle[3]~0_combout  & (((!\UC|palavraControle[4]~2_combout  & \UC|palavraControle[2]~1_combout )))) ) ) ) # ( \BancoRegistradores|registrador~1088_combout  & ( !\BancoRegistradores|Equal1~0_combout  
// & ( (!\UC|palavraControle[3]~0_combout  & (!\UC|palavraControle[2]~1_combout  & ((!\ULA|saida[0]~19_combout ) # (!\UC|palavraControle[4]~2_combout )))) # (\UC|palavraControle[3]~0_combout  & (((!\UC|palavraControle[4]~2_combout  & 
// \UC|palavraControle[2]~1_combout )))) ) ) ) # ( !\BancoRegistradores|registrador~1088_combout  & ( !\BancoRegistradores|Equal1~0_combout  & ( (!\UC|palavraControle[3]~0_combout  & (!\UC|palavraControle[2]~1_combout  & ((!\ULA|saida[0]~19_combout ) # 
// (!\UC|palavraControle[4]~2_combout )))) # (\UC|palavraControle[3]~0_combout  & (((!\UC|palavraControle[4]~2_combout  & \UC|palavraControle[2]~1_combout )))) ) ) )

	.dataa(!\UC|palavraControle[3]~0_combout ),
	.datab(!\ULA|saida[0]~19_combout ),
	.datac(!\UC|palavraControle[4]~2_combout ),
	.datad(!\UC|palavraControle[2]~1_combout ),
	.datae(!\BancoRegistradores|registrador~1088_combout ),
	.dataf(!\BancoRegistradores|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[5]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[5]~20 .extended_lut = "off";
defparam \ULA|saida[5]~20 .lut_mask = 64'hA850A850A850A800;
defparam \ULA|saida[5]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N12
cyclonev_lcell_comb \ULA|saida[5]~21 (
// Equation(s):
// \ULA|saida[5]~21_combout  = ( !\ULA|saida[0]~10_combout  & ( (\BancoRegistradores|Equal1~0_combout  & \BancoRegistradores|registrador~1088_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BancoRegistradores|Equal1~0_combout ),
	.datad(!\BancoRegistradores|registrador~1088_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[5]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[5]~21 .extended_lut = "off";
defparam \ULA|saida[5]~21 .lut_mask = 64'h000F000F00000000;
defparam \ULA|saida[5]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N54
cyclonev_lcell_comb \ULA|saida[5]~22 (
// Equation(s):
// \ULA|saida[5]~22_combout  = ( \ULA|saida[5]~20_combout  & ( \ULA|saida[5]~21_combout  & ( ((!\ULA|saida[0]~10_combout  & ((!\ULA|saida[0]~1_combout ) # (\UC|palavraControle[3]~0_combout )))) # (\MUXRegImed|saida_MUX[5]~8_combout ) ) ) ) # ( 
// !\ULA|saida[5]~20_combout  & ( \ULA|saida[5]~21_combout  & ( (!\ULA|saida[0]~10_combout  & ((!\ULA|saida[0]~1_combout ) # (!\UC|palavraControle[3]~0_combout  $ (!\MUXRegImed|saida_MUX[5]~8_combout )))) # (\ULA|saida[0]~10_combout  & 
// (!\UC|palavraControle[3]~0_combout  & ((\MUXRegImed|saida_MUX[5]~8_combout )))) ) ) ) # ( \ULA|saida[5]~20_combout  & ( !\ULA|saida[5]~21_combout  & ( \MUXRegImed|saida_MUX[5]~8_combout  ) ) )

	.dataa(!\UC|palavraControle[3]~0_combout ),
	.datab(!\ULA|saida[0]~1_combout ),
	.datac(!\MUXRegImed|saida_MUX[5]~8_combout ),
	.datad(!\ULA|saida[0]~10_combout ),
	.datae(!\ULA|saida[5]~20_combout ),
	.dataf(!\ULA|saida[5]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[5]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[5]~22 .extended_lut = "off";
defparam \ULA|saida[5]~22 .lut_mask = 64'h00000F0FDE0ADF0F;
defparam \ULA|saida[5]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N32
dffeas \BancoRegistradores|registrador~298 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[4]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~298 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~298 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N39
cyclonev_lcell_comb \BancoRegistradores|registrador~1226 (
// Equation(s):
// \BancoRegistradores|registrador~1226_combout  = ( \ROM|memROM~11_combout  & ( \ROM|memROM~17_combout  ) ) # ( !\ROM|memROM~11_combout  & ( (!\ROM|memROM~16_combout  & (\BancoRegistradores|registrador~42_q  & !\ROM|memROM~17_combout )) # 
// (\ROM|memROM~16_combout  & ((\ROM|memROM~17_combout ))) ) )

	.dataa(!\BancoRegistradores|registrador~42_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\ROM|memROM~17_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1226 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1226 .lut_mask = 64'h500F500F00FF00FF;
defparam \BancoRegistradores|registrador~1226 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N15
cyclonev_lcell_comb \BancoRegistradores|registrador~1079 (
// Equation(s):
// \BancoRegistradores|registrador~1079_combout  = ( \BancoRegistradores|registrador~1226_combout  & ( (!\ROM|memROM~16_combout ) # (\ROM|memROM~11_combout ) ) ) # ( !\BancoRegistradores|registrador~1226_combout  & ( (!\ROM|memROM~11_combout  & 
// (\BancoRegistradores|registrador~298_q  & \ROM|memROM~16_combout )) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~298_q ),
	.datad(!\ROM|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1226_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1079_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1079 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1079 .lut_mask = 64'h000A000AFF55FF55;
defparam \BancoRegistradores|registrador~1079 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N30
cyclonev_lcell_comb \ULA|saida[4]~16 (
// Equation(s):
// \ULA|saida[4]~16_combout  = ( \ULA|saida[0]~10_combout  & ( (!\ULA|saida[0]~0_combout  & ((!\BancoRegistradores|registrador~1079_combout  & ((\MUXRegImed|saida_MUX[4]~5_combout ))) # (\BancoRegistradores|registrador~1079_combout  & 
// (!\MUXRegImed|saida_MUX[4]~6_combout )))) ) )

	.dataa(!\BancoRegistradores|registrador~1079_combout ),
	.datab(!\ULA|saida[0]~0_combout ),
	.datac(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[4]~16 .extended_lut = "off";
defparam \ULA|saida[4]~16 .lut_mask = 64'h0000000040C840C8;
defparam \ULA|saida[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N30
cyclonev_lcell_comb \MUXRegImed|saida_MUX[4]~7 (
// Equation(s):
// \MUXRegImed|saida_MUX[4]~7_combout  = ( \MUXRegImed|saida_MUX[4]~6_combout  & ( (!\BancoRegistradores|registrador~1079_combout  & \MUXRegImed|saida_MUX[4]~5_combout ) ) ) # ( !\MUXRegImed|saida_MUX[4]~6_combout  & ( (\MUXRegImed|saida_MUX[4]~5_combout ) # 
// (\BancoRegistradores|registrador~1079_combout ) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~1079_combout ),
	.datac(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[4]~7 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[4]~7 .lut_mask = 64'h3F3F3F3F0C0C0C0C;
defparam \MUXRegImed|saida_MUX[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N27
cyclonev_lcell_comb \BancoRegistradores|saidaA[4]~4 (
// Equation(s):
// \BancoRegistradores|saidaA[4]~4_combout  = (\BancoRegistradores|registrador~1083_combout  & \BancoRegistradores|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~1083_combout ),
	.datad(!\BancoRegistradores|Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[4]~4 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[4]~4 .lut_mask = 64'h000F000F000F000F;
defparam \BancoRegistradores|saidaA[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N24
cyclonev_lcell_comb \ULA|saida[3]~13 (
// Equation(s):
// \ULA|saida[3]~13_combout  = ( \UC|operacoes~0_combout  & ( \ROM|memROM~3_combout  & ( (!\ROM|memROM~5_combout  & (!\ROM|memROM~1_combout  & \UC|operacoes~1_combout )) ) ) ) # ( !\UC|operacoes~0_combout  & ( \ROM|memROM~3_combout  & ( 
// (!\ROM|memROM~5_combout  & (!\ROM|memROM~1_combout  & \UC|operacoes~1_combout )) ) ) ) # ( \UC|operacoes~0_combout  & ( !\ROM|memROM~3_combout  & ( (!\ROM|memROM~1_combout  & ((!\ROM|memROM~5_combout  & (\UC|operacoes~1_combout )) # (\ROM|memROM~5_combout 
//  & (!\UC|operacoes~1_combout  & \ROM|memROM~11_combout )))) ) ) ) # ( !\UC|operacoes~0_combout  & ( !\ROM|memROM~3_combout  & ( (!\ROM|memROM~5_combout  & (!\ROM|memROM~1_combout  & \UC|operacoes~1_combout )) ) ) )

	.dataa(!\ROM|memROM~5_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\UC|operacoes~1_combout ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(!\UC|operacoes~0_combout ),
	.dataf(!\ROM|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[3]~13 .extended_lut = "off";
defparam \ULA|saida[3]~13 .lut_mask = 64'h0808084808080808;
defparam \ULA|saida[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N18
cyclonev_lcell_comb \ULA|saida[4]~17 (
// Equation(s):
// \ULA|saida[4]~17_combout  = ( \ULA|saida[0]~1_combout  & ( \ULA|saida[3]~12_combout  & ( (!\ULA|saida[3]~13_combout  & ((!\MUXRegImed|saida_MUX[4]~7_combout  & (\BancoRegistradores|saidaA[4]~4_combout  & \UC|palavraControle[3]~0_combout )) # 
// (\MUXRegImed|saida_MUX[4]~7_combout  & (!\BancoRegistradores|saidaA[4]~4_combout  $ (!\UC|palavraControle[3]~0_combout ))))) ) ) ) # ( !\ULA|saida[0]~1_combout  & ( \ULA|saida[3]~12_combout  & ( (\BancoRegistradores|saidaA[4]~4_combout  & 
// !\ULA|saida[3]~13_combout ) ) ) ) # ( \ULA|saida[0]~1_combout  & ( !\ULA|saida[3]~12_combout  & ( (!\ULA|saida[3]~13_combout  & (((\BancoRegistradores|saidaA[4]~4_combout  & \UC|palavraControle[3]~0_combout )) # (\MUXRegImed|saida_MUX[4]~7_combout ))) ) ) 
// ) # ( !\ULA|saida[0]~1_combout  & ( !\ULA|saida[3]~12_combout  & ( (!\ULA|saida[3]~13_combout  & ((\BancoRegistradores|saidaA[4]~4_combout ) # (\MUXRegImed|saida_MUX[4]~7_combout ))) ) ) )

	.dataa(!\MUXRegImed|saida_MUX[4]~7_combout ),
	.datab(!\BancoRegistradores|saidaA[4]~4_combout ),
	.datac(!\ULA|saida[3]~13_combout ),
	.datad(!\UC|palavraControle[3]~0_combout ),
	.datae(!\ULA|saida[0]~1_combout ),
	.dataf(!\ULA|saida[3]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[4]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[4]~17 .extended_lut = "off";
defparam \ULA|saida[4]~17 .lut_mask = 64'h7070507030301060;
defparam \ULA|saida[4]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N17
dffeas \BancoRegistradores|registrador~297 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[3]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~297 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~297 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N0
cyclonev_lcell_comb \BancoRegistradores|registrador~1225 (
// Equation(s):
// \BancoRegistradores|registrador~1225_combout  = ( \ROM|memROM~17_combout  & ( (\ROM|memROM~11_combout ) # (\ROM|memROM~16_combout ) ) ) # ( !\ROM|memROM~17_combout  & ( (!\ROM|memROM~16_combout  & (\BancoRegistradores|registrador~41_q  & 
// !\ROM|memROM~11_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~16_combout ),
	.datac(!\BancoRegistradores|registrador~41_q ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1225 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1225 .lut_mask = 64'h0C000C0033FF33FF;
defparam \BancoRegistradores|registrador~1225 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N18
cyclonev_lcell_comb \BancoRegistradores|registrador~1074 (
// Equation(s):
// \BancoRegistradores|registrador~1074_combout  = ( \BancoRegistradores|registrador~1225_combout  & ( (!\ROM|memROM~16_combout ) # (\ROM|memROM~11_combout ) ) ) # ( !\BancoRegistradores|registrador~1225_combout  & ( (\ROM|memROM~16_combout  & 
// (\BancoRegistradores|registrador~297_q  & !\ROM|memROM~11_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~16_combout ),
	.datac(!\BancoRegistradores|registrador~297_q ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1225_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1074_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1074 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1074 .lut_mask = 64'h03000300CCFFCCFF;
defparam \BancoRegistradores|registrador~1074 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N24
cyclonev_lcell_comb \ULA|saida[3]~11 (
// Equation(s):
// \ULA|saida[3]~11_combout  = ( \MUXRegImed|saida_MUX[0]~0_combout  & ( \ULA|saida[0]~10_combout  & ( (!\ULA|saida[0]~0_combout  & \ROM|memROM~1_combout ) ) ) ) # ( !\MUXRegImed|saida_MUX[0]~0_combout  & ( \ULA|saida[0]~10_combout  & ( 
// (\BancoRegistradores|registrador~1074_combout  & (!\BancoRegistradores|Equal0~0_combout  & !\ULA|saida[0]~0_combout )) ) ) )

	.dataa(!\BancoRegistradores|registrador~1074_combout ),
	.datab(!\BancoRegistradores|Equal0~0_combout ),
	.datac(!\ULA|saida[0]~0_combout ),
	.datad(!\ROM|memROM~1_combout ),
	.datae(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.dataf(!\ULA|saida[0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[3]~11 .extended_lut = "off";
defparam \ULA|saida[3]~11 .lut_mask = 64'h00000000404000F0;
defparam \ULA|saida[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N45
cyclonev_lcell_comb \MUXRegImed|saida_MUX[3]~4 (
// Equation(s):
// \MUXRegImed|saida_MUX[3]~4_combout  = ( \BancoRegistradores|registrador~1074_combout  & ( (!\MUXRegImed|saida_MUX[0]~0_combout  & (!\BancoRegistradores|Equal0~0_combout )) # (\MUXRegImed|saida_MUX[0]~0_combout  & ((\ROM|memROM~1_combout ))) ) ) # ( 
// !\BancoRegistradores|registrador~1074_combout  & ( (\ROM|memROM~1_combout  & \MUXRegImed|saida_MUX[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|Equal0~0_combout ),
	.datac(!\ROM|memROM~1_combout ),
	.datad(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1074_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[3]~4 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[3]~4 .lut_mask = 64'h000F000FCC0FCC0F;
defparam \MUXRegImed|saida_MUX[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N42
cyclonev_lcell_comb \BancoRegistradores|saidaA[3]~3 (
// Equation(s):
// \BancoRegistradores|saidaA[3]~3_combout  = ( \BancoRegistradores|Equal1~0_combout  & ( \BancoRegistradores|registrador~1078_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\BancoRegistradores|registrador~1078_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[3]~3 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[3]~3 .lut_mask = 64'h0000000000FF00FF;
defparam \BancoRegistradores|saidaA[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N36
cyclonev_lcell_comb \ULA|saida[3]~14 (
// Equation(s):
// \ULA|saida[3]~14_combout  = ( \UC|palavraControle[3]~0_combout  & ( \BancoRegistradores|saidaA[3]~3_combout  & ( (!\ULA|saida[3]~13_combout  & ((!\ULA|saida[0]~1_combout ) # ((!\MUXRegImed|saida_MUX[3]~4_combout ) # (!\ULA|saida[3]~12_combout )))) ) ) ) # 
// ( !\UC|palavraControle[3]~0_combout  & ( \BancoRegistradores|saidaA[3]~3_combout  & ( (!\ULA|saida[3]~13_combout  & ((!\ULA|saida[0]~1_combout ) # (\MUXRegImed|saida_MUX[3]~4_combout ))) ) ) ) # ( \UC|palavraControle[3]~0_combout  & ( 
// !\BancoRegistradores|saidaA[3]~3_combout  & ( (!\ULA|saida[3]~13_combout  & (\MUXRegImed|saida_MUX[3]~4_combout  & ((!\ULA|saida[3]~12_combout ) # (\ULA|saida[0]~1_combout )))) ) ) ) # ( !\UC|palavraControle[3]~0_combout  & ( 
// !\BancoRegistradores|saidaA[3]~3_combout  & ( (!\ULA|saida[3]~13_combout  & (\MUXRegImed|saida_MUX[3]~4_combout  & !\ULA|saida[3]~12_combout )) ) ) )

	.dataa(!\ULA|saida[0]~1_combout ),
	.datab(!\ULA|saida[3]~13_combout ),
	.datac(!\MUXRegImed|saida_MUX[3]~4_combout ),
	.datad(!\ULA|saida[3]~12_combout ),
	.datae(!\UC|palavraControle[3]~0_combout ),
	.dataf(!\BancoRegistradores|saidaA[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[3]~14 .extended_lut = "off";
defparam \ULA|saida[3]~14 .lut_mask = 64'h0C000C048C8CCCC8;
defparam \ULA|saida[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N30
cyclonev_lcell_comb \ULA|saida[1]~2 (
// Equation(s):
// \ULA|saida[1]~2_combout  = ( \ROM|memROM~1_combout  & ( (\ROM|memROM~3_combout  & (!\ROM|memROM~5_combout  & \UC|operacoes~1_combout )) ) ) # ( !\ROM|memROM~1_combout  & ( (\UC|operacoes~1_combout  & ((!\ROM|memROM~3_combout ) # (!\ROM|memROM~5_combout 
// ))) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~3_combout ),
	.datac(!\ROM|memROM~5_combout ),
	.datad(!\UC|operacoes~1_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[1]~2 .extended_lut = "off";
defparam \ULA|saida[1]~2 .lut_mask = 64'h00FC00FC00300030;
defparam \ULA|saida[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N54
cyclonev_lcell_comb \ULA|saida[0]~3 (
// Equation(s):
// \ULA|saida[0]~3_combout  = ( \UC|operacoes~1_combout  & ( \ROM|memROM~11_combout  & ( (!\ROM|memROM~5_combout  & ((!\ROM|memROM~1_combout ) # (\ROM|memROM~3_combout ))) ) ) ) # ( !\UC|operacoes~1_combout  & ( \ROM|memROM~11_combout  & ( 
// (!\ROM|memROM~3_combout  & (!\ROM|memROM~1_combout  & (\ROM|memROM~5_combout  & \UC|operacoes~0_combout ))) ) ) ) # ( \UC|operacoes~1_combout  & ( !\ROM|memROM~11_combout  & ( (!\ROM|memROM~5_combout  & ((!\ROM|memROM~1_combout ) # (\ROM|memROM~3_combout 
// ))) ) ) )

	.dataa(!\ROM|memROM~3_combout ),
	.datab(!\ROM|memROM~1_combout ),
	.datac(!\ROM|memROM~5_combout ),
	.datad(!\UC|operacoes~0_combout ),
	.datae(!\UC|operacoes~1_combout ),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[0]~3 .extended_lut = "off";
defparam \ULA|saida[0]~3 .lut_mask = 64'h0000D0D00008D0D0;
defparam \ULA|saida[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N41
dffeas \BancoRegistradores|registrador~296 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXUlaRam|saida_MUX[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~296 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N59
dffeas \BancoRegistradores|registrador~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[2]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~40 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N18
cyclonev_lcell_comb \BancoRegistradores|registrador~1224 (
// Equation(s):
// \BancoRegistradores|registrador~1224_combout  = ( \ROM|memROM~11_combout  & ( \ROM|memROM~17_combout  ) ) # ( !\ROM|memROM~11_combout  & ( (!\ROM|memROM~16_combout  & (\BancoRegistradores|registrador~40_q  & !\ROM|memROM~17_combout )) # 
// (\ROM|memROM~16_combout  & ((\ROM|memROM~17_combout ))) ) )

	.dataa(!\BancoRegistradores|registrador~40_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\ROM|memROM~17_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1224 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1224 .lut_mask = 64'h500F500F00FF00FF;
defparam \BancoRegistradores|registrador~1224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N45
cyclonev_lcell_comb \BancoRegistradores|registrador~1070 (
// Equation(s):
// \BancoRegistradores|registrador~1070_combout  = ( \BancoRegistradores|registrador~1224_combout  & ( (!\ROM|memROM~16_combout ) # (\ROM|memROM~11_combout ) ) ) # ( !\BancoRegistradores|registrador~1224_combout  & ( (!\BancoRegistradores|registrador~296_q  
// & (\ROM|memROM~16_combout  & !\ROM|memROM~11_combout )) ) )

	.dataa(!\BancoRegistradores|registrador~296_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1224_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1070_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1070 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1070 .lut_mask = 64'h0A000A00F0FFF0FF;
defparam \BancoRegistradores|registrador~1070 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N42
cyclonev_lcell_comb \MUXRegImed|saida_MUX[2]~3 (
// Equation(s):
// \MUXRegImed|saida_MUX[2]~3_combout  = ( \BancoRegistradores|registrador~1070_combout  & ( (!\MUXRegImed|saida_MUX[0]~0_combout  & (!\BancoRegistradores|Equal0~0_combout )) # (\MUXRegImed|saida_MUX[0]~0_combout  & ((\ROM|memROM~5_combout ))) ) ) # ( 
// !\BancoRegistradores|registrador~1070_combout  & ( (\MUXRegImed|saida_MUX[0]~0_combout  & \ROM|memROM~5_combout ) ) )

	.dataa(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datab(!\BancoRegistradores|Equal0~0_combout ),
	.datac(!\ROM|memROM~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1070_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[2]~3 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[2]~3 .lut_mask = 64'h050505058D8D8D8D;
defparam \MUXRegImed|saida_MUX[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N24
cyclonev_lcell_comb \ULA|saida[2]~8 (
// Equation(s):
// \ULA|saida[2]~8_combout  = ( \MUXRegImed|saida_MUX[2]~3_combout  & ( (\ULA|saida[1]~2_combout  & ((!\BancoRegistradores|saidaA[2]~2_combout  & (!\ULA|saida[0]~1_combout )) # (\BancoRegistradores|saidaA[2]~2_combout  & ((\ULA|saida[0]~3_combout ))))) ) ) # 
// ( !\MUXRegImed|saida_MUX[2]~3_combout  & ( (!\BancoRegistradores|saidaA[2]~2_combout ) # ((!\ULA|saida[0]~1_combout  & \ULA|saida[0]~3_combout )) ) )

	.dataa(!\BancoRegistradores|saidaA[2]~2_combout ),
	.datab(!\ULA|saida[0]~1_combout ),
	.datac(!\ULA|saida[1]~2_combout ),
	.datad(!\ULA|saida[0]~3_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[2]~8 .extended_lut = "off";
defparam \ULA|saida[2]~8 .lut_mask = 64'hAAEEAAEE080D080D;
defparam \ULA|saida[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N24
cyclonev_lcell_comb \MUXRegImed|saida_MUX[2]~37 (
// Equation(s):
// \MUXRegImed|saida_MUX[2]~37_combout  = ( \ROM|memROM~5_combout  & ( \BancoRegistradores|registrador~1070_combout  ) ) # ( !\ROM|memROM~5_combout  & ( \BancoRegistradores|registrador~1070_combout  & ( !\MUXRegImed|saida_MUX[0]~0_combout  ) ) ) # ( 
// \ROM|memROM~5_combout  & ( !\BancoRegistradores|registrador~1070_combout  & ( \MUXRegImed|saida_MUX[0]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datad(gnd),
	.datae(!\ROM|memROM~5_combout ),
	.dataf(!\BancoRegistradores|registrador~1070_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[2]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[2]~37 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[2]~37 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \MUXRegImed|saida_MUX[2]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y5_N14
dffeas \BancoRegistradores|registrador~295 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|saida[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~295 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~295 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N51
cyclonev_lcell_comb \BancoRegistradores|registrador~1223 (
// Equation(s):
// \BancoRegistradores|registrador~1223_combout  = ( \ROM|memROM~17_combout  & ( \ROM|memROM~16_combout  ) ) # ( !\ROM|memROM~17_combout  & ( (!\ROM|memROM~16_combout  & ((\ROM|memROM~11_combout ) # (\BancoRegistradores|registrador~39_q ))) ) )

	.dataa(!\BancoRegistradores|registrador~39_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1223 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1223 .lut_mask = 64'h50F050F00F0F0F0F;
defparam \BancoRegistradores|registrador~1223 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N9
cyclonev_lcell_comb \BancoRegistradores|registrador~1066 (
// Equation(s):
// \BancoRegistradores|registrador~1066_combout  = ( \BancoRegistradores|registrador~1223_combout  & ( (!\ROM|memROM~16_combout ) # (!\ROM|memROM~11_combout ) ) ) # ( !\BancoRegistradores|registrador~1223_combout  & ( (\ROM|memROM~16_combout  & 
// ((\ROM|memROM~11_combout ) # (\BancoRegistradores|registrador~295_q ))) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~16_combout ),
	.datac(!\BancoRegistradores|registrador~295_q ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1223_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1066 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1066 .lut_mask = 64'h03330333FFCCFFCC;
defparam \BancoRegistradores|registrador~1066 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N33
cyclonev_lcell_comb \MUXRegImed|saida_MUX[1]~36 (
// Equation(s):
// \MUXRegImed|saida_MUX[1]~36_combout  = ( \BancoRegistradores|registrador~1066_combout  & ( (!\MUXRegImed|saida_MUX[0]~0_combout ) # (\ROM|memROM~3_combout ) ) ) # ( !\BancoRegistradores|registrador~1066_combout  & ( (\ROM|memROM~3_combout  & 
// \MUXRegImed|saida_MUX[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~3_combout ),
	.datad(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1066_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[1]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[1]~36 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[1]~36 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \MUXRegImed|saida_MUX[1]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N3
cyclonev_lcell_comb \MUXUlaRam|saida_MUX[0]~0 (
// Equation(s):
// \MUXUlaRam|saida_MUX[0]~0_combout  = ( \ULA|saida[0]~5_combout  & ( \UC|Equal13~0_combout  ) ) # ( !\ULA|saida[0]~5_combout  )

	.dataa(!\UC|Equal13~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|saida[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXUlaRam|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXUlaRam|saida_MUX[0]~0 .extended_lut = "off";
defparam \MUXUlaRam|saida_MUX[0]~0 .lut_mask = 64'hFFFFFFFF55555555;
defparam \MUXUlaRam|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N5
dffeas \BancoRegistradores|registrador~294 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXUlaRam|saida_MUX[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~294 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N50
dffeas \BancoRegistradores|registrador~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|saida[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~38 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N15
cyclonev_lcell_comb \BancoRegistradores|saidaA[0]~0 (
// Equation(s):
// \BancoRegistradores|saidaA[0]~0_combout  = ( \ROM|memROM~11_combout  & ( (\BancoRegistradores|Equal1~0_combout  & ((!\BancoRegistradores|registrador~294_q ) # (\ROM|memROM~10_combout ))) ) ) # ( !\ROM|memROM~11_combout  & ( 
// (\BancoRegistradores|Equal1~0_combout  & ((\ROM|memROM~10_combout ) # (\BancoRegistradores|registrador~38_q ))) ) )

	.dataa(!\BancoRegistradores|registrador~294_q ),
	.datab(!\BancoRegistradores|registrador~38_q ),
	.datac(!\ROM|memROM~10_combout ),
	.datad(!\BancoRegistradores|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[0]~0 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[0]~0 .lut_mask = 64'h003F003F00AF00AF;
defparam \BancoRegistradores|saidaA[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N4
dffeas \BancoRegistradores|registrador~294DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXUlaRam|saida_MUX[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~294DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~294DUPLICATE .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~294DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N15
cyclonev_lcell_comb \BancoRegistradores|registrador~1222 (
// Equation(s):
// \BancoRegistradores|registrador~1222_combout  = ( \ROM|memROM~11_combout  & ( \ROM|memROM~17_combout  ) ) # ( !\ROM|memROM~11_combout  & ( ((\BancoRegistradores|registrador~38_q  & !\ROM|memROM~16_combout )) # (\ROM|memROM~17_combout ) ) )

	.dataa(!\BancoRegistradores|registrador~38_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~17_combout ),
	.datad(!\ROM|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1222 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1222 .lut_mask = 64'h5F0F5F0F0F0F0F0F;
defparam \BancoRegistradores|registrador~1222 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N6
cyclonev_lcell_comb \BancoRegistradores|registrador~1062 (
// Equation(s):
// \BancoRegistradores|registrador~1062_combout  = ( \BancoRegistradores|registrador~1222_combout  ) # ( !\BancoRegistradores|registrador~1222_combout  & ( (!\BancoRegistradores|registrador~294DUPLICATE_q  & (!\ROM|memROM~11_combout  & \ROM|memROM~16_combout 
// )) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~294DUPLICATE_q ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\ROM|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1222_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1062_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1062 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1062 .lut_mask = 64'h00C000C0FFFFFFFF;
defparam \BancoRegistradores|registrador~1062 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N30
cyclonev_lcell_comb \MUXRegImed|saida_MUX[0]~35 (
// Equation(s):
// \MUXRegImed|saida_MUX[0]~35_combout  = ( \BancoRegistradores|registrador~1062_combout  & ( (!\MUXRegImed|saida_MUX[0]~0_combout ) # ((!\ROM|memROM~12_combout  & \ROM|memROM~8_combout )) ) ) # ( !\BancoRegistradores|registrador~1062_combout  & ( 
// (\MUXRegImed|saida_MUX[0]~0_combout  & (!\ROM|memROM~12_combout  & \ROM|memROM~8_combout )) ) )

	.dataa(gnd),
	.datab(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datac(!\ROM|memROM~12_combout ),
	.datad(!\ROM|memROM~8_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1062_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[0]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[0]~35 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[0]~35 .lut_mask = 64'h00300030CCFCCCFC;
defparam \MUXRegImed|saida_MUX[0]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N30
cyclonev_lcell_comb \ULA|Add0~130 (
// Equation(s):
// \ULA|Add0~130_cout  = CARRY(( !\ULA|Equal7~0_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|Equal7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ULA|Add0~130_cout ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~130 .extended_lut = "off";
defparam \ULA|Add0~130 .lut_mask = 64'h000000000000F0F0;
defparam \ULA|Add0~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N33
cyclonev_lcell_comb \ULA|Add0~1 (
// Equation(s):
// \ULA|Add0~1_sumout  = SUM(( \BancoRegistradores|saidaA[0]~0_combout  ) + ( !\ULA|Equal7~0_combout  $ (((\MUXRegImed|saida_MUX[0]~35_combout  & ((!\BancoRegistradores|Equal0~0_combout ) # (\MUXRegImed|saida_MUX[0]~0_combout ))))) ) + ( \ULA|Add0~130_cout  
// ))
// \ULA|Add0~2  = CARRY(( \BancoRegistradores|saidaA[0]~0_combout  ) + ( !\ULA|Equal7~0_combout  $ (((\MUXRegImed|saida_MUX[0]~35_combout  & ((!\BancoRegistradores|Equal0~0_combout ) # (\MUXRegImed|saida_MUX[0]~0_combout ))))) ) + ( \ULA|Add0~130_cout  ))

	.dataa(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datab(!\ULA|Equal7~0_combout ),
	.datac(!\BancoRegistradores|Equal0~0_combout ),
	.datad(!\BancoRegistradores|saidaA[0]~0_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[0]~35_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~1_sumout ),
	.cout(\ULA|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~1 .extended_lut = "off";
defparam \ULA|Add0~1 .lut_mask = 64'h000033C6000000FF;
defparam \ULA|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N36
cyclonev_lcell_comb \ULA|Add0~5 (
// Equation(s):
// \ULA|Add0~5_sumout  = SUM(( \BancoRegistradores|saidaA[1]~1_combout  ) + ( !\ULA|Equal7~0_combout  $ (((\MUXRegImed|saida_MUX[1]~36_combout  & ((!\BancoRegistradores|Equal0~0_combout ) # (\MUXRegImed|saida_MUX[0]~0_combout ))))) ) + ( \ULA|Add0~2  ))
// \ULA|Add0~6  = CARRY(( \BancoRegistradores|saidaA[1]~1_combout  ) + ( !\ULA|Equal7~0_combout  $ (((\MUXRegImed|saida_MUX[1]~36_combout  & ((!\BancoRegistradores|Equal0~0_combout ) # (\MUXRegImed|saida_MUX[0]~0_combout ))))) ) + ( \ULA|Add0~2  ))

	.dataa(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datab(!\BancoRegistradores|Equal0~0_combout ),
	.datac(!\ULA|Equal7~0_combout ),
	.datad(!\BancoRegistradores|saidaA[1]~1_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[1]~36_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~5_sumout ),
	.cout(\ULA|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~5 .extended_lut = "off";
defparam \ULA|Add0~5 .lut_mask = 64'h00000FD2000000FF;
defparam \ULA|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N51
cyclonev_lcell_comb \MUXRegImed|saida_MUX[1]~2 (
// Equation(s):
// \MUXRegImed|saida_MUX[1]~2_combout  = ( \ROM|memROM~3_combout  & ( ((\BancoRegistradores|registrador~1066_combout  & !\BancoRegistradores|Equal0~0_combout )) # (\MUXRegImed|saida_MUX[0]~0_combout ) ) ) # ( !\ROM|memROM~3_combout  & ( 
// (\BancoRegistradores|registrador~1066_combout  & (!\MUXRegImed|saida_MUX[0]~0_combout  & !\BancoRegistradores|Equal0~0_combout )) ) )

	.dataa(!\BancoRegistradores|registrador~1066_combout ),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datad(!\BancoRegistradores|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[1]~2 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[1]~2 .lut_mask = 64'h500050005F0F5F0F;
defparam \MUXRegImed|saida_MUX[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N18
cyclonev_lcell_comb \ULA|saida[1]~6 (
// Equation(s):
// \ULA|saida[1]~6_combout  = ( \MUXRegImed|saida_MUX[1]~2_combout  & ( (\ULA|saida[1]~2_combout  & ((!\BancoRegistradores|saidaA[1]~1_combout  & ((!\ULA|saida[0]~1_combout ))) # (\BancoRegistradores|saidaA[1]~1_combout  & (\ULA|saida[0]~3_combout )))) ) ) # 
// ( !\MUXRegImed|saida_MUX[1]~2_combout  & ( (!\BancoRegistradores|saidaA[1]~1_combout ) # ((\ULA|saida[0]~3_combout  & !\ULA|saida[0]~1_combout )) ) )

	.dataa(!\ULA|saida[0]~3_combout ),
	.datab(!\ULA|saida[1]~2_combout ),
	.datac(!\ULA|saida[0]~1_combout ),
	.datad(!\BancoRegistradores|saidaA[1]~1_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[1]~6 .extended_lut = "off";
defparam \ULA|saida[1]~6 .lut_mask = 64'hFF50FF5030113011;
defparam \ULA|saida[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N12
cyclonev_lcell_comb \ULA|saida[1]~7 (
// Equation(s):
// \ULA|saida[1]~7_combout  = ( \ULA|saida[1]~6_combout  & ( (\ULA|Add0~5_sumout  & \ULA|saida[0]~0_combout ) ) ) # ( !\ULA|saida[1]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|Add0~5_sumout ),
	.datad(!\ULA|saida[0]~0_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[1]~7 .extended_lut = "off";
defparam \ULA|saida[1]~7 .lut_mask = 64'hFFFFFFFF000F000F;
defparam \ULA|saida[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y5_N56
dffeas \BancoRegistradores|registrador~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[1]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~39 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N39
cyclonev_lcell_comb \BancoRegistradores|saidaA[1]~1 (
// Equation(s):
// \BancoRegistradores|saidaA[1]~1_combout  = ( \BancoRegistradores|Equal1~0_combout  & ( (!\ROM|memROM~11_combout  & (\BancoRegistradores|registrador~39_q  & ((!\ROM|memROM~10_combout )))) # (\ROM|memROM~11_combout  & (((\ROM|memROM~10_combout ) # 
// (\BancoRegistradores|registrador~295_q )))) ) )

	.dataa(!\BancoRegistradores|registrador~39_q ),
	.datab(!\BancoRegistradores|registrador~295_q ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\ROM|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[1]~1 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[1]~1 .lut_mask = 64'h00000000530F530F;
defparam \BancoRegistradores|saidaA[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N39
cyclonev_lcell_comb \ULA|Add0~9 (
// Equation(s):
// \ULA|Add0~9_sumout  = SUM(( \BancoRegistradores|saidaA[2]~2_combout  ) + ( !\ULA|Equal7~0_combout  $ (((\MUXRegImed|saida_MUX[2]~37_combout  & ((!\BancoRegistradores|Equal0~0_combout ) # (\MUXRegImed|saida_MUX[0]~0_combout ))))) ) + ( \ULA|Add0~6  ))
// \ULA|Add0~10  = CARRY(( \BancoRegistradores|saidaA[2]~2_combout  ) + ( !\ULA|Equal7~0_combout  $ (((\MUXRegImed|saida_MUX[2]~37_combout  & ((!\BancoRegistradores|Equal0~0_combout ) # (\MUXRegImed|saida_MUX[0]~0_combout ))))) ) + ( \ULA|Add0~6  ))

	.dataa(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datab(!\BancoRegistradores|Equal0~0_combout ),
	.datac(!\ULA|Equal7~0_combout ),
	.datad(!\BancoRegistradores|saidaA[2]~2_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[2]~37_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~9_sumout ),
	.cout(\ULA|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~9 .extended_lut = "off";
defparam \ULA|Add0~9 .lut_mask = 64'h00000FD2000000FF;
defparam \ULA|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N48
cyclonev_lcell_comb \ULA|saida[2]~9 (
// Equation(s):
// \ULA|saida[2]~9_combout  = ( \ULA|Add0~9_sumout  & ( (!\ULA|saida[2]~8_combout ) # (\ULA|saida[0]~0_combout ) ) ) # ( !\ULA|Add0~9_sumout  & ( !\ULA|saida[2]~8_combout  ) )

	.dataa(gnd),
	.datab(!\ULA|saida[0]~0_combout ),
	.datac(!\ULA|saida[2]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[2]~9 .extended_lut = "off";
defparam \ULA|saida[2]~9 .lut_mask = 64'hF0F0F0F0F3F3F3F3;
defparam \ULA|saida[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N39
cyclonev_lcell_comb \MUXUlaRam|saida_MUX[2]~1 (
// Equation(s):
// \MUXUlaRam|saida_MUX[2]~1_combout  = ( \ULA|saida[2]~9_combout  & ( \UC|Equal13~0_combout  ) ) # ( !\ULA|saida[2]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\UC|Equal13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|saida[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXUlaRam|saida_MUX[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXUlaRam|saida_MUX[2]~1 .extended_lut = "off";
defparam \MUXUlaRam|saida_MUX[2]~1 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \MUXUlaRam|saida_MUX[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N40
dffeas \BancoRegistradores|registrador~296DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXUlaRam|saida_MUX[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~296DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~296DUPLICATE .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~296DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N30
cyclonev_lcell_comb \BancoRegistradores|saidaA[2]~2 (
// Equation(s):
// \BancoRegistradores|saidaA[2]~2_combout  = ( \BancoRegistradores|Equal1~0_combout  & ( (!\ROM|memROM~10_combout  & ((!\ROM|memROM~11_combout  & ((\BancoRegistradores|registrador~40_q ))) # (\ROM|memROM~11_combout  & 
// (!\BancoRegistradores|registrador~296DUPLICATE_q )))) ) )

	.dataa(!\BancoRegistradores|registrador~296DUPLICATE_q ),
	.datab(!\BancoRegistradores|registrador~40_q ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\ROM|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[2]~2 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[2]~2 .lut_mask = 64'h000000003A003A00;
defparam \BancoRegistradores|saidaA[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N42
cyclonev_lcell_comb \ULA|Add0~13 (
// Equation(s):
// \ULA|Add0~13_sumout  = SUM(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[3]~4_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|registrador~1078_combout  & \BancoRegistradores|Equal1~1_combout )) ) + ( \ULA|Add0~10  ))
// \ULA|Add0~14  = CARRY(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[3]~4_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|registrador~1078_combout  & \BancoRegistradores|Equal1~1_combout )) ) + ( \ULA|Add0~10  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\ULA|Equal7~0_combout ),
	.datac(!\BancoRegistradores|registrador~1078_combout ),
	.datad(!\MUXRegImed|saida_MUX[3]~4_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|Equal1~1_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~13_sumout ),
	.cout(\ULA|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~13 .extended_lut = "off";
defparam \ULA|Add0~13 .lut_mask = 64'h0000FFF50000CC33;
defparam \ULA|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N21
cyclonev_lcell_comb \ULA|saida[3]~15 (
// Equation(s):
// \ULA|saida[3]~15_combout  = ( \ULA|Add0~13_sumout  & ( ((\ULA|saida[3]~14_combout ) # (\ULA|saida[0]~0_combout )) # (\ULA|saida[3]~11_combout ) ) ) # ( !\ULA|Add0~13_sumout  & ( (\ULA|saida[3]~14_combout ) # (\ULA|saida[3]~11_combout ) ) )

	.dataa(!\ULA|saida[3]~11_combout ),
	.datab(gnd),
	.datac(!\ULA|saida[0]~0_combout ),
	.datad(!\ULA|saida[3]~14_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[3]~15 .extended_lut = "off";
defparam \ULA|saida[3]~15 .lut_mask = 64'h55FF55FF5FFF5FFF;
defparam \ULA|saida[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y5_N50
dffeas \BancoRegistradores|registrador~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[3]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~41 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N45
cyclonev_lcell_comb \BancoRegistradores|registrador~1078 (
// Equation(s):
// \BancoRegistradores|registrador~1078_combout  = ( \ROM|memROM~11_combout  & ( (\BancoRegistradores|registrador~297_q  & !\ROM|memROM~10_combout ) ) ) # ( !\ROM|memROM~11_combout  & ( (\BancoRegistradores|registrador~41_q  & !\ROM|memROM~10_combout ) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~41_q ),
	.datac(!\BancoRegistradores|registrador~297_q ),
	.datad(!\ROM|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1078_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1078 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1078 .lut_mask = 64'h330033000F000F00;
defparam \BancoRegistradores|registrador~1078 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N45
cyclonev_lcell_comb \ULA|Add0~17 (
// Equation(s):
// \ULA|Add0~17_sumout  = SUM(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[4]~7_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|registrador~1083_combout  & \BancoRegistradores|Equal1~1_combout )) ) + ( \ULA|Add0~14  ))
// \ULA|Add0~18  = CARRY(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[4]~7_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|registrador~1083_combout  & \BancoRegistradores|Equal1~1_combout )) ) + ( \ULA|Add0~14  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\ULA|Equal7~0_combout ),
	.datac(!\BancoRegistradores|registrador~1083_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~7_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|Equal1~1_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~17_sumout ),
	.cout(\ULA|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~17 .extended_lut = "off";
defparam \ULA|Add0~17 .lut_mask = 64'h0000FFF50000CC33;
defparam \ULA|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N18
cyclonev_lcell_comb \ULA|saida[4]~18 (
// Equation(s):
// \ULA|saida[4]~18_combout  = ( \ULA|saida[0]~0_combout  & ( ((\ULA|Add0~17_sumout ) # (\ULA|saida[4]~17_combout )) # (\ULA|saida[4]~16_combout ) ) ) # ( !\ULA|saida[0]~0_combout  & ( (\ULA|saida[4]~17_combout ) # (\ULA|saida[4]~16_combout ) ) )

	.dataa(gnd),
	.datab(!\ULA|saida[4]~16_combout ),
	.datac(!\ULA|saida[4]~17_combout ),
	.datad(!\ULA|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\ULA|saida[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[4]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[4]~18 .extended_lut = "off";
defparam \ULA|saida[4]~18 .lut_mask = 64'h3F3F3F3F3FFF3FFF;
defparam \ULA|saida[4]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N38
dffeas \BancoRegistradores|registrador~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[4]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~42 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N45
cyclonev_lcell_comb \BancoRegistradores|registrador~1083 (
// Equation(s):
// \BancoRegistradores|registrador~1083_combout  = ( !\ROM|memROM~10_combout  & ( (!\ROM|memROM~11_combout  & (\BancoRegistradores|registrador~42_q )) # (\ROM|memROM~11_combout  & ((\BancoRegistradores|registrador~298_q ))) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~42_q ),
	.datac(!\BancoRegistradores|registrador~298_q ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1083_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1083 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1083 .lut_mask = 64'h330F330F00000000;
defparam \BancoRegistradores|registrador~1083 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N48
cyclonev_lcell_comb \ULA|Add0~21 (
// Equation(s):
// \ULA|Add0~21_sumout  = SUM(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[5]~8_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1088_combout )) ) + ( \ULA|Add0~18  ))
// \ULA|Add0~22  = CARRY(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[5]~8_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1088_combout )) ) + ( \ULA|Add0~18  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\BancoRegistradores|Equal1~1_combout ),
	.datac(!\ULA|Equal7~0_combout ),
	.datad(!\MUXRegImed|saida_MUX[5]~8_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1088_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~21_sumout ),
	.cout(\ULA|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~21 .extended_lut = "off";
defparam \ULA|Add0~21 .lut_mask = 64'h0000FFDD0000F00F;
defparam \ULA|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N21
cyclonev_lcell_comb \ULA|saida[5]~23 (
// Equation(s):
// \ULA|saida[5]~23_combout  = ( \ULA|Add0~21_sumout  & ( (\ULA|saida[0]~0_combout ) # (\ULA|saida[5]~22_combout ) ) ) # ( !\ULA|Add0~21_sumout  & ( (\ULA|saida[5]~22_combout  & !\ULA|saida[0]~0_combout ) ) )

	.dataa(!\ULA|saida[5]~22_combout ),
	.datab(gnd),
	.datac(!\ULA|saida[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[5]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[5]~23 .extended_lut = "off";
defparam \ULA|saida[5]~23 .lut_mask = 64'h505050505F5F5F5F;
defparam \ULA|saida[5]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N56
dffeas \BancoRegistradores|registrador~299 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[5]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~299 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~299 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N51
cyclonev_lcell_comb \BancoRegistradores|registrador~1227 (
// Equation(s):
// \BancoRegistradores|registrador~1227_combout  = ( \ROM|memROM~11_combout  & ( \ROM|memROM~17_combout  ) ) # ( !\ROM|memROM~11_combout  & ( (!\ROM|memROM~16_combout  & (\BancoRegistradores|registrador~43_q  & !\ROM|memROM~17_combout )) # 
// (\ROM|memROM~16_combout  & ((\ROM|memROM~17_combout ))) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~43_q ),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\ROM|memROM~17_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1227 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1227 .lut_mask = 64'h300F300F00FF00FF;
defparam \BancoRegistradores|registrador~1227 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N24
cyclonev_lcell_comb \BancoRegistradores|registrador~1084 (
// Equation(s):
// \BancoRegistradores|registrador~1084_combout  = ( \BancoRegistradores|registrador~1227_combout  & ( (!\ROM|memROM~16_combout ) # (\ROM|memROM~11_combout ) ) ) # ( !\BancoRegistradores|registrador~1227_combout  & ( (\ROM|memROM~16_combout  & 
// (!\ROM|memROM~11_combout  & \BancoRegistradores|registrador~299_q )) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\BancoRegistradores|registrador~299_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1227_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1084_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1084 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1084 .lut_mask = 64'h04040404BBBBBBBB;
defparam \BancoRegistradores|registrador~1084 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N54
cyclonev_lcell_comb \MUXRegImed|saida_MUX[5]~8 (
// Equation(s):
// \MUXRegImed|saida_MUX[5]~8_combout  = ( \BancoRegistradores|registrador~1084_combout  & ( (!\MUXRegImed|saida_MUX[0]~0_combout  & (!\BancoRegistradores|Equal0~0_combout )) # (\MUXRegImed|saida_MUX[0]~0_combout  & ((\ROM|memROM~11_combout ))) ) ) # ( 
// !\BancoRegistradores|registrador~1084_combout  & ( (\ROM|memROM~11_combout  & \MUXRegImed|saida_MUX[0]~0_combout ) ) )

	.dataa(!\BancoRegistradores|Equal0~0_combout ),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1084_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[5]~8 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[5]~8 .lut_mask = 64'h03030303A3A3A3A3;
defparam \MUXRegImed|saida_MUX[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N51
cyclonev_lcell_comb \ULA|Add0~25 (
// Equation(s):
// \ULA|Add0~25_sumout  = SUM(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[6]~9_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1093_combout )) ) + ( \ULA|Add0~22  ))
// \ULA|Add0~26  = CARRY(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[6]~9_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1093_combout )) ) + ( \ULA|Add0~22  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\BancoRegistradores|Equal1~1_combout ),
	.datac(!\ULA|Equal7~0_combout ),
	.datad(!\MUXRegImed|saida_MUX[6]~9_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1093_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~25_sumout ),
	.cout(\ULA|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~25 .extended_lut = "off";
defparam \ULA|Add0~25 .lut_mask = 64'h0000FFDD0000F00F;
defparam \ULA|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N3
cyclonev_lcell_comb \ULA|saida[6]~27 (
// Equation(s):
// \ULA|saida[6]~27_combout  = ( \ULA|Add0~25_sumout  & ( (\ULA|saida[0]~0_combout ) # (\ULA|saida[6]~26_combout ) ) ) # ( !\ULA|Add0~25_sumout  & ( (\ULA|saida[6]~26_combout  & !\ULA|saida[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|saida[6]~26_combout ),
	.datad(!\ULA|saida[0]~0_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[6]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[6]~27 .extended_lut = "off";
defparam \ULA|saida[6]~27 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ULA|saida[6]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N58
dffeas \BancoRegistradores|registrador~300 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[6]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~300 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~300 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N24
cyclonev_lcell_comb \BancoRegistradores|registrador~1228 (
// Equation(s):
// \BancoRegistradores|registrador~1228_combout  = ( \ROM|memROM~17_combout  & ( (\ROM|memROM~11_combout ) # (\ROM|memROM~16_combout ) ) ) # ( !\ROM|memROM~17_combout  & ( (\BancoRegistradores|registrador~44_q  & (!\ROM|memROM~16_combout  & 
// !\ROM|memROM~11_combout )) ) )

	.dataa(!\BancoRegistradores|registrador~44_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1228 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1228 .lut_mask = 64'h500050000FFF0FFF;
defparam \BancoRegistradores|registrador~1228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N48
cyclonev_lcell_comb \BancoRegistradores|registrador~1089 (
// Equation(s):
// \BancoRegistradores|registrador~1089_combout  = ( \BancoRegistradores|registrador~1228_combout  & ( (!\ROM|memROM~16_combout ) # (\ROM|memROM~11_combout ) ) ) # ( !\BancoRegistradores|registrador~1228_combout  & ( (\ROM|memROM~16_combout  & 
// (\BancoRegistradores|registrador~300_q  & !\ROM|memROM~11_combout )) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~300_q ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1228_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1089_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1089 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1089 .lut_mask = 64'h05000500AAFFAAFF;
defparam \BancoRegistradores|registrador~1089 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N42
cyclonev_lcell_comb \MUXRegImed|saida_MUX[6]~9 (
// Equation(s):
// \MUXRegImed|saida_MUX[6]~9_combout  = ( \BancoRegistradores|registrador~1089_combout  & ( !\MUXRegImed|saida_MUX[4]~6_combout  ) ) # ( !\BancoRegistradores|registrador~1089_combout  & ( \MUXRegImed|saida_MUX[4]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1089_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[6]~9 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[6]~9 .lut_mask = 64'h00FF00FFF0F0F0F0;
defparam \MUXRegImed|saida_MUX[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N54
cyclonev_lcell_comb \ULA|Add0~29 (
// Equation(s):
// \ULA|Add0~29_sumout  = SUM(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[7]~10_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1098_combout )) ) + ( \ULA|Add0~26  ))
// \ULA|Add0~30  = CARRY(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[7]~10_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1098_combout )) ) + ( \ULA|Add0~26  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\BancoRegistradores|Equal1~1_combout ),
	.datac(!\ULA|Equal7~0_combout ),
	.datad(!\MUXRegImed|saida_MUX[7]~10_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1098_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~29_sumout ),
	.cout(\ULA|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~29 .extended_lut = "off";
defparam \ULA|Add0~29 .lut_mask = 64'h0000FFDD0000F00F;
defparam \ULA|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N12
cyclonev_lcell_comb \ULA|saida[7]~32 (
// Equation(s):
// \ULA|saida[7]~32_combout  = ( \ULA|Add0~29_sumout  & ( \ULA|saida[0]~0_combout  ) ) # ( \ULA|Add0~29_sumout  & ( !\ULA|saida[0]~0_combout  & ( \ULA|saida[7]~31_combout  ) ) ) # ( !\ULA|Add0~29_sumout  & ( !\ULA|saida[0]~0_combout  & ( 
// \ULA|saida[7]~31_combout  ) ) )

	.dataa(gnd),
	.datab(!\ULA|saida[7]~31_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ULA|Add0~29_sumout ),
	.dataf(!\ULA|saida[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[7]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[7]~32 .extended_lut = "off";
defparam \ULA|saida[7]~32 .lut_mask = 64'h333333330000FFFF;
defparam \ULA|saida[7]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N47
dffeas \BancoRegistradores|registrador~301 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[7]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~301 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~301 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N35
dffeas \BancoRegistradores|registrador~45DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[7]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~45DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~45DUPLICATE .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~45DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N39
cyclonev_lcell_comb \BancoRegistradores|registrador~1229 (
// Equation(s):
// \BancoRegistradores|registrador~1229_combout  = ( \ROM|memROM~16_combout  & ( \ROM|memROM~17_combout  ) ) # ( !\ROM|memROM~16_combout  & ( \ROM|memROM~17_combout  & ( \ROM|memROM~11_combout  ) ) ) # ( !\ROM|memROM~16_combout  & ( !\ROM|memROM~17_combout  
// & ( (!\ROM|memROM~11_combout  & \BancoRegistradores|registrador~45DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\BancoRegistradores|registrador~45DUPLICATE_q ),
	.datae(!\ROM|memROM~16_combout ),
	.dataf(!\ROM|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1229 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1229 .lut_mask = 64'h00F000000F0FFFFF;
defparam \BancoRegistradores|registrador~1229 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N15
cyclonev_lcell_comb \BancoRegistradores|registrador~1094 (
// Equation(s):
// \BancoRegistradores|registrador~1094_combout  = ( \BancoRegistradores|registrador~1229_combout  & ( (!\ROM|memROM~16_combout ) # (\ROM|memROM~11_combout ) ) ) # ( !\BancoRegistradores|registrador~1229_combout  & ( (\ROM|memROM~16_combout  & 
// (!\ROM|memROM~11_combout  & \BancoRegistradores|registrador~301_q )) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\BancoRegistradores|registrador~301_q ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1229_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1094_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1094 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1094 .lut_mask = 64'h00500050AFAFAFAF;
defparam \BancoRegistradores|registrador~1094 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N6
cyclonev_lcell_comb \MUXRegImed|saida_MUX[7]~10 (
// Equation(s):
// \MUXRegImed|saida_MUX[7]~10_combout  = ( \BancoRegistradores|registrador~1094_combout  & ( !\MUXRegImed|saida_MUX[4]~6_combout  ) ) # ( !\BancoRegistradores|registrador~1094_combout  & ( \MUXRegImed|saida_MUX[4]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1094_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[7]~10 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[7]~10 .lut_mask = 64'h00FF00FFF0F0F0F0;
defparam \MUXRegImed|saida_MUX[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N57
cyclonev_lcell_comb \ULA|Add0~33 (
// Equation(s):
// \ULA|Add0~33_sumout  = SUM(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[8]~11_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1103_combout )) ) + ( \ULA|Add0~30  ))
// \ULA|Add0~34  = CARRY(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[8]~11_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1103_combout )) ) + ( \ULA|Add0~30  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\BancoRegistradores|Equal1~1_combout ),
	.datac(!\ULA|Equal7~0_combout ),
	.datad(!\MUXRegImed|saida_MUX[8]~11_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1103_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~33_sumout ),
	.cout(\ULA|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~33 .extended_lut = "off";
defparam \ULA|Add0~33 .lut_mask = 64'h0000FFDD0000F00F;
defparam \ULA|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N27
cyclonev_lcell_comb \ULA|saida[8]~37 (
// Equation(s):
// \ULA|saida[8]~37_combout  = ( \ULA|Add0~33_sumout  & ( (\ULA|saida[8]~36_combout ) # (\ULA|saida[0]~0_combout ) ) ) # ( !\ULA|Add0~33_sumout  & ( (!\ULA|saida[0]~0_combout  & \ULA|saida[8]~36_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|saida[0]~0_combout ),
	.datad(!\ULA|saida[8]~36_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[8]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[8]~37 .extended_lut = "off";
defparam \ULA|saida[8]~37 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ULA|saida[8]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N29
dffeas \BancoRegistradores|registrador~302 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|saida[8]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~302 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~302 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N15
cyclonev_lcell_comb \BancoRegistradores|registrador~1230 (
// Equation(s):
// \BancoRegistradores|registrador~1230_combout  = ( \ROM|memROM~11_combout  & ( (\ROM|memROM~17_combout  & \ROM|memROM~16_combout ) ) ) # ( !\ROM|memROM~11_combout  & ( (!\ROM|memROM~17_combout  & (\BancoRegistradores|registrador~46_q  & 
// !\ROM|memROM~16_combout )) # (\ROM|memROM~17_combout  & ((\ROM|memROM~16_combout ))) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~46_q ),
	.datac(!\ROM|memROM~17_combout ),
	.datad(!\ROM|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1230 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1230 .lut_mask = 64'h300F300F000F000F;
defparam \BancoRegistradores|registrador~1230 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N33
cyclonev_lcell_comb \BancoRegistradores|registrador~1099 (
// Equation(s):
// \BancoRegistradores|registrador~1099_combout  = ( \BancoRegistradores|registrador~1230_combout  & ( !\ROM|memROM~16_combout  ) ) # ( !\BancoRegistradores|registrador~1230_combout  & ( (!\ROM|memROM~11_combout  & (\ROM|memROM~16_combout  & 
// \BancoRegistradores|registrador~302_q )) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\BancoRegistradores|registrador~302_q ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1230_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1099_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1099 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1099 .lut_mask = 64'h000A000AF0F0F0F0;
defparam \BancoRegistradores|registrador~1099 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N0
cyclonev_lcell_comb \MUXRegImed|saida_MUX[8]~11 (
// Equation(s):
// \MUXRegImed|saida_MUX[8]~11_combout  = ( \BancoRegistradores|registrador~1099_combout  & ( !\MUXRegImed|saida_MUX[4]~6_combout  ) ) # ( !\BancoRegistradores|registrador~1099_combout  & ( \MUXRegImed|saida_MUX[4]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1099_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[8]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[8]~11 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[8]~11 .lut_mask = 64'h0F0F0F0FFF00FF00;
defparam \MUXRegImed|saida_MUX[8]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N30
cyclonev_lcell_comb \ULA|Add0~37 (
// Equation(s):
// \ULA|Add0~37_sumout  = SUM(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[9]~12_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1108_combout )) ) + ( \ULA|Add0~34  ))
// \ULA|Add0~38  = CARRY(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[9]~12_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1108_combout )) ) + ( \ULA|Add0~34  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\BancoRegistradores|Equal1~1_combout ),
	.datac(!\ULA|Equal7~0_combout ),
	.datad(!\MUXRegImed|saida_MUX[9]~12_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1108_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~37_sumout ),
	.cout(\ULA|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~37 .extended_lut = "off";
defparam \ULA|Add0~37 .lut_mask = 64'h0000FFDD0000F00F;
defparam \ULA|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N54
cyclonev_lcell_comb \ULA|saida[9]~38 (
// Equation(s):
// \ULA|saida[9]~38_combout  = ( \ULA|saida[0]~1_combout  & ( (!\UC|palavraControle[3]~0_combout ) # ((!\BancoRegistradores|registrador~1104_combout  & ((\MUXRegImed|saida_MUX[4]~5_combout ))) # (\BancoRegistradores|registrador~1104_combout  & 
// (!\MUXRegImed|saida_MUX[4]~6_combout ))) ) )

	.dataa(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datab(!\UC|palavraControle[3]~0_combout ),
	.datac(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datad(!\BancoRegistradores|registrador~1104_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[9]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[9]~38 .extended_lut = "off";
defparam \ULA|saida[9]~38 .lut_mask = 64'h00000000CFEECFEE;
defparam \ULA|saida[9]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N3
cyclonev_lcell_comb \ULA|saida[9]~40 (
// Equation(s):
// \ULA|saida[9]~40_combout  = ( \ULA|saida[0]~1_combout  & ( (\ULA|saida[3]~12_combout  & (!\UC|palavraControle[3]~0_combout  $ (((\BancoRegistradores|Equal1~0_combout  & \BancoRegistradores|registrador~1108_combout ))))) ) ) # ( !\ULA|saida[0]~1_combout  & 
// ( (\ULA|saida[3]~12_combout  & ((!\BancoRegistradores|Equal1~0_combout ) # ((!\BancoRegistradores|registrador~1108_combout ) # (\UC|palavraControle[3]~0_combout )))) ) )

	.dataa(!\BancoRegistradores|Equal1~0_combout ),
	.datab(!\BancoRegistradores|registrador~1108_combout ),
	.datac(!\UC|palavraControle[3]~0_combout ),
	.datad(!\ULA|saida[3]~12_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[9]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[9]~40 .extended_lut = "off";
defparam \ULA|saida[9]~40 .lut_mask = 64'h00EF00EF00E100E1;
defparam \ULA|saida[9]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N51
cyclonev_lcell_comb \ULA|saida[9]~39 (
// Equation(s):
// \ULA|saida[9]~39_combout  = (\BancoRegistradores|registrador~1108_combout  & \BancoRegistradores|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~1108_combout ),
	.datad(!\BancoRegistradores|Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[9]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[9]~39 .extended_lut = "off";
defparam \ULA|saida[9]~39 .lut_mask = 64'h000F000F000F000F;
defparam \ULA|saida[9]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N36
cyclonev_lcell_comb \ULA|saida[9]~41 (
// Equation(s):
// \ULA|saida[9]~41_combout  = ( \ULA|saida[9]~39_combout  & ( (!\ULA|saida[0]~10_combout  & ((!\ULA|saida[9]~38_combout ) # ((\MUXRegImed|saida_MUX[9]~12_combout  & !\ULA|saida[9]~40_combout )))) # (\ULA|saida[0]~10_combout  & 
// (\MUXRegImed|saida_MUX[9]~12_combout )) ) ) # ( !\ULA|saida[9]~39_combout  & ( (\MUXRegImed|saida_MUX[9]~12_combout  & ((!\ULA|saida[9]~40_combout ) # (\ULA|saida[0]~10_combout ))) ) )

	.dataa(!\ULA|saida[0]~10_combout ),
	.datab(!\MUXRegImed|saida_MUX[9]~12_combout ),
	.datac(!\ULA|saida[9]~38_combout ),
	.datad(!\ULA|saida[9]~40_combout ),
	.datae(gnd),
	.dataf(!\ULA|saida[9]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[9]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[9]~41 .extended_lut = "off";
defparam \ULA|saida[9]~41 .lut_mask = 64'h33113311B3B1B3B1;
defparam \ULA|saida[9]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N21
cyclonev_lcell_comb \ULA|saida[9]~42 (
// Equation(s):
// \ULA|saida[9]~42_combout  = (!\ULA|saida[0]~0_combout  & ((\ULA|saida[9]~41_combout ))) # (\ULA|saida[0]~0_combout  & (\ULA|Add0~37_sumout ))

	.dataa(!\ULA|Add0~37_sumout ),
	.datab(gnd),
	.datac(!\ULA|saida[0]~0_combout ),
	.datad(!\ULA|saida[9]~41_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[9]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[9]~42 .extended_lut = "off";
defparam \ULA|saida[9]~42 .lut_mask = 64'h05F505F505F505F5;
defparam \ULA|saida[9]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N50
dffeas \BancoRegistradores|registrador~303 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[9]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~303 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~303 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N18
cyclonev_lcell_comb \BancoRegistradores|registrador~1231 (
// Equation(s):
// \BancoRegistradores|registrador~1231_combout  = ( \ROM|memROM~11_combout  & ( (\ROM|memROM~17_combout  & \ROM|memROM~16_combout ) ) ) # ( !\ROM|memROM~11_combout  & ( (!\ROM|memROM~17_combout  & (\BancoRegistradores|registrador~47_q  & 
// !\ROM|memROM~16_combout )) # (\ROM|memROM~17_combout  & ((\ROM|memROM~16_combout ))) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~17_combout ),
	.datac(!\BancoRegistradores|registrador~47_q ),
	.datad(!\ROM|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1231 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1231 .lut_mask = 64'h0C330C3300330033;
defparam \BancoRegistradores|registrador~1231 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N45
cyclonev_lcell_comb \BancoRegistradores|registrador~1104 (
// Equation(s):
// \BancoRegistradores|registrador~1104_combout  = ( \BancoRegistradores|registrador~1231_combout  & ( !\ROM|memROM~16_combout  ) ) # ( !\BancoRegistradores|registrador~1231_combout  & ( (!\ROM|memROM~11_combout  & (\ROM|memROM~16_combout  & 
// \BancoRegistradores|registrador~303_q )) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\BancoRegistradores|registrador~303_q ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1104 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1104 .lut_mask = 64'h000A000AF0F0F0F0;
defparam \BancoRegistradores|registrador~1104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N3
cyclonev_lcell_comb \MUXRegImed|saida_MUX[9]~12 (
// Equation(s):
// \MUXRegImed|saida_MUX[9]~12_combout  = ( \BancoRegistradores|registrador~1104_combout  & ( !\MUXRegImed|saida_MUX[4]~6_combout  ) ) # ( !\BancoRegistradores|registrador~1104_combout  & ( \MUXRegImed|saida_MUX[4]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[9]~12 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[9]~12 .lut_mask = 64'h00FF00FFF0F0F0F0;
defparam \MUXRegImed|saida_MUX[9]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N33
cyclonev_lcell_comb \ULA|Add0~41 (
// Equation(s):
// \ULA|Add0~41_sumout  = SUM(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[10]~13_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1113_combout )) ) + ( \ULA|Add0~38  ))
// \ULA|Add0~42  = CARRY(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[10]~13_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1113_combout )) ) + ( \ULA|Add0~38  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\BancoRegistradores|Equal1~1_combout ),
	.datac(!\ULA|Equal7~0_combout ),
	.datad(!\MUXRegImed|saida_MUX[10]~13_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1113_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~41_sumout ),
	.cout(\ULA|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~41 .extended_lut = "off";
defparam \ULA|Add0~41 .lut_mask = 64'h0000FFDD0000F00F;
defparam \ULA|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N30
cyclonev_lcell_comb \BancoRegistradores|saidaA[10]~5 (
// Equation(s):
// \BancoRegistradores|saidaA[10]~5_combout  = ( \BancoRegistradores|registrador~1113_combout  & ( \BancoRegistradores|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BancoRegistradores|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[10]~5 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[10]~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \BancoRegistradores|saidaA[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N15
cyclonev_lcell_comb \ULA|saida[10]~43 (
// Equation(s):
// \ULA|saida[10]~43_combout  = ( \MUXRegImed|saida_MUX[10]~13_combout  & ( \BancoRegistradores|saidaA[10]~5_combout  & ( (!\UC|palavraControle[4]~2_combout  & (((!\UC|palavraControle[3]~0_combout ) # (!\UC|palavraControle[2]~1_combout )))) # 
// (\UC|palavraControle[4]~2_combout  & ((!\ULA|saida[0]~19_combout ) # ((\UC|palavraControle[2]~1_combout ) # (\UC|palavraControle[3]~0_combout )))) ) ) ) # ( !\MUXRegImed|saida_MUX[10]~13_combout  & ( \BancoRegistradores|saidaA[10]~5_combout  & ( 
// (!\UC|palavraControle[4]~2_combout  $ (\UC|palavraControle[2]~1_combout )) # (\UC|palavraControle[3]~0_combout ) ) ) ) # ( \MUXRegImed|saida_MUX[10]~13_combout  & ( !\BancoRegistradores|saidaA[10]~5_combout  & ( (!\UC|palavraControle[4]~2_combout  & 
// ((!\UC|palavraControle[3]~0_combout  $ (\UC|palavraControle[2]~1_combout )))) # (\UC|palavraControle[4]~2_combout  & (!\ULA|saida[0]~19_combout  & (!\UC|palavraControle[3]~0_combout  & !\UC|palavraControle[2]~1_combout ))) ) ) )

	.dataa(!\UC|palavraControle[4]~2_combout ),
	.datab(!\ULA|saida[0]~19_combout ),
	.datac(!\UC|palavraControle[3]~0_combout ),
	.datad(!\UC|palavraControle[2]~1_combout ),
	.datae(!\MUXRegImed|saida_MUX[10]~13_combout ),
	.dataf(!\BancoRegistradores|saidaA[10]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[10]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[10]~43 .extended_lut = "off";
defparam \ULA|saida[10]~43 .lut_mask = 64'h0000E00AAF5FEFF5;
defparam \ULA|saida[10]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N39
cyclonev_lcell_comb \ULA|saida[10]~44 (
// Equation(s):
// \ULA|saida[10]~44_combout  = ( \ULA|saida[10]~43_combout  & ( (!\ULA|saida[0]~0_combout ) # (\ULA|Add0~41_sumout ) ) ) # ( !\ULA|saida[10]~43_combout  & ( (\ULA|saida[0]~0_combout  & \ULA|Add0~41_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|saida[0]~0_combout ),
	.datad(!\ULA|Add0~41_sumout ),
	.datae(gnd),
	.dataf(!\ULA|saida[10]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[10]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[10]~44 .extended_lut = "off";
defparam \ULA|saida[10]~44 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ULA|saida[10]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N25
dffeas \BancoRegistradores|registrador~304 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[10]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~304 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~304 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N6
cyclonev_lcell_comb \BancoRegistradores|registrador~1232 (
// Equation(s):
// \BancoRegistradores|registrador~1232_combout  = ( \ROM|memROM~11_combout  & ( (\ROM|memROM~17_combout  & \ROM|memROM~16_combout ) ) ) # ( !\ROM|memROM~11_combout  & ( (!\ROM|memROM~17_combout  & (!\ROM|memROM~16_combout  & 
// \BancoRegistradores|registrador~48_q )) # (\ROM|memROM~17_combout  & (\ROM|memROM~16_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~17_combout ),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\BancoRegistradores|registrador~48_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1232 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1232 .lut_mask = 64'h03C303C303030303;
defparam \BancoRegistradores|registrador~1232 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N24
cyclonev_lcell_comb \BancoRegistradores|registrador~1109 (
// Equation(s):
// \BancoRegistradores|registrador~1109_combout  = ( \BancoRegistradores|registrador~1232_combout  & ( !\ROM|memROM~16_combout  ) ) # ( !\BancoRegistradores|registrador~1232_combout  & ( (!\ROM|memROM~11_combout  & (\ROM|memROM~16_combout  & 
// \BancoRegistradores|registrador~304_q )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\BancoRegistradores|registrador~304_q ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1232_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1109 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1109 .lut_mask = 64'h000C000CF0F0F0F0;
defparam \BancoRegistradores|registrador~1109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N0
cyclonev_lcell_comb \MUXRegImed|saida_MUX[10]~13 (
// Equation(s):
// \MUXRegImed|saida_MUX[10]~13_combout  = ( \BancoRegistradores|registrador~1109_combout  & ( !\MUXRegImed|saida_MUX[4]~6_combout  ) ) # ( !\BancoRegistradores|registrador~1109_combout  & ( \MUXRegImed|saida_MUX[4]~5_combout  ) )

	.dataa(gnd),
	.datab(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datac(gnd),
	.datad(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[10]~13 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[10]~13 .lut_mask = 64'h00FF00FFCCCCCCCC;
defparam \MUXRegImed|saida_MUX[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N36
cyclonev_lcell_comb \ULA|Add0~45 (
// Equation(s):
// \ULA|Add0~45_sumout  = SUM(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[11]~14_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1118_combout )) ) + ( \ULA|Add0~42  ))
// \ULA|Add0~46  = CARRY(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[11]~14_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1118_combout )) ) + ( \ULA|Add0~42  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\BancoRegistradores|Equal1~1_combout ),
	.datac(!\ULA|Equal7~0_combout ),
	.datad(!\MUXRegImed|saida_MUX[11]~14_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1118_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~45_sumout ),
	.cout(\ULA|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~45 .extended_lut = "off";
defparam \ULA|Add0~45 .lut_mask = 64'h0000FFDD0000F00F;
defparam \ULA|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N21
cyclonev_lcell_comb \ULA|saida[11]~46 (
// Equation(s):
// \ULA|saida[11]~46_combout  = ( \ULA|Add0~45_sumout  & ( (\ULA|saida[0]~0_combout ) # (\ULA|saida[11]~45_combout ) ) ) # ( !\ULA|Add0~45_sumout  & ( (\ULA|saida[11]~45_combout  & !\ULA|saida[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|saida[11]~45_combout ),
	.datad(!\ULA|saida[0]~0_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[11]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[11]~46 .extended_lut = "off";
defparam \ULA|saida[11]~46 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ULA|saida[11]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N4
dffeas \BancoRegistradores|registrador~305 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[11]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~305 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~305 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N6
cyclonev_lcell_comb \BancoRegistradores|registrador~1233 (
// Equation(s):
// \BancoRegistradores|registrador~1233_combout  = ( \ROM|memROM~11_combout  & ( (\ROM|memROM~16_combout  & \ROM|memROM~17_combout ) ) ) # ( !\ROM|memROM~11_combout  & ( (!\ROM|memROM~16_combout  & (!\ROM|memROM~17_combout  & 
// \BancoRegistradores|registrador~49_q )) # (\ROM|memROM~16_combout  & (\ROM|memROM~17_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~16_combout ),
	.datac(!\ROM|memROM~17_combout ),
	.datad(!\BancoRegistradores|registrador~49_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1233 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1233 .lut_mask = 64'h03C303C303030303;
defparam \BancoRegistradores|registrador~1233 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N3
cyclonev_lcell_comb \BancoRegistradores|registrador~1114 (
// Equation(s):
// \BancoRegistradores|registrador~1114_combout  = ( \BancoRegistradores|registrador~1233_combout  & ( !\ROM|memROM~16_combout  ) ) # ( !\BancoRegistradores|registrador~1233_combout  & ( (!\ROM|memROM~11_combout  & (\ROM|memROM~16_combout  & 
// \BancoRegistradores|registrador~305_q )) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(!\ROM|memROM~16_combout ),
	.datac(gnd),
	.datad(!\BancoRegistradores|registrador~305_q ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1114 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1114 .lut_mask = 64'h00220022CCCCCCCC;
defparam \BancoRegistradores|registrador~1114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N39
cyclonev_lcell_comb \MUXRegImed|saida_MUX[11]~14 (
// Equation(s):
// \MUXRegImed|saida_MUX[11]~14_combout  = ( \BancoRegistradores|registrador~1114_combout  & ( !\MUXRegImed|saida_MUX[4]~6_combout  ) ) # ( !\BancoRegistradores|registrador~1114_combout  & ( \MUXRegImed|saida_MUX[4]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[11]~14 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[11]~14 .lut_mask = 64'h0F0F0F0FFF00FF00;
defparam \MUXRegImed|saida_MUX[11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N39
cyclonev_lcell_comb \ULA|Add0~49 (
// Equation(s):
// \ULA|Add0~49_sumout  = SUM(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[12]~15_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1123_combout )) ) + ( \ULA|Add0~46  ))
// \ULA|Add0~50  = CARRY(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[12]~15_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1123_combout )) ) + ( \ULA|Add0~46  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\BancoRegistradores|Equal1~1_combout ),
	.datac(!\ULA|Equal7~0_combout ),
	.datad(!\MUXRegImed|saida_MUX[12]~15_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1123_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~49_sumout ),
	.cout(\ULA|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~49 .extended_lut = "off";
defparam \ULA|Add0~49 .lut_mask = 64'h0000FFDD0000F00F;
defparam \ULA|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N48
cyclonev_lcell_comb \ULA|saida[12]~48 (
// Equation(s):
// \ULA|saida[12]~48_combout  = ( \ULA|Add0~49_sumout  & ( (\ULA|saida[12]~47_combout ) # (\ULA|saida[0]~0_combout ) ) ) # ( !\ULA|Add0~49_sumout  & ( (!\ULA|saida[0]~0_combout  & \ULA|saida[12]~47_combout ) ) )

	.dataa(gnd),
	.datab(!\ULA|saida[0]~0_combout ),
	.datac(!\ULA|saida[12]~47_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[12]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[12]~48 .extended_lut = "off";
defparam \ULA|saida[12]~48 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \ULA|saida[12]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N14
dffeas \BancoRegistradores|registrador~306 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[12]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~306 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~306 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N0
cyclonev_lcell_comb \BancoRegistradores|registrador~1234 (
// Equation(s):
// \BancoRegistradores|registrador~1234_combout  = ( \ROM|memROM~17_combout  & ( \ROM|memROM~16_combout  ) ) # ( !\ROM|memROM~17_combout  & ( (\BancoRegistradores|registrador~50_q  & (!\ROM|memROM~16_combout  & !\ROM|memROM~11_combout )) ) )

	.dataa(!\BancoRegistradores|registrador~50_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1234 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1234 .lut_mask = 64'h500050000F0F0F0F;
defparam \BancoRegistradores|registrador~1234 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N51
cyclonev_lcell_comb \BancoRegistradores|registrador~1119 (
// Equation(s):
// \BancoRegistradores|registrador~1119_combout  = ( \BancoRegistradores|registrador~1234_combout  & ( !\ROM|memROM~16_combout  ) ) # ( !\BancoRegistradores|registrador~1234_combout  & ( (\ROM|memROM~16_combout  & (\BancoRegistradores|registrador~306_q  & 
// !\ROM|memROM~11_combout )) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~306_q ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1234_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1119 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1119 .lut_mask = 64'h05000500AAAAAAAA;
defparam \BancoRegistradores|registrador~1119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N39
cyclonev_lcell_comb \MUXRegImed|saida_MUX[12]~15 (
// Equation(s):
// \MUXRegImed|saida_MUX[12]~15_combout  = ( \BancoRegistradores|registrador~1119_combout  & ( !\MUXRegImed|saida_MUX[4]~6_combout  ) ) # ( !\BancoRegistradores|registrador~1119_combout  & ( \MUXRegImed|saida_MUX[4]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[12]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[12]~15 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[12]~15 .lut_mask = 64'h0F0F0F0FFF00FF00;
defparam \MUXRegImed|saida_MUX[12]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N42
cyclonev_lcell_comb \ULA|Add0~53 (
// Equation(s):
// \ULA|Add0~53_sumout  = SUM(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[13]~16_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1128_combout )) ) + ( \ULA|Add0~50  ))
// \ULA|Add0~54  = CARRY(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[13]~16_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1128_combout )) ) + ( \ULA|Add0~50  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\ULA|Equal7~0_combout ),
	.datac(!\BancoRegistradores|Equal1~1_combout ),
	.datad(!\MUXRegImed|saida_MUX[13]~16_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1128_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~53_sumout ),
	.cout(\ULA|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~53 .extended_lut = "off";
defparam \ULA|Add0~53 .lut_mask = 64'h0000FFF50000CC33;
defparam \ULA|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N36
cyclonev_lcell_comb \BancoRegistradores|saidaA[13]~8 (
// Equation(s):
// \BancoRegistradores|saidaA[13]~8_combout  = (\BancoRegistradores|registrador~1128_combout  & \BancoRegistradores|Equal1~0_combout )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~1128_combout ),
	.datac(!\BancoRegistradores|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[13]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[13]~8 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[13]~8 .lut_mask = 64'h0303030303030303;
defparam \BancoRegistradores|saidaA[13]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N36
cyclonev_lcell_comb \ULA|saida[13]~49 (
// Equation(s):
// \ULA|saida[13]~49_combout  = ( \MUXRegImed|saida_MUX[13]~16_combout  & ( \BancoRegistradores|saidaA[13]~8_combout  & ( (!\UC|palavraControle[4]~2_combout  & (((!\UC|palavraControle[2]~1_combout ) # (!\UC|palavraControle[3]~0_combout )))) # 
// (\UC|palavraControle[4]~2_combout  & ((!\ULA|saida[0]~19_combout ) # ((\UC|palavraControle[3]~0_combout ) # (\UC|palavraControle[2]~1_combout )))) ) ) ) # ( !\MUXRegImed|saida_MUX[13]~16_combout  & ( \BancoRegistradores|saidaA[13]~8_combout  & ( 
// (!\UC|palavraControle[4]~2_combout  $ (\UC|palavraControle[2]~1_combout )) # (\UC|palavraControle[3]~0_combout ) ) ) ) # ( \MUXRegImed|saida_MUX[13]~16_combout  & ( !\BancoRegistradores|saidaA[13]~8_combout  & ( (!\UC|palavraControle[4]~2_combout  & 
// ((!\UC|palavraControle[2]~1_combout  $ (\UC|palavraControle[3]~0_combout )))) # (\UC|palavraControle[4]~2_combout  & (!\ULA|saida[0]~19_combout  & (!\UC|palavraControle[2]~1_combout  & !\UC|palavraControle[3]~0_combout ))) ) ) )

	.dataa(!\ULA|saida[0]~19_combout ),
	.datab(!\UC|palavraControle[4]~2_combout ),
	.datac(!\UC|palavraControle[2]~1_combout ),
	.datad(!\UC|palavraControle[3]~0_combout ),
	.datae(!\MUXRegImed|saida_MUX[13]~16_combout ),
	.dataf(!\BancoRegistradores|saidaA[13]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[13]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[13]~49 .extended_lut = "off";
defparam \ULA|saida[13]~49 .lut_mask = 64'h0000E00CC3FFEFF3;
defparam \ULA|saida[13]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N57
cyclonev_lcell_comb \ULA|saida[13]~50 (
// Equation(s):
// \ULA|saida[13]~50_combout  = ( \ULA|saida[13]~49_combout  & ( (!\ULA|saida[0]~0_combout ) # (\ULA|Add0~53_sumout ) ) ) # ( !\ULA|saida[13]~49_combout  & ( (\ULA|saida[0]~0_combout  & \ULA|Add0~53_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|saida[0]~0_combout ),
	.datad(!\ULA|Add0~53_sumout ),
	.datae(gnd),
	.dataf(!\ULA|saida[13]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[13]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[13]~50 .extended_lut = "off";
defparam \ULA|saida[13]~50 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ULA|saida[13]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N2
dffeas \BancoRegistradores|registrador~307 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[13]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~307 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~307 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N27
cyclonev_lcell_comb \BancoRegistradores|registrador~1235 (
// Equation(s):
// \BancoRegistradores|registrador~1235_combout  = ( \ROM|memROM~17_combout  & ( \ROM|memROM~16_combout  ) ) # ( !\ROM|memROM~17_combout  & ( (!\ROM|memROM~16_combout  & (!\ROM|memROM~11_combout  & \BancoRegistradores|registrador~51_q )) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\BancoRegistradores|registrador~51_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1235 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1235 .lut_mask = 64'h00A000A055555555;
defparam \BancoRegistradores|registrador~1235 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N0
cyclonev_lcell_comb \BancoRegistradores|registrador~1124 (
// Equation(s):
// \BancoRegistradores|registrador~1124_combout  = ( \BancoRegistradores|registrador~1235_combout  & ( !\ROM|memROM~16_combout  ) ) # ( !\BancoRegistradores|registrador~1235_combout  & ( (\ROM|memROM~16_combout  & (!\ROM|memROM~11_combout  & 
// \BancoRegistradores|registrador~307_q )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~16_combout ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\BancoRegistradores|registrador~307_q ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1235_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1124 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1124 .lut_mask = 64'h00300030CCCCCCCC;
defparam \BancoRegistradores|registrador~1124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N27
cyclonev_lcell_comb \MUXRegImed|saida_MUX[13]~16 (
// Equation(s):
// \MUXRegImed|saida_MUX[13]~16_combout  = ( \BancoRegistradores|registrador~1124_combout  & ( !\MUXRegImed|saida_MUX[4]~6_combout  ) ) # ( !\BancoRegistradores|registrador~1124_combout  & ( \MUXRegImed|saida_MUX[4]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[13]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[13]~16 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[13]~16 .lut_mask = 64'h00FF00FFF0F0F0F0;
defparam \MUXRegImed|saida_MUX[13]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N45
cyclonev_lcell_comb \ULA|Add0~57 (
// Equation(s):
// \ULA|Add0~57_sumout  = SUM(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[14]~17_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1133_combout )) ) + ( \ULA|Add0~54  ))
// \ULA|Add0~58  = CARRY(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[14]~17_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1133_combout )) ) + ( \ULA|Add0~54  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\ULA|Equal7~0_combout ),
	.datac(!\BancoRegistradores|Equal1~1_combout ),
	.datad(!\MUXRegImed|saida_MUX[14]~17_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1133_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~57_sumout ),
	.cout(\ULA|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~57 .extended_lut = "off";
defparam \ULA|Add0~57 .lut_mask = 64'h0000FFF50000CC33;
defparam \ULA|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N36
cyclonev_lcell_comb \ULA|saida[14]~52 (
// Equation(s):
// \ULA|saida[14]~52_combout  = ( \ULA|Add0~57_sumout  & ( (\ULA|saida[14]~51_combout ) # (\ULA|saida[0]~0_combout ) ) ) # ( !\ULA|Add0~57_sumout  & ( (!\ULA|saida[0]~0_combout  & \ULA|saida[14]~51_combout ) ) )

	.dataa(gnd),
	.datab(!\ULA|saida[0]~0_combout ),
	.datac(!\ULA|saida[14]~51_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[14]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[14]~52 .extended_lut = "off";
defparam \ULA|saida[14]~52 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \ULA|saida[14]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N16
dffeas \BancoRegistradores|registrador~308DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[14]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~308DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~308DUPLICATE .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~308DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N21
cyclonev_lcell_comb \BancoRegistradores|registrador~1236 (
// Equation(s):
// \BancoRegistradores|registrador~1236_combout  = ( \ROM|memROM~16_combout  & ( \ROM|memROM~11_combout  & ( \ROM|memROM~17_combout  ) ) ) # ( \ROM|memROM~16_combout  & ( !\ROM|memROM~11_combout  & ( \ROM|memROM~17_combout  ) ) ) # ( !\ROM|memROM~16_combout  
// & ( !\ROM|memROM~11_combout  & ( (!\ROM|memROM~17_combout  & \BancoRegistradores|registrador~52_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~17_combout ),
	.datad(!\BancoRegistradores|registrador~52_q ),
	.datae(!\ROM|memROM~16_combout ),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1236 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1236 .lut_mask = 64'h00F00F0F00000F0F;
defparam \BancoRegistradores|registrador~1236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N12
cyclonev_lcell_comb \BancoRegistradores|registrador~1129 (
// Equation(s):
// \BancoRegistradores|registrador~1129_combout  = ( \BancoRegistradores|registrador~1236_combout  & ( !\ROM|memROM~16_combout  ) ) # ( !\BancoRegistradores|registrador~1236_combout  & ( (\ROM|memROM~16_combout  & (!\ROM|memROM~11_combout  & 
// \BancoRegistradores|registrador~308DUPLICATE_q )) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\BancoRegistradores|registrador~308DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1129 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1129 .lut_mask = 64'h00500050AAAAAAAA;
defparam \BancoRegistradores|registrador~1129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N9
cyclonev_lcell_comb \MUXRegImed|saida_MUX[14]~17 (
// Equation(s):
// \MUXRegImed|saida_MUX[14]~17_combout  = ( \BancoRegistradores|registrador~1129_combout  & ( (!\MUXRegImed|saida_MUX[0]~0_combout  & ((!\BancoRegistradores|Equal0~0_combout ))) # (\MUXRegImed|saida_MUX[0]~0_combout  & (\ROM|memROM~11_combout )) ) ) # ( 
// !\BancoRegistradores|registrador~1129_combout  & ( (\ROM|memROM~11_combout  & \MUXRegImed|saida_MUX[0]~0_combout ) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|Equal0~0_combout ),
	.datad(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1129_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[14]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[14]~17 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[14]~17 .lut_mask = 64'h00550055F055F055;
defparam \MUXRegImed|saida_MUX[14]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N48
cyclonev_lcell_comb \ULA|Add0~61 (
// Equation(s):
// \ULA|Add0~61_sumout  = SUM(( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1138_combout )) ) + ( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[15]~18_combout ) ) + ( \ULA|Add0~58  ))
// \ULA|Add0~62  = CARRY(( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1138_combout )) ) + ( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[15]~18_combout ) ) + ( \ULA|Add0~58  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\BancoRegistradores|Equal1~1_combout ),
	.datac(!\ULA|Equal7~0_combout ),
	.datad(!\BancoRegistradores|registrador~1138_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[15]~18_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~61_sumout ),
	.cout(\ULA|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~61 .extended_lut = "off";
defparam \ULA|Add0~61 .lut_mask = 64'h00000FF000000022;
defparam \ULA|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N6
cyclonev_lcell_comb \ULA|saida[15]~54 (
// Equation(s):
// \ULA|saida[15]~54_combout  = ( \ULA|Add0~61_sumout  & ( (\ULA|saida[0]~0_combout ) # (\ULA|saida[15]~53_combout ) ) ) # ( !\ULA|Add0~61_sumout  & ( (\ULA|saida[15]~53_combout  & !\ULA|saida[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ULA|saida[15]~53_combout ),
	.datac(gnd),
	.datad(!\ULA|saida[0]~0_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[15]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[15]~54 .extended_lut = "off";
defparam \ULA|saida[15]~54 .lut_mask = 64'h3300330033FF33FF;
defparam \ULA|saida[15]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N2
dffeas \BancoRegistradores|registrador~53 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[15]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~53 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N54
cyclonev_lcell_comb \BancoRegistradores|registrador~1138 (
// Equation(s):
// \BancoRegistradores|registrador~1138_combout  = ( !\ROM|memROM~10_combout  & ( (!\ROM|memROM~11_combout  & (\BancoRegistradores|registrador~53_q )) # (\ROM|memROM~11_combout  & ((\BancoRegistradores|registrador~309_q ))) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~53_q ),
	.datad(!\BancoRegistradores|registrador~309_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1138 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1138 .lut_mask = 64'h0A5F0A5F00000000;
defparam \BancoRegistradores|registrador~1138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N51
cyclonev_lcell_comb \ULA|Add0~65 (
// Equation(s):
// \ULA|Add0~65_sumout  = SUM(( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1143_combout )) ) + ( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[16]~19_combout ) ) + ( \ULA|Add0~62  ))
// \ULA|Add0~66  = CARRY(( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1143_combout )) ) + ( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[16]~19_combout ) ) + ( \ULA|Add0~62  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\BancoRegistradores|Equal1~1_combout ),
	.datac(!\ULA|Equal7~0_combout ),
	.datad(!\BancoRegistradores|registrador~1143_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[16]~19_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~65_sumout ),
	.cout(\ULA|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~65 .extended_lut = "off";
defparam \ULA|Add0~65 .lut_mask = 64'h00000FF000000022;
defparam \ULA|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N24
cyclonev_lcell_comb \BancoRegistradores|saidaA[16]~11 (
// Equation(s):
// \BancoRegistradores|saidaA[16]~11_combout  = ( \BancoRegistradores|registrador~1143_combout  & ( \BancoRegistradores|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|Equal1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[16]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[16]~11 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[16]~11 .lut_mask = 64'h0000000033333333;
defparam \BancoRegistradores|saidaA[16]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N51
cyclonev_lcell_comb \ULA|saida[16]~55 (
// Equation(s):
// \ULA|saida[16]~55_combout  = ( \MUXRegImed|saida_MUX[16]~19_combout  & ( \BancoRegistradores|saidaA[16]~11_combout  & ( (!\UC|palavraControle[3]~0_combout  & ((!\ULA|saida[0]~19_combout ) # ((!\UC|palavraControle[4]~2_combout ) # 
// (\UC|palavraControle[2]~1_combout )))) # (\UC|palavraControle[3]~0_combout  & (((!\UC|palavraControle[2]~1_combout ) # (\UC|palavraControle[4]~2_combout )))) ) ) ) # ( !\MUXRegImed|saida_MUX[16]~19_combout  & ( \BancoRegistradores|saidaA[16]~11_combout  & 
// ( (!\UC|palavraControle[2]~1_combout  $ (\UC|palavraControle[4]~2_combout )) # (\UC|palavraControle[3]~0_combout ) ) ) ) # ( \MUXRegImed|saida_MUX[16]~19_combout  & ( !\BancoRegistradores|saidaA[16]~11_combout  & ( (!\UC|palavraControle[3]~0_combout  & 
// (!\UC|palavraControle[2]~1_combout  & ((!\ULA|saida[0]~19_combout ) # (!\UC|palavraControle[4]~2_combout )))) # (\UC|palavraControle[3]~0_combout  & (((\UC|palavraControle[2]~1_combout  & !\UC|palavraControle[4]~2_combout )))) ) ) )

	.dataa(!\UC|palavraControle[3]~0_combout ),
	.datab(!\ULA|saida[0]~19_combout ),
	.datac(!\UC|palavraControle[2]~1_combout ),
	.datad(!\UC|palavraControle[4]~2_combout ),
	.datae(!\MUXRegImed|saida_MUX[16]~19_combout ),
	.dataf(!\BancoRegistradores|saidaA[16]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[16]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[16]~55 .extended_lut = "off";
defparam \ULA|saida[16]~55 .lut_mask = 64'h0000A580F55FFADF;
defparam \ULA|saida[16]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N54
cyclonev_lcell_comb \ULA|saida[16]~56 (
// Equation(s):
// \ULA|saida[16]~56_combout  = ( \ULA|saida[16]~55_combout  & ( (!\ULA|saida[0]~0_combout ) # (\ULA|Add0~65_sumout ) ) ) # ( !\ULA|saida[16]~55_combout  & ( (\ULA|saida[0]~0_combout  & \ULA|Add0~65_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|saida[0]~0_combout ),
	.datad(!\ULA|Add0~65_sumout ),
	.datae(gnd),
	.dataf(!\ULA|saida[16]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[16]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[16]~56 .extended_lut = "off";
defparam \ULA|saida[16]~56 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ULA|saida[16]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N53
dffeas \BancoRegistradores|registrador~310 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[16]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~310 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~310 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N57
cyclonev_lcell_comb \BancoRegistradores|registrador~1143 (
// Equation(s):
// \BancoRegistradores|registrador~1143_combout  = ( !\ROM|memROM~10_combout  & ( (!\ROM|memROM~11_combout  & ((\BancoRegistradores|registrador~54_q ))) # (\ROM|memROM~11_combout  & (\BancoRegistradores|registrador~310_q )) ) )

	.dataa(!\BancoRegistradores|registrador~310_q ),
	.datab(!\BancoRegistradores|registrador~54_q ),
	.datac(gnd),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1143 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1143 .lut_mask = 64'h3355335500000000;
defparam \BancoRegistradores|registrador~1143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N54
cyclonev_lcell_comb \ULA|Add0~69 (
// Equation(s):
// \ULA|Add0~69_sumout  = SUM(( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1148_combout )) ) + ( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[17]~20_combout ) ) + ( \ULA|Add0~66  ))
// \ULA|Add0~70  = CARRY(( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1148_combout )) ) + ( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[17]~20_combout ) ) + ( \ULA|Add0~66  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\ULA|Equal7~0_combout ),
	.datac(!\BancoRegistradores|Equal1~1_combout ),
	.datad(!\BancoRegistradores|registrador~1148_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[17]~20_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~69_sumout ),
	.cout(\ULA|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~69 .extended_lut = "off";
defparam \ULA|Add0~69 .lut_mask = 64'h000033CC0000000A;
defparam \ULA|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N15
cyclonev_lcell_comb \ULA|saida[17]~58 (
// Equation(s):
// \ULA|saida[17]~58_combout  = ( \ULA|Add0~69_sumout  & ( (\ULA|saida[17]~57_combout ) # (\ULA|saida[0]~0_combout ) ) ) # ( !\ULA|Add0~69_sumout  & ( (!\ULA|saida[0]~0_combout  & \ULA|saida[17]~57_combout ) ) )

	.dataa(!\ULA|saida[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ULA|saida[17]~57_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[17]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[17]~58 .extended_lut = "off";
defparam \ULA|saida[17]~58 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \ULA|saida[17]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N14
dffeas \BancoRegistradores|registrador~55 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[17]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~55 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~55 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N12
cyclonev_lcell_comb \BancoRegistradores|registrador~1148 (
// Equation(s):
// \BancoRegistradores|registrador~1148_combout  = ( !\ROM|memROM~10_combout  & ( (!\ROM|memROM~11_combout  & (\BancoRegistradores|registrador~55_q )) # (\ROM|memROM~11_combout  & ((\BancoRegistradores|registrador~311_q ))) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~55_q ),
	.datad(!\BancoRegistradores|registrador~311_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1148 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1148 .lut_mask = 64'h0A5F0A5F00000000;
defparam \BancoRegistradores|registrador~1148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N57
cyclonev_lcell_comb \ULA|Add0~73 (
// Equation(s):
// \ULA|Add0~73_sumout  = SUM(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[18]~21_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1153_combout )) ) + ( \ULA|Add0~70  ))
// \ULA|Add0~74  = CARRY(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[18]~21_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1153_combout )) ) + ( \ULA|Add0~70  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\ULA|Equal7~0_combout ),
	.datac(!\BancoRegistradores|Equal1~1_combout ),
	.datad(!\MUXRegImed|saida_MUX[18]~21_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1153_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~73_sumout ),
	.cout(\ULA|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~73 .extended_lut = "off";
defparam \ULA|Add0~73 .lut_mask = 64'h0000FFF50000CC33;
defparam \ULA|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N30
cyclonev_lcell_comb \ULA|saida[18]~60 (
// Equation(s):
// \ULA|saida[18]~60_combout  = ( \ULA|saida[18]~59_combout  & ( \ULA|Add0~73_sumout  ) ) # ( !\ULA|saida[18]~59_combout  & ( \ULA|Add0~73_sumout  & ( \ULA|saida[0]~0_combout  ) ) ) # ( \ULA|saida[18]~59_combout  & ( !\ULA|Add0~73_sumout  & ( 
// !\ULA|saida[0]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|saida[0]~0_combout ),
	.datad(gnd),
	.datae(!\ULA|saida[18]~59_combout ),
	.dataf(!\ULA|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[18]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[18]~60 .extended_lut = "off";
defparam \ULA|saida[18]~60 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \ULA|saida[18]~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N39
cyclonev_lcell_comb \BancoRegistradores|registrador~312feeder (
// Equation(s):
// \BancoRegistradores|registrador~312feeder_combout  = ( \ULA|saida[18]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|saida[18]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~312feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~312feeder .extended_lut = "off";
defparam \BancoRegistradores|registrador~312feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \BancoRegistradores|registrador~312feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N41
dffeas \BancoRegistradores|registrador~312 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\BancoRegistradores|registrador~312feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~312 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~312 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N6
cyclonev_lcell_comb \BancoRegistradores|registrador~1240 (
// Equation(s):
// \BancoRegistradores|registrador~1240_combout  = ( \ROM|memROM~17_combout  & ( \ROM|memROM~16_combout  ) ) # ( !\ROM|memROM~17_combout  & ( (\BancoRegistradores|registrador~56_q  & (!\ROM|memROM~11_combout  & !\ROM|memROM~16_combout )) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~56_q ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\ROM|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1240 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1240 .lut_mask = 64'h3000300000FF00FF;
defparam \BancoRegistradores|registrador~1240 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N18
cyclonev_lcell_comb \BancoRegistradores|registrador~1149 (
// Equation(s):
// \BancoRegistradores|registrador~1149_combout  = ( \ROM|memROM~11_combout  & ( (!\ROM|memROM~16_combout  & \BancoRegistradores|registrador~1240_combout ) ) ) # ( !\ROM|memROM~11_combout  & ( (!\ROM|memROM~16_combout  & 
// ((\BancoRegistradores|registrador~1240_combout ))) # (\ROM|memROM~16_combout  & (\BancoRegistradores|registrador~312_q  & !\BancoRegistradores|registrador~1240_combout )) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~312_q ),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\BancoRegistradores|registrador~1240_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1149 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1149 .lut_mask = 64'h03F003F000F000F0;
defparam \BancoRegistradores|registrador~1149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N21
cyclonev_lcell_comb \MUXRegImed|saida_MUX[18]~21 (
// Equation(s):
// \MUXRegImed|saida_MUX[18]~21_combout  = ( \BancoRegistradores|registrador~1149_combout  & ( !\MUXRegImed|saida_MUX[4]~6_combout  ) ) # ( !\BancoRegistradores|registrador~1149_combout  & ( \MUXRegImed|saida_MUX[4]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1149_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[18]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[18]~21 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[18]~21 .lut_mask = 64'h00FF00FFF0F0F0F0;
defparam \MUXRegImed|saida_MUX[18]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N0
cyclonev_lcell_comb \ULA|Add0~77 (
// Equation(s):
// \ULA|Add0~77_sumout  = SUM(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[19]~22_combout ) ) + ( (\BancoRegistradores|Equal1~1_combout  & (!\PC|DOUT [7] & \BancoRegistradores|registrador~1158_combout )) ) + ( \ULA|Add0~74  ))
// \ULA|Add0~78  = CARRY(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[19]~22_combout ) ) + ( (\BancoRegistradores|Equal1~1_combout  & (!\PC|DOUT [7] & \BancoRegistradores|registrador~1158_combout )) ) + ( \ULA|Add0~74  ))

	.dataa(!\BancoRegistradores|Equal1~1_combout ),
	.datab(!\ULA|Equal7~0_combout ),
	.datac(!\PC|DOUT [7]),
	.datad(!\MUXRegImed|saida_MUX[19]~22_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1158_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~77_sumout ),
	.cout(\ULA|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~77 .extended_lut = "off";
defparam \ULA|Add0~77 .lut_mask = 64'h0000FFAF0000CC33;
defparam \ULA|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N57
cyclonev_lcell_comb \ULA|saida[19]~62 (
// Equation(s):
// \ULA|saida[19]~62_combout  = (!\ULA|saida[0]~0_combout  & (\ULA|saida[19]~61_combout )) # (\ULA|saida[0]~0_combout  & ((\ULA|Add0~77_sumout )))

	.dataa(gnd),
	.datab(!\ULA|saida[19]~61_combout ),
	.datac(!\ULA|saida[0]~0_combout ),
	.datad(!\ULA|Add0~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[19]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[19]~62 .extended_lut = "off";
defparam \ULA|saida[19]~62 .lut_mask = 64'h303F303F303F303F;
defparam \ULA|saida[19]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N49
dffeas \BancoRegistradores|registrador~313 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[19]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~313 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~313 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N6
cyclonev_lcell_comb \BancoRegistradores|registrador~1241 (
// Equation(s):
// \BancoRegistradores|registrador~1241_combout  = ( \ROM|memROM~11_combout  & ( (\ROM|memROM~16_combout  & \ROM|memROM~17_combout ) ) ) # ( !\ROM|memROM~11_combout  & ( (!\ROM|memROM~16_combout  & (\BancoRegistradores|registrador~57_q  & 
// !\ROM|memROM~17_combout )) # (\ROM|memROM~16_combout  & ((\ROM|memROM~17_combout ))) ) )

	.dataa(!\BancoRegistradores|registrador~57_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\ROM|memROM~17_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1241 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1241 .lut_mask = 64'h500F500F000F000F;
defparam \BancoRegistradores|registrador~1241 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N24
cyclonev_lcell_comb \BancoRegistradores|registrador~1154 (
// Equation(s):
// \BancoRegistradores|registrador~1154_combout  = ( \BancoRegistradores|registrador~1241_combout  & ( !\ROM|memROM~16_combout  ) ) # ( !\BancoRegistradores|registrador~1241_combout  & ( (\BancoRegistradores|registrador~313_q  & (!\ROM|memROM~11_combout  & 
// \ROM|memROM~16_combout )) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~313_q ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\ROM|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1241_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1154 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1154 .lut_mask = 64'h00300030FF00FF00;
defparam \BancoRegistradores|registrador~1154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N33
cyclonev_lcell_comb \MUXRegImed|saida_MUX[19]~22 (
// Equation(s):
// \MUXRegImed|saida_MUX[19]~22_combout  = ( \BancoRegistradores|registrador~1154_combout  & ( !\MUXRegImed|saida_MUX[4]~6_combout  ) ) # ( !\BancoRegistradores|registrador~1154_combout  & ( \MUXRegImed|saida_MUX[4]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[19]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[19]~22 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[19]~22 .lut_mask = 64'h0F0F0F0FFF00FF00;
defparam \MUXRegImed|saida_MUX[19]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N3
cyclonev_lcell_comb \ULA|Add0~81 (
// Equation(s):
// \ULA|Add0~81_sumout  = SUM(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[20]~23_combout ) ) + ( (\BancoRegistradores|Equal1~1_combout  & (!\PC|DOUT [7] & \BancoRegistradores|registrador~1163_combout )) ) + ( \ULA|Add0~78  ))
// \ULA|Add0~82  = CARRY(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[20]~23_combout ) ) + ( (\BancoRegistradores|Equal1~1_combout  & (!\PC|DOUT [7] & \BancoRegistradores|registrador~1163_combout )) ) + ( \ULA|Add0~78  ))

	.dataa(!\BancoRegistradores|Equal1~1_combout ),
	.datab(!\ULA|Equal7~0_combout ),
	.datac(!\PC|DOUT [7]),
	.datad(!\MUXRegImed|saida_MUX[20]~23_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1163_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~81_sumout ),
	.cout(\ULA|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~81 .extended_lut = "off";
defparam \ULA|Add0~81 .lut_mask = 64'h0000FFAF0000CC33;
defparam \ULA|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N36
cyclonev_lcell_comb \ULA|saida[20]~64 (
// Equation(s):
// \ULA|saida[20]~64_combout  = ( \ULA|Add0~81_sumout  & ( (\ULA|saida[20]~63_combout ) # (\ULA|saida[0]~0_combout ) ) ) # ( !\ULA|Add0~81_sumout  & ( (!\ULA|saida[0]~0_combout  & \ULA|saida[20]~63_combout ) ) )

	.dataa(gnd),
	.datab(!\ULA|saida[0]~0_combout ),
	.datac(gnd),
	.datad(!\ULA|saida[20]~63_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[20]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[20]~64 .extended_lut = "off";
defparam \ULA|saida[20]~64 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \ULA|saida[20]~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N38
dffeas \BancoRegistradores|registrador~314 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|saida[20]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~314 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~314 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N33
cyclonev_lcell_comb \BancoRegistradores|registrador~1242 (
// Equation(s):
// \BancoRegistradores|registrador~1242_combout  = ( \ROM|memROM~11_combout  & ( (\ROM|memROM~16_combout  & \ROM|memROM~17_combout ) ) ) # ( !\ROM|memROM~11_combout  & ( (!\ROM|memROM~16_combout  & (!\ROM|memROM~17_combout  & 
// \BancoRegistradores|registrador~58_q )) # (\ROM|memROM~16_combout  & (\ROM|memROM~17_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~16_combout ),
	.datac(!\ROM|memROM~17_combout ),
	.datad(!\BancoRegistradores|registrador~58_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1242 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1242 .lut_mask = 64'h03C303C303030303;
defparam \BancoRegistradores|registrador~1242 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N39
cyclonev_lcell_comb \BancoRegistradores|registrador~1159 (
// Equation(s):
// \BancoRegistradores|registrador~1159_combout  = ( \BancoRegistradores|registrador~1242_combout  & ( !\ROM|memROM~16_combout  ) ) # ( !\BancoRegistradores|registrador~1242_combout  & ( (!\ROM|memROM~11_combout  & (\ROM|memROM~16_combout  & 
// \BancoRegistradores|registrador~314_q )) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\BancoRegistradores|registrador~314_q ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1242_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1159 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1159 .lut_mask = 64'h000A000AF0F0F0F0;
defparam \BancoRegistradores|registrador~1159 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N15
cyclonev_lcell_comb \MUXRegImed|saida_MUX[20]~23 (
// Equation(s):
// \MUXRegImed|saida_MUX[20]~23_combout  = ( \BancoRegistradores|registrador~1159_combout  & ( !\MUXRegImed|saida_MUX[4]~6_combout  ) ) # ( !\BancoRegistradores|registrador~1159_combout  & ( \MUXRegImed|saida_MUX[4]~5_combout  ) )

	.dataa(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[20]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[20]~23 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[20]~23 .lut_mask = 64'h0F0F0F0FAAAAAAAA;
defparam \MUXRegImed|saida_MUX[20]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N6
cyclonev_lcell_comb \ULA|Add0~85 (
// Equation(s):
// \ULA|Add0~85_sumout  = SUM(( (\BancoRegistradores|Equal1~1_combout  & (!\PC|DOUT [7] & \BancoRegistradores|registrador~1168_combout )) ) + ( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[21]~24_combout ) ) + ( \ULA|Add0~82  ))
// \ULA|Add0~86  = CARRY(( (\BancoRegistradores|Equal1~1_combout  & (!\PC|DOUT [7] & \BancoRegistradores|registrador~1168_combout )) ) + ( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[21]~24_combout ) ) + ( \ULA|Add0~82  ))

	.dataa(!\BancoRegistradores|Equal1~1_combout ),
	.datab(!\ULA|Equal7~0_combout ),
	.datac(!\PC|DOUT [7]),
	.datad(!\BancoRegistradores|registrador~1168_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[21]~24_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~85_sumout ),
	.cout(\ULA|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~85 .extended_lut = "off";
defparam \ULA|Add0~85 .lut_mask = 64'h000033CC00000050;
defparam \ULA|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N27
cyclonev_lcell_comb \ULA|saida[21]~66 (
// Equation(s):
// \ULA|saida[21]~66_combout  = ( \ULA|Add0~85_sumout  & ( (\ULA|saida[21]~65_combout ) # (\ULA|saida[0]~0_combout ) ) ) # ( !\ULA|Add0~85_sumout  & ( (!\ULA|saida[0]~0_combout  & \ULA|saida[21]~65_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|saida[0]~0_combout ),
	.datad(!\ULA|saida[21]~65_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[21]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[21]~66 .extended_lut = "off";
defparam \ULA|saida[21]~66 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ULA|saida[21]~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N46
dffeas \BancoRegistradores|registrador~59 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[21]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~59 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~59 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N42
cyclonev_lcell_comb \BancoRegistradores|registrador~1168 (
// Equation(s):
// \BancoRegistradores|registrador~1168_combout  = ( \BancoRegistradores|registrador~315_q  & ( (!\ROM|memROM~10_combout  & ((\BancoRegistradores|registrador~59_q ) # (\ROM|memROM~11_combout ))) ) ) # ( !\BancoRegistradores|registrador~315_q  & ( 
// (!\ROM|memROM~11_combout  & (!\ROM|memROM~10_combout  & \BancoRegistradores|registrador~59_q )) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(gnd),
	.datac(!\ROM|memROM~10_combout ),
	.datad(!\BancoRegistradores|registrador~59_q ),
	.datae(!\BancoRegistradores|registrador~315_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1168 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1168 .lut_mask = 64'h00A050F000A050F0;
defparam \BancoRegistradores|registrador~1168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N9
cyclonev_lcell_comb \ULA|Add0~89 (
// Equation(s):
// \ULA|Add0~89_sumout  = SUM(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[22]~25_combout ) ) + ( (\BancoRegistradores|Equal1~1_combout  & (!\PC|DOUT [7] & \BancoRegistradores|registrador~1173_combout )) ) + ( \ULA|Add0~86  ))
// \ULA|Add0~90  = CARRY(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[22]~25_combout ) ) + ( (\BancoRegistradores|Equal1~1_combout  & (!\PC|DOUT [7] & \BancoRegistradores|registrador~1173_combout )) ) + ( \ULA|Add0~86  ))

	.dataa(!\BancoRegistradores|Equal1~1_combout ),
	.datab(!\ULA|Equal7~0_combout ),
	.datac(!\PC|DOUT [7]),
	.datad(!\MUXRegImed|saida_MUX[22]~25_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1173_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~89_sumout ),
	.cout(\ULA|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~89 .extended_lut = "off";
defparam \ULA|Add0~89 .lut_mask = 64'h0000FFAF0000CC33;
defparam \ULA|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N9
cyclonev_lcell_comb \ULA|saida[22]~68 (
// Equation(s):
// \ULA|saida[22]~68_combout  = ( \ULA|Add0~89_sumout  & ( (\ULA|saida[22]~67_combout ) # (\ULA|saida[0]~0_combout ) ) ) # ( !\ULA|Add0~89_sumout  & ( (!\ULA|saida[0]~0_combout  & \ULA|saida[22]~67_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|saida[0]~0_combout ),
	.datad(!\ULA|saida[22]~67_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[22]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[22]~68 .extended_lut = "off";
defparam \ULA|saida[22]~68 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \ULA|saida[22]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N5
dffeas \BancoRegistradores|registrador~316 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[22]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~316 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~316 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N12
cyclonev_lcell_comb \BancoRegistradores|registrador~1244 (
// Equation(s):
// \BancoRegistradores|registrador~1244_combout  = ( \ROM|memROM~17_combout  & ( \ROM|memROM~16_combout  ) ) # ( !\ROM|memROM~17_combout  & ( (\BancoRegistradores|registrador~60_q  & (!\ROM|memROM~11_combout  & !\ROM|memROM~16_combout )) ) )

	.dataa(!\BancoRegistradores|registrador~60_q ),
	.datab(gnd),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\ROM|memROM~16_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1244 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1244 .lut_mask = 64'h5000500000FF00FF;
defparam \BancoRegistradores|registrador~1244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N51
cyclonev_lcell_comb \BancoRegistradores|registrador~1169 (
// Equation(s):
// \BancoRegistradores|registrador~1169_combout  = ( \BancoRegistradores|registrador~316_q  & ( \BancoRegistradores|registrador~1244_combout  & ( !\ROM|memROM~16_combout  ) ) ) # ( !\BancoRegistradores|registrador~316_q  & ( 
// \BancoRegistradores|registrador~1244_combout  & ( !\ROM|memROM~16_combout  ) ) ) # ( \BancoRegistradores|registrador~316_q  & ( !\BancoRegistradores|registrador~1244_combout  & ( (\ROM|memROM~16_combout  & !\ROM|memROM~11_combout ) ) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM|memROM~11_combout ),
	.datae(!\BancoRegistradores|registrador~316_q ),
	.dataf(!\BancoRegistradores|registrador~1244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1169 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1169 .lut_mask = 64'h00005500AAAAAAAA;
defparam \BancoRegistradores|registrador~1169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N45
cyclonev_lcell_comb \MUXRegImed|saida_MUX[22]~25 (
// Equation(s):
// \MUXRegImed|saida_MUX[22]~25_combout  = ( \BancoRegistradores|registrador~1169_combout  & ( !\MUXRegImed|saida_MUX[4]~6_combout  ) ) # ( !\BancoRegistradores|registrador~1169_combout  & ( \MUXRegImed|saida_MUX[4]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[22]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[22]~25 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[22]~25 .lut_mask = 64'h00FF00FFF0F0F0F0;
defparam \MUXRegImed|saida_MUX[22]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N12
cyclonev_lcell_comb \ULA|Add0~93 (
// Equation(s):
// \ULA|Add0~93_sumout  = SUM(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[23]~26_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1178_combout )) ) + ( \ULA|Add0~90  ))
// \ULA|Add0~94  = CARRY(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[23]~26_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1178_combout )) ) + ( \ULA|Add0~90  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\ULA|Equal7~0_combout ),
	.datac(!\BancoRegistradores|Equal1~1_combout ),
	.datad(!\MUXRegImed|saida_MUX[23]~26_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1178_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~93_sumout ),
	.cout(\ULA|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~93 .extended_lut = "off";
defparam \ULA|Add0~93 .lut_mask = 64'h0000FFF50000CC33;
defparam \ULA|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N0
cyclonev_lcell_comb \ULA|saida[23]~70 (
// Equation(s):
// \ULA|saida[23]~70_combout  = ( \ULA|Add0~93_sumout  & ( (\ULA|saida[0]~0_combout ) # (\ULA|saida[23]~69_combout ) ) ) # ( !\ULA|Add0~93_sumout  & ( (\ULA|saida[23]~69_combout  & !\ULA|saida[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|saida[23]~69_combout ),
	.datad(!\ULA|saida[0]~0_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[23]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[23]~70 .extended_lut = "off";
defparam \ULA|saida[23]~70 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \ULA|saida[23]~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N29
dffeas \BancoRegistradores|registrador~61 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[23]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~61 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N3
cyclonev_lcell_comb \BancoRegistradores|registrador~1245 (
// Equation(s):
// \BancoRegistradores|registrador~1245_combout  = ( \ROM|memROM~17_combout  & ( \ROM|memROM~16_combout  ) ) # ( !\ROM|memROM~17_combout  & ( (!\ROM|memROM~16_combout  & (\BancoRegistradores|registrador~61_q  & !\ROM|memROM~11_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~16_combout ),
	.datac(!\BancoRegistradores|registrador~61_q ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1245 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1245 .lut_mask = 64'h0C000C0033333333;
defparam \BancoRegistradores|registrador~1245 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N21
cyclonev_lcell_comb \BancoRegistradores|registrador~1174 (
// Equation(s):
// \BancoRegistradores|registrador~1174_combout  = ( \BancoRegistradores|registrador~317_q  & ( (!\ROM|memROM~16_combout  & ((\BancoRegistradores|registrador~1245_combout ))) # (\ROM|memROM~16_combout  & (!\ROM|memROM~11_combout  & 
// !\BancoRegistradores|registrador~1245_combout )) ) ) # ( !\BancoRegistradores|registrador~317_q  & ( (!\ROM|memROM~16_combout  & \BancoRegistradores|registrador~1245_combout ) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~16_combout ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\BancoRegistradores|registrador~1245_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~317_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1174 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1174 .lut_mask = 64'h00CC00CC30CC30CC;
defparam \BancoRegistradores|registrador~1174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N27
cyclonev_lcell_comb \MUXRegImed|saida_MUX[23]~26 (
// Equation(s):
// \MUXRegImed|saida_MUX[23]~26_combout  = ( \MUXRegImed|saida_MUX[4]~6_combout  & ( (\MUXRegImed|saida_MUX[4]~5_combout  & !\BancoRegistradores|registrador~1174_combout ) ) ) # ( !\MUXRegImed|saida_MUX[4]~6_combout  & ( 
// (\BancoRegistradores|registrador~1174_combout ) # (\MUXRegImed|saida_MUX[4]~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datad(!\BancoRegistradores|registrador~1174_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[23]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[23]~26 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[23]~26 .lut_mask = 64'h0FFF0FFF0F000F00;
defparam \MUXRegImed|saida_MUX[23]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N15
cyclonev_lcell_comb \ULA|Add0~97 (
// Equation(s):
// \ULA|Add0~97_sumout  = SUM(( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1183_combout )) ) + ( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[24]~27_combout ) ) + ( \ULA|Add0~94  ))
// \ULA|Add0~98  = CARRY(( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1183_combout )) ) + ( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[24]~27_combout ) ) + ( \ULA|Add0~94  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\ULA|Equal7~0_combout ),
	.datac(!\BancoRegistradores|Equal1~1_combout ),
	.datad(!\BancoRegistradores|registrador~1183_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[24]~27_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~97_sumout ),
	.cout(\ULA|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~97 .extended_lut = "off";
defparam \ULA|Add0~97 .lut_mask = 64'h000033CC0000000A;
defparam \ULA|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N36
cyclonev_lcell_comb \ULA|saida[24]~72 (
// Equation(s):
// \ULA|saida[24]~72_combout  = ( \ULA|Add0~97_sumout  & ( (\ULA|saida[24]~71_combout ) # (\ULA|saida[0]~0_combout ) ) ) # ( !\ULA|Add0~97_sumout  & ( (!\ULA|saida[0]~0_combout  & \ULA|saida[24]~71_combout ) ) )

	.dataa(!\ULA|saida[0]~0_combout ),
	.datab(gnd),
	.datac(!\ULA|saida[24]~71_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[24]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[24]~72 .extended_lut = "off";
defparam \ULA|saida[24]~72 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \ULA|saida[24]~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N4
dffeas \BancoRegistradores|registrador~62 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[24]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~62 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N18
cyclonev_lcell_comb \BancoRegistradores|registrador~1183 (
// Equation(s):
// \BancoRegistradores|registrador~1183_combout  = ( \ROM|memROM~11_combout  & ( !\ROM|memROM~10_combout  & ( \BancoRegistradores|registrador~318_q  ) ) ) # ( !\ROM|memROM~11_combout  & ( !\ROM|memROM~10_combout  & ( \BancoRegistradores|registrador~62_q  ) ) 
// )

	.dataa(!\BancoRegistradores|registrador~62_q ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~318_q ),
	.datad(gnd),
	.datae(!\ROM|memROM~11_combout ),
	.dataf(!\ROM|memROM~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1183 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1183 .lut_mask = 64'h55550F0F00000000;
defparam \BancoRegistradores|registrador~1183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N18
cyclonev_lcell_comb \ULA|Add0~101 (
// Equation(s):
// \ULA|Add0~101_sumout  = SUM(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[25]~28_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1188_combout )) ) + ( \ULA|Add0~98  ))
// \ULA|Add0~102  = CARRY(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[25]~28_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1188_combout )) ) + ( \ULA|Add0~98  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\ULA|Equal7~0_combout ),
	.datac(!\BancoRegistradores|Equal1~1_combout ),
	.datad(!\MUXRegImed|saida_MUX[25]~28_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1188_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~101_sumout ),
	.cout(\ULA|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~101 .extended_lut = "off";
defparam \ULA|Add0~101 .lut_mask = 64'h0000FFF50000CC33;
defparam \ULA|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N39
cyclonev_lcell_comb \ULA|saida[25]~74 (
// Equation(s):
// \ULA|saida[25]~74_combout  = ( \ULA|Add0~101_sumout  & ( (\ULA|saida[25]~73_combout ) # (\ULA|saida[0]~0_combout ) ) ) # ( !\ULA|Add0~101_sumout  & ( (!\ULA|saida[0]~0_combout  & \ULA|saida[25]~73_combout ) ) )

	.dataa(!\ULA|saida[0]~0_combout ),
	.datab(gnd),
	.datac(!\ULA|saida[25]~73_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[25]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[25]~74 .extended_lut = "off";
defparam \ULA|saida[25]~74 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \ULA|saida[25]~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N43
dffeas \BancoRegistradores|registrador~319DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[25]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~319DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~319DUPLICATE .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~319DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N12
cyclonev_lcell_comb \BancoRegistradores|registrador~1247 (
// Equation(s):
// \BancoRegistradores|registrador~1247_combout  = ( \ROM|memROM~17_combout  & ( \ROM|memROM~16_combout  ) ) # ( !\ROM|memROM~17_combout  & ( (!\ROM|memROM~16_combout  & (\BancoRegistradores|registrador~63_q  & !\ROM|memROM~11_combout )) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~63_q ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1247 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1247 .lut_mask = 64'h0A000A0055555555;
defparam \BancoRegistradores|registrador~1247 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N51
cyclonev_lcell_comb \BancoRegistradores|registrador~1184 (
// Equation(s):
// \BancoRegistradores|registrador~1184_combout  = ( \BancoRegistradores|registrador~1247_combout  & ( !\ROM|memROM~16_combout  ) ) # ( !\BancoRegistradores|registrador~1247_combout  & ( (\ROM|memROM~16_combout  & 
// (\BancoRegistradores|registrador~319DUPLICATE_q  & !\ROM|memROM~11_combout )) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~319DUPLICATE_q ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1247_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1184 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1184 .lut_mask = 64'h05000500AAAAAAAA;
defparam \BancoRegistradores|registrador~1184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N18
cyclonev_lcell_comb \MUXRegImed|saida_MUX[25]~28 (
// Equation(s):
// \MUXRegImed|saida_MUX[25]~28_combout  = ( \BancoRegistradores|registrador~1184_combout  & ( !\MUXRegImed|saida_MUX[4]~6_combout  ) ) # ( !\BancoRegistradores|registrador~1184_combout  & ( \MUXRegImed|saida_MUX[4]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1184_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[25]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[25]~28 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[25]~28 .lut_mask = 64'h00FF00FFF0F0F0F0;
defparam \MUXRegImed|saida_MUX[25]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N21
cyclonev_lcell_comb \ULA|Add0~105 (
// Equation(s):
// \ULA|Add0~105_sumout  = SUM(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[26]~29_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1193_combout )) ) + ( \ULA|Add0~102  ))
// \ULA|Add0~106  = CARRY(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[26]~29_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1193_combout )) ) + ( \ULA|Add0~102  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\ULA|Equal7~0_combout ),
	.datac(!\BancoRegistradores|Equal1~1_combout ),
	.datad(!\MUXRegImed|saida_MUX[26]~29_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1193_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~105_sumout ),
	.cout(\ULA|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~105 .extended_lut = "off";
defparam \ULA|Add0~105 .lut_mask = 64'h0000FFF50000CC33;
defparam \ULA|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N24
cyclonev_lcell_comb \ULA|saida[26]~76 (
// Equation(s):
// \ULA|saida[26]~76_combout  = ( \ULA|Add0~105_sumout  & ( (\ULA|saida[26]~75_combout ) # (\ULA|saida[0]~0_combout ) ) ) # ( !\ULA|Add0~105_sumout  & ( (!\ULA|saida[0]~0_combout  & \ULA|saida[26]~75_combout ) ) )

	.dataa(gnd),
	.datab(!\ULA|saida[0]~0_combout ),
	.datac(gnd),
	.datad(!\ULA|saida[26]~75_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[26]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[26]~76 .extended_lut = "off";
defparam \ULA|saida[26]~76 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \ULA|saida[26]~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N26
dffeas \BancoRegistradores|registrador~320 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|saida[26]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~320 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~320 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N12
cyclonev_lcell_comb \BancoRegistradores|registrador~1248 (
// Equation(s):
// \BancoRegistradores|registrador~1248_combout  = ( \ROM|memROM~16_combout  & ( \ROM|memROM~11_combout  & ( \ROM|memROM~17_combout  ) ) ) # ( \ROM|memROM~16_combout  & ( !\ROM|memROM~11_combout  & ( \ROM|memROM~17_combout  ) ) ) # ( !\ROM|memROM~16_combout  
// & ( !\ROM|memROM~11_combout  & ( (\BancoRegistradores|registrador~64_q  & !\ROM|memROM~17_combout ) ) ) )

	.dataa(gnd),
	.datab(!\BancoRegistradores|registrador~64_q ),
	.datac(gnd),
	.datad(!\ROM|memROM~17_combout ),
	.datae(!\ROM|memROM~16_combout ),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1248 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1248 .lut_mask = 64'h330000FF000000FF;
defparam \BancoRegistradores|registrador~1248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N27
cyclonev_lcell_comb \BancoRegistradores|registrador~1189 (
// Equation(s):
// \BancoRegistradores|registrador~1189_combout  = ( \BancoRegistradores|registrador~1248_combout  & ( !\ROM|memROM~16_combout  ) ) # ( !\BancoRegistradores|registrador~1248_combout  & ( (\ROM|memROM~16_combout  & (\BancoRegistradores|registrador~320_q  & 
// !\ROM|memROM~11_combout )) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~320_q ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1248_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1189 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1189 .lut_mask = 64'h05000500AAAAAAAA;
defparam \BancoRegistradores|registrador~1189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N33
cyclonev_lcell_comb \MUXRegImed|saida_MUX[26]~29 (
// Equation(s):
// \MUXRegImed|saida_MUX[26]~29_combout  = ( \BancoRegistradores|registrador~1189_combout  & ( !\MUXRegImed|saida_MUX[4]~6_combout  ) ) # ( !\BancoRegistradores|registrador~1189_combout  & ( \MUXRegImed|saida_MUX[4]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1189_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[26]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[26]~29 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[26]~29 .lut_mask = 64'h00FF00FFF0F0F0F0;
defparam \MUXRegImed|saida_MUX[26]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N24
cyclonev_lcell_comb \ULA|Add0~109 (
// Equation(s):
// \ULA|Add0~109_sumout  = SUM(( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1198_combout )) ) + ( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[27]~30_combout ) ) + ( \ULA|Add0~106  ))
// \ULA|Add0~110  = CARRY(( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1198_combout )) ) + ( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[27]~30_combout ) ) + ( \ULA|Add0~106  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\ULA|Equal7~0_combout ),
	.datac(!\BancoRegistradores|Equal1~1_combout ),
	.datad(!\BancoRegistradores|registrador~1198_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[27]~30_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~109_sumout ),
	.cout(\ULA|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~109 .extended_lut = "off";
defparam \ULA|Add0~109 .lut_mask = 64'h000033CC0000000A;
defparam \ULA|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N12
cyclonev_lcell_comb \ULA|saida[27]~78 (
// Equation(s):
// \ULA|saida[27]~78_combout  = ( \ULA|Add0~109_sumout  & ( (\ULA|saida[0]~0_combout ) # (\ULA|saida[27]~77_combout ) ) ) # ( !\ULA|Add0~109_sumout  & ( (\ULA|saida[27]~77_combout  & !\ULA|saida[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ULA|saida[27]~77_combout ),
	.datac(gnd),
	.datad(!\ULA|saida[0]~0_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[27]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[27]~78 .extended_lut = "off";
defparam \ULA|saida[27]~78 .lut_mask = 64'h3300330033FF33FF;
defparam \ULA|saida[27]~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N14
dffeas \BancoRegistradores|registrador~321 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|saida[27]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~321 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~321 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N33
cyclonev_lcell_comb \BancoRegistradores|registrador~1198 (
// Equation(s):
// \BancoRegistradores|registrador~1198_combout  = ( \ROM|memROM~11_combout  & ( (!\ROM|memROM~10_combout  & \BancoRegistradores|registrador~321_q ) ) ) # ( !\ROM|memROM~11_combout  & ( (!\ROM|memROM~10_combout  & \BancoRegistradores|registrador~65_q ) ) )

	.dataa(!\ROM|memROM~10_combout ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~321_q ),
	.datad(!\BancoRegistradores|registrador~65_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1198 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1198 .lut_mask = 64'h00AA00AA0A0A0A0A;
defparam \BancoRegistradores|registrador~1198 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N27
cyclonev_lcell_comb \ULA|Add0~113 (
// Equation(s):
// \ULA|Add0~113_sumout  = SUM(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[28]~31_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1203_combout )) ) + ( \ULA|Add0~110  ))
// \ULA|Add0~114  = CARRY(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[28]~31_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1203_combout )) ) + ( \ULA|Add0~110  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\ULA|Equal7~0_combout ),
	.datac(!\BancoRegistradores|Equal1~1_combout ),
	.datad(!\MUXRegImed|saida_MUX[28]~31_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1203_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~113_sumout ),
	.cout(\ULA|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~113 .extended_lut = "off";
defparam \ULA|Add0~113 .lut_mask = 64'h0000FFF50000CC33;
defparam \ULA|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N6
cyclonev_lcell_comb \ULA|saida[28]~81 (
// Equation(s):
// \ULA|saida[28]~81_combout  = ( \ULA|Add0~113_sumout  & ( (\ULA|saida[0]~0_combout ) # (\ULA|saida[28]~80_combout ) ) ) # ( !\ULA|Add0~113_sumout  & ( \ULA|saida[28]~80_combout  ) )

	.dataa(gnd),
	.datab(!\ULA|saida[28]~80_combout ),
	.datac(!\ULA|saida[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[28]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[28]~81 .extended_lut = "off";
defparam \ULA|saida[28]~81 .lut_mask = 64'h333333333F3F3F3F;
defparam \ULA|saida[28]~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N25
dffeas \BancoRegistradores|registrador~322 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[28]~81_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~322 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~322 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N12
cyclonev_lcell_comb \BancoRegistradores|registrador~1250 (
// Equation(s):
// \BancoRegistradores|registrador~1250_combout  = ( \ROM|memROM~16_combout  & ( \ROM|memROM~17_combout  ) ) # ( !\ROM|memROM~16_combout  & ( (!\ROM|memROM~17_combout  & (!\ROM|memROM~11_combout  & \BancoRegistradores|registrador~66_q )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~17_combout ),
	.datac(!\ROM|memROM~11_combout ),
	.datad(!\BancoRegistradores|registrador~66_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1250 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1250 .lut_mask = 64'h00C000C033333333;
defparam \BancoRegistradores|registrador~1250 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N9
cyclonev_lcell_comb \BancoRegistradores|registrador~1199 (
// Equation(s):
// \BancoRegistradores|registrador~1199_combout  = ( \BancoRegistradores|registrador~1250_combout  & ( !\ROM|memROM~16_combout  ) ) # ( !\BancoRegistradores|registrador~1250_combout  & ( (!\ROM|memROM~11_combout  & (\BancoRegistradores|registrador~322_q  & 
// \ROM|memROM~16_combout )) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(!\BancoRegistradores|registrador~322_q ),
	.datac(!\ROM|memROM~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1250_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1199 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1199 .lut_mask = 64'h02020202F0F0F0F0;
defparam \BancoRegistradores|registrador~1199 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N0
cyclonev_lcell_comb \MUXRegImed|saida_MUX[28]~31 (
// Equation(s):
// \MUXRegImed|saida_MUX[28]~31_combout  = ( \BancoRegistradores|registrador~1199_combout  & ( !\MUXRegImed|saida_MUX[4]~6_combout  ) ) # ( !\BancoRegistradores|registrador~1199_combout  & ( \MUXRegImed|saida_MUX[4]~5_combout  ) )

	.dataa(gnd),
	.datab(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datac(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1199_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[28]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[28]~31 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[28]~31 .lut_mask = 64'h33333333F0F0F0F0;
defparam \MUXRegImed|saida_MUX[28]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N30
cyclonev_lcell_comb \ULA|Add0~117 (
// Equation(s):
// \ULA|Add0~117_sumout  = SUM(( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1208_combout )) ) + ( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[29]~32_combout ) ) + ( \ULA|Add0~114  ))
// \ULA|Add0~118  = CARRY(( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1208_combout )) ) + ( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[29]~32_combout ) ) + ( \ULA|Add0~114  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\ULA|Equal7~0_combout ),
	.datac(!\BancoRegistradores|Equal1~1_combout ),
	.datad(!\BancoRegistradores|registrador~1208_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[29]~32_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~117_sumout ),
	.cout(\ULA|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~117 .extended_lut = "off";
defparam \ULA|Add0~117 .lut_mask = 64'h000033CC0000000A;
defparam \ULA|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N0
cyclonev_lcell_comb \ULA|saida[29]~84 (
// Equation(s):
// \ULA|saida[29]~84_combout  = ( \ULA|Add0~117_sumout  & ( (\ULA|saida[29]~83_combout ) # (\ULA|saida[0]~0_combout ) ) ) # ( !\ULA|Add0~117_sumout  & ( \ULA|saida[29]~83_combout  ) )

	.dataa(gnd),
	.datab(!\ULA|saida[0]~0_combout ),
	.datac(!\ULA|saida[29]~83_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[29]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[29]~84 .extended_lut = "off";
defparam \ULA|saida[29]~84 .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \ULA|saida[29]~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N10
dffeas \BancoRegistradores|registrador~67 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ULA|saida[29]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(vcc),
	.ena(\BancoRegistradores|registrador~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~67 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N24
cyclonev_lcell_comb \BancoRegistradores|registrador~1208 (
// Equation(s):
// \BancoRegistradores|registrador~1208_combout  = ( \ROM|memROM~11_combout  & ( (\BancoRegistradores|registrador~323_q  & !\ROM|memROM~10_combout ) ) ) # ( !\ROM|memROM~11_combout  & ( (\BancoRegistradores|registrador~67_q  & !\ROM|memROM~10_combout ) ) )

	.dataa(!\BancoRegistradores|registrador~67_q ),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~323_q ),
	.datad(!\ROM|memROM~10_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1208 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1208 .lut_mask = 64'h550055000F000F00;
defparam \BancoRegistradores|registrador~1208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N33
cyclonev_lcell_comb \ULA|Add0~121 (
// Equation(s):
// \ULA|Add0~121_sumout  = SUM(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[30]~33_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1213_combout )) ) + ( \ULA|Add0~118  ))
// \ULA|Add0~122  = CARRY(( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[30]~33_combout ) ) + ( (!\PC|DOUT [7] & (\BancoRegistradores|Equal1~1_combout  & \BancoRegistradores|registrador~1213_combout )) ) + ( \ULA|Add0~118  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\ULA|Equal7~0_combout ),
	.datac(!\BancoRegistradores|Equal1~1_combout ),
	.datad(!\MUXRegImed|saida_MUX[30]~33_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1213_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~121_sumout ),
	.cout(\ULA|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~121 .extended_lut = "off";
defparam \ULA|Add0~121 .lut_mask = 64'h0000FFF50000CC33;
defparam \ULA|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N54
cyclonev_lcell_comb \ULA|saida[30]~87 (
// Equation(s):
// \ULA|saida[30]~87_combout  = ( \ULA|Add0~121_sumout  & ( (\ULA|saida[30]~86_combout ) # (\ULA|saida[0]~0_combout ) ) ) # ( !\ULA|Add0~121_sumout  & ( \ULA|saida[30]~86_combout  ) )

	.dataa(gnd),
	.datab(!\ULA|saida[0]~0_combout ),
	.datac(!\ULA|saida[30]~86_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[30]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[30]~87 .extended_lut = "off";
defparam \ULA|saida[30]~87 .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \ULA|saida[30]~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N56
dffeas \BancoRegistradores|registrador~324 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|saida[30]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~324 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~324 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N15
cyclonev_lcell_comb \BancoRegistradores|registrador~1252 (
// Equation(s):
// \BancoRegistradores|registrador~1252_combout  = ( \ROM|memROM~17_combout  & ( \ROM|memROM~16_combout  ) ) # ( !\ROM|memROM~17_combout  & ( (!\ROM|memROM~11_combout  & (!\ROM|memROM~16_combout  & \BancoRegistradores|registrador~68_q )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\ROM|memROM~16_combout ),
	.datad(!\BancoRegistradores|registrador~68_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1252 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1252 .lut_mask = 64'h00C000C00F0F0F0F;
defparam \BancoRegistradores|registrador~1252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N18
cyclonev_lcell_comb \BancoRegistradores|registrador~1209 (
// Equation(s):
// \BancoRegistradores|registrador~1209_combout  = ( \BancoRegistradores|registrador~1252_combout  & ( !\ROM|memROM~16_combout  ) ) # ( !\BancoRegistradores|registrador~1252_combout  & ( (\ROM|memROM~16_combout  & (\BancoRegistradores|registrador~324_q  & 
// !\ROM|memROM~11_combout )) ) )

	.dataa(gnd),
	.datab(!\ROM|memROM~16_combout ),
	.datac(!\BancoRegistradores|registrador~324_q ),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1252_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1209 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1209 .lut_mask = 64'h03000300CCCCCCCC;
defparam \BancoRegistradores|registrador~1209 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N3
cyclonev_lcell_comb \MUXRegImed|saida_MUX[30]~33 (
// Equation(s):
// \MUXRegImed|saida_MUX[30]~33_combout  = ( \BancoRegistradores|registrador~1209_combout  & ( !\MUXRegImed|saida_MUX[4]~6_combout  ) ) # ( !\BancoRegistradores|registrador~1209_combout  & ( \MUXRegImed|saida_MUX[4]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1209_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[30]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[30]~33 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[30]~33 .lut_mask = 64'h00FF00FFF0F0F0F0;
defparam \MUXRegImed|saida_MUX[30]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N36
cyclonev_lcell_comb \ULA|Add0~125 (
// Equation(s):
// \ULA|Add0~125_sumout  = SUM(( (\BancoRegistradores|Equal1~1_combout  & (!\PC|DOUT [7] & \BancoRegistradores|registrador~1218_combout )) ) + ( !\ULA|Equal7~0_combout  $ (\MUXRegImed|saida_MUX[31]~34_combout ) ) + ( \ULA|Add0~122  ))

	.dataa(!\BancoRegistradores|Equal1~1_combout ),
	.datab(!\ULA|Equal7~0_combout ),
	.datac(!\PC|DOUT [7]),
	.datad(!\BancoRegistradores|registrador~1218_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[31]~34_combout ),
	.datag(gnd),
	.cin(\ULA|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ULA|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|Add0~125 .extended_lut = "off";
defparam \ULA|Add0~125 .lut_mask = 64'h000033CC00000050;
defparam \ULA|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N48
cyclonev_lcell_comb \ULA|saida[31]~90 (
// Equation(s):
// \ULA|saida[31]~90_combout  = ( \ULA|Add0~125_sumout  & ( (\ULA|saida[31]~89_combout ) # (\ULA|saida[0]~0_combout ) ) ) # ( !\ULA|Add0~125_sumout  & ( \ULA|saida[31]~89_combout  ) )

	.dataa(gnd),
	.datab(!\ULA|saida[0]~0_combout ),
	.datac(gnd),
	.datad(!\ULA|saida[31]~89_combout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[31]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[31]~90 .extended_lut = "off";
defparam \ULA|saida[31]~90 .lut_mask = 64'h00FF00FF33FF33FF;
defparam \ULA|saida[31]~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N50
dffeas \BancoRegistradores|registrador~325 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ULA|saida[31]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UC|Equal13~0_combout ),
	.sload(gnd),
	.ena(\BancoRegistradores|registrador~1221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BancoRegistradores|registrador~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BancoRegistradores|registrador~325 .is_wysiwyg = "true";
defparam \BancoRegistradores|registrador~325 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N21
cyclonev_lcell_comb \BancoRegistradores|registrador~1253 (
// Equation(s):
// \BancoRegistradores|registrador~1253_combout  = ( \ROM|memROM~17_combout  & ( \ROM|memROM~16_combout  ) ) # ( !\ROM|memROM~17_combout  & ( (!\ROM|memROM~11_combout  & (!\ROM|memROM~16_combout  & \BancoRegistradores|registrador~69_q )) ) )

	.dataa(!\ROM|memROM~11_combout ),
	.datab(!\ROM|memROM~16_combout ),
	.datac(gnd),
	.datad(!\BancoRegistradores|registrador~69_q ),
	.datae(gnd),
	.dataf(!\ROM|memROM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1253 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1253 .lut_mask = 64'h0088008833333333;
defparam \BancoRegistradores|registrador~1253 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N12
cyclonev_lcell_comb \BancoRegistradores|registrador~1214 (
// Equation(s):
// \BancoRegistradores|registrador~1214_combout  = ( \BancoRegistradores|registrador~1253_combout  & ( !\ROM|memROM~16_combout  ) ) # ( !\BancoRegistradores|registrador~1253_combout  & ( (\ROM|memROM~16_combout  & (!\ROM|memROM~11_combout  & 
// \BancoRegistradores|registrador~325_q )) ) )

	.dataa(!\ROM|memROM~16_combout ),
	.datab(!\ROM|memROM~11_combout ),
	.datac(!\BancoRegistradores|registrador~325_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1253_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|registrador~1214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|registrador~1214 .extended_lut = "off";
defparam \BancoRegistradores|registrador~1214 .lut_mask = 64'h04040404AAAAAAAA;
defparam \BancoRegistradores|registrador~1214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N27
cyclonev_lcell_comb \MUXRegImed|saida_MUX[31]~34 (
// Equation(s):
// \MUXRegImed|saida_MUX[31]~34_combout  = ( \MUXRegImed|saida_MUX[4]~5_combout  & ( (!\BancoRegistradores|registrador~1214_combout ) # (!\MUXRegImed|saida_MUX[4]~6_combout ) ) ) # ( !\MUXRegImed|saida_MUX[4]~5_combout  & ( 
// (\BancoRegistradores|registrador~1214_combout  & !\MUXRegImed|saida_MUX[4]~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\BancoRegistradores|registrador~1214_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~6_combout ),
	.datae(gnd),
	.dataf(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[31]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[31]~34 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[31]~34 .lut_mask = 64'h0F000F00FFF0FFF0;
defparam \MUXRegImed|saida_MUX[31]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N6
cyclonev_lcell_comb \BancoRegistradores|saidaA[31]~26 (
// Equation(s):
// \BancoRegistradores|saidaA[31]~26_combout  = ( \BancoRegistradores|registrador~1218_combout  & ( \BancoRegistradores|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\BancoRegistradores|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1218_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BancoRegistradores|saidaA[31]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BancoRegistradores|saidaA[31]~26 .extended_lut = "off";
defparam \BancoRegistradores|saidaA[31]~26 .lut_mask = 64'h0000000000FF00FF;
defparam \BancoRegistradores|saidaA[31]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N42
cyclonev_lcell_comb \ULA|saida[31]~88 (
// Equation(s):
// \ULA|saida[31]~88_combout  = ( \UC|palavraControle[3]~0_combout  & ( \BancoRegistradores|saidaA[31]~26_combout  & ( (!\UC|palavraControle[2]~1_combout ) # ((!\MUXRegImed|saida_MUX[31]~34_combout ) # (\UC|palavraControle[4]~2_combout )) ) ) ) # ( 
// !\UC|palavraControle[3]~0_combout  & ( \BancoRegistradores|saidaA[31]~26_combout  & ( (!\UC|palavraControle[2]~1_combout  & ((!\UC|palavraControle[4]~2_combout ) # ((!\ULA|saida[0]~19_combout  & \MUXRegImed|saida_MUX[31]~34_combout )))) # 
// (\UC|palavraControle[2]~1_combout  & (((\UC|palavraControle[4]~2_combout ) # (\MUXRegImed|saida_MUX[31]~34_combout )))) ) ) ) # ( \UC|palavraControle[3]~0_combout  & ( !\BancoRegistradores|saidaA[31]~26_combout  & ( (\UC|palavraControle[2]~1_combout  & 
// (\MUXRegImed|saida_MUX[31]~34_combout  & !\UC|palavraControle[4]~2_combout )) ) ) ) # ( !\UC|palavraControle[3]~0_combout  & ( !\BancoRegistradores|saidaA[31]~26_combout  & ( (!\UC|palavraControle[2]~1_combout  & (((\ULA|saida[0]~19_combout  & 
// \UC|palavraControle[4]~2_combout )) # (\MUXRegImed|saida_MUX[31]~34_combout ))) ) ) )

	.dataa(!\UC|palavraControle[2]~1_combout ),
	.datab(!\ULA|saida[0]~19_combout ),
	.datac(!\MUXRegImed|saida_MUX[31]~34_combout ),
	.datad(!\UC|palavraControle[4]~2_combout ),
	.datae(!\UC|palavraControle[3]~0_combout ),
	.dataf(!\BancoRegistradores|saidaA[31]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[31]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[31]~88 .extended_lut = "off";
defparam \ULA|saida[31]~88 .lut_mask = 64'h0A2A0500AF5DFAFF;
defparam \ULA|saida[31]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N36
cyclonev_lcell_comb \ULA|saida[31]~89 (
// Equation(s):
// \ULA|saida[31]~89_combout  = ( \ULA|saida[31]~88_combout  & ( !\ULA|saida[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|saida[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ULA|saida[31]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[31]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[31]~89 .extended_lut = "off";
defparam \ULA|saida[31]~89 .lut_mask = 64'h00000000F0F0F0F0;
defparam \ULA|saida[31]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N57
cyclonev_lcell_comb \MUXRegImed|saida_MUX[0]~1 (
// Equation(s):
// \MUXRegImed|saida_MUX[0]~1_combout  = ( \BancoRegistradores|registrador~1062_combout  & ( (!\MUXRegImed|saida_MUX[0]~0_combout  & (((!\BancoRegistradores|Equal0~0_combout )))) # (\MUXRegImed|saida_MUX[0]~0_combout  & (!\ROM|memROM~12_combout  & 
// ((\ROM|memROM~8_combout )))) ) ) # ( !\BancoRegistradores|registrador~1062_combout  & ( (!\ROM|memROM~12_combout  & (\ROM|memROM~8_combout  & \MUXRegImed|saida_MUX[0]~0_combout )) ) )

	.dataa(!\ROM|memROM~12_combout ),
	.datab(!\BancoRegistradores|Equal0~0_combout ),
	.datac(!\ROM|memROM~8_combout ),
	.datad(!\MUXRegImed|saida_MUX[0]~0_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|registrador~1062_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXRegImed|saida_MUX[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXRegImed|saida_MUX[0]~1 .extended_lut = "off";
defparam \MUXRegImed|saida_MUX[0]~1 .lut_mask = 64'h000A000ACC0ACC0A;
defparam \MUXRegImed|saida_MUX[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N54
cyclonev_lcell_comb \ULA|saida[0]~4 (
// Equation(s):
// \ULA|saida[0]~4_combout  = ( \BancoRegistradores|saidaA[0]~0_combout  & ( (\ULA|saida[0]~3_combout  & ((!\MUXRegImed|saida_MUX[0]~1_combout  & (!\ULA|saida[0]~1_combout )) # (\MUXRegImed|saida_MUX[0]~1_combout  & ((\ULA|saida[1]~2_combout ))))) ) ) # ( 
// !\BancoRegistradores|saidaA[0]~0_combout  & ( (!\MUXRegImed|saida_MUX[0]~1_combout ) # ((!\ULA|saida[0]~1_combout  & \ULA|saida[1]~2_combout )) ) )

	.dataa(!\MUXRegImed|saida_MUX[0]~1_combout ),
	.datab(!\ULA|saida[0]~1_combout ),
	.datac(!\ULA|saida[0]~3_combout ),
	.datad(!\ULA|saida[1]~2_combout ),
	.datae(gnd),
	.dataf(!\BancoRegistradores|saidaA[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[0]~4 .extended_lut = "off";
defparam \ULA|saida[0]~4 .lut_mask = 64'hAAEEAAEE080D080D;
defparam \ULA|saida[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N30
cyclonev_lcell_comb \andCONTROLEZEROSignal~19 (
// Equation(s):
// \andCONTROLEZEROSignal~19_combout  = ( \ULA|saida[0]~4_combout  & ( \ULA|saida[11]~45_combout  & ( (\ULA|saida[1]~6_combout  & (\ULA|saida[0]~0_combout  & \MUXRegImed|saida_MUX[4]~5_combout )) ) ) ) # ( \ULA|saida[0]~4_combout  & ( 
// !\ULA|saida[11]~45_combout  & ( (\ULA|saida[1]~6_combout  & (\MUXRegImed|saida_MUX[4]~5_combout  & ((!\ULA|saida[10]~43_combout ) # (\ULA|saida[0]~0_combout )))) ) ) )

	.dataa(!\ULA|saida[1]~6_combout ),
	.datab(!\ULA|saida[10]~43_combout ),
	.datac(!\ULA|saida[0]~0_combout ),
	.datad(!\MUXRegImed|saida_MUX[4]~5_combout ),
	.datae(!\ULA|saida[0]~4_combout ),
	.dataf(!\ULA|saida[11]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\andCONTROLEZEROSignal~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \andCONTROLEZEROSignal~19 .extended_lut = "off";
defparam \andCONTROLEZEROSignal~19 .lut_mask = 64'h0000004500000005;
defparam \andCONTROLEZEROSignal~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N6
cyclonev_lcell_comb \andCONTROLEZEROSignal~0 (
// Equation(s):
// \andCONTROLEZEROSignal~0_combout  = ( \ULA|Add0~41_sumout  & ( \ULA|Add0~45_sumout  & ( (!\ULA|saida[0]~0_combout  & \andCONTROLEZEROSignal~19_combout ) ) ) ) # ( !\ULA|Add0~41_sumout  & ( \ULA|Add0~45_sumout  & ( (!\ULA|saida[0]~0_combout  & 
// \andCONTROLEZEROSignal~19_combout ) ) ) ) # ( \ULA|Add0~41_sumout  & ( !\ULA|Add0~45_sumout  & ( (!\ULA|saida[0]~0_combout  & \andCONTROLEZEROSignal~19_combout ) ) ) ) # ( !\ULA|Add0~41_sumout  & ( !\ULA|Add0~45_sumout  & ( 
// (\andCONTROLEZEROSignal~19_combout  & ((!\ULA|saida[0]~0_combout ) # ((!\ULA|Add0~1_sumout  & !\ULA|Add0~5_sumout )))) ) ) )

	.dataa(!\ULA|saida[0]~0_combout ),
	.datab(!\andCONTROLEZEROSignal~19_combout ),
	.datac(!\ULA|Add0~1_sumout ),
	.datad(!\ULA|Add0~5_sumout ),
	.datae(!\ULA|Add0~41_sumout ),
	.dataf(!\ULA|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\andCONTROLEZEROSignal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \andCONTROLEZEROSignal~0 .extended_lut = "off";
defparam \andCONTROLEZEROSignal~0 .lut_mask = 64'h3222222222222222;
defparam \andCONTROLEZEROSignal~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N0
cyclonev_lcell_comb \andCONTROLEZEROSignal~1 (
// Equation(s):
// \andCONTROLEZEROSignal~1_combout  = ( \ULA|Add0~81_sumout  & ( \andCONTROLEZEROSignal~0_combout  & ( (!\ULA|saida[0]~0_combout  & (!\ULA|saida[20]~63_combout  & !\ULA|saida[21]~65_combout )) ) ) ) # ( !\ULA|Add0~81_sumout  & ( 
// \andCONTROLEZEROSignal~0_combout  & ( (!\ULA|saida[0]~0_combout  & (!\ULA|saida[20]~63_combout  & ((!\ULA|saida[21]~65_combout )))) # (\ULA|saida[0]~0_combout  & (((!\ULA|Add0~85_sumout )))) ) ) )

	.dataa(!\ULA|saida[0]~0_combout ),
	.datab(!\ULA|saida[20]~63_combout ),
	.datac(!\ULA|Add0~85_sumout ),
	.datad(!\ULA|saida[21]~65_combout ),
	.datae(!\ULA|Add0~81_sumout ),
	.dataf(!\andCONTROLEZEROSignal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\andCONTROLEZEROSignal~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \andCONTROLEZEROSignal~1 .extended_lut = "off";
defparam \andCONTROLEZEROSignal~1 .lut_mask = 64'h00000000D8508800;
defparam \andCONTROLEZEROSignal~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N48
cyclonev_lcell_comb \andCONTROLEZEROSignal~2 (
// Equation(s):
// \andCONTROLEZEROSignal~2_combout  = ( \andCONTROLEZEROSignal~1_combout  & ( \ULA|Add0~121_sumout  & ( (!\ULA|saida[31]~89_combout  & (!\ULA|saida[30]~86_combout  & !\ULA|saida[0]~0_combout )) ) ) ) # ( \andCONTROLEZEROSignal~1_combout  & ( 
// !\ULA|Add0~121_sumout  & ( (!\ULA|saida[31]~89_combout  & (!\ULA|saida[30]~86_combout  & ((!\ULA|saida[0]~0_combout ) # (!\ULA|Add0~125_sumout )))) ) ) )

	.dataa(!\ULA|saida[31]~89_combout ),
	.datab(!\ULA|saida[30]~86_combout ),
	.datac(!\ULA|saida[0]~0_combout ),
	.datad(!\ULA|Add0~125_sumout ),
	.datae(!\andCONTROLEZEROSignal~1_combout ),
	.dataf(!\ULA|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\andCONTROLEZEROSignal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \andCONTROLEZEROSignal~2 .extended_lut = "off";
defparam \andCONTROLEZEROSignal~2 .lut_mask = 64'h0000888000008080;
defparam \andCONTROLEZEROSignal~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N12
cyclonev_lcell_comb \andCONTROLEZEROSignal~3 (
// Equation(s):
// \andCONTROLEZEROSignal~3_combout  = ( \ULA|Add0~37_sumout  & ( (!\ULA|saida[0]~0_combout  & (!\ULA|saida[9]~41_combout  & !\ULA|saida[8]~36_combout )) ) ) # ( !\ULA|Add0~37_sumout  & ( (!\ULA|saida[0]~0_combout  & (!\ULA|saida[9]~41_combout  & 
// (!\ULA|saida[8]~36_combout ))) # (\ULA|saida[0]~0_combout  & (((!\ULA|Add0~33_sumout )))) ) )

	.dataa(!\ULA|saida[0]~0_combout ),
	.datab(!\ULA|saida[9]~41_combout ),
	.datac(!\ULA|saida[8]~36_combout ),
	.datad(!\ULA|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\andCONTROLEZEROSignal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \andCONTROLEZEROSignal~3 .extended_lut = "off";
defparam \andCONTROLEZEROSignal~3 .lut_mask = 64'hD580D58080808080;
defparam \andCONTROLEZEROSignal~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N54
cyclonev_lcell_comb \andCONTROLEZEROSignal~4 (
// Equation(s):
// \andCONTROLEZEROSignal~4_combout  = ( \ULA|Add0~73_sumout  & ( \andCONTROLEZEROSignal~3_combout  & ( (!\ULA|saida[18]~59_combout  & (!\ULA|saida[0]~0_combout  & !\ULA|saida[19]~61_combout )) ) ) ) # ( !\ULA|Add0~73_sumout  & ( 
// \andCONTROLEZEROSignal~3_combout  & ( (!\ULA|saida[0]~0_combout  & (!\ULA|saida[18]~59_combout  & ((!\ULA|saida[19]~61_combout )))) # (\ULA|saida[0]~0_combout  & (((!\ULA|Add0~77_sumout )))) ) ) )

	.dataa(!\ULA|saida[18]~59_combout ),
	.datab(!\ULA|saida[0]~0_combout ),
	.datac(!\ULA|Add0~77_sumout ),
	.datad(!\ULA|saida[19]~61_combout ),
	.datae(!\ULA|Add0~73_sumout ),
	.dataf(!\andCONTROLEZEROSignal~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\andCONTROLEZEROSignal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \andCONTROLEZEROSignal~4 .extended_lut = "off";
defparam \andCONTROLEZEROSignal~4 .lut_mask = 64'h00000000B8308800;
defparam \andCONTROLEZEROSignal~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N48
cyclonev_lcell_comb \andCONTROLEZEROSignal~5 (
// Equation(s):
// \andCONTROLEZEROSignal~5_combout  = ( \andCONTROLEZEROSignal~4_combout  & ( \ULA|Add0~117_sumout  & ( (!\ULA|saida[28]~80_combout  & (!\ULA|saida[0]~0_combout  & !\ULA|saida[29]~83_combout )) ) ) ) # ( \andCONTROLEZEROSignal~4_combout  & ( 
// !\ULA|Add0~117_sumout  & ( (!\ULA|saida[28]~80_combout  & (!\ULA|saida[29]~83_combout  & ((!\ULA|saida[0]~0_combout ) # (!\ULA|Add0~113_sumout )))) ) ) )

	.dataa(!\ULA|saida[28]~80_combout ),
	.datab(!\ULA|saida[0]~0_combout ),
	.datac(!\ULA|Add0~113_sumout ),
	.datad(!\ULA|saida[29]~83_combout ),
	.datae(!\andCONTROLEZEROSignal~4_combout ),
	.dataf(!\ULA|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\andCONTROLEZEROSignal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \andCONTROLEZEROSignal~5 .extended_lut = "off";
defparam \andCONTROLEZEROSignal~5 .lut_mask = 64'h0000A80000008800;
defparam \andCONTROLEZEROSignal~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N36
cyclonev_lcell_comb \andCONTROLEZEROSignal~6 (
// Equation(s):
// \andCONTROLEZEROSignal~6_combout  = ( \ULA|Add0~29_sumout  & ( (!\ULA|saida[0]~0_combout  & (!\ULA|saida[7]~31_combout  & !\ULA|saida[6]~26_combout )) ) ) # ( !\ULA|Add0~29_sumout  & ( (!\ULA|saida[0]~0_combout  & (!\ULA|saida[7]~31_combout  & 
// (!\ULA|saida[6]~26_combout ))) # (\ULA|saida[0]~0_combout  & (((!\ULA|Add0~25_sumout )))) ) )

	.dataa(!\ULA|saida[0]~0_combout ),
	.datab(!\ULA|saida[7]~31_combout ),
	.datac(!\ULA|saida[6]~26_combout ),
	.datad(!\ULA|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\ULA|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\andCONTROLEZEROSignal~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \andCONTROLEZEROSignal~6 .extended_lut = "off";
defparam \andCONTROLEZEROSignal~6 .lut_mask = 64'hD580D58080808080;
defparam \andCONTROLEZEROSignal~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N48
cyclonev_lcell_comb \andCONTROLEZEROSignal~7 (
// Equation(s):
// \andCONTROLEZEROSignal~7_combout  = ( \andCONTROLEZEROSignal~6_combout  & ( \ULA|Add0~69_sumout  & ( (!\ULA|saida[17]~57_combout  & (!\ULA|saida[0]~0_combout  & !\ULA|saida[16]~55_combout )) ) ) ) # ( \andCONTROLEZEROSignal~6_combout  & ( 
// !\ULA|Add0~69_sumout  & ( (!\ULA|saida[0]~0_combout  & (!\ULA|saida[17]~57_combout  & ((!\ULA|saida[16]~55_combout )))) # (\ULA|saida[0]~0_combout  & (((!\ULA|Add0~65_sumout )))) ) ) )

	.dataa(!\ULA|saida[17]~57_combout ),
	.datab(!\ULA|saida[0]~0_combout ),
	.datac(!\ULA|Add0~65_sumout ),
	.datad(!\ULA|saida[16]~55_combout ),
	.datae(!\andCONTROLEZEROSignal~6_combout ),
	.dataf(!\ULA|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\andCONTROLEZEROSignal~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \andCONTROLEZEROSignal~7 .extended_lut = "off";
defparam \andCONTROLEZEROSignal~7 .lut_mask = 64'h0000B83000008800;
defparam \andCONTROLEZEROSignal~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N18
cyclonev_lcell_comb \andCONTROLEZEROSignal~8 (
// Equation(s):
// \andCONTROLEZEROSignal~8_combout  = ( \ULA|Add0~105_sumout  & ( \ULA|Add0~109_sumout  & ( (!\ULA|saida[26]~75_combout  & (!\ULA|saida[27]~77_combout  & (\andCONTROLEZEROSignal~7_combout  & !\ULA|saida[0]~0_combout ))) ) ) ) # ( !\ULA|Add0~105_sumout  & ( 
// \ULA|Add0~109_sumout  & ( (!\ULA|saida[26]~75_combout  & (!\ULA|saida[27]~77_combout  & (\andCONTROLEZEROSignal~7_combout  & !\ULA|saida[0]~0_combout ))) ) ) ) # ( \ULA|Add0~105_sumout  & ( !\ULA|Add0~109_sumout  & ( (!\ULA|saida[26]~75_combout  & 
// (!\ULA|saida[27]~77_combout  & (\andCONTROLEZEROSignal~7_combout  & !\ULA|saida[0]~0_combout ))) ) ) ) # ( !\ULA|Add0~105_sumout  & ( !\ULA|Add0~109_sumout  & ( (\andCONTROLEZEROSignal~7_combout  & (((!\ULA|saida[26]~75_combout  & 
// !\ULA|saida[27]~77_combout )) # (\ULA|saida[0]~0_combout ))) ) ) )

	.dataa(!\ULA|saida[26]~75_combout ),
	.datab(!\ULA|saida[27]~77_combout ),
	.datac(!\andCONTROLEZEROSignal~7_combout ),
	.datad(!\ULA|saida[0]~0_combout ),
	.datae(!\ULA|Add0~105_sumout ),
	.dataf(!\ULA|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\andCONTROLEZEROSignal~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \andCONTROLEZEROSignal~8 .extended_lut = "off";
defparam \andCONTROLEZEROSignal~8 .lut_mask = 64'h080F080008000800;
defparam \andCONTROLEZEROSignal~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N6
cyclonev_lcell_comb \andCONTROLEZEROSignal~11 (
// Equation(s):
// \andCONTROLEZEROSignal~11_combout  = ( !\ULA|Add0~17_sumout  & ( \ULA|saida[5]~22_combout  & ( (!\ULA|Add0~21_sumout  & (\ULA|saida[0]~0_combout  & (!\ULA|saida[4]~17_combout  & !\ULA|saida[4]~16_combout ))) ) ) ) # ( \ULA|Add0~17_sumout  & ( 
// !\ULA|saida[5]~22_combout  & ( (!\ULA|saida[0]~0_combout  & (!\ULA|saida[4]~17_combout  & !\ULA|saida[4]~16_combout )) ) ) ) # ( !\ULA|Add0~17_sumout  & ( !\ULA|saida[5]~22_combout  & ( (!\ULA|saida[4]~17_combout  & (!\ULA|saida[4]~16_combout  & 
// ((!\ULA|Add0~21_sumout ) # (!\ULA|saida[0]~0_combout )))) ) ) )

	.dataa(!\ULA|Add0~21_sumout ),
	.datab(!\ULA|saida[0]~0_combout ),
	.datac(!\ULA|saida[4]~17_combout ),
	.datad(!\ULA|saida[4]~16_combout ),
	.datae(!\ULA|Add0~17_sumout ),
	.dataf(!\ULA|saida[5]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\andCONTROLEZEROSignal~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \andCONTROLEZEROSignal~11 .extended_lut = "off";
defparam \andCONTROLEZEROSignal~11 .lut_mask = 64'hE000C00020000000;
defparam \andCONTROLEZEROSignal~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N0
cyclonev_lcell_comb \andCONTROLEZEROSignal~12 (
// Equation(s):
// \andCONTROLEZEROSignal~12_combout  = ( \ULA|Add0~61_sumout  & ( \ULA|Add0~57_sumout  & ( (!\ULA|saida[0]~0_combout  & (!\ULA|saida[15]~53_combout  & (!\ULA|saida[14]~51_combout  & \andCONTROLEZEROSignal~11_combout ))) ) ) ) # ( !\ULA|Add0~61_sumout  & ( 
// \ULA|Add0~57_sumout  & ( (!\ULA|saida[0]~0_combout  & (!\ULA|saida[15]~53_combout  & (!\ULA|saida[14]~51_combout  & \andCONTROLEZEROSignal~11_combout ))) ) ) ) # ( \ULA|Add0~61_sumout  & ( !\ULA|Add0~57_sumout  & ( (!\ULA|saida[0]~0_combout  & 
// (!\ULA|saida[15]~53_combout  & (!\ULA|saida[14]~51_combout  & \andCONTROLEZEROSignal~11_combout ))) ) ) ) # ( !\ULA|Add0~61_sumout  & ( !\ULA|Add0~57_sumout  & ( (\andCONTROLEZEROSignal~11_combout  & (((!\ULA|saida[15]~53_combout  & 
// !\ULA|saida[14]~51_combout )) # (\ULA|saida[0]~0_combout ))) ) ) )

	.dataa(!\ULA|saida[0]~0_combout ),
	.datab(!\ULA|saida[15]~53_combout ),
	.datac(!\ULA|saida[14]~51_combout ),
	.datad(!\andCONTROLEZEROSignal~11_combout ),
	.datae(!\ULA|Add0~61_sumout ),
	.dataf(!\ULA|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\andCONTROLEZEROSignal~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \andCONTROLEZEROSignal~12 .extended_lut = "off";
defparam \andCONTROLEZEROSignal~12 .lut_mask = 64'h00D5008000800080;
defparam \andCONTROLEZEROSignal~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N42
cyclonev_lcell_comb \andCONTROLEZEROSignal~18 (
// Equation(s):
// \andCONTROLEZEROSignal~18_combout  = ( \ULA|saida[13]~49_combout  & ( \ULA|saida[12]~47_combout  & ( (!\ULA|saida[3]~11_combout  & (!\ULA|saida[3]~14_combout  & (\ULA|saida[0]~0_combout  & \ULA|saida[2]~8_combout ))) ) ) ) # ( !\ULA|saida[13]~49_combout  
// & ( \ULA|saida[12]~47_combout  & ( (!\ULA|saida[3]~11_combout  & (!\ULA|saida[3]~14_combout  & (\ULA|saida[0]~0_combout  & \ULA|saida[2]~8_combout ))) ) ) ) # ( \ULA|saida[13]~49_combout  & ( !\ULA|saida[12]~47_combout  & ( (!\ULA|saida[3]~11_combout  & 
// (!\ULA|saida[3]~14_combout  & (\ULA|saida[0]~0_combout  & \ULA|saida[2]~8_combout ))) ) ) ) # ( !\ULA|saida[13]~49_combout  & ( !\ULA|saida[12]~47_combout  & ( (!\ULA|saida[3]~11_combout  & (!\ULA|saida[3]~14_combout  & \ULA|saida[2]~8_combout )) ) ) )

	.dataa(!\ULA|saida[3]~11_combout ),
	.datab(!\ULA|saida[3]~14_combout ),
	.datac(!\ULA|saida[0]~0_combout ),
	.datad(!\ULA|saida[2]~8_combout ),
	.datae(!\ULA|saida[13]~49_combout ),
	.dataf(!\ULA|saida[12]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\andCONTROLEZEROSignal~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \andCONTROLEZEROSignal~18 .extended_lut = "off";
defparam \andCONTROLEZEROSignal~18 .lut_mask = 64'h0088000800080008;
defparam \andCONTROLEZEROSignal~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N0
cyclonev_lcell_comb \andCONTROLEZEROSignal~9 (
// Equation(s):
// \andCONTROLEZEROSignal~9_combout  = ( \ULA|Add0~49_sumout  & ( \ULA|Add0~53_sumout  & ( (!\ULA|saida[0]~0_combout  & \andCONTROLEZEROSignal~18_combout ) ) ) ) # ( !\ULA|Add0~49_sumout  & ( \ULA|Add0~53_sumout  & ( (!\ULA|saida[0]~0_combout  & 
// \andCONTROLEZEROSignal~18_combout ) ) ) ) # ( \ULA|Add0~49_sumout  & ( !\ULA|Add0~53_sumout  & ( (!\ULA|saida[0]~0_combout  & \andCONTROLEZEROSignal~18_combout ) ) ) ) # ( !\ULA|Add0~49_sumout  & ( !\ULA|Add0~53_sumout  & ( 
// (\andCONTROLEZEROSignal~18_combout  & ((!\ULA|saida[0]~0_combout ) # ((!\ULA|Add0~13_sumout  & !\ULA|Add0~9_sumout )))) ) ) )

	.dataa(!\ULA|saida[0]~0_combout ),
	.datab(!\ULA|Add0~13_sumout ),
	.datac(!\ULA|Add0~9_sumout ),
	.datad(!\andCONTROLEZEROSignal~18_combout ),
	.datae(!\ULA|Add0~49_sumout ),
	.dataf(!\ULA|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\andCONTROLEZEROSignal~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \andCONTROLEZEROSignal~9 .extended_lut = "off";
defparam \andCONTROLEZEROSignal~9 .lut_mask = 64'h00EA00AA00AA00AA;
defparam \andCONTROLEZEROSignal~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N24
cyclonev_lcell_comb \andCONTROLEZEROSignal~10 (
// Equation(s):
// \andCONTROLEZEROSignal~10_combout  = ( \andCONTROLEZEROSignal~9_combout  & ( \ULA|Add0~93_sumout  & ( (!\ULA|saida[23]~69_combout  & (!\ULA|saida[0]~0_combout  & !\ULA|saida[22]~67_combout )) ) ) ) # ( \andCONTROLEZEROSignal~9_combout  & ( 
// !\ULA|Add0~93_sumout  & ( (!\ULA|saida[0]~0_combout  & (!\ULA|saida[23]~69_combout  & ((!\ULA|saida[22]~67_combout )))) # (\ULA|saida[0]~0_combout  & (((!\ULA|Add0~89_sumout )))) ) ) )

	.dataa(!\ULA|saida[23]~69_combout ),
	.datab(!\ULA|saida[0]~0_combout ),
	.datac(!\ULA|Add0~89_sumout ),
	.datad(!\ULA|saida[22]~67_combout ),
	.datae(!\andCONTROLEZEROSignal~9_combout ),
	.dataf(!\ULA|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\andCONTROLEZEROSignal~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \andCONTROLEZEROSignal~10 .extended_lut = "off";
defparam \andCONTROLEZEROSignal~10 .lut_mask = 64'h0000B83000008800;
defparam \andCONTROLEZEROSignal~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N48
cyclonev_lcell_comb \andCONTROLEZEROSignal~13 (
// Equation(s):
// \andCONTROLEZEROSignal~13_combout  = ( !\ULA|saida[24]~72_combout  & ( \andCONTROLEZEROSignal~10_combout  & ( (\andCONTROLEZEROSignal~12_combout  & ((!\ULA|saida[0]~0_combout  & (!\ULA|saida[25]~73_combout )) # (\ULA|saida[0]~0_combout  & 
// ((!\ULA|Add0~101_sumout ))))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~12_combout ),
	.datab(!\ULA|saida[25]~73_combout ),
	.datac(!\ULA|Add0~101_sumout ),
	.datad(!\ULA|saida[0]~0_combout ),
	.datae(!\ULA|saida[24]~72_combout ),
	.dataf(!\andCONTROLEZEROSignal~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\andCONTROLEZEROSignal~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \andCONTROLEZEROSignal~13 .extended_lut = "off";
defparam \andCONTROLEZEROSignal~13 .lut_mask = 64'h0000000044500000;
defparam \andCONTROLEZEROSignal~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N0
cyclonev_lcell_comb \somaQuatro|Add0~1 (
// Equation(s):
// \somaQuatro|Add0~1_sumout  = SUM(( \PC|DOUT [2] ) + ( VCC ) + ( !VCC ))
// \somaQuatro|Add0~2  = CARRY(( \PC|DOUT [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~1_sumout ),
	.cout(\somaQuatro|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~1 .extended_lut = "off";
defparam \somaQuatro|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \somaQuatro|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N3
cyclonev_lcell_comb \somaQuatro|Add0~5 (
// Equation(s):
// \somaQuatro|Add0~5_sumout  = SUM(( \PC|DOUT [3] ) + ( GND ) + ( \somaQuatro|Add0~2  ))
// \somaQuatro|Add0~6  = CARRY(( \PC|DOUT [3] ) + ( GND ) + ( \somaQuatro|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~5_sumout ),
	.cout(\somaQuatro|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~5 .extended_lut = "off";
defparam \somaQuatro|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N6
cyclonev_lcell_comb \somaQuatro|Add0~9 (
// Equation(s):
// \somaQuatro|Add0~9_sumout  = SUM(( \PC|DOUT [4] ) + ( GND ) + ( \somaQuatro|Add0~6  ))
// \somaQuatro|Add0~10  = CARRY(( \PC|DOUT [4] ) + ( GND ) + ( \somaQuatro|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~9_sumout ),
	.cout(\somaQuatro|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~9 .extended_lut = "off";
defparam \somaQuatro|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \somaQuatro|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N51
cyclonev_lcell_comb \ROM|memROM~2 (
// Equation(s):
// \ROM|memROM~2_combout  = ( \PC|DOUT [3] & ( (!\PC|DOUT [5] & (!\PC|DOUT [4] $ (\PC|DOUT [2]))) ) ) # ( !\PC|DOUT [3] & ( (\PC|DOUT [4] & (\PC|DOUT [2] & !\PC|DOUT [5])) ) )

	.dataa(gnd),
	.datab(!\PC|DOUT [4]),
	.datac(!\PC|DOUT [2]),
	.datad(!\PC|DOUT [5]),
	.datae(gnd),
	.dataf(!\PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~2 .extended_lut = "off";
defparam \ROM|memROM~2 .lut_mask = 64'h03000300C300C300;
defparam \ROM|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N0
cyclonev_lcell_comb \somaSHIFT|Add0~1 (
// Equation(s):
// \somaSHIFT|Add0~1_sumout  = SUM(( \somaQuatro|Add0~1_sumout  ) + ( \ROM|memROM~8_combout  ) + ( !VCC ))
// \somaSHIFT|Add0~2  = CARRY(( \somaQuatro|Add0~1_sumout  ) + ( \ROM|memROM~8_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~8_combout ),
	.datad(!\somaQuatro|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~1_sumout ),
	.cout(\somaSHIFT|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~1 .extended_lut = "off";
defparam \somaSHIFT|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \somaSHIFT|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N3
cyclonev_lcell_comb \somaSHIFT|Add0~5 (
// Equation(s):
// \somaSHIFT|Add0~5_sumout  = SUM(( \somaQuatro|Add0~5_sumout  ) + ( (!\PC|DOUT [7] & (\ROM|memROM~2_combout  & !\PC|DOUT [6])) ) + ( \somaSHIFT|Add0~2  ))
// \somaSHIFT|Add0~6  = CARRY(( \somaQuatro|Add0~5_sumout  ) + ( (!\PC|DOUT [7] & (\ROM|memROM~2_combout  & !\PC|DOUT [6])) ) + ( \somaSHIFT|Add0~2  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\ROM|memROM~2_combout ),
	.datac(!\PC|DOUT [6]),
	.datad(!\somaQuatro|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~5_sumout ),
	.cout(\somaSHIFT|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~5 .extended_lut = "off";
defparam \somaSHIFT|Add0~5 .lut_mask = 64'h0000DFDF000000FF;
defparam \somaSHIFT|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N6
cyclonev_lcell_comb \somaSHIFT|Add0~9 (
// Equation(s):
// \somaSHIFT|Add0~9_sumout  = SUM(( \somaQuatro|Add0~9_sumout  ) + ( (!\PC|DOUT [7] & (!\PC|DOUT [6] & \ROM|memROM~4_combout )) ) + ( \somaSHIFT|Add0~6  ))
// \somaSHIFT|Add0~10  = CARRY(( \somaQuatro|Add0~9_sumout  ) + ( (!\PC|DOUT [7] & (!\PC|DOUT [6] & \ROM|memROM~4_combout )) ) + ( \somaSHIFT|Add0~6  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\PC|DOUT [6]),
	.datac(!\ROM|memROM~4_combout ),
	.datad(!\somaQuatro|Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~9_sumout ),
	.cout(\somaSHIFT|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~9 .extended_lut = "off";
defparam \somaSHIFT|Add0~9 .lut_mask = 64'h0000F7F7000000FF;
defparam \somaSHIFT|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N45
cyclonev_lcell_comb \MUXBEQ|saida_MUX[4]~2 (
// Equation(s):
// \MUXBEQ|saida_MUX[4]~2_combout  = ( \somaQuatro|Add0~9_sumout  & ( \somaSHIFT|Add0~9_sumout  ) ) # ( !\somaQuatro|Add0~9_sumout  & ( \somaSHIFT|Add0~9_sumout  & ( (\andCONTROLEZEROSignal~2_combout  & (\andCONTROLEZEROSignal~5_combout  & 
// (\andCONTROLEZEROSignal~8_combout  & \andCONTROLEZEROSignal~13_combout ))) ) ) ) # ( \somaQuatro|Add0~9_sumout  & ( !\somaSHIFT|Add0~9_sumout  & ( (!\andCONTROLEZEROSignal~2_combout ) # ((!\andCONTROLEZEROSignal~5_combout ) # 
// ((!\andCONTROLEZEROSignal~8_combout ) # (!\andCONTROLEZEROSignal~13_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~2_combout ),
	.datab(!\andCONTROLEZEROSignal~5_combout ),
	.datac(!\andCONTROLEZEROSignal~8_combout ),
	.datad(!\andCONTROLEZEROSignal~13_combout ),
	.datae(!\somaQuatro|Add0~9_sumout ),
	.dataf(!\somaSHIFT|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[4]~2 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[4]~2 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N33
cyclonev_lcell_comb \UC|Equal14~0 (
// Equation(s):
// \UC|Equal14~0_combout  = (!\ROM|memROM~14_combout ) # (((\ROM|memROM~15_combout ) # (\ROM|memROM~12_combout )) # (\ROM|memROM~13_combout ))

	.dataa(!\ROM|memROM~14_combout ),
	.datab(!\ROM|memROM~13_combout ),
	.datac(!\ROM|memROM~12_combout ),
	.datad(!\ROM|memROM~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UC|Equal14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UC|Equal14~0 .extended_lut = "off";
defparam \UC|Equal14~0 .lut_mask = 64'hBFFFBFFFBFFFBFFF;
defparam \UC|Equal14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N41
dffeas \PC|DOUT[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ROM|memROM~5_combout ),
	.asdata(\MUXBEQ|saida_MUX[4]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[4] .is_wysiwyg = "true";
defparam \PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N18
cyclonev_lcell_comb \ROM|memROM~8 (
// Equation(s):
// \ROM|memROM~8_combout  = ( !\PC|DOUT [2] & ( !\PC|DOUT [5] & ( (!\PC|DOUT [3] & (!\PC|DOUT [6] & (!\PC|DOUT [7] & \PC|DOUT [4]))) ) ) )

	.dataa(!\PC|DOUT [3]),
	.datab(!\PC|DOUT [6]),
	.datac(!\PC|DOUT [7]),
	.datad(!\PC|DOUT [4]),
	.datae(!\PC|DOUT [2]),
	.dataf(!\PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~8 .extended_lut = "off";
defparam \ROM|memROM~8 .lut_mask = 64'h0080000000000000;
defparam \ROM|memROM~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N3
cyclonev_lcell_comb \MUXBEQ|saida_MUX[2]~0 (
// Equation(s):
// \MUXBEQ|saida_MUX[2]~0_combout  = ( \somaQuatro|Add0~1_sumout  & ( \somaSHIFT|Add0~1_sumout  ) ) # ( !\somaQuatro|Add0~1_sumout  & ( \somaSHIFT|Add0~1_sumout  & ( (\andCONTROLEZEROSignal~13_combout  & (\andCONTROLEZEROSignal~8_combout  & 
// (\andCONTROLEZEROSignal~2_combout  & \andCONTROLEZEROSignal~5_combout ))) ) ) ) # ( \somaQuatro|Add0~1_sumout  & ( !\somaSHIFT|Add0~1_sumout  & ( (!\andCONTROLEZEROSignal~13_combout ) # ((!\andCONTROLEZEROSignal~8_combout ) # 
// ((!\andCONTROLEZEROSignal~2_combout ) # (!\andCONTROLEZEROSignal~5_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~13_combout ),
	.datab(!\andCONTROLEZEROSignal~8_combout ),
	.datac(!\andCONTROLEZEROSignal~2_combout ),
	.datad(!\andCONTROLEZEROSignal~5_combout ),
	.datae(!\somaQuatro|Add0~1_sumout ),
	.dataf(!\somaSHIFT|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[2]~0 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[2]~0 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N20
dffeas \PC|DOUT[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ROM|memROM~8_combout ),
	.asdata(\MUXBEQ|saida_MUX[2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[2] .is_wysiwyg = "true";
defparam \PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N42
cyclonev_lcell_comb \ROM|memROM~0 (
// Equation(s):
// \ROM|memROM~0_combout  = ( \PC|DOUT [4] & ( (!\PC|DOUT [2]) # (\PC|DOUT [5]) ) ) # ( !\PC|DOUT [4] & ( (\PC|DOUT [5]) # (\PC|DOUT [3]) ) )

	.dataa(!\PC|DOUT [3]),
	.datab(gnd),
	.datac(!\PC|DOUT [2]),
	.datad(!\PC|DOUT [5]),
	.datae(gnd),
	.dataf(!\PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~0 .extended_lut = "off";
defparam \ROM|memROM~0 .lut_mask = 64'h55FF55FFF0FFF0FF;
defparam \ROM|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N15
cyclonev_lcell_comb \ROM|memROM~1 (
// Equation(s):
// \ROM|memROM~1_combout  = ( !\ROM|memROM~0_combout  & ( (!\PC|DOUT [6] & !\PC|DOUT [7]) ) )

	.dataa(!\PC|DOUT [6]),
	.datab(gnd),
	.datac(!\PC|DOUT [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~1 .extended_lut = "off";
defparam \ROM|memROM~1 .lut_mask = 64'hA0A0A0A000000000;
defparam \ROM|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N9
cyclonev_lcell_comb \somaQuatro|Add0~13 (
// Equation(s):
// \somaQuatro|Add0~13_sumout  = SUM(( \PC|DOUT [5] ) + ( GND ) + ( \somaQuatro|Add0~10  ))
// \somaQuatro|Add0~14  = CARRY(( \PC|DOUT [5] ) + ( GND ) + ( \somaQuatro|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~13_sumout ),
	.cout(\somaQuatro|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~13 .extended_lut = "off";
defparam \somaQuatro|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \somaQuatro|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N9
cyclonev_lcell_comb \somaSHIFT|Add0~13 (
// Equation(s):
// \somaSHIFT|Add0~13_sumout  = SUM(( \somaQuatro|Add0~13_sumout  ) + ( (!\PC|DOUT [7] & (!\PC|DOUT [6] & !\ROM|memROM~0_combout )) ) + ( \somaSHIFT|Add0~10  ))
// \somaSHIFT|Add0~14  = CARRY(( \somaQuatro|Add0~13_sumout  ) + ( (!\PC|DOUT [7] & (!\PC|DOUT [6] & !\ROM|memROM~0_combout )) ) + ( \somaSHIFT|Add0~10  ))

	.dataa(!\PC|DOUT [7]),
	.datab(!\PC|DOUT [6]),
	.datac(!\ROM|memROM~0_combout ),
	.datad(!\somaQuatro|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~13_sumout ),
	.cout(\somaSHIFT|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~13 .extended_lut = "off";
defparam \somaSHIFT|Add0~13 .lut_mask = 64'h00007F7F000000FF;
defparam \somaSHIFT|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N54
cyclonev_lcell_comb \MUXBEQ|saida_MUX[5]~3 (
// Equation(s):
// \MUXBEQ|saida_MUX[5]~3_combout  = ( \somaQuatro|Add0~13_sumout  & ( \somaSHIFT|Add0~13_sumout  ) ) # ( !\somaQuatro|Add0~13_sumout  & ( \somaSHIFT|Add0~13_sumout  & ( (\andCONTROLEZEROSignal~8_combout  & (\andCONTROLEZEROSignal~13_combout  & 
// (\andCONTROLEZEROSignal~2_combout  & \andCONTROLEZEROSignal~5_combout ))) ) ) ) # ( \somaQuatro|Add0~13_sumout  & ( !\somaSHIFT|Add0~13_sumout  & ( (!\andCONTROLEZEROSignal~8_combout ) # ((!\andCONTROLEZEROSignal~13_combout ) # 
// ((!\andCONTROLEZEROSignal~2_combout ) # (!\andCONTROLEZEROSignal~5_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~8_combout ),
	.datab(!\andCONTROLEZEROSignal~13_combout ),
	.datac(!\andCONTROLEZEROSignal~2_combout ),
	.datad(!\andCONTROLEZEROSignal~5_combout ),
	.datae(!\somaQuatro|Add0~13_sumout ),
	.dataf(!\somaSHIFT|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[5]~3 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[5]~3 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N17
dffeas \PC|DOUT[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ROM|memROM~1_combout ),
	.asdata(\MUXBEQ|saida_MUX[5]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[5] .is_wysiwyg = "true";
defparam \PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N30
cyclonev_lcell_comb \ROM|memROM~12 (
// Equation(s):
// \ROM|memROM~12_combout  = ( !\PC|DOUT [6] & ( \PC|DOUT [2] & ( (!\PC|DOUT [7] & (!\PC|DOUT [5] & (\PC|DOUT [3] & \PC|DOUT [4]))) ) ) )

	.dataa(!\PC|DOUT [7]),
	.datab(!\PC|DOUT [5]),
	.datac(!\PC|DOUT [3]),
	.datad(!\PC|DOUT [4]),
	.datae(!\PC|DOUT [6]),
	.dataf(!\PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~12 .extended_lut = "off";
defparam \ROM|memROM~12 .lut_mask = 64'h0000000000080000;
defparam \ROM|memROM~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N12
cyclonev_lcell_comb \somaQuatro|Add0~17 (
// Equation(s):
// \somaQuatro|Add0~17_sumout  = SUM(( \PC|DOUT [6] ) + ( GND ) + ( \somaQuatro|Add0~14  ))
// \somaQuatro|Add0~18  = CARRY(( \PC|DOUT [6] ) + ( GND ) + ( \somaQuatro|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~17_sumout ),
	.cout(\somaQuatro|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~17 .extended_lut = "off";
defparam \somaQuatro|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \somaQuatro|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N12
cyclonev_lcell_comb \somaSHIFT|Add0~17 (
// Equation(s):
// \somaSHIFT|Add0~17_sumout  = SUM(( \ROM|memROM~12_combout  ) + ( \somaQuatro|Add0~17_sumout  ) + ( \somaSHIFT|Add0~14  ))
// \somaSHIFT|Add0~18  = CARRY(( \ROM|memROM~12_combout  ) + ( \somaQuatro|Add0~17_sumout  ) + ( \somaSHIFT|Add0~14  ))

	.dataa(gnd),
	.datab(!\somaQuatro|Add0~17_sumout ),
	.datac(!\ROM|memROM~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~17_sumout ),
	.cout(\somaSHIFT|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~17 .extended_lut = "off";
defparam \somaSHIFT|Add0~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \somaSHIFT|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N48
cyclonev_lcell_comb \MUXBEQ|saida_MUX[6]~4 (
// Equation(s):
// \MUXBEQ|saida_MUX[6]~4_combout  = ( \somaQuatro|Add0~17_sumout  & ( \somaSHIFT|Add0~17_sumout  ) ) # ( !\somaQuatro|Add0~17_sumout  & ( \somaSHIFT|Add0~17_sumout  & ( (\andCONTROLEZEROSignal~5_combout  & (\andCONTROLEZEROSignal~2_combout  & 
// (\andCONTROLEZEROSignal~8_combout  & \andCONTROLEZEROSignal~13_combout ))) ) ) ) # ( \somaQuatro|Add0~17_sumout  & ( !\somaSHIFT|Add0~17_sumout  & ( (!\andCONTROLEZEROSignal~5_combout ) # ((!\andCONTROLEZEROSignal~2_combout ) # 
// ((!\andCONTROLEZEROSignal~8_combout ) # (!\andCONTROLEZEROSignal~13_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~5_combout ),
	.datab(!\andCONTROLEZEROSignal~2_combout ),
	.datac(!\andCONTROLEZEROSignal~8_combout ),
	.datad(!\andCONTROLEZEROSignal~13_combout ),
	.datae(!\somaQuatro|Add0~17_sumout ),
	.dataf(!\somaSHIFT|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[6]~4 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[6]~4 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N32
dffeas \PC|DOUT[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ROM|memROM~12_combout ),
	.asdata(\MUXBEQ|saida_MUX[6]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[6] .is_wysiwyg = "true";
defparam \PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N24
cyclonev_lcell_comb \ROM|memROM~3 (
// Equation(s):
// \ROM|memROM~3_combout  = ( \ROM|memROM~2_combout  & ( (!\PC|DOUT [6] & !\PC|DOUT [7]) ) )

	.dataa(gnd),
	.datab(!\PC|DOUT [6]),
	.datac(!\PC|DOUT [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~3 .extended_lut = "off";
defparam \ROM|memROM~3 .lut_mask = 64'h00000000C0C0C0C0;
defparam \ROM|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N42
cyclonev_lcell_comb \MUXBEQ|saida_MUX[3]~1 (
// Equation(s):
// \MUXBEQ|saida_MUX[3]~1_combout  = ( \somaQuatro|Add0~5_sumout  & ( \somaSHIFT|Add0~5_sumout  ) ) # ( !\somaQuatro|Add0~5_sumout  & ( \somaSHIFT|Add0~5_sumout  & ( (\andCONTROLEZEROSignal~2_combout  & (\andCONTROLEZEROSignal~5_combout  & 
// (\andCONTROLEZEROSignal~13_combout  & \andCONTROLEZEROSignal~8_combout ))) ) ) ) # ( \somaQuatro|Add0~5_sumout  & ( !\somaSHIFT|Add0~5_sumout  & ( (!\andCONTROLEZEROSignal~2_combout ) # ((!\andCONTROLEZEROSignal~5_combout ) # 
// ((!\andCONTROLEZEROSignal~13_combout ) # (!\andCONTROLEZEROSignal~8_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~2_combout ),
	.datab(!\andCONTROLEZEROSignal~5_combout ),
	.datac(!\andCONTROLEZEROSignal~13_combout ),
	.datad(!\andCONTROLEZEROSignal~8_combout ),
	.datae(!\somaQuatro|Add0~5_sumout ),
	.dataf(!\somaSHIFT|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[3]~1 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[3]~1 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N26
dffeas \PC|DOUT[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ROM|memROM~3_combout ),
	.asdata(\MUXBEQ|saida_MUX[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[3] .is_wysiwyg = "true";
defparam \PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N45
cyclonev_lcell_comb \ROM|memROM~11 (
// Equation(s):
// \ROM|memROM~11_combout  = ( !\PC|DOUT [5] & ( (!\PC|DOUT [6] & (!\PC|DOUT [7] & ((\PC|DOUT [4]) # (\PC|DOUT [3])))) ) )

	.dataa(!\PC|DOUT [3]),
	.datab(!\PC|DOUT [4]),
	.datac(!\PC|DOUT [6]),
	.datad(!\PC|DOUT [7]),
	.datae(gnd),
	.dataf(!\PC|DOUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM|memROM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM|memROM~11 .extended_lut = "off";
defparam \ROM|memROM~11 .lut_mask = 64'h7000700000000000;
defparam \ROM|memROM~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N15
cyclonev_lcell_comb \somaQuatro|Add0~21 (
// Equation(s):
// \somaQuatro|Add0~21_sumout  = SUM(( \PC|DOUT [7] ) + ( GND ) + ( \somaQuatro|Add0~18  ))
// \somaQuatro|Add0~22  = CARRY(( \PC|DOUT [7] ) + ( GND ) + ( \somaQuatro|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~21_sumout ),
	.cout(\somaQuatro|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~21 .extended_lut = "off";
defparam \somaQuatro|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N15
cyclonev_lcell_comb \somaSHIFT|Add0~21 (
// Equation(s):
// \somaSHIFT|Add0~21_sumout  = SUM(( \somaQuatro|Add0~21_sumout  ) + ( (!\PC|DOUT [7] & \ROM|memROM~7_combout ) ) + ( \somaSHIFT|Add0~18  ))
// \somaSHIFT|Add0~22  = CARRY(( \somaQuatro|Add0~21_sumout  ) + ( (!\PC|DOUT [7] & \ROM|memROM~7_combout ) ) + ( \somaSHIFT|Add0~18  ))

	.dataa(!\PC|DOUT [7]),
	.datab(gnd),
	.datac(!\ROM|memROM~7_combout ),
	.datad(!\somaQuatro|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~21_sumout ),
	.cout(\somaSHIFT|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~21 .extended_lut = "off";
defparam \somaSHIFT|Add0~21 .lut_mask = 64'h0000F5F5000000FF;
defparam \somaSHIFT|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N0
cyclonev_lcell_comb \MUXBEQ|saida_MUX[7]~5 (
// Equation(s):
// \MUXBEQ|saida_MUX[7]~5_combout  = ( \somaQuatro|Add0~21_sumout  & ( \somaSHIFT|Add0~21_sumout  ) ) # ( !\somaQuatro|Add0~21_sumout  & ( \somaSHIFT|Add0~21_sumout  & ( (\andCONTROLEZEROSignal~8_combout  & (\andCONTROLEZEROSignal~5_combout  & 
// (\andCONTROLEZEROSignal~2_combout  & \andCONTROLEZEROSignal~13_combout ))) ) ) ) # ( \somaQuatro|Add0~21_sumout  & ( !\somaSHIFT|Add0~21_sumout  & ( (!\andCONTROLEZEROSignal~8_combout ) # ((!\andCONTROLEZEROSignal~5_combout ) # 
// ((!\andCONTROLEZEROSignal~2_combout ) # (!\andCONTROLEZEROSignal~13_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~8_combout ),
	.datab(!\andCONTROLEZEROSignal~5_combout ),
	.datac(!\andCONTROLEZEROSignal~2_combout ),
	.datad(!\andCONTROLEZEROSignal~13_combout ),
	.datae(!\somaQuatro|Add0~21_sumout ),
	.dataf(!\somaSHIFT|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[7]~5 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[7]~5 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N47
dffeas \PC|DOUT[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ROM|memROM~11_combout ),
	.asdata(\MUXBEQ|saida_MUX[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[7] .is_wysiwyg = "true";
defparam \PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N15
cyclonev_lcell_comb \UC|operacoes~1 (
// Equation(s):
// \UC|operacoes~1_combout  = ( \PC|DOUT [3] & ( !\PC|DOUT [6] & ( (!\PC|DOUT [7] & (!\PC|DOUT [5] & ((!\PC|DOUT [4]) # (!\PC|DOUT [2])))) ) ) ) # ( !\PC|DOUT [3] & ( !\PC|DOUT [6] & ( (!\PC|DOUT [7] & (\PC|DOUT [4] & (!\PC|DOUT [5] & \PC|DOUT [2]))) ) ) )

	.dataa(!\PC|DOUT [7]),
	.datab(!\PC|DOUT [4]),
	.datac(!\PC|DOUT [5]),
	.datad(!\PC|DOUT [2]),
	.datae(!\PC|DOUT [3]),
	.dataf(!\PC|DOUT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UC|operacoes~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UC|operacoes~1 .extended_lut = "off";
defparam \UC|operacoes~1 .lut_mask = 64'h0020A08000000000;
defparam \UC|operacoes~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N57
cyclonev_lcell_comb \ULA|saida[0]~0 (
// Equation(s):
// \ULA|saida[0]~0_combout  = ( !\ROM|memROM~1_combout  & ( (\UC|operacoes~1_combout  & !\ROM|memROM~5_combout ) ) )

	.dataa(gnd),
	.datab(!\UC|operacoes~1_combout ),
	.datac(gnd),
	.datad(!\ROM|memROM~5_combout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[0]~0 .extended_lut = "off";
defparam \ULA|saida[0]~0 .lut_mask = 64'h3300330000000000;
defparam \ULA|saida[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N48
cyclonev_lcell_comb \ULA|saida[0]~5 (
// Equation(s):
// \ULA|saida[0]~5_combout  = ( \ULA|Add0~1_sumout  & ( \ULA|saida[0]~4_combout  & ( \ULA|saida[0]~0_combout  ) ) ) # ( \ULA|Add0~1_sumout  & ( !\ULA|saida[0]~4_combout  ) ) # ( !\ULA|Add0~1_sumout  & ( !\ULA|saida[0]~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ULA|saida[0]~0_combout ),
	.datad(gnd),
	.datae(!\ULA|Add0~1_sumout ),
	.dataf(!\ULA|saida[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ULA|saida[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ULA|saida[0]~5 .extended_lut = "off";
defparam \ULA|saida[0]~5 .lut_mask = 64'hFFFFFFFF00000F0F;
defparam \ULA|saida[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N45
cyclonev_lcell_comb \PC|DOUT[8]~feeder (
// Equation(s):
// \PC|DOUT[8]~feeder_combout  = \ROM|memROM~12_combout 

	.dataa(!\ROM|memROM~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[8]~feeder .extended_lut = "off";
defparam \PC|DOUT[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC|DOUT[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N18
cyclonev_lcell_comb \somaQuatro|Add0~25 (
// Equation(s):
// \somaQuatro|Add0~25_sumout  = SUM(( \PC|DOUT [8] ) + ( GND ) + ( \somaQuatro|Add0~22  ))
// \somaQuatro|Add0~26  = CARRY(( \PC|DOUT [8] ) + ( GND ) + ( \somaQuatro|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~25_sumout ),
	.cout(\somaQuatro|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~25 .extended_lut = "off";
defparam \somaQuatro|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \somaQuatro|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N18
cyclonev_lcell_comb \somaSHIFT|Add0~25 (
// Equation(s):
// \somaSHIFT|Add0~25_sumout  = SUM(( \somaQuatro|Add0~25_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~22  ))
// \somaSHIFT|Add0~26  = CARRY(( \somaQuatro|Add0~25_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~12_combout ),
	.datad(!\somaQuatro|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~25_sumout ),
	.cout(\somaSHIFT|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~25 .extended_lut = "off";
defparam \somaSHIFT|Add0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \somaSHIFT|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N15
cyclonev_lcell_comb \MUXBEQ|saida_MUX[8]~6 (
// Equation(s):
// \MUXBEQ|saida_MUX[8]~6_combout  = ( \somaQuatro|Add0~25_sumout  & ( \somaSHIFT|Add0~25_sumout  ) ) # ( !\somaQuatro|Add0~25_sumout  & ( \somaSHIFT|Add0~25_sumout  & ( (\andCONTROLEZEROSignal~5_combout  & (\andCONTROLEZEROSignal~2_combout  & 
// (\andCONTROLEZEROSignal~13_combout  & \andCONTROLEZEROSignal~8_combout ))) ) ) ) # ( \somaQuatro|Add0~25_sumout  & ( !\somaSHIFT|Add0~25_sumout  & ( (!\andCONTROLEZEROSignal~5_combout ) # ((!\andCONTROLEZEROSignal~2_combout ) # 
// ((!\andCONTROLEZEROSignal~13_combout ) # (!\andCONTROLEZEROSignal~8_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~5_combout ),
	.datab(!\andCONTROLEZEROSignal~2_combout ),
	.datac(!\andCONTROLEZEROSignal~13_combout ),
	.datad(!\andCONTROLEZEROSignal~8_combout ),
	.datae(!\somaQuatro|Add0~25_sumout ),
	.dataf(!\somaSHIFT|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[8]~6 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[8]~6 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N46
dffeas \PC|DOUT[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|DOUT[8]~feeder_combout ),
	.asdata(\MUXBEQ|saida_MUX[8]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[8] .is_wysiwyg = "true";
defparam \PC|DOUT[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N9
cyclonev_lcell_comb \PC|DOUT[9]~feeder (
// Equation(s):
// \PC|DOUT[9]~feeder_combout  = \ROM|memROM~12_combout 

	.dataa(!\ROM|memROM~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[9]~feeder .extended_lut = "off";
defparam \PC|DOUT[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC|DOUT[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N21
cyclonev_lcell_comb \somaQuatro|Add0~29 (
// Equation(s):
// \somaQuatro|Add0~29_sumout  = SUM(( \PC|DOUT [9] ) + ( GND ) + ( \somaQuatro|Add0~26  ))
// \somaQuatro|Add0~30  = CARRY(( \PC|DOUT [9] ) + ( GND ) + ( \somaQuatro|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~29_sumout ),
	.cout(\somaQuatro|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~29 .extended_lut = "off";
defparam \somaQuatro|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \somaQuatro|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N21
cyclonev_lcell_comb \somaSHIFT|Add0~29 (
// Equation(s):
// \somaSHIFT|Add0~29_sumout  = SUM(( \somaQuatro|Add0~29_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~26  ))
// \somaSHIFT|Add0~30  = CARRY(( \somaQuatro|Add0~29_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~26  ))

	.dataa(!\ROM|memROM~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~29_sumout ),
	.cout(\somaSHIFT|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~29 .extended_lut = "off";
defparam \somaSHIFT|Add0~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \somaSHIFT|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N24
cyclonev_lcell_comb \MUXBEQ|saida_MUX[9]~7 (
// Equation(s):
// \MUXBEQ|saida_MUX[9]~7_combout  = ( \somaQuatro|Add0~29_sumout  & ( \somaSHIFT|Add0~29_sumout  ) ) # ( !\somaQuatro|Add0~29_sumout  & ( \somaSHIFT|Add0~29_sumout  & ( (\andCONTROLEZEROSignal~5_combout  & (\andCONTROLEZEROSignal~2_combout  & 
// (\andCONTROLEZEROSignal~8_combout  & \andCONTROLEZEROSignal~13_combout ))) ) ) ) # ( \somaQuatro|Add0~29_sumout  & ( !\somaSHIFT|Add0~29_sumout  & ( (!\andCONTROLEZEROSignal~5_combout ) # ((!\andCONTROLEZEROSignal~2_combout ) # 
// ((!\andCONTROLEZEROSignal~8_combout ) # (!\andCONTROLEZEROSignal~13_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~5_combout ),
	.datab(!\andCONTROLEZEROSignal~2_combout ),
	.datac(!\andCONTROLEZEROSignal~8_combout ),
	.datad(!\andCONTROLEZEROSignal~13_combout ),
	.datae(!\somaQuatro|Add0~29_sumout ),
	.dataf(!\somaSHIFT|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[9]~7 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[9]~7 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N10
dffeas \PC|DOUT[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|DOUT[9]~feeder_combout ),
	.asdata(\MUXBEQ|saida_MUX[9]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[9] .is_wysiwyg = "true";
defparam \PC|DOUT[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N30
cyclonev_lcell_comb \PC|DOUT[10]~feeder (
// Equation(s):
// \PC|DOUT[10]~feeder_combout  = \ROM|memROM~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[10]~feeder .extended_lut = "off";
defparam \PC|DOUT[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC|DOUT[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N24
cyclonev_lcell_comb \somaQuatro|Add0~33 (
// Equation(s):
// \somaQuatro|Add0~33_sumout  = SUM(( \PC|DOUT [10] ) + ( GND ) + ( \somaQuatro|Add0~30  ))
// \somaQuatro|Add0~34  = CARRY(( \PC|DOUT [10] ) + ( GND ) + ( \somaQuatro|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~33_sumout ),
	.cout(\somaQuatro|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~33 .extended_lut = "off";
defparam \somaQuatro|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \somaQuatro|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N24
cyclonev_lcell_comb \somaSHIFT|Add0~33 (
// Equation(s):
// \somaSHIFT|Add0~33_sumout  = SUM(( \ROM|memROM~12_combout  ) + ( \somaQuatro|Add0~33_sumout  ) + ( \somaSHIFT|Add0~30  ))
// \somaSHIFT|Add0~34  = CARRY(( \ROM|memROM~12_combout  ) + ( \somaQuatro|Add0~33_sumout  ) + ( \somaSHIFT|Add0~30  ))

	.dataa(gnd),
	.datab(!\somaQuatro|Add0~33_sumout ),
	.datac(!\ROM|memROM~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~33_sumout ),
	.cout(\somaSHIFT|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~33 .extended_lut = "off";
defparam \somaSHIFT|Add0~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \somaSHIFT|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N12
cyclonev_lcell_comb \MUXBEQ|saida_MUX[10]~8 (
// Equation(s):
// \MUXBEQ|saida_MUX[10]~8_combout  = ( \somaQuatro|Add0~33_sumout  & ( \somaSHIFT|Add0~33_sumout  ) ) # ( !\somaQuatro|Add0~33_sumout  & ( \somaSHIFT|Add0~33_sumout  & ( (\andCONTROLEZEROSignal~5_combout  & (\andCONTROLEZEROSignal~2_combout  & 
// (\andCONTROLEZEROSignal~8_combout  & \andCONTROLEZEROSignal~13_combout ))) ) ) ) # ( \somaQuatro|Add0~33_sumout  & ( !\somaSHIFT|Add0~33_sumout  & ( (!\andCONTROLEZEROSignal~5_combout ) # ((!\andCONTROLEZEROSignal~2_combout ) # 
// ((!\andCONTROLEZEROSignal~8_combout ) # (!\andCONTROLEZEROSignal~13_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~5_combout ),
	.datab(!\andCONTROLEZEROSignal~2_combout ),
	.datac(!\andCONTROLEZEROSignal~8_combout ),
	.datad(!\andCONTROLEZEROSignal~13_combout ),
	.datae(!\somaQuatro|Add0~33_sumout ),
	.dataf(!\somaSHIFT|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[10]~8 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[10]~8 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N31
dffeas \PC|DOUT[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|DOUT[10]~feeder_combout ),
	.asdata(\MUXBEQ|saida_MUX[10]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[10] .is_wysiwyg = "true";
defparam \PC|DOUT[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N15
cyclonev_lcell_comb \PC|DOUT[11]~feeder (
// Equation(s):
// \PC|DOUT[11]~feeder_combout  = ( \ROM|memROM~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[11]~feeder .extended_lut = "off";
defparam \PC|DOUT[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC|DOUT[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N27
cyclonev_lcell_comb \somaQuatro|Add0~37 (
// Equation(s):
// \somaQuatro|Add0~37_sumout  = SUM(( \PC|DOUT [11] ) + ( GND ) + ( \somaQuatro|Add0~34  ))
// \somaQuatro|Add0~38  = CARRY(( \PC|DOUT [11] ) + ( GND ) + ( \somaQuatro|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~37_sumout ),
	.cout(\somaQuatro|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~37 .extended_lut = "off";
defparam \somaQuatro|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N27
cyclonev_lcell_comb \somaSHIFT|Add0~37 (
// Equation(s):
// \somaSHIFT|Add0~37_sumout  = SUM(( \somaQuatro|Add0~37_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~34  ))
// \somaSHIFT|Add0~38  = CARRY(( \somaQuatro|Add0~37_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~34  ))

	.dataa(!\ROM|memROM~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~37_sumout ),
	.cout(\somaSHIFT|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~37 .extended_lut = "off";
defparam \somaSHIFT|Add0~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \somaSHIFT|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N57
cyclonev_lcell_comb \MUXBEQ|saida_MUX[11]~9 (
// Equation(s):
// \MUXBEQ|saida_MUX[11]~9_combout  = ( \somaQuatro|Add0~37_sumout  & ( \somaSHIFT|Add0~37_sumout  ) ) # ( !\somaQuatro|Add0~37_sumout  & ( \somaSHIFT|Add0~37_sumout  & ( (\andCONTROLEZEROSignal~8_combout  & (\andCONTROLEZEROSignal~13_combout  & 
// (\andCONTROLEZEROSignal~5_combout  & \andCONTROLEZEROSignal~2_combout ))) ) ) ) # ( \somaQuatro|Add0~37_sumout  & ( !\somaSHIFT|Add0~37_sumout  & ( (!\andCONTROLEZEROSignal~8_combout ) # ((!\andCONTROLEZEROSignal~13_combout ) # 
// ((!\andCONTROLEZEROSignal~5_combout ) # (!\andCONTROLEZEROSignal~2_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~8_combout ),
	.datab(!\andCONTROLEZEROSignal~13_combout ),
	.datac(!\andCONTROLEZEROSignal~5_combout ),
	.datad(!\andCONTROLEZEROSignal~2_combout ),
	.datae(!\somaQuatro|Add0~37_sumout ),
	.dataf(!\somaSHIFT|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[11]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[11]~9 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[11]~9 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[11]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N16
dffeas \PC|DOUT[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|DOUT[11]~feeder_combout ),
	.asdata(\MUXBEQ|saida_MUX[11]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[11] .is_wysiwyg = "true";
defparam \PC|DOUT[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N36
cyclonev_lcell_comb \PC|DOUT[12]~feeder (
// Equation(s):
// \PC|DOUT[12]~feeder_combout  = \ROM|memROM~12_combout 

	.dataa(!\ROM|memROM~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[12]~feeder .extended_lut = "off";
defparam \PC|DOUT[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC|DOUT[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N30
cyclonev_lcell_comb \somaQuatro|Add0~41 (
// Equation(s):
// \somaQuatro|Add0~41_sumout  = SUM(( \PC|DOUT [12] ) + ( GND ) + ( \somaQuatro|Add0~38  ))
// \somaQuatro|Add0~42  = CARRY(( \PC|DOUT [12] ) + ( GND ) + ( \somaQuatro|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~41_sumout ),
	.cout(\somaQuatro|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~41 .extended_lut = "off";
defparam \somaQuatro|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \somaQuatro|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N30
cyclonev_lcell_comb \somaSHIFT|Add0~41 (
// Equation(s):
// \somaSHIFT|Add0~41_sumout  = SUM(( \ROM|memROM~12_combout  ) + ( \somaQuatro|Add0~41_sumout  ) + ( \somaSHIFT|Add0~38  ))
// \somaSHIFT|Add0~42  = CARRY(( \ROM|memROM~12_combout  ) + ( \somaQuatro|Add0~41_sumout  ) + ( \somaSHIFT|Add0~38  ))

	.dataa(!\ROM|memROM~12_combout ),
	.datab(gnd),
	.datac(!\somaQuatro|Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~41_sumout ),
	.cout(\somaSHIFT|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~41 .extended_lut = "off";
defparam \somaSHIFT|Add0~41 .lut_mask = 64'h0000F0F000005555;
defparam \somaSHIFT|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N57
cyclonev_lcell_comb \MUXBEQ|saida_MUX[12]~10 (
// Equation(s):
// \MUXBEQ|saida_MUX[12]~10_combout  = ( \somaQuatro|Add0~41_sumout  & ( \somaSHIFT|Add0~41_sumout  ) ) # ( !\somaQuatro|Add0~41_sumout  & ( \somaSHIFT|Add0~41_sumout  & ( (\andCONTROLEZEROSignal~5_combout  & (\andCONTROLEZEROSignal~2_combout  & 
// (\andCONTROLEZEROSignal~13_combout  & \andCONTROLEZEROSignal~8_combout ))) ) ) ) # ( \somaQuatro|Add0~41_sumout  & ( !\somaSHIFT|Add0~41_sumout  & ( (!\andCONTROLEZEROSignal~5_combout ) # ((!\andCONTROLEZEROSignal~2_combout ) # 
// ((!\andCONTROLEZEROSignal~13_combout ) # (!\andCONTROLEZEROSignal~8_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~5_combout ),
	.datab(!\andCONTROLEZEROSignal~2_combout ),
	.datac(!\andCONTROLEZEROSignal~13_combout ),
	.datad(!\andCONTROLEZEROSignal~8_combout ),
	.datae(!\somaQuatro|Add0~41_sumout ),
	.dataf(!\somaSHIFT|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[12]~10 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[12]~10 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N37
dffeas \PC|DOUT[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|DOUT[12]~feeder_combout ),
	.asdata(\MUXBEQ|saida_MUX[12]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[12] .is_wysiwyg = "true";
defparam \PC|DOUT[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N48
cyclonev_lcell_comb \PC|DOUT[13]~feeder (
// Equation(s):
// \PC|DOUT[13]~feeder_combout  = ( \ROM|memROM~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[13]~feeder .extended_lut = "off";
defparam \PC|DOUT[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC|DOUT[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N33
cyclonev_lcell_comb \somaQuatro|Add0~45 (
// Equation(s):
// \somaQuatro|Add0~45_sumout  = SUM(( \PC|DOUT [13] ) + ( GND ) + ( \somaQuatro|Add0~42  ))
// \somaQuatro|Add0~46  = CARRY(( \PC|DOUT [13] ) + ( GND ) + ( \somaQuatro|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~45_sumout ),
	.cout(\somaQuatro|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~45 .extended_lut = "off";
defparam \somaQuatro|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \somaQuatro|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N33
cyclonev_lcell_comb \somaSHIFT|Add0~45 (
// Equation(s):
// \somaSHIFT|Add0~45_sumout  = SUM(( \somaQuatro|Add0~45_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~42  ))
// \somaSHIFT|Add0~46  = CARRY(( \somaQuatro|Add0~45_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~42  ))

	.dataa(!\ROM|memROM~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~45_sumout ),
	.cout(\somaSHIFT|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~45 .extended_lut = "off";
defparam \somaSHIFT|Add0~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \somaSHIFT|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N0
cyclonev_lcell_comb \MUXBEQ|saida_MUX[13]~11 (
// Equation(s):
// \MUXBEQ|saida_MUX[13]~11_combout  = ( \somaQuatro|Add0~45_sumout  & ( \somaSHIFT|Add0~45_sumout  ) ) # ( !\somaQuatro|Add0~45_sumout  & ( \somaSHIFT|Add0~45_sumout  & ( (\andCONTROLEZEROSignal~8_combout  & (\andCONTROLEZEROSignal~13_combout  & 
// (\andCONTROLEZEROSignal~2_combout  & \andCONTROLEZEROSignal~5_combout ))) ) ) ) # ( \somaQuatro|Add0~45_sumout  & ( !\somaSHIFT|Add0~45_sumout  & ( (!\andCONTROLEZEROSignal~8_combout ) # ((!\andCONTROLEZEROSignal~13_combout ) # 
// ((!\andCONTROLEZEROSignal~2_combout ) # (!\andCONTROLEZEROSignal~5_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~8_combout ),
	.datab(!\andCONTROLEZEROSignal~13_combout ),
	.datac(!\andCONTROLEZEROSignal~2_combout ),
	.datad(!\andCONTROLEZEROSignal~5_combout ),
	.datae(!\somaQuatro|Add0~45_sumout ),
	.dataf(!\somaSHIFT|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[13]~11 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[13]~11 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N49
dffeas \PC|DOUT[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|DOUT[13]~feeder_combout ),
	.asdata(\MUXBEQ|saida_MUX[13]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[13] .is_wysiwyg = "true";
defparam \PC|DOUT[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N6
cyclonev_lcell_comb \PC|DOUT[14]~feeder (
// Equation(s):
// \PC|DOUT[14]~feeder_combout  = ( \ROM|memROM~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[14]~feeder .extended_lut = "off";
defparam \PC|DOUT[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC|DOUT[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N36
cyclonev_lcell_comb \somaQuatro|Add0~49 (
// Equation(s):
// \somaQuatro|Add0~49_sumout  = SUM(( \PC|DOUT [14] ) + ( GND ) + ( \somaQuatro|Add0~46  ))
// \somaQuatro|Add0~50  = CARRY(( \PC|DOUT [14] ) + ( GND ) + ( \somaQuatro|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~49_sumout ),
	.cout(\somaQuatro|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~49 .extended_lut = "off";
defparam \somaQuatro|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \somaQuatro|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N36
cyclonev_lcell_comb \somaSHIFT|Add0~49 (
// Equation(s):
// \somaSHIFT|Add0~49_sumout  = SUM(( \somaQuatro|Add0~49_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~46  ))
// \somaSHIFT|Add0~50  = CARRY(( \somaQuatro|Add0~49_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~12_combout ),
	.datad(!\somaQuatro|Add0~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~49_sumout ),
	.cout(\somaSHIFT|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~49 .extended_lut = "off";
defparam \somaSHIFT|Add0~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \somaSHIFT|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N54
cyclonev_lcell_comb \MUXBEQ|saida_MUX[14]~12 (
// Equation(s):
// \MUXBEQ|saida_MUX[14]~12_combout  = ( \somaQuatro|Add0~49_sumout  & ( \somaSHIFT|Add0~49_sumout  ) ) # ( !\somaQuatro|Add0~49_sumout  & ( \somaSHIFT|Add0~49_sumout  & ( (\andCONTROLEZEROSignal~8_combout  & (\andCONTROLEZEROSignal~13_combout  & 
// (\andCONTROLEZEROSignal~2_combout  & \andCONTROLEZEROSignal~5_combout ))) ) ) ) # ( \somaQuatro|Add0~49_sumout  & ( !\somaSHIFT|Add0~49_sumout  & ( (!\andCONTROLEZEROSignal~8_combout ) # ((!\andCONTROLEZEROSignal~13_combout ) # 
// ((!\andCONTROLEZEROSignal~2_combout ) # (!\andCONTROLEZEROSignal~5_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~8_combout ),
	.datab(!\andCONTROLEZEROSignal~13_combout ),
	.datac(!\andCONTROLEZEROSignal~2_combout ),
	.datad(!\andCONTROLEZEROSignal~5_combout ),
	.datae(!\somaQuatro|Add0~49_sumout ),
	.dataf(!\somaSHIFT|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[14]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[14]~12 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[14]~12 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[14]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N7
dffeas \PC|DOUT[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|DOUT[14]~feeder_combout ),
	.asdata(\MUXBEQ|saida_MUX[14]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[14] .is_wysiwyg = "true";
defparam \PC|DOUT[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N42
cyclonev_lcell_comb \PC|DOUT[15]~feeder (
// Equation(s):
// \PC|DOUT[15]~feeder_combout  = \ROM|memROM~12_combout 

	.dataa(!\ROM|memROM~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[15]~feeder .extended_lut = "off";
defparam \PC|DOUT[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC|DOUT[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N39
cyclonev_lcell_comb \somaQuatro|Add0~53 (
// Equation(s):
// \somaQuatro|Add0~53_sumout  = SUM(( \PC|DOUT [15] ) + ( GND ) + ( \somaQuatro|Add0~50  ))
// \somaQuatro|Add0~54  = CARRY(( \PC|DOUT [15] ) + ( GND ) + ( \somaQuatro|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~53_sumout ),
	.cout(\somaQuatro|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~53 .extended_lut = "off";
defparam \somaQuatro|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \somaQuatro|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N39
cyclonev_lcell_comb \somaSHIFT|Add0~53 (
// Equation(s):
// \somaSHIFT|Add0~53_sumout  = SUM(( \somaQuatro|Add0~53_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~50  ))
// \somaSHIFT|Add0~54  = CARRY(( \somaQuatro|Add0~53_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~50  ))

	.dataa(!\ROM|memROM~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~53_sumout ),
	.cout(\somaSHIFT|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~53 .extended_lut = "off";
defparam \somaSHIFT|Add0~53 .lut_mask = 64'h0000AAAA000000FF;
defparam \somaSHIFT|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N51
cyclonev_lcell_comb \MUXBEQ|saida_MUX[15]~13 (
// Equation(s):
// \MUXBEQ|saida_MUX[15]~13_combout  = ( \somaQuatro|Add0~53_sumout  & ( \somaSHIFT|Add0~53_sumout  ) ) # ( !\somaQuatro|Add0~53_sumout  & ( \somaSHIFT|Add0~53_sumout  & ( (\andCONTROLEZEROSignal~5_combout  & (\andCONTROLEZEROSignal~2_combout  & 
// (\andCONTROLEZEROSignal~13_combout  & \andCONTROLEZEROSignal~8_combout ))) ) ) ) # ( \somaQuatro|Add0~53_sumout  & ( !\somaSHIFT|Add0~53_sumout  & ( (!\andCONTROLEZEROSignal~5_combout ) # ((!\andCONTROLEZEROSignal~2_combout ) # 
// ((!\andCONTROLEZEROSignal~13_combout ) # (!\andCONTROLEZEROSignal~8_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~5_combout ),
	.datab(!\andCONTROLEZEROSignal~2_combout ),
	.datac(!\andCONTROLEZEROSignal~13_combout ),
	.datad(!\andCONTROLEZEROSignal~8_combout ),
	.datae(!\somaQuatro|Add0~53_sumout ),
	.dataf(!\somaSHIFT|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[15]~13 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[15]~13 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N44
dffeas \PC|DOUT[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|DOUT[15]~feeder_combout ),
	.asdata(\MUXBEQ|saida_MUX[15]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[15] .is_wysiwyg = "true";
defparam \PC|DOUT[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N33
cyclonev_lcell_comb \PC|DOUT[16]~feeder (
// Equation(s):
// \PC|DOUT[16]~feeder_combout  = \ROM|memROM~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[16]~feeder .extended_lut = "off";
defparam \PC|DOUT[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC|DOUT[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N42
cyclonev_lcell_comb \somaQuatro|Add0~57 (
// Equation(s):
// \somaQuatro|Add0~57_sumout  = SUM(( \PC|DOUT [16] ) + ( GND ) + ( \somaQuatro|Add0~54  ))
// \somaQuatro|Add0~58  = CARRY(( \PC|DOUT [16] ) + ( GND ) + ( \somaQuatro|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~57_sumout ),
	.cout(\somaQuatro|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~57 .extended_lut = "off";
defparam \somaQuatro|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N42
cyclonev_lcell_comb \somaSHIFT|Add0~57 (
// Equation(s):
// \somaSHIFT|Add0~57_sumout  = SUM(( (!\PC|DOUT [7] & \ROM|memROM~7_combout ) ) + ( \somaQuatro|Add0~57_sumout  ) + ( \somaSHIFT|Add0~54  ))
// \somaSHIFT|Add0~58  = CARRY(( (!\PC|DOUT [7] & \ROM|memROM~7_combout ) ) + ( \somaQuatro|Add0~57_sumout  ) + ( \somaSHIFT|Add0~54  ))

	.dataa(!\PC|DOUT [7]),
	.datab(gnd),
	.datac(!\somaQuatro|Add0~57_sumout ),
	.datad(!\ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~57_sumout ),
	.cout(\somaSHIFT|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~57 .extended_lut = "off";
defparam \somaSHIFT|Add0~57 .lut_mask = 64'h0000F0F0000000AA;
defparam \somaSHIFT|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N54
cyclonev_lcell_comb \MUXBEQ|saida_MUX[16]~14 (
// Equation(s):
// \MUXBEQ|saida_MUX[16]~14_combout  = ( \somaQuatro|Add0~57_sumout  & ( \somaSHIFT|Add0~57_sumout  ) ) # ( !\somaQuatro|Add0~57_sumout  & ( \somaSHIFT|Add0~57_sumout  & ( (\andCONTROLEZEROSignal~5_combout  & (\andCONTROLEZEROSignal~2_combout  & 
// (\andCONTROLEZEROSignal~8_combout  & \andCONTROLEZEROSignal~13_combout ))) ) ) ) # ( \somaQuatro|Add0~57_sumout  & ( !\somaSHIFT|Add0~57_sumout  & ( (!\andCONTROLEZEROSignal~5_combout ) # ((!\andCONTROLEZEROSignal~2_combout ) # 
// ((!\andCONTROLEZEROSignal~8_combout ) # (!\andCONTROLEZEROSignal~13_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~5_combout ),
	.datab(!\andCONTROLEZEROSignal~2_combout ),
	.datac(!\andCONTROLEZEROSignal~8_combout ),
	.datad(!\andCONTROLEZEROSignal~13_combout ),
	.datae(!\somaQuatro|Add0~57_sumout ),
	.dataf(!\somaSHIFT|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[16]~14 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[16]~14 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N34
dffeas \PC|DOUT[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|DOUT[16]~feeder_combout ),
	.asdata(\MUXBEQ|saida_MUX[16]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[16] .is_wysiwyg = "true";
defparam \PC|DOUT[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N39
cyclonev_lcell_comb \PC|DOUT[17]~feeder (
// Equation(s):
// \PC|DOUT[17]~feeder_combout  = \ROM|memROM~12_combout 

	.dataa(!\ROM|memROM~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[17]~feeder .extended_lut = "off";
defparam \PC|DOUT[17]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC|DOUT[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N45
cyclonev_lcell_comb \somaQuatro|Add0~61 (
// Equation(s):
// \somaQuatro|Add0~61_sumout  = SUM(( \PC|DOUT [17] ) + ( GND ) + ( \somaQuatro|Add0~58  ))
// \somaQuatro|Add0~62  = CARRY(( \PC|DOUT [17] ) + ( GND ) + ( \somaQuatro|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~61_sumout ),
	.cout(\somaQuatro|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~61 .extended_lut = "off";
defparam \somaQuatro|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N45
cyclonev_lcell_comb \somaSHIFT|Add0~61 (
// Equation(s):
// \somaSHIFT|Add0~61_sumout  = SUM(( \somaQuatro|Add0~61_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~58  ))
// \somaSHIFT|Add0~62  = CARRY(( \somaQuatro|Add0~61_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~61_sumout ),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~61_sumout ),
	.cout(\somaSHIFT|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~61 .extended_lut = "off";
defparam \somaSHIFT|Add0~61 .lut_mask = 64'h0000FF00000000FF;
defparam \somaSHIFT|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N21
cyclonev_lcell_comb \MUXBEQ|saida_MUX[17]~15 (
// Equation(s):
// \MUXBEQ|saida_MUX[17]~15_combout  = ( \somaQuatro|Add0~61_sumout  & ( \somaSHIFT|Add0~61_sumout  ) ) # ( !\somaQuatro|Add0~61_sumout  & ( \somaSHIFT|Add0~61_sumout  & ( (\andCONTROLEZEROSignal~5_combout  & (\andCONTROLEZEROSignal~2_combout  & 
// (\andCONTROLEZEROSignal~13_combout  & \andCONTROLEZEROSignal~8_combout ))) ) ) ) # ( \somaQuatro|Add0~61_sumout  & ( !\somaSHIFT|Add0~61_sumout  & ( (!\andCONTROLEZEROSignal~5_combout ) # ((!\andCONTROLEZEROSignal~2_combout ) # 
// ((!\andCONTROLEZEROSignal~13_combout ) # (!\andCONTROLEZEROSignal~8_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~5_combout ),
	.datab(!\andCONTROLEZEROSignal~2_combout ),
	.datac(!\andCONTROLEZEROSignal~13_combout ),
	.datad(!\andCONTROLEZEROSignal~8_combout ),
	.datae(!\somaQuatro|Add0~61_sumout ),
	.dataf(!\somaSHIFT|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[17]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[17]~15 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[17]~15 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[17]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N41
dffeas \PC|DOUT[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|DOUT[17]~feeder_combout ),
	.asdata(\MUXBEQ|saida_MUX[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[17] .is_wysiwyg = "true";
defparam \PC|DOUT[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N48
cyclonev_lcell_comb \somaQuatro|Add0~65 (
// Equation(s):
// \somaQuatro|Add0~65_sumout  = SUM(( \PC|DOUT [18] ) + ( GND ) + ( \somaQuatro|Add0~62  ))
// \somaQuatro|Add0~66  = CARRY(( \PC|DOUT [18] ) + ( GND ) + ( \somaQuatro|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~65_sumout ),
	.cout(\somaQuatro|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~65 .extended_lut = "off";
defparam \somaQuatro|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N48
cyclonev_lcell_comb \somaSHIFT|Add0~65 (
// Equation(s):
// \somaSHIFT|Add0~65_sumout  = SUM(( \somaQuatro|Add0~65_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~62  ))
// \somaSHIFT|Add0~66  = CARRY(( \somaQuatro|Add0~65_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~12_combout ),
	.datad(!\somaQuatro|Add0~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~65_sumout ),
	.cout(\somaSHIFT|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~65 .extended_lut = "off";
defparam \somaSHIFT|Add0~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \somaSHIFT|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N3
cyclonev_lcell_comb \MUXBEQ|saida_MUX[18]~16 (
// Equation(s):
// \MUXBEQ|saida_MUX[18]~16_combout  = ( \somaQuatro|Add0~65_sumout  & ( \somaSHIFT|Add0~65_sumout  ) ) # ( !\somaQuatro|Add0~65_sumout  & ( \somaSHIFT|Add0~65_sumout  & ( (\andCONTROLEZEROSignal~8_combout  & (\andCONTROLEZEROSignal~5_combout  & 
// (\andCONTROLEZEROSignal~13_combout  & \andCONTROLEZEROSignal~2_combout ))) ) ) ) # ( \somaQuatro|Add0~65_sumout  & ( !\somaSHIFT|Add0~65_sumout  & ( (!\andCONTROLEZEROSignal~8_combout ) # ((!\andCONTROLEZEROSignal~5_combout ) # 
// ((!\andCONTROLEZEROSignal~13_combout ) # (!\andCONTROLEZEROSignal~2_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~8_combout ),
	.datab(!\andCONTROLEZEROSignal~5_combout ),
	.datac(!\andCONTROLEZEROSignal~13_combout ),
	.datad(!\andCONTROLEZEROSignal~2_combout ),
	.datae(!\somaQuatro|Add0~65_sumout ),
	.dataf(!\somaSHIFT|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[18]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[18]~16 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[18]~16 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[18]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N20
dffeas \PC|DOUT[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ROM|memROM~17_combout ),
	.asdata(\MUXBEQ|saida_MUX[18]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[18] .is_wysiwyg = "true";
defparam \PC|DOUT[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N0
cyclonev_lcell_comb \PC|DOUT[19]~feeder (
// Equation(s):
// \PC|DOUT[19]~feeder_combout  = \ROM|memROM~11_combout 

	.dataa(gnd),
	.datab(!\ROM|memROM~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[19]~feeder .extended_lut = "off";
defparam \PC|DOUT[19]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC|DOUT[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N2
dffeas \PC|DOUT[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|DOUT[19]~feeder_combout ),
	.asdata(\MUXBEQ|saida_MUX[19]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[19] .is_wysiwyg = "true";
defparam \PC|DOUT[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N51
cyclonev_lcell_comb \somaQuatro|Add0~69 (
// Equation(s):
// \somaQuatro|Add0~69_sumout  = SUM(( \PC|DOUT [19] ) + ( GND ) + ( \somaQuatro|Add0~66  ))
// \somaQuatro|Add0~70  = CARRY(( \PC|DOUT [19] ) + ( GND ) + ( \somaQuatro|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~69_sumout ),
	.cout(\somaQuatro|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~69 .extended_lut = "off";
defparam \somaQuatro|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \somaQuatro|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N51
cyclonev_lcell_comb \somaSHIFT|Add0~69 (
// Equation(s):
// \somaSHIFT|Add0~69_sumout  = SUM(( \somaQuatro|Add0~69_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~66  ))
// \somaSHIFT|Add0~70  = CARRY(( \somaQuatro|Add0~69_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~66  ))

	.dataa(!\ROM|memROM~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~69_sumout ),
	.cout(\somaSHIFT|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~69 .extended_lut = "off";
defparam \somaSHIFT|Add0~69 .lut_mask = 64'h0000AAAA000000FF;
defparam \somaSHIFT|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N27
cyclonev_lcell_comb \MUXBEQ|saida_MUX[19]~17 (
// Equation(s):
// \MUXBEQ|saida_MUX[19]~17_combout  = ( \somaQuatro|Add0~69_sumout  & ( \somaSHIFT|Add0~69_sumout  ) ) # ( !\somaQuatro|Add0~69_sumout  & ( \somaSHIFT|Add0~69_sumout  & ( (\andCONTROLEZEROSignal~5_combout  & (\andCONTROLEZEROSignal~2_combout  & 
// (\andCONTROLEZEROSignal~13_combout  & \andCONTROLEZEROSignal~8_combout ))) ) ) ) # ( \somaQuatro|Add0~69_sumout  & ( !\somaSHIFT|Add0~69_sumout  & ( (!\andCONTROLEZEROSignal~5_combout ) # ((!\andCONTROLEZEROSignal~2_combout ) # 
// ((!\andCONTROLEZEROSignal~13_combout ) # (!\andCONTROLEZEROSignal~8_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~5_combout ),
	.datab(!\andCONTROLEZEROSignal~2_combout ),
	.datac(!\andCONTROLEZEROSignal~13_combout ),
	.datad(!\andCONTROLEZEROSignal~8_combout ),
	.datae(!\somaQuatro|Add0~69_sumout ),
	.dataf(!\somaSHIFT|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[19]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[19]~17 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[19]~17 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[19]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N1
dffeas \PC|DOUT[19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|DOUT[19]~feeder_combout ),
	.asdata(\MUXBEQ|saida_MUX[19]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[19]~DUPLICATE .is_wysiwyg = "true";
defparam \PC|DOUT[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N6
cyclonev_lcell_comb \andCONTROLEZEROSignal~16 (
// Equation(s):
// \andCONTROLEZEROSignal~16_combout  = ( !\ULA|saida[25]~73_combout  & ( \ULA|Add0~101_sumout  & ( (\andCONTROLEZEROSignal~12_combout  & (!\ULA|saida[0]~0_combout  & !\ULA|saida[24]~71_combout )) ) ) ) # ( \ULA|saida[25]~73_combout  & ( 
// !\ULA|Add0~101_sumout  & ( (\andCONTROLEZEROSignal~12_combout  & (\ULA|saida[0]~0_combout  & !\ULA|Add0~97_sumout )) ) ) ) # ( !\ULA|saida[25]~73_combout  & ( !\ULA|Add0~101_sumout  & ( (\andCONTROLEZEROSignal~12_combout  & ((!\ULA|saida[0]~0_combout  & 
// (!\ULA|saida[24]~71_combout )) # (\ULA|saida[0]~0_combout  & ((!\ULA|Add0~97_sumout ))))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~12_combout ),
	.datab(!\ULA|saida[0]~0_combout ),
	.datac(!\ULA|saida[24]~71_combout ),
	.datad(!\ULA|Add0~97_sumout ),
	.datae(!\ULA|saida[25]~73_combout ),
	.dataf(!\ULA|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\andCONTROLEZEROSignal~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \andCONTROLEZEROSignal~16 .extended_lut = "off";
defparam \andCONTROLEZEROSignal~16 .lut_mask = 64'h5140110040400000;
defparam \andCONTROLEZEROSignal~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N54
cyclonev_lcell_comb \andCONTROLEZEROSignal~14 (
// Equation(s):
// \andCONTROLEZEROSignal~14_combout  = ( \ULA|Add0~65_sumout  & ( !\ULA|saida[6]~27_combout  & ( (!\ULA|saida[0]~0_combout  & (!\ULA|saida[7]~31_combout  & !\ULA|saida[16]~55_combout )) ) ) ) # ( !\ULA|Add0~65_sumout  & ( !\ULA|saida[6]~27_combout  & ( 
// (!\ULA|saida[0]~0_combout  & (((!\ULA|saida[7]~31_combout  & !\ULA|saida[16]~55_combout )))) # (\ULA|saida[0]~0_combout  & (!\ULA|Add0~29_sumout )) ) ) )

	.dataa(!\ULA|Add0~29_sumout ),
	.datab(!\ULA|saida[0]~0_combout ),
	.datac(!\ULA|saida[7]~31_combout ),
	.datad(!\ULA|saida[16]~55_combout ),
	.datae(!\ULA|Add0~65_sumout ),
	.dataf(!\ULA|saida[6]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\andCONTROLEZEROSignal~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \andCONTROLEZEROSignal~14 .extended_lut = "off";
defparam \andCONTROLEZEROSignal~14 .lut_mask = 64'hE222C00000000000;
defparam \andCONTROLEZEROSignal~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N30
cyclonev_lcell_comb \andCONTROLEZEROSignal~15 (
// Equation(s):
// \andCONTROLEZEROSignal~15_combout  = ( \andCONTROLEZEROSignal~14_combout  & ( \ULA|Add0~105_sumout  & ( (!\ULA|saida[17]~57_combout  & (!\ULA|saida[26]~75_combout  & !\ULA|saida[0]~0_combout )) ) ) ) # ( \andCONTROLEZEROSignal~14_combout  & ( 
// !\ULA|Add0~105_sumout  & ( (!\ULA|saida[0]~0_combout  & (!\ULA|saida[17]~57_combout  & (!\ULA|saida[26]~75_combout ))) # (\ULA|saida[0]~0_combout  & (((!\ULA|Add0~69_sumout )))) ) ) )

	.dataa(!\ULA|saida[17]~57_combout ),
	.datab(!\ULA|saida[26]~75_combout ),
	.datac(!\ULA|Add0~69_sumout ),
	.datad(!\ULA|saida[0]~0_combout ),
	.datae(!\andCONTROLEZEROSignal~14_combout ),
	.dataf(!\ULA|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\andCONTROLEZEROSignal~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \andCONTROLEZEROSignal~15 .extended_lut = "off";
defparam \andCONTROLEZEROSignal~15 .lut_mask = 64'h000088F000008800;
defparam \andCONTROLEZEROSignal~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N54
cyclonev_lcell_comb \andCONTROLEZEROSignal~17 (
// Equation(s):
// \andCONTROLEZEROSignal~17_combout  = ( \ULA|Add0~109_sumout  & ( \andCONTROLEZEROSignal~15_combout  & ( (!\ULA|saida[27]~77_combout  & (\andCONTROLEZEROSignal~16_combout  & (\andCONTROLEZEROSignal~10_combout  & !\ULA|saida[0]~0_combout ))) ) ) ) # ( 
// !\ULA|Add0~109_sumout  & ( \andCONTROLEZEROSignal~15_combout  & ( (\andCONTROLEZEROSignal~16_combout  & (\andCONTROLEZEROSignal~10_combout  & ((!\ULA|saida[27]~77_combout ) # (\ULA|saida[0]~0_combout )))) ) ) )

	.dataa(!\ULA|saida[27]~77_combout ),
	.datab(!\andCONTROLEZEROSignal~16_combout ),
	.datac(!\andCONTROLEZEROSignal~10_combout ),
	.datad(!\ULA|saida[0]~0_combout ),
	.datae(!\ULA|Add0~109_sumout ),
	.dataf(!\andCONTROLEZEROSignal~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\andCONTROLEZEROSignal~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \andCONTROLEZEROSignal~17 .extended_lut = "off";
defparam \andCONTROLEZEROSignal~17 .lut_mask = 64'h0000000002030200;
defparam \andCONTROLEZEROSignal~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N54
cyclonev_lcell_comb \somaQuatro|Add0~73 (
// Equation(s):
// \somaQuatro|Add0~73_sumout  = SUM(( \PC|DOUT [20] ) + ( GND ) + ( \somaQuatro|Add0~70  ))
// \somaQuatro|Add0~74  = CARRY(( \PC|DOUT [20] ) + ( GND ) + ( \somaQuatro|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~73_sumout ),
	.cout(\somaQuatro|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~73 .extended_lut = "off";
defparam \somaQuatro|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N54
cyclonev_lcell_comb \somaSHIFT|Add0~73 (
// Equation(s):
// \somaSHIFT|Add0~73_sumout  = SUM(( \somaQuatro|Add0~73_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~70  ))
// \somaSHIFT|Add0~74  = CARRY(( \somaQuatro|Add0~73_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~12_combout ),
	.datad(!\somaQuatro|Add0~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~73_sumout ),
	.cout(\somaSHIFT|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~73 .extended_lut = "off";
defparam \somaSHIFT|Add0~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \somaSHIFT|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N54
cyclonev_lcell_comb \MUXFETCH|saida_MUX[20]~0 (
// Equation(s):
// \MUXFETCH|saida_MUX[20]~0_combout  = ( \somaSHIFT|Add0~73_sumout  & ( \somaQuatro|Add0~73_sumout  & ( \UC|Equal14~0_combout  ) ) ) # ( !\somaSHIFT|Add0~73_sumout  & ( \somaQuatro|Add0~73_sumout  & ( (\UC|Equal14~0_combout  & 
// ((!\andCONTROLEZEROSignal~17_combout ) # ((!\andCONTROLEZEROSignal~5_combout ) # (!\andCONTROLEZEROSignal~2_combout )))) ) ) ) # ( \somaSHIFT|Add0~73_sumout  & ( !\somaQuatro|Add0~73_sumout  & ( (\andCONTROLEZEROSignal~17_combout  & (\UC|Equal14~0_combout 
//  & (\andCONTROLEZEROSignal~5_combout  & \andCONTROLEZEROSignal~2_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~17_combout ),
	.datab(!\UC|Equal14~0_combout ),
	.datac(!\andCONTROLEZEROSignal~5_combout ),
	.datad(!\andCONTROLEZEROSignal~2_combout ),
	.datae(!\somaSHIFT|Add0~73_sumout ),
	.dataf(!\somaQuatro|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[20]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[20]~0 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[20]~0 .lut_mask = 64'h0000000133323333;
defparam \MUXFETCH|saida_MUX[20]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N55
dffeas \PC|DOUT[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[20]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[20] .is_wysiwyg = "true";
defparam \PC|DOUT[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N21
cyclonev_lcell_comb \PC|DOUT[21]~feeder (
// Equation(s):
// \PC|DOUT[21]~feeder_combout  = ( \ROM|memROM~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[21]~feeder .extended_lut = "off";
defparam \PC|DOUT[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC|DOUT[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N57
cyclonev_lcell_comb \somaQuatro|Add0~77 (
// Equation(s):
// \somaQuatro|Add0~77_sumout  = SUM(( \PC|DOUT [21] ) + ( GND ) + ( \somaQuatro|Add0~74  ))
// \somaQuatro|Add0~78  = CARRY(( \PC|DOUT [21] ) + ( GND ) + ( \somaQuatro|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~77_sumout ),
	.cout(\somaQuatro|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~77 .extended_lut = "off";
defparam \somaQuatro|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \somaQuatro|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N57
cyclonev_lcell_comb \somaSHIFT|Add0~77 (
// Equation(s):
// \somaSHIFT|Add0~77_sumout  = SUM(( \somaQuatro|Add0~77_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~74  ))
// \somaSHIFT|Add0~78  = CARRY(( \somaQuatro|Add0~77_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~74  ))

	.dataa(!\ROM|memROM~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~77_sumout ),
	.cout(\somaSHIFT|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~77 .extended_lut = "off";
defparam \somaSHIFT|Add0~77 .lut_mask = 64'h0000AAAA000000FF;
defparam \somaSHIFT|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N3
cyclonev_lcell_comb \MUXBEQ|saida_MUX[21]~19 (
// Equation(s):
// \MUXBEQ|saida_MUX[21]~19_combout  = ( \somaQuatro|Add0~77_sumout  & ( \somaSHIFT|Add0~77_sumout  ) ) # ( !\somaQuatro|Add0~77_sumout  & ( \somaSHIFT|Add0~77_sumout  & ( (\andCONTROLEZEROSignal~8_combout  & (\andCONTROLEZEROSignal~13_combout  & 
// (\andCONTROLEZEROSignal~5_combout  & \andCONTROLEZEROSignal~2_combout ))) ) ) ) # ( \somaQuatro|Add0~77_sumout  & ( !\somaSHIFT|Add0~77_sumout  & ( (!\andCONTROLEZEROSignal~8_combout ) # ((!\andCONTROLEZEROSignal~13_combout ) # 
// ((!\andCONTROLEZEROSignal~5_combout ) # (!\andCONTROLEZEROSignal~2_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~8_combout ),
	.datab(!\andCONTROLEZEROSignal~13_combout ),
	.datac(!\andCONTROLEZEROSignal~5_combout ),
	.datad(!\andCONTROLEZEROSignal~2_combout ),
	.datae(!\somaQuatro|Add0~77_sumout ),
	.dataf(!\somaSHIFT|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[21]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[21]~19 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[21]~19 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[21]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N22
dffeas \PC|DOUT[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|DOUT[21]~feeder_combout ),
	.asdata(\MUXBEQ|saida_MUX[21]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[21] .is_wysiwyg = "true";
defparam \PC|DOUT[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N0
cyclonev_lcell_comb \somaQuatro|Add0~81 (
// Equation(s):
// \somaQuatro|Add0~81_sumout  = SUM(( \PC|DOUT [22] ) + ( GND ) + ( \somaQuatro|Add0~78  ))
// \somaQuatro|Add0~82  = CARRY(( \PC|DOUT [22] ) + ( GND ) + ( \somaQuatro|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~81_sumout ),
	.cout(\somaQuatro|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~81 .extended_lut = "off";
defparam \somaQuatro|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N0
cyclonev_lcell_comb \somaSHIFT|Add0~81 (
// Equation(s):
// \somaSHIFT|Add0~81_sumout  = SUM(( \somaQuatro|Add0~81_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~78  ))
// \somaSHIFT|Add0~82  = CARRY(( \somaQuatro|Add0~81_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~78  ))

	.dataa(gnd),
	.datab(!\ROM|memROM~12_combout ),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~81_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~81_sumout ),
	.cout(\somaSHIFT|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~81 .extended_lut = "off";
defparam \somaSHIFT|Add0~81 .lut_mask = 64'h0000CCCC000000FF;
defparam \somaSHIFT|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N48
cyclonev_lcell_comb \MUXFETCH|saida_MUX[22]~1 (
// Equation(s):
// \MUXFETCH|saida_MUX[22]~1_combout  = ( \somaSHIFT|Add0~81_sumout  & ( \somaQuatro|Add0~81_sumout  & ( \UC|Equal14~0_combout  ) ) ) # ( !\somaSHIFT|Add0~81_sumout  & ( \somaQuatro|Add0~81_sumout  & ( (\UC|Equal14~0_combout  & 
// ((!\andCONTROLEZEROSignal~17_combout ) # ((!\andCONTROLEZEROSignal~5_combout ) # (!\andCONTROLEZEROSignal~2_combout )))) ) ) ) # ( \somaSHIFT|Add0~81_sumout  & ( !\somaQuatro|Add0~81_sumout  & ( (\andCONTROLEZEROSignal~17_combout  & (\UC|Equal14~0_combout 
//  & (\andCONTROLEZEROSignal~5_combout  & \andCONTROLEZEROSignal~2_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~17_combout ),
	.datab(!\UC|Equal14~0_combout ),
	.datac(!\andCONTROLEZEROSignal~5_combout ),
	.datad(!\andCONTROLEZEROSignal~2_combout ),
	.datae(!\somaSHIFT|Add0~81_sumout ),
	.dataf(!\somaQuatro|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[22]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[22]~1 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[22]~1 .lut_mask = 64'h0000000133323333;
defparam \MUXFETCH|saida_MUX[22]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N50
dffeas \PC|DOUT[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[22]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[22] .is_wysiwyg = "true";
defparam \PC|DOUT[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N3
cyclonev_lcell_comb \somaQuatro|Add0~85 (
// Equation(s):
// \somaQuatro|Add0~85_sumout  = SUM(( \PC|DOUT [23] ) + ( GND ) + ( \somaQuatro|Add0~82  ))
// \somaQuatro|Add0~86  = CARRY(( \PC|DOUT [23] ) + ( GND ) + ( \somaQuatro|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~85_sumout ),
	.cout(\somaQuatro|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~85 .extended_lut = "off";
defparam \somaQuatro|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N3
cyclonev_lcell_comb \somaSHIFT|Add0~85 (
// Equation(s):
// \somaSHIFT|Add0~85_sumout  = SUM(( \somaQuatro|Add0~85_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~82  ))
// \somaSHIFT|Add0~86  = CARRY(( \somaQuatro|Add0~85_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~82  ))

	.dataa(gnd),
	.datab(!\ROM|memROM~12_combout ),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~85_sumout ),
	.cout(\somaSHIFT|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~85 .extended_lut = "off";
defparam \somaSHIFT|Add0~85 .lut_mask = 64'h0000CCCC000000FF;
defparam \somaSHIFT|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N57
cyclonev_lcell_comb \MUXBEQ|saida_MUX[23]~21 (
// Equation(s):
// \MUXBEQ|saida_MUX[23]~21_combout  = ( \somaQuatro|Add0~85_sumout  & ( \somaSHIFT|Add0~85_sumout  ) ) # ( !\somaQuatro|Add0~85_sumout  & ( \somaSHIFT|Add0~85_sumout  & ( (\andCONTROLEZEROSignal~8_combout  & (\andCONTROLEZEROSignal~13_combout  & 
// (\andCONTROLEZEROSignal~5_combout  & \andCONTROLEZEROSignal~2_combout ))) ) ) ) # ( \somaQuatro|Add0~85_sumout  & ( !\somaSHIFT|Add0~85_sumout  & ( (!\andCONTROLEZEROSignal~8_combout ) # ((!\andCONTROLEZEROSignal~13_combout ) # 
// ((!\andCONTROLEZEROSignal~5_combout ) # (!\andCONTROLEZEROSignal~2_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~8_combout ),
	.datab(!\andCONTROLEZEROSignal~13_combout ),
	.datac(!\andCONTROLEZEROSignal~5_combout ),
	.datad(!\andCONTROLEZEROSignal~2_combout ),
	.datae(!\somaQuatro|Add0~85_sumout ),
	.dataf(!\somaSHIFT|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[23]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[23]~21 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[23]~21 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[23]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N8
dffeas \PC|DOUT[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ROM|memROM~10_combout ),
	.asdata(\MUXBEQ|saida_MUX[23]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[23] .is_wysiwyg = "true";
defparam \PC|DOUT[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N6
cyclonev_lcell_comb \somaQuatro|Add0~89 (
// Equation(s):
// \somaQuatro|Add0~89_sumout  = SUM(( \PC|DOUT [24] ) + ( GND ) + ( \somaQuatro|Add0~86  ))
// \somaQuatro|Add0~90  = CARRY(( \PC|DOUT [24] ) + ( GND ) + ( \somaQuatro|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~89_sumout ),
	.cout(\somaQuatro|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~89 .extended_lut = "off";
defparam \somaQuatro|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N6
cyclonev_lcell_comb \somaSHIFT|Add0~89 (
// Equation(s):
// \somaSHIFT|Add0~89_sumout  = SUM(( \somaQuatro|Add0~89_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~86  ))
// \somaSHIFT|Add0~90  = CARRY(( \somaQuatro|Add0~89_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~86  ))

	.dataa(gnd),
	.datab(!\ROM|memROM~12_combout ),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~89_sumout ),
	.cout(\somaSHIFT|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~89 .extended_lut = "off";
defparam \somaSHIFT|Add0~89 .lut_mask = 64'h0000CCCC000000FF;
defparam \somaSHIFT|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N30
cyclonev_lcell_comb \MUXFETCH|saida_MUX[24]~2 (
// Equation(s):
// \MUXFETCH|saida_MUX[24]~2_combout  = ( \somaSHIFT|Add0~89_sumout  & ( \somaQuatro|Add0~89_sumout  & ( \UC|Equal14~0_combout  ) ) ) # ( !\somaSHIFT|Add0~89_sumout  & ( \somaQuatro|Add0~89_sumout  & ( (\UC|Equal14~0_combout  & 
// ((!\andCONTROLEZEROSignal~2_combout ) # ((!\andCONTROLEZEROSignal~17_combout ) # (!\andCONTROLEZEROSignal~5_combout )))) ) ) ) # ( \somaSHIFT|Add0~89_sumout  & ( !\somaQuatro|Add0~89_sumout  & ( (\UC|Equal14~0_combout  & (\andCONTROLEZEROSignal~2_combout  
// & (\andCONTROLEZEROSignal~17_combout  & \andCONTROLEZEROSignal~5_combout ))) ) ) )

	.dataa(!\UC|Equal14~0_combout ),
	.datab(!\andCONTROLEZEROSignal~2_combout ),
	.datac(!\andCONTROLEZEROSignal~17_combout ),
	.datad(!\andCONTROLEZEROSignal~5_combout ),
	.datae(!\somaSHIFT|Add0~89_sumout ),
	.dataf(!\somaQuatro|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[24]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[24]~2 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[24]~2 .lut_mask = 64'h0000000155545555;
defparam \MUXFETCH|saida_MUX[24]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N32
dffeas \PC|DOUT[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[24]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[24] .is_wysiwyg = "true";
defparam \PC|DOUT[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N9
cyclonev_lcell_comb \somaQuatro|Add0~93 (
// Equation(s):
// \somaQuatro|Add0~93_sumout  = SUM(( \PC|DOUT [25] ) + ( GND ) + ( \somaQuatro|Add0~90  ))
// \somaQuatro|Add0~94  = CARRY(( \PC|DOUT [25] ) + ( GND ) + ( \somaQuatro|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~93_sumout ),
	.cout(\somaQuatro|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~93 .extended_lut = "off";
defparam \somaQuatro|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N9
cyclonev_lcell_comb \somaSHIFT|Add0~93 (
// Equation(s):
// \somaSHIFT|Add0~93_sumout  = SUM(( \somaQuatro|Add0~93_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~90  ))
// \somaSHIFT|Add0~94  = CARRY(( \somaQuatro|Add0~93_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~90  ))

	.dataa(gnd),
	.datab(!\ROM|memROM~12_combout ),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~93_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~93_sumout ),
	.cout(\somaSHIFT|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~93 .extended_lut = "off";
defparam \somaSHIFT|Add0~93 .lut_mask = 64'h0000CCCC000000FF;
defparam \somaSHIFT|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N33
cyclonev_lcell_comb \MUXFETCH|saida_MUX[25]~3 (
// Equation(s):
// \MUXFETCH|saida_MUX[25]~3_combout  = ( \somaSHIFT|Add0~93_sumout  & ( \somaQuatro|Add0~93_sumout  & ( \UC|Equal14~0_combout  ) ) ) # ( !\somaSHIFT|Add0~93_sumout  & ( \somaQuatro|Add0~93_sumout  & ( (\UC|Equal14~0_combout  & 
// ((!\andCONTROLEZEROSignal~2_combout ) # ((!\andCONTROLEZEROSignal~5_combout ) # (!\andCONTROLEZEROSignal~17_combout )))) ) ) ) # ( \somaSHIFT|Add0~93_sumout  & ( !\somaQuatro|Add0~93_sumout  & ( (\UC|Equal14~0_combout  & (\andCONTROLEZEROSignal~2_combout  
// & (\andCONTROLEZEROSignal~5_combout  & \andCONTROLEZEROSignal~17_combout ))) ) ) )

	.dataa(!\UC|Equal14~0_combout ),
	.datab(!\andCONTROLEZEROSignal~2_combout ),
	.datac(!\andCONTROLEZEROSignal~5_combout ),
	.datad(!\andCONTROLEZEROSignal~17_combout ),
	.datae(!\somaSHIFT|Add0~93_sumout ),
	.dataf(!\somaQuatro|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[25]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[25]~3 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[25]~3 .lut_mask = 64'h0000000155545555;
defparam \MUXFETCH|saida_MUX[25]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N34
dffeas \PC|DOUT[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[25]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[25] .is_wysiwyg = "true";
defparam \PC|DOUT[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N30
cyclonev_lcell_comb \PC|DOUT[26]~feeder (
// Equation(s):
// \PC|DOUT[26]~feeder_combout  = \ROM|memROM~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ROM|memROM~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[26]~feeder .extended_lut = "off";
defparam \PC|DOUT[26]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \PC|DOUT[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N12
cyclonev_lcell_comb \somaQuatro|Add0~97 (
// Equation(s):
// \somaQuatro|Add0~97_sumout  = SUM(( \PC|DOUT [26] ) + ( GND ) + ( \somaQuatro|Add0~94  ))
// \somaQuatro|Add0~98  = CARRY(( \PC|DOUT [26] ) + ( GND ) + ( \somaQuatro|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~97_sumout ),
	.cout(\somaQuatro|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~97 .extended_lut = "off";
defparam \somaQuatro|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N12
cyclonev_lcell_comb \somaSHIFT|Add0~97 (
// Equation(s):
// \somaSHIFT|Add0~97_sumout  = SUM(( \somaQuatro|Add0~97_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~94  ))
// \somaSHIFT|Add0~98  = CARRY(( \somaQuatro|Add0~97_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~94  ))

	.dataa(gnd),
	.datab(!\somaQuatro|Add0~97_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~97_sumout ),
	.cout(\somaSHIFT|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~97 .extended_lut = "off";
defparam \somaSHIFT|Add0~97 .lut_mask = 64'h0000FF0000003333;
defparam \somaSHIFT|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N42
cyclonev_lcell_comb \MUXBEQ|saida_MUX[26]~24 (
// Equation(s):
// \MUXBEQ|saida_MUX[26]~24_combout  = ( \andCONTROLEZEROSignal~13_combout  & ( \andCONTROLEZEROSignal~2_combout  & ( (!\andCONTROLEZEROSignal~8_combout  & (\somaQuatro|Add0~97_sumout )) # (\andCONTROLEZEROSignal~8_combout  & 
// ((!\andCONTROLEZEROSignal~5_combout  & (\somaQuatro|Add0~97_sumout )) # (\andCONTROLEZEROSignal~5_combout  & ((\somaSHIFT|Add0~97_sumout ))))) ) ) ) # ( !\andCONTROLEZEROSignal~13_combout  & ( \andCONTROLEZEROSignal~2_combout  & ( 
// \somaQuatro|Add0~97_sumout  ) ) ) # ( \andCONTROLEZEROSignal~13_combout  & ( !\andCONTROLEZEROSignal~2_combout  & ( \somaQuatro|Add0~97_sumout  ) ) ) # ( !\andCONTROLEZEROSignal~13_combout  & ( !\andCONTROLEZEROSignal~2_combout  & ( 
// \somaQuatro|Add0~97_sumout  ) ) )

	.dataa(!\somaQuatro|Add0~97_sumout ),
	.datab(!\somaSHIFT|Add0~97_sumout ),
	.datac(!\andCONTROLEZEROSignal~8_combout ),
	.datad(!\andCONTROLEZEROSignal~5_combout ),
	.datae(!\andCONTROLEZEROSignal~13_combout ),
	.dataf(!\andCONTROLEZEROSignal~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[26]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[26]~24 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[26]~24 .lut_mask = 64'h5555555555555553;
defparam \MUXBEQ|saida_MUX[26]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N31
dffeas \PC|DOUT[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|DOUT[26]~feeder_combout ),
	.asdata(\MUXBEQ|saida_MUX[26]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[26] .is_wysiwyg = "true";
defparam \PC|DOUT[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N15
cyclonev_lcell_comb \somaQuatro|Add0~101 (
// Equation(s):
// \somaQuatro|Add0~101_sumout  = SUM(( \PC|DOUT [27] ) + ( GND ) + ( \somaQuatro|Add0~98  ))
// \somaQuatro|Add0~102  = CARRY(( \PC|DOUT [27] ) + ( GND ) + ( \somaQuatro|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~101_sumout ),
	.cout(\somaQuatro|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~101 .extended_lut = "off";
defparam \somaQuatro|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N15
cyclonev_lcell_comb \somaSHIFT|Add0~101 (
// Equation(s):
// \somaSHIFT|Add0~101_sumout  = SUM(( \somaQuatro|Add0~101_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~98  ))
// \somaSHIFT|Add0~102  = CARRY(( \somaQuatro|Add0~101_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~12_combout ),
	.datad(!\somaQuatro|Add0~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~101_sumout ),
	.cout(\somaSHIFT|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~101 .extended_lut = "off";
defparam \somaSHIFT|Add0~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \somaSHIFT|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N51
cyclonev_lcell_comb \MUXFETCH|saida_MUX[27]~4 (
// Equation(s):
// \MUXFETCH|saida_MUX[27]~4_combout  = ( \somaSHIFT|Add0~101_sumout  & ( \somaQuatro|Add0~101_sumout  & ( \UC|Equal14~0_combout  ) ) ) # ( !\somaSHIFT|Add0~101_sumout  & ( \somaQuatro|Add0~101_sumout  & ( (\UC|Equal14~0_combout  & 
// ((!\andCONTROLEZEROSignal~17_combout ) # ((!\andCONTROLEZEROSignal~2_combout ) # (!\andCONTROLEZEROSignal~5_combout )))) ) ) ) # ( \somaSHIFT|Add0~101_sumout  & ( !\somaQuatro|Add0~101_sumout  & ( (\andCONTROLEZEROSignal~17_combout  & 
// (\UC|Equal14~0_combout  & (\andCONTROLEZEROSignal~2_combout  & \andCONTROLEZEROSignal~5_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~17_combout ),
	.datab(!\UC|Equal14~0_combout ),
	.datac(!\andCONTROLEZEROSignal~2_combout ),
	.datad(!\andCONTROLEZEROSignal~5_combout ),
	.datae(!\somaSHIFT|Add0~101_sumout ),
	.dataf(!\somaQuatro|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[27]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[27]~4 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[27]~4 .lut_mask = 64'h0000000133323333;
defparam \MUXFETCH|saida_MUX[27]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N52
dffeas \PC|DOUT[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[27]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[27] .is_wysiwyg = "true";
defparam \PC|DOUT[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N6
cyclonev_lcell_comb \PC|DOUT[28]~feeder (
// Equation(s):
// \PC|DOUT[28]~feeder_combout  = \ROM|memROM~12_combout 

	.dataa(!\ROM|memROM~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[28]~feeder .extended_lut = "off";
defparam \PC|DOUT[28]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC|DOUT[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N18
cyclonev_lcell_comb \somaQuatro|Add0~105 (
// Equation(s):
// \somaQuatro|Add0~105_sumout  = SUM(( \PC|DOUT [28] ) + ( GND ) + ( \somaQuatro|Add0~102  ))
// \somaQuatro|Add0~106  = CARRY(( \PC|DOUT [28] ) + ( GND ) + ( \somaQuatro|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~105_sumout ),
	.cout(\somaQuatro|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~105 .extended_lut = "off";
defparam \somaQuatro|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N18
cyclonev_lcell_comb \somaSHIFT|Add0~105 (
// Equation(s):
// \somaSHIFT|Add0~105_sumout  = SUM(( \somaQuatro|Add0~105_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~102  ))
// \somaSHIFT|Add0~106  = CARRY(( \somaQuatro|Add0~105_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~102  ))

	.dataa(gnd),
	.datab(!\ROM|memROM~12_combout ),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~105_sumout ),
	.cout(\somaSHIFT|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~105 .extended_lut = "off";
defparam \somaSHIFT|Add0~105 .lut_mask = 64'h0000CCCC000000FF;
defparam \somaSHIFT|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N18
cyclonev_lcell_comb \MUXBEQ|saida_MUX[28]~26 (
// Equation(s):
// \MUXBEQ|saida_MUX[28]~26_combout  = ( \somaQuatro|Add0~105_sumout  & ( \somaSHIFT|Add0~105_sumout  ) ) # ( !\somaQuatro|Add0~105_sumout  & ( \somaSHIFT|Add0~105_sumout  & ( (\andCONTROLEZEROSignal~5_combout  & (\andCONTROLEZEROSignal~2_combout  & 
// (\andCONTROLEZEROSignal~8_combout  & \andCONTROLEZEROSignal~13_combout ))) ) ) ) # ( \somaQuatro|Add0~105_sumout  & ( !\somaSHIFT|Add0~105_sumout  & ( (!\andCONTROLEZEROSignal~5_combout ) # ((!\andCONTROLEZEROSignal~2_combout ) # 
// ((!\andCONTROLEZEROSignal~8_combout ) # (!\andCONTROLEZEROSignal~13_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~5_combout ),
	.datab(!\andCONTROLEZEROSignal~2_combout ),
	.datac(!\andCONTROLEZEROSignal~8_combout ),
	.datad(!\andCONTROLEZEROSignal~13_combout ),
	.datae(!\somaQuatro|Add0~105_sumout ),
	.dataf(!\somaSHIFT|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[28]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[28]~26 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[28]~26 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[28]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N8
dffeas \PC|DOUT[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|DOUT[28]~feeder_combout ),
	.asdata(\MUXBEQ|saida_MUX[28]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[28] .is_wysiwyg = "true";
defparam \PC|DOUT[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N12
cyclonev_lcell_comb \PC|DOUT[29]~feeder (
// Equation(s):
// \PC|DOUT[29]~feeder_combout  = ( \ROM|memROM~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[29]~feeder .extended_lut = "off";
defparam \PC|DOUT[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC|DOUT[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N21
cyclonev_lcell_comb \somaQuatro|Add0~109 (
// Equation(s):
// \somaQuatro|Add0~109_sumout  = SUM(( \PC|DOUT [29] ) + ( GND ) + ( \somaQuatro|Add0~106  ))
// \somaQuatro|Add0~110  = CARRY(( \PC|DOUT [29] ) + ( GND ) + ( \somaQuatro|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~109_sumout ),
	.cout(\somaQuatro|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~109 .extended_lut = "off";
defparam \somaQuatro|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \somaQuatro|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N21
cyclonev_lcell_comb \somaSHIFT|Add0~109 (
// Equation(s):
// \somaSHIFT|Add0~109_sumout  = SUM(( \somaQuatro|Add0~109_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~106  ))
// \somaSHIFT|Add0~110  = CARRY(( \somaQuatro|Add0~109_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~106  ))

	.dataa(gnd),
	.datab(!\ROM|memROM~12_combout ),
	.datac(gnd),
	.datad(!\somaQuatro|Add0~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~109_sumout ),
	.cout(\somaSHIFT|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~109 .extended_lut = "off";
defparam \somaSHIFT|Add0~109 .lut_mask = 64'h0000CCCC000000FF;
defparam \somaSHIFT|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N0
cyclonev_lcell_comb \MUXBEQ|saida_MUX[29]~27 (
// Equation(s):
// \MUXBEQ|saida_MUX[29]~27_combout  = ( \somaQuatro|Add0~109_sumout  & ( \somaSHIFT|Add0~109_sumout  ) ) # ( !\somaQuatro|Add0~109_sumout  & ( \somaSHIFT|Add0~109_sumout  & ( (\andCONTROLEZEROSignal~13_combout  & (\andCONTROLEZEROSignal~8_combout  & 
// (\andCONTROLEZEROSignal~5_combout  & \andCONTROLEZEROSignal~2_combout ))) ) ) ) # ( \somaQuatro|Add0~109_sumout  & ( !\somaSHIFT|Add0~109_sumout  & ( (!\andCONTROLEZEROSignal~13_combout ) # ((!\andCONTROLEZEROSignal~8_combout ) # 
// ((!\andCONTROLEZEROSignal~5_combout ) # (!\andCONTROLEZEROSignal~2_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~13_combout ),
	.datab(!\andCONTROLEZEROSignal~8_combout ),
	.datac(!\andCONTROLEZEROSignal~5_combout ),
	.datad(!\andCONTROLEZEROSignal~2_combout ),
	.datae(!\somaQuatro|Add0~109_sumout ),
	.dataf(!\somaSHIFT|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[29]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[29]~27 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[29]~27 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[29]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N13
dffeas \PC|DOUT[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|DOUT[29]~feeder_combout ),
	.asdata(\MUXBEQ|saida_MUX[29]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[29] .is_wysiwyg = "true";
defparam \PC|DOUT[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N24
cyclonev_lcell_comb \somaQuatro|Add0~113 (
// Equation(s):
// \somaQuatro|Add0~113_sumout  = SUM(( \PC|DOUT [30] ) + ( GND ) + ( \somaQuatro|Add0~110  ))
// \somaQuatro|Add0~114  = CARRY(( \PC|DOUT [30] ) + ( GND ) + ( \somaQuatro|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|DOUT [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~113_sumout ),
	.cout(\somaQuatro|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~113 .extended_lut = "off";
defparam \somaQuatro|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \somaQuatro|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N24
cyclonev_lcell_comb \somaSHIFT|Add0~113 (
// Equation(s):
// \somaSHIFT|Add0~113_sumout  = SUM(( \somaQuatro|Add0~113_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~110  ))
// \somaSHIFT|Add0~114  = CARRY(( \somaQuatro|Add0~113_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~110  ))

	.dataa(gnd),
	.datab(!\somaQuatro|Add0~113_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM|memROM~12_combout ),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~113_sumout ),
	.cout(\somaSHIFT|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~113 .extended_lut = "off";
defparam \somaSHIFT|Add0~113 .lut_mask = 64'h0000FF0000003333;
defparam \somaSHIFT|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N57
cyclonev_lcell_comb \MUXFETCH|saida_MUX[30]~5 (
// Equation(s):
// \MUXFETCH|saida_MUX[30]~5_combout  = ( \somaSHIFT|Add0~113_sumout  & ( \somaQuatro|Add0~113_sumout  & ( \UC|Equal14~0_combout  ) ) ) # ( !\somaSHIFT|Add0~113_sumout  & ( \somaQuatro|Add0~113_sumout  & ( (\UC|Equal14~0_combout  & 
// ((!\andCONTROLEZEROSignal~17_combout ) # ((!\andCONTROLEZEROSignal~2_combout ) # (!\andCONTROLEZEROSignal~5_combout )))) ) ) ) # ( \somaSHIFT|Add0~113_sumout  & ( !\somaQuatro|Add0~113_sumout  & ( (\andCONTROLEZEROSignal~17_combout  & 
// (\UC|Equal14~0_combout  & (\andCONTROLEZEROSignal~2_combout  & \andCONTROLEZEROSignal~5_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~17_combout ),
	.datab(!\UC|Equal14~0_combout ),
	.datac(!\andCONTROLEZEROSignal~2_combout ),
	.datad(!\andCONTROLEZEROSignal~5_combout ),
	.datae(!\somaSHIFT|Add0~113_sumout ),
	.dataf(!\somaQuatro|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXFETCH|saida_MUX[30]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXFETCH|saida_MUX[30]~5 .extended_lut = "off";
defparam \MUXFETCH|saida_MUX[30]~5 .lut_mask = 64'h0000000133323333;
defparam \MUXFETCH|saida_MUX[30]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N59
dffeas \PC|DOUT[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\MUXFETCH|saida_MUX[30]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[30] .is_wysiwyg = "true";
defparam \PC|DOUT[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N48
cyclonev_lcell_comb \PC|DOUT[31]~feeder (
// Equation(s):
// \PC|DOUT[31]~feeder_combout  = \ROM|memROM~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|DOUT[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|DOUT[31]~feeder .extended_lut = "off";
defparam \PC|DOUT[31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC|DOUT[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N27
cyclonev_lcell_comb \somaQuatro|Add0~117 (
// Equation(s):
// \somaQuatro|Add0~117_sumout  = SUM(( \PC|DOUT [31] ) + ( GND ) + ( \somaQuatro|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC|DOUT [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaQuatro|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaQuatro|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \somaQuatro|Add0~117 .extended_lut = "off";
defparam \somaQuatro|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \somaQuatro|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N27
cyclonev_lcell_comb \somaSHIFT|Add0~117 (
// Equation(s):
// \somaSHIFT|Add0~117_sumout  = SUM(( \somaQuatro|Add0~117_sumout  ) + ( \ROM|memROM~12_combout  ) + ( \somaSHIFT|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM|memROM~12_combout ),
	.datad(!\somaQuatro|Add0~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\somaSHIFT|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\somaSHIFT|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \somaSHIFT|Add0~117 .extended_lut = "off";
defparam \somaSHIFT|Add0~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \somaSHIFT|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N27
cyclonev_lcell_comb \MUXBEQ|saida_MUX[31]~29 (
// Equation(s):
// \MUXBEQ|saida_MUX[31]~29_combout  = ( \andCONTROLEZEROSignal~13_combout  & ( \andCONTROLEZEROSignal~2_combout  & ( (!\andCONTROLEZEROSignal~5_combout  & (\somaQuatro|Add0~117_sumout )) # (\andCONTROLEZEROSignal~5_combout  & 
// ((!\andCONTROLEZEROSignal~8_combout  & (\somaQuatro|Add0~117_sumout )) # (\andCONTROLEZEROSignal~8_combout  & ((\somaSHIFT|Add0~117_sumout ))))) ) ) ) # ( !\andCONTROLEZEROSignal~13_combout  & ( \andCONTROLEZEROSignal~2_combout  & ( 
// \somaQuatro|Add0~117_sumout  ) ) ) # ( \andCONTROLEZEROSignal~13_combout  & ( !\andCONTROLEZEROSignal~2_combout  & ( \somaQuatro|Add0~117_sumout  ) ) ) # ( !\andCONTROLEZEROSignal~13_combout  & ( !\andCONTROLEZEROSignal~2_combout  & ( 
// \somaQuatro|Add0~117_sumout  ) ) )

	.dataa(!\somaQuatro|Add0~117_sumout ),
	.datab(!\somaSHIFT|Add0~117_sumout ),
	.datac(!\andCONTROLEZEROSignal~5_combout ),
	.datad(!\andCONTROLEZEROSignal~8_combout ),
	.datae(!\andCONTROLEZEROSignal~13_combout ),
	.dataf(!\andCONTROLEZEROSignal~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[31]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[31]~29 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[31]~29 .lut_mask = 64'h5555555555555553;
defparam \MUXBEQ|saida_MUX[31]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N49
dffeas \PC|DOUT[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\PC|DOUT[31]~feeder_combout ),
	.asdata(\MUXBEQ|saida_MUX[31]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|Equal14~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|DOUT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|DOUT[31] .is_wysiwyg = "true";
defparam \PC|DOUT[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N42
cyclonev_lcell_comb \MUXBEQ|saida_MUX[20]~18 (
// Equation(s):
// \MUXBEQ|saida_MUX[20]~18_combout  = ( \somaQuatro|Add0~73_sumout  & ( \somaSHIFT|Add0~73_sumout  ) ) # ( !\somaQuatro|Add0~73_sumout  & ( \somaSHIFT|Add0~73_sumout  & ( (\andCONTROLEZEROSignal~8_combout  & (\andCONTROLEZEROSignal~2_combout  & 
// (\andCONTROLEZEROSignal~5_combout  & \andCONTROLEZEROSignal~13_combout ))) ) ) ) # ( \somaQuatro|Add0~73_sumout  & ( !\somaSHIFT|Add0~73_sumout  & ( (!\andCONTROLEZEROSignal~8_combout ) # ((!\andCONTROLEZEROSignal~2_combout ) # 
// ((!\andCONTROLEZEROSignal~5_combout ) # (!\andCONTROLEZEROSignal~13_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~8_combout ),
	.datab(!\andCONTROLEZEROSignal~2_combout ),
	.datac(!\andCONTROLEZEROSignal~5_combout ),
	.datad(!\andCONTROLEZEROSignal~13_combout ),
	.datae(!\somaQuatro|Add0~73_sumout ),
	.dataf(!\somaSHIFT|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[20]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[20]~18 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[20]~18 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[20]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N36
cyclonev_lcell_comb \MUXBEQ|saida_MUX[22]~20 (
// Equation(s):
// \MUXBEQ|saida_MUX[22]~20_combout  = ( \somaQuatro|Add0~81_sumout  & ( \somaSHIFT|Add0~81_sumout  ) ) # ( !\somaQuatro|Add0~81_sumout  & ( \somaSHIFT|Add0~81_sumout  & ( (\andCONTROLEZEROSignal~8_combout  & (\andCONTROLEZEROSignal~2_combout  & 
// (\andCONTROLEZEROSignal~5_combout  & \andCONTROLEZEROSignal~13_combout ))) ) ) ) # ( \somaQuatro|Add0~81_sumout  & ( !\somaSHIFT|Add0~81_sumout  & ( (!\andCONTROLEZEROSignal~8_combout ) # ((!\andCONTROLEZEROSignal~2_combout ) # 
// ((!\andCONTROLEZEROSignal~5_combout ) # (!\andCONTROLEZEROSignal~13_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~8_combout ),
	.datab(!\andCONTROLEZEROSignal~2_combout ),
	.datac(!\andCONTROLEZEROSignal~5_combout ),
	.datad(!\andCONTROLEZEROSignal~13_combout ),
	.datae(!\somaQuatro|Add0~81_sumout ),
	.dataf(!\somaSHIFT|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[22]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[22]~20 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[22]~20 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[22]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N45
cyclonev_lcell_comb \MUXBEQ|saida_MUX[24]~22 (
// Equation(s):
// \MUXBEQ|saida_MUX[24]~22_combout  = ( \somaQuatro|Add0~89_sumout  & ( \somaSHIFT|Add0~89_sumout  ) ) # ( !\somaQuatro|Add0~89_sumout  & ( \somaSHIFT|Add0~89_sumout  & ( (\andCONTROLEZEROSignal~8_combout  & (\andCONTROLEZEROSignal~2_combout  & 
// (\andCONTROLEZEROSignal~13_combout  & \andCONTROLEZEROSignal~5_combout ))) ) ) ) # ( \somaQuatro|Add0~89_sumout  & ( !\somaSHIFT|Add0~89_sumout  & ( (!\andCONTROLEZEROSignal~8_combout ) # ((!\andCONTROLEZEROSignal~2_combout ) # 
// ((!\andCONTROLEZEROSignal~13_combout ) # (!\andCONTROLEZEROSignal~5_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~8_combout ),
	.datab(!\andCONTROLEZEROSignal~2_combout ),
	.datac(!\andCONTROLEZEROSignal~13_combout ),
	.datad(!\andCONTROLEZEROSignal~5_combout ),
	.datae(!\somaQuatro|Add0~89_sumout ),
	.dataf(!\somaSHIFT|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[24]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[24]~22 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[24]~22 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[24]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N33
cyclonev_lcell_comb \MUXBEQ|saida_MUX[25]~23 (
// Equation(s):
// \MUXBEQ|saida_MUX[25]~23_combout  = ( \somaQuatro|Add0~93_sumout  & ( \somaSHIFT|Add0~93_sumout  ) ) # ( !\somaQuatro|Add0~93_sumout  & ( \somaSHIFT|Add0~93_sumout  & ( (\andCONTROLEZEROSignal~8_combout  & (\andCONTROLEZEROSignal~2_combout  & 
// (\andCONTROLEZEROSignal~13_combout  & \andCONTROLEZEROSignal~5_combout ))) ) ) ) # ( \somaQuatro|Add0~93_sumout  & ( !\somaSHIFT|Add0~93_sumout  & ( (!\andCONTROLEZEROSignal~8_combout ) # ((!\andCONTROLEZEROSignal~2_combout ) # 
// ((!\andCONTROLEZEROSignal~13_combout ) # (!\andCONTROLEZEROSignal~5_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~8_combout ),
	.datab(!\andCONTROLEZEROSignal~2_combout ),
	.datac(!\andCONTROLEZEROSignal~13_combout ),
	.datad(!\andCONTROLEZEROSignal~5_combout ),
	.datae(!\somaQuatro|Add0~93_sumout ),
	.dataf(!\somaSHIFT|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[25]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[25]~23 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[25]~23 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[25]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N39
cyclonev_lcell_comb \MUXBEQ|saida_MUX[27]~25 (
// Equation(s):
// \MUXBEQ|saida_MUX[27]~25_combout  = ( \somaQuatro|Add0~101_sumout  & ( \somaSHIFT|Add0~101_sumout  ) ) # ( !\somaQuatro|Add0~101_sumout  & ( \somaSHIFT|Add0~101_sumout  & ( (\andCONTROLEZEROSignal~8_combout  & (\andCONTROLEZEROSignal~2_combout  & 
// (\andCONTROLEZEROSignal~13_combout  & \andCONTROLEZEROSignal~5_combout ))) ) ) ) # ( \somaQuatro|Add0~101_sumout  & ( !\somaSHIFT|Add0~101_sumout  & ( (!\andCONTROLEZEROSignal~8_combout ) # ((!\andCONTROLEZEROSignal~2_combout ) # 
// ((!\andCONTROLEZEROSignal~13_combout ) # (!\andCONTROLEZEROSignal~5_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~8_combout ),
	.datab(!\andCONTROLEZEROSignal~2_combout ),
	.datac(!\andCONTROLEZEROSignal~13_combout ),
	.datad(!\andCONTROLEZEROSignal~5_combout ),
	.datae(!\somaQuatro|Add0~101_sumout ),
	.dataf(!\somaSHIFT|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[27]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[27]~25 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[27]~25 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[27]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N30
cyclonev_lcell_comb \MUXBEQ|saida_MUX[30]~28 (
// Equation(s):
// \MUXBEQ|saida_MUX[30]~28_combout  = ( \somaQuatro|Add0~113_sumout  & ( \somaSHIFT|Add0~113_sumout  ) ) # ( !\somaQuatro|Add0~113_sumout  & ( \somaSHIFT|Add0~113_sumout  & ( (\andCONTROLEZEROSignal~8_combout  & (\andCONTROLEZEROSignal~2_combout  & 
// (\andCONTROLEZEROSignal~5_combout  & \andCONTROLEZEROSignal~13_combout ))) ) ) ) # ( \somaQuatro|Add0~113_sumout  & ( !\somaSHIFT|Add0~113_sumout  & ( (!\andCONTROLEZEROSignal~8_combout ) # ((!\andCONTROLEZEROSignal~2_combout ) # 
// ((!\andCONTROLEZEROSignal~5_combout ) # (!\andCONTROLEZEROSignal~13_combout ))) ) ) )

	.dataa(!\andCONTROLEZEROSignal~8_combout ),
	.datab(!\andCONTROLEZEROSignal~2_combout ),
	.datac(!\andCONTROLEZEROSignal~5_combout ),
	.datad(!\andCONTROLEZEROSignal~13_combout ),
	.datae(!\somaQuatro|Add0~113_sumout ),
	.dataf(!\somaSHIFT|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUXBEQ|saida_MUX[30]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUXBEQ|saida_MUX[30]~28 .extended_lut = "off";
defparam \MUXBEQ|saida_MUX[30]~28 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \MUXBEQ|saida_MUX[30]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
