Release 14.6 Map P.68d (nt64)
Xilinx Mapping Report File for Design 'test_dualport'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s1000-ft256-4 -cm area -detail -ir off
-pr off -c 100 -o test_dualport_map.ncd test_dualport.ngd test_dualport.pcf 
Target Device  : xc3s1000
Target Package : ft256
Target Speed   : -4
Mapper Version : spartan3 -- $Revision: 1.55 $
Mapped Date    : Tue Feb 18 08:09:47 2014

Design Summary
--------------
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:           331 out of  15,360    2%
  Number of 4 input LUTs:               457 out of  15,360    2%
Logic Distribution:
  Number of occupied Slices:            349 out of   7,680    4%
    Number of Slices containing only related logic:     349 out of     349 100%
    Number of Slices containing unrelated logic:          0 out of     349   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:         616 out of  15,360    4%
    Number used as logic:               457
    Number used as a route-thru:        159

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 62 out of     173   35%
  Number of RAMB16s:                      1 out of      24    4%
  Number of BUFGMUXs:                     1 out of       8   12%
  Number of DCMs:                         2 out of       4   50%

Average Fanout of Non-Clock Nets:                2.97

Peak Memory Usage:  323 MB
Total REAL time to MAP completion:  2 secs 
Total CPU time to MAP completion:   1 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:MapLib:864 - The following Virtex Blockram(s) is/are being retargeted to
   Virtex2 Blockram(s). This will waste 75% of Virtex2 Blockram capacity. To
   obtain better utilization, Please re-run memory generator to retarget to
   Virtex2 Blockram modules:
   RAMB4_S16_S16 symbol "u0_vga_generator_port1_fifo_bram1" (output
   signal=u0_vga_generator_port1_pixel_data_out<15>)

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network pps<5> has no load.
INFO:LIT:243 - Logical network pps<4> has no load.
INFO:LIT:243 - Logical network pps<3> has no load.
INFO:LIT:243 - Logical network sw2_n_IBUF has no load.
INFO:LIT:243 - Logical network u0_u2_gen_dlls.SRL16_inst/Q has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.

Section 4 - Removed Logic Summary
---------------------------------
   4 block(s) removed
   2 block(s) optimized away
   4 signal(s) removed
 228 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "u0_u2_gen_dlls.int_clk2x_buf" (CKBUF) removed.
 The signal "u0_u2_int_clk2x" is loadless and has been removed.
Loadless block "u0_u2_gen_dlls.int_clkdv_buf" (CKBUF) removed.
 The signal "u0_u2_int_clkdv" is loadless and has been removed.
The signal "u0_u2_gen_dlls.SRL16_inst/Q" is sourceless and has been removed.
The signal "u0_u2_gen_dlls.SRL16_inst/CE" is sourceless and has been removed.
Unused block "u0_u2_gen_dlls.SRL16_inst/SRL16E" (SRLC16E) removed.
Unused block "u0_u2_gen_dlls.SRL16_inst/VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF 		u0_u2_u1_activeBank_r_and0000_SW0/LUT2_L_BUF
LOCALBUF 		u0_vga_generator_port1_fifo_level_i_not000181/LUT4_L_BUF
LOCALBUF 		u0_u2_u1_rfshCntr_x<3>11/LUT3_D_BUF
LOCALBUF
		u0_vga_generator_port1_gen_syncs_fit.vsync_cnt_x_cmp_eq0000111/LUT4_D_BUF
LOCALBUF
		u0_vga_generator_port1_gen_syncs_fit.vsync_cnt_x_cmp_eq0000123/LUT2_L_BUF
LOCALBUF 		u0_u2_u1_rdInProgress_and00001/LUT4_D_BUF
LOCALBUF 		u0_u2_u1_Msub_refTimer_x_addsub0000_cy<6>11/LUT4_D_BUF
LOCALBUF 		u0_u2_u1_Msub_refTimer_x_addsub0000_cy<3>11/LUT4_D_BUF
LOCALBUF 		u0_vga_generator_port1_fifo_level_i_not0001212/LUT4_D_BUF
LOCALBUF 		u0_vga_generator_port1_fifo_level_i_not0001225/LUT4_D_BUF
LOCALBUF 		u0_vga_generator_port1_fifo_level_i_not000114/LUT4_D_BUF
LOCALBUF 		u0_vga_generator_port1_fifo_level_i_not000119/LUT4_D_BUF
LOCALBUF 		u0_u2_u1_state_r_FSM_FFd3-In14/LUT4_D_BUF
LOCALBUF 		u0_u2_u1_cke_x_SW0/LUT3_L_BUF
LOCALBUF 		u0_u1_door_x_0_mux0000_SW0/LUT4_L_BUF
LOCALBUF 		u0_u1_port_x_0_mux0000_SW0/LUT4_L_BUF
LOCALBUF 		u0_u2_u1_state_r_FSM_FFd2-In22/LUT4_L_BUF
LOCALBUF 		u0_u2_u1_nopCntr_x_and00008/LUT4_L_BUF
LOCALBUF 		u0_u2_u1_state_r_and000112/LUT4_L_BUF
LOCALBUF 		u0_u2_u1_state_r_and00002/LUT2_D_BUF
LOCALBUF 		u0_u2_u1_doActivate_or0000/LUT4_D_BUF
LOCALBUF 		u0_u2_u1_rfshCntr_x<9>8/LUT3_L_BUF
LOCALBUF 		u0_u2_u1_rfshCntr_x<8>8/LUT3_L_BUF
LOCALBUF 		u0_u2_u1_rfshCntr_x<7>8/LUT3_L_BUF
LOCALBUF 		u0_u2_u1_rfshCntr_x<6>8/LUT3_L_BUF
LOCALBUF 		u0_u2_u1_rfshCntr_x<5>8/LUT3_L_BUF
LOCALBUF 		u0_u2_u1_rfshCntr_x<4>8/LUT3_L_BUF
LOCALBUF 		u0_u2_u1_rfshCntr_x<2>8/LUT3_L_BUF
LOCALBUF 		u0_u2_u1_rfshCntr_x<1>8/LUT3_L_BUF
LOCALBUF 		u0_u2_u1_rfshCntr_x<13>8/LUT3_L_BUF
LOCALBUF 		u0_u2_u1_rfshCntr_x<12>8/LUT3_L_BUF
LOCALBUF 		u0_u2_u1_rfshCntr_x<11>8/LUT3_L_BUF
LOCALBUF 		u0_u2_u1_rfshCntr_x<10>8/LUT3_L_BUF
LOCALBUF 		u0_u2_u1_rfshCntr_x<0>8/LUT3_L_BUF
LOCALBUF 		u0_u1_rd_i1/LUT3_D_BUF
LOCALBUF 		u0_vga_generator_port1_full_cmp_eq0000_SW0/LUT2_L_BUF
LOCALBUF 		u0_u2_u1_activeFlag_x_0_mux00067/LUT3_D_BUF
LOCALBUF 		u0_u2_u1_state_r_and0000159_SW0/LUT4_L_BUF
LOCALBUF 		u0_u2_u1_opBegun_x2_SW0/LUT4_D_BUF
LOCALBUF 		u0_u2_u1_activeFlag_x_0_mux0006111/LUT4_L_BUF
LOCALBUF 		u0_u2_u1_cmd_x<4>_SW0_SW1/LUT4_L_BUF
LOCALBUF 		u0_u2_u1_activeFlag_x_0_mux000623_SW0/LUT4_L_BUF
LOCALBUF 		u0_u2_u1_doActivate_or0000_SW2/LUT4_D_BUF
LOCALBUF 		u0_u2_u1_opBegun_x1/LUT4_D_BUF
LOCALBUF 		u0_u2_u1_cmd_x<2>71/LUT4_L_BUF
LOCALBUF 		u0_u2_u1_cmd_x<0>11/LUT4_D_BUF
LOCALBUF 		u0_u2_u1_rfshCntr_x<3>23/LUT4_L_BUF
LOCALBUF
		u0_vga_generator_port1_gen_syncs_fit.vsync_cnt_x_cmp_eq0000/LUT4_D_BUF
LOCALBUF 		u0_u2_u1_state_r_FSM_FFd3-In62_SW1/LUT4_L_BUF
LOCALBUF 		u0_u2_u1_cmd_x<3>40_SW0/LUT4_L_BUF
LOCALBUF 		u0_u2_u1_activeFlag_x_0_mux0006111_SW1/LUT4_L_BUF
LOCALBUF 		u0_u2_u1_cmd_x<0>2/LUT4_L_BUF
LOCALBUF 		u0_draw_cmp_eq000027/LUT4_D_BUF
LOCALBUF 		u0_vga_generator_port1_cke_rd2/LUT4_D_BUF
LOCALBUF 		u0_u2_u1_sAddr_x_10_mux000533/LUT4_L_BUF
LOCALBUF
		u0_vga_generator_port1_gen_syncs_fit.hsync_cnt_x_cmp_eq0000/LUT4_D_BUF
LOCALBUF 		u0_u2_u1_activeFlag_x_0_or00001/LUT4_D_BUF
LOCALBUF 		u0_u2_u1_cmd_x<2>48_SW0_SW3/LUT3_L_BUF
LOCALBUF 		u0_y_or00001_SW0/LUT4_L_BUF
LOCALBUF 		u0_vga_generator_port1_gen_syncs_fit.vsync_sync_r_and00001/LUT4_L_BUF
LOCALBUF 		u0_u2_u1_nopCntr_x<0>11/LUT4_D_BUF
LOCALBUF 		u0_u2_u1_state_r_and00002_SW0/LUT4_L_BUF
LOCALBUF 		u0_u2_u1_wrTimer_x<0>155_SW0/LUT4_L_BUF
LOCALBUF 		u0_u2_u1_timer_r_mux0000<10>11/LUT4_D_BUF
LOCALBUF 		u0_u2_u1_wrTimer_x<0>155_SW1/LUT4_L_BUF
LOCALBUF 		u0_u2_u1_wrTimer_x<0>124_SW0/LUT4_L_BUF
LOCALBUF 		u0_u2_u1_timer_r_mux0000<0>18_SW11/LUT3_L_BUF
LUT1 		u0_Mcount_x_cy<8>_rt
LUT1 		u0_Mcount_x_cy<7>_rt
LUT1 		u0_Mcount_x_cy<6>_rt
LUT1 		u0_Mcount_x_cy<5>_rt
LUT1 		u0_Mcount_x_cy<4>_rt
LUT1 		u0_Mcount_x_cy<3>_rt
LUT1 		u0_Mcount_x_cy<2>_rt
LUT1 		u0_Mcount_x_cy<1>_rt
LUT1 		u0_Mcount_divCnt_cy<15>_rt
LUT1 		u0_Mcount_divCnt_cy<14>_rt
LUT1 		u0_Mcount_divCnt_cy<13>_rt
LUT1 		u0_Mcount_divCnt_cy<12>_rt
LUT1 		u0_Mcount_divCnt_cy<11>_rt
LUT1 		u0_Mcount_divCnt_cy<10>_rt
LUT1 		u0_Mcount_divCnt_cy<9>_rt
LUT1 		u0_Mcount_divCnt_cy<8>_rt
LUT1 		u0_Mcount_divCnt_cy<7>_rt
LUT1 		u0_Mcount_divCnt_cy<6>_rt
LUT1 		u0_Mcount_divCnt_cy<5>_rt
LUT1 		u0_Mcount_divCnt_cy<4>_rt
LUT1 		u0_Mcount_divCnt_cy<3>_rt
LUT1 		u0_Mcount_divCnt_cy<2>_rt
LUT1 		u0_Mcount_divCnt_cy<1>_rt
LUT1 		u0_Mcount_y_cy<8>_rt
LUT1 		u0_Mcount_y_cy<7>_rt
LUT1 		u0_Mcount_y_cy<6>_rt
LUT1 		u0_Mcount_y_cy<5>_rt
LUT1 		u0_Mcount_y_cy<4>_rt
LUT1 		u0_Mcount_y_cy<3>_rt
LUT1 		u0_Mcount_y_cy<2>_rt
LUT1 		u0_Mcount_y_cy<1>_rt
LUT1 		u0_Mcount_hAddr1_cy<22>_rt
LUT1 		u0_Mcount_hAddr1_cy<21>_rt
LUT1 		u0_Mcount_hAddr1_cy<20>_rt
LUT1 		u0_Mcount_hAddr1_cy<19>_rt
LUT1 		u0_Mcount_hAddr1_cy<18>_rt
LUT1 		u0_Mcount_hAddr1_cy<17>_rt
LUT1 		u0_Mcount_hAddr1_cy<16>_rt
LUT1 		u0_Mcount_hAddr1_cy<15>_rt
LUT1 		u0_Mcount_hAddr1_cy<14>_rt
LUT1 		u0_Mcount_hAddr1_cy<13>_rt
LUT1 		u0_Mcount_hAddr1_cy<12>_rt
LUT1 		u0_Mcount_hAddr1_cy<11>_rt
LUT1 		u0_Mcount_hAddr1_cy<10>_rt
LUT1 		u0_Mcount_hAddr1_cy<9>_rt
LUT1 		u0_Mcount_hAddr1_cy<8>_rt
LUT1 		u0_Mcount_hAddr1_cy<7>_rt
LUT1 		u0_Mcount_hAddr1_cy<6>_rt
LUT1 		u0_Mcount_hAddr1_cy<5>_rt
LUT1 		u0_Mcount_hAddr1_cy<4>_rt
LUT1 		u0_Mcount_hAddr1_cy<3>_rt
LUT1 		u0_Mcount_hAddr1_cy<2>_rt
LUT1 		u0_Mcount_hAddr1_cy<1>_rt
LUT1 		u0_Mcount_hAddr0_cy<22>_rt
LUT1 		u0_Mcount_hAddr0_cy<21>_rt
LUT1 		u0_Mcount_hAddr0_cy<20>_rt
LUT1 		u0_Mcount_hAddr0_cy<19>_rt
LUT1 		u0_Mcount_hAddr0_cy<18>_rt
LUT1 		u0_Mcount_hAddr0_cy<17>_rt
LUT1 		u0_Mcount_hAddr0_cy<16>_rt
LUT1 		u0_Mcount_hAddr0_cy<15>_rt
LUT1 		u0_Mcount_hAddr0_cy<14>_rt
LUT1 		u0_Mcount_hAddr0_cy<13>_rt
LUT1 		u0_Mcount_hAddr0_cy<12>_rt
LUT1 		u0_Mcount_hAddr0_cy<11>_rt
LUT1 		u0_Mcount_hAddr0_cy<10>_rt
LUT1 		u0_Mcount_hAddr0_cy<9>_rt
LUT1 		u0_Mcount_hAddr0_cy<8>_rt
LUT1 		u0_Mcount_hAddr0_cy<7>_rt
LUT1 		u0_Mcount_hAddr0_cy<6>_rt
LUT1 		u0_Mcount_hAddr0_cy<5>_rt
LUT1 		u0_Mcount_hAddr0_cy<4>_rt
LUT1 		u0_Mcount_hAddr0_cy<3>_rt
LUT1 		u0_Mcount_hAddr0_cy<2>_rt
LUT1 		u0_Mcount_hAddr0_cy<1>_rt
LUT1 		u0_u2_u1_Madd_nopCntr_x_addsub0000_cy<12>_rt
LUT1 		u0_u2_u1_Madd_nopCntr_x_addsub0000_cy<11>_rt
LUT1 		u0_u2_u1_Madd_nopCntr_x_addsub0000_cy<10>_rt
LUT1 		u0_u2_u1_Madd_nopCntr_x_addsub0000_cy<9>_rt
LUT1 		u0_u2_u1_Madd_nopCntr_x_addsub0000_cy<8>_rt
LUT1 		u0_u2_u1_Madd_nopCntr_x_addsub0000_cy<7>_rt
LUT1 		u0_u2_u1_Madd_nopCntr_x_addsub0000_cy<6>_rt
LUT1 		u0_u2_u1_Madd_nopCntr_x_addsub0000_cy<5>_rt
LUT1 		u0_u2_u1_Madd_nopCntr_x_addsub0000_cy<4>_rt
LUT1 		u0_u2_u1_Madd_nopCntr_x_addsub0000_cy<3>_rt
LUT1 		u0_u2_u1_Madd_nopCntr_x_addsub0000_cy<2>_rt
LUT1 		u0_u2_u1_Madd_nopCntr_x_addsub0000_cy<1>_rt
LUT1 		u0_u2_u1_Msub_timer_r_addsub0000_cy<0>_rt
LUT1 		u0_u2_u1_Madd_rfshCntr_x_add0000_cy<12>_rt
LUT1 		u0_u2_u1_Madd_rfshCntr_x_add0000_cy<11>_rt
LUT1 		u0_u2_u1_Madd_rfshCntr_x_add0000_cy<10>_rt
LUT1 		u0_u2_u1_Madd_rfshCntr_x_add0000_cy<9>_rt
LUT1 		u0_u2_u1_Madd_rfshCntr_x_add0000_cy<8>_rt
LUT1 		u0_u2_u1_Madd_rfshCntr_x_add0000_cy<7>_rt
LUT1 		u0_u2_u1_Madd_rfshCntr_x_add0000_cy<6>_rt
LUT1 		u0_u2_u1_Madd_rfshCntr_x_add0000_cy<5>_rt
LUT1 		u0_u2_u1_Madd_rfshCntr_x_add0000_cy<4>_rt
LUT1 		u0_u2_u1_Madd_rfshCntr_x_add0000_cy<3>_rt
LUT1 		u0_u2_u1_Madd_rfshCntr_x_add0000_cy<2>_rt
LUT1 		u0_u2_u1_Madd_rfshCntr_x_add0000_cy<1>_rt
LUT1 		u0_u2_u1_Msub_rfshCntr_x_addsub0000_cy<0>_rt
LUT1 		u0_vga_generator_port1_fifo_rd_Mcount_addr_cy<1>_rt
LUT1 		u0_vga_generator_port1_fifo_rd_Mcount_addr_cy<2>_rt
LUT1 		u0_vga_generator_port1_fifo_rd_Mcount_addr_cy<3>_rt
LUT1 		u0_vga_generator_port1_fifo_rd_Mcount_addr_cy<4>_rt
LUT1 		u0_vga_generator_port1_fifo_rd_Mcount_addr_cy<5>_rt
LUT1 		u0_vga_generator_port1_fifo_rd_Mcount_addr_cy<6>_rt
LUT1 		u0_vga_generator_port1_fifo_wr_Mcount_addr_cy<1>_rt
LUT1 		u0_vga_generator_port1_fifo_wr_Mcount_addr_cy<2>_rt
LUT1 		u0_vga_generator_port1_fifo_wr_Mcount_addr_cy<3>_rt
LUT1 		u0_vga_generator_port1_fifo_wr_Mcount_addr_cy<4>_rt
LUT1 		u0_vga_generator_port1_fifo_wr_Mcount_addr_cy<5>_rt
LUT1 		u0_vga_generator_port1_fifo_wr_Mcount_addr_cy<6>_rt
LUT1 		u0_vga_generator_port1_gen_syncs_fit.vsync_Madd_cnt_x_addsub0000_cy<1>_rt
LUT1 		u0_vga_generator_port1_gen_syncs_fit.vsync_Madd_cnt_x_addsub0000_cy<2>_rt
LUT1 		u0_vga_generator_port1_gen_syncs_fit.vsync_Madd_cnt_x_addsub0000_cy<3>_rt
LUT1 		u0_vga_generator_port1_gen_syncs_fit.vsync_Madd_cnt_x_addsub0000_cy<4>_rt
LUT1 		u0_vga_generator_port1_gen_syncs_fit.vsync_Madd_cnt_x_addsub0000_cy<5>_rt
LUT1 		u0_vga_generator_port1_gen_syncs_fit.vsync_Madd_cnt_x_addsub0000_cy<6>_rt
LUT1 		u0_vga_generator_port1_gen_syncs_fit.vsync_Madd_cnt_x_addsub0000_cy<7>_rt
LUT1 		u0_vga_generator_port1_gen_syncs_fit.vsync_Madd_cnt_x_addsub0000_cy<8>_rt
LUT1 		u0_vga_generator_port1_gen_syncs_fit.vsync_Madd_cnt_x_addsub0000_cy<9>_rt
LUT1
		u0_vga_generator_port1_gen_syncs_fit.vsync_Madd_cnt_x_addsub0000_cy<10>_rt
LUT1
		u0_vga_generator_port1_gen_syncs_fit.vsync_Madd_cnt_x_addsub0000_cy<11>_rt
LUT1
		u0_vga_generator_port1_gen_syncs_fit.vsync_Madd_cnt_x_addsub0000_cy<12>_rt
LUT1
		u0_vga_generator_port1_gen_syncs_fit.vsync_Madd_cnt_x_addsub0000_cy<13>_rt
LUT1
		u0_vga_generator_port1_gen_syncs_fit.vsync_Madd_cnt_x_addsub0000_cy<14>_rt
LUT1 		u0_vga_generator_port1_gen_syncs_fit.hsync_Madd_cnt_x_addsub0000_cy<1>_rt
LUT1 		u0_vga_generator_port1_gen_syncs_fit.hsync_Madd_cnt_x_addsub0000_cy<2>_rt
LUT1 		u0_vga_generator_port1_gen_syncs_fit.hsync_Madd_cnt_x_addsub0000_cy<3>_rt
LUT1 		u0_vga_generator_port1_gen_syncs_fit.hsync_Madd_cnt_x_addsub0000_cy<4>_rt
LUT1 		u0_vga_generator_port1_gen_syncs_fit.hsync_Madd_cnt_x_addsub0000_cy<5>_rt
LUT1 		u0_vga_generator_port1_gen_syncs_fit.hsync_Madd_cnt_x_addsub0000_cy<6>_rt
LUT1 		u0_vga_generator_port1_gen_syncs_fit.hsync_Madd_cnt_x_addsub0000_cy<7>_rt
LUT1 		u0_vga_generator_port1_gen_syncs_fit.hsync_Madd_cnt_x_addsub0000_cy<8>_rt
LUT1 		u0_vga_generator_port1_gen_syncs_fit.hsync_Madd_cnt_x_addsub0000_cy<9>_rt
LUT1
		u0_vga_generator_port1_gen_syncs_fit.hsync_Madd_cnt_x_addsub0000_cy<10>_rt
LUT1
		u0_vga_generator_port1_gen_syncs_fit.hsync_Madd_cnt_x_addsub0000_cy<11>_rt
LUT1
		u0_vga_generator_port1_gen_syncs_fit.hsync_Madd_cnt_x_addsub0000_cy<12>_rt
LUT1
		u0_vga_generator_port1_gen_syncs_fit.hsync_Madd_cnt_x_addsub0000_cy<13>_rt
LUT1
		u0_vga_generator_port1_gen_syncs_fit.hsync_Madd_cnt_x_addsub0000_cy<14>_rt
LUT1 		u0_vga_generator_port1_clk_div_Mcount_cnt_cy<6>_rt
LUT1 		u0_vga_generator_port1_clk_div_Mcount_cnt_cy<5>_rt
LUT1 		u0_vga_generator_port1_clk_div_Mcount_cnt_cy<4>_rt
LUT1 		u0_vga_generator_port1_clk_div_Mcount_cnt_cy<3>_rt
LUT1 		u0_vga_generator_port1_clk_div_Mcount_cnt_cy<2>_rt
LUT1 		u0_vga_generator_port1_clk_div_Mcount_cnt_cy<1>_rt
LUT1 		u0_Mcount_x_xor<9>_rt
LUT1 		u0_Mcount_divCnt_xor<16>_rt
LUT1 		u0_Mcount_y_xor<9>_rt
LUT1 		u0_Mcount_hAddr1_xor<23>_rt
LUT1 		u0_Mcount_hAddr0_xor<23>_rt
LUT1 		u0_u2_u1_Madd_nopCntr_x_addsub0000_xor<13>_rt
LUT1 		u0_u2_u1_Madd_rfshCntr_x_add0000_xor<13>_rt
LUT1 		u0_vga_generator_port1_fifo_rd_Mcount_addr_xor<7>_rt
LUT1 		u0_vga_generator_port1_fifo_wr_Mcount_addr_xor<7>_rt
LUT1
		u0_vga_generator_port1_gen_syncs_fit.vsync_Madd_cnt_x_addsub0000_xor<15>_rt
LUT1
		u0_vga_generator_port1_gen_syncs_fit.hsync_Madd_cnt_x_addsub0000_xor<15>_rt
LUT1 		u0_vga_generator_port1_clk_div_Mcount_cnt_xor<7>_rt
INV 		u0_u2_sDOutEn_inv1_INV_0
INV 		u0_draw_0_not00031_INV_0

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| blue<0>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| blue<1>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| blue<2>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ce_n                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| clk                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| green<0>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| green<1>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| green<2>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| hsync_n                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<0>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<1>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<2>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<3>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<4>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<5>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<6>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| pps<6>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| red<0>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| red<1>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| red<2>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sAddr<0>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sAddr<1>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sAddr<2>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sAddr<3>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sAddr<4>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sAddr<5>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sAddr<6>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sAddr<7>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sAddr<8>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sAddr<9>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sAddr<10>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sAddr<11>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sAddr<12>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sData<0>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sData<1>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sData<2>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sData<3>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sData<4>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sData<5>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sData<6>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sData<7>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sData<8>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sData<9>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sData<10>                          | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sData<11>                          | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sData<12>                          | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sData<13>                          | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sData<14>                          | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sData<15>                          | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sdram_clock_in_sclkfb              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| sdram_clock_out_sclk               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sdram_control_ba<0>                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sdram_control_ba<1>                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sdram_control_cas_n                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sdram_control_cke                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sdram_control_cs_n                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sdram_control_dqmh                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sdram_control_dqml                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sdram_control_ras_n                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sdram_control_we_n                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sw2_n                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| vsync_n                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
DCM "u0_u2_gen_dlls.dllext":
CLKDV_DIVIDE:2
CLKOUT_PHASE_SHIFT:NONE
CLK_FEEDBACK:1X
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DUTY_CYCLE_CORRECTION:TRUE
FACTORY_JF1:0XC0
FACTORY_JF2:0X80
CLKFX_DIVIDE = 1
CLKFX_MULTIPLY = 4
PHASE_SHIFT = 0
X_CLKIN_PERIOD = 0.0


DCM "u0_u2_gen_dlls.dllint":
CLKDV_DIVIDE:2
CLKOUT_PHASE_SHIFT:NONE
CLK_FEEDBACK:1X
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DUTY_CYCLE_CORRECTION:TRUE
FACTORY_JF1:0XC0
FACTORY_JF2:0X80
CLKFX_DIVIDE = 1
CLKFX_MULTIPLY = 4
PHASE_SHIFT = 0
X_CLKIN_PERIOD = 0.0


BUFGMUX "u0_u2_gen_dlls.int_clk1x_buf":
DISABLE_ATTR:LOW



RAMB16 "u0_vga_generator_port1_fifo_bram1":
INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_0f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_1f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_2f = 0000000000000000000000000000000000000000000000000000000000000000
INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3a = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3b = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3c = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3d = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3e = 0000000000000000000000000000000000000000000000000000000000000000
INIT_3f = 0000000000000000000000000000000000000000000000000000000000000000
PORTA_ATTR:1024X18
WRITEMODEA:WRITE_FIRST
INIT_A = 00000
SRVAL_A = 00000
PORTB_ATTR:1024X18
WRITEMODEB:WRITE_FIRST
INIT_B = 00000
SRVAL_B = 00000



Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module             | Partition | Slices        | Slice Reg     | LUTs          | LUTRAM        | BRAM      | MULT18X18 | BUFG  | DCM   | Full Hierarchical  |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
| test_dualport/     |           | 349/349       | 331/331       | 610/610       | 0/0           | 1/1       | 0/0       | 1/1   | 2/2   | test_dualport      |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
