#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Apr 19 10:20:49 2024
# Process ID: 19812
# Current directory: C:/Users/lotto/Desktop/SIMD/Vivado/SIMD_AXI_ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23320 C:\Users\lotto\Desktop\SIMD\Vivado\SIMD_AXI_ALU\SIMD_AXI_ALU.xpr
# Log file: C:/Users/lotto/Desktop/SIMD/Vivado/SIMD_AXI_ALU/vivado.log
# Journal file: C:/Users/lotto/Desktop/SIMD/Vivado/SIMD_AXI_ALU\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 10, Host memory: 16870 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/lotto/Desktop/SIMD/Vivado/SIMD_AXI_ALU/SIMD_AXI_ALU.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/lotto/Desktop/SIMD/Vivado/SIMD_AXI_ALU/SIMD_AXI_ALU.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/lotto/Desktop/SIMD/Vivado/SIMD_AXI_ALU/SIMD_AXI_ALU.srcs/sources_1/bd/design_1/design_1.bd] -top
delete_bd_objs [get_bd_intf_nets setMem_0_m_axi_gmem1] [get_bd_intf_nets setMem_0_m_axi_gmem2] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets setMem_0_m_axi_gmem0] [get_bd_cells setMem_0]
set_property  ip_repo_paths  c:/Users/lotto/Downloads/AXI_FIFO/AXI_FIFO/ip_repo [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/lotto/Downloads/AXI_FIFO/AXI_FIFO/ip_repo C:/Users/lotto/Desktop/SIMD/ip_repo} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:setMem:1.0 setMem_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/setMem_0/m_axi_gmem0} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins setMem_0/m_axi_gmem0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/setMem_0/m_axi_gmem1} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins setMem_0/m_axi_gmem1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/setMem_0/m_axi_gmem2} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins setMem_0/m_axi_gmem2]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/setMem_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins setMem_0/s_axi_control]
endgroup
make_wrapper -files [get_files C:/Users/lotto/Desktop/SIMD/Vivado/SIMD_AXI_ALU/SIMD_AXI_ALU.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/lotto/Desktop/SIMD/Vivado/SIMD_AXI_ALU/SIMD_AXI_ALU.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
write_project_tcl -use_bd_files {C:/Users/lotto/Desktop/SIMD/Bitstream_files/SIMD_AXI_ALU.tcl}
