#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Dec 13 13:23:05 2021
# Process ID: 6572
# Current directory: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4976 C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_CreepingLine\project_3_CreepingLine.xpr
# Log file: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/vivado.log
# Journal file: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sources_1/new/ThirdStep.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ThirdStep'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sim_1/imports/new/Counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xelab -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Bin_2_7_SegDecoder [bin_2_7_segdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.ThirdStep [thirdstep_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_tb
Built simulation snapshot Counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_tb_behav -key {Behavioral:sim_1:Functional:Counter_tb} -tclbatch {Counter_tb.tcl} -view {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/UUT3/clock_60Hz was not found in the design.
source Counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1134.559 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 s
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1172.688 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sim_1/imports/new/Counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xelab -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Bin_2_7_SegDecoder [bin_2_7_segdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.ThirdStep [thirdstep_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_tb
Built simulation snapshot Counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_tb_behav -key {Behavioral:sim_1:Functional:Counter_tb} -tclbatch {Counter_tb.tcl} -view {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/UUT3/clock_60Hz was not found in the design.
source Counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1172.688 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 s
run: Time (s): cpu = 00:01:10 ; elapsed = 00:01:09 . Memory (MB): peak = 1172.688 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sim_1/imports/new/Counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xelab -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.Bin_2_7_SegDecoder [bin_2_7_segdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SecondStep [secondstep_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_tb
Built simulation snapshot Counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_tb_behav -key {Behavioral:sim_1:Functional:Counter_tb} -tclbatch {Counter_tb.tcl} -view {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/UUT3/clock_100MHz was not found in the design.
WARNING: Simulation object /Counter_tb/UUT3/reset was not found in the design.
WARNING: Simulation object /Counter_tb/UUT3/anode_out was not found in the design.
WARNING: Simulation object /Counter_tb/UUT3/seven_seg_out was not found in the design.
WARNING: Simulation object /Counter_tb/UUT3/clock_60Hz was not found in the design.
WARNING: Simulation object /Counter_tb/UUT3/clock_1Hz was not found in the design.
WARNING: Simulation object /Counter_tb/UUT3/temp was not found in the design.
WARNING: Simulation object /Counter_tb/UUT3/counter_1 was not found in the design.
WARNING: Simulation object /Counter_tb/UUT3/counter_2 was not found in the design.
WARNING: Simulation object /Counter_tb/UUT3/output was not found in the design.
WARNING: Simulation object /Counter_tb/UUT3/circular_shift_reg was not found in the design.
source Counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1172.688 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sources_1/new/SecondStep.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SecondStep'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sim_1/imports/new/Counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xelab -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Bin_2_7_SegDecoder [bin_2_7_segdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SecondStep [secondstep_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_tb
Built simulation snapshot Counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_tb_behav -key {Behavioral:sim_1:Functional:Counter_tb} -tclbatch {Counter_tb.tcl} -view {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/UUT3/clock_100MHz was not found in the design.
WARNING: Simulation object /Counter_tb/UUT3/reset was not found in the design.
WARNING: Simulation object /Counter_tb/UUT3/anode_out was not found in the design.
WARNING: Simulation object /Counter_tb/UUT3/seven_seg_out was not found in the design.
WARNING: Simulation object /Counter_tb/UUT3/clock_60Hz was not found in the design.
WARNING: Simulation object /Counter_tb/UUT3/clock_1Hz was not found in the design.
WARNING: Simulation object /Counter_tb/UUT3/temp was not found in the design.
WARNING: Simulation object /Counter_tb/UUT3/counter_1 was not found in the design.
WARNING: Simulation object /Counter_tb/UUT3/counter_2 was not found in the design.
WARNING: Simulation object /Counter_tb/UUT3/output was not found in the design.
WARNING: Simulation object /Counter_tb/UUT3/circular_shift_reg was not found in the design.
source Counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1174.250 ; gain = 0.535
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1174.250 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 us
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xelab -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1175.430 ; gain = 0.195
run 700 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sim_1/imports/new/Counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xelab -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Bin_2_7_SegDecoder [bin_2_7_segdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SecondStep [secondstep_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_tb
Built simulation snapshot Counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1175.785 ; gain = 0.000
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1176.727 ; gain = 0.016
restart
INFO: [Simtcl 6-17] Simulation restarted
run 12 ms
run 36 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 60 ms
run 60 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
archive_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine.xpr.zip} -temp_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/.Xil/Vivado-6572-LAPTOP-1AC7T8FO} -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/.Xil/Vivado-6572-LAPTOP-1AC7T8FO' for archiving project
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/.Xil/Vivado-6572-LAPTOP-1AC7T8FO/PrjAr/_X_'.
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-105] Run 'synth_2' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_2'...
WARNING: [Coretcl 2-105] Run 'synth_3' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_3'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_2'...
INFO: [Coretcl 2-133] re-setting run 'impl_3'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_3'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_3'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1177.574 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 13 15:34:58 2021...
