// Seed: 431725889
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  assign id_1 = 1'b0;
  always @(posedge 1, posedge id_1) begin : LABEL_0$display
    ;
  end
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input wand id_2,
    output supply0 id_3,
    input wire id_4,
    output tri0 id_5,
    input wand id_6,
    output wand id_7,
    input tri0 id_8,
    input wor id_9,
    output wand id_10
);
  assign id_7 = id_1;
  wire  id_12;
  uwire id_13 = id_4 == 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13
  );
endmodule
