\hypertarget{structHsmci}{}\section{Hsmci Struct Reference}
\label{structHsmci}\index{Hsmci@{Hsmci}}


\mbox{\hyperlink{structHsmci}{Hsmci}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+hsmci.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structHsmci_af7040630930551fe473e0f253ca567b4}\label{structHsmci_af7040630930551fe473e0f253ca567b4}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structHsmci_af7040630930551fe473e0f253ca567b4}{H\+S\+M\+C\+I\+\_\+\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structHsmci}{Hsmci}} Offset\+: 0x00) Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structHsmci_a49c5d303e47fb69469a4a75b1da89b8a}\label{structHsmci_a49c5d303e47fb69469a4a75b1da89b8a}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHsmci_a49c5d303e47fb69469a4a75b1da89b8a}{H\+S\+M\+C\+I\+\_\+\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structHsmci}{Hsmci}} Offset\+: 0x04) Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structHsmci_a76e0ff005b2594d36e332a7c2dd8f5c9}\label{structHsmci_a76e0ff005b2594d36e332a7c2dd8f5c9}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHsmci_a76e0ff005b2594d36e332a7c2dd8f5c9}{H\+S\+M\+C\+I\+\_\+\+D\+T\+OR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structHsmci}{Hsmci}} Offset\+: 0x08) Data Timeout Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structHsmci_ac694723e07a911c323c0023c63e11e56}\label{structHsmci_ac694723e07a911c323c0023c63e11e56}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHsmci_ac694723e07a911c323c0023c63e11e56}{H\+S\+M\+C\+I\+\_\+\+S\+D\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structHsmci}{Hsmci}} Offset\+: 0x0C) S\+D/\+S\+D\+IO Card Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structHsmci_a9b15bcf2ba54512c6d0ea6e84dfe9afb}\label{structHsmci_a9b15bcf2ba54512c6d0ea6e84dfe9afb}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHsmci_a9b15bcf2ba54512c6d0ea6e84dfe9afb}{H\+S\+M\+C\+I\+\_\+\+A\+R\+GR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structHsmci}{Hsmci}} Offset\+: 0x10) Argument Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structHsmci_a249680f0d1434ba963ae4c339c878856}\label{structHsmci_a249680f0d1434ba963ae4c339c878856}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structHsmci_a249680f0d1434ba963ae4c339c878856}{H\+S\+M\+C\+I\+\_\+\+C\+M\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structHsmci}{Hsmci}} Offset\+: 0x14) Command Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structHsmci_ac850e75f1119ba6eef3ba7bfdd63b138}\label{structHsmci_ac850e75f1119ba6eef3ba7bfdd63b138}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHsmci_ac850e75f1119ba6eef3ba7bfdd63b138}{H\+S\+M\+C\+I\+\_\+\+B\+L\+KR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structHsmci}{Hsmci}} Offset\+: 0x18) Block Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structHsmci_a84cf480729b131b5638c35723297ae9d}\label{structHsmci_a84cf480729b131b5638c35723297ae9d}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHsmci_a84cf480729b131b5638c35723297ae9d}{H\+S\+M\+C\+I\+\_\+\+C\+S\+T\+OR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structHsmci}{Hsmci}} Offset\+: 0x1C) Completion Signal Timeout Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structHsmci_a94878c9186626d34e9852fa3db8ed9e1}\label{structHsmci_a94878c9186626d34e9852fa3db8ed9e1}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structHsmci_a94878c9186626d34e9852fa3db8ed9e1}{H\+S\+M\+C\+I\+\_\+\+R\+S\+PR}} \mbox{[}4\mbox{]}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structHsmci}{Hsmci}} Offset\+: 0x20) Response Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structHsmci_ae2fa33721d0b087e1ad987375166a51d}\label{structHsmci_ae2fa33721d0b087e1ad987375166a51d}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structHsmci_ae2fa33721d0b087e1ad987375166a51d}{H\+S\+M\+C\+I\+\_\+\+R\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structHsmci}{Hsmci}} Offset\+: 0x30) Receive Data Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structHsmci_ae2acc8fa5c27537de564b745cc15dbc3}\label{structHsmci_ae2acc8fa5c27537de564b745cc15dbc3}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structHsmci_ae2acc8fa5c27537de564b745cc15dbc3}{H\+S\+M\+C\+I\+\_\+\+T\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structHsmci}{Hsmci}} Offset\+: 0x34) Transmit Data Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structHsmci_a4aca6150a9880fb70814970fd45521e8}\label{structHsmci_a4aca6150a9880fb70814970fd45521e8}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved1} \mbox{[}2\mbox{]}
\item 
\mbox{\Hypertarget{structHsmci_a0a9d96440af81fd3525d10b41b8e7013}\label{structHsmci_a0a9d96440af81fd3525d10b41b8e7013}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structHsmci_a0a9d96440af81fd3525d10b41b8e7013}{H\+S\+M\+C\+I\+\_\+\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structHsmci}{Hsmci}} Offset\+: 0x40) Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structHsmci_a420f8706d1a668b44bd9abcfdac1af3c}\label{structHsmci_a420f8706d1a668b44bd9abcfdac1af3c}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structHsmci_a420f8706d1a668b44bd9abcfdac1af3c}{H\+S\+M\+C\+I\+\_\+\+I\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structHsmci}{Hsmci}} Offset\+: 0x44) Interrupt Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structHsmci_a171d7bf8b3e27796447729f959e1b632}\label{structHsmci_a171d7bf8b3e27796447729f959e1b632}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structHsmci_a171d7bf8b3e27796447729f959e1b632}{H\+S\+M\+C\+I\+\_\+\+I\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structHsmci}{Hsmci}} Offset\+: 0x48) Interrupt Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structHsmci_a1874b6c20ba009f1db8e43238ceb09d7}\label{structHsmci_a1874b6c20ba009f1db8e43238ceb09d7}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structHsmci_a1874b6c20ba009f1db8e43238ceb09d7}{H\+S\+M\+C\+I\+\_\+\+I\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structHsmci}{Hsmci}} Offset\+: 0x4C) Interrupt Mask Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structHsmci_a20a021186a3b31688811ac35b3da6e84}\label{structHsmci_a20a021186a3b31688811ac35b3da6e84}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHsmci_a20a021186a3b31688811ac35b3da6e84}{H\+S\+M\+C\+I\+\_\+\+D\+MA}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structHsmci}{Hsmci}} Offset\+: 0x50) D\+MA Configuration Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structHsmci_a91f1df1b82f3ffc1c86f3a0ab9a90333}\label{structHsmci_a91f1df1b82f3ffc1c86f3a0ab9a90333}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHsmci_a91f1df1b82f3ffc1c86f3a0ab9a90333}{H\+S\+M\+C\+I\+\_\+\+C\+FG}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structHsmci}{Hsmci}} Offset\+: 0x54) Configuration Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structHsmci_a71ac97604541d14eb1ff70b5af4c1f3a}\label{structHsmci_a71ac97604541d14eb1ff70b5af4c1f3a}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved2} \mbox{[}35\mbox{]}
\item 
\mbox{\Hypertarget{structHsmci_a80acb62e546f99c0fff6ba7147b12162}\label{structHsmci_a80acb62e546f99c0fff6ba7147b12162}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHsmci_a80acb62e546f99c0fff6ba7147b12162}{H\+S\+M\+C\+I\+\_\+\+W\+P\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structHsmci}{Hsmci}} Offset\+: 0x\+E4) Write Protection Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structHsmci_a9b3f86585e79683fb98297b88cdbe908}\label{structHsmci_a9b3f86585e79683fb98297b88cdbe908}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structHsmci_a9b3f86585e79683fb98297b88cdbe908}{H\+S\+M\+C\+I\+\_\+\+W\+P\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structHsmci}{Hsmci}} Offset\+: 0x\+E8) Write Protection Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structHsmci_a371c901cf117c34ae42e889f62ab86d8}\label{structHsmci_a371c901cf117c34ae42e889f62ab86d8}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved3} \mbox{[}69\mbox{]}
\item 
\mbox{\Hypertarget{structHsmci_a92652b5f7f18424f49d460581d88a174}\label{structHsmci_a92652b5f7f18424f49d460581d88a174}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHsmci_a92652b5f7f18424f49d460581d88a174}{H\+S\+M\+C\+I\+\_\+\+F\+I\+FO}} \mbox{[}256\mbox{]}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structHsmci}{Hsmci}} Offset\+: 0x200) F\+I\+FO Memory Aperture0 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structHsmci_aa6715c20a0cb6588dccb18c5fbb3e0db}\label{structHsmci_aa6715c20a0cb6588dccb18c5fbb3e0db}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structHsmci_aa6715c20a0cb6588dccb18c5fbb3e0db}{H\+S\+M\+C\+I\+\_\+\+V\+E\+R\+S\+I\+ON}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structHsmci}{Hsmci}} Offset\+: 0x\+FC) Version Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structHsmci_a0745a3fd5151c995ae6218bdffef5e38}\label{structHsmci_a0745a3fd5151c995ae6218bdffef5e38}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved4} \mbox{[}64\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structHsmci}{Hsmci}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+hsmci.\+h\end{DoxyCompactItemize}
