-----------------------------------------------------------------------------------
---------------------------axi_vdma_6_3_write_cfg_0_8_0 ----------------------------
-----------------------------------------------------------------------------------

wait_us(3)

-- AXI4-LITE Write - Control REG
-- Address: 0x44A00030, Data: 0x0000000B, AXI VIP Selected: 0 
axi4lite_wr(0x44A00030,0x0000000B,0)

wait_us(3)

-- AXI4-LITE Write - Control REG
-- Address: 0x44A000AC, Data: 0xC0000000, AXI VIP Selected: 0 
axi4lite_wr(0x44A000AC,0xC0000000,0)

wait_us(3)

-- AXI4-LITE Write - Control REG
-- Address: 0x44A000B0, Data: 0xC0001000, AXI VIP Selected: 0 
axi4lite_wr(0x44A000B0,0xC0001000,0)

wait_us(3)

-- AXI4-LITE Write - Control REG
-- Address: 0x44A000B4, Data: 0xC0002000, AXI VIP Selected: 0 
axi4lite_wr(0x44A000B4,0xC0002000,0)

wait_us(3)

-- AXI4-LITE Write - Control REG
-- Address: 0x44A000A8, Data: 0x01000020, AXI VIP Selected: 0 
axi4lite_wr(0x44A000A8,0x01000020,0)

wait_us(3)

-- AXI4-LITE Write - Control REG
-- Address: 0x44A000A4, Data: 0x00000020, AXI VIP Selected: 0 
axi4lite_wr(0x44A000A4,0x00000020,0)

wait_us(3)

-- AXI4-LITE Write - Control REG
-- Address: 0x44A000A0, Data: 0x00000010, AXI VIP Selected: 0 
axi4lite_wr(0x44A000A0,0x00000010,0)

wait_us(3)

axi4stream_wr_frame(0,"Input_test_6.txt");
axi4stream_wr_frame(0,"Input_test_6.txt");
axi4stream_wr_frame(0,"Input_test_6.txt");

-- Wait for Video
wait_us(180)

-- AXI4-LITE Read - Control
-- Address: 0x44A00034, Exp. Data: 0x00011000, AXI VIP Selected: 0 
axi4lite_rd(0x44A00034, 0x00011000, 0)

