
---------- Begin Simulation Statistics ----------
final_tick                               164636437192500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  18618                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827528                       # Number of bytes of host memory used
host_op_rate                                    32097                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   537.13                       # Real time elapsed on the host
host_tick_rate                               59223441                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000015                       # Number of instructions simulated
sim_ops                                      17240059                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031811                       # Number of seconds simulated
sim_ticks                                 31810548750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     23.81%     90.48% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      9.52%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       751039                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1504260                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      6635658                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       570466                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7175387                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2774864                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      6635658                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3860794                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7338451                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           87365                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       389431                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          17850789                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11553038                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       570488                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2476523                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1005799                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     20325552                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17240038                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     60460751                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.285144                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.221992                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     55571984     91.91%     91.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1731771      2.86%     94.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       421327      0.70%     95.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       924703      1.53%     97.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       407215      0.67%     97.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       238252      0.39%     98.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        92908      0.15%     98.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        66792      0.11%     98.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1005799      1.66%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     60460751                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         5900                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17177966                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3454882                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        56255      0.33%      0.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13093980     75.95%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          808      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3454882     20.04%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       634113      3.68%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17240038                       # Class of committed instruction
system.switch_cpus.commit.refs                4088995                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17240038                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.362105                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.362105                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      54221750                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       45227023                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2458753                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4820245                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         570997                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1545541                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5464940                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                789017                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              995978                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 25382                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7338451                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2533291                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              60212789                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        121385                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               30319649                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1141994                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.115346                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2833349                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2862229                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.476566                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     63617292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.824427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.248384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         54947240     86.37%     86.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           411129      0.65%     87.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           597803      0.94%     87.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           564075      0.89%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           869376      1.37%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           991114      1.56%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           391438      0.62%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           393773      0.62%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4451344      7.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     63617292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       747576                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3790305                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.579281                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12987025                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             995883                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        26421137                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6866442                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        75562                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1513258                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     37540974                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11991142                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1277951                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      36854465                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         254596                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       6625835                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         570997                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       7053505                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       618203                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       116571                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          907                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1265                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3411555                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       879143                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1265                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       595718                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       151858                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30915129                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              29205222                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.686851                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21234086                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.459049                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               29352137                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         50927181                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24187238                       # number of integer regfile writes
system.switch_cpus.ipc                       0.157181                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.157181                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       341218      0.89%      0.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24486585     64.21%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1041      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     12239173     32.10%     97.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1064401      2.79%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       38132418                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1667202                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.043721                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          282216     16.93%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     16.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1341482     80.46%     97.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         43504      2.61%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       39458402                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    142076275                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     29205222                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     57842545                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           37540974                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          38132418                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     20300895                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       526947                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     28079788                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     63617292                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.599403                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.526449                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     51885736     81.56%     81.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3355892      5.28%     86.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1699410      2.67%     89.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1553110      2.44%     91.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1909241      3.00%     94.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1336792      2.10%     97.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1072576      1.69%     98.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       474284      0.75%     99.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       330251      0.52%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     63617292                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.599368                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2533314                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       473056                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       533323                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6866442                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1513258                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        21950954                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 63621076                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        40534902                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21411880                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        6093112                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3161820                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       11072984                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        276165                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     109017330                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       42392565                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     51651749                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5346834                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         132559                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         570997                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      13998732                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         30239795                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     58527164                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         4001                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6709                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           8107373                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         6678                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             97020542                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            78322056                       # The number of ROB writes
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       956105                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       288201                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1913296                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         288201                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164636437192500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             744111                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        90042                       # Transaction distribution
system.membus.trans_dist::CleanEvict           660997                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9110                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9110                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        744111                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2257481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2257481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2257481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     53968832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     53968832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                53968832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            753221                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  753221    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              753221                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1989149500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4174458250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  31810548750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164636437192500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 164636437192500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164636437192500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            936338                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       247194                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1537101                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20853                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20853                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       936276                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2870363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2870487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     71313984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               71317952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          828190                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5762688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1785381                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.161423                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.367920                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1497180     83.86%     83.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 288201     16.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1785381                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1113797000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1435686000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164636437192500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       203970                       # number of demand (read+write) hits
system.l2.demand_hits::total                   203970                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       203970                       # number of overall hits
system.l2.overall_hits::total                  203970                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       753154                       # number of demand (read+write) misses
system.l2.demand_misses::total                 753221                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       753154                       # number of overall misses
system.l2.overall_misses::total                753221                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5026500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  75195120500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      75200147000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5026500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  75195120500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     75200147000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       957124                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               957191                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       957124                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              957191                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.786893                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.786908                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.786893                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.786908                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82401.639344                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 99840.298930                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99838.091344                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82401.639344                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99840.298930                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99838.091344                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               90042                       # number of writebacks
system.l2.writebacks::total                     90042                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       753154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            753215                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       753154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           753215                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4416500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  67663580500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  67667997000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4416500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  67663580500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  67667997000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.786893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.786901                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.786893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.786901                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72401.639344                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89840.298930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89838.886639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72401.639344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89840.298930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89838.886639                       # average overall mshr miss latency
system.l2.replacements                         828190                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       157152                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           157152                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       157152                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       157152                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       211050                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        211050                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        11743                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11743                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         9110                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9110                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    752050000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     752050000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        20853                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20853                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.436868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.436868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82552.140505                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82552.140505                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         9110                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9110                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    660950000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    660950000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.436868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.436868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72552.140505                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72552.140505                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5026500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5026500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82401.639344                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81072.580645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4416500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4416500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72401.639344                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72401.639344                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       192227                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            192227                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       744044                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          744049                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  74443070500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  74443070500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       936271                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        936276                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.794689                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.794690                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100051.973405                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100051.301057                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       744044                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       744044                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  67002630500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  67002630500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.794689                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.794684                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90051.973405                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90051.973405                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164636437192500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.594413                       # Cycle average of tags in use
system.l2.tags.total_refs                     1697893                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    828190                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.050125                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              164604626644500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     167.293117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.002428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.014519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.114166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1878.170183                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.081686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.917075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998825                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          328                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1484                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8483422                       # Number of tag accesses
system.l2.tags.data_accesses                  8483422                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164636437192500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     48201856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48206144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5762688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5762688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       753154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              753221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        90042                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              90042                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             10060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       122727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1515278984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1515413782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       122727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           124738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      181156510                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            181156510                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      181156510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            10060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       122727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1515278984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1696570293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     89851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    748882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000295359250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5528                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5528                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1478141                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              84428                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      753215                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      90042                       # Number of write requests accepted
system.mem_ctrls.readBursts                    753215                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    90042                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4272                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   191                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             46742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             46220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             48862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             47969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             46551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             44439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             48121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             47398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             46121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             44375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            44404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            46045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            48496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            47061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5761                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22516937750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3744715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             36559619000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30064.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48814.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   130729                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34457                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 17.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                38.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                753215                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                90042                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  227670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  281930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  199300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   40040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       673566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     79.695424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    73.084950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    51.366248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       573914     85.21%     85.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        84807     12.59%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10531      1.56%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2661      0.40%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          870      0.13%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          387      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          197      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          112      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           87      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       673566                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5528                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     135.424023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     75.054859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    177.398408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          4080     73.81%     73.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          350      6.33%     80.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          421      7.62%     87.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          385      6.96%     94.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          193      3.49%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           65      1.18%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           28      0.51%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5528                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.249096                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.710743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4857     87.86%     87.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              126      2.28%     90.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              395      7.15%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              140      2.53%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.16%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5528                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               47932352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  273408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5748800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48205760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5762688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1506.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       180.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1515.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    181.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   31808944000                       # Total gap between requests
system.mem_ctrls.avgGap                      37721.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     47928448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5748800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 122726.584526461520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1506684099.563041925430                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 180719925.493268966675                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       753154                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        90042                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1909750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  36557709250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 777700566750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31307.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48539.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8637086.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    19.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2392278420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1271495775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2660656740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          239869440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2510804400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14152486110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        297308160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        23524899045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        739.531381                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    656436000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1062100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  30092002000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2417097060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1284687195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2686796280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          229017060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2510804400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14112111870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        331341600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        23571855465                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        741.007508                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    744935000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1062100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30003503000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    31810538000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164636437192500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2533174                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2533184                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2533174                       # number of overall hits
system.cpu.icache.overall_hits::total         2533184                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          117                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            118                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          117                       # number of overall misses
system.cpu.icache.overall_misses::total           118                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8164500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8164500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8164500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8164500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2533291                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2533302                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2533291                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2533302                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 69782.051282                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69190.677966                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 69782.051282                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69190.677966                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           56                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           56                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5119000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5119000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5119000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5119000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 83918.032787                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83918.032787                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 83918.032787                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83918.032787                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2533174                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2533184                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          117                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           118                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8164500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8164500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2533291                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2533302                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 69782.051282                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69190.677966                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           56                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5119000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5119000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 83918.032787                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83918.032787                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164636437192500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.011960                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000193                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.011767                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000023                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000023                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5066666                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5066666                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164636437192500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164636437192500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164636437192500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164636437192500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164636437192500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164636437192500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164636437192500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3581749                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3581751                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3581749                       # number of overall hits
system.cpu.dcache.overall_hits::total         3581751                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1993143                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1993148                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1993143                       # number of overall misses
system.cpu.dcache.overall_misses::total       1993148                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 145080612102                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 145080612102                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 145080612102                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 145080612102                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5574892                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5574899                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5574892                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5574899                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.357521                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.357522                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.357521                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.357522                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 72789.866107                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72789.683507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 72789.866107                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72789.683507                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     26813881                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          336                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            626859                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.774980                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    37.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       157152                       # number of writebacks
system.cpu.dcache.writebacks::total            157152                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1036019                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1036019                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1036019                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1036019                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       957124                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       957124                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       957124                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       957124                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  78856015165                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  78856015165                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  78856015165                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  78856015165                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.171685                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.171685                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.171685                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.171685                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 82388.504692                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82388.504692                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82388.504692                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82388.504692                       # average overall mshr miss latency
system.cpu.dcache.replacements                 956105                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2968575                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2968575                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1972204                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1972209                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 144147507500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 144147507500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4940779                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4940784                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.399169                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.399169                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 73089.552349                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73089.367050                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1035593                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1035593                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       936611                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       936611                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  77950370000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  77950370000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.189567                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.189567                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 83225.981758                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83225.981758                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       613174                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         613176                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20939                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20939                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    933104602                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    933104602                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       634113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       634115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.033021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 44562.997373                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44562.997373                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          426                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          426                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        20513                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20513                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    905645165                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    905645165                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 44149.815483                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44149.815483                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164636437192500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.197723                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4532318                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            956105                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.740398                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.197721                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000193                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000193                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          375                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          617                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12106927                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12106927                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               164730571244500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  24937                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827664                       # Number of bytes of host memory used
host_op_rate                                    43055                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1604.04                       # Real time elapsed on the host
host_tick_rate                               58685446                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      69061505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.094134                       # Number of seconds simulated
sim_ticks                                 94134052000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2186303                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4372541                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     20190942                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1689881                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     21687947                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      8487637                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     20190942                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11703305                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        22151721                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          249882                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      1138757                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          53875661                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         34876730                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1689881                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7428038                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2983810                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     61776576                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999996                       # Number of instructions committed
system.switch_cpus.commit.committedOps       51821446                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    178725200                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.289950                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.229961                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    164001165     91.76%     91.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5233468      2.93%     94.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1234425      0.69%     95.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2807789      1.57%     96.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1220648      0.68%     97.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       727430      0.41%     98.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       309716      0.17%     98.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       206749      0.12%     98.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2983810      1.67%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    178725200                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18128                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          51631823                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10399635                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       175017      0.34%      0.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39312328     75.86%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2306      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10399635     20.07%     96.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1932160      3.73%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     51821446                       # Class of committed instruction
system.switch_cpus.commit.refs               12331795                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999996                       # Number of Instructions Simulated
system.switch_cpus.committedOps              51821446                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.275604                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.275604                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     160074307                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      136210092                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7320899                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          14565908                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1691302                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4615688                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            16614334                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               2328782                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             3002588                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 70628                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            22151721                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7611950                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             178096853                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        356073                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               91115260                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3382604                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.117661                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8479949                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      8737519                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.483965                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    188268104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.837927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.262699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        162149330     86.13%     86.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1229560      0.65%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1848881      0.98%     87.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1682204      0.89%     88.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2596251      1.38%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2996357      1.59%     91.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1262775      0.67%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1184402      0.63%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13318344      7.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    188268104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts      2208623                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         11429462                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.583547                       # Inst execution rate
system.switch_cpus.iew.exec_refs             37734338                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3000558                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        80607522                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      20830272                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       208070                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4539085                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    113522624                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      34733780                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3764578                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     109863240                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         758895                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      18704900                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1691302                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      19982001                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1747507                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       359337                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2738                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3090                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     10430620                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2606923                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         3090                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1737912                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       470711                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          93995141                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              88288184                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.684734                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          64361682                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.468949                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               88720770                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        150869335                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        73169284                       # number of integer regfile writes
system.switch_cpus.ipc                       0.159347                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.159347                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1020756      0.90%      0.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      73934617     65.07%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3232      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     35465962     31.21%     97.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3203250      2.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      113627817                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4689166                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.041268                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          842353     17.96%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     17.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3725899     79.46%     97.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        120914      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      117296227                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    421840753                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     88288184                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    175225689                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          113522624                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         113627817                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     61701116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1627848                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     85364884                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    188268104                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.603543                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.533606                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    153344103     81.45%     81.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9984596      5.30%     86.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5108239      2.71%     89.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4657291      2.47%     91.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      5581635      2.96%     94.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3937071      2.09%     97.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3177445      1.69%     98.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1443487      0.77%     99.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1034237      0.55%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    188268104                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.603543                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7611950                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1409251                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1565339                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     20830272                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4539085                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        64825536                       # number of misc regfile reads
system.switch_cpus.numCycles                188268104                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       120979007                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      64269548                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       17504597                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9411868                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       31259341                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        777698                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     328925605                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      127825399                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    155859502                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16140415                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         412576                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1691302                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      40029391                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         91589900                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    176492929                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        16121                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        20137                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          24153083                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        20072                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            289339412                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           236840758                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2801974                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       845588                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5603948                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         845588                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  94134052000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2159060                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       280728                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1905575                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27178                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27178                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2159060                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6558779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6558779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6558779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    157885824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    157885824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               157885824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2186238                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2186238    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2186238                       # Request fanout histogram
system.membus.reqLayer2.occupancy          5879911500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12111648500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  94134052000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  94134052000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  94134052000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  94134052000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2732637                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       784473                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4449488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69337                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69337                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2732637                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8405922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8405922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    211566016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              211566016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2431987                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17966592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5233961                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.161558                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.368045                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4388373     83.84%     83.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 845588     16.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5233961                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3305719000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4202961000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  94134052000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       615736                       # number of demand (read+write) hits
system.l2.demand_hits::total                   615736                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       615736                       # number of overall hits
system.l2.overall_hits::total                  615736                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2186238                       # number of demand (read+write) misses
system.l2.demand_misses::total                2186238                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2186238                       # number of overall misses
system.l2.overall_misses::total               2186238                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 217972093500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     217972093500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 217972093500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    217972093500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2801974                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2801974                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2801974                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2801974                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.780249                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.780249                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.780249                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.780249                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 99701.905053                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99701.905053                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99701.905053                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99701.905053                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              280728                       # number of writebacks
system.l2.writebacks::total                    280728                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2186238                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2186238                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2186238                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2186238                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 196109713500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 196109713500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 196109713500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 196109713500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.780249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.780249                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.780249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.780249                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89701.905053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89701.905053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89701.905053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89701.905053                       # average overall mshr miss latency
system.l2.replacements                        2431987                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       503745                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           503745                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       503745                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       503745                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       599905                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        599905                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        42159                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 42159                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        27178                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27178                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2254489000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2254489000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        69337                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69337                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.391970                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.391970                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82952.719111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82952.719111                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        27178                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27178                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1982709000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1982709000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.391970                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.391970                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72952.719111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72952.719111                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       573577                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            573577                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2159060                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2159060                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 215717604500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 215717604500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2732637                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2732637                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.790101                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.790101                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 99912.741888                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99912.741888                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2159060                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2159060                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 194127004500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 194127004500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.790101                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.790101                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 89912.741888                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89912.741888                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  94134052000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     5008396                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2434035                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.057652                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     181.382506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1866.617494                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.088566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.911434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          178                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1348                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          522                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24847779                       # Number of tag accesses
system.l2.tags.data_accesses                 24847779                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  94134052000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    139919232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          139919232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17966592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17966592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2186238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2186238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       280728                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             280728                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1486382760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1486382760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      190861772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            190861772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      190861772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1486382760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1677244532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    279585.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2169887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000311284250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17178                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17178                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4298374                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             262920                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2186238                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     280728                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2186238                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   280728                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  16351                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1143                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            135569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            134521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            140127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            133990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            138775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            136047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            140864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            133879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            133508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            131986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           130310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           131769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           133604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           141928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           136968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           136042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16571                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  65139052500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10849435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            105824433750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30019.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48769.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   384341                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101498                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 17.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2186238                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               280728                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  677976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  812970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  564636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  114305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1963637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     79.834584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    73.185056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    51.307365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1669934     85.04%     85.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       250175     12.74%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        30729      1.56%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7868      0.40%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2790      0.14%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1132      0.06%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          481      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          263      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          265      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1963637                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     126.334207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     70.293944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    161.261144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11602     67.54%     67.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1256      7.31%     74.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          523      3.04%     77.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          576      3.35%     81.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          677      3.94%     85.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          688      4.01%     89.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          615      3.58%     92.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          475      2.77%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          329      1.92%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          210      1.22%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          116      0.68%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           63      0.37%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           26      0.15%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           15      0.09%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            4      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17178                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.275643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.259929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.742345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14882     86.63%     86.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              404      2.35%     88.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1377      8.02%     97.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              483      2.81%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               32      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17178                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              138872768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1046464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17893312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               139919232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17966592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1475.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1486.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    190.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   94135500500                       # Total gap between requests
system.mem_ctrls.avgGap                      38158.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    138872768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     17893312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1475266017.444994449615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190083308.004206597805                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2186238                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       280728                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 105824433750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2312412092500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48404.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8237197.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    19.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6958579740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3698588025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7683461100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          743667300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7430997600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      41782951680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        961832640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        69260078085                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        735.760085                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2155372500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3143400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  88835279500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7061745600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3753414390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7809532080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          715755960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7430997600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      41723597010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1011815520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        69506858160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        738.381666                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2284936500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3143400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  88705715500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   125944590000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164730571244500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10145124                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10145134                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10145124                       # number of overall hits
system.cpu.icache.overall_hits::total        10145134                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          117                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            118                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          117                       # number of overall misses
system.cpu.icache.overall_misses::total           118                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8164500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8164500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8164500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8164500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10145241                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10145252                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10145241                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10145252                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 69782.051282                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69190.677966                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 69782.051282                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69190.677966                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           56                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           56                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5119000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5119000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5119000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5119000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 83918.032787                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83918.032787                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 83918.032787                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83918.032787                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10145124                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10145134                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          117                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           118                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8164500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8164500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10145241                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10145252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 69782.051282                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69190.677966                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           56                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5119000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5119000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 83918.032787                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83918.032787                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164730571244500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.047383                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10145196                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          163632.193548                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000765                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.046618                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000091                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000093                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20290566                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20290566                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164730571244500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164730571244500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164730571244500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164730571244500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164730571244500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164730571244500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164730571244500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     14573807                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14573809                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14573807                       # number of overall hits
system.cpu.dcache.overall_hits::total        14573809                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      7925721                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7925726                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      7925721                       # number of overall misses
system.cpu.dcache.overall_misses::total       7925726                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 571507213801                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 571507213801                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 571507213801                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 571507213801                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22499528                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22499535                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22499528                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22499535                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.352262                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.352262                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.352262                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.352262                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 72107.914700                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72107.869210                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 72107.914700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72107.869210                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    102686967                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1859                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2399600                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              38                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.793368                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    48.921053                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       660897                       # number of writebacks
system.cpu.dcache.writebacks::total            660897                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4166623                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4166623                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4166623                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4166623                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3759098                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3759098                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3759098                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3759098                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 307763113510                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 307763113510                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 307763113510                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 307763113510                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.167075                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.167074                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.167075                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.167074                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81871.532349                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81871.532349                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81871.532349                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81871.532349                       # average overall mshr miss latency
system.cpu.dcache.replacements                3758079                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     12098040                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12098040                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      7835215                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7835220                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 567683126500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 567683126500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19933255                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19933260                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.393073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.393073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 72452.782278                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72452.736043                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4164940                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4164940                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3670275                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3670275                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 304056332500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 304056332500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.184128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.184128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82842.929345                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82842.929345                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2475767                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2475769                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        90506                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90506                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3824087301                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3824087301                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2566273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2566275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035267                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035267                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 42252.307040                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42252.307040                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1683                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1683                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        88823                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88823                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3706781010                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3706781010                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034612                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034612                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 41732.220371                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41732.220371                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164730571244500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.782767                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18332912                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3759103                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.876938                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.782766                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000764                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000764                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          776                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48758173                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48758173                       # Number of data accesses

---------- End Simulation Statistics   ----------
