

================================================================
== Vivado HLS Report for 'sin_or_cos_float_s'
================================================================
* Date:           Tue Jul 17 15:31:16 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        svr-vivado-hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.502|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   15|   15|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      4|     120|   1795|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|     441|    451|
|Memory           |        -|      -|     168|    293|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        0|      -|    1530|    384|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     22|    2259|   2923|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     10|       2|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |convert_mul_80ns_fYi_U1  |convert_mul_80ns_fYi  |        0|     16|  441|  256|
    |convert_mux_164_1hbi_U3  |convert_mux_164_1hbi  |        0|      0|    0|   65|
    |convert_mux_164_1hbi_U4  |convert_mux_164_1hbi  |        0|      0|    0|   65|
    |convert_mux_83_1_g8j_U2  |convert_mux_83_1_g8j  |        0|      0|    0|   65|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     16|  441|  451|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |convert_mul_mul_1ibs_U5  |convert_mul_mul_1ibs  |  i0 * i0  |
    |convert_mul_mul_1jbC_U6  |convert_mul_mul_1jbC  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K|  FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+
    |ref_4oPi_table_100_V_U  |sin_or_cos_float_bkb  |        0|  100|   21|    13|  100|     1|         1300|
    |second_order_float_2_U  |sin_or_cos_float_cud  |        0|   30|  120|   256|   30|     1|         7680|
    |second_order_float_3_U  |sin_or_cos_float_dEe  |        0|   23|   92|   256|   23|     1|         5888|
    |second_order_float_s_U  |sin_or_cos_float_eOg  |        0|   15|   60|   256|   15|     1|         3840|
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+
    |Total                   |                      |        0|  168|  293|   781|  168|     4|        18708|
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |p_Val2_17_fu_849_p2              |     *    |      3|   0|   28|          30|          29|
    |p_Val2_1_fu_785_p2               |     *    |      1|   0|   33|          23|          22|
    |expv_op_fu_282_p2                |     +    |      0|   0|   15|           7|           8|
    |p_Val2_16_fu_828_p2              |     +    |      0|   0|   55|          30|          30|
    |p_i_fu_449_p2                    |     +    |      0|   0|   15|           8|           8|
    |r_V_fu_837_p2                    |     +    |      0|   0|   55|          30|          30|
    |shift_2_1_i_fu_984_p2            |     +    |      0|   0|   39|           5|          32|
    |tmp_i2_fu_998_p2                 |     +    |      0|   0|   15|           7|           9|
    |Ex_V_fu_482_p2                   |     -    |      0|   0|   15|           8|           8|
    |newexp_fu_1008_p2                |     -    |      0|   0|   39|          32|          32|
    |p_Val2_i_fu_389_p2               |     -    |      0|   0|   65|           1|          58|
    |tmp_20_i_fu_500_p2               |     -    |      0|   0|   15|           1|           9|
    |ap_block_pp0_stage0_11001        |    and   |      0|   0|    2|           1|           1|
    |not_or_cond_demorgan_fu_1106_p2  |    and   |      0|   0|    2|           1|           1|
    |or_cond_42_fu_729_p2             |    and   |      0|   0|    2|           1|           1|
    |p_Result_s_43_fu_743_p2          |    and   |      0|   0|    2|           1|           1|
    |p_Result_s_fu_733_p2             |    and   |      0|   0|    2|           1|           1|
    |tmp_i14_i_fu_961_p3              |   cttz   |      0|  40|   36|          32|           0|
    |tmp_i_i1_fu_943_p3               |   cttz   |      0|  40|   36|          32|           0|
    |val_assign_fu_437_p3             |   cttz   |      0|  40|   36|          32|           0|
    |closepath_fu_276_p2              |   icmp   |      0|   0|   11|           8|           7|
    |tmp_12_i_fu_1022_p2              |   icmp   |      0|   0|   18|          29|           1|
    |tmp_33_i_fu_978_p2               |   icmp   |      0|   0|   18|          32|           5|
    |tmp_5_fu_514_p2                  |   icmp   |      0|   0|   11|           8|           1|
    |tmp_6_fu_354_p2                  |   icmp   |      0|   0|   18|          23|           1|
    |tmp_7_fu_519_p2                  |   icmp   |      0|   0|   11|           8|           2|
    |tmp_22_i_fu_533_p2               |   lshr   |      0|   0|   89|          29|          29|
    |ap_block_pp0_stage0_subdone      |    or    |      0|   0|    2|           1|           1|
    |or_cond_fu_1124_p2               |    or    |      0|   0|    2|           1|           1|
    |or_cond_i_fu_1039_p2             |    or    |      0|   0|    2|           1|           1|
    |tmp_9_fu_1086_p2                 |    or    |      0|   0|    2|           1|           1|
    |Mx_V_read_assign_fu_816_p3       |  select  |      0|   0|   29|           1|           2|
    |addr_V_fu_288_p3                 |  select  |      0|   0|    8|           1|           6|
    |cos_basis_fu_582_p3              |  select  |      0|   0|    2|           1|           1|
    |newSel1_fu_1128_p3               |  select  |      0|   0|   23|           1|           1|
    |newSel_cast_fu_1116_p3           |  select  |      0|   0|    2|           1|           2|
    |out_exp_V_fu_1079_p3             |  select  |      0|   0|    2|           1|           2|
    |p_Ex_V_ret_fu_885_p3             |  select  |      0|   0|    8|           1|           1|
    |p_Result_s_44_fu_1091_p3         |  select  |      0|   0|    8|           1|           8|
    |p_Result_s_45_fu_749_p3          |  select  |      0|   0|    2|           1|           1|
    |p_Val2_24_fu_379_p3              |  select  |      0|   0|    3|           1|           1|
    |p_Val2_8_fu_394_p3               |  select  |      0|   0|   58|           1|          58|
    |p_cast_cast_fu_1072_p3           |  select  |      0|   0|    7|           1|           7|
    |ret_V_3_fu_1099_p3               |  select  |      0|   0|    8|           1|           8|
    |ret_V_4_fu_1136_p3               |  select  |      0|   0|   23|           1|          23|
    |sh_assign_fu_506_p3              |  select  |      0|   0|    9|           1|           9|
    |shift_1_i_fu_990_p3              |  select  |      0|   0|   32|           1|          32|
    |ssdm_int_V_write_ass_fu_548_p3   |  select  |      0|   0|   32|           1|          32|
    |storemerge_i_fu_454_p3           |  select  |      0|   0|    8|           1|           8|
    |tmp_12_fu_1065_p3                |  select  |      0|   0|   23|           1|          23|
    |tmp_4_fu_721_p3                  |  select  |      0|   0|    2|           1|           1|
    |p_Val2_11_fu_464_p2              |    shl   |      0|   0|  170|          58|          58|
    |r_V_3_fu_318_p2                  |    shl   |      0|   0|  330|         100|         100|
    |tmp_23_i_fu_542_p2               |    shl   |      0|   0|  101|          32|          32|
    |tmp_32_1_i_fu_1034_p2            |    shl   |      0|   0|  101|          32|          32|
    |tmp_32_i_fu_972_p2               |    shl   |      0|   0|  101|          32|          32|
    |ap_enable_pp0                    |    xor   |      0|   0|    2|           1|           2|
    |not_do_cos_i_fu_613_p2           |    xor   |      0|   0|    2|           1|           2|
    |not_or_cond_fu_1110_p2           |    xor   |      0|   0|    2|           1|           2|
    |sin_basis_fu_618_p2              |    xor   |      0|   0|    2|           1|           1|
    |tmp_8_fu_738_p2                  |    xor   |      0|   0|    2|           1|           2|
    |tmp_s_fu_576_p2                  |    xor   |      0|   0|    2|           1|           2|
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |Total                            |          |      4| 120| 1795|         704|         821|
    +---------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |Ex_V_reg_1269                      |   8|   0|    8|          0|
    |Med_V_reg_1213                     |  80|   0|   80|          0|
    |Mx_V_read_assign_reg_1371          |  29|   0|   29|          0|
    |Mx_V_reg_1262                      |  29|   0|   29|          0|
    |Mx_zeros_V_reg_1256                |   5|   0|    5|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |closepath_reg_1197                 |   1|   0|    1|          0|
    |cos_basis_reg_1299                 |   1|   0|    1|          0|
    |do_cos_read_reg_1171               |   1|   0|    1|          0|
    |isNeg_reg_1274                     |   1|   0|    1|          0|
    |loc_V_1_reg_1191                   |  23|   0|   23|          0|
    |loc_V_1_reg_1191_pp0_iter1_reg     |  23|   0|   23|          0|
    |loc_V_reg_1184                     |   8|   0|    8|          0|
    |newexp_reg_1413                    |  32|   0|   32|          0|
    |or_cond_42_reg_1330                |   1|   0|    1|          0|
    |p_Result_19_reg_1178               |   1|   0|    1|          0|
    |p_Result_20_i_reg_1387             |  16|   0|   16|          0|
    |p_Result_i1_reg_1392               |  13|   0|   13|          0|
    |p_Result_s_45_reg_1336             |   1|   0|    1|          0|
    |p_Val2_12_reg_1305                 |  22|   0|   22|          0|
    |p_Val2_12_reg_1305_pp0_iter10_reg  |  22|   0|   22|          0|
    |p_Val2_15_reg_1346                 |  29|   0|   29|          0|
    |p_Val2_15_reg_1346_pp0_iter11_reg  |  29|   0|   29|          0|
    |p_Val2_24_reg_1245                 |   3|   0|    3|          0|
    |p_Val2_24_reg_1245_pp0_iter8_reg   |   3|   0|    3|          0|
    |p_Val2_6_reg_1234                  |  58|   0|   58|          0|
    |p_Val2_8_reg_1251                  |  58|   0|   58|          0|
    |r_V_reg_1376                       |  30|   0|   30|          0|
    |result_V_reg_1381                  |  29|   0|   29|          0|
    |second_order_float_6_reg_1351      |  23|   0|   23|          0|
    |second_order_float_8_reg_1356      |  15|   0|   15|          0|
    |sh_assign_reg_1279                 |   9|   0|    9|          0|
    |tmp_12_i_reg_1423                  |   1|   0|    1|          0|
    |tmp_14_i_reg_1240                  |   3|   0|    3|          0|
    |tmp_15_reg_1208                    |   4|   0|    4|          0|
    |tmp_21_reg_1418                    |   1|   0|    1|          0|
    |tmp_28_i_reg_1361                  |  22|   0|   22|          0|
    |tmp_30_i_reg_1366                  |  14|   0|   14|          0|
    |tmp_32_i_reg_1402                  |  32|   0|   32|          0|
    |tmp_33_i_reg_1408                  |   1|   0|    1|          0|
    |tmp_35_i_reg_1341                  |  15|   0|   15|          0|
    |tmp_5_reg_1285                     |   1|   0|    1|          0|
    |tmp_6_reg_1228                     |   1|   0|    1|          0|
    |tmp_7_reg_1291                     |   1|   0|    1|          0|
    |tmp_i14_i_reg_1397                 |  32|   0|   32|          0|
    |tmp_i1_reg_1310                    |  15|   0|   15|          0|
    |Ex_V_reg_1269                      |  64|  32|    8|          0|
    |Mx_V_reg_1262                      |  64|  32|   29|          0|
    |closepath_reg_1197                 |  64|  32|    1|          0|
    |cos_basis_reg_1299                 |  64|  32|    1|          0|
    |do_cos_read_reg_1171               |  64|  32|    1|          0|
    |loc_V_reg_1184                     |  64|  32|    8|          0|
    |or_cond_42_reg_1330                |  64|  32|    1|          0|
    |p_Result_19_reg_1178               |  64|  32|    1|          0|
    |p_Result_s_45_reg_1336             |  64|  32|    1|          0|
    |tmp_5_reg_1285                     |  64|  32|    1|          0|
    |tmp_6_reg_1228                     |  64|  32|    1|          0|
    |tmp_7_reg_1291                     |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1530| 384|  816|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_done    | out |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | sin_or_cos<float> | return value |
|ap_return  | out |   32| ap_ctrl_hs | sin_or_cos<float> | return value |
|t_in       |  in |   32|   ap_none  |        t_in       |    scalar    |
|do_cos     |  in |    1|   ap_none  |       do_cos      |    scalar    |
+-----------+-----+-----+------------+-------------------+--------------+

